
0518_ESBB_LCD1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002808  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000130  08002914  08002914  00012914  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08002a44  08002a44  00012a44  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08002a48  08002a48  00012a48  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000070  20000000  08002a4c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          000000c0  20000070  08002abc  00020070  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  20000130  08002abc  00020130  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
  9 .debug_info   000140d8  00000000  00000000  00020099  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00002b07  00000000  00000000  00034171  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00006535  00000000  00000000  00036c78  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000978  00000000  00000000  0003d1b0  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000bf0  00000000  00000000  0003db28  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   0000541c  00000000  00000000  0003e718  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    000035e1  00000000  00000000  00043b34  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  00047115  2**0
                  CONTENTS, READONLY
 17 .debug_frame  000021ac  00000000  00000000  00047194  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000070 	.word	0x20000070
 8000128:	00000000 	.word	0x00000000
 800012c:	080028fc 	.word	0x080028fc

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000074 	.word	0x20000074
 8000148:	080028fc 	.word	0x080028fc

0800014c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800014c:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800014e:	4b0e      	ldr	r3, [pc, #56]	; (8000188 <HAL_InitTick+0x3c>)
{
 8000150:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000152:	7818      	ldrb	r0, [r3, #0]
 8000154:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000158:	fbb3 f3f0 	udiv	r3, r3, r0
 800015c:	4a0b      	ldr	r2, [pc, #44]	; (800018c <HAL_InitTick+0x40>)
 800015e:	6810      	ldr	r0, [r2, #0]
 8000160:	fbb0 f0f3 	udiv	r0, r0, r3
 8000164:	f000 f89e 	bl	80002a4 <HAL_SYSTICK_Config>
 8000168:	4604      	mov	r4, r0
 800016a:	b958      	cbnz	r0, 8000184 <HAL_InitTick+0x38>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800016c:	2d0f      	cmp	r5, #15
 800016e:	d809      	bhi.n	8000184 <HAL_InitTick+0x38>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000170:	4602      	mov	r2, r0
 8000172:	4629      	mov	r1, r5
 8000174:	f04f 30ff 	mov.w	r0, #4294967295
 8000178:	f000 f854 	bl	8000224 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800017c:	4b04      	ldr	r3, [pc, #16]	; (8000190 <HAL_InitTick+0x44>)
 800017e:	4620      	mov	r0, r4
 8000180:	601d      	str	r5, [r3, #0]
 8000182:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8000184:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 8000186:	bd38      	pop	{r3, r4, r5, pc}
 8000188:	20000000 	.word	0x20000000
 800018c:	20000008 	.word	0x20000008
 8000190:	20000004 	.word	0x20000004

08000194 <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000194:	4a07      	ldr	r2, [pc, #28]	; (80001b4 <HAL_Init+0x20>)
{
 8000196:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000198:	6813      	ldr	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800019a:	2003      	movs	r0, #3
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800019c:	f043 0310 	orr.w	r3, r3, #16
 80001a0:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80001a2:	f000 f82d 	bl	8000200 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 80001a6:	2000      	movs	r0, #0
 80001a8:	f7ff ffd0 	bl	800014c <HAL_InitTick>
  HAL_MspInit();
 80001ac:	f001 fb64 	bl	8001878 <HAL_MspInit>
}
 80001b0:	2000      	movs	r0, #0
 80001b2:	bd08      	pop	{r3, pc}
 80001b4:	40022000 	.word	0x40022000

080001b8 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 80001b8:	4a03      	ldr	r2, [pc, #12]	; (80001c8 <HAL_IncTick+0x10>)
 80001ba:	4b04      	ldr	r3, [pc, #16]	; (80001cc <HAL_IncTick+0x14>)
 80001bc:	6811      	ldr	r1, [r2, #0]
 80001be:	781b      	ldrb	r3, [r3, #0]
 80001c0:	440b      	add	r3, r1
 80001c2:	6013      	str	r3, [r2, #0]
 80001c4:	4770      	bx	lr
 80001c6:	bf00      	nop
 80001c8:	2000009c 	.word	0x2000009c
 80001cc:	20000000 	.word	0x20000000

080001d0 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80001d0:	4b01      	ldr	r3, [pc, #4]	; (80001d8 <HAL_GetTick+0x8>)
 80001d2:	6818      	ldr	r0, [r3, #0]
}
 80001d4:	4770      	bx	lr
 80001d6:	bf00      	nop
 80001d8:	2000009c 	.word	0x2000009c

080001dc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80001dc:	b538      	push	{r3, r4, r5, lr}
 80001de:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 80001e0:	f7ff fff6 	bl	80001d0 <HAL_GetTick>
 80001e4:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80001e6:	1c63      	adds	r3, r4, #1
  {
    wait += (uint32_t)(uwTickFreq);
 80001e8:	bf1e      	ittt	ne
 80001ea:	4b04      	ldrne	r3, [pc, #16]	; (80001fc <HAL_Delay+0x20>)
 80001ec:	781b      	ldrbne	r3, [r3, #0]
 80001ee:	18e4      	addne	r4, r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80001f0:	f7ff ffee 	bl	80001d0 <HAL_GetTick>
 80001f4:	1b40      	subs	r0, r0, r5
 80001f6:	4284      	cmp	r4, r0
 80001f8:	d8fa      	bhi.n	80001f0 <HAL_Delay+0x14>
  {
  }
}
 80001fa:	bd38      	pop	{r3, r4, r5, pc}
 80001fc:	20000000 	.word	0x20000000

08000200 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000200:	4a07      	ldr	r2, [pc, #28]	; (8000220 <HAL_NVIC_SetPriorityGrouping+0x20>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8000202:	0200      	lsls	r0, r0, #8
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000204:	68d3      	ldr	r3, [r2, #12]
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8000206:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800020a:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800020e:	041b      	lsls	r3, r3, #16
 8000210:	0c1b      	lsrs	r3, r3, #16
 8000212:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000216:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  reg_value  =  (reg_value                                   |
 800021a:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 800021c:	60d3      	str	r3, [r2, #12]
 800021e:	4770      	bx	lr
 8000220:	e000ed00 	.word	0xe000ed00

08000224 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000224:	4b17      	ldr	r3, [pc, #92]	; (8000284 <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000226:	b530      	push	{r4, r5, lr}
 8000228:	68dc      	ldr	r4, [r3, #12]
 800022a:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800022e:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000232:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000234:	2b04      	cmp	r3, #4
 8000236:	bf28      	it	cs
 8000238:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800023a:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800023c:	f04f 0501 	mov.w	r5, #1
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000240:	bf98      	it	ls
 8000242:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000244:	fa05 f303 	lsl.w	r3, r5, r3
 8000248:	f103 33ff 	add.w	r3, r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800024c:	bf88      	it	hi
 800024e:	3c03      	subhi	r4, #3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000250:	4019      	ands	r1, r3
 8000252:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000254:	fa05 f404 	lsl.w	r4, r5, r4
 8000258:	3c01      	subs	r4, #1
 800025a:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) < 0)
 800025c:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800025e:	ea42 0201 	orr.w	r2, r2, r1
 8000262:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000266:	bfaf      	iteee	ge
 8000268:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800026c:	4b06      	ldrlt	r3, [pc, #24]	; (8000288 <HAL_NVIC_SetPriority+0x64>)
 800026e:	f000 000f 	andlt.w	r0, r0, #15
 8000272:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000274:	bfa5      	ittet	ge
 8000276:	b2d2      	uxtbge	r2, r2
 8000278:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800027c:	541a      	strblt	r2, [r3, r0]
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800027e:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 8000282:	bd30      	pop	{r4, r5, pc}
 8000284:	e000ed00 	.word	0xe000ed00
 8000288:	e000ed14 	.word	0xe000ed14

0800028c <HAL_NVIC_EnableIRQ>:
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 800028c:	2301      	movs	r3, #1
 800028e:	0942      	lsrs	r2, r0, #5
 8000290:	f000 001f 	and.w	r0, r0, #31
 8000294:	fa03 f000 	lsl.w	r0, r3, r0
 8000298:	4b01      	ldr	r3, [pc, #4]	; (80002a0 <HAL_NVIC_EnableIRQ+0x14>)
 800029a:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 800029e:	4770      	bx	lr
 80002a0:	e000e100 	.word	0xe000e100

080002a4 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80002a4:	3801      	subs	r0, #1
 80002a6:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80002aa:	d20a      	bcs.n	80002c2 <HAL_SYSTICK_Config+0x1e>
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80002ac:	21f0      	movs	r1, #240	; 0xf0
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80002ae:	4b06      	ldr	r3, [pc, #24]	; (80002c8 <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80002b0:	4a06      	ldr	r2, [pc, #24]	; (80002cc <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80002b2:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80002b4:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80002b8:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80002ba:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80002bc:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80002be:	601a      	str	r2, [r3, #0]
 80002c0:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 80002c2:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 80002c4:	4770      	bx	lr
 80002c6:	bf00      	nop
 80002c8:	e000e010 	.word	0xe000e010
 80002cc:	e000ed00 	.word	0xe000ed00

080002d0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80002d0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t position;
  uint32_t ioposition = 0x00U;
  uint32_t iocurrent = 0x00U;
  uint32_t temp = 0x00U;
  uint32_t config = 0x00U;
 80002d4:	2200      	movs	r2, #0
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0U; position < GPIO_NUMBER; position++)
 80002d6:	4616      	mov	r6, r2
 80002d8:	4b65      	ldr	r3, [pc, #404]	; (8000470 <HAL_GPIO_Init+0x1a0>)
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80002da:	f8df e1a4 	ldr.w	lr, [pc, #420]	; 8000480 <HAL_GPIO_Init+0x1b0>
 80002de:	f8df c1a4 	ldr.w	ip, [pc, #420]	; 8000484 <HAL_GPIO_Init+0x1b4>
    ioposition = (0x01U << position);
 80002e2:	f04f 0801 	mov.w	r8, #1
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80002e6:	680c      	ldr	r4, [r1, #0]
    ioposition = (0x01U << position);
 80002e8:	fa08 f806 	lsl.w	r8, r8, r6
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80002ec:	ea08 0404 	and.w	r4, r8, r4
    if (iocurrent == ioposition)
 80002f0:	45a0      	cmp	r8, r4
 80002f2:	d17f      	bne.n	80003f4 <HAL_GPIO_Init+0x124>
      switch (GPIO_Init->Mode)
 80002f4:	684d      	ldr	r5, [r1, #4]
 80002f6:	2d12      	cmp	r5, #18
 80002f8:	f000 80af 	beq.w	800045a <HAL_GPIO_Init+0x18a>
 80002fc:	f200 8088 	bhi.w	8000410 <HAL_GPIO_Init+0x140>
 8000300:	2d02      	cmp	r5, #2
 8000302:	f000 80a7 	beq.w	8000454 <HAL_GPIO_Init+0x184>
 8000306:	d87c      	bhi.n	8000402 <HAL_GPIO_Init+0x132>
 8000308:	2d00      	cmp	r5, #0
 800030a:	f000 808e 	beq.w	800042a <HAL_GPIO_Init+0x15a>
 800030e:	2d01      	cmp	r5, #1
 8000310:	f000 809e 	beq.w	8000450 <HAL_GPIO_Init+0x180>
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2U) : ((position - 8U) << 2U);

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000314:	f04f 090f 	mov.w	r9, #15
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000318:	2cff      	cmp	r4, #255	; 0xff
 800031a:	bf93      	iteet	ls
 800031c:	4682      	movls	sl, r0
 800031e:	f106 4580 	addhi.w	r5, r6, #1073741824	; 0x40000000
 8000322:	3d08      	subhi	r5, #8
 8000324:	f8d0 b000 	ldrls.w	fp, [r0]
 8000328:	bf92      	itee	ls
 800032a:	00b5      	lslls	r5, r6, #2
 800032c:	f8d0 b004 	ldrhi.w	fp, [r0, #4]
 8000330:	00ad      	lslhi	r5, r5, #2
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000332:	fa09 f805 	lsl.w	r8, r9, r5
 8000336:	ea2b 0808 	bic.w	r8, fp, r8
 800033a:	fa02 f505 	lsl.w	r5, r2, r5
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800033e:	bf88      	it	hi
 8000340:	f100 0a04 	addhi.w	sl, r0, #4
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000344:	ea48 0505 	orr.w	r5, r8, r5
 8000348:	f8ca 5000 	str.w	r5, [sl]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800034c:	f8d1 a004 	ldr.w	sl, [r1, #4]
 8000350:	f01a 5f80 	tst.w	sl, #268435456	; 0x10000000
 8000354:	d04e      	beq.n	80003f4 <HAL_GPIO_Init+0x124>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000356:	4d47      	ldr	r5, [pc, #284]	; (8000474 <HAL_GPIO_Init+0x1a4>)
 8000358:	4f46      	ldr	r7, [pc, #280]	; (8000474 <HAL_GPIO_Init+0x1a4>)
 800035a:	69ad      	ldr	r5, [r5, #24]
 800035c:	f026 0803 	bic.w	r8, r6, #3
 8000360:	f045 0501 	orr.w	r5, r5, #1
 8000364:	61bd      	str	r5, [r7, #24]
 8000366:	69bd      	ldr	r5, [r7, #24]
 8000368:	f108 4880 	add.w	r8, r8, #1073741824	; 0x40000000
 800036c:	f005 0501 	and.w	r5, r5, #1
 8000370:	9501      	str	r5, [sp, #4]
 8000372:	f508 3880 	add.w	r8, r8, #65536	; 0x10000
        temp = AFIO->EXTICR[position >> 2U];
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 8000376:	f006 0b03 	and.w	fp, r6, #3
        __HAL_RCC_AFIO_CLK_ENABLE();
 800037a:	9d01      	ldr	r5, [sp, #4]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 800037c:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
        temp = AFIO->EXTICR[position >> 2U];
 8000380:	f8d8 5008 	ldr.w	r5, [r8, #8]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 8000384:	fa09 f90b 	lsl.w	r9, r9, fp
 8000388:	ea25 0909 	bic.w	r9, r5, r9
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800038c:	4d3a      	ldr	r5, [pc, #232]	; (8000478 <HAL_GPIO_Init+0x1a8>)
 800038e:	42a8      	cmp	r0, r5
 8000390:	d068      	beq.n	8000464 <HAL_GPIO_Init+0x194>
 8000392:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000396:	42a8      	cmp	r0, r5
 8000398:	d066      	beq.n	8000468 <HAL_GPIO_Init+0x198>
 800039a:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800039e:	42a8      	cmp	r0, r5
 80003a0:	d064      	beq.n	800046c <HAL_GPIO_Init+0x19c>
 80003a2:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80003a6:	42a8      	cmp	r0, r5
 80003a8:	bf0c      	ite	eq
 80003aa:	2503      	moveq	r5, #3
 80003ac:	2504      	movne	r5, #4
 80003ae:	fa05 f50b 	lsl.w	r5, r5, fp
 80003b2:	ea45 0509 	orr.w	r5, r5, r9
        AFIO->EXTICR[position >> 2U] = temp;
 80003b6:	f8c8 5008 	str.w	r5, [r8, #8]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80003ba:	681d      	ldr	r5, [r3, #0]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80003bc:	f41a 3f80 	tst.w	sl, #65536	; 0x10000
          SET_BIT(EXTI->IMR, iocurrent);
 80003c0:	bf14      	ite	ne
 80003c2:	4325      	orrne	r5, r4
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80003c4:	43a5      	biceq	r5, r4
 80003c6:	601d      	str	r5, [r3, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80003c8:	685d      	ldr	r5, [r3, #4]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80003ca:	f41a 3f00 	tst.w	sl, #131072	; 0x20000
          SET_BIT(EXTI->EMR, iocurrent);
 80003ce:	bf14      	ite	ne
 80003d0:	4325      	orrne	r5, r4
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80003d2:	43a5      	biceq	r5, r4
 80003d4:	605d      	str	r5, [r3, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80003d6:	689d      	ldr	r5, [r3, #8]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80003d8:	f41a 1f80 	tst.w	sl, #1048576	; 0x100000
          SET_BIT(EXTI->RTSR, iocurrent);
 80003dc:	bf14      	ite	ne
 80003de:	4325      	orrne	r5, r4
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80003e0:	43a5      	biceq	r5, r4
 80003e2:	609d      	str	r5, [r3, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80003e4:	68dd      	ldr	r5, [r3, #12]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80003e6:	f41a 1f00 	tst.w	sl, #2097152	; 0x200000
          SET_BIT(EXTI->FTSR, iocurrent);
 80003ea:	bf14      	ite	ne
 80003ec:	432c      	orrne	r4, r5
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80003ee:	ea25 0404 	biceq.w	r4, r5, r4
 80003f2:	60dc      	str	r4, [r3, #12]
  for (position = 0U; position < GPIO_NUMBER; position++)
 80003f4:	3601      	adds	r6, #1
 80003f6:	2e10      	cmp	r6, #16
 80003f8:	f47f af73 	bne.w	80002e2 <HAL_GPIO_Init+0x12>
        }
      }
    }
  }
}
 80003fc:	b003      	add	sp, #12
 80003fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      switch (GPIO_Init->Mode)
 8000402:	2d03      	cmp	r5, #3
 8000404:	d022      	beq.n	800044c <HAL_GPIO_Init+0x17c>
 8000406:	2d11      	cmp	r5, #17
 8000408:	d184      	bne.n	8000314 <HAL_GPIO_Init+0x44>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 800040a:	68ca      	ldr	r2, [r1, #12]
 800040c:	3204      	adds	r2, #4
          break;
 800040e:	e781      	b.n	8000314 <HAL_GPIO_Init+0x44>
      switch (GPIO_Init->Mode)
 8000410:	4f1a      	ldr	r7, [pc, #104]	; (800047c <HAL_GPIO_Init+0x1ac>)
 8000412:	42bd      	cmp	r5, r7
 8000414:	d009      	beq.n	800042a <HAL_GPIO_Init+0x15a>
 8000416:	d812      	bhi.n	800043e <HAL_GPIO_Init+0x16e>
 8000418:	f8df 906c 	ldr.w	r9, [pc, #108]	; 8000488 <HAL_GPIO_Init+0x1b8>
 800041c:	454d      	cmp	r5, r9
 800041e:	d004      	beq.n	800042a <HAL_GPIO_Init+0x15a>
 8000420:	f509 3980 	add.w	r9, r9, #65536	; 0x10000
 8000424:	454d      	cmp	r5, r9
 8000426:	f47f af75 	bne.w	8000314 <HAL_GPIO_Init+0x44>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800042a:	688a      	ldr	r2, [r1, #8]
 800042c:	b1c2      	cbz	r2, 8000460 <HAL_GPIO_Init+0x190>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800042e:	2a01      	cmp	r2, #1
            GPIOx->BSRR = ioposition;
 8000430:	bf0c      	ite	eq
 8000432:	f8c0 8010 	streq.w	r8, [r0, #16]
            GPIOx->BRR = ioposition;
 8000436:	f8c0 8014 	strne.w	r8, [r0, #20]
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800043a:	2208      	movs	r2, #8
 800043c:	e76a      	b.n	8000314 <HAL_GPIO_Init+0x44>
      switch (GPIO_Init->Mode)
 800043e:	4575      	cmp	r5, lr
 8000440:	d0f3      	beq.n	800042a <HAL_GPIO_Init+0x15a>
 8000442:	4565      	cmp	r5, ip
 8000444:	d0f1      	beq.n	800042a <HAL_GPIO_Init+0x15a>
 8000446:	f8df 9044 	ldr.w	r9, [pc, #68]	; 800048c <HAL_GPIO_Init+0x1bc>
 800044a:	e7eb      	b.n	8000424 <HAL_GPIO_Init+0x154>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 800044c:	2200      	movs	r2, #0
 800044e:	e761      	b.n	8000314 <HAL_GPIO_Init+0x44>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000450:	68ca      	ldr	r2, [r1, #12]
          break;
 8000452:	e75f      	b.n	8000314 <HAL_GPIO_Init+0x44>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000454:	68ca      	ldr	r2, [r1, #12]
 8000456:	3208      	adds	r2, #8
          break;
 8000458:	e75c      	b.n	8000314 <HAL_GPIO_Init+0x44>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 800045a:	68ca      	ldr	r2, [r1, #12]
 800045c:	320c      	adds	r2, #12
          break;
 800045e:	e759      	b.n	8000314 <HAL_GPIO_Init+0x44>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000460:	2204      	movs	r2, #4
 8000462:	e757      	b.n	8000314 <HAL_GPIO_Init+0x44>
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000464:	2500      	movs	r5, #0
 8000466:	e7a2      	b.n	80003ae <HAL_GPIO_Init+0xde>
 8000468:	2501      	movs	r5, #1
 800046a:	e7a0      	b.n	80003ae <HAL_GPIO_Init+0xde>
 800046c:	2502      	movs	r5, #2
 800046e:	e79e      	b.n	80003ae <HAL_GPIO_Init+0xde>
 8000470:	40010400 	.word	0x40010400
 8000474:	40021000 	.word	0x40021000
 8000478:	40010800 	.word	0x40010800
 800047c:	10210000 	.word	0x10210000
 8000480:	10310000 	.word	0x10310000
 8000484:	10320000 	.word	0x10320000
 8000488:	10110000 	.word	0x10110000
 800048c:	10220000 	.word	0x10220000

08000490 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8000490:	6883      	ldr	r3, [r0, #8]
 8000492:	4219      	tst	r1, r3
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
}
 8000494:	bf14      	ite	ne
 8000496:	2001      	movne	r0, #1
 8000498:	2000      	moveq	r0, #0
 800049a:	4770      	bx	lr

0800049c <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800049c:	b10a      	cbz	r2, 80004a2 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800049e:	6101      	str	r1, [r0, #16]
 80004a0:	4770      	bx	lr
 80004a2:	0409      	lsls	r1, r1, #16
 80004a4:	e7fb      	b.n	800049e <HAL_GPIO_WritePin+0x2>

080004a6 <HAL_GPIO_TogglePin>:
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->ODR ^= GPIO_Pin;
 80004a6:	68c3      	ldr	r3, [r0, #12]
 80004a8:	4059      	eors	r1, r3
 80004aa:	60c1      	str	r1, [r0, #12]
 80004ac:	4770      	bx	lr
	...

080004b0 <HAL_RCC_OscConfig>:
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80004b0:	6803      	ldr	r3, [r0, #0]
{
 80004b2:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80004b6:	07db      	lsls	r3, r3, #31
{
 80004b8:	4605      	mov	r5, r0
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80004ba:	d410      	bmi.n	80004de <HAL_RCC_OscConfig+0x2e>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80004bc:	682b      	ldr	r3, [r5, #0]
 80004be:	079f      	lsls	r7, r3, #30
 80004c0:	d45e      	bmi.n	8000580 <HAL_RCC_OscConfig+0xd0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80004c2:	682b      	ldr	r3, [r5, #0]
 80004c4:	0719      	lsls	r1, r3, #28
 80004c6:	f100 8095 	bmi.w	80005f4 <HAL_RCC_OscConfig+0x144>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80004ca:	682b      	ldr	r3, [r5, #0]
 80004cc:	075a      	lsls	r2, r3, #29
 80004ce:	f100 80bf 	bmi.w	8000650 <HAL_RCC_OscConfig+0x1a0>

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80004d2:	69ea      	ldr	r2, [r5, #28]
 80004d4:	2a00      	cmp	r2, #0
 80004d6:	f040 812d 	bne.w	8000734 <HAL_RCC_OscConfig+0x284>
    {
      return HAL_ERROR;
    }
  }
  
  return HAL_OK;
 80004da:	2000      	movs	r0, #0
 80004dc:	e014      	b.n	8000508 <HAL_RCC_OscConfig+0x58>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80004de:	4c90      	ldr	r4, [pc, #576]	; (8000720 <HAL_RCC_OscConfig+0x270>)
 80004e0:	6863      	ldr	r3, [r4, #4]
 80004e2:	f003 030c 	and.w	r3, r3, #12
 80004e6:	2b04      	cmp	r3, #4
 80004e8:	d007      	beq.n	80004fa <HAL_RCC_OscConfig+0x4a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80004ea:	6863      	ldr	r3, [r4, #4]
 80004ec:	f003 030c 	and.w	r3, r3, #12
 80004f0:	2b08      	cmp	r3, #8
 80004f2:	d10c      	bne.n	800050e <HAL_RCC_OscConfig+0x5e>
 80004f4:	6863      	ldr	r3, [r4, #4]
 80004f6:	03de      	lsls	r6, r3, #15
 80004f8:	d509      	bpl.n	800050e <HAL_RCC_OscConfig+0x5e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80004fa:	6823      	ldr	r3, [r4, #0]
 80004fc:	039c      	lsls	r4, r3, #14
 80004fe:	d5dd      	bpl.n	80004bc <HAL_RCC_OscConfig+0xc>
 8000500:	686b      	ldr	r3, [r5, #4]
 8000502:	2b00      	cmp	r3, #0
 8000504:	d1da      	bne.n	80004bc <HAL_RCC_OscConfig+0xc>
        return HAL_ERROR;
 8000506:	2001      	movs	r0, #1
}
 8000508:	b002      	add	sp, #8
 800050a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800050e:	686b      	ldr	r3, [r5, #4]
 8000510:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000514:	d110      	bne.n	8000538 <HAL_RCC_OscConfig+0x88>
 8000516:	6823      	ldr	r3, [r4, #0]
 8000518:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800051c:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 800051e:	f7ff fe57 	bl	80001d0 <HAL_GetTick>
 8000522:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000524:	6823      	ldr	r3, [r4, #0]
 8000526:	0398      	lsls	r0, r3, #14
 8000528:	d4c8      	bmi.n	80004bc <HAL_RCC_OscConfig+0xc>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800052a:	f7ff fe51 	bl	80001d0 <HAL_GetTick>
 800052e:	1b80      	subs	r0, r0, r6
 8000530:	2864      	cmp	r0, #100	; 0x64
 8000532:	d9f7      	bls.n	8000524 <HAL_RCC_OscConfig+0x74>
            return HAL_TIMEOUT;
 8000534:	2003      	movs	r0, #3
 8000536:	e7e7      	b.n	8000508 <HAL_RCC_OscConfig+0x58>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000538:	b99b      	cbnz	r3, 8000562 <HAL_RCC_OscConfig+0xb2>
 800053a:	6823      	ldr	r3, [r4, #0]
 800053c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000540:	6023      	str	r3, [r4, #0]
 8000542:	6823      	ldr	r3, [r4, #0]
 8000544:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000548:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 800054a:	f7ff fe41 	bl	80001d0 <HAL_GetTick>
 800054e:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000550:	6823      	ldr	r3, [r4, #0]
 8000552:	0399      	lsls	r1, r3, #14
 8000554:	d5b2      	bpl.n	80004bc <HAL_RCC_OscConfig+0xc>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000556:	f7ff fe3b 	bl	80001d0 <HAL_GetTick>
 800055a:	1b80      	subs	r0, r0, r6
 800055c:	2864      	cmp	r0, #100	; 0x64
 800055e:	d9f7      	bls.n	8000550 <HAL_RCC_OscConfig+0xa0>
 8000560:	e7e8      	b.n	8000534 <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000562:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000566:	6823      	ldr	r3, [r4, #0]
 8000568:	d103      	bne.n	8000572 <HAL_RCC_OscConfig+0xc2>
 800056a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800056e:	6023      	str	r3, [r4, #0]
 8000570:	e7d1      	b.n	8000516 <HAL_RCC_OscConfig+0x66>
 8000572:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000576:	6023      	str	r3, [r4, #0]
 8000578:	6823      	ldr	r3, [r4, #0]
 800057a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800057e:	e7cd      	b.n	800051c <HAL_RCC_OscConfig+0x6c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8000580:	4c67      	ldr	r4, [pc, #412]	; (8000720 <HAL_RCC_OscConfig+0x270>)
 8000582:	6863      	ldr	r3, [r4, #4]
 8000584:	f013 0f0c 	tst.w	r3, #12
 8000588:	d007      	beq.n	800059a <HAL_RCC_OscConfig+0xea>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800058a:	6863      	ldr	r3, [r4, #4]
 800058c:	f003 030c 	and.w	r3, r3, #12
 8000590:	2b08      	cmp	r3, #8
 8000592:	d110      	bne.n	80005b6 <HAL_RCC_OscConfig+0x106>
 8000594:	6863      	ldr	r3, [r4, #4]
 8000596:	03da      	lsls	r2, r3, #15
 8000598:	d40d      	bmi.n	80005b6 <HAL_RCC_OscConfig+0x106>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800059a:	6823      	ldr	r3, [r4, #0]
 800059c:	079b      	lsls	r3, r3, #30
 800059e:	d502      	bpl.n	80005a6 <HAL_RCC_OscConfig+0xf6>
 80005a0:	692b      	ldr	r3, [r5, #16]
 80005a2:	2b01      	cmp	r3, #1
 80005a4:	d1af      	bne.n	8000506 <HAL_RCC_OscConfig+0x56>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80005a6:	6823      	ldr	r3, [r4, #0]
 80005a8:	696a      	ldr	r2, [r5, #20]
 80005aa:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 80005ae:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 80005b2:	6023      	str	r3, [r4, #0]
 80005b4:	e785      	b.n	80004c2 <HAL_RCC_OscConfig+0x12>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80005b6:	692a      	ldr	r2, [r5, #16]
 80005b8:	4b5a      	ldr	r3, [pc, #360]	; (8000724 <HAL_RCC_OscConfig+0x274>)
 80005ba:	b16a      	cbz	r2, 80005d8 <HAL_RCC_OscConfig+0x128>
        __HAL_RCC_HSI_ENABLE();
 80005bc:	2201      	movs	r2, #1
 80005be:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80005c0:	f7ff fe06 	bl	80001d0 <HAL_GetTick>
 80005c4:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80005c6:	6823      	ldr	r3, [r4, #0]
 80005c8:	079f      	lsls	r7, r3, #30
 80005ca:	d4ec      	bmi.n	80005a6 <HAL_RCC_OscConfig+0xf6>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80005cc:	f7ff fe00 	bl	80001d0 <HAL_GetTick>
 80005d0:	1b80      	subs	r0, r0, r6
 80005d2:	2802      	cmp	r0, #2
 80005d4:	d9f7      	bls.n	80005c6 <HAL_RCC_OscConfig+0x116>
 80005d6:	e7ad      	b.n	8000534 <HAL_RCC_OscConfig+0x84>
        __HAL_RCC_HSI_DISABLE();
 80005d8:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80005da:	f7ff fdf9 	bl	80001d0 <HAL_GetTick>
 80005de:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80005e0:	6823      	ldr	r3, [r4, #0]
 80005e2:	0798      	lsls	r0, r3, #30
 80005e4:	f57f af6d 	bpl.w	80004c2 <HAL_RCC_OscConfig+0x12>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80005e8:	f7ff fdf2 	bl	80001d0 <HAL_GetTick>
 80005ec:	1b80      	subs	r0, r0, r6
 80005ee:	2802      	cmp	r0, #2
 80005f0:	d9f6      	bls.n	80005e0 <HAL_RCC_OscConfig+0x130>
 80005f2:	e79f      	b.n	8000534 <HAL_RCC_OscConfig+0x84>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80005f4:	69aa      	ldr	r2, [r5, #24]
 80005f6:	4c4a      	ldr	r4, [pc, #296]	; (8000720 <HAL_RCC_OscConfig+0x270>)
 80005f8:	4b4b      	ldr	r3, [pc, #300]	; (8000728 <HAL_RCC_OscConfig+0x278>)
 80005fa:	b1da      	cbz	r2, 8000634 <HAL_RCC_OscConfig+0x184>
      __HAL_RCC_LSI_ENABLE();
 80005fc:	2201      	movs	r2, #1
 80005fe:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8000600:	f7ff fde6 	bl	80001d0 <HAL_GetTick>
 8000604:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000606:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8000608:	079b      	lsls	r3, r3, #30
 800060a:	d50d      	bpl.n	8000628 <HAL_RCC_OscConfig+0x178>
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800060c:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 8000610:	4b46      	ldr	r3, [pc, #280]	; (800072c <HAL_RCC_OscConfig+0x27c>)
 8000612:	681b      	ldr	r3, [r3, #0]
 8000614:	fbb3 f3f2 	udiv	r3, r3, r2
 8000618:	9301      	str	r3, [sp, #4]
  \brief   No Operation
  \details No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
 800061a:	bf00      	nop
  do 
  {
    __NOP();
  } 
  while (Delay --);
 800061c:	9b01      	ldr	r3, [sp, #4]
 800061e:	1e5a      	subs	r2, r3, #1
 8000620:	9201      	str	r2, [sp, #4]
 8000622:	2b00      	cmp	r3, #0
 8000624:	d1f9      	bne.n	800061a <HAL_RCC_OscConfig+0x16a>
 8000626:	e750      	b.n	80004ca <HAL_RCC_OscConfig+0x1a>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000628:	f7ff fdd2 	bl	80001d0 <HAL_GetTick>
 800062c:	1b80      	subs	r0, r0, r6
 800062e:	2802      	cmp	r0, #2
 8000630:	d9e9      	bls.n	8000606 <HAL_RCC_OscConfig+0x156>
 8000632:	e77f      	b.n	8000534 <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_LSI_DISABLE();
 8000634:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8000636:	f7ff fdcb 	bl	80001d0 <HAL_GetTick>
 800063a:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800063c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800063e:	079f      	lsls	r7, r3, #30
 8000640:	f57f af43 	bpl.w	80004ca <HAL_RCC_OscConfig+0x1a>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000644:	f7ff fdc4 	bl	80001d0 <HAL_GetTick>
 8000648:	1b80      	subs	r0, r0, r6
 800064a:	2802      	cmp	r0, #2
 800064c:	d9f6      	bls.n	800063c <HAL_RCC_OscConfig+0x18c>
 800064e:	e771      	b.n	8000534 <HAL_RCC_OscConfig+0x84>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000650:	4c33      	ldr	r4, [pc, #204]	; (8000720 <HAL_RCC_OscConfig+0x270>)
 8000652:	69e3      	ldr	r3, [r4, #28]
 8000654:	00d8      	lsls	r0, r3, #3
 8000656:	d424      	bmi.n	80006a2 <HAL_RCC_OscConfig+0x1f2>
      pwrclkchanged = SET;
 8000658:	2701      	movs	r7, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 800065a:	69e3      	ldr	r3, [r4, #28]
 800065c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000660:	61e3      	str	r3, [r4, #28]
 8000662:	69e3      	ldr	r3, [r4, #28]
 8000664:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000668:	9300      	str	r3, [sp, #0]
 800066a:	9b00      	ldr	r3, [sp, #0]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800066c:	4e30      	ldr	r6, [pc, #192]	; (8000730 <HAL_RCC_OscConfig+0x280>)
 800066e:	6833      	ldr	r3, [r6, #0]
 8000670:	05d9      	lsls	r1, r3, #23
 8000672:	d518      	bpl.n	80006a6 <HAL_RCC_OscConfig+0x1f6>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000674:	68eb      	ldr	r3, [r5, #12]
 8000676:	2b01      	cmp	r3, #1
 8000678:	d126      	bne.n	80006c8 <HAL_RCC_OscConfig+0x218>
 800067a:	6a23      	ldr	r3, [r4, #32]
 800067c:	f043 0301 	orr.w	r3, r3, #1
 8000680:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 8000682:	f7ff fda5 	bl	80001d0 <HAL_GetTick>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000686:	f241 3688 	movw	r6, #5000	; 0x1388
      tickstart = HAL_GetTick();
 800068a:	4680      	mov	r8, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800068c:	6a23      	ldr	r3, [r4, #32]
 800068e:	079b      	lsls	r3, r3, #30
 8000690:	d53f      	bpl.n	8000712 <HAL_RCC_OscConfig+0x262>
    if(pwrclkchanged == SET)
 8000692:	2f00      	cmp	r7, #0
 8000694:	f43f af1d 	beq.w	80004d2 <HAL_RCC_OscConfig+0x22>
      __HAL_RCC_PWR_CLK_DISABLE();
 8000698:	69e3      	ldr	r3, [r4, #28]
 800069a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800069e:	61e3      	str	r3, [r4, #28]
 80006a0:	e717      	b.n	80004d2 <HAL_RCC_OscConfig+0x22>
    FlagStatus       pwrclkchanged = RESET;
 80006a2:	2700      	movs	r7, #0
 80006a4:	e7e2      	b.n	800066c <HAL_RCC_OscConfig+0x1bc>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80006a6:	6833      	ldr	r3, [r6, #0]
 80006a8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80006ac:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 80006ae:	f7ff fd8f 	bl	80001d0 <HAL_GetTick>
 80006b2:	4680      	mov	r8, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80006b4:	6833      	ldr	r3, [r6, #0]
 80006b6:	05da      	lsls	r2, r3, #23
 80006b8:	d4dc      	bmi.n	8000674 <HAL_RCC_OscConfig+0x1c4>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80006ba:	f7ff fd89 	bl	80001d0 <HAL_GetTick>
 80006be:	eba0 0008 	sub.w	r0, r0, r8
 80006c2:	2864      	cmp	r0, #100	; 0x64
 80006c4:	d9f6      	bls.n	80006b4 <HAL_RCC_OscConfig+0x204>
 80006c6:	e735      	b.n	8000534 <HAL_RCC_OscConfig+0x84>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80006c8:	b9ab      	cbnz	r3, 80006f6 <HAL_RCC_OscConfig+0x246>
 80006ca:	6a23      	ldr	r3, [r4, #32]
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80006cc:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80006d0:	f023 0301 	bic.w	r3, r3, #1
 80006d4:	6223      	str	r3, [r4, #32]
 80006d6:	6a23      	ldr	r3, [r4, #32]
 80006d8:	f023 0304 	bic.w	r3, r3, #4
 80006dc:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 80006de:	f7ff fd77 	bl	80001d0 <HAL_GetTick>
 80006e2:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80006e4:	6a23      	ldr	r3, [r4, #32]
 80006e6:	0798      	lsls	r0, r3, #30
 80006e8:	d5d3      	bpl.n	8000692 <HAL_RCC_OscConfig+0x1e2>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80006ea:	f7ff fd71 	bl	80001d0 <HAL_GetTick>
 80006ee:	1b80      	subs	r0, r0, r6
 80006f0:	4540      	cmp	r0, r8
 80006f2:	d9f7      	bls.n	80006e4 <HAL_RCC_OscConfig+0x234>
 80006f4:	e71e      	b.n	8000534 <HAL_RCC_OscConfig+0x84>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80006f6:	2b05      	cmp	r3, #5
 80006f8:	6a23      	ldr	r3, [r4, #32]
 80006fa:	d103      	bne.n	8000704 <HAL_RCC_OscConfig+0x254>
 80006fc:	f043 0304 	orr.w	r3, r3, #4
 8000700:	6223      	str	r3, [r4, #32]
 8000702:	e7ba      	b.n	800067a <HAL_RCC_OscConfig+0x1ca>
 8000704:	f023 0301 	bic.w	r3, r3, #1
 8000708:	6223      	str	r3, [r4, #32]
 800070a:	6a23      	ldr	r3, [r4, #32]
 800070c:	f023 0304 	bic.w	r3, r3, #4
 8000710:	e7b6      	b.n	8000680 <HAL_RCC_OscConfig+0x1d0>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000712:	f7ff fd5d 	bl	80001d0 <HAL_GetTick>
 8000716:	eba0 0008 	sub.w	r0, r0, r8
 800071a:	42b0      	cmp	r0, r6
 800071c:	d9b6      	bls.n	800068c <HAL_RCC_OscConfig+0x1dc>
 800071e:	e709      	b.n	8000534 <HAL_RCC_OscConfig+0x84>
 8000720:	40021000 	.word	0x40021000
 8000724:	42420000 	.word	0x42420000
 8000728:	42420480 	.word	0x42420480
 800072c:	20000008 	.word	0x20000008
 8000730:	40007000 	.word	0x40007000
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000734:	4c22      	ldr	r4, [pc, #136]	; (80007c0 <HAL_RCC_OscConfig+0x310>)
 8000736:	6863      	ldr	r3, [r4, #4]
 8000738:	f003 030c 	and.w	r3, r3, #12
 800073c:	2b08      	cmp	r3, #8
 800073e:	f43f aee2 	beq.w	8000506 <HAL_RCC_OscConfig+0x56>
 8000742:	2300      	movs	r3, #0
 8000744:	4e1f      	ldr	r6, [pc, #124]	; (80007c4 <HAL_RCC_OscConfig+0x314>)
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000746:	2a02      	cmp	r2, #2
        __HAL_RCC_PLL_DISABLE();
 8000748:	6033      	str	r3, [r6, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800074a:	d12b      	bne.n	80007a4 <HAL_RCC_OscConfig+0x2f4>
        tickstart = HAL_GetTick();
 800074c:	f7ff fd40 	bl	80001d0 <HAL_GetTick>
 8000750:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000752:	6823      	ldr	r3, [r4, #0]
 8000754:	0199      	lsls	r1, r3, #6
 8000756:	d41f      	bmi.n	8000798 <HAL_RCC_OscConfig+0x2e8>
        if(RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8000758:	6a2b      	ldr	r3, [r5, #32]
 800075a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800075e:	d105      	bne.n	800076c <HAL_RCC_OscConfig+0x2bc>
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8000760:	6862      	ldr	r2, [r4, #4]
 8000762:	68a9      	ldr	r1, [r5, #8]
 8000764:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8000768:	430a      	orrs	r2, r1
 800076a:	6062      	str	r2, [r4, #4]
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800076c:	6a69      	ldr	r1, [r5, #36]	; 0x24
 800076e:	6862      	ldr	r2, [r4, #4]
 8000770:	430b      	orrs	r3, r1
 8000772:	f422 1274 	bic.w	r2, r2, #3997696	; 0x3d0000
 8000776:	4313      	orrs	r3, r2
 8000778:	6063      	str	r3, [r4, #4]
        __HAL_RCC_PLL_ENABLE();
 800077a:	2301      	movs	r3, #1
 800077c:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 800077e:	f7ff fd27 	bl	80001d0 <HAL_GetTick>
 8000782:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000784:	6823      	ldr	r3, [r4, #0]
 8000786:	019a      	lsls	r2, r3, #6
 8000788:	f53f aea7 	bmi.w	80004da <HAL_RCC_OscConfig+0x2a>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800078c:	f7ff fd20 	bl	80001d0 <HAL_GetTick>
 8000790:	1b40      	subs	r0, r0, r5
 8000792:	2802      	cmp	r0, #2
 8000794:	d9f6      	bls.n	8000784 <HAL_RCC_OscConfig+0x2d4>
 8000796:	e6cd      	b.n	8000534 <HAL_RCC_OscConfig+0x84>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000798:	f7ff fd1a 	bl	80001d0 <HAL_GetTick>
 800079c:	1bc0      	subs	r0, r0, r7
 800079e:	2802      	cmp	r0, #2
 80007a0:	d9d7      	bls.n	8000752 <HAL_RCC_OscConfig+0x2a2>
 80007a2:	e6c7      	b.n	8000534 <HAL_RCC_OscConfig+0x84>
        tickstart = HAL_GetTick();
 80007a4:	f7ff fd14 	bl	80001d0 <HAL_GetTick>
 80007a8:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80007aa:	6823      	ldr	r3, [r4, #0]
 80007ac:	019b      	lsls	r3, r3, #6
 80007ae:	f57f ae94 	bpl.w	80004da <HAL_RCC_OscConfig+0x2a>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80007b2:	f7ff fd0d 	bl	80001d0 <HAL_GetTick>
 80007b6:	1b40      	subs	r0, r0, r5
 80007b8:	2802      	cmp	r0, #2
 80007ba:	d9f6      	bls.n	80007aa <HAL_RCC_OscConfig+0x2fa>
 80007bc:	e6ba      	b.n	8000534 <HAL_RCC_OscConfig+0x84>
 80007be:	bf00      	nop
 80007c0:	40021000 	.word	0x40021000
 80007c4:	42420060 	.word	0x42420060

080007c8 <HAL_RCC_GetSysClockFreq>:
{
 80007c8:	b530      	push	{r4, r5, lr}
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80007ca:	4b19      	ldr	r3, [pc, #100]	; (8000830 <HAL_RCC_GetSysClockFreq+0x68>)
{
 80007cc:	b087      	sub	sp, #28
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80007ce:	ac02      	add	r4, sp, #8
 80007d0:	f103 0510 	add.w	r5, r3, #16
 80007d4:	4622      	mov	r2, r4
 80007d6:	6818      	ldr	r0, [r3, #0]
 80007d8:	6859      	ldr	r1, [r3, #4]
 80007da:	3308      	adds	r3, #8
 80007dc:	c203      	stmia	r2!, {r0, r1}
 80007de:	42ab      	cmp	r3, r5
 80007e0:	4614      	mov	r4, r2
 80007e2:	d1f7      	bne.n	80007d4 <HAL_RCC_GetSysClockFreq+0xc>
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80007e4:	2301      	movs	r3, #1
 80007e6:	f88d 3004 	strb.w	r3, [sp, #4]
 80007ea:	2302      	movs	r3, #2
  tmpreg = RCC->CFGR;
 80007ec:	4911      	ldr	r1, [pc, #68]	; (8000834 <HAL_RCC_GetSysClockFreq+0x6c>)
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80007ee:	f88d 3005 	strb.w	r3, [sp, #5]
  tmpreg = RCC->CFGR;
 80007f2:	684b      	ldr	r3, [r1, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 80007f4:	f003 020c 	and.w	r2, r3, #12
 80007f8:	2a08      	cmp	r2, #8
 80007fa:	d117      	bne.n	800082c <HAL_RCC_GetSysClockFreq+0x64>
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80007fc:	f3c3 4283 	ubfx	r2, r3, #18, #4
 8000800:	a806      	add	r0, sp, #24
 8000802:	4402      	add	r2, r0
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8000804:	03db      	lsls	r3, r3, #15
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8000806:	f812 2c10 	ldrb.w	r2, [r2, #-16]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800080a:	d50c      	bpl.n	8000826 <HAL_RCC_GetSysClockFreq+0x5e>
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800080c:	684b      	ldr	r3, [r1, #4]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800080e:	480a      	ldr	r0, [pc, #40]	; (8000838 <HAL_RCC_GetSysClockFreq+0x70>)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8000810:	f3c3 4340 	ubfx	r3, r3, #17, #1
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8000814:	4350      	muls	r0, r2
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8000816:	aa06      	add	r2, sp, #24
 8000818:	4413      	add	r3, r2
 800081a:	f813 3c14 	ldrb.w	r3, [r3, #-20]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800081e:	fbb0 f0f3 	udiv	r0, r0, r3
}
 8000822:	b007      	add	sp, #28
 8000824:	bd30      	pop	{r4, r5, pc}
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8000826:	4805      	ldr	r0, [pc, #20]	; (800083c <HAL_RCC_GetSysClockFreq+0x74>)
 8000828:	4350      	muls	r0, r2
 800082a:	e7fa      	b.n	8000822 <HAL_RCC_GetSysClockFreq+0x5a>
      sysclockfreq = HSE_VALUE;
 800082c:	4802      	ldr	r0, [pc, #8]	; (8000838 <HAL_RCC_GetSysClockFreq+0x70>)
  return sysclockfreq;
 800082e:	e7f8      	b.n	8000822 <HAL_RCC_GetSysClockFreq+0x5a>
 8000830:	08002914 	.word	0x08002914
 8000834:	40021000 	.word	0x40021000
 8000838:	007a1200 	.word	0x007a1200
 800083c:	003d0900 	.word	0x003d0900

08000840 <HAL_RCC_ClockConfig>:
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8000840:	4a54      	ldr	r2, [pc, #336]	; (8000994 <HAL_RCC_ClockConfig+0x154>)
{
 8000842:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8000846:	6813      	ldr	r3, [r2, #0]
{
 8000848:	4605      	mov	r5, r0
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 800084a:	f003 0307 	and.w	r3, r3, #7
 800084e:	428b      	cmp	r3, r1
{
 8000850:	460e      	mov	r6, r1
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8000852:	d32a      	bcc.n	80008aa <HAL_RCC_ClockConfig+0x6a>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000854:	6829      	ldr	r1, [r5, #0]
 8000856:	078c      	lsls	r4, r1, #30
 8000858:	d434      	bmi.n	80008c4 <HAL_RCC_ClockConfig+0x84>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800085a:	07ca      	lsls	r2, r1, #31
 800085c:	d447      	bmi.n	80008ee <HAL_RCC_ClockConfig+0xae>
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 800085e:	4a4d      	ldr	r2, [pc, #308]	; (8000994 <HAL_RCC_ClockConfig+0x154>)
 8000860:	6813      	ldr	r3, [r2, #0]
 8000862:	f003 0307 	and.w	r3, r3, #7
 8000866:	429e      	cmp	r6, r3
 8000868:	f0c0 8082 	bcc.w	8000970 <HAL_RCC_ClockConfig+0x130>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800086c:	682a      	ldr	r2, [r5, #0]
 800086e:	4c4a      	ldr	r4, [pc, #296]	; (8000998 <HAL_RCC_ClockConfig+0x158>)
 8000870:	f012 0f04 	tst.w	r2, #4
 8000874:	f040 8087 	bne.w	8000986 <HAL_RCC_ClockConfig+0x146>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000878:	0713      	lsls	r3, r2, #28
 800087a:	d506      	bpl.n	800088a <HAL_RCC_ClockConfig+0x4a>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800087c:	6863      	ldr	r3, [r4, #4]
 800087e:	692a      	ldr	r2, [r5, #16]
 8000880:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8000884:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8000888:	6063      	str	r3, [r4, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800088a:	f7ff ff9d 	bl	80007c8 <HAL_RCC_GetSysClockFreq>
 800088e:	6863      	ldr	r3, [r4, #4]
 8000890:	4a42      	ldr	r2, [pc, #264]	; (800099c <HAL_RCC_ClockConfig+0x15c>)
 8000892:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8000896:	5cd3      	ldrb	r3, [r2, r3]
 8000898:	40d8      	lsrs	r0, r3
 800089a:	4b41      	ldr	r3, [pc, #260]	; (80009a0 <HAL_RCC_ClockConfig+0x160>)
 800089c:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 800089e:	2000      	movs	r0, #0
 80008a0:	f7ff fc54 	bl	800014c <HAL_InitTick>
  return HAL_OK;
 80008a4:	2000      	movs	r0, #0
}
 80008a6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 80008aa:	6813      	ldr	r3, [r2, #0]
 80008ac:	f023 0307 	bic.w	r3, r3, #7
 80008b0:	430b      	orrs	r3, r1
 80008b2:	6013      	str	r3, [r2, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80008b4:	6813      	ldr	r3, [r2, #0]
 80008b6:	f003 0307 	and.w	r3, r3, #7
 80008ba:	4299      	cmp	r1, r3
 80008bc:	d0ca      	beq.n	8000854 <HAL_RCC_ClockConfig+0x14>
      return HAL_ERROR;
 80008be:	2001      	movs	r0, #1
 80008c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80008c4:	4b34      	ldr	r3, [pc, #208]	; (8000998 <HAL_RCC_ClockConfig+0x158>)
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80008c6:	f011 0f04 	tst.w	r1, #4
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80008ca:	bf1e      	ittt	ne
 80008cc:	685a      	ldrne	r2, [r3, #4]
 80008ce:	f442 62e0 	orrne.w	r2, r2, #1792	; 0x700
 80008d2:	605a      	strne	r2, [r3, #4]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80008d4:	0708      	lsls	r0, r1, #28
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80008d6:	bf42      	ittt	mi
 80008d8:	685a      	ldrmi	r2, [r3, #4]
 80008da:	f442 5260 	orrmi.w	r2, r2, #14336	; 0x3800
 80008de:	605a      	strmi	r2, [r3, #4]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80008e0:	685a      	ldr	r2, [r3, #4]
 80008e2:	68a8      	ldr	r0, [r5, #8]
 80008e4:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 80008e8:	4302      	orrs	r2, r0
 80008ea:	605a      	str	r2, [r3, #4]
 80008ec:	e7b5      	b.n	800085a <HAL_RCC_ClockConfig+0x1a>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80008ee:	686a      	ldr	r2, [r5, #4]
 80008f0:	4c29      	ldr	r4, [pc, #164]	; (8000998 <HAL_RCC_ClockConfig+0x158>)
 80008f2:	2a01      	cmp	r2, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80008f4:	6823      	ldr	r3, [r4, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80008f6:	d11c      	bne.n	8000932 <HAL_RCC_ClockConfig+0xf2>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80008f8:	f413 3f00 	tst.w	r3, #131072	; 0x20000
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80008fc:	d0df      	beq.n	80008be <HAL_RCC_ClockConfig+0x7e>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80008fe:	6863      	ldr	r3, [r4, #4]
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000900:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8000904:	f023 0303 	bic.w	r3, r3, #3
 8000908:	4313      	orrs	r3, r2
 800090a:	6063      	str	r3, [r4, #4]
    tickstart = HAL_GetTick();
 800090c:	f7ff fc60 	bl	80001d0 <HAL_GetTick>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000910:	686b      	ldr	r3, [r5, #4]
    tickstart = HAL_GetTick();
 8000912:	4607      	mov	r7, r0
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000914:	2b01      	cmp	r3, #1
 8000916:	d114      	bne.n	8000942 <HAL_RCC_ClockConfig+0x102>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8000918:	6863      	ldr	r3, [r4, #4]
 800091a:	f003 030c 	and.w	r3, r3, #12
 800091e:	2b04      	cmp	r3, #4
 8000920:	d09d      	beq.n	800085e <HAL_RCC_ClockConfig+0x1e>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000922:	f7ff fc55 	bl	80001d0 <HAL_GetTick>
 8000926:	1bc0      	subs	r0, r0, r7
 8000928:	4540      	cmp	r0, r8
 800092a:	d9f5      	bls.n	8000918 <HAL_RCC_ClockConfig+0xd8>
          return HAL_TIMEOUT;
 800092c:	2003      	movs	r0, #3
 800092e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000932:	2a02      	cmp	r2, #2
 8000934:	d102      	bne.n	800093c <HAL_RCC_ClockConfig+0xfc>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000936:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 800093a:	e7df      	b.n	80008fc <HAL_RCC_ClockConfig+0xbc>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800093c:	f013 0f02 	tst.w	r3, #2
 8000940:	e7dc      	b.n	80008fc <HAL_RCC_ClockConfig+0xbc>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000942:	2b02      	cmp	r3, #2
 8000944:	d10f      	bne.n	8000966 <HAL_RCC_ClockConfig+0x126>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000946:	6863      	ldr	r3, [r4, #4]
 8000948:	f003 030c 	and.w	r3, r3, #12
 800094c:	2b08      	cmp	r3, #8
 800094e:	d086      	beq.n	800085e <HAL_RCC_ClockConfig+0x1e>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000950:	f7ff fc3e 	bl	80001d0 <HAL_GetTick>
 8000954:	1bc0      	subs	r0, r0, r7
 8000956:	4540      	cmp	r0, r8
 8000958:	d9f5      	bls.n	8000946 <HAL_RCC_ClockConfig+0x106>
 800095a:	e7e7      	b.n	800092c <HAL_RCC_ClockConfig+0xec>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800095c:	f7ff fc38 	bl	80001d0 <HAL_GetTick>
 8000960:	1bc0      	subs	r0, r0, r7
 8000962:	4540      	cmp	r0, r8
 8000964:	d8e2      	bhi.n	800092c <HAL_RCC_ClockConfig+0xec>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8000966:	6863      	ldr	r3, [r4, #4]
 8000968:	f013 0f0c 	tst.w	r3, #12
 800096c:	d1f6      	bne.n	800095c <HAL_RCC_ClockConfig+0x11c>
 800096e:	e776      	b.n	800085e <HAL_RCC_ClockConfig+0x1e>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000970:	6813      	ldr	r3, [r2, #0]
 8000972:	f023 0307 	bic.w	r3, r3, #7
 8000976:	4333      	orrs	r3, r6
 8000978:	6013      	str	r3, [r2, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800097a:	6813      	ldr	r3, [r2, #0]
 800097c:	f003 0307 	and.w	r3, r3, #7
 8000980:	429e      	cmp	r6, r3
 8000982:	d19c      	bne.n	80008be <HAL_RCC_ClockConfig+0x7e>
 8000984:	e772      	b.n	800086c <HAL_RCC_ClockConfig+0x2c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8000986:	6863      	ldr	r3, [r4, #4]
 8000988:	68e9      	ldr	r1, [r5, #12]
 800098a:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800098e:	430b      	orrs	r3, r1
 8000990:	6063      	str	r3, [r4, #4]
 8000992:	e771      	b.n	8000878 <HAL_RCC_ClockConfig+0x38>
 8000994:	40022000 	.word	0x40022000
 8000998:	40021000 	.word	0x40021000
 800099c:	08002994 	.word	0x08002994
 80009a0:	20000008 	.word	0x20000008

080009a4 <HAL_RCC_GetPCLK1Freq>:
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80009a4:	4b04      	ldr	r3, [pc, #16]	; (80009b8 <HAL_RCC_GetPCLK1Freq+0x14>)
 80009a6:	4a05      	ldr	r2, [pc, #20]	; (80009bc <HAL_RCC_GetPCLK1Freq+0x18>)
 80009a8:	685b      	ldr	r3, [r3, #4]
 80009aa:	f3c3 2302 	ubfx	r3, r3, #8, #3
 80009ae:	5cd3      	ldrb	r3, [r2, r3]
 80009b0:	4a03      	ldr	r2, [pc, #12]	; (80009c0 <HAL_RCC_GetPCLK1Freq+0x1c>)
 80009b2:	6810      	ldr	r0, [r2, #0]
}    
 80009b4:	40d8      	lsrs	r0, r3
 80009b6:	4770      	bx	lr
 80009b8:	40021000 	.word	0x40021000
 80009bc:	080029a4 	.word	0x080029a4
 80009c0:	20000008 	.word	0x20000008

080009c4 <HAL_RCC_GetPCLK2Freq>:
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80009c4:	4b04      	ldr	r3, [pc, #16]	; (80009d8 <HAL_RCC_GetPCLK2Freq+0x14>)
 80009c6:	4a05      	ldr	r2, [pc, #20]	; (80009dc <HAL_RCC_GetPCLK2Freq+0x18>)
 80009c8:	685b      	ldr	r3, [r3, #4]
 80009ca:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 80009ce:	5cd3      	ldrb	r3, [r2, r3]
 80009d0:	4a03      	ldr	r2, [pc, #12]	; (80009e0 <HAL_RCC_GetPCLK2Freq+0x1c>)
 80009d2:	6810      	ldr	r0, [r2, #0]
} 
 80009d4:	40d8      	lsrs	r0, r3
 80009d6:	4770      	bx	lr
 80009d8:	40021000 	.word	0x40021000
 80009dc:	080029a4 	.word	0x080029a4
 80009e0:	20000008 	.word	0x20000008

080009e4 <HAL_TIM_Base_Start_IT>:
{
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

   /* Enable the TIM Update interrupt */
   __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80009e4:	6803      	ldr	r3, [r0, #0]
   /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);

  /* Return function status */
  return HAL_OK;
}
 80009e6:	2000      	movs	r0, #0
   __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80009e8:	68da      	ldr	r2, [r3, #12]
 80009ea:	f042 0201 	orr.w	r2, r2, #1
 80009ee:	60da      	str	r2, [r3, #12]
  __HAL_TIM_ENABLE(htim);
 80009f0:	681a      	ldr	r2, [r3, #0]
 80009f2:	f042 0201 	orr.w	r2, r2, #1
 80009f6:	601a      	str	r2, [r3, #0]
}
 80009f8:	4770      	bx	lr

080009fa <HAL_TIM_ConfigClockSource>:
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef * sClockSourceConfig)
{
  uint32_t tmpsmcr = 0U;

  /* Process Locked */
  __HAL_LOCK(htim);
 80009fa:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
{
 80009fe:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(htim);
 8000a00:	2b01      	cmp	r3, #1
 8000a02:	f04f 0302 	mov.w	r3, #2
 8000a06:	d01c      	beq.n	8000a42 <HAL_TIM_ConfigClockSource+0x48>
 8000a08:	2201      	movs	r2, #1

  htim->State = HAL_TIM_STATE_BUSY;
 8000a0a:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8000a0e:	6803      	ldr	r3, [r0, #0]
  __HAL_LOCK(htim);
 8000a10:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
  tmpsmcr = htim->Instance->SMCR;
 8000a14:	689a      	ldr	r2, [r3, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8000a16:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 8000a1a:	f022 0277 	bic.w	r2, r2, #119	; 0x77
  htim->Instance->SMCR = tmpsmcr;
 8000a1e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8000a20:	680a      	ldr	r2, [r1, #0]
 8000a22:	2a40      	cmp	r2, #64	; 0x40
 8000a24:	d079      	beq.n	8000b1a <HAL_TIM_ConfigClockSource+0x120>
 8000a26:	d819      	bhi.n	8000a5c <HAL_TIM_ConfigClockSource+0x62>
 8000a28:	2a10      	cmp	r2, #16
 8000a2a:	f000 8093 	beq.w	8000b54 <HAL_TIM_ConfigClockSource+0x15a>
 8000a2e:	d80a      	bhi.n	8000a46 <HAL_TIM_ConfigClockSource+0x4c>
 8000a30:	2a00      	cmp	r2, #0
 8000a32:	f000 8089 	beq.w	8000b48 <HAL_TIM_ConfigClockSource+0x14e>
    break;

  default:
    break;
  }
  htim->State = HAL_TIM_STATE_READY;
 8000a36:	2301      	movs	r3, #1
 8000a38:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8000a3c:	2300      	movs	r3, #0
 8000a3e:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  __HAL_LOCK(htim);
 8000a42:	4618      	mov	r0, r3

  return HAL_OK;
}
 8000a44:	bd70      	pop	{r4, r5, r6, pc}
  switch (sClockSourceConfig->ClockSource)
 8000a46:	2a20      	cmp	r2, #32
 8000a48:	f000 808a 	beq.w	8000b60 <HAL_TIM_ConfigClockSource+0x166>
 8000a4c:	2a30      	cmp	r2, #48	; 0x30
 8000a4e:	d1f2      	bne.n	8000a36 <HAL_TIM_ConfigClockSource+0x3c>
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint16_t InputTriggerSource)
{
  uint32_t tmpsmcr = 0U;

   /* Get the TIMx SMCR register value */
   tmpsmcr = TIMx->SMCR;
 8000a50:	689a      	ldr	r2, [r3, #8]
   /* Reset the TS Bits */
   tmpsmcr &= ~TIM_SMCR_TS;
 8000a52:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   /* Set the Input Trigger source and the slave mode*/
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8000a56:	f042 0237 	orr.w	r2, r2, #55	; 0x37
 8000a5a:	e036      	b.n	8000aca <HAL_TIM_ConfigClockSource+0xd0>
  switch (sClockSourceConfig->ClockSource)
 8000a5c:	2a70      	cmp	r2, #112	; 0x70
 8000a5e:	d036      	beq.n	8000ace <HAL_TIM_ConfigClockSource+0xd4>
 8000a60:	d81b      	bhi.n	8000a9a <HAL_TIM_ConfigClockSource+0xa0>
 8000a62:	2a50      	cmp	r2, #80	; 0x50
 8000a64:	d042      	beq.n	8000aec <HAL_TIM_ConfigClockSource+0xf2>
 8000a66:	2a60      	cmp	r2, #96	; 0x60
 8000a68:	d1e5      	bne.n	8000a36 <HAL_TIM_ConfigClockSource+0x3c>
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8000a6a:	6a1c      	ldr	r4, [r3, #32]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8000a6c:	684d      	ldr	r5, [r1, #4]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8000a6e:	f024 0410 	bic.w	r4, r4, #16
      TIM_TI2_ConfigInputStage(htim->Instance,
 8000a72:	68ce      	ldr	r6, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8000a74:	621c      	str	r4, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8000a76:	6999      	ldr	r1, [r3, #24]
  tmpccer = TIMx->CCER;
 8000a78:	6a1a      	ldr	r2, [r3, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8000a7a:	f421 4170 	bic.w	r1, r1, #61440	; 0xf000
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8000a7e:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 8000a82:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8000a86:	ea41 3106 	orr.w	r1, r1, r6, lsl #12
  TIMx->CCMR1 = tmpccmr1 ;
 8000a8a:	6199      	str	r1, [r3, #24]
  TIMx->CCER = tmpccer;
 8000a8c:	621a      	str	r2, [r3, #32]
   tmpsmcr = TIMx->SMCR;
 8000a8e:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8000a90:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8000a94:	f042 0267 	orr.w	r2, r2, #103	; 0x67
 8000a98:	e017      	b.n	8000aca <HAL_TIM_ConfigClockSource+0xd0>
  switch (sClockSourceConfig->ClockSource)
 8000a9a:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 8000a9e:	d011      	beq.n	8000ac4 <HAL_TIM_ConfigClockSource+0xca>
 8000aa0:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 8000aa4:	d1c7      	bne.n	8000a36 <HAL_TIM_ConfigClockSource+0x3c>

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8000aa6:	688a      	ldr	r2, [r1, #8]
 8000aa8:	684d      	ldr	r5, [r1, #4]
  tmpsmcr = TIMx->SMCR;
 8000aaa:	689c      	ldr	r4, [r3, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8000aac:	68c9      	ldr	r1, [r1, #12]
 8000aae:	432a      	orrs	r2, r5
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8000ab0:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8000ab4:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8000ab8:	4322      	orrs	r2, r4

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8000aba:	609a      	str	r2, [r3, #8]
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8000abc:	689a      	ldr	r2, [r3, #8]
 8000abe:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8000ac2:	e002      	b.n	8000aca <HAL_TIM_ConfigClockSource+0xd0>
      htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 8000ac4:	689a      	ldr	r2, [r3, #8]
 8000ac6:	f022 0207 	bic.w	r2, r2, #7
   TIMx->SMCR = tmpsmcr;
 8000aca:	609a      	str	r2, [r3, #8]
 8000acc:	e7b3      	b.n	8000a36 <HAL_TIM_ConfigClockSource+0x3c>
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8000ace:	688a      	ldr	r2, [r1, #8]
 8000ad0:	684d      	ldr	r5, [r1, #4]
  tmpsmcr = TIMx->SMCR;
 8000ad2:	689c      	ldr	r4, [r3, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8000ad4:	68c9      	ldr	r1, [r1, #12]
 8000ad6:	432a      	orrs	r2, r5
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8000ad8:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8000adc:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8000ae0:	4322      	orrs	r2, r4
  TIMx->SMCR = tmpsmcr;
 8000ae2:	609a      	str	r2, [r3, #8]
      tmpsmcr = htim->Instance->SMCR;
 8000ae4:	689a      	ldr	r2, [r3, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8000ae6:	f042 0277 	orr.w	r2, r2, #119	; 0x77
 8000aea:	e7ee      	b.n	8000aca <HAL_TIM_ConfigClockSource+0xd0>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8000aec:	684c      	ldr	r4, [r1, #4]
 8000aee:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 8000af0:	6a19      	ldr	r1, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8000af2:	6a1d      	ldr	r5, [r3, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8000af4:	f021 010a 	bic.w	r1, r1, #10
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8000af8:	f025 0501 	bic.w	r5, r5, #1
 8000afc:	621d      	str	r5, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8000afe:	699a      	ldr	r2, [r3, #24]
  tmpccer |= TIM_ICPolarity;
 8000b00:	4321      	orrs	r1, r4
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8000b02:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8000b06:	ea42 1206 	orr.w	r2, r2, r6, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 8000b0a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8000b0c:	6219      	str	r1, [r3, #32]
   tmpsmcr = TIMx->SMCR;
 8000b0e:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8000b10:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8000b14:	f042 0257 	orr.w	r2, r2, #87	; 0x57
 8000b18:	e7d7      	b.n	8000aca <HAL_TIM_ConfigClockSource+0xd0>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8000b1a:	684c      	ldr	r4, [r1, #4]
 8000b1c:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 8000b1e:	6a19      	ldr	r1, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8000b20:	6a1d      	ldr	r5, [r3, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8000b22:	f021 010a 	bic.w	r1, r1, #10
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8000b26:	f025 0501 	bic.w	r5, r5, #1
 8000b2a:	621d      	str	r5, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8000b2c:	699a      	ldr	r2, [r3, #24]
  tmpccer |= TIM_ICPolarity;
 8000b2e:	4321      	orrs	r1, r4
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8000b30:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8000b34:	ea42 1206 	orr.w	r2, r2, r6, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 8000b38:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8000b3a:	6219      	str	r1, [r3, #32]
   tmpsmcr = TIMx->SMCR;
 8000b3c:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8000b3e:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8000b42:	f042 0247 	orr.w	r2, r2, #71	; 0x47
 8000b46:	e7c0      	b.n	8000aca <HAL_TIM_ConfigClockSource+0xd0>
   tmpsmcr = TIMx->SMCR;
 8000b48:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8000b4a:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8000b4e:	f042 0207 	orr.w	r2, r2, #7
 8000b52:	e7ba      	b.n	8000aca <HAL_TIM_ConfigClockSource+0xd0>
   tmpsmcr = TIMx->SMCR;
 8000b54:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8000b56:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8000b5a:	f042 0217 	orr.w	r2, r2, #23
 8000b5e:	e7b4      	b.n	8000aca <HAL_TIM_ConfigClockSource+0xd0>
   tmpsmcr = TIMx->SMCR;
 8000b60:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8000b62:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8000b66:	f042 0227 	orr.w	r2, r2, #39	; 0x27
 8000b6a:	e7ae      	b.n	8000aca <HAL_TIM_ConfigClockSource+0xd0>

08000b6c <HAL_TIM_OC_DelayElapsedCallback>:
 8000b6c:	4770      	bx	lr

08000b6e <HAL_TIM_IC_CaptureCallback>:
 8000b6e:	4770      	bx	lr

08000b70 <HAL_TIM_PWM_PulseFinishedCallback>:
 8000b70:	4770      	bx	lr

08000b72 <HAL_TIM_TriggerCallback>:
 8000b72:	4770      	bx	lr

08000b74 <HAL_TIM_IRQHandler>:
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8000b74:	6803      	ldr	r3, [r0, #0]
{
 8000b76:	b510      	push	{r4, lr}
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8000b78:	691a      	ldr	r2, [r3, #16]
{
 8000b7a:	4604      	mov	r4, r0
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8000b7c:	0791      	lsls	r1, r2, #30
 8000b7e:	d50e      	bpl.n	8000b9e <HAL_TIM_IRQHandler+0x2a>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 8000b80:	68da      	ldr	r2, [r3, #12]
 8000b82:	0792      	lsls	r2, r2, #30
 8000b84:	d50b      	bpl.n	8000b9e <HAL_TIM_IRQHandler+0x2a>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8000b86:	f06f 0202 	mvn.w	r2, #2
 8000b8a:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8000b8c:	2201      	movs	r2, #1
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8000b8e:	699b      	ldr	r3, [r3, #24]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8000b90:	7702      	strb	r2, [r0, #28]
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8000b92:	079b      	lsls	r3, r3, #30
 8000b94:	d077      	beq.n	8000c86 <HAL_TIM_IRQHandler+0x112>
          HAL_TIM_IC_CaptureCallback(htim);
 8000b96:	f7ff ffea 	bl	8000b6e <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8000b9a:	2300      	movs	r3, #0
 8000b9c:	7723      	strb	r3, [r4, #28]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8000b9e:	6823      	ldr	r3, [r4, #0]
 8000ba0:	691a      	ldr	r2, [r3, #16]
 8000ba2:	0750      	lsls	r0, r2, #29
 8000ba4:	d510      	bpl.n	8000bc8 <HAL_TIM_IRQHandler+0x54>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 8000ba6:	68da      	ldr	r2, [r3, #12]
 8000ba8:	0751      	lsls	r1, r2, #29
 8000baa:	d50d      	bpl.n	8000bc8 <HAL_TIM_IRQHandler+0x54>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8000bac:	f06f 0204 	mvn.w	r2, #4
 8000bb0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8000bb2:	2202      	movs	r2, #2
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8000bb4:	699b      	ldr	r3, [r3, #24]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8000bb6:	7722      	strb	r2, [r4, #28]
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8000bb8:	f413 7f40 	tst.w	r3, #768	; 0x300
        HAL_TIM_IC_CaptureCallback(htim);
 8000bbc:	4620      	mov	r0, r4
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8000bbe:	d068      	beq.n	8000c92 <HAL_TIM_IRQHandler+0x11e>
        HAL_TIM_IC_CaptureCallback(htim);
 8000bc0:	f7ff ffd5 	bl	8000b6e <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8000bc4:	2300      	movs	r3, #0
 8000bc6:	7723      	strb	r3, [r4, #28]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8000bc8:	6823      	ldr	r3, [r4, #0]
 8000bca:	691a      	ldr	r2, [r3, #16]
 8000bcc:	0712      	lsls	r2, r2, #28
 8000bce:	d50f      	bpl.n	8000bf0 <HAL_TIM_IRQHandler+0x7c>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 8000bd0:	68da      	ldr	r2, [r3, #12]
 8000bd2:	0710      	lsls	r0, r2, #28
 8000bd4:	d50c      	bpl.n	8000bf0 <HAL_TIM_IRQHandler+0x7c>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8000bd6:	f06f 0208 	mvn.w	r2, #8
 8000bda:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8000bdc:	2204      	movs	r2, #4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8000bde:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8000be0:	7722      	strb	r2, [r4, #28]
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8000be2:	0799      	lsls	r1, r3, #30
        HAL_TIM_IC_CaptureCallback(htim);
 8000be4:	4620      	mov	r0, r4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8000be6:	d05a      	beq.n	8000c9e <HAL_TIM_IRQHandler+0x12a>
        HAL_TIM_IC_CaptureCallback(htim);
 8000be8:	f7ff ffc1 	bl	8000b6e <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8000bec:	2300      	movs	r3, #0
 8000bee:	7723      	strb	r3, [r4, #28]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8000bf0:	6823      	ldr	r3, [r4, #0]
 8000bf2:	691a      	ldr	r2, [r3, #16]
 8000bf4:	06d2      	lsls	r2, r2, #27
 8000bf6:	d510      	bpl.n	8000c1a <HAL_TIM_IRQHandler+0xa6>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 8000bf8:	68da      	ldr	r2, [r3, #12]
 8000bfa:	06d0      	lsls	r0, r2, #27
 8000bfc:	d50d      	bpl.n	8000c1a <HAL_TIM_IRQHandler+0xa6>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8000bfe:	f06f 0210 	mvn.w	r2, #16
 8000c02:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8000c04:	2208      	movs	r2, #8
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8000c06:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8000c08:	7722      	strb	r2, [r4, #28]
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8000c0a:	f413 7f40 	tst.w	r3, #768	; 0x300
        HAL_TIM_IC_CaptureCallback(htim);
 8000c0e:	4620      	mov	r0, r4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8000c10:	d04b      	beq.n	8000caa <HAL_TIM_IRQHandler+0x136>
        HAL_TIM_IC_CaptureCallback(htim);
 8000c12:	f7ff ffac 	bl	8000b6e <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8000c16:	2300      	movs	r3, #0
 8000c18:	7723      	strb	r3, [r4, #28]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8000c1a:	6823      	ldr	r3, [r4, #0]
 8000c1c:	691a      	ldr	r2, [r3, #16]
 8000c1e:	07d1      	lsls	r1, r2, #31
 8000c20:	d508      	bpl.n	8000c34 <HAL_TIM_IRQHandler+0xc0>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 8000c22:	68da      	ldr	r2, [r3, #12]
 8000c24:	07d2      	lsls	r2, r2, #31
 8000c26:	d505      	bpl.n	8000c34 <HAL_TIM_IRQHandler+0xc0>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8000c28:	f06f 0201 	mvn.w	r2, #1
      HAL_TIM_PeriodElapsedCallback(htim);
 8000c2c:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8000c2e:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8000c30:	f000 fc86 	bl	8001540 <HAL_TIM_PeriodElapsedCallback>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8000c34:	6823      	ldr	r3, [r4, #0]
 8000c36:	691a      	ldr	r2, [r3, #16]
 8000c38:	0610      	lsls	r0, r2, #24
 8000c3a:	d508      	bpl.n	8000c4e <HAL_TIM_IRQHandler+0xda>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 8000c3c:	68da      	ldr	r2, [r3, #12]
 8000c3e:	0611      	lsls	r1, r2, #24
 8000c40:	d505      	bpl.n	8000c4e <HAL_TIM_IRQHandler+0xda>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8000c42:	f06f 0280 	mvn.w	r2, #128	; 0x80
      HAL_TIMEx_BreakCallback(htim);
 8000c46:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8000c48:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8000c4a:	f000 f8aa 	bl	8000da2 <HAL_TIMEx_BreakCallback>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8000c4e:	6823      	ldr	r3, [r4, #0]
 8000c50:	691a      	ldr	r2, [r3, #16]
 8000c52:	0652      	lsls	r2, r2, #25
 8000c54:	d508      	bpl.n	8000c68 <HAL_TIM_IRQHandler+0xf4>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 8000c56:	68da      	ldr	r2, [r3, #12]
 8000c58:	0650      	lsls	r0, r2, #25
 8000c5a:	d505      	bpl.n	8000c68 <HAL_TIM_IRQHandler+0xf4>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8000c5c:	f06f 0240 	mvn.w	r2, #64	; 0x40
      HAL_TIM_TriggerCallback(htim);
 8000c60:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8000c62:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8000c64:	f7ff ff85 	bl	8000b72 <HAL_TIM_TriggerCallback>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8000c68:	6823      	ldr	r3, [r4, #0]
 8000c6a:	691a      	ldr	r2, [r3, #16]
 8000c6c:	0691      	lsls	r1, r2, #26
 8000c6e:	d522      	bpl.n	8000cb6 <HAL_TIM_IRQHandler+0x142>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 8000c70:	68da      	ldr	r2, [r3, #12]
 8000c72:	0692      	lsls	r2, r2, #26
 8000c74:	d51f      	bpl.n	8000cb6 <HAL_TIM_IRQHandler+0x142>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8000c76:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutationCallback(htim);
 8000c7a:	4620      	mov	r0, r4
}
 8000c7c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8000c80:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutationCallback(htim);
 8000c82:	f000 b88d 	b.w	8000da0 <HAL_TIMEx_CommutationCallback>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8000c86:	f7ff ff71 	bl	8000b6c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8000c8a:	4620      	mov	r0, r4
 8000c8c:	f7ff ff70 	bl	8000b70 <HAL_TIM_PWM_PulseFinishedCallback>
 8000c90:	e783      	b.n	8000b9a <HAL_TIM_IRQHandler+0x26>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8000c92:	f7ff ff6b 	bl	8000b6c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8000c96:	4620      	mov	r0, r4
 8000c98:	f7ff ff6a 	bl	8000b70 <HAL_TIM_PWM_PulseFinishedCallback>
 8000c9c:	e792      	b.n	8000bc4 <HAL_TIM_IRQHandler+0x50>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8000c9e:	f7ff ff65 	bl	8000b6c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8000ca2:	4620      	mov	r0, r4
 8000ca4:	f7ff ff64 	bl	8000b70 <HAL_TIM_PWM_PulseFinishedCallback>
 8000ca8:	e7a0      	b.n	8000bec <HAL_TIM_IRQHandler+0x78>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8000caa:	f7ff ff5f 	bl	8000b6c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8000cae:	4620      	mov	r0, r4
 8000cb0:	f7ff ff5e 	bl	8000b70 <HAL_TIM_PWM_PulseFinishedCallback>
 8000cb4:	e7af      	b.n	8000c16 <HAL_TIM_IRQHandler+0xa2>
 8000cb6:	bd10      	pop	{r4, pc}

08000cb8 <TIM_Base_SetConfig>:
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8000cb8:	4a1a      	ldr	r2, [pc, #104]	; (8000d24 <TIM_Base_SetConfig+0x6c>)
  tmpcr1 = TIMx->CR1;
 8000cba:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8000cbc:	4290      	cmp	r0, r2
 8000cbe:	d00a      	beq.n	8000cd6 <TIM_Base_SetConfig+0x1e>
 8000cc0:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8000cc4:	d007      	beq.n	8000cd6 <TIM_Base_SetConfig+0x1e>
 8000cc6:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8000cca:	4290      	cmp	r0, r2
 8000ccc:	d003      	beq.n	8000cd6 <TIM_Base_SetConfig+0x1e>
 8000cce:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8000cd2:	4290      	cmp	r0, r2
 8000cd4:	d115      	bne.n	8000d02 <TIM_Base_SetConfig+0x4a>
    tmpcr1 |= Structure->CounterMode;
 8000cd6:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8000cd8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8000cdc:	4313      	orrs	r3, r2
  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8000cde:	4a11      	ldr	r2, [pc, #68]	; (8000d24 <TIM_Base_SetConfig+0x6c>)
 8000ce0:	4290      	cmp	r0, r2
 8000ce2:	d00a      	beq.n	8000cfa <TIM_Base_SetConfig+0x42>
 8000ce4:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8000ce8:	d007      	beq.n	8000cfa <TIM_Base_SetConfig+0x42>
 8000cea:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8000cee:	4290      	cmp	r0, r2
 8000cf0:	d003      	beq.n	8000cfa <TIM_Base_SetConfig+0x42>
 8000cf2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8000cf6:	4290      	cmp	r0, r2
 8000cf8:	d103      	bne.n	8000d02 <TIM_Base_SetConfig+0x4a>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8000cfa:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 8000cfc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8000d00:	4313      	orrs	r3, r2
  tmpcr1 |= (uint32_t)Structure->AutoReloadPreload;
 8000d02:	694a      	ldr	r2, [r1, #20]
  tmpcr1 &= ~TIM_CR1_ARPE;
 8000d04:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  tmpcr1 |= (uint32_t)Structure->AutoReloadPreload;
 8000d08:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 8000d0a:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8000d0c:	688b      	ldr	r3, [r1, #8]
 8000d0e:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8000d10:	680b      	ldr	r3, [r1, #0]
 8000d12:	6283      	str	r3, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8000d14:	4b03      	ldr	r3, [pc, #12]	; (8000d24 <TIM_Base_SetConfig+0x6c>)
 8000d16:	4298      	cmp	r0, r3
    TIMx->RCR = Structure->RepetitionCounter;
 8000d18:	bf04      	itt	eq
 8000d1a:	690b      	ldreq	r3, [r1, #16]
 8000d1c:	6303      	streq	r3, [r0, #48]	; 0x30
  TIMx->EGR = TIM_EGR_UG;
 8000d1e:	2301      	movs	r3, #1
 8000d20:	6143      	str	r3, [r0, #20]
 8000d22:	4770      	bx	lr
 8000d24:	40012c00 	.word	0x40012c00

08000d28 <HAL_TIM_Base_Init>:
{
 8000d28:	b510      	push	{r4, lr}
  if(htim == NULL)
 8000d2a:	4604      	mov	r4, r0
 8000d2c:	b1a0      	cbz	r0, 8000d58 <HAL_TIM_Base_Init+0x30>
  if(htim->State == HAL_TIM_STATE_RESET)
 8000d2e:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8000d32:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8000d36:	b91b      	cbnz	r3, 8000d40 <HAL_TIM_Base_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8000d38:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 8000d3c:	f000 fdbe 	bl	80018bc <HAL_TIM_Base_MspInit>
  htim->State= HAL_TIM_STATE_BUSY;
 8000d40:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8000d42:	6820      	ldr	r0, [r4, #0]
  htim->State= HAL_TIM_STATE_BUSY;
 8000d44:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8000d48:	1d21      	adds	r1, r4, #4
 8000d4a:	f7ff ffb5 	bl	8000cb8 <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 8000d4e:	2301      	movs	r3, #1
  return HAL_OK;
 8000d50:	2000      	movs	r0, #0
  htim->State= HAL_TIM_STATE_READY;
 8000d52:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8000d56:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8000d58:	2001      	movs	r0, #1
}
 8000d5a:	bd10      	pop	{r4, pc}

08000d5c <HAL_TIMEx_MasterConfigSynchronization>:
  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  __HAL_LOCK(htim);
 8000d5c:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
{
 8000d60:	b510      	push	{r4, lr}
  __HAL_LOCK(htim);
 8000d62:	2b01      	cmp	r3, #1
 8000d64:	f04f 0302 	mov.w	r3, #2
 8000d68:	d018      	beq.n	8000d9c <HAL_TIMEx_MasterConfigSynchronization+0x40>

  htim->State = HAL_TIM_STATE_BUSY;
 8000d6a:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  /* Reset the MMS Bits */
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8000d6e:	6803      	ldr	r3, [r0, #0]
  /* Select the TRGO source */
  htim->Instance->CR2 |=  sMasterConfig->MasterOutputTrigger;
 8000d70:	680c      	ldr	r4, [r1, #0]
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8000d72:	685a      	ldr	r2, [r3, #4]

  /* Reset the MSM Bit */
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
  /* Set or Reset the MSM Bit */
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 8000d74:	6849      	ldr	r1, [r1, #4]
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8000d76:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8000d7a:	605a      	str	r2, [r3, #4]
  htim->Instance->CR2 |=  sMasterConfig->MasterOutputTrigger;
 8000d7c:	685a      	ldr	r2, [r3, #4]
 8000d7e:	4322      	orrs	r2, r4
 8000d80:	605a      	str	r2, [r3, #4]
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
 8000d82:	689a      	ldr	r2, [r3, #8]
 8000d84:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8000d88:	609a      	str	r2, [r3, #8]
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 8000d8a:	689a      	ldr	r2, [r3, #8]
 8000d8c:	430a      	orrs	r2, r1
 8000d8e:	609a      	str	r2, [r3, #8]

  htim->State = HAL_TIM_STATE_READY;
 8000d90:	2301      	movs	r3, #1
 8000d92:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8000d96:	2300      	movs	r3, #0
 8000d98:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  __HAL_LOCK(htim);
 8000d9c:	4618      	mov	r0, r3

  return HAL_OK;
}
 8000d9e:	bd10      	pop	{r4, pc}

08000da0 <HAL_TIMEx_CommutationCallback>:
 8000da0:	4770      	bx	lr

08000da2 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non blocking mode
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8000da2:	4770      	bx	lr

08000da4 <UART_SetConfig>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8000da4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*------- UART-associated USART registers setting : CR2 Configuration ------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according 
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8000da8:	6805      	ldr	r5, [r0, #0]
 8000daa:	68c2      	ldr	r2, [r0, #12]
 8000dac:	692b      	ldr	r3, [r5, #16]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1, 
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8), 
             tmpreg);
#else
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8000dae:	6901      	ldr	r1, [r0, #16]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8000db0:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8000db4:	4313      	orrs	r3, r2
 8000db6:	612b      	str	r3, [r5, #16]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8000db8:	6883      	ldr	r3, [r0, #8]
  MODIFY_REG(huart->Instance->CR1, 
 8000dba:	68ea      	ldr	r2, [r5, #12]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8000dbc:	430b      	orrs	r3, r1
 8000dbe:	6941      	ldr	r1, [r0, #20]
  MODIFY_REG(huart->Instance->CR1, 
 8000dc0:	f422 52b0 	bic.w	r2, r2, #5632	; 0x1600
 8000dc4:	f022 020c 	bic.w	r2, r2, #12
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8000dc8:	430b      	orrs	r3, r1
  MODIFY_REG(huart->Instance->CR1, 
 8000dca:	4313      	orrs	r3, r2
 8000dcc:	60eb      	str	r3, [r5, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*------- UART-associated USART registers setting : CR3 Configuration ------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8000dce:	696b      	ldr	r3, [r5, #20]
 8000dd0:	6982      	ldr	r2, [r0, #24]
 8000dd2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8000dd6:	4313      	orrs	r3, r2
 8000dd8:	616b      	str	r3, [r5, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 8000dda:	4b40      	ldr	r3, [pc, #256]	; (8000edc <UART_SetConfig+0x138>)
{
 8000ddc:	4681      	mov	r9, r0
  if(huart->Instance == USART1)
 8000dde:	429d      	cmp	r5, r3
 8000de0:	f04f 0419 	mov.w	r4, #25
 8000de4:	d146      	bne.n	8000e74 <UART_SetConfig+0xd0>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8000de6:	f7ff fded 	bl	80009c4 <HAL_RCC_GetPCLK2Freq>
 8000dea:	fb04 f300 	mul.w	r3, r4, r0
 8000dee:	f8d9 6004 	ldr.w	r6, [r9, #4]
 8000df2:	f04f 0864 	mov.w	r8, #100	; 0x64
 8000df6:	00b6      	lsls	r6, r6, #2
 8000df8:	fbb3 f3f6 	udiv	r3, r3, r6
 8000dfc:	fbb3 f3f8 	udiv	r3, r3, r8
 8000e00:	011e      	lsls	r6, r3, #4
 8000e02:	f7ff fddf 	bl	80009c4 <HAL_RCC_GetPCLK2Freq>
 8000e06:	4360      	muls	r0, r4
 8000e08:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8000e0c:	009b      	lsls	r3, r3, #2
 8000e0e:	fbb0 f7f3 	udiv	r7, r0, r3
 8000e12:	f7ff fdd7 	bl	80009c4 <HAL_RCC_GetPCLK2Freq>
 8000e16:	4360      	muls	r0, r4
 8000e18:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8000e1c:	009b      	lsls	r3, r3, #2
 8000e1e:	fbb0 f3f3 	udiv	r3, r0, r3
 8000e22:	fbb3 f3f8 	udiv	r3, r3, r8
 8000e26:	fb08 7313 	mls	r3, r8, r3, r7
 8000e2a:	011b      	lsls	r3, r3, #4
 8000e2c:	3332      	adds	r3, #50	; 0x32
 8000e2e:	fbb3 f3f8 	udiv	r3, r3, r8
 8000e32:	f003 07f0 	and.w	r7, r3, #240	; 0xf0
 8000e36:	f7ff fdc5 	bl	80009c4 <HAL_RCC_GetPCLK2Freq>
 8000e3a:	4360      	muls	r0, r4
 8000e3c:	f8d9 2004 	ldr.w	r2, [r9, #4]
 8000e40:	0092      	lsls	r2, r2, #2
 8000e42:	fbb0 faf2 	udiv	sl, r0, r2
 8000e46:	f7ff fdbd 	bl	80009c4 <HAL_RCC_GetPCLK2Freq>
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8000e4a:	4360      	muls	r0, r4
 8000e4c:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8000e50:	009b      	lsls	r3, r3, #2
 8000e52:	fbb0 f3f3 	udiv	r3, r0, r3
 8000e56:	fbb3 f3f8 	udiv	r3, r3, r8
 8000e5a:	fb08 a313 	mls	r3, r8, r3, sl
 8000e5e:	011b      	lsls	r3, r3, #4
 8000e60:	3332      	adds	r3, #50	; 0x32
 8000e62:	fbb3 f3f8 	udiv	r3, r3, r8
 8000e66:	f003 030f 	and.w	r3, r3, #15
 8000e6a:	433b      	orrs	r3, r7
 8000e6c:	4433      	add	r3, r6
 8000e6e:	60ab      	str	r3, [r5, #8]
 8000e70:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e74:	f7ff fd96 	bl	80009a4 <HAL_RCC_GetPCLK1Freq>
 8000e78:	fb04 f300 	mul.w	r3, r4, r0
 8000e7c:	f8d9 6004 	ldr.w	r6, [r9, #4]
 8000e80:	f04f 0864 	mov.w	r8, #100	; 0x64
 8000e84:	00b6      	lsls	r6, r6, #2
 8000e86:	fbb3 f3f6 	udiv	r3, r3, r6
 8000e8a:	fbb3 f3f8 	udiv	r3, r3, r8
 8000e8e:	011e      	lsls	r6, r3, #4
 8000e90:	f7ff fd88 	bl	80009a4 <HAL_RCC_GetPCLK1Freq>
 8000e94:	4360      	muls	r0, r4
 8000e96:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8000e9a:	009b      	lsls	r3, r3, #2
 8000e9c:	fbb0 f7f3 	udiv	r7, r0, r3
 8000ea0:	f7ff fd80 	bl	80009a4 <HAL_RCC_GetPCLK1Freq>
 8000ea4:	4360      	muls	r0, r4
 8000ea6:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8000eaa:	009b      	lsls	r3, r3, #2
 8000eac:	fbb0 f3f3 	udiv	r3, r0, r3
 8000eb0:	fbb3 f3f8 	udiv	r3, r3, r8
 8000eb4:	fb08 7313 	mls	r3, r8, r3, r7
 8000eb8:	011b      	lsls	r3, r3, #4
 8000eba:	3332      	adds	r3, #50	; 0x32
 8000ebc:	fbb3 f3f8 	udiv	r3, r3, r8
 8000ec0:	f003 07f0 	and.w	r7, r3, #240	; 0xf0
 8000ec4:	f7ff fd6e 	bl	80009a4 <HAL_RCC_GetPCLK1Freq>
 8000ec8:	4360      	muls	r0, r4
 8000eca:	f8d9 2004 	ldr.w	r2, [r9, #4]
 8000ece:	0092      	lsls	r2, r2, #2
 8000ed0:	fbb0 faf2 	udiv	sl, r0, r2
 8000ed4:	f7ff fd66 	bl	80009a4 <HAL_RCC_GetPCLK1Freq>
 8000ed8:	e7b7      	b.n	8000e4a <UART_SetConfig+0xa6>
 8000eda:	bf00      	nop
 8000edc:	40013800 	.word	0x40013800

08000ee0 <UART_WaitOnFlagUntilTimeout.constprop.3>:
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
 8000ee0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000ee2:	4604      	mov	r4, r0
 8000ee4:	460e      	mov	r6, r1
 8000ee6:	4617      	mov	r7, r2
 8000ee8:	461d      	mov	r5, r3
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status) 
 8000eea:	6821      	ldr	r1, [r4, #0]
 8000eec:	680b      	ldr	r3, [r1, #0]
 8000eee:	ea36 0303 	bics.w	r3, r6, r3
 8000ef2:	d101      	bne.n	8000ef8 <UART_WaitOnFlagUntilTimeout.constprop.3+0x18>
  return HAL_OK;
 8000ef4:	2000      	movs	r0, #0
}
 8000ef6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if(Timeout != HAL_MAX_DELAY)
 8000ef8:	1c6b      	adds	r3, r5, #1
 8000efa:	d0f7      	beq.n	8000eec <UART_WaitOnFlagUntilTimeout.constprop.3+0xc>
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 8000efc:	b995      	cbnz	r5, 8000f24 <UART_WaitOnFlagUntilTimeout.constprop.3+0x44>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8000efe:	6823      	ldr	r3, [r4, #0]
        __HAL_UNLOCK(huart);
 8000f00:	2003      	movs	r0, #3
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8000f02:	68da      	ldr	r2, [r3, #12]
 8000f04:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8000f08:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8000f0a:	695a      	ldr	r2, [r3, #20]
 8000f0c:	f022 0201 	bic.w	r2, r2, #1
 8000f10:	615a      	str	r2, [r3, #20]
        huart->gState  = HAL_UART_STATE_READY;
 8000f12:	2320      	movs	r3, #32
 8000f14:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8000f18:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
        __HAL_UNLOCK(huart);
 8000f1c:	2300      	movs	r3, #0
 8000f1e:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
 8000f22:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 8000f24:	f7ff f954 	bl	80001d0 <HAL_GetTick>
 8000f28:	1bc0      	subs	r0, r0, r7
 8000f2a:	4285      	cmp	r5, r0
 8000f2c:	d2dd      	bcs.n	8000eea <UART_WaitOnFlagUntilTimeout.constprop.3+0xa>
 8000f2e:	e7e6      	b.n	8000efe <UART_WaitOnFlagUntilTimeout.constprop.3+0x1e>

08000f30 <HAL_UART_Init>:
{
 8000f30:	b510      	push	{r4, lr}
  if(huart == NULL)
 8000f32:	4604      	mov	r4, r0
 8000f34:	b340      	cbz	r0, 8000f88 <HAL_UART_Init+0x58>
  if(huart->gState == HAL_UART_STATE_RESET)
 8000f36:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8000f3a:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8000f3e:	b91b      	cbnz	r3, 8000f48 <HAL_UART_Init+0x18>
    huart->Lock = HAL_UNLOCKED;
 8000f40:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_UART_MspInit(huart);
 8000f44:	f000 fcd8 	bl	80018f8 <HAL_UART_MspInit>
  huart->gState = HAL_UART_STATE_BUSY;
 8000f48:	2324      	movs	r3, #36	; 0x24
  __HAL_UART_DISABLE(huart);
 8000f4a:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8000f4c:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UART_DISABLE(huart);
 8000f50:	68d3      	ldr	r3, [r2, #12]
  UART_SetConfig(huart);
 8000f52:	4620      	mov	r0, r4
  __HAL_UART_DISABLE(huart);
 8000f54:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8000f58:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 8000f5a:	f7ff ff23 	bl	8000da4 <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8000f5e:	6823      	ldr	r3, [r4, #0]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8000f60:	2000      	movs	r0, #0
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8000f62:	691a      	ldr	r2, [r3, #16]
 8000f64:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8000f68:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8000f6a:	695a      	ldr	r2, [r3, #20]
 8000f6c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8000f70:	615a      	str	r2, [r3, #20]
  __HAL_UART_ENABLE(huart);
 8000f72:	68da      	ldr	r2, [r3, #12]
 8000f74:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8000f78:	60da      	str	r2, [r3, #12]
  huart->gState= HAL_UART_STATE_READY;
 8000f7a:	2320      	movs	r3, #32
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8000f7c:	63e0      	str	r0, [r4, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 8000f7e:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 8000f82:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
  return HAL_OK;
 8000f86:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8000f88:	2001      	movs	r0, #1
}
 8000f8a:	bd10      	pop	{r4, pc}

08000f8c <HAL_UART_Transmit>:
{
 8000f8c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000f90:	461f      	mov	r7, r3
  if(huart->gState == HAL_UART_STATE_READY)
 8000f92:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
{
 8000f96:	4604      	mov	r4, r0
  if(huart->gState == HAL_UART_STATE_READY)
 8000f98:	2b20      	cmp	r3, #32
{
 8000f9a:	460d      	mov	r5, r1
 8000f9c:	4690      	mov	r8, r2
  if(huart->gState == HAL_UART_STATE_READY)
 8000f9e:	d14e      	bne.n	800103e <HAL_UART_Transmit+0xb2>
    if((pData == NULL) || (Size == 0U))
 8000fa0:	2900      	cmp	r1, #0
 8000fa2:	d049      	beq.n	8001038 <HAL_UART_Transmit+0xac>
 8000fa4:	2a00      	cmp	r2, #0
 8000fa6:	d047      	beq.n	8001038 <HAL_UART_Transmit+0xac>
    __HAL_LOCK(huart);
 8000fa8:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8000fac:	2b01      	cmp	r3, #1
 8000fae:	d046      	beq.n	800103e <HAL_UART_Transmit+0xb2>
 8000fb0:	2301      	movs	r3, #1
 8000fb2:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8000fb6:	2300      	movs	r3, #0
 8000fb8:	63c3      	str	r3, [r0, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8000fba:	2321      	movs	r3, #33	; 0x21
 8000fbc:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
    tickstart = HAL_GetTick();
 8000fc0:	f7ff f906 	bl	80001d0 <HAL_GetTick>
 8000fc4:	4606      	mov	r6, r0
    huart->TxXferSize = Size;
 8000fc6:	f8a4 8024 	strh.w	r8, [r4, #36]	; 0x24
    huart->TxXferCount = Size;
 8000fca:	f8a4 8026 	strh.w	r8, [r4, #38]	; 0x26
    while(huart->TxXferCount > 0U)
 8000fce:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 8000fd0:	b29b      	uxth	r3, r3
 8000fd2:	b96b      	cbnz	r3, 8000ff0 <HAL_UART_Transmit+0x64>
    if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8000fd4:	463b      	mov	r3, r7
 8000fd6:	4632      	mov	r2, r6
 8000fd8:	2140      	movs	r1, #64	; 0x40
 8000fda:	4620      	mov	r0, r4
 8000fdc:	f7ff ff80 	bl	8000ee0 <UART_WaitOnFlagUntilTimeout.constprop.3>
 8000fe0:	b9a8      	cbnz	r0, 800100e <HAL_UART_Transmit+0x82>
    huart->gState = HAL_UART_STATE_READY;
 8000fe2:	2320      	movs	r3, #32
    __HAL_UNLOCK(huart);
 8000fe4:	f884 0038 	strb.w	r0, [r4, #56]	; 0x38
    huart->gState = HAL_UART_STATE_READY;
 8000fe8:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
    return HAL_OK;
 8000fec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      huart->TxXferCount--;
 8000ff0:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8000ff2:	4632      	mov	r2, r6
      huart->TxXferCount--;
 8000ff4:	3b01      	subs	r3, #1
 8000ff6:	b29b      	uxth	r3, r3
 8000ff8:	84e3      	strh	r3, [r4, #38]	; 0x26
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8000ffa:	68a3      	ldr	r3, [r4, #8]
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8000ffc:	2180      	movs	r1, #128	; 0x80
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8000ffe:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001002:	4620      	mov	r0, r4
 8001004:	463b      	mov	r3, r7
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8001006:	d10e      	bne.n	8001026 <HAL_UART_Transmit+0x9a>
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001008:	f7ff ff6a 	bl	8000ee0 <UART_WaitOnFlagUntilTimeout.constprop.3>
 800100c:	b110      	cbz	r0, 8001014 <HAL_UART_Transmit+0x88>
          return HAL_TIMEOUT;
 800100e:	2003      	movs	r0, #3
 8001010:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8001014:	882b      	ldrh	r3, [r5, #0]
 8001016:	6822      	ldr	r2, [r4, #0]
 8001018:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800101c:	6053      	str	r3, [r2, #4]
        if(huart->Init.Parity == UART_PARITY_NONE)
 800101e:	6923      	ldr	r3, [r4, #16]
 8001020:	b943      	cbnz	r3, 8001034 <HAL_UART_Transmit+0xa8>
          pData +=2U;
 8001022:	3502      	adds	r5, #2
 8001024:	e7d3      	b.n	8000fce <HAL_UART_Transmit+0x42>
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001026:	f7ff ff5b 	bl	8000ee0 <UART_WaitOnFlagUntilTimeout.constprop.3>
 800102a:	2800      	cmp	r0, #0
 800102c:	d1ef      	bne.n	800100e <HAL_UART_Transmit+0x82>
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 800102e:	6823      	ldr	r3, [r4, #0]
 8001030:	782a      	ldrb	r2, [r5, #0]
 8001032:	605a      	str	r2, [r3, #4]
 8001034:	3501      	adds	r5, #1
 8001036:	e7ca      	b.n	8000fce <HAL_UART_Transmit+0x42>
      return  HAL_ERROR;
 8001038:	2001      	movs	r0, #1
 800103a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return HAL_BUSY;
 800103e:	2002      	movs	r0, #2
}
 8001040:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08001044 <DispOutSeg>:
            break;
    }
}

static void DispOutSeg(uint8_t seg)
{
 8001044:	b510      	push	{r4, lr}
 8001046:	4604      	mov	r4, r0
    //0x80 0x40 0x20 0x10 0x08 0x04  0x02  0x01
    //PA0, PA1, PA2, PA3, PB5, PC13, PC11, PA8
    if( seg & 0x80 )    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, GPIO_PIN_SET);
 8001048:	0603      	lsls	r3, r0, #24
 800104a:	bf4c      	ite	mi
 800104c:	2201      	movmi	r2, #1
    else                HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, GPIO_PIN_RESET);
 800104e:	2200      	movpl	r2, #0
 8001050:	2101      	movs	r1, #1
 8001052:	4820      	ldr	r0, [pc, #128]	; (80010d4 <DispOutSeg+0x90>)
 8001054:	f7ff fa22 	bl	800049c <HAL_GPIO_WritePin>

    if( seg & 0x40 )    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_SET);
 8001058:	f014 0240 	ands.w	r2, r4, #64	; 0x40
 800105c:	bf18      	it	ne
 800105e:	2201      	movne	r2, #1
    else                HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_RESET);
 8001060:	2102      	movs	r1, #2
 8001062:	481c      	ldr	r0, [pc, #112]	; (80010d4 <DispOutSeg+0x90>)
 8001064:	f7ff fa1a 	bl	800049c <HAL_GPIO_WritePin>

    if( seg & 0x20 )    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, GPIO_PIN_SET);
 8001068:	f014 0220 	ands.w	r2, r4, #32
 800106c:	bf18      	it	ne
 800106e:	2201      	movne	r2, #1
    else                HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, GPIO_PIN_RESET);
 8001070:	2104      	movs	r1, #4
 8001072:	4818      	ldr	r0, [pc, #96]	; (80010d4 <DispOutSeg+0x90>)
 8001074:	f7ff fa12 	bl	800049c <HAL_GPIO_WritePin>

    if( seg & 0x10 )    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, GPIO_PIN_SET);
 8001078:	f014 0210 	ands.w	r2, r4, #16
 800107c:	bf18      	it	ne
 800107e:	2201      	movne	r2, #1
    else                HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, GPIO_PIN_RESET);
 8001080:	2108      	movs	r1, #8
 8001082:	4814      	ldr	r0, [pc, #80]	; (80010d4 <DispOutSeg+0x90>)
 8001084:	f7ff fa0a 	bl	800049c <HAL_GPIO_WritePin>

    if( seg & 0x08 )    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_SET);
 8001088:	f014 0208 	ands.w	r2, r4, #8
 800108c:	bf18      	it	ne
 800108e:	2201      	movne	r2, #1
    else                HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_RESET);
 8001090:	2120      	movs	r1, #32
 8001092:	4811      	ldr	r0, [pc, #68]	; (80010d8 <DispOutSeg+0x94>)
 8001094:	f7ff fa02 	bl	800049c <HAL_GPIO_WritePin>

    if( seg & 0x04 )    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);
 8001098:	f014 0204 	ands.w	r2, r4, #4
 800109c:	bf18      	it	ne
 800109e:	2201      	movne	r2, #1
    else                HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 80010a0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80010a4:	480d      	ldr	r0, [pc, #52]	; (80010dc <DispOutSeg+0x98>)
 80010a6:	f7ff f9f9 	bl	800049c <HAL_GPIO_WritePin>

    if( seg & 0x02 )    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_11, GPIO_PIN_SET);
 80010aa:	f014 0202 	ands.w	r2, r4, #2
 80010ae:	bf18      	it	ne
 80010b0:	2201      	movne	r2, #1
    else                HAL_GPIO_WritePin(GPIOC, GPIO_PIN_11, GPIO_PIN_RESET);
 80010b2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80010b6:	4809      	ldr	r0, [pc, #36]	; (80010dc <DispOutSeg+0x98>)
 80010b8:	f7ff f9f0 	bl	800049c <HAL_GPIO_WritePin>

    if( seg & 0x01 )    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_SET);
 80010bc:	f014 0201 	ands.w	r2, r4, #1
 80010c0:	bf18      	it	ne
 80010c2:	2201      	movne	r2, #1
    else                HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET);
}
 80010c4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    else                HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET);
 80010c8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80010cc:	4801      	ldr	r0, [pc, #4]	; (80010d4 <DispOutSeg+0x90>)
 80010ce:	f7ff b9e5 	b.w	800049c <HAL_GPIO_WritePin>
 80010d2:	bf00      	nop
 80010d4:	40010800 	.word	0x40010800
 80010d8:	40010c00 	.word	0x40010c00
 80010dc:	40011000 	.word	0x40011000

080010e0 <DispInit>:

//void DispInit(void)
void DispInit(DISP* Disp)
{
    Disp->DigMsk = 0x80;
 80010e0:	2380      	movs	r3, #128	; 0x80
 80010e2:	7003      	strb	r3, [r0, #0]
    Disp->SegTblIx = 0;
 80010e4:	2300      	movs	r3, #0
 80010e6:	7143      	strb	r3, [r0, #5]
 80010e8:	4770      	bx	lr
	...

080010ec <DispMuxHandler>:
}

//void DispMuxHandler(void)
void DispMuxHandler(DISP* Disp)
{
 80010ec:	b538      	push	{r3, r4, r5, lr}
 80010ee:	4604      	mov	r4, r0
    DispOutSeg(0x00);
 80010f0:	2000      	movs	r0, #0
 80010f2:	f7ff ffa7 	bl	8001044 <DispOutSeg>
    switch( msk )
 80010f6:	7825      	ldrb	r5, [r4, #0]
 80010f8:	2d20      	cmp	r5, #32
 80010fa:	d037      	beq.n	800116c <DispMuxHandler+0x80>
 80010fc:	d813      	bhi.n	8001126 <DispMuxHandler+0x3a>
 80010fe:	2d10      	cmp	r5, #16
 8001100:	d042      	beq.n	8001188 <DispMuxHandler+0x9c>
    DispOutDig(Disp->DigMsk);
    DispOutSeg(Disp->SegTbl[Disp->SegTblIx]);
 8001102:	7963      	ldrb	r3, [r4, #5]
 8001104:	4423      	add	r3, r4
 8001106:	7858      	ldrb	r0, [r3, #1]
 8001108:	f7ff ff9c 	bl	8001044 <DispOutSeg>
    if( Disp->SegTblIx == (DISP_N_DIG - 1))
 800110c:	7963      	ldrb	r3, [r4, #5]
 800110e:	2b03      	cmp	r3, #3
    {
        Disp->SegTblIx = 0;
 8001110:	bf03      	ittte	eq
 8001112:	2300      	moveq	r3, #0
 8001114:	7163      	strbeq	r3, [r4, #5]
        Disp->DigMsk = 0x80;
 8001116:	2380      	moveq	r3, #128	; 0x80
    }
    else
    {
        Disp->SegTblIx++;
 8001118:	3301      	addne	r3, #1
 800111a:	bf1e      	ittt	ne
 800111c:	7163      	strbne	r3, [r4, #5]
        Disp->DigMsk >>= 1;
 800111e:	7823      	ldrbne	r3, [r4, #0]
 8001120:	085b      	lsrne	r3, r3, #1
 8001122:	7023      	strb	r3, [r4, #0]
 8001124:	bd38      	pop	{r3, r4, r5, pc}
    switch( msk )
 8001126:	2d40      	cmp	r5, #64	; 0x40
 8001128:	d018      	beq.n	800115c <DispMuxHandler+0x70>
 800112a:	2d80      	cmp	r5, #128	; 0x80
 800112c:	d1e9      	bne.n	8001102 <DispMuxHandler+0x16>
            HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_SET);      // COM1
 800112e:	2201      	movs	r2, #1
 8001130:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001134:	481e      	ldr	r0, [pc, #120]	; (80011b0 <DispMuxHandler+0xc4>)
 8001136:	f7ff f9b1 	bl	800049c <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_RESET);    // COM2
 800113a:	2200      	movs	r2, #0
            HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_SET);      // COM2
 800113c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001140:	481b      	ldr	r0, [pc, #108]	; (80011b0 <DispMuxHandler+0xc4>)
 8001142:	f7ff f9ab 	bl	800049c <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_RESET);     // COM3
 8001146:	2200      	movs	r2, #0
            HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_SET);       // COM3
 8001148:	2140      	movs	r1, #64	; 0x40
 800114a:	4819      	ldr	r0, [pc, #100]	; (80011b0 <DispMuxHandler+0xc4>)
 800114c:	f7ff f9a6 	bl	800049c <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_RESET);     // COM4
 8001150:	2200      	movs	r2, #0
            HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_SET);       // COM4
 8001152:	2180      	movs	r1, #128	; 0x80
 8001154:	4816      	ldr	r0, [pc, #88]	; (80011b0 <DispMuxHandler+0xc4>)
 8001156:	f7ff f9a1 	bl	800049c <HAL_GPIO_WritePin>
 800115a:	e7d2      	b.n	8001102 <DispMuxHandler+0x16>
            HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_RESET);    // COM1
 800115c:	2200      	movs	r2, #0
 800115e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001162:	4813      	ldr	r0, [pc, #76]	; (80011b0 <DispMuxHandler+0xc4>)
 8001164:	f7ff f99a 	bl	800049c <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_SET);      // COM2
 8001168:	2201      	movs	r2, #1
 800116a:	e7e7      	b.n	800113c <DispMuxHandler+0x50>
            HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_RESET);    // COM1
 800116c:	2200      	movs	r2, #0
 800116e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001172:	480f      	ldr	r0, [pc, #60]	; (80011b0 <DispMuxHandler+0xc4>)
 8001174:	f7ff f992 	bl	800049c <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_RESET);    // COM2
 8001178:	2200      	movs	r2, #0
 800117a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800117e:	480c      	ldr	r0, [pc, #48]	; (80011b0 <DispMuxHandler+0xc4>)
 8001180:	f7ff f98c 	bl	800049c <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_SET);       // COM3
 8001184:	2201      	movs	r2, #1
 8001186:	e7df      	b.n	8001148 <DispMuxHandler+0x5c>
            HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_RESET);    // COM1
 8001188:	2200      	movs	r2, #0
 800118a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800118e:	4808      	ldr	r0, [pc, #32]	; (80011b0 <DispMuxHandler+0xc4>)
 8001190:	f7ff f984 	bl	800049c <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_RESET);    // COM2
 8001194:	2200      	movs	r2, #0
 8001196:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800119a:	4805      	ldr	r0, [pc, #20]	; (80011b0 <DispMuxHandler+0xc4>)
 800119c:	f7ff f97e 	bl	800049c <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_RESET);     // COM3
 80011a0:	2200      	movs	r2, #0
 80011a2:	2140      	movs	r1, #64	; 0x40
 80011a4:	4802      	ldr	r0, [pc, #8]	; (80011b0 <DispMuxHandler+0xc4>)
 80011a6:	f7ff f979 	bl	800049c <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_SET);       // COM4
 80011aa:	2201      	movs	r2, #1
 80011ac:	e7d1      	b.n	8001152 <DispMuxHandler+0x66>
 80011ae:	bf00      	nop
 80011b0:	40010800 	.word	0x40010800

080011b4 <DispStr>:
    }
}

void DispStr(DISP* Disp, uint8_t dig, char *s)
{
 80011b4:	b530      	push	{r4, r5, lr}

    while( *s && dig < DISP_N_DIG )
    {
        stat = Disp->SegTbl[dig] & 0x01;

        Disp->SegTbl[dig++] = DispASCIItoSegTbl[*s++ - 0x20] | stat;    // 0x20: from Space
 80011b6:	4d0a      	ldr	r5, [pc, #40]	; (80011e0 <DispStr+0x2c>)
 80011b8:	3a01      	subs	r2, #1
 80011ba:	4408      	add	r0, r1
    while( *s && dig < DISP_N_DIG )
 80011bc:	f812 4f01 	ldrb.w	r4, [r2, #1]!
 80011c0:	b10c      	cbz	r4, 80011c6 <DispStr+0x12>
 80011c2:	2903      	cmp	r1, #3
 80011c4:	d900      	bls.n	80011c8 <DispStr+0x14>
 80011c6:	bd30      	pop	{r4, r5, pc}
        stat = Disp->SegTbl[dig] & 0x01;
 80011c8:	7843      	ldrb	r3, [r0, #1]
        Disp->SegTbl[dig++] = DispASCIItoSegTbl[*s++ - 0x20] | stat;    // 0x20: from Space
 80011ca:	442c      	add	r4, r5
 80011cc:	f814 4c20 	ldrb.w	r4, [r4, #-32]
        stat = Disp->SegTbl[dig] & 0x01;
 80011d0:	f003 0301 	and.w	r3, r3, #1
        Disp->SegTbl[dig++] = DispASCIItoSegTbl[*s++ - 0x20] | stat;    // 0x20: from Space
 80011d4:	3101      	adds	r1, #1
 80011d6:	4323      	orrs	r3, r4
 80011d8:	b2c9      	uxtb	r1, r1
 80011da:	f800 3f01 	strb.w	r3, [r0, #1]!
 80011de:	e7ed      	b.n	80011bc <DispStr+0x8>
 80011e0:	08002924 	.word	0x08002924

080011e4 <KeyBufIn>:


//static void KeyBufIn(uint8_t code)
static void KeyBufIn(KEY* Key, uint8_t code)
{
    if( Key->NRead < KEY_BUF_SIZE )
 80011e4:	7b03      	ldrb	r3, [r0, #12]
 80011e6:	2b09      	cmp	r3, #9
 80011e8:	d80b      	bhi.n	8001202 <KeyBufIn+0x1e>
    {
        Key->NRead++;
        Key->Buf[Key->BufInIx++] = code;
 80011ea:	7a82      	ldrb	r2, [r0, #10]
        Key->NRead++;
 80011ec:	3301      	adds	r3, #1
 80011ee:	7303      	strb	r3, [r0, #12]
        Key->Buf[Key->BufInIx++] = code;
 80011f0:	1c53      	adds	r3, r2, #1
 80011f2:	b2db      	uxtb	r3, r3
        if( Key->BufInIx >= KEY_BUF_SIZE )
 80011f4:	2b09      	cmp	r3, #9
        Key->Buf[Key->BufInIx++] = code;
 80011f6:	7283      	strb	r3, [r0, #10]
        {
            Key->BufInIx = 0;
 80011f8:	bf88      	it	hi
 80011fa:	2300      	movhi	r3, #0
        Key->Buf[Key->BufInIx++] = code;
 80011fc:	5481      	strb	r1, [r0, r2]
            Key->BufInIx = 0;
 80011fe:	bf88      	it	hi
 8001200:	7283      	strbhi	r3, [r0, #10]
 8001202:	4770      	bx	lr

08001204 <KeyGetCol>:
{
 8001204:	b510      	push	{r4, lr}
    if(HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_12) == GPIO_PIN_RESET)  // KEY1, Shift
 8001206:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800120a:	480f      	ldr	r0, [pc, #60]	; (8001248 <KeyGetCol+0x44>)
 800120c:	f7ff f940 	bl	8000490 <HAL_GPIO_ReadPin>
    if(HAL_GPIO_ReadPin(GPIOD, GPIO_PIN_2) == GPIO_PIN_RESET)   // KEY2, Shift
 8001210:	2104      	movs	r1, #4
    if(HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_12) == GPIO_PIN_RESET)  // KEY1, Shift
 8001212:	2800      	cmp	r0, #0
    if(HAL_GPIO_ReadPin(GPIOD, GPIO_PIN_2) == GPIO_PIN_RESET)   // KEY2, Shift
 8001214:	480d      	ldr	r0, [pc, #52]	; (800124c <KeyGetCol+0x48>)
        col |= 0x80;
 8001216:	bf14      	ite	ne
 8001218:	2400      	movne	r4, #0
 800121a:	2480      	moveq	r4, #128	; 0x80
    if(HAL_GPIO_ReadPin(GPIOD, GPIO_PIN_2) == GPIO_PIN_RESET)   // KEY2, Shift
 800121c:	f7ff f938 	bl	8000490 <HAL_GPIO_ReadPin>
 8001220:	b908      	cbnz	r0, 8001226 <KeyGetCol+0x22>
        col |= 0x40;
 8001222:	f044 0440 	orr.w	r4, r4, #64	; 0x40
    if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_4) == GPIO_PIN_RESET)
 8001226:	2110      	movs	r1, #16
 8001228:	4809      	ldr	r0, [pc, #36]	; (8001250 <KeyGetCol+0x4c>)
 800122a:	f7ff f931 	bl	8000490 <HAL_GPIO_ReadPin>
 800122e:	b908      	cbnz	r0, 8001234 <KeyGetCol+0x30>
        col |= 0x02;
 8001230:	f044 0402 	orr.w	r4, r4, #2
    if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_5) == GPIO_PIN_RESET)
 8001234:	2120      	movs	r1, #32
 8001236:	4806      	ldr	r0, [pc, #24]	; (8001250 <KeyGetCol+0x4c>)
 8001238:	f7ff f92a 	bl	8000490 <HAL_GPIO_ReadPin>
 800123c:	b908      	cbnz	r0, 8001242 <KeyGetCol+0x3e>
        col |= 0x01;
 800123e:	f044 0401 	orr.w	r4, r4, #1
}
 8001242:	4620      	mov	r0, r4
 8001244:	bd10      	pop	{r4, pc}
 8001246:	bf00      	nop
 8001248:	40011000 	.word	0x40011000
 800124c:	40011400 	.word	0x40011400
 8001250:	40010800 	.word	0x40010800

08001254 <KeyIsKeyDown>:
{
 8001254:	b508      	push	{r3, lr}
    if( KeyGetCol() & ((1<<KEY_MAX_COLS) -1) )  //0x03 Output
 8001256:	f7ff ffd5 	bl	8001204 <KeyGetCol>
}
 800125a:	f010 0003 	ands.w	r0, r0, #3
 800125e:	bf18      	it	ne
 8001260:	2001      	movne	r0, #1
 8001262:	bd08      	pop	{r3, pc}

08001264 <KeySelRow>:
    switch(row)
 8001264:	2801      	cmp	r0, #1
{
 8001266:	b510      	push	{r4, lr}
 8001268:	4604      	mov	r4, r0
    switch(row)
 800126a:	d00b      	beq.n	8001284 <KeySelRow+0x20>
 800126c:	d302      	bcc.n	8001274 <KeySelRow+0x10>
 800126e:	2802      	cmp	r0, #2
 8001270:	d016      	beq.n	80012a0 <KeySelRow+0x3c>
 8001272:	bd10      	pop	{r4, pc}
            HAL_GPIO_WritePin(KEY_ROW1_GPIO_Port, KEY_ROW1_Pin, GPIO_PIN_SET);
 8001274:	2201      	movs	r2, #1
            HAL_GPIO_WritePin(KEY_ROW1_GPIO_Port, KEY_ROW1_Pin, GPIO_PIN_RESET);
 8001276:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800127a:	480a      	ldr	r0, [pc, #40]	; (80012a4 <KeySelRow+0x40>)
 800127c:	f7ff f90e 	bl	800049c <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(KEY_ROW2_GPIO_Port, KEY_ROW2_Pin, GPIO_PIN_RESET);
 8001280:	2200      	movs	r2, #0
 8001282:	e006      	b.n	8001292 <KeySelRow+0x2e>
            HAL_GPIO_WritePin(KEY_ROW1_GPIO_Port, KEY_ROW1_Pin, GPIO_PIN_RESET);
 8001284:	2200      	movs	r2, #0
 8001286:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800128a:	4806      	ldr	r0, [pc, #24]	; (80012a4 <KeySelRow+0x40>)
 800128c:	f7ff f906 	bl	800049c <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(KEY_ROW2_GPIO_Port, KEY_ROW2_Pin, GPIO_PIN_SET);
 8001290:	4622      	mov	r2, r4
}
 8001292:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
            HAL_GPIO_WritePin(KEY_ROW2_GPIO_Port, KEY_ROW2_Pin, GPIO_PIN_RESET);
 8001296:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800129a:	4802      	ldr	r0, [pc, #8]	; (80012a4 <KeySelRow+0x40>)
 800129c:	f7ff b8fe 	b.w	800049c <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(KEY_ROW1_GPIO_Port, KEY_ROW1_Pin, GPIO_PIN_RESET);
 80012a0:	2200      	movs	r2, #0
 80012a2:	e7e8      	b.n	8001276 <KeySelRow+0x12>
 80012a4:	40011000 	.word	0x40011000

080012a8 <KeyDecode>:
{
 80012a8:	b510      	push	{r4, lr}
    row = 0;
 80012aa:	2400      	movs	r4, #0
        KeySelRow(row);
 80012ac:	4620      	mov	r0, r4
 80012ae:	f7ff ffd9 	bl	8001264 <KeySelRow>
        if( KeyIsKeyDown() )
 80012b2:	f7ff ffcf 	bl	8001254 <KeyIsKeyDown>
 80012b6:	b920      	cbnz	r0, 80012c2 <KeyDecode+0x1a>
            row++;
 80012b8:	3401      	adds	r4, #1
 80012ba:	b2e4      	uxtb	r4, r4
    while( row < KEY_MAX_ROWS && !done)
 80012bc:	2c01      	cmp	r4, #1
 80012be:	d0f5      	beq.n	80012ac <KeyDecode+0x4>
 80012c0:	2402      	movs	r4, #2
    col = KeyGetCol();
 80012c2:	f7ff ff9f 	bl	8001204 <KeyGetCol>
        offset += KEY_SHIFT1_OFFSET;
 80012c6:	f010 0f80 	tst.w	r0, #128	; 0x80
 80012ca:	bf0c      	ite	eq
 80012cc:	2300      	moveq	r3, #0
 80012ce:	2304      	movne	r3, #4
    if( col & KEY_SHIFT2_MSK)
 80012d0:	0641      	lsls	r1, r0, #25
        offset += KEY_SHIFT2_OFFSET;
 80012d2:	bf48      	it	mi
 80012d4:	3308      	addmi	r3, #8
        if(col & msk)
 80012d6:	07c2      	lsls	r2, r0, #31
 80012d8:	d409      	bmi.n	80012ee <KeyDecode+0x46>
 80012da:	f010 0f02 	tst.w	r0, #2
 80012de:	bf0c      	ite	eq
 80012e0:	2002      	moveq	r0, #2
 80012e2:	2001      	movne	r0, #1
    return (col_id + row * KEY_MAX_COLS + offset );
 80012e4:	eb03 0444 	add.w	r4, r3, r4, lsl #1
 80012e8:	4420      	add	r0, r4
}
 80012ea:	b2c0      	uxtb	r0, r0
 80012ec:	bd10      	pop	{r4, pc}
        if(col & msk)
 80012ee:	2000      	movs	r0, #0
 80012f0:	e7f8      	b.n	80012e4 <KeyDecode+0x3c>

080012f2 <KeyHit>:
//bool KeyHit(void)
bool KeyHit(KEY* Key)
{
    bool hit;

    hit = (bool)(Key->NRead > 0) ? TRUE : FALSE;
 80012f2:	7b00      	ldrb	r0, [r0, #12]

    return hit;
}
 80012f4:	3000      	adds	r0, #0
 80012f6:	bf18      	it	ne
 80012f8:	2001      	movne	r0, #1
 80012fa:	4770      	bx	lr

080012fc <KeyGetKey>:
//uint8_t KeyGetKey(void)
uint8_t KeyGetKey(KEY* Key)
{
    uint8_t code;

    if( Key->NRead > 0 )
 80012fc:	7b03      	ldrb	r3, [r0, #12]
{
 80012fe:	4602      	mov	r2, r0
    if( Key->NRead > 0 )
 8001300:	b153      	cbz	r3, 8001318 <KeyGetKey+0x1c>
    {
        Key->NRead--;
 8001302:	3b01      	subs	r3, #1
 8001304:	7303      	strb	r3, [r0, #12]
        code = Key->Buf[Key->BufOutIx];
 8001306:	7ac3      	ldrb	r3, [r0, #11]
 8001308:	5cc0      	ldrb	r0, [r0, r3]
        Key->BufOutIx++;
 800130a:	3301      	adds	r3, #1
 800130c:	b2db      	uxtb	r3, r3
        if( Key->BufOutIx >= KEY_BUF_SIZE )
 800130e:	2b09      	cmp	r3, #9
        {
            Key->BufOutIx = 0;
 8001310:	bf88      	it	hi
 8001312:	2300      	movhi	r3, #0
 8001314:	72d3      	strb	r3, [r2, #11]
 8001316:	4770      	bx	lr

        return code;
    }
    else
    {
        return 0xFF;
 8001318:	20ff      	movs	r0, #255	; 0xff
    }
}
 800131a:	4770      	bx	lr

0800131c <KeyInit>:

//void KeyInit(void)
void KeyInit(KEY* Key)
{
 800131c:	b510      	push	{r4, lr}
 800131e:	4604      	mov	r4, r0
    KeySelRow(KEY_ALL_ROWS);
 8001320:	2002      	movs	r0, #2
 8001322:	f7ff ff9f 	bl	8001264 <KeySelRow>
    Key->ScanState = KEY_STATE_UP;
 8001326:	2301      	movs	r3, #1
 8001328:	73e3      	strb	r3, [r4, #15]
    Key->NRead = 0;
 800132a:	2300      	movs	r3, #0
 800132c:	7323      	strb	r3, [r4, #12]
    Key->BufInIx = 0;
 800132e:	72a3      	strb	r3, [r4, #10]
    Key->BufOutIx = 0;
 8001330:	72e3      	strb	r3, [r4, #11]
 8001332:	bd10      	pop	{r4, pc}

08001334 <KeyScanTask>:
}

//void KeyScanTask(void)
void KeyScanTask(KEY* Key)
{
 8001334:	b510      	push	{r4, lr}
    uint8_t code;

    switch( Key->ScanState )
 8001336:	7bc3      	ldrb	r3, [r0, #15]
{
 8001338:	4604      	mov	r4, r0
    switch( Key->ScanState )
 800133a:	3b01      	subs	r3, #1
 800133c:	2b03      	cmp	r3, #3
 800133e:	d842      	bhi.n	80013c6 <KeyScanTask+0x92>
 8001340:	e8df f003 	tbb	[pc, r3]
 8001344:	2f1b0902 	.word	0x2f1b0902
    {
        case KEY_STATE_UP:
            if( KeyIsKeyDown() )
 8001348:	f7ff ff84 	bl	8001254 <KeyIsKeyDown>
 800134c:	2800      	cmp	r0, #0
 800134e:	d03a      	beq.n	80013c6 <KeyScanTask+0x92>
            {
                Key->ScanState = KEY_STATE_DEBOUNCE;
 8001350:	2302      	movs	r3, #2
                //KeyBufIn(1);    // 1: stored key code
                code = KeyDecode();
                KeyBufIn(Key,code);

                Key->RptStartDlyCtr = KEY_RPT_START_DLY;
                Key->ScanState = KEY_STATE_RPT_START_DLY;
 8001352:	73e3      	strb	r3, [r4, #15]
 8001354:	bd10      	pop	{r4, pc}
            if( KeyIsKeyDown() )
 8001356:	f7ff ff7d 	bl	8001254 <KeyIsKeyDown>
 800135a:	b148      	cbz	r0, 8001370 <KeyScanTask+0x3c>
                code = KeyDecode();
 800135c:	f7ff ffa4 	bl	80012a8 <KeyDecode>
                KeyBufIn(Key,code);
 8001360:	4601      	mov	r1, r0
 8001362:	4620      	mov	r0, r4
 8001364:	f7ff ff3e 	bl	80011e4 <KeyBufIn>
                Key->RptStartDlyCtr = KEY_RPT_START_DLY;
 8001368:	230a      	movs	r3, #10
 800136a:	7363      	strb	r3, [r4, #13]
                Key->ScanState = KEY_STATE_RPT_START_DLY;
 800136c:	2303      	movs	r3, #3
 800136e:	e7f0      	b.n	8001352 <KeyScanTask+0x1e>
            }
            else
            {
                KeySelRow(KEY_ALL_ROWS);
 8001370:	2002      	movs	r0, #2
 8001372:	f7ff ff77 	bl	8001264 <KeySelRow>
                Key->ScanState = KEY_STATE_UP;
 8001376:	2301      	movs	r3, #1
 8001378:	e7eb      	b.n	8001352 <KeyScanTask+0x1e>
            }
            break;

        case KEY_STATE_RPT_START_DLY:
            if( KeyIsKeyDown() )
 800137a:	f7ff ff6b 	bl	8001254 <KeyIsKeyDown>
 800137e:	2800      	cmp	r0, #0
 8001380:	d0e6      	beq.n	8001350 <KeyScanTask+0x1c>
            {
                if( Key->RptStartDlyCtr > 0)
 8001382:	7b63      	ldrb	r3, [r4, #13]
 8001384:	b1fb      	cbz	r3, 80013c6 <KeyScanTask+0x92>
                {
                    Key->RptStartDlyCtr--;
 8001386:	3b01      	subs	r3, #1
 8001388:	b2db      	uxtb	r3, r3
 800138a:	7363      	strb	r3, [r4, #13]
                    if( Key->RptStartDlyCtr == 0)
 800138c:	b9db      	cbnz	r3, 80013c6 <KeyScanTask+0x92>
                    {
                        //KeyBufIn(1);
                        code = KeyDecode();
 800138e:	f7ff ff8b 	bl	80012a8 <KeyDecode>
                        KeyBufIn(Key, code);
 8001392:	4601      	mov	r1, r0
 8001394:	4620      	mov	r0, r4
 8001396:	f7ff ff25 	bl	80011e4 <KeyBufIn>

                        Key->RptDlyCtr = KEY_RPT_DLY;
 800139a:	2302      	movs	r3, #2
 800139c:	73a3      	strb	r3, [r4, #14]
                        Key->ScanState = KEY_STATE_RPT_DLY;
 800139e:	2304      	movs	r3, #4
 80013a0:	e7d7      	b.n	8001352 <KeyScanTask+0x1e>
            }
            break;

        case KEY_STATE_RPT_DLY:
            //if( HAL_GPIO_ReadPin(KEY_PORT, KEY_PORT_PIN) == GPIO_PIN_RESET )
            if( KeyIsKeyDown() )
 80013a2:	f7ff ff57 	bl	8001254 <KeyIsKeyDown>
 80013a6:	2800      	cmp	r0, #0
 80013a8:	d0d2      	beq.n	8001350 <KeyScanTask+0x1c>
            {
                if( Key->RptDlyCtr > 0)
 80013aa:	7ba3      	ldrb	r3, [r4, #14]
 80013ac:	b15b      	cbz	r3, 80013c6 <KeyScanTask+0x92>
                {
                    Key->RptDlyCtr--;
 80013ae:	3b01      	subs	r3, #1
 80013b0:	73a3      	strb	r3, [r4, #14]
                    if( Key->RptStartDlyCtr == 0)
 80013b2:	7b63      	ldrb	r3, [r4, #13]
 80013b4:	b93b      	cbnz	r3, 80013c6 <KeyScanTask+0x92>
                    {
                        //KeyBufIn(1);
                        code = KeyDecode();
 80013b6:	f7ff ff77 	bl	80012a8 <KeyDecode>
                        KeyBufIn(Key, code);
 80013ba:	4601      	mov	r1, r0
 80013bc:	4620      	mov	r0, r4
 80013be:	f7ff ff11 	bl	80011e4 <KeyBufIn>

                        Key->RptDlyCtr = KEY_RPT_DLY;
 80013c2:	2302      	movs	r3, #2
 80013c4:	73a3      	strb	r3, [r4, #14]
 80013c6:	bd10      	pop	{r4, pc}

080013c8 <LCD_DispDataWr>:
    }

}

static void LCD_DispDataWr(uint8_t data)
{
 80013c8:	b510      	push	{r4, lr}
 80013ca:	4604      	mov	r4, r0

    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_SET);
 80013cc:	2201      	movs	r2, #1
 80013ce:	f44f 7180 	mov.w	r1, #256	; 0x100
 80013d2:	4825      	ldr	r0, [pc, #148]	; (8001468 <LCD_DispDataWr+0xa0>)
 80013d4:	f7ff f862 	bl	800049c <HAL_GPIO_WritePin>

    if( data & 0x80)    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, GPIO_PIN_SET);
 80013d8:	0623      	lsls	r3, r4, #24
 80013da:	bf4c      	ite	mi
 80013dc:	2201      	movmi	r2, #1
    else                HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, GPIO_PIN_RESET);
 80013de:	2200      	movpl	r2, #0
 80013e0:	2180      	movs	r1, #128	; 0x80
 80013e2:	4821      	ldr	r0, [pc, #132]	; (8001468 <LCD_DispDataWr+0xa0>)
 80013e4:	f7ff f85a 	bl	800049c <HAL_GPIO_WritePin>

    if( data & 0x40)    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_SET);
 80013e8:	f014 0240 	ands.w	r2, r4, #64	; 0x40
 80013ec:	bf18      	it	ne
 80013ee:	2201      	movne	r2, #1
    else                HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_RESET);
 80013f0:	2140      	movs	r1, #64	; 0x40
 80013f2:	481d      	ldr	r0, [pc, #116]	; (8001468 <LCD_DispDataWr+0xa0>)
 80013f4:	f7ff f852 	bl	800049c <HAL_GPIO_WritePin>

    if( data & 0x20)    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_5, GPIO_PIN_SET);
 80013f8:	f014 0220 	ands.w	r2, r4, #32
 80013fc:	bf18      	it	ne
 80013fe:	2201      	movne	r2, #1
    else                HAL_GPIO_WritePin(GPIOC, GPIO_PIN_5, GPIO_PIN_RESET);
 8001400:	2120      	movs	r1, #32
 8001402:	4819      	ldr	r0, [pc, #100]	; (8001468 <LCD_DispDataWr+0xa0>)
 8001404:	f7ff f84a 	bl	800049c <HAL_GPIO_WritePin>

    if( data & 0x10)    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4, GPIO_PIN_SET);
 8001408:	f014 0210 	ands.w	r2, r4, #16
 800140c:	bf18      	it	ne
 800140e:	2201      	movne	r2, #1
    else                HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4, GPIO_PIN_RESET);
 8001410:	2110      	movs	r1, #16
 8001412:	4815      	ldr	r0, [pc, #84]	; (8001468 <LCD_DispDataWr+0xa0>)
 8001414:	f7ff f842 	bl	800049c <HAL_GPIO_WritePin>

    if( data & 0x08)    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, GPIO_PIN_SET);
 8001418:	f014 0208 	ands.w	r2, r4, #8
 800141c:	bf18      	it	ne
 800141e:	2201      	movne	r2, #1
    else                HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, GPIO_PIN_RESET);
 8001420:	2108      	movs	r1, #8
 8001422:	4811      	ldr	r0, [pc, #68]	; (8001468 <LCD_DispDataWr+0xa0>)
 8001424:	f7ff f83a 	bl	800049c <HAL_GPIO_WritePin>

    if( data & 0x04)    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2, GPIO_PIN_SET);
 8001428:	f014 0204 	ands.w	r2, r4, #4
 800142c:	bf18      	it	ne
 800142e:	2201      	movne	r2, #1
    else                HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2, GPIO_PIN_RESET);
 8001430:	2104      	movs	r1, #4
 8001432:	480d      	ldr	r0, [pc, #52]	; (8001468 <LCD_DispDataWr+0xa0>)
 8001434:	f7ff f832 	bl	800049c <HAL_GPIO_WritePin>

    if( data & 0x02)    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, GPIO_PIN_SET);
 8001438:	f014 0202 	ands.w	r2, r4, #2
 800143c:	bf18      	it	ne
 800143e:	2201      	movne	r2, #1
    else                HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, GPIO_PIN_RESET);
 8001440:	2102      	movs	r1, #2
 8001442:	4809      	ldr	r0, [pc, #36]	; (8001468 <LCD_DispDataWr+0xa0>)
 8001444:	f7ff f82a 	bl	800049c <HAL_GPIO_WritePin>

    if( data & 0x01)    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, GPIO_PIN_SET);
 8001448:	f014 0201 	ands.w	r2, r4, #1
 800144c:	bf18      	it	ne
 800144e:	2201      	movne	r2, #1
    else                HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, GPIO_PIN_RESET);
 8001450:	2101      	movs	r1, #1
 8001452:	4805      	ldr	r0, [pc, #20]	; (8001468 <LCD_DispDataWr+0xa0>)
 8001454:	f7ff f822 	bl	800049c <HAL_GPIO_WritePin>

    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_RESET);

}
 8001458:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_RESET);
 800145c:	2200      	movs	r2, #0
 800145e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001462:	4801      	ldr	r0, [pc, #4]	; (8001468 <LCD_DispDataWr+0xa0>)
 8001464:	f7ff b81a 	b.w	800049c <HAL_GPIO_WritePin>
 8001468:	40011000 	.word	0x40011000

0800146c <LCD_DispInit>:
            break;
    }
}

void LCD_DispInit(void)
{
 800146c:	b508      	push	{r3, lr}
        HAL_GPIO_WritePin(GPIOC, GPIO_PIN_10, GPIO_PIN_RESET);
 800146e:	2200      	movs	r2, #0
 8001470:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001474:	4818      	ldr	r0, [pc, #96]	; (80014d8 <LCD_DispInit+0x6c>)
 8001476:	f7ff f811 	bl	800049c <HAL_GPIO_WritePin>

    LCD_DispSel(DISP_SEL_CMD_REG);
    HAL_Delay(50);
 800147a:	2032      	movs	r0, #50	; 0x32
 800147c:	f7fe feae 	bl	80001dc <HAL_Delay>

    LCD_DispDataWr(DISP_CMD_FNCT);
 8001480:	203b      	movs	r0, #59	; 0x3b
 8001482:	f7ff ffa1 	bl	80013c8 <LCD_DispDataWr>
    HAL_Delay(2);
 8001486:	2002      	movs	r0, #2
 8001488:	f7fe fea8 	bl	80001dc <HAL_Delay>
    LCD_DispDataWr(DISP_CMD_FNCT);
 800148c:	203b      	movs	r0, #59	; 0x3b
 800148e:	f7ff ff9b 	bl	80013c8 <LCD_DispDataWr>
    HAL_Delay(2);
 8001492:	2002      	movs	r0, #2
 8001494:	f7fe fea2 	bl	80001dc <HAL_Delay>
    LCD_DispDataWr(DISP_CMD_FNCT);
 8001498:	203b      	movs	r0, #59	; 0x3b
 800149a:	f7ff ff95 	bl	80013c8 <LCD_DispDataWr>
    HAL_Delay(2);
 800149e:	2002      	movs	r0, #2
 80014a0:	f7fe fe9c 	bl	80001dc <HAL_Delay>
    LCD_DispDataWr(DISP_CMD_FNCT);
 80014a4:	203b      	movs	r0, #59	; 0x3b
 80014a6:	f7ff ff8f 	bl	80013c8 <LCD_DispDataWr>
    HAL_Delay(2);
 80014aa:	2002      	movs	r0, #2
 80014ac:	f7fe fe96 	bl	80001dc <HAL_Delay>

    LCD_DispDataWr(DISP_CMD_ON_OFF);
 80014b0:	200c      	movs	r0, #12
 80014b2:	f7ff ff89 	bl	80013c8 <LCD_DispDataWr>
    HAL_Delay(2);
 80014b6:	2002      	movs	r0, #2
 80014b8:	f7fe fe90 	bl	80001dc <HAL_Delay>

    LCD_DispDataWr(DISP_CMD_MODE);
 80014bc:	2006      	movs	r0, #6
 80014be:	f7ff ff83 	bl	80013c8 <LCD_DispDataWr>
    HAL_Delay(2);
 80014c2:	2002      	movs	r0, #2
 80014c4:	f7fe fe8a 	bl	80001dc <HAL_Delay>

    LCD_DispDataWr(DISP_CMD_CLS);
 80014c8:	2001      	movs	r0, #1
 80014ca:	f7ff ff7d 	bl	80013c8 <LCD_DispDataWr>
    HAL_Delay(2);

}
 80014ce:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    HAL_Delay(2);
 80014d2:	2002      	movs	r0, #2
 80014d4:	f7fe be82 	b.w	80001dc <HAL_Delay>
 80014d8:	40011000 	.word	0x40011000

080014dc <LCD_DispString>:

void LCD_DispString(uint8_t row, uint8_t col, char* s)
{

    uint8_t i;
    if( row < DISP_MAX_ROWS && col < DISP_MAX_COLS )
 80014dc:	2801      	cmp	r0, #1
{
 80014de:	b570      	push	{r4, r5, r6, lr}
 80014e0:	4606      	mov	r6, r0
 80014e2:	460c      	mov	r4, r1
 80014e4:	4615      	mov	r5, r2
    if( row < DISP_MAX_ROWS && col < DISP_MAX_COLS )
 80014e6:	d828      	bhi.n	800153a <LCD_DispString+0x5e>
 80014e8:	290f      	cmp	r1, #15
 80014ea:	d826      	bhi.n	800153a <LCD_DispString+0x5e>
        HAL_GPIO_WritePin(GPIOC, GPIO_PIN_10, GPIO_PIN_RESET);
 80014ec:	4813      	ldr	r0, [pc, #76]	; (800153c <LCD_DispString+0x60>)
 80014ee:	2200      	movs	r2, #0
 80014f0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80014f4:	f7fe ffd2 	bl	800049c <HAL_GPIO_WritePin>
    switch( row )
 80014f8:	2e01      	cmp	r6, #1
            LCD_DispDataWr(0xC0 + col);    // 0xC0: B7<-1 | 0x40
 80014fa:	bf0a      	itet	eq
 80014fc:	f1a4 0040 	subeq.w	r0, r4, #64	; 0x40
            LCD_DispDataWr(0x80 + col);    // 0x80: B7<-1
 8001500:	f084 0080 	eorne.w	r0, r4, #128	; 0x80
            LCD_DispDataWr(0xC0 + col);    // 0xC0: B7<-1 | 0x40
 8001504:	b2c0      	uxtbeq	r0, r0
 8001506:	f7ff ff5f 	bl	80013c8 <LCD_DispDataWr>
    {
        LCD_DispCursorSet(row, col);
        HAL_Delay(2);    ///////////
 800150a:	2002      	movs	r0, #2
 800150c:	f7fe fe66 	bl	80001dc <HAL_Delay>
        HAL_GPIO_WritePin(GPIOC, GPIO_PIN_10, GPIO_PIN_SET);
 8001510:	2201      	movs	r2, #1
 8001512:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001516:	4809      	ldr	r0, [pc, #36]	; (800153c <LCD_DispString+0x60>)
 8001518:	f7fe ffc0 	bl	800049c <HAL_GPIO_WritePin>
 800151c:	f1c4 040f 	rsb	r4, r4, #15
 8001520:	b2e4      	uxtb	r4, r4
 8001522:	1e6e      	subs	r6, r5, #1
 8001524:	442c      	add	r4, r5
        LCD_DispSel(DISP_SEL_DATA_REG);
        i = col;
        while( i < DISP_MAX_COLS && *s )    // *s is not null
 8001526:	f816 0f01 	ldrb.w	r0, [r6, #1]!
 800152a:	b130      	cbz	r0, 800153a <LCD_DispString+0x5e>
        {
            LCD_DispDataWr(*s++);
 800152c:	f7ff ff4c 	bl	80013c8 <LCD_DispDataWr>
            HAL_Delay(2);    ///////////
 8001530:	2002      	movs	r0, #2
 8001532:	f7fe fe53 	bl	80001dc <HAL_Delay>
        while( i < DISP_MAX_COLS && *s )    // *s is not null
 8001536:	42a6      	cmp	r6, r4
 8001538:	d1f5      	bne.n	8001526 <LCD_DispString+0x4a>
 800153a:	bd70      	pop	{r4, r5, r6, pc}
 800153c:	40011000 	.word	0x40011000

08001540 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
    Tick1m++;

    if( (Tick1m % 100) == 0)
 8001540:	2164      	movs	r1, #100	; 0x64
    Tick1m++;
 8001542:	4b0c      	ldr	r3, [pc, #48]	; (8001574 <HAL_TIM_PeriodElapsedCallback+0x34>)
 8001544:	681a      	ldr	r2, [r3, #0]
 8001546:	3201      	adds	r2, #1
 8001548:	601a      	str	r2, [r3, #0]
    if( (Tick1m % 100) == 0)
 800154a:	6818      	ldr	r0, [r3, #0]
 800154c:	fbb0 f2f1 	udiv	r2, r0, r1
 8001550:	fb01 0212 	mls	r2, r1, r2, r0
 8001554:	b912      	cbnz	r2, 800155c <HAL_TIM_PeriodElapsedCallback+0x1c>
    {
        //KeyScanTask();
        KeyScanFlag = SET;
 8001556:	2101      	movs	r1, #1
 8001558:	4a07      	ldr	r2, [pc, #28]	; (8001578 <HAL_TIM_PeriodElapsedCallback+0x38>)
 800155a:	6011      	str	r1, [r2, #0]
    }

    if(  (Tick1m % 5) == 0 )
 800155c:	681a      	ldr	r2, [r3, #0]
 800155e:	2305      	movs	r3, #5
 8001560:	fbb2 f3f3 	udiv	r3, r2, r3
 8001564:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8001568:	429a      	cmp	r2, r3
 800156a:	d102      	bne.n	8001572 <HAL_TIM_PeriodElapsedCallback+0x32>
    {
        //DispMuxHandler();
        //DispScanFlag = SET;
        DispMuxHandler(&Disp);
 800156c:	4803      	ldr	r0, [pc, #12]	; (800157c <HAL_TIM_PeriodElapsedCallback+0x3c>)
 800156e:	f7ff bdbd 	b.w	80010ec <DispMuxHandler>
 8001572:	4770      	bx	lr
 8001574:	200000a0 	.word	0x200000a0
 8001578:	2000008c 	.word	0x2000008c
 800157c:	200000a4 	.word	0x200000a4

08001580 <_write>:
    }
}

int _write(int file, char *ptr, int len)
{
 8001580:	b510      	push	{r4, lr}
 8001582:	4614      	mov	r4, r2
    HAL_UART_Transmit(&huart1, (uint8_t *)ptr, len, 0xFFFFFFFF);
 8001584:	f04f 33ff 	mov.w	r3, #4294967295
 8001588:	b292      	uxth	r2, r2
 800158a:	4802      	ldr	r0, [pc, #8]	; (8001594 <_write+0x14>)
 800158c:	f7ff fcfe 	bl	8000f8c <HAL_UART_Transmit>

    return len;
}
 8001590:	4620      	mov	r0, r4
 8001592:	bd10      	pop	{r4, pc}
 8001594:	200000ac 	.word	0x200000ac

08001598 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001598:	b500      	push	{lr}
 800159a:	b091      	sub	sp, #68	; 0x44
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800159c:	2228      	movs	r2, #40	; 0x28
 800159e:	2100      	movs	r1, #0
 80015a0:	a806      	add	r0, sp, #24
 80015a2:	f000 fa9f 	bl	8001ae4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80015a6:	2214      	movs	r2, #20
 80015a8:	2100      	movs	r1, #0
 80015aa:	a801      	add	r0, sp, #4
 80015ac:	f000 fa9a 	bl	8001ae4 <memset>

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80015b0:	2302      	movs	r3, #2
 80015b2:	9306      	str	r3, [sp, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80015b4:	2301      	movs	r3, #1
 80015b6:	930a      	str	r3, [sp, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80015b8:	2310      	movs	r3, #16
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80015ba:	a806      	add	r0, sp, #24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80015bc:	930b      	str	r3, [sp, #44]	; 0x2c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80015be:	f7fe ff77 	bl	80004b0 <HAL_RCC_OscConfig>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80015c2:	2100      	movs	r1, #0
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80015c4:	230f      	movs	r3, #15
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80015c6:	a801      	add	r0, sp, #4
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80015c8:	9301      	str	r3, [sp, #4]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80015ca:	9102      	str	r1, [sp, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80015cc:	9103      	str	r1, [sp, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80015ce:	9104      	str	r1, [sp, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80015d0:	9105      	str	r1, [sp, #20]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80015d2:	f7ff f935 	bl	8000840 <HAL_RCC_ClockConfig>
  {
    Error_Handler();
  }
}
 80015d6:	b011      	add	sp, #68	; 0x44
 80015d8:	f85d fb04 	ldr.w	pc, [sp], #4

080015dc <main>:
  char dispString[4] = "    ";
 80015dc:	f04f 3320 	mov.w	r3, #538976288	; 0x20202020
{
 80015e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80015e4:	b08c      	sub	sp, #48	; 0x30
  char dispString[4] = "    ";
 80015e6:	9301      	str	r3, [sp, #4]
  HAL_Init();
 80015e8:	f7fe fdd4 	bl	8000194 <HAL_Init>
  SystemClock_Config();
 80015ec:	f7ff ffd4 	bl	8001598 <SystemClock_Config>
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015f0:	2210      	movs	r2, #16
 80015f2:	2100      	movs	r1, #0
 80015f4:	a808      	add	r0, sp, #32
 80015f6:	f000 fa75 	bl	8001ae4 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80015fa:	4b92      	ldr	r3, [pc, #584]	; (8001844 <main+0x268>)
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOD_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, FND_F_Pin|KEY_ROW1_Pin|KEY_ROW2_Pin|CLCD_D0_Pin 
 80015fc:	f64e 71ff 	movw	r1, #61439	; 0xefff
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001600:	699a      	ldr	r2, [r3, #24]
  HAL_GPIO_WritePin(GPIOC, FND_F_Pin|KEY_ROW1_Pin|KEY_ROW2_Pin|CLCD_D0_Pin 
 8001602:	4891      	ldr	r0, [pc, #580]	; (8001848 <main+0x26c>)
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001604:	f042 0210 	orr.w	r2, r2, #16
 8001608:	619a      	str	r2, [r3, #24]
 800160a:	699a      	ldr	r2, [r3, #24]
  GPIO_InitStruct.Pin = FND_F_Pin|KEY_ROW1_Pin|KEY_ROW2_Pin|CLCD_D0_Pin 
                          |CLCD_D1_Pin|CLCD_D2_Pin|CLCD_D3_Pin|CLCD_D4_Pin 
                          |CLCD_D5_Pin|CLCD_D6_Pin|CLCD_D7_Pin|CLCD_EN_Pin 
                          |CLCD_RW_Pin|CLCD_RS_Pin|FND_G_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800160c:	2400      	movs	r4, #0
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800160e:	f002 0210 	and.w	r2, r2, #16
 8001612:	9202      	str	r2, [sp, #8]
 8001614:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001616:	699a      	ldr	r2, [r3, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001618:	2601      	movs	r6, #1
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800161a:	f042 0204 	orr.w	r2, r2, #4
 800161e:	619a      	str	r2, [r3, #24]
 8001620:	699a      	ldr	r2, [r3, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001622:	2502      	movs	r5, #2
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001624:	f002 0204 	and.w	r2, r2, #4
 8001628:	9203      	str	r2, [sp, #12]
 800162a:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800162c:	699a      	ldr	r2, [r3, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);

  /*Configure GPIO pin : KEY1_Pin */
  GPIO_InitStruct.Pin = KEY1_Pin;
 800162e:	f44f 5880 	mov.w	r8, #4096	; 0x1000
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001632:	f042 0220 	orr.w	r2, r2, #32
 8001636:	619a      	str	r2, [r3, #24]
 8001638:	699a      	ldr	r2, [r3, #24]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800163a:	2780      	movs	r7, #128	; 0x80
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800163c:	f002 0220 	and.w	r2, r2, #32
 8001640:	9204      	str	r2, [sp, #16]
 8001642:	9a04      	ldr	r2, [sp, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001644:	699a      	ldr	r2, [r3, #24]
 8001646:	f042 0208 	orr.w	r2, r2, #8
 800164a:	619a      	str	r2, [r3, #24]
 800164c:	699b      	ldr	r3, [r3, #24]
  HAL_GPIO_WritePin(GPIOC, FND_F_Pin|KEY_ROW1_Pin|KEY_ROW2_Pin|CLCD_D0_Pin 
 800164e:	2200      	movs	r2, #0
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001650:	f003 0308 	and.w	r3, r3, #8
 8001654:	9305      	str	r3, [sp, #20]
 8001656:	9b05      	ldr	r3, [sp, #20]
  HAL_GPIO_WritePin(GPIOC, FND_F_Pin|KEY_ROW1_Pin|KEY_ROW2_Pin|CLCD_D0_Pin 
 8001658:	f7fe ff20 	bl	800049c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, FND_A_Pin|FND_B_Pin|FND_C_Pin|FND_D_Pin 
 800165c:	2200      	movs	r2, #0
 800165e:	f641 11cf 	movw	r1, #6607	; 0x19cf
 8001662:	487a      	ldr	r0, [pc, #488]	; (800184c <main+0x270>)
 8001664:	f7fe ff1a 	bl	800049c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, FND_E_Pin|LED1_Pin|LED2_Pin|LED3_Pin 
 8001668:	2200      	movs	r2, #0
 800166a:	f44f 7178 	mov.w	r1, #992	; 0x3e0
 800166e:	4878      	ldr	r0, [pc, #480]	; (8001850 <main+0x274>)
 8001670:	f7fe ff14 	bl	800049c <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = FND_F_Pin|KEY_ROW1_Pin|KEY_ROW2_Pin|CLCD_D0_Pin 
 8001674:	f64e 73ff 	movw	r3, #61439	; 0xefff
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001678:	a908      	add	r1, sp, #32
 800167a:	4873      	ldr	r0, [pc, #460]	; (8001848 <main+0x26c>)
  GPIO_InitStruct.Pin = FND_F_Pin|KEY_ROW1_Pin|KEY_ROW2_Pin|CLCD_D0_Pin 
 800167c:	9308      	str	r3, [sp, #32]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800167e:	9609      	str	r6, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001680:	950b      	str	r5, [sp, #44]	; 0x2c
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001682:	940a      	str	r4, [sp, #40]	; 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001684:	f7fe fe24 	bl	80002d0 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = FND_A_Pin|FND_B_Pin|FND_C_Pin|FND_D_Pin 
 8001688:	f641 13cf 	movw	r3, #6607	; 0x19cf
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800168c:	a908      	add	r1, sp, #32
 800168e:	486f      	ldr	r0, [pc, #444]	; (800184c <main+0x270>)
  GPIO_InitStruct.Pin = FND_A_Pin|FND_B_Pin|FND_C_Pin|FND_D_Pin 
 8001690:	9308      	str	r3, [sp, #32]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001692:	9609      	str	r6, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001694:	950b      	str	r5, [sp, #44]	; 0x2c
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001696:	940a      	str	r4, [sp, #40]	; 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001698:	f7fe fe1a 	bl	80002d0 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = KEY_COL1_Pin|KEY_COL2_Pin;
 800169c:	2330      	movs	r3, #48	; 0x30
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800169e:	a908      	add	r1, sp, #32
 80016a0:	486a      	ldr	r0, [pc, #424]	; (800184c <main+0x270>)
  GPIO_InitStruct.Pin = KEY_COL1_Pin|KEY_COL2_Pin;
 80016a2:	9308      	str	r3, [sp, #32]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80016a4:	9409      	str	r4, [sp, #36]	; 0x24
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016a6:	940a      	str	r4, [sp, #40]	; 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016a8:	f7fe fe12 	bl	80002d0 <HAL_GPIO_Init>
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(KEY1_GPIO_Port, &GPIO_InitStruct);
 80016ac:	a908      	add	r1, sp, #32
 80016ae:	4866      	ldr	r0, [pc, #408]	; (8001848 <main+0x26c>)
  GPIO_InitStruct.Pin = KEY1_Pin;
 80016b0:	f8cd 8020 	str.w	r8, [sp, #32]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80016b4:	9409      	str	r4, [sp, #36]	; 0x24
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016b6:	940a      	str	r4, [sp, #40]	; 0x28
  HAL_GPIO_Init(KEY1_GPIO_Port, &GPIO_InitStruct);
 80016b8:	f7fe fe0a 	bl	80002d0 <HAL_GPIO_Init>

  /*Configure GPIO pin : KEY2_Pin */
  GPIO_InitStruct.Pin = KEY2_Pin;
 80016bc:	2304      	movs	r3, #4
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(KEY2_GPIO_Port, &GPIO_InitStruct);
 80016be:	a908      	add	r1, sp, #32
 80016c0:	4864      	ldr	r0, [pc, #400]	; (8001854 <main+0x278>)
  GPIO_InitStruct.Pin = KEY2_Pin;
 80016c2:	9308      	str	r3, [sp, #32]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80016c4:	9409      	str	r4, [sp, #36]	; 0x24
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016c6:	940a      	str	r4, [sp, #40]	; 0x28
  HAL_GPIO_Init(KEY2_GPIO_Port, &GPIO_InitStruct);
 80016c8:	f7fe fe02 	bl	80002d0 <HAL_GPIO_Init>

  /*Configure GPIO pins : FND_E_Pin LED1_Pin LED2_Pin LED3_Pin 
                           LED4_Pin */
  GPIO_InitStruct.Pin = FND_E_Pin|LED1_Pin|LED2_Pin|LED3_Pin 
 80016cc:	f44f 7378 	mov.w	r3, #992	; 0x3e0
                          |LED4_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80016d0:	a908      	add	r1, sp, #32
 80016d2:	485f      	ldr	r0, [pc, #380]	; (8001850 <main+0x274>)
  GPIO_InitStruct.Pin = FND_E_Pin|LED1_Pin|LED2_Pin|LED3_Pin 
 80016d4:	9308      	str	r3, [sp, #32]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016d6:	9609      	str	r6, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016d8:	950b      	str	r5, [sp, #44]	; 0x2c
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016da:	940a      	str	r4, [sp, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80016dc:	f7fe fdf8 	bl	80002d0 <HAL_GPIO_Init>
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80016e0:	4621      	mov	r1, r4
 80016e2:	2210      	movs	r2, #16
 80016e4:	a808      	add	r0, sp, #32
 80016e6:	f000 f9fd 	bl	8001ae4 <memset>
  htim1.Init.Prescaler = 8-1;
 80016ea:	2307      	movs	r3, #7
  htim1.Instance = TIM1;
 80016ec:	4d5a      	ldr	r5, [pc, #360]	; (8001858 <main+0x27c>)
  htim1.Init.Prescaler = 8-1;
 80016ee:	4a5b      	ldr	r2, [pc, #364]	; (800185c <main+0x280>)
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80016f0:	4628      	mov	r0, r5
  htim1.Init.Prescaler = 8-1;
 80016f2:	e885 000c 	stmia.w	r5, {r2, r3}
  htim1.Init.Period = 1000-1;
 80016f6:	f240 33e7 	movw	r3, #999	; 0x3e7
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80016fa:	61af      	str	r7, [r5, #24]
  htim1.Init.Period = 1000-1;
 80016fc:	60eb      	str	r3, [r5, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80016fe:	9406      	str	r4, [sp, #24]
 8001700:	9407      	str	r4, [sp, #28]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001702:	60ac      	str	r4, [r5, #8]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001704:	612c      	str	r4, [r5, #16]
  htim1.Init.RepetitionCounter = 0;
 8001706:	616c      	str	r4, [r5, #20]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001708:	f7ff fb0e 	bl	8000d28 <HAL_TIM_Base_Init>
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800170c:	a908      	add	r1, sp, #32
 800170e:	4628      	mov	r0, r5
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001710:	f8cd 8020 	str.w	r8, [sp, #32]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001714:	f7ff f971 	bl	80009fa <HAL_TIM_ConfigClockSource>
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001718:	a906      	add	r1, sp, #24
 800171a:	4628      	mov	r0, r5
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800171c:	9406      	str	r4, [sp, #24]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800171e:	9407      	str	r4, [sp, #28]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001720:	f7ff fb1c 	bl	8000d5c <HAL_TIMEx_MasterConfigSynchronization>
  huart1.Init.BaudRate = 115200;
 8001724:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
  huart1.Instance = USART1;
 8001728:	484d      	ldr	r0, [pc, #308]	; (8001860 <main+0x284>)
  huart1.Init.BaudRate = 115200;
 800172a:	494e      	ldr	r1, [pc, #312]	; (8001864 <main+0x288>)
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800172c:	6084      	str	r4, [r0, #8]
  huart1.Init.BaudRate = 115200;
 800172e:	e880 000a 	stmia.w	r0, {r1, r3}
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001732:	230c      	movs	r3, #12
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001734:	60c4      	str	r4, [r0, #12]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001736:	6143      	str	r3, [r0, #20]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001738:	6104      	str	r4, [r0, #16]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800173a:	6184      	str	r4, [r0, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800173c:	61c4      	str	r4, [r0, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800173e:	f7ff fbf7 	bl	8000f30 <HAL_UART_Init>
  HAL_TIM_Base_Start_IT(&htim1);
 8001742:	4628      	mov	r0, r5
 8001744:	f7ff f94e 	bl	80009e4 <HAL_TIM_Base_Start_IT>
  KeyInit(Key);
 8001748:	a808      	add	r0, sp, #32
 800174a:	f7ff fde7 	bl	800131c <KeyInit>
  HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_SET);    // LED1 OFF
 800174e:	4632      	mov	r2, r6
 8001750:	2140      	movs	r1, #64	; 0x40
 8001752:	483f      	ldr	r0, [pc, #252]	; (8001850 <main+0x274>)
 8001754:	f7fe fea2 	bl	800049c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_SET);    // LED2 OFF
 8001758:	4632      	mov	r2, r6
 800175a:	4639      	mov	r1, r7
 800175c:	483c      	ldr	r0, [pc, #240]	; (8001850 <main+0x274>)
 800175e:	f7fe fe9d 	bl	800049c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, GPIO_PIN_SET);    // LED3 OFF
 8001762:	4632      	mov	r2, r6
 8001764:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001768:	4839      	ldr	r0, [pc, #228]	; (8001850 <main+0x274>)
 800176a:	f7fe fe97 	bl	800049c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LED4_GPIO_Port, LED4_Pin, GPIO_PIN_SET);    // LED4 OFF
 800176e:	4632      	mov	r2, r6
 8001770:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001774:	4836      	ldr	r0, [pc, #216]	; (8001850 <main+0x274>)
 8001776:	f7fe fe91 	bl	800049c <HAL_GPIO_WritePin>
  DispInit(&Disp);
 800177a:	483b      	ldr	r0, [pc, #236]	; (8001868 <main+0x28c>)
 800177c:	f7ff fcb0 	bl	80010e0 <DispInit>
  LCD_DispInit();
 8001780:	f7ff fe74 	bl	800146c <LCD_DispInit>
  LCD_DispString(0, 5, "Key Code");
 8001784:	4a39      	ldr	r2, [pc, #228]	; (800186c <main+0x290>)
 8001786:	2105      	movs	r1, #5
 8001788:	4620      	mov	r0, r4
 800178a:	f7ff fea7 	bl	80014dc <LCD_DispString>
  int8_t key = -10;
 800178e:	f06f 0609 	mvn.w	r6, #9
      if ( KeyScanFlag == SET)
 8001792:	4f37      	ldr	r7, [pc, #220]	; (8001870 <main+0x294>)
          printf("KEY : %d \r\n", key);
 8001794:	f8df 80dc 	ldr.w	r8, [pc, #220]	; 8001874 <main+0x298>
      __HAL_TIM_DISABLE_IT(&htim1, TIM_IT_UPDATE);        /*** start critical section ***/
 8001798:	682b      	ldr	r3, [r5, #0]
 800179a:	68da      	ldr	r2, [r3, #12]
 800179c:	f022 0201 	bic.w	r2, r2, #1
 80017a0:	60da      	str	r2, [r3, #12]
      if ( KeyScanFlag == SET)
 80017a2:	683a      	ldr	r2, [r7, #0]
 80017a4:	2a01      	cmp	r2, #1
 80017a6:	d107      	bne.n	80017b8 <main+0x1dc>
          __HAL_TIM_ENABLE_IT(&htim1, TIM_IT_UPDATE);     /*** end critical section ***/
 80017a8:	68da      	ldr	r2, [r3, #12]
          KeyScanTask(Key);
 80017aa:	a808      	add	r0, sp, #32
          __HAL_TIM_ENABLE_IT(&htim1, TIM_IT_UPDATE);     /*** end critical section ***/
 80017ac:	f042 0201 	orr.w	r2, r2, #1
 80017b0:	60da      	str	r2, [r3, #12]
          KeyScanFlag = RESET;
 80017b2:	603c      	str	r4, [r7, #0]
          KeyScanTask(Key);
 80017b4:	f7ff fdbe 	bl	8001334 <KeyScanTask>
      __HAL_TIM_ENABLE_IT(&htim1, TIM_IT_UPDATE);         /*** end critical section ***/
 80017b8:	682a      	ldr	r2, [r5, #0]
      if( KeyHit(Key) )
 80017ba:	a808      	add	r0, sp, #32
      __HAL_TIM_ENABLE_IT(&htim1, TIM_IT_UPDATE);         /*** end critical section ***/
 80017bc:	68d3      	ldr	r3, [r2, #12]
 80017be:	f043 0301 	orr.w	r3, r3, #1
 80017c2:	60d3      	str	r3, [r2, #12]
      if( KeyHit(Key) )
 80017c4:	f7ff fd95 	bl	80012f2 <KeyHit>
 80017c8:	b1a8      	cbz	r0, 80017f6 <main+0x21a>
          key = KeyGetKey(Key);
 80017ca:	a808      	add	r0, sp, #32
 80017cc:	f7ff fd96 	bl	80012fc <KeyGetKey>
 80017d0:	b246      	sxtb	r6, r0
          switch(key)
 80017d2:	280b      	cmp	r0, #11
 80017d4:	d80b      	bhi.n	80017ee <main+0x212>
 80017d6:	e8df f000 	tbb	[pc, r0]
 80017da:	2706      	.short	0x2706
 80017dc:	27062c29 	.word	0x27062c29
 80017e0:	27062c29 	.word	0x27062c29
 80017e4:	2c29      	.short	0x2c29
                  HAL_GPIO_TogglePin(LED1_GPIO_Port, LED1_Pin);
 80017e6:	2140      	movs	r1, #64	; 0x40
                  HAL_GPIO_TogglePin(LED4_GPIO_Port, LED4_Pin);
 80017e8:	4819      	ldr	r0, [pc, #100]	; (8001850 <main+0x274>)
 80017ea:	f7fe fe5c 	bl	80004a6 <HAL_GPIO_TogglePin>
          printf("KEY : %d \r\n", key);
 80017ee:	4631      	mov	r1, r6
 80017f0:	4640      	mov	r0, r8
 80017f2:	f000 f97f 	bl	8001af4 <iprintf>
      if(key >= 10){
 80017f6:	2e09      	cmp	r6, #9
 80017f8:	dd1e      	ble.n	8001838 <main+0x25c>
          dispString[2] = key / 10 + 0x30;
 80017fa:	220a      	movs	r2, #10
 80017fc:	fb96 f3f2 	sdiv	r3, r6, r2
 8001800:	f103 0130 	add.w	r1, r3, #48	; 0x30
          dispString[3] = key % 10 + 0x30;
 8001804:	fb02 6313 	mls	r3, r2, r3, r6
          dispString[2] = key / 10 + 0x30;
 8001808:	f88d 1006 	strb.w	r1, [sp, #6]
          dispString[3] = key % 10 + 0x30;
 800180c:	3330      	adds	r3, #48	; 0x30
      DispStr(&Disp, 0, dispString);
 800180e:	aa01      	add	r2, sp, #4
 8001810:	2100      	movs	r1, #0
 8001812:	4815      	ldr	r0, [pc, #84]	; (8001868 <main+0x28c>)
          dispString[3] = key + 0x30;    // ASCII Code of '0' : 0x30
 8001814:	f88d 3007 	strb.w	r3, [sp, #7]
      DispStr(&Disp, 0, dispString);
 8001818:	f7ff fccc 	bl	80011b4 <DispStr>
      LCD_DispString(0, 0, dispString);
 800181c:	2100      	movs	r1, #0
 800181e:	aa01      	add	r2, sp, #4
 8001820:	4608      	mov	r0, r1
 8001822:	f7ff fe5b 	bl	80014dc <LCD_DispString>
      __HAL_TIM_DISABLE_IT(&htim1, TIM_IT_UPDATE);        /*** start critical section ***/
 8001826:	e7b7      	b.n	8001798 <main+0x1bc>
                  HAL_GPIO_TogglePin(LED2_GPIO_Port, LED2_Pin);
 8001828:	2180      	movs	r1, #128	; 0x80
 800182a:	e7dd      	b.n	80017e8 <main+0x20c>
                  HAL_GPIO_TogglePin(LED3_GPIO_Port, LED3_Pin);
 800182c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001830:	e7da      	b.n	80017e8 <main+0x20c>
                  HAL_GPIO_TogglePin(LED4_GPIO_Port, LED4_Pin);
 8001832:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001836:	e7d7      	b.n	80017e8 <main+0x20c>
          dispString[2] = 0x20;          // 0x20: Space
 8001838:	2320      	movs	r3, #32
 800183a:	f88d 3006 	strb.w	r3, [sp, #6]
          dispString[3] = key + 0x30;    // ASCII Code of '0' : 0x30
 800183e:	f106 0330 	add.w	r3, r6, #48	; 0x30
 8001842:	e7e4      	b.n	800180e <main+0x232>
 8001844:	40021000 	.word	0x40021000
 8001848:	40011000 	.word	0x40011000
 800184c:	40010800 	.word	0x40010800
 8001850:	40010c00 	.word	0x40010c00
 8001854:	40011400 	.word	0x40011400
 8001858:	200000ec 	.word	0x200000ec
 800185c:	40012c00 	.word	0x40012c00
 8001860:	200000ac 	.word	0x200000ac
 8001864:	40013800 	.word	0x40013800
 8001868:	200000a4 	.word	0x200000a4
 800186c:	0800297f 	.word	0x0800297f
 8001870:	2000008c 	.word	0x2000008c
 8001874:	08002988 	.word	0x08002988

08001878 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001878:	4b0e      	ldr	r3, [pc, #56]	; (80018b4 <HAL_MspInit+0x3c>)
{
 800187a:	b082      	sub	sp, #8
  __HAL_RCC_AFIO_CLK_ENABLE();
 800187c:	699a      	ldr	r2, [r3, #24]
 800187e:	f042 0201 	orr.w	r2, r2, #1
 8001882:	619a      	str	r2, [r3, #24]
 8001884:	699a      	ldr	r2, [r3, #24]
 8001886:	f002 0201 	and.w	r2, r2, #1
 800188a:	9200      	str	r2, [sp, #0]
 800188c:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 800188e:	69da      	ldr	r2, [r3, #28]
 8001890:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001894:	61da      	str	r2, [r3, #28]
 8001896:	69db      	ldr	r3, [r3, #28]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001898:	4a07      	ldr	r2, [pc, #28]	; (80018b8 <HAL_MspInit+0x40>)
  __HAL_RCC_PWR_CLK_ENABLE();
 800189a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800189e:	9301      	str	r3, [sp, #4]
 80018a0:	9b01      	ldr	r3, [sp, #4]
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80018a2:	6853      	ldr	r3, [r2, #4]
 80018a4:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80018a8:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80018ac:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80018ae:	b002      	add	sp, #8
 80018b0:	4770      	bx	lr
 80018b2:	bf00      	nop
 80018b4:	40021000 	.word	0x40021000
 80018b8:	40010000 	.word	0x40010000

080018bc <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80018bc:	b507      	push	{r0, r1, r2, lr}
  if(htim_base->Instance==TIM1)
 80018be:	4b0d      	ldr	r3, [pc, #52]	; (80018f4 <HAL_TIM_Base_MspInit+0x38>)
 80018c0:	6802      	ldr	r2, [r0, #0]
 80018c2:	429a      	cmp	r2, r3
 80018c4:	d112      	bne.n	80018ec <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80018c6:	f503 4364 	add.w	r3, r3, #58368	; 0xe400
 80018ca:	699a      	ldr	r2, [r3, #24]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_IRQn, 0, 0);
 80018cc:	2019      	movs	r0, #25
    __HAL_RCC_TIM1_CLK_ENABLE();
 80018ce:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80018d2:	619a      	str	r2, [r3, #24]
    HAL_NVIC_SetPriority(TIM1_UP_IRQn, 0, 0);
 80018d4:	2200      	movs	r2, #0
    __HAL_RCC_TIM1_CLK_ENABLE();
 80018d6:	699b      	ldr	r3, [r3, #24]
    HAL_NVIC_SetPriority(TIM1_UP_IRQn, 0, 0);
 80018d8:	4611      	mov	r1, r2
    __HAL_RCC_TIM1_CLK_ENABLE();
 80018da:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80018de:	9301      	str	r3, [sp, #4]
 80018e0:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM1_UP_IRQn, 0, 0);
 80018e2:	f7fe fc9f 	bl	8000224 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 80018e6:	2019      	movs	r0, #25
 80018e8:	f7fe fcd0 	bl	800028c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 80018ec:	b003      	add	sp, #12
 80018ee:	f85d fb04 	ldr.w	pc, [sp], #4
 80018f2:	bf00      	nop
 80018f4:	40012c00 	.word	0x40012c00

080018f8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80018f8:	b510      	push	{r4, lr}
 80018fa:	4604      	mov	r4, r0
 80018fc:	b086      	sub	sp, #24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018fe:	2210      	movs	r2, #16
 8001900:	2100      	movs	r1, #0
 8001902:	a802      	add	r0, sp, #8
 8001904:	f000 f8ee 	bl	8001ae4 <memset>
  if(huart->Instance==USART1)
 8001908:	6822      	ldr	r2, [r4, #0]
 800190a:	4b17      	ldr	r3, [pc, #92]	; (8001968 <HAL_UART_MspInit+0x70>)
 800190c:	429a      	cmp	r2, r3
 800190e:	d128      	bne.n	8001962 <HAL_UART_MspInit+0x6a>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001910:	f503 4358 	add.w	r3, r3, #55296	; 0xd800
 8001914:	699a      	ldr	r2, [r3, #24]
    PA10     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001916:	a902      	add	r1, sp, #8
    __HAL_RCC_USART1_CLK_ENABLE();
 8001918:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800191c:	619a      	str	r2, [r3, #24]
 800191e:	699a      	ldr	r2, [r3, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001920:	4812      	ldr	r0, [pc, #72]	; (800196c <HAL_UART_MspInit+0x74>)
    __HAL_RCC_USART1_CLK_ENABLE();
 8001922:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 8001926:	9200      	str	r2, [sp, #0]
 8001928:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800192a:	699a      	ldr	r2, [r3, #24]
 800192c:	f042 0204 	orr.w	r2, r2, #4
 8001930:	619a      	str	r2, [r3, #24]
 8001932:	699b      	ldr	r3, [r3, #24]
 8001934:	f003 0304 	and.w	r3, r3, #4
 8001938:	9301      	str	r3, [sp, #4]
 800193a:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800193c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001940:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001942:	2302      	movs	r3, #2
 8001944:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001946:	2303      	movs	r3, #3
 8001948:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800194a:	f7fe fcc1 	bl	80002d0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800194e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001952:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001954:	2300      	movs	r3, #0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001956:	a902      	add	r1, sp, #8
 8001958:	4804      	ldr	r0, [pc, #16]	; (800196c <HAL_UART_MspInit+0x74>)
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800195a:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800195c:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800195e:	f7fe fcb7 	bl	80002d0 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8001962:	b006      	add	sp, #24
 8001964:	bd10      	pop	{r4, pc}
 8001966:	bf00      	nop
 8001968:	40013800 	.word	0x40013800
 800196c:	40010800 	.word	0x40010800

08001970 <NMI_Handler>:
 8001970:	4770      	bx	lr

08001972 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001972:	e7fe      	b.n	8001972 <HardFault_Handler>

08001974 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001974:	e7fe      	b.n	8001974 <MemManage_Handler>

08001976 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001976:	e7fe      	b.n	8001976 <BusFault_Handler>

08001978 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001978:	e7fe      	b.n	8001978 <UsageFault_Handler>

0800197a <SVC_Handler>:
 800197a:	4770      	bx	lr

0800197c <DebugMon_Handler>:
 800197c:	4770      	bx	lr

0800197e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800197e:	4770      	bx	lr

08001980 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001980:	f7fe bc1a 	b.w	80001b8 <HAL_IncTick>

08001984 <TIM1_UP_IRQHandler>:
void TIM1_UP_IRQHandler(void)
{
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001984:	4801      	ldr	r0, [pc, #4]	; (800198c <TIM1_UP_IRQHandler+0x8>)
 8001986:	f7ff b8f5 	b.w	8000b74 <HAL_TIM_IRQHandler>
 800198a:	bf00      	nop
 800198c:	200000ec 	.word	0x200000ec

08001990 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001990:	b570      	push	{r4, r5, r6, lr}
 8001992:	460e      	mov	r6, r1
 8001994:	4615      	mov	r5, r2
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001996:	460c      	mov	r4, r1
 8001998:	1ba3      	subs	r3, r4, r6
 800199a:	429d      	cmp	r5, r3
 800199c:	dc01      	bgt.n	80019a2 <_read+0x12>
	{
		*ptr++ = __io_getchar();
	}

return len;
}
 800199e:	4628      	mov	r0, r5
 80019a0:	bd70      	pop	{r4, r5, r6, pc}
		*ptr++ = __io_getchar();
 80019a2:	f3af 8000 	nop.w
 80019a6:	f804 0b01 	strb.w	r0, [r4], #1
 80019aa:	e7f5      	b.n	8001998 <_read+0x8>

080019ac <_sbrk>:
	}
	return len;
}

caddr_t _sbrk(int incr)
{
 80019ac:	b508      	push	{r3, lr}
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 80019ae:	4b0a      	ldr	r3, [pc, #40]	; (80019d8 <_sbrk+0x2c>)
{
 80019b0:	4602      	mov	r2, r0
	if (heap_end == 0)
 80019b2:	6819      	ldr	r1, [r3, #0]
 80019b4:	b909      	cbnz	r1, 80019ba <_sbrk+0xe>
		heap_end = &end;
 80019b6:	4909      	ldr	r1, [pc, #36]	; (80019dc <_sbrk+0x30>)
 80019b8:	6019      	str	r1, [r3, #0]

	prev_heap_end = heap_end;
	if (heap_end + incr > stack_ptr)
 80019ba:	4669      	mov	r1, sp
	prev_heap_end = heap_end;
 80019bc:	6818      	ldr	r0, [r3, #0]
	if (heap_end + incr > stack_ptr)
 80019be:	4402      	add	r2, r0
 80019c0:	428a      	cmp	r2, r1
 80019c2:	d906      	bls.n	80019d2 <_sbrk+0x26>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 80019c4:	f000 f864 	bl	8001a90 <__errno>
 80019c8:	230c      	movs	r3, #12
 80019ca:	6003      	str	r3, [r0, #0]
		return (caddr_t) -1;
 80019cc:	f04f 30ff 	mov.w	r0, #4294967295
 80019d0:	bd08      	pop	{r3, pc}
	}

	heap_end += incr;
 80019d2:	601a      	str	r2, [r3, #0]

	return (caddr_t) prev_heap_end;
}
 80019d4:	bd08      	pop	{r3, pc}
 80019d6:	bf00      	nop
 80019d8:	20000090 	.word	0x20000090
 80019dc:	20000130 	.word	0x20000130

080019e0 <_close>:

int _close(int file)
{
	return -1;
}
 80019e0:	f04f 30ff 	mov.w	r0, #4294967295
 80019e4:	4770      	bx	lr

080019e6 <_fstat>:


int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
 80019e6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
	return 0;
}
 80019ea:	2000      	movs	r0, #0
	st->st_mode = S_IFCHR;
 80019ec:	604b      	str	r3, [r1, #4]
}
 80019ee:	4770      	bx	lr

080019f0 <_isatty>:

int _isatty(int file)
{
	return 1;
}
 80019f0:	2001      	movs	r0, #1
 80019f2:	4770      	bx	lr

080019f4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
	return 0;
}
 80019f4:	2000      	movs	r0, #0
 80019f6:	4770      	bx	lr

080019f8 <SystemInit>:
  */
void SystemInit (void)
{
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 80019f8:	4b0f      	ldr	r3, [pc, #60]	; (8001a38 <SystemInit+0x40>)
 80019fa:	681a      	ldr	r2, [r3, #0]
 80019fc:	f042 0201 	orr.w	r2, r2, #1
 8001a00:	601a      	str	r2, [r3, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 8001a02:	6859      	ldr	r1, [r3, #4]
 8001a04:	4a0d      	ldr	r2, [pc, #52]	; (8001a3c <SystemInit+0x44>)
 8001a06:	400a      	ands	r2, r1
 8001a08:	605a      	str	r2, [r3, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8001a0a:	681a      	ldr	r2, [r3, #0]
 8001a0c:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 8001a10:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8001a14:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001a16:	681a      	ldr	r2, [r3, #0]
 8001a18:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001a1c:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8001a1e:	685a      	ldr	r2, [r3, #4]
 8001a20:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
 8001a24:	605a      	str	r2, [r3, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 8001a26:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8001a2a:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8001a2c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001a30:	4b03      	ldr	r3, [pc, #12]	; (8001a40 <SystemInit+0x48>)
 8001a32:	609a      	str	r2, [r3, #8]
 8001a34:	4770      	bx	lr
 8001a36:	bf00      	nop
 8001a38:	40021000 	.word	0x40021000
 8001a3c:	f8ff0000 	.word	0xf8ff0000
 8001a40:	e000ed00 	.word	0xe000ed00

08001a44 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8001a44:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8001a46:	e003      	b.n	8001a50 <LoopCopyDataInit>

08001a48 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8001a48:	4b0b      	ldr	r3, [pc, #44]	; (8001a78 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8001a4a:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8001a4c:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8001a4e:	3104      	adds	r1, #4

08001a50 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8001a50:	480a      	ldr	r0, [pc, #40]	; (8001a7c <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8001a52:	4b0b      	ldr	r3, [pc, #44]	; (8001a80 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8001a54:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8001a56:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8001a58:	d3f6      	bcc.n	8001a48 <CopyDataInit>
  ldr r2, =_sbss
 8001a5a:	4a0a      	ldr	r2, [pc, #40]	; (8001a84 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8001a5c:	e002      	b.n	8001a64 <LoopFillZerobss>

08001a5e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8001a5e:	2300      	movs	r3, #0
  str r3, [r2], #4
 8001a60:	f842 3b04 	str.w	r3, [r2], #4

08001a64 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8001a64:	4b08      	ldr	r3, [pc, #32]	; (8001a88 <LoopFillZerobss+0x24>)
  cmp r2, r3
 8001a66:	429a      	cmp	r2, r3
  bcc FillZerobss
 8001a68:	d3f9      	bcc.n	8001a5e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001a6a:	f7ff ffc5 	bl	80019f8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001a6e:	f000 f815 	bl	8001a9c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001a72:	f7ff fdb3 	bl	80015dc <main>
  bx lr
 8001a76:	4770      	bx	lr
  ldr r3, =_sidata
 8001a78:	08002a4c 	.word	0x08002a4c
  ldr r0, =_sdata
 8001a7c:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8001a80:	20000070 	.word	0x20000070
  ldr r2, =_sbss
 8001a84:	20000070 	.word	0x20000070
  ldr r3, = _ebss
 8001a88:	20000130 	.word	0x20000130

08001a8c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001a8c:	e7fe      	b.n	8001a8c <ADC1_2_IRQHandler>
	...

08001a90 <__errno>:
 8001a90:	4b01      	ldr	r3, [pc, #4]	; (8001a98 <__errno+0x8>)
 8001a92:	6818      	ldr	r0, [r3, #0]
 8001a94:	4770      	bx	lr
 8001a96:	bf00      	nop
 8001a98:	2000000c 	.word	0x2000000c

08001a9c <__libc_init_array>:
 8001a9c:	b570      	push	{r4, r5, r6, lr}
 8001a9e:	2500      	movs	r5, #0
 8001aa0:	4e0c      	ldr	r6, [pc, #48]	; (8001ad4 <__libc_init_array+0x38>)
 8001aa2:	4c0d      	ldr	r4, [pc, #52]	; (8001ad8 <__libc_init_array+0x3c>)
 8001aa4:	1ba4      	subs	r4, r4, r6
 8001aa6:	10a4      	asrs	r4, r4, #2
 8001aa8:	42a5      	cmp	r5, r4
 8001aaa:	d109      	bne.n	8001ac0 <__libc_init_array+0x24>
 8001aac:	f000 ff26 	bl	80028fc <_init>
 8001ab0:	2500      	movs	r5, #0
 8001ab2:	4e0a      	ldr	r6, [pc, #40]	; (8001adc <__libc_init_array+0x40>)
 8001ab4:	4c0a      	ldr	r4, [pc, #40]	; (8001ae0 <__libc_init_array+0x44>)
 8001ab6:	1ba4      	subs	r4, r4, r6
 8001ab8:	10a4      	asrs	r4, r4, #2
 8001aba:	42a5      	cmp	r5, r4
 8001abc:	d105      	bne.n	8001aca <__libc_init_array+0x2e>
 8001abe:	bd70      	pop	{r4, r5, r6, pc}
 8001ac0:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001ac4:	4798      	blx	r3
 8001ac6:	3501      	adds	r5, #1
 8001ac8:	e7ee      	b.n	8001aa8 <__libc_init_array+0xc>
 8001aca:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001ace:	4798      	blx	r3
 8001ad0:	3501      	adds	r5, #1
 8001ad2:	e7f2      	b.n	8001aba <__libc_init_array+0x1e>
 8001ad4:	08002a44 	.word	0x08002a44
 8001ad8:	08002a44 	.word	0x08002a44
 8001adc:	08002a44 	.word	0x08002a44
 8001ae0:	08002a48 	.word	0x08002a48

08001ae4 <memset>:
 8001ae4:	4603      	mov	r3, r0
 8001ae6:	4402      	add	r2, r0
 8001ae8:	4293      	cmp	r3, r2
 8001aea:	d100      	bne.n	8001aee <memset+0xa>
 8001aec:	4770      	bx	lr
 8001aee:	f803 1b01 	strb.w	r1, [r3], #1
 8001af2:	e7f9      	b.n	8001ae8 <memset+0x4>

08001af4 <iprintf>:
 8001af4:	b40f      	push	{r0, r1, r2, r3}
 8001af6:	4b0a      	ldr	r3, [pc, #40]	; (8001b20 <iprintf+0x2c>)
 8001af8:	b513      	push	{r0, r1, r4, lr}
 8001afa:	681c      	ldr	r4, [r3, #0]
 8001afc:	b124      	cbz	r4, 8001b08 <iprintf+0x14>
 8001afe:	69a3      	ldr	r3, [r4, #24]
 8001b00:	b913      	cbnz	r3, 8001b08 <iprintf+0x14>
 8001b02:	4620      	mov	r0, r4
 8001b04:	f000 f84e 	bl	8001ba4 <__sinit>
 8001b08:	ab05      	add	r3, sp, #20
 8001b0a:	9a04      	ldr	r2, [sp, #16]
 8001b0c:	68a1      	ldr	r1, [r4, #8]
 8001b0e:	4620      	mov	r0, r4
 8001b10:	9301      	str	r3, [sp, #4]
 8001b12:	f000 f957 	bl	8001dc4 <_vfiprintf_r>
 8001b16:	b002      	add	sp, #8
 8001b18:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8001b1c:	b004      	add	sp, #16
 8001b1e:	4770      	bx	lr
 8001b20:	2000000c 	.word	0x2000000c

08001b24 <_cleanup_r>:
 8001b24:	4901      	ldr	r1, [pc, #4]	; (8001b2c <_cleanup_r+0x8>)
 8001b26:	f000 b8a9 	b.w	8001c7c <_fwalk_reent>
 8001b2a:	bf00      	nop
 8001b2c:	0800269d 	.word	0x0800269d

08001b30 <std.isra.0>:
 8001b30:	2300      	movs	r3, #0
 8001b32:	b510      	push	{r4, lr}
 8001b34:	4604      	mov	r4, r0
 8001b36:	6003      	str	r3, [r0, #0]
 8001b38:	6043      	str	r3, [r0, #4]
 8001b3a:	6083      	str	r3, [r0, #8]
 8001b3c:	8181      	strh	r1, [r0, #12]
 8001b3e:	6643      	str	r3, [r0, #100]	; 0x64
 8001b40:	81c2      	strh	r2, [r0, #14]
 8001b42:	6103      	str	r3, [r0, #16]
 8001b44:	6143      	str	r3, [r0, #20]
 8001b46:	6183      	str	r3, [r0, #24]
 8001b48:	4619      	mov	r1, r3
 8001b4a:	2208      	movs	r2, #8
 8001b4c:	305c      	adds	r0, #92	; 0x5c
 8001b4e:	f7ff ffc9 	bl	8001ae4 <memset>
 8001b52:	4b05      	ldr	r3, [pc, #20]	; (8001b68 <std.isra.0+0x38>)
 8001b54:	6224      	str	r4, [r4, #32]
 8001b56:	6263      	str	r3, [r4, #36]	; 0x24
 8001b58:	4b04      	ldr	r3, [pc, #16]	; (8001b6c <std.isra.0+0x3c>)
 8001b5a:	62a3      	str	r3, [r4, #40]	; 0x28
 8001b5c:	4b04      	ldr	r3, [pc, #16]	; (8001b70 <std.isra.0+0x40>)
 8001b5e:	62e3      	str	r3, [r4, #44]	; 0x2c
 8001b60:	4b04      	ldr	r3, [pc, #16]	; (8001b74 <std.isra.0+0x44>)
 8001b62:	6323      	str	r3, [r4, #48]	; 0x30
 8001b64:	bd10      	pop	{r4, pc}
 8001b66:	bf00      	nop
 8001b68:	08002341 	.word	0x08002341
 8001b6c:	08002363 	.word	0x08002363
 8001b70:	0800239b 	.word	0x0800239b
 8001b74:	080023bf 	.word	0x080023bf

08001b78 <__sfmoreglue>:
 8001b78:	b570      	push	{r4, r5, r6, lr}
 8001b7a:	2568      	movs	r5, #104	; 0x68
 8001b7c:	1e4a      	subs	r2, r1, #1
 8001b7e:	4355      	muls	r5, r2
 8001b80:	460e      	mov	r6, r1
 8001b82:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8001b86:	f000 f897 	bl	8001cb8 <_malloc_r>
 8001b8a:	4604      	mov	r4, r0
 8001b8c:	b140      	cbz	r0, 8001ba0 <__sfmoreglue+0x28>
 8001b8e:	2100      	movs	r1, #0
 8001b90:	e880 0042 	stmia.w	r0, {r1, r6}
 8001b94:	300c      	adds	r0, #12
 8001b96:	60a0      	str	r0, [r4, #8]
 8001b98:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8001b9c:	f7ff ffa2 	bl	8001ae4 <memset>
 8001ba0:	4620      	mov	r0, r4
 8001ba2:	bd70      	pop	{r4, r5, r6, pc}

08001ba4 <__sinit>:
 8001ba4:	6983      	ldr	r3, [r0, #24]
 8001ba6:	b510      	push	{r4, lr}
 8001ba8:	4604      	mov	r4, r0
 8001baa:	bb33      	cbnz	r3, 8001bfa <__sinit+0x56>
 8001bac:	6483      	str	r3, [r0, #72]	; 0x48
 8001bae:	64c3      	str	r3, [r0, #76]	; 0x4c
 8001bb0:	6503      	str	r3, [r0, #80]	; 0x50
 8001bb2:	4b12      	ldr	r3, [pc, #72]	; (8001bfc <__sinit+0x58>)
 8001bb4:	4a12      	ldr	r2, [pc, #72]	; (8001c00 <__sinit+0x5c>)
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	6282      	str	r2, [r0, #40]	; 0x28
 8001bba:	4298      	cmp	r0, r3
 8001bbc:	bf04      	itt	eq
 8001bbe:	2301      	moveq	r3, #1
 8001bc0:	6183      	streq	r3, [r0, #24]
 8001bc2:	f000 f81f 	bl	8001c04 <__sfp>
 8001bc6:	6060      	str	r0, [r4, #4]
 8001bc8:	4620      	mov	r0, r4
 8001bca:	f000 f81b 	bl	8001c04 <__sfp>
 8001bce:	60a0      	str	r0, [r4, #8]
 8001bd0:	4620      	mov	r0, r4
 8001bd2:	f000 f817 	bl	8001c04 <__sfp>
 8001bd6:	2200      	movs	r2, #0
 8001bd8:	60e0      	str	r0, [r4, #12]
 8001bda:	2104      	movs	r1, #4
 8001bdc:	6860      	ldr	r0, [r4, #4]
 8001bde:	f7ff ffa7 	bl	8001b30 <std.isra.0>
 8001be2:	2201      	movs	r2, #1
 8001be4:	2109      	movs	r1, #9
 8001be6:	68a0      	ldr	r0, [r4, #8]
 8001be8:	f7ff ffa2 	bl	8001b30 <std.isra.0>
 8001bec:	2202      	movs	r2, #2
 8001bee:	2112      	movs	r1, #18
 8001bf0:	68e0      	ldr	r0, [r4, #12]
 8001bf2:	f7ff ff9d 	bl	8001b30 <std.isra.0>
 8001bf6:	2301      	movs	r3, #1
 8001bf8:	61a3      	str	r3, [r4, #24]
 8001bfa:	bd10      	pop	{r4, pc}
 8001bfc:	080029ac 	.word	0x080029ac
 8001c00:	08001b25 	.word	0x08001b25

08001c04 <__sfp>:
 8001c04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001c06:	4b1c      	ldr	r3, [pc, #112]	; (8001c78 <__sfp+0x74>)
 8001c08:	4607      	mov	r7, r0
 8001c0a:	681e      	ldr	r6, [r3, #0]
 8001c0c:	69b3      	ldr	r3, [r6, #24]
 8001c0e:	b913      	cbnz	r3, 8001c16 <__sfp+0x12>
 8001c10:	4630      	mov	r0, r6
 8001c12:	f7ff ffc7 	bl	8001ba4 <__sinit>
 8001c16:	3648      	adds	r6, #72	; 0x48
 8001c18:	68b4      	ldr	r4, [r6, #8]
 8001c1a:	6873      	ldr	r3, [r6, #4]
 8001c1c:	3b01      	subs	r3, #1
 8001c1e:	d503      	bpl.n	8001c28 <__sfp+0x24>
 8001c20:	6833      	ldr	r3, [r6, #0]
 8001c22:	b133      	cbz	r3, 8001c32 <__sfp+0x2e>
 8001c24:	6836      	ldr	r6, [r6, #0]
 8001c26:	e7f7      	b.n	8001c18 <__sfp+0x14>
 8001c28:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8001c2c:	b16d      	cbz	r5, 8001c4a <__sfp+0x46>
 8001c2e:	3468      	adds	r4, #104	; 0x68
 8001c30:	e7f4      	b.n	8001c1c <__sfp+0x18>
 8001c32:	2104      	movs	r1, #4
 8001c34:	4638      	mov	r0, r7
 8001c36:	f7ff ff9f 	bl	8001b78 <__sfmoreglue>
 8001c3a:	6030      	str	r0, [r6, #0]
 8001c3c:	2800      	cmp	r0, #0
 8001c3e:	d1f1      	bne.n	8001c24 <__sfp+0x20>
 8001c40:	230c      	movs	r3, #12
 8001c42:	4604      	mov	r4, r0
 8001c44:	603b      	str	r3, [r7, #0]
 8001c46:	4620      	mov	r0, r4
 8001c48:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001c4a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001c4e:	81e3      	strh	r3, [r4, #14]
 8001c50:	2301      	movs	r3, #1
 8001c52:	6665      	str	r5, [r4, #100]	; 0x64
 8001c54:	81a3      	strh	r3, [r4, #12]
 8001c56:	6025      	str	r5, [r4, #0]
 8001c58:	60a5      	str	r5, [r4, #8]
 8001c5a:	6065      	str	r5, [r4, #4]
 8001c5c:	6125      	str	r5, [r4, #16]
 8001c5e:	6165      	str	r5, [r4, #20]
 8001c60:	61a5      	str	r5, [r4, #24]
 8001c62:	2208      	movs	r2, #8
 8001c64:	4629      	mov	r1, r5
 8001c66:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8001c6a:	f7ff ff3b 	bl	8001ae4 <memset>
 8001c6e:	6365      	str	r5, [r4, #52]	; 0x34
 8001c70:	63a5      	str	r5, [r4, #56]	; 0x38
 8001c72:	64a5      	str	r5, [r4, #72]	; 0x48
 8001c74:	64e5      	str	r5, [r4, #76]	; 0x4c
 8001c76:	e7e6      	b.n	8001c46 <__sfp+0x42>
 8001c78:	080029ac 	.word	0x080029ac

08001c7c <_fwalk_reent>:
 8001c7c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8001c80:	4680      	mov	r8, r0
 8001c82:	4689      	mov	r9, r1
 8001c84:	2600      	movs	r6, #0
 8001c86:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8001c8a:	b914      	cbnz	r4, 8001c92 <_fwalk_reent+0x16>
 8001c8c:	4630      	mov	r0, r6
 8001c8e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8001c92:	68a5      	ldr	r5, [r4, #8]
 8001c94:	6867      	ldr	r7, [r4, #4]
 8001c96:	3f01      	subs	r7, #1
 8001c98:	d501      	bpl.n	8001c9e <_fwalk_reent+0x22>
 8001c9a:	6824      	ldr	r4, [r4, #0]
 8001c9c:	e7f5      	b.n	8001c8a <_fwalk_reent+0xe>
 8001c9e:	89ab      	ldrh	r3, [r5, #12]
 8001ca0:	2b01      	cmp	r3, #1
 8001ca2:	d907      	bls.n	8001cb4 <_fwalk_reent+0x38>
 8001ca4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8001ca8:	3301      	adds	r3, #1
 8001caa:	d003      	beq.n	8001cb4 <_fwalk_reent+0x38>
 8001cac:	4629      	mov	r1, r5
 8001cae:	4640      	mov	r0, r8
 8001cb0:	47c8      	blx	r9
 8001cb2:	4306      	orrs	r6, r0
 8001cb4:	3568      	adds	r5, #104	; 0x68
 8001cb6:	e7ee      	b.n	8001c96 <_fwalk_reent+0x1a>

08001cb8 <_malloc_r>:
 8001cb8:	b570      	push	{r4, r5, r6, lr}
 8001cba:	1ccd      	adds	r5, r1, #3
 8001cbc:	f025 0503 	bic.w	r5, r5, #3
 8001cc0:	3508      	adds	r5, #8
 8001cc2:	2d0c      	cmp	r5, #12
 8001cc4:	bf38      	it	cc
 8001cc6:	250c      	movcc	r5, #12
 8001cc8:	2d00      	cmp	r5, #0
 8001cca:	4606      	mov	r6, r0
 8001ccc:	db01      	blt.n	8001cd2 <_malloc_r+0x1a>
 8001cce:	42a9      	cmp	r1, r5
 8001cd0:	d903      	bls.n	8001cda <_malloc_r+0x22>
 8001cd2:	230c      	movs	r3, #12
 8001cd4:	6033      	str	r3, [r6, #0]
 8001cd6:	2000      	movs	r0, #0
 8001cd8:	bd70      	pop	{r4, r5, r6, pc}
 8001cda:	f000 fd8d 	bl	80027f8 <__malloc_lock>
 8001cde:	4a23      	ldr	r2, [pc, #140]	; (8001d6c <_malloc_r+0xb4>)
 8001ce0:	6814      	ldr	r4, [r2, #0]
 8001ce2:	4621      	mov	r1, r4
 8001ce4:	b991      	cbnz	r1, 8001d0c <_malloc_r+0x54>
 8001ce6:	4c22      	ldr	r4, [pc, #136]	; (8001d70 <_malloc_r+0xb8>)
 8001ce8:	6823      	ldr	r3, [r4, #0]
 8001cea:	b91b      	cbnz	r3, 8001cf4 <_malloc_r+0x3c>
 8001cec:	4630      	mov	r0, r6
 8001cee:	f000 fb17 	bl	8002320 <_sbrk_r>
 8001cf2:	6020      	str	r0, [r4, #0]
 8001cf4:	4629      	mov	r1, r5
 8001cf6:	4630      	mov	r0, r6
 8001cf8:	f000 fb12 	bl	8002320 <_sbrk_r>
 8001cfc:	1c43      	adds	r3, r0, #1
 8001cfe:	d126      	bne.n	8001d4e <_malloc_r+0x96>
 8001d00:	230c      	movs	r3, #12
 8001d02:	4630      	mov	r0, r6
 8001d04:	6033      	str	r3, [r6, #0]
 8001d06:	f000 fd78 	bl	80027fa <__malloc_unlock>
 8001d0a:	e7e4      	b.n	8001cd6 <_malloc_r+0x1e>
 8001d0c:	680b      	ldr	r3, [r1, #0]
 8001d0e:	1b5b      	subs	r3, r3, r5
 8001d10:	d41a      	bmi.n	8001d48 <_malloc_r+0x90>
 8001d12:	2b0b      	cmp	r3, #11
 8001d14:	d90f      	bls.n	8001d36 <_malloc_r+0x7e>
 8001d16:	600b      	str	r3, [r1, #0]
 8001d18:	18cc      	adds	r4, r1, r3
 8001d1a:	50cd      	str	r5, [r1, r3]
 8001d1c:	4630      	mov	r0, r6
 8001d1e:	f000 fd6c 	bl	80027fa <__malloc_unlock>
 8001d22:	f104 000b 	add.w	r0, r4, #11
 8001d26:	1d23      	adds	r3, r4, #4
 8001d28:	f020 0007 	bic.w	r0, r0, #7
 8001d2c:	1ac3      	subs	r3, r0, r3
 8001d2e:	d01b      	beq.n	8001d68 <_malloc_r+0xb0>
 8001d30:	425a      	negs	r2, r3
 8001d32:	50e2      	str	r2, [r4, r3]
 8001d34:	bd70      	pop	{r4, r5, r6, pc}
 8001d36:	428c      	cmp	r4, r1
 8001d38:	bf0b      	itete	eq
 8001d3a:	6863      	ldreq	r3, [r4, #4]
 8001d3c:	684b      	ldrne	r3, [r1, #4]
 8001d3e:	6013      	streq	r3, [r2, #0]
 8001d40:	6063      	strne	r3, [r4, #4]
 8001d42:	bf18      	it	ne
 8001d44:	460c      	movne	r4, r1
 8001d46:	e7e9      	b.n	8001d1c <_malloc_r+0x64>
 8001d48:	460c      	mov	r4, r1
 8001d4a:	6849      	ldr	r1, [r1, #4]
 8001d4c:	e7ca      	b.n	8001ce4 <_malloc_r+0x2c>
 8001d4e:	1cc4      	adds	r4, r0, #3
 8001d50:	f024 0403 	bic.w	r4, r4, #3
 8001d54:	42a0      	cmp	r0, r4
 8001d56:	d005      	beq.n	8001d64 <_malloc_r+0xac>
 8001d58:	1a21      	subs	r1, r4, r0
 8001d5a:	4630      	mov	r0, r6
 8001d5c:	f000 fae0 	bl	8002320 <_sbrk_r>
 8001d60:	3001      	adds	r0, #1
 8001d62:	d0cd      	beq.n	8001d00 <_malloc_r+0x48>
 8001d64:	6025      	str	r5, [r4, #0]
 8001d66:	e7d9      	b.n	8001d1c <_malloc_r+0x64>
 8001d68:	bd70      	pop	{r4, r5, r6, pc}
 8001d6a:	bf00      	nop
 8001d6c:	20000094 	.word	0x20000094
 8001d70:	20000098 	.word	0x20000098

08001d74 <__sfputc_r>:
 8001d74:	6893      	ldr	r3, [r2, #8]
 8001d76:	b410      	push	{r4}
 8001d78:	3b01      	subs	r3, #1
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	6093      	str	r3, [r2, #8]
 8001d7e:	da08      	bge.n	8001d92 <__sfputc_r+0x1e>
 8001d80:	6994      	ldr	r4, [r2, #24]
 8001d82:	42a3      	cmp	r3, r4
 8001d84:	db02      	blt.n	8001d8c <__sfputc_r+0x18>
 8001d86:	b2cb      	uxtb	r3, r1
 8001d88:	2b0a      	cmp	r3, #10
 8001d8a:	d102      	bne.n	8001d92 <__sfputc_r+0x1e>
 8001d8c:	bc10      	pop	{r4}
 8001d8e:	f000 bb1b 	b.w	80023c8 <__swbuf_r>
 8001d92:	6813      	ldr	r3, [r2, #0]
 8001d94:	1c58      	adds	r0, r3, #1
 8001d96:	6010      	str	r0, [r2, #0]
 8001d98:	7019      	strb	r1, [r3, #0]
 8001d9a:	b2c8      	uxtb	r0, r1
 8001d9c:	bc10      	pop	{r4}
 8001d9e:	4770      	bx	lr

08001da0 <__sfputs_r>:
 8001da0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001da2:	4606      	mov	r6, r0
 8001da4:	460f      	mov	r7, r1
 8001da6:	4614      	mov	r4, r2
 8001da8:	18d5      	adds	r5, r2, r3
 8001daa:	42ac      	cmp	r4, r5
 8001dac:	d101      	bne.n	8001db2 <__sfputs_r+0x12>
 8001dae:	2000      	movs	r0, #0
 8001db0:	e007      	b.n	8001dc2 <__sfputs_r+0x22>
 8001db2:	463a      	mov	r2, r7
 8001db4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8001db8:	4630      	mov	r0, r6
 8001dba:	f7ff ffdb 	bl	8001d74 <__sfputc_r>
 8001dbe:	1c43      	adds	r3, r0, #1
 8001dc0:	d1f3      	bne.n	8001daa <__sfputs_r+0xa>
 8001dc2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08001dc4 <_vfiprintf_r>:
 8001dc4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001dc8:	b09d      	sub	sp, #116	; 0x74
 8001dca:	460c      	mov	r4, r1
 8001dcc:	4617      	mov	r7, r2
 8001dce:	9303      	str	r3, [sp, #12]
 8001dd0:	4606      	mov	r6, r0
 8001dd2:	b118      	cbz	r0, 8001ddc <_vfiprintf_r+0x18>
 8001dd4:	6983      	ldr	r3, [r0, #24]
 8001dd6:	b90b      	cbnz	r3, 8001ddc <_vfiprintf_r+0x18>
 8001dd8:	f7ff fee4 	bl	8001ba4 <__sinit>
 8001ddc:	4b7c      	ldr	r3, [pc, #496]	; (8001fd0 <_vfiprintf_r+0x20c>)
 8001dde:	429c      	cmp	r4, r3
 8001de0:	d157      	bne.n	8001e92 <_vfiprintf_r+0xce>
 8001de2:	6874      	ldr	r4, [r6, #4]
 8001de4:	89a3      	ldrh	r3, [r4, #12]
 8001de6:	0718      	lsls	r0, r3, #28
 8001de8:	d55d      	bpl.n	8001ea6 <_vfiprintf_r+0xe2>
 8001dea:	6923      	ldr	r3, [r4, #16]
 8001dec:	2b00      	cmp	r3, #0
 8001dee:	d05a      	beq.n	8001ea6 <_vfiprintf_r+0xe2>
 8001df0:	2300      	movs	r3, #0
 8001df2:	9309      	str	r3, [sp, #36]	; 0x24
 8001df4:	2320      	movs	r3, #32
 8001df6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8001dfa:	2330      	movs	r3, #48	; 0x30
 8001dfc:	f04f 0b01 	mov.w	fp, #1
 8001e00:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8001e04:	46b8      	mov	r8, r7
 8001e06:	4645      	mov	r5, r8
 8001e08:	f815 3b01 	ldrb.w	r3, [r5], #1
 8001e0c:	2b00      	cmp	r3, #0
 8001e0e:	d155      	bne.n	8001ebc <_vfiprintf_r+0xf8>
 8001e10:	ebb8 0a07 	subs.w	sl, r8, r7
 8001e14:	d00b      	beq.n	8001e2e <_vfiprintf_r+0x6a>
 8001e16:	4653      	mov	r3, sl
 8001e18:	463a      	mov	r2, r7
 8001e1a:	4621      	mov	r1, r4
 8001e1c:	4630      	mov	r0, r6
 8001e1e:	f7ff ffbf 	bl	8001da0 <__sfputs_r>
 8001e22:	3001      	adds	r0, #1
 8001e24:	f000 80c4 	beq.w	8001fb0 <_vfiprintf_r+0x1ec>
 8001e28:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8001e2a:	4453      	add	r3, sl
 8001e2c:	9309      	str	r3, [sp, #36]	; 0x24
 8001e2e:	f898 3000 	ldrb.w	r3, [r8]
 8001e32:	2b00      	cmp	r3, #0
 8001e34:	f000 80bc 	beq.w	8001fb0 <_vfiprintf_r+0x1ec>
 8001e38:	2300      	movs	r3, #0
 8001e3a:	f04f 32ff 	mov.w	r2, #4294967295
 8001e3e:	9304      	str	r3, [sp, #16]
 8001e40:	9307      	str	r3, [sp, #28]
 8001e42:	9205      	str	r2, [sp, #20]
 8001e44:	9306      	str	r3, [sp, #24]
 8001e46:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8001e4a:	931a      	str	r3, [sp, #104]	; 0x68
 8001e4c:	2205      	movs	r2, #5
 8001e4e:	7829      	ldrb	r1, [r5, #0]
 8001e50:	4860      	ldr	r0, [pc, #384]	; (8001fd4 <_vfiprintf_r+0x210>)
 8001e52:	f000 fcc3 	bl	80027dc <memchr>
 8001e56:	f105 0801 	add.w	r8, r5, #1
 8001e5a:	9b04      	ldr	r3, [sp, #16]
 8001e5c:	2800      	cmp	r0, #0
 8001e5e:	d131      	bne.n	8001ec4 <_vfiprintf_r+0x100>
 8001e60:	06d9      	lsls	r1, r3, #27
 8001e62:	bf44      	itt	mi
 8001e64:	2220      	movmi	r2, #32
 8001e66:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8001e6a:	071a      	lsls	r2, r3, #28
 8001e6c:	bf44      	itt	mi
 8001e6e:	222b      	movmi	r2, #43	; 0x2b
 8001e70:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8001e74:	782a      	ldrb	r2, [r5, #0]
 8001e76:	2a2a      	cmp	r2, #42	; 0x2a
 8001e78:	d02c      	beq.n	8001ed4 <_vfiprintf_r+0x110>
 8001e7a:	2100      	movs	r1, #0
 8001e7c:	200a      	movs	r0, #10
 8001e7e:	9a07      	ldr	r2, [sp, #28]
 8001e80:	46a8      	mov	r8, r5
 8001e82:	f898 3000 	ldrb.w	r3, [r8]
 8001e86:	3501      	adds	r5, #1
 8001e88:	3b30      	subs	r3, #48	; 0x30
 8001e8a:	2b09      	cmp	r3, #9
 8001e8c:	d96d      	bls.n	8001f6a <_vfiprintf_r+0x1a6>
 8001e8e:	b371      	cbz	r1, 8001eee <_vfiprintf_r+0x12a>
 8001e90:	e026      	b.n	8001ee0 <_vfiprintf_r+0x11c>
 8001e92:	4b51      	ldr	r3, [pc, #324]	; (8001fd8 <_vfiprintf_r+0x214>)
 8001e94:	429c      	cmp	r4, r3
 8001e96:	d101      	bne.n	8001e9c <_vfiprintf_r+0xd8>
 8001e98:	68b4      	ldr	r4, [r6, #8]
 8001e9a:	e7a3      	b.n	8001de4 <_vfiprintf_r+0x20>
 8001e9c:	4b4f      	ldr	r3, [pc, #316]	; (8001fdc <_vfiprintf_r+0x218>)
 8001e9e:	429c      	cmp	r4, r3
 8001ea0:	bf08      	it	eq
 8001ea2:	68f4      	ldreq	r4, [r6, #12]
 8001ea4:	e79e      	b.n	8001de4 <_vfiprintf_r+0x20>
 8001ea6:	4621      	mov	r1, r4
 8001ea8:	4630      	mov	r0, r6
 8001eaa:	f000 faf1 	bl	8002490 <__swsetup_r>
 8001eae:	2800      	cmp	r0, #0
 8001eb0:	d09e      	beq.n	8001df0 <_vfiprintf_r+0x2c>
 8001eb2:	f04f 30ff 	mov.w	r0, #4294967295
 8001eb6:	b01d      	add	sp, #116	; 0x74
 8001eb8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001ebc:	2b25      	cmp	r3, #37	; 0x25
 8001ebe:	d0a7      	beq.n	8001e10 <_vfiprintf_r+0x4c>
 8001ec0:	46a8      	mov	r8, r5
 8001ec2:	e7a0      	b.n	8001e06 <_vfiprintf_r+0x42>
 8001ec4:	4a43      	ldr	r2, [pc, #268]	; (8001fd4 <_vfiprintf_r+0x210>)
 8001ec6:	4645      	mov	r5, r8
 8001ec8:	1a80      	subs	r0, r0, r2
 8001eca:	fa0b f000 	lsl.w	r0, fp, r0
 8001ece:	4318      	orrs	r0, r3
 8001ed0:	9004      	str	r0, [sp, #16]
 8001ed2:	e7bb      	b.n	8001e4c <_vfiprintf_r+0x88>
 8001ed4:	9a03      	ldr	r2, [sp, #12]
 8001ed6:	1d11      	adds	r1, r2, #4
 8001ed8:	6812      	ldr	r2, [r2, #0]
 8001eda:	9103      	str	r1, [sp, #12]
 8001edc:	2a00      	cmp	r2, #0
 8001ede:	db01      	blt.n	8001ee4 <_vfiprintf_r+0x120>
 8001ee0:	9207      	str	r2, [sp, #28]
 8001ee2:	e004      	b.n	8001eee <_vfiprintf_r+0x12a>
 8001ee4:	4252      	negs	r2, r2
 8001ee6:	f043 0302 	orr.w	r3, r3, #2
 8001eea:	9207      	str	r2, [sp, #28]
 8001eec:	9304      	str	r3, [sp, #16]
 8001eee:	f898 3000 	ldrb.w	r3, [r8]
 8001ef2:	2b2e      	cmp	r3, #46	; 0x2e
 8001ef4:	d110      	bne.n	8001f18 <_vfiprintf_r+0x154>
 8001ef6:	f898 3001 	ldrb.w	r3, [r8, #1]
 8001efa:	f108 0101 	add.w	r1, r8, #1
 8001efe:	2b2a      	cmp	r3, #42	; 0x2a
 8001f00:	d137      	bne.n	8001f72 <_vfiprintf_r+0x1ae>
 8001f02:	9b03      	ldr	r3, [sp, #12]
 8001f04:	f108 0802 	add.w	r8, r8, #2
 8001f08:	1d1a      	adds	r2, r3, #4
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	9203      	str	r2, [sp, #12]
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	bfb8      	it	lt
 8001f12:	f04f 33ff 	movlt.w	r3, #4294967295
 8001f16:	9305      	str	r3, [sp, #20]
 8001f18:	4d31      	ldr	r5, [pc, #196]	; (8001fe0 <_vfiprintf_r+0x21c>)
 8001f1a:	2203      	movs	r2, #3
 8001f1c:	f898 1000 	ldrb.w	r1, [r8]
 8001f20:	4628      	mov	r0, r5
 8001f22:	f000 fc5b 	bl	80027dc <memchr>
 8001f26:	b140      	cbz	r0, 8001f3a <_vfiprintf_r+0x176>
 8001f28:	2340      	movs	r3, #64	; 0x40
 8001f2a:	1b40      	subs	r0, r0, r5
 8001f2c:	fa03 f000 	lsl.w	r0, r3, r0
 8001f30:	9b04      	ldr	r3, [sp, #16]
 8001f32:	f108 0801 	add.w	r8, r8, #1
 8001f36:	4303      	orrs	r3, r0
 8001f38:	9304      	str	r3, [sp, #16]
 8001f3a:	f898 1000 	ldrb.w	r1, [r8]
 8001f3e:	2206      	movs	r2, #6
 8001f40:	4828      	ldr	r0, [pc, #160]	; (8001fe4 <_vfiprintf_r+0x220>)
 8001f42:	f108 0701 	add.w	r7, r8, #1
 8001f46:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8001f4a:	f000 fc47 	bl	80027dc <memchr>
 8001f4e:	2800      	cmp	r0, #0
 8001f50:	d034      	beq.n	8001fbc <_vfiprintf_r+0x1f8>
 8001f52:	4b25      	ldr	r3, [pc, #148]	; (8001fe8 <_vfiprintf_r+0x224>)
 8001f54:	bb03      	cbnz	r3, 8001f98 <_vfiprintf_r+0x1d4>
 8001f56:	9b03      	ldr	r3, [sp, #12]
 8001f58:	3307      	adds	r3, #7
 8001f5a:	f023 0307 	bic.w	r3, r3, #7
 8001f5e:	3308      	adds	r3, #8
 8001f60:	9303      	str	r3, [sp, #12]
 8001f62:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8001f64:	444b      	add	r3, r9
 8001f66:	9309      	str	r3, [sp, #36]	; 0x24
 8001f68:	e74c      	b.n	8001e04 <_vfiprintf_r+0x40>
 8001f6a:	fb00 3202 	mla	r2, r0, r2, r3
 8001f6e:	2101      	movs	r1, #1
 8001f70:	e786      	b.n	8001e80 <_vfiprintf_r+0xbc>
 8001f72:	2300      	movs	r3, #0
 8001f74:	250a      	movs	r5, #10
 8001f76:	4618      	mov	r0, r3
 8001f78:	9305      	str	r3, [sp, #20]
 8001f7a:	4688      	mov	r8, r1
 8001f7c:	f898 2000 	ldrb.w	r2, [r8]
 8001f80:	3101      	adds	r1, #1
 8001f82:	3a30      	subs	r2, #48	; 0x30
 8001f84:	2a09      	cmp	r2, #9
 8001f86:	d903      	bls.n	8001f90 <_vfiprintf_r+0x1cc>
 8001f88:	2b00      	cmp	r3, #0
 8001f8a:	d0c5      	beq.n	8001f18 <_vfiprintf_r+0x154>
 8001f8c:	9005      	str	r0, [sp, #20]
 8001f8e:	e7c3      	b.n	8001f18 <_vfiprintf_r+0x154>
 8001f90:	fb05 2000 	mla	r0, r5, r0, r2
 8001f94:	2301      	movs	r3, #1
 8001f96:	e7f0      	b.n	8001f7a <_vfiprintf_r+0x1b6>
 8001f98:	ab03      	add	r3, sp, #12
 8001f9a:	9300      	str	r3, [sp, #0]
 8001f9c:	4622      	mov	r2, r4
 8001f9e:	4b13      	ldr	r3, [pc, #76]	; (8001fec <_vfiprintf_r+0x228>)
 8001fa0:	a904      	add	r1, sp, #16
 8001fa2:	4630      	mov	r0, r6
 8001fa4:	f3af 8000 	nop.w
 8001fa8:	f1b0 3fff 	cmp.w	r0, #4294967295
 8001fac:	4681      	mov	r9, r0
 8001fae:	d1d8      	bne.n	8001f62 <_vfiprintf_r+0x19e>
 8001fb0:	89a3      	ldrh	r3, [r4, #12]
 8001fb2:	065b      	lsls	r3, r3, #25
 8001fb4:	f53f af7d 	bmi.w	8001eb2 <_vfiprintf_r+0xee>
 8001fb8:	9809      	ldr	r0, [sp, #36]	; 0x24
 8001fba:	e77c      	b.n	8001eb6 <_vfiprintf_r+0xf2>
 8001fbc:	ab03      	add	r3, sp, #12
 8001fbe:	9300      	str	r3, [sp, #0]
 8001fc0:	4622      	mov	r2, r4
 8001fc2:	4b0a      	ldr	r3, [pc, #40]	; (8001fec <_vfiprintf_r+0x228>)
 8001fc4:	a904      	add	r1, sp, #16
 8001fc6:	4630      	mov	r0, r6
 8001fc8:	f000 f88a 	bl	80020e0 <_printf_i>
 8001fcc:	e7ec      	b.n	8001fa8 <_vfiprintf_r+0x1e4>
 8001fce:	bf00      	nop
 8001fd0:	080029d0 	.word	0x080029d0
 8001fd4:	08002a10 	.word	0x08002a10
 8001fd8:	080029f0 	.word	0x080029f0
 8001fdc:	080029b0 	.word	0x080029b0
 8001fe0:	08002a16 	.word	0x08002a16
 8001fe4:	08002a1a 	.word	0x08002a1a
 8001fe8:	00000000 	.word	0x00000000
 8001fec:	08001da1 	.word	0x08001da1

08001ff0 <_printf_common>:
 8001ff0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001ff4:	4691      	mov	r9, r2
 8001ff6:	461f      	mov	r7, r3
 8001ff8:	688a      	ldr	r2, [r1, #8]
 8001ffa:	690b      	ldr	r3, [r1, #16]
 8001ffc:	4606      	mov	r6, r0
 8001ffe:	4293      	cmp	r3, r2
 8002000:	bfb8      	it	lt
 8002002:	4613      	movlt	r3, r2
 8002004:	f8c9 3000 	str.w	r3, [r9]
 8002008:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800200c:	460c      	mov	r4, r1
 800200e:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8002012:	b112      	cbz	r2, 800201a <_printf_common+0x2a>
 8002014:	3301      	adds	r3, #1
 8002016:	f8c9 3000 	str.w	r3, [r9]
 800201a:	6823      	ldr	r3, [r4, #0]
 800201c:	0699      	lsls	r1, r3, #26
 800201e:	bf42      	ittt	mi
 8002020:	f8d9 3000 	ldrmi.w	r3, [r9]
 8002024:	3302      	addmi	r3, #2
 8002026:	f8c9 3000 	strmi.w	r3, [r9]
 800202a:	6825      	ldr	r5, [r4, #0]
 800202c:	f015 0506 	ands.w	r5, r5, #6
 8002030:	d107      	bne.n	8002042 <_printf_common+0x52>
 8002032:	f104 0a19 	add.w	sl, r4, #25
 8002036:	68e3      	ldr	r3, [r4, #12]
 8002038:	f8d9 2000 	ldr.w	r2, [r9]
 800203c:	1a9b      	subs	r3, r3, r2
 800203e:	429d      	cmp	r5, r3
 8002040:	db2a      	blt.n	8002098 <_printf_common+0xa8>
 8002042:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8002046:	6822      	ldr	r2, [r4, #0]
 8002048:	3300      	adds	r3, #0
 800204a:	bf18      	it	ne
 800204c:	2301      	movne	r3, #1
 800204e:	0692      	lsls	r2, r2, #26
 8002050:	d42f      	bmi.n	80020b2 <_printf_common+0xc2>
 8002052:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8002056:	4639      	mov	r1, r7
 8002058:	4630      	mov	r0, r6
 800205a:	47c0      	blx	r8
 800205c:	3001      	adds	r0, #1
 800205e:	d022      	beq.n	80020a6 <_printf_common+0xb6>
 8002060:	6823      	ldr	r3, [r4, #0]
 8002062:	68e5      	ldr	r5, [r4, #12]
 8002064:	f003 0306 	and.w	r3, r3, #6
 8002068:	2b04      	cmp	r3, #4
 800206a:	bf18      	it	ne
 800206c:	2500      	movne	r5, #0
 800206e:	f8d9 2000 	ldr.w	r2, [r9]
 8002072:	f04f 0900 	mov.w	r9, #0
 8002076:	bf08      	it	eq
 8002078:	1aad      	subeq	r5, r5, r2
 800207a:	68a3      	ldr	r3, [r4, #8]
 800207c:	6922      	ldr	r2, [r4, #16]
 800207e:	bf08      	it	eq
 8002080:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002084:	4293      	cmp	r3, r2
 8002086:	bfc4      	itt	gt
 8002088:	1a9b      	subgt	r3, r3, r2
 800208a:	18ed      	addgt	r5, r5, r3
 800208c:	341a      	adds	r4, #26
 800208e:	454d      	cmp	r5, r9
 8002090:	d11b      	bne.n	80020ca <_printf_common+0xda>
 8002092:	2000      	movs	r0, #0
 8002094:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002098:	2301      	movs	r3, #1
 800209a:	4652      	mov	r2, sl
 800209c:	4639      	mov	r1, r7
 800209e:	4630      	mov	r0, r6
 80020a0:	47c0      	blx	r8
 80020a2:	3001      	adds	r0, #1
 80020a4:	d103      	bne.n	80020ae <_printf_common+0xbe>
 80020a6:	f04f 30ff 	mov.w	r0, #4294967295
 80020aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80020ae:	3501      	adds	r5, #1
 80020b0:	e7c1      	b.n	8002036 <_printf_common+0x46>
 80020b2:	2030      	movs	r0, #48	; 0x30
 80020b4:	18e1      	adds	r1, r4, r3
 80020b6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80020ba:	1c5a      	adds	r2, r3, #1
 80020bc:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80020c0:	4422      	add	r2, r4
 80020c2:	3302      	adds	r3, #2
 80020c4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80020c8:	e7c3      	b.n	8002052 <_printf_common+0x62>
 80020ca:	2301      	movs	r3, #1
 80020cc:	4622      	mov	r2, r4
 80020ce:	4639      	mov	r1, r7
 80020d0:	4630      	mov	r0, r6
 80020d2:	47c0      	blx	r8
 80020d4:	3001      	adds	r0, #1
 80020d6:	d0e6      	beq.n	80020a6 <_printf_common+0xb6>
 80020d8:	f109 0901 	add.w	r9, r9, #1
 80020dc:	e7d7      	b.n	800208e <_printf_common+0x9e>
	...

080020e0 <_printf_i>:
 80020e0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80020e4:	4617      	mov	r7, r2
 80020e6:	7e0a      	ldrb	r2, [r1, #24]
 80020e8:	b085      	sub	sp, #20
 80020ea:	2a6e      	cmp	r2, #110	; 0x6e
 80020ec:	4698      	mov	r8, r3
 80020ee:	4606      	mov	r6, r0
 80020f0:	460c      	mov	r4, r1
 80020f2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80020f4:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 80020f8:	f000 80bc 	beq.w	8002274 <_printf_i+0x194>
 80020fc:	d81a      	bhi.n	8002134 <_printf_i+0x54>
 80020fe:	2a63      	cmp	r2, #99	; 0x63
 8002100:	d02e      	beq.n	8002160 <_printf_i+0x80>
 8002102:	d80a      	bhi.n	800211a <_printf_i+0x3a>
 8002104:	2a00      	cmp	r2, #0
 8002106:	f000 80c8 	beq.w	800229a <_printf_i+0x1ba>
 800210a:	2a58      	cmp	r2, #88	; 0x58
 800210c:	f000 808a 	beq.w	8002224 <_printf_i+0x144>
 8002110:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002114:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 8002118:	e02a      	b.n	8002170 <_printf_i+0x90>
 800211a:	2a64      	cmp	r2, #100	; 0x64
 800211c:	d001      	beq.n	8002122 <_printf_i+0x42>
 800211e:	2a69      	cmp	r2, #105	; 0x69
 8002120:	d1f6      	bne.n	8002110 <_printf_i+0x30>
 8002122:	6821      	ldr	r1, [r4, #0]
 8002124:	681a      	ldr	r2, [r3, #0]
 8002126:	f011 0f80 	tst.w	r1, #128	; 0x80
 800212a:	d023      	beq.n	8002174 <_printf_i+0x94>
 800212c:	1d11      	adds	r1, r2, #4
 800212e:	6019      	str	r1, [r3, #0]
 8002130:	6813      	ldr	r3, [r2, #0]
 8002132:	e027      	b.n	8002184 <_printf_i+0xa4>
 8002134:	2a73      	cmp	r2, #115	; 0x73
 8002136:	f000 80b4 	beq.w	80022a2 <_printf_i+0x1c2>
 800213a:	d808      	bhi.n	800214e <_printf_i+0x6e>
 800213c:	2a6f      	cmp	r2, #111	; 0x6f
 800213e:	d02a      	beq.n	8002196 <_printf_i+0xb6>
 8002140:	2a70      	cmp	r2, #112	; 0x70
 8002142:	d1e5      	bne.n	8002110 <_printf_i+0x30>
 8002144:	680a      	ldr	r2, [r1, #0]
 8002146:	f042 0220 	orr.w	r2, r2, #32
 800214a:	600a      	str	r2, [r1, #0]
 800214c:	e003      	b.n	8002156 <_printf_i+0x76>
 800214e:	2a75      	cmp	r2, #117	; 0x75
 8002150:	d021      	beq.n	8002196 <_printf_i+0xb6>
 8002152:	2a78      	cmp	r2, #120	; 0x78
 8002154:	d1dc      	bne.n	8002110 <_printf_i+0x30>
 8002156:	2278      	movs	r2, #120	; 0x78
 8002158:	496f      	ldr	r1, [pc, #444]	; (8002318 <_printf_i+0x238>)
 800215a:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 800215e:	e064      	b.n	800222a <_printf_i+0x14a>
 8002160:	681a      	ldr	r2, [r3, #0]
 8002162:	f101 0542 	add.w	r5, r1, #66	; 0x42
 8002166:	1d11      	adds	r1, r2, #4
 8002168:	6019      	str	r1, [r3, #0]
 800216a:	6813      	ldr	r3, [r2, #0]
 800216c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8002170:	2301      	movs	r3, #1
 8002172:	e0a3      	b.n	80022bc <_printf_i+0x1dc>
 8002174:	f011 0f40 	tst.w	r1, #64	; 0x40
 8002178:	f102 0104 	add.w	r1, r2, #4
 800217c:	6019      	str	r1, [r3, #0]
 800217e:	d0d7      	beq.n	8002130 <_printf_i+0x50>
 8002180:	f9b2 3000 	ldrsh.w	r3, [r2]
 8002184:	2b00      	cmp	r3, #0
 8002186:	da03      	bge.n	8002190 <_printf_i+0xb0>
 8002188:	222d      	movs	r2, #45	; 0x2d
 800218a:	425b      	negs	r3, r3
 800218c:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8002190:	4962      	ldr	r1, [pc, #392]	; (800231c <_printf_i+0x23c>)
 8002192:	220a      	movs	r2, #10
 8002194:	e017      	b.n	80021c6 <_printf_i+0xe6>
 8002196:	6820      	ldr	r0, [r4, #0]
 8002198:	6819      	ldr	r1, [r3, #0]
 800219a:	f010 0f80 	tst.w	r0, #128	; 0x80
 800219e:	d003      	beq.n	80021a8 <_printf_i+0xc8>
 80021a0:	1d08      	adds	r0, r1, #4
 80021a2:	6018      	str	r0, [r3, #0]
 80021a4:	680b      	ldr	r3, [r1, #0]
 80021a6:	e006      	b.n	80021b6 <_printf_i+0xd6>
 80021a8:	f010 0f40 	tst.w	r0, #64	; 0x40
 80021ac:	f101 0004 	add.w	r0, r1, #4
 80021b0:	6018      	str	r0, [r3, #0]
 80021b2:	d0f7      	beq.n	80021a4 <_printf_i+0xc4>
 80021b4:	880b      	ldrh	r3, [r1, #0]
 80021b6:	2a6f      	cmp	r2, #111	; 0x6f
 80021b8:	bf14      	ite	ne
 80021ba:	220a      	movne	r2, #10
 80021bc:	2208      	moveq	r2, #8
 80021be:	4957      	ldr	r1, [pc, #348]	; (800231c <_printf_i+0x23c>)
 80021c0:	2000      	movs	r0, #0
 80021c2:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 80021c6:	6865      	ldr	r5, [r4, #4]
 80021c8:	2d00      	cmp	r5, #0
 80021ca:	60a5      	str	r5, [r4, #8]
 80021cc:	f2c0 809c 	blt.w	8002308 <_printf_i+0x228>
 80021d0:	6820      	ldr	r0, [r4, #0]
 80021d2:	f020 0004 	bic.w	r0, r0, #4
 80021d6:	6020      	str	r0, [r4, #0]
 80021d8:	2b00      	cmp	r3, #0
 80021da:	d13f      	bne.n	800225c <_printf_i+0x17c>
 80021dc:	2d00      	cmp	r5, #0
 80021de:	f040 8095 	bne.w	800230c <_printf_i+0x22c>
 80021e2:	4675      	mov	r5, lr
 80021e4:	2a08      	cmp	r2, #8
 80021e6:	d10b      	bne.n	8002200 <_printf_i+0x120>
 80021e8:	6823      	ldr	r3, [r4, #0]
 80021ea:	07da      	lsls	r2, r3, #31
 80021ec:	d508      	bpl.n	8002200 <_printf_i+0x120>
 80021ee:	6923      	ldr	r3, [r4, #16]
 80021f0:	6862      	ldr	r2, [r4, #4]
 80021f2:	429a      	cmp	r2, r3
 80021f4:	bfde      	ittt	le
 80021f6:	2330      	movle	r3, #48	; 0x30
 80021f8:	f805 3c01 	strble.w	r3, [r5, #-1]
 80021fc:	f105 35ff 	addle.w	r5, r5, #4294967295
 8002200:	ebae 0305 	sub.w	r3, lr, r5
 8002204:	6123      	str	r3, [r4, #16]
 8002206:	f8cd 8000 	str.w	r8, [sp]
 800220a:	463b      	mov	r3, r7
 800220c:	aa03      	add	r2, sp, #12
 800220e:	4621      	mov	r1, r4
 8002210:	4630      	mov	r0, r6
 8002212:	f7ff feed 	bl	8001ff0 <_printf_common>
 8002216:	3001      	adds	r0, #1
 8002218:	d155      	bne.n	80022c6 <_printf_i+0x1e6>
 800221a:	f04f 30ff 	mov.w	r0, #4294967295
 800221e:	b005      	add	sp, #20
 8002220:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8002224:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 8002228:	493c      	ldr	r1, [pc, #240]	; (800231c <_printf_i+0x23c>)
 800222a:	6822      	ldr	r2, [r4, #0]
 800222c:	6818      	ldr	r0, [r3, #0]
 800222e:	f012 0f80 	tst.w	r2, #128	; 0x80
 8002232:	f100 0504 	add.w	r5, r0, #4
 8002236:	601d      	str	r5, [r3, #0]
 8002238:	d001      	beq.n	800223e <_printf_i+0x15e>
 800223a:	6803      	ldr	r3, [r0, #0]
 800223c:	e002      	b.n	8002244 <_printf_i+0x164>
 800223e:	0655      	lsls	r5, r2, #25
 8002240:	d5fb      	bpl.n	800223a <_printf_i+0x15a>
 8002242:	8803      	ldrh	r3, [r0, #0]
 8002244:	07d0      	lsls	r0, r2, #31
 8002246:	bf44      	itt	mi
 8002248:	f042 0220 	orrmi.w	r2, r2, #32
 800224c:	6022      	strmi	r2, [r4, #0]
 800224e:	b91b      	cbnz	r3, 8002258 <_printf_i+0x178>
 8002250:	6822      	ldr	r2, [r4, #0]
 8002252:	f022 0220 	bic.w	r2, r2, #32
 8002256:	6022      	str	r2, [r4, #0]
 8002258:	2210      	movs	r2, #16
 800225a:	e7b1      	b.n	80021c0 <_printf_i+0xe0>
 800225c:	4675      	mov	r5, lr
 800225e:	fbb3 f0f2 	udiv	r0, r3, r2
 8002262:	fb02 3310 	mls	r3, r2, r0, r3
 8002266:	5ccb      	ldrb	r3, [r1, r3]
 8002268:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800226c:	4603      	mov	r3, r0
 800226e:	2800      	cmp	r0, #0
 8002270:	d1f5      	bne.n	800225e <_printf_i+0x17e>
 8002272:	e7b7      	b.n	80021e4 <_printf_i+0x104>
 8002274:	6808      	ldr	r0, [r1, #0]
 8002276:	681a      	ldr	r2, [r3, #0]
 8002278:	f010 0f80 	tst.w	r0, #128	; 0x80
 800227c:	6949      	ldr	r1, [r1, #20]
 800227e:	d004      	beq.n	800228a <_printf_i+0x1aa>
 8002280:	1d10      	adds	r0, r2, #4
 8002282:	6018      	str	r0, [r3, #0]
 8002284:	6813      	ldr	r3, [r2, #0]
 8002286:	6019      	str	r1, [r3, #0]
 8002288:	e007      	b.n	800229a <_printf_i+0x1ba>
 800228a:	f010 0f40 	tst.w	r0, #64	; 0x40
 800228e:	f102 0004 	add.w	r0, r2, #4
 8002292:	6018      	str	r0, [r3, #0]
 8002294:	6813      	ldr	r3, [r2, #0]
 8002296:	d0f6      	beq.n	8002286 <_printf_i+0x1a6>
 8002298:	8019      	strh	r1, [r3, #0]
 800229a:	2300      	movs	r3, #0
 800229c:	4675      	mov	r5, lr
 800229e:	6123      	str	r3, [r4, #16]
 80022a0:	e7b1      	b.n	8002206 <_printf_i+0x126>
 80022a2:	681a      	ldr	r2, [r3, #0]
 80022a4:	1d11      	adds	r1, r2, #4
 80022a6:	6019      	str	r1, [r3, #0]
 80022a8:	6815      	ldr	r5, [r2, #0]
 80022aa:	2100      	movs	r1, #0
 80022ac:	6862      	ldr	r2, [r4, #4]
 80022ae:	4628      	mov	r0, r5
 80022b0:	f000 fa94 	bl	80027dc <memchr>
 80022b4:	b108      	cbz	r0, 80022ba <_printf_i+0x1da>
 80022b6:	1b40      	subs	r0, r0, r5
 80022b8:	6060      	str	r0, [r4, #4]
 80022ba:	6863      	ldr	r3, [r4, #4]
 80022bc:	6123      	str	r3, [r4, #16]
 80022be:	2300      	movs	r3, #0
 80022c0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80022c4:	e79f      	b.n	8002206 <_printf_i+0x126>
 80022c6:	6923      	ldr	r3, [r4, #16]
 80022c8:	462a      	mov	r2, r5
 80022ca:	4639      	mov	r1, r7
 80022cc:	4630      	mov	r0, r6
 80022ce:	47c0      	blx	r8
 80022d0:	3001      	adds	r0, #1
 80022d2:	d0a2      	beq.n	800221a <_printf_i+0x13a>
 80022d4:	6823      	ldr	r3, [r4, #0]
 80022d6:	079b      	lsls	r3, r3, #30
 80022d8:	d507      	bpl.n	80022ea <_printf_i+0x20a>
 80022da:	2500      	movs	r5, #0
 80022dc:	f104 0919 	add.w	r9, r4, #25
 80022e0:	68e3      	ldr	r3, [r4, #12]
 80022e2:	9a03      	ldr	r2, [sp, #12]
 80022e4:	1a9b      	subs	r3, r3, r2
 80022e6:	429d      	cmp	r5, r3
 80022e8:	db05      	blt.n	80022f6 <_printf_i+0x216>
 80022ea:	68e0      	ldr	r0, [r4, #12]
 80022ec:	9b03      	ldr	r3, [sp, #12]
 80022ee:	4298      	cmp	r0, r3
 80022f0:	bfb8      	it	lt
 80022f2:	4618      	movlt	r0, r3
 80022f4:	e793      	b.n	800221e <_printf_i+0x13e>
 80022f6:	2301      	movs	r3, #1
 80022f8:	464a      	mov	r2, r9
 80022fa:	4639      	mov	r1, r7
 80022fc:	4630      	mov	r0, r6
 80022fe:	47c0      	blx	r8
 8002300:	3001      	adds	r0, #1
 8002302:	d08a      	beq.n	800221a <_printf_i+0x13a>
 8002304:	3501      	adds	r5, #1
 8002306:	e7eb      	b.n	80022e0 <_printf_i+0x200>
 8002308:	2b00      	cmp	r3, #0
 800230a:	d1a7      	bne.n	800225c <_printf_i+0x17c>
 800230c:	780b      	ldrb	r3, [r1, #0]
 800230e:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002312:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8002316:	e765      	b.n	80021e4 <_printf_i+0x104>
 8002318:	08002a32 	.word	0x08002a32
 800231c:	08002a21 	.word	0x08002a21

08002320 <_sbrk_r>:
 8002320:	b538      	push	{r3, r4, r5, lr}
 8002322:	2300      	movs	r3, #0
 8002324:	4c05      	ldr	r4, [pc, #20]	; (800233c <_sbrk_r+0x1c>)
 8002326:	4605      	mov	r5, r0
 8002328:	4608      	mov	r0, r1
 800232a:	6023      	str	r3, [r4, #0]
 800232c:	f7ff fb3e 	bl	80019ac <_sbrk>
 8002330:	1c43      	adds	r3, r0, #1
 8002332:	d102      	bne.n	800233a <_sbrk_r+0x1a>
 8002334:	6823      	ldr	r3, [r4, #0]
 8002336:	b103      	cbz	r3, 800233a <_sbrk_r+0x1a>
 8002338:	602b      	str	r3, [r5, #0]
 800233a:	bd38      	pop	{r3, r4, r5, pc}
 800233c:	2000012c 	.word	0x2000012c

08002340 <__sread>:
 8002340:	b510      	push	{r4, lr}
 8002342:	460c      	mov	r4, r1
 8002344:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002348:	f000 faa4 	bl	8002894 <_read_r>
 800234c:	2800      	cmp	r0, #0
 800234e:	bfab      	itete	ge
 8002350:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8002352:	89a3      	ldrhlt	r3, [r4, #12]
 8002354:	181b      	addge	r3, r3, r0
 8002356:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800235a:	bfac      	ite	ge
 800235c:	6563      	strge	r3, [r4, #84]	; 0x54
 800235e:	81a3      	strhlt	r3, [r4, #12]
 8002360:	bd10      	pop	{r4, pc}

08002362 <__swrite>:
 8002362:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002366:	461f      	mov	r7, r3
 8002368:	898b      	ldrh	r3, [r1, #12]
 800236a:	4605      	mov	r5, r0
 800236c:	05db      	lsls	r3, r3, #23
 800236e:	460c      	mov	r4, r1
 8002370:	4616      	mov	r6, r2
 8002372:	d505      	bpl.n	8002380 <__swrite+0x1e>
 8002374:	2302      	movs	r3, #2
 8002376:	2200      	movs	r2, #0
 8002378:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800237c:	f000 f9b8 	bl	80026f0 <_lseek_r>
 8002380:	89a3      	ldrh	r3, [r4, #12]
 8002382:	4632      	mov	r2, r6
 8002384:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002388:	81a3      	strh	r3, [r4, #12]
 800238a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800238e:	463b      	mov	r3, r7
 8002390:	4628      	mov	r0, r5
 8002392:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8002396:	f000 b869 	b.w	800246c <_write_r>

0800239a <__sseek>:
 800239a:	b510      	push	{r4, lr}
 800239c:	460c      	mov	r4, r1
 800239e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80023a2:	f000 f9a5 	bl	80026f0 <_lseek_r>
 80023a6:	1c43      	adds	r3, r0, #1
 80023a8:	89a3      	ldrh	r3, [r4, #12]
 80023aa:	bf15      	itete	ne
 80023ac:	6560      	strne	r0, [r4, #84]	; 0x54
 80023ae:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80023b2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80023b6:	81a3      	strheq	r3, [r4, #12]
 80023b8:	bf18      	it	ne
 80023ba:	81a3      	strhne	r3, [r4, #12]
 80023bc:	bd10      	pop	{r4, pc}

080023be <__sclose>:
 80023be:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80023c2:	f000 b8d3 	b.w	800256c <_close_r>
	...

080023c8 <__swbuf_r>:
 80023c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80023ca:	460e      	mov	r6, r1
 80023cc:	4614      	mov	r4, r2
 80023ce:	4605      	mov	r5, r0
 80023d0:	b118      	cbz	r0, 80023da <__swbuf_r+0x12>
 80023d2:	6983      	ldr	r3, [r0, #24]
 80023d4:	b90b      	cbnz	r3, 80023da <__swbuf_r+0x12>
 80023d6:	f7ff fbe5 	bl	8001ba4 <__sinit>
 80023da:	4b21      	ldr	r3, [pc, #132]	; (8002460 <__swbuf_r+0x98>)
 80023dc:	429c      	cmp	r4, r3
 80023de:	d12a      	bne.n	8002436 <__swbuf_r+0x6e>
 80023e0:	686c      	ldr	r4, [r5, #4]
 80023e2:	69a3      	ldr	r3, [r4, #24]
 80023e4:	60a3      	str	r3, [r4, #8]
 80023e6:	89a3      	ldrh	r3, [r4, #12]
 80023e8:	071a      	lsls	r2, r3, #28
 80023ea:	d52e      	bpl.n	800244a <__swbuf_r+0x82>
 80023ec:	6923      	ldr	r3, [r4, #16]
 80023ee:	b363      	cbz	r3, 800244a <__swbuf_r+0x82>
 80023f0:	6923      	ldr	r3, [r4, #16]
 80023f2:	6820      	ldr	r0, [r4, #0]
 80023f4:	b2f6      	uxtb	r6, r6
 80023f6:	1ac0      	subs	r0, r0, r3
 80023f8:	6963      	ldr	r3, [r4, #20]
 80023fa:	4637      	mov	r7, r6
 80023fc:	4298      	cmp	r0, r3
 80023fe:	db04      	blt.n	800240a <__swbuf_r+0x42>
 8002400:	4621      	mov	r1, r4
 8002402:	4628      	mov	r0, r5
 8002404:	f000 f94a 	bl	800269c <_fflush_r>
 8002408:	bb28      	cbnz	r0, 8002456 <__swbuf_r+0x8e>
 800240a:	68a3      	ldr	r3, [r4, #8]
 800240c:	3001      	adds	r0, #1
 800240e:	3b01      	subs	r3, #1
 8002410:	60a3      	str	r3, [r4, #8]
 8002412:	6823      	ldr	r3, [r4, #0]
 8002414:	1c5a      	adds	r2, r3, #1
 8002416:	6022      	str	r2, [r4, #0]
 8002418:	701e      	strb	r6, [r3, #0]
 800241a:	6963      	ldr	r3, [r4, #20]
 800241c:	4298      	cmp	r0, r3
 800241e:	d004      	beq.n	800242a <__swbuf_r+0x62>
 8002420:	89a3      	ldrh	r3, [r4, #12]
 8002422:	07db      	lsls	r3, r3, #31
 8002424:	d519      	bpl.n	800245a <__swbuf_r+0x92>
 8002426:	2e0a      	cmp	r6, #10
 8002428:	d117      	bne.n	800245a <__swbuf_r+0x92>
 800242a:	4621      	mov	r1, r4
 800242c:	4628      	mov	r0, r5
 800242e:	f000 f935 	bl	800269c <_fflush_r>
 8002432:	b190      	cbz	r0, 800245a <__swbuf_r+0x92>
 8002434:	e00f      	b.n	8002456 <__swbuf_r+0x8e>
 8002436:	4b0b      	ldr	r3, [pc, #44]	; (8002464 <__swbuf_r+0x9c>)
 8002438:	429c      	cmp	r4, r3
 800243a:	d101      	bne.n	8002440 <__swbuf_r+0x78>
 800243c:	68ac      	ldr	r4, [r5, #8]
 800243e:	e7d0      	b.n	80023e2 <__swbuf_r+0x1a>
 8002440:	4b09      	ldr	r3, [pc, #36]	; (8002468 <__swbuf_r+0xa0>)
 8002442:	429c      	cmp	r4, r3
 8002444:	bf08      	it	eq
 8002446:	68ec      	ldreq	r4, [r5, #12]
 8002448:	e7cb      	b.n	80023e2 <__swbuf_r+0x1a>
 800244a:	4621      	mov	r1, r4
 800244c:	4628      	mov	r0, r5
 800244e:	f000 f81f 	bl	8002490 <__swsetup_r>
 8002452:	2800      	cmp	r0, #0
 8002454:	d0cc      	beq.n	80023f0 <__swbuf_r+0x28>
 8002456:	f04f 37ff 	mov.w	r7, #4294967295
 800245a:	4638      	mov	r0, r7
 800245c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800245e:	bf00      	nop
 8002460:	080029d0 	.word	0x080029d0
 8002464:	080029f0 	.word	0x080029f0
 8002468:	080029b0 	.word	0x080029b0

0800246c <_write_r>:
 800246c:	b538      	push	{r3, r4, r5, lr}
 800246e:	4605      	mov	r5, r0
 8002470:	4608      	mov	r0, r1
 8002472:	4611      	mov	r1, r2
 8002474:	2200      	movs	r2, #0
 8002476:	4c05      	ldr	r4, [pc, #20]	; (800248c <_write_r+0x20>)
 8002478:	6022      	str	r2, [r4, #0]
 800247a:	461a      	mov	r2, r3
 800247c:	f7ff f880 	bl	8001580 <_write>
 8002480:	1c43      	adds	r3, r0, #1
 8002482:	d102      	bne.n	800248a <_write_r+0x1e>
 8002484:	6823      	ldr	r3, [r4, #0]
 8002486:	b103      	cbz	r3, 800248a <_write_r+0x1e>
 8002488:	602b      	str	r3, [r5, #0]
 800248a:	bd38      	pop	{r3, r4, r5, pc}
 800248c:	2000012c 	.word	0x2000012c

08002490 <__swsetup_r>:
 8002490:	4b32      	ldr	r3, [pc, #200]	; (800255c <__swsetup_r+0xcc>)
 8002492:	b570      	push	{r4, r5, r6, lr}
 8002494:	681d      	ldr	r5, [r3, #0]
 8002496:	4606      	mov	r6, r0
 8002498:	460c      	mov	r4, r1
 800249a:	b125      	cbz	r5, 80024a6 <__swsetup_r+0x16>
 800249c:	69ab      	ldr	r3, [r5, #24]
 800249e:	b913      	cbnz	r3, 80024a6 <__swsetup_r+0x16>
 80024a0:	4628      	mov	r0, r5
 80024a2:	f7ff fb7f 	bl	8001ba4 <__sinit>
 80024a6:	4b2e      	ldr	r3, [pc, #184]	; (8002560 <__swsetup_r+0xd0>)
 80024a8:	429c      	cmp	r4, r3
 80024aa:	d10f      	bne.n	80024cc <__swsetup_r+0x3c>
 80024ac:	686c      	ldr	r4, [r5, #4]
 80024ae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80024b2:	b29a      	uxth	r2, r3
 80024b4:	0715      	lsls	r5, r2, #28
 80024b6:	d42c      	bmi.n	8002512 <__swsetup_r+0x82>
 80024b8:	06d0      	lsls	r0, r2, #27
 80024ba:	d411      	bmi.n	80024e0 <__swsetup_r+0x50>
 80024bc:	2209      	movs	r2, #9
 80024be:	6032      	str	r2, [r6, #0]
 80024c0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80024c4:	81a3      	strh	r3, [r4, #12]
 80024c6:	f04f 30ff 	mov.w	r0, #4294967295
 80024ca:	bd70      	pop	{r4, r5, r6, pc}
 80024cc:	4b25      	ldr	r3, [pc, #148]	; (8002564 <__swsetup_r+0xd4>)
 80024ce:	429c      	cmp	r4, r3
 80024d0:	d101      	bne.n	80024d6 <__swsetup_r+0x46>
 80024d2:	68ac      	ldr	r4, [r5, #8]
 80024d4:	e7eb      	b.n	80024ae <__swsetup_r+0x1e>
 80024d6:	4b24      	ldr	r3, [pc, #144]	; (8002568 <__swsetup_r+0xd8>)
 80024d8:	429c      	cmp	r4, r3
 80024da:	bf08      	it	eq
 80024dc:	68ec      	ldreq	r4, [r5, #12]
 80024de:	e7e6      	b.n	80024ae <__swsetup_r+0x1e>
 80024e0:	0751      	lsls	r1, r2, #29
 80024e2:	d512      	bpl.n	800250a <__swsetup_r+0x7a>
 80024e4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80024e6:	b141      	cbz	r1, 80024fa <__swsetup_r+0x6a>
 80024e8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80024ec:	4299      	cmp	r1, r3
 80024ee:	d002      	beq.n	80024f6 <__swsetup_r+0x66>
 80024f0:	4630      	mov	r0, r6
 80024f2:	f000 f983 	bl	80027fc <_free_r>
 80024f6:	2300      	movs	r3, #0
 80024f8:	6363      	str	r3, [r4, #52]	; 0x34
 80024fa:	89a3      	ldrh	r3, [r4, #12]
 80024fc:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8002500:	81a3      	strh	r3, [r4, #12]
 8002502:	2300      	movs	r3, #0
 8002504:	6063      	str	r3, [r4, #4]
 8002506:	6923      	ldr	r3, [r4, #16]
 8002508:	6023      	str	r3, [r4, #0]
 800250a:	89a3      	ldrh	r3, [r4, #12]
 800250c:	f043 0308 	orr.w	r3, r3, #8
 8002510:	81a3      	strh	r3, [r4, #12]
 8002512:	6923      	ldr	r3, [r4, #16]
 8002514:	b94b      	cbnz	r3, 800252a <__swsetup_r+0x9a>
 8002516:	89a3      	ldrh	r3, [r4, #12]
 8002518:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800251c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002520:	d003      	beq.n	800252a <__swsetup_r+0x9a>
 8002522:	4621      	mov	r1, r4
 8002524:	4630      	mov	r0, r6
 8002526:	f000 f919 	bl	800275c <__smakebuf_r>
 800252a:	89a2      	ldrh	r2, [r4, #12]
 800252c:	f012 0301 	ands.w	r3, r2, #1
 8002530:	d00c      	beq.n	800254c <__swsetup_r+0xbc>
 8002532:	2300      	movs	r3, #0
 8002534:	60a3      	str	r3, [r4, #8]
 8002536:	6963      	ldr	r3, [r4, #20]
 8002538:	425b      	negs	r3, r3
 800253a:	61a3      	str	r3, [r4, #24]
 800253c:	6923      	ldr	r3, [r4, #16]
 800253e:	b953      	cbnz	r3, 8002556 <__swsetup_r+0xc6>
 8002540:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002544:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8002548:	d1ba      	bne.n	80024c0 <__swsetup_r+0x30>
 800254a:	bd70      	pop	{r4, r5, r6, pc}
 800254c:	0792      	lsls	r2, r2, #30
 800254e:	bf58      	it	pl
 8002550:	6963      	ldrpl	r3, [r4, #20]
 8002552:	60a3      	str	r3, [r4, #8]
 8002554:	e7f2      	b.n	800253c <__swsetup_r+0xac>
 8002556:	2000      	movs	r0, #0
 8002558:	e7f7      	b.n	800254a <__swsetup_r+0xba>
 800255a:	bf00      	nop
 800255c:	2000000c 	.word	0x2000000c
 8002560:	080029d0 	.word	0x080029d0
 8002564:	080029f0 	.word	0x080029f0
 8002568:	080029b0 	.word	0x080029b0

0800256c <_close_r>:
 800256c:	b538      	push	{r3, r4, r5, lr}
 800256e:	2300      	movs	r3, #0
 8002570:	4c05      	ldr	r4, [pc, #20]	; (8002588 <_close_r+0x1c>)
 8002572:	4605      	mov	r5, r0
 8002574:	4608      	mov	r0, r1
 8002576:	6023      	str	r3, [r4, #0]
 8002578:	f7ff fa32 	bl	80019e0 <_close>
 800257c:	1c43      	adds	r3, r0, #1
 800257e:	d102      	bne.n	8002586 <_close_r+0x1a>
 8002580:	6823      	ldr	r3, [r4, #0]
 8002582:	b103      	cbz	r3, 8002586 <_close_r+0x1a>
 8002584:	602b      	str	r3, [r5, #0]
 8002586:	bd38      	pop	{r3, r4, r5, pc}
 8002588:	2000012c 	.word	0x2000012c

0800258c <__sflush_r>:
 800258c:	898a      	ldrh	r2, [r1, #12]
 800258e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002592:	4605      	mov	r5, r0
 8002594:	0710      	lsls	r0, r2, #28
 8002596:	460c      	mov	r4, r1
 8002598:	d45a      	bmi.n	8002650 <__sflush_r+0xc4>
 800259a:	684b      	ldr	r3, [r1, #4]
 800259c:	2b00      	cmp	r3, #0
 800259e:	dc05      	bgt.n	80025ac <__sflush_r+0x20>
 80025a0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80025a2:	2b00      	cmp	r3, #0
 80025a4:	dc02      	bgt.n	80025ac <__sflush_r+0x20>
 80025a6:	2000      	movs	r0, #0
 80025a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80025ac:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80025ae:	2e00      	cmp	r6, #0
 80025b0:	d0f9      	beq.n	80025a6 <__sflush_r+0x1a>
 80025b2:	2300      	movs	r3, #0
 80025b4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80025b8:	682f      	ldr	r7, [r5, #0]
 80025ba:	602b      	str	r3, [r5, #0]
 80025bc:	d033      	beq.n	8002626 <__sflush_r+0x9a>
 80025be:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80025c0:	89a3      	ldrh	r3, [r4, #12]
 80025c2:	075a      	lsls	r2, r3, #29
 80025c4:	d505      	bpl.n	80025d2 <__sflush_r+0x46>
 80025c6:	6863      	ldr	r3, [r4, #4]
 80025c8:	1ac0      	subs	r0, r0, r3
 80025ca:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80025cc:	b10b      	cbz	r3, 80025d2 <__sflush_r+0x46>
 80025ce:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80025d0:	1ac0      	subs	r0, r0, r3
 80025d2:	2300      	movs	r3, #0
 80025d4:	4602      	mov	r2, r0
 80025d6:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80025d8:	6a21      	ldr	r1, [r4, #32]
 80025da:	4628      	mov	r0, r5
 80025dc:	47b0      	blx	r6
 80025de:	1c43      	adds	r3, r0, #1
 80025e0:	89a3      	ldrh	r3, [r4, #12]
 80025e2:	d106      	bne.n	80025f2 <__sflush_r+0x66>
 80025e4:	6829      	ldr	r1, [r5, #0]
 80025e6:	291d      	cmp	r1, #29
 80025e8:	d84b      	bhi.n	8002682 <__sflush_r+0xf6>
 80025ea:	4a2b      	ldr	r2, [pc, #172]	; (8002698 <__sflush_r+0x10c>)
 80025ec:	40ca      	lsrs	r2, r1
 80025ee:	07d6      	lsls	r6, r2, #31
 80025f0:	d547      	bpl.n	8002682 <__sflush_r+0xf6>
 80025f2:	2200      	movs	r2, #0
 80025f4:	6062      	str	r2, [r4, #4]
 80025f6:	6922      	ldr	r2, [r4, #16]
 80025f8:	04d9      	lsls	r1, r3, #19
 80025fa:	6022      	str	r2, [r4, #0]
 80025fc:	d504      	bpl.n	8002608 <__sflush_r+0x7c>
 80025fe:	1c42      	adds	r2, r0, #1
 8002600:	d101      	bne.n	8002606 <__sflush_r+0x7a>
 8002602:	682b      	ldr	r3, [r5, #0]
 8002604:	b903      	cbnz	r3, 8002608 <__sflush_r+0x7c>
 8002606:	6560      	str	r0, [r4, #84]	; 0x54
 8002608:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800260a:	602f      	str	r7, [r5, #0]
 800260c:	2900      	cmp	r1, #0
 800260e:	d0ca      	beq.n	80025a6 <__sflush_r+0x1a>
 8002610:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8002614:	4299      	cmp	r1, r3
 8002616:	d002      	beq.n	800261e <__sflush_r+0x92>
 8002618:	4628      	mov	r0, r5
 800261a:	f000 f8ef 	bl	80027fc <_free_r>
 800261e:	2000      	movs	r0, #0
 8002620:	6360      	str	r0, [r4, #52]	; 0x34
 8002622:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002626:	6a21      	ldr	r1, [r4, #32]
 8002628:	2301      	movs	r3, #1
 800262a:	4628      	mov	r0, r5
 800262c:	47b0      	blx	r6
 800262e:	1c41      	adds	r1, r0, #1
 8002630:	d1c6      	bne.n	80025c0 <__sflush_r+0x34>
 8002632:	682b      	ldr	r3, [r5, #0]
 8002634:	2b00      	cmp	r3, #0
 8002636:	d0c3      	beq.n	80025c0 <__sflush_r+0x34>
 8002638:	2b1d      	cmp	r3, #29
 800263a:	d001      	beq.n	8002640 <__sflush_r+0xb4>
 800263c:	2b16      	cmp	r3, #22
 800263e:	d101      	bne.n	8002644 <__sflush_r+0xb8>
 8002640:	602f      	str	r7, [r5, #0]
 8002642:	e7b0      	b.n	80025a6 <__sflush_r+0x1a>
 8002644:	89a3      	ldrh	r3, [r4, #12]
 8002646:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800264a:	81a3      	strh	r3, [r4, #12]
 800264c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002650:	690f      	ldr	r7, [r1, #16]
 8002652:	2f00      	cmp	r7, #0
 8002654:	d0a7      	beq.n	80025a6 <__sflush_r+0x1a>
 8002656:	0793      	lsls	r3, r2, #30
 8002658:	bf18      	it	ne
 800265a:	2300      	movne	r3, #0
 800265c:	680e      	ldr	r6, [r1, #0]
 800265e:	bf08      	it	eq
 8002660:	694b      	ldreq	r3, [r1, #20]
 8002662:	eba6 0807 	sub.w	r8, r6, r7
 8002666:	600f      	str	r7, [r1, #0]
 8002668:	608b      	str	r3, [r1, #8]
 800266a:	f1b8 0f00 	cmp.w	r8, #0
 800266e:	dd9a      	ble.n	80025a6 <__sflush_r+0x1a>
 8002670:	4643      	mov	r3, r8
 8002672:	463a      	mov	r2, r7
 8002674:	6a21      	ldr	r1, [r4, #32]
 8002676:	4628      	mov	r0, r5
 8002678:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800267a:	47b0      	blx	r6
 800267c:	2800      	cmp	r0, #0
 800267e:	dc07      	bgt.n	8002690 <__sflush_r+0x104>
 8002680:	89a3      	ldrh	r3, [r4, #12]
 8002682:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002686:	81a3      	strh	r3, [r4, #12]
 8002688:	f04f 30ff 	mov.w	r0, #4294967295
 800268c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002690:	4407      	add	r7, r0
 8002692:	eba8 0800 	sub.w	r8, r8, r0
 8002696:	e7e8      	b.n	800266a <__sflush_r+0xde>
 8002698:	20400001 	.word	0x20400001

0800269c <_fflush_r>:
 800269c:	b538      	push	{r3, r4, r5, lr}
 800269e:	690b      	ldr	r3, [r1, #16]
 80026a0:	4605      	mov	r5, r0
 80026a2:	460c      	mov	r4, r1
 80026a4:	b1db      	cbz	r3, 80026de <_fflush_r+0x42>
 80026a6:	b118      	cbz	r0, 80026b0 <_fflush_r+0x14>
 80026a8:	6983      	ldr	r3, [r0, #24]
 80026aa:	b90b      	cbnz	r3, 80026b0 <_fflush_r+0x14>
 80026ac:	f7ff fa7a 	bl	8001ba4 <__sinit>
 80026b0:	4b0c      	ldr	r3, [pc, #48]	; (80026e4 <_fflush_r+0x48>)
 80026b2:	429c      	cmp	r4, r3
 80026b4:	d109      	bne.n	80026ca <_fflush_r+0x2e>
 80026b6:	686c      	ldr	r4, [r5, #4]
 80026b8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80026bc:	b17b      	cbz	r3, 80026de <_fflush_r+0x42>
 80026be:	4621      	mov	r1, r4
 80026c0:	4628      	mov	r0, r5
 80026c2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80026c6:	f7ff bf61 	b.w	800258c <__sflush_r>
 80026ca:	4b07      	ldr	r3, [pc, #28]	; (80026e8 <_fflush_r+0x4c>)
 80026cc:	429c      	cmp	r4, r3
 80026ce:	d101      	bne.n	80026d4 <_fflush_r+0x38>
 80026d0:	68ac      	ldr	r4, [r5, #8]
 80026d2:	e7f1      	b.n	80026b8 <_fflush_r+0x1c>
 80026d4:	4b05      	ldr	r3, [pc, #20]	; (80026ec <_fflush_r+0x50>)
 80026d6:	429c      	cmp	r4, r3
 80026d8:	bf08      	it	eq
 80026da:	68ec      	ldreq	r4, [r5, #12]
 80026dc:	e7ec      	b.n	80026b8 <_fflush_r+0x1c>
 80026de:	2000      	movs	r0, #0
 80026e0:	bd38      	pop	{r3, r4, r5, pc}
 80026e2:	bf00      	nop
 80026e4:	080029d0 	.word	0x080029d0
 80026e8:	080029f0 	.word	0x080029f0
 80026ec:	080029b0 	.word	0x080029b0

080026f0 <_lseek_r>:
 80026f0:	b538      	push	{r3, r4, r5, lr}
 80026f2:	4605      	mov	r5, r0
 80026f4:	4608      	mov	r0, r1
 80026f6:	4611      	mov	r1, r2
 80026f8:	2200      	movs	r2, #0
 80026fa:	4c05      	ldr	r4, [pc, #20]	; (8002710 <_lseek_r+0x20>)
 80026fc:	6022      	str	r2, [r4, #0]
 80026fe:	461a      	mov	r2, r3
 8002700:	f7ff f978 	bl	80019f4 <_lseek>
 8002704:	1c43      	adds	r3, r0, #1
 8002706:	d102      	bne.n	800270e <_lseek_r+0x1e>
 8002708:	6823      	ldr	r3, [r4, #0]
 800270a:	b103      	cbz	r3, 800270e <_lseek_r+0x1e>
 800270c:	602b      	str	r3, [r5, #0]
 800270e:	bd38      	pop	{r3, r4, r5, pc}
 8002710:	2000012c 	.word	0x2000012c

08002714 <__swhatbuf_r>:
 8002714:	b570      	push	{r4, r5, r6, lr}
 8002716:	460e      	mov	r6, r1
 8002718:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800271c:	b090      	sub	sp, #64	; 0x40
 800271e:	2900      	cmp	r1, #0
 8002720:	4614      	mov	r4, r2
 8002722:	461d      	mov	r5, r3
 8002724:	da07      	bge.n	8002736 <__swhatbuf_r+0x22>
 8002726:	2300      	movs	r3, #0
 8002728:	602b      	str	r3, [r5, #0]
 800272a:	89b3      	ldrh	r3, [r6, #12]
 800272c:	061a      	lsls	r2, r3, #24
 800272e:	d410      	bmi.n	8002752 <__swhatbuf_r+0x3e>
 8002730:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002734:	e00e      	b.n	8002754 <__swhatbuf_r+0x40>
 8002736:	aa01      	add	r2, sp, #4
 8002738:	f000 f8be 	bl	80028b8 <_fstat_r>
 800273c:	2800      	cmp	r0, #0
 800273e:	dbf2      	blt.n	8002726 <__swhatbuf_r+0x12>
 8002740:	9a02      	ldr	r2, [sp, #8]
 8002742:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8002746:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800274a:	425a      	negs	r2, r3
 800274c:	415a      	adcs	r2, r3
 800274e:	602a      	str	r2, [r5, #0]
 8002750:	e7ee      	b.n	8002730 <__swhatbuf_r+0x1c>
 8002752:	2340      	movs	r3, #64	; 0x40
 8002754:	2000      	movs	r0, #0
 8002756:	6023      	str	r3, [r4, #0]
 8002758:	b010      	add	sp, #64	; 0x40
 800275a:	bd70      	pop	{r4, r5, r6, pc}

0800275c <__smakebuf_r>:
 800275c:	898b      	ldrh	r3, [r1, #12]
 800275e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8002760:	079d      	lsls	r5, r3, #30
 8002762:	4606      	mov	r6, r0
 8002764:	460c      	mov	r4, r1
 8002766:	d507      	bpl.n	8002778 <__smakebuf_r+0x1c>
 8002768:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800276c:	6023      	str	r3, [r4, #0]
 800276e:	6123      	str	r3, [r4, #16]
 8002770:	2301      	movs	r3, #1
 8002772:	6163      	str	r3, [r4, #20]
 8002774:	b002      	add	sp, #8
 8002776:	bd70      	pop	{r4, r5, r6, pc}
 8002778:	ab01      	add	r3, sp, #4
 800277a:	466a      	mov	r2, sp
 800277c:	f7ff ffca 	bl	8002714 <__swhatbuf_r>
 8002780:	9900      	ldr	r1, [sp, #0]
 8002782:	4605      	mov	r5, r0
 8002784:	4630      	mov	r0, r6
 8002786:	f7ff fa97 	bl	8001cb8 <_malloc_r>
 800278a:	b948      	cbnz	r0, 80027a0 <__smakebuf_r+0x44>
 800278c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002790:	059a      	lsls	r2, r3, #22
 8002792:	d4ef      	bmi.n	8002774 <__smakebuf_r+0x18>
 8002794:	f023 0303 	bic.w	r3, r3, #3
 8002798:	f043 0302 	orr.w	r3, r3, #2
 800279c:	81a3      	strh	r3, [r4, #12]
 800279e:	e7e3      	b.n	8002768 <__smakebuf_r+0xc>
 80027a0:	4b0d      	ldr	r3, [pc, #52]	; (80027d8 <__smakebuf_r+0x7c>)
 80027a2:	62b3      	str	r3, [r6, #40]	; 0x28
 80027a4:	89a3      	ldrh	r3, [r4, #12]
 80027a6:	6020      	str	r0, [r4, #0]
 80027a8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80027ac:	81a3      	strh	r3, [r4, #12]
 80027ae:	9b00      	ldr	r3, [sp, #0]
 80027b0:	6120      	str	r0, [r4, #16]
 80027b2:	6163      	str	r3, [r4, #20]
 80027b4:	9b01      	ldr	r3, [sp, #4]
 80027b6:	b15b      	cbz	r3, 80027d0 <__smakebuf_r+0x74>
 80027b8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80027bc:	4630      	mov	r0, r6
 80027be:	f000 f88d 	bl	80028dc <_isatty_r>
 80027c2:	b128      	cbz	r0, 80027d0 <__smakebuf_r+0x74>
 80027c4:	89a3      	ldrh	r3, [r4, #12]
 80027c6:	f023 0303 	bic.w	r3, r3, #3
 80027ca:	f043 0301 	orr.w	r3, r3, #1
 80027ce:	81a3      	strh	r3, [r4, #12]
 80027d0:	89a3      	ldrh	r3, [r4, #12]
 80027d2:	431d      	orrs	r5, r3
 80027d4:	81a5      	strh	r5, [r4, #12]
 80027d6:	e7cd      	b.n	8002774 <__smakebuf_r+0x18>
 80027d8:	08001b25 	.word	0x08001b25

080027dc <memchr>:
 80027dc:	b510      	push	{r4, lr}
 80027de:	b2c9      	uxtb	r1, r1
 80027e0:	4402      	add	r2, r0
 80027e2:	4290      	cmp	r0, r2
 80027e4:	4603      	mov	r3, r0
 80027e6:	d101      	bne.n	80027ec <memchr+0x10>
 80027e8:	2000      	movs	r0, #0
 80027ea:	bd10      	pop	{r4, pc}
 80027ec:	781c      	ldrb	r4, [r3, #0]
 80027ee:	3001      	adds	r0, #1
 80027f0:	428c      	cmp	r4, r1
 80027f2:	d1f6      	bne.n	80027e2 <memchr+0x6>
 80027f4:	4618      	mov	r0, r3
 80027f6:	bd10      	pop	{r4, pc}

080027f8 <__malloc_lock>:
 80027f8:	4770      	bx	lr

080027fa <__malloc_unlock>:
 80027fa:	4770      	bx	lr

080027fc <_free_r>:
 80027fc:	b538      	push	{r3, r4, r5, lr}
 80027fe:	4605      	mov	r5, r0
 8002800:	2900      	cmp	r1, #0
 8002802:	d043      	beq.n	800288c <_free_r+0x90>
 8002804:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002808:	1f0c      	subs	r4, r1, #4
 800280a:	2b00      	cmp	r3, #0
 800280c:	bfb8      	it	lt
 800280e:	18e4      	addlt	r4, r4, r3
 8002810:	f7ff fff2 	bl	80027f8 <__malloc_lock>
 8002814:	4a1e      	ldr	r2, [pc, #120]	; (8002890 <_free_r+0x94>)
 8002816:	6813      	ldr	r3, [r2, #0]
 8002818:	4610      	mov	r0, r2
 800281a:	b933      	cbnz	r3, 800282a <_free_r+0x2e>
 800281c:	6063      	str	r3, [r4, #4]
 800281e:	6014      	str	r4, [r2, #0]
 8002820:	4628      	mov	r0, r5
 8002822:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002826:	f7ff bfe8 	b.w	80027fa <__malloc_unlock>
 800282a:	42a3      	cmp	r3, r4
 800282c:	d90b      	bls.n	8002846 <_free_r+0x4a>
 800282e:	6821      	ldr	r1, [r4, #0]
 8002830:	1862      	adds	r2, r4, r1
 8002832:	4293      	cmp	r3, r2
 8002834:	bf01      	itttt	eq
 8002836:	681a      	ldreq	r2, [r3, #0]
 8002838:	685b      	ldreq	r3, [r3, #4]
 800283a:	1852      	addeq	r2, r2, r1
 800283c:	6022      	streq	r2, [r4, #0]
 800283e:	6063      	str	r3, [r4, #4]
 8002840:	6004      	str	r4, [r0, #0]
 8002842:	e7ed      	b.n	8002820 <_free_r+0x24>
 8002844:	4613      	mov	r3, r2
 8002846:	685a      	ldr	r2, [r3, #4]
 8002848:	b10a      	cbz	r2, 800284e <_free_r+0x52>
 800284a:	42a2      	cmp	r2, r4
 800284c:	d9fa      	bls.n	8002844 <_free_r+0x48>
 800284e:	6819      	ldr	r1, [r3, #0]
 8002850:	1858      	adds	r0, r3, r1
 8002852:	42a0      	cmp	r0, r4
 8002854:	d10b      	bne.n	800286e <_free_r+0x72>
 8002856:	6820      	ldr	r0, [r4, #0]
 8002858:	4401      	add	r1, r0
 800285a:	1858      	adds	r0, r3, r1
 800285c:	4282      	cmp	r2, r0
 800285e:	6019      	str	r1, [r3, #0]
 8002860:	d1de      	bne.n	8002820 <_free_r+0x24>
 8002862:	6810      	ldr	r0, [r2, #0]
 8002864:	6852      	ldr	r2, [r2, #4]
 8002866:	4401      	add	r1, r0
 8002868:	6019      	str	r1, [r3, #0]
 800286a:	605a      	str	r2, [r3, #4]
 800286c:	e7d8      	b.n	8002820 <_free_r+0x24>
 800286e:	d902      	bls.n	8002876 <_free_r+0x7a>
 8002870:	230c      	movs	r3, #12
 8002872:	602b      	str	r3, [r5, #0]
 8002874:	e7d4      	b.n	8002820 <_free_r+0x24>
 8002876:	6820      	ldr	r0, [r4, #0]
 8002878:	1821      	adds	r1, r4, r0
 800287a:	428a      	cmp	r2, r1
 800287c:	bf01      	itttt	eq
 800287e:	6811      	ldreq	r1, [r2, #0]
 8002880:	6852      	ldreq	r2, [r2, #4]
 8002882:	1809      	addeq	r1, r1, r0
 8002884:	6021      	streq	r1, [r4, #0]
 8002886:	6062      	str	r2, [r4, #4]
 8002888:	605c      	str	r4, [r3, #4]
 800288a:	e7c9      	b.n	8002820 <_free_r+0x24>
 800288c:	bd38      	pop	{r3, r4, r5, pc}
 800288e:	bf00      	nop
 8002890:	20000094 	.word	0x20000094

08002894 <_read_r>:
 8002894:	b538      	push	{r3, r4, r5, lr}
 8002896:	4605      	mov	r5, r0
 8002898:	4608      	mov	r0, r1
 800289a:	4611      	mov	r1, r2
 800289c:	2200      	movs	r2, #0
 800289e:	4c05      	ldr	r4, [pc, #20]	; (80028b4 <_read_r+0x20>)
 80028a0:	6022      	str	r2, [r4, #0]
 80028a2:	461a      	mov	r2, r3
 80028a4:	f7ff f874 	bl	8001990 <_read>
 80028a8:	1c43      	adds	r3, r0, #1
 80028aa:	d102      	bne.n	80028b2 <_read_r+0x1e>
 80028ac:	6823      	ldr	r3, [r4, #0]
 80028ae:	b103      	cbz	r3, 80028b2 <_read_r+0x1e>
 80028b0:	602b      	str	r3, [r5, #0]
 80028b2:	bd38      	pop	{r3, r4, r5, pc}
 80028b4:	2000012c 	.word	0x2000012c

080028b8 <_fstat_r>:
 80028b8:	b538      	push	{r3, r4, r5, lr}
 80028ba:	2300      	movs	r3, #0
 80028bc:	4c06      	ldr	r4, [pc, #24]	; (80028d8 <_fstat_r+0x20>)
 80028be:	4605      	mov	r5, r0
 80028c0:	4608      	mov	r0, r1
 80028c2:	4611      	mov	r1, r2
 80028c4:	6023      	str	r3, [r4, #0]
 80028c6:	f7ff f88e 	bl	80019e6 <_fstat>
 80028ca:	1c43      	adds	r3, r0, #1
 80028cc:	d102      	bne.n	80028d4 <_fstat_r+0x1c>
 80028ce:	6823      	ldr	r3, [r4, #0]
 80028d0:	b103      	cbz	r3, 80028d4 <_fstat_r+0x1c>
 80028d2:	602b      	str	r3, [r5, #0]
 80028d4:	bd38      	pop	{r3, r4, r5, pc}
 80028d6:	bf00      	nop
 80028d8:	2000012c 	.word	0x2000012c

080028dc <_isatty_r>:
 80028dc:	b538      	push	{r3, r4, r5, lr}
 80028de:	2300      	movs	r3, #0
 80028e0:	4c05      	ldr	r4, [pc, #20]	; (80028f8 <_isatty_r+0x1c>)
 80028e2:	4605      	mov	r5, r0
 80028e4:	4608      	mov	r0, r1
 80028e6:	6023      	str	r3, [r4, #0]
 80028e8:	f7ff f882 	bl	80019f0 <_isatty>
 80028ec:	1c43      	adds	r3, r0, #1
 80028ee:	d102      	bne.n	80028f6 <_isatty_r+0x1a>
 80028f0:	6823      	ldr	r3, [r4, #0]
 80028f2:	b103      	cbz	r3, 80028f6 <_isatty_r+0x1a>
 80028f4:	602b      	str	r3, [r5, #0]
 80028f6:	bd38      	pop	{r3, r4, r5, pc}
 80028f8:	2000012c 	.word	0x2000012c

080028fc <_init>:
 80028fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80028fe:	bf00      	nop
 8002900:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002902:	bc08      	pop	{r3}
 8002904:	469e      	mov	lr, r3
 8002906:	4770      	bx	lr

08002908 <_fini>:
 8002908:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800290a:	bf00      	nop
 800290c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800290e:	bc08      	pop	{r3}
 8002910:	469e      	mov	lr, r3
 8002912:	4770      	bx	lr
