{"cursor":"5926","size":15,"audio":[],"currentlang":"en","article":"\n\n'Logic simulation' is the use of simulation software to predict the behavior of\ndigital circuits and hardware description languages. Simulation can be performed\nat varying degrees of physical abstraction, such as at the transistor level,\ngate level, register transfer level (RTL), or behavioral level.\n","linknr":119,"url":"Logic_simulation","recorded":1362480364,"links":12,"instances":["computer_science"],"pdf":[],"categories":["Electronic circuit verification","Logic design","Electronic design automation"],"headings":["Use in verification and validation","Length of simulation","Event simulation versus cycle simulation","See also","References","External links"],"image":["//bits.wikimedia.org/static-1.21wmf9/skins/vector/images/search-ltr.png?303-4","//bits.wikimedia.org/images/wikimedia-button.png","//bits.wikimedia.org/static-1.21wmf9/skins/common/images/poweredby_mediawiki_88x31.png"],"tags":[["abstraction","computer_science"]],"members":["abstraction"],"related":["Computer_simulation","Digital_circuit","Hardware_description_language","Abstraction_(computer_science)","SPICE","Digital_circuit","Register_transfer_level","Verification_and_validation","Field-programmable_gate_array","Formal_verification","Distributed_computing","Parallel_computation","Event-driven","Code_coverage","Discrete_event_simulation","Static_timing_analysis","Clock_gating","Power_gating","Asynchronous_logic","Logic_synthesis","Logisim","List_of_Verilog_simulators","Functional_verification"]}