

================================================================
== Vitis HLS Report for 'dct'
================================================================
* Date:           Thu Sep 22 16:03:30 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        dct_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.590 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      415|      415|  4.150 us|  4.150 us|  416|  416|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------------+--------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                                   |                                                        |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                              Instance                             |                         Module                         |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-------------------------------------------------------------------+--------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_70                     |dct_Pipeline_RD_Loop_Row_RD_Loop_Col                    |       66|       66|  0.660 us|  0.660 us|   66|   66|       no|
        |grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_78                 |dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop                |       70|       70|  0.700 us|  0.700 us|   70|   70|       no|
        |grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_100  |dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop  |       66|       66|  0.660 us|  0.660 us|   66|   66|       no|
        |grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_106                |dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop                |       70|       70|  0.700 us|  0.700 us|   70|   70|       no|
        |grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_128  |dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop  |       66|       66|  0.660 us|  0.660 us|   66|   66|       no|
        |grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_134                    |dct_Pipeline_WR_Loop_Row_WR_Loop_Col                    |       66|       66|  0.660 us|  0.660 us|   66|   66|       no|
        +-------------------------------------------------------------------+--------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       -|       -|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|    16|     534|    1376|    -|
|Memory           |       17|     -|     119|      16|    0|
|Multiplexer      |        -|     -|       -|     600|    -|
|Register         |        -|     -|      18|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |       17|    16|     671|    1992|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        2|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------------------+--------------------------------------------------------+---------+----+-----+-----+-----+
    |                              Instance                             |                         Module                         | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------------------------------------------------+--------------------------------------------------------+---------+----+-----+-----+-----+
    |grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_106                |dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop                |        0|   8|  219|  369|    0|
    |grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_70                     |dct_Pipeline_RD_Loop_Row_RD_Loop_Col                    |        0|   0|   24|  153|    0|
    |grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_78                 |dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop                |        0|   8|  219|  369|    0|
    |grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_134                    |dct_Pipeline_WR_Loop_Row_WR_Loop_Col                    |        0|   0|   24|  153|    0|
    |grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_128  |dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop  |        0|   0|   24|  166|    0|
    |grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_100  |dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop  |        0|   0|   24|  166|    0|
    +-------------------------------------------------------------------+--------------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                              |                                                        |        0|  16|  534| 1376|    0|
    +-------------------------------------------------------------------+--------------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------------------+-------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |        Memory       |             Module            | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------------+-------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |col_inbuf_U          |col_inbuf_RAM_1WNR_AUTO_1R1W   |        7|   0|   0|    0|    64|   16|     1|         1024|
    |buf_2d_in_U          |col_inbuf_RAM_1WNR_AUTO_1R1W   |        7|   0|   0|    0|    64|   16|     1|         1024|
    |dct_coeff_table_0_U  |dct_coeff_table_0_ROM_AUTO_1R  |        0|  14|   2|    0|     8|   14|     1|          112|
    |dct_coeff_table_1_U  |dct_coeff_table_1_ROM_AUTO_1R  |        0|  15|   2|    0|     8|   15|     1|          120|
    |dct_coeff_table_2_U  |dct_coeff_table_2_ROM_AUTO_1R  |        0|  15|   2|    0|     8|   15|     1|          120|
    |dct_coeff_table_3_U  |dct_coeff_table_3_ROM_AUTO_1R  |        0|  15|   2|    0|     8|   15|     1|          120|
    |dct_coeff_table_4_U  |dct_coeff_table_4_ROM_AUTO_1R  |        0|  15|   2|    0|     8|   15|     1|          120|
    |dct_coeff_table_5_U  |dct_coeff_table_5_ROM_AUTO_1R  |        0|  15|   2|    0|     8|   15|     1|          120|
    |dct_coeff_table_6_U  |dct_coeff_table_6_ROM_AUTO_1R  |        0|  15|   2|    0|     8|   15|     1|          120|
    |dct_coeff_table_7_U  |dct_coeff_table_7_ROM_AUTO_1R  |        0|  15|   2|    0|     8|   15|     1|          120|
    |row_outbuf_U         |row_outbuf_RAM_AUTO_1R1W       |        1|   0|   0|    0|    64|   16|     1|         1024|
    |col_outbuf_U         |row_outbuf_RAM_AUTO_1R1W       |        1|   0|   0|    0|    64|   16|     1|         1024|
    |buf_2d_out_U         |row_outbuf_RAM_AUTO_1R1W       |        1|   0|   0|    0|    64|   16|     1|         1024|
    +---------------------+-------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                |                               |       17| 119|  16|    0|   384|  199|    13|         6072|
    +---------------------+-------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                   |  65|         13|    1|         13|
    |buf_2d_in_address0          |  14|          3|    6|         18|
    |buf_2d_in_ce0               |  14|          3|    1|          3|
    |buf_2d_in_ce1               |   9|          2|    1|          2|
    |buf_2d_in_ce2               |   9|          2|    1|          2|
    |buf_2d_in_ce3               |   9|          2|    1|          2|
    |buf_2d_in_ce4               |   9|          2|    1|          2|
    |buf_2d_in_ce5               |   9|          2|    1|          2|
    |buf_2d_in_ce6               |   9|          2|    1|          2|
    |buf_2d_in_ce7               |   9|          2|    1|          2|
    |buf_2d_in_we0               |   9|          2|    1|          2|
    |buf_2d_out_address0         |  14|          3|    6|         18|
    |buf_2d_out_ce0              |  14|          3|    1|          3|
    |buf_2d_out_we0              |   9|          2|    1|          2|
    |col_inbuf_address0          |  14|          3|    6|         18|
    |col_inbuf_ce0               |  14|          3|    1|          3|
    |col_inbuf_ce1               |   9|          2|    1|          2|
    |col_inbuf_ce2               |   9|          2|    1|          2|
    |col_inbuf_ce3               |   9|          2|    1|          2|
    |col_inbuf_ce4               |   9|          2|    1|          2|
    |col_inbuf_ce5               |   9|          2|    1|          2|
    |col_inbuf_ce6               |   9|          2|    1|          2|
    |col_inbuf_ce7               |   9|          2|    1|          2|
    |col_inbuf_we0               |   9|          2|    1|          2|
    |col_outbuf_address0         |  14|          3|    6|         18|
    |col_outbuf_ce0              |  14|          3|    1|          3|
    |col_outbuf_we0              |   9|          2|    1|          2|
    |dct_coeff_table_0_address0  |  14|          3|    3|          9|
    |dct_coeff_table_0_ce0       |  14|          3|    1|          3|
    |dct_coeff_table_1_address0  |  14|          3|    3|          9|
    |dct_coeff_table_1_ce0       |  14|          3|    1|          3|
    |dct_coeff_table_2_address0  |  14|          3|    3|          9|
    |dct_coeff_table_2_ce0       |  14|          3|    1|          3|
    |dct_coeff_table_3_address0  |  14|          3|    3|          9|
    |dct_coeff_table_3_ce0       |  14|          3|    1|          3|
    |dct_coeff_table_4_address0  |  14|          3|    3|          9|
    |dct_coeff_table_4_ce0       |  14|          3|    1|          3|
    |dct_coeff_table_5_address0  |  14|          3|    3|          9|
    |dct_coeff_table_5_ce0       |  14|          3|    1|          3|
    |dct_coeff_table_6_address0  |  14|          3|    3|          9|
    |dct_coeff_table_6_ce0       |  14|          3|    1|          3|
    |dct_coeff_table_7_address0  |  14|          3|    3|          9|
    |dct_coeff_table_7_ce0       |  14|          3|    1|          3|
    |row_outbuf_address0         |  14|          3|    6|         18|
    |row_outbuf_ce0              |  14|          3|    1|          3|
    |row_outbuf_we0              |   9|          2|    1|          2|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       | 600|        129|   87|        252|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                      Name                                      | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                       |  12|   0|   12|          0|
    |grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_106_ap_start_reg                |   1|   0|    1|          0|
    |grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_70_ap_start_reg                     |   1|   0|    1|          0|
    |grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_78_ap_start_reg                 |   1|   0|    1|          0|
    |grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_134_ap_start_reg                    |   1|   0|    1|          0|
    |grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_128_ap_start_reg  |   1|   0|    1|          0|
    |grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_100_ap_start_reg  |   1|   0|    1|          0|
    +--------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                           |  18|   0|   18|          0|
    +--------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_local_block     |  out|    1|  ap_ctrl_hs|           dct|  return value|
|ap_local_deadlock  |  out|    1|  ap_ctrl_hs|           dct|  return value|
|ap_clk             |   in|    1|  ap_ctrl_hs|           dct|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|           dct|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|           dct|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|           dct|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|           dct|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|           dct|  return value|
|input_r_address0   |  out|    6|   ap_memory|       input_r|         array|
|input_r_ce0        |  out|    1|   ap_memory|       input_r|         array|
|input_r_q0         |   in|   16|   ap_memory|       input_r|         array|
|output_r_address0  |  out|    6|   ap_memory|      output_r|         array|
|output_r_ce0       |  out|    1|   ap_memory|      output_r|         array|
|output_r_we0       |  out|    1|   ap_memory|      output_r|         array|
|output_r_d0        |  out|   16|   ap_memory|      output_r|         array|
+-------------------+-----+-----+------------+--------------+--------------+

