{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 4, "design__inferred_latch__count": 0, "design__instance__count": 4231, "design__instance__area": 27428.8, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 42, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0, "power__internal__total": 0.0034725216683000326, "power__switching__total": 0.0036477616522461176, "power__leakage__total": 2.6888347548492675e-08, "power__total": 0.007120310328900814, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.43713814361157116, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.43713814361157116, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.32418146862304253, "timing__setup__ws__corner:nom_tt_025C_1v80": 12.093970611729572, "timing__hold__tns__corner:nom_tt_025C_1v80": 0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": Infinity, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": Infinity, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 19, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 42, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.5786254972272734, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.5786254972272734, "timing__hold__ws__corner:nom_ss_100C_1v60": 0.900835653792039, "timing__setup__ws__corner:nom_ss_100C_1v60": 8.01503419653546, "timing__hold__tns__corner:nom_ss_100C_1v60": 0, "timing__setup__tns__corner:nom_ss_100C_1v60": 0, "timing__hold__wns__corner:nom_ss_100C_1v60": 0, "timing__setup__wns__corner:nom_ss_100C_1v60": 0, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": Infinity, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": Infinity, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 42, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.3775369568275332, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.3766974616637203, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.11461698581323672, "timing__setup__ws__corner:nom_ff_n40C_1v95": 13.64733431558468, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": Infinity, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": Infinity, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count": 22, "design__max_fanout_violation__count": 42, "design__max_cap_violation__count": 0, "clock__skew__worst_hold": -0.3752693817467561, "clock__skew__worst_setup": 0.37371795604826763, "timing__hold__ws": 0.11136747395055888, "timing__setup__ws": 7.886476583896948, "timing__hold__tns": 0, "timing__setup__tns": 0, "timing__hold__wns": 0, "timing__setup__wns": 0, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": Infinity, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 0, "timing__setup_r2r__ws": Infinity, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 284.07 294.79", "design__core__bbox": "5.52 10.88 278.3 282.88", "design__io": 106, "design__die__area": 83741, "design__core__area": 74196.2, "design__instance__count__stdcell": 4231, "design__instance__area__stdcell": 27428.8, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.36968, "design__instance__utilization__stdcell": 0.36968, "design__instance__count__class:buffer": 639, "design__instance__count__class:inverter": 27, "design__instance__count__class:sequential_cell": 280, "design__instance__count__class:multi_input_combinational_cell": 1353, "flow__warnings__count": 1, "flow__errors__count": 0, "design__instance__count__class:fill_cell": 5565, "design__instance__count__class:tap_cell": 1071, "design__power_grid_violation__count__net:VPWR": 0, "design__power_grid_violation__count__net:VGND": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 104, "design__io__hpwl": 11228846, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 93738.1, "design__violations": 0, "design__instance__count__class:timing_repair_buffer": 760, "design__instance__count__class:clock_buffer": 47, "design__instance__count__class:clock_inverter": 29, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 128, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "antenna_diodes_count": 9, "design__instance__count__class:antenna_cell": 25, "route__net": 3161, "route__net__special": 2, "route__drc_errors__iter:1": 151, "route__wirelength__iter:1": 102437, "route__drc_errors__iter:2": 47, "route__wirelength__iter:2": 102424, "route__drc_errors__iter:3": 28, "route__wirelength__iter:3": 102418, "route__drc_errors__iter:4": 7, "route__wirelength__iter:4": 102434, "route__drc_errors__iter:5": 3, "route__wirelength__iter:5": 102426, "route__drc_errors__iter:6": 3, "route__wirelength__iter:6": 102426, "route__drc_errors__iter:7": 3, "route__wirelength__iter:7": 102426, "route__drc_errors__iter:8": 3, "route__wirelength__iter:8": 102426, "route__drc_errors__iter:9": 3, "route__wirelength__iter:9": 102426, "route__drc_errors": 0, "route__wirelength": 102439, "route__vias": 22794, "route__vias__singlecut": 22794, "route__vias__multicut": 0, "route__drc_errors__iter:10": 0, "route__wirelength__iter:10": 102439, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 364.14, "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 35, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 35, "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 35, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 42, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.4334414894130795, "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.4327923975033748, "timing__hold__ws__corner:min_tt_025C_1v80": 0.3200586553044959, "timing__setup__ws__corner:min_tt_025C_1v80": 12.160970352714534, "timing__hold__tns__corner:min_tt_025C_1v80": 0, "timing__setup__tns__corner:min_tt_025C_1v80": 0, "timing__hold__wns__corner:min_tt_025C_1v80": 0, "timing__setup__wns__corner:min_tt_025C_1v80": 0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:min_tt_025C_1v80": Infinity, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:min_tt_025C_1v80": Infinity, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:min_tt_025C_1v80": 35, "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 9, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 42, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.571373520225322, "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.571373520225322, "timing__hold__ws__corner:min_ss_100C_1v60": 0.8946638128012937, "timing__setup__ws__corner:min_ss_100C_1v60": 8.148654426309445, "timing__hold__tns__corner:min_ss_100C_1v60": 0, "timing__setup__tns__corner:min_ss_100C_1v60": 0, "timing__hold__wns__corner:min_ss_100C_1v60": 0, "timing__setup__wns__corner:min_ss_100C_1v60": 0, "timing__hold_vio__count__corner:min_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:min_ss_100C_1v60": Infinity, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:min_ss_100C_1v60": Infinity, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:min_ss_100C_1v60": 35, "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 42, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.3752693817467561, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.37371795604826763, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.11136747395055888, "timing__setup__ws__corner:min_ff_n40C_1v95": 13.692684706977163, "timing__hold__tns__corner:min_ff_n40C_1v95": 0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": Infinity, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": Infinity, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 35, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 42, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.441890064824814, "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.4417119850466277, "timing__hold__ws__corner:max_tt_025C_1v80": 0.3283585718490288, "timing__setup__ws__corner:max_tt_025C_1v80": 12.030390357757167, "timing__hold__tns__corner:max_tt_025C_1v80": 0, "timing__setup__tns__corner:max_tt_025C_1v80": 0, "timing__hold__wns__corner:max_tt_025C_1v80": 0, "timing__setup__wns__corner:max_tt_025C_1v80": 0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:max_tt_025C_1v80": Infinity, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:max_tt_025C_1v80": Infinity, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:max_tt_025C_1v80": 35, "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 22, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 42, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.587317877622111, "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.587317877622111, "timing__hold__ws__corner:max_ss_100C_1v60": 0.9109467882301701, "timing__setup__ws__corner:max_ss_100C_1v60": 7.886476583896948, "timing__hold__tns__corner:max_ss_100C_1v60": 0, "timing__setup__tns__corner:max_ss_100C_1v60": 0, "timing__hold__wns__corner:max_ss_100C_1v60": 0, "timing__setup__wns__corner:max_ss_100C_1v60": 0, "timing__hold_vio__count__corner:max_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:max_ss_100C_1v60": Infinity, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:max_ss_100C_1v60": Infinity, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:max_ss_100C_1v60": 35, "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 42, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.3816994051091799, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.38014670265417694, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.11637791060239704, "timing__setup__ws__corner:max_ff_n40C_1v95": 13.597410693379818, "timing__hold__tns__corner:max_ff_n40C_1v95": 0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": Infinity, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": Infinity, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 35, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count": 35, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79935, "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 1.79981, "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.000647478, "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 0.000681672, "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 0.000185364, "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 0.000681672, "design_powergrid__voltage__worst": 0.000681672, "design_powergrid__voltage__worst__net:VPWR": 1.79935, "design_powergrid__drop__worst": 0.000681672, "design_powergrid__drop__worst__net:VPWR": 0.000647478, "design_powergrid__voltage__worst__net:VGND": 0.000681672, "design_powergrid__drop__worst__net:VGND": 0.000681672, "ir__voltage__worst": 1.8, "ir__drop__avg": 0.000188, "ir__drop__worst": 0.000647, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}