# verilog_automated_TB_test
example of automated testbench using raw txt file as simulation test vectors


use test_vectors.v file as primary verilog source file

use testvectors.txt file as simulation vector source file

generate testvectors.txt file using python script. modify print output location to desired folder
