_cqa_text_report = {
  paths = {
    {
      hint = {
        {
          title = "Matching between your loop (in the source code) and the binary loop",
          txt = "The binary loop is composed of 262 FP arithmetical operations:\n - 96: addition or subtraction (all inside FMA instructions)\n - 166: multiply (96 inside FMA instructions)\nThe binary loop is loading 1640 bytes.\nThe binary loop is storing 176 bytes.",
        },
        {
          title = "Arithmetic intensity",
          txt = "Arithmetic intensity is 0.14 FP operations per loaded or stored byte.",
        },
      },
      expert = {
        {
          title = "General properties",
          txt = "nb instructions    : 238\nloop length        : 952\nnb stack references: 0\n",
        },
        {
          title = "Front-end",
          txt = "FIT IN UOP CACHE\nfront end: 29.75 cycles\n",
        },
        {
          title = "Back-end",
          txt = "       | P0   | P1   | P2   | P3   | P4   | P5   | P6    | P7    | P8    | P9    | P10   | P11   | P12   | P13  | P14\n----------------------------------------------------------------------------------------------------------------------\nuops   | 0.50 | 0.50 | 1.50 | 1.50 | 0.00 | 0.00 | 27.25 | 27.25 | 27.25 | 27.25 | 45.50 | 45.17 | 45.33 | 0.00 | 0.00\ncycles | 0.50 | 0.50 | 1.50 | 1.50 | 0.00 | 0.00 | 27.25 | 27.25 | 27.25 | 27.25 | 45.50 | 45.17 | 45.33 | 0.00 | 0.00\n\nCycles executing div or sqrt instructions: NA\nLongest recurrence chain latency (RecMII): 1.00\n",
        },
        {
          title = "Cycles summary",
          txt = "Front-end : 29.75\nData deps.: 1.00\nOverall L1: 45.50\n",
        },
        {
          title = "Vectorization ratios",
          txt = "INT\nall    : 98%\nload   : 100%\nstore  : 100%\nmul    : NA (no mul vectorizable/vectorized instructions)\nadd-sub: 0%\nfma    : NA (no fma vectorizable/vectorized instructions)\nother  : 93%\nFP\nall     : 100%\nload    : NA (no load vectorizable/vectorized instructions)\nstore   : NA (no store vectorizable/vectorized instructions)\nmul     : 100%\nadd-sub : NA (no add-sub vectorizable/vectorized instructions)\nfma     : 100%\ndiv/sqrt: NA (no div/sqrt vectorizable/vectorized instructions)\nother   : NA (no other vectorizable/vectorized instructions)\nINT+FP\nall     : 98%\nload    : 100%\nstore   : 100%\nmul     : 100%\nadd-sub : 0%\nfma     : 100%\ndiv/sqrt: NA (no div/sqrt vectorizable/vectorized instructions)\nother   : 93%\n",
        },
        {
          title = "Cycles and memory resources usage",
          txt = "Assuming all data fit into the L1 cache, each iteration of the binary loop takes 45.50 cycles. At this rate:\n - 37% of peak load performance is reached (36.04 out of 96.00 bytes loaded per cycle (GB/s @ 1GHz))\n - 6% of peak store performance is reached (3.87 out of 64.00 bytes stored per cycle (GB/s @ 1GHz))\n",
        },
        {
          title = "ASM code",
          txt = "In the binary file, the address of the loop is: 402a30\n\nInstruction                                       | Nb FU | P0   | P1   | P2   | P3   | P4 | P5 | P6   | P7   | P8   | P9   | P10  | P11  | P12  | P13 | P14 | Latency | Recip. throughput\n------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------\nADD X4, X4, #1                                    | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0   | 0   | 1       | 0.25\nLDR X1, [X29, #1048]                              | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 4       | 0.33\nLDR Q30, [X7, X0]                                 | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 6       | 0.33\nLDR Q1, [X5, X0]                                  | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 6       | 0.33\nLDR Q2, [X1, X0]                                  | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 6       | 0.33\nLDR X1, [X29, #992]                               | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 4       | 0.33\nLDR Q11, [X8, X0]                                 | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 6       | 0.33\nLDR Q24, [X9, X0]                                 | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 6       | 0.33\nLDR Q0, [X1, X0]                                  | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 6       | 0.33\nLDR X1, [X29, #1008]                              | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 4       | 0.33\nFMUL V2.2D, V2.2D, V11.2D                         | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.25 | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0   | 0   | 3       | 0.25\nFMUL V1.2D, V0.2D, V1.2D                          | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.25 | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0   | 0   | 3       | 0.25\nLDR Q13, [X1, X0]                                 | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 6       | 0.33\nLDR X1, [X29, #1024]                              | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 4       | 0.33\nFMUL V14.2D, V13.2D, V30.2D                       | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.25 | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0   | 0   | 3       | 0.25\nLDR Q17, [X1, X0]                                 | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 6       | 0.33\nLDR X1, [X29, #1016]                              | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 4       | 0.33\nSTR Q14, [X29, #1472]                             | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.50 | 0.50 | 0    | 0    | 0.50 | 0.50 | 0    | 0   | 0   | 2       | 0.50\nLDR Q14, [X10, X0]                                | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 6       | 0.33\nLDR Q12, [X1, X0]                                 | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 6       | 0.33\nLDR X1, [X29, #1040]                              | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 4       | 0.33\nFMUL V11.2D, V17.2D, V12.2D                       | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.25 | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0   | 0   | 3       | 0.25\nLDR Q30, [X1, X0]                                 | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 6       | 0.33\nLDR X1, [X29, #1320]                              | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 4       | 0.33\nSTR Q11, [X29, #1456]                             | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.50 | 0.50 | 0    | 0    | 0.50 | 0.50 | 0    | 0   | 0   | 2       | 0.50\nCMP X1, X4                                        | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0   | 0   | 1       | 0.33\nLDR X1, [X29, #1032]                              | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 4       | 0.33\nLDR Q0, [X1, X0]                                  | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 6       | 0.33\nLDR X1, [X29, #1056]                              | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 4       | 0.33\nFMUL V13.2D, V30.2D, V0.2D                        | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.25 | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0   | 0   | 3       | 0.25\nLDR Q17, [X1, X0]                                 | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 6       | 0.33\nLDR X1, [X29, #1064]                              | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 4       | 0.33\nSTR Q13, [X29, #1440]                             | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.50 | 0.50 | 0    | 0    | 0.50 | 0.50 | 0    | 0   | 0   | 2       | 0.50\nFMUL V24.2D, V17.2D, V24.2D                       | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.25 | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0   | 0   | 3       | 0.25\nLDR Q12, [X1, X0]                                 | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 6       | 0.33\nLDR X1, [X29, #1080]                              | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 4       | 0.33\nSTR Q24, [X29, #1424]                             | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.50 | 0.50 | 0    | 0    | 0.50 | 0.50 | 0    | 0   | 0   | 2       | 0.50\nFMUL V11.2D, V12.2D, V14.2D                       | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.25 | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0   | 0   | 3       | 0.25\nLDR Q30, [X1, X0]                                 | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 6       | 0.33\nLDR X1, [X29, #1072]                              | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 4       | 0.33\nSTR Q11, [X29, #1408]                             | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.50 | 0.50 | 0    | 0    | 0.50 | 0.50 | 0    | 0   | 0   | 2       | 0.50\nLDR Q0, [X1, X0]                                  | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 6       | 0.33\nLDR X1, [X29, #1096]                              | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 4       | 0.33\nLDR Q12, [X11, X0]                                | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 6       | 0.33\nFMUL V13.2D, V30.2D, V0.2D                        | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.25 | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0   | 0   | 3       | 0.25\nLDR Q0, [X12, X0]                                 | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 6       | 0.33\nLDR Q14, [X1, X0]                                 | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 6       | 0.33\nLDR X1, [X29, #1088]                              | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 4       | 0.33\nSTR Q13, [X29, #1392]                             | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.50 | 0.50 | 0    | 0    | 0.50 | 0.50 | 0    | 0   | 0   | 2       | 0.50\nLDR Q17, [X1, X0]                                 | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 6       | 0.33\nLDR X1, [X29, #1104]                              | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 4       | 0.33\nFMUL V24.2D, V14.2D, V17.2D                       | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.25 | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0   | 0   | 3       | 0.25\nLDR Q11, [X1, X0]                                 | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 6       | 0.33\nLDR X1, [X29, #1112]                              | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 4       | 0.33\nSTR Q24, [X29, #1376]                             | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.50 | 0.50 | 0    | 0    | 0.50 | 0.50 | 0    | 0   | 0   | 2       | 0.50\nFMUL V30.2D, V11.2D, V12.2D                       | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.25 | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0   | 0   | 3       | 0.25\nLDR Q13, [X1, X0]                                 | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 6       | 0.33\nLDR X1, [X29, #1128]                              | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 4       | 0.33\nSTR Q30, [X29, #1360]                             | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.50 | 0.50 | 0    | 0    | 0.50 | 0.50 | 0    | 0   | 0   | 2       | 0.50\nFMUL V14.2D, V13.2D, V0.2D                        | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.25 | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0   | 0   | 3       | 0.25\nLDR Q0, [X13, X0]                                 | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 6       | 0.33\nLDR Q17, [X1, X0]                                 | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 6       | 0.33\nLDR X1, [X29, #1120]                              | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 4       | 0.33\nSTR Q14, [X29, #1344]                             | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.50 | 0.50 | 0    | 0    | 0.50 | 0.50 | 0    | 0   | 0   | 2       | 0.50\nLDR Q24, [X1, X0]                                 | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 6       | 0.33\nLDR X1, [X29, #1144]                              | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 4       | 0.33\nFMUL V11.2D, V17.2D, V24.2D                       | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.25 | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0   | 0   | 3       | 0.25\nLDR Q17, [X14, X0]                                | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 6       | 0.33\nLDR Q12, [X1, X0]                                 | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 6       | 0.33\nLDR X1, [X29, #1136]                              | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 4       | 0.33\nLDR Q30, [X1, X0]                                 | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 6       | 0.33\nLDR X1, [X29, #1152]                              | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 4       | 0.33\nFMUL V12.2D, V12.2D, V30.2D                       | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.25 | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0   | 0   | 3       | 0.25\nLDR Q13, [X1, X0]                                 | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 6       | 0.33\nLDR X1, [X29, #1160]                              | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 4       | 0.33\nFMUL V13.2D, V13.2D, V0.2D                        | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.25 | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0   | 0   | 3       | 0.25\nLDR Q14, [X1, X0]                                 | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 6       | 0.33\nLDR X1, [X29, #1176]                              | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 4       | 0.33\nFMUL V14.2D, V14.2D, V17.2D                       | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.25 | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0   | 0   | 3       | 0.25\nLDR Q24, [X1, X0]                                 | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 6       | 0.33\nLDR X1, [X29, #1168]                              | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 4       | 0.33\nLDR Q30, [X1, X0]                                 | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 6       | 0.33\nLDR X1, [X29, #1184]                              | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 4       | 0.33\nFMUL V17.2D, V24.2D, V30.2D                       | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.25 | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0   | 0   | 3       | 0.25\nLDR Q30, [X30, X0]                                | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 6       | 0.33\nLDR Q0, [X1, X0]                                  | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 6       | 0.33\nLDR X1, [X29, #1296]                              | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 4       | 0.33\nSTR Q0, [X29, #1328]                              | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.50 | 0.50 | 0    | 0    | 0.50 | 0.50 | 0    | 0   | 0   | 2       | 0.50\nLDR Q24, [X1, X0]                                 | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 6       | 0.33\nLDR X1, [X29, #1288]                              | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 4       | 0.33\nLDR Q0, [X1, X0]                                  | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 6       | 0.33\nLDR X1, [X29, #1280]                              | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 4       | 0.33\nFMUL V24.2D, V24.2D, V0.2D                        | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.25 | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0   | 0   | 3       | 0.25\nORR V0.16B, V27.16B, V27.16B                      | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.25 | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0   | 0   | 2       | 0.25\nFMLA V0.2D, V16.2D, V10.2D                        | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.25 | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0   | 0   | 4       | 0.25\nFMLA V0.2D, V19.2D, V10.2D                        | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.25 | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0   | 0   | 4       | 0.25\nFMLA V0.2D, V10.2D, V24.2D                        | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.25 | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0   | 0   | 4       | 0.25\nLDR Q24, [X1, X0]                                 | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 6       | 0.33\nLDR X1, [X29, #1272]                              | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 4       | 0.33\nFMUL V30.2D, V24.2D, V30.2D                       | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.25 | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0   | 0   | 3       | 0.25\nLDR Q24, [X1, X0]                                 | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 6       | 0.33\nLDR X1, [X29, #1264]                              | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 4       | 0.33\nFMLA V0.2D, V10.2D, V30.2D                        | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.25 | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0   | 0   | 4       | 0.25\nLDR Q30, [X28, X0]                                | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 6       | 0.33\nFMUL V30.2D, V24.2D, V30.2D                       | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.25 | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0   | 0   | 3       | 0.25\nLDR Q24, [X1, X0]                                 | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 6       | 0.33\nLDR X1, [X29, #1256]                              | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 4       | 0.33\nFMLA V0.2D, V10.2D, V30.2D                        | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.25 | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0   | 0   | 4       | 0.25\nLDR Q30, [X1, X0]                                 | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 6       | 0.33\nLDR X1, [X29, #1248]                              | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 4       | 0.33\nFMUL V24.2D, V24.2D, V30.2D                       | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.25 | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0   | 0   | 3       | 0.25\nLDR Q30, [X26, X0]                                | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 6       | 0.33\nFMLA V0.2D, V10.2D, V24.2D                        | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.25 | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0   | 0   | 4       | 0.25\nLDR Q24, [X1, X0]                                 | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 6       | 0.33\nLDR X1, [X29, #1240]                              | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 4       | 0.33\nFMLA V0.2D, V9.2D, V26.2D                         | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.25 | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0   | 0   | 4       | 0.25\nFMUL V30.2D, V24.2D, V30.2D                       | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.25 | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0   | 0   | 3       | 0.25\nLDR Q24, [X1, X0]                                 | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 6       | 0.33\nFMLA V0.2D, V9.2D, V28.2D                         | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.25 | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0   | 0   | 4       | 0.25\nLDR X1, [X29, #1232]                              | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 4       | 0.33\nFMLA V0.2D, V9.2D, V30.2D                         | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.25 | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0   | 0   | 4       | 0.25\nLDR Q30, [X25, X0]                                | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 6       | 0.33\nFMUL V30.2D, V24.2D, V30.2D                       | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.25 | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0   | 0   | 3       | 0.25\nLDR Q24, [X1, X0]                                 | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 6       | 0.33\nLDR X1, [X29, #1224]                              | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 4       | 0.33\nFMLA V0.2D, V9.2D, V30.2D                         | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.25 | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0   | 0   | 4       | 0.25\nLDR Q30, [X21, X0]                                | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 6       | 0.33\nFMUL V30.2D, V24.2D, V30.2D                       | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.25 | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0   | 0   | 3       | 0.25\nLDR Q24, [X1, X0]                                 | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 6       | 0.33\nLDR X1, [X29, #1216]                              | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 4       | 0.33\nFMLA V0.2D, V9.2D, V30.2D                         | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.25 | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0   | 0   | 4       | 0.25\nLDR Q30, [X20, X0]                                | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 6       | 0.33\nFMUL V30.2D, V24.2D, V30.2D                       | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.25 | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0   | 0   | 3       | 0.25\nLDR Q24, [X1, X0]                                 | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 6       | 0.33\nFMLA V0.2D, V9.2D, V30.2D                         | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.25 | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0   | 0   | 4       | 0.25\nLDR Q30, [X19, X0]                                | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 6       | 0.33\nLDR X1, [X29, #1208]                              | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 4       | 0.33\nFMLA V0.2D, V8.2D, V15.2D                         | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.25 | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0   | 0   | 4       | 0.25\nFMUL V24.2D, V24.2D, V30.2D                       | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.25 | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0   | 0   | 3       | 0.25\nLDR Q30, [X18, X0]                                | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 6       | 0.33\nFMLA V0.2D, V8.2D, V20.2D                         | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.25 | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0   | 0   | 4       | 0.25\nFMLA V0.2D, V8.2D, V24.2D                         | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.25 | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0   | 0   | 4       | 0.25\nLDR Q24, [X1, X0]                                 | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 6       | 0.33\nLDR X1, [X29, #1200]                              | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 4       | 0.33\nFMUL V30.2D, V24.2D, V30.2D                       | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.25 | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0   | 0   | 3       | 0.25\nLDR Q24, [X1, X0]                                 | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 6       | 0.33\nLDR X1, [X29, #1192]                              | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 4       | 0.33\nFMLA V0.2D, V8.2D, V30.2D                         | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.25 | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0   | 0   | 4       | 0.25\nLDR Q30, [X17, X0]                                | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 6       | 0.33\nFMUL V30.2D, V24.2D, V30.2D                       | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.25 | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0   | 0   | 3       | 0.25\nLDR Q24, [X1, X0]                                 | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 6       | 0.33\nLDR X1, [X29, #1000]                              | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 4       | 0.33\nFMLA V0.2D, V8.2D, V30.2D                         | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.25 | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0   | 0   | 4       | 0.25\nLDR Q30, [X16, X0]                                | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 6       | 0.33\nFMUL V30.2D, V24.2D, V30.2D                       | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.25 | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0   | 0   | 3       | 0.25\nLDR Q24, [X15, X0]                                | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 6       | 0.33\nFMLA V0.2D, V8.2D, V30.2D                         | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.25 | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0   | 0   | 4       | 0.25\nLDR Q30, [X29, #1328]                             | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 6       | 0.33\nFMLA V0.2D, V18.2D, V7.2D                         | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.25 | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0   | 0   | 4       | 0.25\nFMUL V24.2D, V30.2D, V24.2D                       | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.25 | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0   | 0   | 3       | 0.25\nLDR Q30, [X6, X0]                                 | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 6       | 0.33\nFMLA V0.2D, V29.2D, V7.2D                         | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.25 | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0   | 0   | 4       | 0.25\nFMLA V0.2D, V24.2D, V7.2D                         | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.25 | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0   | 0   | 4       | 0.25\nLDR Q24, [X29, #1456]                             | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 6       | 0.33\nFMLA V0.2D, V17.2D, V7.2D                         | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.25 | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0   | 0   | 4       | 0.25\nLDR Q17, [X29, #1424]                             | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 6       | 0.33\nFMLA V0.2D, V14.2D, V7.2D                         | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.25 | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0   | 0   | 4       | 0.25\nLDR Q14, [X29, #1408]                             | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 6       | 0.33\nFMLA V0.2D, V13.2D, V7.2D                         | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.25 | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0   | 0   | 4       | 0.25\nLDR Q13, [X29, #1392]                             | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 6       | 0.33\nFMLA V0.2D, V31.2D, V6.2D                         | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.25 | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0   | 0   | 4       | 0.25\nFMLA V0.2D, V21.2D, V6.2D                         | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.25 | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0   | 0   | 4       | 0.25\nFMLA V0.2D, V12.2D, V6.2D                         | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.25 | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0   | 0   | 4       | 0.25\nLDR Q12, [X29, #1360]                             | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 6       | 0.33\nFMLA V0.2D, V11.2D, V6.2D                         | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.25 | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0   | 0   | 4       | 0.25\nLDR Q11, [X29, #1344]                             | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 6       | 0.33\nFMLA V0.2D, V11.2D, V6.2D                         | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.25 | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0   | 0   | 4       | 0.25\nLDR Q11, [X1, X0]                                 | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 6       | 0.33\nLDR X1, [X29, #984]                               | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 4       | 0.33\nFMLA V0.2D, V12.2D, V6.2D                         | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.25 | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0   | 0   | 4       | 0.25\nLDR Q12, [X3, X0]                                 | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 6       | 0.33\nFMUL V30.2D, V11.2D, V30.2D                       | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.25 | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0   | 0   | 3       | 0.25\nFMLA V0.2D, V25.2D, V5.2D                         | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.25 | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0   | 0   | 4       | 0.25\nFMLA V0.2D, V23.2D, V5.2D                         | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.25 | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0   | 0   | 4       | 0.25\nORR V23.16B, V29.16B, V29.16B                     | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.25 | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0   | 0   | 2       | 0.25\nORR V29.16B, V28.16B, V28.16B                     | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.25 | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0   | 0   | 2       | 0.25\nORR V28.16B, V27.16B, V27.16B                     | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.25 | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0   | 0   | 2       | 0.25\nORR V27.16B, V26.16B, V26.16B                     | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.25 | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0   | 0   | 2       | 0.25\nORR V26.16B, V18.16B, V18.16B                     | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.25 | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0   | 0   | 2       | 0.25\nORR V18.16B, V25.16B, V25.16B                     | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.25 | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0   | 0   | 2       | 0.25\nLDR Q25, [X29, #1376]                             | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 6       | 0.33\nFMLA V0.2D, V25.2D, V5.2D                         | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.25 | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0   | 0   | 4       | 0.25\nORR V25.16B, V1.16B, V1.16B                       | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.25 | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0   | 0   | 2       | 0.25\nFMLA V0.2D, V13.2D, V5.2D                         | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.25 | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0   | 0   | 4       | 0.25\nLDR Q13, [X2, X0]                                 | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 6       | 0.33\nFMLA V0.2D, V14.2D, V5.2D                         | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.25 | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0   | 0   | 4       | 0.25\nLDR Q14, [X1, X0]                                 | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 6       | 0.33\nLDR X1, [X29, #976]                               | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 4       | 0.33\nFMUL V12.2D, V12.2D, V13.2D                       | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.25 | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0   | 0   | 3       | 0.25\nFMLA V0.2D, V17.2D, V5.2D                         | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.25 | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0   | 0   | 4       | 0.25\nLDR Q17, [X1, X0]                                 | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 6       | 0.33\nLDR X1, [X29, #968]                               | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 4       | 0.33\nFMLA V0.2D, V2.2D, V4.2D                          | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.25 | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0   | 0   | 4       | 0.25\nFMUL V14.2D, V14.2D, V17.2D                       | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.25 | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0   | 0   | 3       | 0.25\nLDR Q13, [X1, X0]                                 | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 6       | 0.33\nFMLA V0.2D, V22.2D, V4.2D                         | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.25 | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0   | 0   | 4       | 0.25\nORR V22.16B, V21.16B, V21.16B                     | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.25 | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0   | 0   | 2       | 0.25\nORR V21.16B, V20.16B, V20.16B                     | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.25 | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0   | 0   | 2       | 0.25\nORR V20.16B, V19.16B, V19.16B                     | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.25 | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0   | 0   | 2       | 0.25\nORR V19.16B, V16.16B, V16.16B                     | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.25 | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0   | 0   | 2       | 0.25\nORR V16.16B, V15.16B, V15.16B                     | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.25 | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0   | 0   | 2       | 0.25\nORR V15.16B, V31.16B, V31.16B                     | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.25 | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0   | 0   | 2       | 0.25\nORR V31.16B, V2.16B, V2.16B                       | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.25 | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0   | 0   | 2       | 0.25\nLDR Q2, [X29, #1440]                              | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 6       | 0.33\nFMLA V0.2D, V2.2D, V4.2D                          | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.25 | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0   | 0   | 4       | 0.25\nLDR Q2, [X22, X0]                                 | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 6       | 0.33\nFMLA V0.2D, V24.2D, V4.2D                         | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.25 | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0   | 0   | 4       | 0.25\nLDR Q24, [X23, X0]                                | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 6       | 0.33\nLDR Q11, [X24, X0]                                | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 6       | 0.33\nFMUL V17.2D, V13.2D, V2.2D                        | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.25 | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0   | 0   | 3       | 0.25\nLDR Q2, [X29, #1472]                              | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 6       | 0.33\nLDR X1, [X29, #960]                               | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 4       | 0.33\nFMUL V13.2D, V24.2D, V11.2D                       | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.25 | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0   | 0   | 3       | 0.25\nLDR Q24, [X27, X0]                                | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 6       | 0.33\nFMLA V0.2D, V2.2D, V4.2D                          | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.25 | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0   | 0   | 4       | 0.25\nFMLA V0.2D, V4.2D, V30.2D                         | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.25 | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0   | 0   | 4       | 0.25\nFMLA V0.2D, V3.2D, V1.2D                          | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.25 | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0   | 0   | 4       | 0.25\nLDR Q1, [X1, X0]                                  | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 6       | 0.33\nLDR X1, [X29, #1312]                              | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 4       | 0.33\nFMLA V0.2D, V3.2D, V12.2D                         | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.25 | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0   | 0   | 4       | 0.25\nFMUL V30.2D, V24.2D, V1.2D                        | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.25 | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0   | 0   | 3       | 0.25\nFMLA V0.2D, V3.2D, V14.2D                         | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.25 | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0   | 0   | 4       | 0.25\nFMLA V0.2D, V3.2D, V17.2D                         | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.25 | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0   | 0   | 4       | 0.25\nFMLA V0.2D, V3.2D, V13.2D                         | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.25 | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0   | 0   | 4       | 0.25\nFMLA V0.2D, V3.2D, V30.2D                         | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.25 | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0   | 0   | 4       | 0.25\nSTR Q0, [X1, X0]                                  | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.50 | 0.50 | 0    | 0    | 0.50 | 0.50 | 0    | 0   | 0   | 2       | 0.50\nADD X0, X0, #16                                   | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0   | 0   | 1       | 0.25\nB.HI 402a30 <_Z13one_iterationv._omp_fn.0+0x10f0> | 1     | 0.50 | 0.50 | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0   | 0   | 1       | 0.50\n",
        },
      },
      header = {
        "35% of peak computational performance is used (5.76 out of 16.00 FLOP per cycle (GFLOPS @ 1GHz))",
      },
      brief = {
      },
      gain = {
        {
          workaround = " - Try to reorganize arrays of structures to structures of arrays\n - Consider to permute loops (see vectorization gain report)\n",
          title = "Code clean check",
          txt = "Detected a slowdown caused by scalar integer instructions (typically used for address computation).\nBy removing them, you can lower the cost of an iteration from 45.50 to 30.50 cycles (1.49x speedup).",
        },
        {
          details = "98% of VPU instructions are used in vector version (process two or more data elements in vector registers):\n - 0% of VPU addition or subtraction instructions are used in vector version.\n - 93% of VPU instructions that are not load, store, addition, subtraction nor multiply instructions are used in vector version.\nSince your execution units are vector units, only a fully vectorized loop can use their full power.\n",
          title = "Vectorization",
          txt = "Your loop is highly vectorized.\nOnly 49% of vector register length is used (average across all VPU instructions).\nBy fully vectorizing your loop, you can lower the cost of an iteration from 45.50 to 18.92 cycles (2.41x speedup).",
        },
      },
      potential = {
        {
          title = "FMA",
          txt = "Detected 96 FMA (fused multiply-add) operations.",
        },
      },
    },
  },
  AVG = {
      hint = {
        {
          title = "Matching between your loop (in the source code) and the binary loop",
          txt = "The binary loop is composed of 262 FP arithmetical operations:\n - 96: addition or subtraction (all inside FMA instructions)\n - 166: multiply (96 inside FMA instructions)\nThe binary loop is loading 1640 bytes.\nThe binary loop is storing 176 bytes.",
        },
        {
          title = "Arithmetic intensity",
          txt = "Arithmetic intensity is 0.14 FP operations per loaded or stored byte.",
        },
      },
      expert = {
        {
          title = "General properties",
          txt = "nb instructions    : 238\nloop length        : 952\nnb stack references: 0\n",
        },
        {
          title = "Front-end",
          txt = "FIT IN UOP CACHE\nfront end: 29.75 cycles\n",
        },
        {
          title = "Back-end",
          txt = "       | P0   | P1   | P2   | P3   | P4   | P5   | P6    | P7    | P8    | P9    | P10   | P11   | P12   | P13  | P14\n----------------------------------------------------------------------------------------------------------------------\nuops   | 0.50 | 0.50 | 1.50 | 1.50 | 0.00 | 0.00 | 27.25 | 27.25 | 27.25 | 27.25 | 45.50 | 45.17 | 45.33 | 0.00 | 0.00\ncycles | 0.50 | 0.50 | 1.50 | 1.50 | 0.00 | 0.00 | 27.25 | 27.25 | 27.25 | 27.25 | 45.50 | 45.17 | 45.33 | 0.00 | 0.00\n\nCycles executing div or sqrt instructions: NA\nLongest recurrence chain latency (RecMII): 1.00\n",
        },
        {
          title = "Cycles summary",
          txt = "Front-end : 29.75\nData deps.: 1.00\nOverall L1: 45.50\n",
        },
        {
          title = "Vectorization ratios",
          txt = "INT\nall    : 98%\nload   : 100%\nstore  : 100%\nmul    : NA (no mul vectorizable/vectorized instructions)\nadd-sub: 0%\nfma    : NA (no fma vectorizable/vectorized instructions)\nother  : 93%\nFP\nall     : 100%\nload    : NA (no load vectorizable/vectorized instructions)\nstore   : NA (no store vectorizable/vectorized instructions)\nmul     : 100%\nadd-sub : NA (no add-sub vectorizable/vectorized instructions)\nfma     : 100%\ndiv/sqrt: NA (no div/sqrt vectorizable/vectorized instructions)\nother   : NA (no other vectorizable/vectorized instructions)\nINT+FP\nall     : 98%\nload    : 100%\nstore   : 100%\nmul     : 100%\nadd-sub : 0%\nfma     : 100%\ndiv/sqrt: NA (no div/sqrt vectorizable/vectorized instructions)\nother   : 93%\n",
        },
        {
          title = "Cycles and memory resources usage",
          txt = "Assuming all data fit into the L1 cache, each iteration of the binary loop takes 45.50 cycles. At this rate:\n - 37% of peak load performance is reached (36.04 out of 96.00 bytes loaded per cycle (GB/s @ 1GHz))\n - 6% of peak store performance is reached (3.87 out of 64.00 bytes stored per cycle (GB/s @ 1GHz))\n",
        },
        {
          title = "ASM code",
          txt = "In the binary file, the address of the loop is: 402a30\n\nInstruction                                       | Nb FU | P0   | P1   | P2   | P3   | P4 | P5 | P6   | P7   | P8   | P9   | P10  | P11  | P12  | P13 | P14 | Latency | Recip. throughput\n------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------\nADD X4, X4, #1                                    | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0   | 0   | 1       | 0.25\nLDR X1, [X29, #1048]                              | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 4       | 0.33\nLDR Q30, [X7, X0]                                 | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 6       | 0.33\nLDR Q1, [X5, X0]                                  | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 6       | 0.33\nLDR Q2, [X1, X0]                                  | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 6       | 0.33\nLDR X1, [X29, #992]                               | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 4       | 0.33\nLDR Q11, [X8, X0]                                 | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 6       | 0.33\nLDR Q24, [X9, X0]                                 | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 6       | 0.33\nLDR Q0, [X1, X0]                                  | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 6       | 0.33\nLDR X1, [X29, #1008]                              | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 4       | 0.33\nFMUL V2.2D, V2.2D, V11.2D                         | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.25 | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0   | 0   | 3       | 0.25\nFMUL V1.2D, V0.2D, V1.2D                          | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.25 | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0   | 0   | 3       | 0.25\nLDR Q13, [X1, X0]                                 | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 6       | 0.33\nLDR X1, [X29, #1024]                              | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 4       | 0.33\nFMUL V14.2D, V13.2D, V30.2D                       | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.25 | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0   | 0   | 3       | 0.25\nLDR Q17, [X1, X0]                                 | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 6       | 0.33\nLDR X1, [X29, #1016]                              | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 4       | 0.33\nSTR Q14, [X29, #1472]                             | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.50 | 0.50 | 0    | 0    | 0.50 | 0.50 | 0    | 0   | 0   | 2       | 0.50\nLDR Q14, [X10, X0]                                | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 6       | 0.33\nLDR Q12, [X1, X0]                                 | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 6       | 0.33\nLDR X1, [X29, #1040]                              | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 4       | 0.33\nFMUL V11.2D, V17.2D, V12.2D                       | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.25 | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0   | 0   | 3       | 0.25\nLDR Q30, [X1, X0]                                 | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 6       | 0.33\nLDR X1, [X29, #1320]                              | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 4       | 0.33\nSTR Q11, [X29, #1456]                             | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.50 | 0.50 | 0    | 0    | 0.50 | 0.50 | 0    | 0   | 0   | 2       | 0.50\nCMP X1, X4                                        | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0   | 0   | 1       | 0.33\nLDR X1, [X29, #1032]                              | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 4       | 0.33\nLDR Q0, [X1, X0]                                  | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 6       | 0.33\nLDR X1, [X29, #1056]                              | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 4       | 0.33\nFMUL V13.2D, V30.2D, V0.2D                        | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.25 | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0   | 0   | 3       | 0.25\nLDR Q17, [X1, X0]                                 | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 6       | 0.33\nLDR X1, [X29, #1064]                              | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 4       | 0.33\nSTR Q13, [X29, #1440]                             | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.50 | 0.50 | 0    | 0    | 0.50 | 0.50 | 0    | 0   | 0   | 2       | 0.50\nFMUL V24.2D, V17.2D, V24.2D                       | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.25 | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0   | 0   | 3       | 0.25\nLDR Q12, [X1, X0]                                 | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 6       | 0.33\nLDR X1, [X29, #1080]                              | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 4       | 0.33\nSTR Q24, [X29, #1424]                             | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.50 | 0.50 | 0    | 0    | 0.50 | 0.50 | 0    | 0   | 0   | 2       | 0.50\nFMUL V11.2D, V12.2D, V14.2D                       | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.25 | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0   | 0   | 3       | 0.25\nLDR Q30, [X1, X0]                                 | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 6       | 0.33\nLDR X1, [X29, #1072]                              | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 4       | 0.33\nSTR Q11, [X29, #1408]                             | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.50 | 0.50 | 0    | 0    | 0.50 | 0.50 | 0    | 0   | 0   | 2       | 0.50\nLDR Q0, [X1, X0]                                  | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 6       | 0.33\nLDR X1, [X29, #1096]                              | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 4       | 0.33\nLDR Q12, [X11, X0]                                | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 6       | 0.33\nFMUL V13.2D, V30.2D, V0.2D                        | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.25 | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0   | 0   | 3       | 0.25\nLDR Q0, [X12, X0]                                 | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 6       | 0.33\nLDR Q14, [X1, X0]                                 | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 6       | 0.33\nLDR X1, [X29, #1088]                              | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 4       | 0.33\nSTR Q13, [X29, #1392]                             | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.50 | 0.50 | 0    | 0    | 0.50 | 0.50 | 0    | 0   | 0   | 2       | 0.50\nLDR Q17, [X1, X0]                                 | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 6       | 0.33\nLDR X1, [X29, #1104]                              | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 4       | 0.33\nFMUL V24.2D, V14.2D, V17.2D                       | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.25 | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0   | 0   | 3       | 0.25\nLDR Q11, [X1, X0]                                 | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 6       | 0.33\nLDR X1, [X29, #1112]                              | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 4       | 0.33\nSTR Q24, [X29, #1376]                             | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.50 | 0.50 | 0    | 0    | 0.50 | 0.50 | 0    | 0   | 0   | 2       | 0.50\nFMUL V30.2D, V11.2D, V12.2D                       | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.25 | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0   | 0   | 3       | 0.25\nLDR Q13, [X1, X0]                                 | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 6       | 0.33\nLDR X1, [X29, #1128]                              | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 4       | 0.33\nSTR Q30, [X29, #1360]                             | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.50 | 0.50 | 0    | 0    | 0.50 | 0.50 | 0    | 0   | 0   | 2       | 0.50\nFMUL V14.2D, V13.2D, V0.2D                        | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.25 | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0   | 0   | 3       | 0.25\nLDR Q0, [X13, X0]                                 | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 6       | 0.33\nLDR Q17, [X1, X0]                                 | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 6       | 0.33\nLDR X1, [X29, #1120]                              | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 4       | 0.33\nSTR Q14, [X29, #1344]                             | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.50 | 0.50 | 0    | 0    | 0.50 | 0.50 | 0    | 0   | 0   | 2       | 0.50\nLDR Q24, [X1, X0]                                 | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 6       | 0.33\nLDR X1, [X29, #1144]                              | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 4       | 0.33\nFMUL V11.2D, V17.2D, V24.2D                       | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.25 | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0   | 0   | 3       | 0.25\nLDR Q17, [X14, X0]                                | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 6       | 0.33\nLDR Q12, [X1, X0]                                 | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 6       | 0.33\nLDR X1, [X29, #1136]                              | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 4       | 0.33\nLDR Q30, [X1, X0]                                 | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 6       | 0.33\nLDR X1, [X29, #1152]                              | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 4       | 0.33\nFMUL V12.2D, V12.2D, V30.2D                       | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.25 | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0   | 0   | 3       | 0.25\nLDR Q13, [X1, X0]                                 | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 6       | 0.33\nLDR X1, [X29, #1160]                              | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 4       | 0.33\nFMUL V13.2D, V13.2D, V0.2D                        | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.25 | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0   | 0   | 3       | 0.25\nLDR Q14, [X1, X0]                                 | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 6       | 0.33\nLDR X1, [X29, #1176]                              | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 4       | 0.33\nFMUL V14.2D, V14.2D, V17.2D                       | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.25 | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0   | 0   | 3       | 0.25\nLDR Q24, [X1, X0]                                 | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 6       | 0.33\nLDR X1, [X29, #1168]                              | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 4       | 0.33\nLDR Q30, [X1, X0]                                 | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 6       | 0.33\nLDR X1, [X29, #1184]                              | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 4       | 0.33\nFMUL V17.2D, V24.2D, V30.2D                       | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.25 | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0   | 0   | 3       | 0.25\nLDR Q30, [X30, X0]                                | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 6       | 0.33\nLDR Q0, [X1, X0]                                  | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 6       | 0.33\nLDR X1, [X29, #1296]                              | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 4       | 0.33\nSTR Q0, [X29, #1328]                              | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.50 | 0.50 | 0    | 0    | 0.50 | 0.50 | 0    | 0   | 0   | 2       | 0.50\nLDR Q24, [X1, X0]                                 | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 6       | 0.33\nLDR X1, [X29, #1288]                              | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 4       | 0.33\nLDR Q0, [X1, X0]                                  | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 6       | 0.33\nLDR X1, [X29, #1280]                              | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 4       | 0.33\nFMUL V24.2D, V24.2D, V0.2D                        | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.25 | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0   | 0   | 3       | 0.25\nORR V0.16B, V27.16B, V27.16B                      | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.25 | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0   | 0   | 2       | 0.25\nFMLA V0.2D, V16.2D, V10.2D                        | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.25 | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0   | 0   | 4       | 0.25\nFMLA V0.2D, V19.2D, V10.2D                        | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.25 | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0   | 0   | 4       | 0.25\nFMLA V0.2D, V10.2D, V24.2D                        | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.25 | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0   | 0   | 4       | 0.25\nLDR Q24, [X1, X0]                                 | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 6       | 0.33\nLDR X1, [X29, #1272]                              | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 4       | 0.33\nFMUL V30.2D, V24.2D, V30.2D                       | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.25 | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0   | 0   | 3       | 0.25\nLDR Q24, [X1, X0]                                 | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 6       | 0.33\nLDR X1, [X29, #1264]                              | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 4       | 0.33\nFMLA V0.2D, V10.2D, V30.2D                        | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.25 | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0   | 0   | 4       | 0.25\nLDR Q30, [X28, X0]                                | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 6       | 0.33\nFMUL V30.2D, V24.2D, V30.2D                       | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.25 | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0   | 0   | 3       | 0.25\nLDR Q24, [X1, X0]                                 | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 6       | 0.33\nLDR X1, [X29, #1256]                              | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 4       | 0.33\nFMLA V0.2D, V10.2D, V30.2D                        | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.25 | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0   | 0   | 4       | 0.25\nLDR Q30, [X1, X0]                                 | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 6       | 0.33\nLDR X1, [X29, #1248]                              | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 4       | 0.33\nFMUL V24.2D, V24.2D, V30.2D                       | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.25 | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0   | 0   | 3       | 0.25\nLDR Q30, [X26, X0]                                | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 6       | 0.33\nFMLA V0.2D, V10.2D, V24.2D                        | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.25 | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0   | 0   | 4       | 0.25\nLDR Q24, [X1, X0]                                 | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 6       | 0.33\nLDR X1, [X29, #1240]                              | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 4       | 0.33\nFMLA V0.2D, V9.2D, V26.2D                         | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.25 | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0   | 0   | 4       | 0.25\nFMUL V30.2D, V24.2D, V30.2D                       | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.25 | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0   | 0   | 3       | 0.25\nLDR Q24, [X1, X0]                                 | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 6       | 0.33\nFMLA V0.2D, V9.2D, V28.2D                         | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.25 | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0   | 0   | 4       | 0.25\nLDR X1, [X29, #1232]                              | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 4       | 0.33\nFMLA V0.2D, V9.2D, V30.2D                         | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.25 | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0   | 0   | 4       | 0.25\nLDR Q30, [X25, X0]                                | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 6       | 0.33\nFMUL V30.2D, V24.2D, V30.2D                       | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.25 | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0   | 0   | 3       | 0.25\nLDR Q24, [X1, X0]                                 | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 6       | 0.33\nLDR X1, [X29, #1224]                              | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 4       | 0.33\nFMLA V0.2D, V9.2D, V30.2D                         | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.25 | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0   | 0   | 4       | 0.25\nLDR Q30, [X21, X0]                                | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 6       | 0.33\nFMUL V30.2D, V24.2D, V30.2D                       | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.25 | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0   | 0   | 3       | 0.25\nLDR Q24, [X1, X0]                                 | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 6       | 0.33\nLDR X1, [X29, #1216]                              | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 4       | 0.33\nFMLA V0.2D, V9.2D, V30.2D                         | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.25 | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0   | 0   | 4       | 0.25\nLDR Q30, [X20, X0]                                | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 6       | 0.33\nFMUL V30.2D, V24.2D, V30.2D                       | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.25 | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0   | 0   | 3       | 0.25\nLDR Q24, [X1, X0]                                 | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 6       | 0.33\nFMLA V0.2D, V9.2D, V30.2D                         | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.25 | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0   | 0   | 4       | 0.25\nLDR Q30, [X19, X0]                                | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 6       | 0.33\nLDR X1, [X29, #1208]                              | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 4       | 0.33\nFMLA V0.2D, V8.2D, V15.2D                         | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.25 | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0   | 0   | 4       | 0.25\nFMUL V24.2D, V24.2D, V30.2D                       | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.25 | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0   | 0   | 3       | 0.25\nLDR Q30, [X18, X0]                                | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 6       | 0.33\nFMLA V0.2D, V8.2D, V20.2D                         | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.25 | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0   | 0   | 4       | 0.25\nFMLA V0.2D, V8.2D, V24.2D                         | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.25 | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0   | 0   | 4       | 0.25\nLDR Q24, [X1, X0]                                 | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 6       | 0.33\nLDR X1, [X29, #1200]                              | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 4       | 0.33\nFMUL V30.2D, V24.2D, V30.2D                       | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.25 | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0   | 0   | 3       | 0.25\nLDR Q24, [X1, X0]                                 | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 6       | 0.33\nLDR X1, [X29, #1192]                              | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 4       | 0.33\nFMLA V0.2D, V8.2D, V30.2D                         | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.25 | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0   | 0   | 4       | 0.25\nLDR Q30, [X17, X0]                                | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 6       | 0.33\nFMUL V30.2D, V24.2D, V30.2D                       | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.25 | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0   | 0   | 3       | 0.25\nLDR Q24, [X1, X0]                                 | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 6       | 0.33\nLDR X1, [X29, #1000]                              | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 4       | 0.33\nFMLA V0.2D, V8.2D, V30.2D                         | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.25 | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0   | 0   | 4       | 0.25\nLDR Q30, [X16, X0]                                | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 6       | 0.33\nFMUL V30.2D, V24.2D, V30.2D                       | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.25 | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0   | 0   | 3       | 0.25\nLDR Q24, [X15, X0]                                | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 6       | 0.33\nFMLA V0.2D, V8.2D, V30.2D                         | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.25 | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0   | 0   | 4       | 0.25\nLDR Q30, [X29, #1328]                             | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 6       | 0.33\nFMLA V0.2D, V18.2D, V7.2D                         | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.25 | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0   | 0   | 4       | 0.25\nFMUL V24.2D, V30.2D, V24.2D                       | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.25 | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0   | 0   | 3       | 0.25\nLDR Q30, [X6, X0]                                 | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 6       | 0.33\nFMLA V0.2D, V29.2D, V7.2D                         | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.25 | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0   | 0   | 4       | 0.25\nFMLA V0.2D, V24.2D, V7.2D                         | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.25 | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0   | 0   | 4       | 0.25\nLDR Q24, [X29, #1456]                             | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 6       | 0.33\nFMLA V0.2D, V17.2D, V7.2D                         | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.25 | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0   | 0   | 4       | 0.25\nLDR Q17, [X29, #1424]                             | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 6       | 0.33\nFMLA V0.2D, V14.2D, V7.2D                         | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.25 | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0   | 0   | 4       | 0.25\nLDR Q14, [X29, #1408]                             | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 6       | 0.33\nFMLA V0.2D, V13.2D, V7.2D                         | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.25 | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0   | 0   | 4       | 0.25\nLDR Q13, [X29, #1392]                             | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 6       | 0.33\nFMLA V0.2D, V31.2D, V6.2D                         | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.25 | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0   | 0   | 4       | 0.25\nFMLA V0.2D, V21.2D, V6.2D                         | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.25 | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0   | 0   | 4       | 0.25\nFMLA V0.2D, V12.2D, V6.2D                         | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.25 | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0   | 0   | 4       | 0.25\nLDR Q12, [X29, #1360]                             | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 6       | 0.33\nFMLA V0.2D, V11.2D, V6.2D                         | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.25 | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0   | 0   | 4       | 0.25\nLDR Q11, [X29, #1344]                             | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 6       | 0.33\nFMLA V0.2D, V11.2D, V6.2D                         | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.25 | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0   | 0   | 4       | 0.25\nLDR Q11, [X1, X0]                                 | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 6       | 0.33\nLDR X1, [X29, #984]                               | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 4       | 0.33\nFMLA V0.2D, V12.2D, V6.2D                         | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.25 | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0   | 0   | 4       | 0.25\nLDR Q12, [X3, X0]                                 | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 6       | 0.33\nFMUL V30.2D, V11.2D, V30.2D                       | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.25 | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0   | 0   | 3       | 0.25\nFMLA V0.2D, V25.2D, V5.2D                         | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.25 | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0   | 0   | 4       | 0.25\nFMLA V0.2D, V23.2D, V5.2D                         | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.25 | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0   | 0   | 4       | 0.25\nORR V23.16B, V29.16B, V29.16B                     | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.25 | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0   | 0   | 2       | 0.25\nORR V29.16B, V28.16B, V28.16B                     | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.25 | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0   | 0   | 2       | 0.25\nORR V28.16B, V27.16B, V27.16B                     | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.25 | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0   | 0   | 2       | 0.25\nORR V27.16B, V26.16B, V26.16B                     | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.25 | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0   | 0   | 2       | 0.25\nORR V26.16B, V18.16B, V18.16B                     | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.25 | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0   | 0   | 2       | 0.25\nORR V18.16B, V25.16B, V25.16B                     | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.25 | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0   | 0   | 2       | 0.25\nLDR Q25, [X29, #1376]                             | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 6       | 0.33\nFMLA V0.2D, V25.2D, V5.2D                         | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.25 | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0   | 0   | 4       | 0.25\nORR V25.16B, V1.16B, V1.16B                       | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.25 | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0   | 0   | 2       | 0.25\nFMLA V0.2D, V13.2D, V5.2D                         | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.25 | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0   | 0   | 4       | 0.25\nLDR Q13, [X2, X0]                                 | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 6       | 0.33\nFMLA V0.2D, V14.2D, V5.2D                         | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.25 | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0   | 0   | 4       | 0.25\nLDR Q14, [X1, X0]                                 | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 6       | 0.33\nLDR X1, [X29, #976]                               | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 4       | 0.33\nFMUL V12.2D, V12.2D, V13.2D                       | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.25 | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0   | 0   | 3       | 0.25\nFMLA V0.2D, V17.2D, V5.2D                         | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.25 | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0   | 0   | 4       | 0.25\nLDR Q17, [X1, X0]                                 | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 6       | 0.33\nLDR X1, [X29, #968]                               | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 4       | 0.33\nFMLA V0.2D, V2.2D, V4.2D                          | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.25 | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0   | 0   | 4       | 0.25\nFMUL V14.2D, V14.2D, V17.2D                       | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.25 | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0   | 0   | 3       | 0.25\nLDR Q13, [X1, X0]                                 | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 6       | 0.33\nFMLA V0.2D, V22.2D, V4.2D                         | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.25 | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0   | 0   | 4       | 0.25\nORR V22.16B, V21.16B, V21.16B                     | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.25 | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0   | 0   | 2       | 0.25\nORR V21.16B, V20.16B, V20.16B                     | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.25 | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0   | 0   | 2       | 0.25\nORR V20.16B, V19.16B, V19.16B                     | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.25 | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0   | 0   | 2       | 0.25\nORR V19.16B, V16.16B, V16.16B                     | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.25 | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0   | 0   | 2       | 0.25\nORR V16.16B, V15.16B, V15.16B                     | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.25 | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0   | 0   | 2       | 0.25\nORR V15.16B, V31.16B, V31.16B                     | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.25 | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0   | 0   | 2       | 0.25\nORR V31.16B, V2.16B, V2.16B                       | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.25 | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0   | 0   | 2       | 0.25\nLDR Q2, [X29, #1440]                              | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 6       | 0.33\nFMLA V0.2D, V2.2D, V4.2D                          | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.25 | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0   | 0   | 4       | 0.25\nLDR Q2, [X22, X0]                                 | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 6       | 0.33\nFMLA V0.2D, V24.2D, V4.2D                         | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.25 | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0   | 0   | 4       | 0.25\nLDR Q24, [X23, X0]                                | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 6       | 0.33\nLDR Q11, [X24, X0]                                | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 6       | 0.33\nFMUL V17.2D, V13.2D, V2.2D                        | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.25 | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0   | 0   | 3       | 0.25\nLDR Q2, [X29, #1472]                              | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 6       | 0.33\nLDR X1, [X29, #960]                               | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 4       | 0.33\nFMUL V13.2D, V24.2D, V11.2D                       | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.25 | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0   | 0   | 3       | 0.25\nLDR Q24, [X27, X0]                                | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 6       | 0.33\nFMLA V0.2D, V2.2D, V4.2D                          | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.25 | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0   | 0   | 4       | 0.25\nFMLA V0.2D, V4.2D, V30.2D                         | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.25 | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0   | 0   | 4       | 0.25\nFMLA V0.2D, V3.2D, V1.2D                          | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.25 | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0   | 0   | 4       | 0.25\nLDR Q1, [X1, X0]                                  | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 6       | 0.33\nLDR X1, [X29, #1312]                              | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0   | 4       | 0.33\nFMLA V0.2D, V3.2D, V12.2D                         | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.25 | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0   | 0   | 4       | 0.25\nFMUL V30.2D, V24.2D, V1.2D                        | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.25 | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0   | 0   | 3       | 0.25\nFMLA V0.2D, V3.2D, V14.2D                         | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.25 | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0   | 0   | 4       | 0.25\nFMLA V0.2D, V3.2D, V17.2D                         | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.25 | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0   | 0   | 4       | 0.25\nFMLA V0.2D, V3.2D, V13.2D                         | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.25 | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0   | 0   | 4       | 0.25\nFMLA V0.2D, V3.2D, V30.2D                         | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.25 | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0   | 0   | 4       | 0.25\nSTR Q0, [X1, X0]                                  | 1     | 0    | 0    | 0    | 0    | 0  | 0  | 0.50 | 0.50 | 0    | 0    | 0.50 | 0.50 | 0    | 0   | 0   | 2       | 0.50\nADD X0, X0, #16                                   | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0   | 0   | 1       | 0.25\nB.HI 402a30 <_Z13one_iterationv._omp_fn.0+0x10f0> | 1     | 0.50 | 0.50 | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0   | 0   | 1       | 0.50\n",
        },
      },
      header = {
        "35% of peak computational performance is used (5.76 out of 16.00 FLOP per cycle (GFLOPS @ 1GHz))",
      },
      brief = {
      },
      gain = {
        {
          workaround = " - Try to reorganize arrays of structures to structures of arrays\n - Consider to permute loops (see vectorization gain report)\n",
          title = "Code clean check",
          txt = "Detected a slowdown caused by scalar integer instructions (typically used for address computation).\nBy removing them, you can lower the cost of an iteration from 45.50 to 30.50 cycles (1.49x speedup).",
        },
        {
          details = "98% of VPU instructions are used in vector version (process two or more data elements in vector registers):\n - 0% of VPU addition or subtraction instructions are used in vector version.\n - 93% of VPU instructions that are not load, store, addition, subtraction nor multiply instructions are used in vector version.\nSince your execution units are vector units, only a fully vectorized loop can use their full power.\n",
          title = "Vectorization",
          txt = "Your loop is highly vectorized.\nOnly 49% of vector register length is used (average across all VPU instructions).\nBy fully vectorizing your loop, you can lower the cost of an iteration from 45.50 to 18.92 cycles (2.41x speedup).",
        },
      },
      potential = {
        {
          title = "FMA",
          txt = "Detected 96 FMA (fused multiply-add) operations.",
        },
      },
    },
  common = {
    header = {
      "",
    },
    nb_paths = 1,
  },
}
