
out.elf:     file format elf32-tradlittlemips


Disassembly of section .config_BFC02FF0:

bfc02ff0 <__config_BFC02FF0>:
bfc02ff0:	ff ff fe fa                                         ....

Disassembly of section .config_BFC02FF4:

bfc02ff4 <__config_BFC02FF4>:
bfc02ff4:	d9 79 f8 ff                                         .y..

Disassembly of section .config_BFC02FF8:

bfc02ff8 <__config_BFC02FF8>:
bfc02ff8:	db ce 6c ff                                         ..l.

Disassembly of section .config_BFC02FFC:

bfc02ffc <__config_BFC02FFC>:
bfc02ffc:	ff ff ff 7e                                         ...~

Disassembly of section .reset:

bd001970 <_reset>:
bd001970:	0f40065e 	jal	bd001978 <_startup>
bd001974:	00000000 	nop

bd001978 <_startup>:
bd001978:	401a6000 	mfc0	k0,c0_status
bd00197c:	7f5a04c0 	ext	k0,k0,0x13,0x1
bd001980:	13400005 	beqz	k0,bd001998 <_no_nmi>
bd001984:	00000000 	nop
bd001988:	3c1a9d00 	lui	k0,0x9d00
bd00198c:	275a26b8 	addiu	k0,k0,9912
bd001990:	03400008 	jr	k0
bd001994:	00000000 	nop

bd001998 <_no_nmi>:
bd001998:	3c1da002 	lui	sp,0xa002
bd00199c:	27bdfff8 	addiu	sp,sp,-8
bd0019a0:	3c1ca000 	lui	gp,0xa000
bd0019a4:	279c7ff0 	addiu	gp,gp,32752
bd0019a8:	40096002 	mfc0	t1,c0_srsctl
bd0019ac:	01205820 	add	t3,t1,zero
bd0019b0:	7d2a1e80 	ext	t2,t1,0x1a,0x4
bd0019b4:	7d494984 	ins	t1,t2,0x6,0x4
bd0019b8:	40896002 	mtc0	t1,c0_srsctl
bd0019bc:	000000c0 	ehb
bd0019c0:	41dce000 	wrpgpr	gp,gp
bd0019c4:	408b6002 	mtc0	t3,c0_srsctl
bd0019c8:	000000c0 	ehb
bd0019cc:	3c089d00 	lui	t0,0x9d00
bd0019d0:	250826d0 	addiu	t0,t0,9936
bd0019d4:	0100f809 	jalr	t0
bd0019d8:	00000000 	nop

bd0019dc <_start_bss_init>:
bd0019dc:	3c08a000 	lui	t0,0xa000
bd0019e0:	25080000 	addiu	t0,t0,0
bd0019e4:	3c09a000 	lui	t1,0xa000
bd0019e8:	25290010 	addiu	t1,t1,16
bd0019ec:	10000003 	b	bd0019fc <_bss_check>
bd0019f0:	00000000 	nop

bd0019f4 <_bss_init>:
bd0019f4:	ad000000 	sw	zero,0(t0)
bd0019f8:	25080004 	addiu	t0,t0,4

bd0019fc <_bss_check>:
bd0019fc:	0109082b 	sltu	at,t0,t1
bd001a00:	1420fffc 	bnez	at,bd0019f4 <_bss_init>
bd001a04:	00000000 	nop
bd001a08:	3c089d00 	lui	t0,0x9d00
bd001a0c:	25082480 	addiu	t0,t0,9344
bd001a10:	0100f809 	jalr	t0
bd001a14:	00000000 	nop
bd001a18:	3c090000 	lui	t1,0x0
bd001a1c:	25290000 	addiu	t1,t1,0
bd001a20:	11200010 	beqz	t1,bd001a64 <_ramfunc_done>
bd001a24:	00000000 	nop
bd001a28:	3c090002 	lui	t1,0x2
bd001a2c:	25290000 	addiu	t1,t1,0
bd001a30:	3c0abf88 	lui	t2,0xbf88
bd001a34:	254a2010 	addiu	t2,t2,8208
bd001a38:	ad490000 	sw	t1,0(t2)
bd001a3c:	3c090002 	lui	t1,0x2
bd001a40:	25290000 	addiu	t1,t1,0
bd001a44:	3c0abf88 	lui	t2,0xbf88
bd001a48:	254a2020 	addiu	t2,t2,8224
bd001a4c:	ad490000 	sw	t1,0(t2)
bd001a50:	3c090002 	lui	t1,0x2
bd001a54:	25290000 	addiu	t1,t1,0
bd001a58:	3c0abf88 	lui	t2,0xbf88
bd001a5c:	254a2030 	addiu	t2,t2,8240
bd001a60:	ad490000 	sw	t1,0(t2)

bd001a64 <_ramfunc_done>:
bd001a64:	40804800 	mtc0	zero,c0_count
bd001a68:	240affff 	li	t2,-1
bd001a6c:	408a5800 	mtc0	t2,c0_compare
bd001a70:	3c080040 	lui	t0,0x40
bd001a74:	400a6000 	mfc0	t2,c0_status
bd001a78:	010a5025 	or	t2,t0,t2
bd001a7c:	408a6000 	mtc0	t2,c0_status
bd001a80:	3c099d00 	lui	t1,0x9d00
bd001a84:	25290000 	addiu	t1,t1,0
bd001a88:	000000c0 	ehb
bd001a8c:	40897801 	mtc0	t1,c0_ebase
bd001a90:	3c090000 	lui	t1,0x0
bd001a94:	25290001 	addiu	t1,t1,1
bd001a98:	240a0000 	li	t2,0
bd001a9c:	7d2a4944 	ins	t2,t1,0x5,0x5
bd001aa0:	408a6001 	mtc0	t2,c0_intctl
bd001aa4:	3c090080 	lui	t1,0x80
bd001aa8:	40896800 	mtc0	t1,c0_cause
bd001aac:	40088000 	mfc0	t0,c0_config
bd001ab0:	7d090580 	ext	t1,t0,0x16,0x1
bd001ab4:	00094c40 	sll	t1,t1,0x11
bd001ab8:	40086000 	mfc0	t0,c0_status
bd001abc:	3c010058 	lui	at,0x58
bd001ac0:	01014024 	and	t0,t0,at
bd001ac4:	01284025 	or	t0,t1,t0
bd001ac8:	40886000 	mtc0	t0,c0_status
bd001acc:	000000c0 	ehb
bd001ad0:	3c089d00 	lui	t0,0x9d00
bd001ad4:	250826d8 	addiu	t0,t0,9944
bd001ad8:	0100f809 	jalr	t0
bd001adc:	00000000 	nop
bd001ae0:	40086000 	mfc0	t0,c0_status
bd001ae4:	3c01ffbf 	lui	at,0xffbf
bd001ae8:	3421ffff 	ori	at,at,0xffff
bd001aec:	01014024 	and	t0,t0,at
bd001af0:	40886000 	mtc0	t0,c0_status
bd001af4:	30840000 	andi	a0,a0,0x0
bd001af8:	30a50000 	andi	a1,a1,0x0
bd001afc:	3c089d00 	lui	t0,0x9d00
bd001b00:	2508250c 	addiu	t0,t0,9484
bd001b04:	01000008 	jr	t0
bd001b08:	00000000 	nop

Disassembly of section .bev_excpt:

bd001cf0 <_bev_exception>:
bd001cf0:	3c1a9d00 	lui	k0,0x9d00
bd001cf4:	275a2560 	addiu	k0,k0,9568
bd001cf8:	03400008 	jr	k0
bd001cfc:	00000000 	nop

Disassembly of section .app_excpt:

9d000180 <_gen_exception>:
9d000180:	3c1a9d00 	lui	k0,0x9d00
9d000184:	275a23a4 	addiu	k0,k0,9124
9d000188:	03400008 	jr	k0
9d00018c:	00000000 	nop

Disassembly of section .vector_0:

9d000200 <__vector_dispatch_0>:
9d000200:	0b40097c 	j	9d0025f0 <_DefaultInterrupt>
9d000204:	00000000 	nop

Disassembly of section .vector_1:

9d000220 <__vector_dispatch_1>:
9d000220:	0b40097c 	j	9d0025f0 <_DefaultInterrupt>
9d000224:	00000000 	nop

Disassembly of section .vector_2:

9d000240 <__vector_dispatch_2>:
9d000240:	0b40097c 	j	9d0025f0 <_DefaultInterrupt>
9d000244:	00000000 	nop

Disassembly of section .vector_3:

9d000260 <__vector_dispatch_3>:
9d000260:	0b40097c 	j	9d0025f0 <_DefaultInterrupt>
9d000264:	00000000 	nop

Disassembly of section .vector_4:

9d000280 <__vector_dispatch_4>:
9d000280:	0b40097c 	j	9d0025f0 <_DefaultInterrupt>
9d000284:	00000000 	nop

Disassembly of section .vector_5:

9d0002a0 <__vector_dispatch_5>:
9d0002a0:	0b40097c 	j	9d0025f0 <_DefaultInterrupt>
9d0002a4:	00000000 	nop

Disassembly of section .vector_6:

9d0002c0 <__vector_dispatch_6>:
9d0002c0:	0b40097c 	j	9d0025f0 <_DefaultInterrupt>
9d0002c4:	00000000 	nop

Disassembly of section .vector_7:

9d0002e0 <__vector_dispatch_7>:
9d0002e0:	0b40097c 	j	9d0025f0 <_DefaultInterrupt>
9d0002e4:	00000000 	nop

Disassembly of section .vector_8:

9d000300 <__vector_dispatch_8>:
9d000300:	0b40080a 	j	9d002028 <Timer2ISR>
9d000304:	00000000 	nop

Disassembly of section .vector_9:

9d000320 <__vector_dispatch_9>:
9d000320:	0b40097c 	j	9d0025f0 <_DefaultInterrupt>
9d000324:	00000000 	nop

Disassembly of section .vector_10:

9d000340 <__vector_dispatch_10>:
9d000340:	0b40097c 	j	9d0025f0 <_DefaultInterrupt>
9d000344:	00000000 	nop

Disassembly of section .vector_11:

9d000360 <__vector_dispatch_11>:
9d000360:	0b40097c 	j	9d0025f0 <_DefaultInterrupt>
9d000364:	00000000 	nop

Disassembly of section .vector_12:

9d000380 <__vector_dispatch_12>:
9d000380:	0b40097c 	j	9d0025f0 <_DefaultInterrupt>
9d000384:	00000000 	nop

Disassembly of section .vector_13:

9d0003a0 <__vector_dispatch_13>:
9d0003a0:	0b40097c 	j	9d0025f0 <_DefaultInterrupt>
9d0003a4:	00000000 	nop

Disassembly of section .vector_14:

9d0003c0 <__vector_dispatch_14>:
9d0003c0:	0b40097c 	j	9d0025f0 <_DefaultInterrupt>
9d0003c4:	00000000 	nop

Disassembly of section .vector_15:

9d0003e0 <__vector_dispatch_15>:
9d0003e0:	0b40097c 	j	9d0025f0 <_DefaultInterrupt>
9d0003e4:	00000000 	nop

Disassembly of section .vector_16:

9d000400 <__vector_dispatch_16>:
9d000400:	0b40097c 	j	9d0025f0 <_DefaultInterrupt>
9d000404:	00000000 	nop

Disassembly of section .vector_17:

9d000420 <__vector_dispatch_17>:
9d000420:	0b40097c 	j	9d0025f0 <_DefaultInterrupt>
9d000424:	00000000 	nop

Disassembly of section .vector_18:

9d000440 <__vector_dispatch_18>:
9d000440:	0b40097c 	j	9d0025f0 <_DefaultInterrupt>
9d000444:	00000000 	nop

Disassembly of section .vector_19:

9d000460 <__vector_dispatch_19>:
9d000460:	0b40097c 	j	9d0025f0 <_DefaultInterrupt>
9d000464:	00000000 	nop

Disassembly of section .vector_20:

9d000480 <__vector_dispatch_20>:
9d000480:	0b40097c 	j	9d0025f0 <_DefaultInterrupt>
9d000484:	00000000 	nop

Disassembly of section .vector_21:

9d0004a0 <__vector_dispatch_21>:
9d0004a0:	0b40097c 	j	9d0025f0 <_DefaultInterrupt>
9d0004a4:	00000000 	nop

Disassembly of section .vector_22:

9d0004c0 <__vector_dispatch_22>:
9d0004c0:	0b40097c 	j	9d0025f0 <_DefaultInterrupt>
9d0004c4:	00000000 	nop

Disassembly of section .vector_23:

9d0004e0 <__vector_dispatch_23>:
9d0004e0:	0b40097c 	j	9d0025f0 <_DefaultInterrupt>
9d0004e4:	00000000 	nop

Disassembly of section .vector_24:

9d000500 <__vector_dispatch_24>:
9d000500:	0b40097c 	j	9d0025f0 <_DefaultInterrupt>
9d000504:	00000000 	nop

Disassembly of section .vector_25:

9d000520 <__vector_dispatch_25>:
9d000520:	0b40097c 	j	9d0025f0 <_DefaultInterrupt>
9d000524:	00000000 	nop

Disassembly of section .vector_26:

9d000540 <__vector_dispatch_26>:
9d000540:	0b40097c 	j	9d0025f0 <_DefaultInterrupt>
9d000544:	00000000 	nop

Disassembly of section .vector_27:

9d000560 <__vector_dispatch_27>:
9d000560:	0b40097c 	j	9d0025f0 <_DefaultInterrupt>
9d000564:	00000000 	nop

Disassembly of section .vector_28:

9d000580 <__vector_dispatch_28>:
9d000580:	0b40097c 	j	9d0025f0 <_DefaultInterrupt>
9d000584:	00000000 	nop

Disassembly of section .vector_29:

9d0005a0 <__vector_dispatch_29>:
9d0005a0:	0b40097c 	j	9d0025f0 <_DefaultInterrupt>
9d0005a4:	00000000 	nop

Disassembly of section .vector_30:

9d0005c0 <__vector_dispatch_30>:
9d0005c0:	0b40097c 	j	9d0025f0 <_DefaultInterrupt>
9d0005c4:	00000000 	nop

Disassembly of section .vector_31:

9d0005e0 <__vector_dispatch_31>:
9d0005e0:	0b40097c 	j	9d0025f0 <_DefaultInterrupt>
9d0005e4:	00000000 	nop

Disassembly of section .vector_32:

9d000600 <__vector_dispatch_32>:
9d000600:	0b40097c 	j	9d0025f0 <_DefaultInterrupt>
9d000604:	00000000 	nop

Disassembly of section .vector_33:

9d000620 <__vector_dispatch_33>:
9d000620:	0b40097c 	j	9d0025f0 <_DefaultInterrupt>
9d000624:	00000000 	nop

Disassembly of section .vector_34:

9d000640 <__vector_dispatch_34>:
9d000640:	0b40097c 	j	9d0025f0 <_DefaultInterrupt>
9d000644:	00000000 	nop

Disassembly of section .vector_35:

9d000660 <__vector_dispatch_35>:
9d000660:	0b40097c 	j	9d0025f0 <_DefaultInterrupt>
9d000664:	00000000 	nop

Disassembly of section .vector_36:

9d000680 <__vector_dispatch_36>:
9d000680:	0b40097c 	j	9d0025f0 <_DefaultInterrupt>
9d000684:	00000000 	nop

Disassembly of section .vector_37:

9d0006a0 <__vector_dispatch_37>:
9d0006a0:	0b40097c 	j	9d0025f0 <_DefaultInterrupt>
9d0006a4:	00000000 	nop

Disassembly of section .vector_38:

9d0006c0 <__vector_dispatch_38>:
9d0006c0:	0b40097c 	j	9d0025f0 <_DefaultInterrupt>
9d0006c4:	00000000 	nop

Disassembly of section .vector_39:

9d0006e0 <__vector_dispatch_39>:
9d0006e0:	0b40097c 	j	9d0025f0 <_DefaultInterrupt>
9d0006e4:	00000000 	nop

Disassembly of section .vector_40:

9d000700 <__vector_dispatch_40>:
9d000700:	0b40097c 	j	9d0025f0 <_DefaultInterrupt>
9d000704:	00000000 	nop

Disassembly of section .vector_41:

9d000720 <__vector_dispatch_41>:
9d000720:	0b40097c 	j	9d0025f0 <_DefaultInterrupt>
9d000724:	00000000 	nop

Disassembly of section .vector_42:

9d000740 <__vector_dispatch_42>:
9d000740:	0b40097c 	j	9d0025f0 <_DefaultInterrupt>
9d000744:	00000000 	nop

Disassembly of section .vector_43:

9d000760 <__vector_dispatch_43>:
9d000760:	0b40097c 	j	9d0025f0 <_DefaultInterrupt>
9d000764:	00000000 	nop

Disassembly of section .vector_44:

9d000780 <__vector_dispatch_44>:
9d000780:	0b40097c 	j	9d0025f0 <_DefaultInterrupt>
9d000784:	00000000 	nop

Disassembly of section .vector_45:

9d0007a0 <__vector_dispatch_45>:
9d0007a0:	0b40097c 	j	9d0025f0 <_DefaultInterrupt>
9d0007a4:	00000000 	nop

Disassembly of section .vector_46:

9d0007c0 <__vector_dispatch_46>:
9d0007c0:	0b40097c 	j	9d0025f0 <_DefaultInterrupt>
9d0007c4:	00000000 	nop

Disassembly of section .vector_47:

9d0007e0 <__vector_dispatch_47>:
9d0007e0:	0b40097c 	j	9d0025f0 <_DefaultInterrupt>
9d0007e4:	00000000 	nop

Disassembly of section .vector_48:

9d000800 <__vector_dispatch_48>:
9d000800:	0b40097c 	j	9d0025f0 <_DefaultInterrupt>
9d000804:	00000000 	nop

Disassembly of section .vector_49:

9d000820 <__vector_dispatch_49>:
9d000820:	0b40097c 	j	9d0025f0 <_DefaultInterrupt>
9d000824:	00000000 	nop

Disassembly of section .vector_50:

9d000840 <__vector_dispatch_50>:
9d000840:	0b40097c 	j	9d0025f0 <_DefaultInterrupt>
9d000844:	00000000 	nop

Disassembly of section .vector_51:

9d000860 <__vector_dispatch_51>:
9d000860:	0b40097c 	j	9d0025f0 <_DefaultInterrupt>
9d000864:	00000000 	nop

Disassembly of section ._debug_exception:

bfc00480 <__DbgExecReturn>:
bfc00480:	409bf800 	mtc0	k1,c0_desave
bfc00484:	000000c0 	ehb
bfc00488:	3c1b9d00 	lui	k1,0x9d00
bfc0048c:	277b2638 	addiu	k1,k1,9784
bfc00490:	13600002 	beqz	k1,bfc0049c <__DbgExecReturn+0x1c>
bfc00494:	00000000 	nop
bfc00498:	409bc000 	mtc0	k1,c0_depc
bfc0049c:	401bf800 	mfc0	k1,c0_desave
bfc004a0:	000000c0 	ehb
bfc004a4:	4200001f 	deret
bfc004a8:	00000000 	nop

Disassembly of section .text:

9d001e00 <makeWaveform>:
  }

  return 0;
}

void makeWaveform() { 
9d001e00:	00001025 	move	v0,zero
  int i = 0, center = 1000, A = 500;
  for (i = 0; i < NUMSAMPS; ++i) {
    if (i < NUMSAMPS / 2) {
      Waveform[i] = center + A;
    } else {
      Waveform[i] = center - A;
9d001e04:	3c04a000 	lui	a0,0xa000
9d001e08:	24840650 	addiu	a0,a0,1616
9d001e0c:	240601f4 	li	a2,500
      Waveform[i] = center + A;
9d001e10:	10000007 	b	9d001e30 <makeWaveform+0x30>
9d001e14:	240505dc 	li	a1,1500
      Waveform[i] = center - A;
9d001e18:	00641821 	addu	v1,v1,a0
9d001e1c:	ac660000 	sw	a2,0(v1)
  for (i = 0; i < NUMSAMPS; ++i) {
9d001e20:	24430001 	addiu	v1,v0,1
9d001e24:	286303e8 	slti	v1,v1,1000
9d001e28:	10600008 	beqz	v1,9d001e4c <makeWaveform+0x4c>
9d001e2c:	24420001 	addiu	v0,v0,1
    if (i < NUMSAMPS / 2) {
9d001e30:	284301f4 	slti	v1,v0,500
9d001e34:	1060fff8 	beqz	v1,9d001e18 <makeWaveform+0x18>
9d001e38:	00021880 	sll	v1,v0,0x2
      Waveform[i] = center + A;
9d001e3c:	00641821 	addu	v1,v1,a0
9d001e40:	ac650000 	sw	a1,0(v1)
9d001e44:	1000fffa 	b	9d001e30 <makeWaveform+0x30>
9d001e48:	24420001 	addiu	v0,v0,1
    }
  }
}
9d001e4c:	03e00008 	jr	ra
9d001e50:	00000000 	nop

9d001e54 <main>:
int main(void) {
9d001e54:	27bdffe8 	addiu	sp,sp,-24
9d001e58:	afbf0014 	sw	ra,20(sp)
  NU32_Startup();          // cache on, interrupts on, LED/button init, UART init
9d001e5c:	0f40087e 	jal	9d0021f8 <NU32_Startup>
9d001e60:	00000000 	nop
  makeWaveform();
9d001e64:	0f400780 	jal	9d001e00 <makeWaveform>
9d001e68:	00000000 	nop
  AD1PCFGbits.PCFG15 = 0; // AN15 is an adc pin
9d001e6c:	3c02bf81 	lui	v0,0xbf81
9d001e70:	94439060 	lhu	v1,-28576(v0)
9d001e74:	7c037bc4 	ins	v1,zero,0xf,0x1
9d001e78:	a4439060 	sh	v1,-28576(v0)
  AD1CON1bits.SSRC = 0b111; // auto conversion
9d001e7c:	3c03bf81 	lui	v1,0xbf81
9d001e80:	94629000 	lhu	v0,-28672(v1)
9d001e84:	24040007 	li	a0,7
9d001e88:	7c823944 	ins	v0,a0,0x5,0x3
9d001e8c:	a4629000 	sh	v0,-28672(v1)
  AD1CON1bits.ASAM = 0;     // manual sampling
9d001e90:	94629000 	lhu	v0,-28672(v1)
9d001e94:	7c021084 	ins	v0,zero,0x2,0x1
9d001e98:	a4629000 	sh	v0,-28672(v1)
  AD1CON3bits.ADCS = 2;   // length of 
9d001e9c:	3c02bf81 	lui	v0,0xbf81
9d001ea0:	24040002 	li	a0,2
9d001ea4:	a0449020 	sb	a0,-28640(v0)
  AD1CON3bits.SAMC = 20;  // length of auto sampling
9d001ea8:	94449020 	lhu	a0,-28640(v0)
9d001eac:	24050014 	li	a1,20
9d001eb0:	7ca46204 	ins	a0,a1,0x8,0x5
9d001eb4:	a4449020 	sh	a0,-28640(v0)
  AD1CON1bits.ADON = 1;   // turn on A/D converter
9d001eb8:	94649000 	lhu	a0,-28672(v1)
9d001ebc:	24020001 	li	v0,1
9d001ec0:	7c447bc4 	ins	a0,v0,0xf,0x1
9d001ec4:	a4649000 	sh	a0,-28672(v1)
  __builtin_disable_interrupts(); // INT step 2: disable interrupts at CPU
9d001ec8:	41636000 	di	v1
9d001ecc:	000000c0 	ehb
  T3CONbits.TCKPS = 1;      // Timer2 prescaler N=1 (1:4)
9d001ed0:	3c04bf80 	lui	a0,0xbf80
9d001ed4:	94830a00 	lhu	v1,2560(a0)
9d001ed8:	7c433104 	ins	v1,v0,0x4,0x3
9d001edc:	a4830a00 	sh	v1,2560(a0)
  PR3 = 3999;               // period = (PR2+1) * N * 12.5 ns = 100 us, 10 kHz
9d001ee0:	3c03bf80 	lui	v1,0xbf80
9d001ee4:	24050f9f 	li	a1,3999
9d001ee8:	ac650a20 	sw	a1,2592(v1)
  TMR3 = 0;                 // initial TMR2 count is 0
9d001eec:	3c03bf80 	lui	v1,0xbf80
9d001ef0:	ac600a10 	sw	zero,2576(v1)
  OC1CONbits.OCM = 0b110;   // PWM mode without fault pin; other OC1CON bits are defaults
9d001ef4:	3c03bf80 	lui	v1,0xbf80
9d001ef8:	94653000 	lhu	a1,12288(v1)
9d001efc:	24060006 	li	a2,6
9d001f00:	7cc51004 	ins	a1,a2,0x0,0x3
9d001f04:	a4653000 	sh	a1,12288(v1)
  OC1CONbits.OCTSEL = 1;    // enable timer3
9d001f08:	94653000 	lhu	a1,12288(v1)
9d001f0c:	7c4518c4 	ins	a1,v0,0x3,0x1
9d001f10:	a4653000 	sh	a1,12288(v1)
  OC1RS = 3000;             // duty cycle = OC1RS/(PR2+1) = 25%
9d001f14:	24050bb8 	li	a1,3000
9d001f18:	3c06bf80 	lui	a2,0xbf80
9d001f1c:	acc53020 	sw	a1,12320(a2)
  OC1R = 3000;              // initialize before turning OC1 on; afterward it is read-only
9d001f20:	3c06bf80 	lui	a2,0xbf80
9d001f24:	acc53010 	sw	a1,12304(a2)
  T3CONbits.ON = 1;         // turn on Timer2
9d001f28:	94850a00 	lhu	a1,2560(a0)
9d001f2c:	7c457bc4 	ins	a1,v0,0xf,0x1
9d001f30:	a4850a00 	sh	a1,2560(a0)
  OC1CONbits.ON = 1;        // turn on OC1
9d001f34:	94643000 	lhu	a0,12288(v1)
9d001f38:	7c447bc4 	ins	a0,v0,0xf,0x1
9d001f3c:	a4643000 	sh	a0,12288(v1)
  T2CONbits.TCKPS = 1;            //             set prescaler to 256
9d001f40:	3c03bf80 	lui	v1,0xbf80
9d001f44:	94640800 	lhu	a0,2048(v1)
9d001f48:	7c443104 	ins	a0,v0,0x4,0x3
9d001f4c:	a4640800 	sh	a0,2048(v1)
  T2CONbits.TGATE = 0;            //             not gated input (the default)
9d001f50:	94640800 	lhu	a0,2048(v1)
9d001f54:	7c0439c4 	ins	a0,zero,0x7,0x1
9d001f58:	a4640800 	sh	a0,2048(v1)
  PR2 = 40999;                    //             set period register
9d001f5c:	3c04bf80 	lui	a0,0xbf80
9d001f60:	3405a027 	li	a1,0xa027
9d001f64:	ac850820 	sw	a1,2080(a0)
  TMR2 = 0;                       //             initialize count to 0
9d001f68:	3c04bf80 	lui	a0,0xbf80
9d001f6c:	ac800810 	sw	zero,2064(a0)
  T2CONbits.ON = 1;               //             turn on Timer1
9d001f70:	94640800 	lhu	a0,2048(v1)
9d001f74:	7c447bc4 	ins	a0,v0,0xf,0x1
9d001f78:	a4640800 	sh	a0,2048(v1)
  IPC2bits.T2IP = 5;              // INT step 4: priority
9d001f7c:	3c03bf88 	lui	v1,0xbf88
9d001f80:	8c6410b0 	lw	a0,4272(v1)
9d001f84:	24050005 	li	a1,5
9d001f88:	7ca42084 	ins	a0,a1,0x2,0x3
9d001f8c:	ac6410b0 	sw	a0,4272(v1)
  IPC2bits.T2IS = 0;              //             subpriority
9d001f90:	8c6410b0 	lw	a0,4272(v1)
9d001f94:	7c040804 	ins	a0,zero,0x0,0x2
9d001f98:	ac6410b0 	sw	a0,4272(v1)
  IFS0bits.T2IF = 0;              // INT step 5: clear interrupt flag
9d001f9c:	3c03bf88 	lui	v1,0xbf88
9d001fa0:	8c641030 	lw	a0,4144(v1)
9d001fa4:	7c044204 	ins	a0,zero,0x8,0x1
9d001fa8:	ac641030 	sw	a0,4144(v1)
  IEC0bits.T2IE = 1;              // INT step 6: enable interrupt
9d001fac:	3c03bf88 	lui	v1,0xbf88
9d001fb0:	8c641060 	lw	a0,4192(v1)
9d001fb4:	7c444204 	ins	a0,v0,0x8,0x1
9d001fb8:	ac641060 	sw	a0,4192(v1)
  __builtin_enable_interrupts();  // INT step 7: enable interrupts at CPU
9d001fbc:	41626020 	ei	v0
    state = 1 ;
9d001fc0:	10000004 	b	9d001fd4 <main+0x180>
9d001fc4:	24030001 	li	v1,1
    while(state){
9d001fc8:	8f82801c 	lw	v0,-32740(gp)
9d001fcc:	1440fffe 	bnez	v0,9d001fc8 <main+0x174>
9d001fd0:	00000000 	nop
    __builtin_enable_interrupts();                      // infinite loop
9d001fd4:	41626020 	ei	v0
    state = 1 ;
9d001fd8:	af83801c 	sw	v1,-32740(gp)
    while(state){
9d001fdc:	1000fffa 	b	9d001fc8 <main+0x174>
9d001fe0:	00000000 	nop

9d001fe4 <adc_sample_convert>:

unsigned int adc_sample_convert(int pin) { // sample & convert the value on the given 
                                           // adc pin the pin should be configured as an 
                                           // analog input in AD1PCFG
    
    AD1CHSbits.CH0SA = pin;                // connect chosen pin to MUXA for sampling
9d001fe4:	3c02bf81 	lui	v0,0xbf81
9d001fe8:	8c439040 	lw	v1,-28608(v0)
9d001fec:	7c839c04 	ins	v1,a0,0x10,0x4
9d001ff0:	ac439040 	sw	v1,-28608(v0)
    AD1CON1bits.SAMP = 1;                  // start sampling
9d001ff4:	3c02bf81 	lui	v0,0xbf81
9d001ff8:	94439000 	lhu	v1,-28672(v0)
9d001ffc:	24040001 	li	a0,1
9d002000:	7c830844 	ins	v1,a0,0x1,0x1
9d002004:	a4439000 	sh	v1,-28672(v0)

    while (!AD1CON1bits.DONE) {
9d002008:	00401825 	move	v1,v0
9d00200c:	8c629000 	lw	v0,-28672(v1)
9d002010:	30420001 	andi	v0,v0,0x1
9d002014:	1040fffd 	beqz	v0,9d00200c <adc_sample_convert+0x28>
9d002018:	3c02bf81 	lui	v0,0xbf81
      ;                                   // wait for the conversion process to finish
    }
    return ADC1BUF0;                      // read the buffer with the result
9d00201c:	8c429070 	lw	v0,-28560(v0)
9d002020:	03e00008 	jr	ra
9d002024:	00000000 	nop

9d002028 <Timer2ISR>:
void __ISR(_TIMER_2_VECTOR, IPL5SOFT) Timer2ISR(void) {  // INT step 1: the ISR
9d002028:	415de800 	rdpgpr	sp,sp
9d00202c:	401a7000 	mfc0	k0,c0_epc
9d002030:	401b6000 	mfc0	k1,c0_status
9d002034:	27bdff88 	addiu	sp,sp,-120
9d002038:	afba0074 	sw	k0,116(sp)
9d00203c:	401a6002 	mfc0	k0,c0_srsctl
9d002040:	afbb0070 	sw	k1,112(sp)
9d002044:	afba006c 	sw	k0,108(sp)
9d002048:	7c1b7844 	ins	k1,zero,0x1,0xf
9d00204c:	377b1400 	ori	k1,k1,0x1400
9d002050:	409b6000 	mtc0	k1,c0_status
9d002054:	afbf005c 	sw	ra,92(sp)
9d002058:	afb90058 	sw	t9,88(sp)
9d00205c:	afb80054 	sw	t8,84(sp)
9d002060:	afb00050 	sw	s0,80(sp)
9d002064:	afaf004c 	sw	t7,76(sp)
9d002068:	afae0048 	sw	t6,72(sp)
9d00206c:	afad0044 	sw	t5,68(sp)
9d002070:	afac0040 	sw	t4,64(sp)
9d002074:	afab003c 	sw	t3,60(sp)
9d002078:	afaa0038 	sw	t2,56(sp)
9d00207c:	afa90034 	sw	t1,52(sp)
9d002080:	afa80030 	sw	t0,48(sp)
9d002084:	afa7002c 	sw	a3,44(sp)
9d002088:	afa60028 	sw	a2,40(sp)
9d00208c:	afa50024 	sw	a1,36(sp)
9d002090:	afa40020 	sw	a0,32(sp)
9d002094:	afa3001c 	sw	v1,28(sp)
9d002098:	afa20018 	sw	v0,24(sp)
9d00209c:	afa10014 	sw	at,20(sp)
9d0020a0:	00001012 	mflo	v0
9d0020a4:	afa20064 	sw	v0,100(sp)
9d0020a8:	00001810 	mfhi	v1
9d0020ac:	afa30060 	sw	v1,96(sp)
    OC1RS = Waveform[counter];
9d0020b0:	8f908018 	lw	s0,-32744(gp)
9d0020b4:	00101080 	sll	v0,s0,0x2
9d0020b8:	3c03a000 	lui	v1,0xa000
9d0020bc:	24630650 	addiu	v1,v1,1616
9d0020c0:	00431021 	addu	v0,v0,v1
9d0020c4:	8c430000 	lw	v1,0(v0)
9d0020c8:	3c02bf80 	lui	v0,0xbf80
9d0020cc:	ac433020 	sw	v1,12320(v0)
    sample15 = adc_sample_convert(15);
9d0020d0:	0f4007f9 	jal	9d001fe4 <adc_sample_convert>
9d0020d4:	2404000f 	li	a0,15
    if (state) {
9d0020d8:	8f83801c 	lw	v1,-32740(gp)
9d0020dc:	10600012 	beqz	v1,9d002128 <Timer2ISR+0x100>
9d0020e0:	8f838014 	lw	v1,-32748(gp)
      batch++;
9d0020e4:	24630001 	addiu	v1,v1,1
      if (batch == 10) {
9d0020e8:	2404000a 	li	a0,10
9d0020ec:	50640030 	beql	v1,a0,9d0021b0 <Timer2ISR+0x188>
9d0020f0:	af808014 	sw	zero,-32748(gp)
      batch++;
9d0020f4:	af838014 	sw	v1,-32748(gp)
       if (plot == PLOTPTS) { 
9d0020f8:	8f838010 	lw	v1,-32752(gp)
9d0020fc:	240200c8 	li	v0,200
9d002100:	5062003a 	beql	v1,v0,9d0021ec <Timer2ISR+0x1c4>
9d002104:	af808010 	sw	zero,-32752(gp)
      counter++;
9d002108:	26100001 	addiu	s0,s0,1
9d00210c:	3a0203e8 	xori	v0,s0,0x3e8
9d002110:	0002800a 	movz	s0,zero,v0
9d002114:	af908018 	sw	s0,-32744(gp)
    IFS0bits.T2IF = 0;              // clear interrupt flag
9d002118:	3c02bf88 	lui	v0,0xbf88
9d00211c:	8c431030 	lw	v1,4144(v0)
9d002120:	7c034204 	ins	v1,zero,0x8,0x1
9d002124:	ac431030 	sw	v1,4144(v0)
}
9d002128:	8fa20064 	lw	v0,100(sp)
9d00212c:	00400013 	mtlo	v0
9d002130:	8fa30060 	lw	v1,96(sp)
9d002134:	00600011 	mthi	v1
9d002138:	8fbf005c 	lw	ra,92(sp)
9d00213c:	8fb90058 	lw	t9,88(sp)
9d002140:	8fb80054 	lw	t8,84(sp)
9d002144:	8fb00050 	lw	s0,80(sp)
9d002148:	8faf004c 	lw	t7,76(sp)
9d00214c:	8fae0048 	lw	t6,72(sp)
9d002150:	8fad0044 	lw	t5,68(sp)
9d002154:	8fac0040 	lw	t4,64(sp)
9d002158:	8fab003c 	lw	t3,60(sp)
9d00215c:	8faa0038 	lw	t2,56(sp)
9d002160:	8fa90034 	lw	t1,52(sp)
9d002164:	8fa80030 	lw	t0,48(sp)
9d002168:	8fa7002c 	lw	a3,44(sp)
9d00216c:	8fa60028 	lw	a2,40(sp)
9d002170:	8fa50024 	lw	a1,36(sp)
9d002174:	8fa40020 	lw	a0,32(sp)
9d002178:	8fa3001c 	lw	v1,28(sp)
9d00217c:	8fa20018 	lw	v0,24(sp)
9d002180:	8fa10014 	lw	at,20(sp)
9d002184:	41606000 	di
9d002188:	000000c0 	ehb
9d00218c:	8fba0074 	lw	k0,116(sp)
9d002190:	8fbb0070 	lw	k1,112(sp)
9d002194:	409a7000 	mtc0	k0,c0_epc
9d002198:	8fba006c 	lw	k0,108(sp)
9d00219c:	27bd0078 	addiu	sp,sp,120
9d0021a0:	409a6002 	mtc0	k0,c0_srsctl
9d0021a4:	41dde800 	wrpgpr	sp,sp
9d0021a8:	409b6000 	mtc0	k1,c0_status
9d0021ac:	42000018 	eret
          ADCarray[plot] = sample15; 
9d0021b0:	8f848010 	lw	a0,-32752(gp)
9d0021b4:	00042880 	sll	a1,a0,0x2
9d0021b8:	3c03a000 	lui	v1,0xa000
9d0021bc:	24630330 	addiu	v1,v1,816
9d0021c0:	00a31821 	addu	v1,a1,v1
9d0021c4:	ac620000 	sw	v0,0(v1)
          OC1array[plot] = OC1RS;
9d0021c8:	3c02bf80 	lui	v0,0xbf80
9d0021cc:	8c433020 	lw	v1,12320(v0)
9d0021d0:	3c02a000 	lui	v0,0xa000
9d0021d4:	24420010 	addiu	v0,v0,16
9d0021d8:	00a22821 	addu	a1,a1,v0
9d0021dc:	aca30000 	sw	v1,0(a1)
          plot++; 
9d0021e0:	24840001 	addiu	a0,a0,1
9d0021e4:	1000ffc4 	b	9d0020f8 <Timer2ISR+0xd0>
9d0021e8:	af848010 	sw	a0,-32752(gp)
          state = 0;        
9d0021ec:	af80801c 	sw	zero,-32740(gp)
      counter++;
9d0021f0:	1000ffc6 	b	9d00210c <Timer2ISR+0xe4>
9d0021f4:	26100001 	addiu	s0,s0,1

9d0021f8 <NU32_Startup>:

// Perform startup routines:
//  Make NU32_LED1 and NU32_LED2 pins outputs (NU32_USER is by default an input)
//  Initialize the serial port - UART3 (no interrupt) 
//  Enable interrupts
void NU32_Startup() {
9d0021f8:	27bdfff8 	addiu	sp,sp,-8
9d0021fc:	afbf0004 	sw	ra,4(sp)
  // disable interrupts
  __builtin_disable_interrupts();
9d002200:	41626000 	di	v0
9d002204:	000000c0 	ehb
  // see Chapter 2 "CPU for Devices with M4K Core" of the PIC32 reference manual
  // most of the other bits have prescribed values
  // microchip does not provide a _CP0_SET_CONFIG macro, so we directly use
  // the compiler built-in command _mtc0
  // to disable cache, use 0xa4210582 
  __builtin_mtc0(_CP0_CONFIG, _CP0_CONFIG_SELECT, 0xa4210583); 
9d002208:	3c02a421 	lui	v0,0xa421
9d00220c:	24420583 	addiu	v0,v0,1411
9d002210:	40828000 	mtc0	v0,c0_config
9d002214:	000000c0 	ehb
  
  // set the prefectch cache wait state to 2, as per the
  // electrical characteristics data sheet
  CHECONbits.PFMWS = 0x2;   
9d002218:	3c02bf88 	lui	v0,0xbf88
9d00221c:	8c434000 	lw	v1,16384(v0)
9d002220:	24050002 	li	a1,2
9d002224:	7ca31004 	ins	v1,a1,0x0,0x3
9d002228:	ac434000 	sw	v1,16384(v0)

  //enable prefetch for cacheable and noncacheable memory
  CHECONbits.PREFEN = 0x3; 
9d00222c:	8c434000 	lw	v1,16384(v0)
9d002230:	24040003 	li	a0,3
9d002234:	7c832904 	ins	v1,a0,0x4,0x2
9d002238:	ac434000 	sw	v1,16384(v0)

  // 0 data RAM access wait states
  BMXCONbits.BMXWSDRM = 0x0;
9d00223c:	3c02bf88 	lui	v0,0xbf88
9d002240:	8c432000 	lw	v1,8192(v0)
9d002244:	7c033184 	ins	v1,zero,0x6,0x1
9d002248:	ac432000 	sw	v1,8192(v0)
  
  // enable multi vector interrupts
  INTCONbits.MVEC = 0x1;
9d00224c:	3c02bf88 	lui	v0,0xbf88
9d002250:	8c461000 	lw	a2,4096(v0)
9d002254:	24030001 	li	v1,1
9d002258:	7c666304 	ins	a2,v1,0xc,0x1
9d00225c:	ac461000 	sw	a2,4096(v0)

  // disable JTAG to get B10, B11, B12 and B13 back
  DDPCONbits.JTAGEN = 0;
9d002260:	3c02bf81 	lui	v0,0xbf81
9d002264:	9046f200 	lbu	a2,-3584(v0)
9d002268:	7c0618c4 	ins	a2,zero,0x3,0x1
9d00226c:	a046f200 	sb	a2,-3584(v0)

  TRISFCLR = 0x0003;  // Make F0 and F1 outputs (LED1 and LED2)
9d002270:	3c02bf88 	lui	v0,0xbf88
9d002274:	ac446144 	sw	a0,24900(v0)
  NU32_LED1 = 1;      // LED1 is off
9d002278:	3c02bf88 	lui	v0,0xbf88
9d00227c:	90446160 	lbu	a0,24928(v0)
9d002280:	7c640004 	ins	a0,v1,0x0,0x1
9d002284:	a0446160 	sb	a0,24928(v0)
  NU32_LED2 = 0;      // LED2 is on
9d002288:	90446160 	lbu	a0,24928(v0)
9d00228c:	7c040844 	ins	a0,zero,0x1,0x1
9d002290:	a0446160 	sb	a0,24928(v0)

  // turn on UART3 without an interrupt
  U3MODEbits.BRGH = 0; // set baud to NU32_DESIRED_BAUD
9d002294:	3c02bf80 	lui	v0,0xbf80
9d002298:	94446400 	lhu	a0,25600(v0)
9d00229c:	7c0418c4 	ins	a0,zero,0x3,0x1
9d0022a0:	a4446400 	sh	a0,25600(v0)
  U3BRG = ((NU32_SYS_FREQ / NU32_DESIRED_BAUD) / 16) - 1;
9d0022a4:	3c04bf80 	lui	a0,0xbf80
9d0022a8:	24060014 	li	a2,20
9d0022ac:	ac866440 	sw	a2,25664(a0)

  // 8 bit, no parity bit, and 1 stop bit (8N1 setup)
  U3MODEbits.PDSEL = 0;
9d0022b0:	94446400 	lhu	a0,25600(v0)
9d0022b4:	7c041044 	ins	a0,zero,0x1,0x2
9d0022b8:	a4446400 	sh	a0,25600(v0)
  U3MODEbits.STSEL = 0;
9d0022bc:	94446400 	lhu	a0,25600(v0)
9d0022c0:	7c040004 	ins	a0,zero,0x0,0x1
9d0022c4:	a4446400 	sh	a0,25600(v0)

  // configure TX & RX pins as output & input pins
  U3STAbits.UTXEN = 1;
9d0022c8:	3c04bf80 	lui	a0,0xbf80
9d0022cc:	8c866410 	lw	a2,25616(a0)
9d0022d0:	7c665284 	ins	a2,v1,0xa,0x1
9d0022d4:	ac866410 	sw	a2,25616(a0)
  U3STAbits.URXEN = 1;
9d0022d8:	8c866410 	lw	a2,25616(a0)
9d0022dc:	7c666304 	ins	a2,v1,0xc,0x1
9d0022e0:	ac866410 	sw	a2,25616(a0)
  // configure hardware flow control using RTS and CTS
  U3MODEbits.UEN = 2;
9d0022e4:	94446400 	lhu	a0,25600(v0)
9d0022e8:	7ca44a04 	ins	a0,a1,0x8,0x2
9d0022ec:	a4446400 	sh	a0,25600(v0)

  // enable the uart
  U3MODEbits.ON = 1;
9d0022f0:	94446400 	lhu	a0,25600(v0)
9d0022f4:	7c647bc4 	ins	a0,v1,0xf,0x1
9d0022f8:	a4446400 	sh	a0,25600(v0)

  __builtin_enable_interrupts();
9d0022fc:	41626020 	ei	v0
}
9d002300:	8fbf0004 	lw	ra,4(sp)
9d002304:	03e00008 	jr	ra
9d002308:	27bd0008 	addiu	sp,sp,8

9d00230c <NU32_ReadUART3>:
// Read from UART3
// block other functions until you get a '\r' or '\n'
// send the pointer to your char array and the number of elements in the array
void NU32_ReadUART3(char * message, int maxLength) {
  char data = 0;
  int complete = 0, num_bytes = 0;
9d00230c:	00003025 	move	a2,zero
  // loop until you get a '\r' or '\n'
  while (!complete) {
    if (U3STAbits.URXDA) { // if data is available
9d002310:	3c03bf80 	lui	v1,0xbf80
      data = U3RXREG;      // read the data
9d002314:	3c09bf80 	lui	t1,0xbf80
      if ((data == '\n') || (data == '\r')) {
9d002318:	2408000a 	li	t0,10
9d00231c:	240a000d 	li	t2,13
    if (U3STAbits.URXDA) { // if data is available
9d002320:	8c626410 	lw	v0,25616(v1)
9d002324:	30420001 	andi	v0,v0,0x1
9d002328:	1040fffd 	beqz	v0,9d002320 <NU32_ReadUART3+0x14>
9d00232c:	00000000 	nop
      data = U3RXREG;      // read the data
9d002330:	8d226430 	lw	v0,25648(t1)
9d002334:	7c021420 	seb	v0,v0
      if ((data == '\n') || (data == '\r')) {
9d002338:	50480009 	beql	v0,t0,9d002360 <NU32_ReadUART3+0x54>
9d00233c:	00862021 	addu	a0,a0,a2
9d002340:	104a0006 	beq	v0,t2,9d00235c <NU32_ReadUART3+0x50>
9d002344:	00863821 	addu	a3,a0,a2
        complete = 1;
      } else {
        message[num_bytes] = data;
9d002348:	a0e20000 	sb	v0,0(a3)
        ++num_bytes;
9d00234c:	24c60001 	addiu	a2,a2,1
        // roll over if the array is too small
        if (num_bytes >= maxLength) {
9d002350:	00c5102a 	slt	v0,a2,a1
9d002354:	1000fff2 	b	9d002320 <NU32_ReadUART3+0x14>
9d002358:	0002300a 	movz	a2,zero,v0
        }
      }
    }
  }
  // end the string
  message[num_bytes] = '\0';
9d00235c:	00862021 	addu	a0,a0,a2
}
9d002360:	03e00008 	jr	ra
9d002364:	a0800000 	sb	zero,0(a0)

9d002368 <NU32_WriteUART3>:

// Write a character array using UART3
void NU32_WriteUART3(const char * string) {
  while (*string != '\0') {
9d002368:	80850000 	lb	a1,0(a0)
9d00236c:	10a0000b 	beqz	a1,9d00239c <NU32_WriteUART3+0x34>
9d002370:	3c03bf80 	lui	v1,0xbf80
    while (U3STAbits.UTXBF) {
      ; // wait until tx buffer isn't full
    }
    U3TXREG = *string;
9d002374:	3c06bf80 	lui	a2,0xbf80
    while (U3STAbits.UTXBF) {
9d002378:	8c626410 	lw	v0,25616(v1)
9d00237c:	7c420240 	ext	v0,v0,0x9,0x1
9d002380:	1440fffd 	bnez	v0,9d002378 <NU32_WriteUART3+0x10>
9d002384:	00000000 	nop
    U3TXREG = *string;
9d002388:	acc56420 	sw	a1,25632(a2)
    ++string;
9d00238c:	24840001 	addiu	a0,a0,1
  while (*string != '\0') {
9d002390:	80850000 	lb	a1,0(a0)
9d002394:	14a0fff8 	bnez	a1,9d002378 <NU32_WriteUART3+0x10>
9d002398:	00000000 	nop
  }
}
9d00239c:	03e00008 	jr	ra
9d0023a0:	00000000 	nop

Disassembly of section .text.general_exception:

9d0023a4 <_general_exception_context>:
9d0023a4:	27bdffa8 	addiu	sp,sp,-88
9d0023a8:	afa10004 	sw	at,4(sp)
9d0023ac:	afa20008 	sw	v0,8(sp)
9d0023b0:	afa3000c 	sw	v1,12(sp)
9d0023b4:	afa40010 	sw	a0,16(sp)
9d0023b8:	afa50014 	sw	a1,20(sp)
9d0023bc:	afa60018 	sw	a2,24(sp)
9d0023c0:	afa7001c 	sw	a3,28(sp)
9d0023c4:	afa80020 	sw	t0,32(sp)
9d0023c8:	afa90024 	sw	t1,36(sp)
9d0023cc:	afaa0028 	sw	t2,40(sp)
9d0023d0:	afab002c 	sw	t3,44(sp)
9d0023d4:	afac0030 	sw	t4,48(sp)
9d0023d8:	afad0034 	sw	t5,52(sp)
9d0023dc:	afae0038 	sw	t6,56(sp)
9d0023e0:	afaf003c 	sw	t7,60(sp)
9d0023e4:	afb80040 	sw	t8,64(sp)
9d0023e8:	afb90044 	sw	t9,68(sp)
9d0023ec:	afbf0048 	sw	ra,72(sp)
9d0023f0:	00004012 	mflo	t0
9d0023f4:	afa8004c 	sw	t0,76(sp)
9d0023f8:	00004010 	mfhi	t0
9d0023fc:	afa80050 	sw	t0,80(sp)
9d002400:	3c1a9d00 	lui	k0,0x9d00
9d002404:	275a25a8 	addiu	k0,k0,9640
9d002408:	00000000 	nop
9d00240c:	40046800 	mfc0	a0,c0_cause
9d002410:	40056000 	mfc0	a1,c0_status
9d002414:	0340f809 	jalr	k0
9d002418:	00000000 	nop
9d00241c:	8fa80050 	lw	t0,80(sp)
9d002420:	01000011 	mthi	t0
9d002424:	8fa8004c 	lw	t0,76(sp)
9d002428:	01000013 	mtlo	t0
9d00242c:	8fa10004 	lw	at,4(sp)
9d002430:	8fa20008 	lw	v0,8(sp)
9d002434:	8fa3000c 	lw	v1,12(sp)
9d002438:	8fa40010 	lw	a0,16(sp)
9d00243c:	8fa50014 	lw	a1,20(sp)
9d002440:	8fa60018 	lw	a2,24(sp)
9d002444:	8fa7001c 	lw	a3,28(sp)
9d002448:	8fa80020 	lw	t0,32(sp)
9d00244c:	8fa90024 	lw	t1,36(sp)
9d002450:	8faa0028 	lw	t2,40(sp)
9d002454:	8fab002c 	lw	t3,44(sp)
9d002458:	8fac0030 	lw	t4,48(sp)
9d00245c:	8fad0034 	lw	t5,52(sp)
9d002460:	8fae0038 	lw	t6,56(sp)
9d002464:	8faf003c 	lw	t7,60(sp)
9d002468:	8fb80040 	lw	t8,64(sp)
9d00246c:	8fb90044 	lw	t9,68(sp)
9d002470:	8fbf0048 	lw	ra,72(sp)
9d002474:	27bd0058 	addiu	sp,sp,88
9d002478:	000000c0 	ehb
9d00247c:	42000018 	eret

Disassembly of section .text:

9d002480 <__pic32_data_init>:
9d002480:	03e01825 	move	v1,ra

9d002484 <_dinit_init>:
9d002484:	3c089d00 	lui	t0,0x9d00
9d002488:	2508267c 	addiu	t0,t0,9852
9d00248c:	1100001b 	beqz	t0,9d0024fc <_dinit_end+0x18>
9d002490:	00000000 	nop
9d002494:	8d090000 	lw	t1,0(t0)
9d002498:	11200018 	beqz	t1,9d0024fc <_dinit_end+0x18>
9d00249c:	25080004 	addiu	t0,t0,4
9d0024a0:	8d0a0000 	lw	t2,0(t0)
9d0024a4:	25080004 	addiu	t0,t0,4
9d0024a8:	8d0b0000 	lw	t3,0(t0)
9d0024ac:	11600009 	beqz	t3,9d0024d4 <_dinit_clear>
9d0024b0:	25080004 	addiu	t0,t0,4

9d0024b4 <_dinit_copy>:
9d0024b4:	910c0000 	lbu	t4,0(t0)
9d0024b8:	254affff 	addiu	t2,t2,-1
9d0024bc:	25080001 	addiu	t0,t0,1
9d0024c0:	a12c0000 	sb	t4,0(t1)
9d0024c4:	1540fffb 	bnez	t2,9d0024b4 <_dinit_copy>
9d0024c8:	25290001 	addiu	t1,t1,1
9d0024cc:	10000005 	b	9d0024e4 <_dinit_end>
9d0024d0:	00000000 	nop

9d0024d4 <_dinit_clear>:
9d0024d4:	a1200000 	sb	zero,0(t1)
9d0024d8:	254affff 	addiu	t2,t2,-1
9d0024dc:	1540fffd 	bnez	t2,9d0024d4 <_dinit_clear>
9d0024e0:	25290001 	addiu	t1,t1,1

9d0024e4 <_dinit_end>:
9d0024e4:	25080003 	addiu	t0,t0,3
9d0024e8:	240afffc 	li	t2,-4
9d0024ec:	01484024 	and	t0,t2,t0
9d0024f0:	8d090000 	lw	t1,0(t0)
9d0024f4:	1520ffe7 	bnez	t1,9d002494 <_dinit_init+0x10>
9d0024f8:	00000000 	nop
9d0024fc:	0060f825 	move	ra,v1
9d002500:	03e00008 	jr	ra
9d002504:	00000000 	nop
9d002508:	00000000 	nop

Disassembly of section .text.main_entry:

9d00250c <_main_entry>:
9d00250c:	3c040000 	lui	a0,0x0
9d002510:	27bdffe8 	addiu	sp,sp,-24
9d002514:	24840000 	addiu	a0,a0,0
9d002518:	10800003 	beqz	a0,9d002528 <_main_entry+0x1c>
9d00251c:	afbf0014 	sw	ra,20(sp)
9d002520:	0080f809 	jalr	a0
9d002524:	00000000 	nop
9d002528:	30840000 	andi	a0,a0,0x0
9d00252c:	30a50000 	andi	a1,a1,0x0
9d002530:	3c089d00 	lui	t0,0x9d00
9d002534:	25081e54 	addiu	t0,t0,7764
9d002538:	0100f809 	jalr	t0
9d00253c:	00000000 	nop

9d002540 <__crt0_exit>:
9d002540:	3c020000 24420000 10400003 00000000     ...<..B$..@.....
9d002550:	0040f809 00000000 1000fff9 00000000     ..@.............

Disassembly of section .text._bootstrap_exception_handler:

9d002560 <_bootstrap_exception_handler>:
9d002560:	3c020000 	lui	v0,0x0
9d002564:	24420000 	addiu	v0,v0,0
9d002568:	10400005 	beqz	v0,9d002580 <_bootstrap_exception_handler+0x20>
9d00256c:	3c020000 	lui	v0,0x0
9d002570:	24420000 	addiu	v0,v0,0
9d002574:	10400003 	beqz	v0,9d002584 <_bootstrap_exception_handler+0x24>
9d002578:	3c029d00 	lui	v0,0x9d00
9d00257c:	7000003f 	sdbbp
9d002580:	3c029d00 	lui	v0,0x9d00
9d002584:	24422638 	addiu	v0,v0,9784
9d002588:	10400005 	beqz	v0,9d0025a0 <_bootstrap_exception_handler+0x40>
9d00258c:	00000000 	nop
9d002590:	27bdffe8 	addiu	sp,sp,-24
9d002594:	afbf0014 	sw	ra,20(sp)
9d002598:	0040f809 	jalr	v0
9d00259c:	00000000 	nop
9d0025a0:	1000ffff 	b	9d0025a0 <_bootstrap_exception_handler+0x40>
9d0025a4:	00000000 	nop

Disassembly of section .text._general_exception_handler:

9d0025a8 <_general_exception_handler>:
9d0025a8:	3c020000 	lui	v0,0x0
9d0025ac:	24420000 	addiu	v0,v0,0
9d0025b0:	10400005 	beqz	v0,9d0025c8 <_general_exception_handler+0x20>
9d0025b4:	3c020000 	lui	v0,0x0
9d0025b8:	24420000 	addiu	v0,v0,0
9d0025bc:	10400003 	beqz	v0,9d0025cc <_general_exception_handler+0x24>
9d0025c0:	3c029d00 	lui	v0,0x9d00
9d0025c4:	7000003f 	sdbbp
9d0025c8:	3c029d00 	lui	v0,0x9d00
9d0025cc:	24422638 	addiu	v0,v0,9784
9d0025d0:	10400005 	beqz	v0,9d0025e8 <_general_exception_handler+0x40>
9d0025d4:	00000000 	nop
9d0025d8:	27bdffe8 	addiu	sp,sp,-24
9d0025dc:	afbf0014 	sw	ra,20(sp)
9d0025e0:	0040f809 	jalr	v0
9d0025e4:	00000000 	nop
9d0025e8:	1000ffff 	b	9d0025e8 <_general_exception_handler+0x40>
9d0025ec:	00000000 	nop

Disassembly of section .vector_default:

9d0025f0 <_DefaultInterrupt>:
9d0025f0:	3c020000 	lui	v0,0x0
9d0025f4:	24420000 	addiu	v0,v0,0
9d0025f8:	10400007 	beqz	v0,9d002618 <_DefaultInterrupt+0x28>
9d0025fc:	3c020000 	lui	v0,0x0
9d002600:	24420000 	addiu	v0,v0,0
9d002604:	50400005 	beqzl	v0,9d00261c <_DefaultInterrupt+0x2c>
9d002608:	3c029d00 	lui	v0,0x9d00
9d00260c:	7000003f 	sdbbp
9d002610:	03e00008 	jr	ra
9d002614:	00000000 	nop
9d002618:	3c029d00 	lui	v0,0x9d00
9d00261c:	24422638 	addiu	v0,v0,9784
9d002620:	10400003 	beqz	v0,9d002630 <_DefaultInterrupt+0x40>
9d002624:	00000000 	nop
9d002628:	0040f809 	jalr	v0
9d00262c:	00000000 	nop
9d002630:	03e00008 	jr	ra
9d002634:	00000000 	nop

Disassembly of section .text:

9d002638 <__pic32_software_reset>:
9d002638:	41606000 	di
9d00263c:	000000c0 	ehb
9d002640:	3c03aa99 	lui	v1,0xaa99
9d002644:	3c02bf81 	lui	v0,0xbf81
9d002648:	24636655 	addiu	v1,v1,26197
9d00264c:	ac40f230 	sw	zero,-3536(v0)
9d002650:	ac43f230 	sw	v1,-3536(v0)
9d002654:	3c035566 	lui	v1,0x5566
9d002658:	346399aa 	ori	v1,v1,0x99aa
9d00265c:	ac43f230 	sw	v1,-3536(v0)
9d002660:	3c02bf81 	lui	v0,0xbf81
9d002664:	24030001 	li	v1,1
9d002668:	ac43f618 	sw	v1,-2536(v0)
9d00266c:	3c02bf81 	lui	v0,0xbf81
9d002670:	8c42f610 	lw	v0,-2544(v0)
9d002674:	0b400990 	j	9d002640 <__pic32_software_reset+0x8>
9d002678:	00000000 	nop

Disassembly of section .dinit:

9d00267c <.dinit>:
9d00267c:	a0000010 	sb	zero,16(zero)
9d002680:	000015e0 	0x15e0
9d002684:	00000000 	nop
9d002688:	a0000000 	sb	zero,0(zero)
9d00268c:	00000010 	mfhi	zero
	...
9d002698:	22222222 	addi	v0,s1,8738

Disassembly of section .text:

9d0026b8 <_nmi_handler>:
9d0026b8:	401a6000 	mfc0	k0,c0_status
9d0026bc:	3c1bffbf 	lui	k1,0xffbf
9d0026c0:	377bffff 	ori	k1,k1,0xffff
9d0026c4:	035bd024 	and	k0,k0,k1
9d0026c8:	409a6000 	mtc0	k0,c0_status
9d0026cc:	42000018 	eret

Disassembly of section .text._on_reset:

9d0026d0 <_on_reset>:
9d0026d0:	03e00008 	jr	ra
9d0026d4:	00000000 	nop

Disassembly of section .text._on_bootstrap:

9d0026d8 <_on_bootstrap>:
9d0026d8:	03e00008 	jr	ra
9d0026dc:	00000000 	nop
