//! **************************************************************************
// Written by: Map P.58f on Tue Nov 15 18:47:47 2016
//! **************************************************************************

SCHEMATIC START;
COMP "RX" LOCATE = SITE "H13" LEVEL 1;
COMP "TX" LOCATE = SITE "G13" LEVEL 1;
COMP "SPI_SDA" LOCATE = SITE "R13" LEVEL 1;
COMP "SPI_SCK" LOCATE = SITE "T14" LEVEL 1;
COMP "SPI_SEN" LOCATE = SITE "V18" LEVEL 1;
COMP "GPIFII_D<0>" LOCATE = SITE "AB21" LEVEL 1;
COMP "GPIFII_D<1>" LOCATE = SITE "U14" LEVEL 1;
COMP "GPIFII_D<2>" LOCATE = SITE "U13" LEVEL 1;
COMP "GPIFII_D<3>" LOCATE = SITE "AA6" LEVEL 1;
COMP "GPIFII_D<4>" LOCATE = SITE "AB6" LEVEL 1;
COMP "GPIFII_D<5>" LOCATE = SITE "W4" LEVEL 1;
COMP "GPIFII_D<6>" LOCATE = SITE "Y4" LEVEL 1;
COMP "GPIFII_D<7>" LOCATE = SITE "Y7" LEVEL 1;
COMP "GPIFII_D<8>" LOCATE = SITE "AA2" LEVEL 1;
COMP "GPIFII_D<9>" LOCATE = SITE "AB2" LEVEL 1;
COMP "SPI_ADC_MISO" LOCATE = SITE "A9" LEVEL 1;
COMP "GPIFII_PCLK" LOCATE = SITE "W11" LEVEL 1;
COMP "SPI_ADC_MOSI" LOCATE = SITE "A7" LEVEL 1;
COMP "COUNT_CLK_N" LOCATE = SITE "C11" LEVEL 1;
COMP "COUNT_CLK_P" LOCATE = SITE "A11" LEVEL 1;
COMP "GPIFII_D<10>" LOCATE = SITE "V15" LEVEL 1;
COMP "GPIFII_D<11>" LOCATE = SITE "AA18" LEVEL 1;
COMP "GPIFII_D<12>" LOCATE = SITE "AB18" LEVEL 1;
COMP "GPIFII_D<20>" LOCATE = SITE "T15" LEVEL 1;
COMP "GPIFII_D<13>" LOCATE = SITE "Y13" LEVEL 1;
COMP "GPIFII_D<21>" LOCATE = SITE "AB17" LEVEL 1;
COMP "GPIFII_D<14>" LOCATE = SITE "AA12" LEVEL 1;
COMP "GPIFII_D<22>" LOCATE = SITE "T16" LEVEL 1;
COMP "GPIFII_D<30>" LOCATE = SITE "T17" LEVEL 1;
COMP "GPIFII_D<15>" LOCATE = SITE "AB12" LEVEL 1;
COMP "GPIFII_D<23>" LOCATE = SITE "AB10" LEVEL 1;
COMP "GPIFII_D<31>" LOCATE = SITE "T18" LEVEL 1;
COMP "GPIFII_D<16>" LOCATE = SITE "AB15" LEVEL 1;
COMP "GPIFII_D<24>" LOCATE = SITE "V17" LEVEL 1;
COMP "GPIFII_D<17>" LOCATE = SITE "V9" LEVEL 1;
COMP "GPIFII_D<25>" LOCATE = SITE "AB14" LEVEL 1;
COMP "GPIFII_D<18>" LOCATE = SITE "AB16" LEVEL 1;
COMP "GPIFII_D<26>" LOCATE = SITE "Y15" LEVEL 1;
COMP "GPIFII_D<19>" LOCATE = SITE "AA16" LEVEL 1;
COMP "GPIFII_D<27>" LOCATE = SITE "Y18" LEVEL 1;
COMP "GPIFII_D<28>" LOCATE = SITE "W17" LEVEL 1;
COMP "GPIFII_D<29>" LOCATE = SITE "W18" LEVEL 1;
COMP "GPIFII_FLAGA" LOCATE = SITE "AA8" LEVEL 1;
COMP "GPIFII_FLAGB" LOCATE = SITE "AA14" LEVEL 1;
COMP "d_row_rst" LOCATE = SITE "W9" LEVEL 1;
COMP "d_row_addr<0>" LOCATE = SITE "V5" LEVEL 1;
COMP "d_row_addr<1>" LOCATE = SITE "Y5" LEVEL 1;
COMP "d_row_addr<2>" LOCATE = SITE "AB5" LEVEL 1;
COMP "d_row_addr<3>" LOCATE = SITE "V7" LEVEL 1;
COMP "d_row_addr<4>" LOCATE = SITE "U6" LEVEL 1;
COMP "d_row_addr<5>" LOCATE = SITE "R8" LEVEL 1;
COMP "d_row_addr<6>" LOCATE = SITE "R9" LEVEL 1;
COMP "d_row_addr<7>" LOCATE = SITE "T11" LEVEL 1;
COMP "d_ref_vref_clamp_en" LOCATE = SITE "W14" LEVEL 1;
COMP "CLOCK" LOCATE = SITE "W12" LEVEL 1;
COMP "GPIO1" LOCATE = SITE "A13" LEVEL 1;
COMP "GPIO2" LOCATE = SITE "C13" LEVEL 1;
COMP "GPIO3" LOCATE = SITE "A14" LEVEL 1;
COMP "GPIO4" LOCATE = SITE "B14" LEVEL 1;
COMP "d_count_en" LOCATE = SITE "W13" LEVEL 1;
COMP "RESET" LOCATE = SITE "R19" LEVEL 1;
COMP "SRX_N" LOCATE = SITE "D11" LEVEL 1;
COMP "SRX_P" LOCATE = SITE "C12" LEVEL 1;
COMP "SPI_ADC_CS" LOCATE = SITE "C7" LEVEL 1;
COMP "d_comp_bias_sh" LOCATE = SITE "U12" LEVEL 1;
COMP "d_adr" LOCATE = SITE "U9" LEVEL 1;
COMP "d_ads" LOCATE = SITE "R7" LEVEL 1;
COMP "d_shr" LOCATE = SITE "V19" LEVEL 1;
COMP "d_shs" LOCATE = SITE "T12" LEVEL 1;
COMP "d_ref_vref_ramp_rst" LOCATE = SITE "U17" LEVEL 1;
COMP "d_comp_dyn_pon" LOCATE = SITE "V13" LEVEL 1;
COMP "GPIFII_SLCS_N" LOCATE = SITE "AB3" LEVEL 1;
COMP "GPIFII_SLOE_N" LOCATE = SITE "Y3" LEVEL 1;
COMP "GPIFII_SLRD_N" LOCATE = SITE "AB9" LEVEL 1;
COMP "GPIFII_SLWR_N" LOCATE = SITE "AB4" LEVEL 1;
COMP "d_count_jc_shift_en" LOCATE = SITE "T8" LEVEL 1;
COMP "SPI_DAC_A_SYNC" LOCATE = SITE "H12" LEVEL 1;
COMP "SPI_DAC_B_SYNC" LOCATE = SITE "F12" LEVEL 1;
COMP "d_digif_serial_rst" LOCATE = SITE "AB11" LEVEL 1;
COMP "d_ref_vref_sh" LOCATE = SITE "U16" LEVEL 1;
COMP "d_count_rst" LOCATE = SITE "Y6" LEVEL 1;
COMP "GPIFII_EPSWITCH" LOCATE = SITE "Y17" LEVEL 1;
COMP "SPI_ADC_CLK" LOCATE = SITE "C9" LEVEL 1;
COMP "SPI_DAC_SDA" LOCATE = SITE "C6" LEVEL 1;
COMP "SPI_DAC_SCK" LOCATE = SITE "D6" LEVEL 1;
COMP "GPIFII_PKTEND_N" LOCATE = SITE "AB8" LEVEL 1;
COMP "d_row_rs" LOCATE = SITE "W8" LEVEL 1;
COMP "d_row_tx" LOCATE = SITE "Y8" LEVEL 1;
COMP "GPIFII_ADDR<0>" LOCATE = SITE "Y19" LEVEL 1;
COMP "GPIFII_ADDR<1>" LOCATE = SITE "Y9" LEVEL 1;
COMP "GPIFII_ADDR<2>" LOCATE = SITE "AA10" LEVEL 1;
COMP "GPIFII_ADDR<3>" LOCATE = SITE "V11" LEVEL 1;
COMP "GPIFII_ADDR<4>" LOCATE = SITE "AA21" LEVEL 1;
COMP "d_ref_vref_ramp_ota_dyn_pon" LOCATE = SITE "Y14" LEVEL 1;
COMP "GPIFII_PCLK_IN" LOCATE = SITE "Y12" LEVEL 1;
COMP "SHUTDOWN_VDA" LOCATE = SITE "Y16" LEVEL 1;
COMP "SHUTDOWN_VDD" LOCATE = SITE "W15" LEVEL 1;
COMP "d_col_vln_sh" LOCATE = SITE "W6" LEVEL 1;
COMP "d_count_inc_one" LOCATE = SITE "U10" LEVEL 1;
COMP "G0HTX_N" LOCATE = SITE "A15" LEVEL 1;
COMP "G0HTX_P" LOCATE = SITE "C15" LEVEL 1;
COMP "G0LTX_N" LOCATE = SITE "D13" LEVEL 1;
COMP "G0LTX_P" LOCATE = SITE "F13" LEVEL 1;
COMP "d_count_inv_clk" LOCATE = SITE "U8" LEVEL 1;
COMP "d_count_lsb_clk" LOCATE = SITE "Y11" LEVEL 1;
COMP "d_count_mem_wr" LOCATE = SITE "T7" LEVEL 1;
COMP "d_count_lsb_en" LOCATE = SITE "W10" LEVEL 1;
COMP "d_count_hold" LOCATE = SITE "T10" LEVEL 1;
COMP "d_count_updn" LOCATE = SITE "Y10" LEVEL 1;
PIN PLL_250_INST/clkout1_buf_pin<1> = BEL "PLL_250_INST/clkout1_buf" PINNAME
        O;
PIN "PLL_250_INST/clkout1_buf_pin<1>" CLOCK_DEDICATED_ROUTE = FALSE;
PIN
        BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
TIMEGRP RESET = BEL "I_BIT_SLIP_POS_AUTO_0" BEL "I_BIT_SLIP_POS_AUTO_1" BEL
        "DIGIF_SER_RST_DLY_0" BEL "DIGIF_SER_RST_DLY_1" BEL
        "DIGIF_SER_RST_DLY_2" BEL "DIGIF_SER_RST_DLY_3" BEL
        "DIGIF_SER_RST_DLY_4" BEL "DIGIF_SER_RST_DLY_5" BEL
        "DIGIF_SER_RST_DLY_6" BEL "DIGIF_SER_RST_DLY_7" BEL
        "BLOCKMEM_CTRL_INST/CLOCK_DIV_REG_0" BEL
        "BLOCKMEM_CTRL_INST/CLOCK_DIV_REG_1" BEL
        "BLOCKMEM_CTRL_INST/CLOCK_DIV_REG_2" BEL
        "BLOCKMEM_CTRL_INST/CLOCK_DIV_REG_3" BEL
        "BLOCKMEM_CTRL_INST/CLOCK_DIV_REG_4" BEL
        "BLOCKMEM_CTRL_INST/CLOCK_DIV_REG_5" BEL
        "BLOCKMEM_CTRL_INST/CLOCK_DIV_REG_6" BEL
        "BLOCKMEM_CTRL_INST/CLOCK_DIV_REG_7" BEL
        "BLOCKMEM_CTRL_INST/CLOCK_DIV_REG_8" BEL
        "BLOCKMEM_CTRL_INST/CLOCK_DIV_REG_9" BEL
        "SREG_CONTROL_INST/_i000007_135" BEL "SREG_CONTROL_INST/_i000007_134"
        BEL "SREG_CONTROL_INST/_i000007_133" BEL
        "SREG_CONTROL_INST/_i000007_132" BEL "SREG_CONTROL_INST/_i000007_131"
        BEL "SREG_CONTROL_INST/_i000007_130" BEL
        "SREG_CONTROL_INST/_i000007_129" BEL "SREG_CONTROL_INST/_i000007_128"
        BEL "SREG_CONTROL_INST/_i000007_127" BEL
        "SREG_CONTROL_INST/_i000007_126" BEL "SREG_CONTROL_INST/_i000007_125"
        BEL "SREG_CONTROL_INST/_i000007_124" BEL
        "SREG_CONTROL_INST/_i000007_123" BEL "SREG_CONTROL_INST/_i000007_122"
        BEL "SREG_CONTROL_INST/_i000007_121" BEL
        "SREG_CONTROL_INST/_i000007_120" BEL "SREG_CONTROL_INST/_i000007_119"
        BEL "SREG_CONTROL_INST/_i000007_118" BEL
        "SREG_CONTROL_INST/_i000007_117" BEL "SREG_CONTROL_INST/_i000007_116"
        BEL "SREG_CONTROL_INST/_i000007_115" BEL
        "SREG_CONTROL_INST/_i000007_114" BEL "SREG_CONTROL_INST/_i000007_113"
        BEL "SREG_CONTROL_INST/_i000007_112" BEL
        "SREG_CONTROL_INST/_i000007_111" BEL "SREG_CONTROL_INST/_i000007_110"
        BEL "SREG_CONTROL_INST/_i000007_109" BEL
        "SREG_CONTROL_INST/_i000007_108" BEL "SREG_CONTROL_INST/_i000007_107"
        BEL "SREG_CONTROL_INST/_i000007_106" BEL
        "SREG_CONTROL_INST/_i000007_105" BEL "SREG_CONTROL_INST/_i000007_104"
        BEL "SREG_CONTROL_INST/_i000007_103" BEL
        "SREG_CONTROL_INST/_i000007_102" BEL "SREG_CONTROL_INST/_i000007_101"
        BEL "SREG_CONTROL_INST/_i000007_100" BEL
        "SREG_CONTROL_INST/_i000007_99" BEL "SREG_CONTROL_INST/_i000007_98"
        BEL "SREG_CONTROL_INST/_i000007_97" BEL
        "SREG_CONTROL_INST/_i000007_96" BEL "SREG_CONTROL_INST/_i000007_95"
        BEL "SREG_CONTROL_INST/_i000007_94" BEL
        "SREG_CONTROL_INST/_i000007_93" BEL "SREG_CONTROL_INST/_i000007_92"
        BEL "SREG_CONTROL_INST/_i000007_91" BEL
        "SREG_CONTROL_INST/_i000007_90" BEL "SREG_CONTROL_INST/_i000007_89"
        BEL "SREG_CONTROL_INST/_i000007_88" BEL
        "SREG_CONTROL_INST/_i000007_87" BEL "SREG_CONTROL_INST/_i000007_86"
        BEL "SREG_CONTROL_INST/_i000007_85" BEL
        "SREG_CONTROL_INST/_i000007_84" BEL "SREG_CONTROL_INST/_i000007_83"
        BEL "SREG_CONTROL_INST/_i000007_82" BEL
        "SREG_CONTROL_INST/_i000007_81" BEL "SREG_CONTROL_INST/_i000007_80"
        BEL "SREG_CONTROL_INST/_i000007_79" BEL
        "SREG_CONTROL_INST/_i000007_78" BEL "SREG_CONTROL_INST/_i000007_77"
        BEL "SREG_CONTROL_INST/_i000007_76" BEL
        "SREG_CONTROL_INST/_i000007_75" BEL "SREG_CONTROL_INST/_i000007_74"
        BEL "SREG_CONTROL_INST/_i000007_73" BEL
        "SREG_CONTROL_INST/_i000007_72" BEL "SREG_CONTROL_INST/_i000007_71"
        BEL "SREG_CONTROL_INST/_i000007_70" BEL
        "SREG_CONTROL_INST/_i000007_69" BEL "SREG_CONTROL_INST/_i000007_68"
        BEL "SREG_CONTROL_INST/_i000007_67" BEL
        "SREG_CONTROL_INST/_i000007_66" BEL "SREG_CONTROL_INST/_i000007_65"
        BEL "SREG_CONTROL_INST/_i000007_64" BEL
        "SREG_CONTROL_INST/_i000007_63" BEL "SREG_CONTROL_INST/_i000007_62"
        BEL "SREG_CONTROL_INST/_i000007_61" BEL
        "SREG_CONTROL_INST/_i000007_60" BEL "SREG_CONTROL_INST/_i000007_59"
        BEL "SREG_CONTROL_INST/_i000007_58" BEL
        "SREG_CONTROL_INST/_i000007_57" BEL "SREG_CONTROL_INST/_i000007_56"
        BEL "SREG_CONTROL_INST/_i000007_55" BEL
        "SREG_CONTROL_INST/_i000007_54" BEL "SREG_CONTROL_INST/_i000007_53"
        BEL "SREG_CONTROL_INST/_i000007_52" BEL
        "SREG_CONTROL_INST/_i000007_51" BEL "SREG_CONTROL_INST/_i000007_50"
        BEL "SREG_CONTROL_INST/_i000007_49" BEL
        "SREG_CONTROL_INST/_i000007_48" BEL "SREG_CONTROL_INST/_i000007_47"
        BEL "SREG_CONTROL_INST/_i000007_46" BEL
        "SREG_CONTROL_INST/_i000007_45" BEL "SREG_CONTROL_INST/_i000007_44"
        BEL "SREG_CONTROL_INST/_i000007_43" BEL
        "SREG_CONTROL_INST/_i000007_42" BEL "SREG_CONTROL_INST/_i000007_41"
        BEL "SREG_CONTROL_INST/_i000007_40" BEL
        "SREG_CONTROL_INST/_i000007_39" BEL "SREG_CONTROL_INST/_i000007_38"
        BEL "SREG_CONTROL_INST/_i000007_37" BEL
        "SREG_CONTROL_INST/_i000007_36" BEL "SREG_CONTROL_INST/_i000007_35"
        BEL "SREG_CONTROL_INST/_i000007_34" BEL
        "SREG_CONTROL_INST/_i000007_33" BEL "SREG_CONTROL_INST/_i000007_32"
        BEL "SREG_CONTROL_INST/_i000007_31" BEL
        "SREG_CONTROL_INST/_i000007_30" BEL "SREG_CONTROL_INST/_i000007_29"
        BEL "SREG_CONTROL_INST/_i000007_28" BEL
        "SREG_CONTROL_INST/_i000007_27" BEL "SREG_CONTROL_INST/_i000007_26"
        BEL "SREG_CONTROL_INST/_i000007_25" BEL
        "SREG_CONTROL_INST/_i000007_24" BEL "SREG_CONTROL_INST/_i000007_23"
        BEL "SREG_CONTROL_INST/_i000007_22" BEL
        "SREG_CONTROL_INST/_i000007_21" BEL "SREG_CONTROL_INST/_i000007_20"
        BEL "SREG_CONTROL_INST/_i000007_19" BEL
        "SREG_CONTROL_INST/_i000007_18" BEL "SREG_CONTROL_INST/_i000007_17"
        BEL "SREG_CONTROL_INST/_i000007_16" BEL
        "SREG_CONTROL_INST/_i000007_15" BEL "SREG_CONTROL_INST/_i000007_14"
        BEL "SREG_CONTROL_INST/_i000007_13" BEL
        "SREG_CONTROL_INST/_i000007_12" BEL "SREG_CONTROL_INST/_i000007_11"
        BEL "SREG_CONTROL_INST/_i000007_10" BEL "SREG_CONTROL_INST/_i000007_9"
        BEL "SREG_CONTROL_INST/_i000007_8" BEL "SREG_CONTROL_INST/_i000007_7"
        BEL "SREG_CONTROL_INST/_i000007_6" BEL "SREG_CONTROL_INST/_i000007_5"
        BEL "SREG_CONTROL_INST/_i000007_4" BEL "SREG_CONTROL_INST/_i000007_3"
        BEL "SREG_CONTROL_INST/_i000007_2" BEL "SREG_CONTROL_INST/_i000007_1"
        BEL "SREG_CONTROL_INST/_i000007_0" BEL "SREG_CONTROL_INST/_i000009_4"
        BEL "SREG_CONTROL_INST/_i000009_3" BEL "SREG_CONTROL_INST/_i000009_2"
        BEL "SREG_CONTROL_INST/_i000009_1" BEL "SREG_CONTROL_INST/_i000009_0"
        BEL "SREG_CONTROL_INST/T_SERIAL_INST/state_fsm_state_FSM_FFd2" BEL
        "SREG_CONTROL_INST/T_SERIAL_INST/state_fsm_state_FSM_FFd1" BEL
        "SREG_CONTROL_INST/T_SERIAL_INST/state_tx_data_7" BEL
        "SREG_CONTROL_INST/T_SERIAL_INST/state_tx_data_6" BEL
        "SREG_CONTROL_INST/T_SERIAL_INST/state_tx_data_5" BEL
        "SREG_CONTROL_INST/T_SERIAL_INST/state_tx_data_4" BEL
        "SREG_CONTROL_INST/T_SERIAL_INST/state_tx_data_3" BEL
        "SREG_CONTROL_INST/T_SERIAL_INST/state_tx_data_2" BEL
        "SREG_CONTROL_INST/T_SERIAL_INST/state_tx_data_1" BEL
        "SREG_CONTROL_INST/T_SERIAL_INST/state_tx_data_0" BEL
        "SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/rx_state_counter_3"
        BEL
        "SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/rx_state_counter_2"
        BEL
        "SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/rx_state_counter_1"
        BEL
        "SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/rx_state_counter_0"
        BEL "SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/rx_state_nbits_3"
        BEL "SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/rx_state_nbits_2"
        BEL "SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/rx_state_nbits_1"
        BEL "SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/rx_state_nbits_0"
        BEL
        "SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/tx_state_counter_3"
        BEL
        "SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/tx_state_counter_2"
        BEL
        "SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/tx_state_counter_1"
        BEL
        "SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/tx_state_counter_0"
        BEL
        "SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/sample_counter_11"
        BEL
        "SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/sample_counter_10"
        BEL "SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/sample_counter_9"
        BEL "SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/sample_counter_8"
        BEL "SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/sample_counter_7"
        BEL "SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/sample_counter_6"
        BEL "SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/sample_counter_5"
        BEL "SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/sample_counter_4"
        BEL "SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/sample_counter_3"
        BEL "SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/sample_counter_2"
        BEL "SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/sample_counter_1"
        BEL "SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/sample_counter_0"
        BEL "SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/tx_state_nbits_3"
        BEL "SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/tx_state_nbits_2"
        BEL "SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/tx_state_nbits_1"
        BEL "SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/tx_state_nbits_0"
        BEL "SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/tx_state_bits_8"
        BEL "SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/tx_state_bits_7"
        BEL "SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/tx_state_bits_6"
        BEL "SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/tx_state_bits_5"
        BEL "SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/tx_state_bits_4"
        BEL "SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/tx_state_bits_3"
        BEL "SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/tx_state_bits_2"
        BEL "SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/tx_state_bits_1"
        BEL "SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/tx_state_bits_0"
        BEL "SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/rx_state_enable"
        BEL "SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/rx_state_bits_7"
        BEL "SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/rx_state_bits_6"
        BEL "SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/rx_state_bits_5"
        BEL "SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/rx_state_bits_4"
        BEL "SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/rx_state_bits_3"
        BEL "SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/rx_state_bits_2"
        BEL "SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/rx_state_bits_1"
        BEL "SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/rx_state_bits_0"
        BEL
        "SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/rx_state_fsm_state"
        BEL "SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/sample" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/spiclkgen.sck_counter_0" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/spiclkgen.sck_counter_6" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/spiclkgen.sck_counter_5" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/spiclkgen.sck_counter_7" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/spiclkgen.sck_counter_3" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/spiclkgen.sck_counter_2" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/spiclkgen.sck_counter_4" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/spiclkgen.sck_counter_1" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/CLOCK_DIV_REG_16" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/CLOCK_DIV_REG_15" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/CLOCK_DIV_REG_14" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/CLOCK_DIV_REG_13" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/CLOCK_DIV_REG_12" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/CLOCK_DIV_REG_11" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/CLOCK_DIV_REG_10" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_96" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_0" BEL
        "SREG_CONTROL_INST/SPI_CORE_INST/spiclkgen.sck_counter_0" BEL
        "SREG_CONTROL_INST/SPI_CORE_INST/spiclkgen.sck_counter_6" BEL
        "SREG_CONTROL_INST/SPI_CORE_INST/spiclkgen.sck_counter_5" BEL
        "SREG_CONTROL_INST/SPI_CORE_INST/spiclkgen.sck_counter_7" BEL
        "SREG_CONTROL_INST/SPI_CORE_INST/spiclkgen.sck_counter_4" BEL
        "SREG_CONTROL_INST/SPI_CORE_INST/spiclkgen.sck_counter_3" BEL
        "SREG_CONTROL_INST/SPI_CORE_INST/spiclkgen.sck_counter_2" BEL
        "SREG_CONTROL_INST/SPI_CORE_INST/spiclkgen.sck_counter_1" BEL
        "SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_32" BEL
        "SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_0" BEL
        "DIGIF_INST/falling_edge_process.sck_counter_0" BEL
        "DIGIF_INST/rising_edge_process.sck_counter_0" BEL
        "DIGIF_INST/falling_edge_process.preamble_counter_0" BEL
        "DIGIF_INST/rising_edge_process.preamble_counter_0" BEL
        "DIGIF_INST/falling_edge_process.sck_counter_3" BEL
        "DIGIF_INST/falling_edge_process.sck_counter_2" BEL
        "DIGIF_INST/falling_edge_process.sck_counter_4" BEL
        "DIGIF_INST/falling_edge_process.sck_counter_1" BEL
        "DIGIF_INST/rising_edge_process.sck_counter_3" BEL
        "DIGIF_INST/rising_edge_process.sck_counter_2" BEL
        "DIGIF_INST/rising_edge_process.sck_counter_4" BEL
        "DIGIF_INST/rising_edge_process.sck_counter_1" BEL
        "DIGIF_INST/falling_edge_process.preamble_counter_3" BEL
        "DIGIF_INST/falling_edge_process.preamble_counter_2" BEL
        "DIGIF_INST/falling_edge_process.preamble_counter_4" BEL
        "DIGIF_INST/falling_edge_process.preamble_counter_1" BEL
        "DIGIF_INST/rising_edge_process.preamble_counter_2" BEL
        "DIGIF_INST/rising_edge_process.preamble_counter_1" BEL
        "DIGIF_INST/rising_edge_process.preamble_counter_3" BEL
        "DIGIF_INST/LSB_SDA_FALL" BEL "DIGIF_INST/LSB_SDA_RISE" BEL
        "DIGIF_INST/MSB_SDA_FALL" BEL "DIGIF_INST/MSB_SDA_RISE" BEL
        "DIGIF_INST/falling_edge_process.txbuf_l_4" BEL
        "DIGIF_INST/falling_edge_process.txbuf_l_2" BEL
        "DIGIF_INST/rising_edge_process.txbuf_l_4" BEL
        "DIGIF_INST/rising_edge_process.txbuf_l_2" BEL
        "DIGIF_INST/rising_edge_process.preamble_var_4" BEL
        "DIGIF_INST/rising_edge_process.preamble_var_2" BEL
        "DIGIF_INST/falling_edge_process.preamble_var_4" BEL
        "DIGIF_INST/falling_edge_process.preamble_var_2" BEL
        "DIGIF_INST/F_EDGE_FLAG_DAT" BEL "DIGIF_INST/F_EDGE_FLAG" BEL
        "DIGIF_INST/R_EDGE_FLAG" BEL "DIGIF_INST/mux_sck_fall" BEL
        "DIGIF_INST/R_EDGE_FLAG_DAT" BEL "DIGIF_INST/mux_sck_rise" BEL
        "DIGIF_INST/rising_edge_process.sck_toggle" BEL
        "DIGIF_INST/falling_edge_process.sck_toggle" BEL
        "G0LTX_DESER_INST/I_DATA_11" BEL "G0LTX_DESER_INST/I_DATA_10" BEL
        "G0LTX_DESER_INST/I_DATA_9" BEL "G0LTX_DESER_INST/I_DATA_8" BEL
        "G0LTX_DESER_INST/I_DATA_7" BEL "G0LTX_DESER_INST/I_DATA_6" BEL
        "G0LTX_DESER_INST/I_DATA_5" BEL "G0LTX_DESER_INST/I_DATA_4" BEL
        "G0LTX_DESER_INST/I_DATA_3" BEL "G0LTX_DESER_INST/I_DATA_2" BEL
        "G0LTX_DESER_INST/I_DATA_1" BEL "G0LTX_DESER_INST/I_DATA_0" BEL
        "G0LTX_DESER_INST/I_DEBUG_IN1_2" BEL "G0LTX_DESER_INST/I_DEBUG_IN0_2"
        BEL "G0LTX_DESER_INST/I_DEBUG_IN1_1" BEL
        "G0LTX_DESER_INST/I_DEBUG_IN0_1" BEL
        "G0LTX_DESER_INST/I_SAMPLING_MSB/pd_inst/state_FSM_FFd2" BEL
        "G0LTX_DESER_INST/I_SAMPLING_MSB/pd_inst/state_FSM_FFd3" BEL
        "G0LTX_DESER_INST/I_SAMPLING_MSB/pd_inst/state_FSM_FFd1" BEL
        "G0LTX_DESER_INST/I_SAMPLING_MSB/pd_inst/counter_11" BEL
        "G0LTX_DESER_INST/I_SAMPLING_MSB/pd_inst/counter_10" BEL
        "G0LTX_DESER_INST/I_SAMPLING_MSB/pd_inst/counter_9" BEL
        "G0LTX_DESER_INST/I_SAMPLING_MSB/pd_inst/counter_8" BEL
        "G0LTX_DESER_INST/I_SAMPLING_MSB/pd_inst/counter_7" BEL
        "G0LTX_DESER_INST/I_SAMPLING_MSB/pd_inst/counter_6" BEL
        "G0LTX_DESER_INST/I_SAMPLING_MSB/pd_inst/counter_5" BEL
        "G0LTX_DESER_INST/I_SAMPLING_MSB/pd_inst/counter_4" BEL
        "G0LTX_DESER_INST/I_SAMPLING_MSB/pd_inst/counter_3" BEL
        "G0LTX_DESER_INST/I_SAMPLING_MSB/pd_inst/counter_2" BEL
        "G0LTX_DESER_INST/I_SAMPLING_MSB/pd_inst/counter_1" BEL
        "G0LTX_DESER_INST/I_SAMPLING_MSB/pd_inst/counter_0" BEL
        "G0LTX_DESER_INST/I_SAMPLING_MSB/pd_inst/state_FSM_FFd4" BEL
        "G0LTX_DESER_INST/I_SAMPLING_MSB/pd_inst/pdcounter_5" BEL
        "G0LTX_DESER_INST/I_SAMPLING_MSB/pd_inst/pdcounter_4" BEL
        "G0LTX_DESER_INST/I_SAMPLING_MSB/pd_inst/pdcounter_3" BEL
        "G0LTX_DESER_INST/I_SAMPLING_MSB/pd_inst/pdcounter_2" BEL
        "G0LTX_DESER_INST/I_SAMPLING_MSB/pd_inst/pdcounter_1" BEL
        "G0LTX_DESER_INST/I_SAMPLING_MSB/pd_inst/pdcounter_0" BEL
        "G0LTX_DESER_INST/I_SAMPLING_MSB/pd_inst/ce_data_inta" BEL
        "G0LTX_DESER_INST/I_SAMPLING_MSB/pd_inst/inc_data_int" BEL
        "G0LTX_DESER_INST/I_SAMPLING_MSB/pd_inst/valid_data_d" BEL
        "G0LTX_DESER_INST/I_SAMPLING_MSB/pd_inst/busy_data_d" BEL
        "G0LTX_DESER_INST/I_SAMPLING_MSB/pd_inst/incdec_data_d" BEL
        "G0LTX_DESER_INST/I_SAMPLING_LSB/pd_inst/state_FSM_FFd2" BEL
        "G0LTX_DESER_INST/I_SAMPLING_LSB/pd_inst/state_FSM_FFd3" BEL
        "G0LTX_DESER_INST/I_SAMPLING_LSB/pd_inst/state_FSM_FFd1" BEL
        "G0LTX_DESER_INST/I_SAMPLING_LSB/pd_inst/state_FSM_FFd4" BEL
        "G0LTX_DESER_INST/I_SAMPLING_LSB/pd_inst/pdcounter_5" BEL
        "G0LTX_DESER_INST/I_SAMPLING_LSB/pd_inst/pdcounter_4" BEL
        "G0LTX_DESER_INST/I_SAMPLING_LSB/pd_inst/pdcounter_3" BEL
        "G0LTX_DESER_INST/I_SAMPLING_LSB/pd_inst/pdcounter_2" BEL
        "G0LTX_DESER_INST/I_SAMPLING_LSB/pd_inst/pdcounter_1" BEL
        "G0LTX_DESER_INST/I_SAMPLING_LSB/pd_inst/pdcounter_0" BEL
        "G0LTX_DESER_INST/I_SAMPLING_LSB/pd_inst/ce_data_inta" BEL
        "G0LTX_DESER_INST/I_SAMPLING_LSB/pd_inst/inc_data_int" BEL
        "G0LTX_DESER_INST/I_SAMPLING_LSB/pd_inst/valid_data_d" BEL
        "G0LTX_DESER_INST/I_SAMPLING_LSB/pd_inst/busy_data_d" BEL
        "G0LTX_DESER_INST/I_SAMPLING_LSB/pd_inst/incdec_data_d" BEL
        "G0LTX_DESER_INST/I_DESERIALIZER_LSB/I_PDAT_OUT_5" BEL
        "G0LTX_DESER_INST/I_DESERIALIZER_LSB/I_PDAT_OUT_4" BEL
        "G0LTX_DESER_INST/I_DESERIALIZER_LSB/I_PDAT_OUT_3" BEL
        "G0LTX_DESER_INST/I_DESERIALIZER_LSB/I_PDAT_OUT_2" BEL
        "G0LTX_DESER_INST/I_DESERIALIZER_LSB/I_PDAT_OUT_1" BEL
        "G0LTX_DESER_INST/I_DESERIALIZER_LSB/I_PDAT_OUT_0" BEL
        "G0LTX_DESER_INST/I_DESERIALIZER_LSB/I_PREG_10" BEL
        "G0LTX_DESER_INST/I_DESERIALIZER_LSB/I_PREG_9" BEL
        "G0LTX_DESER_INST/I_DESERIALIZER_LSB/I_PREG_8" BEL
        "G0LTX_DESER_INST/I_DESERIALIZER_LSB/I_PREG_7" BEL
        "G0LTX_DESER_INST/I_DESERIALIZER_LSB/I_PREG_6" BEL
        "G0LTX_DESER_INST/I_DESERIALIZER_LSB/I_PREG_5" BEL
        "G0LTX_DESER_INST/I_DESERIALIZER_LSB/I_PREG_4" BEL
        "G0LTX_DESER_INST/I_DESERIALIZER_LSB/I_PREG_3" BEL
        "G0LTX_DESER_INST/I_DESERIALIZER_LSB/I_PREG_2" BEL
        "G0LTX_DESER_INST/I_DESERIALIZER_LSB/I_PREG_1" BEL
        "G0LTX_DESER_INST/I_DESERIALIZER_LSB/I_PREG_0" BEL
        "G0LTX_DESER_INST/I_DESERIALIZER_LSB/I_SREG_10" BEL
        "G0LTX_DESER_INST/I_DESERIALIZER_LSB/I_SREG_9" BEL
        "G0LTX_DESER_INST/I_DESERIALIZER_LSB/I_SREG_8" BEL
        "G0LTX_DESER_INST/I_DESERIALIZER_LSB/I_SREG_7" BEL
        "G0LTX_DESER_INST/I_DESERIALIZER_LSB/I_SREG_6" BEL
        "G0LTX_DESER_INST/I_DESERIALIZER_LSB/I_SREG_5" BEL
        "G0LTX_DESER_INST/I_DESERIALIZER_LSB/I_SREG_4" BEL
        "G0LTX_DESER_INST/I_DESERIALIZER_LSB/I_SREG_3" BEL
        "G0LTX_DESER_INST/I_DESERIALIZER_LSB/I_SREG_2" BEL
        "G0LTX_DESER_INST/I_DESERIALIZER_LSB/I_SREG_1" BEL
        "G0LTX_DESER_INST/I_DESERIALIZER_LSB/I_SREG_0" BEL
        "G0LTX_DESER_INST/I_DESERIALIZER_LSB/PDAT_OUT_EVAL.v_pdat_index_2" BEL
        "G0LTX_DESER_INST/I_DESERIALIZER_LSB/PDAT_OUT_EVAL.v_pdat_index_1" BEL
        "G0LTX_DESER_INST/I_DESERIALIZER_LSB/PDAT_OUT_EVAL.v_pdat_index_0" BEL
        "G0LTX_DESER_INST/I_DESERIALIZER_MSB/I_PDAT_OUT_5" BEL
        "G0LTX_DESER_INST/I_DESERIALIZER_MSB/I_PDAT_OUT_4" BEL
        "G0LTX_DESER_INST/I_DESERIALIZER_MSB/I_PDAT_OUT_3" BEL
        "G0LTX_DESER_INST/I_DESERIALIZER_MSB/I_PDAT_OUT_2" BEL
        "G0LTX_DESER_INST/I_DESERIALIZER_MSB/I_PDAT_OUT_1" BEL
        "G0LTX_DESER_INST/I_DESERIALIZER_MSB/I_PDAT_OUT_0" BEL
        "G0LTX_DESER_INST/I_DESERIALIZER_MSB/I_PREG_10" BEL
        "G0LTX_DESER_INST/I_DESERIALIZER_MSB/I_PREG_9" BEL
        "G0LTX_DESER_INST/I_DESERIALIZER_MSB/I_PREG_8" BEL
        "G0LTX_DESER_INST/I_DESERIALIZER_MSB/I_PREG_7" BEL
        "G0LTX_DESER_INST/I_DESERIALIZER_MSB/I_PREG_6" BEL
        "G0LTX_DESER_INST/I_DESERIALIZER_MSB/I_PREG_5" BEL
        "G0LTX_DESER_INST/I_DESERIALIZER_MSB/I_PREG_4" BEL
        "G0LTX_DESER_INST/I_DESERIALIZER_MSB/I_PREG_3" BEL
        "G0LTX_DESER_INST/I_DESERIALIZER_MSB/I_PREG_2" BEL
        "G0LTX_DESER_INST/I_DESERIALIZER_MSB/I_PREG_1" BEL
        "G0LTX_DESER_INST/I_DESERIALIZER_MSB/I_PREG_0" BEL
        "G0LTX_DESER_INST/I_DESERIALIZER_MSB/I_SREG_10" BEL
        "G0LTX_DESER_INST/I_DESERIALIZER_MSB/I_SREG_9" BEL
        "G0LTX_DESER_INST/I_DESERIALIZER_MSB/I_SREG_8" BEL
        "G0LTX_DESER_INST/I_DESERIALIZER_MSB/I_SREG_7" BEL
        "G0LTX_DESER_INST/I_DESERIALIZER_MSB/I_SREG_6" BEL
        "G0LTX_DESER_INST/I_DESERIALIZER_MSB/I_SREG_5" BEL
        "G0LTX_DESER_INST/I_DESERIALIZER_MSB/I_SREG_4" BEL
        "G0LTX_DESER_INST/I_DESERIALIZER_MSB/I_SREG_3" BEL
        "G0LTX_DESER_INST/I_DESERIALIZER_MSB/I_SREG_2" BEL
        "G0LTX_DESER_INST/I_DESERIALIZER_MSB/I_SREG_1" BEL
        "G0LTX_DESER_INST/I_DESERIALIZER_MSB/I_SREG_0" BEL
        "G0LTX_DESER_INST/I_DESERIALIZER_MSB/PDAT_OUT_EVAL.v_pdat_index_2" BEL
        "G0LTX_DESER_INST/I_DESERIALIZER_MSB/PDAT_OUT_EVAL.v_pdat_index_1" BEL
        "G0LTX_DESER_INST/I_DESERIALIZER_MSB/PDAT_OUT_EVAL.v_pdat_index_0" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_FRAME_CNT_7" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_FRAME_CNT_6" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_FRAME_CNT_5" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_FRAME_CNT_4" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_FRAME_CNT_3" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_FRAME_CNT_2" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_FRAME_CNT_1" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_FRAME_CNT_0" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TIMESTAMP_CNT_31" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TIMESTAMP_CNT_30" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TIMESTAMP_CNT_29" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TIMESTAMP_CNT_28" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TIMESTAMP_CNT_27" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TIMESTAMP_CNT_26" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TIMESTAMP_CNT_25" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TIMESTAMP_CNT_24" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TIMESTAMP_CNT_23" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TIMESTAMP_CNT_22" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TIMESTAMP_CNT_21" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TIMESTAMP_CNT_20" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TIMESTAMP_CNT_19" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TIMESTAMP_CNT_18" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TIMESTAMP_CNT_17" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TIMESTAMP_CNT_16" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TIMESTAMP_CNT_15" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TIMESTAMP_CNT_14" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TIMESTAMP_CNT_13" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TIMESTAMP_CNT_12" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TIMESTAMP_CNT_11" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TIMESTAMP_CNT_10" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TIMESTAMP_CNT_9" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TIMESTAMP_CNT_8" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TIMESTAMP_CNT_7" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TIMESTAMP_CNT_6" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TIMESTAMP_CNT_5" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TIMESTAMP_CNT_4" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TIMESTAMP_CNT_3" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TIMESTAMP_CNT_2" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TIMESTAMP_CNT_1" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TIMESTAMP_CNT_0" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_US_CNT_6" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_US_CNT_5" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_US_CNT_4" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_US_CNT_3" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_US_CNT_2" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_US_CNT_1" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_US_CNT_0" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_PRESENT_STATE_FSM_FFd2" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_PRESENT_STATE_FSM_FFd3" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_PRESENT_STATE_FSM_FFd1" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_PRESENT_STATE_FSM_FFd4" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_31" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_30" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_29" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_28" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_27" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_26" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_25" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_24" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_23" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_22" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_21" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_20" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_19" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_18" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_17" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_16" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_15" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_14" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_13" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_12" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_11" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_10" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_9" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_8" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_7" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_6" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_5" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_4" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_3" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_2" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_1" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_0" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_WORD_15" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_WORD_14" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_WORD_13" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_WORD_12" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_WORD_11" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_WORD_10" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_WORD_9" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_WORD_8" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_WORD_7" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_WORD_6" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_WORD_5" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_WORD_4" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_WORD_3" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_WORD_2" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_WORD_1" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_WORD_0" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WREN_1" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TIMESTAMP_REG_31" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TIMESTAMP_REG_30" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TIMESTAMP_REG_29" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TIMESTAMP_REG_28" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TIMESTAMP_REG_27" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TIMESTAMP_REG_26" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TIMESTAMP_REG_25" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TIMESTAMP_REG_24" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TIMESTAMP_REG_23" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TIMESTAMP_REG_22" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TIMESTAMP_REG_21" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TIMESTAMP_REG_20" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TIMESTAMP_REG_19" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TIMESTAMP_REG_18" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TIMESTAMP_REG_17" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TIMESTAMP_REG_16" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TIMESTAMP_REG_15" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TIMESTAMP_REG_14" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TIMESTAMP_REG_13" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TIMESTAMP_REG_12" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TIMESTAMP_REG_11" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TIMESTAMP_REG_10" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TIMESTAMP_REG_9" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TIMESTAMP_REG_8" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TIMESTAMP_REG_7" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TIMESTAMP_REG_6" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TIMESTAMP_REG_5" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TIMESTAMP_REG_4" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TIMESTAMP_REG_3" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TIMESTAMP_REG_2" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TIMESTAMP_REG_1" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TIMESTAMP_REG_0" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WREN_WORD" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_SEN" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/spiclkgen.stop_overflow_flag_0" BEL
        "SREG_CONTROL_INST/SPI_CORE_INST/SPI_SEN" BEL
        "SREG_CONTROL_INST/SPI_CORE_INST/spiclkgen.stop_overflow_flag_0" BEL
        "G0LTX_DESER_INST/I_SAMPLING_MSB/pd_inst/inc_data_int_d_0" BEL
        "G0LTX_DESER_INST/I_SAMPLING_MSB/pd_inst/ce_data_0" BEL
        "G0LTX_DESER_INST/I_SAMPLING_LSB/pd_inst/inc_data_int_d_0" BEL
        "G0LTX_DESER_INST/I_SAMPLING_LSB/pd_inst/ce_data_0" BEL
        "I_BIT_SLIP_1A_LSB_FLAG" BEL
        "SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/tx_state_ready" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_SCK" BEL
        "SREG_CONTROL_INST/SPI_CORE_INST/SPI_SCK" BEL
        "G0LTX_DESER_INST/I_SAMPLING_MSB/pd_inst/cal_data_master" BEL
        "G0LTX_DESER_INST/I_SAMPLING_MSB/pd_inst/cal_data_sint" BEL
        "G0LTX_DESER_INST/I_SAMPLING_MSB/pd_inst/enable" BEL
        "G0LTX_DESER_INST/I_SAMPLING_LSB/pd_inst/cal_data_master" BEL
        "G0LTX_DESER_INST/I_SAMPLING_LSB/pd_inst/cal_data_sint" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WREN" BEL
        "G0LTX_DESER_INST/I_SAMPLING_MSB/pd_inst/rst_data" BEL
        "G0LTX_DESER_INST/I_SAMPLING_LSB/pd_inst/rst_data" BEL
        "SREG_CONTROL_INST/SPI_FLUSH" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_95_C_95" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_95_P_95" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_94_C_94" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_94_P_94" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_C_93" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_P_93" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_92_C_92" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_92_P_92" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_91_C_91" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_91_P_91" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_90_C_90" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_90_P_90" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_89_C_89" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_89_P_89" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_88_C_88" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_88_P_88" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_87_C_87" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_87_P_87" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_86_C_86" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_86_P_86" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_85_C_85" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_85_P_85" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_84_C_84" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_84_P_84" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_83_C_83" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_83_P_83" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_82_C_82" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_82_P_82" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_81_C_81" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_81_P_81" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_C_80" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_P_80" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_79_C_79" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_79_P_79" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_78_C_78" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_78_P_78" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_C_77" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_P_77" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_76_C_76" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_76_P_76" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_75_C_75" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_75_P_75" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_C_74" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_P_74" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_C_73" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_P_73" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_C_72" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_P_72" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_71_C_71" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_71_P_71" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_70_C_70" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_70_P_70" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_69_C_69" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_69_P_69" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_68_C_68" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_68_P_68" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_67_C_67" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_67_P_67" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_66_C_66" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_66_P_66" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_65_C_65" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_65_P_65" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_64_C_64" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_64_P_64" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_63_C_63" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_63_P_63" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_62_C_62" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_62_P_62" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_61_C_61" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_61_P_61" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_60_C_60" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_60_P_60" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_59_C_59" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_59_P_59" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_58_C_58" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_58_P_58" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_57_C_57" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_57_P_57" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_C_56" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_P_56" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_C_55" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_P_55" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_54_C_54" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_54_P_54" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_C_53" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_P_53" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_C_52" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_P_52" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_C_51" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_P_51" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_C_50" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_P_50" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_C_49" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_P_49" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_C_48" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_P_48" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_C_47" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_P_47" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_C_46" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_P_46" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_C_45" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_P_45" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_C_44" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_P_44" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_C_43" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_P_43" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_42_C_42" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_42_P_42" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_C_41" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_P_41" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_C_40" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_P_40" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_C_39" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_P_39" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_38_C_38" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_38_P_38" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_37_C_37" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_37_P_37" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_C_36" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_P_36" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_35_C_35" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_35_P_35" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_C_34" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_P_34" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_33_C_33" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_33_P_33" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_32_C_32" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_32_P_32" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_31_C_31" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_31_P_31" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_C_30" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_P_30" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_29_C_29" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_29_P_29" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_C_28" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_P_28" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_27_C_27" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_27_P_27" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_26_C_26" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_26_P_26" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_C_25" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_P_25" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_C_24" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_P_24" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_23_C_23" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_23_P_23" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_C_22" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_P_22" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_C_21" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_P_21" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_C_20" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_P_20" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_C_19" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_P_19" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_18_C_18" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_18_P_18" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_C_17" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_P_17" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_C_16" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_P_16" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_C_15" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_P_15" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_C_14" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_P_14" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_C_13" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_P_13" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_12_C_12" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_12_P_12" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_11_C_11" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_11_P_11" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_10_C_10" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_10_P_10" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_9_C_9" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_9_P_9" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_8_C_8" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_8_P_8" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_7_C_7" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_7_P_7" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_6_C_6" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_6_P_6" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_5_C_5" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_5_P_5" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_4_C_4" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_4_P_4" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_C_3" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_P_3" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_C_2" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_P_2" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_C_1" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_P_1" BEL
        "SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_31_C_31" BEL
        "SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_31_P_31" BEL
        "SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_30_C_30" BEL
        "SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_30_P_30" BEL
        "SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_29_C_29" BEL
        "SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_29_P_29" BEL
        "SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_28_C_28" BEL
        "SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_28_P_28" BEL
        "SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_27_C_27" BEL
        "SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_27_P_27" BEL
        "SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_C_26" BEL
        "SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_P_26" BEL
        "SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_25_C_25" BEL
        "SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_25_P_25" BEL
        "SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_24_C_24" BEL
        "SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_24_P_24" BEL
        "SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_23_C_23" BEL
        "SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_23_P_23" BEL
        "SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_22_C_22" BEL
        "SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_22_P_22" BEL
        "SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_C_21" BEL
        "SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_P_21" BEL
        "SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_20_C_20" BEL
        "SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_20_P_20" BEL
        "SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_19_C_19" BEL
        "SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_19_P_19" BEL
        "SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_18_C_18" BEL
        "SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_18_P_18" BEL
        "SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_17_C_17" BEL
        "SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_17_P_17" BEL
        "SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_16_C_16" BEL
        "SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_16_P_16" BEL
        "SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_15_C_15" BEL
        "SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_15_P_15" BEL
        "SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_14_C_14" BEL
        "SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_14_P_14" BEL
        "SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_13_C_13" BEL
        "SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_13_P_13" BEL
        "SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_12_C_12" BEL
        "SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_12_P_12" BEL
        "SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_11_C_11" BEL
        "SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_11_P_11" BEL
        "SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_10_C_10" BEL
        "SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_10_P_10" BEL
        "SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_9_C_9" BEL
        "SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_9_P_9" BEL
        "SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_8_C_8" BEL
        "SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_8_P_8" BEL
        "SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_7_C_7" BEL
        "SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_7_P_7" BEL
        "SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_6_C_6" BEL
        "SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_6_P_6" BEL
        "SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_5_C_5" BEL
        "SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_5_P_5" BEL
        "SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_4_C_4" BEL
        "SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_4_P_4" BEL
        "SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_3_C_3" BEL
        "SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_3_P_3" BEL
        "SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_C_2" BEL
        "SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_P_2" BEL
        "SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_C_1" BEL
        "SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_P_1" PIN
        "BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram_pins<28>"
        BEL
        "FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg"
        BEL "ODDR2_LSBDATTX_INST" BEL "ODDR2_LVDS_CLOC_BUFFER_OUT_INST" BEL
        "G0LTX_DESER_INST/I_SAMPLING_LSB/pins[0].iserdes2_master" BEL
        "G0LTX_DESER_INST/I_SAMPLING_LSB/pins[0].iserdes2_slave" BEL
        "G0LTX_DESER_INST/I_SAMPLING_MSB/pins[0].iserdes2_master" BEL
        "G0LTX_DESER_INST/I_SAMPLING_MSB/pins[0].iserdes2_slave";
PIN
        FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
TIMEGRP PLL_DESER_INST_clkout2 = BEL "I_BIT_SLIP_POS_AUTO_0" BEL
        "I_BIT_SLIP_POS_AUTO_1" BEL "PLL_DESER_INST/clkout3_buf" BEL
        "G0LTX_DESER_INST/I_DATA_11" BEL "G0LTX_DESER_INST/I_DATA_10" BEL
        "G0LTX_DESER_INST/I_DATA_9" BEL "G0LTX_DESER_INST/I_DATA_8" BEL
        "G0LTX_DESER_INST/I_DATA_7" BEL "G0LTX_DESER_INST/I_DATA_6" BEL
        "G0LTX_DESER_INST/I_DATA_5" BEL "G0LTX_DESER_INST/I_DATA_4" BEL
        "G0LTX_DESER_INST/I_DATA_3" BEL "G0LTX_DESER_INST/I_DATA_2" BEL
        "G0LTX_DESER_INST/I_DATA_1" BEL "G0LTX_DESER_INST/I_DATA_0" BEL
        "G0LTX_DESER_INST/I_DEBUG_IN1_2" BEL "G0LTX_DESER_INST/I_DEBUG_IN0_2"
        BEL "G0LTX_DESER_INST/I_DEBUG_IN1_1" BEL
        "G0LTX_DESER_INST/I_DEBUG_IN0_1" BEL
        "G0LTX_DESER_INST/I_DESERIALIZER_LSB/I_PDAT_OUT_5" BEL
        "G0LTX_DESER_INST/I_DESERIALIZER_LSB/I_PDAT_OUT_4" BEL
        "G0LTX_DESER_INST/I_DESERIALIZER_LSB/I_PDAT_OUT_3" BEL
        "G0LTX_DESER_INST/I_DESERIALIZER_LSB/I_PDAT_OUT_2" BEL
        "G0LTX_DESER_INST/I_DESERIALIZER_LSB/I_PDAT_OUT_1" BEL
        "G0LTX_DESER_INST/I_DESERIALIZER_LSB/I_PDAT_OUT_0" BEL
        "G0LTX_DESER_INST/I_DESERIALIZER_LSB/I_PREG_10" BEL
        "G0LTX_DESER_INST/I_DESERIALIZER_LSB/I_PREG_9" BEL
        "G0LTX_DESER_INST/I_DESERIALIZER_LSB/I_PREG_8" BEL
        "G0LTX_DESER_INST/I_DESERIALIZER_LSB/I_PREG_7" BEL
        "G0LTX_DESER_INST/I_DESERIALIZER_LSB/I_PREG_6" BEL
        "G0LTX_DESER_INST/I_DESERIALIZER_LSB/I_PREG_5" BEL
        "G0LTX_DESER_INST/I_DESERIALIZER_LSB/I_PREG_4" BEL
        "G0LTX_DESER_INST/I_DESERIALIZER_LSB/I_PREG_3" BEL
        "G0LTX_DESER_INST/I_DESERIALIZER_LSB/I_PREG_2" BEL
        "G0LTX_DESER_INST/I_DESERIALIZER_LSB/I_PREG_1" BEL
        "G0LTX_DESER_INST/I_DESERIALIZER_LSB/I_PREG_0" BEL
        "G0LTX_DESER_INST/I_DESERIALIZER_LSB/PDAT_OUT_EVAL.v_pdat_index_2" BEL
        "G0LTX_DESER_INST/I_DESERIALIZER_LSB/PDAT_OUT_EVAL.v_pdat_index_1" BEL
        "G0LTX_DESER_INST/I_DESERIALIZER_LSB/PDAT_OUT_EVAL.v_pdat_index_0" BEL
        "G0LTX_DESER_INST/I_DESERIALIZER_MSB/I_PDAT_OUT_5" BEL
        "G0LTX_DESER_INST/I_DESERIALIZER_MSB/I_PDAT_OUT_4" BEL
        "G0LTX_DESER_INST/I_DESERIALIZER_MSB/I_PDAT_OUT_3" BEL
        "G0LTX_DESER_INST/I_DESERIALIZER_MSB/I_PDAT_OUT_2" BEL
        "G0LTX_DESER_INST/I_DESERIALIZER_MSB/I_PDAT_OUT_1" BEL
        "G0LTX_DESER_INST/I_DESERIALIZER_MSB/I_PDAT_OUT_0" BEL
        "G0LTX_DESER_INST/I_DESERIALIZER_MSB/I_PREG_10" BEL
        "G0LTX_DESER_INST/I_DESERIALIZER_MSB/I_PREG_9" BEL
        "G0LTX_DESER_INST/I_DESERIALIZER_MSB/I_PREG_8" BEL
        "G0LTX_DESER_INST/I_DESERIALIZER_MSB/I_PREG_7" BEL
        "G0LTX_DESER_INST/I_DESERIALIZER_MSB/I_PREG_6" BEL
        "G0LTX_DESER_INST/I_DESERIALIZER_MSB/I_PREG_5" BEL
        "G0LTX_DESER_INST/I_DESERIALIZER_MSB/I_PREG_4" BEL
        "G0LTX_DESER_INST/I_DESERIALIZER_MSB/I_PREG_3" BEL
        "G0LTX_DESER_INST/I_DESERIALIZER_MSB/I_PREG_2" BEL
        "G0LTX_DESER_INST/I_DESERIALIZER_MSB/I_PREG_1" BEL
        "G0LTX_DESER_INST/I_DESERIALIZER_MSB/I_PREG_0" BEL
        "G0LTX_DESER_INST/I_DESERIALIZER_MSB/PDAT_OUT_EVAL.v_pdat_index_2" BEL
        "G0LTX_DESER_INST/I_DESERIALIZER_MSB/PDAT_OUT_EVAL.v_pdat_index_1" BEL
        "G0LTX_DESER_INST/I_DESERIALIZER_MSB/PDAT_OUT_EVAL.v_pdat_index_0" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_FRAME_CNT_7" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_FRAME_CNT_6" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_FRAME_CNT_5" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_FRAME_CNT_4" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_FRAME_CNT_3" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_FRAME_CNT_2" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_FRAME_CNT_1" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_FRAME_CNT_0" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TIMESTAMP_CNT_31" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TIMESTAMP_CNT_30" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TIMESTAMP_CNT_29" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TIMESTAMP_CNT_28" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TIMESTAMP_CNT_27" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TIMESTAMP_CNT_26" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TIMESTAMP_CNT_25" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TIMESTAMP_CNT_24" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TIMESTAMP_CNT_23" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TIMESTAMP_CNT_22" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TIMESTAMP_CNT_21" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TIMESTAMP_CNT_20" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TIMESTAMP_CNT_19" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TIMESTAMP_CNT_18" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TIMESTAMP_CNT_17" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TIMESTAMP_CNT_16" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TIMESTAMP_CNT_15" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TIMESTAMP_CNT_14" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TIMESTAMP_CNT_13" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TIMESTAMP_CNT_12" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TIMESTAMP_CNT_11" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TIMESTAMP_CNT_10" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TIMESTAMP_CNT_9" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TIMESTAMP_CNT_8" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TIMESTAMP_CNT_7" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TIMESTAMP_CNT_6" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TIMESTAMP_CNT_5" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TIMESTAMP_CNT_4" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TIMESTAMP_CNT_3" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TIMESTAMP_CNT_2" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TIMESTAMP_CNT_1" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TIMESTAMP_CNT_0" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_US_CNT_6" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_US_CNT_5" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_US_CNT_4" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_US_CNT_3" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_US_CNT_2" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_US_CNT_1" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_US_CNT_0" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_PRESENT_STATE_FSM_FFd2" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_PRESENT_STATE_FSM_FFd3" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_PRESENT_STATE_FSM_FFd1" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_PRESENT_STATE_FSM_FFd4" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_31" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_30" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_29" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_28" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_27" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_26" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_25" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_24" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_23" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_22" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_21" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_20" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_19" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_18" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_17" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_16" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_15" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_14" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_13" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_12" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_11" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_10" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_9" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_8" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_7" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_6" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_5" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_4" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_3" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_2" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_1" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_0" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_WORD_15" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_WORD_14" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_WORD_13" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_WORD_12" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_WORD_11" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_WORD_10" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_WORD_9" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_WORD_8" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_WORD_7" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_WORD_6" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_WORD_5" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_WORD_4" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_WORD_3" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_WORD_2" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_WORD_1" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_WORD_0" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WREN_1" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TIMESTAMP_REG_31" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TIMESTAMP_REG_30" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TIMESTAMP_REG_29" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TIMESTAMP_REG_28" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TIMESTAMP_REG_27" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TIMESTAMP_REG_26" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TIMESTAMP_REG_25" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TIMESTAMP_REG_24" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TIMESTAMP_REG_23" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TIMESTAMP_REG_22" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TIMESTAMP_REG_21" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TIMESTAMP_REG_20" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TIMESTAMP_REG_19" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TIMESTAMP_REG_18" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TIMESTAMP_REG_17" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TIMESTAMP_REG_16" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TIMESTAMP_REG_15" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TIMESTAMP_REG_14" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TIMESTAMP_REG_13" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TIMESTAMP_REG_12" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TIMESTAMP_REG_11" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TIMESTAMP_REG_10" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TIMESTAMP_REG_9" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TIMESTAMP_REG_8" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TIMESTAMP_REG_7" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TIMESTAMP_REG_6" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TIMESTAMP_REG_5" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TIMESTAMP_REG_4" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TIMESTAMP_REG_3" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TIMESTAMP_REG_2" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TIMESTAMP_REG_1" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TIMESTAMP_REG_0" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WREN_WORD" BEL
        "I_BIT_SLIP_1A_LSB_FLAG" BEL
        "FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WREN" BEL
        "FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1"
        BEL
        "FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0"
        BEL
        "FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1"
        PIN
        "FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        BEL
        "FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i"
        BEL
        "FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_13"
        BEL
        "FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_12"
        BEL
        "FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_11"
        BEL
        "FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_10"
        BEL
        "FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_9"
        BEL
        "FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_8"
        BEL
        "FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_7"
        BEL
        "FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_6"
        BEL
        "FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_5"
        BEL
        "FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_4"
        BEL
        "FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_3"
        BEL
        "FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_2"
        BEL
        "FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_13"
        BEL
        "FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_12"
        BEL
        "FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_11"
        BEL
        "FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_10"
        BEL
        "FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_9"
        BEL
        "FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_8"
        BEL
        "FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_7"
        BEL
        "FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_6"
        BEL
        "FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_5"
        BEL
        "FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_4"
        BEL
        "FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_3"
        BEL
        "FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_2"
        BEL
        "FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_13"
        BEL
        "FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_12"
        BEL
        "FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_11"
        BEL
        "FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_10"
        BEL
        "FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_9"
        BEL
        "FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_8"
        BEL
        "FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_7"
        BEL
        "FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_6"
        BEL
        "FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_5"
        BEL
        "FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_4"
        BEL
        "FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_3"
        BEL
        "FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_2"
        BEL
        "FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_1"
        BEL
        "FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_0"
        BEL
        "FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_13"
        BEL
        "FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_12"
        BEL
        "FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_11"
        BEL
        "FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_10"
        BEL
        "FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_9"
        BEL
        "FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_8"
        BEL
        "FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_7"
        BEL
        "FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_6"
        BEL
        "FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_5"
        BEL
        "FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_4"
        BEL
        "FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_3"
        BEL
        "FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_2"
        BEL
        "FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_1"
        BEL
        "FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_13"
        BEL
        "FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_12"
        BEL
        "FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_11"
        BEL
        "FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_10"
        BEL
        "FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_9"
        BEL
        "FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_8"
        BEL
        "FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_7"
        BEL
        "FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_6"
        BEL
        "FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_5"
        BEL
        "FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_4"
        BEL
        "FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_3"
        BEL
        "FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_2"
        BEL
        "FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_1"
        BEL
        "FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0"
        BEL
        "FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_13"
        BEL
        "FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_12"
        BEL
        "FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_11"
        BEL
        "FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_10"
        BEL
        "FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_9"
        BEL
        "FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_8"
        BEL
        "FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_7"
        BEL
        "FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_6"
        BEL
        "FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_5"
        BEL
        "FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_4"
        BEL
        "FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3"
        BEL
        "FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2"
        BEL
        "FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1"
        BEL
        "FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0"
        BEL
        "FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_13"
        BEL
        "FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_12"
        BEL
        "FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_11"
        BEL
        "FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_10"
        BEL
        "FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_9"
        BEL
        "FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_8"
        BEL
        "FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_7"
        BEL
        "FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_6"
        BEL
        "FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_5"
        BEL
        "FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_4"
        BEL
        "FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_3"
        BEL
        "FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_2"
        BEL
        "FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_1"
        BEL
        "FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_0"
        BEL
        "FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_13"
        BEL
        "FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_12"
        BEL
        "FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_11"
        BEL
        "FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_10"
        BEL
        "FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_9"
        BEL
        "FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_8"
        BEL
        "FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_7"
        BEL
        "FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_6"
        BEL
        "FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_5"
        BEL
        "FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_4"
        BEL
        "FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_3"
        BEL
        "FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2"
        BEL
        "FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1"
        BEL
        "FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_0";
PIN ODDR2_GPIFII_PCLK_pins<1> = BEL "ODDR2_GPIFII_PCLK" PINNAME CK0;
PIN ODDR2_GPIFII_PCLK_pins<2> = BEL "ODDR2_GPIFII_PCLK" PINNAME CK1;
PIN SP6_INS_BUFIO2FB_DCM_ML_BUFIO2FB_3_pins<1> = BEL
        "SP6_INS_BUFIO2FB_DCM_ML_BUFIO2FB_3" PINNAME O;
PIN PLL_250_INST/dcm_sp_inst_pins<1> = BEL "PLL_250_INST/dcm_sp_inst" PINNAME
        CLKFB;
TIMEGRP PLL_250_INST_clk0 = BEL "DIGIF_SER_RST_DLY_0" BEL
        "DIGIF_SER_RST_DLY_1" BEL "DIGIF_SER_RST_DLY_2" BEL
        "DIGIF_SER_RST_DLY_3" BEL "DIGIF_SER_RST_DLY_4" BEL
        "DIGIF_SER_RST_DLY_5" BEL "DIGIF_SER_RST_DLY_6" BEL
        "DIGIF_SER_RST_DLY_7" BEL "BLOCKMEM_CTRL_INST/CLOCK_DIV_REG_0" BEL
        "BLOCKMEM_CTRL_INST/CLOCK_DIV_REG_1" BEL
        "BLOCKMEM_CTRL_INST/CLOCK_DIV_REG_2" BEL
        "BLOCKMEM_CTRL_INST/CLOCK_DIV_REG_3" BEL
        "BLOCKMEM_CTRL_INST/CLOCK_DIV_REG_4" BEL
        "BLOCKMEM_CTRL_INST/CLOCK_DIV_REG_5" BEL
        "BLOCKMEM_CTRL_INST/CLOCK_DIV_REG_6" BEL
        "BLOCKMEM_CTRL_INST/CLOCK_DIV_REG_7" BEL
        "BLOCKMEM_CTRL_INST/CLOCK_DIV_REG_8" BEL
        "BLOCKMEM_CTRL_INST/CLOCK_DIV_REG_9" BEL "CLOCK_100_BUFG" BEL
        "SREG_CONTROL_INST/flushproecss.WORD_COUNTER_4" BEL
        "SREG_CONTROL_INST/flushproecss.WORD_COUNTER_3" BEL
        "SREG_CONTROL_INST/flushproecss.WORD_COUNTER_2" BEL
        "SREG_CONTROL_INST/flushproecss.WORD_COUNTER_1" BEL
        "SREG_CONTROL_INST/flushproecss.WORD_COUNTER_0" BEL
        "SREG_CONTROL_INST/SPI_DATA_BUFFER_135" BEL
        "SREG_CONTROL_INST/SPI_DATA_BUFFER_134" BEL
        "SREG_CONTROL_INST/SPI_DATA_BUFFER_133" BEL
        "SREG_CONTROL_INST/SPI_DATA_BUFFER_132" BEL
        "SREG_CONTROL_INST/SPI_DATA_BUFFER_131" BEL
        "SREG_CONTROL_INST/SPI_DATA_BUFFER_130" BEL
        "SREG_CONTROL_INST/SPI_DATA_BUFFER_129" BEL
        "SREG_CONTROL_INST/SPI_DATA_BUFFER_128" BEL
        "SREG_CONTROL_INST/SPI_DATA_BUFFER_127" BEL
        "SREG_CONTROL_INST/SPI_DATA_BUFFER_126" BEL
        "SREG_CONTROL_INST/SPI_DATA_BUFFER_125" BEL
        "SREG_CONTROL_INST/SPI_DATA_BUFFER_124" BEL
        "SREG_CONTROL_INST/SPI_DATA_BUFFER_123" BEL
        "SREG_CONTROL_INST/SPI_DATA_BUFFER_122" BEL
        "SREG_CONTROL_INST/SPI_DATA_BUFFER_121" BEL
        "SREG_CONTROL_INST/SPI_DATA_BUFFER_120" BEL
        "SREG_CONTROL_INST/SPI_DATA_BUFFER_119" BEL
        "SREG_CONTROL_INST/SPI_DATA_BUFFER_118" BEL
        "SREG_CONTROL_INST/SPI_DATA_BUFFER_117" BEL
        "SREG_CONTROL_INST/SPI_DATA_BUFFER_116" BEL
        "SREG_CONTROL_INST/SPI_DATA_BUFFER_115" BEL
        "SREG_CONTROL_INST/SPI_DATA_BUFFER_114" BEL
        "SREG_CONTROL_INST/SPI_DATA_BUFFER_113" BEL
        "SREG_CONTROL_INST/SPI_DATA_BUFFER_112" BEL
        "SREG_CONTROL_INST/SPI_DATA_BUFFER_111" BEL
        "SREG_CONTROL_INST/SPI_DATA_BUFFER_110" BEL
        "SREG_CONTROL_INST/SPI_DATA_BUFFER_109" BEL
        "SREG_CONTROL_INST/SPI_DATA_BUFFER_108" BEL
        "SREG_CONTROL_INST/SPI_DATA_BUFFER_107" BEL
        "SREG_CONTROL_INST/SPI_DATA_BUFFER_106" BEL
        "SREG_CONTROL_INST/SPI_DATA_BUFFER_105" BEL
        "SREG_CONTROL_INST/SPI_DATA_BUFFER_104" BEL
        "SREG_CONTROL_INST/SPI_DATA_BUFFER_103" BEL
        "SREG_CONTROL_INST/SPI_DATA_BUFFER_102" BEL
        "SREG_CONTROL_INST/SPI_DATA_BUFFER_101" BEL
        "SREG_CONTROL_INST/SPI_DATA_BUFFER_100" BEL
        "SREG_CONTROL_INST/SPI_DATA_BUFFER_99" BEL
        "SREG_CONTROL_INST/SPI_DATA_BUFFER_98" BEL
        "SREG_CONTROL_INST/SPI_DATA_BUFFER_97" BEL
        "SREG_CONTROL_INST/SPI_DATA_BUFFER_96" BEL
        "SREG_CONTROL_INST/SPI_DATA_BUFFER_95" BEL
        "SREG_CONTROL_INST/SPI_DATA_BUFFER_94" BEL
        "SREG_CONTROL_INST/SPI_DATA_BUFFER_93" BEL
        "SREG_CONTROL_INST/SPI_DATA_BUFFER_92" BEL
        "SREG_CONTROL_INST/SPI_DATA_BUFFER_91" BEL
        "SREG_CONTROL_INST/SPI_DATA_BUFFER_90" BEL
        "SREG_CONTROL_INST/SPI_DATA_BUFFER_89" BEL
        "SREG_CONTROL_INST/SPI_DATA_BUFFER_88" BEL
        "SREG_CONTROL_INST/SPI_DATA_BUFFER_87" BEL
        "SREG_CONTROL_INST/SPI_DATA_BUFFER_86" BEL
        "SREG_CONTROL_INST/SPI_DATA_BUFFER_85" BEL
        "SREG_CONTROL_INST/SPI_DATA_BUFFER_84" BEL
        "SREG_CONTROL_INST/SPI_DATA_BUFFER_83" BEL
        "SREG_CONTROL_INST/SPI_DATA_BUFFER_82" BEL
        "SREG_CONTROL_INST/SPI_DATA_BUFFER_81" BEL
        "SREG_CONTROL_INST/SPI_DATA_BUFFER_80" BEL
        "SREG_CONTROL_INST/SPI_DATA_BUFFER_79" BEL
        "SREG_CONTROL_INST/SPI_DATA_BUFFER_78" BEL
        "SREG_CONTROL_INST/SPI_DATA_BUFFER_77" BEL
        "SREG_CONTROL_INST/SPI_DATA_BUFFER_76" BEL
        "SREG_CONTROL_INST/SPI_DATA_BUFFER_75" BEL
        "SREG_CONTROL_INST/SPI_DATA_BUFFER_74" BEL
        "SREG_CONTROL_INST/SPI_DATA_BUFFER_73" BEL
        "SREG_CONTROL_INST/SPI_DATA_BUFFER_72" BEL
        "SREG_CONTROL_INST/SPI_DATA_BUFFER_71" BEL
        "SREG_CONTROL_INST/SPI_DATA_BUFFER_70" BEL
        "SREG_CONTROL_INST/SPI_DATA_BUFFER_69" BEL
        "SREG_CONTROL_INST/SPI_DATA_BUFFER_68" BEL
        "SREG_CONTROL_INST/SPI_DATA_BUFFER_67" BEL
        "SREG_CONTROL_INST/SPI_DATA_BUFFER_66" BEL
        "SREG_CONTROL_INST/SPI_DATA_BUFFER_65" BEL
        "SREG_CONTROL_INST/SPI_DATA_BUFFER_64" BEL
        "SREG_CONTROL_INST/SPI_DATA_BUFFER_63" BEL
        "SREG_CONTROL_INST/SPI_DATA_BUFFER_62" BEL
        "SREG_CONTROL_INST/SPI_DATA_BUFFER_61" BEL
        "SREG_CONTROL_INST/SPI_DATA_BUFFER_60" BEL
        "SREG_CONTROL_INST/SPI_DATA_BUFFER_59" BEL
        "SREG_CONTROL_INST/SPI_DATA_BUFFER_58" BEL
        "SREG_CONTROL_INST/SPI_DATA_BUFFER_57" BEL
        "SREG_CONTROL_INST/SPI_DATA_BUFFER_56" BEL
        "SREG_CONTROL_INST/SPI_DATA_BUFFER_55" BEL
        "SREG_CONTROL_INST/SPI_DATA_BUFFER_54" BEL
        "SREG_CONTROL_INST/SPI_DATA_BUFFER_53" BEL
        "SREG_CONTROL_INST/SPI_DATA_BUFFER_52" BEL
        "SREG_CONTROL_INST/SPI_DATA_BUFFER_51" BEL
        "SREG_CONTROL_INST/SPI_DATA_BUFFER_50" BEL
        "SREG_CONTROL_INST/SPI_DATA_BUFFER_49" BEL
        "SREG_CONTROL_INST/SPI_DATA_BUFFER_48" BEL
        "SREG_CONTROL_INST/SPI_DATA_BUFFER_47" BEL
        "SREG_CONTROL_INST/SPI_DATA_BUFFER_46" BEL
        "SREG_CONTROL_INST/SPI_DATA_BUFFER_45" BEL
        "SREG_CONTROL_INST/SPI_DATA_BUFFER_44" BEL
        "SREG_CONTROL_INST/SPI_DATA_BUFFER_43" BEL
        "SREG_CONTROL_INST/SPI_DATA_BUFFER_42" BEL
        "SREG_CONTROL_INST/SPI_DATA_BUFFER_41" BEL
        "SREG_CONTROL_INST/SPI_DATA_BUFFER_40" BEL
        "SREG_CONTROL_INST/SPI_DATA_BUFFER_39" BEL
        "SREG_CONTROL_INST/SPI_DATA_BUFFER_38" BEL
        "SREG_CONTROL_INST/SPI_DATA_BUFFER_37" BEL
        "SREG_CONTROL_INST/SPI_DATA_BUFFER_36" BEL
        "SREG_CONTROL_INST/SPI_DATA_BUFFER_35" BEL
        "SREG_CONTROL_INST/SPI_DATA_BUFFER_34" BEL
        "SREG_CONTROL_INST/SPI_DATA_BUFFER_33" BEL
        "SREG_CONTROL_INST/SPI_DATA_BUFFER_32" BEL
        "SREG_CONTROL_INST/SPI_DATA_BUFFER_31" BEL
        "SREG_CONTROL_INST/SPI_DATA_BUFFER_30" BEL
        "SREG_CONTROL_INST/SPI_DATA_BUFFER_29" BEL
        "SREG_CONTROL_INST/SPI_DATA_BUFFER_28" BEL
        "SREG_CONTROL_INST/SPI_DATA_BUFFER_27" BEL
        "SREG_CONTROL_INST/SPI_DATA_BUFFER_26" BEL
        "SREG_CONTROL_INST/SPI_DATA_BUFFER_25" BEL
        "SREG_CONTROL_INST/SPI_DATA_BUFFER_24" BEL
        "SREG_CONTROL_INST/SPI_DATA_BUFFER_23" BEL
        "SREG_CONTROL_INST/SPI_DATA_BUFFER_22" BEL
        "SREG_CONTROL_INST/SPI_DATA_BUFFER_21" BEL
        "SREG_CONTROL_INST/SPI_DATA_BUFFER_20" BEL
        "SREG_CONTROL_INST/SPI_DATA_BUFFER_19" BEL
        "SREG_CONTROL_INST/SPI_DATA_BUFFER_18" BEL
        "SREG_CONTROL_INST/SPI_DATA_BUFFER_17" BEL
        "SREG_CONTROL_INST/SPI_DATA_BUFFER_16" BEL
        "SREG_CONTROL_INST/SPI_DATA_BUFFER_15" BEL
        "SREG_CONTROL_INST/SPI_DATA_BUFFER_14" BEL
        "SREG_CONTROL_INST/SPI_DATA_BUFFER_13" BEL
        "SREG_CONTROL_INST/SPI_DATA_BUFFER_12" BEL
        "SREG_CONTROL_INST/SPI_DATA_BUFFER_11" BEL
        "SREG_CONTROL_INST/SPI_DATA_BUFFER_10" BEL
        "SREG_CONTROL_INST/SPI_DATA_BUFFER_9" BEL
        "SREG_CONTROL_INST/SPI_DATA_BUFFER_8" BEL
        "SREG_CONTROL_INST/SPI_DATA_BUFFER_7" BEL
        "SREG_CONTROL_INST/SPI_DATA_BUFFER_6" BEL
        "SREG_CONTROL_INST/SPI_DATA_BUFFER_5" BEL
        "SREG_CONTROL_INST/SPI_DATA_BUFFER_4" BEL
        "SREG_CONTROL_INST/SPI_DATA_BUFFER_3" BEL
        "SREG_CONTROL_INST/SPI_DATA_BUFFER_2" BEL
        "SREG_CONTROL_INST/SPI_DATA_BUFFER_1" BEL
        "SREG_CONTROL_INST/SPI_DATA_BUFFER_0" BEL
        "SREG_CONTROL_INST/T_SERIAL_INST/state_fsm_state_FSM_FFd2" BEL
        "SREG_CONTROL_INST/T_SERIAL_INST/state_fsm_state_FSM_FFd1" BEL
        "SREG_CONTROL_INST/T_SERIAL_INST/state_tx_data_7" BEL
        "SREG_CONTROL_INST/T_SERIAL_INST/state_tx_data_6" BEL
        "SREG_CONTROL_INST/T_SERIAL_INST/state_tx_data_5" BEL
        "SREG_CONTROL_INST/T_SERIAL_INST/state_tx_data_4" BEL
        "SREG_CONTROL_INST/T_SERIAL_INST/state_tx_data_3" BEL
        "SREG_CONTROL_INST/T_SERIAL_INST/state_tx_data_2" BEL
        "SREG_CONTROL_INST/T_SERIAL_INST/state_tx_data_1" BEL
        "SREG_CONTROL_INST/T_SERIAL_INST/state_tx_data_0" BEL
        "SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/rx_state_counter_3"
        BEL
        "SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/rx_state_counter_2"
        BEL
        "SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/rx_state_counter_1"
        BEL
        "SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/rx_state_counter_0"
        BEL "SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/rx_state_nbits_3"
        BEL "SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/rx_state_nbits_2"
        BEL "SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/rx_state_nbits_1"
        BEL "SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/rx_state_nbits_0"
        BEL
        "SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/tx_state_counter_3"
        BEL
        "SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/tx_state_counter_2"
        BEL
        "SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/tx_state_counter_1"
        BEL
        "SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/tx_state_counter_0"
        BEL
        "SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/sample_counter_11"
        BEL
        "SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/sample_counter_10"
        BEL "SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/sample_counter_9"
        BEL "SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/sample_counter_8"
        BEL "SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/sample_counter_7"
        BEL "SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/sample_counter_6"
        BEL "SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/sample_counter_5"
        BEL "SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/sample_counter_4"
        BEL "SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/sample_counter_3"
        BEL "SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/sample_counter_2"
        BEL "SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/sample_counter_1"
        BEL "SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/sample_counter_0"
        BEL "SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/tx_state_nbits_3"
        BEL "SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/tx_state_nbits_2"
        BEL "SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/tx_state_nbits_1"
        BEL "SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/tx_state_nbits_0"
        BEL "SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/tx_state_bits_8"
        BEL "SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/tx_state_bits_7"
        BEL "SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/tx_state_bits_6"
        BEL "SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/tx_state_bits_5"
        BEL "SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/tx_state_bits_4"
        BEL "SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/tx_state_bits_3"
        BEL "SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/tx_state_bits_2"
        BEL "SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/tx_state_bits_1"
        BEL "SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/tx_state_bits_0"
        BEL "SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/rx_state_enable"
        BEL "SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/rx_state_bits_7"
        BEL "SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/rx_state_bits_6"
        BEL "SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/rx_state_bits_5"
        BEL "SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/rx_state_bits_4"
        BEL "SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/rx_state_bits_3"
        BEL "SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/rx_state_bits_2"
        BEL "SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/rx_state_bits_1"
        BEL "SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/rx_state_bits_0"
        BEL
        "SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/rx_state_fsm_state"
        BEL "SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/sample" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/CLOCK_DIV_REG_16" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/CLOCK_DIV_REG_15" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/CLOCK_DIV_REG_14" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/CLOCK_DIV_REG_13" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/CLOCK_DIV_REG_12" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/CLOCK_DIV_REG_11" BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/CLOCK_DIV_REG_10" BEL
        "SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/tx_state_ready" BEL
        "SREG_CONTROL_INST/SPI_FLUSH" PIN
        "BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram_pins<28>"
        PIN "ODDR2_GPIFII_PCLK_pins<1>" PIN "ODDR2_GPIFII_PCLK_pins<2>" PIN
        "ODDR2_GPIFII_PCLK_pins<1>" PIN "ODDR2_GPIFII_PCLK_pins<2>" BEL
        "PLL_250_INST/clkout1_buf" PIN
        "SP6_INS_BUFIO2FB_DCM_ML_BUFIO2FB_3_pins<1>" PIN
        "PLL_250_INST/dcm_sp_inst_pins<1>";
PIN G0LTX_DESER_INST/I_SAMPLING_MSB/pins[0].iodelay2_bus_m_pins<2> = BEL
        "G0LTX_DESER_INST/I_SAMPLING_MSB/pins[0].iodelay2_bus_m" PINNAME CLK;
PIN G0LTX_DESER_INST/I_SAMPLING_MSB/pins[0].iodelay2_bus_s_pins<3> = BEL
        "G0LTX_DESER_INST/I_SAMPLING_MSB/pins[0].iodelay2_bus_s" PINNAME CLK;
PIN G0LTX_DESER_INST/I_SAMPLING_LSB/pins[0].iodelay2_bus_m_pins<2> = BEL
        "G0LTX_DESER_INST/I_SAMPLING_LSB/pins[0].iodelay2_bus_m" PINNAME CLK;
PIN G0LTX_DESER_INST/I_SAMPLING_LSB/pins[0].iodelay2_bus_s_pins<3> = BEL
        "G0LTX_DESER_INST/I_SAMPLING_LSB/pins[0].iodelay2_bus_s" PINNAME CLK;
PIN G0LTX_DESER_INST/I_SAMPLING_LSB/pins[0].iserdes2_master_pins<3> = BEL
        "G0LTX_DESER_INST/I_SAMPLING_LSB/pins[0].iserdes2_master" PINNAME
        CLKDIV;
PIN G0LTX_DESER_INST/I_SAMPLING_LSB/pins[0].iserdes2_slave_pins<3> = BEL
        "G0LTX_DESER_INST/I_SAMPLING_LSB/pins[0].iserdes2_slave" PINNAME
        CLKDIV;
PIN G0LTX_DESER_INST/I_SAMPLING_MSB/pins[0].iserdes2_master_pins<3> = BEL
        "G0LTX_DESER_INST/I_SAMPLING_MSB/pins[0].iserdes2_master" PINNAME
        CLKDIV;
PIN G0LTX_DESER_INST/I_SAMPLING_MSB/pins[0].iserdes2_slave_pins<3> = BEL
        "G0LTX_DESER_INST/I_SAMPLING_MSB/pins[0].iserdes2_slave" PINNAME
        CLKDIV;
TIMEGRP PLL_DESER_INST_clkout1 = BEL "PLL_DESER_INST/clkout2_buf" PIN
        "G0LTX_DESER_INST/I_SAMPLING_MSB/pins[0].iodelay2_bus_m_pins<2>" PIN
        "G0LTX_DESER_INST/I_SAMPLING_MSB/pins[0].iodelay2_bus_s_pins<3>" PIN
        "G0LTX_DESER_INST/I_SAMPLING_LSB/pins[0].iodelay2_bus_m_pins<2>" PIN
        "G0LTX_DESER_INST/I_SAMPLING_LSB/pins[0].iodelay2_bus_s_pins<3>" BEL
        "G0LTX_DESER_INST/I_SAMPLING_MSB/pd_inst/state_FSM_FFd2" BEL
        "G0LTX_DESER_INST/I_SAMPLING_MSB/pd_inst/state_FSM_FFd3" BEL
        "G0LTX_DESER_INST/I_SAMPLING_MSB/pd_inst/state_FSM_FFd1" BEL
        "G0LTX_DESER_INST/I_SAMPLING_MSB/pd_inst/counter_11" BEL
        "G0LTX_DESER_INST/I_SAMPLING_MSB/pd_inst/counter_10" BEL
        "G0LTX_DESER_INST/I_SAMPLING_MSB/pd_inst/counter_9" BEL
        "G0LTX_DESER_INST/I_SAMPLING_MSB/pd_inst/counter_8" BEL
        "G0LTX_DESER_INST/I_SAMPLING_MSB/pd_inst/counter_7" BEL
        "G0LTX_DESER_INST/I_SAMPLING_MSB/pd_inst/counter_6" BEL
        "G0LTX_DESER_INST/I_SAMPLING_MSB/pd_inst/counter_5" BEL
        "G0LTX_DESER_INST/I_SAMPLING_MSB/pd_inst/counter_4" BEL
        "G0LTX_DESER_INST/I_SAMPLING_MSB/pd_inst/counter_3" BEL
        "G0LTX_DESER_INST/I_SAMPLING_MSB/pd_inst/counter_2" BEL
        "G0LTX_DESER_INST/I_SAMPLING_MSB/pd_inst/counter_1" BEL
        "G0LTX_DESER_INST/I_SAMPLING_MSB/pd_inst/counter_0" BEL
        "G0LTX_DESER_INST/I_SAMPLING_MSB/pd_inst/state_FSM_FFd4" BEL
        "G0LTX_DESER_INST/I_SAMPLING_MSB/pd_inst/pdcounter_5" BEL
        "G0LTX_DESER_INST/I_SAMPLING_MSB/pd_inst/pdcounter_4" BEL
        "G0LTX_DESER_INST/I_SAMPLING_MSB/pd_inst/pdcounter_3" BEL
        "G0LTX_DESER_INST/I_SAMPLING_MSB/pd_inst/pdcounter_2" BEL
        "G0LTX_DESER_INST/I_SAMPLING_MSB/pd_inst/pdcounter_1" BEL
        "G0LTX_DESER_INST/I_SAMPLING_MSB/pd_inst/pdcounter_0" BEL
        "G0LTX_DESER_INST/I_SAMPLING_MSB/pd_inst/ce_data_inta" BEL
        "G0LTX_DESER_INST/I_SAMPLING_MSB/pd_inst/inc_data_int" BEL
        "G0LTX_DESER_INST/I_SAMPLING_MSB/pd_inst/valid_data_d" BEL
        "G0LTX_DESER_INST/I_SAMPLING_MSB/pd_inst/busy_data_d" BEL
        "G0LTX_DESER_INST/I_SAMPLING_MSB/pd_inst/incdec_data_d" BEL
        "G0LTX_DESER_INST/I_SAMPLING_LSB/pd_inst/state_FSM_FFd2" BEL
        "G0LTX_DESER_INST/I_SAMPLING_LSB/pd_inst/state_FSM_FFd3" BEL
        "G0LTX_DESER_INST/I_SAMPLING_LSB/pd_inst/state_FSM_FFd1" BEL
        "G0LTX_DESER_INST/I_SAMPLING_LSB/pd_inst/state_FSM_FFd4" BEL
        "G0LTX_DESER_INST/I_SAMPLING_LSB/pd_inst/pdcounter_5" BEL
        "G0LTX_DESER_INST/I_SAMPLING_LSB/pd_inst/pdcounter_4" BEL
        "G0LTX_DESER_INST/I_SAMPLING_LSB/pd_inst/pdcounter_3" BEL
        "G0LTX_DESER_INST/I_SAMPLING_LSB/pd_inst/pdcounter_2" BEL
        "G0LTX_DESER_INST/I_SAMPLING_LSB/pd_inst/pdcounter_1" BEL
        "G0LTX_DESER_INST/I_SAMPLING_LSB/pd_inst/pdcounter_0" BEL
        "G0LTX_DESER_INST/I_SAMPLING_LSB/pd_inst/ce_data_inta" BEL
        "G0LTX_DESER_INST/I_SAMPLING_LSB/pd_inst/inc_data_int" BEL
        "G0LTX_DESER_INST/I_SAMPLING_LSB/pd_inst/valid_data_d" BEL
        "G0LTX_DESER_INST/I_SAMPLING_LSB/pd_inst/busy_data_d" BEL
        "G0LTX_DESER_INST/I_SAMPLING_LSB/pd_inst/incdec_data_d" BEL
        "G0LTX_DESER_INST/I_DESERIALIZER_LSB/I_SREG_10" BEL
        "G0LTX_DESER_INST/I_DESERIALIZER_LSB/I_SREG_9" BEL
        "G0LTX_DESER_INST/I_DESERIALIZER_LSB/I_SREG_8" BEL
        "G0LTX_DESER_INST/I_DESERIALIZER_LSB/I_SREG_7" BEL
        "G0LTX_DESER_INST/I_DESERIALIZER_LSB/I_SREG_6" BEL
        "G0LTX_DESER_INST/I_DESERIALIZER_LSB/I_SREG_5" BEL
        "G0LTX_DESER_INST/I_DESERIALIZER_LSB/I_SREG_4" BEL
        "G0LTX_DESER_INST/I_DESERIALIZER_LSB/I_SREG_3" BEL
        "G0LTX_DESER_INST/I_DESERIALIZER_LSB/I_SREG_2" BEL
        "G0LTX_DESER_INST/I_DESERIALIZER_LSB/I_SREG_1" BEL
        "G0LTX_DESER_INST/I_DESERIALIZER_LSB/I_SREG_0" BEL
        "G0LTX_DESER_INST/I_DESERIALIZER_MSB/I_SREG_10" BEL
        "G0LTX_DESER_INST/I_DESERIALIZER_MSB/I_SREG_9" BEL
        "G0LTX_DESER_INST/I_DESERIALIZER_MSB/I_SREG_8" BEL
        "G0LTX_DESER_INST/I_DESERIALIZER_MSB/I_SREG_7" BEL
        "G0LTX_DESER_INST/I_DESERIALIZER_MSB/I_SREG_6" BEL
        "G0LTX_DESER_INST/I_DESERIALIZER_MSB/I_SREG_5" BEL
        "G0LTX_DESER_INST/I_DESERIALIZER_MSB/I_SREG_4" BEL
        "G0LTX_DESER_INST/I_DESERIALIZER_MSB/I_SREG_3" BEL
        "G0LTX_DESER_INST/I_DESERIALIZER_MSB/I_SREG_2" BEL
        "G0LTX_DESER_INST/I_DESERIALIZER_MSB/I_SREG_1" BEL
        "G0LTX_DESER_INST/I_DESERIALIZER_MSB/I_SREG_0" BEL
        "G0LTX_DESER_INST/I_SAMPLING_MSB/pd_inst/inc_data_int_d_0" BEL
        "G0LTX_DESER_INST/I_SAMPLING_MSB/pd_inst/ce_data_0" BEL
        "G0LTX_DESER_INST/I_SAMPLING_LSB/pd_inst/inc_data_int_d_0" BEL
        "G0LTX_DESER_INST/I_SAMPLING_LSB/pd_inst/ce_data_0" BEL
        "G0LTX_DESER_INST/I_SAMPLING_MSB/pd_inst/cal_data_master" BEL
        "G0LTX_DESER_INST/I_SAMPLING_MSB/pd_inst/cal_data_sint" BEL
        "G0LTX_DESER_INST/I_SAMPLING_MSB/pd_inst/enable" BEL
        "G0LTX_DESER_INST/I_SAMPLING_LSB/pd_inst/cal_data_master" BEL
        "G0LTX_DESER_INST/I_SAMPLING_LSB/pd_inst/cal_data_sint" BEL
        "G0LTX_DESER_INST/I_SAMPLING_MSB/pd_inst/rst_data" BEL
        "G0LTX_DESER_INST/I_SAMPLING_LSB/pd_inst/rst_data" PIN
        "G0LTX_DESER_INST/I_SAMPLING_LSB/pins[0].iserdes2_master_pins<3>" PIN
        "G0LTX_DESER_INST/I_SAMPLING_LSB/pins[0].iserdes2_slave_pins<3>" PIN
        "G0LTX_DESER_INST/I_SAMPLING_MSB/pins[0].iserdes2_master_pins<3>" PIN
        "G0LTX_DESER_INST/I_SAMPLING_MSB/pins[0].iserdes2_slave_pins<3>";
PIN G0LTX_DESER_INST/I_SAMPLING_MSB/pins[0].iodelay2_bus_m_pins<6> = BEL
        "G0LTX_DESER_INST/I_SAMPLING_MSB/pins[0].iodelay2_bus_m" PINNAME
        IOCLK0;
PIN G0LTX_DESER_INST/I_SAMPLING_MSB/pins[0].iodelay2_bus_s_pins<7> = BEL
        "G0LTX_DESER_INST/I_SAMPLING_MSB/pins[0].iodelay2_bus_s" PINNAME
        IOCLK0;
PIN G0LTX_DESER_INST/I_SAMPLING_LSB/pins[0].iodelay2_bus_m_pins<6> = BEL
        "G0LTX_DESER_INST/I_SAMPLING_LSB/pins[0].iodelay2_bus_m" PINNAME
        IOCLK0;
PIN G0LTX_DESER_INST/I_SAMPLING_LSB/pins[0].iodelay2_bus_s_pins<7> = BEL
        "G0LTX_DESER_INST/I_SAMPLING_LSB/pins[0].iodelay2_bus_s" PINNAME
        IOCLK0;
PIN G0LTX_DESER_INST/I_SAMPLING_LSB/pins[0].iserdes2_master_pins<2> = BEL
        "G0LTX_DESER_INST/I_SAMPLING_LSB/pins[0].iserdes2_master" PINNAME
        CLK0;
PIN G0LTX_DESER_INST/I_SAMPLING_LSB/pins[0].iserdes2_slave_pins<2> = BEL
        "G0LTX_DESER_INST/I_SAMPLING_LSB/pins[0].iserdes2_slave" PINNAME CLK0;
PIN G0LTX_DESER_INST/I_SAMPLING_MSB/pins[0].iserdes2_master_pins<2> = BEL
        "G0LTX_DESER_INST/I_SAMPLING_MSB/pins[0].iserdes2_master" PINNAME
        CLK0;
PIN G0LTX_DESER_INST/I_SAMPLING_MSB/pins[0].iserdes2_slave_pins<2> = BEL
        "G0LTX_DESER_INST/I_SAMPLING_MSB/pins[0].iserdes2_slave" PINNAME CLK0;
TIMEGRP CLOCK_DESER_1BIT = BEL "DIGIF_INST/falling_edge_process.sck_counter_0"
        BEL "DIGIF_INST/rising_edge_process.sck_counter_0" BEL
        "DIGIF_INST/falling_edge_process.preamble_counter_0" BEL
        "DIGIF_INST/rising_edge_process.preamble_counter_0" BEL
        "DIGIF_INST/falling_edge_process.sck_counter_3" BEL
        "DIGIF_INST/falling_edge_process.sck_counter_2" BEL
        "DIGIF_INST/falling_edge_process.sck_counter_4" BEL
        "DIGIF_INST/falling_edge_process.sck_counter_1" BEL
        "DIGIF_INST/rising_edge_process.sck_counter_3" BEL
        "DIGIF_INST/rising_edge_process.sck_counter_2" BEL
        "DIGIF_INST/rising_edge_process.sck_counter_4" BEL
        "DIGIF_INST/rising_edge_process.sck_counter_1" BEL
        "DIGIF_INST/falling_edge_process.preamble_counter_3" BEL
        "DIGIF_INST/falling_edge_process.preamble_counter_2" BEL
        "DIGIF_INST/falling_edge_process.preamble_counter_4" BEL
        "DIGIF_INST/falling_edge_process.preamble_counter_1" BEL
        "DIGIF_INST/rising_edge_process.preamble_counter_2" BEL
        "DIGIF_INST/rising_edge_process.preamble_counter_1" BEL
        "DIGIF_INST/rising_edge_process.preamble_counter_3" BEL
        "DIGIF_INST/LSB_SDA_FALL" BEL "DIGIF_INST/LSB_SDA_RISE" BEL
        "DIGIF_INST/MSB_SDA_FALL" BEL "DIGIF_INST/MSB_SDA_RISE" BEL
        "DIGIF_INST/falling_edge_process.txbuf_l_4" BEL
        "DIGIF_INST/falling_edge_process.txbuf_l_2" BEL
        "DIGIF_INST/rising_edge_process.txbuf_l_4" BEL
        "DIGIF_INST/rising_edge_process.txbuf_l_2" BEL
        "DIGIF_INST/rising_edge_process.preamble_var_4" BEL
        "DIGIF_INST/rising_edge_process.preamble_var_2" BEL
        "DIGIF_INST/falling_edge_process.preamble_var_4" BEL
        "DIGIF_INST/falling_edge_process.preamble_var_2" BEL
        "DIGIF_INST/F_EDGE_FLAG_DAT" BEL "DIGIF_INST/F_EDGE_FLAG" BEL
        "DIGIF_INST/R_EDGE_FLAG" BEL "DIGIF_INST/mux_sck_fall" BEL
        "DIGIF_INST/R_EDGE_FLAG_DAT" BEL "DIGIF_INST/mux_sck_rise" BEL
        "DIGIF_INST/rising_edge_process.sck_toggle" BEL
        "DIGIF_INST/falling_edge_process.sck_toggle" PIN
        "G0LTX_DESER_INST/I_SAMPLING_MSB/pins[0].iodelay2_bus_m_pins<6>" PIN
        "G0LTX_DESER_INST/I_SAMPLING_MSB/pins[0].iodelay2_bus_s_pins<7>" PIN
        "G0LTX_DESER_INST/I_SAMPLING_LSB/pins[0].iodelay2_bus_m_pins<6>" PIN
        "G0LTX_DESER_INST/I_SAMPLING_LSB/pins[0].iodelay2_bus_s_pins<7>" PIN
        "G0LTX_DESER_INST/I_SAMPLING_LSB/pins[0].iserdes2_master_pins<2>" PIN
        "G0LTX_DESER_INST/I_SAMPLING_LSB/pins[0].iserdes2_slave_pins<2>" PIN
        "G0LTX_DESER_INST/I_SAMPLING_MSB/pins[0].iserdes2_master_pins<2>" PIN
        "G0LTX_DESER_INST/I_SAMPLING_MSB/pins[0].iserdes2_slave_pins<2>";
TIMEGRP TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_95_LDC = BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_95_LDC";
TIMEGRP TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_94_LDC = BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_94_LDC";
TIMEGRP TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_93_LDC = BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_LDC";
TIMEGRP TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_92_LDC = BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_92_LDC";
TIMEGRP TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_91_LDC = BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_91_LDC";
TIMEGRP TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_90_LDC = BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_90_LDC";
TIMEGRP TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_89_LDC = BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_89_LDC";
TIMEGRP TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_88_LDC = BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_88_LDC";
TIMEGRP TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_87_LDC = BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_87_LDC";
TIMEGRP TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_86_LDC = BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_86_LDC";
TIMEGRP TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_85_LDC = BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_85_LDC";
TIMEGRP TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_84_LDC = BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_84_LDC";
TIMEGRP TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_83_LDC = BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_83_LDC";
TIMEGRP TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_82_LDC = BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_82_LDC";
TIMEGRP TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_81_LDC = BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_81_LDC";
TIMEGRP TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_80_LDC = BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC";
TIMEGRP TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_79_LDC = BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_79_LDC";
TIMEGRP TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_78_LDC = BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_78_LDC";
TIMEGRP TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_77_LDC = BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC";
TIMEGRP TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_76_LDC = BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_76_LDC";
TIMEGRP TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_75_LDC = BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_75_LDC";
TIMEGRP TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_74_LDC = BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC";
TIMEGRP TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_73_LDC = BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_LDC";
TIMEGRP TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_72_LDC = BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC";
TIMEGRP TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_71_LDC = BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_71_LDC";
TIMEGRP TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_70_LDC = BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_70_LDC";
TIMEGRP TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_69_LDC = BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_69_LDC";
TIMEGRP TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_68_LDC = BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_68_LDC";
TIMEGRP TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_67_LDC = BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_67_LDC";
TIMEGRP TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_66_LDC = BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_66_LDC";
TIMEGRP TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_65_LDC = BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_65_LDC";
TIMEGRP TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_64_LDC = BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_64_LDC";
TIMEGRP TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_63_LDC = BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_63_LDC";
TIMEGRP TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_62_LDC = BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_62_LDC";
TIMEGRP TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_61_LDC = BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_61_LDC";
TIMEGRP TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_60_LDC = BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_60_LDC";
TIMEGRP TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_59_LDC = BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_59_LDC";
TIMEGRP TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_58_LDC = BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_58_LDC";
TIMEGRP TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_57_LDC = BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_57_LDC";
TIMEGRP TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_56_LDC = BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC";
TIMEGRP TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_55_LDC = BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC";
TIMEGRP TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_54_LDC = BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_54_LDC";
TIMEGRP TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_53_LDC = BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC";
TIMEGRP TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_52_LDC = BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_LDC";
TIMEGRP TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_51_LDC = BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_LDC";
TIMEGRP TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_50_LDC = BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC";
TIMEGRP TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_49_LDC = BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC";
TIMEGRP TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_48_LDC = BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_LDC";
TIMEGRP TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_47_LDC = BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_LDC";
TIMEGRP TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_46_LDC = BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_LDC";
TIMEGRP TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_45_LDC = BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC";
TIMEGRP TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_44_LDC = BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC";
TIMEGRP TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_43_LDC = BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_LDC";
TIMEGRP TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_42_LDC = BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_42_LDC";
TIMEGRP TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_41_LDC = BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC";
TIMEGRP TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_40_LDC = BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC";
TIMEGRP TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_39_LDC = BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC";
TIMEGRP TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_38_LDC = BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_38_LDC";
TIMEGRP TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_37_LDC = BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_37_LDC";
TIMEGRP TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_36_LDC = BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_LDC";
TIMEGRP TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_35_LDC = BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_35_LDC";
TIMEGRP TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_34_LDC = BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC";
TIMEGRP TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_33_LDC = BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_33_LDC";
TIMEGRP TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_32_LDC = BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_32_LDC";
TIMEGRP TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_31_LDC = BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_31_LDC";
TIMEGRP TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_30_LDC = BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_LDC";
TIMEGRP TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_29_LDC = BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_29_LDC";
TIMEGRP TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_28_LDC = BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC";
TIMEGRP TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_27_LDC = BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_27_LDC";
TIMEGRP TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_26_LDC = BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_26_LDC";
TIMEGRP TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_25_LDC = BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC";
TIMEGRP TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_24_LDC = BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC";
TIMEGRP TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_23_LDC = BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_23_LDC";
TIMEGRP TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_22_LDC = BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_LDC";
TIMEGRP TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_21_LDC = BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC";
TIMEGRP TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_20_LDC = BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_LDC";
TIMEGRP TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_19_LDC = BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC";
TIMEGRP TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_18_LDC = BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_18_LDC";
TIMEGRP TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_17_LDC = BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC";
TIMEGRP TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_16_LDC = BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_LDC";
TIMEGRP TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_15_LDC = BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC";
TIMEGRP TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_14_LDC = BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_LDC";
TIMEGRP TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_13_LDC = BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC";
TIMEGRP TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_12_LDC = BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_12_LDC";
TIMEGRP TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_11_LDC = BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_11_LDC";
TIMEGRP TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_10_LDC = BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_10_LDC";
TIMEGRP TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_9_LDC = BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_9_LDC";
TIMEGRP TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_8_LDC = BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_8_LDC";
TIMEGRP TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_7_LDC = BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_7_LDC";
TIMEGRP TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_6_LDC = BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_6_LDC";
TIMEGRP TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_5_LDC = BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_5_LDC";
TIMEGRP TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_4_LDC = BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_4_LDC";
TIMEGRP TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_3_LDC = BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_LDC";
TIMEGRP TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_2_LDC = BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC";
TIMEGRP TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_1_LDC = BEL
        "SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC";
TIMEGRP TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_31_LDC = BEL
        "SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_31_LDC";
TIMEGRP TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_30_LDC = BEL
        "SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_30_LDC";
TIMEGRP TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_29_LDC = BEL
        "SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_29_LDC";
TIMEGRP TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_28_LDC = BEL
        "SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_28_LDC";
TIMEGRP TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_27_LDC = BEL
        "SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_27_LDC";
TIMEGRP TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_26_LDC = BEL
        "SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_LDC";
TIMEGRP TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_25_LDC = BEL
        "SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_25_LDC";
TIMEGRP TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_24_LDC = BEL
        "SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_24_LDC";
TIMEGRP TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_23_LDC = BEL
        "SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_23_LDC";
TIMEGRP TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_22_LDC = BEL
        "SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_22_LDC";
TIMEGRP TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_21_LDC = BEL
        "SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC";
TIMEGRP TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_20_LDC = BEL
        "SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_20_LDC";
TIMEGRP TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_19_LDC = BEL
        "SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_19_LDC";
TIMEGRP TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_18_LDC = BEL
        "SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_18_LDC";
TIMEGRP TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_17_LDC = BEL
        "SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_17_LDC";
TIMEGRP TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_16_LDC = BEL
        "SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_16_LDC";
TIMEGRP TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_15_LDC = BEL
        "SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_15_LDC";
TIMEGRP TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_14_LDC = BEL
        "SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_14_LDC";
TIMEGRP TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_13_LDC = BEL
        "SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_13_LDC";
TIMEGRP TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_12_LDC = BEL
        "SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_12_LDC";
TIMEGRP TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_11_LDC = BEL
        "SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_11_LDC";
TIMEGRP TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_10_LDC = BEL
        "SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_10_LDC";
TIMEGRP TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_9_LDC = BEL
        "SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_9_LDC";
TIMEGRP TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_8_LDC = BEL
        "SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_8_LDC";
TIMEGRP TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_7_LDC = BEL
        "SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_7_LDC";
TIMEGRP TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_6_LDC = BEL
        "SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_6_LDC";
TIMEGRP TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_5_LDC = BEL
        "SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_5_LDC";
TIMEGRP TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_4_LDC = BEL
        "SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_4_LDC";
TIMEGRP TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_3_LDC = BEL
        "SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_3_LDC";
TIMEGRP TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_2_LDC = BEL
        "SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC";
TIMEGRP TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_1_LDC = BEL
        "SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC";
PIN SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_2_pins<0> = BEL
        "SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_2" PINNAME DIVCLK;
PIN PLL_DESER_INST/pll_base_inst/PLL_ADV_pins<2> = BEL
        "PLL_DESER_INST/pll_base_inst/PLL_ADV" PINNAME CLKIN1;
PIN SP6_BUFIO_INSERT_ML_BUFIO2_0_pins<0> = BEL "SP6_BUFIO_INSERT_ML_BUFIO2_0"
        PINNAME DIVCLK;
PIN PLL_250_INST/dcm_sp_inst_pins<2> = BEL "PLL_250_INST/dcm_sp_inst" PINNAME
        CLKIN;
TIMEGRP CLOCK = PIN "SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_2_pins<0>" PIN
        "PLL_DESER_INST/pll_base_inst/PLL_ADV_pins<2>" PIN
        "SP6_BUFIO_INSERT_ML_BUFIO2_0_pins<0>" PIN
        "PLL_250_INST/dcm_sp_inst_pins<2>";
TS_CLOCK = PERIOD TIMEGRP "CLOCK" 10 ns HIGH 50%;
TS_RESET = PERIOD TIMEGRP "RESET" 10 ns HIGH 50%;
TS_PLL_250_INST_clk0 = PERIOD TIMEGRP "PLL_250_INST_clk0" TS_CLOCK HIGH 50%;
TS_PLL_DESER_INST_clkout1 = PERIOD TIMEGRP "PLL_DESER_INST_clkout1" TS_CLOCK /
        0.125 HIGH 50%;
TS_CLOCK_DESER_1BIT = PERIOD TIMEGRP "CLOCK_DESER_1BIT" TS_CLOCK / 0.5 HIGH
        50%;
TS_PLL_DESER_INST_clkout2 = PERIOD TIMEGRP "PLL_DESER_INST_clkout2" TS_CLOCK /
        0.166666667 HIGH 50%;
TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_95_LDC = MAXDELAY TO TIMEGRP
        "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_95_LDC" TS_RESET
        DATAPATHONLY;
TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_94_LDC = MAXDELAY TO TIMEGRP
        "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_94_LDC" TS_RESET
        DATAPATHONLY;
TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_93_LDC = MAXDELAY TO TIMEGRP
        "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_93_LDC" TS_RESET
        DATAPATHONLY;
TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_92_LDC = MAXDELAY TO TIMEGRP
        "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_92_LDC" TS_RESET
        DATAPATHONLY;
TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_91_LDC = MAXDELAY TO TIMEGRP
        "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_91_LDC" TS_RESET
        DATAPATHONLY;
TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_90_LDC = MAXDELAY TO TIMEGRP
        "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_90_LDC" TS_RESET
        DATAPATHONLY;
TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_89_LDC = MAXDELAY TO TIMEGRP
        "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_89_LDC" TS_RESET
        DATAPATHONLY;
TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_88_LDC = MAXDELAY TO TIMEGRP
        "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_88_LDC" TS_RESET
        DATAPATHONLY;
TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_87_LDC = MAXDELAY TO TIMEGRP
        "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_87_LDC" TS_RESET
        DATAPATHONLY;
TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_86_LDC = MAXDELAY TO TIMEGRP
        "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_86_LDC" TS_RESET
        DATAPATHONLY;
TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_85_LDC = MAXDELAY TO TIMEGRP
        "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_85_LDC" TS_RESET
        DATAPATHONLY;
TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_84_LDC = MAXDELAY TO TIMEGRP
        "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_84_LDC" TS_RESET
        DATAPATHONLY;
TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_83_LDC = MAXDELAY TO TIMEGRP
        "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_83_LDC" TS_RESET
        DATAPATHONLY;
TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_82_LDC = MAXDELAY TO TIMEGRP
        "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_82_LDC" TS_RESET
        DATAPATHONLY;
TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_81_LDC = MAXDELAY TO TIMEGRP
        "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_81_LDC" TS_RESET
        DATAPATHONLY;
TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_80_LDC = MAXDELAY TO TIMEGRP
        "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_80_LDC" TS_RESET
        DATAPATHONLY;
TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_79_LDC = MAXDELAY TO TIMEGRP
        "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_79_LDC" TS_RESET
        DATAPATHONLY;
TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_78_LDC = MAXDELAY TO TIMEGRP
        "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_78_LDC" TS_RESET
        DATAPATHONLY;
TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_77_LDC = MAXDELAY TO TIMEGRP
        "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_77_LDC" TS_RESET
        DATAPATHONLY;
TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_76_LDC = MAXDELAY TO TIMEGRP
        "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_76_LDC" TS_RESET
        DATAPATHONLY;
TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_75_LDC = MAXDELAY TO TIMEGRP
        "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_75_LDC" TS_RESET
        DATAPATHONLY;
TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_74_LDC = MAXDELAY TO TIMEGRP
        "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_74_LDC" TS_RESET
        DATAPATHONLY;
TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_73_LDC = MAXDELAY TO TIMEGRP
        "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_73_LDC" TS_RESET
        DATAPATHONLY;
TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_72_LDC = MAXDELAY TO TIMEGRP
        "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_72_LDC" TS_RESET
        DATAPATHONLY;
TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_71_LDC = MAXDELAY TO TIMEGRP
        "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_71_LDC" TS_RESET
        DATAPATHONLY;
TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_70_LDC = MAXDELAY TO TIMEGRP
        "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_70_LDC" TS_RESET
        DATAPATHONLY;
TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_69_LDC = MAXDELAY TO TIMEGRP
        "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_69_LDC" TS_RESET
        DATAPATHONLY;
TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_68_LDC = MAXDELAY TO TIMEGRP
        "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_68_LDC" TS_RESET
        DATAPATHONLY;
TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_67_LDC = MAXDELAY TO TIMEGRP
        "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_67_LDC" TS_RESET
        DATAPATHONLY;
TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_66_LDC = MAXDELAY TO TIMEGRP
        "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_66_LDC" TS_RESET
        DATAPATHONLY;
TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_65_LDC = MAXDELAY TO TIMEGRP
        "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_65_LDC" TS_RESET
        DATAPATHONLY;
TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_64_LDC = MAXDELAY TO TIMEGRP
        "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_64_LDC" TS_RESET
        DATAPATHONLY;
TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_63_LDC = MAXDELAY TO TIMEGRP
        "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_63_LDC" TS_RESET
        DATAPATHONLY;
TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_62_LDC = MAXDELAY TO TIMEGRP
        "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_62_LDC" TS_RESET
        DATAPATHONLY;
TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_61_LDC = MAXDELAY TO TIMEGRP
        "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_61_LDC" TS_RESET
        DATAPATHONLY;
TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_60_LDC = MAXDELAY TO TIMEGRP
        "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_60_LDC" TS_RESET
        DATAPATHONLY;
TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_59_LDC = MAXDELAY TO TIMEGRP
        "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_59_LDC" TS_RESET
        DATAPATHONLY;
TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_58_LDC = MAXDELAY TO TIMEGRP
        "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_58_LDC" TS_RESET
        DATAPATHONLY;
TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_57_LDC = MAXDELAY TO TIMEGRP
        "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_57_LDC" TS_RESET
        DATAPATHONLY;
TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_56_LDC = MAXDELAY TO TIMEGRP
        "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_56_LDC" TS_RESET
        DATAPATHONLY;
TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_55_LDC = MAXDELAY TO TIMEGRP
        "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_55_LDC" TS_RESET
        DATAPATHONLY;
TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_54_LDC = MAXDELAY TO TIMEGRP
        "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_54_LDC" TS_RESET
        DATAPATHONLY;
TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_53_LDC = MAXDELAY TO TIMEGRP
        "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_53_LDC" TS_RESET
        DATAPATHONLY;
TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_52_LDC = MAXDELAY TO TIMEGRP
        "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_52_LDC" TS_RESET
        DATAPATHONLY;
TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_51_LDC = MAXDELAY TO TIMEGRP
        "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_51_LDC" TS_RESET
        DATAPATHONLY;
TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_50_LDC = MAXDELAY TO TIMEGRP
        "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_50_LDC" TS_RESET
        DATAPATHONLY;
TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_49_LDC = MAXDELAY TO TIMEGRP
        "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_49_LDC" TS_RESET
        DATAPATHONLY;
TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_48_LDC = MAXDELAY TO TIMEGRP
        "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_48_LDC" TS_RESET
        DATAPATHONLY;
TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_47_LDC = MAXDELAY TO TIMEGRP
        "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_47_LDC" TS_RESET
        DATAPATHONLY;
TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_46_LDC = MAXDELAY TO TIMEGRP
        "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_46_LDC" TS_RESET
        DATAPATHONLY;
TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_45_LDC = MAXDELAY TO TIMEGRP
        "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_45_LDC" TS_RESET
        DATAPATHONLY;
TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_44_LDC = MAXDELAY TO TIMEGRP
        "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_44_LDC" TS_RESET
        DATAPATHONLY;
TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_43_LDC = MAXDELAY TO TIMEGRP
        "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_43_LDC" TS_RESET
        DATAPATHONLY;
TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_42_LDC = MAXDELAY TO TIMEGRP
        "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_42_LDC" TS_RESET
        DATAPATHONLY;
TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_41_LDC = MAXDELAY TO TIMEGRP
        "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_41_LDC" TS_RESET
        DATAPATHONLY;
TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_40_LDC = MAXDELAY TO TIMEGRP
        "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_40_LDC" TS_RESET
        DATAPATHONLY;
TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_39_LDC = MAXDELAY TO TIMEGRP
        "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_39_LDC" TS_RESET
        DATAPATHONLY;
TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_38_LDC = MAXDELAY TO TIMEGRP
        "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_38_LDC" TS_RESET
        DATAPATHONLY;
TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_37_LDC = MAXDELAY TO TIMEGRP
        "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_37_LDC" TS_RESET
        DATAPATHONLY;
TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_36_LDC = MAXDELAY TO TIMEGRP
        "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_36_LDC" TS_RESET
        DATAPATHONLY;
TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_35_LDC = MAXDELAY TO TIMEGRP
        "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_35_LDC" TS_RESET
        DATAPATHONLY;
TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_34_LDC = MAXDELAY TO TIMEGRP
        "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_34_LDC" TS_RESET
        DATAPATHONLY;
TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_33_LDC = MAXDELAY TO TIMEGRP
        "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_33_LDC" TS_RESET
        DATAPATHONLY;
TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_32_LDC = MAXDELAY TO TIMEGRP
        "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_32_LDC" TS_RESET
        DATAPATHONLY;
TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_31_LDC = MAXDELAY TO TIMEGRP
        "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_31_LDC" TS_RESET
        DATAPATHONLY;
TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_30_LDC = MAXDELAY TO TIMEGRP
        "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_30_LDC" TS_RESET
        DATAPATHONLY;
TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_29_LDC = MAXDELAY TO TIMEGRP
        "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_29_LDC" TS_RESET
        DATAPATHONLY;
TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_28_LDC = MAXDELAY TO TIMEGRP
        "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_28_LDC" TS_RESET
        DATAPATHONLY;
TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_27_LDC = MAXDELAY TO TIMEGRP
        "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_27_LDC" TS_RESET
        DATAPATHONLY;
TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_26_LDC = MAXDELAY TO TIMEGRP
        "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_26_LDC" TS_RESET
        DATAPATHONLY;
TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_25_LDC = MAXDELAY TO TIMEGRP
        "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_25_LDC" TS_RESET
        DATAPATHONLY;
TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_24_LDC = MAXDELAY TO TIMEGRP
        "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_24_LDC" TS_RESET
        DATAPATHONLY;
TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_23_LDC = MAXDELAY TO TIMEGRP
        "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_23_LDC" TS_RESET
        DATAPATHONLY;
TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_22_LDC = MAXDELAY TO TIMEGRP
        "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_22_LDC" TS_RESET
        DATAPATHONLY;
TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_21_LDC = MAXDELAY TO TIMEGRP
        "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_21_LDC" TS_RESET
        DATAPATHONLY;
TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_20_LDC = MAXDELAY TO TIMEGRP
        "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_20_LDC" TS_RESET
        DATAPATHONLY;
TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_19_LDC = MAXDELAY TO TIMEGRP
        "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_19_LDC" TS_RESET
        DATAPATHONLY;
TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_18_LDC = MAXDELAY TO TIMEGRP
        "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_18_LDC" TS_RESET
        DATAPATHONLY;
TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_17_LDC = MAXDELAY TO TIMEGRP
        "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_17_LDC" TS_RESET
        DATAPATHONLY;
TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_16_LDC = MAXDELAY TO TIMEGRP
        "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_16_LDC" TS_RESET
        DATAPATHONLY;
TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_15_LDC = MAXDELAY TO TIMEGRP
        "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_15_LDC" TS_RESET
        DATAPATHONLY;
TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_14_LDC = MAXDELAY TO TIMEGRP
        "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_14_LDC" TS_RESET
        DATAPATHONLY;
TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_13_LDC = MAXDELAY TO TIMEGRP
        "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_13_LDC" TS_RESET
        DATAPATHONLY;
TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_12_LDC = MAXDELAY TO TIMEGRP
        "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_12_LDC" TS_RESET
        DATAPATHONLY;
TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_11_LDC = MAXDELAY TO TIMEGRP
        "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_11_LDC" TS_RESET
        DATAPATHONLY;
TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_10_LDC = MAXDELAY TO TIMEGRP
        "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_10_LDC" TS_RESET
        DATAPATHONLY;
TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_9_LDC = MAXDELAY TO TIMEGRP
        "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_9_LDC" TS_RESET
        DATAPATHONLY;
TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_8_LDC = MAXDELAY TO TIMEGRP
        "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_8_LDC" TS_RESET
        DATAPATHONLY;
TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_7_LDC = MAXDELAY TO TIMEGRP
        "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_7_LDC" TS_RESET
        DATAPATHONLY;
TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_6_LDC = MAXDELAY TO TIMEGRP
        "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_6_LDC" TS_RESET
        DATAPATHONLY;
TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_5_LDC = MAXDELAY TO TIMEGRP
        "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_5_LDC" TS_RESET
        DATAPATHONLY;
TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_4_LDC = MAXDELAY TO TIMEGRP
        "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_4_LDC" TS_RESET
        DATAPATHONLY;
TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_3_LDC = MAXDELAY TO TIMEGRP
        "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_3_LDC" TS_RESET
        DATAPATHONLY;
TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_2_LDC = MAXDELAY TO TIMEGRP
        "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_2_LDC" TS_RESET
        DATAPATHONLY;
TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_1_LDC = MAXDELAY TO TIMEGRP
        "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_1_LDC" TS_RESET
        DATAPATHONLY;
TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_31_LDC = MAXDELAY TO TIMEGRP
        "TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_31_LDC" TS_RESET
        DATAPATHONLY;
TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_30_LDC = MAXDELAY TO TIMEGRP
        "TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_30_LDC" TS_RESET
        DATAPATHONLY;
TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_29_LDC = MAXDELAY TO TIMEGRP
        "TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_29_LDC" TS_RESET
        DATAPATHONLY;
TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_28_LDC = MAXDELAY TO TIMEGRP
        "TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_28_LDC" TS_RESET
        DATAPATHONLY;
TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_27_LDC = MAXDELAY TO TIMEGRP
        "TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_27_LDC" TS_RESET
        DATAPATHONLY;
TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_26_LDC = MAXDELAY TO TIMEGRP
        "TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_26_LDC" TS_RESET
        DATAPATHONLY;
TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_25_LDC = MAXDELAY TO TIMEGRP
        "TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_25_LDC" TS_RESET
        DATAPATHONLY;
TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_24_LDC = MAXDELAY TO TIMEGRP
        "TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_24_LDC" TS_RESET
        DATAPATHONLY;
TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_23_LDC = MAXDELAY TO TIMEGRP
        "TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_23_LDC" TS_RESET
        DATAPATHONLY;
TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_22_LDC = MAXDELAY TO TIMEGRP
        "TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_22_LDC" TS_RESET
        DATAPATHONLY;
TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_21_LDC = MAXDELAY TO TIMEGRP
        "TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_21_LDC" TS_RESET
        DATAPATHONLY;
TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_20_LDC = MAXDELAY TO TIMEGRP
        "TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_20_LDC" TS_RESET
        DATAPATHONLY;
TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_19_LDC = MAXDELAY TO TIMEGRP
        "TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_19_LDC" TS_RESET
        DATAPATHONLY;
TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_18_LDC = MAXDELAY TO TIMEGRP
        "TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_18_LDC" TS_RESET
        DATAPATHONLY;
TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_17_LDC = MAXDELAY TO TIMEGRP
        "TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_17_LDC" TS_RESET
        DATAPATHONLY;
TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_16_LDC = MAXDELAY TO TIMEGRP
        "TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_16_LDC" TS_RESET
        DATAPATHONLY;
TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_15_LDC = MAXDELAY TO TIMEGRP
        "TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_15_LDC" TS_RESET
        DATAPATHONLY;
TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_14_LDC = MAXDELAY TO TIMEGRP
        "TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_14_LDC" TS_RESET
        DATAPATHONLY;
TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_13_LDC = MAXDELAY TO TIMEGRP
        "TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_13_LDC" TS_RESET
        DATAPATHONLY;
TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_12_LDC = MAXDELAY TO TIMEGRP
        "TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_12_LDC" TS_RESET
        DATAPATHONLY;
TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_11_LDC = MAXDELAY TO TIMEGRP
        "TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_11_LDC" TS_RESET
        DATAPATHONLY;
TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_10_LDC = MAXDELAY TO TIMEGRP
        "TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_10_LDC" TS_RESET
        DATAPATHONLY;
TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_9_LDC = MAXDELAY TO TIMEGRP
        "TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_9_LDC" TS_RESET
        DATAPATHONLY;
TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_8_LDC = MAXDELAY TO TIMEGRP
        "TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_8_LDC" TS_RESET
        DATAPATHONLY;
TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_7_LDC = MAXDELAY TO TIMEGRP
        "TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_7_LDC" TS_RESET
        DATAPATHONLY;
TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_6_LDC = MAXDELAY TO TIMEGRP
        "TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_6_LDC" TS_RESET
        DATAPATHONLY;
TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_5_LDC = MAXDELAY TO TIMEGRP
        "TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_5_LDC" TS_RESET
        DATAPATHONLY;
TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_4_LDC = MAXDELAY TO TIMEGRP
        "TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_4_LDC" TS_RESET
        DATAPATHONLY;
TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_3_LDC = MAXDELAY TO TIMEGRP
        "TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_3_LDC" TS_RESET
        DATAPATHONLY;
TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_2_LDC = MAXDELAY TO TIMEGRP
        "TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_2_LDC" TS_RESET
        DATAPATHONLY;
TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_1_LDC = MAXDELAY TO TIMEGRP
        "TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_1_LDC" TS_RESET
        DATAPATHONLY;
SCHEMATIC END;

