#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x1030587f0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x103058970 .scope module, "tb_pll_top" "tb_pll_top" 3 1;
 .timescale 0 0;
v0x883045f40_0 .net "debug_tuning_word", 31 0, L_0x10305cb60;  1 drivers
v0x883045fe0_0 .net "locked_debug", 0 0, L_0x103066d90;  1 drivers
v0x883046080_0 .net "pll_out", 0 0, L_0x103066020;  1 drivers
v0x883046120_0 .var "ref_clk", 0 0;
v0x8830461c0_0 .var "rst_n", 0 0;
v0x883046260_0 .var "sys_clk", 0 0;
S_0x10305f870 .scope module, "u_pll" "pll_top" 3 23, 4 1 0, S_0x103058970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sys_clk";
    .port_info 1 /INPUT 1 "ref_clk";
    .port_info 2 /INPUT 1 "rst_n";
    .port_info 3 /OUTPUT 1 "pll_out";
    .port_info 4 /OUTPUT 1 "locked_debug";
    .port_info 5 /OUTPUT 32 "debug_tuning_word";
P_0x10305f9f0 .param/l "DCO_WIDTH" 0 4 3, +C4<00000000000000000000000000100000>;
P_0x10305fa30 .param/l "DIV_VALUE" 0 4 2, +C4<00000000000000000000000000000100>;
P_0x10305fa70 .param/l "INITIAL_FREQ" 0 4 4, C4<00000101000111101011100001010001>;
P_0x10305fab0 .param/l "K_I" 0 4 6, +C4<00000000000000000000000000001010>;
P_0x10305faf0 .param/l "K_P" 0 4 5, +C4<00000000000000000000000111110100>;
L_0x10305cb60 .functor BUFZ 32, v0x883045220_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1030660c0 .functor OR 1, v0x8830457c0_0, v0x8830454a0_0, C4<0>, C4<0>;
L_0x103066d90 .functor NOT 1, L_0x1030660c0, C4<0>, C4<0>, C4<0>;
v0x883045860_0 .net *"_ivl_2", 0 0, L_0x1030660c0;  1 drivers
v0x883045900_0 .net "debug_tuning_word", 31 0, L_0x10305cb60;  alias, 1 drivers
v0x8830459a0_0 .net "down", 0 0, v0x8830454a0_0;  1 drivers
v0x883045a40_0 .net "fb_clk", 0 0, v0x883044820_0;  1 drivers
v0x883045ae0_0 .net "locked_debug", 0 0, L_0x103066d90;  alias, 1 drivers
v0x883045b80_0 .net "pll_out", 0 0, L_0x103066020;  alias, 1 drivers
v0x883045c20_0 .net "ref_clk", 0 0, v0x883046120_0;  1 drivers
v0x883045cc0_0 .net "rst_n", 0 0, v0x8830461c0_0;  1 drivers
v0x883045d60_0 .net "sys_clk", 0 0, v0x883046260_0;  1 drivers
v0x883045e00_0 .net "tuning_word", 31 0, v0x883045220_0;  1 drivers
v0x883045ea0_0 .net "up", 0 0, v0x8830457c0_0;  1 drivers
S_0x10305c860 .scope module, "u_dco" "dco_nco" 4 48, 5 1 0, S_0x10305f870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sys_clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "tuning_word";
    .port_info 3 /OUTPUT 1 "dco_out";
P_0x882850c00 .param/l "WIDTH" 0 5 2, +C4<00000000000000000000000000100000>;
v0x883044460_0 .var "accumulator", 31 0;
v0x883044500_0 .net "dco_out", 0 0, L_0x103066020;  alias, 1 drivers
v0x8830445a0_0 .net "rst_n", 0 0, v0x8830461c0_0;  alias, 1 drivers
v0x883044640_0 .net "sys_clk", 0 0, v0x883046260_0;  alias, 1 drivers
v0x8830446e0_0 .net "tuning_word", 31 0, v0x883045220_0;  alias, 1 drivers
E_0x88285c8c0/0 .event negedge, v0x8830445a0_0;
E_0x88285c8c0/1 .event posedge, v0x883044640_0;
E_0x88285c8c0 .event/or E_0x88285c8c0/0, E_0x88285c8c0/1;
L_0x103066020 .part v0x883044460_0, 31, 1;
S_0x10305c9e0 .scope module, "u_div" "divider" 4 58, 6 1 0, S_0x10305f870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /OUTPUT 1 "clk_out";
P_0x882850c80 .param/l "DIV_VALUE" 0 6 2, +C4<00000000000000000000000000000100>;
v0x883044780_0 .net "clk_in", 0 0, L_0x103066020;  alias, 1 drivers
v0x883044820_0 .var "clk_out", 0 0;
v0x8830448c0_0 .var "counter", 31 0;
v0x883044960_0 .net "rst_n", 0 0, v0x8830461c0_0;  alias, 1 drivers
E_0x88285c900/0 .event negedge, v0x8830445a0_0;
E_0x88285c900/1 .event posedge, v0x883044500_0;
E_0x88285c900 .event/or E_0x88285c900/0, E_0x88285c900/1;
S_0x10305e9c0 .scope module, "u_filter" "loop_filter" 4 37, 7 1 0, S_0x10305f870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "up";
    .port_info 3 /INPUT 1 "down";
    .port_info 4 /OUTPUT 32 "tuning_word";
P_0x103063cf0 .param/l "INITIAL_FREQ" 0 7 2, C4<00000101000111101011100001010001>;
P_0x103063d30 .param/l "K_I" 0 7 4, +C4<00000000000000000000000000001010>;
P_0x103063d70 .param/l "K_P" 0 7 3, +C4<00000000000000000000000111110100>;
L_0x1030658f0 .functor AND 1, v0x8830457c0_0, L_0x88286c140, C4<1>, C4<1>;
L_0x103065960 .functor AND 1, L_0x88286c1e0, v0x8830454a0_0, C4<1>, C4<1>;
v0x883044a00_0 .net *"_ivl_1", 0 0, L_0x88286c140;  1 drivers
L_0x882c54058 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x883044aa0_0 .net/2s *"_ivl_10", 1 0, L_0x882c54058;  1 drivers
L_0x882c540a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x883044b40_0 .net/2s *"_ivl_12", 1 0, L_0x882c540a0;  1 drivers
v0x883044be0_0 .net *"_ivl_14", 1 0, L_0x883046300;  1 drivers
v0x883044c80_0 .net *"_ivl_3", 0 0, L_0x1030658f0;  1 drivers
L_0x882c54010 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x883044d20_0 .net/2s *"_ivl_4", 1 0, L_0x882c54010;  1 drivers
v0x883044dc0_0 .net *"_ivl_7", 0 0, L_0x88286c1e0;  1 drivers
v0x883044e60_0 .net *"_ivl_9", 0 0, L_0x103065960;  1 drivers
v0x883044f00_0 .net "clk", 0 0, v0x883046120_0;  alias, 1 drivers
v0x883044fa0_0 .net "down", 0 0, v0x8830454a0_0;  alias, 1 drivers
v0x883045040_0 .net/s "error_val", 1 0, L_0x8830463a0;  1 drivers
v0x8830450e0_0 .var/s "integrator", 31 0;
v0x883045180_0 .net "rst_n", 0 0, v0x8830461c0_0;  alias, 1 drivers
v0x883045220_0 .var "tuning_word", 31 0;
v0x8830452c0_0 .net "up", 0 0, v0x8830457c0_0;  alias, 1 drivers
E_0x88285c940/0 .event negedge, v0x8830445a0_0;
E_0x88285c940/1 .event posedge, v0x883044f00_0;
E_0x88285c940 .event/or E_0x88285c940/0, E_0x88285c940/1;
L_0x88286c140 .reduce/nor v0x8830454a0_0;
L_0x88286c1e0 .reduce/nor v0x8830457c0_0;
L_0x883046300 .functor MUXZ 2, L_0x882c540a0, L_0x882c54058, L_0x103065960, C4<>;
L_0x8830463a0 .functor MUXZ 2, L_0x883046300, L_0x882c54010, L_0x1030658f0, C4<>;
S_0x10305eb40 .scope module, "u_pfd" "pfd" 4 24, 8 1 0, S_0x10305f870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ref_clk";
    .port_info 1 /INPUT 1 "fb_clk";
    .port_info 2 /INPUT 1 "rst_n";
    .port_info 3 /OUTPUT 1 "up";
    .port_info 4 /OUTPUT 1 "down";
L_0x103058af0 .functor AND 1, v0x8830457c0_0, v0x8830454a0_0, C4<1>, C4<1>;
L_0x103063750 .functor OR 1, L_0x103058af0, L_0x88286c0a0, C4<0>, C4<0>;
v0x883045360_0 .net *"_ivl_0", 0 0, L_0x103058af0;  1 drivers
v0x883045400_0 .net *"_ivl_3", 0 0, L_0x88286c0a0;  1 drivers
v0x8830454a0_0 .var "down", 0 0;
v0x883045540_0 .net "fb_clk", 0 0, v0x883044820_0;  alias, 1 drivers
v0x8830455e0_0 .net "ref_clk", 0 0, v0x883046120_0;  alias, 1 drivers
v0x883045680_0 .net "reset_pfd", 0 0, L_0x103063750;  1 drivers
v0x883045720_0 .net "rst_n", 0 0, v0x8830461c0_0;  alias, 1 drivers
v0x8830457c0_0 .var "up", 0 0;
E_0x88285c980 .event posedge, v0x883045680_0, v0x883044820_0;
E_0x88285c9c0 .event posedge, v0x883045680_0, v0x883044f00_0;
L_0x88286c0a0 .reduce/nor v0x8830461c0_0;
    .scope S_0x10305eb40;
T_0 ;
    %wait E_0x88285c9c0;
    %load/vec4 v0x883045680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x8830457c0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x8830457c0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x10305eb40;
T_1 ;
    %wait E_0x88285c980;
    %load/vec4 v0x883045680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x8830454a0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x8830454a0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x10305e9c0;
T_2 ;
    %wait E_0x88285c940;
    %load/vec4 v0x883045180_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x8830450e0_0, 0;
    %pushi/vec4 85899345, 0, 32;
    %assign/vec4 v0x883045220_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x883045040_0;
    %pad/s 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.2, 4;
    %load/vec4 v0x8830450e0_0;
    %addi 10, 0, 32;
    %assign/vec4 v0x8830450e0_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x883045040_0;
    %pad/s 32;
    %cmpi/e 4294967295, 0, 32;
    %jmp/0xz  T_2.4, 4;
    %load/vec4 v0x8830450e0_0;
    %subi 10, 0, 32;
    %assign/vec4 v0x8830450e0_0, 0;
T_2.4 ;
T_2.3 ;
    %pushi/vec4 85899345, 0, 32;
    %load/vec4 v0x883045040_0;
    %pad/u 32;
    %muli 500, 0, 32;
    %add;
    %load/vec4 v0x8830450e0_0;
    %add;
    %assign/vec4 v0x883045220_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x10305c860;
T_3 ;
    %wait E_0x88285c8c0;
    %load/vec4 v0x8830445a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x883044460_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x883044460_0;
    %load/vec4 v0x8830446e0_0;
    %add;
    %assign/vec4 v0x883044460_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x10305c9e0;
T_4 ;
    %wait E_0x88285c900;
    %load/vec4 v0x883044960_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x8830448c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x883044820_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x8830448c0_0;
    %cmpi/u 1, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_4.2, 5;
    %load/vec4 v0x883044820_0;
    %inv;
    %assign/vec4 v0x883044820_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x8830448c0_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x8830448c0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x8830448c0_0, 0;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x103058970;
T_5 ;
    %delay 1, 0;
    %load/vec4 v0x883046260_0;
    %inv;
    %store/vec4 v0x883046260_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_0x103058970;
T_6 ;
    %delay 50, 0;
    %load/vec4 v0x883046120_0;
    %inv;
    %store/vec4 v0x883046120_0, 0, 1;
    %jmp T_6;
    .thread T_6;
    .scope S_0x103058970;
T_7 ;
    %vpi_call/w 3 39 "$dumpfile", "build/tb_pll_top.vcd" {0 0 0};
    %vpi_call/w 3 40 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x103058970 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x883046260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x883046120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x8830461c0_0, 0, 1;
    %vpi_call/w 3 47 "$display", "-----------------------------------------" {0 0 0};
    %vpi_call/w 3 48 "$display", " Starting Comprehensive PLL Sim" {0 0 0};
    %vpi_call/w 3 49 "$display", " Target: Lock to 40 MHz (Ref=10M * 4)" {0 0 0};
    %vpi_call/w 3 50 "$display", " Start:  DCO initialized to 10 MHz" {0 0 0};
    %vpi_call/w 3 51 "$display", "-----------------------------------------" {0 0 0};
    %delay 200, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x8830461c0_0, 0, 1;
    %delay 200000, 0;
    %vpi_call/w 3 60 "$display", "Final Tuning Word: %d (Expected approx 343597383)", v0x883045f40_0 {0 0 0};
    %vpi_call/w 3 61 "$finish" {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "-";
    "test/tb_pll_top.v";
    "src/pll_top.v";
    "src/dco_nco.v";
    "src/divider.v";
    "src/loop_filter.v";
    "src/pfd.v";
