
 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
 LOCAL : ratio of local memory requests to memory controller in %
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 PMM RD : bytes read from PMM memory (in GBytes)
 PMM WR : bytes written to PMM memory (in GBytes)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.39   0.00    0.31    4960       60 K    0.91    0.11    0.00    0.01      896        0        0     69
   1    0     0.00   0.65   0.00    0.31     110     7169      0.98    0.08    0.00    0.03       56        0        0     70
   2    0     0.00   0.67   0.00    0.31     104     7242      0.99    0.08    0.00    0.03       56        0        1     69
   3    0     0.00   0.67   0.00    0.31     101     7214      0.99    0.08    0.00    0.03       56        0        0     69
   4    0     0.00   0.70   0.00    0.31     271     8154      0.97    0.08    0.00    0.03       56        0        0     67
   5    0     0.00   0.67   0.00    0.31     110     7214      0.98    0.09    0.00    0.03        0        0        0     69
   6    0     0.00   0.40   0.00    0.31    6827       58 K    0.88    0.15    0.00    0.01      168        0        1     65
   7    0     0.00   0.63   0.00    0.31     119     7128      0.98    0.09    0.00    0.03        0        0        0     68
   8    0     0.00   0.67   0.00    0.31     111     7205      0.98    0.08    0.00    0.03       56        0        0     70
   9    0     0.00   0.58   0.00    0.31     145     7420      0.98    0.08    0.00    0.03       56        0        0     71
  10    0     0.00   0.36   0.00    0.31     209     7146      0.97    0.08    0.00    0.02       56        0        0     68
  11    0     0.00   0.37   0.00    0.31     367       21 K    0.98    0.22    0.00    0.01      336        0        0     71
  12    0     0.00   0.45   0.00    0.31    2041       24 K    0.91    0.10    0.00    0.02      112        0        0     71
  13    0     0.00   0.67   0.00    0.31     108     7140      0.98    0.08    0.00    0.03       56        0        0     69
  14    0     0.00   0.61   0.00    0.31     103     7126      0.98    0.07    0.00    0.03        0        0        0     67
  15    0     0.00   0.65   0.00    0.31     101     7034      0.99    0.07    0.00    0.03        0        0        0     70
  16    0     0.00   0.67   0.00    0.31      93     7074      0.99    0.07    0.00    0.03        0        0        0     68
  17    0     0.00   0.67   0.00    0.31      95     7020      0.99    0.08    0.00    0.03       56        0        0     67
  18    0     0.00   0.65   0.00    0.31     125     7201      0.98    0.08    0.00    0.02        0        0        0     69
  19    0     0.00   0.66   0.00    0.31     112     8115      0.99    0.08    0.00    0.03       56        0        0     72
  20    0     0.00   0.74   0.00    0.31     102     8036      0.99    0.08    0.00    0.03        0        0        0     70
  21    0     0.00   0.62   0.00    0.31     111     7322      0.98    0.08    0.00    0.03        0        0        0     71
  22    0     0.00   0.70   0.00    0.31      98     8185      0.99    0.07    0.00    0.03        0        0        0     70
  23    0     0.00   0.67   0.00    0.31     126     7297      0.98    0.07    0.00    0.03      112        0        0     69
  24    0     0.00   0.64   0.00    0.31     354     7996      0.95    0.08    0.00    0.02      112        0        0     70
  25    0     0.00   0.67   0.00    0.31     100     7132      0.99    0.08    0.00    0.03        0        0        0     70
  26    0     0.00   0.30   0.00    0.31    4750       48 K    0.90    0.14    0.00    0.01      504        0        9     70
  27    0     0.00   0.80   0.00    0.31     530       13 K    0.96    0.16    0.00    0.02    24416        0        0     71
  28    1     0.02   0.02   1.31    1.31     176 K    225 K    0.29    0.58    0.00    0.00     1232      171      650     54
  29    1     0.02   0.02   1.31    1.31     176 K    226 K    0.30    0.58    0.00    0.00     1960      218      659     53
  30    1     0.02   0.02   1.31    1.31     176 K    227 K    0.30    0.58    0.00    0.00     1064      205      654     54
  31    1     0.02   0.02   1.31    1.31     176 K    228 K    0.30    0.58    0.00    0.00     1456      191      653     53
  32    1     0.02   0.02   1.31    1.31     175 K    227 K    0.31    0.58    0.00    0.00     1624      193      655     51
  33    1     0.02   0.02   1.31    1.31     176 K    228 K    0.31    0.58    0.00    0.00     1232      266      659     51
  34    1     0.02   0.02   1.31    1.31     175 K    227 K    0.31    0.58    0.00    0.00     1400      176      652     53
  35    1     0.02   0.02   1.31    1.31     176 K    225 K    0.30    0.58    0.00    0.00     1008      173      653     51
  36    1     0.02   0.02   1.31    1.31     176 K    228 K    0.30    0.58    0.00    0.00     1624      258      647     51
  37    1     0.02   0.02   1.31    1.31     176 K    227 K    0.30    0.59    0.00    0.00     1288      272      658     51
  38    1     0.02   0.02   1.31    1.31     176 K    226 K    0.30    0.58    0.00    0.00     1512      199      653     52
  39    1     0.02   0.02   1.31    1.31     175 K    225 K    0.30    0.58    0.00    0.00     1400      162      653     53
  40    1     0.02   0.02   1.31    1.31     177 K    227 K    0.30    0.59    0.00    0.00     1344      244      656     53
  41    1     0.02   0.02   1.31    1.31     176 K    226 K    0.30    0.58    0.00    0.00     1512      229      653     55
  42    1     0.02   0.02   1.31    1.31     174 K    224 K    0.30    0.58    0.00    0.00     1960      263      646     52
  43    1     0.02   0.02   1.31    1.31     174 K    223 K    0.30    0.58    0.00    0.00     1624      227      644     53
  44    1     0.02   0.02   1.31    1.31     174 K    224 K    0.30    0.58    0.00    0.00     1456      310      650     54
  45    1     0.02   0.02   1.31    1.31     176 K    227 K    0.30    0.58    0.00    0.00     1960      324      660     51
  46    1     0.02   0.02   1.31    1.31     176 K    227 K    0.30    0.58    0.00    0.00     1288      285      668     54
  47    1     0.02   0.02   1.31    1.31     175 K    225 K    0.30    0.58    0.00    0.00     1400      315      657     49
  48    1     0.02   0.02   1.31    1.31     175 K    226 K    0.30    0.58    0.00    0.00     1624      295      658     52
  49    1     0.02   0.02   1.31    1.31     176 K    226 K    0.30    0.58    0.00    0.00     1288      254      660     53
  50    1     0.02   0.01   1.31    1.31     159 K    206 K    0.31    0.44    0.00    0.00     1456      236      613     52
  51    1     0.02   0.02   1.31    1.31     176 K    227 K    0.30    0.58    0.00    0.00     1568      348      657     52
  52    1     0.02   0.02   1.31    1.31     176 K    227 K    0.30    0.59    0.00    0.00     1568      345      658     53
  53    1     0.02   0.02   1.31    1.31     175 K    226 K    0.31    0.58    0.00    0.00     1456      298      658     52
  54    1     0.02   0.02   1.31    1.31     174 K    226 K    0.30    0.58    0.00    0.00     1456      225      654     53
  55    1     0.02   0.02   1.31    1.31     183 K    238 K    0.29    0.58    0.00    0.00     1400      281      649     52
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.43   0.00    0.31      22 K    390 K    0.94    0.12    0.00    0.02    27216        0       11     65
 SKT    1     0.02   0.02   1.31    1.31    4917 K   6338 K    0.30    0.58    0.00    0.00    41160     6963    18287     49
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.01   0.02   0.65    1.31    4939 K   6728 K    0.33    0.57    0.00    0.00     N/A     N/A     N/A      N/A

 Instructions retired: 1518 M ; Active cycles:   96 G ; Time (TSC): 2629 Mticks ; C0 (active,non-halted) core residency: 50.06 %

 C1 core residency: 0.04 %; C3 core residency: 0.00 %; C6 core residency: 49.91 %; C7 core residency: 0.00 %;
 C0 package residency: 100.00 %; C2 package residency: 0.00 %; C6 package residency: 0.00 %;
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Core    C-state distribution│00000000000000000000000000000000000000006666666666666666666666666666666666666666│
                             └────────────────────────────────────────────────────────────────────────────────┘
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Package C-state distribution│00000000000000000000000000000000000000000000000000000000000000000000000000000000│
                             └────────────────────────────────────────────────────────────────────────────────┘

 PHYSICAL CORE IPC                 : 0.02 => corresponds to 0.32 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.01 => corresponds to 0.21 % core utilization over time interval
 Pipeline stalls: Frontend bound: 24 %, bad Speculation: 25 %, Backend bound: 24 %, Retiring: 24 %
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Pipeline stall distribution │FFFFFFFFFFFFFFFFFFFFSSSSSSSSSSSSSSSSSSSSBBBBBBBBBBBBBBBBBBBBRRRRRRRRRRRRRRRRRRRR│
                             └────────────────────────────────────────────────────────────────────────────────┘

 SMI count: 0

Intel(r) UPI data traffic estimation in bytes (data traffic coming to CPU/socket through UPI links):

               UPI0     UPI1     UPI2    |  UPI0   UPI1   UPI2  
---------------------------------------------------------------------------------------------------------------
 SKT    0     2175 K   2364 K   2250 K   |    0%     0%     0%   
 SKT    1     6400 M   6400 M   6400 M   |   25%    25%    25%   
---------------------------------------------------------------------------------------------------------------
Total UPI incoming data traffic:   19 G     UPI data traffic/Memory controller traffic: 0.71

Intel(r) UPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through UPI links):

               UPI0     UPI1     UPI2    |  UPI0   UPI1   UPI2  
---------------------------------------------------------------------------------------------------------------
 SKT    0     9851 M   9865 M     10 G   |   38%    38%    39%   
 SKT    1     5390 M   4862 M   4860 M   |   21%    19%    19%   
---------------------------------------------------------------------------------------------------------------
Total UPI outgoing data and non-data traffic:   44 G
MEM (GB)->|  READ |  WRITE | LOCAL | PMM RD | PMM WR | CPU energy | DIMM energy | LLCRDMISSLAT (ns) UncFREQ (Ghz)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.04     0.02    0 %     19.17      0.00      87.91      51.39         148.48 2.10
 SKT   1     0.71     7.18   99 %      0.00      0.00     199.32      34.10         1428.46 2.20
---------------------------------------------------------------------------------------------------------------
       *     0.75     7.19   29 %     19.17      0.00     287.23      85.49         1463.12 2.15

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
 LOCAL : ratio of local memory requests to memory controller in %
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 PMM RD : bytes read from PMM memory (in GBytes)
 PMM WR : bytes written to PMM memory (in GBytes)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.54   0.00    0.31    3717       52 K    0.92    0.13    0.00    0.01     1120        0        1     69
   1    0     0.00   0.33   0.00    0.31     150     1321      0.87    0.12    0.00    0.01       56        0        0     69
   2    0     0.00   0.40   0.00    0.31      41     2495      0.98    0.09    0.00    0.02       56        0        0     69
   3    0     0.00   0.35   0.00    0.31      45     1509      0.97    0.11    0.00    0.01       56        0        0     69
   4    0     0.00   0.34   0.00    0.31      31     1580      0.98    0.11    0.00    0.01       56        0        0     67
   5    0     0.00   0.39   0.00    0.31      37     1520      0.97    0.10    0.00    0.01       56        0        0     68
   6    0     0.00   0.38   0.00    0.31    6138       48 K    0.87    0.17    0.00    0.01      168        0        0     65
   7    0     0.00   0.34   0.00    0.31      37     1568      0.98    0.10    0.00    0.02        0        0        0     68
   8    0     0.00   0.50   0.00    0.31     153     3204      0.95    0.07    0.00    0.02       56        0        0     70
   9    0     0.00   0.42   0.00    0.31     100     2514      0.96    0.07    0.00    0.02       56        0        0     71
  10    0     0.00   0.31   0.00    0.31      55     1498      0.96    0.10    0.00    0.01      112        0        0     68
  11    0     0.00   0.34   0.00    0.31      88       15 K    0.99    0.27    0.00    0.01      336        0        0     71
  12    0     0.00   0.40   0.00    0.31    2608       19 K    0.85    0.11    0.00    0.02      112        0        0     71
  13    0     0.00   0.36   0.00    0.31      35     1590      0.98    0.10    0.00    0.01        0        0        0     70
  14    0     0.00   0.40   0.00    0.31      82     1933      0.95    0.11    0.00    0.01        0        0        0     68
  15    0     0.00   0.34   0.00    0.31      36     1596      0.98    0.10    0.00    0.01       56        0        0     70
  16    0     0.00   0.34   0.00    0.31      36     1597      0.98    0.10    0.00    0.02        0        0        0     67
  17    0     0.00   0.35   0.00    0.31      34     1604      0.98    0.10    0.00    0.02      112        0        0     67
  18    0     0.00   0.36   0.00    0.31      49     1513      0.97    0.10    0.00    0.01        0        0        0     69
  19    0     0.00   0.37   0.00    0.31      39     1555      0.97    0.09    0.00    0.01      112        0        0     72
  20    0     0.00   0.37   0.00    0.31      46     1555      0.97    0.09    0.00    0.01        0        0        0     71
  21    0     0.00   0.45   0.00    0.31      43     2466      0.98    0.07    0.00    0.02        0        0        0     71
  22    0     0.00   0.35   0.00    0.31      40     1605      0.97    0.10    0.00    0.02        0        0        1     70
  23    0     0.00   0.42   0.00    0.31      40     2479      0.98    0.08    0.00    0.02      112        0        0     68
  24    0     0.00   0.33   0.00    0.31      37     1608      0.98    0.10    0.00    0.01      112        0        0     70
  25    0     0.00   0.34   0.00    0.31      48     1611      0.97    0.11    0.00    0.01        0        0        0     70
  26    0     0.00   0.26   0.00    0.31    3755       30 K    0.87    0.14    0.00    0.01      560        0        4     70
  27    0     0.00   0.45   0.00    0.31      41     1227      0.96    0.27    0.00    0.00    24416        0        0     70
  28    1     0.02   0.02   1.31    1.31     172 K    219 K    0.29    0.58    0.00    0.00     1568      159      642     55
  29    1     0.02   0.02   1.31    1.31     172 K    221 K    0.30    0.59    0.00    0.00     1736      242      647     53
  30    1     0.02   0.02   1.31    1.31     173 K    221 K    0.30    0.58    0.00    0.00     1400      226      645     54
  31    1     0.02   0.02   1.31    1.31     172 K    221 K    0.30    0.59    0.00    0.00     1400      202      644     54
  32    1     0.02   0.02   1.31    1.31     171 K    222 K    0.31    0.58    0.00    0.00     1288      210      645     50
  33    1     0.02   0.02   1.31    1.31     172 K    222 K    0.30    0.58    0.00    0.00     1680      229      649     51
  34    1     0.02   0.02   1.31    1.31     170 K    221 K    0.30    0.59    0.00    0.00     1344      157      641     53
  35    1     0.02   0.02   1.31    1.31     171 K    220 K    0.30    0.59    0.00    0.00     1344      202      643     51
  36    1     0.02   0.02   1.31    1.31     173 K    222 K    0.30    0.58    0.00    0.00     1456      255      645     52
  37    1     0.02   0.02   1.31    1.31     172 K    222 K    0.30    0.59    0.00    0.00     1456      277      649     51
  38    1     0.02   0.02   1.31    1.31     172 K    220 K    0.30    0.58    0.00    0.00     1288      244      644     53
  39    1     0.02   0.02   1.31    1.31     172 K    220 K    0.30    0.58    0.00    0.00     1064      162      646     52
  40    1     0.02   0.02   1.31    1.31     174 K    222 K    0.30    0.59    0.00    0.00     1456      259      649     53
  41    1     0.02   0.02   1.31    1.31     172 K    220 K    0.30    0.58    0.00    0.00     1456      218      642     55
  42    1     0.02   0.02   1.31    1.31     172 K    220 K    0.30    0.58    0.00    0.00     1680      218      644     52
  43    1     0.02   0.02   1.31    1.31     172 K    220 K    0.30    0.59    0.00    0.00     1232      253      642     52
  44    1     0.02   0.02   1.31    1.31     171 K    220 K    0.30    0.58    0.00    0.00     1288      303      645     53
  45    1     0.02   0.02   1.31    1.31     172 K    222 K    0.30    0.59    0.00    0.00     1792      332      650     52
  46    1     0.02   0.02   1.31    1.31     173 K    221 K    0.30    0.58    0.00    0.00     1400      258      661     52
  47    1     0.02   0.02   1.31    1.31     172 K    220 K    0.30    0.58    0.00    0.00     1624      319      651     49
  48    1     0.02   0.02   1.31    1.31     172 K    220 K    0.30    0.58    0.00    0.00     1512      260      651     51
  49    1     0.02   0.02   1.31    1.31     172 K    220 K    0.30    0.59    0.00    0.00     1792      260      650     52
  50    1     0.02   0.01   1.31    1.31     155 K    200 K    0.31    0.44    0.00    0.00     1008      236      603     52
  51    1     0.02   0.02   1.31    1.31     173 K    221 K    0.30    0.58    0.00    0.00     1904      344      647     52
  52    1     0.02   0.02   1.31    1.31     173 K    221 K    0.30    0.59    0.00    0.00     1792      319      650     53
  53    1     0.02   0.02   1.31    1.31     171 K    220 K    0.30    0.58    0.00    0.00     1624      317      647     52
  54    1     0.02   0.02   1.31    1.31     170 K    220 K    0.30    0.58    0.00    0.00     1400      235      646     53
  55    1     0.02   0.02   1.31    1.31     178 K    232 K    0.29    0.58    0.00    0.00     1288      296      638     52
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.40   0.00    0.31      17 K    207 K    0.91    0.14    0.00    0.01    27720        0        6     65
 SKT    1     0.02   0.02   1.31    1.31    4819 K   6186 K    0.30    0.58    0.00    0.00    41272     6992    18056     49
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.01   0.02   0.65    1.31    4836 K   6393 K    0.32    0.57    0.00    0.00     N/A     N/A     N/A      N/A

 Instructions retired: 1486 M ; Active cycles:   95 G ; Time (TSC): 2594 Mticks ; C0 (active,non-halted) core residency: 50.10 %

 C1 core residency: 0.03 %; C3 core residency: 0.00 %; C6 core residency: 49.86 %; C7 core residency: 0.00 %;
 C0 package residency: 100.00 %; C2 package residency: 0.00 %; C6 package residency: 0.00 %;
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Core    C-state distribution│00000000000000000000000000000000000000006666666666666666666666666666666666666666│
                             └────────────────────────────────────────────────────────────────────────────────┘
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Package C-state distribution│00000000000000000000000000000000000000000000000000000000000000000000000000000000│
                             └────────────────────────────────────────────────────────────────────────────────┘

 PHYSICAL CORE IPC                 : 0.02 => corresponds to 0.31 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.01 => corresponds to 0.20 % core utilization over time interval
 Pipeline stalls: Frontend bound: 24 %, bad Speculation: 25 %, Backend bound: 25 %, Retiring: 25 %
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Pipeline stall distribution │FFFFFFFFFFFFFFFFFFFFSSSSSSSSSSSSSSSSSSSSBBBBBBBBBBBBBBBBBBBBRRRRRRRRRRRRRRRRRRRR│
                             └────────────────────────────────────────────────────────────────────────────────┘

 SMI count: 0

Intel(r) UPI data traffic estimation in bytes (data traffic coming to CPU/socket through UPI links):

               UPI0     UPI1     UPI2    |  UPI0   UPI1   UPI2  
---------------------------------------------------------------------------------------------------------------
 SKT    0     1886 K   1959 K   1902 K   |    0%     0%     0%   
 SKT    1     6308 M   6308 M   6308 M   |   25%    25%    25%   
---------------------------------------------------------------------------------------------------------------
Total UPI incoming data traffic:   18 G     UPI data traffic/Memory controller traffic: 0.71

Intel(r) UPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through UPI links):

               UPI0     UPI1     UPI2    |  UPI0   UPI1   UPI2  
---------------------------------------------------------------------------------------------------------------
 SKT    0     9709 M   9724 M   9876 M   |   38%    38%    39%   
 SKT    1     5312 M   4793 M   4789 M   |   21%    19%    19%   
---------------------------------------------------------------------------------------------------------------
Total UPI outgoing data and non-data traffic:   44 G
MEM (GB)->|  READ |  WRITE | LOCAL | PMM RD | PMM WR | CPU energy | DIMM energy | LLCRDMISSLAT (ns) UncFREQ (Ghz)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.03     0.01    0 %     18.90      0.00      86.68      50.67         149.28 2.10
 SKT   1     0.69     7.06   99 %      0.00      0.00     197.07      33.76         1434.04 2.20
---------------------------------------------------------------------------------------------------------------
       *     0.72     7.07   29 %     18.90      0.00     283.75      84.43         1467.22 2.15

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
 LOCAL : ratio of local memory requests to memory controller in %
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 PMM RD : bytes read from PMM memory (in GBytes)
 PMM WR : bytes written to PMM memory (in GBytes)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.51   0.01    0.31    2846       48 K    0.94    0.14    0.00    0.01     1456        1        0     69
   1    0     0.00   0.32   0.00    0.31     211     1671      0.86    0.11    0.00    0.01       56        0        0     70
   2    0     0.00   0.32   0.00    0.31      49     1915      0.97    0.09    0.00    0.02      112        0        0     69
   3    0     0.00   0.33   0.00    0.31      78     1990      0.96    0.08    0.00    0.02      112        0        0     68
   4    0     0.00   0.33   0.00    0.31      42     1896      0.98    0.10    0.00    0.02      112        0        0     67
   5    0     0.00   0.35   0.00    0.31      86     1935      0.95    0.09    0.00    0.02        0        0        0     69
   6    0     0.00   0.38   0.00    0.31    6392       48 K    0.87    0.17    0.00    0.01      168        0        0     65
   7    0     0.00   0.31   0.00    0.31      47     1984      0.97    0.09    0.00    0.02        0        0        0     68
   8    0     0.00   0.33   0.00    0.31      51     1926      0.97    0.09    0.00    0.02       56        0        0     70
   9    0     0.00   0.28   0.00    0.31     102     1892      0.94    0.11    0.00    0.02       56        0        0     71
  10    0     0.00   0.20   0.00    0.31      56     1608      0.96    0.12    0.00    0.01      112        0        0     68
  11    0     0.00   0.33   0.00    0.31     211       15 K    0.99    0.27    0.00    0.01      336        0        0     71
  12    0     0.00   0.38   0.00    0.31    2571       16 K    0.83    0.12    0.00    0.02      112        0        0     73
  13    0     0.00   0.25   0.00    0.31      50      878      0.94    0.15    0.00    0.01        0        0        0     69
  14    0     0.00   0.27   0.00    0.31      56      966      0.94    0.13    0.00    0.01        0        0        0     67
  15    0     0.00   0.29   0.00    0.31      84      964      0.91    0.15    0.00    0.01        0        0        0     70
  16    0     0.00   0.24   0.00    0.31      47      848      0.94    0.15    0.00    0.01        0        0        0     67
  17    0     0.00   0.25   0.00    0.31      45      849      0.94    0.16    0.00    0.01      112        0        0     67
  18    0     0.00   0.29   0.00    0.31     166     1649      0.89    0.11    0.00    0.01        0        0        0     69
  19    0     0.00   0.29   0.00    0.31     166     1636      0.89    0.11    0.00    0.01      112        0        0     72
  20    0     0.00   0.26   0.00    0.31      56      888      0.93    0.14    0.00    0.01        0        0        0     71
  21    0     0.00   0.24   0.00    0.31      57     1051      0.94    0.13    0.00    0.01        0        0        0     71
  22    0     0.00   0.28   0.00    0.31      95      769      0.86    0.15    0.00    0.01        0        0        0     70
  23    0     0.00   0.33   0.00    0.31      72     1537      0.95    0.11    0.00    0.01      112        0        0     69
  24    0     0.00   0.37   0.00    0.31     168     2248      0.92    0.09    0.00    0.01      112        0        0     70
  25    0     0.00   0.25   0.00    0.31      49      840      0.94    0.15    0.00    0.01        0        0        0     69
  26    0     0.00   0.26   0.00    0.31    2624       23 K    0.88    0.16    0.00    0.01      560        0        5     70
  27    0     0.00   0.41   0.00    0.31      41     1404      0.97    0.25    0.00    0.01    24416        0        0     71
  28    1     0.02   0.02   1.31    1.31     173 K    221 K    0.29    0.58    0.00    0.00     1120      193      641     55
  29    1     0.02   0.02   1.31    1.31     173 K    223 K    0.30    0.58    0.00    0.00     1848      252      647     53
  30    1     0.02   0.02   1.31    1.31     174 K    225 K    0.30    0.58    0.00    0.00     1680      191      648     54
  31    1     0.02   0.02   1.31    1.31     173 K    224 K    0.31    0.58    0.00    0.00     1288      171      644     53
  32    1     0.02   0.02   1.31    1.31     173 K    225 K    0.31    0.58    0.00    0.00     1568      194      647     51
  33    1     0.02   0.02   1.31    1.31     173 K    225 K    0.31    0.58    0.00    0.00     1792      252      649     51
  34    1     0.02   0.02   1.31    1.31     172 K    224 K    0.30    0.58    0.00    0.00     1176      176      643     53
  35    1     0.02   0.02   1.31    1.31     173 K    223 K    0.30    0.58    0.00    0.00     1288      191      645     50
  36    1     0.02   0.02   1.31    1.31     174 K    225 K    0.30    0.58    0.00    0.00     1904      236      646     51
  37    1     0.02   0.02   1.31    1.31     174 K    224 K    0.30    0.58    0.00    0.00     1568      254      648     51
  38    1     0.02   0.02   1.31    1.31     173 K    223 K    0.30    0.58    0.00    0.00     1400      219      643     52
  39    1     0.02   0.02   1.31    1.31     172 K    222 K    0.30    0.58    0.00    0.00     1400      174      644     53
  40    1     0.02   0.02   1.31    1.31     174 K    224 K    0.30    0.59    0.00    0.00     1456      260      647     52
  41    1     0.02   0.02   1.31    1.31     172 K    223 K    0.30    0.58    0.00    0.00      896      225      642     55
  42    1     0.02   0.02   1.31    1.31     173 K    223 K    0.30    0.58    0.00    0.00     1568      247      645     51
  43    1     0.02   0.02   1.31    1.31     173 K    223 K    0.30    0.58    0.00    0.00     1904      247      644     51
  44    1     0.02   0.02   1.31    1.31     172 K    223 K    0.30    0.58    0.00    0.00     1456      261      645     53
  45    1     0.02   0.02   1.31    1.31     174 K    225 K    0.30    0.58    0.00    0.00     1568      362      652     51
  46    1     0.02   0.02   1.31    1.31     174 K    223 K    0.30    0.58    0.00    0.00     1792      265      660     53
  47    1     0.02   0.02   1.31    1.31     173 K    223 K    0.30    0.58    0.00    0.00     1960      355      649     49
  48    1     0.02   0.02   1.31    1.31     174 K    224 K    0.30    0.58    0.00    0.00     1344      270      651     52
  49    1     0.02   0.02   1.31    1.31     173 K    225 K    0.31    0.58    0.00    0.00     1792      226      652     52
  50    1     0.02   0.01   1.31    1.31     157 K    203 K    0.31    0.44    0.00    0.00     1176      239      605     52
  51    1     0.02   0.02   1.31    1.31     174 K    224 K    0.30    0.58    0.00    0.00     1288      317      648     52
  52    1     0.02   0.02   1.31    1.31     174 K    225 K    0.30    0.59    0.00    0.00     1792      340      651     53
  53    1     0.02   0.02   1.31    1.31     172 K    222 K    0.30    0.58    0.00    0.00     1288      310      648     52
  54    1     0.02   0.02   1.31    1.31     172 K    223 K    0.30    0.58    0.00    0.00     1512      212      646     53
  55    1     0.02   0.02   1.31    1.31     180 K    235 K    0.29    0.58    0.00    0.00     1848      323      641     53
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.38   0.00    0.31      16 K    186 K    0.91    0.16    0.00    0.01    28112        1        4     65
 SKT    1     0.02   0.02   1.31    1.31    4851 K   6265 K    0.30    0.58    0.00    0.00    42672     6962    18071     49
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.01   0.02   0.65    1.31    4867 K   6451 K    0.32    0.57    0.00    0.00     N/A     N/A     N/A      N/A

 Instructions retired: 1493 M ; Active cycles:   95 G ; Time (TSC): 2595 Mticks ; C0 (active,non-halted) core residency: 50.11 %

 C1 core residency: 0.04 %; C3 core residency: 0.00 %; C6 core residency: 49.86 %; C7 core residency: 0.00 %;
 C0 package residency: 100.00 %; C2 package residency: 0.00 %; C6 package residency: 0.00 %;
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Core    C-state distribution│00000000000000000000000000000000000000006666666666666666666666666666666666666666│
                             └────────────────────────────────────────────────────────────────────────────────┘
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Package C-state distribution│00000000000000000000000000000000000000000000000000000000000000000000000000000000│
                             └────────────────────────────────────────────────────────────────────────────────┘

 PHYSICAL CORE IPC                 : 0.02 => corresponds to 0.31 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.01 => corresponds to 0.21 % core utilization over time interval
 Pipeline stalls: Frontend bound: 25 %, bad Speculation: 24 %, Backend bound: 25 %, Retiring: 25 %
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Pipeline stall distribution │FFFFFFFFFFFFFFFFFFFFSSSSSSSSSSSSSSSSSSSSBBBBBBBBBBBBBBBBBBBBRRRRRRRRRRRRRRRRRRRR│
                             └────────────────────────────────────────────────────────────────────────────────┘

 SMI count: 0

Intel(r) UPI data traffic estimation in bytes (data traffic coming to CPU/socket through UPI links):

               UPI0     UPI1     UPI2    |  UPI0   UPI1   UPI2  
---------------------------------------------------------------------------------------------------------------
 SKT    0     1707 K   1768 K   1710 K   |    0%     0%     0%   
 SKT    1     6312 M   6311 M   6311 M   |   25%    25%    25%   
---------------------------------------------------------------------------------------------------------------
Total UPI incoming data traffic:   18 G     UPI data traffic/Memory controller traffic: 0.71

Intel(r) UPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through UPI links):

               UPI0     UPI1     UPI2    |  UPI0   UPI1   UPI2  
---------------------------------------------------------------------------------------------------------------
 SKT    0     9714 M   9730 M   9882 M   |   38%    38%    39%   
 SKT    1     5316 M   4796 M   4791 M   |   21%    19%    19%   
---------------------------------------------------------------------------------------------------------------
Total UPI outgoing data and non-data traffic:   44 G
MEM (GB)->|  READ |  WRITE | LOCAL | PMM RD | PMM WR | CPU energy | DIMM energy | LLCRDMISSLAT (ns) UncFREQ (Ghz)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.03     0.01    0 %     18.91      0.00      86.59      50.69         151.89 2.10
 SKT   1     0.69     7.07   99 %      0.00      0.00     197.01      33.75         1432.24 2.20
---------------------------------------------------------------------------------------------------------------
       *     0.73     7.08   29 %     18.91      0.00     283.60      84.44         1465.42 2.15

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
 LOCAL : ratio of local memory requests to memory controller in %
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 PMM RD : bytes read from PMM memory (in GBytes)
 PMM WR : bytes written to PMM memory (in GBytes)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.54   0.00    0.31    3590       54 K    0.93    0.13    0.00    0.01     1512        0        1     70
   1    0     0.00   0.42   0.00    0.31     243     2388      0.89    0.07    0.00    0.02       56        0        0     70
   2    0     0.00   0.35   0.00    0.31      66     1292      0.94    0.11    0.00    0.01      112        0        0     69
   3    0     0.00   0.33   0.00    0.31      49     1285      0.96    0.11    0.00    0.01       56        0        0     69
   4    0     0.00   0.33   0.00    0.31      40     1390      0.97    0.12    0.00    0.01      112        0        0     67
   5    0     0.00   0.34   0.00    0.31      48     1219      0.95    0.13    0.00    0.01        0        0        0     69
   6    0     0.00   0.38   0.00    0.31    5984       46 K    0.87    0.17    0.00    0.01      168        0        0     65
   7    0     0.00   0.35   0.00    0.31      46     1333      0.96    0.11    0.00    0.01        0        0        0     68
   8    0     0.00   0.34   0.00    0.31      42     1418      0.97    0.10    0.00    0.01       56        0        0     70
   9    0     0.00   0.36   0.00    0.31      43     1325      0.96    0.10    0.00    0.01       56        0        0     71
  10    0     0.00   0.31   0.00    0.31      43     1281      0.96    0.11    0.00    0.01      112        0        0     68
  11    0     0.00   0.33   0.00    0.31      82       14 K    0.99    0.28    0.00    0.01      392        1        0     70
  12    0     0.00   0.41   0.00    0.31    2641       17 K    0.83    0.12    0.00    0.02      112        0        0     72
  13    0     0.00   0.26   0.00    0.31      38      770      0.95    0.15    0.00    0.01        0        0        0     69
  14    0     0.00   0.31   0.00    0.31      47      990      0.95    0.14    0.00    0.01        0        0        0     68
  15    0     0.00   0.26   0.00    0.31      35      769      0.95    0.15    0.00    0.01       56        0        0     70
  16    0     0.00   0.26   0.00    0.31      34      767      0.95    0.14    0.00    0.01        0        0        0     68
  17    0     0.00   0.25   0.00    0.31      40      766      0.94    0.16    0.00    0.01       56        0        0     67
  18    0     0.00   0.38   0.00    0.31     165     1294      0.86    0.10    0.00    0.01        0        0        0     69
  19    0     0.00   0.37   0.00    0.31      50     1052      0.94    0.11    0.00    0.01      112        0        0     72
  20    0     0.00   0.29   0.00    0.31      47      703      0.93    0.14    0.00    0.01       56        0        0     71
  21    0     0.00   0.26   0.00    0.31      40      767      0.94    0.15    0.00    0.01        0        0        0     71
  22    0     0.00   0.26   0.00    0.31      49      720      0.92    0.13    0.00    0.01        0        0        1     70
  23    0     0.00   0.53   0.00    0.31     175     2663      0.93    0.07    0.00    0.02      112        0        0     69
  24    0     0.00   0.25   0.00    0.31      35      667      0.94    0.17    0.00    0.01      112        0        0     70
  25    0     0.00   0.32   0.00    0.31     100     1288      0.92    0.13    0.00    0.01        0        0        0     70
  26    0     0.00   0.25   0.00    0.31    3092       26 K    0.87    0.16    0.00    0.01      560        1        5     70
  27    0     0.00   0.44   0.00    0.31     162     1403      0.88    0.25    0.00    0.00    24416        0        0     71
  28    1     0.02   0.02   1.31    1.31     172 K    219 K    0.29    0.58    0.00    0.00     1624      197      641     55
  29    1     0.02   0.02   1.31    1.31     172 K    221 K    0.30    0.59    0.00    0.00     2520      226      658     52
  30    1     0.02   0.02   1.31    1.31     172 K    222 K    0.30    0.58    0.00    0.00     1456      202      646     53
  31    1     0.02   0.02   1.31    1.31     172 K    222 K    0.30    0.59    0.00    0.00     1064      186      644     53
  32    1     0.02   0.02   1.31    1.31     171 K    222 K    0.31    0.58    0.00    0.00     1904      165      647     50
  33    1     0.02   0.02   1.31    1.31     172 K    223 K    0.30    0.58    0.00    0.00     1736      248      650     51
  34    1     0.02   0.02   1.31    1.31     171 K    222 K    0.31    0.58    0.00    0.00     1176      151      643     53
  35    1     0.02   0.02   1.31    1.31     172 K    220 K    0.30    0.59    0.00    0.00     1512      208      644     50
  36    1     0.02   0.02   1.31    1.31     175 K    225 K    0.30    0.59    0.00    0.00     1624      246      646     51
  37    1     0.02   0.02   1.31    1.31     172 K    221 K    0.30    0.59    0.00    0.00     1288      237      648     50
  38    1     0.02   0.02   1.31    1.31     172 K    220 K    0.30    0.58    0.00    0.00     1680      209      644     52
  39    1     0.02   0.02   1.31    1.31     172 K    219 K    0.30    0.59    0.00    0.00     1456      173      644     53
  40    1     0.02   0.02   1.31    1.31     174 K    221 K    0.29    0.59    0.00    0.00     1456      228      649     53
  41    1     0.02   0.02   1.31    1.31     172 K    221 K    0.30    0.58    0.00    0.00     1456      274      644     55
  42    1     0.02   0.02   1.31    1.31     172 K    220 K    0.30    0.58    0.00    0.00     1456      233      643     51
  43    1     0.02   0.02   1.31    1.31     172 K    221 K    0.30    0.59    0.00    0.00     1792      218      643     51
  44    1     0.02   0.02   1.31    1.31     171 K    220 K    0.30    0.58    0.00    0.00     1288      289      646     53
  45    1     0.02   0.02   1.31    1.31     172 K    221 K    0.30    0.59    0.00    0.00     2128      337      649     51
  46    1     0.02   0.02   1.31    1.31     173 K    221 K    0.30    0.58    0.00    0.00     1400      280      657     53
  47    1     0.02   0.02   1.31    1.31     172 K    220 K    0.30    0.58    0.00    0.00     1568      327      649     49
  48    1     0.02   0.02   1.31    1.31     173 K    221 K    0.30    0.58    0.00    0.00      840      267      651     52
  49    1     0.02   0.02   1.31    1.31     172 K    221 K    0.30    0.58    0.00    0.00     1512      252      650     52
  50    1     0.02   0.01   1.31    1.31     156 K    200 K    0.30    0.44    0.00    0.00     1232      251      603     52
  51    1     0.02   0.02   1.31    1.31     173 K    221 K    0.29    0.59    0.00    0.00     1792      356      648     52
  52    1     0.02   0.02   1.31    1.31     172 K    221 K    0.30    0.59    0.00    0.00     1736      310      649     53
  53    1     0.02   0.02   1.31    1.31     171 K    219 K    0.30    0.59    0.00    0.00     1848      319      647     52
  54    1     0.02   0.02   1.31    1.31     170 K    220 K    0.30    0.58    0.00    0.00     1344      231      646     53
  55    1     0.02   0.02   1.31    1.31     178 K    233 K    0.30    0.58    0.00    0.00     1008      292      641     52
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.39   0.00    0.31      17 K    186 K    0.90    0.16    0.00    0.01    28224        2        7     65
 SKT    1     0.02   0.02   1.31    1.31    4822 K   6189 K    0.30    0.58    0.00    0.00    42896     6912    18070     49
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.01   0.02   0.65    1.31    4839 K   6376 K    0.31    0.58    0.00    0.00     N/A     N/A     N/A      N/A

 Instructions retired: 1488 M ; Active cycles:   94 G ; Time (TSC): 2593 Mticks ; C0 (active,non-halted) core residency: 50.10 %

 C1 core residency: 0.04 %; C3 core residency: 0.00 %; C6 core residency: 49.86 %; C7 core residency: 0.00 %;
 C0 package residency: 100.00 %; C2 package residency: 0.00 %; C6 package residency: 0.00 %;
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Core    C-state distribution│00000000000000000000000000000000000000006666666666666666666666666666666666666666│
                             └────────────────────────────────────────────────────────────────────────────────┘
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Package C-state distribution│00000000000000000000000000000000000000000000000000000000000000000000000000000000│
                             └────────────────────────────────────────────────────────────────────────────────┘

 PHYSICAL CORE IPC                 : 0.02 => corresponds to 0.31 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.01 => corresponds to 0.20 % core utilization over time interval
 Pipeline stalls: Frontend bound: 25 %, bad Speculation: 24 %, Backend bound: 24 %, Retiring: 25 %
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Pipeline stall distribution │FFFFFFFFFFFFFFFFFFFFSSSSSSSSSSSSSSSSSSSSBBBBBBBBBBBBBBBBBBBBRRRRRRRRRRRRRRRRRRRR│
                             └────────────────────────────────────────────────────────────────────────────────┘

 SMI count: 0

Intel(r) UPI data traffic estimation in bytes (data traffic coming to CPU/socket through UPI links):

               UPI0     UPI1     UPI2    |  UPI0   UPI1   UPI2  
---------------------------------------------------------------------------------------------------------------
 SKT    0     1761 K   1836 K   1779 K   |    0%     0%     0%   
 SKT    1     6307 M   6307 M   6307 M   |   25%    25%    25%   
---------------------------------------------------------------------------------------------------------------
Total UPI incoming data traffic:   18 G     UPI data traffic/Memory controller traffic: 0.71

Intel(r) UPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through UPI links):

               UPI0     UPI1     UPI2    |  UPI0   UPI1   UPI2  
---------------------------------------------------------------------------------------------------------------
 SKT    0     9708 M   9724 M   9876 M   |   38%    38%    39%   
 SKT    1     5312 M   4793 M   4789 M   |   21%    19%    19%   
---------------------------------------------------------------------------------------------------------------
Total UPI outgoing data and non-data traffic:   44 G
MEM (GB)->|  READ |  WRITE | LOCAL | PMM RD | PMM WR | CPU energy | DIMM energy | LLCRDMISSLAT (ns) UncFREQ (Ghz)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.03     0.01    0 %     18.90      0.00      86.53      50.79         150.16 2.10
 SKT   1     0.69     7.08   99 %      0.00      0.00     196.59      33.71         1432.84 2.20
---------------------------------------------------------------------------------------------------------------
       *     0.72     7.09   29 %     18.90      0.00     283.12      84.49         1466.00 2.15

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
 LOCAL : ratio of local memory requests to memory controller in %
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 PMM RD : bytes read from PMM memory (in GBytes)
 PMM WR : bytes written to PMM memory (in GBytes)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.52   0.00    0.31    2674       48 K    0.94    0.14    0.00    0.01     1512        0        0     69
   1    0     0.00   0.39   0.00    0.31     425     4290      0.88    0.14    0.00    0.01      224        0        0     70
   2    0     0.00   0.36   0.00    0.31      41     1322      0.96    0.11    0.00    0.01      112        0        0     69
   3    0     0.00   0.41   0.00    0.31     146     1900      0.92    0.10    0.00    0.02       56        0        0     69
   4    0     0.00   0.33   0.00    0.31      35     1398      0.97    0.12    0.00    0.01      112        0        0     67
   5    0     0.00   0.37   0.00    0.31      51     1700      0.97    0.11    0.00    0.02        0        0        0     69
   6    0     0.00   0.39   0.00    0.31    6311       48 K    0.87    0.17    0.00    0.01      168        0        0     65
   7    0     0.00   0.36   0.00    0.31      51     2203      0.97    0.09    0.00    0.02        0        0        0     68
   8    0     0.00   0.45   0.00    0.31      67     2381      0.97    0.08    0.00    0.02       56        0        0     70
   9    0     0.00   0.34   0.00    0.31      47     1942      0.97    0.09    0.00    0.01        0        0        0     72
  10    0     0.00   0.22   0.00    0.31      61     2099      0.97    0.09    0.00    0.01      112        0        0     68
  11    0     0.00   0.34   0.00    0.31     327       16 K    0.98    0.26    0.00    0.01      336        0        0     71
  12    0     0.00   0.39   0.00    0.31    2214       16 K    0.84    0.12    0.00    0.02      112        0        0     72
  13    0     0.00   0.27   0.00    0.31      36      766      0.95    0.16    0.00    0.01        0        0        0     70
  14    0     0.00   0.27   0.00    0.31      37      656      0.94    0.18    0.00    0.01        0        0        0     67
  15    0     0.00   0.29   0.00    0.31      45      689      0.93    0.16    0.00    0.01        0        0        0     69
  16    0     0.00   0.26   0.00    0.31      35      747      0.95    0.15    0.00    0.01        0        0        0     68
  17    0     0.00   0.27   0.00    0.31      34      764      0.95    0.15    0.00    0.01      112        0        0     67
  18    0     0.00   0.36   0.00    0.31     164     1965      0.91    0.09    0.00    0.02        0        0        0     69
  19    0     0.00   0.37   0.00    0.31      63     1846      0.96    0.09    0.00    0.02        0        0        0     72
  20    0     0.00   0.34   0.00    0.31      45     1099      0.95    0.12    0.00    0.01        0        0        0     71
  21    0     0.00   0.40   0.00    0.31      64     2095      0.97    0.09    0.00    0.02       56        0        0     71
  22    0     0.00   0.37   0.00    0.31      66     1261      0.94    0.10    0.00    0.01        0        0        0     70
  23    0     0.00   0.49   0.00    0.31     176     2764      0.93    0.07    0.00    0.02      112        0        0     69
  24    0     0.00   0.36   0.00    0.31     424     3377      0.86    0.15    0.00    0.01      112        1        0     70
  25    0     0.00   0.34   0.00    0.31      42     1314      0.96    0.11    0.00    0.01        0        0        0     70
  26    0     0.00   0.26   0.00    0.31    3508       28 K    0.87    0.15    0.00    0.01      560        0        5     70
  27    0     0.00   0.34   0.00    0.31    2139     5199      0.57    0.19    0.00    0.01    24472        0        0     71
  28    1     0.02   0.02   1.31    1.31     174 K    222 K    0.29    0.58    0.00    0.00     1288      178      641     55
  29    1     0.02   0.02   1.31    1.31     172 K    221 K    0.30    0.59    0.00    0.00     1792      230      650     52
  30    1     0.02   0.02   1.31    1.31     174 K    225 K    0.30    0.58    0.00    0.00     1400      194      646     53
  31    1     0.02   0.02   1.31    1.31     173 K    223 K    0.30    0.59    0.00    0.00     1232      189      644     53
  32    1     0.02   0.02   1.31    1.31     172 K    222 K    0.30    0.58    0.00    0.00     1736      189      647     51
  33    1     0.02   0.02   1.31    1.31     173 K    225 K    0.31    0.58    0.00    0.00     1624      261      650     51
  34    1     0.02   0.02   1.31    1.31     171 K    222 K    0.31    0.58    0.00    0.00     1344      196      643     53
  35    1     0.02   0.02   1.31    1.31     172 K    221 K    0.30    0.59    0.00    0.00     1512      159      646     50
  36    1     0.02   0.02   1.31    1.31     180 K    231 K    0.30    0.58    0.00    0.00     1624      258      646     52
  37    1     0.02   0.02   1.31    1.31     173 K    222 K    0.30    0.59    0.00    0.00     1456      264      651     51
  38    1     0.02   0.02   1.31    1.31     172 K    220 K    0.30    0.58    0.00    0.00     1680      200      643     52
  39    1     0.02   0.02   1.31    1.31     172 K    220 K    0.30    0.59    0.00    0.00     1008      193      646     52
  40    1     0.02   0.02   1.31    1.31     174 K    223 K    0.30    0.59    0.00    0.00     1792      233      649     53
  41    1     0.02   0.02   1.31    1.31     172 K    220 K    0.30    0.58    0.00    0.00     1176      253      642     54
  42    1     0.02   0.02   1.31    1.31     174 K    223 K    0.30    0.58    0.00    0.00     1624      284      645     50
  43    1     0.02   0.02   1.31    1.31     172 K    220 K    0.30    0.59    0.00    0.00     1680      186      642     51
  44    1     0.02   0.02   1.31    1.31     171 K    220 K    0.30    0.58    0.00    0.00     1512      274      645     52
  45    1     0.02   0.02   1.31    1.31     172 K    222 K    0.30    0.59    0.00    0.00     1792      318      651     51
  46    1     0.02   0.02   1.31    1.31     173 K    221 K    0.30    0.58    0.00    0.00     1512      274      658     53
  47    1     0.02   0.02   1.31    1.31     172 K    220 K    0.30    0.58    0.00    0.00     1624      316      651     49
  48    1     0.02   0.02   1.31    1.31     173 K    221 K    0.30    0.58    0.00    0.00     1064      267      651     51
  49    1     0.02   0.02   1.31    1.31     172 K    222 K    0.30    0.58    0.00    0.00     1400      239      652     52
  50    1     0.02   0.01   1.31    1.31     156 K    200 K    0.31    0.44    0.00    0.00     1232      249      604     52
  51    1     0.02   0.02   1.31    1.31     173 K    221 K    0.30    0.59    0.00    0.00     1792      333      648     52
  52    1     0.02   0.02   1.31    1.31     173 K    223 K    0.30    0.59    0.00    0.00     1736      350      649     53
  53    1     0.02   0.02   1.31    1.31     173 K    222 K    0.30    0.58    0.00    0.00     1568      322      648     52
  54    1     0.02   0.02   1.31    1.31     171 K    223 K    0.30    0.58    0.00    0.00     1008      214      647     53
  55    1     0.02   0.02   1.31    1.31     187 K    241 K    0.28    0.58    0.00    0.00     1232      325      637     52
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.39   0.00    0.31      19 K    202 K    0.90    0.15    0.00    0.01    28224        1        4     65
 SKT    1     0.02   0.02   1.31    1.31    4850 K   6230 K    0.30    0.58    0.00    0.00    41440     6948    18072     49
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.01   0.02   0.65    1.31    4870 K   6432 K    0.32    0.57    0.00    0.00     N/A     N/A     N/A      N/A

 Instructions retired: 1494 M ; Active cycles:   95 G ; Time (TSC): 2595 Mticks ; C0 (active,non-halted) core residency: 50.11 %

 C1 core residency: 0.04 %; C3 core residency: 0.00 %; C6 core residency: 49.86 %; C7 core residency: 0.00 %;
 C0 package residency: 100.00 %; C2 package residency: 0.00 %; C6 package residency: 0.00 %;
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Core    C-state distribution│00000000000000000000000000000000000000006666666666666666666666666666666666666666│
                             └────────────────────────────────────────────────────────────────────────────────┘
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Package C-state distribution│00000000000000000000000000000000000000000000000000000000000000000000000000000000│
                             └────────────────────────────────────────────────────────────────────────────────┘

 PHYSICAL CORE IPC                 : 0.02 => corresponds to 0.31 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.01 => corresponds to 0.21 % core utilization over time interval
 Pipeline stalls: Frontend bound: 24 %, bad Speculation: 25 %, Backend bound: 25 %, Retiring: 24 %
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Pipeline stall distribution │FFFFFFFFFFFFFFFFFFFFSSSSSSSSSSSSSSSSSSSSBBBBBBBBBBBBBBBBBBBBRRRRRRRRRRRRRRRRRRRR│
                             └────────────────────────────────────────────────────────────────────────────────┘

 SMI count: 0

Intel(r) UPI data traffic estimation in bytes (data traffic coming to CPU/socket through UPI links):

               UPI0     UPI1     UPI2    |  UPI0   UPI1   UPI2  
---------------------------------------------------------------------------------------------------------------
 SKT    0     1861 K   1927 K   1892 K   |    0%     0%     0%   
 SKT    1     6315 M   6315 M   6314 M   |   25%    25%    25%   
---------------------------------------------------------------------------------------------------------------
Total UPI incoming data traffic:   18 G     UPI data traffic/Memory controller traffic: 0.71

Intel(r) UPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through UPI links):

               UPI0     UPI1     UPI2    |  UPI0   UPI1   UPI2  
---------------------------------------------------------------------------------------------------------------
 SKT    0     9718 M   9733 M   9886 M   |   38%    38%    39%   
 SKT    1     5318 M   4797 M   4794 M   |   21%    19%    19%   
---------------------------------------------------------------------------------------------------------------
Total UPI outgoing data and non-data traffic:   44 G
MEM (GB)->|  READ |  WRITE | LOCAL | PMM RD | PMM WR | CPU energy | DIMM energy | LLCRDMISSLAT (ns) UncFREQ (Ghz)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.03     0.01    0 %     18.92      0.00      86.79      50.66         148.73 2.10
 SKT   1     0.70     7.08   99 %      0.00      0.00     196.90      33.72         1432.80 2.20
---------------------------------------------------------------------------------------------------------------
       *     0.73     7.09   29 %     18.92      0.00     283.69      84.39         1465.95 2.15

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
 LOCAL : ratio of local memory requests to memory controller in %
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 PMM RD : bytes read from PMM memory (in GBytes)
 PMM WR : bytes written to PMM memory (in GBytes)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.52   0.00    0.31    2491       47 K    0.94    0.14    0.00    0.01     1568        0        1     69
   1    0     0.00   0.51   0.00    0.31     176     3264      0.94    0.07    0.00    0.02      280        0        0     69
   2    0     0.00   0.56   0.00    0.31      53     3043      0.98    0.07    0.00    0.02      112        0        0     69
   3    0     0.00   0.40   0.00    0.31     153     1922      0.91    0.09    0.00    0.02       56        0        0     69
   4    0     0.00   0.36   0.00    0.31      45     1338      0.96    0.11    0.00    0.01      112        0        0     67
   5    0     0.00   0.41   0.00    0.31     102     2014      0.93    0.09    0.00    0.02        0        0        0     69
   6    0     0.00   0.38   0.00    0.31    5832       46 K    0.87    0.17    0.00    0.01      168        0        0     65
   7    0     0.00   0.32   0.00    0.31      45     1396      0.97    0.11    0.00    0.01        0        0        0     68
   8    0     0.00   0.41   0.00    0.31      56     2013      0.97    0.08    0.00    0.02       56        0        0     70
   9    0     0.00   0.35   0.00    0.31      44     1332      0.96    0.10    0.00    0.01       56        0        1     71
  10    0     0.00   0.43   0.00    0.31      72     1895      0.96    0.09    0.00    0.02      112        0        0     68
  11    0     0.00   0.34   0.00    0.31     206       15 K    0.99    0.26    0.00    0.01      336        0        0     71
  12    0     0.00   0.41   0.00    0.31    2247       18 K    0.86    0.11    0.00    0.02      112        0        0     72
  13    0     0.00   0.34   0.00    0.31      40     1482      0.97    0.10    0.00    0.01        0        0        0     70
  14    0     0.00   0.32   0.00    0.31     235     1514      0.83    0.13    0.00    0.01       56        0        0     68
  15    0     0.00   0.35   0.00    0.31      60     1404      0.96    0.10    0.00    0.01       56        0        0     70
  16    0     0.00   0.33   0.00    0.31     151     1095      0.85    0.13    0.00    0.01        0        0        0     67
  17    0     0.00   0.35   0.00    0.31      38     1496      0.97    0.09    0.00    0.01       56        0        0     67
  18    0     0.00   0.37   0.00    0.31     151     1412      0.89    0.10    0.00    0.01        0        0        0     69
  19    0     0.00   0.42   0.00    0.31     157     1831      0.91    0.08    0.00    0.02        0        0        0     72
  20    0     0.00   0.37   0.00    0.31      51     1418      0.96    0.10    0.00    0.01       56        0        0     71
  21    0     0.00   0.53   0.00    0.31      76     2747      0.97    0.07    0.00    0.02       56        0        0     71
  22    0     0.00   0.36   0.00    0.31      61     1381      0.95    0.08    0.00    0.01        0        0        0     70
  23    0     0.00   0.41   0.00    0.31      52     1455      0.95    0.12    0.00    0.01      168        0        0     68
  24    0     0.00   0.36   0.00    0.31      52     1371      0.96    0.10    0.00    0.01      112        0        0     70
  25    0     0.00   0.26   0.00    0.31      40      693      0.94    0.17    0.00    0.01        0        0        0     70
  26    0     0.00   0.26   0.00    0.31    3381       28 K    0.87    0.16    0.00    0.01      560        0        7     71
  27    0     0.00   0.44   0.00    0.31     114     1144      0.90    0.27    0.00    0.00    24472        0        0     71
  28    1     0.02   0.02   1.31    1.31     172 K    219 K    0.29    0.59    0.00    0.00     1400      173      643     54
  29    1     0.02   0.02   1.31    1.31     172 K    220 K    0.30    0.59    0.00    0.00     1904      247      659     52
  30    1     0.02   0.02   1.31    1.31     174 K    222 K    0.30    0.58    0.00    0.00     1568      213      648     54
  31    1     0.02   0.02   1.31    1.31     172 K    222 K    0.30    0.59    0.00    0.00     1232      165      645     53
  32    1     0.02   0.02   1.31    1.31     173 K    222 K    0.30    0.58    0.00    0.00     1512      186      649     50
  33    1     0.02   0.02   1.31    1.31     173 K    222 K    0.30    0.58    0.00    0.00     1400      253      650     51
  34    1     0.02   0.02   1.31    1.31     171 K    221 K    0.30    0.58    0.00    0.00     1568      176      643     53
  35    1     0.02   0.02   1.31    1.31     172 K    220 K    0.30    0.59    0.00    0.00     1400      188      643     50
  36    1     0.02   0.02   1.31    1.31     173 K    223 K    0.30    0.58    0.00    0.00     1904      277      647     51
  37    1     0.02   0.02   1.31    1.31     173 K    222 K    0.30    0.59    0.00    0.00     1344      234      649     51
  38    1     0.02   0.02   1.31    1.31     172 K    220 K    0.29    0.59    0.00    0.00     1400      230      644     51
  39    1     0.02   0.02   1.31    1.31     172 K    220 K    0.30    0.58    0.00    0.00     1344      159      644     52
  40    1     0.02   0.02   1.31    1.31     174 K    222 K    0.29    0.59    0.00    0.00     1456      242      648     53
  41    1     0.02   0.02   1.31    1.31     172 K    221 K    0.30    0.58    0.00    0.00     1232      239      643     54
  42    1     0.02   0.02   1.31    1.31     173 K    220 K    0.29    0.58    0.00    0.00     1736      244      646     51
  43    1     0.02   0.02   1.31    1.31     173 K    220 K    0.30    0.59    0.00    0.00     1288      248      643     51
  44    1     0.02   0.02   1.31    1.31     171 K    220 K    0.30    0.58    0.00    0.00     1400      311      647     52
  45    1     0.02   0.02   1.31    1.31     173 K    222 K    0.30    0.59    0.00    0.00     1120      342      652     51
  46    1     0.02   0.02   1.31    1.31     173 K    221 K    0.30    0.58    0.00    0.00     1792      275      659     52
  47    1     0.02   0.02   1.31    1.31     173 K    220 K    0.29    0.58    0.00    0.00     1848      326      650     49
  48    1     0.02   0.02   1.31    1.31     174 K    221 K    0.29    0.58    0.00    0.00     1176      288      650     51
  49    1     0.02   0.02   1.31    1.31     173 K    222 K    0.30    0.58    0.00    0.00     1736      266      650     53
  50    1     0.02   0.01   1.31    1.31     156 K    200 K    0.31    0.44    0.00    0.00     1456      255      604     52
  51    1     0.02   0.02   1.31    1.31     174 K    221 K    0.29    0.59    0.00    0.00     1736      322      649     52
  52    1     0.02   0.02   1.31    1.31     173 K    222 K    0.30    0.59    0.00    0.00     1456      318      650     52
  53    1     0.02   0.02   1.31    1.31     172 K    220 K    0.30    0.59    0.00    0.00     1736      319      649     52
  54    1     0.02   0.02   1.31    1.31     171 K    220 K    0.30    0.58    0.00    0.00     1344      253      646     53
  55    1     0.02   0.02   1.31    1.31     179 K    232 K    0.29    0.58    0.00    0.00     1232      308      640     52
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.40   0.00    0.31      16 K    195 K    0.91    0.15    0.00    0.01    28560        0        9     65
 SKT    1     0.02   0.02   1.31    1.31    4835 K   6192 K    0.30    0.58    0.00    0.00    41720     7057    18090     49
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.01   0.02   0.65    1.31    4852 K   6387 K    0.31    0.57    0.00    0.00     N/A     N/A     N/A      N/A

 Instructions retired: 1488 M ; Active cycles:   95 G ; Time (TSC): 2595 Mticks ; C0 (active,non-halted) core residency: 50.10 %

 C1 core residency: 0.03 %; C3 core residency: 0.00 %; C6 core residency: 49.86 %; C7 core residency: 0.00 %;
 C0 package residency: 100.00 %; C2 package residency: 0.00 %; C6 package residency: 0.00 %;
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Core    C-state distribution│00000000000000000000000000000000000000006666666666666666666666666666666666666666│
                             └────────────────────────────────────────────────────────────────────────────────┘
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Package C-state distribution│00000000000000000000000000000000000000000000000000000000000000000000000000000000│
                             └────────────────────────────────────────────────────────────────────────────────┘

 PHYSICAL CORE IPC                 : 0.02 => corresponds to 0.31 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.01 => corresponds to 0.20 % core utilization over time interval
 Pipeline stalls: Frontend bound: 25 %, bad Speculation: 24 %, Backend bound: 24 %, Retiring: 25 %
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Pipeline stall distribution │FFFFFFFFFFFFFFFFFFFFSSSSSSSSSSSSSSSSSSSSBBBBBBBBBBBBBBBBBBBBRRRRRRRRRRRRRRRRRRRR│
                             └────────────────────────────────────────────────────────────────────────────────┘

 SMI count: 0

Intel(r) UPI data traffic estimation in bytes (data traffic coming to CPU/socket through UPI links):

               UPI0     UPI1     UPI2    |  UPI0   UPI1   UPI2  
---------------------------------------------------------------------------------------------------------------
 SKT    0     1806 K   1899 K   1869 K   |    0%     0%     0%   
 SKT    1     6315 M   6315 M   6315 M   |   25%    25%    25%   
---------------------------------------------------------------------------------------------------------------
Total UPI incoming data traffic:   18 G     UPI data traffic/Memory controller traffic: 0.71

Intel(r) UPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through UPI links):

               UPI0     UPI1     UPI2    |  UPI0   UPI1   UPI2  
---------------------------------------------------------------------------------------------------------------
 SKT    0     9726 M   9741 M   9894 M   |   38%    38%    39%   
 SKT    1     5327 M   4807 M   4804 M   |   21%    19%    19%   
---------------------------------------------------------------------------------------------------------------
Total UPI outgoing data and non-data traffic:   44 G
MEM (GB)->|  READ |  WRITE | LOCAL | PMM RD | PMM WR | CPU energy | DIMM energy | LLCRDMISSLAT (ns) UncFREQ (Ghz)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.03     0.01    0 %     18.92      0.00      86.49      50.53         152.00 2.10
 SKT   1     0.70     7.21   99 %      0.00      0.00     196.89      33.76         1431.08 2.20
---------------------------------------------------------------------------------------------------------------
       *     0.73     7.22   29 %     18.92      0.00     283.38      84.30         1464.24 2.15

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
 LOCAL : ratio of local memory requests to memory controller in %
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 PMM RD : bytes read from PMM memory (in GBytes)
 PMM WR : bytes written to PMM memory (in GBytes)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.52   0.00    0.31    3334       50 K    0.93    0.13    0.00    0.01     1512        1        0     69
   1    0     0.00   0.43   0.00    0.31     261     3607      0.92    0.08    0.00    0.02      280        0        0     70
   2    0     0.00   0.46   0.00    0.31      80     2774      0.97    0.09    0.00    0.02      112        0        0     69
   3    0     0.00   0.44   0.00    0.31      74     2354      0.96    0.09    0.00    0.02       56        0        0     70
   4    0     0.00   0.44   0.00    0.31      69     1990      0.96    0.09    0.00    0.01      112        0        0     67
   5    0     0.00   0.45   0.00    0.31     125     2696      0.95    0.09    0.00    0.02        0        0        0     70
   6    0     0.00   0.39   0.00    0.31    6140       48 K    0.87    0.17    0.00    0.01      168        0        0     66
   7    0     0.00   0.33   0.00    0.31      69     1453      0.95    0.09    0.00    0.01        0        0        0     68
   8    0     0.00   0.42   0.00    0.31     166     3093      0.94    0.08    0.00    0.02      168        0        0     70
   9    0     0.00   0.30   0.00    0.31      84     1631      0.94    0.11    0.00    0.01        0        0        0     71
  10    0     0.00   0.25   0.00    0.31      67     2549      0.97    0.09    0.00    0.01      112        0        0     68
  11    0     0.00   0.35   0.00    0.31     263       17 K    0.98    0.25    0.00    0.01      336        0        0     71
  12    0     0.00   0.41   0.00    0.31    2497       18 K    0.85    0.11    0.00    0.02      112        0        0     71
  13    0     0.00   0.27   0.00    0.31      69      823      0.91    0.15    0.00    0.01        0        0        0     70
  14    0     0.00   0.27   0.00    0.31      58      732      0.91    0.16    0.00    0.01       56        0        0     68
  15    0     0.00   0.40   0.00    0.31      72     2179      0.96    0.09    0.00    0.02        0        0        0     70
  16    0     0.00   0.24   0.00    0.31      44      755      0.94    0.16    0.00    0.01       56        0        0     67
  17    0     0.00   0.30   0.00    0.31      80     1261      0.93    0.13    0.00    0.01       56        0        0     68
  18    0     0.00   0.41   0.00    0.31     231     3192      0.92    0.08    0.00    0.02        0        0        0     69
  19    0     0.00   0.34   0.00    0.31      62     2030      0.97    0.09    0.00    0.02       56        0        0     72
  20    0     0.00   0.33   0.00    0.31      86     1567      0.94    0.11    0.00    0.01       56        0        0     71
  21    0     0.00   0.42   0.00    0.31      75     3014      0.97    0.07    0.00    0.02        0        0        0     70
  22    0     0.00   0.44   0.00    0.31      74     1999      0.96    0.08    0.00    0.02        0        0        1     70
  23    0     0.00   0.38   0.00    0.31     160     1966      0.91    0.10    0.00    0.01      168        0        0     69
  24    0     0.00   0.35   0.00    0.31      55     1445      0.96    0.11    0.00    0.01      112        0        0     70
  25    0     0.00   0.37   0.00    0.31      64     2156      0.97    0.10    0.00    0.02        0        0        0     70
  26    0     0.00   0.25   0.00    0.31    3825       31 K    0.87    0.15    0.00    0.01      616        0        7     71
  27    0     0.00   0.46   0.00    0.31      57     1924      0.97    0.21    0.00    0.01    24472        0        0     71
  28    1     0.02   0.02   1.31    1.31     174 K    222 K    0.30    0.58    0.00    0.00     1456      153      642     55
  29    1     0.02   0.02   1.31    1.31     174 K    224 K    0.30    0.58    0.00    0.00     1848      215      650     53
  30    1     0.02   0.02   1.31    1.31     174 K    225 K    0.30    0.58    0.00    0.00     1456      197      648     53
  31    1     0.02   0.02   1.31    1.31     174 K    225 K    0.30    0.58    0.00    0.00     1512      168      644     53
  32    1     0.02   0.02   1.31    1.31     174 K    225 K    0.31    0.58    0.00    0.00     1624      168      648     49
  33    1     0.02   0.02   1.31    1.31     174 K    225 K    0.30    0.58    0.00    0.00     1456      254      650     51
  34    1     0.02   0.02   1.31    1.31     172 K    224 K    0.31    0.58    0.00    0.00     1288      171      644     52
  35    1     0.02   0.02   1.31    1.31     174 K    223 K    0.30    0.58    0.00    0.00     1512      174      645     50
  36    1     0.02   0.02   1.31    1.31     177 K    228 K    0.30    0.58    0.00    0.00     1568      266      647     51
  37    1     0.02   0.02   1.31    1.31     174 K    224 K    0.30    0.58    0.00    0.00     1848      234      649     50
  38    1     0.02   0.02   1.31    1.31     173 K    223 K    0.30    0.58    0.00    0.00     1232      208      645     51
  39    1     0.02   0.02   1.31    1.31     173 K    223 K    0.30    0.58    0.00    0.00     1232      154      646     52
  40    1     0.02   0.02   1.31    1.31     175 K    225 K    0.30    0.59    0.00    0.00     1232      263      650     53
  41    1     0.02   0.02   1.31    1.31     174 K    223 K    0.30    0.58    0.00    0.00     1288      226      643     53
  42    1     0.02   0.02   1.31    1.31     173 K    222 K    0.30    0.58    0.00    0.00     1568      249      645     51
  43    1     0.02   0.02   1.31    1.31     173 K    223 K    0.30    0.58    0.00    0.00     1512      234      644     51
  44    1     0.02   0.02   1.31    1.31     172 K    222 K    0.30    0.58    0.00    0.00     2184      302      645     53
  45    1     0.02   0.02   1.31    1.31     173 K    225 K    0.31    0.58    0.00    0.00     1400      331      652     51
  46    1     0.02   0.02   1.31    1.31     174 K    224 K    0.30    0.58    0.00    0.00     1400      265      662     53
  47    1     0.02   0.02   1.31    1.31     173 K    223 K    0.30    0.58    0.00    0.00     1512      299      650     49
  48    1     0.03   0.02   1.31    1.31     179 K    232 K    0.30    0.60    0.00    0.00     1176      272      650     51
  49    1     0.02   0.02   1.31    1.31     174 K    224 K    0.30    0.58    0.00    0.00     1288      235      652     52
  50    1     0.02   0.01   1.31    1.31     157 K    204 K    0.31    0.44    0.00    0.00     1176      255      604     52
  51    1     0.02   0.02   1.31    1.31     174 K    224 K    0.30    0.58    0.00    0.00     1624      296      648     52
  52    1     0.02   0.02   1.31    1.31     174 K    225 K    0.30    0.59    0.00    0.00     1512      346      653     52
  53    1     0.02   0.02   1.31    1.31     173 K    223 K    0.30    0.58    0.00    0.00     1848      316      649     51
  54    1     0.02   0.02   1.31    1.31     172 K    223 K    0.30    0.58    0.00    0.00     1456      206      646     52
  55    1     0.02   0.02   1.31    1.31     181 K    236 K    0.29    0.58    0.00    0.00     1512      295      642     52
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.39   0.00    0.31      18 K    213 K    0.91    0.15    0.00    0.01    28616        1        7     65
 SKT    1     0.02   0.02   1.31    1.31    4872 K   6283 K    0.30    0.58    0.00    0.00    41720     6752    18093     49
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.01   0.02   0.65    1.31    4890 K   6497 K    0.32    0.57    0.00    0.00     N/A     N/A     N/A      N/A

 Instructions retired: 1515 M ; Active cycles:   94 G ; Time (TSC): 2593 Mticks ; C0 (active,non-halted) core residency: 50.11 %

 C1 core residency: 0.05 %; C3 core residency: 0.00 %; C6 core residency: 49.84 %; C7 core residency: 0.00 %;
 C0 package residency: 100.00 %; C2 package residency: 0.00 %; C6 package residency: 0.00 %;
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Core    C-state distribution│00000000000000000000000000000000000000006666666666666666666666666666666666666666│
                             └────────────────────────────────────────────────────────────────────────────────┘
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Package C-state distribution│00000000000000000000000000000000000000000000000000000000000000000000000000000000│
                             └────────────────────────────────────────────────────────────────────────────────┘

 PHYSICAL CORE IPC                 : 0.02 => corresponds to 0.32 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.01 => corresponds to 0.21 % core utilization over time interval
 Pipeline stalls: Frontend bound: 25 %, bad Speculation: 24 %, Backend bound: 24 %, Retiring: 25 %
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Pipeline stall distribution │FFFFFFFFFFFFFFFFFFFFSSSSSSSSSSSSSSSSSSSSBBBBBBBBBBBBBBBBBBBBRRRRRRRRRRRRRRRRRRRR│
                             └────────────────────────────────────────────────────────────────────────────────┘

 SMI count: 0

Intel(r) UPI data traffic estimation in bytes (data traffic coming to CPU/socket through UPI links):

               UPI0     UPI1     UPI2    |  UPI0   UPI1   UPI2  
---------------------------------------------------------------------------------------------------------------
 SKT    0     1892 K   1979 K   1957 K   |    0%     0%     0%   
 SKT    1     6319 M   6319 M   6318 M   |   25%    25%    25%   
---------------------------------------------------------------------------------------------------------------
Total UPI incoming data traffic:   18 G     UPI data traffic/Memory controller traffic: 0.71

Intel(r) UPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through UPI links):

               UPI0     UPI1     UPI2    |  UPI0   UPI1   UPI2  
---------------------------------------------------------------------------------------------------------------
 SKT    0     9725 M   9740 M   9892 M   |   38%    38%    39%   
 SKT    1     5321 M   4801 M   4797 M   |   21%    19%    19%   
---------------------------------------------------------------------------------------------------------------
Total UPI outgoing data and non-data traffic:   44 G
MEM (GB)->|  READ |  WRITE | LOCAL | PMM RD | PMM WR | CPU energy | DIMM energy | LLCRDMISSLAT (ns) UncFREQ (Ghz)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.03     0.01    0 %     18.93      0.00      86.67      50.61         149.95 2.10
 SKT   1     0.70     7.11   99 %      0.00      0.00     196.56      33.69         1430.43 2.20
---------------------------------------------------------------------------------------------------------------
       *     0.74     7.12   29 %     18.93      0.00     283.23      84.30         1463.54 2.15

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
 LOCAL : ratio of local memory requests to memory controller in %
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 PMM RD : bytes read from PMM memory (in GBytes)
 PMM WR : bytes written to PMM memory (in GBytes)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.54   0.00    0.31    2698       49 K    0.94    0.13    0.00    0.01     1624        0        0     70
   1    0     0.00   0.57   0.00    0.31     231     3393      0.92    0.07    0.00    0.02      336        0        0     70
   2    0     0.00   0.40   0.00    0.31      59     1942      0.97    0.09    0.00    0.02      112        0        0     69
   3    0     0.00   0.40   0.00    0.31      57     1939      0.97    0.10    0.00    0.02       56        0        0     69
   4    0     0.00   0.45   0.00    0.31     172     2635      0.93    0.08    0.00    0.02      112        0        0     67
   5    0     0.00   0.51   0.00    0.31      71     2600      0.97    0.08    0.00    0.02        0        0        0     69
   6    0     0.00   0.38   0.00    0.31    6006       47 K    0.87    0.17    0.00    0.01      168        0        0     66
   7    0     0.00   0.46   0.00    0.31      57     2678      0.98    0.07    0.00    0.02        0        0        0     69
   8    0     0.00   0.40   0.00    0.31     162     2607      0.93    0.08    0.00    0.02      168        0        0     70
   9    0     0.00   0.34   0.00    0.31      48     1187      0.95    0.10    0.00    0.01        0        0        0     72
  10    0     0.00   0.32   0.00    0.31      71     1432      0.94    0.10    0.00    0.01      112        0        0     69
  11    0     0.00   0.35   0.00    0.31      90       15 K    0.99    0.26    0.00    0.01      336        0        0     71
  12    0     0.00   0.42   0.00    0.31    2520       18 K    0.85    0.11    0.00    0.02      112        0        0     71
  13    0     0.00   0.40   0.00    0.31      41     2091      0.98    0.09    0.00    0.02        0        0        0     70
  14    0     0.00   0.36   0.00    0.31      53     1621      0.96    0.10    0.00    0.01       56        0        0     68
  15    0     0.00   0.35   0.00    0.31      52     1345      0.96    0.10    0.00    0.01       56        0        0     70
  16    0     0.00   0.32   0.00    0.31      37     1486      0.97    0.10    0.00    0.01        0        0        0     67
  17    0     0.00   0.41   0.00    0.31      48     2050      0.97    0.08    0.00    0.02       56        0        0     68
  18    0     0.00   0.45   0.00    0.31     171     2018      0.90    0.08    0.00    0.02        0        0        0     69
  19    0     0.00   0.39   0.00    0.31     149     1327      0.88    0.10    0.00    0.01       56        0        0     72
  20    0     0.00   0.34   0.00    0.31      45     1335      0.96    0.10    0.00    0.01      112        0        0     71
  21    0     0.00   0.52   0.00    0.31      71     2771      0.97    0.07    0.00    0.02       56        0        0     71
  22    0     0.00   0.35   0.00    0.31      54     1333      0.96    0.10    0.00    0.02        0        0        0     70
  23    0     0.00   0.39   0.00    0.31      58     1330      0.95    0.10    0.00    0.01      112        0        0     69
  24    0     0.00   0.35   0.00    0.31      60     1340      0.95    0.10    0.00    0.01      112        0        0     70
  25    0     0.00   0.43   0.00    0.31      73     2020      0.96    0.08    0.00    0.02        0        0        0     70
  26    0     0.00   0.26   0.00    0.31    3601       27 K    0.86    0.15    0.00    0.01      616        0        5     71
  27    0     0.00   0.49   0.00    0.31      48     1803      0.97    0.20    0.00    0.01    24472        0        0     70
  28    1     0.02   0.02   1.31    1.31     172 K    219 K    0.29    0.58    0.00    0.00     1568      179      642     54
  29    1     0.02   0.02   1.31    1.31     173 K    221 K    0.30    0.59    0.00    0.00     1736      223      652     53
  30    1     0.02   0.02   1.31    1.31     172 K    222 K    0.30    0.58    0.00    0.00     1568      181      646     53
  31    1     0.02   0.02   1.31    1.31     172 K    222 K    0.30    0.59    0.00    0.00     1680      152      645     53
  32    1     0.02   0.02   1.31    1.31     172 K    222 K    0.30    0.58    0.00    0.00     1064      197      646     51
  33    1     0.02   0.02   1.31    1.31     173 K    222 K    0.30    0.58    0.00    0.00     2184      273      650     51
  34    1     0.02   0.02   1.31    1.31     170 K    221 K    0.30    0.59    0.00    0.00     1344      177      643     53
  35    1     0.02   0.02   1.31    1.31     172 K    221 K    0.30    0.59    0.00    0.00     1344      217      644     50
  36    1     0.02   0.02   1.31    1.31     173 K    223 K    0.30    0.58    0.00    0.00     1624      256      646     51
  37    1     0.02   0.02   1.31    1.31     172 K    222 K    0.30    0.59    0.00    0.00     1344      244      648     51
  38    1     0.02   0.02   1.31    1.31     172 K    220 K    0.30    0.58    0.00    0.00     1456      244      643     51
  39    1     0.02   0.02   1.31    1.31     171 K    220 K    0.30    0.58    0.00    0.00     1456      148      644     52
  40    1     0.02   0.02   1.31    1.31     174 K    222 K    0.30    0.59    0.00    0.00     1512      248      648     53
  41    1     0.02   0.02   1.31    1.31     172 K    221 K    0.30    0.58    0.00    0.00     1064      207      644     54
  42    1     0.02   0.02   1.31    1.31     172 K    220 K    0.30    0.58    0.00    0.00     1176      255      645     51
  43    1     0.02   0.02   1.31    1.31     172 K    221 K    0.30    0.59    0.00    0.00     1512      272      643     51
  44    1     0.02   0.02   1.31    1.31     172 K    220 K    0.29    0.58    0.00    0.00     1736      276      646     53
  45    1     0.02   0.02   1.31    1.31     172 K    222 K    0.30    0.59    0.00    0.00     1568      349      651     51
  46    1     0.02   0.02   1.31    1.31     173 K    221 K    0.30    0.58    0.00    0.00     1512      256      660     53
  47    1     0.02   0.02   1.31    1.31     172 K    220 K    0.30    0.58    0.00    0.00     1680      310      651     49
  48    1     0.02   0.02   1.31    1.31     173 K    221 K    0.29    0.58    0.00    0.00     1232      278      652     50
  49    1     0.02   0.02   1.31    1.31     172 K    222 K    0.30    0.58    0.00    0.00     1064      260      651     52
  50    1     0.02   0.01   1.31    1.31     155 K    200 K    0.31    0.44    0.00    0.00     1344      224      602     52
  51    1     0.02   0.02   1.31    1.31     173 K    220 K    0.29    0.59    0.00    0.00     1512      345      646     51
  52    1     0.02   0.02   1.31    1.31     173 K    222 K    0.30    0.59    0.00    0.00     1568      336      650     52
  53    1     0.02   0.02   1.31    1.31     171 K    220 K    0.30    0.58    0.00    0.00     1904      318      649     52
  54    1     0.02   0.02   1.31    1.31     171 K    221 K    0.30    0.58    0.00    0.00     1456      208      647     53
  55    1     0.02   0.02   1.31    1.31     178 K    233 K    0.30    0.58    0.00    0.00     1456      310      641     52
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.41   0.00    0.31      16 K    203 K    0.91    0.15    0.00    0.01    28840        0        5     65
 SKT    1     0.02   0.02   1.31    1.31    4825 K   6194 K    0.30    0.58    0.00    0.00    41664     6943    18075     49
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.01   0.02   0.65    1.31    4841 K   6397 K    0.32    0.57    0.00    0.00     N/A     N/A     N/A      N/A

 Instructions retired: 1488 M ; Active cycles:   95 G ; Time (TSC): 2595 Mticks ; C0 (active,non-halted) core residency: 50.10 %

 C1 core residency: 0.03 %; C3 core residency: 0.00 %; C6 core residency: 49.87 %; C7 core residency: 0.00 %;
 C0 package residency: 100.00 %; C2 package residency: 0.00 %; C6 package residency: 0.00 %;
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Core    C-state distribution│00000000000000000000000000000000000000006666666666666666666666666666666666666666│
                             └────────────────────────────────────────────────────────────────────────────────┘
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Package C-state distribution│00000000000000000000000000000000000000000000000000000000000000000000000000000000│
                             └────────────────────────────────────────────────────────────────────────────────┘

 PHYSICAL CORE IPC                 : 0.02 => corresponds to 0.31 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.01 => corresponds to 0.20 % core utilization over time interval
 Pipeline stalls: Frontend bound: 24 %, bad Speculation: 24 %, Backend bound: 25 %, Retiring: 25 %
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Pipeline stall distribution │FFFFFFFFFFFFFFFFFFFFSSSSSSSSSSSSSSSSSSSSBBBBBBBBBBBBBBBBBBBBRRRRRRRRRRRRRRRRRRRR│
                             └────────────────────────────────────────────────────────────────────────────────┘

 SMI count: 0

Intel(r) UPI data traffic estimation in bytes (data traffic coming to CPU/socket through UPI links):

               UPI0     UPI1     UPI2    |  UPI0   UPI1   UPI2  
---------------------------------------------------------------------------------------------------------------
 SKT    0     1774 K   1831 K   1735 K   |    0%     0%     0%   
 SKT    1     6312 M   6312 M   6312 M   |   25%    25%    25%   
---------------------------------------------------------------------------------------------------------------
Total UPI incoming data traffic:   18 G     UPI data traffic/Memory controller traffic: 0.71

Intel(r) UPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through UPI links):

               UPI0     UPI1     UPI2    |  UPI0   UPI1   UPI2  
---------------------------------------------------------------------------------------------------------------
 SKT    0     9717 M   9732 M   9885 M   |   38%    38%    39%   
 SKT    1     5317 M   4797 M   4794 M   |   21%    19%    19%   
---------------------------------------------------------------------------------------------------------------
Total UPI outgoing data and non-data traffic:   44 G
MEM (GB)->|  READ |  WRITE | LOCAL | PMM RD | PMM WR | CPU energy | DIMM energy | LLCRDMISSLAT (ns) UncFREQ (Ghz)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.03     0.01    0 %     18.91      0.00      86.96      50.78         150.85 2.10
 SKT   1     0.69     7.09   99 %      0.00      0.00     197.09      33.78         1432.62 2.20
---------------------------------------------------------------------------------------------------------------
       *     0.72     7.10   29 %     18.91      0.00     284.06      84.56         1465.72 2.15

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
 LOCAL : ratio of local memory requests to memory controller in %
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 PMM RD : bytes read from PMM memory (in GBytes)
 PMM WR : bytes written to PMM memory (in GBytes)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.52   0.00    0.31    2464       46 K    0.94    0.14    0.00    0.01     1568        0        0     69
   1    0     0.00   0.42   0.00    0.31     220     2552      0.90    0.10    0.00    0.02      280        0        0     70
   2    0     0.00   0.42   0.00    0.31      54     1971      0.97    0.09    0.00    0.02      112        0        0     69
   3    0     0.00   0.41   0.00    0.31     144     1873      0.92    0.10    0.00    0.02       56        0        0     70
   4    0     0.00   0.41   0.00    0.31      47     1941      0.97    0.09    0.00    0.02      112        0        0     68
   5    0     0.00   0.51   0.00    0.31      65     2509      0.97    0.09    0.00    0.02        0        0        0     69
   6    0     0.00   0.39   0.00    0.31    6069       49 K    0.87    0.16    0.00    0.01      224        0        0     66
   7    0     0.00   0.38   0.00    0.31      56     1639      0.96    0.09    0.00    0.01        0        0        0     68
   8    0     0.00   0.45   0.00    0.31     102     1993      0.94    0.08    0.00    0.02      168        0        0     70
   9    0     0.00   0.32   0.00    0.31      55     1876      0.96    0.09    0.00    0.02        0        0        0     71
  10    0     0.00   0.28   0.00    0.31      97     3099      0.97    0.08    0.00    0.01      112        0        0     69
  11    0     0.00   0.35   0.00    0.31     162       16 K    0.99    0.25    0.00    0.01      392        0        0     71
  12    0     0.00   0.42   0.00    0.31    2468       18 K    0.85    0.11    0.00    0.02      112        0        0     71
  13    0     0.00   0.34   0.00    0.31      43     1387      0.97    0.09    0.00    0.01        0        0        0     70
  14    0     0.00   0.44   0.00    0.31      65     1945      0.96    0.08    0.00    0.02       56        0        0     67
  15    0     0.00   0.32   0.00    0.31      44     1059      0.95    0.13    0.00    0.01        0        0        0     70
  16    0     0.00   0.43   0.00    0.31      47     2118      0.98    0.08    0.00    0.02        0        0        0     68
  17    0     0.00   0.42   0.00    0.31      54     2009      0.97    0.08    0.00    0.02       56        0        0     67
  18    0     0.00   0.31   0.00    0.31      72     1574      0.95    0.10    0.00    0.01        0        0        0     69
  19    0     0.00   0.38   0.00    0.31      67     1825      0.96    0.09    0.00    0.01       56        0        0     72
  20    0     0.00   0.41   0.00    0.31      54     1974      0.97    0.09    0.00    0.02       56        0        0     71
  21    0     0.00   0.18   0.00    0.31     543     6472      0.91    0.13    0.00    0.01      224        0        0     71
  22    0     0.00   0.37   0.00    0.31      55     1285      0.95    0.09    0.00    0.01        0        0        1     70
  23    0     0.00   0.41   0.00    0.31      58     1786      0.96    0.10    0.00    0.01      112        0        0     69
  24    0     0.00   0.34   0.00    0.31      52     1277      0.95    0.11    0.00    0.01      112        0        0     70
  25    0     0.00   0.35   0.00    0.31      56     1309      0.95    0.11    0.00    0.01        0        0        0     70
  26    0     0.00   0.26   0.00    0.31    3553       28 K    0.86    0.15    0.00    0.01      560        0        6     71
  27    0     0.00   0.50   0.00    0.31     202     3258      0.93    0.14    0.00    0.01    24416        0        0     71
  28    1     0.02   0.02   1.31    1.31     173 K    221 K    0.29    0.58    0.00    0.00     1232      174      641     54
  29    1     0.02   0.02   1.31    1.31     173 K    221 K    0.30    0.59    0.00    0.00     1904      256      654     53
  30    1     0.02   0.02   1.31    1.31     175 K    225 K    0.30    0.58    0.00    0.00     1288      207      647     53
  31    1     0.02   0.02   1.31    1.31     173 K    222 K    0.30    0.59    0.00    0.00     1512      170      644     53
  32    1     0.02   0.02   1.31    1.31     172 K    223 K    0.30    0.58    0.00    0.00     1568      211      646     50
  33    1     0.02   0.02   1.31    1.31     174 K    225 K    0.30    0.58    0.00    0.00     1512      250      649     51
  34    1     0.02   0.02   1.31    1.31     171 K    222 K    0.31    0.59    0.00    0.00     1512      172      643     53
  35    1     0.02   0.02   1.31    1.31     172 K    220 K    0.30    0.59    0.00    0.00     1008      193      645     50
  36    1     0.02   0.02   1.31    1.31     173 K    224 K    0.30    0.58    0.00    0.00     1680      247      647     51
  37    1     0.02   0.02   1.31    1.31     173 K    221 K    0.30    0.59    0.00    0.00     1512      250      649     50
  38    1     0.02   0.02   1.31    1.31     173 K    220 K    0.29    0.58    0.00    0.00     1624      217      644     53
  39    1     0.02   0.02   1.31    1.31     172 K    220 K    0.30    0.58    0.00    0.00     1512      190      646     52
  40    1     0.02   0.02   1.31    1.31     173 K    221 K    0.30    0.59    0.00    0.00     1456      236      647     53
  41    1     0.02   0.02   1.31    1.31     172 K    220 K    0.29    0.58    0.00    0.00     1008      267      643     54
  42    1     0.02   0.02   1.31    1.31     173 K    220 K    0.29    0.59    0.00    0.00     1736      256      645     51
  43    1     0.02   0.02   1.31    1.31     172 K    221 K    0.30    0.59    0.00    0.00     1344      255      643     51
  44    1     0.02   0.02   1.31    1.31     171 K    220 K    0.30    0.58    0.00    0.00     1344      327      645     52
  45    1     0.02   0.02   1.31    1.31     172 K    222 K    0.30    0.59    0.00    0.00     1512      356      652     51
  46    1     0.02   0.02   1.31    1.31     173 K    221 K    0.30    0.58    0.00    0.00     1232      259      661     52
  47    1     0.02   0.02   1.31    1.31     172 K    220 K    0.30    0.58    0.00    0.00     1176      336      649     50
  48    1     0.02   0.02   1.31    1.31     173 K    221 K    0.30    0.58    0.00    0.00     1512      277      650     51
  49    1     0.02   0.02   1.31    1.31     172 K    221 K    0.30    0.58    0.00    0.00     1568      260      652     52
  50    1     0.02   0.01   1.31    1.31     156 K    200 K    0.31    0.44    0.00    0.00     1512      224      603     52
  51    1     0.02   0.02   1.31    1.31     173 K    220 K    0.29    0.59    0.00    0.00     1848      321      649     51
  52    1     0.02   0.02   1.31    1.31     173 K    222 K    0.30    0.59    0.00    0.00     1680      322      650     52
  53    1     0.02   0.02   1.31    1.31     173 K    222 K    0.30    0.58    0.00    0.00     1568      308      647     51
  54    1     0.02   0.02   1.31    1.31     172 K    223 K    0.30    0.58    0.00    0.00     1344      225      647     52
  55    1     0.02   0.02   1.31    1.31     179 K    233 K    0.29    0.58    0.00    0.00     1512      304      641     52
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.39   0.00    0.31      16 K    208 K    0.91    0.15    0.00    0.01    28784        0        7     65
 SKT    1     0.02   0.02   1.31    1.31    4837 K   6205 K    0.30    0.58    0.00    0.00    41216     7070    18079     50
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.01   0.02   0.65    1.31    4854 K   6413 K    0.31    0.57    0.00    0.00     N/A     N/A     N/A      N/A

 Instructions retired: 1489 M ; Active cycles:   95 G ; Time (TSC): 2595 Mticks ; C0 (active,non-halted) core residency: 50.11 %

 C1 core residency: 0.04 %; C3 core residency: 0.00 %; C6 core residency: 49.86 %; C7 core residency: 0.00 %;
 C0 package residency: 100.00 %; C2 package residency: 0.00 %; C6 package residency: 0.00 %;
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Core    C-state distribution│00000000000000000000000000000000000000006666666666666666666666666666666666666666│
                             └────────────────────────────────────────────────────────────────────────────────┘
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Package C-state distribution│00000000000000000000000000000000000000000000000000000000000000000000000000000000│
                             └────────────────────────────────────────────────────────────────────────────────┘

 PHYSICAL CORE IPC                 : 0.02 => corresponds to 0.31 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.01 => corresponds to 0.20 % core utilization over time interval
 Pipeline stalls: Frontend bound: 24 %, bad Speculation: 25 %, Backend bound: 25 %, Retiring: 24 %
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Pipeline stall distribution │FFFFFFFFFFFFFFFFFFFFSSSSSSSSSSSSSSSSSSSSBBBBBBBBBBBBBBBBBBBBRRRRRRRRRRRRRRRRRRRR│
                             └────────────────────────────────────────────────────────────────────────────────┘

 SMI count: 0

Intel(r) UPI data traffic estimation in bytes (data traffic coming to CPU/socket through UPI links):

               UPI0     UPI1     UPI2    |  UPI0   UPI1   UPI2  
---------------------------------------------------------------------------------------------------------------
 SKT    0     1806 K   1905 K   1858 K   |    0%     0%     0%   
 SKT    1     6312 M   6312 M   6311 M   |   25%    25%    25%   
---------------------------------------------------------------------------------------------------------------
Total UPI incoming data traffic:   18 G     UPI data traffic/Memory controller traffic: 0.71

Intel(r) UPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through UPI links):

               UPI0     UPI1     UPI2    |  UPI0   UPI1   UPI2  
---------------------------------------------------------------------------------------------------------------
 SKT    0     9719 M   9734 M   9886 M   |   38%    38%    39%   
 SKT    1     5320 M   4800 M   4796 M   |   21%    19%    19%   
---------------------------------------------------------------------------------------------------------------
Total UPI outgoing data and non-data traffic:   44 G
MEM (GB)->|  READ |  WRITE | LOCAL | PMM RD | PMM WR | CPU energy | DIMM energy | LLCRDMISSLAT (ns) UncFREQ (Ghz)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.03     0.01    0 %     18.91      0.00      86.66      50.63         149.90 2.10
 SKT   1     0.70     7.13   99 %      0.00      0.00     196.75      33.74         1432.55 2.20
---------------------------------------------------------------------------------------------------------------
       *     0.73     7.14   29 %     18.91      0.00     283.40      84.37         1465.72 2.15

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
 LOCAL : ratio of local memory requests to memory controller in %
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 PMM RD : bytes read from PMM memory (in GBytes)
 PMM WR : bytes written to PMM memory (in GBytes)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.53   0.00    0.31    3227       48 K    0.93    0.13    0.00    0.01     1568        0        0     70
   1    0     0.00   0.38   0.00    0.31     241     3274      0.91    0.13    0.00    0.01      280        0        0     70
   2    0     0.00   0.41   0.00    0.31      63     1661      0.96    0.10    0.00    0.02      112        0        0     69
   3    0     0.00   0.53   0.00    0.31      61     2769      0.97    0.08    0.00    0.02       56        0        0     70
   4    0     0.00   0.39   0.00    0.31      55     1718      0.97    0.10    0.00    0.02      112        0        0     67
   5    0     0.00   0.49   0.00    0.31      79     2356      0.96    0.09    0.00    0.02        0        0        0     69
   6    0     0.00   0.39   0.00    0.31    5978       49 K    0.88    0.17    0.00    0.01      168        0        0     66
   7    0     0.00   0.38   0.00    0.31      41     1678      0.97    0.09    0.00    0.02        0        0        0     68
   8    0     0.00   0.52   0.00    0.31     139     2652      0.94    0.07    0.00    0.02      168        0        0     71
   9    0     0.00   0.42   0.00    0.31      68     1665      0.96    0.09    0.00    0.02        0        0        0     71
  10    0     0.00   0.40   0.00    0.31      66     1684      0.96    0.10    0.00    0.01      112        0        0     69
  11    0     0.00   0.35   0.00    0.31     116       15 K    0.99    0.26    0.00    0.01      392        0        0     71
  12    0     0.00   0.41   0.00    0.31    2337       17 K    0.85    0.11    0.00    0.02      112        0        0     72
  13    0     0.00   0.26   0.00    0.31      37      634      0.93    0.16    0.00    0.01        0        0        0     70
  14    0     0.00   0.44   0.00    0.31      65     2051      0.97    0.10    0.00    0.01       56        0        0     68
  15    0     0.00   0.35   0.00    0.31      54     1323      0.95    0.10    0.00    0.01       56        0        0     70
  16    0     0.00   0.34   0.00    0.31      51     1123      0.95    0.11    0.00    0.01       56        0        0     68
  17    0     0.00   0.35   0.00    0.31      49     1336      0.96    0.10    0.00    0.01       56        0        0     67
  18    0     0.00   0.38   0.00    0.31     167     1309      0.86    0.09    0.00    0.01        0        0        0     69
  19    0     0.00   0.36   0.00    0.31      53     1424      0.96    0.09    0.00    0.01       56        0        0     72
  20    0     0.00   0.34   0.00    0.31      49     1334      0.96    0.10    0.00    0.01       56        0        0     71
  21    0     0.00   0.52   0.00    0.31      74     2788      0.97    0.07    0.00    0.02      224        0        0     71
  22    0     0.00   0.50   0.00    0.31      68     1921      0.96    0.07    0.00    0.02        0        0        0     70
  23    0     0.00   0.43   0.00    0.31     148     1731      0.90    0.10    0.00    0.02      168        0        0     69
  24    0     0.00   0.34   0.00    0.31      54     1345      0.96    0.10    0.00    0.02      112        0        0     70
  25    0     0.00   0.35   0.00    0.31      54     1317      0.95    0.11    0.00    0.01        0        0        0     70
  26    0     0.00   0.26   0.00    0.31    3614       28 K    0.86    0.16    0.00    0.01      560        0        7     71
  27    0     0.00   0.36   0.00    0.31    1483     6819      0.77    0.10    0.00    0.01    24416        0        0     71
  28    1     0.02   0.02   1.31    1.31     173 K    219 K    0.29    0.58    0.00    0.00     1120      187      641     55
  29    1     0.02   0.02   1.31    1.31     172 K    221 K    0.30    0.59    0.00    0.00     1680      245      646     52
  30    1     0.02   0.02   1.31    1.31     172 K    222 K    0.30    0.58    0.00    0.00     1624      179      645     53
  31    1     0.02   0.02   1.31    1.31     172 K    222 K    0.30    0.59    0.00    0.00     1344      159      644     53
  32    1     0.02   0.02   1.31    1.31     172 K    222 K    0.30    0.58    0.00    0.00     1344      197      644     51
  33    1     0.02   0.02   1.31    1.31     172 K    221 K    0.30    0.58    0.00    0.00     1904      248      648     51
  34    1     0.02   0.02   1.31    1.31     171 K    221 K    0.30    0.59    0.00    0.00     1680      165      642     52
  35    1     0.02   0.02   1.31    1.31     172 K    220 K    0.30    0.59    0.00    0.00     1344      167      645     50
  36    1     0.02   0.02   1.31    1.31     183 K    233 K    0.29    0.59    0.00    0.00     1456      274      646     51
  37    1     0.02   0.02   1.31    1.31     173 K    221 K    0.30    0.59    0.00    0.00     1456      192      649     50
  38    1     0.02   0.02   1.31    1.31     172 K    220 K    0.30    0.58    0.00    0.00     1456      229      644     52
  39    1     0.02   0.02   1.31    1.31     172 K    220 K    0.30    0.59    0.00    0.00     1624      156      649     52
  40    1     0.02   0.02   1.31    1.31     174 K    222 K    0.30    0.59    0.00    0.00     1624      255      648     53
  41    1     0.02   0.02   1.31    1.31     172 K    220 K    0.29    0.58    0.00    0.00     1064      210      641     54
  42    1     0.02   0.02   1.31    1.31     172 K    220 K    0.29    0.58    0.00    0.00     1512      267      644     50
  43    1     0.02   0.02   1.31    1.31     172 K    220 K    0.30    0.59    0.00    0.00     1344      232      642     51
  44    1     0.02   0.02   1.31    1.31     171 K    220 K    0.30    0.58    0.00    0.00     1568      302      644     53
  45    1     0.02   0.02   1.31    1.31     172 K    222 K    0.30    0.59    0.00    0.00     1904      319      649     51
  46    1     0.02   0.02   1.31    1.31     173 K    221 K    0.30    0.58    0.00    0.00     1568      288      660     53
  47    1     0.02   0.02   1.31    1.31     172 K    219 K    0.30    0.59    0.00    0.00     1512      338      649     49
  48    1     0.02   0.02   1.31    1.31     173 K    221 K    0.30    0.58    0.00    0.00     1512      281      650     51
  49    1     0.02   0.02   1.31    1.31     172 K    220 K    0.30    0.58    0.00    0.00     1232      265      648     52
  50    1     0.02   0.01   1.31    1.31     156 K    200 K    0.30    0.44    0.00    0.00     1120      237      601     52
  51    1     0.02   0.02   1.31    1.31     172 K    220 K    0.30    0.59    0.00    0.00     1960      315      646     51
  52    1     0.02   0.02   1.31    1.31     172 K    222 K    0.30    0.59    0.00    0.00     1624      332      649     52
  53    1     0.02   0.02   1.31    1.31     171 K    219 K    0.30    0.58    0.00    0.00     2016      341      647     51
  54    1     0.02   0.02   1.31    1.31     170 K    220 K    0.30    0.58    0.00    0.00     1456      215      643     52
  55    1     0.02   0.02   1.31    1.31     187 K    241 K    0.28    0.58    0.00    0.00      952      300      637     52
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.40   0.00    0.31      18 K    204 K    0.90    0.15    0.00    0.01    28896        0        7     65
 SKT    1     0.02   0.02   1.31    1.31    4841 K   6201 K    0.30    0.58    0.00    0.00    42000     6895    18041     49
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.01   0.02   0.65    1.31    4859 K   6406 K    0.31    0.57    0.00    0.00     N/A     N/A     N/A      N/A

 Instructions retired: 1490 M ; Active cycles:   94 G ; Time (TSC): 2592 Mticks ; C0 (active,non-halted) core residency: 50.10 %

 C1 core residency: 0.05 %; C3 core residency: 0.00 %; C6 core residency: 49.85 %; C7 core residency: 0.00 %;
 C0 package residency: 100.00 %; C2 package residency: 0.00 %; C6 package residency: 0.00 %;
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Core    C-state distribution│00000000000000000000000000000000000000006666666666666666666666666666666666666666│
                             └────────────────────────────────────────────────────────────────────────────────┘
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Package C-state distribution│00000000000000000000000000000000000000000000000000000000000000000000000000000000│
                             └────────────────────────────────────────────────────────────────────────────────┘

 PHYSICAL CORE IPC                 : 0.02 => corresponds to 0.31 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.01 => corresponds to 0.21 % core utilization over time interval
 Pipeline stalls: Frontend bound: 25 %, bad Speculation: 25 %, Backend bound: 24 %, Retiring: 25 %
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Pipeline stall distribution │FFFFFFFFFFFFFFFFFFFFSSSSSSSSSSSSSSSSSSSSBBBBBBBBBBBBBBBBBBBBRRRRRRRRRRRRRRRRRRRR│
                             └────────────────────────────────────────────────────────────────────────────────┘

 SMI count: 0

Intel(r) UPI data traffic estimation in bytes (data traffic coming to CPU/socket through UPI links):

               UPI0     UPI1     UPI2    |  UPI0   UPI1   UPI2  
---------------------------------------------------------------------------------------------------------------
 SKT    0     1907 K   2016 K   1977 K   |    0%     0%     0%   
 SKT    1     6299 M   6299 M   6299 M   |   25%    25%    25%   
---------------------------------------------------------------------------------------------------------------
Total UPI incoming data traffic:   18 G     UPI data traffic/Memory controller traffic: 0.71

Intel(r) UPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through UPI links):

               UPI0     UPI1     UPI2    |  UPI0   UPI1   UPI2  
---------------------------------------------------------------------------------------------------------------
 SKT    0     9702 M   9717 M   9869 M   |   38%    38%    39%   
 SKT    1     5313 M   4795 M   4791 M   |   21%    19%    19%   
---------------------------------------------------------------------------------------------------------------
Total UPI outgoing data and non-data traffic:   44 G
MEM (GB)->|  READ |  WRITE | LOCAL | PMM RD | PMM WR | CPU energy | DIMM energy | LLCRDMISSLAT (ns) UncFREQ (Ghz)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.03     0.01    0 %     18.87      0.00      86.73      50.42         149.27 2.10
 SKT   1     0.70     7.15   99 %      0.00      0.00     196.69      33.74         1434.40 2.20
---------------------------------------------------------------------------------------------------------------
       *     0.73     7.16   29 %     18.87      0.00     283.42      84.16         1467.62 2.15

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
 LOCAL : ratio of local memory requests to memory controller in %
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 PMM RD : bytes read from PMM memory (in GBytes)
 PMM WR : bytes written to PMM memory (in GBytes)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.55   0.00    0.31    2953       51 K    0.94    0.13    0.00    0.01     1568        0        1     70
   1    0     0.00   0.52   0.00    0.31     210     4440      0.94    0.07    0.00    0.02      336        0        0     70
   2    0     0.00   0.36   0.00    0.31      58     1842      0.97    0.11    0.00    0.02      112        0        0     69
   3    0     0.00   0.48   0.00    0.31      76     3032      0.97    0.09    0.00    0.02       56        0        0     70
   4    0     0.00   0.52   0.00    0.31      63     3844      0.98    0.08    0.00    0.02      112        0        0     67
   5    0     0.00   0.46   0.00    0.31      82     2842      0.97    0.09    0.00    0.02        0        0        0     69
   6    0     0.00   0.39   0.00    0.31    6457       50 K    0.87    0.17    0.00    0.01      168        0        0     65
   7    0     0.00   0.46   0.00    0.31      71     3113      0.98    0.07    0.00    0.02        0        0        0     68
   8    0     0.00   0.44   0.00    0.31      65     2438      0.97    0.08    0.00    0.02      168        0        0     70
   9    0     0.00   0.37   0.00    0.31      61     2556      0.97    0.09    0.00    0.02        0        0        0     72
  10    0     0.00   0.27   0.00    0.31      73     3343      0.98    0.08    0.00    0.01      112        0        0     69
  11    0     0.00   0.36   0.00    0.31     113       17 K    0.99    0.24    0.00    0.01      392        0        0     71
  12    0     0.00   0.42   0.00    0.31    2217       19 K    0.87    0.11    0.00    0.02      112        0        0     72
  13    0     0.00   0.52   0.00    0.31     173     3863      0.95    0.07    0.00    0.02       56        0        0     70
  14    0     0.00   0.42   0.00    0.31      70     1729      0.96    0.09    0.00    0.02       56        0        0     68
  15    0     0.00   0.44   0.00    0.31      65     3344      0.98    0.07    0.00    0.02        0        0        0     70
  16    0     0.00   0.50   0.00    0.31      69     3515      0.98    0.07    0.00    0.02        0        0        0     67
  17    0     0.00   0.31   0.00    0.31      56     1493      0.96    0.12    0.00    0.01       56        0        0     67
  18    0     0.00   0.39   0.00    0.31      77     2656      0.97    0.08    0.00    0.02        0        0        0     69
  19    0     0.00   0.44   0.00    0.31      85     3626      0.98    0.07    0.00    0.02       56        0        0     72
  20    0     0.00   0.41   0.00    0.31      53     2166      0.97    0.09    0.00    0.02       56        0        0     71
  21    0     0.00   0.43   0.00    0.31      68     3302      0.98    0.08    0.00    0.02      224        0        0     71
  22    0     0.00   0.44   0.00    0.31      64     2896      0.98    0.08    0.00    0.02       56        0        1     70
  23    0     0.00   0.42   0.00    0.31      82     2594      0.97    0.08    0.00    0.02      168        0        0     69
  24    0     0.00   0.52   0.00    0.31      81     3918      0.98    0.07    0.00    0.02      112        0        0     70
  25    0     0.00   0.42   0.00    0.31      80     2850      0.97    0.08    0.00    0.02        0        0        0     70
  26    0     0.00   0.26   0.00    0.31    3486       30 K    0.87    0.15    0.00    0.01      560        0        5     70
  27    0     0.00   0.50   0.00    0.31     283     3746      0.91    0.17    0.00    0.01    24416        0        0     70
  28    1     0.02   0.02   1.31    1.31     173 K    221 K    0.29    0.58    0.00    0.00     1456      166      641     54
  29    1     0.02   0.02   1.31    1.31     172 K    221 K    0.30    0.59    0.00    0.00     2072      221      649     53
  30    1     0.02   0.02   1.31    1.31     175 K    224 K    0.30    0.58    0.00    0.00     1344      191      646     53
  31    1     0.02   0.02   1.31    1.31     172 K    222 K    0.30    0.59    0.00    0.00     1512      182      644     52
  32    1     0.02   0.02   1.31    1.31     172 K    222 K    0.30    0.58    0.00    0.00     1456      190      647     50
  33    1     0.02   0.02   1.31    1.31     173 K    225 K    0.30    0.58    0.00    0.00     1904      263      649     51
  34    1     0.02   0.02   1.31    1.31     171 K    221 K    0.30    0.59    0.00    0.00     1008      170      644     52
  35    1     0.02   0.02   1.31    1.31     172 K    221 K    0.30    0.59    0.00    0.00     1512      189      645     50
  36    1     0.02   0.02   1.31    1.31     173 K    223 K    0.30    0.58    0.00    0.00     1568      258      646     51
  37    1     0.02   0.02   1.31    1.31     173 K    222 K    0.30    0.59    0.00    0.00     1288      223      648     51
  38    1     0.02   0.02   1.31    1.31     172 K    220 K    0.30    0.58    0.00    0.00     1960      231      642     52
  39    1     0.02   0.02   1.31    1.31     172 K    220 K    0.30    0.59    0.00    0.00     1344      172      648     52
  40    1     0.02   0.02   1.31    1.31     174 K    222 K    0.29    0.59    0.00    0.00     1288      247      648     52
  41    1     0.02   0.02   1.31    1.31     172 K    221 K    0.30    0.58    0.00    0.00     1288      231      643     54
  42    1     0.02   0.02   1.31    1.31     172 K    220 K    0.30    0.58    0.00    0.00     1736      258      644     51
  43    1     0.02   0.02   1.31    1.31     172 K    220 K    0.30    0.59    0.00    0.00     1904      228      642     52
  44    1     0.02   0.02   1.31    1.31     171 K    220 K    0.30    0.58    0.00    0.00     1624      324      646     53
  45    1     0.02   0.02   1.31    1.31     173 K    222 K    0.30    0.58    0.00    0.00     1680      334      650     51
  46    1     0.02   0.02   1.31    1.31     173 K    221 K    0.29    0.58    0.00    0.00     1792      256      664     52
  47    1     0.02   0.02   1.31    1.31     172 K    220 K    0.30    0.58    0.00    0.00     1680      301      650     49
  48    1     0.02   0.02   1.31    1.31     173 K    221 K    0.30    0.58    0.00    0.00     1680      264      651     51
  49    1     0.02   0.02   1.31    1.31     172 K    221 K    0.30    0.59    0.00    0.00     1176      258      651     53
  50    1     0.02   0.01   1.31    1.31     156 K    201 K    0.31    0.44    0.00    0.00      896      248      604     51
  51    1     0.02   0.02   1.31    1.31     173 K    221 K    0.29    0.59    0.00    0.00     1568      346      647     52
  52    1     0.02   0.02   1.31    1.31     173 K    222 K    0.30    0.59    0.00    0.00     1904      323      650     52
  53    1     0.02   0.02   1.31    1.31     173 K    222 K    0.30    0.58    0.00    0.00     1960      285      647     52
  54    1     0.02   0.02   1.31    1.31     172 K    223 K    0.30    0.58    0.00    0.00     1344      227      646     52
  55    1     0.02   0.02   1.31    1.31     179 K    234 K    0.30    0.58    0.00    0.00     1400      276      641     53
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.42   0.00    0.31      17 K    238 K    0.92    0.14    0.00    0.01    28952        0        7     64
 SKT    1     0.02   0.02   1.31    1.31    4835 K   6205 K    0.30    0.58    0.00    0.00    43344     6862    18073     49
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.01   0.02   0.65    1.31    4852 K   6444 K    0.32    0.57    0.00    0.00     N/A     N/A     N/A      N/A

 Instructions retired: 1491 M ; Active cycles:   94 G ; Time (TSC): 2592 Mticks ; C0 (active,non-halted) core residency: 50.11 %

 C1 core residency: 0.10 %; C3 core residency: 0.00 %; C6 core residency: 49.79 %; C7 core residency: 0.00 %;
 C0 package residency: 100.00 %; C2 package residency: 0.00 %; C6 package residency: 0.00 %;
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Core    C-state distribution│00000000000000000000000000000000000000006666666666666666666666666666666666666666│
                             └────────────────────────────────────────────────────────────────────────────────┘
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Package C-state distribution│00000000000000000000000000000000000000000000000000000000000000000000000000000000│
                             └────────────────────────────────────────────────────────────────────────────────┘

 PHYSICAL CORE IPC                 : 0.02 => corresponds to 0.31 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.01 => corresponds to 0.21 % core utilization over time interval
 Pipeline stalls: Frontend bound: 24 %, bad Speculation: 24 %, Backend bound: 25 %, Retiring: 24 %
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Pipeline stall distribution │FFFFFFFFFFFFFFFFFFFFSSSSSSSSSSSSSSSSSSSSBBBBBBBBBBBBBBBBBBBBRRRRRRRRRRRRRRRRRRRR│
                             └────────────────────────────────────────────────────────────────────────────────┘

 SMI count: 0

Intel(r) UPI data traffic estimation in bytes (data traffic coming to CPU/socket through UPI links):

               UPI0     UPI1     UPI2    |  UPI0   UPI1   UPI2  
---------------------------------------------------------------------------------------------------------------
 SKT    0     1773 K   1893 K   1782 K   |    0%     0%     0%   
 SKT    1     6312 M   6312 M   6312 M   |   25%    25%    25%   
---------------------------------------------------------------------------------------------------------------
Total UPI incoming data traffic:   18 G     UPI data traffic/Memory controller traffic: 0.71

Intel(r) UPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through UPI links):

               UPI0     UPI1     UPI2    |  UPI0   UPI1   UPI2  
---------------------------------------------------------------------------------------------------------------
 SKT    0     9714 M   9729 M   9880 M   |   38%    38%    39%   
 SKT    1     5315 M   4796 M   4792 M   |   21%    19%    19%   
---------------------------------------------------------------------------------------------------------------
Total UPI outgoing data and non-data traffic:   44 G
MEM (GB)->|  READ |  WRITE | LOCAL | PMM RD | PMM WR | CPU energy | DIMM energy | LLCRDMISSLAT (ns) UncFREQ (Ghz)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.03     0.01    0 %     18.91      0.00      86.85      50.60         149.85 2.10
 SKT   1     0.69     7.09   99 %      0.00      0.00     196.54      33.69         1431.38 2.20
---------------------------------------------------------------------------------------------------------------
       *     0.72     7.10   29 %     18.91      0.00     283.39      84.29         1464.42 2.15

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
 LOCAL : ratio of local memory requests to memory controller in %
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 PMM RD : bytes read from PMM memory (in GBytes)
 PMM WR : bytes written to PMM memory (in GBytes)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.56   0.00    0.31    3002       48 K    0.93    0.14    0.00    0.01     1512        0        0     70
   1    0     0.00   0.48   0.00    0.31     211     2946      0.92    0.07    0.00    0.02      336        0        0     70
   2    0     0.00   0.49   0.00    0.31      72     2648      0.97    0.08    0.00    0.02      112        0        0     69
   3    0     0.00   0.48   0.00    0.31      62     2516      0.97    0.09    0.00    0.02       56        0        0     70
   4    0     0.00   0.45   0.00    0.31      45     2683      0.98    0.08    0.00    0.02      112        0        0     67
   5    0     0.00   0.49   0.00    0.31      74     2553      0.97    0.09    0.00    0.02        0        0        0     69
   6    0     0.00   0.39   0.00    0.31    6351       49 K    0.87    0.17    0.00    0.01      168        0        0     65
   7    0     0.00   0.38   0.00    0.31      61     2091      0.97    0.08    0.00    0.02        0        0        0     68
   8    0     0.00   0.50   0.00    0.31      76     2685      0.97    0.07    0.00    0.02      168        0        0     71
   9    0     0.00   0.47   0.00    0.31      97     2278      0.95    0.08    0.00    0.02        0        0        0     72
  10    0     0.00   0.53   0.00    0.31      58     2776      0.98    0.08    0.00    0.02      112        0        0     69
  11    0     0.00   0.35   0.00    0.31     336       15 K    0.98    0.27    0.00    0.01      392        0        0     71
  12    0     0.00   0.42   0.00    0.31    2480       18 K    0.85    0.11    0.00    0.02      112        0        0     72
  13    0     0.00   0.41   0.00    0.31      61     2054      0.97    0.08    0.00    0.02       56        0        0     70
  14    0     0.00   0.46   0.00    0.31      79     2116      0.96    0.08    0.00    0.01       56        0        0     68
  15    0     0.00   0.41   0.00    0.31      45     2083      0.98    0.07    0.00    0.02       56        0        0     70
  16    0     0.00   0.43   0.00    0.31      61     1721      0.96    0.09    0.00    0.02        0        0        0     68
  17    0     0.00   0.35   0.00    0.31      53     1364      0.96    0.10    0.00    0.02       56        0        0     67
  18    0     0.00   0.31   0.00    0.31      55      601      0.90    0.15    0.00    0.01        0        0        0     68
  19    0     0.00   0.45   0.00    0.31      78     2032      0.96    0.07    0.00    0.02       56        0        0     72
  20    0     0.00   0.35   0.00    0.31      55     1338      0.96    0.09    0.00    0.01      112        0        0     71
  21    0     0.00   0.53   0.00    0.31      73     2655      0.97    0.07    0.00    0.02      224        0        0     72
  22    0     0.00   0.47   0.00    0.31      60     2060      0.97    0.07    0.00    0.02       56        0        0     70
  23    0     0.00   0.50   0.00    0.31      67     2421      0.97    0.08    0.00    0.02      112        0        0     69
  24    0     0.00   0.44   0.00    0.31     166     1900      0.89    0.09    0.00    0.02      112        0        0     70
  25    0     0.00   0.44   0.00    0.31     166     2004      0.91    0.08    0.00    0.02        0        0        0     70
  26    0     0.00   0.24   0.00    0.31    3042       22 K    0.86    0.16    0.00    0.01      560        0        6     70
  27    0     0.00   0.53   0.00    0.31      70     2367      0.97    0.17    0.00    0.01    24416        0        0     71
  28    1     0.02   0.02   1.31    1.31     172 K    219 K    0.29    0.58    0.00    0.00     1288      194      641     54
  29    1     0.02   0.02   1.31    1.31     172 K    221 K    0.30    0.59    0.00    0.00     2240      231      649     53
  30    1     0.02   0.02   1.31    1.31     172 K    222 K    0.30    0.58    0.00    0.00     1400      209      646     53
  31    1     0.02   0.02   1.31    1.31     172 K    222 K    0.30    0.59    0.00    0.00     1512      180      645     53
  32    1     0.02   0.02   1.31    1.31     172 K    222 K    0.30    0.58    0.00    0.00     1624      189      647     50
  33    1     0.02   0.02   1.31    1.31     172 K    223 K    0.30    0.58    0.00    0.00     1624      250      649     51
  34    1     0.02   0.02   1.31    1.31     171 K    221 K    0.31    0.59    0.00    0.00     1344      173      643     52
  35    1     0.02   0.02   1.31    1.31     172 K    220 K    0.30    0.59    0.00    0.00     1064      184      645     49
  36    1     0.02   0.02   1.31    1.31     174 K    223 K    0.30    0.58    0.00    0.00     1680      238      647     51
  37    1     0.02   0.02   1.31    1.31     173 K    221 K    0.30    0.59    0.00    0.00     1400      248      650     50
  38    1     0.02   0.02   1.31    1.31     172 K    220 K    0.30    0.58    0.00    0.00     1288      226      644     52
  39    1     0.02   0.02   1.31    1.31     172 K    221 K    0.30    0.58    0.00    0.00     1288      175      646     52
  40    1     0.02   0.02   1.31    1.31     174 K    222 K    0.29    0.59    0.00    0.00     1344      254      649     52
  41    1     0.02   0.02   1.31    1.31     173 K    221 K    0.29    0.58    0.00    0.00      952      229      643     54
  42    1     0.02   0.02   1.31    1.31     172 K    220 K    0.30    0.58    0.00    0.00     1232      242      645     51
  43    1     0.02   0.02   1.31    1.31     172 K    220 K    0.30    0.59    0.00    0.00     1792      255      643     51
  44    1     0.02   0.02   1.31    1.31     171 K    220 K    0.30    0.58    0.00    0.00     1568      323      645     52
  45    1     0.02   0.02   1.31    1.31     173 K    222 K    0.30    0.59    0.00    0.00     1736      347      652     51
  46    1     0.02   0.02   1.31    1.31     172 K    220 K    0.30    0.58    0.00    0.00     1512      272      663     53
  47    1     0.02   0.02   1.31    1.31     173 K    220 K    0.30    0.58    0.00    0.00     1512      318      649     49
  48    1     0.02   0.02   1.31    1.31     173 K    221 K    0.30    0.58    0.00    0.00     1344      277      651     51
  49    1     0.02   0.02   1.31    1.31     172 K    222 K    0.30    0.58    0.00    0.00     1176      255      652     52
  50    1     0.02   0.01   1.31    1.31     156 K    200 K    0.31    0.44    0.00    0.00     1344      239      601     52
  51    1     0.02   0.02   1.31    1.31     173 K    221 K    0.30    0.59    0.00    0.00     1568      365      648     52
  52    1     0.02   0.02   1.31    1.31     173 K    222 K    0.30    0.59    0.00    0.00     1792      328      652     52
  53    1     0.02   0.02   1.31    1.31     171 K    220 K    0.30    0.58    0.00    0.00     1568      318      648     51
  54    1     0.02   0.02   1.31    1.31     171 K    220 K    0.30    0.58    0.00    0.00     1120      221      648     52
  55    1     0.02   0.02   1.31    1.31     178 K    233 K    0.30    0.58    0.00    0.00      784      281      642     52
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.42   0.00    0.31      17 K    204 K    0.91    0.15    0.00    0.01    28952        0        6     65
 SKT    1     0.02   0.02   1.31    1.31    4828 K   6195 K    0.30    0.58    0.00    0.00    40096     7021    18083     49
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.01   0.02   0.65    1.31    4845 K   6399 K    0.32    0.57    0.00    0.00     N/A     N/A     N/A      N/A

 Instructions retired: 1488 M ; Active cycles:   95 G ; Time (TSC): 2595 Mticks ; C0 (active,non-halted) core residency: 50.10 %

 C1 core residency: 0.04 %; C3 core residency: 0.00 %; C6 core residency: 49.86 %; C7 core residency: 0.00 %;
 C0 package residency: 100.00 %; C2 package residency: 0.00 %; C6 package residency: 0.00 %;
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Core    C-state distribution│00000000000000000000000000000000000000006666666666666666666666666666666666666666│
                             └────────────────────────────────────────────────────────────────────────────────┘
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Package C-state distribution│00000000000000000000000000000000000000000000000000000000000000000000000000000000│
                             └────────────────────────────────────────────────────────────────────────────────┘

 PHYSICAL CORE IPC                 : 0.02 => corresponds to 0.31 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.01 => corresponds to 0.20 % core utilization over time interval
 Pipeline stalls: Frontend bound: 25 %, bad Speculation: 24 %, Backend bound: 25 %, Retiring: 25 %
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Pipeline stall distribution │FFFFFFFFFFFFFFFFFFFFSSSSSSSSSSSSSSSSSSSSBBBBBBBBBBBBBBBBBBBBRRRRRRRRRRRRRRRRRRRR│
                             └────────────────────────────────────────────────────────────────────────────────┘

 SMI count: 0

Intel(r) UPI data traffic estimation in bytes (data traffic coming to CPU/socket through UPI links):

               UPI0     UPI1     UPI2    |  UPI0   UPI1   UPI2  
---------------------------------------------------------------------------------------------------------------
 SKT    0     1780 K   1834 K   1740 K   |    0%     0%     0%   
 SKT    1     6313 M   6314 M   6313 M   |   25%    25%    25%   
---------------------------------------------------------------------------------------------------------------
Total UPI incoming data traffic:   18 G     UPI data traffic/Memory controller traffic: 0.71

Intel(r) UPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through UPI links):

               UPI0     UPI1     UPI2    |  UPI0   UPI1   UPI2  
---------------------------------------------------------------------------------------------------------------
 SKT    0     9718 M   9733 M   9885 M   |   38%    38%    39%   
 SKT    1     5318 M   4798 M   4794 M   |   21%    19%    19%   
---------------------------------------------------------------------------------------------------------------
Total UPI outgoing data and non-data traffic:   44 G
MEM (GB)->|  READ |  WRITE | LOCAL | PMM RD | PMM WR | CPU energy | DIMM energy | LLCRDMISSLAT (ns) UncFREQ (Ghz)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.03     0.01    0 %     18.92      0.00      87.03      50.77         150.66 2.10
 SKT   1     0.69     7.09   99 %      0.00      0.00     196.65      33.70         1431.67 2.20
---------------------------------------------------------------------------------------------------------------
       *     0.72     7.10   29 %     18.92      0.00     283.68      84.47         1464.82 2.15

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
 LOCAL : ratio of local memory requests to memory controller in %
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 PMM RD : bytes read from PMM memory (in GBytes)
 PMM WR : bytes written to PMM memory (in GBytes)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.53   0.00    0.31    2487       51 K    0.95    0.13    0.00    0.01     1624        0        0     70
   1    0     0.00   0.49   0.00    0.31     201     2353      0.90    0.10    0.00    0.02      336        0        0     71
   2    0     0.00   0.49   0.00    0.31      81     2346      0.96    0.08    0.00    0.02      112        0        0     69
   3    0     0.00   0.50   0.00    0.31      69     2261      0.96    0.09    0.00    0.02       56        0        0     70
   4    0     0.00   0.51   0.00    0.31      62     2432      0.97    0.09    0.00    0.02      112        0        0     67
   5    0     0.00   0.50   0.00    0.31      76     2217      0.96    0.10    0.00    0.02        0        0        0     69
   6    0     0.00   0.39   0.00    0.31    6225       49 K    0.87    0.17    0.00    0.01      168        0        0     65
   7    0     0.00   0.29   0.00    0.31      56     1169      0.95    0.10    0.00    0.01        0        0        0     69
   8    0     0.00   0.51   0.00    0.31      66     2488      0.97    0.09    0.00    0.02      168        0        0     70
   9    0     0.00   0.37   0.00    0.31      63     2201      0.97    0.10    0.00    0.02        0        0        0     72
  10    0     0.00   0.26   0.00    0.31     181     3106      0.93    0.08    0.00    0.01      112        0        0     69
  11    0     0.00   0.38   0.00    0.31    4875       32 K    0.84    0.31    0.00    0.01     2968        1        2     71
  12    0     0.00   0.39   0.00    0.31    2317       20 K    0.87    0.11    0.00    0.02      448        0        1     72
  13    0     0.00   0.36   0.00    0.31      67     3551      0.98    0.09    0.00    0.02       56        0        0     70
  14    0     0.00   0.34   0.00    0.31     219     3853      0.94    0.10    0.00    0.01       56        0        0     68
  15    0     0.00   0.31   0.00    0.31      78     2942      0.97    0.11    0.00    0.02        0        0        0     70
  16    0     0.00   0.36   0.00    0.31     180     3722      0.95    0.09    0.00    0.02        0        0        0     67
  17    0     0.00   0.31   0.00    0.31      66     2926      0.98    0.10    0.00    0.01       56        0        0     67
  18    0     0.00   0.40   0.00    0.31      82     4082      0.98    0.10    0.00    0.01       56        0        0     69
  19    0     0.00   0.29   0.00    0.31      69     2534      0.97    0.11    0.00    0.01      112        0        0     72
  20    0     0.00   0.41   0.00    0.31      92     3240      0.97    0.11    0.00    0.01      112        0        0     71
  21    0     0.00   0.32   0.00    0.31      78     3183      0.97    0.09    0.00    0.02      224        0        0     71
  22    0     0.00   0.38   0.00    0.31     127     2666      0.95    0.10    0.00    0.01       56        0        1     70
  23    0     0.00   0.37   0.00    0.31     115     3126      0.96    0.11    0.00    0.01      168        0        0     69
  24    0     0.00   0.34   0.00    0.31      90     2175      0.95    0.15    0.00    0.01      112        0        0     70
  25    0     0.00   0.38   0.00    0.31      86     2690      0.96    0.10    0.00    0.01        0        0        0     70
  26    0     0.00   0.23   0.00    0.31    3960       32 K    0.86    0.16    0.00    0.01      616        1        6     71
  27    0     0.00   0.23   0.00    0.31      88     4536      0.98    0.17    0.00    0.01    24192        1        0     71
  28    1     0.02   0.02   1.31    1.31     174 K    221 K    0.29    0.58    0.00    0.00     1344      190      643     54
  29    1     0.02   0.02   1.31    1.31     173 K    221 K    0.30    0.59    0.00    0.00     1960      214      649     52
  30    1     0.02   0.02   1.31    1.31     175 K    225 K    0.30    0.58    0.00    0.00     1344      181      647     53
  31    1     0.02   0.02   1.31    1.31     173 K    222 K    0.30    0.59    0.00    0.00     1344      154      645     53
  32    1     0.02   0.02   1.31    1.31     173 K    223 K    0.30    0.58    0.00    0.00     1232      226      647     50
  33    1     0.02   0.02   1.31    1.31     175 K    224 K    0.30    0.58    0.00    0.00     1848      253      648     51
  34    1     0.02   0.02   1.31    1.31     171 K    221 K    0.31    0.58    0.00    0.00     1624      175      643     52
  35    1     0.02   0.02   1.31    1.31     172 K    221 K    0.30    0.58    0.00    0.00     1176      190      644     49
  36    1     0.02   0.02   1.31    1.31     176 K    226 K    0.30    0.59    0.00    0.00     1904      242      648     51
  37    1     0.02   0.02   1.31    1.31     173 K    222 K    0.30    0.59    0.00    0.00     1624      246      648     50
  38    1     0.02   0.02   1.31    1.31     173 K    221 K    0.30    0.58    0.00    0.00     1344      239      643     51
  39    1     0.02   0.02   1.31    1.31     172 K    221 K    0.30    0.59    0.00    0.00     1064      152      649     52
  40    1     0.02   0.02   1.31    1.31     174 K    222 K    0.29    0.59    0.00    0.00     1512      220      647     52
  41    1     0.02   0.02   1.31    1.31     172 K    221 K    0.30    0.58    0.00    0.00     1232      241      644     54
  42    1     0.02   0.02   1.31    1.31     172 K    220 K    0.30    0.58    0.00    0.00     1848      292      644     51
  43    1     0.02   0.02   1.31    1.31     173 K    221 K    0.30    0.59    0.00    0.00     1848      242      643     51
  44    1     0.02   0.02   1.31    1.31     171 K    220 K    0.30    0.58    0.00    0.00     1568      291      646     52
  45    1     0.02   0.02   1.31    1.31     172 K    222 K    0.30    0.59    0.00    0.00     1736      357      652     51
  46    1     0.02   0.02   1.31    1.31     173 K    221 K    0.30    0.58    0.00    0.00     1288      288      662     52
  47    1     0.02   0.02   1.31    1.31     173 K    221 K    0.30    0.58    0.00    0.00     2016      305      651     49
  48    1     0.02   0.02   1.31    1.31     173 K    221 K    0.30    0.58    0.00    0.00     1120      283      651     50
  49    1     0.02   0.02   1.31    1.31     172 K    221 K    0.30    0.58    0.00    0.00     1008      254      651     52
  50    1     0.02   0.01   1.31    1.31     156 K    200 K    0.30    0.44    0.00    0.00     1064      234      601     51
  51    1     0.02   0.02   1.31    1.31     173 K    221 K    0.29    0.59    0.00    0.00     1624      326      648     51
  52    1     0.02   0.02   1.31    1.31     173 K    221 K    0.29    0.59    0.00    0.00     1680      324      651     52
  53    1     0.02   0.02   1.31    1.31     173 K    223 K    0.30    0.58    0.00    0.00     1960      310      648     51
  54    1     0.02   0.02   1.31    1.31     172 K    223 K    0.30    0.58    0.00    0.00      896      230      645     52
  55    1     0.02   0.02   1.31    1.31     179 K    233 K    0.29    0.58    0.00    0.00     1176      307      642     52
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.37   0.00    0.31      22 K    252 K    0.90    0.16    0.00    0.01    31920        3       10     65
 SKT    1     0.02   0.02   1.31    1.31    4842 K   6211 K    0.30    0.58    0.00    0.00    41384     6966    18080     49
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.01   0.02   0.65    1.30    4864 K   6463 K    0.32    0.57    0.00    0.00     N/A     N/A     N/A      N/A

 Instructions retired: 1496 M ; Active cycles:   95 G ; Time (TSC): 2592 Mticks ; C0 (active,non-halted) core residency: 50.14 %

 C1 core residency: 0.04 %; C3 core residency: 0.00 %; C6 core residency: 49.82 %; C7 core residency: 0.00 %;
 C0 package residency: 100.00 %; C2 package residency: 0.00 %; C6 package residency: 0.00 %;
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Core    C-state distribution│00000000000000000000000000000000000000006666666666666666666666666666666666666666│
                             └────────────────────────────────────────────────────────────────────────────────┘
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Package C-state distribution│00000000000000000000000000000000000000000000000000000000000000000000000000000000│
                             └────────────────────────────────────────────────────────────────────────────────┘

 PHYSICAL CORE IPC                 : 0.02 => corresponds to 0.32 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.01 => corresponds to 0.21 % core utilization over time interval
 Pipeline stalls: Frontend bound: 24 %, bad Speculation: 24 %, Backend bound: 25 %, Retiring: 25 %
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Pipeline stall distribution │FFFFFFFFFFFFFFFFFFFFSSSSSSSSSSSSSSSSSSSSBBBBBBBBBBBBBBBBBBBBRRRRRRRRRRRRRRRRRRRR│
                             └────────────────────────────────────────────────────────────────────────────────┘

 SMI count: 0

Intel(r) UPI data traffic estimation in bytes (data traffic coming to CPU/socket through UPI links):

               UPI0     UPI1     UPI2    |  UPI0   UPI1   UPI2  
---------------------------------------------------------------------------------------------------------------
 SKT    0     2205 K   2298 K   2213 K   |    0%     0%     0%   
 SKT    1     6316 M   6316 M   6316 M   |   25%    25%    25%   
---------------------------------------------------------------------------------------------------------------
Total UPI incoming data traffic:   18 G     UPI data traffic/Memory controller traffic: 0.71

Intel(r) UPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through UPI links):

               UPI0     UPI1     UPI2    |  UPI0   UPI1   UPI2  
---------------------------------------------------------------------------------------------------------------
 SKT    0     9721 M   9736 M   9888 M   |   38%    38%    39%   
 SKT    1     5319 M   4799 M   4796 M   |   21%    19%    19%   
---------------------------------------------------------------------------------------------------------------
Total UPI outgoing data and non-data traffic:   44 G
MEM (GB)->|  READ |  WRITE | LOCAL | PMM RD | PMM WR | CPU energy | DIMM energy | LLCRDMISSLAT (ns) UncFREQ (Ghz)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.03     0.01    0 %     18.92      0.00      86.64      50.72         149.86 2.10
 SKT   1     0.70     7.10   99 %      0.00      0.00     196.77      33.76         1430.60 2.20
---------------------------------------------------------------------------------------------------------------
       *     0.73     7.11   29 %     18.92      0.00     283.41      84.48         1463.63 2.15

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
 LOCAL : ratio of local memory requests to memory controller in %
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 PMM RD : bytes read from PMM memory (in GBytes)
 PMM WR : bytes written to PMM memory (in GBytes)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.56   0.00    0.31    2654       50 K    0.94    0.13    0.00    0.01     1680        0        0     70
   1    0     0.00   0.57   0.00    0.31     256     3311      0.91    0.07    0.00    0.02      336        0        0     70
   2    0     0.00   0.52   0.00    0.31      70     2605      0.97    0.08    0.00    0.02      112        0        0     69
   3    0     0.00   0.50   0.00    0.31      66     2516      0.97    0.08    0.00    0.02       56        0        0     69
   4    0     0.00   0.51   0.00    0.31      68     2506      0.97    0.09    0.00    0.02      112        0        0     68
   5    0     0.00   0.44   0.00    0.31      59     1886      0.96    0.10    0.00    0.02        0        0        0     69
   6    0     0.00   0.39   0.00    0.31    6114       48 K    0.87    0.17    0.00    0.01      168        0        0     65
   7    0     0.00   0.49   0.00    0.31      55     2219      0.97    0.08    0.00    0.02        0        0        0     68
   8    0     0.00   0.50   0.00    0.31      67     2500      0.97    0.07    0.00    0.02      168        0        0     71
   9    0     0.00   0.52   0.00    0.31     100     2478      0.95    0.07    0.00    0.02        0        0        0     72
  10    0     0.00   0.46   0.00    0.31      62     2231      0.97    0.08    0.00    0.02      112        0        0     68
  11    0     0.00   0.35   0.00    0.31     186       15 K    0.99    0.26    0.00    0.01     2968        0        0     71
  12    0     0.00   0.42   0.00    0.31    2512       18 K    0.85    0.11    0.00    0.02      448        0        0     72
  13    0     0.00   0.45   0.00    0.31      66     1931      0.96    0.08    0.00    0.02       56        0        0     70
  14    0     0.00   0.45   0.00    0.31      84     2192      0.96    0.09    0.00    0.01       56        0        0     68
  15    0     0.00   0.42   0.00    0.31      70     1641      0.95    0.09    0.00    0.02       56        0        0     70
  16    0     0.00   0.44   0.00    0.31     172     1942      0.91    0.08    0.00    0.02       56        0        0     68
  17    0     0.00   0.44   0.00    0.31      64     1926      0.96    0.08    0.00    0.02       56        0        0     68
  18    0     0.00   0.50   0.00    0.31      74     2340      0.96    0.06    0.00    0.02       56        0        0     69
  19    0     0.00   0.45   0.00    0.31      61     1990      0.96    0.08    0.00    0.02      112        0        0     72
  20    0     0.00   0.36   0.00    0.31      47     1242      0.95    0.10    0.00    0.01       56        0        0     70
  21    0     0.00   0.19   0.00    0.31     349     5103      0.92    0.13    0.00    0.02      224        0        0     71
  22    0     0.00   0.46   0.00    0.31      77     2012      0.96    0.08    0.00    0.02       56        0        0     70
  23    0     0.00   0.47   0.00    0.31      69     2011      0.96    0.08    0.00    0.02      168        0        0     69
  24    0     0.00   0.38   0.00    0.31      54     1213      0.95    0.10    0.00    0.01      112        0        0     70
  25    0     0.00   0.46   0.00    0.31     173     1885      0.90    0.09    0.00    0.02        0        0        0     70
  26    0     0.00   0.25   0.00    0.31    3269       27 K    0.87    0.15    0.00    0.01      616        0        6     70
  27    0     0.00   0.53   0.00    0.31      74     2392      0.97    0.19    0.00    0.01    24136        0        0     71
  28    1     0.02   0.02   1.31    1.31     172 K    219 K    0.29    0.59    0.00    0.00     1736      169      641     54
  29    1     0.02   0.02   1.31    1.31     172 K    220 K    0.30    0.59    0.00    0.00     2072      203      648     52
  30    1     0.02   0.02   1.31    1.31     172 K    222 K    0.30    0.58    0.00    0.00     1344      204      647     53
  31    1     0.02   0.02   1.31    1.31     173 K    222 K    0.30    0.59    0.00    0.00     1624      171      644     53
  32    1     0.02   0.02   1.31    1.31     172 K    222 K    0.30    0.58    0.00    0.00     1456      209      647     50
  33    1     0.02   0.02   1.31    1.31     173 K    222 K    0.30    0.58    0.00    0.00     1960      230      650     51
  34    1     0.02   0.02   1.31    1.31     171 K    221 K    0.30    0.59    0.00    0.00     1176      161      643     52
  35    1     0.02   0.02   1.31    1.31     172 K    221 K    0.30    0.59    0.00    0.00     1400      198      645     50
  36    1     0.02   0.02   1.31    1.31     173 K    223 K    0.30    0.58    0.00    0.00     1736      263      647     50
  37    1     0.02   0.02   1.31    1.31     173 K    221 K    0.30    0.59    0.00    0.00     1400      225      648     50
  38    1     0.02   0.02   1.31    1.31     173 K    220 K    0.29    0.58    0.00    0.00     1680      237      646     52
  39    1     0.02   0.02   1.31    1.31     172 K    221 K    0.30    0.58    0.00    0.00     1344      162      644     52
  40    1     0.02   0.02   1.31    1.31     174 K    222 K    0.29    0.59    0.00    0.00     1232      248      648     53
  41    1     0.02   0.02   1.31    1.31     173 K    221 K    0.29    0.58    0.00    0.00     1512      215      642     54
  42    1     0.02   0.02   1.31    1.31     173 K    220 K    0.29    0.58    0.00    0.00     1848      238      645     51
  43    1     0.02   0.02   1.31    1.31     173 K    221 K    0.30    0.59    0.00    0.00     1624      247      644     52
  44    1     0.02   0.02   1.31    1.31     172 K    220 K    0.30    0.58    0.00    0.00     1176      268      646     52
  45    1     0.02   0.02   1.31    1.31     173 K    222 K    0.30    0.59    0.00    0.00     1904      339      651     51
  46    1     0.02   0.02   1.31    1.31     173 K    221 K    0.30    0.58    0.00    0.00     1344      267      661     53
  47    1     0.02   0.02   1.31    1.31     172 K    221 K    0.30    0.58    0.00    0.00     1008      347      652     50
  48    1     0.02   0.02   1.31    1.31     173 K    221 K    0.30    0.58    0.00    0.00     1344      281      650     51
  49    1     0.02   0.02   1.31    1.31     172 K    221 K    0.30    0.58    0.00    0.00     1736      252      651     52
  50    1     0.02   0.01   1.31    1.31     156 K    200 K    0.31    0.44    0.00    0.00     1232      260      603     51
  51    1     0.02   0.02   1.31    1.31     173 K    220 K    0.29    0.59    0.00    0.00     1680      319      647     52
  52    1     0.02   0.02   1.31    1.31     173 K    220 K    0.29    0.59    0.00    0.00     1456      348      649     52
  53    1     0.02   0.02   1.31    1.31     172 K    221 K    0.30    0.58    0.00    0.00     1792      320      648     52
  54    1     0.02   0.02   1.31    1.31     171 K    221 K    0.30    0.58    0.00    0.00     1176      203      648     52
  55    1     0.02   0.02   1.31    1.31     179 K    233 K    0.29    0.58    0.00    0.00     1680      302      640     52
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.41   0.00    0.31      16 K    212 K    0.91    0.14    0.00    0.01    31976        0        6     65
 SKT    1     0.02   0.02   1.31    1.31    4832 K   6193 K    0.30    0.58    0.00    0.00    42672     6886    18075     50
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.01   0.02   0.65    1.31    4848 K   6405 K    0.31    0.57    0.00    0.00     N/A     N/A     N/A      N/A

 Instructions retired: 1488 M ; Active cycles:   94 G ; Time (TSC): 2593 Mticks ; C0 (active,non-halted) core residency: 50.10 %

 C1 core residency: 0.04 %; C3 core residency: 0.00 %; C6 core residency: 49.85 %; C7 core residency: 0.00 %;
 C0 package residency: 100.00 %; C2 package residency: 0.00 %; C6 package residency: 0.00 %;
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Core    C-state distribution│00000000000000000000000000000000000000006666666666666666666666666666666666666666│
                             └────────────────────────────────────────────────────────────────────────────────┘
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Package C-state distribution│00000000000000000000000000000000000000000000000000000000000000000000000000000000│
                             └────────────────────────────────────────────────────────────────────────────────┘

 PHYSICAL CORE IPC                 : 0.02 => corresponds to 0.31 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.01 => corresponds to 0.20 % core utilization over time interval
 Pipeline stalls: Frontend bound: 25 %, bad Speculation: 25 %, Backend bound: 25 %, Retiring: 24 %
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Pipeline stall distribution │FFFFFFFFFFFFFFFFFFFFSSSSSSSSSSSSSSSSSSSSBBBBBBBBBBBBBBBBBBBBRRRRRRRRRRRRRRRRRRRR│
                             └────────────────────────────────────────────────────────────────────────────────┘

 SMI count: 0

Intel(r) UPI data traffic estimation in bytes (data traffic coming to CPU/socket through UPI links):

               UPI0     UPI1     UPI2    |  UPI0   UPI1   UPI2  
---------------------------------------------------------------------------------------------------------------
 SKT    0     1802 K   1843 K   1794 K   |    0%     0%     0%   
 SKT    1     6311 M   6311 M   6311 M   |   25%    25%    25%   
---------------------------------------------------------------------------------------------------------------
Total UPI incoming data traffic:   18 G     UPI data traffic/Memory controller traffic: 0.71

Intel(r) UPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through UPI links):

               UPI0     UPI1     UPI2    |  UPI0   UPI1   UPI2  
---------------------------------------------------------------------------------------------------------------
 SKT    0     9717 M   9732 M   9884 M   |   38%    38%    39%   
 SKT    1     5320 M   4800 M   4796 M   |   21%    19%    19%   
---------------------------------------------------------------------------------------------------------------
Total UPI outgoing data and non-data traffic:   44 G
MEM (GB)->|  READ |  WRITE | LOCAL | PMM RD | PMM WR | CPU energy | DIMM energy | LLCRDMISSLAT (ns) UncFREQ (Ghz)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.03     0.01    0 %     18.91      0.00      86.82      50.68         151.04 2.10
 SKT   1     0.70     7.15   99 %      0.00      0.00     196.75      33.75         1431.28 2.20
---------------------------------------------------------------------------------------------------------------
       *     0.73     7.16   29 %     18.91      0.00     283.57      84.43         1464.42 2.15

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
 LOCAL : ratio of local memory requests to memory controller in %
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 PMM RD : bytes read from PMM memory (in GBytes)
 PMM WR : bytes written to PMM memory (in GBytes)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.52   0.01    0.31    2815       53 K    0.94    0.13    0.00    0.01     1624        1        0     70
   1    0     0.00   0.43   0.00    0.31     359     6992      0.94    0.09    0.00    0.02      392        0        0     70
   2    0     0.00   0.48   0.00    0.31      77     2665      0.97    0.08    0.00    0.02      112        0        0     69
   3    0     0.00   0.46   0.00    0.31      77     2615      0.97    0.09    0.00    0.02       56        0        0     70
   4    0     0.00   0.44   0.00    0.31      81     2618      0.97    0.09    0.00    0.02      112        0        0     67
   5    0     0.00   0.40   0.00    0.31      97     2796      0.96    0.10    0.00    0.02        0        0        0     69
   6    0     0.00   0.38   0.00    0.31    6541       53 K    0.87    0.16    0.00    0.01      168        0        1     65
   7    0     0.00   0.32   0.00    0.31    1707       13 K    0.86    0.11    0.00    0.01        0        0        1     69
   8    0     0.00   0.46   0.00    0.31      75     2641      0.97    0.08    0.00    0.02      168        0        0     69
   9    0     0.00   0.37   0.00    0.31      69     2587      0.97    0.09    0.00    0.02        0        0        0     71
  10    0     0.00   0.31   0.00    0.31     195     4399      0.95    0.07    0.00    0.02      112        0        0     70
  11    0     0.00   0.35   0.00    0.31     122       16 K    0.99    0.26    0.00    0.01     2968        0        0     71
  12    0     0.00   0.41   0.00    0.31    1991       18 K    0.88    0.11    0.00    0.02      392        0        0     72
  13    0     0.00   0.40   0.00    0.31      80     2057      0.96    0.09    0.00    0.02       56        0        0     70
  14    0     0.00   0.43   0.00    0.31      64     1363      0.95    0.10    0.00    0.01       56        0        0     68
  15    0     0.00   0.35   0.00    0.31      58     1853      0.96    0.10    0.00    0.01        0        0        0     70
  16    0     0.00   0.46   0.00    0.31      94     2773      0.96    0.07    0.00    0.02        0        0        0     67
  17    0     0.00   0.36   0.00    0.31      72     1859      0.96    0.09    0.00    0.02       56        0        0     67
  18    0     0.00   0.37   0.00    0.31      71     2146      0.96    0.09    0.00    0.02       56        0        0     69
  19    0     0.00   0.36   0.00    0.31      60     1976      0.96    0.10    0.00    0.01        0        0        0     72
  20    0     0.00   0.47   0.00    0.31     167     2687      0.93    0.08    0.00    0.02       56        0        0     71
  21    0     0.00   0.31   0.00    0.31     162     3919      0.96    0.09    0.00    0.02      224        0        0     71
  22    0     0.00   0.34   0.00    0.31      60     1922      0.96    0.10    0.00    0.02       56        0        1     70
  23    0     0.00   0.29   0.00    0.31      51      827      0.93    0.15    0.00    0.01      168        0        0     69
  24    0     0.00   0.36   0.00    0.31      60     1452      0.95    0.11    0.00    0.01      112        0        0     70
  25    0     0.00   0.39   0.00    0.31      68     1718      0.96    0.10    0.00    0.02        0        0        0     71
  26    0     0.00   0.21   0.00    0.31    1889       19 K    0.89    0.16    0.00    0.01      672        0        0     71
  27    0     0.00   0.47   0.00    0.31      79     2444      0.96    0.18    0.00    0.01    24136        0        0     71
  28    1     0.02   0.02   1.31    1.31     174 K    222 K    0.29    0.58    0.00    0.00     1456      167      642     54
  29    1     0.02   0.02   1.31    1.31     174 K    223 K    0.30    0.58    0.00    0.00     1960      220      646     53
  30    1     0.02   0.02   1.31    1.31     174 K    225 K    0.30    0.58    0.00    0.00     1512      204      648     53
  31    1     0.02   0.02   1.31    1.31     173 K    225 K    0.31    0.59    0.00    0.00     1288      170      644     52
  32    1     0.02   0.02   1.31    1.31     173 K    225 K    0.30    0.58    0.00    0.00     1680      206      644     50
  33    1     0.02   0.02   1.31    1.31     174 K    225 K    0.30    0.58    0.00    0.00     1568      265      649     50
  34    1     0.02   0.02   1.31    1.31     172 K    224 K    0.31    0.58    0.00    0.00     1288      154      642     52
  35    1     0.02   0.02   1.31    1.31     173 K    223 K    0.30    0.58    0.00    0.00     1568      194      644     49
  36    1     0.02   0.02   1.31    1.31     182 K    233 K    0.30    0.58    0.00    0.00     1624      267      646     51
  37    1     0.02   0.02   1.31    1.31     174 K    224 K    0.30    0.58    0.00    0.00     1288      235      648     50
  38    1     0.02   0.02   1.31    1.31     174 K    223 K    0.30    0.58    0.00    0.00     1456      236      644     51
  39    1     0.02   0.02   1.31    1.31     172 K    222 K    0.30    0.58    0.00    0.00     1400      188      645     52
  40    1     0.02   0.02   1.31    1.31     175 K    224 K    0.29    0.59    0.00    0.00     1568      248      648     52
  41    1     0.02   0.02   1.31    1.31     173 K    222 K    0.30    0.58    0.00    0.00     1680      210      643     54
  42    1     0.02   0.02   1.31    1.31     173 K    223 K    0.30    0.58    0.00    0.00     1624      254      644     51
  43    1     0.02   0.02   1.31    1.31     173 K    223 K    0.30    0.58    0.00    0.00     1288      270      641     51
  44    1     0.02   0.02   1.31    1.31     173 K    221 K    0.30    0.58    0.00    0.00     1120      308      645     53
  45    1     0.02   0.02   1.31    1.31     173 K    224 K    0.30    0.58    0.00    0.00     2128      332      652     51
  46    1     0.02   0.02   1.31    1.31     174 K    223 K    0.30    0.58    0.00    0.00     1512      274      654     52
  47    1     0.02   0.02   1.31    1.31     173 K    223 K    0.30    0.58    0.00    0.00     1176      350      649     49
  48    1     0.02   0.02   1.31    1.31     174 K    224 K    0.30    0.58    0.00    0.00     1064      273      651     51
  49    1     0.02   0.02   1.31    1.31     173 K    223 K    0.30    0.58    0.00    0.00     1624      271      650     52
  50    1     0.02   0.01   1.31    1.31     157 K    203 K    0.31    0.44    0.00    0.00     1064      239      604     51
  51    1     0.02   0.02   1.31    1.31     175 K    223 K    0.29    0.58    0.00    0.00     1568      315      647     52
  52    1     0.02   0.02   1.31    1.31     174 K    225 K    0.30    0.59    0.00    0.00     1624      365      651     52
  53    1     0.02   0.02   1.31    1.31     174 K    223 K    0.30    0.58    0.00    0.00     1736      331      650     51
  54    1     0.02   0.02   1.31    1.31     172 K    223 K    0.30    0.58    0.00    0.00     1120      203      647     52
  55    1     0.02   0.02   1.31    1.31     181 K    236 K    0.29    0.58    0.00    0.00     1456      282      642     52
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.39   0.00    0.31      17 K    231 K    0.92    0.14    0.00    0.01    31752        1        2     65
 SKT    1     0.02   0.02   1.31    1.31    4871 K   6267 K    0.30    0.58    0.00    0.00    41440     7031    18060     49
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.01   0.02   0.65    1.31    4888 K   6499 K    0.32    0.57    0.00    0.00     N/A     N/A     N/A      N/A

 Instructions retired: 1496 M ; Active cycles:   95 G ; Time (TSC): 2595 Mticks ; C0 (active,non-halted) core residency: 50.12 %

 C1 core residency: 0.05 %; C3 core residency: 0.00 %; C6 core residency: 49.84 %; C7 core residency: 0.00 %;
 C0 package residency: 100.00 %; C2 package residency: 0.00 %; C6 package residency: 0.00 %;
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Core    C-state distribution│00000000000000000000000000000000000000006666666666666666666666666666666666666666│
                             └────────────────────────────────────────────────────────────────────────────────┘
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Package C-state distribution│00000000000000000000000000000000000000000000000000000000000000000000000000000000│
                             └────────────────────────────────────────────────────────────────────────────────┘

 PHYSICAL CORE IPC                 : 0.02 => corresponds to 0.31 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.01 => corresponds to 0.21 % core utilization over time interval
 Pipeline stalls: Frontend bound: 24 %, bad Speculation: 25 %, Backend bound: 24 %, Retiring: 25 %
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Pipeline stall distribution │FFFFFFFFFFFFFFFFFFFFSSSSSSSSSSSSSSSSSSSSBBBBBBBBBBBBBBBBBBBBRRRRRRRRRRRRRRRRRRRR│
                             └────────────────────────────────────────────────────────────────────────────────┘

 SMI count: 0

Intel(r) UPI data traffic estimation in bytes (data traffic coming to CPU/socket through UPI links):

               UPI0     UPI1     UPI2    |  UPI0   UPI1   UPI2  
---------------------------------------------------------------------------------------------------------------
 SKT    0     1801 K   1929 K   1882 K   |    0%     0%     0%   
 SKT    1     6310 M   6310 M   6310 M   |   25%    25%    25%   
---------------------------------------------------------------------------------------------------------------
Total UPI incoming data traffic:   18 G     UPI data traffic/Memory controller traffic: 0.71

Intel(r) UPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through UPI links):

               UPI0     UPI1     UPI2    |  UPI0   UPI1   UPI2  
---------------------------------------------------------------------------------------------------------------
 SKT    0     9718 M   9733 M   9886 M   |   38%    38%    39%   
 SKT    1     5321 M   4802 M   4797 M   |   21%    19%    19%   
---------------------------------------------------------------------------------------------------------------
Total UPI outgoing data and non-data traffic:   44 G
MEM (GB)->|  READ |  WRITE | LOCAL | PMM RD | PMM WR | CPU energy | DIMM energy | LLCRDMISSLAT (ns) UncFREQ (Ghz)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.03     0.01    0 %     18.90      0.00      87.08      50.69         150.36 2.10
 SKT   1     0.70     7.16   99 %      0.00      0.00     196.84      33.77         1433.08 2.20
---------------------------------------------------------------------------------------------------------------
       *     0.74     7.17   29 %     18.90      0.00     283.91      84.45         1466.26 2.15

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
 LOCAL : ratio of local memory requests to memory controller in %
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 PMM RD : bytes read from PMM memory (in GBytes)
 PMM WR : bytes written to PMM memory (in GBytes)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.51   0.01    0.31    2558       50 K    0.95    0.13    0.00    0.01     1680        0        1     69
   1    0     0.00   0.47   0.00    0.31     255     3917      0.93    0.14    0.00    0.02      448        0        0     70
   2    0     0.00   0.57   0.00    0.31      97     3313      0.97    0.07    0.00    0.02      112        0        0     69
   3    0     0.00   0.46   0.00    0.31      60     2196      0.97    0.09    0.00    0.02       56        0        0     70
   4    0     0.00   0.54   0.00    0.31      76     2948      0.97    0.08    0.00    0.02      112        0        0     67
   5    0     0.00   0.63   0.00    0.31     133     3857      0.96    0.07    0.00    0.02        0        0        0     69
   6    0     0.00   0.39   0.00    0.31    6001       48 K    0.87    0.17    0.00    0.01      168        0        0     66
   7    0     0.00   0.29   0.00    0.31    3251       24 K    0.85    0.14    0.00    0.01       56        0        5     69
   8    0     0.00   0.51   0.00    0.31      75     2501      0.97    0.07    0.00    0.02      168        0        0     70
   9    0     0.00   0.54   0.00    0.31      77     2705      0.97    0.07    0.00    0.02        0        0        0     72
  10    0     0.00   0.52   0.00    0.31      81     3013      0.97    0.06    0.00    0.02      112        0        0     68
  11    0     0.00   0.35   0.00    0.31     203       15 K    0.99    0.26    0.00    0.01     2968        0        0     71
  12    0     0.00   0.42   0.00    0.31    1946       18 K    0.88    0.11    0.00    0.02      336        0        0     72
  13    0     0.00   0.52   0.00    0.31      76     2580      0.97    0.08    0.00    0.02        0        0        0     70
  14    0     0.00   0.42   0.00    0.31      69     1844      0.96    0.10    0.00    0.01       56        0        0     67
  15    0     0.00   0.43   0.00    0.31      60     1637      0.96    0.09    0.00    0.02       56        0        0     70
  16    0     0.00   0.44   0.00    0.31      64     1928      0.96    0.08    0.00    0.02        0        0        0     67
  17    0     0.00   0.45   0.00    0.31     144     1844      0.91    0.09    0.00    0.02       56        0        0     67
  18    0     0.00   0.44   0.00    0.31      69     1953      0.96    0.08    0.00    0.02       56        0        0     69
  19    0     0.00   0.35   0.00    0.31      59     1012      0.93    0.12    0.00    0.01       56        0        0     72
  20    0     0.00   1.29   0.00    0.31    1801     7090      0.72    0.58    0.00    0.00      504        0        0     71
  21    0     0.00   0.52   0.00    0.31      81     2560      0.97    0.07    0.00    0.02      224        0        0     71
  22    0     0.00   0.34   0.00    0.31      52      978      0.94    0.13    0.00    0.01       56        0        0     70
  23    0     0.00   0.48   0.00    0.31     158     1947      0.91    0.08    0.00    0.02      168        0        0     69
  24    0     0.00   0.43   0.00    0.31      57     1627      0.96    0.10    0.00    0.02      112        0        0     70
  25    0     0.00   0.45   0.00    0.31      68     1830      0.96    0.09    0.00    0.02        0        0        0     70
  26    0     0.00   0.20   0.00    0.31    1559       17 K    0.90    0.17    0.00    0.01      672        0        0     71
  27    0     0.00   0.41   0.00    0.31    1411     8458      0.83    0.10    0.00    0.01    24136        0        0     71
  28    1     0.02   0.02   1.31    1.31     173 K    220 K    0.29    0.58    0.00    0.00     1512      181      642     54
  29    1     0.02   0.02   1.31    1.31     172 K    220 K    0.30    0.59    0.00    0.00     1624      236      649     52
  30    1     0.02   0.02   1.31    1.31     174 K    222 K    0.30    0.58    0.00    0.00     1064      202      648     53
  31    1     0.02   0.02   1.31    1.31     174 K    224 K    0.30    0.59    0.00    0.00     1176      176      647     53
  32    1     0.02   0.02   1.31    1.31     173 K    223 K    0.30    0.58    0.00    0.00     1568      198      649     50
  33    1     0.02   0.02   1.31    1.31     174 K    223 K    0.30    0.58    0.00    0.00     1736      244      650     50
  34    1     0.02   0.02   1.31    1.31     172 K    222 K    0.30    0.59    0.00    0.00     1176      167      644     52
  35    1     0.02   0.02   1.31    1.31     172 K    220 K    0.30    0.59    0.00    0.00     1456      194      645     50
  36    1     0.02   0.02   1.31    1.31     177 K    226 K    0.29    0.59    0.00    0.00     1624      277      647     51
  37    1     0.02   0.02   1.31    1.31     173 K    222 K    0.30    0.59    0.00    0.00     1456      232      650     51
  38    1     0.02   0.02   1.31    1.31     173 K    221 K    0.29    0.58    0.00    0.00     1568      223      644     51
  39    1     0.02   0.02   1.31    1.31     173 K    220 K    0.29    0.59    0.00    0.00     1288      183      645     52
  40    1     0.02   0.02   1.31    1.31     175 K    222 K    0.29    0.59    0.00    0.00     1344      244      650     52
  41    1     0.02   0.02   1.31    1.31     173 K    220 K    0.29    0.58    0.00    0.00     1400      245      643     53
  42    1     0.02   0.02   1.31    1.31     173 K    221 K    0.30    0.58    0.00    0.00     1512      270      645     50
  43    1     0.02   0.02   1.31    1.31     173 K    220 K    0.29    0.59    0.00    0.00     1568      229      644     51
  44    1     0.02   0.02   1.31    1.31     172 K    219 K    0.29    0.58    0.00    0.00     1120      314      647     52
  45    1     0.02   0.02   1.31    1.31     174 K    222 K    0.30    0.59    0.00    0.00     1568      330      653     50
  46    1     0.02   0.02   1.31    1.31     174 K    222 K    0.29    0.58    0.00    0.00     1176      272      664     53
  47    1     0.02   0.02   1.31    1.31     172 K    220 K    0.29    0.59    0.00    0.00     1568      305      650     49
  48    1     0.02   0.02   1.31    1.31     174 K    221 K    0.29    0.58    0.00    0.00     1456      274      653     50
  49    1     0.02   0.02   1.31    1.31     173 K    221 K    0.30    0.58    0.00    0.00     1288      248      650     52
  50    1     0.02   0.01   1.31    1.31     157 K    200 K    0.30    0.44    0.00    0.00     1120      253      604     52
  51    1     0.02   0.02   1.31    1.31     174 K    221 K    0.29    0.58    0.00    0.00     1512      333      647     51
  52    1     0.02   0.02   1.31    1.31     174 K    223 K    0.30    0.59    0.00    0.00     1568      319      652     52
  53    1     0.02   0.02   1.31    1.31     172 K    220 K    0.30    0.58    0.00    0.00     1624      328      648     51
  54    1     0.02   0.02   1.31    1.31     171 K    221 K    0.30    0.58    0.00    0.00     1400      204      648     52
  55    1     0.02   0.02   1.31    1.31     188 K    242 K    0.28    0.58    0.00    0.00     1064      278      640     52
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.46   0.00    0.31      20 K    237 K    0.91    0.17    0.00    0.01    32368        0        6     65
 SKT    1     0.02   0.02   1.31    1.31    4860 K   6212 K    0.30    0.58    0.00    0.00    39536     6959    18098     49
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.01   0.02   0.65    1.31    4881 K   6449 K    0.31    0.57    0.00    0.00     N/A     N/A     N/A      N/A

 Instructions retired: 1500 M ; Active cycles:   95 G ; Time (TSC): 2595 Mticks ; C0 (active,non-halted) core residency: 50.12 %

 C1 core residency: 0.05 %; C3 core residency: 0.00 %; C6 core residency: 49.82 %; C7 core residency: 0.00 %;
 C0 package residency: 100.00 %; C2 package residency: 0.00 %; C6 package residency: 0.00 %;
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Core    C-state distribution│00000000000000000000000000000000000000006666666666666666666666666666666666666666│
                             └────────────────────────────────────────────────────────────────────────────────┘
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Package C-state distribution│00000000000000000000000000000000000000000000000000000000000000000000000000000000│
                             └────────────────────────────────────────────────────────────────────────────────┘

 PHYSICAL CORE IPC                 : 0.02 => corresponds to 0.32 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.01 => corresponds to 0.21 % core utilization over time interval
 Pipeline stalls: Frontend bound: 24 %, bad Speculation: 25 %, Backend bound: 24 %, Retiring: 25 %
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Pipeline stall distribution │FFFFFFFFFFFFFFFFFFFFSSSSSSSSSSSSSSSSSSSSBBBBBBBBBBBBBBBBBBBBRRRRRRRRRRRRRRRRRRRR│
                             └────────────────────────────────────────────────────────────────────────────────┘

 SMI count: 0

Intel(r) UPI data traffic estimation in bytes (data traffic coming to CPU/socket through UPI links):

               UPI0     UPI1     UPI2    |  UPI0   UPI1   UPI2  
---------------------------------------------------------------------------------------------------------------
 SKT    0     2116 K   2198 K   2106 K   |    0%     0%     0%   
 SKT    1     6320 M   6320 M   6320 M   |   25%    25%    25%   
---------------------------------------------------------------------------------------------------------------
Total UPI incoming data traffic:   18 G     UPI data traffic/Memory controller traffic: 0.70

Intel(r) UPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through UPI links):

               UPI0     UPI1     UPI2    |  UPI0   UPI1   UPI2  
---------------------------------------------------------------------------------------------------------------
 SKT    0     9734 M   9750 M   9902 M   |   38%    38%    39%   
 SKT    1     5332 M   4812 M   4808 M   |   21%    19%    19%   
---------------------------------------------------------------------------------------------------------------
Total UPI outgoing data and non-data traffic:   44 G
MEM (GB)->|  READ |  WRITE | LOCAL | PMM RD | PMM WR | CPU energy | DIMM energy | LLCRDMISSLAT (ns) UncFREQ (Ghz)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.03     0.01    0 %     18.94      0.00      87.06      50.73         147.64 2.10
 SKT   1     0.71     7.23   99 %      0.00      0.00     197.10      33.81         1429.46 2.20
---------------------------------------------------------------------------------------------------------------
       *     0.74     7.24   29 %     18.94      0.00     284.15      84.54         1462.51 2.15

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
 LOCAL : ratio of local memory requests to memory controller in %
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 PMM RD : bytes read from PMM memory (in GBytes)
 PMM WR : bytes written to PMM memory (in GBytes)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.51   0.01    0.31    3393       54 K    0.93    0.13    0.00    0.01     1680        0        0     70
   1    0     0.00   0.45   0.00    0.31     210     3067      0.92    0.08    0.00    0.02      336        0        0     70
   2    0     0.00   0.58   0.00    0.31      78     3599      0.98    0.06    0.00    0.02      112        0        0     69
   3    0     0.00   0.54   0.00    0.31      67     2798      0.97    0.07    0.00    0.02       56        0        0     70
   4    0     0.00   0.50   0.00    0.31      68     2497      0.97    0.09    0.00    0.02      112        0        0     67
   5    0     0.00   0.60   0.00    0.31      79     3540      0.98    0.07    0.00    0.02        0        0        0     69
   6    0     0.00   0.39   0.00    0.31    6231       49 K    0.87    0.17    0.00    0.01      168        0        0     66
   7    0     0.00   0.28   0.00    0.31    2795       21 K    0.85    0.14    0.00    0.01      112        0        5     68
   8    0     0.00   0.46   0.00    0.31     107     2970      0.96    0.07    0.00    0.02      224        0        0     71
   9    0     0.00   0.41   0.00    0.31      69     2735      0.97    0.07    0.00    0.02       56        0        0     72
  10    0     0.00   0.24   0.00    0.31      66     2203      0.97    0.09    0.00    0.01      112        0        0     68
  11    0     0.00   0.34   0.00    0.31     147       16 K    0.99    0.26    0.00    0.01     2968        0        0     71
  12    0     0.00   0.41   0.00    0.31    2057       17 K    0.86    0.11    0.00    0.02      336        0        0     71
  13    0     0.00   0.45   0.00    0.31      75     1926      0.95    0.08    0.00    0.02        0        0        0     69
  14    0     0.00   0.44   0.00    0.31      69     1936      0.96    0.09    0.00    0.02       56        0        0     67
  15    0     0.00   0.43   0.00    0.31      65     1709      0.96    0.09    0.00    0.02        0        0        0     70
  16    0     0.00   0.45   0.00    0.31      68     1957      0.96    0.08    0.00    0.02        0        0        0     67
  17    0     0.00   0.42   0.00    0.31     156     1677      0.89    0.10    0.00    0.02       56        0        0     67
  18    0     0.00   0.34   0.00    0.31      62     1495      0.96    0.10    0.00    0.01       56        0        0     70
  19    0     0.00   0.29   0.00    0.31      50      766      0.93    0.14    0.00    0.01       56        0        0     72
  20    0     0.00   0.39   0.00    0.31     189     2125      0.90    0.08    0.00    0.02      560        0        0     71
  21    0     0.00   0.39   0.00    0.31      64     2113      0.97    0.08    0.00    0.02      224        0        0     71
  22    0     0.00   0.41   0.00    0.31      66     1806      0.96    0.08    0.00    0.02       56        0        1     70
  23    0     0.00   0.36   0.00    0.31      64     1413      0.95    0.10    0.00    0.01      112        0        0     69
  24    0     0.00   0.46   0.00    0.31      68     1940      0.96    0.08    0.00    0.02      112        0        0     70
  25    0     0.00   0.45   0.00    0.31      71     1935      0.96    0.09    0.00    0.02        0        0        0     70
  26    0     0.00   0.19   0.00    0.31    1864       20 K    0.90    0.16    0.00    0.01      616        0        1     71
  27    0     0.00   0.51   0.00    0.31     153     2504      0.93    0.17    0.00    0.01    24136        0        0     71
  28    1     0.02   0.02   1.31    1.31     173 K    222 K    0.29    0.58    0.00    0.00     1512      156      642     54
  29    1     0.02   0.02   1.31    1.31     172 K    220 K    0.30    0.59    0.00    0.00     2184      242      645     52
  30    1     0.02   0.02   1.31    1.31     174 K    224 K    0.30    0.58    0.00    0.00     1512      200      647     53
  31    1     0.02   0.02   1.31    1.31     173 K    223 K    0.30    0.59    0.00    0.00     1344      161      644     53
  32    1     0.02   0.02   1.31    1.31     172 K    222 K    0.30    0.58    0.00    0.00     1568      229      646     50
  33    1     0.02   0.02   1.31    1.31     175 K    225 K    0.30    0.58    0.00    0.00     1400      278      649     50
  34    1     0.02   0.02   1.31    1.31     171 K    222 K    0.31    0.59    0.00    0.00     1120      178      643     52
  35    1     0.02   0.02   1.31    1.31     171 K    220 K    0.30    0.59    0.00    0.00     1288      171      644     50
  36    1     0.02   0.02   1.31    1.31     173 K    223 K    0.30    0.58    0.00    0.00     1512      267      646     51
  37    1     0.02   0.02   1.31    1.31     172 K    221 K    0.30    0.59    0.00    0.00     1736      232      648     50
  38    1     0.02   0.02   1.31    1.31     173 K    220 K    0.29    0.58    0.00    0.00     1792      222      643     51
  39    1     0.02   0.02   1.31    1.31     172 K    220 K    0.30    0.58    0.00    0.00     1456      188      645     51
  40    1     0.02   0.02   1.31    1.31     174 K    221 K    0.29    0.59    0.00    0.00     1232      246      646     52
  41    1     0.02   0.02   1.31    1.31     172 K    221 K    0.29    0.58    0.00    0.00     1232      237      643     54
  42    1     0.02   0.02   1.31    1.31     173 K    221 K    0.30    0.58    0.00    0.00     1288      294      644     50
  43    1     0.02   0.02   1.31    1.31     172 K    221 K    0.30    0.59    0.00    0.00     1792      261      643     51
  44    1     0.02   0.02   1.31    1.31     171 K    219 K    0.30    0.58    0.00    0.00     1232      300      644     52
  45    1     0.02   0.02   1.31    1.31     173 K    223 K    0.30    0.58    0.00    0.00     1848      334      651     51
  46    1     0.02   0.02   1.31    1.31     173 K    221 K    0.30    0.58    0.00    0.00     1624      266      662     53
  47    1     0.02   0.02   1.31    1.31     172 K    220 K    0.30    0.58    0.00    0.00     1792      322      650     49
  48    1     0.03   0.02   1.31    1.31     177 K    229 K    0.30    0.60    0.00    0.00     1680      263      649     51
  49    1     0.02   0.02   1.31    1.31     172 K    221 K    0.30    0.58    0.00    0.00     1120      250      651     52
  50    1     0.02   0.01   1.31    1.31     156 K    201 K    0.31    0.44    0.00    0.00     1456      231      602     52
  51    1     0.02   0.02   1.31    1.31     173 K    221 K    0.29    0.59    0.00    0.00     1848      344      648     52
  52    1     0.02   0.02   1.31    1.31     173 K    222 K    0.30    0.59    0.00    0.00     1568      340      649     51
  53    1     0.02   0.02   1.31    1.31     174 K    223 K    0.30    0.58    0.00    0.00     1680      322      648     51
  54    1     0.02   0.02   1.31    1.31     173 K    223 K    0.30    0.58    0.00    0.00     1288      214      646     52
  55    1     0.02   0.02   1.31    1.31     179 K    233 K    0.29    0.58    0.00    0.00     1624      317      640     52
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.38   0.00    0.31      18 K    228 K    0.91    0.14    0.00    0.01    32312        0        7     65
 SKT    1     0.02   0.02   1.31    1.31    4843 K   6216 K    0.30    0.58    0.00    0.00    42728     7065    18058     49
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.01   0.02   0.65    1.31    4861 K   6444 K    0.32    0.57    0.00    0.00     N/A     N/A     N/A      N/A

 Instructions retired: 1506 M ; Active cycles:   94 G ; Time (TSC): 2593 Mticks ; C0 (active,non-halted) core residency: 50.12 %

 C1 core residency: 0.04 %; C3 core residency: 0.00 %; C6 core residency: 49.84 %; C7 core residency: 0.00 %;
 C0 package residency: 100.00 %; C2 package residency: 0.00 %; C6 package residency: 0.00 %;
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Core    C-state distribution│00000000000000000000000000000000000000006666666666666666666666666666666666666666│
                             └────────────────────────────────────────────────────────────────────────────────┘
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Package C-state distribution│00000000000000000000000000000000000000000000000000000000000000000000000000000000│
                             └────────────────────────────────────────────────────────────────────────────────┘

 PHYSICAL CORE IPC                 : 0.02 => corresponds to 0.32 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.01 => corresponds to 0.21 % core utilization over time interval
 Pipeline stalls: Frontend bound: 25 %, bad Speculation: 24 %, Backend bound: 25 %, Retiring: 24 %
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Pipeline stall distribution │FFFFFFFFFFFFFFFFFFFFSSSSSSSSSSSSSSSSSSSSBBBBBBBBBBBBBBBBBBBBRRRRRRRRRRRRRRRRRRRR│
                             └────────────────────────────────────────────────────────────────────────────────┘

 SMI count: 0

Intel(r) UPI data traffic estimation in bytes (data traffic coming to CPU/socket through UPI links):

               UPI0     UPI1     UPI2    |  UPI0   UPI1   UPI2  
---------------------------------------------------------------------------------------------------------------
 SKT    0     1976 K   2069 K   1902 K   |    0%     0%     0%   
 SKT    1     6306 M   6307 M   6306 M   |   25%    25%    25%   
---------------------------------------------------------------------------------------------------------------
Total UPI incoming data traffic:   18 G     UPI data traffic/Memory controller traffic: 0.71

Intel(r) UPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through UPI links):

               UPI0     UPI1     UPI2    |  UPI0   UPI1   UPI2  
---------------------------------------------------------------------------------------------------------------
 SKT    0     9710 M   9725 M   9877 M   |   38%    38%    39%   
 SKT    1     5315 M   4796 M   4791 M   |   21%    19%    19%   
---------------------------------------------------------------------------------------------------------------
Total UPI outgoing data and non-data traffic:   44 G
MEM (GB)->|  READ |  WRITE | LOCAL | PMM RD | PMM WR | CPU energy | DIMM energy | LLCRDMISSLAT (ns) UncFREQ (Ghz)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.03     0.01    0 %     18.89      0.00      86.77      50.62         148.53 2.10
 SKT   1     0.70     7.11   99 %      0.00      0.00     196.71      33.71         1431.84 2.20
---------------------------------------------------------------------------------------------------------------
       *     0.73     7.12   29 %     18.89      0.00     283.48      84.33         1464.97 2.15

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
 LOCAL : ratio of local memory requests to memory controller in %
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 PMM RD : bytes read from PMM memory (in GBytes)
 PMM WR : bytes written to PMM memory (in GBytes)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.53   0.00    0.31    3332       52 K    0.93    0.13    0.00    0.01     1736        0        0     70
   1    0     0.00   0.52   0.00    0.31     188     2711      0.92    0.08    0.00    0.02      392        0        0     70
   2    0     0.00   0.54   0.00    0.31      90     3389      0.97    0.07    0.00    0.02      112        0        0     69
   3    0     0.00   0.50   0.00    0.31      62     2521      0.97    0.08    0.00    0.02       56        0        0     69
   4    0     0.00   0.50   0.00    0.31      68     2493      0.97    0.09    0.00    0.02      112        0        0     67
   5    0     0.00   0.51   0.00    0.31      98     2575      0.96    0.09    0.00    0.02        0        0        0     69
   6    0     0.00   0.39   0.00    0.31    5936       48 K    0.88    0.17    0.00    0.01      168        0        0     65
   7    0     0.00   0.29   0.00    0.31    1836       17 K    0.88    0.13    0.00    0.01      112        0        3     69
   8    0     0.00   0.47   0.00    0.31     173     3133      0.93    0.07    0.00    0.02      224        0        0     71
   9    0     0.00   0.45   0.00    0.31     174     2337      0.92    0.08    0.00    0.02       56        0        0     71
  10    0     0.00   0.37   0.00    0.31      62     1758      0.96    0.09    0.00    0.01      112        0        0     69
  11    0     0.00   0.35   0.00    0.31     217       16 K    0.99    0.26    0.00    0.01     2968        0        0     71
  12    0     0.00   0.41   0.00    0.31    2252       17 K    0.86    0.11    0.00    0.02      336        0        0     71
  13    0     0.00   0.52   0.00    0.31      83     2601      0.96    0.07    0.00    0.02        0        0        0     70
  14    0     0.00   0.45   0.00    0.31      66     2255      0.96    0.08    0.00    0.02       56        0        0     67
  15    0     0.00   0.35   0.00    0.31      47     1366      0.96    0.09    0.00    0.01       56        0        0     70
  16    0     0.00   0.44   0.00    0.31      73     1962      0.96    0.08    0.00    0.02        0        0        0     67
  17    0     0.00   0.42   0.00    0.31      67     1648      0.95    0.10    0.00    0.02       56        0        0     67
  18    0     0.00   0.38   0.00    0.31      59     1325      0.95    0.09    0.00    0.01       56        0        0     69
  19    0     0.00   0.42   0.00    0.31      58     1748      0.96    0.08    0.00    0.02       56        0        0     72
  20    0     0.00   0.43   0.00    0.31      51     1668      0.96    0.09    0.00    0.02      504        0        0     70
  21    0     0.00   0.43   0.00    0.31      59     1720      0.96    0.09    0.00    0.02      224        0        0     71
  22    0     0.00   0.44   0.00    0.31      66     2045      0.96    0.08    0.00    0.02       56        0        0     70
  23    0     0.00   0.43   0.00    0.31      62     2080      0.97    0.08    0.00    0.02      112        0        0     69
  24    0     0.00   0.38   0.00    0.31      47     1225      0.96    0.11    0.00    0.01      112        0        0     70
  25    0     0.00   0.46   0.00    0.31      67     1927      0.96    0.09    0.00    0.02        0        0        0     71
  26    0     0.00   0.19   0.00    0.31    1720       17 K    0.89    0.16    0.00    0.01      616        0        0     70
  27    0     0.00   0.55   0.00    0.31      69     2440      0.97    0.17    0.00    0.01    24136        0        0     71
  28    1     0.02   0.02   1.31    1.31     172 K    219 K    0.29    0.58    0.00    0.00     1680      161      642     54
  29    1     0.02   0.02   1.31    1.31     173 K    220 K    0.30    0.59    0.00    0.00     1680      243      655     52
  30    1     0.02   0.02   1.31    1.31     172 K    222 K    0.30    0.58    0.00    0.00     1568      214      646     52
  31    1     0.02   0.02   1.31    1.31     172 K    222 K    0.30    0.59    0.00    0.00     1288      183      645     52
  32    1     0.02   0.02   1.31    1.31     172 K    223 K    0.30    0.58    0.00    0.00     1400      166      648     49
  33    1     0.02   0.02   1.31    1.31     173 K    222 K    0.30    0.58    0.00    0.00     1680      253      649     50
  34    1     0.02   0.02   1.31    1.31     171 K    221 K    0.30    0.59    0.00    0.00      896      149      644     53
  35    1     0.02   0.02   1.31    1.31     172 K    220 K    0.30    0.59    0.00    0.00     1512      186      644     49
  36    1     0.02   0.02   1.31    1.31     174 K    223 K    0.30    0.58    0.00    0.00     1848      243      647     51
  37    1     0.02   0.02   1.31    1.31     172 K    222 K    0.30    0.59    0.00    0.00     1344      213      648     50
  38    1     0.02   0.02   1.31    1.31     172 K    220 K    0.30    0.58    0.00    0.00     1176      209      644     52
  39    1     0.02   0.02   1.31    1.31     171 K    220 K    0.30    0.59    0.00    0.00     1512      188      644     52
  40    1     0.02   0.02   1.31    1.31     174 K    222 K    0.29    0.59    0.00    0.00     1568      250      649     52
  41    1     0.02   0.02   1.31    1.31     172 K    220 K    0.30    0.58    0.00    0.00     1344      219      642     54
  42    1     0.02   0.02   1.31    1.31     172 K    221 K    0.30    0.58    0.00    0.00     1736      240      645     50
  43    1     0.02   0.02   1.31    1.31     172 K    220 K    0.30    0.59    0.00    0.00     1568      242      643     51
  44    1     0.02   0.02   1.31    1.31     171 K    219 K    0.30    0.58    0.00    0.00     1232      327      646     52
  45    1     0.02   0.02   1.31    1.31     173 K    221 K    0.30    0.59    0.00    0.00     1848      310      650     50
  46    1     0.02   0.02   1.31    1.31     172 K    221 K    0.30    0.58    0.00    0.00     1344      312      662     53
  47    1     0.02   0.02   1.31    1.31     172 K    220 K    0.30    0.58    0.00    0.00     1624      336      649     49
  48    1     0.02   0.02   1.31    1.31     173 K    221 K    0.30    0.58    0.00    0.00     1344      285      650     51
  49    1     0.02   0.02   1.31    1.31     172 K    220 K    0.30    0.59    0.00    0.00     1456      237      650     52
  50    1     0.02   0.01   1.31    1.31     156 K    201 K    0.31    0.44    0.00    0.00      952      226      605     51
  51    1     0.02   0.02   1.31    1.31     173 K    221 K    0.29    0.59    0.00    0.00     1624      334      648     51
  52    1     0.02   0.02   1.31    1.31     172 K    222 K    0.30    0.59    0.00    0.00     1960      322      649     52
  53    1     0.02   0.02   1.31    1.31     171 K    220 K    0.30    0.59    0.00    0.00     1680      311      648     51
  54    1     0.02   0.02   1.31    1.31     171 K    220 K    0.30    0.58    0.00    0.00      952      243      647     53
  55    1     0.02   0.02   1.31    1.31     179 K    233 K    0.29    0.58    0.00    0.00     1512      305      642     52
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.40   0.00    0.31      17 K    217 K    0.91    0.14    0.00    0.01    32424        0        3     65
 SKT    1     0.02   0.02   1.31    1.31    4823 K   6188 K    0.30    0.58    0.00    0.00    41328     6907    18081     49
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.01   0.02   0.65    1.31    4840 K   6406 K    0.32    0.57    0.00    0.00     N/A     N/A     N/A      N/A

 Instructions retired: 1488 M ; Active cycles:   95 G ; Time (TSC): 2595 Mticks ; C0 (active,non-halted) core residency: 50.11 %

 C1 core residency: 0.05 %; C3 core residency: 0.00 %; C6 core residency: 49.85 %; C7 core residency: 0.00 %;
 C0 package residency: 100.00 %; C2 package residency: 0.00 %; C6 package residency: 0.00 %;
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Core    C-state distribution│00000000000000000000000000000000000000006666666666666666666666666666666666666666│
                             └────────────────────────────────────────────────────────────────────────────────┘
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Package C-state distribution│00000000000000000000000000000000000000000000000000000000000000000000000000000000│
                             └────────────────────────────────────────────────────────────────────────────────┘

 PHYSICAL CORE IPC                 : 0.02 => corresponds to 0.31 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.01 => corresponds to 0.20 % core utilization over time interval
 Pipeline stalls: Frontend bound: 24 %, bad Speculation: 25 %, Backend bound: 24 %, Retiring: 24 %
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Pipeline stall distribution │FFFFFFFFFFFFFFFFFFFFSSSSSSSSSSSSSSSSSSSSBBBBBBBBBBBBBBBBBBBBRRRRRRRRRRRRRRRRRRRR│
                             └────────────────────────────────────────────────────────────────────────────────┘

 SMI count: 0

Intel(r) UPI data traffic estimation in bytes (data traffic coming to CPU/socket through UPI links):

               UPI0     UPI1     UPI2    |  UPI0   UPI1   UPI2  
---------------------------------------------------------------------------------------------------------------
 SKT    0     1771 K   1830 K   1781 K   |    0%     0%     0%   
 SKT    1     6313 M   6313 M   6313 M   |   25%    25%    25%   
---------------------------------------------------------------------------------------------------------------
Total UPI incoming data traffic:   18 G     UPI data traffic/Memory controller traffic: 0.71

Intel(r) UPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through UPI links):

               UPI0     UPI1     UPI2    |  UPI0   UPI1   UPI2  
---------------------------------------------------------------------------------------------------------------
 SKT    0     9719 M   9733 M   9886 M   |   38%    38%    39%   
 SKT    1     5318 M   4797 M   4794 M   |   21%    19%    19%   
---------------------------------------------------------------------------------------------------------------
Total UPI outgoing data and non-data traffic:   44 G
MEM (GB)->|  READ |  WRITE | LOCAL | PMM RD | PMM WR | CPU energy | DIMM energy | LLCRDMISSLAT (ns) UncFREQ (Ghz)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.03     0.01    0 %     18.92      0.00      86.91      50.75         151.67 2.10
 SKT   1     0.69     7.08   99 %      0.00      0.00     196.74      33.68         1432.41 2.20
---------------------------------------------------------------------------------------------------------------
       *     0.72     7.09   29 %     18.92      0.00     283.66      84.43         1465.58 2.15

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
 LOCAL : ratio of local memory requests to memory controller in %
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 PMM RD : bytes read from PMM memory (in GBytes)
 PMM WR : bytes written to PMM memory (in GBytes)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.51   0.01    0.31    2627       51 K    0.94    0.13    0.00    0.01     1680        0        1     69
   1    0     0.00   0.46   0.00    0.31     232     3774      0.93    0.08    0.00    0.02      336        0        0     69
   2    0     0.00   0.50   0.00    0.31     172     2974      0.93    0.08    0.00    0.02      112        0        0     69
   3    0     0.00   0.48   0.00    0.31      82     3014      0.97    0.09    0.00    0.02       56        0        0     70
   4    0     0.00   0.45   0.00    0.31      75     2630      0.97    0.09    0.00    0.02      112        0        0     67
   5    0     0.00   0.44   0.00    0.31      81     2729      0.97    0.09    0.00    0.02        0        0        0     69
   6    0     0.00   0.39   0.00    0.31    5831       48 K    0.88    0.17    0.00    0.01      168        0        0     65
   7    0     0.00   0.29   0.00    0.31    3556       28 K    0.86    0.13    0.00    0.01       56        0        5     68
   8    0     0.00   0.46   0.00    0.31     161     3082      0.94    0.08    0.00    0.02      224        0        0     70
   9    0     0.00   0.43   0.00    0.31     135     3639      0.95    0.08    0.00    0.02        0        0        0     71
  10    0     0.00   0.25   0.00    0.31      92     2905      0.97    0.08    0.00    0.01      112        0        0     68
  11    0     0.00   0.35   0.00    0.31     127       16 K    0.99    0.25    0.00    0.01     2968        0        0     71
  12    0     0.00   0.41   0.00    0.31    1748       17 K    0.88    0.11    0.00    0.02      336        0        0     71
  13    0     0.00   0.38   0.00    0.31      68     1742      0.96    0.10    0.00    0.02        0        0        0     70
  14    0     0.00   0.33   0.00    0.31      60     1431      0.95    0.10    0.00    0.01       56        0        0     67
  15    0     0.00   0.36   0.00    0.31      71     1841      0.96    0.10    0.00    0.02        0        0        0     71
  16    0     0.00   0.40   0.00    0.31      84     2079      0.96    0.08    0.00    0.02        0        0        0     67
  17    0     0.00   0.42   0.00    0.31      62     2168      0.97    0.09    0.00    0.02       56        0        0     67
  18    0     0.00   0.40   0.00    0.31      71     2142      0.96    0.08    0.00    0.02       56        0        0     68
  19    0     0.00   0.44   0.00    0.31      86     3346      0.97    0.07    0.00    0.02       56        0        0     72
  20    0     0.00   0.44   0.00    0.31      73     2408      0.97    0.08    0.00    0.02      560        0        0     71
  21    0     0.00   0.32   0.00    0.31      59     1975      0.97    0.10    0.00    0.01      224        0        0     71
  22    0     0.00   0.46   0.00    0.31      82     2934      0.97    0.08    0.00    0.02       56        0        1     70
  23    0     0.00   0.37   0.00    0.31      67     1926      0.96    0.10    0.00    0.01      112        0        0     69
  24    0     0.00   0.39   0.00    0.31      83     2808      0.97    0.08    0.00    0.02      112        0        0     70
  25    0     0.00   0.40   0.00    0.31      74     1720      0.95    0.11    0.00    0.02        0        0        0     70
  26    0     0.00   0.19   0.00    0.31    1726       20 K    0.91    0.16    0.00    0.01      672        0        0     71
  27    0     0.00   0.49   0.00    0.31     204     3101      0.93    0.16    0.00    0.01    24080        0        0     71
  28    1     0.02   0.02   1.31    1.31     174 K    223 K    0.29    0.58    0.00    0.00     1288      173      644     54
  29    1     0.02   0.02   1.31    1.31     173 K    221 K    0.30    0.59    0.00    0.00     2184      231      652     52
  30    1     0.02   0.02   1.31    1.31     173 K    225 K    0.31    0.58    0.00    0.00     1344      171      647     53
  31    1     0.02   0.02   1.31    1.31     173 K    223 K    0.30    0.59    0.00    0.00     1512      149      646     52
  32    1     0.02   0.02   1.31    1.31     172 K    223 K    0.30    0.58    0.00    0.00     1176      199      648     50
  33    1     0.02   0.02   1.31    1.31     176 K    225 K    0.30    0.58    0.00    0.00     1848      255      650     50
  34    1     0.02   0.02   1.31    1.31     172 K    222 K    0.30    0.59    0.00    0.00     1288      162      645     52
  35    1     0.02   0.02   1.31    1.31     172 K    221 K    0.30    0.59    0.00    0.00     1624      170      647     49
  36    1     0.02   0.02   1.31    1.31     179 K    228 K    0.29    0.58    0.00    0.00     1512      243      648     51
  37    1     0.02   0.02   1.31    1.31     173 K    222 K    0.30    0.59    0.00    0.00     1568      234      649     50
  38    1     0.02   0.02   1.31    1.31     173 K    221 K    0.30    0.58    0.00    0.00     1344      209      645     51
  39    1     0.02   0.02   1.31    1.31     172 K    221 K    0.30    0.58    0.00    0.00      952      158      646     52
  40    1     0.02   0.02   1.31    1.31     174 K    222 K    0.30    0.59    0.00    0.00     1456      267      650     53
  41    1     0.02   0.02   1.31    1.31     172 K    221 K    0.30    0.58    0.00    0.00     1288      222      645     53
  42    1     0.02   0.02   1.31    1.31     173 K    222 K    0.30    0.58    0.00    0.00     1848      277      646     50
  43    1     0.02   0.02   1.31    1.31     173 K    221 K    0.30    0.59    0.00    0.00     1512      251      645     51
  44    1     0.02   0.02   1.31    1.31     172 K    220 K    0.30    0.58    0.00    0.00     1568      288      647     52
  45    1     0.02   0.02   1.31    1.31     174 K    223 K    0.30    0.59    0.00    0.00     1736      325      652     50
  46    1     0.02   0.02   1.31    1.31     173 K    222 K    0.30    0.58    0.00    0.00     1288      276      659     52
  47    1     0.02   0.02   1.31    1.31     173 K    221 K    0.30    0.58    0.00    0.00     1624      356      651     49
  48    1     0.02   0.02   1.31    1.31     173 K    222 K    0.30    0.58    0.00    0.00     1232      291      651     51
  49    1     0.02   0.02   1.31    1.31     172 K    221 K    0.30    0.58    0.00    0.00      896      245      652     52
  50    1     0.02   0.01   1.31    1.31     156 K    201 K    0.31    0.44    0.00    0.00     1120      240      604     51
  51    1     0.02   0.02   1.31    1.31     173 K    221 K    0.30    0.59    0.00    0.00     1848      320      648     52
  52    1     0.02   0.02   1.31    1.31     173 K    223 K    0.30    0.59    0.00    0.00     1512      314      651     52
  53    1     0.02   0.02   1.31    1.31     173 K    223 K    0.30    0.58    0.00    0.00     1848      295      651     51
  54    1     0.02   0.02   1.31    1.31     173 K    223 K    0.30    0.58    0.00    0.00     1120      226      647     53
  55    1     0.02   0.02   1.31    1.31     180 K    234 K    0.29    0.58    0.00    0.00     1064      281      643     51
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.37   0.00    0.31      17 K    241 K    0.92    0.14    0.00    0.01    32200        0        7     65
 SKT    1     0.02   0.02   1.31    1.31    4853 K   6227 K    0.30    0.58    0.00    0.00    40600     6828    18109     49
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.01   0.02   0.65    1.31    4870 K   6468 K    0.32    0.57    0.00    0.00     N/A     N/A     N/A      N/A

 Instructions retired: 1497 M ; Active cycles:   95 G ; Time (TSC): 2595 Mticks ; C0 (active,non-halted) core residency: 50.13 %

 C1 core residency: 0.06 %; C3 core residency: 0.00 %; C6 core residency: 49.82 %; C7 core residency: 0.00 %;
 C0 package residency: 100.00 %; C2 package residency: 0.00 %; C6 package residency: 0.00 %;
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Core    C-state distribution│00000000000000000000000000000000000000006666666666666666666666666666666666666666│
                             └────────────────────────────────────────────────────────────────────────────────┘
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Package C-state distribution│00000000000000000000000000000000000000000000000000000000000000000000000000000000│
                             └────────────────────────────────────────────────────────────────────────────────┘

 PHYSICAL CORE IPC                 : 0.02 => corresponds to 0.32 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.01 => corresponds to 0.21 % core utilization over time interval
 Pipeline stalls: Frontend bound: 25 %, bad Speculation: 24 %, Backend bound: 25 %, Retiring: 25 %
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Pipeline stall distribution │FFFFFFFFFFFFFFFFFFFFSSSSSSSSSSSSSSSSSSSSBBBBBBBBBBBBBBBBBBBBRRRRRRRRRRRRRRRRRRRR│
                             └────────────────────────────────────────────────────────────────────────────────┘

 SMI count: 0

Intel(r) UPI data traffic estimation in bytes (data traffic coming to CPU/socket through UPI links):

               UPI0     UPI1     UPI2    |  UPI0   UPI1   UPI2  
---------------------------------------------------------------------------------------------------------------
 SKT    0     1913 K   2046 K   1943 K   |    0%     0%     0%   
 SKT    1     6323 M   6323 M   6322 M   |   25%    25%    25%   
---------------------------------------------------------------------------------------------------------------
Total UPI incoming data traffic:   18 G     UPI data traffic/Memory controller traffic: 0.71

Intel(r) UPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through UPI links):

               UPI0     UPI1     UPI2    |  UPI0   UPI1   UPI2  
---------------------------------------------------------------------------------------------------------------
 SKT    0     9730 M   9745 M   9897 M   |   38%    38%    39%   
 SKT    1     5324 M   4804 M   4800 M   |   21%    19%    19%   
---------------------------------------------------------------------------------------------------------------
Total UPI outgoing data and non-data traffic:   44 G
MEM (GB)->|  READ |  WRITE | LOCAL | PMM RD | PMM WR | CPU energy | DIMM energy | LLCRDMISSLAT (ns) UncFREQ (Ghz)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.03     0.01    0 %     18.94      0.00      87.22      50.71         148.88 2.10
 SKT   1     0.70     7.10   99 %      0.00      0.00     197.24      33.80         1430.62 2.20
---------------------------------------------------------------------------------------------------------------
       *     0.73     7.11   29 %     18.94      0.00     284.46      84.52         1463.67 2.15

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
 LOCAL : ratio of local memory requests to memory controller in %
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 PMM RD : bytes read from PMM memory (in GBytes)
 PMM WR : bytes written to PMM memory (in GBytes)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.54   0.00    0.31    2707       50 K    0.94    0.13    0.00    0.01     1736        0        0     70
   1    0     0.00   0.38   0.00    0.31     310     4067      0.91    0.11    0.00    0.01      392        0        0     70
   2    0     0.00   0.46   0.00    0.31      60     1883      0.96    0.09    0.00    0.02      112        0        0     69
   3    0     0.00   0.51   0.00    0.31      63     2470      0.97    0.08    0.00    0.02       56        0        0     70
   4    0     0.00   0.57   0.00    0.31      85     3255      0.97    0.08    0.00    0.02      112        0        0     67
   5    0     0.00   0.53   0.00    0.31     185     2637      0.92    0.09    0.00    0.02        0        0        0     69
   6    0     0.00   0.39   0.00    0.31    5820       48 K    0.88    0.17    0.00    0.01      168        0        0     66
   7    0     0.00   0.28   0.00    0.31    2108       18 K    0.87    0.13    0.00    0.01      112        0        4     68
   8    0     0.00   0.51   0.00    0.31     169     2544      0.93    0.07    0.00    0.02      224        0        0     70
   9    0     0.00   0.50   0.00    0.31      60     2258      0.97    0.08    0.00    0.02        0        0        0     70
  10    0     0.00   0.45   0.00    0.31      72     1956      0.96    0.08    0.00    0.02      112        0        0     69
  11    0     0.00   0.35   0.00    0.31     131       16 K    0.99    0.26    0.00    0.01     2968        0        0     71
  12    0     0.00   0.42   0.00    0.31    2253       18 K    0.86    0.11    0.00    0.02      336        0        0     72
  13    0     0.00   0.45   0.00    0.31      58     1923      0.97    0.09    0.00    0.02        0        0        0     70
  14    0     0.00   0.44   0.00    0.31      92     2279      0.95    0.08    0.00    0.02       56        0        0     67
  15    0     0.00   0.45   0.00    0.31      61     1970      0.96    0.08    0.00    0.02       56        0        0     71
  16    0     0.00   0.45   0.00    0.31      70     1943      0.96    0.08    0.00    0.02        0        0        0     67
  17    0     0.00   0.45   0.00    0.31      57     1947      0.97    0.07    0.00    0.02       56        0        0     67
  18    0     0.00   0.38   0.00    0.31      64     1296      0.94    0.10    0.00    0.01       56        0        0     69
  19    0     0.00   0.46   0.00    0.31      70     1996      0.96    0.08    0.00    0.02       56        0        0     72
  20    0     0.00   0.45   0.00    0.31      56     1958      0.96    0.08    0.00    0.02      560        0        0     71
  21    0     0.00   0.19   0.00    0.31     287     3936      0.92    0.13    0.00    0.01      224        0        0     71
  22    0     0.00   0.36   0.00    0.31      61     1335      0.95    0.09    0.00    0.01       56        0        0     70
  23    0     0.00   0.44   0.00    0.31      55     1670      0.96    0.09    0.00    0.01      112        0        0     69
  24    0     0.00   0.37   0.00    0.31      64     1488      0.95    0.11    0.00    0.01      112        0        0     70
  25    0     0.00   0.46   0.00    0.31      71     1892      0.96    0.09    0.00    0.02        0        0        0     71
  26    0     0.00   0.19   0.00    0.31    1543       16 K    0.90    0.17    0.00    0.01      672        0        0     70
  27    0     0.00   0.51   0.00    0.31      71     2763      0.97    0.17    0.00    0.01    24080        0        0     71
  28    1     0.02   0.02   1.31    1.31     172 K    218 K    0.29    0.59    0.00    0.00     1176      177      641     54
  29    1     0.02   0.02   1.31    1.31     172 K    220 K    0.30    0.59    0.00    0.00     1904      222      650     52
  30    1     0.02   0.02   1.31    1.31     173 K    222 K    0.30    0.58    0.00    0.00     1512      207      647     53
  31    1     0.02   0.02   1.31    1.31     172 K    223 K    0.30    0.59    0.00    0.00     1456      145      645     53
  32    1     0.02   0.02   1.31    1.31     172 K    222 K    0.30    0.58    0.00    0.00     1288      204      646     50
  33    1     0.02   0.02   1.31    1.31     173 K    222 K    0.30    0.58    0.00    0.00     1344      267      650     51
  34    1     0.02   0.02   1.31    1.31     171 K    221 K    0.30    0.59    0.00    0.00     1344      154      644     52
  35    1     0.02   0.02   1.31    1.31     172 K    220 K    0.30    0.59    0.00    0.00     1008      170      645     49
  36    1     0.02   0.02   1.31    1.31     180 K    230 K    0.29    0.58    0.00    0.00     1064      266      645     51
  37    1     0.02   0.02   1.31    1.31     173 K    221 K    0.30    0.59    0.00    0.00     1568      235      648     50
  38    1     0.02   0.02   1.31    1.31     173 K    220 K    0.29    0.58    0.00    0.00     1680      227      644     50
  39    1     0.02   0.02   1.31    1.31     173 K    221 K    0.30    0.58    0.00    0.00     1344      172      647     52
  40    1     0.02   0.02   1.31    1.31     173 K    222 K    0.30    0.59    0.00    0.00     1848      227      648     52
  41    1     0.02   0.02   1.31    1.31     172 K    221 K    0.29    0.58    0.00    0.00     1232      254      642     54
  42    1     0.02   0.02   1.31    1.31     173 K    221 K    0.30    0.58    0.00    0.00     1456      227      645     51
  43    1     0.02   0.02   1.31    1.31     173 K    221 K    0.30    0.59    0.00    0.00     1344      267      643     51
  44    1     0.02   0.02   1.31    1.31     172 K    218 K    0.29    0.58    0.00    0.00     1176      305      645     52
  45    1     0.02   0.02   1.31    1.31     173 K    222 K    0.30    0.59    0.00    0.00     2016      332      652     50
  46    1     0.02   0.02   1.31    1.31     173 K    221 K    0.29    0.58    0.00    0.00     1344      246      659     53
  47    1     0.02   0.02   1.31    1.31     173 K    221 K    0.29    0.58    0.00    0.00     1904      319      650     49
  48    1     0.02   0.02   1.31    1.31     173 K    221 K    0.29    0.58    0.00    0.00     1288      279      652     51
  49    1     0.02   0.02   1.31    1.31     172 K    220 K    0.30    0.59    0.00    0.00     1176      267      650     52
  50    1     0.02   0.01   1.31    1.31     156 K    200 K    0.30    0.44    0.00    0.00      952      234      605     52
  51    1     0.02   0.02   1.31    1.31     173 K    221 K    0.29    0.59    0.00    0.00     1624      333      649     52
  52    1     0.02   0.02   1.31    1.31     173 K    222 K    0.30    0.59    0.00    0.00     1792      326      649     52
  53    1     0.02   0.02   1.31    1.31     171 K    220 K    0.30    0.59    0.00    0.00     1736      314      649     51
  54    1     0.02   0.02   1.31    1.31     171 K    220 K    0.30    0.58    0.00    0.00     1512      215      646     52
  55    1     0.02   0.02   1.31    1.31     178 K    233 K    0.30    0.58    0.00    0.00     1288      293      641     51
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.39   0.00    0.31      16 K    218 K    0.92    0.14    0.00    0.01    32424        0        4     65
 SKT    1     0.02   0.02   1.31    1.31    4836 K   6197 K    0.30    0.58    0.00    0.00    40376     6884    18077     49
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.01   0.02   0.65    1.31    4853 K   6415 K    0.31    0.57    0.00    0.00     N/A     N/A     N/A      N/A

 Instructions retired: 1489 M ; Active cycles:   94 G ; Time (TSC): 2592 Mticks ; C0 (active,non-halted) core residency: 50.11 %

 C1 core residency: 0.05 %; C3 core residency: 0.00 %; C6 core residency: 49.84 %; C7 core residency: 0.00 %;
 C0 package residency: 100.00 %; C2 package residency: 0.00 %; C6 package residency: 0.00 %;
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Core    C-state distribution│00000000000000000000000000000000000000006666666666666666666666666666666666666666│
                             └────────────────────────────────────────────────────────────────────────────────┘
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Package C-state distribution│00000000000000000000000000000000000000000000000000000000000000000000000000000000│
                             └────────────────────────────────────────────────────────────────────────────────┘

 PHYSICAL CORE IPC                 : 0.02 => corresponds to 0.31 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.01 => corresponds to 0.21 % core utilization over time interval
 Pipeline stalls: Frontend bound: 25 %, bad Speculation: 25 %, Backend bound: 24 %, Retiring: 25 %
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Pipeline stall distribution │FFFFFFFFFFFFFFFFFFFFSSSSSSSSSSSSSSSSSSSSBBBBBBBBBBBBBBBBBBBBRRRRRRRRRRRRRRRRRRRR│
                             └────────────────────────────────────────────────────────────────────────────────┘

 SMI count: 0

Intel(r) UPI data traffic estimation in bytes (data traffic coming to CPU/socket through UPI links):

               UPI0     UPI1     UPI2    |  UPI0   UPI1   UPI2  
---------------------------------------------------------------------------------------------------------------
 SKT    0     1831 K   1889 K   1852 K   |    0%     0%     0%   
 SKT    1     6313 M   6313 M   6313 M   |   25%    25%    25%   
---------------------------------------------------------------------------------------------------------------
Total UPI incoming data traffic:   18 G     UPI data traffic/Memory controller traffic: 0.71

Intel(r) UPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through UPI links):

               UPI0     UPI1     UPI2    |  UPI0   UPI1   UPI2  
---------------------------------------------------------------------------------------------------------------
 SKT    0     9720 M   9734 M   9887 M   |   38%    38%    39%   
 SKT    1     5320 M   4800 M   4796 M   |   21%    19%    19%   
---------------------------------------------------------------------------------------------------------------
Total UPI outgoing data and non-data traffic:   44 G
MEM (GB)->|  READ |  WRITE | LOCAL | PMM RD | PMM WR | CPU energy | DIMM energy | LLCRDMISSLAT (ns) UncFREQ (Ghz)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.03     0.01    0 %     18.92      0.00      86.96      50.58         149.48 2.10
 SKT   1     0.69     7.14   99 %      0.00      0.00     196.66      33.72         1430.67 2.20
---------------------------------------------------------------------------------------------------------------
       *     0.72     7.15   29 %     18.92      0.00     283.62      84.30         1463.64 2.15

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
 LOCAL : ratio of local memory requests to memory controller in %
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 PMM RD : bytes read from PMM memory (in GBytes)
 PMM WR : bytes written to PMM memory (in GBytes)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.51   0.01    0.31    2778       50 K    0.94    0.13    0.00    0.01     1736        0        0     70
   1    0     0.00   0.46   0.00    0.31     170     1947      0.90    0.09    0.00    0.02      448        0        0     69
   2    0     0.00   0.50   0.00    0.31      68     2359      0.97    0.08    0.00    0.02      112        0        0     69
   3    0     0.00   0.50   0.00    0.31      72     2535      0.97    0.08    0.00    0.02       56        0        0     70
   4    0     0.00   0.46   0.00    0.31      66     2019      0.96    0.09    0.00    0.02      112        0        0     67
   5    0     0.00   0.47   0.00    0.31     214     2041      0.88    0.11    0.00    0.02        0        0        0     69
   6    0     0.00   0.38   0.00    0.31    5997       48 K    0.87    0.17    0.00    0.01      168        0        0     65
   7    0     0.00   0.29   0.00    0.31    2728       22 K    0.87    0.14    0.00    0.01       56        0        5     68
   8    0     0.00   0.45   0.00    0.31      73     2111      0.96    0.08    0.00    0.02      224        0        0     70
   9    0     0.00   0.43   0.00    0.31      85     2955      0.97    0.08    0.00    0.02        0        0        0     71
  10    0     0.00   0.22   0.00    0.31      72     1883      0.96    0.10    0.00    0.01      112        0        0     69
  11    0     0.00   0.34   0.00    0.31     129       16 K    0.99    0.26    0.00    0.01     2968        0        0     71
  12    0     0.00   0.41   0.00    0.31    2061       17 K    0.86    0.11    0.00    0.02      336        0        0     72
  13    0     0.00   0.46   0.00    0.31      63     1928      0.96    0.09    0.00    0.02        0        0        0     70
  14    0     0.00   0.44   0.00    0.31     203     2639      0.92    0.08    0.00    0.02       56        0        0     67
  15    0     0.00   0.52   0.00    0.31      80     2695      0.97    0.06    0.00    0.02        0        0        0     71
  16    0     0.00   0.45   0.00    0.31      72     1954      0.96    0.08    0.00    0.02        0        0        0     68
  17    0     0.00   0.44   0.00    0.31      60     1962      0.97    0.08    0.00    0.02       56        0        0     67
  18    0     0.00   0.34   0.00    0.31      63     1485      0.95    0.10    0.00    0.01       56        0        0     68
  19    0     0.00   0.43   0.00    0.31      75     2617      0.97    0.07    0.00    0.02      112        0        0     72
  20    0     0.00   0.46   0.00    0.31      50     1948      0.97    0.08    0.00    0.02      504        0        0     71
  21    0     0.00   0.33   0.00    0.31      55     1391      0.96    0.10    0.00    0.01      224        0        0     72
  22    0     0.00   0.46   0.00    0.31      84     2026      0.96    0.08    0.00    0.02       56        0        0     70
  23    0     0.00   0.37   0.00    0.31      56     1452      0.95    0.10    0.00    0.01      112        0        0     69
  24    0     0.00   0.36   0.00    0.31      48     1013      0.94    0.12    0.00    0.01      112        0        0     70
  25    0     0.00   0.47   0.00    0.31      73     1902      0.96    0.08    0.00    0.02        0        0        0     70
  26    0     0.00   0.19   0.00    0.31    1568       18 K    0.91    0.16    0.00    0.01      616        1        0     71
  27    0     0.00   0.52   0.00    0.31      69     2466      0.97    0.17    0.00    0.01    24080        0        0     71
  28    1     0.02   0.02   1.31    1.31     174 K    222 K    0.29    0.58    0.00    0.00     1008      182      641     53
  29    1     0.02   0.02   1.31    1.31     173 K    220 K    0.30    0.59    0.00    0.00     2072      221      650     52
  30    1     0.02   0.02   1.31    1.31     175 K    225 K    0.30    0.58    0.00    0.00     1400      199      648     53
  31    1     0.02   0.02   1.31    1.31     173 K    223 K    0.30    0.59    0.00    0.00     1400      169      646     52
  32    1     0.02   0.02   1.31    1.31     172 K    222 K    0.30    0.58    0.00    0.00     1624      219      646     50
  33    1     0.02   0.02   1.31    1.31     174 K    225 K    0.30    0.58    0.00    0.00     1792      235      649     51
  34    1     0.02   0.02   1.31    1.31     171 K    222 K    0.30    0.59    0.00    0.00     1232      173      643     52
  35    1     0.02   0.02   1.31    1.31     172 K    221 K    0.30    0.58    0.00    0.00     1400      172      644     50
  36    1     0.02   0.02   1.31    1.31     175 K    225 K    0.30    0.58    0.00    0.00     1456      253      648     50
  37    1     0.02   0.02   1.31    1.31     173 K    222 K    0.30    0.59    0.00    0.00     1568      257      650     50
  38    1     0.02   0.02   1.31    1.31     173 K    220 K    0.29    0.58    0.00    0.00     1624      257      644     52
  39    1     0.02   0.02   1.31    1.31     172 K    220 K    0.30    0.58    0.00    0.00     1456      152      645     51
  40    1     0.02   0.02   1.31    1.31     174 K    222 K    0.30    0.59    0.00    0.00     1400      256      649     52
  41    1     0.02   0.02   1.31    1.31     172 K    220 K    0.30    0.58    0.00    0.00     1120      264      643     54
  42    1     0.02   0.02   1.31    1.31     172 K    221 K    0.30    0.58    0.00    0.00     1288      279      646     51
  43    1     0.02   0.02   1.31    1.31     172 K    221 K    0.30    0.59    0.00    0.00     1176      267      644     51
  44    1     0.02   0.02   1.31    1.31     171 K    220 K    0.30    0.58    0.00    0.00     1288      284      647     52
  45    1     0.02   0.02   1.31    1.31     173 K    222 K    0.30    0.59    0.00    0.00     1792      351      652     50
  46    1     0.02   0.02   1.31    1.31     173 K    221 K    0.29    0.58    0.00    0.00     1680      265      659     52
  47    1     0.02   0.02   1.31    1.31     172 K    220 K    0.30    0.58    0.00    0.00     1456      343      651     49
  48    1     0.02   0.02   1.31    1.31     174 K    222 K    0.30    0.58    0.00    0.00     1288      255      652     51
  49    1     0.02   0.02   1.31    1.31     173 K    220 K    0.29    0.59    0.00    0.00     1008      274      651     52
  50    1     0.02   0.01   1.31    1.31     156 K    201 K    0.31    0.44    0.00    0.00     1176      209      604     51
  51    1     0.02   0.02   1.31    1.31     174 K    221 K    0.29    0.58    0.00    0.00     1288      333      649     51
  52    1     0.02   0.02   1.31    1.31     173 K    223 K    0.30    0.59    0.00    0.00     1680      343      650     52
  53    1     0.02   0.02   1.31    1.31     172 K    222 K    0.30    0.58    0.00    0.00     1568      304      646     51
  54    1     0.02   0.02   1.31    1.31     172 K    223 K    0.30    0.58    0.00    0.00     1512      183      647     52
  55    1     0.02   0.02   1.31    1.31     179 K    233 K    0.29    0.58    0.00    0.00     1288      291      641     51
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.38   0.00    0.31      17 K    219 K    0.92    0.14    0.00    0.01    32312        1        4     65
 SKT    1     0.02   0.02   1.31    1.31    4843 K   6214 K    0.30    0.58    0.00    0.00    40040     6990    18085     49
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.01   0.02   0.65    1.31    4860 K   6433 K    0.32    0.57    0.00    0.00     N/A     N/A     N/A      N/A

 Instructions retired: 1491 M ; Active cycles:   94 G ; Time (TSC): 2592 Mticks ; C0 (active,non-halted) core residency: 50.11 %

 C1 core residency: 0.04 %; C3 core residency: 0.00 %; C6 core residency: 49.84 %; C7 core residency: 0.00 %;
 C0 package residency: 100.00 %; C2 package residency: 0.00 %; C6 package residency: 0.00 %;
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Core    C-state distribution│00000000000000000000000000000000000000006666666666666666666666666666666666666666│
                             └────────────────────────────────────────────────────────────────────────────────┘
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Package C-state distribution│00000000000000000000000000000000000000000000000000000000000000000000000000000000│
                             └────────────────────────────────────────────────────────────────────────────────┘

 PHYSICAL CORE IPC                 : 0.02 => corresponds to 0.31 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.01 => corresponds to 0.21 % core utilization over time interval
 Pipeline stalls: Frontend bound: 25 %, bad Speculation: 24 %, Backend bound: 25 %, Retiring: 25 %
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Pipeline stall distribution │FFFFFFFFFFFFFFFFFFFFSSSSSSSSSSSSSSSSSSSSBBBBBBBBBBBBBBBBBBBBRRRRRRRRRRRRRRRRRRRR│
                             └────────────────────────────────────────────────────────────────────────────────┘

 SMI count: 0

Intel(r) UPI data traffic estimation in bytes (data traffic coming to CPU/socket through UPI links):

               UPI0     UPI1     UPI2    |  UPI0   UPI1   UPI2  
---------------------------------------------------------------------------------------------------------------
 SKT    0     1899 K   1941 K   1881 K   |    0%     0%     0%   
 SKT    1     6315 M   6315 M   6315 M   |   25%    25%    25%   
---------------------------------------------------------------------------------------------------------------
Total UPI incoming data traffic:   18 G     UPI data traffic/Memory controller traffic: 0.71

Intel(r) UPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through UPI links):

               UPI0     UPI1     UPI2    |  UPI0   UPI1   UPI2  
---------------------------------------------------------------------------------------------------------------
 SKT    0     9720 M   9735 M   9887 M   |   38%    38%    39%   
 SKT    1     5320 M   4799 M   4795 M   |   21%    19%    19%   
---------------------------------------------------------------------------------------------------------------
Total UPI outgoing data and non-data traffic:   44 G
MEM (GB)->|  READ |  WRITE | LOCAL | PMM RD | PMM WR | CPU energy | DIMM energy | LLCRDMISSLAT (ns) UncFREQ (Ghz)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.03     0.01    0 %     18.92      0.00      87.08      50.78         149.92 2.10
 SKT   1     0.70     7.11   99 %      0.00      0.00     197.02      33.75         1430.52 2.20
---------------------------------------------------------------------------------------------------------------
       *     0.73     7.12   29 %     18.92      0.00     284.10      84.53         1463.65 2.15

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
 LOCAL : ratio of local memory requests to memory controller in %
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 PMM RD : bytes read from PMM memory (in GBytes)
 PMM WR : bytes written to PMM memory (in GBytes)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.54   0.00    0.31    2727       48 K    0.94    0.13    0.00    0.01     1680        1        0     70
   1    0     0.00   0.55   0.00    0.31     294     2926      0.89    0.07    0.00    0.02      448        0        0     70
   2    0     0.00   0.58   0.00    0.31      81     3273      0.97    0.07    0.00    0.02      112        0        0     69
   3    0     0.00   0.50   0.00    0.31      62     2528      0.97    0.09    0.00    0.02       56        0        0     70
   4    0     0.00   0.42   0.00    0.31      63     1907      0.96    0.09    0.00    0.02      112        0        0     68
   5    0     0.00   0.53   0.00    0.31     109     2651      0.96    0.09    0.00    0.02        0        0        0     69
   6    0     0.00   0.39   0.00    0.31    6064       48 K    0.87    0.17    0.00    0.01      168        0        0     65
   7    0     0.00   0.30   0.00    0.31    2491       21 K    0.87    0.12    0.00    0.01      112        0        4     69
   8    0     0.00   0.50   0.00    0.31     173     2531      0.93    0.07    0.00    0.02      224        0        0     71
   9    0     0.00   0.41   0.00    0.31      52     1573      0.96    0.09    0.00    0.01       56        0        1     71
  10    0     0.00   0.43   0.00    0.31      75     1950      0.96    0.08    0.00    0.02      112        0        0     68
  11    0     0.00   0.35   0.00    0.31     209       16 K    0.99    0.26    0.00    0.01     2968        0        0     70
  12    0     0.00   0.43   0.00    0.31    1903       19 K    0.89    0.11    0.00    0.02      336        0        0     72
  13    0     0.00   0.45   0.00    0.31      67     1914      0.96    0.08    0.00    0.02        0        0        0     70
  14    0     0.00   0.42   0.00    0.31      79     2354      0.96    0.09    0.00    0.01       56        0        0     67
  15    0     0.00   0.54   0.00    0.31      85     2686      0.97    0.07    0.00    0.02       56        0        0     70
  16    0     0.00   0.45   0.00    0.31      70     1967      0.96    0.08    0.00    0.02        0        0        0     67
  17    0     0.00   0.45   0.00    0.31      57     1964      0.97    0.08    0.00    0.02       56        0        0     67
  18    0     0.00   0.37   0.00    0.31      63     1345      0.95    0.09    0.00    0.01       56        0        0     69
  19    0     0.00   0.46   0.00    0.31     159     2033      0.92    0.08    0.00    0.02       56        0        0     72
  20    0     0.00   0.52   0.00    0.31      76     2682      0.97    0.07    0.00    0.02      560        0        0     70
  21    0     0.00   0.53   0.00    0.31      71     2637      0.97    0.07    0.00    0.02      224        0        0     70
  22    0     0.00   0.37   0.00    0.31      75     1288      0.94    0.10    0.00    0.01       56        0        1     70
  23    0     0.00   0.36   0.00    0.31      48     1043      0.94    0.13    0.00    0.01       56        0        0     69
  24    0     0.00   0.37   0.00    0.31      56     1236      0.95    0.10    0.00    0.01      112        0        0     70
  25    0     0.00   0.45   0.00    0.31      70     1875      0.96    0.09    0.00    0.02        0        0        0     70
  26    0     0.00   0.19   0.00    0.31    1445       16 K    0.90    0.17    0.00    0.01      672        0        0     70
  27    0     0.00   0.36   0.00    0.31    1485       10 K    0.86    0.09    0.00    0.01    24024        0        0     71
  28    1     0.02   0.02   1.31    1.31     173 K    219 K    0.29    0.59    0.00    0.00     1344      181      643     54
  29    1     0.02   0.02   1.31    1.31     172 K    220 K    0.30    0.59    0.00    0.00     1848      267      651     52
  30    1     0.02   0.02   1.31    1.31     172 K    222 K    0.30    0.58    0.00    0.00     1288      220      647     53
  31    1     0.02   0.02   1.31    1.31     173 K    222 K    0.30    0.59    0.00    0.00     1176      187      644     52
  32    1     0.02   0.02   1.31    1.31     172 K    222 K    0.30    0.58    0.00    0.00     1680      212      647     50
  33    1     0.02   0.02   1.31    1.31     173 K    222 K    0.30    0.58    0.00    0.00     1960      262      650     50
  34    1     0.02   0.02   1.31    1.31     172 K    221 K    0.30    0.59    0.00    0.00     1120      152      644     52
  35    1     0.02   0.02   1.31    1.31     171 K    220 K    0.30    0.59    0.00    0.00     1120      192      644     50
  36    1     0.02   0.02   1.31    1.31     175 K    225 K    0.30    0.59    0.00    0.00     1400      258      646     51
  37    1     0.02   0.02   1.31    1.31     173 K    221 K    0.30    0.59    0.00    0.00     1624      222      649     51
  38    1     0.02   0.02   1.31    1.31     173 K    220 K    0.29    0.58    0.00    0.00     1680      218      644     51
  39    1     0.02   0.02   1.31    1.31     171 K    220 K    0.30    0.58    0.00    0.00      840      178      645     52
  40    1     0.02   0.02   1.31    1.31     174 K    222 K    0.29    0.59    0.00    0.00     1232      235      648     52
  41    1     0.02   0.02   1.31    1.31     172 K    220 K    0.29    0.58    0.00    0.00     1400      218      643     54
  42    1     0.02   0.02   1.31    1.31     172 K    221 K    0.30    0.58    0.00    0.00     1568      251      646     50
  43    1     0.02   0.02   1.31    1.31     173 K    221 K    0.30    0.59    0.00    0.00     1904      245      643     52
  44    1     0.02   0.02   1.31    1.31     172 K    219 K    0.29    0.59    0.00    0.00     1680      317      647     52
  45    1     0.02   0.02   1.31    1.31     172 K    222 K    0.30    0.59    0.00    0.00     1512      347      652     50
  46    1     0.02   0.02   1.31    1.31     173 K    221 K    0.30    0.58    0.00    0.00     1064      280      660     53
  47    1     0.02   0.02   1.31    1.31     173 K    220 K    0.29    0.58    0.00    0.00     1624      297      652     49
  48    1     0.02   0.02   1.31    1.31     173 K    221 K    0.30    0.58    0.00    0.00     1568      280      650     51
  49    1     0.02   0.02   1.31    1.31     172 K    221 K    0.30    0.59    0.00    0.00     1344      245      653     52
  50    1     0.02   0.01   1.31    1.31     156 K    201 K    0.31    0.44    0.00    0.00     1064      243      604     52
  51    1     0.02   0.02   1.31    1.31     173 K    221 K    0.29    0.59    0.00    0.00     2296      334      649     52
  52    1     0.02   0.02   1.31    1.31     173 K    222 K    0.30    0.59    0.00    0.00     2016      337      652     52
  53    1     0.02   0.02   1.31    1.31     172 K    220 K    0.30    0.58    0.00    0.00     1512      303      649     51
  54    1     0.02   0.02   1.31    1.31     171 K    220 K    0.30    0.58    0.00    0.00     1176      232      647     52
  55    1     0.02   0.02   1.31    1.31     188 K    243 K    0.29    0.58    0.00    0.00     1400      320      640     51
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.40   0.00    0.31      18 K    226 K    0.91    0.14    0.00    0.01    32368        1        5     65
 SKT    1     0.02   0.02   1.31    1.31    4842 K   6205 K    0.30    0.58    0.00    0.00    41440     7033    18089     49
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.01   0.02   0.65    1.31    4860 K   6432 K    0.32    0.57    0.00    0.00     N/A     N/A     N/A      N/A

 Instructions retired: 1494 M ; Active cycles:   95 G ; Time (TSC): 2595 Mticks ; C0 (active,non-halted) core residency: 50.11 %

 C1 core residency: 0.09 %; C3 core residency: 0.00 %; C6 core residency: 49.80 %; C7 core residency: 0.00 %;
 C0 package residency: 100.00 %; C2 package residency: 0.00 %; C6 package residency: 0.00 %;
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Core    C-state distribution│00000000000000000000000000000000000000006666666666666666666666666666666666666666│
                             └────────────────────────────────────────────────────────────────────────────────┘
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Package C-state distribution│00000000000000000000000000000000000000000000000000000000000000000000000000000000│
                             └────────────────────────────────────────────────────────────────────────────────┘

 PHYSICAL CORE IPC                 : 0.02 => corresponds to 0.31 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.01 => corresponds to 0.21 % core utilization over time interval
 Pipeline stalls: Frontend bound: 24 %, bad Speculation: 25 %, Backend bound: 24 %, Retiring: 24 %
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Pipeline stall distribution │FFFFFFFFFFFFFFFFFFFFSSSSSSSSSSSSSSSSSSSSBBBBBBBBBBBBBBBBBBBBRRRRRRRRRRRRRRRRRRRR│
                             └────────────────────────────────────────────────────────────────────────────────┘

 SMI count: 0

Intel(r) UPI data traffic estimation in bytes (data traffic coming to CPU/socket through UPI links):

               UPI0     UPI1     UPI2    |  UPI0   UPI1   UPI2  
---------------------------------------------------------------------------------------------------------------
 SKT    0     1891 K   1905 K   1900 K   |    0%     0%     0%   
 SKT    1     6318 M   6318 M   6318 M   |   25%    25%    25%   
---------------------------------------------------------------------------------------------------------------
Total UPI incoming data traffic:   18 G     UPI data traffic/Memory controller traffic: 0.71

Intel(r) UPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through UPI links):

               UPI0     UPI1     UPI2    |  UPI0   UPI1   UPI2  
---------------------------------------------------------------------------------------------------------------
 SKT    0     9726 M   9740 M   9893 M   |   38%    38%    39%   
 SKT    1     5322 M   4801 M   4798 M   |   21%    19%    19%   
---------------------------------------------------------------------------------------------------------------
Total UPI outgoing data and non-data traffic:   44 G
MEM (GB)->|  READ |  WRITE | LOCAL | PMM RD | PMM WR | CPU energy | DIMM energy | LLCRDMISSLAT (ns) UncFREQ (Ghz)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.03     0.01    0 %     18.93      0.00      87.19      50.84         147.91 2.10
 SKT   1     0.70     7.11   99 %      0.00      0.00     197.20      33.77         1430.87 2.20
---------------------------------------------------------------------------------------------------------------
       *     0.73     7.12   29 %     18.93      0.00     284.39      84.61         1463.97 2.15

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
 LOCAL : ratio of local memory requests to memory controller in %
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 PMM RD : bytes read from PMM memory (in GBytes)
 PMM WR : bytes written to PMM memory (in GBytes)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.53   0.01    0.31    2945       52 K    0.94    0.13    0.00    0.01     1456        0        1     69
   1    0     0.00   0.50   0.00    0.31     235     3297      0.92    0.07    0.00    0.02      448        0        0     70
   2    0     0.00   0.36   0.00    0.31     105     2618      0.95    0.07    0.00    0.01       56        0        0     69
   3    0     0.00   0.46   0.00    0.31     193     2996      0.93    0.09    0.00    0.02       56        0        0     69
   4    0     0.00   0.45   0.00    0.31      79     2593      0.97    0.09    0.00    0.02      112        0        0     68
   5    0     0.00   0.42   0.00    0.31      87     2665      0.96    0.10    0.00    0.02        0        0        0     68
   6    0     0.00   0.39   0.00    0.31    6009       47 K    0.87    0.17    0.00    0.01      168        0        0     65
   7    0     0.00   0.27   0.00    0.31    1215       11 K    0.88    0.14    0.00    0.01       56        0        2     69
   8    0     0.00   0.43   0.00    0.31      88     2668      0.96    0.08    0.00    0.02      224        0        0     71
   9    0     0.00   0.41   0.00    0.31     162     3748      0.95    0.08    0.00    0.02        0        0        0     72
  10    0     0.00   0.21   0.00    0.31      99     2186      0.95    0.10    0.00    0.01      112        0        0     68
  11    0     0.01   1.56   0.01    0.33      32 K    100 K    0.68    0.63    0.00    0.00    11424        1        8     71
  12    0     0.00   0.38   0.00    0.31    2687       18 K    0.84    0.11    0.00    0.02      336        0        0     71
  13    0     0.00   0.38   0.00    0.31     118     2919      0.95    0.17    0.00    0.01        0        0        0     70
  14    0     0.00   0.27   0.00    0.31     962     4279      0.75    0.10    0.00    0.02      392        0        0     67
  15    0     0.00   1.79   0.00    0.31     270     4135      0.93    0.24    0.00    0.00        0        0        0     70
  16    0     0.00   0.37   0.00    0.31     142     3713      0.96    0.14    0.00    0.01      112        0        0     67
  17    0     0.00   0.41   0.00    0.31     108     3308      0.96    0.21    0.00    0.01      112        0        0     68
  18    0     0.00   0.28   0.00    0.31     110     3234      0.96    0.09    0.00    0.01       56        0        0     69
  19    0     0.00   0.40   0.00    0.31     191     3391      0.94    0.24    0.00    0.01       56        0        0     72
  20    0     0.00   0.47   0.00    0.31      94     2732      0.96    0.08    0.00    0.02      448        0        0     70
  21    0     0.00   0.36   0.00    0.31      79     2124      0.96    0.09    0.00    0.02      112        0        0     71
  22    0     0.00   0.42   0.00    0.31      71     1963      0.96    0.09    0.00    0.02        0        0        0     70
  23    0     0.00   0.35   0.00    0.31      77     1593      0.94    0.12    0.00    0.01       56        0        0     68
  24    0     0.00   0.35   0.00    0.31      69     1949      0.96    0.11    0.00    0.01      112        0        0     70
  25    0     0.00   0.46   0.00    0.31      82     2090      0.96    0.09    0.00    0.02        0        0        0     70
  26    0     0.00   0.20   0.00    0.31    1396       15 K    0.90    0.17    0.00    0.01      728        0        0     70
  27    0     0.00   0.49   0.00    0.31     159     2223      0.92    0.18    0.00    0.01    19264        4        0     71
  28    1     0.02   0.02   1.31    1.31     173 K    221 K    0.29    0.58    0.00    0.00     1568      200      640     54
  29    1     0.02   0.02   1.31    1.31     172 K    221 K    0.30    0.59    0.00    0.00     2128      237      645     52
  30    1     0.02   0.02   1.31    1.31     175 K    224 K    0.30    0.58    0.00    0.00     1288      194      644     52
  31    1     0.02   0.02   1.31    1.31     172 K    222 K    0.30    0.59    0.00    0.00     1120      189      645     51
  32    1     0.02   0.02   1.31    1.31     172 K    222 K    0.30    0.58    0.00    0.00     1568      191      646     50
  33    1     0.02   0.02   1.31    1.31     173 K    225 K    0.30    0.58    0.00    0.00     1400      249      647     50
  34    1     0.02   0.02   1.31    1.31     170 K    221 K    0.31    0.59    0.00    0.00     1232      175      642     52
  35    1     0.02   0.02   1.31    1.31     172 K    220 K    0.30    0.59    0.00    0.00     1512      171      643     50
  36    1     0.02   0.02   1.31    1.31     173 K    223 K    0.30    0.58    0.00    0.00     1904      253      647     51
  37    1     0.02   0.02   1.31    1.31     172 K    222 K    0.30    0.59    0.00    0.00     1344      240      648     51
  38    1     0.02   0.02   1.31    1.31     172 K    220 K    0.30    0.58    0.00    0.00     1456      172      643     51
  39    1     0.02   0.02   1.31    1.31     172 K    220 K    0.30    0.58    0.00    0.00     1344      163      647     51
  40    1     0.02   0.02   1.31    1.31     174 K    222 K    0.30    0.59    0.00    0.00     1288      256      647     52
  41    1     0.02   0.02   1.31    1.31     171 K    220 K    0.30    0.58    0.00    0.00     1232      218      643     54
  42    1     0.02   0.02   1.31    1.31     172 K    221 K    0.30    0.58    0.00    0.00     1904      251      644     50
  43    1     0.02   0.02   1.31    1.31     172 K    220 K    0.30    0.59    0.00    0.00     1624      224      642     51
  44    1     0.02   0.02   1.31    1.31     171 K    219 K    0.30    0.58    0.00    0.00     1848      289      644     52
  45    1     0.02   0.02   1.31    1.31     172 K    222 K    0.30    0.58    0.00    0.00     1736      353      650     50
  46    1     0.02   0.02   1.31    1.31     172 K    221 K    0.30    0.58    0.00    0.00     2128      260      659     51
  47    1     0.02   0.02   1.31    1.31     172 K    220 K    0.30    0.58    0.00    0.00     1624      321      649     49
  48    1     0.02   0.02   1.31    1.31     173 K    221 K    0.30    0.58    0.00    0.00     1624      281      651     50
  49    1     0.02   0.02   1.31    1.31     172 K    221 K    0.30    0.58    0.00    0.00     1344      262      650     52
  50    1     0.02   0.01   1.31    1.31     156 K    200 K    0.31    0.44    0.00    0.00     1568      229      604     52
  51    1     0.02   0.02   1.31    1.31     173 K    221 K    0.29    0.58    0.00    0.00     1400      336      647     51
  52    1     0.02   0.02   1.31    1.31     173 K    222 K    0.30    0.59    0.00    0.00     1344      342      648     52
  53    1     0.02   0.02   1.31    1.31     172 K    223 K    0.30    0.58    0.00    0.00     1736      317      647     52
  54    1     0.02   0.02   1.31    1.31     171 K    222 K    0.30    0.58    0.00    0.00     1288      225      646     52
  55    1     0.02   0.02   1.31    1.31     178 K    233 K    0.30    0.58    0.00    0.00     1568      286      641     51
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.78   0.00    0.31      49 K    309 K    0.83    0.40    0.00    0.01    35896        5       11     65
 SKT    1     0.02   0.02   1.31    1.31    4826 K   6201 K    0.30    0.58    0.00    0.00    43120     6884    18049     49
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.01   0.02   0.65    1.30    4876 K   6511 K    0.32    0.57    0.00    0.00     N/A     N/A     N/A      N/A

 Instructions retired: 1524 M ; Active cycles:   95 G ; Time (TSC): 2593 Mticks ; C0 (active,non-halted) core residency: 50.16 %

 C1 core residency: 0.05 %; C3 core residency: 0.00 %; C6 core residency: 49.79 %; C7 core residency: 0.00 %;
 C0 package residency: 100.00 %; C2 package residency: 0.00 %; C6 package residency: 0.00 %;
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Core    C-state distribution│00000000000000000000000000000000000000006666666666666666666666666666666666666666│
                             └────────────────────────────────────────────────────────────────────────────────┘
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Package C-state distribution│00000000000000000000000000000000000000000000000000000000000000000000000000000000│
                             └────────────────────────────────────────────────────────────────────────────────┘

 PHYSICAL CORE IPC                 : 0.02 => corresponds to 0.32 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.01 => corresponds to 0.21 % core utilization over time interval
 Pipeline stalls: Frontend bound: 25 %, bad Speculation: 24 %, Backend bound: 24 %, Retiring: 25 %
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Pipeline stall distribution │FFFFFFFFFFFFFFFFFFFFSSSSSSSSSSSSSSSSSSSSBBBBBBBBBBBBBBBBBBBBRRRRRRRRRRRRRRRRRRRR│
                             └────────────────────────────────────────────────────────────────────────────────┘

 SMI count: 0

Intel(r) UPI data traffic estimation in bytes (data traffic coming to CPU/socket through UPI links):

               UPI0     UPI1     UPI2    |  UPI0   UPI1   UPI2  
---------------------------------------------------------------------------------------------------------------
 SKT    0     5656 K   5728 K   5685 K   |    0%     0%     0%   
 SKT    1     6304 M   6304 M   6304 M   |   25%    25%    25%   
---------------------------------------------------------------------------------------------------------------
Total UPI incoming data traffic:   18 G     UPI data traffic/Memory controller traffic: 0.71

Intel(r) UPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through UPI links):

               UPI0     UPI1     UPI2    |  UPI0   UPI1   UPI2  
---------------------------------------------------------------------------------------------------------------
 SKT    0     9707 M   9721 M   9874 M   |   38%    38%    39%   
 SKT    1     5316 M   4796 M   4793 M   |   21%    19%    19%   
---------------------------------------------------------------------------------------------------------------
Total UPI outgoing data and non-data traffic:   44 G
MEM (GB)->|  READ |  WRITE | LOCAL | PMM RD | PMM WR | CPU energy | DIMM energy | LLCRDMISSLAT (ns) UncFREQ (Ghz)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.03     0.01    0 %     18.89      0.00      86.52      50.61         156.56 2.10
 SKT   1     0.71     7.10   99 %      0.00      0.00     196.80      33.69         1432.74 2.20
---------------------------------------------------------------------------------------------------------------
       *     0.74     7.11   29 %     18.89      0.00     283.32      84.30         1465.41 2.15

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
 LOCAL : ratio of local memory requests to memory controller in %
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 PMM RD : bytes read from PMM memory (in GBytes)
 PMM WR : bytes written to PMM memory (in GBytes)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.54   0.00    0.31    3115       47 K    0.93    0.13    0.00    0.01     1680        0        1     69
   1    0     0.00   0.41   0.00    0.31     188     1671      0.87    0.09    0.00    0.02      448        0        0     70
   2    0     0.00   0.56   0.00    0.31      84     3043      0.97    0.07    0.00    0.02       56        0        0     69
   3    0     0.00   0.47   0.00    0.31      63     2258      0.97    0.09    0.00    0.02       56        0        0     69
   4    0     0.00   0.51   0.00    0.31      75     2547      0.97    0.08    0.00    0.02      112        0        0     67
   5    0     0.00   0.49   0.00    0.31      73     2315      0.96    0.10    0.00    0.02        0        0        0     69
   6    0     0.00   0.40   0.00    0.31    6445       51 K    0.87    0.16    0.00    0.01      168        0        0     65
   7    0     0.00   0.31   0.00    0.31    1936       19 K    0.89    0.12    0.00    0.01       56        0        3     69
   8    0     0.00   0.58   0.00    0.31     124     3245      0.96    0.06    0.00    0.02      224        0        0     71
   9    0     0.00   0.48   0.00    0.31      71     2252      0.97    0.08    0.00    0.02        0        0        0     71
  10    0     0.00   0.35   0.00    0.31      56     1269      0.95    0.10    0.00    0.01      112        0        0     68
  11    0     0.00   0.36   0.00    0.31     112       15 K    0.99    0.27    0.00    0.01    11424        0        0     71
  12    0     0.00   0.41   0.00    0.31    2208       18 K    0.86    0.11    0.00    0.02      336        0        0     71
  13    0     0.00   0.44   0.00    0.31      82     1968      0.96    0.08    0.00    0.02        0        0        0     70
  14    0     0.00   0.46   0.00    0.31     109     2189      0.95    0.08    0.00    0.01      392        0        0     68
  15    0     0.00   0.35   0.00    0.31      89     1392      0.93    0.09    0.00    0.02       56        0        0     70
  16    0     0.00   0.45   0.00    0.31      81     1985      0.96    0.08    0.00    0.02      168        0        0     68
  17    0     0.00   0.41   0.00    0.31      63     1760      0.96    0.08    0.00    0.02      112        0        0     68
  18    0     0.00   0.44   0.00    0.31      68     1740      0.96    0.07    0.00    0.02       56        0        0     69
  19    0     0.00   0.51   0.00    0.31      83     2769      0.97    0.06    0.00    0.02       56        0        0     72
  20    0     0.00   0.46   0.00    0.31      70     1962      0.96    0.08    0.00    0.02      448        0        0     71
  21    0     0.00   0.46   0.00    0.31      70     1995      0.96    0.08    0.00    0.02      112        0        0     71
  22    0     0.00   0.40   0.00    0.31      79     1773      0.95    0.09    0.00    0.02        0        0        1     70
  23    0     0.00   0.43   0.00    0.31      59     1750      0.95    0.09    0.00    0.02      112        0        0     69
  24    0     0.00   0.39   0.00    0.31     200     2790      0.92    0.08    0.00    0.02      112        0        0     70
  25    0     0.00   0.45   0.00    0.31      75     1932      0.96    0.09    0.00    0.02        0        0        0     70
  26    0     0.00   0.19   0.00    0.31    1498       16 K    0.90    0.17    0.00    0.01      728        0        0     70
  27    0     0.00   0.52   0.00    0.31      99     2195      0.95    0.18    0.00    0.01    19096        0        0     71
  28    1     0.02   0.02   1.31    1.31     172 K    219 K    0.29    0.58    0.00    0.00     1568      183      642     54
  29    1     0.02   0.02   1.31    1.31     172 K    220 K    0.30    0.59    0.00    0.00     1848      253      655     52
  30    1     0.02   0.02   1.31    1.31     172 K    222 K    0.30    0.58    0.00    0.00     1680      184      646     53
  31    1     0.02   0.02   1.31    1.31     172 K    222 K    0.30    0.59    0.00    0.00     1232      189      644     52
  32    1     0.02   0.02   1.31    1.31     172 K    222 K    0.30    0.58    0.00    0.00     1792      204      646     50
  33    1     0.02   0.02   1.31    1.31     172 K    222 K    0.30    0.58    0.00    0.00     1680      247      649     50
  34    1     0.02   0.02   1.31    1.31     170 K    221 K    0.31    0.58    0.00    0.00     1568      182      642     52
  35    1     0.02   0.02   1.31    1.31     172 K    221 K    0.30    0.58    0.00    0.00     1176      171      644     50
  36    1     0.02   0.02   1.31    1.31     174 K    223 K    0.30    0.58    0.00    0.00     1680      247      647     50
  37    1     0.02   0.02   1.31    1.31     172 K    221 K    0.30    0.59    0.00    0.00     1512      254      648     50
  38    1     0.02   0.02   1.31    1.31     172 K    220 K    0.30    0.58    0.00    0.00     1792      197      644     51
  39    1     0.02   0.02   1.31    1.31     172 K    220 K    0.30    0.59    0.00    0.00     1400      167      645     52
  40    1     0.02   0.02   1.31    1.31     174 K    222 K    0.30    0.59    0.00    0.00     1456      273      648     51
  41    1     0.02   0.02   1.31    1.31     172 K    220 K    0.30    0.58    0.00    0.00     1288      217      643     54
  42    1     0.02   0.02   1.31    1.31     172 K    221 K    0.30    0.58    0.00    0.00     1736      229      645     50
  43    1     0.02   0.02   1.31    1.31     172 K    220 K    0.30    0.59    0.00    0.00     1680      240      643     50
  44    1     0.02   0.02   1.31    1.31     171 K    219 K    0.30    0.59    0.00    0.00     1344      302      647     52
  45    1     0.02   0.02   1.31    1.31     173 K    222 K    0.30    0.59    0.00    0.00     1288      362      652     50
  46    1     0.02   0.02   1.31    1.31     173 K    221 K    0.30    0.58    0.00    0.00     1512      261      661     53
  47    1     0.02   0.02   1.31    1.31     172 K    220 K    0.30    0.58    0.00    0.00     1400      321      650     49
  48    1     0.02   0.02   1.31    1.31     172 K    221 K    0.30    0.58    0.00    0.00     1344      267      651     50
  49    1     0.02   0.02   1.31    1.31     172 K    221 K    0.30    0.58    0.00    0.00     1736      242      651     52
  50    1     0.02   0.01   1.31    1.31     156 K    200 K    0.31    0.44    0.00    0.00     1400      242      603     51
  51    1     0.02   0.02   1.31    1.31     173 K    221 K    0.30    0.58    0.00    0.00     1680      325      648     51
  52    1     0.02   0.02   1.31    1.31     173 K    222 K    0.30    0.59    0.00    0.00     1792      318      649     52
  53    1     0.02   0.02   1.31    1.31     171 K    220 K    0.30    0.58    0.00    0.00     1736      341      648     50
  54    1     0.02   0.02   1.31    1.31     171 K    220 K    0.30    0.58    0.00    0.00     1512      212      647     52
  55    1     0.02   0.02   1.31    1.31     178 K    233 K    0.30    0.58    0.00    0.00      840      301      641     52
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.40   0.00    0.31      17 K    215 K    0.91    0.14    0.00    0.01    36120        0        5     65
 SKT    1     0.02   0.02   1.31    1.31    4823 K   6193 K    0.30    0.58    0.00    0.00    42672     6931    18079     49
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.01   0.02   0.65    1.31    4841 K   6408 K    0.32    0.57    0.00    0.00     N/A     N/A     N/A      N/A

 Instructions retired: 1488 M ; Active cycles:   94 G ; Time (TSC): 2593 Mticks ; C0 (active,non-halted) core residency: 50.11 %

 C1 core residency: 0.05 %; C3 core residency: 0.00 %; C6 core residency: 49.85 %; C7 core residency: 0.00 %;
 C0 package residency: 100.00 %; C2 package residency: 0.00 %; C6 package residency: 0.00 %;
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Core    C-state distribution│00000000000000000000000000000000000000006666666666666666666666666666666666666666│
                             └────────────────────────────────────────────────────────────────────────────────┘
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Package C-state distribution│00000000000000000000000000000000000000000000000000000000000000000000000000000000│
                             └────────────────────────────────────────────────────────────────────────────────┘

 PHYSICAL CORE IPC                 : 0.02 => corresponds to 0.31 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.01 => corresponds to 0.20 % core utilization over time interval
 Pipeline stalls: Frontend bound: 25 %, bad Speculation: 25 %, Backend bound: 25 %, Retiring: 24 %
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Pipeline stall distribution │FFFFFFFFFFFFFFFFFFFFSSSSSSSSSSSSSSSSSSSSBBBBBBBBBBBBBBBBBBBBRRRRRRRRRRRRRRRRRRRR│
                             └────────────────────────────────────────────────────────────────────────────────┘

 SMI count: 0

Intel(r) UPI data traffic estimation in bytes (data traffic coming to CPU/socket through UPI links):

               UPI0     UPI1     UPI2    |  UPI0   UPI1   UPI2  
---------------------------------------------------------------------------------------------------------------
 SKT    0     1738 K   1840 K   1756 K   |    0%     0%     0%   
 SKT    1     6311 M   6311 M   6311 M   |   25%    25%    25%   
---------------------------------------------------------------------------------------------------------------
Total UPI incoming data traffic:   18 G     UPI data traffic/Memory controller traffic: 0.71

Intel(r) UPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through UPI links):

               UPI0     UPI1     UPI2    |  UPI0   UPI1   UPI2  
---------------------------------------------------------------------------------------------------------------
 SKT    0     9714 M   9729 M   9881 M   |   38%    38%    39%   
 SKT    1     5316 M   4796 M   4792 M   |   21%    19%    19%   
---------------------------------------------------------------------------------------------------------------
Total UPI outgoing data and non-data traffic:   44 G
MEM (GB)->|  READ |  WRITE | LOCAL | PMM RD | PMM WR | CPU energy | DIMM energy | LLCRDMISSLAT (ns) UncFREQ (Ghz)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.03     0.01    0 %     18.91      0.00      86.60      50.72         149.89 2.10
 SKT   1     0.70     7.11   99 %      0.00      0.00     196.71      33.74         1431.66 2.20
---------------------------------------------------------------------------------------------------------------
       *     0.72     7.12   29 %     18.91      0.00     283.31      84.46         1464.73 2.15

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
 LOCAL : ratio of local memory requests to memory controller in %
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 PMM RD : bytes read from PMM memory (in GBytes)
 PMM WR : bytes written to PMM memory (in GBytes)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.52   0.01    0.31    3359       52 K    0.93    0.13    0.00    0.01     1680        0        0     70
   1    0     0.00   0.38   0.00    0.31     343     4555      0.92    0.10    0.00    0.01      392        0        0     70
   2    0     0.00   0.43   0.00    0.31      60     1883      0.97    0.09    0.00    0.02       56        0        0     69
   3    0     0.00   0.50   0.00    0.31      67     2530      0.97    0.08    0.00    0.02       56        0        0     69
   4    0     0.00   0.52   0.00    0.31      62     2518      0.97    0.09    0.00    0.02      112        0        0     67
   5    0     0.00   0.46   0.00    0.31      70     2341      0.97    0.09    0.00    0.02        0        0        0     69
   6    0     0.00   0.39   0.00    0.31    6431       50 K    0.87    0.17    0.00    0.01      112        0        0     66
   7    0     0.00   0.29   0.00    0.31    2393       20 K    0.87    0.13    0.00    0.01      112        0        4     68
   8    0     0.00   0.64   0.00    0.31     103     3961      0.97    0.06    0.00    0.02      224        0        0     69
   9    0     0.00   0.41   0.00    0.31      66     2484      0.97    0.08    0.00    0.02        0        0        0     71
  10    0     0.00   0.23   0.00    0.31     182     2153      0.91    0.08    0.00    0.01      112        0        0     68
  11    0     0.00   0.35   0.00    0.31     112       15 K    0.99    0.27    0.00    0.01    11368        0        0     71
  12    0     0.00   0.42   0.00    0.31    2326       18 K    0.85    0.11    0.00    0.02      336        0        0     71
  13    0     0.00   0.45   0.00    0.31      66     1955      0.96    0.08    0.00    0.02        0        0        0     69
  14    0     0.00   0.43   0.00    0.31      70     1727      0.96    0.09    0.00    0.02      392        0        0     68
  15    0     0.00   0.36   0.00    0.31      64     1267      0.94    0.10    0.00    0.01        0        0        0     70
  16    0     0.00   0.45   0.00    0.31      69     1983      0.96    0.08    0.00    0.02      112        0        0     68
  17    0     0.00   0.44   0.00    0.31      77     1985      0.96    0.08    0.00    0.02      112        0        0     67
  18    0     0.00   0.38   0.00    0.31      69     1890      0.96    0.09    0.00    0.02       56        0        0     69
  19    0     0.00   0.37   0.00    0.31      55     1916      0.97    0.09    0.00    0.02       56        0        0     72
  20    0     0.00   0.40   0.00    0.31      59     1740      0.96    0.08    0.00    0.02      448        0        0     71
  21    0     0.00   0.33   0.00    0.31      57     1403      0.95    0.11    0.00    0.01      112        0        0     71
  22    0     0.00   0.44   0.00    0.31      72     2066      0.96    0.07    0.00    0.02        0        0        0     70
  23    0     0.00   0.48   0.00    0.31     178     2890      0.93    0.07    0.00    0.02      112        0        0     69
  24    0     0.00   0.28   0.00    0.31      69     1424      0.94    0.13    0.00    0.01      112        0        0     70
  25    0     0.00   0.45   0.00    0.31      76     1927      0.96    0.09    0.00    0.02        0        0        0     71
  26    0     0.00   0.19   0.00    0.31    1502       16 K    0.90    0.17    0.00    0.01      728        0        1     70
  27    0     0.00   0.50   0.00    0.31      76     2655      0.97    0.17    0.00    0.01    19040        0        1     70
  28    1     0.02   0.02   1.31    1.31     175 K    221 K    0.29    0.58    0.00    0.00     1624      175      641     54
  29    1     0.02   0.02   1.31    1.31     172 K    220 K    0.30    0.59    0.00    0.00     1960      215      650     51
  30    1     0.02   0.02   1.31    1.31     174 K    225 K    0.30    0.58    0.00    0.00     1512      199      647     53
  31    1     0.02   0.02   1.31    1.31     173 K    223 K    0.30    0.58    0.00    0.00     1456      146      645     52
  32    1     0.02   0.02   1.31    1.31     172 K    222 K    0.30    0.58    0.00    0.00     1624      194      647     49
  33    1     0.02   0.02   1.31    1.31     174 K    224 K    0.30    0.58    0.00    0.00     1512      255      649     50
  34    1     0.02   0.02   1.31    1.31     171 K    222 K    0.31    0.58    0.00    0.00     1120      164      643     52
  35    1     0.02   0.02   1.31    1.31     172 K    221 K    0.30    0.59    0.00    0.00     1456      192      645     49
  36    1     0.02   0.02   1.31    1.31     183 K    234 K    0.29    0.59    0.00    0.00     1792      256      647     51
  37    1     0.02   0.02   1.31    1.31     173 K    222 K    0.30    0.59    0.00    0.00     1792      246      647     50
  38    1     0.02   0.02   1.31    1.31     172 K    220 K    0.30    0.58    0.00    0.00     1176      224      643     51
  39    1     0.02   0.02   1.31    1.31     172 K    220 K    0.30    0.58    0.00    0.00     1792      158      644     51
  40    1     0.02   0.02   1.31    1.31     174 K    222 K    0.29    0.59    0.00    0.00     1568      279      649     52
  41    1     0.02   0.02   1.31    1.31     172 K    221 K    0.29    0.58    0.00    0.00     1400      200      643     53
  42    1     0.02   0.02   1.31    1.31     173 K    221 K    0.30    0.58    0.00    0.00     1400      257      645     51
  43    1     0.02   0.02   1.31    1.31     173 K    220 K    0.30    0.59    0.00    0.00     1512      223      643     51
  44    1     0.02   0.02   1.31    1.31     172 K    219 K    0.29    0.58    0.00    0.00     1568      289      647     53
  45    1     0.02   0.02   1.31    1.31     173 K    222 K    0.30    0.58    0.00    0.00     1736      357      650     50
  46    1     0.02   0.02   1.31    1.31     173 K    222 K    0.30    0.58    0.00    0.00     1624      281      665     52
  47    1     0.02   0.02   1.31    1.31     172 K    220 K    0.30    0.58    0.00    0.00     1680      318      650     49
  48    1     0.02   0.02   1.31    1.31     173 K    221 K    0.29    0.58    0.00    0.00     1680      277      651     51
  49    1     0.02   0.02   1.31    1.31     172 K    221 K    0.30    0.58    0.00    0.00     1624      230      651     51
  50    1     0.02   0.01   1.31    1.31     156 K    201 K    0.31    0.44    0.00    0.00     1232      249      602     51
  51    1     0.02   0.02   1.31    1.31     173 K    220 K    0.29    0.59    0.00    0.00     1568      331      647     51
  52    1     0.02   0.02   1.31    1.31     173 K    222 K    0.30    0.59    0.00    0.00     1624      325      650     51
  53    1     0.02   0.02   1.31    1.31     173 K    223 K    0.30    0.58    0.00    0.00     1680      308      650     51
  54    1     0.02   0.02   1.31    1.31     172 K    223 K    0.30    0.58    0.00    0.00     1288      203      646     52
  55    1     0.02   0.02   1.31    1.31     179 K    234 K    0.30    0.58    0.00    0.00     1232      297      643     51
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.39   0.00    0.31      18 K    222 K    0.91    0.14    0.00    0.01    35840        0        6     65
 SKT    1     0.02   0.02   1.31    1.31    4850 K   6220 K    0.30    0.58    0.00    0.00    43232     6848    18080     49
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.01   0.02   0.65    1.31    4868 K   6443 K    0.32    0.57    0.00    0.00     N/A     N/A     N/A      N/A

 Instructions retired: 1493 M ; Active cycles:   95 G ; Time (TSC): 2595 Mticks ; C0 (active,non-halted) core residency: 50.11 %

 C1 core residency: 0.04 %; C3 core residency: 0.00 %; C6 core residency: 49.85 %; C7 core residency: 0.00 %;
 C0 package residency: 100.00 %; C2 package residency: 0.00 %; C6 package residency: 0.00 %;
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Core    C-state distribution│00000000000000000000000000000000000000006666666666666666666666666666666666666666│
                             └────────────────────────────────────────────────────────────────────────────────┘
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Package C-state distribution│00000000000000000000000000000000000000000000000000000000000000000000000000000000│
                             └────────────────────────────────────────────────────────────────────────────────┘

 PHYSICAL CORE IPC                 : 0.02 => corresponds to 0.31 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.01 => corresponds to 0.21 % core utilization over time interval
 Pipeline stalls: Frontend bound: 24 %, bad Speculation: 25 %, Backend bound: 25 %, Retiring: 25 %
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Pipeline stall distribution │FFFFFFFFFFFFFFFFFFFFSSSSSSSSSSSSSSSSSSSSBBBBBBBBBBBBBBBBBBBBRRRRRRRRRRRRRRRRRRRR│
                             └────────────────────────────────────────────────────────────────────────────────┘

 SMI count: 0

Intel(r) UPI data traffic estimation in bytes (data traffic coming to CPU/socket through UPI links):

               UPI0     UPI1     UPI2    |  UPI0   UPI1   UPI2  
---------------------------------------------------------------------------------------------------------------
 SKT    0     1838 K   1910 K   1871 K   |    0%     0%     0%   
 SKT    1     6314 M   6314 M   6314 M   |   25%    25%    25%   
---------------------------------------------------------------------------------------------------------------
Total UPI incoming data traffic:   18 G     UPI data traffic/Memory controller traffic: 0.71

Intel(r) UPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through UPI links):

               UPI0     UPI1     UPI2    |  UPI0   UPI1   UPI2  
---------------------------------------------------------------------------------------------------------------
 SKT    0     9722 M   9737 M   9890 M   |   38%    38%    39%   
 SKT    1     5322 M   4801 M   4798 M   |   21%    19%    19%   
---------------------------------------------------------------------------------------------------------------
Total UPI outgoing data and non-data traffic:   44 G
MEM (GB)->|  READ |  WRITE | LOCAL | PMM RD | PMM WR | CPU energy | DIMM energy | LLCRDMISSLAT (ns) UncFREQ (Ghz)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.03     0.01    0 %     18.92      0.00      86.65      50.64         150.36 2.10
 SKT   1     0.70     7.13   99 %      0.00      0.00     197.36      33.81         1432.50 2.20
---------------------------------------------------------------------------------------------------------------
       *     0.73     7.14   29 %     18.92      0.00     284.01      84.45         1465.66 2.15

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
 LOCAL : ratio of local memory requests to memory controller in %
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 PMM RD : bytes read from PMM memory (in GBytes)
 PMM WR : bytes written to PMM memory (in GBytes)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.01   0.90   0.01    0.31    4321       64 K    0.93    0.44    0.00    0.00     2128        1        0     70
   1    0     0.00   0.82   0.00    0.31    1421       12 K    0.87    0.39    0.00    0.01      784        1        0     70
   2    0     0.00   0.94   0.00    0.31    1485       11 K    0.84    0.48    0.00    0.00      392        0        0     68
   3    0     0.00   0.98   0.00    0.31    1135       11 K    0.88    0.49    0.00    0.00      168        0        1     69
   4    0     0.00   0.33   0.00    0.31    1205       20 K    0.93    0.18    0.00    0.01      448        0        1     67
   5    0     0.00   0.28   0.00    0.31     631       13 K    0.95    0.18    0.00    0.01      336        1        0     69
   6    0     0.00   0.39   0.00    0.31    6051       51 K    0.88    0.17    0.00    0.01      112        0        0     65
   7    0     0.00   0.28   0.00    0.31    3640       30 K    0.87    0.13    0.00    0.01      112        0        6     69
   8    0     0.00   0.75   0.00    0.31     379     5753      0.92    0.17    0.00    0.00      392        0        0     70
   9    0     0.00   0.54   0.00    0.31     131     3607      0.96    0.20    0.00    0.01        0        0        0     71
  10    0     0.00   0.41   0.00    0.31     197     2782      0.93    0.07    0.00    0.02      112        0        0     68
  11    0     0.00   0.78   0.00    0.31    2880       32 K    0.91    0.53    0.00    0.00    12208        2        1     70
  12    0     0.00   0.40   0.00    0.31    1439       18 K    0.90    0.11    0.00    0.02      280        0        0     72
  13    0     0.00   0.37   0.00    0.31     185     2108      0.91    0.09    0.00    0.02        0        0        0     69
  14    0     0.00   0.41   0.00    0.31     104     2888      0.96    0.08    0.00    0.02      392        0        0     68
  15    0     0.00   0.37   0.00    0.31     106     2124      0.95    0.08    0.00    0.02       56        0        0     71
  16    0     0.00   0.37   0.00    0.31      77     2136      0.96    0.08    0.00    0.02       56        0        0     68
  17    0     0.00   0.37   0.00    0.31      91     2082      0.95    0.09    0.00    0.02      112        0        0     68
  18    0     0.00   0.34   0.00    0.31      83     1910      0.95    0.09    0.00    0.02        0        0        0     69
  19    0     0.00   0.38   0.00    0.31      87     2195      0.95    0.07    0.00    0.02       56        0        0     72
  20    0     0.00   0.31   0.00    0.31      65     1599      0.95    0.10    0.00    0.01      280        0        0     71
  21    0     0.00   0.20   0.00    0.31     312     5793      0.94    0.10    0.00    0.02       56        0        0     71
  22    0     0.00   0.37   0.00    0.31      98     2152      0.95    0.08    0.00    0.02        0        0        1     70
  23    0     0.00   0.38   0.00    0.31      72     2205      0.96    0.08    0.00    0.02      112        0        0     69
  24    0     0.00   0.29   0.00    0.31      89     1880      0.95    0.12    0.00    0.01       56        0        0     70
  25    0     0.00   0.68   0.00    0.31    3631       17 K    0.75    0.46    0.00    0.00     1232        1        1     70
  26    0     0.00   0.63   0.01    0.31      10 K     38 K    0.72    0.39    0.00    0.00     5600        3        3     71
  27    0     0.00   0.63   0.00    0.31    4083       27 K    0.82    0.33    0.00    0.00    15232        5        0     71
  28    1     0.02   0.02   1.31    1.31     173 K    220 K    0.29    0.58    0.00    0.00     1400      173      643     54
  29    1     0.02   0.02   1.31    1.31     173 K    221 K    0.30    0.59    0.00    0.00     1624      209      650     52
  30    1     0.02   0.02   1.31    1.31     172 K    222 K    0.30    0.58    0.00    0.00     1400      177      647     53
  31    1     0.02   0.02   1.31    1.31     173 K    222 K    0.30    0.59    0.00    0.00     1008      184      645     52
  32    1     0.02   0.02   1.31    1.31     173 K    223 K    0.30    0.58    0.00    0.00     1568      196      648     50
  33    1     0.02   0.02   1.31    1.31     173 K    223 K    0.30    0.58    0.00    0.00     2128      271      650     50
  34    1     0.02   0.02   1.31    1.31     171 K    222 K    0.31    0.58    0.00    0.00     1064      175      643     52
  35    1     0.02   0.02   1.31    1.31     172 K    221 K    0.30    0.58    0.00    0.00     1400      173      645     50
  36    1     0.02   0.02   1.31    1.31     174 K    223 K    0.30    0.58    0.00    0.00     1680      270      647     51
  37    1     0.02   0.02   1.31    1.31     173 K    222 K    0.30    0.59    0.00    0.00     1512      233      648     50
  38    1     0.02   0.02   1.31    1.31     173 K    221 K    0.30    0.58    0.00    0.00     1568      204      646     51
  39    1     0.02   0.02   1.31    1.31     172 K    221 K    0.30    0.58    0.00    0.00     1120      153      647     51
  40    1     0.02   0.02   1.31    1.31     175 K    224 K    0.30    0.59    0.00    0.00     1792      253      648     52
  41    1     0.02   0.02   1.31    1.31     173 K    221 K    0.29    0.58    0.00    0.00      784      245      644     54
  42    1     0.02   0.02   1.31    1.31     172 K    221 K    0.30    0.58    0.00    0.00     1680      259      646     50
  43    1     0.02   0.02   1.31    1.31     173 K    221 K    0.30    0.59    0.00    0.00     1848      247      643     51
  44    1     0.02   0.02   1.31    1.31     171 K    219 K    0.30    0.58    0.00    0.00     1680      293      646     52
  45    1     0.02   0.02   1.31    1.31     173 K    222 K    0.30    0.59    0.00    0.00     1736      359      651     50
  46    1     0.02   0.02   1.31    1.31     173 K    222 K    0.30    0.58    0.00    0.00     1400      253      662     53
  47    1     0.02   0.02   1.31    1.31     172 K    221 K    0.30    0.58    0.00    0.00     1904      319      651     48
  48    1     0.02   0.02   1.31    1.31     173 K    222 K    0.30    0.58    0.00    0.00     1512      254      650     51
  49    1     0.02   0.02   1.31    1.31     173 K    221 K    0.30    0.59    0.00    0.00     1736      259      652     52
  50    1     0.02   0.01   1.31    1.31     156 K    201 K    0.31    0.44    0.00    0.00     1344      229      605     51
  51    1     0.02   0.02   1.31    1.31     173 K    221 K    0.29    0.58    0.00    0.00     1792      328      647     52
  52    1     0.02   0.02   1.31    1.31     173 K    222 K    0.30    0.59    0.00    0.00     1624      348      651     52
  53    1     0.02   0.02   1.31    1.31     172 K    220 K    0.30    0.59    0.00    0.00     2072      289      648     51
  54    1     0.02   0.02   1.31    1.31     171 K    221 K    0.30    0.58    0.00    0.00     1512      219      648     52
  55    1     0.02   0.02   1.31    1.31     179 K    233 K    0.30    0.58    0.00    0.00     1232      304      641     51
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.60   0.00    0.31      44 K    389 K    0.87    0.34    0.00    0.01    40712       14       14     65
 SKT    1     0.02   0.02   1.31    1.31    4838 K   6206 K    0.30    0.58    0.00    0.00    43120     6876    18092     48
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.01   0.02   0.65    1.30    4883 K   6595 K    0.33    0.57    0.00    0.00     N/A     N/A     N/A      N/A

 Instructions retired: 1537 M ; Active cycles:   95 G ; Time (TSC): 2595 Mticks ; C0 (active,non-halted) core residency: 50.25 %

 C1 core residency: 0.09 %; C3 core residency: 0.00 %; C6 core residency: 49.66 %; C7 core residency: 0.00 %;
 C0 package residency: 100.00 %; C2 package residency: 0.00 %; C6 package residency: 0.00 %;
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Core    C-state distribution│00000000000000000000000000000000000000006666666666666666666666666666666666666666│
                             └────────────────────────────────────────────────────────────────────────────────┘
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Package C-state distribution│00000000000000000000000000000000000000000000000000000000000000000000000000000000│
                             └────────────────────────────────────────────────────────────────────────────────┘

 PHYSICAL CORE IPC                 : 0.02 => corresponds to 0.32 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.01 => corresponds to 0.21 % core utilization over time interval
 Pipeline stalls: Frontend bound: 25 %, bad Speculation: 24 %, Backend bound: 24 %, Retiring: 25 %
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Pipeline stall distribution │FFFFFFFFFFFFFFFFFFFFSSSSSSSSSSSSSSSSSSSSBBBBBBBBBBBBBBBBBBBBRRRRRRRRRRRRRRRRRRRR│
                             └────────────────────────────────────────────────────────────────────────────────┘

 SMI count: 0

Intel(r) UPI data traffic estimation in bytes (data traffic coming to CPU/socket through UPI links):

               UPI0     UPI1     UPI2    |  UPI0   UPI1   UPI2  
---------------------------------------------------------------------------------------------------------------
 SKT    0     4331 K   4353 K   4274 K   |    0%     0%     0%   
 SKT    1     6318 M   6318 M   6318 M   |   25%    25%    25%   
---------------------------------------------------------------------------------------------------------------
Total UPI incoming data traffic:   18 G     UPI data traffic/Memory controller traffic: 0.71

Intel(r) UPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through UPI links):

               UPI0     UPI1     UPI2    |  UPI0   UPI1   UPI2  
---------------------------------------------------------------------------------------------------------------
 SKT    0     9725 M   9740 M   9893 M   |   38%    38%    39%   
 SKT    1     5325 M   4804 M   4800 M   |   21%    19%    19%   
---------------------------------------------------------------------------------------------------------------
Total UPI outgoing data and non-data traffic:   44 G
MEM (GB)->|  READ |  WRITE | LOCAL | PMM RD | PMM WR | CPU energy | DIMM energy | LLCRDMISSLAT (ns) UncFREQ (Ghz)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.04     0.02    0 %     18.93      0.00      86.50      50.79         153.56 2.10
 SKT   1     0.71     7.10   99 %      0.00      0.00     197.09      33.75         1431.70 2.20
---------------------------------------------------------------------------------------------------------------
       *     0.74     7.12   29 %     18.93      0.00     283.59      84.54         1464.34 2.15

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
 LOCAL : ratio of local memory requests to memory controller in %
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 PMM RD : bytes read from PMM memory (in GBytes)
 PMM WR : bytes written to PMM memory (in GBytes)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.57   0.01    0.31    3105       66 K    0.95    0.16    0.00    0.01     2408        0        1     70
   1    0     0.00   1.10   0.00    0.31     264     4505      0.94    0.54    0.00    0.00      840        0        0     70
   2    0     0.00   0.41   0.00    0.31      87     3277      0.97    0.18    0.00    0.01      504        0        0     69
   3    0     0.00   0.73   0.00    0.31      94     4147      0.97    0.23    0.00    0.01      112        0        0     69
   4    0     0.00   0.45   0.00    0.31     344       10 K    0.96    0.20    0.00    0.01      504        0        0     67
   5    0     0.00   0.26   0.00    0.31     222     6957      0.96    0.18    0.00    0.01      336        0        0     68
   6    0     0.00   0.39   0.00    0.31    5916       50 K    0.88    0.16    0.00    0.01      112        0        0     66
   7    0     0.00   0.29   0.00    0.31    3429       31 K    0.88    0.13    0.00    0.01      168        0        6     68
   8    0     0.00   0.72   0.00    0.31     118     4277      0.97    0.16    0.00    0.01      392        0        0     71
   9    0     0.00   0.58   0.00    0.31     169     4718      0.96    0.24    0.00    0.01       56        0        0     71
  10    0     0.00   0.25   0.00    0.31     122     2327      0.94    0.09    0.00    0.01      112        0        0     68
  11    0     0.00   0.45   0.00    0.31     153       17 K    0.99    0.27    0.00    0.01    12152        0        0     70
  12    0     0.00   0.42   0.00    0.31    2050       18 K    0.87    0.11    0.00    0.02      280        0        0     72
  13    0     0.00   0.42   0.00    0.31     185     2421      0.92    0.08    0.00    0.02        0        0        0     70
  14    0     0.00   0.40   0.00    0.31      79     2103      0.95    0.08    0.00    0.02      392        0        0     68
  15    0     0.00   0.41   0.00    0.31      80     1675      0.95    0.09    0.00    0.02        0        0        0     70
  16    0     0.00   0.40   0.00    0.31      75     2075      0.96    0.08    0.00    0.02       56        0        0     67
  17    0     0.00   0.40   0.00    0.31      83     1746      0.95    0.09    0.00    0.02       56        0        0     67
  18    0     0.00   0.40   0.00    0.31      95     2644      0.96    0.08    0.00    0.02        0        0        0     69
  19    0     0.00   0.37   0.00    0.31     304     2783      0.88    0.08    0.00    0.02      112        0        0     72
  20    0     0.00   0.37   0.00    0.31      67     1743      0.95    0.10    0.00    0.02      280        0        0     71
  21    0     0.00   0.38   0.00    0.31      90     2752      0.97    0.09    0.00    0.02       56        0        0     71
  22    0     0.00   0.49   0.00    0.31     103     2663      0.96    0.08    0.00    0.02        0        0        0     70
  23    0     0.00   0.39   0.00    0.31      86     2252      0.96    0.08    0.00    0.02      112        0        0     69
  24    0     0.00   0.34   0.00    0.31      75     2387      0.96    0.10    0.00    0.01       56        0        0     70
  25    0     0.00   0.45   0.00    0.31      87     1905      0.95    0.09    0.00    0.02     1120        0        0     70
  26    0     0.00   0.19   0.00    0.31    1623       24 K    0.92    0.16    0.00    0.01     5600        0        1     71
  27    0     0.00   0.30   0.00    0.31    1897       18 K    0.89    0.10    0.00    0.02    15008        1        0     71
  28    1     0.02   0.02   1.31    1.31     173 K    222 K    0.30    0.58    0.00    0.00     1176      190      641     54
  29    1     0.02   0.02   1.31    1.31     172 K    221 K    0.30    0.59    0.00    0.00     2240      217      649     52
  30    1     0.02   0.02   1.31    1.31     173 K    225 K    0.31    0.58    0.00    0.00     1680      195      646     52
  31    1     0.02   0.02   1.31    1.31     173 K    222 K    0.30    0.59    0.00    0.00     1176      173      645     52
  32    1     0.02   0.02   1.31    1.31     173 K    223 K    0.30    0.58    0.00    0.00     1344      185      646     50
  33    1     0.02   0.02   1.31    1.31     175 K    225 K    0.30    0.58    0.00    0.00     1680      232      648     50
  34    1     0.02   0.02   1.31    1.31     171 K    221 K    0.30    0.59    0.00    0.00     1400      167      642     52
  35    1     0.02   0.02   1.31    1.31     172 K    220 K    0.30    0.59    0.00    0.00     1288      177      643     49
  36    1     0.02   0.02   1.31    1.31     174 K    223 K    0.30    0.58    0.00    0.00     1344      267      646     51
  37    1     0.02   0.02   1.31    1.31     172 K    222 K    0.30    0.59    0.00    0.00     1792      202      649     51
  38    1     0.02   0.02   1.31    1.31     172 K    220 K    0.30    0.58    0.00    0.00     1288      188      645     51
  39    1     0.02   0.02   1.31    1.31     172 K    221 K    0.30    0.58    0.00    0.00     1064      174      645     51
  40    1     0.02   0.02   1.31    1.31     178 K    226 K    0.29    0.58    0.00    0.00     1400      246      648     52
  41    1     0.02   0.02   1.31    1.31     173 K    221 K    0.29    0.58    0.00    0.00     1344      227      642     54
  42    1     0.02   0.02   1.31    1.31     172 K    221 K    0.30    0.58    0.00    0.00     1344      290      645     50
  43    1     0.02   0.02   1.31    1.31     172 K    221 K    0.30    0.59    0.00    0.00     1568      221      642     51
  44    1     0.02   0.02   1.31    1.31     171 K    220 K    0.30    0.58    0.00    0.00     1624      274      646     53
  45    1     0.02   0.02   1.31    1.31     173 K    222 K    0.30    0.59    0.00    0.00     1736      319      652     51
  46    1     0.02   0.02   1.31    1.31     174 K    221 K    0.29    0.58    0.00    0.00     1512      292      659     52
  47    1     0.02   0.02   1.31    1.31     173 K    220 K    0.30    0.58    0.00    0.00     1792      308      650     49
  48    1     0.03   0.02   1.31    1.31     178 K    230 K    0.30    0.60    0.00    0.00     1400      277      649     51
  49    1     0.02   0.02   1.31    1.31     173 K    222 K    0.30    0.58    0.00    0.00     1344      260      651     52
  50    1     0.02   0.01   1.31    1.31     156 K    201 K    0.31    0.44    0.00    0.00     1400      219      603     51
  51    1     0.02   0.02   1.31    1.31     173 K    221 K    0.30    0.58    0.00    0.00     1568      313      648     51
  52    1     0.02   0.02   1.31    1.31     173 K    223 K    0.30    0.59    0.00    0.00     1680      302      649     51
  53    1     0.02   0.02   1.31    1.31     173 K    223 K    0.30    0.58    0.00    0.00     1848      277      648     51
  54    1     0.02   0.02   1.31    1.31     173 K    224 K    0.30    0.58    0.00    0.00     1288      212      647     52
  55    1     0.02   0.02   1.31    1.31     188 K    242 K    0.29    0.58    0.00    0.00     1456      301      639     51
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.41   0.00    0.31      21 K    296 K    0.92    0.17    0.00    0.01    40824        1        8     65
 SKT    1     0.02   0.02   1.31    1.31    4857 K   6235 K    0.30    0.58    0.00    0.00    41776     6705    18063     49
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.01   0.02   0.65    1.30    4878 K   6532 K    0.32    0.57    0.00    0.00     N/A     N/A     N/A      N/A

 Instructions retired: 1517 M ; Active cycles:   95 G ; Time (TSC): 2593 Mticks ; C0 (active,non-halted) core residency: 50.16 %

 C1 core residency: 0.07 %; C3 core residency: 0.00 %; C6 core residency: 49.77 %; C7 core residency: 0.00 %;
 C0 package residency: 100.00 %; C2 package residency: 0.00 %; C6 package residency: 0.00 %;
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Core    C-state distribution│00000000000000000000000000000000000000006666666666666666666666666666666666666666│
                             └────────────────────────────────────────────────────────────────────────────────┘
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Package C-state distribution│00000000000000000000000000000000000000000000000000000000000000000000000000000000│
                             └────────────────────────────────────────────────────────────────────────────────┘

 PHYSICAL CORE IPC                 : 0.02 => corresponds to 0.32 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.01 => corresponds to 0.21 % core utilization over time interval
 Pipeline stalls: Frontend bound: 25 %, bad Speculation: 25 %, Backend bound: 25 %, Retiring: 24 %
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Pipeline stall distribution │FFFFFFFFFFFFFFFFFFFFSSSSSSSSSSSSSSSSSSSSBBBBBBBBBBBBBBBBBBBBRRRRRRRRRRRRRRRRRRRR│
                             └────────────────────────────────────────────────────────────────────────────────┘

 SMI count: 0

Intel(r) UPI data traffic estimation in bytes (data traffic coming to CPU/socket through UPI links):

               UPI0     UPI1     UPI2    |  UPI0   UPI1   UPI2  
---------------------------------------------------------------------------------------------------------------
 SKT    0     2137 K   2175 K   2166 K   |    0%     0%     0%   
 SKT    1     6310 M   6310 M   6310 M   |   25%    25%    25%   
---------------------------------------------------------------------------------------------------------------
Total UPI incoming data traffic:   18 G     UPI data traffic/Memory controller traffic: 0.71

Intel(r) UPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through UPI links):

               UPI0     UPI1     UPI2    |  UPI0   UPI1   UPI2  
---------------------------------------------------------------------------------------------------------------
 SKT    0     9713 M   9727 M   9880 M   |   38%    38%    39%   
 SKT    1     5314 M   4795 M   4791 M   |   21%    19%    19%   
---------------------------------------------------------------------------------------------------------------
Total UPI outgoing data and non-data traffic:   44 G
MEM (GB)->|  READ |  WRITE | LOCAL | PMM RD | PMM WR | CPU energy | DIMM energy | LLCRDMISSLAT (ns) UncFREQ (Ghz)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.03     0.01    0 %     18.91      0.00      86.45      50.63         149.03 2.10
 SKT   1     0.70     7.08   99 %      0.00      0.00     197.00      33.73         1431.74 2.20
---------------------------------------------------------------------------------------------------------------
       *     0.73     7.09   29 %     18.91      0.00     283.45      84.36         1464.77 2.15

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
 LOCAL : ratio of local memory requests to memory controller in %
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 PMM RD : bytes read from PMM memory (in GBytes)
 PMM WR : bytes written to PMM memory (in GBytes)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.54   0.01    0.31    2648       61 K    0.95    0.13    0.00    0.01     2352        0        0     69
   1    0     0.00   0.31   0.00    0.31     426       12 K    0.96    0.10    0.00    0.02      952        0        0     70
   2    0     0.00   0.45   0.00    0.31      62     1937      0.96    0.09    0.00    0.02      504        0        0     69
   3    0     0.00   0.61   0.00    0.31    1389     8724      0.82    0.51    0.00    0.00      504        0        0     69
   4    0     0.00   0.68   0.00    0.31     382     3838      0.89    0.18    0.00    0.01      504        0        0     67
   5    0     0.00   0.49   0.00    0.31      64     2315      0.97    0.10    0.00    0.02      336        0        0     69
   6    0     0.00   0.39   0.00    0.31    6100       48 K    0.87    0.17    0.00    0.01      112        0        0     65
   7    0     0.00   0.29   0.00    0.31    3587       27 K    0.86    0.13    0.00    0.01      168        0        5     68
   8    0     0.00   0.41   0.00    0.31     120     2943      0.95    0.08    0.00    0.02      392        0        0     70
   9    0     0.00   0.47   0.00    0.31      58     2048      0.97    0.09    0.00    0.02       56        0        0     71
  10    0     0.00   0.36   0.00    0.31      62     1255      0.94    0.10    0.00    0.01      112        0        0     69
  11    0     0.00   0.37   0.00    0.31     101       15 K    0.99    0.27    0.00    0.01    11928        0        0     71
  12    0     0.00   0.41   0.00    0.31    1560       18 K    0.90    0.11    0.00    0.02      280        0        0     72
  13    0     0.00   0.44   0.00    0.31      56     1938      0.97    0.08    0.00    0.02        0        0        0     70
  14    0     0.00   0.37   0.00    0.31     210     2209      0.89    0.09    0.00    0.01      392        0        0     67
  15    0     0.00   0.45   0.00    0.31      73     1957      0.96    0.08    0.00    0.02       56        0        0     70
  16    0     0.00   0.45   0.00    0.31      69     1975      0.96    0.07    0.00    0.02       56        0        0     68
  17    0     0.00   0.46   0.00    0.31      66     1953      0.96    0.08    0.00    0.02       56        0        0     67
  18    0     0.00   0.44   0.00    0.31      64     1723      0.95    0.09    0.00    0.02        0        0        0     69
  19    0     0.00   0.43   0.00    0.31      54     1718      0.96    0.08    0.00    0.02       56        0        0     72
  20    0     0.00   0.43   0.00    0.31      57     1667      0.96    0.09    0.00    0.02      112        0        0     71
  21    0     0.00   0.50   0.00    0.31      65     2731      0.97    0.07    0.00    0.02       56        0        0     71
  22    0     0.00   0.43   0.00    0.31      62     1670      0.96    0.09    0.00    0.02        0        0        1     70
  23    0     0.00   0.47   0.00    0.31      59     2005      0.97    0.08    0.00    0.02      112        0        0     69
  24    0     0.00   0.41   0.00    0.31     283     2525      0.88    0.10    0.00    0.02       56        0        0     70
  25    0     0.00   0.48   0.00    0.31     206     2186      0.90    0.09    0.00    0.01     1064        0        0     71
  26    0     0.00   0.20   0.00    0.31    1501       18 K    0.91    0.16    0.00    0.01     5544        0        0     70
  27    0     0.00   0.25   0.00    0.31     479     6222      0.91    0.15    0.00    0.01    14784        0        0     71
  28    1     0.02   0.02   1.31    1.31     172 K    220 K    0.29    0.58    0.00    0.00     1680      169      640     54
  29    1     0.02   0.02   1.31    1.31     172 K    220 K    0.30    0.59    0.00    0.00     1680      230      646     52
  30    1     0.02   0.02   1.31    1.31     172 K    222 K    0.30    0.58    0.00    0.00     1624      197      646     52
  31    1     0.02   0.02   1.31    1.31     172 K    222 K    0.30    0.59    0.00    0.00     1344      156      644     53
  32    1     0.02   0.02   1.31    1.31     172 K    222 K    0.30    0.58    0.00    0.00     1568      203      645     49
  33    1     0.02   0.02   1.31    1.31     172 K    222 K    0.30    0.58    0.00    0.00     1792      256      649     50
  34    1     0.02   0.02   1.31    1.31     170 K    221 K    0.31    0.59    0.00    0.00     1120      188      643     52
  35    1     0.02   0.02   1.31    1.31     172 K    220 K    0.30    0.59    0.00    0.00     1568      195      643     50
  36    1     0.02   0.02   1.31    1.31     173 K    222 K    0.30    0.58    0.00    0.00     2016      245      647     50
  37    1     0.02   0.02   1.31    1.31     172 K    222 K    0.30    0.59    0.00    0.00     1736      244      646     50
  38    1     0.02   0.02   1.31    1.31     173 K    220 K    0.30    0.58    0.00    0.00      952      217      643     51
  39    1     0.02   0.02   1.31    1.31     172 K    221 K    0.30    0.58    0.00    0.00     1120      172      648     52
  40    1     0.02   0.02   1.31    1.31     174 K    222 K    0.29    0.59    0.00    0.00     1680      234      648     52
  41    1     0.02   0.02   1.31    1.31     172 K    221 K    0.29    0.58    0.00    0.00     1456      234      642     53
  42    1     0.02   0.02   1.31    1.31     172 K    221 K    0.30    0.58    0.00    0.00     1512      297      643     51
  43    1     0.02   0.02   1.31    1.31     172 K    221 K    0.30    0.59    0.00    0.00     1624      281      642     51
  44    1     0.02   0.02   1.31    1.31     172 K    221 K    0.30    0.58    0.00    0.00     1512      297      646     52
  45    1     0.02   0.02   1.31    1.31     173 K    222 K    0.30    0.59    0.00    0.00     1792      329      652     50
  46    1     0.02   0.02   1.31    1.31     173 K    221 K    0.30    0.58    0.00    0.00     1736      256      661     52
  47    1     0.02   0.02   1.31    1.31     172 K    220 K    0.30    0.58    0.00    0.00     1736      337      650     48
  48    1     0.02   0.02   1.31    1.31     173 K    222 K    0.30    0.58    0.00    0.00     1064      276      652     50
  49    1     0.02   0.02   1.31    1.31     173 K    222 K    0.30    0.58    0.00    0.00     1624      267      651     52
  50    1     0.02   0.01   1.31    1.31     155 K    200 K    0.31    0.44    0.00    0.00     1344      233      603     51
  51    1     0.02   0.02   1.31    1.31     172 K    221 K    0.30    0.58    0.00    0.00     2072      318      648     52
  52    1     0.02   0.02   1.31    1.31     173 K    223 K    0.30    0.59    0.00    0.00     1792      329      651     51
  53    1     0.02   0.02   1.31    1.31     171 K    220 K    0.30    0.58    0.00    0.00     1792      318      647     51
  54    1     0.02   0.02   1.31    1.31     171 K    221 K    0.30    0.58    0.00    0.00     1232      233      647     52
  55    1     0.02   0.02   1.31    1.31     178 K    233 K    0.30    0.58    0.00    0.00     1456      275      641     51
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.40   0.00    0.31      19 K    256 K    0.92    0.16    0.00    0.01    40544        0        6     65
 SKT    1     0.02   0.02   1.31    1.31    4825 K   6197 K    0.30    0.58    0.00    0.00    43624     6986    18064     48
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.01   0.02   0.65    1.31    4844 K   6454 K    0.32    0.57    0.00    0.00     N/A     N/A     N/A      N/A

 Instructions retired: 1491 M ; Active cycles:   95 G ; Time (TSC): 2595 Mticks ; C0 (active,non-halted) core residency: 50.13 %

 C1 core residency: 0.05 %; C3 core residency: 0.00 %; C6 core residency: 49.82 %; C7 core residency: 0.00 %;
 C0 package residency: 100.00 %; C2 package residency: 0.00 %; C6 package residency: 0.00 %;
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Core    C-state distribution│00000000000000000000000000000000000000006666666666666666666666666666666666666666│
                             └────────────────────────────────────────────────────────────────────────────────┘
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Package C-state distribution│00000000000000000000000000000000000000000000000000000000000000000000000000000000│
                             └────────────────────────────────────────────────────────────────────────────────┘

 PHYSICAL CORE IPC                 : 0.02 => corresponds to 0.31 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.01 => corresponds to 0.21 % core utilization over time interval
 Pipeline stalls: Frontend bound: 24 %, bad Speculation: 24 %, Backend bound: 25 %, Retiring: 25 %
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Pipeline stall distribution │FFFFFFFFFFFFFFFFFFFFSSSSSSSSSSSSSSSSSSSSBBBBBBBBBBBBBBBBBBBBRRRRRRRRRRRRRRRRRRRR│
                             └────────────────────────────────────────────────────────────────────────────────┘

 SMI count: 0

Intel(r) UPI data traffic estimation in bytes (data traffic coming to CPU/socket through UPI links):

               UPI0     UPI1     UPI2    |  UPI0   UPI1   UPI2  
---------------------------------------------------------------------------------------------------------------
 SKT    0     2032 K   2105 K   2020 K   |    0%     0%     0%   
 SKT    1     6307 M   6307 M   6307 M   |   25%    25%    25%   
---------------------------------------------------------------------------------------------------------------
Total UPI incoming data traffic:   18 G     UPI data traffic/Memory controller traffic: 0.71

Intel(r) UPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through UPI links):

               UPI0     UPI1     UPI2    |  UPI0   UPI1   UPI2  
---------------------------------------------------------------------------------------------------------------
 SKT    0     9709 M   9724 M   9877 M   |   38%    38%    39%   
 SKT    1     5312 M   4792 M   4789 M   |   21%    19%    19%   
---------------------------------------------------------------------------------------------------------------
Total UPI outgoing data and non-data traffic:   44 G
MEM (GB)->|  READ |  WRITE | LOCAL | PMM RD | PMM WR | CPU energy | DIMM energy | LLCRDMISSLAT (ns) UncFREQ (Ghz)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.03     0.01    0 %     18.90      0.00      86.57      50.80         149.94 2.10
 SKT   1     0.69     7.05   99 %      0.00      0.00     197.02      33.72         1433.77 2.20
---------------------------------------------------------------------------------------------------------------
       *     0.72     7.07   29 %     18.90      0.00     283.59      84.52         1466.93 2.15

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
 LOCAL : ratio of local memory requests to memory controller in %
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 PMM RD : bytes read from PMM memory (in GBytes)
 PMM WR : bytes written to PMM memory (in GBytes)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.53   0.01    0.31    2990       61 K    0.95    0.13    0.00    0.01     2296        0        0     70
   1    0     0.00   0.41   0.00    0.31     240     2936      0.91    0.08    0.00    0.02      840        0        0     70
   2    0     0.00   0.45   0.00    0.31      63     1892      0.96    0.08    0.00    0.02      560        0        0     69
   3    0     0.00   0.48   0.00    0.31      68     2369      0.97    0.09    0.00    0.02      560        0        0     69
   4    0     0.00   0.44   0.00    0.31     106     3396      0.97    0.09    0.00    0.02      504        0        0     67
   5    0     0.00   0.47   0.00    0.31      79     2057      0.95    0.10    0.00    0.02      336        0        0     69
   6    0     0.00   0.39   0.00    0.31    6462       50 K    0.87    0.16    0.00    0.01      112        0        0     66
   7    0     0.00   0.29   0.00    0.31    1987       16 K    0.86    0.13    0.00    0.01      112        0        3     68
   8    0     0.00   0.56   0.00    0.31      80     3043      0.97    0.07    0.00    0.02      392        0        0     70
   9    0     0.00   0.36   0.00    0.31      65     1861      0.96    0.10    0.00    0.01       56        0        0     71
  10    0     0.00   0.23   0.00    0.31     112     2447      0.95    0.08    0.00    0.01      112        0        0     69
  11    0     0.00   0.36   0.00    0.31     114       15 K    0.99    0.26    0.00    0.01    11816        0        0     70
  12    0     0.00   0.43   0.00    0.31    2354       18 K    0.86    0.11    0.00    0.02      280        0        0     72
  13    0     0.00   0.45   0.00    0.31      53     1922      0.97    0.08    0.00    0.02       56        0        0     70
  14    0     0.00   0.39   0.00    0.31      75     1910      0.96    0.08    0.00    0.02      392        0        0     67
  15    0     0.00   0.45   0.00    0.31      73     1958      0.96    0.08    0.00    0.02        0        0        0     70
  16    0     0.00   0.45   0.00    0.31      66     2014      0.97    0.08    0.00    0.02       56        0        0     67
  17    0     0.00   0.46   0.00    0.31      61     1969      0.97    0.08    0.00    0.02       56        0        0     67
  18    0     0.00   0.45   0.00    0.31      86     2814      0.97    0.06    0.00    0.02        0        0        0     69
  19    0     0.00   0.50   0.00    0.31     101     3587      0.97    0.06    0.00    0.02       56        0        0     72
  20    0     0.00   0.42   0.00    0.31      58     1644      0.96    0.09    0.00    0.02      112        0        0     71
  21    0     0.00   0.37   0.00    0.31      59     2138      0.97    0.08    0.00    0.02       56        0        0     71
  22    0     0.00   0.46   0.00    0.31      69     1995      0.96    0.08    0.00    0.02        0        0        0     70
  23    0     0.00   0.46   0.00    0.31      74     2587      0.97    0.08    0.00    0.02      112        0        0     69
  24    0     0.00   0.38   0.00    0.31     352     3621      0.89    0.10    0.00    0.02      112        0        0     70
  25    0     0.00   0.45   0.00    0.31      67     2172      0.97    0.09    0.00    0.01     1008        0        0     70
  26    0     0.00   0.20   0.00    0.31    1467       18 K    0.91    0.17    0.00    0.01     5320        0        0     70
  27    0     0.00   0.51   0.00    0.31     175     3324      0.94    0.14    0.00    0.01    14784        0        0     71
  28    1     0.02   0.02   1.31    1.31     175 K    221 K    0.29    0.58    0.00    0.00     1344      141      641     54
  29    1     0.02   0.02   1.31    1.31     172 K    221 K    0.30    0.59    0.00    0.00     1736      239      650     52
  30    1     0.02   0.02   1.31    1.31     174 K    225 K    0.30    0.58    0.00    0.00     1232      186      648     52
  31    1     0.02   0.02   1.31    1.31     172 K    222 K    0.30    0.59    0.00    0.00     1456      162      645     52
  32    1     0.02   0.02   1.31    1.31     172 K    223 K    0.30    0.58    0.00    0.00     1400      196      648     50
  33    1     0.02   0.02   1.31    1.31     175 K    225 K    0.30    0.58    0.00    0.00     1568      256      650     50
  34    1     0.02   0.02   1.31    1.31     171 K    221 K    0.30    0.58    0.00    0.00     1624      163      643     52
  35    1     0.02   0.02   1.31    1.31     172 K    220 K    0.30    0.59    0.00    0.00     1512      184      644     50
  36    1     0.02   0.02   1.31    1.31     173 K    222 K    0.30    0.58    0.00    0.00     1736      259      645     51
  37    1     0.02   0.02   1.31    1.31     173 K    222 K    0.30    0.59    0.00    0.00     1848      240      648     50
  38    1     0.02   0.02   1.31    1.31     172 K    220 K    0.30    0.59    0.00    0.00     1568      232      646     51
  39    1     0.02   0.02   1.31    1.31     172 K    221 K    0.30    0.58    0.00    0.00     1512      167      648     51
  40    1     0.02   0.02   1.31    1.31     174 K    222 K    0.29    0.59    0.00    0.00     1792      252      650     52
  41    1     0.02   0.02   1.31    1.31     172 K    221 K    0.30    0.58    0.00    0.00     1232      229      644     53
  42    1     0.02   0.02   1.31    1.31     174 K    223 K    0.30    0.59    0.00    0.00     1288      237      645     51
  43    1     0.02   0.02   1.31    1.31     172 K    221 K    0.30    0.59    0.00    0.00     1680      221      644     51
  44    1     0.02   0.02   1.31    1.31     172 K    221 K    0.30    0.58    0.00    0.00     1624      303      647     52
  45    1     0.02   0.02   1.31    1.31     173 K    222 K    0.30    0.59    0.00    0.00     1680      343      650     50
  46    1     0.02   0.02   1.31    1.31     173 K    221 K    0.30    0.58    0.00    0.00     1288      260      667     52
  47    1     0.02   0.02   1.31    1.31     172 K    220 K    0.30    0.58    0.00    0.00     1456      306      650     49
  48    1     0.02   0.02   1.31    1.31     173 K    222 K    0.30    0.58    0.00    0.00     1456      294      652     51
  49    1     0.02   0.02   1.31    1.31     172 K    221 K    0.30    0.59    0.00    0.00     1568      244      651     52
  50    1     0.02   0.01   1.31    1.31     156 K    201 K    0.31    0.44    0.00    0.00     1400      227      604     51
  51    1     0.02   0.02   1.31    1.31     173 K    221 K    0.30    0.59    0.00    0.00     2016      316      647     51
  52    1     0.02   0.02   1.31    1.31     173 K    222 K    0.30    0.59    0.00    0.00     1624      325      651     52
  53    1     0.02   0.02   1.31    1.31     173 K    222 K    0.30    0.58    0.00    0.00     1568      329      649     51
  54    1     0.02   0.02   1.31    1.31     172 K    223 K    0.30    0.58    0.00    0.00     1008      232      648     52
  55    1     0.02   0.02   1.31    1.31     180 K    234 K    0.30    0.58    0.00    0.00     1064      290      642     51
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.40   0.00    0.31      17 K    233 K    0.92    0.14    0.00    0.01    40096        0        3     65
 SKT    1     0.02   0.02   1.31    1.31    4840 K   6215 K    0.30    0.58    0.00    0.00    42280     6833    18097     49
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.01   0.02   0.65    1.31    4858 K   6448 K    0.32    0.57    0.00    0.00     N/A     N/A     N/A      N/A

 Instructions retired: 1493 M ; Active cycles:   95 G ; Time (TSC): 2595 Mticks ; C0 (active,non-halted) core residency: 50.11 %

 C1 core residency: 0.04 %; C3 core residency: 0.00 %; C6 core residency: 49.85 %; C7 core residency: 0.00 %;
 C0 package residency: 100.00 %; C2 package residency: 0.00 %; C6 package residency: 0.00 %;
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Core    C-state distribution│00000000000000000000000000000000000000006666666666666666666666666666666666666666│
                             └────────────────────────────────────────────────────────────────────────────────┘
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Package C-state distribution│00000000000000000000000000000000000000000000000000000000000000000000000000000000│
                             └────────────────────────────────────────────────────────────────────────────────┘

 PHYSICAL CORE IPC                 : 0.02 => corresponds to 0.31 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.01 => corresponds to 0.21 % core utilization over time interval
 Pipeline stalls: Frontend bound: 24 %, bad Speculation: 25 %, Backend bound: 24 %, Retiring: 24 %
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Pipeline stall distribution │FFFFFFFFFFFFFFFFFFFFSSSSSSSSSSSSSSSSSSSSBBBBBBBBBBBBBBBBBBBBRRRRRRRRRRRRRRRRRRRR│
                             └────────────────────────────────────────────────────────────────────────────────┘

 SMI count: 0

Intel(r) UPI data traffic estimation in bytes (data traffic coming to CPU/socket through UPI links):

               UPI0     UPI1     UPI2    |  UPI0   UPI1   UPI2  
---------------------------------------------------------------------------------------------------------------
 SKT    0     2029 K   2069 K   1983 K   |    0%     0%     0%   
 SKT    1     6319 M   6320 M   6320 M   |   25%    25%    25%   
---------------------------------------------------------------------------------------------------------------
Total UPI incoming data traffic:   18 G     UPI data traffic/Memory controller traffic: 0.71

Intel(r) UPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through UPI links):

               UPI0     UPI1     UPI2    |  UPI0   UPI1   UPI2  
---------------------------------------------------------------------------------------------------------------
 SKT    0     9726 M   9741 M   9894 M   |   38%    38%    39%   
 SKT    1     5322 M   4801 M   4797 M   |   21%    19%    19%   
---------------------------------------------------------------------------------------------------------------
Total UPI outgoing data and non-data traffic:   44 G
MEM (GB)->|  READ |  WRITE | LOCAL | PMM RD | PMM WR | CPU energy | DIMM energy | LLCRDMISSLAT (ns) UncFREQ (Ghz)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.03     0.01    0 %     18.94      0.00      86.59      50.78         151.07 2.10
 SKT   1     0.70     7.09   99 %      0.00      0.00     197.21      33.74         1431.08 2.20
---------------------------------------------------------------------------------------------------------------
       *     0.73     7.10   29 %     18.94      0.00     283.80      84.52         1464.20 2.15
