#-----------------------------------------------------------
# Vivado v2021.1.1 (64-bit)
# SW Build 3286242 on Wed Jul 28 13:09:46 MDT 2021
# IP Build 3279568 on Wed Jul 28 16:48:48 MDT 2021
# Start of session at: Thu Nov  4 10:18:56 2021
# Process ID: 2949
# Current directory: /home/ko/Desktop/elec3342/mcdecoder
# Command line: vivado /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.xpr
# Log file: /home/ko/Desktop/elec3342/mcdecoder/vivado.log
# Journal file: /home/ko/Desktop/elec3342/mcdecoder/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.xpr
update_compile_order -fileset sources_1
launch_simulation
source Testbench.tcl
run all
run all
run all
close_sim
launch_simulation
source Testbench.tcl
run all
run all
close_sim
launch_simulation
source Testbench.tcl
run all
close_sim
launch_simulation
source Testbench.tcl
run all
close_sim
launch_simulation
source Testbench.tcl
run all
close_sim
launch_simulation
source Testbench.tcl
run all
close_sim
launch_simulation
source Testbench.tcl
run all
close_sim
close_project
create_project symdet /home/ko/Desktop/elec3342/symdet -part xc7a35tcpg236-2
file mkdir /home/ko/Desktop/elec3342/symdet/symdet.srcs/sources_1/new
close [ open /home/ko/Desktop/elec3342/symdet/symdet.srcs/sources_1/new/symdet.vhd w ]
add_files /home/ko/Desktop/elec3342/symdet/symdet.srcs/sources_1/new/symdet.vhd
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
import_files -fileset sim_1 -norecurse /home/ko/Downloads/symdet_tb/L0.txt
import_files -fileset sim_1 -norecurse /home/ko/Downloads/symdet_tb/Test_SYMDET.vhd
update_compile_order -fileset sim_1
launch_simulation
source test_SYMDET.tcl
update_compile_order -fileset sim_1
run all
set_property SOURCE_SET sources_1 [get_filesets sim_1]
import_files -fileset sim_1 -norecurse {/home/ko/Downloads/symdet_tb/L1.txt /home/ko/Downloads/symdet_tb/L2.txt /home/ko/Downloads/symdet_tb/L3.txt}
close_sim
launch_simulation
source test_SYMDET.tcl
run all
close [ open /home/ko/Desktop/elec3342/symdet/symdet.srcs/sources_1/new/UART.vhd w ]
add_files /home/ko/Desktop/elec3342/symdet/symdet.srcs/sources_1/new/UART.vhd
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
import_files -fileset sim_1 -norecurse /home/ko/Downloads/tb_uart.vhd
update_compile_order -fileset sim_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
close_sim
launch_simulation
source test_SYMDET.tcl
run all
