function #\hyperref[sailRISCVztranslate48]{translate48}#(asid, ptb, vAddr, ac, priv, mxr, do_sum, level, ext_ptw) = {
  match #\hyperref[sailRISCVzwalk48]{walk48}#(vAddr, ac, priv, mxr, do_sum, ptb, level, false, ext_ptw) {
    #\hyperref[sailRISCVzPTWzyFailure]{PTW\_Failure}#(f, ext_ptw) => #\hyperref[sailRISCVzTRzyFailure]{TR\_Failure}#(f, ext_ptw),
    #\hyperref[sailRISCVzPTWzySuccess]{PTW\_Success}#(pAddr, pte, pteAddr, level, global, ext_ptw) => {
      match #\hyperref[sailRISCVzupdatezyPTEzyBits]{update\_PTE\_Bits}#(#\hyperref[sailRISCVzMkzyPTEzyBits]{Mk\_PTE\_Bits}#(pte.#\hyperref[sailRISCVzBITS]{BITS}#()), ac, pte.#\hyperref[sailRISCVzExt]{Ext}#()) {
        #\hyperref[sailRISCVzNone]{None}#() => {
          #\hyperref[sailRISCVzaddzytozyTLB48]{add\_to\_TLB48}#(asid, vAddr, pAddr, pte, pteAddr, level, global);
          #\hyperref[sailRISCVzTRzyAddress]{TR\_Address}#(pAddr, ext_ptw)
        },
        #\hyperref[sailRISCVzSome]{Some}#(pbits, ext) =>
          if ~ (#\hyperref[sailRISCVzplatzyenablezydirtyzyupdate]{plat\_enable\_dirty\_update}# ())
          then {
            /* pte needs dirty/accessed update but that is not enabled */
            #\hyperref[sailRISCVzTRzyFailure]{TR\_Failure}#(#\hyperref[sailRISCVzPTWzyPTEzyUpdate]{PTW\_PTE\_Update}#(), ext_ptw)
          } else {
            w_pte : SV48_PTE = #\hyperref[sailRISCVzupdatezyBITS]{update\_BITS}#(pte, pbits.#\hyperref[sailRISCVzbits]{bits}#());
	    w_pte : SV48_PTE = #\hyperref[sailRISCVzupdatezyExt]{update\_Ext}#(w_pte, ext);
            match #\hyperref[sailRISCVzmemzywritezyvalue]{mem\_write\_value}#(#\hyperref[sailRISCVzEXTZ]{EXTZ}#(pteAddr), 8, w_pte.#\hyperref[sailRISCVzbits]{bits}#(), false, false, false) {
              #\hyperref[sailRISCVzMemValue]{MemValue}#(_) => {
                #\hyperref[sailRISCVzaddzytozyTLB48]{add\_to\_TLB48}#(asid, vAddr, pAddr, w_pte, pteAddr, level, global);
                #\hyperref[sailRISCVzTRzyAddress]{TR\_Address}#(pAddr, ext_ptw)
              },
              #\hyperref[sailRISCVzMemException]{MemException}#(e) => {
                /* pte is not in valid memory */
                #\hyperref[sailRISCVzTRzyFailure]{TR\_Failure}#(#\hyperref[sailRISCVzPTWzyAccess]{PTW\_Access}#(), ext_ptw)
              }
            }
          }
      }
    }
  }
}
