# Logic Gates in Verilog

## ğŸ“‚ Files
- `Gates.v` : Verilog design of basic logic gates.
- `Gates_TB.v` : Testbench for verifying the gates.

## âœ… Logic Gates Implemented
- Buffer
- AND
- OR
- NOT
- NAND
- NOR
- XOR
- XNOR

## â–¶ï¸ How to Run
Using **ModelSim**:

```
step1: "cd {enter the path that file saved}" //with in curly brackets
step2: "vlib work"
step3: "vlog filename.v"
step4: "vsim module_name"
step5: "run -all"
