{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 6.1 Build 201 11/27/2006 SJ Web Edition " "Info: Version 6.1 Build 201 11/27/2006 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 11 20:14:33 2008 " "Info: Processing started: Wed Jun 11 20:14:33 2008" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off VHDL_FuncProc -c VHDL_FuncProc " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off VHDL_FuncProc -c VHDL_FuncProc" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES_NOT_SUPPORTED" "" "Warning: Timing Analysis does not support the analysis of latches as synchronous elements for the currently selected device family" {  } {  } 0 0 "Timing Analysis does not support the analysis of latches as synchronous elements for the currently selected device family" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "IN1\[1\] OUT_A\[31\] 29.400 ns Longest " "Info: Longest tpd from source pin \"IN1\[1\]\" to destination pin \"OUT_A\[31\]\" is 29.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.200 ns) 1.200 ns IN1\[1\] 1 PIN PIN_E14 55 " "Info: 1: + IC(0.000 ns) + CELL(1.200 ns) = 1.200 ns; Loc. = PIN_E14; Fanout = 55; PIN Node = 'IN1\[1\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN1[1] } "NODE_NAME" } } { "VHDL_FuncProc.vhd" "" { Text "C:/Documents and Settings/Matteo/Desktop/VHDL_FuncProc/VHDL_FuncProc.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.700 ns) + CELL(3.700 ns) 8.600 ns lpm_add_sub:Add0\|addcore:adder\[0\]\|a_csnbuffer:result_node\|sout_node\[3\]~188 2 COMB SEXP111 4 " "Info: 2: + IC(3.700 ns) + CELL(3.700 ns) = 8.600 ns; Loc. = SEXP111; Fanout = 4; COMB Node = 'lpm_add_sub:Add0\|addcore:adder\[0\]\|a_csnbuffer:result_node\|sout_node\[3\]~188'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "7.400 ns" { IN1[1] lpm_add_sub:Add0|addcore:adder[0]|a_csnbuffer:result_node|sout_node[3]~188 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/61/quartus/libraries/megafunctions/a_csnbuffer.tdf" 42 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.000 ns) 12.600 ns lpm_add_sub:Add0\|addcore:adder\[0\]\|bg_out~39 3 COMB LC98 37 " "Info: 3: + IC(0.000 ns) + CELL(4.000 ns) = 12.600 ns; Loc. = LC98; Fanout = 37; COMB Node = 'lpm_add_sub:Add0\|addcore:adder\[0\]\|bg_out~39'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "4.000 ns" { lpm_add_sub:Add0|addcore:adder[0]|a_csnbuffer:result_node|sout_node[3]~188 lpm_add_sub:Add0|addcore:adder[0]|bg_out~39 } "NODE_NAME" } } { "addcore.tdf" "" { Text "c:/altera/61/quartus/libraries/megafunctions/addcore.tdf" 644 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.000 ns) + CELL(4.000 ns) 20.600 ns lpm_add_sub:Add0\|addcore:adder\[3\]\|a_csnbuffer:result_node\|sout_node\[7\]~100 4 COMB LC243 1 " "Info: 4: + IC(4.000 ns) + CELL(4.000 ns) = 20.600 ns; Loc. = LC243; Fanout = 1; COMB Node = 'lpm_add_sub:Add0\|addcore:adder\[3\]\|a_csnbuffer:result_node\|sout_node\[7\]~100'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { lpm_add_sub:Add0|addcore:adder[0]|bg_out~39 lpm_add_sub:Add0|addcore:adder[3]|a_csnbuffer:result_node|sout_node[7]~100 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/61/quartus/libraries/megafunctions/a_csnbuffer.tdf" 42 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.200 ns) + CELL(4.000 ns) 27.800 ns lpm_add_sub:Add0\|addcore:adder\[3\]\|a_csnbuffer:result_node\|sout_node\[7\]~109 5 COMB LC118 1 " "Info: 5: + IC(3.200 ns) + CELL(4.000 ns) = 27.800 ns; Loc. = LC118; Fanout = 1; COMB Node = 'lpm_add_sub:Add0\|addcore:adder\[3\]\|a_csnbuffer:result_node\|sout_node\[7\]~109'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "7.200 ns" { lpm_add_sub:Add0|addcore:adder[3]|a_csnbuffer:result_node|sout_node[7]~100 lpm_add_sub:Add0|addcore:adder[3]|a_csnbuffer:result_node|sout_node[7]~109 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/61/quartus/libraries/megafunctions/a_csnbuffer.tdf" 42 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.600 ns) 29.400 ns OUT_A\[31\] 6 PIN PIN_R7 0 " "Info: 6: + IC(0.000 ns) + CELL(1.600 ns) = 29.400 ns; Loc. = PIN_R7; Fanout = 0; PIN Node = 'OUT_A\[31\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "1.600 ns" { lpm_add_sub:Add0|addcore:adder[3]|a_csnbuffer:result_node|sout_node[7]~109 OUT_A[31] } "NODE_NAME" } } { "VHDL_FuncProc.vhd" "" { Text "C:/Documents and Settings/Matteo/Desktop/VHDL_FuncProc/VHDL_FuncProc.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "18.500 ns ( 62.93 % ) " "Info: Total cell delay = 18.500 ns ( 62.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "10.900 ns ( 37.07 % ) " "Info: Total interconnect delay = 10.900 ns ( 37.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "29.400 ns" { IN1[1] lpm_add_sub:Add0|addcore:adder[0]|a_csnbuffer:result_node|sout_node[3]~188 lpm_add_sub:Add0|addcore:adder[0]|bg_out~39 lpm_add_sub:Add0|addcore:adder[3]|a_csnbuffer:result_node|sout_node[7]~100 lpm_add_sub:Add0|addcore:adder[3]|a_csnbuffer:result_node|sout_node[7]~109 OUT_A[31] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "29.400 ns" { IN1[1] IN1[1]~out lpm_add_sub:Add0|addcore:adder[0]|a_csnbuffer:result_node|sout_node[3]~188 lpm_add_sub:Add0|addcore:adder[0]|bg_out~39 lpm_add_sub:Add0|addcore:adder[3]|a_csnbuffer:result_node|sout_node[7]~100 lpm_add_sub:Add0|addcore:adder[3]|a_csnbuffer:result_node|sout_node[7]~109 OUT_A[31] } { 0.000ns 0.000ns 3.700ns 0.000ns 4.000ns 3.200ns 0.000ns } { 0.000ns 1.200ns 3.700ns 4.000ns 4.000ns 4.000ns 1.600ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "97 " "Info: Allocated 97 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 11 20:14:34 2008 " "Info: Processing ended: Wed Jun 11 20:14:34 2008" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
