0.6
2019.1
May 24 2019
15:06:07
C:/Users/smn90/Desktop/axi_slave_soc/axi_slave/axi_slave.sim/sim_1/synth/func/xsim/sim_top_func_synth.v,1642385972,verilog,,C:/Users/smn90/Desktop/axi_slave_soc/sim/sim_top.v,,DP8X72;FPGA_REMPTY_SCALAFIFO_to_ASFIFO8x72;FPGA_REMPTY_SCALAFIFO_to_ASFIFO8x72_87;FPGA_SCALAFIFO8x72;FPGA_SCALAFIFO8x72_88;FPGA_SCALRPTR8x72;FPGA_SCALRPTR8x72_89;FPGA_SCALWPTR8x72;FPGA_SCALWPTR8x72_90;aim_dflop;aim_dflop_0;aim_reset_sync;axi_bus_m32_bridge;axi_dwidth_converter_s32m64;axi_dwidth_converter_s32m64_axi_dwidth_converter_v2_1_18_a_upsizer;axi_dwidth_converter_s32m64_axi_dwidth_converter_v2_1_18_a_upsizer__parameterized0;axi_dwidth_converter_s32m64_axi_dwidth_converter_v2_1_18_axi_upsizer;axi_dwidth_converter_s32m64_axi_dwidth_converter_v2_1_18_r_upsizer;axi_dwidth_converter_s32m64_axi_dwidth_converter_v2_1_18_top;axi_dwidth_converter_s32m64_axi_dwidth_converter_v2_1_18_w_upsizer;axi_dwidth_converter_s32m64_axi_register_slice_v2_1_18_axi_register_slice;axi_dwidth_converter_s32m64_axi_register_slice_v2_1_18_axi_register_slice__parameterized0;axi_dwidth_converter_s32m64_axi_register_slice_v2_1_18_axic_register_slice__parameterized2;axi_dwidth_converter_s32m64_axi_register_slice_v2_1_18_axic_register_slice__parameterized3;axi_dwidth_converter_s32m64_axi_register_slice_v2_1_18_axic_register_slice__parameterized3_0;axi_dwidth_converter_s32m64_generic_baseblocks_v2_1_0_command_fifo;axi_dwidth_converter_s32m64_generic_baseblocks_v2_1_0_command_fifo_2;axi_dwidth_converter_s32m64_generic_baseblocks_v2_1_0_command_fifo__parameterized0;axi_dwidth_converter_s32m64_generic_baseblocks_v2_1_0_command_fifo__parameterized0_1;axi_dwidth_converter_s64m32;axi_dwidth_converter_s64m32_axi_data_fifo_v2_1_17_axic_fifo;axi_dwidth_converter_s64m32_axi_data_fifo_v2_1_17_axic_fifo__parameterized0;axi_dwidth_converter_s64m32_axi_data_fifo_v2_1_17_axic_fifo__parameterized1;axi_dwidth_converter_s64m32_axi_data_fifo_v2_1_17_axic_fifo__parameterized2;axi_dwidth_converter_s64m32_axi_data_fifo_v2_1_17_axic_fifo__parameterized2__xdcDup__1;axi_dwidth_converter_s64m32_axi_data_fifo_v2_1_17_axic_fifo__xdcDup__1;axi_dwidth_converter_s64m32_axi_data_fifo_v2_1_17_fifo_gen;axi_dwidth_converter_s64m32_axi_data_fifo_v2_1_17_fifo_gen__parameterized0;axi_dwidth_converter_s64m32_axi_data_fifo_v2_1_17_fifo_gen__parameterized1;axi_dwidth_converter_s64m32_axi_data_fifo_v2_1_17_fifo_gen__parameterized2;axi_dwidth_converter_s64m32_axi_data_fifo_v2_1_17_fifo_gen__parameterized2__xdcDup__1;axi_dwidth_converter_s64m32_axi_data_fifo_v2_1_17_fifo_gen__xdcDup__1;axi_dwidth_converter_s64m32_axi_dwidth_converter_v2_1_18_a_downsizer;axi_dwidth_converter_s64m32_axi_dwidth_converter_v2_1_18_a_downsizer__parameterized0;axi_dwidth_converter_s64m32_axi_dwidth_converter_v2_1_18_axi_downsizer;axi_dwidth_converter_s64m32_axi_dwidth_converter_v2_1_18_b_downsizer;axi_dwidth_converter_s64m32_axi_dwidth_converter_v2_1_18_r_downsizer;axi_dwidth_converter_s64m32_axi_dwidth_converter_v2_1_18_top;axi_dwidth_converter_s64m32_axi_dwidth_converter_v2_1_18_w_downsizer;axi_dwidth_converter_s64m32_axi_protocol_converter_v2_1_18_a_axi3_conv;axi_dwidth_converter_s64m32_axi_protocol_converter_v2_1_18_a_axi3_conv__parameterized0;axi_dwidth_converter_s64m32_axi_protocol_converter_v2_1_18_axi3_conv;axi_dwidth_converter_s64m32_axi_protocol_converter_v2_1_18_axi_protocol_converter;axi_dwidth_converter_s64m32_axi_protocol_converter_v2_1_18_b_downsizer;axi_dwidth_converter_s64m32_axi_protocol_converter_v2_1_18_w_axi3_conv;axi_dwidth_converter_s64m32_dmem;axi_dwidth_converter_s64m32_dmem_3;axi_dwidth_converter_s64m32_dmem__parameterized0;axi_dwidth_converter_s64m32_dmem__parameterized1;axi_dwidth_converter_s64m32_dmem__parameterized2;axi_dwidth_converter_s64m32_dmem__parameterized2_33;axi_dwidth_converter_s64m32_fifo_generator_ramfifo;axi_dwidth_converter_s64m32_fifo_generator_ramfifo__parameterized0;axi_dwidth_converter_s64m32_fifo_generator_ramfifo__parameterized1;axi_dwidth_converter_s64m32_fifo_generator_ramfifo__parameterized2;axi_dwidth_converter_s64m32_fifo_generator_ramfifo__parameterized2__xdcDup__1;axi_dwidth_converter_s64m32_fifo_generator_ramfifo__xdcDup__1;axi_dwidth_converter_s64m32_fifo_generator_top;axi_dwidth_converter_s64m32_fifo_generator_top__parameterized0;axi_dwidth_converter_s64m32_fifo_generator_top__parameterized1;axi_dwidth_converter_s64m32_fifo_generator_top__parameterized2;axi_dwidth_converter_s64m32_fifo_generator_top__parameterized2__xdcDup__1;axi_dwidth_converter_s64m32_fifo_generator_top__xdcDup__1;axi_dwidth_converter_s64m32_fifo_generator_v13_2_3;axi_dwidth_converter_s64m32_fifo_generator_v13_2_3__parameterized0;axi_dwidth_converter_s64m32_fifo_generator_v13_2_3__parameterized1;axi_dwidth_converter_s64m32_fifo_generator_v13_2_3__parameterized2;axi_dwidth_converter_s64m32_fifo_generator_v13_2_3__parameterized2__xdcDup__1;axi_dwidth_converter_s64m32_fifo_generator_v13_2_3__xdcDup__1;axi_dwidth_converter_s64m32_fifo_generator_v13_2_3_synth;axi_dwidth_converter_s64m32_fifo_generator_v13_2_3_synth__parameterized0;axi_dwidth_converter_s64m32_fifo_generator_v13_2_3_synth__parameterized1;axi_dwidth_converter_s64m32_fifo_generator_v13_2_3_synth__parameterized2;axi_dwidth_converter_s64m32_fifo_generator_v13_2_3_synth__parameterized2__xdcDup__1;axi_dwidth_converter_s64m32_fifo_generator_v13_2_3_synth__xdcDup__1;axi_dwidth_converter_s64m32_memory;axi_dwidth_converter_s64m32_memory_2;axi_dwidth_converter_s64m32_memory__parameterized0;axi_dwidth_converter_s64m32_memory__parameterized1;axi_dwidth_converter_s64m32_memory__parameterized2;axi_dwidth_converter_s64m32_memory__parameterized2_32;axi_dwidth_converter_s64m32_rd_bin_cntr;axi_dwidth_converter_s64m32_rd_bin_cntr_15;axi_dwidth_converter_s64m32_rd_bin_cntr_22;axi_dwidth_converter_s64m32_rd_bin_cntr_29;axi_dwidth_converter_s64m32_rd_bin_cntr_38;axi_dwidth_converter_s64m32_rd_bin_cntr_8;axi_dwidth_converter_s64m32_rd_fwft;axi_dwidth_converter_s64m32_rd_fwft_13;axi_dwidth_converter_s64m32_rd_fwft_20;axi_dwidth_converter_s64m32_rd_fwft_27;axi_dwidth_converter_s64m32_rd_fwft_36;axi_dwidth_converter_s64m32_rd_fwft_6;axi_dwidth_converter_s64m32_rd_logic;axi_dwidth_converter_s64m32_rd_logic_0;axi_dwidth_converter_s64m32_rd_logic_16;axi_dwidth_converter_s64m32_rd_logic_23;axi_dwidth_converter_s64m32_rd_logic_30;axi_dwidth_converter_s64m32_rd_logic_9;axi_dwidth_converter_s64m32_rd_status_flags_ss;axi_dwidth_converter_s64m32_rd_status_flags_ss_14;axi_dwidth_converter_s64m32_rd_status_flags_ss_21;axi_dwidth_converter_s64m32_rd_status_flags_ss_28;axi_dwidth_converter_s64m32_rd_status_flags_ss_37;axi_dwidth_converter_s64m32_rd_status_flags_ss_7;axi_dwidth_converter_s64m32_reset_blk_ramfifo;axi_dwidth_converter_s64m32_reset_blk_ramfifo__xdcDup__1;axi_dwidth_converter_s64m32_reset_blk_ramfifo__xdcDup__2;axi_dwidth_converter_s64m32_reset_blk_ramfifo__xdcDup__3;axi_dwidth_converter_s64m32_reset_blk_ramfifo__xdcDup__4;axi_dwidth_converter_s64m32_reset_blk_ramfifo__xdcDup__5;axi_dwidth_converter_s64m32_wr_bin_cntr;axi_dwidth_converter_s64m32_wr_bin_cntr_12;axi_dwidth_converter_s64m32_wr_bin_cntr_19;axi_dwidth_converter_s64m32_wr_bin_cntr_26;axi_dwidth_converter_s64m32_wr_bin_cntr_35;axi_dwidth_converter_s64m32_wr_bin_cntr_5;axi_dwidth_converter_s64m32_wr_logic;axi_dwidth_converter_s64m32_wr_logic_1;axi_dwidth_converter_s64m32_wr_logic_10;axi_dwidth_converter_s64m32_wr_logic_17;axi_dwidth_converter_s64m32_wr_logic_24;axi_dwidth_converter_s64m32_wr_logic_31;axi_dwidth_converter_s64m32_wr_status_flags_ss;axi_dwidth_converter_s64m32_wr_status_flags_ss_11;axi_dwidth_converter_s64m32_wr_status_flags_ss_18;axi_dwidth_converter_s64m32_wr_status_flags_ss_25;axi_dwidth_converter_s64m32_wr_status_flags_ss_34;axi_dwidth_converter_s64m32_wr_status_flags_ss_4;axi_dwidth_converter_s64m32_xpm_cdc_async_rst;axi_dwidth_converter_s64m32_xpm_cdc_async_rst__10;axi_dwidth_converter_s64m32_xpm_cdc_async_rst__6;axi_dwidth_converter_s64m32_xpm_cdc_async_rst__7;axi_dwidth_converter_s64m32_xpm_cdc_async_rst__8;axi_dwidth_converter_s64m32_xpm_cdc_async_rst__9;axi_slave;f_IOPAD_H_ALL;f_IOPAD_TOP;f_IOPAD_V_ALL;f_PAD_RGMII_DATA;f_PAD_RGMII_DATA_19;f_PAD_RGMII_DATA_20;f_PAD_RGMII_DATA_21;f_PAD_RGMII_DATA_22;f_PAD_RGMII_DATA_23;f_PAD_RGMII_DATA_24;f_PAD_RGMII_DATA_25;f_PAD_RGMII_DATA_26;f_PAD_RGMII_DATA_27;f_PAD_RGMII_DATA_28;f_PAD_RGMII_DATA_29;f_PAD_RGMII_DATA_30;f_PAD_RGMII_DATA_31;f_PAD_RGMII_DATA_32;f_PAD_RGMII_DATA_33;f_PAD_RGMII_DATA_34;f_PAD_RGMII_DATA_35;f_PAD_RGMII_DATA_36;f_PAD_RGMII_DATA_37;f_PAD_RGMII_DATA_38;f_PAD_RGMII_DATA_39;f_PAD_RGMII_DATA_40;f_PAD_RGMII_DATA_41;f_PAD_RGMII_DATA_42;f_PAD_RGMII_DATA_43;f_PAD_RGMII_DATA_44;f_PAD_RGMII_DATA_45;f_PAD_RGMII_DATA_46;f_PAD_RGMII_DATA_47;f_PAD_RGMII_DATA_48;f_PAD_RGMII_DATA_49;f_PAD_RGMII_DATA_50;f_PAD_RGMII_DATA_51;f_PAD_RGMII_DATA_52;f_PAD_RGMII_DATA_53;f_aim_dflop;f_aim_dflop_11;f_aim_dflop_12;f_aim_dflop_13;f_aim_dflop_14;f_aim_dflop_15;f_aim_dflop_16;f_aim_dflop_17;f_aim_dflop_18;f_aim_dflop_3;f_aim_dflop_4;f_aim_dflop_5;f_aim_dflop_6;f_aim_dflop_63;f_aim_dflop_64;f_aim_dflop_65;f_aim_dflop_67;f_aim_dflop_68;f_aim_dflop_69;f_aim_dflop_7;f_aim_dflop_70;f_aim_dflop_71;f_aim_dflop_72;f_aim_dflop_73;f_aim_dflop_76;f_aim_dflop_77;f_aim_dflop_78;f_aim_dflop_79;f_aim_dflop_80;f_aim_dflop_81;f_aim_dflop_82;f_aim_dflop_85;f_aim_dflop_86;f_aim_pulse_sync;f_aim_pulse_sync_58;f_aim_pulse_sync_61;f_aim_rego_sync;f_aim_rego_sync_56;f_aim_rego_sync_57;f_aim_rego_sync_59;f_aim_rego_sync_60;f_aim_rego_sync_62;f_aim_rego_sync_66;f_aim_rego_sync_74;f_aim_rego_sync_83;f_aim_reset_sync;f_aim_reset_sync_1;f_aim_reset_sync_10;f_aim_reset_sync_2;f_aim_reset_sync_8;f_aim_reset_sync_9;f_aim_tflop;f_aim_tflop_75;f_aim_tflop_84;f_bio_axi_rslice;f_bio_cdc;f_bio_core;f_bio_cpum_ctrl;f_bio_cpus_ctrl;f_bio_rst_ctrl;f_bio_rx_ctrl;f_bio_rx_pkt;f_bio_tx_ctrl;f_bio_tx_pkt;f_fbio_top;f_fbio_wrap;fbio_fpga;glbl;pll0;pll0_clk_wiz;s1p_ram64x72;s2p_ram128x64;s2p_ram64x64;s2p_ram64x72;sim_ASYNC_FIFO8X72_LATCH;sim_ASYNC_FIFO8X72_LATCH_55;sim_Bisted_S1P64X72;sim_Bisted_S2P128X64;sim_Bisted_S2P64X64;sim_Bisted_S2P64X64_54;sim_Bisted_S2P64X72;soc_top,,,../../../../../../pll0,,,,,
C:/Users/smn90/Desktop/axi_slave_soc/sim/sim_top.v,1625976054,verilog,,,,sim_top,,,../../../../../../pll0,,,,,
