#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000028631b0b350 .scope module, "Rego15" "Rego15" 2 16;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 15 "in";
    .port_info 2 /OUTPUT 15 "out";
o0000028631b50088 .functor BUFZ 1, C4<z>; HiZ drive
v0000028631b0d2b0_0 .net "clk", 0 0, o0000028631b50088;  0 drivers
o0000028631b500b8 .functor BUFZ 15, C4<zzzzzzzzzzzzzzz>; HiZ drive
v0000028631b0cc70_0 .net "in", 14 0, o0000028631b500b8;  0 drivers
v0000028631b0cbd0_0 .var "out", 14 0;
E_0000028631b0df20 .event posedge, v0000028631b0d2b0_0;
S_0000028631b15960 .scope module, "Rego26" "Rego26" 2 21;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 26 "in";
    .port_info 2 /OUTPUT 26 "out";
o0000028631b501a8 .functor BUFZ 1, C4<z>; HiZ drive
v0000028631b0cd10_0 .net "clk", 0 0, o0000028631b501a8;  0 drivers
o0000028631b501d8 .functor BUFZ 26, C4<zzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000028631b0d530_0 .net "in", 25 0, o0000028631b501d8;  0 drivers
v0000028631b0d5d0_0 .var "out", 25 0;
E_0000028631b0e120 .event posedge, v0000028631b0cd10_0;
S_0000028631b1e960 .scope module, "testb" "testb" 3 1;
 .timescale 0 0;
v0000028631b4d2b0_0 .var "clk", 0 0;
v0000028631b4d350_0 .var "clk2", 0 0;
v0000028631b4d3f0_0 .var "clk3", 0 0;
v0000028631b4d490_0 .net "out", 31 0, L_0000028631b1b240;  1 drivers
S_0000028631b1eaf0 .scope module, "UUT" "datapath" 3 4, 4 1 0, S_0000028631b1e960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 32 "outx";
L_0000028631b1b240 .functor BUFZ 32, v0000028631b3f160_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000028631b4a300_0 .net "Adress_Immediate", 15 0, v0000028631b43d00_0;  1 drivers
v0000028631b4b2a0_0 .net "InstructionType", 1 0, v0000028631b42400_0;  1 drivers
v0000028631b4a1c0_0 .net "InstructionTypel3", 1 0, v0000028631b0d170_0;  1 drivers
v0000028631b4a440_0 .net "InstructionTypel4", 1 0, v0000028631b3fc00_0;  1 drivers
v0000028631b4b340_0 .net "InstructionTypel5", 1 0, v0000028631b43ee0_0;  1 drivers
v0000028631b4a620_0 .net "Output_", 31 0, v0000028631b47000_0;  1 drivers
v0000028631b4a4e0_0 .net "Output_l4", 31 0, v0000028631b3f160_0;  1 drivers
v0000028631b4bb60_0 .net "Rs", 31 0, L_0000028631b1aad0;  1 drivers
v0000028631b4a580_0 .net "Rsl3", 31 0, v0000028631b0c9f0_0;  1 drivers
v0000028631b4bc00_0 .net "Rt", 31 0, L_0000028631b1ad00;  1 drivers
v0000028631b4b200_0 .net "Rtl3", 31 0, v0000028631b3fe80_0;  1 drivers
v0000028631b4b5c0_0 .net "Rtl4", 31 0, v0000028631b3f8e0_0;  1 drivers
v0000028631b4ad00_0 .net "clk", 0 0, v0000028631b4d2b0_0;  1 drivers
v0000028631b4a3a0_0 .net "funct", 5 0, v0000028631b43760_0;  1 drivers
v0000028631b4b660_0 .net "functl3", 5 0, v0000028631b3f3e0_0;  1 drivers
v0000028631b4ada0_0 .net "immed", 31 0, v0000028631b42680_0;  1 drivers
v0000028631b4bd40_0 .net "immedl3", 31 0, v0000028631b3f840_0;  1 drivers
v0000028631b4b520_0 .net "instr_address", 25 0, v0000028631b42fe0_0;  1 drivers
v0000028631b4be80_0 .net "instruction", 31 0, v0000028631b42a40_0;  1 drivers
v0000028631b4a6c0_0 .net "instructionl1", 31 0, v0000028631b0d350_0;  1 drivers
v0000028631b4a760_0 .var "jump_cs", 0 0;
o0000028631b51af8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000028631b4b840_0 .net "next_pc", 31 0, o0000028631b51af8;  0 drivers
v0000028631b4b3e0_0 .net "opcode", 5 0, v0000028631b433a0_0;  1 drivers
v0000028631b4aee0_0 .net "opcodel3", 5 0, v0000028631b3f7a0_0;  1 drivers
v0000028631b4a800_0 .net "opcodel4", 5 0, v0000028631b40ba0_0;  1 drivers
v0000028631b4ac60_0 .net "opcodel5", 5 0, v0000028631b40ce0_0;  1 drivers
v0000028631b4a8a0_0 .net "outpc", 31 0, v0000028631b427c0_0;  1 drivers
v0000028631b4a940_0 .net "outpcl3", 31 0, v0000028631b3fb60_0;  1 drivers
v0000028631b4b8e0_0 .net "outx", 31 0, L_0000028631b1b240;  alias, 1 drivers
v0000028631b4a9e0_0 .net "pc_val", 31 0, L_0000028631b1ac90;  1 drivers
v0000028631b4aa80_0 .net "pc_vall1", 31 0, v0000028631b0d710_0;  1 drivers
v0000028631b4bfc0_0 .net "pc_vall3", 31 0, v0000028631b3fa20_0;  1 drivers
v0000028631b4ae40_0 .net "rd", 4 0, v0000028631b42cc0_0;  1 drivers
v0000028631b4ab20_0 .net "readadd1", 4 0, v0000028631b42c20_0;  1 drivers
v0000028631b4b700_0 .net "readadd2", 4 0, v0000028631b42860_0;  1 drivers
v0000028631b4b480_0 .net "rs", 4 0, v0000028631b438a0_0;  1 drivers
v0000028631b4ba20_0 .net "rsl3", 4 0, v0000028631b0d0d0_0;  1 drivers
v0000028631b4b980_0 .net "rsl4", 4 0, v0000028631b409c0_0;  1 drivers
v0000028631b4abc0_0 .net "rsl5", 4 0, v0000028631b401a0_0;  1 drivers
v0000028631b4af80_0 .net "rt", 4 0, v0000028631b439e0_0;  1 drivers
v0000028631b4b020_0 .net "rtl3", 4 0, v0000028631b40f60_0;  1 drivers
v0000028631b4b0c0_0 .net "rtl4", 4 0, v0000028631b40740_0;  1 drivers
v0000028631b4bac0_0 .net "rtl5", 4 0, v0000028631b3fde0_0;  1 drivers
v0000028631b4b160_0 .net "sa", 4 0, v0000028631b43440_0;  1 drivers
v0000028631b4c060_0 .net "sal3", 4 0, v0000028631b407e0_0;  1 drivers
v0000028631b4bca0_0 .var "stall", 0 0;
v0000028631b4bde0_0 .net "write", 0 0, v0000028631b46d80_0;  1 drivers
v0000028631b4bf20_0 .net "write_address", 4 0, v0000028631b4b7a0_0;  1 drivers
v0000028631b4a260_0 .net "write_material", 31 0, v0000028631b471e0_0;  1 drivers
v0000028631b4da30_0 .net "write_material1", 31 0, v0000028631b46560_0;  1 drivers
v0000028631b4c770_0 .net "writedata", 31 0, v0000028631b42ea0_0;  1 drivers
S_0000028631aa30c0 .scope module, "A1" "Rego32" 4 15, 2 1 0, S_0000028631b1eaf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "in";
    .port_info 2 /OUTPUT 32 "out";
v0000028631b0c8b0_0 .net "clk", 0 0, v0000028631b4d2b0_0;  alias, 1 drivers
v0000028631b0c950_0 .net "in", 31 0, v0000028631b42a40_0;  alias, 1 drivers
v0000028631b0d350_0 .var "out", 31 0;
E_0000028631b0dee0 .event posedge, v0000028631b0c8b0_0;
S_0000028631aa3250 .scope module, "A2" "Rego32" 4 16, 2 1 0, S_0000028631b1eaf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "in";
    .port_info 2 /OUTPUT 32 "out";
v0000028631b0d030_0 .net "clk", 0 0, v0000028631b4d2b0_0;  alias, 1 drivers
v0000028631b0cdb0_0 .net "in", 31 0, L_0000028631b1ac90;  alias, 1 drivers
v0000028631b0d710_0 .var "out", 31 0;
S_0000028631aad750 .scope module, "B1" "Rego32" 4 71, 2 1 0, S_0000028631b1eaf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "in";
    .port_info 2 /OUTPUT 32 "out";
v0000028631b0d7b0_0 .net "clk", 0 0, v0000028631b4d2b0_0;  alias, 1 drivers
v0000028631b0d3f0_0 .net "in", 31 0, L_0000028631b1aad0;  alias, 1 drivers
v0000028631b0c9f0_0 .var "out", 31 0;
S_0000028631aad8e0 .scope module, "B10" "Rego2" 4 81, 2 26 0, S_0000028631b1eaf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 2 "in";
    .port_info 2 /OUTPUT 2 "out";
v0000028631b0ca90_0 .net "clk", 0 0, v0000028631b4d2b0_0;  alias, 1 drivers
v0000028631b0ce50_0 .net "in", 1 0, v0000028631b42400_0;  alias, 1 drivers
v0000028631b0d170_0 .var "out", 1 0;
S_0000028631aaa080 .scope module, "B11" "Rego5" 4 80, 2 11 0, S_0000028631b1eaf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 5 "in";
    .port_info 2 /OUTPUT 5 "out";
v0000028631b0cef0_0 .net "clk", 0 0, v0000028631b4d2b0_0;  alias, 1 drivers
v0000028631b0cb30_0 .net "in", 4 0, v0000028631b438a0_0;  alias, 1 drivers
v0000028631b0d0d0_0 .var "out", 4 0;
S_0000028631aaa210 .scope module, "B2" "Rego32" 4 72, 2 1 0, S_0000028631b1eaf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "in";
    .port_info 2 /OUTPUT 32 "out";
v0000028631b0d210_0 .net "clk", 0 0, v0000028631b4d2b0_0;  alias, 1 drivers
v0000028631b402e0_0 .net "in", 31 0, L_0000028631b1ad00;  alias, 1 drivers
v0000028631b3fe80_0 .var "out", 31 0;
S_0000028631aae4c0 .scope module, "B3" "Rego32" 4 73, 2 1 0, S_0000028631b1eaf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "in";
    .port_info 2 /OUTPUT 32 "out";
v0000028631b40240_0 .net "clk", 0 0, v0000028631b4d2b0_0;  alias, 1 drivers
v0000028631b3ff20_0 .net "in", 31 0, v0000028631b42680_0;  alias, 1 drivers
v0000028631b3f840_0 .var "out", 31 0;
S_0000028631aae650 .scope module, "B4" "Rego6" 4 74, 2 6 0, S_0000028631b1eaf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 6 "in";
    .port_info 2 /OUTPUT 6 "out";
v0000028631b3f2a0_0 .net "clk", 0 0, v0000028631b4d2b0_0;  alias, 1 drivers
v0000028631b40ec0_0 .net "in", 5 0, v0000028631b433a0_0;  alias, 1 drivers
v0000028631b3f7a0_0 .var "out", 5 0;
S_0000028631ac6230 .scope module, "B5" "Rego32" 4 75, 2 1 0, S_0000028631b1eaf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "in";
    .port_info 2 /OUTPUT 32 "out";
v0000028631b40e20_0 .net "clk", 0 0, v0000028631b4d2b0_0;  alias, 1 drivers
v0000028631b40d80_0 .net "in", 31 0, L_0000028631b1ac90;  alias, 1 drivers
v0000028631b3fa20_0 .var "out", 31 0;
S_0000028631ac63c0 .scope module, "B6" "Rego32" 4 76, 2 1 0, S_0000028631b1eaf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "in";
    .port_info 2 /OUTPUT 32 "out";
v0000028631b40560_0 .net "clk", 0 0, v0000028631b4d2b0_0;  alias, 1 drivers
v0000028631b40100_0 .net "in", 31 0, v0000028631b427c0_0;  alias, 1 drivers
v0000028631b3fb60_0 .var "out", 31 0;
S_0000028631aca750 .scope module, "B7" "Rego6" 4 77, 2 6 0, S_0000028631b1eaf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 6 "in";
    .port_info 2 /OUTPUT 6 "out";
v0000028631b40920_0 .net "clk", 0 0, v0000028631b4d2b0_0;  alias, 1 drivers
v0000028631b40380_0 .net "in", 5 0, v0000028631b43760_0;  alias, 1 drivers
v0000028631b3f3e0_0 .var "out", 5 0;
S_0000028631aca8e0 .scope module, "B8" "Rego5" 4 78, 2 11 0, S_0000028631b1eaf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 5 "in";
    .port_info 2 /OUTPUT 5 "out";
v0000028631b406a0_0 .net "clk", 0 0, v0000028631b4d2b0_0;  alias, 1 drivers
v0000028631b3f340_0 .net "in", 4 0, v0000028631b43440_0;  alias, 1 drivers
v0000028631b407e0_0 .var "out", 4 0;
S_0000028631ac3a50 .scope module, "B9" "Rego5" 4 79, 2 11 0, S_0000028631b1eaf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 5 "in";
    .port_info 2 /OUTPUT 5 "out";
v0000028631b3f480_0 .net "clk", 0 0, v0000028631b4d2b0_0;  alias, 1 drivers
v0000028631b40b00_0 .net "in", 4 0, v0000028631b439e0_0;  alias, 1 drivers
v0000028631b40f60_0 .var "out", 4 0;
S_0000028631b41170 .scope module, "C1" "Rego6" 4 102, 2 6 0, S_0000028631b1eaf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 6 "in";
    .port_info 2 /OUTPUT 6 "out";
v0000028631b40420_0 .net "clk", 0 0, v0000028631b4d2b0_0;  alias, 1 drivers
v0000028631b40600_0 .net "in", 5 0, v0000028631b3f7a0_0;  alias, 1 drivers
v0000028631b40ba0_0 .var "out", 5 0;
S_0000028631b41940 .scope module, "C2" "Rego5" 4 103, 2 11 0, S_0000028631b1eaf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 5 "in";
    .port_info 2 /OUTPUT 5 "out";
v0000028631b3fd40_0 .net "clk", 0 0, v0000028631b4d2b0_0;  alias, 1 drivers
v0000028631b40c40_0 .net "in", 4 0, v0000028631b40f60_0;  alias, 1 drivers
v0000028631b40740_0 .var "out", 4 0;
S_0000028631b41620 .scope module, "C3" "Rego32" 4 106, 2 1 0, S_0000028631b1eaf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "in";
    .port_info 2 /OUTPUT 32 "out";
v0000028631b404c0_0 .net "clk", 0 0, v0000028631b4d2b0_0;  alias, 1 drivers
v0000028631b40880_0 .net "in", 31 0, v0000028631b3fe80_0;  alias, 1 drivers
v0000028631b3f8e0_0 .var "out", 31 0;
S_0000028631b41c60 .scope module, "C4" "Rego32" 4 107, 2 1 0, S_0000028631b1eaf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "in";
    .port_info 2 /OUTPUT 32 "out";
v0000028631b3f520_0 .net "clk", 0 0, v0000028631b4d2b0_0;  alias, 1 drivers
v0000028631b41000_0 .net "in", 31 0, v0000028631b47000_0;  alias, 1 drivers
v0000028631b3f160_0 .var "out", 31 0;
S_0000028631b417b0 .scope module, "C5" "Rego2" 4 108, 2 26 0, S_0000028631b1eaf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 2 "in";
    .port_info 2 /OUTPUT 2 "out";
v0000028631b40a60_0 .net "clk", 0 0, v0000028631b4d2b0_0;  alias, 1 drivers
v0000028631b3fac0_0 .net "in", 1 0, v0000028631b0d170_0;  alias, 1 drivers
v0000028631b3fc00_0 .var "out", 1 0;
S_0000028631b41300 .scope module, "C6" "Rego5" 4 104, 2 11 0, S_0000028631b1eaf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 5 "in";
    .port_info 2 /OUTPUT 5 "out";
v0000028631b3f200_0 .net "clk", 0 0, v0000028631b4d2b0_0;  alias, 1 drivers
v0000028631b3f5c0_0 .net "in", 4 0, v0000028631b0d0d0_0;  alias, 1 drivers
v0000028631b409c0_0 .var "out", 4 0;
S_0000028631b41df0 .scope module, "D1" "Rego6" 4 119, 2 6 0, S_0000028631b1eaf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 6 "in";
    .port_info 2 /OUTPUT 6 "out";
v0000028631b3f660_0 .net "clk", 0 0, v0000028631b4d2b0_0;  alias, 1 drivers
v0000028631b3f700_0 .net "in", 5 0, v0000028631b40ba0_0;  alias, 1 drivers
v0000028631b40ce0_0 .var "out", 5 0;
S_0000028631b41490 .scope module, "D2" "Rego5" 4 120, 2 11 0, S_0000028631b1eaf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 5 "in";
    .port_info 2 /OUTPUT 5 "out";
v0000028631b3fca0_0 .net "clk", 0 0, v0000028631b4d2b0_0;  alias, 1 drivers
v0000028631b3f980_0 .net "in", 4 0, v0000028631b40740_0;  alias, 1 drivers
v0000028631b3fde0_0 .var "out", 4 0;
S_0000028631b41ad0 .scope module, "D3" "Rego5" 4 121, 2 11 0, S_0000028631b1eaf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 5 "in";
    .port_info 2 /OUTPUT 5 "out";
v0000028631b3ffc0_0 .net "clk", 0 0, v0000028631b4d2b0_0;  alias, 1 drivers
v0000028631b40060_0 .net "in", 4 0, v0000028631b409c0_0;  alias, 1 drivers
v0000028631b401a0_0 .var "out", 4 0;
S_0000028631b41f80 .scope module, "D4" "Rego2" 4 122, 2 26 0, S_0000028631b1eaf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 2 "in";
    .port_info 2 /OUTPUT 2 "out";
v0000028631b434e0_0 .net "clk", 0 0, v0000028631b4d2b0_0;  alias, 1 drivers
v0000028631b43940_0 .net "in", 1 0, v0000028631b3fc00_0;  alias, 1 drivers
v0000028631b43ee0_0 .var "out", 1 0;
S_0000028631b452c0 .scope module, "D5" "Rego32" 4 123, 2 1 0, S_0000028631b1eaf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "in";
    .port_info 2 /OUTPUT 32 "out";
v0000028631b425e0_0 .net "clk", 0 0, v0000028631b4d2b0_0;  alias, 1 drivers
v0000028631b429a0_0 .net "in", 31 0, v0000028631b3f160_0;  alias, 1 drivers
v0000028631b42ea0_0 .var "out", 31 0;
S_0000028631b444b0 .scope module, "a" "IF_stage" 4 12, 5 1 0, S_0000028631b1eaf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "stall";
    .port_info 2 /INPUT 32 "Next_pc";
    .port_info 3 /INPUT 1 "jump_cs";
    .port_info 4 /OUTPUT 32 "instruction";
    .port_info 5 /OUTPUT 32 "outpc";
L_0000028631b1ac90 .functor BUFZ 32, v0000028631b43260_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000028631b43da0_0 .net "Next_pc", 31 0, o0000028631b51af8;  alias, 0 drivers
v0000028631b422c0_0 .net "clk", 0 0, v0000028631b4d2b0_0;  alias, 1 drivers
v0000028631b43e40_0 .net "connector_from_pc_to_IR", 31 0, v0000028631b43260_0;  1 drivers
v0000028631b43580_0 .net "instruction", 31 0, v0000028631b42a40_0;  alias, 1 drivers
v0000028631b42360_0 .net "jump_cs", 0 0, v0000028631b4a760_0;  1 drivers
v0000028631b436c0_0 .net "outpc", 31 0, L_0000028631b1ac90;  alias, 1 drivers
v0000028631b43080_0 .net "stall", 0 0, v0000028631b4bca0_0;  1 drivers
S_0000028631b45db0 .scope module, "IR_Module" "instructionRegister" 5 13, 6 1 0, S_0000028631b444b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /OUTPUT 32 "instruction";
v0000028631b43620 .array "Instruction_Register", 0 15, 31 0;
v0000028631b42a40_0 .var "instruction", 31 0;
v0000028631b42180_0 .net "pc", 31 0, v0000028631b43260_0;  alias, 1 drivers
v0000028631b43620_0 .array/port v0000028631b43620, 0;
v0000028631b43620_1 .array/port v0000028631b43620, 1;
v0000028631b43620_2 .array/port v0000028631b43620, 2;
E_0000028631b0e160/0 .event anyedge, v0000028631b42180_0, v0000028631b43620_0, v0000028631b43620_1, v0000028631b43620_2;
v0000028631b43620_3 .array/port v0000028631b43620, 3;
v0000028631b43620_4 .array/port v0000028631b43620, 4;
v0000028631b43620_5 .array/port v0000028631b43620, 5;
v0000028631b43620_6 .array/port v0000028631b43620, 6;
E_0000028631b0e160/1 .event anyedge, v0000028631b43620_3, v0000028631b43620_4, v0000028631b43620_5, v0000028631b43620_6;
v0000028631b43620_7 .array/port v0000028631b43620, 7;
v0000028631b43620_8 .array/port v0000028631b43620, 8;
v0000028631b43620_9 .array/port v0000028631b43620, 9;
v0000028631b43620_10 .array/port v0000028631b43620, 10;
E_0000028631b0e160/2 .event anyedge, v0000028631b43620_7, v0000028631b43620_8, v0000028631b43620_9, v0000028631b43620_10;
v0000028631b43620_11 .array/port v0000028631b43620, 11;
v0000028631b43620_12 .array/port v0000028631b43620, 12;
v0000028631b43620_13 .array/port v0000028631b43620, 13;
v0000028631b43620_14 .array/port v0000028631b43620, 14;
E_0000028631b0e160/3 .event anyedge, v0000028631b43620_11, v0000028631b43620_12, v0000028631b43620_13, v0000028631b43620_14;
v0000028631b43620_15 .array/port v0000028631b43620, 15;
E_0000028631b0e160/4 .event anyedge, v0000028631b43620_15;
E_0000028631b0e160 .event/or E_0000028631b0e160/0, E_0000028631b0e160/1, E_0000028631b0e160/2, E_0000028631b0e160/3, E_0000028631b0e160/4;
S_0000028631b44640 .scope module, "PC_Module" "programCounter" 5 12, 7 1 0, S_0000028631b444b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "stall";
    .port_info 2 /INPUT 32 "Next_pc";
    .port_info 3 /INPUT 1 "jump_cs";
    .port_info 4 /OUTPUT 32 "pc_curr";
v0000028631b43f80_0 .net "Next_pc", 31 0, o0000028631b51af8;  alias, 0 drivers
v0000028631b44020_0 .net "clk", 0 0, v0000028631b4d2b0_0;  alias, 1 drivers
v0000028631b42220_0 .net "jump_cs", 0 0, v0000028631b4a760_0;  alias, 1 drivers
v0000028631b43260_0 .var "pc_curr", 31 0;
v0000028631b42900_0 .net "stall", 0 0, v0000028631b4bca0_0;  alias, 1 drivers
S_0000028631b447d0 .scope module, "b" "ID_stage" 4 29, 8 24 0, S_0000028631b1eaf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "instruction";
    .port_info 2 /OUTPUT 6 "opcode";
    .port_info 3 /OUTPUT 5 "rt";
    .port_info 4 /OUTPUT 5 "rs";
    .port_info 5 /OUTPUT 5 "rd";
    .port_info 6 /OUTPUT 5 "sa";
    .port_info 7 /OUTPUT 6 "funct";
    .port_info 8 /OUTPUT 26 "instr_address";
    .port_info 9 /OUTPUT 16 "Adress_Immediate";
    .port_info 10 /OUTPUT 2 "InstructionType";
P_0000028631acaa70 .param/l "HALT" 0 8 41, C4<10>;
P_0000028631acaaa8 .param/l "I" 0 8 41, C4<11>;
P_0000028631acaae0 .param/l "J" 0 8 41, C4<01>;
P_0000028631acab18 .param/l "R" 0 8 41, C4<00>;
v0000028631b43d00_0 .var "Adress_Immediate", 15 0;
v0000028631b42400_0 .var "InstructionType", 1 0;
v0000028631b424a0_0 .net "clk", 0 0, v0000028631b4d2b0_0;  alias, 1 drivers
v0000028631b43760_0 .var "funct", 5 0;
v0000028631b42fe0_0 .var "instr_address", 25 0;
v0000028631b42540_0 .net "instruction", 31 0, v0000028631b0d350_0;  alias, 1 drivers
v0000028631b433a0_0 .var "opcode", 5 0;
v0000028631b42cc0_0 .var "rd", 4 0;
v0000028631b438a0_0 .var "rs", 4 0;
v0000028631b439e0_0 .var "rt", 4 0;
v0000028631b43440_0 .var "sa", 4 0;
E_0000028631b0e560 .event anyedge, v0000028631b0d350_0, v0000028631b40ec0_0, v0000028631b0ce50_0;
S_0000028631b45770 .scope module, "c" "controlUnit" 4 47, 9 1 0, S_0000028631b1eaf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 6 "opcode";
    .port_info 2 /INPUT 5 "rt";
    .port_info 3 /INPUT 5 "rs";
    .port_info 4 /INPUT 5 "rd";
    .port_info 5 /INPUT 5 "sa";
    .port_info 6 /INPUT 6 "funct";
    .port_info 7 /INPUT 26 "instr_address";
    .port_info 8 /INPUT 16 "Adress_Immediate";
    .port_info 9 /INPUT 2 "InstructionType";
    .port_info 10 /INPUT 32 "pc";
    .port_info 11 /OUTPUT 5 "readadd1";
    .port_info 12 /OUTPUT 5 "readadd2";
    .port_info 13 /OUTPUT 32 "immed";
    .port_info 14 /OUTPUT 32 "outpc";
P_0000028631ac6550 .param/l "HALT" 0 9 19, C4<10>;
P_0000028631ac6588 .param/l "I" 0 9 19, C4<11>;
P_0000028631ac65c0 .param/l "J" 0 9 19, C4<01>;
P_0000028631ac65f8 .param/l "R" 0 9 19, C4<00>;
v0000028631b43800_0 .net "Adress_Immediate", 15 0, v0000028631b43d00_0;  alias, 1 drivers
v0000028631b43a80_0 .net "InstructionType", 1 0, v0000028631b42400_0;  alias, 1 drivers
v0000028631b43b20_0 .net "clk", 0 0, v0000028631b4d2b0_0;  alias, 1 drivers
v0000028631b43bc0_0 .net "funct", 5 0, v0000028631b43760_0;  alias, 1 drivers
v0000028631b42680_0 .var "immed", 31 0;
v0000028631b43c60_0 .net "instr_address", 25 0, v0000028631b42fe0_0;  alias, 1 drivers
v0000028631b42720_0 .net "opcode", 5 0, v0000028631b433a0_0;  alias, 1 drivers
v0000028631b427c0_0 .var "outpc", 31 0;
v0000028631b42ae0_0 .net "pc", 31 0, L_0000028631b1ac90;  alias, 1 drivers
v0000028631b42b80_0 .net "rd", 4 0, v0000028631b42cc0_0;  alias, 1 drivers
v0000028631b42c20_0 .var "readadd1", 4 0;
v0000028631b42860_0 .var "readadd2", 4 0;
v0000028631b42d60_0 .net "rs", 4 0, v0000028631b438a0_0;  alias, 1 drivers
v0000028631b42e00_0 .net "rt", 4 0, v0000028631b439e0_0;  alias, 1 drivers
v0000028631b42f40_0 .net "sa", 4 0, v0000028631b43440_0;  alias, 1 drivers
E_0000028631b0e220/0 .event anyedge, v0000028631b0ce50_0, v0000028631b0cb30_0, v0000028631b42cc0_0, v0000028631b40b00_0;
E_0000028631b0e220/1 .event anyedge, v0000028631b43d00_0, v0000028631b0cdb0_0, v0000028631b42fe0_0;
E_0000028631b0e220 .event/or E_0000028631b0e220/0, E_0000028631b0e220/1;
S_0000028631b45450 .scope module, "d" "registerFile" 4 69, 10 1 0, S_0000028631b1eaf0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "addrss1";
    .port_info 1 /INPUT 5 "addrss2";
    .port_info 2 /INPUT 5 "addrssw";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "write";
    .port_info 5 /INPUT 32 "write_material";
    .port_info 6 /OUTPUT 32 "Outp1";
    .port_info 7 /OUTPUT 32 "Outp2";
L_0000028631b1aad0 .functor BUFZ 32, L_0000028631b4dc10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000028631b1ad00 .functor BUFZ 32, L_0000028631b4d670, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000028631b43120_0 .net "Outp1", 31 0, L_0000028631b1aad0;  alias, 1 drivers
v0000028631b431c0_0 .net "Outp2", 31 0, L_0000028631b1ad00;  alias, 1 drivers
v0000028631b43300 .array "Register_File", 0 31, 31 0;
v0000028631b46740_0 .net *"_ivl_0", 31 0, L_0000028631b4dc10;  1 drivers
v0000028631b461a0_0 .net *"_ivl_10", 6 0, L_0000028631b4dad0;  1 drivers
L_0000028631b810f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000028631b46380_0 .net *"_ivl_13", 1 0, L_0000028631b810f0;  1 drivers
v0000028631b47dc0_0 .net *"_ivl_2", 6 0, L_0000028631b4e070;  1 drivers
L_0000028631b810a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000028631b46e20_0 .net *"_ivl_5", 1 0, L_0000028631b810a8;  1 drivers
v0000028631b46600_0 .net *"_ivl_8", 31 0, L_0000028631b4d670;  1 drivers
v0000028631b46f60_0 .net "addrss1", 4 0, v0000028631b42c20_0;  alias, 1 drivers
v0000028631b46880_0 .net "addrss2", 4 0, v0000028631b42860_0;  alias, 1 drivers
v0000028631b467e0_0 .net "addrssw", 4 0, v0000028631b4b7a0_0;  alias, 1 drivers
v0000028631b47e60_0 .net "clk", 0 0, v0000028631b4d2b0_0;  alias, 1 drivers
v0000028631b47b40_0 .net "write", 0 0, v0000028631b46d80_0;  alias, 1 drivers
v0000028631b47500_0 .net "write_material", 31 0, v0000028631b471e0_0;  alias, 1 drivers
L_0000028631b4dc10 .array/port v0000028631b43300, L_0000028631b4e070;
L_0000028631b4e070 .concat [ 5 2 0 0], v0000028631b42c20_0, L_0000028631b810a8;
L_0000028631b4d670 .array/port v0000028631b43300, L_0000028631b4dad0;
L_0000028631b4dad0 .concat [ 5 2 0 0], v0000028631b42860_0, L_0000028631b810f0;
S_0000028631b44960 .scope module, "e" "ALU" 4 85, 11 1 0, S_0000028631b1eaf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 6 "opcode";
    .port_info 2 /INPUT 32 "SRC";
    .port_info 3 /INPUT 32 "TARG";
    .port_info 4 /INPUT 32 "immediateVal";
    .port_info 5 /INPUT 6 "funct";
    .port_info 6 /INPUT 5 "shamt";
    .port_info 7 /INPUT 32 "pc";
    .port_info 8 /INPUT 32 "inpc";
    .port_info 9 /OUTPUT 32 "Outp";
v0000028631b47000_0 .var "Outp", 31 0;
v0000028631b47d20_0 .net "SRC", 31 0, v0000028631b0c9f0_0;  alias, 1 drivers
v0000028631b469c0_0 .net "TARG", 31 0, v0000028631b3fe80_0;  alias, 1 drivers
v0000028631b466a0_0 .net "clk", 0 0, v0000028631b4d2b0_0;  alias, 1 drivers
v0000028631b47a00_0 .net "funct", 5 0, v0000028631b3f3e0_0;  alias, 1 drivers
v0000028631b47820_0 .net "immediateVal", 31 0, v0000028631b3f840_0;  alias, 1 drivers
v0000028631b473c0_0 .net "inpc", 31 0, v0000028631b3fb60_0;  alias, 1 drivers
v0000028631b46ec0_0 .net "opcode", 5 0, v0000028631b3f7a0_0;  alias, 1 drivers
v0000028631b46c40_0 .net "pc", 31 0, v0000028631b3fa20_0;  alias, 1 drivers
v0000028631b47fa0_0 .net "shamt", 4 0, v0000028631b407e0_0;  alias, 1 drivers
E_0000028631b0d9e0/0 .event anyedge, v0000028631b3f7a0_0, v0000028631b3f3e0_0, v0000028631b0c9f0_0, v0000028631b3fe80_0;
E_0000028631b0d9e0/1 .event anyedge, v0000028631b407e0_0, v0000028631b3fb60_0, v0000028631b3f840_0, v0000028631b3fa20_0;
E_0000028631b0d9e0 .event/or E_0000028631b0d9e0/0, E_0000028631b0d9e0/1;
S_0000028631b45f40 .scope module, "f" "MEM_stage" 4 111, 12 1 0, S_0000028631b1eaf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 6 "opcode";
    .port_info 2 /INPUT 32 "Rt_value";
    .port_info 3 /INPUT 32 "effictiveaddr";
    .port_info 4 /OUTPUT 32 "op_mem";
v0000028631b47c80_0 .net "Rt_value", 31 0, v0000028631b3f8e0_0;  alias, 1 drivers
v0000028631b48040_0 .var "addrRead", 31 0;
v0000028631b478c0_0 .var "addrWrite", 31 0;
v0000028631b46420_0 .net "clk", 0 0, v0000028631b4d2b0_0;  alias, 1 drivers
v0000028631b464c0_0 .net "effictiveaddr", 31 0, v0000028631b3f160_0;  alias, 1 drivers
v0000028631b46560_0 .var "op_mem", 31 0;
v0000028631b46920_0 .net "opcode", 5 0, v0000028631b40ba0_0;  alias, 1 drivers
v0000028631b46a60_0 .net "outp_of_mem", 31 0, v0000028631b47be0_0;  1 drivers
v0000028631b46b00_0 .var "read", 0 0;
v0000028631b46ba0_0 .var "write", 0 0;
v0000028631b475a0_0 .var "write_stuff", 31 0;
E_0000028631b0e6e0 .event anyedge, v0000028631b40ba0_0, v0000028631b3f160_0, v0000028631b47be0_0, v0000028631b3f8e0_0;
S_0000028631b45900 .scope module, "RAMmem" "MemoryD" 12 15, 13 1 0, S_0000028631b45f40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addrss1";
    .port_info 1 /INPUT 32 "addrssw";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "write";
    .port_info 4 /INPUT 1 "read";
    .port_info 5 /INPUT 32 "write_material";
    .port_info 6 /OUTPUT 32 "Outp1";
v0000028631b47aa0 .array "Memory_File", 0 31, 31 0;
v0000028631b47be0_0 .var "Outp1", 31 0;
v0000028631b47f00_0 .net "addrss1", 31 0, v0000028631b48040_0;  1 drivers
v0000028631b46240_0 .net "addrssw", 31 0, v0000028631b478c0_0;  1 drivers
v0000028631b47460_0 .net "clk", 0 0, v0000028631b4d2b0_0;  alias, 1 drivers
v0000028631b462e0_0 .net "read", 0 0, v0000028631b46b00_0;  1 drivers
v0000028631b470a0_0 .net "write", 0 0, v0000028631b46ba0_0;  1 drivers
v0000028631b47640_0 .net "write_material", 31 0, v0000028631b475a0_0;  1 drivers
E_0000028631b0e1e0/0 .event anyedge, v0000028631b470a0_0, v0000028631b47640_0, v0000028631b46240_0, v0000028631b462e0_0;
v0000028631b47aa0_0 .array/port v0000028631b47aa0, 0;
v0000028631b47aa0_1 .array/port v0000028631b47aa0, 1;
v0000028631b47aa0_2 .array/port v0000028631b47aa0, 2;
E_0000028631b0e1e0/1 .event anyedge, v0000028631b47f00_0, v0000028631b47aa0_0, v0000028631b47aa0_1, v0000028631b47aa0_2;
v0000028631b47aa0_3 .array/port v0000028631b47aa0, 3;
v0000028631b47aa0_4 .array/port v0000028631b47aa0, 4;
v0000028631b47aa0_5 .array/port v0000028631b47aa0, 5;
v0000028631b47aa0_6 .array/port v0000028631b47aa0, 6;
E_0000028631b0e1e0/2 .event anyedge, v0000028631b47aa0_3, v0000028631b47aa0_4, v0000028631b47aa0_5, v0000028631b47aa0_6;
v0000028631b47aa0_7 .array/port v0000028631b47aa0, 7;
v0000028631b47aa0_8 .array/port v0000028631b47aa0, 8;
v0000028631b47aa0_9 .array/port v0000028631b47aa0, 9;
v0000028631b47aa0_10 .array/port v0000028631b47aa0, 10;
E_0000028631b0e1e0/3 .event anyedge, v0000028631b47aa0_7, v0000028631b47aa0_8, v0000028631b47aa0_9, v0000028631b47aa0_10;
v0000028631b47aa0_11 .array/port v0000028631b47aa0, 11;
v0000028631b47aa0_12 .array/port v0000028631b47aa0, 12;
v0000028631b47aa0_13 .array/port v0000028631b47aa0, 13;
v0000028631b47aa0_14 .array/port v0000028631b47aa0, 14;
E_0000028631b0e1e0/4 .event anyedge, v0000028631b47aa0_11, v0000028631b47aa0_12, v0000028631b47aa0_13, v0000028631b47aa0_14;
v0000028631b47aa0_15 .array/port v0000028631b47aa0, 15;
v0000028631b47aa0_16 .array/port v0000028631b47aa0, 16;
v0000028631b47aa0_17 .array/port v0000028631b47aa0, 17;
v0000028631b47aa0_18 .array/port v0000028631b47aa0, 18;
E_0000028631b0e1e0/5 .event anyedge, v0000028631b47aa0_15, v0000028631b47aa0_16, v0000028631b47aa0_17, v0000028631b47aa0_18;
v0000028631b47aa0_19 .array/port v0000028631b47aa0, 19;
v0000028631b47aa0_20 .array/port v0000028631b47aa0, 20;
v0000028631b47aa0_21 .array/port v0000028631b47aa0, 21;
v0000028631b47aa0_22 .array/port v0000028631b47aa0, 22;
E_0000028631b0e1e0/6 .event anyedge, v0000028631b47aa0_19, v0000028631b47aa0_20, v0000028631b47aa0_21, v0000028631b47aa0_22;
v0000028631b47aa0_23 .array/port v0000028631b47aa0, 23;
v0000028631b47aa0_24 .array/port v0000028631b47aa0, 24;
v0000028631b47aa0_25 .array/port v0000028631b47aa0, 25;
v0000028631b47aa0_26 .array/port v0000028631b47aa0, 26;
E_0000028631b0e1e0/7 .event anyedge, v0000028631b47aa0_23, v0000028631b47aa0_24, v0000028631b47aa0_25, v0000028631b47aa0_26;
v0000028631b47aa0_27 .array/port v0000028631b47aa0, 27;
v0000028631b47aa0_28 .array/port v0000028631b47aa0, 28;
v0000028631b47aa0_29 .array/port v0000028631b47aa0, 29;
v0000028631b47aa0_30 .array/port v0000028631b47aa0, 30;
E_0000028631b0e1e0/8 .event anyedge, v0000028631b47aa0_27, v0000028631b47aa0_28, v0000028631b47aa0_29, v0000028631b47aa0_30;
v0000028631b47aa0_31 .array/port v0000028631b47aa0, 31;
E_0000028631b0e1e0/9 .event anyedge, v0000028631b47aa0_31;
E_0000028631b0e1e0 .event/or E_0000028631b0e1e0/0, E_0000028631b0e1e0/1, E_0000028631b0e1e0/2, E_0000028631b0e1e0/3, E_0000028631b0e1e0/4, E_0000028631b0e1e0/5, E_0000028631b0e1e0/6, E_0000028631b0e1e0/7, E_0000028631b0e1e0/8, E_0000028631b0e1e0/9;
S_0000028631b44af0 .scope module, "g" "wb_stage" 4 125, 14 1 0, S_0000028631b1eaf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 6 "opcode";
    .port_info 2 /INPUT 2 "Instruction_type";
    .port_info 3 /INPUT 5 "rd_add";
    .port_info 4 /INPUT 5 "rt_add";
    .port_info 5 /INPUT 32 "write_data";
    .port_info 6 /INPUT 32 "write_material";
    .port_info 7 /OUTPUT 5 "writing_address";
    .port_info 8 /OUTPUT 1 "write";
    .port_info 9 /OUTPUT 32 "write_inp";
v0000028631b476e0_0 .net "Instruction_type", 1 0, v0000028631b43ee0_0;  alias, 1 drivers
v0000028631b47320_0 .net "clk", 0 0, v0000028631b4d2b0_0;  alias, 1 drivers
v0000028631b46ce0_0 .net "opcode", 5 0, v0000028631b40ce0_0;  alias, 1 drivers
v0000028631b47780_0 .net "rd_add", 4 0, v0000028631b401a0_0;  alias, 1 drivers
v0000028631b47960_0 .net "rt_add", 4 0, v0000028631b3fde0_0;  alias, 1 drivers
v0000028631b46d80_0 .var "write", 0 0;
v0000028631b47140_0 .net "write_data", 31 0, v0000028631b42ea0_0;  alias, 1 drivers
v0000028631b471e0_0 .var "write_inp", 31 0;
v0000028631b47280_0 .net "write_material", 31 0, v0000028631b46560_0;  alias, 1 drivers
v0000028631b4b7a0_0 .var "writing_address", 4 0;
    .scope S_0000028631b0b350;
T_0 ;
    %wait E_0000028631b0df20;
    %load/vec4 v0000028631b0cc70_0;
    %assign/vec4 v0000028631b0cbd0_0, 0;
    %jmp T_0;
    .thread T_0;
    .scope S_0000028631b15960;
T_1 ;
    %wait E_0000028631b0e120;
    %load/vec4 v0000028631b0d530_0;
    %assign/vec4 v0000028631b0d5d0_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0000028631b44640;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000028631b43260_0, 0, 32;
    %end;
    .thread T_2;
    .scope S_0000028631b44640;
T_3 ;
    %wait E_0000028631b0dee0;
    %load/vec4 v0000028631b42900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0000028631b43260_0;
    %assign/vec4 v0000028631b43260_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000028631b42220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0000028631b43f80_0;
    %assign/vec4 v0000028631b43260_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0000028631b43260_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000028631b43260_0, 0;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000028631b45db0;
T_4 ;
    %vpi_call 6 10 "$readmemh", "IF/content_IF.mem", v0000028631b43620 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0000028631b45db0;
T_5 ;
    %wait E_0000028631b0e160;
    %ix/getv 4, v0000028631b42180_0;
    %load/vec4a v0000028631b43620, 4;
    %store/vec4 v0000028631b42a40_0, 0, 32;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0000028631aa30c0;
T_6 ;
    %wait E_0000028631b0dee0;
    %load/vec4 v0000028631b0c950_0;
    %assign/vec4 v0000028631b0d350_0, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_0000028631aa3250;
T_7 ;
    %wait E_0000028631b0dee0;
    %load/vec4 v0000028631b0cdb0_0;
    %assign/vec4 v0000028631b0d710_0, 0;
    %jmp T_7;
    .thread T_7;
    .scope S_0000028631b447d0;
T_8 ;
    %wait E_0000028631b0e560;
    %load/vec4 v0000028631b42540_0;
    %parti/s 6, 26, 6;
    %store/vec4 v0000028631b433a0_0, 0, 6;
    %load/vec4 v0000028631b433a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %jmp T_8.9;
T_8.0 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000028631b42400_0, 0;
    %jmp T_8.9;
T_8.1 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000028631b42400_0, 0;
    %jmp T_8.9;
T_8.2 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000028631b42400_0, 0;
    %jmp T_8.9;
T_8.3 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0000028631b42400_0, 0;
    %jmp T_8.9;
T_8.4 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0000028631b42400_0, 0;
    %jmp T_8.9;
T_8.5 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0000028631b42400_0, 0;
    %jmp T_8.9;
T_8.6 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0000028631b42400_0, 0;
    %jmp T_8.9;
T_8.7 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0000028631b42400_0, 0;
    %jmp T_8.9;
T_8.8 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0000028631b42400_0, 0;
    %jmp T_8.9;
T_8.9 ;
    %pop/vec4 1;
    %load/vec4 v0000028631b42400_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %jmp T_8.13;
T_8.10 ;
    %load/vec4 v0000028631b42540_0;
    %parti/s 5, 21, 6;
    %assign/vec4 v0000028631b438a0_0, 0;
    %load/vec4 v0000028631b42540_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v0000028631b439e0_0, 0;
    %load/vec4 v0000028631b42540_0;
    %parti/s 5, 11, 5;
    %assign/vec4 v0000028631b42cc0_0, 0;
    %load/vec4 v0000028631b42540_0;
    %parti/s 5, 6, 4;
    %assign/vec4 v0000028631b43440_0, 0;
    %load/vec4 v0000028631b42540_0;
    %parti/s 6, 0, 2;
    %assign/vec4 v0000028631b43760_0, 0;
    %jmp T_8.13;
T_8.11 ;
    %load/vec4 v0000028631b42540_0;
    %parti/s 26, 0, 2;
    %assign/vec4 v0000028631b42fe0_0, 0;
    %jmp T_8.13;
T_8.12 ;
    %load/vec4 v0000028631b42540_0;
    %parti/s 5, 21, 6;
    %assign/vec4 v0000028631b438a0_0, 0;
    %load/vec4 v0000028631b42540_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v0000028631b439e0_0, 0;
    %load/vec4 v0000028631b42540_0;
    %parti/s 16, 0, 2;
    %assign/vec4 v0000028631b43d00_0, 0;
    %jmp T_8.13;
T_8.13 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0000028631b45770;
T_9 ;
    %wait E_0000028631b0e220;
    %load/vec4 v0000028631b43a80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %jmp T_9.3;
T_9.0 ;
    %load/vec4 v0000028631b42d60_0;
    %assign/vec4 v0000028631b42c20_0, 0;
    %load/vec4 v0000028631b42b80_0;
    %assign/vec4 v0000028631b42860_0, 0;
    %jmp T_9.3;
T_9.1 ;
    %load/vec4 v0000028631b42d60_0;
    %assign/vec4 v0000028631b42c20_0, 0;
    %load/vec4 v0000028631b42e00_0;
    %assign/vec4 v0000028631b42860_0, 0;
    %load/vec4 v0000028631b43800_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0000028631b43800_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000028631b42680_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0000028631b42ae0_0;
    %parti/s 6, 26, 6;
    %load/vec4 v0000028631b43c60_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000028631b427c0_0, 0;
    %jmp T_9.3;
T_9.3 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0000028631b45450;
T_10 ;
    %vpi_call 10 16 "$readmemh", "ID/content_rf.mem", v0000028631b43300 {0 0 0};
    %end;
    .thread T_10;
    .scope S_0000028631b45450;
T_11 ;
    %wait E_0000028631b0dee0;
    %load/vec4 v0000028631b47b40_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v0000028631b47500_0;
    %load/vec4 v0000028631b467e0_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0000028631b43300, 4, 0;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0000028631aad750;
T_12 ;
    %wait E_0000028631b0dee0;
    %load/vec4 v0000028631b0d3f0_0;
    %assign/vec4 v0000028631b0c9f0_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_0000028631aaa210;
T_13 ;
    %wait E_0000028631b0dee0;
    %load/vec4 v0000028631b402e0_0;
    %assign/vec4 v0000028631b3fe80_0, 0;
    %jmp T_13;
    .thread T_13;
    .scope S_0000028631aae4c0;
T_14 ;
    %wait E_0000028631b0dee0;
    %load/vec4 v0000028631b3ff20_0;
    %assign/vec4 v0000028631b3f840_0, 0;
    %jmp T_14;
    .thread T_14;
    .scope S_0000028631aae650;
T_15 ;
    %wait E_0000028631b0dee0;
    %load/vec4 v0000028631b40ec0_0;
    %assign/vec4 v0000028631b3f7a0_0, 0;
    %jmp T_15;
    .thread T_15;
    .scope S_0000028631ac6230;
T_16 ;
    %wait E_0000028631b0dee0;
    %load/vec4 v0000028631b40d80_0;
    %assign/vec4 v0000028631b3fa20_0, 0;
    %jmp T_16;
    .thread T_16;
    .scope S_0000028631ac63c0;
T_17 ;
    %wait E_0000028631b0dee0;
    %load/vec4 v0000028631b40100_0;
    %assign/vec4 v0000028631b3fb60_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_0000028631aca750;
T_18 ;
    %wait E_0000028631b0dee0;
    %load/vec4 v0000028631b40380_0;
    %assign/vec4 v0000028631b3f3e0_0, 0;
    %jmp T_18;
    .thread T_18;
    .scope S_0000028631aca8e0;
T_19 ;
    %wait E_0000028631b0dee0;
    %load/vec4 v0000028631b3f340_0;
    %assign/vec4 v0000028631b407e0_0, 0;
    %jmp T_19;
    .thread T_19;
    .scope S_0000028631ac3a50;
T_20 ;
    %wait E_0000028631b0dee0;
    %load/vec4 v0000028631b40b00_0;
    %assign/vec4 v0000028631b40f60_0, 0;
    %jmp T_20;
    .thread T_20;
    .scope S_0000028631aaa080;
T_21 ;
    %wait E_0000028631b0dee0;
    %load/vec4 v0000028631b0cb30_0;
    %assign/vec4 v0000028631b0d0d0_0, 0;
    %jmp T_21;
    .thread T_21;
    .scope S_0000028631aad8e0;
T_22 ;
    %wait E_0000028631b0dee0;
    %load/vec4 v0000028631b0ce50_0;
    %assign/vec4 v0000028631b0d170_0, 0;
    %jmp T_22;
    .thread T_22;
    .scope S_0000028631b44960;
T_23 ;
    %wait E_0000028631b0d9e0;
    %load/vec4 v0000028631b46ec0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_23.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_23.1, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_23.2, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_23.3, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_23.4, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_23.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_23.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_23.7, 6;
    %jmp T_23.8;
T_23.0 ;
    %load/vec4 v0000028631b47a00_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_23.9, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_23.10, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_23.11, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_23.12, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_23.13, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_23.14, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_23.15, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_23.16, 6;
    %jmp T_23.17;
T_23.9 ;
    %load/vec4 v0000028631b47d20_0;
    %load/vec4 v0000028631b469c0_0;
    %add;
    %assign/vec4 v0000028631b47000_0, 0;
    %jmp T_23.17;
T_23.10 ;
    %load/vec4 v0000028631b47d20_0;
    %load/vec4 v0000028631b469c0_0;
    %sub;
    %assign/vec4 v0000028631b47000_0, 0;
    %jmp T_23.17;
T_23.11 ;
    %load/vec4 v0000028631b47d20_0;
    %load/vec4 v0000028631b469c0_0;
    %and;
    %assign/vec4 v0000028631b47000_0, 0;
    %jmp T_23.17;
T_23.12 ;
    %load/vec4 v0000028631b47d20_0;
    %load/vec4 v0000028631b469c0_0;
    %or;
    %assign/vec4 v0000028631b47000_0, 0;
    %jmp T_23.17;
T_23.13 ;
    %load/vec4 v0000028631b47d20_0;
    %load/vec4 v0000028631b469c0_0;
    %xor;
    %assign/vec4 v0000028631b47000_0, 0;
    %jmp T_23.17;
T_23.14 ;
    %load/vec4 v0000028631b47d20_0;
    %load/vec4 v0000028631b469c0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %assign/vec4 v0000028631b47000_0, 0;
    %jmp T_23.17;
T_23.15 ;
    %load/vec4 v0000028631b469c0_0;
    %ix/getv 4, v0000028631b47fa0_0;
    %shiftl 4;
    %assign/vec4 v0000028631b47000_0, 0;
    %jmp T_23.17;
T_23.16 ;
    %load/vec4 v0000028631b469c0_0;
    %ix/getv 4, v0000028631b47fa0_0;
    %shiftr 4;
    %assign/vec4 v0000028631b47000_0, 0;
    %jmp T_23.17;
T_23.17 ;
    %pop/vec4 1;
    %jmp T_23.8;
T_23.1 ;
    %load/vec4 v0000028631b473c0_0;
    %assign/vec4 v0000028631b47000_0, 0;
    %jmp T_23.8;
T_23.2 ;
    %load/vec4 v0000028631b47d20_0;
    %load/vec4 v0000028631b47820_0;
    %add;
    %assign/vec4 v0000028631b47000_0, 0;
    %jmp T_23.8;
T_23.3 ;
    %load/vec4 v0000028631b47d20_0;
    %load/vec4 v0000028631b47820_0;
    %and;
    %assign/vec4 v0000028631b47000_0, 0;
    %jmp T_23.8;
T_23.4 ;
    %load/vec4 v0000028631b47d20_0;
    %load/vec4 v0000028631b47820_0;
    %add;
    %assign/vec4 v0000028631b47000_0, 0;
    %jmp T_23.8;
T_23.5 ;
    %load/vec4 v0000028631b47d20_0;
    %load/vec4 v0000028631b47820_0;
    %add;
    %assign/vec4 v0000028631b47000_0, 0;
    %jmp T_23.8;
T_23.6 ;
    %load/vec4 v0000028631b47d20_0;
    %load/vec4 v0000028631b469c0_0;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_23.18, 8;
    %load/vec4 v0000028631b46c40_0;
    %load/vec4 v0000028631b47820_0;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %jmp/1 T_23.19, 8;
T_23.18 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_23.19, 8;
 ; End of false expr.
    %blend;
T_23.19;
    %assign/vec4 v0000028631b47000_0, 0;
    %jmp T_23.8;
T_23.7 ;
    %load/vec4 v0000028631b47d20_0;
    %load/vec4 v0000028631b469c0_0;
    %cmp/ne;
    %flag_mov 8, 4;
    %jmp/0 T_23.20, 8;
    %load/vec4 v0000028631b46c40_0;
    %load/vec4 v0000028631b47820_0;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %jmp/1 T_23.21, 8;
T_23.20 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_23.21, 8;
 ; End of false expr.
    %blend;
T_23.21;
    %assign/vec4 v0000028631b47000_0, 0;
    %jmp T_23.8;
T_23.8 ;
    %pop/vec4 1;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0000028631b41170;
T_24 ;
    %wait E_0000028631b0dee0;
    %load/vec4 v0000028631b40600_0;
    %assign/vec4 v0000028631b40ba0_0, 0;
    %jmp T_24;
    .thread T_24;
    .scope S_0000028631b41940;
T_25 ;
    %wait E_0000028631b0dee0;
    %load/vec4 v0000028631b40c40_0;
    %assign/vec4 v0000028631b40740_0, 0;
    %jmp T_25;
    .thread T_25;
    .scope S_0000028631b41300;
T_26 ;
    %wait E_0000028631b0dee0;
    %load/vec4 v0000028631b3f5c0_0;
    %assign/vec4 v0000028631b409c0_0, 0;
    %jmp T_26;
    .thread T_26;
    .scope S_0000028631b41620;
T_27 ;
    %wait E_0000028631b0dee0;
    %load/vec4 v0000028631b40880_0;
    %assign/vec4 v0000028631b3f8e0_0, 0;
    %jmp T_27;
    .thread T_27;
    .scope S_0000028631b41c60;
T_28 ;
    %wait E_0000028631b0dee0;
    %load/vec4 v0000028631b41000_0;
    %assign/vec4 v0000028631b3f160_0, 0;
    %jmp T_28;
    .thread T_28;
    .scope S_0000028631b417b0;
T_29 ;
    %wait E_0000028631b0dee0;
    %load/vec4 v0000028631b3fac0_0;
    %assign/vec4 v0000028631b3fc00_0, 0;
    %jmp T_29;
    .thread T_29;
    .scope S_0000028631b45900;
T_30 ;
    %vpi_call 13 13 "$readmemh", "MEM/content_mem.mem", v0000028631b47aa0 {0 0 0};
    %end;
    .thread T_30;
    .scope S_0000028631b45900;
T_31 ;
    %wait E_0000028631b0e1e0;
    %load/vec4 v0000028631b470a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %load/vec4 v0000028631b47640_0;
    %ix/getv 3, v0000028631b46240_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028631b47aa0, 0, 4;
T_31.0 ;
    %load/vec4 v0000028631b462e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.2, 8;
    %ix/getv 4, v0000028631b47f00_0;
    %load/vec4a v0000028631b47aa0, 4;
    %assign/vec4 v0000028631b47be0_0, 0;
T_31.2 ;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0000028631b45f40;
T_32 ;
    %wait E_0000028631b0e6e0;
    %load/vec4 v0000028631b46920_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_32.0, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_32.1, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028631b46ba0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028631b46b00_0, 0;
    %jmp T_32.3;
T_32.0 ;
    %load/vec4 v0000028631b464c0_0;
    %assign/vec4 v0000028631b48040_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028631b46b00_0, 0;
    %load/vec4 v0000028631b46a60_0;
    %assign/vec4 v0000028631b46560_0, 0;
    %jmp T_32.3;
T_32.1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028631b46ba0_0, 0;
    %load/vec4 v0000028631b464c0_0;
    %assign/vec4 v0000028631b478c0_0, 0;
    %load/vec4 v0000028631b47c80_0;
    %assign/vec4 v0000028631b475a0_0, 0;
    %jmp T_32.3;
T_32.3 ;
    %pop/vec4 1;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0000028631b41df0;
T_33 ;
    %wait E_0000028631b0dee0;
    %load/vec4 v0000028631b3f700_0;
    %assign/vec4 v0000028631b40ce0_0, 0;
    %jmp T_33;
    .thread T_33;
    .scope S_0000028631b41490;
T_34 ;
    %wait E_0000028631b0dee0;
    %load/vec4 v0000028631b3f980_0;
    %assign/vec4 v0000028631b3fde0_0, 0;
    %jmp T_34;
    .thread T_34;
    .scope S_0000028631b41ad0;
T_35 ;
    %wait E_0000028631b0dee0;
    %load/vec4 v0000028631b40060_0;
    %assign/vec4 v0000028631b401a0_0, 0;
    %jmp T_35;
    .thread T_35;
    .scope S_0000028631b41f80;
T_36 ;
    %wait E_0000028631b0dee0;
    %load/vec4 v0000028631b43940_0;
    %assign/vec4 v0000028631b43ee0_0, 0;
    %jmp T_36;
    .thread T_36;
    .scope S_0000028631b452c0;
T_37 ;
    %wait E_0000028631b0dee0;
    %load/vec4 v0000028631b429a0_0;
    %assign/vec4 v0000028631b42ea0_0, 0;
    %jmp T_37;
    .thread T_37;
    .scope S_0000028631b44af0;
T_38 ;
    %wait E_0000028631b0dee0;
    %load/vec4 v0000028631b476e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_38.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_38.1, 6;
    %jmp T_38.2;
T_38.0 ;
    %load/vec4 v0000028631b47780_0;
    %assign/vec4 v0000028631b4b7a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028631b46d80_0, 0;
    %load/vec4 v0000028631b47140_0;
    %assign/vec4 v0000028631b471e0_0, 0;
    %jmp T_38.2;
T_38.1 ;
    %load/vec4 v0000028631b46ce0_0;
    %cmpi/ne 43, 0, 6;
    %jmp/0xz  T_38.3, 4;
    %load/vec4 v0000028631b47960_0;
    %assign/vec4 v0000028631b4b7a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028631b46d80_0, 0;
    %load/vec4 v0000028631b47280_0;
    %assign/vec4 v0000028631b471e0_0, 0;
T_38.3 ;
    %jmp T_38.2;
T_38.2 ;
    %pop/vec4 1;
    %jmp T_38;
    .thread T_38;
    .scope S_0000028631b1eaf0;
T_39 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028631b4bca0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028631b4a760_0, 0, 1;
    %end;
    .thread T_39;
    .scope S_0000028631b1e960;
T_40 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028631b4d2b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028631b4d350_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028631b4d3f0_0, 0, 1;
    %delay 250, 0;
    %vpi_call 3 11 "$finish" {0 0 0};
    %end;
    .thread T_40;
    .scope S_0000028631b1e960;
T_41 ;
    %delay 5, 0;
    %load/vec4 v0000028631b4d2b0_0;
    %inv;
    %store/vec4 v0000028631b4d2b0_0, 0, 1;
    %jmp T_41;
    .thread T_41;
    .scope S_0000028631b1e960;
T_42 ;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028631b4d350_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028631b4d350_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028631b4d3f0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028631b4d3f0_0, 0, 1;
    %jmp T_42;
    .thread T_42;
    .scope S_0000028631b1e960;
T_43 ;
    %wait E_0000028631b0dee0;
    %vpi_call 3 25 "$display", "%d :  %h : %b : %h : %h : %h", $time, v0000028631b4be80_0, v0000028631b4b3e0_0, v0000028631b4a260_0, v0000028631b4bde0_0, v0000028631b4a620_0 {0 0 0};
    %jmp T_43;
    .thread T_43;
# The file index is used to find the file name in the following table.
:file_names 15;
    "N/A";
    "<interactive>";
    ".\registers.v";
    ".\tb.v";
    ".\Datapath.v";
    ".\IF\if_stage.v";
    ".\IF\InstructionRegister.v";
    ".\IF\pc.v";
    ".\ID\ID_stage.v";
    ".\ID\controlUnit.v";
    ".\ID\registerFile.v";
    ".\ALU\alu.v";
    ".\MEM\MEM_stage.v";
    ".\MEM\datamemory.v";
    ".\WB\WB_stage.v";
