INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsickafo/Downloads/lab2/lab2.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsickafo/Downloads/lab2/lab2.srcs/sources_1/new/fullAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fullAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsickafo/Downloads/lab2/lab2.srcs/sources_1/new/lab2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsickafo/Downloads/lab2/lab2.srcs/sources_1/new/segConv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module segConv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsickafo/Downloads/lab2_tests.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab2_tests
