 
****************************************
Report : area
Design : HDL_Complex_Multiplier
Version: P-2019.03-SP3
Date   : Tue Feb 23 14:00:47 2021
****************************************

Information: Updating design information... (UID-85)
Library(s) Used:

    saed32lvt_ss0p7v125c (File: /usr/local/synopsys/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p7v125c.db)
    saed32rvt_ss0p7v125c (File: /usr/local/synopsys/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p7v125c.db)
    saed32hvt_ss0p7v125c (File: /usr/local/synopsys/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p7v125c.db)

Number of ports:                          199
Number of nets:                          1762
Number of cells:                         1591
Number of combinational cells:           1385
Number of sequential cells:               195
Number of macros/black boxes:               0
Number of buf/inv:                        214
Number of references:                      69

Combinational area:               3109.197709
Buf/Inv area:                      317.171715
Noncombinational area:            1293.847145
Macro/Black Box area:                0.000000
Net Interconnect area:            1057.224476

Total cell area:                  4403.044853
Total area:                       5460.269330
1
