
fsm.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b818  08000200  08000200  00010200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004f4  0800ba18  0800ba18  0001ba18  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800bf0c  0800bf0c  00020358  2**0
                  CONTENTS
  4 .ARM          00000008  0800bf0c  0800bf0c  0001bf0c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800bf14  0800bf14  00020358  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800bf14  0800bf14  0001bf14  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800bf18  0800bf18  0001bf18  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000358  20000000  0800bf1c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000464  20000358  0800c274  00020358  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200007bc  0800c274  000207bc  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  00020358  2**0
                  CONTENTS, READONLY
 12 .debug_info   00023ee8  00000000  00000000  00020386  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004a77  00000000  00000000  0004426e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001598  00000000  00000000  00048ce8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001380  00000000  00000000  0004a280  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002d22d  00000000  00000000  0004b600  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001db49  00000000  00000000  0007882d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0010669a  00000000  00000000  00096376  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0019ca10  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000065e8  00000000  00000000  0019ca64  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	; (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	; (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	; (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	20000358 	.word	0x20000358
 800021c:	00000000 	.word	0x00000000
 8000220:	0800ba00 	.word	0x0800ba00

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	; (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	; (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	; (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	2000035c 	.word	0x2000035c
 800023c:	0800ba00 	.word	0x0800ba00

08000240 <strcmp>:
 8000240:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000244:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000248:	2a01      	cmp	r2, #1
 800024a:	bf28      	it	cs
 800024c:	429a      	cmpcs	r2, r3
 800024e:	d0f7      	beq.n	8000240 <strcmp>
 8000250:	1ad0      	subs	r0, r2, r3
 8000252:	4770      	bx	lr

08000254 <strlen>:
 8000254:	4603      	mov	r3, r0
 8000256:	f813 2b01 	ldrb.w	r2, [r3], #1
 800025a:	2a00      	cmp	r2, #0
 800025c:	d1fb      	bne.n	8000256 <strlen+0x2>
 800025e:	1a18      	subs	r0, r3, r0
 8000260:	3801      	subs	r0, #1
 8000262:	4770      	bx	lr
	...

08000270 <memchr>:
 8000270:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000274:	2a10      	cmp	r2, #16
 8000276:	db2b      	blt.n	80002d0 <memchr+0x60>
 8000278:	f010 0f07 	tst.w	r0, #7
 800027c:	d008      	beq.n	8000290 <memchr+0x20>
 800027e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000282:	3a01      	subs	r2, #1
 8000284:	428b      	cmp	r3, r1
 8000286:	d02d      	beq.n	80002e4 <memchr+0x74>
 8000288:	f010 0f07 	tst.w	r0, #7
 800028c:	b342      	cbz	r2, 80002e0 <memchr+0x70>
 800028e:	d1f6      	bne.n	800027e <memchr+0xe>
 8000290:	b4f0      	push	{r4, r5, r6, r7}
 8000292:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000296:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800029a:	f022 0407 	bic.w	r4, r2, #7
 800029e:	f07f 0700 	mvns.w	r7, #0
 80002a2:	2300      	movs	r3, #0
 80002a4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80002a8:	3c08      	subs	r4, #8
 80002aa:	ea85 0501 	eor.w	r5, r5, r1
 80002ae:	ea86 0601 	eor.w	r6, r6, r1
 80002b2:	fa85 f547 	uadd8	r5, r5, r7
 80002b6:	faa3 f587 	sel	r5, r3, r7
 80002ba:	fa86 f647 	uadd8	r6, r6, r7
 80002be:	faa5 f687 	sel	r6, r5, r7
 80002c2:	b98e      	cbnz	r6, 80002e8 <memchr+0x78>
 80002c4:	d1ee      	bne.n	80002a4 <memchr+0x34>
 80002c6:	bcf0      	pop	{r4, r5, r6, r7}
 80002c8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002cc:	f002 0207 	and.w	r2, r2, #7
 80002d0:	b132      	cbz	r2, 80002e0 <memchr+0x70>
 80002d2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002d6:	3a01      	subs	r2, #1
 80002d8:	ea83 0301 	eor.w	r3, r3, r1
 80002dc:	b113      	cbz	r3, 80002e4 <memchr+0x74>
 80002de:	d1f8      	bne.n	80002d2 <memchr+0x62>
 80002e0:	2000      	movs	r0, #0
 80002e2:	4770      	bx	lr
 80002e4:	3801      	subs	r0, #1
 80002e6:	4770      	bx	lr
 80002e8:	2d00      	cmp	r5, #0
 80002ea:	bf06      	itte	eq
 80002ec:	4635      	moveq	r5, r6
 80002ee:	3803      	subeq	r0, #3
 80002f0:	3807      	subne	r0, #7
 80002f2:	f015 0f01 	tst.w	r5, #1
 80002f6:	d107      	bne.n	8000308 <memchr+0x98>
 80002f8:	3001      	adds	r0, #1
 80002fa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002fe:	bf02      	ittt	eq
 8000300:	3001      	addeq	r0, #1
 8000302:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000306:	3001      	addeq	r0, #1
 8000308:	bcf0      	pop	{r4, r5, r6, r7}
 800030a:	3801      	subs	r0, #1
 800030c:	4770      	bx	lr
 800030e:	bf00      	nop

08000310 <__aeabi_uldivmod>:
 8000310:	b953      	cbnz	r3, 8000328 <__aeabi_uldivmod+0x18>
 8000312:	b94a      	cbnz	r2, 8000328 <__aeabi_uldivmod+0x18>
 8000314:	2900      	cmp	r1, #0
 8000316:	bf08      	it	eq
 8000318:	2800      	cmpeq	r0, #0
 800031a:	bf1c      	itt	ne
 800031c:	f04f 31ff 	movne.w	r1, #4294967295
 8000320:	f04f 30ff 	movne.w	r0, #4294967295
 8000324:	f000 b96e 	b.w	8000604 <__aeabi_idiv0>
 8000328:	f1ad 0c08 	sub.w	ip, sp, #8
 800032c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000330:	f000 f806 	bl	8000340 <__udivmoddi4>
 8000334:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000338:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800033c:	b004      	add	sp, #16
 800033e:	4770      	bx	lr

08000340 <__udivmoddi4>:
 8000340:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000344:	9d08      	ldr	r5, [sp, #32]
 8000346:	4604      	mov	r4, r0
 8000348:	468c      	mov	ip, r1
 800034a:	2b00      	cmp	r3, #0
 800034c:	f040 8083 	bne.w	8000456 <__udivmoddi4+0x116>
 8000350:	428a      	cmp	r2, r1
 8000352:	4617      	mov	r7, r2
 8000354:	d947      	bls.n	80003e6 <__udivmoddi4+0xa6>
 8000356:	fab2 f282 	clz	r2, r2
 800035a:	b142      	cbz	r2, 800036e <__udivmoddi4+0x2e>
 800035c:	f1c2 0020 	rsb	r0, r2, #32
 8000360:	fa24 f000 	lsr.w	r0, r4, r0
 8000364:	4091      	lsls	r1, r2
 8000366:	4097      	lsls	r7, r2
 8000368:	ea40 0c01 	orr.w	ip, r0, r1
 800036c:	4094      	lsls	r4, r2
 800036e:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000372:	0c23      	lsrs	r3, r4, #16
 8000374:	fbbc f6f8 	udiv	r6, ip, r8
 8000378:	fa1f fe87 	uxth.w	lr, r7
 800037c:	fb08 c116 	mls	r1, r8, r6, ip
 8000380:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000384:	fb06 f10e 	mul.w	r1, r6, lr
 8000388:	4299      	cmp	r1, r3
 800038a:	d909      	bls.n	80003a0 <__udivmoddi4+0x60>
 800038c:	18fb      	adds	r3, r7, r3
 800038e:	f106 30ff 	add.w	r0, r6, #4294967295
 8000392:	f080 8119 	bcs.w	80005c8 <__udivmoddi4+0x288>
 8000396:	4299      	cmp	r1, r3
 8000398:	f240 8116 	bls.w	80005c8 <__udivmoddi4+0x288>
 800039c:	3e02      	subs	r6, #2
 800039e:	443b      	add	r3, r7
 80003a0:	1a5b      	subs	r3, r3, r1
 80003a2:	b2a4      	uxth	r4, r4
 80003a4:	fbb3 f0f8 	udiv	r0, r3, r8
 80003a8:	fb08 3310 	mls	r3, r8, r0, r3
 80003ac:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80003b0:	fb00 fe0e 	mul.w	lr, r0, lr
 80003b4:	45a6      	cmp	lr, r4
 80003b6:	d909      	bls.n	80003cc <__udivmoddi4+0x8c>
 80003b8:	193c      	adds	r4, r7, r4
 80003ba:	f100 33ff 	add.w	r3, r0, #4294967295
 80003be:	f080 8105 	bcs.w	80005cc <__udivmoddi4+0x28c>
 80003c2:	45a6      	cmp	lr, r4
 80003c4:	f240 8102 	bls.w	80005cc <__udivmoddi4+0x28c>
 80003c8:	3802      	subs	r0, #2
 80003ca:	443c      	add	r4, r7
 80003cc:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003d0:	eba4 040e 	sub.w	r4, r4, lr
 80003d4:	2600      	movs	r6, #0
 80003d6:	b11d      	cbz	r5, 80003e0 <__udivmoddi4+0xa0>
 80003d8:	40d4      	lsrs	r4, r2
 80003da:	2300      	movs	r3, #0
 80003dc:	e9c5 4300 	strd	r4, r3, [r5]
 80003e0:	4631      	mov	r1, r6
 80003e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003e6:	b902      	cbnz	r2, 80003ea <__udivmoddi4+0xaa>
 80003e8:	deff      	udf	#255	; 0xff
 80003ea:	fab2 f282 	clz	r2, r2
 80003ee:	2a00      	cmp	r2, #0
 80003f0:	d150      	bne.n	8000494 <__udivmoddi4+0x154>
 80003f2:	1bcb      	subs	r3, r1, r7
 80003f4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003f8:	fa1f f887 	uxth.w	r8, r7
 80003fc:	2601      	movs	r6, #1
 80003fe:	fbb3 fcfe 	udiv	ip, r3, lr
 8000402:	0c21      	lsrs	r1, r4, #16
 8000404:	fb0e 331c 	mls	r3, lr, ip, r3
 8000408:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800040c:	fb08 f30c 	mul.w	r3, r8, ip
 8000410:	428b      	cmp	r3, r1
 8000412:	d907      	bls.n	8000424 <__udivmoddi4+0xe4>
 8000414:	1879      	adds	r1, r7, r1
 8000416:	f10c 30ff 	add.w	r0, ip, #4294967295
 800041a:	d202      	bcs.n	8000422 <__udivmoddi4+0xe2>
 800041c:	428b      	cmp	r3, r1
 800041e:	f200 80e9 	bhi.w	80005f4 <__udivmoddi4+0x2b4>
 8000422:	4684      	mov	ip, r0
 8000424:	1ac9      	subs	r1, r1, r3
 8000426:	b2a3      	uxth	r3, r4
 8000428:	fbb1 f0fe 	udiv	r0, r1, lr
 800042c:	fb0e 1110 	mls	r1, lr, r0, r1
 8000430:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000434:	fb08 f800 	mul.w	r8, r8, r0
 8000438:	45a0      	cmp	r8, r4
 800043a:	d907      	bls.n	800044c <__udivmoddi4+0x10c>
 800043c:	193c      	adds	r4, r7, r4
 800043e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000442:	d202      	bcs.n	800044a <__udivmoddi4+0x10a>
 8000444:	45a0      	cmp	r8, r4
 8000446:	f200 80d9 	bhi.w	80005fc <__udivmoddi4+0x2bc>
 800044a:	4618      	mov	r0, r3
 800044c:	eba4 0408 	sub.w	r4, r4, r8
 8000450:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000454:	e7bf      	b.n	80003d6 <__udivmoddi4+0x96>
 8000456:	428b      	cmp	r3, r1
 8000458:	d909      	bls.n	800046e <__udivmoddi4+0x12e>
 800045a:	2d00      	cmp	r5, #0
 800045c:	f000 80b1 	beq.w	80005c2 <__udivmoddi4+0x282>
 8000460:	2600      	movs	r6, #0
 8000462:	e9c5 0100 	strd	r0, r1, [r5]
 8000466:	4630      	mov	r0, r6
 8000468:	4631      	mov	r1, r6
 800046a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800046e:	fab3 f683 	clz	r6, r3
 8000472:	2e00      	cmp	r6, #0
 8000474:	d14a      	bne.n	800050c <__udivmoddi4+0x1cc>
 8000476:	428b      	cmp	r3, r1
 8000478:	d302      	bcc.n	8000480 <__udivmoddi4+0x140>
 800047a:	4282      	cmp	r2, r0
 800047c:	f200 80b8 	bhi.w	80005f0 <__udivmoddi4+0x2b0>
 8000480:	1a84      	subs	r4, r0, r2
 8000482:	eb61 0103 	sbc.w	r1, r1, r3
 8000486:	2001      	movs	r0, #1
 8000488:	468c      	mov	ip, r1
 800048a:	2d00      	cmp	r5, #0
 800048c:	d0a8      	beq.n	80003e0 <__udivmoddi4+0xa0>
 800048e:	e9c5 4c00 	strd	r4, ip, [r5]
 8000492:	e7a5      	b.n	80003e0 <__udivmoddi4+0xa0>
 8000494:	f1c2 0320 	rsb	r3, r2, #32
 8000498:	fa20 f603 	lsr.w	r6, r0, r3
 800049c:	4097      	lsls	r7, r2
 800049e:	fa01 f002 	lsl.w	r0, r1, r2
 80004a2:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004a6:	40d9      	lsrs	r1, r3
 80004a8:	4330      	orrs	r0, r6
 80004aa:	0c03      	lsrs	r3, r0, #16
 80004ac:	fbb1 f6fe 	udiv	r6, r1, lr
 80004b0:	fa1f f887 	uxth.w	r8, r7
 80004b4:	fb0e 1116 	mls	r1, lr, r6, r1
 80004b8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80004bc:	fb06 f108 	mul.w	r1, r6, r8
 80004c0:	4299      	cmp	r1, r3
 80004c2:	fa04 f402 	lsl.w	r4, r4, r2
 80004c6:	d909      	bls.n	80004dc <__udivmoddi4+0x19c>
 80004c8:	18fb      	adds	r3, r7, r3
 80004ca:	f106 3cff 	add.w	ip, r6, #4294967295
 80004ce:	f080 808d 	bcs.w	80005ec <__udivmoddi4+0x2ac>
 80004d2:	4299      	cmp	r1, r3
 80004d4:	f240 808a 	bls.w	80005ec <__udivmoddi4+0x2ac>
 80004d8:	3e02      	subs	r6, #2
 80004da:	443b      	add	r3, r7
 80004dc:	1a5b      	subs	r3, r3, r1
 80004de:	b281      	uxth	r1, r0
 80004e0:	fbb3 f0fe 	udiv	r0, r3, lr
 80004e4:	fb0e 3310 	mls	r3, lr, r0, r3
 80004e8:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004ec:	fb00 f308 	mul.w	r3, r0, r8
 80004f0:	428b      	cmp	r3, r1
 80004f2:	d907      	bls.n	8000504 <__udivmoddi4+0x1c4>
 80004f4:	1879      	adds	r1, r7, r1
 80004f6:	f100 3cff 	add.w	ip, r0, #4294967295
 80004fa:	d273      	bcs.n	80005e4 <__udivmoddi4+0x2a4>
 80004fc:	428b      	cmp	r3, r1
 80004fe:	d971      	bls.n	80005e4 <__udivmoddi4+0x2a4>
 8000500:	3802      	subs	r0, #2
 8000502:	4439      	add	r1, r7
 8000504:	1acb      	subs	r3, r1, r3
 8000506:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 800050a:	e778      	b.n	80003fe <__udivmoddi4+0xbe>
 800050c:	f1c6 0c20 	rsb	ip, r6, #32
 8000510:	fa03 f406 	lsl.w	r4, r3, r6
 8000514:	fa22 f30c 	lsr.w	r3, r2, ip
 8000518:	431c      	orrs	r4, r3
 800051a:	fa20 f70c 	lsr.w	r7, r0, ip
 800051e:	fa01 f306 	lsl.w	r3, r1, r6
 8000522:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000526:	fa21 f10c 	lsr.w	r1, r1, ip
 800052a:	431f      	orrs	r7, r3
 800052c:	0c3b      	lsrs	r3, r7, #16
 800052e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000532:	fa1f f884 	uxth.w	r8, r4
 8000536:	fb0e 1119 	mls	r1, lr, r9, r1
 800053a:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 800053e:	fb09 fa08 	mul.w	sl, r9, r8
 8000542:	458a      	cmp	sl, r1
 8000544:	fa02 f206 	lsl.w	r2, r2, r6
 8000548:	fa00 f306 	lsl.w	r3, r0, r6
 800054c:	d908      	bls.n	8000560 <__udivmoddi4+0x220>
 800054e:	1861      	adds	r1, r4, r1
 8000550:	f109 30ff 	add.w	r0, r9, #4294967295
 8000554:	d248      	bcs.n	80005e8 <__udivmoddi4+0x2a8>
 8000556:	458a      	cmp	sl, r1
 8000558:	d946      	bls.n	80005e8 <__udivmoddi4+0x2a8>
 800055a:	f1a9 0902 	sub.w	r9, r9, #2
 800055e:	4421      	add	r1, r4
 8000560:	eba1 010a 	sub.w	r1, r1, sl
 8000564:	b2bf      	uxth	r7, r7
 8000566:	fbb1 f0fe 	udiv	r0, r1, lr
 800056a:	fb0e 1110 	mls	r1, lr, r0, r1
 800056e:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000572:	fb00 f808 	mul.w	r8, r0, r8
 8000576:	45b8      	cmp	r8, r7
 8000578:	d907      	bls.n	800058a <__udivmoddi4+0x24a>
 800057a:	19e7      	adds	r7, r4, r7
 800057c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000580:	d22e      	bcs.n	80005e0 <__udivmoddi4+0x2a0>
 8000582:	45b8      	cmp	r8, r7
 8000584:	d92c      	bls.n	80005e0 <__udivmoddi4+0x2a0>
 8000586:	3802      	subs	r0, #2
 8000588:	4427      	add	r7, r4
 800058a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800058e:	eba7 0708 	sub.w	r7, r7, r8
 8000592:	fba0 8902 	umull	r8, r9, r0, r2
 8000596:	454f      	cmp	r7, r9
 8000598:	46c6      	mov	lr, r8
 800059a:	4649      	mov	r1, r9
 800059c:	d31a      	bcc.n	80005d4 <__udivmoddi4+0x294>
 800059e:	d017      	beq.n	80005d0 <__udivmoddi4+0x290>
 80005a0:	b15d      	cbz	r5, 80005ba <__udivmoddi4+0x27a>
 80005a2:	ebb3 020e 	subs.w	r2, r3, lr
 80005a6:	eb67 0701 	sbc.w	r7, r7, r1
 80005aa:	fa07 fc0c 	lsl.w	ip, r7, ip
 80005ae:	40f2      	lsrs	r2, r6
 80005b0:	ea4c 0202 	orr.w	r2, ip, r2
 80005b4:	40f7      	lsrs	r7, r6
 80005b6:	e9c5 2700 	strd	r2, r7, [r5]
 80005ba:	2600      	movs	r6, #0
 80005bc:	4631      	mov	r1, r6
 80005be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80005c2:	462e      	mov	r6, r5
 80005c4:	4628      	mov	r0, r5
 80005c6:	e70b      	b.n	80003e0 <__udivmoddi4+0xa0>
 80005c8:	4606      	mov	r6, r0
 80005ca:	e6e9      	b.n	80003a0 <__udivmoddi4+0x60>
 80005cc:	4618      	mov	r0, r3
 80005ce:	e6fd      	b.n	80003cc <__udivmoddi4+0x8c>
 80005d0:	4543      	cmp	r3, r8
 80005d2:	d2e5      	bcs.n	80005a0 <__udivmoddi4+0x260>
 80005d4:	ebb8 0e02 	subs.w	lr, r8, r2
 80005d8:	eb69 0104 	sbc.w	r1, r9, r4
 80005dc:	3801      	subs	r0, #1
 80005de:	e7df      	b.n	80005a0 <__udivmoddi4+0x260>
 80005e0:	4608      	mov	r0, r1
 80005e2:	e7d2      	b.n	800058a <__udivmoddi4+0x24a>
 80005e4:	4660      	mov	r0, ip
 80005e6:	e78d      	b.n	8000504 <__udivmoddi4+0x1c4>
 80005e8:	4681      	mov	r9, r0
 80005ea:	e7b9      	b.n	8000560 <__udivmoddi4+0x220>
 80005ec:	4666      	mov	r6, ip
 80005ee:	e775      	b.n	80004dc <__udivmoddi4+0x19c>
 80005f0:	4630      	mov	r0, r6
 80005f2:	e74a      	b.n	800048a <__udivmoddi4+0x14a>
 80005f4:	f1ac 0c02 	sub.w	ip, ip, #2
 80005f8:	4439      	add	r1, r7
 80005fa:	e713      	b.n	8000424 <__udivmoddi4+0xe4>
 80005fc:	3802      	subs	r0, #2
 80005fe:	443c      	add	r4, r7
 8000600:	e724      	b.n	800044c <__udivmoddi4+0x10c>
 8000602:	bf00      	nop

08000604 <__aeabi_idiv0>:
 8000604:	4770      	bx	lr
 8000606:	bf00      	nop

08000608 <MX_ADC2_Init>:
ADC_HandleTypeDef hadc3;
DMA_HandleTypeDef hdma_adc3;

/* ADC2 init function */
void MX_ADC2_Init(void)
{
 8000608:	b580      	push	{r7, lr}
 800060a:	b084      	sub	sp, #16
 800060c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800060e:	463b      	mov	r3, r7
 8000610:	2200      	movs	r2, #0
 8000612:	601a      	str	r2, [r3, #0]
 8000614:	605a      	str	r2, [r3, #4]
 8000616:	609a      	str	r2, [r3, #8]
 8000618:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC2_Init 1 */

  /* USER CODE END ADC2_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc2.Instance = ADC2;
 800061a:	4b22      	ldr	r3, [pc, #136]	; (80006a4 <MX_ADC2_Init+0x9c>)
 800061c:	4a22      	ldr	r2, [pc, #136]	; (80006a8 <MX_ADC2_Init+0xa0>)
 800061e:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000620:	4b20      	ldr	r3, [pc, #128]	; (80006a4 <MX_ADC2_Init+0x9c>)
 8000622:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8000626:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8000628:	4b1e      	ldr	r3, [pc, #120]	; (80006a4 <MX_ADC2_Init+0x9c>)
 800062a:	2200      	movs	r2, #0
 800062c:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800062e:	4b1d      	ldr	r3, [pc, #116]	; (80006a4 <MX_ADC2_Init+0x9c>)
 8000630:	2200      	movs	r2, #0
 8000632:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8000634:	4b1b      	ldr	r3, [pc, #108]	; (80006a4 <MX_ADC2_Init+0x9c>)
 8000636:	2200      	movs	r2, #0
 8000638:	619a      	str	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 800063a:	4b1a      	ldr	r3, [pc, #104]	; (80006a4 <MX_ADC2_Init+0x9c>)
 800063c:	2200      	movs	r2, #0
 800063e:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8000642:	4b18      	ldr	r3, [pc, #96]	; (80006a4 <MX_ADC2_Init+0x9c>)
 8000644:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000648:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T6_TRGO;
 800064a:	4b16      	ldr	r3, [pc, #88]	; (80006a4 <MX_ADC2_Init+0x9c>)
 800064c:	f04f 6250 	mov.w	r2, #218103808	; 0xd000000
 8000650:	629a      	str	r2, [r3, #40]	; 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000652:	4b14      	ldr	r3, [pc, #80]	; (80006a4 <MX_ADC2_Init+0x9c>)
 8000654:	2200      	movs	r2, #0
 8000656:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 1;
 8000658:	4b12      	ldr	r3, [pc, #72]	; (80006a4 <MX_ADC2_Init+0x9c>)
 800065a:	2201      	movs	r2, #1
 800065c:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = DISABLE;
 800065e:	4b11      	ldr	r3, [pc, #68]	; (80006a4 <MX_ADC2_Init+0x9c>)
 8000660:	2200      	movs	r2, #0
 8000662:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8000666:	4b0f      	ldr	r3, [pc, #60]	; (80006a4 <MX_ADC2_Init+0x9c>)
 8000668:	2200      	movs	r2, #0
 800066a:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 800066c:	480d      	ldr	r0, [pc, #52]	; (80006a4 <MX_ADC2_Init+0x9c>)
 800066e:	f002 f9e5 	bl	8002a3c <HAL_ADC_Init>
 8000672:	4603      	mov	r3, r0
 8000674:	2b00      	cmp	r3, #0
 8000676:	d001      	beq.n	800067c <MX_ADC2_Init+0x74>
  {
    Error_Handler();
 8000678:	f000 fd18 	bl	80010ac <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 800067c:	2303      	movs	r3, #3
 800067e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000680:	2301      	movs	r3, #1
 8000682:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000684:	2300      	movs	r3, #0
 8000686:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8000688:	463b      	mov	r3, r7
 800068a:	4619      	mov	r1, r3
 800068c:	4805      	ldr	r0, [pc, #20]	; (80006a4 <MX_ADC2_Init+0x9c>)
 800068e:	f002 fccd 	bl	800302c <HAL_ADC_ConfigChannel>
 8000692:	4603      	mov	r3, r0
 8000694:	2b00      	cmp	r3, #0
 8000696:	d001      	beq.n	800069c <MX_ADC2_Init+0x94>
  {
    Error_Handler();
 8000698:	f000 fd08 	bl	80010ac <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 800069c:	bf00      	nop
 800069e:	3710      	adds	r7, #16
 80006a0:	46bd      	mov	sp, r7
 80006a2:	bd80      	pop	{r7, pc}
 80006a4:	20000398 	.word	0x20000398
 80006a8:	40012100 	.word	0x40012100

080006ac <MX_ADC3_Init>:
/* ADC3 init function */
void MX_ADC3_Init(void)
{
 80006ac:	b580      	push	{r7, lr}
 80006ae:	b084      	sub	sp, #16
 80006b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80006b2:	463b      	mov	r3, r7
 80006b4:	2200      	movs	r2, #0
 80006b6:	601a      	str	r2, [r3, #0]
 80006b8:	605a      	str	r2, [r3, #4]
 80006ba:	609a      	str	r2, [r3, #8]
 80006bc:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC3_Init 1 */

  /* USER CODE END ADC3_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc3.Instance = ADC3;
 80006be:	4b44      	ldr	r3, [pc, #272]	; (80007d0 <MX_ADC3_Init+0x124>)
 80006c0:	4a44      	ldr	r2, [pc, #272]	; (80007d4 <MX_ADC3_Init+0x128>)
 80006c2:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80006c4:	4b42      	ldr	r3, [pc, #264]	; (80007d0 <MX_ADC3_Init+0x124>)
 80006c6:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80006ca:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 80006cc:	4b40      	ldr	r3, [pc, #256]	; (80007d0 <MX_ADC3_Init+0x124>)
 80006ce:	2200      	movs	r2, #0
 80006d0:	609a      	str	r2, [r3, #8]
  hadc3.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80006d2:	4b3f      	ldr	r3, [pc, #252]	; (80007d0 <MX_ADC3_Init+0x124>)
 80006d4:	2201      	movs	r2, #1
 80006d6:	611a      	str	r2, [r3, #16]
  hadc3.Init.ContinuousConvMode = ENABLE;
 80006d8:	4b3d      	ldr	r3, [pc, #244]	; (80007d0 <MX_ADC3_Init+0x124>)
 80006da:	2201      	movs	r2, #1
 80006dc:	619a      	str	r2, [r3, #24]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 80006de:	4b3c      	ldr	r3, [pc, #240]	; (80007d0 <MX_ADC3_Init+0x124>)
 80006e0:	2200      	movs	r2, #0
 80006e2:	f883 2020 	strb.w	r2, [r3, #32]
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80006e6:	4b3a      	ldr	r3, [pc, #232]	; (80007d0 <MX_ADC3_Init+0x124>)
 80006e8:	2200      	movs	r2, #0
 80006ea:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80006ec:	4b38      	ldr	r3, [pc, #224]	; (80007d0 <MX_ADC3_Init+0x124>)
 80006ee:	4a3a      	ldr	r2, [pc, #232]	; (80007d8 <MX_ADC3_Init+0x12c>)
 80006f0:	629a      	str	r2, [r3, #40]	; 0x28
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80006f2:	4b37      	ldr	r3, [pc, #220]	; (80007d0 <MX_ADC3_Init+0x124>)
 80006f4:	2200      	movs	r2, #0
 80006f6:	60da      	str	r2, [r3, #12]
  hadc3.Init.NbrOfConversion = 6;
 80006f8:	4b35      	ldr	r3, [pc, #212]	; (80007d0 <MX_ADC3_Init+0x124>)
 80006fa:	2206      	movs	r2, #6
 80006fc:	61da      	str	r2, [r3, #28]
  hadc3.Init.DMAContinuousRequests = ENABLE;
 80006fe:	4b34      	ldr	r3, [pc, #208]	; (80007d0 <MX_ADC3_Init+0x124>)
 8000700:	2201      	movs	r2, #1
 8000702:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000706:	4b32      	ldr	r3, [pc, #200]	; (80007d0 <MX_ADC3_Init+0x124>)
 8000708:	2201      	movs	r2, #1
 800070a:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 800070c:	4830      	ldr	r0, [pc, #192]	; (80007d0 <MX_ADC3_Init+0x124>)
 800070e:	f002 f995 	bl	8002a3c <HAL_ADC_Init>
 8000712:	4603      	mov	r3, r0
 8000714:	2b00      	cmp	r3, #0
 8000716:	d001      	beq.n	800071c <MX_ADC3_Init+0x70>
  {
    Error_Handler();
 8000718:	f000 fcc8 	bl	80010ac <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 800071c:	230a      	movs	r3, #10
 800071e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000720:	2301      	movs	r3, #1
 8000722:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 8000724:	2307      	movs	r3, #7
 8000726:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8000728:	463b      	mov	r3, r7
 800072a:	4619      	mov	r1, r3
 800072c:	4828      	ldr	r0, [pc, #160]	; (80007d0 <MX_ADC3_Init+0x124>)
 800072e:	f002 fc7d 	bl	800302c <HAL_ADC_ConfigChannel>
 8000732:	4603      	mov	r3, r0
 8000734:	2b00      	cmp	r3, #0
 8000736:	d001      	beq.n	800073c <MX_ADC3_Init+0x90>
  {
    Error_Handler();
 8000738:	f000 fcb8 	bl	80010ac <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_13;
 800073c:	230d      	movs	r3, #13
 800073e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8000740:	2302      	movs	r3, #2
 8000742:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8000744:	463b      	mov	r3, r7
 8000746:	4619      	mov	r1, r3
 8000748:	4821      	ldr	r0, [pc, #132]	; (80007d0 <MX_ADC3_Init+0x124>)
 800074a:	f002 fc6f 	bl	800302c <HAL_ADC_ConfigChannel>
 800074e:	4603      	mov	r3, r0
 8000750:	2b00      	cmp	r3, #0
 8000752:	d001      	beq.n	8000758 <MX_ADC3_Init+0xac>
  {
    Error_Handler();
 8000754:	f000 fcaa 	bl	80010ac <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8000758:	2309      	movs	r3, #9
 800075a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 800075c:	2303      	movs	r3, #3
 800075e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8000760:	463b      	mov	r3, r7
 8000762:	4619      	mov	r1, r3
 8000764:	481a      	ldr	r0, [pc, #104]	; (80007d0 <MX_ADC3_Init+0x124>)
 8000766:	f002 fc61 	bl	800302c <HAL_ADC_ConfigChannel>
 800076a:	4603      	mov	r3, r0
 800076c:	2b00      	cmp	r3, #0
 800076e:	d001      	beq.n	8000774 <MX_ADC3_Init+0xc8>
  {
    Error_Handler();
 8000770:	f000 fc9c 	bl	80010ac <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_15;
 8000774:	230f      	movs	r3, #15
 8000776:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 8000778:	2304      	movs	r3, #4
 800077a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 800077c:	463b      	mov	r3, r7
 800077e:	4619      	mov	r1, r3
 8000780:	4813      	ldr	r0, [pc, #76]	; (80007d0 <MX_ADC3_Init+0x124>)
 8000782:	f002 fc53 	bl	800302c <HAL_ADC_ConfigChannel>
 8000786:	4603      	mov	r3, r0
 8000788:	2b00      	cmp	r3, #0
 800078a:	d001      	beq.n	8000790 <MX_ADC3_Init+0xe4>
  {
    Error_Handler();
 800078c:	f000 fc8e 	bl	80010ac <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8000790:	2308      	movs	r3, #8
 8000792:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_5;
 8000794:	2305      	movs	r3, #5
 8000796:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8000798:	463b      	mov	r3, r7
 800079a:	4619      	mov	r1, r3
 800079c:	480c      	ldr	r0, [pc, #48]	; (80007d0 <MX_ADC3_Init+0x124>)
 800079e:	f002 fc45 	bl	800302c <HAL_ADC_ConfigChannel>
 80007a2:	4603      	mov	r3, r0
 80007a4:	2b00      	cmp	r3, #0
 80007a6:	d001      	beq.n	80007ac <MX_ADC3_Init+0x100>
  {
    Error_Handler();
 80007a8:	f000 fc80 	bl	80010ac <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_6;
 80007ac:	2306      	movs	r3, #6
 80007ae:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_6;
 80007b0:	2306      	movs	r3, #6
 80007b2:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 80007b4:	463b      	mov	r3, r7
 80007b6:	4619      	mov	r1, r3
 80007b8:	4805      	ldr	r0, [pc, #20]	; (80007d0 <MX_ADC3_Init+0x124>)
 80007ba:	f002 fc37 	bl	800302c <HAL_ADC_ConfigChannel>
 80007be:	4603      	mov	r3, r0
 80007c0:	2b00      	cmp	r3, #0
 80007c2:	d001      	beq.n	80007c8 <MX_ADC3_Init+0x11c>
  {
    Error_Handler();
 80007c4:	f000 fc72 	bl	80010ac <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 80007c8:	bf00      	nop
 80007ca:	3710      	adds	r7, #16
 80007cc:	46bd      	mov	sp, r7
 80007ce:	bd80      	pop	{r7, pc}
 80007d0:	20000440 	.word	0x20000440
 80007d4:	40012200 	.word	0x40012200
 80007d8:	0f000001 	.word	0x0f000001

080007dc <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80007dc:	b580      	push	{r7, lr}
 80007de:	b08e      	sub	sp, #56	; 0x38
 80007e0:	af00      	add	r7, sp, #0
 80007e2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007e4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80007e8:	2200      	movs	r2, #0
 80007ea:	601a      	str	r2, [r3, #0]
 80007ec:	605a      	str	r2, [r3, #4]
 80007ee:	609a      	str	r2, [r3, #8]
 80007f0:	60da      	str	r2, [r3, #12]
 80007f2:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC2)
 80007f4:	687b      	ldr	r3, [r7, #4]
 80007f6:	681b      	ldr	r3, [r3, #0]
 80007f8:	4a63      	ldr	r2, [pc, #396]	; (8000988 <HAL_ADC_MspInit+0x1ac>)
 80007fa:	4293      	cmp	r3, r2
 80007fc:	d12c      	bne.n	8000858 <HAL_ADC_MspInit+0x7c>
  {
  /* USER CODE BEGIN ADC2_MspInit 0 */

  /* USER CODE END ADC2_MspInit 0 */
    /* ADC2 clock enable */
    __HAL_RCC_ADC2_CLK_ENABLE();
 80007fe:	4b63      	ldr	r3, [pc, #396]	; (800098c <HAL_ADC_MspInit+0x1b0>)
 8000800:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000802:	4a62      	ldr	r2, [pc, #392]	; (800098c <HAL_ADC_MspInit+0x1b0>)
 8000804:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000808:	6453      	str	r3, [r2, #68]	; 0x44
 800080a:	4b60      	ldr	r3, [pc, #384]	; (800098c <HAL_ADC_MspInit+0x1b0>)
 800080c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800080e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000812:	623b      	str	r3, [r7, #32]
 8000814:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000816:	4b5d      	ldr	r3, [pc, #372]	; (800098c <HAL_ADC_MspInit+0x1b0>)
 8000818:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800081a:	4a5c      	ldr	r2, [pc, #368]	; (800098c <HAL_ADC_MspInit+0x1b0>)
 800081c:	f043 0301 	orr.w	r3, r3, #1
 8000820:	6313      	str	r3, [r2, #48]	; 0x30
 8000822:	4b5a      	ldr	r3, [pc, #360]	; (800098c <HAL_ADC_MspInit+0x1b0>)
 8000824:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000826:	f003 0301 	and.w	r3, r3, #1
 800082a:	61fb      	str	r3, [r7, #28]
 800082c:	69fb      	ldr	r3, [r7, #28]
    /**ADC2 GPIO Configuration
    PA3     ------> ADC2_IN3
    */
    GPIO_InitStruct.Pin = OBS_DETECTOR_Pin;
 800082e:	2308      	movs	r3, #8
 8000830:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000832:	2303      	movs	r3, #3
 8000834:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000836:	2300      	movs	r3, #0
 8000838:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(OBS_DETECTOR_GPIO_Port, &GPIO_InitStruct);
 800083a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800083e:	4619      	mov	r1, r3
 8000840:	4853      	ldr	r0, [pc, #332]	; (8000990 <HAL_ADC_MspInit+0x1b4>)
 8000842:	f003 fbdf 	bl	8004004 <HAL_GPIO_Init>

    /* ADC2 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 8000846:	2200      	movs	r2, #0
 8000848:	2100      	movs	r1, #0
 800084a:	2012      	movs	r0, #18
 800084c:	f002 ff99 	bl	8003782 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8000850:	2012      	movs	r0, #18
 8000852:	f002 ffb2 	bl	80037ba <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }
}
 8000856:	e093      	b.n	8000980 <HAL_ADC_MspInit+0x1a4>
  else if(adcHandle->Instance==ADC3)
 8000858:	687b      	ldr	r3, [r7, #4]
 800085a:	681b      	ldr	r3, [r3, #0]
 800085c:	4a4d      	ldr	r2, [pc, #308]	; (8000994 <HAL_ADC_MspInit+0x1b8>)
 800085e:	4293      	cmp	r3, r2
 8000860:	f040 808e 	bne.w	8000980 <HAL_ADC_MspInit+0x1a4>
    __HAL_RCC_ADC3_CLK_ENABLE();
 8000864:	4b49      	ldr	r3, [pc, #292]	; (800098c <HAL_ADC_MspInit+0x1b0>)
 8000866:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000868:	4a48      	ldr	r2, [pc, #288]	; (800098c <HAL_ADC_MspInit+0x1b0>)
 800086a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800086e:	6453      	str	r3, [r2, #68]	; 0x44
 8000870:	4b46      	ldr	r3, [pc, #280]	; (800098c <HAL_ADC_MspInit+0x1b0>)
 8000872:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000874:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000878:	61bb      	str	r3, [r7, #24]
 800087a:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 800087c:	4b43      	ldr	r3, [pc, #268]	; (800098c <HAL_ADC_MspInit+0x1b0>)
 800087e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000880:	4a42      	ldr	r2, [pc, #264]	; (800098c <HAL_ADC_MspInit+0x1b0>)
 8000882:	f043 0320 	orr.w	r3, r3, #32
 8000886:	6313      	str	r3, [r2, #48]	; 0x30
 8000888:	4b40      	ldr	r3, [pc, #256]	; (800098c <HAL_ADC_MspInit+0x1b0>)
 800088a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800088c:	f003 0320 	and.w	r3, r3, #32
 8000890:	617b      	str	r3, [r7, #20]
 8000892:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000894:	4b3d      	ldr	r3, [pc, #244]	; (800098c <HAL_ADC_MspInit+0x1b0>)
 8000896:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000898:	4a3c      	ldr	r2, [pc, #240]	; (800098c <HAL_ADC_MspInit+0x1b0>)
 800089a:	f043 0304 	orr.w	r3, r3, #4
 800089e:	6313      	str	r3, [r2, #48]	; 0x30
 80008a0:	4b3a      	ldr	r3, [pc, #232]	; (800098c <HAL_ADC_MspInit+0x1b0>)
 80008a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008a4:	f003 0304 	and.w	r3, r3, #4
 80008a8:	613b      	str	r3, [r7, #16]
 80008aa:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80008ac:	4b37      	ldr	r3, [pc, #220]	; (800098c <HAL_ADC_MspInit+0x1b0>)
 80008ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008b0:	4a36      	ldr	r2, [pc, #216]	; (800098c <HAL_ADC_MspInit+0x1b0>)
 80008b2:	f043 0301 	orr.w	r3, r3, #1
 80008b6:	6313      	str	r3, [r2, #48]	; 0x30
 80008b8:	4b34      	ldr	r3, [pc, #208]	; (800098c <HAL_ADC_MspInit+0x1b0>)
 80008ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008bc:	f003 0301 	and.w	r3, r3, #1
 80008c0:	60fb      	str	r3, [r7, #12]
 80008c2:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = SENSOR4_Pin|SENSOR5_Pin|SENSOR8_Pin|SENSOR6_Pin;
 80008c4:	f44f 63a5 	mov.w	r3, #1320	; 0x528
 80008c8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80008ca:	2303      	movs	r3, #3
 80008cc:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008ce:	2300      	movs	r3, #0
 80008d0:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80008d2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80008d6:	4619      	mov	r1, r3
 80008d8:	482f      	ldr	r0, [pc, #188]	; (8000998 <HAL_ADC_MspInit+0x1bc>)
 80008da:	f003 fb93 	bl	8004004 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = SENSOR1_Pin|SENSOR3_Pin;
 80008de:	2309      	movs	r3, #9
 80008e0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80008e2:	2303      	movs	r3, #3
 80008e4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008e6:	2300      	movs	r3, #0
 80008e8:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80008ea:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80008ee:	4619      	mov	r1, r3
 80008f0:	482a      	ldr	r0, [pc, #168]	; (800099c <HAL_ADC_MspInit+0x1c0>)
 80008f2:	f003 fb87 	bl	8004004 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = OBS_DETECTOR_Pin;
 80008f6:	2308      	movs	r3, #8
 80008f8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80008fa:	2303      	movs	r3, #3
 80008fc:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008fe:	2300      	movs	r3, #0
 8000900:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(OBS_DETECTOR_GPIO_Port, &GPIO_InitStruct);
 8000902:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000906:	4619      	mov	r1, r3
 8000908:	4821      	ldr	r0, [pc, #132]	; (8000990 <HAL_ADC_MspInit+0x1b4>)
 800090a:	f003 fb7b 	bl	8004004 <HAL_GPIO_Init>
    hdma_adc3.Instance = DMA2_Stream1;
 800090e:	4b24      	ldr	r3, [pc, #144]	; (80009a0 <HAL_ADC_MspInit+0x1c4>)
 8000910:	4a24      	ldr	r2, [pc, #144]	; (80009a4 <HAL_ADC_MspInit+0x1c8>)
 8000912:	601a      	str	r2, [r3, #0]
    hdma_adc3.Init.Channel = DMA_CHANNEL_2;
 8000914:	4b22      	ldr	r3, [pc, #136]	; (80009a0 <HAL_ADC_MspInit+0x1c4>)
 8000916:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 800091a:	605a      	str	r2, [r3, #4]
    hdma_adc3.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800091c:	4b20      	ldr	r3, [pc, #128]	; (80009a0 <HAL_ADC_MspInit+0x1c4>)
 800091e:	2200      	movs	r2, #0
 8000920:	609a      	str	r2, [r3, #8]
    hdma_adc3.Init.PeriphInc = DMA_PINC_DISABLE;
 8000922:	4b1f      	ldr	r3, [pc, #124]	; (80009a0 <HAL_ADC_MspInit+0x1c4>)
 8000924:	2200      	movs	r2, #0
 8000926:	60da      	str	r2, [r3, #12]
    hdma_adc3.Init.MemInc = DMA_MINC_ENABLE;
 8000928:	4b1d      	ldr	r3, [pc, #116]	; (80009a0 <HAL_ADC_MspInit+0x1c4>)
 800092a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800092e:	611a      	str	r2, [r3, #16]
    hdma_adc3.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8000930:	4b1b      	ldr	r3, [pc, #108]	; (80009a0 <HAL_ADC_MspInit+0x1c4>)
 8000932:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000936:	615a      	str	r2, [r3, #20]
    hdma_adc3.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8000938:	4b19      	ldr	r3, [pc, #100]	; (80009a0 <HAL_ADC_MspInit+0x1c4>)
 800093a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800093e:	619a      	str	r2, [r3, #24]
    hdma_adc3.Init.Mode = DMA_CIRCULAR;
 8000940:	4b17      	ldr	r3, [pc, #92]	; (80009a0 <HAL_ADC_MspInit+0x1c4>)
 8000942:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000946:	61da      	str	r2, [r3, #28]
    hdma_adc3.Init.Priority = DMA_PRIORITY_LOW;
 8000948:	4b15      	ldr	r3, [pc, #84]	; (80009a0 <HAL_ADC_MspInit+0x1c4>)
 800094a:	2200      	movs	r2, #0
 800094c:	621a      	str	r2, [r3, #32]
    hdma_adc3.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800094e:	4b14      	ldr	r3, [pc, #80]	; (80009a0 <HAL_ADC_MspInit+0x1c4>)
 8000950:	2200      	movs	r2, #0
 8000952:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc3) != HAL_OK)
 8000954:	4812      	ldr	r0, [pc, #72]	; (80009a0 <HAL_ADC_MspInit+0x1c4>)
 8000956:	f002 ff4b 	bl	80037f0 <HAL_DMA_Init>
 800095a:	4603      	mov	r3, r0
 800095c:	2b00      	cmp	r3, #0
 800095e:	d001      	beq.n	8000964 <HAL_ADC_MspInit+0x188>
      Error_Handler();
 8000960:	f000 fba4 	bl	80010ac <Error_Handler>
    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc3);
 8000964:	687b      	ldr	r3, [r7, #4]
 8000966:	4a0e      	ldr	r2, [pc, #56]	; (80009a0 <HAL_ADC_MspInit+0x1c4>)
 8000968:	639a      	str	r2, [r3, #56]	; 0x38
 800096a:	4a0d      	ldr	r2, [pc, #52]	; (80009a0 <HAL_ADC_MspInit+0x1c4>)
 800096c:	687b      	ldr	r3, [r7, #4]
 800096e:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 8000970:	2200      	movs	r2, #0
 8000972:	2100      	movs	r1, #0
 8000974:	2012      	movs	r0, #18
 8000976:	f002 ff04 	bl	8003782 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 800097a:	2012      	movs	r0, #18
 800097c:	f002 ff1d 	bl	80037ba <HAL_NVIC_EnableIRQ>
}
 8000980:	bf00      	nop
 8000982:	3738      	adds	r7, #56	; 0x38
 8000984:	46bd      	mov	sp, r7
 8000986:	bd80      	pop	{r7, pc}
 8000988:	40012100 	.word	0x40012100
 800098c:	40023800 	.word	0x40023800
 8000990:	40020000 	.word	0x40020000
 8000994:	40012200 	.word	0x40012200
 8000998:	40021400 	.word	0x40021400
 800099c:	40020800 	.word	0x40020800
 80009a0:	200003e0 	.word	0x200003e0
 80009a4:	40026428 	.word	0x40026428

080009a8 <HAL_ADC_ConvCpltCallback>:
  }
}

/* USER CODE BEGIN 1 */
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80009a8:	b480      	push	{r7}
 80009aa:	b083      	sub	sp, #12
 80009ac:	af00      	add	r7, sp, #0
 80009ae:	6078      	str	r0, [r7, #4]
		// enters every 500ms

		// obstacle detector ISR
//		isr_obs_detector();
	}
}
 80009b0:	bf00      	nop
 80009b2:	370c      	adds	r7, #12
 80009b4:	46bd      	mov	sp, r7
 80009b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009ba:	4770      	bx	lr

080009bc <bluet_receive>:
#include "usart.h"

bluet_state_t bluet_st = BLUET_N_INIT;

bluet_state_t bluet_receive(void)
{
 80009bc:	b580      	push	{r7, lr}
 80009be:	b082      	sub	sp, #8
 80009c0:	af00      	add	r7, sp, #0
	char err;

	if(bluet_st == BLUET_N_INIT)
 80009c2:	4b1a      	ldr	r3, [pc, #104]	; (8000a2c <bluet_receive+0x70>)
 80009c4:	781b      	ldrb	r3, [r3, #0]
 80009c6:	2b03      	cmp	r3, #3
 80009c8:	d102      	bne.n	80009d0 <bluet_receive+0x14>
		Rx_UART_init(&bluet_uart);
 80009ca:	4819      	ldr	r0, [pc, #100]	; (8000a30 <bluet_receive+0x74>)
 80009cc:	f001 ff26 	bl	800281c <Rx_UART_init>

	// any byte received by bluetooth?
	if(bluet_uart.Rx_flag)
 80009d0:	4b17      	ldr	r3, [pc, #92]	; (8000a30 <bluet_receive+0x74>)
 80009d2:	7d5b      	ldrb	r3, [r3, #21]
 80009d4:	b2db      	uxtb	r3, r3
 80009d6:	2b00      	cmp	r3, #0
 80009d8:	d008      	beq.n	80009ec <bluet_receive+0x30>
	{
		UART_Receive(&bluet_uart);
 80009da:	4815      	ldr	r0, [pc, #84]	; (8000a30 <bluet_receive+0x74>)
 80009dc:	f001 feda 	bl	8002794 <UART_Receive>
		bluet_uart.Rx_flag = 0;
 80009e0:	4b13      	ldr	r3, [pc, #76]	; (8000a30 <bluet_receive+0x74>)
 80009e2:	2200      	movs	r2, #0
 80009e4:	755a      	strb	r2, [r3, #21]
		bluet_st = BLUET_RECEIVING;
 80009e6:	4b11      	ldr	r3, [pc, #68]	; (8000a2c <bluet_receive+0x70>)
 80009e8:	2202      	movs	r2, #2
 80009ea:	701a      	strb	r2, [r3, #0]
	}
	// command received?
	if(cmd_received)
 80009ec:	4b11      	ldr	r3, [pc, #68]	; (8000a34 <bluet_receive+0x78>)
 80009ee:	781b      	ldrb	r3, [r3, #0]
 80009f0:	b2db      	uxtb	r3, r3
 80009f2:	2b00      	cmp	r3, #0
 80009f4:	d013      	beq.n	8000a1e <bluet_receive+0x62>
	{
		// parses and executes the command - returns 0 if valid
		err = exec_cmd((char *) bluet_uart.Rx_Buffer);
 80009f6:	4810      	ldr	r0, [pc, #64]	; (8000a38 <bluet_receive+0x7c>)
 80009f8:	f000 f820 	bl	8000a3c <exec_cmd>
 80009fc:	4603      	mov	r3, r0
 80009fe:	71fb      	strb	r3, [r7, #7]

		// command executed -> bluet_st = BLUET_OK
		// command not executed -> BLUET_READY
		bluet_st = (err == 0) ? BLUET_OK : BLUET_READY;
 8000a00:	79fb      	ldrb	r3, [r7, #7]
 8000a02:	2b00      	cmp	r3, #0
 8000a04:	bf14      	ite	ne
 8000a06:	2301      	movne	r3, #1
 8000a08:	2300      	moveq	r3, #0
 8000a0a:	b2db      	uxtb	r3, r3
 8000a0c:	461a      	mov	r2, r3
 8000a0e:	4b07      	ldr	r3, [pc, #28]	; (8000a2c <bluet_receive+0x70>)
 8000a10:	701a      	strb	r2, [r3, #0]

		cmd_received = 0;
 8000a12:	4b08      	ldr	r3, [pc, #32]	; (8000a34 <bluet_receive+0x78>)
 8000a14:	2200      	movs	r2, #0
 8000a16:	701a      	strb	r2, [r3, #0]
		// prepares bluetooth to receive again
		Rx_UART_init(&bluet_uart);
 8000a18:	4805      	ldr	r0, [pc, #20]	; (8000a30 <bluet_receive+0x74>)
 8000a1a:	f001 feff 	bl	800281c <Rx_UART_init>
	}

	return bluet_st;
 8000a1e:	4b03      	ldr	r3, [pc, #12]	; (8000a2c <bluet_receive+0x70>)
 8000a20:	781b      	ldrb	r3, [r3, #0]
}
 8000a22:	4618      	mov	r0, r3
 8000a24:	3708      	adds	r7, #8
 8000a26:	46bd      	mov	sp, r7
 8000a28:	bd80      	pop	{r7, pc}
 8000a2a:	bf00      	nop
 8000a2c:	20000000 	.word	0x20000000
 8000a30:	200000e8 	.word	0x200000e8
 8000a34:	2000038d 	.word	0x2000038d
 8000a38:	200000ec 	.word	0x200000ec

08000a3c <exec_cmd>:
@param		 String inserted by user
@brief	 	 Parses string, executes commands and prints error message.
******************************************************************************/

char exec_cmd(const char *str)
{
 8000a3c:	b580      	push	{r7, lr}
 8000a3e:	b084      	sub	sp, #16
 8000a40:	af00      	add	r7, sp, #0
 8000a42:	6078      	str	r0, [r7, #4]
	char err;
	
	err = parse_cmd(cmd_list, str);
 8000a44:	6879      	ldr	r1, [r7, #4]
 8000a46:	4805      	ldr	r0, [pc, #20]	; (8000a5c <exec_cmd+0x20>)
 8000a48:	f000 fc48 	bl	80012dc <parse_cmd>
 8000a4c:	4603      	mov	r3, r0
 8000a4e:	73fb      	strb	r3, [r7, #15]
//		case ENOP:
//			UART_puts("No operation in progress.\n\r");
//
//	}
	
	return err;
 8000a50:	7bfb      	ldrb	r3, [r7, #15]
}
 8000a52:	4618      	mov	r0, r3
 8000a54:	3710      	adds	r7, #16
 8000a56:	46bd      	mov	sp, r7
 8000a58:	bd80      	pop	{r7, pc}
 8000a5a:	bf00      	nop
 8000a5c:	0800ba84 	.word	0x0800ba84

08000a60 <help_cb>:
@usage		 ?

@brief	 	 Print a list of the valid commands
******************************************************************************/
char help_cb(uint8_t argc, char** argv)
{
 8000a60:	b580      	push	{r7, lr}
 8000a62:	b0a6      	sub	sp, #152	; 0x98
 8000a64:	af02      	add	r7, sp, #8
 8000a66:	4603      	mov	r3, r0
 8000a68:	6039      	str	r1, [r7, #0]
 8000a6a:	71fb      	strb	r3, [r7, #7]
	const Command_t *p = cmd_list;
 8000a6c:	4b17      	ldr	r3, [pc, #92]	; (8000acc <help_cb+0x6c>)
 8000a6e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
	char str[128]; // Output message. Max message len is the same as buffer used in UART_puts
	
	if(argc != 1) // number of arguments invalid?
 8000a72:	79fb      	ldrb	r3, [r7, #7]
 8000a74:	2b01      	cmp	r3, #1
 8000a76:	d001      	beq.n	8000a7c <help_cb+0x1c>
		//return (char)(-EINVARG);
		return (-1);
 8000a78:	23ff      	movs	r3, #255	; 0xff
 8000a7a:	e023      	b.n	8000ac4 <help_cb+0x64>
	
	UART_puts(&bluet_uart, "List of valid commands:\n\n\r");
 8000a7c:	4914      	ldr	r1, [pc, #80]	; (8000ad0 <help_cb+0x70>)
 8000a7e:	4815      	ldr	r0, [pc, #84]	; (8000ad4 <help_cb+0x74>)
 8000a80:	f001 ff02 	bl	8002888 <UART_puts>
	while(p->cmd)			
 8000a84:	e018      	b.n	8000ab8 <help_cb+0x58>
	{
		snprintf(str, sizeof(str), "%4s - %s\n\n\r", p->cmd, p->help);		// send the formated string to 'str' limiting the size to the size alocated for the string 'str'
 8000a86:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8000a8a:	681a      	ldr	r2, [r3, #0]
 8000a8c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8000a90:	685b      	ldr	r3, [r3, #4]
 8000a92:	f107 000c 	add.w	r0, r7, #12
 8000a96:	9300      	str	r3, [sp, #0]
 8000a98:	4613      	mov	r3, r2
 8000a9a:	4a0f      	ldr	r2, [pc, #60]	; (8000ad8 <help_cb+0x78>)
 8000a9c:	2180      	movs	r1, #128	; 0x80
 8000a9e:	f008 fe3d 	bl	800971c <sniprintf>
		UART_puts(&bluet_uart, str);
 8000aa2:	f107 030c 	add.w	r3, r7, #12
 8000aa6:	4619      	mov	r1, r3
 8000aa8:	480a      	ldr	r0, [pc, #40]	; (8000ad4 <help_cb+0x74>)
 8000aaa:	f001 feed 	bl	8002888 <UART_puts>
		p++;
 8000aae:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8000ab2:	330c      	adds	r3, #12
 8000ab4:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
	while(p->cmd)			
 8000ab8:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8000abc:	681b      	ldr	r3, [r3, #0]
 8000abe:	2b00      	cmp	r3, #0
 8000ac0:	d1e1      	bne.n	8000a86 <help_cb+0x26>
	}
	
	return 0;
 8000ac2:	2300      	movs	r3, #0
}
 8000ac4:	4618      	mov	r0, r3
 8000ac6:	3790      	adds	r7, #144	; 0x90
 8000ac8:	46bd      	mov	sp, r7
 8000aca:	bd80      	pop	{r7, pc}
 8000acc:	0800ba84 	.word	0x0800ba84
 8000ad0:	0800ba40 	.word	0x0800ba40
 8000ad4:	200000e8 	.word	0x200000e8
 8000ad8:	0800ba5c 	.word	0x0800ba5c

08000adc <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000adc:	b580      	push	{r7, lr}
 8000ade:	b082      	sub	sp, #8
 8000ae0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8000ae2:	4b0c      	ldr	r3, [pc, #48]	; (8000b14 <MX_DMA_Init+0x38>)
 8000ae4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ae6:	4a0b      	ldr	r2, [pc, #44]	; (8000b14 <MX_DMA_Init+0x38>)
 8000ae8:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000aec:	6313      	str	r3, [r2, #48]	; 0x30
 8000aee:	4b09      	ldr	r3, [pc, #36]	; (8000b14 <MX_DMA_Init+0x38>)
 8000af0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000af2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000af6:	607b      	str	r3, [r7, #4]
 8000af8:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 0, 0);
 8000afa:	2200      	movs	r2, #0
 8000afc:	2100      	movs	r1, #0
 8000afe:	2039      	movs	r0, #57	; 0x39
 8000b00:	f002 fe3f 	bl	8003782 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 8000b04:	2039      	movs	r0, #57	; 0x39
 8000b06:	f002 fe58 	bl	80037ba <HAL_NVIC_EnableIRQ>

}
 8000b0a:	bf00      	nop
 8000b0c:	3708      	adds	r7, #8
 8000b0e:	46bd      	mov	sp, r7
 8000b10:	bd80      	pop	{r7, pc}
 8000b12:	bf00      	nop
 8000b14:	40023800 	.word	0x40023800

08000b18 <s_stopped>:
uint8_t user_btn; //>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>> define this pin
/******************************************************************************
State Stopped
******************************************************************************/
static void s_stopped(void)
{
 8000b18:	b580      	push	{r7, lr}
 8000b1a:	af00      	add	r7, sp, #0
	// stop movement
	motion_stop();
 8000b1c:	f000 fade 	bl	80010dc <motion_stop>

	if(route_finished)
 8000b20:	4b0e      	ldr	r3, [pc, #56]	; (8000b5c <s_stopped+0x44>)
 8000b22:	781b      	ldrb	r3, [r3, #0]
 8000b24:	2b00      	cmp	r3, #0
 8000b26:	d008      	beq.n	8000b3a <s_stopped+0x22>
	{
		if(bluet_receive() == BLUET_RECEIVING)
 8000b28:	f7ff ff48 	bl	80009bc <bluet_receive>
 8000b2c:	4603      	mov	r3, r0
 8000b2e:	2b02      	cmp	r3, #2
 8000b30:	d112      	bne.n	8000b58 <s_stopped+0x40>
			// route finished and receiving new route
			nstate = S_RECEIVE;
 8000b32:	4b0b      	ldr	r3, [pc, #44]	; (8000b60 <s_stopped+0x48>)
 8000b34:	2201      	movs	r2, #1
 8000b36:	701a      	strb	r2, [r3, #0]
		// Route not finished and User button pressed or robot has been waiting
		// too much time for user to pick up his goods. Restart movement.
		nstate = S_FLW_LINE;

	// Else, continue in S_STOPPED
}
 8000b38:	e00e      	b.n	8000b58 <s_stopped+0x40>
	else if((!route_finished) && (user_btn || pick_up_timeout))
 8000b3a:	4b08      	ldr	r3, [pc, #32]	; (8000b5c <s_stopped+0x44>)
 8000b3c:	781b      	ldrb	r3, [r3, #0]
 8000b3e:	2b00      	cmp	r3, #0
 8000b40:	d10a      	bne.n	8000b58 <s_stopped+0x40>
 8000b42:	4b08      	ldr	r3, [pc, #32]	; (8000b64 <s_stopped+0x4c>)
 8000b44:	781b      	ldrb	r3, [r3, #0]
 8000b46:	2b00      	cmp	r3, #0
 8000b48:	d103      	bne.n	8000b52 <s_stopped+0x3a>
 8000b4a:	4b07      	ldr	r3, [pc, #28]	; (8000b68 <s_stopped+0x50>)
 8000b4c:	781b      	ldrb	r3, [r3, #0]
 8000b4e:	2b00      	cmp	r3, #0
 8000b50:	d002      	beq.n	8000b58 <s_stopped+0x40>
		nstate = S_FLW_LINE;
 8000b52:	4b03      	ldr	r3, [pc, #12]	; (8000b60 <s_stopped+0x48>)
 8000b54:	2202      	movs	r2, #2
 8000b56:	701a      	strb	r2, [r3, #0]
}
 8000b58:	bf00      	nop
 8000b5a:	bd80      	pop	{r7, pc}
 8000b5c:	20000020 	.word	0x20000020
 8000b60:	20000375 	.word	0x20000375
 8000b64:	20000488 	.word	0x20000488
 8000b68:	20000376 	.word	0x20000376

08000b6c <s_receive>:

/******************************************************************************
State Receive
******************************************************************************/
static void s_receive(void)
{
 8000b6c:	b580      	push	{r7, lr}
 8000b6e:	b082      	sub	sp, #8
 8000b70:	af00      	add	r7, sp, #0
	char err;

	err = bluet_receive();
 8000b72:	f7ff ff23 	bl	80009bc <bluet_receive>
 8000b76:	4603      	mov	r3, r0
 8000b78:	71fb      	strb	r3, [r7, #7]

	if(err == BLUET_OK)
 8000b7a:	79fb      	ldrb	r3, [r7, #7]
 8000b7c:	2b00      	cmp	r3, #0
 8000b7e:	d108      	bne.n	8000b92 <s_receive+0x26>
	{
		// route received
		route_finished = 0;
 8000b80:	4b06      	ldr	r3, [pc, #24]	; (8000b9c <s_receive+0x30>)
 8000b82:	2200      	movs	r2, #0
 8000b84:	701a      	strb	r2, [r3, #0]
		bluet_st = BLUET_READY;
 8000b86:	4b06      	ldr	r3, [pc, #24]	; (8000ba0 <s_receive+0x34>)
 8000b88:	2201      	movs	r2, #1
 8000b8a:	701a      	strb	r2, [r3, #0]
		nstate = S_STOPPED;
 8000b8c:	4b05      	ldr	r3, [pc, #20]	; (8000ba4 <s_receive+0x38>)
 8000b8e:	2200      	movs	r2, #0
 8000b90:	701a      	strb	r2, [r3, #0]
//			route_finished = 0;
//			bluet_st = BLUET_READY;
//			nstate = S_STOPPED;
//		}
//	}
}
 8000b92:	bf00      	nop
 8000b94:	3708      	adds	r7, #8
 8000b96:	46bd      	mov	sp, r7
 8000b98:	bd80      	pop	{r7, pc}
 8000b9a:	bf00      	nop
 8000b9c:	20000020 	.word	0x20000020
 8000ba0:	20000000 	.word	0x20000000
 8000ba4:	20000375 	.word	0x20000375

08000ba8 <s_flw_line>:

/******************************************************************************
State Follow Line
******************************************************************************/
static void s_flw_line(void)
{
 8000ba8:	b580      	push	{r7, lr}
 8000baa:	af00      	add	r7, sp, #0
	// start movement
	motion_start();
 8000bac:	f000 fa84 	bl	80010b8 <motion_start>

	switch((uint8_t)motion_status)
 8000bb0:	4b0c      	ldr	r3, [pc, #48]	; (8000be4 <s_flw_line+0x3c>)
 8000bb2:	781b      	ldrb	r3, [r3, #0]
 8000bb4:	2b04      	cmp	r3, #4
 8000bb6:	d00e      	beq.n	8000bd6 <s_flw_line+0x2e>
 8000bb8:	2b04      	cmp	r3, #4
 8000bba:	dc10      	bgt.n	8000bde <s_flw_line+0x36>
 8000bbc:	2b02      	cmp	r3, #2
 8000bbe:	d002      	beq.n	8000bc6 <s_flw_line+0x1e>
 8000bc0:	2b03      	cmp	r3, #3
 8000bc2:	d004      	beq.n	8000bce <s_flw_line+0x26>
		// obstacle found
		nstate = S_STOPPED;
	}

	// Else, continue following line
}
 8000bc4:	e00b      	b.n	8000bde <s_flw_line+0x36>
		nstate = S_RD_RFID;
 8000bc6:	4b08      	ldr	r3, [pc, #32]	; (8000be8 <s_flw_line+0x40>)
 8000bc8:	2204      	movs	r2, #4
 8000bca:	701a      	strb	r2, [r3, #0]
		break;
 8000bcc:	e007      	b.n	8000bde <s_flw_line+0x36>
		nstate = S_NEXT_MOV;
 8000bce:	4b06      	ldr	r3, [pc, #24]	; (8000be8 <s_flw_line+0x40>)
 8000bd0:	2205      	movs	r2, #5
 8000bd2:	701a      	strb	r2, [r3, #0]
		break;
 8000bd4:	e003      	b.n	8000bde <s_flw_line+0x36>
		nstate = S_STOPPED;
 8000bd6:	4b04      	ldr	r3, [pc, #16]	; (8000be8 <s_flw_line+0x40>)
 8000bd8:	2200      	movs	r2, #0
 8000bda:	701a      	strb	r2, [r3, #0]
}
 8000bdc:	e7ff      	b.n	8000bde <s_flw_line+0x36>
 8000bde:	bf00      	nop
 8000be0:	bd80      	pop	{r7, pc}
 8000be2:	bf00      	nop
 8000be4:	20000021 	.word	0x20000021
 8000be8:	20000375 	.word	0x20000375

08000bec <s_rd_rfid>:
		.result = 0,
		.type = 0
};

static void s_rd_rfid(void)
{
 8000bec:	b580      	push	{r7, lr}
 8000bee:	b082      	sub	sp, #8
 8000bf0:	af00      	add	r7, sp, #0
	uint8_t err;

	// start movement
	motion_start();
 8000bf2:	f000 fa61 	bl	80010b8 <motion_start>
	// wait for RFID read or 'read_rfid_timeout' (POLLING MODE)
	err = read_RFID(&rfid);
 8000bf6:	480a      	ldr	r0, [pc, #40]	; (8000c20 <s_rd_rfid+0x34>)
 8000bf8:	f000 fc3a 	bl	8001470 <read_RFID>
 8000bfc:	4603      	mov	r3, r0
 8000bfe:	71fb      	strb	r3, [r7, #7]
	// stop movement
	motion_stop();
 8000c00:	f000 fa6c 	bl	80010dc <motion_stop>

	// read RFID correctly?
	if(err == MI_OK)
 8000c04:	79fb      	ldrb	r3, [r7, #7]
 8000c06:	2b00      	cmp	r3, #0
 8000c08:	d103      	bne.n	8000c12 <s_rd_rfid+0x26>
		// calculate next movement on the route
		nstate = S_NEXT_MOV;
 8000c0a:	4b06      	ldr	r3, [pc, #24]	; (8000c24 <s_rd_rfid+0x38>)
 8000c0c:	2205      	movs	r2, #5
 8000c0e:	701a      	strb	r2, [r3, #0]
	else
		// RFID timeout
		// continue to error state
		nstate = S_ERROR;
}
 8000c10:	e002      	b.n	8000c18 <s_rd_rfid+0x2c>
		nstate = S_ERROR;
 8000c12:	4b04      	ldr	r3, [pc, #16]	; (8000c24 <s_rd_rfid+0x38>)
 8000c14:	2207      	movs	r2, #7
 8000c16:	701a      	strb	r2, [r3, #0]
}
 8000c18:	bf00      	nop
 8000c1a:	3708      	adds	r7, #8
 8000c1c:	46bd      	mov	sp, r7
 8000c1e:	bd80      	pop	{r7, pc}
 8000c20:	20000378 	.word	0x20000378
 8000c24:	20000375 	.word	0x20000375

08000c28 <s_next_mov>:
		cross_found_func,
		room_found_func
};

static void s_next_mov(void)
{
 8000c28:	b480      	push	{r7}
 8000c2a:	af00      	add	r7, sp, #0
	// activated. Therefore, we can determine which next_move_func has to be
	// executed using the value of only one flag, p.e, room_found_flag.
	// Keep in mind that next_move_func must be set allowing that if
	// room_found_flag is 1, next_move_func points to room_found_func.
//	nstate = next_move_func[room_found_flag & 0x01]();
}
 8000c2c:	bf00      	nop
 8000c2e:	46bd      	mov	sp, r7
 8000c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c34:	4770      	bx	lr
	...

08000c38 <s_rotate>:

/******************************************************************************
State Rotate
******************************************************************************/
static void s_rotate(void)
{
 8000c38:	b580      	push	{r7, lr}
 8000c3a:	b082      	sub	sp, #8
 8000c3c:	af00      	add	r7, sp, #0
	uint8_t err;

	// rotate to direction 'next_move_dir' (POLLING MODE)
	err = lfollower_rotate(next_move_dir);
 8000c3e:	4b0b      	ldr	r3, [pc, #44]	; (8000c6c <s_rotate+0x34>)
 8000c40:	781b      	ldrb	r3, [r3, #0]
 8000c42:	b25b      	sxtb	r3, r3
 8000c44:	4618      	mov	r0, r3
 8000c46:	f000 f8ef 	bl	8000e28 <lfollower_rotate>
 8000c4a:	4603      	mov	r3, r0
 8000c4c:	71fb      	strb	r3, [r7, #7]

	// rotate has returned error?
	if(err)
 8000c4e:	79fb      	ldrb	r3, [r7, #7]
 8000c50:	2b00      	cmp	r3, #0
 8000c52:	d003      	beq.n	8000c5c <s_rotate+0x24>
		// rotate TIMEOUT
		// rotate was not successfull
		nstate = S_ERROR;
 8000c54:	4b06      	ldr	r3, [pc, #24]	; (8000c70 <s_rotate+0x38>)
 8000c56:	2207      	movs	r2, #7
 8000c58:	701a      	strb	r2, [r3, #0]
	else
		// turn completed. Restart following line
		nstate = S_FLW_LINE;
}
 8000c5a:	e002      	b.n	8000c62 <s_rotate+0x2a>
		nstate = S_FLW_LINE;
 8000c5c:	4b04      	ldr	r3, [pc, #16]	; (8000c70 <s_rotate+0x38>)
 8000c5e:	2202      	movs	r2, #2
 8000c60:	701a      	strb	r2, [r3, #0]
}
 8000c62:	bf00      	nop
 8000c64:	3708      	adds	r7, #8
 8000c66:	46bd      	mov	sp, r7
 8000c68:	bd80      	pop	{r7, pc}
 8000c6a:	bf00      	nop
 8000c6c:	20000377 	.word	0x20000377
 8000c70:	20000375 	.word	0x20000375

08000c74 <s_error>:

/******************************************************************************
State Error
******************************************************************************/
static void s_error(void)
{
 8000c74:	b480      	push	{r7}
 8000c76:	af00      	add	r7, sp, #0
//	if(error_timeout)
//	{
//		// shutdown robot
//		// ????
//	}
}
 8000c78:	bf00      	nop
 8000c7a:	46bd      	mov	sp, r7
 8000c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c80:	4770      	bx	lr
	...

08000c84 <MX_GPIO_Init>:

/** Configure pins
     PC0   ------> ADCx_IN10
*/
void MX_GPIO_Init(void)
{
 8000c84:	b580      	push	{r7, lr}
 8000c86:	b08a      	sub	sp, #40	; 0x28
 8000c88:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c8a:	f107 0314 	add.w	r3, r7, #20
 8000c8e:	2200      	movs	r2, #0
 8000c90:	601a      	str	r2, [r3, #0]
 8000c92:	605a      	str	r2, [r3, #4]
 8000c94:	609a      	str	r2, [r3, #8]
 8000c96:	60da      	str	r2, [r3, #12]
 8000c98:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000c9a:	4b4b      	ldr	r3, [pc, #300]	; (8000dc8 <MX_GPIO_Init+0x144>)
 8000c9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c9e:	4a4a      	ldr	r2, [pc, #296]	; (8000dc8 <MX_GPIO_Init+0x144>)
 8000ca0:	f043 0320 	orr.w	r3, r3, #32
 8000ca4:	6313      	str	r3, [r2, #48]	; 0x30
 8000ca6:	4b48      	ldr	r3, [pc, #288]	; (8000dc8 <MX_GPIO_Init+0x144>)
 8000ca8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000caa:	f003 0320 	and.w	r3, r3, #32
 8000cae:	613b      	str	r3, [r7, #16]
 8000cb0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000cb2:	4b45      	ldr	r3, [pc, #276]	; (8000dc8 <MX_GPIO_Init+0x144>)
 8000cb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cb6:	4a44      	ldr	r2, [pc, #272]	; (8000dc8 <MX_GPIO_Init+0x144>)
 8000cb8:	f043 0304 	orr.w	r3, r3, #4
 8000cbc:	6313      	str	r3, [r2, #48]	; 0x30
 8000cbe:	4b42      	ldr	r3, [pc, #264]	; (8000dc8 <MX_GPIO_Init+0x144>)
 8000cc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cc2:	f003 0304 	and.w	r3, r3, #4
 8000cc6:	60fb      	str	r3, [r7, #12]
 8000cc8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000cca:	4b3f      	ldr	r3, [pc, #252]	; (8000dc8 <MX_GPIO_Init+0x144>)
 8000ccc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cce:	4a3e      	ldr	r2, [pc, #248]	; (8000dc8 <MX_GPIO_Init+0x144>)
 8000cd0:	f043 0301 	orr.w	r3, r3, #1
 8000cd4:	6313      	str	r3, [r2, #48]	; 0x30
 8000cd6:	4b3c      	ldr	r3, [pc, #240]	; (8000dc8 <MX_GPIO_Init+0x144>)
 8000cd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cda:	f003 0301 	and.w	r3, r3, #1
 8000cde:	60bb      	str	r3, [r7, #8]
 8000ce0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ce2:	4b39      	ldr	r3, [pc, #228]	; (8000dc8 <MX_GPIO_Init+0x144>)
 8000ce4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ce6:	4a38      	ldr	r2, [pc, #224]	; (8000dc8 <MX_GPIO_Init+0x144>)
 8000ce8:	f043 0302 	orr.w	r3, r3, #2
 8000cec:	6313      	str	r3, [r2, #48]	; 0x30
 8000cee:	4b36      	ldr	r3, [pc, #216]	; (8000dc8 <MX_GPIO_Init+0x144>)
 8000cf0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cf2:	f003 0302 	and.w	r3, r3, #2
 8000cf6:	607b      	str	r3, [r7, #4]
 8000cf8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000cfa:	4b33      	ldr	r3, [pc, #204]	; (8000dc8 <MX_GPIO_Init+0x144>)
 8000cfc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cfe:	4a32      	ldr	r2, [pc, #200]	; (8000dc8 <MX_GPIO_Init+0x144>)
 8000d00:	f043 0308 	orr.w	r3, r3, #8
 8000d04:	6313      	str	r3, [r2, #48]	; 0x30
 8000d06:	4b30      	ldr	r3, [pc, #192]	; (8000dc8 <MX_GPIO_Init+0x144>)
 8000d08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d0a:	f003 0308 	and.w	r3, r3, #8
 8000d0e:	603b      	str	r3, [r7, #0]
 8000d10:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, IN2_RIGHT_Pin|IN1_LEFT_Pin, GPIO_PIN_RESET);
 8000d12:	2200      	movs	r2, #0
 8000d14:	2160      	movs	r1, #96	; 0x60
 8000d16:	482d      	ldr	r0, [pc, #180]	; (8000dcc <MX_GPIO_Init+0x148>)
 8000d18:	f003 fb20 	bl	800435c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, DEBUG_LGREEN_Pin|DEBUG_LRED_Pin|DEBUG_LBLUE_Pin|IN1_RIGHT_Pin, GPIO_PIN_RESET);
 8000d1c:	2200      	movs	r2, #0
 8000d1e:	f244 2181 	movw	r1, #17025	; 0x4281
 8000d22:	482b      	ldr	r0, [pc, #172]	; (8000dd0 <MX_GPIO_Init+0x14c>)
 8000d24:	f003 fb1a 	bl	800435c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, IN2_LEFT_Pin|SPI3_SDA_Pin, GPIO_PIN_RESET);
 8000d28:	2200      	movs	r2, #0
 8000d2a:	f244 0104 	movw	r1, #16388	; 0x4004
 8000d2e:	4829      	ldr	r0, [pc, #164]	; (8000dd4 <MX_GPIO_Init+0x150>)
 8000d30:	f003 fb14 	bl	800435c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SENSOR1_Pin;
 8000d34:	2301      	movs	r3, #1
 8000d36:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000d38:	2303      	movs	r3, #3
 8000d3a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d3c:	2300      	movs	r3, #0
 8000d3e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(SENSOR1_GPIO_Port, &GPIO_InitStruct);
 8000d40:	f107 0314 	add.w	r3, r7, #20
 8000d44:	4619      	mov	r1, r3
 8000d46:	4824      	ldr	r0, [pc, #144]	; (8000dd8 <MX_GPIO_Init+0x154>)
 8000d48:	f003 f95c 	bl	8004004 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = IN2_RIGHT_Pin|IN1_LEFT_Pin;
 8000d4c:	2360      	movs	r3, #96	; 0x60
 8000d4e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d50:	2301      	movs	r3, #1
 8000d52:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d54:	2300      	movs	r3, #0
 8000d56:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d58:	2300      	movs	r3, #0
 8000d5a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d5c:	f107 0314 	add.w	r3, r7, #20
 8000d60:	4619      	mov	r1, r3
 8000d62:	481a      	ldr	r0, [pc, #104]	; (8000dcc <MX_GPIO_Init+0x148>)
 8000d64:	f003 f94e 	bl	8004004 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = DEBUG_LGREEN_Pin|DEBUG_LRED_Pin|DEBUG_LBLUE_Pin|IN1_RIGHT_Pin;
 8000d68:	f244 2381 	movw	r3, #17025	; 0x4281
 8000d6c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d6e:	2301      	movs	r3, #1
 8000d70:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d72:	2300      	movs	r3, #0
 8000d74:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d76:	2300      	movs	r3, #0
 8000d78:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d7a:	f107 0314 	add.w	r3, r7, #20
 8000d7e:	4619      	mov	r1, r3
 8000d80:	4813      	ldr	r0, [pc, #76]	; (8000dd0 <MX_GPIO_Init+0x14c>)
 8000d82:	f003 f93f 	bl	8004004 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin */
  GPIO_InitStruct.Pin = IN2_LEFT_Pin|SPI3_SDA_Pin;
 8000d86:	f244 0304 	movw	r3, #16388	; 0x4004
 8000d8a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d8c:	2301      	movs	r3, #1
 8000d8e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d90:	2300      	movs	r3, #0
 8000d92:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d94:	2300      	movs	r3, #0
 8000d96:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000d98:	f107 0314 	add.w	r3, r7, #20
 8000d9c:	4619      	mov	r1, r3
 8000d9e:	480d      	ldr	r0, [pc, #52]	; (8000dd4 <MX_GPIO_Init+0x150>)
 8000da0:	f003 f930 	bl	8004004 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USER_BTN_Pin;
 8000da4:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000da8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000daa:	2300      	movs	r3, #0
 8000dac:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dae:	2300      	movs	r3, #0
 8000db0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(USER_BTN_GPIO_Port, &GPIO_InitStruct);
 8000db2:	f107 0314 	add.w	r3, r7, #20
 8000db6:	4619      	mov	r1, r3
 8000db8:	4807      	ldr	r0, [pc, #28]	; (8000dd8 <MX_GPIO_Init+0x154>)
 8000dba:	f003 f923 	bl	8004004 <HAL_GPIO_Init>

}
 8000dbe:	bf00      	nop
 8000dc0:	3728      	adds	r7, #40	; 0x28
 8000dc2:	46bd      	mov	sp, r7
 8000dc4:	bd80      	pop	{r7, pc}
 8000dc6:	bf00      	nop
 8000dc8:	40023800 	.word	0x40023800
 8000dcc:	40020000 	.word	0x40020000
 8000dd0:	40020400 	.word	0x40020400
 8000dd4:	40020c00 	.word	0x40020c00
 8000dd8:	40020800 	.word	0x40020800

08000ddc <lfollower_start>:
@brief	Starts line follower process.
@param	none
@retval	none
******************************************************************************/
void lfollower_start(void)
{
 8000ddc:	b580      	push	{r7, lr}
 8000dde:	af00      	add	r7, sp, #0
	// start storing QTR Sensor values
	qtr_init();
 8000de0:	f000 fb06 	bl	80013f0 <qtr_init>
	// start movement
	move_start();
 8000de4:	f000 f9e2 	bl	80011ac <move_start>
	// start obstacle detectors
//	obs_detector_init();

	// start sampling for PID application
	HAL_TIM_Base_Start_IT(&TIM_LF_PID);
 8000de8:	4803      	ldr	r0, [pc, #12]	; (8000df8 <lfollower_start+0x1c>)
 8000dea:	f005 fb69 	bl	80064c0 <HAL_TIM_Base_Start_IT>
	// mark line follower is enabled
	lfollower_status = 1;
 8000dee:	4b03      	ldr	r3, [pc, #12]	; (8000dfc <lfollower_start+0x20>)
 8000df0:	2201      	movs	r2, #1
 8000df2:	701a      	strb	r2, [r3, #0]
}
 8000df4:	bf00      	nop
 8000df6:	bd80      	pop	{r7, pc}
 8000df8:	200005b8 	.word	0x200005b8
 8000dfc:	20000384 	.word	0x20000384

08000e00 <lfollower_stop>:
@brief 	Stops line follower process.
@param	none
@retval	none
******************************************************************************/
void lfollower_stop(void)
{
 8000e00:	b580      	push	{r7, lr}
 8000e02:	af00      	add	r7, sp, #0
	// stop sampling for PID application
	HAL_TIM_Base_Stop_IT(&TIM_LF_PID);
 8000e04:	4805      	ldr	r0, [pc, #20]	; (8000e1c <lfollower_stop+0x1c>)
 8000e06:	f005 fbd3 	bl	80065b0 <HAL_TIM_Base_Stop_IT>

	// stop storing QTR sensor values
	qtr_kill();
 8000e0a:	f000 faff 	bl	800140c <qtr_kill>
	// stop movement
	move_stop();
 8000e0e:	f000 f9e1 	bl	80011d4 <move_stop>
	// stop obstacle detectors
//	obs_detector_deInit();

	// mark line follower is disabled
	lfollower_status = 0;
 8000e12:	4b03      	ldr	r3, [pc, #12]	; (8000e20 <lfollower_stop+0x20>)
 8000e14:	2200      	movs	r2, #0
 8000e16:	701a      	strb	r2, [r3, #0]
}
 8000e18:	bf00      	nop
 8000e1a:	bd80      	pop	{r7, pc}
 8000e1c:	200005b8 	.word	0x200005b8
 8000e20:	20000384 	.word	0x20000384
 8000e24:	00000000 	.word	0x00000000

08000e28 <lfollower_rotate>:
@brief 	Rotates the robot to 'dir' direction, stopping when sensor founds the line
@param	dir - direction to rotate
@retval '1' if timeout occured
******************************************************************************/
uint8_t lfollower_rotate(move_dir_e dir)
{
 8000e28:	b580      	push	{r7, lr}
 8000e2a:	b082      	sub	sp, #8
 8000e2c:	af00      	add	r7, sp, #0
 8000e2e:	4603      	mov	r3, r0
 8000e30:	71fb      	strb	r3, [r7, #7]
	// start movement and rotate to 'dir' at speed equal to TURN_SPEED
	move_rotate(dir, TURN_SPEED);
 8000e32:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e36:	425b      	negs	r3, r3
 8000e38:	ee07 3a90 	vmov	s15, r3
 8000e3c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000e40:	eeb6 7a08 	vmov.f32	s14, #104	; 0x3f400000  0.750
 8000e44:	ee27 7a87 	vmul.f32	s14, s15, s14
 8000e48:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e4c:	ee07 3a90 	vmov	s15, r3
 8000e50:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000e54:	eef6 6a08 	vmov.f32	s13, #104	; 0x3f400000  0.750
 8000e58:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8000e5c:	eef0 0a67 	vmov.f32	s1, s15
 8000e60:	eeb0 0a47 	vmov.f32	s0, s14
 8000e64:	f000 f9cc 	bl	8001200 <move_control>
	// start rotate_timeout
	timeout_start();
 8000e68:	f001 fb66 	bl	8002538 <timeout_start>
	// start storing QTR sensor values
	qtr_init();
 8000e6c:	f000 fac0 	bl	80013f0 <qtr_init>

	// if dir == MOVE_RIGHT, check when SENSOR1 is over the line
	// if dir == MOVE_LEFT, check when SENSOR8 is over the line

	// dir can be -1 (MOVE_RIGHT) or +1 (MOVE_LEFT)
	dir += 1;
 8000e70:	79fb      	ldrb	r3, [r7, #7]
 8000e72:	3301      	adds	r3, #1
 8000e74:	b2db      	uxtb	r3, r3
 8000e76:	71fb      	strb	r3, [r7, #7]
	// dir is now 0 or 2
	dir >>= 1;
 8000e78:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e7c:	105b      	asrs	r3, r3, #1
 8000e7e:	71fb      	strb	r3, [r7, #7]
	// dir is now 0 (MOVE_RIGHT) or 1 (MOVE_LEFT)
	// so, if: 	dir = 0 					-> SENSOR1
	//			dir = 1* (QTR_SENS_NUM - 1) -> SENSOR8
	while((GET_SENS_LOGVAL(dir * (QTR_SENS_NUM - 1)) == 0) && (num_timeout_2sec < TIMEOUT_4SEC))
 8000e80:	bf00      	nop
 8000e82:	f997 2007 	ldrsb.w	r2, [r7, #7]
 8000e86:	4613      	mov	r3, r2
 8000e88:	009b      	lsls	r3, r3, #2
 8000e8a:	4413      	add	r3, r2
 8000e8c:	4a20      	ldr	r2, [pc, #128]	; (8000f10 <lfollower_rotate+0xe8>)
 8000e8e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000e92:	ee07 3a90 	vmov	s15, r3
 8000e96:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8000e9a:	ed9f 6b17 	vldr	d6, [pc, #92]	; 8000ef8 <lfollower_rotate+0xd0>
 8000e9e:	ee27 6b06 	vmul.f64	d6, d7, d6
 8000ea2:	ed9f 5b17 	vldr	d5, [pc, #92]	; 8000f00 <lfollower_rotate+0xd8>
 8000ea6:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8000eaa:	ed9f 6b17 	vldr	d6, [pc, #92]	; 8000f08 <lfollower_rotate+0xe0>
 8000eae:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8000eb2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000eb6:	bfcc      	ite	gt
 8000eb8:	2301      	movgt	r3, #1
 8000eba:	2300      	movle	r3, #0
 8000ebc:	b2db      	uxtb	r3, r3
 8000ebe:	f083 0301 	eor.w	r3, r3, #1
 8000ec2:	b2db      	uxtb	r3, r3
 8000ec4:	2b00      	cmp	r3, #0
 8000ec6:	d003      	beq.n	8000ed0 <lfollower_rotate+0xa8>
 8000ec8:	4b12      	ldr	r3, [pc, #72]	; (8000f14 <lfollower_rotate+0xec>)
 8000eca:	781b      	ldrb	r3, [r3, #0]
 8000ecc:	2b02      	cmp	r3, #2
 8000ece:	d9d8      	bls.n	8000e82 <lfollower_rotate+0x5a>
		;

	// stop Rotate_Timeout
	timeout_stop();
 8000ed0:	f001 fb40 	bl	8002554 <timeout_stop>
	// stop rotating
	move_stop();
 8000ed4:	f000 f97e 	bl	80011d4 <move_stop>
	// stop storing QTR sensor values
	qtr_kill();
 8000ed8:	f000 fa98 	bl	800140c <qtr_kill>

	// if timeout occured, then we must return an error code, signaling a
	// non successful rotate
	if(num_timeout_2sec < TIMEOUT_4SEC)
 8000edc:	4b0d      	ldr	r3, [pc, #52]	; (8000f14 <lfollower_rotate+0xec>)
 8000ede:	781b      	ldrb	r3, [r3, #0]
 8000ee0:	2b02      	cmp	r3, #2
 8000ee2:	d801      	bhi.n	8000ee8 <lfollower_rotate+0xc0>
		return E_LF_TIMEOUT;
 8000ee4:	2304      	movs	r3, #4
 8000ee6:	e000      	b.n	8000eea <lfollower_rotate+0xc2>

	// if timeout didnt occurred then rotate was completed
	return EXIT_SUCCESS;
 8000ee8:	2300      	movs	r3, #0
}
 8000eea:	4618      	mov	r0, r3
 8000eec:	3708      	adds	r7, #8
 8000eee:	46bd      	mov	sp, r7
 8000ef0:	bd80      	pop	{r7, pc}
 8000ef2:	bf00      	nop
 8000ef4:	f3af 8000 	nop.w
 8000ef8:	66666666 	.word	0x66666666
 8000efc:	400a6666 	.word	0x400a6666
 8000f00:	00000000 	.word	0x00000000
 8000f04:	40affe00 	.word	0x40affe00
 8000f08:	9999999a 	.word	0x9999999a
 8000f0c:	40039999 	.word	0x40039999
 8000f10:	2000048c 	.word	0x2000048c
 8000f14:	2000038c 	.word	0x2000038c

08000f18 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000f18:	b580      	push	{r7, lr}
 8000f1a:	b082      	sub	sp, #8
 8000f1c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000f1e:	f001 fd0c 	bl	800293a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000f22:	f000 f831 	bl	8000f88 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000f26:	f7ff fead 	bl	8000c84 <MX_GPIO_Init>
  MX_DMA_Init();
 8000f2a:	f7ff fdd7 	bl	8000adc <MX_DMA_Init>
  MX_SPI3_Init();
 8000f2e:	f000 fe5b 	bl	8001be8 <MX_SPI3_Init>
  MX_USART3_UART_Init();
 8000f32:	f001 fb67 	bl	8002604 <MX_USART3_UART_Init>
  MX_TIM6_Init();
 8000f36:	f001 f955 	bl	80021e4 <MX_TIM6_Init>
  MX_ADC3_Init();
 8000f3a:	f7ff fbb7 	bl	80006ac <MX_ADC3_Init>
  MX_TIM4_Init();
 8000f3e:	f001 f8ed 	bl	800211c <MX_TIM4_Init>
  MX_USART1_UART_Init();
 8000f42:	f001 fb2f 	bl	80025a4 <MX_USART1_UART_Init>
  MX_TIM3_Init();
 8000f46:	f001 f871 	bl	800202c <MX_TIM3_Init>
  MX_TIM7_Init();
 8000f4a:	f001 f983 	bl	8002254 <MX_TIM7_Init>
  MX_ADC2_Init();
 8000f4e:	f7ff fb5b 	bl	8000608 <MX_ADC2_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  state = S_STOPPED;
 8000f52:	4b0a      	ldr	r3, [pc, #40]	; (8000f7c <main+0x64>)
 8000f54:	2200      	movs	r2, #0
 8000f56:	701a      	strb	r2, [r3, #0]
  nstate = S_STOPPED;
 8000f58:	4b09      	ldr	r3, [pc, #36]	; (8000f80 <main+0x68>)
 8000f5a:	2200      	movs	r2, #0
 8000f5c:	701a      	strb	r2, [r3, #0]

  //lfollower_start();
  //timeout_start();
  //obs_detector_init();

  int err = 0;
 8000f5e:	2300      	movs	r3, #0
 8000f60:	607b      	str	r3, [r7, #4]
//			  // signal error
//			  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, 1);
//			  return 1;
//	  }

	  fsm_func_ptr[state]();
 8000f62:	4b06      	ldr	r3, [pc, #24]	; (8000f7c <main+0x64>)
 8000f64:	781b      	ldrb	r3, [r3, #0]
 8000f66:	461a      	mov	r2, r3
 8000f68:	4b06      	ldr	r3, [pc, #24]	; (8000f84 <main+0x6c>)
 8000f6a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000f6e:	4798      	blx	r3
	  state = nstate;
 8000f70:	4b03      	ldr	r3, [pc, #12]	; (8000f80 <main+0x68>)
 8000f72:	781a      	ldrb	r2, [r3, #0]
 8000f74:	4b01      	ldr	r3, [pc, #4]	; (8000f7c <main+0x64>)
 8000f76:	701a      	strb	r2, [r3, #0]
	  fsm_func_ptr[state]();
 8000f78:	e7f3      	b.n	8000f62 <main+0x4a>
 8000f7a:	bf00      	nop
 8000f7c:	20000374 	.word	0x20000374
 8000f80:	20000375 	.word	0x20000375
 8000f84:	20000004 	.word	0x20000004

08000f88 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000f88:	b580      	push	{r7, lr}
 8000f8a:	b0b8      	sub	sp, #224	; 0xe0
 8000f8c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000f8e:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8000f92:	2234      	movs	r2, #52	; 0x34
 8000f94:	2100      	movs	r1, #0
 8000f96:	4618      	mov	r0, r3
 8000f98:	f007 feb2 	bl	8008d00 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000f9c:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8000fa0:	2200      	movs	r2, #0
 8000fa2:	601a      	str	r2, [r3, #0]
 8000fa4:	605a      	str	r2, [r3, #4]
 8000fa6:	609a      	str	r2, [r3, #8]
 8000fa8:	60da      	str	r2, [r3, #12]
 8000faa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000fac:	f107 0308 	add.w	r3, r7, #8
 8000fb0:	2290      	movs	r2, #144	; 0x90
 8000fb2:	2100      	movs	r1, #0
 8000fb4:	4618      	mov	r0, r3
 8000fb6:	f007 fea3 	bl	8008d00 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000fba:	4b3a      	ldr	r3, [pc, #232]	; (80010a4 <SystemClock_Config+0x11c>)
 8000fbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000fbe:	4a39      	ldr	r2, [pc, #228]	; (80010a4 <SystemClock_Config+0x11c>)
 8000fc0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000fc4:	6413      	str	r3, [r2, #64]	; 0x40
 8000fc6:	4b37      	ldr	r3, [pc, #220]	; (80010a4 <SystemClock_Config+0x11c>)
 8000fc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000fca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000fce:	607b      	str	r3, [r7, #4]
 8000fd0:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000fd2:	4b35      	ldr	r3, [pc, #212]	; (80010a8 <SystemClock_Config+0x120>)
 8000fd4:	681b      	ldr	r3, [r3, #0]
 8000fd6:	4a34      	ldr	r2, [pc, #208]	; (80010a8 <SystemClock_Config+0x120>)
 8000fd8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000fdc:	6013      	str	r3, [r2, #0]
 8000fde:	4b32      	ldr	r3, [pc, #200]	; (80010a8 <SystemClock_Config+0x120>)
 8000fe0:	681b      	ldr	r3, [r3, #0]
 8000fe2:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000fe6:	603b      	str	r3, [r7, #0]
 8000fe8:	683b      	ldr	r3, [r7, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000fea:	2302      	movs	r3, #2
 8000fec:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000ff0:	2301      	movs	r3, #1
 8000ff2:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000ff6:	2310      	movs	r3, #16
 8000ff8:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000ffc:	2302      	movs	r3, #2
 8000ffe:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001002:	2300      	movs	r3, #0
 8001004:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001008:	2308      	movs	r3, #8
 800100a:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  RCC_OscInitStruct.PLL.PLLN = 216;
 800100e:	23d8      	movs	r3, #216	; 0xd8
 8001010:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001014:	2302      	movs	r3, #2
 8001016:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  RCC_OscInitStruct.PLL.PLLQ = 2;
 800101a:	2302      	movs	r3, #2
 800101c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001020:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8001024:	4618      	mov	r0, r3
 8001026:	f003 fa03 	bl	8004430 <HAL_RCC_OscConfig>
 800102a:	4603      	mov	r3, r0
 800102c:	2b00      	cmp	r3, #0
 800102e:	d001      	beq.n	8001034 <SystemClock_Config+0xac>
  {
    Error_Handler();
 8001030:	f000 f83c 	bl	80010ac <Error_Handler>
  }
  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8001034:	f003 f9ac 	bl	8004390 <HAL_PWREx_EnableOverDrive>
 8001038:	4603      	mov	r3, r0
 800103a:	2b00      	cmp	r3, #0
 800103c:	d001      	beq.n	8001042 <SystemClock_Config+0xba>
  {
    Error_Handler();
 800103e:	f000 f835 	bl	80010ac <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001042:	230f      	movs	r3, #15
 8001044:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001048:	2302      	movs	r3, #2
 800104a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800104e:	2300      	movs	r3, #0
 8001050:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001054:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001058:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800105c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001060:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 8001064:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8001068:	2107      	movs	r1, #7
 800106a:	4618      	mov	r0, r3
 800106c:	f003 fc8e 	bl	800498c <HAL_RCC_ClockConfig>
 8001070:	4603      	mov	r3, r0
 8001072:	2b00      	cmp	r3, #0
 8001074:	d001      	beq.n	800107a <SystemClock_Config+0xf2>
  {
    Error_Handler();
 8001076:	f000 f819 	bl	80010ac <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_USART3;
 800107a:	f44f 73a0 	mov.w	r3, #320	; 0x140
 800107e:	60bb      	str	r3, [r7, #8]
  PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8001080:	2300      	movs	r3, #0
 8001082:	64fb      	str	r3, [r7, #76]	; 0x4c
  PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8001084:	2300      	movs	r3, #0
 8001086:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001088:	f107 0308 	add.w	r3, r7, #8
 800108c:	4618      	mov	r0, r3
 800108e:	f003 fe53 	bl	8004d38 <HAL_RCCEx_PeriphCLKConfig>
 8001092:	4603      	mov	r3, r0
 8001094:	2b00      	cmp	r3, #0
 8001096:	d001      	beq.n	800109c <SystemClock_Config+0x114>
  {
    Error_Handler();
 8001098:	f000 f808 	bl	80010ac <Error_Handler>
  }
}
 800109c:	bf00      	nop
 800109e:	37e0      	adds	r7, #224	; 0xe0
 80010a0:	46bd      	mov	sp, r7
 80010a2:	bd80      	pop	{r7, pc}
 80010a4:	40023800 	.word	0x40023800
 80010a8:	40007000 	.word	0x40007000

080010ac <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80010ac:	b480      	push	{r7}
 80010ae:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80010b0:	b672      	cpsid	i
}
 80010b2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80010b4:	e7fe      	b.n	80010b4 <Error_Handler+0x8>
	...

080010b8 <motion_start>:

/******************************************************************************

******************************************************************************/
void motion_start(void)
{
 80010b8:	b580      	push	{r7, lr}
 80010ba:	af00      	add	r7, sp, #0
	if(motion_status == MOT_ON)
 80010bc:	4b06      	ldr	r3, [pc, #24]	; (80010d8 <motion_start+0x20>)
 80010be:	781b      	ldrb	r3, [r3, #0]
 80010c0:	2b00      	cmp	r3, #0
 80010c2:	d007      	beq.n	80010d4 <motion_start+0x1c>
		// already moving
		return;

	// enable Line Follower
	lfollower_start();
 80010c4:	f7ff fe8a 	bl	8000ddc <lfollower_start>
	// enable Stop Detectors
	stop_detector_init();
 80010c8:	f000 fec4 	bl	8001e54 <stop_detector_init>
	// motion OFF
	motion_status = MOT_ON;
 80010cc:	4b02      	ldr	r3, [pc, #8]	; (80010d8 <motion_start+0x20>)
 80010ce:	2200      	movs	r2, #0
 80010d0:	701a      	strb	r2, [r3, #0]
 80010d2:	e000      	b.n	80010d6 <motion_start+0x1e>
		return;
 80010d4:	bf00      	nop
}
 80010d6:	bd80      	pop	{r7, pc}
 80010d8:	20000021 	.word	0x20000021

080010dc <motion_stop>:

void motion_stop(void)
{
 80010dc:	b580      	push	{r7, lr}
 80010de:	af00      	add	r7, sp, #0
	if(motion_status == MOT_OFF)
 80010e0:	4b06      	ldr	r3, [pc, #24]	; (80010fc <motion_stop+0x20>)
 80010e2:	781b      	ldrb	r3, [r3, #0]
 80010e4:	2b01      	cmp	r3, #1
 80010e6:	d007      	beq.n	80010f8 <motion_stop+0x1c>
		// already stopped
		return;

	// disable Line Follower
	lfollower_stop();
 80010e8:	f7ff fe8a 	bl	8000e00 <lfollower_stop>
	// disable Stop Detectors
	stop_detector_deInit();
 80010ec:	f000 febc 	bl	8001e68 <stop_detector_deInit>
	// motion ON
	motion_status = MOT_OFF;
 80010f0:	4b02      	ldr	r3, [pc, #8]	; (80010fc <motion_stop+0x20>)
 80010f2:	2201      	movs	r2, #1
 80010f4:	701a      	strb	r2, [r3, #0]
 80010f6:	e000      	b.n	80010fa <motion_stop+0x1e>
		return;
 80010f8:	bf00      	nop
}
 80010fa:	bd80      	pop	{r7, pc}
 80010fc:	20000021 	.word	0x20000021

08001100 <motor_init>:
@brief	Start PWM generation to a given motor
@param	Motor to be initialized
@retval none
******************************************************************************/
void motor_init(motor_st *m)
{
 8001100:	b580      	push	{r7, lr}
 8001102:	b082      	sub	sp, #8
 8001104:	af00      	add	r7, sp, #0
 8001106:	6078      	str	r0, [r7, #4]
	HAL_TIM_PWM_Start(&PWM_TIM_INSTANCE, m->pwm_channel);
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	781b      	ldrb	r3, [r3, #0]
 800110c:	4619      	mov	r1, r3
 800110e:	4803      	ldr	r0, [pc, #12]	; (800111c <motor_init+0x1c>)
 8001110:	f005 fb36 	bl	8006780 <HAL_TIM_PWM_Start>
}
 8001114:	bf00      	nop
 8001116:	3708      	adds	r7, #8
 8001118:	46bd      	mov	sp, r7
 800111a:	bd80      	pop	{r7, pc}
 800111c:	2000056c 	.word	0x2000056c

08001120 <motor_kill>:
@brief	Stops PWM generation to a given motor
@param	Motor to be killed
@retval none
******************************************************************************/
void motor_kill(motor_st *m)
{
 8001120:	b580      	push	{r7, lr}
 8001122:	b082      	sub	sp, #8
 8001124:	af00      	add	r7, sp, #0
 8001126:	6078      	str	r0, [r7, #4]
	HAL_TIM_PWM_Stop(&PWM_TIM_INSTANCE, m->pwm_channel);
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	781b      	ldrb	r3, [r3, #0]
 800112c:	4619      	mov	r1, r3
 800112e:	4806      	ldr	r0, [pc, #24]	; (8001148 <motor_kill+0x28>)
 8001130:	f005 fc20 	bl	8006974 <HAL_TIM_PWM_Stop>
	// disable IN pins
	motor_control(m,  0, MOTOR_STOP);
 8001134:	2202      	movs	r2, #2
 8001136:	2100      	movs	r1, #0
 8001138:	6878      	ldr	r0, [r7, #4]
 800113a:	f000 f807 	bl	800114c <motor_control>
}
 800113e:	bf00      	nop
 8001140:	3708      	adds	r7, #8
 8001142:	46bd      	mov	sp, r7
 8001144:	bd80      	pop	{r7, pc}
 8001146:	bf00      	nop
 8001148:	2000056c 	.word	0x2000056c

0800114c <motor_control>:
		New PWM duty cycle
		Direction of motor rotation
@retval none
******************************************************************************/
void motor_control(motor_st *m,  uint8_t dc, motor_dir_e dir)
{
 800114c:	b580      	push	{r7, lr}
 800114e:	b082      	sub	sp, #8
 8001150:	af00      	add	r7, sp, #0
 8001152:	6078      	str	r0, [r7, #4]
 8001154:	460b      	mov	r3, r1
 8001156:	70fb      	strb	r3, [r7, #3]
 8001158:	4613      	mov	r3, r2
 800115a:	70bb      	strb	r3, [r7, #2]
	// Write motor GPIO Pin1
	HAL_GPIO_WritePin(m->GPIO_port_IN1, m->GPIO_pin_IN1, motor_pin_config[dir][0]);
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	6858      	ldr	r0, [r3, #4]
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	8919      	ldrh	r1, [r3, #8]
 8001164:	78bb      	ldrb	r3, [r7, #2]
 8001166:	4a0f      	ldr	r2, [pc, #60]	; (80011a4 <motor_control+0x58>)
 8001168:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800116c:	461a      	mov	r2, r3
 800116e:	f003 f8f5 	bl	800435c <HAL_GPIO_WritePin>
	// Write motor GPIO Pin1
	HAL_GPIO_WritePin(m->GPIO_port_IN2, m->GPIO_pin_IN2, motor_pin_config[dir][1]);
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	68d8      	ldr	r0, [r3, #12]
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	8a19      	ldrh	r1, [r3, #16]
 800117a:	78bb      	ldrb	r3, [r7, #2]
 800117c:	4a09      	ldr	r2, [pc, #36]	; (80011a4 <motor_control+0x58>)
 800117e:	005b      	lsls	r3, r3, #1
 8001180:	4413      	add	r3, r2
 8001182:	785b      	ldrb	r3, [r3, #1]
 8001184:	461a      	mov	r2, r3
 8001186:	f003 f8e9 	bl	800435c <HAL_GPIO_WritePin>
	// Set/Update motor PWM duty cycle
	set_pwm(&PWM_TIM_INSTANCE, m->pwm_channel, dc);
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	781b      	ldrb	r3, [r3, #0]
 800118e:	b29b      	uxth	r3, r3
 8001190:	78fa      	ldrb	r2, [r7, #3]
 8001192:	b292      	uxth	r2, r2
 8001194:	4619      	mov	r1, r3
 8001196:	4804      	ldr	r0, [pc, #16]	; (80011a8 <motor_control+0x5c>)
 8001198:	f001 f994 	bl	80024c4 <set_pwm>
}
 800119c:	bf00      	nop
 800119e:	3708      	adds	r7, #8
 80011a0:	46bd      	mov	sp, r7
 80011a2:	bd80      	pop	{r7, pc}
 80011a4:	0800ba9c 	.word	0x0800ba9c
 80011a8:	2000056c 	.word	0x2000056c

080011ac <move_start>:
@brief	Start movement. Enables both motors
@param	none
@retval none
******************************************************************************/
void move_start(void)
{
 80011ac:	b580      	push	{r7, lr}
 80011ae:	af00      	add	r7, sp, #0
	motor_init(&motor_right);
 80011b0:	4805      	ldr	r0, [pc, #20]	; (80011c8 <move_start+0x1c>)
 80011b2:	f7ff ffa5 	bl	8001100 <motor_init>
	motor_init(&motor_left);
 80011b6:	4805      	ldr	r0, [pc, #20]	; (80011cc <move_start+0x20>)
 80011b8:	f7ff ffa2 	bl	8001100 <motor_init>
	// indicate to the module that motors have been enabled
	move_flag = 1;
 80011bc:	4b04      	ldr	r3, [pc, #16]	; (80011d0 <move_start+0x24>)
 80011be:	2201      	movs	r2, #1
 80011c0:	701a      	strb	r2, [r3, #0]
}
 80011c2:	bf00      	nop
 80011c4:	bd80      	pop	{r7, pc}
 80011c6:	bf00      	nop
 80011c8:	20000024 	.word	0x20000024
 80011cc:	20000038 	.word	0x20000038
 80011d0:	20000385 	.word	0x20000385

080011d4 <move_stop>:
@brief	Stop movement. Disables both motors
@param	none
@retval none
******************************************************************************/
void move_stop(void)
{
 80011d4:	b580      	push	{r7, lr}
 80011d6:	af00      	add	r7, sp, #0
	motor_kill(&motor_right);
 80011d8:	4805      	ldr	r0, [pc, #20]	; (80011f0 <move_stop+0x1c>)
 80011da:	f7ff ffa1 	bl	8001120 <motor_kill>
	motor_kill(&motor_left);
 80011de:	4805      	ldr	r0, [pc, #20]	; (80011f4 <move_stop+0x20>)
 80011e0:	f7ff ff9e 	bl	8001120 <motor_kill>
	// indicate to the module that motors have been disable
	move_flag = 0;
 80011e4:	4b04      	ldr	r3, [pc, #16]	; (80011f8 <move_stop+0x24>)
 80011e6:	2200      	movs	r2, #0
 80011e8:	701a      	strb	r2, [r3, #0]
}
 80011ea:	bf00      	nop
 80011ec:	bd80      	pop	{r7, pc}
 80011ee:	bf00      	nop
 80011f0:	20000024 	.word	0x20000024
 80011f4:	20000038 	.word	0x20000038
 80011f8:	20000385 	.word	0x20000385
 80011fc:	00000000 	.word	0x00000000

08001200 <move_control>:
@brief	Controls movement, setting speeds on each motor.
@param	Left and right motor speeds, respectively
@retval none
******************************************************************************/
void move_control(float speedL, float speedR)
{
 8001200:	b580      	push	{r7, lr}
 8001202:	b086      	sub	sp, #24
 8001204:	af00      	add	r7, sp, #0
 8001206:	ed87 0a03 	vstr	s0, [r7, #12]
 800120a:	edc7 0a02 	vstr	s1, [r7, #8]
	if(move_flag == 0)
 800120e:	4b30      	ldr	r3, [pc, #192]	; (80012d0 <move_control+0xd0>)
 8001210:	781b      	ldrb	r3, [r3, #0]
 8001212:	2b00      	cmp	r3, #0
 8001214:	d101      	bne.n	800121a <move_control+0x1a>
		// move_start hasn't occurred
		move_start();
 8001216:	f7ff ffc9 	bl	80011ac <move_start>
	// speedL and speedR are PWM values, from -1 to +1
	// since dirL and dirR are uint8_t, speed values are truncated
	// so, by adding 0.99 (number less than 1) we get:
	// dirX = 0 if speedX is negative
	// dirX = 1 if speedX is positive
	uint8_t dirL = 0.99 + speedL;
 800121a:	edd7 7a03 	vldr	s15, [r7, #12]
 800121e:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001222:	ed9f 6b27 	vldr	d6, [pc, #156]	; 80012c0 <move_control+0xc0>
 8001226:	ee37 7b06 	vadd.f64	d7, d7, d6
 800122a:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 800122e:	edc7 7a01 	vstr	s15, [r7, #4]
 8001232:	793b      	ldrb	r3, [r7, #4]
 8001234:	75fb      	strb	r3, [r7, #23]
	uint8_t dirR = 0.99 + speedR;
 8001236:	edd7 7a02 	vldr	s15, [r7, #8]
 800123a:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800123e:	ed9f 6b20 	vldr	d6, [pc, #128]	; 80012c0 <move_control+0xc0>
 8001242:	ee37 7b06 	vadd.f64	d7, d7, d6
 8001246:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 800124a:	edc7 7a01 	vstr	s15, [r7, #4]
 800124e:	793b      	ldrb	r3, [r7, #4]
 8001250:	75bb      	strb	r3, [r7, #22]

	// dirL and dirR (motor_dir_e) are:
	// 0 -> motor moving BACKWARDS (MOTOR_BACKWARD)
	// 1 -> motor moving FORWARD (MOTOR_FORWARD)
	motor_control(&motor_right, fabs(speedR) * 100, (motor_dir_e)(dirR & 0x01));
 8001252:	edd7 7a02 	vldr	s15, [r7, #8]
 8001256:	eef0 7ae7 	vabs.f32	s15, s15
 800125a:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800125e:	ed9f 6b1a 	vldr	d6, [pc, #104]	; 80012c8 <move_control+0xc8>
 8001262:	ee27 7b06 	vmul.f64	d7, d7, d6
 8001266:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 800126a:	edc7 7a01 	vstr	s15, [r7, #4]
 800126e:	793b      	ldrb	r3, [r7, #4]
 8001270:	b2d9      	uxtb	r1, r3
 8001272:	7dbb      	ldrb	r3, [r7, #22]
 8001274:	f003 0301 	and.w	r3, r3, #1
 8001278:	b2db      	uxtb	r3, r3
 800127a:	461a      	mov	r2, r3
 800127c:	4815      	ldr	r0, [pc, #84]	; (80012d4 <move_control+0xd4>)
 800127e:	f7ff ff65 	bl	800114c <motor_control>
	motor_control(&motor_left, fabs(speedL) * 100, (motor_dir_e)(dirL & 0x01));
 8001282:	edd7 7a03 	vldr	s15, [r7, #12]
 8001286:	eef0 7ae7 	vabs.f32	s15, s15
 800128a:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800128e:	ed9f 6b0e 	vldr	d6, [pc, #56]	; 80012c8 <move_control+0xc8>
 8001292:	ee27 7b06 	vmul.f64	d7, d7, d6
 8001296:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 800129a:	edc7 7a01 	vstr	s15, [r7, #4]
 800129e:	793b      	ldrb	r3, [r7, #4]
 80012a0:	b2d9      	uxtb	r1, r3
 80012a2:	7dfb      	ldrb	r3, [r7, #23]
 80012a4:	f003 0301 	and.w	r3, r3, #1
 80012a8:	b2db      	uxtb	r3, r3
 80012aa:	461a      	mov	r2, r3
 80012ac:	480a      	ldr	r0, [pc, #40]	; (80012d8 <move_control+0xd8>)
 80012ae:	f7ff ff4d 	bl	800114c <motor_control>
}
 80012b2:	bf00      	nop
 80012b4:	3718      	adds	r7, #24
 80012b6:	46bd      	mov	sp, r7
 80012b8:	bd80      	pop	{r7, pc}
 80012ba:	bf00      	nop
 80012bc:	f3af 8000 	nop.w
 80012c0:	7ae147ae 	.word	0x7ae147ae
 80012c4:	3fefae14 	.word	0x3fefae14
 80012c8:	00000000 	.word	0x00000000
 80012cc:	40590000 	.word	0x40590000
 80012d0:	20000385 	.word	0x20000385
 80012d4:	20000024 	.word	0x20000024
 80012d8:	20000038 	.word	0x20000038

080012dc <parse_cmd>:

/*
	Analyses the command sent in str_in and execute its callback
*/
char parse_cmd(const Command_t cmd_list[], const char *str_in)
{		
 80012dc:	b580      	push	{r7, lr}
 80012de:	b088      	sub	sp, #32
 80012e0:	af00      	add	r7, sp, #0
 80012e2:	6078      	str	r0, [r7, #4]
 80012e4:	6039      	str	r1, [r7, #0]
	char **argv = NULL; // List of arguments
 80012e6:	2300      	movs	r3, #0
 80012e8:	61fb      	str	r3, [r7, #28]
	char *arg; // aux variable. Holds latest found argument
	char *s; // copy of received command. Necessary to use strtok
	
	uint8_t len;
	uint8_t argc = 0;
 80012ea:	2300      	movs	r3, #0
 80012ec:	75fb      	strb	r3, [r7, #23]
	char retval = (-1);//(char)(-ECMDNF);
 80012ee:	23ff      	movs	r3, #255	; 0xff
 80012f0:	75bb      	strb	r3, [r7, #22]
	
	if ((str_in == NULL) || (strlen(str_in) == 0)) // empty command
 80012f2:	683b      	ldr	r3, [r7, #0]
 80012f4:	2b00      	cmp	r3, #0
 80012f6:	d003      	beq.n	8001300 <parse_cmd+0x24>
 80012f8:	683b      	ldr	r3, [r7, #0]
 80012fa:	781b      	ldrb	r3, [r3, #0]
 80012fc:	2b00      	cmp	r3, #0
 80012fe:	d101      	bne.n	8001304 <parse_cmd+0x28>
		return (-1);//(char)(-ENOCMD);
 8001300:	23ff      	movs	r3, #255	; 0xff
 8001302:	e06f      	b.n	80013e4 <parse_cmd+0x108>
	//if (cmd_list == NULL) // no list
		//return (-ENOLIST);   

	len = strlen(str_in) + 1;
 8001304:	6838      	ldr	r0, [r7, #0]
 8001306:	f7fe ffa5 	bl	8000254 <strlen>
 800130a:	4603      	mov	r3, r0
 800130c:	b2db      	uxtb	r3, r3
 800130e:	3301      	adds	r3, #1
 8001310:	73fb      	strb	r3, [r7, #15]
	s = malloc(len);                 // just in case str_in is const
 8001312:	7bfb      	ldrb	r3, [r7, #15]
 8001314:	4618      	mov	r0, r3
 8001316:	f007 fce3 	bl	8008ce0 <malloc>
 800131a:	4603      	mov	r3, r0
 800131c:	60bb      	str	r3, [r7, #8]
	
	if(s == NULL)
 800131e:	68bb      	ldr	r3, [r7, #8]
 8001320:	2b00      	cmp	r3, #0
 8001322:	d101      	bne.n	8001328 <parse_cmd+0x4c>
		return (-1);//(char)(-ENOMEM);
 8001324:	23ff      	movs	r3, #255	; 0xff
 8001326:	e05d      	b.n	80013e4 <parse_cmd+0x108>
	
	strcpy(s, str_in);
 8001328:	6839      	ldr	r1, [r7, #0]
 800132a:	68b8      	ldr	r0, [r7, #8]
 800132c:	f008 fa2a 	bl	8009784 <strcpy>
	arg = strtok(s, DELIMETER);
 8001330:	492e      	ldr	r1, [pc, #184]	; (80013ec <parse_cmd+0x110>)
 8001332:	68b8      	ldr	r0, [r7, #8]
 8001334:	f008 fa2e 	bl	8009794 <strtok>
 8001338:	61b8      	str	r0, [r7, #24]
	while (arg)
 800133a:	e025      	b.n	8001388 <parse_cmd+0xac>
	{
		argc++;
 800133c:	7dfb      	ldrb	r3, [r7, #23]
 800133e:	3301      	adds	r3, #1
 8001340:	75fb      	strb	r3, [r7, #23]
		len = sizeof (argv);
 8001342:	2304      	movs	r3, #4
 8001344:	73fb      	strb	r3, [r7, #15]
		if(argc == 1)
 8001346:	7dfb      	ldrb	r3, [r7, #23]
 8001348:	2b01      	cmp	r3, #1
 800134a:	d106      	bne.n	800135a <parse_cmd+0x7e>
				argv = malloc(len);
 800134c:	7bfb      	ldrb	r3, [r7, #15]
 800134e:	4618      	mov	r0, r3
 8001350:	f007 fcc6 	bl	8008ce0 <malloc>
 8001354:	4603      	mov	r3, r0
 8001356:	61fb      	str	r3, [r7, #28]
 8001358:	e008      	b.n	800136c <parse_cmd+0x90>
		else
				argv = realloc(argv, argc * len);
 800135a:	7dfb      	ldrb	r3, [r7, #23]
 800135c:	7bfa      	ldrb	r2, [r7, #15]
 800135e:	fb02 f303 	mul.w	r3, r2, r3
 8001362:	4619      	mov	r1, r3
 8001364:	69f8      	ldr	r0, [r7, #28]
 8001366:	f008 f9c1 	bl	80096ec <realloc>
 800136a:	61f8      	str	r0, [r7, #28]

		argv[argc-1] = arg;
 800136c:	7dfa      	ldrb	r2, [r7, #23]
 800136e:	f06f 4340 	mvn.w	r3, #3221225472	; 0xc0000000
 8001372:	4413      	add	r3, r2
 8001374:	009b      	lsls	r3, r3, #2
 8001376:	69fa      	ldr	r2, [r7, #28]
 8001378:	4413      	add	r3, r2
 800137a:	69ba      	ldr	r2, [r7, #24]
 800137c:	601a      	str	r2, [r3, #0]
		arg = strtok(NULL, DELIMETER);
 800137e:	491b      	ldr	r1, [pc, #108]	; (80013ec <parse_cmd+0x110>)
 8001380:	2000      	movs	r0, #0
 8001382:	f008 fa07 	bl	8009794 <strtok>
 8001386:	61b8      	str	r0, [r7, #24]
	while (arg)
 8001388:	69bb      	ldr	r3, [r7, #24]
 800138a:	2b00      	cmp	r3, #0
 800138c:	d1d6      	bne.n	800133c <parse_cmd+0x60>
	}

	if (argc)
 800138e:	7dfb      	ldrb	r3, [r7, #23]
 8001390:	2b00      	cmp	r3, #0
 8001392:	d01d      	beq.n	80013d0 <parse_cmd+0xf4>
	{
		const Command_t *p;

		for(p = cmd_list; p->cmd; p++)
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	613b      	str	r3, [r7, #16]
 8001398:	e016      	b.n	80013c8 <parse_cmd+0xec>
		{
			if(strcmp(p->cmd, argv[0]) == 0)
 800139a:	693b      	ldr	r3, [r7, #16]
 800139c:	681a      	ldr	r2, [r3, #0]
 800139e:	69fb      	ldr	r3, [r7, #28]
 80013a0:	681b      	ldr	r3, [r3, #0]
 80013a2:	4619      	mov	r1, r3
 80013a4:	4610      	mov	r0, r2
 80013a6:	f7fe ff4b 	bl	8000240 <strcmp>
 80013aa:	4603      	mov	r3, r0
 80013ac:	2b00      	cmp	r3, #0
 80013ae:	d108      	bne.n	80013c2 <parse_cmd+0xe6>
			{
				retval = (p->fn(argc, argv)); // Execute func
 80013b0:	693b      	ldr	r3, [r7, #16]
 80013b2:	689b      	ldr	r3, [r3, #8]
 80013b4:	7dfa      	ldrb	r2, [r7, #23]
 80013b6:	69f9      	ldr	r1, [r7, #28]
 80013b8:	4610      	mov	r0, r2
 80013ba:	4798      	blx	r3
 80013bc:	4603      	mov	r3, r0
 80013be:	75bb      	strb	r3, [r7, #22]
				break;
 80013c0:	e006      	b.n	80013d0 <parse_cmd+0xf4>
		for(p = cmd_list; p->cmd; p++)
 80013c2:	693b      	ldr	r3, [r7, #16]
 80013c4:	330c      	adds	r3, #12
 80013c6:	613b      	str	r3, [r7, #16]
 80013c8:	693b      	ldr	r3, [r7, #16]
 80013ca:	681b      	ldr	r3, [r3, #0]
 80013cc:	2b00      	cmp	r3, #0
 80013ce:	d1e4      	bne.n	800139a <parse_cmd+0xbe>
			}
		}
	}

	// command not found
	if(argv)
 80013d0:	69fb      	ldr	r3, [r7, #28]
 80013d2:	2b00      	cmp	r3, #0
 80013d4:	d002      	beq.n	80013dc <parse_cmd+0x100>
		free(argv);
 80013d6:	69f8      	ldr	r0, [r7, #28]
 80013d8:	f007 fc8a 	bl	8008cf0 <free>

	free(s);
 80013dc:	68b8      	ldr	r0, [r7, #8]
 80013de:	f007 fc87 	bl	8008cf0 <free>

	return retval;
 80013e2:	7dbb      	ldrb	r3, [r7, #22]
}
 80013e4:	4618      	mov	r0, r3
 80013e6:	3720      	adds	r7, #32
 80013e8:	46bd      	mov	sp, r7
 80013ea:	bd80      	pop	{r7, pc}
 80013ec:	0800ba68 	.word	0x0800ba68

080013f0 <qtr_init>:
@brief 	Starts storing QTR sensor values
@param	none
@retval	none
******************************************************************************/
void qtr_init(void)
{
 80013f0:	b580      	push	{r7, lr}
 80013f2:	af00      	add	r7, sp, #0
	HAL_ADC_Start_DMA(&ADC_QTR_DMA, qtr_sens, QTR_SENS_NUM);
 80013f4:	2206      	movs	r2, #6
 80013f6:	4903      	ldr	r1, [pc, #12]	; (8001404 <qtr_init+0x14>)
 80013f8:	4803      	ldr	r0, [pc, #12]	; (8001408 <qtr_init+0x18>)
 80013fa:	f001 fca5 	bl	8002d48 <HAL_ADC_Start_DMA>
}
 80013fe:	bf00      	nop
 8001400:	bd80      	pop	{r7, pc}
 8001402:	bf00      	nop
 8001404:	2000048c 	.word	0x2000048c
 8001408:	20000440 	.word	0x20000440

0800140c <qtr_kill>:
@brief 	Stops storing QTR sensor values
@param	none
@retval	none
******************************************************************************/
void qtr_kill(void)
{
 800140c:	b580      	push	{r7, lr}
 800140e:	af00      	add	r7, sp, #0
	HAL_ADC_Stop_DMA(&ADC_QTR_DMA);
 8001410:	4802      	ldr	r0, [pc, #8]	; (800141c <qtr_kill+0x10>)
 8001412:	f001 fd93 	bl	8002f3c <HAL_ADC_Stop_DMA>
}
 8001416:	bf00      	nop
 8001418:	bd80      	pop	{r7, pc}
 800141a:	bf00      	nop
 800141c:	20000440 	.word	0x20000440

08001420 <RFID_RC522_Init>:
#include <stdlib.h>

#include "tim.h"
//SPI_HandleTypeDef SpiHandle = hspi1;

void RFID_RC522_Init(void) {
 8001420:	b580      	push	{r7, lr}
 8001422:	af00      	add	r7, sp, #0

	TM_MFRC522_CS_Write(GPIO_PIN_SET);
 8001424:	2001      	movs	r0, #1
 8001426:	f000 fb69 	bl	8001afc <TM_MFRC522_CS_Write>

	TM_MFRC522_Reset();
 800142a:	f000 f93e 	bl	80016aa <TM_MFRC522_Reset>

	TM_MFRC522_WriteRegister(MFRC522_REG_T_MODE, 0x8D);
 800142e:	218d      	movs	r1, #141	; 0x8d
 8001430:	202a      	movs	r0, #42	; 0x2a
 8001432:	f000 f877 	bl	8001524 <TM_MFRC522_WriteRegister>
	TM_MFRC522_WriteRegister(MFRC522_REG_T_PRESCALER, 0x3E);
 8001436:	213e      	movs	r1, #62	; 0x3e
 8001438:	202b      	movs	r0, #43	; 0x2b
 800143a:	f000 f873 	bl	8001524 <TM_MFRC522_WriteRegister>
	TM_MFRC522_WriteRegister(MFRC522_REG_T_RELOAD_H, 0x03);
 800143e:	2103      	movs	r1, #3
 8001440:	202c      	movs	r0, #44	; 0x2c
 8001442:	f000 f86f 	bl	8001524 <TM_MFRC522_WriteRegister>
	TM_MFRC522_WriteRegister(MFRC522_REG_T_RELOAD_L, 0xE8);
 8001446:	21e8      	movs	r1, #232	; 0xe8
 8001448:	202d      	movs	r0, #45	; 0x2d
 800144a:	f000 f86b 	bl	8001524 <TM_MFRC522_WriteRegister>

	// 48dB gain
	TM_MFRC522_WriteRegister(MFRC522_REG_RF_CFG, 0x70);
 800144e:	2170      	movs	r1, #112	; 0x70
 8001450:	2026      	movs	r0, #38	; 0x26
 8001452:	f000 f867 	bl	8001524 <TM_MFRC522_WriteRegister>

	TM_MFRC522_WriteRegister(MFRC522_REG_TX_AUTO, 0x40);
 8001456:	2140      	movs	r1, #64	; 0x40
 8001458:	2015      	movs	r0, #21
 800145a:	f000 f863 	bl	8001524 <TM_MFRC522_WriteRegister>
	TM_MFRC522_WriteRegister(ModeReg, 0x3D);
 800145e:	213d      	movs	r1, #61	; 0x3d
 8001460:	2011      	movs	r0, #17
 8001462:	f000 f85f 	bl	8001524 <TM_MFRC522_WriteRegister>

	TM_MFRC522_AntennaOn();		//Open the antenna
 8001466:	f000 f90b 	bl	8001680 <TM_MFRC522_AntennaOn>
}
 800146a:	bf00      	nop
 800146c:	bd80      	pop	{r7, pc}
	...

08001470 <read_RFID>:
@brief 	Reads RFID card
@para 	rfid struct
@retval rfid status
******************************************************************************/
uint8_t read_RFID(rfid_t *rfid)
{
 8001470:	b580      	push	{r7, lr}
 8001472:	b084      	sub	sp, #16
 8001474:	af00      	add	r7, sp, #0
 8001476:	6078      	str	r0, [r7, #4]
	// RFID status reading
	uint8_t status = -1;
 8001478:	23ff      	movs	r3, #255	; 0xff
 800147a:	73fb      	strb	r3, [r7, #15]

  	// enable RFID reader
  	RFID_RC522_Init();
 800147c:	f7ff ffd0 	bl	8001420 <RFID_RC522_Init>

	do
	{
		// check if rfid was read
		status = TM_MFRC522_Check(rfid->CardID, &rfid->type);
 8001480:	687a      	ldr	r2, [r7, #4]
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	3304      	adds	r3, #4
 8001486:	4619      	mov	r1, r3
 8001488:	4610      	mov	r0, r2
 800148a:	f000 f821 	bl	80014d0 <TM_MFRC522_Check>
 800148e:	4603      	mov	r3, r0
 8001490:	73fb      	strb	r3, [r7, #15]

		if(status == MI_OK)
 8001492:	7bfb      	ldrb	r3, [r7, #15]
 8001494:	2b00      	cmp	r3, #0
 8001496:	d106      	bne.n	80014a6 <read_RFID+0x36>
			// rfid read
			// converts CardID to an hexadecimal string
			bin_to_strhex((unsigned char *)rfid->CardID, sizeof(rfid->CardID), &rfid->result);
 8001498:	6878      	ldr	r0, [r7, #4]
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	3308      	adds	r3, #8
 800149e:	461a      	mov	r2, r3
 80014a0:	2104      	movs	r1, #4
 80014a2:	f000 fb3d 	bl	8001b20 <bin_to_strhex>

	} while((status != MI_OK) && (num_timeout_2sec < TIMEOUT_2SEC));
 80014a6:	7bfb      	ldrb	r3, [r7, #15]
 80014a8:	2b00      	cmp	r3, #0
 80014aa:	d003      	beq.n	80014b4 <read_RFID+0x44>
 80014ac:	4b07      	ldr	r3, [pc, #28]	; (80014cc <read_RFID+0x5c>)
 80014ae:	781b      	ldrb	r3, [r3, #0]
 80014b0:	2b01      	cmp	r3, #1
 80014b2:	d9e5      	bls.n	8001480 <read_RFID+0x10>

	if(num_timeout_2sec < TIMEOUT_4SEC)
 80014b4:	4b05      	ldr	r3, [pc, #20]	; (80014cc <read_RFID+0x5c>)
 80014b6:	781b      	ldrb	r3, [r3, #0]
 80014b8:	2b02      	cmp	r3, #2
 80014ba:	d801      	bhi.n	80014c0 <read_RFID+0x50>
		return MI_TIMEOUT;
 80014bc:	2303      	movs	r3, #3
 80014be:	e000      	b.n	80014c2 <read_RFID+0x52>

	return status;
 80014c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80014c2:	4618      	mov	r0, r3
 80014c4:	3710      	adds	r7, #16
 80014c6:	46bd      	mov	sp, r7
 80014c8:	bd80      	pop	{r7, pc}
 80014ca:	bf00      	nop
 80014cc:	2000038c 	.word	0x2000038c

080014d0 <TM_MFRC522_Check>:

TM_MFRC522_Status_t TM_MFRC522_Check(uint8_t* id, uint8_t* type) {
 80014d0:	b580      	push	{r7, lr}
 80014d2:	b084      	sub	sp, #16
 80014d4:	af00      	add	r7, sp, #0
 80014d6:	6078      	str	r0, [r7, #4]
 80014d8:	6039      	str	r1, [r7, #0]
	TM_MFRC522_Status_t status;
	//Find cards, return card type

	// REQuest command, Type A. Invites PICCs in state IDLE to go to READY and prepare for anticollision or selection. 7 bit frame.
	status = TM_MFRC522_Request(PICC_REQIDL, id);
 80014da:	6879      	ldr	r1, [r7, #4]
 80014dc:	2026      	movs	r0, #38	; 0x26
 80014de:	f000 f8ef 	bl	80016c0 <TM_MFRC522_Request>
 80014e2:	4603      	mov	r3, r0
 80014e4:	73fb      	strb	r3, [r7, #15]

	if (status == MI_OK) {
 80014e6:	7bfb      	ldrb	r3, [r7, #15]
 80014e8:	2b00      	cmp	r3, #0
 80014ea:	d10a      	bne.n	8001502 <TM_MFRC522_Check+0x32>
		//Card detected
		//Anti-collision, return card serial number 4 bytes
		status = TM_MFRC522_Anticoll(id);
 80014ec:	6878      	ldr	r0, [r7, #4]
 80014ee:	f000 f9fe 	bl	80018ee <TM_MFRC522_Anticoll>
 80014f2:	4603      	mov	r3, r0
 80014f4:	73fb      	strb	r3, [r7, #15]
		//select, return sak and crc
		status = TM_MFRC522_SelectTag(id, type);
 80014f6:	6839      	ldr	r1, [r7, #0]
 80014f8:	6878      	ldr	r0, [r7, #4]
 80014fa:	f000 fa89 	bl	8001a10 <TM_MFRC522_SelectTag>
 80014fe:	4603      	mov	r3, r0
 8001500:	73fb      	strb	r3, [r7, #15]
	}

	TM_MFRC522_Halt();			//Command card into hibernation
 8001502:	f000 fadf 	bl	8001ac4 <TM_MFRC522_Halt>

	return status;
 8001506:	7bfb      	ldrb	r3, [r7, #15]
}
 8001508:	4618      	mov	r0, r3
 800150a:	3710      	adds	r7, #16
 800150c:	46bd      	mov	sp, r7
 800150e:	bd80      	pop	{r7, pc}

08001510 <handleError>:
		}
	}
	return MI_OK;
}

void handleError() {
 8001510:	b580      	push	{r7, lr}
 8001512:	af00      	add	r7, sp, #0
	while(1) {
		//BSP_LED_On(LED_RED);
		HAL_Delay(100);
 8001514:	2064      	movs	r0, #100	; 0x64
 8001516:	f001 fa6d 	bl	80029f4 <HAL_Delay>
		//BSP_LED_Off(LED_RED);
		HAL_Delay(100);
 800151a:	2064      	movs	r0, #100	; 0x64
 800151c:	f001 fa6a 	bl	80029f4 <HAL_Delay>
		HAL_Delay(100);
 8001520:	e7f8      	b.n	8001514 <handleError+0x4>
	...

08001524 <TM_MFRC522_WriteRegister>:
	}
}

void TM_MFRC522_WriteRegister(uint8_t addr, uint8_t val) {
 8001524:	b580      	push	{r7, lr}
 8001526:	b084      	sub	sp, #16
 8001528:	af00      	add	r7, sp, #0
 800152a:	4603      	mov	r3, r0
 800152c:	460a      	mov	r2, r1
 800152e:	71fb      	strb	r3, [r7, #7]
 8001530:	4613      	mov	r3, r2
 8001532:	71bb      	strb	r3, [r7, #6]
	//CS low
	TM_MFRC522_CS_Write(GPIO_PIN_RESET);
 8001534:	2000      	movs	r0, #0
 8001536:	f000 fae1 	bl	8001afc <TM_MFRC522_CS_Write>

	HAL_StatusTypeDef transmitStatus;
	
	//Send address ## HAL_MAX_DELAY --> infinite poll until process is successful
	addr = (addr << 1) & 0x7E;
 800153a:	79fb      	ldrb	r3, [r7, #7]
 800153c:	005b      	lsls	r3, r3, #1
 800153e:	b2db      	uxtb	r3, r3
 8001540:	f003 037e 	and.w	r3, r3, #126	; 0x7e
 8001544:	b2db      	uxtb	r3, r3
 8001546:	71fb      	strb	r3, [r7, #7]

	transmitStatus = HAL_SPI_Transmit(&hspi3, &addr, 1, HAL_MAX_DELAY);
 8001548:	1df9      	adds	r1, r7, #7
 800154a:	f04f 33ff 	mov.w	r3, #4294967295
 800154e:	2201      	movs	r2, #1
 8001550:	480f      	ldr	r0, [pc, #60]	; (8001590 <TM_MFRC522_WriteRegister+0x6c>)
 8001552:	f004 f8c4 	bl	80056de <HAL_SPI_Transmit>
 8001556:	4603      	mov	r3, r0
 8001558:	73fb      	strb	r3, [r7, #15]
	if (transmitStatus != HAL_SPI_ERROR_NONE) {
 800155a:	7bfb      	ldrb	r3, [r7, #15]
 800155c:	2b00      	cmp	r3, #0
 800155e:	d001      	beq.n	8001564 <TM_MFRC522_WriteRegister+0x40>
		handleError();
 8001560:	f7ff ffd6 	bl	8001510 <handleError>
	}
	//Send data
	transmitStatus = HAL_SPI_Transmit(&hspi3, &val, 1, HAL_MAX_DELAY);
 8001564:	1db9      	adds	r1, r7, #6
 8001566:	f04f 33ff 	mov.w	r3, #4294967295
 800156a:	2201      	movs	r2, #1
 800156c:	4808      	ldr	r0, [pc, #32]	; (8001590 <TM_MFRC522_WriteRegister+0x6c>)
 800156e:	f004 f8b6 	bl	80056de <HAL_SPI_Transmit>
 8001572:	4603      	mov	r3, r0
 8001574:	73fb      	strb	r3, [r7, #15]
	if (transmitStatus != HAL_SPI_ERROR_NONE) {
 8001576:	7bfb      	ldrb	r3, [r7, #15]
 8001578:	2b00      	cmp	r3, #0
 800157a:	d001      	beq.n	8001580 <TM_MFRC522_WriteRegister+0x5c>
		handleError();
 800157c:	f7ff ffc8 	bl	8001510 <handleError>
	}

	//CS high
	TM_MFRC522_CS_Write(GPIO_PIN_SET);
 8001580:	2001      	movs	r0, #1
 8001582:	f000 fabb 	bl	8001afc <TM_MFRC522_CS_Write>
}
 8001586:	bf00      	nop
 8001588:	3710      	adds	r7, #16
 800158a:	46bd      	mov	sp, r7
 800158c:	bd80      	pop	{r7, pc}
 800158e:	bf00      	nop
 8001590:	200004a4 	.word	0x200004a4

08001594 <TM_MFRC522_ReadRegister>:

uint8_t TM_MFRC522_ReadRegister(uint8_t addr) {
 8001594:	b580      	push	{r7, lr}
 8001596:	b086      	sub	sp, #24
 8001598:	af02      	add	r7, sp, #8
 800159a:	4603      	mov	r3, r0
 800159c:	71fb      	strb	r3, [r7, #7]
	uint8_t val = 0x00;
 800159e:	2300      	movs	r3, #0
 80015a0:	73bb      	strb	r3, [r7, #14]
//	uint8_t retval = 0x00;
	//CS low
	TM_MFRC522_CS_Write(GPIO_PIN_RESET);
 80015a2:	2000      	movs	r0, #0
 80015a4:	f000 faaa 	bl	8001afc <TM_MFRC522_CS_Write>

	HAL_StatusTypeDef transmitStatus;
	addr = (addr << 1) | 0x80;
 80015a8:	79fb      	ldrb	r3, [r7, #7]
 80015aa:	005b      	lsls	r3, r3, #1
 80015ac:	b25b      	sxtb	r3, r3
 80015ae:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80015b2:	b25b      	sxtb	r3, r3
 80015b4:	b2db      	uxtb	r3, r3
 80015b6:	71fb      	strb	r3, [r7, #7]

	transmitStatus = HAL_SPI_Transmit(&hspi3, &addr, 1, HAL_MAX_DELAY);
 80015b8:	1df9      	adds	r1, r7, #7
 80015ba:	f04f 33ff 	mov.w	r3, #4294967295
 80015be:	2201      	movs	r2, #1
 80015c0:	4812      	ldr	r0, [pc, #72]	; (800160c <TM_MFRC522_ReadRegister+0x78>)
 80015c2:	f004 f88c 	bl	80056de <HAL_SPI_Transmit>
 80015c6:	4603      	mov	r3, r0
 80015c8:	73fb      	strb	r3, [r7, #15]
	if (transmitStatus != HAL_SPI_ERROR_NONE) {
 80015ca:	7bfb      	ldrb	r3, [r7, #15]
 80015cc:	2b00      	cmp	r3, #0
 80015ce:	d001      	beq.n	80015d4 <TM_MFRC522_ReadRegister+0x40>
		handleError();
 80015d0:	f7ff ff9e 	bl	8001510 <handleError>
	}

	uint8_t dummy = MFRC522_DUMMY;
 80015d4:	2300      	movs	r3, #0
 80015d6:	737b      	strb	r3, [r7, #13]
	transmitStatus = HAL_SPI_TransmitReceive(&hspi3, &dummy, &val, 1, HAL_MAX_DELAY);
 80015d8:	f107 020e 	add.w	r2, r7, #14
 80015dc:	f107 010d 	add.w	r1, r7, #13
 80015e0:	f04f 33ff 	mov.w	r3, #4294967295
 80015e4:	9300      	str	r3, [sp, #0]
 80015e6:	2301      	movs	r3, #1
 80015e8:	4808      	ldr	r0, [pc, #32]	; (800160c <TM_MFRC522_ReadRegister+0x78>)
 80015ea:	f004 f9e6 	bl	80059ba <HAL_SPI_TransmitReceive>
 80015ee:	4603      	mov	r3, r0
 80015f0:	73fb      	strb	r3, [r7, #15]
	if (transmitStatus != HAL_SPI_ERROR_NONE) {
 80015f2:	7bfb      	ldrb	r3, [r7, #15]
 80015f4:	2b00      	cmp	r3, #0
 80015f6:	d001      	beq.n	80015fc <TM_MFRC522_ReadRegister+0x68>
		handleError();
 80015f8:	f7ff ff8a 	bl	8001510 <handleError>
	}

	//CS high
	TM_MFRC522_CS_Write(GPIO_PIN_SET);
 80015fc:	2001      	movs	r0, #1
 80015fe:	f000 fa7d 	bl	8001afc <TM_MFRC522_CS_Write>

	return val;
 8001602:	7bbb      	ldrb	r3, [r7, #14]
}
 8001604:	4618      	mov	r0, r3
 8001606:	3710      	adds	r7, #16
 8001608:	46bd      	mov	sp, r7
 800160a:	bd80      	pop	{r7, pc}
 800160c:	200004a4 	.word	0x200004a4

08001610 <TM_MFRC522_SetBitMask>:

void TM_MFRC522_SetBitMask(uint8_t reg, uint8_t mask) {
 8001610:	b580      	push	{r7, lr}
 8001612:	b082      	sub	sp, #8
 8001614:	af00      	add	r7, sp, #0
 8001616:	4603      	mov	r3, r0
 8001618:	460a      	mov	r2, r1
 800161a:	71fb      	strb	r3, [r7, #7]
 800161c:	4613      	mov	r3, r2
 800161e:	71bb      	strb	r3, [r7, #6]
	TM_MFRC522_WriteRegister(reg, TM_MFRC522_ReadRegister(reg) | mask);
 8001620:	79fb      	ldrb	r3, [r7, #7]
 8001622:	4618      	mov	r0, r3
 8001624:	f7ff ffb6 	bl	8001594 <TM_MFRC522_ReadRegister>
 8001628:	4603      	mov	r3, r0
 800162a:	461a      	mov	r2, r3
 800162c:	79bb      	ldrb	r3, [r7, #6]
 800162e:	4313      	orrs	r3, r2
 8001630:	b2da      	uxtb	r2, r3
 8001632:	79fb      	ldrb	r3, [r7, #7]
 8001634:	4611      	mov	r1, r2
 8001636:	4618      	mov	r0, r3
 8001638:	f7ff ff74 	bl	8001524 <TM_MFRC522_WriteRegister>
}
 800163c:	bf00      	nop
 800163e:	3708      	adds	r7, #8
 8001640:	46bd      	mov	sp, r7
 8001642:	bd80      	pop	{r7, pc}

08001644 <TM_MFRC522_ClearBitMask>:

void TM_MFRC522_ClearBitMask(uint8_t reg, uint8_t mask){
 8001644:	b580      	push	{r7, lr}
 8001646:	b082      	sub	sp, #8
 8001648:	af00      	add	r7, sp, #0
 800164a:	4603      	mov	r3, r0
 800164c:	460a      	mov	r2, r1
 800164e:	71fb      	strb	r3, [r7, #7]
 8001650:	4613      	mov	r3, r2
 8001652:	71bb      	strb	r3, [r7, #6]
	TM_MFRC522_WriteRegister(reg, TM_MFRC522_ReadRegister(reg) & (~mask));
 8001654:	79fb      	ldrb	r3, [r7, #7]
 8001656:	4618      	mov	r0, r3
 8001658:	f7ff ff9c 	bl	8001594 <TM_MFRC522_ReadRegister>
 800165c:	4603      	mov	r3, r0
 800165e:	b25a      	sxtb	r2, r3
 8001660:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8001664:	43db      	mvns	r3, r3
 8001666:	b25b      	sxtb	r3, r3
 8001668:	4013      	ands	r3, r2
 800166a:	b25b      	sxtb	r3, r3
 800166c:	b2da      	uxtb	r2, r3
 800166e:	79fb      	ldrb	r3, [r7, #7]
 8001670:	4611      	mov	r1, r2
 8001672:	4618      	mov	r0, r3
 8001674:	f7ff ff56 	bl	8001524 <TM_MFRC522_WriteRegister>
}
 8001678:	bf00      	nop
 800167a:	3708      	adds	r7, #8
 800167c:	46bd      	mov	sp, r7
 800167e:	bd80      	pop	{r7, pc}

08001680 <TM_MFRC522_AntennaOn>:

void TM_MFRC522_AntennaOn(void) {
 8001680:	b580      	push	{r7, lr}
 8001682:	b082      	sub	sp, #8
 8001684:	af00      	add	r7, sp, #0
	uint8_t temp;

	temp = TM_MFRC522_ReadRegister(MFRC522_REG_TX_CONTROL);
 8001686:	2014      	movs	r0, #20
 8001688:	f7ff ff84 	bl	8001594 <TM_MFRC522_ReadRegister>
 800168c:	4603      	mov	r3, r0
 800168e:	71fb      	strb	r3, [r7, #7]
	if (!(temp & 0x03)) {
 8001690:	79fb      	ldrb	r3, [r7, #7]
 8001692:	f003 0303 	and.w	r3, r3, #3
 8001696:	2b00      	cmp	r3, #0
 8001698:	d103      	bne.n	80016a2 <TM_MFRC522_AntennaOn+0x22>
		TM_MFRC522_SetBitMask(MFRC522_REG_TX_CONTROL, 0x03);
 800169a:	2103      	movs	r1, #3
 800169c:	2014      	movs	r0, #20
 800169e:	f7ff ffb7 	bl	8001610 <TM_MFRC522_SetBitMask>
	}
}
 80016a2:	bf00      	nop
 80016a4:	3708      	adds	r7, #8
 80016a6:	46bd      	mov	sp, r7
 80016a8:	bd80      	pop	{r7, pc}

080016aa <TM_MFRC522_Reset>:

void TM_MFRC522_AntennaOff(void) {
	TM_MFRC522_ClearBitMask(MFRC522_REG_TX_CONTROL, 0x03);
}

void TM_MFRC522_Reset(void) {
 80016aa:	b580      	push	{r7, lr}
 80016ac:	af00      	add	r7, sp, #0
	TM_MFRC522_WriteRegister(MFRC522_REG_COMMAND, PCD_RESETPHASE);
 80016ae:	210f      	movs	r1, #15
 80016b0:	2001      	movs	r0, #1
 80016b2:	f7ff ff37 	bl	8001524 <TM_MFRC522_WriteRegister>
	HAL_Delay(50);
 80016b6:	2032      	movs	r0, #50	; 0x32
 80016b8:	f001 f99c 	bl	80029f4 <HAL_Delay>
}
 80016bc:	bf00      	nop
 80016be:	bd80      	pop	{r7, pc}

080016c0 <TM_MFRC522_Request>:

TM_MFRC522_Status_t TM_MFRC522_Request(uint8_t reqMode, uint8_t* TagType) {
 80016c0:	b580      	push	{r7, lr}
 80016c2:	b086      	sub	sp, #24
 80016c4:	af02      	add	r7, sp, #8
 80016c6:	4603      	mov	r3, r0
 80016c8:	6039      	str	r1, [r7, #0]
 80016ca:	71fb      	strb	r3, [r7, #7]
	TM_MFRC522_Status_t status;
	uint16_t backBits;			//The received data bits

	TM_MFRC522_WriteRegister(MFRC522_REG_BIT_FRAMING, 0x07);		//TxLastBists = BitFramingReg[2..0]	???
 80016cc:	2107      	movs	r1, #7
 80016ce:	200d      	movs	r0, #13
 80016d0:	f7ff ff28 	bl	8001524 <TM_MFRC522_WriteRegister>

	TagType[0] = reqMode;
 80016d4:	683b      	ldr	r3, [r7, #0]
 80016d6:	79fa      	ldrb	r2, [r7, #7]
 80016d8:	701a      	strb	r2, [r3, #0]
	status = TM_MFRC522_ToCard(PCD_TRANSCEIVE, TagType, 1, TagType, &backBits);
 80016da:	f107 030c 	add.w	r3, r7, #12
 80016de:	9300      	str	r3, [sp, #0]
 80016e0:	683b      	ldr	r3, [r7, #0]
 80016e2:	2201      	movs	r2, #1
 80016e4:	6839      	ldr	r1, [r7, #0]
 80016e6:	200c      	movs	r0, #12
 80016e8:	f000 f80f 	bl	800170a <TM_MFRC522_ToCard>
 80016ec:	4603      	mov	r3, r0
 80016ee:	73fb      	strb	r3, [r7, #15]

	if (status == MI_OK && backBits != 0x10) {
 80016f0:	7bfb      	ldrb	r3, [r7, #15]
 80016f2:	2b00      	cmp	r3, #0
 80016f4:	d104      	bne.n	8001700 <TM_MFRC522_Request+0x40>
 80016f6:	89bb      	ldrh	r3, [r7, #12]
 80016f8:	2b10      	cmp	r3, #16
 80016fa:	d001      	beq.n	8001700 <TM_MFRC522_Request+0x40>
		status = MI_ERR;
 80016fc:	2302      	movs	r3, #2
 80016fe:	73fb      	strb	r3, [r7, #15]
	}
	return status;
 8001700:	7bfb      	ldrb	r3, [r7, #15]
}
 8001702:	4618      	mov	r0, r3
 8001704:	3710      	adds	r7, #16
 8001706:	46bd      	mov	sp, r7
 8001708:	bd80      	pop	{r7, pc}

0800170a <TM_MFRC522_ToCard>:
TM_MFRC522_Status_t TM_MFRC522_ToCard(uint8_t command, // the command to execute - one of the PCD_Command enums
										uint8_t* sendData, // pointer to the data to transfer to the FIFO
										uint8_t sendLen, // number of bytes to transfer to the FIFO
										uint8_t* backData, // NULL or pointer to buffer if data should be read back after executing the command
										uint16_t* backLen // in: max number of bytes to write to *backData, out: the number of bytes returned
									) {
 800170a:	b590      	push	{r4, r7, lr}
 800170c:	b087      	sub	sp, #28
 800170e:	af00      	add	r7, sp, #0
 8001710:	60b9      	str	r1, [r7, #8]
 8001712:	607b      	str	r3, [r7, #4]
 8001714:	4603      	mov	r3, r0
 8001716:	73fb      	strb	r3, [r7, #15]
 8001718:	4613      	mov	r3, r2
 800171a:	73bb      	strb	r3, [r7, #14]
	TM_MFRC522_Status_t status = MI_ERR;
 800171c:	2302      	movs	r3, #2
 800171e:	75fb      	strb	r3, [r7, #23]
	uint8_t irqEn = 0x00;
 8001720:	2300      	movs	r3, #0
 8001722:	75bb      	strb	r3, [r7, #22]
	uint8_t waitIRq = 0x00;
 8001724:	2300      	movs	r3, #0
 8001726:	757b      	strb	r3, [r7, #21]
	uint8_t lastBits;
	uint8_t n;
	uint16_t i;

	switch (command) {
 8001728:	7bfb      	ldrb	r3, [r7, #15]
 800172a:	2b0c      	cmp	r3, #12
 800172c:	d006      	beq.n	800173c <TM_MFRC522_ToCard+0x32>
 800172e:	2b0e      	cmp	r3, #14
 8001730:	d109      	bne.n	8001746 <TM_MFRC522_ToCard+0x3c>
		case PCD_AUTHENT: {
			irqEn = 0x12;
 8001732:	2312      	movs	r3, #18
 8001734:	75bb      	strb	r3, [r7, #22]
			waitIRq = 0x10; // bit 4
 8001736:	2310      	movs	r3, #16
 8001738:	757b      	strb	r3, [r7, #21]
			break;
 800173a:	e005      	b.n	8001748 <TM_MFRC522_ToCard+0x3e>
		}
		case PCD_TRANSCEIVE: {
			irqEn = 0x77; //
 800173c:	2377      	movs	r3, #119	; 0x77
 800173e:	75bb      	strb	r3, [r7, #22]
			waitIRq = 0x30; // bit 4 IdleIRq, 5 RxIRq
 8001740:	2330      	movs	r3, #48	; 0x30
 8001742:	757b      	strb	r3, [r7, #21]
			break;
 8001744:	e000      	b.n	8001748 <TM_MFRC522_ToCard+0x3e>
		}
		default:
			break;
 8001746:	bf00      	nop
	}

	TM_MFRC522_WriteRegister(MFRC522_REG_COMM_IE_N, irqEn | 0x80);
 8001748:	7dbb      	ldrb	r3, [r7, #22]
 800174a:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800174e:	b2db      	uxtb	r3, r3
 8001750:	4619      	mov	r1, r3
 8001752:	2002      	movs	r0, #2
 8001754:	f7ff fee6 	bl	8001524 <TM_MFRC522_WriteRegister>

	TM_MFRC522_WriteRegister(MFRC522_REG_COMMAND, PCD_IDLE); // Stop any active command.
 8001758:	2100      	movs	r1, #0
 800175a:	2001      	movs	r0, #1
 800175c:	f7ff fee2 	bl	8001524 <TM_MFRC522_WriteRegister>

	TM_MFRC522_ClearBitMask(MFRC522_REG_COLL, 0x80); // clear collision register
 8001760:	2180      	movs	r1, #128	; 0x80
 8001762:	200e      	movs	r0, #14
 8001764:	f7ff ff6e 	bl	8001644 <TM_MFRC522_ClearBitMask>

	//TM_MFRC522_ClearBitMask(MFRC522_REG_COMM_IRQ, 0x80); // Clear all seven interrupt request bits
	TM_MFRC522_WriteRegister(MFRC522_REG_COMM_IRQ, 0x7F); // Clear all seven interrupt request bits via ComIrqReg[7] - Set1, when 0, clear interrupts
 8001768:	217f      	movs	r1, #127	; 0x7f
 800176a:	2004      	movs	r0, #4
 800176c:	f7ff feda 	bl	8001524 <TM_MFRC522_WriteRegister>
	TM_MFRC522_SetBitMask(MFRC522_REG_FIFO_LEVEL, 0x80); // FlushBuffer = 1, FIFO initialization
 8001770:	2180      	movs	r1, #128	; 0x80
 8001772:	200a      	movs	r0, #10
 8001774:	f7ff ff4c 	bl	8001610 <TM_MFRC522_SetBitMask>
	//TM_MFRC522_WriteRegister(MFRC522_REG_BIT_FRAMING, 0x00); // make sure to clear bit adjustments (should be calculated though, missing some parameters)

	//Writing data to the FIFO
	for (i = 0; i < sendLen; i++) {
 8001778:	2300      	movs	r3, #0
 800177a:	827b      	strh	r3, [r7, #18]
 800177c:	e00a      	b.n	8001794 <TM_MFRC522_ToCard+0x8a>
		TM_MFRC522_WriteRegister(MFRC522_REG_FIFO_DATA, sendData[i]);
 800177e:	8a7b      	ldrh	r3, [r7, #18]
 8001780:	68ba      	ldr	r2, [r7, #8]
 8001782:	4413      	add	r3, r2
 8001784:	781b      	ldrb	r3, [r3, #0]
 8001786:	4619      	mov	r1, r3
 8001788:	2009      	movs	r0, #9
 800178a:	f7ff fecb 	bl	8001524 <TM_MFRC522_WriteRegister>
	for (i = 0; i < sendLen; i++) {
 800178e:	8a7b      	ldrh	r3, [r7, #18]
 8001790:	3301      	adds	r3, #1
 8001792:	827b      	strh	r3, [r7, #18]
 8001794:	7bbb      	ldrb	r3, [r7, #14]
 8001796:	b29b      	uxth	r3, r3
 8001798:	8a7a      	ldrh	r2, [r7, #18]
 800179a:	429a      	cmp	r2, r3
 800179c:	d3ef      	bcc.n	800177e <TM_MFRC522_ToCard+0x74>
	}

	//Execute the command
	TM_MFRC522_WriteRegister(MFRC522_REG_COMMAND, command);
 800179e:	7bfb      	ldrb	r3, [r7, #15]
 80017a0:	4619      	mov	r1, r3
 80017a2:	2001      	movs	r0, #1
 80017a4:	f7ff febe 	bl	8001524 <TM_MFRC522_WriteRegister>
	if (command == PCD_TRANSCEIVE) {
 80017a8:	7bfb      	ldrb	r3, [r7, #15]
 80017aa:	2b0c      	cmp	r3, #12
 80017ac:	d103      	bne.n	80017b6 <TM_MFRC522_ToCard+0xac>
		TM_MFRC522_SetBitMask(MFRC522_REG_BIT_FRAMING, 0x80);		//StartSend=1,transmission of data starts
 80017ae:	2180      	movs	r1, #128	; 0x80
 80017b0:	200d      	movs	r0, #13
 80017b2:	f7ff ff2d 	bl	8001610 <TM_MFRC522_SetBitMask>
	}

	//Waiting to receive data to complete
	i = 36000;	//i according to the clock frequency adjustment, the operator M1 card maximum waiting time 25ms???
 80017b6:	f648 43a0 	movw	r3, #36000	; 0x8ca0
 80017ba:	827b      	strh	r3, [r7, #18]
	do {
		//CommIrqReg[7..0]
		//Set1 TxIRq RxIRq IdleIRq HiAlerIRq LoAlertIRq ErrIRq TimerIRq
		n = TM_MFRC522_ReadRegister(MFRC522_REG_COMM_IRQ);
 80017bc:	2004      	movs	r0, #4
 80017be:	f7ff fee9 	bl	8001594 <TM_MFRC522_ReadRegister>
 80017c2:	4603      	mov	r3, r0
 80017c4:	753b      	strb	r3, [r7, #20]
		i--;
 80017c6:	8a7b      	ldrh	r3, [r7, #18]
 80017c8:	3b01      	subs	r3, #1
 80017ca:	827b      	strh	r3, [r7, #18]
	} while ((i!=0) // i=0 is timeout
				&& !(n&0x01) // timer interrupt - nothing received in 25ms
				&& !(n&waitIRq) // one of the interrupts that signal success has been sent
			);
 80017cc:	8a7b      	ldrh	r3, [r7, #18]
 80017ce:	2b00      	cmp	r3, #0
 80017d0:	d00a      	beq.n	80017e8 <TM_MFRC522_ToCard+0xde>
				&& !(n&0x01) // timer interrupt - nothing received in 25ms
 80017d2:	7d3b      	ldrb	r3, [r7, #20]
 80017d4:	f003 0301 	and.w	r3, r3, #1
 80017d8:	2b00      	cmp	r3, #0
 80017da:	d105      	bne.n	80017e8 <TM_MFRC522_ToCard+0xde>
				&& !(n&waitIRq) // one of the interrupts that signal success has been sent
 80017dc:	7d3a      	ldrb	r2, [r7, #20]
 80017de:	7d7b      	ldrb	r3, [r7, #21]
 80017e0:	4013      	ands	r3, r2
 80017e2:	b2db      	uxtb	r3, r3
 80017e4:	2b00      	cmp	r3, #0
 80017e6:	d0e9      	beq.n	80017bc <TM_MFRC522_ToCard+0xb2>

	TM_MFRC522_ClearBitMask(MFRC522_REG_BIT_FRAMING, 0x80);			//StartSend=0
 80017e8:	2180      	movs	r1, #128	; 0x80
 80017ea:	200d      	movs	r0, #13
 80017ec:	f7ff ff2a 	bl	8001644 <TM_MFRC522_ClearBitMask>

	uint8_t errorRegValue = 0x00;
 80017f0:	2300      	movs	r3, #0
 80017f2:	747b      	strb	r3, [r7, #17]
	errorRegValue = TM_MFRC522_ReadRegister(MFRC522_REG_ERROR);
 80017f4:	2006      	movs	r0, #6
 80017f6:	f7ff fecd 	bl	8001594 <TM_MFRC522_ReadRegister>
 80017fa:	4603      	mov	r3, r0
 80017fc:	747b      	strb	r3, [r7, #17]
	if (errorRegValue & 0x13) {	 // BufferOvfl ParityErr ProtocolErr	
 80017fe:	7c7b      	ldrb	r3, [r7, #17]
 8001800:	f003 0313 	and.w	r3, r3, #19
 8001804:	2b00      	cmp	r3, #0
 8001806:	d003      	beq.n	8001810 <TM_MFRC522_ToCard+0x106>
		status = MI_ERR;
 8001808:	2302      	movs	r3, #2
 800180a:	75fb      	strb	r3, [r7, #23]
		return status;
 800180c:	7dfb      	ldrb	r3, [r7, #23]
 800180e:	e06a      	b.n	80018e6 <TM_MFRC522_ToCard+0x1dc>
	}

	if (i == 0) {
 8001810:	8a7b      	ldrh	r3, [r7, #18]
 8001812:	2b00      	cmp	r3, #0
 8001814:	d101      	bne.n	800181a <TM_MFRC522_ToCard+0x110>
		return MI_TIMEOUT;
 8001816:	2303      	movs	r3, #3
 8001818:	e065      	b.n	80018e6 <TM_MFRC522_ToCard+0x1dc>
	}

	if (n & 0x01 && !(n&waitIRq)) {
 800181a:	7d3b      	ldrb	r3, [r7, #20]
 800181c:	f003 0301 	and.w	r3, r3, #1
 8001820:	2b00      	cmp	r3, #0
 8001822:	d007      	beq.n	8001834 <TM_MFRC522_ToCard+0x12a>
 8001824:	7d3a      	ldrb	r2, [r7, #20]
 8001826:	7d7b      	ldrb	r3, [r7, #21]
 8001828:	4013      	ands	r3, r2
 800182a:	b2db      	uxtb	r3, r3
 800182c:	2b00      	cmp	r3, #0
 800182e:	d101      	bne.n	8001834 <TM_MFRC522_ToCard+0x12a>
		return MI_TIMEOUT;
 8001830:	2303      	movs	r3, #3
 8001832:	e058      	b.n	80018e6 <TM_MFRC522_ToCard+0x1dc>
	}

	if (i != 0)  {
 8001834:	8a7b      	ldrh	r3, [r7, #18]
 8001836:	2b00      	cmp	r3, #0
 8001838:	d04d      	beq.n	80018d6 <TM_MFRC522_ToCard+0x1cc>
		if (!(TM_MFRC522_ReadRegister(MFRC522_REG_ERROR) & 0x1B)) {
 800183a:	2006      	movs	r0, #6
 800183c:	f7ff feaa 	bl	8001594 <TM_MFRC522_ReadRegister>
 8001840:	4603      	mov	r3, r0
 8001842:	f003 031b 	and.w	r3, r3, #27
 8001846:	2b00      	cmp	r3, #0
 8001848:	d143      	bne.n	80018d2 <TM_MFRC522_ToCard+0x1c8>


			status = MI_OK;
 800184a:	2300      	movs	r3, #0
 800184c:	75fb      	strb	r3, [r7, #23]

			if (command == PCD_TRANSCEIVE) {
 800184e:	7bfb      	ldrb	r3, [r7, #15]
 8001850:	2b0c      	cmp	r3, #12
 8001852:	d140      	bne.n	80018d6 <TM_MFRC522_ToCard+0x1cc>
				n = TM_MFRC522_ReadRegister(MFRC522_REG_FIFO_LEVEL);
 8001854:	200a      	movs	r0, #10
 8001856:	f7ff fe9d 	bl	8001594 <TM_MFRC522_ReadRegister>
 800185a:	4603      	mov	r3, r0
 800185c:	753b      	strb	r3, [r7, #20]
				lastBits = TM_MFRC522_ReadRegister(MFRC522_REG_CONTROL) & 0x07;
 800185e:	200c      	movs	r0, #12
 8001860:	f7ff fe98 	bl	8001594 <TM_MFRC522_ReadRegister>
 8001864:	4603      	mov	r3, r0
 8001866:	f003 0307 	and.w	r3, r3, #7
 800186a:	743b      	strb	r3, [r7, #16]

				if (n == 0) {
 800186c:	7d3b      	ldrb	r3, [r7, #20]
 800186e:	2b00      	cmp	r3, #0
 8001870:	d101      	bne.n	8001876 <TM_MFRC522_ToCard+0x16c>
					n = 1;
 8001872:	2301      	movs	r3, #1
 8001874:	753b      	strb	r3, [r7, #20]
				}

				if (lastBits) {
 8001876:	7c3b      	ldrb	r3, [r7, #16]
 8001878:	2b00      	cmp	r3, #0
 800187a:	d00b      	beq.n	8001894 <TM_MFRC522_ToCard+0x18a>
					*backLen = (n - 1) * 8 + lastBits;
 800187c:	7d3b      	ldrb	r3, [r7, #20]
 800187e:	3b01      	subs	r3, #1
 8001880:	b29b      	uxth	r3, r3
 8001882:	00db      	lsls	r3, r3, #3
 8001884:	b29a      	uxth	r2, r3
 8001886:	7c3b      	ldrb	r3, [r7, #16]
 8001888:	b29b      	uxth	r3, r3
 800188a:	4413      	add	r3, r2
 800188c:	b29a      	uxth	r2, r3
 800188e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001890:	801a      	strh	r2, [r3, #0]
 8001892:	e005      	b.n	80018a0 <TM_MFRC522_ToCard+0x196>
				} else {
					*backLen = n * 8;
 8001894:	7d3b      	ldrb	r3, [r7, #20]
 8001896:	b29b      	uxth	r3, r3
 8001898:	00db      	lsls	r3, r3, #3
 800189a:	b29a      	uxth	r2, r3
 800189c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800189e:	801a      	strh	r2, [r3, #0]
				}

				if (n > MFRC522_MAX_LEN) {
 80018a0:	7d3b      	ldrb	r3, [r7, #20]
 80018a2:	2b10      	cmp	r3, #16
 80018a4:	d901      	bls.n	80018aa <TM_MFRC522_ToCard+0x1a0>
					n = MFRC522_MAX_LEN;
 80018a6:	2310      	movs	r3, #16
 80018a8:	753b      	strb	r3, [r7, #20]
				}

				//Reading the received data in FIFO
				for (i = 0; i < n; i++) {
 80018aa:	2300      	movs	r3, #0
 80018ac:	827b      	strh	r3, [r7, #18]
 80018ae:	e00a      	b.n	80018c6 <TM_MFRC522_ToCard+0x1bc>
					backData[i] = TM_MFRC522_ReadRegister(MFRC522_REG_FIFO_DATA);
 80018b0:	8a7b      	ldrh	r3, [r7, #18]
 80018b2:	687a      	ldr	r2, [r7, #4]
 80018b4:	18d4      	adds	r4, r2, r3
 80018b6:	2009      	movs	r0, #9
 80018b8:	f7ff fe6c 	bl	8001594 <TM_MFRC522_ReadRegister>
 80018bc:	4603      	mov	r3, r0
 80018be:	7023      	strb	r3, [r4, #0]
				for (i = 0; i < n; i++) {
 80018c0:	8a7b      	ldrh	r3, [r7, #18]
 80018c2:	3301      	adds	r3, #1
 80018c4:	827b      	strh	r3, [r7, #18]
 80018c6:	7d3b      	ldrb	r3, [r7, #20]
 80018c8:	b29b      	uxth	r3, r3
 80018ca:	8a7a      	ldrh	r2, [r7, #18]
 80018cc:	429a      	cmp	r2, r3
 80018ce:	d3ef      	bcc.n	80018b0 <TM_MFRC522_ToCard+0x1a6>
 80018d0:	e001      	b.n	80018d6 <TM_MFRC522_ToCard+0x1cc>
				}
			}
		} else {
			return MI_ERR;
 80018d2:	2302      	movs	r3, #2
 80018d4:	e007      	b.n	80018e6 <TM_MFRC522_ToCard+0x1dc>
		}
	} else {

	}

	if (errorRegValue & 0x08) {		// CollErr
 80018d6:	7c7b      	ldrb	r3, [r7, #17]
 80018d8:	f003 0308 	and.w	r3, r3, #8
 80018dc:	2b00      	cmp	r3, #0
 80018de:	d001      	beq.n	80018e4 <TM_MFRC522_ToCard+0x1da>
		return MI_ERR;
 80018e0:	2302      	movs	r3, #2
 80018e2:	e000      	b.n	80018e6 <TM_MFRC522_ToCard+0x1dc>
	}

	return status;
 80018e4:	7dfb      	ldrb	r3, [r7, #23]
}
 80018e6:	4618      	mov	r0, r3
 80018e8:	371c      	adds	r7, #28
 80018ea:	46bd      	mov	sp, r7
 80018ec:	bd90      	pop	{r4, r7, pc}

080018ee <TM_MFRC522_Anticoll>:

TM_MFRC522_Status_t TM_MFRC522_Anticoll(uint8_t* serNum) {
 80018ee:	b580      	push	{r7, lr}
 80018f0:	b086      	sub	sp, #24
 80018f2:	af02      	add	r7, sp, #8
 80018f4:	6078      	str	r0, [r7, #4]
	TM_MFRC522_Status_t status;
	uint8_t i;
	uint8_t serNumCheck = 0;
 80018f6:	2300      	movs	r3, #0
 80018f8:	737b      	strb	r3, [r7, #13]
	uint16_t unLen;

	TM_MFRC522_WriteRegister(MFRC522_REG_BIT_FRAMING, 0x00);		//TxLastBists = BitFramingReg[2..0]
 80018fa:	2100      	movs	r1, #0
 80018fc:	200d      	movs	r0, #13
 80018fe:	f7ff fe11 	bl	8001524 <TM_MFRC522_WriteRegister>

	serNum[0] = PICC_ANTICOLL;
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	2293      	movs	r2, #147	; 0x93
 8001906:	701a      	strb	r2, [r3, #0]
	serNum[1] = 0x20;
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	3301      	adds	r3, #1
 800190c:	2220      	movs	r2, #32
 800190e:	701a      	strb	r2, [r3, #0]
	status = TM_MFRC522_ToCard(PCD_TRANSCEIVE, serNum, 2, serNum, &unLen);
 8001910:	f107 030a 	add.w	r3, r7, #10
 8001914:	9300      	str	r3, [sp, #0]
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	2202      	movs	r2, #2
 800191a:	6879      	ldr	r1, [r7, #4]
 800191c:	200c      	movs	r0, #12
 800191e:	f7ff fef4 	bl	800170a <TM_MFRC522_ToCard>
 8001922:	4603      	mov	r3, r0
 8001924:	73fb      	strb	r3, [r7, #15]

	if (status == MI_OK) {
 8001926:	7bfb      	ldrb	r3, [r7, #15]
 8001928:	2b00      	cmp	r3, #0
 800192a:	d118      	bne.n	800195e <TM_MFRC522_Anticoll+0x70>
		//Check card serial number
		for (i = 0; i < 4; i++) {
 800192c:	2300      	movs	r3, #0
 800192e:	73bb      	strb	r3, [r7, #14]
 8001930:	e009      	b.n	8001946 <TM_MFRC522_Anticoll+0x58>
			serNumCheck ^= serNum[i];
 8001932:	7bbb      	ldrb	r3, [r7, #14]
 8001934:	687a      	ldr	r2, [r7, #4]
 8001936:	4413      	add	r3, r2
 8001938:	781a      	ldrb	r2, [r3, #0]
 800193a:	7b7b      	ldrb	r3, [r7, #13]
 800193c:	4053      	eors	r3, r2
 800193e:	737b      	strb	r3, [r7, #13]
		for (i = 0; i < 4; i++) {
 8001940:	7bbb      	ldrb	r3, [r7, #14]
 8001942:	3301      	adds	r3, #1
 8001944:	73bb      	strb	r3, [r7, #14]
 8001946:	7bbb      	ldrb	r3, [r7, #14]
 8001948:	2b03      	cmp	r3, #3
 800194a:	d9f2      	bls.n	8001932 <TM_MFRC522_Anticoll+0x44>
		}
		if (serNumCheck != serNum[i]) {
 800194c:	7bbb      	ldrb	r3, [r7, #14]
 800194e:	687a      	ldr	r2, [r7, #4]
 8001950:	4413      	add	r3, r2
 8001952:	781b      	ldrb	r3, [r3, #0]
 8001954:	7b7a      	ldrb	r2, [r7, #13]
 8001956:	429a      	cmp	r2, r3
 8001958:	d001      	beq.n	800195e <TM_MFRC522_Anticoll+0x70>
			status = MI_ERR;
 800195a:	2302      	movs	r3, #2
 800195c:	73fb      	strb	r3, [r7, #15]
		}
	}
	return status;
 800195e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001960:	4618      	mov	r0, r3
 8001962:	3710      	adds	r7, #16
 8001964:	46bd      	mov	sp, r7
 8001966:	bd80      	pop	{r7, pc}

08001968 <TM_MFRC522_CalculateCRC>:

TM_MFRC522_Status_t TM_MFRC522_CalculateCRC(uint8_t*  pIndata, uint8_t len, uint8_t* pOutData) {
 8001968:	b590      	push	{r4, r7, lr}
 800196a:	b087      	sub	sp, #28
 800196c:	af00      	add	r7, sp, #0
 800196e:	60f8      	str	r0, [r7, #12]
 8001970:	460b      	mov	r3, r1
 8001972:	607a      	str	r2, [r7, #4]
 8001974:	72fb      	strb	r3, [r7, #11]
	uint8_t i, n;

	TM_MFRC522_ClearBitMask(MFRC522_REG_DIV_IRQ, 0x04);			//CRCIrq = 0
 8001976:	2104      	movs	r1, #4
 8001978:	2005      	movs	r0, #5
 800197a:	f7ff fe63 	bl	8001644 <TM_MFRC522_ClearBitMask>
	TM_MFRC522_SetBitMask(MFRC522_REG_FIFO_LEVEL, 0x80);			//Clear the FIFO pointer
 800197e:	2180      	movs	r1, #128	; 0x80
 8001980:	200a      	movs	r0, #10
 8001982:	f7ff fe45 	bl	8001610 <TM_MFRC522_SetBitMask>
	TM_MFRC522_WriteRegister(MFRC522_REG_COMMAND, PCD_IDLE); // Stop any active command.
 8001986:	2100      	movs	r1, #0
 8001988:	2001      	movs	r0, #1
 800198a:	f7ff fdcb 	bl	8001524 <TM_MFRC522_WriteRegister>

	//Writing data to the FIFO
	for (i = 0; i < len; i++) {
 800198e:	2300      	movs	r3, #0
 8001990:	75fb      	strb	r3, [r7, #23]
 8001992:	e00a      	b.n	80019aa <TM_MFRC522_CalculateCRC+0x42>
		TM_MFRC522_WriteRegister(MFRC522_REG_FIFO_DATA, *(pIndata+i));
 8001994:	7dfb      	ldrb	r3, [r7, #23]
 8001996:	68fa      	ldr	r2, [r7, #12]
 8001998:	4413      	add	r3, r2
 800199a:	781b      	ldrb	r3, [r3, #0]
 800199c:	4619      	mov	r1, r3
 800199e:	2009      	movs	r0, #9
 80019a0:	f7ff fdc0 	bl	8001524 <TM_MFRC522_WriteRegister>
	for (i = 0; i < len; i++) {
 80019a4:	7dfb      	ldrb	r3, [r7, #23]
 80019a6:	3301      	adds	r3, #1
 80019a8:	75fb      	strb	r3, [r7, #23]
 80019aa:	7dfa      	ldrb	r2, [r7, #23]
 80019ac:	7afb      	ldrb	r3, [r7, #11]
 80019ae:	429a      	cmp	r2, r3
 80019b0:	d3f0      	bcc.n	8001994 <TM_MFRC522_CalculateCRC+0x2c>
	}
	TM_MFRC522_WriteRegister(MFRC522_REG_COMMAND, PCD_CALCCRC);
 80019b2:	2103      	movs	r1, #3
 80019b4:	2001      	movs	r0, #1
 80019b6:	f7ff fdb5 	bl	8001524 <TM_MFRC522_WriteRegister>

	//Wait CRC calculation is complete
	i = 0xFF;
 80019ba:	23ff      	movs	r3, #255	; 0xff
 80019bc:	75fb      	strb	r3, [r7, #23]
	do {
		n = TM_MFRC522_ReadRegister(MFRC522_REG_DIV_IRQ);
 80019be:	2005      	movs	r0, #5
 80019c0:	f7ff fde8 	bl	8001594 <TM_MFRC522_ReadRegister>
 80019c4:	4603      	mov	r3, r0
 80019c6:	75bb      	strb	r3, [r7, #22]
		i--;
 80019c8:	7dfb      	ldrb	r3, [r7, #23]
 80019ca:	3b01      	subs	r3, #1
 80019cc:	75fb      	strb	r3, [r7, #23]
	} while ((i!=0) && !(n&0x04));			//CRCIrq = 1
 80019ce:	7dfb      	ldrb	r3, [r7, #23]
 80019d0:	2b00      	cmp	r3, #0
 80019d2:	d004      	beq.n	80019de <TM_MFRC522_CalculateCRC+0x76>
 80019d4:	7dbb      	ldrb	r3, [r7, #22]
 80019d6:	f003 0304 	and.w	r3, r3, #4
 80019da:	2b00      	cmp	r3, #0
 80019dc:	d0ef      	beq.n	80019be <TM_MFRC522_CalculateCRC+0x56>

	if (i == 0) {
 80019de:	7dfb      	ldrb	r3, [r7, #23]
 80019e0:	2b00      	cmp	r3, #0
 80019e2:	d101      	bne.n	80019e8 <TM_MFRC522_CalculateCRC+0x80>
		return MI_TIMEOUT;
 80019e4:	2303      	movs	r3, #3
 80019e6:	e00e      	b.n	8001a06 <TM_MFRC522_CalculateCRC+0x9e>
	}

	//Read CRC calculation result
	pOutData[0] = TM_MFRC522_ReadRegister(MFRC522_REG_CRC_RESULT_L);
 80019e8:	2022      	movs	r0, #34	; 0x22
 80019ea:	f7ff fdd3 	bl	8001594 <TM_MFRC522_ReadRegister>
 80019ee:	4603      	mov	r3, r0
 80019f0:	461a      	mov	r2, r3
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	701a      	strb	r2, [r3, #0]
	pOutData[1] = TM_MFRC522_ReadRegister(MFRC522_REG_CRC_RESULT_M);
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	1c5c      	adds	r4, r3, #1
 80019fa:	2021      	movs	r0, #33	; 0x21
 80019fc:	f7ff fdca 	bl	8001594 <TM_MFRC522_ReadRegister>
 8001a00:	4603      	mov	r3, r0
 8001a02:	7023      	strb	r3, [r4, #0]

	return MI_OK;
 8001a04:	2300      	movs	r3, #0
}
 8001a06:	4618      	mov	r0, r3
 8001a08:	371c      	adds	r7, #28
 8001a0a:	46bd      	mov	sp, r7
 8001a0c:	bd90      	pop	{r4, r7, pc}
	...

08001a10 <TM_MFRC522_SelectTag>:

TM_MFRC522_Status_t TM_MFRC522_SelectTag(uint8_t* serNum, uint8_t* type) {
 8001a10:	b580      	push	{r7, lr}
 8001a12:	b08a      	sub	sp, #40	; 0x28
 8001a14:	af02      	add	r7, sp, #8
 8001a16:	6078      	str	r0, [r7, #4]
 8001a18:	6039      	str	r1, [r7, #0]
	uint8_t i;
	TM_MFRC522_Status_t status;
//	uint8_t size;
	uint16_t recvBits;
	uint8_t buffer[9];
	uint8_t sak[3] = {0};
 8001a1a:	4b29      	ldr	r3, [pc, #164]	; (8001ac0 <TM_MFRC522_SelectTag+0xb0>)
 8001a1c:	881b      	ldrh	r3, [r3, #0]
 8001a1e:	81bb      	strh	r3, [r7, #12]
 8001a20:	2300      	movs	r3, #0
 8001a22:	73bb      	strb	r3, [r7, #14]

	buffer[0] = PICC_SElECTTAG;
 8001a24:	2393      	movs	r3, #147	; 0x93
 8001a26:	743b      	strb	r3, [r7, #16]
	buffer[1] = 0x70;
 8001a28:	2370      	movs	r3, #112	; 0x70
 8001a2a:	747b      	strb	r3, [r7, #17]
	for (i = 0; i < 4; i++) {
 8001a2c:	2300      	movs	r3, #0
 8001a2e:	77fb      	strb	r3, [r7, #31]
 8001a30:	e00d      	b.n	8001a4e <TM_MFRC522_SelectTag+0x3e>
		buffer[i+2] = *(serNum+i);
 8001a32:	7ffb      	ldrb	r3, [r7, #31]
 8001a34:	687a      	ldr	r2, [r7, #4]
 8001a36:	441a      	add	r2, r3
 8001a38:	7ffb      	ldrb	r3, [r7, #31]
 8001a3a:	3302      	adds	r3, #2
 8001a3c:	7812      	ldrb	r2, [r2, #0]
 8001a3e:	f107 0120 	add.w	r1, r7, #32
 8001a42:	440b      	add	r3, r1
 8001a44:	f803 2c10 	strb.w	r2, [r3, #-16]
	for (i = 0; i < 4; i++) {
 8001a48:	7ffb      	ldrb	r3, [r7, #31]
 8001a4a:	3301      	adds	r3, #1
 8001a4c:	77fb      	strb	r3, [r7, #31]
 8001a4e:	7ffb      	ldrb	r3, [r7, #31]
 8001a50:	2b03      	cmp	r3, #3
 8001a52:	d9ee      	bls.n	8001a32 <TM_MFRC522_SelectTag+0x22>
	}
	buffer[6] = buffer[2] ^ buffer[3] ^ buffer[4] ^ buffer[5]; // Calculate BCC - Block Check Character
 8001a54:	7cba      	ldrb	r2, [r7, #18]
 8001a56:	7cfb      	ldrb	r3, [r7, #19]
 8001a58:	4053      	eors	r3, r2
 8001a5a:	b2da      	uxtb	r2, r3
 8001a5c:	7d3b      	ldrb	r3, [r7, #20]
 8001a5e:	4053      	eors	r3, r2
 8001a60:	b2da      	uxtb	r2, r3
 8001a62:	7d7b      	ldrb	r3, [r7, #21]
 8001a64:	4053      	eors	r3, r2
 8001a66:	b2db      	uxtb	r3, r3
 8001a68:	75bb      	strb	r3, [r7, #22]
	status = TM_MFRC522_CalculateCRC(buffer, 7, &buffer[7]);		//??
 8001a6a:	f107 0310 	add.w	r3, r7, #16
 8001a6e:	1dda      	adds	r2, r3, #7
 8001a70:	f107 0310 	add.w	r3, r7, #16
 8001a74:	2107      	movs	r1, #7
 8001a76:	4618      	mov	r0, r3
 8001a78:	f7ff ff76 	bl	8001968 <TM_MFRC522_CalculateCRC>
 8001a7c:	4603      	mov	r3, r0
 8001a7e:	77bb      	strb	r3, [r7, #30]

	if (status != MI_OK) {
 8001a80:	7fbb      	ldrb	r3, [r7, #30]
 8001a82:	2b00      	cmp	r3, #0
 8001a84:	d001      	beq.n	8001a8a <TM_MFRC522_SelectTag+0x7a>
		return status;
 8001a86:	7fbb      	ldrb	r3, [r7, #30]
 8001a88:	e016      	b.n	8001ab8 <TM_MFRC522_SelectTag+0xa8>
	}

	status = TM_MFRC522_ToCard(PCD_TRANSCEIVE, buffer, 9, sak, &recvBits);
 8001a8a:	f107 020c 	add.w	r2, r7, #12
 8001a8e:	f107 0110 	add.w	r1, r7, #16
 8001a92:	f107 031c 	add.w	r3, r7, #28
 8001a96:	9300      	str	r3, [sp, #0]
 8001a98:	4613      	mov	r3, r2
 8001a9a:	2209      	movs	r2, #9
 8001a9c:	200c      	movs	r0, #12
 8001a9e:	f7ff fe34 	bl	800170a <TM_MFRC522_ToCard>
 8001aa2:	4603      	mov	r3, r0
 8001aa4:	77bb      	strb	r3, [r7, #30]
//		size = buffer[0];
//	} else {
//		size = 0;
//	}

	if (recvBits != 24) { // SAK must be exactly 24 bits (1 byte + CRC_A).
 8001aa6:	8bbb      	ldrh	r3, [r7, #28]
 8001aa8:	2b18      	cmp	r3, #24
 8001aaa:	d001      	beq.n	8001ab0 <TM_MFRC522_SelectTag+0xa0>
		return MI_ERR;
 8001aac:	2302      	movs	r3, #2
 8001aae:	e003      	b.n	8001ab8 <TM_MFRC522_SelectTag+0xa8>
	}

	*type = sak[0];
 8001ab0:	7b3a      	ldrb	r2, [r7, #12]
 8001ab2:	683b      	ldr	r3, [r7, #0]
 8001ab4:	701a      	strb	r2, [r3, #0]

	return status;
 8001ab6:	7fbb      	ldrb	r3, [r7, #30]
}
 8001ab8:	4618      	mov	r0, r3
 8001aba:	3720      	adds	r7, #32
 8001abc:	46bd      	mov	sp, r7
 8001abe:	bd80      	pop	{r7, pc}
 8001ac0:	0800ba6c 	.word	0x0800ba6c

08001ac4 <TM_MFRC522_Halt>:

void TM_MFRC522_Halt(void) {
 8001ac4:	b580      	push	{r7, lr}
 8001ac6:	b084      	sub	sp, #16
 8001ac8:	af02      	add	r7, sp, #8
	uint16_t unLen;
	uint8_t buff[4];

	buff[0] = PICC_HALT;
 8001aca:	2350      	movs	r3, #80	; 0x50
 8001acc:	703b      	strb	r3, [r7, #0]
	buff[1] = 0;
 8001ace:	2300      	movs	r3, #0
 8001ad0:	707b      	strb	r3, [r7, #1]
	TM_MFRC522_CalculateCRC(buff, 2, &buff[2]);
 8001ad2:	463b      	mov	r3, r7
 8001ad4:	1c9a      	adds	r2, r3, #2
 8001ad6:	463b      	mov	r3, r7
 8001ad8:	2102      	movs	r1, #2
 8001ada:	4618      	mov	r0, r3
 8001adc:	f7ff ff44 	bl	8001968 <TM_MFRC522_CalculateCRC>

	TM_MFRC522_ToCard(PCD_TRANSCEIVE, buff, 4, buff, &unLen);
 8001ae0:	463a      	mov	r2, r7
 8001ae2:	4639      	mov	r1, r7
 8001ae4:	1dbb      	adds	r3, r7, #6
 8001ae6:	9300      	str	r3, [sp, #0]
 8001ae8:	4613      	mov	r3, r2
 8001aea:	2204      	movs	r2, #4
 8001aec:	200c      	movs	r0, #12
 8001aee:	f7ff fe0c 	bl	800170a <TM_MFRC522_ToCard>
}
 8001af2:	bf00      	nop
 8001af4:	3708      	adds	r7, #8
 8001af6:	46bd      	mov	sp, r7
 8001af8:	bd80      	pop	{r7, pc}
	...

08001afc <TM_MFRC522_CS_Write>:

void TM_MFRC522_CS_Write(uint8_t val) {
 8001afc:	b580      	push	{r7, lr}
 8001afe:	b082      	sub	sp, #8
 8001b00:	af00      	add	r7, sp, #0
 8001b02:	4603      	mov	r3, r0
 8001b04:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(SPIx_CS_GPIO_PORT, SPIx_CS_PIN, val);
 8001b06:	79fb      	ldrb	r3, [r7, #7]
 8001b08:	461a      	mov	r2, r3
 8001b0a:	2104      	movs	r1, #4
 8001b0c:	4803      	ldr	r0, [pc, #12]	; (8001b1c <TM_MFRC522_CS_Write+0x20>)
 8001b0e:	f002 fc25 	bl	800435c <HAL_GPIO_WritePin>
}
 8001b12:	bf00      	nop
 8001b14:	3708      	adds	r7, #8
 8001b16:	46bd      	mov	sp, r7
 8001b18:	bd80      	pop	{r7, pc}
 8001b1a:	bf00      	nop
 8001b1c:	40020c00 	.word	0x40020c00

08001b20 <bin_to_strhex>:

void bin_to_strhex(unsigned char *bin, unsigned int binsz, char **result)
{
 8001b20:	b5b0      	push	{r4, r5, r7, lr}
 8001b22:	b08a      	sub	sp, #40	; 0x28
 8001b24:	af00      	add	r7, sp, #0
 8001b26:	60f8      	str	r0, [r7, #12]
 8001b28:	60b9      	str	r1, [r7, #8]
 8001b2a:	607a      	str	r2, [r7, #4]
  char          hex_str[]= "0123456789abcdef";
 8001b2c:	4b2d      	ldr	r3, [pc, #180]	; (8001be4 <bin_to_strhex+0xc4>)
 8001b2e:	f107 0410 	add.w	r4, r7, #16
 8001b32:	461d      	mov	r5, r3
 8001b34:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001b36:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001b38:	682b      	ldr	r3, [r5, #0]
 8001b3a:	7023      	strb	r3, [r4, #0]
  unsigned int  i;

  *result = (char *)malloc(binsz * 2 + 3);
 8001b3c:	68bb      	ldr	r3, [r7, #8]
 8001b3e:	005b      	lsls	r3, r3, #1
 8001b40:	3303      	adds	r3, #3
 8001b42:	4618      	mov	r0, r3
 8001b44:	f007 f8cc 	bl	8008ce0 <malloc>
 8001b48:	4603      	mov	r3, r0
 8001b4a:	461a      	mov	r2, r3
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	601a      	str	r2, [r3, #0]
  (*result)[binsz * 2 + 2] = 0;
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	681a      	ldr	r2, [r3, #0]
 8001b54:	68bb      	ldr	r3, [r7, #8]
 8001b56:	3301      	adds	r3, #1
 8001b58:	005b      	lsls	r3, r3, #1
 8001b5a:	4413      	add	r3, r2
 8001b5c:	2200      	movs	r2, #0
 8001b5e:	701a      	strb	r2, [r3, #0]

  if (!binsz)
 8001b60:	68bb      	ldr	r3, [r7, #8]
 8001b62:	2b00      	cmp	r3, #0
 8001b64:	d039      	beq.n	8001bda <bin_to_strhex+0xba>
    return;

  (*result)[0] = '0';
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	2230      	movs	r2, #48	; 0x30
 8001b6c:	701a      	strb	r2, [r3, #0]
  (*result)[1] = 'x';
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	3301      	adds	r3, #1
 8001b74:	2278      	movs	r2, #120	; 0x78
 8001b76:	701a      	strb	r2, [r3, #0]

  for (i = 0; i < binsz; i++)
 8001b78:	2300      	movs	r3, #0
 8001b7a:	627b      	str	r3, [r7, #36]	; 0x24
 8001b7c:	e028      	b.n	8001bd0 <bin_to_strhex+0xb0>
    {
      (*result)[i * 2 + 2] = hex_str[(bin[i] >> 4) & 0x0F];
 8001b7e:	68fa      	ldr	r2, [r7, #12]
 8001b80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b82:	4413      	add	r3, r2
 8001b84:	781b      	ldrb	r3, [r3, #0]
 8001b86:	091b      	lsrs	r3, r3, #4
 8001b88:	b2db      	uxtb	r3, r3
 8001b8a:	f003 020f 	and.w	r2, r3, #15
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	6819      	ldr	r1, [r3, #0]
 8001b92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b94:	3301      	adds	r3, #1
 8001b96:	005b      	lsls	r3, r3, #1
 8001b98:	440b      	add	r3, r1
 8001b9a:	f107 0128 	add.w	r1, r7, #40	; 0x28
 8001b9e:	440a      	add	r2, r1
 8001ba0:	f812 2c18 	ldrb.w	r2, [r2, #-24]
 8001ba4:	701a      	strb	r2, [r3, #0]
      (*result)[i * 2 + 3] = hex_str[(bin[i]     ) & 0x0F];
 8001ba6:	68fa      	ldr	r2, [r7, #12]
 8001ba8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001baa:	4413      	add	r3, r2
 8001bac:	781b      	ldrb	r3, [r3, #0]
 8001bae:	f003 020f 	and.w	r2, r3, #15
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	6819      	ldr	r1, [r3, #0]
 8001bb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001bb8:	005b      	lsls	r3, r3, #1
 8001bba:	3303      	adds	r3, #3
 8001bbc:	440b      	add	r3, r1
 8001bbe:	f107 0128 	add.w	r1, r7, #40	; 0x28
 8001bc2:	440a      	add	r2, r1
 8001bc4:	f812 2c18 	ldrb.w	r2, [r2, #-24]
 8001bc8:	701a      	strb	r2, [r3, #0]
  for (i = 0; i < binsz; i++)
 8001bca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001bcc:	3301      	adds	r3, #1
 8001bce:	627b      	str	r3, [r7, #36]	; 0x24
 8001bd0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001bd2:	68bb      	ldr	r3, [r7, #8]
 8001bd4:	429a      	cmp	r2, r3
 8001bd6:	d3d2      	bcc.n	8001b7e <bin_to_strhex+0x5e>
 8001bd8:	e000      	b.n	8001bdc <bin_to_strhex+0xbc>
    return;
 8001bda:	bf00      	nop
    }  
}
 8001bdc:	3728      	adds	r7, #40	; 0x28
 8001bde:	46bd      	mov	sp, r7
 8001be0:	bdb0      	pop	{r4, r5, r7, pc}
 8001be2:	bf00      	nop
 8001be4:	0800ba70 	.word	0x0800ba70

08001be8 <MX_SPI3_Init>:

SPI_HandleTypeDef hspi3;

/* SPI3 init function */
void MX_SPI3_Init(void)
{
 8001be8:	b580      	push	{r7, lr}
 8001bea:	af00      	add	r7, sp, #0
  /* USER CODE END SPI3_Init 0 */

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  hspi3.Instance = SPI3;
 8001bec:	4b1b      	ldr	r3, [pc, #108]	; (8001c5c <MX_SPI3_Init+0x74>)
 8001bee:	4a1c      	ldr	r2, [pc, #112]	; (8001c60 <MX_SPI3_Init+0x78>)
 8001bf0:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8001bf2:	4b1a      	ldr	r3, [pc, #104]	; (8001c5c <MX_SPI3_Init+0x74>)
 8001bf4:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001bf8:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8001bfa:	4b18      	ldr	r3, [pc, #96]	; (8001c5c <MX_SPI3_Init+0x74>)
 8001bfc:	2200      	movs	r2, #0
 8001bfe:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8001c00:	4b16      	ldr	r3, [pc, #88]	; (8001c5c <MX_SPI3_Init+0x74>)
 8001c02:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8001c06:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001c08:	4b14      	ldr	r3, [pc, #80]	; (8001c5c <MX_SPI3_Init+0x74>)
 8001c0a:	2200      	movs	r2, #0
 8001c0c:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001c0e:	4b13      	ldr	r3, [pc, #76]	; (8001c5c <MX_SPI3_Init+0x74>)
 8001c10:	2200      	movs	r2, #0
 8001c12:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8001c14:	4b11      	ldr	r3, [pc, #68]	; (8001c5c <MX_SPI3_Init+0x74>)
 8001c16:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001c1a:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8001c1c:	4b0f      	ldr	r3, [pc, #60]	; (8001c5c <MX_SPI3_Init+0x74>)
 8001c1e:	2218      	movs	r2, #24
 8001c20:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001c22:	4b0e      	ldr	r3, [pc, #56]	; (8001c5c <MX_SPI3_Init+0x74>)
 8001c24:	2200      	movs	r2, #0
 8001c26:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8001c28:	4b0c      	ldr	r3, [pc, #48]	; (8001c5c <MX_SPI3_Init+0x74>)
 8001c2a:	2200      	movs	r2, #0
 8001c2c:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001c2e:	4b0b      	ldr	r3, [pc, #44]	; (8001c5c <MX_SPI3_Init+0x74>)
 8001c30:	2200      	movs	r2, #0
 8001c32:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 7;
 8001c34:	4b09      	ldr	r3, [pc, #36]	; (8001c5c <MX_SPI3_Init+0x74>)
 8001c36:	2207      	movs	r2, #7
 8001c38:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001c3a:	4b08      	ldr	r3, [pc, #32]	; (8001c5c <MX_SPI3_Init+0x74>)
 8001c3c:	2200      	movs	r2, #0
 8001c3e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8001c40:	4b06      	ldr	r3, [pc, #24]	; (8001c5c <MX_SPI3_Init+0x74>)
 8001c42:	2200      	movs	r2, #0
 8001c44:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8001c46:	4805      	ldr	r0, [pc, #20]	; (8001c5c <MX_SPI3_Init+0x74>)
 8001c48:	f003 fc9e 	bl	8005588 <HAL_SPI_Init>
 8001c4c:	4603      	mov	r3, r0
 8001c4e:	2b00      	cmp	r3, #0
 8001c50:	d001      	beq.n	8001c56 <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 8001c52:	f7ff fa2b 	bl	80010ac <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8001c56:	bf00      	nop
 8001c58:	bd80      	pop	{r7, pc}
 8001c5a:	bf00      	nop
 8001c5c:	200004a4 	.word	0x200004a4
 8001c60:	40003c00 	.word	0x40003c00

08001c64 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001c64:	b580      	push	{r7, lr}
 8001c66:	b08a      	sub	sp, #40	; 0x28
 8001c68:	af00      	add	r7, sp, #0
 8001c6a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c6c:	f107 0314 	add.w	r3, r7, #20
 8001c70:	2200      	movs	r2, #0
 8001c72:	601a      	str	r2, [r3, #0]
 8001c74:	605a      	str	r2, [r3, #4]
 8001c76:	609a      	str	r2, [r3, #8]
 8001c78:	60da      	str	r2, [r3, #12]
 8001c7a:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI3)
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	4a1b      	ldr	r2, [pc, #108]	; (8001cf0 <HAL_SPI_MspInit+0x8c>)
 8001c82:	4293      	cmp	r3, r2
 8001c84:	d130      	bne.n	8001ce8 <HAL_SPI_MspInit+0x84>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* SPI3 clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8001c86:	4b1b      	ldr	r3, [pc, #108]	; (8001cf4 <HAL_SPI_MspInit+0x90>)
 8001c88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c8a:	4a1a      	ldr	r2, [pc, #104]	; (8001cf4 <HAL_SPI_MspInit+0x90>)
 8001c8c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001c90:	6413      	str	r3, [r2, #64]	; 0x40
 8001c92:	4b18      	ldr	r3, [pc, #96]	; (8001cf4 <HAL_SPI_MspInit+0x90>)
 8001c94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c96:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001c9a:	613b      	str	r3, [r7, #16]
 8001c9c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001c9e:	4b15      	ldr	r3, [pc, #84]	; (8001cf4 <HAL_SPI_MspInit+0x90>)
 8001ca0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ca2:	4a14      	ldr	r2, [pc, #80]	; (8001cf4 <HAL_SPI_MspInit+0x90>)
 8001ca4:	f043 0304 	orr.w	r3, r3, #4
 8001ca8:	6313      	str	r3, [r2, #48]	; 0x30
 8001caa:	4b12      	ldr	r3, [pc, #72]	; (8001cf4 <HAL_SPI_MspInit+0x90>)
 8001cac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cae:	f003 0304 	and.w	r3, r3, #4
 8001cb2:	60fb      	str	r3, [r7, #12]
 8001cb4:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 8001cb6:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8001cba:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cbc:	2302      	movs	r3, #2
 8001cbe:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cc0:	2300      	movs	r3, #0
 8001cc2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001cc4:	2303      	movs	r3, #3
 8001cc6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001cc8:	2306      	movs	r3, #6
 8001cca:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001ccc:	f107 0314 	add.w	r3, r7, #20
 8001cd0:	4619      	mov	r1, r3
 8001cd2:	4809      	ldr	r0, [pc, #36]	; (8001cf8 <HAL_SPI_MspInit+0x94>)
 8001cd4:	f002 f996 	bl	8004004 <HAL_GPIO_Init>

    /* SPI3 interrupt Init */
    HAL_NVIC_SetPriority(SPI3_IRQn, 0, 0);
 8001cd8:	2200      	movs	r2, #0
 8001cda:	2100      	movs	r1, #0
 8001cdc:	2033      	movs	r0, #51	; 0x33
 8001cde:	f001 fd50 	bl	8003782 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI3_IRQn);
 8001ce2:	2033      	movs	r0, #51	; 0x33
 8001ce4:	f001 fd69 	bl	80037ba <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 8001ce8:	bf00      	nop
 8001cea:	3728      	adds	r7, #40	; 0x28
 8001cec:	46bd      	mov	sp, r7
 8001cee:	bd80      	pop	{r7, pc}
 8001cf0:	40003c00 	.word	0x40003c00
 8001cf4:	40023800 	.word	0x40023800
 8001cf8:	40020800 	.word	0x40020800

08001cfc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001cfc:	b480      	push	{r7}
 8001cfe:	b083      	sub	sp, #12
 8001d00:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8001d02:	4b0f      	ldr	r3, [pc, #60]	; (8001d40 <HAL_MspInit+0x44>)
 8001d04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d06:	4a0e      	ldr	r2, [pc, #56]	; (8001d40 <HAL_MspInit+0x44>)
 8001d08:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001d0c:	6413      	str	r3, [r2, #64]	; 0x40
 8001d0e:	4b0c      	ldr	r3, [pc, #48]	; (8001d40 <HAL_MspInit+0x44>)
 8001d10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d12:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d16:	607b      	str	r3, [r7, #4]
 8001d18:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001d1a:	4b09      	ldr	r3, [pc, #36]	; (8001d40 <HAL_MspInit+0x44>)
 8001d1c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d1e:	4a08      	ldr	r2, [pc, #32]	; (8001d40 <HAL_MspInit+0x44>)
 8001d20:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001d24:	6453      	str	r3, [r2, #68]	; 0x44
 8001d26:	4b06      	ldr	r3, [pc, #24]	; (8001d40 <HAL_MspInit+0x44>)
 8001d28:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d2a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001d2e:	603b      	str	r3, [r7, #0]
 8001d30:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001d32:	bf00      	nop
 8001d34:	370c      	adds	r7, #12
 8001d36:	46bd      	mov	sp, r7
 8001d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d3c:	4770      	bx	lr
 8001d3e:	bf00      	nop
 8001d40:	40023800 	.word	0x40023800

08001d44 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001d44:	b480      	push	{r7}
 8001d46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001d48:	e7fe      	b.n	8001d48 <NMI_Handler+0x4>

08001d4a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001d4a:	b480      	push	{r7}
 8001d4c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001d4e:	e7fe      	b.n	8001d4e <HardFault_Handler+0x4>

08001d50 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001d50:	b480      	push	{r7}
 8001d52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001d54:	e7fe      	b.n	8001d54 <MemManage_Handler+0x4>

08001d56 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001d56:	b480      	push	{r7}
 8001d58:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001d5a:	e7fe      	b.n	8001d5a <BusFault_Handler+0x4>

08001d5c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001d5c:	b480      	push	{r7}
 8001d5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001d60:	e7fe      	b.n	8001d60 <UsageFault_Handler+0x4>

08001d62 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001d62:	b480      	push	{r7}
 8001d64:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001d66:	bf00      	nop
 8001d68:	46bd      	mov	sp, r7
 8001d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d6e:	4770      	bx	lr

08001d70 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001d70:	b480      	push	{r7}
 8001d72:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001d74:	bf00      	nop
 8001d76:	46bd      	mov	sp, r7
 8001d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d7c:	4770      	bx	lr

08001d7e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001d7e:	b480      	push	{r7}
 8001d80:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001d82:	bf00      	nop
 8001d84:	46bd      	mov	sp, r7
 8001d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d8a:	4770      	bx	lr

08001d8c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001d8c:	b580      	push	{r7, lr}
 8001d8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001d90:	f000 fe10 	bl	80029b4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001d94:	bf00      	nop
 8001d96:	bd80      	pop	{r7, pc}

08001d98 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1, ADC2 and ADC3 global interrupts.
  */
void ADC_IRQHandler(void)
{
 8001d98:	b580      	push	{r7, lr}
 8001d9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc2);
 8001d9c:	4803      	ldr	r0, [pc, #12]	; (8001dac <ADC_IRQHandler+0x14>)
 8001d9e:	f000 fe91 	bl	8002ac4 <HAL_ADC_IRQHandler>
  HAL_ADC_IRQHandler(&hadc3);
 8001da2:	4803      	ldr	r0, [pc, #12]	; (8001db0 <ADC_IRQHandler+0x18>)
 8001da4:	f000 fe8e 	bl	8002ac4 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8001da8:	bf00      	nop
 8001daa:	bd80      	pop	{r7, pc}
 8001dac:	20000398 	.word	0x20000398
 8001db0:	20000440 	.word	0x20000440

08001db4 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001db4:	b580      	push	{r7, lr}
 8001db6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001db8:	4802      	ldr	r0, [pc, #8]	; (8001dc4 <TIM3_IRQHandler+0x10>)
 8001dba:	f004 fe5b 	bl	8006a74 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8001dbe:	bf00      	nop
 8001dc0:	bd80      	pop	{r7, pc}
 8001dc2:	bf00      	nop
 8001dc4:	200005b8 	.word	0x200005b8

08001dc8 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8001dc8:	b580      	push	{r7, lr}
 8001dca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8001dcc:	4802      	ldr	r0, [pc, #8]	; (8001dd8 <TIM4_IRQHandler+0x10>)
 8001dce:	f004 fe51 	bl	8006a74 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8001dd2:	bf00      	nop
 8001dd4:	bd80      	pop	{r7, pc}
 8001dd6:	bf00      	nop
 8001dd8:	2000056c 	.word	0x2000056c

08001ddc <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001ddc:	b580      	push	{r7, lr}
 8001dde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001de0:	4802      	ldr	r0, [pc, #8]	; (8001dec <USART1_IRQHandler+0x10>)
 8001de2:	f005 ff2d 	bl	8007c40 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001de6:	bf00      	nop
 8001de8:	bd80      	pop	{r7, pc}
 8001dea:	bf00      	nop
 8001dec:	20000720 	.word	0x20000720

08001df0 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8001df0:	b580      	push	{r7, lr}
 8001df2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8001df4:	4802      	ldr	r0, [pc, #8]	; (8001e00 <USART3_IRQHandler+0x10>)
 8001df6:	f005 ff23 	bl	8007c40 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8001dfa:	bf00      	nop
 8001dfc:	bd80      	pop	{r7, pc}
 8001dfe:	bf00      	nop
 8001e00:	2000069c 	.word	0x2000069c

08001e04 <SPI3_IRQHandler>:

/**
  * @brief This function handles SPI3 global interrupt.
  */
void SPI3_IRQHandler(void)
{
 8001e04:	b580      	push	{r7, lr}
 8001e06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI3_IRQn 0 */

  /* USER CODE END SPI3_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi3);
 8001e08:	4802      	ldr	r0, [pc, #8]	; (8001e14 <SPI3_IRQHandler+0x10>)
 8001e0a:	f003 ffe9 	bl	8005de0 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI3_IRQn 1 */

  /* USER CODE END SPI3_IRQn 1 */
}
 8001e0e:	bf00      	nop
 8001e10:	bd80      	pop	{r7, pc}
 8001e12:	bf00      	nop
 8001e14:	200004a4 	.word	0x200004a4

08001e18 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001e18:	b580      	push	{r7, lr}
 8001e1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001e1c:	4802      	ldr	r0, [pc, #8]	; (8001e28 <TIM6_DAC_IRQHandler+0x10>)
 8001e1e:	f004 fe29 	bl	8006a74 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8001e22:	bf00      	nop
 8001e24:	bd80      	pop	{r7, pc}
 8001e26:	bf00      	nop
 8001e28:	20000604 	.word	0x20000604

08001e2c <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8001e2c:	b580      	push	{r7, lr}
 8001e2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8001e30:	4802      	ldr	r0, [pc, #8]	; (8001e3c <TIM7_IRQHandler+0x10>)
 8001e32:	f004 fe1f 	bl	8006a74 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8001e36:	bf00      	nop
 8001e38:	bd80      	pop	{r7, pc}
 8001e3a:	bf00      	nop
 8001e3c:	20000650 	.word	0x20000650

08001e40 <DMA2_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA2 stream1 global interrupt.
  */
void DMA2_Stream1_IRQHandler(void)
{
 8001e40:	b580      	push	{r7, lr}
 8001e42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc3);
 8001e44:	4802      	ldr	r0, [pc, #8]	; (8001e50 <DMA2_Stream1_IRQHandler+0x10>)
 8001e46:	f001 fe73 	bl	8003b30 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream1_IRQn 1 */

  /* USER CODE END DMA2_Stream1_IRQn 1 */
}
 8001e4a:	bf00      	nop
 8001e4c:	bd80      	pop	{r7, pc}
 8001e4e:	bf00      	nop
 8001e50:	200003e0 	.word	0x200003e0

08001e54 <stop_detector_init>:

/******************************************************************************
Obstacle Detector
******************************************************************************/
void stop_detector_init(void)
{
 8001e54:	b580      	push	{r7, lr}
 8001e56:	af00      	add	r7, sp, #0
	// start Obstacle detector timer
	HAL_TIM_Base_Start(&OBS_DETECTOR_TIM);
 8001e58:	4802      	ldr	r0, [pc, #8]	; (8001e64 <stop_detector_init+0x10>)
 8001e5a:	f004 fa99 	bl	8006390 <HAL_TIM_Base_Start>
	// start Obstacle detector ADC
	//HAL_ADC_Start_IT(&OBS_DETECTOR_ADC);
	// start DMA to obstacle detector>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>><
}
 8001e5e:	bf00      	nop
 8001e60:	bd80      	pop	{r7, pc}
 8001e62:	bf00      	nop
 8001e64:	20000604 	.word	0x20000604

08001e68 <stop_detector_deInit>:

void stop_detector_deInit(void)
{
 8001e68:	b580      	push	{r7, lr}
 8001e6a:	af00      	add	r7, sp, #0
	// start Obstacle detector timer
	HAL_TIM_Base_Stop(&OBS_DETECTOR_TIM);
 8001e6c:	4802      	ldr	r0, [pc, #8]	; (8001e78 <stop_detector_deInit+0x10>)
 8001e6e:	f004 faff 	bl	8006470 <HAL_TIM_Base_Stop>
	// start Obstacle detector ADC
	//HAL_ADC_Stop_IT(&OBS_DETECTOR_ADC);
	// stop DMA to obstacle detector>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>><
}
 8001e72:	bf00      	nop
 8001e74:	bd80      	pop	{r7, pc}
 8001e76:	bf00      	nop
 8001e78:	20000604 	.word	0x20000604

08001e7c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001e7c:	b480      	push	{r7}
 8001e7e:	af00      	add	r7, sp, #0
	return 1;
 8001e80:	2301      	movs	r3, #1
}
 8001e82:	4618      	mov	r0, r3
 8001e84:	46bd      	mov	sp, r7
 8001e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e8a:	4770      	bx	lr

08001e8c <_kill>:

int _kill(int pid, int sig)
{
 8001e8c:	b580      	push	{r7, lr}
 8001e8e:	b082      	sub	sp, #8
 8001e90:	af00      	add	r7, sp, #0
 8001e92:	6078      	str	r0, [r7, #4]
 8001e94:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001e96:	f006 fef9 	bl	8008c8c <__errno>
 8001e9a:	4603      	mov	r3, r0
 8001e9c:	2216      	movs	r2, #22
 8001e9e:	601a      	str	r2, [r3, #0]
	return -1;
 8001ea0:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001ea4:	4618      	mov	r0, r3
 8001ea6:	3708      	adds	r7, #8
 8001ea8:	46bd      	mov	sp, r7
 8001eaa:	bd80      	pop	{r7, pc}

08001eac <_exit>:

void _exit (int status)
{
 8001eac:	b580      	push	{r7, lr}
 8001eae:	b082      	sub	sp, #8
 8001eb0:	af00      	add	r7, sp, #0
 8001eb2:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001eb4:	f04f 31ff 	mov.w	r1, #4294967295
 8001eb8:	6878      	ldr	r0, [r7, #4]
 8001eba:	f7ff ffe7 	bl	8001e8c <_kill>
	while (1) {}		/* Make sure we hang here */
 8001ebe:	e7fe      	b.n	8001ebe <_exit+0x12>

08001ec0 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001ec0:	b580      	push	{r7, lr}
 8001ec2:	b086      	sub	sp, #24
 8001ec4:	af00      	add	r7, sp, #0
 8001ec6:	60f8      	str	r0, [r7, #12]
 8001ec8:	60b9      	str	r1, [r7, #8]
 8001eca:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ecc:	2300      	movs	r3, #0
 8001ece:	617b      	str	r3, [r7, #20]
 8001ed0:	e00a      	b.n	8001ee8 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001ed2:	f3af 8000 	nop.w
 8001ed6:	4601      	mov	r1, r0
 8001ed8:	68bb      	ldr	r3, [r7, #8]
 8001eda:	1c5a      	adds	r2, r3, #1
 8001edc:	60ba      	str	r2, [r7, #8]
 8001ede:	b2ca      	uxtb	r2, r1
 8001ee0:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ee2:	697b      	ldr	r3, [r7, #20]
 8001ee4:	3301      	adds	r3, #1
 8001ee6:	617b      	str	r3, [r7, #20]
 8001ee8:	697a      	ldr	r2, [r7, #20]
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	429a      	cmp	r2, r3
 8001eee:	dbf0      	blt.n	8001ed2 <_read+0x12>
	}

return len;
 8001ef0:	687b      	ldr	r3, [r7, #4]
}
 8001ef2:	4618      	mov	r0, r3
 8001ef4:	3718      	adds	r7, #24
 8001ef6:	46bd      	mov	sp, r7
 8001ef8:	bd80      	pop	{r7, pc}

08001efa <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001efa:	b580      	push	{r7, lr}
 8001efc:	b086      	sub	sp, #24
 8001efe:	af00      	add	r7, sp, #0
 8001f00:	60f8      	str	r0, [r7, #12]
 8001f02:	60b9      	str	r1, [r7, #8]
 8001f04:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f06:	2300      	movs	r3, #0
 8001f08:	617b      	str	r3, [r7, #20]
 8001f0a:	e009      	b.n	8001f20 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001f0c:	68bb      	ldr	r3, [r7, #8]
 8001f0e:	1c5a      	adds	r2, r3, #1
 8001f10:	60ba      	str	r2, [r7, #8]
 8001f12:	781b      	ldrb	r3, [r3, #0]
 8001f14:	4618      	mov	r0, r3
 8001f16:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f1a:	697b      	ldr	r3, [r7, #20]
 8001f1c:	3301      	adds	r3, #1
 8001f1e:	617b      	str	r3, [r7, #20]
 8001f20:	697a      	ldr	r2, [r7, #20]
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	429a      	cmp	r2, r3
 8001f26:	dbf1      	blt.n	8001f0c <_write+0x12>
	}
	return len;
 8001f28:	687b      	ldr	r3, [r7, #4]
}
 8001f2a:	4618      	mov	r0, r3
 8001f2c:	3718      	adds	r7, #24
 8001f2e:	46bd      	mov	sp, r7
 8001f30:	bd80      	pop	{r7, pc}

08001f32 <_close>:

int _close(int file)
{
 8001f32:	b480      	push	{r7}
 8001f34:	b083      	sub	sp, #12
 8001f36:	af00      	add	r7, sp, #0
 8001f38:	6078      	str	r0, [r7, #4]
	return -1;
 8001f3a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001f3e:	4618      	mov	r0, r3
 8001f40:	370c      	adds	r7, #12
 8001f42:	46bd      	mov	sp, r7
 8001f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f48:	4770      	bx	lr

08001f4a <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001f4a:	b480      	push	{r7}
 8001f4c:	b083      	sub	sp, #12
 8001f4e:	af00      	add	r7, sp, #0
 8001f50:	6078      	str	r0, [r7, #4]
 8001f52:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001f54:	683b      	ldr	r3, [r7, #0]
 8001f56:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001f5a:	605a      	str	r2, [r3, #4]
	return 0;
 8001f5c:	2300      	movs	r3, #0
}
 8001f5e:	4618      	mov	r0, r3
 8001f60:	370c      	adds	r7, #12
 8001f62:	46bd      	mov	sp, r7
 8001f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f68:	4770      	bx	lr

08001f6a <_isatty>:

int _isatty(int file)
{
 8001f6a:	b480      	push	{r7}
 8001f6c:	b083      	sub	sp, #12
 8001f6e:	af00      	add	r7, sp, #0
 8001f70:	6078      	str	r0, [r7, #4]
	return 1;
 8001f72:	2301      	movs	r3, #1
}
 8001f74:	4618      	mov	r0, r3
 8001f76:	370c      	adds	r7, #12
 8001f78:	46bd      	mov	sp, r7
 8001f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f7e:	4770      	bx	lr

08001f80 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001f80:	b480      	push	{r7}
 8001f82:	b085      	sub	sp, #20
 8001f84:	af00      	add	r7, sp, #0
 8001f86:	60f8      	str	r0, [r7, #12]
 8001f88:	60b9      	str	r1, [r7, #8]
 8001f8a:	607a      	str	r2, [r7, #4]
	return 0;
 8001f8c:	2300      	movs	r3, #0
}
 8001f8e:	4618      	mov	r0, r3
 8001f90:	3714      	adds	r7, #20
 8001f92:	46bd      	mov	sp, r7
 8001f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f98:	4770      	bx	lr
	...

08001f9c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001f9c:	b580      	push	{r7, lr}
 8001f9e:	b086      	sub	sp, #24
 8001fa0:	af00      	add	r7, sp, #0
 8001fa2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001fa4:	4a14      	ldr	r2, [pc, #80]	; (8001ff8 <_sbrk+0x5c>)
 8001fa6:	4b15      	ldr	r3, [pc, #84]	; (8001ffc <_sbrk+0x60>)
 8001fa8:	1ad3      	subs	r3, r2, r3
 8001faa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001fac:	697b      	ldr	r3, [r7, #20]
 8001fae:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001fb0:	4b13      	ldr	r3, [pc, #76]	; (8002000 <_sbrk+0x64>)
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	2b00      	cmp	r3, #0
 8001fb6:	d102      	bne.n	8001fbe <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001fb8:	4b11      	ldr	r3, [pc, #68]	; (8002000 <_sbrk+0x64>)
 8001fba:	4a12      	ldr	r2, [pc, #72]	; (8002004 <_sbrk+0x68>)
 8001fbc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001fbe:	4b10      	ldr	r3, [pc, #64]	; (8002000 <_sbrk+0x64>)
 8001fc0:	681a      	ldr	r2, [r3, #0]
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	4413      	add	r3, r2
 8001fc6:	693a      	ldr	r2, [r7, #16]
 8001fc8:	429a      	cmp	r2, r3
 8001fca:	d207      	bcs.n	8001fdc <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001fcc:	f006 fe5e 	bl	8008c8c <__errno>
 8001fd0:	4603      	mov	r3, r0
 8001fd2:	220c      	movs	r2, #12
 8001fd4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001fd6:	f04f 33ff 	mov.w	r3, #4294967295
 8001fda:	e009      	b.n	8001ff0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001fdc:	4b08      	ldr	r3, [pc, #32]	; (8002000 <_sbrk+0x64>)
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001fe2:	4b07      	ldr	r3, [pc, #28]	; (8002000 <_sbrk+0x64>)
 8001fe4:	681a      	ldr	r2, [r3, #0]
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	4413      	add	r3, r2
 8001fea:	4a05      	ldr	r2, [pc, #20]	; (8002000 <_sbrk+0x64>)
 8001fec:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001fee:	68fb      	ldr	r3, [r7, #12]
}
 8001ff0:	4618      	mov	r0, r3
 8001ff2:	3718      	adds	r7, #24
 8001ff4:	46bd      	mov	sp, r7
 8001ff6:	bd80      	pop	{r7, pc}
 8001ff8:	20080000 	.word	0x20080000
 8001ffc:	00000400 	.word	0x00000400
 8002000:	20000388 	.word	0x20000388
 8002004:	200007c0 	.word	0x200007c0

08002008 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002008:	b480      	push	{r7}
 800200a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800200c:	4b06      	ldr	r3, [pc, #24]	; (8002028 <SystemInit+0x20>)
 800200e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002012:	4a05      	ldr	r2, [pc, #20]	; (8002028 <SystemInit+0x20>)
 8002014:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002018:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800201c:	bf00      	nop
 800201e:	46bd      	mov	sp, r7
 8002020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002024:	4770      	bx	lr
 8002026:	bf00      	nop
 8002028:	e000ed00 	.word	0xe000ed00

0800202c <MX_TIM3_Init>:
TIM_HandleTypeDef htim6;
TIM_HandleTypeDef htim7;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 800202c:	b580      	push	{r7, lr}
 800202e:	b08e      	sub	sp, #56	; 0x38
 8002030:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002032:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002036:	2200      	movs	r2, #0
 8002038:	601a      	str	r2, [r3, #0]
 800203a:	605a      	str	r2, [r3, #4]
 800203c:	609a      	str	r2, [r3, #8]
 800203e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002040:	f107 031c 	add.w	r3, r7, #28
 8002044:	2200      	movs	r2, #0
 8002046:	601a      	str	r2, [r3, #0]
 8002048:	605a      	str	r2, [r3, #4]
 800204a:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800204c:	463b      	mov	r3, r7
 800204e:	2200      	movs	r2, #0
 8002050:	601a      	str	r2, [r3, #0]
 8002052:	605a      	str	r2, [r3, #4]
 8002054:	609a      	str	r2, [r3, #8]
 8002056:	60da      	str	r2, [r3, #12]
 8002058:	611a      	str	r2, [r3, #16]
 800205a:	615a      	str	r2, [r3, #20]
 800205c:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800205e:	4b2d      	ldr	r3, [pc, #180]	; (8002114 <MX_TIM3_Init+0xe8>)
 8002060:	4a2d      	ldr	r2, [pc, #180]	; (8002118 <MX_TIM3_Init+0xec>)
 8002062:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 10800-1;
 8002064:	4b2b      	ldr	r3, [pc, #172]	; (8002114 <MX_TIM3_Init+0xe8>)
 8002066:	f642 222f 	movw	r2, #10799	; 0x2a2f
 800206a:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800206c:	4b29      	ldr	r3, [pc, #164]	; (8002114 <MX_TIM3_Init+0xe8>)
 800206e:	2200      	movs	r2, #0
 8002070:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 100-1;
 8002072:	4b28      	ldr	r3, [pc, #160]	; (8002114 <MX_TIM3_Init+0xe8>)
 8002074:	2263      	movs	r2, #99	; 0x63
 8002076:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002078:	4b26      	ldr	r3, [pc, #152]	; (8002114 <MX_TIM3_Init+0xe8>)
 800207a:	2200      	movs	r2, #0
 800207c:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800207e:	4b25      	ldr	r3, [pc, #148]	; (8002114 <MX_TIM3_Init+0xe8>)
 8002080:	2280      	movs	r2, #128	; 0x80
 8002082:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8002084:	4823      	ldr	r0, [pc, #140]	; (8002114 <MX_TIM3_Init+0xe8>)
 8002086:	f004 f92b 	bl	80062e0 <HAL_TIM_Base_Init>
 800208a:	4603      	mov	r3, r0
 800208c:	2b00      	cmp	r3, #0
 800208e:	d001      	beq.n	8002094 <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 8002090:	f7ff f80c 	bl	80010ac <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002094:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002098:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800209a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800209e:	4619      	mov	r1, r3
 80020a0:	481c      	ldr	r0, [pc, #112]	; (8002114 <MX_TIM3_Init+0xe8>)
 80020a2:	f004 ff8d 	bl	8006fc0 <HAL_TIM_ConfigClockSource>
 80020a6:	4603      	mov	r3, r0
 80020a8:	2b00      	cmp	r3, #0
 80020aa:	d001      	beq.n	80020b0 <MX_TIM3_Init+0x84>
  {
    Error_Handler();
 80020ac:	f7fe fffe 	bl	80010ac <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim3) != HAL_OK)
 80020b0:	4818      	ldr	r0, [pc, #96]	; (8002114 <MX_TIM3_Init+0xe8>)
 80020b2:	f004 faac 	bl	800660e <HAL_TIM_OC_Init>
 80020b6:	4603      	mov	r3, r0
 80020b8:	2b00      	cmp	r3, #0
 80020ba:	d001      	beq.n	80020c0 <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 80020bc:	f7fe fff6 	bl	80010ac <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80020c0:	2320      	movs	r3, #32
 80020c2:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80020c4:	2300      	movs	r3, #0
 80020c6:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80020c8:	f107 031c 	add.w	r3, r7, #28
 80020cc:	4619      	mov	r1, r3
 80020ce:	4811      	ldr	r0, [pc, #68]	; (8002114 <MX_TIM3_Init+0xe8>)
 80020d0:	f005 fc22 	bl	8007918 <HAL_TIMEx_MasterConfigSynchronization>
 80020d4:	4603      	mov	r3, r0
 80020d6:	2b00      	cmp	r3, #0
 80020d8:	d001      	beq.n	80020de <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 80020da:	f7fe ffe7 	bl	80010ac <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TOGGLE;
 80020de:	2330      	movs	r3, #48	; 0x30
 80020e0:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 80020e2:	2300      	movs	r3, #0
 80020e4:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80020e6:	2300      	movs	r3, #0
 80020e8:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80020ea:	2300      	movs	r3, #0
 80020ec:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_OC_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80020ee:	463b      	mov	r3, r7
 80020f0:	220c      	movs	r2, #12
 80020f2:	4619      	mov	r1, r3
 80020f4:	4807      	ldr	r0, [pc, #28]	; (8002114 <MX_TIM3_Init+0xe8>)
 80020f6:	f004 fddd 	bl	8006cb4 <HAL_TIM_OC_ConfigChannel>
 80020fa:	4603      	mov	r3, r0
 80020fc:	2b00      	cmp	r3, #0
 80020fe:	d001      	beq.n	8002104 <MX_TIM3_Init+0xd8>
  {
    Error_Handler();
 8002100:	f7fe ffd4 	bl	80010ac <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8002104:	4803      	ldr	r0, [pc, #12]	; (8002114 <MX_TIM3_Init+0xe8>)
 8002106:	f000 f961 	bl	80023cc <HAL_TIM_MspPostInit>

}
 800210a:	bf00      	nop
 800210c:	3738      	adds	r7, #56	; 0x38
 800210e:	46bd      	mov	sp, r7
 8002110:	bd80      	pop	{r7, pc}
 8002112:	bf00      	nop
 8002114:	200005b8 	.word	0x200005b8
 8002118:	40000400 	.word	0x40000400

0800211c <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 800211c:	b580      	push	{r7, lr}
 800211e:	b08a      	sub	sp, #40	; 0x28
 8002120:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002122:	f107 031c 	add.w	r3, r7, #28
 8002126:	2200      	movs	r2, #0
 8002128:	601a      	str	r2, [r3, #0]
 800212a:	605a      	str	r2, [r3, #4]
 800212c:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800212e:	463b      	mov	r3, r7
 8002130:	2200      	movs	r2, #0
 8002132:	601a      	str	r2, [r3, #0]
 8002134:	605a      	str	r2, [r3, #4]
 8002136:	609a      	str	r2, [r3, #8]
 8002138:	60da      	str	r2, [r3, #12]
 800213a:	611a      	str	r2, [r3, #16]
 800213c:	615a      	str	r2, [r3, #20]
 800213e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8002140:	4b26      	ldr	r3, [pc, #152]	; (80021dc <MX_TIM4_Init+0xc0>)
 8002142:	4a27      	ldr	r2, [pc, #156]	; (80021e0 <MX_TIM4_Init+0xc4>)
 8002144:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 108-1;
 8002146:	4b25      	ldr	r3, [pc, #148]	; (80021dc <MX_TIM4_Init+0xc0>)
 8002148:	226b      	movs	r2, #107	; 0x6b
 800214a:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800214c:	4b23      	ldr	r3, [pc, #140]	; (80021dc <MX_TIM4_Init+0xc0>)
 800214e:	2200      	movs	r2, #0
 8002150:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 100-0;
 8002152:	4b22      	ldr	r3, [pc, #136]	; (80021dc <MX_TIM4_Init+0xc0>)
 8002154:	2264      	movs	r2, #100	; 0x64
 8002156:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002158:	4b20      	ldr	r3, [pc, #128]	; (80021dc <MX_TIM4_Init+0xc0>)
 800215a:	2200      	movs	r2, #0
 800215c:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800215e:	4b1f      	ldr	r3, [pc, #124]	; (80021dc <MX_TIM4_Init+0xc0>)
 8002160:	2280      	movs	r2, #128	; 0x80
 8002162:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8002164:	481d      	ldr	r0, [pc, #116]	; (80021dc <MX_TIM4_Init+0xc0>)
 8002166:	f004 fab3 	bl	80066d0 <HAL_TIM_PWM_Init>
 800216a:	4603      	mov	r3, r0
 800216c:	2b00      	cmp	r3, #0
 800216e:	d001      	beq.n	8002174 <MX_TIM4_Init+0x58>
  {
    Error_Handler();
 8002170:	f7fe ff9c 	bl	80010ac <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002174:	2300      	movs	r3, #0
 8002176:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002178:	2300      	movs	r3, #0
 800217a:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800217c:	f107 031c 	add.w	r3, r7, #28
 8002180:	4619      	mov	r1, r3
 8002182:	4816      	ldr	r0, [pc, #88]	; (80021dc <MX_TIM4_Init+0xc0>)
 8002184:	f005 fbc8 	bl	8007918 <HAL_TIMEx_MasterConfigSynchronization>
 8002188:	4603      	mov	r3, r0
 800218a:	2b00      	cmp	r3, #0
 800218c:	d001      	beq.n	8002192 <MX_TIM4_Init+0x76>
  {
    Error_Handler();
 800218e:	f7fe ff8d 	bl	80010ac <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002192:	2360      	movs	r3, #96	; 0x60
 8002194:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8002196:	2300      	movs	r3, #0
 8002198:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800219a:	2300      	movs	r3, #0
 800219c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800219e:	2300      	movs	r3, #0
 80021a0:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80021a2:	463b      	mov	r3, r7
 80021a4:	2208      	movs	r2, #8
 80021a6:	4619      	mov	r1, r3
 80021a8:	480c      	ldr	r0, [pc, #48]	; (80021dc <MX_TIM4_Init+0xc0>)
 80021aa:	f004 fdf9 	bl	8006da0 <HAL_TIM_PWM_ConfigChannel>
 80021ae:	4603      	mov	r3, r0
 80021b0:	2b00      	cmp	r3, #0
 80021b2:	d001      	beq.n	80021b8 <MX_TIM4_Init+0x9c>
  {
    Error_Handler();
 80021b4:	f7fe ff7a 	bl	80010ac <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80021b8:	463b      	mov	r3, r7
 80021ba:	220c      	movs	r2, #12
 80021bc:	4619      	mov	r1, r3
 80021be:	4807      	ldr	r0, [pc, #28]	; (80021dc <MX_TIM4_Init+0xc0>)
 80021c0:	f004 fdee 	bl	8006da0 <HAL_TIM_PWM_ConfigChannel>
 80021c4:	4603      	mov	r3, r0
 80021c6:	2b00      	cmp	r3, #0
 80021c8:	d001      	beq.n	80021ce <MX_TIM4_Init+0xb2>
  {
    Error_Handler();
 80021ca:	f7fe ff6f 	bl	80010ac <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 80021ce:	4803      	ldr	r0, [pc, #12]	; (80021dc <MX_TIM4_Init+0xc0>)
 80021d0:	f000 f8fc 	bl	80023cc <HAL_TIM_MspPostInit>

}
 80021d4:	bf00      	nop
 80021d6:	3728      	adds	r7, #40	; 0x28
 80021d8:	46bd      	mov	sp, r7
 80021da:	bd80      	pop	{r7, pc}
 80021dc:	2000056c 	.word	0x2000056c
 80021e0:	40000800 	.word	0x40000800

080021e4 <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 80021e4:	b580      	push	{r7, lr}
 80021e6:	b084      	sub	sp, #16
 80021e8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80021ea:	1d3b      	adds	r3, r7, #4
 80021ec:	2200      	movs	r2, #0
 80021ee:	601a      	str	r2, [r3, #0]
 80021f0:	605a      	str	r2, [r3, #4]
 80021f2:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 80021f4:	4b15      	ldr	r3, [pc, #84]	; (800224c <MX_TIM6_Init+0x68>)
 80021f6:	4a16      	ldr	r2, [pc, #88]	; (8002250 <MX_TIM6_Init+0x6c>)
 80021f8:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 864-1;
 80021fa:	4b14      	ldr	r3, [pc, #80]	; (800224c <MX_TIM6_Init+0x68>)
 80021fc:	f240 325f 	movw	r2, #863	; 0x35f
 8002200:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002202:	4b12      	ldr	r3, [pc, #72]	; (800224c <MX_TIM6_Init+0x68>)
 8002204:	2200      	movs	r2, #0
 8002206:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 62500-1;
 8002208:	4b10      	ldr	r3, [pc, #64]	; (800224c <MX_TIM6_Init+0x68>)
 800220a:	f24f 4223 	movw	r2, #62499	; 0xf423
 800220e:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002210:	4b0e      	ldr	r3, [pc, #56]	; (800224c <MX_TIM6_Init+0x68>)
 8002212:	2200      	movs	r2, #0
 8002214:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8002216:	480d      	ldr	r0, [pc, #52]	; (800224c <MX_TIM6_Init+0x68>)
 8002218:	f004 f862 	bl	80062e0 <HAL_TIM_Base_Init>
 800221c:	4603      	mov	r3, r0
 800221e:	2b00      	cmp	r3, #0
 8002220:	d001      	beq.n	8002226 <MX_TIM6_Init+0x42>
  {
    Error_Handler();
 8002222:	f7fe ff43 	bl	80010ac <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8002226:	2320      	movs	r3, #32
 8002228:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800222a:	2300      	movs	r3, #0
 800222c:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 800222e:	1d3b      	adds	r3, r7, #4
 8002230:	4619      	mov	r1, r3
 8002232:	4806      	ldr	r0, [pc, #24]	; (800224c <MX_TIM6_Init+0x68>)
 8002234:	f005 fb70 	bl	8007918 <HAL_TIMEx_MasterConfigSynchronization>
 8002238:	4603      	mov	r3, r0
 800223a:	2b00      	cmp	r3, #0
 800223c:	d001      	beq.n	8002242 <MX_TIM6_Init+0x5e>
  {
    Error_Handler();
 800223e:	f7fe ff35 	bl	80010ac <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8002242:	bf00      	nop
 8002244:	3710      	adds	r7, #16
 8002246:	46bd      	mov	sp, r7
 8002248:	bd80      	pop	{r7, pc}
 800224a:	bf00      	nop
 800224c:	20000604 	.word	0x20000604
 8002250:	40001000 	.word	0x40001000

08002254 <MX_TIM7_Init>:
/* TIM7 init function */
void MX_TIM7_Init(void)
{
 8002254:	b580      	push	{r7, lr}
 8002256:	b084      	sub	sp, #16
 8002258:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800225a:	1d3b      	adds	r3, r7, #4
 800225c:	2200      	movs	r2, #0
 800225e:	601a      	str	r2, [r3, #0]
 8002260:	605a      	str	r2, [r3, #4]
 8002262:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8002264:	4b15      	ldr	r3, [pc, #84]	; (80022bc <MX_TIM7_Init+0x68>)
 8002266:	4a16      	ldr	r2, [pc, #88]	; (80022c0 <MX_TIM7_Init+0x6c>)
 8002268:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 10800-1;
 800226a:	4b14      	ldr	r3, [pc, #80]	; (80022bc <MX_TIM7_Init+0x68>)
 800226c:	f642 222f 	movw	r2, #10799	; 0x2a2f
 8002270:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002272:	4b12      	ldr	r3, [pc, #72]	; (80022bc <MX_TIM7_Init+0x68>)
 8002274:	2200      	movs	r2, #0
 8002276:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 20000-1;
 8002278:	4b10      	ldr	r3, [pc, #64]	; (80022bc <MX_TIM7_Init+0x68>)
 800227a:	f644 621f 	movw	r2, #19999	; 0x4e1f
 800227e:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002280:	4b0e      	ldr	r3, [pc, #56]	; (80022bc <MX_TIM7_Init+0x68>)
 8002282:	2200      	movs	r2, #0
 8002284:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8002286:	480d      	ldr	r0, [pc, #52]	; (80022bc <MX_TIM7_Init+0x68>)
 8002288:	f004 f82a 	bl	80062e0 <HAL_TIM_Base_Init>
 800228c:	4603      	mov	r3, r0
 800228e:	2b00      	cmp	r3, #0
 8002290:	d001      	beq.n	8002296 <MX_TIM7_Init+0x42>
  {
    Error_Handler();
 8002292:	f7fe ff0b 	bl	80010ac <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8002296:	2320      	movs	r3, #32
 8002298:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800229a:	2300      	movs	r3, #0
 800229c:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 800229e:	1d3b      	adds	r3, r7, #4
 80022a0:	4619      	mov	r1, r3
 80022a2:	4806      	ldr	r0, [pc, #24]	; (80022bc <MX_TIM7_Init+0x68>)
 80022a4:	f005 fb38 	bl	8007918 <HAL_TIMEx_MasterConfigSynchronization>
 80022a8:	4603      	mov	r3, r0
 80022aa:	2b00      	cmp	r3, #0
 80022ac:	d001      	beq.n	80022b2 <MX_TIM7_Init+0x5e>
  {
    Error_Handler();
 80022ae:	f7fe fefd 	bl	80010ac <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 80022b2:	bf00      	nop
 80022b4:	3710      	adds	r7, #16
 80022b6:	46bd      	mov	sp, r7
 80022b8:	bd80      	pop	{r7, pc}
 80022ba:	bf00      	nop
 80022bc:	20000650 	.word	0x20000650
 80022c0:	40001400 	.word	0x40001400

080022c4 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80022c4:	b580      	push	{r7, lr}
 80022c6:	b086      	sub	sp, #24
 80022c8:	af00      	add	r7, sp, #0
 80022ca:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM3)
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	4a27      	ldr	r2, [pc, #156]	; (8002370 <HAL_TIM_Base_MspInit+0xac>)
 80022d2:	4293      	cmp	r3, r2
 80022d4:	d114      	bne.n	8002300 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80022d6:	4b27      	ldr	r3, [pc, #156]	; (8002374 <HAL_TIM_Base_MspInit+0xb0>)
 80022d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022da:	4a26      	ldr	r2, [pc, #152]	; (8002374 <HAL_TIM_Base_MspInit+0xb0>)
 80022dc:	f043 0302 	orr.w	r3, r3, #2
 80022e0:	6413      	str	r3, [r2, #64]	; 0x40
 80022e2:	4b24      	ldr	r3, [pc, #144]	; (8002374 <HAL_TIM_Base_MspInit+0xb0>)
 80022e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022e6:	f003 0302 	and.w	r3, r3, #2
 80022ea:	617b      	str	r3, [r7, #20]
 80022ec:	697b      	ldr	r3, [r7, #20]

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 80022ee:	2200      	movs	r2, #0
 80022f0:	2100      	movs	r1, #0
 80022f2:	201d      	movs	r0, #29
 80022f4:	f001 fa45 	bl	8003782 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80022f8:	201d      	movs	r0, #29
 80022fa:	f001 fa5e 	bl	80037ba <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }
}
 80022fe:	e032      	b.n	8002366 <HAL_TIM_Base_MspInit+0xa2>
  else if(tim_baseHandle->Instance==TIM6)
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	4a1c      	ldr	r2, [pc, #112]	; (8002378 <HAL_TIM_Base_MspInit+0xb4>)
 8002306:	4293      	cmp	r3, r2
 8002308:	d114      	bne.n	8002334 <HAL_TIM_Base_MspInit+0x70>
    __HAL_RCC_TIM6_CLK_ENABLE();
 800230a:	4b1a      	ldr	r3, [pc, #104]	; (8002374 <HAL_TIM_Base_MspInit+0xb0>)
 800230c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800230e:	4a19      	ldr	r2, [pc, #100]	; (8002374 <HAL_TIM_Base_MspInit+0xb0>)
 8002310:	f043 0310 	orr.w	r3, r3, #16
 8002314:	6413      	str	r3, [r2, #64]	; 0x40
 8002316:	4b17      	ldr	r3, [pc, #92]	; (8002374 <HAL_TIM_Base_MspInit+0xb0>)
 8002318:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800231a:	f003 0310 	and.w	r3, r3, #16
 800231e:	613b      	str	r3, [r7, #16]
 8002320:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8002322:	2200      	movs	r2, #0
 8002324:	2100      	movs	r1, #0
 8002326:	2036      	movs	r0, #54	; 0x36
 8002328:	f001 fa2b 	bl	8003782 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 800232c:	2036      	movs	r0, #54	; 0x36
 800232e:	f001 fa44 	bl	80037ba <HAL_NVIC_EnableIRQ>
}
 8002332:	e018      	b.n	8002366 <HAL_TIM_Base_MspInit+0xa2>
  else if(tim_baseHandle->Instance==TIM7)
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	4a10      	ldr	r2, [pc, #64]	; (800237c <HAL_TIM_Base_MspInit+0xb8>)
 800233a:	4293      	cmp	r3, r2
 800233c:	d113      	bne.n	8002366 <HAL_TIM_Base_MspInit+0xa2>
    __HAL_RCC_TIM7_CLK_ENABLE();
 800233e:	4b0d      	ldr	r3, [pc, #52]	; (8002374 <HAL_TIM_Base_MspInit+0xb0>)
 8002340:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002342:	4a0c      	ldr	r2, [pc, #48]	; (8002374 <HAL_TIM_Base_MspInit+0xb0>)
 8002344:	f043 0320 	orr.w	r3, r3, #32
 8002348:	6413      	str	r3, [r2, #64]	; 0x40
 800234a:	4b0a      	ldr	r3, [pc, #40]	; (8002374 <HAL_TIM_Base_MspInit+0xb0>)
 800234c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800234e:	f003 0320 	and.w	r3, r3, #32
 8002352:	60fb      	str	r3, [r7, #12]
 8002354:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 8002356:	2200      	movs	r2, #0
 8002358:	2100      	movs	r1, #0
 800235a:	2037      	movs	r0, #55	; 0x37
 800235c:	f001 fa11 	bl	8003782 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8002360:	2037      	movs	r0, #55	; 0x37
 8002362:	f001 fa2a 	bl	80037ba <HAL_NVIC_EnableIRQ>
}
 8002366:	bf00      	nop
 8002368:	3718      	adds	r7, #24
 800236a:	46bd      	mov	sp, r7
 800236c:	bd80      	pop	{r7, pc}
 800236e:	bf00      	nop
 8002370:	40000400 	.word	0x40000400
 8002374:	40023800 	.word	0x40023800
 8002378:	40001000 	.word	0x40001000
 800237c:	40001400 	.word	0x40001400

08002380 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8002380:	b580      	push	{r7, lr}
 8002382:	b084      	sub	sp, #16
 8002384:	af00      	add	r7, sp, #0
 8002386:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM4)
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	4a0d      	ldr	r2, [pc, #52]	; (80023c4 <HAL_TIM_PWM_MspInit+0x44>)
 800238e:	4293      	cmp	r3, r2
 8002390:	d113      	bne.n	80023ba <HAL_TIM_PWM_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* TIM4 clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002392:	4b0d      	ldr	r3, [pc, #52]	; (80023c8 <HAL_TIM_PWM_MspInit+0x48>)
 8002394:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002396:	4a0c      	ldr	r2, [pc, #48]	; (80023c8 <HAL_TIM_PWM_MspInit+0x48>)
 8002398:	f043 0304 	orr.w	r3, r3, #4
 800239c:	6413      	str	r3, [r2, #64]	; 0x40
 800239e:	4b0a      	ldr	r3, [pc, #40]	; (80023c8 <HAL_TIM_PWM_MspInit+0x48>)
 80023a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023a2:	f003 0304 	and.w	r3, r3, #4
 80023a6:	60fb      	str	r3, [r7, #12]
 80023a8:	68fb      	ldr	r3, [r7, #12]

    /* TIM4 interrupt Init */
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 80023aa:	2200      	movs	r2, #0
 80023ac:	2100      	movs	r1, #0
 80023ae:	201e      	movs	r0, #30
 80023b0:	f001 f9e7 	bl	8003782 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 80023b4:	201e      	movs	r0, #30
 80023b6:	f001 fa00 	bl	80037ba <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 80023ba:	bf00      	nop
 80023bc:	3710      	adds	r7, #16
 80023be:	46bd      	mov	sp, r7
 80023c0:	bd80      	pop	{r7, pc}
 80023c2:	bf00      	nop
 80023c4:	40000800 	.word	0x40000800
 80023c8:	40023800 	.word	0x40023800

080023cc <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80023cc:	b580      	push	{r7, lr}
 80023ce:	b08a      	sub	sp, #40	; 0x28
 80023d0:	af00      	add	r7, sp, #0
 80023d2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80023d4:	f107 0314 	add.w	r3, r7, #20
 80023d8:	2200      	movs	r2, #0
 80023da:	601a      	str	r2, [r3, #0]
 80023dc:	605a      	str	r2, [r3, #4]
 80023de:	609a      	str	r2, [r3, #8]
 80023e0:	60da      	str	r2, [r3, #12]
 80023e2:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM3)
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	4a31      	ldr	r2, [pc, #196]	; (80024b0 <HAL_TIM_MspPostInit+0xe4>)
 80023ea:	4293      	cmp	r3, r2
 80023ec:	d11c      	bne.n	8002428 <HAL_TIM_MspPostInit+0x5c>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80023ee:	4b31      	ldr	r3, [pc, #196]	; (80024b4 <HAL_TIM_MspPostInit+0xe8>)
 80023f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023f2:	4a30      	ldr	r2, [pc, #192]	; (80024b4 <HAL_TIM_MspPostInit+0xe8>)
 80023f4:	f043 0302 	orr.w	r3, r3, #2
 80023f8:	6313      	str	r3, [r2, #48]	; 0x30
 80023fa:	4b2e      	ldr	r3, [pc, #184]	; (80024b4 <HAL_TIM_MspPostInit+0xe8>)
 80023fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023fe:	f003 0302 	and.w	r3, r3, #2
 8002402:	613b      	str	r3, [r7, #16]
 8002404:	693b      	ldr	r3, [r7, #16]
    /**TIM3 GPIO Configuration
    PB1     ------> TIM3_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8002406:	2302      	movs	r3, #2
 8002408:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800240a:	2302      	movs	r3, #2
 800240c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800240e:	2300      	movs	r3, #0
 8002410:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002412:	2300      	movs	r3, #0
 8002414:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002416:	2302      	movs	r3, #2
 8002418:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800241a:	f107 0314 	add.w	r3, r7, #20
 800241e:	4619      	mov	r1, r3
 8002420:	4825      	ldr	r0, [pc, #148]	; (80024b8 <HAL_TIM_MspPostInit+0xec>)
 8002422:	f001 fdef 	bl	8004004 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8002426:	e03e      	b.n	80024a6 <HAL_TIM_MspPostInit+0xda>
  else if(timHandle->Instance==TIM4)
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	4a23      	ldr	r2, [pc, #140]	; (80024bc <HAL_TIM_MspPostInit+0xf0>)
 800242e:	4293      	cmp	r3, r2
 8002430:	d139      	bne.n	80024a6 <HAL_TIM_MspPostInit+0xda>
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002432:	4b20      	ldr	r3, [pc, #128]	; (80024b4 <HAL_TIM_MspPostInit+0xe8>)
 8002434:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002436:	4a1f      	ldr	r2, [pc, #124]	; (80024b4 <HAL_TIM_MspPostInit+0xe8>)
 8002438:	f043 0308 	orr.w	r3, r3, #8
 800243c:	6313      	str	r3, [r2, #48]	; 0x30
 800243e:	4b1d      	ldr	r3, [pc, #116]	; (80024b4 <HAL_TIM_MspPostInit+0xe8>)
 8002440:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002442:	f003 0308 	and.w	r3, r3, #8
 8002446:	60fb      	str	r3, [r7, #12]
 8002448:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800244a:	4b1a      	ldr	r3, [pc, #104]	; (80024b4 <HAL_TIM_MspPostInit+0xe8>)
 800244c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800244e:	4a19      	ldr	r2, [pc, #100]	; (80024b4 <HAL_TIM_MspPostInit+0xe8>)
 8002450:	f043 0302 	orr.w	r3, r3, #2
 8002454:	6313      	str	r3, [r2, #48]	; 0x30
 8002456:	4b17      	ldr	r3, [pc, #92]	; (80024b4 <HAL_TIM_MspPostInit+0xe8>)
 8002458:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800245a:	f003 0302 	and.w	r3, r3, #2
 800245e:	60bb      	str	r3, [r7, #8]
 8002460:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = PWM_LEFT_Pin;
 8002462:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002466:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002468:	2302      	movs	r3, #2
 800246a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800246c:	2300      	movs	r3, #0
 800246e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002470:	2300      	movs	r3, #0
 8002472:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8002474:	2302      	movs	r3, #2
 8002476:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(PWM_LEFT_GPIO_Port, &GPIO_InitStruct);
 8002478:	f107 0314 	add.w	r3, r7, #20
 800247c:	4619      	mov	r1, r3
 800247e:	4810      	ldr	r0, [pc, #64]	; (80024c0 <HAL_TIM_MspPostInit+0xf4>)
 8002480:	f001 fdc0 	bl	8004004 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = PWM_RIGHT_Pin;
 8002484:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002488:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800248a:	2302      	movs	r3, #2
 800248c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800248e:	2300      	movs	r3, #0
 8002490:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002492:	2300      	movs	r3, #0
 8002494:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8002496:	2302      	movs	r3, #2
 8002498:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(PWM_RIGHT_GPIO_Port, &GPIO_InitStruct);
 800249a:	f107 0314 	add.w	r3, r7, #20
 800249e:	4619      	mov	r1, r3
 80024a0:	4805      	ldr	r0, [pc, #20]	; (80024b8 <HAL_TIM_MspPostInit+0xec>)
 80024a2:	f001 fdaf 	bl	8004004 <HAL_GPIO_Init>
}
 80024a6:	bf00      	nop
 80024a8:	3728      	adds	r7, #40	; 0x28
 80024aa:	46bd      	mov	sp, r7
 80024ac:	bd80      	pop	{r7, pc}
 80024ae:	bf00      	nop
 80024b0:	40000400 	.word	0x40000400
 80024b4:	40023800 	.word	0x40023800
 80024b8:	40020400 	.word	0x40020400
 80024bc:	40000800 	.word	0x40000800
 80024c0:	40020c00 	.word	0x40020c00

080024c4 <set_pwm>:
  }
}

/* USER CODE BEGIN 1 */
void set_pwm(TIM_HandleTypeDef *htim, uint16_t channel, uint16_t dc)
{
 80024c4:	b480      	push	{r7}
 80024c6:	b083      	sub	sp, #12
 80024c8:	af00      	add	r7, sp, #0
 80024ca:	6078      	str	r0, [r7, #4]
 80024cc:	460b      	mov	r3, r1
 80024ce:	807b      	strh	r3, [r7, #2]
 80024d0:	4613      	mov	r3, r2
 80024d2:	803b      	strh	r3, [r7, #0]
	__HAL_TIM_SET_COMPARE(htim, channel, dc);
 80024d4:	887b      	ldrh	r3, [r7, #2]
 80024d6:	2b00      	cmp	r3, #0
 80024d8:	d104      	bne.n	80024e4 <set_pwm+0x20>
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	883a      	ldrh	r2, [r7, #0]
 80024e0:	635a      	str	r2, [r3, #52]	; 0x34
}
 80024e2:	e023      	b.n	800252c <set_pwm+0x68>
	__HAL_TIM_SET_COMPARE(htim, channel, dc);
 80024e4:	887b      	ldrh	r3, [r7, #2]
 80024e6:	2b04      	cmp	r3, #4
 80024e8:	d104      	bne.n	80024f4 <set_pwm+0x30>
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	681a      	ldr	r2, [r3, #0]
 80024ee:	883b      	ldrh	r3, [r7, #0]
 80024f0:	6393      	str	r3, [r2, #56]	; 0x38
}
 80024f2:	e01b      	b.n	800252c <set_pwm+0x68>
	__HAL_TIM_SET_COMPARE(htim, channel, dc);
 80024f4:	887b      	ldrh	r3, [r7, #2]
 80024f6:	2b08      	cmp	r3, #8
 80024f8:	d104      	bne.n	8002504 <set_pwm+0x40>
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	681a      	ldr	r2, [r3, #0]
 80024fe:	883b      	ldrh	r3, [r7, #0]
 8002500:	63d3      	str	r3, [r2, #60]	; 0x3c
}
 8002502:	e013      	b.n	800252c <set_pwm+0x68>
	__HAL_TIM_SET_COMPARE(htim, channel, dc);
 8002504:	887b      	ldrh	r3, [r7, #2]
 8002506:	2b0c      	cmp	r3, #12
 8002508:	d104      	bne.n	8002514 <set_pwm+0x50>
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	681a      	ldr	r2, [r3, #0]
 800250e:	883b      	ldrh	r3, [r7, #0]
 8002510:	6413      	str	r3, [r2, #64]	; 0x40
}
 8002512:	e00b      	b.n	800252c <set_pwm+0x68>
	__HAL_TIM_SET_COMPARE(htim, channel, dc);
 8002514:	887b      	ldrh	r3, [r7, #2]
 8002516:	2b10      	cmp	r3, #16
 8002518:	d104      	bne.n	8002524 <set_pwm+0x60>
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	681a      	ldr	r2, [r3, #0]
 800251e:	883b      	ldrh	r3, [r7, #0]
 8002520:	6593      	str	r3, [r2, #88]	; 0x58
}
 8002522:	e003      	b.n	800252c <set_pwm+0x68>
	__HAL_TIM_SET_COMPARE(htim, channel, dc);
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	681a      	ldr	r2, [r3, #0]
 8002528:	883b      	ldrh	r3, [r7, #0]
 800252a:	65d3      	str	r3, [r2, #92]	; 0x5c
}
 800252c:	bf00      	nop
 800252e:	370c      	adds	r7, #12
 8002530:	46bd      	mov	sp, r7
 8002532:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002536:	4770      	bx	lr

08002538 <timeout_start>:

// start counting Timeouts
void timeout_start(void)
{
 8002538:	b580      	push	{r7, lr}
 800253a:	af00      	add	r7, sp, #0
	// reset number of 2second Timeouts
	num_timeout_2sec = 0;
 800253c:	4b03      	ldr	r3, [pc, #12]	; (800254c <timeout_start+0x14>)
 800253e:	2200      	movs	r2, #0
 8002540:	701a      	strb	r2, [r3, #0]

	// start timeout Timer
	HAL_TIM_Base_Start_IT(&TIM_TIMEOUTS);
 8002542:	4803      	ldr	r0, [pc, #12]	; (8002550 <timeout_start+0x18>)
 8002544:	f003 ffbc 	bl	80064c0 <HAL_TIM_Base_Start_IT>
}
 8002548:	bf00      	nop
 800254a:	bd80      	pop	{r7, pc}
 800254c:	2000038c 	.word	0x2000038c
 8002550:	20000650 	.word	0x20000650

08002554 <timeout_stop>:

// stop counting Timeouts
void timeout_stop(void)
{
 8002554:	b580      	push	{r7, lr}
 8002556:	af00      	add	r7, sp, #0
	// stop Rotate_Timeout
	HAL_TIM_Base_Stop_IT(&TIM_TIMEOUTS);
 8002558:	4802      	ldr	r0, [pc, #8]	; (8002564 <timeout_stop+0x10>)
 800255a:	f004 f829 	bl	80065b0 <HAL_TIM_Base_Stop_IT>
}
 800255e:	bf00      	nop
 8002560:	bd80      	pop	{r7, pc}
 8002562:	bf00      	nop
 8002564:	20000650 	.word	0x20000650

08002568 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef* htim)
{
 8002568:	b480      	push	{r7}
 800256a:	b083      	sub	sp, #12
 800256c:	af00      	add	r7, sp, #0
 800256e:	6078      	str	r0, [r7, #4]
	if(htim == &htim3)
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	4a09      	ldr	r2, [pc, #36]	; (8002598 <HAL_TIM_PeriodElapsedCallback+0x30>)
 8002574:	4293      	cmp	r3, r2
 8002576:	d009      	beq.n	800258c <HAL_TIM_PeriodElapsedCallback+0x24>
	{// enters every 10ms
		// line follower PID
//		lfollower_pid();
//		lfollower_control();
	}
	else if(htim == &TIM_TIMEOUTS)
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	4a08      	ldr	r2, [pc, #32]	; (800259c <HAL_TIM_PeriodElapsedCallback+0x34>)
 800257c:	4293      	cmp	r3, r2
 800257e:	d105      	bne.n	800258c <HAL_TIM_PeriodElapsedCallback+0x24>
	{// enters every 2sec
		// count 2sec cycle
		num_timeout_2sec++;
 8002580:	4b07      	ldr	r3, [pc, #28]	; (80025a0 <HAL_TIM_PeriodElapsedCallback+0x38>)
 8002582:	781b      	ldrb	r3, [r3, #0]
 8002584:	3301      	adds	r3, #1
 8002586:	b2da      	uxtb	r2, r3
 8002588:	4b05      	ldr	r3, [pc, #20]	; (80025a0 <HAL_TIM_PeriodElapsedCallback+0x38>)
 800258a:	701a      	strb	r2, [r3, #0]
	}
}
 800258c:	bf00      	nop
 800258e:	370c      	adds	r7, #12
 8002590:	46bd      	mov	sp, r7
 8002592:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002596:	4770      	bx	lr
 8002598:	200005b8 	.word	0x200005b8
 800259c:	20000650 	.word	0x20000650
 80025a0:	2000038c 	.word	0x2000038c

080025a4 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart3;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80025a4:	b580      	push	{r7, lr}
 80025a6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80025a8:	4b14      	ldr	r3, [pc, #80]	; (80025fc <MX_USART1_UART_Init+0x58>)
 80025aa:	4a15      	ldr	r2, [pc, #84]	; (8002600 <MX_USART1_UART_Init+0x5c>)
 80025ac:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 80025ae:	4b13      	ldr	r3, [pc, #76]	; (80025fc <MX_USART1_UART_Init+0x58>)
 80025b0:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80025b4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80025b6:	4b11      	ldr	r3, [pc, #68]	; (80025fc <MX_USART1_UART_Init+0x58>)
 80025b8:	2200      	movs	r2, #0
 80025ba:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80025bc:	4b0f      	ldr	r3, [pc, #60]	; (80025fc <MX_USART1_UART_Init+0x58>)
 80025be:	2200      	movs	r2, #0
 80025c0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80025c2:	4b0e      	ldr	r3, [pc, #56]	; (80025fc <MX_USART1_UART_Init+0x58>)
 80025c4:	2200      	movs	r2, #0
 80025c6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80025c8:	4b0c      	ldr	r3, [pc, #48]	; (80025fc <MX_USART1_UART_Init+0x58>)
 80025ca:	220c      	movs	r2, #12
 80025cc:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80025ce:	4b0b      	ldr	r3, [pc, #44]	; (80025fc <MX_USART1_UART_Init+0x58>)
 80025d0:	2200      	movs	r2, #0
 80025d2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80025d4:	4b09      	ldr	r3, [pc, #36]	; (80025fc <MX_USART1_UART_Init+0x58>)
 80025d6:	2200      	movs	r2, #0
 80025d8:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80025da:	4b08      	ldr	r3, [pc, #32]	; (80025fc <MX_USART1_UART_Init+0x58>)
 80025dc:	2200      	movs	r2, #0
 80025de:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80025e0:	4b06      	ldr	r3, [pc, #24]	; (80025fc <MX_USART1_UART_Init+0x58>)
 80025e2:	2200      	movs	r2, #0
 80025e4:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80025e6:	4805      	ldr	r0, [pc, #20]	; (80025fc <MX_USART1_UART_Init+0x58>)
 80025e8:	f005 fa42 	bl	8007a70 <HAL_UART_Init>
 80025ec:	4603      	mov	r3, r0
 80025ee:	2b00      	cmp	r3, #0
 80025f0:	d001      	beq.n	80025f6 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 80025f2:	f7fe fd5b 	bl	80010ac <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80025f6:	bf00      	nop
 80025f8:	bd80      	pop	{r7, pc}
 80025fa:	bf00      	nop
 80025fc:	20000720 	.word	0x20000720
 8002600:	40011000 	.word	0x40011000

08002604 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8002604:	b580      	push	{r7, lr}
 8002606:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8002608:	4b14      	ldr	r3, [pc, #80]	; (800265c <MX_USART3_UART_Init+0x58>)
 800260a:	4a15      	ldr	r2, [pc, #84]	; (8002660 <MX_USART3_UART_Init+0x5c>)
 800260c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800260e:	4b13      	ldr	r3, [pc, #76]	; (800265c <MX_USART3_UART_Init+0x58>)
 8002610:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002614:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8002616:	4b11      	ldr	r3, [pc, #68]	; (800265c <MX_USART3_UART_Init+0x58>)
 8002618:	2200      	movs	r2, #0
 800261a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 800261c:	4b0f      	ldr	r3, [pc, #60]	; (800265c <MX_USART3_UART_Init+0x58>)
 800261e:	2200      	movs	r2, #0
 8002620:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8002622:	4b0e      	ldr	r3, [pc, #56]	; (800265c <MX_USART3_UART_Init+0x58>)
 8002624:	2200      	movs	r2, #0
 8002626:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002628:	4b0c      	ldr	r3, [pc, #48]	; (800265c <MX_USART3_UART_Init+0x58>)
 800262a:	220c      	movs	r2, #12
 800262c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800262e:	4b0b      	ldr	r3, [pc, #44]	; (800265c <MX_USART3_UART_Init+0x58>)
 8002630:	2200      	movs	r2, #0
 8002632:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002634:	4b09      	ldr	r3, [pc, #36]	; (800265c <MX_USART3_UART_Init+0x58>)
 8002636:	2200      	movs	r2, #0
 8002638:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800263a:	4b08      	ldr	r3, [pc, #32]	; (800265c <MX_USART3_UART_Init+0x58>)
 800263c:	2200      	movs	r2, #0
 800263e:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002640:	4b06      	ldr	r3, [pc, #24]	; (800265c <MX_USART3_UART_Init+0x58>)
 8002642:	2200      	movs	r2, #0
 8002644:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8002646:	4805      	ldr	r0, [pc, #20]	; (800265c <MX_USART3_UART_Init+0x58>)
 8002648:	f005 fa12 	bl	8007a70 <HAL_UART_Init>
 800264c:	4603      	mov	r3, r0
 800264e:	2b00      	cmp	r3, #0
 8002650:	d001      	beq.n	8002656 <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8002652:	f7fe fd2b 	bl	80010ac <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8002656:	bf00      	nop
 8002658:	bd80      	pop	{r7, pc}
 800265a:	bf00      	nop
 800265c:	2000069c 	.word	0x2000069c
 8002660:	40004800 	.word	0x40004800

08002664 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002664:	b580      	push	{r7, lr}
 8002666:	b08c      	sub	sp, #48	; 0x30
 8002668:	af00      	add	r7, sp, #0
 800266a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800266c:	f107 031c 	add.w	r3, r7, #28
 8002670:	2200      	movs	r2, #0
 8002672:	601a      	str	r2, [r3, #0]
 8002674:	605a      	str	r2, [r3, #4]
 8002676:	609a      	str	r2, [r3, #8]
 8002678:	60da      	str	r2, [r3, #12]
 800267a:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	4a3f      	ldr	r2, [pc, #252]	; (8002780 <HAL_UART_MspInit+0x11c>)
 8002682:	4293      	cmp	r3, r2
 8002684:	d141      	bne.n	800270a <HAL_UART_MspInit+0xa6>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002686:	4b3f      	ldr	r3, [pc, #252]	; (8002784 <HAL_UART_MspInit+0x120>)
 8002688:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800268a:	4a3e      	ldr	r2, [pc, #248]	; (8002784 <HAL_UART_MspInit+0x120>)
 800268c:	f043 0310 	orr.w	r3, r3, #16
 8002690:	6453      	str	r3, [r2, #68]	; 0x44
 8002692:	4b3c      	ldr	r3, [pc, #240]	; (8002784 <HAL_UART_MspInit+0x120>)
 8002694:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002696:	f003 0310 	and.w	r3, r3, #16
 800269a:	61bb      	str	r3, [r7, #24]
 800269c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800269e:	4b39      	ldr	r3, [pc, #228]	; (8002784 <HAL_UART_MspInit+0x120>)
 80026a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026a2:	4a38      	ldr	r2, [pc, #224]	; (8002784 <HAL_UART_MspInit+0x120>)
 80026a4:	f043 0302 	orr.w	r3, r3, #2
 80026a8:	6313      	str	r3, [r2, #48]	; 0x30
 80026aa:	4b36      	ldr	r3, [pc, #216]	; (8002784 <HAL_UART_MspInit+0x120>)
 80026ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026ae:	f003 0302 	and.w	r3, r3, #2
 80026b2:	617b      	str	r3, [r7, #20]
 80026b4:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PB15     ------> USART1_RX
    PB6     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = BLUET_RX_Pin;
 80026b6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80026ba:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026bc:	2302      	movs	r3, #2
 80026be:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026c0:	2300      	movs	r3, #0
 80026c2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80026c4:	2303      	movs	r3, #3
 80026c6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 80026c8:	2304      	movs	r3, #4
 80026ca:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(BLUET_RX_GPIO_Port, &GPIO_InitStruct);
 80026cc:	f107 031c 	add.w	r3, r7, #28
 80026d0:	4619      	mov	r1, r3
 80026d2:	482d      	ldr	r0, [pc, #180]	; (8002788 <HAL_UART_MspInit+0x124>)
 80026d4:	f001 fc96 	bl	8004004 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = BLUET_TX_Pin;
 80026d8:	2340      	movs	r3, #64	; 0x40
 80026da:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026dc:	2302      	movs	r3, #2
 80026de:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026e0:	2300      	movs	r3, #0
 80026e2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80026e4:	2303      	movs	r3, #3
 80026e6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80026e8:	2307      	movs	r3, #7
 80026ea:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(BLUET_TX_GPIO_Port, &GPIO_InitStruct);
 80026ec:	f107 031c 	add.w	r3, r7, #28
 80026f0:	4619      	mov	r1, r3
 80026f2:	4825      	ldr	r0, [pc, #148]	; (8002788 <HAL_UART_MspInit+0x124>)
 80026f4:	f001 fc86 	bl	8004004 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80026f8:	2200      	movs	r2, #0
 80026fa:	2100      	movs	r1, #0
 80026fc:	2025      	movs	r0, #37	; 0x25
 80026fe:	f001 f840 	bl	8003782 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002702:	2025      	movs	r0, #37	; 0x25
 8002704:	f001 f859 	bl	80037ba <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8002708:	e035      	b.n	8002776 <HAL_UART_MspInit+0x112>
  else if(uartHandle->Instance==USART3)
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	4a1f      	ldr	r2, [pc, #124]	; (800278c <HAL_UART_MspInit+0x128>)
 8002710:	4293      	cmp	r3, r2
 8002712:	d130      	bne.n	8002776 <HAL_UART_MspInit+0x112>
    __HAL_RCC_USART3_CLK_ENABLE();
 8002714:	4b1b      	ldr	r3, [pc, #108]	; (8002784 <HAL_UART_MspInit+0x120>)
 8002716:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002718:	4a1a      	ldr	r2, [pc, #104]	; (8002784 <HAL_UART_MspInit+0x120>)
 800271a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800271e:	6413      	str	r3, [r2, #64]	; 0x40
 8002720:	4b18      	ldr	r3, [pc, #96]	; (8002784 <HAL_UART_MspInit+0x120>)
 8002722:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002724:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002728:	613b      	str	r3, [r7, #16]
 800272a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800272c:	4b15      	ldr	r3, [pc, #84]	; (8002784 <HAL_UART_MspInit+0x120>)
 800272e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002730:	4a14      	ldr	r2, [pc, #80]	; (8002784 <HAL_UART_MspInit+0x120>)
 8002732:	f043 0308 	orr.w	r3, r3, #8
 8002736:	6313      	str	r3, [r2, #48]	; 0x30
 8002738:	4b12      	ldr	r3, [pc, #72]	; (8002784 <HAL_UART_MspInit+0x120>)
 800273a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800273c:	f003 0308 	and.w	r3, r3, #8
 8002740:	60fb      	str	r3, [r7, #12]
 8002742:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002744:	f44f 7340 	mov.w	r3, #768	; 0x300
 8002748:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800274a:	2302      	movs	r3, #2
 800274c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800274e:	2300      	movs	r3, #0
 8002750:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002752:	2303      	movs	r3, #3
 8002754:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002756:	2307      	movs	r3, #7
 8002758:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800275a:	f107 031c 	add.w	r3, r7, #28
 800275e:	4619      	mov	r1, r3
 8002760:	480b      	ldr	r0, [pc, #44]	; (8002790 <HAL_UART_MspInit+0x12c>)
 8002762:	f001 fc4f 	bl	8004004 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8002766:	2200      	movs	r2, #0
 8002768:	2100      	movs	r1, #0
 800276a:	2027      	movs	r0, #39	; 0x27
 800276c:	f001 f809 	bl	8003782 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8002770:	2027      	movs	r0, #39	; 0x27
 8002772:	f001 f822 	bl	80037ba <HAL_NVIC_EnableIRQ>
}
 8002776:	bf00      	nop
 8002778:	3730      	adds	r7, #48	; 0x30
 800277a:	46bd      	mov	sp, r7
 800277c:	bd80      	pop	{r7, pc}
 800277e:	bf00      	nop
 8002780:	40011000 	.word	0x40011000
 8002784:	40023800 	.word	0x40023800
 8002788:	40020400 	.word	0x40020400
 800278c:	40004800 	.word	0x40004800
 8002790:	40020c00 	.word	0x40020c00

08002794 <UART_Receive>:

/******************************************************************************
@brief	 	 Receives a char by UART serial port
******************************************************************************/
char UART_Receive(uart_t *huart)
{
 8002794:	b580      	push	{r7, lr}
 8002796:	b082      	sub	sp, #8
 8002798:	af00      	add	r7, sp, #0
 800279a:	6078      	str	r0, [r7, #4]
	if(c != NEW_LINE) // Is this the end of reception?
 800279c:	4b0e      	ldr	r3, [pc, #56]	; (80027d8 <UART_Receive+0x44>)
 800279e:	781b      	ldrb	r3, [r3, #0]
 80027a0:	b2db      	uxtb	r3, r3
 80027a2:	2b0d      	cmp	r3, #13
 80027a4:	d003      	beq.n	80027ae <UART_Receive+0x1a>
		Rx_UART_init(huart); // prepare for next character
 80027a6:	6878      	ldr	r0, [r7, #4]
 80027a8:	f000 f838 	bl	800281c <Rx_UART_init>
 80027ac:	e002      	b.n	80027b4 <UART_Receive+0x20>
	else
		cmd_received = 1;
 80027ae:	4b0b      	ldr	r3, [pc, #44]	; (80027dc <UART_Receive+0x48>)
 80027b0:	2201      	movs	r2, #1
 80027b2:	701a      	strb	r2, [r3, #0]

	if(huart->Rx_index == (RX_BUFF_LEN - 1)) // Is the buffer full?
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	7d1b      	ldrb	r3, [r3, #20]
 80027b8:	b2db      	uxtb	r3, r3
 80027ba:	2b0f      	cmp	r3, #15
 80027bc:	d102      	bne.n	80027c4 <UART_Receive+0x30>
		// Treat as 'CR'
		c = NEW_LINE;
 80027be:	4b06      	ldr	r3, [pc, #24]	; (80027d8 <UART_Receive+0x44>)
 80027c0:	220d      	movs	r2, #13
 80027c2:	701a      	strb	r2, [r3, #0]
	
	//if(process_as_control() == 0) // Is the received char a control char?
	//	return (char)(-1);
	
	// Its not a special character
	process_as_data(huart);
 80027c4:	6878      	ldr	r0, [r7, #4]
 80027c6:	f000 f80b 	bl	80027e0 <process_as_data>

	return c;
 80027ca:	4b03      	ldr	r3, [pc, #12]	; (80027d8 <UART_Receive+0x44>)
 80027cc:	781b      	ldrb	r3, [r3, #0]
 80027ce:	b2db      	uxtb	r3, r3
}
 80027d0:	4618      	mov	r0, r3
 80027d2:	3708      	adds	r7, #8
 80027d4:	46bd      	mov	sp, r7
 80027d6:	bd80      	pop	{r7, pc}
 80027d8:	200007a4 	.word	0x200007a4
 80027dc:	2000038d 	.word	0x2000038d

080027e0 <process_as_data>:

@brief	 	 process the char received as a data character
******************************************************************************/

static void process_as_data(uart_t *huart)
{
 80027e0:	b480      	push	{r7}
 80027e2:	b083      	sub	sp, #12
 80027e4:	af00      	add	r7, sp, #0
 80027e6:	6078      	str	r0, [r7, #4]
	// add received char to Rx_Buffer
	huart->Rx_Buffer[huart->Rx_index] = c;
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	7d1b      	ldrb	r3, [r3, #20]
 80027ec:	b2db      	uxtb	r3, r3
 80027ee:	4619      	mov	r1, r3
 80027f0:	4b09      	ldr	r3, [pc, #36]	; (8002818 <process_as_data+0x38>)
 80027f2:	781b      	ldrb	r3, [r3, #0]
 80027f4:	b2da      	uxtb	r2, r3
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	440b      	add	r3, r1
 80027fa:	711a      	strb	r2, [r3, #4]
	huart->Rx_index++;
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	7d1b      	ldrb	r3, [r3, #20]
 8002800:	b2db      	uxtb	r3, r3
 8002802:	3301      	adds	r3, #1
 8002804:	b2da      	uxtb	r2, r3
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	751a      	strb	r2, [r3, #20]
}
 800280a:	bf00      	nop
 800280c:	370c      	adds	r7, #12
 800280e:	46bd      	mov	sp, r7
 8002810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002814:	4770      	bx	lr
 8002816:	bf00      	nop
 8002818:	200007a4 	.word	0x200007a4

0800281c <Rx_UART_init>:

// set the interrupt for UART
void Rx_UART_init(uart_t *huart)
{
 800281c:	b580      	push	{r7, lr}
 800281e:	b082      	sub	sp, #8
 8002820:	af00      	add	r7, sp, #0
 8002822:	6078      	str	r0, [r7, #4]
	HAL_UART_Receive_IT(huart->uart, (uint8_t*)&c, 1);
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	2201      	movs	r2, #1
 800282a:	4904      	ldr	r1, [pc, #16]	; (800283c <Rx_UART_init+0x20>)
 800282c:	4618      	mov	r0, r3
 800282e:	f005 f9c9 	bl	8007bc4 <HAL_UART_Receive_IT>
}
 8002832:	bf00      	nop
 8002834:	3708      	adds	r7, #8
 8002836:	46bd      	mov	sp, r7
 8002838:	bd80      	pop	{r7, pc}
 800283a:	bf00      	nop
 800283c:	200007a4 	.word	0x200007a4

08002840 <HAL_UART_RxCpltCallback>:

//implementation of UART ISR
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002840:	b480      	push	{r7}
 8002842:	b083      	sub	sp, #12
 8002844:	af00      	add	r7, sp, #0
 8002846:	6078      	str	r0, [r7, #4]
	// debug uart
	if (huart->Instance == debug_uart.uart->Instance)
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	681a      	ldr	r2, [r3, #0]
 800284c:	4b0c      	ldr	r3, [pc, #48]	; (8002880 <HAL_UART_RxCpltCallback+0x40>)
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	429a      	cmp	r2, r3
 8002854:	d103      	bne.n	800285e <HAL_UART_RxCpltCallback+0x1e>
		debug_uart.Rx_flag = 1;
 8002856:	4b0a      	ldr	r3, [pc, #40]	; (8002880 <HAL_UART_RxCpltCallback+0x40>)
 8002858:	2201      	movs	r2, #1
 800285a:	755a      	strb	r2, [r3, #21]
	// bluetooth uart
	else if (huart->Instance == bluet_uart.uart->Instance)
		bluet_uart.Rx_flag = 1;

//	HAL_UART_Receive_IT(huart, (uint8_t*)&c, 1);
}
 800285c:	e009      	b.n	8002872 <HAL_UART_RxCpltCallback+0x32>
	else if (huart->Instance == bluet_uart.uart->Instance)
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	681a      	ldr	r2, [r3, #0]
 8002862:	4b08      	ldr	r3, [pc, #32]	; (8002884 <HAL_UART_RxCpltCallback+0x44>)
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	429a      	cmp	r2, r3
 800286a:	d102      	bne.n	8002872 <HAL_UART_RxCpltCallback+0x32>
		bluet_uart.Rx_flag = 1;
 800286c:	4b05      	ldr	r3, [pc, #20]	; (8002884 <HAL_UART_RxCpltCallback+0x44>)
 800286e:	2201      	movs	r2, #1
 8002870:	755a      	strb	r2, [r3, #21]
}
 8002872:	bf00      	nop
 8002874:	370c      	adds	r7, #12
 8002876:	46bd      	mov	sp, r7
 8002878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800287c:	4770      	bx	lr
 800287e:	bf00      	nop
 8002880:	20000050 	.word	0x20000050
 8002884:	200000e8 	.word	0x200000e8

08002888 <UART_puts>:
@brief	 	 Sends a string by UART - Polling (Waits for UART_Tx to transmit
							queued data
@param  	 String to be transmitted
******************************************************************************/
void UART_puts(uart_t *huart, const char *str)
{
 8002888:	b580      	push	{r7, lr}
 800288a:	b084      	sub	sp, #16
 800288c:	af00      	add	r7, sp, #0
 800288e:	6078      	str	r0, [r7, #4]
 8002890:	6039      	str	r1, [r7, #0]
	if((str == NULL) || (str[0] == 0))	// string empty?
 8002892:	683b      	ldr	r3, [r7, #0]
 8002894:	2b00      	cmp	r3, #0
 8002896:	d021      	beq.n	80028dc <UART_puts+0x54>
 8002898:	683b      	ldr	r3, [r7, #0]
 800289a:	781b      	ldrb	r3, [r3, #0]
 800289c:	2b00      	cmp	r3, #0
 800289e:	d01d      	beq.n	80028dc <UART_puts+0x54>
		return;
	
	int len = strlen(str);
 80028a0:	6838      	ldr	r0, [r7, #0]
 80028a2:	f7fd fcd7 	bl	8000254 <strlen>
 80028a6:	4603      	mov	r3, r0
 80028a8:	60fb      	str	r3, [r7, #12]
	if(len > TX_BUFF_LEN)		// string size bigger than the max size of Tx_Buffer?
 80028aa:	68fb      	ldr	r3, [r7, #12]
 80028ac:	2b80      	cmp	r3, #128	; 0x80
 80028ae:	dc17      	bgt.n	80028e0 <UART_puts+0x58>
		return;

	while(huart->uart->gState == HAL_UART_STATE_BUSY_TX) // Waits for UART_Tx to transmit queued data
 80028b0:	bf00      	nop
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80028b8:	2b21      	cmp	r3, #33	; 0x21
 80028ba:	d0fa      	beq.n	80028b2 <UART_puts+0x2a>
		;
	
	strcpy((char *)huart->Tx_Buffer, str);	// send string 'str' to 'TX_Buffer'
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	3316      	adds	r3, #22
 80028c0:	6839      	ldr	r1, [r7, #0]
 80028c2:	4618      	mov	r0, r3
 80028c4:	f006 ff5e 	bl	8009784 <strcpy>
	HAL_UART_Transmit_IT(huart->uart, (uint8_t*)huart->Tx_Buffer, len);
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	6818      	ldr	r0, [r3, #0]
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	3316      	adds	r3, #22
 80028d0:	68fa      	ldr	r2, [r7, #12]
 80028d2:	b292      	uxth	r2, r2
 80028d4:	4619      	mov	r1, r3
 80028d6:	f005 f919 	bl	8007b0c <HAL_UART_Transmit_IT>
 80028da:	e002      	b.n	80028e2 <UART_puts+0x5a>
		return;
 80028dc:	bf00      	nop
 80028de:	e000      	b.n	80028e2 <UART_puts+0x5a>
		return;
 80028e0:	bf00      	nop
}
 80028e2:	3710      	adds	r7, #16
 80028e4:	46bd      	mov	sp, r7
 80028e6:	bd80      	pop	{r7, pc}

080028e8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80028e8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002920 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80028ec:	480d      	ldr	r0, [pc, #52]	; (8002924 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80028ee:	490e      	ldr	r1, [pc, #56]	; (8002928 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80028f0:	4a0e      	ldr	r2, [pc, #56]	; (800292c <LoopFillZerobss+0x1e>)
  movs r3, #0
 80028f2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80028f4:	e002      	b.n	80028fc <LoopCopyDataInit>

080028f6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80028f6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80028f8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80028fa:	3304      	adds	r3, #4

080028fc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80028fc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80028fe:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002900:	d3f9      	bcc.n	80028f6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002902:	4a0b      	ldr	r2, [pc, #44]	; (8002930 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002904:	4c0b      	ldr	r4, [pc, #44]	; (8002934 <LoopFillZerobss+0x26>)
  movs r3, #0
 8002906:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002908:	e001      	b.n	800290e <LoopFillZerobss>

0800290a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800290a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800290c:	3204      	adds	r2, #4

0800290e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800290e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002910:	d3fb      	bcc.n	800290a <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002912:	f7ff fb79 	bl	8002008 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002916:	f006 f9bf 	bl	8008c98 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800291a:	f7fe fafd 	bl	8000f18 <main>
  bx  lr    
 800291e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002920:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 8002924:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002928:	20000358 	.word	0x20000358
  ldr r2, =_sidata
 800292c:	0800bf1c 	.word	0x0800bf1c
  ldr r2, =_sbss
 8002930:	20000358 	.word	0x20000358
  ldr r4, =_ebss
 8002934:	200007bc 	.word	0x200007bc

08002938 <CAN1_RX0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002938:	e7fe      	b.n	8002938 <CAN1_RX0_IRQHandler>

0800293a <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800293a:	b580      	push	{r7, lr}
 800293c:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800293e:	2003      	movs	r0, #3
 8002940:	f000 ff14 	bl	800376c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002944:	2000      	movs	r0, #0
 8002946:	f000 f805 	bl	8002954 <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 800294a:	f7ff f9d7 	bl	8001cfc <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
 800294e:	2300      	movs	r3, #0
}
 8002950:	4618      	mov	r0, r3
 8002952:	bd80      	pop	{r7, pc}

08002954 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002954:	b580      	push	{r7, lr}
 8002956:	b082      	sub	sp, #8
 8002958:	af00      	add	r7, sp, #0
 800295a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800295c:	4b12      	ldr	r3, [pc, #72]	; (80029a8 <HAL_InitTick+0x54>)
 800295e:	681a      	ldr	r2, [r3, #0]
 8002960:	4b12      	ldr	r3, [pc, #72]	; (80029ac <HAL_InitTick+0x58>)
 8002962:	781b      	ldrb	r3, [r3, #0]
 8002964:	4619      	mov	r1, r3
 8002966:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800296a:	fbb3 f3f1 	udiv	r3, r3, r1
 800296e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002972:	4618      	mov	r0, r3
 8002974:	f000 ff2f 	bl	80037d6 <HAL_SYSTICK_Config>
 8002978:	4603      	mov	r3, r0
 800297a:	2b00      	cmp	r3, #0
 800297c:	d001      	beq.n	8002982 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800297e:	2301      	movs	r3, #1
 8002980:	e00e      	b.n	80029a0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	2b0f      	cmp	r3, #15
 8002986:	d80a      	bhi.n	800299e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002988:	2200      	movs	r2, #0
 800298a:	6879      	ldr	r1, [r7, #4]
 800298c:	f04f 30ff 	mov.w	r0, #4294967295
 8002990:	f000 fef7 	bl	8003782 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002994:	4a06      	ldr	r2, [pc, #24]	; (80029b0 <HAL_InitTick+0x5c>)
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800299a:	2300      	movs	r3, #0
 800299c:	e000      	b.n	80029a0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800299e:	2301      	movs	r3, #1
}
 80029a0:	4618      	mov	r0, r3
 80029a2:	3708      	adds	r7, #8
 80029a4:	46bd      	mov	sp, r7
 80029a6:	bd80      	pop	{r7, pc}
 80029a8:	2000004c 	.word	0x2000004c
 80029ac:	20000184 	.word	0x20000184
 80029b0:	20000180 	.word	0x20000180

080029b4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80029b4:	b480      	push	{r7}
 80029b6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80029b8:	4b06      	ldr	r3, [pc, #24]	; (80029d4 <HAL_IncTick+0x20>)
 80029ba:	781b      	ldrb	r3, [r3, #0]
 80029bc:	461a      	mov	r2, r3
 80029be:	4b06      	ldr	r3, [pc, #24]	; (80029d8 <HAL_IncTick+0x24>)
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	4413      	add	r3, r2
 80029c4:	4a04      	ldr	r2, [pc, #16]	; (80029d8 <HAL_IncTick+0x24>)
 80029c6:	6013      	str	r3, [r2, #0]
}
 80029c8:	bf00      	nop
 80029ca:	46bd      	mov	sp, r7
 80029cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029d0:	4770      	bx	lr
 80029d2:	bf00      	nop
 80029d4:	20000184 	.word	0x20000184
 80029d8:	200007a8 	.word	0x200007a8

080029dc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80029dc:	b480      	push	{r7}
 80029de:	af00      	add	r7, sp, #0
  return uwTick;
 80029e0:	4b03      	ldr	r3, [pc, #12]	; (80029f0 <HAL_GetTick+0x14>)
 80029e2:	681b      	ldr	r3, [r3, #0]
}
 80029e4:	4618      	mov	r0, r3
 80029e6:	46bd      	mov	sp, r7
 80029e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ec:	4770      	bx	lr
 80029ee:	bf00      	nop
 80029f0:	200007a8 	.word	0x200007a8

080029f4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80029f4:	b580      	push	{r7, lr}
 80029f6:	b084      	sub	sp, #16
 80029f8:	af00      	add	r7, sp, #0
 80029fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80029fc:	f7ff ffee 	bl	80029dc <HAL_GetTick>
 8002a00:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002a06:	68fb      	ldr	r3, [r7, #12]
 8002a08:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a0c:	d005      	beq.n	8002a1a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002a0e:	4b0a      	ldr	r3, [pc, #40]	; (8002a38 <HAL_Delay+0x44>)
 8002a10:	781b      	ldrb	r3, [r3, #0]
 8002a12:	461a      	mov	r2, r3
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	4413      	add	r3, r2
 8002a18:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002a1a:	bf00      	nop
 8002a1c:	f7ff ffde 	bl	80029dc <HAL_GetTick>
 8002a20:	4602      	mov	r2, r0
 8002a22:	68bb      	ldr	r3, [r7, #8]
 8002a24:	1ad3      	subs	r3, r2, r3
 8002a26:	68fa      	ldr	r2, [r7, #12]
 8002a28:	429a      	cmp	r2, r3
 8002a2a:	d8f7      	bhi.n	8002a1c <HAL_Delay+0x28>
  {
  }
}
 8002a2c:	bf00      	nop
 8002a2e:	bf00      	nop
 8002a30:	3710      	adds	r7, #16
 8002a32:	46bd      	mov	sp, r7
 8002a34:	bd80      	pop	{r7, pc}
 8002a36:	bf00      	nop
 8002a38:	20000184 	.word	0x20000184

08002a3c <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002a3c:	b580      	push	{r7, lr}
 8002a3e:	b084      	sub	sp, #16
 8002a40:	af00      	add	r7, sp, #0
 8002a42:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002a44:	2300      	movs	r3, #0
 8002a46:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	d101      	bne.n	8002a52 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002a4e:	2301      	movs	r3, #1
 8002a50:	e031      	b.n	8002ab6 <HAL_ADC_Init+0x7a>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if(hadc->State == HAL_ADC_STATE_RESET)
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a56:	2b00      	cmp	r3, #0
 8002a58:	d109      	bne.n	8002a6e <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002a5a:	6878      	ldr	r0, [r7, #4]
 8002a5c:	f7fd febe 	bl	80007dc <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	2200      	movs	r2, #0
 8002a64:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	2200      	movs	r2, #0
 8002a6a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a72:	f003 0310 	and.w	r3, r3, #16
 8002a76:	2b00      	cmp	r3, #0
 8002a78:	d116      	bne.n	8002aa8 <HAL_ADC_Init+0x6c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002a7e:	4b10      	ldr	r3, [pc, #64]	; (8002ac0 <HAL_ADC_Init+0x84>)
 8002a80:	4013      	ands	r3, r2
 8002a82:	f043 0202 	orr.w	r2, r3, #2
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8002a8a:	6878      	ldr	r0, [r7, #4]
 8002a8c:	f000 fc18 	bl	80032c0 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	2200      	movs	r2, #0
 8002a94:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a9a:	f023 0303 	bic.w	r3, r3, #3
 8002a9e:	f043 0201 	orr.w	r2, r3, #1
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	641a      	str	r2, [r3, #64]	; 0x40
 8002aa6:	e001      	b.n	8002aac <HAL_ADC_Init+0x70>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002aa8:	2301      	movs	r3, #1
 8002aaa:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	2200      	movs	r2, #0
 8002ab0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002ab4:	7bfb      	ldrb	r3, [r7, #15]
}
 8002ab6:	4618      	mov	r0, r3
 8002ab8:	3710      	adds	r7, #16
 8002aba:	46bd      	mov	sp, r7
 8002abc:	bd80      	pop	{r7, pc}
 8002abe:	bf00      	nop
 8002ac0:	ffffeefd 	.word	0xffffeefd

08002ac4 <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8002ac4:	b580      	push	{r7, lr}
 8002ac6:	b084      	sub	sp, #16
 8002ac8:	af00      	add	r7, sp, #0
 8002aca:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0, tmp2 = 0;
 8002acc:	2300      	movs	r3, #0
 8002ace:	60fb      	str	r3, [r7, #12]
 8002ad0:	2300      	movs	r3, #0
 8002ad2:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC);
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	f003 0302 	and.w	r3, r3, #2
 8002ade:	2b02      	cmp	r3, #2
 8002ae0:	bf0c      	ite	eq
 8002ae2:	2301      	moveq	r3, #1
 8002ae4:	2300      	movne	r3, #0
 8002ae6:	b2db      	uxtb	r3, r3
 8002ae8:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC);
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	685b      	ldr	r3, [r3, #4]
 8002af0:	f003 0320 	and.w	r3, r3, #32
 8002af4:	2b20      	cmp	r3, #32
 8002af6:	bf0c      	ite	eq
 8002af8:	2301      	moveq	r3, #1
 8002afa:	2300      	movne	r3, #0
 8002afc:	b2db      	uxtb	r3, r3
 8002afe:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for regular channels */
  if(tmp1 && tmp2)
 8002b00:	68fb      	ldr	r3, [r7, #12]
 8002b02:	2b00      	cmp	r3, #0
 8002b04:	d049      	beq.n	8002b9a <HAL_ADC_IRQHandler+0xd6>
 8002b06:	68bb      	ldr	r3, [r7, #8]
 8002b08:	2b00      	cmp	r3, #0
 8002b0a:	d046      	beq.n	8002b9a <HAL_ADC_IRQHandler+0xd6>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b10:	f003 0310 	and.w	r3, r3, #16
 8002b14:	2b00      	cmp	r3, #0
 8002b16:	d105      	bne.n	8002b24 <HAL_ADC_IRQHandler+0x60>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b1c:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F7, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	689b      	ldr	r3, [r3, #8]
 8002b2a:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	d12b      	bne.n	8002b8a <HAL_ADC_IRQHandler+0xc6>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	699b      	ldr	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	d127      	bne.n	8002b8a <HAL_ADC_IRQHandler+0xc6>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b40:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002b44:	2b00      	cmp	r3, #0
 8002b46:	d006      	beq.n	8002b56 <HAL_ADC_IRQHandler+0x92>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	689b      	ldr	r3, [r3, #8]
 8002b4e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d119      	bne.n	8002b8a <HAL_ADC_IRQHandler+0xc6>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	685a      	ldr	r2, [r3, #4]
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	f022 0220 	bic.w	r2, r2, #32
 8002b64:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b6a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b76:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	d105      	bne.n	8002b8a <HAL_ADC_IRQHandler+0xc6>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b82:	f043 0201 	orr.w	r2, r3, #1
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002b8a:	6878      	ldr	r0, [r7, #4]
 8002b8c:	f7fd ff0c 	bl	80009a8 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	f06f 0212 	mvn.w	r2, #18
 8002b98:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC);
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	f003 0304 	and.w	r3, r3, #4
 8002ba4:	2b04      	cmp	r3, #4
 8002ba6:	bf0c      	ite	eq
 8002ba8:	2301      	moveq	r3, #1
 8002baa:	2300      	movne	r3, #0
 8002bac:	b2db      	uxtb	r3, r3
 8002bae:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC);                               
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	685b      	ldr	r3, [r3, #4]
 8002bb6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002bba:	2b80      	cmp	r3, #128	; 0x80
 8002bbc:	bf0c      	ite	eq
 8002bbe:	2301      	moveq	r3, #1
 8002bc0:	2300      	movne	r3, #0
 8002bc2:	b2db      	uxtb	r3, r3
 8002bc4:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for injected channels */
  if(tmp1 && tmp2)
 8002bc6:	68fb      	ldr	r3, [r7, #12]
 8002bc8:	2b00      	cmp	r3, #0
 8002bca:	d057      	beq.n	8002c7c <HAL_ADC_IRQHandler+0x1b8>
 8002bcc:	68bb      	ldr	r3, [r7, #8]
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	d054      	beq.n	8002c7c <HAL_ADC_IRQHandler+0x1b8>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bd6:	f003 0310 	and.w	r3, r3, #16
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	d105      	bne.n	8002bea <HAL_ADC_IRQHandler+0x126>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002be2:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	641a      	str	r2, [r3, #64]	; 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	689b      	ldr	r3, [r3, #8]
 8002bf0:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8002bf4:	2b00      	cmp	r3, #0
 8002bf6:	d139      	bne.n	8002c6c <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL) ||
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002bfe:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	d006      	beq.n	8002c14 <HAL_ADC_IRQHandler+0x150>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	689b      	ldr	r3, [r3, #8]
 8002c0c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL) ||
 8002c10:	2b00      	cmp	r3, #0
 8002c12:	d12b      	bne.n	8002c6c <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	685b      	ldr	r3, [r3, #4]
 8002c1a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	d124      	bne.n	8002c6c <HAL_ADC_IRQHandler+0x1a8>
       (ADC_IS_SOFTWARE_START_REGULAR(hadc) &&
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	689b      	ldr	r3, [r3, #8]
 8002c28:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8002c2c:	2b00      	cmp	r3, #0
 8002c2e:	d11d      	bne.n	8002c6c <HAL_ADC_IRQHandler+0x1a8>
       (hadc->Init.ContinuousConvMode == DISABLE))))
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	699b      	ldr	r3, [r3, #24]
       (ADC_IS_SOFTWARE_START_REGULAR(hadc) &&
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	d119      	bne.n	8002c6c <HAL_ADC_IRQHandler+0x1a8>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	685a      	ldr	r2, [r3, #4]
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002c46:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c4c:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	641a      	str	r2, [r3, #64]	; 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c58:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002c5c:	2b00      	cmp	r3, #0
 8002c5e:	d105      	bne.n	8002c6c <HAL_ADC_IRQHandler+0x1a8>
      { 
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c64:	f043 0201 	orr.w	r2, r3, #1
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8002c6c:	6878      	ldr	r0, [r7, #4]
 8002c6e:	f000 fca3 	bl	80035b8 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	f06f 020c 	mvn.w	r2, #12
 8002c7a:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD);
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	f003 0301 	and.w	r3, r3, #1
 8002c86:	2b01      	cmp	r3, #1
 8002c88:	bf0c      	ite	eq
 8002c8a:	2301      	moveq	r3, #1
 8002c8c:	2300      	movne	r3, #0
 8002c8e:	b2db      	uxtb	r3, r3
 8002c90:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD);                          
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	685b      	ldr	r3, [r3, #4]
 8002c98:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002c9c:	2b40      	cmp	r3, #64	; 0x40
 8002c9e:	bf0c      	ite	eq
 8002ca0:	2301      	moveq	r3, #1
 8002ca2:	2300      	movne	r3, #0
 8002ca4:	b2db      	uxtb	r3, r3
 8002ca6:	60bb      	str	r3, [r7, #8]
  /* Check Analog watchdog flag */
  if(tmp1 && tmp2)
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	2b00      	cmp	r3, #0
 8002cac:	d017      	beq.n	8002cde <HAL_ADC_IRQHandler+0x21a>
 8002cae:	68bb      	ldr	r3, [r7, #8]
 8002cb0:	2b00      	cmp	r3, #0
 8002cb2:	d014      	beq.n	8002cde <HAL_ADC_IRQHandler+0x21a>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	f003 0301 	and.w	r3, r3, #1
 8002cbe:	2b01      	cmp	r3, #1
 8002cc0:	d10d      	bne.n	8002cde <HAL_ADC_IRQHandler+0x21a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cc6:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Level out of window callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8002cce:	6878      	ldr	r0, [r7, #4]
 8002cd0:	f000 f998 	bl	8003004 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	f06f 0201 	mvn.w	r2, #1
 8002cdc:	601a      	str	r2, [r3, #0]
    }
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_OVR);
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	f003 0320 	and.w	r3, r3, #32
 8002ce8:	2b20      	cmp	r3, #32
 8002cea:	bf0c      	ite	eq
 8002cec:	2301      	moveq	r3, #1
 8002cee:	2300      	movne	r3, #0
 8002cf0:	b2db      	uxtb	r3, r3
 8002cf2:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_OVR);
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	685b      	ldr	r3, [r3, #4]
 8002cfa:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002cfe:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002d02:	bf0c      	ite	eq
 8002d04:	2301      	moveq	r3, #1
 8002d06:	2300      	movne	r3, #0
 8002d08:	b2db      	uxtb	r3, r3
 8002d0a:	60bb      	str	r3, [r7, #8]
  /* Check Overrun flag */
  if(tmp1 && tmp2)
 8002d0c:	68fb      	ldr	r3, [r7, #12]
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	d015      	beq.n	8002d3e <HAL_ADC_IRQHandler+0x27a>
 8002d12:	68bb      	ldr	r3, [r7, #8]
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	d012      	beq.n	8002d3e <HAL_ADC_IRQHandler+0x27a>
    /* Note: On STM32F7, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */
    
    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d1c:	f043 0202 	orr.w	r2, r3, #2
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	f06f 0220 	mvn.w	r2, #32
 8002d2c:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8002d2e:	6878      	ldr	r0, [r7, #4]
 8002d30:	f000 f972 	bl	8003018 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	f06f 0220 	mvn.w	r2, #32
 8002d3c:	601a      	str	r2, [r3, #0]
  }
}
 8002d3e:	bf00      	nop
 8002d40:	3710      	adds	r7, #16
 8002d42:	46bd      	mov	sp, r7
 8002d44:	bd80      	pop	{r7, pc}
	...

08002d48 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8002d48:	b580      	push	{r7, lr}
 8002d4a:	b086      	sub	sp, #24
 8002d4c:	af00      	add	r7, sp, #0
 8002d4e:	60f8      	str	r0, [r7, #12]
 8002d50:	60b9      	str	r1, [r7, #8]
 8002d52:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0;
 8002d54:	2300      	movs	r3, #0
 8002d56:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002d5e:	2b01      	cmp	r3, #1
 8002d60:	d101      	bne.n	8002d66 <HAL_ADC_Start_DMA+0x1e>
 8002d62:	2302      	movs	r3, #2
 8002d64:	e0d4      	b.n	8002f10 <HAL_ADC_Start_DMA+0x1c8>
 8002d66:	68fb      	ldr	r3, [r7, #12]
 8002d68:	2201      	movs	r2, #1
 8002d6a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
     Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8002d6e:	68fb      	ldr	r3, [r7, #12]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	689b      	ldr	r3, [r3, #8]
 8002d74:	f003 0301 	and.w	r3, r3, #1
 8002d78:	2b01      	cmp	r3, #1
 8002d7a:	d018      	beq.n	8002dae <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002d7c:	68fb      	ldr	r3, [r7, #12]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	689a      	ldr	r2, [r3, #8]
 8002d82:	68fb      	ldr	r3, [r7, #12]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	f042 0201 	orr.w	r2, r2, #1
 8002d8a:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 8002d8c:	4b62      	ldr	r3, [pc, #392]	; (8002f18 <HAL_ADC_Start_DMA+0x1d0>)
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	4a62      	ldr	r2, [pc, #392]	; (8002f1c <HAL_ADC_Start_DMA+0x1d4>)
 8002d92:	fba2 2303 	umull	r2, r3, r2, r3
 8002d96:	0c9a      	lsrs	r2, r3, #18
 8002d98:	4613      	mov	r3, r2
 8002d9a:	005b      	lsls	r3, r3, #1
 8002d9c:	4413      	add	r3, r2
 8002d9e:	617b      	str	r3, [r7, #20]
    while(counter != 0)
 8002da0:	e002      	b.n	8002da8 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8002da2:	697b      	ldr	r3, [r7, #20]
 8002da4:	3b01      	subs	r3, #1
 8002da6:	617b      	str	r3, [r7, #20]
    while(counter != 0)
 8002da8:	697b      	ldr	r3, [r7, #20]
 8002daa:	2b00      	cmp	r3, #0
 8002dac:	d1f9      	bne.n	8002da2 <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8002dae:	68fb      	ldr	r3, [r7, #12]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	689b      	ldr	r3, [r3, #8]
 8002db4:	f003 0301 	and.w	r3, r3, #1
 8002db8:	2b01      	cmp	r3, #1
 8002dba:	f040 809c 	bne.w	8002ef6 <HAL_ADC_Start_DMA+0x1ae>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8002dbe:	68fb      	ldr	r3, [r7, #12]
 8002dc0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002dc2:	4b57      	ldr	r3, [pc, #348]	; (8002f20 <HAL_ADC_Start_DMA+0x1d8>)
 8002dc4:	4013      	ands	r3, r2
 8002dc6:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002dca:	68fb      	ldr	r3, [r7, #12]
 8002dcc:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002dce:	68fb      	ldr	r3, [r7, #12]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	685b      	ldr	r3, [r3, #4]
 8002dd4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002dd8:	2b00      	cmp	r3, #0
 8002dda:	d007      	beq.n	8002dec <HAL_ADC_Start_DMA+0xa4>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002ddc:	68fb      	ldr	r3, [r7, #12]
 8002dde:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002de0:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002de4:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002dec:	68fb      	ldr	r3, [r7, #12]
 8002dee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002df0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002df4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002df8:	d106      	bne.n	8002e08 <HAL_ADC_Start_DMA+0xc0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002dfa:	68fb      	ldr	r3, [r7, #12]
 8002dfc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002dfe:	f023 0206 	bic.w	r2, r3, #6
 8002e02:	68fb      	ldr	r3, [r7, #12]
 8002e04:	645a      	str	r2, [r3, #68]	; 0x44
 8002e06:	e002      	b.n	8002e0e <HAL_ADC_Start_DMA+0xc6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	2200      	movs	r2, #0
 8002e0c:	645a      	str	r2, [r3, #68]	; 0x44
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 8002e0e:	68fb      	ldr	r3, [r7, #12]
 8002e10:	2200      	movs	r2, #0
 8002e12:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002e16:	68fb      	ldr	r3, [r7, #12]
 8002e18:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002e1a:	4a42      	ldr	r2, [pc, #264]	; (8002f24 <HAL_ADC_Start_DMA+0x1dc>)
 8002e1c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002e1e:	68fb      	ldr	r3, [r7, #12]
 8002e20:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002e22:	4a41      	ldr	r2, [pc, #260]	; (8002f28 <HAL_ADC_Start_DMA+0x1e0>)
 8002e24:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002e26:	68fb      	ldr	r3, [r7, #12]
 8002e28:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002e2a:	4a40      	ldr	r2, [pc, #256]	; (8002f2c <HAL_ADC_Start_DMA+0x1e4>)
 8002e2c:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002e2e:	68fb      	ldr	r3, [r7, #12]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8002e36:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	685a      	ldr	r2, [r3, #4]
 8002e3e:	68fb      	ldr	r3, [r7, #12]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8002e46:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	689a      	ldr	r2, [r3, #8]
 8002e4e:	68fb      	ldr	r3, [r7, #12]
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002e56:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002e58:	68fb      	ldr	r3, [r7, #12]
 8002e5a:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8002e5c:	68fb      	ldr	r3, [r7, #12]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	334c      	adds	r3, #76	; 0x4c
 8002e62:	4619      	mov	r1, r3
 8002e64:	68ba      	ldr	r2, [r7, #8]
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	f000 fd70 	bl	800394c <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI))
 8002e6c:	4b30      	ldr	r3, [pc, #192]	; (8002f30 <HAL_ADC_Start_DMA+0x1e8>)
 8002e6e:	685b      	ldr	r3, [r3, #4]
 8002e70:	f003 031f 	and.w	r3, r3, #31
 8002e74:	2b00      	cmp	r3, #0
 8002e76:	d10f      	bne.n	8002e98 <HAL_ADC_Start_DMA+0x150>
    {
      /* if no external trigger present enable software conversion of regular channels */
      if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8002e78:	68fb      	ldr	r3, [r7, #12]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	689b      	ldr	r3, [r3, #8]
 8002e7e:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002e82:	2b00      	cmp	r3, #0
 8002e84:	d143      	bne.n	8002f0e <HAL_ADC_Start_DMA+0x1c6>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002e86:	68fb      	ldr	r3, [r7, #12]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	689a      	ldr	r2, [r3, #8]
 8002e8c:	68fb      	ldr	r3, [r7, #12]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002e94:	609a      	str	r2, [r3, #8]
 8002e96:	e03a      	b.n	8002f0e <HAL_ADC_Start_DMA+0x1c6>
      }
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002e98:	68fb      	ldr	r3, [r7, #12]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	4a25      	ldr	r2, [pc, #148]	; (8002f34 <HAL_ADC_Start_DMA+0x1ec>)
 8002e9e:	4293      	cmp	r3, r2
 8002ea0:	d10e      	bne.n	8002ec0 <HAL_ADC_Start_DMA+0x178>
 8002ea2:	68fb      	ldr	r3, [r7, #12]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	689b      	ldr	r3, [r3, #8]
 8002ea8:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	d107      	bne.n	8002ec0 <HAL_ADC_Start_DMA+0x178>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002eb0:	68fb      	ldr	r3, [r7, #12]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	689a      	ldr	r2, [r3, #8]
 8002eb6:	68fb      	ldr	r3, [r7, #12]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002ebe:	609a      	str	r2, [r3, #8]
      }
      /* if dual mode is selected, ADC3 works independently. */
      /* check if the mode selected is not triple */
      if( HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI_4) )
 8002ec0:	4b1b      	ldr	r3, [pc, #108]	; (8002f30 <HAL_ADC_Start_DMA+0x1e8>)
 8002ec2:	685b      	ldr	r3, [r3, #4]
 8002ec4:	f003 0310 	and.w	r3, r3, #16
 8002ec8:	2b00      	cmp	r3, #0
 8002eca:	d120      	bne.n	8002f0e <HAL_ADC_Start_DMA+0x1c6>
      {
        /* if instance of handle correspond to ADC3 and  no external trigger present enable software conversion of regular channels */
        if((hadc->Instance == ADC3) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002ecc:	68fb      	ldr	r3, [r7, #12]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	4a19      	ldr	r2, [pc, #100]	; (8002f38 <HAL_ADC_Start_DMA+0x1f0>)
 8002ed2:	4293      	cmp	r3, r2
 8002ed4:	d11b      	bne.n	8002f0e <HAL_ADC_Start_DMA+0x1c6>
 8002ed6:	68fb      	ldr	r3, [r7, #12]
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	689b      	ldr	r3, [r3, #8]
 8002edc:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002ee0:	2b00      	cmp	r3, #0
 8002ee2:	d114      	bne.n	8002f0e <HAL_ADC_Start_DMA+0x1c6>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002ee4:	68fb      	ldr	r3, [r7, #12]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	689a      	ldr	r2, [r3, #8]
 8002eea:	68fb      	ldr	r3, [r7, #12]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002ef2:	609a      	str	r2, [r3, #8]
 8002ef4:	e00b      	b.n	8002f0e <HAL_ADC_Start_DMA+0x1c6>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002ef6:	68fb      	ldr	r3, [r7, #12]
 8002ef8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002efa:	f043 0210 	orr.w	r2, r3, #16
 8002efe:	68fb      	ldr	r3, [r7, #12]
 8002f00:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002f02:	68fb      	ldr	r3, [r7, #12]
 8002f04:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f06:	f043 0201 	orr.w	r2, r3, #1
 8002f0a:	68fb      	ldr	r3, [r7, #12]
 8002f0c:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8002f0e:	2300      	movs	r3, #0
}
 8002f10:	4618      	mov	r0, r3
 8002f12:	3718      	adds	r7, #24
 8002f14:	46bd      	mov	sp, r7
 8002f16:	bd80      	pop	{r7, pc}
 8002f18:	2000004c 	.word	0x2000004c
 8002f1c:	431bde83 	.word	0x431bde83
 8002f20:	fffff8fe 	.word	0xfffff8fe
 8002f24:	080034b5 	.word	0x080034b5
 8002f28:	0800356f 	.word	0x0800356f
 8002f2c:	0800358b 	.word	0x0800358b
 8002f30:	40012300 	.word	0x40012300
 8002f34:	40012000 	.word	0x40012000
 8002f38:	40012200 	.word	0x40012200

08002f3c <HAL_ADC_Stop_DMA>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Stop_DMA(ADC_HandleTypeDef* hadc)
{
 8002f3c:	b580      	push	{r7, lr}
 8002f3e:	b084      	sub	sp, #16
 8002f40:	af00      	add	r7, sp, #0
 8002f42:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002f44:	2300      	movs	r3, #0
 8002f46:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002f4e:	2b01      	cmp	r3, #1
 8002f50:	d101      	bne.n	8002f56 <HAL_ADC_Stop_DMA+0x1a>
 8002f52:	2302      	movs	r3, #2
 8002f54:	e046      	b.n	8002fe4 <HAL_ADC_Stop_DMA+0xa8>
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	2201      	movs	r2, #1
 8002f5a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	689a      	ldr	r2, [r3, #8]
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	f022 0201 	bic.w	r2, r2, #1
 8002f6c:	609a      	str	r2, [r3, #8]
  
  /* Check if ADC is effectively disabled */
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	689b      	ldr	r3, [r3, #8]
 8002f74:	f003 0301 	and.w	r3, r3, #1
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	d12e      	bne.n	8002fda <HAL_ADC_Stop_DMA+0x9e>
  {
    /* Disable the selected ADC DMA mode */
    hadc->Instance->CR2 &= ~ADC_CR2_DMA;
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	689a      	ldr	r2, [r3, #8]
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002f8a:	609a      	str	r2, [r3, #8]
    
    /* Disable the DMA channel (in case of DMA in circular mode or stop while */
    /* DMA transfer is on going)                                              */
    if (hadc->DMA_Handle->State == HAL_DMA_STATE_BUSY)
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002f90:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002f94:	b2db      	uxtb	r3, r3
 8002f96:	2b02      	cmp	r3, #2
 8002f98:	d10f      	bne.n	8002fba <HAL_ADC_Stop_DMA+0x7e>
    {
      tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002f9e:	4618      	mov	r0, r3
 8002fa0:	f000 fd34 	bl	8003a0c <HAL_DMA_Abort>
 8002fa4:	4603      	mov	r3, r0
 8002fa6:	73fb      	strb	r3, [r7, #15]
      
      /* Check if DMA channel effectively disabled */
      if (tmp_hal_status != HAL_OK)
 8002fa8:	7bfb      	ldrb	r3, [r7, #15]
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	d005      	beq.n	8002fba <HAL_ADC_Stop_DMA+0x7e>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fb2:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    
    /* Disable ADC overrun interrupt */
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	685a      	ldr	r2, [r3, #4]
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	f022 6280 	bic.w	r2, r2, #67108864	; 0x4000000
 8002fc8:	605a      	str	r2, [r3, #4]
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002fce:	4b07      	ldr	r3, [pc, #28]	; (8002fec <HAL_ADC_Stop_DMA+0xb0>)
 8002fd0:	4013      	ands	r3, r2
 8002fd2:	f043 0201 	orr.w	r2, r3, #1
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	2200      	movs	r2, #0
 8002fde:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8002fe2:	7bfb      	ldrb	r3, [r7, #15]
}
 8002fe4:	4618      	mov	r0, r3
 8002fe6:	3710      	adds	r7, #16
 8002fe8:	46bd      	mov	sp, r7
 8002fea:	bd80      	pop	{r7, pc}
 8002fec:	ffffeefe 	.word	0xffffeefe

08002ff0 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002ff0:	b480      	push	{r7}
 8002ff2:	b083      	sub	sp, #12
 8002ff4:	af00      	add	r7, sp, #0
 8002ff6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8002ff8:	bf00      	nop
 8002ffa:	370c      	adds	r7, #12
 8002ffc:	46bd      	mov	sp, r7
 8002ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003002:	4770      	bx	lr

08003004 <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8003004:	b480      	push	{r7}
 8003006:	b083      	sub	sp, #12
 8003008:	af00      	add	r7, sp, #0
 800300a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 800300c:	bf00      	nop
 800300e:	370c      	adds	r7, #12
 8003010:	46bd      	mov	sp, r7
 8003012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003016:	4770      	bx	lr

08003018 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8003018:	b480      	push	{r7}
 800301a:	b083      	sub	sp, #12
 800301c:	af00      	add	r7, sp, #0
 800301e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8003020:	bf00      	nop
 8003022:	370c      	adds	r7, #12
 8003024:	46bd      	mov	sp, r7
 8003026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800302a:	4770      	bx	lr

0800302c <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 800302c:	b480      	push	{r7}
 800302e:	b085      	sub	sp, #20
 8003030:	af00      	add	r7, sp, #0
 8003032:	6078      	str	r0, [r7, #4]
 8003034:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0;
 8003036:	2300      	movs	r3, #0
 8003038:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003040:	2b01      	cmp	r3, #1
 8003042:	d101      	bne.n	8003048 <HAL_ADC_ConfigChannel+0x1c>
 8003044:	2302      	movs	r3, #2
 8003046:	e12a      	b.n	800329e <HAL_ADC_ConfigChannel+0x272>
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	2201      	movs	r2, #1
 800304c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if ((sConfig->Channel > ADC_CHANNEL_9) && (sConfig->Channel != ADC_INTERNAL_NONE))
 8003050:	683b      	ldr	r3, [r7, #0]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	2b09      	cmp	r3, #9
 8003056:	d93a      	bls.n	80030ce <HAL_ADC_ConfigChannel+0xa2>
 8003058:	683b      	ldr	r3, [r7, #0]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8003060:	d035      	beq.n	80030ce <HAL_ADC_ConfigChannel+0xa2>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	68d9      	ldr	r1, [r3, #12]
 8003068:	683b      	ldr	r3, [r7, #0]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	b29b      	uxth	r3, r3
 800306e:	461a      	mov	r2, r3
 8003070:	4613      	mov	r3, r2
 8003072:	005b      	lsls	r3, r3, #1
 8003074:	4413      	add	r3, r2
 8003076:	3b1e      	subs	r3, #30
 8003078:	2207      	movs	r2, #7
 800307a:	fa02 f303 	lsl.w	r3, r2, r3
 800307e:	43da      	mvns	r2, r3
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	400a      	ands	r2, r1
 8003086:	60da      	str	r2, [r3, #12]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003088:	683b      	ldr	r3, [r7, #0]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	4a87      	ldr	r2, [pc, #540]	; (80032ac <HAL_ADC_ConfigChannel+0x280>)
 800308e:	4293      	cmp	r3, r2
 8003090:	d10a      	bne.n	80030a8 <HAL_ADC_ConfigChannel+0x7c>
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, ADC_CHANNEL_18);
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	68d9      	ldr	r1, [r3, #12]
 8003098:	683b      	ldr	r3, [r7, #0]
 800309a:	689b      	ldr	r3, [r3, #8]
 800309c:	061a      	lsls	r2, r3, #24
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	430a      	orrs	r2, r1
 80030a4:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80030a6:	e035      	b.n	8003114 <HAL_ADC_ConfigChannel+0xe8>
    }
    else
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	68d9      	ldr	r1, [r3, #12]
 80030ae:	683b      	ldr	r3, [r7, #0]
 80030b0:	689a      	ldr	r2, [r3, #8]
 80030b2:	683b      	ldr	r3, [r7, #0]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	b29b      	uxth	r3, r3
 80030b8:	4618      	mov	r0, r3
 80030ba:	4603      	mov	r3, r0
 80030bc:	005b      	lsls	r3, r3, #1
 80030be:	4403      	add	r3, r0
 80030c0:	3b1e      	subs	r3, #30
 80030c2:	409a      	lsls	r2, r3
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	430a      	orrs	r2, r1
 80030ca:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80030cc:	e022      	b.n	8003114 <HAL_ADC_ConfigChannel+0xe8>
    }
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	6919      	ldr	r1, [r3, #16]
 80030d4:	683b      	ldr	r3, [r7, #0]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	b29b      	uxth	r3, r3
 80030da:	461a      	mov	r2, r3
 80030dc:	4613      	mov	r3, r2
 80030de:	005b      	lsls	r3, r3, #1
 80030e0:	4413      	add	r3, r2
 80030e2:	2207      	movs	r2, #7
 80030e4:	fa02 f303 	lsl.w	r3, r2, r3
 80030e8:	43da      	mvns	r2, r3
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	400a      	ands	r2, r1
 80030f0:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	6919      	ldr	r1, [r3, #16]
 80030f8:	683b      	ldr	r3, [r7, #0]
 80030fa:	689a      	ldr	r2, [r3, #8]
 80030fc:	683b      	ldr	r3, [r7, #0]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	b29b      	uxth	r3, r3
 8003102:	4618      	mov	r0, r3
 8003104:	4603      	mov	r3, r0
 8003106:	005b      	lsls	r3, r3, #1
 8003108:	4403      	add	r3, r0
 800310a:	409a      	lsls	r2, r3
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	430a      	orrs	r2, r1
 8003112:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 8003114:	683b      	ldr	r3, [r7, #0]
 8003116:	685b      	ldr	r3, [r3, #4]
 8003118:	2b06      	cmp	r3, #6
 800311a:	d824      	bhi.n	8003166 <HAL_ADC_ConfigChannel+0x13a>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003122:	683b      	ldr	r3, [r7, #0]
 8003124:	685a      	ldr	r2, [r3, #4]
 8003126:	4613      	mov	r3, r2
 8003128:	009b      	lsls	r3, r3, #2
 800312a:	4413      	add	r3, r2
 800312c:	3b05      	subs	r3, #5
 800312e:	221f      	movs	r2, #31
 8003130:	fa02 f303 	lsl.w	r3, r2, r3
 8003134:	43da      	mvns	r2, r3
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	400a      	ands	r2, r1
 800313c:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003144:	683b      	ldr	r3, [r7, #0]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	b29b      	uxth	r3, r3
 800314a:	4618      	mov	r0, r3
 800314c:	683b      	ldr	r3, [r7, #0]
 800314e:	685a      	ldr	r2, [r3, #4]
 8003150:	4613      	mov	r3, r2
 8003152:	009b      	lsls	r3, r3, #2
 8003154:	4413      	add	r3, r2
 8003156:	3b05      	subs	r3, #5
 8003158:	fa00 f203 	lsl.w	r2, r0, r3
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	430a      	orrs	r2, r1
 8003162:	635a      	str	r2, [r3, #52]	; 0x34
 8003164:	e04c      	b.n	8003200 <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 8003166:	683b      	ldr	r3, [r7, #0]
 8003168:	685b      	ldr	r3, [r3, #4]
 800316a:	2b0c      	cmp	r3, #12
 800316c:	d824      	bhi.n	80031b8 <HAL_ADC_ConfigChannel+0x18c>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003174:	683b      	ldr	r3, [r7, #0]
 8003176:	685a      	ldr	r2, [r3, #4]
 8003178:	4613      	mov	r3, r2
 800317a:	009b      	lsls	r3, r3, #2
 800317c:	4413      	add	r3, r2
 800317e:	3b23      	subs	r3, #35	; 0x23
 8003180:	221f      	movs	r2, #31
 8003182:	fa02 f303 	lsl.w	r3, r2, r3
 8003186:	43da      	mvns	r2, r3
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	400a      	ands	r2, r1
 800318e:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003196:	683b      	ldr	r3, [r7, #0]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	b29b      	uxth	r3, r3
 800319c:	4618      	mov	r0, r3
 800319e:	683b      	ldr	r3, [r7, #0]
 80031a0:	685a      	ldr	r2, [r3, #4]
 80031a2:	4613      	mov	r3, r2
 80031a4:	009b      	lsls	r3, r3, #2
 80031a6:	4413      	add	r3, r2
 80031a8:	3b23      	subs	r3, #35	; 0x23
 80031aa:	fa00 f203 	lsl.w	r2, r0, r3
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	430a      	orrs	r2, r1
 80031b4:	631a      	str	r2, [r3, #48]	; 0x30
 80031b6:	e023      	b.n	8003200 <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80031be:	683b      	ldr	r3, [r7, #0]
 80031c0:	685a      	ldr	r2, [r3, #4]
 80031c2:	4613      	mov	r3, r2
 80031c4:	009b      	lsls	r3, r3, #2
 80031c6:	4413      	add	r3, r2
 80031c8:	3b41      	subs	r3, #65	; 0x41
 80031ca:	221f      	movs	r2, #31
 80031cc:	fa02 f303 	lsl.w	r3, r2, r3
 80031d0:	43da      	mvns	r2, r3
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	400a      	ands	r2, r1
 80031d8:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80031e0:	683b      	ldr	r3, [r7, #0]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	b29b      	uxth	r3, r3
 80031e6:	4618      	mov	r0, r3
 80031e8:	683b      	ldr	r3, [r7, #0]
 80031ea:	685a      	ldr	r2, [r3, #4]
 80031ec:	4613      	mov	r3, r2
 80031ee:	009b      	lsls	r3, r3, #2
 80031f0:	4413      	add	r3, r2
 80031f2:	3b41      	subs	r3, #65	; 0x41
 80031f4:	fa00 f203 	lsl.w	r2, r0, r3
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	430a      	orrs	r2, r1
 80031fe:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  /* if no internal channel selected */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_INTERNAL_NONE))
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	4a2a      	ldr	r2, [pc, #168]	; (80032b0 <HAL_ADC_ConfigChannel+0x284>)
 8003206:	4293      	cmp	r3, r2
 8003208:	d10a      	bne.n	8003220 <HAL_ADC_ConfigChannel+0x1f4>
 800320a:	683b      	ldr	r3, [r7, #0]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8003212:	d105      	bne.n	8003220 <HAL_ADC_ConfigChannel+0x1f4>
  {
    /* Disable the VBAT & TSVREFE channel*/
    ADC->CCR &= ~(ADC_CCR_VBATE | ADC_CCR_TSVREFE);
 8003214:	4b27      	ldr	r3, [pc, #156]	; (80032b4 <HAL_ADC_ConfigChannel+0x288>)
 8003216:	685b      	ldr	r3, [r3, #4]
 8003218:	4a26      	ldr	r2, [pc, #152]	; (80032b4 <HAL_ADC_ConfigChannel+0x288>)
 800321a:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 800321e:	6053      	str	r3, [r2, #4]
  }

  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	4a22      	ldr	r2, [pc, #136]	; (80032b0 <HAL_ADC_ConfigChannel+0x284>)
 8003226:	4293      	cmp	r3, r2
 8003228:	d109      	bne.n	800323e <HAL_ADC_ConfigChannel+0x212>
 800322a:	683b      	ldr	r3, [r7, #0]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	2b12      	cmp	r3, #18
 8003230:	d105      	bne.n	800323e <HAL_ADC_ConfigChannel+0x212>
  {
    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 8003232:	4b20      	ldr	r3, [pc, #128]	; (80032b4 <HAL_ADC_ConfigChannel+0x288>)
 8003234:	685b      	ldr	r3, [r3, #4]
 8003236:	4a1f      	ldr	r2, [pc, #124]	; (80032b4 <HAL_ADC_ConfigChannel+0x288>)
 8003238:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800323c:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_18 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	4a1b      	ldr	r2, [pc, #108]	; (80032b0 <HAL_ADC_ConfigChannel+0x284>)
 8003244:	4293      	cmp	r3, r2
 8003246:	d125      	bne.n	8003294 <HAL_ADC_ConfigChannel+0x268>
 8003248:	683b      	ldr	r3, [r7, #0]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	4a17      	ldr	r2, [pc, #92]	; (80032ac <HAL_ADC_ConfigChannel+0x280>)
 800324e:	4293      	cmp	r3, r2
 8003250:	d003      	beq.n	800325a <HAL_ADC_ConfigChannel+0x22e>
 8003252:	683b      	ldr	r3, [r7, #0]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	2b11      	cmp	r3, #17
 8003258:	d11c      	bne.n	8003294 <HAL_ADC_ConfigChannel+0x268>
  {
    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 800325a:	4b16      	ldr	r3, [pc, #88]	; (80032b4 <HAL_ADC_ConfigChannel+0x288>)
 800325c:	685b      	ldr	r3, [r3, #4]
 800325e:	4a15      	ldr	r2, [pc, #84]	; (80032b4 <HAL_ADC_ConfigChannel+0x288>)
 8003260:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8003264:	6053      	str	r3, [r2, #4]

    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003266:	683b      	ldr	r3, [r7, #0]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	4a10      	ldr	r2, [pc, #64]	; (80032ac <HAL_ADC_ConfigChannel+0x280>)
 800326c:	4293      	cmp	r3, r2
 800326e:	d111      	bne.n	8003294 <HAL_ADC_ConfigChannel+0x268>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 8003270:	4b11      	ldr	r3, [pc, #68]	; (80032b8 <HAL_ADC_ConfigChannel+0x28c>)
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	4a11      	ldr	r2, [pc, #68]	; (80032bc <HAL_ADC_ConfigChannel+0x290>)
 8003276:	fba2 2303 	umull	r2, r3, r2, r3
 800327a:	0c9a      	lsrs	r2, r3, #18
 800327c:	4613      	mov	r3, r2
 800327e:	009b      	lsls	r3, r3, #2
 8003280:	4413      	add	r3, r2
 8003282:	005b      	lsls	r3, r3, #1
 8003284:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 8003286:	e002      	b.n	800328e <HAL_ADC_ConfigChannel+0x262>
      {
        counter--;
 8003288:	68fb      	ldr	r3, [r7, #12]
 800328a:	3b01      	subs	r3, #1
 800328c:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 800328e:	68fb      	ldr	r3, [r7, #12]
 8003290:	2b00      	cmp	r3, #0
 8003292:	d1f9      	bne.n	8003288 <HAL_ADC_ConfigChannel+0x25c>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	2200      	movs	r2, #0
 8003298:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 800329c:	2300      	movs	r3, #0
}
 800329e:	4618      	mov	r0, r3
 80032a0:	3714      	adds	r7, #20
 80032a2:	46bd      	mov	sp, r7
 80032a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032a8:	4770      	bx	lr
 80032aa:	bf00      	nop
 80032ac:	10000012 	.word	0x10000012
 80032b0:	40012000 	.word	0x40012000
 80032b4:	40012300 	.word	0x40012300
 80032b8:	2000004c 	.word	0x2000004c
 80032bc:	431bde83 	.word	0x431bde83

080032c0 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80032c0:	b480      	push	{r7}
 80032c2:	b083      	sub	sp, #12
 80032c4:	af00      	add	r7, sp, #0
 80032c6:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 80032c8:	4b78      	ldr	r3, [pc, #480]	; (80034ac <ADC_Init+0x1ec>)
 80032ca:	685b      	ldr	r3, [r3, #4]
 80032cc:	4a77      	ldr	r2, [pc, #476]	; (80034ac <ADC_Init+0x1ec>)
 80032ce:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 80032d2:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 80032d4:	4b75      	ldr	r3, [pc, #468]	; (80034ac <ADC_Init+0x1ec>)
 80032d6:	685a      	ldr	r2, [r3, #4]
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	685b      	ldr	r3, [r3, #4]
 80032dc:	4973      	ldr	r1, [pc, #460]	; (80034ac <ADC_Init+0x1ec>)
 80032de:	4313      	orrs	r3, r2
 80032e0:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	685a      	ldr	r2, [r3, #4]
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80032f0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	6859      	ldr	r1, [r3, #4]
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	691b      	ldr	r3, [r3, #16]
 80032fc:	021a      	lsls	r2, r3, #8
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	430a      	orrs	r2, r1
 8003304:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	685a      	ldr	r2, [r3, #4]
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8003314:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	6859      	ldr	r1, [r3, #4]
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	689a      	ldr	r2, [r3, #8]
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	430a      	orrs	r2, r1
 8003326:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	689a      	ldr	r2, [r3, #8]
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003336:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	6899      	ldr	r1, [r3, #8]
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	68da      	ldr	r2, [r3, #12]
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	430a      	orrs	r2, r1
 8003348:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800334e:	4a58      	ldr	r2, [pc, #352]	; (80034b0 <ADC_Init+0x1f0>)
 8003350:	4293      	cmp	r3, r2
 8003352:	d022      	beq.n	800339a <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	689a      	ldr	r2, [r3, #8]
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003362:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	6899      	ldr	r1, [r3, #8]
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	430a      	orrs	r2, r1
 8003374:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	689a      	ldr	r2, [r3, #8]
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003384:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	6899      	ldr	r1, [r3, #8]
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	430a      	orrs	r2, r1
 8003396:	609a      	str	r2, [r3, #8]
 8003398:	e00f      	b.n	80033ba <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	689a      	ldr	r2, [r3, #8]
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80033a8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	689a      	ldr	r2, [r3, #8]
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80033b8:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	689a      	ldr	r2, [r3, #8]
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	f022 0202 	bic.w	r2, r2, #2
 80033c8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	6899      	ldr	r1, [r3, #8]
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	699b      	ldr	r3, [r3, #24]
 80033d4:	005a      	lsls	r2, r3, #1
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	430a      	orrs	r2, r1
 80033dc:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80033e4:	2b00      	cmp	r3, #0
 80033e6:	d01b      	beq.n	8003420 <ADC_Init+0x160>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	685a      	ldr	r2, [r3, #4]
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80033f6:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	685a      	ldr	r2, [r3, #4]
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8003406:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	6859      	ldr	r1, [r3, #4]
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003412:	3b01      	subs	r3, #1
 8003414:	035a      	lsls	r2, r3, #13
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	430a      	orrs	r2, r1
 800341c:	605a      	str	r2, [r3, #4]
 800341e:	e007      	b.n	8003430 <ADC_Init+0x170>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	685a      	ldr	r2, [r3, #4]
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800342e:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 800343e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	69db      	ldr	r3, [r3, #28]
 800344a:	3b01      	subs	r3, #1
 800344c:	051a      	lsls	r2, r3, #20
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	430a      	orrs	r2, r1
 8003454:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	689a      	ldr	r2, [r3, #8]
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8003464:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	6899      	ldr	r1, [r3, #8]
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8003472:	025a      	lsls	r2, r3, #9
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	430a      	orrs	r2, r1
 800347a:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	689a      	ldr	r2, [r3, #8]
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800348a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	6899      	ldr	r1, [r3, #8]
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	695b      	ldr	r3, [r3, #20]
 8003496:	029a      	lsls	r2, r3, #10
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	430a      	orrs	r2, r1
 800349e:	609a      	str	r2, [r3, #8]
}
 80034a0:	bf00      	nop
 80034a2:	370c      	adds	r7, #12
 80034a4:	46bd      	mov	sp, r7
 80034a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034aa:	4770      	bx	lr
 80034ac:	40012300 	.word	0x40012300
 80034b0:	0f000001 	.word	0x0f000001

080034b4 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 80034b4:	b580      	push	{r7, lr}
 80034b6:	b084      	sub	sp, #16
 80034b8:	af00      	add	r7, sp, #0
 80034ba:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80034c0:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80034c2:	68fb      	ldr	r3, [r7, #12]
 80034c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034c6:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	d13c      	bne.n	8003548 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034d2:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80034d6:	68fb      	ldr	r3, [r7, #12]
 80034d8:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F7, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80034da:	68fb      	ldr	r3, [r7, #12]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	689b      	ldr	r3, [r3, #8]
 80034e0:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80034e4:	2b00      	cmp	r3, #0
 80034e6:	d12b      	bne.n	8003540 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	699b      	ldr	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	d127      	bne.n	8003540 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034f6:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80034fa:	2b00      	cmp	r3, #0
 80034fc:	d006      	beq.n	800350c <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 80034fe:	68fb      	ldr	r3, [r7, #12]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	689b      	ldr	r3, [r3, #8]
 8003504:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8003508:	2b00      	cmp	r3, #0
 800350a:	d119      	bne.n	8003540 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	685a      	ldr	r2, [r3, #4]
 8003512:	68fb      	ldr	r3, [r7, #12]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	f022 0220 	bic.w	r2, r2, #32
 800351a:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003520:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003528:	68fb      	ldr	r3, [r7, #12]
 800352a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800352c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003530:	2b00      	cmp	r3, #0
 8003532:	d105      	bne.n	8003540 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003534:	68fb      	ldr	r3, [r7, #12]
 8003536:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003538:	f043 0201 	orr.w	r2, r3, #1
 800353c:	68fb      	ldr	r3, [r7, #12]
 800353e:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003540:	68f8      	ldr	r0, [r7, #12]
 8003542:	f7fd fa31 	bl	80009a8 <HAL_ADC_ConvCpltCallback>
    {
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8003546:	e00e      	b.n	8003566 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8003548:	68fb      	ldr	r3, [r7, #12]
 800354a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800354c:	f003 0310 	and.w	r3, r3, #16
 8003550:	2b00      	cmp	r3, #0
 8003552:	d003      	beq.n	800355c <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8003554:	68f8      	ldr	r0, [r7, #12]
 8003556:	f7ff fd5f 	bl	8003018 <HAL_ADC_ErrorCallback>
}
 800355a:	e004      	b.n	8003566 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003560:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003562:	6878      	ldr	r0, [r7, #4]
 8003564:	4798      	blx	r3
}
 8003566:	bf00      	nop
 8003568:	3710      	adds	r7, #16
 800356a:	46bd      	mov	sp, r7
 800356c:	bd80      	pop	{r7, pc}

0800356e <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 800356e:	b580      	push	{r7, lr}
 8003570:	b084      	sub	sp, #16
 8003572:	af00      	add	r7, sp, #0
 8003574:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800357a:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800357c:	68f8      	ldr	r0, [r7, #12]
 800357e:	f7ff fd37 	bl	8002ff0 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003582:	bf00      	nop
 8003584:	3710      	adds	r7, #16
 8003586:	46bd      	mov	sp, r7
 8003588:	bd80      	pop	{r7, pc}

0800358a <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 800358a:	b580      	push	{r7, lr}
 800358c:	b084      	sub	sp, #16
 800358e:	af00      	add	r7, sp, #0
 8003590:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003596:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	2240      	movs	r2, #64	; 0x40
 800359c:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 800359e:	68fb      	ldr	r3, [r7, #12]
 80035a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80035a2:	f043 0204 	orr.w	r2, r3, #4
 80035a6:	68fb      	ldr	r3, [r7, #12]
 80035a8:	645a      	str	r2, [r3, #68]	; 0x44
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80035aa:	68f8      	ldr	r0, [r7, #12]
 80035ac:	f7ff fd34 	bl	8003018 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80035b0:	bf00      	nop
 80035b2:	3710      	adds	r7, #16
 80035b4:	46bd      	mov	sp, r7
 80035b6:	bd80      	pop	{r7, pc}

080035b8 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80035b8:	b480      	push	{r7}
 80035ba:	b083      	sub	sp, #12
 80035bc:	af00      	add	r7, sp, #0
 80035be:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 80035c0:	bf00      	nop
 80035c2:	370c      	adds	r7, #12
 80035c4:	46bd      	mov	sp, r7
 80035c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ca:	4770      	bx	lr

080035cc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80035cc:	b480      	push	{r7}
 80035ce:	b085      	sub	sp, #20
 80035d0:	af00      	add	r7, sp, #0
 80035d2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	f003 0307 	and.w	r3, r3, #7
 80035da:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80035dc:	4b0b      	ldr	r3, [pc, #44]	; (800360c <__NVIC_SetPriorityGrouping+0x40>)
 80035de:	68db      	ldr	r3, [r3, #12]
 80035e0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80035e2:	68ba      	ldr	r2, [r7, #8]
 80035e4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80035e8:	4013      	ands	r3, r2
 80035ea:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80035f0:	68bb      	ldr	r3, [r7, #8]
 80035f2:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80035f4:	4b06      	ldr	r3, [pc, #24]	; (8003610 <__NVIC_SetPriorityGrouping+0x44>)
 80035f6:	4313      	orrs	r3, r2
 80035f8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80035fa:	4a04      	ldr	r2, [pc, #16]	; (800360c <__NVIC_SetPriorityGrouping+0x40>)
 80035fc:	68bb      	ldr	r3, [r7, #8]
 80035fe:	60d3      	str	r3, [r2, #12]
}
 8003600:	bf00      	nop
 8003602:	3714      	adds	r7, #20
 8003604:	46bd      	mov	sp, r7
 8003606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800360a:	4770      	bx	lr
 800360c:	e000ed00 	.word	0xe000ed00
 8003610:	05fa0000 	.word	0x05fa0000

08003614 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003614:	b480      	push	{r7}
 8003616:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003618:	4b04      	ldr	r3, [pc, #16]	; (800362c <__NVIC_GetPriorityGrouping+0x18>)
 800361a:	68db      	ldr	r3, [r3, #12]
 800361c:	0a1b      	lsrs	r3, r3, #8
 800361e:	f003 0307 	and.w	r3, r3, #7
}
 8003622:	4618      	mov	r0, r3
 8003624:	46bd      	mov	sp, r7
 8003626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800362a:	4770      	bx	lr
 800362c:	e000ed00 	.word	0xe000ed00

08003630 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003630:	b480      	push	{r7}
 8003632:	b083      	sub	sp, #12
 8003634:	af00      	add	r7, sp, #0
 8003636:	4603      	mov	r3, r0
 8003638:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800363a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800363e:	2b00      	cmp	r3, #0
 8003640:	db0b      	blt.n	800365a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003642:	79fb      	ldrb	r3, [r7, #7]
 8003644:	f003 021f 	and.w	r2, r3, #31
 8003648:	4907      	ldr	r1, [pc, #28]	; (8003668 <__NVIC_EnableIRQ+0x38>)
 800364a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800364e:	095b      	lsrs	r3, r3, #5
 8003650:	2001      	movs	r0, #1
 8003652:	fa00 f202 	lsl.w	r2, r0, r2
 8003656:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800365a:	bf00      	nop
 800365c:	370c      	adds	r7, #12
 800365e:	46bd      	mov	sp, r7
 8003660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003664:	4770      	bx	lr
 8003666:	bf00      	nop
 8003668:	e000e100 	.word	0xe000e100

0800366c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800366c:	b480      	push	{r7}
 800366e:	b083      	sub	sp, #12
 8003670:	af00      	add	r7, sp, #0
 8003672:	4603      	mov	r3, r0
 8003674:	6039      	str	r1, [r7, #0]
 8003676:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003678:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800367c:	2b00      	cmp	r3, #0
 800367e:	db0a      	blt.n	8003696 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003680:	683b      	ldr	r3, [r7, #0]
 8003682:	b2da      	uxtb	r2, r3
 8003684:	490c      	ldr	r1, [pc, #48]	; (80036b8 <__NVIC_SetPriority+0x4c>)
 8003686:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800368a:	0112      	lsls	r2, r2, #4
 800368c:	b2d2      	uxtb	r2, r2
 800368e:	440b      	add	r3, r1
 8003690:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003694:	e00a      	b.n	80036ac <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003696:	683b      	ldr	r3, [r7, #0]
 8003698:	b2da      	uxtb	r2, r3
 800369a:	4908      	ldr	r1, [pc, #32]	; (80036bc <__NVIC_SetPriority+0x50>)
 800369c:	79fb      	ldrb	r3, [r7, #7]
 800369e:	f003 030f 	and.w	r3, r3, #15
 80036a2:	3b04      	subs	r3, #4
 80036a4:	0112      	lsls	r2, r2, #4
 80036a6:	b2d2      	uxtb	r2, r2
 80036a8:	440b      	add	r3, r1
 80036aa:	761a      	strb	r2, [r3, #24]
}
 80036ac:	bf00      	nop
 80036ae:	370c      	adds	r7, #12
 80036b0:	46bd      	mov	sp, r7
 80036b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036b6:	4770      	bx	lr
 80036b8:	e000e100 	.word	0xe000e100
 80036bc:	e000ed00 	.word	0xe000ed00

080036c0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80036c0:	b480      	push	{r7}
 80036c2:	b089      	sub	sp, #36	; 0x24
 80036c4:	af00      	add	r7, sp, #0
 80036c6:	60f8      	str	r0, [r7, #12]
 80036c8:	60b9      	str	r1, [r7, #8]
 80036ca:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	f003 0307 	and.w	r3, r3, #7
 80036d2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80036d4:	69fb      	ldr	r3, [r7, #28]
 80036d6:	f1c3 0307 	rsb	r3, r3, #7
 80036da:	2b04      	cmp	r3, #4
 80036dc:	bf28      	it	cs
 80036de:	2304      	movcs	r3, #4
 80036e0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80036e2:	69fb      	ldr	r3, [r7, #28]
 80036e4:	3304      	adds	r3, #4
 80036e6:	2b06      	cmp	r3, #6
 80036e8:	d902      	bls.n	80036f0 <NVIC_EncodePriority+0x30>
 80036ea:	69fb      	ldr	r3, [r7, #28]
 80036ec:	3b03      	subs	r3, #3
 80036ee:	e000      	b.n	80036f2 <NVIC_EncodePriority+0x32>
 80036f0:	2300      	movs	r3, #0
 80036f2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80036f4:	f04f 32ff 	mov.w	r2, #4294967295
 80036f8:	69bb      	ldr	r3, [r7, #24]
 80036fa:	fa02 f303 	lsl.w	r3, r2, r3
 80036fe:	43da      	mvns	r2, r3
 8003700:	68bb      	ldr	r3, [r7, #8]
 8003702:	401a      	ands	r2, r3
 8003704:	697b      	ldr	r3, [r7, #20]
 8003706:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003708:	f04f 31ff 	mov.w	r1, #4294967295
 800370c:	697b      	ldr	r3, [r7, #20]
 800370e:	fa01 f303 	lsl.w	r3, r1, r3
 8003712:	43d9      	mvns	r1, r3
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003718:	4313      	orrs	r3, r2
         );
}
 800371a:	4618      	mov	r0, r3
 800371c:	3724      	adds	r7, #36	; 0x24
 800371e:	46bd      	mov	sp, r7
 8003720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003724:	4770      	bx	lr
	...

08003728 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003728:	b580      	push	{r7, lr}
 800372a:	b082      	sub	sp, #8
 800372c:	af00      	add	r7, sp, #0
 800372e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	3b01      	subs	r3, #1
 8003734:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003738:	d301      	bcc.n	800373e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800373a:	2301      	movs	r3, #1
 800373c:	e00f      	b.n	800375e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800373e:	4a0a      	ldr	r2, [pc, #40]	; (8003768 <SysTick_Config+0x40>)
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	3b01      	subs	r3, #1
 8003744:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003746:	210f      	movs	r1, #15
 8003748:	f04f 30ff 	mov.w	r0, #4294967295
 800374c:	f7ff ff8e 	bl	800366c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003750:	4b05      	ldr	r3, [pc, #20]	; (8003768 <SysTick_Config+0x40>)
 8003752:	2200      	movs	r2, #0
 8003754:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003756:	4b04      	ldr	r3, [pc, #16]	; (8003768 <SysTick_Config+0x40>)
 8003758:	2207      	movs	r2, #7
 800375a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800375c:	2300      	movs	r3, #0
}
 800375e:	4618      	mov	r0, r3
 8003760:	3708      	adds	r7, #8
 8003762:	46bd      	mov	sp, r7
 8003764:	bd80      	pop	{r7, pc}
 8003766:	bf00      	nop
 8003768:	e000e010 	.word	0xe000e010

0800376c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800376c:	b580      	push	{r7, lr}
 800376e:	b082      	sub	sp, #8
 8003770:	af00      	add	r7, sp, #0
 8003772:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003774:	6878      	ldr	r0, [r7, #4]
 8003776:	f7ff ff29 	bl	80035cc <__NVIC_SetPriorityGrouping>
}
 800377a:	bf00      	nop
 800377c:	3708      	adds	r7, #8
 800377e:	46bd      	mov	sp, r7
 8003780:	bd80      	pop	{r7, pc}

08003782 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003782:	b580      	push	{r7, lr}
 8003784:	b086      	sub	sp, #24
 8003786:	af00      	add	r7, sp, #0
 8003788:	4603      	mov	r3, r0
 800378a:	60b9      	str	r1, [r7, #8]
 800378c:	607a      	str	r2, [r7, #4]
 800378e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8003790:	2300      	movs	r3, #0
 8003792:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003794:	f7ff ff3e 	bl	8003614 <__NVIC_GetPriorityGrouping>
 8003798:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800379a:	687a      	ldr	r2, [r7, #4]
 800379c:	68b9      	ldr	r1, [r7, #8]
 800379e:	6978      	ldr	r0, [r7, #20]
 80037a0:	f7ff ff8e 	bl	80036c0 <NVIC_EncodePriority>
 80037a4:	4602      	mov	r2, r0
 80037a6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80037aa:	4611      	mov	r1, r2
 80037ac:	4618      	mov	r0, r3
 80037ae:	f7ff ff5d 	bl	800366c <__NVIC_SetPriority>
}
 80037b2:	bf00      	nop
 80037b4:	3718      	adds	r7, #24
 80037b6:	46bd      	mov	sp, r7
 80037b8:	bd80      	pop	{r7, pc}

080037ba <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80037ba:	b580      	push	{r7, lr}
 80037bc:	b082      	sub	sp, #8
 80037be:	af00      	add	r7, sp, #0
 80037c0:	4603      	mov	r3, r0
 80037c2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80037c4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80037c8:	4618      	mov	r0, r3
 80037ca:	f7ff ff31 	bl	8003630 <__NVIC_EnableIRQ>
}
 80037ce:	bf00      	nop
 80037d0:	3708      	adds	r7, #8
 80037d2:	46bd      	mov	sp, r7
 80037d4:	bd80      	pop	{r7, pc}

080037d6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80037d6:	b580      	push	{r7, lr}
 80037d8:	b082      	sub	sp, #8
 80037da:	af00      	add	r7, sp, #0
 80037dc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80037de:	6878      	ldr	r0, [r7, #4]
 80037e0:	f7ff ffa2 	bl	8003728 <SysTick_Config>
 80037e4:	4603      	mov	r3, r0
}
 80037e6:	4618      	mov	r0, r3
 80037e8:	3708      	adds	r7, #8
 80037ea:	46bd      	mov	sp, r7
 80037ec:	bd80      	pop	{r7, pc}
	...

080037f0 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80037f0:	b580      	push	{r7, lr}
 80037f2:	b086      	sub	sp, #24
 80037f4:	af00      	add	r7, sp, #0
 80037f6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80037f8:	2300      	movs	r3, #0
 80037fa:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80037fc:	f7ff f8ee 	bl	80029dc <HAL_GetTick>
 8003800:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	2b00      	cmp	r3, #0
 8003806:	d101      	bne.n	800380c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003808:	2301      	movs	r3, #1
 800380a:	e099      	b.n	8003940 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	2200      	movs	r2, #0
 8003810:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	2202      	movs	r2, #2
 8003818:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	681a      	ldr	r2, [r3, #0]
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	f022 0201 	bic.w	r2, r2, #1
 800382a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800382c:	e00f      	b.n	800384e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800382e:	f7ff f8d5 	bl	80029dc <HAL_GetTick>
 8003832:	4602      	mov	r2, r0
 8003834:	693b      	ldr	r3, [r7, #16]
 8003836:	1ad3      	subs	r3, r2, r3
 8003838:	2b05      	cmp	r3, #5
 800383a:	d908      	bls.n	800384e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	2220      	movs	r2, #32
 8003840:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	2203      	movs	r2, #3
 8003846:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 800384a:	2303      	movs	r3, #3
 800384c:	e078      	b.n	8003940 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	f003 0301 	and.w	r3, r3, #1
 8003858:	2b00      	cmp	r3, #0
 800385a:	d1e8      	bne.n	800382e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003864:	697a      	ldr	r2, [r7, #20]
 8003866:	4b38      	ldr	r3, [pc, #224]	; (8003948 <HAL_DMA_Init+0x158>)
 8003868:	4013      	ands	r3, r2
 800386a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	685a      	ldr	r2, [r3, #4]
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	689b      	ldr	r3, [r3, #8]
 8003874:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800387a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	691b      	ldr	r3, [r3, #16]
 8003880:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003886:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	699b      	ldr	r3, [r3, #24]
 800388c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003892:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	6a1b      	ldr	r3, [r3, #32]
 8003898:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800389a:	697a      	ldr	r2, [r7, #20]
 800389c:	4313      	orrs	r3, r2
 800389e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038a4:	2b04      	cmp	r3, #4
 80038a6:	d107      	bne.n	80038b8 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038b0:	4313      	orrs	r3, r2
 80038b2:	697a      	ldr	r2, [r7, #20]
 80038b4:	4313      	orrs	r3, r2
 80038b6:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	697a      	ldr	r2, [r7, #20]
 80038be:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	695b      	ldr	r3, [r3, #20]
 80038c6:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80038c8:	697b      	ldr	r3, [r7, #20]
 80038ca:	f023 0307 	bic.w	r3, r3, #7
 80038ce:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038d4:	697a      	ldr	r2, [r7, #20]
 80038d6:	4313      	orrs	r3, r2
 80038d8:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038de:	2b04      	cmp	r3, #4
 80038e0:	d117      	bne.n	8003912 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80038e6:	697a      	ldr	r2, [r7, #20]
 80038e8:	4313      	orrs	r3, r2
 80038ea:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80038f0:	2b00      	cmp	r3, #0
 80038f2:	d00e      	beq.n	8003912 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80038f4:	6878      	ldr	r0, [r7, #4]
 80038f6:	f000 fb09 	bl	8003f0c <DMA_CheckFifoParam>
 80038fa:	4603      	mov	r3, r0
 80038fc:	2b00      	cmp	r3, #0
 80038fe:	d008      	beq.n	8003912 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	2240      	movs	r2, #64	; 0x40
 8003904:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	2201      	movs	r2, #1
 800390a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 800390e:	2301      	movs	r3, #1
 8003910:	e016      	b.n	8003940 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	697a      	ldr	r2, [r7, #20]
 8003918:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800391a:	6878      	ldr	r0, [r7, #4]
 800391c:	f000 fac0 	bl	8003ea0 <DMA_CalcBaseAndBitshift>
 8003920:	4603      	mov	r3, r0
 8003922:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003928:	223f      	movs	r2, #63	; 0x3f
 800392a:	409a      	lsls	r2, r3
 800392c:	68fb      	ldr	r3, [r7, #12]
 800392e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	2200      	movs	r2, #0
 8003934:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	2201      	movs	r2, #1
 800393a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800393e:	2300      	movs	r3, #0
}
 8003940:	4618      	mov	r0, r3
 8003942:	3718      	adds	r7, #24
 8003944:	46bd      	mov	sp, r7
 8003946:	bd80      	pop	{r7, pc}
 8003948:	e010803f 	.word	0xe010803f

0800394c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800394c:	b580      	push	{r7, lr}
 800394e:	b086      	sub	sp, #24
 8003950:	af00      	add	r7, sp, #0
 8003952:	60f8      	str	r0, [r7, #12]
 8003954:	60b9      	str	r1, [r7, #8]
 8003956:	607a      	str	r2, [r7, #4]
 8003958:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800395a:	2300      	movs	r3, #0
 800395c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003962:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800396a:	2b01      	cmp	r3, #1
 800396c:	d101      	bne.n	8003972 <HAL_DMA_Start_IT+0x26>
 800396e:	2302      	movs	r3, #2
 8003970:	e048      	b.n	8003a04 <HAL_DMA_Start_IT+0xb8>
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	2201      	movs	r2, #1
 8003976:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800397a:	68fb      	ldr	r3, [r7, #12]
 800397c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003980:	b2db      	uxtb	r3, r3
 8003982:	2b01      	cmp	r3, #1
 8003984:	d137      	bne.n	80039f6 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003986:	68fb      	ldr	r3, [r7, #12]
 8003988:	2202      	movs	r2, #2
 800398a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800398e:	68fb      	ldr	r3, [r7, #12]
 8003990:	2200      	movs	r2, #0
 8003992:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003994:	683b      	ldr	r3, [r7, #0]
 8003996:	687a      	ldr	r2, [r7, #4]
 8003998:	68b9      	ldr	r1, [r7, #8]
 800399a:	68f8      	ldr	r0, [r7, #12]
 800399c:	f000 fa52 	bl	8003e44 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80039a4:	223f      	movs	r2, #63	; 0x3f
 80039a6:	409a      	lsls	r2, r3
 80039a8:	693b      	ldr	r3, [r7, #16]
 80039aa:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	681a      	ldr	r2, [r3, #0]
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	f042 0216 	orr.w	r2, r2, #22
 80039ba:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 80039bc:	68fb      	ldr	r3, [r7, #12]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	695a      	ldr	r2, [r3, #20]
 80039c2:	68fb      	ldr	r3, [r7, #12]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80039ca:	615a      	str	r2, [r3, #20]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80039cc:	68fb      	ldr	r3, [r7, #12]
 80039ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039d0:	2b00      	cmp	r3, #0
 80039d2:	d007      	beq.n	80039e4 <HAL_DMA_Start_IT+0x98>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	681a      	ldr	r2, [r3, #0]
 80039da:	68fb      	ldr	r3, [r7, #12]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	f042 0208 	orr.w	r2, r2, #8
 80039e2:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	681a      	ldr	r2, [r3, #0]
 80039ea:	68fb      	ldr	r3, [r7, #12]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	f042 0201 	orr.w	r2, r2, #1
 80039f2:	601a      	str	r2, [r3, #0]
 80039f4:	e005      	b.n	8003a02 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80039f6:	68fb      	ldr	r3, [r7, #12]
 80039f8:	2200      	movs	r2, #0
 80039fa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80039fe:	2302      	movs	r3, #2
 8003a00:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8003a02:	7dfb      	ldrb	r3, [r7, #23]
}
 8003a04:	4618      	mov	r0, r3
 8003a06:	3718      	adds	r7, #24
 8003a08:	46bd      	mov	sp, r7
 8003a0a:	bd80      	pop	{r7, pc}

08003a0c <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003a0c:	b580      	push	{r7, lr}
 8003a0e:	b084      	sub	sp, #16
 8003a10:	af00      	add	r7, sp, #0
 8003a12:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003a18:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8003a1a:	f7fe ffdf 	bl	80029dc <HAL_GetTick>
 8003a1e:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003a26:	b2db      	uxtb	r3, r3
 8003a28:	2b02      	cmp	r3, #2
 8003a2a:	d008      	beq.n	8003a3e <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	2280      	movs	r2, #128	; 0x80
 8003a30:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	2200      	movs	r2, #0
 8003a36:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8003a3a:	2301      	movs	r3, #1
 8003a3c:	e052      	b.n	8003ae4 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	681a      	ldr	r2, [r3, #0]
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	f022 0216 	bic.w	r2, r2, #22
 8003a4c:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	695a      	ldr	r2, [r3, #20]
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003a5c:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a62:	2b00      	cmp	r3, #0
 8003a64:	d103      	bne.n	8003a6e <HAL_DMA_Abort+0x62>
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003a6a:	2b00      	cmp	r3, #0
 8003a6c:	d007      	beq.n	8003a7e <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	681a      	ldr	r2, [r3, #0]
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	f022 0208 	bic.w	r2, r2, #8
 8003a7c:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	681a      	ldr	r2, [r3, #0]
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	f022 0201 	bic.w	r2, r2, #1
 8003a8c:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003a8e:	e013      	b.n	8003ab8 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003a90:	f7fe ffa4 	bl	80029dc <HAL_GetTick>
 8003a94:	4602      	mov	r2, r0
 8003a96:	68bb      	ldr	r3, [r7, #8]
 8003a98:	1ad3      	subs	r3, r2, r3
 8003a9a:	2b05      	cmp	r3, #5
 8003a9c:	d90c      	bls.n	8003ab8 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	2220      	movs	r2, #32
 8003aa2:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	2200      	movs	r2, #0
 8003aa8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	2203      	movs	r2, #3
 8003ab0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_TIMEOUT;
 8003ab4:	2303      	movs	r3, #3
 8003ab6:	e015      	b.n	8003ae4 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	f003 0301 	and.w	r3, r3, #1
 8003ac2:	2b00      	cmp	r3, #0
 8003ac4:	d1e4      	bne.n	8003a90 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003aca:	223f      	movs	r2, #63	; 0x3f
 8003acc:	409a      	lsls	r2, r3
 8003ace:	68fb      	ldr	r3, [r7, #12]
 8003ad0:	609a      	str	r2, [r3, #8]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	2200      	movs	r2, #0
 8003ad6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	2201      	movs	r2, #1
 8003ade:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  }
  return HAL_OK;
 8003ae2:	2300      	movs	r3, #0
}
 8003ae4:	4618      	mov	r0, r3
 8003ae6:	3710      	adds	r7, #16
 8003ae8:	46bd      	mov	sp, r7
 8003aea:	bd80      	pop	{r7, pc}

08003aec <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003aec:	b480      	push	{r7}
 8003aee:	b083      	sub	sp, #12
 8003af0:	af00      	add	r7, sp, #0
 8003af2:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003afa:	b2db      	uxtb	r3, r3
 8003afc:	2b02      	cmp	r3, #2
 8003afe:	d004      	beq.n	8003b0a <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	2280      	movs	r2, #128	; 0x80
 8003b04:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8003b06:	2301      	movs	r3, #1
 8003b08:	e00c      	b.n	8003b24 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	2205      	movs	r2, #5
 8003b0e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	681a      	ldr	r2, [r3, #0]
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	f022 0201 	bic.w	r2, r2, #1
 8003b20:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003b22:	2300      	movs	r3, #0
}
 8003b24:	4618      	mov	r0, r3
 8003b26:	370c      	adds	r7, #12
 8003b28:	46bd      	mov	sp, r7
 8003b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b2e:	4770      	bx	lr

08003b30 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003b30:	b580      	push	{r7, lr}
 8003b32:	b086      	sub	sp, #24
 8003b34:	af00      	add	r7, sp, #0
 8003b36:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0;
 8003b38:	2300      	movs	r3, #0
 8003b3a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600;
 8003b3c:	4b92      	ldr	r3, [pc, #584]	; (8003d88 <HAL_DMA_IRQHandler+0x258>)
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	4a92      	ldr	r2, [pc, #584]	; (8003d8c <HAL_DMA_IRQHandler+0x25c>)
 8003b42:	fba2 2303 	umull	r2, r3, r2, r3
 8003b46:	0a9b      	lsrs	r3, r3, #10
 8003b48:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003b4e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003b50:	693b      	ldr	r3, [r7, #16]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003b5a:	2208      	movs	r2, #8
 8003b5c:	409a      	lsls	r2, r3
 8003b5e:	68fb      	ldr	r3, [r7, #12]
 8003b60:	4013      	ands	r3, r2
 8003b62:	2b00      	cmp	r3, #0
 8003b64:	d01a      	beq.n	8003b9c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	f003 0304 	and.w	r3, r3, #4
 8003b70:	2b00      	cmp	r3, #0
 8003b72:	d013      	beq.n	8003b9c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	681a      	ldr	r2, [r3, #0]
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	f022 0204 	bic.w	r2, r2, #4
 8003b82:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003b88:	2208      	movs	r2, #8
 8003b8a:	409a      	lsls	r2, r3
 8003b8c:	693b      	ldr	r3, [r7, #16]
 8003b8e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003b94:	f043 0201 	orr.w	r2, r3, #1
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003ba0:	2201      	movs	r2, #1
 8003ba2:	409a      	lsls	r2, r3
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	4013      	ands	r3, r2
 8003ba8:	2b00      	cmp	r3, #0
 8003baa:	d012      	beq.n	8003bd2 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	695b      	ldr	r3, [r3, #20]
 8003bb2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003bb6:	2b00      	cmp	r3, #0
 8003bb8:	d00b      	beq.n	8003bd2 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003bbe:	2201      	movs	r2, #1
 8003bc0:	409a      	lsls	r2, r3
 8003bc2:	693b      	ldr	r3, [r7, #16]
 8003bc4:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003bca:	f043 0202 	orr.w	r2, r3, #2
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003bd6:	2204      	movs	r2, #4
 8003bd8:	409a      	lsls	r2, r3
 8003bda:	68fb      	ldr	r3, [r7, #12]
 8003bdc:	4013      	ands	r3, r2
 8003bde:	2b00      	cmp	r3, #0
 8003be0:	d012      	beq.n	8003c08 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	f003 0302 	and.w	r3, r3, #2
 8003bec:	2b00      	cmp	r3, #0
 8003bee:	d00b      	beq.n	8003c08 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003bf4:	2204      	movs	r2, #4
 8003bf6:	409a      	lsls	r2, r3
 8003bf8:	693b      	ldr	r3, [r7, #16]
 8003bfa:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003c00:	f043 0204 	orr.w	r2, r3, #4
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003c0c:	2210      	movs	r2, #16
 8003c0e:	409a      	lsls	r2, r3
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	4013      	ands	r3, r2
 8003c14:	2b00      	cmp	r3, #0
 8003c16:	d043      	beq.n	8003ca0 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	f003 0308 	and.w	r3, r3, #8
 8003c22:	2b00      	cmp	r3, #0
 8003c24:	d03c      	beq.n	8003ca0 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003c2a:	2210      	movs	r2, #16
 8003c2c:	409a      	lsls	r2, r3
 8003c2e:	693b      	ldr	r3, [r7, #16]
 8003c30:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003c3c:	2b00      	cmp	r3, #0
 8003c3e:	d018      	beq.n	8003c72 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	d108      	bne.n	8003c60 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	d024      	beq.n	8003ca0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c5a:	6878      	ldr	r0, [r7, #4]
 8003c5c:	4798      	blx	r3
 8003c5e:	e01f      	b.n	8003ca0 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003c64:	2b00      	cmp	r3, #0
 8003c66:	d01b      	beq.n	8003ca0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003c6c:	6878      	ldr	r0, [r7, #4]
 8003c6e:	4798      	blx	r3
 8003c70:	e016      	b.n	8003ca0 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003c7c:	2b00      	cmp	r3, #0
 8003c7e:	d107      	bne.n	8003c90 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	681a      	ldr	r2, [r3, #0]
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	f022 0208 	bic.w	r2, r2, #8
 8003c8e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c94:	2b00      	cmp	r3, #0
 8003c96:	d003      	beq.n	8003ca0 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c9c:	6878      	ldr	r0, [r7, #4]
 8003c9e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003ca4:	2220      	movs	r2, #32
 8003ca6:	409a      	lsls	r2, r3
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	4013      	ands	r3, r2
 8003cac:	2b00      	cmp	r3, #0
 8003cae:	f000 808e 	beq.w	8003dce <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	f003 0310 	and.w	r3, r3, #16
 8003cbc:	2b00      	cmp	r3, #0
 8003cbe:	f000 8086 	beq.w	8003dce <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003cc6:	2220      	movs	r2, #32
 8003cc8:	409a      	lsls	r2, r3
 8003cca:	693b      	ldr	r3, [r7, #16]
 8003ccc:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003cd4:	b2db      	uxtb	r3, r3
 8003cd6:	2b05      	cmp	r3, #5
 8003cd8:	d136      	bne.n	8003d48 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	681a      	ldr	r2, [r3, #0]
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	f022 0216 	bic.w	r2, r2, #22
 8003ce8:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	695a      	ldr	r2, [r3, #20]
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003cf8:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cfe:	2b00      	cmp	r3, #0
 8003d00:	d103      	bne.n	8003d0a <HAL_DMA_IRQHandler+0x1da>
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	d007      	beq.n	8003d1a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	681a      	ldr	r2, [r3, #0]
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	f022 0208 	bic.w	r2, r2, #8
 8003d18:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003d1e:	223f      	movs	r2, #63	; 0x3f
 8003d20:	409a      	lsls	r2, r3
 8003d22:	693b      	ldr	r3, [r7, #16]
 8003d24:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	2200      	movs	r2, #0
 8003d2a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	2201      	movs	r2, #1
 8003d32:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003d3a:	2b00      	cmp	r3, #0
 8003d3c:	d07d      	beq.n	8003e3a <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003d42:	6878      	ldr	r0, [r7, #4]
 8003d44:	4798      	blx	r3
        }
        return;
 8003d46:	e078      	b.n	8003e3a <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003d52:	2b00      	cmp	r3, #0
 8003d54:	d01c      	beq.n	8003d90 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003d60:	2b00      	cmp	r3, #0
 8003d62:	d108      	bne.n	8003d76 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d68:	2b00      	cmp	r3, #0
 8003d6a:	d030      	beq.n	8003dce <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d70:	6878      	ldr	r0, [r7, #4]
 8003d72:	4798      	blx	r3
 8003d74:	e02b      	b.n	8003dce <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003d7a:	2b00      	cmp	r3, #0
 8003d7c:	d027      	beq.n	8003dce <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003d82:	6878      	ldr	r0, [r7, #4]
 8003d84:	4798      	blx	r3
 8003d86:	e022      	b.n	8003dce <HAL_DMA_IRQHandler+0x29e>
 8003d88:	2000004c 	.word	0x2000004c
 8003d8c:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003d9a:	2b00      	cmp	r3, #0
 8003d9c:	d10f      	bne.n	8003dbe <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	681a      	ldr	r2, [r3, #0]
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	f022 0210 	bic.w	r2, r2, #16
 8003dac:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	2200      	movs	r2, #0
 8003db2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	2201      	movs	r2, #1
 8003dba:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d003      	beq.n	8003dce <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003dca:	6878      	ldr	r0, [r7, #4]
 8003dcc:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	d032      	beq.n	8003e3c <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003dda:	f003 0301 	and.w	r3, r3, #1
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	d022      	beq.n	8003e28 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	2205      	movs	r2, #5
 8003de6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	681a      	ldr	r2, [r3, #0]
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	f022 0201 	bic.w	r2, r2, #1
 8003df8:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003dfa:	68bb      	ldr	r3, [r7, #8]
 8003dfc:	3301      	adds	r3, #1
 8003dfe:	60bb      	str	r3, [r7, #8]
 8003e00:	697a      	ldr	r2, [r7, #20]
 8003e02:	429a      	cmp	r2, r3
 8003e04:	d307      	bcc.n	8003e16 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	f003 0301 	and.w	r3, r3, #1
 8003e10:	2b00      	cmp	r3, #0
 8003e12:	d1f2      	bne.n	8003dfa <HAL_DMA_IRQHandler+0x2ca>
 8003e14:	e000      	b.n	8003e18 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8003e16:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	2200      	movs	r2, #0
 8003e1c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	2201      	movs	r2, #1
 8003e24:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003e2c:	2b00      	cmp	r3, #0
 8003e2e:	d005      	beq.n	8003e3c <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003e34:	6878      	ldr	r0, [r7, #4]
 8003e36:	4798      	blx	r3
 8003e38:	e000      	b.n	8003e3c <HAL_DMA_IRQHandler+0x30c>
        return;
 8003e3a:	bf00      	nop
    }
  }
}
 8003e3c:	3718      	adds	r7, #24
 8003e3e:	46bd      	mov	sp, r7
 8003e40:	bd80      	pop	{r7, pc}
 8003e42:	bf00      	nop

08003e44 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003e44:	b480      	push	{r7}
 8003e46:	b085      	sub	sp, #20
 8003e48:	af00      	add	r7, sp, #0
 8003e4a:	60f8      	str	r0, [r7, #12]
 8003e4c:	60b9      	str	r1, [r7, #8]
 8003e4e:	607a      	str	r2, [r7, #4]
 8003e50:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003e52:	68fb      	ldr	r3, [r7, #12]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	681a      	ldr	r2, [r3, #0]
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003e60:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8003e62:	68fb      	ldr	r3, [r7, #12]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	683a      	ldr	r2, [r7, #0]
 8003e68:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003e6a:	68fb      	ldr	r3, [r7, #12]
 8003e6c:	689b      	ldr	r3, [r3, #8]
 8003e6e:	2b40      	cmp	r3, #64	; 0x40
 8003e70:	d108      	bne.n	8003e84 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8003e72:	68fb      	ldr	r3, [r7, #12]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	687a      	ldr	r2, [r7, #4]
 8003e78:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8003e7a:	68fb      	ldr	r3, [r7, #12]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	68ba      	ldr	r2, [r7, #8]
 8003e80:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8003e82:	e007      	b.n	8003e94 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003e84:	68fb      	ldr	r3, [r7, #12]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	68ba      	ldr	r2, [r7, #8]
 8003e8a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	687a      	ldr	r2, [r7, #4]
 8003e92:	60da      	str	r2, [r3, #12]
}
 8003e94:	bf00      	nop
 8003e96:	3714      	adds	r7, #20
 8003e98:	46bd      	mov	sp, r7
 8003e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e9e:	4770      	bx	lr

08003ea0 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003ea0:	b480      	push	{r7}
 8003ea2:	b085      	sub	sp, #20
 8003ea4:	af00      	add	r7, sp, #0
 8003ea6:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	b2db      	uxtb	r3, r3
 8003eae:	3b10      	subs	r3, #16
 8003eb0:	4a13      	ldr	r2, [pc, #76]	; (8003f00 <DMA_CalcBaseAndBitshift+0x60>)
 8003eb2:	fba2 2303 	umull	r2, r3, r2, r3
 8003eb6:	091b      	lsrs	r3, r3, #4
 8003eb8:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003eba:	4a12      	ldr	r2, [pc, #72]	; (8003f04 <DMA_CalcBaseAndBitshift+0x64>)
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	4413      	add	r3, r2
 8003ec0:	781b      	ldrb	r3, [r3, #0]
 8003ec2:	461a      	mov	r2, r3
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8003ec8:	68fb      	ldr	r3, [r7, #12]
 8003eca:	2b03      	cmp	r3, #3
 8003ecc:	d908      	bls.n	8003ee0 <DMA_CalcBaseAndBitshift+0x40>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	461a      	mov	r2, r3
 8003ed4:	4b0c      	ldr	r3, [pc, #48]	; (8003f08 <DMA_CalcBaseAndBitshift+0x68>)
 8003ed6:	4013      	ands	r3, r2
 8003ed8:	1d1a      	adds	r2, r3, #4
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	659a      	str	r2, [r3, #88]	; 0x58
 8003ede:	e006      	b.n	8003eee <DMA_CalcBaseAndBitshift+0x4e>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	461a      	mov	r2, r3
 8003ee6:	4b08      	ldr	r3, [pc, #32]	; (8003f08 <DMA_CalcBaseAndBitshift+0x68>)
 8003ee8:	4013      	ands	r3, r2
 8003eea:	687a      	ldr	r2, [r7, #4]
 8003eec:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8003ef2:	4618      	mov	r0, r3
 8003ef4:	3714      	adds	r7, #20
 8003ef6:	46bd      	mov	sp, r7
 8003ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003efc:	4770      	bx	lr
 8003efe:	bf00      	nop
 8003f00:	aaaaaaab 	.word	0xaaaaaaab
 8003f04:	0800babc 	.word	0x0800babc
 8003f08:	fffffc00 	.word	0xfffffc00

08003f0c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003f0c:	b480      	push	{r7}
 8003f0e:	b085      	sub	sp, #20
 8003f10:	af00      	add	r7, sp, #0
 8003f12:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003f14:	2300      	movs	r3, #0
 8003f16:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f1c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	699b      	ldr	r3, [r3, #24]
 8003f22:	2b00      	cmp	r3, #0
 8003f24:	d11f      	bne.n	8003f66 <DMA_CheckFifoParam+0x5a>
 8003f26:	68bb      	ldr	r3, [r7, #8]
 8003f28:	2b03      	cmp	r3, #3
 8003f2a:	d856      	bhi.n	8003fda <DMA_CheckFifoParam+0xce>
 8003f2c:	a201      	add	r2, pc, #4	; (adr r2, 8003f34 <DMA_CheckFifoParam+0x28>)
 8003f2e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f32:	bf00      	nop
 8003f34:	08003f45 	.word	0x08003f45
 8003f38:	08003f57 	.word	0x08003f57
 8003f3c:	08003f45 	.word	0x08003f45
 8003f40:	08003fdb 	.word	0x08003fdb
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f48:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003f4c:	2b00      	cmp	r3, #0
 8003f4e:	d046      	beq.n	8003fde <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003f50:	2301      	movs	r3, #1
 8003f52:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003f54:	e043      	b.n	8003fde <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f5a:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003f5e:	d140      	bne.n	8003fe2 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003f60:	2301      	movs	r3, #1
 8003f62:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003f64:	e03d      	b.n	8003fe2 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	699b      	ldr	r3, [r3, #24]
 8003f6a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003f6e:	d121      	bne.n	8003fb4 <DMA_CheckFifoParam+0xa8>
 8003f70:	68bb      	ldr	r3, [r7, #8]
 8003f72:	2b03      	cmp	r3, #3
 8003f74:	d837      	bhi.n	8003fe6 <DMA_CheckFifoParam+0xda>
 8003f76:	a201      	add	r2, pc, #4	; (adr r2, 8003f7c <DMA_CheckFifoParam+0x70>)
 8003f78:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f7c:	08003f8d 	.word	0x08003f8d
 8003f80:	08003f93 	.word	0x08003f93
 8003f84:	08003f8d 	.word	0x08003f8d
 8003f88:	08003fa5 	.word	0x08003fa5
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003f8c:	2301      	movs	r3, #1
 8003f8e:	73fb      	strb	r3, [r7, #15]
      break;
 8003f90:	e030      	b.n	8003ff4 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f96:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d025      	beq.n	8003fea <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8003f9e:	2301      	movs	r3, #1
 8003fa0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003fa2:	e022      	b.n	8003fea <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003fa8:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003fac:	d11f      	bne.n	8003fee <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8003fae:	2301      	movs	r3, #1
 8003fb0:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003fb2:	e01c      	b.n	8003fee <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003fb4:	68bb      	ldr	r3, [r7, #8]
 8003fb6:	2b02      	cmp	r3, #2
 8003fb8:	d903      	bls.n	8003fc2 <DMA_CheckFifoParam+0xb6>
 8003fba:	68bb      	ldr	r3, [r7, #8]
 8003fbc:	2b03      	cmp	r3, #3
 8003fbe:	d003      	beq.n	8003fc8 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003fc0:	e018      	b.n	8003ff4 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8003fc2:	2301      	movs	r3, #1
 8003fc4:	73fb      	strb	r3, [r7, #15]
      break;
 8003fc6:	e015      	b.n	8003ff4 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003fcc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003fd0:	2b00      	cmp	r3, #0
 8003fd2:	d00e      	beq.n	8003ff2 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003fd4:	2301      	movs	r3, #1
 8003fd6:	73fb      	strb	r3, [r7, #15]
      break;
 8003fd8:	e00b      	b.n	8003ff2 <DMA_CheckFifoParam+0xe6>
      break;
 8003fda:	bf00      	nop
 8003fdc:	e00a      	b.n	8003ff4 <DMA_CheckFifoParam+0xe8>
      break;
 8003fde:	bf00      	nop
 8003fe0:	e008      	b.n	8003ff4 <DMA_CheckFifoParam+0xe8>
      break;
 8003fe2:	bf00      	nop
 8003fe4:	e006      	b.n	8003ff4 <DMA_CheckFifoParam+0xe8>
      break;
 8003fe6:	bf00      	nop
 8003fe8:	e004      	b.n	8003ff4 <DMA_CheckFifoParam+0xe8>
      break;
 8003fea:	bf00      	nop
 8003fec:	e002      	b.n	8003ff4 <DMA_CheckFifoParam+0xe8>
      break;   
 8003fee:	bf00      	nop
 8003ff0:	e000      	b.n	8003ff4 <DMA_CheckFifoParam+0xe8>
      break;
 8003ff2:	bf00      	nop
    }
  } 
  
  return status; 
 8003ff4:	7bfb      	ldrb	r3, [r7, #15]
}
 8003ff6:	4618      	mov	r0, r3
 8003ff8:	3714      	adds	r7, #20
 8003ffa:	46bd      	mov	sp, r7
 8003ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004000:	4770      	bx	lr
 8004002:	bf00      	nop

08004004 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004004:	b480      	push	{r7}
 8004006:	b089      	sub	sp, #36	; 0x24
 8004008:	af00      	add	r7, sp, #0
 800400a:	6078      	str	r0, [r7, #4]
 800400c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 800400e:	2300      	movs	r3, #0
 8004010:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8004012:	2300      	movs	r3, #0
 8004014:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8004016:	2300      	movs	r3, #0
 8004018:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 800401a:	2300      	movs	r3, #0
 800401c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 800401e:	2300      	movs	r3, #0
 8004020:	61fb      	str	r3, [r7, #28]
 8004022:	e175      	b.n	8004310 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8004024:	2201      	movs	r2, #1
 8004026:	69fb      	ldr	r3, [r7, #28]
 8004028:	fa02 f303 	lsl.w	r3, r2, r3
 800402c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800402e:	683b      	ldr	r3, [r7, #0]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	697a      	ldr	r2, [r7, #20]
 8004034:	4013      	ands	r3, r2
 8004036:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004038:	693a      	ldr	r2, [r7, #16]
 800403a:	697b      	ldr	r3, [r7, #20]
 800403c:	429a      	cmp	r2, r3
 800403e:	f040 8164 	bne.w	800430a <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8004042:	683b      	ldr	r3, [r7, #0]
 8004044:	685b      	ldr	r3, [r3, #4]
 8004046:	2b01      	cmp	r3, #1
 8004048:	d00b      	beq.n	8004062 <HAL_GPIO_Init+0x5e>
 800404a:	683b      	ldr	r3, [r7, #0]
 800404c:	685b      	ldr	r3, [r3, #4]
 800404e:	2b02      	cmp	r3, #2
 8004050:	d007      	beq.n	8004062 <HAL_GPIO_Init+0x5e>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004052:	683b      	ldr	r3, [r7, #0]
 8004054:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8004056:	2b11      	cmp	r3, #17
 8004058:	d003      	beq.n	8004062 <HAL_GPIO_Init+0x5e>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800405a:	683b      	ldr	r3, [r7, #0]
 800405c:	685b      	ldr	r3, [r3, #4]
 800405e:	2b12      	cmp	r3, #18
 8004060:	d130      	bne.n	80040c4 <HAL_GPIO_Init+0xc0>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	689b      	ldr	r3, [r3, #8]
 8004066:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8004068:	69fb      	ldr	r3, [r7, #28]
 800406a:	005b      	lsls	r3, r3, #1
 800406c:	2203      	movs	r2, #3
 800406e:	fa02 f303 	lsl.w	r3, r2, r3
 8004072:	43db      	mvns	r3, r3
 8004074:	69ba      	ldr	r2, [r7, #24]
 8004076:	4013      	ands	r3, r2
 8004078:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 800407a:	683b      	ldr	r3, [r7, #0]
 800407c:	68da      	ldr	r2, [r3, #12]
 800407e:	69fb      	ldr	r3, [r7, #28]
 8004080:	005b      	lsls	r3, r3, #1
 8004082:	fa02 f303 	lsl.w	r3, r2, r3
 8004086:	69ba      	ldr	r2, [r7, #24]
 8004088:	4313      	orrs	r3, r2
 800408a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	69ba      	ldr	r2, [r7, #24]
 8004090:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	685b      	ldr	r3, [r3, #4]
 8004096:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004098:	2201      	movs	r2, #1
 800409a:	69fb      	ldr	r3, [r7, #28]
 800409c:	fa02 f303 	lsl.w	r3, r2, r3
 80040a0:	43db      	mvns	r3, r3
 80040a2:	69ba      	ldr	r2, [r7, #24]
 80040a4:	4013      	ands	r3, r2
 80040a6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 80040a8:	683b      	ldr	r3, [r7, #0]
 80040aa:	685b      	ldr	r3, [r3, #4]
 80040ac:	091b      	lsrs	r3, r3, #4
 80040ae:	f003 0201 	and.w	r2, r3, #1
 80040b2:	69fb      	ldr	r3, [r7, #28]
 80040b4:	fa02 f303 	lsl.w	r3, r2, r3
 80040b8:	69ba      	ldr	r2, [r7, #24]
 80040ba:	4313      	orrs	r3, r2
 80040bc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	69ba      	ldr	r2, [r7, #24]
 80040c2:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	68db      	ldr	r3, [r3, #12]
 80040c8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 80040ca:	69fb      	ldr	r3, [r7, #28]
 80040cc:	005b      	lsls	r3, r3, #1
 80040ce:	2203      	movs	r2, #3
 80040d0:	fa02 f303 	lsl.w	r3, r2, r3
 80040d4:	43db      	mvns	r3, r3
 80040d6:	69ba      	ldr	r2, [r7, #24]
 80040d8:	4013      	ands	r3, r2
 80040da:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2));
 80040dc:	683b      	ldr	r3, [r7, #0]
 80040de:	689a      	ldr	r2, [r3, #8]
 80040e0:	69fb      	ldr	r3, [r7, #28]
 80040e2:	005b      	lsls	r3, r3, #1
 80040e4:	fa02 f303 	lsl.w	r3, r2, r3
 80040e8:	69ba      	ldr	r2, [r7, #24]
 80040ea:	4313      	orrs	r3, r2
 80040ec:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	69ba      	ldr	r2, [r7, #24]
 80040f2:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80040f4:	683b      	ldr	r3, [r7, #0]
 80040f6:	685b      	ldr	r3, [r3, #4]
 80040f8:	2b02      	cmp	r3, #2
 80040fa:	d003      	beq.n	8004104 <HAL_GPIO_Init+0x100>
 80040fc:	683b      	ldr	r3, [r7, #0]
 80040fe:	685b      	ldr	r3, [r3, #4]
 8004100:	2b12      	cmp	r3, #18
 8004102:	d123      	bne.n	800414c <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8004104:	69fb      	ldr	r3, [r7, #28]
 8004106:	08da      	lsrs	r2, r3, #3
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	3208      	adds	r2, #8
 800410c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004110:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8004112:	69fb      	ldr	r3, [r7, #28]
 8004114:	f003 0307 	and.w	r3, r3, #7
 8004118:	009b      	lsls	r3, r3, #2
 800411a:	220f      	movs	r2, #15
 800411c:	fa02 f303 	lsl.w	r3, r2, r3
 8004120:	43db      	mvns	r3, r3
 8004122:	69ba      	ldr	r2, [r7, #24]
 8004124:	4013      	ands	r3, r2
 8004126:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8004128:	683b      	ldr	r3, [r7, #0]
 800412a:	691a      	ldr	r2, [r3, #16]
 800412c:	69fb      	ldr	r3, [r7, #28]
 800412e:	f003 0307 	and.w	r3, r3, #7
 8004132:	009b      	lsls	r3, r3, #2
 8004134:	fa02 f303 	lsl.w	r3, r2, r3
 8004138:	69ba      	ldr	r2, [r7, #24]
 800413a:	4313      	orrs	r3, r2
 800413c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 800413e:	69fb      	ldr	r3, [r7, #28]
 8004140:	08da      	lsrs	r2, r3, #3
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	3208      	adds	r2, #8
 8004146:	69b9      	ldr	r1, [r7, #24]
 8004148:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8004152:	69fb      	ldr	r3, [r7, #28]
 8004154:	005b      	lsls	r3, r3, #1
 8004156:	2203      	movs	r2, #3
 8004158:	fa02 f303 	lsl.w	r3, r2, r3
 800415c:	43db      	mvns	r3, r3
 800415e:	69ba      	ldr	r2, [r7, #24]
 8004160:	4013      	ands	r3, r2
 8004162:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8004164:	683b      	ldr	r3, [r7, #0]
 8004166:	685b      	ldr	r3, [r3, #4]
 8004168:	f003 0203 	and.w	r2, r3, #3
 800416c:	69fb      	ldr	r3, [r7, #28]
 800416e:	005b      	lsls	r3, r3, #1
 8004170:	fa02 f303 	lsl.w	r3, r2, r3
 8004174:	69ba      	ldr	r2, [r7, #24]
 8004176:	4313      	orrs	r3, r2
 8004178:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	69ba      	ldr	r2, [r7, #24]
 800417e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8004180:	683b      	ldr	r3, [r7, #0]
 8004182:	685b      	ldr	r3, [r3, #4]
 8004184:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004188:	2b00      	cmp	r3, #0
 800418a:	f000 80be 	beq.w	800430a <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800418e:	4b66      	ldr	r3, [pc, #408]	; (8004328 <HAL_GPIO_Init+0x324>)
 8004190:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004192:	4a65      	ldr	r2, [pc, #404]	; (8004328 <HAL_GPIO_Init+0x324>)
 8004194:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004198:	6453      	str	r3, [r2, #68]	; 0x44
 800419a:	4b63      	ldr	r3, [pc, #396]	; (8004328 <HAL_GPIO_Init+0x324>)
 800419c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800419e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80041a2:	60fb      	str	r3, [r7, #12]
 80041a4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 80041a6:	4a61      	ldr	r2, [pc, #388]	; (800432c <HAL_GPIO_Init+0x328>)
 80041a8:	69fb      	ldr	r3, [r7, #28]
 80041aa:	089b      	lsrs	r3, r3, #2
 80041ac:	3302      	adds	r3, #2
 80041ae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80041b2:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 80041b4:	69fb      	ldr	r3, [r7, #28]
 80041b6:	f003 0303 	and.w	r3, r3, #3
 80041ba:	009b      	lsls	r3, r3, #2
 80041bc:	220f      	movs	r2, #15
 80041be:	fa02 f303 	lsl.w	r3, r2, r3
 80041c2:	43db      	mvns	r3, r3
 80041c4:	69ba      	ldr	r2, [r7, #24]
 80041c6:	4013      	ands	r3, r2
 80041c8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	4a58      	ldr	r2, [pc, #352]	; (8004330 <HAL_GPIO_Init+0x32c>)
 80041ce:	4293      	cmp	r3, r2
 80041d0:	d037      	beq.n	8004242 <HAL_GPIO_Init+0x23e>
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	4a57      	ldr	r2, [pc, #348]	; (8004334 <HAL_GPIO_Init+0x330>)
 80041d6:	4293      	cmp	r3, r2
 80041d8:	d031      	beq.n	800423e <HAL_GPIO_Init+0x23a>
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	4a56      	ldr	r2, [pc, #344]	; (8004338 <HAL_GPIO_Init+0x334>)
 80041de:	4293      	cmp	r3, r2
 80041e0:	d02b      	beq.n	800423a <HAL_GPIO_Init+0x236>
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	4a55      	ldr	r2, [pc, #340]	; (800433c <HAL_GPIO_Init+0x338>)
 80041e6:	4293      	cmp	r3, r2
 80041e8:	d025      	beq.n	8004236 <HAL_GPIO_Init+0x232>
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	4a54      	ldr	r2, [pc, #336]	; (8004340 <HAL_GPIO_Init+0x33c>)
 80041ee:	4293      	cmp	r3, r2
 80041f0:	d01f      	beq.n	8004232 <HAL_GPIO_Init+0x22e>
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	4a53      	ldr	r2, [pc, #332]	; (8004344 <HAL_GPIO_Init+0x340>)
 80041f6:	4293      	cmp	r3, r2
 80041f8:	d019      	beq.n	800422e <HAL_GPIO_Init+0x22a>
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	4a52      	ldr	r2, [pc, #328]	; (8004348 <HAL_GPIO_Init+0x344>)
 80041fe:	4293      	cmp	r3, r2
 8004200:	d013      	beq.n	800422a <HAL_GPIO_Init+0x226>
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	4a51      	ldr	r2, [pc, #324]	; (800434c <HAL_GPIO_Init+0x348>)
 8004206:	4293      	cmp	r3, r2
 8004208:	d00d      	beq.n	8004226 <HAL_GPIO_Init+0x222>
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	4a50      	ldr	r2, [pc, #320]	; (8004350 <HAL_GPIO_Init+0x34c>)
 800420e:	4293      	cmp	r3, r2
 8004210:	d007      	beq.n	8004222 <HAL_GPIO_Init+0x21e>
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	4a4f      	ldr	r2, [pc, #316]	; (8004354 <HAL_GPIO_Init+0x350>)
 8004216:	4293      	cmp	r3, r2
 8004218:	d101      	bne.n	800421e <HAL_GPIO_Init+0x21a>
 800421a:	2309      	movs	r3, #9
 800421c:	e012      	b.n	8004244 <HAL_GPIO_Init+0x240>
 800421e:	230a      	movs	r3, #10
 8004220:	e010      	b.n	8004244 <HAL_GPIO_Init+0x240>
 8004222:	2308      	movs	r3, #8
 8004224:	e00e      	b.n	8004244 <HAL_GPIO_Init+0x240>
 8004226:	2307      	movs	r3, #7
 8004228:	e00c      	b.n	8004244 <HAL_GPIO_Init+0x240>
 800422a:	2306      	movs	r3, #6
 800422c:	e00a      	b.n	8004244 <HAL_GPIO_Init+0x240>
 800422e:	2305      	movs	r3, #5
 8004230:	e008      	b.n	8004244 <HAL_GPIO_Init+0x240>
 8004232:	2304      	movs	r3, #4
 8004234:	e006      	b.n	8004244 <HAL_GPIO_Init+0x240>
 8004236:	2303      	movs	r3, #3
 8004238:	e004      	b.n	8004244 <HAL_GPIO_Init+0x240>
 800423a:	2302      	movs	r3, #2
 800423c:	e002      	b.n	8004244 <HAL_GPIO_Init+0x240>
 800423e:	2301      	movs	r3, #1
 8004240:	e000      	b.n	8004244 <HAL_GPIO_Init+0x240>
 8004242:	2300      	movs	r3, #0
 8004244:	69fa      	ldr	r2, [r7, #28]
 8004246:	f002 0203 	and.w	r2, r2, #3
 800424a:	0092      	lsls	r2, r2, #2
 800424c:	4093      	lsls	r3, r2
 800424e:	69ba      	ldr	r2, [r7, #24]
 8004250:	4313      	orrs	r3, r2
 8004252:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8004254:	4935      	ldr	r1, [pc, #212]	; (800432c <HAL_GPIO_Init+0x328>)
 8004256:	69fb      	ldr	r3, [r7, #28]
 8004258:	089b      	lsrs	r3, r3, #2
 800425a:	3302      	adds	r3, #2
 800425c:	69ba      	ldr	r2, [r7, #24]
 800425e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004262:	4b3d      	ldr	r3, [pc, #244]	; (8004358 <HAL_GPIO_Init+0x354>)
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004268:	693b      	ldr	r3, [r7, #16]
 800426a:	43db      	mvns	r3, r3
 800426c:	69ba      	ldr	r2, [r7, #24]
 800426e:	4013      	ands	r3, r2
 8004270:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8004272:	683b      	ldr	r3, [r7, #0]
 8004274:	685b      	ldr	r3, [r3, #4]
 8004276:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800427a:	2b00      	cmp	r3, #0
 800427c:	d003      	beq.n	8004286 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800427e:	69ba      	ldr	r2, [r7, #24]
 8004280:	693b      	ldr	r3, [r7, #16]
 8004282:	4313      	orrs	r3, r2
 8004284:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004286:	4a34      	ldr	r2, [pc, #208]	; (8004358 <HAL_GPIO_Init+0x354>)
 8004288:	69bb      	ldr	r3, [r7, #24]
 800428a:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 800428c:	4b32      	ldr	r3, [pc, #200]	; (8004358 <HAL_GPIO_Init+0x354>)
 800428e:	685b      	ldr	r3, [r3, #4]
 8004290:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004292:	693b      	ldr	r3, [r7, #16]
 8004294:	43db      	mvns	r3, r3
 8004296:	69ba      	ldr	r2, [r7, #24]
 8004298:	4013      	ands	r3, r2
 800429a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800429c:	683b      	ldr	r3, [r7, #0]
 800429e:	685b      	ldr	r3, [r3, #4]
 80042a0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80042a4:	2b00      	cmp	r3, #0
 80042a6:	d003      	beq.n	80042b0 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80042a8:	69ba      	ldr	r2, [r7, #24]
 80042aa:	693b      	ldr	r3, [r7, #16]
 80042ac:	4313      	orrs	r3, r2
 80042ae:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80042b0:	4a29      	ldr	r2, [pc, #164]	; (8004358 <HAL_GPIO_Init+0x354>)
 80042b2:	69bb      	ldr	r3, [r7, #24]
 80042b4:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80042b6:	4b28      	ldr	r3, [pc, #160]	; (8004358 <HAL_GPIO_Init+0x354>)
 80042b8:	689b      	ldr	r3, [r3, #8]
 80042ba:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80042bc:	693b      	ldr	r3, [r7, #16]
 80042be:	43db      	mvns	r3, r3
 80042c0:	69ba      	ldr	r2, [r7, #24]
 80042c2:	4013      	ands	r3, r2
 80042c4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80042c6:	683b      	ldr	r3, [r7, #0]
 80042c8:	685b      	ldr	r3, [r3, #4]
 80042ca:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	d003      	beq.n	80042da <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80042d2:	69ba      	ldr	r2, [r7, #24]
 80042d4:	693b      	ldr	r3, [r7, #16]
 80042d6:	4313      	orrs	r3, r2
 80042d8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80042da:	4a1f      	ldr	r2, [pc, #124]	; (8004358 <HAL_GPIO_Init+0x354>)
 80042dc:	69bb      	ldr	r3, [r7, #24]
 80042de:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80042e0:	4b1d      	ldr	r3, [pc, #116]	; (8004358 <HAL_GPIO_Init+0x354>)
 80042e2:	68db      	ldr	r3, [r3, #12]
 80042e4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80042e6:	693b      	ldr	r3, [r7, #16]
 80042e8:	43db      	mvns	r3, r3
 80042ea:	69ba      	ldr	r2, [r7, #24]
 80042ec:	4013      	ands	r3, r2
 80042ee:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80042f0:	683b      	ldr	r3, [r7, #0]
 80042f2:	685b      	ldr	r3, [r3, #4]
 80042f4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80042f8:	2b00      	cmp	r3, #0
 80042fa:	d003      	beq.n	8004304 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80042fc:	69ba      	ldr	r2, [r7, #24]
 80042fe:	693b      	ldr	r3, [r7, #16]
 8004300:	4313      	orrs	r3, r2
 8004302:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004304:	4a14      	ldr	r2, [pc, #80]	; (8004358 <HAL_GPIO_Init+0x354>)
 8004306:	69bb      	ldr	r3, [r7, #24]
 8004308:	60d3      	str	r3, [r2, #12]
  for(position = 0; position < GPIO_NUMBER; position++)
 800430a:	69fb      	ldr	r3, [r7, #28]
 800430c:	3301      	adds	r3, #1
 800430e:	61fb      	str	r3, [r7, #28]
 8004310:	69fb      	ldr	r3, [r7, #28]
 8004312:	2b0f      	cmp	r3, #15
 8004314:	f67f ae86 	bls.w	8004024 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8004318:	bf00      	nop
 800431a:	bf00      	nop
 800431c:	3724      	adds	r7, #36	; 0x24
 800431e:	46bd      	mov	sp, r7
 8004320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004324:	4770      	bx	lr
 8004326:	bf00      	nop
 8004328:	40023800 	.word	0x40023800
 800432c:	40013800 	.word	0x40013800
 8004330:	40020000 	.word	0x40020000
 8004334:	40020400 	.word	0x40020400
 8004338:	40020800 	.word	0x40020800
 800433c:	40020c00 	.word	0x40020c00
 8004340:	40021000 	.word	0x40021000
 8004344:	40021400 	.word	0x40021400
 8004348:	40021800 	.word	0x40021800
 800434c:	40021c00 	.word	0x40021c00
 8004350:	40022000 	.word	0x40022000
 8004354:	40022400 	.word	0x40022400
 8004358:	40013c00 	.word	0x40013c00

0800435c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800435c:	b480      	push	{r7}
 800435e:	b083      	sub	sp, #12
 8004360:	af00      	add	r7, sp, #0
 8004362:	6078      	str	r0, [r7, #4]
 8004364:	460b      	mov	r3, r1
 8004366:	807b      	strh	r3, [r7, #2]
 8004368:	4613      	mov	r3, r2
 800436a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800436c:	787b      	ldrb	r3, [r7, #1]
 800436e:	2b00      	cmp	r3, #0
 8004370:	d003      	beq.n	800437a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004372:	887a      	ldrh	r2, [r7, #2]
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8004378:	e003      	b.n	8004382 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 800437a:	887b      	ldrh	r3, [r7, #2]
 800437c:	041a      	lsls	r2, r3, #16
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	619a      	str	r2, [r3, #24]
}
 8004382:	bf00      	nop
 8004384:	370c      	adds	r7, #12
 8004386:	46bd      	mov	sp, r7
 8004388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800438c:	4770      	bx	lr
	...

08004390 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8004390:	b580      	push	{r7, lr}
 8004392:	b082      	sub	sp, #8
 8004394:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8004396:	2300      	movs	r3, #0
 8004398:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 800439a:	4b23      	ldr	r3, [pc, #140]	; (8004428 <HAL_PWREx_EnableOverDrive+0x98>)
 800439c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800439e:	4a22      	ldr	r2, [pc, #136]	; (8004428 <HAL_PWREx_EnableOverDrive+0x98>)
 80043a0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80043a4:	6413      	str	r3, [r2, #64]	; 0x40
 80043a6:	4b20      	ldr	r3, [pc, #128]	; (8004428 <HAL_PWREx_EnableOverDrive+0x98>)
 80043a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043aa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80043ae:	603b      	str	r3, [r7, #0]
 80043b0:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 80043b2:	4b1e      	ldr	r3, [pc, #120]	; (800442c <HAL_PWREx_EnableOverDrive+0x9c>)
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	4a1d      	ldr	r2, [pc, #116]	; (800442c <HAL_PWREx_EnableOverDrive+0x9c>)
 80043b8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80043bc:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80043be:	f7fe fb0d 	bl	80029dc <HAL_GetTick>
 80043c2:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80043c4:	e009      	b.n	80043da <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80043c6:	f7fe fb09 	bl	80029dc <HAL_GetTick>
 80043ca:	4602      	mov	r2, r0
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	1ad3      	subs	r3, r2, r3
 80043d0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80043d4:	d901      	bls.n	80043da <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 80043d6:	2303      	movs	r3, #3
 80043d8:	e022      	b.n	8004420 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80043da:	4b14      	ldr	r3, [pc, #80]	; (800442c <HAL_PWREx_EnableOverDrive+0x9c>)
 80043dc:	685b      	ldr	r3, [r3, #4]
 80043de:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80043e2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80043e6:	d1ee      	bne.n	80043c6 <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 80043e8:	4b10      	ldr	r3, [pc, #64]	; (800442c <HAL_PWREx_EnableOverDrive+0x9c>)
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	4a0f      	ldr	r2, [pc, #60]	; (800442c <HAL_PWREx_EnableOverDrive+0x9c>)
 80043ee:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80043f2:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80043f4:	f7fe faf2 	bl	80029dc <HAL_GetTick>
 80043f8:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80043fa:	e009      	b.n	8004410 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80043fc:	f7fe faee 	bl	80029dc <HAL_GetTick>
 8004400:	4602      	mov	r2, r0
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	1ad3      	subs	r3, r2, r3
 8004406:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800440a:	d901      	bls.n	8004410 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 800440c:	2303      	movs	r3, #3
 800440e:	e007      	b.n	8004420 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8004410:	4b06      	ldr	r3, [pc, #24]	; (800442c <HAL_PWREx_EnableOverDrive+0x9c>)
 8004412:	685b      	ldr	r3, [r3, #4]
 8004414:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004418:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800441c:	d1ee      	bne.n	80043fc <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 800441e:	2300      	movs	r3, #0
}
 8004420:	4618      	mov	r0, r3
 8004422:	3708      	adds	r7, #8
 8004424:	46bd      	mov	sp, r7
 8004426:	bd80      	pop	{r7, pc}
 8004428:	40023800 	.word	0x40023800
 800442c:	40007000 	.word	0x40007000

08004430 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004430:	b580      	push	{r7, lr}
 8004432:	b086      	sub	sp, #24
 8004434:	af00      	add	r7, sp, #0
 8004436:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8004438:	2300      	movs	r3, #0
 800443a:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	2b00      	cmp	r3, #0
 8004440:	d101      	bne.n	8004446 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8004442:	2301      	movs	r3, #1
 8004444:	e29b      	b.n	800497e <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	f003 0301 	and.w	r3, r3, #1
 800444e:	2b00      	cmp	r3, #0
 8004450:	f000 8087 	beq.w	8004562 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004454:	4b96      	ldr	r3, [pc, #600]	; (80046b0 <HAL_RCC_OscConfig+0x280>)
 8004456:	689b      	ldr	r3, [r3, #8]
 8004458:	f003 030c 	and.w	r3, r3, #12
 800445c:	2b04      	cmp	r3, #4
 800445e:	d00c      	beq.n	800447a <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004460:	4b93      	ldr	r3, [pc, #588]	; (80046b0 <HAL_RCC_OscConfig+0x280>)
 8004462:	689b      	ldr	r3, [r3, #8]
 8004464:	f003 030c 	and.w	r3, r3, #12
 8004468:	2b08      	cmp	r3, #8
 800446a:	d112      	bne.n	8004492 <HAL_RCC_OscConfig+0x62>
 800446c:	4b90      	ldr	r3, [pc, #576]	; (80046b0 <HAL_RCC_OscConfig+0x280>)
 800446e:	685b      	ldr	r3, [r3, #4]
 8004470:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004474:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004478:	d10b      	bne.n	8004492 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800447a:	4b8d      	ldr	r3, [pc, #564]	; (80046b0 <HAL_RCC_OscConfig+0x280>)
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004482:	2b00      	cmp	r3, #0
 8004484:	d06c      	beq.n	8004560 <HAL_RCC_OscConfig+0x130>
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	685b      	ldr	r3, [r3, #4]
 800448a:	2b00      	cmp	r3, #0
 800448c:	d168      	bne.n	8004560 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 800448e:	2301      	movs	r3, #1
 8004490:	e275      	b.n	800497e <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	685b      	ldr	r3, [r3, #4]
 8004496:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800449a:	d106      	bne.n	80044aa <HAL_RCC_OscConfig+0x7a>
 800449c:	4b84      	ldr	r3, [pc, #528]	; (80046b0 <HAL_RCC_OscConfig+0x280>)
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	4a83      	ldr	r2, [pc, #524]	; (80046b0 <HAL_RCC_OscConfig+0x280>)
 80044a2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80044a6:	6013      	str	r3, [r2, #0]
 80044a8:	e02e      	b.n	8004508 <HAL_RCC_OscConfig+0xd8>
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	685b      	ldr	r3, [r3, #4]
 80044ae:	2b00      	cmp	r3, #0
 80044b0:	d10c      	bne.n	80044cc <HAL_RCC_OscConfig+0x9c>
 80044b2:	4b7f      	ldr	r3, [pc, #508]	; (80046b0 <HAL_RCC_OscConfig+0x280>)
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	4a7e      	ldr	r2, [pc, #504]	; (80046b0 <HAL_RCC_OscConfig+0x280>)
 80044b8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80044bc:	6013      	str	r3, [r2, #0]
 80044be:	4b7c      	ldr	r3, [pc, #496]	; (80046b0 <HAL_RCC_OscConfig+0x280>)
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	4a7b      	ldr	r2, [pc, #492]	; (80046b0 <HAL_RCC_OscConfig+0x280>)
 80044c4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80044c8:	6013      	str	r3, [r2, #0]
 80044ca:	e01d      	b.n	8004508 <HAL_RCC_OscConfig+0xd8>
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	685b      	ldr	r3, [r3, #4]
 80044d0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80044d4:	d10c      	bne.n	80044f0 <HAL_RCC_OscConfig+0xc0>
 80044d6:	4b76      	ldr	r3, [pc, #472]	; (80046b0 <HAL_RCC_OscConfig+0x280>)
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	4a75      	ldr	r2, [pc, #468]	; (80046b0 <HAL_RCC_OscConfig+0x280>)
 80044dc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80044e0:	6013      	str	r3, [r2, #0]
 80044e2:	4b73      	ldr	r3, [pc, #460]	; (80046b0 <HAL_RCC_OscConfig+0x280>)
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	4a72      	ldr	r2, [pc, #456]	; (80046b0 <HAL_RCC_OscConfig+0x280>)
 80044e8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80044ec:	6013      	str	r3, [r2, #0]
 80044ee:	e00b      	b.n	8004508 <HAL_RCC_OscConfig+0xd8>
 80044f0:	4b6f      	ldr	r3, [pc, #444]	; (80046b0 <HAL_RCC_OscConfig+0x280>)
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	4a6e      	ldr	r2, [pc, #440]	; (80046b0 <HAL_RCC_OscConfig+0x280>)
 80044f6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80044fa:	6013      	str	r3, [r2, #0]
 80044fc:	4b6c      	ldr	r3, [pc, #432]	; (80046b0 <HAL_RCC_OscConfig+0x280>)
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	4a6b      	ldr	r2, [pc, #428]	; (80046b0 <HAL_RCC_OscConfig+0x280>)
 8004502:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004506:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	685b      	ldr	r3, [r3, #4]
 800450c:	2b00      	cmp	r3, #0
 800450e:	d013      	beq.n	8004538 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004510:	f7fe fa64 	bl	80029dc <HAL_GetTick>
 8004514:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004516:	e008      	b.n	800452a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004518:	f7fe fa60 	bl	80029dc <HAL_GetTick>
 800451c:	4602      	mov	r2, r0
 800451e:	693b      	ldr	r3, [r7, #16]
 8004520:	1ad3      	subs	r3, r2, r3
 8004522:	2b64      	cmp	r3, #100	; 0x64
 8004524:	d901      	bls.n	800452a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004526:	2303      	movs	r3, #3
 8004528:	e229      	b.n	800497e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800452a:	4b61      	ldr	r3, [pc, #388]	; (80046b0 <HAL_RCC_OscConfig+0x280>)
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004532:	2b00      	cmp	r3, #0
 8004534:	d0f0      	beq.n	8004518 <HAL_RCC_OscConfig+0xe8>
 8004536:	e014      	b.n	8004562 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004538:	f7fe fa50 	bl	80029dc <HAL_GetTick>
 800453c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800453e:	e008      	b.n	8004552 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004540:	f7fe fa4c 	bl	80029dc <HAL_GetTick>
 8004544:	4602      	mov	r2, r0
 8004546:	693b      	ldr	r3, [r7, #16]
 8004548:	1ad3      	subs	r3, r2, r3
 800454a:	2b64      	cmp	r3, #100	; 0x64
 800454c:	d901      	bls.n	8004552 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800454e:	2303      	movs	r3, #3
 8004550:	e215      	b.n	800497e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004552:	4b57      	ldr	r3, [pc, #348]	; (80046b0 <HAL_RCC_OscConfig+0x280>)
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800455a:	2b00      	cmp	r3, #0
 800455c:	d1f0      	bne.n	8004540 <HAL_RCC_OscConfig+0x110>
 800455e:	e000      	b.n	8004562 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004560:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	f003 0302 	and.w	r3, r3, #2
 800456a:	2b00      	cmp	r3, #0
 800456c:	d069      	beq.n	8004642 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800456e:	4b50      	ldr	r3, [pc, #320]	; (80046b0 <HAL_RCC_OscConfig+0x280>)
 8004570:	689b      	ldr	r3, [r3, #8]
 8004572:	f003 030c 	and.w	r3, r3, #12
 8004576:	2b00      	cmp	r3, #0
 8004578:	d00b      	beq.n	8004592 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800457a:	4b4d      	ldr	r3, [pc, #308]	; (80046b0 <HAL_RCC_OscConfig+0x280>)
 800457c:	689b      	ldr	r3, [r3, #8]
 800457e:	f003 030c 	and.w	r3, r3, #12
 8004582:	2b08      	cmp	r3, #8
 8004584:	d11c      	bne.n	80045c0 <HAL_RCC_OscConfig+0x190>
 8004586:	4b4a      	ldr	r3, [pc, #296]	; (80046b0 <HAL_RCC_OscConfig+0x280>)
 8004588:	685b      	ldr	r3, [r3, #4]
 800458a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800458e:	2b00      	cmp	r3, #0
 8004590:	d116      	bne.n	80045c0 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004592:	4b47      	ldr	r3, [pc, #284]	; (80046b0 <HAL_RCC_OscConfig+0x280>)
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	f003 0302 	and.w	r3, r3, #2
 800459a:	2b00      	cmp	r3, #0
 800459c:	d005      	beq.n	80045aa <HAL_RCC_OscConfig+0x17a>
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	68db      	ldr	r3, [r3, #12]
 80045a2:	2b01      	cmp	r3, #1
 80045a4:	d001      	beq.n	80045aa <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 80045a6:	2301      	movs	r3, #1
 80045a8:	e1e9      	b.n	800497e <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80045aa:	4b41      	ldr	r3, [pc, #260]	; (80046b0 <HAL_RCC_OscConfig+0x280>)
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	691b      	ldr	r3, [r3, #16]
 80045b6:	00db      	lsls	r3, r3, #3
 80045b8:	493d      	ldr	r1, [pc, #244]	; (80046b0 <HAL_RCC_OscConfig+0x280>)
 80045ba:	4313      	orrs	r3, r2
 80045bc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80045be:	e040      	b.n	8004642 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	68db      	ldr	r3, [r3, #12]
 80045c4:	2b00      	cmp	r3, #0
 80045c6:	d023      	beq.n	8004610 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80045c8:	4b39      	ldr	r3, [pc, #228]	; (80046b0 <HAL_RCC_OscConfig+0x280>)
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	4a38      	ldr	r2, [pc, #224]	; (80046b0 <HAL_RCC_OscConfig+0x280>)
 80045ce:	f043 0301 	orr.w	r3, r3, #1
 80045d2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80045d4:	f7fe fa02 	bl	80029dc <HAL_GetTick>
 80045d8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80045da:	e008      	b.n	80045ee <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80045dc:	f7fe f9fe 	bl	80029dc <HAL_GetTick>
 80045e0:	4602      	mov	r2, r0
 80045e2:	693b      	ldr	r3, [r7, #16]
 80045e4:	1ad3      	subs	r3, r2, r3
 80045e6:	2b02      	cmp	r3, #2
 80045e8:	d901      	bls.n	80045ee <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 80045ea:	2303      	movs	r3, #3
 80045ec:	e1c7      	b.n	800497e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80045ee:	4b30      	ldr	r3, [pc, #192]	; (80046b0 <HAL_RCC_OscConfig+0x280>)
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	f003 0302 	and.w	r3, r3, #2
 80045f6:	2b00      	cmp	r3, #0
 80045f8:	d0f0      	beq.n	80045dc <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80045fa:	4b2d      	ldr	r3, [pc, #180]	; (80046b0 <HAL_RCC_OscConfig+0x280>)
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	691b      	ldr	r3, [r3, #16]
 8004606:	00db      	lsls	r3, r3, #3
 8004608:	4929      	ldr	r1, [pc, #164]	; (80046b0 <HAL_RCC_OscConfig+0x280>)
 800460a:	4313      	orrs	r3, r2
 800460c:	600b      	str	r3, [r1, #0]
 800460e:	e018      	b.n	8004642 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004610:	4b27      	ldr	r3, [pc, #156]	; (80046b0 <HAL_RCC_OscConfig+0x280>)
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	4a26      	ldr	r2, [pc, #152]	; (80046b0 <HAL_RCC_OscConfig+0x280>)
 8004616:	f023 0301 	bic.w	r3, r3, #1
 800461a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800461c:	f7fe f9de 	bl	80029dc <HAL_GetTick>
 8004620:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004622:	e008      	b.n	8004636 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004624:	f7fe f9da 	bl	80029dc <HAL_GetTick>
 8004628:	4602      	mov	r2, r0
 800462a:	693b      	ldr	r3, [r7, #16]
 800462c:	1ad3      	subs	r3, r2, r3
 800462e:	2b02      	cmp	r3, #2
 8004630:	d901      	bls.n	8004636 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8004632:	2303      	movs	r3, #3
 8004634:	e1a3      	b.n	800497e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004636:	4b1e      	ldr	r3, [pc, #120]	; (80046b0 <HAL_RCC_OscConfig+0x280>)
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	f003 0302 	and.w	r3, r3, #2
 800463e:	2b00      	cmp	r3, #0
 8004640:	d1f0      	bne.n	8004624 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	f003 0308 	and.w	r3, r3, #8
 800464a:	2b00      	cmp	r3, #0
 800464c:	d038      	beq.n	80046c0 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	695b      	ldr	r3, [r3, #20]
 8004652:	2b00      	cmp	r3, #0
 8004654:	d019      	beq.n	800468a <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004656:	4b16      	ldr	r3, [pc, #88]	; (80046b0 <HAL_RCC_OscConfig+0x280>)
 8004658:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800465a:	4a15      	ldr	r2, [pc, #84]	; (80046b0 <HAL_RCC_OscConfig+0x280>)
 800465c:	f043 0301 	orr.w	r3, r3, #1
 8004660:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004662:	f7fe f9bb 	bl	80029dc <HAL_GetTick>
 8004666:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004668:	e008      	b.n	800467c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800466a:	f7fe f9b7 	bl	80029dc <HAL_GetTick>
 800466e:	4602      	mov	r2, r0
 8004670:	693b      	ldr	r3, [r7, #16]
 8004672:	1ad3      	subs	r3, r2, r3
 8004674:	2b02      	cmp	r3, #2
 8004676:	d901      	bls.n	800467c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004678:	2303      	movs	r3, #3
 800467a:	e180      	b.n	800497e <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800467c:	4b0c      	ldr	r3, [pc, #48]	; (80046b0 <HAL_RCC_OscConfig+0x280>)
 800467e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004680:	f003 0302 	and.w	r3, r3, #2
 8004684:	2b00      	cmp	r3, #0
 8004686:	d0f0      	beq.n	800466a <HAL_RCC_OscConfig+0x23a>
 8004688:	e01a      	b.n	80046c0 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800468a:	4b09      	ldr	r3, [pc, #36]	; (80046b0 <HAL_RCC_OscConfig+0x280>)
 800468c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800468e:	4a08      	ldr	r2, [pc, #32]	; (80046b0 <HAL_RCC_OscConfig+0x280>)
 8004690:	f023 0301 	bic.w	r3, r3, #1
 8004694:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004696:	f7fe f9a1 	bl	80029dc <HAL_GetTick>
 800469a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800469c:	e00a      	b.n	80046b4 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800469e:	f7fe f99d 	bl	80029dc <HAL_GetTick>
 80046a2:	4602      	mov	r2, r0
 80046a4:	693b      	ldr	r3, [r7, #16]
 80046a6:	1ad3      	subs	r3, r2, r3
 80046a8:	2b02      	cmp	r3, #2
 80046aa:	d903      	bls.n	80046b4 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80046ac:	2303      	movs	r3, #3
 80046ae:	e166      	b.n	800497e <HAL_RCC_OscConfig+0x54e>
 80046b0:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80046b4:	4b92      	ldr	r3, [pc, #584]	; (8004900 <HAL_RCC_OscConfig+0x4d0>)
 80046b6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80046b8:	f003 0302 	and.w	r3, r3, #2
 80046bc:	2b00      	cmp	r3, #0
 80046be:	d1ee      	bne.n	800469e <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	f003 0304 	and.w	r3, r3, #4
 80046c8:	2b00      	cmp	r3, #0
 80046ca:	f000 80a4 	beq.w	8004816 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80046ce:	4b8c      	ldr	r3, [pc, #560]	; (8004900 <HAL_RCC_OscConfig+0x4d0>)
 80046d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046d2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80046d6:	2b00      	cmp	r3, #0
 80046d8:	d10d      	bne.n	80046f6 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 80046da:	4b89      	ldr	r3, [pc, #548]	; (8004900 <HAL_RCC_OscConfig+0x4d0>)
 80046dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046de:	4a88      	ldr	r2, [pc, #544]	; (8004900 <HAL_RCC_OscConfig+0x4d0>)
 80046e0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80046e4:	6413      	str	r3, [r2, #64]	; 0x40
 80046e6:	4b86      	ldr	r3, [pc, #536]	; (8004900 <HAL_RCC_OscConfig+0x4d0>)
 80046e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046ea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80046ee:	60bb      	str	r3, [r7, #8]
 80046f0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80046f2:	2301      	movs	r3, #1
 80046f4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80046f6:	4b83      	ldr	r3, [pc, #524]	; (8004904 <HAL_RCC_OscConfig+0x4d4>)
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80046fe:	2b00      	cmp	r3, #0
 8004700:	d118      	bne.n	8004734 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8004702:	4b80      	ldr	r3, [pc, #512]	; (8004904 <HAL_RCC_OscConfig+0x4d4>)
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	4a7f      	ldr	r2, [pc, #508]	; (8004904 <HAL_RCC_OscConfig+0x4d4>)
 8004708:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800470c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800470e:	f7fe f965 	bl	80029dc <HAL_GetTick>
 8004712:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004714:	e008      	b.n	8004728 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004716:	f7fe f961 	bl	80029dc <HAL_GetTick>
 800471a:	4602      	mov	r2, r0
 800471c:	693b      	ldr	r3, [r7, #16]
 800471e:	1ad3      	subs	r3, r2, r3
 8004720:	2b64      	cmp	r3, #100	; 0x64
 8004722:	d901      	bls.n	8004728 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8004724:	2303      	movs	r3, #3
 8004726:	e12a      	b.n	800497e <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004728:	4b76      	ldr	r3, [pc, #472]	; (8004904 <HAL_RCC_OscConfig+0x4d4>)
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004730:	2b00      	cmp	r3, #0
 8004732:	d0f0      	beq.n	8004716 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	689b      	ldr	r3, [r3, #8]
 8004738:	2b01      	cmp	r3, #1
 800473a:	d106      	bne.n	800474a <HAL_RCC_OscConfig+0x31a>
 800473c:	4b70      	ldr	r3, [pc, #448]	; (8004900 <HAL_RCC_OscConfig+0x4d0>)
 800473e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004740:	4a6f      	ldr	r2, [pc, #444]	; (8004900 <HAL_RCC_OscConfig+0x4d0>)
 8004742:	f043 0301 	orr.w	r3, r3, #1
 8004746:	6713      	str	r3, [r2, #112]	; 0x70
 8004748:	e02d      	b.n	80047a6 <HAL_RCC_OscConfig+0x376>
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	689b      	ldr	r3, [r3, #8]
 800474e:	2b00      	cmp	r3, #0
 8004750:	d10c      	bne.n	800476c <HAL_RCC_OscConfig+0x33c>
 8004752:	4b6b      	ldr	r3, [pc, #428]	; (8004900 <HAL_RCC_OscConfig+0x4d0>)
 8004754:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004756:	4a6a      	ldr	r2, [pc, #424]	; (8004900 <HAL_RCC_OscConfig+0x4d0>)
 8004758:	f023 0301 	bic.w	r3, r3, #1
 800475c:	6713      	str	r3, [r2, #112]	; 0x70
 800475e:	4b68      	ldr	r3, [pc, #416]	; (8004900 <HAL_RCC_OscConfig+0x4d0>)
 8004760:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004762:	4a67      	ldr	r2, [pc, #412]	; (8004900 <HAL_RCC_OscConfig+0x4d0>)
 8004764:	f023 0304 	bic.w	r3, r3, #4
 8004768:	6713      	str	r3, [r2, #112]	; 0x70
 800476a:	e01c      	b.n	80047a6 <HAL_RCC_OscConfig+0x376>
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	689b      	ldr	r3, [r3, #8]
 8004770:	2b05      	cmp	r3, #5
 8004772:	d10c      	bne.n	800478e <HAL_RCC_OscConfig+0x35e>
 8004774:	4b62      	ldr	r3, [pc, #392]	; (8004900 <HAL_RCC_OscConfig+0x4d0>)
 8004776:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004778:	4a61      	ldr	r2, [pc, #388]	; (8004900 <HAL_RCC_OscConfig+0x4d0>)
 800477a:	f043 0304 	orr.w	r3, r3, #4
 800477e:	6713      	str	r3, [r2, #112]	; 0x70
 8004780:	4b5f      	ldr	r3, [pc, #380]	; (8004900 <HAL_RCC_OscConfig+0x4d0>)
 8004782:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004784:	4a5e      	ldr	r2, [pc, #376]	; (8004900 <HAL_RCC_OscConfig+0x4d0>)
 8004786:	f043 0301 	orr.w	r3, r3, #1
 800478a:	6713      	str	r3, [r2, #112]	; 0x70
 800478c:	e00b      	b.n	80047a6 <HAL_RCC_OscConfig+0x376>
 800478e:	4b5c      	ldr	r3, [pc, #368]	; (8004900 <HAL_RCC_OscConfig+0x4d0>)
 8004790:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004792:	4a5b      	ldr	r2, [pc, #364]	; (8004900 <HAL_RCC_OscConfig+0x4d0>)
 8004794:	f023 0301 	bic.w	r3, r3, #1
 8004798:	6713      	str	r3, [r2, #112]	; 0x70
 800479a:	4b59      	ldr	r3, [pc, #356]	; (8004900 <HAL_RCC_OscConfig+0x4d0>)
 800479c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800479e:	4a58      	ldr	r2, [pc, #352]	; (8004900 <HAL_RCC_OscConfig+0x4d0>)
 80047a0:	f023 0304 	bic.w	r3, r3, #4
 80047a4:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	689b      	ldr	r3, [r3, #8]
 80047aa:	2b00      	cmp	r3, #0
 80047ac:	d015      	beq.n	80047da <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80047ae:	f7fe f915 	bl	80029dc <HAL_GetTick>
 80047b2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80047b4:	e00a      	b.n	80047cc <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80047b6:	f7fe f911 	bl	80029dc <HAL_GetTick>
 80047ba:	4602      	mov	r2, r0
 80047bc:	693b      	ldr	r3, [r7, #16]
 80047be:	1ad3      	subs	r3, r2, r3
 80047c0:	f241 3288 	movw	r2, #5000	; 0x1388
 80047c4:	4293      	cmp	r3, r2
 80047c6:	d901      	bls.n	80047cc <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 80047c8:	2303      	movs	r3, #3
 80047ca:	e0d8      	b.n	800497e <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80047cc:	4b4c      	ldr	r3, [pc, #304]	; (8004900 <HAL_RCC_OscConfig+0x4d0>)
 80047ce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80047d0:	f003 0302 	and.w	r3, r3, #2
 80047d4:	2b00      	cmp	r3, #0
 80047d6:	d0ee      	beq.n	80047b6 <HAL_RCC_OscConfig+0x386>
 80047d8:	e014      	b.n	8004804 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80047da:	f7fe f8ff 	bl	80029dc <HAL_GetTick>
 80047de:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80047e0:	e00a      	b.n	80047f8 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80047e2:	f7fe f8fb 	bl	80029dc <HAL_GetTick>
 80047e6:	4602      	mov	r2, r0
 80047e8:	693b      	ldr	r3, [r7, #16]
 80047ea:	1ad3      	subs	r3, r2, r3
 80047ec:	f241 3288 	movw	r2, #5000	; 0x1388
 80047f0:	4293      	cmp	r3, r2
 80047f2:	d901      	bls.n	80047f8 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 80047f4:	2303      	movs	r3, #3
 80047f6:	e0c2      	b.n	800497e <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80047f8:	4b41      	ldr	r3, [pc, #260]	; (8004900 <HAL_RCC_OscConfig+0x4d0>)
 80047fa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80047fc:	f003 0302 	and.w	r3, r3, #2
 8004800:	2b00      	cmp	r3, #0
 8004802:	d1ee      	bne.n	80047e2 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004804:	7dfb      	ldrb	r3, [r7, #23]
 8004806:	2b01      	cmp	r3, #1
 8004808:	d105      	bne.n	8004816 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800480a:	4b3d      	ldr	r3, [pc, #244]	; (8004900 <HAL_RCC_OscConfig+0x4d0>)
 800480c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800480e:	4a3c      	ldr	r2, [pc, #240]	; (8004900 <HAL_RCC_OscConfig+0x4d0>)
 8004810:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004814:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	699b      	ldr	r3, [r3, #24]
 800481a:	2b00      	cmp	r3, #0
 800481c:	f000 80ae 	beq.w	800497c <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004820:	4b37      	ldr	r3, [pc, #220]	; (8004900 <HAL_RCC_OscConfig+0x4d0>)
 8004822:	689b      	ldr	r3, [r3, #8]
 8004824:	f003 030c 	and.w	r3, r3, #12
 8004828:	2b08      	cmp	r3, #8
 800482a:	d06d      	beq.n	8004908 <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	699b      	ldr	r3, [r3, #24]
 8004830:	2b02      	cmp	r3, #2
 8004832:	d14b      	bne.n	80048cc <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004834:	4b32      	ldr	r3, [pc, #200]	; (8004900 <HAL_RCC_OscConfig+0x4d0>)
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	4a31      	ldr	r2, [pc, #196]	; (8004900 <HAL_RCC_OscConfig+0x4d0>)
 800483a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800483e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004840:	f7fe f8cc 	bl	80029dc <HAL_GetTick>
 8004844:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004846:	e008      	b.n	800485a <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004848:	f7fe f8c8 	bl	80029dc <HAL_GetTick>
 800484c:	4602      	mov	r2, r0
 800484e:	693b      	ldr	r3, [r7, #16]
 8004850:	1ad3      	subs	r3, r2, r3
 8004852:	2b02      	cmp	r3, #2
 8004854:	d901      	bls.n	800485a <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8004856:	2303      	movs	r3, #3
 8004858:	e091      	b.n	800497e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800485a:	4b29      	ldr	r3, [pc, #164]	; (8004900 <HAL_RCC_OscConfig+0x4d0>)
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004862:	2b00      	cmp	r3, #0
 8004864:	d1f0      	bne.n	8004848 <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	69da      	ldr	r2, [r3, #28]
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	6a1b      	ldr	r3, [r3, #32]
 800486e:	431a      	orrs	r2, r3
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004874:	019b      	lsls	r3, r3, #6
 8004876:	431a      	orrs	r2, r3
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800487c:	085b      	lsrs	r3, r3, #1
 800487e:	3b01      	subs	r3, #1
 8004880:	041b      	lsls	r3, r3, #16
 8004882:	431a      	orrs	r2, r3
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004888:	061b      	lsls	r3, r3, #24
 800488a:	431a      	orrs	r2, r3
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004890:	071b      	lsls	r3, r3, #28
 8004892:	491b      	ldr	r1, [pc, #108]	; (8004900 <HAL_RCC_OscConfig+0x4d0>)
 8004894:	4313      	orrs	r3, r2
 8004896:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004898:	4b19      	ldr	r3, [pc, #100]	; (8004900 <HAL_RCC_OscConfig+0x4d0>)
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	4a18      	ldr	r2, [pc, #96]	; (8004900 <HAL_RCC_OscConfig+0x4d0>)
 800489e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80048a2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80048a4:	f7fe f89a 	bl	80029dc <HAL_GetTick>
 80048a8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80048aa:	e008      	b.n	80048be <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80048ac:	f7fe f896 	bl	80029dc <HAL_GetTick>
 80048b0:	4602      	mov	r2, r0
 80048b2:	693b      	ldr	r3, [r7, #16]
 80048b4:	1ad3      	subs	r3, r2, r3
 80048b6:	2b02      	cmp	r3, #2
 80048b8:	d901      	bls.n	80048be <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 80048ba:	2303      	movs	r3, #3
 80048bc:	e05f      	b.n	800497e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80048be:	4b10      	ldr	r3, [pc, #64]	; (8004900 <HAL_RCC_OscConfig+0x4d0>)
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80048c6:	2b00      	cmp	r3, #0
 80048c8:	d0f0      	beq.n	80048ac <HAL_RCC_OscConfig+0x47c>
 80048ca:	e057      	b.n	800497c <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80048cc:	4b0c      	ldr	r3, [pc, #48]	; (8004900 <HAL_RCC_OscConfig+0x4d0>)
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	4a0b      	ldr	r2, [pc, #44]	; (8004900 <HAL_RCC_OscConfig+0x4d0>)
 80048d2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80048d6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80048d8:	f7fe f880 	bl	80029dc <HAL_GetTick>
 80048dc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80048de:	e008      	b.n	80048f2 <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80048e0:	f7fe f87c 	bl	80029dc <HAL_GetTick>
 80048e4:	4602      	mov	r2, r0
 80048e6:	693b      	ldr	r3, [r7, #16]
 80048e8:	1ad3      	subs	r3, r2, r3
 80048ea:	2b02      	cmp	r3, #2
 80048ec:	d901      	bls.n	80048f2 <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 80048ee:	2303      	movs	r3, #3
 80048f0:	e045      	b.n	800497e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80048f2:	4b03      	ldr	r3, [pc, #12]	; (8004900 <HAL_RCC_OscConfig+0x4d0>)
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80048fa:	2b00      	cmp	r3, #0
 80048fc:	d1f0      	bne.n	80048e0 <HAL_RCC_OscConfig+0x4b0>
 80048fe:	e03d      	b.n	800497c <HAL_RCC_OscConfig+0x54c>
 8004900:	40023800 	.word	0x40023800
 8004904:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8004908:	4b1f      	ldr	r3, [pc, #124]	; (8004988 <HAL_RCC_OscConfig+0x558>)
 800490a:	685b      	ldr	r3, [r3, #4]
 800490c:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	699b      	ldr	r3, [r3, #24]
 8004912:	2b01      	cmp	r3, #1
 8004914:	d030      	beq.n	8004978 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004920:	429a      	cmp	r2, r3
 8004922:	d129      	bne.n	8004978 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800492e:	429a      	cmp	r2, r3
 8004930:	d122      	bne.n	8004978 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004932:	68fa      	ldr	r2, [r7, #12]
 8004934:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004938:	4013      	ands	r3, r2
 800493a:	687a      	ldr	r2, [r7, #4]
 800493c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800493e:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004940:	4293      	cmp	r3, r2
 8004942:	d119      	bne.n	8004978 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800494e:	085b      	lsrs	r3, r3, #1
 8004950:	3b01      	subs	r3, #1
 8004952:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004954:	429a      	cmp	r2, r3
 8004956:	d10f      	bne.n	8004978 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004958:	68fb      	ldr	r3, [r7, #12]
 800495a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004962:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8004964:	429a      	cmp	r2, r3
 8004966:	d107      	bne.n	8004978 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8004968:	68fb      	ldr	r3, [r7, #12]
 800496a:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004972:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004974:	429a      	cmp	r2, r3
 8004976:	d001      	beq.n	800497c <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 8004978:	2301      	movs	r3, #1
 800497a:	e000      	b.n	800497e <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 800497c:	2300      	movs	r3, #0
}
 800497e:	4618      	mov	r0, r3
 8004980:	3718      	adds	r7, #24
 8004982:	46bd      	mov	sp, r7
 8004984:	bd80      	pop	{r7, pc}
 8004986:	bf00      	nop
 8004988:	40023800 	.word	0x40023800

0800498c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800498c:	b580      	push	{r7, lr}
 800498e:	b084      	sub	sp, #16
 8004990:	af00      	add	r7, sp, #0
 8004992:	6078      	str	r0, [r7, #4]
 8004994:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8004996:	2300      	movs	r3, #0
 8004998:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	2b00      	cmp	r3, #0
 800499e:	d101      	bne.n	80049a4 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80049a0:	2301      	movs	r3, #1
 80049a2:	e0d0      	b.n	8004b46 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80049a4:	4b6a      	ldr	r3, [pc, #424]	; (8004b50 <HAL_RCC_ClockConfig+0x1c4>)
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	f003 030f 	and.w	r3, r3, #15
 80049ac:	683a      	ldr	r2, [r7, #0]
 80049ae:	429a      	cmp	r2, r3
 80049b0:	d910      	bls.n	80049d4 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80049b2:	4b67      	ldr	r3, [pc, #412]	; (8004b50 <HAL_RCC_ClockConfig+0x1c4>)
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	f023 020f 	bic.w	r2, r3, #15
 80049ba:	4965      	ldr	r1, [pc, #404]	; (8004b50 <HAL_RCC_ClockConfig+0x1c4>)
 80049bc:	683b      	ldr	r3, [r7, #0]
 80049be:	4313      	orrs	r3, r2
 80049c0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80049c2:	4b63      	ldr	r3, [pc, #396]	; (8004b50 <HAL_RCC_ClockConfig+0x1c4>)
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	f003 030f 	and.w	r3, r3, #15
 80049ca:	683a      	ldr	r2, [r7, #0]
 80049cc:	429a      	cmp	r2, r3
 80049ce:	d001      	beq.n	80049d4 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80049d0:	2301      	movs	r3, #1
 80049d2:	e0b8      	b.n	8004b46 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	f003 0302 	and.w	r3, r3, #2
 80049dc:	2b00      	cmp	r3, #0
 80049de:	d020      	beq.n	8004a22 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	f003 0304 	and.w	r3, r3, #4
 80049e8:	2b00      	cmp	r3, #0
 80049ea:	d005      	beq.n	80049f8 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80049ec:	4b59      	ldr	r3, [pc, #356]	; (8004b54 <HAL_RCC_ClockConfig+0x1c8>)
 80049ee:	689b      	ldr	r3, [r3, #8]
 80049f0:	4a58      	ldr	r2, [pc, #352]	; (8004b54 <HAL_RCC_ClockConfig+0x1c8>)
 80049f2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80049f6:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	f003 0308 	and.w	r3, r3, #8
 8004a00:	2b00      	cmp	r3, #0
 8004a02:	d005      	beq.n	8004a10 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004a04:	4b53      	ldr	r3, [pc, #332]	; (8004b54 <HAL_RCC_ClockConfig+0x1c8>)
 8004a06:	689b      	ldr	r3, [r3, #8]
 8004a08:	4a52      	ldr	r2, [pc, #328]	; (8004b54 <HAL_RCC_ClockConfig+0x1c8>)
 8004a0a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004a0e:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004a10:	4b50      	ldr	r3, [pc, #320]	; (8004b54 <HAL_RCC_ClockConfig+0x1c8>)
 8004a12:	689b      	ldr	r3, [r3, #8]
 8004a14:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	689b      	ldr	r3, [r3, #8]
 8004a1c:	494d      	ldr	r1, [pc, #308]	; (8004b54 <HAL_RCC_ClockConfig+0x1c8>)
 8004a1e:	4313      	orrs	r3, r2
 8004a20:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	f003 0301 	and.w	r3, r3, #1
 8004a2a:	2b00      	cmp	r3, #0
 8004a2c:	d040      	beq.n	8004ab0 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	685b      	ldr	r3, [r3, #4]
 8004a32:	2b01      	cmp	r3, #1
 8004a34:	d107      	bne.n	8004a46 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004a36:	4b47      	ldr	r3, [pc, #284]	; (8004b54 <HAL_RCC_ClockConfig+0x1c8>)
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004a3e:	2b00      	cmp	r3, #0
 8004a40:	d115      	bne.n	8004a6e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8004a42:	2301      	movs	r3, #1
 8004a44:	e07f      	b.n	8004b46 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	685b      	ldr	r3, [r3, #4]
 8004a4a:	2b02      	cmp	r3, #2
 8004a4c:	d107      	bne.n	8004a5e <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004a4e:	4b41      	ldr	r3, [pc, #260]	; (8004b54 <HAL_RCC_ClockConfig+0x1c8>)
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004a56:	2b00      	cmp	r3, #0
 8004a58:	d109      	bne.n	8004a6e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8004a5a:	2301      	movs	r3, #1
 8004a5c:	e073      	b.n	8004b46 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004a5e:	4b3d      	ldr	r3, [pc, #244]	; (8004b54 <HAL_RCC_ClockConfig+0x1c8>)
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	f003 0302 	and.w	r3, r3, #2
 8004a66:	2b00      	cmp	r3, #0
 8004a68:	d101      	bne.n	8004a6e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8004a6a:	2301      	movs	r3, #1
 8004a6c:	e06b      	b.n	8004b46 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004a6e:	4b39      	ldr	r3, [pc, #228]	; (8004b54 <HAL_RCC_ClockConfig+0x1c8>)
 8004a70:	689b      	ldr	r3, [r3, #8]
 8004a72:	f023 0203 	bic.w	r2, r3, #3
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	685b      	ldr	r3, [r3, #4]
 8004a7a:	4936      	ldr	r1, [pc, #216]	; (8004b54 <HAL_RCC_ClockConfig+0x1c8>)
 8004a7c:	4313      	orrs	r3, r2
 8004a7e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004a80:	f7fd ffac 	bl	80029dc <HAL_GetTick>
 8004a84:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004a86:	e00a      	b.n	8004a9e <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004a88:	f7fd ffa8 	bl	80029dc <HAL_GetTick>
 8004a8c:	4602      	mov	r2, r0
 8004a8e:	68fb      	ldr	r3, [r7, #12]
 8004a90:	1ad3      	subs	r3, r2, r3
 8004a92:	f241 3288 	movw	r2, #5000	; 0x1388
 8004a96:	4293      	cmp	r3, r2
 8004a98:	d901      	bls.n	8004a9e <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8004a9a:	2303      	movs	r3, #3
 8004a9c:	e053      	b.n	8004b46 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004a9e:	4b2d      	ldr	r3, [pc, #180]	; (8004b54 <HAL_RCC_ClockConfig+0x1c8>)
 8004aa0:	689b      	ldr	r3, [r3, #8]
 8004aa2:	f003 020c 	and.w	r2, r3, #12
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	685b      	ldr	r3, [r3, #4]
 8004aaa:	009b      	lsls	r3, r3, #2
 8004aac:	429a      	cmp	r2, r3
 8004aae:	d1eb      	bne.n	8004a88 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004ab0:	4b27      	ldr	r3, [pc, #156]	; (8004b50 <HAL_RCC_ClockConfig+0x1c4>)
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	f003 030f 	and.w	r3, r3, #15
 8004ab8:	683a      	ldr	r2, [r7, #0]
 8004aba:	429a      	cmp	r2, r3
 8004abc:	d210      	bcs.n	8004ae0 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004abe:	4b24      	ldr	r3, [pc, #144]	; (8004b50 <HAL_RCC_ClockConfig+0x1c4>)
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	f023 020f 	bic.w	r2, r3, #15
 8004ac6:	4922      	ldr	r1, [pc, #136]	; (8004b50 <HAL_RCC_ClockConfig+0x1c4>)
 8004ac8:	683b      	ldr	r3, [r7, #0]
 8004aca:	4313      	orrs	r3, r2
 8004acc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004ace:	4b20      	ldr	r3, [pc, #128]	; (8004b50 <HAL_RCC_ClockConfig+0x1c4>)
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	f003 030f 	and.w	r3, r3, #15
 8004ad6:	683a      	ldr	r2, [r7, #0]
 8004ad8:	429a      	cmp	r2, r3
 8004ada:	d001      	beq.n	8004ae0 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8004adc:	2301      	movs	r3, #1
 8004ade:	e032      	b.n	8004b46 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	f003 0304 	and.w	r3, r3, #4
 8004ae8:	2b00      	cmp	r3, #0
 8004aea:	d008      	beq.n	8004afe <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004aec:	4b19      	ldr	r3, [pc, #100]	; (8004b54 <HAL_RCC_ClockConfig+0x1c8>)
 8004aee:	689b      	ldr	r3, [r3, #8]
 8004af0:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	68db      	ldr	r3, [r3, #12]
 8004af8:	4916      	ldr	r1, [pc, #88]	; (8004b54 <HAL_RCC_ClockConfig+0x1c8>)
 8004afa:	4313      	orrs	r3, r2
 8004afc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	f003 0308 	and.w	r3, r3, #8
 8004b06:	2b00      	cmp	r3, #0
 8004b08:	d009      	beq.n	8004b1e <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004b0a:	4b12      	ldr	r3, [pc, #72]	; (8004b54 <HAL_RCC_ClockConfig+0x1c8>)
 8004b0c:	689b      	ldr	r3, [r3, #8]
 8004b0e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	691b      	ldr	r3, [r3, #16]
 8004b16:	00db      	lsls	r3, r3, #3
 8004b18:	490e      	ldr	r1, [pc, #56]	; (8004b54 <HAL_RCC_ClockConfig+0x1c8>)
 8004b1a:	4313      	orrs	r3, r2
 8004b1c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004b1e:	f000 f821 	bl	8004b64 <HAL_RCC_GetSysClockFreq>
 8004b22:	4602      	mov	r2, r0
 8004b24:	4b0b      	ldr	r3, [pc, #44]	; (8004b54 <HAL_RCC_ClockConfig+0x1c8>)
 8004b26:	689b      	ldr	r3, [r3, #8]
 8004b28:	091b      	lsrs	r3, r3, #4
 8004b2a:	f003 030f 	and.w	r3, r3, #15
 8004b2e:	490a      	ldr	r1, [pc, #40]	; (8004b58 <HAL_RCC_ClockConfig+0x1cc>)
 8004b30:	5ccb      	ldrb	r3, [r1, r3]
 8004b32:	fa22 f303 	lsr.w	r3, r2, r3
 8004b36:	4a09      	ldr	r2, [pc, #36]	; (8004b5c <HAL_RCC_ClockConfig+0x1d0>)
 8004b38:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8004b3a:	4b09      	ldr	r3, [pc, #36]	; (8004b60 <HAL_RCC_ClockConfig+0x1d4>)
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	4618      	mov	r0, r3
 8004b40:	f7fd ff08 	bl	8002954 <HAL_InitTick>

  return HAL_OK;
 8004b44:	2300      	movs	r3, #0
}
 8004b46:	4618      	mov	r0, r3
 8004b48:	3710      	adds	r7, #16
 8004b4a:	46bd      	mov	sp, r7
 8004b4c:	bd80      	pop	{r7, pc}
 8004b4e:	bf00      	nop
 8004b50:	40023c00 	.word	0x40023c00
 8004b54:	40023800 	.word	0x40023800
 8004b58:	0800baa4 	.word	0x0800baa4
 8004b5c:	2000004c 	.word	0x2000004c
 8004b60:	20000180 	.word	0x20000180

08004b64 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004b64:	b5b0      	push	{r4, r5, r7, lr}
 8004b66:	b084      	sub	sp, #16
 8004b68:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8004b6a:	2100      	movs	r1, #0
 8004b6c:	6079      	str	r1, [r7, #4]
 8004b6e:	2100      	movs	r1, #0
 8004b70:	60f9      	str	r1, [r7, #12]
 8004b72:	2100      	movs	r1, #0
 8004b74:	6039      	str	r1, [r7, #0]
  uint32_t sysclockfreq = 0;
 8004b76:	2100      	movs	r1, #0
 8004b78:	60b9      	str	r1, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004b7a:	4952      	ldr	r1, [pc, #328]	; (8004cc4 <HAL_RCC_GetSysClockFreq+0x160>)
 8004b7c:	6889      	ldr	r1, [r1, #8]
 8004b7e:	f001 010c 	and.w	r1, r1, #12
 8004b82:	2908      	cmp	r1, #8
 8004b84:	d00d      	beq.n	8004ba2 <HAL_RCC_GetSysClockFreq+0x3e>
 8004b86:	2908      	cmp	r1, #8
 8004b88:	f200 8094 	bhi.w	8004cb4 <HAL_RCC_GetSysClockFreq+0x150>
 8004b8c:	2900      	cmp	r1, #0
 8004b8e:	d002      	beq.n	8004b96 <HAL_RCC_GetSysClockFreq+0x32>
 8004b90:	2904      	cmp	r1, #4
 8004b92:	d003      	beq.n	8004b9c <HAL_RCC_GetSysClockFreq+0x38>
 8004b94:	e08e      	b.n	8004cb4 <HAL_RCC_GetSysClockFreq+0x150>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004b96:	4b4c      	ldr	r3, [pc, #304]	; (8004cc8 <HAL_RCC_GetSysClockFreq+0x164>)
 8004b98:	60bb      	str	r3, [r7, #8]
      break;
 8004b9a:	e08e      	b.n	8004cba <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004b9c:	4b4b      	ldr	r3, [pc, #300]	; (8004ccc <HAL_RCC_GetSysClockFreq+0x168>)
 8004b9e:	60bb      	str	r3, [r7, #8]
      break;
 8004ba0:	e08b      	b.n	8004cba <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004ba2:	4948      	ldr	r1, [pc, #288]	; (8004cc4 <HAL_RCC_GetSysClockFreq+0x160>)
 8004ba4:	6849      	ldr	r1, [r1, #4]
 8004ba6:	f001 013f 	and.w	r1, r1, #63	; 0x3f
 8004baa:	6079      	str	r1, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8004bac:	4945      	ldr	r1, [pc, #276]	; (8004cc4 <HAL_RCC_GetSysClockFreq+0x160>)
 8004bae:	6849      	ldr	r1, [r1, #4]
 8004bb0:	f401 0180 	and.w	r1, r1, #4194304	; 0x400000
 8004bb4:	2900      	cmp	r1, #0
 8004bb6:	d024      	beq.n	8004c02 <HAL_RCC_GetSysClockFreq+0x9e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004bb8:	4942      	ldr	r1, [pc, #264]	; (8004cc4 <HAL_RCC_GetSysClockFreq+0x160>)
 8004bba:	6849      	ldr	r1, [r1, #4]
 8004bbc:	0989      	lsrs	r1, r1, #6
 8004bbe:	4608      	mov	r0, r1
 8004bc0:	f04f 0100 	mov.w	r1, #0
 8004bc4:	f240 14ff 	movw	r4, #511	; 0x1ff
 8004bc8:	f04f 0500 	mov.w	r5, #0
 8004bcc:	ea00 0204 	and.w	r2, r0, r4
 8004bd0:	ea01 0305 	and.w	r3, r1, r5
 8004bd4:	493d      	ldr	r1, [pc, #244]	; (8004ccc <HAL_RCC_GetSysClockFreq+0x168>)
 8004bd6:	fb01 f003 	mul.w	r0, r1, r3
 8004bda:	2100      	movs	r1, #0
 8004bdc:	fb01 f102 	mul.w	r1, r1, r2
 8004be0:	1844      	adds	r4, r0, r1
 8004be2:	493a      	ldr	r1, [pc, #232]	; (8004ccc <HAL_RCC_GetSysClockFreq+0x168>)
 8004be4:	fba2 0101 	umull	r0, r1, r2, r1
 8004be8:	1863      	adds	r3, r4, r1
 8004bea:	4619      	mov	r1, r3
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	461a      	mov	r2, r3
 8004bf0:	f04f 0300 	mov.w	r3, #0
 8004bf4:	f7fb fb8c 	bl	8000310 <__aeabi_uldivmod>
 8004bf8:	4602      	mov	r2, r0
 8004bfa:	460b      	mov	r3, r1
 8004bfc:	4613      	mov	r3, r2
 8004bfe:	60fb      	str	r3, [r7, #12]
 8004c00:	e04a      	b.n	8004c98 <HAL_RCC_GetSysClockFreq+0x134>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004c02:	4b30      	ldr	r3, [pc, #192]	; (8004cc4 <HAL_RCC_GetSysClockFreq+0x160>)
 8004c04:	685b      	ldr	r3, [r3, #4]
 8004c06:	099b      	lsrs	r3, r3, #6
 8004c08:	461a      	mov	r2, r3
 8004c0a:	f04f 0300 	mov.w	r3, #0
 8004c0e:	f240 10ff 	movw	r0, #511	; 0x1ff
 8004c12:	f04f 0100 	mov.w	r1, #0
 8004c16:	ea02 0400 	and.w	r4, r2, r0
 8004c1a:	ea03 0501 	and.w	r5, r3, r1
 8004c1e:	4620      	mov	r0, r4
 8004c20:	4629      	mov	r1, r5
 8004c22:	f04f 0200 	mov.w	r2, #0
 8004c26:	f04f 0300 	mov.w	r3, #0
 8004c2a:	014b      	lsls	r3, r1, #5
 8004c2c:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8004c30:	0142      	lsls	r2, r0, #5
 8004c32:	4610      	mov	r0, r2
 8004c34:	4619      	mov	r1, r3
 8004c36:	1b00      	subs	r0, r0, r4
 8004c38:	eb61 0105 	sbc.w	r1, r1, r5
 8004c3c:	f04f 0200 	mov.w	r2, #0
 8004c40:	f04f 0300 	mov.w	r3, #0
 8004c44:	018b      	lsls	r3, r1, #6
 8004c46:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8004c4a:	0182      	lsls	r2, r0, #6
 8004c4c:	1a12      	subs	r2, r2, r0
 8004c4e:	eb63 0301 	sbc.w	r3, r3, r1
 8004c52:	f04f 0000 	mov.w	r0, #0
 8004c56:	f04f 0100 	mov.w	r1, #0
 8004c5a:	00d9      	lsls	r1, r3, #3
 8004c5c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8004c60:	00d0      	lsls	r0, r2, #3
 8004c62:	4602      	mov	r2, r0
 8004c64:	460b      	mov	r3, r1
 8004c66:	1912      	adds	r2, r2, r4
 8004c68:	eb45 0303 	adc.w	r3, r5, r3
 8004c6c:	f04f 0000 	mov.w	r0, #0
 8004c70:	f04f 0100 	mov.w	r1, #0
 8004c74:	0299      	lsls	r1, r3, #10
 8004c76:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8004c7a:	0290      	lsls	r0, r2, #10
 8004c7c:	4602      	mov	r2, r0
 8004c7e:	460b      	mov	r3, r1
 8004c80:	4610      	mov	r0, r2
 8004c82:	4619      	mov	r1, r3
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	461a      	mov	r2, r3
 8004c88:	f04f 0300 	mov.w	r3, #0
 8004c8c:	f7fb fb40 	bl	8000310 <__aeabi_uldivmod>
 8004c90:	4602      	mov	r2, r0
 8004c92:	460b      	mov	r3, r1
 8004c94:	4613      	mov	r3, r2
 8004c96:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8004c98:	4b0a      	ldr	r3, [pc, #40]	; (8004cc4 <HAL_RCC_GetSysClockFreq+0x160>)
 8004c9a:	685b      	ldr	r3, [r3, #4]
 8004c9c:	0c1b      	lsrs	r3, r3, #16
 8004c9e:	f003 0303 	and.w	r3, r3, #3
 8004ca2:	3301      	adds	r3, #1
 8004ca4:	005b      	lsls	r3, r3, #1
 8004ca6:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco / pllp;
 8004ca8:	68fa      	ldr	r2, [r7, #12]
 8004caa:	683b      	ldr	r3, [r7, #0]
 8004cac:	fbb2 f3f3 	udiv	r3, r2, r3
 8004cb0:	60bb      	str	r3, [r7, #8]
      break;
 8004cb2:	e002      	b.n	8004cba <HAL_RCC_GetSysClockFreq+0x156>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004cb4:	4b04      	ldr	r3, [pc, #16]	; (8004cc8 <HAL_RCC_GetSysClockFreq+0x164>)
 8004cb6:	60bb      	str	r3, [r7, #8]
      break;
 8004cb8:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004cba:	68bb      	ldr	r3, [r7, #8]
}
 8004cbc:	4618      	mov	r0, r3
 8004cbe:	3710      	adds	r7, #16
 8004cc0:	46bd      	mov	sp, r7
 8004cc2:	bdb0      	pop	{r4, r5, r7, pc}
 8004cc4:	40023800 	.word	0x40023800
 8004cc8:	00f42400 	.word	0x00f42400
 8004ccc:	017d7840 	.word	0x017d7840

08004cd0 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004cd0:	b480      	push	{r7}
 8004cd2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004cd4:	4b03      	ldr	r3, [pc, #12]	; (8004ce4 <HAL_RCC_GetHCLKFreq+0x14>)
 8004cd6:	681b      	ldr	r3, [r3, #0]
}
 8004cd8:	4618      	mov	r0, r3
 8004cda:	46bd      	mov	sp, r7
 8004cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ce0:	4770      	bx	lr
 8004ce2:	bf00      	nop
 8004ce4:	2000004c 	.word	0x2000004c

08004ce8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004ce8:	b580      	push	{r7, lr}
 8004cea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004cec:	f7ff fff0 	bl	8004cd0 <HAL_RCC_GetHCLKFreq>
 8004cf0:	4602      	mov	r2, r0
 8004cf2:	4b05      	ldr	r3, [pc, #20]	; (8004d08 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004cf4:	689b      	ldr	r3, [r3, #8]
 8004cf6:	0a9b      	lsrs	r3, r3, #10
 8004cf8:	f003 0307 	and.w	r3, r3, #7
 8004cfc:	4903      	ldr	r1, [pc, #12]	; (8004d0c <HAL_RCC_GetPCLK1Freq+0x24>)
 8004cfe:	5ccb      	ldrb	r3, [r1, r3]
 8004d00:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004d04:	4618      	mov	r0, r3
 8004d06:	bd80      	pop	{r7, pc}
 8004d08:	40023800 	.word	0x40023800
 8004d0c:	0800bab4 	.word	0x0800bab4

08004d10 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004d10:	b580      	push	{r7, lr}
 8004d12:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004d14:	f7ff ffdc 	bl	8004cd0 <HAL_RCC_GetHCLKFreq>
 8004d18:	4602      	mov	r2, r0
 8004d1a:	4b05      	ldr	r3, [pc, #20]	; (8004d30 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004d1c:	689b      	ldr	r3, [r3, #8]
 8004d1e:	0b5b      	lsrs	r3, r3, #13
 8004d20:	f003 0307 	and.w	r3, r3, #7
 8004d24:	4903      	ldr	r1, [pc, #12]	; (8004d34 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004d26:	5ccb      	ldrb	r3, [r1, r3]
 8004d28:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004d2c:	4618      	mov	r0, r3
 8004d2e:	bd80      	pop	{r7, pc}
 8004d30:	40023800 	.word	0x40023800
 8004d34:	0800bab4 	.word	0x0800bab4

08004d38 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004d38:	b580      	push	{r7, lr}
 8004d3a:	b088      	sub	sp, #32
 8004d3c:	af00      	add	r7, sp, #0
 8004d3e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8004d40:	2300      	movs	r3, #0
 8004d42:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8004d44:	2300      	movs	r3, #0
 8004d46:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8004d48:	2300      	movs	r3, #0
 8004d4a:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8004d4c:	2300      	movs	r3, #0
 8004d4e:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8004d50:	2300      	movs	r3, #0
 8004d52:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	f003 0301 	and.w	r3, r3, #1
 8004d5c:	2b00      	cmp	r3, #0
 8004d5e:	d012      	beq.n	8004d86 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8004d60:	4b69      	ldr	r3, [pc, #420]	; (8004f08 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004d62:	689b      	ldr	r3, [r3, #8]
 8004d64:	4a68      	ldr	r2, [pc, #416]	; (8004f08 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004d66:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8004d6a:	6093      	str	r3, [r2, #8]
 8004d6c:	4b66      	ldr	r3, [pc, #408]	; (8004f08 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004d6e:	689a      	ldr	r2, [r3, #8]
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004d74:	4964      	ldr	r1, [pc, #400]	; (8004f08 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004d76:	4313      	orrs	r3, r2
 8004d78:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004d7e:	2b00      	cmp	r3, #0
 8004d80:	d101      	bne.n	8004d86 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8004d82:	2301      	movs	r3, #1
 8004d84:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004d8e:	2b00      	cmp	r3, #0
 8004d90:	d017      	beq.n	8004dc2 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004d92:	4b5d      	ldr	r3, [pc, #372]	; (8004f08 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004d94:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004d98:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004da0:	4959      	ldr	r1, [pc, #356]	; (8004f08 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004da2:	4313      	orrs	r3, r2
 8004da4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004dac:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004db0:	d101      	bne.n	8004db6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8004db2:	2301      	movs	r3, #1
 8004db4:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004dba:	2b00      	cmp	r3, #0
 8004dbc:	d101      	bne.n	8004dc2 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8004dbe:	2301      	movs	r3, #1
 8004dc0:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004dca:	2b00      	cmp	r3, #0
 8004dcc:	d017      	beq.n	8004dfe <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8004dce:	4b4e      	ldr	r3, [pc, #312]	; (8004f08 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004dd0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004dd4:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ddc:	494a      	ldr	r1, [pc, #296]	; (8004f08 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004dde:	4313      	orrs	r3, r2
 8004de0:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004de8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004dec:	d101      	bne.n	8004df2 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8004dee:	2301      	movs	r3, #1
 8004df0:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004df6:	2b00      	cmp	r3, #0
 8004df8:	d101      	bne.n	8004dfe <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8004dfa:	2301      	movs	r3, #1
 8004dfc:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	d001      	beq.n	8004e0e <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8004e0a:	2301      	movs	r3, #1
 8004e0c:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	f003 0320 	and.w	r3, r3, #32
 8004e16:	2b00      	cmp	r3, #0
 8004e18:	f000 808b 	beq.w	8004f32 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8004e1c:	4b3a      	ldr	r3, [pc, #232]	; (8004f08 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004e1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e20:	4a39      	ldr	r2, [pc, #228]	; (8004f08 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004e22:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004e26:	6413      	str	r3, [r2, #64]	; 0x40
 8004e28:	4b37      	ldr	r3, [pc, #220]	; (8004f08 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004e2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e2c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004e30:	60bb      	str	r3, [r7, #8]
 8004e32:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8004e34:	4b35      	ldr	r3, [pc, #212]	; (8004f0c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	4a34      	ldr	r2, [pc, #208]	; (8004f0c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004e3a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004e3e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004e40:	f7fd fdcc 	bl	80029dc <HAL_GetTick>
 8004e44:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8004e46:	e008      	b.n	8004e5a <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004e48:	f7fd fdc8 	bl	80029dc <HAL_GetTick>
 8004e4c:	4602      	mov	r2, r0
 8004e4e:	697b      	ldr	r3, [r7, #20]
 8004e50:	1ad3      	subs	r3, r2, r3
 8004e52:	2b64      	cmp	r3, #100	; 0x64
 8004e54:	d901      	bls.n	8004e5a <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8004e56:	2303      	movs	r3, #3
 8004e58:	e38f      	b.n	800557a <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8004e5a:	4b2c      	ldr	r3, [pc, #176]	; (8004f0c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004e62:	2b00      	cmp	r3, #0
 8004e64:	d0f0      	beq.n	8004e48 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004e66:	4b28      	ldr	r3, [pc, #160]	; (8004f08 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004e68:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004e6a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004e6e:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004e70:	693b      	ldr	r3, [r7, #16]
 8004e72:	2b00      	cmp	r3, #0
 8004e74:	d035      	beq.n	8004ee2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e7a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004e7e:	693a      	ldr	r2, [r7, #16]
 8004e80:	429a      	cmp	r2, r3
 8004e82:	d02e      	beq.n	8004ee2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004e84:	4b20      	ldr	r3, [pc, #128]	; (8004f08 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004e86:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004e88:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004e8c:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004e8e:	4b1e      	ldr	r3, [pc, #120]	; (8004f08 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004e90:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004e92:	4a1d      	ldr	r2, [pc, #116]	; (8004f08 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004e94:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004e98:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004e9a:	4b1b      	ldr	r3, [pc, #108]	; (8004f08 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004e9c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004e9e:	4a1a      	ldr	r2, [pc, #104]	; (8004f08 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004ea0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004ea4:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8004ea6:	4a18      	ldr	r2, [pc, #96]	; (8004f08 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004ea8:	693b      	ldr	r3, [r7, #16]
 8004eaa:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8004eac:	4b16      	ldr	r3, [pc, #88]	; (8004f08 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004eae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004eb0:	f003 0301 	and.w	r3, r3, #1
 8004eb4:	2b01      	cmp	r3, #1
 8004eb6:	d114      	bne.n	8004ee2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004eb8:	f7fd fd90 	bl	80029dc <HAL_GetTick>
 8004ebc:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004ebe:	e00a      	b.n	8004ed6 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004ec0:	f7fd fd8c 	bl	80029dc <HAL_GetTick>
 8004ec4:	4602      	mov	r2, r0
 8004ec6:	697b      	ldr	r3, [r7, #20]
 8004ec8:	1ad3      	subs	r3, r2, r3
 8004eca:	f241 3288 	movw	r2, #5000	; 0x1388
 8004ece:	4293      	cmp	r3, r2
 8004ed0:	d901      	bls.n	8004ed6 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8004ed2:	2303      	movs	r3, #3
 8004ed4:	e351      	b.n	800557a <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004ed6:	4b0c      	ldr	r3, [pc, #48]	; (8004f08 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004ed8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004eda:	f003 0302 	and.w	r3, r3, #2
 8004ede:	2b00      	cmp	r3, #0
 8004ee0:	d0ee      	beq.n	8004ec0 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ee6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004eea:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004eee:	d111      	bne.n	8004f14 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8004ef0:	4b05      	ldr	r3, [pc, #20]	; (8004f08 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004ef2:	689b      	ldr	r3, [r3, #8]
 8004ef4:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004efc:	4b04      	ldr	r3, [pc, #16]	; (8004f10 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8004efe:	400b      	ands	r3, r1
 8004f00:	4901      	ldr	r1, [pc, #4]	; (8004f08 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004f02:	4313      	orrs	r3, r2
 8004f04:	608b      	str	r3, [r1, #8]
 8004f06:	e00b      	b.n	8004f20 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8004f08:	40023800 	.word	0x40023800
 8004f0c:	40007000 	.word	0x40007000
 8004f10:	0ffffcff 	.word	0x0ffffcff
 8004f14:	4bb3      	ldr	r3, [pc, #716]	; (80051e4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004f16:	689b      	ldr	r3, [r3, #8]
 8004f18:	4ab2      	ldr	r2, [pc, #712]	; (80051e4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004f1a:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8004f1e:	6093      	str	r3, [r2, #8]
 8004f20:	4bb0      	ldr	r3, [pc, #704]	; (80051e4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004f22:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f28:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004f2c:	49ad      	ldr	r1, [pc, #692]	; (80051e4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004f2e:	4313      	orrs	r3, r2
 8004f30:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	f003 0310 	and.w	r3, r3, #16
 8004f3a:	2b00      	cmp	r3, #0
 8004f3c:	d010      	beq.n	8004f60 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8004f3e:	4ba9      	ldr	r3, [pc, #676]	; (80051e4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004f40:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004f44:	4aa7      	ldr	r2, [pc, #668]	; (80051e4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004f46:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004f4a:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8004f4e:	4ba5      	ldr	r3, [pc, #660]	; (80051e4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004f50:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f58:	49a2      	ldr	r1, [pc, #648]	; (80051e4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004f5a:	4313      	orrs	r3, r2
 8004f5c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004f68:	2b00      	cmp	r3, #0
 8004f6a:	d00a      	beq.n	8004f82 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004f6c:	4b9d      	ldr	r3, [pc, #628]	; (80051e4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004f6e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004f72:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004f7a:	499a      	ldr	r1, [pc, #616]	; (80051e4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004f7c:	4313      	orrs	r3, r2
 8004f7e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004f8a:	2b00      	cmp	r3, #0
 8004f8c:	d00a      	beq.n	8004fa4 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004f8e:	4b95      	ldr	r3, [pc, #596]	; (80051e4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004f90:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004f94:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004f9c:	4991      	ldr	r1, [pc, #580]	; (80051e4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004f9e:	4313      	orrs	r3, r2
 8004fa0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004fac:	2b00      	cmp	r3, #0
 8004fae:	d00a      	beq.n	8004fc6 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004fb0:	4b8c      	ldr	r3, [pc, #560]	; (80051e4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004fb2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004fb6:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004fbe:	4989      	ldr	r1, [pc, #548]	; (80051e4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004fc0:	4313      	orrs	r3, r2
 8004fc2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004fce:	2b00      	cmp	r3, #0
 8004fd0:	d00a      	beq.n	8004fe8 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8004fd2:	4b84      	ldr	r3, [pc, #528]	; (80051e4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004fd4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004fd8:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004fe0:	4980      	ldr	r1, [pc, #512]	; (80051e4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004fe2:	4313      	orrs	r3, r2
 8004fe4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004ff0:	2b00      	cmp	r3, #0
 8004ff2:	d00a      	beq.n	800500a <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004ff4:	4b7b      	ldr	r3, [pc, #492]	; (80051e4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004ff6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004ffa:	f023 0203 	bic.w	r2, r3, #3
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005002:	4978      	ldr	r1, [pc, #480]	; (80051e4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005004:	4313      	orrs	r3, r2
 8005006:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005012:	2b00      	cmp	r3, #0
 8005014:	d00a      	beq.n	800502c <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005016:	4b73      	ldr	r3, [pc, #460]	; (80051e4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005018:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800501c:	f023 020c 	bic.w	r2, r3, #12
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005024:	496f      	ldr	r1, [pc, #444]	; (80051e4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005026:	4313      	orrs	r3, r2
 8005028:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005034:	2b00      	cmp	r3, #0
 8005036:	d00a      	beq.n	800504e <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005038:	4b6a      	ldr	r3, [pc, #424]	; (80051e4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800503a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800503e:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005046:	4967      	ldr	r1, [pc, #412]	; (80051e4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005048:	4313      	orrs	r3, r2
 800504a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005056:	2b00      	cmp	r3, #0
 8005058:	d00a      	beq.n	8005070 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800505a:	4b62      	ldr	r3, [pc, #392]	; (80051e4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800505c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005060:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005068:	495e      	ldr	r1, [pc, #376]	; (80051e4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800506a:	4313      	orrs	r3, r2
 800506c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005078:	2b00      	cmp	r3, #0
 800507a:	d00a      	beq.n	8005092 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800507c:	4b59      	ldr	r3, [pc, #356]	; (80051e4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800507e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005082:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800508a:	4956      	ldr	r1, [pc, #344]	; (80051e4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800508c:	4313      	orrs	r3, r2
 800508e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800509a:	2b00      	cmp	r3, #0
 800509c:	d00a      	beq.n	80050b4 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 800509e:	4b51      	ldr	r3, [pc, #324]	; (80051e4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80050a0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80050a4:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80050ac:	494d      	ldr	r1, [pc, #308]	; (80051e4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80050ae:	4313      	orrs	r3, r2
 80050b0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80050bc:	2b00      	cmp	r3, #0
 80050be:	d00a      	beq.n	80050d6 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 80050c0:	4b48      	ldr	r3, [pc, #288]	; (80051e4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80050c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80050c6:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80050ce:	4945      	ldr	r1, [pc, #276]	; (80051e4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80050d0:	4313      	orrs	r3, r2
 80050d2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80050de:	2b00      	cmp	r3, #0
 80050e0:	d00a      	beq.n	80050f8 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 80050e2:	4b40      	ldr	r3, [pc, #256]	; (80051e4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80050e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80050e8:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80050f0:	493c      	ldr	r1, [pc, #240]	; (80051e4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80050f2:	4313      	orrs	r3, r2
 80050f4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005100:	2b00      	cmp	r3, #0
 8005102:	d00a      	beq.n	800511a <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8005104:	4b37      	ldr	r3, [pc, #220]	; (80051e4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005106:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800510a:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005112:	4934      	ldr	r1, [pc, #208]	; (80051e4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005114:	4313      	orrs	r3, r2
 8005116:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005122:	2b00      	cmp	r3, #0
 8005124:	d011      	beq.n	800514a <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8005126:	4b2f      	ldr	r3, [pc, #188]	; (80051e4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005128:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800512c:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005134:	492b      	ldr	r1, [pc, #172]	; (80051e4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005136:	4313      	orrs	r3, r2
 8005138:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005140:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005144:	d101      	bne.n	800514a <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8005146:	2301      	movs	r3, #1
 8005148:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	f003 0308 	and.w	r3, r3, #8
 8005152:	2b00      	cmp	r3, #0
 8005154:	d001      	beq.n	800515a <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8005156:	2301      	movs	r3, #1
 8005158:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005162:	2b00      	cmp	r3, #0
 8005164:	d00a      	beq.n	800517c <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005166:	4b1f      	ldr	r3, [pc, #124]	; (80051e4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005168:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800516c:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005174:	491b      	ldr	r1, [pc, #108]	; (80051e4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005176:	4313      	orrs	r3, r2
 8005178:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005184:	2b00      	cmp	r3, #0
 8005186:	d00b      	beq.n	80051a0 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8005188:	4b16      	ldr	r3, [pc, #88]	; (80051e4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800518a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800518e:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005198:	4912      	ldr	r1, [pc, #72]	; (80051e4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800519a:	4313      	orrs	r3, r2
 800519c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80051a8:	2b00      	cmp	r3, #0
 80051aa:	d00b      	beq.n	80051c4 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 80051ac:	4b0d      	ldr	r3, [pc, #52]	; (80051e4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80051ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80051b2:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80051bc:	4909      	ldr	r1, [pc, #36]	; (80051e4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80051be:	4313      	orrs	r3, r2
 80051c0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80051cc:	2b00      	cmp	r3, #0
 80051ce:	d00f      	beq.n	80051f0 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80051d0:	4b04      	ldr	r3, [pc, #16]	; (80051e4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80051d2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80051d6:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80051e0:	e002      	b.n	80051e8 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
 80051e2:	bf00      	nop
 80051e4:	40023800 	.word	0x40023800
 80051e8:	4986      	ldr	r1, [pc, #536]	; (8005404 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80051ea:	4313      	orrs	r3, r2
 80051ec:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80051f8:	2b00      	cmp	r3, #0
 80051fa:	d00b      	beq.n	8005214 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 80051fc:	4b81      	ldr	r3, [pc, #516]	; (8005404 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80051fe:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005202:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800520c:	497d      	ldr	r1, [pc, #500]	; (8005404 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800520e:	4313      	orrs	r3, r2
 8005210:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8005214:	69fb      	ldr	r3, [r7, #28]
 8005216:	2b01      	cmp	r3, #1
 8005218:	d006      	beq.n	8005228 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005222:	2b00      	cmp	r3, #0
 8005224:	f000 80d6 	beq.w	80053d4 <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8005228:	4b76      	ldr	r3, [pc, #472]	; (8005404 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	4a75      	ldr	r2, [pc, #468]	; (8005404 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800522e:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8005232:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005234:	f7fd fbd2 	bl	80029dc <HAL_GetTick>
 8005238:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800523a:	e008      	b.n	800524e <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800523c:	f7fd fbce 	bl	80029dc <HAL_GetTick>
 8005240:	4602      	mov	r2, r0
 8005242:	697b      	ldr	r3, [r7, #20]
 8005244:	1ad3      	subs	r3, r2, r3
 8005246:	2b64      	cmp	r3, #100	; 0x64
 8005248:	d901      	bls.n	800524e <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800524a:	2303      	movs	r3, #3
 800524c:	e195      	b.n	800557a <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800524e:	4b6d      	ldr	r3, [pc, #436]	; (8005404 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005256:	2b00      	cmp	r3, #0
 8005258:	d1f0      	bne.n	800523c <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	f003 0301 	and.w	r3, r3, #1
 8005262:	2b00      	cmp	r3, #0
 8005264:	d021      	beq.n	80052aa <HAL_RCCEx_PeriphCLKConfig+0x572>
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800526a:	2b00      	cmp	r3, #0
 800526c:	d11d      	bne.n	80052aa <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800526e:	4b65      	ldr	r3, [pc, #404]	; (8005404 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005270:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005274:	0c1b      	lsrs	r3, r3, #16
 8005276:	f003 0303 	and.w	r3, r3, #3
 800527a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800527c:	4b61      	ldr	r3, [pc, #388]	; (8005404 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800527e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005282:	0e1b      	lsrs	r3, r3, #24
 8005284:	f003 030f 	and.w	r3, r3, #15
 8005288:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	685b      	ldr	r3, [r3, #4]
 800528e:	019a      	lsls	r2, r3, #6
 8005290:	693b      	ldr	r3, [r7, #16]
 8005292:	041b      	lsls	r3, r3, #16
 8005294:	431a      	orrs	r2, r3
 8005296:	68fb      	ldr	r3, [r7, #12]
 8005298:	061b      	lsls	r3, r3, #24
 800529a:	431a      	orrs	r2, r3
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	689b      	ldr	r3, [r3, #8]
 80052a0:	071b      	lsls	r3, r3, #28
 80052a2:	4958      	ldr	r1, [pc, #352]	; (8005404 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80052a4:	4313      	orrs	r3, r2
 80052a6:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	681b      	ldr	r3, [r3, #0]
 80052ae:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80052b2:	2b00      	cmp	r3, #0
 80052b4:	d004      	beq.n	80052c0 <HAL_RCCEx_PeriphCLKConfig+0x588>
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80052ba:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80052be:	d00a      	beq.n	80052d6 <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80052c8:	2b00      	cmp	r3, #0
 80052ca:	d02e      	beq.n	800532a <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052d0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80052d4:	d129      	bne.n	800532a <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80052d6:	4b4b      	ldr	r3, [pc, #300]	; (8005404 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80052d8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80052dc:	0c1b      	lsrs	r3, r3, #16
 80052de:	f003 0303 	and.w	r3, r3, #3
 80052e2:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80052e4:	4b47      	ldr	r3, [pc, #284]	; (8005404 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80052e6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80052ea:	0f1b      	lsrs	r3, r3, #28
 80052ec:	f003 0307 	and.w	r3, r3, #7
 80052f0:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	685b      	ldr	r3, [r3, #4]
 80052f6:	019a      	lsls	r2, r3, #6
 80052f8:	693b      	ldr	r3, [r7, #16]
 80052fa:	041b      	lsls	r3, r3, #16
 80052fc:	431a      	orrs	r2, r3
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	68db      	ldr	r3, [r3, #12]
 8005302:	061b      	lsls	r3, r3, #24
 8005304:	431a      	orrs	r2, r3
 8005306:	68fb      	ldr	r3, [r7, #12]
 8005308:	071b      	lsls	r3, r3, #28
 800530a:	493e      	ldr	r1, [pc, #248]	; (8005404 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800530c:	4313      	orrs	r3, r2
 800530e:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8005312:	4b3c      	ldr	r3, [pc, #240]	; (8005404 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005314:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005318:	f023 021f 	bic.w	r2, r3, #31
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005320:	3b01      	subs	r3, #1
 8005322:	4938      	ldr	r1, [pc, #224]	; (8005404 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005324:	4313      	orrs	r3, r2
 8005326:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005332:	2b00      	cmp	r3, #0
 8005334:	d01d      	beq.n	8005372 <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8005336:	4b33      	ldr	r3, [pc, #204]	; (8005404 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005338:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800533c:	0e1b      	lsrs	r3, r3, #24
 800533e:	f003 030f 	and.w	r3, r3, #15
 8005342:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8005344:	4b2f      	ldr	r3, [pc, #188]	; (8005404 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005346:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800534a:	0f1b      	lsrs	r3, r3, #28
 800534c:	f003 0307 	and.w	r3, r3, #7
 8005350:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	685b      	ldr	r3, [r3, #4]
 8005356:	019a      	lsls	r2, r3, #6
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	691b      	ldr	r3, [r3, #16]
 800535c:	041b      	lsls	r3, r3, #16
 800535e:	431a      	orrs	r2, r3
 8005360:	693b      	ldr	r3, [r7, #16]
 8005362:	061b      	lsls	r3, r3, #24
 8005364:	431a      	orrs	r2, r3
 8005366:	68fb      	ldr	r3, [r7, #12]
 8005368:	071b      	lsls	r3, r3, #28
 800536a:	4926      	ldr	r1, [pc, #152]	; (8005404 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800536c:	4313      	orrs	r3, r2
 800536e:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800537a:	2b00      	cmp	r3, #0
 800537c:	d011      	beq.n	80053a2 <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	685b      	ldr	r3, [r3, #4]
 8005382:	019a      	lsls	r2, r3, #6
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	691b      	ldr	r3, [r3, #16]
 8005388:	041b      	lsls	r3, r3, #16
 800538a:	431a      	orrs	r2, r3
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	68db      	ldr	r3, [r3, #12]
 8005390:	061b      	lsls	r3, r3, #24
 8005392:	431a      	orrs	r2, r3
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	689b      	ldr	r3, [r3, #8]
 8005398:	071b      	lsls	r3, r3, #28
 800539a:	491a      	ldr	r1, [pc, #104]	; (8005404 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800539c:	4313      	orrs	r3, r2
 800539e:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80053a2:	4b18      	ldr	r3, [pc, #96]	; (8005404 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	4a17      	ldr	r2, [pc, #92]	; (8005404 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80053a8:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80053ac:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80053ae:	f7fd fb15 	bl	80029dc <HAL_GetTick>
 80053b2:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80053b4:	e008      	b.n	80053c8 <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80053b6:	f7fd fb11 	bl	80029dc <HAL_GetTick>
 80053ba:	4602      	mov	r2, r0
 80053bc:	697b      	ldr	r3, [r7, #20]
 80053be:	1ad3      	subs	r3, r2, r3
 80053c0:	2b64      	cmp	r3, #100	; 0x64
 80053c2:	d901      	bls.n	80053c8 <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80053c4:	2303      	movs	r3, #3
 80053c6:	e0d8      	b.n	800557a <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80053c8:	4b0e      	ldr	r3, [pc, #56]	; (8005404 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80053d0:	2b00      	cmp	r3, #0
 80053d2:	d0f0      	beq.n	80053b6 <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 80053d4:	69bb      	ldr	r3, [r7, #24]
 80053d6:	2b01      	cmp	r3, #1
 80053d8:	f040 80ce 	bne.w	8005578 <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 80053dc:	4b09      	ldr	r3, [pc, #36]	; (8005404 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	4a08      	ldr	r2, [pc, #32]	; (8005404 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80053e2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80053e6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80053e8:	f7fd faf8 	bl	80029dc <HAL_GetTick>
 80053ec:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80053ee:	e00b      	b.n	8005408 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80053f0:	f7fd faf4 	bl	80029dc <HAL_GetTick>
 80053f4:	4602      	mov	r2, r0
 80053f6:	697b      	ldr	r3, [r7, #20]
 80053f8:	1ad3      	subs	r3, r2, r3
 80053fa:	2b64      	cmp	r3, #100	; 0x64
 80053fc:	d904      	bls.n	8005408 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80053fe:	2303      	movs	r3, #3
 8005400:	e0bb      	b.n	800557a <HAL_RCCEx_PeriphCLKConfig+0x842>
 8005402:	bf00      	nop
 8005404:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8005408:	4b5e      	ldr	r3, [pc, #376]	; (8005584 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005410:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005414:	d0ec      	beq.n	80053f0 <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800541e:	2b00      	cmp	r3, #0
 8005420:	d003      	beq.n	800542a <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005426:	2b00      	cmp	r3, #0
 8005428:	d009      	beq.n	800543e <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8005432:	2b00      	cmp	r3, #0
 8005434:	d02e      	beq.n	8005494 <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800543a:	2b00      	cmp	r3, #0
 800543c:	d12a      	bne.n	8005494 <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800543e:	4b51      	ldr	r3, [pc, #324]	; (8005584 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005440:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005444:	0c1b      	lsrs	r3, r3, #16
 8005446:	f003 0303 	and.w	r3, r3, #3
 800544a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800544c:	4b4d      	ldr	r3, [pc, #308]	; (8005584 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800544e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005452:	0f1b      	lsrs	r3, r3, #28
 8005454:	f003 0307 	and.w	r3, r3, #7
 8005458:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	695b      	ldr	r3, [r3, #20]
 800545e:	019a      	lsls	r2, r3, #6
 8005460:	693b      	ldr	r3, [r7, #16]
 8005462:	041b      	lsls	r3, r3, #16
 8005464:	431a      	orrs	r2, r3
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	699b      	ldr	r3, [r3, #24]
 800546a:	061b      	lsls	r3, r3, #24
 800546c:	431a      	orrs	r2, r3
 800546e:	68fb      	ldr	r3, [r7, #12]
 8005470:	071b      	lsls	r3, r3, #28
 8005472:	4944      	ldr	r1, [pc, #272]	; (8005584 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005474:	4313      	orrs	r3, r2
 8005476:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 800547a:	4b42      	ldr	r3, [pc, #264]	; (8005584 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800547c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005480:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005488:	3b01      	subs	r3, #1
 800548a:	021b      	lsls	r3, r3, #8
 800548c:	493d      	ldr	r1, [pc, #244]	; (8005584 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800548e:	4313      	orrs	r3, r2
 8005490:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800549c:	2b00      	cmp	r3, #0
 800549e:	d022      	beq.n	80054e6 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80054a4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80054a8:	d11d      	bne.n	80054e6 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80054aa:	4b36      	ldr	r3, [pc, #216]	; (8005584 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80054ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80054b0:	0e1b      	lsrs	r3, r3, #24
 80054b2:	f003 030f 	and.w	r3, r3, #15
 80054b6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80054b8:	4b32      	ldr	r3, [pc, #200]	; (8005584 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80054ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80054be:	0f1b      	lsrs	r3, r3, #28
 80054c0:	f003 0307 	and.w	r3, r3, #7
 80054c4:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	695b      	ldr	r3, [r3, #20]
 80054ca:	019a      	lsls	r2, r3, #6
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	6a1b      	ldr	r3, [r3, #32]
 80054d0:	041b      	lsls	r3, r3, #16
 80054d2:	431a      	orrs	r2, r3
 80054d4:	693b      	ldr	r3, [r7, #16]
 80054d6:	061b      	lsls	r3, r3, #24
 80054d8:	431a      	orrs	r2, r3
 80054da:	68fb      	ldr	r3, [r7, #12]
 80054dc:	071b      	lsls	r3, r3, #28
 80054de:	4929      	ldr	r1, [pc, #164]	; (8005584 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80054e0:	4313      	orrs	r3, r2
 80054e2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	f003 0308 	and.w	r3, r3, #8
 80054ee:	2b00      	cmp	r3, #0
 80054f0:	d028      	beq.n	8005544 <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80054f2:	4b24      	ldr	r3, [pc, #144]	; (8005584 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80054f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80054f8:	0e1b      	lsrs	r3, r3, #24
 80054fa:	f003 030f 	and.w	r3, r3, #15
 80054fe:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8005500:	4b20      	ldr	r3, [pc, #128]	; (8005584 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005502:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005506:	0c1b      	lsrs	r3, r3, #16
 8005508:	f003 0303 	and.w	r3, r3, #3
 800550c:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	695b      	ldr	r3, [r3, #20]
 8005512:	019a      	lsls	r2, r3, #6
 8005514:	68fb      	ldr	r3, [r7, #12]
 8005516:	041b      	lsls	r3, r3, #16
 8005518:	431a      	orrs	r2, r3
 800551a:	693b      	ldr	r3, [r7, #16]
 800551c:	061b      	lsls	r3, r3, #24
 800551e:	431a      	orrs	r2, r3
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	69db      	ldr	r3, [r3, #28]
 8005524:	071b      	lsls	r3, r3, #28
 8005526:	4917      	ldr	r1, [pc, #92]	; (8005584 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005528:	4313      	orrs	r3, r2
 800552a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 800552e:	4b15      	ldr	r3, [pc, #84]	; (8005584 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005530:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005534:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800553c:	4911      	ldr	r1, [pc, #68]	; (8005584 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800553e:	4313      	orrs	r3, r2
 8005540:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8005544:	4b0f      	ldr	r3, [pc, #60]	; (8005584 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	4a0e      	ldr	r2, [pc, #56]	; (8005584 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800554a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800554e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005550:	f7fd fa44 	bl	80029dc <HAL_GetTick>
 8005554:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8005556:	e008      	b.n	800556a <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8005558:	f7fd fa40 	bl	80029dc <HAL_GetTick>
 800555c:	4602      	mov	r2, r0
 800555e:	697b      	ldr	r3, [r7, #20]
 8005560:	1ad3      	subs	r3, r2, r3
 8005562:	2b64      	cmp	r3, #100	; 0x64
 8005564:	d901      	bls.n	800556a <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005566:	2303      	movs	r3, #3
 8005568:	e007      	b.n	800557a <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800556a:	4b06      	ldr	r3, [pc, #24]	; (8005584 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005572:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005576:	d1ef      	bne.n	8005558 <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 8005578:	2300      	movs	r3, #0
}
 800557a:	4618      	mov	r0, r3
 800557c:	3720      	adds	r7, #32
 800557e:	46bd      	mov	sp, r7
 8005580:	bd80      	pop	{r7, pc}
 8005582:	bf00      	nop
 8005584:	40023800 	.word	0x40023800

08005588 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005588:	b580      	push	{r7, lr}
 800558a:	b084      	sub	sp, #16
 800558c:	af00      	add	r7, sp, #0
 800558e:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	2b00      	cmp	r3, #0
 8005594:	d101      	bne.n	800559a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005596:	2301      	movs	r3, #1
 8005598:	e09d      	b.n	80056d6 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800559e:	2b00      	cmp	r3, #0
 80055a0:	d108      	bne.n	80055b4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	685b      	ldr	r3, [r3, #4]
 80055a6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80055aa:	d009      	beq.n	80055c0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	2200      	movs	r2, #0
 80055b0:	61da      	str	r2, [r3, #28]
 80055b2:	e005      	b.n	80055c0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	2200      	movs	r2, #0
 80055b8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	2200      	movs	r2, #0
 80055be:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	2200      	movs	r2, #0
 80055c4:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80055cc:	b2db      	uxtb	r3, r3
 80055ce:	2b00      	cmp	r3, #0
 80055d0:	d106      	bne.n	80055e0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	2200      	movs	r2, #0
 80055d6:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80055da:	6878      	ldr	r0, [r7, #4]
 80055dc:	f7fc fb42 	bl	8001c64 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	2202      	movs	r2, #2
 80055e4:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	681a      	ldr	r2, [r3, #0]
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80055f6:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	68db      	ldr	r3, [r3, #12]
 80055fc:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005600:	d902      	bls.n	8005608 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8005602:	2300      	movs	r3, #0
 8005604:	60fb      	str	r3, [r7, #12]
 8005606:	e002      	b.n	800560e <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8005608:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800560c:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	68db      	ldr	r3, [r3, #12]
 8005612:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8005616:	d007      	beq.n	8005628 <HAL_SPI_Init+0xa0>
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	68db      	ldr	r3, [r3, #12]
 800561c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005620:	d002      	beq.n	8005628 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	2200      	movs	r2, #0
 8005626:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	685b      	ldr	r3, [r3, #4]
 800562c:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	689b      	ldr	r3, [r3, #8]
 8005634:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8005638:	431a      	orrs	r2, r3
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	691b      	ldr	r3, [r3, #16]
 800563e:	f003 0302 	and.w	r3, r3, #2
 8005642:	431a      	orrs	r2, r3
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	695b      	ldr	r3, [r3, #20]
 8005648:	f003 0301 	and.w	r3, r3, #1
 800564c:	431a      	orrs	r2, r3
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	699b      	ldr	r3, [r3, #24]
 8005652:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005656:	431a      	orrs	r2, r3
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	69db      	ldr	r3, [r3, #28]
 800565c:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005660:	431a      	orrs	r2, r3
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	6a1b      	ldr	r3, [r3, #32]
 8005666:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800566a:	ea42 0103 	orr.w	r1, r2, r3
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005672:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	430a      	orrs	r2, r1
 800567c:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	699b      	ldr	r3, [r3, #24]
 8005682:	0c1b      	lsrs	r3, r3, #16
 8005684:	f003 0204 	and.w	r2, r3, #4
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800568c:	f003 0310 	and.w	r3, r3, #16
 8005690:	431a      	orrs	r2, r3
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005696:	f003 0308 	and.w	r3, r3, #8
 800569a:	431a      	orrs	r2, r3
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	68db      	ldr	r3, [r3, #12]
 80056a0:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 80056a4:	ea42 0103 	orr.w	r1, r2, r3
 80056a8:	68fb      	ldr	r3, [r7, #12]
 80056aa:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	430a      	orrs	r2, r1
 80056b4:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	69da      	ldr	r2, [r3, #28]
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80056c4:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	2200      	movs	r2, #0
 80056ca:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	2201      	movs	r2, #1
 80056d0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 80056d4:	2300      	movs	r3, #0
}
 80056d6:	4618      	mov	r0, r3
 80056d8:	3710      	adds	r7, #16
 80056da:	46bd      	mov	sp, r7
 80056dc:	bd80      	pop	{r7, pc}

080056de <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80056de:	b580      	push	{r7, lr}
 80056e0:	b088      	sub	sp, #32
 80056e2:	af00      	add	r7, sp, #0
 80056e4:	60f8      	str	r0, [r7, #12]
 80056e6:	60b9      	str	r1, [r7, #8]
 80056e8:	603b      	str	r3, [r7, #0]
 80056ea:	4613      	mov	r3, r2
 80056ec:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80056ee:	2300      	movs	r3, #0
 80056f0:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80056f2:	68fb      	ldr	r3, [r7, #12]
 80056f4:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 80056f8:	2b01      	cmp	r3, #1
 80056fa:	d101      	bne.n	8005700 <HAL_SPI_Transmit+0x22>
 80056fc:	2302      	movs	r3, #2
 80056fe:	e158      	b.n	80059b2 <HAL_SPI_Transmit+0x2d4>
 8005700:	68fb      	ldr	r3, [r7, #12]
 8005702:	2201      	movs	r2, #1
 8005704:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005708:	f7fd f968 	bl	80029dc <HAL_GetTick>
 800570c:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800570e:	88fb      	ldrh	r3, [r7, #6]
 8005710:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005712:	68fb      	ldr	r3, [r7, #12]
 8005714:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8005718:	b2db      	uxtb	r3, r3
 800571a:	2b01      	cmp	r3, #1
 800571c:	d002      	beq.n	8005724 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800571e:	2302      	movs	r3, #2
 8005720:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005722:	e13d      	b.n	80059a0 <HAL_SPI_Transmit+0x2c2>
  }

  if ((pData == NULL) || (Size == 0U))
 8005724:	68bb      	ldr	r3, [r7, #8]
 8005726:	2b00      	cmp	r3, #0
 8005728:	d002      	beq.n	8005730 <HAL_SPI_Transmit+0x52>
 800572a:	88fb      	ldrh	r3, [r7, #6]
 800572c:	2b00      	cmp	r3, #0
 800572e:	d102      	bne.n	8005736 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8005730:	2301      	movs	r3, #1
 8005732:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005734:	e134      	b.n	80059a0 <HAL_SPI_Transmit+0x2c2>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005736:	68fb      	ldr	r3, [r7, #12]
 8005738:	2203      	movs	r2, #3
 800573a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800573e:	68fb      	ldr	r3, [r7, #12]
 8005740:	2200      	movs	r2, #0
 8005742:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8005744:	68fb      	ldr	r3, [r7, #12]
 8005746:	68ba      	ldr	r2, [r7, #8]
 8005748:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 800574a:	68fb      	ldr	r3, [r7, #12]
 800574c:	88fa      	ldrh	r2, [r7, #6]
 800574e:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8005750:	68fb      	ldr	r3, [r7, #12]
 8005752:	88fa      	ldrh	r2, [r7, #6]
 8005754:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005756:	68fb      	ldr	r3, [r7, #12]
 8005758:	2200      	movs	r2, #0
 800575a:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 800575c:	68fb      	ldr	r3, [r7, #12]
 800575e:	2200      	movs	r2, #0
 8005760:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 8005764:	68fb      	ldr	r3, [r7, #12]
 8005766:	2200      	movs	r2, #0
 8005768:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 800576c:	68fb      	ldr	r3, [r7, #12]
 800576e:	2200      	movs	r2, #0
 8005770:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 8005772:	68fb      	ldr	r3, [r7, #12]
 8005774:	2200      	movs	r2, #0
 8005776:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005778:	68fb      	ldr	r3, [r7, #12]
 800577a:	689b      	ldr	r3, [r3, #8]
 800577c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005780:	d10f      	bne.n	80057a2 <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005782:	68fb      	ldr	r3, [r7, #12]
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	681a      	ldr	r2, [r3, #0]
 8005788:	68fb      	ldr	r3, [r7, #12]
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005790:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8005792:	68fb      	ldr	r3, [r7, #12]
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	681a      	ldr	r2, [r3, #0]
 8005798:	68fb      	ldr	r3, [r7, #12]
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80057a0:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80057a2:	68fb      	ldr	r3, [r7, #12]
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80057ac:	2b40      	cmp	r3, #64	; 0x40
 80057ae:	d007      	beq.n	80057c0 <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80057b0:	68fb      	ldr	r3, [r7, #12]
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	681a      	ldr	r2, [r3, #0]
 80057b6:	68fb      	ldr	r3, [r7, #12]
 80057b8:	681b      	ldr	r3, [r3, #0]
 80057ba:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80057be:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	68db      	ldr	r3, [r3, #12]
 80057c4:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80057c8:	d94b      	bls.n	8005862 <HAL_SPI_Transmit+0x184>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80057ca:	68fb      	ldr	r3, [r7, #12]
 80057cc:	685b      	ldr	r3, [r3, #4]
 80057ce:	2b00      	cmp	r3, #0
 80057d0:	d002      	beq.n	80057d8 <HAL_SPI_Transmit+0xfa>
 80057d2:	8afb      	ldrh	r3, [r7, #22]
 80057d4:	2b01      	cmp	r3, #1
 80057d6:	d13e      	bne.n	8005856 <HAL_SPI_Transmit+0x178>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80057d8:	68fb      	ldr	r3, [r7, #12]
 80057da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80057dc:	881a      	ldrh	r2, [r3, #0]
 80057de:	68fb      	ldr	r3, [r7, #12]
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80057e4:	68fb      	ldr	r3, [r7, #12]
 80057e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80057e8:	1c9a      	adds	r2, r3, #2
 80057ea:	68fb      	ldr	r3, [r7, #12]
 80057ec:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 80057ee:	68fb      	ldr	r3, [r7, #12]
 80057f0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80057f2:	b29b      	uxth	r3, r3
 80057f4:	3b01      	subs	r3, #1
 80057f6:	b29a      	uxth	r2, r3
 80057f8:	68fb      	ldr	r3, [r7, #12]
 80057fa:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80057fc:	e02b      	b.n	8005856 <HAL_SPI_Transmit+0x178>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80057fe:	68fb      	ldr	r3, [r7, #12]
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	689b      	ldr	r3, [r3, #8]
 8005804:	f003 0302 	and.w	r3, r3, #2
 8005808:	2b02      	cmp	r3, #2
 800580a:	d112      	bne.n	8005832 <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800580c:	68fb      	ldr	r3, [r7, #12]
 800580e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005810:	881a      	ldrh	r2, [r3, #0]
 8005812:	68fb      	ldr	r3, [r7, #12]
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005818:	68fb      	ldr	r3, [r7, #12]
 800581a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800581c:	1c9a      	adds	r2, r3, #2
 800581e:	68fb      	ldr	r3, [r7, #12]
 8005820:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8005822:	68fb      	ldr	r3, [r7, #12]
 8005824:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005826:	b29b      	uxth	r3, r3
 8005828:	3b01      	subs	r3, #1
 800582a:	b29a      	uxth	r2, r3
 800582c:	68fb      	ldr	r3, [r7, #12]
 800582e:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005830:	e011      	b.n	8005856 <HAL_SPI_Transmit+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005832:	f7fd f8d3 	bl	80029dc <HAL_GetTick>
 8005836:	4602      	mov	r2, r0
 8005838:	69bb      	ldr	r3, [r7, #24]
 800583a:	1ad3      	subs	r3, r2, r3
 800583c:	683a      	ldr	r2, [r7, #0]
 800583e:	429a      	cmp	r2, r3
 8005840:	d803      	bhi.n	800584a <HAL_SPI_Transmit+0x16c>
 8005842:	683b      	ldr	r3, [r7, #0]
 8005844:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005848:	d102      	bne.n	8005850 <HAL_SPI_Transmit+0x172>
 800584a:	683b      	ldr	r3, [r7, #0]
 800584c:	2b00      	cmp	r3, #0
 800584e:	d102      	bne.n	8005856 <HAL_SPI_Transmit+0x178>
        {
          errorcode = HAL_TIMEOUT;
 8005850:	2303      	movs	r3, #3
 8005852:	77fb      	strb	r3, [r7, #31]
          goto error;
 8005854:	e0a4      	b.n	80059a0 <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 8005856:	68fb      	ldr	r3, [r7, #12]
 8005858:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800585a:	b29b      	uxth	r3, r3
 800585c:	2b00      	cmp	r3, #0
 800585e:	d1ce      	bne.n	80057fe <HAL_SPI_Transmit+0x120>
 8005860:	e07c      	b.n	800595c <HAL_SPI_Transmit+0x27e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005862:	68fb      	ldr	r3, [r7, #12]
 8005864:	685b      	ldr	r3, [r3, #4]
 8005866:	2b00      	cmp	r3, #0
 8005868:	d002      	beq.n	8005870 <HAL_SPI_Transmit+0x192>
 800586a:	8afb      	ldrh	r3, [r7, #22]
 800586c:	2b01      	cmp	r3, #1
 800586e:	d170      	bne.n	8005952 <HAL_SPI_Transmit+0x274>
    {
      if (hspi->TxXferCount > 1U)
 8005870:	68fb      	ldr	r3, [r7, #12]
 8005872:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005874:	b29b      	uxth	r3, r3
 8005876:	2b01      	cmp	r3, #1
 8005878:	d912      	bls.n	80058a0 <HAL_SPI_Transmit+0x1c2>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800587a:	68fb      	ldr	r3, [r7, #12]
 800587c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800587e:	881a      	ldrh	r2, [r3, #0]
 8005880:	68fb      	ldr	r3, [r7, #12]
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005886:	68fb      	ldr	r3, [r7, #12]
 8005888:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800588a:	1c9a      	adds	r2, r3, #2
 800588c:	68fb      	ldr	r3, [r7, #12]
 800588e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8005890:	68fb      	ldr	r3, [r7, #12]
 8005892:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005894:	b29b      	uxth	r3, r3
 8005896:	3b02      	subs	r3, #2
 8005898:	b29a      	uxth	r2, r3
 800589a:	68fb      	ldr	r3, [r7, #12]
 800589c:	87da      	strh	r2, [r3, #62]	; 0x3e
 800589e:	e058      	b.n	8005952 <HAL_SPI_Transmit+0x274>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80058a0:	68fb      	ldr	r3, [r7, #12]
 80058a2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80058a4:	68fb      	ldr	r3, [r7, #12]
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	330c      	adds	r3, #12
 80058aa:	7812      	ldrb	r2, [r2, #0]
 80058ac:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 80058ae:	68fb      	ldr	r3, [r7, #12]
 80058b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80058b2:	1c5a      	adds	r2, r3, #1
 80058b4:	68fb      	ldr	r3, [r7, #12]
 80058b6:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80058b8:	68fb      	ldr	r3, [r7, #12]
 80058ba:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80058bc:	b29b      	uxth	r3, r3
 80058be:	3b01      	subs	r3, #1
 80058c0:	b29a      	uxth	r2, r3
 80058c2:	68fb      	ldr	r3, [r7, #12]
 80058c4:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 80058c6:	e044      	b.n	8005952 <HAL_SPI_Transmit+0x274>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80058c8:	68fb      	ldr	r3, [r7, #12]
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	689b      	ldr	r3, [r3, #8]
 80058ce:	f003 0302 	and.w	r3, r3, #2
 80058d2:	2b02      	cmp	r3, #2
 80058d4:	d12b      	bne.n	800592e <HAL_SPI_Transmit+0x250>
      {
        if (hspi->TxXferCount > 1U)
 80058d6:	68fb      	ldr	r3, [r7, #12]
 80058d8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80058da:	b29b      	uxth	r3, r3
 80058dc:	2b01      	cmp	r3, #1
 80058de:	d912      	bls.n	8005906 <HAL_SPI_Transmit+0x228>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80058e0:	68fb      	ldr	r3, [r7, #12]
 80058e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80058e4:	881a      	ldrh	r2, [r3, #0]
 80058e6:	68fb      	ldr	r3, [r7, #12]
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80058ec:	68fb      	ldr	r3, [r7, #12]
 80058ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80058f0:	1c9a      	adds	r2, r3, #2
 80058f2:	68fb      	ldr	r3, [r7, #12]
 80058f4:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 80058f6:	68fb      	ldr	r3, [r7, #12]
 80058f8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80058fa:	b29b      	uxth	r3, r3
 80058fc:	3b02      	subs	r3, #2
 80058fe:	b29a      	uxth	r2, r3
 8005900:	68fb      	ldr	r3, [r7, #12]
 8005902:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005904:	e025      	b.n	8005952 <HAL_SPI_Transmit+0x274>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005906:	68fb      	ldr	r3, [r7, #12]
 8005908:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800590a:	68fb      	ldr	r3, [r7, #12]
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	330c      	adds	r3, #12
 8005910:	7812      	ldrb	r2, [r2, #0]
 8005912:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8005914:	68fb      	ldr	r3, [r7, #12]
 8005916:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005918:	1c5a      	adds	r2, r3, #1
 800591a:	68fb      	ldr	r3, [r7, #12]
 800591c:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 800591e:	68fb      	ldr	r3, [r7, #12]
 8005920:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005922:	b29b      	uxth	r3, r3
 8005924:	3b01      	subs	r3, #1
 8005926:	b29a      	uxth	r2, r3
 8005928:	68fb      	ldr	r3, [r7, #12]
 800592a:	87da      	strh	r2, [r3, #62]	; 0x3e
 800592c:	e011      	b.n	8005952 <HAL_SPI_Transmit+0x274>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800592e:	f7fd f855 	bl	80029dc <HAL_GetTick>
 8005932:	4602      	mov	r2, r0
 8005934:	69bb      	ldr	r3, [r7, #24]
 8005936:	1ad3      	subs	r3, r2, r3
 8005938:	683a      	ldr	r2, [r7, #0]
 800593a:	429a      	cmp	r2, r3
 800593c:	d803      	bhi.n	8005946 <HAL_SPI_Transmit+0x268>
 800593e:	683b      	ldr	r3, [r7, #0]
 8005940:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005944:	d102      	bne.n	800594c <HAL_SPI_Transmit+0x26e>
 8005946:	683b      	ldr	r3, [r7, #0]
 8005948:	2b00      	cmp	r3, #0
 800594a:	d102      	bne.n	8005952 <HAL_SPI_Transmit+0x274>
        {
          errorcode = HAL_TIMEOUT;
 800594c:	2303      	movs	r3, #3
 800594e:	77fb      	strb	r3, [r7, #31]
          goto error;
 8005950:	e026      	b.n	80059a0 <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 8005952:	68fb      	ldr	r3, [r7, #12]
 8005954:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005956:	b29b      	uxth	r3, r3
 8005958:	2b00      	cmp	r3, #0
 800595a:	d1b5      	bne.n	80058c8 <HAL_SPI_Transmit+0x1ea>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800595c:	69ba      	ldr	r2, [r7, #24]
 800595e:	6839      	ldr	r1, [r7, #0]
 8005960:	68f8      	ldr	r0, [r7, #12]
 8005962:	f000 fc77 	bl	8006254 <SPI_EndRxTxTransaction>
 8005966:	4603      	mov	r3, r0
 8005968:	2b00      	cmp	r3, #0
 800596a:	d002      	beq.n	8005972 <HAL_SPI_Transmit+0x294>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800596c:	68fb      	ldr	r3, [r7, #12]
 800596e:	2220      	movs	r2, #32
 8005970:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005972:	68fb      	ldr	r3, [r7, #12]
 8005974:	689b      	ldr	r3, [r3, #8]
 8005976:	2b00      	cmp	r3, #0
 8005978:	d10a      	bne.n	8005990 <HAL_SPI_Transmit+0x2b2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800597a:	2300      	movs	r3, #0
 800597c:	613b      	str	r3, [r7, #16]
 800597e:	68fb      	ldr	r3, [r7, #12]
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	68db      	ldr	r3, [r3, #12]
 8005984:	613b      	str	r3, [r7, #16]
 8005986:	68fb      	ldr	r3, [r7, #12]
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	689b      	ldr	r3, [r3, #8]
 800598c:	613b      	str	r3, [r7, #16]
 800598e:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005990:	68fb      	ldr	r3, [r7, #12]
 8005992:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005994:	2b00      	cmp	r3, #0
 8005996:	d002      	beq.n	800599e <HAL_SPI_Transmit+0x2c0>
  {
    errorcode = HAL_ERROR;
 8005998:	2301      	movs	r3, #1
 800599a:	77fb      	strb	r3, [r7, #31]
 800599c:	e000      	b.n	80059a0 <HAL_SPI_Transmit+0x2c2>
  }

error:
 800599e:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80059a0:	68fb      	ldr	r3, [r7, #12]
 80059a2:	2201      	movs	r2, #1
 80059a4:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80059a8:	68fb      	ldr	r3, [r7, #12]
 80059aa:	2200      	movs	r2, #0
 80059ac:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 80059b0:	7ffb      	ldrb	r3, [r7, #31]
}
 80059b2:	4618      	mov	r0, r3
 80059b4:	3720      	adds	r7, #32
 80059b6:	46bd      	mov	sp, r7
 80059b8:	bd80      	pop	{r7, pc}

080059ba <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80059ba:	b580      	push	{r7, lr}
 80059bc:	b08a      	sub	sp, #40	; 0x28
 80059be:	af00      	add	r7, sp, #0
 80059c0:	60f8      	str	r0, [r7, #12]
 80059c2:	60b9      	str	r1, [r7, #8]
 80059c4:	607a      	str	r2, [r7, #4]
 80059c6:	807b      	strh	r3, [r7, #2]
  uint32_t             spi_cr1;
  uint32_t             spi_cr2;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80059c8:	2301      	movs	r3, #1
 80059ca:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80059cc:	2300      	movs	r3, #0
 80059ce:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80059d2:	68fb      	ldr	r3, [r7, #12]
 80059d4:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 80059d8:	2b01      	cmp	r3, #1
 80059da:	d101      	bne.n	80059e0 <HAL_SPI_TransmitReceive+0x26>
 80059dc:	2302      	movs	r3, #2
 80059de:	e1fb      	b.n	8005dd8 <HAL_SPI_TransmitReceive+0x41e>
 80059e0:	68fb      	ldr	r3, [r7, #12]
 80059e2:	2201      	movs	r2, #1
 80059e4:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80059e8:	f7fc fff8 	bl	80029dc <HAL_GetTick>
 80059ec:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80059ee:	68fb      	ldr	r3, [r7, #12]
 80059f0:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80059f4:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 80059f6:	68fb      	ldr	r3, [r7, #12]
 80059f8:	685b      	ldr	r3, [r3, #4]
 80059fa:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 80059fc:	887b      	ldrh	r3, [r7, #2]
 80059fe:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 8005a00:	887b      	ldrh	r3, [r7, #2]
 8005a02:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8005a04:	7efb      	ldrb	r3, [r7, #27]
 8005a06:	2b01      	cmp	r3, #1
 8005a08:	d00e      	beq.n	8005a28 <HAL_SPI_TransmitReceive+0x6e>
 8005a0a:	697b      	ldr	r3, [r7, #20]
 8005a0c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005a10:	d106      	bne.n	8005a20 <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8005a12:	68fb      	ldr	r3, [r7, #12]
 8005a14:	689b      	ldr	r3, [r3, #8]
 8005a16:	2b00      	cmp	r3, #0
 8005a18:	d102      	bne.n	8005a20 <HAL_SPI_TransmitReceive+0x66>
 8005a1a:	7efb      	ldrb	r3, [r7, #27]
 8005a1c:	2b04      	cmp	r3, #4
 8005a1e:	d003      	beq.n	8005a28 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 8005a20:	2302      	movs	r3, #2
 8005a22:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8005a26:	e1cd      	b.n	8005dc4 <HAL_SPI_TransmitReceive+0x40a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8005a28:	68bb      	ldr	r3, [r7, #8]
 8005a2a:	2b00      	cmp	r3, #0
 8005a2c:	d005      	beq.n	8005a3a <HAL_SPI_TransmitReceive+0x80>
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	2b00      	cmp	r3, #0
 8005a32:	d002      	beq.n	8005a3a <HAL_SPI_TransmitReceive+0x80>
 8005a34:	887b      	ldrh	r3, [r7, #2]
 8005a36:	2b00      	cmp	r3, #0
 8005a38:	d103      	bne.n	8005a42 <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 8005a3a:	2301      	movs	r3, #1
 8005a3c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8005a40:	e1c0      	b.n	8005dc4 <HAL_SPI_TransmitReceive+0x40a>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8005a42:	68fb      	ldr	r3, [r7, #12]
 8005a44:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8005a48:	b2db      	uxtb	r3, r3
 8005a4a:	2b04      	cmp	r3, #4
 8005a4c:	d003      	beq.n	8005a56 <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8005a4e:	68fb      	ldr	r3, [r7, #12]
 8005a50:	2205      	movs	r2, #5
 8005a52:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005a56:	68fb      	ldr	r3, [r7, #12]
 8005a58:	2200      	movs	r2, #0
 8005a5a:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8005a5c:	68fb      	ldr	r3, [r7, #12]
 8005a5e:	687a      	ldr	r2, [r7, #4]
 8005a60:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 8005a62:	68fb      	ldr	r3, [r7, #12]
 8005a64:	887a      	ldrh	r2, [r7, #2]
 8005a66:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 8005a6a:	68fb      	ldr	r3, [r7, #12]
 8005a6c:	887a      	ldrh	r2, [r7, #2]
 8005a6e:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8005a72:	68fb      	ldr	r3, [r7, #12]
 8005a74:	68ba      	ldr	r2, [r7, #8]
 8005a76:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 8005a78:	68fb      	ldr	r3, [r7, #12]
 8005a7a:	887a      	ldrh	r2, [r7, #2]
 8005a7c:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 8005a7e:	68fb      	ldr	r3, [r7, #12]
 8005a80:	887a      	ldrh	r2, [r7, #2]
 8005a82:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8005a84:	68fb      	ldr	r3, [r7, #12]
 8005a86:	2200      	movs	r2, #0
 8005a88:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8005a8a:	68fb      	ldr	r3, [r7, #12]
 8005a8c:	2200      	movs	r2, #0
 8005a8e:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8005a90:	68fb      	ldr	r3, [r7, #12]
 8005a92:	68db      	ldr	r3, [r3, #12]
 8005a94:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005a98:	d802      	bhi.n	8005aa0 <HAL_SPI_TransmitReceive+0xe6>
 8005a9a:	8a3b      	ldrh	r3, [r7, #16]
 8005a9c:	2b01      	cmp	r3, #1
 8005a9e:	d908      	bls.n	8005ab2 <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005aa0:	68fb      	ldr	r3, [r7, #12]
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	685a      	ldr	r2, [r3, #4]
 8005aa6:	68fb      	ldr	r3, [r7, #12]
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8005aae:	605a      	str	r2, [r3, #4]
 8005ab0:	e007      	b.n	8005ac2 <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005ab2:	68fb      	ldr	r3, [r7, #12]
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	685a      	ldr	r2, [r3, #4]
 8005ab8:	68fb      	ldr	r3, [r7, #12]
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8005ac0:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005ac2:	68fb      	ldr	r3, [r7, #12]
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	681b      	ldr	r3, [r3, #0]
 8005ac8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005acc:	2b40      	cmp	r3, #64	; 0x40
 8005ace:	d007      	beq.n	8005ae0 <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005ad0:	68fb      	ldr	r3, [r7, #12]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	681a      	ldr	r2, [r3, #0]
 8005ad6:	68fb      	ldr	r3, [r7, #12]
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005ade:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005ae0:	68fb      	ldr	r3, [r7, #12]
 8005ae2:	68db      	ldr	r3, [r3, #12]
 8005ae4:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005ae8:	d97c      	bls.n	8005be4 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005aea:	68fb      	ldr	r3, [r7, #12]
 8005aec:	685b      	ldr	r3, [r3, #4]
 8005aee:	2b00      	cmp	r3, #0
 8005af0:	d002      	beq.n	8005af8 <HAL_SPI_TransmitReceive+0x13e>
 8005af2:	8a7b      	ldrh	r3, [r7, #18]
 8005af4:	2b01      	cmp	r3, #1
 8005af6:	d169      	bne.n	8005bcc <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005af8:	68fb      	ldr	r3, [r7, #12]
 8005afa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005afc:	881a      	ldrh	r2, [r3, #0]
 8005afe:	68fb      	ldr	r3, [r7, #12]
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005b04:	68fb      	ldr	r3, [r7, #12]
 8005b06:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b08:	1c9a      	adds	r2, r3, #2
 8005b0a:	68fb      	ldr	r3, [r7, #12]
 8005b0c:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8005b0e:	68fb      	ldr	r3, [r7, #12]
 8005b10:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005b12:	b29b      	uxth	r3, r3
 8005b14:	3b01      	subs	r3, #1
 8005b16:	b29a      	uxth	r2, r3
 8005b18:	68fb      	ldr	r3, [r7, #12]
 8005b1a:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005b1c:	e056      	b.n	8005bcc <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005b1e:	68fb      	ldr	r3, [r7, #12]
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	689b      	ldr	r3, [r3, #8]
 8005b24:	f003 0302 	and.w	r3, r3, #2
 8005b28:	2b02      	cmp	r3, #2
 8005b2a:	d11b      	bne.n	8005b64 <HAL_SPI_TransmitReceive+0x1aa>
 8005b2c:	68fb      	ldr	r3, [r7, #12]
 8005b2e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005b30:	b29b      	uxth	r3, r3
 8005b32:	2b00      	cmp	r3, #0
 8005b34:	d016      	beq.n	8005b64 <HAL_SPI_TransmitReceive+0x1aa>
 8005b36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b38:	2b01      	cmp	r3, #1
 8005b3a:	d113      	bne.n	8005b64 <HAL_SPI_TransmitReceive+0x1aa>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005b3c:	68fb      	ldr	r3, [r7, #12]
 8005b3e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b40:	881a      	ldrh	r2, [r3, #0]
 8005b42:	68fb      	ldr	r3, [r7, #12]
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005b48:	68fb      	ldr	r3, [r7, #12]
 8005b4a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b4c:	1c9a      	adds	r2, r3, #2
 8005b4e:	68fb      	ldr	r3, [r7, #12]
 8005b50:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8005b52:	68fb      	ldr	r3, [r7, #12]
 8005b54:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005b56:	b29b      	uxth	r3, r3
 8005b58:	3b01      	subs	r3, #1
 8005b5a:	b29a      	uxth	r2, r3
 8005b5c:	68fb      	ldr	r3, [r7, #12]
 8005b5e:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005b60:	2300      	movs	r3, #0
 8005b62:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005b64:	68fb      	ldr	r3, [r7, #12]
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	689b      	ldr	r3, [r3, #8]
 8005b6a:	f003 0301 	and.w	r3, r3, #1
 8005b6e:	2b01      	cmp	r3, #1
 8005b70:	d11c      	bne.n	8005bac <HAL_SPI_TransmitReceive+0x1f2>
 8005b72:	68fb      	ldr	r3, [r7, #12]
 8005b74:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005b78:	b29b      	uxth	r3, r3
 8005b7a:	2b00      	cmp	r3, #0
 8005b7c:	d016      	beq.n	8005bac <HAL_SPI_TransmitReceive+0x1f2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005b7e:	68fb      	ldr	r3, [r7, #12]
 8005b80:	681b      	ldr	r3, [r3, #0]
 8005b82:	68da      	ldr	r2, [r3, #12]
 8005b84:	68fb      	ldr	r3, [r7, #12]
 8005b86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b88:	b292      	uxth	r2, r2
 8005b8a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005b8c:	68fb      	ldr	r3, [r7, #12]
 8005b8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b90:	1c9a      	adds	r2, r3, #2
 8005b92:	68fb      	ldr	r3, [r7, #12]
 8005b94:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8005b96:	68fb      	ldr	r3, [r7, #12]
 8005b98:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005b9c:	b29b      	uxth	r3, r3
 8005b9e:	3b01      	subs	r3, #1
 8005ba0:	b29a      	uxth	r2, r3
 8005ba2:	68fb      	ldr	r3, [r7, #12]
 8005ba4:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005ba8:	2301      	movs	r3, #1
 8005baa:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8005bac:	f7fc ff16 	bl	80029dc <HAL_GetTick>
 8005bb0:	4602      	mov	r2, r0
 8005bb2:	69fb      	ldr	r3, [r7, #28]
 8005bb4:	1ad3      	subs	r3, r2, r3
 8005bb6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005bb8:	429a      	cmp	r2, r3
 8005bba:	d807      	bhi.n	8005bcc <HAL_SPI_TransmitReceive+0x212>
 8005bbc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005bbe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005bc2:	d003      	beq.n	8005bcc <HAL_SPI_TransmitReceive+0x212>
      {
        errorcode = HAL_TIMEOUT;
 8005bc4:	2303      	movs	r3, #3
 8005bc6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8005bca:	e0fb      	b.n	8005dc4 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005bcc:	68fb      	ldr	r3, [r7, #12]
 8005bce:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005bd0:	b29b      	uxth	r3, r3
 8005bd2:	2b00      	cmp	r3, #0
 8005bd4:	d1a3      	bne.n	8005b1e <HAL_SPI_TransmitReceive+0x164>
 8005bd6:	68fb      	ldr	r3, [r7, #12]
 8005bd8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005bdc:	b29b      	uxth	r3, r3
 8005bde:	2b00      	cmp	r3, #0
 8005be0:	d19d      	bne.n	8005b1e <HAL_SPI_TransmitReceive+0x164>
 8005be2:	e0df      	b.n	8005da4 <HAL_SPI_TransmitReceive+0x3ea>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005be4:	68fb      	ldr	r3, [r7, #12]
 8005be6:	685b      	ldr	r3, [r3, #4]
 8005be8:	2b00      	cmp	r3, #0
 8005bea:	d003      	beq.n	8005bf4 <HAL_SPI_TransmitReceive+0x23a>
 8005bec:	8a7b      	ldrh	r3, [r7, #18]
 8005bee:	2b01      	cmp	r3, #1
 8005bf0:	f040 80cb 	bne.w	8005d8a <HAL_SPI_TransmitReceive+0x3d0>
    {
      if (hspi->TxXferCount > 1U)
 8005bf4:	68fb      	ldr	r3, [r7, #12]
 8005bf6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005bf8:	b29b      	uxth	r3, r3
 8005bfa:	2b01      	cmp	r3, #1
 8005bfc:	d912      	bls.n	8005c24 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005bfe:	68fb      	ldr	r3, [r7, #12]
 8005c00:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c02:	881a      	ldrh	r2, [r3, #0]
 8005c04:	68fb      	ldr	r3, [r7, #12]
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005c0a:	68fb      	ldr	r3, [r7, #12]
 8005c0c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c0e:	1c9a      	adds	r2, r3, #2
 8005c10:	68fb      	ldr	r3, [r7, #12]
 8005c12:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8005c14:	68fb      	ldr	r3, [r7, #12]
 8005c16:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005c18:	b29b      	uxth	r3, r3
 8005c1a:	3b02      	subs	r3, #2
 8005c1c:	b29a      	uxth	r2, r3
 8005c1e:	68fb      	ldr	r3, [r7, #12]
 8005c20:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005c22:	e0b2      	b.n	8005d8a <HAL_SPI_TransmitReceive+0x3d0>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8005c24:	68fb      	ldr	r3, [r7, #12]
 8005c26:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005c28:	68fb      	ldr	r3, [r7, #12]
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	330c      	adds	r3, #12
 8005c2e:	7812      	ldrb	r2, [r2, #0]
 8005c30:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8005c32:	68fb      	ldr	r3, [r7, #12]
 8005c34:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c36:	1c5a      	adds	r2, r3, #1
 8005c38:	68fb      	ldr	r3, [r7, #12]
 8005c3a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8005c3c:	68fb      	ldr	r3, [r7, #12]
 8005c3e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005c40:	b29b      	uxth	r3, r3
 8005c42:	3b01      	subs	r3, #1
 8005c44:	b29a      	uxth	r2, r3
 8005c46:	68fb      	ldr	r3, [r7, #12]
 8005c48:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005c4a:	e09e      	b.n	8005d8a <HAL_SPI_TransmitReceive+0x3d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005c4c:	68fb      	ldr	r3, [r7, #12]
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	689b      	ldr	r3, [r3, #8]
 8005c52:	f003 0302 	and.w	r3, r3, #2
 8005c56:	2b02      	cmp	r3, #2
 8005c58:	d134      	bne.n	8005cc4 <HAL_SPI_TransmitReceive+0x30a>
 8005c5a:	68fb      	ldr	r3, [r7, #12]
 8005c5c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005c5e:	b29b      	uxth	r3, r3
 8005c60:	2b00      	cmp	r3, #0
 8005c62:	d02f      	beq.n	8005cc4 <HAL_SPI_TransmitReceive+0x30a>
 8005c64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c66:	2b01      	cmp	r3, #1
 8005c68:	d12c      	bne.n	8005cc4 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8005c6a:	68fb      	ldr	r3, [r7, #12]
 8005c6c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005c6e:	b29b      	uxth	r3, r3
 8005c70:	2b01      	cmp	r3, #1
 8005c72:	d912      	bls.n	8005c9a <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005c74:	68fb      	ldr	r3, [r7, #12]
 8005c76:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c78:	881a      	ldrh	r2, [r3, #0]
 8005c7a:	68fb      	ldr	r3, [r7, #12]
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8005c80:	68fb      	ldr	r3, [r7, #12]
 8005c82:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c84:	1c9a      	adds	r2, r3, #2
 8005c86:	68fb      	ldr	r3, [r7, #12]
 8005c88:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8005c8a:	68fb      	ldr	r3, [r7, #12]
 8005c8c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005c8e:	b29b      	uxth	r3, r3
 8005c90:	3b02      	subs	r3, #2
 8005c92:	b29a      	uxth	r2, r3
 8005c94:	68fb      	ldr	r3, [r7, #12]
 8005c96:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005c98:	e012      	b.n	8005cc0 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8005c9a:	68fb      	ldr	r3, [r7, #12]
 8005c9c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005c9e:	68fb      	ldr	r3, [r7, #12]
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	330c      	adds	r3, #12
 8005ca4:	7812      	ldrb	r2, [r2, #0]
 8005ca6:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8005ca8:	68fb      	ldr	r3, [r7, #12]
 8005caa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005cac:	1c5a      	adds	r2, r3, #1
 8005cae:	68fb      	ldr	r3, [r7, #12]
 8005cb0:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8005cb2:	68fb      	ldr	r3, [r7, #12]
 8005cb4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005cb6:	b29b      	uxth	r3, r3
 8005cb8:	3b01      	subs	r3, #1
 8005cba:	b29a      	uxth	r2, r3
 8005cbc:	68fb      	ldr	r3, [r7, #12]
 8005cbe:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005cc0:	2300      	movs	r3, #0
 8005cc2:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005cc4:	68fb      	ldr	r3, [r7, #12]
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	689b      	ldr	r3, [r3, #8]
 8005cca:	f003 0301 	and.w	r3, r3, #1
 8005cce:	2b01      	cmp	r3, #1
 8005cd0:	d148      	bne.n	8005d64 <HAL_SPI_TransmitReceive+0x3aa>
 8005cd2:	68fb      	ldr	r3, [r7, #12]
 8005cd4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005cd8:	b29b      	uxth	r3, r3
 8005cda:	2b00      	cmp	r3, #0
 8005cdc:	d042      	beq.n	8005d64 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8005cde:	68fb      	ldr	r3, [r7, #12]
 8005ce0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005ce4:	b29b      	uxth	r3, r3
 8005ce6:	2b01      	cmp	r3, #1
 8005ce8:	d923      	bls.n	8005d32 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005cea:	68fb      	ldr	r3, [r7, #12]
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	68da      	ldr	r2, [r3, #12]
 8005cf0:	68fb      	ldr	r3, [r7, #12]
 8005cf2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005cf4:	b292      	uxth	r2, r2
 8005cf6:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8005cf8:	68fb      	ldr	r3, [r7, #12]
 8005cfa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005cfc:	1c9a      	adds	r2, r3, #2
 8005cfe:	68fb      	ldr	r3, [r7, #12]
 8005d00:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 8005d02:	68fb      	ldr	r3, [r7, #12]
 8005d04:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005d08:	b29b      	uxth	r3, r3
 8005d0a:	3b02      	subs	r3, #2
 8005d0c:	b29a      	uxth	r2, r3
 8005d0e:	68fb      	ldr	r3, [r7, #12]
 8005d10:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 8005d14:	68fb      	ldr	r3, [r7, #12]
 8005d16:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005d1a:	b29b      	uxth	r3, r3
 8005d1c:	2b01      	cmp	r3, #1
 8005d1e:	d81f      	bhi.n	8005d60 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005d20:	68fb      	ldr	r3, [r7, #12]
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	685a      	ldr	r2, [r3, #4]
 8005d26:	68fb      	ldr	r3, [r7, #12]
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8005d2e:	605a      	str	r2, [r3, #4]
 8005d30:	e016      	b.n	8005d60 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8005d32:	68fb      	ldr	r3, [r7, #12]
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	f103 020c 	add.w	r2, r3, #12
 8005d3a:	68fb      	ldr	r3, [r7, #12]
 8005d3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d3e:	7812      	ldrb	r2, [r2, #0]
 8005d40:	b2d2      	uxtb	r2, r2
 8005d42:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8005d44:	68fb      	ldr	r3, [r7, #12]
 8005d46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d48:	1c5a      	adds	r2, r3, #1
 8005d4a:	68fb      	ldr	r3, [r7, #12]
 8005d4c:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 8005d4e:	68fb      	ldr	r3, [r7, #12]
 8005d50:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005d54:	b29b      	uxth	r3, r3
 8005d56:	3b01      	subs	r3, #1
 8005d58:	b29a      	uxth	r2, r3
 8005d5a:	68fb      	ldr	r3, [r7, #12]
 8005d5c:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005d60:	2301      	movs	r3, #1
 8005d62:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8005d64:	f7fc fe3a 	bl	80029dc <HAL_GetTick>
 8005d68:	4602      	mov	r2, r0
 8005d6a:	69fb      	ldr	r3, [r7, #28]
 8005d6c:	1ad3      	subs	r3, r2, r3
 8005d6e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005d70:	429a      	cmp	r2, r3
 8005d72:	d803      	bhi.n	8005d7c <HAL_SPI_TransmitReceive+0x3c2>
 8005d74:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005d76:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d7a:	d102      	bne.n	8005d82 <HAL_SPI_TransmitReceive+0x3c8>
 8005d7c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005d7e:	2b00      	cmp	r3, #0
 8005d80:	d103      	bne.n	8005d8a <HAL_SPI_TransmitReceive+0x3d0>
      {
        errorcode = HAL_TIMEOUT;
 8005d82:	2303      	movs	r3, #3
 8005d84:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8005d88:	e01c      	b.n	8005dc4 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005d8a:	68fb      	ldr	r3, [r7, #12]
 8005d8c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005d8e:	b29b      	uxth	r3, r3
 8005d90:	2b00      	cmp	r3, #0
 8005d92:	f47f af5b 	bne.w	8005c4c <HAL_SPI_TransmitReceive+0x292>
 8005d96:	68fb      	ldr	r3, [r7, #12]
 8005d98:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005d9c:	b29b      	uxth	r3, r3
 8005d9e:	2b00      	cmp	r3, #0
 8005da0:	f47f af54 	bne.w	8005c4c <HAL_SPI_TransmitReceive+0x292>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005da4:	69fa      	ldr	r2, [r7, #28]
 8005da6:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005da8:	68f8      	ldr	r0, [r7, #12]
 8005daa:	f000 fa53 	bl	8006254 <SPI_EndRxTxTransaction>
 8005dae:	4603      	mov	r3, r0
 8005db0:	2b00      	cmp	r3, #0
 8005db2:	d006      	beq.n	8005dc2 <HAL_SPI_TransmitReceive+0x408>
  {
    errorcode = HAL_ERROR;
 8005db4:	2301      	movs	r3, #1
 8005db6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005dba:	68fb      	ldr	r3, [r7, #12]
 8005dbc:	2220      	movs	r2, #32
 8005dbe:	661a      	str	r2, [r3, #96]	; 0x60
 8005dc0:	e000      	b.n	8005dc4 <HAL_SPI_TransmitReceive+0x40a>
  }

error :
 8005dc2:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8005dc4:	68fb      	ldr	r3, [r7, #12]
 8005dc6:	2201      	movs	r2, #1
 8005dc8:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 8005dcc:	68fb      	ldr	r3, [r7, #12]
 8005dce:	2200      	movs	r2, #0
 8005dd0:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8005dd4:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 8005dd8:	4618      	mov	r0, r3
 8005dda:	3728      	adds	r7, #40	; 0x28
 8005ddc:	46bd      	mov	sp, r7
 8005dde:	bd80      	pop	{r7, pc}

08005de0 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8005de0:	b580      	push	{r7, lr}
 8005de2:	b088      	sub	sp, #32
 8005de4:	af00      	add	r7, sp, #0
 8005de6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	685b      	ldr	r3, [r3, #4]
 8005dee:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	689b      	ldr	r3, [r3, #8]
 8005df6:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8005df8:	69bb      	ldr	r3, [r7, #24]
 8005dfa:	099b      	lsrs	r3, r3, #6
 8005dfc:	f003 0301 	and.w	r3, r3, #1
 8005e00:	2b00      	cmp	r3, #0
 8005e02:	d10f      	bne.n	8005e24 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8005e04:	69bb      	ldr	r3, [r7, #24]
 8005e06:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8005e0a:	2b00      	cmp	r3, #0
 8005e0c:	d00a      	beq.n	8005e24 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8005e0e:	69fb      	ldr	r3, [r7, #28]
 8005e10:	099b      	lsrs	r3, r3, #6
 8005e12:	f003 0301 	and.w	r3, r3, #1
 8005e16:	2b00      	cmp	r3, #0
 8005e18:	d004      	beq.n	8005e24 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005e1e:	6878      	ldr	r0, [r7, #4]
 8005e20:	4798      	blx	r3
    return;
 8005e22:	e0d7      	b.n	8005fd4 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8005e24:	69bb      	ldr	r3, [r7, #24]
 8005e26:	085b      	lsrs	r3, r3, #1
 8005e28:	f003 0301 	and.w	r3, r3, #1
 8005e2c:	2b00      	cmp	r3, #0
 8005e2e:	d00a      	beq.n	8005e46 <HAL_SPI_IRQHandler+0x66>
 8005e30:	69fb      	ldr	r3, [r7, #28]
 8005e32:	09db      	lsrs	r3, r3, #7
 8005e34:	f003 0301 	and.w	r3, r3, #1
 8005e38:	2b00      	cmp	r3, #0
 8005e3a:	d004      	beq.n	8005e46 <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005e40:	6878      	ldr	r0, [r7, #4]
 8005e42:	4798      	blx	r3
    return;
 8005e44:	e0c6      	b.n	8005fd4 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8005e46:	69bb      	ldr	r3, [r7, #24]
 8005e48:	095b      	lsrs	r3, r3, #5
 8005e4a:	f003 0301 	and.w	r3, r3, #1
 8005e4e:	2b00      	cmp	r3, #0
 8005e50:	d10c      	bne.n	8005e6c <HAL_SPI_IRQHandler+0x8c>
 8005e52:	69bb      	ldr	r3, [r7, #24]
 8005e54:	099b      	lsrs	r3, r3, #6
 8005e56:	f003 0301 	and.w	r3, r3, #1
 8005e5a:	2b00      	cmp	r3, #0
 8005e5c:	d106      	bne.n	8005e6c <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8005e5e:	69bb      	ldr	r3, [r7, #24]
 8005e60:	0a1b      	lsrs	r3, r3, #8
 8005e62:	f003 0301 	and.w	r3, r3, #1
 8005e66:	2b00      	cmp	r3, #0
 8005e68:	f000 80b4 	beq.w	8005fd4 <HAL_SPI_IRQHandler+0x1f4>
 8005e6c:	69fb      	ldr	r3, [r7, #28]
 8005e6e:	095b      	lsrs	r3, r3, #5
 8005e70:	f003 0301 	and.w	r3, r3, #1
 8005e74:	2b00      	cmp	r3, #0
 8005e76:	f000 80ad 	beq.w	8005fd4 <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8005e7a:	69bb      	ldr	r3, [r7, #24]
 8005e7c:	099b      	lsrs	r3, r3, #6
 8005e7e:	f003 0301 	and.w	r3, r3, #1
 8005e82:	2b00      	cmp	r3, #0
 8005e84:	d023      	beq.n	8005ece <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8005e8c:	b2db      	uxtb	r3, r3
 8005e8e:	2b03      	cmp	r3, #3
 8005e90:	d011      	beq.n	8005eb6 <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005e96:	f043 0204 	orr.w	r2, r3, #4
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	661a      	str	r2, [r3, #96]	; 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005e9e:	2300      	movs	r3, #0
 8005ea0:	617b      	str	r3, [r7, #20]
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	68db      	ldr	r3, [r3, #12]
 8005ea8:	617b      	str	r3, [r7, #20]
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	681b      	ldr	r3, [r3, #0]
 8005eae:	689b      	ldr	r3, [r3, #8]
 8005eb0:	617b      	str	r3, [r7, #20]
 8005eb2:	697b      	ldr	r3, [r7, #20]
 8005eb4:	e00b      	b.n	8005ece <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005eb6:	2300      	movs	r3, #0
 8005eb8:	613b      	str	r3, [r7, #16]
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	68db      	ldr	r3, [r3, #12]
 8005ec0:	613b      	str	r3, [r7, #16]
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	689b      	ldr	r3, [r3, #8]
 8005ec8:	613b      	str	r3, [r7, #16]
 8005eca:	693b      	ldr	r3, [r7, #16]
        return;
 8005ecc:	e082      	b.n	8005fd4 <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8005ece:	69bb      	ldr	r3, [r7, #24]
 8005ed0:	095b      	lsrs	r3, r3, #5
 8005ed2:	f003 0301 	and.w	r3, r3, #1
 8005ed6:	2b00      	cmp	r3, #0
 8005ed8:	d014      	beq.n	8005f04 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005ede:	f043 0201 	orr.w	r2, r3, #1
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8005ee6:	2300      	movs	r3, #0
 8005ee8:	60fb      	str	r3, [r7, #12]
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	689b      	ldr	r3, [r3, #8]
 8005ef0:	60fb      	str	r3, [r7, #12]
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	681b      	ldr	r3, [r3, #0]
 8005ef6:	681a      	ldr	r2, [r3, #0]
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005f00:	601a      	str	r2, [r3, #0]
 8005f02:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8005f04:	69bb      	ldr	r3, [r7, #24]
 8005f06:	0a1b      	lsrs	r3, r3, #8
 8005f08:	f003 0301 	and.w	r3, r3, #1
 8005f0c:	2b00      	cmp	r3, #0
 8005f0e:	d00c      	beq.n	8005f2a <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005f14:	f043 0208 	orr.w	r2, r3, #8
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8005f1c:	2300      	movs	r3, #0
 8005f1e:	60bb      	str	r3, [r7, #8]
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	689b      	ldr	r3, [r3, #8]
 8005f26:	60bb      	str	r3, [r7, #8]
 8005f28:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005f2e:	2b00      	cmp	r3, #0
 8005f30:	d04f      	beq.n	8005fd2 <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	681b      	ldr	r3, [r3, #0]
 8005f36:	685a      	ldr	r2, [r3, #4]
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8005f40:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	2201      	movs	r2, #1
 8005f46:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8005f4a:	69fb      	ldr	r3, [r7, #28]
 8005f4c:	f003 0302 	and.w	r3, r3, #2
 8005f50:	2b00      	cmp	r3, #0
 8005f52:	d104      	bne.n	8005f5e <HAL_SPI_IRQHandler+0x17e>
 8005f54:	69fb      	ldr	r3, [r7, #28]
 8005f56:	f003 0301 	and.w	r3, r3, #1
 8005f5a:	2b00      	cmp	r3, #0
 8005f5c:	d034      	beq.n	8005fc8 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	681b      	ldr	r3, [r3, #0]
 8005f62:	685a      	ldr	r2, [r3, #4]
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	f022 0203 	bic.w	r2, r2, #3
 8005f6c:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005f72:	2b00      	cmp	r3, #0
 8005f74:	d011      	beq.n	8005f9a <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005f7a:	4a18      	ldr	r2, [pc, #96]	; (8005fdc <HAL_SPI_IRQHandler+0x1fc>)
 8005f7c:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005f82:	4618      	mov	r0, r3
 8005f84:	f7fd fdb2 	bl	8003aec <HAL_DMA_Abort_IT>
 8005f88:	4603      	mov	r3, r0
 8005f8a:	2b00      	cmp	r3, #0
 8005f8c:	d005      	beq.n	8005f9a <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005f92:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	661a      	str	r2, [r3, #96]	; 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005f9e:	2b00      	cmp	r3, #0
 8005fa0:	d016      	beq.n	8005fd0 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005fa6:	4a0d      	ldr	r2, [pc, #52]	; (8005fdc <HAL_SPI_IRQHandler+0x1fc>)
 8005fa8:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005fae:	4618      	mov	r0, r3
 8005fb0:	f7fd fd9c 	bl	8003aec <HAL_DMA_Abort_IT>
 8005fb4:	4603      	mov	r3, r0
 8005fb6:	2b00      	cmp	r3, #0
 8005fb8:	d00a      	beq.n	8005fd0 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005fbe:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	661a      	str	r2, [r3, #96]	; 0x60
        if (hspi->hdmatx != NULL)
 8005fc6:	e003      	b.n	8005fd0 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8005fc8:	6878      	ldr	r0, [r7, #4]
 8005fca:	f000 f809 	bl	8005fe0 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8005fce:	e000      	b.n	8005fd2 <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 8005fd0:	bf00      	nop
    return;
 8005fd2:	bf00      	nop
  }
}
 8005fd4:	3720      	adds	r7, #32
 8005fd6:	46bd      	mov	sp, r7
 8005fd8:	bd80      	pop	{r7, pc}
 8005fda:	bf00      	nop
 8005fdc:	08005ff5 	.word	0x08005ff5

08005fe0 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8005fe0:	b480      	push	{r7}
 8005fe2:	b083      	sub	sp, #12
 8005fe4:	af00      	add	r7, sp, #0
 8005fe6:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8005fe8:	bf00      	nop
 8005fea:	370c      	adds	r7, #12
 8005fec:	46bd      	mov	sp, r7
 8005fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ff2:	4770      	bx	lr

08005ff4 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005ff4:	b580      	push	{r7, lr}
 8005ff6:	b084      	sub	sp, #16
 8005ff8:	af00      	add	r7, sp, #0
 8005ffa:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006000:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8006002:	68fb      	ldr	r3, [r7, #12]
 8006004:	2200      	movs	r2, #0
 8006006:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxXferCount = 0U;
 800600a:	68fb      	ldr	r3, [r7, #12]
 800600c:	2200      	movs	r2, #0
 800600e:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8006010:	68f8      	ldr	r0, [r7, #12]
 8006012:	f7ff ffe5 	bl	8005fe0 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8006016:	bf00      	nop
 8006018:	3710      	adds	r7, #16
 800601a:	46bd      	mov	sp, r7
 800601c:	bd80      	pop	{r7, pc}
	...

08006020 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006020:	b580      	push	{r7, lr}
 8006022:	b088      	sub	sp, #32
 8006024:	af00      	add	r7, sp, #0
 8006026:	60f8      	str	r0, [r7, #12]
 8006028:	60b9      	str	r1, [r7, #8]
 800602a:	603b      	str	r3, [r7, #0]
 800602c:	4613      	mov	r3, r2
 800602e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8006030:	f7fc fcd4 	bl	80029dc <HAL_GetTick>
 8006034:	4602      	mov	r2, r0
 8006036:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006038:	1a9b      	subs	r3, r3, r2
 800603a:	683a      	ldr	r2, [r7, #0]
 800603c:	4413      	add	r3, r2
 800603e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8006040:	f7fc fccc 	bl	80029dc <HAL_GetTick>
 8006044:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8006046:	4b39      	ldr	r3, [pc, #228]	; (800612c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	015b      	lsls	r3, r3, #5
 800604c:	0d1b      	lsrs	r3, r3, #20
 800604e:	69fa      	ldr	r2, [r7, #28]
 8006050:	fb02 f303 	mul.w	r3, r2, r3
 8006054:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006056:	e054      	b.n	8006102 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006058:	683b      	ldr	r3, [r7, #0]
 800605a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800605e:	d050      	beq.n	8006102 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006060:	f7fc fcbc 	bl	80029dc <HAL_GetTick>
 8006064:	4602      	mov	r2, r0
 8006066:	69bb      	ldr	r3, [r7, #24]
 8006068:	1ad3      	subs	r3, r2, r3
 800606a:	69fa      	ldr	r2, [r7, #28]
 800606c:	429a      	cmp	r2, r3
 800606e:	d902      	bls.n	8006076 <SPI_WaitFlagStateUntilTimeout+0x56>
 8006070:	69fb      	ldr	r3, [r7, #28]
 8006072:	2b00      	cmp	r3, #0
 8006074:	d13d      	bne.n	80060f2 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006076:	68fb      	ldr	r3, [r7, #12]
 8006078:	681b      	ldr	r3, [r3, #0]
 800607a:	685a      	ldr	r2, [r3, #4]
 800607c:	68fb      	ldr	r3, [r7, #12]
 800607e:	681b      	ldr	r3, [r3, #0]
 8006080:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8006084:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006086:	68fb      	ldr	r3, [r7, #12]
 8006088:	685b      	ldr	r3, [r3, #4]
 800608a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800608e:	d111      	bne.n	80060b4 <SPI_WaitFlagStateUntilTimeout+0x94>
 8006090:	68fb      	ldr	r3, [r7, #12]
 8006092:	689b      	ldr	r3, [r3, #8]
 8006094:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006098:	d004      	beq.n	80060a4 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800609a:	68fb      	ldr	r3, [r7, #12]
 800609c:	689b      	ldr	r3, [r3, #8]
 800609e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80060a2:	d107      	bne.n	80060b4 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80060a4:	68fb      	ldr	r3, [r7, #12]
 80060a6:	681b      	ldr	r3, [r3, #0]
 80060a8:	681a      	ldr	r2, [r3, #0]
 80060aa:	68fb      	ldr	r3, [r7, #12]
 80060ac:	681b      	ldr	r3, [r3, #0]
 80060ae:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80060b2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80060b4:	68fb      	ldr	r3, [r7, #12]
 80060b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80060b8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80060bc:	d10f      	bne.n	80060de <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80060be:	68fb      	ldr	r3, [r7, #12]
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	681a      	ldr	r2, [r3, #0]
 80060c4:	68fb      	ldr	r3, [r7, #12]
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80060cc:	601a      	str	r2, [r3, #0]
 80060ce:	68fb      	ldr	r3, [r7, #12]
 80060d0:	681b      	ldr	r3, [r3, #0]
 80060d2:	681a      	ldr	r2, [r3, #0]
 80060d4:	68fb      	ldr	r3, [r7, #12]
 80060d6:	681b      	ldr	r3, [r3, #0]
 80060d8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80060dc:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80060de:	68fb      	ldr	r3, [r7, #12]
 80060e0:	2201      	movs	r2, #1
 80060e2:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80060e6:	68fb      	ldr	r3, [r7, #12]
 80060e8:	2200      	movs	r2, #0
 80060ea:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 80060ee:	2303      	movs	r3, #3
 80060f0:	e017      	b.n	8006122 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 80060f2:	697b      	ldr	r3, [r7, #20]
 80060f4:	2b00      	cmp	r3, #0
 80060f6:	d101      	bne.n	80060fc <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80060f8:	2300      	movs	r3, #0
 80060fa:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80060fc:	697b      	ldr	r3, [r7, #20]
 80060fe:	3b01      	subs	r3, #1
 8006100:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006102:	68fb      	ldr	r3, [r7, #12]
 8006104:	681b      	ldr	r3, [r3, #0]
 8006106:	689a      	ldr	r2, [r3, #8]
 8006108:	68bb      	ldr	r3, [r7, #8]
 800610a:	4013      	ands	r3, r2
 800610c:	68ba      	ldr	r2, [r7, #8]
 800610e:	429a      	cmp	r2, r3
 8006110:	bf0c      	ite	eq
 8006112:	2301      	moveq	r3, #1
 8006114:	2300      	movne	r3, #0
 8006116:	b2db      	uxtb	r3, r3
 8006118:	461a      	mov	r2, r3
 800611a:	79fb      	ldrb	r3, [r7, #7]
 800611c:	429a      	cmp	r2, r3
 800611e:	d19b      	bne.n	8006058 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8006120:	2300      	movs	r3, #0
}
 8006122:	4618      	mov	r0, r3
 8006124:	3720      	adds	r7, #32
 8006126:	46bd      	mov	sp, r7
 8006128:	bd80      	pop	{r7, pc}
 800612a:	bf00      	nop
 800612c:	2000004c 	.word	0x2000004c

08006130 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006130:	b580      	push	{r7, lr}
 8006132:	b088      	sub	sp, #32
 8006134:	af00      	add	r7, sp, #0
 8006136:	60f8      	str	r0, [r7, #12]
 8006138:	60b9      	str	r1, [r7, #8]
 800613a:	607a      	str	r2, [r7, #4]
 800613c:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800613e:	f7fc fc4d 	bl	80029dc <HAL_GetTick>
 8006142:	4602      	mov	r2, r0
 8006144:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006146:	1a9b      	subs	r3, r3, r2
 8006148:	683a      	ldr	r2, [r7, #0]
 800614a:	4413      	add	r3, r2
 800614c:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800614e:	f7fc fc45 	bl	80029dc <HAL_GetTick>
 8006152:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8006154:	4b3e      	ldr	r3, [pc, #248]	; (8006250 <SPI_WaitFifoStateUntilTimeout+0x120>)
 8006156:	681a      	ldr	r2, [r3, #0]
 8006158:	4613      	mov	r3, r2
 800615a:	009b      	lsls	r3, r3, #2
 800615c:	4413      	add	r3, r2
 800615e:	00da      	lsls	r2, r3, #3
 8006160:	1ad3      	subs	r3, r2, r3
 8006162:	0d1b      	lsrs	r3, r3, #20
 8006164:	69fa      	ldr	r2, [r7, #28]
 8006166:	fb02 f303 	mul.w	r3, r2, r3
 800616a:	613b      	str	r3, [r7, #16]

  while ((hspi->Instance->SR & Fifo) != State)
 800616c:	e062      	b.n	8006234 <SPI_WaitFifoStateUntilTimeout+0x104>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800616e:	68bb      	ldr	r3, [r7, #8]
 8006170:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8006174:	d109      	bne.n	800618a <SPI_WaitFifoStateUntilTimeout+0x5a>
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	2b00      	cmp	r3, #0
 800617a:	d106      	bne.n	800618a <SPI_WaitFifoStateUntilTimeout+0x5a>
    {
      /* Flush Data Register by a blank read */
      tmpreg = READ_REG(*((__IO uint8_t *)&hspi->Instance->DR));
 800617c:	68fb      	ldr	r3, [r7, #12]
 800617e:	681b      	ldr	r3, [r3, #0]
 8006180:	330c      	adds	r3, #12
 8006182:	781b      	ldrb	r3, [r3, #0]
 8006184:	b2db      	uxtb	r3, r3
 8006186:	617b      	str	r3, [r7, #20]
      /* To avoid GCC warning */
      UNUSED(tmpreg);
 8006188:	697b      	ldr	r3, [r7, #20]
    }

    if (Timeout != HAL_MAX_DELAY)
 800618a:	683b      	ldr	r3, [r7, #0]
 800618c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006190:	d050      	beq.n	8006234 <SPI_WaitFifoStateUntilTimeout+0x104>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006192:	f7fc fc23 	bl	80029dc <HAL_GetTick>
 8006196:	4602      	mov	r2, r0
 8006198:	69bb      	ldr	r3, [r7, #24]
 800619a:	1ad3      	subs	r3, r2, r3
 800619c:	69fa      	ldr	r2, [r7, #28]
 800619e:	429a      	cmp	r2, r3
 80061a0:	d902      	bls.n	80061a8 <SPI_WaitFifoStateUntilTimeout+0x78>
 80061a2:	69fb      	ldr	r3, [r7, #28]
 80061a4:	2b00      	cmp	r3, #0
 80061a6:	d13d      	bne.n	8006224 <SPI_WaitFifoStateUntilTimeout+0xf4>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80061a8:	68fb      	ldr	r3, [r7, #12]
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	685a      	ldr	r2, [r3, #4]
 80061ae:	68fb      	ldr	r3, [r7, #12]
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80061b6:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80061b8:	68fb      	ldr	r3, [r7, #12]
 80061ba:	685b      	ldr	r3, [r3, #4]
 80061bc:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80061c0:	d111      	bne.n	80061e6 <SPI_WaitFifoStateUntilTimeout+0xb6>
 80061c2:	68fb      	ldr	r3, [r7, #12]
 80061c4:	689b      	ldr	r3, [r3, #8]
 80061c6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80061ca:	d004      	beq.n	80061d6 <SPI_WaitFifoStateUntilTimeout+0xa6>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80061cc:	68fb      	ldr	r3, [r7, #12]
 80061ce:	689b      	ldr	r3, [r3, #8]
 80061d0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80061d4:	d107      	bne.n	80061e6 <SPI_WaitFifoStateUntilTimeout+0xb6>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80061d6:	68fb      	ldr	r3, [r7, #12]
 80061d8:	681b      	ldr	r3, [r3, #0]
 80061da:	681a      	ldr	r2, [r3, #0]
 80061dc:	68fb      	ldr	r3, [r7, #12]
 80061de:	681b      	ldr	r3, [r3, #0]
 80061e0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80061e4:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80061e6:	68fb      	ldr	r3, [r7, #12]
 80061e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80061ea:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80061ee:	d10f      	bne.n	8006210 <SPI_WaitFifoStateUntilTimeout+0xe0>
        {
          SPI_RESET_CRC(hspi);
 80061f0:	68fb      	ldr	r3, [r7, #12]
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	681a      	ldr	r2, [r3, #0]
 80061f6:	68fb      	ldr	r3, [r7, #12]
 80061f8:	681b      	ldr	r3, [r3, #0]
 80061fa:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80061fe:	601a      	str	r2, [r3, #0]
 8006200:	68fb      	ldr	r3, [r7, #12]
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	681a      	ldr	r2, [r3, #0]
 8006206:	68fb      	ldr	r3, [r7, #12]
 8006208:	681b      	ldr	r3, [r3, #0]
 800620a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800620e:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006210:	68fb      	ldr	r3, [r7, #12]
 8006212:	2201      	movs	r2, #1
 8006214:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006218:	68fb      	ldr	r3, [r7, #12]
 800621a:	2200      	movs	r2, #0
 800621c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8006220:	2303      	movs	r3, #3
 8006222:	e010      	b.n	8006246 <SPI_WaitFifoStateUntilTimeout+0x116>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8006224:	693b      	ldr	r3, [r7, #16]
 8006226:	2b00      	cmp	r3, #0
 8006228:	d101      	bne.n	800622e <SPI_WaitFifoStateUntilTimeout+0xfe>
      {
        tmp_timeout = 0U;
 800622a:	2300      	movs	r3, #0
 800622c:	61fb      	str	r3, [r7, #28]
      }      
      count--;
 800622e:	693b      	ldr	r3, [r7, #16]
 8006230:	3b01      	subs	r3, #1
 8006232:	613b      	str	r3, [r7, #16]
  while ((hspi->Instance->SR & Fifo) != State)
 8006234:	68fb      	ldr	r3, [r7, #12]
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	689a      	ldr	r2, [r3, #8]
 800623a:	68bb      	ldr	r3, [r7, #8]
 800623c:	4013      	ands	r3, r2
 800623e:	687a      	ldr	r2, [r7, #4]
 8006240:	429a      	cmp	r2, r3
 8006242:	d194      	bne.n	800616e <SPI_WaitFifoStateUntilTimeout+0x3e>
    }
  }

  return HAL_OK;
 8006244:	2300      	movs	r3, #0
}
 8006246:	4618      	mov	r0, r3
 8006248:	3720      	adds	r7, #32
 800624a:	46bd      	mov	sp, r7
 800624c:	bd80      	pop	{r7, pc}
 800624e:	bf00      	nop
 8006250:	2000004c 	.word	0x2000004c

08006254 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8006254:	b580      	push	{r7, lr}
 8006256:	b086      	sub	sp, #24
 8006258:	af02      	add	r7, sp, #8
 800625a:	60f8      	str	r0, [r7, #12]
 800625c:	60b9      	str	r1, [r7, #8]
 800625e:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	9300      	str	r3, [sp, #0]
 8006264:	68bb      	ldr	r3, [r7, #8]
 8006266:	2200      	movs	r2, #0
 8006268:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 800626c:	68f8      	ldr	r0, [r7, #12]
 800626e:	f7ff ff5f 	bl	8006130 <SPI_WaitFifoStateUntilTimeout>
 8006272:	4603      	mov	r3, r0
 8006274:	2b00      	cmp	r3, #0
 8006276:	d007      	beq.n	8006288 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006278:	68fb      	ldr	r3, [r7, #12]
 800627a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800627c:	f043 0220 	orr.w	r2, r3, #32
 8006280:	68fb      	ldr	r3, [r7, #12]
 8006282:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8006284:	2303      	movs	r3, #3
 8006286:	e027      	b.n	80062d8 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	9300      	str	r3, [sp, #0]
 800628c:	68bb      	ldr	r3, [r7, #8]
 800628e:	2200      	movs	r2, #0
 8006290:	2180      	movs	r1, #128	; 0x80
 8006292:	68f8      	ldr	r0, [r7, #12]
 8006294:	f7ff fec4 	bl	8006020 <SPI_WaitFlagStateUntilTimeout>
 8006298:	4603      	mov	r3, r0
 800629a:	2b00      	cmp	r3, #0
 800629c:	d007      	beq.n	80062ae <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800629e:	68fb      	ldr	r3, [r7, #12]
 80062a0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80062a2:	f043 0220 	orr.w	r2, r3, #32
 80062a6:	68fb      	ldr	r3, [r7, #12]
 80062a8:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80062aa:	2303      	movs	r3, #3
 80062ac:	e014      	b.n	80062d8 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	9300      	str	r3, [sp, #0]
 80062b2:	68bb      	ldr	r3, [r7, #8]
 80062b4:	2200      	movs	r2, #0
 80062b6:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 80062ba:	68f8      	ldr	r0, [r7, #12]
 80062bc:	f7ff ff38 	bl	8006130 <SPI_WaitFifoStateUntilTimeout>
 80062c0:	4603      	mov	r3, r0
 80062c2:	2b00      	cmp	r3, #0
 80062c4:	d007      	beq.n	80062d6 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80062c6:	68fb      	ldr	r3, [r7, #12]
 80062c8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80062ca:	f043 0220 	orr.w	r2, r3, #32
 80062ce:	68fb      	ldr	r3, [r7, #12]
 80062d0:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80062d2:	2303      	movs	r3, #3
 80062d4:	e000      	b.n	80062d8 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 80062d6:	2300      	movs	r3, #0
}
 80062d8:	4618      	mov	r0, r3
 80062da:	3710      	adds	r7, #16
 80062dc:	46bd      	mov	sp, r7
 80062de:	bd80      	pop	{r7, pc}

080062e0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80062e0:	b580      	push	{r7, lr}
 80062e2:	b082      	sub	sp, #8
 80062e4:	af00      	add	r7, sp, #0
 80062e6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	2b00      	cmp	r3, #0
 80062ec:	d101      	bne.n	80062f2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80062ee:	2301      	movs	r3, #1
 80062f0:	e049      	b.n	8006386 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80062f8:	b2db      	uxtb	r3, r3
 80062fa:	2b00      	cmp	r3, #0
 80062fc:	d106      	bne.n	800630c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	2200      	movs	r2, #0
 8006302:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006306:	6878      	ldr	r0, [r7, #4]
 8006308:	f7fb ffdc 	bl	80022c4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	2202      	movs	r2, #2
 8006310:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	681a      	ldr	r2, [r3, #0]
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	3304      	adds	r3, #4
 800631c:	4619      	mov	r1, r3
 800631e:	4610      	mov	r0, r2
 8006320:	f000 ff3c 	bl	800719c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	2201      	movs	r2, #1
 8006328:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	2201      	movs	r2, #1
 8006330:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	2201      	movs	r2, #1
 8006338:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	2201      	movs	r2, #1
 8006340:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	2201      	movs	r2, #1
 8006348:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	2201      	movs	r2, #1
 8006350:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	2201      	movs	r2, #1
 8006358:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	2201      	movs	r2, #1
 8006360:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	2201      	movs	r2, #1
 8006368:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	2201      	movs	r2, #1
 8006370:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	2201      	movs	r2, #1
 8006378:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	2201      	movs	r2, #1
 8006380:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006384:	2300      	movs	r3, #0
}
 8006386:	4618      	mov	r0, r3
 8006388:	3708      	adds	r7, #8
 800638a:	46bd      	mov	sp, r7
 800638c:	bd80      	pop	{r7, pc}
	...

08006390 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8006390:	b480      	push	{r7}
 8006392:	b085      	sub	sp, #20
 8006394:	af00      	add	r7, sp, #0
 8006396:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800639e:	b2db      	uxtb	r3, r3
 80063a0:	2b01      	cmp	r3, #1
 80063a2:	d001      	beq.n	80063a8 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80063a4:	2301      	movs	r3, #1
 80063a6:	e04c      	b.n	8006442 <HAL_TIM_Base_Start+0xb2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	2202      	movs	r2, #2
 80063ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	681b      	ldr	r3, [r3, #0]
 80063b4:	4a26      	ldr	r2, [pc, #152]	; (8006450 <HAL_TIM_Base_Start+0xc0>)
 80063b6:	4293      	cmp	r3, r2
 80063b8:	d022      	beq.n	8006400 <HAL_TIM_Base_Start+0x70>
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	681b      	ldr	r3, [r3, #0]
 80063be:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80063c2:	d01d      	beq.n	8006400 <HAL_TIM_Base_Start+0x70>
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	681b      	ldr	r3, [r3, #0]
 80063c8:	4a22      	ldr	r2, [pc, #136]	; (8006454 <HAL_TIM_Base_Start+0xc4>)
 80063ca:	4293      	cmp	r3, r2
 80063cc:	d018      	beq.n	8006400 <HAL_TIM_Base_Start+0x70>
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	681b      	ldr	r3, [r3, #0]
 80063d2:	4a21      	ldr	r2, [pc, #132]	; (8006458 <HAL_TIM_Base_Start+0xc8>)
 80063d4:	4293      	cmp	r3, r2
 80063d6:	d013      	beq.n	8006400 <HAL_TIM_Base_Start+0x70>
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	4a1f      	ldr	r2, [pc, #124]	; (800645c <HAL_TIM_Base_Start+0xcc>)
 80063de:	4293      	cmp	r3, r2
 80063e0:	d00e      	beq.n	8006400 <HAL_TIM_Base_Start+0x70>
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	681b      	ldr	r3, [r3, #0]
 80063e6:	4a1e      	ldr	r2, [pc, #120]	; (8006460 <HAL_TIM_Base_Start+0xd0>)
 80063e8:	4293      	cmp	r3, r2
 80063ea:	d009      	beq.n	8006400 <HAL_TIM_Base_Start+0x70>
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	4a1c      	ldr	r2, [pc, #112]	; (8006464 <HAL_TIM_Base_Start+0xd4>)
 80063f2:	4293      	cmp	r3, r2
 80063f4:	d004      	beq.n	8006400 <HAL_TIM_Base_Start+0x70>
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	681b      	ldr	r3, [r3, #0]
 80063fa:	4a1b      	ldr	r2, [pc, #108]	; (8006468 <HAL_TIM_Base_Start+0xd8>)
 80063fc:	4293      	cmp	r3, r2
 80063fe:	d115      	bne.n	800642c <HAL_TIM_Base_Start+0x9c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	681b      	ldr	r3, [r3, #0]
 8006404:	689a      	ldr	r2, [r3, #8]
 8006406:	4b19      	ldr	r3, [pc, #100]	; (800646c <HAL_TIM_Base_Start+0xdc>)
 8006408:	4013      	ands	r3, r2
 800640a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800640c:	68fb      	ldr	r3, [r7, #12]
 800640e:	2b06      	cmp	r3, #6
 8006410:	d015      	beq.n	800643e <HAL_TIM_Base_Start+0xae>
 8006412:	68fb      	ldr	r3, [r7, #12]
 8006414:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006418:	d011      	beq.n	800643e <HAL_TIM_Base_Start+0xae>
    {
      __HAL_TIM_ENABLE(htim);
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	681b      	ldr	r3, [r3, #0]
 800641e:	681a      	ldr	r2, [r3, #0]
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	681b      	ldr	r3, [r3, #0]
 8006424:	f042 0201 	orr.w	r2, r2, #1
 8006428:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800642a:	e008      	b.n	800643e <HAL_TIM_Base_Start+0xae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	681b      	ldr	r3, [r3, #0]
 8006430:	681a      	ldr	r2, [r3, #0]
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	681b      	ldr	r3, [r3, #0]
 8006436:	f042 0201 	orr.w	r2, r2, #1
 800643a:	601a      	str	r2, [r3, #0]
 800643c:	e000      	b.n	8006440 <HAL_TIM_Base_Start+0xb0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800643e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006440:	2300      	movs	r3, #0
}
 8006442:	4618      	mov	r0, r3
 8006444:	3714      	adds	r7, #20
 8006446:	46bd      	mov	sp, r7
 8006448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800644c:	4770      	bx	lr
 800644e:	bf00      	nop
 8006450:	40010000 	.word	0x40010000
 8006454:	40000400 	.word	0x40000400
 8006458:	40000800 	.word	0x40000800
 800645c:	40000c00 	.word	0x40000c00
 8006460:	40010400 	.word	0x40010400
 8006464:	40014000 	.word	0x40014000
 8006468:	40001800 	.word	0x40001800
 800646c:	00010007 	.word	0x00010007

08006470 <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 8006470:	b480      	push	{r7}
 8006472:	b083      	sub	sp, #12
 8006474:	af00      	add	r7, sp, #0
 8006476:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	6a1a      	ldr	r2, [r3, #32]
 800647e:	f241 1311 	movw	r3, #4369	; 0x1111
 8006482:	4013      	ands	r3, r2
 8006484:	2b00      	cmp	r3, #0
 8006486:	d10f      	bne.n	80064a8 <HAL_TIM_Base_Stop+0x38>
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	681b      	ldr	r3, [r3, #0]
 800648c:	6a1a      	ldr	r2, [r3, #32]
 800648e:	f240 4344 	movw	r3, #1092	; 0x444
 8006492:	4013      	ands	r3, r2
 8006494:	2b00      	cmp	r3, #0
 8006496:	d107      	bne.n	80064a8 <HAL_TIM_Base_Stop+0x38>
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	681a      	ldr	r2, [r3, #0]
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	681b      	ldr	r3, [r3, #0]
 80064a2:	f022 0201 	bic.w	r2, r2, #1
 80064a6:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	2201      	movs	r2, #1
 80064ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 80064b0:	2300      	movs	r3, #0
}
 80064b2:	4618      	mov	r0, r3
 80064b4:	370c      	adds	r7, #12
 80064b6:	46bd      	mov	sp, r7
 80064b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064bc:	4770      	bx	lr
	...

080064c0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80064c0:	b480      	push	{r7}
 80064c2:	b085      	sub	sp, #20
 80064c4:	af00      	add	r7, sp, #0
 80064c6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80064ce:	b2db      	uxtb	r3, r3
 80064d0:	2b01      	cmp	r3, #1
 80064d2:	d001      	beq.n	80064d8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80064d4:	2301      	movs	r3, #1
 80064d6:	e054      	b.n	8006582 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	2202      	movs	r2, #2
 80064dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	681b      	ldr	r3, [r3, #0]
 80064e4:	68da      	ldr	r2, [r3, #12]
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	681b      	ldr	r3, [r3, #0]
 80064ea:	f042 0201 	orr.w	r2, r2, #1
 80064ee:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	681b      	ldr	r3, [r3, #0]
 80064f4:	4a26      	ldr	r2, [pc, #152]	; (8006590 <HAL_TIM_Base_Start_IT+0xd0>)
 80064f6:	4293      	cmp	r3, r2
 80064f8:	d022      	beq.n	8006540 <HAL_TIM_Base_Start_IT+0x80>
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	681b      	ldr	r3, [r3, #0]
 80064fe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006502:	d01d      	beq.n	8006540 <HAL_TIM_Base_Start_IT+0x80>
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	681b      	ldr	r3, [r3, #0]
 8006508:	4a22      	ldr	r2, [pc, #136]	; (8006594 <HAL_TIM_Base_Start_IT+0xd4>)
 800650a:	4293      	cmp	r3, r2
 800650c:	d018      	beq.n	8006540 <HAL_TIM_Base_Start_IT+0x80>
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	681b      	ldr	r3, [r3, #0]
 8006512:	4a21      	ldr	r2, [pc, #132]	; (8006598 <HAL_TIM_Base_Start_IT+0xd8>)
 8006514:	4293      	cmp	r3, r2
 8006516:	d013      	beq.n	8006540 <HAL_TIM_Base_Start_IT+0x80>
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	681b      	ldr	r3, [r3, #0]
 800651c:	4a1f      	ldr	r2, [pc, #124]	; (800659c <HAL_TIM_Base_Start_IT+0xdc>)
 800651e:	4293      	cmp	r3, r2
 8006520:	d00e      	beq.n	8006540 <HAL_TIM_Base_Start_IT+0x80>
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	681b      	ldr	r3, [r3, #0]
 8006526:	4a1e      	ldr	r2, [pc, #120]	; (80065a0 <HAL_TIM_Base_Start_IT+0xe0>)
 8006528:	4293      	cmp	r3, r2
 800652a:	d009      	beq.n	8006540 <HAL_TIM_Base_Start_IT+0x80>
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	681b      	ldr	r3, [r3, #0]
 8006530:	4a1c      	ldr	r2, [pc, #112]	; (80065a4 <HAL_TIM_Base_Start_IT+0xe4>)
 8006532:	4293      	cmp	r3, r2
 8006534:	d004      	beq.n	8006540 <HAL_TIM_Base_Start_IT+0x80>
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	681b      	ldr	r3, [r3, #0]
 800653a:	4a1b      	ldr	r2, [pc, #108]	; (80065a8 <HAL_TIM_Base_Start_IT+0xe8>)
 800653c:	4293      	cmp	r3, r2
 800653e:	d115      	bne.n	800656c <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	681b      	ldr	r3, [r3, #0]
 8006544:	689a      	ldr	r2, [r3, #8]
 8006546:	4b19      	ldr	r3, [pc, #100]	; (80065ac <HAL_TIM_Base_Start_IT+0xec>)
 8006548:	4013      	ands	r3, r2
 800654a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800654c:	68fb      	ldr	r3, [r7, #12]
 800654e:	2b06      	cmp	r3, #6
 8006550:	d015      	beq.n	800657e <HAL_TIM_Base_Start_IT+0xbe>
 8006552:	68fb      	ldr	r3, [r7, #12]
 8006554:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006558:	d011      	beq.n	800657e <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	681b      	ldr	r3, [r3, #0]
 800655e:	681a      	ldr	r2, [r3, #0]
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	f042 0201 	orr.w	r2, r2, #1
 8006568:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800656a:	e008      	b.n	800657e <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	681b      	ldr	r3, [r3, #0]
 8006570:	681a      	ldr	r2, [r3, #0]
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	681b      	ldr	r3, [r3, #0]
 8006576:	f042 0201 	orr.w	r2, r2, #1
 800657a:	601a      	str	r2, [r3, #0]
 800657c:	e000      	b.n	8006580 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800657e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006580:	2300      	movs	r3, #0
}
 8006582:	4618      	mov	r0, r3
 8006584:	3714      	adds	r7, #20
 8006586:	46bd      	mov	sp, r7
 8006588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800658c:	4770      	bx	lr
 800658e:	bf00      	nop
 8006590:	40010000 	.word	0x40010000
 8006594:	40000400 	.word	0x40000400
 8006598:	40000800 	.word	0x40000800
 800659c:	40000c00 	.word	0x40000c00
 80065a0:	40010400 	.word	0x40010400
 80065a4:	40014000 	.word	0x40014000
 80065a8:	40001800 	.word	0x40001800
 80065ac:	00010007 	.word	0x00010007

080065b0 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 80065b0:	b480      	push	{r7}
 80065b2:	b083      	sub	sp, #12
 80065b4:	af00      	add	r7, sp, #0
 80065b6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	681b      	ldr	r3, [r3, #0]
 80065bc:	68da      	ldr	r2, [r3, #12]
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	681b      	ldr	r3, [r3, #0]
 80065c2:	f022 0201 	bic.w	r2, r2, #1
 80065c6:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	681b      	ldr	r3, [r3, #0]
 80065cc:	6a1a      	ldr	r2, [r3, #32]
 80065ce:	f241 1311 	movw	r3, #4369	; 0x1111
 80065d2:	4013      	ands	r3, r2
 80065d4:	2b00      	cmp	r3, #0
 80065d6:	d10f      	bne.n	80065f8 <HAL_TIM_Base_Stop_IT+0x48>
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	681b      	ldr	r3, [r3, #0]
 80065dc:	6a1a      	ldr	r2, [r3, #32]
 80065de:	f240 4344 	movw	r3, #1092	; 0x444
 80065e2:	4013      	ands	r3, r2
 80065e4:	2b00      	cmp	r3, #0
 80065e6:	d107      	bne.n	80065f8 <HAL_TIM_Base_Stop_IT+0x48>
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	681b      	ldr	r3, [r3, #0]
 80065ec:	681a      	ldr	r2, [r3, #0]
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	681b      	ldr	r3, [r3, #0]
 80065f2:	f022 0201 	bic.w	r2, r2, #1
 80065f6:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	2201      	movs	r2, #1
 80065fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8006600:	2300      	movs	r3, #0
}
 8006602:	4618      	mov	r0, r3
 8006604:	370c      	adds	r7, #12
 8006606:	46bd      	mov	sp, r7
 8006608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800660c:	4770      	bx	lr

0800660e <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 800660e:	b580      	push	{r7, lr}
 8006610:	b082      	sub	sp, #8
 8006612:	af00      	add	r7, sp, #0
 8006614:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	2b00      	cmp	r3, #0
 800661a:	d101      	bne.n	8006620 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 800661c:	2301      	movs	r3, #1
 800661e:	e049      	b.n	80066b4 <HAL_TIM_OC_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006626:	b2db      	uxtb	r3, r3
 8006628:	2b00      	cmp	r3, #0
 800662a:	d106      	bne.n	800663a <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	2200      	movs	r2, #0
 8006630:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 8006634:	6878      	ldr	r0, [r7, #4]
 8006636:	f000 f841 	bl	80066bc <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	2202      	movs	r2, #2
 800663e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	681a      	ldr	r2, [r3, #0]
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	3304      	adds	r3, #4
 800664a:	4619      	mov	r1, r3
 800664c:	4610      	mov	r0, r2
 800664e:	f000 fda5 	bl	800719c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	2201      	movs	r2, #1
 8006656:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	2201      	movs	r2, #1
 800665e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	2201      	movs	r2, #1
 8006666:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	2201      	movs	r2, #1
 800666e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	2201      	movs	r2, #1
 8006676:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	2201      	movs	r2, #1
 800667e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	2201      	movs	r2, #1
 8006686:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	2201      	movs	r2, #1
 800668e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	2201      	movs	r2, #1
 8006696:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	2201      	movs	r2, #1
 800669e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	2201      	movs	r2, #1
 80066a6:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	2201      	movs	r2, #1
 80066ae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80066b2:	2300      	movs	r3, #0
}
 80066b4:	4618      	mov	r0, r3
 80066b6:	3708      	adds	r7, #8
 80066b8:	46bd      	mov	sp, r7
 80066ba:	bd80      	pop	{r7, pc}

080066bc <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 80066bc:	b480      	push	{r7}
 80066be:	b083      	sub	sp, #12
 80066c0:	af00      	add	r7, sp, #0
 80066c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 80066c4:	bf00      	nop
 80066c6:	370c      	adds	r7, #12
 80066c8:	46bd      	mov	sp, r7
 80066ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066ce:	4770      	bx	lr

080066d0 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80066d0:	b580      	push	{r7, lr}
 80066d2:	b082      	sub	sp, #8
 80066d4:	af00      	add	r7, sp, #0
 80066d6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	2b00      	cmp	r3, #0
 80066dc:	d101      	bne.n	80066e2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80066de:	2301      	movs	r3, #1
 80066e0:	e049      	b.n	8006776 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80066e8:	b2db      	uxtb	r3, r3
 80066ea:	2b00      	cmp	r3, #0
 80066ec:	d106      	bne.n	80066fc <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	2200      	movs	r2, #0
 80066f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80066f6:	6878      	ldr	r0, [r7, #4]
 80066f8:	f7fb fe42 	bl	8002380 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	2202      	movs	r2, #2
 8006700:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	681a      	ldr	r2, [r3, #0]
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	3304      	adds	r3, #4
 800670c:	4619      	mov	r1, r3
 800670e:	4610      	mov	r0, r2
 8006710:	f000 fd44 	bl	800719c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	2201      	movs	r2, #1
 8006718:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	2201      	movs	r2, #1
 8006720:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	2201      	movs	r2, #1
 8006728:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	2201      	movs	r2, #1
 8006730:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	2201      	movs	r2, #1
 8006738:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	2201      	movs	r2, #1
 8006740:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	2201      	movs	r2, #1
 8006748:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	2201      	movs	r2, #1
 8006750:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	2201      	movs	r2, #1
 8006758:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	2201      	movs	r2, #1
 8006760:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	2201      	movs	r2, #1
 8006768:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	2201      	movs	r2, #1
 8006770:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006774:	2300      	movs	r3, #0
}
 8006776:	4618      	mov	r0, r3
 8006778:	3708      	adds	r7, #8
 800677a:	46bd      	mov	sp, r7
 800677c:	bd80      	pop	{r7, pc}
	...

08006780 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006780:	b580      	push	{r7, lr}
 8006782:	b084      	sub	sp, #16
 8006784:	af00      	add	r7, sp, #0
 8006786:	6078      	str	r0, [r7, #4]
 8006788:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800678a:	683b      	ldr	r3, [r7, #0]
 800678c:	2b00      	cmp	r3, #0
 800678e:	d109      	bne.n	80067a4 <HAL_TIM_PWM_Start+0x24>
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006796:	b2db      	uxtb	r3, r3
 8006798:	2b01      	cmp	r3, #1
 800679a:	bf14      	ite	ne
 800679c:	2301      	movne	r3, #1
 800679e:	2300      	moveq	r3, #0
 80067a0:	b2db      	uxtb	r3, r3
 80067a2:	e03c      	b.n	800681e <HAL_TIM_PWM_Start+0x9e>
 80067a4:	683b      	ldr	r3, [r7, #0]
 80067a6:	2b04      	cmp	r3, #4
 80067a8:	d109      	bne.n	80067be <HAL_TIM_PWM_Start+0x3e>
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80067b0:	b2db      	uxtb	r3, r3
 80067b2:	2b01      	cmp	r3, #1
 80067b4:	bf14      	ite	ne
 80067b6:	2301      	movne	r3, #1
 80067b8:	2300      	moveq	r3, #0
 80067ba:	b2db      	uxtb	r3, r3
 80067bc:	e02f      	b.n	800681e <HAL_TIM_PWM_Start+0x9e>
 80067be:	683b      	ldr	r3, [r7, #0]
 80067c0:	2b08      	cmp	r3, #8
 80067c2:	d109      	bne.n	80067d8 <HAL_TIM_PWM_Start+0x58>
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80067ca:	b2db      	uxtb	r3, r3
 80067cc:	2b01      	cmp	r3, #1
 80067ce:	bf14      	ite	ne
 80067d0:	2301      	movne	r3, #1
 80067d2:	2300      	moveq	r3, #0
 80067d4:	b2db      	uxtb	r3, r3
 80067d6:	e022      	b.n	800681e <HAL_TIM_PWM_Start+0x9e>
 80067d8:	683b      	ldr	r3, [r7, #0]
 80067da:	2b0c      	cmp	r3, #12
 80067dc:	d109      	bne.n	80067f2 <HAL_TIM_PWM_Start+0x72>
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80067e4:	b2db      	uxtb	r3, r3
 80067e6:	2b01      	cmp	r3, #1
 80067e8:	bf14      	ite	ne
 80067ea:	2301      	movne	r3, #1
 80067ec:	2300      	moveq	r3, #0
 80067ee:	b2db      	uxtb	r3, r3
 80067f0:	e015      	b.n	800681e <HAL_TIM_PWM_Start+0x9e>
 80067f2:	683b      	ldr	r3, [r7, #0]
 80067f4:	2b10      	cmp	r3, #16
 80067f6:	d109      	bne.n	800680c <HAL_TIM_PWM_Start+0x8c>
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80067fe:	b2db      	uxtb	r3, r3
 8006800:	2b01      	cmp	r3, #1
 8006802:	bf14      	ite	ne
 8006804:	2301      	movne	r3, #1
 8006806:	2300      	moveq	r3, #0
 8006808:	b2db      	uxtb	r3, r3
 800680a:	e008      	b.n	800681e <HAL_TIM_PWM_Start+0x9e>
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8006812:	b2db      	uxtb	r3, r3
 8006814:	2b01      	cmp	r3, #1
 8006816:	bf14      	ite	ne
 8006818:	2301      	movne	r3, #1
 800681a:	2300      	moveq	r3, #0
 800681c:	b2db      	uxtb	r3, r3
 800681e:	2b00      	cmp	r3, #0
 8006820:	d001      	beq.n	8006826 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8006822:	2301      	movs	r3, #1
 8006824:	e092      	b.n	800694c <HAL_TIM_PWM_Start+0x1cc>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006826:	683b      	ldr	r3, [r7, #0]
 8006828:	2b00      	cmp	r3, #0
 800682a:	d104      	bne.n	8006836 <HAL_TIM_PWM_Start+0xb6>
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	2202      	movs	r2, #2
 8006830:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006834:	e023      	b.n	800687e <HAL_TIM_PWM_Start+0xfe>
 8006836:	683b      	ldr	r3, [r7, #0]
 8006838:	2b04      	cmp	r3, #4
 800683a:	d104      	bne.n	8006846 <HAL_TIM_PWM_Start+0xc6>
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	2202      	movs	r2, #2
 8006840:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006844:	e01b      	b.n	800687e <HAL_TIM_PWM_Start+0xfe>
 8006846:	683b      	ldr	r3, [r7, #0]
 8006848:	2b08      	cmp	r3, #8
 800684a:	d104      	bne.n	8006856 <HAL_TIM_PWM_Start+0xd6>
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	2202      	movs	r2, #2
 8006850:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006854:	e013      	b.n	800687e <HAL_TIM_PWM_Start+0xfe>
 8006856:	683b      	ldr	r3, [r7, #0]
 8006858:	2b0c      	cmp	r3, #12
 800685a:	d104      	bne.n	8006866 <HAL_TIM_PWM_Start+0xe6>
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	2202      	movs	r2, #2
 8006860:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006864:	e00b      	b.n	800687e <HAL_TIM_PWM_Start+0xfe>
 8006866:	683b      	ldr	r3, [r7, #0]
 8006868:	2b10      	cmp	r3, #16
 800686a:	d104      	bne.n	8006876 <HAL_TIM_PWM_Start+0xf6>
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	2202      	movs	r2, #2
 8006870:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006874:	e003      	b.n	800687e <HAL_TIM_PWM_Start+0xfe>
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	2202      	movs	r2, #2
 800687a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	681b      	ldr	r3, [r3, #0]
 8006882:	2201      	movs	r2, #1
 8006884:	6839      	ldr	r1, [r7, #0]
 8006886:	4618      	mov	r0, r3
 8006888:	f001 f820 	bl	80078cc <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	681b      	ldr	r3, [r3, #0]
 8006890:	4a30      	ldr	r2, [pc, #192]	; (8006954 <HAL_TIM_PWM_Start+0x1d4>)
 8006892:	4293      	cmp	r3, r2
 8006894:	d004      	beq.n	80068a0 <HAL_TIM_PWM_Start+0x120>
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	681b      	ldr	r3, [r3, #0]
 800689a:	4a2f      	ldr	r2, [pc, #188]	; (8006958 <HAL_TIM_PWM_Start+0x1d8>)
 800689c:	4293      	cmp	r3, r2
 800689e:	d101      	bne.n	80068a4 <HAL_TIM_PWM_Start+0x124>
 80068a0:	2301      	movs	r3, #1
 80068a2:	e000      	b.n	80068a6 <HAL_TIM_PWM_Start+0x126>
 80068a4:	2300      	movs	r3, #0
 80068a6:	2b00      	cmp	r3, #0
 80068a8:	d007      	beq.n	80068ba <HAL_TIM_PWM_Start+0x13a>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	681b      	ldr	r3, [r3, #0]
 80068ae:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	681b      	ldr	r3, [r3, #0]
 80068b4:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80068b8:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	681b      	ldr	r3, [r3, #0]
 80068be:	4a25      	ldr	r2, [pc, #148]	; (8006954 <HAL_TIM_PWM_Start+0x1d4>)
 80068c0:	4293      	cmp	r3, r2
 80068c2:	d022      	beq.n	800690a <HAL_TIM_PWM_Start+0x18a>
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	681b      	ldr	r3, [r3, #0]
 80068c8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80068cc:	d01d      	beq.n	800690a <HAL_TIM_PWM_Start+0x18a>
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	681b      	ldr	r3, [r3, #0]
 80068d2:	4a22      	ldr	r2, [pc, #136]	; (800695c <HAL_TIM_PWM_Start+0x1dc>)
 80068d4:	4293      	cmp	r3, r2
 80068d6:	d018      	beq.n	800690a <HAL_TIM_PWM_Start+0x18a>
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	681b      	ldr	r3, [r3, #0]
 80068dc:	4a20      	ldr	r2, [pc, #128]	; (8006960 <HAL_TIM_PWM_Start+0x1e0>)
 80068de:	4293      	cmp	r3, r2
 80068e0:	d013      	beq.n	800690a <HAL_TIM_PWM_Start+0x18a>
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	681b      	ldr	r3, [r3, #0]
 80068e6:	4a1f      	ldr	r2, [pc, #124]	; (8006964 <HAL_TIM_PWM_Start+0x1e4>)
 80068e8:	4293      	cmp	r3, r2
 80068ea:	d00e      	beq.n	800690a <HAL_TIM_PWM_Start+0x18a>
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	681b      	ldr	r3, [r3, #0]
 80068f0:	4a19      	ldr	r2, [pc, #100]	; (8006958 <HAL_TIM_PWM_Start+0x1d8>)
 80068f2:	4293      	cmp	r3, r2
 80068f4:	d009      	beq.n	800690a <HAL_TIM_PWM_Start+0x18a>
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	681b      	ldr	r3, [r3, #0]
 80068fa:	4a1b      	ldr	r2, [pc, #108]	; (8006968 <HAL_TIM_PWM_Start+0x1e8>)
 80068fc:	4293      	cmp	r3, r2
 80068fe:	d004      	beq.n	800690a <HAL_TIM_PWM_Start+0x18a>
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	681b      	ldr	r3, [r3, #0]
 8006904:	4a19      	ldr	r2, [pc, #100]	; (800696c <HAL_TIM_PWM_Start+0x1ec>)
 8006906:	4293      	cmp	r3, r2
 8006908:	d115      	bne.n	8006936 <HAL_TIM_PWM_Start+0x1b6>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	681b      	ldr	r3, [r3, #0]
 800690e:	689a      	ldr	r2, [r3, #8]
 8006910:	4b17      	ldr	r3, [pc, #92]	; (8006970 <HAL_TIM_PWM_Start+0x1f0>)
 8006912:	4013      	ands	r3, r2
 8006914:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006916:	68fb      	ldr	r3, [r7, #12]
 8006918:	2b06      	cmp	r3, #6
 800691a:	d015      	beq.n	8006948 <HAL_TIM_PWM_Start+0x1c8>
 800691c:	68fb      	ldr	r3, [r7, #12]
 800691e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006922:	d011      	beq.n	8006948 <HAL_TIM_PWM_Start+0x1c8>
    {
      __HAL_TIM_ENABLE(htim);
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	681b      	ldr	r3, [r3, #0]
 8006928:	681a      	ldr	r2, [r3, #0]
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	681b      	ldr	r3, [r3, #0]
 800692e:	f042 0201 	orr.w	r2, r2, #1
 8006932:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006934:	e008      	b.n	8006948 <HAL_TIM_PWM_Start+0x1c8>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	681b      	ldr	r3, [r3, #0]
 800693a:	681a      	ldr	r2, [r3, #0]
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	681b      	ldr	r3, [r3, #0]
 8006940:	f042 0201 	orr.w	r2, r2, #1
 8006944:	601a      	str	r2, [r3, #0]
 8006946:	e000      	b.n	800694a <HAL_TIM_PWM_Start+0x1ca>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006948:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800694a:	2300      	movs	r3, #0
}
 800694c:	4618      	mov	r0, r3
 800694e:	3710      	adds	r7, #16
 8006950:	46bd      	mov	sp, r7
 8006952:	bd80      	pop	{r7, pc}
 8006954:	40010000 	.word	0x40010000
 8006958:	40010400 	.word	0x40010400
 800695c:	40000400 	.word	0x40000400
 8006960:	40000800 	.word	0x40000800
 8006964:	40000c00 	.word	0x40000c00
 8006968:	40014000 	.word	0x40014000
 800696c:	40001800 	.word	0x40001800
 8006970:	00010007 	.word	0x00010007

08006974 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006974:	b580      	push	{r7, lr}
 8006976:	b082      	sub	sp, #8
 8006978:	af00      	add	r7, sp, #0
 800697a:	6078      	str	r0, [r7, #4]
 800697c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	681b      	ldr	r3, [r3, #0]
 8006982:	2200      	movs	r2, #0
 8006984:	6839      	ldr	r1, [r7, #0]
 8006986:	4618      	mov	r0, r3
 8006988:	f000 ffa0 	bl	80078cc <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	681b      	ldr	r3, [r3, #0]
 8006990:	4a36      	ldr	r2, [pc, #216]	; (8006a6c <HAL_TIM_PWM_Stop+0xf8>)
 8006992:	4293      	cmp	r3, r2
 8006994:	d004      	beq.n	80069a0 <HAL_TIM_PWM_Stop+0x2c>
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	681b      	ldr	r3, [r3, #0]
 800699a:	4a35      	ldr	r2, [pc, #212]	; (8006a70 <HAL_TIM_PWM_Stop+0xfc>)
 800699c:	4293      	cmp	r3, r2
 800699e:	d101      	bne.n	80069a4 <HAL_TIM_PWM_Stop+0x30>
 80069a0:	2301      	movs	r3, #1
 80069a2:	e000      	b.n	80069a6 <HAL_TIM_PWM_Stop+0x32>
 80069a4:	2300      	movs	r3, #0
 80069a6:	2b00      	cmp	r3, #0
 80069a8:	d017      	beq.n	80069da <HAL_TIM_PWM_Stop+0x66>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	681b      	ldr	r3, [r3, #0]
 80069ae:	6a1a      	ldr	r2, [r3, #32]
 80069b0:	f241 1311 	movw	r3, #4369	; 0x1111
 80069b4:	4013      	ands	r3, r2
 80069b6:	2b00      	cmp	r3, #0
 80069b8:	d10f      	bne.n	80069da <HAL_TIM_PWM_Stop+0x66>
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	681b      	ldr	r3, [r3, #0]
 80069be:	6a1a      	ldr	r2, [r3, #32]
 80069c0:	f240 4344 	movw	r3, #1092	; 0x444
 80069c4:	4013      	ands	r3, r2
 80069c6:	2b00      	cmp	r3, #0
 80069c8:	d107      	bne.n	80069da <HAL_TIM_PWM_Stop+0x66>
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	681b      	ldr	r3, [r3, #0]
 80069ce:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80069d8:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	681b      	ldr	r3, [r3, #0]
 80069de:	6a1a      	ldr	r2, [r3, #32]
 80069e0:	f241 1311 	movw	r3, #4369	; 0x1111
 80069e4:	4013      	ands	r3, r2
 80069e6:	2b00      	cmp	r3, #0
 80069e8:	d10f      	bne.n	8006a0a <HAL_TIM_PWM_Stop+0x96>
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	681b      	ldr	r3, [r3, #0]
 80069ee:	6a1a      	ldr	r2, [r3, #32]
 80069f0:	f240 4344 	movw	r3, #1092	; 0x444
 80069f4:	4013      	ands	r3, r2
 80069f6:	2b00      	cmp	r3, #0
 80069f8:	d107      	bne.n	8006a0a <HAL_TIM_PWM_Stop+0x96>
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	681b      	ldr	r3, [r3, #0]
 80069fe:	681a      	ldr	r2, [r3, #0]
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	681b      	ldr	r3, [r3, #0]
 8006a04:	f022 0201 	bic.w	r2, r2, #1
 8006a08:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8006a0a:	683b      	ldr	r3, [r7, #0]
 8006a0c:	2b00      	cmp	r3, #0
 8006a0e:	d104      	bne.n	8006a1a <HAL_TIM_PWM_Stop+0xa6>
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	2201      	movs	r2, #1
 8006a14:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006a18:	e023      	b.n	8006a62 <HAL_TIM_PWM_Stop+0xee>
 8006a1a:	683b      	ldr	r3, [r7, #0]
 8006a1c:	2b04      	cmp	r3, #4
 8006a1e:	d104      	bne.n	8006a2a <HAL_TIM_PWM_Stop+0xb6>
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	2201      	movs	r2, #1
 8006a24:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006a28:	e01b      	b.n	8006a62 <HAL_TIM_PWM_Stop+0xee>
 8006a2a:	683b      	ldr	r3, [r7, #0]
 8006a2c:	2b08      	cmp	r3, #8
 8006a2e:	d104      	bne.n	8006a3a <HAL_TIM_PWM_Stop+0xc6>
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	2201      	movs	r2, #1
 8006a34:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006a38:	e013      	b.n	8006a62 <HAL_TIM_PWM_Stop+0xee>
 8006a3a:	683b      	ldr	r3, [r7, #0]
 8006a3c:	2b0c      	cmp	r3, #12
 8006a3e:	d104      	bne.n	8006a4a <HAL_TIM_PWM_Stop+0xd6>
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	2201      	movs	r2, #1
 8006a44:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006a48:	e00b      	b.n	8006a62 <HAL_TIM_PWM_Stop+0xee>
 8006a4a:	683b      	ldr	r3, [r7, #0]
 8006a4c:	2b10      	cmp	r3, #16
 8006a4e:	d104      	bne.n	8006a5a <HAL_TIM_PWM_Stop+0xe6>
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	2201      	movs	r2, #1
 8006a54:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006a58:	e003      	b.n	8006a62 <HAL_TIM_PWM_Stop+0xee>
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	2201      	movs	r2, #1
 8006a5e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Return function status */
  return HAL_OK;
 8006a62:	2300      	movs	r3, #0
}
 8006a64:	4618      	mov	r0, r3
 8006a66:	3708      	adds	r7, #8
 8006a68:	46bd      	mov	sp, r7
 8006a6a:	bd80      	pop	{r7, pc}
 8006a6c:	40010000 	.word	0x40010000
 8006a70:	40010400 	.word	0x40010400

08006a74 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006a74:	b580      	push	{r7, lr}
 8006a76:	b082      	sub	sp, #8
 8006a78:	af00      	add	r7, sp, #0
 8006a7a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	681b      	ldr	r3, [r3, #0]
 8006a80:	691b      	ldr	r3, [r3, #16]
 8006a82:	f003 0302 	and.w	r3, r3, #2
 8006a86:	2b02      	cmp	r3, #2
 8006a88:	d122      	bne.n	8006ad0 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	681b      	ldr	r3, [r3, #0]
 8006a8e:	68db      	ldr	r3, [r3, #12]
 8006a90:	f003 0302 	and.w	r3, r3, #2
 8006a94:	2b02      	cmp	r3, #2
 8006a96:	d11b      	bne.n	8006ad0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	681b      	ldr	r3, [r3, #0]
 8006a9c:	f06f 0202 	mvn.w	r2, #2
 8006aa0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	2201      	movs	r2, #1
 8006aa6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	681b      	ldr	r3, [r3, #0]
 8006aac:	699b      	ldr	r3, [r3, #24]
 8006aae:	f003 0303 	and.w	r3, r3, #3
 8006ab2:	2b00      	cmp	r3, #0
 8006ab4:	d003      	beq.n	8006abe <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006ab6:	6878      	ldr	r0, [r7, #4]
 8006ab8:	f000 fb52 	bl	8007160 <HAL_TIM_IC_CaptureCallback>
 8006abc:	e005      	b.n	8006aca <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006abe:	6878      	ldr	r0, [r7, #4]
 8006ac0:	f000 fb44 	bl	800714c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006ac4:	6878      	ldr	r0, [r7, #4]
 8006ac6:	f000 fb55 	bl	8007174 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	2200      	movs	r2, #0
 8006ace:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	681b      	ldr	r3, [r3, #0]
 8006ad4:	691b      	ldr	r3, [r3, #16]
 8006ad6:	f003 0304 	and.w	r3, r3, #4
 8006ada:	2b04      	cmp	r3, #4
 8006adc:	d122      	bne.n	8006b24 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	681b      	ldr	r3, [r3, #0]
 8006ae2:	68db      	ldr	r3, [r3, #12]
 8006ae4:	f003 0304 	and.w	r3, r3, #4
 8006ae8:	2b04      	cmp	r3, #4
 8006aea:	d11b      	bne.n	8006b24 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	681b      	ldr	r3, [r3, #0]
 8006af0:	f06f 0204 	mvn.w	r2, #4
 8006af4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	2202      	movs	r2, #2
 8006afa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	699b      	ldr	r3, [r3, #24]
 8006b02:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006b06:	2b00      	cmp	r3, #0
 8006b08:	d003      	beq.n	8006b12 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006b0a:	6878      	ldr	r0, [r7, #4]
 8006b0c:	f000 fb28 	bl	8007160 <HAL_TIM_IC_CaptureCallback>
 8006b10:	e005      	b.n	8006b1e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006b12:	6878      	ldr	r0, [r7, #4]
 8006b14:	f000 fb1a 	bl	800714c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006b18:	6878      	ldr	r0, [r7, #4]
 8006b1a:	f000 fb2b 	bl	8007174 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	2200      	movs	r2, #0
 8006b22:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	681b      	ldr	r3, [r3, #0]
 8006b28:	691b      	ldr	r3, [r3, #16]
 8006b2a:	f003 0308 	and.w	r3, r3, #8
 8006b2e:	2b08      	cmp	r3, #8
 8006b30:	d122      	bne.n	8006b78 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	681b      	ldr	r3, [r3, #0]
 8006b36:	68db      	ldr	r3, [r3, #12]
 8006b38:	f003 0308 	and.w	r3, r3, #8
 8006b3c:	2b08      	cmp	r3, #8
 8006b3e:	d11b      	bne.n	8006b78 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	681b      	ldr	r3, [r3, #0]
 8006b44:	f06f 0208 	mvn.w	r2, #8
 8006b48:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	2204      	movs	r2, #4
 8006b4e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	681b      	ldr	r3, [r3, #0]
 8006b54:	69db      	ldr	r3, [r3, #28]
 8006b56:	f003 0303 	and.w	r3, r3, #3
 8006b5a:	2b00      	cmp	r3, #0
 8006b5c:	d003      	beq.n	8006b66 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006b5e:	6878      	ldr	r0, [r7, #4]
 8006b60:	f000 fafe 	bl	8007160 <HAL_TIM_IC_CaptureCallback>
 8006b64:	e005      	b.n	8006b72 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006b66:	6878      	ldr	r0, [r7, #4]
 8006b68:	f000 faf0 	bl	800714c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006b6c:	6878      	ldr	r0, [r7, #4]
 8006b6e:	f000 fb01 	bl	8007174 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	2200      	movs	r2, #0
 8006b76:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	681b      	ldr	r3, [r3, #0]
 8006b7c:	691b      	ldr	r3, [r3, #16]
 8006b7e:	f003 0310 	and.w	r3, r3, #16
 8006b82:	2b10      	cmp	r3, #16
 8006b84:	d122      	bne.n	8006bcc <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	681b      	ldr	r3, [r3, #0]
 8006b8a:	68db      	ldr	r3, [r3, #12]
 8006b8c:	f003 0310 	and.w	r3, r3, #16
 8006b90:	2b10      	cmp	r3, #16
 8006b92:	d11b      	bne.n	8006bcc <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	681b      	ldr	r3, [r3, #0]
 8006b98:	f06f 0210 	mvn.w	r2, #16
 8006b9c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	2208      	movs	r2, #8
 8006ba2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	681b      	ldr	r3, [r3, #0]
 8006ba8:	69db      	ldr	r3, [r3, #28]
 8006baa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006bae:	2b00      	cmp	r3, #0
 8006bb0:	d003      	beq.n	8006bba <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006bb2:	6878      	ldr	r0, [r7, #4]
 8006bb4:	f000 fad4 	bl	8007160 <HAL_TIM_IC_CaptureCallback>
 8006bb8:	e005      	b.n	8006bc6 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006bba:	6878      	ldr	r0, [r7, #4]
 8006bbc:	f000 fac6 	bl	800714c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006bc0:	6878      	ldr	r0, [r7, #4]
 8006bc2:	f000 fad7 	bl	8007174 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	2200      	movs	r2, #0
 8006bca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	681b      	ldr	r3, [r3, #0]
 8006bd0:	691b      	ldr	r3, [r3, #16]
 8006bd2:	f003 0301 	and.w	r3, r3, #1
 8006bd6:	2b01      	cmp	r3, #1
 8006bd8:	d10e      	bne.n	8006bf8 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	681b      	ldr	r3, [r3, #0]
 8006bde:	68db      	ldr	r3, [r3, #12]
 8006be0:	f003 0301 	and.w	r3, r3, #1
 8006be4:	2b01      	cmp	r3, #1
 8006be6:	d107      	bne.n	8006bf8 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	681b      	ldr	r3, [r3, #0]
 8006bec:	f06f 0201 	mvn.w	r2, #1
 8006bf0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006bf2:	6878      	ldr	r0, [r7, #4]
 8006bf4:	f7fb fcb8 	bl	8002568 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	681b      	ldr	r3, [r3, #0]
 8006bfc:	691b      	ldr	r3, [r3, #16]
 8006bfe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006c02:	2b80      	cmp	r3, #128	; 0x80
 8006c04:	d10e      	bne.n	8006c24 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	681b      	ldr	r3, [r3, #0]
 8006c0a:	68db      	ldr	r3, [r3, #12]
 8006c0c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006c10:	2b80      	cmp	r3, #128	; 0x80
 8006c12:	d107      	bne.n	8006c24 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	681b      	ldr	r3, [r3, #0]
 8006c18:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8006c1c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006c1e:	6878      	ldr	r0, [r7, #4]
 8006c20:	f000 ff12 	bl	8007a48 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	681b      	ldr	r3, [r3, #0]
 8006c28:	691b      	ldr	r3, [r3, #16]
 8006c2a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006c2e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006c32:	d10e      	bne.n	8006c52 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	681b      	ldr	r3, [r3, #0]
 8006c38:	68db      	ldr	r3, [r3, #12]
 8006c3a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006c3e:	2b80      	cmp	r3, #128	; 0x80
 8006c40:	d107      	bne.n	8006c52 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	681b      	ldr	r3, [r3, #0]
 8006c46:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8006c4a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8006c4c:	6878      	ldr	r0, [r7, #4]
 8006c4e:	f000 ff05 	bl	8007a5c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	681b      	ldr	r3, [r3, #0]
 8006c56:	691b      	ldr	r3, [r3, #16]
 8006c58:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006c5c:	2b40      	cmp	r3, #64	; 0x40
 8006c5e:	d10e      	bne.n	8006c7e <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	681b      	ldr	r3, [r3, #0]
 8006c64:	68db      	ldr	r3, [r3, #12]
 8006c66:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006c6a:	2b40      	cmp	r3, #64	; 0x40
 8006c6c:	d107      	bne.n	8006c7e <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	681b      	ldr	r3, [r3, #0]
 8006c72:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8006c76:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006c78:	6878      	ldr	r0, [r7, #4]
 8006c7a:	f000 fa85 	bl	8007188 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	681b      	ldr	r3, [r3, #0]
 8006c82:	691b      	ldr	r3, [r3, #16]
 8006c84:	f003 0320 	and.w	r3, r3, #32
 8006c88:	2b20      	cmp	r3, #32
 8006c8a:	d10e      	bne.n	8006caa <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	681b      	ldr	r3, [r3, #0]
 8006c90:	68db      	ldr	r3, [r3, #12]
 8006c92:	f003 0320 	and.w	r3, r3, #32
 8006c96:	2b20      	cmp	r3, #32
 8006c98:	d107      	bne.n	8006caa <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	681b      	ldr	r3, [r3, #0]
 8006c9e:	f06f 0220 	mvn.w	r2, #32
 8006ca2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006ca4:	6878      	ldr	r0, [r7, #4]
 8006ca6:	f000 fec5 	bl	8007a34 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006caa:	bf00      	nop
 8006cac:	3708      	adds	r7, #8
 8006cae:	46bd      	mov	sp, r7
 8006cb0:	bd80      	pop	{r7, pc}
	...

08006cb4 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8006cb4:	b580      	push	{r7, lr}
 8006cb6:	b084      	sub	sp, #16
 8006cb8:	af00      	add	r7, sp, #0
 8006cba:	60f8      	str	r0, [r7, #12]
 8006cbc:	60b9      	str	r1, [r7, #8]
 8006cbe:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006cc0:	68fb      	ldr	r3, [r7, #12]
 8006cc2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006cc6:	2b01      	cmp	r3, #1
 8006cc8:	d101      	bne.n	8006cce <HAL_TIM_OC_ConfigChannel+0x1a>
 8006cca:	2302      	movs	r3, #2
 8006ccc:	e064      	b.n	8006d98 <HAL_TIM_OC_ConfigChannel+0xe4>
 8006cce:	68fb      	ldr	r3, [r7, #12]
 8006cd0:	2201      	movs	r2, #1
 8006cd2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	2b14      	cmp	r3, #20
 8006cda:	d857      	bhi.n	8006d8c <HAL_TIM_OC_ConfigChannel+0xd8>
 8006cdc:	a201      	add	r2, pc, #4	; (adr r2, 8006ce4 <HAL_TIM_OC_ConfigChannel+0x30>)
 8006cde:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006ce2:	bf00      	nop
 8006ce4:	08006d39 	.word	0x08006d39
 8006ce8:	08006d8d 	.word	0x08006d8d
 8006cec:	08006d8d 	.word	0x08006d8d
 8006cf0:	08006d8d 	.word	0x08006d8d
 8006cf4:	08006d47 	.word	0x08006d47
 8006cf8:	08006d8d 	.word	0x08006d8d
 8006cfc:	08006d8d 	.word	0x08006d8d
 8006d00:	08006d8d 	.word	0x08006d8d
 8006d04:	08006d55 	.word	0x08006d55
 8006d08:	08006d8d 	.word	0x08006d8d
 8006d0c:	08006d8d 	.word	0x08006d8d
 8006d10:	08006d8d 	.word	0x08006d8d
 8006d14:	08006d63 	.word	0x08006d63
 8006d18:	08006d8d 	.word	0x08006d8d
 8006d1c:	08006d8d 	.word	0x08006d8d
 8006d20:	08006d8d 	.word	0x08006d8d
 8006d24:	08006d71 	.word	0x08006d71
 8006d28:	08006d8d 	.word	0x08006d8d
 8006d2c:	08006d8d 	.word	0x08006d8d
 8006d30:	08006d8d 	.word	0x08006d8d
 8006d34:	08006d7f 	.word	0x08006d7f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006d38:	68fb      	ldr	r3, [r7, #12]
 8006d3a:	681b      	ldr	r3, [r3, #0]
 8006d3c:	68b9      	ldr	r1, [r7, #8]
 8006d3e:	4618      	mov	r0, r3
 8006d40:	f000 facc 	bl	80072dc <TIM_OC1_SetConfig>
      break;
 8006d44:	e023      	b.n	8006d8e <HAL_TIM_OC_ConfigChannel+0xda>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006d46:	68fb      	ldr	r3, [r7, #12]
 8006d48:	681b      	ldr	r3, [r3, #0]
 8006d4a:	68b9      	ldr	r1, [r7, #8]
 8006d4c:	4618      	mov	r0, r3
 8006d4e:	f000 fb37 	bl	80073c0 <TIM_OC2_SetConfig>
      break;
 8006d52:	e01c      	b.n	8006d8e <HAL_TIM_OC_ConfigChannel+0xda>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006d54:	68fb      	ldr	r3, [r7, #12]
 8006d56:	681b      	ldr	r3, [r3, #0]
 8006d58:	68b9      	ldr	r1, [r7, #8]
 8006d5a:	4618      	mov	r0, r3
 8006d5c:	f000 fba8 	bl	80074b0 <TIM_OC3_SetConfig>
      break;
 8006d60:	e015      	b.n	8006d8e <HAL_TIM_OC_ConfigChannel+0xda>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006d62:	68fb      	ldr	r3, [r7, #12]
 8006d64:	681b      	ldr	r3, [r3, #0]
 8006d66:	68b9      	ldr	r1, [r7, #8]
 8006d68:	4618      	mov	r0, r3
 8006d6a:	f000 fc17 	bl	800759c <TIM_OC4_SetConfig>
      break;
 8006d6e:	e00e      	b.n	8006d8e <HAL_TIM_OC_ConfigChannel+0xda>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 5 in Output Compare */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8006d70:	68fb      	ldr	r3, [r7, #12]
 8006d72:	681b      	ldr	r3, [r3, #0]
 8006d74:	68b9      	ldr	r1, [r7, #8]
 8006d76:	4618      	mov	r0, r3
 8006d78:	f000 fc68 	bl	800764c <TIM_OC5_SetConfig>
      break;
 8006d7c:	e007      	b.n	8006d8e <HAL_TIM_OC_ConfigChannel+0xda>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 6 in Output Compare */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8006d7e:	68fb      	ldr	r3, [r7, #12]
 8006d80:	681b      	ldr	r3, [r3, #0]
 8006d82:	68b9      	ldr	r1, [r7, #8]
 8006d84:	4618      	mov	r0, r3
 8006d86:	f000 fcb3 	bl	80076f0 <TIM_OC6_SetConfig>
      break;
 8006d8a:	e000      	b.n	8006d8e <HAL_TIM_OC_ConfigChannel+0xda>
    }

    default:
      break;
 8006d8c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006d8e:	68fb      	ldr	r3, [r7, #12]
 8006d90:	2200      	movs	r2, #0
 8006d92:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006d96:	2300      	movs	r3, #0
}
 8006d98:	4618      	mov	r0, r3
 8006d9a:	3710      	adds	r7, #16
 8006d9c:	46bd      	mov	sp, r7
 8006d9e:	bd80      	pop	{r7, pc}

08006da0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006da0:	b580      	push	{r7, lr}
 8006da2:	b084      	sub	sp, #16
 8006da4:	af00      	add	r7, sp, #0
 8006da6:	60f8      	str	r0, [r7, #12]
 8006da8:	60b9      	str	r1, [r7, #8]
 8006daa:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006dac:	68fb      	ldr	r3, [r7, #12]
 8006dae:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006db2:	2b01      	cmp	r3, #1
 8006db4:	d101      	bne.n	8006dba <HAL_TIM_PWM_ConfigChannel+0x1a>
 8006db6:	2302      	movs	r3, #2
 8006db8:	e0fd      	b.n	8006fb6 <HAL_TIM_PWM_ConfigChannel+0x216>
 8006dba:	68fb      	ldr	r3, [r7, #12]
 8006dbc:	2201      	movs	r2, #1
 8006dbe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	2b14      	cmp	r3, #20
 8006dc6:	f200 80f0 	bhi.w	8006faa <HAL_TIM_PWM_ConfigChannel+0x20a>
 8006dca:	a201      	add	r2, pc, #4	; (adr r2, 8006dd0 <HAL_TIM_PWM_ConfigChannel+0x30>)
 8006dcc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006dd0:	08006e25 	.word	0x08006e25
 8006dd4:	08006fab 	.word	0x08006fab
 8006dd8:	08006fab 	.word	0x08006fab
 8006ddc:	08006fab 	.word	0x08006fab
 8006de0:	08006e65 	.word	0x08006e65
 8006de4:	08006fab 	.word	0x08006fab
 8006de8:	08006fab 	.word	0x08006fab
 8006dec:	08006fab 	.word	0x08006fab
 8006df0:	08006ea7 	.word	0x08006ea7
 8006df4:	08006fab 	.word	0x08006fab
 8006df8:	08006fab 	.word	0x08006fab
 8006dfc:	08006fab 	.word	0x08006fab
 8006e00:	08006ee7 	.word	0x08006ee7
 8006e04:	08006fab 	.word	0x08006fab
 8006e08:	08006fab 	.word	0x08006fab
 8006e0c:	08006fab 	.word	0x08006fab
 8006e10:	08006f29 	.word	0x08006f29
 8006e14:	08006fab 	.word	0x08006fab
 8006e18:	08006fab 	.word	0x08006fab
 8006e1c:	08006fab 	.word	0x08006fab
 8006e20:	08006f69 	.word	0x08006f69
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006e24:	68fb      	ldr	r3, [r7, #12]
 8006e26:	681b      	ldr	r3, [r3, #0]
 8006e28:	68b9      	ldr	r1, [r7, #8]
 8006e2a:	4618      	mov	r0, r3
 8006e2c:	f000 fa56 	bl	80072dc <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006e30:	68fb      	ldr	r3, [r7, #12]
 8006e32:	681b      	ldr	r3, [r3, #0]
 8006e34:	699a      	ldr	r2, [r3, #24]
 8006e36:	68fb      	ldr	r3, [r7, #12]
 8006e38:	681b      	ldr	r3, [r3, #0]
 8006e3a:	f042 0208 	orr.w	r2, r2, #8
 8006e3e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006e40:	68fb      	ldr	r3, [r7, #12]
 8006e42:	681b      	ldr	r3, [r3, #0]
 8006e44:	699a      	ldr	r2, [r3, #24]
 8006e46:	68fb      	ldr	r3, [r7, #12]
 8006e48:	681b      	ldr	r3, [r3, #0]
 8006e4a:	f022 0204 	bic.w	r2, r2, #4
 8006e4e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006e50:	68fb      	ldr	r3, [r7, #12]
 8006e52:	681b      	ldr	r3, [r3, #0]
 8006e54:	6999      	ldr	r1, [r3, #24]
 8006e56:	68bb      	ldr	r3, [r7, #8]
 8006e58:	691a      	ldr	r2, [r3, #16]
 8006e5a:	68fb      	ldr	r3, [r7, #12]
 8006e5c:	681b      	ldr	r3, [r3, #0]
 8006e5e:	430a      	orrs	r2, r1
 8006e60:	619a      	str	r2, [r3, #24]
      break;
 8006e62:	e0a3      	b.n	8006fac <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006e64:	68fb      	ldr	r3, [r7, #12]
 8006e66:	681b      	ldr	r3, [r3, #0]
 8006e68:	68b9      	ldr	r1, [r7, #8]
 8006e6a:	4618      	mov	r0, r3
 8006e6c:	f000 faa8 	bl	80073c0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006e70:	68fb      	ldr	r3, [r7, #12]
 8006e72:	681b      	ldr	r3, [r3, #0]
 8006e74:	699a      	ldr	r2, [r3, #24]
 8006e76:	68fb      	ldr	r3, [r7, #12]
 8006e78:	681b      	ldr	r3, [r3, #0]
 8006e7a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006e7e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006e80:	68fb      	ldr	r3, [r7, #12]
 8006e82:	681b      	ldr	r3, [r3, #0]
 8006e84:	699a      	ldr	r2, [r3, #24]
 8006e86:	68fb      	ldr	r3, [r7, #12]
 8006e88:	681b      	ldr	r3, [r3, #0]
 8006e8a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006e8e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006e90:	68fb      	ldr	r3, [r7, #12]
 8006e92:	681b      	ldr	r3, [r3, #0]
 8006e94:	6999      	ldr	r1, [r3, #24]
 8006e96:	68bb      	ldr	r3, [r7, #8]
 8006e98:	691b      	ldr	r3, [r3, #16]
 8006e9a:	021a      	lsls	r2, r3, #8
 8006e9c:	68fb      	ldr	r3, [r7, #12]
 8006e9e:	681b      	ldr	r3, [r3, #0]
 8006ea0:	430a      	orrs	r2, r1
 8006ea2:	619a      	str	r2, [r3, #24]
      break;
 8006ea4:	e082      	b.n	8006fac <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006ea6:	68fb      	ldr	r3, [r7, #12]
 8006ea8:	681b      	ldr	r3, [r3, #0]
 8006eaa:	68b9      	ldr	r1, [r7, #8]
 8006eac:	4618      	mov	r0, r3
 8006eae:	f000 faff 	bl	80074b0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006eb2:	68fb      	ldr	r3, [r7, #12]
 8006eb4:	681b      	ldr	r3, [r3, #0]
 8006eb6:	69da      	ldr	r2, [r3, #28]
 8006eb8:	68fb      	ldr	r3, [r7, #12]
 8006eba:	681b      	ldr	r3, [r3, #0]
 8006ebc:	f042 0208 	orr.w	r2, r2, #8
 8006ec0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006ec2:	68fb      	ldr	r3, [r7, #12]
 8006ec4:	681b      	ldr	r3, [r3, #0]
 8006ec6:	69da      	ldr	r2, [r3, #28]
 8006ec8:	68fb      	ldr	r3, [r7, #12]
 8006eca:	681b      	ldr	r3, [r3, #0]
 8006ecc:	f022 0204 	bic.w	r2, r2, #4
 8006ed0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006ed2:	68fb      	ldr	r3, [r7, #12]
 8006ed4:	681b      	ldr	r3, [r3, #0]
 8006ed6:	69d9      	ldr	r1, [r3, #28]
 8006ed8:	68bb      	ldr	r3, [r7, #8]
 8006eda:	691a      	ldr	r2, [r3, #16]
 8006edc:	68fb      	ldr	r3, [r7, #12]
 8006ede:	681b      	ldr	r3, [r3, #0]
 8006ee0:	430a      	orrs	r2, r1
 8006ee2:	61da      	str	r2, [r3, #28]
      break;
 8006ee4:	e062      	b.n	8006fac <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006ee6:	68fb      	ldr	r3, [r7, #12]
 8006ee8:	681b      	ldr	r3, [r3, #0]
 8006eea:	68b9      	ldr	r1, [r7, #8]
 8006eec:	4618      	mov	r0, r3
 8006eee:	f000 fb55 	bl	800759c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006ef2:	68fb      	ldr	r3, [r7, #12]
 8006ef4:	681b      	ldr	r3, [r3, #0]
 8006ef6:	69da      	ldr	r2, [r3, #28]
 8006ef8:	68fb      	ldr	r3, [r7, #12]
 8006efa:	681b      	ldr	r3, [r3, #0]
 8006efc:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006f00:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006f02:	68fb      	ldr	r3, [r7, #12]
 8006f04:	681b      	ldr	r3, [r3, #0]
 8006f06:	69da      	ldr	r2, [r3, #28]
 8006f08:	68fb      	ldr	r3, [r7, #12]
 8006f0a:	681b      	ldr	r3, [r3, #0]
 8006f0c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006f10:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006f12:	68fb      	ldr	r3, [r7, #12]
 8006f14:	681b      	ldr	r3, [r3, #0]
 8006f16:	69d9      	ldr	r1, [r3, #28]
 8006f18:	68bb      	ldr	r3, [r7, #8]
 8006f1a:	691b      	ldr	r3, [r3, #16]
 8006f1c:	021a      	lsls	r2, r3, #8
 8006f1e:	68fb      	ldr	r3, [r7, #12]
 8006f20:	681b      	ldr	r3, [r3, #0]
 8006f22:	430a      	orrs	r2, r1
 8006f24:	61da      	str	r2, [r3, #28]
      break;
 8006f26:	e041      	b.n	8006fac <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8006f28:	68fb      	ldr	r3, [r7, #12]
 8006f2a:	681b      	ldr	r3, [r3, #0]
 8006f2c:	68b9      	ldr	r1, [r7, #8]
 8006f2e:	4618      	mov	r0, r3
 8006f30:	f000 fb8c 	bl	800764c <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8006f34:	68fb      	ldr	r3, [r7, #12]
 8006f36:	681b      	ldr	r3, [r3, #0]
 8006f38:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006f3a:	68fb      	ldr	r3, [r7, #12]
 8006f3c:	681b      	ldr	r3, [r3, #0]
 8006f3e:	f042 0208 	orr.w	r2, r2, #8
 8006f42:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8006f44:	68fb      	ldr	r3, [r7, #12]
 8006f46:	681b      	ldr	r3, [r3, #0]
 8006f48:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006f4a:	68fb      	ldr	r3, [r7, #12]
 8006f4c:	681b      	ldr	r3, [r3, #0]
 8006f4e:	f022 0204 	bic.w	r2, r2, #4
 8006f52:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8006f54:	68fb      	ldr	r3, [r7, #12]
 8006f56:	681b      	ldr	r3, [r3, #0]
 8006f58:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8006f5a:	68bb      	ldr	r3, [r7, #8]
 8006f5c:	691a      	ldr	r2, [r3, #16]
 8006f5e:	68fb      	ldr	r3, [r7, #12]
 8006f60:	681b      	ldr	r3, [r3, #0]
 8006f62:	430a      	orrs	r2, r1
 8006f64:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8006f66:	e021      	b.n	8006fac <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8006f68:	68fb      	ldr	r3, [r7, #12]
 8006f6a:	681b      	ldr	r3, [r3, #0]
 8006f6c:	68b9      	ldr	r1, [r7, #8]
 8006f6e:	4618      	mov	r0, r3
 8006f70:	f000 fbbe 	bl	80076f0 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8006f74:	68fb      	ldr	r3, [r7, #12]
 8006f76:	681b      	ldr	r3, [r3, #0]
 8006f78:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006f7a:	68fb      	ldr	r3, [r7, #12]
 8006f7c:	681b      	ldr	r3, [r3, #0]
 8006f7e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006f82:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8006f84:	68fb      	ldr	r3, [r7, #12]
 8006f86:	681b      	ldr	r3, [r3, #0]
 8006f88:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006f8a:	68fb      	ldr	r3, [r7, #12]
 8006f8c:	681b      	ldr	r3, [r3, #0]
 8006f8e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006f92:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8006f94:	68fb      	ldr	r3, [r7, #12]
 8006f96:	681b      	ldr	r3, [r3, #0]
 8006f98:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8006f9a:	68bb      	ldr	r3, [r7, #8]
 8006f9c:	691b      	ldr	r3, [r3, #16]
 8006f9e:	021a      	lsls	r2, r3, #8
 8006fa0:	68fb      	ldr	r3, [r7, #12]
 8006fa2:	681b      	ldr	r3, [r3, #0]
 8006fa4:	430a      	orrs	r2, r1
 8006fa6:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8006fa8:	e000      	b.n	8006fac <HAL_TIM_PWM_ConfigChannel+0x20c>
    }

    default:
      break;
 8006faa:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006fac:	68fb      	ldr	r3, [r7, #12]
 8006fae:	2200      	movs	r2, #0
 8006fb0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006fb4:	2300      	movs	r3, #0
}
 8006fb6:	4618      	mov	r0, r3
 8006fb8:	3710      	adds	r7, #16
 8006fba:	46bd      	mov	sp, r7
 8006fbc:	bd80      	pop	{r7, pc}
 8006fbe:	bf00      	nop

08006fc0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006fc0:	b580      	push	{r7, lr}
 8006fc2:	b084      	sub	sp, #16
 8006fc4:	af00      	add	r7, sp, #0
 8006fc6:	6078      	str	r0, [r7, #4]
 8006fc8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006fd0:	2b01      	cmp	r3, #1
 8006fd2:	d101      	bne.n	8006fd8 <HAL_TIM_ConfigClockSource+0x18>
 8006fd4:	2302      	movs	r3, #2
 8006fd6:	e0b3      	b.n	8007140 <HAL_TIM_ConfigClockSource+0x180>
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	2201      	movs	r2, #1
 8006fdc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	2202      	movs	r2, #2
 8006fe4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	681b      	ldr	r3, [r3, #0]
 8006fec:	689b      	ldr	r3, [r3, #8]
 8006fee:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006ff0:	68fa      	ldr	r2, [r7, #12]
 8006ff2:	4b55      	ldr	r3, [pc, #340]	; (8007148 <HAL_TIM_ConfigClockSource+0x188>)
 8006ff4:	4013      	ands	r3, r2
 8006ff6:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006ff8:	68fb      	ldr	r3, [r7, #12]
 8006ffa:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006ffe:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	681b      	ldr	r3, [r3, #0]
 8007004:	68fa      	ldr	r2, [r7, #12]
 8007006:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8007008:	683b      	ldr	r3, [r7, #0]
 800700a:	681b      	ldr	r3, [r3, #0]
 800700c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007010:	d03e      	beq.n	8007090 <HAL_TIM_ConfigClockSource+0xd0>
 8007012:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007016:	f200 8087 	bhi.w	8007128 <HAL_TIM_ConfigClockSource+0x168>
 800701a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800701e:	f000 8085 	beq.w	800712c <HAL_TIM_ConfigClockSource+0x16c>
 8007022:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007026:	d87f      	bhi.n	8007128 <HAL_TIM_ConfigClockSource+0x168>
 8007028:	2b70      	cmp	r3, #112	; 0x70
 800702a:	d01a      	beq.n	8007062 <HAL_TIM_ConfigClockSource+0xa2>
 800702c:	2b70      	cmp	r3, #112	; 0x70
 800702e:	d87b      	bhi.n	8007128 <HAL_TIM_ConfigClockSource+0x168>
 8007030:	2b60      	cmp	r3, #96	; 0x60
 8007032:	d050      	beq.n	80070d6 <HAL_TIM_ConfigClockSource+0x116>
 8007034:	2b60      	cmp	r3, #96	; 0x60
 8007036:	d877      	bhi.n	8007128 <HAL_TIM_ConfigClockSource+0x168>
 8007038:	2b50      	cmp	r3, #80	; 0x50
 800703a:	d03c      	beq.n	80070b6 <HAL_TIM_ConfigClockSource+0xf6>
 800703c:	2b50      	cmp	r3, #80	; 0x50
 800703e:	d873      	bhi.n	8007128 <HAL_TIM_ConfigClockSource+0x168>
 8007040:	2b40      	cmp	r3, #64	; 0x40
 8007042:	d058      	beq.n	80070f6 <HAL_TIM_ConfigClockSource+0x136>
 8007044:	2b40      	cmp	r3, #64	; 0x40
 8007046:	d86f      	bhi.n	8007128 <HAL_TIM_ConfigClockSource+0x168>
 8007048:	2b30      	cmp	r3, #48	; 0x30
 800704a:	d064      	beq.n	8007116 <HAL_TIM_ConfigClockSource+0x156>
 800704c:	2b30      	cmp	r3, #48	; 0x30
 800704e:	d86b      	bhi.n	8007128 <HAL_TIM_ConfigClockSource+0x168>
 8007050:	2b20      	cmp	r3, #32
 8007052:	d060      	beq.n	8007116 <HAL_TIM_ConfigClockSource+0x156>
 8007054:	2b20      	cmp	r3, #32
 8007056:	d867      	bhi.n	8007128 <HAL_TIM_ConfigClockSource+0x168>
 8007058:	2b00      	cmp	r3, #0
 800705a:	d05c      	beq.n	8007116 <HAL_TIM_ConfigClockSource+0x156>
 800705c:	2b10      	cmp	r3, #16
 800705e:	d05a      	beq.n	8007116 <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8007060:	e062      	b.n	8007128 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	6818      	ldr	r0, [r3, #0]
 8007066:	683b      	ldr	r3, [r7, #0]
 8007068:	6899      	ldr	r1, [r3, #8]
 800706a:	683b      	ldr	r3, [r7, #0]
 800706c:	685a      	ldr	r2, [r3, #4]
 800706e:	683b      	ldr	r3, [r7, #0]
 8007070:	68db      	ldr	r3, [r3, #12]
 8007072:	f000 fc0b 	bl	800788c <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	681b      	ldr	r3, [r3, #0]
 800707a:	689b      	ldr	r3, [r3, #8]
 800707c:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800707e:	68fb      	ldr	r3, [r7, #12]
 8007080:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8007084:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	681b      	ldr	r3, [r3, #0]
 800708a:	68fa      	ldr	r2, [r7, #12]
 800708c:	609a      	str	r2, [r3, #8]
      break;
 800708e:	e04e      	b.n	800712e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	6818      	ldr	r0, [r3, #0]
 8007094:	683b      	ldr	r3, [r7, #0]
 8007096:	6899      	ldr	r1, [r3, #8]
 8007098:	683b      	ldr	r3, [r7, #0]
 800709a:	685a      	ldr	r2, [r3, #4]
 800709c:	683b      	ldr	r3, [r7, #0]
 800709e:	68db      	ldr	r3, [r3, #12]
 80070a0:	f000 fbf4 	bl	800788c <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	681b      	ldr	r3, [r3, #0]
 80070a8:	689a      	ldr	r2, [r3, #8]
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	681b      	ldr	r3, [r3, #0]
 80070ae:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80070b2:	609a      	str	r2, [r3, #8]
      break;
 80070b4:	e03b      	b.n	800712e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	6818      	ldr	r0, [r3, #0]
 80070ba:	683b      	ldr	r3, [r7, #0]
 80070bc:	6859      	ldr	r1, [r3, #4]
 80070be:	683b      	ldr	r3, [r7, #0]
 80070c0:	68db      	ldr	r3, [r3, #12]
 80070c2:	461a      	mov	r2, r3
 80070c4:	f000 fb68 	bl	8007798 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	681b      	ldr	r3, [r3, #0]
 80070cc:	2150      	movs	r1, #80	; 0x50
 80070ce:	4618      	mov	r0, r3
 80070d0:	f000 fbc1 	bl	8007856 <TIM_ITRx_SetConfig>
      break;
 80070d4:	e02b      	b.n	800712e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	6818      	ldr	r0, [r3, #0]
 80070da:	683b      	ldr	r3, [r7, #0]
 80070dc:	6859      	ldr	r1, [r3, #4]
 80070de:	683b      	ldr	r3, [r7, #0]
 80070e0:	68db      	ldr	r3, [r3, #12]
 80070e2:	461a      	mov	r2, r3
 80070e4:	f000 fb87 	bl	80077f6 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	681b      	ldr	r3, [r3, #0]
 80070ec:	2160      	movs	r1, #96	; 0x60
 80070ee:	4618      	mov	r0, r3
 80070f0:	f000 fbb1 	bl	8007856 <TIM_ITRx_SetConfig>
      break;
 80070f4:	e01b      	b.n	800712e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	6818      	ldr	r0, [r3, #0]
 80070fa:	683b      	ldr	r3, [r7, #0]
 80070fc:	6859      	ldr	r1, [r3, #4]
 80070fe:	683b      	ldr	r3, [r7, #0]
 8007100:	68db      	ldr	r3, [r3, #12]
 8007102:	461a      	mov	r2, r3
 8007104:	f000 fb48 	bl	8007798 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	681b      	ldr	r3, [r3, #0]
 800710c:	2140      	movs	r1, #64	; 0x40
 800710e:	4618      	mov	r0, r3
 8007110:	f000 fba1 	bl	8007856 <TIM_ITRx_SetConfig>
      break;
 8007114:	e00b      	b.n	800712e <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	681a      	ldr	r2, [r3, #0]
 800711a:	683b      	ldr	r3, [r7, #0]
 800711c:	681b      	ldr	r3, [r3, #0]
 800711e:	4619      	mov	r1, r3
 8007120:	4610      	mov	r0, r2
 8007122:	f000 fb98 	bl	8007856 <TIM_ITRx_SetConfig>
        break;
 8007126:	e002      	b.n	800712e <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8007128:	bf00      	nop
 800712a:	e000      	b.n	800712e <HAL_TIM_ConfigClockSource+0x16e>
      break;
 800712c:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	2201      	movs	r2, #1
 8007132:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	2200      	movs	r2, #0
 800713a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800713e:	2300      	movs	r3, #0
}
 8007140:	4618      	mov	r0, r3
 8007142:	3710      	adds	r7, #16
 8007144:	46bd      	mov	sp, r7
 8007146:	bd80      	pop	{r7, pc}
 8007148:	fffeff88 	.word	0xfffeff88

0800714c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800714c:	b480      	push	{r7}
 800714e:	b083      	sub	sp, #12
 8007150:	af00      	add	r7, sp, #0
 8007152:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007154:	bf00      	nop
 8007156:	370c      	adds	r7, #12
 8007158:	46bd      	mov	sp, r7
 800715a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800715e:	4770      	bx	lr

08007160 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007160:	b480      	push	{r7}
 8007162:	b083      	sub	sp, #12
 8007164:	af00      	add	r7, sp, #0
 8007166:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007168:	bf00      	nop
 800716a:	370c      	adds	r7, #12
 800716c:	46bd      	mov	sp, r7
 800716e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007172:	4770      	bx	lr

08007174 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007174:	b480      	push	{r7}
 8007176:	b083      	sub	sp, #12
 8007178:	af00      	add	r7, sp, #0
 800717a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800717c:	bf00      	nop
 800717e:	370c      	adds	r7, #12
 8007180:	46bd      	mov	sp, r7
 8007182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007186:	4770      	bx	lr

08007188 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007188:	b480      	push	{r7}
 800718a:	b083      	sub	sp, #12
 800718c:	af00      	add	r7, sp, #0
 800718e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007190:	bf00      	nop
 8007192:	370c      	adds	r7, #12
 8007194:	46bd      	mov	sp, r7
 8007196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800719a:	4770      	bx	lr

0800719c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800719c:	b480      	push	{r7}
 800719e:	b085      	sub	sp, #20
 80071a0:	af00      	add	r7, sp, #0
 80071a2:	6078      	str	r0, [r7, #4]
 80071a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	681b      	ldr	r3, [r3, #0]
 80071aa:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	4a40      	ldr	r2, [pc, #256]	; (80072b0 <TIM_Base_SetConfig+0x114>)
 80071b0:	4293      	cmp	r3, r2
 80071b2:	d013      	beq.n	80071dc <TIM_Base_SetConfig+0x40>
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80071ba:	d00f      	beq.n	80071dc <TIM_Base_SetConfig+0x40>
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	4a3d      	ldr	r2, [pc, #244]	; (80072b4 <TIM_Base_SetConfig+0x118>)
 80071c0:	4293      	cmp	r3, r2
 80071c2:	d00b      	beq.n	80071dc <TIM_Base_SetConfig+0x40>
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	4a3c      	ldr	r2, [pc, #240]	; (80072b8 <TIM_Base_SetConfig+0x11c>)
 80071c8:	4293      	cmp	r3, r2
 80071ca:	d007      	beq.n	80071dc <TIM_Base_SetConfig+0x40>
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	4a3b      	ldr	r2, [pc, #236]	; (80072bc <TIM_Base_SetConfig+0x120>)
 80071d0:	4293      	cmp	r3, r2
 80071d2:	d003      	beq.n	80071dc <TIM_Base_SetConfig+0x40>
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	4a3a      	ldr	r2, [pc, #232]	; (80072c0 <TIM_Base_SetConfig+0x124>)
 80071d8:	4293      	cmp	r3, r2
 80071da:	d108      	bne.n	80071ee <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80071dc:	68fb      	ldr	r3, [r7, #12]
 80071de:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80071e2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80071e4:	683b      	ldr	r3, [r7, #0]
 80071e6:	685b      	ldr	r3, [r3, #4]
 80071e8:	68fa      	ldr	r2, [r7, #12]
 80071ea:	4313      	orrs	r3, r2
 80071ec:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	4a2f      	ldr	r2, [pc, #188]	; (80072b0 <TIM_Base_SetConfig+0x114>)
 80071f2:	4293      	cmp	r3, r2
 80071f4:	d02b      	beq.n	800724e <TIM_Base_SetConfig+0xb2>
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80071fc:	d027      	beq.n	800724e <TIM_Base_SetConfig+0xb2>
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	4a2c      	ldr	r2, [pc, #176]	; (80072b4 <TIM_Base_SetConfig+0x118>)
 8007202:	4293      	cmp	r3, r2
 8007204:	d023      	beq.n	800724e <TIM_Base_SetConfig+0xb2>
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	4a2b      	ldr	r2, [pc, #172]	; (80072b8 <TIM_Base_SetConfig+0x11c>)
 800720a:	4293      	cmp	r3, r2
 800720c:	d01f      	beq.n	800724e <TIM_Base_SetConfig+0xb2>
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	4a2a      	ldr	r2, [pc, #168]	; (80072bc <TIM_Base_SetConfig+0x120>)
 8007212:	4293      	cmp	r3, r2
 8007214:	d01b      	beq.n	800724e <TIM_Base_SetConfig+0xb2>
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	4a29      	ldr	r2, [pc, #164]	; (80072c0 <TIM_Base_SetConfig+0x124>)
 800721a:	4293      	cmp	r3, r2
 800721c:	d017      	beq.n	800724e <TIM_Base_SetConfig+0xb2>
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	4a28      	ldr	r2, [pc, #160]	; (80072c4 <TIM_Base_SetConfig+0x128>)
 8007222:	4293      	cmp	r3, r2
 8007224:	d013      	beq.n	800724e <TIM_Base_SetConfig+0xb2>
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	4a27      	ldr	r2, [pc, #156]	; (80072c8 <TIM_Base_SetConfig+0x12c>)
 800722a:	4293      	cmp	r3, r2
 800722c:	d00f      	beq.n	800724e <TIM_Base_SetConfig+0xb2>
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	4a26      	ldr	r2, [pc, #152]	; (80072cc <TIM_Base_SetConfig+0x130>)
 8007232:	4293      	cmp	r3, r2
 8007234:	d00b      	beq.n	800724e <TIM_Base_SetConfig+0xb2>
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	4a25      	ldr	r2, [pc, #148]	; (80072d0 <TIM_Base_SetConfig+0x134>)
 800723a:	4293      	cmp	r3, r2
 800723c:	d007      	beq.n	800724e <TIM_Base_SetConfig+0xb2>
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	4a24      	ldr	r2, [pc, #144]	; (80072d4 <TIM_Base_SetConfig+0x138>)
 8007242:	4293      	cmp	r3, r2
 8007244:	d003      	beq.n	800724e <TIM_Base_SetConfig+0xb2>
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	4a23      	ldr	r2, [pc, #140]	; (80072d8 <TIM_Base_SetConfig+0x13c>)
 800724a:	4293      	cmp	r3, r2
 800724c:	d108      	bne.n	8007260 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800724e:	68fb      	ldr	r3, [r7, #12]
 8007250:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007254:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007256:	683b      	ldr	r3, [r7, #0]
 8007258:	68db      	ldr	r3, [r3, #12]
 800725a:	68fa      	ldr	r2, [r7, #12]
 800725c:	4313      	orrs	r3, r2
 800725e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007260:	68fb      	ldr	r3, [r7, #12]
 8007262:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8007266:	683b      	ldr	r3, [r7, #0]
 8007268:	695b      	ldr	r3, [r3, #20]
 800726a:	4313      	orrs	r3, r2
 800726c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	68fa      	ldr	r2, [r7, #12]
 8007272:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007274:	683b      	ldr	r3, [r7, #0]
 8007276:	689a      	ldr	r2, [r3, #8]
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800727c:	683b      	ldr	r3, [r7, #0]
 800727e:	681a      	ldr	r2, [r3, #0]
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	4a0a      	ldr	r2, [pc, #40]	; (80072b0 <TIM_Base_SetConfig+0x114>)
 8007288:	4293      	cmp	r3, r2
 800728a:	d003      	beq.n	8007294 <TIM_Base_SetConfig+0xf8>
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	4a0c      	ldr	r2, [pc, #48]	; (80072c0 <TIM_Base_SetConfig+0x124>)
 8007290:	4293      	cmp	r3, r2
 8007292:	d103      	bne.n	800729c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007294:	683b      	ldr	r3, [r7, #0]
 8007296:	691a      	ldr	r2, [r3, #16]
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	2201      	movs	r2, #1
 80072a0:	615a      	str	r2, [r3, #20]
}
 80072a2:	bf00      	nop
 80072a4:	3714      	adds	r7, #20
 80072a6:	46bd      	mov	sp, r7
 80072a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072ac:	4770      	bx	lr
 80072ae:	bf00      	nop
 80072b0:	40010000 	.word	0x40010000
 80072b4:	40000400 	.word	0x40000400
 80072b8:	40000800 	.word	0x40000800
 80072bc:	40000c00 	.word	0x40000c00
 80072c0:	40010400 	.word	0x40010400
 80072c4:	40014000 	.word	0x40014000
 80072c8:	40014400 	.word	0x40014400
 80072cc:	40014800 	.word	0x40014800
 80072d0:	40001800 	.word	0x40001800
 80072d4:	40001c00 	.word	0x40001c00
 80072d8:	40002000 	.word	0x40002000

080072dc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80072dc:	b480      	push	{r7}
 80072de:	b087      	sub	sp, #28
 80072e0:	af00      	add	r7, sp, #0
 80072e2:	6078      	str	r0, [r7, #4]
 80072e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	6a1b      	ldr	r3, [r3, #32]
 80072ea:	f023 0201 	bic.w	r2, r3, #1
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	6a1b      	ldr	r3, [r3, #32]
 80072f6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	685b      	ldr	r3, [r3, #4]
 80072fc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	699b      	ldr	r3, [r3, #24]
 8007302:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007304:	68fa      	ldr	r2, [r7, #12]
 8007306:	4b2b      	ldr	r3, [pc, #172]	; (80073b4 <TIM_OC1_SetConfig+0xd8>)
 8007308:	4013      	ands	r3, r2
 800730a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800730c:	68fb      	ldr	r3, [r7, #12]
 800730e:	f023 0303 	bic.w	r3, r3, #3
 8007312:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007314:	683b      	ldr	r3, [r7, #0]
 8007316:	681b      	ldr	r3, [r3, #0]
 8007318:	68fa      	ldr	r2, [r7, #12]
 800731a:	4313      	orrs	r3, r2
 800731c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800731e:	697b      	ldr	r3, [r7, #20]
 8007320:	f023 0302 	bic.w	r3, r3, #2
 8007324:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8007326:	683b      	ldr	r3, [r7, #0]
 8007328:	689b      	ldr	r3, [r3, #8]
 800732a:	697a      	ldr	r2, [r7, #20]
 800732c:	4313      	orrs	r3, r2
 800732e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	4a21      	ldr	r2, [pc, #132]	; (80073b8 <TIM_OC1_SetConfig+0xdc>)
 8007334:	4293      	cmp	r3, r2
 8007336:	d003      	beq.n	8007340 <TIM_OC1_SetConfig+0x64>
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	4a20      	ldr	r2, [pc, #128]	; (80073bc <TIM_OC1_SetConfig+0xe0>)
 800733c:	4293      	cmp	r3, r2
 800733e:	d10c      	bne.n	800735a <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007340:	697b      	ldr	r3, [r7, #20]
 8007342:	f023 0308 	bic.w	r3, r3, #8
 8007346:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007348:	683b      	ldr	r3, [r7, #0]
 800734a:	68db      	ldr	r3, [r3, #12]
 800734c:	697a      	ldr	r2, [r7, #20]
 800734e:	4313      	orrs	r3, r2
 8007350:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8007352:	697b      	ldr	r3, [r7, #20]
 8007354:	f023 0304 	bic.w	r3, r3, #4
 8007358:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	4a16      	ldr	r2, [pc, #88]	; (80073b8 <TIM_OC1_SetConfig+0xdc>)
 800735e:	4293      	cmp	r3, r2
 8007360:	d003      	beq.n	800736a <TIM_OC1_SetConfig+0x8e>
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	4a15      	ldr	r2, [pc, #84]	; (80073bc <TIM_OC1_SetConfig+0xe0>)
 8007366:	4293      	cmp	r3, r2
 8007368:	d111      	bne.n	800738e <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800736a:	693b      	ldr	r3, [r7, #16]
 800736c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007370:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8007372:	693b      	ldr	r3, [r7, #16]
 8007374:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007378:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800737a:	683b      	ldr	r3, [r7, #0]
 800737c:	695b      	ldr	r3, [r3, #20]
 800737e:	693a      	ldr	r2, [r7, #16]
 8007380:	4313      	orrs	r3, r2
 8007382:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007384:	683b      	ldr	r3, [r7, #0]
 8007386:	699b      	ldr	r3, [r3, #24]
 8007388:	693a      	ldr	r2, [r7, #16]
 800738a:	4313      	orrs	r3, r2
 800738c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	693a      	ldr	r2, [r7, #16]
 8007392:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	68fa      	ldr	r2, [r7, #12]
 8007398:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800739a:	683b      	ldr	r3, [r7, #0]
 800739c:	685a      	ldr	r2, [r3, #4]
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	697a      	ldr	r2, [r7, #20]
 80073a6:	621a      	str	r2, [r3, #32]
}
 80073a8:	bf00      	nop
 80073aa:	371c      	adds	r7, #28
 80073ac:	46bd      	mov	sp, r7
 80073ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073b2:	4770      	bx	lr
 80073b4:	fffeff8f 	.word	0xfffeff8f
 80073b8:	40010000 	.word	0x40010000
 80073bc:	40010400 	.word	0x40010400

080073c0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80073c0:	b480      	push	{r7}
 80073c2:	b087      	sub	sp, #28
 80073c4:	af00      	add	r7, sp, #0
 80073c6:	6078      	str	r0, [r7, #4]
 80073c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	6a1b      	ldr	r3, [r3, #32]
 80073ce:	f023 0210 	bic.w	r2, r3, #16
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	6a1b      	ldr	r3, [r3, #32]
 80073da:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	685b      	ldr	r3, [r3, #4]
 80073e0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	699b      	ldr	r3, [r3, #24]
 80073e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80073e8:	68fa      	ldr	r2, [r7, #12]
 80073ea:	4b2e      	ldr	r3, [pc, #184]	; (80074a4 <TIM_OC2_SetConfig+0xe4>)
 80073ec:	4013      	ands	r3, r2
 80073ee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80073f0:	68fb      	ldr	r3, [r7, #12]
 80073f2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80073f6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80073f8:	683b      	ldr	r3, [r7, #0]
 80073fa:	681b      	ldr	r3, [r3, #0]
 80073fc:	021b      	lsls	r3, r3, #8
 80073fe:	68fa      	ldr	r2, [r7, #12]
 8007400:	4313      	orrs	r3, r2
 8007402:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007404:	697b      	ldr	r3, [r7, #20]
 8007406:	f023 0320 	bic.w	r3, r3, #32
 800740a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800740c:	683b      	ldr	r3, [r7, #0]
 800740e:	689b      	ldr	r3, [r3, #8]
 8007410:	011b      	lsls	r3, r3, #4
 8007412:	697a      	ldr	r2, [r7, #20]
 8007414:	4313      	orrs	r3, r2
 8007416:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	4a23      	ldr	r2, [pc, #140]	; (80074a8 <TIM_OC2_SetConfig+0xe8>)
 800741c:	4293      	cmp	r3, r2
 800741e:	d003      	beq.n	8007428 <TIM_OC2_SetConfig+0x68>
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	4a22      	ldr	r2, [pc, #136]	; (80074ac <TIM_OC2_SetConfig+0xec>)
 8007424:	4293      	cmp	r3, r2
 8007426:	d10d      	bne.n	8007444 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007428:	697b      	ldr	r3, [r7, #20]
 800742a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800742e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007430:	683b      	ldr	r3, [r7, #0]
 8007432:	68db      	ldr	r3, [r3, #12]
 8007434:	011b      	lsls	r3, r3, #4
 8007436:	697a      	ldr	r2, [r7, #20]
 8007438:	4313      	orrs	r3, r2
 800743a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800743c:	697b      	ldr	r3, [r7, #20]
 800743e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007442:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	4a18      	ldr	r2, [pc, #96]	; (80074a8 <TIM_OC2_SetConfig+0xe8>)
 8007448:	4293      	cmp	r3, r2
 800744a:	d003      	beq.n	8007454 <TIM_OC2_SetConfig+0x94>
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	4a17      	ldr	r2, [pc, #92]	; (80074ac <TIM_OC2_SetConfig+0xec>)
 8007450:	4293      	cmp	r3, r2
 8007452:	d113      	bne.n	800747c <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007454:	693b      	ldr	r3, [r7, #16]
 8007456:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800745a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800745c:	693b      	ldr	r3, [r7, #16]
 800745e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007462:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007464:	683b      	ldr	r3, [r7, #0]
 8007466:	695b      	ldr	r3, [r3, #20]
 8007468:	009b      	lsls	r3, r3, #2
 800746a:	693a      	ldr	r2, [r7, #16]
 800746c:	4313      	orrs	r3, r2
 800746e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007470:	683b      	ldr	r3, [r7, #0]
 8007472:	699b      	ldr	r3, [r3, #24]
 8007474:	009b      	lsls	r3, r3, #2
 8007476:	693a      	ldr	r2, [r7, #16]
 8007478:	4313      	orrs	r3, r2
 800747a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	693a      	ldr	r2, [r7, #16]
 8007480:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	68fa      	ldr	r2, [r7, #12]
 8007486:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007488:	683b      	ldr	r3, [r7, #0]
 800748a:	685a      	ldr	r2, [r3, #4]
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	697a      	ldr	r2, [r7, #20]
 8007494:	621a      	str	r2, [r3, #32]
}
 8007496:	bf00      	nop
 8007498:	371c      	adds	r7, #28
 800749a:	46bd      	mov	sp, r7
 800749c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074a0:	4770      	bx	lr
 80074a2:	bf00      	nop
 80074a4:	feff8fff 	.word	0xfeff8fff
 80074a8:	40010000 	.word	0x40010000
 80074ac:	40010400 	.word	0x40010400

080074b0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80074b0:	b480      	push	{r7}
 80074b2:	b087      	sub	sp, #28
 80074b4:	af00      	add	r7, sp, #0
 80074b6:	6078      	str	r0, [r7, #4]
 80074b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	6a1b      	ldr	r3, [r3, #32]
 80074be:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	6a1b      	ldr	r3, [r3, #32]
 80074ca:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	685b      	ldr	r3, [r3, #4]
 80074d0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	69db      	ldr	r3, [r3, #28]
 80074d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80074d8:	68fa      	ldr	r2, [r7, #12]
 80074da:	4b2d      	ldr	r3, [pc, #180]	; (8007590 <TIM_OC3_SetConfig+0xe0>)
 80074dc:	4013      	ands	r3, r2
 80074de:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80074e0:	68fb      	ldr	r3, [r7, #12]
 80074e2:	f023 0303 	bic.w	r3, r3, #3
 80074e6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80074e8:	683b      	ldr	r3, [r7, #0]
 80074ea:	681b      	ldr	r3, [r3, #0]
 80074ec:	68fa      	ldr	r2, [r7, #12]
 80074ee:	4313      	orrs	r3, r2
 80074f0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80074f2:	697b      	ldr	r3, [r7, #20]
 80074f4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80074f8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80074fa:	683b      	ldr	r3, [r7, #0]
 80074fc:	689b      	ldr	r3, [r3, #8]
 80074fe:	021b      	lsls	r3, r3, #8
 8007500:	697a      	ldr	r2, [r7, #20]
 8007502:	4313      	orrs	r3, r2
 8007504:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	4a22      	ldr	r2, [pc, #136]	; (8007594 <TIM_OC3_SetConfig+0xe4>)
 800750a:	4293      	cmp	r3, r2
 800750c:	d003      	beq.n	8007516 <TIM_OC3_SetConfig+0x66>
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	4a21      	ldr	r2, [pc, #132]	; (8007598 <TIM_OC3_SetConfig+0xe8>)
 8007512:	4293      	cmp	r3, r2
 8007514:	d10d      	bne.n	8007532 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8007516:	697b      	ldr	r3, [r7, #20]
 8007518:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800751c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800751e:	683b      	ldr	r3, [r7, #0]
 8007520:	68db      	ldr	r3, [r3, #12]
 8007522:	021b      	lsls	r3, r3, #8
 8007524:	697a      	ldr	r2, [r7, #20]
 8007526:	4313      	orrs	r3, r2
 8007528:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800752a:	697b      	ldr	r3, [r7, #20]
 800752c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007530:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	4a17      	ldr	r2, [pc, #92]	; (8007594 <TIM_OC3_SetConfig+0xe4>)
 8007536:	4293      	cmp	r3, r2
 8007538:	d003      	beq.n	8007542 <TIM_OC3_SetConfig+0x92>
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	4a16      	ldr	r2, [pc, #88]	; (8007598 <TIM_OC3_SetConfig+0xe8>)
 800753e:	4293      	cmp	r3, r2
 8007540:	d113      	bne.n	800756a <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007542:	693b      	ldr	r3, [r7, #16]
 8007544:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007548:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800754a:	693b      	ldr	r3, [r7, #16]
 800754c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007550:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007552:	683b      	ldr	r3, [r7, #0]
 8007554:	695b      	ldr	r3, [r3, #20]
 8007556:	011b      	lsls	r3, r3, #4
 8007558:	693a      	ldr	r2, [r7, #16]
 800755a:	4313      	orrs	r3, r2
 800755c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800755e:	683b      	ldr	r3, [r7, #0]
 8007560:	699b      	ldr	r3, [r3, #24]
 8007562:	011b      	lsls	r3, r3, #4
 8007564:	693a      	ldr	r2, [r7, #16]
 8007566:	4313      	orrs	r3, r2
 8007568:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	693a      	ldr	r2, [r7, #16]
 800756e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	68fa      	ldr	r2, [r7, #12]
 8007574:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007576:	683b      	ldr	r3, [r7, #0]
 8007578:	685a      	ldr	r2, [r3, #4]
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	697a      	ldr	r2, [r7, #20]
 8007582:	621a      	str	r2, [r3, #32]
}
 8007584:	bf00      	nop
 8007586:	371c      	adds	r7, #28
 8007588:	46bd      	mov	sp, r7
 800758a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800758e:	4770      	bx	lr
 8007590:	fffeff8f 	.word	0xfffeff8f
 8007594:	40010000 	.word	0x40010000
 8007598:	40010400 	.word	0x40010400

0800759c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800759c:	b480      	push	{r7}
 800759e:	b087      	sub	sp, #28
 80075a0:	af00      	add	r7, sp, #0
 80075a2:	6078      	str	r0, [r7, #4]
 80075a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	6a1b      	ldr	r3, [r3, #32]
 80075aa:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80075ae:	687b      	ldr	r3, [r7, #4]
 80075b0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	6a1b      	ldr	r3, [r3, #32]
 80075b6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	685b      	ldr	r3, [r3, #4]
 80075bc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	69db      	ldr	r3, [r3, #28]
 80075c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80075c4:	68fa      	ldr	r2, [r7, #12]
 80075c6:	4b1e      	ldr	r3, [pc, #120]	; (8007640 <TIM_OC4_SetConfig+0xa4>)
 80075c8:	4013      	ands	r3, r2
 80075ca:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80075cc:	68fb      	ldr	r3, [r7, #12]
 80075ce:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80075d2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80075d4:	683b      	ldr	r3, [r7, #0]
 80075d6:	681b      	ldr	r3, [r3, #0]
 80075d8:	021b      	lsls	r3, r3, #8
 80075da:	68fa      	ldr	r2, [r7, #12]
 80075dc:	4313      	orrs	r3, r2
 80075de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80075e0:	693b      	ldr	r3, [r7, #16]
 80075e2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80075e6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80075e8:	683b      	ldr	r3, [r7, #0]
 80075ea:	689b      	ldr	r3, [r3, #8]
 80075ec:	031b      	lsls	r3, r3, #12
 80075ee:	693a      	ldr	r2, [r7, #16]
 80075f0:	4313      	orrs	r3, r2
 80075f2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	4a13      	ldr	r2, [pc, #76]	; (8007644 <TIM_OC4_SetConfig+0xa8>)
 80075f8:	4293      	cmp	r3, r2
 80075fa:	d003      	beq.n	8007604 <TIM_OC4_SetConfig+0x68>
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	4a12      	ldr	r2, [pc, #72]	; (8007648 <TIM_OC4_SetConfig+0xac>)
 8007600:	4293      	cmp	r3, r2
 8007602:	d109      	bne.n	8007618 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007604:	697b      	ldr	r3, [r7, #20]
 8007606:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800760a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800760c:	683b      	ldr	r3, [r7, #0]
 800760e:	695b      	ldr	r3, [r3, #20]
 8007610:	019b      	lsls	r3, r3, #6
 8007612:	697a      	ldr	r2, [r7, #20]
 8007614:	4313      	orrs	r3, r2
 8007616:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	697a      	ldr	r2, [r7, #20]
 800761c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	68fa      	ldr	r2, [r7, #12]
 8007622:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007624:	683b      	ldr	r3, [r7, #0]
 8007626:	685a      	ldr	r2, [r3, #4]
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	693a      	ldr	r2, [r7, #16]
 8007630:	621a      	str	r2, [r3, #32]
}
 8007632:	bf00      	nop
 8007634:	371c      	adds	r7, #28
 8007636:	46bd      	mov	sp, r7
 8007638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800763c:	4770      	bx	lr
 800763e:	bf00      	nop
 8007640:	feff8fff 	.word	0xfeff8fff
 8007644:	40010000 	.word	0x40010000
 8007648:	40010400 	.word	0x40010400

0800764c <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 800764c:	b480      	push	{r7}
 800764e:	b087      	sub	sp, #28
 8007650:	af00      	add	r7, sp, #0
 8007652:	6078      	str	r0, [r7, #4]
 8007654:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	6a1b      	ldr	r3, [r3, #32]
 800765a:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	6a1b      	ldr	r3, [r3, #32]
 8007666:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	685b      	ldr	r3, [r3, #4]
 800766c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007672:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8007674:	68fa      	ldr	r2, [r7, #12]
 8007676:	4b1b      	ldr	r3, [pc, #108]	; (80076e4 <TIM_OC5_SetConfig+0x98>)
 8007678:	4013      	ands	r3, r2
 800767a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800767c:	683b      	ldr	r3, [r7, #0]
 800767e:	681b      	ldr	r3, [r3, #0]
 8007680:	68fa      	ldr	r2, [r7, #12]
 8007682:	4313      	orrs	r3, r2
 8007684:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8007686:	693b      	ldr	r3, [r7, #16]
 8007688:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 800768c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800768e:	683b      	ldr	r3, [r7, #0]
 8007690:	689b      	ldr	r3, [r3, #8]
 8007692:	041b      	lsls	r3, r3, #16
 8007694:	693a      	ldr	r2, [r7, #16]
 8007696:	4313      	orrs	r3, r2
 8007698:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	4a12      	ldr	r2, [pc, #72]	; (80076e8 <TIM_OC5_SetConfig+0x9c>)
 800769e:	4293      	cmp	r3, r2
 80076a0:	d003      	beq.n	80076aa <TIM_OC5_SetConfig+0x5e>
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	4a11      	ldr	r2, [pc, #68]	; (80076ec <TIM_OC5_SetConfig+0xa0>)
 80076a6:	4293      	cmp	r3, r2
 80076a8:	d109      	bne.n	80076be <TIM_OC5_SetConfig+0x72>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80076aa:	697b      	ldr	r3, [r7, #20]
 80076ac:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80076b0:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80076b2:	683b      	ldr	r3, [r7, #0]
 80076b4:	695b      	ldr	r3, [r3, #20]
 80076b6:	021b      	lsls	r3, r3, #8
 80076b8:	697a      	ldr	r2, [r7, #20]
 80076ba:	4313      	orrs	r3, r2
 80076bc:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	697a      	ldr	r2, [r7, #20]
 80076c2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	68fa      	ldr	r2, [r7, #12]
 80076c8:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80076ca:	683b      	ldr	r3, [r7, #0]
 80076cc:	685a      	ldr	r2, [r3, #4]
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	693a      	ldr	r2, [r7, #16]
 80076d6:	621a      	str	r2, [r3, #32]
}
 80076d8:	bf00      	nop
 80076da:	371c      	adds	r7, #28
 80076dc:	46bd      	mov	sp, r7
 80076de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076e2:	4770      	bx	lr
 80076e4:	fffeff8f 	.word	0xfffeff8f
 80076e8:	40010000 	.word	0x40010000
 80076ec:	40010400 	.word	0x40010400

080076f0 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 80076f0:	b480      	push	{r7}
 80076f2:	b087      	sub	sp, #28
 80076f4:	af00      	add	r7, sp, #0
 80076f6:	6078      	str	r0, [r7, #4]
 80076f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	6a1b      	ldr	r3, [r3, #32]
 80076fe:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007706:	687b      	ldr	r3, [r7, #4]
 8007708:	6a1b      	ldr	r3, [r3, #32]
 800770a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	685b      	ldr	r3, [r3, #4]
 8007710:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007716:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8007718:	68fa      	ldr	r2, [r7, #12]
 800771a:	4b1c      	ldr	r3, [pc, #112]	; (800778c <TIM_OC6_SetConfig+0x9c>)
 800771c:	4013      	ands	r3, r2
 800771e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007720:	683b      	ldr	r3, [r7, #0]
 8007722:	681b      	ldr	r3, [r3, #0]
 8007724:	021b      	lsls	r3, r3, #8
 8007726:	68fa      	ldr	r2, [r7, #12]
 8007728:	4313      	orrs	r3, r2
 800772a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800772c:	693b      	ldr	r3, [r7, #16]
 800772e:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8007732:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8007734:	683b      	ldr	r3, [r7, #0]
 8007736:	689b      	ldr	r3, [r3, #8]
 8007738:	051b      	lsls	r3, r3, #20
 800773a:	693a      	ldr	r2, [r7, #16]
 800773c:	4313      	orrs	r3, r2
 800773e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	4a13      	ldr	r2, [pc, #76]	; (8007790 <TIM_OC6_SetConfig+0xa0>)
 8007744:	4293      	cmp	r3, r2
 8007746:	d003      	beq.n	8007750 <TIM_OC6_SetConfig+0x60>
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	4a12      	ldr	r2, [pc, #72]	; (8007794 <TIM_OC6_SetConfig+0xa4>)
 800774c:	4293      	cmp	r3, r2
 800774e:	d109      	bne.n	8007764 <TIM_OC6_SetConfig+0x74>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8007750:	697b      	ldr	r3, [r7, #20]
 8007752:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007756:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8007758:	683b      	ldr	r3, [r7, #0]
 800775a:	695b      	ldr	r3, [r3, #20]
 800775c:	029b      	lsls	r3, r3, #10
 800775e:	697a      	ldr	r2, [r7, #20]
 8007760:	4313      	orrs	r3, r2
 8007762:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	697a      	ldr	r2, [r7, #20]
 8007768:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	68fa      	ldr	r2, [r7, #12]
 800776e:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8007770:	683b      	ldr	r3, [r7, #0]
 8007772:	685a      	ldr	r2, [r3, #4]
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	693a      	ldr	r2, [r7, #16]
 800777c:	621a      	str	r2, [r3, #32]
}
 800777e:	bf00      	nop
 8007780:	371c      	adds	r7, #28
 8007782:	46bd      	mov	sp, r7
 8007784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007788:	4770      	bx	lr
 800778a:	bf00      	nop
 800778c:	feff8fff 	.word	0xfeff8fff
 8007790:	40010000 	.word	0x40010000
 8007794:	40010400 	.word	0x40010400

08007798 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007798:	b480      	push	{r7}
 800779a:	b087      	sub	sp, #28
 800779c:	af00      	add	r7, sp, #0
 800779e:	60f8      	str	r0, [r7, #12]
 80077a0:	60b9      	str	r1, [r7, #8]
 80077a2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80077a4:	68fb      	ldr	r3, [r7, #12]
 80077a6:	6a1b      	ldr	r3, [r3, #32]
 80077a8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80077aa:	68fb      	ldr	r3, [r7, #12]
 80077ac:	6a1b      	ldr	r3, [r3, #32]
 80077ae:	f023 0201 	bic.w	r2, r3, #1
 80077b2:	68fb      	ldr	r3, [r7, #12]
 80077b4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80077b6:	68fb      	ldr	r3, [r7, #12]
 80077b8:	699b      	ldr	r3, [r3, #24]
 80077ba:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80077bc:	693b      	ldr	r3, [r7, #16]
 80077be:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80077c2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	011b      	lsls	r3, r3, #4
 80077c8:	693a      	ldr	r2, [r7, #16]
 80077ca:	4313      	orrs	r3, r2
 80077cc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80077ce:	697b      	ldr	r3, [r7, #20]
 80077d0:	f023 030a 	bic.w	r3, r3, #10
 80077d4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80077d6:	697a      	ldr	r2, [r7, #20]
 80077d8:	68bb      	ldr	r3, [r7, #8]
 80077da:	4313      	orrs	r3, r2
 80077dc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80077de:	68fb      	ldr	r3, [r7, #12]
 80077e0:	693a      	ldr	r2, [r7, #16]
 80077e2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80077e4:	68fb      	ldr	r3, [r7, #12]
 80077e6:	697a      	ldr	r2, [r7, #20]
 80077e8:	621a      	str	r2, [r3, #32]
}
 80077ea:	bf00      	nop
 80077ec:	371c      	adds	r7, #28
 80077ee:	46bd      	mov	sp, r7
 80077f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077f4:	4770      	bx	lr

080077f6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80077f6:	b480      	push	{r7}
 80077f8:	b087      	sub	sp, #28
 80077fa:	af00      	add	r7, sp, #0
 80077fc:	60f8      	str	r0, [r7, #12]
 80077fe:	60b9      	str	r1, [r7, #8]
 8007800:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007802:	68fb      	ldr	r3, [r7, #12]
 8007804:	6a1b      	ldr	r3, [r3, #32]
 8007806:	f023 0210 	bic.w	r2, r3, #16
 800780a:	68fb      	ldr	r3, [r7, #12]
 800780c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800780e:	68fb      	ldr	r3, [r7, #12]
 8007810:	699b      	ldr	r3, [r3, #24]
 8007812:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007814:	68fb      	ldr	r3, [r7, #12]
 8007816:	6a1b      	ldr	r3, [r3, #32]
 8007818:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800781a:	697b      	ldr	r3, [r7, #20]
 800781c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007820:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	031b      	lsls	r3, r3, #12
 8007826:	697a      	ldr	r2, [r7, #20]
 8007828:	4313      	orrs	r3, r2
 800782a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800782c:	693b      	ldr	r3, [r7, #16]
 800782e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8007832:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007834:	68bb      	ldr	r3, [r7, #8]
 8007836:	011b      	lsls	r3, r3, #4
 8007838:	693a      	ldr	r2, [r7, #16]
 800783a:	4313      	orrs	r3, r2
 800783c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800783e:	68fb      	ldr	r3, [r7, #12]
 8007840:	697a      	ldr	r2, [r7, #20]
 8007842:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007844:	68fb      	ldr	r3, [r7, #12]
 8007846:	693a      	ldr	r2, [r7, #16]
 8007848:	621a      	str	r2, [r3, #32]
}
 800784a:	bf00      	nop
 800784c:	371c      	adds	r7, #28
 800784e:	46bd      	mov	sp, r7
 8007850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007854:	4770      	bx	lr

08007856 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007856:	b480      	push	{r7}
 8007858:	b085      	sub	sp, #20
 800785a:	af00      	add	r7, sp, #0
 800785c:	6078      	str	r0, [r7, #4]
 800785e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	689b      	ldr	r3, [r3, #8]
 8007864:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007866:	68fb      	ldr	r3, [r7, #12]
 8007868:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800786c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800786e:	683a      	ldr	r2, [r7, #0]
 8007870:	68fb      	ldr	r3, [r7, #12]
 8007872:	4313      	orrs	r3, r2
 8007874:	f043 0307 	orr.w	r3, r3, #7
 8007878:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	68fa      	ldr	r2, [r7, #12]
 800787e:	609a      	str	r2, [r3, #8]
}
 8007880:	bf00      	nop
 8007882:	3714      	adds	r7, #20
 8007884:	46bd      	mov	sp, r7
 8007886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800788a:	4770      	bx	lr

0800788c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800788c:	b480      	push	{r7}
 800788e:	b087      	sub	sp, #28
 8007890:	af00      	add	r7, sp, #0
 8007892:	60f8      	str	r0, [r7, #12]
 8007894:	60b9      	str	r1, [r7, #8]
 8007896:	607a      	str	r2, [r7, #4]
 8007898:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800789a:	68fb      	ldr	r3, [r7, #12]
 800789c:	689b      	ldr	r3, [r3, #8]
 800789e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80078a0:	697b      	ldr	r3, [r7, #20]
 80078a2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80078a6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80078a8:	683b      	ldr	r3, [r7, #0]
 80078aa:	021a      	lsls	r2, r3, #8
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	431a      	orrs	r2, r3
 80078b0:	68bb      	ldr	r3, [r7, #8]
 80078b2:	4313      	orrs	r3, r2
 80078b4:	697a      	ldr	r2, [r7, #20]
 80078b6:	4313      	orrs	r3, r2
 80078b8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80078ba:	68fb      	ldr	r3, [r7, #12]
 80078bc:	697a      	ldr	r2, [r7, #20]
 80078be:	609a      	str	r2, [r3, #8]
}
 80078c0:	bf00      	nop
 80078c2:	371c      	adds	r7, #28
 80078c4:	46bd      	mov	sp, r7
 80078c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078ca:	4770      	bx	lr

080078cc <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80078cc:	b480      	push	{r7}
 80078ce:	b087      	sub	sp, #28
 80078d0:	af00      	add	r7, sp, #0
 80078d2:	60f8      	str	r0, [r7, #12]
 80078d4:	60b9      	str	r1, [r7, #8]
 80078d6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80078d8:	68bb      	ldr	r3, [r7, #8]
 80078da:	f003 031f 	and.w	r3, r3, #31
 80078de:	2201      	movs	r2, #1
 80078e0:	fa02 f303 	lsl.w	r3, r2, r3
 80078e4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80078e6:	68fb      	ldr	r3, [r7, #12]
 80078e8:	6a1a      	ldr	r2, [r3, #32]
 80078ea:	697b      	ldr	r3, [r7, #20]
 80078ec:	43db      	mvns	r3, r3
 80078ee:	401a      	ands	r2, r3
 80078f0:	68fb      	ldr	r3, [r7, #12]
 80078f2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80078f4:	68fb      	ldr	r3, [r7, #12]
 80078f6:	6a1a      	ldr	r2, [r3, #32]
 80078f8:	68bb      	ldr	r3, [r7, #8]
 80078fa:	f003 031f 	and.w	r3, r3, #31
 80078fe:	6879      	ldr	r1, [r7, #4]
 8007900:	fa01 f303 	lsl.w	r3, r1, r3
 8007904:	431a      	orrs	r2, r3
 8007906:	68fb      	ldr	r3, [r7, #12]
 8007908:	621a      	str	r2, [r3, #32]
}
 800790a:	bf00      	nop
 800790c:	371c      	adds	r7, #28
 800790e:	46bd      	mov	sp, r7
 8007910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007914:	4770      	bx	lr
	...

08007918 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007918:	b480      	push	{r7}
 800791a:	b085      	sub	sp, #20
 800791c:	af00      	add	r7, sp, #0
 800791e:	6078      	str	r0, [r7, #4]
 8007920:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007928:	2b01      	cmp	r3, #1
 800792a:	d101      	bne.n	8007930 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800792c:	2302      	movs	r3, #2
 800792e:	e06d      	b.n	8007a0c <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	2201      	movs	r2, #1
 8007934:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	2202      	movs	r2, #2
 800793c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	681b      	ldr	r3, [r3, #0]
 8007944:	685b      	ldr	r3, [r3, #4]
 8007946:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	681b      	ldr	r3, [r3, #0]
 800794c:	689b      	ldr	r3, [r3, #8]
 800794e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	681b      	ldr	r3, [r3, #0]
 8007954:	4a30      	ldr	r2, [pc, #192]	; (8007a18 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8007956:	4293      	cmp	r3, r2
 8007958:	d004      	beq.n	8007964 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	681b      	ldr	r3, [r3, #0]
 800795e:	4a2f      	ldr	r2, [pc, #188]	; (8007a1c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8007960:	4293      	cmp	r3, r2
 8007962:	d108      	bne.n	8007976 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8007964:	68fb      	ldr	r3, [r7, #12]
 8007966:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800796a:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800796c:	683b      	ldr	r3, [r7, #0]
 800796e:	685b      	ldr	r3, [r3, #4]
 8007970:	68fa      	ldr	r2, [r7, #12]
 8007972:	4313      	orrs	r3, r2
 8007974:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007976:	68fb      	ldr	r3, [r7, #12]
 8007978:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800797c:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800797e:	683b      	ldr	r3, [r7, #0]
 8007980:	681b      	ldr	r3, [r3, #0]
 8007982:	68fa      	ldr	r2, [r7, #12]
 8007984:	4313      	orrs	r3, r2
 8007986:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	681b      	ldr	r3, [r3, #0]
 800798c:	68fa      	ldr	r2, [r7, #12]
 800798e:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	681b      	ldr	r3, [r3, #0]
 8007994:	4a20      	ldr	r2, [pc, #128]	; (8007a18 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8007996:	4293      	cmp	r3, r2
 8007998:	d022      	beq.n	80079e0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	681b      	ldr	r3, [r3, #0]
 800799e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80079a2:	d01d      	beq.n	80079e0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	681b      	ldr	r3, [r3, #0]
 80079a8:	4a1d      	ldr	r2, [pc, #116]	; (8007a20 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 80079aa:	4293      	cmp	r3, r2
 80079ac:	d018      	beq.n	80079e0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	681b      	ldr	r3, [r3, #0]
 80079b2:	4a1c      	ldr	r2, [pc, #112]	; (8007a24 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 80079b4:	4293      	cmp	r3, r2
 80079b6:	d013      	beq.n	80079e0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80079b8:	687b      	ldr	r3, [r7, #4]
 80079ba:	681b      	ldr	r3, [r3, #0]
 80079bc:	4a1a      	ldr	r2, [pc, #104]	; (8007a28 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 80079be:	4293      	cmp	r3, r2
 80079c0:	d00e      	beq.n	80079e0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	681b      	ldr	r3, [r3, #0]
 80079c6:	4a15      	ldr	r2, [pc, #84]	; (8007a1c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80079c8:	4293      	cmp	r3, r2
 80079ca:	d009      	beq.n	80079e0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	681b      	ldr	r3, [r3, #0]
 80079d0:	4a16      	ldr	r2, [pc, #88]	; (8007a2c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80079d2:	4293      	cmp	r3, r2
 80079d4:	d004      	beq.n	80079e0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	681b      	ldr	r3, [r3, #0]
 80079da:	4a15      	ldr	r2, [pc, #84]	; (8007a30 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 80079dc:	4293      	cmp	r3, r2
 80079de:	d10c      	bne.n	80079fa <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80079e0:	68bb      	ldr	r3, [r7, #8]
 80079e2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80079e6:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80079e8:	683b      	ldr	r3, [r7, #0]
 80079ea:	689b      	ldr	r3, [r3, #8]
 80079ec:	68ba      	ldr	r2, [r7, #8]
 80079ee:	4313      	orrs	r3, r2
 80079f0:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	681b      	ldr	r3, [r3, #0]
 80079f6:	68ba      	ldr	r2, [r7, #8]
 80079f8:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	2201      	movs	r2, #1
 80079fe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	2200      	movs	r2, #0
 8007a06:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007a0a:	2300      	movs	r3, #0
}
 8007a0c:	4618      	mov	r0, r3
 8007a0e:	3714      	adds	r7, #20
 8007a10:	46bd      	mov	sp, r7
 8007a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a16:	4770      	bx	lr
 8007a18:	40010000 	.word	0x40010000
 8007a1c:	40010400 	.word	0x40010400
 8007a20:	40000400 	.word	0x40000400
 8007a24:	40000800 	.word	0x40000800
 8007a28:	40000c00 	.word	0x40000c00
 8007a2c:	40014000 	.word	0x40014000
 8007a30:	40001800 	.word	0x40001800

08007a34 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007a34:	b480      	push	{r7}
 8007a36:	b083      	sub	sp, #12
 8007a38:	af00      	add	r7, sp, #0
 8007a3a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007a3c:	bf00      	nop
 8007a3e:	370c      	adds	r7, #12
 8007a40:	46bd      	mov	sp, r7
 8007a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a46:	4770      	bx	lr

08007a48 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007a48:	b480      	push	{r7}
 8007a4a:	b083      	sub	sp, #12
 8007a4c:	af00      	add	r7, sp, #0
 8007a4e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007a50:	bf00      	nop
 8007a52:	370c      	adds	r7, #12
 8007a54:	46bd      	mov	sp, r7
 8007a56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a5a:	4770      	bx	lr

08007a5c <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8007a5c:	b480      	push	{r7}
 8007a5e:	b083      	sub	sp, #12
 8007a60:	af00      	add	r7, sp, #0
 8007a62:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8007a64:	bf00      	nop
 8007a66:	370c      	adds	r7, #12
 8007a68:	46bd      	mov	sp, r7
 8007a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a6e:	4770      	bx	lr

08007a70 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007a70:	b580      	push	{r7, lr}
 8007a72:	b082      	sub	sp, #8
 8007a74:	af00      	add	r7, sp, #0
 8007a76:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	2b00      	cmp	r3, #0
 8007a7c:	d101      	bne.n	8007a82 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007a7e:	2301      	movs	r3, #1
 8007a80:	e040      	b.n	8007b04 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8007a82:	687b      	ldr	r3, [r7, #4]
 8007a84:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007a86:	2b00      	cmp	r3, #0
 8007a88:	d106      	bne.n	8007a98 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	2200      	movs	r2, #0
 8007a8e:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007a92:	6878      	ldr	r0, [r7, #4]
 8007a94:	f7fa fde6 	bl	8002664 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	2224      	movs	r2, #36	; 0x24
 8007a9c:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	681b      	ldr	r3, [r3, #0]
 8007aa2:	681a      	ldr	r2, [r3, #0]
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	681b      	ldr	r3, [r3, #0]
 8007aa8:	f022 0201 	bic.w	r2, r2, #1
 8007aac:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007aae:	6878      	ldr	r0, [r7, #4]
 8007ab0:	f000 faf0 	bl	8008094 <UART_SetConfig>
 8007ab4:	4603      	mov	r3, r0
 8007ab6:	2b01      	cmp	r3, #1
 8007ab8:	d101      	bne.n	8007abe <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8007aba:	2301      	movs	r3, #1
 8007abc:	e022      	b.n	8007b04 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007ac2:	2b00      	cmp	r3, #0
 8007ac4:	d002      	beq.n	8007acc <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8007ac6:	6878      	ldr	r0, [r7, #4]
 8007ac8:	f000 fd46 	bl	8008558 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	681b      	ldr	r3, [r3, #0]
 8007ad0:	685a      	ldr	r2, [r3, #4]
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	681b      	ldr	r3, [r3, #0]
 8007ad6:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8007ada:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	681b      	ldr	r3, [r3, #0]
 8007ae0:	689a      	ldr	r2, [r3, #8]
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	681b      	ldr	r3, [r3, #0]
 8007ae6:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8007aea:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	681b      	ldr	r3, [r3, #0]
 8007af0:	681a      	ldr	r2, [r3, #0]
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	681b      	ldr	r3, [r3, #0]
 8007af6:	f042 0201 	orr.w	r2, r2, #1
 8007afa:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007afc:	6878      	ldr	r0, [r7, #4]
 8007afe:	f000 fdcd 	bl	800869c <UART_CheckIdleState>
 8007b02:	4603      	mov	r3, r0
}
 8007b04:	4618      	mov	r0, r3
 8007b06:	3708      	adds	r7, #8
 8007b08:	46bd      	mov	sp, r7
 8007b0a:	bd80      	pop	{r7, pc}

08007b0c <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007b0c:	b480      	push	{r7}
 8007b0e:	b085      	sub	sp, #20
 8007b10:	af00      	add	r7, sp, #0
 8007b12:	60f8      	str	r0, [r7, #12]
 8007b14:	60b9      	str	r1, [r7, #8]
 8007b16:	4613      	mov	r3, r2
 8007b18:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007b1a:	68fb      	ldr	r3, [r7, #12]
 8007b1c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007b1e:	2b20      	cmp	r3, #32
 8007b20:	d145      	bne.n	8007bae <HAL_UART_Transmit_IT+0xa2>
  {
    if ((pData == NULL) || (Size == 0U))
 8007b22:	68bb      	ldr	r3, [r7, #8]
 8007b24:	2b00      	cmp	r3, #0
 8007b26:	d002      	beq.n	8007b2e <HAL_UART_Transmit_IT+0x22>
 8007b28:	88fb      	ldrh	r3, [r7, #6]
 8007b2a:	2b00      	cmp	r3, #0
 8007b2c:	d101      	bne.n	8007b32 <HAL_UART_Transmit_IT+0x26>
    {
      return HAL_ERROR;
 8007b2e:	2301      	movs	r3, #1
 8007b30:	e03e      	b.n	8007bb0 <HAL_UART_Transmit_IT+0xa4>
    }

    __HAL_LOCK(huart);
 8007b32:	68fb      	ldr	r3, [r7, #12]
 8007b34:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8007b38:	2b01      	cmp	r3, #1
 8007b3a:	d101      	bne.n	8007b40 <HAL_UART_Transmit_IT+0x34>
 8007b3c:	2302      	movs	r3, #2
 8007b3e:	e037      	b.n	8007bb0 <HAL_UART_Transmit_IT+0xa4>
 8007b40:	68fb      	ldr	r3, [r7, #12]
 8007b42:	2201      	movs	r2, #1
 8007b44:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->pTxBuffPtr  = pData;
 8007b48:	68fb      	ldr	r3, [r7, #12]
 8007b4a:	68ba      	ldr	r2, [r7, #8]
 8007b4c:	64da      	str	r2, [r3, #76]	; 0x4c
    huart->TxXferSize  = Size;
 8007b4e:	68fb      	ldr	r3, [r7, #12]
 8007b50:	88fa      	ldrh	r2, [r7, #6]
 8007b52:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8007b56:	68fb      	ldr	r3, [r7, #12]
 8007b58:	88fa      	ldrh	r2, [r7, #6]
 8007b5a:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    huart->TxISR       = NULL;
 8007b5e:	68fb      	ldr	r3, [r7, #12]
 8007b60:	2200      	movs	r2, #0
 8007b62:	669a      	str	r2, [r3, #104]	; 0x68

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007b64:	68fb      	ldr	r3, [r7, #12]
 8007b66:	2200      	movs	r2, #0
 8007b68:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007b6c:	68fb      	ldr	r3, [r7, #12]
 8007b6e:	2221      	movs	r2, #33	; 0x21
 8007b70:	679a      	str	r2, [r3, #120]	; 0x78

    /* Set the Tx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007b72:	68fb      	ldr	r3, [r7, #12]
 8007b74:	689b      	ldr	r3, [r3, #8]
 8007b76:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007b7a:	d107      	bne.n	8007b8c <HAL_UART_Transmit_IT+0x80>
 8007b7c:	68fb      	ldr	r3, [r7, #12]
 8007b7e:	691b      	ldr	r3, [r3, #16]
 8007b80:	2b00      	cmp	r3, #0
 8007b82:	d103      	bne.n	8007b8c <HAL_UART_Transmit_IT+0x80>
    {
      huart->TxISR = UART_TxISR_16BIT;
 8007b84:	68fb      	ldr	r3, [r7, #12]
 8007b86:	4a0d      	ldr	r2, [pc, #52]	; (8007bbc <HAL_UART_Transmit_IT+0xb0>)
 8007b88:	669a      	str	r2, [r3, #104]	; 0x68
 8007b8a:	e002      	b.n	8007b92 <HAL_UART_Transmit_IT+0x86>
    }
    else
    {
      huart->TxISR = UART_TxISR_8BIT;
 8007b8c:	68fb      	ldr	r3, [r7, #12]
 8007b8e:	4a0c      	ldr	r2, [pc, #48]	; (8007bc0 <HAL_UART_Transmit_IT+0xb4>)
 8007b90:	669a      	str	r2, [r3, #104]	; 0x68
    }

    __HAL_UNLOCK(huart);
 8007b92:	68fb      	ldr	r3, [r7, #12]
 8007b94:	2200      	movs	r2, #0
 8007b96:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Enable the Transmit Data Register Empty interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8007b9a:	68fb      	ldr	r3, [r7, #12]
 8007b9c:	681b      	ldr	r3, [r3, #0]
 8007b9e:	681a      	ldr	r2, [r3, #0]
 8007ba0:	68fb      	ldr	r3, [r7, #12]
 8007ba2:	681b      	ldr	r3, [r3, #0]
 8007ba4:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8007ba8:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 8007baa:	2300      	movs	r3, #0
 8007bac:	e000      	b.n	8007bb0 <HAL_UART_Transmit_IT+0xa4>
  }
  else
  {
    return HAL_BUSY;
 8007bae:	2302      	movs	r3, #2
  }
}
 8007bb0:	4618      	mov	r0, r3
 8007bb2:	3714      	adds	r7, #20
 8007bb4:	46bd      	mov	sp, r7
 8007bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bba:	4770      	bx	lr
 8007bbc:	08008a35 	.word	0x08008a35
 8007bc0:	080089c3 	.word	0x080089c3

08007bc4 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007bc4:	b580      	push	{r7, lr}
 8007bc6:	b084      	sub	sp, #16
 8007bc8:	af00      	add	r7, sp, #0
 8007bca:	60f8      	str	r0, [r7, #12]
 8007bcc:	60b9      	str	r1, [r7, #8]
 8007bce:	4613      	mov	r3, r2
 8007bd0:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8007bd2:	68fb      	ldr	r3, [r7, #12]
 8007bd4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007bd6:	2b20      	cmp	r3, #32
 8007bd8:	d12c      	bne.n	8007c34 <HAL_UART_Receive_IT+0x70>
  {
    if ((pData == NULL) || (Size == 0U))
 8007bda:	68bb      	ldr	r3, [r7, #8]
 8007bdc:	2b00      	cmp	r3, #0
 8007bde:	d002      	beq.n	8007be6 <HAL_UART_Receive_IT+0x22>
 8007be0:	88fb      	ldrh	r3, [r7, #6]
 8007be2:	2b00      	cmp	r3, #0
 8007be4:	d101      	bne.n	8007bea <HAL_UART_Receive_IT+0x26>
    {
      return HAL_ERROR;
 8007be6:	2301      	movs	r3, #1
 8007be8:	e025      	b.n	8007c36 <HAL_UART_Receive_IT+0x72>
    }

    __HAL_LOCK(huart);
 8007bea:	68fb      	ldr	r3, [r7, #12]
 8007bec:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8007bf0:	2b01      	cmp	r3, #1
 8007bf2:	d101      	bne.n	8007bf8 <HAL_UART_Receive_IT+0x34>
 8007bf4:	2302      	movs	r3, #2
 8007bf6:	e01e      	b.n	8007c36 <HAL_UART_Receive_IT+0x72>
 8007bf8:	68fb      	ldr	r3, [r7, #12]
 8007bfa:	2201      	movs	r2, #1
 8007bfc:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007c00:	68fb      	ldr	r3, [r7, #12]
 8007c02:	2200      	movs	r2, #0
 8007c04:	661a      	str	r2, [r3, #96]	; 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8007c06:	68fb      	ldr	r3, [r7, #12]
 8007c08:	681b      	ldr	r3, [r3, #0]
 8007c0a:	685b      	ldr	r3, [r3, #4]
 8007c0c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8007c10:	2b00      	cmp	r3, #0
 8007c12:	d007      	beq.n	8007c24 <HAL_UART_Receive_IT+0x60>
    {
      /* Enable the UART Receiver Timeout Interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8007c14:	68fb      	ldr	r3, [r7, #12]
 8007c16:	681b      	ldr	r3, [r3, #0]
 8007c18:	681a      	ldr	r2, [r3, #0]
 8007c1a:	68fb      	ldr	r3, [r7, #12]
 8007c1c:	681b      	ldr	r3, [r3, #0]
 8007c1e:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8007c22:	601a      	str	r2, [r3, #0]
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8007c24:	88fb      	ldrh	r3, [r7, #6]
 8007c26:	461a      	mov	r2, r3
 8007c28:	68b9      	ldr	r1, [r7, #8]
 8007c2a:	68f8      	ldr	r0, [r7, #12]
 8007c2c:	f000 fdfc 	bl	8008828 <UART_Start_Receive_IT>
 8007c30:	4603      	mov	r3, r0
 8007c32:	e000      	b.n	8007c36 <HAL_UART_Receive_IT+0x72>
  }
  else
  {
    return HAL_BUSY;
 8007c34:	2302      	movs	r3, #2
  }
}
 8007c36:	4618      	mov	r0, r3
 8007c38:	3710      	adds	r7, #16
 8007c3a:	46bd      	mov	sp, r7
 8007c3c:	bd80      	pop	{r7, pc}
	...

08007c40 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007c40:	b580      	push	{r7, lr}
 8007c42:	b088      	sub	sp, #32
 8007c44:	af00      	add	r7, sp, #0
 8007c46:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	681b      	ldr	r3, [r3, #0]
 8007c4c:	69db      	ldr	r3, [r3, #28]
 8007c4e:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	681b      	ldr	r3, [r3, #0]
 8007c54:	681b      	ldr	r3, [r3, #0]
 8007c56:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	681b      	ldr	r3, [r3, #0]
 8007c5c:	689b      	ldr	r3, [r3, #8]
 8007c5e:	617b      	str	r3, [r7, #20]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8007c60:	69fa      	ldr	r2, [r7, #28]
 8007c62:	f640 030f 	movw	r3, #2063	; 0x80f
 8007c66:	4013      	ands	r3, r2
 8007c68:	613b      	str	r3, [r7, #16]
  if (errorflags == 0U)
 8007c6a:	693b      	ldr	r3, [r7, #16]
 8007c6c:	2b00      	cmp	r3, #0
 8007c6e:	d113      	bne.n	8007c98 <HAL_UART_IRQHandler+0x58>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8007c70:	69fb      	ldr	r3, [r7, #28]
 8007c72:	f003 0320 	and.w	r3, r3, #32
 8007c76:	2b00      	cmp	r3, #0
 8007c78:	d00e      	beq.n	8007c98 <HAL_UART_IRQHandler+0x58>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8007c7a:	69bb      	ldr	r3, [r7, #24]
 8007c7c:	f003 0320 	and.w	r3, r3, #32
 8007c80:	2b00      	cmp	r3, #0
 8007c82:	d009      	beq.n	8007c98 <HAL_UART_IRQHandler+0x58>
    {
      if (huart->RxISR != NULL)
 8007c84:	687b      	ldr	r3, [r7, #4]
 8007c86:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007c88:	2b00      	cmp	r3, #0
 8007c8a:	f000 81cc 	beq.w	8008026 <HAL_UART_IRQHandler+0x3e6>
      {
        huart->RxISR(huart);
 8007c8e:	687b      	ldr	r3, [r7, #4]
 8007c90:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007c92:	6878      	ldr	r0, [r7, #4]
 8007c94:	4798      	blx	r3
      }
      return;
 8007c96:	e1c6      	b.n	8008026 <HAL_UART_IRQHandler+0x3e6>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8007c98:	693b      	ldr	r3, [r7, #16]
 8007c9a:	2b00      	cmp	r3, #0
 8007c9c:	f000 80e3 	beq.w	8007e66 <HAL_UART_IRQHandler+0x226>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8007ca0:	697b      	ldr	r3, [r7, #20]
 8007ca2:	f003 0301 	and.w	r3, r3, #1
 8007ca6:	2b00      	cmp	r3, #0
 8007ca8:	d105      	bne.n	8007cb6 <HAL_UART_IRQHandler+0x76>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8007caa:	69ba      	ldr	r2, [r7, #24]
 8007cac:	4ba5      	ldr	r3, [pc, #660]	; (8007f44 <HAL_UART_IRQHandler+0x304>)
 8007cae:	4013      	ands	r3, r2
 8007cb0:	2b00      	cmp	r3, #0
 8007cb2:	f000 80d8 	beq.w	8007e66 <HAL_UART_IRQHandler+0x226>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8007cb6:	69fb      	ldr	r3, [r7, #28]
 8007cb8:	f003 0301 	and.w	r3, r3, #1
 8007cbc:	2b00      	cmp	r3, #0
 8007cbe:	d010      	beq.n	8007ce2 <HAL_UART_IRQHandler+0xa2>
 8007cc0:	69bb      	ldr	r3, [r7, #24]
 8007cc2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007cc6:	2b00      	cmp	r3, #0
 8007cc8:	d00b      	beq.n	8007ce2 <HAL_UART_IRQHandler+0xa2>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	681b      	ldr	r3, [r3, #0]
 8007cce:	2201      	movs	r2, #1
 8007cd0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007cd2:	687b      	ldr	r3, [r7, #4]
 8007cd4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007cd8:	f043 0201 	orr.w	r2, r3, #1
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007ce2:	69fb      	ldr	r3, [r7, #28]
 8007ce4:	f003 0302 	and.w	r3, r3, #2
 8007ce8:	2b00      	cmp	r3, #0
 8007cea:	d010      	beq.n	8007d0e <HAL_UART_IRQHandler+0xce>
 8007cec:	697b      	ldr	r3, [r7, #20]
 8007cee:	f003 0301 	and.w	r3, r3, #1
 8007cf2:	2b00      	cmp	r3, #0
 8007cf4:	d00b      	beq.n	8007d0e <HAL_UART_IRQHandler+0xce>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	681b      	ldr	r3, [r3, #0]
 8007cfa:	2202      	movs	r2, #2
 8007cfc:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007d04:	f043 0204 	orr.w	r2, r3, #4
 8007d08:	687b      	ldr	r3, [r7, #4]
 8007d0a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007d0e:	69fb      	ldr	r3, [r7, #28]
 8007d10:	f003 0304 	and.w	r3, r3, #4
 8007d14:	2b00      	cmp	r3, #0
 8007d16:	d010      	beq.n	8007d3a <HAL_UART_IRQHandler+0xfa>
 8007d18:	697b      	ldr	r3, [r7, #20]
 8007d1a:	f003 0301 	and.w	r3, r3, #1
 8007d1e:	2b00      	cmp	r3, #0
 8007d20:	d00b      	beq.n	8007d3a <HAL_UART_IRQHandler+0xfa>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	681b      	ldr	r3, [r3, #0]
 8007d26:	2204      	movs	r2, #4
 8007d28:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007d30:	f043 0202 	orr.w	r2, r3, #2
 8007d34:	687b      	ldr	r3, [r7, #4]
 8007d36:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8007d3a:	69fb      	ldr	r3, [r7, #28]
 8007d3c:	f003 0308 	and.w	r3, r3, #8
 8007d40:	2b00      	cmp	r3, #0
 8007d42:	d015      	beq.n	8007d70 <HAL_UART_IRQHandler+0x130>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8007d44:	69bb      	ldr	r3, [r7, #24]
 8007d46:	f003 0320 	and.w	r3, r3, #32
 8007d4a:	2b00      	cmp	r3, #0
 8007d4c:	d104      	bne.n	8007d58 <HAL_UART_IRQHandler+0x118>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8007d4e:	697b      	ldr	r3, [r7, #20]
 8007d50:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8007d54:	2b00      	cmp	r3, #0
 8007d56:	d00b      	beq.n	8007d70 <HAL_UART_IRQHandler+0x130>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007d58:	687b      	ldr	r3, [r7, #4]
 8007d5a:	681b      	ldr	r3, [r3, #0]
 8007d5c:	2208      	movs	r2, #8
 8007d5e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007d66:	f043 0208 	orr.w	r2, r3, #8
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8007d70:	69fb      	ldr	r3, [r7, #28]
 8007d72:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007d76:	2b00      	cmp	r3, #0
 8007d78:	d011      	beq.n	8007d9e <HAL_UART_IRQHandler+0x15e>
 8007d7a:	69bb      	ldr	r3, [r7, #24]
 8007d7c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8007d80:	2b00      	cmp	r3, #0
 8007d82:	d00c      	beq.n	8007d9e <HAL_UART_IRQHandler+0x15e>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	681b      	ldr	r3, [r3, #0]
 8007d88:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8007d8c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8007d8e:	687b      	ldr	r3, [r7, #4]
 8007d90:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007d94:	f043 0220 	orr.w	r2, r3, #32
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007da4:	2b00      	cmp	r3, #0
 8007da6:	f000 8140 	beq.w	800802a <HAL_UART_IRQHandler+0x3ea>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8007daa:	69fb      	ldr	r3, [r7, #28]
 8007dac:	f003 0320 	and.w	r3, r3, #32
 8007db0:	2b00      	cmp	r3, #0
 8007db2:	d00c      	beq.n	8007dce <HAL_UART_IRQHandler+0x18e>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8007db4:	69bb      	ldr	r3, [r7, #24]
 8007db6:	f003 0320 	and.w	r3, r3, #32
 8007dba:	2b00      	cmp	r3, #0
 8007dbc:	d007      	beq.n	8007dce <HAL_UART_IRQHandler+0x18e>
      {
        if (huart->RxISR != NULL)
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007dc2:	2b00      	cmp	r3, #0
 8007dc4:	d003      	beq.n	8007dce <HAL_UART_IRQHandler+0x18e>
        {
          huart->RxISR(huart);
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007dca:	6878      	ldr	r0, [r7, #4]
 8007dcc:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007dd4:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007dd6:	687b      	ldr	r3, [r7, #4]
 8007dd8:	681b      	ldr	r3, [r3, #0]
 8007dda:	689b      	ldr	r3, [r3, #8]
 8007ddc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007de0:	2b40      	cmp	r3, #64	; 0x40
 8007de2:	d004      	beq.n	8007dee <HAL_UART_IRQHandler+0x1ae>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8007de4:	68fb      	ldr	r3, [r7, #12]
 8007de6:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007dea:	2b00      	cmp	r3, #0
 8007dec:	d031      	beq.n	8007e52 <HAL_UART_IRQHandler+0x212>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8007dee:	6878      	ldr	r0, [r7, #4]
 8007df0:	f000 fda2 	bl	8008938 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	681b      	ldr	r3, [r3, #0]
 8007df8:	689b      	ldr	r3, [r3, #8]
 8007dfa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007dfe:	2b40      	cmp	r3, #64	; 0x40
 8007e00:	d123      	bne.n	8007e4a <HAL_UART_IRQHandler+0x20a>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007e02:	687b      	ldr	r3, [r7, #4]
 8007e04:	681b      	ldr	r3, [r3, #0]
 8007e06:	689a      	ldr	r2, [r3, #8]
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	681b      	ldr	r3, [r3, #0]
 8007e0c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007e10:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8007e12:	687b      	ldr	r3, [r7, #4]
 8007e14:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007e16:	2b00      	cmp	r3, #0
 8007e18:	d013      	beq.n	8007e42 <HAL_UART_IRQHandler+0x202>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007e1e:	4a4a      	ldr	r2, [pc, #296]	; (8007f48 <HAL_UART_IRQHandler+0x308>)
 8007e20:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007e26:	4618      	mov	r0, r3
 8007e28:	f7fb fe60 	bl	8003aec <HAL_DMA_Abort_IT>
 8007e2c:	4603      	mov	r3, r0
 8007e2e:	2b00      	cmp	r3, #0
 8007e30:	d017      	beq.n	8007e62 <HAL_UART_IRQHandler+0x222>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007e32:	687b      	ldr	r3, [r7, #4]
 8007e34:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007e36:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007e38:	687a      	ldr	r2, [r7, #4]
 8007e3a:	6f12      	ldr	r2, [r2, #112]	; 0x70
 8007e3c:	4610      	mov	r0, r2
 8007e3e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007e40:	e00f      	b.n	8007e62 <HAL_UART_IRQHandler+0x222>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8007e42:	6878      	ldr	r0, [r7, #4]
 8007e44:	f000 f906 	bl	8008054 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007e48:	e00b      	b.n	8007e62 <HAL_UART_IRQHandler+0x222>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007e4a:	6878      	ldr	r0, [r7, #4]
 8007e4c:	f000 f902 	bl	8008054 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007e50:	e007      	b.n	8007e62 <HAL_UART_IRQHandler+0x222>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8007e52:	6878      	ldr	r0, [r7, #4]
 8007e54:	f000 f8fe 	bl	8008054 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	2200      	movs	r2, #0
 8007e5c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      }
    }
    return;
 8007e60:	e0e3      	b.n	800802a <HAL_UART_IRQHandler+0x3ea>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007e62:	bf00      	nop
    return;
 8007e64:	e0e1      	b.n	800802a <HAL_UART_IRQHandler+0x3ea>

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007e66:	687b      	ldr	r3, [r7, #4]
 8007e68:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007e6a:	2b01      	cmp	r3, #1
 8007e6c:	f040 80a7 	bne.w	8007fbe <HAL_UART_IRQHandler+0x37e>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8007e70:	69fb      	ldr	r3, [r7, #28]
 8007e72:	f003 0310 	and.w	r3, r3, #16
 8007e76:	2b00      	cmp	r3, #0
 8007e78:	f000 80a1 	beq.w	8007fbe <HAL_UART_IRQHandler+0x37e>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8007e7c:	69bb      	ldr	r3, [r7, #24]
 8007e7e:	f003 0310 	and.w	r3, r3, #16
 8007e82:	2b00      	cmp	r3, #0
 8007e84:	f000 809b 	beq.w	8007fbe <HAL_UART_IRQHandler+0x37e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007e88:	687b      	ldr	r3, [r7, #4]
 8007e8a:	681b      	ldr	r3, [r3, #0]
 8007e8c:	2210      	movs	r2, #16
 8007e8e:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007e90:	687b      	ldr	r3, [r7, #4]
 8007e92:	681b      	ldr	r3, [r3, #0]
 8007e94:	689b      	ldr	r3, [r3, #8]
 8007e96:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007e9a:	2b40      	cmp	r3, #64	; 0x40
 8007e9c:	d156      	bne.n	8007f4c <HAL_UART_IRQHandler+0x30c>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8007e9e:	687b      	ldr	r3, [r7, #4]
 8007ea0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007ea2:	681b      	ldr	r3, [r3, #0]
 8007ea4:	685b      	ldr	r3, [r3, #4]
 8007ea6:	813b      	strh	r3, [r7, #8]
      if ((nb_remaining_rx_data > 0U)
 8007ea8:	893b      	ldrh	r3, [r7, #8]
 8007eaa:	2b00      	cmp	r3, #0
 8007eac:	f000 80bf 	beq.w	800802e <HAL_UART_IRQHandler+0x3ee>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8007eb0:	687b      	ldr	r3, [r7, #4]
 8007eb2:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8007eb6:	893a      	ldrh	r2, [r7, #8]
 8007eb8:	429a      	cmp	r2, r3
 8007eba:	f080 80b8 	bcs.w	800802e <HAL_UART_IRQHandler+0x3ee>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007ebe:	687b      	ldr	r3, [r7, #4]
 8007ec0:	893a      	ldrh	r2, [r7, #8]
 8007ec2:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8007ec6:	687b      	ldr	r3, [r7, #4]
 8007ec8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007eca:	69db      	ldr	r3, [r3, #28]
 8007ecc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007ed0:	d02a      	beq.n	8007f28 <HAL_UART_IRQHandler+0x2e8>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007ed2:	687b      	ldr	r3, [r7, #4]
 8007ed4:	681b      	ldr	r3, [r3, #0]
 8007ed6:	681a      	ldr	r2, [r3, #0]
 8007ed8:	687b      	ldr	r3, [r7, #4]
 8007eda:	681b      	ldr	r3, [r3, #0]
 8007edc:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007ee0:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007ee2:	687b      	ldr	r3, [r7, #4]
 8007ee4:	681b      	ldr	r3, [r3, #0]
 8007ee6:	689a      	ldr	r2, [r3, #8]
 8007ee8:	687b      	ldr	r3, [r7, #4]
 8007eea:	681b      	ldr	r3, [r3, #0]
 8007eec:	f022 0201 	bic.w	r2, r2, #1
 8007ef0:	609a      	str	r2, [r3, #8]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007ef2:	687b      	ldr	r3, [r7, #4]
 8007ef4:	681b      	ldr	r3, [r3, #0]
 8007ef6:	689a      	ldr	r2, [r3, #8]
 8007ef8:	687b      	ldr	r3, [r7, #4]
 8007efa:	681b      	ldr	r3, [r3, #0]
 8007efc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007f00:	609a      	str	r2, [r3, #8]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8007f02:	687b      	ldr	r3, [r7, #4]
 8007f04:	2220      	movs	r2, #32
 8007f06:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	2200      	movs	r2, #0
 8007f0c:	661a      	str	r2, [r3, #96]	; 0x60

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007f0e:	687b      	ldr	r3, [r7, #4]
 8007f10:	681b      	ldr	r3, [r3, #0]
 8007f12:	681a      	ldr	r2, [r3, #0]
 8007f14:	687b      	ldr	r3, [r7, #4]
 8007f16:	681b      	ldr	r3, [r3, #0]
 8007f18:	f022 0210 	bic.w	r2, r2, #16
 8007f1c:	601a      	str	r2, [r3, #0]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007f1e:	687b      	ldr	r3, [r7, #4]
 8007f20:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007f22:	4618      	mov	r0, r3
 8007f24:	f7fb fd72 	bl	8003a0c <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8007f2e:	687b      	ldr	r3, [r7, #4]
 8007f30:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8007f34:	b29b      	uxth	r3, r3
 8007f36:	1ad3      	subs	r3, r2, r3
 8007f38:	b29b      	uxth	r3, r3
 8007f3a:	4619      	mov	r1, r3
 8007f3c:	6878      	ldr	r0, [r7, #4]
 8007f3e:	f000 f893 	bl	8008068 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8007f42:	e074      	b.n	800802e <HAL_UART_IRQHandler+0x3ee>
 8007f44:	04000120 	.word	0x04000120
 8007f48:	08008997 	.word	0x08008997
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007f4c:	687b      	ldr	r3, [r7, #4]
 8007f4e:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8007f52:	687b      	ldr	r3, [r7, #4]
 8007f54:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8007f58:	b29b      	uxth	r3, r3
 8007f5a:	1ad3      	subs	r3, r2, r3
 8007f5c:	817b      	strh	r3, [r7, #10]
      if ((huart->RxXferCount > 0U)
 8007f5e:	687b      	ldr	r3, [r7, #4]
 8007f60:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8007f64:	b29b      	uxth	r3, r3
 8007f66:	2b00      	cmp	r3, #0
 8007f68:	d063      	beq.n	8008032 <HAL_UART_IRQHandler+0x3f2>
          && (nb_rx_data > 0U))
 8007f6a:	897b      	ldrh	r3, [r7, #10]
 8007f6c:	2b00      	cmp	r3, #0
 8007f6e:	d060      	beq.n	8008032 <HAL_UART_IRQHandler+0x3f2>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007f70:	687b      	ldr	r3, [r7, #4]
 8007f72:	681b      	ldr	r3, [r3, #0]
 8007f74:	681a      	ldr	r2, [r3, #0]
 8007f76:	687b      	ldr	r3, [r7, #4]
 8007f78:	681b      	ldr	r3, [r3, #0]
 8007f7a:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8007f7e:	601a      	str	r2, [r3, #0]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007f80:	687b      	ldr	r3, [r7, #4]
 8007f82:	681b      	ldr	r3, [r3, #0]
 8007f84:	689a      	ldr	r2, [r3, #8]
 8007f86:	687b      	ldr	r3, [r7, #4]
 8007f88:	681b      	ldr	r3, [r3, #0]
 8007f8a:	f022 0201 	bic.w	r2, r2, #1
 8007f8e:	609a      	str	r2, [r3, #8]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007f90:	687b      	ldr	r3, [r7, #4]
 8007f92:	2220      	movs	r2, #32
 8007f94:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007f96:	687b      	ldr	r3, [r7, #4]
 8007f98:	2200      	movs	r2, #0
 8007f9a:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	2200      	movs	r2, #0
 8007fa0:	665a      	str	r2, [r3, #100]	; 0x64

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007fa2:	687b      	ldr	r3, [r7, #4]
 8007fa4:	681b      	ldr	r3, [r3, #0]
 8007fa6:	681a      	ldr	r2, [r3, #0]
 8007fa8:	687b      	ldr	r3, [r7, #4]
 8007faa:	681b      	ldr	r3, [r3, #0]
 8007fac:	f022 0210 	bic.w	r2, r2, #16
 8007fb0:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8007fb2:	897b      	ldrh	r3, [r7, #10]
 8007fb4:	4619      	mov	r1, r3
 8007fb6:	6878      	ldr	r0, [r7, #4]
 8007fb8:	f000 f856 	bl	8008068 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8007fbc:	e039      	b.n	8008032 <HAL_UART_IRQHandler+0x3f2>
  }
#if defined(USART_CR1_UESM)
#if defined(USART_CR3_WUFIE)

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8007fbe:	69fb      	ldr	r3, [r7, #28]
 8007fc0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8007fc4:	2b00      	cmp	r3, #0
 8007fc6:	d00d      	beq.n	8007fe4 <HAL_UART_IRQHandler+0x3a4>
 8007fc8:	697b      	ldr	r3, [r7, #20]
 8007fca:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007fce:	2b00      	cmp	r3, #0
 8007fd0:	d008      	beq.n	8007fe4 <HAL_UART_IRQHandler+0x3a4>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8007fd2:	687b      	ldr	r3, [r7, #4]
 8007fd4:	681b      	ldr	r3, [r3, #0]
 8007fd6:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8007fda:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8007fdc:	6878      	ldr	r0, [r7, #4]
 8007fde:	f000 f84f 	bl	8008080 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007fe2:	e029      	b.n	8008038 <HAL_UART_IRQHandler+0x3f8>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8007fe4:	69fb      	ldr	r3, [r7, #28]
 8007fe6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007fea:	2b00      	cmp	r3, #0
 8007fec:	d00d      	beq.n	800800a <HAL_UART_IRQHandler+0x3ca>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8007fee:	69bb      	ldr	r3, [r7, #24]
 8007ff0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007ff4:	2b00      	cmp	r3, #0
 8007ff6:	d008      	beq.n	800800a <HAL_UART_IRQHandler+0x3ca>
  {
    if (huart->TxISR != NULL)
 8007ff8:	687b      	ldr	r3, [r7, #4]
 8007ffa:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007ffc:	2b00      	cmp	r3, #0
 8007ffe:	d01a      	beq.n	8008036 <HAL_UART_IRQHandler+0x3f6>
    {
      huart->TxISR(huart);
 8008000:	687b      	ldr	r3, [r7, #4]
 8008002:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8008004:	6878      	ldr	r0, [r7, #4]
 8008006:	4798      	blx	r3
    }
    return;
 8008008:	e015      	b.n	8008036 <HAL_UART_IRQHandler+0x3f6>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800800a:	69fb      	ldr	r3, [r7, #28]
 800800c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008010:	2b00      	cmp	r3, #0
 8008012:	d011      	beq.n	8008038 <HAL_UART_IRQHandler+0x3f8>
 8008014:	69bb      	ldr	r3, [r7, #24]
 8008016:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800801a:	2b00      	cmp	r3, #0
 800801c:	d00c      	beq.n	8008038 <HAL_UART_IRQHandler+0x3f8>
  {
    UART_EndTransmit_IT(huart);
 800801e:	6878      	ldr	r0, [r7, #4]
 8008020:	f000 fd46 	bl	8008ab0 <UART_EndTransmit_IT>
    return;
 8008024:	e008      	b.n	8008038 <HAL_UART_IRQHandler+0x3f8>
      return;
 8008026:	bf00      	nop
 8008028:	e006      	b.n	8008038 <HAL_UART_IRQHandler+0x3f8>
    return;
 800802a:	bf00      	nop
 800802c:	e004      	b.n	8008038 <HAL_UART_IRQHandler+0x3f8>
      return;
 800802e:	bf00      	nop
 8008030:	e002      	b.n	8008038 <HAL_UART_IRQHandler+0x3f8>
      return;
 8008032:	bf00      	nop
 8008034:	e000      	b.n	8008038 <HAL_UART_IRQHandler+0x3f8>
    return;
 8008036:	bf00      	nop
  }

}
 8008038:	3720      	adds	r7, #32
 800803a:	46bd      	mov	sp, r7
 800803c:	bd80      	pop	{r7, pc}
 800803e:	bf00      	nop

08008040 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8008040:	b480      	push	{r7}
 8008042:	b083      	sub	sp, #12
 8008044:	af00      	add	r7, sp, #0
 8008046:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8008048:	bf00      	nop
 800804a:	370c      	adds	r7, #12
 800804c:	46bd      	mov	sp, r7
 800804e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008052:	4770      	bx	lr

08008054 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008054:	b480      	push	{r7}
 8008056:	b083      	sub	sp, #12
 8008058:	af00      	add	r7, sp, #0
 800805a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800805c:	bf00      	nop
 800805e:	370c      	adds	r7, #12
 8008060:	46bd      	mov	sp, r7
 8008062:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008066:	4770      	bx	lr

08008068 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8008068:	b480      	push	{r7}
 800806a:	b083      	sub	sp, #12
 800806c:	af00      	add	r7, sp, #0
 800806e:	6078      	str	r0, [r7, #4]
 8008070:	460b      	mov	r3, r1
 8008072:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8008074:	bf00      	nop
 8008076:	370c      	adds	r7, #12
 8008078:	46bd      	mov	sp, r7
 800807a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800807e:	4770      	bx	lr

08008080 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8008080:	b480      	push	{r7}
 8008082:	b083      	sub	sp, #12
 8008084:	af00      	add	r7, sp, #0
 8008086:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8008088:	bf00      	nop
 800808a:	370c      	adds	r7, #12
 800808c:	46bd      	mov	sp, r7
 800808e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008092:	4770      	bx	lr

08008094 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008094:	b580      	push	{r7, lr}
 8008096:	b088      	sub	sp, #32
 8008098:	af00      	add	r7, sp, #0
 800809a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800809c:	2300      	movs	r3, #0
 800809e:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80080a0:	687b      	ldr	r3, [r7, #4]
 80080a2:	689a      	ldr	r2, [r3, #8]
 80080a4:	687b      	ldr	r3, [r7, #4]
 80080a6:	691b      	ldr	r3, [r3, #16]
 80080a8:	431a      	orrs	r2, r3
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	695b      	ldr	r3, [r3, #20]
 80080ae:	431a      	orrs	r2, r3
 80080b0:	687b      	ldr	r3, [r7, #4]
 80080b2:	69db      	ldr	r3, [r3, #28]
 80080b4:	4313      	orrs	r3, r2
 80080b6:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80080b8:	687b      	ldr	r3, [r7, #4]
 80080ba:	681b      	ldr	r3, [r3, #0]
 80080bc:	681a      	ldr	r2, [r3, #0]
 80080be:	4ba7      	ldr	r3, [pc, #668]	; (800835c <UART_SetConfig+0x2c8>)
 80080c0:	4013      	ands	r3, r2
 80080c2:	687a      	ldr	r2, [r7, #4]
 80080c4:	6812      	ldr	r2, [r2, #0]
 80080c6:	6979      	ldr	r1, [r7, #20]
 80080c8:	430b      	orrs	r3, r1
 80080ca:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	681b      	ldr	r3, [r3, #0]
 80080d0:	685b      	ldr	r3, [r3, #4]
 80080d2:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80080d6:	687b      	ldr	r3, [r7, #4]
 80080d8:	68da      	ldr	r2, [r3, #12]
 80080da:	687b      	ldr	r3, [r7, #4]
 80080dc:	681b      	ldr	r3, [r3, #0]
 80080de:	430a      	orrs	r2, r1
 80080e0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80080e2:	687b      	ldr	r3, [r7, #4]
 80080e4:	699b      	ldr	r3, [r3, #24]
 80080e6:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80080e8:	687b      	ldr	r3, [r7, #4]
 80080ea:	6a1b      	ldr	r3, [r3, #32]
 80080ec:	697a      	ldr	r2, [r7, #20]
 80080ee:	4313      	orrs	r3, r2
 80080f0:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80080f2:	687b      	ldr	r3, [r7, #4]
 80080f4:	681b      	ldr	r3, [r3, #0]
 80080f6:	689b      	ldr	r3, [r3, #8]
 80080f8:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	681b      	ldr	r3, [r3, #0]
 8008100:	697a      	ldr	r2, [r7, #20]
 8008102:	430a      	orrs	r2, r1
 8008104:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008106:	687b      	ldr	r3, [r7, #4]
 8008108:	681b      	ldr	r3, [r3, #0]
 800810a:	4a95      	ldr	r2, [pc, #596]	; (8008360 <UART_SetConfig+0x2cc>)
 800810c:	4293      	cmp	r3, r2
 800810e:	d120      	bne.n	8008152 <UART_SetConfig+0xbe>
 8008110:	4b94      	ldr	r3, [pc, #592]	; (8008364 <UART_SetConfig+0x2d0>)
 8008112:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008116:	f003 0303 	and.w	r3, r3, #3
 800811a:	2b03      	cmp	r3, #3
 800811c:	d816      	bhi.n	800814c <UART_SetConfig+0xb8>
 800811e:	a201      	add	r2, pc, #4	; (adr r2, 8008124 <UART_SetConfig+0x90>)
 8008120:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008124:	08008135 	.word	0x08008135
 8008128:	08008141 	.word	0x08008141
 800812c:	0800813b 	.word	0x0800813b
 8008130:	08008147 	.word	0x08008147
 8008134:	2301      	movs	r3, #1
 8008136:	77fb      	strb	r3, [r7, #31]
 8008138:	e14f      	b.n	80083da <UART_SetConfig+0x346>
 800813a:	2302      	movs	r3, #2
 800813c:	77fb      	strb	r3, [r7, #31]
 800813e:	e14c      	b.n	80083da <UART_SetConfig+0x346>
 8008140:	2304      	movs	r3, #4
 8008142:	77fb      	strb	r3, [r7, #31]
 8008144:	e149      	b.n	80083da <UART_SetConfig+0x346>
 8008146:	2308      	movs	r3, #8
 8008148:	77fb      	strb	r3, [r7, #31]
 800814a:	e146      	b.n	80083da <UART_SetConfig+0x346>
 800814c:	2310      	movs	r3, #16
 800814e:	77fb      	strb	r3, [r7, #31]
 8008150:	e143      	b.n	80083da <UART_SetConfig+0x346>
 8008152:	687b      	ldr	r3, [r7, #4]
 8008154:	681b      	ldr	r3, [r3, #0]
 8008156:	4a84      	ldr	r2, [pc, #528]	; (8008368 <UART_SetConfig+0x2d4>)
 8008158:	4293      	cmp	r3, r2
 800815a:	d132      	bne.n	80081c2 <UART_SetConfig+0x12e>
 800815c:	4b81      	ldr	r3, [pc, #516]	; (8008364 <UART_SetConfig+0x2d0>)
 800815e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008162:	f003 030c 	and.w	r3, r3, #12
 8008166:	2b0c      	cmp	r3, #12
 8008168:	d828      	bhi.n	80081bc <UART_SetConfig+0x128>
 800816a:	a201      	add	r2, pc, #4	; (adr r2, 8008170 <UART_SetConfig+0xdc>)
 800816c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008170:	080081a5 	.word	0x080081a5
 8008174:	080081bd 	.word	0x080081bd
 8008178:	080081bd 	.word	0x080081bd
 800817c:	080081bd 	.word	0x080081bd
 8008180:	080081b1 	.word	0x080081b1
 8008184:	080081bd 	.word	0x080081bd
 8008188:	080081bd 	.word	0x080081bd
 800818c:	080081bd 	.word	0x080081bd
 8008190:	080081ab 	.word	0x080081ab
 8008194:	080081bd 	.word	0x080081bd
 8008198:	080081bd 	.word	0x080081bd
 800819c:	080081bd 	.word	0x080081bd
 80081a0:	080081b7 	.word	0x080081b7
 80081a4:	2300      	movs	r3, #0
 80081a6:	77fb      	strb	r3, [r7, #31]
 80081a8:	e117      	b.n	80083da <UART_SetConfig+0x346>
 80081aa:	2302      	movs	r3, #2
 80081ac:	77fb      	strb	r3, [r7, #31]
 80081ae:	e114      	b.n	80083da <UART_SetConfig+0x346>
 80081b0:	2304      	movs	r3, #4
 80081b2:	77fb      	strb	r3, [r7, #31]
 80081b4:	e111      	b.n	80083da <UART_SetConfig+0x346>
 80081b6:	2308      	movs	r3, #8
 80081b8:	77fb      	strb	r3, [r7, #31]
 80081ba:	e10e      	b.n	80083da <UART_SetConfig+0x346>
 80081bc:	2310      	movs	r3, #16
 80081be:	77fb      	strb	r3, [r7, #31]
 80081c0:	e10b      	b.n	80083da <UART_SetConfig+0x346>
 80081c2:	687b      	ldr	r3, [r7, #4]
 80081c4:	681b      	ldr	r3, [r3, #0]
 80081c6:	4a69      	ldr	r2, [pc, #420]	; (800836c <UART_SetConfig+0x2d8>)
 80081c8:	4293      	cmp	r3, r2
 80081ca:	d120      	bne.n	800820e <UART_SetConfig+0x17a>
 80081cc:	4b65      	ldr	r3, [pc, #404]	; (8008364 <UART_SetConfig+0x2d0>)
 80081ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80081d2:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80081d6:	2b30      	cmp	r3, #48	; 0x30
 80081d8:	d013      	beq.n	8008202 <UART_SetConfig+0x16e>
 80081da:	2b30      	cmp	r3, #48	; 0x30
 80081dc:	d814      	bhi.n	8008208 <UART_SetConfig+0x174>
 80081de:	2b20      	cmp	r3, #32
 80081e0:	d009      	beq.n	80081f6 <UART_SetConfig+0x162>
 80081e2:	2b20      	cmp	r3, #32
 80081e4:	d810      	bhi.n	8008208 <UART_SetConfig+0x174>
 80081e6:	2b00      	cmp	r3, #0
 80081e8:	d002      	beq.n	80081f0 <UART_SetConfig+0x15c>
 80081ea:	2b10      	cmp	r3, #16
 80081ec:	d006      	beq.n	80081fc <UART_SetConfig+0x168>
 80081ee:	e00b      	b.n	8008208 <UART_SetConfig+0x174>
 80081f0:	2300      	movs	r3, #0
 80081f2:	77fb      	strb	r3, [r7, #31]
 80081f4:	e0f1      	b.n	80083da <UART_SetConfig+0x346>
 80081f6:	2302      	movs	r3, #2
 80081f8:	77fb      	strb	r3, [r7, #31]
 80081fa:	e0ee      	b.n	80083da <UART_SetConfig+0x346>
 80081fc:	2304      	movs	r3, #4
 80081fe:	77fb      	strb	r3, [r7, #31]
 8008200:	e0eb      	b.n	80083da <UART_SetConfig+0x346>
 8008202:	2308      	movs	r3, #8
 8008204:	77fb      	strb	r3, [r7, #31]
 8008206:	e0e8      	b.n	80083da <UART_SetConfig+0x346>
 8008208:	2310      	movs	r3, #16
 800820a:	77fb      	strb	r3, [r7, #31]
 800820c:	e0e5      	b.n	80083da <UART_SetConfig+0x346>
 800820e:	687b      	ldr	r3, [r7, #4]
 8008210:	681b      	ldr	r3, [r3, #0]
 8008212:	4a57      	ldr	r2, [pc, #348]	; (8008370 <UART_SetConfig+0x2dc>)
 8008214:	4293      	cmp	r3, r2
 8008216:	d120      	bne.n	800825a <UART_SetConfig+0x1c6>
 8008218:	4b52      	ldr	r3, [pc, #328]	; (8008364 <UART_SetConfig+0x2d0>)
 800821a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800821e:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8008222:	2bc0      	cmp	r3, #192	; 0xc0
 8008224:	d013      	beq.n	800824e <UART_SetConfig+0x1ba>
 8008226:	2bc0      	cmp	r3, #192	; 0xc0
 8008228:	d814      	bhi.n	8008254 <UART_SetConfig+0x1c0>
 800822a:	2b80      	cmp	r3, #128	; 0x80
 800822c:	d009      	beq.n	8008242 <UART_SetConfig+0x1ae>
 800822e:	2b80      	cmp	r3, #128	; 0x80
 8008230:	d810      	bhi.n	8008254 <UART_SetConfig+0x1c0>
 8008232:	2b00      	cmp	r3, #0
 8008234:	d002      	beq.n	800823c <UART_SetConfig+0x1a8>
 8008236:	2b40      	cmp	r3, #64	; 0x40
 8008238:	d006      	beq.n	8008248 <UART_SetConfig+0x1b4>
 800823a:	e00b      	b.n	8008254 <UART_SetConfig+0x1c0>
 800823c:	2300      	movs	r3, #0
 800823e:	77fb      	strb	r3, [r7, #31]
 8008240:	e0cb      	b.n	80083da <UART_SetConfig+0x346>
 8008242:	2302      	movs	r3, #2
 8008244:	77fb      	strb	r3, [r7, #31]
 8008246:	e0c8      	b.n	80083da <UART_SetConfig+0x346>
 8008248:	2304      	movs	r3, #4
 800824a:	77fb      	strb	r3, [r7, #31]
 800824c:	e0c5      	b.n	80083da <UART_SetConfig+0x346>
 800824e:	2308      	movs	r3, #8
 8008250:	77fb      	strb	r3, [r7, #31]
 8008252:	e0c2      	b.n	80083da <UART_SetConfig+0x346>
 8008254:	2310      	movs	r3, #16
 8008256:	77fb      	strb	r3, [r7, #31]
 8008258:	e0bf      	b.n	80083da <UART_SetConfig+0x346>
 800825a:	687b      	ldr	r3, [r7, #4]
 800825c:	681b      	ldr	r3, [r3, #0]
 800825e:	4a45      	ldr	r2, [pc, #276]	; (8008374 <UART_SetConfig+0x2e0>)
 8008260:	4293      	cmp	r3, r2
 8008262:	d125      	bne.n	80082b0 <UART_SetConfig+0x21c>
 8008264:	4b3f      	ldr	r3, [pc, #252]	; (8008364 <UART_SetConfig+0x2d0>)
 8008266:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800826a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800826e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8008272:	d017      	beq.n	80082a4 <UART_SetConfig+0x210>
 8008274:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8008278:	d817      	bhi.n	80082aa <UART_SetConfig+0x216>
 800827a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800827e:	d00b      	beq.n	8008298 <UART_SetConfig+0x204>
 8008280:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008284:	d811      	bhi.n	80082aa <UART_SetConfig+0x216>
 8008286:	2b00      	cmp	r3, #0
 8008288:	d003      	beq.n	8008292 <UART_SetConfig+0x1fe>
 800828a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800828e:	d006      	beq.n	800829e <UART_SetConfig+0x20a>
 8008290:	e00b      	b.n	80082aa <UART_SetConfig+0x216>
 8008292:	2300      	movs	r3, #0
 8008294:	77fb      	strb	r3, [r7, #31]
 8008296:	e0a0      	b.n	80083da <UART_SetConfig+0x346>
 8008298:	2302      	movs	r3, #2
 800829a:	77fb      	strb	r3, [r7, #31]
 800829c:	e09d      	b.n	80083da <UART_SetConfig+0x346>
 800829e:	2304      	movs	r3, #4
 80082a0:	77fb      	strb	r3, [r7, #31]
 80082a2:	e09a      	b.n	80083da <UART_SetConfig+0x346>
 80082a4:	2308      	movs	r3, #8
 80082a6:	77fb      	strb	r3, [r7, #31]
 80082a8:	e097      	b.n	80083da <UART_SetConfig+0x346>
 80082aa:	2310      	movs	r3, #16
 80082ac:	77fb      	strb	r3, [r7, #31]
 80082ae:	e094      	b.n	80083da <UART_SetConfig+0x346>
 80082b0:	687b      	ldr	r3, [r7, #4]
 80082b2:	681b      	ldr	r3, [r3, #0]
 80082b4:	4a30      	ldr	r2, [pc, #192]	; (8008378 <UART_SetConfig+0x2e4>)
 80082b6:	4293      	cmp	r3, r2
 80082b8:	d125      	bne.n	8008306 <UART_SetConfig+0x272>
 80082ba:	4b2a      	ldr	r3, [pc, #168]	; (8008364 <UART_SetConfig+0x2d0>)
 80082bc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80082c0:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80082c4:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80082c8:	d017      	beq.n	80082fa <UART_SetConfig+0x266>
 80082ca:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80082ce:	d817      	bhi.n	8008300 <UART_SetConfig+0x26c>
 80082d0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80082d4:	d00b      	beq.n	80082ee <UART_SetConfig+0x25a>
 80082d6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80082da:	d811      	bhi.n	8008300 <UART_SetConfig+0x26c>
 80082dc:	2b00      	cmp	r3, #0
 80082de:	d003      	beq.n	80082e8 <UART_SetConfig+0x254>
 80082e0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80082e4:	d006      	beq.n	80082f4 <UART_SetConfig+0x260>
 80082e6:	e00b      	b.n	8008300 <UART_SetConfig+0x26c>
 80082e8:	2301      	movs	r3, #1
 80082ea:	77fb      	strb	r3, [r7, #31]
 80082ec:	e075      	b.n	80083da <UART_SetConfig+0x346>
 80082ee:	2302      	movs	r3, #2
 80082f0:	77fb      	strb	r3, [r7, #31]
 80082f2:	e072      	b.n	80083da <UART_SetConfig+0x346>
 80082f4:	2304      	movs	r3, #4
 80082f6:	77fb      	strb	r3, [r7, #31]
 80082f8:	e06f      	b.n	80083da <UART_SetConfig+0x346>
 80082fa:	2308      	movs	r3, #8
 80082fc:	77fb      	strb	r3, [r7, #31]
 80082fe:	e06c      	b.n	80083da <UART_SetConfig+0x346>
 8008300:	2310      	movs	r3, #16
 8008302:	77fb      	strb	r3, [r7, #31]
 8008304:	e069      	b.n	80083da <UART_SetConfig+0x346>
 8008306:	687b      	ldr	r3, [r7, #4]
 8008308:	681b      	ldr	r3, [r3, #0]
 800830a:	4a1c      	ldr	r2, [pc, #112]	; (800837c <UART_SetConfig+0x2e8>)
 800830c:	4293      	cmp	r3, r2
 800830e:	d137      	bne.n	8008380 <UART_SetConfig+0x2ec>
 8008310:	4b14      	ldr	r3, [pc, #80]	; (8008364 <UART_SetConfig+0x2d0>)
 8008312:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008316:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 800831a:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800831e:	d017      	beq.n	8008350 <UART_SetConfig+0x2bc>
 8008320:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8008324:	d817      	bhi.n	8008356 <UART_SetConfig+0x2c2>
 8008326:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800832a:	d00b      	beq.n	8008344 <UART_SetConfig+0x2b0>
 800832c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008330:	d811      	bhi.n	8008356 <UART_SetConfig+0x2c2>
 8008332:	2b00      	cmp	r3, #0
 8008334:	d003      	beq.n	800833e <UART_SetConfig+0x2aa>
 8008336:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800833a:	d006      	beq.n	800834a <UART_SetConfig+0x2b6>
 800833c:	e00b      	b.n	8008356 <UART_SetConfig+0x2c2>
 800833e:	2300      	movs	r3, #0
 8008340:	77fb      	strb	r3, [r7, #31]
 8008342:	e04a      	b.n	80083da <UART_SetConfig+0x346>
 8008344:	2302      	movs	r3, #2
 8008346:	77fb      	strb	r3, [r7, #31]
 8008348:	e047      	b.n	80083da <UART_SetConfig+0x346>
 800834a:	2304      	movs	r3, #4
 800834c:	77fb      	strb	r3, [r7, #31]
 800834e:	e044      	b.n	80083da <UART_SetConfig+0x346>
 8008350:	2308      	movs	r3, #8
 8008352:	77fb      	strb	r3, [r7, #31]
 8008354:	e041      	b.n	80083da <UART_SetConfig+0x346>
 8008356:	2310      	movs	r3, #16
 8008358:	77fb      	strb	r3, [r7, #31]
 800835a:	e03e      	b.n	80083da <UART_SetConfig+0x346>
 800835c:	efff69f3 	.word	0xefff69f3
 8008360:	40011000 	.word	0x40011000
 8008364:	40023800 	.word	0x40023800
 8008368:	40004400 	.word	0x40004400
 800836c:	40004800 	.word	0x40004800
 8008370:	40004c00 	.word	0x40004c00
 8008374:	40005000 	.word	0x40005000
 8008378:	40011400 	.word	0x40011400
 800837c:	40007800 	.word	0x40007800
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	681b      	ldr	r3, [r3, #0]
 8008384:	4a71      	ldr	r2, [pc, #452]	; (800854c <UART_SetConfig+0x4b8>)
 8008386:	4293      	cmp	r3, r2
 8008388:	d125      	bne.n	80083d6 <UART_SetConfig+0x342>
 800838a:	4b71      	ldr	r3, [pc, #452]	; (8008550 <UART_SetConfig+0x4bc>)
 800838c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008390:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8008394:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8008398:	d017      	beq.n	80083ca <UART_SetConfig+0x336>
 800839a:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 800839e:	d817      	bhi.n	80083d0 <UART_SetConfig+0x33c>
 80083a0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80083a4:	d00b      	beq.n	80083be <UART_SetConfig+0x32a>
 80083a6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80083aa:	d811      	bhi.n	80083d0 <UART_SetConfig+0x33c>
 80083ac:	2b00      	cmp	r3, #0
 80083ae:	d003      	beq.n	80083b8 <UART_SetConfig+0x324>
 80083b0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80083b4:	d006      	beq.n	80083c4 <UART_SetConfig+0x330>
 80083b6:	e00b      	b.n	80083d0 <UART_SetConfig+0x33c>
 80083b8:	2300      	movs	r3, #0
 80083ba:	77fb      	strb	r3, [r7, #31]
 80083bc:	e00d      	b.n	80083da <UART_SetConfig+0x346>
 80083be:	2302      	movs	r3, #2
 80083c0:	77fb      	strb	r3, [r7, #31]
 80083c2:	e00a      	b.n	80083da <UART_SetConfig+0x346>
 80083c4:	2304      	movs	r3, #4
 80083c6:	77fb      	strb	r3, [r7, #31]
 80083c8:	e007      	b.n	80083da <UART_SetConfig+0x346>
 80083ca:	2308      	movs	r3, #8
 80083cc:	77fb      	strb	r3, [r7, #31]
 80083ce:	e004      	b.n	80083da <UART_SetConfig+0x346>
 80083d0:	2310      	movs	r3, #16
 80083d2:	77fb      	strb	r3, [r7, #31]
 80083d4:	e001      	b.n	80083da <UART_SetConfig+0x346>
 80083d6:	2310      	movs	r3, #16
 80083d8:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80083da:	687b      	ldr	r3, [r7, #4]
 80083dc:	69db      	ldr	r3, [r3, #28]
 80083de:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80083e2:	d15b      	bne.n	800849c <UART_SetConfig+0x408>
  {
    switch (clocksource)
 80083e4:	7ffb      	ldrb	r3, [r7, #31]
 80083e6:	2b08      	cmp	r3, #8
 80083e8:	d827      	bhi.n	800843a <UART_SetConfig+0x3a6>
 80083ea:	a201      	add	r2, pc, #4	; (adr r2, 80083f0 <UART_SetConfig+0x35c>)
 80083ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80083f0:	08008415 	.word	0x08008415
 80083f4:	0800841d 	.word	0x0800841d
 80083f8:	08008425 	.word	0x08008425
 80083fc:	0800843b 	.word	0x0800843b
 8008400:	0800842b 	.word	0x0800842b
 8008404:	0800843b 	.word	0x0800843b
 8008408:	0800843b 	.word	0x0800843b
 800840c:	0800843b 	.word	0x0800843b
 8008410:	08008433 	.word	0x08008433
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008414:	f7fc fc68 	bl	8004ce8 <HAL_RCC_GetPCLK1Freq>
 8008418:	61b8      	str	r0, [r7, #24]
        break;
 800841a:	e013      	b.n	8008444 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800841c:	f7fc fc78 	bl	8004d10 <HAL_RCC_GetPCLK2Freq>
 8008420:	61b8      	str	r0, [r7, #24]
        break;
 8008422:	e00f      	b.n	8008444 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008424:	4b4b      	ldr	r3, [pc, #300]	; (8008554 <UART_SetConfig+0x4c0>)
 8008426:	61bb      	str	r3, [r7, #24]
        break;
 8008428:	e00c      	b.n	8008444 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800842a:	f7fc fb9b 	bl	8004b64 <HAL_RCC_GetSysClockFreq>
 800842e:	61b8      	str	r0, [r7, #24]
        break;
 8008430:	e008      	b.n	8008444 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008432:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008436:	61bb      	str	r3, [r7, #24]
        break;
 8008438:	e004      	b.n	8008444 <UART_SetConfig+0x3b0>
      default:
        pclk = 0U;
 800843a:	2300      	movs	r3, #0
 800843c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800843e:	2301      	movs	r3, #1
 8008440:	77bb      	strb	r3, [r7, #30]
        break;
 8008442:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8008444:	69bb      	ldr	r3, [r7, #24]
 8008446:	2b00      	cmp	r3, #0
 8008448:	d074      	beq.n	8008534 <UART_SetConfig+0x4a0>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800844a:	69bb      	ldr	r3, [r7, #24]
 800844c:	005a      	lsls	r2, r3, #1
 800844e:	687b      	ldr	r3, [r7, #4]
 8008450:	685b      	ldr	r3, [r3, #4]
 8008452:	085b      	lsrs	r3, r3, #1
 8008454:	441a      	add	r2, r3
 8008456:	687b      	ldr	r3, [r7, #4]
 8008458:	685b      	ldr	r3, [r3, #4]
 800845a:	fbb2 f3f3 	udiv	r3, r2, r3
 800845e:	b29b      	uxth	r3, r3
 8008460:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008462:	693b      	ldr	r3, [r7, #16]
 8008464:	2b0f      	cmp	r3, #15
 8008466:	d916      	bls.n	8008496 <UART_SetConfig+0x402>
 8008468:	693b      	ldr	r3, [r7, #16]
 800846a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800846e:	d212      	bcs.n	8008496 <UART_SetConfig+0x402>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8008470:	693b      	ldr	r3, [r7, #16]
 8008472:	b29b      	uxth	r3, r3
 8008474:	f023 030f 	bic.w	r3, r3, #15
 8008478:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800847a:	693b      	ldr	r3, [r7, #16]
 800847c:	085b      	lsrs	r3, r3, #1
 800847e:	b29b      	uxth	r3, r3
 8008480:	f003 0307 	and.w	r3, r3, #7
 8008484:	b29a      	uxth	r2, r3
 8008486:	89fb      	ldrh	r3, [r7, #14]
 8008488:	4313      	orrs	r3, r2
 800848a:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	681b      	ldr	r3, [r3, #0]
 8008490:	89fa      	ldrh	r2, [r7, #14]
 8008492:	60da      	str	r2, [r3, #12]
 8008494:	e04e      	b.n	8008534 <UART_SetConfig+0x4a0>
      }
      else
      {
        ret = HAL_ERROR;
 8008496:	2301      	movs	r3, #1
 8008498:	77bb      	strb	r3, [r7, #30]
 800849a:	e04b      	b.n	8008534 <UART_SetConfig+0x4a0>
      }
    }
  }
  else
  {
    switch (clocksource)
 800849c:	7ffb      	ldrb	r3, [r7, #31]
 800849e:	2b08      	cmp	r3, #8
 80084a0:	d827      	bhi.n	80084f2 <UART_SetConfig+0x45e>
 80084a2:	a201      	add	r2, pc, #4	; (adr r2, 80084a8 <UART_SetConfig+0x414>)
 80084a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80084a8:	080084cd 	.word	0x080084cd
 80084ac:	080084d5 	.word	0x080084d5
 80084b0:	080084dd 	.word	0x080084dd
 80084b4:	080084f3 	.word	0x080084f3
 80084b8:	080084e3 	.word	0x080084e3
 80084bc:	080084f3 	.word	0x080084f3
 80084c0:	080084f3 	.word	0x080084f3
 80084c4:	080084f3 	.word	0x080084f3
 80084c8:	080084eb 	.word	0x080084eb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80084cc:	f7fc fc0c 	bl	8004ce8 <HAL_RCC_GetPCLK1Freq>
 80084d0:	61b8      	str	r0, [r7, #24]
        break;
 80084d2:	e013      	b.n	80084fc <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80084d4:	f7fc fc1c 	bl	8004d10 <HAL_RCC_GetPCLK2Freq>
 80084d8:	61b8      	str	r0, [r7, #24]
        break;
 80084da:	e00f      	b.n	80084fc <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80084dc:	4b1d      	ldr	r3, [pc, #116]	; (8008554 <UART_SetConfig+0x4c0>)
 80084de:	61bb      	str	r3, [r7, #24]
        break;
 80084e0:	e00c      	b.n	80084fc <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80084e2:	f7fc fb3f 	bl	8004b64 <HAL_RCC_GetSysClockFreq>
 80084e6:	61b8      	str	r0, [r7, #24]
        break;
 80084e8:	e008      	b.n	80084fc <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80084ea:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80084ee:	61bb      	str	r3, [r7, #24]
        break;
 80084f0:	e004      	b.n	80084fc <UART_SetConfig+0x468>
      default:
        pclk = 0U;
 80084f2:	2300      	movs	r3, #0
 80084f4:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80084f6:	2301      	movs	r3, #1
 80084f8:	77bb      	strb	r3, [r7, #30]
        break;
 80084fa:	bf00      	nop
    }

    if (pclk != 0U)
 80084fc:	69bb      	ldr	r3, [r7, #24]
 80084fe:	2b00      	cmp	r3, #0
 8008500:	d018      	beq.n	8008534 <UART_SetConfig+0x4a0>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8008502:	687b      	ldr	r3, [r7, #4]
 8008504:	685b      	ldr	r3, [r3, #4]
 8008506:	085a      	lsrs	r2, r3, #1
 8008508:	69bb      	ldr	r3, [r7, #24]
 800850a:	441a      	add	r2, r3
 800850c:	687b      	ldr	r3, [r7, #4]
 800850e:	685b      	ldr	r3, [r3, #4]
 8008510:	fbb2 f3f3 	udiv	r3, r2, r3
 8008514:	b29b      	uxth	r3, r3
 8008516:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008518:	693b      	ldr	r3, [r7, #16]
 800851a:	2b0f      	cmp	r3, #15
 800851c:	d908      	bls.n	8008530 <UART_SetConfig+0x49c>
 800851e:	693b      	ldr	r3, [r7, #16]
 8008520:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008524:	d204      	bcs.n	8008530 <UART_SetConfig+0x49c>
      {
        huart->Instance->BRR = usartdiv;
 8008526:	687b      	ldr	r3, [r7, #4]
 8008528:	681b      	ldr	r3, [r3, #0]
 800852a:	693a      	ldr	r2, [r7, #16]
 800852c:	60da      	str	r2, [r3, #12]
 800852e:	e001      	b.n	8008534 <UART_SetConfig+0x4a0>
      }
      else
      {
        ret = HAL_ERROR;
 8008530:	2301      	movs	r3, #1
 8008532:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8008534:	687b      	ldr	r3, [r7, #4]
 8008536:	2200      	movs	r2, #0
 8008538:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 800853a:	687b      	ldr	r3, [r7, #4]
 800853c:	2200      	movs	r2, #0
 800853e:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8008540:	7fbb      	ldrb	r3, [r7, #30]
}
 8008542:	4618      	mov	r0, r3
 8008544:	3720      	adds	r7, #32
 8008546:	46bd      	mov	sp, r7
 8008548:	bd80      	pop	{r7, pc}
 800854a:	bf00      	nop
 800854c:	40007c00 	.word	0x40007c00
 8008550:	40023800 	.word	0x40023800
 8008554:	00f42400 	.word	0x00f42400

08008558 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8008558:	b480      	push	{r7}
 800855a:	b083      	sub	sp, #12
 800855c:	af00      	add	r7, sp, #0
 800855e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8008560:	687b      	ldr	r3, [r7, #4]
 8008562:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008564:	f003 0301 	and.w	r3, r3, #1
 8008568:	2b00      	cmp	r3, #0
 800856a:	d00a      	beq.n	8008582 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800856c:	687b      	ldr	r3, [r7, #4]
 800856e:	681b      	ldr	r3, [r3, #0]
 8008570:	685b      	ldr	r3, [r3, #4]
 8008572:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8008576:	687b      	ldr	r3, [r7, #4]
 8008578:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800857a:	687b      	ldr	r3, [r7, #4]
 800857c:	681b      	ldr	r3, [r3, #0]
 800857e:	430a      	orrs	r2, r1
 8008580:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8008582:	687b      	ldr	r3, [r7, #4]
 8008584:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008586:	f003 0302 	and.w	r3, r3, #2
 800858a:	2b00      	cmp	r3, #0
 800858c:	d00a      	beq.n	80085a4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800858e:	687b      	ldr	r3, [r7, #4]
 8008590:	681b      	ldr	r3, [r3, #0]
 8008592:	685b      	ldr	r3, [r3, #4]
 8008594:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8008598:	687b      	ldr	r3, [r7, #4]
 800859a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800859c:	687b      	ldr	r3, [r7, #4]
 800859e:	681b      	ldr	r3, [r3, #0]
 80085a0:	430a      	orrs	r2, r1
 80085a2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80085a4:	687b      	ldr	r3, [r7, #4]
 80085a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80085a8:	f003 0304 	and.w	r3, r3, #4
 80085ac:	2b00      	cmp	r3, #0
 80085ae:	d00a      	beq.n	80085c6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80085b0:	687b      	ldr	r3, [r7, #4]
 80085b2:	681b      	ldr	r3, [r3, #0]
 80085b4:	685b      	ldr	r3, [r3, #4]
 80085b6:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80085ba:	687b      	ldr	r3, [r7, #4]
 80085bc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80085be:	687b      	ldr	r3, [r7, #4]
 80085c0:	681b      	ldr	r3, [r3, #0]
 80085c2:	430a      	orrs	r2, r1
 80085c4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80085c6:	687b      	ldr	r3, [r7, #4]
 80085c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80085ca:	f003 0308 	and.w	r3, r3, #8
 80085ce:	2b00      	cmp	r3, #0
 80085d0:	d00a      	beq.n	80085e8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80085d2:	687b      	ldr	r3, [r7, #4]
 80085d4:	681b      	ldr	r3, [r3, #0]
 80085d6:	685b      	ldr	r3, [r3, #4]
 80085d8:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80085dc:	687b      	ldr	r3, [r7, #4]
 80085de:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80085e0:	687b      	ldr	r3, [r7, #4]
 80085e2:	681b      	ldr	r3, [r3, #0]
 80085e4:	430a      	orrs	r2, r1
 80085e6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80085e8:	687b      	ldr	r3, [r7, #4]
 80085ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80085ec:	f003 0310 	and.w	r3, r3, #16
 80085f0:	2b00      	cmp	r3, #0
 80085f2:	d00a      	beq.n	800860a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80085f4:	687b      	ldr	r3, [r7, #4]
 80085f6:	681b      	ldr	r3, [r3, #0]
 80085f8:	689b      	ldr	r3, [r3, #8]
 80085fa:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80085fe:	687b      	ldr	r3, [r7, #4]
 8008600:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008602:	687b      	ldr	r3, [r7, #4]
 8008604:	681b      	ldr	r3, [r3, #0]
 8008606:	430a      	orrs	r2, r1
 8008608:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800860a:	687b      	ldr	r3, [r7, #4]
 800860c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800860e:	f003 0320 	and.w	r3, r3, #32
 8008612:	2b00      	cmp	r3, #0
 8008614:	d00a      	beq.n	800862c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8008616:	687b      	ldr	r3, [r7, #4]
 8008618:	681b      	ldr	r3, [r3, #0]
 800861a:	689b      	ldr	r3, [r3, #8]
 800861c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8008620:	687b      	ldr	r3, [r7, #4]
 8008622:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8008624:	687b      	ldr	r3, [r7, #4]
 8008626:	681b      	ldr	r3, [r3, #0]
 8008628:	430a      	orrs	r2, r1
 800862a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800862c:	687b      	ldr	r3, [r7, #4]
 800862e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008630:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008634:	2b00      	cmp	r3, #0
 8008636:	d01a      	beq.n	800866e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008638:	687b      	ldr	r3, [r7, #4]
 800863a:	681b      	ldr	r3, [r3, #0]
 800863c:	685b      	ldr	r3, [r3, #4]
 800863e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8008642:	687b      	ldr	r3, [r7, #4]
 8008644:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8008646:	687b      	ldr	r3, [r7, #4]
 8008648:	681b      	ldr	r3, [r3, #0]
 800864a:	430a      	orrs	r2, r1
 800864c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800864e:	687b      	ldr	r3, [r7, #4]
 8008650:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008652:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008656:	d10a      	bne.n	800866e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8008658:	687b      	ldr	r3, [r7, #4]
 800865a:	681b      	ldr	r3, [r3, #0]
 800865c:	685b      	ldr	r3, [r3, #4]
 800865e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8008662:	687b      	ldr	r3, [r7, #4]
 8008664:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008666:	687b      	ldr	r3, [r7, #4]
 8008668:	681b      	ldr	r3, [r3, #0]
 800866a:	430a      	orrs	r2, r1
 800866c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800866e:	687b      	ldr	r3, [r7, #4]
 8008670:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008672:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008676:	2b00      	cmp	r3, #0
 8008678:	d00a      	beq.n	8008690 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800867a:	687b      	ldr	r3, [r7, #4]
 800867c:	681b      	ldr	r3, [r3, #0]
 800867e:	685b      	ldr	r3, [r3, #4]
 8008680:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8008688:	687b      	ldr	r3, [r7, #4]
 800868a:	681b      	ldr	r3, [r3, #0]
 800868c:	430a      	orrs	r2, r1
 800868e:	605a      	str	r2, [r3, #4]
  }
}
 8008690:	bf00      	nop
 8008692:	370c      	adds	r7, #12
 8008694:	46bd      	mov	sp, r7
 8008696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800869a:	4770      	bx	lr

0800869c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800869c:	b580      	push	{r7, lr}
 800869e:	b086      	sub	sp, #24
 80086a0:	af02      	add	r7, sp, #8
 80086a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80086a4:	687b      	ldr	r3, [r7, #4]
 80086a6:	2200      	movs	r2, #0
 80086a8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80086ac:	f7fa f996 	bl	80029dc <HAL_GetTick>
 80086b0:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80086b2:	687b      	ldr	r3, [r7, #4]
 80086b4:	681b      	ldr	r3, [r3, #0]
 80086b6:	681b      	ldr	r3, [r3, #0]
 80086b8:	f003 0308 	and.w	r3, r3, #8
 80086bc:	2b08      	cmp	r3, #8
 80086be:	d10e      	bne.n	80086de <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80086c0:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80086c4:	9300      	str	r3, [sp, #0]
 80086c6:	68fb      	ldr	r3, [r7, #12]
 80086c8:	2200      	movs	r2, #0
 80086ca:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80086ce:	6878      	ldr	r0, [r7, #4]
 80086d0:	f000 f82d 	bl	800872e <UART_WaitOnFlagUntilTimeout>
 80086d4:	4603      	mov	r3, r0
 80086d6:	2b00      	cmp	r3, #0
 80086d8:	d001      	beq.n	80086de <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80086da:	2303      	movs	r3, #3
 80086dc:	e023      	b.n	8008726 <UART_CheckIdleState+0x8a>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80086de:	687b      	ldr	r3, [r7, #4]
 80086e0:	681b      	ldr	r3, [r3, #0]
 80086e2:	681b      	ldr	r3, [r3, #0]
 80086e4:	f003 0304 	and.w	r3, r3, #4
 80086e8:	2b04      	cmp	r3, #4
 80086ea:	d10e      	bne.n	800870a <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80086ec:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80086f0:	9300      	str	r3, [sp, #0]
 80086f2:	68fb      	ldr	r3, [r7, #12]
 80086f4:	2200      	movs	r2, #0
 80086f6:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80086fa:	6878      	ldr	r0, [r7, #4]
 80086fc:	f000 f817 	bl	800872e <UART_WaitOnFlagUntilTimeout>
 8008700:	4603      	mov	r3, r0
 8008702:	2b00      	cmp	r3, #0
 8008704:	d001      	beq.n	800870a <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008706:	2303      	movs	r3, #3
 8008708:	e00d      	b.n	8008726 <UART_CheckIdleState+0x8a>
    }
  }
#endif

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800870a:	687b      	ldr	r3, [r7, #4]
 800870c:	2220      	movs	r2, #32
 800870e:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8008710:	687b      	ldr	r3, [r7, #4]
 8008712:	2220      	movs	r2, #32
 8008714:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008716:	687b      	ldr	r3, [r7, #4]
 8008718:	2200      	movs	r2, #0
 800871a:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	2200      	movs	r2, #0
 8008720:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8008724:	2300      	movs	r3, #0
}
 8008726:	4618      	mov	r0, r3
 8008728:	3710      	adds	r7, #16
 800872a:	46bd      	mov	sp, r7
 800872c:	bd80      	pop	{r7, pc}

0800872e <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800872e:	b580      	push	{r7, lr}
 8008730:	b084      	sub	sp, #16
 8008732:	af00      	add	r7, sp, #0
 8008734:	60f8      	str	r0, [r7, #12]
 8008736:	60b9      	str	r1, [r7, #8]
 8008738:	603b      	str	r3, [r7, #0]
 800873a:	4613      	mov	r3, r2
 800873c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800873e:	e05e      	b.n	80087fe <UART_WaitOnFlagUntilTimeout+0xd0>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008740:	69bb      	ldr	r3, [r7, #24]
 8008742:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008746:	d05a      	beq.n	80087fe <UART_WaitOnFlagUntilTimeout+0xd0>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008748:	f7fa f948 	bl	80029dc <HAL_GetTick>
 800874c:	4602      	mov	r2, r0
 800874e:	683b      	ldr	r3, [r7, #0]
 8008750:	1ad3      	subs	r3, r2, r3
 8008752:	69ba      	ldr	r2, [r7, #24]
 8008754:	429a      	cmp	r2, r3
 8008756:	d302      	bcc.n	800875e <UART_WaitOnFlagUntilTimeout+0x30>
 8008758:	69bb      	ldr	r3, [r7, #24]
 800875a:	2b00      	cmp	r3, #0
 800875c:	d11b      	bne.n	8008796 <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800875e:	68fb      	ldr	r3, [r7, #12]
 8008760:	681b      	ldr	r3, [r3, #0]
 8008762:	681a      	ldr	r2, [r3, #0]
 8008764:	68fb      	ldr	r3, [r7, #12]
 8008766:	681b      	ldr	r3, [r3, #0]
 8008768:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800876c:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800876e:	68fb      	ldr	r3, [r7, #12]
 8008770:	681b      	ldr	r3, [r3, #0]
 8008772:	689a      	ldr	r2, [r3, #8]
 8008774:	68fb      	ldr	r3, [r7, #12]
 8008776:	681b      	ldr	r3, [r3, #0]
 8008778:	f022 0201 	bic.w	r2, r2, #1
 800877c:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 800877e:	68fb      	ldr	r3, [r7, #12]
 8008780:	2220      	movs	r2, #32
 8008782:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8008784:	68fb      	ldr	r3, [r7, #12]
 8008786:	2220      	movs	r2, #32
 8008788:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 800878a:	68fb      	ldr	r3, [r7, #12]
 800878c:	2200      	movs	r2, #0
 800878e:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 8008792:	2303      	movs	r3, #3
 8008794:	e043      	b.n	800881e <UART_WaitOnFlagUntilTimeout+0xf0>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8008796:	68fb      	ldr	r3, [r7, #12]
 8008798:	681b      	ldr	r3, [r3, #0]
 800879a:	681b      	ldr	r3, [r3, #0]
 800879c:	f003 0304 	and.w	r3, r3, #4
 80087a0:	2b00      	cmp	r3, #0
 80087a2:	d02c      	beq.n	80087fe <UART_WaitOnFlagUntilTimeout+0xd0>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80087a4:	68fb      	ldr	r3, [r7, #12]
 80087a6:	681b      	ldr	r3, [r3, #0]
 80087a8:	69db      	ldr	r3, [r3, #28]
 80087aa:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80087ae:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80087b2:	d124      	bne.n	80087fe <UART_WaitOnFlagUntilTimeout+0xd0>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80087b4:	68fb      	ldr	r3, [r7, #12]
 80087b6:	681b      	ldr	r3, [r3, #0]
 80087b8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80087bc:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80087be:	68fb      	ldr	r3, [r7, #12]
 80087c0:	681b      	ldr	r3, [r3, #0]
 80087c2:	681a      	ldr	r2, [r3, #0]
 80087c4:	68fb      	ldr	r3, [r7, #12]
 80087c6:	681b      	ldr	r3, [r3, #0]
 80087c8:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80087cc:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80087ce:	68fb      	ldr	r3, [r7, #12]
 80087d0:	681b      	ldr	r3, [r3, #0]
 80087d2:	689a      	ldr	r2, [r3, #8]
 80087d4:	68fb      	ldr	r3, [r7, #12]
 80087d6:	681b      	ldr	r3, [r3, #0]
 80087d8:	f022 0201 	bic.w	r2, r2, #1
 80087dc:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 80087de:	68fb      	ldr	r3, [r7, #12]
 80087e0:	2220      	movs	r2, #32
 80087e2:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 80087e4:	68fb      	ldr	r3, [r7, #12]
 80087e6:	2220      	movs	r2, #32
 80087e8:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80087ea:	68fb      	ldr	r3, [r7, #12]
 80087ec:	2220      	movs	r2, #32
 80087ee:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80087f2:	68fb      	ldr	r3, [r7, #12]
 80087f4:	2200      	movs	r2, #0
 80087f6:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 80087fa:	2303      	movs	r3, #3
 80087fc:	e00f      	b.n	800881e <UART_WaitOnFlagUntilTimeout+0xf0>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80087fe:	68fb      	ldr	r3, [r7, #12]
 8008800:	681b      	ldr	r3, [r3, #0]
 8008802:	69da      	ldr	r2, [r3, #28]
 8008804:	68bb      	ldr	r3, [r7, #8]
 8008806:	4013      	ands	r3, r2
 8008808:	68ba      	ldr	r2, [r7, #8]
 800880a:	429a      	cmp	r2, r3
 800880c:	bf0c      	ite	eq
 800880e:	2301      	moveq	r3, #1
 8008810:	2300      	movne	r3, #0
 8008812:	b2db      	uxtb	r3, r3
 8008814:	461a      	mov	r2, r3
 8008816:	79fb      	ldrb	r3, [r7, #7]
 8008818:	429a      	cmp	r2, r3
 800881a:	d091      	beq.n	8008740 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800881c:	2300      	movs	r3, #0
}
 800881e:	4618      	mov	r0, r3
 8008820:	3710      	adds	r7, #16
 8008822:	46bd      	mov	sp, r7
 8008824:	bd80      	pop	{r7, pc}
	...

08008828 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008828:	b480      	push	{r7}
 800882a:	b085      	sub	sp, #20
 800882c:	af00      	add	r7, sp, #0
 800882e:	60f8      	str	r0, [r7, #12]
 8008830:	60b9      	str	r1, [r7, #8]
 8008832:	4613      	mov	r3, r2
 8008834:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8008836:	68fb      	ldr	r3, [r7, #12]
 8008838:	68ba      	ldr	r2, [r7, #8]
 800883a:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 800883c:	68fb      	ldr	r3, [r7, #12]
 800883e:	88fa      	ldrh	r2, [r7, #6]
 8008840:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
  huart->RxXferCount = Size;
 8008844:	68fb      	ldr	r3, [r7, #12]
 8008846:	88fa      	ldrh	r2, [r7, #6]
 8008848:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->RxISR       = NULL;
 800884c:	68fb      	ldr	r3, [r7, #12]
 800884e:	2200      	movs	r2, #0
 8008850:	665a      	str	r2, [r3, #100]	; 0x64

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8008852:	68fb      	ldr	r3, [r7, #12]
 8008854:	689b      	ldr	r3, [r3, #8]
 8008856:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800885a:	d10e      	bne.n	800887a <UART_Start_Receive_IT+0x52>
 800885c:	68fb      	ldr	r3, [r7, #12]
 800885e:	691b      	ldr	r3, [r3, #16]
 8008860:	2b00      	cmp	r3, #0
 8008862:	d105      	bne.n	8008870 <UART_Start_Receive_IT+0x48>
 8008864:	68fb      	ldr	r3, [r7, #12]
 8008866:	f240 12ff 	movw	r2, #511	; 0x1ff
 800886a:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800886e:	e02d      	b.n	80088cc <UART_Start_Receive_IT+0xa4>
 8008870:	68fb      	ldr	r3, [r7, #12]
 8008872:	22ff      	movs	r2, #255	; 0xff
 8008874:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8008878:	e028      	b.n	80088cc <UART_Start_Receive_IT+0xa4>
 800887a:	68fb      	ldr	r3, [r7, #12]
 800887c:	689b      	ldr	r3, [r3, #8]
 800887e:	2b00      	cmp	r3, #0
 8008880:	d10d      	bne.n	800889e <UART_Start_Receive_IT+0x76>
 8008882:	68fb      	ldr	r3, [r7, #12]
 8008884:	691b      	ldr	r3, [r3, #16]
 8008886:	2b00      	cmp	r3, #0
 8008888:	d104      	bne.n	8008894 <UART_Start_Receive_IT+0x6c>
 800888a:	68fb      	ldr	r3, [r7, #12]
 800888c:	22ff      	movs	r2, #255	; 0xff
 800888e:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8008892:	e01b      	b.n	80088cc <UART_Start_Receive_IT+0xa4>
 8008894:	68fb      	ldr	r3, [r7, #12]
 8008896:	227f      	movs	r2, #127	; 0x7f
 8008898:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800889c:	e016      	b.n	80088cc <UART_Start_Receive_IT+0xa4>
 800889e:	68fb      	ldr	r3, [r7, #12]
 80088a0:	689b      	ldr	r3, [r3, #8]
 80088a2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80088a6:	d10d      	bne.n	80088c4 <UART_Start_Receive_IT+0x9c>
 80088a8:	68fb      	ldr	r3, [r7, #12]
 80088aa:	691b      	ldr	r3, [r3, #16]
 80088ac:	2b00      	cmp	r3, #0
 80088ae:	d104      	bne.n	80088ba <UART_Start_Receive_IT+0x92>
 80088b0:	68fb      	ldr	r3, [r7, #12]
 80088b2:	227f      	movs	r2, #127	; 0x7f
 80088b4:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80088b8:	e008      	b.n	80088cc <UART_Start_Receive_IT+0xa4>
 80088ba:	68fb      	ldr	r3, [r7, #12]
 80088bc:	223f      	movs	r2, #63	; 0x3f
 80088be:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80088c2:	e003      	b.n	80088cc <UART_Start_Receive_IT+0xa4>
 80088c4:	68fb      	ldr	r3, [r7, #12]
 80088c6:	2200      	movs	r2, #0
 80088c8:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80088cc:	68fb      	ldr	r3, [r7, #12]
 80088ce:	2200      	movs	r2, #0
 80088d0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80088d4:	68fb      	ldr	r3, [r7, #12]
 80088d6:	2222      	movs	r2, #34	; 0x22
 80088d8:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80088da:	68fb      	ldr	r3, [r7, #12]
 80088dc:	681b      	ldr	r3, [r3, #0]
 80088de:	689a      	ldr	r2, [r3, #8]
 80088e0:	68fb      	ldr	r3, [r7, #12]
 80088e2:	681b      	ldr	r3, [r3, #0]
 80088e4:	f042 0201 	orr.w	r2, r2, #1
 80088e8:	609a      	str	r2, [r3, #8]

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80088ea:	68fb      	ldr	r3, [r7, #12]
 80088ec:	689b      	ldr	r3, [r3, #8]
 80088ee:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80088f2:	d107      	bne.n	8008904 <UART_Start_Receive_IT+0xdc>
 80088f4:	68fb      	ldr	r3, [r7, #12]
 80088f6:	691b      	ldr	r3, [r3, #16]
 80088f8:	2b00      	cmp	r3, #0
 80088fa:	d103      	bne.n	8008904 <UART_Start_Receive_IT+0xdc>
  {
    huart->RxISR = UART_RxISR_16BIT;
 80088fc:	68fb      	ldr	r3, [r7, #12]
 80088fe:	4a0c      	ldr	r2, [pc, #48]	; (8008930 <UART_Start_Receive_IT+0x108>)
 8008900:	665a      	str	r2, [r3, #100]	; 0x64
 8008902:	e002      	b.n	800890a <UART_Start_Receive_IT+0xe2>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 8008904:	68fb      	ldr	r3, [r7, #12]
 8008906:	4a0b      	ldr	r2, [pc, #44]	; (8008934 <UART_Start_Receive_IT+0x10c>)
 8008908:	665a      	str	r2, [r3, #100]	; 0x64
  }

  __HAL_UNLOCK(huart);
 800890a:	68fb      	ldr	r3, [r7, #12]
 800890c:	2200      	movs	r2, #0
 800890e:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8008912:	68fb      	ldr	r3, [r7, #12]
 8008914:	681b      	ldr	r3, [r3, #0]
 8008916:	681a      	ldr	r2, [r3, #0]
 8008918:	68fb      	ldr	r3, [r7, #12]
 800891a:	681b      	ldr	r3, [r3, #0]
 800891c:	f442 7290 	orr.w	r2, r2, #288	; 0x120
 8008920:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8008922:	2300      	movs	r3, #0
}
 8008924:	4618      	mov	r0, r3
 8008926:	3714      	adds	r7, #20
 8008928:	46bd      	mov	sp, r7
 800892a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800892e:	4770      	bx	lr
 8008930:	08008bb7 	.word	0x08008bb7
 8008934:	08008ae3 	.word	0x08008ae3

08008938 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008938:	b480      	push	{r7}
 800893a:	b083      	sub	sp, #12
 800893c:	af00      	add	r7, sp, #0
 800893e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008940:	687b      	ldr	r3, [r7, #4]
 8008942:	681b      	ldr	r3, [r3, #0]
 8008944:	681a      	ldr	r2, [r3, #0]
 8008946:	687b      	ldr	r3, [r7, #4]
 8008948:	681b      	ldr	r3, [r3, #0]
 800894a:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800894e:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008950:	687b      	ldr	r3, [r7, #4]
 8008952:	681b      	ldr	r3, [r3, #0]
 8008954:	689a      	ldr	r2, [r3, #8]
 8008956:	687b      	ldr	r3, [r7, #4]
 8008958:	681b      	ldr	r3, [r3, #0]
 800895a:	f022 0201 	bic.w	r2, r2, #1
 800895e:	609a      	str	r2, [r3, #8]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008960:	687b      	ldr	r3, [r7, #4]
 8008962:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008964:	2b01      	cmp	r3, #1
 8008966:	d107      	bne.n	8008978 <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008968:	687b      	ldr	r3, [r7, #4]
 800896a:	681b      	ldr	r3, [r3, #0]
 800896c:	681a      	ldr	r2, [r3, #0]
 800896e:	687b      	ldr	r3, [r7, #4]
 8008970:	681b      	ldr	r3, [r3, #0]
 8008972:	f022 0210 	bic.w	r2, r2, #16
 8008976:	601a      	str	r2, [r3, #0]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008978:	687b      	ldr	r3, [r7, #4]
 800897a:	2220      	movs	r2, #32
 800897c:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800897e:	687b      	ldr	r3, [r7, #4]
 8008980:	2200      	movs	r2, #0
 8008982:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8008984:	687b      	ldr	r3, [r7, #4]
 8008986:	2200      	movs	r2, #0
 8008988:	665a      	str	r2, [r3, #100]	; 0x64
}
 800898a:	bf00      	nop
 800898c:	370c      	adds	r7, #12
 800898e:	46bd      	mov	sp, r7
 8008990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008994:	4770      	bx	lr

08008996 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008996:	b580      	push	{r7, lr}
 8008998:	b084      	sub	sp, #16
 800899a:	af00      	add	r7, sp, #0
 800899c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800899e:	687b      	ldr	r3, [r7, #4]
 80089a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80089a2:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80089a4:	68fb      	ldr	r3, [r7, #12]
 80089a6:	2200      	movs	r2, #0
 80089a8:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 80089ac:	68fb      	ldr	r3, [r7, #12]
 80089ae:	2200      	movs	r2, #0
 80089b0:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80089b4:	68f8      	ldr	r0, [r7, #12]
 80089b6:	f7ff fb4d 	bl	8008054 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80089ba:	bf00      	nop
 80089bc:	3710      	adds	r7, #16
 80089be:	46bd      	mov	sp, r7
 80089c0:	bd80      	pop	{r7, pc}

080089c2 <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 80089c2:	b480      	push	{r7}
 80089c4:	b083      	sub	sp, #12
 80089c6:	af00      	add	r7, sp, #0
 80089c8:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80089ca:	687b      	ldr	r3, [r7, #4]
 80089cc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80089ce:	2b21      	cmp	r3, #33	; 0x21
 80089d0:	d12a      	bne.n	8008a28 <UART_TxISR_8BIT+0x66>
  {
    if (huart->TxXferCount == 0U)
 80089d2:	687b      	ldr	r3, [r7, #4]
 80089d4:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80089d8:	b29b      	uxth	r3, r3
 80089da:	2b00      	cmp	r3, #0
 80089dc:	d110      	bne.n	8008a00 <UART_TxISR_8BIT+0x3e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 80089de:	687b      	ldr	r3, [r7, #4]
 80089e0:	681b      	ldr	r3, [r3, #0]
 80089e2:	681a      	ldr	r2, [r3, #0]
 80089e4:	687b      	ldr	r3, [r7, #4]
 80089e6:	681b      	ldr	r3, [r3, #0]
 80089e8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80089ec:	601a      	str	r2, [r3, #0]

      /* Enable the UART Transmit Complete Interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80089ee:	687b      	ldr	r3, [r7, #4]
 80089f0:	681b      	ldr	r3, [r3, #0]
 80089f2:	681a      	ldr	r2, [r3, #0]
 80089f4:	687b      	ldr	r3, [r7, #4]
 80089f6:	681b      	ldr	r3, [r3, #0]
 80089f8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80089fc:	601a      	str	r2, [r3, #0]
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 80089fe:	e013      	b.n	8008a28 <UART_TxISR_8BIT+0x66>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 8008a00:	687b      	ldr	r3, [r7, #4]
 8008a02:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008a04:	781a      	ldrb	r2, [r3, #0]
 8008a06:	687b      	ldr	r3, [r7, #4]
 8008a08:	681b      	ldr	r3, [r3, #0]
 8008a0a:	629a      	str	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr++;
 8008a0c:	687b      	ldr	r3, [r7, #4]
 8008a0e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008a10:	1c5a      	adds	r2, r3, #1
 8008a12:	687b      	ldr	r3, [r7, #4]
 8008a14:	64da      	str	r2, [r3, #76]	; 0x4c
      huart->TxXferCount--;
 8008a16:	687b      	ldr	r3, [r7, #4]
 8008a18:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8008a1c:	b29b      	uxth	r3, r3
 8008a1e:	3b01      	subs	r3, #1
 8008a20:	b29a      	uxth	r2, r3
 8008a22:	687b      	ldr	r3, [r7, #4]
 8008a24:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
}
 8008a28:	bf00      	nop
 8008a2a:	370c      	adds	r7, #12
 8008a2c:	46bd      	mov	sp, r7
 8008a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a32:	4770      	bx	lr

08008a34 <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 8008a34:	b480      	push	{r7}
 8008a36:	b085      	sub	sp, #20
 8008a38:	af00      	add	r7, sp, #0
 8008a3a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8008a3c:	687b      	ldr	r3, [r7, #4]
 8008a3e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8008a40:	2b21      	cmp	r3, #33	; 0x21
 8008a42:	d12f      	bne.n	8008aa4 <UART_TxISR_16BIT+0x70>
  {
    if (huart->TxXferCount == 0U)
 8008a44:	687b      	ldr	r3, [r7, #4]
 8008a46:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8008a4a:	b29b      	uxth	r3, r3
 8008a4c:	2b00      	cmp	r3, #0
 8008a4e:	d110      	bne.n	8008a72 <UART_TxISR_16BIT+0x3e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8008a50:	687b      	ldr	r3, [r7, #4]
 8008a52:	681b      	ldr	r3, [r3, #0]
 8008a54:	681a      	ldr	r2, [r3, #0]
 8008a56:	687b      	ldr	r3, [r7, #4]
 8008a58:	681b      	ldr	r3, [r3, #0]
 8008a5a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8008a5e:	601a      	str	r2, [r3, #0]

      /* Enable the UART Transmit Complete Interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008a60:	687b      	ldr	r3, [r7, #4]
 8008a62:	681b      	ldr	r3, [r3, #0]
 8008a64:	681a      	ldr	r2, [r3, #0]
 8008a66:	687b      	ldr	r3, [r7, #4]
 8008a68:	681b      	ldr	r3, [r3, #0]
 8008a6a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008a6e:	601a      	str	r2, [r3, #0]
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 8008a70:	e018      	b.n	8008aa4 <UART_TxISR_16BIT+0x70>
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8008a72:	687b      	ldr	r3, [r7, #4]
 8008a74:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008a76:	60fb      	str	r3, [r7, #12]
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 8008a78:	68fb      	ldr	r3, [r7, #12]
 8008a7a:	881b      	ldrh	r3, [r3, #0]
 8008a7c:	461a      	mov	r2, r3
 8008a7e:	687b      	ldr	r3, [r7, #4]
 8008a80:	681b      	ldr	r3, [r3, #0]
 8008a82:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008a86:	629a      	str	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr += 2U;
 8008a88:	687b      	ldr	r3, [r7, #4]
 8008a8a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008a8c:	1c9a      	adds	r2, r3, #2
 8008a8e:	687b      	ldr	r3, [r7, #4]
 8008a90:	64da      	str	r2, [r3, #76]	; 0x4c
      huart->TxXferCount--;
 8008a92:	687b      	ldr	r3, [r7, #4]
 8008a94:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8008a98:	b29b      	uxth	r3, r3
 8008a9a:	3b01      	subs	r3, #1
 8008a9c:	b29a      	uxth	r2, r3
 8008a9e:	687b      	ldr	r3, [r7, #4]
 8008aa0:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
}
 8008aa4:	bf00      	nop
 8008aa6:	3714      	adds	r7, #20
 8008aa8:	46bd      	mov	sp, r7
 8008aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008aae:	4770      	bx	lr

08008ab0 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008ab0:	b580      	push	{r7, lr}
 8008ab2:	b082      	sub	sp, #8
 8008ab4:	af00      	add	r7, sp, #0
 8008ab6:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008ab8:	687b      	ldr	r3, [r7, #4]
 8008aba:	681b      	ldr	r3, [r3, #0]
 8008abc:	681a      	ldr	r2, [r3, #0]
 8008abe:	687b      	ldr	r3, [r7, #4]
 8008ac0:	681b      	ldr	r3, [r3, #0]
 8008ac2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008ac6:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008ac8:	687b      	ldr	r3, [r7, #4]
 8008aca:	2220      	movs	r2, #32
 8008acc:	679a      	str	r2, [r3, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8008ace:	687b      	ldr	r3, [r7, #4]
 8008ad0:	2200      	movs	r2, #0
 8008ad2:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008ad4:	6878      	ldr	r0, [r7, #4]
 8008ad6:	f7ff fab3 	bl	8008040 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008ada:	bf00      	nop
 8008adc:	3708      	adds	r7, #8
 8008ade:	46bd      	mov	sp, r7
 8008ae0:	bd80      	pop	{r7, pc}

08008ae2 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8008ae2:	b580      	push	{r7, lr}
 8008ae4:	b084      	sub	sp, #16
 8008ae6:	af00      	add	r7, sp, #0
 8008ae8:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8008aea:	687b      	ldr	r3, [r7, #4]
 8008aec:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8008af0:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008af2:	687b      	ldr	r3, [r7, #4]
 8008af4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008af6:	2b22      	cmp	r3, #34	; 0x22
 8008af8:	d151      	bne.n	8008b9e <UART_RxISR_8BIT+0xbc>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8008afa:	687b      	ldr	r3, [r7, #4]
 8008afc:	681b      	ldr	r3, [r3, #0]
 8008afe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008b00:	81bb      	strh	r3, [r7, #12]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8008b02:	89bb      	ldrh	r3, [r7, #12]
 8008b04:	b2d9      	uxtb	r1, r3
 8008b06:	89fb      	ldrh	r3, [r7, #14]
 8008b08:	b2da      	uxtb	r2, r3
 8008b0a:	687b      	ldr	r3, [r7, #4]
 8008b0c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008b0e:	400a      	ands	r2, r1
 8008b10:	b2d2      	uxtb	r2, r2
 8008b12:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008b18:	1c5a      	adds	r2, r3, #1
 8008b1a:	687b      	ldr	r3, [r7, #4]
 8008b1c:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8008b1e:	687b      	ldr	r3, [r7, #4]
 8008b20:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8008b24:	b29b      	uxth	r3, r3
 8008b26:	3b01      	subs	r3, #1
 8008b28:	b29a      	uxth	r2, r3
 8008b2a:	687b      	ldr	r3, [r7, #4]
 8008b2c:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8008b30:	687b      	ldr	r3, [r7, #4]
 8008b32:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8008b36:	b29b      	uxth	r3, r3
 8008b38:	2b00      	cmp	r3, #0
 8008b3a:	d138      	bne.n	8008bae <UART_RxISR_8BIT+0xcc>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008b3c:	687b      	ldr	r3, [r7, #4]
 8008b3e:	681b      	ldr	r3, [r3, #0]
 8008b40:	681a      	ldr	r2, [r3, #0]
 8008b42:	687b      	ldr	r3, [r7, #4]
 8008b44:	681b      	ldr	r3, [r3, #0]
 8008b46:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8008b4a:	601a      	str	r2, [r3, #0]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008b4c:	687b      	ldr	r3, [r7, #4]
 8008b4e:	681b      	ldr	r3, [r3, #0]
 8008b50:	689a      	ldr	r2, [r3, #8]
 8008b52:	687b      	ldr	r3, [r7, #4]
 8008b54:	681b      	ldr	r3, [r3, #0]
 8008b56:	f022 0201 	bic.w	r2, r2, #1
 8008b5a:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008b5c:	687b      	ldr	r3, [r7, #4]
 8008b5e:	2220      	movs	r2, #32
 8008b60:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8008b62:	687b      	ldr	r3, [r7, #4]
 8008b64:	2200      	movs	r2, #0
 8008b66:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008b68:	687b      	ldr	r3, [r7, #4]
 8008b6a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008b6c:	2b01      	cmp	r3, #1
 8008b6e:	d10f      	bne.n	8008b90 <UART_RxISR_8BIT+0xae>
      {
        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008b70:	687b      	ldr	r3, [r7, #4]
 8008b72:	681b      	ldr	r3, [r3, #0]
 8008b74:	681a      	ldr	r2, [r3, #0]
 8008b76:	687b      	ldr	r3, [r7, #4]
 8008b78:	681b      	ldr	r3, [r3, #0]
 8008b7a:	f022 0210 	bic.w	r2, r2, #16
 8008b7e:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008b80:	687b      	ldr	r3, [r7, #4]
 8008b82:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8008b86:	4619      	mov	r1, r3
 8008b88:	6878      	ldr	r0, [r7, #4]
 8008b8a:	f7ff fa6d 	bl	8008068 <HAL_UARTEx_RxEventCallback>
 8008b8e:	e002      	b.n	8008b96 <UART_RxISR_8BIT+0xb4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8008b90:	6878      	ldr	r0, [r7, #4]
 8008b92:	f7f9 fe55 	bl	8002840 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008b96:	687b      	ldr	r3, [r7, #4]
 8008b98:	2200      	movs	r2, #0
 8008b9a:	661a      	str	r2, [r3, #96]	; 0x60
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008b9c:	e007      	b.n	8008bae <UART_RxISR_8BIT+0xcc>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008b9e:	687b      	ldr	r3, [r7, #4]
 8008ba0:	681b      	ldr	r3, [r3, #0]
 8008ba2:	699a      	ldr	r2, [r3, #24]
 8008ba4:	687b      	ldr	r3, [r7, #4]
 8008ba6:	681b      	ldr	r3, [r3, #0]
 8008ba8:	f042 0208 	orr.w	r2, r2, #8
 8008bac:	619a      	str	r2, [r3, #24]
}
 8008bae:	bf00      	nop
 8008bb0:	3710      	adds	r7, #16
 8008bb2:	46bd      	mov	sp, r7
 8008bb4:	bd80      	pop	{r7, pc}

08008bb6 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8008bb6:	b580      	push	{r7, lr}
 8008bb8:	b084      	sub	sp, #16
 8008bba:	af00      	add	r7, sp, #0
 8008bbc:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8008bbe:	687b      	ldr	r3, [r7, #4]
 8008bc0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8008bc4:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008bc6:	687b      	ldr	r3, [r7, #4]
 8008bc8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008bca:	2b22      	cmp	r3, #34	; 0x22
 8008bcc:	d151      	bne.n	8008c72 <UART_RxISR_16BIT+0xbc>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8008bce:	687b      	ldr	r3, [r7, #4]
 8008bd0:	681b      	ldr	r3, [r3, #0]
 8008bd2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008bd4:	81bb      	strh	r3, [r7, #12]
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8008bd6:	687b      	ldr	r3, [r7, #4]
 8008bd8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008bda:	60bb      	str	r3, [r7, #8]
    *tmp = (uint16_t)(uhdata & uhMask);
 8008bdc:	89ba      	ldrh	r2, [r7, #12]
 8008bde:	89fb      	ldrh	r3, [r7, #14]
 8008be0:	4013      	ands	r3, r2
 8008be2:	b29a      	uxth	r2, r3
 8008be4:	68bb      	ldr	r3, [r7, #8]
 8008be6:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8008be8:	687b      	ldr	r3, [r7, #4]
 8008bea:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008bec:	1c9a      	adds	r2, r3, #2
 8008bee:	687b      	ldr	r3, [r7, #4]
 8008bf0:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8008bf2:	687b      	ldr	r3, [r7, #4]
 8008bf4:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8008bf8:	b29b      	uxth	r3, r3
 8008bfa:	3b01      	subs	r3, #1
 8008bfc:	b29a      	uxth	r2, r3
 8008bfe:	687b      	ldr	r3, [r7, #4]
 8008c00:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8008c04:	687b      	ldr	r3, [r7, #4]
 8008c06:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8008c0a:	b29b      	uxth	r3, r3
 8008c0c:	2b00      	cmp	r3, #0
 8008c0e:	d138      	bne.n	8008c82 <UART_RxISR_16BIT+0xcc>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008c10:	687b      	ldr	r3, [r7, #4]
 8008c12:	681b      	ldr	r3, [r3, #0]
 8008c14:	681a      	ldr	r2, [r3, #0]
 8008c16:	687b      	ldr	r3, [r7, #4]
 8008c18:	681b      	ldr	r3, [r3, #0]
 8008c1a:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8008c1e:	601a      	str	r2, [r3, #0]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008c20:	687b      	ldr	r3, [r7, #4]
 8008c22:	681b      	ldr	r3, [r3, #0]
 8008c24:	689a      	ldr	r2, [r3, #8]
 8008c26:	687b      	ldr	r3, [r7, #4]
 8008c28:	681b      	ldr	r3, [r3, #0]
 8008c2a:	f022 0201 	bic.w	r2, r2, #1
 8008c2e:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008c30:	687b      	ldr	r3, [r7, #4]
 8008c32:	2220      	movs	r2, #32
 8008c34:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8008c36:	687b      	ldr	r3, [r7, #4]
 8008c38:	2200      	movs	r2, #0
 8008c3a:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008c3c:	687b      	ldr	r3, [r7, #4]
 8008c3e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008c40:	2b01      	cmp	r3, #1
 8008c42:	d10f      	bne.n	8008c64 <UART_RxISR_16BIT+0xae>
      {
        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008c44:	687b      	ldr	r3, [r7, #4]
 8008c46:	681b      	ldr	r3, [r3, #0]
 8008c48:	681a      	ldr	r2, [r3, #0]
 8008c4a:	687b      	ldr	r3, [r7, #4]
 8008c4c:	681b      	ldr	r3, [r3, #0]
 8008c4e:	f022 0210 	bic.w	r2, r2, #16
 8008c52:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008c54:	687b      	ldr	r3, [r7, #4]
 8008c56:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8008c5a:	4619      	mov	r1, r3
 8008c5c:	6878      	ldr	r0, [r7, #4]
 8008c5e:	f7ff fa03 	bl	8008068 <HAL_UARTEx_RxEventCallback>
 8008c62:	e002      	b.n	8008c6a <UART_RxISR_16BIT+0xb4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8008c64:	6878      	ldr	r0, [r7, #4]
 8008c66:	f7f9 fdeb 	bl	8002840 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008c6a:	687b      	ldr	r3, [r7, #4]
 8008c6c:	2200      	movs	r2, #0
 8008c6e:	661a      	str	r2, [r3, #96]	; 0x60
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008c70:	e007      	b.n	8008c82 <UART_RxISR_16BIT+0xcc>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008c72:	687b      	ldr	r3, [r7, #4]
 8008c74:	681b      	ldr	r3, [r3, #0]
 8008c76:	699a      	ldr	r2, [r3, #24]
 8008c78:	687b      	ldr	r3, [r7, #4]
 8008c7a:	681b      	ldr	r3, [r3, #0]
 8008c7c:	f042 0208 	orr.w	r2, r2, #8
 8008c80:	619a      	str	r2, [r3, #24]
}
 8008c82:	bf00      	nop
 8008c84:	3710      	adds	r7, #16
 8008c86:	46bd      	mov	sp, r7
 8008c88:	bd80      	pop	{r7, pc}
	...

08008c8c <__errno>:
 8008c8c:	4b01      	ldr	r3, [pc, #4]	; (8008c94 <__errno+0x8>)
 8008c8e:	6818      	ldr	r0, [r3, #0]
 8008c90:	4770      	bx	lr
 8008c92:	bf00      	nop
 8008c94:	20000188 	.word	0x20000188

08008c98 <__libc_init_array>:
 8008c98:	b570      	push	{r4, r5, r6, lr}
 8008c9a:	4d0d      	ldr	r5, [pc, #52]	; (8008cd0 <__libc_init_array+0x38>)
 8008c9c:	4c0d      	ldr	r4, [pc, #52]	; (8008cd4 <__libc_init_array+0x3c>)
 8008c9e:	1b64      	subs	r4, r4, r5
 8008ca0:	10a4      	asrs	r4, r4, #2
 8008ca2:	2600      	movs	r6, #0
 8008ca4:	42a6      	cmp	r6, r4
 8008ca6:	d109      	bne.n	8008cbc <__libc_init_array+0x24>
 8008ca8:	4d0b      	ldr	r5, [pc, #44]	; (8008cd8 <__libc_init_array+0x40>)
 8008caa:	4c0c      	ldr	r4, [pc, #48]	; (8008cdc <__libc_init_array+0x44>)
 8008cac:	f002 fea8 	bl	800ba00 <_init>
 8008cb0:	1b64      	subs	r4, r4, r5
 8008cb2:	10a4      	asrs	r4, r4, #2
 8008cb4:	2600      	movs	r6, #0
 8008cb6:	42a6      	cmp	r6, r4
 8008cb8:	d105      	bne.n	8008cc6 <__libc_init_array+0x2e>
 8008cba:	bd70      	pop	{r4, r5, r6, pc}
 8008cbc:	f855 3b04 	ldr.w	r3, [r5], #4
 8008cc0:	4798      	blx	r3
 8008cc2:	3601      	adds	r6, #1
 8008cc4:	e7ee      	b.n	8008ca4 <__libc_init_array+0xc>
 8008cc6:	f855 3b04 	ldr.w	r3, [r5], #4
 8008cca:	4798      	blx	r3
 8008ccc:	3601      	adds	r6, #1
 8008cce:	e7f2      	b.n	8008cb6 <__libc_init_array+0x1e>
 8008cd0:	0800bf14 	.word	0x0800bf14
 8008cd4:	0800bf14 	.word	0x0800bf14
 8008cd8:	0800bf14 	.word	0x0800bf14
 8008cdc:	0800bf18 	.word	0x0800bf18

08008ce0 <malloc>:
 8008ce0:	4b02      	ldr	r3, [pc, #8]	; (8008cec <malloc+0xc>)
 8008ce2:	4601      	mov	r1, r0
 8008ce4:	6818      	ldr	r0, [r3, #0]
 8008ce6:	f000 b863 	b.w	8008db0 <_malloc_r>
 8008cea:	bf00      	nop
 8008cec:	20000188 	.word	0x20000188

08008cf0 <free>:
 8008cf0:	4b02      	ldr	r3, [pc, #8]	; (8008cfc <free+0xc>)
 8008cf2:	4601      	mov	r1, r0
 8008cf4:	6818      	ldr	r0, [r3, #0]
 8008cf6:	f000 b80b 	b.w	8008d10 <_free_r>
 8008cfa:	bf00      	nop
 8008cfc:	20000188 	.word	0x20000188

08008d00 <memset>:
 8008d00:	4402      	add	r2, r0
 8008d02:	4603      	mov	r3, r0
 8008d04:	4293      	cmp	r3, r2
 8008d06:	d100      	bne.n	8008d0a <memset+0xa>
 8008d08:	4770      	bx	lr
 8008d0a:	f803 1b01 	strb.w	r1, [r3], #1
 8008d0e:	e7f9      	b.n	8008d04 <memset+0x4>

08008d10 <_free_r>:
 8008d10:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008d12:	2900      	cmp	r1, #0
 8008d14:	d048      	beq.n	8008da8 <_free_r+0x98>
 8008d16:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008d1a:	9001      	str	r0, [sp, #4]
 8008d1c:	2b00      	cmp	r3, #0
 8008d1e:	f1a1 0404 	sub.w	r4, r1, #4
 8008d22:	bfb8      	it	lt
 8008d24:	18e4      	addlt	r4, r4, r3
 8008d26:	f001 fbe1 	bl	800a4ec <__malloc_lock>
 8008d2a:	4a20      	ldr	r2, [pc, #128]	; (8008dac <_free_r+0x9c>)
 8008d2c:	9801      	ldr	r0, [sp, #4]
 8008d2e:	6813      	ldr	r3, [r2, #0]
 8008d30:	4615      	mov	r5, r2
 8008d32:	b933      	cbnz	r3, 8008d42 <_free_r+0x32>
 8008d34:	6063      	str	r3, [r4, #4]
 8008d36:	6014      	str	r4, [r2, #0]
 8008d38:	b003      	add	sp, #12
 8008d3a:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008d3e:	f001 bbdb 	b.w	800a4f8 <__malloc_unlock>
 8008d42:	42a3      	cmp	r3, r4
 8008d44:	d90b      	bls.n	8008d5e <_free_r+0x4e>
 8008d46:	6821      	ldr	r1, [r4, #0]
 8008d48:	1862      	adds	r2, r4, r1
 8008d4a:	4293      	cmp	r3, r2
 8008d4c:	bf04      	itt	eq
 8008d4e:	681a      	ldreq	r2, [r3, #0]
 8008d50:	685b      	ldreq	r3, [r3, #4]
 8008d52:	6063      	str	r3, [r4, #4]
 8008d54:	bf04      	itt	eq
 8008d56:	1852      	addeq	r2, r2, r1
 8008d58:	6022      	streq	r2, [r4, #0]
 8008d5a:	602c      	str	r4, [r5, #0]
 8008d5c:	e7ec      	b.n	8008d38 <_free_r+0x28>
 8008d5e:	461a      	mov	r2, r3
 8008d60:	685b      	ldr	r3, [r3, #4]
 8008d62:	b10b      	cbz	r3, 8008d68 <_free_r+0x58>
 8008d64:	42a3      	cmp	r3, r4
 8008d66:	d9fa      	bls.n	8008d5e <_free_r+0x4e>
 8008d68:	6811      	ldr	r1, [r2, #0]
 8008d6a:	1855      	adds	r5, r2, r1
 8008d6c:	42a5      	cmp	r5, r4
 8008d6e:	d10b      	bne.n	8008d88 <_free_r+0x78>
 8008d70:	6824      	ldr	r4, [r4, #0]
 8008d72:	4421      	add	r1, r4
 8008d74:	1854      	adds	r4, r2, r1
 8008d76:	42a3      	cmp	r3, r4
 8008d78:	6011      	str	r1, [r2, #0]
 8008d7a:	d1dd      	bne.n	8008d38 <_free_r+0x28>
 8008d7c:	681c      	ldr	r4, [r3, #0]
 8008d7e:	685b      	ldr	r3, [r3, #4]
 8008d80:	6053      	str	r3, [r2, #4]
 8008d82:	4421      	add	r1, r4
 8008d84:	6011      	str	r1, [r2, #0]
 8008d86:	e7d7      	b.n	8008d38 <_free_r+0x28>
 8008d88:	d902      	bls.n	8008d90 <_free_r+0x80>
 8008d8a:	230c      	movs	r3, #12
 8008d8c:	6003      	str	r3, [r0, #0]
 8008d8e:	e7d3      	b.n	8008d38 <_free_r+0x28>
 8008d90:	6825      	ldr	r5, [r4, #0]
 8008d92:	1961      	adds	r1, r4, r5
 8008d94:	428b      	cmp	r3, r1
 8008d96:	bf04      	itt	eq
 8008d98:	6819      	ldreq	r1, [r3, #0]
 8008d9a:	685b      	ldreq	r3, [r3, #4]
 8008d9c:	6063      	str	r3, [r4, #4]
 8008d9e:	bf04      	itt	eq
 8008da0:	1949      	addeq	r1, r1, r5
 8008da2:	6021      	streq	r1, [r4, #0]
 8008da4:	6054      	str	r4, [r2, #4]
 8008da6:	e7c7      	b.n	8008d38 <_free_r+0x28>
 8008da8:	b003      	add	sp, #12
 8008daa:	bd30      	pop	{r4, r5, pc}
 8008dac:	20000390 	.word	0x20000390

08008db0 <_malloc_r>:
 8008db0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008db2:	1ccd      	adds	r5, r1, #3
 8008db4:	f025 0503 	bic.w	r5, r5, #3
 8008db8:	3508      	adds	r5, #8
 8008dba:	2d0c      	cmp	r5, #12
 8008dbc:	bf38      	it	cc
 8008dbe:	250c      	movcc	r5, #12
 8008dc0:	2d00      	cmp	r5, #0
 8008dc2:	4606      	mov	r6, r0
 8008dc4:	db01      	blt.n	8008dca <_malloc_r+0x1a>
 8008dc6:	42a9      	cmp	r1, r5
 8008dc8:	d903      	bls.n	8008dd2 <_malloc_r+0x22>
 8008dca:	230c      	movs	r3, #12
 8008dcc:	6033      	str	r3, [r6, #0]
 8008dce:	2000      	movs	r0, #0
 8008dd0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008dd2:	f001 fb8b 	bl	800a4ec <__malloc_lock>
 8008dd6:	4921      	ldr	r1, [pc, #132]	; (8008e5c <_malloc_r+0xac>)
 8008dd8:	680a      	ldr	r2, [r1, #0]
 8008dda:	4614      	mov	r4, r2
 8008ddc:	b99c      	cbnz	r4, 8008e06 <_malloc_r+0x56>
 8008dde:	4f20      	ldr	r7, [pc, #128]	; (8008e60 <_malloc_r+0xb0>)
 8008de0:	683b      	ldr	r3, [r7, #0]
 8008de2:	b923      	cbnz	r3, 8008dee <_malloc_r+0x3e>
 8008de4:	4621      	mov	r1, r4
 8008de6:	4630      	mov	r0, r6
 8008de8:	f000 fc88 	bl	80096fc <_sbrk_r>
 8008dec:	6038      	str	r0, [r7, #0]
 8008dee:	4629      	mov	r1, r5
 8008df0:	4630      	mov	r0, r6
 8008df2:	f000 fc83 	bl	80096fc <_sbrk_r>
 8008df6:	1c43      	adds	r3, r0, #1
 8008df8:	d123      	bne.n	8008e42 <_malloc_r+0x92>
 8008dfa:	230c      	movs	r3, #12
 8008dfc:	6033      	str	r3, [r6, #0]
 8008dfe:	4630      	mov	r0, r6
 8008e00:	f001 fb7a 	bl	800a4f8 <__malloc_unlock>
 8008e04:	e7e3      	b.n	8008dce <_malloc_r+0x1e>
 8008e06:	6823      	ldr	r3, [r4, #0]
 8008e08:	1b5b      	subs	r3, r3, r5
 8008e0a:	d417      	bmi.n	8008e3c <_malloc_r+0x8c>
 8008e0c:	2b0b      	cmp	r3, #11
 8008e0e:	d903      	bls.n	8008e18 <_malloc_r+0x68>
 8008e10:	6023      	str	r3, [r4, #0]
 8008e12:	441c      	add	r4, r3
 8008e14:	6025      	str	r5, [r4, #0]
 8008e16:	e004      	b.n	8008e22 <_malloc_r+0x72>
 8008e18:	6863      	ldr	r3, [r4, #4]
 8008e1a:	42a2      	cmp	r2, r4
 8008e1c:	bf0c      	ite	eq
 8008e1e:	600b      	streq	r3, [r1, #0]
 8008e20:	6053      	strne	r3, [r2, #4]
 8008e22:	4630      	mov	r0, r6
 8008e24:	f001 fb68 	bl	800a4f8 <__malloc_unlock>
 8008e28:	f104 000b 	add.w	r0, r4, #11
 8008e2c:	1d23      	adds	r3, r4, #4
 8008e2e:	f020 0007 	bic.w	r0, r0, #7
 8008e32:	1ac2      	subs	r2, r0, r3
 8008e34:	d0cc      	beq.n	8008dd0 <_malloc_r+0x20>
 8008e36:	1a1b      	subs	r3, r3, r0
 8008e38:	50a3      	str	r3, [r4, r2]
 8008e3a:	e7c9      	b.n	8008dd0 <_malloc_r+0x20>
 8008e3c:	4622      	mov	r2, r4
 8008e3e:	6864      	ldr	r4, [r4, #4]
 8008e40:	e7cc      	b.n	8008ddc <_malloc_r+0x2c>
 8008e42:	1cc4      	adds	r4, r0, #3
 8008e44:	f024 0403 	bic.w	r4, r4, #3
 8008e48:	42a0      	cmp	r0, r4
 8008e4a:	d0e3      	beq.n	8008e14 <_malloc_r+0x64>
 8008e4c:	1a21      	subs	r1, r4, r0
 8008e4e:	4630      	mov	r0, r6
 8008e50:	f000 fc54 	bl	80096fc <_sbrk_r>
 8008e54:	3001      	adds	r0, #1
 8008e56:	d1dd      	bne.n	8008e14 <_malloc_r+0x64>
 8008e58:	e7cf      	b.n	8008dfa <_malloc_r+0x4a>
 8008e5a:	bf00      	nop
 8008e5c:	20000390 	.word	0x20000390
 8008e60:	20000394 	.word	0x20000394

08008e64 <__cvt>:
 8008e64:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008e66:	ed2d 8b02 	vpush	{d8}
 8008e6a:	eeb0 8b40 	vmov.f64	d8, d0
 8008e6e:	b085      	sub	sp, #20
 8008e70:	4617      	mov	r7, r2
 8008e72:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 8008e74:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8008e76:	ee18 2a90 	vmov	r2, s17
 8008e7a:	f025 0520 	bic.w	r5, r5, #32
 8008e7e:	2a00      	cmp	r2, #0
 8008e80:	bfb6      	itet	lt
 8008e82:	222d      	movlt	r2, #45	; 0x2d
 8008e84:	2200      	movge	r2, #0
 8008e86:	eeb1 8b40 	vneglt.f64	d8, d0
 8008e8a:	2d46      	cmp	r5, #70	; 0x46
 8008e8c:	460c      	mov	r4, r1
 8008e8e:	701a      	strb	r2, [r3, #0]
 8008e90:	d004      	beq.n	8008e9c <__cvt+0x38>
 8008e92:	2d45      	cmp	r5, #69	; 0x45
 8008e94:	d100      	bne.n	8008e98 <__cvt+0x34>
 8008e96:	3401      	adds	r4, #1
 8008e98:	2102      	movs	r1, #2
 8008e9a:	e000      	b.n	8008e9e <__cvt+0x3a>
 8008e9c:	2103      	movs	r1, #3
 8008e9e:	ab03      	add	r3, sp, #12
 8008ea0:	9301      	str	r3, [sp, #4]
 8008ea2:	ab02      	add	r3, sp, #8
 8008ea4:	9300      	str	r3, [sp, #0]
 8008ea6:	4622      	mov	r2, r4
 8008ea8:	4633      	mov	r3, r6
 8008eaa:	eeb0 0b48 	vmov.f64	d0, d8
 8008eae:	f000 fd77 	bl	80099a0 <_dtoa_r>
 8008eb2:	2d47      	cmp	r5, #71	; 0x47
 8008eb4:	d109      	bne.n	8008eca <__cvt+0x66>
 8008eb6:	07fb      	lsls	r3, r7, #31
 8008eb8:	d407      	bmi.n	8008eca <__cvt+0x66>
 8008eba:	9b03      	ldr	r3, [sp, #12]
 8008ebc:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008ebe:	1a1b      	subs	r3, r3, r0
 8008ec0:	6013      	str	r3, [r2, #0]
 8008ec2:	b005      	add	sp, #20
 8008ec4:	ecbd 8b02 	vpop	{d8}
 8008ec8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008eca:	2d46      	cmp	r5, #70	; 0x46
 8008ecc:	eb00 0204 	add.w	r2, r0, r4
 8008ed0:	d10c      	bne.n	8008eec <__cvt+0x88>
 8008ed2:	7803      	ldrb	r3, [r0, #0]
 8008ed4:	2b30      	cmp	r3, #48	; 0x30
 8008ed6:	d107      	bne.n	8008ee8 <__cvt+0x84>
 8008ed8:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8008edc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008ee0:	bf1c      	itt	ne
 8008ee2:	f1c4 0401 	rsbne	r4, r4, #1
 8008ee6:	6034      	strne	r4, [r6, #0]
 8008ee8:	6833      	ldr	r3, [r6, #0]
 8008eea:	441a      	add	r2, r3
 8008eec:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8008ef0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008ef4:	bf08      	it	eq
 8008ef6:	9203      	streq	r2, [sp, #12]
 8008ef8:	2130      	movs	r1, #48	; 0x30
 8008efa:	9b03      	ldr	r3, [sp, #12]
 8008efc:	4293      	cmp	r3, r2
 8008efe:	d2dc      	bcs.n	8008eba <__cvt+0x56>
 8008f00:	1c5c      	adds	r4, r3, #1
 8008f02:	9403      	str	r4, [sp, #12]
 8008f04:	7019      	strb	r1, [r3, #0]
 8008f06:	e7f8      	b.n	8008efa <__cvt+0x96>

08008f08 <__exponent>:
 8008f08:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008f0a:	4603      	mov	r3, r0
 8008f0c:	2900      	cmp	r1, #0
 8008f0e:	bfb8      	it	lt
 8008f10:	4249      	neglt	r1, r1
 8008f12:	f803 2b02 	strb.w	r2, [r3], #2
 8008f16:	bfb4      	ite	lt
 8008f18:	222d      	movlt	r2, #45	; 0x2d
 8008f1a:	222b      	movge	r2, #43	; 0x2b
 8008f1c:	2909      	cmp	r1, #9
 8008f1e:	7042      	strb	r2, [r0, #1]
 8008f20:	dd2a      	ble.n	8008f78 <__exponent+0x70>
 8008f22:	f10d 0407 	add.w	r4, sp, #7
 8008f26:	46a4      	mov	ip, r4
 8008f28:	270a      	movs	r7, #10
 8008f2a:	46a6      	mov	lr, r4
 8008f2c:	460a      	mov	r2, r1
 8008f2e:	fb91 f6f7 	sdiv	r6, r1, r7
 8008f32:	fb07 1516 	mls	r5, r7, r6, r1
 8008f36:	3530      	adds	r5, #48	; 0x30
 8008f38:	2a63      	cmp	r2, #99	; 0x63
 8008f3a:	f104 34ff 	add.w	r4, r4, #4294967295
 8008f3e:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8008f42:	4631      	mov	r1, r6
 8008f44:	dcf1      	bgt.n	8008f2a <__exponent+0x22>
 8008f46:	3130      	adds	r1, #48	; 0x30
 8008f48:	f1ae 0502 	sub.w	r5, lr, #2
 8008f4c:	f804 1c01 	strb.w	r1, [r4, #-1]
 8008f50:	1c44      	adds	r4, r0, #1
 8008f52:	4629      	mov	r1, r5
 8008f54:	4561      	cmp	r1, ip
 8008f56:	d30a      	bcc.n	8008f6e <__exponent+0x66>
 8008f58:	f10d 0209 	add.w	r2, sp, #9
 8008f5c:	eba2 020e 	sub.w	r2, r2, lr
 8008f60:	4565      	cmp	r5, ip
 8008f62:	bf88      	it	hi
 8008f64:	2200      	movhi	r2, #0
 8008f66:	4413      	add	r3, r2
 8008f68:	1a18      	subs	r0, r3, r0
 8008f6a:	b003      	add	sp, #12
 8008f6c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008f6e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008f72:	f804 2f01 	strb.w	r2, [r4, #1]!
 8008f76:	e7ed      	b.n	8008f54 <__exponent+0x4c>
 8008f78:	2330      	movs	r3, #48	; 0x30
 8008f7a:	3130      	adds	r1, #48	; 0x30
 8008f7c:	7083      	strb	r3, [r0, #2]
 8008f7e:	70c1      	strb	r1, [r0, #3]
 8008f80:	1d03      	adds	r3, r0, #4
 8008f82:	e7f1      	b.n	8008f68 <__exponent+0x60>
 8008f84:	0000      	movs	r0, r0
	...

08008f88 <_printf_float>:
 8008f88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008f8c:	b08b      	sub	sp, #44	; 0x2c
 8008f8e:	460c      	mov	r4, r1
 8008f90:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
 8008f94:	4616      	mov	r6, r2
 8008f96:	461f      	mov	r7, r3
 8008f98:	4605      	mov	r5, r0
 8008f9a:	f001 fa95 	bl	800a4c8 <_localeconv_r>
 8008f9e:	f8d0 b000 	ldr.w	fp, [r0]
 8008fa2:	4658      	mov	r0, fp
 8008fa4:	f7f7 f956 	bl	8000254 <strlen>
 8008fa8:	2300      	movs	r3, #0
 8008faa:	9308      	str	r3, [sp, #32]
 8008fac:	f8d8 3000 	ldr.w	r3, [r8]
 8008fb0:	f894 9018 	ldrb.w	r9, [r4, #24]
 8008fb4:	6822      	ldr	r2, [r4, #0]
 8008fb6:	3307      	adds	r3, #7
 8008fb8:	f023 0307 	bic.w	r3, r3, #7
 8008fbc:	f103 0108 	add.w	r1, r3, #8
 8008fc0:	f8c8 1000 	str.w	r1, [r8]
 8008fc4:	4682      	mov	sl, r0
 8008fc6:	e9d3 0100 	ldrd	r0, r1, [r3]
 8008fca:	e9c4 0112 	strd	r0, r1, [r4, #72]	; 0x48
 8008fce:	ed9f 7b98 	vldr	d7, [pc, #608]	; 8009230 <_printf_float+0x2a8>
 8008fd2:	ed94 0b12 	vldr	d0, [r4, #72]	; 0x48
 8008fd6:	eeb0 6bc0 	vabs.f64	d6, d0
 8008fda:	eeb4 6b47 	vcmp.f64	d6, d7
 8008fde:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008fe2:	dd24      	ble.n	800902e <_printf_float+0xa6>
 8008fe4:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8008fe8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008fec:	d502      	bpl.n	8008ff4 <_printf_float+0x6c>
 8008fee:	232d      	movs	r3, #45	; 0x2d
 8008ff0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008ff4:	4b90      	ldr	r3, [pc, #576]	; (8009238 <_printf_float+0x2b0>)
 8008ff6:	4891      	ldr	r0, [pc, #580]	; (800923c <_printf_float+0x2b4>)
 8008ff8:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8008ffc:	bf94      	ite	ls
 8008ffe:	4698      	movls	r8, r3
 8009000:	4680      	movhi	r8, r0
 8009002:	2303      	movs	r3, #3
 8009004:	6123      	str	r3, [r4, #16]
 8009006:	f022 0204 	bic.w	r2, r2, #4
 800900a:	2300      	movs	r3, #0
 800900c:	6022      	str	r2, [r4, #0]
 800900e:	9304      	str	r3, [sp, #16]
 8009010:	9700      	str	r7, [sp, #0]
 8009012:	4633      	mov	r3, r6
 8009014:	aa09      	add	r2, sp, #36	; 0x24
 8009016:	4621      	mov	r1, r4
 8009018:	4628      	mov	r0, r5
 800901a:	f000 f9d3 	bl	80093c4 <_printf_common>
 800901e:	3001      	adds	r0, #1
 8009020:	f040 808a 	bne.w	8009138 <_printf_float+0x1b0>
 8009024:	f04f 30ff 	mov.w	r0, #4294967295
 8009028:	b00b      	add	sp, #44	; 0x2c
 800902a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800902e:	eeb4 0b40 	vcmp.f64	d0, d0
 8009032:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009036:	d709      	bvc.n	800904c <_printf_float+0xc4>
 8009038:	ee10 3a90 	vmov	r3, s1
 800903c:	2b00      	cmp	r3, #0
 800903e:	bfbc      	itt	lt
 8009040:	232d      	movlt	r3, #45	; 0x2d
 8009042:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8009046:	487e      	ldr	r0, [pc, #504]	; (8009240 <_printf_float+0x2b8>)
 8009048:	4b7e      	ldr	r3, [pc, #504]	; (8009244 <_printf_float+0x2bc>)
 800904a:	e7d5      	b.n	8008ff8 <_printf_float+0x70>
 800904c:	6863      	ldr	r3, [r4, #4]
 800904e:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8009052:	9104      	str	r1, [sp, #16]
 8009054:	1c59      	adds	r1, r3, #1
 8009056:	d13c      	bne.n	80090d2 <_printf_float+0x14a>
 8009058:	2306      	movs	r3, #6
 800905a:	6063      	str	r3, [r4, #4]
 800905c:	2300      	movs	r3, #0
 800905e:	9303      	str	r3, [sp, #12]
 8009060:	ab08      	add	r3, sp, #32
 8009062:	e9cd 9301 	strd	r9, r3, [sp, #4]
 8009066:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800906a:	ab07      	add	r3, sp, #28
 800906c:	6861      	ldr	r1, [r4, #4]
 800906e:	9300      	str	r3, [sp, #0]
 8009070:	6022      	str	r2, [r4, #0]
 8009072:	f10d 031b 	add.w	r3, sp, #27
 8009076:	4628      	mov	r0, r5
 8009078:	f7ff fef4 	bl	8008e64 <__cvt>
 800907c:	9b04      	ldr	r3, [sp, #16]
 800907e:	9907      	ldr	r1, [sp, #28]
 8009080:	2b47      	cmp	r3, #71	; 0x47
 8009082:	4680      	mov	r8, r0
 8009084:	d108      	bne.n	8009098 <_printf_float+0x110>
 8009086:	1cc8      	adds	r0, r1, #3
 8009088:	db02      	blt.n	8009090 <_printf_float+0x108>
 800908a:	6863      	ldr	r3, [r4, #4]
 800908c:	4299      	cmp	r1, r3
 800908e:	dd41      	ble.n	8009114 <_printf_float+0x18c>
 8009090:	f1a9 0902 	sub.w	r9, r9, #2
 8009094:	fa5f f989 	uxtb.w	r9, r9
 8009098:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 800909c:	d820      	bhi.n	80090e0 <_printf_float+0x158>
 800909e:	3901      	subs	r1, #1
 80090a0:	464a      	mov	r2, r9
 80090a2:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80090a6:	9107      	str	r1, [sp, #28]
 80090a8:	f7ff ff2e 	bl	8008f08 <__exponent>
 80090ac:	9a08      	ldr	r2, [sp, #32]
 80090ae:	9004      	str	r0, [sp, #16]
 80090b0:	1813      	adds	r3, r2, r0
 80090b2:	2a01      	cmp	r2, #1
 80090b4:	6123      	str	r3, [r4, #16]
 80090b6:	dc02      	bgt.n	80090be <_printf_float+0x136>
 80090b8:	6822      	ldr	r2, [r4, #0]
 80090ba:	07d2      	lsls	r2, r2, #31
 80090bc:	d501      	bpl.n	80090c2 <_printf_float+0x13a>
 80090be:	3301      	adds	r3, #1
 80090c0:	6123      	str	r3, [r4, #16]
 80090c2:	f89d 301b 	ldrb.w	r3, [sp, #27]
 80090c6:	2b00      	cmp	r3, #0
 80090c8:	d0a2      	beq.n	8009010 <_printf_float+0x88>
 80090ca:	232d      	movs	r3, #45	; 0x2d
 80090cc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80090d0:	e79e      	b.n	8009010 <_printf_float+0x88>
 80090d2:	9904      	ldr	r1, [sp, #16]
 80090d4:	2947      	cmp	r1, #71	; 0x47
 80090d6:	d1c1      	bne.n	800905c <_printf_float+0xd4>
 80090d8:	2b00      	cmp	r3, #0
 80090da:	d1bf      	bne.n	800905c <_printf_float+0xd4>
 80090dc:	2301      	movs	r3, #1
 80090de:	e7bc      	b.n	800905a <_printf_float+0xd2>
 80090e0:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 80090e4:	d118      	bne.n	8009118 <_printf_float+0x190>
 80090e6:	2900      	cmp	r1, #0
 80090e8:	6863      	ldr	r3, [r4, #4]
 80090ea:	dd0b      	ble.n	8009104 <_printf_float+0x17c>
 80090ec:	6121      	str	r1, [r4, #16]
 80090ee:	b913      	cbnz	r3, 80090f6 <_printf_float+0x16e>
 80090f0:	6822      	ldr	r2, [r4, #0]
 80090f2:	07d0      	lsls	r0, r2, #31
 80090f4:	d502      	bpl.n	80090fc <_printf_float+0x174>
 80090f6:	3301      	adds	r3, #1
 80090f8:	440b      	add	r3, r1
 80090fa:	6123      	str	r3, [r4, #16]
 80090fc:	2300      	movs	r3, #0
 80090fe:	65a1      	str	r1, [r4, #88]	; 0x58
 8009100:	9304      	str	r3, [sp, #16]
 8009102:	e7de      	b.n	80090c2 <_printf_float+0x13a>
 8009104:	b913      	cbnz	r3, 800910c <_printf_float+0x184>
 8009106:	6822      	ldr	r2, [r4, #0]
 8009108:	07d2      	lsls	r2, r2, #31
 800910a:	d501      	bpl.n	8009110 <_printf_float+0x188>
 800910c:	3302      	adds	r3, #2
 800910e:	e7f4      	b.n	80090fa <_printf_float+0x172>
 8009110:	2301      	movs	r3, #1
 8009112:	e7f2      	b.n	80090fa <_printf_float+0x172>
 8009114:	f04f 0967 	mov.w	r9, #103	; 0x67
 8009118:	9b08      	ldr	r3, [sp, #32]
 800911a:	4299      	cmp	r1, r3
 800911c:	db05      	blt.n	800912a <_printf_float+0x1a2>
 800911e:	6823      	ldr	r3, [r4, #0]
 8009120:	6121      	str	r1, [r4, #16]
 8009122:	07d8      	lsls	r0, r3, #31
 8009124:	d5ea      	bpl.n	80090fc <_printf_float+0x174>
 8009126:	1c4b      	adds	r3, r1, #1
 8009128:	e7e7      	b.n	80090fa <_printf_float+0x172>
 800912a:	2900      	cmp	r1, #0
 800912c:	bfd4      	ite	le
 800912e:	f1c1 0202 	rsble	r2, r1, #2
 8009132:	2201      	movgt	r2, #1
 8009134:	4413      	add	r3, r2
 8009136:	e7e0      	b.n	80090fa <_printf_float+0x172>
 8009138:	6823      	ldr	r3, [r4, #0]
 800913a:	055a      	lsls	r2, r3, #21
 800913c:	d407      	bmi.n	800914e <_printf_float+0x1c6>
 800913e:	6923      	ldr	r3, [r4, #16]
 8009140:	4642      	mov	r2, r8
 8009142:	4631      	mov	r1, r6
 8009144:	4628      	mov	r0, r5
 8009146:	47b8      	blx	r7
 8009148:	3001      	adds	r0, #1
 800914a:	d12a      	bne.n	80091a2 <_printf_float+0x21a>
 800914c:	e76a      	b.n	8009024 <_printf_float+0x9c>
 800914e:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8009152:	f240 80e2 	bls.w	800931a <_printf_float+0x392>
 8009156:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 800915a:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800915e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009162:	d133      	bne.n	80091cc <_printf_float+0x244>
 8009164:	4a38      	ldr	r2, [pc, #224]	; (8009248 <_printf_float+0x2c0>)
 8009166:	2301      	movs	r3, #1
 8009168:	4631      	mov	r1, r6
 800916a:	4628      	mov	r0, r5
 800916c:	47b8      	blx	r7
 800916e:	3001      	adds	r0, #1
 8009170:	f43f af58 	beq.w	8009024 <_printf_float+0x9c>
 8009174:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8009178:	429a      	cmp	r2, r3
 800917a:	db02      	blt.n	8009182 <_printf_float+0x1fa>
 800917c:	6823      	ldr	r3, [r4, #0]
 800917e:	07d8      	lsls	r0, r3, #31
 8009180:	d50f      	bpl.n	80091a2 <_printf_float+0x21a>
 8009182:	4653      	mov	r3, sl
 8009184:	465a      	mov	r2, fp
 8009186:	4631      	mov	r1, r6
 8009188:	4628      	mov	r0, r5
 800918a:	47b8      	blx	r7
 800918c:	3001      	adds	r0, #1
 800918e:	f43f af49 	beq.w	8009024 <_printf_float+0x9c>
 8009192:	f04f 0800 	mov.w	r8, #0
 8009196:	f104 091a 	add.w	r9, r4, #26
 800919a:	9b08      	ldr	r3, [sp, #32]
 800919c:	3b01      	subs	r3, #1
 800919e:	4543      	cmp	r3, r8
 80091a0:	dc09      	bgt.n	80091b6 <_printf_float+0x22e>
 80091a2:	6823      	ldr	r3, [r4, #0]
 80091a4:	079b      	lsls	r3, r3, #30
 80091a6:	f100 8108 	bmi.w	80093ba <_printf_float+0x432>
 80091aa:	68e0      	ldr	r0, [r4, #12]
 80091ac:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80091ae:	4298      	cmp	r0, r3
 80091b0:	bfb8      	it	lt
 80091b2:	4618      	movlt	r0, r3
 80091b4:	e738      	b.n	8009028 <_printf_float+0xa0>
 80091b6:	2301      	movs	r3, #1
 80091b8:	464a      	mov	r2, r9
 80091ba:	4631      	mov	r1, r6
 80091bc:	4628      	mov	r0, r5
 80091be:	47b8      	blx	r7
 80091c0:	3001      	adds	r0, #1
 80091c2:	f43f af2f 	beq.w	8009024 <_printf_float+0x9c>
 80091c6:	f108 0801 	add.w	r8, r8, #1
 80091ca:	e7e6      	b.n	800919a <_printf_float+0x212>
 80091cc:	9b07      	ldr	r3, [sp, #28]
 80091ce:	2b00      	cmp	r3, #0
 80091d0:	dc3c      	bgt.n	800924c <_printf_float+0x2c4>
 80091d2:	4a1d      	ldr	r2, [pc, #116]	; (8009248 <_printf_float+0x2c0>)
 80091d4:	2301      	movs	r3, #1
 80091d6:	4631      	mov	r1, r6
 80091d8:	4628      	mov	r0, r5
 80091da:	47b8      	blx	r7
 80091dc:	3001      	adds	r0, #1
 80091de:	f43f af21 	beq.w	8009024 <_printf_float+0x9c>
 80091e2:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 80091e6:	4313      	orrs	r3, r2
 80091e8:	d102      	bne.n	80091f0 <_printf_float+0x268>
 80091ea:	6823      	ldr	r3, [r4, #0]
 80091ec:	07d9      	lsls	r1, r3, #31
 80091ee:	d5d8      	bpl.n	80091a2 <_printf_float+0x21a>
 80091f0:	4653      	mov	r3, sl
 80091f2:	465a      	mov	r2, fp
 80091f4:	4631      	mov	r1, r6
 80091f6:	4628      	mov	r0, r5
 80091f8:	47b8      	blx	r7
 80091fa:	3001      	adds	r0, #1
 80091fc:	f43f af12 	beq.w	8009024 <_printf_float+0x9c>
 8009200:	f04f 0900 	mov.w	r9, #0
 8009204:	f104 0a1a 	add.w	sl, r4, #26
 8009208:	9b07      	ldr	r3, [sp, #28]
 800920a:	425b      	negs	r3, r3
 800920c:	454b      	cmp	r3, r9
 800920e:	dc01      	bgt.n	8009214 <_printf_float+0x28c>
 8009210:	9b08      	ldr	r3, [sp, #32]
 8009212:	e795      	b.n	8009140 <_printf_float+0x1b8>
 8009214:	2301      	movs	r3, #1
 8009216:	4652      	mov	r2, sl
 8009218:	4631      	mov	r1, r6
 800921a:	4628      	mov	r0, r5
 800921c:	47b8      	blx	r7
 800921e:	3001      	adds	r0, #1
 8009220:	f43f af00 	beq.w	8009024 <_printf_float+0x9c>
 8009224:	f109 0901 	add.w	r9, r9, #1
 8009228:	e7ee      	b.n	8009208 <_printf_float+0x280>
 800922a:	bf00      	nop
 800922c:	f3af 8000 	nop.w
 8009230:	ffffffff 	.word	0xffffffff
 8009234:	7fefffff 	.word	0x7fefffff
 8009238:	0800bac8 	.word	0x0800bac8
 800923c:	0800bacc 	.word	0x0800bacc
 8009240:	0800bad4 	.word	0x0800bad4
 8009244:	0800bad0 	.word	0x0800bad0
 8009248:	0800bad8 	.word	0x0800bad8
 800924c:	9a08      	ldr	r2, [sp, #32]
 800924e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8009250:	429a      	cmp	r2, r3
 8009252:	bfa8      	it	ge
 8009254:	461a      	movge	r2, r3
 8009256:	2a00      	cmp	r2, #0
 8009258:	4691      	mov	r9, r2
 800925a:	dc38      	bgt.n	80092ce <_printf_float+0x346>
 800925c:	2300      	movs	r3, #0
 800925e:	9305      	str	r3, [sp, #20]
 8009260:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009264:	f104 021a 	add.w	r2, r4, #26
 8009268:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800926a:	9905      	ldr	r1, [sp, #20]
 800926c:	9304      	str	r3, [sp, #16]
 800926e:	eba3 0309 	sub.w	r3, r3, r9
 8009272:	428b      	cmp	r3, r1
 8009274:	dc33      	bgt.n	80092de <_printf_float+0x356>
 8009276:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 800927a:	429a      	cmp	r2, r3
 800927c:	db3c      	blt.n	80092f8 <_printf_float+0x370>
 800927e:	6823      	ldr	r3, [r4, #0]
 8009280:	07da      	lsls	r2, r3, #31
 8009282:	d439      	bmi.n	80092f8 <_printf_float+0x370>
 8009284:	9a08      	ldr	r2, [sp, #32]
 8009286:	9b04      	ldr	r3, [sp, #16]
 8009288:	9907      	ldr	r1, [sp, #28]
 800928a:	1ad3      	subs	r3, r2, r3
 800928c:	eba2 0901 	sub.w	r9, r2, r1
 8009290:	4599      	cmp	r9, r3
 8009292:	bfa8      	it	ge
 8009294:	4699      	movge	r9, r3
 8009296:	f1b9 0f00 	cmp.w	r9, #0
 800929a:	dc35      	bgt.n	8009308 <_printf_float+0x380>
 800929c:	f04f 0800 	mov.w	r8, #0
 80092a0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80092a4:	f104 0a1a 	add.w	sl, r4, #26
 80092a8:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 80092ac:	1a9b      	subs	r3, r3, r2
 80092ae:	eba3 0309 	sub.w	r3, r3, r9
 80092b2:	4543      	cmp	r3, r8
 80092b4:	f77f af75 	ble.w	80091a2 <_printf_float+0x21a>
 80092b8:	2301      	movs	r3, #1
 80092ba:	4652      	mov	r2, sl
 80092bc:	4631      	mov	r1, r6
 80092be:	4628      	mov	r0, r5
 80092c0:	47b8      	blx	r7
 80092c2:	3001      	adds	r0, #1
 80092c4:	f43f aeae 	beq.w	8009024 <_printf_float+0x9c>
 80092c8:	f108 0801 	add.w	r8, r8, #1
 80092cc:	e7ec      	b.n	80092a8 <_printf_float+0x320>
 80092ce:	4613      	mov	r3, r2
 80092d0:	4631      	mov	r1, r6
 80092d2:	4642      	mov	r2, r8
 80092d4:	4628      	mov	r0, r5
 80092d6:	47b8      	blx	r7
 80092d8:	3001      	adds	r0, #1
 80092da:	d1bf      	bne.n	800925c <_printf_float+0x2d4>
 80092dc:	e6a2      	b.n	8009024 <_printf_float+0x9c>
 80092de:	2301      	movs	r3, #1
 80092e0:	4631      	mov	r1, r6
 80092e2:	4628      	mov	r0, r5
 80092e4:	9204      	str	r2, [sp, #16]
 80092e6:	47b8      	blx	r7
 80092e8:	3001      	adds	r0, #1
 80092ea:	f43f ae9b 	beq.w	8009024 <_printf_float+0x9c>
 80092ee:	9b05      	ldr	r3, [sp, #20]
 80092f0:	9a04      	ldr	r2, [sp, #16]
 80092f2:	3301      	adds	r3, #1
 80092f4:	9305      	str	r3, [sp, #20]
 80092f6:	e7b7      	b.n	8009268 <_printf_float+0x2e0>
 80092f8:	4653      	mov	r3, sl
 80092fa:	465a      	mov	r2, fp
 80092fc:	4631      	mov	r1, r6
 80092fe:	4628      	mov	r0, r5
 8009300:	47b8      	blx	r7
 8009302:	3001      	adds	r0, #1
 8009304:	d1be      	bne.n	8009284 <_printf_float+0x2fc>
 8009306:	e68d      	b.n	8009024 <_printf_float+0x9c>
 8009308:	9a04      	ldr	r2, [sp, #16]
 800930a:	464b      	mov	r3, r9
 800930c:	4442      	add	r2, r8
 800930e:	4631      	mov	r1, r6
 8009310:	4628      	mov	r0, r5
 8009312:	47b8      	blx	r7
 8009314:	3001      	adds	r0, #1
 8009316:	d1c1      	bne.n	800929c <_printf_float+0x314>
 8009318:	e684      	b.n	8009024 <_printf_float+0x9c>
 800931a:	9a08      	ldr	r2, [sp, #32]
 800931c:	2a01      	cmp	r2, #1
 800931e:	dc01      	bgt.n	8009324 <_printf_float+0x39c>
 8009320:	07db      	lsls	r3, r3, #31
 8009322:	d537      	bpl.n	8009394 <_printf_float+0x40c>
 8009324:	2301      	movs	r3, #1
 8009326:	4642      	mov	r2, r8
 8009328:	4631      	mov	r1, r6
 800932a:	4628      	mov	r0, r5
 800932c:	47b8      	blx	r7
 800932e:	3001      	adds	r0, #1
 8009330:	f43f ae78 	beq.w	8009024 <_printf_float+0x9c>
 8009334:	4653      	mov	r3, sl
 8009336:	465a      	mov	r2, fp
 8009338:	4631      	mov	r1, r6
 800933a:	4628      	mov	r0, r5
 800933c:	47b8      	blx	r7
 800933e:	3001      	adds	r0, #1
 8009340:	f43f ae70 	beq.w	8009024 <_printf_float+0x9c>
 8009344:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 8009348:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800934c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009350:	d01b      	beq.n	800938a <_printf_float+0x402>
 8009352:	9b08      	ldr	r3, [sp, #32]
 8009354:	f108 0201 	add.w	r2, r8, #1
 8009358:	3b01      	subs	r3, #1
 800935a:	4631      	mov	r1, r6
 800935c:	4628      	mov	r0, r5
 800935e:	47b8      	blx	r7
 8009360:	3001      	adds	r0, #1
 8009362:	d10e      	bne.n	8009382 <_printf_float+0x3fa>
 8009364:	e65e      	b.n	8009024 <_printf_float+0x9c>
 8009366:	2301      	movs	r3, #1
 8009368:	464a      	mov	r2, r9
 800936a:	4631      	mov	r1, r6
 800936c:	4628      	mov	r0, r5
 800936e:	47b8      	blx	r7
 8009370:	3001      	adds	r0, #1
 8009372:	f43f ae57 	beq.w	8009024 <_printf_float+0x9c>
 8009376:	f108 0801 	add.w	r8, r8, #1
 800937a:	9b08      	ldr	r3, [sp, #32]
 800937c:	3b01      	subs	r3, #1
 800937e:	4543      	cmp	r3, r8
 8009380:	dcf1      	bgt.n	8009366 <_printf_float+0x3de>
 8009382:	9b04      	ldr	r3, [sp, #16]
 8009384:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8009388:	e6db      	b.n	8009142 <_printf_float+0x1ba>
 800938a:	f04f 0800 	mov.w	r8, #0
 800938e:	f104 091a 	add.w	r9, r4, #26
 8009392:	e7f2      	b.n	800937a <_printf_float+0x3f2>
 8009394:	2301      	movs	r3, #1
 8009396:	4642      	mov	r2, r8
 8009398:	e7df      	b.n	800935a <_printf_float+0x3d2>
 800939a:	2301      	movs	r3, #1
 800939c:	464a      	mov	r2, r9
 800939e:	4631      	mov	r1, r6
 80093a0:	4628      	mov	r0, r5
 80093a2:	47b8      	blx	r7
 80093a4:	3001      	adds	r0, #1
 80093a6:	f43f ae3d 	beq.w	8009024 <_printf_float+0x9c>
 80093aa:	f108 0801 	add.w	r8, r8, #1
 80093ae:	68e3      	ldr	r3, [r4, #12]
 80093b0:	9909      	ldr	r1, [sp, #36]	; 0x24
 80093b2:	1a5b      	subs	r3, r3, r1
 80093b4:	4543      	cmp	r3, r8
 80093b6:	dcf0      	bgt.n	800939a <_printf_float+0x412>
 80093b8:	e6f7      	b.n	80091aa <_printf_float+0x222>
 80093ba:	f04f 0800 	mov.w	r8, #0
 80093be:	f104 0919 	add.w	r9, r4, #25
 80093c2:	e7f4      	b.n	80093ae <_printf_float+0x426>

080093c4 <_printf_common>:
 80093c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80093c8:	4616      	mov	r6, r2
 80093ca:	4699      	mov	r9, r3
 80093cc:	688a      	ldr	r2, [r1, #8]
 80093ce:	690b      	ldr	r3, [r1, #16]
 80093d0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80093d4:	4293      	cmp	r3, r2
 80093d6:	bfb8      	it	lt
 80093d8:	4613      	movlt	r3, r2
 80093da:	6033      	str	r3, [r6, #0]
 80093dc:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80093e0:	4607      	mov	r7, r0
 80093e2:	460c      	mov	r4, r1
 80093e4:	b10a      	cbz	r2, 80093ea <_printf_common+0x26>
 80093e6:	3301      	adds	r3, #1
 80093e8:	6033      	str	r3, [r6, #0]
 80093ea:	6823      	ldr	r3, [r4, #0]
 80093ec:	0699      	lsls	r1, r3, #26
 80093ee:	bf42      	ittt	mi
 80093f0:	6833      	ldrmi	r3, [r6, #0]
 80093f2:	3302      	addmi	r3, #2
 80093f4:	6033      	strmi	r3, [r6, #0]
 80093f6:	6825      	ldr	r5, [r4, #0]
 80093f8:	f015 0506 	ands.w	r5, r5, #6
 80093fc:	d106      	bne.n	800940c <_printf_common+0x48>
 80093fe:	f104 0a19 	add.w	sl, r4, #25
 8009402:	68e3      	ldr	r3, [r4, #12]
 8009404:	6832      	ldr	r2, [r6, #0]
 8009406:	1a9b      	subs	r3, r3, r2
 8009408:	42ab      	cmp	r3, r5
 800940a:	dc26      	bgt.n	800945a <_printf_common+0x96>
 800940c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8009410:	1e13      	subs	r3, r2, #0
 8009412:	6822      	ldr	r2, [r4, #0]
 8009414:	bf18      	it	ne
 8009416:	2301      	movne	r3, #1
 8009418:	0692      	lsls	r2, r2, #26
 800941a:	d42b      	bmi.n	8009474 <_printf_common+0xb0>
 800941c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8009420:	4649      	mov	r1, r9
 8009422:	4638      	mov	r0, r7
 8009424:	47c0      	blx	r8
 8009426:	3001      	adds	r0, #1
 8009428:	d01e      	beq.n	8009468 <_printf_common+0xa4>
 800942a:	6823      	ldr	r3, [r4, #0]
 800942c:	68e5      	ldr	r5, [r4, #12]
 800942e:	6832      	ldr	r2, [r6, #0]
 8009430:	f003 0306 	and.w	r3, r3, #6
 8009434:	2b04      	cmp	r3, #4
 8009436:	bf08      	it	eq
 8009438:	1aad      	subeq	r5, r5, r2
 800943a:	68a3      	ldr	r3, [r4, #8]
 800943c:	6922      	ldr	r2, [r4, #16]
 800943e:	bf0c      	ite	eq
 8009440:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009444:	2500      	movne	r5, #0
 8009446:	4293      	cmp	r3, r2
 8009448:	bfc4      	itt	gt
 800944a:	1a9b      	subgt	r3, r3, r2
 800944c:	18ed      	addgt	r5, r5, r3
 800944e:	2600      	movs	r6, #0
 8009450:	341a      	adds	r4, #26
 8009452:	42b5      	cmp	r5, r6
 8009454:	d11a      	bne.n	800948c <_printf_common+0xc8>
 8009456:	2000      	movs	r0, #0
 8009458:	e008      	b.n	800946c <_printf_common+0xa8>
 800945a:	2301      	movs	r3, #1
 800945c:	4652      	mov	r2, sl
 800945e:	4649      	mov	r1, r9
 8009460:	4638      	mov	r0, r7
 8009462:	47c0      	blx	r8
 8009464:	3001      	adds	r0, #1
 8009466:	d103      	bne.n	8009470 <_printf_common+0xac>
 8009468:	f04f 30ff 	mov.w	r0, #4294967295
 800946c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009470:	3501      	adds	r5, #1
 8009472:	e7c6      	b.n	8009402 <_printf_common+0x3e>
 8009474:	18e1      	adds	r1, r4, r3
 8009476:	1c5a      	adds	r2, r3, #1
 8009478:	2030      	movs	r0, #48	; 0x30
 800947a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800947e:	4422      	add	r2, r4
 8009480:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8009484:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8009488:	3302      	adds	r3, #2
 800948a:	e7c7      	b.n	800941c <_printf_common+0x58>
 800948c:	2301      	movs	r3, #1
 800948e:	4622      	mov	r2, r4
 8009490:	4649      	mov	r1, r9
 8009492:	4638      	mov	r0, r7
 8009494:	47c0      	blx	r8
 8009496:	3001      	adds	r0, #1
 8009498:	d0e6      	beq.n	8009468 <_printf_common+0xa4>
 800949a:	3601      	adds	r6, #1
 800949c:	e7d9      	b.n	8009452 <_printf_common+0x8e>
	...

080094a0 <_printf_i>:
 80094a0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80094a4:	460c      	mov	r4, r1
 80094a6:	4691      	mov	r9, r2
 80094a8:	7e27      	ldrb	r7, [r4, #24]
 80094aa:	990c      	ldr	r1, [sp, #48]	; 0x30
 80094ac:	2f78      	cmp	r7, #120	; 0x78
 80094ae:	4680      	mov	r8, r0
 80094b0:	469a      	mov	sl, r3
 80094b2:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80094b6:	d807      	bhi.n	80094c8 <_printf_i+0x28>
 80094b8:	2f62      	cmp	r7, #98	; 0x62
 80094ba:	d80a      	bhi.n	80094d2 <_printf_i+0x32>
 80094bc:	2f00      	cmp	r7, #0
 80094be:	f000 80d8 	beq.w	8009672 <_printf_i+0x1d2>
 80094c2:	2f58      	cmp	r7, #88	; 0x58
 80094c4:	f000 80a3 	beq.w	800960e <_printf_i+0x16e>
 80094c8:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80094cc:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80094d0:	e03a      	b.n	8009548 <_printf_i+0xa8>
 80094d2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80094d6:	2b15      	cmp	r3, #21
 80094d8:	d8f6      	bhi.n	80094c8 <_printf_i+0x28>
 80094da:	a001      	add	r0, pc, #4	; (adr r0, 80094e0 <_printf_i+0x40>)
 80094dc:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 80094e0:	08009539 	.word	0x08009539
 80094e4:	0800954d 	.word	0x0800954d
 80094e8:	080094c9 	.word	0x080094c9
 80094ec:	080094c9 	.word	0x080094c9
 80094f0:	080094c9 	.word	0x080094c9
 80094f4:	080094c9 	.word	0x080094c9
 80094f8:	0800954d 	.word	0x0800954d
 80094fc:	080094c9 	.word	0x080094c9
 8009500:	080094c9 	.word	0x080094c9
 8009504:	080094c9 	.word	0x080094c9
 8009508:	080094c9 	.word	0x080094c9
 800950c:	08009659 	.word	0x08009659
 8009510:	0800957d 	.word	0x0800957d
 8009514:	0800963b 	.word	0x0800963b
 8009518:	080094c9 	.word	0x080094c9
 800951c:	080094c9 	.word	0x080094c9
 8009520:	0800967b 	.word	0x0800967b
 8009524:	080094c9 	.word	0x080094c9
 8009528:	0800957d 	.word	0x0800957d
 800952c:	080094c9 	.word	0x080094c9
 8009530:	080094c9 	.word	0x080094c9
 8009534:	08009643 	.word	0x08009643
 8009538:	680b      	ldr	r3, [r1, #0]
 800953a:	1d1a      	adds	r2, r3, #4
 800953c:	681b      	ldr	r3, [r3, #0]
 800953e:	600a      	str	r2, [r1, #0]
 8009540:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8009544:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009548:	2301      	movs	r3, #1
 800954a:	e0a3      	b.n	8009694 <_printf_i+0x1f4>
 800954c:	6825      	ldr	r5, [r4, #0]
 800954e:	6808      	ldr	r0, [r1, #0]
 8009550:	062e      	lsls	r6, r5, #24
 8009552:	f100 0304 	add.w	r3, r0, #4
 8009556:	d50a      	bpl.n	800956e <_printf_i+0xce>
 8009558:	6805      	ldr	r5, [r0, #0]
 800955a:	600b      	str	r3, [r1, #0]
 800955c:	2d00      	cmp	r5, #0
 800955e:	da03      	bge.n	8009568 <_printf_i+0xc8>
 8009560:	232d      	movs	r3, #45	; 0x2d
 8009562:	426d      	negs	r5, r5
 8009564:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009568:	485e      	ldr	r0, [pc, #376]	; (80096e4 <_printf_i+0x244>)
 800956a:	230a      	movs	r3, #10
 800956c:	e019      	b.n	80095a2 <_printf_i+0x102>
 800956e:	f015 0f40 	tst.w	r5, #64	; 0x40
 8009572:	6805      	ldr	r5, [r0, #0]
 8009574:	600b      	str	r3, [r1, #0]
 8009576:	bf18      	it	ne
 8009578:	b22d      	sxthne	r5, r5
 800957a:	e7ef      	b.n	800955c <_printf_i+0xbc>
 800957c:	680b      	ldr	r3, [r1, #0]
 800957e:	6825      	ldr	r5, [r4, #0]
 8009580:	1d18      	adds	r0, r3, #4
 8009582:	6008      	str	r0, [r1, #0]
 8009584:	0628      	lsls	r0, r5, #24
 8009586:	d501      	bpl.n	800958c <_printf_i+0xec>
 8009588:	681d      	ldr	r5, [r3, #0]
 800958a:	e002      	b.n	8009592 <_printf_i+0xf2>
 800958c:	0669      	lsls	r1, r5, #25
 800958e:	d5fb      	bpl.n	8009588 <_printf_i+0xe8>
 8009590:	881d      	ldrh	r5, [r3, #0]
 8009592:	4854      	ldr	r0, [pc, #336]	; (80096e4 <_printf_i+0x244>)
 8009594:	2f6f      	cmp	r7, #111	; 0x6f
 8009596:	bf0c      	ite	eq
 8009598:	2308      	moveq	r3, #8
 800959a:	230a      	movne	r3, #10
 800959c:	2100      	movs	r1, #0
 800959e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80095a2:	6866      	ldr	r6, [r4, #4]
 80095a4:	60a6      	str	r6, [r4, #8]
 80095a6:	2e00      	cmp	r6, #0
 80095a8:	bfa2      	ittt	ge
 80095aa:	6821      	ldrge	r1, [r4, #0]
 80095ac:	f021 0104 	bicge.w	r1, r1, #4
 80095b0:	6021      	strge	r1, [r4, #0]
 80095b2:	b90d      	cbnz	r5, 80095b8 <_printf_i+0x118>
 80095b4:	2e00      	cmp	r6, #0
 80095b6:	d04d      	beq.n	8009654 <_printf_i+0x1b4>
 80095b8:	4616      	mov	r6, r2
 80095ba:	fbb5 f1f3 	udiv	r1, r5, r3
 80095be:	fb03 5711 	mls	r7, r3, r1, r5
 80095c2:	5dc7      	ldrb	r7, [r0, r7]
 80095c4:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80095c8:	462f      	mov	r7, r5
 80095ca:	42bb      	cmp	r3, r7
 80095cc:	460d      	mov	r5, r1
 80095ce:	d9f4      	bls.n	80095ba <_printf_i+0x11a>
 80095d0:	2b08      	cmp	r3, #8
 80095d2:	d10b      	bne.n	80095ec <_printf_i+0x14c>
 80095d4:	6823      	ldr	r3, [r4, #0]
 80095d6:	07df      	lsls	r7, r3, #31
 80095d8:	d508      	bpl.n	80095ec <_printf_i+0x14c>
 80095da:	6923      	ldr	r3, [r4, #16]
 80095dc:	6861      	ldr	r1, [r4, #4]
 80095de:	4299      	cmp	r1, r3
 80095e0:	bfde      	ittt	le
 80095e2:	2330      	movle	r3, #48	; 0x30
 80095e4:	f806 3c01 	strble.w	r3, [r6, #-1]
 80095e8:	f106 36ff 	addle.w	r6, r6, #4294967295
 80095ec:	1b92      	subs	r2, r2, r6
 80095ee:	6122      	str	r2, [r4, #16]
 80095f0:	f8cd a000 	str.w	sl, [sp]
 80095f4:	464b      	mov	r3, r9
 80095f6:	aa03      	add	r2, sp, #12
 80095f8:	4621      	mov	r1, r4
 80095fa:	4640      	mov	r0, r8
 80095fc:	f7ff fee2 	bl	80093c4 <_printf_common>
 8009600:	3001      	adds	r0, #1
 8009602:	d14c      	bne.n	800969e <_printf_i+0x1fe>
 8009604:	f04f 30ff 	mov.w	r0, #4294967295
 8009608:	b004      	add	sp, #16
 800960a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800960e:	4835      	ldr	r0, [pc, #212]	; (80096e4 <_printf_i+0x244>)
 8009610:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8009614:	6823      	ldr	r3, [r4, #0]
 8009616:	680e      	ldr	r6, [r1, #0]
 8009618:	061f      	lsls	r7, r3, #24
 800961a:	f856 5b04 	ldr.w	r5, [r6], #4
 800961e:	600e      	str	r6, [r1, #0]
 8009620:	d514      	bpl.n	800964c <_printf_i+0x1ac>
 8009622:	07d9      	lsls	r1, r3, #31
 8009624:	bf44      	itt	mi
 8009626:	f043 0320 	orrmi.w	r3, r3, #32
 800962a:	6023      	strmi	r3, [r4, #0]
 800962c:	b91d      	cbnz	r5, 8009636 <_printf_i+0x196>
 800962e:	6823      	ldr	r3, [r4, #0]
 8009630:	f023 0320 	bic.w	r3, r3, #32
 8009634:	6023      	str	r3, [r4, #0]
 8009636:	2310      	movs	r3, #16
 8009638:	e7b0      	b.n	800959c <_printf_i+0xfc>
 800963a:	6823      	ldr	r3, [r4, #0]
 800963c:	f043 0320 	orr.w	r3, r3, #32
 8009640:	6023      	str	r3, [r4, #0]
 8009642:	2378      	movs	r3, #120	; 0x78
 8009644:	4828      	ldr	r0, [pc, #160]	; (80096e8 <_printf_i+0x248>)
 8009646:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800964a:	e7e3      	b.n	8009614 <_printf_i+0x174>
 800964c:	065e      	lsls	r6, r3, #25
 800964e:	bf48      	it	mi
 8009650:	b2ad      	uxthmi	r5, r5
 8009652:	e7e6      	b.n	8009622 <_printf_i+0x182>
 8009654:	4616      	mov	r6, r2
 8009656:	e7bb      	b.n	80095d0 <_printf_i+0x130>
 8009658:	680b      	ldr	r3, [r1, #0]
 800965a:	6826      	ldr	r6, [r4, #0]
 800965c:	6960      	ldr	r0, [r4, #20]
 800965e:	1d1d      	adds	r5, r3, #4
 8009660:	600d      	str	r5, [r1, #0]
 8009662:	0635      	lsls	r5, r6, #24
 8009664:	681b      	ldr	r3, [r3, #0]
 8009666:	d501      	bpl.n	800966c <_printf_i+0x1cc>
 8009668:	6018      	str	r0, [r3, #0]
 800966a:	e002      	b.n	8009672 <_printf_i+0x1d2>
 800966c:	0671      	lsls	r1, r6, #25
 800966e:	d5fb      	bpl.n	8009668 <_printf_i+0x1c8>
 8009670:	8018      	strh	r0, [r3, #0]
 8009672:	2300      	movs	r3, #0
 8009674:	6123      	str	r3, [r4, #16]
 8009676:	4616      	mov	r6, r2
 8009678:	e7ba      	b.n	80095f0 <_printf_i+0x150>
 800967a:	680b      	ldr	r3, [r1, #0]
 800967c:	1d1a      	adds	r2, r3, #4
 800967e:	600a      	str	r2, [r1, #0]
 8009680:	681e      	ldr	r6, [r3, #0]
 8009682:	6862      	ldr	r2, [r4, #4]
 8009684:	2100      	movs	r1, #0
 8009686:	4630      	mov	r0, r6
 8009688:	f7f6 fdf2 	bl	8000270 <memchr>
 800968c:	b108      	cbz	r0, 8009692 <_printf_i+0x1f2>
 800968e:	1b80      	subs	r0, r0, r6
 8009690:	6060      	str	r0, [r4, #4]
 8009692:	6863      	ldr	r3, [r4, #4]
 8009694:	6123      	str	r3, [r4, #16]
 8009696:	2300      	movs	r3, #0
 8009698:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800969c:	e7a8      	b.n	80095f0 <_printf_i+0x150>
 800969e:	6923      	ldr	r3, [r4, #16]
 80096a0:	4632      	mov	r2, r6
 80096a2:	4649      	mov	r1, r9
 80096a4:	4640      	mov	r0, r8
 80096a6:	47d0      	blx	sl
 80096a8:	3001      	adds	r0, #1
 80096aa:	d0ab      	beq.n	8009604 <_printf_i+0x164>
 80096ac:	6823      	ldr	r3, [r4, #0]
 80096ae:	079b      	lsls	r3, r3, #30
 80096b0:	d413      	bmi.n	80096da <_printf_i+0x23a>
 80096b2:	68e0      	ldr	r0, [r4, #12]
 80096b4:	9b03      	ldr	r3, [sp, #12]
 80096b6:	4298      	cmp	r0, r3
 80096b8:	bfb8      	it	lt
 80096ba:	4618      	movlt	r0, r3
 80096bc:	e7a4      	b.n	8009608 <_printf_i+0x168>
 80096be:	2301      	movs	r3, #1
 80096c0:	4632      	mov	r2, r6
 80096c2:	4649      	mov	r1, r9
 80096c4:	4640      	mov	r0, r8
 80096c6:	47d0      	blx	sl
 80096c8:	3001      	adds	r0, #1
 80096ca:	d09b      	beq.n	8009604 <_printf_i+0x164>
 80096cc:	3501      	adds	r5, #1
 80096ce:	68e3      	ldr	r3, [r4, #12]
 80096d0:	9903      	ldr	r1, [sp, #12]
 80096d2:	1a5b      	subs	r3, r3, r1
 80096d4:	42ab      	cmp	r3, r5
 80096d6:	dcf2      	bgt.n	80096be <_printf_i+0x21e>
 80096d8:	e7eb      	b.n	80096b2 <_printf_i+0x212>
 80096da:	2500      	movs	r5, #0
 80096dc:	f104 0619 	add.w	r6, r4, #25
 80096e0:	e7f5      	b.n	80096ce <_printf_i+0x22e>
 80096e2:	bf00      	nop
 80096e4:	0800bada 	.word	0x0800bada
 80096e8:	0800baeb 	.word	0x0800baeb

080096ec <realloc>:
 80096ec:	4b02      	ldr	r3, [pc, #8]	; (80096f8 <realloc+0xc>)
 80096ee:	460a      	mov	r2, r1
 80096f0:	4601      	mov	r1, r0
 80096f2:	6818      	ldr	r0, [r3, #0]
 80096f4:	f001 ba93 	b.w	800ac1e <_realloc_r>
 80096f8:	20000188 	.word	0x20000188

080096fc <_sbrk_r>:
 80096fc:	b538      	push	{r3, r4, r5, lr}
 80096fe:	4d06      	ldr	r5, [pc, #24]	; (8009718 <_sbrk_r+0x1c>)
 8009700:	2300      	movs	r3, #0
 8009702:	4604      	mov	r4, r0
 8009704:	4608      	mov	r0, r1
 8009706:	602b      	str	r3, [r5, #0]
 8009708:	f7f8 fc48 	bl	8001f9c <_sbrk>
 800970c:	1c43      	adds	r3, r0, #1
 800970e:	d102      	bne.n	8009716 <_sbrk_r+0x1a>
 8009710:	682b      	ldr	r3, [r5, #0]
 8009712:	b103      	cbz	r3, 8009716 <_sbrk_r+0x1a>
 8009714:	6023      	str	r3, [r4, #0]
 8009716:	bd38      	pop	{r3, r4, r5, pc}
 8009718:	200007ac 	.word	0x200007ac

0800971c <sniprintf>:
 800971c:	b40c      	push	{r2, r3}
 800971e:	b530      	push	{r4, r5, lr}
 8009720:	4b17      	ldr	r3, [pc, #92]	; (8009780 <sniprintf+0x64>)
 8009722:	1e0c      	subs	r4, r1, #0
 8009724:	681d      	ldr	r5, [r3, #0]
 8009726:	b09d      	sub	sp, #116	; 0x74
 8009728:	da08      	bge.n	800973c <sniprintf+0x20>
 800972a:	238b      	movs	r3, #139	; 0x8b
 800972c:	602b      	str	r3, [r5, #0]
 800972e:	f04f 30ff 	mov.w	r0, #4294967295
 8009732:	b01d      	add	sp, #116	; 0x74
 8009734:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009738:	b002      	add	sp, #8
 800973a:	4770      	bx	lr
 800973c:	f44f 7302 	mov.w	r3, #520	; 0x208
 8009740:	f8ad 3014 	strh.w	r3, [sp, #20]
 8009744:	bf14      	ite	ne
 8009746:	f104 33ff 	addne.w	r3, r4, #4294967295
 800974a:	4623      	moveq	r3, r4
 800974c:	9304      	str	r3, [sp, #16]
 800974e:	9307      	str	r3, [sp, #28]
 8009750:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8009754:	9002      	str	r0, [sp, #8]
 8009756:	9006      	str	r0, [sp, #24]
 8009758:	f8ad 3016 	strh.w	r3, [sp, #22]
 800975c:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800975e:	ab21      	add	r3, sp, #132	; 0x84
 8009760:	a902      	add	r1, sp, #8
 8009762:	4628      	mov	r0, r5
 8009764:	9301      	str	r3, [sp, #4]
 8009766:	f001 fadb 	bl	800ad20 <_svfiprintf_r>
 800976a:	1c43      	adds	r3, r0, #1
 800976c:	bfbc      	itt	lt
 800976e:	238b      	movlt	r3, #139	; 0x8b
 8009770:	602b      	strlt	r3, [r5, #0]
 8009772:	2c00      	cmp	r4, #0
 8009774:	d0dd      	beq.n	8009732 <sniprintf+0x16>
 8009776:	9b02      	ldr	r3, [sp, #8]
 8009778:	2200      	movs	r2, #0
 800977a:	701a      	strb	r2, [r3, #0]
 800977c:	e7d9      	b.n	8009732 <sniprintf+0x16>
 800977e:	bf00      	nop
 8009780:	20000188 	.word	0x20000188

08009784 <strcpy>:
 8009784:	4603      	mov	r3, r0
 8009786:	f811 2b01 	ldrb.w	r2, [r1], #1
 800978a:	f803 2b01 	strb.w	r2, [r3], #1
 800978e:	2a00      	cmp	r2, #0
 8009790:	d1f9      	bne.n	8009786 <strcpy+0x2>
 8009792:	4770      	bx	lr

08009794 <strtok>:
 8009794:	4b16      	ldr	r3, [pc, #88]	; (80097f0 <strtok+0x5c>)
 8009796:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8009798:	681e      	ldr	r6, [r3, #0]
 800979a:	6db4      	ldr	r4, [r6, #88]	; 0x58
 800979c:	4605      	mov	r5, r0
 800979e:	b9fc      	cbnz	r4, 80097e0 <strtok+0x4c>
 80097a0:	2050      	movs	r0, #80	; 0x50
 80097a2:	9101      	str	r1, [sp, #4]
 80097a4:	f7ff fa9c 	bl	8008ce0 <malloc>
 80097a8:	9901      	ldr	r1, [sp, #4]
 80097aa:	65b0      	str	r0, [r6, #88]	; 0x58
 80097ac:	4602      	mov	r2, r0
 80097ae:	b920      	cbnz	r0, 80097ba <strtok+0x26>
 80097b0:	4b10      	ldr	r3, [pc, #64]	; (80097f4 <strtok+0x60>)
 80097b2:	4811      	ldr	r0, [pc, #68]	; (80097f8 <strtok+0x64>)
 80097b4:	2157      	movs	r1, #87	; 0x57
 80097b6:	f000 f849 	bl	800984c <__assert_func>
 80097ba:	e9c0 4400 	strd	r4, r4, [r0]
 80097be:	e9c0 4402 	strd	r4, r4, [r0, #8]
 80097c2:	e9c0 4404 	strd	r4, r4, [r0, #16]
 80097c6:	e9c0 440a 	strd	r4, r4, [r0, #40]	; 0x28
 80097ca:	e9c0 440c 	strd	r4, r4, [r0, #48]	; 0x30
 80097ce:	e9c0 440e 	strd	r4, r4, [r0, #56]	; 0x38
 80097d2:	e9c0 4410 	strd	r4, r4, [r0, #64]	; 0x40
 80097d6:	e9c0 4412 	strd	r4, r4, [r0, #72]	; 0x48
 80097da:	6184      	str	r4, [r0, #24]
 80097dc:	7704      	strb	r4, [r0, #28]
 80097de:	6244      	str	r4, [r0, #36]	; 0x24
 80097e0:	6db2      	ldr	r2, [r6, #88]	; 0x58
 80097e2:	2301      	movs	r3, #1
 80097e4:	4628      	mov	r0, r5
 80097e6:	b002      	add	sp, #8
 80097e8:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80097ec:	f000 b806 	b.w	80097fc <__strtok_r>
 80097f0:	20000188 	.word	0x20000188
 80097f4:	0800bafc 	.word	0x0800bafc
 80097f8:	0800bb13 	.word	0x0800bb13

080097fc <__strtok_r>:
 80097fc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80097fe:	b908      	cbnz	r0, 8009804 <__strtok_r+0x8>
 8009800:	6810      	ldr	r0, [r2, #0]
 8009802:	b188      	cbz	r0, 8009828 <__strtok_r+0x2c>
 8009804:	4604      	mov	r4, r0
 8009806:	4620      	mov	r0, r4
 8009808:	f814 5b01 	ldrb.w	r5, [r4], #1
 800980c:	460f      	mov	r7, r1
 800980e:	f817 6b01 	ldrb.w	r6, [r7], #1
 8009812:	b91e      	cbnz	r6, 800981c <__strtok_r+0x20>
 8009814:	b965      	cbnz	r5, 8009830 <__strtok_r+0x34>
 8009816:	6015      	str	r5, [r2, #0]
 8009818:	4628      	mov	r0, r5
 800981a:	e005      	b.n	8009828 <__strtok_r+0x2c>
 800981c:	42b5      	cmp	r5, r6
 800981e:	d1f6      	bne.n	800980e <__strtok_r+0x12>
 8009820:	2b00      	cmp	r3, #0
 8009822:	d1f0      	bne.n	8009806 <__strtok_r+0xa>
 8009824:	6014      	str	r4, [r2, #0]
 8009826:	7003      	strb	r3, [r0, #0]
 8009828:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800982a:	461c      	mov	r4, r3
 800982c:	e00c      	b.n	8009848 <__strtok_r+0x4c>
 800982e:	b915      	cbnz	r5, 8009836 <__strtok_r+0x3a>
 8009830:	f814 3b01 	ldrb.w	r3, [r4], #1
 8009834:	460e      	mov	r6, r1
 8009836:	f816 5b01 	ldrb.w	r5, [r6], #1
 800983a:	42ab      	cmp	r3, r5
 800983c:	d1f7      	bne.n	800982e <__strtok_r+0x32>
 800983e:	2b00      	cmp	r3, #0
 8009840:	d0f3      	beq.n	800982a <__strtok_r+0x2e>
 8009842:	2300      	movs	r3, #0
 8009844:	f804 3c01 	strb.w	r3, [r4, #-1]
 8009848:	6014      	str	r4, [r2, #0]
 800984a:	e7ed      	b.n	8009828 <__strtok_r+0x2c>

0800984c <__assert_func>:
 800984c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800984e:	4614      	mov	r4, r2
 8009850:	461a      	mov	r2, r3
 8009852:	4b09      	ldr	r3, [pc, #36]	; (8009878 <__assert_func+0x2c>)
 8009854:	681b      	ldr	r3, [r3, #0]
 8009856:	4605      	mov	r5, r0
 8009858:	68d8      	ldr	r0, [r3, #12]
 800985a:	b14c      	cbz	r4, 8009870 <__assert_func+0x24>
 800985c:	4b07      	ldr	r3, [pc, #28]	; (800987c <__assert_func+0x30>)
 800985e:	9100      	str	r1, [sp, #0]
 8009860:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009864:	4906      	ldr	r1, [pc, #24]	; (8009880 <__assert_func+0x34>)
 8009866:	462b      	mov	r3, r5
 8009868:	f000 fe1c 	bl	800a4a4 <fiprintf>
 800986c:	f001 fd72 	bl	800b354 <abort>
 8009870:	4b04      	ldr	r3, [pc, #16]	; (8009884 <__assert_func+0x38>)
 8009872:	461c      	mov	r4, r3
 8009874:	e7f3      	b.n	800985e <__assert_func+0x12>
 8009876:	bf00      	nop
 8009878:	20000188 	.word	0x20000188
 800987c:	0800bb74 	.word	0x0800bb74
 8009880:	0800bb81 	.word	0x0800bb81
 8009884:	0800bbaf 	.word	0x0800bbaf

08009888 <quorem>:
 8009888:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800988c:	6903      	ldr	r3, [r0, #16]
 800988e:	690c      	ldr	r4, [r1, #16]
 8009890:	42a3      	cmp	r3, r4
 8009892:	4607      	mov	r7, r0
 8009894:	f2c0 8081 	blt.w	800999a <quorem+0x112>
 8009898:	3c01      	subs	r4, #1
 800989a:	f101 0814 	add.w	r8, r1, #20
 800989e:	f100 0514 	add.w	r5, r0, #20
 80098a2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80098a6:	9301      	str	r3, [sp, #4]
 80098a8:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80098ac:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80098b0:	3301      	adds	r3, #1
 80098b2:	429a      	cmp	r2, r3
 80098b4:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80098b8:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80098bc:	fbb2 f6f3 	udiv	r6, r2, r3
 80098c0:	d331      	bcc.n	8009926 <quorem+0x9e>
 80098c2:	f04f 0e00 	mov.w	lr, #0
 80098c6:	4640      	mov	r0, r8
 80098c8:	46ac      	mov	ip, r5
 80098ca:	46f2      	mov	sl, lr
 80098cc:	f850 2b04 	ldr.w	r2, [r0], #4
 80098d0:	b293      	uxth	r3, r2
 80098d2:	fb06 e303 	mla	r3, r6, r3, lr
 80098d6:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 80098da:	b29b      	uxth	r3, r3
 80098dc:	ebaa 0303 	sub.w	r3, sl, r3
 80098e0:	0c12      	lsrs	r2, r2, #16
 80098e2:	f8dc a000 	ldr.w	sl, [ip]
 80098e6:	fb06 e202 	mla	r2, r6, r2, lr
 80098ea:	fa13 f38a 	uxtah	r3, r3, sl
 80098ee:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80098f2:	fa1f fa82 	uxth.w	sl, r2
 80098f6:	f8dc 2000 	ldr.w	r2, [ip]
 80098fa:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 80098fe:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8009902:	b29b      	uxth	r3, r3
 8009904:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009908:	4581      	cmp	r9, r0
 800990a:	f84c 3b04 	str.w	r3, [ip], #4
 800990e:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8009912:	d2db      	bcs.n	80098cc <quorem+0x44>
 8009914:	f855 300b 	ldr.w	r3, [r5, fp]
 8009918:	b92b      	cbnz	r3, 8009926 <quorem+0x9e>
 800991a:	9b01      	ldr	r3, [sp, #4]
 800991c:	3b04      	subs	r3, #4
 800991e:	429d      	cmp	r5, r3
 8009920:	461a      	mov	r2, r3
 8009922:	d32e      	bcc.n	8009982 <quorem+0xfa>
 8009924:	613c      	str	r4, [r7, #16]
 8009926:	4638      	mov	r0, r7
 8009928:	f001 f86a 	bl	800aa00 <__mcmp>
 800992c:	2800      	cmp	r0, #0
 800992e:	db24      	blt.n	800997a <quorem+0xf2>
 8009930:	3601      	adds	r6, #1
 8009932:	4628      	mov	r0, r5
 8009934:	f04f 0c00 	mov.w	ip, #0
 8009938:	f858 2b04 	ldr.w	r2, [r8], #4
 800993c:	f8d0 e000 	ldr.w	lr, [r0]
 8009940:	b293      	uxth	r3, r2
 8009942:	ebac 0303 	sub.w	r3, ip, r3
 8009946:	0c12      	lsrs	r2, r2, #16
 8009948:	fa13 f38e 	uxtah	r3, r3, lr
 800994c:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8009950:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8009954:	b29b      	uxth	r3, r3
 8009956:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800995a:	45c1      	cmp	r9, r8
 800995c:	f840 3b04 	str.w	r3, [r0], #4
 8009960:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8009964:	d2e8      	bcs.n	8009938 <quorem+0xb0>
 8009966:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800996a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800996e:	b922      	cbnz	r2, 800997a <quorem+0xf2>
 8009970:	3b04      	subs	r3, #4
 8009972:	429d      	cmp	r5, r3
 8009974:	461a      	mov	r2, r3
 8009976:	d30a      	bcc.n	800998e <quorem+0x106>
 8009978:	613c      	str	r4, [r7, #16]
 800997a:	4630      	mov	r0, r6
 800997c:	b003      	add	sp, #12
 800997e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009982:	6812      	ldr	r2, [r2, #0]
 8009984:	3b04      	subs	r3, #4
 8009986:	2a00      	cmp	r2, #0
 8009988:	d1cc      	bne.n	8009924 <quorem+0x9c>
 800998a:	3c01      	subs	r4, #1
 800998c:	e7c7      	b.n	800991e <quorem+0x96>
 800998e:	6812      	ldr	r2, [r2, #0]
 8009990:	3b04      	subs	r3, #4
 8009992:	2a00      	cmp	r2, #0
 8009994:	d1f0      	bne.n	8009978 <quorem+0xf0>
 8009996:	3c01      	subs	r4, #1
 8009998:	e7eb      	b.n	8009972 <quorem+0xea>
 800999a:	2000      	movs	r0, #0
 800999c:	e7ee      	b.n	800997c <quorem+0xf4>
	...

080099a0 <_dtoa_r>:
 80099a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80099a4:	ec59 8b10 	vmov	r8, r9, d0
 80099a8:	b095      	sub	sp, #84	; 0x54
 80099aa:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80099ac:	9c1e      	ldr	r4, [sp, #120]	; 0x78
 80099ae:	9107      	str	r1, [sp, #28]
 80099b0:	e9cd 8902 	strd	r8, r9, [sp, #8]
 80099b4:	4606      	mov	r6, r0
 80099b6:	9209      	str	r2, [sp, #36]	; 0x24
 80099b8:	9310      	str	r3, [sp, #64]	; 0x40
 80099ba:	b975      	cbnz	r5, 80099da <_dtoa_r+0x3a>
 80099bc:	2010      	movs	r0, #16
 80099be:	f7ff f98f 	bl	8008ce0 <malloc>
 80099c2:	4602      	mov	r2, r0
 80099c4:	6270      	str	r0, [r6, #36]	; 0x24
 80099c6:	b920      	cbnz	r0, 80099d2 <_dtoa_r+0x32>
 80099c8:	4bab      	ldr	r3, [pc, #684]	; (8009c78 <_dtoa_r+0x2d8>)
 80099ca:	21ea      	movs	r1, #234	; 0xea
 80099cc:	48ab      	ldr	r0, [pc, #684]	; (8009c7c <_dtoa_r+0x2dc>)
 80099ce:	f7ff ff3d 	bl	800984c <__assert_func>
 80099d2:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80099d6:	6005      	str	r5, [r0, #0]
 80099d8:	60c5      	str	r5, [r0, #12]
 80099da:	6a73      	ldr	r3, [r6, #36]	; 0x24
 80099dc:	6819      	ldr	r1, [r3, #0]
 80099de:	b151      	cbz	r1, 80099f6 <_dtoa_r+0x56>
 80099e0:	685a      	ldr	r2, [r3, #4]
 80099e2:	604a      	str	r2, [r1, #4]
 80099e4:	2301      	movs	r3, #1
 80099e6:	4093      	lsls	r3, r2
 80099e8:	608b      	str	r3, [r1, #8]
 80099ea:	4630      	mov	r0, r6
 80099ec:	f000 fdca 	bl	800a584 <_Bfree>
 80099f0:	6a73      	ldr	r3, [r6, #36]	; 0x24
 80099f2:	2200      	movs	r2, #0
 80099f4:	601a      	str	r2, [r3, #0]
 80099f6:	f1b9 0300 	subs.w	r3, r9, #0
 80099fa:	bfbb      	ittet	lt
 80099fc:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8009a00:	9303      	strlt	r3, [sp, #12]
 8009a02:	2300      	movge	r3, #0
 8009a04:	2201      	movlt	r2, #1
 8009a06:	bfac      	ite	ge
 8009a08:	6023      	strge	r3, [r4, #0]
 8009a0a:	6022      	strlt	r2, [r4, #0]
 8009a0c:	4b9c      	ldr	r3, [pc, #624]	; (8009c80 <_dtoa_r+0x2e0>)
 8009a0e:	9c03      	ldr	r4, [sp, #12]
 8009a10:	43a3      	bics	r3, r4
 8009a12:	d11a      	bne.n	8009a4a <_dtoa_r+0xaa>
 8009a14:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8009a16:	f242 730f 	movw	r3, #9999	; 0x270f
 8009a1a:	6013      	str	r3, [r2, #0]
 8009a1c:	f3c4 0313 	ubfx	r3, r4, #0, #20
 8009a20:	ea53 0308 	orrs.w	r3, r3, r8
 8009a24:	f000 8512 	beq.w	800a44c <_dtoa_r+0xaac>
 8009a28:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8009a2a:	b953      	cbnz	r3, 8009a42 <_dtoa_r+0xa2>
 8009a2c:	4b95      	ldr	r3, [pc, #596]	; (8009c84 <_dtoa_r+0x2e4>)
 8009a2e:	e01f      	b.n	8009a70 <_dtoa_r+0xd0>
 8009a30:	4b95      	ldr	r3, [pc, #596]	; (8009c88 <_dtoa_r+0x2e8>)
 8009a32:	9300      	str	r3, [sp, #0]
 8009a34:	3308      	adds	r3, #8
 8009a36:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 8009a38:	6013      	str	r3, [r2, #0]
 8009a3a:	9800      	ldr	r0, [sp, #0]
 8009a3c:	b015      	add	sp, #84	; 0x54
 8009a3e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009a42:	4b90      	ldr	r3, [pc, #576]	; (8009c84 <_dtoa_r+0x2e4>)
 8009a44:	9300      	str	r3, [sp, #0]
 8009a46:	3303      	adds	r3, #3
 8009a48:	e7f5      	b.n	8009a36 <_dtoa_r+0x96>
 8009a4a:	ed9d 7b02 	vldr	d7, [sp, #8]
 8009a4e:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8009a52:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009a56:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8009a5a:	d10b      	bne.n	8009a74 <_dtoa_r+0xd4>
 8009a5c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8009a5e:	2301      	movs	r3, #1
 8009a60:	6013      	str	r3, [r2, #0]
 8009a62:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8009a64:	2b00      	cmp	r3, #0
 8009a66:	f000 84ee 	beq.w	800a446 <_dtoa_r+0xaa6>
 8009a6a:	4888      	ldr	r0, [pc, #544]	; (8009c8c <_dtoa_r+0x2ec>)
 8009a6c:	6018      	str	r0, [r3, #0]
 8009a6e:	1e43      	subs	r3, r0, #1
 8009a70:	9300      	str	r3, [sp, #0]
 8009a72:	e7e2      	b.n	8009a3a <_dtoa_r+0x9a>
 8009a74:	a913      	add	r1, sp, #76	; 0x4c
 8009a76:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 8009a7a:	aa12      	add	r2, sp, #72	; 0x48
 8009a7c:	4630      	mov	r0, r6
 8009a7e:	f001 f863 	bl	800ab48 <__d2b>
 8009a82:	f3c4 510a 	ubfx	r1, r4, #20, #11
 8009a86:	4605      	mov	r5, r0
 8009a88:	9812      	ldr	r0, [sp, #72]	; 0x48
 8009a8a:	2900      	cmp	r1, #0
 8009a8c:	d047      	beq.n	8009b1e <_dtoa_r+0x17e>
 8009a8e:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 8009a90:	f3c4 0413 	ubfx	r4, r4, #0, #20
 8009a94:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8009a98:	f044 537f 	orr.w	r3, r4, #1069547520	; 0x3fc00000
 8009a9c:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8009aa0:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 8009aa4:	2400      	movs	r4, #0
 8009aa6:	ec43 2b16 	vmov	d6, r2, r3
 8009aaa:	eeb7 7b08 	vmov.f64	d7, #120	; 0x3fc00000  1.5
 8009aae:	ed9f 5b6c 	vldr	d5, [pc, #432]	; 8009c60 <_dtoa_r+0x2c0>
 8009ab2:	ee36 7b47 	vsub.f64	d7, d6, d7
 8009ab6:	ed9f 6b6c 	vldr	d6, [pc, #432]	; 8009c68 <_dtoa_r+0x2c8>
 8009aba:	eea7 6b05 	vfma.f64	d6, d7, d5
 8009abe:	eeb0 7b46 	vmov.f64	d7, d6
 8009ac2:	ee06 1a90 	vmov	s13, r1
 8009ac6:	eeb8 5be6 	vcvt.f64.s32	d5, s13
 8009aca:	ed9f 6b69 	vldr	d6, [pc, #420]	; 8009c70 <_dtoa_r+0x2d0>
 8009ace:	eea5 7b06 	vfma.f64	d7, d5, d6
 8009ad2:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 8009ad6:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8009ada:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009ade:	ee16 ba90 	vmov	fp, s13
 8009ae2:	9411      	str	r4, [sp, #68]	; 0x44
 8009ae4:	d508      	bpl.n	8009af8 <_dtoa_r+0x158>
 8009ae6:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 8009aea:	eeb4 6b47 	vcmp.f64	d6, d7
 8009aee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009af2:	bf18      	it	ne
 8009af4:	f10b 3bff 	addne.w	fp, fp, #4294967295
 8009af8:	f1bb 0f16 	cmp.w	fp, #22
 8009afc:	d832      	bhi.n	8009b64 <_dtoa_r+0x1c4>
 8009afe:	4b64      	ldr	r3, [pc, #400]	; (8009c90 <_dtoa_r+0x2f0>)
 8009b00:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8009b04:	ed93 7b00 	vldr	d7, [r3]
 8009b08:	ed9d 6b0a 	vldr	d6, [sp, #40]	; 0x28
 8009b0c:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8009b10:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009b14:	d501      	bpl.n	8009b1a <_dtoa_r+0x17a>
 8009b16:	f10b 3bff 	add.w	fp, fp, #4294967295
 8009b1a:	2300      	movs	r3, #0
 8009b1c:	e023      	b.n	8009b66 <_dtoa_r+0x1c6>
 8009b1e:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8009b20:	4401      	add	r1, r0
 8009b22:	f201 4332 	addw	r3, r1, #1074	; 0x432
 8009b26:	2b20      	cmp	r3, #32
 8009b28:	bfc3      	ittte	gt
 8009b2a:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8009b2e:	fa04 f303 	lslgt.w	r3, r4, r3
 8009b32:	f201 4412 	addwgt	r4, r1, #1042	; 0x412
 8009b36:	f1c3 0320 	rsble	r3, r3, #32
 8009b3a:	bfc6      	itte	gt
 8009b3c:	fa28 f804 	lsrgt.w	r8, r8, r4
 8009b40:	ea43 0308 	orrgt.w	r3, r3, r8
 8009b44:	fa08 f303 	lslle.w	r3, r8, r3
 8009b48:	ee07 3a90 	vmov	s15, r3
 8009b4c:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8009b50:	3901      	subs	r1, #1
 8009b52:	ed8d 7b00 	vstr	d7, [sp]
 8009b56:	9c01      	ldr	r4, [sp, #4]
 8009b58:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009b5c:	f1a4 73f8 	sub.w	r3, r4, #32505856	; 0x1f00000
 8009b60:	2401      	movs	r4, #1
 8009b62:	e7a0      	b.n	8009aa6 <_dtoa_r+0x106>
 8009b64:	2301      	movs	r3, #1
 8009b66:	930f      	str	r3, [sp, #60]	; 0x3c
 8009b68:	1a43      	subs	r3, r0, r1
 8009b6a:	1e5a      	subs	r2, r3, #1
 8009b6c:	bf45      	ittet	mi
 8009b6e:	f1c3 0301 	rsbmi	r3, r3, #1
 8009b72:	9305      	strmi	r3, [sp, #20]
 8009b74:	2300      	movpl	r3, #0
 8009b76:	2300      	movmi	r3, #0
 8009b78:	9206      	str	r2, [sp, #24]
 8009b7a:	bf54      	ite	pl
 8009b7c:	9305      	strpl	r3, [sp, #20]
 8009b7e:	9306      	strmi	r3, [sp, #24]
 8009b80:	f1bb 0f00 	cmp.w	fp, #0
 8009b84:	db18      	blt.n	8009bb8 <_dtoa_r+0x218>
 8009b86:	9b06      	ldr	r3, [sp, #24]
 8009b88:	f8cd b038 	str.w	fp, [sp, #56]	; 0x38
 8009b8c:	445b      	add	r3, fp
 8009b8e:	9306      	str	r3, [sp, #24]
 8009b90:	2300      	movs	r3, #0
 8009b92:	9a07      	ldr	r2, [sp, #28]
 8009b94:	2a09      	cmp	r2, #9
 8009b96:	d849      	bhi.n	8009c2c <_dtoa_r+0x28c>
 8009b98:	2a05      	cmp	r2, #5
 8009b9a:	bfc4      	itt	gt
 8009b9c:	3a04      	subgt	r2, #4
 8009b9e:	9207      	strgt	r2, [sp, #28]
 8009ba0:	9a07      	ldr	r2, [sp, #28]
 8009ba2:	f1a2 0202 	sub.w	r2, r2, #2
 8009ba6:	bfcc      	ite	gt
 8009ba8:	2400      	movgt	r4, #0
 8009baa:	2401      	movle	r4, #1
 8009bac:	2a03      	cmp	r2, #3
 8009bae:	d848      	bhi.n	8009c42 <_dtoa_r+0x2a2>
 8009bb0:	e8df f002 	tbb	[pc, r2]
 8009bb4:	3a2c2e0b 	.word	0x3a2c2e0b
 8009bb8:	9b05      	ldr	r3, [sp, #20]
 8009bba:	2200      	movs	r2, #0
 8009bbc:	eba3 030b 	sub.w	r3, r3, fp
 8009bc0:	9305      	str	r3, [sp, #20]
 8009bc2:	920e      	str	r2, [sp, #56]	; 0x38
 8009bc4:	f1cb 0300 	rsb	r3, fp, #0
 8009bc8:	e7e3      	b.n	8009b92 <_dtoa_r+0x1f2>
 8009bca:	2200      	movs	r2, #0
 8009bcc:	9208      	str	r2, [sp, #32]
 8009bce:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009bd0:	2a00      	cmp	r2, #0
 8009bd2:	dc39      	bgt.n	8009c48 <_dtoa_r+0x2a8>
 8009bd4:	f04f 0a01 	mov.w	sl, #1
 8009bd8:	46d1      	mov	r9, sl
 8009bda:	4652      	mov	r2, sl
 8009bdc:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 8009be0:	6a77      	ldr	r7, [r6, #36]	; 0x24
 8009be2:	2100      	movs	r1, #0
 8009be4:	6079      	str	r1, [r7, #4]
 8009be6:	2004      	movs	r0, #4
 8009be8:	f100 0c14 	add.w	ip, r0, #20
 8009bec:	4594      	cmp	ip, r2
 8009bee:	6879      	ldr	r1, [r7, #4]
 8009bf0:	d92f      	bls.n	8009c52 <_dtoa_r+0x2b2>
 8009bf2:	4630      	mov	r0, r6
 8009bf4:	930c      	str	r3, [sp, #48]	; 0x30
 8009bf6:	f000 fc85 	bl	800a504 <_Balloc>
 8009bfa:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009bfc:	9000      	str	r0, [sp, #0]
 8009bfe:	4602      	mov	r2, r0
 8009c00:	2800      	cmp	r0, #0
 8009c02:	d149      	bne.n	8009c98 <_dtoa_r+0x2f8>
 8009c04:	4b23      	ldr	r3, [pc, #140]	; (8009c94 <_dtoa_r+0x2f4>)
 8009c06:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8009c0a:	e6df      	b.n	80099cc <_dtoa_r+0x2c>
 8009c0c:	2201      	movs	r2, #1
 8009c0e:	e7dd      	b.n	8009bcc <_dtoa_r+0x22c>
 8009c10:	2200      	movs	r2, #0
 8009c12:	9208      	str	r2, [sp, #32]
 8009c14:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009c16:	eb0b 0a02 	add.w	sl, fp, r2
 8009c1a:	f10a 0901 	add.w	r9, sl, #1
 8009c1e:	464a      	mov	r2, r9
 8009c20:	2a01      	cmp	r2, #1
 8009c22:	bfb8      	it	lt
 8009c24:	2201      	movlt	r2, #1
 8009c26:	e7db      	b.n	8009be0 <_dtoa_r+0x240>
 8009c28:	2201      	movs	r2, #1
 8009c2a:	e7f2      	b.n	8009c12 <_dtoa_r+0x272>
 8009c2c:	2401      	movs	r4, #1
 8009c2e:	2200      	movs	r2, #0
 8009c30:	e9cd 2407 	strd	r2, r4, [sp, #28]
 8009c34:	f04f 3aff 	mov.w	sl, #4294967295
 8009c38:	2100      	movs	r1, #0
 8009c3a:	46d1      	mov	r9, sl
 8009c3c:	2212      	movs	r2, #18
 8009c3e:	9109      	str	r1, [sp, #36]	; 0x24
 8009c40:	e7ce      	b.n	8009be0 <_dtoa_r+0x240>
 8009c42:	2201      	movs	r2, #1
 8009c44:	9208      	str	r2, [sp, #32]
 8009c46:	e7f5      	b.n	8009c34 <_dtoa_r+0x294>
 8009c48:	f8dd a024 	ldr.w	sl, [sp, #36]	; 0x24
 8009c4c:	46d1      	mov	r9, sl
 8009c4e:	4652      	mov	r2, sl
 8009c50:	e7c6      	b.n	8009be0 <_dtoa_r+0x240>
 8009c52:	3101      	adds	r1, #1
 8009c54:	6079      	str	r1, [r7, #4]
 8009c56:	0040      	lsls	r0, r0, #1
 8009c58:	e7c6      	b.n	8009be8 <_dtoa_r+0x248>
 8009c5a:	bf00      	nop
 8009c5c:	f3af 8000 	nop.w
 8009c60:	636f4361 	.word	0x636f4361
 8009c64:	3fd287a7 	.word	0x3fd287a7
 8009c68:	8b60c8b3 	.word	0x8b60c8b3
 8009c6c:	3fc68a28 	.word	0x3fc68a28
 8009c70:	509f79fb 	.word	0x509f79fb
 8009c74:	3fd34413 	.word	0x3fd34413
 8009c78:	0800bafc 	.word	0x0800bafc
 8009c7c:	0800bbbd 	.word	0x0800bbbd
 8009c80:	7ff00000 	.word	0x7ff00000
 8009c84:	0800bbb9 	.word	0x0800bbb9
 8009c88:	0800bbb0 	.word	0x0800bbb0
 8009c8c:	0800bad9 	.word	0x0800bad9
 8009c90:	0800bcb8 	.word	0x0800bcb8
 8009c94:	0800bc1c 	.word	0x0800bc1c
 8009c98:	6a72      	ldr	r2, [r6, #36]	; 0x24
 8009c9a:	9900      	ldr	r1, [sp, #0]
 8009c9c:	6011      	str	r1, [r2, #0]
 8009c9e:	f1b9 0f0e 	cmp.w	r9, #14
 8009ca2:	d872      	bhi.n	8009d8a <_dtoa_r+0x3ea>
 8009ca4:	2c00      	cmp	r4, #0
 8009ca6:	d070      	beq.n	8009d8a <_dtoa_r+0x3ea>
 8009ca8:	f1bb 0f00 	cmp.w	fp, #0
 8009cac:	f340 80a6 	ble.w	8009dfc <_dtoa_r+0x45c>
 8009cb0:	49ca      	ldr	r1, [pc, #808]	; (8009fdc <_dtoa_r+0x63c>)
 8009cb2:	f00b 020f 	and.w	r2, fp, #15
 8009cb6:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
 8009cba:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8009cbe:	ed92 7b00 	vldr	d7, [r2]
 8009cc2:	ea4f 112b 	mov.w	r1, fp, asr #4
 8009cc6:	f000 808d 	beq.w	8009de4 <_dtoa_r+0x444>
 8009cca:	4ac5      	ldr	r2, [pc, #788]	; (8009fe0 <_dtoa_r+0x640>)
 8009ccc:	ed9d 5b0a 	vldr	d5, [sp, #40]	; 0x28
 8009cd0:	ed92 6b08 	vldr	d6, [r2, #32]
 8009cd4:	ee85 6b06 	vdiv.f64	d6, d5, d6
 8009cd8:	ed8d 6b02 	vstr	d6, [sp, #8]
 8009cdc:	f001 010f 	and.w	r1, r1, #15
 8009ce0:	2203      	movs	r2, #3
 8009ce2:	48bf      	ldr	r0, [pc, #764]	; (8009fe0 <_dtoa_r+0x640>)
 8009ce4:	2900      	cmp	r1, #0
 8009ce6:	d17f      	bne.n	8009de8 <_dtoa_r+0x448>
 8009ce8:	ed9d 6b02 	vldr	d6, [sp, #8]
 8009cec:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8009cf0:	ed8d 7b02 	vstr	d7, [sp, #8]
 8009cf4:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8009cf6:	2900      	cmp	r1, #0
 8009cf8:	f000 80b2 	beq.w	8009e60 <_dtoa_r+0x4c0>
 8009cfc:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 8009d00:	ed9d 7b02 	vldr	d7, [sp, #8]
 8009d04:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8009d08:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009d0c:	f140 80a8 	bpl.w	8009e60 <_dtoa_r+0x4c0>
 8009d10:	f1b9 0f00 	cmp.w	r9, #0
 8009d14:	f000 80a4 	beq.w	8009e60 <_dtoa_r+0x4c0>
 8009d18:	f1ba 0f00 	cmp.w	sl, #0
 8009d1c:	dd31      	ble.n	8009d82 <_dtoa_r+0x3e2>
 8009d1e:	eeb2 6b04 	vmov.f64	d6, #36	; 0x41200000  10.0
 8009d22:	ee27 7b06 	vmul.f64	d7, d7, d6
 8009d26:	ed8d 7b02 	vstr	d7, [sp, #8]
 8009d2a:	f10b 37ff 	add.w	r7, fp, #4294967295
 8009d2e:	3201      	adds	r2, #1
 8009d30:	4650      	mov	r0, sl
 8009d32:	ed9d 6b02 	vldr	d6, [sp, #8]
 8009d36:	eeb1 5b0c 	vmov.f64	d5, #28	; 0x40e00000  7.0
 8009d3a:	ee07 2a90 	vmov	s15, r2
 8009d3e:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8009d42:	eea7 5b06 	vfma.f64	d5, d7, d6
 8009d46:	ed8d 5b02 	vstr	d5, [sp, #8]
 8009d4a:	9c03      	ldr	r4, [sp, #12]
 8009d4c:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
 8009d50:	f1a4 7250 	sub.w	r2, r4, #54525952	; 0x3400000
 8009d54:	2800      	cmp	r0, #0
 8009d56:	f040 8086 	bne.w	8009e66 <_dtoa_r+0x4c6>
 8009d5a:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 8009d5e:	ee36 6b47 	vsub.f64	d6, d6, d7
 8009d62:	ec42 1b17 	vmov	d7, r1, r2
 8009d66:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8009d6a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009d6e:	f300 8272 	bgt.w	800a256 <_dtoa_r+0x8b6>
 8009d72:	eeb1 7b47 	vneg.f64	d7, d7
 8009d76:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8009d7a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009d7e:	f100 8267 	bmi.w	800a250 <_dtoa_r+0x8b0>
 8009d82:	e9dd 120a 	ldrd	r1, r2, [sp, #40]	; 0x28
 8009d86:	e9cd 1202 	strd	r1, r2, [sp, #8]
 8009d8a:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8009d8c:	2a00      	cmp	r2, #0
 8009d8e:	f2c0 8129 	blt.w	8009fe4 <_dtoa_r+0x644>
 8009d92:	f1bb 0f0e 	cmp.w	fp, #14
 8009d96:	f300 8125 	bgt.w	8009fe4 <_dtoa_r+0x644>
 8009d9a:	4b90      	ldr	r3, [pc, #576]	; (8009fdc <_dtoa_r+0x63c>)
 8009d9c:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8009da0:	ed93 6b00 	vldr	d6, [r3]
 8009da4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009da6:	2b00      	cmp	r3, #0
 8009da8:	f280 80c3 	bge.w	8009f32 <_dtoa_r+0x592>
 8009dac:	f1b9 0f00 	cmp.w	r9, #0
 8009db0:	f300 80bf 	bgt.w	8009f32 <_dtoa_r+0x592>
 8009db4:	f040 824c 	bne.w	800a250 <_dtoa_r+0x8b0>
 8009db8:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 8009dbc:	ee26 6b07 	vmul.f64	d6, d6, d7
 8009dc0:	ed9d 7b02 	vldr	d7, [sp, #8]
 8009dc4:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8009dc8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009dcc:	464c      	mov	r4, r9
 8009dce:	464f      	mov	r7, r9
 8009dd0:	f280 8222 	bge.w	800a218 <_dtoa_r+0x878>
 8009dd4:	f8dd 8000 	ldr.w	r8, [sp]
 8009dd8:	2331      	movs	r3, #49	; 0x31
 8009dda:	f808 3b01 	strb.w	r3, [r8], #1
 8009dde:	f10b 0b01 	add.w	fp, fp, #1
 8009de2:	e21e      	b.n	800a222 <_dtoa_r+0x882>
 8009de4:	2202      	movs	r2, #2
 8009de6:	e77c      	b.n	8009ce2 <_dtoa_r+0x342>
 8009de8:	07cc      	lsls	r4, r1, #31
 8009dea:	d504      	bpl.n	8009df6 <_dtoa_r+0x456>
 8009dec:	ed90 6b00 	vldr	d6, [r0]
 8009df0:	3201      	adds	r2, #1
 8009df2:	ee27 7b06 	vmul.f64	d7, d7, d6
 8009df6:	1049      	asrs	r1, r1, #1
 8009df8:	3008      	adds	r0, #8
 8009dfa:	e773      	b.n	8009ce4 <_dtoa_r+0x344>
 8009dfc:	d02e      	beq.n	8009e5c <_dtoa_r+0x4bc>
 8009dfe:	f1cb 0100 	rsb	r1, fp, #0
 8009e02:	4a76      	ldr	r2, [pc, #472]	; (8009fdc <_dtoa_r+0x63c>)
 8009e04:	f001 000f 	and.w	r0, r1, #15
 8009e08:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 8009e0c:	ed92 7b00 	vldr	d7, [r2]
 8009e10:	ed9d 6b0a 	vldr	d6, [sp, #40]	; 0x28
 8009e14:	ee26 7b07 	vmul.f64	d7, d6, d7
 8009e18:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 8009e1c:	e9dd 780c 	ldrd	r7, r8, [sp, #48]	; 0x30
 8009e20:	e9cd 7802 	strd	r7, r8, [sp, #8]
 8009e24:	486e      	ldr	r0, [pc, #440]	; (8009fe0 <_dtoa_r+0x640>)
 8009e26:	1109      	asrs	r1, r1, #4
 8009e28:	2400      	movs	r4, #0
 8009e2a:	2202      	movs	r2, #2
 8009e2c:	b939      	cbnz	r1, 8009e3e <_dtoa_r+0x49e>
 8009e2e:	2c00      	cmp	r4, #0
 8009e30:	f43f af60 	beq.w	8009cf4 <_dtoa_r+0x354>
 8009e34:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8009e38:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009e3c:	e75a      	b.n	8009cf4 <_dtoa_r+0x354>
 8009e3e:	07cf      	lsls	r7, r1, #31
 8009e40:	d509      	bpl.n	8009e56 <_dtoa_r+0x4b6>
 8009e42:	ed9d 6b0c 	vldr	d6, [sp, #48]	; 0x30
 8009e46:	ed90 7b00 	vldr	d7, [r0]
 8009e4a:	ee26 7b07 	vmul.f64	d7, d6, d7
 8009e4e:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 8009e52:	3201      	adds	r2, #1
 8009e54:	2401      	movs	r4, #1
 8009e56:	1049      	asrs	r1, r1, #1
 8009e58:	3008      	adds	r0, #8
 8009e5a:	e7e7      	b.n	8009e2c <_dtoa_r+0x48c>
 8009e5c:	2202      	movs	r2, #2
 8009e5e:	e749      	b.n	8009cf4 <_dtoa_r+0x354>
 8009e60:	465f      	mov	r7, fp
 8009e62:	4648      	mov	r0, r9
 8009e64:	e765      	b.n	8009d32 <_dtoa_r+0x392>
 8009e66:	ec42 1b17 	vmov	d7, r1, r2
 8009e6a:	4a5c      	ldr	r2, [pc, #368]	; (8009fdc <_dtoa_r+0x63c>)
 8009e6c:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 8009e70:	ed12 4b02 	vldr	d4, [r2, #-8]
 8009e74:	9a00      	ldr	r2, [sp, #0]
 8009e76:	1814      	adds	r4, r2, r0
 8009e78:	9a08      	ldr	r2, [sp, #32]
 8009e7a:	b352      	cbz	r2, 8009ed2 <_dtoa_r+0x532>
 8009e7c:	eeb6 3b00 	vmov.f64	d3, #96	; 0x3f000000  0.5
 8009e80:	eeb7 2b00 	vmov.f64	d2, #112	; 0x3f800000  1.0
 8009e84:	f8dd 8000 	ldr.w	r8, [sp]
 8009e88:	ee83 5b04 	vdiv.f64	d5, d3, d4
 8009e8c:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 8009e90:	ee35 7b47 	vsub.f64	d7, d5, d7
 8009e94:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8009e98:	ee14 2a90 	vmov	r2, s9
 8009e9c:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8009ea0:	3230      	adds	r2, #48	; 0x30
 8009ea2:	ee36 6b45 	vsub.f64	d6, d6, d5
 8009ea6:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8009eaa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009eae:	f808 2b01 	strb.w	r2, [r8], #1
 8009eb2:	d439      	bmi.n	8009f28 <_dtoa_r+0x588>
 8009eb4:	ee32 5b46 	vsub.f64	d5, d2, d6
 8009eb8:	eeb4 5bc7 	vcmpe.f64	d5, d7
 8009ebc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009ec0:	d472      	bmi.n	8009fa8 <_dtoa_r+0x608>
 8009ec2:	45a0      	cmp	r8, r4
 8009ec4:	f43f af5d 	beq.w	8009d82 <_dtoa_r+0x3e2>
 8009ec8:	ee27 7b03 	vmul.f64	d7, d7, d3
 8009ecc:	ee26 6b03 	vmul.f64	d6, d6, d3
 8009ed0:	e7e0      	b.n	8009e94 <_dtoa_r+0x4f4>
 8009ed2:	f8dd 8000 	ldr.w	r8, [sp]
 8009ed6:	ee27 7b04 	vmul.f64	d7, d7, d4
 8009eda:	4621      	mov	r1, r4
 8009edc:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 8009ee0:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8009ee4:	ee14 2a90 	vmov	r2, s9
 8009ee8:	3230      	adds	r2, #48	; 0x30
 8009eea:	f808 2b01 	strb.w	r2, [r8], #1
 8009eee:	45a0      	cmp	r8, r4
 8009ef0:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8009ef4:	ee36 6b45 	vsub.f64	d6, d6, d5
 8009ef8:	d118      	bne.n	8009f2c <_dtoa_r+0x58c>
 8009efa:	eeb6 5b00 	vmov.f64	d5, #96	; 0x3f000000  0.5
 8009efe:	ee37 4b05 	vadd.f64	d4, d7, d5
 8009f02:	eeb4 6bc4 	vcmpe.f64	d6, d4
 8009f06:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009f0a:	dc4d      	bgt.n	8009fa8 <_dtoa_r+0x608>
 8009f0c:	ee35 7b47 	vsub.f64	d7, d5, d7
 8009f10:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8009f14:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009f18:	f57f af33 	bpl.w	8009d82 <_dtoa_r+0x3e2>
 8009f1c:	4688      	mov	r8, r1
 8009f1e:	3901      	subs	r1, #1
 8009f20:	f818 3c01 	ldrb.w	r3, [r8, #-1]
 8009f24:	2b30      	cmp	r3, #48	; 0x30
 8009f26:	d0f9      	beq.n	8009f1c <_dtoa_r+0x57c>
 8009f28:	46bb      	mov	fp, r7
 8009f2a:	e02a      	b.n	8009f82 <_dtoa_r+0x5e2>
 8009f2c:	ee26 6b03 	vmul.f64	d6, d6, d3
 8009f30:	e7d6      	b.n	8009ee0 <_dtoa_r+0x540>
 8009f32:	ed9d 7b02 	vldr	d7, [sp, #8]
 8009f36:	eeb2 4b04 	vmov.f64	d4, #36	; 0x41200000  10.0
 8009f3a:	f8dd 8000 	ldr.w	r8, [sp]
 8009f3e:	ee87 5b06 	vdiv.f64	d5, d7, d6
 8009f42:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 8009f46:	ee15 3a10 	vmov	r3, s10
 8009f4a:	3330      	adds	r3, #48	; 0x30
 8009f4c:	f808 3b01 	strb.w	r3, [r8], #1
 8009f50:	9b00      	ldr	r3, [sp, #0]
 8009f52:	eba8 0303 	sub.w	r3, r8, r3
 8009f56:	4599      	cmp	r9, r3
 8009f58:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 8009f5c:	eea3 7b46 	vfms.f64	d7, d3, d6
 8009f60:	d133      	bne.n	8009fca <_dtoa_r+0x62a>
 8009f62:	ee37 7b07 	vadd.f64	d7, d7, d7
 8009f66:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8009f6a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009f6e:	dc1a      	bgt.n	8009fa6 <_dtoa_r+0x606>
 8009f70:	eeb4 7b46 	vcmp.f64	d7, d6
 8009f74:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009f78:	d103      	bne.n	8009f82 <_dtoa_r+0x5e2>
 8009f7a:	ee15 3a10 	vmov	r3, s10
 8009f7e:	07d9      	lsls	r1, r3, #31
 8009f80:	d411      	bmi.n	8009fa6 <_dtoa_r+0x606>
 8009f82:	4629      	mov	r1, r5
 8009f84:	4630      	mov	r0, r6
 8009f86:	f000 fafd 	bl	800a584 <_Bfree>
 8009f8a:	2300      	movs	r3, #0
 8009f8c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8009f8e:	f888 3000 	strb.w	r3, [r8]
 8009f92:	f10b 0301 	add.w	r3, fp, #1
 8009f96:	6013      	str	r3, [r2, #0]
 8009f98:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8009f9a:	2b00      	cmp	r3, #0
 8009f9c:	f43f ad4d 	beq.w	8009a3a <_dtoa_r+0x9a>
 8009fa0:	f8c3 8000 	str.w	r8, [r3]
 8009fa4:	e549      	b.n	8009a3a <_dtoa_r+0x9a>
 8009fa6:	465f      	mov	r7, fp
 8009fa8:	4643      	mov	r3, r8
 8009faa:	4698      	mov	r8, r3
 8009fac:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009fb0:	2a39      	cmp	r2, #57	; 0x39
 8009fb2:	d106      	bne.n	8009fc2 <_dtoa_r+0x622>
 8009fb4:	9a00      	ldr	r2, [sp, #0]
 8009fb6:	429a      	cmp	r2, r3
 8009fb8:	d1f7      	bne.n	8009faa <_dtoa_r+0x60a>
 8009fba:	9900      	ldr	r1, [sp, #0]
 8009fbc:	2230      	movs	r2, #48	; 0x30
 8009fbe:	3701      	adds	r7, #1
 8009fc0:	700a      	strb	r2, [r1, #0]
 8009fc2:	781a      	ldrb	r2, [r3, #0]
 8009fc4:	3201      	adds	r2, #1
 8009fc6:	701a      	strb	r2, [r3, #0]
 8009fc8:	e7ae      	b.n	8009f28 <_dtoa_r+0x588>
 8009fca:	ee27 7b04 	vmul.f64	d7, d7, d4
 8009fce:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8009fd2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009fd6:	d1b2      	bne.n	8009f3e <_dtoa_r+0x59e>
 8009fd8:	e7d3      	b.n	8009f82 <_dtoa_r+0x5e2>
 8009fda:	bf00      	nop
 8009fdc:	0800bcb8 	.word	0x0800bcb8
 8009fe0:	0800bc90 	.word	0x0800bc90
 8009fe4:	9908      	ldr	r1, [sp, #32]
 8009fe6:	2900      	cmp	r1, #0
 8009fe8:	f000 80d1 	beq.w	800a18e <_dtoa_r+0x7ee>
 8009fec:	9907      	ldr	r1, [sp, #28]
 8009fee:	2901      	cmp	r1, #1
 8009ff0:	f300 80b4 	bgt.w	800a15c <_dtoa_r+0x7bc>
 8009ff4:	9911      	ldr	r1, [sp, #68]	; 0x44
 8009ff6:	2900      	cmp	r1, #0
 8009ff8:	f000 80ac 	beq.w	800a154 <_dtoa_r+0x7b4>
 8009ffc:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800a000:	f8dd 8014 	ldr.w	r8, [sp, #20]
 800a004:	461c      	mov	r4, r3
 800a006:	930a      	str	r3, [sp, #40]	; 0x28
 800a008:	9b05      	ldr	r3, [sp, #20]
 800a00a:	4413      	add	r3, r2
 800a00c:	9305      	str	r3, [sp, #20]
 800a00e:	9b06      	ldr	r3, [sp, #24]
 800a010:	2101      	movs	r1, #1
 800a012:	4413      	add	r3, r2
 800a014:	4630      	mov	r0, r6
 800a016:	9306      	str	r3, [sp, #24]
 800a018:	f000 fb70 	bl	800a6fc <__i2b>
 800a01c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a01e:	4607      	mov	r7, r0
 800a020:	f1b8 0f00 	cmp.w	r8, #0
 800a024:	dd0d      	ble.n	800a042 <_dtoa_r+0x6a2>
 800a026:	9a06      	ldr	r2, [sp, #24]
 800a028:	2a00      	cmp	r2, #0
 800a02a:	dd0a      	ble.n	800a042 <_dtoa_r+0x6a2>
 800a02c:	4542      	cmp	r2, r8
 800a02e:	9905      	ldr	r1, [sp, #20]
 800a030:	bfa8      	it	ge
 800a032:	4642      	movge	r2, r8
 800a034:	1a89      	subs	r1, r1, r2
 800a036:	9105      	str	r1, [sp, #20]
 800a038:	9906      	ldr	r1, [sp, #24]
 800a03a:	eba8 0802 	sub.w	r8, r8, r2
 800a03e:	1a8a      	subs	r2, r1, r2
 800a040:	9206      	str	r2, [sp, #24]
 800a042:	b303      	cbz	r3, 800a086 <_dtoa_r+0x6e6>
 800a044:	9a08      	ldr	r2, [sp, #32]
 800a046:	2a00      	cmp	r2, #0
 800a048:	f000 80a6 	beq.w	800a198 <_dtoa_r+0x7f8>
 800a04c:	2c00      	cmp	r4, #0
 800a04e:	dd13      	ble.n	800a078 <_dtoa_r+0x6d8>
 800a050:	4639      	mov	r1, r7
 800a052:	4622      	mov	r2, r4
 800a054:	4630      	mov	r0, r6
 800a056:	930c      	str	r3, [sp, #48]	; 0x30
 800a058:	f000 fc0c 	bl	800a874 <__pow5mult>
 800a05c:	462a      	mov	r2, r5
 800a05e:	4601      	mov	r1, r0
 800a060:	4607      	mov	r7, r0
 800a062:	4630      	mov	r0, r6
 800a064:	f000 fb60 	bl	800a728 <__multiply>
 800a068:	4629      	mov	r1, r5
 800a06a:	900a      	str	r0, [sp, #40]	; 0x28
 800a06c:	4630      	mov	r0, r6
 800a06e:	f000 fa89 	bl	800a584 <_Bfree>
 800a072:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a074:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a076:	4615      	mov	r5, r2
 800a078:	1b1a      	subs	r2, r3, r4
 800a07a:	d004      	beq.n	800a086 <_dtoa_r+0x6e6>
 800a07c:	4629      	mov	r1, r5
 800a07e:	4630      	mov	r0, r6
 800a080:	f000 fbf8 	bl	800a874 <__pow5mult>
 800a084:	4605      	mov	r5, r0
 800a086:	2101      	movs	r1, #1
 800a088:	4630      	mov	r0, r6
 800a08a:	f000 fb37 	bl	800a6fc <__i2b>
 800a08e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a090:	2b00      	cmp	r3, #0
 800a092:	4604      	mov	r4, r0
 800a094:	f340 8082 	ble.w	800a19c <_dtoa_r+0x7fc>
 800a098:	461a      	mov	r2, r3
 800a09a:	4601      	mov	r1, r0
 800a09c:	4630      	mov	r0, r6
 800a09e:	f000 fbe9 	bl	800a874 <__pow5mult>
 800a0a2:	9b07      	ldr	r3, [sp, #28]
 800a0a4:	2b01      	cmp	r3, #1
 800a0a6:	4604      	mov	r4, r0
 800a0a8:	dd7b      	ble.n	800a1a2 <_dtoa_r+0x802>
 800a0aa:	2300      	movs	r3, #0
 800a0ac:	930a      	str	r3, [sp, #40]	; 0x28
 800a0ae:	6922      	ldr	r2, [r4, #16]
 800a0b0:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800a0b4:	6910      	ldr	r0, [r2, #16]
 800a0b6:	f000 fad1 	bl	800a65c <__hi0bits>
 800a0ba:	f1c0 0020 	rsb	r0, r0, #32
 800a0be:	9b06      	ldr	r3, [sp, #24]
 800a0c0:	4418      	add	r0, r3
 800a0c2:	f010 001f 	ands.w	r0, r0, #31
 800a0c6:	f000 808d 	beq.w	800a1e4 <_dtoa_r+0x844>
 800a0ca:	f1c0 0220 	rsb	r2, r0, #32
 800a0ce:	2a04      	cmp	r2, #4
 800a0d0:	f340 8086 	ble.w	800a1e0 <_dtoa_r+0x840>
 800a0d4:	f1c0 001c 	rsb	r0, r0, #28
 800a0d8:	9b05      	ldr	r3, [sp, #20]
 800a0da:	4403      	add	r3, r0
 800a0dc:	9305      	str	r3, [sp, #20]
 800a0de:	9b06      	ldr	r3, [sp, #24]
 800a0e0:	4403      	add	r3, r0
 800a0e2:	4480      	add	r8, r0
 800a0e4:	9306      	str	r3, [sp, #24]
 800a0e6:	9b05      	ldr	r3, [sp, #20]
 800a0e8:	2b00      	cmp	r3, #0
 800a0ea:	dd05      	ble.n	800a0f8 <_dtoa_r+0x758>
 800a0ec:	4629      	mov	r1, r5
 800a0ee:	461a      	mov	r2, r3
 800a0f0:	4630      	mov	r0, r6
 800a0f2:	f000 fc19 	bl	800a928 <__lshift>
 800a0f6:	4605      	mov	r5, r0
 800a0f8:	9b06      	ldr	r3, [sp, #24]
 800a0fa:	2b00      	cmp	r3, #0
 800a0fc:	dd05      	ble.n	800a10a <_dtoa_r+0x76a>
 800a0fe:	4621      	mov	r1, r4
 800a100:	461a      	mov	r2, r3
 800a102:	4630      	mov	r0, r6
 800a104:	f000 fc10 	bl	800a928 <__lshift>
 800a108:	4604      	mov	r4, r0
 800a10a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a10c:	2b00      	cmp	r3, #0
 800a10e:	d06b      	beq.n	800a1e8 <_dtoa_r+0x848>
 800a110:	4621      	mov	r1, r4
 800a112:	4628      	mov	r0, r5
 800a114:	f000 fc74 	bl	800aa00 <__mcmp>
 800a118:	2800      	cmp	r0, #0
 800a11a:	da65      	bge.n	800a1e8 <_dtoa_r+0x848>
 800a11c:	2300      	movs	r3, #0
 800a11e:	4629      	mov	r1, r5
 800a120:	220a      	movs	r2, #10
 800a122:	4630      	mov	r0, r6
 800a124:	f000 fa50 	bl	800a5c8 <__multadd>
 800a128:	9b08      	ldr	r3, [sp, #32]
 800a12a:	f10b 3bff 	add.w	fp, fp, #4294967295
 800a12e:	4605      	mov	r5, r0
 800a130:	2b00      	cmp	r3, #0
 800a132:	f000 8192 	beq.w	800a45a <_dtoa_r+0xaba>
 800a136:	4639      	mov	r1, r7
 800a138:	2300      	movs	r3, #0
 800a13a:	220a      	movs	r2, #10
 800a13c:	4630      	mov	r0, r6
 800a13e:	f000 fa43 	bl	800a5c8 <__multadd>
 800a142:	f1ba 0f00 	cmp.w	sl, #0
 800a146:	4607      	mov	r7, r0
 800a148:	f300 808e 	bgt.w	800a268 <_dtoa_r+0x8c8>
 800a14c:	9b07      	ldr	r3, [sp, #28]
 800a14e:	2b02      	cmp	r3, #2
 800a150:	dc51      	bgt.n	800a1f6 <_dtoa_r+0x856>
 800a152:	e089      	b.n	800a268 <_dtoa_r+0x8c8>
 800a154:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800a156:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800a15a:	e751      	b.n	800a000 <_dtoa_r+0x660>
 800a15c:	f109 34ff 	add.w	r4, r9, #4294967295
 800a160:	42a3      	cmp	r3, r4
 800a162:	bfbf      	itttt	lt
 800a164:	9a0e      	ldrlt	r2, [sp, #56]	; 0x38
 800a166:	1ae3      	sublt	r3, r4, r3
 800a168:	18d2      	addlt	r2, r2, r3
 800a16a:	4613      	movlt	r3, r2
 800a16c:	bfb7      	itett	lt
 800a16e:	930e      	strlt	r3, [sp, #56]	; 0x38
 800a170:	1b1c      	subge	r4, r3, r4
 800a172:	4623      	movlt	r3, r4
 800a174:	2400      	movlt	r4, #0
 800a176:	f1b9 0f00 	cmp.w	r9, #0
 800a17a:	bfb5      	itete	lt
 800a17c:	9a05      	ldrlt	r2, [sp, #20]
 800a17e:	f8dd 8014 	ldrge.w	r8, [sp, #20]
 800a182:	eba2 0809 	sublt.w	r8, r2, r9
 800a186:	464a      	movge	r2, r9
 800a188:	bfb8      	it	lt
 800a18a:	2200      	movlt	r2, #0
 800a18c:	e73b      	b.n	800a006 <_dtoa_r+0x666>
 800a18e:	f8dd 8014 	ldr.w	r8, [sp, #20]
 800a192:	9f08      	ldr	r7, [sp, #32]
 800a194:	461c      	mov	r4, r3
 800a196:	e743      	b.n	800a020 <_dtoa_r+0x680>
 800a198:	461a      	mov	r2, r3
 800a19a:	e76f      	b.n	800a07c <_dtoa_r+0x6dc>
 800a19c:	9b07      	ldr	r3, [sp, #28]
 800a19e:	2b01      	cmp	r3, #1
 800a1a0:	dc18      	bgt.n	800a1d4 <_dtoa_r+0x834>
 800a1a2:	9b02      	ldr	r3, [sp, #8]
 800a1a4:	b9b3      	cbnz	r3, 800a1d4 <_dtoa_r+0x834>
 800a1a6:	9b03      	ldr	r3, [sp, #12]
 800a1a8:	f3c3 0213 	ubfx	r2, r3, #0, #20
 800a1ac:	b9a2      	cbnz	r2, 800a1d8 <_dtoa_r+0x838>
 800a1ae:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800a1b2:	0d12      	lsrs	r2, r2, #20
 800a1b4:	0512      	lsls	r2, r2, #20
 800a1b6:	b18a      	cbz	r2, 800a1dc <_dtoa_r+0x83c>
 800a1b8:	9b05      	ldr	r3, [sp, #20]
 800a1ba:	3301      	adds	r3, #1
 800a1bc:	9305      	str	r3, [sp, #20]
 800a1be:	9b06      	ldr	r3, [sp, #24]
 800a1c0:	3301      	adds	r3, #1
 800a1c2:	9306      	str	r3, [sp, #24]
 800a1c4:	2301      	movs	r3, #1
 800a1c6:	930a      	str	r3, [sp, #40]	; 0x28
 800a1c8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a1ca:	2b00      	cmp	r3, #0
 800a1cc:	f47f af6f 	bne.w	800a0ae <_dtoa_r+0x70e>
 800a1d0:	2001      	movs	r0, #1
 800a1d2:	e774      	b.n	800a0be <_dtoa_r+0x71e>
 800a1d4:	2300      	movs	r3, #0
 800a1d6:	e7f6      	b.n	800a1c6 <_dtoa_r+0x826>
 800a1d8:	9b02      	ldr	r3, [sp, #8]
 800a1da:	e7f4      	b.n	800a1c6 <_dtoa_r+0x826>
 800a1dc:	920a      	str	r2, [sp, #40]	; 0x28
 800a1de:	e7f3      	b.n	800a1c8 <_dtoa_r+0x828>
 800a1e0:	d081      	beq.n	800a0e6 <_dtoa_r+0x746>
 800a1e2:	4610      	mov	r0, r2
 800a1e4:	301c      	adds	r0, #28
 800a1e6:	e777      	b.n	800a0d8 <_dtoa_r+0x738>
 800a1e8:	f1b9 0f00 	cmp.w	r9, #0
 800a1ec:	dc37      	bgt.n	800a25e <_dtoa_r+0x8be>
 800a1ee:	9b07      	ldr	r3, [sp, #28]
 800a1f0:	2b02      	cmp	r3, #2
 800a1f2:	dd34      	ble.n	800a25e <_dtoa_r+0x8be>
 800a1f4:	46ca      	mov	sl, r9
 800a1f6:	f1ba 0f00 	cmp.w	sl, #0
 800a1fa:	d10d      	bne.n	800a218 <_dtoa_r+0x878>
 800a1fc:	4621      	mov	r1, r4
 800a1fe:	4653      	mov	r3, sl
 800a200:	2205      	movs	r2, #5
 800a202:	4630      	mov	r0, r6
 800a204:	f000 f9e0 	bl	800a5c8 <__multadd>
 800a208:	4601      	mov	r1, r0
 800a20a:	4604      	mov	r4, r0
 800a20c:	4628      	mov	r0, r5
 800a20e:	f000 fbf7 	bl	800aa00 <__mcmp>
 800a212:	2800      	cmp	r0, #0
 800a214:	f73f adde 	bgt.w	8009dd4 <_dtoa_r+0x434>
 800a218:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a21a:	f8dd 8000 	ldr.w	r8, [sp]
 800a21e:	ea6f 0b03 	mvn.w	fp, r3
 800a222:	f04f 0900 	mov.w	r9, #0
 800a226:	4621      	mov	r1, r4
 800a228:	4630      	mov	r0, r6
 800a22a:	f000 f9ab 	bl	800a584 <_Bfree>
 800a22e:	2f00      	cmp	r7, #0
 800a230:	f43f aea7 	beq.w	8009f82 <_dtoa_r+0x5e2>
 800a234:	f1b9 0f00 	cmp.w	r9, #0
 800a238:	d005      	beq.n	800a246 <_dtoa_r+0x8a6>
 800a23a:	45b9      	cmp	r9, r7
 800a23c:	d003      	beq.n	800a246 <_dtoa_r+0x8a6>
 800a23e:	4649      	mov	r1, r9
 800a240:	4630      	mov	r0, r6
 800a242:	f000 f99f 	bl	800a584 <_Bfree>
 800a246:	4639      	mov	r1, r7
 800a248:	4630      	mov	r0, r6
 800a24a:	f000 f99b 	bl	800a584 <_Bfree>
 800a24e:	e698      	b.n	8009f82 <_dtoa_r+0x5e2>
 800a250:	2400      	movs	r4, #0
 800a252:	4627      	mov	r7, r4
 800a254:	e7e0      	b.n	800a218 <_dtoa_r+0x878>
 800a256:	46bb      	mov	fp, r7
 800a258:	4604      	mov	r4, r0
 800a25a:	4607      	mov	r7, r0
 800a25c:	e5ba      	b.n	8009dd4 <_dtoa_r+0x434>
 800a25e:	9b08      	ldr	r3, [sp, #32]
 800a260:	46ca      	mov	sl, r9
 800a262:	2b00      	cmp	r3, #0
 800a264:	f000 8100 	beq.w	800a468 <_dtoa_r+0xac8>
 800a268:	f1b8 0f00 	cmp.w	r8, #0
 800a26c:	dd05      	ble.n	800a27a <_dtoa_r+0x8da>
 800a26e:	4639      	mov	r1, r7
 800a270:	4642      	mov	r2, r8
 800a272:	4630      	mov	r0, r6
 800a274:	f000 fb58 	bl	800a928 <__lshift>
 800a278:	4607      	mov	r7, r0
 800a27a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a27c:	2b00      	cmp	r3, #0
 800a27e:	d05d      	beq.n	800a33c <_dtoa_r+0x99c>
 800a280:	6879      	ldr	r1, [r7, #4]
 800a282:	4630      	mov	r0, r6
 800a284:	f000 f93e 	bl	800a504 <_Balloc>
 800a288:	4680      	mov	r8, r0
 800a28a:	b928      	cbnz	r0, 800a298 <_dtoa_r+0x8f8>
 800a28c:	4b82      	ldr	r3, [pc, #520]	; (800a498 <_dtoa_r+0xaf8>)
 800a28e:	4602      	mov	r2, r0
 800a290:	f240 21ea 	movw	r1, #746	; 0x2ea
 800a294:	f7ff bb9a 	b.w	80099cc <_dtoa_r+0x2c>
 800a298:	693a      	ldr	r2, [r7, #16]
 800a29a:	3202      	adds	r2, #2
 800a29c:	0092      	lsls	r2, r2, #2
 800a29e:	f107 010c 	add.w	r1, r7, #12
 800a2a2:	300c      	adds	r0, #12
 800a2a4:	f000 f914 	bl	800a4d0 <memcpy>
 800a2a8:	2201      	movs	r2, #1
 800a2aa:	4641      	mov	r1, r8
 800a2ac:	4630      	mov	r0, r6
 800a2ae:	f000 fb3b 	bl	800a928 <__lshift>
 800a2b2:	9b00      	ldr	r3, [sp, #0]
 800a2b4:	3301      	adds	r3, #1
 800a2b6:	9305      	str	r3, [sp, #20]
 800a2b8:	9b00      	ldr	r3, [sp, #0]
 800a2ba:	4453      	add	r3, sl
 800a2bc:	9309      	str	r3, [sp, #36]	; 0x24
 800a2be:	9b02      	ldr	r3, [sp, #8]
 800a2c0:	f003 0301 	and.w	r3, r3, #1
 800a2c4:	46b9      	mov	r9, r7
 800a2c6:	9308      	str	r3, [sp, #32]
 800a2c8:	4607      	mov	r7, r0
 800a2ca:	9b05      	ldr	r3, [sp, #20]
 800a2cc:	4621      	mov	r1, r4
 800a2ce:	3b01      	subs	r3, #1
 800a2d0:	4628      	mov	r0, r5
 800a2d2:	9302      	str	r3, [sp, #8]
 800a2d4:	f7ff fad8 	bl	8009888 <quorem>
 800a2d8:	4603      	mov	r3, r0
 800a2da:	3330      	adds	r3, #48	; 0x30
 800a2dc:	9006      	str	r0, [sp, #24]
 800a2de:	4649      	mov	r1, r9
 800a2e0:	4628      	mov	r0, r5
 800a2e2:	930a      	str	r3, [sp, #40]	; 0x28
 800a2e4:	f000 fb8c 	bl	800aa00 <__mcmp>
 800a2e8:	463a      	mov	r2, r7
 800a2ea:	4682      	mov	sl, r0
 800a2ec:	4621      	mov	r1, r4
 800a2ee:	4630      	mov	r0, r6
 800a2f0:	f000 fba2 	bl	800aa38 <__mdiff>
 800a2f4:	68c2      	ldr	r2, [r0, #12]
 800a2f6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a2f8:	4680      	mov	r8, r0
 800a2fa:	bb0a      	cbnz	r2, 800a340 <_dtoa_r+0x9a0>
 800a2fc:	4601      	mov	r1, r0
 800a2fe:	4628      	mov	r0, r5
 800a300:	f000 fb7e 	bl	800aa00 <__mcmp>
 800a304:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a306:	4602      	mov	r2, r0
 800a308:	4641      	mov	r1, r8
 800a30a:	4630      	mov	r0, r6
 800a30c:	920e      	str	r2, [sp, #56]	; 0x38
 800a30e:	930a      	str	r3, [sp, #40]	; 0x28
 800a310:	f000 f938 	bl	800a584 <_Bfree>
 800a314:	9b07      	ldr	r3, [sp, #28]
 800a316:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a318:	f8dd 8014 	ldr.w	r8, [sp, #20]
 800a31c:	ea43 0102 	orr.w	r1, r3, r2
 800a320:	9b08      	ldr	r3, [sp, #32]
 800a322:	430b      	orrs	r3, r1
 800a324:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a326:	d10d      	bne.n	800a344 <_dtoa_r+0x9a4>
 800a328:	2b39      	cmp	r3, #57	; 0x39
 800a32a:	d029      	beq.n	800a380 <_dtoa_r+0x9e0>
 800a32c:	f1ba 0f00 	cmp.w	sl, #0
 800a330:	dd01      	ble.n	800a336 <_dtoa_r+0x996>
 800a332:	9b06      	ldr	r3, [sp, #24]
 800a334:	3331      	adds	r3, #49	; 0x31
 800a336:	9a02      	ldr	r2, [sp, #8]
 800a338:	7013      	strb	r3, [r2, #0]
 800a33a:	e774      	b.n	800a226 <_dtoa_r+0x886>
 800a33c:	4638      	mov	r0, r7
 800a33e:	e7b8      	b.n	800a2b2 <_dtoa_r+0x912>
 800a340:	2201      	movs	r2, #1
 800a342:	e7e1      	b.n	800a308 <_dtoa_r+0x968>
 800a344:	f1ba 0f00 	cmp.w	sl, #0
 800a348:	db06      	blt.n	800a358 <_dtoa_r+0x9b8>
 800a34a:	9907      	ldr	r1, [sp, #28]
 800a34c:	ea41 0a0a 	orr.w	sl, r1, sl
 800a350:	9908      	ldr	r1, [sp, #32]
 800a352:	ea5a 0101 	orrs.w	r1, sl, r1
 800a356:	d120      	bne.n	800a39a <_dtoa_r+0x9fa>
 800a358:	2a00      	cmp	r2, #0
 800a35a:	ddec      	ble.n	800a336 <_dtoa_r+0x996>
 800a35c:	4629      	mov	r1, r5
 800a35e:	2201      	movs	r2, #1
 800a360:	4630      	mov	r0, r6
 800a362:	9305      	str	r3, [sp, #20]
 800a364:	f000 fae0 	bl	800a928 <__lshift>
 800a368:	4621      	mov	r1, r4
 800a36a:	4605      	mov	r5, r0
 800a36c:	f000 fb48 	bl	800aa00 <__mcmp>
 800a370:	2800      	cmp	r0, #0
 800a372:	9b05      	ldr	r3, [sp, #20]
 800a374:	dc02      	bgt.n	800a37c <_dtoa_r+0x9dc>
 800a376:	d1de      	bne.n	800a336 <_dtoa_r+0x996>
 800a378:	07da      	lsls	r2, r3, #31
 800a37a:	d5dc      	bpl.n	800a336 <_dtoa_r+0x996>
 800a37c:	2b39      	cmp	r3, #57	; 0x39
 800a37e:	d1d8      	bne.n	800a332 <_dtoa_r+0x992>
 800a380:	9a02      	ldr	r2, [sp, #8]
 800a382:	2339      	movs	r3, #57	; 0x39
 800a384:	7013      	strb	r3, [r2, #0]
 800a386:	4643      	mov	r3, r8
 800a388:	4698      	mov	r8, r3
 800a38a:	3b01      	subs	r3, #1
 800a38c:	f818 2c01 	ldrb.w	r2, [r8, #-1]
 800a390:	2a39      	cmp	r2, #57	; 0x39
 800a392:	d051      	beq.n	800a438 <_dtoa_r+0xa98>
 800a394:	3201      	adds	r2, #1
 800a396:	701a      	strb	r2, [r3, #0]
 800a398:	e745      	b.n	800a226 <_dtoa_r+0x886>
 800a39a:	2a00      	cmp	r2, #0
 800a39c:	dd03      	ble.n	800a3a6 <_dtoa_r+0xa06>
 800a39e:	2b39      	cmp	r3, #57	; 0x39
 800a3a0:	d0ee      	beq.n	800a380 <_dtoa_r+0x9e0>
 800a3a2:	3301      	adds	r3, #1
 800a3a4:	e7c7      	b.n	800a336 <_dtoa_r+0x996>
 800a3a6:	9a05      	ldr	r2, [sp, #20]
 800a3a8:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a3aa:	f802 3c01 	strb.w	r3, [r2, #-1]
 800a3ae:	428a      	cmp	r2, r1
 800a3b0:	d02b      	beq.n	800a40a <_dtoa_r+0xa6a>
 800a3b2:	4629      	mov	r1, r5
 800a3b4:	2300      	movs	r3, #0
 800a3b6:	220a      	movs	r2, #10
 800a3b8:	4630      	mov	r0, r6
 800a3ba:	f000 f905 	bl	800a5c8 <__multadd>
 800a3be:	45b9      	cmp	r9, r7
 800a3c0:	4605      	mov	r5, r0
 800a3c2:	f04f 0300 	mov.w	r3, #0
 800a3c6:	f04f 020a 	mov.w	r2, #10
 800a3ca:	4649      	mov	r1, r9
 800a3cc:	4630      	mov	r0, r6
 800a3ce:	d107      	bne.n	800a3e0 <_dtoa_r+0xa40>
 800a3d0:	f000 f8fa 	bl	800a5c8 <__multadd>
 800a3d4:	4681      	mov	r9, r0
 800a3d6:	4607      	mov	r7, r0
 800a3d8:	9b05      	ldr	r3, [sp, #20]
 800a3da:	3301      	adds	r3, #1
 800a3dc:	9305      	str	r3, [sp, #20]
 800a3de:	e774      	b.n	800a2ca <_dtoa_r+0x92a>
 800a3e0:	f000 f8f2 	bl	800a5c8 <__multadd>
 800a3e4:	4639      	mov	r1, r7
 800a3e6:	4681      	mov	r9, r0
 800a3e8:	2300      	movs	r3, #0
 800a3ea:	220a      	movs	r2, #10
 800a3ec:	4630      	mov	r0, r6
 800a3ee:	f000 f8eb 	bl	800a5c8 <__multadd>
 800a3f2:	4607      	mov	r7, r0
 800a3f4:	e7f0      	b.n	800a3d8 <_dtoa_r+0xa38>
 800a3f6:	f1ba 0f00 	cmp.w	sl, #0
 800a3fa:	9a00      	ldr	r2, [sp, #0]
 800a3fc:	bfcc      	ite	gt
 800a3fe:	46d0      	movgt	r8, sl
 800a400:	f04f 0801 	movle.w	r8, #1
 800a404:	4490      	add	r8, r2
 800a406:	f04f 0900 	mov.w	r9, #0
 800a40a:	4629      	mov	r1, r5
 800a40c:	2201      	movs	r2, #1
 800a40e:	4630      	mov	r0, r6
 800a410:	9302      	str	r3, [sp, #8]
 800a412:	f000 fa89 	bl	800a928 <__lshift>
 800a416:	4621      	mov	r1, r4
 800a418:	4605      	mov	r5, r0
 800a41a:	f000 faf1 	bl	800aa00 <__mcmp>
 800a41e:	2800      	cmp	r0, #0
 800a420:	dcb1      	bgt.n	800a386 <_dtoa_r+0x9e6>
 800a422:	d102      	bne.n	800a42a <_dtoa_r+0xa8a>
 800a424:	9b02      	ldr	r3, [sp, #8]
 800a426:	07db      	lsls	r3, r3, #31
 800a428:	d4ad      	bmi.n	800a386 <_dtoa_r+0x9e6>
 800a42a:	4643      	mov	r3, r8
 800a42c:	4698      	mov	r8, r3
 800a42e:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a432:	2a30      	cmp	r2, #48	; 0x30
 800a434:	d0fa      	beq.n	800a42c <_dtoa_r+0xa8c>
 800a436:	e6f6      	b.n	800a226 <_dtoa_r+0x886>
 800a438:	9a00      	ldr	r2, [sp, #0]
 800a43a:	429a      	cmp	r2, r3
 800a43c:	d1a4      	bne.n	800a388 <_dtoa_r+0x9e8>
 800a43e:	f10b 0b01 	add.w	fp, fp, #1
 800a442:	2331      	movs	r3, #49	; 0x31
 800a444:	e778      	b.n	800a338 <_dtoa_r+0x998>
 800a446:	4b15      	ldr	r3, [pc, #84]	; (800a49c <_dtoa_r+0xafc>)
 800a448:	f7ff bb12 	b.w	8009a70 <_dtoa_r+0xd0>
 800a44c:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800a44e:	2b00      	cmp	r3, #0
 800a450:	f47f aaee 	bne.w	8009a30 <_dtoa_r+0x90>
 800a454:	4b12      	ldr	r3, [pc, #72]	; (800a4a0 <_dtoa_r+0xb00>)
 800a456:	f7ff bb0b 	b.w	8009a70 <_dtoa_r+0xd0>
 800a45a:	f1ba 0f00 	cmp.w	sl, #0
 800a45e:	dc03      	bgt.n	800a468 <_dtoa_r+0xac8>
 800a460:	9b07      	ldr	r3, [sp, #28]
 800a462:	2b02      	cmp	r3, #2
 800a464:	f73f aec7 	bgt.w	800a1f6 <_dtoa_r+0x856>
 800a468:	f8dd 8000 	ldr.w	r8, [sp]
 800a46c:	4621      	mov	r1, r4
 800a46e:	4628      	mov	r0, r5
 800a470:	f7ff fa0a 	bl	8009888 <quorem>
 800a474:	f100 0330 	add.w	r3, r0, #48	; 0x30
 800a478:	f808 3b01 	strb.w	r3, [r8], #1
 800a47c:	9a00      	ldr	r2, [sp, #0]
 800a47e:	eba8 0202 	sub.w	r2, r8, r2
 800a482:	4592      	cmp	sl, r2
 800a484:	ddb7      	ble.n	800a3f6 <_dtoa_r+0xa56>
 800a486:	4629      	mov	r1, r5
 800a488:	2300      	movs	r3, #0
 800a48a:	220a      	movs	r2, #10
 800a48c:	4630      	mov	r0, r6
 800a48e:	f000 f89b 	bl	800a5c8 <__multadd>
 800a492:	4605      	mov	r5, r0
 800a494:	e7ea      	b.n	800a46c <_dtoa_r+0xacc>
 800a496:	bf00      	nop
 800a498:	0800bc1c 	.word	0x0800bc1c
 800a49c:	0800bad8 	.word	0x0800bad8
 800a4a0:	0800bbb0 	.word	0x0800bbb0

0800a4a4 <fiprintf>:
 800a4a4:	b40e      	push	{r1, r2, r3}
 800a4a6:	b503      	push	{r0, r1, lr}
 800a4a8:	4601      	mov	r1, r0
 800a4aa:	ab03      	add	r3, sp, #12
 800a4ac:	4805      	ldr	r0, [pc, #20]	; (800a4c4 <fiprintf+0x20>)
 800a4ae:	f853 2b04 	ldr.w	r2, [r3], #4
 800a4b2:	6800      	ldr	r0, [r0, #0]
 800a4b4:	9301      	str	r3, [sp, #4]
 800a4b6:	f000 fd5d 	bl	800af74 <_vfiprintf_r>
 800a4ba:	b002      	add	sp, #8
 800a4bc:	f85d eb04 	ldr.w	lr, [sp], #4
 800a4c0:	b003      	add	sp, #12
 800a4c2:	4770      	bx	lr
 800a4c4:	20000188 	.word	0x20000188

0800a4c8 <_localeconv_r>:
 800a4c8:	4800      	ldr	r0, [pc, #0]	; (800a4cc <_localeconv_r+0x4>)
 800a4ca:	4770      	bx	lr
 800a4cc:	200002dc 	.word	0x200002dc

0800a4d0 <memcpy>:
 800a4d0:	440a      	add	r2, r1
 800a4d2:	4291      	cmp	r1, r2
 800a4d4:	f100 33ff 	add.w	r3, r0, #4294967295
 800a4d8:	d100      	bne.n	800a4dc <memcpy+0xc>
 800a4da:	4770      	bx	lr
 800a4dc:	b510      	push	{r4, lr}
 800a4de:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a4e2:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a4e6:	4291      	cmp	r1, r2
 800a4e8:	d1f9      	bne.n	800a4de <memcpy+0xe>
 800a4ea:	bd10      	pop	{r4, pc}

0800a4ec <__malloc_lock>:
 800a4ec:	4801      	ldr	r0, [pc, #4]	; (800a4f4 <__malloc_lock+0x8>)
 800a4ee:	f001 b8f1 	b.w	800b6d4 <__retarget_lock_acquire_recursive>
 800a4f2:	bf00      	nop
 800a4f4:	200007b4 	.word	0x200007b4

0800a4f8 <__malloc_unlock>:
 800a4f8:	4801      	ldr	r0, [pc, #4]	; (800a500 <__malloc_unlock+0x8>)
 800a4fa:	f001 b8ec 	b.w	800b6d6 <__retarget_lock_release_recursive>
 800a4fe:	bf00      	nop
 800a500:	200007b4 	.word	0x200007b4

0800a504 <_Balloc>:
 800a504:	b570      	push	{r4, r5, r6, lr}
 800a506:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800a508:	4604      	mov	r4, r0
 800a50a:	460d      	mov	r5, r1
 800a50c:	b976      	cbnz	r6, 800a52c <_Balloc+0x28>
 800a50e:	2010      	movs	r0, #16
 800a510:	f7fe fbe6 	bl	8008ce0 <malloc>
 800a514:	4602      	mov	r2, r0
 800a516:	6260      	str	r0, [r4, #36]	; 0x24
 800a518:	b920      	cbnz	r0, 800a524 <_Balloc+0x20>
 800a51a:	4b18      	ldr	r3, [pc, #96]	; (800a57c <_Balloc+0x78>)
 800a51c:	4818      	ldr	r0, [pc, #96]	; (800a580 <_Balloc+0x7c>)
 800a51e:	2166      	movs	r1, #102	; 0x66
 800a520:	f7ff f994 	bl	800984c <__assert_func>
 800a524:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a528:	6006      	str	r6, [r0, #0]
 800a52a:	60c6      	str	r6, [r0, #12]
 800a52c:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800a52e:	68f3      	ldr	r3, [r6, #12]
 800a530:	b183      	cbz	r3, 800a554 <_Balloc+0x50>
 800a532:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a534:	68db      	ldr	r3, [r3, #12]
 800a536:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800a53a:	b9b8      	cbnz	r0, 800a56c <_Balloc+0x68>
 800a53c:	2101      	movs	r1, #1
 800a53e:	fa01 f605 	lsl.w	r6, r1, r5
 800a542:	1d72      	adds	r2, r6, #5
 800a544:	0092      	lsls	r2, r2, #2
 800a546:	4620      	mov	r0, r4
 800a548:	f000 fb5a 	bl	800ac00 <_calloc_r>
 800a54c:	b160      	cbz	r0, 800a568 <_Balloc+0x64>
 800a54e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800a552:	e00e      	b.n	800a572 <_Balloc+0x6e>
 800a554:	2221      	movs	r2, #33	; 0x21
 800a556:	2104      	movs	r1, #4
 800a558:	4620      	mov	r0, r4
 800a55a:	f000 fb51 	bl	800ac00 <_calloc_r>
 800a55e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a560:	60f0      	str	r0, [r6, #12]
 800a562:	68db      	ldr	r3, [r3, #12]
 800a564:	2b00      	cmp	r3, #0
 800a566:	d1e4      	bne.n	800a532 <_Balloc+0x2e>
 800a568:	2000      	movs	r0, #0
 800a56a:	bd70      	pop	{r4, r5, r6, pc}
 800a56c:	6802      	ldr	r2, [r0, #0]
 800a56e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800a572:	2300      	movs	r3, #0
 800a574:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800a578:	e7f7      	b.n	800a56a <_Balloc+0x66>
 800a57a:	bf00      	nop
 800a57c:	0800bafc 	.word	0x0800bafc
 800a580:	0800bc2d 	.word	0x0800bc2d

0800a584 <_Bfree>:
 800a584:	b570      	push	{r4, r5, r6, lr}
 800a586:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800a588:	4605      	mov	r5, r0
 800a58a:	460c      	mov	r4, r1
 800a58c:	b976      	cbnz	r6, 800a5ac <_Bfree+0x28>
 800a58e:	2010      	movs	r0, #16
 800a590:	f7fe fba6 	bl	8008ce0 <malloc>
 800a594:	4602      	mov	r2, r0
 800a596:	6268      	str	r0, [r5, #36]	; 0x24
 800a598:	b920      	cbnz	r0, 800a5a4 <_Bfree+0x20>
 800a59a:	4b09      	ldr	r3, [pc, #36]	; (800a5c0 <_Bfree+0x3c>)
 800a59c:	4809      	ldr	r0, [pc, #36]	; (800a5c4 <_Bfree+0x40>)
 800a59e:	218a      	movs	r1, #138	; 0x8a
 800a5a0:	f7ff f954 	bl	800984c <__assert_func>
 800a5a4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a5a8:	6006      	str	r6, [r0, #0]
 800a5aa:	60c6      	str	r6, [r0, #12]
 800a5ac:	b13c      	cbz	r4, 800a5be <_Bfree+0x3a>
 800a5ae:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800a5b0:	6862      	ldr	r2, [r4, #4]
 800a5b2:	68db      	ldr	r3, [r3, #12]
 800a5b4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800a5b8:	6021      	str	r1, [r4, #0]
 800a5ba:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800a5be:	bd70      	pop	{r4, r5, r6, pc}
 800a5c0:	0800bafc 	.word	0x0800bafc
 800a5c4:	0800bc2d 	.word	0x0800bc2d

0800a5c8 <__multadd>:
 800a5c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a5cc:	690e      	ldr	r6, [r1, #16]
 800a5ce:	4607      	mov	r7, r0
 800a5d0:	4698      	mov	r8, r3
 800a5d2:	460c      	mov	r4, r1
 800a5d4:	f101 0014 	add.w	r0, r1, #20
 800a5d8:	2300      	movs	r3, #0
 800a5da:	6805      	ldr	r5, [r0, #0]
 800a5dc:	b2a9      	uxth	r1, r5
 800a5de:	fb02 8101 	mla	r1, r2, r1, r8
 800a5e2:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 800a5e6:	0c2d      	lsrs	r5, r5, #16
 800a5e8:	fb02 c505 	mla	r5, r2, r5, ip
 800a5ec:	b289      	uxth	r1, r1
 800a5ee:	3301      	adds	r3, #1
 800a5f0:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 800a5f4:	429e      	cmp	r6, r3
 800a5f6:	f840 1b04 	str.w	r1, [r0], #4
 800a5fa:	ea4f 4815 	mov.w	r8, r5, lsr #16
 800a5fe:	dcec      	bgt.n	800a5da <__multadd+0x12>
 800a600:	f1b8 0f00 	cmp.w	r8, #0
 800a604:	d022      	beq.n	800a64c <__multadd+0x84>
 800a606:	68a3      	ldr	r3, [r4, #8]
 800a608:	42b3      	cmp	r3, r6
 800a60a:	dc19      	bgt.n	800a640 <__multadd+0x78>
 800a60c:	6861      	ldr	r1, [r4, #4]
 800a60e:	4638      	mov	r0, r7
 800a610:	3101      	adds	r1, #1
 800a612:	f7ff ff77 	bl	800a504 <_Balloc>
 800a616:	4605      	mov	r5, r0
 800a618:	b928      	cbnz	r0, 800a626 <__multadd+0x5e>
 800a61a:	4602      	mov	r2, r0
 800a61c:	4b0d      	ldr	r3, [pc, #52]	; (800a654 <__multadd+0x8c>)
 800a61e:	480e      	ldr	r0, [pc, #56]	; (800a658 <__multadd+0x90>)
 800a620:	21b5      	movs	r1, #181	; 0xb5
 800a622:	f7ff f913 	bl	800984c <__assert_func>
 800a626:	6922      	ldr	r2, [r4, #16]
 800a628:	3202      	adds	r2, #2
 800a62a:	f104 010c 	add.w	r1, r4, #12
 800a62e:	0092      	lsls	r2, r2, #2
 800a630:	300c      	adds	r0, #12
 800a632:	f7ff ff4d 	bl	800a4d0 <memcpy>
 800a636:	4621      	mov	r1, r4
 800a638:	4638      	mov	r0, r7
 800a63a:	f7ff ffa3 	bl	800a584 <_Bfree>
 800a63e:	462c      	mov	r4, r5
 800a640:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 800a644:	3601      	adds	r6, #1
 800a646:	f8c3 8014 	str.w	r8, [r3, #20]
 800a64a:	6126      	str	r6, [r4, #16]
 800a64c:	4620      	mov	r0, r4
 800a64e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a652:	bf00      	nop
 800a654:	0800bc1c 	.word	0x0800bc1c
 800a658:	0800bc2d 	.word	0x0800bc2d

0800a65c <__hi0bits>:
 800a65c:	0c03      	lsrs	r3, r0, #16
 800a65e:	041b      	lsls	r3, r3, #16
 800a660:	b9d3      	cbnz	r3, 800a698 <__hi0bits+0x3c>
 800a662:	0400      	lsls	r0, r0, #16
 800a664:	2310      	movs	r3, #16
 800a666:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800a66a:	bf04      	itt	eq
 800a66c:	0200      	lsleq	r0, r0, #8
 800a66e:	3308      	addeq	r3, #8
 800a670:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800a674:	bf04      	itt	eq
 800a676:	0100      	lsleq	r0, r0, #4
 800a678:	3304      	addeq	r3, #4
 800a67a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800a67e:	bf04      	itt	eq
 800a680:	0080      	lsleq	r0, r0, #2
 800a682:	3302      	addeq	r3, #2
 800a684:	2800      	cmp	r0, #0
 800a686:	db05      	blt.n	800a694 <__hi0bits+0x38>
 800a688:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800a68c:	f103 0301 	add.w	r3, r3, #1
 800a690:	bf08      	it	eq
 800a692:	2320      	moveq	r3, #32
 800a694:	4618      	mov	r0, r3
 800a696:	4770      	bx	lr
 800a698:	2300      	movs	r3, #0
 800a69a:	e7e4      	b.n	800a666 <__hi0bits+0xa>

0800a69c <__lo0bits>:
 800a69c:	6803      	ldr	r3, [r0, #0]
 800a69e:	f013 0207 	ands.w	r2, r3, #7
 800a6a2:	4601      	mov	r1, r0
 800a6a4:	d00b      	beq.n	800a6be <__lo0bits+0x22>
 800a6a6:	07da      	lsls	r2, r3, #31
 800a6a8:	d424      	bmi.n	800a6f4 <__lo0bits+0x58>
 800a6aa:	0798      	lsls	r0, r3, #30
 800a6ac:	bf49      	itett	mi
 800a6ae:	085b      	lsrmi	r3, r3, #1
 800a6b0:	089b      	lsrpl	r3, r3, #2
 800a6b2:	2001      	movmi	r0, #1
 800a6b4:	600b      	strmi	r3, [r1, #0]
 800a6b6:	bf5c      	itt	pl
 800a6b8:	600b      	strpl	r3, [r1, #0]
 800a6ba:	2002      	movpl	r0, #2
 800a6bc:	4770      	bx	lr
 800a6be:	b298      	uxth	r0, r3
 800a6c0:	b9b0      	cbnz	r0, 800a6f0 <__lo0bits+0x54>
 800a6c2:	0c1b      	lsrs	r3, r3, #16
 800a6c4:	2010      	movs	r0, #16
 800a6c6:	f013 0fff 	tst.w	r3, #255	; 0xff
 800a6ca:	bf04      	itt	eq
 800a6cc:	0a1b      	lsreq	r3, r3, #8
 800a6ce:	3008      	addeq	r0, #8
 800a6d0:	071a      	lsls	r2, r3, #28
 800a6d2:	bf04      	itt	eq
 800a6d4:	091b      	lsreq	r3, r3, #4
 800a6d6:	3004      	addeq	r0, #4
 800a6d8:	079a      	lsls	r2, r3, #30
 800a6da:	bf04      	itt	eq
 800a6dc:	089b      	lsreq	r3, r3, #2
 800a6de:	3002      	addeq	r0, #2
 800a6e0:	07da      	lsls	r2, r3, #31
 800a6e2:	d403      	bmi.n	800a6ec <__lo0bits+0x50>
 800a6e4:	085b      	lsrs	r3, r3, #1
 800a6e6:	f100 0001 	add.w	r0, r0, #1
 800a6ea:	d005      	beq.n	800a6f8 <__lo0bits+0x5c>
 800a6ec:	600b      	str	r3, [r1, #0]
 800a6ee:	4770      	bx	lr
 800a6f0:	4610      	mov	r0, r2
 800a6f2:	e7e8      	b.n	800a6c6 <__lo0bits+0x2a>
 800a6f4:	2000      	movs	r0, #0
 800a6f6:	4770      	bx	lr
 800a6f8:	2020      	movs	r0, #32
 800a6fa:	4770      	bx	lr

0800a6fc <__i2b>:
 800a6fc:	b510      	push	{r4, lr}
 800a6fe:	460c      	mov	r4, r1
 800a700:	2101      	movs	r1, #1
 800a702:	f7ff feff 	bl	800a504 <_Balloc>
 800a706:	4602      	mov	r2, r0
 800a708:	b928      	cbnz	r0, 800a716 <__i2b+0x1a>
 800a70a:	4b05      	ldr	r3, [pc, #20]	; (800a720 <__i2b+0x24>)
 800a70c:	4805      	ldr	r0, [pc, #20]	; (800a724 <__i2b+0x28>)
 800a70e:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800a712:	f7ff f89b 	bl	800984c <__assert_func>
 800a716:	2301      	movs	r3, #1
 800a718:	6144      	str	r4, [r0, #20]
 800a71a:	6103      	str	r3, [r0, #16]
 800a71c:	bd10      	pop	{r4, pc}
 800a71e:	bf00      	nop
 800a720:	0800bc1c 	.word	0x0800bc1c
 800a724:	0800bc2d 	.word	0x0800bc2d

0800a728 <__multiply>:
 800a728:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a72c:	4614      	mov	r4, r2
 800a72e:	690a      	ldr	r2, [r1, #16]
 800a730:	6923      	ldr	r3, [r4, #16]
 800a732:	429a      	cmp	r2, r3
 800a734:	bfb8      	it	lt
 800a736:	460b      	movlt	r3, r1
 800a738:	460d      	mov	r5, r1
 800a73a:	bfbc      	itt	lt
 800a73c:	4625      	movlt	r5, r4
 800a73e:	461c      	movlt	r4, r3
 800a740:	f8d5 a010 	ldr.w	sl, [r5, #16]
 800a744:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800a748:	68ab      	ldr	r3, [r5, #8]
 800a74a:	6869      	ldr	r1, [r5, #4]
 800a74c:	eb0a 0709 	add.w	r7, sl, r9
 800a750:	42bb      	cmp	r3, r7
 800a752:	b085      	sub	sp, #20
 800a754:	bfb8      	it	lt
 800a756:	3101      	addlt	r1, #1
 800a758:	f7ff fed4 	bl	800a504 <_Balloc>
 800a75c:	b930      	cbnz	r0, 800a76c <__multiply+0x44>
 800a75e:	4602      	mov	r2, r0
 800a760:	4b42      	ldr	r3, [pc, #264]	; (800a86c <__multiply+0x144>)
 800a762:	4843      	ldr	r0, [pc, #268]	; (800a870 <__multiply+0x148>)
 800a764:	f240 115d 	movw	r1, #349	; 0x15d
 800a768:	f7ff f870 	bl	800984c <__assert_func>
 800a76c:	f100 0614 	add.w	r6, r0, #20
 800a770:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 800a774:	4633      	mov	r3, r6
 800a776:	2200      	movs	r2, #0
 800a778:	4543      	cmp	r3, r8
 800a77a:	d31e      	bcc.n	800a7ba <__multiply+0x92>
 800a77c:	f105 0c14 	add.w	ip, r5, #20
 800a780:	f104 0314 	add.w	r3, r4, #20
 800a784:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 800a788:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 800a78c:	9202      	str	r2, [sp, #8]
 800a78e:	ebac 0205 	sub.w	r2, ip, r5
 800a792:	3a15      	subs	r2, #21
 800a794:	f022 0203 	bic.w	r2, r2, #3
 800a798:	3204      	adds	r2, #4
 800a79a:	f105 0115 	add.w	r1, r5, #21
 800a79e:	458c      	cmp	ip, r1
 800a7a0:	bf38      	it	cc
 800a7a2:	2204      	movcc	r2, #4
 800a7a4:	9201      	str	r2, [sp, #4]
 800a7a6:	9a02      	ldr	r2, [sp, #8]
 800a7a8:	9303      	str	r3, [sp, #12]
 800a7aa:	429a      	cmp	r2, r3
 800a7ac:	d808      	bhi.n	800a7c0 <__multiply+0x98>
 800a7ae:	2f00      	cmp	r7, #0
 800a7b0:	dc55      	bgt.n	800a85e <__multiply+0x136>
 800a7b2:	6107      	str	r7, [r0, #16]
 800a7b4:	b005      	add	sp, #20
 800a7b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a7ba:	f843 2b04 	str.w	r2, [r3], #4
 800a7be:	e7db      	b.n	800a778 <__multiply+0x50>
 800a7c0:	f8b3 a000 	ldrh.w	sl, [r3]
 800a7c4:	f1ba 0f00 	cmp.w	sl, #0
 800a7c8:	d020      	beq.n	800a80c <__multiply+0xe4>
 800a7ca:	f105 0e14 	add.w	lr, r5, #20
 800a7ce:	46b1      	mov	r9, r6
 800a7d0:	2200      	movs	r2, #0
 800a7d2:	f85e 4b04 	ldr.w	r4, [lr], #4
 800a7d6:	f8d9 b000 	ldr.w	fp, [r9]
 800a7da:	b2a1      	uxth	r1, r4
 800a7dc:	fa1f fb8b 	uxth.w	fp, fp
 800a7e0:	fb0a b101 	mla	r1, sl, r1, fp
 800a7e4:	4411      	add	r1, r2
 800a7e6:	f8d9 2000 	ldr.w	r2, [r9]
 800a7ea:	0c24      	lsrs	r4, r4, #16
 800a7ec:	0c12      	lsrs	r2, r2, #16
 800a7ee:	fb0a 2404 	mla	r4, sl, r4, r2
 800a7f2:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 800a7f6:	b289      	uxth	r1, r1
 800a7f8:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800a7fc:	45f4      	cmp	ip, lr
 800a7fe:	f849 1b04 	str.w	r1, [r9], #4
 800a802:	ea4f 4214 	mov.w	r2, r4, lsr #16
 800a806:	d8e4      	bhi.n	800a7d2 <__multiply+0xaa>
 800a808:	9901      	ldr	r1, [sp, #4]
 800a80a:	5072      	str	r2, [r6, r1]
 800a80c:	9a03      	ldr	r2, [sp, #12]
 800a80e:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800a812:	3304      	adds	r3, #4
 800a814:	f1b9 0f00 	cmp.w	r9, #0
 800a818:	d01f      	beq.n	800a85a <__multiply+0x132>
 800a81a:	6834      	ldr	r4, [r6, #0]
 800a81c:	f105 0114 	add.w	r1, r5, #20
 800a820:	46b6      	mov	lr, r6
 800a822:	f04f 0a00 	mov.w	sl, #0
 800a826:	880a      	ldrh	r2, [r1, #0]
 800a828:	f8be b002 	ldrh.w	fp, [lr, #2]
 800a82c:	fb09 b202 	mla	r2, r9, r2, fp
 800a830:	4492      	add	sl, r2
 800a832:	b2a4      	uxth	r4, r4
 800a834:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 800a838:	f84e 4b04 	str.w	r4, [lr], #4
 800a83c:	f851 4b04 	ldr.w	r4, [r1], #4
 800a840:	f8be 2000 	ldrh.w	r2, [lr]
 800a844:	0c24      	lsrs	r4, r4, #16
 800a846:	fb09 2404 	mla	r4, r9, r4, r2
 800a84a:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 800a84e:	458c      	cmp	ip, r1
 800a850:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800a854:	d8e7      	bhi.n	800a826 <__multiply+0xfe>
 800a856:	9a01      	ldr	r2, [sp, #4]
 800a858:	50b4      	str	r4, [r6, r2]
 800a85a:	3604      	adds	r6, #4
 800a85c:	e7a3      	b.n	800a7a6 <__multiply+0x7e>
 800a85e:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800a862:	2b00      	cmp	r3, #0
 800a864:	d1a5      	bne.n	800a7b2 <__multiply+0x8a>
 800a866:	3f01      	subs	r7, #1
 800a868:	e7a1      	b.n	800a7ae <__multiply+0x86>
 800a86a:	bf00      	nop
 800a86c:	0800bc1c 	.word	0x0800bc1c
 800a870:	0800bc2d 	.word	0x0800bc2d

0800a874 <__pow5mult>:
 800a874:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a878:	4615      	mov	r5, r2
 800a87a:	f012 0203 	ands.w	r2, r2, #3
 800a87e:	4606      	mov	r6, r0
 800a880:	460f      	mov	r7, r1
 800a882:	d007      	beq.n	800a894 <__pow5mult+0x20>
 800a884:	4c25      	ldr	r4, [pc, #148]	; (800a91c <__pow5mult+0xa8>)
 800a886:	3a01      	subs	r2, #1
 800a888:	2300      	movs	r3, #0
 800a88a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800a88e:	f7ff fe9b 	bl	800a5c8 <__multadd>
 800a892:	4607      	mov	r7, r0
 800a894:	10ad      	asrs	r5, r5, #2
 800a896:	d03d      	beq.n	800a914 <__pow5mult+0xa0>
 800a898:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800a89a:	b97c      	cbnz	r4, 800a8bc <__pow5mult+0x48>
 800a89c:	2010      	movs	r0, #16
 800a89e:	f7fe fa1f 	bl	8008ce0 <malloc>
 800a8a2:	4602      	mov	r2, r0
 800a8a4:	6270      	str	r0, [r6, #36]	; 0x24
 800a8a6:	b928      	cbnz	r0, 800a8b4 <__pow5mult+0x40>
 800a8a8:	4b1d      	ldr	r3, [pc, #116]	; (800a920 <__pow5mult+0xac>)
 800a8aa:	481e      	ldr	r0, [pc, #120]	; (800a924 <__pow5mult+0xb0>)
 800a8ac:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800a8b0:	f7fe ffcc 	bl	800984c <__assert_func>
 800a8b4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800a8b8:	6004      	str	r4, [r0, #0]
 800a8ba:	60c4      	str	r4, [r0, #12]
 800a8bc:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800a8c0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800a8c4:	b94c      	cbnz	r4, 800a8da <__pow5mult+0x66>
 800a8c6:	f240 2171 	movw	r1, #625	; 0x271
 800a8ca:	4630      	mov	r0, r6
 800a8cc:	f7ff ff16 	bl	800a6fc <__i2b>
 800a8d0:	2300      	movs	r3, #0
 800a8d2:	f8c8 0008 	str.w	r0, [r8, #8]
 800a8d6:	4604      	mov	r4, r0
 800a8d8:	6003      	str	r3, [r0, #0]
 800a8da:	f04f 0900 	mov.w	r9, #0
 800a8de:	07eb      	lsls	r3, r5, #31
 800a8e0:	d50a      	bpl.n	800a8f8 <__pow5mult+0x84>
 800a8e2:	4639      	mov	r1, r7
 800a8e4:	4622      	mov	r2, r4
 800a8e6:	4630      	mov	r0, r6
 800a8e8:	f7ff ff1e 	bl	800a728 <__multiply>
 800a8ec:	4639      	mov	r1, r7
 800a8ee:	4680      	mov	r8, r0
 800a8f0:	4630      	mov	r0, r6
 800a8f2:	f7ff fe47 	bl	800a584 <_Bfree>
 800a8f6:	4647      	mov	r7, r8
 800a8f8:	106d      	asrs	r5, r5, #1
 800a8fa:	d00b      	beq.n	800a914 <__pow5mult+0xa0>
 800a8fc:	6820      	ldr	r0, [r4, #0]
 800a8fe:	b938      	cbnz	r0, 800a910 <__pow5mult+0x9c>
 800a900:	4622      	mov	r2, r4
 800a902:	4621      	mov	r1, r4
 800a904:	4630      	mov	r0, r6
 800a906:	f7ff ff0f 	bl	800a728 <__multiply>
 800a90a:	6020      	str	r0, [r4, #0]
 800a90c:	f8c0 9000 	str.w	r9, [r0]
 800a910:	4604      	mov	r4, r0
 800a912:	e7e4      	b.n	800a8de <__pow5mult+0x6a>
 800a914:	4638      	mov	r0, r7
 800a916:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a91a:	bf00      	nop
 800a91c:	0800bd80 	.word	0x0800bd80
 800a920:	0800bafc 	.word	0x0800bafc
 800a924:	0800bc2d 	.word	0x0800bc2d

0800a928 <__lshift>:
 800a928:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a92c:	460c      	mov	r4, r1
 800a92e:	6849      	ldr	r1, [r1, #4]
 800a930:	6923      	ldr	r3, [r4, #16]
 800a932:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800a936:	68a3      	ldr	r3, [r4, #8]
 800a938:	4607      	mov	r7, r0
 800a93a:	4691      	mov	r9, r2
 800a93c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800a940:	f108 0601 	add.w	r6, r8, #1
 800a944:	42b3      	cmp	r3, r6
 800a946:	db0b      	blt.n	800a960 <__lshift+0x38>
 800a948:	4638      	mov	r0, r7
 800a94a:	f7ff fddb 	bl	800a504 <_Balloc>
 800a94e:	4605      	mov	r5, r0
 800a950:	b948      	cbnz	r0, 800a966 <__lshift+0x3e>
 800a952:	4602      	mov	r2, r0
 800a954:	4b28      	ldr	r3, [pc, #160]	; (800a9f8 <__lshift+0xd0>)
 800a956:	4829      	ldr	r0, [pc, #164]	; (800a9fc <__lshift+0xd4>)
 800a958:	f240 11d9 	movw	r1, #473	; 0x1d9
 800a95c:	f7fe ff76 	bl	800984c <__assert_func>
 800a960:	3101      	adds	r1, #1
 800a962:	005b      	lsls	r3, r3, #1
 800a964:	e7ee      	b.n	800a944 <__lshift+0x1c>
 800a966:	2300      	movs	r3, #0
 800a968:	f100 0114 	add.w	r1, r0, #20
 800a96c:	f100 0210 	add.w	r2, r0, #16
 800a970:	4618      	mov	r0, r3
 800a972:	4553      	cmp	r3, sl
 800a974:	db33      	blt.n	800a9de <__lshift+0xb6>
 800a976:	6920      	ldr	r0, [r4, #16]
 800a978:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800a97c:	f104 0314 	add.w	r3, r4, #20
 800a980:	f019 091f 	ands.w	r9, r9, #31
 800a984:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800a988:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800a98c:	d02b      	beq.n	800a9e6 <__lshift+0xbe>
 800a98e:	f1c9 0e20 	rsb	lr, r9, #32
 800a992:	468a      	mov	sl, r1
 800a994:	2200      	movs	r2, #0
 800a996:	6818      	ldr	r0, [r3, #0]
 800a998:	fa00 f009 	lsl.w	r0, r0, r9
 800a99c:	4302      	orrs	r2, r0
 800a99e:	f84a 2b04 	str.w	r2, [sl], #4
 800a9a2:	f853 2b04 	ldr.w	r2, [r3], #4
 800a9a6:	459c      	cmp	ip, r3
 800a9a8:	fa22 f20e 	lsr.w	r2, r2, lr
 800a9ac:	d8f3      	bhi.n	800a996 <__lshift+0x6e>
 800a9ae:	ebac 0304 	sub.w	r3, ip, r4
 800a9b2:	3b15      	subs	r3, #21
 800a9b4:	f023 0303 	bic.w	r3, r3, #3
 800a9b8:	3304      	adds	r3, #4
 800a9ba:	f104 0015 	add.w	r0, r4, #21
 800a9be:	4584      	cmp	ip, r0
 800a9c0:	bf38      	it	cc
 800a9c2:	2304      	movcc	r3, #4
 800a9c4:	50ca      	str	r2, [r1, r3]
 800a9c6:	b10a      	cbz	r2, 800a9cc <__lshift+0xa4>
 800a9c8:	f108 0602 	add.w	r6, r8, #2
 800a9cc:	3e01      	subs	r6, #1
 800a9ce:	4638      	mov	r0, r7
 800a9d0:	612e      	str	r6, [r5, #16]
 800a9d2:	4621      	mov	r1, r4
 800a9d4:	f7ff fdd6 	bl	800a584 <_Bfree>
 800a9d8:	4628      	mov	r0, r5
 800a9da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a9de:	f842 0f04 	str.w	r0, [r2, #4]!
 800a9e2:	3301      	adds	r3, #1
 800a9e4:	e7c5      	b.n	800a972 <__lshift+0x4a>
 800a9e6:	3904      	subs	r1, #4
 800a9e8:	f853 2b04 	ldr.w	r2, [r3], #4
 800a9ec:	f841 2f04 	str.w	r2, [r1, #4]!
 800a9f0:	459c      	cmp	ip, r3
 800a9f2:	d8f9      	bhi.n	800a9e8 <__lshift+0xc0>
 800a9f4:	e7ea      	b.n	800a9cc <__lshift+0xa4>
 800a9f6:	bf00      	nop
 800a9f8:	0800bc1c 	.word	0x0800bc1c
 800a9fc:	0800bc2d 	.word	0x0800bc2d

0800aa00 <__mcmp>:
 800aa00:	b530      	push	{r4, r5, lr}
 800aa02:	6902      	ldr	r2, [r0, #16]
 800aa04:	690c      	ldr	r4, [r1, #16]
 800aa06:	1b12      	subs	r2, r2, r4
 800aa08:	d10e      	bne.n	800aa28 <__mcmp+0x28>
 800aa0a:	f100 0314 	add.w	r3, r0, #20
 800aa0e:	3114      	adds	r1, #20
 800aa10:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800aa14:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800aa18:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800aa1c:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800aa20:	42a5      	cmp	r5, r4
 800aa22:	d003      	beq.n	800aa2c <__mcmp+0x2c>
 800aa24:	d305      	bcc.n	800aa32 <__mcmp+0x32>
 800aa26:	2201      	movs	r2, #1
 800aa28:	4610      	mov	r0, r2
 800aa2a:	bd30      	pop	{r4, r5, pc}
 800aa2c:	4283      	cmp	r3, r0
 800aa2e:	d3f3      	bcc.n	800aa18 <__mcmp+0x18>
 800aa30:	e7fa      	b.n	800aa28 <__mcmp+0x28>
 800aa32:	f04f 32ff 	mov.w	r2, #4294967295
 800aa36:	e7f7      	b.n	800aa28 <__mcmp+0x28>

0800aa38 <__mdiff>:
 800aa38:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aa3c:	460c      	mov	r4, r1
 800aa3e:	4606      	mov	r6, r0
 800aa40:	4611      	mov	r1, r2
 800aa42:	4620      	mov	r0, r4
 800aa44:	4617      	mov	r7, r2
 800aa46:	f7ff ffdb 	bl	800aa00 <__mcmp>
 800aa4a:	1e05      	subs	r5, r0, #0
 800aa4c:	d110      	bne.n	800aa70 <__mdiff+0x38>
 800aa4e:	4629      	mov	r1, r5
 800aa50:	4630      	mov	r0, r6
 800aa52:	f7ff fd57 	bl	800a504 <_Balloc>
 800aa56:	b930      	cbnz	r0, 800aa66 <__mdiff+0x2e>
 800aa58:	4b39      	ldr	r3, [pc, #228]	; (800ab40 <__mdiff+0x108>)
 800aa5a:	4602      	mov	r2, r0
 800aa5c:	f240 2132 	movw	r1, #562	; 0x232
 800aa60:	4838      	ldr	r0, [pc, #224]	; (800ab44 <__mdiff+0x10c>)
 800aa62:	f7fe fef3 	bl	800984c <__assert_func>
 800aa66:	2301      	movs	r3, #1
 800aa68:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800aa6c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aa70:	bfa4      	itt	ge
 800aa72:	463b      	movge	r3, r7
 800aa74:	4627      	movge	r7, r4
 800aa76:	4630      	mov	r0, r6
 800aa78:	6879      	ldr	r1, [r7, #4]
 800aa7a:	bfa6      	itte	ge
 800aa7c:	461c      	movge	r4, r3
 800aa7e:	2500      	movge	r5, #0
 800aa80:	2501      	movlt	r5, #1
 800aa82:	f7ff fd3f 	bl	800a504 <_Balloc>
 800aa86:	b920      	cbnz	r0, 800aa92 <__mdiff+0x5a>
 800aa88:	4b2d      	ldr	r3, [pc, #180]	; (800ab40 <__mdiff+0x108>)
 800aa8a:	4602      	mov	r2, r0
 800aa8c:	f44f 7110 	mov.w	r1, #576	; 0x240
 800aa90:	e7e6      	b.n	800aa60 <__mdiff+0x28>
 800aa92:	693e      	ldr	r6, [r7, #16]
 800aa94:	60c5      	str	r5, [r0, #12]
 800aa96:	6925      	ldr	r5, [r4, #16]
 800aa98:	f107 0114 	add.w	r1, r7, #20
 800aa9c:	f104 0914 	add.w	r9, r4, #20
 800aaa0:	f100 0e14 	add.w	lr, r0, #20
 800aaa4:	f107 0210 	add.w	r2, r7, #16
 800aaa8:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 800aaac:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 800aab0:	46f2      	mov	sl, lr
 800aab2:	2700      	movs	r7, #0
 800aab4:	f859 3b04 	ldr.w	r3, [r9], #4
 800aab8:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800aabc:	fa1f f883 	uxth.w	r8, r3
 800aac0:	fa17 f78b 	uxtah	r7, r7, fp
 800aac4:	0c1b      	lsrs	r3, r3, #16
 800aac6:	eba7 0808 	sub.w	r8, r7, r8
 800aaca:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800aace:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800aad2:	fa1f f888 	uxth.w	r8, r8
 800aad6:	141f      	asrs	r7, r3, #16
 800aad8:	454d      	cmp	r5, r9
 800aada:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800aade:	f84a 3b04 	str.w	r3, [sl], #4
 800aae2:	d8e7      	bhi.n	800aab4 <__mdiff+0x7c>
 800aae4:	1b2b      	subs	r3, r5, r4
 800aae6:	3b15      	subs	r3, #21
 800aae8:	f023 0303 	bic.w	r3, r3, #3
 800aaec:	3304      	adds	r3, #4
 800aaee:	3415      	adds	r4, #21
 800aaf0:	42a5      	cmp	r5, r4
 800aaf2:	bf38      	it	cc
 800aaf4:	2304      	movcc	r3, #4
 800aaf6:	4419      	add	r1, r3
 800aaf8:	4473      	add	r3, lr
 800aafa:	469e      	mov	lr, r3
 800aafc:	460d      	mov	r5, r1
 800aafe:	4565      	cmp	r5, ip
 800ab00:	d30e      	bcc.n	800ab20 <__mdiff+0xe8>
 800ab02:	f10c 0203 	add.w	r2, ip, #3
 800ab06:	1a52      	subs	r2, r2, r1
 800ab08:	f022 0203 	bic.w	r2, r2, #3
 800ab0c:	3903      	subs	r1, #3
 800ab0e:	458c      	cmp	ip, r1
 800ab10:	bf38      	it	cc
 800ab12:	2200      	movcc	r2, #0
 800ab14:	441a      	add	r2, r3
 800ab16:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800ab1a:	b17b      	cbz	r3, 800ab3c <__mdiff+0x104>
 800ab1c:	6106      	str	r6, [r0, #16]
 800ab1e:	e7a5      	b.n	800aa6c <__mdiff+0x34>
 800ab20:	f855 8b04 	ldr.w	r8, [r5], #4
 800ab24:	fa17 f488 	uxtah	r4, r7, r8
 800ab28:	1422      	asrs	r2, r4, #16
 800ab2a:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 800ab2e:	b2a4      	uxth	r4, r4
 800ab30:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800ab34:	f84e 4b04 	str.w	r4, [lr], #4
 800ab38:	1417      	asrs	r7, r2, #16
 800ab3a:	e7e0      	b.n	800aafe <__mdiff+0xc6>
 800ab3c:	3e01      	subs	r6, #1
 800ab3e:	e7ea      	b.n	800ab16 <__mdiff+0xde>
 800ab40:	0800bc1c 	.word	0x0800bc1c
 800ab44:	0800bc2d 	.word	0x0800bc2d

0800ab48 <__d2b>:
 800ab48:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800ab4c:	4689      	mov	r9, r1
 800ab4e:	2101      	movs	r1, #1
 800ab50:	ec57 6b10 	vmov	r6, r7, d0
 800ab54:	4690      	mov	r8, r2
 800ab56:	f7ff fcd5 	bl	800a504 <_Balloc>
 800ab5a:	4604      	mov	r4, r0
 800ab5c:	b930      	cbnz	r0, 800ab6c <__d2b+0x24>
 800ab5e:	4602      	mov	r2, r0
 800ab60:	4b25      	ldr	r3, [pc, #148]	; (800abf8 <__d2b+0xb0>)
 800ab62:	4826      	ldr	r0, [pc, #152]	; (800abfc <__d2b+0xb4>)
 800ab64:	f240 310a 	movw	r1, #778	; 0x30a
 800ab68:	f7fe fe70 	bl	800984c <__assert_func>
 800ab6c:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800ab70:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800ab74:	bb35      	cbnz	r5, 800abc4 <__d2b+0x7c>
 800ab76:	2e00      	cmp	r6, #0
 800ab78:	9301      	str	r3, [sp, #4]
 800ab7a:	d028      	beq.n	800abce <__d2b+0x86>
 800ab7c:	4668      	mov	r0, sp
 800ab7e:	9600      	str	r6, [sp, #0]
 800ab80:	f7ff fd8c 	bl	800a69c <__lo0bits>
 800ab84:	9900      	ldr	r1, [sp, #0]
 800ab86:	b300      	cbz	r0, 800abca <__d2b+0x82>
 800ab88:	9a01      	ldr	r2, [sp, #4]
 800ab8a:	f1c0 0320 	rsb	r3, r0, #32
 800ab8e:	fa02 f303 	lsl.w	r3, r2, r3
 800ab92:	430b      	orrs	r3, r1
 800ab94:	40c2      	lsrs	r2, r0
 800ab96:	6163      	str	r3, [r4, #20]
 800ab98:	9201      	str	r2, [sp, #4]
 800ab9a:	9b01      	ldr	r3, [sp, #4]
 800ab9c:	61a3      	str	r3, [r4, #24]
 800ab9e:	2b00      	cmp	r3, #0
 800aba0:	bf14      	ite	ne
 800aba2:	2202      	movne	r2, #2
 800aba4:	2201      	moveq	r2, #1
 800aba6:	6122      	str	r2, [r4, #16]
 800aba8:	b1d5      	cbz	r5, 800abe0 <__d2b+0x98>
 800abaa:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800abae:	4405      	add	r5, r0
 800abb0:	f8c9 5000 	str.w	r5, [r9]
 800abb4:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800abb8:	f8c8 0000 	str.w	r0, [r8]
 800abbc:	4620      	mov	r0, r4
 800abbe:	b003      	add	sp, #12
 800abc0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800abc4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800abc8:	e7d5      	b.n	800ab76 <__d2b+0x2e>
 800abca:	6161      	str	r1, [r4, #20]
 800abcc:	e7e5      	b.n	800ab9a <__d2b+0x52>
 800abce:	a801      	add	r0, sp, #4
 800abd0:	f7ff fd64 	bl	800a69c <__lo0bits>
 800abd4:	9b01      	ldr	r3, [sp, #4]
 800abd6:	6163      	str	r3, [r4, #20]
 800abd8:	2201      	movs	r2, #1
 800abda:	6122      	str	r2, [r4, #16]
 800abdc:	3020      	adds	r0, #32
 800abde:	e7e3      	b.n	800aba8 <__d2b+0x60>
 800abe0:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800abe4:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800abe8:	f8c9 0000 	str.w	r0, [r9]
 800abec:	6918      	ldr	r0, [r3, #16]
 800abee:	f7ff fd35 	bl	800a65c <__hi0bits>
 800abf2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800abf6:	e7df      	b.n	800abb8 <__d2b+0x70>
 800abf8:	0800bc1c 	.word	0x0800bc1c
 800abfc:	0800bc2d 	.word	0x0800bc2d

0800ac00 <_calloc_r>:
 800ac00:	b513      	push	{r0, r1, r4, lr}
 800ac02:	434a      	muls	r2, r1
 800ac04:	4611      	mov	r1, r2
 800ac06:	9201      	str	r2, [sp, #4]
 800ac08:	f7fe f8d2 	bl	8008db0 <_malloc_r>
 800ac0c:	4604      	mov	r4, r0
 800ac0e:	b118      	cbz	r0, 800ac18 <_calloc_r+0x18>
 800ac10:	9a01      	ldr	r2, [sp, #4]
 800ac12:	2100      	movs	r1, #0
 800ac14:	f7fe f874 	bl	8008d00 <memset>
 800ac18:	4620      	mov	r0, r4
 800ac1a:	b002      	add	sp, #8
 800ac1c:	bd10      	pop	{r4, pc}

0800ac1e <_realloc_r>:
 800ac1e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ac20:	4607      	mov	r7, r0
 800ac22:	4614      	mov	r4, r2
 800ac24:	460e      	mov	r6, r1
 800ac26:	b921      	cbnz	r1, 800ac32 <_realloc_r+0x14>
 800ac28:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800ac2c:	4611      	mov	r1, r2
 800ac2e:	f7fe b8bf 	b.w	8008db0 <_malloc_r>
 800ac32:	b922      	cbnz	r2, 800ac3e <_realloc_r+0x20>
 800ac34:	f7fe f86c 	bl	8008d10 <_free_r>
 800ac38:	4625      	mov	r5, r4
 800ac3a:	4628      	mov	r0, r5
 800ac3c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ac3e:	f000 fddb 	bl	800b7f8 <_malloc_usable_size_r>
 800ac42:	42a0      	cmp	r0, r4
 800ac44:	d20f      	bcs.n	800ac66 <_realloc_r+0x48>
 800ac46:	4621      	mov	r1, r4
 800ac48:	4638      	mov	r0, r7
 800ac4a:	f7fe f8b1 	bl	8008db0 <_malloc_r>
 800ac4e:	4605      	mov	r5, r0
 800ac50:	2800      	cmp	r0, #0
 800ac52:	d0f2      	beq.n	800ac3a <_realloc_r+0x1c>
 800ac54:	4631      	mov	r1, r6
 800ac56:	4622      	mov	r2, r4
 800ac58:	f7ff fc3a 	bl	800a4d0 <memcpy>
 800ac5c:	4631      	mov	r1, r6
 800ac5e:	4638      	mov	r0, r7
 800ac60:	f7fe f856 	bl	8008d10 <_free_r>
 800ac64:	e7e9      	b.n	800ac3a <_realloc_r+0x1c>
 800ac66:	4635      	mov	r5, r6
 800ac68:	e7e7      	b.n	800ac3a <_realloc_r+0x1c>

0800ac6a <__ssputs_r>:
 800ac6a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ac6e:	688e      	ldr	r6, [r1, #8]
 800ac70:	429e      	cmp	r6, r3
 800ac72:	4682      	mov	sl, r0
 800ac74:	460c      	mov	r4, r1
 800ac76:	4690      	mov	r8, r2
 800ac78:	461f      	mov	r7, r3
 800ac7a:	d838      	bhi.n	800acee <__ssputs_r+0x84>
 800ac7c:	898a      	ldrh	r2, [r1, #12]
 800ac7e:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800ac82:	d032      	beq.n	800acea <__ssputs_r+0x80>
 800ac84:	6825      	ldr	r5, [r4, #0]
 800ac86:	6909      	ldr	r1, [r1, #16]
 800ac88:	eba5 0901 	sub.w	r9, r5, r1
 800ac8c:	6965      	ldr	r5, [r4, #20]
 800ac8e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800ac92:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800ac96:	3301      	adds	r3, #1
 800ac98:	444b      	add	r3, r9
 800ac9a:	106d      	asrs	r5, r5, #1
 800ac9c:	429d      	cmp	r5, r3
 800ac9e:	bf38      	it	cc
 800aca0:	461d      	movcc	r5, r3
 800aca2:	0553      	lsls	r3, r2, #21
 800aca4:	d531      	bpl.n	800ad0a <__ssputs_r+0xa0>
 800aca6:	4629      	mov	r1, r5
 800aca8:	f7fe f882 	bl	8008db0 <_malloc_r>
 800acac:	4606      	mov	r6, r0
 800acae:	b950      	cbnz	r0, 800acc6 <__ssputs_r+0x5c>
 800acb0:	230c      	movs	r3, #12
 800acb2:	f8ca 3000 	str.w	r3, [sl]
 800acb6:	89a3      	ldrh	r3, [r4, #12]
 800acb8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800acbc:	81a3      	strh	r3, [r4, #12]
 800acbe:	f04f 30ff 	mov.w	r0, #4294967295
 800acc2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800acc6:	6921      	ldr	r1, [r4, #16]
 800acc8:	464a      	mov	r2, r9
 800acca:	f7ff fc01 	bl	800a4d0 <memcpy>
 800acce:	89a3      	ldrh	r3, [r4, #12]
 800acd0:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800acd4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800acd8:	81a3      	strh	r3, [r4, #12]
 800acda:	6126      	str	r6, [r4, #16]
 800acdc:	6165      	str	r5, [r4, #20]
 800acde:	444e      	add	r6, r9
 800ace0:	eba5 0509 	sub.w	r5, r5, r9
 800ace4:	6026      	str	r6, [r4, #0]
 800ace6:	60a5      	str	r5, [r4, #8]
 800ace8:	463e      	mov	r6, r7
 800acea:	42be      	cmp	r6, r7
 800acec:	d900      	bls.n	800acf0 <__ssputs_r+0x86>
 800acee:	463e      	mov	r6, r7
 800acf0:	4632      	mov	r2, r6
 800acf2:	6820      	ldr	r0, [r4, #0]
 800acf4:	4641      	mov	r1, r8
 800acf6:	f000 fd65 	bl	800b7c4 <memmove>
 800acfa:	68a3      	ldr	r3, [r4, #8]
 800acfc:	6822      	ldr	r2, [r4, #0]
 800acfe:	1b9b      	subs	r3, r3, r6
 800ad00:	4432      	add	r2, r6
 800ad02:	60a3      	str	r3, [r4, #8]
 800ad04:	6022      	str	r2, [r4, #0]
 800ad06:	2000      	movs	r0, #0
 800ad08:	e7db      	b.n	800acc2 <__ssputs_r+0x58>
 800ad0a:	462a      	mov	r2, r5
 800ad0c:	f7ff ff87 	bl	800ac1e <_realloc_r>
 800ad10:	4606      	mov	r6, r0
 800ad12:	2800      	cmp	r0, #0
 800ad14:	d1e1      	bne.n	800acda <__ssputs_r+0x70>
 800ad16:	6921      	ldr	r1, [r4, #16]
 800ad18:	4650      	mov	r0, sl
 800ad1a:	f7fd fff9 	bl	8008d10 <_free_r>
 800ad1e:	e7c7      	b.n	800acb0 <__ssputs_r+0x46>

0800ad20 <_svfiprintf_r>:
 800ad20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ad24:	4698      	mov	r8, r3
 800ad26:	898b      	ldrh	r3, [r1, #12]
 800ad28:	061b      	lsls	r3, r3, #24
 800ad2a:	b09d      	sub	sp, #116	; 0x74
 800ad2c:	4607      	mov	r7, r0
 800ad2e:	460d      	mov	r5, r1
 800ad30:	4614      	mov	r4, r2
 800ad32:	d50e      	bpl.n	800ad52 <_svfiprintf_r+0x32>
 800ad34:	690b      	ldr	r3, [r1, #16]
 800ad36:	b963      	cbnz	r3, 800ad52 <_svfiprintf_r+0x32>
 800ad38:	2140      	movs	r1, #64	; 0x40
 800ad3a:	f7fe f839 	bl	8008db0 <_malloc_r>
 800ad3e:	6028      	str	r0, [r5, #0]
 800ad40:	6128      	str	r0, [r5, #16]
 800ad42:	b920      	cbnz	r0, 800ad4e <_svfiprintf_r+0x2e>
 800ad44:	230c      	movs	r3, #12
 800ad46:	603b      	str	r3, [r7, #0]
 800ad48:	f04f 30ff 	mov.w	r0, #4294967295
 800ad4c:	e0d1      	b.n	800aef2 <_svfiprintf_r+0x1d2>
 800ad4e:	2340      	movs	r3, #64	; 0x40
 800ad50:	616b      	str	r3, [r5, #20]
 800ad52:	2300      	movs	r3, #0
 800ad54:	9309      	str	r3, [sp, #36]	; 0x24
 800ad56:	2320      	movs	r3, #32
 800ad58:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800ad5c:	f8cd 800c 	str.w	r8, [sp, #12]
 800ad60:	2330      	movs	r3, #48	; 0x30
 800ad62:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800af0c <_svfiprintf_r+0x1ec>
 800ad66:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800ad6a:	f04f 0901 	mov.w	r9, #1
 800ad6e:	4623      	mov	r3, r4
 800ad70:	469a      	mov	sl, r3
 800ad72:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ad76:	b10a      	cbz	r2, 800ad7c <_svfiprintf_r+0x5c>
 800ad78:	2a25      	cmp	r2, #37	; 0x25
 800ad7a:	d1f9      	bne.n	800ad70 <_svfiprintf_r+0x50>
 800ad7c:	ebba 0b04 	subs.w	fp, sl, r4
 800ad80:	d00b      	beq.n	800ad9a <_svfiprintf_r+0x7a>
 800ad82:	465b      	mov	r3, fp
 800ad84:	4622      	mov	r2, r4
 800ad86:	4629      	mov	r1, r5
 800ad88:	4638      	mov	r0, r7
 800ad8a:	f7ff ff6e 	bl	800ac6a <__ssputs_r>
 800ad8e:	3001      	adds	r0, #1
 800ad90:	f000 80aa 	beq.w	800aee8 <_svfiprintf_r+0x1c8>
 800ad94:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ad96:	445a      	add	r2, fp
 800ad98:	9209      	str	r2, [sp, #36]	; 0x24
 800ad9a:	f89a 3000 	ldrb.w	r3, [sl]
 800ad9e:	2b00      	cmp	r3, #0
 800ada0:	f000 80a2 	beq.w	800aee8 <_svfiprintf_r+0x1c8>
 800ada4:	2300      	movs	r3, #0
 800ada6:	f04f 32ff 	mov.w	r2, #4294967295
 800adaa:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800adae:	f10a 0a01 	add.w	sl, sl, #1
 800adb2:	9304      	str	r3, [sp, #16]
 800adb4:	9307      	str	r3, [sp, #28]
 800adb6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800adba:	931a      	str	r3, [sp, #104]	; 0x68
 800adbc:	4654      	mov	r4, sl
 800adbe:	2205      	movs	r2, #5
 800adc0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800adc4:	4851      	ldr	r0, [pc, #324]	; (800af0c <_svfiprintf_r+0x1ec>)
 800adc6:	f7f5 fa53 	bl	8000270 <memchr>
 800adca:	9a04      	ldr	r2, [sp, #16]
 800adcc:	b9d8      	cbnz	r0, 800ae06 <_svfiprintf_r+0xe6>
 800adce:	06d0      	lsls	r0, r2, #27
 800add0:	bf44      	itt	mi
 800add2:	2320      	movmi	r3, #32
 800add4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800add8:	0711      	lsls	r1, r2, #28
 800adda:	bf44      	itt	mi
 800addc:	232b      	movmi	r3, #43	; 0x2b
 800adde:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ade2:	f89a 3000 	ldrb.w	r3, [sl]
 800ade6:	2b2a      	cmp	r3, #42	; 0x2a
 800ade8:	d015      	beq.n	800ae16 <_svfiprintf_r+0xf6>
 800adea:	9a07      	ldr	r2, [sp, #28]
 800adec:	4654      	mov	r4, sl
 800adee:	2000      	movs	r0, #0
 800adf0:	f04f 0c0a 	mov.w	ip, #10
 800adf4:	4621      	mov	r1, r4
 800adf6:	f811 3b01 	ldrb.w	r3, [r1], #1
 800adfa:	3b30      	subs	r3, #48	; 0x30
 800adfc:	2b09      	cmp	r3, #9
 800adfe:	d94e      	bls.n	800ae9e <_svfiprintf_r+0x17e>
 800ae00:	b1b0      	cbz	r0, 800ae30 <_svfiprintf_r+0x110>
 800ae02:	9207      	str	r2, [sp, #28]
 800ae04:	e014      	b.n	800ae30 <_svfiprintf_r+0x110>
 800ae06:	eba0 0308 	sub.w	r3, r0, r8
 800ae0a:	fa09 f303 	lsl.w	r3, r9, r3
 800ae0e:	4313      	orrs	r3, r2
 800ae10:	9304      	str	r3, [sp, #16]
 800ae12:	46a2      	mov	sl, r4
 800ae14:	e7d2      	b.n	800adbc <_svfiprintf_r+0x9c>
 800ae16:	9b03      	ldr	r3, [sp, #12]
 800ae18:	1d19      	adds	r1, r3, #4
 800ae1a:	681b      	ldr	r3, [r3, #0]
 800ae1c:	9103      	str	r1, [sp, #12]
 800ae1e:	2b00      	cmp	r3, #0
 800ae20:	bfbb      	ittet	lt
 800ae22:	425b      	neglt	r3, r3
 800ae24:	f042 0202 	orrlt.w	r2, r2, #2
 800ae28:	9307      	strge	r3, [sp, #28]
 800ae2a:	9307      	strlt	r3, [sp, #28]
 800ae2c:	bfb8      	it	lt
 800ae2e:	9204      	strlt	r2, [sp, #16]
 800ae30:	7823      	ldrb	r3, [r4, #0]
 800ae32:	2b2e      	cmp	r3, #46	; 0x2e
 800ae34:	d10c      	bne.n	800ae50 <_svfiprintf_r+0x130>
 800ae36:	7863      	ldrb	r3, [r4, #1]
 800ae38:	2b2a      	cmp	r3, #42	; 0x2a
 800ae3a:	d135      	bne.n	800aea8 <_svfiprintf_r+0x188>
 800ae3c:	9b03      	ldr	r3, [sp, #12]
 800ae3e:	1d1a      	adds	r2, r3, #4
 800ae40:	681b      	ldr	r3, [r3, #0]
 800ae42:	9203      	str	r2, [sp, #12]
 800ae44:	2b00      	cmp	r3, #0
 800ae46:	bfb8      	it	lt
 800ae48:	f04f 33ff 	movlt.w	r3, #4294967295
 800ae4c:	3402      	adds	r4, #2
 800ae4e:	9305      	str	r3, [sp, #20]
 800ae50:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800af1c <_svfiprintf_r+0x1fc>
 800ae54:	7821      	ldrb	r1, [r4, #0]
 800ae56:	2203      	movs	r2, #3
 800ae58:	4650      	mov	r0, sl
 800ae5a:	f7f5 fa09 	bl	8000270 <memchr>
 800ae5e:	b140      	cbz	r0, 800ae72 <_svfiprintf_r+0x152>
 800ae60:	2340      	movs	r3, #64	; 0x40
 800ae62:	eba0 000a 	sub.w	r0, r0, sl
 800ae66:	fa03 f000 	lsl.w	r0, r3, r0
 800ae6a:	9b04      	ldr	r3, [sp, #16]
 800ae6c:	4303      	orrs	r3, r0
 800ae6e:	3401      	adds	r4, #1
 800ae70:	9304      	str	r3, [sp, #16]
 800ae72:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ae76:	4826      	ldr	r0, [pc, #152]	; (800af10 <_svfiprintf_r+0x1f0>)
 800ae78:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800ae7c:	2206      	movs	r2, #6
 800ae7e:	f7f5 f9f7 	bl	8000270 <memchr>
 800ae82:	2800      	cmp	r0, #0
 800ae84:	d038      	beq.n	800aef8 <_svfiprintf_r+0x1d8>
 800ae86:	4b23      	ldr	r3, [pc, #140]	; (800af14 <_svfiprintf_r+0x1f4>)
 800ae88:	bb1b      	cbnz	r3, 800aed2 <_svfiprintf_r+0x1b2>
 800ae8a:	9b03      	ldr	r3, [sp, #12]
 800ae8c:	3307      	adds	r3, #7
 800ae8e:	f023 0307 	bic.w	r3, r3, #7
 800ae92:	3308      	adds	r3, #8
 800ae94:	9303      	str	r3, [sp, #12]
 800ae96:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ae98:	4433      	add	r3, r6
 800ae9a:	9309      	str	r3, [sp, #36]	; 0x24
 800ae9c:	e767      	b.n	800ad6e <_svfiprintf_r+0x4e>
 800ae9e:	fb0c 3202 	mla	r2, ip, r2, r3
 800aea2:	460c      	mov	r4, r1
 800aea4:	2001      	movs	r0, #1
 800aea6:	e7a5      	b.n	800adf4 <_svfiprintf_r+0xd4>
 800aea8:	2300      	movs	r3, #0
 800aeaa:	3401      	adds	r4, #1
 800aeac:	9305      	str	r3, [sp, #20]
 800aeae:	4619      	mov	r1, r3
 800aeb0:	f04f 0c0a 	mov.w	ip, #10
 800aeb4:	4620      	mov	r0, r4
 800aeb6:	f810 2b01 	ldrb.w	r2, [r0], #1
 800aeba:	3a30      	subs	r2, #48	; 0x30
 800aebc:	2a09      	cmp	r2, #9
 800aebe:	d903      	bls.n	800aec8 <_svfiprintf_r+0x1a8>
 800aec0:	2b00      	cmp	r3, #0
 800aec2:	d0c5      	beq.n	800ae50 <_svfiprintf_r+0x130>
 800aec4:	9105      	str	r1, [sp, #20]
 800aec6:	e7c3      	b.n	800ae50 <_svfiprintf_r+0x130>
 800aec8:	fb0c 2101 	mla	r1, ip, r1, r2
 800aecc:	4604      	mov	r4, r0
 800aece:	2301      	movs	r3, #1
 800aed0:	e7f0      	b.n	800aeb4 <_svfiprintf_r+0x194>
 800aed2:	ab03      	add	r3, sp, #12
 800aed4:	9300      	str	r3, [sp, #0]
 800aed6:	462a      	mov	r2, r5
 800aed8:	4b0f      	ldr	r3, [pc, #60]	; (800af18 <_svfiprintf_r+0x1f8>)
 800aeda:	a904      	add	r1, sp, #16
 800aedc:	4638      	mov	r0, r7
 800aede:	f7fe f853 	bl	8008f88 <_printf_float>
 800aee2:	1c42      	adds	r2, r0, #1
 800aee4:	4606      	mov	r6, r0
 800aee6:	d1d6      	bne.n	800ae96 <_svfiprintf_r+0x176>
 800aee8:	89ab      	ldrh	r3, [r5, #12]
 800aeea:	065b      	lsls	r3, r3, #25
 800aeec:	f53f af2c 	bmi.w	800ad48 <_svfiprintf_r+0x28>
 800aef0:	9809      	ldr	r0, [sp, #36]	; 0x24
 800aef2:	b01d      	add	sp, #116	; 0x74
 800aef4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aef8:	ab03      	add	r3, sp, #12
 800aefa:	9300      	str	r3, [sp, #0]
 800aefc:	462a      	mov	r2, r5
 800aefe:	4b06      	ldr	r3, [pc, #24]	; (800af18 <_svfiprintf_r+0x1f8>)
 800af00:	a904      	add	r1, sp, #16
 800af02:	4638      	mov	r0, r7
 800af04:	f7fe facc 	bl	80094a0 <_printf_i>
 800af08:	e7eb      	b.n	800aee2 <_svfiprintf_r+0x1c2>
 800af0a:	bf00      	nop
 800af0c:	0800bd8c 	.word	0x0800bd8c
 800af10:	0800bd96 	.word	0x0800bd96
 800af14:	08008f89 	.word	0x08008f89
 800af18:	0800ac6b 	.word	0x0800ac6b
 800af1c:	0800bd92 	.word	0x0800bd92

0800af20 <__sfputc_r>:
 800af20:	6893      	ldr	r3, [r2, #8]
 800af22:	3b01      	subs	r3, #1
 800af24:	2b00      	cmp	r3, #0
 800af26:	b410      	push	{r4}
 800af28:	6093      	str	r3, [r2, #8]
 800af2a:	da08      	bge.n	800af3e <__sfputc_r+0x1e>
 800af2c:	6994      	ldr	r4, [r2, #24]
 800af2e:	42a3      	cmp	r3, r4
 800af30:	db01      	blt.n	800af36 <__sfputc_r+0x16>
 800af32:	290a      	cmp	r1, #10
 800af34:	d103      	bne.n	800af3e <__sfputc_r+0x1e>
 800af36:	f85d 4b04 	ldr.w	r4, [sp], #4
 800af3a:	f000 b94b 	b.w	800b1d4 <__swbuf_r>
 800af3e:	6813      	ldr	r3, [r2, #0]
 800af40:	1c58      	adds	r0, r3, #1
 800af42:	6010      	str	r0, [r2, #0]
 800af44:	7019      	strb	r1, [r3, #0]
 800af46:	4608      	mov	r0, r1
 800af48:	f85d 4b04 	ldr.w	r4, [sp], #4
 800af4c:	4770      	bx	lr

0800af4e <__sfputs_r>:
 800af4e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800af50:	4606      	mov	r6, r0
 800af52:	460f      	mov	r7, r1
 800af54:	4614      	mov	r4, r2
 800af56:	18d5      	adds	r5, r2, r3
 800af58:	42ac      	cmp	r4, r5
 800af5a:	d101      	bne.n	800af60 <__sfputs_r+0x12>
 800af5c:	2000      	movs	r0, #0
 800af5e:	e007      	b.n	800af70 <__sfputs_r+0x22>
 800af60:	f814 1b01 	ldrb.w	r1, [r4], #1
 800af64:	463a      	mov	r2, r7
 800af66:	4630      	mov	r0, r6
 800af68:	f7ff ffda 	bl	800af20 <__sfputc_r>
 800af6c:	1c43      	adds	r3, r0, #1
 800af6e:	d1f3      	bne.n	800af58 <__sfputs_r+0xa>
 800af70:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800af74 <_vfiprintf_r>:
 800af74:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800af78:	460d      	mov	r5, r1
 800af7a:	b09d      	sub	sp, #116	; 0x74
 800af7c:	4614      	mov	r4, r2
 800af7e:	4698      	mov	r8, r3
 800af80:	4606      	mov	r6, r0
 800af82:	b118      	cbz	r0, 800af8c <_vfiprintf_r+0x18>
 800af84:	6983      	ldr	r3, [r0, #24]
 800af86:	b90b      	cbnz	r3, 800af8c <_vfiprintf_r+0x18>
 800af88:	f000 fb06 	bl	800b598 <__sinit>
 800af8c:	4b89      	ldr	r3, [pc, #548]	; (800b1b4 <_vfiprintf_r+0x240>)
 800af8e:	429d      	cmp	r5, r3
 800af90:	d11b      	bne.n	800afca <_vfiprintf_r+0x56>
 800af92:	6875      	ldr	r5, [r6, #4]
 800af94:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800af96:	07d9      	lsls	r1, r3, #31
 800af98:	d405      	bmi.n	800afa6 <_vfiprintf_r+0x32>
 800af9a:	89ab      	ldrh	r3, [r5, #12]
 800af9c:	059a      	lsls	r2, r3, #22
 800af9e:	d402      	bmi.n	800afa6 <_vfiprintf_r+0x32>
 800afa0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800afa2:	f000 fb97 	bl	800b6d4 <__retarget_lock_acquire_recursive>
 800afa6:	89ab      	ldrh	r3, [r5, #12]
 800afa8:	071b      	lsls	r3, r3, #28
 800afaa:	d501      	bpl.n	800afb0 <_vfiprintf_r+0x3c>
 800afac:	692b      	ldr	r3, [r5, #16]
 800afae:	b9eb      	cbnz	r3, 800afec <_vfiprintf_r+0x78>
 800afb0:	4629      	mov	r1, r5
 800afb2:	4630      	mov	r0, r6
 800afb4:	f000 f960 	bl	800b278 <__swsetup_r>
 800afb8:	b1c0      	cbz	r0, 800afec <_vfiprintf_r+0x78>
 800afba:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800afbc:	07dc      	lsls	r4, r3, #31
 800afbe:	d50e      	bpl.n	800afde <_vfiprintf_r+0x6a>
 800afc0:	f04f 30ff 	mov.w	r0, #4294967295
 800afc4:	b01d      	add	sp, #116	; 0x74
 800afc6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800afca:	4b7b      	ldr	r3, [pc, #492]	; (800b1b8 <_vfiprintf_r+0x244>)
 800afcc:	429d      	cmp	r5, r3
 800afce:	d101      	bne.n	800afd4 <_vfiprintf_r+0x60>
 800afd0:	68b5      	ldr	r5, [r6, #8]
 800afd2:	e7df      	b.n	800af94 <_vfiprintf_r+0x20>
 800afd4:	4b79      	ldr	r3, [pc, #484]	; (800b1bc <_vfiprintf_r+0x248>)
 800afd6:	429d      	cmp	r5, r3
 800afd8:	bf08      	it	eq
 800afda:	68f5      	ldreq	r5, [r6, #12]
 800afdc:	e7da      	b.n	800af94 <_vfiprintf_r+0x20>
 800afde:	89ab      	ldrh	r3, [r5, #12]
 800afe0:	0598      	lsls	r0, r3, #22
 800afe2:	d4ed      	bmi.n	800afc0 <_vfiprintf_r+0x4c>
 800afe4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800afe6:	f000 fb76 	bl	800b6d6 <__retarget_lock_release_recursive>
 800afea:	e7e9      	b.n	800afc0 <_vfiprintf_r+0x4c>
 800afec:	2300      	movs	r3, #0
 800afee:	9309      	str	r3, [sp, #36]	; 0x24
 800aff0:	2320      	movs	r3, #32
 800aff2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800aff6:	f8cd 800c 	str.w	r8, [sp, #12]
 800affa:	2330      	movs	r3, #48	; 0x30
 800affc:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800b1c0 <_vfiprintf_r+0x24c>
 800b000:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800b004:	f04f 0901 	mov.w	r9, #1
 800b008:	4623      	mov	r3, r4
 800b00a:	469a      	mov	sl, r3
 800b00c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b010:	b10a      	cbz	r2, 800b016 <_vfiprintf_r+0xa2>
 800b012:	2a25      	cmp	r2, #37	; 0x25
 800b014:	d1f9      	bne.n	800b00a <_vfiprintf_r+0x96>
 800b016:	ebba 0b04 	subs.w	fp, sl, r4
 800b01a:	d00b      	beq.n	800b034 <_vfiprintf_r+0xc0>
 800b01c:	465b      	mov	r3, fp
 800b01e:	4622      	mov	r2, r4
 800b020:	4629      	mov	r1, r5
 800b022:	4630      	mov	r0, r6
 800b024:	f7ff ff93 	bl	800af4e <__sfputs_r>
 800b028:	3001      	adds	r0, #1
 800b02a:	f000 80aa 	beq.w	800b182 <_vfiprintf_r+0x20e>
 800b02e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b030:	445a      	add	r2, fp
 800b032:	9209      	str	r2, [sp, #36]	; 0x24
 800b034:	f89a 3000 	ldrb.w	r3, [sl]
 800b038:	2b00      	cmp	r3, #0
 800b03a:	f000 80a2 	beq.w	800b182 <_vfiprintf_r+0x20e>
 800b03e:	2300      	movs	r3, #0
 800b040:	f04f 32ff 	mov.w	r2, #4294967295
 800b044:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b048:	f10a 0a01 	add.w	sl, sl, #1
 800b04c:	9304      	str	r3, [sp, #16]
 800b04e:	9307      	str	r3, [sp, #28]
 800b050:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800b054:	931a      	str	r3, [sp, #104]	; 0x68
 800b056:	4654      	mov	r4, sl
 800b058:	2205      	movs	r2, #5
 800b05a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b05e:	4858      	ldr	r0, [pc, #352]	; (800b1c0 <_vfiprintf_r+0x24c>)
 800b060:	f7f5 f906 	bl	8000270 <memchr>
 800b064:	9a04      	ldr	r2, [sp, #16]
 800b066:	b9d8      	cbnz	r0, 800b0a0 <_vfiprintf_r+0x12c>
 800b068:	06d1      	lsls	r1, r2, #27
 800b06a:	bf44      	itt	mi
 800b06c:	2320      	movmi	r3, #32
 800b06e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b072:	0713      	lsls	r3, r2, #28
 800b074:	bf44      	itt	mi
 800b076:	232b      	movmi	r3, #43	; 0x2b
 800b078:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b07c:	f89a 3000 	ldrb.w	r3, [sl]
 800b080:	2b2a      	cmp	r3, #42	; 0x2a
 800b082:	d015      	beq.n	800b0b0 <_vfiprintf_r+0x13c>
 800b084:	9a07      	ldr	r2, [sp, #28]
 800b086:	4654      	mov	r4, sl
 800b088:	2000      	movs	r0, #0
 800b08a:	f04f 0c0a 	mov.w	ip, #10
 800b08e:	4621      	mov	r1, r4
 800b090:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b094:	3b30      	subs	r3, #48	; 0x30
 800b096:	2b09      	cmp	r3, #9
 800b098:	d94e      	bls.n	800b138 <_vfiprintf_r+0x1c4>
 800b09a:	b1b0      	cbz	r0, 800b0ca <_vfiprintf_r+0x156>
 800b09c:	9207      	str	r2, [sp, #28]
 800b09e:	e014      	b.n	800b0ca <_vfiprintf_r+0x156>
 800b0a0:	eba0 0308 	sub.w	r3, r0, r8
 800b0a4:	fa09 f303 	lsl.w	r3, r9, r3
 800b0a8:	4313      	orrs	r3, r2
 800b0aa:	9304      	str	r3, [sp, #16]
 800b0ac:	46a2      	mov	sl, r4
 800b0ae:	e7d2      	b.n	800b056 <_vfiprintf_r+0xe2>
 800b0b0:	9b03      	ldr	r3, [sp, #12]
 800b0b2:	1d19      	adds	r1, r3, #4
 800b0b4:	681b      	ldr	r3, [r3, #0]
 800b0b6:	9103      	str	r1, [sp, #12]
 800b0b8:	2b00      	cmp	r3, #0
 800b0ba:	bfbb      	ittet	lt
 800b0bc:	425b      	neglt	r3, r3
 800b0be:	f042 0202 	orrlt.w	r2, r2, #2
 800b0c2:	9307      	strge	r3, [sp, #28]
 800b0c4:	9307      	strlt	r3, [sp, #28]
 800b0c6:	bfb8      	it	lt
 800b0c8:	9204      	strlt	r2, [sp, #16]
 800b0ca:	7823      	ldrb	r3, [r4, #0]
 800b0cc:	2b2e      	cmp	r3, #46	; 0x2e
 800b0ce:	d10c      	bne.n	800b0ea <_vfiprintf_r+0x176>
 800b0d0:	7863      	ldrb	r3, [r4, #1]
 800b0d2:	2b2a      	cmp	r3, #42	; 0x2a
 800b0d4:	d135      	bne.n	800b142 <_vfiprintf_r+0x1ce>
 800b0d6:	9b03      	ldr	r3, [sp, #12]
 800b0d8:	1d1a      	adds	r2, r3, #4
 800b0da:	681b      	ldr	r3, [r3, #0]
 800b0dc:	9203      	str	r2, [sp, #12]
 800b0de:	2b00      	cmp	r3, #0
 800b0e0:	bfb8      	it	lt
 800b0e2:	f04f 33ff 	movlt.w	r3, #4294967295
 800b0e6:	3402      	adds	r4, #2
 800b0e8:	9305      	str	r3, [sp, #20]
 800b0ea:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800b1d0 <_vfiprintf_r+0x25c>
 800b0ee:	7821      	ldrb	r1, [r4, #0]
 800b0f0:	2203      	movs	r2, #3
 800b0f2:	4650      	mov	r0, sl
 800b0f4:	f7f5 f8bc 	bl	8000270 <memchr>
 800b0f8:	b140      	cbz	r0, 800b10c <_vfiprintf_r+0x198>
 800b0fa:	2340      	movs	r3, #64	; 0x40
 800b0fc:	eba0 000a 	sub.w	r0, r0, sl
 800b100:	fa03 f000 	lsl.w	r0, r3, r0
 800b104:	9b04      	ldr	r3, [sp, #16]
 800b106:	4303      	orrs	r3, r0
 800b108:	3401      	adds	r4, #1
 800b10a:	9304      	str	r3, [sp, #16]
 800b10c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b110:	482c      	ldr	r0, [pc, #176]	; (800b1c4 <_vfiprintf_r+0x250>)
 800b112:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800b116:	2206      	movs	r2, #6
 800b118:	f7f5 f8aa 	bl	8000270 <memchr>
 800b11c:	2800      	cmp	r0, #0
 800b11e:	d03f      	beq.n	800b1a0 <_vfiprintf_r+0x22c>
 800b120:	4b29      	ldr	r3, [pc, #164]	; (800b1c8 <_vfiprintf_r+0x254>)
 800b122:	bb1b      	cbnz	r3, 800b16c <_vfiprintf_r+0x1f8>
 800b124:	9b03      	ldr	r3, [sp, #12]
 800b126:	3307      	adds	r3, #7
 800b128:	f023 0307 	bic.w	r3, r3, #7
 800b12c:	3308      	adds	r3, #8
 800b12e:	9303      	str	r3, [sp, #12]
 800b130:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b132:	443b      	add	r3, r7
 800b134:	9309      	str	r3, [sp, #36]	; 0x24
 800b136:	e767      	b.n	800b008 <_vfiprintf_r+0x94>
 800b138:	fb0c 3202 	mla	r2, ip, r2, r3
 800b13c:	460c      	mov	r4, r1
 800b13e:	2001      	movs	r0, #1
 800b140:	e7a5      	b.n	800b08e <_vfiprintf_r+0x11a>
 800b142:	2300      	movs	r3, #0
 800b144:	3401      	adds	r4, #1
 800b146:	9305      	str	r3, [sp, #20]
 800b148:	4619      	mov	r1, r3
 800b14a:	f04f 0c0a 	mov.w	ip, #10
 800b14e:	4620      	mov	r0, r4
 800b150:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b154:	3a30      	subs	r2, #48	; 0x30
 800b156:	2a09      	cmp	r2, #9
 800b158:	d903      	bls.n	800b162 <_vfiprintf_r+0x1ee>
 800b15a:	2b00      	cmp	r3, #0
 800b15c:	d0c5      	beq.n	800b0ea <_vfiprintf_r+0x176>
 800b15e:	9105      	str	r1, [sp, #20]
 800b160:	e7c3      	b.n	800b0ea <_vfiprintf_r+0x176>
 800b162:	fb0c 2101 	mla	r1, ip, r1, r2
 800b166:	4604      	mov	r4, r0
 800b168:	2301      	movs	r3, #1
 800b16a:	e7f0      	b.n	800b14e <_vfiprintf_r+0x1da>
 800b16c:	ab03      	add	r3, sp, #12
 800b16e:	9300      	str	r3, [sp, #0]
 800b170:	462a      	mov	r2, r5
 800b172:	4b16      	ldr	r3, [pc, #88]	; (800b1cc <_vfiprintf_r+0x258>)
 800b174:	a904      	add	r1, sp, #16
 800b176:	4630      	mov	r0, r6
 800b178:	f7fd ff06 	bl	8008f88 <_printf_float>
 800b17c:	4607      	mov	r7, r0
 800b17e:	1c78      	adds	r0, r7, #1
 800b180:	d1d6      	bne.n	800b130 <_vfiprintf_r+0x1bc>
 800b182:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b184:	07d9      	lsls	r1, r3, #31
 800b186:	d405      	bmi.n	800b194 <_vfiprintf_r+0x220>
 800b188:	89ab      	ldrh	r3, [r5, #12]
 800b18a:	059a      	lsls	r2, r3, #22
 800b18c:	d402      	bmi.n	800b194 <_vfiprintf_r+0x220>
 800b18e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b190:	f000 faa1 	bl	800b6d6 <__retarget_lock_release_recursive>
 800b194:	89ab      	ldrh	r3, [r5, #12]
 800b196:	065b      	lsls	r3, r3, #25
 800b198:	f53f af12 	bmi.w	800afc0 <_vfiprintf_r+0x4c>
 800b19c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b19e:	e711      	b.n	800afc4 <_vfiprintf_r+0x50>
 800b1a0:	ab03      	add	r3, sp, #12
 800b1a2:	9300      	str	r3, [sp, #0]
 800b1a4:	462a      	mov	r2, r5
 800b1a6:	4b09      	ldr	r3, [pc, #36]	; (800b1cc <_vfiprintf_r+0x258>)
 800b1a8:	a904      	add	r1, sp, #16
 800b1aa:	4630      	mov	r0, r6
 800b1ac:	f7fe f978 	bl	80094a0 <_printf_i>
 800b1b0:	e7e4      	b.n	800b17c <_vfiprintf_r+0x208>
 800b1b2:	bf00      	nop
 800b1b4:	0800bdc0 	.word	0x0800bdc0
 800b1b8:	0800bde0 	.word	0x0800bde0
 800b1bc:	0800bda0 	.word	0x0800bda0
 800b1c0:	0800bd8c 	.word	0x0800bd8c
 800b1c4:	0800bd96 	.word	0x0800bd96
 800b1c8:	08008f89 	.word	0x08008f89
 800b1cc:	0800af4f 	.word	0x0800af4f
 800b1d0:	0800bd92 	.word	0x0800bd92

0800b1d4 <__swbuf_r>:
 800b1d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b1d6:	460e      	mov	r6, r1
 800b1d8:	4614      	mov	r4, r2
 800b1da:	4605      	mov	r5, r0
 800b1dc:	b118      	cbz	r0, 800b1e6 <__swbuf_r+0x12>
 800b1de:	6983      	ldr	r3, [r0, #24]
 800b1e0:	b90b      	cbnz	r3, 800b1e6 <__swbuf_r+0x12>
 800b1e2:	f000 f9d9 	bl	800b598 <__sinit>
 800b1e6:	4b21      	ldr	r3, [pc, #132]	; (800b26c <__swbuf_r+0x98>)
 800b1e8:	429c      	cmp	r4, r3
 800b1ea:	d12b      	bne.n	800b244 <__swbuf_r+0x70>
 800b1ec:	686c      	ldr	r4, [r5, #4]
 800b1ee:	69a3      	ldr	r3, [r4, #24]
 800b1f0:	60a3      	str	r3, [r4, #8]
 800b1f2:	89a3      	ldrh	r3, [r4, #12]
 800b1f4:	071a      	lsls	r2, r3, #28
 800b1f6:	d52f      	bpl.n	800b258 <__swbuf_r+0x84>
 800b1f8:	6923      	ldr	r3, [r4, #16]
 800b1fa:	b36b      	cbz	r3, 800b258 <__swbuf_r+0x84>
 800b1fc:	6923      	ldr	r3, [r4, #16]
 800b1fe:	6820      	ldr	r0, [r4, #0]
 800b200:	1ac0      	subs	r0, r0, r3
 800b202:	6963      	ldr	r3, [r4, #20]
 800b204:	b2f6      	uxtb	r6, r6
 800b206:	4283      	cmp	r3, r0
 800b208:	4637      	mov	r7, r6
 800b20a:	dc04      	bgt.n	800b216 <__swbuf_r+0x42>
 800b20c:	4621      	mov	r1, r4
 800b20e:	4628      	mov	r0, r5
 800b210:	f000 f92e 	bl	800b470 <_fflush_r>
 800b214:	bb30      	cbnz	r0, 800b264 <__swbuf_r+0x90>
 800b216:	68a3      	ldr	r3, [r4, #8]
 800b218:	3b01      	subs	r3, #1
 800b21a:	60a3      	str	r3, [r4, #8]
 800b21c:	6823      	ldr	r3, [r4, #0]
 800b21e:	1c5a      	adds	r2, r3, #1
 800b220:	6022      	str	r2, [r4, #0]
 800b222:	701e      	strb	r6, [r3, #0]
 800b224:	6963      	ldr	r3, [r4, #20]
 800b226:	3001      	adds	r0, #1
 800b228:	4283      	cmp	r3, r0
 800b22a:	d004      	beq.n	800b236 <__swbuf_r+0x62>
 800b22c:	89a3      	ldrh	r3, [r4, #12]
 800b22e:	07db      	lsls	r3, r3, #31
 800b230:	d506      	bpl.n	800b240 <__swbuf_r+0x6c>
 800b232:	2e0a      	cmp	r6, #10
 800b234:	d104      	bne.n	800b240 <__swbuf_r+0x6c>
 800b236:	4621      	mov	r1, r4
 800b238:	4628      	mov	r0, r5
 800b23a:	f000 f919 	bl	800b470 <_fflush_r>
 800b23e:	b988      	cbnz	r0, 800b264 <__swbuf_r+0x90>
 800b240:	4638      	mov	r0, r7
 800b242:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b244:	4b0a      	ldr	r3, [pc, #40]	; (800b270 <__swbuf_r+0x9c>)
 800b246:	429c      	cmp	r4, r3
 800b248:	d101      	bne.n	800b24e <__swbuf_r+0x7a>
 800b24a:	68ac      	ldr	r4, [r5, #8]
 800b24c:	e7cf      	b.n	800b1ee <__swbuf_r+0x1a>
 800b24e:	4b09      	ldr	r3, [pc, #36]	; (800b274 <__swbuf_r+0xa0>)
 800b250:	429c      	cmp	r4, r3
 800b252:	bf08      	it	eq
 800b254:	68ec      	ldreq	r4, [r5, #12]
 800b256:	e7ca      	b.n	800b1ee <__swbuf_r+0x1a>
 800b258:	4621      	mov	r1, r4
 800b25a:	4628      	mov	r0, r5
 800b25c:	f000 f80c 	bl	800b278 <__swsetup_r>
 800b260:	2800      	cmp	r0, #0
 800b262:	d0cb      	beq.n	800b1fc <__swbuf_r+0x28>
 800b264:	f04f 37ff 	mov.w	r7, #4294967295
 800b268:	e7ea      	b.n	800b240 <__swbuf_r+0x6c>
 800b26a:	bf00      	nop
 800b26c:	0800bdc0 	.word	0x0800bdc0
 800b270:	0800bde0 	.word	0x0800bde0
 800b274:	0800bda0 	.word	0x0800bda0

0800b278 <__swsetup_r>:
 800b278:	4b32      	ldr	r3, [pc, #200]	; (800b344 <__swsetup_r+0xcc>)
 800b27a:	b570      	push	{r4, r5, r6, lr}
 800b27c:	681d      	ldr	r5, [r3, #0]
 800b27e:	4606      	mov	r6, r0
 800b280:	460c      	mov	r4, r1
 800b282:	b125      	cbz	r5, 800b28e <__swsetup_r+0x16>
 800b284:	69ab      	ldr	r3, [r5, #24]
 800b286:	b913      	cbnz	r3, 800b28e <__swsetup_r+0x16>
 800b288:	4628      	mov	r0, r5
 800b28a:	f000 f985 	bl	800b598 <__sinit>
 800b28e:	4b2e      	ldr	r3, [pc, #184]	; (800b348 <__swsetup_r+0xd0>)
 800b290:	429c      	cmp	r4, r3
 800b292:	d10f      	bne.n	800b2b4 <__swsetup_r+0x3c>
 800b294:	686c      	ldr	r4, [r5, #4]
 800b296:	89a3      	ldrh	r3, [r4, #12]
 800b298:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800b29c:	0719      	lsls	r1, r3, #28
 800b29e:	d42c      	bmi.n	800b2fa <__swsetup_r+0x82>
 800b2a0:	06dd      	lsls	r5, r3, #27
 800b2a2:	d411      	bmi.n	800b2c8 <__swsetup_r+0x50>
 800b2a4:	2309      	movs	r3, #9
 800b2a6:	6033      	str	r3, [r6, #0]
 800b2a8:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800b2ac:	81a3      	strh	r3, [r4, #12]
 800b2ae:	f04f 30ff 	mov.w	r0, #4294967295
 800b2b2:	e03e      	b.n	800b332 <__swsetup_r+0xba>
 800b2b4:	4b25      	ldr	r3, [pc, #148]	; (800b34c <__swsetup_r+0xd4>)
 800b2b6:	429c      	cmp	r4, r3
 800b2b8:	d101      	bne.n	800b2be <__swsetup_r+0x46>
 800b2ba:	68ac      	ldr	r4, [r5, #8]
 800b2bc:	e7eb      	b.n	800b296 <__swsetup_r+0x1e>
 800b2be:	4b24      	ldr	r3, [pc, #144]	; (800b350 <__swsetup_r+0xd8>)
 800b2c0:	429c      	cmp	r4, r3
 800b2c2:	bf08      	it	eq
 800b2c4:	68ec      	ldreq	r4, [r5, #12]
 800b2c6:	e7e6      	b.n	800b296 <__swsetup_r+0x1e>
 800b2c8:	0758      	lsls	r0, r3, #29
 800b2ca:	d512      	bpl.n	800b2f2 <__swsetup_r+0x7a>
 800b2cc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b2ce:	b141      	cbz	r1, 800b2e2 <__swsetup_r+0x6a>
 800b2d0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b2d4:	4299      	cmp	r1, r3
 800b2d6:	d002      	beq.n	800b2de <__swsetup_r+0x66>
 800b2d8:	4630      	mov	r0, r6
 800b2da:	f7fd fd19 	bl	8008d10 <_free_r>
 800b2de:	2300      	movs	r3, #0
 800b2e0:	6363      	str	r3, [r4, #52]	; 0x34
 800b2e2:	89a3      	ldrh	r3, [r4, #12]
 800b2e4:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800b2e8:	81a3      	strh	r3, [r4, #12]
 800b2ea:	2300      	movs	r3, #0
 800b2ec:	6063      	str	r3, [r4, #4]
 800b2ee:	6923      	ldr	r3, [r4, #16]
 800b2f0:	6023      	str	r3, [r4, #0]
 800b2f2:	89a3      	ldrh	r3, [r4, #12]
 800b2f4:	f043 0308 	orr.w	r3, r3, #8
 800b2f8:	81a3      	strh	r3, [r4, #12]
 800b2fa:	6923      	ldr	r3, [r4, #16]
 800b2fc:	b94b      	cbnz	r3, 800b312 <__swsetup_r+0x9a>
 800b2fe:	89a3      	ldrh	r3, [r4, #12]
 800b300:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800b304:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800b308:	d003      	beq.n	800b312 <__swsetup_r+0x9a>
 800b30a:	4621      	mov	r1, r4
 800b30c:	4630      	mov	r0, r6
 800b30e:	f000 fa07 	bl	800b720 <__smakebuf_r>
 800b312:	89a0      	ldrh	r0, [r4, #12]
 800b314:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800b318:	f010 0301 	ands.w	r3, r0, #1
 800b31c:	d00a      	beq.n	800b334 <__swsetup_r+0xbc>
 800b31e:	2300      	movs	r3, #0
 800b320:	60a3      	str	r3, [r4, #8]
 800b322:	6963      	ldr	r3, [r4, #20]
 800b324:	425b      	negs	r3, r3
 800b326:	61a3      	str	r3, [r4, #24]
 800b328:	6923      	ldr	r3, [r4, #16]
 800b32a:	b943      	cbnz	r3, 800b33e <__swsetup_r+0xc6>
 800b32c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800b330:	d1ba      	bne.n	800b2a8 <__swsetup_r+0x30>
 800b332:	bd70      	pop	{r4, r5, r6, pc}
 800b334:	0781      	lsls	r1, r0, #30
 800b336:	bf58      	it	pl
 800b338:	6963      	ldrpl	r3, [r4, #20]
 800b33a:	60a3      	str	r3, [r4, #8]
 800b33c:	e7f4      	b.n	800b328 <__swsetup_r+0xb0>
 800b33e:	2000      	movs	r0, #0
 800b340:	e7f7      	b.n	800b332 <__swsetup_r+0xba>
 800b342:	bf00      	nop
 800b344:	20000188 	.word	0x20000188
 800b348:	0800bdc0 	.word	0x0800bdc0
 800b34c:	0800bde0 	.word	0x0800bde0
 800b350:	0800bda0 	.word	0x0800bda0

0800b354 <abort>:
 800b354:	b508      	push	{r3, lr}
 800b356:	2006      	movs	r0, #6
 800b358:	f000 fa7e 	bl	800b858 <raise>
 800b35c:	2001      	movs	r0, #1
 800b35e:	f7f6 fda5 	bl	8001eac <_exit>
	...

0800b364 <__sflush_r>:
 800b364:	898a      	ldrh	r2, [r1, #12]
 800b366:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b36a:	4605      	mov	r5, r0
 800b36c:	0710      	lsls	r0, r2, #28
 800b36e:	460c      	mov	r4, r1
 800b370:	d458      	bmi.n	800b424 <__sflush_r+0xc0>
 800b372:	684b      	ldr	r3, [r1, #4]
 800b374:	2b00      	cmp	r3, #0
 800b376:	dc05      	bgt.n	800b384 <__sflush_r+0x20>
 800b378:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800b37a:	2b00      	cmp	r3, #0
 800b37c:	dc02      	bgt.n	800b384 <__sflush_r+0x20>
 800b37e:	2000      	movs	r0, #0
 800b380:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b384:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b386:	2e00      	cmp	r6, #0
 800b388:	d0f9      	beq.n	800b37e <__sflush_r+0x1a>
 800b38a:	2300      	movs	r3, #0
 800b38c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800b390:	682f      	ldr	r7, [r5, #0]
 800b392:	602b      	str	r3, [r5, #0]
 800b394:	d032      	beq.n	800b3fc <__sflush_r+0x98>
 800b396:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800b398:	89a3      	ldrh	r3, [r4, #12]
 800b39a:	075a      	lsls	r2, r3, #29
 800b39c:	d505      	bpl.n	800b3aa <__sflush_r+0x46>
 800b39e:	6863      	ldr	r3, [r4, #4]
 800b3a0:	1ac0      	subs	r0, r0, r3
 800b3a2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800b3a4:	b10b      	cbz	r3, 800b3aa <__sflush_r+0x46>
 800b3a6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800b3a8:	1ac0      	subs	r0, r0, r3
 800b3aa:	2300      	movs	r3, #0
 800b3ac:	4602      	mov	r2, r0
 800b3ae:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b3b0:	6a21      	ldr	r1, [r4, #32]
 800b3b2:	4628      	mov	r0, r5
 800b3b4:	47b0      	blx	r6
 800b3b6:	1c43      	adds	r3, r0, #1
 800b3b8:	89a3      	ldrh	r3, [r4, #12]
 800b3ba:	d106      	bne.n	800b3ca <__sflush_r+0x66>
 800b3bc:	6829      	ldr	r1, [r5, #0]
 800b3be:	291d      	cmp	r1, #29
 800b3c0:	d82c      	bhi.n	800b41c <__sflush_r+0xb8>
 800b3c2:	4a2a      	ldr	r2, [pc, #168]	; (800b46c <__sflush_r+0x108>)
 800b3c4:	40ca      	lsrs	r2, r1
 800b3c6:	07d6      	lsls	r6, r2, #31
 800b3c8:	d528      	bpl.n	800b41c <__sflush_r+0xb8>
 800b3ca:	2200      	movs	r2, #0
 800b3cc:	6062      	str	r2, [r4, #4]
 800b3ce:	04d9      	lsls	r1, r3, #19
 800b3d0:	6922      	ldr	r2, [r4, #16]
 800b3d2:	6022      	str	r2, [r4, #0]
 800b3d4:	d504      	bpl.n	800b3e0 <__sflush_r+0x7c>
 800b3d6:	1c42      	adds	r2, r0, #1
 800b3d8:	d101      	bne.n	800b3de <__sflush_r+0x7a>
 800b3da:	682b      	ldr	r3, [r5, #0]
 800b3dc:	b903      	cbnz	r3, 800b3e0 <__sflush_r+0x7c>
 800b3de:	6560      	str	r0, [r4, #84]	; 0x54
 800b3e0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b3e2:	602f      	str	r7, [r5, #0]
 800b3e4:	2900      	cmp	r1, #0
 800b3e6:	d0ca      	beq.n	800b37e <__sflush_r+0x1a>
 800b3e8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b3ec:	4299      	cmp	r1, r3
 800b3ee:	d002      	beq.n	800b3f6 <__sflush_r+0x92>
 800b3f0:	4628      	mov	r0, r5
 800b3f2:	f7fd fc8d 	bl	8008d10 <_free_r>
 800b3f6:	2000      	movs	r0, #0
 800b3f8:	6360      	str	r0, [r4, #52]	; 0x34
 800b3fa:	e7c1      	b.n	800b380 <__sflush_r+0x1c>
 800b3fc:	6a21      	ldr	r1, [r4, #32]
 800b3fe:	2301      	movs	r3, #1
 800b400:	4628      	mov	r0, r5
 800b402:	47b0      	blx	r6
 800b404:	1c41      	adds	r1, r0, #1
 800b406:	d1c7      	bne.n	800b398 <__sflush_r+0x34>
 800b408:	682b      	ldr	r3, [r5, #0]
 800b40a:	2b00      	cmp	r3, #0
 800b40c:	d0c4      	beq.n	800b398 <__sflush_r+0x34>
 800b40e:	2b1d      	cmp	r3, #29
 800b410:	d001      	beq.n	800b416 <__sflush_r+0xb2>
 800b412:	2b16      	cmp	r3, #22
 800b414:	d101      	bne.n	800b41a <__sflush_r+0xb6>
 800b416:	602f      	str	r7, [r5, #0]
 800b418:	e7b1      	b.n	800b37e <__sflush_r+0x1a>
 800b41a:	89a3      	ldrh	r3, [r4, #12]
 800b41c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b420:	81a3      	strh	r3, [r4, #12]
 800b422:	e7ad      	b.n	800b380 <__sflush_r+0x1c>
 800b424:	690f      	ldr	r7, [r1, #16]
 800b426:	2f00      	cmp	r7, #0
 800b428:	d0a9      	beq.n	800b37e <__sflush_r+0x1a>
 800b42a:	0793      	lsls	r3, r2, #30
 800b42c:	680e      	ldr	r6, [r1, #0]
 800b42e:	bf08      	it	eq
 800b430:	694b      	ldreq	r3, [r1, #20]
 800b432:	600f      	str	r7, [r1, #0]
 800b434:	bf18      	it	ne
 800b436:	2300      	movne	r3, #0
 800b438:	eba6 0807 	sub.w	r8, r6, r7
 800b43c:	608b      	str	r3, [r1, #8]
 800b43e:	f1b8 0f00 	cmp.w	r8, #0
 800b442:	dd9c      	ble.n	800b37e <__sflush_r+0x1a>
 800b444:	6a21      	ldr	r1, [r4, #32]
 800b446:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800b448:	4643      	mov	r3, r8
 800b44a:	463a      	mov	r2, r7
 800b44c:	4628      	mov	r0, r5
 800b44e:	47b0      	blx	r6
 800b450:	2800      	cmp	r0, #0
 800b452:	dc06      	bgt.n	800b462 <__sflush_r+0xfe>
 800b454:	89a3      	ldrh	r3, [r4, #12]
 800b456:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b45a:	81a3      	strh	r3, [r4, #12]
 800b45c:	f04f 30ff 	mov.w	r0, #4294967295
 800b460:	e78e      	b.n	800b380 <__sflush_r+0x1c>
 800b462:	4407      	add	r7, r0
 800b464:	eba8 0800 	sub.w	r8, r8, r0
 800b468:	e7e9      	b.n	800b43e <__sflush_r+0xda>
 800b46a:	bf00      	nop
 800b46c:	20400001 	.word	0x20400001

0800b470 <_fflush_r>:
 800b470:	b538      	push	{r3, r4, r5, lr}
 800b472:	690b      	ldr	r3, [r1, #16]
 800b474:	4605      	mov	r5, r0
 800b476:	460c      	mov	r4, r1
 800b478:	b913      	cbnz	r3, 800b480 <_fflush_r+0x10>
 800b47a:	2500      	movs	r5, #0
 800b47c:	4628      	mov	r0, r5
 800b47e:	bd38      	pop	{r3, r4, r5, pc}
 800b480:	b118      	cbz	r0, 800b48a <_fflush_r+0x1a>
 800b482:	6983      	ldr	r3, [r0, #24]
 800b484:	b90b      	cbnz	r3, 800b48a <_fflush_r+0x1a>
 800b486:	f000 f887 	bl	800b598 <__sinit>
 800b48a:	4b14      	ldr	r3, [pc, #80]	; (800b4dc <_fflush_r+0x6c>)
 800b48c:	429c      	cmp	r4, r3
 800b48e:	d11b      	bne.n	800b4c8 <_fflush_r+0x58>
 800b490:	686c      	ldr	r4, [r5, #4]
 800b492:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b496:	2b00      	cmp	r3, #0
 800b498:	d0ef      	beq.n	800b47a <_fflush_r+0xa>
 800b49a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800b49c:	07d0      	lsls	r0, r2, #31
 800b49e:	d404      	bmi.n	800b4aa <_fflush_r+0x3a>
 800b4a0:	0599      	lsls	r1, r3, #22
 800b4a2:	d402      	bmi.n	800b4aa <_fflush_r+0x3a>
 800b4a4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b4a6:	f000 f915 	bl	800b6d4 <__retarget_lock_acquire_recursive>
 800b4aa:	4628      	mov	r0, r5
 800b4ac:	4621      	mov	r1, r4
 800b4ae:	f7ff ff59 	bl	800b364 <__sflush_r>
 800b4b2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b4b4:	07da      	lsls	r2, r3, #31
 800b4b6:	4605      	mov	r5, r0
 800b4b8:	d4e0      	bmi.n	800b47c <_fflush_r+0xc>
 800b4ba:	89a3      	ldrh	r3, [r4, #12]
 800b4bc:	059b      	lsls	r3, r3, #22
 800b4be:	d4dd      	bmi.n	800b47c <_fflush_r+0xc>
 800b4c0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b4c2:	f000 f908 	bl	800b6d6 <__retarget_lock_release_recursive>
 800b4c6:	e7d9      	b.n	800b47c <_fflush_r+0xc>
 800b4c8:	4b05      	ldr	r3, [pc, #20]	; (800b4e0 <_fflush_r+0x70>)
 800b4ca:	429c      	cmp	r4, r3
 800b4cc:	d101      	bne.n	800b4d2 <_fflush_r+0x62>
 800b4ce:	68ac      	ldr	r4, [r5, #8]
 800b4d0:	e7df      	b.n	800b492 <_fflush_r+0x22>
 800b4d2:	4b04      	ldr	r3, [pc, #16]	; (800b4e4 <_fflush_r+0x74>)
 800b4d4:	429c      	cmp	r4, r3
 800b4d6:	bf08      	it	eq
 800b4d8:	68ec      	ldreq	r4, [r5, #12]
 800b4da:	e7da      	b.n	800b492 <_fflush_r+0x22>
 800b4dc:	0800bdc0 	.word	0x0800bdc0
 800b4e0:	0800bde0 	.word	0x0800bde0
 800b4e4:	0800bda0 	.word	0x0800bda0

0800b4e8 <std>:
 800b4e8:	2300      	movs	r3, #0
 800b4ea:	b510      	push	{r4, lr}
 800b4ec:	4604      	mov	r4, r0
 800b4ee:	e9c0 3300 	strd	r3, r3, [r0]
 800b4f2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800b4f6:	6083      	str	r3, [r0, #8]
 800b4f8:	8181      	strh	r1, [r0, #12]
 800b4fa:	6643      	str	r3, [r0, #100]	; 0x64
 800b4fc:	81c2      	strh	r2, [r0, #14]
 800b4fe:	6183      	str	r3, [r0, #24]
 800b500:	4619      	mov	r1, r3
 800b502:	2208      	movs	r2, #8
 800b504:	305c      	adds	r0, #92	; 0x5c
 800b506:	f7fd fbfb 	bl	8008d00 <memset>
 800b50a:	4b05      	ldr	r3, [pc, #20]	; (800b520 <std+0x38>)
 800b50c:	6263      	str	r3, [r4, #36]	; 0x24
 800b50e:	4b05      	ldr	r3, [pc, #20]	; (800b524 <std+0x3c>)
 800b510:	62a3      	str	r3, [r4, #40]	; 0x28
 800b512:	4b05      	ldr	r3, [pc, #20]	; (800b528 <std+0x40>)
 800b514:	62e3      	str	r3, [r4, #44]	; 0x2c
 800b516:	4b05      	ldr	r3, [pc, #20]	; (800b52c <std+0x44>)
 800b518:	6224      	str	r4, [r4, #32]
 800b51a:	6323      	str	r3, [r4, #48]	; 0x30
 800b51c:	bd10      	pop	{r4, pc}
 800b51e:	bf00      	nop
 800b520:	0800b891 	.word	0x0800b891
 800b524:	0800b8b3 	.word	0x0800b8b3
 800b528:	0800b8eb 	.word	0x0800b8eb
 800b52c:	0800b90f 	.word	0x0800b90f

0800b530 <_cleanup_r>:
 800b530:	4901      	ldr	r1, [pc, #4]	; (800b538 <_cleanup_r+0x8>)
 800b532:	f000 b8af 	b.w	800b694 <_fwalk_reent>
 800b536:	bf00      	nop
 800b538:	0800b471 	.word	0x0800b471

0800b53c <__sfmoreglue>:
 800b53c:	b570      	push	{r4, r5, r6, lr}
 800b53e:	1e4a      	subs	r2, r1, #1
 800b540:	2568      	movs	r5, #104	; 0x68
 800b542:	4355      	muls	r5, r2
 800b544:	460e      	mov	r6, r1
 800b546:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800b54a:	f7fd fc31 	bl	8008db0 <_malloc_r>
 800b54e:	4604      	mov	r4, r0
 800b550:	b140      	cbz	r0, 800b564 <__sfmoreglue+0x28>
 800b552:	2100      	movs	r1, #0
 800b554:	e9c0 1600 	strd	r1, r6, [r0]
 800b558:	300c      	adds	r0, #12
 800b55a:	60a0      	str	r0, [r4, #8]
 800b55c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800b560:	f7fd fbce 	bl	8008d00 <memset>
 800b564:	4620      	mov	r0, r4
 800b566:	bd70      	pop	{r4, r5, r6, pc}

0800b568 <__sfp_lock_acquire>:
 800b568:	4801      	ldr	r0, [pc, #4]	; (800b570 <__sfp_lock_acquire+0x8>)
 800b56a:	f000 b8b3 	b.w	800b6d4 <__retarget_lock_acquire_recursive>
 800b56e:	bf00      	nop
 800b570:	200007b8 	.word	0x200007b8

0800b574 <__sfp_lock_release>:
 800b574:	4801      	ldr	r0, [pc, #4]	; (800b57c <__sfp_lock_release+0x8>)
 800b576:	f000 b8ae 	b.w	800b6d6 <__retarget_lock_release_recursive>
 800b57a:	bf00      	nop
 800b57c:	200007b8 	.word	0x200007b8

0800b580 <__sinit_lock_acquire>:
 800b580:	4801      	ldr	r0, [pc, #4]	; (800b588 <__sinit_lock_acquire+0x8>)
 800b582:	f000 b8a7 	b.w	800b6d4 <__retarget_lock_acquire_recursive>
 800b586:	bf00      	nop
 800b588:	200007b3 	.word	0x200007b3

0800b58c <__sinit_lock_release>:
 800b58c:	4801      	ldr	r0, [pc, #4]	; (800b594 <__sinit_lock_release+0x8>)
 800b58e:	f000 b8a2 	b.w	800b6d6 <__retarget_lock_release_recursive>
 800b592:	bf00      	nop
 800b594:	200007b3 	.word	0x200007b3

0800b598 <__sinit>:
 800b598:	b510      	push	{r4, lr}
 800b59a:	4604      	mov	r4, r0
 800b59c:	f7ff fff0 	bl	800b580 <__sinit_lock_acquire>
 800b5a0:	69a3      	ldr	r3, [r4, #24]
 800b5a2:	b11b      	cbz	r3, 800b5ac <__sinit+0x14>
 800b5a4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b5a8:	f7ff bff0 	b.w	800b58c <__sinit_lock_release>
 800b5ac:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800b5b0:	6523      	str	r3, [r4, #80]	; 0x50
 800b5b2:	4b13      	ldr	r3, [pc, #76]	; (800b600 <__sinit+0x68>)
 800b5b4:	4a13      	ldr	r2, [pc, #76]	; (800b604 <__sinit+0x6c>)
 800b5b6:	681b      	ldr	r3, [r3, #0]
 800b5b8:	62a2      	str	r2, [r4, #40]	; 0x28
 800b5ba:	42a3      	cmp	r3, r4
 800b5bc:	bf04      	itt	eq
 800b5be:	2301      	moveq	r3, #1
 800b5c0:	61a3      	streq	r3, [r4, #24]
 800b5c2:	4620      	mov	r0, r4
 800b5c4:	f000 f820 	bl	800b608 <__sfp>
 800b5c8:	6060      	str	r0, [r4, #4]
 800b5ca:	4620      	mov	r0, r4
 800b5cc:	f000 f81c 	bl	800b608 <__sfp>
 800b5d0:	60a0      	str	r0, [r4, #8]
 800b5d2:	4620      	mov	r0, r4
 800b5d4:	f000 f818 	bl	800b608 <__sfp>
 800b5d8:	2200      	movs	r2, #0
 800b5da:	60e0      	str	r0, [r4, #12]
 800b5dc:	2104      	movs	r1, #4
 800b5de:	6860      	ldr	r0, [r4, #4]
 800b5e0:	f7ff ff82 	bl	800b4e8 <std>
 800b5e4:	68a0      	ldr	r0, [r4, #8]
 800b5e6:	2201      	movs	r2, #1
 800b5e8:	2109      	movs	r1, #9
 800b5ea:	f7ff ff7d 	bl	800b4e8 <std>
 800b5ee:	68e0      	ldr	r0, [r4, #12]
 800b5f0:	2202      	movs	r2, #2
 800b5f2:	2112      	movs	r1, #18
 800b5f4:	f7ff ff78 	bl	800b4e8 <std>
 800b5f8:	2301      	movs	r3, #1
 800b5fa:	61a3      	str	r3, [r4, #24]
 800b5fc:	e7d2      	b.n	800b5a4 <__sinit+0xc>
 800b5fe:	bf00      	nop
 800b600:	0800bac4 	.word	0x0800bac4
 800b604:	0800b531 	.word	0x0800b531

0800b608 <__sfp>:
 800b608:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b60a:	4607      	mov	r7, r0
 800b60c:	f7ff ffac 	bl	800b568 <__sfp_lock_acquire>
 800b610:	4b1e      	ldr	r3, [pc, #120]	; (800b68c <__sfp+0x84>)
 800b612:	681e      	ldr	r6, [r3, #0]
 800b614:	69b3      	ldr	r3, [r6, #24]
 800b616:	b913      	cbnz	r3, 800b61e <__sfp+0x16>
 800b618:	4630      	mov	r0, r6
 800b61a:	f7ff ffbd 	bl	800b598 <__sinit>
 800b61e:	3648      	adds	r6, #72	; 0x48
 800b620:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800b624:	3b01      	subs	r3, #1
 800b626:	d503      	bpl.n	800b630 <__sfp+0x28>
 800b628:	6833      	ldr	r3, [r6, #0]
 800b62a:	b30b      	cbz	r3, 800b670 <__sfp+0x68>
 800b62c:	6836      	ldr	r6, [r6, #0]
 800b62e:	e7f7      	b.n	800b620 <__sfp+0x18>
 800b630:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800b634:	b9d5      	cbnz	r5, 800b66c <__sfp+0x64>
 800b636:	4b16      	ldr	r3, [pc, #88]	; (800b690 <__sfp+0x88>)
 800b638:	60e3      	str	r3, [r4, #12]
 800b63a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800b63e:	6665      	str	r5, [r4, #100]	; 0x64
 800b640:	f000 f847 	bl	800b6d2 <__retarget_lock_init_recursive>
 800b644:	f7ff ff96 	bl	800b574 <__sfp_lock_release>
 800b648:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800b64c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800b650:	6025      	str	r5, [r4, #0]
 800b652:	61a5      	str	r5, [r4, #24]
 800b654:	2208      	movs	r2, #8
 800b656:	4629      	mov	r1, r5
 800b658:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800b65c:	f7fd fb50 	bl	8008d00 <memset>
 800b660:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800b664:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800b668:	4620      	mov	r0, r4
 800b66a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b66c:	3468      	adds	r4, #104	; 0x68
 800b66e:	e7d9      	b.n	800b624 <__sfp+0x1c>
 800b670:	2104      	movs	r1, #4
 800b672:	4638      	mov	r0, r7
 800b674:	f7ff ff62 	bl	800b53c <__sfmoreglue>
 800b678:	4604      	mov	r4, r0
 800b67a:	6030      	str	r0, [r6, #0]
 800b67c:	2800      	cmp	r0, #0
 800b67e:	d1d5      	bne.n	800b62c <__sfp+0x24>
 800b680:	f7ff ff78 	bl	800b574 <__sfp_lock_release>
 800b684:	230c      	movs	r3, #12
 800b686:	603b      	str	r3, [r7, #0]
 800b688:	e7ee      	b.n	800b668 <__sfp+0x60>
 800b68a:	bf00      	nop
 800b68c:	0800bac4 	.word	0x0800bac4
 800b690:	ffff0001 	.word	0xffff0001

0800b694 <_fwalk_reent>:
 800b694:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b698:	4606      	mov	r6, r0
 800b69a:	4688      	mov	r8, r1
 800b69c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800b6a0:	2700      	movs	r7, #0
 800b6a2:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800b6a6:	f1b9 0901 	subs.w	r9, r9, #1
 800b6aa:	d505      	bpl.n	800b6b8 <_fwalk_reent+0x24>
 800b6ac:	6824      	ldr	r4, [r4, #0]
 800b6ae:	2c00      	cmp	r4, #0
 800b6b0:	d1f7      	bne.n	800b6a2 <_fwalk_reent+0xe>
 800b6b2:	4638      	mov	r0, r7
 800b6b4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b6b8:	89ab      	ldrh	r3, [r5, #12]
 800b6ba:	2b01      	cmp	r3, #1
 800b6bc:	d907      	bls.n	800b6ce <_fwalk_reent+0x3a>
 800b6be:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800b6c2:	3301      	adds	r3, #1
 800b6c4:	d003      	beq.n	800b6ce <_fwalk_reent+0x3a>
 800b6c6:	4629      	mov	r1, r5
 800b6c8:	4630      	mov	r0, r6
 800b6ca:	47c0      	blx	r8
 800b6cc:	4307      	orrs	r7, r0
 800b6ce:	3568      	adds	r5, #104	; 0x68
 800b6d0:	e7e9      	b.n	800b6a6 <_fwalk_reent+0x12>

0800b6d2 <__retarget_lock_init_recursive>:
 800b6d2:	4770      	bx	lr

0800b6d4 <__retarget_lock_acquire_recursive>:
 800b6d4:	4770      	bx	lr

0800b6d6 <__retarget_lock_release_recursive>:
 800b6d6:	4770      	bx	lr

0800b6d8 <__swhatbuf_r>:
 800b6d8:	b570      	push	{r4, r5, r6, lr}
 800b6da:	460e      	mov	r6, r1
 800b6dc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b6e0:	2900      	cmp	r1, #0
 800b6e2:	b096      	sub	sp, #88	; 0x58
 800b6e4:	4614      	mov	r4, r2
 800b6e6:	461d      	mov	r5, r3
 800b6e8:	da07      	bge.n	800b6fa <__swhatbuf_r+0x22>
 800b6ea:	2300      	movs	r3, #0
 800b6ec:	602b      	str	r3, [r5, #0]
 800b6ee:	89b3      	ldrh	r3, [r6, #12]
 800b6f0:	061a      	lsls	r2, r3, #24
 800b6f2:	d410      	bmi.n	800b716 <__swhatbuf_r+0x3e>
 800b6f4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b6f8:	e00e      	b.n	800b718 <__swhatbuf_r+0x40>
 800b6fa:	466a      	mov	r2, sp
 800b6fc:	f000 f93a 	bl	800b974 <_fstat_r>
 800b700:	2800      	cmp	r0, #0
 800b702:	dbf2      	blt.n	800b6ea <__swhatbuf_r+0x12>
 800b704:	9a01      	ldr	r2, [sp, #4]
 800b706:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800b70a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800b70e:	425a      	negs	r2, r3
 800b710:	415a      	adcs	r2, r3
 800b712:	602a      	str	r2, [r5, #0]
 800b714:	e7ee      	b.n	800b6f4 <__swhatbuf_r+0x1c>
 800b716:	2340      	movs	r3, #64	; 0x40
 800b718:	2000      	movs	r0, #0
 800b71a:	6023      	str	r3, [r4, #0]
 800b71c:	b016      	add	sp, #88	; 0x58
 800b71e:	bd70      	pop	{r4, r5, r6, pc}

0800b720 <__smakebuf_r>:
 800b720:	898b      	ldrh	r3, [r1, #12]
 800b722:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800b724:	079d      	lsls	r5, r3, #30
 800b726:	4606      	mov	r6, r0
 800b728:	460c      	mov	r4, r1
 800b72a:	d507      	bpl.n	800b73c <__smakebuf_r+0x1c>
 800b72c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800b730:	6023      	str	r3, [r4, #0]
 800b732:	6123      	str	r3, [r4, #16]
 800b734:	2301      	movs	r3, #1
 800b736:	6163      	str	r3, [r4, #20]
 800b738:	b002      	add	sp, #8
 800b73a:	bd70      	pop	{r4, r5, r6, pc}
 800b73c:	ab01      	add	r3, sp, #4
 800b73e:	466a      	mov	r2, sp
 800b740:	f7ff ffca 	bl	800b6d8 <__swhatbuf_r>
 800b744:	9900      	ldr	r1, [sp, #0]
 800b746:	4605      	mov	r5, r0
 800b748:	4630      	mov	r0, r6
 800b74a:	f7fd fb31 	bl	8008db0 <_malloc_r>
 800b74e:	b948      	cbnz	r0, 800b764 <__smakebuf_r+0x44>
 800b750:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b754:	059a      	lsls	r2, r3, #22
 800b756:	d4ef      	bmi.n	800b738 <__smakebuf_r+0x18>
 800b758:	f023 0303 	bic.w	r3, r3, #3
 800b75c:	f043 0302 	orr.w	r3, r3, #2
 800b760:	81a3      	strh	r3, [r4, #12]
 800b762:	e7e3      	b.n	800b72c <__smakebuf_r+0xc>
 800b764:	4b0d      	ldr	r3, [pc, #52]	; (800b79c <__smakebuf_r+0x7c>)
 800b766:	62b3      	str	r3, [r6, #40]	; 0x28
 800b768:	89a3      	ldrh	r3, [r4, #12]
 800b76a:	6020      	str	r0, [r4, #0]
 800b76c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b770:	81a3      	strh	r3, [r4, #12]
 800b772:	9b00      	ldr	r3, [sp, #0]
 800b774:	6163      	str	r3, [r4, #20]
 800b776:	9b01      	ldr	r3, [sp, #4]
 800b778:	6120      	str	r0, [r4, #16]
 800b77a:	b15b      	cbz	r3, 800b794 <__smakebuf_r+0x74>
 800b77c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b780:	4630      	mov	r0, r6
 800b782:	f000 f909 	bl	800b998 <_isatty_r>
 800b786:	b128      	cbz	r0, 800b794 <__smakebuf_r+0x74>
 800b788:	89a3      	ldrh	r3, [r4, #12]
 800b78a:	f023 0303 	bic.w	r3, r3, #3
 800b78e:	f043 0301 	orr.w	r3, r3, #1
 800b792:	81a3      	strh	r3, [r4, #12]
 800b794:	89a0      	ldrh	r0, [r4, #12]
 800b796:	4305      	orrs	r5, r0
 800b798:	81a5      	strh	r5, [r4, #12]
 800b79a:	e7cd      	b.n	800b738 <__smakebuf_r+0x18>
 800b79c:	0800b531 	.word	0x0800b531

0800b7a0 <__ascii_mbtowc>:
 800b7a0:	b082      	sub	sp, #8
 800b7a2:	b901      	cbnz	r1, 800b7a6 <__ascii_mbtowc+0x6>
 800b7a4:	a901      	add	r1, sp, #4
 800b7a6:	b142      	cbz	r2, 800b7ba <__ascii_mbtowc+0x1a>
 800b7a8:	b14b      	cbz	r3, 800b7be <__ascii_mbtowc+0x1e>
 800b7aa:	7813      	ldrb	r3, [r2, #0]
 800b7ac:	600b      	str	r3, [r1, #0]
 800b7ae:	7812      	ldrb	r2, [r2, #0]
 800b7b0:	1e10      	subs	r0, r2, #0
 800b7b2:	bf18      	it	ne
 800b7b4:	2001      	movne	r0, #1
 800b7b6:	b002      	add	sp, #8
 800b7b8:	4770      	bx	lr
 800b7ba:	4610      	mov	r0, r2
 800b7bc:	e7fb      	b.n	800b7b6 <__ascii_mbtowc+0x16>
 800b7be:	f06f 0001 	mvn.w	r0, #1
 800b7c2:	e7f8      	b.n	800b7b6 <__ascii_mbtowc+0x16>

0800b7c4 <memmove>:
 800b7c4:	4288      	cmp	r0, r1
 800b7c6:	b510      	push	{r4, lr}
 800b7c8:	eb01 0402 	add.w	r4, r1, r2
 800b7cc:	d902      	bls.n	800b7d4 <memmove+0x10>
 800b7ce:	4284      	cmp	r4, r0
 800b7d0:	4623      	mov	r3, r4
 800b7d2:	d807      	bhi.n	800b7e4 <memmove+0x20>
 800b7d4:	1e43      	subs	r3, r0, #1
 800b7d6:	42a1      	cmp	r1, r4
 800b7d8:	d008      	beq.n	800b7ec <memmove+0x28>
 800b7da:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b7de:	f803 2f01 	strb.w	r2, [r3, #1]!
 800b7e2:	e7f8      	b.n	800b7d6 <memmove+0x12>
 800b7e4:	4402      	add	r2, r0
 800b7e6:	4601      	mov	r1, r0
 800b7e8:	428a      	cmp	r2, r1
 800b7ea:	d100      	bne.n	800b7ee <memmove+0x2a>
 800b7ec:	bd10      	pop	{r4, pc}
 800b7ee:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b7f2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800b7f6:	e7f7      	b.n	800b7e8 <memmove+0x24>

0800b7f8 <_malloc_usable_size_r>:
 800b7f8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b7fc:	1f18      	subs	r0, r3, #4
 800b7fe:	2b00      	cmp	r3, #0
 800b800:	bfbc      	itt	lt
 800b802:	580b      	ldrlt	r3, [r1, r0]
 800b804:	18c0      	addlt	r0, r0, r3
 800b806:	4770      	bx	lr

0800b808 <_raise_r>:
 800b808:	291f      	cmp	r1, #31
 800b80a:	b538      	push	{r3, r4, r5, lr}
 800b80c:	4604      	mov	r4, r0
 800b80e:	460d      	mov	r5, r1
 800b810:	d904      	bls.n	800b81c <_raise_r+0x14>
 800b812:	2316      	movs	r3, #22
 800b814:	6003      	str	r3, [r0, #0]
 800b816:	f04f 30ff 	mov.w	r0, #4294967295
 800b81a:	bd38      	pop	{r3, r4, r5, pc}
 800b81c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800b81e:	b112      	cbz	r2, 800b826 <_raise_r+0x1e>
 800b820:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800b824:	b94b      	cbnz	r3, 800b83a <_raise_r+0x32>
 800b826:	4620      	mov	r0, r4
 800b828:	f000 f830 	bl	800b88c <_getpid_r>
 800b82c:	462a      	mov	r2, r5
 800b82e:	4601      	mov	r1, r0
 800b830:	4620      	mov	r0, r4
 800b832:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b836:	f000 b817 	b.w	800b868 <_kill_r>
 800b83a:	2b01      	cmp	r3, #1
 800b83c:	d00a      	beq.n	800b854 <_raise_r+0x4c>
 800b83e:	1c59      	adds	r1, r3, #1
 800b840:	d103      	bne.n	800b84a <_raise_r+0x42>
 800b842:	2316      	movs	r3, #22
 800b844:	6003      	str	r3, [r0, #0]
 800b846:	2001      	movs	r0, #1
 800b848:	e7e7      	b.n	800b81a <_raise_r+0x12>
 800b84a:	2400      	movs	r4, #0
 800b84c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800b850:	4628      	mov	r0, r5
 800b852:	4798      	blx	r3
 800b854:	2000      	movs	r0, #0
 800b856:	e7e0      	b.n	800b81a <_raise_r+0x12>

0800b858 <raise>:
 800b858:	4b02      	ldr	r3, [pc, #8]	; (800b864 <raise+0xc>)
 800b85a:	4601      	mov	r1, r0
 800b85c:	6818      	ldr	r0, [r3, #0]
 800b85e:	f7ff bfd3 	b.w	800b808 <_raise_r>
 800b862:	bf00      	nop
 800b864:	20000188 	.word	0x20000188

0800b868 <_kill_r>:
 800b868:	b538      	push	{r3, r4, r5, lr}
 800b86a:	4d07      	ldr	r5, [pc, #28]	; (800b888 <_kill_r+0x20>)
 800b86c:	2300      	movs	r3, #0
 800b86e:	4604      	mov	r4, r0
 800b870:	4608      	mov	r0, r1
 800b872:	4611      	mov	r1, r2
 800b874:	602b      	str	r3, [r5, #0]
 800b876:	f7f6 fb09 	bl	8001e8c <_kill>
 800b87a:	1c43      	adds	r3, r0, #1
 800b87c:	d102      	bne.n	800b884 <_kill_r+0x1c>
 800b87e:	682b      	ldr	r3, [r5, #0]
 800b880:	b103      	cbz	r3, 800b884 <_kill_r+0x1c>
 800b882:	6023      	str	r3, [r4, #0]
 800b884:	bd38      	pop	{r3, r4, r5, pc}
 800b886:	bf00      	nop
 800b888:	200007ac 	.word	0x200007ac

0800b88c <_getpid_r>:
 800b88c:	f7f6 baf6 	b.w	8001e7c <_getpid>

0800b890 <__sread>:
 800b890:	b510      	push	{r4, lr}
 800b892:	460c      	mov	r4, r1
 800b894:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b898:	f000 f8a0 	bl	800b9dc <_read_r>
 800b89c:	2800      	cmp	r0, #0
 800b89e:	bfab      	itete	ge
 800b8a0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800b8a2:	89a3      	ldrhlt	r3, [r4, #12]
 800b8a4:	181b      	addge	r3, r3, r0
 800b8a6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800b8aa:	bfac      	ite	ge
 800b8ac:	6563      	strge	r3, [r4, #84]	; 0x54
 800b8ae:	81a3      	strhlt	r3, [r4, #12]
 800b8b0:	bd10      	pop	{r4, pc}

0800b8b2 <__swrite>:
 800b8b2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b8b6:	461f      	mov	r7, r3
 800b8b8:	898b      	ldrh	r3, [r1, #12]
 800b8ba:	05db      	lsls	r3, r3, #23
 800b8bc:	4605      	mov	r5, r0
 800b8be:	460c      	mov	r4, r1
 800b8c0:	4616      	mov	r6, r2
 800b8c2:	d505      	bpl.n	800b8d0 <__swrite+0x1e>
 800b8c4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b8c8:	2302      	movs	r3, #2
 800b8ca:	2200      	movs	r2, #0
 800b8cc:	f000 f874 	bl	800b9b8 <_lseek_r>
 800b8d0:	89a3      	ldrh	r3, [r4, #12]
 800b8d2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b8d6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800b8da:	81a3      	strh	r3, [r4, #12]
 800b8dc:	4632      	mov	r2, r6
 800b8de:	463b      	mov	r3, r7
 800b8e0:	4628      	mov	r0, r5
 800b8e2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b8e6:	f000 b823 	b.w	800b930 <_write_r>

0800b8ea <__sseek>:
 800b8ea:	b510      	push	{r4, lr}
 800b8ec:	460c      	mov	r4, r1
 800b8ee:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b8f2:	f000 f861 	bl	800b9b8 <_lseek_r>
 800b8f6:	1c43      	adds	r3, r0, #1
 800b8f8:	89a3      	ldrh	r3, [r4, #12]
 800b8fa:	bf15      	itete	ne
 800b8fc:	6560      	strne	r0, [r4, #84]	; 0x54
 800b8fe:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800b902:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800b906:	81a3      	strheq	r3, [r4, #12]
 800b908:	bf18      	it	ne
 800b90a:	81a3      	strhne	r3, [r4, #12]
 800b90c:	bd10      	pop	{r4, pc}

0800b90e <__sclose>:
 800b90e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b912:	f000 b81f 	b.w	800b954 <_close_r>

0800b916 <__ascii_wctomb>:
 800b916:	b149      	cbz	r1, 800b92c <__ascii_wctomb+0x16>
 800b918:	2aff      	cmp	r2, #255	; 0xff
 800b91a:	bf85      	ittet	hi
 800b91c:	238a      	movhi	r3, #138	; 0x8a
 800b91e:	6003      	strhi	r3, [r0, #0]
 800b920:	700a      	strbls	r2, [r1, #0]
 800b922:	f04f 30ff 	movhi.w	r0, #4294967295
 800b926:	bf98      	it	ls
 800b928:	2001      	movls	r0, #1
 800b92a:	4770      	bx	lr
 800b92c:	4608      	mov	r0, r1
 800b92e:	4770      	bx	lr

0800b930 <_write_r>:
 800b930:	b538      	push	{r3, r4, r5, lr}
 800b932:	4d07      	ldr	r5, [pc, #28]	; (800b950 <_write_r+0x20>)
 800b934:	4604      	mov	r4, r0
 800b936:	4608      	mov	r0, r1
 800b938:	4611      	mov	r1, r2
 800b93a:	2200      	movs	r2, #0
 800b93c:	602a      	str	r2, [r5, #0]
 800b93e:	461a      	mov	r2, r3
 800b940:	f7f6 fadb 	bl	8001efa <_write>
 800b944:	1c43      	adds	r3, r0, #1
 800b946:	d102      	bne.n	800b94e <_write_r+0x1e>
 800b948:	682b      	ldr	r3, [r5, #0]
 800b94a:	b103      	cbz	r3, 800b94e <_write_r+0x1e>
 800b94c:	6023      	str	r3, [r4, #0]
 800b94e:	bd38      	pop	{r3, r4, r5, pc}
 800b950:	200007ac 	.word	0x200007ac

0800b954 <_close_r>:
 800b954:	b538      	push	{r3, r4, r5, lr}
 800b956:	4d06      	ldr	r5, [pc, #24]	; (800b970 <_close_r+0x1c>)
 800b958:	2300      	movs	r3, #0
 800b95a:	4604      	mov	r4, r0
 800b95c:	4608      	mov	r0, r1
 800b95e:	602b      	str	r3, [r5, #0]
 800b960:	f7f6 fae7 	bl	8001f32 <_close>
 800b964:	1c43      	adds	r3, r0, #1
 800b966:	d102      	bne.n	800b96e <_close_r+0x1a>
 800b968:	682b      	ldr	r3, [r5, #0]
 800b96a:	b103      	cbz	r3, 800b96e <_close_r+0x1a>
 800b96c:	6023      	str	r3, [r4, #0]
 800b96e:	bd38      	pop	{r3, r4, r5, pc}
 800b970:	200007ac 	.word	0x200007ac

0800b974 <_fstat_r>:
 800b974:	b538      	push	{r3, r4, r5, lr}
 800b976:	4d07      	ldr	r5, [pc, #28]	; (800b994 <_fstat_r+0x20>)
 800b978:	2300      	movs	r3, #0
 800b97a:	4604      	mov	r4, r0
 800b97c:	4608      	mov	r0, r1
 800b97e:	4611      	mov	r1, r2
 800b980:	602b      	str	r3, [r5, #0]
 800b982:	f7f6 fae2 	bl	8001f4a <_fstat>
 800b986:	1c43      	adds	r3, r0, #1
 800b988:	d102      	bne.n	800b990 <_fstat_r+0x1c>
 800b98a:	682b      	ldr	r3, [r5, #0]
 800b98c:	b103      	cbz	r3, 800b990 <_fstat_r+0x1c>
 800b98e:	6023      	str	r3, [r4, #0]
 800b990:	bd38      	pop	{r3, r4, r5, pc}
 800b992:	bf00      	nop
 800b994:	200007ac 	.word	0x200007ac

0800b998 <_isatty_r>:
 800b998:	b538      	push	{r3, r4, r5, lr}
 800b99a:	4d06      	ldr	r5, [pc, #24]	; (800b9b4 <_isatty_r+0x1c>)
 800b99c:	2300      	movs	r3, #0
 800b99e:	4604      	mov	r4, r0
 800b9a0:	4608      	mov	r0, r1
 800b9a2:	602b      	str	r3, [r5, #0]
 800b9a4:	f7f6 fae1 	bl	8001f6a <_isatty>
 800b9a8:	1c43      	adds	r3, r0, #1
 800b9aa:	d102      	bne.n	800b9b2 <_isatty_r+0x1a>
 800b9ac:	682b      	ldr	r3, [r5, #0]
 800b9ae:	b103      	cbz	r3, 800b9b2 <_isatty_r+0x1a>
 800b9b0:	6023      	str	r3, [r4, #0]
 800b9b2:	bd38      	pop	{r3, r4, r5, pc}
 800b9b4:	200007ac 	.word	0x200007ac

0800b9b8 <_lseek_r>:
 800b9b8:	b538      	push	{r3, r4, r5, lr}
 800b9ba:	4d07      	ldr	r5, [pc, #28]	; (800b9d8 <_lseek_r+0x20>)
 800b9bc:	4604      	mov	r4, r0
 800b9be:	4608      	mov	r0, r1
 800b9c0:	4611      	mov	r1, r2
 800b9c2:	2200      	movs	r2, #0
 800b9c4:	602a      	str	r2, [r5, #0]
 800b9c6:	461a      	mov	r2, r3
 800b9c8:	f7f6 fada 	bl	8001f80 <_lseek>
 800b9cc:	1c43      	adds	r3, r0, #1
 800b9ce:	d102      	bne.n	800b9d6 <_lseek_r+0x1e>
 800b9d0:	682b      	ldr	r3, [r5, #0]
 800b9d2:	b103      	cbz	r3, 800b9d6 <_lseek_r+0x1e>
 800b9d4:	6023      	str	r3, [r4, #0]
 800b9d6:	bd38      	pop	{r3, r4, r5, pc}
 800b9d8:	200007ac 	.word	0x200007ac

0800b9dc <_read_r>:
 800b9dc:	b538      	push	{r3, r4, r5, lr}
 800b9de:	4d07      	ldr	r5, [pc, #28]	; (800b9fc <_read_r+0x20>)
 800b9e0:	4604      	mov	r4, r0
 800b9e2:	4608      	mov	r0, r1
 800b9e4:	4611      	mov	r1, r2
 800b9e6:	2200      	movs	r2, #0
 800b9e8:	602a      	str	r2, [r5, #0]
 800b9ea:	461a      	mov	r2, r3
 800b9ec:	f7f6 fa68 	bl	8001ec0 <_read>
 800b9f0:	1c43      	adds	r3, r0, #1
 800b9f2:	d102      	bne.n	800b9fa <_read_r+0x1e>
 800b9f4:	682b      	ldr	r3, [r5, #0]
 800b9f6:	b103      	cbz	r3, 800b9fa <_read_r+0x1e>
 800b9f8:	6023      	str	r3, [r4, #0]
 800b9fa:	bd38      	pop	{r3, r4, r5, pc}
 800b9fc:	200007ac 	.word	0x200007ac

0800ba00 <_init>:
 800ba00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ba02:	bf00      	nop
 800ba04:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ba06:	bc08      	pop	{r3}
 800ba08:	469e      	mov	lr, r3
 800ba0a:	4770      	bx	lr

0800ba0c <_fini>:
 800ba0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ba0e:	bf00      	nop
 800ba10:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ba12:	bc08      	pop	{r3}
 800ba14:	469e      	mov	lr, r3
 800ba16:	4770      	bx	lr
