# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../New_Vram.gen/sources_1/ip/clk_wiz_0" \
"../../../../New_Vram.gen/sources_1/ip/blk_mem_gen_0_1/sim/blk_mem_gen_0.v" \
"../../../../New_Vram.gen/sources_1/ip/v_tc_0_1/v_tc_0/demo_tb/axi4lite_mst.v" \
"../../../../New_Vram.gen/sources_1/ip/v_tc_0_1/v_tc_0/demo_tb/axi4s_video_slv.v" \
"../../../../New_Vram.gen/sources_1/ip/v_tc_0_1/v_tc_0/demo_tb/axi4s_video_mst.v" \
"../../../../New_Vram.gen/sources_1/ip/v_tc_0_1/v_tc_0/demo_tb/ce_generator.v" \
"../../../../New_Vram.gen/sources_1/ip/v_tc_0_1/v_tc_0/demo_tb/tb_v_tc_0.v" \
"../../../../New_Vram.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" \
"../../../../New_Vram.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v" \

sv xil_defaultlib  --include "../../../../New_Vram.gen/sources_1/ip/clk_wiz_0" \
"../../../../New_Vram.srcs/sources_1/new/Disp_Counter.sv" \
"../../../../New_Vram.srcs/sources_1/new/VRAM.sv" \
"../../../../New_Vram.srcs/sources_1/new/top.sv" \
"../../../../New_Vram.srcs/sources_1/new/tb.sv" \
"../../../../New_Vram.srcs/sources_1/imports/new/Display_Generator.sv" \
"../../../../New_Vram.srcs/sources_1/new/pattern_gen.sv" \
"../../../../../Rectangle_Fill_Engine/Rectangle_Fill_Engine.srcs/sources_1/new/RectFill.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
