// Seed: 1094202273
module module_0 #(
    parameter id_1 = 32'd22
);
  parameter id_1 = 1;
  logic id_2[id_1  -  1 : id_1];
  ;
  tri1 id_3 = id_3, id_4 = id_4, id_5 = id_2 ** -1 * id_4;
  module_2 modCall_1 (id_4);
endmodule
module module_1 #(
    parameter id_0 = 32'd36
) (
    input  wor  _id_0,
    output tri1 id_1
);
  assign id_1 = 1;
  reg [1  ||  id_0 : id_0] id_3;
  always id_3 <= 1;
  module_0 modCall_1 ();
  assign modCall_1.id_4 = 0;
endmodule
module module_2 (
    id_1
);
  output wire id_1;
  wire id_2;
  assign id_2 = id_2;
  wire id_3;
endmodule
