"use strict";(self.webpackChunkteroshdl_doc=self.webpackChunkteroshdl_doc||[]).push([[8066],{3905:(e,n,t)=>{t.d(n,{Zo:()=>d,kt:()=>_});var a=t(7294);function r(e,n,t){return n in e?Object.defineProperty(e,n,{value:t,enumerable:!0,configurable:!0,writable:!0}):e[n]=t,e}function s(e,n){var t=Object.keys(e);if(Object.getOwnPropertySymbols){var a=Object.getOwnPropertySymbols(e);n&&(a=a.filter((function(n){return Object.getOwnPropertyDescriptor(e,n).enumerable}))),t.push.apply(t,a)}return t}function i(e){for(var n=1;n<arguments.length;n++){var t=null!=arguments[n]?arguments[n]:{};n%2?s(Object(t),!0).forEach((function(n){r(e,n,t[n])})):Object.getOwnPropertyDescriptors?Object.defineProperties(e,Object.getOwnPropertyDescriptors(t)):s(Object(t)).forEach((function(n){Object.defineProperty(e,n,Object.getOwnPropertyDescriptor(t,n))}))}return e}function o(e,n){if(null==e)return{};var t,a,r=function(e,n){if(null==e)return{};var t,a,r={},s=Object.keys(e);for(a=0;a<s.length;a++)t=s[a],n.indexOf(t)>=0||(r[t]=e[t]);return r}(e,n);if(Object.getOwnPropertySymbols){var s=Object.getOwnPropertySymbols(e);for(a=0;a<s.length;a++)t=s[a],n.indexOf(t)>=0||Object.prototype.propertyIsEnumerable.call(e,t)&&(r[t]=e[t])}return r}var l=a.createContext({}),c=function(e){var n=a.useContext(l),t=n;return e&&(t="function"==typeof e?e(n):i(i({},n),e)),t},d=function(e){var n=c(e.components);return a.createElement(l.Provider,{value:n},e.children)},p="mdxType",u={inlineCode:"code",wrapper:function(e){var n=e.children;return a.createElement(a.Fragment,{},n)}},m=a.forwardRef((function(e,n){var t=e.components,r=e.mdxType,s=e.originalType,l=e.parentName,d=o(e,["components","mdxType","originalType","parentName"]),p=c(t),m=r,_=p["".concat(l,".").concat(m)]||p[m]||u[m]||s;return t?a.createElement(_,i(i({ref:n},d),{},{components:t})):a.createElement(_,i({ref:n},d))}));function _(e,n){var t=arguments,r=n&&n.mdxType;if("string"==typeof e||r){var s=t.length,i=new Array(s);i[0]=m;var o={};for(var l in n)hasOwnProperty.call(n,l)&&(o[l]=n[l]);o.originalType=e,o[p]="string"==typeof e?e:r,i[1]=o;for(var c=2;c<s;c++)i[c]=t[c];return a.createElement.apply(null,i)}return a.createElement.apply(null,t)}m.displayName="MDXCreateElement"},5731:(e,n,t)=>{t.r(n),t.d(n,{assets:()=>l,contentTitle:()=>i,default:()=>p,frontMatter:()=>s,metadata:()=>o,toc:()=>c});var a=t(7462),r=(t(7294),t(3905));const s={},i="Examples",o={unversionedId:"state_machine_viewer/examples",id:"state_machine_viewer/examples",title:"Examples",description:"VHDL",source:"@site/docs/09-state_machine_viewer/02-examples.md",sourceDirName:"09-state_machine_viewer",slug:"/state_machine_viewer/examples",permalink:"/teroshdl-docusaurus-doc/docs/state_machine_viewer/examples",draft:!1,editUrl:"https://github.com/facebook/docusaurus/tree/main/packages/create-docusaurus/templates/shared/docs/09-state_machine_viewer/02-examples.md",tags:[],version:"current",sidebarPosition:2,frontMatter:{},sidebar:"tutorialSidebar",previous:{title:"Getting started",permalink:"/teroshdl-docusaurus-doc/docs/state_machine_viewer/usage"},next:{title:"Schematic Viewer",permalink:"/teroshdl-docusaurus-doc/docs/category/schematic-viewer"}},l={},c=[{value:"VHDL",id:"vhdl",level:2},{value:"Verilog",id:"verilog",level:2}],d={toc:c};function p(e){let{components:n,...s}=e;return(0,r.kt)("wrapper",(0,a.Z)({},d,s,{components:n,mdxType:"MDXLayout"}),(0,r.kt)("h1",{id:"examples"},"Examples"),(0,r.kt)("h2",{id:"vhdl"},"VHDL"),(0,r.kt)("p",null,"Lets Look at the following VHDL:"),(0,r.kt)("pre",null,(0,r.kt)("code",{parentName:"pre",className:"language-vhdl"},"library ieee;\nuse ieee.std_logic_1164.all;\nuse ieee.numeric_std.all;\n\nentity vhdl_sm is\n    port (\n        clk   : in std_logic;\n        reset : in std_logic;\n        \n    );\nend entity vhdl_sm;\n\narchitecture rtl of vhdl_sm is\ntype sm_t is (IDLE,PUSH_A,PUSH_B,CRC); --! My State machine\nsignal state : sm_t;\nsignal next_state : sm_t;    \n\nsignal push_a_done;\nsignal push_b_done;\nsignal new_data;\nsignal crc_done;\n\nbegin\n\nincr_sm_proc: process (clk,rstn)\nbegin\n    if (rstn = '0') then\n        state <= IDLE;\n    elsif rising_edge(clk) then\n       state <= next_state; \n    end if;\nend process;\n\n\nsm_proc: process(all)\nbegin\n    case state is\n        when IDLE =>\n            if (new_data = '1') then\n                next_state <= PUSH_A;\n            end if;\n        when PUSH_A =>\n            if (push_a_done='1') then\n                next_state <= PUSH_B;\n            elsif (push_a_done='1' and push_b_done='1') then\n                next_state <= CRC;\n            end if;\n        when PUSH_B =>\n            if (push_b_done='1') then\n                next_state <= PUSH_A;\n            end if;\n        when CRC =>\n            next_state <= IDLE;\n        when others =>\n            next_state <= IDLE;\n    end case;\nend process;\nend architecture;\n\n")),(0,r.kt)("p",null,"This will correspond with the following state machine diagram:"),(0,r.kt)("p",{align:"center"},(0,r.kt)("i",null,"Image 1: State Machine In VHDL "),(0,r.kt)("p",null,(0,r.kt)("img",{alt:"State Machine Example",src:t(600).Z,width:"973",height:"502"})," ")),(0,r.kt)("h2",{id:"verilog"},"Verilog"),(0,r.kt)("p",null,"We can also do the same with verilog:"),(0,r.kt)("pre",null,(0,r.kt)("code",{parentName:"pre",className:"language-verilog"},"module verilog_sm (\n    input clk,\n    input rstn\n);\n\nwire push_a_done;\nwire push_b_done;\nwire new_data;\nwire crc_done;\n\ntypedef enum logic[1:0] {IDLE,PUSH_A,PUSH_B,CRC} state_t;\nstate_t state;\nstate_t nextstate;\n\nalways @(posedge clk or negedge rstn) begin\n    if (~rstn) begin\n        state <= IDLE;\n    end\n    else begin\n        state <= nextstate;\n    end\nend\n\nalways_comb begin\n    case (state)\n        IDLE: if(new_data) nextstate = PUSH_A;\n        PUSH_A: begin\n            if(push_a_done) nextstate = PUSH_B;\n            else if (push_a_done&push_b_done) nextstate = CRC;\n        end\n        PUSH_B: if(push_b_done) nextstate = PUSH_A;\n        CRC: nextstate= IDLE;\n        default: nextstate = state;\n    endcase\nend\nendmodule\n")),(0,r.kt)("p",null,"This will correspond with the following state machine diagram:"),(0,r.kt)("p",{align:"center"},(0,r.kt)("i",null,"Image 2: State Machine In Verilog "),(0,r.kt)("p",null,(0,r.kt)("img",{alt:"State Machine Example",src:t(2870).Z,width:"974",height:"691"}),"  ")))}p.isMDXComponent=!0},2870:(e,n,t)=>{t.d(n,{Z:()=>a});const a=t.p+"assets/images/verilog-sm-b2eaa05435bc3da9e325ed9711e5d2f9.png"},600:(e,n,t)=>{t.d(n,{Z:()=>a});const a=t.p+"assets/images/vhdl-sm-48a2b83161ee138080e3639dc119705c.png"}}]);