

.PHONY : TARGET0
TARGET0 :
	@cd /home/ammar/Documents/riscv-arch-test/riscof_work/vm_invalid_pte_01.S/ref;riscv32-unknown-elf-gcc -march=rv32i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/ammar/Documents/riscv-arch-test/sail_cSim/env/link.ld         -I /home/ammar/Documents/riscv-arch-test/sail_cSim/env/         -I /home/ammar/Documents/riscv-arch-test/riscv-test-suite/env -mabi=ilp32  /home/ammar/Documents/riscv-arch-test/riscv-test-suite/rv32i_m/vm_test/check/vm_invalid_pte_01.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=32;riscv32-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV32 --enable-pmp --test-signature=/home/ammar/Documents/riscv-arch-test/riscof_work/vm_invalid_pte_01.S/ref/Reference-sail_c_simulator.signature ref.elf > vm_invalid_pte_01.log 2>&1;

.PHONY : TARGET1
TARGET1 :
	@cd /home/ammar/Documents/riscv-arch-test/riscof_work/vm_invalid_pte_02.S/ref;riscv32-unknown-elf-gcc -march=rv32i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/ammar/Documents/riscv-arch-test/sail_cSim/env/link.ld         -I /home/ammar/Documents/riscv-arch-test/sail_cSim/env/         -I /home/ammar/Documents/riscv-arch-test/riscv-test-suite/env -mabi=ilp32  /home/ammar/Documents/riscv-arch-test/riscv-test-suite/rv32i_m/vm_test/check/vm_invalid_pte_02.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=32;riscv32-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV32 --enable-pmp --test-signature=/home/ammar/Documents/riscv-arch-test/riscof_work/vm_invalid_pte_02.S/ref/Reference-sail_c_simulator.signature ref.elf > vm_invalid_pte_02.log 2>&1;

.PHONY : TARGET2
TARGET2 :
	@cd /home/ammar/Documents/riscv-arch-test/riscof_work/vm_invalid_pte_03.S/ref;riscv32-unknown-elf-gcc -march=rv32i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/ammar/Documents/riscv-arch-test/sail_cSim/env/link.ld         -I /home/ammar/Documents/riscv-arch-test/sail_cSim/env/         -I /home/ammar/Documents/riscv-arch-test/riscv-test-suite/env -mabi=ilp32  /home/ammar/Documents/riscv-arch-test/riscv-test-suite/rv32i_m/vm_test/check/vm_invalid_pte_03.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=32;riscv32-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV32 --enable-pmp --test-signature=/home/ammar/Documents/riscv-arch-test/riscof_work/vm_invalid_pte_03.S/ref/Reference-sail_c_simulator.signature ref.elf > vm_invalid_pte_03.log 2>&1;

.PHONY : TARGET3
TARGET3 :
	@cd /home/ammar/Documents/riscv-arch-test/riscof_work/vm_invalid_pte_04.S/ref;riscv32-unknown-elf-gcc -march=rv32i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/ammar/Documents/riscv-arch-test/sail_cSim/env/link.ld         -I /home/ammar/Documents/riscv-arch-test/sail_cSim/env/         -I /home/ammar/Documents/riscv-arch-test/riscv-test-suite/env -mabi=ilp32  /home/ammar/Documents/riscv-arch-test/riscv-test-suite/rv32i_m/vm_test/check/vm_invalid_pte_04.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=32;riscv32-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV32 --enable-pmp --test-signature=/home/ammar/Documents/riscv-arch-test/riscof_work/vm_invalid_pte_04.S/ref/Reference-sail_c_simulator.signature ref.elf > vm_invalid_pte_04.log 2>&1;

.PHONY : TARGET4
TARGET4 :
	@cd /home/ammar/Documents/riscv-arch-test/riscof_work/vm_invalid_pte_05.S/ref;riscv32-unknown-elf-gcc -march=rv32i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/ammar/Documents/riscv-arch-test/sail_cSim/env/link.ld         -I /home/ammar/Documents/riscv-arch-test/sail_cSim/env/         -I /home/ammar/Documents/riscv-arch-test/riscv-test-suite/env -mabi=ilp32  /home/ammar/Documents/riscv-arch-test/riscv-test-suite/rv32i_m/vm_test/check/vm_invalid_pte_05.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=32;riscv32-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV32 --enable-pmp --test-signature=/home/ammar/Documents/riscv-arch-test/riscof_work/vm_invalid_pte_05.S/ref/Reference-sail_c_simulator.signature ref.elf > vm_invalid_pte_05.log 2>&1;

.PHONY : TARGET5
TARGET5 :
	@cd /home/ammar/Documents/riscv-arch-test/riscof_work/vm_invalid_pte_06.S/ref;riscv32-unknown-elf-gcc -march=rv32i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/ammar/Documents/riscv-arch-test/sail_cSim/env/link.ld         -I /home/ammar/Documents/riscv-arch-test/sail_cSim/env/         -I /home/ammar/Documents/riscv-arch-test/riscv-test-suite/env -mabi=ilp32  /home/ammar/Documents/riscv-arch-test/riscv-test-suite/rv32i_m/vm_test/check/vm_invalid_pte_06.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=32;riscv32-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV32 --enable-pmp --test-signature=/home/ammar/Documents/riscv-arch-test/riscof_work/vm_invalid_pte_06.S/ref/Reference-sail_c_simulator.signature ref.elf > vm_invalid_pte_06.log 2>&1;

.PHONY : TARGET6
TARGET6 :
	@cd /home/ammar/Documents/riscv-arch-test/riscof_work/vm_invalid_pte_07.S/ref;riscv32-unknown-elf-gcc -march=rv32i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/ammar/Documents/riscv-arch-test/sail_cSim/env/link.ld         -I /home/ammar/Documents/riscv-arch-test/sail_cSim/env/         -I /home/ammar/Documents/riscv-arch-test/riscv-test-suite/env -mabi=ilp32  /home/ammar/Documents/riscv-arch-test/riscv-test-suite/rv32i_m/vm_test/check/vm_invalid_pte_07.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=32;riscv32-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV32 --enable-pmp --test-signature=/home/ammar/Documents/riscv-arch-test/riscof_work/vm_invalid_pte_07.S/ref/Reference-sail_c_simulator.signature ref.elf > vm_invalid_pte_07.log 2>&1;

.PHONY : TARGET7
TARGET7 :
	@cd /home/ammar/Documents/riscv-arch-test/riscof_work/vm_invalid_pte_08.S/ref;riscv32-unknown-elf-gcc -march=rv32i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/ammar/Documents/riscv-arch-test/sail_cSim/env/link.ld         -I /home/ammar/Documents/riscv-arch-test/sail_cSim/env/         -I /home/ammar/Documents/riscv-arch-test/riscv-test-suite/env -mabi=ilp32  /home/ammar/Documents/riscv-arch-test/riscv-test-suite/rv32i_m/vm_test/check/vm_invalid_pte_08.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=32;riscv32-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV32 --enable-pmp --test-signature=/home/ammar/Documents/riscv-arch-test/riscof_work/vm_invalid_pte_08.S/ref/Reference-sail_c_simulator.signature ref.elf > vm_invalid_pte_08.log 2>&1;

.PHONY : TARGET8
TARGET8 :
	@cd /home/ammar/Documents/riscv-arch-test/riscof_work/vm_invalid_pte_09.S/ref;riscv32-unknown-elf-gcc -march=rv32i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/ammar/Documents/riscv-arch-test/sail_cSim/env/link.ld         -I /home/ammar/Documents/riscv-arch-test/sail_cSim/env/         -I /home/ammar/Documents/riscv-arch-test/riscv-test-suite/env -mabi=ilp32  /home/ammar/Documents/riscv-arch-test/riscv-test-suite/rv32i_m/vm_test/check/vm_invalid_pte_09.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=32;riscv32-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV32 --enable-pmp --test-signature=/home/ammar/Documents/riscv-arch-test/riscof_work/vm_invalid_pte_09.S/ref/Reference-sail_c_simulator.signature ref.elf > vm_invalid_pte_09.log 2>&1;

.PHONY : TARGET9
TARGET9 :
	@cd /home/ammar/Documents/riscv-arch-test/riscof_work/vm_invalid_pte_10.S/ref;riscv32-unknown-elf-gcc -march=rv32i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/ammar/Documents/riscv-arch-test/sail_cSim/env/link.ld         -I /home/ammar/Documents/riscv-arch-test/sail_cSim/env/         -I /home/ammar/Documents/riscv-arch-test/riscv-test-suite/env -mabi=ilp32  /home/ammar/Documents/riscv-arch-test/riscv-test-suite/rv32i_m/vm_test/check/vm_invalid_pte_10.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=32;riscv32-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV32 --enable-pmp --test-signature=/home/ammar/Documents/riscv-arch-test/riscof_work/vm_invalid_pte_10.S/ref/Reference-sail_c_simulator.signature ref.elf > vm_invalid_pte_10.log 2>&1;

.PHONY : TARGET10
TARGET10 :
	@cd /home/ammar/Documents/riscv-arch-test/riscof_work/vm_invalid_pte_11.S/ref;riscv32-unknown-elf-gcc -march=rv32i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/ammar/Documents/riscv-arch-test/sail_cSim/env/link.ld         -I /home/ammar/Documents/riscv-arch-test/sail_cSim/env/         -I /home/ammar/Documents/riscv-arch-test/riscv-test-suite/env -mabi=ilp32  /home/ammar/Documents/riscv-arch-test/riscv-test-suite/rv32i_m/vm_test/check/vm_invalid_pte_11.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=32;riscv32-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV32 --enable-pmp --test-signature=/home/ammar/Documents/riscv-arch-test/riscof_work/vm_invalid_pte_11.S/ref/Reference-sail_c_simulator.signature ref.elf > vm_invalid_pte_11.log 2>&1;

.PHONY : TARGET11
TARGET11 :
	@cd /home/ammar/Documents/riscv-arch-test/riscof_work/vm_invalid_pte_12.S/ref;riscv32-unknown-elf-gcc -march=rv32i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/ammar/Documents/riscv-arch-test/sail_cSim/env/link.ld         -I /home/ammar/Documents/riscv-arch-test/sail_cSim/env/         -I /home/ammar/Documents/riscv-arch-test/riscv-test-suite/env -mabi=ilp32  /home/ammar/Documents/riscv-arch-test/riscv-test-suite/rv32i_m/vm_test/check/vm_invalid_pte_12.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=32;riscv32-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV32 --enable-pmp --test-signature=/home/ammar/Documents/riscv-arch-test/riscof_work/vm_invalid_pte_12.S/ref/Reference-sail_c_simulator.signature ref.elf > vm_invalid_pte_12.log 2>&1;