#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Nov 29 21:07:32 2021
# Process ID: 8316
# Current directory: C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.runs/synth_1
# Command line: vivado.exe -log TopTopLevel.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source TopTopLevel.tcl
# Log file: C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.runs/synth_1/TopTopLevel.vds
# Journal file: C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source TopTopLevel.tcl -notrace
Command: synth_design -top TopTopLevel -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 18732 
WARNING: [Synth 8-992] JumpInstructionID is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:61]
WARNING: [Synth 8-992] JrID is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:162]
WARNING: [Synth 8-992] JumpID is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:164]
WARNING: [Synth 8-992] PCStall is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:186]
WARNING: [Synth 8-992] IFIDStall is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:186]
WARNING: [Synth 8-992] IFIDFlush is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:186]
WARNING: [Synth 8-992] RegWriteEX is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:214]
WARNING: [Synth 8-992] MemWriteEX is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:214]
WARNING: [Synth 8-992] MemReadEX is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:214]
WARNING: [Synth 8-992] InstructionEX is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:218]
WARNING: [Synth 8-992] ForwardC is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:268]
WARNING: [Synth 8-992] ForwardD is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:268]
WARNING: [Synth 8-992] RegWriteMEM is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:355]
WARNING: [Synth 8-992] MemWriteMEM is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:355]
WARNING: [Synth 8-992] MemReadMEM is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:355]
WARNING: [Synth 8-992] RegDstMuxMEM is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:357]
WARNING: [Synth 8-992] ALUResultMEM is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:358]
WARNING: [Synth 8-992] ReadDataMEM is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:524]
WARNING: [Synth 8-992] RegDstMuxWB is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:526]
WARNING: [Synth 8-992] ALUResult64WB is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:527]
WARNING: [Synth 8-992] HiLoControlWB is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:528]
WARNING: [Synth 8-992] HiLoOrNormalWB is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:529]
WARNING: [Synth 8-992] MemReadWB is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:529]
WARNING: [Synth 8-992] MemWriteWB is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:529]
WARNING: [Synth 8-6901] identifier 'HiLoOrNormalMuxOut' is used before its declaration [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:18]
WARNING: [Synth 8-6901] identifier 'PCResult' is used before its declaration [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:19]
WARNING: [Synth 8-6901] identifier 'Hi_Debug' is used before its declaration [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:20]
WARNING: [Synth 8-6901] identifier 'Lo_Debug' is used before its declaration [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:21]
WARNING: [Synth 8-6901] identifier 'DataV0' is used before its declaration [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:22]
WARNING: [Synth 8-6901] identifier 'DataV1' is used before its declaration [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:23]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 856.797 ; gain = 239.586
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'TopTopLevel' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopTopLevel.v:7]
INFO: [Synth 8-6157] synthesizing module 'ClkDiv' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/ClkDiv.v:3]
	Parameter DivVal bound to: 100 - type: integer 
INFO: [Synth 8-4471] merging register 'ClkInt_reg' into 'ClkOut_reg' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/ClkDiv.v:19]
WARNING: [Synth 8-6014] Unused sequential element ClkInt_reg was removed.  [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/ClkDiv.v:19]
INFO: [Synth 8-6155] done synthesizing module 'ClkDiv' (1#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/ClkDiv.v:3]
INFO: [Synth 8-6157] synthesizing module 'TopLevel' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:6]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:25]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:26]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:28]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:76]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:361]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:524]
INFO: [Synth 8-6157] synthesizing module 'Mux32Bit3to1' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Mux32Bit3to1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Mux32Bit3to1' (2#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Mux32Bit3to1.v:23]
INFO: [Synth 8-6157] synthesizing module 'ShifterID' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/ShifterID.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ShifterID' (3#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/ShifterID.v:23]
INFO: [Synth 8-6157] synthesizing module 'ProgramCounter' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/ProgramCounter.v:27]
INFO: [Synth 8-6155] done synthesizing module 'ProgramCounter' (4#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/ProgramCounter.v:27]
INFO: [Synth 8-6157] synthesizing module 'PCAdder' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/PCAdder.v:22]
INFO: [Synth 8-6155] done synthesizing module 'PCAdder' (5#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/PCAdder.v:22]
INFO: [Synth 8-6157] synthesizing module 'InstructionMemory' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/InstructionMemory.v:39]
INFO: [Synth 8-3876] $readmem data file 'instruction_memory.mem' is read successfully [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/InstructionMemory.v:56]
INFO: [Synth 8-6155] done synthesizing module 'InstructionMemory' (6#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/InstructionMemory.v:39]
INFO: [Synth 8-6157] synthesizing module 'RegIF_ID' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/RegIF_ID.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegIF_ID' (7#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/RegIF_ID.v:23]
INFO: [Synth 8-6157] synthesizing module 'RegisterFile' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/RegisterFile.v:51]
INFO: [Synth 8-6155] done synthesizing module 'RegisterFile' (8#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/RegisterFile.v:51]
INFO: [Synth 8-6157] synthesizing module 'Mux32Bit2To1' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Mux32Bit2To1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Mux32Bit2To1' (9#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Mux32Bit2To1.v:10]
INFO: [Synth 8-6157] synthesizing module 'HiLoReg' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/HiLoReg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'HiLoReg' (10#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/HiLoReg.v:23]
INFO: [Synth 8-6157] synthesizing module 'BranchDetection' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/BranchDetection.v:23]
INFO: [Synth 8-6155] done synthesizing module 'BranchDetection' (11#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/BranchDetection.v:23]
INFO: [Synth 8-6157] synthesizing module 'SignExtension' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/SignExtension.v:8]
INFO: [Synth 8-6155] done synthesizing module 'SignExtension' (12#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/SignExtension.v:8]
INFO: [Synth 8-6157] synthesizing module 'ZeroExtention' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/ZeroExtention.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ZeroExtention' (13#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/ZeroExtention.v:23]
INFO: [Synth 8-6157] synthesizing module 'Adder' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Adder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Adder' (14#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Adder.v:23]
INFO: [Synth 8-6157] synthesizing module 'ShiftLeft2' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/ShiftLeft2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ShiftLeft2' (15#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/ShiftLeft2.v:23]
INFO: [Synth 8-6157] synthesizing module 'Controller' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Controller.v:23]
INFO: [Synth 8-226] default block is never used [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Controller.v:401]
INFO: [Synth 8-6155] done synthesizing module 'Controller' (16#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Controller.v:23]
INFO: [Synth 8-6157] synthesizing module 'HazardDetection' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/HazardDetection.v:23]
INFO: [Synth 8-6155] done synthesizing module 'HazardDetection' (17#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/HazardDetection.v:23]
INFO: [Synth 8-6157] synthesizing module 'RegID_EX' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/RegID_EX.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegID_EX' (18#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/RegID_EX.v:23]
INFO: [Synth 8-6157] synthesizing module 'ForwardingUnit' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/ForwardingUnit.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ForwardingUnit' (19#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/ForwardingUnit.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU32Bit' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/ALU32Bit.v:29]
INFO: [Synth 8-6155] done synthesizing module 'ALU32Bit' (20#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/ALU32Bit.v:29]
INFO: [Synth 8-6157] synthesizing module 'AndGate' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/AndGate.v:23]
INFO: [Synth 8-6155] done synthesizing module 'AndGate' (21#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/AndGate.v:23]
INFO: [Synth 8-6157] synthesizing module 'Mux5Bit3to1' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Mux5Bit3to1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Mux5Bit3to1' (22#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Mux5Bit3to1.v:23]
INFO: [Synth 8-6157] synthesizing module 'RegEX_MEM' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/RegEX_MEM.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegEX_MEM' (23#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/RegEX_MEM.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'JrMuxOut' does not match port width (32) of module 'RegEX_MEM' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:390]
INFO: [Synth 8-6157] synthesizing module 'StoreMasker' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/StoreMasker.v:23]
INFO: [Synth 8-6155] done synthesizing module 'StoreMasker' (24#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/StoreMasker.v:23]
INFO: [Synth 8-6157] synthesizing module 'DataMemory' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/DataMemory.v:38]
INFO: [Synth 8-3876] $readmem data file 'data_memory.mem' is read successfully [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/DataMemory.v:62]
INFO: [Synth 8-6155] done synthesizing module 'DataMemory' (25#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/DataMemory.v:38]
INFO: [Synth 8-6157] synthesizing module 'WordMask' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/WordMask.v:23]
INFO: [Synth 8-6155] done synthesizing module 'WordMask' (26#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/WordMask.v:23]
INFO: [Synth 8-6157] synthesizing module 'Mux1Bit2To1' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Mux1Bit2To1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Mux1Bit2To1' (27#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Mux1Bit2To1.v:10]
INFO: [Synth 8-6157] synthesizing module 'RegMEM_WB' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/RegMEM_WB.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegMEM_WB' (28#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/RegMEM_WB.v:23]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'PC'. This will prevent further optimization [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:46]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'IM'. This will prevent further optimization [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:57]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'PCAdd'. This will prevent further optimization [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:53]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'HiLo'. This will prevent further optimization [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:117]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'RegFile'. This will prevent further optimization [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:79]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'IF_ID'. This will prevent further optimization [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:62]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'Shift_jr'. This will prevent further optimization [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:42]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'MemToRegMux'. This will prevent further optimization [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:561]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'RTForwardMuxEX'. This will prevent further optimization [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:292]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'RSForwardMuxEX'. This will prevent further optimization [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:284]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'HiLoOrNormalMux'. This will prevent further optimization [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:109]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'RTForwardMuxDEC'. This will prevent further optimization [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:101]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'RSForwardMuxDEC'. This will prevent further optimization [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:93]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'EX_MEM'. This will prevent further optimization [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:362]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'storeTreater'. This will prevent further optimization [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:406]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'DataB0'. This will prevent further optimization [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:458]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'loadTreater'. This will prevent further optimization [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:509]
WARNING: [Synth 8-3848] Net JrMuxOutEX in module/entity TopLevel does not have driver. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:154]
INFO: [Synth 8-6155] done synthesizing module 'TopLevel' (29#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:6]
INFO: [Synth 8-6157] synthesizing module 'Two4DigitDisplay' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Two4DigitDisplay.v:15]
	Parameter NUM_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'SevenSegment' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/SevenSegment.v:2]
INFO: [Synth 8-226] default block is never used [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/SevenSegment.v:10]
INFO: [Synth 8-6155] done synthesizing module 'SevenSegment' (30#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/SevenSegment.v:2]
INFO: [Synth 8-226] default block is never used [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Two4DigitDisplay.v:116]
WARNING: [Synth 8-567] referenced signal 'firstdigitA' should be on the sensitivity list [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Two4DigitDisplay.v:115]
WARNING: [Synth 8-567] referenced signal 'seconddigitA' should be on the sensitivity list [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Two4DigitDisplay.v:115]
WARNING: [Synth 8-567] referenced signal 'thirddigitA' should be on the sensitivity list [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Two4DigitDisplay.v:115]
WARNING: [Synth 8-567] referenced signal 'forthdigitA' should be on the sensitivity list [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Two4DigitDisplay.v:115]
WARNING: [Synth 8-567] referenced signal 'firstdigitB' should be on the sensitivity list [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Two4DigitDisplay.v:115]
WARNING: [Synth 8-567] referenced signal 'seconddigitB' should be on the sensitivity list [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Two4DigitDisplay.v:115]
WARNING: [Synth 8-567] referenced signal 'thirddigitB' should be on the sensitivity list [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Two4DigitDisplay.v:115]
WARNING: [Synth 8-567] referenced signal 'forthdigitB' should be on the sensitivity list [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Two4DigitDisplay.v:115]
INFO: [Synth 8-6155] done synthesizing module 'Two4DigitDisplay' (31#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Two4DigitDisplay.v:15]
INFO: [Synth 8-6155] done synthesizing module 'TopTopLevel' (32#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopTopLevel.v:7]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address1[31]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address1[30]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address1[29]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address1[28]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address1[27]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address1[26]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address1[25]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address1[24]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address1[23]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address1[22]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address1[21]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address1[20]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address1[19]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address1[18]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address1[17]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address1[16]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address1[15]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address1[1]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address1[0]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address2[31]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address2[30]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address2[29]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address2[28]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address2[27]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address2[26]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address2[25]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address2[24]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address2[23]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address2[22]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address2[21]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address2[20]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address2[19]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address2[18]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address2[17]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address2[16]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address2[15]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address2[1]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address2[0]
WARNING: [Synth 8-3331] design DataMemory has unconnected port WriteAddress[31]
WARNING: [Synth 8-3331] design DataMemory has unconnected port WriteAddress[30]
WARNING: [Synth 8-3331] design DataMemory has unconnected port WriteAddress[29]
WARNING: [Synth 8-3331] design DataMemory has unconnected port WriteAddress[28]
WARNING: [Synth 8-3331] design DataMemory has unconnected port WriteAddress[27]
WARNING: [Synth 8-3331] design DataMemory has unconnected port WriteAddress[26]
WARNING: [Synth 8-3331] design DataMemory has unconnected port WriteAddress[25]
WARNING: [Synth 8-3331] design DataMemory has unconnected port WriteAddress[24]
WARNING: [Synth 8-3331] design DataMemory has unconnected port WriteAddress[23]
WARNING: [Synth 8-3331] design DataMemory has unconnected port WriteAddress[22]
WARNING: [Synth 8-3331] design DataMemory has unconnected port WriteAddress[21]
WARNING: [Synth 8-3331] design DataMemory has unconnected port WriteAddress[20]
WARNING: [Synth 8-3331] design DataMemory has unconnected port WriteAddress[19]
WARNING: [Synth 8-3331] design DataMemory has unconnected port WriteAddress[18]
WARNING: [Synth 8-3331] design DataMemory has unconnected port WriteAddress[17]
WARNING: [Synth 8-3331] design DataMemory has unconnected port WriteAddress[16]
WARNING: [Synth 8-3331] design DataMemory has unconnected port WriteAddress[15]
WARNING: [Synth 8-3331] design DataMemory has unconnected port WriteAddress[1]
WARNING: [Synth 8-3331] design DataMemory has unconnected port WriteAddress[0]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Rst
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port RegWriteMEM
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port RegWriteWB
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port RegDstMuxMEM[4]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port RegDstMuxMEM[3]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port RegDstMuxMEM[2]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port RegDstMuxMEM[1]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port RegDstMuxMEM[0]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port RegDstMuxWB[4]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port RegDstMuxWB[3]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port RegDstMuxWB[2]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port RegDstMuxWB[1]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port RegDstMuxWB[0]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[31]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[30]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[29]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[28]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[27]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[26]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[25]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[24]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[23]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[22]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[21]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[20]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[19]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[18]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[17]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[16]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[15]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[14]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[13]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[12]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[11]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[10]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[9]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[8]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[7]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[6]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[5]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[4]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[3]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[2]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 919.777 ; gain = 302.566
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 919.777 ; gain = 302.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 919.777 ; gain = 302.566
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.081 . Memory (MB): peak = 919.777 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc]
Finished Parsing XDC File [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TopTopLevel_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TopTopLevel_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1056.379 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1056.379 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1056.379 ; gain = 439.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1056.379 ; gain = 439.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1056.379 ; gain = 439.168
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "ALUOp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ALUOp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MemWrite" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MemRead" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "HiLoControl" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "HiLoControl" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "PCSrc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Jr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Mov" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wordhalfbyte" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Jump" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "HiLoOrNormal" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/ALU32Bit.v:63]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1056.379 ; gain = 439.168
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
	   3 Input     64 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 12    
	   3 Input     32 Bit       Adders := 1     
	   2 Input     26 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 58    
	               26 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 18    
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	  37 Input     64 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 7     
	   2 Input     32 Bit        Muxes := 12    
	   8 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 5     
	   3 Input     32 Bit        Muxes := 2     
	   2 Input     26 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	  25 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 3     
	   3 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	  25 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  25 Input      2 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 44    
	   8 Input      1 Bit        Muxes := 2     
	  25 Input      1 Bit        Muxes := 14    
	   4 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ClkDiv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 1     
+---Registers : 
	               26 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
Module Mux32Bit3to1 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
Module ProgramCounter 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module PCAdder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module RegIF_ID 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module RegisterFile 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 32    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 32    
Module Mux32Bit2To1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module HiLoReg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   3 Input     64 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 5     
+---Muxes : 
	   8 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 2     
Module BranchDetection 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module Adder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module Controller 
Detailed RTL Component Info : 
+---Muxes : 
	  25 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 3     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	  25 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  25 Input      2 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	  25 Input      1 Bit        Muxes := 14    
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module HazardDetection 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input      1 Bit        Muxes := 1     
Module RegID_EX 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 7     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 6     
Module ALU32Bit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	  37 Input     64 Bit        Muxes := 1     
Module Mux5Bit3to1 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      5 Bit        Muxes := 1     
Module RegEX_MEM 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 6     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 7     
Module StoreMasker 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 2     
	   3 Input     32 Bit        Muxes := 1     
Module DataMemory 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module WordMask 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 2     
	   3 Input     32 Bit        Muxes := 1     
Module Mux1Bit2To1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module RegMEM_WB 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module Two4DigitDisplay 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/ALU32Bit.v:188]
DSP Report: Generating DSP ALUResult0, operation Mode is: A*B.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: Generating DSP ALUResult0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: Generating DSP ALUResult0, operation Mode is: A*B.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: Generating DSP ALUResult0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: Generating DSP ALUResult640, operation Mode is: A*B.
DSP Report: operator ALUResult640 is absorbed into DSP ALUResult640.
DSP Report: operator ALUResult640 is absorbed into DSP ALUResult640.
DSP Report: Generating DSP ALUResult640, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ALUResult640 is absorbed into DSP ALUResult640.
DSP Report: operator ALUResult640 is absorbed into DSP ALUResult640.
DSP Report: Generating DSP ALUResult640, operation Mode is: A*B.
DSP Report: operator ALUResult640 is absorbed into DSP ALUResult640.
DSP Report: operator ALUResult640 is absorbed into DSP ALUResult640.
DSP Report: Generating DSP ALUResult640, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ALUResult640 is absorbed into DSP ALUResult640.
DSP Report: operator ALUResult640 is absorbed into DSP ALUResult640.
WARNING: [Synth 8-6014] Unused sequential element DataB1/Memory_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element DataB2/Memory_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element DataB3/Memory_reg was removed. 
INFO: [Synth 8-5544] ROM "Control/ALUOp" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Control/HiLoControl" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Control/Jr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Control/Mov" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Control/HiLoOrNormal" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Control/HiLoControl" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'CPU/IF_ID/JumpInst_output_reg[0]' (FDRE) to 'CPU/IF_ID/JumpInst_output_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (CPU/IF_ID/\JumpInst_output_reg[1] )
INFO: [Synth 8-3886] merging instance 'CPU/IF_ID/JumpInst_output_reg[2]' (FDRE) to 'CPU/IF_ID/Inst_output_reg[0]'
INFO: [Synth 8-3886] merging instance 'CPU/IF_ID/JumpInst_output_reg[3]' (FDRE) to 'CPU/IF_ID/Inst_output_reg[1]'
INFO: [Synth 8-3886] merging instance 'CPU/IF_ID/JumpInst_output_reg[4]' (FDRE) to 'CPU/IF_ID/Inst_output_reg[2]'
INFO: [Synth 8-3886] merging instance 'CPU/IF_ID/JumpInst_output_reg[5]' (FDRE) to 'CPU/IF_ID/Inst_output_reg[3]'
INFO: [Synth 8-3886] merging instance 'CPU/IF_ID/JumpInst_output_reg[6]' (FDRE) to 'CPU/IF_ID/Inst_output_reg[4]'
INFO: [Synth 8-3886] merging instance 'CPU/IF_ID/JumpInst_output_reg[7]' (FDRE) to 'CPU/IF_ID/Inst_output_reg[5]'
INFO: [Synth 8-3886] merging instance 'CPU/IF_ID/JumpInst_output_reg[8]' (FDRE) to 'CPU/IF_ID/Inst_output_reg[6]'
INFO: [Synth 8-3886] merging instance 'CPU/IF_ID/JumpInst_output_reg[9]' (FDRE) to 'CPU/IF_ID/Inst_output_reg[7]'
INFO: [Synth 8-3886] merging instance 'CPU/IF_ID/JumpInst_output_reg[10]' (FDRE) to 'CPU/IF_ID/Inst_output_reg[8]'
INFO: [Synth 8-3886] merging instance 'CPU/IF_ID/JumpInst_output_reg[11]' (FDRE) to 'CPU/IF_ID/Inst_output_reg[9]'
INFO: [Synth 8-3886] merging instance 'CPU/IF_ID/JumpInst_output_reg[12]' (FDRE) to 'CPU/IF_ID/Inst_output_reg[10]'
INFO: [Synth 8-3886] merging instance 'CPU/IF_ID/JumpInst_output_reg[13]' (FDRE) to 'CPU/IF_ID/Inst_output_reg[11]'
INFO: [Synth 8-3886] merging instance 'CPU/IF_ID/JumpInst_output_reg[14]' (FDRE) to 'CPU/IF_ID/Inst_output_reg[12]'
INFO: [Synth 8-3886] merging instance 'CPU/IF_ID/JumpInst_output_reg[15]' (FDRE) to 'CPU/IF_ID/Inst_output_reg[13]'
INFO: [Synth 8-3886] merging instance 'CPU/IF_ID/JumpInst_output_reg[16]' (FDRE) to 'CPU/IF_ID/Inst_output_reg[14]'
INFO: [Synth 8-3886] merging instance 'CPU/IF_ID/JumpInst_output_reg[17]' (FDRE) to 'CPU/IF_ID/Inst_output_reg[15]'
INFO: [Synth 8-3886] merging instance 'CPU/IF_ID/JumpInst_output_reg[18]' (FDRE) to 'CPU/IF_ID/Inst_output_reg[16]'
INFO: [Synth 8-3886] merging instance 'CPU/IF_ID/JumpInst_output_reg[19]' (FDRE) to 'CPU/IF_ID/Inst_output_reg[17]'
INFO: [Synth 8-3886] merging instance 'CPU/IF_ID/JumpInst_output_reg[20]' (FDRE) to 'CPU/IF_ID/Inst_output_reg[18]'
INFO: [Synth 8-3886] merging instance 'CPU/IF_ID/JumpInst_output_reg[21]' (FDRE) to 'CPU/IF_ID/Inst_output_reg[19]'
INFO: [Synth 8-3886] merging instance 'CPU/IF_ID/JumpInst_output_reg[22]' (FDRE) to 'CPU/IF_ID/Inst_output_reg[20]'
INFO: [Synth 8-3886] merging instance 'CPU/IF_ID/JumpInst_output_reg[23]' (FDRE) to 'CPU/IF_ID/Inst_output_reg[21]'
INFO: [Synth 8-3886] merging instance 'CPU/IF_ID/JumpInst_output_reg[24]' (FDRE) to 'CPU/IF_ID/Inst_output_reg[22]'
INFO: [Synth 8-3886] merging instance 'CPU/IF_ID/JumpInst_output_reg[25]' (FDRE) to 'CPU/IF_ID/Inst_output_reg[23]'
INFO: [Synth 8-3886] merging instance 'CPU/IF_ID/JumpInst_output_reg[26]' (FDRE) to 'CPU/IF_ID/Inst_output_reg[24]'
INFO: [Synth 8-3886] merging instance 'CPU/IF_ID/JumpInst_output_reg[27]' (FDRE) to 'CPU/IF_ID/Inst_output_reg[25]'
INFO: [Synth 8-3886] merging instance 'CPU/IF_ID/JumpInst_output_reg[28]' (FDRE) to 'CPU/IF_ID/PC_4Output_reg[28]'
INFO: [Synth 8-3886] merging instance 'CPU/IF_ID/JumpInst_output_reg[29]' (FDRE) to 'CPU/IF_ID/PC_4Output_reg[29]'
INFO: [Synth 8-3886] merging instance 'CPU/IF_ID/JumpInst_output_reg[30]' (FDRE) to 'CPU/IF_ID/PC_4Output_reg[30]'
INFO: [Synth 8-3886] merging instance 'CPU/IF_ID/JumpInst_output_reg[31]' (FDRE) to 'CPU/IF_ID/PC_4Output_reg[31]'
INFO: [Synth 8-3886] merging instance 'CPU/ID_EX/InstructionOut_reg[0]' (FDR) to 'CPU/ID_EX/SignExtendOut_reg[0]'
INFO: [Synth 8-3886] merging instance 'CPU/ID_EX/ZeroExtendOut_reg[0]' (FDR) to 'CPU/ID_EX/SignExtendOut_reg[6]'
INFO: [Synth 8-3886] merging instance 'CPU/ID_EX/InstructionOut_reg[6]' (FDR) to 'CPU/ID_EX/SignExtendOut_reg[6]'
INFO: [Synth 8-3886] merging instance 'CPU/ID_EX/InstructionOut_reg[1]' (FDR) to 'CPU/ID_EX/SignExtendOut_reg[1]'
INFO: [Synth 8-3886] merging instance 'CPU/ID_EX/ZeroExtendOut_reg[1]' (FDR) to 'CPU/ID_EX/SignExtendOut_reg[7]'
INFO: [Synth 8-3886] merging instance 'CPU/ID_EX/InstructionOut_reg[7]' (FDR) to 'CPU/ID_EX/SignExtendOut_reg[7]'
INFO: [Synth 8-3886] merging instance 'CPU/ID_EX/InstructionOut_reg[2]' (FDR) to 'CPU/ID_EX/SignExtendOut_reg[2]'
INFO: [Synth 8-3886] merging instance 'CPU/ID_EX/ZeroExtendOut_reg[2]' (FDR) to 'CPU/ID_EX/SignExtendOut_reg[8]'
INFO: [Synth 8-3886] merging instance 'CPU/ID_EX/InstructionOut_reg[8]' (FDR) to 'CPU/ID_EX/SignExtendOut_reg[8]'
INFO: [Synth 8-3886] merging instance 'CPU/ID_EX/InstructionOut_reg[3]' (FDR) to 'CPU/ID_EX/SignExtendOut_reg[3]'
INFO: [Synth 8-3886] merging instance 'CPU/ID_EX/ZeroExtendOut_reg[3]' (FDR) to 'CPU/ID_EX/SignExtendOut_reg[9]'
INFO: [Synth 8-3886] merging instance 'CPU/ID_EX/InstructionOut_reg[9]' (FDR) to 'CPU/ID_EX/SignExtendOut_reg[9]'
INFO: [Synth 8-3886] merging instance 'CPU/ID_EX/InstructionOut_reg[4]' (FDR) to 'CPU/ID_EX/SignExtendOut_reg[4]'
INFO: [Synth 8-3886] merging instance 'CPU/ID_EX/ZeroExtendOut_reg[4]' (FDR) to 'CPU/ID_EX/SignExtendOut_reg[10]'
INFO: [Synth 8-3886] merging instance 'CPU/ID_EX/InstructionOut_reg[10]' (FDR) to 'CPU/ID_EX/SignExtendOut_reg[10]'
INFO: [Synth 8-3886] merging instance 'CPU/ID_EX/InstructionOut_reg[5]' (FDR) to 'CPU/ID_EX/SignExtendOut_reg[5]'
INFO: [Synth 8-3886] merging instance 'CPU/ID_EX/ZeroExtendOut_reg[5]' (FDR) to 'CPU/ID_EX/ZeroExtendOut_reg[6]'
INFO: [Synth 8-3886] merging instance 'CPU/ID_EX/ZeroExtendOut_reg[6]' (FDR) to 'CPU/ID_EX/ZeroExtendOut_reg[7]'
INFO: [Synth 8-3886] merging instance 'CPU/ID_EX/ZeroExtendOut_reg[7]' (FDR) to 'CPU/ID_EX/ZeroExtendOut_reg[8]'
INFO: [Synth 8-3886] merging instance 'CPU/ID_EX/ZeroExtendOut_reg[8]' (FDR) to 'CPU/ID_EX/ZeroExtendOut_reg[9]'
INFO: [Synth 8-3886] merging instance 'CPU/ID_EX/ZeroExtendOut_reg[9]' (FDR) to 'CPU/ID_EX/ZeroExtendOut_reg[10]'
INFO: [Synth 8-3886] merging instance 'CPU/ID_EX/ZeroExtendOut_reg[10]' (FDR) to 'CPU/ID_EX/ZeroExtendOut_reg[11]'
INFO: [Synth 8-3886] merging instance 'CPU/ID_EX/SignExtendOut_reg[11]' (FDR) to 'CPU/ID_EX/InstructionOut_reg[11]'
INFO: [Synth 8-3886] merging instance 'CPU/ID_EX/ZeroExtendOut_reg[11]' (FDR) to 'CPU/ID_EX/ZeroExtendOut_reg[12]'
INFO: [Synth 8-3886] merging instance 'CPU/ID_EX/SignExtendOut_reg[12]' (FDR) to 'CPU/ID_EX/InstructionOut_reg[12]'
INFO: [Synth 8-3886] merging instance 'CPU/ID_EX/ZeroExtendOut_reg[12]' (FDR) to 'CPU/ID_EX/ZeroExtendOut_reg[13]'
INFO: [Synth 8-3886] merging instance 'CPU/ID_EX/SignExtendOut_reg[13]' (FDR) to 'CPU/ID_EX/InstructionOut_reg[13]'
INFO: [Synth 8-3886] merging instance 'CPU/ID_EX/ZeroExtendOut_reg[13]' (FDR) to 'CPU/ID_EX/ZeroExtendOut_reg[14]'
INFO: [Synth 8-3886] merging instance 'CPU/ID_EX/SignExtendOut_reg[14]' (FDR) to 'CPU/ID_EX/InstructionOut_reg[14]'
INFO: [Synth 8-3886] merging instance 'CPU/ID_EX/ZeroExtendOut_reg[14]' (FDR) to 'CPU/ID_EX/ZeroExtendOut_reg[15]'
INFO: [Synth 8-3886] merging instance 'CPU/ID_EX/ZeroExtendOut_reg[15]' (FDR) to 'CPU/ID_EX/ZeroExtendOut_reg[16]'
INFO: [Synth 8-3886] merging instance 'CPU/ID_EX/ZeroExtendOut_reg[16]' (FDR) to 'CPU/ID_EX/ZeroExtendOut_reg[17]'
INFO: [Synth 8-3886] merging instance 'CPU/ID_EX/ZeroExtendOut_reg[17]' (FDR) to 'CPU/ID_EX/ZeroExtendOut_reg[18]'
INFO: [Synth 8-3886] merging instance 'CPU/ID_EX/ZeroExtendOut_reg[18]' (FDR) to 'CPU/ID_EX/ZeroExtendOut_reg[19]'
INFO: [Synth 8-3886] merging instance 'CPU/ID_EX/ZeroExtendOut_reg[19]' (FDR) to 'CPU/ID_EX/ZeroExtendOut_reg[20]'
INFO: [Synth 8-3886] merging instance 'CPU/ID_EX/ZeroExtendOut_reg[20]' (FDR) to 'CPU/ID_EX/ZeroExtendOut_reg[21]'
INFO: [Synth 8-3886] merging instance 'CPU/ID_EX/ZeroExtendOut_reg[21]' (FDR) to 'CPU/ID_EX/ZeroExtendOut_reg[22]'
INFO: [Synth 8-3886] merging instance 'CPU/ID_EX/ZeroExtendOut_reg[22]' (FDR) to 'CPU/ID_EX/ZeroExtendOut_reg[23]'
INFO: [Synth 8-3886] merging instance 'CPU/ID_EX/ZeroExtendOut_reg[23]' (FDR) to 'CPU/ID_EX/ZeroExtendOut_reg[24]'
INFO: [Synth 8-3886] merging instance 'CPU/ID_EX/ZeroExtendOut_reg[24]' (FDR) to 'CPU/ID_EX/ZeroExtendOut_reg[25]'
INFO: [Synth 8-3886] merging instance 'CPU/ID_EX/ZeroExtendOut_reg[25]' (FDR) to 'CPU/ID_EX/ZeroExtendOut_reg[26]'
INFO: [Synth 8-3886] merging instance 'CPU/ID_EX/ZeroExtendOut_reg[26]' (FDR) to 'CPU/ID_EX/ZeroExtendOut_reg[27]'
INFO: [Synth 8-3886] merging instance 'CPU/ID_EX/ZeroExtendOut_reg[27]' (FDR) to 'CPU/ID_EX/ZeroExtendOut_reg[28]'
INFO: [Synth 8-3886] merging instance 'CPU/ID_EX/ZeroExtendOut_reg[28]' (FDR) to 'CPU/ID_EX/ZeroExtendOut_reg[29]'
INFO: [Synth 8-3886] merging instance 'CPU/ID_EX/ZeroExtendOut_reg[29]' (FDR) to 'CPU/ID_EX/ZeroExtendOut_reg[30]'
INFO: [Synth 8-3886] merging instance 'CPU/ID_EX/ZeroExtendOut_reg[30]' (FDR) to 'CPU/ID_EX/ZeroExtendOut_reg[31]'
INFO: [Synth 8-3886] merging instance 'CPU/ID_EX/SignExtendOut_reg[15]' (FDR) to 'CPU/ID_EX/InstructionOut_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (CPU/\ID_EX/ZeroExtendOut_reg[31] )
INFO: [Synth 8-3886] merging instance 'CPU/ID_EX/JumpInst_output_reg[28]' (FDR) to 'CPU/ID_EX/PCAddOut_reg[28]'
INFO: [Synth 8-3886] merging instance 'CPU/ID_EX/JumpInst_output_reg[29]' (FDR) to 'CPU/ID_EX/PCAddOut_reg[29]'
INFO: [Synth 8-3886] merging instance 'CPU/ID_EX/JumpInst_output_reg[30]' (FDR) to 'CPU/ID_EX/PCAddOut_reg[30]'
INFO: [Synth 8-3886] merging instance 'CPU/ID_EX/JumpInst_output_reg[31]' (FDR) to 'CPU/ID_EX/PCAddOut_reg[31]'
INFO: [Synth 8-3886] merging instance 'CPU/ID_EX/JumpInst_output_reg[6]' (FDR) to 'CPU/ID_EX/SignExtendOut_reg[4]'
INFO: [Synth 8-3886] merging instance 'CPU/ID_EX/JumpInst_output_reg[7]' (FDR) to 'CPU/ID_EX/SignExtendOut_reg[5]'
INFO: [Synth 8-3886] merging instance 'CPU/ID_EX/JumpInst_output_reg[3]' (FDR) to 'CPU/ID_EX/SignExtendOut_reg[1]'
INFO: [Synth 8-3886] merging instance 'CPU/ID_EX/JumpInst_output_reg[9]' (FDR) to 'CPU/ID_EX/SignExtendOut_reg[7]'
INFO: [Synth 8-3886] merging instance 'CPU/ID_EX/JumpInst_output_reg[4]' (FDR) to 'CPU/ID_EX/SignExtendOut_reg[2]'
INFO: [Synth 8-3886] merging instance 'CPU/ID_EX/JumpInst_output_reg[5]' (FDR) to 'CPU/ID_EX/SignExtendOut_reg[3]'
INFO: [Synth 8-3886] merging instance 'CPU/ID_EX/JumpInst_output_reg[10]' (FDR) to 'CPU/ID_EX/SignExtendOut_reg[8]'
INFO: [Synth 8-3886] merging instance 'CPU/ID_EX/JumpInst_output_reg[11]' (FDR) to 'CPU/ID_EX/SignExtendOut_reg[9]'
INFO: [Synth 8-3886] merging instance 'CPU/ID_EX/JumpInst_output_reg[12]' (FDR) to 'CPU/ID_EX/SignExtendOut_reg[10]'
INFO: [Synth 8-3886] merging instance 'CPU/ID_EX/JumpInst_output_reg[2]' (FDR) to 'CPU/ID_EX/SignExtendOut_reg[0]'
INFO: [Synth 8-3886] merging instance 'CPU/ID_EX/JumpInst_output_reg[8]' (FDR) to 'CPU/ID_EX/SignExtendOut_reg[6]'
INFO: [Synth 8-3886] merging instance 'CPU/ID_EX/JumpInst_output_reg[13]' (FDR) to 'CPU/ID_EX/InstructionOut_reg[11]'
INFO: [Synth 8-3886] merging instance 'CPU/ID_EX/JumpInst_output_reg[18]' (FDR) to 'CPU/ID_EX/InstructionOut_reg[16]'
INFO: [Synth 8-3886] merging instance 'CPU/ID_EX/JumpInst_output_reg[16]' (FDR) to 'CPU/ID_EX/InstructionOut_reg[14]'
INFO: [Synth 8-3886] merging instance 'CPU/ID_EX/JumpInst_output_reg[21]' (FDR) to 'CPU/ID_EX/InstructionOut_reg[19]'
INFO: [Synth 8-3886] merging instance 'CPU/ID_EX/JumpInst_output_reg[17]' (FDR) to 'CPU/ID_EX/InstructionOut_reg[15]'
INFO: [Synth 8-3886] merging instance 'CPU/ID_EX/JumpInst_output_reg[22]' (FDR) to 'CPU/ID_EX/InstructionOut_reg[20]'
INFO: [Synth 8-3886] merging instance 'CPU/ID_EX/JumpInst_output_reg[15]' (FDR) to 'CPU/ID_EX/InstructionOut_reg[13]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:44 ; elapsed = 00:00:44 . Memory (MB): peak = 1085.367 ; gain = 468.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------------+------------+---------------+----------------+
|Module Name       | RTL Object | Depth x Width | Implemented As | 
+------------------+------------+---------------+----------------+
|InstructionMemory | p_0_out    | 256x32        | LUT            | 
|InstructionMemory | p_0_out    | 256x32        | LUT            | 
+------------------+------------+---------------+----------------+


Distributed RAM: Preliminary Mapping	Report (see note below)
+------------+------------+-----------+----------------------+-------------------------------+
|Module Name | RTL Object | Inference | Size (Depth x Width) | Primitives                    | 
+------------+------------+-----------+----------------------+-------------------------------+
|CPU/DataB0  | Memory_reg | Implied   | 8 K x 32             | RAM64X1D x 512	RAM64M x 2560	 | 
+------------+------------+-----------+----------------------+-------------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping	Report (see note below)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|ALU32Bit    | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:52 ; elapsed = 00:00:52 . Memory (MB): peak = 1085.367 ; gain = 468.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:54 ; elapsed = 00:00:54 . Memory (MB): peak = 1104.938 ; gain = 487.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping	Report
+------------+------------+-----------+----------------------+-------------------------------+
|Module Name | RTL Object | Inference | Size (Depth x Width) | Primitives                    | 
+------------+------------+-----------+----------------------+-------------------------------+
|CPU/DataB0  | Memory_reg | Implied   | 8 K x 32             | RAM64X1D x 512	RAM64M x 2560	 | 
+------------+------------+-----------+----------------------+-------------------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:58 ; elapsed = 00:00:58 . Memory (MB): peak = 1240.281 ; gain = 623.070
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:01 ; elapsed = 00:01:02 . Memory (MB): peak = 1245.355 ; gain = 628.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:01 ; elapsed = 00:01:02 . Memory (MB): peak = 1245.355 ; gain = 628.145
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:02 ; elapsed = 00:01:02 . Memory (MB): peak = 1245.355 ; gain = 628.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:02 ; elapsed = 00:01:02 . Memory (MB): peak = 1245.355 ; gain = 628.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:02 ; elapsed = 00:01:02 . Memory (MB): peak = 1245.355 ; gain = 628.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:02 ; elapsed = 00:01:02 . Memory (MB): peak = 1245.355 ; gain = 628.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |   141|
|3     |DSP48E1  |     8|
|4     |LUT1     |     6|
|5     |LUT2     |   363|
|6     |LUT3     |   201|
|7     |LUT4     |   237|
|8     |LUT5     |   637|
|9     |LUT6     |  3144|
|10    |MUXF7    |   805|
|11    |MUXF8    |   256|
|12    |RAM64M   |  1280|
|13    |RAM64X1D |   256|
|14    |FDCE     |    32|
|15    |FDRE     |  1809|
|16    |FDSE     |    15|
|17    |IBUF     |     2|
|18    |OBUF     |    15|
+------+---------+------+

Report Instance Areas: 
+------+--------------------+------------------+------+
|      |Instance            |Module            |Cells |
+------+--------------------+------------------+------+
|1     |top                 |                  |  9208|
|2     |  CPU               |TopLevel          |  9069|
|3     |    PC              |ProgramCounter    |    33|
|4     |    PCAdd           |PCAdder           |     9|
|5     |    IM              |InstructionMemory |   121|
|6     |    IF_ID           |RegIF_ID          |    65|
|7     |    RegFile         |RegisterFile      |  1888|
|8     |    HiLoOrNormalMux |Mux32Bit2To1      |    32|
|9     |    HiLo            |HiLoReg           |   482|
|10    |    ALU             |ALU32Bit          |   154|
|11    |    EX_MEM          |RegEX_MEM         |   195|
|12    |    storeTreater    |StoreMasker       |    38|
|13    |    DataB0          |DataMemory        |  3588|
|14    |    loadTreater     |WordMask          |    45|
|15    |    MemToRegMux     |Mux32Bit3to1      |    32|
|16    |    Add             |Adder             |    84|
|17    |    BranchDetect    |BranchDetection   |    56|
|18    |    ID_EX           |RegID_EX          |  1967|
|19    |    MEM_WB          |RegMEM_WB         |   202|
|20    |    MovMuxEx        |Mux32Bit2To1__4   |    44|
|21    |  CD                |ClkDiv            |    68|
|22    |  TDD               |Two4DigitDisplay  |    53|
+------+--------------------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:02 ; elapsed = 00:01:02 . Memory (MB): peak = 1245.355 ; gain = 628.145
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 85 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:55 ; elapsed = 00:01:00 . Memory (MB): peak = 1245.355 ; gain = 491.543
Synthesis Optimization Complete : Time (s): cpu = 00:01:02 ; elapsed = 00:01:03 . Memory (MB): peak = 1245.355 ; gain = 628.145
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.147 . Memory (MB): peak = 1245.355 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2746 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1536 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 1245.355 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1536 instances were transformed.
  RAM64M => RAM64M (inverted pins: WCLK) (RAMD64E(x4)): 1280 instances
  RAM64X1D => RAM64X1D (inverted pins: WCLK) (RAMD64E(x2)): 256 instances

INFO: [Common 17-83] Releasing license: Synthesis
229 Infos, 144 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:08 ; elapsed = 00:01:10 . Memory (MB): peak = 1245.355 ; gain = 939.480
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1245.355 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.runs/synth_1/TopTopLevel.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TopTopLevel_utilization_synth.rpt -pb TopTopLevel_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Nov 29 21:08:46 2021...
