
==========================================================================
global place report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
global place report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
global place report_worst_slack
--------------------------------------------------------------------------
worst slack 8.34

==========================================================================
global place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: parallel_out[0]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_1)
     8    0.11    0.88    1.27    1.47 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_1)
                                         net1 (net)
                  0.88    0.00    1.47 ^ parallel_out[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.47   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ parallel_out[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.35    0.35   library removal time
                                  0.35   data required time
-----------------------------------------------------------------------------
                                  0.35   data required time
                                 -1.47   data arrival time
-----------------------------------------------------------------------------
                                  1.12   slack (MET)


Startpoint: enable (input port clocked by core_clock)
Endpoint: parallel_out[6]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.07    0.00    0.00    0.20 ^ enable (in)
                                         enable (net)
                  0.00    0.00    0.20 ^ _29_/B (gf180mcu_fd_sc_mcu9t5v0__oai21_4)
     8    0.16    0.22    0.15    0.35 v _29_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_4)
                                         _11_ (net)
                  0.22    0.00    0.35 v _48_/S (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.00    0.07    0.21    0.56 v _48_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _06_ (net)
                  0.07    0.00    0.56 v parallel_out[6]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.56   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ parallel_out[6]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.04    0.04   library hold time
                                  0.04   data required time
-----------------------------------------------------------------------------
                                  0.04   data required time
                                 -0.56   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)



==========================================================================
global place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: parallel_out[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_1)
     8    0.11    0.88    1.27    1.47 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_1)
                                         net1 (net)
                  0.88    0.00    1.47 ^ parallel_out[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.47   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ parallel_out[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.19    9.81   library recovery time
                                  9.81   data required time
-----------------------------------------------------------------------------
                                  9.81   data required time
                                 -1.47   data arrival time
-----------------------------------------------------------------------------
                                  8.34   slack (MET)


Startpoint: parallel_out[6]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: parallel_out[5]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ parallel_out[6]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     4    0.09    0.23    0.48    0.48 v parallel_out[6]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         parallel_out[6] (net)
                  0.23    0.00    0.48 v _43_/I0 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.09    0.24    0.73 v _43_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _20_ (net)
                  0.09    0.00    0.73 v _44_/I0 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.09    0.22    0.95 v _44_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _21_ (net)
                  0.09    0.00    0.95 v _45_/I0 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.07    0.20    1.16 v _45_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _05_ (net)
                  0.07    0.00    1.16 v parallel_out[5]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.16   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ parallel_out[5]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.12    9.88   library setup time
                                  9.88   data required time
-----------------------------------------------------------------------------
                                  9.88   data required time
                                 -1.16   data arrival time
-----------------------------------------------------------------------------
                                  8.73   slack (MET)



==========================================================================
global place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: parallel_out[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_1)
     8    0.11    0.88    1.27    1.47 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_1)
                                         net1 (net)
                  0.88    0.00    1.47 ^ parallel_out[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.47   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ parallel_out[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.19    9.81   library recovery time
                                  9.81   data required time
-----------------------------------------------------------------------------
                                  9.81   data required time
                                 -1.47   data arrival time
-----------------------------------------------------------------------------
                                  8.34   slack (MET)


Startpoint: parallel_out[6]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: parallel_out[5]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ parallel_out[6]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     4    0.09    0.23    0.48    0.48 v parallel_out[6]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         parallel_out[6] (net)
                  0.23    0.00    0.48 v _43_/I0 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.09    0.24    0.73 v _43_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _20_ (net)
                  0.09    0.00    0.73 v _44_/I0 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.09    0.22    0.95 v _44_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _21_ (net)
                  0.09    0.00    0.95 v _45_/I0 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.07    0.20    1.16 v _45_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _05_ (net)
                  0.07    0.00    1.16 v parallel_out[5]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.16   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ parallel_out[5]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.12    9.88   library setup time
                                  9.88   data required time
-----------------------------------------------------------------------------
                                  9.88   data required time
                                 -1.16   data arrival time
-----------------------------------------------------------------------------
                                  8.73   slack (MET)



==========================================================================
global place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.29e-03   3.76e-04   4.82e-09   1.67e-03  60.5%
Combinational          8.93e-04   1.95e-04   7.51e-09   1.09e-03  39.5%
Clock                  0.00e+00   0.00e+00   3.19e-08   3.19e-08   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.19e-03   5.71e-04   4.42e-08   2.76e-03 100.0%
                          79.3%      20.7%       0.0%
