
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.032297                       # Number of seconds simulated
sim_ticks                                 32297019879                       # Number of ticks simulated
final_tick                               603799942998                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 251172                       # Simulator instruction rate (inst/s)
host_op_rate                                   321597                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                1750141                       # Simulator tick rate (ticks/s)
host_mem_usage                               16945040                       # Number of bytes of host memory used
host_seconds                                 18453.95                       # Real time elapsed on the host
sim_insts                                  4635107478                       # Number of instructions simulated
sim_ops                                    5934743009                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       956288                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1082496                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       335488                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         2560                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       328832                       # Number of bytes read from this memory
system.physmem.bytes_read::total              2710784                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         2560                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            7680                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1801472                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1801472                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         7471                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         8457                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         2621                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           20                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         2569                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 21178                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           14074                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                14074                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        51522                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     29609171                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        51522                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     33516900                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        55485                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     10387584                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        79264                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     10181497                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                83932945                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        51522                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        51522                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        55485                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        79264                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             237793                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          55778273                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               55778273                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          55778273                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        51522                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     29609171                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        51522                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     33516900                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        55485                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     10387584                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        79264                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     10181497                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              139711218                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                77450888                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        28412230                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     24838445                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1802221                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     14169616                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        13662302                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2043630                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        56648                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     33517710                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             158125039                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           28412230                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15705932                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             32552571                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        8845734                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       3517947                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         16522966                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       717573                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     76621513                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.375718                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.174586                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        44068942     57.52%     57.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1619177      2.11%     59.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2950542      3.85%     63.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2765745      3.61%     67.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         4548782      5.94%     73.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         4741154      6.19%     79.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1127067      1.47%     80.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          850483      1.11%     81.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13949621     18.21%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     76621513                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.366842                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.041617                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        34554724                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      3403543                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         31508223                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       126934                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       7028079                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3096084                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         5208                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     176945719                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1363                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       7028079                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        36005457                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1041634                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       409037                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         30165990                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1971307                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     172282243                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           14                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        689870                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       770121                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    228756380                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    784164252                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    784164252                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    148896166                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        79860208                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        20317                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9932                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          5333467                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     26485107                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      5764526                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        96430                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1854869                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         163063523                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        19854                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137643480                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       182533                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     48957704                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    134296587                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           10                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     76621513                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.796408                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.842461                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     26337368     34.37%     34.37% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     14336787     18.71%     53.08% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12453810     16.25%     69.34% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7687432     10.03%     79.37% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8046601     10.50%     89.87% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4730674      6.17%     96.05% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2088303      2.73%     98.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       557119      0.73%     99.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       383419      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     76621513                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         541776     66.33%     66.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     66.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     66.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     66.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     66.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     66.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     66.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     66.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     66.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     66.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     66.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     66.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     66.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     66.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     66.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     66.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     66.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     66.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     66.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     66.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     66.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     66.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     66.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     66.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     66.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     66.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     66.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     66.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        173915     21.29%     87.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       101068     12.37%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    107967700     78.44%     78.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1085575      0.79%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9921      0.01%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     23678665     17.20%     96.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4901619      3.56%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137643480                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.777171                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             816759                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005934                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    352907765                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    212041498                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133141873                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138460239                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       338461                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7555036                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          825                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          417                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      1411171                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       7028079                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         518808                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        51235                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    163083380                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       190420                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     26485107                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      5764526                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9932                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         30827                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          186                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          417                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       958282                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1062122                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2020404                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    135059399                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     22754730                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2584081                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            27532320                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20414328                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4777590                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.743807                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133291712                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133141873                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81826460                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        199719268                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.719049                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.409707                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000005                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    113611588                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     49472461                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        19844                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1806968                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     69593434                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.632504                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.323011                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     31789133     45.68%     45.68% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     14842755     21.33%     67.01% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8303786     11.93%     78.94% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2817110      4.05%     82.99% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      2692376      3.87%     86.85% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1120431      1.61%     88.46% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      3004286      4.32%     92.78% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       875900      1.26%     94.04% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      4147657      5.96%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     69593434                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000005                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     113611588                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23283426                       # Number of memory references committed
system.switch_cpus0.commit.loads             18930071                       # Number of loads committed
system.switch_cpus0.commit.membars               9922                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17789106                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         99179498                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1536069                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      4147657                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           228529826                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          333202172                       # The number of ROB writes
system.switch_cpus0.timesIdled                  24424                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 829375                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000005                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            113611588                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000005                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.774509                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.774509                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.291141                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.291141                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       624716705                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      174520038                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      182344960                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         19844                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                77450888                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        28125976                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     22855384                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1919173                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     11860729                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        10980790                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2970353                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        81392                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     28233641                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             155964709                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           28125976                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     13951143                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             34310213                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       10302813                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5535708                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           12                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         13830659                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       827269                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     76420248                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.521695                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.307707                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        42110035     55.10%     55.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         3015100      3.95%     59.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2434888      3.19%     62.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         5924120      7.75%     69.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1605178      2.10%     72.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2065667      2.70%     74.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1492254      1.95%     76.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          835293      1.09%     77.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        16937713     22.16%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     76420248                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.363146                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.013724                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        29537518                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5364915                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         32992661                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       222201                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       8302948                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4807808                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        38037                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     186485489                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        73105                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       8302948                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        31700347                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1153427                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1026955                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         31001222                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      3235344                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     179882140                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        26585                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1340384                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents      1007330                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          789                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    251867925                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    839744774                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    839744774                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    154451688                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        97416151                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        36910                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        20806                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          8878905                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     16774118                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      8532826                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       133978                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      2704232                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         170131316                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        35502                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        135183257                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       257830                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     58755025                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    179387364                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         5586                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     76420248                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.768946                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.888067                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     26347747     34.48%     34.48% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     16519150     21.62%     56.09% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     10784666     14.11%     70.21% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8006546     10.48%     80.68% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      6902993      9.03%     89.72% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3572826      4.68%     94.39% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3058795      4.00%     98.39% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       573935      0.75%     99.14% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       653590      0.86%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     76420248                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         791087     71.05%     71.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult            10      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        161150     14.47%     85.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       161204     14.48%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    112632842     83.32%     83.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1924196      1.42%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        14958      0.01%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13421316      9.93%     94.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7189945      5.32%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     135183257                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.745406                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1113451                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008237                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    348158040                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    228922415                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    131735633                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     136296708                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       505912                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      6610267                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         2670                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          573                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2176688                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       8302948                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         470443                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        72703                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    170166819                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       377689                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     16774118                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      8532826                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        20544                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         65214                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          573                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1148952                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1077150                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2226102                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    133028522                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12587561                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2154732                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            19587330                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18767737                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           6999769                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.717585                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             131823737                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            131735633                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         85851772                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        242387043                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.700892                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.354193                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     90480893                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    111117591                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     59049724                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        29916                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1924053                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     68117300                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.631268                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.141588                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     26280751     38.58%     38.58% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     18970217     27.85%     66.43% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      7725741     11.34%     77.77% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4333389      6.36%     84.13% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3544120      5.20%     89.34% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1437259      2.11%     91.45% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1708181      2.51%     93.96% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       857272      1.26%     95.21% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3260370      4.79%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     68117300                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     90480893                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     111117591                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              16519956                       # Number of memory references committed
system.switch_cpus1.commit.loads             10163834                       # Number of loads committed
system.switch_cpus1.commit.membars              14958                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          15965279                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        100120804                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2261918                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3260370                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           235024245                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          348643016                       # The number of ROB writes
system.switch_cpus1.timesIdled                  36305                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1030640                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           90480893                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            111117591                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     90480893                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.855992                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.855992                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.168236                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.168236                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       598445220                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      182089080                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      172062321                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         29916                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                77450888                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        28727173                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     23421153                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1918808                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     12113559                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        11214251                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3097331                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        84982                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     28739949                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             157812415                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           28727173                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     14311582                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             35040187                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       10199357                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       4694781                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           61                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         14187169                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       931186                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     76731890                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.548427                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.295819                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        41691703     54.33%     54.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2317988      3.02%     57.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         4315468      5.62%     62.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         4323551      5.63%     68.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2674003      3.48%     72.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2140984      2.79%     74.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1334704      1.74%     76.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1251014      1.63%     78.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        16682475     21.74%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     76731890                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.370908                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.037580                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        29963445                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      4641649                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         33663360                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       206819                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       8256616                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      4859499                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          316                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     189334018                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1590                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       8256616                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        32136240                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         911453                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       753924                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         31655610                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      3018043                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     182582020                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           10                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1256553                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       922255                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    256466667                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    851742364                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    851742364                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    158479315                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        97987308                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        32454                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        15605                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          8399270                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     16883702                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      8615680                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       107922                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      3134471                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         172110679                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        31209                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        137060254                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       270370                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     58243081                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    178181209                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved            1                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     76731890                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.786223                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.896341                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     26113967     34.03%     34.03% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     16690969     21.75%     55.79% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11148043     14.53%     70.31% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7236656      9.43%     79.74% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7617287      9.93%     89.67% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3669739      4.78%     94.45% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2917622      3.80%     98.26% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       661200      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       676407      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     76731890                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         853864     72.61%     72.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        161739     13.75%     86.37% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       160315     13.63%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    114654221     83.65%     83.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1841348      1.34%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        15604      0.01%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     13261391      9.68%     94.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7287690      5.32%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     137060254                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.769641                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1175918                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008580                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    352298684                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    230385282                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    133920895                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     138236172                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       426896                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      6552368                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         1735                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          313                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2070830                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       8256616                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         472298                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        83151                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    172141895                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       344034                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     16883702                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      8615680                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        15605                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         65399                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          313                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1201325                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1064062                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2265387                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    135243162                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     12650472                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1817090                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            19768712                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        19175386                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7118240                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.746180                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             133963051                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            133920895                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         85352032                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        244969051                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.729107                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.348420                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     92298719                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    113646965                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     58495306                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        31208                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1941920                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     68475274                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.659679                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.149986                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     25819911     37.71%     37.71% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     19254687     28.12%     65.83% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      7998871     11.68%     77.51% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      3987253      5.82%     83.33% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3983833      5.82%     89.15% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1613121      2.36%     91.50% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1621704      2.37%     93.87% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       865536      1.26%     95.14% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3330358      4.86%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     68475274                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     92298719                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     113646965                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              16876177                       # Number of memory references committed
system.switch_cpus2.commit.loads             10331327                       # Number of loads committed
system.switch_cpus2.commit.membars              15604                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          16403836                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        102387105                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2344037                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3330358                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           237287187                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          352546608                       # The number of ROB writes
system.switch_cpus2.timesIdled                  29439                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 718998                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           92298719                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            113646965                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     92298719                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.839133                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.839133                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.191706                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.191706                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       607521673                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      186067331                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      173917793                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         31208                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                77450888                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        29247120                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     23866579                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      1951705                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups     12361550                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits        11543821                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         3026527                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        86034                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     30300422                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             158916378                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           29247120                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     14570348                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             34460133                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles       10175303                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       4198972                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           14                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines         14751597                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       751392                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     77166942                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.546390                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.340227                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        42706809     55.34%     55.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         2815534      3.65%     58.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         4246555      5.50%     64.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         2933776      3.80%     68.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         2065625      2.68%     70.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2017190      2.61%     73.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1206966      1.56%     75.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         2598958      3.37%     78.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        16575529     21.48%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     77166942                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.377621                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.051834                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        31164924                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      4411137                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         32901265                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles       482633                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       8206970                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      4923677                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          518                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     190305270                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         2435                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       8206970                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        32903943                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         470700                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      1432749                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         31609084                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      2543485                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     184624121                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents            6                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents       1064993                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       864963                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands    258852301                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    859350323                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    859350323                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    159554419                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        99297877                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        33352                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        15890                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          7564994                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     16952121                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      8672147                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       109388                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      2497085                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         172123086                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        31717                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        137571166                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued       274356                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     57307800                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined    175225929                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           61                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     77166942                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.782773                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.919430                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     27394244     35.50%     35.50% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     15529838     20.12%     55.62% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     11138911     14.43%     70.06% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      7424419      9.62%     79.68% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      7521608      9.75%     89.43% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      3614304      4.68%     94.11% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      3203483      4.15%     98.26% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       609681      0.79%     99.05% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       730454      0.95%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     77166942                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         747588     70.90%     70.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             5      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        148892     14.12%     85.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       157915     14.98%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    115044559     83.63%     83.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      1742245      1.27%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        15829      0.01%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     13531803      9.84%     94.74% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7236730      5.26%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     137571166                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.776237                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt            1054400                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007664                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    353638030                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    229463046                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    133764007                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     138625566                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       435267                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      6568618                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses         5929                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          448                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores      2075073                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            2                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       8206970                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         247624                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        46124                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    172154805                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts       603662                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     16952121                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      8672147                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        15889                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         38979                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            2                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          448                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1187520                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1064010                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2251530                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    135042350                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     12652264                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2528816                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            19711062                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        19195243                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7058798                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.743587                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             133822352                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            133764007                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         86652999                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        246065610                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.727082                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.352154                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     92796390                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    114381366                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     57773612                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        31656                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      1967169                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     68959971                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.658663                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.179031                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     26175725     37.96%     37.96% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     19835851     28.76%     66.72% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      7503814     10.88%     77.60% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4203468      6.10%     83.70% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      3542317      5.14%     88.84% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1587068      2.30%     91.14% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1515844      2.20%     93.34% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7      1039261      1.51%     94.84% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      3556623      5.16%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     68959971                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     92796390                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     114381366                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              16980577                       # Number of memory references committed
system.switch_cpus3.commit.loads             10383503                       # Number of loads committed
system.switch_cpus3.commit.membars              15828                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          16589512                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        102973115                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2363314                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      3556623                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           237558326                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          352522226                       # The number of ROB writes
system.switch_cpus3.timesIdled                  16718                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 283946                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           92796390                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            114381366                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     92796390                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.834633                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.834633                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.198132                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.198132                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       606552892                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      185981404                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      174980820                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         31656                       # number of misc regfile writes
system.l2.replacements                          21178                       # number of replacements
system.l2.tagsinuse                      131071.888264                       # Cycle average of tags in use
system.l2.total_refs                          2031819                       # Total number of references to valid blocks.
system.l2.sampled_refs                         152250                       # Sample count of references to valid blocks.
system.l2.avg_refs                          13.345281                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks         38605.743727                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     12.991111                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   3724.750002                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     12.997414                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   4341.900043                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     13.995753                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   1285.957105                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     17.590933                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data   1258.407080                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.inst             83.187300                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data          22710.363038                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.inst                     1                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data          26121.080702                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.inst              0.739757                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data          17430.390107                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data          15450.794191                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.294538                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000099                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.028418                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000099                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.033126                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000107                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.009811                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000134                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.009601                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.inst             0.000635                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.173266                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.inst             0.000008                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.199288                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.inst             0.000006                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.132983                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.117880                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999999                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data        42158                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        57056                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        33288                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data        28204                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  160707                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            57701                       # number of Writeback hits
system.l2.Writeback_hits::total                 57701                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data        42158                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        57056                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        33288                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data        28204                       # number of demand (read+write) hits
system.l2.demand_hits::total                   160707                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data        42158                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        57056                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        33288                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data        28204                       # number of overall hits
system.l2.overall_hits::total                  160707                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         7471                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         8457                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         2621                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           20                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         2550                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 21159                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus3.data           19                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  19                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         7471                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         8457                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         2621                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           20                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         2569                       # number of demand (read+write) misses
system.l2.demand_misses::total                  21178                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         7471                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         8457                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         2621                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           20                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         2569                       # number of overall misses
system.l2.overall_misses::total                 21178                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       555787                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    461897600                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       749712                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    500172590                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst       698239                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    167505594                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst       980262                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data    158318749                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      1290878533                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data      1224341                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       1224341                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       555787                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    461897600                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       749712                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    500172590                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst       698239                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    167505594                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst       980262                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data    159543090                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1292102874                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       555787                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    461897600                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       749712                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    500172590                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst       698239                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    167505594                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst       980262                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data    159543090                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1292102874                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        49629                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        65513                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        35909                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           20                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data        30754                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              181866                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        57701                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             57701                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data           19                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                19                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        49629                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        65513                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        35909                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           20                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        30773                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               181885                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        49629                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        65513                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        35909                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           20                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        30773                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              181885                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.928571                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.150537                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.129089                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.072990                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.082916                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.116344                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.928571                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.150537                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.129089                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.072990                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.083482                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.116436                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.928571                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.150537                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.129089                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.072990                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.083482                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.116436                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 42752.846154                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 61825.404899                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 57670.153846                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 59143.028261                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 49874.214286                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 63909.040061                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 49013.100000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 62085.783922                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 61008.484947                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data        64439                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total        64439                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 42752.846154                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 61825.404899                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 57670.153846                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 59143.028261                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 49874.214286                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 63909.040061                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 49013.100000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 62103.188011                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 61011.562659                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 42752.846154                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 61825.404899                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 57670.153846                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 59143.028261                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 49874.214286                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 63909.040061                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 49013.100000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 62103.188011                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 61011.562659                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                14074                       # number of writebacks
system.l2.writebacks::total                     14074                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         7471                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         8457                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         2621                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           20                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         2550                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            21159                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data           19                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             19                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         7471                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         8457                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         2621                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           20                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         2569                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             21178                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         7471                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         8457                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         2621                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           20                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         2569                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            21178                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       481594                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    418569070                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       673705                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    451092513                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst       616964                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    152399036                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst       862037                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data    143607153                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1168302072                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data      1115723                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      1115723                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       481594                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    418569070                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       673705                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    451092513                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst       616964                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    152399036                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst       862037                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data    144722876                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1169417795                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       481594                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    418569070                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       673705                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    451092513                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst       616964                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    152399036                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst       862037                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data    144722876                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1169417795                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.928571                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.150537                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.129089                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.072990                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.082916                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.116344                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.928571                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.150537                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.129089                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.072990                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.083482                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.116436                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.928571                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.150537                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.129089                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.072990                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.083482                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.116436                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 37045.692308                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 56025.842591                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 51823.461538                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 53339.542746                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 44068.857143                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 58145.378100                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 43101.850000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 56316.530588                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 55215.372749                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 58722.263158                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 58722.263158                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 37045.692308                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 56025.842591                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 51823.461538                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 53339.542746                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 44068.857143                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 58145.378100                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 43101.850000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 56334.323083                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 55218.518982                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 37045.692308                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 56025.842591                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 51823.461538                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 53339.542746                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 44068.857143                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 58145.378100                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 43101.850000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 56334.323083                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 55218.518982                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               540.990766                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1016555064                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1879029.693161                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.990766                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022421                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.866972                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     16522950                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       16522950                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     16522950                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        16522950                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     16522950                       # number of overall hits
system.cpu0.icache.overall_hits::total       16522950                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       693764                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       693764                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       693764                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       693764                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       693764                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       693764                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     16522966                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     16522966                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     16522966                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     16522966                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     16522966                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     16522966                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 43360.250000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 43360.250000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 43360.250000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 43360.250000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 43360.250000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 43360.250000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            2                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            2                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       595469                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       595469                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       595469                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       595469                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       595469                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       595469                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 42533.500000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 42533.500000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 42533.500000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 42533.500000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 42533.500000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 42533.500000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 49629                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               246459128                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 49885                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4940.545815                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   211.205806                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    44.794194                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.825023                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.174977                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     20676368                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       20676368                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4333492                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4333492                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9930                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9930                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9922                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9922                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     25009860                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        25009860                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     25009860                       # number of overall hits
system.cpu0.dcache.overall_hits::total       25009860                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       135680                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       135680                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       135680                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        135680                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       135680                       # number of overall misses
system.cpu0.dcache.overall_misses::total       135680                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   4834344335                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   4834344335                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   4834344335                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   4834344335                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   4834344335                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   4834344335                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     20812048                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20812048                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9930                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9930                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     25145540                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     25145540                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     25145540                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     25145540                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.006519                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.006519                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005396                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005396                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005396                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005396                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 35630.485960                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 35630.485960                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 35630.485960                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 35630.485960                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 35630.485960                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 35630.485960                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        17082                       # number of writebacks
system.cpu0.dcache.writebacks::total            17082                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        86051                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        86051                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        86051                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        86051                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        86051                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        86051                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        49629                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        49629                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        49629                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        49629                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        49629                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        49629                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    801134239                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    801134239                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    801134239                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    801134239                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    801134239                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    801134239                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002385                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002385                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001974                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001974                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001974                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001974                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 16142.461847                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 16142.461847                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 16142.461847                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 16142.461847                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 16142.461847                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 16142.461847                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.997412                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1100804057                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2219363.018145                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.997412                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020829                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794868                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     13830643                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       13830643                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     13830643                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        13830643                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     13830643                       # number of overall hits
system.cpu1.icache.overall_hits::total       13830643                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       921318                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       921318                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       921318                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       921318                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       921318                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       921318                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     13830659                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     13830659                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     13830659                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     13830659                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     13830659                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     13830659                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 57582.375000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 57582.375000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 57582.375000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 57582.375000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 57582.375000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 57582.375000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       772051                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       772051                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       772051                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       772051                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       772051                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       772051                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 59388.538462                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 59388.538462                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 59388.538462                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 59388.538462                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 59388.538462                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 59388.538462                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 65513                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               192124613                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 65769                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2921.203196                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.109951                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.890049                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.898867                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.101133                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9562566                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9562566                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6326206                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6326206                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        20199                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        20199                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        14958                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        14958                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     15888772                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        15888772                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     15888772                       # number of overall hits
system.cpu1.dcache.overall_hits::total       15888772                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       139644                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       139644                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       139644                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        139644                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       139644                       # number of overall misses
system.cpu1.dcache.overall_misses::total       139644                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   3921375204                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   3921375204                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   3921375204                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   3921375204                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   3921375204                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   3921375204                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9702210                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9702210                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6326206                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6326206                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        20199                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        20199                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        14958                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        14958                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16028416                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16028416                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16028416                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16028416                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.014393                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.014393                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008712                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008712                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008712                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008712                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 28081.229441                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 28081.229441                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 28081.229441                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 28081.229441                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 28081.229441                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 28081.229441                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        23304                       # number of writebacks
system.cpu1.dcache.writebacks::total            23304                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        74131                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        74131                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        74131                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        74131                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        74131                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        74131                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        65513                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        65513                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        65513                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        65513                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        65513                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        65513                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   1009996208                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1009996208                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   1009996208                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   1009996208                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   1009996208                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   1009996208                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006752                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006752                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004087                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004087                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004087                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004087                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 15416.729626                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 15416.729626                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 15416.729626                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 15416.729626                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 15416.729626                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 15416.729626                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               462.995751                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1098826837                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2373276.105832                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.995751                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          449                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022429                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.719551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.741980                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     14187153                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       14187153                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     14187153                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        14187153                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     14187153                       # number of overall hits
system.cpu2.icache.overall_hits::total       14187153                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.cpu2.icache.overall_misses::total           16                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst       890707                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total       890707                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst       890707                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total       890707                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst       890707                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total       890707                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     14187169                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     14187169                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     14187169                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     14187169                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     14187169                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     14187169                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 55669.187500                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 55669.187500                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 55669.187500                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 55669.187500                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 55669.187500                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 55669.187500                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            2                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            2                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst       716249                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total       716249                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst       716249                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total       716249                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst       716249                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total       716249                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 51160.642857                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 51160.642857                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 51160.642857                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 51160.642857                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 51160.642857                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 51160.642857                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 35909                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               180755018                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 36165                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4998.064925                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   232.411570                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    23.588430                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.907858                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.092142                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9653219                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9653219                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      6514148                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       6514148                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        15605                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        15605                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        15604                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        15604                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     16167367                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        16167367                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     16167367                       # number of overall hits
system.cpu2.dcache.overall_hits::total       16167367                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        94003                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        94003                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        94003                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         94003                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        94003                       # number of overall misses
system.cpu2.dcache.overall_misses::total        94003                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   2759572060                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   2759572060                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   2759572060                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   2759572060                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   2759572060                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   2759572060                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9747222                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9747222                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      6514148                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      6514148                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        15605                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        15605                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        15604                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        15604                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     16261370                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16261370                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     16261370                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16261370                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009644                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009644                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005781                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005781                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005781                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005781                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 29356.212674                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 29356.212674                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 29356.212674                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 29356.212674                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 29356.212674                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 29356.212674                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         9013                       # number of writebacks
system.cpu2.dcache.writebacks::total             9013                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        58094                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        58094                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        58094                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        58094                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        58094                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        58094                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        35909                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        35909                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        35909                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        35909                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        35909                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        35909                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    426908237                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    426908237                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    426908237                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    426908237                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    426908237                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    426908237                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003684                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003684                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002208                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002208                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002208                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002208                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 11888.613913                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 11888.613913                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 11888.613913                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 11888.613913                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 11888.613913                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 11888.613913                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               463.713611                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1102692860                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   466                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2366293.690987                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    17.713611                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          446                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.028387                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.714744                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.743131                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     14751573                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       14751573                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     14751573                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        14751573                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     14751573                       # number of overall hits
system.cpu3.icache.overall_hits::total       14751573                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           24                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           24                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           24                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            24                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           24                       # number of overall misses
system.cpu3.icache.overall_misses::total           24                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      1268878                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      1268878                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      1268878                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      1268878                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      1268878                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      1268878                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     14751597                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     14751597                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     14751597                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     14751597                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     14751597                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     14751597                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000002                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000002                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 52869.916667                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 52869.916667                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 52869.916667                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 52869.916667                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 52869.916667                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 52869.916667                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            4                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            4                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            4                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           20                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           20                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           20                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           20                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           20                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           20                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      1005572                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      1005572                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      1005572                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      1005572                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      1005572                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      1005572                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 50278.600000                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 50278.600000                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 50278.600000                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 50278.600000                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 50278.600000                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 50278.600000                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 30773                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               175814561                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 31029                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               5666.136872                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   230.874975                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    25.125025                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.901855                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.098145                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      9632199                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        9632199                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      6565006                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       6565006                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        15859                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        15859                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        15828                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        15828                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     16197205                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        16197205                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     16197205                       # number of overall hits
system.cpu3.dcache.overall_hits::total       16197205                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        63160                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        63160                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          141                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          141                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        63301                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         63301                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        63301                       # number of overall misses
system.cpu3.dcache.overall_misses::total        63301                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   1585208487                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   1585208487                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     10824116                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     10824116                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   1596032603                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   1596032603                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   1596032603                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   1596032603                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      9695359                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      9695359                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      6565147                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      6565147                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        15859                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        15859                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        15828                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        15828                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     16260506                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     16260506                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     16260506                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     16260506                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.006514                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.006514                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000021                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000021                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.003893                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.003893                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.003893                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.003893                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 25098.297768                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 25098.297768                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 76766.780142                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 76766.780142                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 25213.386882                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 25213.386882                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 25213.386882                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 25213.386882                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        17228                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets        17228                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         8302                       # number of writebacks
system.cpu3.dcache.writebacks::total             8302                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        32406                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        32406                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          122                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          122                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        32528                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        32528                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        32528                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        32528                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        30754                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        30754                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           19                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           19                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        30773                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        30773                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        30773                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        30773                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    416209972                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    416209972                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      1288222                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      1288222                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    417498194                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    417498194                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    417498194                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    417498194                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003172                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003172                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.001892                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.001892                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.001892                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.001892                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 13533.523184                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 13533.523184                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 67801.157895                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 67801.157895                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 13567.029344                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 13567.029344                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 13567.029344                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 13567.029344                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
