module top_module (
    input clk,
    input resetn,
    input [1:0] byteena,
    input [15:0] d,
    output [15:0] q
);
    // Flip flop with byte enable
    always @(posedge clk) begin
        if(~resetn) begin
            q <= 16'b0;
        end else begin
            q <= { {8{byteena[1]}} & d[15:8], {8{byteena[1]}} & d[7:0]};
        end
    end

endmodule
