Assembler report for soc_system
Sun May 12 21:15:07 2024
Quartus Prime Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Assembler Summary
  3. Assembler Settings
  4. Assembler Encrypted IP Cores Summary
  5. Assembler Generated Files
  6. Assembler Device Options: soc_system_time_limited.sof
  7. Assembler Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2021  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+---------------------------------------------------------------+
; Assembler Summary                                             ;
+-----------------------+---------------------------------------+
; Assembler Status      ; Successful - Sun May 12 21:15:07 2024 ;
; Revision Name         ; soc_system                            ;
; Top-level Entity Name ; soc_system_top                        ;
; Family                ; Cyclone V                             ;
; Device                ; 5CSEMA5F31C6                          ;
+-----------------------+---------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Assembler Settings                                                                                            ;
+-----------------------------------------------------------------------------+----------------+----------------+
; Option                                                                      ; Setting        ; Default Value  ;
+-----------------------------------------------------------------------------+----------------+----------------+
; Maximum processors allowed for parallel compilation                         ; 8              ;                ;
; Use smart compilation                                                       ; Off            ; Off            ;
; Enable parallel Assembler and Timing Analyzer during compilation            ; On             ; On             ;
; Enable compact report table                                                 ; Off            ; Off            ;
; Generate compressed bitstreams                                              ; On             ; On             ;
; Compression mode                                                            ; Off            ; Off            ;
; Clock source for configuration device                                       ; Internal       ; Internal       ;
; Clock frequency of the configuration device                                 ; 10 MHZ         ; 10 MHz         ;
; Divide clock frequency by                                                   ; 1              ; 1              ;
; Auto user code                                                              ; On             ; On             ;
; Configuration device                                                        ; Auto           ; Auto           ;
; Voltage output format                                                       ; Auto discovery ; Auto discovery ;
; Configuration device auto user code                                         ; Off            ; Off            ;
; Generate Tabular Text File (.ttf) For Target Device                         ; Off            ; Off            ;
; Generate Raw Binary File (.rbf) For Target Device                           ; Off            ; Off            ;
; Generate Hexadecimal (Intel-Format) Output File (.hexout) for Target Device ; Off            ; Off            ;
; Hexadecimal Output File start address                                       ; 0              ; 0              ;
; Hexadecimal Output File count direction                                     ; Up             ; Up             ;
; Release clears before tri-states                                            ; Off            ; Off            ;
; Auto-restart configuration after error                                      ; On             ; On             ;
; Enable OCT_DONE                                                             ; Off            ; Off            ;
; Use Checkered Pattern as Uninitialized RAM Content                          ; Off            ; Off            ;
; Enable autonomous PCIe HIP mode                                             ; Off            ; Off            ;
; Generate Serial Vector Format File (.svf) for Target Device                 ; Off            ; Off            ;
; Generate a JEDEC STAPL Format File (.jam) for Target Device                 ; Off            ; Off            ;
; Generate a compressed Jam STAPL Byte Code 2.0 File (.jbc) for Target Device ; Off            ; Off            ;
; Generate a compressed Jam STAPL Byte Code 2.0 File (.jbc) for Target Device ; On             ; On             ;
+-----------------------------------------------------------------------------+----------------+----------------+


+-------------------------------------------------+
; Assembler Encrypted IP Cores Summary            ;
+--------+------------------------+---------------+
; Vendor ; IP Core Name           ; License Type  ;
+--------+------------------------+---------------+
; Altera ; FFT/IFFT (6AF7 0034)   ; OpenCore Plus ;
; Altera ; Signal Tap (6AF7 BCE1) ; Licensed      ;
+--------+------------------------+---------------+


+--------------------------------------------------------------------------------------------------+
; Assembler Generated Files                                                                        ;
+--------------------------------------------------------------------------------------------------+
; File Name                                                                                        ;
+--------------------------------------------------------------------------------------------------+
; /homes/user/stud/fall23/pw2593/4840-Embedded/project-hw/output_files/soc_system_time_limited.sof ;
+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Assembler Device Options: soc_system_time_limited.sof ;
+----------------+--------------------------------------+
; Option         ; Setting                              ;
+----------------+--------------------------------------+
; JTAG usercode  ; 0x03E41E06                           ;
; Checksum       ; 0x03E41E06                           ;
+----------------+--------------------------------------+


+--------------------+
; Assembler Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus Prime Assembler
    Info: Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition
    Info: Processing started: Sun May 12 21:14:35 2024
Info: Command: quartus_asm --read_settings_files=on --write_settings_files=off soc_system -c soc_system
Info (115030): Assembler is generating device programming files
Info (115017): Design contains a time-limited core -- only a single, time-limited programming file can be generated
Warning (210042): Can't convert time-limited SOF into POF, HEX File, TTF, or RBF
Warning (210039): File /homes/user/stud/fall23/pw2593/4840-Embedded/project-hw/output_files/soc_system_time_limited.sof contains one or more time-limited megafunctions that support the Intel FPGA IP Evaluation Mode feature that will not work after the hardware evaluation time expires. Refer to the Messages window for evaluation time details.
Info (210040): SRAM Object File /homes/user/stud/fall23/pw2593/4840-Embedded/project-hw/output_files/soc_system_time_limited.sof contains time-limited megafunction that supports Intel FPGA IP Evaluation Mode feature -- Vendor: 0x6AF7, Product: 0x0034
Info (11878): Hard Processor Subsystem configuration has not changed and a Preloader software update is not required
Info: Quartus Prime Assembler was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 1030 megabytes
    Info: Processing ended: Sun May 12 21:15:07 2024
    Info: Elapsed time: 00:00:32
    Info: Total CPU time (on all processors): 00:00:27


