Kun-Yuan Hsieh , Yung-Chia Lin , Chien-Chin Huang , Jenq-Kuen Lee, Enhancing Microkernel Performance on VLIW DSP Processors  via Multiset Context Switch, Journal of Signal Processing Systems, v.51 n.3, p.257-268, June      2008
Danbee Park , Jungseob Lee , Nam Sung Kim , Taewhan Kim, Optimal algorithm for profile-based power gating: a compiler technique for reducing leakage on execution units in microprocessors, Proceedings of the International Conference on Computer-Aided Design, November 07-11, 2010, San Jose, California
Chia-Han Lu , Wen-Li Shih , Chung-Ju Wu , Jenq Kuen Lee, Achieving spilling-friendly register file assignment for highly distributed register files, The Journal of Supercomputing, v.69 n.3, p.1342-1362, September 2014
Soumyaroop Roy , Nagarajan Ranganathan , Srinivas Katkoori, Compiler-directed leakage reduction in embedded microprocessors, Proceedings of the 2009 IEEE international conference on Computer design, October 04-07, 2009, Lake Tahoe, California, USA
Yung-Chia Lin , Yi-Ping You , Chung-Wen Huang , Jenq Kuen Lee , Wei-Kuan Shih , Ting-Ting Hwang, Energy-aware scheduling and simulation methodologies for parallel security processors with multiple voltage domains, The Journal of Supercomputing, v.42 n.2, p.201-223, November  2007
Tzong-Yen Lin , Rong-Guey Chang, Power-Aware instruction scheduling, Proceedings of the 2006 international conference on Embedded and Ubiquitous Computing, August 01-04, 2006, Seoul, Korea
Yung-Cheng Ma , Wen-Shih Chao , Tse-An Liu, Enabling energy-proportional computing on instruction-level parallel processors, The Journal of Supercomputing, v.71 n.2, p.391-447, February  2015
Chung-Ju Wu , Sheng-Yuan Chen , Jenq-Kuen Lee, Copy propagation optimizations for VLIW DSP processors with distributed register files, Proceedings of the 19th international conference on Languages and compilers for parallel computing, November 02-04, 2006, New Orleans, LA, USA
Chang-Ching Yeh , Kuei-Chung Chang , Tien-Fu Chen , Chingwei Yeh, Maintaining performance on power gating of microprocessor functional units by using a predictive pre-wakeup strategy, ACM Transactions on Architecture and Code Optimization (TACO), v.8 n.3, p.1-27, October 2011
Yi-Ping You , Chung-Wen Huang , Jenq Kuen Lee, A sink-n-hoist framework for leakage power reduction, Proceedings of the 5th ACM international conference on Embedded software, September 18-22, 2005, Jersey City, NJ, USA
Masaaki Kondo , Hiroaki Kobyashi , Ryuichi Sakamoto , Motoki Wada , Jun Tsukamoto , Mitaro Namiki , Weihan Wang , Hideharu Amano , Kensaku Matsunaga , Masaru Kudo , Kimiyoshi Usami , Toshiya Komoda , Hiroshi Nakamura, Design and evaluation of fine-grained power-gating for embedded microprocessors, Proceedings of the conference on Design, Automation & Test in Europe, March 24-28, 2014, Dresden, Germany
Po-Kuan Huang , Soheil Ghiasi, Efficient and scalable compiler-directed energy optimization for realtime applications, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.12 n.3, p.1-16, August 2007
Cheng-Yen Lin , Po-Yu Chen , Chun-Kai Tseng , Chung-Wen Huang , Chia-Chieh Weng , Chi-Bang Kuan , Shih-Han Lin , Shi-Yu Huang , Jenq-Kuen Lee, Power aware SID-based simulator for embedded multicore DSP subsystems, Proceedings of the eighth IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, October 24-29, 2010, Scottsdale, Arizona, USA
Yi-Ping You , Shen-Hong Wang, Energy-aware code motion for GPU shader processors, ACM Transactions on Embedded Computing Systems (TECS), v.13 n.3, p.1-24, December 2013
Jen Huang , Huang-Jia Cheng , Yuan-Shin Hwang, Power devil: tool for power gating strategy selection, Proceedings of the 10th Workshop on Optimizations for DSP and Embedded Systems, February 24-24, 2013, Shenzhen, China
Yi-Ping You , Chung-Wen Huang , Jenq Kuen Lee, Compilation for compact power-gating controls, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.12 n.4, p.51-es, September 2007
Meng Wang , Yi Wang , Duo Liu , Zhiwei Qin , Zili Shao, Compiler-assisted leakage-aware loop scheduling for embedded VLIW DSP processors, Journal of Systems and Software, v.83 n.5, p.772-785, May, 2010
Zhibin Liang , Wei Zhang , Yung-Cheng Ma, Deadline-Constrained Clustered Scheduling for VLIW Architectures using Power-Gated Register Files, ACM Transactions on Architecture and Code Optimization (TACO), v.11 n.2, p.1-26, June 2014
Wen-Li Shih , Yi-Ping You , Chung-Wen Huang , Jenq Kuen Lee, Compiler Optimization for Reducing Leakage Power in Multithread BSP Programs, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.20 n.1, p.1-34, November 2014
Cheng-Yen Lin , Chung-Wen Huang , Chi-Bang Kuan , Shi-Yu Huang , Jenq-Kuen Lee, The Design and Experiments of A SID-Based Power-Aware Simulator for Embedded Multicore Systems, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.20 n.2, p.1-27, February 2015
