//ï¿?????å§‹å·¥ä½œå‰
//apb_Des_Aesæ¨¡å—å®ç°çš„åŠŸèƒ½å°±æ˜¯ï¼Œcpué€šè¿‡apbåè®®ï¼Œå°†æ˜æ–‡å¯†é’¥å†™å…¥è¯¥æ¨¡å—çš„
//å¯„å­˜å™¨å½“ä¸­ï¼Œç„¶åå†æ›´æ–°æ¨¡å¼å¯„å­˜å™¨å’Œä½¿èƒ½å¯„å­˜å™¨ï¿?????

//åŠ å¯†ç»“æŸï¿?????
//å½“åŠ å¯†æ¨¡å—å®Œæˆåï¼Œinterrruptä½æ‹‰é«˜ï¼Œç„¶åcpuæ‰§è¡Œä¸­æ–­æœåŠ¡ç¨‹åºï¼Œå°†ç»“æœå–å›
//ç„¶åå°†ä½¿èƒ½ä½å…³é—­ï¿?????

`define REG_TEXT0    4'b0000
`define REG_TEXT1    4'b0001
`define REG_TEXT2    4'b0010
`define REG_TEXT3    4'b0011

`define REG_KEY0     4'b0100
`define REG_KEY1     4'b0101
`define REG_KEY2     4'b0110
`define REG_KEY3     4'b0111

`define REG_ENABLE   4'b1000
`define REG_MODE     4'b1001   
`define REG_RESULT0  4'b1010
`define REG_RESULT1  4'b1011
`define REG_RESULT2  4'b1100
`define REG_RESULT3  4'b1101


module apb_Des_Aes
#(
    parameter APB_ADDR_WIDTH = 32  //APB slaves are 4KB by default
)
(
    //apb interface
    input  wire                        HCLK,
    input  wire                        HRESETn,
    input  wire [APB_ADDR_WIDTH - 1:0] PADDR,
    input  wire [31:0]                 PWDATA,
    input  wire                        PWRITE,
    input  wire                        PSEL,
    input  wire                        PENABLE,
    output reg  [31:0]                 PRDATA,
    output wire                        PREADY,
    output wire                        PSLVERR,
    
    output reg                         interrupt
);

//////////////////////////////////////
//                                  //
//   Register define                //
//                                  //
//////////////////////////////////////
    reg [127:0]  r_text     ;
    reg [127:0]  r_key      ;
    reg [ 31:0]  r_enable   ; //ï¿?????ä½ä½è¡¨ç¤ºä½¿èƒ½ï¿?????1ä½¿èƒ½ï¿?????0ä¸ä½¿ï¿?????
    reg [ 31:0]  r_mode     ; //ï¿?????ä½ä¸¤ä½è¡¨ç¤ºï¿½?ï¿½æ‹©çš„æ¨¡ï¿?????,00-DESåŠ å¯†ï¿?????01-DESè§£å¯†ï¿?????10-AESåŠ å¯†ï¿?????11-AESè§£å¯†
    reg [127:0]  r_result   ;   //é’ˆå¯¹å†™æ³•1
    //reg [31:0] r_result3;
    //reg [31:0] r_result2;
    //reg [31:0] r_result1;
    //reg [31:0] r_result0;

//////////////////////////////////////
//                                  //
//   wire define                    //
//                                  //
//////////////////////////////////////
    wire [  3:0]  s_apb_addr;
    wire [127:0]  s_out2result;
    wire          s_ready2result;
    reg           valid;
    reg           rst_n0,rst_n1;
    assign s_apb_addr = PADDR[5:2];
    
    always @ (posedge HCLK or negedge HRESETn) begin //±ßÔµ¼ì²â
        if(~HRESETn) begin
            rst_n0 <= 1'b0;
            rst_n1 <= 1'b0;
        end else begin
            rst_n0 <= r_enable[0];
            rst_n1 <= rst_n0;
        end  
    end
    
    always @ (posedge HCLK or negedge HRESETn) begin
        if(~HRESETn)
            valid <= 1'b0;
        else if(rst_n0 == 1'b1 & rst_n1 == 1'b0) //Ò»µ©r_enable±»Ê¹ÄÜ£¬Ôòvalid½öÀ­¸ßÒ»¸öÖÜÆÚ
            valid <= 1'b1;
        else 
            valid <= 1'b0;
    end

    top u_DES_AES(
        .clk    (HCLK           ), //apbåè®®çš„HCLKæ—¶é’Ÿé€è¿›ï¿?????
        .rst_n  (r_enable[0]    ), //å°†r_enableçš„æœ€ä½ä½ä½œä¸ºä½¿èƒ½ä¿¡å·ï¿?????0è¡¨ç¤ºå¤ä½ï¿?????1è¡¨ç¤ºå·¥ä½œ
        .valid  (valid          ),
        
        .MODE   (r_mode [1:0]   ),//MODEï¿?????0ï¼šDESè§£å¯†ï¿?????1ï¼šDESåŠ å¯†ï¿?????2ï¼šAESè§£å¯†ï¿?????3ï¼šAESåŠ å¯†
        .in     (r_text         ),
        .key    (r_key          ),
        .out    (s_out2result   ),
        .ready  (s_ready2result )
    );

    //æ­¤alwayså—ï¼Œå°†topå¤„ç†å¥½çš„æ•°æ®ï¼Œæ”¾åˆ°r_resultå½“ä¸­ï¼Œå¹¶å°†interruptæ‹‰é«˜ï¼Œå…¶ä½™æƒ…å†µä¸‹interruptæ‹‰ä½
    always @(posedge HCLK or negedge HRESETn) begin
        if(~HRESETn) begin
         //   r_result    <= 'b0;
            interrupt   <=   1'b0;
        end else if(s_ready2result) begin
          //  r_result  <= s_out2result;
            interrupt <= 1'b1;
        end else begin
           // r_result  <= r_result;
            interrupt <= 1'b0; 
        end
    end

    
    always @(posedge HCLK) begin
        if(s_ready2result) begin
            r_result  <= s_out2result;
        end else begin
            r_result <= r_result;
        end
    end

    always @(posedge HCLK or negedge HRESETn) begin
        if (~HRESETn) begin
            r_text     <= 'b0;
            r_key      <= 'b0;
            r_enable   <= 'b0;
            r_mode     <= 'b0;
        end else if ((PSEL && PENABLE) && PWRITE) begin //åªè¦PSEL PENABLE PWRITEå‡ä¸ºé«˜ï¼Œåˆ™æŠŠPWDATAå†™åˆ°å¯„å­˜å™¨å½“ï¿?????
            case (s_apb_addr)
            	`REG_TEXT0:   r_text[ 31: 0]    <= PWDATA;
            	`REG_TEXT1:   r_text[ 63:32]    <= PWDATA;
            	`REG_TEXT2:   r_text[ 95:64]    <= PWDATA;
            	`REG_TEXT3:   r_text[127:96]    <= PWDATA;
            	`REG_KEY0:    r_key [ 31: 0]    <= PWDATA;
            	`REG_KEY1:    r_key [ 63:32]    <= PWDATA;
            	`REG_KEY2:    r_key [ 95:64]    <= PWDATA;
                `REG_KEY3:    r_key [127:96]    <= PWDATA;
                `REG_ENABLE:  r_enable          <= PWDATA;
                `REG_MODE:    r_mode            <= PWDATA;  
            endcase
	end
    end

    always @(*) begin
        case (s_apb_addr)
            `REG_RESULT0:    PRDATA = /*s_out2result[ 31: 0];*/r_result[ 31: 0];//r_result0;//s_out2result[ 31: 0];  //rè¡¨ç¤ºè¿™ä¸ªä¿¡å·æ˜¯ä¸ªå¯„å­˜å™¨å˜ï¿?????
            `REG_RESULT1:    PRDATA = /*s_out2result[ 63:32];*/r_result[ 63:32];//r_result1;//s_out2result[ 63:32]; 
            `REG_RESULT2:    PRDATA = /*s_out2result[ 95:64];*/r_result[ 95:64];//r_result2;//s_out2result[ 95:64];
            `REG_RESULT3:    PRDATA = /*s_out2result[127:96];*/r_result[127:96];//r_result3;//s_out2result[127:96];  //ç›´æ¥æŠŠs_out2resultæ‹‰åˆ°PRDATAä¹Ÿä¼šLUTèµ„æºçˆ†ç‚¸
            //`REG_TEXT0:      PRDATA = r_text[ 31: 0];
            //`REG_TEXT1:      PRDATA = r_text[ 63:32];
            //`REG_TEXT2:      PRDATA = r_text[ 95:64];
            //`REG_TEXT3:      PRDATA = r_text[127:96];                        
            default:        PRDATA = 'h0;
        endcase
    end
//æ¥ä¸‹æ¥éœ€è¦ç¼–å†™çš„ï¿?????æ±‚æ˜¯ï¿?????
//    1ã€ï¿½?ï¿½ä¹ˆæŠŠæ˜æ–‡æ”¾åˆ°r_textå½“ä¸­
//    2ã€ï¿½?ï¿½ä¹ˆæŠŠå¯†é’¥æ”¾åˆ°r_keyå½“ä¸­
//    3ã€interruptå¦‚ä½•r_resulté…åˆï¼Œä»¤cpuå¯ä»¥ä»r_resultä¸­å–ï¿?????
//    4ã€å¦‚ä½•å°†åŠ è§£å¯†çš„ç»“æœæ”¾åˆ°r_result  

//æ™šä¸Šå›æ¥è¦è§£å†³çš„é—®é¢˜æ˜¯ï¼šu_DES_AESå¦‚ä½•äº§ç”Ÿï¿?????ä¸ªåŠ è§£å¯†è¿‡ç¨‹ç»“æŸçš„ä¿¡å·ï¼Œè¯¥ä¿¡å·èƒ½æŠŠoutçš„ç»“æœç»™åˆ°r_resultï¿?????
//ç„¶år_resultæ€ä¹ˆé€šè¿‡ä¸­æ–­,å‘ï¿½?ï¿½ä¿¡å·ç»™PLIC
endmodule