#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xca4c60 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xcbd310 .scope module, "tb" "tb" 3 129;
 .timescale -12 -12;
L_0xca2b40 .functor NOT 1, L_0xd1da50, C4<0>, C4<0>, C4<0>;
L_0xca3cc0 .functor XOR 3, L_0xd1d750, L_0xd1d7f0, C4<000>, C4<000>;
L_0xcc9410 .functor XOR 3, L_0xca3cc0, L_0xd1d8e0, C4<000>, C4<000>;
v0xd0a5f0_0 .net *"_ivl_10", 2 0, L_0xd1d8e0;  1 drivers
v0xd0a6f0_0 .net *"_ivl_12", 2 0, L_0xcc9410;  1 drivers
v0xd0a7d0_0 .net *"_ivl_2", 2 0, L_0xd1d6b0;  1 drivers
v0xd0a890_0 .net *"_ivl_4", 2 0, L_0xd1d750;  1 drivers
v0xd0a970_0 .net *"_ivl_6", 2 0, L_0xd1d7f0;  1 drivers
v0xd0aaa0_0 .net *"_ivl_8", 2 0, L_0xca3cc0;  1 drivers
v0xd0ab80_0 .var "clk", 0 0;
v0xd0ac20_0 .net "g_dut", 3 1, L_0xd1c3a0;  1 drivers
v0xd0ace0_0 .net "g_ref", 3 1, L_0xd1b940;  1 drivers
v0xd0ad80_0 .net "r", 3 1, v0xd072e0_0;  1 drivers
v0xd0ae20_0 .net "resetn", 0 0, L_0xca2d80;  1 drivers
v0xd0aec0_0 .var/2u "stats1", 159 0;
v0xd0afa0_0 .var/2u "strobe", 0 0;
v0xd0b060_0 .net "tb_match", 0 0, L_0xd1da50;  1 drivers
v0xd0b100_0 .net "tb_mismatch", 0 0, L_0xca2b40;  1 drivers
v0xd0b1a0_0 .net "wavedrom_enable", 0 0, v0xd07640_0;  1 drivers
v0xd0b240_0 .net "wavedrom_title", 511 0, v0xd076e0_0;  1 drivers
E_0xcb8900/0 .event negedge, v0xd05ef0_0;
E_0xcb8900/1 .event posedge, v0xd05ef0_0;
E_0xcb8900 .event/or E_0xcb8900/0, E_0xcb8900/1;
L_0xd1d6b0 .concat [ 3 0 0 0], L_0xd1b940;
L_0xd1d750 .concat [ 3 0 0 0], L_0xd1b940;
L_0xd1d7f0 .concat [ 3 0 0 0], L_0xd1c3a0;
L_0xd1d8e0 .concat [ 3 0 0 0], L_0xd1b940;
L_0xd1da50 .cmp/eeq 3, L_0xd1d6b0, L_0xcc9410;
S_0xcbd4a0 .scope module, "good1" "reference_module" 3 170, 3 4 0, S_0xcbd310;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 3 "r";
    .port_info 3 /OUTPUT 3 "g";
P_0xce3f40 .param/l "A" 0 3 10, +C4<00000000000000000000000000000000>;
P_0xce3f80 .param/l "B" 0 3 10, +C4<00000000000000000000000000000001>;
P_0xce3fc0 .param/l "C" 0 3 10, +C4<00000000000000000000000000000010>;
P_0xce4000 .param/l "D" 0 3 10, +C4<00000000000000000000000000000011>;
v0xcaa350_0 .net *"_ivl_12", 31 0, L_0xd1b660;  1 drivers
L_0x7f7770ecd0a8 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xcab780_0 .net *"_ivl_15", 29 0, L_0x7f7770ecd0a8;  1 drivers
L_0x7f7770ecd0f0 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0xca2bb0_0 .net/2u *"_ivl_16", 31 0, L_0x7f7770ecd0f0;  1 drivers
v0xca2e50_0 .net *"_ivl_18", 0 0, L_0xd1b7a0;  1 drivers
v0xca3110_0 .net *"_ivl_2", 31 0, L_0xd0b360;  1 drivers
v0xca3910_0 .net *"_ivl_23", 31 0, L_0xd1bad0;  1 drivers
L_0x7f7770ecd138 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xca3dd0_0 .net *"_ivl_26", 29 0, L_0x7f7770ecd138;  1 drivers
L_0x7f7770ecd180 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0xd05a40_0 .net/2u *"_ivl_27", 31 0, L_0x7f7770ecd180;  1 drivers
v0xd05b20_0 .net *"_ivl_29", 0 0, L_0xd1bc50;  1 drivers
L_0x7f7770ecd018 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xd05c70_0 .net *"_ivl_5", 29 0, L_0x7f7770ecd018;  1 drivers
L_0x7f7770ecd060 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xd05d50_0 .net/2u *"_ivl_6", 31 0, L_0x7f7770ecd060;  1 drivers
v0xd05e30_0 .net *"_ivl_8", 0 0, L_0xd1b4f0;  1 drivers
v0xd05ef0_0 .net "clk", 0 0, v0xd0ab80_0;  1 drivers
v0xd05fb0_0 .net "g", 3 1, L_0xd1b940;  alias, 1 drivers
v0xd06090_0 .var "next", 1 0;
v0xd06170_0 .net "r", 3 1, v0xd072e0_0;  alias, 1 drivers
v0xd06250_0 .net "resetn", 0 0, L_0xca2d80;  alias, 1 drivers
v0xd06420_0 .var "state", 1 0;
E_0xcb84f0 .event anyedge, v0xd06170_0, v0xd06420_0;
E_0xcb9780 .event posedge, v0xd05ef0_0;
L_0xd0b360 .concat [ 2 30 0 0], v0xd06420_0, L_0x7f7770ecd018;
L_0xd1b4f0 .cmp/eq 32, L_0xd0b360, L_0x7f7770ecd060;
L_0xd1b660 .concat [ 2 30 0 0], v0xd06420_0, L_0x7f7770ecd0a8;
L_0xd1b7a0 .cmp/eq 32, L_0xd1b660, L_0x7f7770ecd0f0;
L_0xd1b940 .concat8 [ 1 1 1 0], L_0xd1b4f0, L_0xd1b7a0, L_0xd1bc50;
L_0xd1bad0 .concat [ 2 30 0 0], v0xd06420_0, L_0x7f7770ecd138;
L_0xd1bc50 .cmp/eq 32, L_0xd1bad0, L_0x7f7770ecd180;
S_0xd06580 .scope module, "stim1" "stimulus_gen" 3 165, 3 37 0, S_0xcbd310;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "resetn";
    .port_info 2 /OUTPUT 3 "r";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
    .port_info 5 /INPUT 1 "tb_match";
L_0xca2d80 .functor NOT 1, v0xd073b0_0, C4<0>, C4<0>, C4<0>;
v0xd07210_0 .net "clk", 0 0, v0xd0ab80_0;  alias, 1 drivers
v0xd072e0_0 .var "r", 3 1;
v0xd073b0_0 .var "reset", 0 0;
v0xd07480_0 .net "resetn", 0 0, L_0xca2d80;  alias, 1 drivers
v0xd07550_0 .net "tb_match", 0 0, L_0xd1da50;  alias, 1 drivers
v0xd07640_0 .var "wavedrom_enable", 0 0;
v0xd076e0_0 .var "wavedrom_title", 511 0;
S_0xd06800 .scope task, "reset_test" "reset_test" 3 48, 3 48 0, S_0xd06580;
 .timescale -12 -12;
v0xd06a20_0 .var/2u "arfail", 0 0;
v0xd06b00_0 .var "async", 0 0;
v0xd06bc0_0 .var/2u "datafail", 0 0;
v0xd06c60_0 .var/2u "srfail", 0 0;
E_0xce8f40 .event negedge, v0xd05ef0_0;
TD_tb.stim1.reset_test ;
    %wait E_0xcb9780;
    %wait E_0xcb9780;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd073b0_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xcb9780;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0xce8f40;
    %load/vec4 v0xd07550_0;
    %nor/r;
    %cast2;
    %store/vec4 v0xd06bc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xd073b0_0, 0;
    %wait E_0xcb9780;
    %load/vec4 v0xd07550_0;
    %nor/r;
    %cast2;
    %store/vec4 v0xd06a20_0, 0, 1;
    %wait E_0xcb9780;
    %load/vec4 v0xd07550_0;
    %nor/r;
    %cast2;
    %store/vec4 v0xd06c60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd073b0_0, 0;
    %load/vec4 v0xd06c60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 62 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0xd06a20_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0xd06b00_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_0.7, 9;
    %load/vec4 v0xd06bc0_0;
    %nor/r;
    %or;
T_0.7;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0xd06b00_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %vpi_call/w 3 64 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0xd06d20 .scope task, "wavedrom_start" "wavedrom_start" 3 75, 3 75 0, S_0xd06580;
 .timescale -12 -12;
v0xd06f20_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xd07000 .scope task, "wavedrom_stop" "wavedrom_stop" 3 78, 3 78 0, S_0xd06580;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xd07880 .scope module, "top_module1" "top_module" 3 176, 4 1 0, S_0xcbd310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 3 "r";
    .port_info 3 /OUTPUT 3 "g";
P_0xd07a60 .param/l "A" 0 4 9, C4<00>;
P_0xd07aa0 .param/l "B" 0 4 10, C4<01>;
P_0xd07ae0 .param/l "C" 0 4 11, C4<10>;
P_0xd07b20 .param/l "D" 0 4 12, C4<11>;
L_0xca3040 .functor AND 1, L_0xd1c530, L_0xd1c8d0, C4<1>, C4<1>;
L_0xca37c0 .functor AND 1, L_0xca3040, L_0xd1cdb0, C4<1>, C4<1>;
L_0xd1cef0 .functor AND 1, L_0xca37c0, L_0xd1d260, C4<1>, C4<1>;
v0xd07de0_0 .net *"_ivl_10", 0 0, L_0xd1bf60;  1 drivers
L_0x7f7770ecd2a0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0xd07ee0_0 .net/2u *"_ivl_14", 1 0, L_0x7f7770ecd2a0;  1 drivers
v0xd07fc0_0 .net *"_ivl_16", 0 0, L_0xd1c0a0;  1 drivers
L_0x7f7770ecd2e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0xd08090_0 .net/2u *"_ivl_18", 0 0, L_0x7f7770ecd2e8;  1 drivers
L_0x7f7770ecd1c8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0xd08170_0 .net/2u *"_ivl_2", 1 0, L_0x7f7770ecd1c8;  1 drivers
L_0x7f7770ecd330 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xd082a0_0 .net/2u *"_ivl_20", 0 0, L_0x7f7770ecd330;  1 drivers
v0xd08380_0 .net *"_ivl_22", 0 0, L_0xd1c1e0;  1 drivers
L_0x7f7770ecd378 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0xd08460_0 .net/2u *"_ivl_27", 1 0, L_0x7f7770ecd378;  1 drivers
v0xd08540_0 .net *"_ivl_29", 0 0, L_0xd1c530;  1 drivers
v0xd08690_0 .net *"_ivl_32", 0 0, L_0xd1c660;  1 drivers
v0xd08770_0 .net *"_ivl_33", 31 0, L_0xd1c790;  1 drivers
L_0x7f7770ecd3c0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xd08850_0 .net *"_ivl_36", 30 0, L_0x7f7770ecd3c0;  1 drivers
L_0x7f7770ecd408 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xd08930_0 .net/2u *"_ivl_37", 31 0, L_0x7f7770ecd408;  1 drivers
v0xd08a10_0 .net *"_ivl_39", 0 0, L_0xd1c8d0;  1 drivers
v0xd08ad0_0 .net *"_ivl_4", 0 0, L_0xd1bde0;  1 drivers
v0xd08b90_0 .net *"_ivl_42", 0 0, L_0xca3040;  1 drivers
v0xd08c50_0 .net *"_ivl_44", 0 0, L_0xd1cab0;  1 drivers
v0xd08e40_0 .net *"_ivl_45", 31 0, L_0xd1cbb0;  1 drivers
L_0x7f7770ecd450 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xd08f20_0 .net *"_ivl_48", 30 0, L_0x7f7770ecd450;  1 drivers
L_0x7f7770ecd498 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xd09000_0 .net/2u *"_ivl_49", 31 0, L_0x7f7770ecd498;  1 drivers
v0xd090e0_0 .net *"_ivl_51", 0 0, L_0xd1cdb0;  1 drivers
v0xd091a0_0 .net *"_ivl_54", 0 0, L_0xca37c0;  1 drivers
v0xd09260_0 .net *"_ivl_56", 0 0, L_0xd1d000;  1 drivers
v0xd09340_0 .net *"_ivl_57", 31 0, L_0xd1d0a0;  1 drivers
L_0x7f7770ecd210 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0xd09420_0 .net/2u *"_ivl_6", 0 0, L_0x7f7770ecd210;  1 drivers
L_0x7f7770ecd4e0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xd09500_0 .net *"_ivl_60", 30 0, L_0x7f7770ecd4e0;  1 drivers
L_0x7f7770ecd528 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xd095e0_0 .net/2u *"_ivl_61", 31 0, L_0x7f7770ecd528;  1 drivers
v0xd096c0_0 .net *"_ivl_63", 0 0, L_0xd1d260;  1 drivers
v0xd09780_0 .net *"_ivl_66", 0 0, L_0xd1cef0;  1 drivers
L_0x7f7770ecd570 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0xd09840_0 .net/2u *"_ivl_67", 0 0, L_0x7f7770ecd570;  1 drivers
L_0x7f7770ecd5b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xd09920_0 .net/2u *"_ivl_69", 0 0, L_0x7f7770ecd5b8;  1 drivers
v0xd09a00_0 .net *"_ivl_71", 0 0, L_0xd1d440;  1 drivers
L_0x7f7770ecd258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xd09ae0_0 .net/2u *"_ivl_8", 0 0, L_0x7f7770ecd258;  1 drivers
v0xd09dd0_0 .net "clk", 0 0, v0xd0ab80_0;  alias, 1 drivers
v0xd09e70_0 .net "g", 3 1, L_0xd1c3a0;  alias, 1 drivers
v0xd09f50_0 .var "next_state", 1 0;
v0xd0a030_0 .net "r", 3 1, v0xd072e0_0;  alias, 1 drivers
v0xd0a140_0 .net "resetn", 0 0, L_0xca2d80;  alias, 1 drivers
v0xd0a230_0 .var "state", 1 0;
E_0xc9a9f0 .event anyedge, v0xd06170_0, v0xd0a230_0;
E_0xd07d80/0 .event negedge, v0xd06250_0;
E_0xd07d80/1 .event posedge, v0xd05ef0_0;
E_0xd07d80 .event/or E_0xd07d80/0, E_0xd07d80/1;
L_0xd1bde0 .cmp/eq 2, v0xd0a230_0, L_0x7f7770ecd1c8;
L_0xd1bf60 .functor MUXZ 1, L_0x7f7770ecd258, L_0x7f7770ecd210, L_0xd1bde0, C4<>;
L_0xd1c0a0 .cmp/eq 2, v0xd0a230_0, L_0x7f7770ecd2a0;
L_0xd1c1e0 .functor MUXZ 1, L_0x7f7770ecd330, L_0x7f7770ecd2e8, L_0xd1c0a0, C4<>;
L_0xd1c3a0 .concat8 [ 1 1 1 0], L_0xd1bf60, L_0xd1c1e0, L_0xd1d440;
L_0xd1c530 .cmp/eq 2, v0xd0a230_0, L_0x7f7770ecd378;
L_0xd1c660 .part v0xd072e0_0, 1, 1;
L_0xd1c790 .concat [ 1 31 0 0], L_0xd1c660, L_0x7f7770ecd3c0;
L_0xd1c8d0 .cmp/eq 32, L_0xd1c790, L_0x7f7770ecd408;
L_0xd1cab0 .part v0xd072e0_0, 0, 1;
L_0xd1cbb0 .concat [ 1 31 0 0], L_0xd1cab0, L_0x7f7770ecd450;
L_0xd1cdb0 .cmp/eq 32, L_0xd1cbb0, L_0x7f7770ecd498;
L_0xd1d000 .part v0xd072e0_0, 2, 1;
L_0xd1d0a0 .concat [ 1 31 0 0], L_0xd1d000, L_0x7f7770ecd4e0;
L_0xd1d260 .cmp/eq 32, L_0xd1d0a0, L_0x7f7770ecd528;
L_0xd1d440 .functor MUXZ 1, L_0x7f7770ecd5b8, L_0x7f7770ecd570, L_0xd1cef0, C4<>;
S_0xd0a390 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 184, 3 184 0, S_0xcbd310;
 .timescale -12 -12;
E_0xd0a570 .event anyedge, v0xd0afa0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.11, 5;
    %jmp/1 T_3.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xd0afa0_0;
    %nor/r;
    %assign/vec4 v0xd0afa0_0, 0;
    %wait E_0xd0a570;
    %jmp T_3.10;
T_3.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0xd06580;
T_4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xd073b0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0xd072e0_0, 0;
    %wait E_0xcb9780;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0xd072e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %pad/s 1;
    %store/vec4 v0xd06b00_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_0xd06800;
    %join;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0xd072e0_0, 0;
    %wait E_0xcb9780;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0xd072e0_0, 0;
    %wait E_0xcb9780;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0xd072e0_0, 0;
    %wait E_0xcb9780;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0xd072e0_0, 0;
    %wait E_0xcb9780;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0xd072e0_0, 0;
    %wait E_0xcb9780;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0xd072e0_0, 0;
    %wait E_0xcb9780;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0xd072e0_0, 0;
    %wait E_0xcb9780;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0xd072e0_0, 0;
    %wait E_0xcb9780;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0xd072e0_0, 0;
    %wait E_0xcb9780;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0xd072e0_0, 0;
    %wait E_0xcb9780;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0xd072e0_0, 0;
    %wait E_0xcb9780;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0xd072e0_0, 0;
    %wait E_0xcb9780;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0xd072e0_0, 0;
    %wait E_0xcb9780;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0xd072e0_0, 0;
    %wait E_0xcb9780;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0xd072e0_0, 0;
    %wait E_0xcb9780;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0xd072e0_0, 0;
    %wait E_0xcb9780;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0xd072e0_0, 0;
    %wait E_0xcb9780;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0xd072e0_0, 0;
    %wait E_0xce8f40;
    %fork TD_tb.stim1.wavedrom_stop, S_0xd07000;
    %join;
    %wait E_0xcb9780;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd073b0_0, 0;
    %wait E_0xcb9780;
    %wait E_0xcb9780;
    %pushi/vec4 500, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xce8f40;
    %vpi_func 3 120 "$random" 32 {0 0 0};
    %pushi/vec4 63, 0, 32;
    %and;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0xd073b0_0, 0;
    %vpi_func 3 121 "$random" 32 {0 0 0};
    %pad/s 3;
    %assign/vec4 v0xd072e0_0, 0;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 124 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0xcbd4a0;
T_5 ;
    %wait E_0xcb9780;
    %load/vec4 v0xd06250_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xd06420_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0xd06090_0;
    %assign/vec4 v0xd06420_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0xcbd4a0;
T_6 ;
    %wait E_0xcb84f0;
    %load/vec4 v0xd06420_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0xd06090_0, 0, 2;
    %jmp T_6.5;
T_6.0 ;
    %load/vec4 v0xd06170_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.6, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0xd06090_0, 0, 2;
    %jmp T_6.7;
T_6.6 ;
    %load/vec4 v0xd06170_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.8, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0xd06090_0, 0, 2;
    %jmp T_6.9;
T_6.8 ;
    %load/vec4 v0xd06170_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.10, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0xd06090_0, 0, 2;
    %jmp T_6.11;
T_6.10 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0xd06090_0, 0, 2;
T_6.11 ;
T_6.9 ;
T_6.7 ;
    %jmp T_6.5;
T_6.1 ;
    %load/vec4 v0xd06170_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %pad/s 2;
    %store/vec4 v0xd06090_0, 0, 2;
    %jmp T_6.5;
T_6.2 ;
    %load/vec4 v0xd06170_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 2, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %pad/s 2;
    %store/vec4 v0xd06090_0, 0, 2;
    %jmp T_6.5;
T_6.3 ;
    %load/vec4 v0xd06170_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0 T_6.16, 8;
    %pushi/vec4 3, 0, 32;
    %jmp/1 T_6.17, 8;
T_6.16 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.17, 8;
 ; End of false expr.
    %blend;
T_6.17;
    %pad/s 2;
    %store/vec4 v0xd06090_0, 0, 2;
    %jmp T_6.5;
T_6.5 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0xd07880;
T_7 ;
    %wait E_0xd07d80;
    %load/vec4 v0xd0a140_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xd0a230_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0xd09f50_0;
    %assign/vec4 v0xd0a230_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0xd07880;
T_8 ;
    %wait E_0xc9a9f0;
    %load/vec4 v0xd0a230_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0xd09f50_0, 0, 2;
    %jmp T_8.4;
T_8.0 ;
    %load/vec4 v0xd0a030_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_8.8, 4;
    %load/vec4 v0xd0a030_0;
    %parti/s 1, 1, 2;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_8.8;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.7, 9;
    %load/vec4 v0xd0a030_0;
    %parti/s 1, 2, 3;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_8.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.5, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0xd09f50_0, 0, 2;
    %jmp T_8.6;
T_8.5 ;
    %load/vec4 v0xd0a030_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_8.9, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0xd09f50_0, 0, 2;
    %jmp T_8.10;
T_8.9 ;
    %load/vec4 v0xd0a030_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_8.13, 4;
    %load/vec4 v0xd0a030_0;
    %parti/s 1, 1, 2;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_8.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.11, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0xd09f50_0, 0, 2;
    %jmp T_8.12;
T_8.11 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0xd09f50_0, 0, 2;
T_8.12 ;
T_8.10 ;
T_8.6 ;
    %jmp T_8.4;
T_8.1 ;
    %load/vec4 v0xd0a030_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_8.16, 4;
    %load/vec4 v0xd09e70_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_8.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.14, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0xd09f50_0, 0, 2;
    %jmp T_8.15;
T_8.14 ;
    %load/vec4 v0xd0a030_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_8.19, 4;
    %load/vec4 v0xd09e70_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_8.19;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.17, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0xd09f50_0, 0, 2;
    %jmp T_8.18;
T_8.17 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0xd09f50_0, 0, 2;
T_8.18 ;
T_8.15 ;
    %jmp T_8.4;
T_8.2 ;
    %load/vec4 v0xd0a030_0;
    %parti/s 1, 1, 2;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_8.22, 4;
    %load/vec4 v0xd09e70_0;
    %parti/s 1, 1, 2;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_8.22;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.20, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0xd09f50_0, 0, 2;
    %jmp T_8.21;
T_8.20 ;
    %load/vec4 v0xd0a030_0;
    %parti/s 1, 1, 2;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_8.25, 4;
    %load/vec4 v0xd09e70_0;
    %parti/s 1, 1, 2;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_8.25;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.23, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0xd09f50_0, 0, 2;
    %jmp T_8.24;
T_8.23 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0xd09f50_0, 0, 2;
T_8.24 ;
T_8.21 ;
    %jmp T_8.4;
T_8.4 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0xcbd310;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd0ab80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd0afa0_0, 0, 1;
    %end;
    .thread T_9, $init;
    .scope S_0xcbd310;
T_10 ;
T_10.0 ;
    %delay 5, 0;
    %load/vec4 v0xd0ab80_0;
    %inv;
    %store/vec4 v0xd0ab80_0, 0, 1;
    %jmp T_10.0;
T_10.1 ;
    %end;
    .thread T_10;
    .scope S_0xcbd310;
T_11 ;
    %vpi_call/w 3 157 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 158 "$dumpvars", 32'sb00000000000000000000000000000001, v0xd07210_0, v0xd0b100_0, v0xd0ab80_0, v0xd0ae20_0, v0xd0ad80_0, v0xd0ace0_0, v0xd0ac20_0 {0 0 0};
    %end;
    .thread T_11;
    .scope S_0xcbd310;
T_12 ;
    %load/vec4 v0xd0aec0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_12.0, 4;
    %load/vec4 v0xd0aec0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xd0aec0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 193 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "g", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_12.1;
T_12.0 ;
    %vpi_call/w 3 194 "$display", "Hint: Output '%s' has no mismatches.", "g" {0 0 0};
T_12.1 ;
    %load/vec4 v0xd0aec0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xd0aec0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 196 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 197 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xd0aec0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xd0aec0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 198 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_12, $final;
    .scope S_0xcbd310;
T_13 ;
    %wait E_0xcb8900;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xd0aec0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd0aec0_0, 4, 32;
    %load/vec4 v0xd0b060_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0xd0aec0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.2, 4;
    %vpi_func 3 209 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd0aec0_0, 4, 32;
T_13.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xd0aec0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd0aec0_0, 4, 32;
T_13.0 ;
    %load/vec4 v0xd0ace0_0;
    %load/vec4 v0xd0ace0_0;
    %load/vec4 v0xd0ac20_0;
    %xor;
    %load/vec4 v0xd0ace0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_13.4, 6;
    %load/vec4 v0xd0aec0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.6, 4;
    %vpi_func 3 213 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd0aec0_0, 4, 32;
T_13.6 ;
    %load/vec4 v0xd0aec0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd0aec0_0, 4, 32;
T_13.4 ;
    %jmp T_13;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/2013_q2afsm/2013_q2afsm_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/2013_q2afsm/iter1/response2/top_module.sv";
