// Seed: 3213711486
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  input wire id_8;
  input wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  id_10(
      .id_0(1'b0 | 1), .id_1(1), .id_2(1'b0), .id_3(id_3)
  );
  initial begin : LABEL_0
    id_3 <= 1'b0;
    $display(1 == id_4);
  end
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    input  logic   id_0,
    input  supply1 id_1,
    input  uwire   id_2,
    input  logic   id_3,
    output logic   id_4
);
  wor id_6;
  always @(id_1) #1;
  logic id_7 = 1;
  wor   id_8;
  reg   id_9;
  assign id_8 = ~id_3 < 'b0 ? 1 : 1 ^ 1 ^ id_1 ^ 1'h0 == id_0#(.id_0(id_6));
  wire id_10;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_9,
      id_10,
      id_8,
      id_8,
      id_10,
      id_10,
      id_10
  );
  initial id_9 <= 1 ? id_3 : id_7;
endmodule
