
OpenSatellite.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003280  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00002108  08003460  08003460  00004460  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005568  08005568  00007060  2**0
                  CONTENTS
  4 .ARM          00000008  08005568  08005568  00006568  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005570  08005570  00007060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005570  08005570  00006570  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08005574  08005574  00006574  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000060  20000000  08005578  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001580  20000060  080055d8  00007060  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200015e0  080055d8  000075e0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00007060  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000836e  00000000  00000000  00007090  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000191f  00000000  00000000  0000f3fe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000920  00000000  00000000  00010d20  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000006d1  00000000  00000000  00011640  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001bea5  00000000  00000000  00011d11  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00009224  00000000  00000000  0002dbb6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000b0b8a  00000000  00000000  00036dda  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000e7964  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000028b0  00000000  00000000  000e79a8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000070  00000000  00000000  000ea258  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000060 	.word	0x20000060
 80001fc:	00000000 	.word	0x00000000
 8000200:	08003448 	.word	0x08003448

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000064 	.word	0x20000064
 800021c:	08003448 	.word	0x08003448

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <epd_delay>:
  0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0,
  0x22, 0x22, 0x22, 0x22, 0x22, 0x22, 0x0, 0x0, 0x0,
};

void epd_delay(uint16_t ms)
{
 80002c0:	b580      	push	{r7, lr}
 80002c2:	b082      	sub	sp, #8
 80002c4:	af00      	add	r7, sp, #0
 80002c6:	4603      	mov	r3, r0
 80002c8:	80fb      	strh	r3, [r7, #6]
  HAL_Delay(ms);
 80002ca:	88fb      	ldrh	r3, [r7, #6]
 80002cc:	4618      	mov	r0, r3
 80002ce:	f001 f827 	bl	8001320 <HAL_Delay>
}
 80002d2:	bf00      	nop
 80002d4:	3708      	adds	r7, #8
 80002d6:	46bd      	mov	sp, r7
 80002d8:	bd80      	pop	{r7, pc}

080002da <epd_res_set>:

void epd_res_set()
{
 80002da:	b580      	push	{r7, lr}
 80002dc:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(RST_GPIO_Port, RST_Pin, GPIO_PIN_SET);
 80002de:	2201      	movs	r2, #1
 80002e0:	2101      	movs	r1, #1
 80002e2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80002e6:	f001 fabb 	bl	8001860 <HAL_GPIO_WritePin>
}
 80002ea:	bf00      	nop
 80002ec:	bd80      	pop	{r7, pc}

080002ee <epd_res_reset>:

void epd_res_reset()
{
 80002ee:	b580      	push	{r7, lr}
 80002f0:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(RST_GPIO_Port, RST_Pin, GPIO_PIN_RESET);
 80002f2:	2200      	movs	r2, #0
 80002f4:	2101      	movs	r1, #1
 80002f6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80002fa:	f001 fab1 	bl	8001860 <HAL_GPIO_WritePin>
}
 80002fe:	bf00      	nop
 8000300:	bd80      	pop	{r7, pc}

08000302 <epd_dc_set>:

void epd_dc_set()
{
 8000302:	b580      	push	{r7, lr}
 8000304:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(DC_GPIO_Port, DC_Pin, GPIO_PIN_SET);
 8000306:	2201      	movs	r2, #1
 8000308:	2102      	movs	r1, #2
 800030a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800030e:	f001 faa7 	bl	8001860 <HAL_GPIO_WritePin>
}
 8000312:	bf00      	nop
 8000314:	bd80      	pop	{r7, pc}

08000316 <epd_dc_reset>:

void epd_dc_reset()
{
 8000316:	b580      	push	{r7, lr}
 8000318:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(DC_GPIO_Port, DC_Pin, GPIO_PIN_RESET);
 800031a:	2200      	movs	r2, #0
 800031c:	2102      	movs	r1, #2
 800031e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000322:	f001 fa9d 	bl	8001860 <HAL_GPIO_WritePin>
}
 8000326:	bf00      	nop
 8000328:	bd80      	pop	{r7, pc}

0800032a <epd_cs_set>:

void epd_cs_set()
{
 800032a:	b580      	push	{r7, lr}
 800032c:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, GPIO_PIN_SET);
 800032e:	2201      	movs	r2, #1
 8000330:	2108      	movs	r1, #8
 8000332:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000336:	f001 fa93 	bl	8001860 <HAL_GPIO_WritePin>
}
 800033a:	bf00      	nop
 800033c:	bd80      	pop	{r7, pc}

0800033e <epd_cs_reset>:

void epd_cs_reset()
{
 800033e:	b580      	push	{r7, lr}
 8000340:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, GPIO_PIN_RESET);
 8000342:	2200      	movs	r2, #0
 8000344:	2108      	movs	r1, #8
 8000346:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800034a:	f001 fa89 	bl	8001860 <HAL_GPIO_WritePin>
}
 800034e:	bf00      	nop
 8000350:	bd80      	pop	{r7, pc}

08000352 <epd_is_busy>:

uint8_t epd_is_busy()
{
 8000352:	b580      	push	{r7, lr}
 8000354:	af00      	add	r7, sp, #0
	HAL_GPIO_ReadPin(BUSY_GPIO_Port, BUSY_Pin) == RESET ? 0 : 1;
 8000356:	2104      	movs	r1, #4
 8000358:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800035c:	f001 fa68 	bl	8001830 <HAL_GPIO_ReadPin>
}
 8000360:	bf00      	nop
 8000362:	4618      	mov	r0, r3
 8000364:	bd80      	pop	{r7, pc}
	...

08000368 <epd_write_reg>:

void epd_write_reg(uint8_t reg)
{
 8000368:	b580      	push	{r7, lr}
 800036a:	b082      	sub	sp, #8
 800036c:	af00      	add	r7, sp, #0
 800036e:	4603      	mov	r3, r0
 8000370:	71fb      	strb	r3, [r7, #7]
  epd_dc_reset();
 8000372:	f7ff ffd0 	bl	8000316 <epd_dc_reset>
  epd_cs_reset();
 8000376:	f7ff ffe2 	bl	800033e <epd_cs_reset>

  HAL_SPI_Transmit(&hspi1, &reg, 1, 100);
 800037a:	1df9      	adds	r1, r7, #7
 800037c:	2364      	movs	r3, #100	@ 0x64
 800037e:	2201      	movs	r2, #1
 8000380:	4808      	ldr	r0, [pc, #32]	@ (80003a4 <epd_write_reg+0x3c>)
 8000382:	f002 f8da 	bl	800253a <HAL_SPI_Transmit>
  while (HAL_SPI_GetState(&hspi1) != HAL_SPI_STATE_READY)
 8000386:	bf00      	nop
 8000388:	4806      	ldr	r0, [pc, #24]	@ (80003a4 <epd_write_reg+0x3c>)
 800038a:	f002 fa4b 	bl	8002824 <HAL_SPI_GetState>
 800038e:	4603      	mov	r3, r0
 8000390:	2b01      	cmp	r3, #1
 8000392:	d1f9      	bne.n	8000388 <epd_write_reg+0x20>
	;

  epd_cs_set();
 8000394:	f7ff ffc9 	bl	800032a <epd_cs_set>
  epd_dc_set();
 8000398:	f7ff ffb3 	bl	8000302 <epd_dc_set>
}
 800039c:	bf00      	nop
 800039e:	3708      	adds	r7, #8
 80003a0:	46bd      	mov	sp, r7
 80003a2:	bd80      	pop	{r7, pc}
 80003a4:	20000090 	.word	0x20000090

080003a8 <epd_write_data>:

void epd_write_data(uint8_t data)
{
 80003a8:	b580      	push	{r7, lr}
 80003aa:	b082      	sub	sp, #8
 80003ac:	af00      	add	r7, sp, #0
 80003ae:	4603      	mov	r3, r0
 80003b0:	71fb      	strb	r3, [r7, #7]
  epd_cs_reset();
 80003b2:	f7ff ffc4 	bl	800033e <epd_cs_reset>

  // Transmit data byte using SPI
  HAL_SPI_Transmit(&hspi1, &data, 1, 100);
 80003b6:	1df9      	adds	r1, r7, #7
 80003b8:	2364      	movs	r3, #100	@ 0x64
 80003ba:	2201      	movs	r2, #1
 80003bc:	4807      	ldr	r0, [pc, #28]	@ (80003dc <epd_write_data+0x34>)
 80003be:	f002 f8bc 	bl	800253a <HAL_SPI_Transmit>

  // Wait until transmission is complete
  while (HAL_SPI_GetState(&hspi1) != HAL_SPI_STATE_READY)
 80003c2:	bf00      	nop
 80003c4:	4805      	ldr	r0, [pc, #20]	@ (80003dc <epd_write_data+0x34>)
 80003c6:	f002 fa2d 	bl	8002824 <HAL_SPI_GetState>
 80003ca:	4603      	mov	r3, r0
 80003cc:	2b01      	cmp	r3, #1
 80003ce:	d1f9      	bne.n	80003c4 <epd_write_data+0x1c>
      ;

  epd_cs_set();
 80003d0:	f7ff ffab 	bl	800032a <epd_cs_set>
}
 80003d4:	bf00      	nop
 80003d6:	3708      	adds	r7, #8
 80003d8:	46bd      	mov	sp, r7
 80003da:	bd80      	pop	{r7, pc}
 80003dc:	20000090 	.word	0x20000090

080003e0 <_epd_write_data>:

void _epd_write_data(uint8_t data)
{
 80003e0:	b580      	push	{r7, lr}
 80003e2:	b082      	sub	sp, #8
 80003e4:	af00      	add	r7, sp, #0
 80003e6:	4603      	mov	r3, r0
 80003e8:	71fb      	strb	r3, [r7, #7]
	// Wait until transmit buffer is empty
	while (HAL_SPI_GetState(&hspi1) != HAL_SPI_STATE_READY)
 80003ea:	bf00      	nop
 80003ec:	4807      	ldr	r0, [pc, #28]	@ (800040c <_epd_write_data+0x2c>)
 80003ee:	f002 fa19 	bl	8002824 <HAL_SPI_GetState>
 80003f2:	4603      	mov	r3, r0
 80003f4:	2b01      	cmp	r3, #1
 80003f6:	d1f9      	bne.n	80003ec <_epd_write_data+0xc>
	  ;

  HAL_SPI_Transmit(&hspi1, &data, 1, 100);
 80003f8:	1df9      	adds	r1, r7, #7
 80003fa:	2364      	movs	r3, #100	@ 0x64
 80003fc:	2201      	movs	r2, #1
 80003fe:	4803      	ldr	r0, [pc, #12]	@ (800040c <_epd_write_data+0x2c>)
 8000400:	f002 f89b 	bl	800253a <HAL_SPI_Transmit>
}
 8000404:	bf00      	nop
 8000406:	3708      	adds	r7, #8
 8000408:	46bd      	mov	sp, r7
 800040a:	bd80      	pop	{r7, pc}
 800040c:	20000090 	.word	0x20000090

08000410 <_epd_write_data_over>:

void _epd_write_data_over()
{
 8000410:	b580      	push	{r7, lr}
 8000412:	af00      	add	r7, sp, #0
  while (HAL_SPI_GetState(&hspi1) != HAL_SPI_STATE_READY)
 8000414:	bf00      	nop
 8000416:	4804      	ldr	r0, [pc, #16]	@ (8000428 <_epd_write_data_over+0x18>)
 8000418:	f002 fa04 	bl	8002824 <HAL_SPI_GetState>
 800041c:	4603      	mov	r3, r0
 800041e:	2b01      	cmp	r3, #1
 8000420:	d1f9      	bne.n	8000416 <_epd_write_data_over+0x6>
	  ;
}
 8000422:	bf00      	nop
 8000424:	bf00      	nop
 8000426:	bd80      	pop	{r7, pc}
 8000428:	20000090 	.word	0x20000090

0800042c <epd_wait_busy>:

uint8_t epd_wait_busy()
{
 800042c:	b580      	push	{r7, lr}
 800042e:	b082      	sub	sp, #8
 8000430:	af00      	add	r7, sp, #0
  uint32_t timeout = 0;
 8000432:	2300      	movs	r3, #0
 8000434:	607b      	str	r3, [r7, #4]
  while (epd_is_busy())
 8000436:	e00c      	b.n	8000452 <epd_wait_busy+0x26>
  {
    timeout++;
 8000438:	687b      	ldr	r3, [r7, #4]
 800043a:	3301      	adds	r3, #1
 800043c:	607b      	str	r3, [r7, #4]
    if (timeout > 40000)
 800043e:	687b      	ldr	r3, [r7, #4]
 8000440:	f649 4240 	movw	r2, #40000	@ 0x9c40
 8000444:	4293      	cmp	r3, r2
 8000446:	d901      	bls.n	800044c <epd_wait_busy+0x20>
    {
      return 1;
 8000448:	2301      	movs	r3, #1
 800044a:	e008      	b.n	800045e <epd_wait_busy+0x32>
    }
    epd_delay(1);
 800044c:	2001      	movs	r0, #1
 800044e:	f7ff ff37 	bl	80002c0 <epd_delay>
  while (epd_is_busy())
 8000452:	f7ff ff7e 	bl	8000352 <epd_is_busy>
 8000456:	4603      	mov	r3, r0
 8000458:	2b00      	cmp	r3, #0
 800045a:	d1ed      	bne.n	8000438 <epd_wait_busy+0xc>
  }
  return 0;
 800045c:	2300      	movs	r3, #0
}
 800045e:	4618      	mov	r0, r3
 8000460:	3708      	adds	r7, #8
 8000462:	46bd      	mov	sp, r7
 8000464:	bd80      	pop	{r7, pc}
	...

08000468 <epd_reset>:

void epd_reset(void)
{
 8000468:	b580      	push	{r7, lr}
 800046a:	af00      	add	r7, sp, #0
  epd_res_reset();
 800046c:	f7ff ff3f 	bl	80002ee <epd_res_reset>
  epd_delay(50);
 8000470:	2032      	movs	r0, #50	@ 0x32
 8000472:	f7ff ff25 	bl	80002c0 <epd_delay>
  epd_res_set();
 8000476:	f7ff ff30 	bl	80002da <epd_res_set>
  epd_delay(50);
 800047a:	2032      	movs	r0, #50	@ 0x32
 800047c:	f7ff ff20 	bl	80002c0 <epd_delay>
  _hibernating = 0;
 8000480:	4b02      	ldr	r3, [pc, #8]	@ (800048c <epd_reset+0x24>)
 8000482:	2200      	movs	r2, #0
 8000484:	701a      	strb	r2, [r3, #0]
}
 8000486:	bf00      	nop
 8000488:	bd80      	pop	{r7, pc}
 800048a:	bf00      	nop
 800048c:	20000000 	.word	0x20000000

08000490 <epd_init>:

uint8_t epd_init(void)
{
 8000490:	b580      	push	{r7, lr}
 8000492:	af00      	add	r7, sp, #0
  if (_hibernating)
 8000494:	4b2e      	ldr	r3, [pc, #184]	@ (8000550 <epd_init+0xc0>)
 8000496:	781b      	ldrb	r3, [r3, #0]
 8000498:	2b00      	cmp	r3, #0
 800049a:	d001      	beq.n	80004a0 <epd_init+0x10>
    epd_reset();
 800049c:	f7ff ffe4 	bl	8000468 <epd_reset>

  if (epd_wait_busy())
 80004a0:	f7ff ffc4 	bl	800042c <epd_wait_busy>
 80004a4:	4603      	mov	r3, r0
 80004a6:	2b00      	cmp	r3, #0
 80004a8:	d001      	beq.n	80004ae <epd_init+0x1e>
    return 1;
 80004aa:	2301      	movs	r3, #1
 80004ac:	e04e      	b.n	800054c <epd_init+0xbc>

  epd_write_reg(0x12); // SWRESET
 80004ae:	2012      	movs	r0, #18
 80004b0:	f7ff ff5a 	bl	8000368 <epd_write_reg>

	epd_delay(10);
 80004b4:	200a      	movs	r0, #10
 80004b6:	f7ff ff03 	bl	80002c0 <epd_delay>

  if (epd_wait_busy())
 80004ba:	f7ff ffb7 	bl	800042c <epd_wait_busy>
 80004be:	4603      	mov	r3, r0
 80004c0:	2b00      	cmp	r3, #0
 80004c2:	d001      	beq.n	80004c8 <epd_init+0x38>
    return 1;
 80004c4:	2301      	movs	r3, #1
 80004c6:	e041      	b.n	800054c <epd_init+0xbc>

	#if defined(EPD_29) || defined(EPD_213) || defined(EPD_154) 
  epd_write_reg(0x01); // Driver output control
 80004c8:	2001      	movs	r0, #1
 80004ca:	f7ff ff4d 	bl	8000368 <epd_write_reg>
#if defined(EPD_29) || defined(EPD_213)
  epd_write_data(0x27);
  epd_write_data(0x01);
  epd_write_data(0x01);
#else
  epd_write_data(0xC7);
 80004ce:	20c7      	movs	r0, #199	@ 0xc7
 80004d0:	f7ff ff6a 	bl	80003a8 <epd_write_data>
  epd_write_data(0x00);
 80004d4:	2000      	movs	r0, #0
 80004d6:	f7ff ff67 	bl	80003a8 <epd_write_data>
  epd_write_data(0x01);
 80004da:	2001      	movs	r0, #1
 80004dc:	f7ff ff64 	bl	80003a8 <epd_write_data>
	#endif

  epd_write_reg(0x11); // data entry mode
 80004e0:	2011      	movs	r0, #17
 80004e2:	f7ff ff41 	bl	8000368 <epd_write_reg>
  epd_write_data(0x01);
 80004e6:	2001      	movs	r0, #1
 80004e8:	f7ff ff5e 	bl	80003a8 <epd_write_data>

#ifdef EPD_154
	epd_write_reg(0x44); // set Ram-X address start/end position
 80004ec:	2044      	movs	r0, #68	@ 0x44
 80004ee:	f7ff ff3b 	bl	8000368 <epd_write_reg>
  epd_write_data(0x00);
 80004f2:	2000      	movs	r0, #0
 80004f4:	f7ff ff58 	bl	80003a8 <epd_write_data>
  epd_write_data(0x18);
 80004f8:	2018      	movs	r0, #24
 80004fa:	f7ff ff55 	bl	80003a8 <epd_write_data>

  epd_write_reg(0x45);  // set Ram-Y address start/end position
 80004fe:	2045      	movs	r0, #69	@ 0x45
 8000500:	f7ff ff32 	bl	8000368 <epd_write_reg>
  epd_write_data(0xC7);
 8000504:	20c7      	movs	r0, #199	@ 0xc7
 8000506:	f7ff ff4f 	bl	80003a8 <epd_write_data>
  epd_write_data(0x00);
 800050a:	2000      	movs	r0, #0
 800050c:	f7ff ff4c 	bl	80003a8 <epd_write_data>
  epd_write_data(0x00);
 8000510:	2000      	movs	r0, #0
 8000512:	f7ff ff49 	bl	80003a8 <epd_write_data>
  epd_write_data(0x00);
 8000516:	2000      	movs	r0, #0
 8000518:	f7ff ff46 	bl	80003a8 <epd_write_data>
  epd_write_data(0x01);
  epd_write_data(0x00);
  epd_write_data(0x00);
#endif

  epd_write_reg(0x3C); // BorderWavefrom
 800051c:	203c      	movs	r0, #60	@ 0x3c
 800051e:	f7ff ff23 	bl	8000368 <epd_write_reg>
  epd_write_data(0x05);
 8000522:	2005      	movs	r0, #5
 8000524:	f7ff ff40 	bl	80003a8 <epd_write_data>
		epd_write_reg(0x11);	// data  entry  mode
		epd_write_data(0x03);		// X-mode
		epd_address_set(0,0,EPD_W-1,EPD_H-1);
#endif

  epd_write_reg(0x18); // Read built-in temperature sensor
 8000528:	2018      	movs	r0, #24
 800052a:	f7ff ff1d 	bl	8000368 <epd_write_reg>
  epd_write_data(0x80);
 800052e:	2080      	movs	r0, #128	@ 0x80
 8000530:	f7ff ff3a 	bl	80003a8 <epd_write_data>

  epd_setpos(0,0);
 8000534:	2100      	movs	r1, #0
 8000536:	2000      	movs	r0, #0
 8000538:	f000 f86e 	bl	8000618 <epd_setpos>

  if (epd_power_on())
 800053c:	f000 f82e 	bl	800059c <epd_power_on>
 8000540:	4603      	mov	r3, r0
 8000542:	2b00      	cmp	r3, #0
 8000544:	d001      	beq.n	800054a <epd_init+0xba>
    return 1;
 8000546:	2301      	movs	r3, #1
 8000548:	e000      	b.n	800054c <epd_init+0xbc>

  return 0;
 800054a:	2300      	movs	r3, #0
}
 800054c:	4618      	mov	r0, r3
 800054e:	bd80      	pop	{r7, pc}
 8000550:	20000000 	.word	0x20000000

08000554 <epd_init_partial>:

uint8_t epd_init_partial(void)
{
 8000554:	b580      	push	{r7, lr}
 8000556:	af00      	add	r7, sp, #0
  if (epd_init())
 8000558:	f7ff ff9a 	bl	8000490 <epd_init>
 800055c:	4603      	mov	r3, r0
 800055e:	2b00      	cmp	r3, #0
 8000560:	d001      	beq.n	8000566 <epd_init_partial+0x12>
    return 1;
 8000562:	2301      	movs	r3, #1
 8000564:	e000      	b.n	8000568 <epd_init_partial+0x14>
	epd_write_reg(0x21); // Display Update Controll
  epd_write_data(0x00);    // RED normal
  epd_write_data(0x00);    // single chip application
#endif

  return 0;
 8000566:	2300      	movs	r3, #0
}
 8000568:	4618      	mov	r0, r3
 800056a:	bd80      	pop	{r7, pc}

0800056c <epd_enter_deepsleepmode>:

void epd_enter_deepsleepmode(uint8_t mode)
{
 800056c:	b580      	push	{r7, lr}
 800056e:	b082      	sub	sp, #8
 8000570:	af00      	add	r7, sp, #0
 8000572:	4603      	mov	r3, r0
 8000574:	71fb      	strb	r3, [r7, #7]
epd_power_off();
 8000576:	f000 f821 	bl	80005bc <epd_power_off>
  epd_write_reg(0x10);
 800057a:	2010      	movs	r0, #16
 800057c:	f7ff fef4 	bl	8000368 <epd_write_reg>
  epd_write_data(mode);
 8000580:	79fb      	ldrb	r3, [r7, #7]
 8000582:	4618      	mov	r0, r3
 8000584:	f7ff ff10 	bl	80003a8 <epd_write_data>
  _hibernating = 1;
 8000588:	4b03      	ldr	r3, [pc, #12]	@ (8000598 <epd_enter_deepsleepmode+0x2c>)
 800058a:	2201      	movs	r2, #1
 800058c:	701a      	strb	r2, [r3, #0]
}
 800058e:	bf00      	nop
 8000590:	3708      	adds	r7, #8
 8000592:	46bd      	mov	sp, r7
 8000594:	bd80      	pop	{r7, pc}
 8000596:	bf00      	nop
 8000598:	20000000 	.word	0x20000000

0800059c <epd_power_on>:

uint8_t epd_power_on(void)
{
 800059c:	b580      	push	{r7, lr}
 800059e:	af00      	add	r7, sp, #0
	#if defined EPD_42
	epd_write_reg(0x22); // Display Update Control
	epd_write_data(0xe0);
	#else
	epd_write_reg(0x22); // Display Update Control
 80005a0:	2022      	movs	r0, #34	@ 0x22
 80005a2:	f7ff fee1 	bl	8000368 <epd_write_reg>
	epd_write_data(0xf8);
 80005a6:	20f8      	movs	r0, #248	@ 0xf8
 80005a8:	f7ff fefe 	bl	80003a8 <epd_write_data>
	#endif
  epd_write_reg(0x20); // Activate Display Update Sequence
 80005ac:	2020      	movs	r0, #32
 80005ae:	f7ff fedb 	bl	8000368 <epd_write_reg>

  return epd_wait_busy();
 80005b2:	f7ff ff3b 	bl	800042c <epd_wait_busy>
 80005b6:	4603      	mov	r3, r0
}
 80005b8:	4618      	mov	r0, r3
 80005ba:	bd80      	pop	{r7, pc}

080005bc <epd_power_off>:

uint8_t epd_power_off(void)
{
 80005bc:	b580      	push	{r7, lr}
 80005be:	af00      	add	r7, sp, #0
	epd_write_reg(0x22); // Display Update Control
 80005c0:	2022      	movs	r0, #34	@ 0x22
 80005c2:	f7ff fed1 	bl	8000368 <epd_write_reg>
	epd_write_data(0x83);
 80005c6:	2083      	movs	r0, #131	@ 0x83
 80005c8:	f7ff feee 	bl	80003a8 <epd_write_data>
  epd_write_reg(0x20); // Activate Display Update Sequence
 80005cc:	2020      	movs	r0, #32
 80005ce:	f7ff fecb 	bl	8000368 <epd_write_reg>

  return epd_wait_busy();
 80005d2:	f7ff ff2b 	bl	800042c <epd_wait_busy>
 80005d6:	4603      	mov	r3, r0
}
 80005d8:	4618      	mov	r0, r3
 80005da:	bd80      	pop	{r7, pc}

080005dc <epd_update>:
  epd_write_data(0x7F);
//  epd_write_data(0xF0);
}

void epd_update(void)
{
 80005dc:	b580      	push	{r7, lr}
 80005de:	af00      	add	r7, sp, #0
  
	#ifdef EPD_154
  epd_write_reg(0x22); // Display Update Control
 80005e0:	2022      	movs	r0, #34	@ 0x22
 80005e2:	f7ff fec1 	bl	8000368 <epd_write_reg>
	epd_write_data(0xF4);
 80005e6:	20f4      	movs	r0, #244	@ 0xf4
 80005e8:	f7ff fede 	bl	80003a8 <epd_write_data>
  epd_write_data(0xF7);
	#else
	epd_write_reg(0x22); // Display Update Control
  epd_write_data(0xF7);
#endif
  epd_write_reg(0x20); // Activate Display Update Sequence
 80005ec:	2020      	movs	r0, #32
 80005ee:	f7ff febb 	bl	8000368 <epd_write_reg>

  epd_wait_busy();
 80005f2:	f7ff ff1b 	bl	800042c <epd_wait_busy>
}
 80005f6:	bf00      	nop
 80005f8:	bd80      	pop	{r7, pc}

080005fa <epd_update_partial>:

void epd_update_partial(void)
{
 80005fa:	b580      	push	{r7, lr}
 80005fc:	af00      	add	r7, sp, #0
  #ifdef EPD_154
  epd_write_reg(0x22); // Display Update Control
 80005fe:	2022      	movs	r0, #34	@ 0x22
 8000600:	f7ff feb2 	bl	8000368 <epd_write_reg>
	epd_write_data(0xFC);
 8000604:	20fc      	movs	r0, #252	@ 0xfc
 8000606:	f7ff fecf 	bl	80003a8 <epd_write_data>
	epd_write_data(0xFF);
	#else
	epd_write_reg(0x22); // Display Update Control
  epd_write_data(0xCC);
#endif
  epd_write_reg(0x20); // Activate Display Update Sequence
 800060a:	2020      	movs	r0, #32
 800060c:	f7ff feac 	bl	8000368 <epd_write_reg>

  epd_wait_busy();
 8000610:	f7ff ff0c 	bl	800042c <epd_wait_busy>
}
 8000614:	bf00      	nop
 8000616:	bd80      	pop	{r7, pc}

08000618 <epd_setpos>:
	epd_write_data(y_end & 0xFF);
	epd_write_data((y_end >> 8) & 0xFF);
}

void epd_setpos(uint16_t x, uint16_t y)
{
 8000618:	b580      	push	{r7, lr}
 800061a:	b084      	sub	sp, #16
 800061c:	af00      	add	r7, sp, #0
 800061e:	4603      	mov	r3, r0
 8000620:	460a      	mov	r2, r1
 8000622:	80fb      	strh	r3, [r7, #6]
 8000624:	4613      	mov	r3, r2
 8000626:	80bb      	strh	r3, [r7, #4]
  uint8_t _x;
  uint16_t _y;

  _x = x / 8;
 8000628:	88fb      	ldrh	r3, [r7, #6]
 800062a:	08db      	lsrs	r3, r3, #3
 800062c:	b29b      	uxth	r3, r3
 800062e:	73fb      	strb	r3, [r7, #15]

#ifdef EPD_154
	_y = 199 - y;
 8000630:	88bb      	ldrh	r3, [r7, #4]
 8000632:	f1c3 03c7 	rsb	r3, r3, #199	@ 0xc7
 8000636:	81bb      	strh	r3, [r7, #12]
    _y = 295 - y;
	#elif defined(EPD_42)
	_y = y;
#endif

  epd_write_reg(0x4E); // set RAM x address count to 0;
 8000638:	204e      	movs	r0, #78	@ 0x4e
 800063a:	f7ff fe95 	bl	8000368 <epd_write_reg>
  epd_write_data(_x);
 800063e:	7bfb      	ldrb	r3, [r7, #15]
 8000640:	4618      	mov	r0, r3
 8000642:	f7ff feb1 	bl	80003a8 <epd_write_data>
  epd_write_reg(0x4F); // set RAM y address count to 0x127;
 8000646:	204f      	movs	r0, #79	@ 0x4f
 8000648:	f7ff fe8e 	bl	8000368 <epd_write_reg>
  epd_write_data(_y & 0xff);
 800064c:	89bb      	ldrh	r3, [r7, #12]
 800064e:	b2db      	uxtb	r3, r3
 8000650:	4618      	mov	r0, r3
 8000652:	f7ff fea9 	bl	80003a8 <epd_write_data>
  epd_write_data(_y >> 8 & 0x01);
 8000656:	89bb      	ldrh	r3, [r7, #12]
 8000658:	0a1b      	lsrs	r3, r3, #8
 800065a:	b29b      	uxth	r3, r3
 800065c:	b2db      	uxtb	r3, r3
 800065e:	f003 0301 	and.w	r3, r3, #1
 8000662:	b2db      	uxtb	r3, r3
 8000664:	4618      	mov	r0, r3
 8000666:	f7ff fe9f 	bl	80003a8 <epd_write_data>
}
 800066a:	bf00      	nop
 800066c:	3710      	adds	r7, #16
 800066e:	46bd      	mov	sp, r7
 8000670:	bd80      	pop	{r7, pc}

08000672 <epd_writedata>:

void epd_writedata(uint8_t *Image1, uint32_t length)
{
 8000672:	b580      	push	{r7, lr}
 8000674:	b084      	sub	sp, #16
 8000676:	af00      	add	r7, sp, #0
 8000678:	6078      	str	r0, [r7, #4]
 800067a:	6039      	str	r1, [r7, #0]
  epd_cs_reset();
 800067c:	f7ff fe5f 	bl	800033e <epd_cs_reset>
  for (uint32_t j = 0; j < length; j++)
 8000680:	2300      	movs	r3, #0
 8000682:	60fb      	str	r3, [r7, #12]
 8000684:	e009      	b.n	800069a <epd_writedata+0x28>
  {
    _epd_write_data(Image1[j]);
 8000686:	687a      	ldr	r2, [r7, #4]
 8000688:	68fb      	ldr	r3, [r7, #12]
 800068a:	4413      	add	r3, r2
 800068c:	781b      	ldrb	r3, [r3, #0]
 800068e:	4618      	mov	r0, r3
 8000690:	f7ff fea6 	bl	80003e0 <_epd_write_data>
  for (uint32_t j = 0; j < length; j++)
 8000694:	68fb      	ldr	r3, [r7, #12]
 8000696:	3301      	adds	r3, #1
 8000698:	60fb      	str	r3, [r7, #12]
 800069a:	68fa      	ldr	r2, [r7, #12]
 800069c:	683b      	ldr	r3, [r7, #0]
 800069e:	429a      	cmp	r2, r3
 80006a0:	d3f1      	bcc.n	8000686 <epd_writedata+0x14>
  }
  _epd_write_data_over();
 80006a2:	f7ff feb5 	bl	8000410 <_epd_write_data_over>
  epd_cs_set();
 80006a6:	f7ff fe40 	bl	800032a <epd_cs_set>
}
 80006aa:	bf00      	nop
 80006ac:	3710      	adds	r7, #16
 80006ae:	46bd      	mov	sp, r7
 80006b0:	bd80      	pop	{r7, pc}

080006b2 <epd_displayBW>:

  epd_update();
}

void epd_displayBW(uint8_t *Image)
{
 80006b2:	b580      	push	{r7, lr}
 80006b4:	b084      	sub	sp, #16
 80006b6:	af00      	add	r7, sp, #0
 80006b8:	6078      	str	r0, [r7, #4]
  uint32_t Width, Height;
  
  Width = EPD_H;
 80006ba:	23c8      	movs	r3, #200	@ 0xc8
 80006bc:	60fb      	str	r3, [r7, #12]
  Height = EPD_W_BUFF_SIZE;
 80006be:	2319      	movs	r3, #25
 80006c0:	60bb      	str	r3, [r7, #8]

  epd_setpos(0, 0);
 80006c2:	2100      	movs	r1, #0
 80006c4:	2000      	movs	r0, #0
 80006c6:	f7ff ffa7 	bl	8000618 <epd_setpos>
  epd_write_reg(0x26);
 80006ca:	2026      	movs	r0, #38	@ 0x26
 80006cc:	f7ff fe4c 	bl	8000368 <epd_write_reg>
  epd_writedata(Image, Width * Height);
 80006d0:	68fb      	ldr	r3, [r7, #12]
 80006d2:	68ba      	ldr	r2, [r7, #8]
 80006d4:	fb02 f303 	mul.w	r3, r2, r3
 80006d8:	4619      	mov	r1, r3
 80006da:	6878      	ldr	r0, [r7, #4]
 80006dc:	f7ff ffc9 	bl	8000672 <epd_writedata>

  epd_setpos(0, 0);
 80006e0:	2100      	movs	r1, #0
 80006e2:	2000      	movs	r0, #0
 80006e4:	f7ff ff98 	bl	8000618 <epd_setpos>
  epd_write_reg(0x24);
 80006e8:	2024      	movs	r0, #36	@ 0x24
 80006ea:	f7ff fe3d 	bl	8000368 <epd_write_reg>
  epd_writedata(Image, Width * Height);
 80006ee:	68fb      	ldr	r3, [r7, #12]
 80006f0:	68ba      	ldr	r2, [r7, #8]
 80006f2:	fb02 f303 	mul.w	r3, r2, r3
 80006f6:	4619      	mov	r1, r3
 80006f8:	6878      	ldr	r0, [r7, #4]
 80006fa:	f7ff ffba 	bl	8000672 <epd_writedata>

  epd_update();
 80006fe:	f7ff ff6d 	bl	80005dc <epd_update>
}
 8000702:	bf00      	nop
 8000704:	3710      	adds	r7, #16
 8000706:	46bd      	mov	sp, r7
 8000708:	bd80      	pop	{r7, pc}

0800070a <epd_displayBW_partial>:

void epd_displayBW_partial(uint8_t *Image)
{
 800070a:	b580      	push	{r7, lr}
 800070c:	b084      	sub	sp, #16
 800070e:	af00      	add	r7, sp, #0
 8000710:	6078      	str	r0, [r7, #4]
  uint32_t Width, Height;

  Width = EPD_H;
 8000712:	23c8      	movs	r3, #200	@ 0xc8
 8000714:	60fb      	str	r3, [r7, #12]
  Height = EPD_W_BUFF_SIZE;
 8000716:	2319      	movs	r3, #25
 8000718:	60bb      	str	r3, [r7, #8]

  epd_setpos(0, 0);
 800071a:	2100      	movs	r1, #0
 800071c:	2000      	movs	r0, #0
 800071e:	f7ff ff7b 	bl	8000618 <epd_setpos>
  epd_write_reg(0x24);
 8000722:	2024      	movs	r0, #36	@ 0x24
 8000724:	f7ff fe20 	bl	8000368 <epd_write_reg>
  epd_writedata(Image, Width * Height);
 8000728:	68fb      	ldr	r3, [r7, #12]
 800072a:	68ba      	ldr	r2, [r7, #8]
 800072c:	fb02 f303 	mul.w	r3, r2, r3
 8000730:	4619      	mov	r1, r3
 8000732:	6878      	ldr	r0, [r7, #4]
 8000734:	f7ff ff9d 	bl	8000672 <epd_writedata>

  epd_update_partial();
 8000738:	f7ff ff5f 	bl	80005fa <epd_update_partial>

  epd_setpos(0, 0);
 800073c:	2100      	movs	r1, #0
 800073e:	2000      	movs	r0, #0
 8000740:	f7ff ff6a 	bl	8000618 <epd_setpos>
  epd_write_reg(0x26);
 8000744:	2026      	movs	r0, #38	@ 0x26
 8000746:	f7ff fe0f 	bl	8000368 <epd_write_reg>
  epd_writedata(Image, Width * Height);
 800074a:	68fb      	ldr	r3, [r7, #12]
 800074c:	68ba      	ldr	r2, [r7, #8]
 800074e:	fb02 f303 	mul.w	r3, r2, r3
 8000752:	4619      	mov	r1, r3
 8000754:	6878      	ldr	r0, [r7, #4]
 8000756:	f7ff ff8c 	bl	8000672 <epd_writedata>
    }
 800075a:	bf00      	nop
 800075c:	3710      	adds	r7, #16
 800075e:	46bd      	mov	sp, r7
 8000760:	bd80      	pop	{r7, pc}
	...

08000764 <epd_paint_newimage>:
	#endif
  epd_update();
}

void epd_paint_newimage(uint8_t *image, uint16_t Width, uint16_t Height, uint16_t Rotate, uint16_t Color)
{
 8000764:	b480      	push	{r7}
 8000766:	b085      	sub	sp, #20
 8000768:	af00      	add	r7, sp, #0
 800076a:	60f8      	str	r0, [r7, #12]
 800076c:	4608      	mov	r0, r1
 800076e:	4611      	mov	r1, r2
 8000770:	461a      	mov	r2, r3
 8000772:	4603      	mov	r3, r0
 8000774:	817b      	strh	r3, [r7, #10]
 8000776:	460b      	mov	r3, r1
 8000778:	813b      	strh	r3, [r7, #8]
 800077a:	4613      	mov	r3, r2
 800077c:	80fb      	strh	r3, [r7, #6]
  EPD_Paint.Image = 0x00;
 800077e:	4b20      	ldr	r3, [pc, #128]	@ (8000800 <epd_paint_newimage+0x9c>)
 8000780:	2200      	movs	r2, #0
 8000782:	601a      	str	r2, [r3, #0]
  EPD_Paint.Image = image;
 8000784:	4a1e      	ldr	r2, [pc, #120]	@ (8000800 <epd_paint_newimage+0x9c>)
 8000786:	68fb      	ldr	r3, [r7, #12]
 8000788:	6013      	str	r3, [r2, #0]

  EPD_Paint.WidthMemory = Width;
 800078a:	4a1d      	ldr	r2, [pc, #116]	@ (8000800 <epd_paint_newimage+0x9c>)
 800078c:	897b      	ldrh	r3, [r7, #10]
 800078e:	8113      	strh	r3, [r2, #8]
  EPD_Paint.HeightMemory = Height;
 8000790:	4a1b      	ldr	r2, [pc, #108]	@ (8000800 <epd_paint_newimage+0x9c>)
 8000792:	893b      	ldrh	r3, [r7, #8]
 8000794:	8153      	strh	r3, [r2, #10]
  EPD_Paint.Color = Color;
 8000796:	4a1a      	ldr	r2, [pc, #104]	@ (8000800 <epd_paint_newimage+0x9c>)
 8000798:	8b3b      	ldrh	r3, [r7, #24]
 800079a:	8193      	strh	r3, [r2, #12]
  EPD_Paint.WidthByte = (Width % 8 == 0) ? (Width / 8) : (Width / 8 + 1);
 800079c:	897b      	ldrh	r3, [r7, #10]
 800079e:	f003 0307 	and.w	r3, r3, #7
 80007a2:	b29b      	uxth	r3, r3
 80007a4:	2b00      	cmp	r3, #0
 80007a6:	d103      	bne.n	80007b0 <epd_paint_newimage+0x4c>
 80007a8:	897b      	ldrh	r3, [r7, #10]
 80007aa:	08db      	lsrs	r3, r3, #3
 80007ac:	b29b      	uxth	r3, r3
 80007ae:	e004      	b.n	80007ba <epd_paint_newimage+0x56>
 80007b0:	897b      	ldrh	r3, [r7, #10]
 80007b2:	08db      	lsrs	r3, r3, #3
 80007b4:	b29b      	uxth	r3, r3
 80007b6:	3301      	adds	r3, #1
 80007b8:	b29b      	uxth	r3, r3
 80007ba:	4a11      	ldr	r2, [pc, #68]	@ (8000800 <epd_paint_newimage+0x9c>)
 80007bc:	8213      	strh	r3, [r2, #16]
  EPD_Paint.HeightByte = Height;
 80007be:	4a10      	ldr	r2, [pc, #64]	@ (8000800 <epd_paint_newimage+0x9c>)
 80007c0:	893b      	ldrh	r3, [r7, #8]
 80007c2:	8253      	strh	r3, [r2, #18]
  EPD_Paint.Rotate = Rotate;
 80007c4:	4a0e      	ldr	r2, [pc, #56]	@ (8000800 <epd_paint_newimage+0x9c>)
 80007c6:	88fb      	ldrh	r3, [r7, #6]
 80007c8:	81d3      	strh	r3, [r2, #14]
  if (Rotate == EPD_ROTATE_0 || Rotate == EPD_ROTATE_180)
 80007ca:	88fb      	ldrh	r3, [r7, #6]
 80007cc:	2b00      	cmp	r3, #0
 80007ce:	d002      	beq.n	80007d6 <epd_paint_newimage+0x72>
 80007d0:	88fb      	ldrh	r3, [r7, #6]
 80007d2:	2bb4      	cmp	r3, #180	@ 0xb4
 80007d4:	d106      	bne.n	80007e4 <epd_paint_newimage+0x80>
  {

    EPD_Paint.Width = Height;
 80007d6:	4a0a      	ldr	r2, [pc, #40]	@ (8000800 <epd_paint_newimage+0x9c>)
 80007d8:	893b      	ldrh	r3, [r7, #8]
 80007da:	8093      	strh	r3, [r2, #4]
    EPD_Paint.Height = Width;
 80007dc:	4a08      	ldr	r2, [pc, #32]	@ (8000800 <epd_paint_newimage+0x9c>)
 80007de:	897b      	ldrh	r3, [r7, #10]
 80007e0:	80d3      	strh	r3, [r2, #6]
 80007e2:	e006      	b.n	80007f2 <epd_paint_newimage+0x8e>
  }
  else
  {
    EPD_Paint.Width = Width;
 80007e4:	4a06      	ldr	r2, [pc, #24]	@ (8000800 <epd_paint_newimage+0x9c>)
 80007e6:	897b      	ldrh	r3, [r7, #10]
 80007e8:	8093      	strh	r3, [r2, #4]
    EPD_Paint.Height = Height;
 80007ea:	4a05      	ldr	r2, [pc, #20]	@ (8000800 <epd_paint_newimage+0x9c>)
 80007ec:	893b      	ldrh	r3, [r7, #8]
 80007ee:	80d3      	strh	r3, [r2, #6]
  }
}
 80007f0:	bf00      	nop
 80007f2:	bf00      	nop
 80007f4:	3714      	adds	r7, #20
 80007f6:	46bd      	mov	sp, r7
 80007f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007fc:	4770      	bx	lr
 80007fe:	bf00      	nop
 8000800:	2000007c 	.word	0x2000007c

08000804 <epd_paint_setpixel>:

void epd_paint_setpixel(uint16_t Xpoint, uint16_t Ypoint, uint16_t Color)
{
 8000804:	b480      	push	{r7}
 8000806:	b087      	sub	sp, #28
 8000808:	af00      	add	r7, sp, #0
 800080a:	4603      	mov	r3, r0
 800080c:	80fb      	strh	r3, [r7, #6]
 800080e:	460b      	mov	r3, r1
 8000810:	80bb      	strh	r3, [r7, #4]
 8000812:	4613      	mov	r3, r2
 8000814:	807b      	strh	r3, [r7, #2]
  uint16_t X, Y;
  uint32_t Addr;
  uint8_t Rdata;
  switch (EPD_Paint.Rotate)
 8000816:	4b3c      	ldr	r3, [pc, #240]	@ (8000908 <epd_paint_setpixel+0x104>)
 8000818:	89db      	ldrh	r3, [r3, #14]
 800081a:	f5b3 7f87 	cmp.w	r3, #270	@ 0x10e
 800081e:	d02e      	beq.n	800087e <epd_paint_setpixel+0x7a>
 8000820:	f5b3 7f87 	cmp.w	r3, #270	@ 0x10e
 8000824:	dc6a      	bgt.n	80008fc <epd_paint_setpixel+0xf8>
 8000826:	2bb4      	cmp	r3, #180	@ 0xb4
 8000828:	d01f      	beq.n	800086a <epd_paint_setpixel+0x66>
 800082a:	2bb4      	cmp	r3, #180	@ 0xb4
 800082c:	dc66      	bgt.n	80008fc <epd_paint_setpixel+0xf8>
 800082e:	2b00      	cmp	r3, #0
 8000830:	d002      	beq.n	8000838 <epd_paint_setpixel+0x34>
 8000832:	2b5a      	cmp	r3, #90	@ 0x5a
 8000834:	d00a      	beq.n	800084c <epd_paint_setpixel+0x48>
  case 270:
    X = Xpoint;
    Y = Ypoint;
    break;
  default:
    return;
 8000836:	e061      	b.n	80008fc <epd_paint_setpixel+0xf8>
    X = EPD_Paint.WidthMemory - Ypoint - 1;
 8000838:	4b33      	ldr	r3, [pc, #204]	@ (8000908 <epd_paint_setpixel+0x104>)
 800083a:	891a      	ldrh	r2, [r3, #8]
 800083c:	88bb      	ldrh	r3, [r7, #4]
 800083e:	1ad3      	subs	r3, r2, r3
 8000840:	b29b      	uxth	r3, r3
 8000842:	3b01      	subs	r3, #1
 8000844:	82fb      	strh	r3, [r7, #22]
    Y = Xpoint;
 8000846:	88fb      	ldrh	r3, [r7, #6]
 8000848:	82bb      	strh	r3, [r7, #20]
    break;
 800084a:	e01d      	b.n	8000888 <epd_paint_setpixel+0x84>
    X = EPD_Paint.WidthMemory - Xpoint - 1;
 800084c:	4b2e      	ldr	r3, [pc, #184]	@ (8000908 <epd_paint_setpixel+0x104>)
 800084e:	891a      	ldrh	r2, [r3, #8]
 8000850:	88fb      	ldrh	r3, [r7, #6]
 8000852:	1ad3      	subs	r3, r2, r3
 8000854:	b29b      	uxth	r3, r3
 8000856:	3b01      	subs	r3, #1
 8000858:	82fb      	strh	r3, [r7, #22]
    Y = EPD_Paint.HeightMemory - Ypoint - 1;
 800085a:	4b2b      	ldr	r3, [pc, #172]	@ (8000908 <epd_paint_setpixel+0x104>)
 800085c:	895a      	ldrh	r2, [r3, #10]
 800085e:	88bb      	ldrh	r3, [r7, #4]
 8000860:	1ad3      	subs	r3, r2, r3
 8000862:	b29b      	uxth	r3, r3
 8000864:	3b01      	subs	r3, #1
 8000866:	82bb      	strh	r3, [r7, #20]
    break;
 8000868:	e00e      	b.n	8000888 <epd_paint_setpixel+0x84>
    X = Ypoint;
 800086a:	88bb      	ldrh	r3, [r7, #4]
 800086c:	82fb      	strh	r3, [r7, #22]
    Y = EPD_Paint.HeightMemory - Xpoint - 1;
 800086e:	4b26      	ldr	r3, [pc, #152]	@ (8000908 <epd_paint_setpixel+0x104>)
 8000870:	895a      	ldrh	r2, [r3, #10]
 8000872:	88fb      	ldrh	r3, [r7, #6]
 8000874:	1ad3      	subs	r3, r2, r3
 8000876:	b29b      	uxth	r3, r3
 8000878:	3b01      	subs	r3, #1
 800087a:	82bb      	strh	r3, [r7, #20]
    break;
 800087c:	e004      	b.n	8000888 <epd_paint_setpixel+0x84>
    X = Xpoint;
 800087e:	88fb      	ldrh	r3, [r7, #6]
 8000880:	82fb      	strh	r3, [r7, #22]
    Y = Ypoint;
 8000882:	88bb      	ldrh	r3, [r7, #4]
 8000884:	82bb      	strh	r3, [r7, #20]
    break;
 8000886:	bf00      	nop
  }
  Addr = X / 8 + Y * EPD_Paint.WidthByte;
 8000888:	8afb      	ldrh	r3, [r7, #22]
 800088a:	08db      	lsrs	r3, r3, #3
 800088c:	b29b      	uxth	r3, r3
 800088e:	4619      	mov	r1, r3
 8000890:	8abb      	ldrh	r3, [r7, #20]
 8000892:	4a1d      	ldr	r2, [pc, #116]	@ (8000908 <epd_paint_setpixel+0x104>)
 8000894:	8a12      	ldrh	r2, [r2, #16]
 8000896:	fb02 f303 	mul.w	r3, r2, r3
 800089a:	440b      	add	r3, r1
 800089c:	613b      	str	r3, [r7, #16]
  Rdata = EPD_Paint.Image[Addr];
 800089e:	4b1a      	ldr	r3, [pc, #104]	@ (8000908 <epd_paint_setpixel+0x104>)
 80008a0:	681a      	ldr	r2, [r3, #0]
 80008a2:	693b      	ldr	r3, [r7, #16]
 80008a4:	4413      	add	r3, r2
 80008a6:	781b      	ldrb	r3, [r3, #0]
 80008a8:	73fb      	strb	r3, [r7, #15]
  if (Color == EPD_COLOR_BLACK)
 80008aa:	887b      	ldrh	r3, [r7, #2]
 80008ac:	2b00      	cmp	r3, #0
 80008ae:	d113      	bne.n	80008d8 <epd_paint_setpixel+0xd4>
  {
    EPD_Paint.Image[Addr] = Rdata & ~(0x80 >> (X % 8));
 80008b0:	8afb      	ldrh	r3, [r7, #22]
 80008b2:	f003 0307 	and.w	r3, r3, #7
 80008b6:	2280      	movs	r2, #128	@ 0x80
 80008b8:	fa42 f303 	asr.w	r3, r2, r3
 80008bc:	b25b      	sxtb	r3, r3
 80008be:	43db      	mvns	r3, r3
 80008c0:	b25a      	sxtb	r2, r3
 80008c2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80008c6:	4013      	ands	r3, r2
 80008c8:	b259      	sxtb	r1, r3
 80008ca:	4b0f      	ldr	r3, [pc, #60]	@ (8000908 <epd_paint_setpixel+0x104>)
 80008cc:	681a      	ldr	r2, [r3, #0]
 80008ce:	693b      	ldr	r3, [r7, #16]
 80008d0:	4413      	add	r3, r2
 80008d2:	b2ca      	uxtb	r2, r1
 80008d4:	701a      	strb	r2, [r3, #0]
 80008d6:	e012      	b.n	80008fe <epd_paint_setpixel+0xfa>
  }
  else
    EPD_Paint.Image[Addr] = Rdata | (0x80 >> (X % 8));
 80008d8:	8afb      	ldrh	r3, [r7, #22]
 80008da:	f003 0307 	and.w	r3, r3, #7
 80008de:	2280      	movs	r2, #128	@ 0x80
 80008e0:	fa42 f303 	asr.w	r3, r2, r3
 80008e4:	b25a      	sxtb	r2, r3
 80008e6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80008ea:	4313      	orrs	r3, r2
 80008ec:	b259      	sxtb	r1, r3
 80008ee:	4b06      	ldr	r3, [pc, #24]	@ (8000908 <epd_paint_setpixel+0x104>)
 80008f0:	681a      	ldr	r2, [r3, #0]
 80008f2:	693b      	ldr	r3, [r7, #16]
 80008f4:	4413      	add	r3, r2
 80008f6:	b2ca      	uxtb	r2, r1
 80008f8:	701a      	strb	r2, [r3, #0]
 80008fa:	e000      	b.n	80008fe <epd_paint_setpixel+0xfa>
    return;
 80008fc:	bf00      	nop
}
 80008fe:	371c      	adds	r7, #28
 8000900:	46bd      	mov	sp, r7
 8000902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000906:	4770      	bx	lr
 8000908:	2000007c 	.word	0x2000007c

0800090c <epd_paint_clear>:

void epd_paint_clear(uint16_t color)
{
 800090c:	b480      	push	{r7}
 800090e:	b085      	sub	sp, #20
 8000910:	af00      	add	r7, sp, #0
 8000912:	4603      	mov	r3, r0
 8000914:	80fb      	strh	r3, [r7, #6]
  uint16_t X, Y;
  uint32_t Addr;

  for (Y = 0; Y < EPD_Paint.HeightByte; Y++)
 8000916:	2300      	movs	r3, #0
 8000918:	81bb      	strh	r3, [r7, #12]
 800091a:	e01c      	b.n	8000956 <epd_paint_clear+0x4a>
  {
    for (X = 0; X < EPD_Paint.WidthByte; X++)
 800091c:	2300      	movs	r3, #0
 800091e:	81fb      	strh	r3, [r7, #14]
 8000920:	e011      	b.n	8000946 <epd_paint_clear+0x3a>
    { // 8 pixel =  1 byte
      Addr = X + Y * EPD_Paint.WidthByte;
 8000922:	89fa      	ldrh	r2, [r7, #14]
 8000924:	89bb      	ldrh	r3, [r7, #12]
 8000926:	4912      	ldr	r1, [pc, #72]	@ (8000970 <epd_paint_clear+0x64>)
 8000928:	8a09      	ldrh	r1, [r1, #16]
 800092a:	fb01 f303 	mul.w	r3, r1, r3
 800092e:	4413      	add	r3, r2
 8000930:	60bb      	str	r3, [r7, #8]
      EPD_Paint.Image[Addr] = color;
 8000932:	4b0f      	ldr	r3, [pc, #60]	@ (8000970 <epd_paint_clear+0x64>)
 8000934:	681a      	ldr	r2, [r3, #0]
 8000936:	68bb      	ldr	r3, [r7, #8]
 8000938:	4413      	add	r3, r2
 800093a:	88fa      	ldrh	r2, [r7, #6]
 800093c:	b2d2      	uxtb	r2, r2
 800093e:	701a      	strb	r2, [r3, #0]
    for (X = 0; X < EPD_Paint.WidthByte; X++)
 8000940:	89fb      	ldrh	r3, [r7, #14]
 8000942:	3301      	adds	r3, #1
 8000944:	81fb      	strh	r3, [r7, #14]
 8000946:	4b0a      	ldr	r3, [pc, #40]	@ (8000970 <epd_paint_clear+0x64>)
 8000948:	8a1b      	ldrh	r3, [r3, #16]
 800094a:	89fa      	ldrh	r2, [r7, #14]
 800094c:	429a      	cmp	r2, r3
 800094e:	d3e8      	bcc.n	8000922 <epd_paint_clear+0x16>
  for (Y = 0; Y < EPD_Paint.HeightByte; Y++)
 8000950:	89bb      	ldrh	r3, [r7, #12]
 8000952:	3301      	adds	r3, #1
 8000954:	81bb      	strh	r3, [r7, #12]
 8000956:	4b06      	ldr	r3, [pc, #24]	@ (8000970 <epd_paint_clear+0x64>)
 8000958:	8a5b      	ldrh	r3, [r3, #18]
 800095a:	89ba      	ldrh	r2, [r7, #12]
 800095c:	429a      	cmp	r2, r3
 800095e:	d3dd      	bcc.n	800091c <epd_paint_clear+0x10>
    }
  }
}
 8000960:	bf00      	nop
 8000962:	bf00      	nop
 8000964:	3714      	adds	r7, #20
 8000966:	46bd      	mov	sp, r7
 8000968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800096c:	4770      	bx	lr
 800096e:	bf00      	nop
 8000970:	2000007c 	.word	0x2000007c

08000974 <epd_paint_selectimage>:

void epd_paint_selectimage(uint8_t *image)
{
 8000974:	b480      	push	{r7}
 8000976:	b083      	sub	sp, #12
 8000978:	af00      	add	r7, sp, #0
 800097a:	6078      	str	r0, [r7, #4]
  EPD_Paint.Image = image;
 800097c:	4a04      	ldr	r2, [pc, #16]	@ (8000990 <epd_paint_selectimage+0x1c>)
 800097e:	687b      	ldr	r3, [r7, #4]
 8000980:	6013      	str	r3, [r2, #0]
}
 8000982:	bf00      	nop
 8000984:	370c      	adds	r7, #12
 8000986:	46bd      	mov	sp, r7
 8000988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800098c:	4770      	bx	lr
 800098e:	bf00      	nop
 8000990:	2000007c 	.word	0x2000007c

08000994 <epd_paint_drawPoint>:

void epd_paint_drawPoint(uint16_t Xpoint, uint16_t Ypoint, uint16_t Color)
{
 8000994:	b580      	push	{r7, lr}
 8000996:	b082      	sub	sp, #8
 8000998:	af00      	add	r7, sp, #0
 800099a:	4603      	mov	r3, r0
 800099c:	80fb      	strh	r3, [r7, #6]
 800099e:	460b      	mov	r3, r1
 80009a0:	80bb      	strh	r3, [r7, #4]
 80009a2:	4613      	mov	r3, r2
 80009a4:	807b      	strh	r3, [r7, #2]
  epd_paint_setpixel(Xpoint - 1, Ypoint - 1, Color);
 80009a6:	88fb      	ldrh	r3, [r7, #6]
 80009a8:	3b01      	subs	r3, #1
 80009aa:	b298      	uxth	r0, r3
 80009ac:	88bb      	ldrh	r3, [r7, #4]
 80009ae:	3b01      	subs	r3, #1
 80009b0:	b29b      	uxth	r3, r3
 80009b2:	887a      	ldrh	r2, [r7, #2]
 80009b4:	4619      	mov	r1, r3
 80009b6:	f7ff ff25 	bl	8000804 <epd_paint_setpixel>
}
 80009ba:	bf00      	nop
 80009bc:	3708      	adds	r7, #8
 80009be:	46bd      	mov	sp, r7
 80009c0:	bd80      	pop	{r7, pc}
	...

080009c4 <epd_paint_showChar>:
    }
  }
}

void epd_paint_showChar(uint16_t x, uint16_t y, uint16_t chr, uint16_t size1, uint16_t color)
{
 80009c4:	b590      	push	{r4, r7, lr}
 80009c6:	b087      	sub	sp, #28
 80009c8:	af00      	add	r7, sp, #0
 80009ca:	4604      	mov	r4, r0
 80009cc:	4608      	mov	r0, r1
 80009ce:	4611      	mov	r1, r2
 80009d0:	461a      	mov	r2, r3
 80009d2:	4623      	mov	r3, r4
 80009d4:	80fb      	strh	r3, [r7, #6]
 80009d6:	4603      	mov	r3, r0
 80009d8:	80bb      	strh	r3, [r7, #4]
 80009da:	460b      	mov	r3, r1
 80009dc:	807b      	strh	r3, [r7, #2]
 80009de:	4613      	mov	r3, r2
 80009e0:	803b      	strh	r3, [r7, #0]
  uint16_t i, m, temp, size2, chr1;
  uint16_t x0, y0;
  x += 1, y += 1, x0 = x, y0 = y;
 80009e2:	88fb      	ldrh	r3, [r7, #6]
 80009e4:	3301      	adds	r3, #1
 80009e6:	80fb      	strh	r3, [r7, #6]
 80009e8:	88bb      	ldrh	r3, [r7, #4]
 80009ea:	3301      	adds	r3, #1
 80009ec:	80bb      	strh	r3, [r7, #4]
 80009ee:	88fb      	ldrh	r3, [r7, #6]
 80009f0:	81bb      	strh	r3, [r7, #12]
 80009f2:	88bb      	ldrh	r3, [r7, #4]
 80009f4:	81fb      	strh	r3, [r7, #14]
  if (x - size1 > EPD_H)
 80009f6:	88fa      	ldrh	r2, [r7, #6]
 80009f8:	883b      	ldrh	r3, [r7, #0]
 80009fa:	1ad3      	subs	r3, r2, r3
 80009fc:	2bc8      	cmp	r3, #200	@ 0xc8
 80009fe:	f300 809d 	bgt.w	8000b3c <epd_paint_showChar+0x178>
    return;
  if (size1 == 8)
 8000a02:	883b      	ldrh	r3, [r7, #0]
 8000a04:	2b08      	cmp	r3, #8
 8000a06:	d102      	bne.n	8000a0e <epd_paint_showChar+0x4a>
    size2 = 6;
 8000a08:	2306      	movs	r3, #6
 8000a0a:	823b      	strh	r3, [r7, #16]
 8000a0c:	e014      	b.n	8000a38 <epd_paint_showChar+0x74>
  else
    size2 = (size1 / 8 + ((size1 % 8) ? 1 : 0)) * (size1 / 2);
 8000a0e:	883b      	ldrh	r3, [r7, #0]
 8000a10:	08db      	lsrs	r3, r3, #3
 8000a12:	b29b      	uxth	r3, r3
 8000a14:	461a      	mov	r2, r3
 8000a16:	883b      	ldrh	r3, [r7, #0]
 8000a18:	f003 0307 	and.w	r3, r3, #7
 8000a1c:	b29b      	uxth	r3, r3
 8000a1e:	2b00      	cmp	r3, #0
 8000a20:	bf14      	ite	ne
 8000a22:	2301      	movne	r3, #1
 8000a24:	2300      	moveq	r3, #0
 8000a26:	b2db      	uxtb	r3, r3
 8000a28:	4413      	add	r3, r2
 8000a2a:	b29a      	uxth	r2, r3
 8000a2c:	883b      	ldrh	r3, [r7, #0]
 8000a2e:	085b      	lsrs	r3, r3, #1
 8000a30:	b29b      	uxth	r3, r3
 8000a32:	fb12 f303 	smulbb	r3, r2, r3
 8000a36:	823b      	strh	r3, [r7, #16]
  chr1 = chr - ' ';
 8000a38:	887b      	ldrh	r3, [r7, #2]
 8000a3a:	3b20      	subs	r3, #32
 8000a3c:	817b      	strh	r3, [r7, #10]
  for (i = 0; i < size2; i++)
 8000a3e:	2300      	movs	r3, #0
 8000a40:	82fb      	strh	r3, [r7, #22]
 8000a42:	e076      	b.n	8000b32 <epd_paint_showChar+0x16e>
  {
    if (size1 == 8)
 8000a44:	883b      	ldrh	r3, [r7, #0]
 8000a46:	2b08      	cmp	r3, #8
 8000a48:	d10b      	bne.n	8000a62 <epd_paint_showChar+0x9e>
    {
      temp = asc2_0806[chr1][i];
 8000a4a:	897a      	ldrh	r2, [r7, #10]
 8000a4c:	8af9      	ldrh	r1, [r7, #22]
 8000a4e:	483e      	ldr	r0, [pc, #248]	@ (8000b48 <epd_paint_showChar+0x184>)
 8000a50:	4613      	mov	r3, r2
 8000a52:	005b      	lsls	r3, r3, #1
 8000a54:	4413      	add	r3, r2
 8000a56:	005b      	lsls	r3, r3, #1
 8000a58:	4403      	add	r3, r0
 8000a5a:	440b      	add	r3, r1
 8000a5c:	781b      	ldrb	r3, [r3, #0]
 8000a5e:	827b      	strh	r3, [r7, #18]
 8000a60:	e028      	b.n	8000ab4 <epd_paint_showChar+0xf0>
    } // 0806
    else if (size1 == 12)
 8000a62:	883b      	ldrh	r3, [r7, #0]
 8000a64:	2b0c      	cmp	r3, #12
 8000a66:	d10b      	bne.n	8000a80 <epd_paint_showChar+0xbc>
    {
      temp = asc2_1206[chr1][i];
 8000a68:	897a      	ldrh	r2, [r7, #10]
 8000a6a:	8af9      	ldrh	r1, [r7, #22]
 8000a6c:	4837      	ldr	r0, [pc, #220]	@ (8000b4c <epd_paint_showChar+0x188>)
 8000a6e:	4613      	mov	r3, r2
 8000a70:	005b      	lsls	r3, r3, #1
 8000a72:	4413      	add	r3, r2
 8000a74:	009b      	lsls	r3, r3, #2
 8000a76:	4403      	add	r3, r0
 8000a78:	440b      	add	r3, r1
 8000a7a:	781b      	ldrb	r3, [r3, #0]
 8000a7c:	827b      	strh	r3, [r7, #18]
 8000a7e:	e019      	b.n	8000ab4 <epd_paint_showChar+0xf0>
    } // 1206
    else if (size1 == 16)
 8000a80:	883b      	ldrh	r3, [r7, #0]
 8000a82:	2b10      	cmp	r3, #16
 8000a84:	d108      	bne.n	8000a98 <epd_paint_showChar+0xd4>
    {
      temp = asc2_1608[chr1][i];
 8000a86:	897a      	ldrh	r2, [r7, #10]
 8000a88:	8afb      	ldrh	r3, [r7, #22]
 8000a8a:	4931      	ldr	r1, [pc, #196]	@ (8000b50 <epd_paint_showChar+0x18c>)
 8000a8c:	0112      	lsls	r2, r2, #4
 8000a8e:	440a      	add	r2, r1
 8000a90:	4413      	add	r3, r2
 8000a92:	781b      	ldrb	r3, [r3, #0]
 8000a94:	827b      	strh	r3, [r7, #18]
 8000a96:	e00d      	b.n	8000ab4 <epd_paint_showChar+0xf0>
    } // 1608
    else if (size1 == 24)
 8000a98:	883b      	ldrh	r3, [r7, #0]
 8000a9a:	2b18      	cmp	r3, #24
 8000a9c:	d150      	bne.n	8000b40 <epd_paint_showChar+0x17c>
    {
      temp = asc2_2412[chr1][i];
 8000a9e:	897a      	ldrh	r2, [r7, #10]
 8000aa0:	8af9      	ldrh	r1, [r7, #22]
 8000aa2:	482c      	ldr	r0, [pc, #176]	@ (8000b54 <epd_paint_showChar+0x190>)
 8000aa4:	4613      	mov	r3, r2
 8000aa6:	00db      	lsls	r3, r3, #3
 8000aa8:	4413      	add	r3, r2
 8000aaa:	009b      	lsls	r3, r3, #2
 8000aac:	4403      	add	r3, r0
 8000aae:	440b      	add	r3, r1
 8000ab0:	781b      	ldrb	r3, [r3, #0]
 8000ab2:	827b      	strh	r3, [r7, #18]
    } // 2412
    else
      return;
    for (m = 0; m < 8; m++)
 8000ab4:	2300      	movs	r3, #0
 8000ab6:	82bb      	strh	r3, [r7, #20]
 8000ab8:	e020      	b.n	8000afc <epd_paint_showChar+0x138>
    {
      if (temp & 0x01)
 8000aba:	8a7b      	ldrh	r3, [r7, #18]
 8000abc:	f003 0301 	and.w	r3, r3, #1
 8000ac0:	2b00      	cmp	r3, #0
 8000ac2:	d006      	beq.n	8000ad2 <epd_paint_showChar+0x10e>
        epd_paint_drawPoint(x, y, color);
 8000ac4:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8000ac6:	88b9      	ldrh	r1, [r7, #4]
 8000ac8:	88fb      	ldrh	r3, [r7, #6]
 8000aca:	4618      	mov	r0, r3
 8000acc:	f7ff ff62 	bl	8000994 <epd_paint_drawPoint>
 8000ad0:	e00b      	b.n	8000aea <epd_paint_showChar+0x126>
      else
        epd_paint_drawPoint(x, y, !color);
 8000ad2:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8000ad4:	2b00      	cmp	r3, #0
 8000ad6:	bf0c      	ite	eq
 8000ad8:	2301      	moveq	r3, #1
 8000ada:	2300      	movne	r3, #0
 8000adc:	b2db      	uxtb	r3, r3
 8000ade:	461a      	mov	r2, r3
 8000ae0:	88b9      	ldrh	r1, [r7, #4]
 8000ae2:	88fb      	ldrh	r3, [r7, #6]
 8000ae4:	4618      	mov	r0, r3
 8000ae6:	f7ff ff55 	bl	8000994 <epd_paint_drawPoint>
      temp >>= 1;
 8000aea:	8a7b      	ldrh	r3, [r7, #18]
 8000aec:	085b      	lsrs	r3, r3, #1
 8000aee:	827b      	strh	r3, [r7, #18]
      y++;
 8000af0:	88bb      	ldrh	r3, [r7, #4]
 8000af2:	3301      	adds	r3, #1
 8000af4:	80bb      	strh	r3, [r7, #4]
    for (m = 0; m < 8; m++)
 8000af6:	8abb      	ldrh	r3, [r7, #20]
 8000af8:	3301      	adds	r3, #1
 8000afa:	82bb      	strh	r3, [r7, #20]
 8000afc:	8abb      	ldrh	r3, [r7, #20]
 8000afe:	2b07      	cmp	r3, #7
 8000b00:	d9db      	bls.n	8000aba <epd_paint_showChar+0xf6>
    }
    x++;
 8000b02:	88fb      	ldrh	r3, [r7, #6]
 8000b04:	3301      	adds	r3, #1
 8000b06:	80fb      	strh	r3, [r7, #6]
    if ((size1 != 8) && ((x - x0) == size1 / 2))
 8000b08:	883b      	ldrh	r3, [r7, #0]
 8000b0a:	2b08      	cmp	r3, #8
 8000b0c:	d00c      	beq.n	8000b28 <epd_paint_showChar+0x164>
 8000b0e:	88fa      	ldrh	r2, [r7, #6]
 8000b10:	89bb      	ldrh	r3, [r7, #12]
 8000b12:	1ad3      	subs	r3, r2, r3
 8000b14:	883a      	ldrh	r2, [r7, #0]
 8000b16:	0852      	lsrs	r2, r2, #1
 8000b18:	b292      	uxth	r2, r2
 8000b1a:	4293      	cmp	r3, r2
 8000b1c:	d104      	bne.n	8000b28 <epd_paint_showChar+0x164>
    {
      x = x0;
 8000b1e:	89bb      	ldrh	r3, [r7, #12]
 8000b20:	80fb      	strh	r3, [r7, #6]
      y0 = y0 + 8;
 8000b22:	89fb      	ldrh	r3, [r7, #14]
 8000b24:	3308      	adds	r3, #8
 8000b26:	81fb      	strh	r3, [r7, #14]
    }
    y = y0;
 8000b28:	89fb      	ldrh	r3, [r7, #14]
 8000b2a:	80bb      	strh	r3, [r7, #4]
  for (i = 0; i < size2; i++)
 8000b2c:	8afb      	ldrh	r3, [r7, #22]
 8000b2e:	3301      	adds	r3, #1
 8000b30:	82fb      	strh	r3, [r7, #22]
 8000b32:	8afa      	ldrh	r2, [r7, #22]
 8000b34:	8a3b      	ldrh	r3, [r7, #16]
 8000b36:	429a      	cmp	r2, r3
 8000b38:	d384      	bcc.n	8000a44 <epd_paint_showChar+0x80>
 8000b3a:	e002      	b.n	8000b42 <epd_paint_showChar+0x17e>
    return;
 8000b3c:	bf00      	nop
 8000b3e:	e000      	b.n	8000b42 <epd_paint_showChar+0x17e>
      return;
 8000b40:	bf00      	nop
  }
}
 8000b42:	371c      	adds	r7, #28
 8000b44:	46bd      	mov	sp, r7
 8000b46:	bd90      	pop	{r4, r7, pc}
 8000b48:	080034fc 	.word	0x080034fc
 8000b4c:	08003724 	.word	0x08003724
 8000b50:	08003b98 	.word	0x08003b98
 8000b54:	08004188 	.word	0x08004188

08000b58 <epd_paint_showString>:

void epd_paint_showString(uint16_t x, uint16_t y, uint8_t *chr, uint16_t size1, uint16_t color)
{
 8000b58:	b590      	push	{r4, r7, lr}
 8000b5a:	b087      	sub	sp, #28
 8000b5c:	af02      	add	r7, sp, #8
 8000b5e:	60ba      	str	r2, [r7, #8]
 8000b60:	461a      	mov	r2, r3
 8000b62:	4603      	mov	r3, r0
 8000b64:	81fb      	strh	r3, [r7, #14]
 8000b66:	460b      	mov	r3, r1
 8000b68:	81bb      	strh	r3, [r7, #12]
 8000b6a:	4613      	mov	r3, r2
 8000b6c:	80fb      	strh	r3, [r7, #6]
  while (*chr != '\0')
 8000b6e:	e026      	b.n	8000bbe <epd_paint_showString+0x66>
  {
    epd_paint_showChar(x, y, *chr, size1, color);
 8000b70:	68bb      	ldr	r3, [r7, #8]
 8000b72:	781b      	ldrb	r3, [r3, #0]
 8000b74:	461c      	mov	r4, r3
 8000b76:	88fa      	ldrh	r2, [r7, #6]
 8000b78:	89b9      	ldrh	r1, [r7, #12]
 8000b7a:	89f8      	ldrh	r0, [r7, #14]
 8000b7c:	8c3b      	ldrh	r3, [r7, #32]
 8000b7e:	9300      	str	r3, [sp, #0]
 8000b80:	4613      	mov	r3, r2
 8000b82:	4622      	mov	r2, r4
 8000b84:	f7ff ff1e 	bl	80009c4 <epd_paint_showChar>
    chr++;
 8000b88:	68bb      	ldr	r3, [r7, #8]
 8000b8a:	3301      	adds	r3, #1
 8000b8c:	60bb      	str	r3, [r7, #8]
    if (size1 == 8)
 8000b8e:	88fb      	ldrh	r3, [r7, #6]
 8000b90:	2b08      	cmp	r3, #8
 8000b92:	d106      	bne.n	8000ba2 <epd_paint_showString+0x4a>
    {
      x += 6;
 8000b94:	89fb      	ldrh	r3, [r7, #14]
 8000b96:	3306      	adds	r3, #6
 8000b98:	81fb      	strh	r3, [r7, #14]
      if(x > EPD_H-6)
 8000b9a:	89fb      	ldrh	r3, [r7, #14]
 8000b9c:	2bc2      	cmp	r3, #194	@ 0xc2
 8000b9e:	d90e      	bls.n	8000bbe <epd_paint_showString+0x66>
				break;
 8000ba0:	e013      	b.n	8000bca <epd_paint_showString+0x72>
    }
    else
    {
      x += size1 / 2;
 8000ba2:	88fb      	ldrh	r3, [r7, #6]
 8000ba4:	085b      	lsrs	r3, r3, #1
 8000ba6:	b29a      	uxth	r2, r3
 8000ba8:	89fb      	ldrh	r3, [r7, #14]
 8000baa:	4413      	add	r3, r2
 8000bac:	81fb      	strh	r3, [r7, #14]
      if(x > EPD_H-size1 / 2)
 8000bae:	89fa      	ldrh	r2, [r7, #14]
 8000bb0:	88fb      	ldrh	r3, [r7, #6]
 8000bb2:	085b      	lsrs	r3, r3, #1
 8000bb4:	b29b      	uxth	r3, r3
 8000bb6:	f1c3 03c8 	rsb	r3, r3, #200	@ 0xc8
 8000bba:	429a      	cmp	r2, r3
 8000bbc:	dc04      	bgt.n	8000bc8 <epd_paint_showString+0x70>
  while (*chr != '\0')
 8000bbe:	68bb      	ldr	r3, [r7, #8]
 8000bc0:	781b      	ldrb	r3, [r3, #0]
 8000bc2:	2b00      	cmp	r3, #0
 8000bc4:	d1d4      	bne.n	8000b70 <epd_paint_showString+0x18>
				break;
    }
  }
}
 8000bc6:	e000      	b.n	8000bca <epd_paint_showString+0x72>
				break;
 8000bc8:	bf00      	nop
}
 8000bca:	bf00      	nop
 8000bcc:	3714      	adds	r7, #20
 8000bce:	46bd      	mov	sp, r7
 8000bd0:	bd90      	pop	{r4, r7, pc}

08000bd2 <epd_paint_showPicture>:
    y = y0;
  }
}

void epd_paint_showPicture(uint16_t x, uint16_t y, uint16_t sizex, uint16_t sizey, const uint8_t BMP[], uint16_t Color)
{
 8000bd2:	b590      	push	{r4, r7, lr}
 8000bd4:	b087      	sub	sp, #28
 8000bd6:	af00      	add	r7, sp, #0
 8000bd8:	4604      	mov	r4, r0
 8000bda:	4608      	mov	r0, r1
 8000bdc:	4611      	mov	r1, r2
 8000bde:	461a      	mov	r2, r3
 8000be0:	4623      	mov	r3, r4
 8000be2:	80fb      	strh	r3, [r7, #6]
 8000be4:	4603      	mov	r3, r0
 8000be6:	80bb      	strh	r3, [r7, #4]
 8000be8:	460b      	mov	r3, r1
 8000bea:	807b      	strh	r3, [r7, #2]
 8000bec:	4613      	mov	r3, r2
 8000bee:	803b      	strh	r3, [r7, #0]
  uint16_t j = 0;
 8000bf0:	2300      	movs	r3, #0
 8000bf2:	82fb      	strh	r3, [r7, #22]
  uint16_t i, n = 0, temp = 0, m = 0;
 8000bf4:	2300      	movs	r3, #0
 8000bf6:	827b      	strh	r3, [r7, #18]
 8000bf8:	2300      	movs	r3, #0
 8000bfa:	823b      	strh	r3, [r7, #16]
 8000bfc:	2300      	movs	r3, #0
 8000bfe:	81fb      	strh	r3, [r7, #14]
  uint16_t x0 = 0, y0 = 0;
 8000c00:	2300      	movs	r3, #0
 8000c02:	817b      	strh	r3, [r7, #10]
 8000c04:	2300      	movs	r3, #0
 8000c06:	81bb      	strh	r3, [r7, #12]
  x += 1, y += 1, x0 = x, y0 = y;
 8000c08:	88fb      	ldrh	r3, [r7, #6]
 8000c0a:	3301      	adds	r3, #1
 8000c0c:	80fb      	strh	r3, [r7, #6]
 8000c0e:	88bb      	ldrh	r3, [r7, #4]
 8000c10:	3301      	adds	r3, #1
 8000c12:	80bb      	strh	r3, [r7, #4]
 8000c14:	88fb      	ldrh	r3, [r7, #6]
 8000c16:	817b      	strh	r3, [r7, #10]
 8000c18:	88bb      	ldrh	r3, [r7, #4]
 8000c1a:	81bb      	strh	r3, [r7, #12]
  sizey = sizey / 8 + ((sizey % 8) ? 1 : 0);
 8000c1c:	883b      	ldrh	r3, [r7, #0]
 8000c1e:	08db      	lsrs	r3, r3, #3
 8000c20:	b29b      	uxth	r3, r3
 8000c22:	883a      	ldrh	r2, [r7, #0]
 8000c24:	f002 0207 	and.w	r2, r2, #7
 8000c28:	b292      	uxth	r2, r2
 8000c2a:	2a00      	cmp	r2, #0
 8000c2c:	bf14      	ite	ne
 8000c2e:	2201      	movne	r2, #1
 8000c30:	2200      	moveq	r2, #0
 8000c32:	b2d2      	uxtb	r2, r2
 8000c34:	4413      	add	r3, r2
 8000c36:	803b      	strh	r3, [r7, #0]
  for (n = 0; n < sizey; n++)
 8000c38:	2300      	movs	r3, #0
 8000c3a:	827b      	strh	r3, [r7, #18]
 8000c3c:	e04b      	b.n	8000cd6 <epd_paint_showPicture+0x104>
  {
    for (i = 0; i < sizex; i++)
 8000c3e:	2300      	movs	r3, #0
 8000c40:	82bb      	strh	r3, [r7, #20]
 8000c42:	e041      	b.n	8000cc8 <epd_paint_showPicture+0xf6>
    {
      temp = BMP[j];
 8000c44:	8afb      	ldrh	r3, [r7, #22]
 8000c46:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000c48:	4413      	add	r3, r2
 8000c4a:	781b      	ldrb	r3, [r3, #0]
 8000c4c:	823b      	strh	r3, [r7, #16]
      j++;
 8000c4e:	8afb      	ldrh	r3, [r7, #22]
 8000c50:	3301      	adds	r3, #1
 8000c52:	82fb      	strh	r3, [r7, #22]
      for (m = 0; m < 8; m++)
 8000c54:	2300      	movs	r3, #0
 8000c56:	81fb      	strh	r3, [r7, #14]
 8000c58:	e020      	b.n	8000c9c <epd_paint_showPicture+0xca>
      {
        if (temp & 0x01)
 8000c5a:	8a3b      	ldrh	r3, [r7, #16]
 8000c5c:	f003 0301 	and.w	r3, r3, #1
 8000c60:	2b00      	cmp	r3, #0
 8000c62:	d00c      	beq.n	8000c7e <epd_paint_showPicture+0xac>
          epd_paint_drawPoint(x, y, !Color);
 8000c64:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8000c66:	2b00      	cmp	r3, #0
 8000c68:	bf0c      	ite	eq
 8000c6a:	2301      	moveq	r3, #1
 8000c6c:	2300      	movne	r3, #0
 8000c6e:	b2db      	uxtb	r3, r3
 8000c70:	461a      	mov	r2, r3
 8000c72:	88b9      	ldrh	r1, [r7, #4]
 8000c74:	88fb      	ldrh	r3, [r7, #6]
 8000c76:	4618      	mov	r0, r3
 8000c78:	f7ff fe8c 	bl	8000994 <epd_paint_drawPoint>
 8000c7c:	e005      	b.n	8000c8a <epd_paint_showPicture+0xb8>
        else
          epd_paint_drawPoint(x, y, Color);
 8000c7e:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 8000c80:	88b9      	ldrh	r1, [r7, #4]
 8000c82:	88fb      	ldrh	r3, [r7, #6]
 8000c84:	4618      	mov	r0, r3
 8000c86:	f7ff fe85 	bl	8000994 <epd_paint_drawPoint>
        temp >>= 1;
 8000c8a:	8a3b      	ldrh	r3, [r7, #16]
 8000c8c:	085b      	lsrs	r3, r3, #1
 8000c8e:	823b      	strh	r3, [r7, #16]
        y++;
 8000c90:	88bb      	ldrh	r3, [r7, #4]
 8000c92:	3301      	adds	r3, #1
 8000c94:	80bb      	strh	r3, [r7, #4]
      for (m = 0; m < 8; m++)
 8000c96:	89fb      	ldrh	r3, [r7, #14]
 8000c98:	3301      	adds	r3, #1
 8000c9a:	81fb      	strh	r3, [r7, #14]
 8000c9c:	89fb      	ldrh	r3, [r7, #14]
 8000c9e:	2b07      	cmp	r3, #7
 8000ca0:	d9db      	bls.n	8000c5a <epd_paint_showPicture+0x88>
      }
      x++;
 8000ca2:	88fb      	ldrh	r3, [r7, #6]
 8000ca4:	3301      	adds	r3, #1
 8000ca6:	80fb      	strh	r3, [r7, #6]
      if ((x - x0) == sizex)
 8000ca8:	88fa      	ldrh	r2, [r7, #6]
 8000caa:	897b      	ldrh	r3, [r7, #10]
 8000cac:	1ad2      	subs	r2, r2, r3
 8000cae:	887b      	ldrh	r3, [r7, #2]
 8000cb0:	429a      	cmp	r2, r3
 8000cb2:	d104      	bne.n	8000cbe <epd_paint_showPicture+0xec>
      {
        x = x0;
 8000cb4:	897b      	ldrh	r3, [r7, #10]
 8000cb6:	80fb      	strh	r3, [r7, #6]
        y0 = y0 + 8;
 8000cb8:	89bb      	ldrh	r3, [r7, #12]
 8000cba:	3308      	adds	r3, #8
 8000cbc:	81bb      	strh	r3, [r7, #12]
      }
      y = y0;
 8000cbe:	89bb      	ldrh	r3, [r7, #12]
 8000cc0:	80bb      	strh	r3, [r7, #4]
    for (i = 0; i < sizex; i++)
 8000cc2:	8abb      	ldrh	r3, [r7, #20]
 8000cc4:	3301      	adds	r3, #1
 8000cc6:	82bb      	strh	r3, [r7, #20]
 8000cc8:	8aba      	ldrh	r2, [r7, #20]
 8000cca:	887b      	ldrh	r3, [r7, #2]
 8000ccc:	429a      	cmp	r2, r3
 8000cce:	d3b9      	bcc.n	8000c44 <epd_paint_showPicture+0x72>
  for (n = 0; n < sizey; n++)
 8000cd0:	8a7b      	ldrh	r3, [r7, #18]
 8000cd2:	3301      	adds	r3, #1
 8000cd4:	827b      	strh	r3, [r7, #18]
 8000cd6:	8a7a      	ldrh	r2, [r7, #18]
 8000cd8:	883b      	ldrh	r3, [r7, #0]
 8000cda:	429a      	cmp	r2, r3
 8000cdc:	d3af      	bcc.n	8000c3e <epd_paint_showPicture+0x6c>
    }
  }
}
 8000cde:	bf00      	nop
 8000ce0:	bf00      	nop
 8000ce2:	371c      	adds	r7, #28
 8000ce4:	46bd      	mov	sp, r7
 8000ce6:	bd90      	pop	{r4, r7, pc}

08000ce8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ce8:	b580      	push	{r7, lr}
 8000cea:	b084      	sub	sp, #16
 8000cec:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000cee:	f000 faa6 	bl	800123e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000cf2:	f000 f8c3 	bl	8000e7c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000cf6:	f000 f93d 	bl	8000f74 <MX_GPIO_Init>
  MX_SPI1_Init();
 8000cfa:	f000 f8fd 	bl	8000ef8 <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */
  epd_init();
 8000cfe:	f7ff fbc7 	bl	8000490 <epd_init>

      epd_paint_newimage(image_bw, EPD_W, EPD_H, EPD_ROTATE_180, EPD_COLOR_WHITE);
 8000d02:	23ff      	movs	r3, #255	@ 0xff
 8000d04:	9300      	str	r3, [sp, #0]
 8000d06:	23b4      	movs	r3, #180	@ 0xb4
 8000d08:	22c8      	movs	r2, #200	@ 0xc8
 8000d0a:	21c8      	movs	r1, #200	@ 0xc8
 8000d0c:	4850      	ldr	r0, [pc, #320]	@ (8000e50 <main+0x168>)
 8000d0e:	f7ff fd29 	bl	8000764 <epd_paint_newimage>

    epd_paint_selectimage(image_bw);
 8000d12:	484f      	ldr	r0, [pc, #316]	@ (8000e50 <main+0x168>)
 8000d14:	f7ff fe2e 	bl	8000974 <epd_paint_selectimage>

    epd_paint_clear(EPD_COLOR_WHITE);
 8000d18:	20ff      	movs	r0, #255	@ 0xff
 8000d1a:	f7ff fdf7 	bl	800090c <epd_paint_clear>
  	epd_paint_showPicture((EPD_H - 200) / 2,(EPD_W - 64) / 2,200,64,gImage_5,EPD_COLOR_WHITE);
 8000d1e:	23ff      	movs	r3, #255	@ 0xff
 8000d20:	9301      	str	r3, [sp, #4]
 8000d22:	4b4c      	ldr	r3, [pc, #304]	@ (8000e54 <main+0x16c>)
 8000d24:	9300      	str	r3, [sp, #0]
 8000d26:	2340      	movs	r3, #64	@ 0x40
 8000d28:	22c8      	movs	r2, #200	@ 0xc8
 8000d2a:	2144      	movs	r1, #68	@ 0x44
 8000d2c:	2000      	movs	r0, #0
 8000d2e:	f7ff ff50 	bl	8000bd2 <epd_paint_showPicture>

      epd_displayBW(image_bw);
 8000d32:	4847      	ldr	r0, [pc, #284]	@ (8000e50 <main+0x168>)
 8000d34:	f7ff fcbd 	bl	80006b2 <epd_displayBW>
  	epd_enter_deepsleepmode(EPD_DEEPSLEEP_MODE1);
 8000d38:	2001      	movs	r0, #1
 8000d3a:	f7ff fc17 	bl	800056c <epd_enter_deepsleepmode>

      HAL_Delay(2500);
 8000d3e:	f640 10c4 	movw	r0, #2500	@ 0x9c4
 8000d42:	f000 faed 	bl	8001320 <HAL_Delay>

  	epd_init_partial();
 8000d46:	f7ff fc05 	bl	8000554 <epd_init_partial>

      epd_paint_selectimage(image_bw);
 8000d4a:	4841      	ldr	r0, [pc, #260]	@ (8000e50 <main+0x168>)
 8000d4c:	f7ff fe12 	bl	8000974 <epd_paint_selectimage>
      epd_paint_clear(EPD_COLOR_WHITE);
 8000d50:	20ff      	movs	r0, #255	@ 0xff
 8000d52:	f7ff fddb 	bl	800090c <epd_paint_clear>

    epd_paint_showString(10, 0, (uint8_t *)&"1.54 Inch", EPD_FONT_SIZE24x12, EPD_COLOR_BLACK);
 8000d56:	2300      	movs	r3, #0
 8000d58:	9300      	str	r3, [sp, #0]
 8000d5a:	2318      	movs	r3, #24
 8000d5c:	4a3e      	ldr	r2, [pc, #248]	@ (8000e58 <main+0x170>)
 8000d5e:	2100      	movs	r1, #0
 8000d60:	200a      	movs	r0, #10
 8000d62:	f7ff fef9 	bl	8000b58 <epd_paint_showString>
  	epd_paint_showString(10, 23, (uint8_t *)&"Epaper Module", EPD_FONT_SIZE24x12, EPD_COLOR_BLACK);
 8000d66:	2300      	movs	r3, #0
 8000d68:	9300      	str	r3, [sp, #0]
 8000d6a:	2318      	movs	r3, #24
 8000d6c:	4a3b      	ldr	r2, [pc, #236]	@ (8000e5c <main+0x174>)
 8000d6e:	2117      	movs	r1, #23
 8000d70:	200a      	movs	r0, #10
 8000d72:	f7ff fef1 	bl	8000b58 <epd_paint_showString>
  	epd_paint_showString(10, 48, (uint8_t *)&"Designed By WeAct Studio", EPD_FONT_SIZE12x6, EPD_COLOR_BLACK);
 8000d76:	2300      	movs	r3, #0
 8000d78:	9300      	str	r3, [sp, #0]
 8000d7a:	230c      	movs	r3, #12
 8000d7c:	4a38      	ldr	r2, [pc, #224]	@ (8000e60 <main+0x178>)
 8000d7e:	2130      	movs	r1, #48	@ 0x30
 8000d80:	200a      	movs	r0, #10
 8000d82:	f7ff fee9 	bl	8000b58 <epd_paint_showString>
  	epd_paint_showString(10, 60, (uint8_t *)&"with 200 x 200 resolution", EPD_FONT_SIZE12x6, EPD_COLOR_BLACK);
 8000d86:	2300      	movs	r3, #0
 8000d88:	9300      	str	r3, [sp, #0]
 8000d8a:	230c      	movs	r3, #12
 8000d8c:	4a35      	ldr	r2, [pc, #212]	@ (8000e64 <main+0x17c>)
 8000d8e:	213c      	movs	r1, #60	@ 0x3c
 8000d90:	200a      	movs	r0, #10
 8000d92:	f7ff fee1 	bl	8000b58 <epd_paint_showString>
  	epd_paint_showPicture((EPD_H - 200) / 2,130,200,64,gImage_5,EPD_COLOR_WHITE);
 8000d96:	23ff      	movs	r3, #255	@ 0xff
 8000d98:	9301      	str	r3, [sp, #4]
 8000d9a:	4b2e      	ldr	r3, [pc, #184]	@ (8000e54 <main+0x16c>)
 8000d9c:	9300      	str	r3, [sp, #0]
 8000d9e:	2340      	movs	r3, #64	@ 0x40
 8000da0:	22c8      	movs	r2, #200	@ 0xc8
 8000da2:	2182      	movs	r1, #130	@ 0x82
 8000da4:	2000      	movs	r0, #0
 8000da6:	f7ff ff14 	bl	8000bd2 <epd_paint_showPicture>

      epd_paint_showString(10,100,(uint8_t *)&"STM32F103C8T6 Example",EPD_FONT_SIZE16x8,EPD_COLOR_BLACK);
 8000daa:	2300      	movs	r3, #0
 8000dac:	9300      	str	r3, [sp, #0]
 8000dae:	2310      	movs	r3, #16
 8000db0:	4a2d      	ldr	r2, [pc, #180]	@ (8000e68 <main+0x180>)
 8000db2:	2164      	movs	r1, #100	@ 0x64
 8000db4:	200a      	movs	r0, #10
 8000db6:	f7ff fecf 	bl	8000b58 <epd_paint_showString>

  	sprintf((char *)&text, ">> Partial Mode");
 8000dba:	492c      	ldr	r1, [pc, #176]	@ (8000e6c <main+0x184>)
 8000dbc:	482c      	ldr	r0, [pc, #176]	@ (8000e70 <main+0x188>)
 8000dbe:	f001 fea3 	bl	8002b08 <siprintf>
  	epd_paint_showString(10, 71, text, EPD_FONT_SIZE24x12, EPD_COLOR_BLACK);
 8000dc2:	2300      	movs	r3, #0
 8000dc4:	9300      	str	r3, [sp, #0]
 8000dc6:	2318      	movs	r3, #24
 8000dc8:	4a29      	ldr	r2, [pc, #164]	@ (8000e70 <main+0x188>)
 8000dca:	2147      	movs	r1, #71	@ 0x47
 8000dcc:	200a      	movs	r0, #10
 8000dce:	f7ff fec3 	bl	8000b58 <epd_paint_showString>

  	epd_displayBW_partial(image_bw);
 8000dd2:	481f      	ldr	r0, [pc, #124]	@ (8000e50 <main+0x168>)
 8000dd4:	f7ff fc99 	bl	800070a <epd_displayBW_partial>

  	HAL_Delay(1000);
 8000dd8:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000ddc:	f000 faa0 	bl	8001320 <HAL_Delay>

  	for (uint32_t i = 123; i < 8 * 123; i += 123)
 8000de0:	237b      	movs	r3, #123	@ 0x7b
 8000de2:	607b      	str	r3, [r7, #4]
 8000de4:	e015      	b.n	8000e12 <main+0x12a>
  	{
  		sprintf((char *)&text, ">> Num=%d     ", i);
 8000de6:	687a      	ldr	r2, [r7, #4]
 8000de8:	4922      	ldr	r1, [pc, #136]	@ (8000e74 <main+0x18c>)
 8000dea:	4821      	ldr	r0, [pc, #132]	@ (8000e70 <main+0x188>)
 8000dec:	f001 fe8c 	bl	8002b08 <siprintf>
  		epd_paint_showString(10, 71, text, EPD_FONT_SIZE24x12, EPD_COLOR_BLACK);
 8000df0:	2300      	movs	r3, #0
 8000df2:	9300      	str	r3, [sp, #0]
 8000df4:	2318      	movs	r3, #24
 8000df6:	4a1e      	ldr	r2, [pc, #120]	@ (8000e70 <main+0x188>)
 8000df8:	2147      	movs	r1, #71	@ 0x47
 8000dfa:	200a      	movs	r0, #10
 8000dfc:	f7ff feac 	bl	8000b58 <epd_paint_showString>

  		epd_displayBW_partial(image_bw);
 8000e00:	4813      	ldr	r0, [pc, #76]	@ (8000e50 <main+0x168>)
 8000e02:	f7ff fc82 	bl	800070a <epd_displayBW_partial>

  		HAL_Delay(100);
 8000e06:	2064      	movs	r0, #100	@ 0x64
 8000e08:	f000 fa8a 	bl	8001320 <HAL_Delay>
  	for (uint32_t i = 123; i < 8 * 123; i += 123)
 8000e0c:	687b      	ldr	r3, [r7, #4]
 8000e0e:	337b      	adds	r3, #123	@ 0x7b
 8000e10:	607b      	str	r3, [r7, #4]
 8000e12:	687b      	ldr	r3, [r7, #4]
 8000e14:	f5b3 7f76 	cmp.w	r3, #984	@ 0x3d8
 8000e18:	d3e5      	bcc.n	8000de6 <main+0xfe>
  	}

  	sprintf((char *)&text, ">> Hello World.");
 8000e1a:	4917      	ldr	r1, [pc, #92]	@ (8000e78 <main+0x190>)
 8000e1c:	4814      	ldr	r0, [pc, #80]	@ (8000e70 <main+0x188>)
 8000e1e:	f001 fe73 	bl	8002b08 <siprintf>
  	epd_paint_showString(10, 71, text, EPD_FONT_SIZE24x12, EPD_COLOR_BLACK);
 8000e22:	2300      	movs	r3, #0
 8000e24:	9300      	str	r3, [sp, #0]
 8000e26:	2318      	movs	r3, #24
 8000e28:	4a11      	ldr	r2, [pc, #68]	@ (8000e70 <main+0x188>)
 8000e2a:	2147      	movs	r1, #71	@ 0x47
 8000e2c:	200a      	movs	r0, #10
 8000e2e:	f7ff fe93 	bl	8000b58 <epd_paint_showString>
  	epd_displayBW_partial(image_bw);
 8000e32:	4807      	ldr	r0, [pc, #28]	@ (8000e50 <main+0x168>)
 8000e34:	f7ff fc69 	bl	800070a <epd_displayBW_partial>

  	HAL_Delay(1000);
 8000e38:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000e3c:	f000 fa70 	bl	8001320 <HAL_Delay>

  	epd_update();
 8000e40:	f7ff fbcc 	bl	80005dc <epd_update>

      epd_enter_deepsleepmode(EPD_DEEPSLEEP_MODE1);
 8000e44:	2001      	movs	r0, #1
 8000e46:	f7ff fb91 	bl	800056c <epd_enter_deepsleepmode>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000e4a:	bf00      	nop
 8000e4c:	e7fd      	b.n	8000e4a <main+0x162>
 8000e4e:	bf00      	nop
 8000e50:	200000f4 	.word	0x200000f4
 8000e54:	08004ee4 	.word	0x08004ee4
 8000e58:	08003460 	.word	0x08003460
 8000e5c:	0800346c 	.word	0x0800346c
 8000e60:	0800347c 	.word	0x0800347c
 8000e64:	08003498 	.word	0x08003498
 8000e68:	080034b4 	.word	0x080034b4
 8000e6c:	080034cc 	.word	0x080034cc
 8000e70:	2000147c 	.word	0x2000147c
 8000e74:	080034dc 	.word	0x080034dc
 8000e78:	080034ec 	.word	0x080034ec

08000e7c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000e7c:	b580      	push	{r7, lr}
 8000e7e:	b094      	sub	sp, #80	@ 0x50
 8000e80:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000e82:	f107 0318 	add.w	r3, r7, #24
 8000e86:	2238      	movs	r2, #56	@ 0x38
 8000e88:	2100      	movs	r1, #0
 8000e8a:	4618      	mov	r0, r3
 8000e8c:	f001 fe5c 	bl	8002b48 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000e90:	1d3b      	adds	r3, r7, #4
 8000e92:	2200      	movs	r2, #0
 8000e94:	601a      	str	r2, [r3, #0]
 8000e96:	605a      	str	r2, [r3, #4]
 8000e98:	609a      	str	r2, [r3, #8]
 8000e9a:	60da      	str	r2, [r3, #12]
 8000e9c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000e9e:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8000ea2:	f000 fcf5 	bl	8001890 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000ea6:	2301      	movs	r3, #1
 8000ea8:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000eaa:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000eae:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000eb0:	2300      	movs	r3, #0
 8000eb2:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000eb4:	f107 0318 	add.w	r3, r7, #24
 8000eb8:	4618      	mov	r0, r3
 8000eba:	f000 fd9d 	bl	80019f8 <HAL_RCC_OscConfig>
 8000ebe:	4603      	mov	r3, r0
 8000ec0:	2b00      	cmp	r3, #0
 8000ec2:	d001      	beq.n	8000ec8 <SystemClock_Config+0x4c>
  {
    Error_Handler();
 8000ec4:	f000 f8ae 	bl	8001024 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000ec8:	230f      	movs	r3, #15
 8000eca:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 8000ecc:	2302      	movs	r3, #2
 8000ece:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000ed0:	2300      	movs	r3, #0
 8000ed2:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000ed4:	2300      	movs	r3, #0
 8000ed6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000ed8:	2300      	movs	r3, #0
 8000eda:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000edc:	1d3b      	adds	r3, r7, #4
 8000ede:	2100      	movs	r1, #0
 8000ee0:	4618      	mov	r0, r3
 8000ee2:	f001 f89b 	bl	800201c <HAL_RCC_ClockConfig>
 8000ee6:	4603      	mov	r3, r0
 8000ee8:	2b00      	cmp	r3, #0
 8000eea:	d001      	beq.n	8000ef0 <SystemClock_Config+0x74>
  {
    Error_Handler();
 8000eec:	f000 f89a 	bl	8001024 <Error_Handler>
  }
}
 8000ef0:	bf00      	nop
 8000ef2:	3750      	adds	r7, #80	@ 0x50
 8000ef4:	46bd      	mov	sp, r7
 8000ef6:	bd80      	pop	{r7, pc}

08000ef8 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000ef8:	b580      	push	{r7, lr}
 8000efa:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000efc:	4b1b      	ldr	r3, [pc, #108]	@ (8000f6c <MX_SPI1_Init+0x74>)
 8000efe:	4a1c      	ldr	r2, [pc, #112]	@ (8000f70 <MX_SPI1_Init+0x78>)
 8000f00:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000f02:	4b1a      	ldr	r3, [pc, #104]	@ (8000f6c <MX_SPI1_Init+0x74>)
 8000f04:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000f08:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_1LINE;
 8000f0a:	4b18      	ldr	r3, [pc, #96]	@ (8000f6c <MX_SPI1_Init+0x74>)
 8000f0c:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8000f10:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000f12:	4b16      	ldr	r3, [pc, #88]	@ (8000f6c <MX_SPI1_Init+0x74>)
 8000f14:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8000f18:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000f1a:	4b14      	ldr	r3, [pc, #80]	@ (8000f6c <MX_SPI1_Init+0x74>)
 8000f1c:	2200      	movs	r2, #0
 8000f1e:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000f20:	4b12      	ldr	r3, [pc, #72]	@ (8000f6c <MX_SPI1_Init+0x74>)
 8000f22:	2200      	movs	r2, #0
 8000f24:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000f26:	4b11      	ldr	r3, [pc, #68]	@ (8000f6c <MX_SPI1_Init+0x74>)
 8000f28:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000f2c:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8000f2e:	4b0f      	ldr	r3, [pc, #60]	@ (8000f6c <MX_SPI1_Init+0x74>)
 8000f30:	2208      	movs	r2, #8
 8000f32:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000f34:	4b0d      	ldr	r3, [pc, #52]	@ (8000f6c <MX_SPI1_Init+0x74>)
 8000f36:	2200      	movs	r2, #0
 8000f38:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000f3a:	4b0c      	ldr	r3, [pc, #48]	@ (8000f6c <MX_SPI1_Init+0x74>)
 8000f3c:	2200      	movs	r2, #0
 8000f3e:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000f40:	4b0a      	ldr	r3, [pc, #40]	@ (8000f6c <MX_SPI1_Init+0x74>)
 8000f42:	2200      	movs	r2, #0
 8000f44:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8000f46:	4b09      	ldr	r3, [pc, #36]	@ (8000f6c <MX_SPI1_Init+0x74>)
 8000f48:	2207      	movs	r2, #7
 8000f4a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000f4c:	4b07      	ldr	r3, [pc, #28]	@ (8000f6c <MX_SPI1_Init+0x74>)
 8000f4e:	2200      	movs	r2, #0
 8000f50:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000f52:	4b06      	ldr	r3, [pc, #24]	@ (8000f6c <MX_SPI1_Init+0x74>)
 8000f54:	2208      	movs	r2, #8
 8000f56:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000f58:	4804      	ldr	r0, [pc, #16]	@ (8000f6c <MX_SPI1_Init+0x74>)
 8000f5a:	f001 fa43 	bl	80023e4 <HAL_SPI_Init>
 8000f5e:	4603      	mov	r3, r0
 8000f60:	2b00      	cmp	r3, #0
 8000f62:	d001      	beq.n	8000f68 <MX_SPI1_Init+0x70>
  {
    Error_Handler();
 8000f64:	f000 f85e 	bl	8001024 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000f68:	bf00      	nop
 8000f6a:	bd80      	pop	{r7, pc}
 8000f6c:	20000090 	.word	0x20000090
 8000f70:	40013000 	.word	0x40013000

08000f74 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000f74:	b580      	push	{r7, lr}
 8000f76:	b088      	sub	sp, #32
 8000f78:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f7a:	f107 030c 	add.w	r3, r7, #12
 8000f7e:	2200      	movs	r2, #0
 8000f80:	601a      	str	r2, [r3, #0]
 8000f82:	605a      	str	r2, [r3, #4]
 8000f84:	609a      	str	r2, [r3, #8]
 8000f86:	60da      	str	r2, [r3, #12]
 8000f88:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000f8a:	4b25      	ldr	r3, [pc, #148]	@ (8001020 <MX_GPIO_Init+0xac>)
 8000f8c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f8e:	4a24      	ldr	r2, [pc, #144]	@ (8001020 <MX_GPIO_Init+0xac>)
 8000f90:	f043 0304 	orr.w	r3, r3, #4
 8000f94:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000f96:	4b22      	ldr	r3, [pc, #136]	@ (8001020 <MX_GPIO_Init+0xac>)
 8000f98:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f9a:	f003 0304 	and.w	r3, r3, #4
 8000f9e:	60bb      	str	r3, [r7, #8]
 8000fa0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000fa2:	4b1f      	ldr	r3, [pc, #124]	@ (8001020 <MX_GPIO_Init+0xac>)
 8000fa4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000fa6:	4a1e      	ldr	r2, [pc, #120]	@ (8001020 <MX_GPIO_Init+0xac>)
 8000fa8:	f043 0320 	orr.w	r3, r3, #32
 8000fac:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000fae:	4b1c      	ldr	r3, [pc, #112]	@ (8001020 <MX_GPIO_Init+0xac>)
 8000fb0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000fb2:	f003 0320 	and.w	r3, r3, #32
 8000fb6:	607b      	str	r3, [r7, #4]
 8000fb8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fba:	4b19      	ldr	r3, [pc, #100]	@ (8001020 <MX_GPIO_Init+0xac>)
 8000fbc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000fbe:	4a18      	ldr	r2, [pc, #96]	@ (8001020 <MX_GPIO_Init+0xac>)
 8000fc0:	f043 0301 	orr.w	r3, r3, #1
 8000fc4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000fc6:	4b16      	ldr	r3, [pc, #88]	@ (8001020 <MX_GPIO_Init+0xac>)
 8000fc8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000fca:	f003 0301 	and.w	r3, r3, #1
 8000fce:	603b      	str	r3, [r7, #0]
 8000fd0:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, RST_Pin|DC_Pin|CS_Pin, GPIO_PIN_RESET);
 8000fd2:	2200      	movs	r2, #0
 8000fd4:	210b      	movs	r1, #11
 8000fd6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000fda:	f000 fc41 	bl	8001860 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : RST_Pin DC_Pin CS_Pin */
  GPIO_InitStruct.Pin = RST_Pin|DC_Pin|CS_Pin;
 8000fde:	230b      	movs	r3, #11
 8000fe0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000fe2:	2301      	movs	r3, #1
 8000fe4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fe6:	2300      	movs	r3, #0
 8000fe8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fea:	2300      	movs	r3, #0
 8000fec:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000fee:	f107 030c 	add.w	r3, r7, #12
 8000ff2:	4619      	mov	r1, r3
 8000ff4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000ff8:	f000 fa98 	bl	800152c <HAL_GPIO_Init>

  /*Configure GPIO pin : BUSY_Pin */
  GPIO_InitStruct.Pin = BUSY_Pin;
 8000ffc:	2304      	movs	r3, #4
 8000ffe:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001000:	2300      	movs	r3, #0
 8001002:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001004:	2300      	movs	r3, #0
 8001006:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(BUSY_GPIO_Port, &GPIO_InitStruct);
 8001008:	f107 030c 	add.w	r3, r7, #12
 800100c:	4619      	mov	r1, r3
 800100e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001012:	f000 fa8b 	bl	800152c <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001016:	bf00      	nop
 8001018:	3720      	adds	r7, #32
 800101a:	46bd      	mov	sp, r7
 800101c:	bd80      	pop	{r7, pc}
 800101e:	bf00      	nop
 8001020:	40021000 	.word	0x40021000

08001024 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001024:	b480      	push	{r7}
 8001026:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001028:	b672      	cpsid	i
}
 800102a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800102c:	bf00      	nop
 800102e:	e7fd      	b.n	800102c <Error_Handler+0x8>

08001030 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001030:	b580      	push	{r7, lr}
 8001032:	b082      	sub	sp, #8
 8001034:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001036:	4b0f      	ldr	r3, [pc, #60]	@ (8001074 <HAL_MspInit+0x44>)
 8001038:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800103a:	4a0e      	ldr	r2, [pc, #56]	@ (8001074 <HAL_MspInit+0x44>)
 800103c:	f043 0301 	orr.w	r3, r3, #1
 8001040:	6613      	str	r3, [r2, #96]	@ 0x60
 8001042:	4b0c      	ldr	r3, [pc, #48]	@ (8001074 <HAL_MspInit+0x44>)
 8001044:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001046:	f003 0301 	and.w	r3, r3, #1
 800104a:	607b      	str	r3, [r7, #4]
 800104c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800104e:	4b09      	ldr	r3, [pc, #36]	@ (8001074 <HAL_MspInit+0x44>)
 8001050:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001052:	4a08      	ldr	r2, [pc, #32]	@ (8001074 <HAL_MspInit+0x44>)
 8001054:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001058:	6593      	str	r3, [r2, #88]	@ 0x58
 800105a:	4b06      	ldr	r3, [pc, #24]	@ (8001074 <HAL_MspInit+0x44>)
 800105c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800105e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001062:	603b      	str	r3, [r7, #0]
 8001064:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8001066:	f000 fcb7 	bl	80019d8 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800106a:	bf00      	nop
 800106c:	3708      	adds	r7, #8
 800106e:	46bd      	mov	sp, r7
 8001070:	bd80      	pop	{r7, pc}
 8001072:	bf00      	nop
 8001074:	40021000 	.word	0x40021000

08001078 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001078:	b580      	push	{r7, lr}
 800107a:	b08a      	sub	sp, #40	@ 0x28
 800107c:	af00      	add	r7, sp, #0
 800107e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001080:	f107 0314 	add.w	r3, r7, #20
 8001084:	2200      	movs	r2, #0
 8001086:	601a      	str	r2, [r3, #0]
 8001088:	605a      	str	r2, [r3, #4]
 800108a:	609a      	str	r2, [r3, #8]
 800108c:	60da      	str	r2, [r3, #12]
 800108e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	681b      	ldr	r3, [r3, #0]
 8001094:	4a17      	ldr	r2, [pc, #92]	@ (80010f4 <HAL_SPI_MspInit+0x7c>)
 8001096:	4293      	cmp	r3, r2
 8001098:	d128      	bne.n	80010ec <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800109a:	4b17      	ldr	r3, [pc, #92]	@ (80010f8 <HAL_SPI_MspInit+0x80>)
 800109c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800109e:	4a16      	ldr	r2, [pc, #88]	@ (80010f8 <HAL_SPI_MspInit+0x80>)
 80010a0:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80010a4:	6613      	str	r3, [r2, #96]	@ 0x60
 80010a6:	4b14      	ldr	r3, [pc, #80]	@ (80010f8 <HAL_SPI_MspInit+0x80>)
 80010a8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80010aa:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80010ae:	613b      	str	r3, [r7, #16]
 80010b0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80010b2:	4b11      	ldr	r3, [pc, #68]	@ (80010f8 <HAL_SPI_MspInit+0x80>)
 80010b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010b6:	4a10      	ldr	r2, [pc, #64]	@ (80010f8 <HAL_SPI_MspInit+0x80>)
 80010b8:	f043 0301 	orr.w	r3, r3, #1
 80010bc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80010be:	4b0e      	ldr	r3, [pc, #56]	@ (80010f8 <HAL_SPI_MspInit+0x80>)
 80010c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010c2:	f003 0301 	and.w	r3, r3, #1
 80010c6:	60fb      	str	r3, [r7, #12]
 80010c8:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 80010ca:	23a0      	movs	r3, #160	@ 0xa0
 80010cc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010ce:	2302      	movs	r3, #2
 80010d0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010d2:	2300      	movs	r3, #0
 80010d4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010d6:	2300      	movs	r3, #0
 80010d8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80010da:	2305      	movs	r3, #5
 80010dc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010de:	f107 0314 	add.w	r3, r7, #20
 80010e2:	4619      	mov	r1, r3
 80010e4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80010e8:	f000 fa20 	bl	800152c <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 80010ec:	bf00      	nop
 80010ee:	3728      	adds	r7, #40	@ 0x28
 80010f0:	46bd      	mov	sp, r7
 80010f2:	bd80      	pop	{r7, pc}
 80010f4:	40013000 	.word	0x40013000
 80010f8:	40021000 	.word	0x40021000

080010fc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80010fc:	b480      	push	{r7}
 80010fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001100:	bf00      	nop
 8001102:	e7fd      	b.n	8001100 <NMI_Handler+0x4>

08001104 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001104:	b480      	push	{r7}
 8001106:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001108:	bf00      	nop
 800110a:	e7fd      	b.n	8001108 <HardFault_Handler+0x4>

0800110c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800110c:	b480      	push	{r7}
 800110e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001110:	bf00      	nop
 8001112:	e7fd      	b.n	8001110 <MemManage_Handler+0x4>

08001114 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001114:	b480      	push	{r7}
 8001116:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001118:	bf00      	nop
 800111a:	e7fd      	b.n	8001118 <BusFault_Handler+0x4>

0800111c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800111c:	b480      	push	{r7}
 800111e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001120:	bf00      	nop
 8001122:	e7fd      	b.n	8001120 <UsageFault_Handler+0x4>

08001124 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001124:	b480      	push	{r7}
 8001126:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001128:	bf00      	nop
 800112a:	46bd      	mov	sp, r7
 800112c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001130:	4770      	bx	lr

08001132 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001132:	b480      	push	{r7}
 8001134:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001136:	bf00      	nop
 8001138:	46bd      	mov	sp, r7
 800113a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800113e:	4770      	bx	lr

08001140 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001140:	b480      	push	{r7}
 8001142:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001144:	bf00      	nop
 8001146:	46bd      	mov	sp, r7
 8001148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800114c:	4770      	bx	lr

0800114e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800114e:	b580      	push	{r7, lr}
 8001150:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001152:	f000 f8c7 	bl	80012e4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001156:	bf00      	nop
 8001158:	bd80      	pop	{r7, pc}
	...

0800115c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800115c:	b580      	push	{r7, lr}
 800115e:	b086      	sub	sp, #24
 8001160:	af00      	add	r7, sp, #0
 8001162:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001164:	4a14      	ldr	r2, [pc, #80]	@ (80011b8 <_sbrk+0x5c>)
 8001166:	4b15      	ldr	r3, [pc, #84]	@ (80011bc <_sbrk+0x60>)
 8001168:	1ad3      	subs	r3, r2, r3
 800116a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800116c:	697b      	ldr	r3, [r7, #20]
 800116e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001170:	4b13      	ldr	r3, [pc, #76]	@ (80011c0 <_sbrk+0x64>)
 8001172:	681b      	ldr	r3, [r3, #0]
 8001174:	2b00      	cmp	r3, #0
 8001176:	d102      	bne.n	800117e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001178:	4b11      	ldr	r3, [pc, #68]	@ (80011c0 <_sbrk+0x64>)
 800117a:	4a12      	ldr	r2, [pc, #72]	@ (80011c4 <_sbrk+0x68>)
 800117c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800117e:	4b10      	ldr	r3, [pc, #64]	@ (80011c0 <_sbrk+0x64>)
 8001180:	681a      	ldr	r2, [r3, #0]
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	4413      	add	r3, r2
 8001186:	693a      	ldr	r2, [r7, #16]
 8001188:	429a      	cmp	r2, r3
 800118a:	d207      	bcs.n	800119c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800118c:	f001 fce4 	bl	8002b58 <__errno>
 8001190:	4603      	mov	r3, r0
 8001192:	220c      	movs	r2, #12
 8001194:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001196:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800119a:	e009      	b.n	80011b0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800119c:	4b08      	ldr	r3, [pc, #32]	@ (80011c0 <_sbrk+0x64>)
 800119e:	681b      	ldr	r3, [r3, #0]
 80011a0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80011a2:	4b07      	ldr	r3, [pc, #28]	@ (80011c0 <_sbrk+0x64>)
 80011a4:	681a      	ldr	r2, [r3, #0]
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	4413      	add	r3, r2
 80011aa:	4a05      	ldr	r2, [pc, #20]	@ (80011c0 <_sbrk+0x64>)
 80011ac:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80011ae:	68fb      	ldr	r3, [r7, #12]
}
 80011b0:	4618      	mov	r0, r3
 80011b2:	3718      	adds	r7, #24
 80011b4:	46bd      	mov	sp, r7
 80011b6:	bd80      	pop	{r7, pc}
 80011b8:	20008000 	.word	0x20008000
 80011bc:	00000400 	.word	0x00000400
 80011c0:	20001490 	.word	0x20001490
 80011c4:	200015e0 	.word	0x200015e0

080011c8 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80011c8:	b480      	push	{r7}
 80011ca:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80011cc:	4b06      	ldr	r3, [pc, #24]	@ (80011e8 <SystemInit+0x20>)
 80011ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80011d2:	4a05      	ldr	r2, [pc, #20]	@ (80011e8 <SystemInit+0x20>)
 80011d4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80011d8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80011dc:	bf00      	nop
 80011de:	46bd      	mov	sp, r7
 80011e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011e4:	4770      	bx	lr
 80011e6:	bf00      	nop
 80011e8:	e000ed00 	.word	0xe000ed00

080011ec <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80011ec:	480d      	ldr	r0, [pc, #52]	@ (8001224 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80011ee:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 80011f0:	f7ff ffea 	bl	80011c8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80011f4:	480c      	ldr	r0, [pc, #48]	@ (8001228 <LoopForever+0x6>)
  ldr r1, =_edata
 80011f6:	490d      	ldr	r1, [pc, #52]	@ (800122c <LoopForever+0xa>)
  ldr r2, =_sidata
 80011f8:	4a0d      	ldr	r2, [pc, #52]	@ (8001230 <LoopForever+0xe>)
  movs r3, #0
 80011fa:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 80011fc:	e002      	b.n	8001204 <LoopCopyDataInit>

080011fe <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80011fe:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001200:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001202:	3304      	adds	r3, #4

08001204 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001204:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001206:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001208:	d3f9      	bcc.n	80011fe <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800120a:	4a0a      	ldr	r2, [pc, #40]	@ (8001234 <LoopForever+0x12>)
  ldr r4, =_ebss
 800120c:	4c0a      	ldr	r4, [pc, #40]	@ (8001238 <LoopForever+0x16>)
  movs r3, #0
 800120e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001210:	e001      	b.n	8001216 <LoopFillZerobss>

08001212 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001212:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001214:	3204      	adds	r2, #4

08001216 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001216:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001218:	d3fb      	bcc.n	8001212 <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 800121a:	f001 fca3 	bl	8002b64 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800121e:	f7ff fd63 	bl	8000ce8 <main>

08001222 <LoopForever>:

LoopForever:
    b LoopForever
 8001222:	e7fe      	b.n	8001222 <LoopForever>
  ldr   r0, =_estack
 8001224:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8001228:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800122c:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 8001230:	08005578 	.word	0x08005578
  ldr r2, =_sbss
 8001234:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 8001238:	200015e0 	.word	0x200015e0

0800123c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800123c:	e7fe      	b.n	800123c <ADC1_2_IRQHandler>

0800123e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800123e:	b580      	push	{r7, lr}
 8001240:	b082      	sub	sp, #8
 8001242:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001244:	2300      	movs	r3, #0
 8001246:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001248:	2003      	movs	r0, #3
 800124a:	f000 f93d 	bl	80014c8 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800124e:	200f      	movs	r0, #15
 8001250:	f000 f80e 	bl	8001270 <HAL_InitTick>
 8001254:	4603      	mov	r3, r0
 8001256:	2b00      	cmp	r3, #0
 8001258:	d002      	beq.n	8001260 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800125a:	2301      	movs	r3, #1
 800125c:	71fb      	strb	r3, [r7, #7]
 800125e:	e001      	b.n	8001264 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001260:	f7ff fee6 	bl	8001030 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001264:	79fb      	ldrb	r3, [r7, #7]

}
 8001266:	4618      	mov	r0, r3
 8001268:	3708      	adds	r7, #8
 800126a:	46bd      	mov	sp, r7
 800126c:	bd80      	pop	{r7, pc}
	...

08001270 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001270:	b580      	push	{r7, lr}
 8001272:	b084      	sub	sp, #16
 8001274:	af00      	add	r7, sp, #0
 8001276:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001278:	2300      	movs	r3, #0
 800127a:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 800127c:	4b16      	ldr	r3, [pc, #88]	@ (80012d8 <HAL_InitTick+0x68>)
 800127e:	681b      	ldr	r3, [r3, #0]
 8001280:	2b00      	cmp	r3, #0
 8001282:	d022      	beq.n	80012ca <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8001284:	4b15      	ldr	r3, [pc, #84]	@ (80012dc <HAL_InitTick+0x6c>)
 8001286:	681a      	ldr	r2, [r3, #0]
 8001288:	4b13      	ldr	r3, [pc, #76]	@ (80012d8 <HAL_InitTick+0x68>)
 800128a:	681b      	ldr	r3, [r3, #0]
 800128c:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8001290:	fbb1 f3f3 	udiv	r3, r1, r3
 8001294:	fbb2 f3f3 	udiv	r3, r2, r3
 8001298:	4618      	mov	r0, r3
 800129a:	f000 f93a 	bl	8001512 <HAL_SYSTICK_Config>
 800129e:	4603      	mov	r3, r0
 80012a0:	2b00      	cmp	r3, #0
 80012a2:	d10f      	bne.n	80012c4 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	2b0f      	cmp	r3, #15
 80012a8:	d809      	bhi.n	80012be <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80012aa:	2200      	movs	r2, #0
 80012ac:	6879      	ldr	r1, [r7, #4]
 80012ae:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80012b2:	f000 f914 	bl	80014de <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80012b6:	4a0a      	ldr	r2, [pc, #40]	@ (80012e0 <HAL_InitTick+0x70>)
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	6013      	str	r3, [r2, #0]
 80012bc:	e007      	b.n	80012ce <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 80012be:	2301      	movs	r3, #1
 80012c0:	73fb      	strb	r3, [r7, #15]
 80012c2:	e004      	b.n	80012ce <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 80012c4:	2301      	movs	r3, #1
 80012c6:	73fb      	strb	r3, [r7, #15]
 80012c8:	e001      	b.n	80012ce <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 80012ca:	2301      	movs	r3, #1
 80012cc:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80012ce:	7bfb      	ldrb	r3, [r7, #15]
}
 80012d0:	4618      	mov	r0, r3
 80012d2:	3710      	adds	r7, #16
 80012d4:	46bd      	mov	sp, r7
 80012d6:	bd80      	pop	{r7, pc}
 80012d8:	2000000c 	.word	0x2000000c
 80012dc:	20000004 	.word	0x20000004
 80012e0:	20000008 	.word	0x20000008

080012e4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80012e4:	b480      	push	{r7}
 80012e6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80012e8:	4b05      	ldr	r3, [pc, #20]	@ (8001300 <HAL_IncTick+0x1c>)
 80012ea:	681a      	ldr	r2, [r3, #0]
 80012ec:	4b05      	ldr	r3, [pc, #20]	@ (8001304 <HAL_IncTick+0x20>)
 80012ee:	681b      	ldr	r3, [r3, #0]
 80012f0:	4413      	add	r3, r2
 80012f2:	4a03      	ldr	r2, [pc, #12]	@ (8001300 <HAL_IncTick+0x1c>)
 80012f4:	6013      	str	r3, [r2, #0]
}
 80012f6:	bf00      	nop
 80012f8:	46bd      	mov	sp, r7
 80012fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012fe:	4770      	bx	lr
 8001300:	20001494 	.word	0x20001494
 8001304:	2000000c 	.word	0x2000000c

08001308 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001308:	b480      	push	{r7}
 800130a:	af00      	add	r7, sp, #0
  return uwTick;
 800130c:	4b03      	ldr	r3, [pc, #12]	@ (800131c <HAL_GetTick+0x14>)
 800130e:	681b      	ldr	r3, [r3, #0]
}
 8001310:	4618      	mov	r0, r3
 8001312:	46bd      	mov	sp, r7
 8001314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001318:	4770      	bx	lr
 800131a:	bf00      	nop
 800131c:	20001494 	.word	0x20001494

08001320 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001320:	b580      	push	{r7, lr}
 8001322:	b084      	sub	sp, #16
 8001324:	af00      	add	r7, sp, #0
 8001326:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001328:	f7ff ffee 	bl	8001308 <HAL_GetTick>
 800132c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001332:	68fb      	ldr	r3, [r7, #12]
 8001334:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001338:	d004      	beq.n	8001344 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 800133a:	4b09      	ldr	r3, [pc, #36]	@ (8001360 <HAL_Delay+0x40>)
 800133c:	681b      	ldr	r3, [r3, #0]
 800133e:	68fa      	ldr	r2, [r7, #12]
 8001340:	4413      	add	r3, r2
 8001342:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001344:	bf00      	nop
 8001346:	f7ff ffdf 	bl	8001308 <HAL_GetTick>
 800134a:	4602      	mov	r2, r0
 800134c:	68bb      	ldr	r3, [r7, #8]
 800134e:	1ad3      	subs	r3, r2, r3
 8001350:	68fa      	ldr	r2, [r7, #12]
 8001352:	429a      	cmp	r2, r3
 8001354:	d8f7      	bhi.n	8001346 <HAL_Delay+0x26>
  {
  }
}
 8001356:	bf00      	nop
 8001358:	bf00      	nop
 800135a:	3710      	adds	r7, #16
 800135c:	46bd      	mov	sp, r7
 800135e:	bd80      	pop	{r7, pc}
 8001360:	2000000c 	.word	0x2000000c

08001364 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001364:	b480      	push	{r7}
 8001366:	b085      	sub	sp, #20
 8001368:	af00      	add	r7, sp, #0
 800136a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	f003 0307 	and.w	r3, r3, #7
 8001372:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001374:	4b0c      	ldr	r3, [pc, #48]	@ (80013a8 <__NVIC_SetPriorityGrouping+0x44>)
 8001376:	68db      	ldr	r3, [r3, #12]
 8001378:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800137a:	68ba      	ldr	r2, [r7, #8]
 800137c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001380:	4013      	ands	r3, r2
 8001382:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001384:	68fb      	ldr	r3, [r7, #12]
 8001386:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001388:	68bb      	ldr	r3, [r7, #8]
 800138a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800138c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001390:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001394:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001396:	4a04      	ldr	r2, [pc, #16]	@ (80013a8 <__NVIC_SetPriorityGrouping+0x44>)
 8001398:	68bb      	ldr	r3, [r7, #8]
 800139a:	60d3      	str	r3, [r2, #12]
}
 800139c:	bf00      	nop
 800139e:	3714      	adds	r7, #20
 80013a0:	46bd      	mov	sp, r7
 80013a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013a6:	4770      	bx	lr
 80013a8:	e000ed00 	.word	0xe000ed00

080013ac <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80013ac:	b480      	push	{r7}
 80013ae:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80013b0:	4b04      	ldr	r3, [pc, #16]	@ (80013c4 <__NVIC_GetPriorityGrouping+0x18>)
 80013b2:	68db      	ldr	r3, [r3, #12]
 80013b4:	0a1b      	lsrs	r3, r3, #8
 80013b6:	f003 0307 	and.w	r3, r3, #7
}
 80013ba:	4618      	mov	r0, r3
 80013bc:	46bd      	mov	sp, r7
 80013be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013c2:	4770      	bx	lr
 80013c4:	e000ed00 	.word	0xe000ed00

080013c8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80013c8:	b480      	push	{r7}
 80013ca:	b083      	sub	sp, #12
 80013cc:	af00      	add	r7, sp, #0
 80013ce:	4603      	mov	r3, r0
 80013d0:	6039      	str	r1, [r7, #0]
 80013d2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80013d4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013d8:	2b00      	cmp	r3, #0
 80013da:	db0a      	blt.n	80013f2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80013dc:	683b      	ldr	r3, [r7, #0]
 80013de:	b2da      	uxtb	r2, r3
 80013e0:	490c      	ldr	r1, [pc, #48]	@ (8001414 <__NVIC_SetPriority+0x4c>)
 80013e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013e6:	0112      	lsls	r2, r2, #4
 80013e8:	b2d2      	uxtb	r2, r2
 80013ea:	440b      	add	r3, r1
 80013ec:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80013f0:	e00a      	b.n	8001408 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80013f2:	683b      	ldr	r3, [r7, #0]
 80013f4:	b2da      	uxtb	r2, r3
 80013f6:	4908      	ldr	r1, [pc, #32]	@ (8001418 <__NVIC_SetPriority+0x50>)
 80013f8:	79fb      	ldrb	r3, [r7, #7]
 80013fa:	f003 030f 	and.w	r3, r3, #15
 80013fe:	3b04      	subs	r3, #4
 8001400:	0112      	lsls	r2, r2, #4
 8001402:	b2d2      	uxtb	r2, r2
 8001404:	440b      	add	r3, r1
 8001406:	761a      	strb	r2, [r3, #24]
}
 8001408:	bf00      	nop
 800140a:	370c      	adds	r7, #12
 800140c:	46bd      	mov	sp, r7
 800140e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001412:	4770      	bx	lr
 8001414:	e000e100 	.word	0xe000e100
 8001418:	e000ed00 	.word	0xe000ed00

0800141c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800141c:	b480      	push	{r7}
 800141e:	b089      	sub	sp, #36	@ 0x24
 8001420:	af00      	add	r7, sp, #0
 8001422:	60f8      	str	r0, [r7, #12]
 8001424:	60b9      	str	r1, [r7, #8]
 8001426:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001428:	68fb      	ldr	r3, [r7, #12]
 800142a:	f003 0307 	and.w	r3, r3, #7
 800142e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001430:	69fb      	ldr	r3, [r7, #28]
 8001432:	f1c3 0307 	rsb	r3, r3, #7
 8001436:	2b04      	cmp	r3, #4
 8001438:	bf28      	it	cs
 800143a:	2304      	movcs	r3, #4
 800143c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800143e:	69fb      	ldr	r3, [r7, #28]
 8001440:	3304      	adds	r3, #4
 8001442:	2b06      	cmp	r3, #6
 8001444:	d902      	bls.n	800144c <NVIC_EncodePriority+0x30>
 8001446:	69fb      	ldr	r3, [r7, #28]
 8001448:	3b03      	subs	r3, #3
 800144a:	e000      	b.n	800144e <NVIC_EncodePriority+0x32>
 800144c:	2300      	movs	r3, #0
 800144e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001450:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001454:	69bb      	ldr	r3, [r7, #24]
 8001456:	fa02 f303 	lsl.w	r3, r2, r3
 800145a:	43da      	mvns	r2, r3
 800145c:	68bb      	ldr	r3, [r7, #8]
 800145e:	401a      	ands	r2, r3
 8001460:	697b      	ldr	r3, [r7, #20]
 8001462:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001464:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001468:	697b      	ldr	r3, [r7, #20]
 800146a:	fa01 f303 	lsl.w	r3, r1, r3
 800146e:	43d9      	mvns	r1, r3
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001474:	4313      	orrs	r3, r2
         );
}
 8001476:	4618      	mov	r0, r3
 8001478:	3724      	adds	r7, #36	@ 0x24
 800147a:	46bd      	mov	sp, r7
 800147c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001480:	4770      	bx	lr
	...

08001484 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001484:	b580      	push	{r7, lr}
 8001486:	b082      	sub	sp, #8
 8001488:	af00      	add	r7, sp, #0
 800148a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	3b01      	subs	r3, #1
 8001490:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001494:	d301      	bcc.n	800149a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001496:	2301      	movs	r3, #1
 8001498:	e00f      	b.n	80014ba <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800149a:	4a0a      	ldr	r2, [pc, #40]	@ (80014c4 <SysTick_Config+0x40>)
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	3b01      	subs	r3, #1
 80014a0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80014a2:	210f      	movs	r1, #15
 80014a4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80014a8:	f7ff ff8e 	bl	80013c8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80014ac:	4b05      	ldr	r3, [pc, #20]	@ (80014c4 <SysTick_Config+0x40>)
 80014ae:	2200      	movs	r2, #0
 80014b0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80014b2:	4b04      	ldr	r3, [pc, #16]	@ (80014c4 <SysTick_Config+0x40>)
 80014b4:	2207      	movs	r2, #7
 80014b6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80014b8:	2300      	movs	r3, #0
}
 80014ba:	4618      	mov	r0, r3
 80014bc:	3708      	adds	r7, #8
 80014be:	46bd      	mov	sp, r7
 80014c0:	bd80      	pop	{r7, pc}
 80014c2:	bf00      	nop
 80014c4:	e000e010 	.word	0xe000e010

080014c8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80014c8:	b580      	push	{r7, lr}
 80014ca:	b082      	sub	sp, #8
 80014cc:	af00      	add	r7, sp, #0
 80014ce:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80014d0:	6878      	ldr	r0, [r7, #4]
 80014d2:	f7ff ff47 	bl	8001364 <__NVIC_SetPriorityGrouping>
}
 80014d6:	bf00      	nop
 80014d8:	3708      	adds	r7, #8
 80014da:	46bd      	mov	sp, r7
 80014dc:	bd80      	pop	{r7, pc}

080014de <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80014de:	b580      	push	{r7, lr}
 80014e0:	b086      	sub	sp, #24
 80014e2:	af00      	add	r7, sp, #0
 80014e4:	4603      	mov	r3, r0
 80014e6:	60b9      	str	r1, [r7, #8]
 80014e8:	607a      	str	r2, [r7, #4]
 80014ea:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80014ec:	f7ff ff5e 	bl	80013ac <__NVIC_GetPriorityGrouping>
 80014f0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80014f2:	687a      	ldr	r2, [r7, #4]
 80014f4:	68b9      	ldr	r1, [r7, #8]
 80014f6:	6978      	ldr	r0, [r7, #20]
 80014f8:	f7ff ff90 	bl	800141c <NVIC_EncodePriority>
 80014fc:	4602      	mov	r2, r0
 80014fe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001502:	4611      	mov	r1, r2
 8001504:	4618      	mov	r0, r3
 8001506:	f7ff ff5f 	bl	80013c8 <__NVIC_SetPriority>
}
 800150a:	bf00      	nop
 800150c:	3718      	adds	r7, #24
 800150e:	46bd      	mov	sp, r7
 8001510:	bd80      	pop	{r7, pc}

08001512 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001512:	b580      	push	{r7, lr}
 8001514:	b082      	sub	sp, #8
 8001516:	af00      	add	r7, sp, #0
 8001518:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800151a:	6878      	ldr	r0, [r7, #4]
 800151c:	f7ff ffb2 	bl	8001484 <SysTick_Config>
 8001520:	4603      	mov	r3, r0
}
 8001522:	4618      	mov	r0, r3
 8001524:	3708      	adds	r7, #8
 8001526:	46bd      	mov	sp, r7
 8001528:	bd80      	pop	{r7, pc}
	...

0800152c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800152c:	b480      	push	{r7}
 800152e:	b087      	sub	sp, #28
 8001530:	af00      	add	r7, sp, #0
 8001532:	6078      	str	r0, [r7, #4]
 8001534:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8001536:	2300      	movs	r3, #0
 8001538:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 800153a:	e15a      	b.n	80017f2 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800153c:	683b      	ldr	r3, [r7, #0]
 800153e:	681a      	ldr	r2, [r3, #0]
 8001540:	2101      	movs	r1, #1
 8001542:	697b      	ldr	r3, [r7, #20]
 8001544:	fa01 f303 	lsl.w	r3, r1, r3
 8001548:	4013      	ands	r3, r2
 800154a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800154c:	68fb      	ldr	r3, [r7, #12]
 800154e:	2b00      	cmp	r3, #0
 8001550:	f000 814c 	beq.w	80017ec <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001554:	683b      	ldr	r3, [r7, #0]
 8001556:	685b      	ldr	r3, [r3, #4]
 8001558:	f003 0303 	and.w	r3, r3, #3
 800155c:	2b01      	cmp	r3, #1
 800155e:	d005      	beq.n	800156c <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001560:	683b      	ldr	r3, [r7, #0]
 8001562:	685b      	ldr	r3, [r3, #4]
 8001564:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001568:	2b02      	cmp	r3, #2
 800156a:	d130      	bne.n	80015ce <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	689b      	ldr	r3, [r3, #8]
 8001570:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8001572:	697b      	ldr	r3, [r7, #20]
 8001574:	005b      	lsls	r3, r3, #1
 8001576:	2203      	movs	r2, #3
 8001578:	fa02 f303 	lsl.w	r3, r2, r3
 800157c:	43db      	mvns	r3, r3
 800157e:	693a      	ldr	r2, [r7, #16]
 8001580:	4013      	ands	r3, r2
 8001582:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001584:	683b      	ldr	r3, [r7, #0]
 8001586:	68da      	ldr	r2, [r3, #12]
 8001588:	697b      	ldr	r3, [r7, #20]
 800158a:	005b      	lsls	r3, r3, #1
 800158c:	fa02 f303 	lsl.w	r3, r2, r3
 8001590:	693a      	ldr	r2, [r7, #16]
 8001592:	4313      	orrs	r3, r2
 8001594:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	693a      	ldr	r2, [r7, #16]
 800159a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	685b      	ldr	r3, [r3, #4]
 80015a0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80015a2:	2201      	movs	r2, #1
 80015a4:	697b      	ldr	r3, [r7, #20]
 80015a6:	fa02 f303 	lsl.w	r3, r2, r3
 80015aa:	43db      	mvns	r3, r3
 80015ac:	693a      	ldr	r2, [r7, #16]
 80015ae:	4013      	ands	r3, r2
 80015b0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80015b2:	683b      	ldr	r3, [r7, #0]
 80015b4:	685b      	ldr	r3, [r3, #4]
 80015b6:	091b      	lsrs	r3, r3, #4
 80015b8:	f003 0201 	and.w	r2, r3, #1
 80015bc:	697b      	ldr	r3, [r7, #20]
 80015be:	fa02 f303 	lsl.w	r3, r2, r3
 80015c2:	693a      	ldr	r2, [r7, #16]
 80015c4:	4313      	orrs	r3, r2
 80015c6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	693a      	ldr	r2, [r7, #16]
 80015cc:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80015ce:	683b      	ldr	r3, [r7, #0]
 80015d0:	685b      	ldr	r3, [r3, #4]
 80015d2:	f003 0303 	and.w	r3, r3, #3
 80015d6:	2b03      	cmp	r3, #3
 80015d8:	d017      	beq.n	800160a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	68db      	ldr	r3, [r3, #12]
 80015de:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80015e0:	697b      	ldr	r3, [r7, #20]
 80015e2:	005b      	lsls	r3, r3, #1
 80015e4:	2203      	movs	r2, #3
 80015e6:	fa02 f303 	lsl.w	r3, r2, r3
 80015ea:	43db      	mvns	r3, r3
 80015ec:	693a      	ldr	r2, [r7, #16]
 80015ee:	4013      	ands	r3, r2
 80015f0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80015f2:	683b      	ldr	r3, [r7, #0]
 80015f4:	689a      	ldr	r2, [r3, #8]
 80015f6:	697b      	ldr	r3, [r7, #20]
 80015f8:	005b      	lsls	r3, r3, #1
 80015fa:	fa02 f303 	lsl.w	r3, r2, r3
 80015fe:	693a      	ldr	r2, [r7, #16]
 8001600:	4313      	orrs	r3, r2
 8001602:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	693a      	ldr	r2, [r7, #16]
 8001608:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800160a:	683b      	ldr	r3, [r7, #0]
 800160c:	685b      	ldr	r3, [r3, #4]
 800160e:	f003 0303 	and.w	r3, r3, #3
 8001612:	2b02      	cmp	r3, #2
 8001614:	d123      	bne.n	800165e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001616:	697b      	ldr	r3, [r7, #20]
 8001618:	08da      	lsrs	r2, r3, #3
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	3208      	adds	r2, #8
 800161e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001622:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8001624:	697b      	ldr	r3, [r7, #20]
 8001626:	f003 0307 	and.w	r3, r3, #7
 800162a:	009b      	lsls	r3, r3, #2
 800162c:	220f      	movs	r2, #15
 800162e:	fa02 f303 	lsl.w	r3, r2, r3
 8001632:	43db      	mvns	r3, r3
 8001634:	693a      	ldr	r2, [r7, #16]
 8001636:	4013      	ands	r3, r2
 8001638:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800163a:	683b      	ldr	r3, [r7, #0]
 800163c:	691a      	ldr	r2, [r3, #16]
 800163e:	697b      	ldr	r3, [r7, #20]
 8001640:	f003 0307 	and.w	r3, r3, #7
 8001644:	009b      	lsls	r3, r3, #2
 8001646:	fa02 f303 	lsl.w	r3, r2, r3
 800164a:	693a      	ldr	r2, [r7, #16]
 800164c:	4313      	orrs	r3, r2
 800164e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8001650:	697b      	ldr	r3, [r7, #20]
 8001652:	08da      	lsrs	r2, r3, #3
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	3208      	adds	r2, #8
 8001658:	6939      	ldr	r1, [r7, #16]
 800165a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	681b      	ldr	r3, [r3, #0]
 8001662:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001664:	697b      	ldr	r3, [r7, #20]
 8001666:	005b      	lsls	r3, r3, #1
 8001668:	2203      	movs	r2, #3
 800166a:	fa02 f303 	lsl.w	r3, r2, r3
 800166e:	43db      	mvns	r3, r3
 8001670:	693a      	ldr	r2, [r7, #16]
 8001672:	4013      	ands	r3, r2
 8001674:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001676:	683b      	ldr	r3, [r7, #0]
 8001678:	685b      	ldr	r3, [r3, #4]
 800167a:	f003 0203 	and.w	r2, r3, #3
 800167e:	697b      	ldr	r3, [r7, #20]
 8001680:	005b      	lsls	r3, r3, #1
 8001682:	fa02 f303 	lsl.w	r3, r2, r3
 8001686:	693a      	ldr	r2, [r7, #16]
 8001688:	4313      	orrs	r3, r2
 800168a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	693a      	ldr	r2, [r7, #16]
 8001690:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001692:	683b      	ldr	r3, [r7, #0]
 8001694:	685b      	ldr	r3, [r3, #4]
 8001696:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800169a:	2b00      	cmp	r3, #0
 800169c:	f000 80a6 	beq.w	80017ec <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80016a0:	4b5b      	ldr	r3, [pc, #364]	@ (8001810 <HAL_GPIO_Init+0x2e4>)
 80016a2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80016a4:	4a5a      	ldr	r2, [pc, #360]	@ (8001810 <HAL_GPIO_Init+0x2e4>)
 80016a6:	f043 0301 	orr.w	r3, r3, #1
 80016aa:	6613      	str	r3, [r2, #96]	@ 0x60
 80016ac:	4b58      	ldr	r3, [pc, #352]	@ (8001810 <HAL_GPIO_Init+0x2e4>)
 80016ae:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80016b0:	f003 0301 	and.w	r3, r3, #1
 80016b4:	60bb      	str	r3, [r7, #8]
 80016b6:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 80016b8:	4a56      	ldr	r2, [pc, #344]	@ (8001814 <HAL_GPIO_Init+0x2e8>)
 80016ba:	697b      	ldr	r3, [r7, #20]
 80016bc:	089b      	lsrs	r3, r3, #2
 80016be:	3302      	adds	r3, #2
 80016c0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80016c4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80016c6:	697b      	ldr	r3, [r7, #20]
 80016c8:	f003 0303 	and.w	r3, r3, #3
 80016cc:	009b      	lsls	r3, r3, #2
 80016ce:	220f      	movs	r2, #15
 80016d0:	fa02 f303 	lsl.w	r3, r2, r3
 80016d4:	43db      	mvns	r3, r3
 80016d6:	693a      	ldr	r2, [r7, #16]
 80016d8:	4013      	ands	r3, r2
 80016da:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80016e2:	d01f      	beq.n	8001724 <HAL_GPIO_Init+0x1f8>
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	4a4c      	ldr	r2, [pc, #304]	@ (8001818 <HAL_GPIO_Init+0x2ec>)
 80016e8:	4293      	cmp	r3, r2
 80016ea:	d019      	beq.n	8001720 <HAL_GPIO_Init+0x1f4>
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	4a4b      	ldr	r2, [pc, #300]	@ (800181c <HAL_GPIO_Init+0x2f0>)
 80016f0:	4293      	cmp	r3, r2
 80016f2:	d013      	beq.n	800171c <HAL_GPIO_Init+0x1f0>
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	4a4a      	ldr	r2, [pc, #296]	@ (8001820 <HAL_GPIO_Init+0x2f4>)
 80016f8:	4293      	cmp	r3, r2
 80016fa:	d00d      	beq.n	8001718 <HAL_GPIO_Init+0x1ec>
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	4a49      	ldr	r2, [pc, #292]	@ (8001824 <HAL_GPIO_Init+0x2f8>)
 8001700:	4293      	cmp	r3, r2
 8001702:	d007      	beq.n	8001714 <HAL_GPIO_Init+0x1e8>
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	4a48      	ldr	r2, [pc, #288]	@ (8001828 <HAL_GPIO_Init+0x2fc>)
 8001708:	4293      	cmp	r3, r2
 800170a:	d101      	bne.n	8001710 <HAL_GPIO_Init+0x1e4>
 800170c:	2305      	movs	r3, #5
 800170e:	e00a      	b.n	8001726 <HAL_GPIO_Init+0x1fa>
 8001710:	2306      	movs	r3, #6
 8001712:	e008      	b.n	8001726 <HAL_GPIO_Init+0x1fa>
 8001714:	2304      	movs	r3, #4
 8001716:	e006      	b.n	8001726 <HAL_GPIO_Init+0x1fa>
 8001718:	2303      	movs	r3, #3
 800171a:	e004      	b.n	8001726 <HAL_GPIO_Init+0x1fa>
 800171c:	2302      	movs	r3, #2
 800171e:	e002      	b.n	8001726 <HAL_GPIO_Init+0x1fa>
 8001720:	2301      	movs	r3, #1
 8001722:	e000      	b.n	8001726 <HAL_GPIO_Init+0x1fa>
 8001724:	2300      	movs	r3, #0
 8001726:	697a      	ldr	r2, [r7, #20]
 8001728:	f002 0203 	and.w	r2, r2, #3
 800172c:	0092      	lsls	r2, r2, #2
 800172e:	4093      	lsls	r3, r2
 8001730:	693a      	ldr	r2, [r7, #16]
 8001732:	4313      	orrs	r3, r2
 8001734:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001736:	4937      	ldr	r1, [pc, #220]	@ (8001814 <HAL_GPIO_Init+0x2e8>)
 8001738:	697b      	ldr	r3, [r7, #20]
 800173a:	089b      	lsrs	r3, r3, #2
 800173c:	3302      	adds	r3, #2
 800173e:	693a      	ldr	r2, [r7, #16]
 8001740:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001744:	4b39      	ldr	r3, [pc, #228]	@ (800182c <HAL_GPIO_Init+0x300>)
 8001746:	689b      	ldr	r3, [r3, #8]
 8001748:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800174a:	68fb      	ldr	r3, [r7, #12]
 800174c:	43db      	mvns	r3, r3
 800174e:	693a      	ldr	r2, [r7, #16]
 8001750:	4013      	ands	r3, r2
 8001752:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001754:	683b      	ldr	r3, [r7, #0]
 8001756:	685b      	ldr	r3, [r3, #4]
 8001758:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800175c:	2b00      	cmp	r3, #0
 800175e:	d003      	beq.n	8001768 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8001760:	693a      	ldr	r2, [r7, #16]
 8001762:	68fb      	ldr	r3, [r7, #12]
 8001764:	4313      	orrs	r3, r2
 8001766:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001768:	4a30      	ldr	r2, [pc, #192]	@ (800182c <HAL_GPIO_Init+0x300>)
 800176a:	693b      	ldr	r3, [r7, #16]
 800176c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800176e:	4b2f      	ldr	r3, [pc, #188]	@ (800182c <HAL_GPIO_Init+0x300>)
 8001770:	68db      	ldr	r3, [r3, #12]
 8001772:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001774:	68fb      	ldr	r3, [r7, #12]
 8001776:	43db      	mvns	r3, r3
 8001778:	693a      	ldr	r2, [r7, #16]
 800177a:	4013      	ands	r3, r2
 800177c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800177e:	683b      	ldr	r3, [r7, #0]
 8001780:	685b      	ldr	r3, [r3, #4]
 8001782:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001786:	2b00      	cmp	r3, #0
 8001788:	d003      	beq.n	8001792 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 800178a:	693a      	ldr	r2, [r7, #16]
 800178c:	68fb      	ldr	r3, [r7, #12]
 800178e:	4313      	orrs	r3, r2
 8001790:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001792:	4a26      	ldr	r2, [pc, #152]	@ (800182c <HAL_GPIO_Init+0x300>)
 8001794:	693b      	ldr	r3, [r7, #16]
 8001796:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8001798:	4b24      	ldr	r3, [pc, #144]	@ (800182c <HAL_GPIO_Init+0x300>)
 800179a:	685b      	ldr	r3, [r3, #4]
 800179c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800179e:	68fb      	ldr	r3, [r7, #12]
 80017a0:	43db      	mvns	r3, r3
 80017a2:	693a      	ldr	r2, [r7, #16]
 80017a4:	4013      	ands	r3, r2
 80017a6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80017a8:	683b      	ldr	r3, [r7, #0]
 80017aa:	685b      	ldr	r3, [r3, #4]
 80017ac:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80017b0:	2b00      	cmp	r3, #0
 80017b2:	d003      	beq.n	80017bc <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 80017b4:	693a      	ldr	r2, [r7, #16]
 80017b6:	68fb      	ldr	r3, [r7, #12]
 80017b8:	4313      	orrs	r3, r2
 80017ba:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80017bc:	4a1b      	ldr	r2, [pc, #108]	@ (800182c <HAL_GPIO_Init+0x300>)
 80017be:	693b      	ldr	r3, [r7, #16]
 80017c0:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80017c2:	4b1a      	ldr	r3, [pc, #104]	@ (800182c <HAL_GPIO_Init+0x300>)
 80017c4:	681b      	ldr	r3, [r3, #0]
 80017c6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80017c8:	68fb      	ldr	r3, [r7, #12]
 80017ca:	43db      	mvns	r3, r3
 80017cc:	693a      	ldr	r2, [r7, #16]
 80017ce:	4013      	ands	r3, r2
 80017d0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80017d2:	683b      	ldr	r3, [r7, #0]
 80017d4:	685b      	ldr	r3, [r3, #4]
 80017d6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80017da:	2b00      	cmp	r3, #0
 80017dc:	d003      	beq.n	80017e6 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 80017de:	693a      	ldr	r2, [r7, #16]
 80017e0:	68fb      	ldr	r3, [r7, #12]
 80017e2:	4313      	orrs	r3, r2
 80017e4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80017e6:	4a11      	ldr	r2, [pc, #68]	@ (800182c <HAL_GPIO_Init+0x300>)
 80017e8:	693b      	ldr	r3, [r7, #16]
 80017ea:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80017ec:	697b      	ldr	r3, [r7, #20]
 80017ee:	3301      	adds	r3, #1
 80017f0:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 80017f2:	683b      	ldr	r3, [r7, #0]
 80017f4:	681a      	ldr	r2, [r3, #0]
 80017f6:	697b      	ldr	r3, [r7, #20]
 80017f8:	fa22 f303 	lsr.w	r3, r2, r3
 80017fc:	2b00      	cmp	r3, #0
 80017fe:	f47f ae9d 	bne.w	800153c <HAL_GPIO_Init+0x10>
  }
}
 8001802:	bf00      	nop
 8001804:	bf00      	nop
 8001806:	371c      	adds	r7, #28
 8001808:	46bd      	mov	sp, r7
 800180a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800180e:	4770      	bx	lr
 8001810:	40021000 	.word	0x40021000
 8001814:	40010000 	.word	0x40010000
 8001818:	48000400 	.word	0x48000400
 800181c:	48000800 	.word	0x48000800
 8001820:	48000c00 	.word	0x48000c00
 8001824:	48001000 	.word	0x48001000
 8001828:	48001400 	.word	0x48001400
 800182c:	40010400 	.word	0x40010400

08001830 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001830:	b480      	push	{r7}
 8001832:	b085      	sub	sp, #20
 8001834:	af00      	add	r7, sp, #0
 8001836:	6078      	str	r0, [r7, #4]
 8001838:	460b      	mov	r3, r1
 800183a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	691a      	ldr	r2, [r3, #16]
 8001840:	887b      	ldrh	r3, [r7, #2]
 8001842:	4013      	ands	r3, r2
 8001844:	2b00      	cmp	r3, #0
 8001846:	d002      	beq.n	800184e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001848:	2301      	movs	r3, #1
 800184a:	73fb      	strb	r3, [r7, #15]
 800184c:	e001      	b.n	8001852 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800184e:	2300      	movs	r3, #0
 8001850:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001852:	7bfb      	ldrb	r3, [r7, #15]
}
 8001854:	4618      	mov	r0, r3
 8001856:	3714      	adds	r7, #20
 8001858:	46bd      	mov	sp, r7
 800185a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800185e:	4770      	bx	lr

08001860 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001860:	b480      	push	{r7}
 8001862:	b083      	sub	sp, #12
 8001864:	af00      	add	r7, sp, #0
 8001866:	6078      	str	r0, [r7, #4]
 8001868:	460b      	mov	r3, r1
 800186a:	807b      	strh	r3, [r7, #2]
 800186c:	4613      	mov	r3, r2
 800186e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001870:	787b      	ldrb	r3, [r7, #1]
 8001872:	2b00      	cmp	r3, #0
 8001874:	d003      	beq.n	800187e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001876:	887a      	ldrh	r2, [r7, #2]
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800187c:	e002      	b.n	8001884 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800187e:	887a      	ldrh	r2, [r7, #2]
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001884:	bf00      	nop
 8001886:	370c      	adds	r7, #12
 8001888:	46bd      	mov	sp, r7
 800188a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800188e:	4770      	bx	lr

08001890 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001890:	b480      	push	{r7}
 8001892:	b085      	sub	sp, #20
 8001894:	af00      	add	r7, sp, #0
 8001896:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	2b00      	cmp	r3, #0
 800189c:	d141      	bne.n	8001922 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800189e:	4b4b      	ldr	r3, [pc, #300]	@ (80019cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80018a0:	681b      	ldr	r3, [r3, #0]
 80018a2:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80018a6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80018aa:	d131      	bne.n	8001910 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80018ac:	4b47      	ldr	r3, [pc, #284]	@ (80019cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80018ae:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80018b2:	4a46      	ldr	r2, [pc, #280]	@ (80019cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80018b4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80018b8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80018bc:	4b43      	ldr	r3, [pc, #268]	@ (80019cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80018be:	681b      	ldr	r3, [r3, #0]
 80018c0:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80018c4:	4a41      	ldr	r2, [pc, #260]	@ (80019cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80018c6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80018ca:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80018cc:	4b40      	ldr	r3, [pc, #256]	@ (80019d0 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80018ce:	681b      	ldr	r3, [r3, #0]
 80018d0:	2232      	movs	r2, #50	@ 0x32
 80018d2:	fb02 f303 	mul.w	r3, r2, r3
 80018d6:	4a3f      	ldr	r2, [pc, #252]	@ (80019d4 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80018d8:	fba2 2303 	umull	r2, r3, r2, r3
 80018dc:	0c9b      	lsrs	r3, r3, #18
 80018de:	3301      	adds	r3, #1
 80018e0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80018e2:	e002      	b.n	80018ea <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 80018e4:	68fb      	ldr	r3, [r7, #12]
 80018e6:	3b01      	subs	r3, #1
 80018e8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80018ea:	4b38      	ldr	r3, [pc, #224]	@ (80019cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80018ec:	695b      	ldr	r3, [r3, #20]
 80018ee:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80018f2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80018f6:	d102      	bne.n	80018fe <HAL_PWREx_ControlVoltageScaling+0x6e>
 80018f8:	68fb      	ldr	r3, [r7, #12]
 80018fa:	2b00      	cmp	r3, #0
 80018fc:	d1f2      	bne.n	80018e4 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80018fe:	4b33      	ldr	r3, [pc, #204]	@ (80019cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001900:	695b      	ldr	r3, [r3, #20]
 8001902:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001906:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800190a:	d158      	bne.n	80019be <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800190c:	2303      	movs	r3, #3
 800190e:	e057      	b.n	80019c0 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001910:	4b2e      	ldr	r3, [pc, #184]	@ (80019cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001912:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001916:	4a2d      	ldr	r2, [pc, #180]	@ (80019cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001918:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800191c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8001920:	e04d      	b.n	80019be <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001928:	d141      	bne.n	80019ae <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800192a:	4b28      	ldr	r3, [pc, #160]	@ (80019cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800192c:	681b      	ldr	r3, [r3, #0]
 800192e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001932:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001936:	d131      	bne.n	800199c <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001938:	4b24      	ldr	r3, [pc, #144]	@ (80019cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800193a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800193e:	4a23      	ldr	r2, [pc, #140]	@ (80019cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001940:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001944:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001948:	4b20      	ldr	r3, [pc, #128]	@ (80019cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001950:	4a1e      	ldr	r2, [pc, #120]	@ (80019cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001952:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001956:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001958:	4b1d      	ldr	r3, [pc, #116]	@ (80019d0 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	2232      	movs	r2, #50	@ 0x32
 800195e:	fb02 f303 	mul.w	r3, r2, r3
 8001962:	4a1c      	ldr	r2, [pc, #112]	@ (80019d4 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8001964:	fba2 2303 	umull	r2, r3, r2, r3
 8001968:	0c9b      	lsrs	r3, r3, #18
 800196a:	3301      	adds	r3, #1
 800196c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800196e:	e002      	b.n	8001976 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8001970:	68fb      	ldr	r3, [r7, #12]
 8001972:	3b01      	subs	r3, #1
 8001974:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001976:	4b15      	ldr	r3, [pc, #84]	@ (80019cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001978:	695b      	ldr	r3, [r3, #20]
 800197a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800197e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001982:	d102      	bne.n	800198a <HAL_PWREx_ControlVoltageScaling+0xfa>
 8001984:	68fb      	ldr	r3, [r7, #12]
 8001986:	2b00      	cmp	r3, #0
 8001988:	d1f2      	bne.n	8001970 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800198a:	4b10      	ldr	r3, [pc, #64]	@ (80019cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800198c:	695b      	ldr	r3, [r3, #20]
 800198e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001992:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001996:	d112      	bne.n	80019be <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8001998:	2303      	movs	r3, #3
 800199a:	e011      	b.n	80019c0 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800199c:	4b0b      	ldr	r3, [pc, #44]	@ (80019cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800199e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80019a2:	4a0a      	ldr	r2, [pc, #40]	@ (80019cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80019a4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80019a8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80019ac:	e007      	b.n	80019be <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80019ae:	4b07      	ldr	r3, [pc, #28]	@ (80019cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80019b6:	4a05      	ldr	r2, [pc, #20]	@ (80019cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80019b8:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80019bc:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 80019be:	2300      	movs	r3, #0
}
 80019c0:	4618      	mov	r0, r3
 80019c2:	3714      	adds	r7, #20
 80019c4:	46bd      	mov	sp, r7
 80019c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ca:	4770      	bx	lr
 80019cc:	40007000 	.word	0x40007000
 80019d0:	20000004 	.word	0x20000004
 80019d4:	431bde83 	.word	0x431bde83

080019d8 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 80019d8:	b480      	push	{r7}
 80019da:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 80019dc:	4b05      	ldr	r3, [pc, #20]	@ (80019f4 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80019de:	689b      	ldr	r3, [r3, #8]
 80019e0:	4a04      	ldr	r2, [pc, #16]	@ (80019f4 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80019e2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80019e6:	6093      	str	r3, [r2, #8]
}
 80019e8:	bf00      	nop
 80019ea:	46bd      	mov	sp, r7
 80019ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019f0:	4770      	bx	lr
 80019f2:	bf00      	nop
 80019f4:	40007000 	.word	0x40007000

080019f8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80019f8:	b580      	push	{r7, lr}
 80019fa:	b088      	sub	sp, #32
 80019fc:	af00      	add	r7, sp, #0
 80019fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	2b00      	cmp	r3, #0
 8001a04:	d101      	bne.n	8001a0a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001a06:	2301      	movs	r3, #1
 8001a08:	e2fe      	b.n	8002008 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	681b      	ldr	r3, [r3, #0]
 8001a0e:	f003 0301 	and.w	r3, r3, #1
 8001a12:	2b00      	cmp	r3, #0
 8001a14:	d075      	beq.n	8001b02 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001a16:	4b97      	ldr	r3, [pc, #604]	@ (8001c74 <HAL_RCC_OscConfig+0x27c>)
 8001a18:	689b      	ldr	r3, [r3, #8]
 8001a1a:	f003 030c 	and.w	r3, r3, #12
 8001a1e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001a20:	4b94      	ldr	r3, [pc, #592]	@ (8001c74 <HAL_RCC_OscConfig+0x27c>)
 8001a22:	68db      	ldr	r3, [r3, #12]
 8001a24:	f003 0303 	and.w	r3, r3, #3
 8001a28:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8001a2a:	69bb      	ldr	r3, [r7, #24]
 8001a2c:	2b0c      	cmp	r3, #12
 8001a2e:	d102      	bne.n	8001a36 <HAL_RCC_OscConfig+0x3e>
 8001a30:	697b      	ldr	r3, [r7, #20]
 8001a32:	2b03      	cmp	r3, #3
 8001a34:	d002      	beq.n	8001a3c <HAL_RCC_OscConfig+0x44>
 8001a36:	69bb      	ldr	r3, [r7, #24]
 8001a38:	2b08      	cmp	r3, #8
 8001a3a:	d10b      	bne.n	8001a54 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001a3c:	4b8d      	ldr	r3, [pc, #564]	@ (8001c74 <HAL_RCC_OscConfig+0x27c>)
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001a44:	2b00      	cmp	r3, #0
 8001a46:	d05b      	beq.n	8001b00 <HAL_RCC_OscConfig+0x108>
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	685b      	ldr	r3, [r3, #4]
 8001a4c:	2b00      	cmp	r3, #0
 8001a4e:	d157      	bne.n	8001b00 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001a50:	2301      	movs	r3, #1
 8001a52:	e2d9      	b.n	8002008 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	685b      	ldr	r3, [r3, #4]
 8001a58:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001a5c:	d106      	bne.n	8001a6c <HAL_RCC_OscConfig+0x74>
 8001a5e:	4b85      	ldr	r3, [pc, #532]	@ (8001c74 <HAL_RCC_OscConfig+0x27c>)
 8001a60:	681b      	ldr	r3, [r3, #0]
 8001a62:	4a84      	ldr	r2, [pc, #528]	@ (8001c74 <HAL_RCC_OscConfig+0x27c>)
 8001a64:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001a68:	6013      	str	r3, [r2, #0]
 8001a6a:	e01d      	b.n	8001aa8 <HAL_RCC_OscConfig+0xb0>
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	685b      	ldr	r3, [r3, #4]
 8001a70:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001a74:	d10c      	bne.n	8001a90 <HAL_RCC_OscConfig+0x98>
 8001a76:	4b7f      	ldr	r3, [pc, #508]	@ (8001c74 <HAL_RCC_OscConfig+0x27c>)
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	4a7e      	ldr	r2, [pc, #504]	@ (8001c74 <HAL_RCC_OscConfig+0x27c>)
 8001a7c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001a80:	6013      	str	r3, [r2, #0]
 8001a82:	4b7c      	ldr	r3, [pc, #496]	@ (8001c74 <HAL_RCC_OscConfig+0x27c>)
 8001a84:	681b      	ldr	r3, [r3, #0]
 8001a86:	4a7b      	ldr	r2, [pc, #492]	@ (8001c74 <HAL_RCC_OscConfig+0x27c>)
 8001a88:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001a8c:	6013      	str	r3, [r2, #0]
 8001a8e:	e00b      	b.n	8001aa8 <HAL_RCC_OscConfig+0xb0>
 8001a90:	4b78      	ldr	r3, [pc, #480]	@ (8001c74 <HAL_RCC_OscConfig+0x27c>)
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	4a77      	ldr	r2, [pc, #476]	@ (8001c74 <HAL_RCC_OscConfig+0x27c>)
 8001a96:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001a9a:	6013      	str	r3, [r2, #0]
 8001a9c:	4b75      	ldr	r3, [pc, #468]	@ (8001c74 <HAL_RCC_OscConfig+0x27c>)
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	4a74      	ldr	r2, [pc, #464]	@ (8001c74 <HAL_RCC_OscConfig+0x27c>)
 8001aa2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001aa6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	685b      	ldr	r3, [r3, #4]
 8001aac:	2b00      	cmp	r3, #0
 8001aae:	d013      	beq.n	8001ad8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ab0:	f7ff fc2a 	bl	8001308 <HAL_GetTick>
 8001ab4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001ab6:	e008      	b.n	8001aca <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001ab8:	f7ff fc26 	bl	8001308 <HAL_GetTick>
 8001abc:	4602      	mov	r2, r0
 8001abe:	693b      	ldr	r3, [r7, #16]
 8001ac0:	1ad3      	subs	r3, r2, r3
 8001ac2:	2b64      	cmp	r3, #100	@ 0x64
 8001ac4:	d901      	bls.n	8001aca <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001ac6:	2303      	movs	r3, #3
 8001ac8:	e29e      	b.n	8002008 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001aca:	4b6a      	ldr	r3, [pc, #424]	@ (8001c74 <HAL_RCC_OscConfig+0x27c>)
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001ad2:	2b00      	cmp	r3, #0
 8001ad4:	d0f0      	beq.n	8001ab8 <HAL_RCC_OscConfig+0xc0>
 8001ad6:	e014      	b.n	8001b02 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ad8:	f7ff fc16 	bl	8001308 <HAL_GetTick>
 8001adc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001ade:	e008      	b.n	8001af2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001ae0:	f7ff fc12 	bl	8001308 <HAL_GetTick>
 8001ae4:	4602      	mov	r2, r0
 8001ae6:	693b      	ldr	r3, [r7, #16]
 8001ae8:	1ad3      	subs	r3, r2, r3
 8001aea:	2b64      	cmp	r3, #100	@ 0x64
 8001aec:	d901      	bls.n	8001af2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001aee:	2303      	movs	r3, #3
 8001af0:	e28a      	b.n	8002008 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001af2:	4b60      	ldr	r3, [pc, #384]	@ (8001c74 <HAL_RCC_OscConfig+0x27c>)
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001afa:	2b00      	cmp	r3, #0
 8001afc:	d1f0      	bne.n	8001ae0 <HAL_RCC_OscConfig+0xe8>
 8001afe:	e000      	b.n	8001b02 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001b00:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	f003 0302 	and.w	r3, r3, #2
 8001b0a:	2b00      	cmp	r3, #0
 8001b0c:	d075      	beq.n	8001bfa <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001b0e:	4b59      	ldr	r3, [pc, #356]	@ (8001c74 <HAL_RCC_OscConfig+0x27c>)
 8001b10:	689b      	ldr	r3, [r3, #8]
 8001b12:	f003 030c 	and.w	r3, r3, #12
 8001b16:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001b18:	4b56      	ldr	r3, [pc, #344]	@ (8001c74 <HAL_RCC_OscConfig+0x27c>)
 8001b1a:	68db      	ldr	r3, [r3, #12]
 8001b1c:	f003 0303 	and.w	r3, r3, #3
 8001b20:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8001b22:	69bb      	ldr	r3, [r7, #24]
 8001b24:	2b0c      	cmp	r3, #12
 8001b26:	d102      	bne.n	8001b2e <HAL_RCC_OscConfig+0x136>
 8001b28:	697b      	ldr	r3, [r7, #20]
 8001b2a:	2b02      	cmp	r3, #2
 8001b2c:	d002      	beq.n	8001b34 <HAL_RCC_OscConfig+0x13c>
 8001b2e:	69bb      	ldr	r3, [r7, #24]
 8001b30:	2b04      	cmp	r3, #4
 8001b32:	d11f      	bne.n	8001b74 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001b34:	4b4f      	ldr	r3, [pc, #316]	@ (8001c74 <HAL_RCC_OscConfig+0x27c>)
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001b3c:	2b00      	cmp	r3, #0
 8001b3e:	d005      	beq.n	8001b4c <HAL_RCC_OscConfig+0x154>
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	68db      	ldr	r3, [r3, #12]
 8001b44:	2b00      	cmp	r3, #0
 8001b46:	d101      	bne.n	8001b4c <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8001b48:	2301      	movs	r3, #1
 8001b4a:	e25d      	b.n	8002008 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001b4c:	4b49      	ldr	r3, [pc, #292]	@ (8001c74 <HAL_RCC_OscConfig+0x27c>)
 8001b4e:	685b      	ldr	r3, [r3, #4]
 8001b50:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	691b      	ldr	r3, [r3, #16]
 8001b58:	061b      	lsls	r3, r3, #24
 8001b5a:	4946      	ldr	r1, [pc, #280]	@ (8001c74 <HAL_RCC_OscConfig+0x27c>)
 8001b5c:	4313      	orrs	r3, r2
 8001b5e:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8001b60:	4b45      	ldr	r3, [pc, #276]	@ (8001c78 <HAL_RCC_OscConfig+0x280>)
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	4618      	mov	r0, r3
 8001b66:	f7ff fb83 	bl	8001270 <HAL_InitTick>
 8001b6a:	4603      	mov	r3, r0
 8001b6c:	2b00      	cmp	r3, #0
 8001b6e:	d043      	beq.n	8001bf8 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8001b70:	2301      	movs	r3, #1
 8001b72:	e249      	b.n	8002008 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	68db      	ldr	r3, [r3, #12]
 8001b78:	2b00      	cmp	r3, #0
 8001b7a:	d023      	beq.n	8001bc4 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001b7c:	4b3d      	ldr	r3, [pc, #244]	@ (8001c74 <HAL_RCC_OscConfig+0x27c>)
 8001b7e:	681b      	ldr	r3, [r3, #0]
 8001b80:	4a3c      	ldr	r2, [pc, #240]	@ (8001c74 <HAL_RCC_OscConfig+0x27c>)
 8001b82:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001b86:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b88:	f7ff fbbe 	bl	8001308 <HAL_GetTick>
 8001b8c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001b8e:	e008      	b.n	8001ba2 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001b90:	f7ff fbba 	bl	8001308 <HAL_GetTick>
 8001b94:	4602      	mov	r2, r0
 8001b96:	693b      	ldr	r3, [r7, #16]
 8001b98:	1ad3      	subs	r3, r2, r3
 8001b9a:	2b02      	cmp	r3, #2
 8001b9c:	d901      	bls.n	8001ba2 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8001b9e:	2303      	movs	r3, #3
 8001ba0:	e232      	b.n	8002008 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001ba2:	4b34      	ldr	r3, [pc, #208]	@ (8001c74 <HAL_RCC_OscConfig+0x27c>)
 8001ba4:	681b      	ldr	r3, [r3, #0]
 8001ba6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001baa:	2b00      	cmp	r3, #0
 8001bac:	d0f0      	beq.n	8001b90 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001bae:	4b31      	ldr	r3, [pc, #196]	@ (8001c74 <HAL_RCC_OscConfig+0x27c>)
 8001bb0:	685b      	ldr	r3, [r3, #4]
 8001bb2:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	691b      	ldr	r3, [r3, #16]
 8001bba:	061b      	lsls	r3, r3, #24
 8001bbc:	492d      	ldr	r1, [pc, #180]	@ (8001c74 <HAL_RCC_OscConfig+0x27c>)
 8001bbe:	4313      	orrs	r3, r2
 8001bc0:	604b      	str	r3, [r1, #4]
 8001bc2:	e01a      	b.n	8001bfa <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001bc4:	4b2b      	ldr	r3, [pc, #172]	@ (8001c74 <HAL_RCC_OscConfig+0x27c>)
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	4a2a      	ldr	r2, [pc, #168]	@ (8001c74 <HAL_RCC_OscConfig+0x27c>)
 8001bca:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001bce:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001bd0:	f7ff fb9a 	bl	8001308 <HAL_GetTick>
 8001bd4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001bd6:	e008      	b.n	8001bea <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001bd8:	f7ff fb96 	bl	8001308 <HAL_GetTick>
 8001bdc:	4602      	mov	r2, r0
 8001bde:	693b      	ldr	r3, [r7, #16]
 8001be0:	1ad3      	subs	r3, r2, r3
 8001be2:	2b02      	cmp	r3, #2
 8001be4:	d901      	bls.n	8001bea <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8001be6:	2303      	movs	r3, #3
 8001be8:	e20e      	b.n	8002008 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001bea:	4b22      	ldr	r3, [pc, #136]	@ (8001c74 <HAL_RCC_OscConfig+0x27c>)
 8001bec:	681b      	ldr	r3, [r3, #0]
 8001bee:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001bf2:	2b00      	cmp	r3, #0
 8001bf4:	d1f0      	bne.n	8001bd8 <HAL_RCC_OscConfig+0x1e0>
 8001bf6:	e000      	b.n	8001bfa <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001bf8:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	f003 0308 	and.w	r3, r3, #8
 8001c02:	2b00      	cmp	r3, #0
 8001c04:	d041      	beq.n	8001c8a <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	695b      	ldr	r3, [r3, #20]
 8001c0a:	2b00      	cmp	r3, #0
 8001c0c:	d01c      	beq.n	8001c48 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001c0e:	4b19      	ldr	r3, [pc, #100]	@ (8001c74 <HAL_RCC_OscConfig+0x27c>)
 8001c10:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001c14:	4a17      	ldr	r2, [pc, #92]	@ (8001c74 <HAL_RCC_OscConfig+0x27c>)
 8001c16:	f043 0301 	orr.w	r3, r3, #1
 8001c1a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001c1e:	f7ff fb73 	bl	8001308 <HAL_GetTick>
 8001c22:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001c24:	e008      	b.n	8001c38 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001c26:	f7ff fb6f 	bl	8001308 <HAL_GetTick>
 8001c2a:	4602      	mov	r2, r0
 8001c2c:	693b      	ldr	r3, [r7, #16]
 8001c2e:	1ad3      	subs	r3, r2, r3
 8001c30:	2b02      	cmp	r3, #2
 8001c32:	d901      	bls.n	8001c38 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8001c34:	2303      	movs	r3, #3
 8001c36:	e1e7      	b.n	8002008 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001c38:	4b0e      	ldr	r3, [pc, #56]	@ (8001c74 <HAL_RCC_OscConfig+0x27c>)
 8001c3a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001c3e:	f003 0302 	and.w	r3, r3, #2
 8001c42:	2b00      	cmp	r3, #0
 8001c44:	d0ef      	beq.n	8001c26 <HAL_RCC_OscConfig+0x22e>
 8001c46:	e020      	b.n	8001c8a <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001c48:	4b0a      	ldr	r3, [pc, #40]	@ (8001c74 <HAL_RCC_OscConfig+0x27c>)
 8001c4a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001c4e:	4a09      	ldr	r2, [pc, #36]	@ (8001c74 <HAL_RCC_OscConfig+0x27c>)
 8001c50:	f023 0301 	bic.w	r3, r3, #1
 8001c54:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001c58:	f7ff fb56 	bl	8001308 <HAL_GetTick>
 8001c5c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001c5e:	e00d      	b.n	8001c7c <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001c60:	f7ff fb52 	bl	8001308 <HAL_GetTick>
 8001c64:	4602      	mov	r2, r0
 8001c66:	693b      	ldr	r3, [r7, #16]
 8001c68:	1ad3      	subs	r3, r2, r3
 8001c6a:	2b02      	cmp	r3, #2
 8001c6c:	d906      	bls.n	8001c7c <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8001c6e:	2303      	movs	r3, #3
 8001c70:	e1ca      	b.n	8002008 <HAL_RCC_OscConfig+0x610>
 8001c72:	bf00      	nop
 8001c74:	40021000 	.word	0x40021000
 8001c78:	20000008 	.word	0x20000008
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001c7c:	4b8c      	ldr	r3, [pc, #560]	@ (8001eb0 <HAL_RCC_OscConfig+0x4b8>)
 8001c7e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001c82:	f003 0302 	and.w	r3, r3, #2
 8001c86:	2b00      	cmp	r3, #0
 8001c88:	d1ea      	bne.n	8001c60 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	f003 0304 	and.w	r3, r3, #4
 8001c92:	2b00      	cmp	r3, #0
 8001c94:	f000 80a6 	beq.w	8001de4 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001c98:	2300      	movs	r3, #0
 8001c9a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8001c9c:	4b84      	ldr	r3, [pc, #528]	@ (8001eb0 <HAL_RCC_OscConfig+0x4b8>)
 8001c9e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ca0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001ca4:	2b00      	cmp	r3, #0
 8001ca6:	d101      	bne.n	8001cac <HAL_RCC_OscConfig+0x2b4>
 8001ca8:	2301      	movs	r3, #1
 8001caa:	e000      	b.n	8001cae <HAL_RCC_OscConfig+0x2b6>
 8001cac:	2300      	movs	r3, #0
 8001cae:	2b00      	cmp	r3, #0
 8001cb0:	d00d      	beq.n	8001cce <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001cb2:	4b7f      	ldr	r3, [pc, #508]	@ (8001eb0 <HAL_RCC_OscConfig+0x4b8>)
 8001cb4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001cb6:	4a7e      	ldr	r2, [pc, #504]	@ (8001eb0 <HAL_RCC_OscConfig+0x4b8>)
 8001cb8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001cbc:	6593      	str	r3, [r2, #88]	@ 0x58
 8001cbe:	4b7c      	ldr	r3, [pc, #496]	@ (8001eb0 <HAL_RCC_OscConfig+0x4b8>)
 8001cc0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001cc2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001cc6:	60fb      	str	r3, [r7, #12]
 8001cc8:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8001cca:	2301      	movs	r3, #1
 8001ccc:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001cce:	4b79      	ldr	r3, [pc, #484]	@ (8001eb4 <HAL_RCC_OscConfig+0x4bc>)
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001cd6:	2b00      	cmp	r3, #0
 8001cd8:	d118      	bne.n	8001d0c <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001cda:	4b76      	ldr	r3, [pc, #472]	@ (8001eb4 <HAL_RCC_OscConfig+0x4bc>)
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	4a75      	ldr	r2, [pc, #468]	@ (8001eb4 <HAL_RCC_OscConfig+0x4bc>)
 8001ce0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001ce4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001ce6:	f7ff fb0f 	bl	8001308 <HAL_GetTick>
 8001cea:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001cec:	e008      	b.n	8001d00 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001cee:	f7ff fb0b 	bl	8001308 <HAL_GetTick>
 8001cf2:	4602      	mov	r2, r0
 8001cf4:	693b      	ldr	r3, [r7, #16]
 8001cf6:	1ad3      	subs	r3, r2, r3
 8001cf8:	2b02      	cmp	r3, #2
 8001cfa:	d901      	bls.n	8001d00 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8001cfc:	2303      	movs	r3, #3
 8001cfe:	e183      	b.n	8002008 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001d00:	4b6c      	ldr	r3, [pc, #432]	@ (8001eb4 <HAL_RCC_OscConfig+0x4bc>)
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001d08:	2b00      	cmp	r3, #0
 8001d0a:	d0f0      	beq.n	8001cee <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	689b      	ldr	r3, [r3, #8]
 8001d10:	2b01      	cmp	r3, #1
 8001d12:	d108      	bne.n	8001d26 <HAL_RCC_OscConfig+0x32e>
 8001d14:	4b66      	ldr	r3, [pc, #408]	@ (8001eb0 <HAL_RCC_OscConfig+0x4b8>)
 8001d16:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001d1a:	4a65      	ldr	r2, [pc, #404]	@ (8001eb0 <HAL_RCC_OscConfig+0x4b8>)
 8001d1c:	f043 0301 	orr.w	r3, r3, #1
 8001d20:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001d24:	e024      	b.n	8001d70 <HAL_RCC_OscConfig+0x378>
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	689b      	ldr	r3, [r3, #8]
 8001d2a:	2b05      	cmp	r3, #5
 8001d2c:	d110      	bne.n	8001d50 <HAL_RCC_OscConfig+0x358>
 8001d2e:	4b60      	ldr	r3, [pc, #384]	@ (8001eb0 <HAL_RCC_OscConfig+0x4b8>)
 8001d30:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001d34:	4a5e      	ldr	r2, [pc, #376]	@ (8001eb0 <HAL_RCC_OscConfig+0x4b8>)
 8001d36:	f043 0304 	orr.w	r3, r3, #4
 8001d3a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001d3e:	4b5c      	ldr	r3, [pc, #368]	@ (8001eb0 <HAL_RCC_OscConfig+0x4b8>)
 8001d40:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001d44:	4a5a      	ldr	r2, [pc, #360]	@ (8001eb0 <HAL_RCC_OscConfig+0x4b8>)
 8001d46:	f043 0301 	orr.w	r3, r3, #1
 8001d4a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001d4e:	e00f      	b.n	8001d70 <HAL_RCC_OscConfig+0x378>
 8001d50:	4b57      	ldr	r3, [pc, #348]	@ (8001eb0 <HAL_RCC_OscConfig+0x4b8>)
 8001d52:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001d56:	4a56      	ldr	r2, [pc, #344]	@ (8001eb0 <HAL_RCC_OscConfig+0x4b8>)
 8001d58:	f023 0301 	bic.w	r3, r3, #1
 8001d5c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001d60:	4b53      	ldr	r3, [pc, #332]	@ (8001eb0 <HAL_RCC_OscConfig+0x4b8>)
 8001d62:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001d66:	4a52      	ldr	r2, [pc, #328]	@ (8001eb0 <HAL_RCC_OscConfig+0x4b8>)
 8001d68:	f023 0304 	bic.w	r3, r3, #4
 8001d6c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	689b      	ldr	r3, [r3, #8]
 8001d74:	2b00      	cmp	r3, #0
 8001d76:	d016      	beq.n	8001da6 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001d78:	f7ff fac6 	bl	8001308 <HAL_GetTick>
 8001d7c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001d7e:	e00a      	b.n	8001d96 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001d80:	f7ff fac2 	bl	8001308 <HAL_GetTick>
 8001d84:	4602      	mov	r2, r0
 8001d86:	693b      	ldr	r3, [r7, #16]
 8001d88:	1ad3      	subs	r3, r2, r3
 8001d8a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001d8e:	4293      	cmp	r3, r2
 8001d90:	d901      	bls.n	8001d96 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8001d92:	2303      	movs	r3, #3
 8001d94:	e138      	b.n	8002008 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001d96:	4b46      	ldr	r3, [pc, #280]	@ (8001eb0 <HAL_RCC_OscConfig+0x4b8>)
 8001d98:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001d9c:	f003 0302 	and.w	r3, r3, #2
 8001da0:	2b00      	cmp	r3, #0
 8001da2:	d0ed      	beq.n	8001d80 <HAL_RCC_OscConfig+0x388>
 8001da4:	e015      	b.n	8001dd2 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001da6:	f7ff faaf 	bl	8001308 <HAL_GetTick>
 8001daa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001dac:	e00a      	b.n	8001dc4 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001dae:	f7ff faab 	bl	8001308 <HAL_GetTick>
 8001db2:	4602      	mov	r2, r0
 8001db4:	693b      	ldr	r3, [r7, #16]
 8001db6:	1ad3      	subs	r3, r2, r3
 8001db8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001dbc:	4293      	cmp	r3, r2
 8001dbe:	d901      	bls.n	8001dc4 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8001dc0:	2303      	movs	r3, #3
 8001dc2:	e121      	b.n	8002008 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001dc4:	4b3a      	ldr	r3, [pc, #232]	@ (8001eb0 <HAL_RCC_OscConfig+0x4b8>)
 8001dc6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001dca:	f003 0302 	and.w	r3, r3, #2
 8001dce:	2b00      	cmp	r3, #0
 8001dd0:	d1ed      	bne.n	8001dae <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001dd2:	7ffb      	ldrb	r3, [r7, #31]
 8001dd4:	2b01      	cmp	r3, #1
 8001dd6:	d105      	bne.n	8001de4 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001dd8:	4b35      	ldr	r3, [pc, #212]	@ (8001eb0 <HAL_RCC_OscConfig+0x4b8>)
 8001dda:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ddc:	4a34      	ldr	r2, [pc, #208]	@ (8001eb0 <HAL_RCC_OscConfig+0x4b8>)
 8001dde:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001de2:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	f003 0320 	and.w	r3, r3, #32
 8001dec:	2b00      	cmp	r3, #0
 8001dee:	d03c      	beq.n	8001e6a <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	699b      	ldr	r3, [r3, #24]
 8001df4:	2b00      	cmp	r3, #0
 8001df6:	d01c      	beq.n	8001e32 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8001df8:	4b2d      	ldr	r3, [pc, #180]	@ (8001eb0 <HAL_RCC_OscConfig+0x4b8>)
 8001dfa:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001dfe:	4a2c      	ldr	r2, [pc, #176]	@ (8001eb0 <HAL_RCC_OscConfig+0x4b8>)
 8001e00:	f043 0301 	orr.w	r3, r3, #1
 8001e04:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001e08:	f7ff fa7e 	bl	8001308 <HAL_GetTick>
 8001e0c:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8001e0e:	e008      	b.n	8001e22 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001e10:	f7ff fa7a 	bl	8001308 <HAL_GetTick>
 8001e14:	4602      	mov	r2, r0
 8001e16:	693b      	ldr	r3, [r7, #16]
 8001e18:	1ad3      	subs	r3, r2, r3
 8001e1a:	2b02      	cmp	r3, #2
 8001e1c:	d901      	bls.n	8001e22 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8001e1e:	2303      	movs	r3, #3
 8001e20:	e0f2      	b.n	8002008 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8001e22:	4b23      	ldr	r3, [pc, #140]	@ (8001eb0 <HAL_RCC_OscConfig+0x4b8>)
 8001e24:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001e28:	f003 0302 	and.w	r3, r3, #2
 8001e2c:	2b00      	cmp	r3, #0
 8001e2e:	d0ef      	beq.n	8001e10 <HAL_RCC_OscConfig+0x418>
 8001e30:	e01b      	b.n	8001e6a <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8001e32:	4b1f      	ldr	r3, [pc, #124]	@ (8001eb0 <HAL_RCC_OscConfig+0x4b8>)
 8001e34:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001e38:	4a1d      	ldr	r2, [pc, #116]	@ (8001eb0 <HAL_RCC_OscConfig+0x4b8>)
 8001e3a:	f023 0301 	bic.w	r3, r3, #1
 8001e3e:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001e42:	f7ff fa61 	bl	8001308 <HAL_GetTick>
 8001e46:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001e48:	e008      	b.n	8001e5c <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001e4a:	f7ff fa5d 	bl	8001308 <HAL_GetTick>
 8001e4e:	4602      	mov	r2, r0
 8001e50:	693b      	ldr	r3, [r7, #16]
 8001e52:	1ad3      	subs	r3, r2, r3
 8001e54:	2b02      	cmp	r3, #2
 8001e56:	d901      	bls.n	8001e5c <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8001e58:	2303      	movs	r3, #3
 8001e5a:	e0d5      	b.n	8002008 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001e5c:	4b14      	ldr	r3, [pc, #80]	@ (8001eb0 <HAL_RCC_OscConfig+0x4b8>)
 8001e5e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001e62:	f003 0302 	and.w	r3, r3, #2
 8001e66:	2b00      	cmp	r3, #0
 8001e68:	d1ef      	bne.n	8001e4a <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	69db      	ldr	r3, [r3, #28]
 8001e6e:	2b00      	cmp	r3, #0
 8001e70:	f000 80c9 	beq.w	8002006 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001e74:	4b0e      	ldr	r3, [pc, #56]	@ (8001eb0 <HAL_RCC_OscConfig+0x4b8>)
 8001e76:	689b      	ldr	r3, [r3, #8]
 8001e78:	f003 030c 	and.w	r3, r3, #12
 8001e7c:	2b0c      	cmp	r3, #12
 8001e7e:	f000 8083 	beq.w	8001f88 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	69db      	ldr	r3, [r3, #28]
 8001e86:	2b02      	cmp	r3, #2
 8001e88:	d15e      	bne.n	8001f48 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001e8a:	4b09      	ldr	r3, [pc, #36]	@ (8001eb0 <HAL_RCC_OscConfig+0x4b8>)
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	4a08      	ldr	r2, [pc, #32]	@ (8001eb0 <HAL_RCC_OscConfig+0x4b8>)
 8001e90:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001e94:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e96:	f7ff fa37 	bl	8001308 <HAL_GetTick>
 8001e9a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001e9c:	e00c      	b.n	8001eb8 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001e9e:	f7ff fa33 	bl	8001308 <HAL_GetTick>
 8001ea2:	4602      	mov	r2, r0
 8001ea4:	693b      	ldr	r3, [r7, #16]
 8001ea6:	1ad3      	subs	r3, r2, r3
 8001ea8:	2b02      	cmp	r3, #2
 8001eaa:	d905      	bls.n	8001eb8 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8001eac:	2303      	movs	r3, #3
 8001eae:	e0ab      	b.n	8002008 <HAL_RCC_OscConfig+0x610>
 8001eb0:	40021000 	.word	0x40021000
 8001eb4:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001eb8:	4b55      	ldr	r3, [pc, #340]	@ (8002010 <HAL_RCC_OscConfig+0x618>)
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001ec0:	2b00      	cmp	r3, #0
 8001ec2:	d1ec      	bne.n	8001e9e <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001ec4:	4b52      	ldr	r3, [pc, #328]	@ (8002010 <HAL_RCC_OscConfig+0x618>)
 8001ec6:	68da      	ldr	r2, [r3, #12]
 8001ec8:	4b52      	ldr	r3, [pc, #328]	@ (8002014 <HAL_RCC_OscConfig+0x61c>)
 8001eca:	4013      	ands	r3, r2
 8001ecc:	687a      	ldr	r2, [r7, #4]
 8001ece:	6a11      	ldr	r1, [r2, #32]
 8001ed0:	687a      	ldr	r2, [r7, #4]
 8001ed2:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8001ed4:	3a01      	subs	r2, #1
 8001ed6:	0112      	lsls	r2, r2, #4
 8001ed8:	4311      	orrs	r1, r2
 8001eda:	687a      	ldr	r2, [r7, #4]
 8001edc:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8001ede:	0212      	lsls	r2, r2, #8
 8001ee0:	4311      	orrs	r1, r2
 8001ee2:	687a      	ldr	r2, [r7, #4]
 8001ee4:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8001ee6:	0852      	lsrs	r2, r2, #1
 8001ee8:	3a01      	subs	r2, #1
 8001eea:	0552      	lsls	r2, r2, #21
 8001eec:	4311      	orrs	r1, r2
 8001eee:	687a      	ldr	r2, [r7, #4]
 8001ef0:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8001ef2:	0852      	lsrs	r2, r2, #1
 8001ef4:	3a01      	subs	r2, #1
 8001ef6:	0652      	lsls	r2, r2, #25
 8001ef8:	4311      	orrs	r1, r2
 8001efa:	687a      	ldr	r2, [r7, #4]
 8001efc:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8001efe:	06d2      	lsls	r2, r2, #27
 8001f00:	430a      	orrs	r2, r1
 8001f02:	4943      	ldr	r1, [pc, #268]	@ (8002010 <HAL_RCC_OscConfig+0x618>)
 8001f04:	4313      	orrs	r3, r2
 8001f06:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001f08:	4b41      	ldr	r3, [pc, #260]	@ (8002010 <HAL_RCC_OscConfig+0x618>)
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	4a40      	ldr	r2, [pc, #256]	@ (8002010 <HAL_RCC_OscConfig+0x618>)
 8001f0e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001f12:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001f14:	4b3e      	ldr	r3, [pc, #248]	@ (8002010 <HAL_RCC_OscConfig+0x618>)
 8001f16:	68db      	ldr	r3, [r3, #12]
 8001f18:	4a3d      	ldr	r2, [pc, #244]	@ (8002010 <HAL_RCC_OscConfig+0x618>)
 8001f1a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001f1e:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f20:	f7ff f9f2 	bl	8001308 <HAL_GetTick>
 8001f24:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001f26:	e008      	b.n	8001f3a <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f28:	f7ff f9ee 	bl	8001308 <HAL_GetTick>
 8001f2c:	4602      	mov	r2, r0
 8001f2e:	693b      	ldr	r3, [r7, #16]
 8001f30:	1ad3      	subs	r3, r2, r3
 8001f32:	2b02      	cmp	r3, #2
 8001f34:	d901      	bls.n	8001f3a <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8001f36:	2303      	movs	r3, #3
 8001f38:	e066      	b.n	8002008 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001f3a:	4b35      	ldr	r3, [pc, #212]	@ (8002010 <HAL_RCC_OscConfig+0x618>)
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	d0f0      	beq.n	8001f28 <HAL_RCC_OscConfig+0x530>
 8001f46:	e05e      	b.n	8002006 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001f48:	4b31      	ldr	r3, [pc, #196]	@ (8002010 <HAL_RCC_OscConfig+0x618>)
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	4a30      	ldr	r2, [pc, #192]	@ (8002010 <HAL_RCC_OscConfig+0x618>)
 8001f4e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001f52:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f54:	f7ff f9d8 	bl	8001308 <HAL_GetTick>
 8001f58:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001f5a:	e008      	b.n	8001f6e <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f5c:	f7ff f9d4 	bl	8001308 <HAL_GetTick>
 8001f60:	4602      	mov	r2, r0
 8001f62:	693b      	ldr	r3, [r7, #16]
 8001f64:	1ad3      	subs	r3, r2, r3
 8001f66:	2b02      	cmp	r3, #2
 8001f68:	d901      	bls.n	8001f6e <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8001f6a:	2303      	movs	r3, #3
 8001f6c:	e04c      	b.n	8002008 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001f6e:	4b28      	ldr	r3, [pc, #160]	@ (8002010 <HAL_RCC_OscConfig+0x618>)
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001f76:	2b00      	cmp	r3, #0
 8001f78:	d1f0      	bne.n	8001f5c <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8001f7a:	4b25      	ldr	r3, [pc, #148]	@ (8002010 <HAL_RCC_OscConfig+0x618>)
 8001f7c:	68da      	ldr	r2, [r3, #12]
 8001f7e:	4924      	ldr	r1, [pc, #144]	@ (8002010 <HAL_RCC_OscConfig+0x618>)
 8001f80:	4b25      	ldr	r3, [pc, #148]	@ (8002018 <HAL_RCC_OscConfig+0x620>)
 8001f82:	4013      	ands	r3, r2
 8001f84:	60cb      	str	r3, [r1, #12]
 8001f86:	e03e      	b.n	8002006 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	69db      	ldr	r3, [r3, #28]
 8001f8c:	2b01      	cmp	r3, #1
 8001f8e:	d101      	bne.n	8001f94 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8001f90:	2301      	movs	r3, #1
 8001f92:	e039      	b.n	8002008 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8001f94:	4b1e      	ldr	r3, [pc, #120]	@ (8002010 <HAL_RCC_OscConfig+0x618>)
 8001f96:	68db      	ldr	r3, [r3, #12]
 8001f98:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001f9a:	697b      	ldr	r3, [r7, #20]
 8001f9c:	f003 0203 	and.w	r2, r3, #3
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	6a1b      	ldr	r3, [r3, #32]
 8001fa4:	429a      	cmp	r2, r3
 8001fa6:	d12c      	bne.n	8002002 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001fa8:	697b      	ldr	r3, [r7, #20]
 8001faa:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001fb2:	3b01      	subs	r3, #1
 8001fb4:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001fb6:	429a      	cmp	r2, r3
 8001fb8:	d123      	bne.n	8002002 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8001fba:	697b      	ldr	r3, [r7, #20]
 8001fbc:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001fc4:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001fc6:	429a      	cmp	r2, r3
 8001fc8:	d11b      	bne.n	8002002 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8001fca:	697b      	ldr	r3, [r7, #20]
 8001fcc:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001fd4:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8001fd6:	429a      	cmp	r2, r3
 8001fd8:	d113      	bne.n	8002002 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001fda:	697b      	ldr	r3, [r7, #20]
 8001fdc:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fe4:	085b      	lsrs	r3, r3, #1
 8001fe6:	3b01      	subs	r3, #1
 8001fe8:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8001fea:	429a      	cmp	r2, r3
 8001fec:	d109      	bne.n	8002002 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8001fee:	697b      	ldr	r3, [r7, #20]
 8001ff0:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001ff8:	085b      	lsrs	r3, r3, #1
 8001ffa:	3b01      	subs	r3, #1
 8001ffc:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001ffe:	429a      	cmp	r2, r3
 8002000:	d001      	beq.n	8002006 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8002002:	2301      	movs	r3, #1
 8002004:	e000      	b.n	8002008 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8002006:	2300      	movs	r3, #0
}
 8002008:	4618      	mov	r0, r3
 800200a:	3720      	adds	r7, #32
 800200c:	46bd      	mov	sp, r7
 800200e:	bd80      	pop	{r7, pc}
 8002010:	40021000 	.word	0x40021000
 8002014:	019f800c 	.word	0x019f800c
 8002018:	feeefffc 	.word	0xfeeefffc

0800201c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800201c:	b580      	push	{r7, lr}
 800201e:	b086      	sub	sp, #24
 8002020:	af00      	add	r7, sp, #0
 8002022:	6078      	str	r0, [r7, #4]
 8002024:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8002026:	2300      	movs	r3, #0
 8002028:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	2b00      	cmp	r3, #0
 800202e:	d101      	bne.n	8002034 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002030:	2301      	movs	r3, #1
 8002032:	e11e      	b.n	8002272 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002034:	4b91      	ldr	r3, [pc, #580]	@ (800227c <HAL_RCC_ClockConfig+0x260>)
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	f003 030f 	and.w	r3, r3, #15
 800203c:	683a      	ldr	r2, [r7, #0]
 800203e:	429a      	cmp	r2, r3
 8002040:	d910      	bls.n	8002064 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002042:	4b8e      	ldr	r3, [pc, #568]	@ (800227c <HAL_RCC_ClockConfig+0x260>)
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	f023 020f 	bic.w	r2, r3, #15
 800204a:	498c      	ldr	r1, [pc, #560]	@ (800227c <HAL_RCC_ClockConfig+0x260>)
 800204c:	683b      	ldr	r3, [r7, #0]
 800204e:	4313      	orrs	r3, r2
 8002050:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002052:	4b8a      	ldr	r3, [pc, #552]	@ (800227c <HAL_RCC_ClockConfig+0x260>)
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	f003 030f 	and.w	r3, r3, #15
 800205a:	683a      	ldr	r2, [r7, #0]
 800205c:	429a      	cmp	r2, r3
 800205e:	d001      	beq.n	8002064 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002060:	2301      	movs	r3, #1
 8002062:	e106      	b.n	8002272 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	f003 0301 	and.w	r3, r3, #1
 800206c:	2b00      	cmp	r3, #0
 800206e:	d073      	beq.n	8002158 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	685b      	ldr	r3, [r3, #4]
 8002074:	2b03      	cmp	r3, #3
 8002076:	d129      	bne.n	80020cc <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002078:	4b81      	ldr	r3, [pc, #516]	@ (8002280 <HAL_RCC_ClockConfig+0x264>)
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002080:	2b00      	cmp	r3, #0
 8002082:	d101      	bne.n	8002088 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8002084:	2301      	movs	r3, #1
 8002086:	e0f4      	b.n	8002272 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8002088:	f000 f966 	bl	8002358 <RCC_GetSysClockFreqFromPLLSource>
 800208c:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 800208e:	693b      	ldr	r3, [r7, #16]
 8002090:	4a7c      	ldr	r2, [pc, #496]	@ (8002284 <HAL_RCC_ClockConfig+0x268>)
 8002092:	4293      	cmp	r3, r2
 8002094:	d93f      	bls.n	8002116 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8002096:	4b7a      	ldr	r3, [pc, #488]	@ (8002280 <HAL_RCC_ClockConfig+0x264>)
 8002098:	689b      	ldr	r3, [r3, #8]
 800209a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800209e:	2b00      	cmp	r3, #0
 80020a0:	d009      	beq.n	80020b6 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	d033      	beq.n	8002116 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	d12f      	bne.n	8002116 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80020b6:	4b72      	ldr	r3, [pc, #456]	@ (8002280 <HAL_RCC_ClockConfig+0x264>)
 80020b8:	689b      	ldr	r3, [r3, #8]
 80020ba:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80020be:	4a70      	ldr	r2, [pc, #448]	@ (8002280 <HAL_RCC_ClockConfig+0x264>)
 80020c0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80020c4:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80020c6:	2380      	movs	r3, #128	@ 0x80
 80020c8:	617b      	str	r3, [r7, #20]
 80020ca:	e024      	b.n	8002116 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	685b      	ldr	r3, [r3, #4]
 80020d0:	2b02      	cmp	r3, #2
 80020d2:	d107      	bne.n	80020e4 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80020d4:	4b6a      	ldr	r3, [pc, #424]	@ (8002280 <HAL_RCC_ClockConfig+0x264>)
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80020dc:	2b00      	cmp	r3, #0
 80020de:	d109      	bne.n	80020f4 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80020e0:	2301      	movs	r3, #1
 80020e2:	e0c6      	b.n	8002272 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80020e4:	4b66      	ldr	r3, [pc, #408]	@ (8002280 <HAL_RCC_ClockConfig+0x264>)
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80020ec:	2b00      	cmp	r3, #0
 80020ee:	d101      	bne.n	80020f4 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80020f0:	2301      	movs	r3, #1
 80020f2:	e0be      	b.n	8002272 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 80020f4:	f000 f8ce 	bl	8002294 <HAL_RCC_GetSysClockFreq>
 80020f8:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 80020fa:	693b      	ldr	r3, [r7, #16]
 80020fc:	4a61      	ldr	r2, [pc, #388]	@ (8002284 <HAL_RCC_ClockConfig+0x268>)
 80020fe:	4293      	cmp	r3, r2
 8002100:	d909      	bls.n	8002116 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8002102:	4b5f      	ldr	r3, [pc, #380]	@ (8002280 <HAL_RCC_ClockConfig+0x264>)
 8002104:	689b      	ldr	r3, [r3, #8]
 8002106:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800210a:	4a5d      	ldr	r2, [pc, #372]	@ (8002280 <HAL_RCC_ClockConfig+0x264>)
 800210c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002110:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8002112:	2380      	movs	r3, #128	@ 0x80
 8002114:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002116:	4b5a      	ldr	r3, [pc, #360]	@ (8002280 <HAL_RCC_ClockConfig+0x264>)
 8002118:	689b      	ldr	r3, [r3, #8]
 800211a:	f023 0203 	bic.w	r2, r3, #3
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	685b      	ldr	r3, [r3, #4]
 8002122:	4957      	ldr	r1, [pc, #348]	@ (8002280 <HAL_RCC_ClockConfig+0x264>)
 8002124:	4313      	orrs	r3, r2
 8002126:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002128:	f7ff f8ee 	bl	8001308 <HAL_GetTick>
 800212c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800212e:	e00a      	b.n	8002146 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002130:	f7ff f8ea 	bl	8001308 <HAL_GetTick>
 8002134:	4602      	mov	r2, r0
 8002136:	68fb      	ldr	r3, [r7, #12]
 8002138:	1ad3      	subs	r3, r2, r3
 800213a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800213e:	4293      	cmp	r3, r2
 8002140:	d901      	bls.n	8002146 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8002142:	2303      	movs	r3, #3
 8002144:	e095      	b.n	8002272 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002146:	4b4e      	ldr	r3, [pc, #312]	@ (8002280 <HAL_RCC_ClockConfig+0x264>)
 8002148:	689b      	ldr	r3, [r3, #8]
 800214a:	f003 020c 	and.w	r2, r3, #12
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	685b      	ldr	r3, [r3, #4]
 8002152:	009b      	lsls	r3, r3, #2
 8002154:	429a      	cmp	r2, r3
 8002156:	d1eb      	bne.n	8002130 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	f003 0302 	and.w	r3, r3, #2
 8002160:	2b00      	cmp	r3, #0
 8002162:	d023      	beq.n	80021ac <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	f003 0304 	and.w	r3, r3, #4
 800216c:	2b00      	cmp	r3, #0
 800216e:	d005      	beq.n	800217c <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002170:	4b43      	ldr	r3, [pc, #268]	@ (8002280 <HAL_RCC_ClockConfig+0x264>)
 8002172:	689b      	ldr	r3, [r3, #8]
 8002174:	4a42      	ldr	r2, [pc, #264]	@ (8002280 <HAL_RCC_ClockConfig+0x264>)
 8002176:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800217a:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	f003 0308 	and.w	r3, r3, #8
 8002184:	2b00      	cmp	r3, #0
 8002186:	d007      	beq.n	8002198 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8002188:	4b3d      	ldr	r3, [pc, #244]	@ (8002280 <HAL_RCC_ClockConfig+0x264>)
 800218a:	689b      	ldr	r3, [r3, #8]
 800218c:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8002190:	4a3b      	ldr	r2, [pc, #236]	@ (8002280 <HAL_RCC_ClockConfig+0x264>)
 8002192:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8002196:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002198:	4b39      	ldr	r3, [pc, #228]	@ (8002280 <HAL_RCC_ClockConfig+0x264>)
 800219a:	689b      	ldr	r3, [r3, #8]
 800219c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	689b      	ldr	r3, [r3, #8]
 80021a4:	4936      	ldr	r1, [pc, #216]	@ (8002280 <HAL_RCC_ClockConfig+0x264>)
 80021a6:	4313      	orrs	r3, r2
 80021a8:	608b      	str	r3, [r1, #8]
 80021aa:	e008      	b.n	80021be <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 80021ac:	697b      	ldr	r3, [r7, #20]
 80021ae:	2b80      	cmp	r3, #128	@ 0x80
 80021b0:	d105      	bne.n	80021be <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 80021b2:	4b33      	ldr	r3, [pc, #204]	@ (8002280 <HAL_RCC_ClockConfig+0x264>)
 80021b4:	689b      	ldr	r3, [r3, #8]
 80021b6:	4a32      	ldr	r2, [pc, #200]	@ (8002280 <HAL_RCC_ClockConfig+0x264>)
 80021b8:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80021bc:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80021be:	4b2f      	ldr	r3, [pc, #188]	@ (800227c <HAL_RCC_ClockConfig+0x260>)
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	f003 030f 	and.w	r3, r3, #15
 80021c6:	683a      	ldr	r2, [r7, #0]
 80021c8:	429a      	cmp	r2, r3
 80021ca:	d21d      	bcs.n	8002208 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80021cc:	4b2b      	ldr	r3, [pc, #172]	@ (800227c <HAL_RCC_ClockConfig+0x260>)
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	f023 020f 	bic.w	r2, r3, #15
 80021d4:	4929      	ldr	r1, [pc, #164]	@ (800227c <HAL_RCC_ClockConfig+0x260>)
 80021d6:	683b      	ldr	r3, [r7, #0]
 80021d8:	4313      	orrs	r3, r2
 80021da:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80021dc:	f7ff f894 	bl	8001308 <HAL_GetTick>
 80021e0:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80021e2:	e00a      	b.n	80021fa <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80021e4:	f7ff f890 	bl	8001308 <HAL_GetTick>
 80021e8:	4602      	mov	r2, r0
 80021ea:	68fb      	ldr	r3, [r7, #12]
 80021ec:	1ad3      	subs	r3, r2, r3
 80021ee:	f241 3288 	movw	r2, #5000	@ 0x1388
 80021f2:	4293      	cmp	r3, r2
 80021f4:	d901      	bls.n	80021fa <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 80021f6:	2303      	movs	r3, #3
 80021f8:	e03b      	b.n	8002272 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80021fa:	4b20      	ldr	r3, [pc, #128]	@ (800227c <HAL_RCC_ClockConfig+0x260>)
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	f003 030f 	and.w	r3, r3, #15
 8002202:	683a      	ldr	r2, [r7, #0]
 8002204:	429a      	cmp	r2, r3
 8002206:	d1ed      	bne.n	80021e4 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	f003 0304 	and.w	r3, r3, #4
 8002210:	2b00      	cmp	r3, #0
 8002212:	d008      	beq.n	8002226 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002214:	4b1a      	ldr	r3, [pc, #104]	@ (8002280 <HAL_RCC_ClockConfig+0x264>)
 8002216:	689b      	ldr	r3, [r3, #8]
 8002218:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	68db      	ldr	r3, [r3, #12]
 8002220:	4917      	ldr	r1, [pc, #92]	@ (8002280 <HAL_RCC_ClockConfig+0x264>)
 8002222:	4313      	orrs	r3, r2
 8002224:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	f003 0308 	and.w	r3, r3, #8
 800222e:	2b00      	cmp	r3, #0
 8002230:	d009      	beq.n	8002246 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002232:	4b13      	ldr	r3, [pc, #76]	@ (8002280 <HAL_RCC_ClockConfig+0x264>)
 8002234:	689b      	ldr	r3, [r3, #8]
 8002236:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	691b      	ldr	r3, [r3, #16]
 800223e:	00db      	lsls	r3, r3, #3
 8002240:	490f      	ldr	r1, [pc, #60]	@ (8002280 <HAL_RCC_ClockConfig+0x264>)
 8002242:	4313      	orrs	r3, r2
 8002244:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002246:	f000 f825 	bl	8002294 <HAL_RCC_GetSysClockFreq>
 800224a:	4602      	mov	r2, r0
 800224c:	4b0c      	ldr	r3, [pc, #48]	@ (8002280 <HAL_RCC_ClockConfig+0x264>)
 800224e:	689b      	ldr	r3, [r3, #8]
 8002250:	091b      	lsrs	r3, r3, #4
 8002252:	f003 030f 	and.w	r3, r3, #15
 8002256:	490c      	ldr	r1, [pc, #48]	@ (8002288 <HAL_RCC_ClockConfig+0x26c>)
 8002258:	5ccb      	ldrb	r3, [r1, r3]
 800225a:	f003 031f 	and.w	r3, r3, #31
 800225e:	fa22 f303 	lsr.w	r3, r2, r3
 8002262:	4a0a      	ldr	r2, [pc, #40]	@ (800228c <HAL_RCC_ClockConfig+0x270>)
 8002264:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8002266:	4b0a      	ldr	r3, [pc, #40]	@ (8002290 <HAL_RCC_ClockConfig+0x274>)
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	4618      	mov	r0, r3
 800226c:	f7ff f800 	bl	8001270 <HAL_InitTick>
 8002270:	4603      	mov	r3, r0
}
 8002272:	4618      	mov	r0, r3
 8002274:	3718      	adds	r7, #24
 8002276:	46bd      	mov	sp, r7
 8002278:	bd80      	pop	{r7, pc}
 800227a:	bf00      	nop
 800227c:	40022000 	.word	0x40022000
 8002280:	40021000 	.word	0x40021000
 8002284:	04c4b400 	.word	0x04c4b400
 8002288:	08005524 	.word	0x08005524
 800228c:	20000004 	.word	0x20000004
 8002290:	20000008 	.word	0x20000008

08002294 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002294:	b480      	push	{r7}
 8002296:	b087      	sub	sp, #28
 8002298:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800229a:	4b2c      	ldr	r3, [pc, #176]	@ (800234c <HAL_RCC_GetSysClockFreq+0xb8>)
 800229c:	689b      	ldr	r3, [r3, #8]
 800229e:	f003 030c 	and.w	r3, r3, #12
 80022a2:	2b04      	cmp	r3, #4
 80022a4:	d102      	bne.n	80022ac <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80022a6:	4b2a      	ldr	r3, [pc, #168]	@ (8002350 <HAL_RCC_GetSysClockFreq+0xbc>)
 80022a8:	613b      	str	r3, [r7, #16]
 80022aa:	e047      	b.n	800233c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80022ac:	4b27      	ldr	r3, [pc, #156]	@ (800234c <HAL_RCC_GetSysClockFreq+0xb8>)
 80022ae:	689b      	ldr	r3, [r3, #8]
 80022b0:	f003 030c 	and.w	r3, r3, #12
 80022b4:	2b08      	cmp	r3, #8
 80022b6:	d102      	bne.n	80022be <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80022b8:	4b26      	ldr	r3, [pc, #152]	@ (8002354 <HAL_RCC_GetSysClockFreq+0xc0>)
 80022ba:	613b      	str	r3, [r7, #16]
 80022bc:	e03e      	b.n	800233c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 80022be:	4b23      	ldr	r3, [pc, #140]	@ (800234c <HAL_RCC_GetSysClockFreq+0xb8>)
 80022c0:	689b      	ldr	r3, [r3, #8]
 80022c2:	f003 030c 	and.w	r3, r3, #12
 80022c6:	2b0c      	cmp	r3, #12
 80022c8:	d136      	bne.n	8002338 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80022ca:	4b20      	ldr	r3, [pc, #128]	@ (800234c <HAL_RCC_GetSysClockFreq+0xb8>)
 80022cc:	68db      	ldr	r3, [r3, #12]
 80022ce:	f003 0303 	and.w	r3, r3, #3
 80022d2:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80022d4:	4b1d      	ldr	r3, [pc, #116]	@ (800234c <HAL_RCC_GetSysClockFreq+0xb8>)
 80022d6:	68db      	ldr	r3, [r3, #12]
 80022d8:	091b      	lsrs	r3, r3, #4
 80022da:	f003 030f 	and.w	r3, r3, #15
 80022de:	3301      	adds	r3, #1
 80022e0:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80022e2:	68fb      	ldr	r3, [r7, #12]
 80022e4:	2b03      	cmp	r3, #3
 80022e6:	d10c      	bne.n	8002302 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80022e8:	4a1a      	ldr	r2, [pc, #104]	@ (8002354 <HAL_RCC_GetSysClockFreq+0xc0>)
 80022ea:	68bb      	ldr	r3, [r7, #8]
 80022ec:	fbb2 f3f3 	udiv	r3, r2, r3
 80022f0:	4a16      	ldr	r2, [pc, #88]	@ (800234c <HAL_RCC_GetSysClockFreq+0xb8>)
 80022f2:	68d2      	ldr	r2, [r2, #12]
 80022f4:	0a12      	lsrs	r2, r2, #8
 80022f6:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80022fa:	fb02 f303 	mul.w	r3, r2, r3
 80022fe:	617b      	str	r3, [r7, #20]
      break;
 8002300:	e00c      	b.n	800231c <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002302:	4a13      	ldr	r2, [pc, #76]	@ (8002350 <HAL_RCC_GetSysClockFreq+0xbc>)
 8002304:	68bb      	ldr	r3, [r7, #8]
 8002306:	fbb2 f3f3 	udiv	r3, r2, r3
 800230a:	4a10      	ldr	r2, [pc, #64]	@ (800234c <HAL_RCC_GetSysClockFreq+0xb8>)
 800230c:	68d2      	ldr	r2, [r2, #12]
 800230e:	0a12      	lsrs	r2, r2, #8
 8002310:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8002314:	fb02 f303 	mul.w	r3, r2, r3
 8002318:	617b      	str	r3, [r7, #20]
      break;
 800231a:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800231c:	4b0b      	ldr	r3, [pc, #44]	@ (800234c <HAL_RCC_GetSysClockFreq+0xb8>)
 800231e:	68db      	ldr	r3, [r3, #12]
 8002320:	0e5b      	lsrs	r3, r3, #25
 8002322:	f003 0303 	and.w	r3, r3, #3
 8002326:	3301      	adds	r3, #1
 8002328:	005b      	lsls	r3, r3, #1
 800232a:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 800232c:	697a      	ldr	r2, [r7, #20]
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	fbb2 f3f3 	udiv	r3, r2, r3
 8002334:	613b      	str	r3, [r7, #16]
 8002336:	e001      	b.n	800233c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8002338:	2300      	movs	r3, #0
 800233a:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 800233c:	693b      	ldr	r3, [r7, #16]
}
 800233e:	4618      	mov	r0, r3
 8002340:	371c      	adds	r7, #28
 8002342:	46bd      	mov	sp, r7
 8002344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002348:	4770      	bx	lr
 800234a:	bf00      	nop
 800234c:	40021000 	.word	0x40021000
 8002350:	00f42400 	.word	0x00f42400
 8002354:	007a1200 	.word	0x007a1200

08002358 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8002358:	b480      	push	{r7}
 800235a:	b087      	sub	sp, #28
 800235c:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800235e:	4b1e      	ldr	r3, [pc, #120]	@ (80023d8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002360:	68db      	ldr	r3, [r3, #12]
 8002362:	f003 0303 	and.w	r3, r3, #3
 8002366:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002368:	4b1b      	ldr	r3, [pc, #108]	@ (80023d8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800236a:	68db      	ldr	r3, [r3, #12]
 800236c:	091b      	lsrs	r3, r3, #4
 800236e:	f003 030f 	and.w	r3, r3, #15
 8002372:	3301      	adds	r3, #1
 8002374:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8002376:	693b      	ldr	r3, [r7, #16]
 8002378:	2b03      	cmp	r3, #3
 800237a:	d10c      	bne.n	8002396 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800237c:	4a17      	ldr	r2, [pc, #92]	@ (80023dc <RCC_GetSysClockFreqFromPLLSource+0x84>)
 800237e:	68fb      	ldr	r3, [r7, #12]
 8002380:	fbb2 f3f3 	udiv	r3, r2, r3
 8002384:	4a14      	ldr	r2, [pc, #80]	@ (80023d8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002386:	68d2      	ldr	r2, [r2, #12]
 8002388:	0a12      	lsrs	r2, r2, #8
 800238a:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800238e:	fb02 f303 	mul.w	r3, r2, r3
 8002392:	617b      	str	r3, [r7, #20]
    break;
 8002394:	e00c      	b.n	80023b0 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002396:	4a12      	ldr	r2, [pc, #72]	@ (80023e0 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8002398:	68fb      	ldr	r3, [r7, #12]
 800239a:	fbb2 f3f3 	udiv	r3, r2, r3
 800239e:	4a0e      	ldr	r2, [pc, #56]	@ (80023d8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80023a0:	68d2      	ldr	r2, [r2, #12]
 80023a2:	0a12      	lsrs	r2, r2, #8
 80023a4:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80023a8:	fb02 f303 	mul.w	r3, r2, r3
 80023ac:	617b      	str	r3, [r7, #20]
    break;
 80023ae:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80023b0:	4b09      	ldr	r3, [pc, #36]	@ (80023d8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80023b2:	68db      	ldr	r3, [r3, #12]
 80023b4:	0e5b      	lsrs	r3, r3, #25
 80023b6:	f003 0303 	and.w	r3, r3, #3
 80023ba:	3301      	adds	r3, #1
 80023bc:	005b      	lsls	r3, r3, #1
 80023be:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 80023c0:	697a      	ldr	r2, [r7, #20]
 80023c2:	68bb      	ldr	r3, [r7, #8]
 80023c4:	fbb2 f3f3 	udiv	r3, r2, r3
 80023c8:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 80023ca:	687b      	ldr	r3, [r7, #4]
}
 80023cc:	4618      	mov	r0, r3
 80023ce:	371c      	adds	r7, #28
 80023d0:	46bd      	mov	sp, r7
 80023d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023d6:	4770      	bx	lr
 80023d8:	40021000 	.word	0x40021000
 80023dc:	007a1200 	.word	0x007a1200
 80023e0:	00f42400 	.word	0x00f42400

080023e4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80023e4:	b580      	push	{r7, lr}
 80023e6:	b084      	sub	sp, #16
 80023e8:	af00      	add	r7, sp, #0
 80023ea:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	d101      	bne.n	80023f6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80023f2:	2301      	movs	r3, #1
 80023f4:	e09d      	b.n	8002532 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023fa:	2b00      	cmp	r3, #0
 80023fc:	d108      	bne.n	8002410 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	685b      	ldr	r3, [r3, #4]
 8002402:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002406:	d009      	beq.n	800241c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	2200      	movs	r2, #0
 800240c:	61da      	str	r2, [r3, #28]
 800240e:	e005      	b.n	800241c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	2200      	movs	r2, #0
 8002414:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	2200      	movs	r2, #0
 800241a:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	2200      	movs	r2, #0
 8002420:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8002428:	b2db      	uxtb	r3, r3
 800242a:	2b00      	cmp	r3, #0
 800242c:	d106      	bne.n	800243c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	2200      	movs	r2, #0
 8002432:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002436:	6878      	ldr	r0, [r7, #4]
 8002438:	f7fe fe1e 	bl	8001078 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	2202      	movs	r2, #2
 8002440:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	681a      	ldr	r2, [r3, #0]
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002452:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	68db      	ldr	r3, [r3, #12]
 8002458:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800245c:	d902      	bls.n	8002464 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800245e:	2300      	movs	r3, #0
 8002460:	60fb      	str	r3, [r7, #12]
 8002462:	e002      	b.n	800246a <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8002464:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002468:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	68db      	ldr	r3, [r3, #12]
 800246e:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8002472:	d007      	beq.n	8002484 <HAL_SPI_Init+0xa0>
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	68db      	ldr	r3, [r3, #12]
 8002478:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800247c:	d002      	beq.n	8002484 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	2200      	movs	r2, #0
 8002482:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	685b      	ldr	r3, [r3, #4]
 8002488:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	689b      	ldr	r3, [r3, #8]
 8002490:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8002494:	431a      	orrs	r2, r3
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	691b      	ldr	r3, [r3, #16]
 800249a:	f003 0302 	and.w	r3, r3, #2
 800249e:	431a      	orrs	r2, r3
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	695b      	ldr	r3, [r3, #20]
 80024a4:	f003 0301 	and.w	r3, r3, #1
 80024a8:	431a      	orrs	r2, r3
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	699b      	ldr	r3, [r3, #24]
 80024ae:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80024b2:	431a      	orrs	r2, r3
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	69db      	ldr	r3, [r3, #28]
 80024b8:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80024bc:	431a      	orrs	r2, r3
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	6a1b      	ldr	r3, [r3, #32]
 80024c2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80024c6:	ea42 0103 	orr.w	r1, r2, r3
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80024ce:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	430a      	orrs	r2, r1
 80024d8:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	699b      	ldr	r3, [r3, #24]
 80024de:	0c1b      	lsrs	r3, r3, #16
 80024e0:	f003 0204 	and.w	r2, r3, #4
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80024e8:	f003 0310 	and.w	r3, r3, #16
 80024ec:	431a      	orrs	r2, r3
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80024f2:	f003 0308 	and.w	r3, r3, #8
 80024f6:	431a      	orrs	r2, r3
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	68db      	ldr	r3, [r3, #12]
 80024fc:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8002500:	ea42 0103 	orr.w	r1, r2, r3
 8002504:	68fb      	ldr	r3, [r7, #12]
 8002506:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	430a      	orrs	r2, r1
 8002510:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	69da      	ldr	r2, [r3, #28]
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002520:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	2200      	movs	r2, #0
 8002526:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	2201      	movs	r2, #1
 800252c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8002530:	2300      	movs	r3, #0
}
 8002532:	4618      	mov	r0, r3
 8002534:	3710      	adds	r7, #16
 8002536:	46bd      	mov	sp, r7
 8002538:	bd80      	pop	{r7, pc}

0800253a <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800253a:	b580      	push	{r7, lr}
 800253c:	b088      	sub	sp, #32
 800253e:	af00      	add	r7, sp, #0
 8002540:	60f8      	str	r0, [r7, #12]
 8002542:	60b9      	str	r1, [r7, #8]
 8002544:	603b      	str	r3, [r7, #0]
 8002546:	4613      	mov	r3, r2
 8002548:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800254a:	2300      	movs	r3, #0
 800254c:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800254e:	68fb      	ldr	r3, [r7, #12]
 8002550:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8002554:	2b01      	cmp	r3, #1
 8002556:	d101      	bne.n	800255c <HAL_SPI_Transmit+0x22>
 8002558:	2302      	movs	r3, #2
 800255a:	e15f      	b.n	800281c <HAL_SPI_Transmit+0x2e2>
 800255c:	68fb      	ldr	r3, [r7, #12]
 800255e:	2201      	movs	r2, #1
 8002560:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002564:	f7fe fed0 	bl	8001308 <HAL_GetTick>
 8002568:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800256a:	88fb      	ldrh	r3, [r7, #6]
 800256c:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800256e:	68fb      	ldr	r3, [r7, #12]
 8002570:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8002574:	b2db      	uxtb	r3, r3
 8002576:	2b01      	cmp	r3, #1
 8002578:	d002      	beq.n	8002580 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800257a:	2302      	movs	r3, #2
 800257c:	77fb      	strb	r3, [r7, #31]
    goto error;
 800257e:	e148      	b.n	8002812 <HAL_SPI_Transmit+0x2d8>
  }

  if ((pData == NULL) || (Size == 0U))
 8002580:	68bb      	ldr	r3, [r7, #8]
 8002582:	2b00      	cmp	r3, #0
 8002584:	d002      	beq.n	800258c <HAL_SPI_Transmit+0x52>
 8002586:	88fb      	ldrh	r3, [r7, #6]
 8002588:	2b00      	cmp	r3, #0
 800258a:	d102      	bne.n	8002592 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800258c:	2301      	movs	r3, #1
 800258e:	77fb      	strb	r3, [r7, #31]
    goto error;
 8002590:	e13f      	b.n	8002812 <HAL_SPI_Transmit+0x2d8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8002592:	68fb      	ldr	r3, [r7, #12]
 8002594:	2203      	movs	r2, #3
 8002596:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800259a:	68fb      	ldr	r3, [r7, #12]
 800259c:	2200      	movs	r2, #0
 800259e:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80025a0:	68fb      	ldr	r3, [r7, #12]
 80025a2:	68ba      	ldr	r2, [r7, #8]
 80025a4:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 80025a6:	68fb      	ldr	r3, [r7, #12]
 80025a8:	88fa      	ldrh	r2, [r7, #6]
 80025aa:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 80025ac:	68fb      	ldr	r3, [r7, #12]
 80025ae:	88fa      	ldrh	r2, [r7, #6]
 80025b0:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80025b2:	68fb      	ldr	r3, [r7, #12]
 80025b4:	2200      	movs	r2, #0
 80025b6:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 80025b8:	68fb      	ldr	r3, [r7, #12]
 80025ba:	2200      	movs	r2, #0
 80025bc:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 80025c0:	68fb      	ldr	r3, [r7, #12]
 80025c2:	2200      	movs	r2, #0
 80025c4:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 80025c8:	68fb      	ldr	r3, [r7, #12]
 80025ca:	2200      	movs	r2, #0
 80025cc:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 80025ce:	68fb      	ldr	r3, [r7, #12]
 80025d0:	2200      	movs	r2, #0
 80025d2:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80025d4:	68fb      	ldr	r3, [r7, #12]
 80025d6:	689b      	ldr	r3, [r3, #8]
 80025d8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80025dc:	d10f      	bne.n	80025fe <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80025de:	68fb      	ldr	r3, [r7, #12]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	681a      	ldr	r2, [r3, #0]
 80025e4:	68fb      	ldr	r3, [r7, #12]
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80025ec:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80025ee:	68fb      	ldr	r3, [r7, #12]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	681a      	ldr	r2, [r3, #0]
 80025f4:	68fb      	ldr	r3, [r7, #12]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80025fc:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80025fe:	68fb      	ldr	r3, [r7, #12]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002608:	2b40      	cmp	r3, #64	@ 0x40
 800260a:	d007      	beq.n	800261c <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800260c:	68fb      	ldr	r3, [r7, #12]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	681a      	ldr	r2, [r3, #0]
 8002612:	68fb      	ldr	r3, [r7, #12]
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800261a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800261c:	68fb      	ldr	r3, [r7, #12]
 800261e:	68db      	ldr	r3, [r3, #12]
 8002620:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8002624:	d94f      	bls.n	80026c6 <HAL_SPI_Transmit+0x18c>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002626:	68fb      	ldr	r3, [r7, #12]
 8002628:	685b      	ldr	r3, [r3, #4]
 800262a:	2b00      	cmp	r3, #0
 800262c:	d002      	beq.n	8002634 <HAL_SPI_Transmit+0xfa>
 800262e:	8afb      	ldrh	r3, [r7, #22]
 8002630:	2b01      	cmp	r3, #1
 8002632:	d142      	bne.n	80026ba <HAL_SPI_Transmit+0x180>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002634:	68fb      	ldr	r3, [r7, #12]
 8002636:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002638:	881a      	ldrh	r2, [r3, #0]
 800263a:	68fb      	ldr	r3, [r7, #12]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002640:	68fb      	ldr	r3, [r7, #12]
 8002642:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002644:	1c9a      	adds	r2, r3, #2
 8002646:	68fb      	ldr	r3, [r7, #12]
 8002648:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800264a:	68fb      	ldr	r3, [r7, #12]
 800264c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800264e:	b29b      	uxth	r3, r3
 8002650:	3b01      	subs	r3, #1
 8002652:	b29a      	uxth	r2, r3
 8002654:	68fb      	ldr	r3, [r7, #12]
 8002656:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8002658:	e02f      	b.n	80026ba <HAL_SPI_Transmit+0x180>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800265a:	68fb      	ldr	r3, [r7, #12]
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	689b      	ldr	r3, [r3, #8]
 8002660:	f003 0302 	and.w	r3, r3, #2
 8002664:	2b02      	cmp	r3, #2
 8002666:	d112      	bne.n	800268e <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002668:	68fb      	ldr	r3, [r7, #12]
 800266a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800266c:	881a      	ldrh	r2, [r3, #0]
 800266e:	68fb      	ldr	r3, [r7, #12]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002674:	68fb      	ldr	r3, [r7, #12]
 8002676:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002678:	1c9a      	adds	r2, r3, #2
 800267a:	68fb      	ldr	r3, [r7, #12]
 800267c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800267e:	68fb      	ldr	r3, [r7, #12]
 8002680:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002682:	b29b      	uxth	r3, r3
 8002684:	3b01      	subs	r3, #1
 8002686:	b29a      	uxth	r2, r3
 8002688:	68fb      	ldr	r3, [r7, #12]
 800268a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800268c:	e015      	b.n	80026ba <HAL_SPI_Transmit+0x180>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800268e:	f7fe fe3b 	bl	8001308 <HAL_GetTick>
 8002692:	4602      	mov	r2, r0
 8002694:	69bb      	ldr	r3, [r7, #24]
 8002696:	1ad3      	subs	r3, r2, r3
 8002698:	683a      	ldr	r2, [r7, #0]
 800269a:	429a      	cmp	r2, r3
 800269c:	d803      	bhi.n	80026a6 <HAL_SPI_Transmit+0x16c>
 800269e:	683b      	ldr	r3, [r7, #0]
 80026a0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80026a4:	d102      	bne.n	80026ac <HAL_SPI_Transmit+0x172>
 80026a6:	683b      	ldr	r3, [r7, #0]
 80026a8:	2b00      	cmp	r3, #0
 80026aa:	d106      	bne.n	80026ba <HAL_SPI_Transmit+0x180>
        {
          errorcode = HAL_TIMEOUT;
 80026ac:	2303      	movs	r3, #3
 80026ae:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 80026b0:	68fb      	ldr	r3, [r7, #12]
 80026b2:	2201      	movs	r2, #1
 80026b4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 80026b8:	e0ab      	b.n	8002812 <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 80026ba:	68fb      	ldr	r3, [r7, #12]
 80026bc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80026be:	b29b      	uxth	r3, r3
 80026c0:	2b00      	cmp	r3, #0
 80026c2:	d1ca      	bne.n	800265a <HAL_SPI_Transmit+0x120>
 80026c4:	e080      	b.n	80027c8 <HAL_SPI_Transmit+0x28e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80026c6:	68fb      	ldr	r3, [r7, #12]
 80026c8:	685b      	ldr	r3, [r3, #4]
 80026ca:	2b00      	cmp	r3, #0
 80026cc:	d002      	beq.n	80026d4 <HAL_SPI_Transmit+0x19a>
 80026ce:	8afb      	ldrh	r3, [r7, #22]
 80026d0:	2b01      	cmp	r3, #1
 80026d2:	d174      	bne.n	80027be <HAL_SPI_Transmit+0x284>
    {
      if (hspi->TxXferCount > 1U)
 80026d4:	68fb      	ldr	r3, [r7, #12]
 80026d6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80026d8:	b29b      	uxth	r3, r3
 80026da:	2b01      	cmp	r3, #1
 80026dc:	d912      	bls.n	8002704 <HAL_SPI_Transmit+0x1ca>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80026de:	68fb      	ldr	r3, [r7, #12]
 80026e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80026e2:	881a      	ldrh	r2, [r3, #0]
 80026e4:	68fb      	ldr	r3, [r7, #12]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80026ea:	68fb      	ldr	r3, [r7, #12]
 80026ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80026ee:	1c9a      	adds	r2, r3, #2
 80026f0:	68fb      	ldr	r3, [r7, #12]
 80026f2:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 80026f4:	68fb      	ldr	r3, [r7, #12]
 80026f6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80026f8:	b29b      	uxth	r3, r3
 80026fa:	3b02      	subs	r3, #2
 80026fc:	b29a      	uxth	r2, r3
 80026fe:	68fb      	ldr	r3, [r7, #12]
 8002700:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8002702:	e05c      	b.n	80027be <HAL_SPI_Transmit+0x284>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8002704:	68fb      	ldr	r3, [r7, #12]
 8002706:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002708:	68fb      	ldr	r3, [r7, #12]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	330c      	adds	r3, #12
 800270e:	7812      	ldrb	r2, [r2, #0]
 8002710:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8002712:	68fb      	ldr	r3, [r7, #12]
 8002714:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002716:	1c5a      	adds	r2, r3, #1
 8002718:	68fb      	ldr	r3, [r7, #12]
 800271a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800271c:	68fb      	ldr	r3, [r7, #12]
 800271e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002720:	b29b      	uxth	r3, r3
 8002722:	3b01      	subs	r3, #1
 8002724:	b29a      	uxth	r2, r3
 8002726:	68fb      	ldr	r3, [r7, #12]
 8002728:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 800272a:	e048      	b.n	80027be <HAL_SPI_Transmit+0x284>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800272c:	68fb      	ldr	r3, [r7, #12]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	689b      	ldr	r3, [r3, #8]
 8002732:	f003 0302 	and.w	r3, r3, #2
 8002736:	2b02      	cmp	r3, #2
 8002738:	d12b      	bne.n	8002792 <HAL_SPI_Transmit+0x258>
      {
        if (hspi->TxXferCount > 1U)
 800273a:	68fb      	ldr	r3, [r7, #12]
 800273c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800273e:	b29b      	uxth	r3, r3
 8002740:	2b01      	cmp	r3, #1
 8002742:	d912      	bls.n	800276a <HAL_SPI_Transmit+0x230>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002744:	68fb      	ldr	r3, [r7, #12]
 8002746:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002748:	881a      	ldrh	r2, [r3, #0]
 800274a:	68fb      	ldr	r3, [r7, #12]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8002750:	68fb      	ldr	r3, [r7, #12]
 8002752:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002754:	1c9a      	adds	r2, r3, #2
 8002756:	68fb      	ldr	r3, [r7, #12]
 8002758:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 800275a:	68fb      	ldr	r3, [r7, #12]
 800275c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800275e:	b29b      	uxth	r3, r3
 8002760:	3b02      	subs	r3, #2
 8002762:	b29a      	uxth	r2, r3
 8002764:	68fb      	ldr	r3, [r7, #12]
 8002766:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8002768:	e029      	b.n	80027be <HAL_SPI_Transmit+0x284>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800276a:	68fb      	ldr	r3, [r7, #12]
 800276c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800276e:	68fb      	ldr	r3, [r7, #12]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	330c      	adds	r3, #12
 8002774:	7812      	ldrb	r2, [r2, #0]
 8002776:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8002778:	68fb      	ldr	r3, [r7, #12]
 800277a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800277c:	1c5a      	adds	r2, r3, #1
 800277e:	68fb      	ldr	r3, [r7, #12]
 8002780:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8002782:	68fb      	ldr	r3, [r7, #12]
 8002784:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002786:	b29b      	uxth	r3, r3
 8002788:	3b01      	subs	r3, #1
 800278a:	b29a      	uxth	r2, r3
 800278c:	68fb      	ldr	r3, [r7, #12]
 800278e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8002790:	e015      	b.n	80027be <HAL_SPI_Transmit+0x284>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002792:	f7fe fdb9 	bl	8001308 <HAL_GetTick>
 8002796:	4602      	mov	r2, r0
 8002798:	69bb      	ldr	r3, [r7, #24]
 800279a:	1ad3      	subs	r3, r2, r3
 800279c:	683a      	ldr	r2, [r7, #0]
 800279e:	429a      	cmp	r2, r3
 80027a0:	d803      	bhi.n	80027aa <HAL_SPI_Transmit+0x270>
 80027a2:	683b      	ldr	r3, [r7, #0]
 80027a4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80027a8:	d102      	bne.n	80027b0 <HAL_SPI_Transmit+0x276>
 80027aa:	683b      	ldr	r3, [r7, #0]
 80027ac:	2b00      	cmp	r3, #0
 80027ae:	d106      	bne.n	80027be <HAL_SPI_Transmit+0x284>
        {
          errorcode = HAL_TIMEOUT;
 80027b0:	2303      	movs	r3, #3
 80027b2:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 80027b4:	68fb      	ldr	r3, [r7, #12]
 80027b6:	2201      	movs	r2, #1
 80027b8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 80027bc:	e029      	b.n	8002812 <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 80027be:	68fb      	ldr	r3, [r7, #12]
 80027c0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80027c2:	b29b      	uxth	r3, r3
 80027c4:	2b00      	cmp	r3, #0
 80027c6:	d1b1      	bne.n	800272c <HAL_SPI_Transmit+0x1f2>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80027c8:	69ba      	ldr	r2, [r7, #24]
 80027ca:	6839      	ldr	r1, [r7, #0]
 80027cc:	68f8      	ldr	r0, [r7, #12]
 80027ce:	f000 f955 	bl	8002a7c <SPI_EndRxTxTransaction>
 80027d2:	4603      	mov	r3, r0
 80027d4:	2b00      	cmp	r3, #0
 80027d6:	d002      	beq.n	80027de <HAL_SPI_Transmit+0x2a4>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80027d8:	68fb      	ldr	r3, [r7, #12]
 80027da:	2220      	movs	r2, #32
 80027dc:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80027de:	68fb      	ldr	r3, [r7, #12]
 80027e0:	689b      	ldr	r3, [r3, #8]
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	d10a      	bne.n	80027fc <HAL_SPI_Transmit+0x2c2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80027e6:	2300      	movs	r3, #0
 80027e8:	613b      	str	r3, [r7, #16]
 80027ea:	68fb      	ldr	r3, [r7, #12]
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	68db      	ldr	r3, [r3, #12]
 80027f0:	613b      	str	r3, [r7, #16]
 80027f2:	68fb      	ldr	r3, [r7, #12]
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	689b      	ldr	r3, [r3, #8]
 80027f8:	613b      	str	r3, [r7, #16]
 80027fa:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80027fc:	68fb      	ldr	r3, [r7, #12]
 80027fe:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002800:	2b00      	cmp	r3, #0
 8002802:	d002      	beq.n	800280a <HAL_SPI_Transmit+0x2d0>
  {
    errorcode = HAL_ERROR;
 8002804:	2301      	movs	r3, #1
 8002806:	77fb      	strb	r3, [r7, #31]
 8002808:	e003      	b.n	8002812 <HAL_SPI_Transmit+0x2d8>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 800280a:	68fb      	ldr	r3, [r7, #12]
 800280c:	2201      	movs	r2, #1
 800280e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8002812:	68fb      	ldr	r3, [r7, #12]
 8002814:	2200      	movs	r2, #0
 8002816:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 800281a:	7ffb      	ldrb	r3, [r7, #31]
}
 800281c:	4618      	mov	r0, r3
 800281e:	3720      	adds	r7, #32
 8002820:	46bd      	mov	sp, r7
 8002822:	bd80      	pop	{r7, pc}

08002824 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 8002824:	b480      	push	{r7}
 8002826:	b083      	sub	sp, #12
 8002828:	af00      	add	r7, sp, #0
 800282a:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8002832:	b2db      	uxtb	r3, r3
}
 8002834:	4618      	mov	r0, r3
 8002836:	370c      	adds	r7, #12
 8002838:	46bd      	mov	sp, r7
 800283a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800283e:	4770      	bx	lr

08002840 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8002840:	b580      	push	{r7, lr}
 8002842:	b088      	sub	sp, #32
 8002844:	af00      	add	r7, sp, #0
 8002846:	60f8      	str	r0, [r7, #12]
 8002848:	60b9      	str	r1, [r7, #8]
 800284a:	603b      	str	r3, [r7, #0]
 800284c:	4613      	mov	r3, r2
 800284e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8002850:	f7fe fd5a 	bl	8001308 <HAL_GetTick>
 8002854:	4602      	mov	r2, r0
 8002856:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002858:	1a9b      	subs	r3, r3, r2
 800285a:	683a      	ldr	r2, [r7, #0]
 800285c:	4413      	add	r3, r2
 800285e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8002860:	f7fe fd52 	bl	8001308 <HAL_GetTick>
 8002864:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8002866:	4b39      	ldr	r3, [pc, #228]	@ (800294c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	015b      	lsls	r3, r3, #5
 800286c:	0d1b      	lsrs	r3, r3, #20
 800286e:	69fa      	ldr	r2, [r7, #28]
 8002870:	fb02 f303 	mul.w	r3, r2, r3
 8002874:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002876:	e054      	b.n	8002922 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8002878:	683b      	ldr	r3, [r7, #0]
 800287a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800287e:	d050      	beq.n	8002922 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8002880:	f7fe fd42 	bl	8001308 <HAL_GetTick>
 8002884:	4602      	mov	r2, r0
 8002886:	69bb      	ldr	r3, [r7, #24]
 8002888:	1ad3      	subs	r3, r2, r3
 800288a:	69fa      	ldr	r2, [r7, #28]
 800288c:	429a      	cmp	r2, r3
 800288e:	d902      	bls.n	8002896 <SPI_WaitFlagStateUntilTimeout+0x56>
 8002890:	69fb      	ldr	r3, [r7, #28]
 8002892:	2b00      	cmp	r3, #0
 8002894:	d13d      	bne.n	8002912 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8002896:	68fb      	ldr	r3, [r7, #12]
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	685a      	ldr	r2, [r3, #4]
 800289c:	68fb      	ldr	r3, [r7, #12]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80028a4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80028a6:	68fb      	ldr	r3, [r7, #12]
 80028a8:	685b      	ldr	r3, [r3, #4]
 80028aa:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80028ae:	d111      	bne.n	80028d4 <SPI_WaitFlagStateUntilTimeout+0x94>
 80028b0:	68fb      	ldr	r3, [r7, #12]
 80028b2:	689b      	ldr	r3, [r3, #8]
 80028b4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80028b8:	d004      	beq.n	80028c4 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80028ba:	68fb      	ldr	r3, [r7, #12]
 80028bc:	689b      	ldr	r3, [r3, #8]
 80028be:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80028c2:	d107      	bne.n	80028d4 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80028c4:	68fb      	ldr	r3, [r7, #12]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	681a      	ldr	r2, [r3, #0]
 80028ca:	68fb      	ldr	r3, [r7, #12]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80028d2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80028d4:	68fb      	ldr	r3, [r7, #12]
 80028d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80028d8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80028dc:	d10f      	bne.n	80028fe <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80028de:	68fb      	ldr	r3, [r7, #12]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	681a      	ldr	r2, [r3, #0]
 80028e4:	68fb      	ldr	r3, [r7, #12]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80028ec:	601a      	str	r2, [r3, #0]
 80028ee:	68fb      	ldr	r3, [r7, #12]
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	681a      	ldr	r2, [r3, #0]
 80028f4:	68fb      	ldr	r3, [r7, #12]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80028fc:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80028fe:	68fb      	ldr	r3, [r7, #12]
 8002900:	2201      	movs	r2, #1
 8002902:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8002906:	68fb      	ldr	r3, [r7, #12]
 8002908:	2200      	movs	r2, #0
 800290a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800290e:	2303      	movs	r3, #3
 8002910:	e017      	b.n	8002942 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8002912:	697b      	ldr	r3, [r7, #20]
 8002914:	2b00      	cmp	r3, #0
 8002916:	d101      	bne.n	800291c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8002918:	2300      	movs	r3, #0
 800291a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800291c:	697b      	ldr	r3, [r7, #20]
 800291e:	3b01      	subs	r3, #1
 8002920:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002922:	68fb      	ldr	r3, [r7, #12]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	689a      	ldr	r2, [r3, #8]
 8002928:	68bb      	ldr	r3, [r7, #8]
 800292a:	4013      	ands	r3, r2
 800292c:	68ba      	ldr	r2, [r7, #8]
 800292e:	429a      	cmp	r2, r3
 8002930:	bf0c      	ite	eq
 8002932:	2301      	moveq	r3, #1
 8002934:	2300      	movne	r3, #0
 8002936:	b2db      	uxtb	r3, r3
 8002938:	461a      	mov	r2, r3
 800293a:	79fb      	ldrb	r3, [r7, #7]
 800293c:	429a      	cmp	r2, r3
 800293e:	d19b      	bne.n	8002878 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8002940:	2300      	movs	r3, #0
}
 8002942:	4618      	mov	r0, r3
 8002944:	3720      	adds	r7, #32
 8002946:	46bd      	mov	sp, r7
 8002948:	bd80      	pop	{r7, pc}
 800294a:	bf00      	nop
 800294c:	20000004 	.word	0x20000004

08002950 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8002950:	b580      	push	{r7, lr}
 8002952:	b08a      	sub	sp, #40	@ 0x28
 8002954:	af00      	add	r7, sp, #0
 8002956:	60f8      	str	r0, [r7, #12]
 8002958:	60b9      	str	r1, [r7, #8]
 800295a:	607a      	str	r2, [r7, #4]
 800295c:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800295e:	2300      	movs	r3, #0
 8002960:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8002962:	f7fe fcd1 	bl	8001308 <HAL_GetTick>
 8002966:	4602      	mov	r2, r0
 8002968:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800296a:	1a9b      	subs	r3, r3, r2
 800296c:	683a      	ldr	r2, [r7, #0]
 800296e:	4413      	add	r3, r2
 8002970:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8002972:	f7fe fcc9 	bl	8001308 <HAL_GetTick>
 8002976:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8002978:	68fb      	ldr	r3, [r7, #12]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	330c      	adds	r3, #12
 800297e:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8002980:	4b3d      	ldr	r3, [pc, #244]	@ (8002a78 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8002982:	681a      	ldr	r2, [r3, #0]
 8002984:	4613      	mov	r3, r2
 8002986:	009b      	lsls	r3, r3, #2
 8002988:	4413      	add	r3, r2
 800298a:	00da      	lsls	r2, r3, #3
 800298c:	1ad3      	subs	r3, r2, r3
 800298e:	0d1b      	lsrs	r3, r3, #20
 8002990:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002992:	fb02 f303 	mul.w	r3, r2, r3
 8002996:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8002998:	e060      	b.n	8002a5c <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800299a:	68bb      	ldr	r3, [r7, #8]
 800299c:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 80029a0:	d107      	bne.n	80029b2 <SPI_WaitFifoStateUntilTimeout+0x62>
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	2b00      	cmp	r3, #0
 80029a6:	d104      	bne.n	80029b2 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 80029a8:	69fb      	ldr	r3, [r7, #28]
 80029aa:	781b      	ldrb	r3, [r3, #0]
 80029ac:	b2db      	uxtb	r3, r3
 80029ae:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 80029b0:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 80029b2:	683b      	ldr	r3, [r7, #0]
 80029b4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80029b8:	d050      	beq.n	8002a5c <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80029ba:	f7fe fca5 	bl	8001308 <HAL_GetTick>
 80029be:	4602      	mov	r2, r0
 80029c0:	6a3b      	ldr	r3, [r7, #32]
 80029c2:	1ad3      	subs	r3, r2, r3
 80029c4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80029c6:	429a      	cmp	r2, r3
 80029c8:	d902      	bls.n	80029d0 <SPI_WaitFifoStateUntilTimeout+0x80>
 80029ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029cc:	2b00      	cmp	r3, #0
 80029ce:	d13d      	bne.n	8002a4c <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80029d0:	68fb      	ldr	r3, [r7, #12]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	685a      	ldr	r2, [r3, #4]
 80029d6:	68fb      	ldr	r3, [r7, #12]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80029de:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80029e0:	68fb      	ldr	r3, [r7, #12]
 80029e2:	685b      	ldr	r3, [r3, #4]
 80029e4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80029e8:	d111      	bne.n	8002a0e <SPI_WaitFifoStateUntilTimeout+0xbe>
 80029ea:	68fb      	ldr	r3, [r7, #12]
 80029ec:	689b      	ldr	r3, [r3, #8]
 80029ee:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80029f2:	d004      	beq.n	80029fe <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80029f4:	68fb      	ldr	r3, [r7, #12]
 80029f6:	689b      	ldr	r3, [r3, #8]
 80029f8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80029fc:	d107      	bne.n	8002a0e <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80029fe:	68fb      	ldr	r3, [r7, #12]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	681a      	ldr	r2, [r3, #0]
 8002a04:	68fb      	ldr	r3, [r7, #12]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002a0c:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002a0e:	68fb      	ldr	r3, [r7, #12]
 8002a10:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a12:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002a16:	d10f      	bne.n	8002a38 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8002a18:	68fb      	ldr	r3, [r7, #12]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	681a      	ldr	r2, [r3, #0]
 8002a1e:	68fb      	ldr	r3, [r7, #12]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002a26:	601a      	str	r2, [r3, #0]
 8002a28:	68fb      	ldr	r3, [r7, #12]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	681a      	ldr	r2, [r3, #0]
 8002a2e:	68fb      	ldr	r3, [r7, #12]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002a36:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8002a38:	68fb      	ldr	r3, [r7, #12]
 8002a3a:	2201      	movs	r2, #1
 8002a3c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8002a40:	68fb      	ldr	r3, [r7, #12]
 8002a42:	2200      	movs	r2, #0
 8002a44:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8002a48:	2303      	movs	r3, #3
 8002a4a:	e010      	b.n	8002a6e <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8002a4c:	69bb      	ldr	r3, [r7, #24]
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	d101      	bne.n	8002a56 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8002a52:	2300      	movs	r3, #0
 8002a54:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8002a56:	69bb      	ldr	r3, [r7, #24]
 8002a58:	3b01      	subs	r3, #1
 8002a5a:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8002a5c:	68fb      	ldr	r3, [r7, #12]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	689a      	ldr	r2, [r3, #8]
 8002a62:	68bb      	ldr	r3, [r7, #8]
 8002a64:	4013      	ands	r3, r2
 8002a66:	687a      	ldr	r2, [r7, #4]
 8002a68:	429a      	cmp	r2, r3
 8002a6a:	d196      	bne.n	800299a <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8002a6c:	2300      	movs	r3, #0
}
 8002a6e:	4618      	mov	r0, r3
 8002a70:	3728      	adds	r7, #40	@ 0x28
 8002a72:	46bd      	mov	sp, r7
 8002a74:	bd80      	pop	{r7, pc}
 8002a76:	bf00      	nop
 8002a78:	20000004 	.word	0x20000004

08002a7c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8002a7c:	b580      	push	{r7, lr}
 8002a7e:	b086      	sub	sp, #24
 8002a80:	af02      	add	r7, sp, #8
 8002a82:	60f8      	str	r0, [r7, #12]
 8002a84:	60b9      	str	r1, [r7, #8]
 8002a86:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	9300      	str	r3, [sp, #0]
 8002a8c:	68bb      	ldr	r3, [r7, #8]
 8002a8e:	2200      	movs	r2, #0
 8002a90:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8002a94:	68f8      	ldr	r0, [r7, #12]
 8002a96:	f7ff ff5b 	bl	8002950 <SPI_WaitFifoStateUntilTimeout>
 8002a9a:	4603      	mov	r3, r0
 8002a9c:	2b00      	cmp	r3, #0
 8002a9e:	d007      	beq.n	8002ab0 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002aa0:	68fb      	ldr	r3, [r7, #12]
 8002aa2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002aa4:	f043 0220 	orr.w	r2, r3, #32
 8002aa8:	68fb      	ldr	r3, [r7, #12]
 8002aaa:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8002aac:	2303      	movs	r3, #3
 8002aae:	e027      	b.n	8002b00 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	9300      	str	r3, [sp, #0]
 8002ab4:	68bb      	ldr	r3, [r7, #8]
 8002ab6:	2200      	movs	r2, #0
 8002ab8:	2180      	movs	r1, #128	@ 0x80
 8002aba:	68f8      	ldr	r0, [r7, #12]
 8002abc:	f7ff fec0 	bl	8002840 <SPI_WaitFlagStateUntilTimeout>
 8002ac0:	4603      	mov	r3, r0
 8002ac2:	2b00      	cmp	r3, #0
 8002ac4:	d007      	beq.n	8002ad6 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002ac6:	68fb      	ldr	r3, [r7, #12]
 8002ac8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002aca:	f043 0220 	orr.w	r2, r3, #32
 8002ace:	68fb      	ldr	r3, [r7, #12]
 8002ad0:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8002ad2:	2303      	movs	r3, #3
 8002ad4:	e014      	b.n	8002b00 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	9300      	str	r3, [sp, #0]
 8002ada:	68bb      	ldr	r3, [r7, #8]
 8002adc:	2200      	movs	r2, #0
 8002ade:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8002ae2:	68f8      	ldr	r0, [r7, #12]
 8002ae4:	f7ff ff34 	bl	8002950 <SPI_WaitFifoStateUntilTimeout>
 8002ae8:	4603      	mov	r3, r0
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d007      	beq.n	8002afe <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002aee:	68fb      	ldr	r3, [r7, #12]
 8002af0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002af2:	f043 0220 	orr.w	r2, r3, #32
 8002af6:	68fb      	ldr	r3, [r7, #12]
 8002af8:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8002afa:	2303      	movs	r3, #3
 8002afc:	e000      	b.n	8002b00 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8002afe:	2300      	movs	r3, #0
}
 8002b00:	4618      	mov	r0, r3
 8002b02:	3710      	adds	r7, #16
 8002b04:	46bd      	mov	sp, r7
 8002b06:	bd80      	pop	{r7, pc}

08002b08 <siprintf>:
 8002b08:	b40e      	push	{r1, r2, r3}
 8002b0a:	b500      	push	{lr}
 8002b0c:	b09c      	sub	sp, #112	@ 0x70
 8002b0e:	ab1d      	add	r3, sp, #116	@ 0x74
 8002b10:	9002      	str	r0, [sp, #8]
 8002b12:	9006      	str	r0, [sp, #24]
 8002b14:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8002b18:	4809      	ldr	r0, [pc, #36]	@ (8002b40 <siprintf+0x38>)
 8002b1a:	9107      	str	r1, [sp, #28]
 8002b1c:	9104      	str	r1, [sp, #16]
 8002b1e:	4909      	ldr	r1, [pc, #36]	@ (8002b44 <siprintf+0x3c>)
 8002b20:	f853 2b04 	ldr.w	r2, [r3], #4
 8002b24:	9105      	str	r1, [sp, #20]
 8002b26:	6800      	ldr	r0, [r0, #0]
 8002b28:	9301      	str	r3, [sp, #4]
 8002b2a:	a902      	add	r1, sp, #8
 8002b2c:	f000 f89c 	bl	8002c68 <_svfiprintf_r>
 8002b30:	9b02      	ldr	r3, [sp, #8]
 8002b32:	2200      	movs	r2, #0
 8002b34:	701a      	strb	r2, [r3, #0]
 8002b36:	b01c      	add	sp, #112	@ 0x70
 8002b38:	f85d eb04 	ldr.w	lr, [sp], #4
 8002b3c:	b003      	add	sp, #12
 8002b3e:	4770      	bx	lr
 8002b40:	20000010 	.word	0x20000010
 8002b44:	ffff0208 	.word	0xffff0208

08002b48 <memset>:
 8002b48:	4402      	add	r2, r0
 8002b4a:	4603      	mov	r3, r0
 8002b4c:	4293      	cmp	r3, r2
 8002b4e:	d100      	bne.n	8002b52 <memset+0xa>
 8002b50:	4770      	bx	lr
 8002b52:	f803 1b01 	strb.w	r1, [r3], #1
 8002b56:	e7f9      	b.n	8002b4c <memset+0x4>

08002b58 <__errno>:
 8002b58:	4b01      	ldr	r3, [pc, #4]	@ (8002b60 <__errno+0x8>)
 8002b5a:	6818      	ldr	r0, [r3, #0]
 8002b5c:	4770      	bx	lr
 8002b5e:	bf00      	nop
 8002b60:	20000010 	.word	0x20000010

08002b64 <__libc_init_array>:
 8002b64:	b570      	push	{r4, r5, r6, lr}
 8002b66:	4d0d      	ldr	r5, [pc, #52]	@ (8002b9c <__libc_init_array+0x38>)
 8002b68:	4c0d      	ldr	r4, [pc, #52]	@ (8002ba0 <__libc_init_array+0x3c>)
 8002b6a:	1b64      	subs	r4, r4, r5
 8002b6c:	10a4      	asrs	r4, r4, #2
 8002b6e:	2600      	movs	r6, #0
 8002b70:	42a6      	cmp	r6, r4
 8002b72:	d109      	bne.n	8002b88 <__libc_init_array+0x24>
 8002b74:	4d0b      	ldr	r5, [pc, #44]	@ (8002ba4 <__libc_init_array+0x40>)
 8002b76:	4c0c      	ldr	r4, [pc, #48]	@ (8002ba8 <__libc_init_array+0x44>)
 8002b78:	f000 fc66 	bl	8003448 <_init>
 8002b7c:	1b64      	subs	r4, r4, r5
 8002b7e:	10a4      	asrs	r4, r4, #2
 8002b80:	2600      	movs	r6, #0
 8002b82:	42a6      	cmp	r6, r4
 8002b84:	d105      	bne.n	8002b92 <__libc_init_array+0x2e>
 8002b86:	bd70      	pop	{r4, r5, r6, pc}
 8002b88:	f855 3b04 	ldr.w	r3, [r5], #4
 8002b8c:	4798      	blx	r3
 8002b8e:	3601      	adds	r6, #1
 8002b90:	e7ee      	b.n	8002b70 <__libc_init_array+0xc>
 8002b92:	f855 3b04 	ldr.w	r3, [r5], #4
 8002b96:	4798      	blx	r3
 8002b98:	3601      	adds	r6, #1
 8002b9a:	e7f2      	b.n	8002b82 <__libc_init_array+0x1e>
 8002b9c:	08005570 	.word	0x08005570
 8002ba0:	08005570 	.word	0x08005570
 8002ba4:	08005570 	.word	0x08005570
 8002ba8:	08005574 	.word	0x08005574

08002bac <__retarget_lock_acquire_recursive>:
 8002bac:	4770      	bx	lr

08002bae <__retarget_lock_release_recursive>:
 8002bae:	4770      	bx	lr

08002bb0 <__ssputs_r>:
 8002bb0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002bb4:	688e      	ldr	r6, [r1, #8]
 8002bb6:	461f      	mov	r7, r3
 8002bb8:	42be      	cmp	r6, r7
 8002bba:	680b      	ldr	r3, [r1, #0]
 8002bbc:	4682      	mov	sl, r0
 8002bbe:	460c      	mov	r4, r1
 8002bc0:	4690      	mov	r8, r2
 8002bc2:	d82d      	bhi.n	8002c20 <__ssputs_r+0x70>
 8002bc4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8002bc8:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8002bcc:	d026      	beq.n	8002c1c <__ssputs_r+0x6c>
 8002bce:	6965      	ldr	r5, [r4, #20]
 8002bd0:	6909      	ldr	r1, [r1, #16]
 8002bd2:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8002bd6:	eba3 0901 	sub.w	r9, r3, r1
 8002bda:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8002bde:	1c7b      	adds	r3, r7, #1
 8002be0:	444b      	add	r3, r9
 8002be2:	106d      	asrs	r5, r5, #1
 8002be4:	429d      	cmp	r5, r3
 8002be6:	bf38      	it	cc
 8002be8:	461d      	movcc	r5, r3
 8002bea:	0553      	lsls	r3, r2, #21
 8002bec:	d527      	bpl.n	8002c3e <__ssputs_r+0x8e>
 8002bee:	4629      	mov	r1, r5
 8002bf0:	f000 f958 	bl	8002ea4 <_malloc_r>
 8002bf4:	4606      	mov	r6, r0
 8002bf6:	b360      	cbz	r0, 8002c52 <__ssputs_r+0xa2>
 8002bf8:	6921      	ldr	r1, [r4, #16]
 8002bfa:	464a      	mov	r2, r9
 8002bfc:	f000 fbc4 	bl	8003388 <memcpy>
 8002c00:	89a3      	ldrh	r3, [r4, #12]
 8002c02:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8002c06:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002c0a:	81a3      	strh	r3, [r4, #12]
 8002c0c:	6126      	str	r6, [r4, #16]
 8002c0e:	6165      	str	r5, [r4, #20]
 8002c10:	444e      	add	r6, r9
 8002c12:	eba5 0509 	sub.w	r5, r5, r9
 8002c16:	6026      	str	r6, [r4, #0]
 8002c18:	60a5      	str	r5, [r4, #8]
 8002c1a:	463e      	mov	r6, r7
 8002c1c:	42be      	cmp	r6, r7
 8002c1e:	d900      	bls.n	8002c22 <__ssputs_r+0x72>
 8002c20:	463e      	mov	r6, r7
 8002c22:	6820      	ldr	r0, [r4, #0]
 8002c24:	4632      	mov	r2, r6
 8002c26:	4641      	mov	r1, r8
 8002c28:	f000 fb84 	bl	8003334 <memmove>
 8002c2c:	68a3      	ldr	r3, [r4, #8]
 8002c2e:	1b9b      	subs	r3, r3, r6
 8002c30:	60a3      	str	r3, [r4, #8]
 8002c32:	6823      	ldr	r3, [r4, #0]
 8002c34:	4433      	add	r3, r6
 8002c36:	6023      	str	r3, [r4, #0]
 8002c38:	2000      	movs	r0, #0
 8002c3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002c3e:	462a      	mov	r2, r5
 8002c40:	f000 fb4a 	bl	80032d8 <_realloc_r>
 8002c44:	4606      	mov	r6, r0
 8002c46:	2800      	cmp	r0, #0
 8002c48:	d1e0      	bne.n	8002c0c <__ssputs_r+0x5c>
 8002c4a:	6921      	ldr	r1, [r4, #16]
 8002c4c:	4650      	mov	r0, sl
 8002c4e:	f000 fba9 	bl	80033a4 <_free_r>
 8002c52:	230c      	movs	r3, #12
 8002c54:	f8ca 3000 	str.w	r3, [sl]
 8002c58:	89a3      	ldrh	r3, [r4, #12]
 8002c5a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002c5e:	81a3      	strh	r3, [r4, #12]
 8002c60:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002c64:	e7e9      	b.n	8002c3a <__ssputs_r+0x8a>
	...

08002c68 <_svfiprintf_r>:
 8002c68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002c6c:	4698      	mov	r8, r3
 8002c6e:	898b      	ldrh	r3, [r1, #12]
 8002c70:	061b      	lsls	r3, r3, #24
 8002c72:	b09d      	sub	sp, #116	@ 0x74
 8002c74:	4607      	mov	r7, r0
 8002c76:	460d      	mov	r5, r1
 8002c78:	4614      	mov	r4, r2
 8002c7a:	d510      	bpl.n	8002c9e <_svfiprintf_r+0x36>
 8002c7c:	690b      	ldr	r3, [r1, #16]
 8002c7e:	b973      	cbnz	r3, 8002c9e <_svfiprintf_r+0x36>
 8002c80:	2140      	movs	r1, #64	@ 0x40
 8002c82:	f000 f90f 	bl	8002ea4 <_malloc_r>
 8002c86:	6028      	str	r0, [r5, #0]
 8002c88:	6128      	str	r0, [r5, #16]
 8002c8a:	b930      	cbnz	r0, 8002c9a <_svfiprintf_r+0x32>
 8002c8c:	230c      	movs	r3, #12
 8002c8e:	603b      	str	r3, [r7, #0]
 8002c90:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002c94:	b01d      	add	sp, #116	@ 0x74
 8002c96:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002c9a:	2340      	movs	r3, #64	@ 0x40
 8002c9c:	616b      	str	r3, [r5, #20]
 8002c9e:	2300      	movs	r3, #0
 8002ca0:	9309      	str	r3, [sp, #36]	@ 0x24
 8002ca2:	2320      	movs	r3, #32
 8002ca4:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8002ca8:	f8cd 800c 	str.w	r8, [sp, #12]
 8002cac:	2330      	movs	r3, #48	@ 0x30
 8002cae:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8002e4c <_svfiprintf_r+0x1e4>
 8002cb2:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8002cb6:	f04f 0901 	mov.w	r9, #1
 8002cba:	4623      	mov	r3, r4
 8002cbc:	469a      	mov	sl, r3
 8002cbe:	f813 2b01 	ldrb.w	r2, [r3], #1
 8002cc2:	b10a      	cbz	r2, 8002cc8 <_svfiprintf_r+0x60>
 8002cc4:	2a25      	cmp	r2, #37	@ 0x25
 8002cc6:	d1f9      	bne.n	8002cbc <_svfiprintf_r+0x54>
 8002cc8:	ebba 0b04 	subs.w	fp, sl, r4
 8002ccc:	d00b      	beq.n	8002ce6 <_svfiprintf_r+0x7e>
 8002cce:	465b      	mov	r3, fp
 8002cd0:	4622      	mov	r2, r4
 8002cd2:	4629      	mov	r1, r5
 8002cd4:	4638      	mov	r0, r7
 8002cd6:	f7ff ff6b 	bl	8002bb0 <__ssputs_r>
 8002cda:	3001      	adds	r0, #1
 8002cdc:	f000 80a7 	beq.w	8002e2e <_svfiprintf_r+0x1c6>
 8002ce0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8002ce2:	445a      	add	r2, fp
 8002ce4:	9209      	str	r2, [sp, #36]	@ 0x24
 8002ce6:	f89a 3000 	ldrb.w	r3, [sl]
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	f000 809f 	beq.w	8002e2e <_svfiprintf_r+0x1c6>
 8002cf0:	2300      	movs	r3, #0
 8002cf2:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002cf6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8002cfa:	f10a 0a01 	add.w	sl, sl, #1
 8002cfe:	9304      	str	r3, [sp, #16]
 8002d00:	9307      	str	r3, [sp, #28]
 8002d02:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8002d06:	931a      	str	r3, [sp, #104]	@ 0x68
 8002d08:	4654      	mov	r4, sl
 8002d0a:	2205      	movs	r2, #5
 8002d0c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002d10:	484e      	ldr	r0, [pc, #312]	@ (8002e4c <_svfiprintf_r+0x1e4>)
 8002d12:	f7fd fa85 	bl	8000220 <memchr>
 8002d16:	9a04      	ldr	r2, [sp, #16]
 8002d18:	b9d8      	cbnz	r0, 8002d52 <_svfiprintf_r+0xea>
 8002d1a:	06d0      	lsls	r0, r2, #27
 8002d1c:	bf44      	itt	mi
 8002d1e:	2320      	movmi	r3, #32
 8002d20:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8002d24:	0711      	lsls	r1, r2, #28
 8002d26:	bf44      	itt	mi
 8002d28:	232b      	movmi	r3, #43	@ 0x2b
 8002d2a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8002d2e:	f89a 3000 	ldrb.w	r3, [sl]
 8002d32:	2b2a      	cmp	r3, #42	@ 0x2a
 8002d34:	d015      	beq.n	8002d62 <_svfiprintf_r+0xfa>
 8002d36:	9a07      	ldr	r2, [sp, #28]
 8002d38:	4654      	mov	r4, sl
 8002d3a:	2000      	movs	r0, #0
 8002d3c:	f04f 0c0a 	mov.w	ip, #10
 8002d40:	4621      	mov	r1, r4
 8002d42:	f811 3b01 	ldrb.w	r3, [r1], #1
 8002d46:	3b30      	subs	r3, #48	@ 0x30
 8002d48:	2b09      	cmp	r3, #9
 8002d4a:	d94b      	bls.n	8002de4 <_svfiprintf_r+0x17c>
 8002d4c:	b1b0      	cbz	r0, 8002d7c <_svfiprintf_r+0x114>
 8002d4e:	9207      	str	r2, [sp, #28]
 8002d50:	e014      	b.n	8002d7c <_svfiprintf_r+0x114>
 8002d52:	eba0 0308 	sub.w	r3, r0, r8
 8002d56:	fa09 f303 	lsl.w	r3, r9, r3
 8002d5a:	4313      	orrs	r3, r2
 8002d5c:	9304      	str	r3, [sp, #16]
 8002d5e:	46a2      	mov	sl, r4
 8002d60:	e7d2      	b.n	8002d08 <_svfiprintf_r+0xa0>
 8002d62:	9b03      	ldr	r3, [sp, #12]
 8002d64:	1d19      	adds	r1, r3, #4
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	9103      	str	r1, [sp, #12]
 8002d6a:	2b00      	cmp	r3, #0
 8002d6c:	bfbb      	ittet	lt
 8002d6e:	425b      	neglt	r3, r3
 8002d70:	f042 0202 	orrlt.w	r2, r2, #2
 8002d74:	9307      	strge	r3, [sp, #28]
 8002d76:	9307      	strlt	r3, [sp, #28]
 8002d78:	bfb8      	it	lt
 8002d7a:	9204      	strlt	r2, [sp, #16]
 8002d7c:	7823      	ldrb	r3, [r4, #0]
 8002d7e:	2b2e      	cmp	r3, #46	@ 0x2e
 8002d80:	d10a      	bne.n	8002d98 <_svfiprintf_r+0x130>
 8002d82:	7863      	ldrb	r3, [r4, #1]
 8002d84:	2b2a      	cmp	r3, #42	@ 0x2a
 8002d86:	d132      	bne.n	8002dee <_svfiprintf_r+0x186>
 8002d88:	9b03      	ldr	r3, [sp, #12]
 8002d8a:	1d1a      	adds	r2, r3, #4
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	9203      	str	r2, [sp, #12]
 8002d90:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8002d94:	3402      	adds	r4, #2
 8002d96:	9305      	str	r3, [sp, #20]
 8002d98:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8002e5c <_svfiprintf_r+0x1f4>
 8002d9c:	7821      	ldrb	r1, [r4, #0]
 8002d9e:	2203      	movs	r2, #3
 8002da0:	4650      	mov	r0, sl
 8002da2:	f7fd fa3d 	bl	8000220 <memchr>
 8002da6:	b138      	cbz	r0, 8002db8 <_svfiprintf_r+0x150>
 8002da8:	9b04      	ldr	r3, [sp, #16]
 8002daa:	eba0 000a 	sub.w	r0, r0, sl
 8002dae:	2240      	movs	r2, #64	@ 0x40
 8002db0:	4082      	lsls	r2, r0
 8002db2:	4313      	orrs	r3, r2
 8002db4:	3401      	adds	r4, #1
 8002db6:	9304      	str	r3, [sp, #16]
 8002db8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002dbc:	4824      	ldr	r0, [pc, #144]	@ (8002e50 <_svfiprintf_r+0x1e8>)
 8002dbe:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8002dc2:	2206      	movs	r2, #6
 8002dc4:	f7fd fa2c 	bl	8000220 <memchr>
 8002dc8:	2800      	cmp	r0, #0
 8002dca:	d036      	beq.n	8002e3a <_svfiprintf_r+0x1d2>
 8002dcc:	4b21      	ldr	r3, [pc, #132]	@ (8002e54 <_svfiprintf_r+0x1ec>)
 8002dce:	bb1b      	cbnz	r3, 8002e18 <_svfiprintf_r+0x1b0>
 8002dd0:	9b03      	ldr	r3, [sp, #12]
 8002dd2:	3307      	adds	r3, #7
 8002dd4:	f023 0307 	bic.w	r3, r3, #7
 8002dd8:	3308      	adds	r3, #8
 8002dda:	9303      	str	r3, [sp, #12]
 8002ddc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8002dde:	4433      	add	r3, r6
 8002de0:	9309      	str	r3, [sp, #36]	@ 0x24
 8002de2:	e76a      	b.n	8002cba <_svfiprintf_r+0x52>
 8002de4:	fb0c 3202 	mla	r2, ip, r2, r3
 8002de8:	460c      	mov	r4, r1
 8002dea:	2001      	movs	r0, #1
 8002dec:	e7a8      	b.n	8002d40 <_svfiprintf_r+0xd8>
 8002dee:	2300      	movs	r3, #0
 8002df0:	3401      	adds	r4, #1
 8002df2:	9305      	str	r3, [sp, #20]
 8002df4:	4619      	mov	r1, r3
 8002df6:	f04f 0c0a 	mov.w	ip, #10
 8002dfa:	4620      	mov	r0, r4
 8002dfc:	f810 2b01 	ldrb.w	r2, [r0], #1
 8002e00:	3a30      	subs	r2, #48	@ 0x30
 8002e02:	2a09      	cmp	r2, #9
 8002e04:	d903      	bls.n	8002e0e <_svfiprintf_r+0x1a6>
 8002e06:	2b00      	cmp	r3, #0
 8002e08:	d0c6      	beq.n	8002d98 <_svfiprintf_r+0x130>
 8002e0a:	9105      	str	r1, [sp, #20]
 8002e0c:	e7c4      	b.n	8002d98 <_svfiprintf_r+0x130>
 8002e0e:	fb0c 2101 	mla	r1, ip, r1, r2
 8002e12:	4604      	mov	r4, r0
 8002e14:	2301      	movs	r3, #1
 8002e16:	e7f0      	b.n	8002dfa <_svfiprintf_r+0x192>
 8002e18:	ab03      	add	r3, sp, #12
 8002e1a:	9300      	str	r3, [sp, #0]
 8002e1c:	462a      	mov	r2, r5
 8002e1e:	4b0e      	ldr	r3, [pc, #56]	@ (8002e58 <_svfiprintf_r+0x1f0>)
 8002e20:	a904      	add	r1, sp, #16
 8002e22:	4638      	mov	r0, r7
 8002e24:	f3af 8000 	nop.w
 8002e28:	1c42      	adds	r2, r0, #1
 8002e2a:	4606      	mov	r6, r0
 8002e2c:	d1d6      	bne.n	8002ddc <_svfiprintf_r+0x174>
 8002e2e:	89ab      	ldrh	r3, [r5, #12]
 8002e30:	065b      	lsls	r3, r3, #25
 8002e32:	f53f af2d 	bmi.w	8002c90 <_svfiprintf_r+0x28>
 8002e36:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8002e38:	e72c      	b.n	8002c94 <_svfiprintf_r+0x2c>
 8002e3a:	ab03      	add	r3, sp, #12
 8002e3c:	9300      	str	r3, [sp, #0]
 8002e3e:	462a      	mov	r2, r5
 8002e40:	4b05      	ldr	r3, [pc, #20]	@ (8002e58 <_svfiprintf_r+0x1f0>)
 8002e42:	a904      	add	r1, sp, #16
 8002e44:	4638      	mov	r0, r7
 8002e46:	f000 f91b 	bl	8003080 <_printf_i>
 8002e4a:	e7ed      	b.n	8002e28 <_svfiprintf_r+0x1c0>
 8002e4c:	08005534 	.word	0x08005534
 8002e50:	0800553e 	.word	0x0800553e
 8002e54:	00000000 	.word	0x00000000
 8002e58:	08002bb1 	.word	0x08002bb1
 8002e5c:	0800553a 	.word	0x0800553a

08002e60 <sbrk_aligned>:
 8002e60:	b570      	push	{r4, r5, r6, lr}
 8002e62:	4e0f      	ldr	r6, [pc, #60]	@ (8002ea0 <sbrk_aligned+0x40>)
 8002e64:	460c      	mov	r4, r1
 8002e66:	6831      	ldr	r1, [r6, #0]
 8002e68:	4605      	mov	r5, r0
 8002e6a:	b911      	cbnz	r1, 8002e72 <sbrk_aligned+0x12>
 8002e6c:	f000 fa7c 	bl	8003368 <_sbrk_r>
 8002e70:	6030      	str	r0, [r6, #0]
 8002e72:	4621      	mov	r1, r4
 8002e74:	4628      	mov	r0, r5
 8002e76:	f000 fa77 	bl	8003368 <_sbrk_r>
 8002e7a:	1c43      	adds	r3, r0, #1
 8002e7c:	d103      	bne.n	8002e86 <sbrk_aligned+0x26>
 8002e7e:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8002e82:	4620      	mov	r0, r4
 8002e84:	bd70      	pop	{r4, r5, r6, pc}
 8002e86:	1cc4      	adds	r4, r0, #3
 8002e88:	f024 0403 	bic.w	r4, r4, #3
 8002e8c:	42a0      	cmp	r0, r4
 8002e8e:	d0f8      	beq.n	8002e82 <sbrk_aligned+0x22>
 8002e90:	1a21      	subs	r1, r4, r0
 8002e92:	4628      	mov	r0, r5
 8002e94:	f000 fa68 	bl	8003368 <_sbrk_r>
 8002e98:	3001      	adds	r0, #1
 8002e9a:	d1f2      	bne.n	8002e82 <sbrk_aligned+0x22>
 8002e9c:	e7ef      	b.n	8002e7e <sbrk_aligned+0x1e>
 8002e9e:	bf00      	nop
 8002ea0:	200015d4 	.word	0x200015d4

08002ea4 <_malloc_r>:
 8002ea4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002ea8:	1ccd      	adds	r5, r1, #3
 8002eaa:	f025 0503 	bic.w	r5, r5, #3
 8002eae:	3508      	adds	r5, #8
 8002eb0:	2d0c      	cmp	r5, #12
 8002eb2:	bf38      	it	cc
 8002eb4:	250c      	movcc	r5, #12
 8002eb6:	2d00      	cmp	r5, #0
 8002eb8:	4606      	mov	r6, r0
 8002eba:	db01      	blt.n	8002ec0 <_malloc_r+0x1c>
 8002ebc:	42a9      	cmp	r1, r5
 8002ebe:	d904      	bls.n	8002eca <_malloc_r+0x26>
 8002ec0:	230c      	movs	r3, #12
 8002ec2:	6033      	str	r3, [r6, #0]
 8002ec4:	2000      	movs	r0, #0
 8002ec6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002eca:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8002fa0 <_malloc_r+0xfc>
 8002ece:	f000 f9f7 	bl	80032c0 <__malloc_lock>
 8002ed2:	f8d8 3000 	ldr.w	r3, [r8]
 8002ed6:	461c      	mov	r4, r3
 8002ed8:	bb44      	cbnz	r4, 8002f2c <_malloc_r+0x88>
 8002eda:	4629      	mov	r1, r5
 8002edc:	4630      	mov	r0, r6
 8002ede:	f7ff ffbf 	bl	8002e60 <sbrk_aligned>
 8002ee2:	1c43      	adds	r3, r0, #1
 8002ee4:	4604      	mov	r4, r0
 8002ee6:	d158      	bne.n	8002f9a <_malloc_r+0xf6>
 8002ee8:	f8d8 4000 	ldr.w	r4, [r8]
 8002eec:	4627      	mov	r7, r4
 8002eee:	2f00      	cmp	r7, #0
 8002ef0:	d143      	bne.n	8002f7a <_malloc_r+0xd6>
 8002ef2:	2c00      	cmp	r4, #0
 8002ef4:	d04b      	beq.n	8002f8e <_malloc_r+0xea>
 8002ef6:	6823      	ldr	r3, [r4, #0]
 8002ef8:	4639      	mov	r1, r7
 8002efa:	4630      	mov	r0, r6
 8002efc:	eb04 0903 	add.w	r9, r4, r3
 8002f00:	f000 fa32 	bl	8003368 <_sbrk_r>
 8002f04:	4581      	cmp	r9, r0
 8002f06:	d142      	bne.n	8002f8e <_malloc_r+0xea>
 8002f08:	6821      	ldr	r1, [r4, #0]
 8002f0a:	1a6d      	subs	r5, r5, r1
 8002f0c:	4629      	mov	r1, r5
 8002f0e:	4630      	mov	r0, r6
 8002f10:	f7ff ffa6 	bl	8002e60 <sbrk_aligned>
 8002f14:	3001      	adds	r0, #1
 8002f16:	d03a      	beq.n	8002f8e <_malloc_r+0xea>
 8002f18:	6823      	ldr	r3, [r4, #0]
 8002f1a:	442b      	add	r3, r5
 8002f1c:	6023      	str	r3, [r4, #0]
 8002f1e:	f8d8 3000 	ldr.w	r3, [r8]
 8002f22:	685a      	ldr	r2, [r3, #4]
 8002f24:	bb62      	cbnz	r2, 8002f80 <_malloc_r+0xdc>
 8002f26:	f8c8 7000 	str.w	r7, [r8]
 8002f2a:	e00f      	b.n	8002f4c <_malloc_r+0xa8>
 8002f2c:	6822      	ldr	r2, [r4, #0]
 8002f2e:	1b52      	subs	r2, r2, r5
 8002f30:	d420      	bmi.n	8002f74 <_malloc_r+0xd0>
 8002f32:	2a0b      	cmp	r2, #11
 8002f34:	d917      	bls.n	8002f66 <_malloc_r+0xc2>
 8002f36:	1961      	adds	r1, r4, r5
 8002f38:	42a3      	cmp	r3, r4
 8002f3a:	6025      	str	r5, [r4, #0]
 8002f3c:	bf18      	it	ne
 8002f3e:	6059      	strne	r1, [r3, #4]
 8002f40:	6863      	ldr	r3, [r4, #4]
 8002f42:	bf08      	it	eq
 8002f44:	f8c8 1000 	streq.w	r1, [r8]
 8002f48:	5162      	str	r2, [r4, r5]
 8002f4a:	604b      	str	r3, [r1, #4]
 8002f4c:	4630      	mov	r0, r6
 8002f4e:	f000 f9bd 	bl	80032cc <__malloc_unlock>
 8002f52:	f104 000b 	add.w	r0, r4, #11
 8002f56:	1d23      	adds	r3, r4, #4
 8002f58:	f020 0007 	bic.w	r0, r0, #7
 8002f5c:	1ac2      	subs	r2, r0, r3
 8002f5e:	bf1c      	itt	ne
 8002f60:	1a1b      	subne	r3, r3, r0
 8002f62:	50a3      	strne	r3, [r4, r2]
 8002f64:	e7af      	b.n	8002ec6 <_malloc_r+0x22>
 8002f66:	6862      	ldr	r2, [r4, #4]
 8002f68:	42a3      	cmp	r3, r4
 8002f6a:	bf0c      	ite	eq
 8002f6c:	f8c8 2000 	streq.w	r2, [r8]
 8002f70:	605a      	strne	r2, [r3, #4]
 8002f72:	e7eb      	b.n	8002f4c <_malloc_r+0xa8>
 8002f74:	4623      	mov	r3, r4
 8002f76:	6864      	ldr	r4, [r4, #4]
 8002f78:	e7ae      	b.n	8002ed8 <_malloc_r+0x34>
 8002f7a:	463c      	mov	r4, r7
 8002f7c:	687f      	ldr	r7, [r7, #4]
 8002f7e:	e7b6      	b.n	8002eee <_malloc_r+0x4a>
 8002f80:	461a      	mov	r2, r3
 8002f82:	685b      	ldr	r3, [r3, #4]
 8002f84:	42a3      	cmp	r3, r4
 8002f86:	d1fb      	bne.n	8002f80 <_malloc_r+0xdc>
 8002f88:	2300      	movs	r3, #0
 8002f8a:	6053      	str	r3, [r2, #4]
 8002f8c:	e7de      	b.n	8002f4c <_malloc_r+0xa8>
 8002f8e:	230c      	movs	r3, #12
 8002f90:	6033      	str	r3, [r6, #0]
 8002f92:	4630      	mov	r0, r6
 8002f94:	f000 f99a 	bl	80032cc <__malloc_unlock>
 8002f98:	e794      	b.n	8002ec4 <_malloc_r+0x20>
 8002f9a:	6005      	str	r5, [r0, #0]
 8002f9c:	e7d6      	b.n	8002f4c <_malloc_r+0xa8>
 8002f9e:	bf00      	nop
 8002fa0:	200015d8 	.word	0x200015d8

08002fa4 <_printf_common>:
 8002fa4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002fa8:	4616      	mov	r6, r2
 8002faa:	4698      	mov	r8, r3
 8002fac:	688a      	ldr	r2, [r1, #8]
 8002fae:	690b      	ldr	r3, [r1, #16]
 8002fb0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8002fb4:	4293      	cmp	r3, r2
 8002fb6:	bfb8      	it	lt
 8002fb8:	4613      	movlt	r3, r2
 8002fba:	6033      	str	r3, [r6, #0]
 8002fbc:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8002fc0:	4607      	mov	r7, r0
 8002fc2:	460c      	mov	r4, r1
 8002fc4:	b10a      	cbz	r2, 8002fca <_printf_common+0x26>
 8002fc6:	3301      	adds	r3, #1
 8002fc8:	6033      	str	r3, [r6, #0]
 8002fca:	6823      	ldr	r3, [r4, #0]
 8002fcc:	0699      	lsls	r1, r3, #26
 8002fce:	bf42      	ittt	mi
 8002fd0:	6833      	ldrmi	r3, [r6, #0]
 8002fd2:	3302      	addmi	r3, #2
 8002fd4:	6033      	strmi	r3, [r6, #0]
 8002fd6:	6825      	ldr	r5, [r4, #0]
 8002fd8:	f015 0506 	ands.w	r5, r5, #6
 8002fdc:	d106      	bne.n	8002fec <_printf_common+0x48>
 8002fde:	f104 0a19 	add.w	sl, r4, #25
 8002fe2:	68e3      	ldr	r3, [r4, #12]
 8002fe4:	6832      	ldr	r2, [r6, #0]
 8002fe6:	1a9b      	subs	r3, r3, r2
 8002fe8:	42ab      	cmp	r3, r5
 8002fea:	dc26      	bgt.n	800303a <_printf_common+0x96>
 8002fec:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8002ff0:	6822      	ldr	r2, [r4, #0]
 8002ff2:	3b00      	subs	r3, #0
 8002ff4:	bf18      	it	ne
 8002ff6:	2301      	movne	r3, #1
 8002ff8:	0692      	lsls	r2, r2, #26
 8002ffa:	d42b      	bmi.n	8003054 <_printf_common+0xb0>
 8002ffc:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8003000:	4641      	mov	r1, r8
 8003002:	4638      	mov	r0, r7
 8003004:	47c8      	blx	r9
 8003006:	3001      	adds	r0, #1
 8003008:	d01e      	beq.n	8003048 <_printf_common+0xa4>
 800300a:	6823      	ldr	r3, [r4, #0]
 800300c:	6922      	ldr	r2, [r4, #16]
 800300e:	f003 0306 	and.w	r3, r3, #6
 8003012:	2b04      	cmp	r3, #4
 8003014:	bf02      	ittt	eq
 8003016:	68e5      	ldreq	r5, [r4, #12]
 8003018:	6833      	ldreq	r3, [r6, #0]
 800301a:	1aed      	subeq	r5, r5, r3
 800301c:	68a3      	ldr	r3, [r4, #8]
 800301e:	bf0c      	ite	eq
 8003020:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003024:	2500      	movne	r5, #0
 8003026:	4293      	cmp	r3, r2
 8003028:	bfc4      	itt	gt
 800302a:	1a9b      	subgt	r3, r3, r2
 800302c:	18ed      	addgt	r5, r5, r3
 800302e:	2600      	movs	r6, #0
 8003030:	341a      	adds	r4, #26
 8003032:	42b5      	cmp	r5, r6
 8003034:	d11a      	bne.n	800306c <_printf_common+0xc8>
 8003036:	2000      	movs	r0, #0
 8003038:	e008      	b.n	800304c <_printf_common+0xa8>
 800303a:	2301      	movs	r3, #1
 800303c:	4652      	mov	r2, sl
 800303e:	4641      	mov	r1, r8
 8003040:	4638      	mov	r0, r7
 8003042:	47c8      	blx	r9
 8003044:	3001      	adds	r0, #1
 8003046:	d103      	bne.n	8003050 <_printf_common+0xac>
 8003048:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800304c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003050:	3501      	adds	r5, #1
 8003052:	e7c6      	b.n	8002fe2 <_printf_common+0x3e>
 8003054:	18e1      	adds	r1, r4, r3
 8003056:	1c5a      	adds	r2, r3, #1
 8003058:	2030      	movs	r0, #48	@ 0x30
 800305a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800305e:	4422      	add	r2, r4
 8003060:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8003064:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8003068:	3302      	adds	r3, #2
 800306a:	e7c7      	b.n	8002ffc <_printf_common+0x58>
 800306c:	2301      	movs	r3, #1
 800306e:	4622      	mov	r2, r4
 8003070:	4641      	mov	r1, r8
 8003072:	4638      	mov	r0, r7
 8003074:	47c8      	blx	r9
 8003076:	3001      	adds	r0, #1
 8003078:	d0e6      	beq.n	8003048 <_printf_common+0xa4>
 800307a:	3601      	adds	r6, #1
 800307c:	e7d9      	b.n	8003032 <_printf_common+0x8e>
	...

08003080 <_printf_i>:
 8003080:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003084:	7e0f      	ldrb	r7, [r1, #24]
 8003086:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8003088:	2f78      	cmp	r7, #120	@ 0x78
 800308a:	4691      	mov	r9, r2
 800308c:	4680      	mov	r8, r0
 800308e:	460c      	mov	r4, r1
 8003090:	469a      	mov	sl, r3
 8003092:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8003096:	d807      	bhi.n	80030a8 <_printf_i+0x28>
 8003098:	2f62      	cmp	r7, #98	@ 0x62
 800309a:	d80a      	bhi.n	80030b2 <_printf_i+0x32>
 800309c:	2f00      	cmp	r7, #0
 800309e:	f000 80d2 	beq.w	8003246 <_printf_i+0x1c6>
 80030a2:	2f58      	cmp	r7, #88	@ 0x58
 80030a4:	f000 80b9 	beq.w	800321a <_printf_i+0x19a>
 80030a8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80030ac:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80030b0:	e03a      	b.n	8003128 <_printf_i+0xa8>
 80030b2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80030b6:	2b15      	cmp	r3, #21
 80030b8:	d8f6      	bhi.n	80030a8 <_printf_i+0x28>
 80030ba:	a101      	add	r1, pc, #4	@ (adr r1, 80030c0 <_printf_i+0x40>)
 80030bc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80030c0:	08003119 	.word	0x08003119
 80030c4:	0800312d 	.word	0x0800312d
 80030c8:	080030a9 	.word	0x080030a9
 80030cc:	080030a9 	.word	0x080030a9
 80030d0:	080030a9 	.word	0x080030a9
 80030d4:	080030a9 	.word	0x080030a9
 80030d8:	0800312d 	.word	0x0800312d
 80030dc:	080030a9 	.word	0x080030a9
 80030e0:	080030a9 	.word	0x080030a9
 80030e4:	080030a9 	.word	0x080030a9
 80030e8:	080030a9 	.word	0x080030a9
 80030ec:	0800322d 	.word	0x0800322d
 80030f0:	08003157 	.word	0x08003157
 80030f4:	080031e7 	.word	0x080031e7
 80030f8:	080030a9 	.word	0x080030a9
 80030fc:	080030a9 	.word	0x080030a9
 8003100:	0800324f 	.word	0x0800324f
 8003104:	080030a9 	.word	0x080030a9
 8003108:	08003157 	.word	0x08003157
 800310c:	080030a9 	.word	0x080030a9
 8003110:	080030a9 	.word	0x080030a9
 8003114:	080031ef 	.word	0x080031ef
 8003118:	6833      	ldr	r3, [r6, #0]
 800311a:	1d1a      	adds	r2, r3, #4
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	6032      	str	r2, [r6, #0]
 8003120:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003124:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8003128:	2301      	movs	r3, #1
 800312a:	e09d      	b.n	8003268 <_printf_i+0x1e8>
 800312c:	6833      	ldr	r3, [r6, #0]
 800312e:	6820      	ldr	r0, [r4, #0]
 8003130:	1d19      	adds	r1, r3, #4
 8003132:	6031      	str	r1, [r6, #0]
 8003134:	0606      	lsls	r6, r0, #24
 8003136:	d501      	bpl.n	800313c <_printf_i+0xbc>
 8003138:	681d      	ldr	r5, [r3, #0]
 800313a:	e003      	b.n	8003144 <_printf_i+0xc4>
 800313c:	0645      	lsls	r5, r0, #25
 800313e:	d5fb      	bpl.n	8003138 <_printf_i+0xb8>
 8003140:	f9b3 5000 	ldrsh.w	r5, [r3]
 8003144:	2d00      	cmp	r5, #0
 8003146:	da03      	bge.n	8003150 <_printf_i+0xd0>
 8003148:	232d      	movs	r3, #45	@ 0x2d
 800314a:	426d      	negs	r5, r5
 800314c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003150:	4859      	ldr	r0, [pc, #356]	@ (80032b8 <_printf_i+0x238>)
 8003152:	230a      	movs	r3, #10
 8003154:	e011      	b.n	800317a <_printf_i+0xfa>
 8003156:	6821      	ldr	r1, [r4, #0]
 8003158:	6833      	ldr	r3, [r6, #0]
 800315a:	0608      	lsls	r0, r1, #24
 800315c:	f853 5b04 	ldr.w	r5, [r3], #4
 8003160:	d402      	bmi.n	8003168 <_printf_i+0xe8>
 8003162:	0649      	lsls	r1, r1, #25
 8003164:	bf48      	it	mi
 8003166:	b2ad      	uxthmi	r5, r5
 8003168:	2f6f      	cmp	r7, #111	@ 0x6f
 800316a:	4853      	ldr	r0, [pc, #332]	@ (80032b8 <_printf_i+0x238>)
 800316c:	6033      	str	r3, [r6, #0]
 800316e:	bf14      	ite	ne
 8003170:	230a      	movne	r3, #10
 8003172:	2308      	moveq	r3, #8
 8003174:	2100      	movs	r1, #0
 8003176:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800317a:	6866      	ldr	r6, [r4, #4]
 800317c:	60a6      	str	r6, [r4, #8]
 800317e:	2e00      	cmp	r6, #0
 8003180:	bfa2      	ittt	ge
 8003182:	6821      	ldrge	r1, [r4, #0]
 8003184:	f021 0104 	bicge.w	r1, r1, #4
 8003188:	6021      	strge	r1, [r4, #0]
 800318a:	b90d      	cbnz	r5, 8003190 <_printf_i+0x110>
 800318c:	2e00      	cmp	r6, #0
 800318e:	d04b      	beq.n	8003228 <_printf_i+0x1a8>
 8003190:	4616      	mov	r6, r2
 8003192:	fbb5 f1f3 	udiv	r1, r5, r3
 8003196:	fb03 5711 	mls	r7, r3, r1, r5
 800319a:	5dc7      	ldrb	r7, [r0, r7]
 800319c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80031a0:	462f      	mov	r7, r5
 80031a2:	42bb      	cmp	r3, r7
 80031a4:	460d      	mov	r5, r1
 80031a6:	d9f4      	bls.n	8003192 <_printf_i+0x112>
 80031a8:	2b08      	cmp	r3, #8
 80031aa:	d10b      	bne.n	80031c4 <_printf_i+0x144>
 80031ac:	6823      	ldr	r3, [r4, #0]
 80031ae:	07df      	lsls	r7, r3, #31
 80031b0:	d508      	bpl.n	80031c4 <_printf_i+0x144>
 80031b2:	6923      	ldr	r3, [r4, #16]
 80031b4:	6861      	ldr	r1, [r4, #4]
 80031b6:	4299      	cmp	r1, r3
 80031b8:	bfde      	ittt	le
 80031ba:	2330      	movle	r3, #48	@ 0x30
 80031bc:	f806 3c01 	strble.w	r3, [r6, #-1]
 80031c0:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 80031c4:	1b92      	subs	r2, r2, r6
 80031c6:	6122      	str	r2, [r4, #16]
 80031c8:	f8cd a000 	str.w	sl, [sp]
 80031cc:	464b      	mov	r3, r9
 80031ce:	aa03      	add	r2, sp, #12
 80031d0:	4621      	mov	r1, r4
 80031d2:	4640      	mov	r0, r8
 80031d4:	f7ff fee6 	bl	8002fa4 <_printf_common>
 80031d8:	3001      	adds	r0, #1
 80031da:	d14a      	bne.n	8003272 <_printf_i+0x1f2>
 80031dc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80031e0:	b004      	add	sp, #16
 80031e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80031e6:	6823      	ldr	r3, [r4, #0]
 80031e8:	f043 0320 	orr.w	r3, r3, #32
 80031ec:	6023      	str	r3, [r4, #0]
 80031ee:	4833      	ldr	r0, [pc, #204]	@ (80032bc <_printf_i+0x23c>)
 80031f0:	2778      	movs	r7, #120	@ 0x78
 80031f2:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80031f6:	6823      	ldr	r3, [r4, #0]
 80031f8:	6831      	ldr	r1, [r6, #0]
 80031fa:	061f      	lsls	r7, r3, #24
 80031fc:	f851 5b04 	ldr.w	r5, [r1], #4
 8003200:	d402      	bmi.n	8003208 <_printf_i+0x188>
 8003202:	065f      	lsls	r7, r3, #25
 8003204:	bf48      	it	mi
 8003206:	b2ad      	uxthmi	r5, r5
 8003208:	6031      	str	r1, [r6, #0]
 800320a:	07d9      	lsls	r1, r3, #31
 800320c:	bf44      	itt	mi
 800320e:	f043 0320 	orrmi.w	r3, r3, #32
 8003212:	6023      	strmi	r3, [r4, #0]
 8003214:	b11d      	cbz	r5, 800321e <_printf_i+0x19e>
 8003216:	2310      	movs	r3, #16
 8003218:	e7ac      	b.n	8003174 <_printf_i+0xf4>
 800321a:	4827      	ldr	r0, [pc, #156]	@ (80032b8 <_printf_i+0x238>)
 800321c:	e7e9      	b.n	80031f2 <_printf_i+0x172>
 800321e:	6823      	ldr	r3, [r4, #0]
 8003220:	f023 0320 	bic.w	r3, r3, #32
 8003224:	6023      	str	r3, [r4, #0]
 8003226:	e7f6      	b.n	8003216 <_printf_i+0x196>
 8003228:	4616      	mov	r6, r2
 800322a:	e7bd      	b.n	80031a8 <_printf_i+0x128>
 800322c:	6833      	ldr	r3, [r6, #0]
 800322e:	6825      	ldr	r5, [r4, #0]
 8003230:	6961      	ldr	r1, [r4, #20]
 8003232:	1d18      	adds	r0, r3, #4
 8003234:	6030      	str	r0, [r6, #0]
 8003236:	062e      	lsls	r6, r5, #24
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	d501      	bpl.n	8003240 <_printf_i+0x1c0>
 800323c:	6019      	str	r1, [r3, #0]
 800323e:	e002      	b.n	8003246 <_printf_i+0x1c6>
 8003240:	0668      	lsls	r0, r5, #25
 8003242:	d5fb      	bpl.n	800323c <_printf_i+0x1bc>
 8003244:	8019      	strh	r1, [r3, #0]
 8003246:	2300      	movs	r3, #0
 8003248:	6123      	str	r3, [r4, #16]
 800324a:	4616      	mov	r6, r2
 800324c:	e7bc      	b.n	80031c8 <_printf_i+0x148>
 800324e:	6833      	ldr	r3, [r6, #0]
 8003250:	1d1a      	adds	r2, r3, #4
 8003252:	6032      	str	r2, [r6, #0]
 8003254:	681e      	ldr	r6, [r3, #0]
 8003256:	6862      	ldr	r2, [r4, #4]
 8003258:	2100      	movs	r1, #0
 800325a:	4630      	mov	r0, r6
 800325c:	f7fc ffe0 	bl	8000220 <memchr>
 8003260:	b108      	cbz	r0, 8003266 <_printf_i+0x1e6>
 8003262:	1b80      	subs	r0, r0, r6
 8003264:	6060      	str	r0, [r4, #4]
 8003266:	6863      	ldr	r3, [r4, #4]
 8003268:	6123      	str	r3, [r4, #16]
 800326a:	2300      	movs	r3, #0
 800326c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003270:	e7aa      	b.n	80031c8 <_printf_i+0x148>
 8003272:	6923      	ldr	r3, [r4, #16]
 8003274:	4632      	mov	r2, r6
 8003276:	4649      	mov	r1, r9
 8003278:	4640      	mov	r0, r8
 800327a:	47d0      	blx	sl
 800327c:	3001      	adds	r0, #1
 800327e:	d0ad      	beq.n	80031dc <_printf_i+0x15c>
 8003280:	6823      	ldr	r3, [r4, #0]
 8003282:	079b      	lsls	r3, r3, #30
 8003284:	d413      	bmi.n	80032ae <_printf_i+0x22e>
 8003286:	68e0      	ldr	r0, [r4, #12]
 8003288:	9b03      	ldr	r3, [sp, #12]
 800328a:	4298      	cmp	r0, r3
 800328c:	bfb8      	it	lt
 800328e:	4618      	movlt	r0, r3
 8003290:	e7a6      	b.n	80031e0 <_printf_i+0x160>
 8003292:	2301      	movs	r3, #1
 8003294:	4632      	mov	r2, r6
 8003296:	4649      	mov	r1, r9
 8003298:	4640      	mov	r0, r8
 800329a:	47d0      	blx	sl
 800329c:	3001      	adds	r0, #1
 800329e:	d09d      	beq.n	80031dc <_printf_i+0x15c>
 80032a0:	3501      	adds	r5, #1
 80032a2:	68e3      	ldr	r3, [r4, #12]
 80032a4:	9903      	ldr	r1, [sp, #12]
 80032a6:	1a5b      	subs	r3, r3, r1
 80032a8:	42ab      	cmp	r3, r5
 80032aa:	dcf2      	bgt.n	8003292 <_printf_i+0x212>
 80032ac:	e7eb      	b.n	8003286 <_printf_i+0x206>
 80032ae:	2500      	movs	r5, #0
 80032b0:	f104 0619 	add.w	r6, r4, #25
 80032b4:	e7f5      	b.n	80032a2 <_printf_i+0x222>
 80032b6:	bf00      	nop
 80032b8:	08005545 	.word	0x08005545
 80032bc:	08005556 	.word	0x08005556

080032c0 <__malloc_lock>:
 80032c0:	4801      	ldr	r0, [pc, #4]	@ (80032c8 <__malloc_lock+0x8>)
 80032c2:	f7ff bc73 	b.w	8002bac <__retarget_lock_acquire_recursive>
 80032c6:	bf00      	nop
 80032c8:	200015d0 	.word	0x200015d0

080032cc <__malloc_unlock>:
 80032cc:	4801      	ldr	r0, [pc, #4]	@ (80032d4 <__malloc_unlock+0x8>)
 80032ce:	f7ff bc6e 	b.w	8002bae <__retarget_lock_release_recursive>
 80032d2:	bf00      	nop
 80032d4:	200015d0 	.word	0x200015d0

080032d8 <_realloc_r>:
 80032d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80032dc:	4680      	mov	r8, r0
 80032de:	4615      	mov	r5, r2
 80032e0:	460c      	mov	r4, r1
 80032e2:	b921      	cbnz	r1, 80032ee <_realloc_r+0x16>
 80032e4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80032e8:	4611      	mov	r1, r2
 80032ea:	f7ff bddb 	b.w	8002ea4 <_malloc_r>
 80032ee:	b92a      	cbnz	r2, 80032fc <_realloc_r+0x24>
 80032f0:	f000 f858 	bl	80033a4 <_free_r>
 80032f4:	2400      	movs	r4, #0
 80032f6:	4620      	mov	r0, r4
 80032f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80032fc:	f000 f89c 	bl	8003438 <_malloc_usable_size_r>
 8003300:	4285      	cmp	r5, r0
 8003302:	4606      	mov	r6, r0
 8003304:	d802      	bhi.n	800330c <_realloc_r+0x34>
 8003306:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800330a:	d8f4      	bhi.n	80032f6 <_realloc_r+0x1e>
 800330c:	4629      	mov	r1, r5
 800330e:	4640      	mov	r0, r8
 8003310:	f7ff fdc8 	bl	8002ea4 <_malloc_r>
 8003314:	4607      	mov	r7, r0
 8003316:	2800      	cmp	r0, #0
 8003318:	d0ec      	beq.n	80032f4 <_realloc_r+0x1c>
 800331a:	42b5      	cmp	r5, r6
 800331c:	462a      	mov	r2, r5
 800331e:	4621      	mov	r1, r4
 8003320:	bf28      	it	cs
 8003322:	4632      	movcs	r2, r6
 8003324:	f000 f830 	bl	8003388 <memcpy>
 8003328:	4621      	mov	r1, r4
 800332a:	4640      	mov	r0, r8
 800332c:	f000 f83a 	bl	80033a4 <_free_r>
 8003330:	463c      	mov	r4, r7
 8003332:	e7e0      	b.n	80032f6 <_realloc_r+0x1e>

08003334 <memmove>:
 8003334:	4288      	cmp	r0, r1
 8003336:	b510      	push	{r4, lr}
 8003338:	eb01 0402 	add.w	r4, r1, r2
 800333c:	d902      	bls.n	8003344 <memmove+0x10>
 800333e:	4284      	cmp	r4, r0
 8003340:	4623      	mov	r3, r4
 8003342:	d807      	bhi.n	8003354 <memmove+0x20>
 8003344:	1e43      	subs	r3, r0, #1
 8003346:	42a1      	cmp	r1, r4
 8003348:	d008      	beq.n	800335c <memmove+0x28>
 800334a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800334e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8003352:	e7f8      	b.n	8003346 <memmove+0x12>
 8003354:	4402      	add	r2, r0
 8003356:	4601      	mov	r1, r0
 8003358:	428a      	cmp	r2, r1
 800335a:	d100      	bne.n	800335e <memmove+0x2a>
 800335c:	bd10      	pop	{r4, pc}
 800335e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8003362:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8003366:	e7f7      	b.n	8003358 <memmove+0x24>

08003368 <_sbrk_r>:
 8003368:	b538      	push	{r3, r4, r5, lr}
 800336a:	4d06      	ldr	r5, [pc, #24]	@ (8003384 <_sbrk_r+0x1c>)
 800336c:	2300      	movs	r3, #0
 800336e:	4604      	mov	r4, r0
 8003370:	4608      	mov	r0, r1
 8003372:	602b      	str	r3, [r5, #0]
 8003374:	f7fd fef2 	bl	800115c <_sbrk>
 8003378:	1c43      	adds	r3, r0, #1
 800337a:	d102      	bne.n	8003382 <_sbrk_r+0x1a>
 800337c:	682b      	ldr	r3, [r5, #0]
 800337e:	b103      	cbz	r3, 8003382 <_sbrk_r+0x1a>
 8003380:	6023      	str	r3, [r4, #0]
 8003382:	bd38      	pop	{r3, r4, r5, pc}
 8003384:	200015dc 	.word	0x200015dc

08003388 <memcpy>:
 8003388:	440a      	add	r2, r1
 800338a:	4291      	cmp	r1, r2
 800338c:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8003390:	d100      	bne.n	8003394 <memcpy+0xc>
 8003392:	4770      	bx	lr
 8003394:	b510      	push	{r4, lr}
 8003396:	f811 4b01 	ldrb.w	r4, [r1], #1
 800339a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800339e:	4291      	cmp	r1, r2
 80033a0:	d1f9      	bne.n	8003396 <memcpy+0xe>
 80033a2:	bd10      	pop	{r4, pc}

080033a4 <_free_r>:
 80033a4:	b538      	push	{r3, r4, r5, lr}
 80033a6:	4605      	mov	r5, r0
 80033a8:	2900      	cmp	r1, #0
 80033aa:	d041      	beq.n	8003430 <_free_r+0x8c>
 80033ac:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80033b0:	1f0c      	subs	r4, r1, #4
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	bfb8      	it	lt
 80033b6:	18e4      	addlt	r4, r4, r3
 80033b8:	f7ff ff82 	bl	80032c0 <__malloc_lock>
 80033bc:	4a1d      	ldr	r2, [pc, #116]	@ (8003434 <_free_r+0x90>)
 80033be:	6813      	ldr	r3, [r2, #0]
 80033c0:	b933      	cbnz	r3, 80033d0 <_free_r+0x2c>
 80033c2:	6063      	str	r3, [r4, #4]
 80033c4:	6014      	str	r4, [r2, #0]
 80033c6:	4628      	mov	r0, r5
 80033c8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80033cc:	f7ff bf7e 	b.w	80032cc <__malloc_unlock>
 80033d0:	42a3      	cmp	r3, r4
 80033d2:	d908      	bls.n	80033e6 <_free_r+0x42>
 80033d4:	6820      	ldr	r0, [r4, #0]
 80033d6:	1821      	adds	r1, r4, r0
 80033d8:	428b      	cmp	r3, r1
 80033da:	bf01      	itttt	eq
 80033dc:	6819      	ldreq	r1, [r3, #0]
 80033de:	685b      	ldreq	r3, [r3, #4]
 80033e0:	1809      	addeq	r1, r1, r0
 80033e2:	6021      	streq	r1, [r4, #0]
 80033e4:	e7ed      	b.n	80033c2 <_free_r+0x1e>
 80033e6:	461a      	mov	r2, r3
 80033e8:	685b      	ldr	r3, [r3, #4]
 80033ea:	b10b      	cbz	r3, 80033f0 <_free_r+0x4c>
 80033ec:	42a3      	cmp	r3, r4
 80033ee:	d9fa      	bls.n	80033e6 <_free_r+0x42>
 80033f0:	6811      	ldr	r1, [r2, #0]
 80033f2:	1850      	adds	r0, r2, r1
 80033f4:	42a0      	cmp	r0, r4
 80033f6:	d10b      	bne.n	8003410 <_free_r+0x6c>
 80033f8:	6820      	ldr	r0, [r4, #0]
 80033fa:	4401      	add	r1, r0
 80033fc:	1850      	adds	r0, r2, r1
 80033fe:	4283      	cmp	r3, r0
 8003400:	6011      	str	r1, [r2, #0]
 8003402:	d1e0      	bne.n	80033c6 <_free_r+0x22>
 8003404:	6818      	ldr	r0, [r3, #0]
 8003406:	685b      	ldr	r3, [r3, #4]
 8003408:	6053      	str	r3, [r2, #4]
 800340a:	4408      	add	r0, r1
 800340c:	6010      	str	r0, [r2, #0]
 800340e:	e7da      	b.n	80033c6 <_free_r+0x22>
 8003410:	d902      	bls.n	8003418 <_free_r+0x74>
 8003412:	230c      	movs	r3, #12
 8003414:	602b      	str	r3, [r5, #0]
 8003416:	e7d6      	b.n	80033c6 <_free_r+0x22>
 8003418:	6820      	ldr	r0, [r4, #0]
 800341a:	1821      	adds	r1, r4, r0
 800341c:	428b      	cmp	r3, r1
 800341e:	bf04      	itt	eq
 8003420:	6819      	ldreq	r1, [r3, #0]
 8003422:	685b      	ldreq	r3, [r3, #4]
 8003424:	6063      	str	r3, [r4, #4]
 8003426:	bf04      	itt	eq
 8003428:	1809      	addeq	r1, r1, r0
 800342a:	6021      	streq	r1, [r4, #0]
 800342c:	6054      	str	r4, [r2, #4]
 800342e:	e7ca      	b.n	80033c6 <_free_r+0x22>
 8003430:	bd38      	pop	{r3, r4, r5, pc}
 8003432:	bf00      	nop
 8003434:	200015d8 	.word	0x200015d8

08003438 <_malloc_usable_size_r>:
 8003438:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800343c:	1f18      	subs	r0, r3, #4
 800343e:	2b00      	cmp	r3, #0
 8003440:	bfbc      	itt	lt
 8003442:	580b      	ldrlt	r3, [r1, r0]
 8003444:	18c0      	addlt	r0, r0, r3
 8003446:	4770      	bx	lr

08003448 <_init>:
 8003448:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800344a:	bf00      	nop
 800344c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800344e:	bc08      	pop	{r3}
 8003450:	469e      	mov	lr, r3
 8003452:	4770      	bx	lr

08003454 <_fini>:
 8003454:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003456:	bf00      	nop
 8003458:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800345a:	bc08      	pop	{r3}
 800345c:	469e      	mov	lr, r3
 800345e:	4770      	bx	lr
