// SPDX-License-Identifier: GPL-2.0
/**************************************************************************************************
 *
 * Copyright (c) 2019-2024 Axera Semiconductor Co., Ltd. All Rights Reserved.
 *
 * This dts file is the property of Axera Semiconductor Co., Ltd. and
 * may not be copied or distributed in any isomorphic form without the prior
 * written consent of Axera Semiconductor Co., Ltd.
 *
 **************************************************************************************************/

/dts-v1/;
#include "AX620E.dtsi"

/ {
	aliases {
		ethernet0 = &eth0;

		serial0 = &ax_uart0;
		serial1 = &ax_uart1;
		serial2 = &ax_uart2;
		serial3 = &ax_uart3;
		serial4 = &ax_uart4;
		serial5 = &ax_uart5;
		spi0 = &spi0;
		spi1 = &spi1;
		spi2 = &spi2;
		spi3 = &spi_slv;
		spi4 = &spi4;

		i2c0 = &i2c0;
		i2c1 = &i2c1;
		i2c2 = &i2c2;
		i2c3 = &i2c3;
		i2c4 = &i2c4;
		i2c5 = &i2c5;
		i2c6 = &i2c6;
		i2c7 = &i2c7;
		mmc0 = &emmc;
		mmc1 = &sd;
		mmc2 = &sdio;
	};

	memory@40000000 {
		device_type = "memory";
		reg = <0x0 0x40000000 0x0 0x40000000>;
	};
	reserved-memory {
		#address-cells = <2>;
		#size-cells = <2>;
		ranges;
		ramoops_mem@48000000 {
			compatible = "ramoops";
			reg = <0x0 0x48000000 0x0 0xf0000>;
			record-size = <0x40000>;
			console-size = <0x80000>;
			ftrace-size = <0x20000>;
		};
		axera_memory_dump@0 {
			compatible = "axera_memory_dump";
			reg = <0x0 0x480f0000 0x0 0x3000>;
			no-map;
		};
		atf_reserved: atf_memreserved {
			reg = <ATF_RESERVED_START_HI ATF_RESERVED_START_LO ATF_RESERVED_SIZE_HI ATF_RESERVED_SIZE_LO>;
			no-map;
		};
#ifdef OPTEE_BOOT
		optee_reserved: optee_memserved {
			reg = <OPTEE_RESERVED_START_HI OPTEE_RESERVED_START_LO OPTEE_RESERVED_SIZE_HI OPTEE_RESERVED_SIZE_LO>;
			no-map;
		};
#endif
		axera_ddr_retrain@0 {
			compatible = "axera_ddr_retrain";
			reg = <0x0 0x40000000 0x0 0x1000>;
		};
	};

	chosen {
		bootargs = BOOTARGS;
	};

	sound {
		status = "okay";
		compatible = "simple-audio-card";
		simple-audio-card,name = "Axera Audio";
		simple-audio-card,widgets =
			"Microphone", "Mic Jack";
		simple-audio-card,routing =
			"AMIC", "Mic Jack";
		#address-cells = <1>;
		#size-cells = <0>;
		simple-audio-card,dai-link@0 {
			format = "i2s";
			bitclock-master = <&codec_m6>;
			frame-master = <&codec_m6>;
			capture-only;
			cpu {
				sound-dai = <&i2s_inner_slv0>;
			};
			codec_m6: codec {
				sound-dai = <&audio_codec>;
				system-clock-frequency = <12288000>;
			};
		};
		simple-audio-card,dai-link@1 {
			format = "i2s";
			playback-only;
			cpu {
				sound-dai = <&i2s_inner_mst0>;
			};
			codec {
				sound-dai = <&audio_codec>;
				system-clock-frequency = <12288000>;
			};
		};
	};

	axera_logctl {
		compatible = "axera,logctl";
		config = "/etc/ax_syslog.conf";
		logstate = /bits/ 8 <1 1>;
		loglevel = /bits/ 8 <4 4>;
	};

	// vfb0: vfb@0 {
	// 	compatible = "axera,vfb";
	// 	id = <0>;
	// 	width = <720>;
	// 	height = <1280>;
	// 	bpp = <24>;
	// 	buf-num = <2>;
	// 	status = "okay";
	// };

};

&pwm0 {
	status = "okay";
};

&pwm1 {
	status = "okay";
};

&pwm2 {
	status = "okay";
};

// &deb_gpio_lp_emmc {
// 	lp-num = <0xB>; /* use db_gpio11 as wakeup source */
// 	status = "okay";
// };

&bwlimiter {
	status = "okay";
};

&i2c0 {
	status = "okay";
};

&i2c1 {
	#address-cells = <0x1>;
	#size-cells = <0x0>;
	status = "okay";

	// pi4io: gpio@43 {
	// 	compatible = "pericom,pi4ioe5v6408";
	// 	reg = <0x43>;
	// 	gpio-controller;
	// 	#gpio-cells = <2>;
	// 	// interrupts = <12 IRQ_TYPE_LEVEL_LOW>;
	// 	irq-gpios = <&ax_gpio0 4 GPIO_ACTIVE_LOW>;
	// 	interrupt-parent = <&ax_gpio0>;
	// 	pinctrl-names = "default";
	// 	pinctrl-0 = <&mcp23017_pins_a>;
	// 	interrupt-controller;
	// 	#interrupt-cells = <2>;
	// 	gpio-ranges = <&pi4io 0 0 1>, <&pi4io 1 1 1>, <&pi4io 2 2 1>, <&pi4io 3 3 1>, <&pi4io 4 4 1>, <&pi4io 5 5 1>, <&pi4io 6 6 1>, <&pi4io 7 7 1>;
	// 	// microchip,irq-mirror;
	// };

	gpioA: pi4io@43 {
		compatible = "nxp,pi4io";
		reg = <0x43>;
		gpio-controller;
		#gpio-cells = <1>;
		status = "okay";
	};

	typec: sgm7220@47 {
		pinctrl-names = "default";
		compatible = "axera,sgm7220";
		pinctrl-0 = <&vi_d0_gpio0_a0_pins>;
		reg = <0x47>;
		int-gpio = <&ax_gpio0 0 0>;
		bind-usb = "8000000.dwc3";
		status = "okay";
		
	};

	backlight: aw99703-bl@36 {
		compatible = "awinic,aw99703-bl";
		reg = <0x36>;
		// aw99703,hwen-gpio = <&pmi632_gpios 6 0>;
		aw99703,bl-channel = <0x4>;/* 开启通道 3 */
		aw99703,pwm-mode = <0>;  /*0 pwm disable,1 PWM enable*/
		aw99703,pwm-maptype = <1>;  /*0: exponential,1: linear*/
		aw99703,bl-fscal-led = <0x19>;/*default 20mA*/
		aw99703,bl-map = <1>; /*brightness map level 1:256,2:1024,3:2048*/
		aw99703,ovp-sel = <4>;/* 过压保护 17.5V、24V、31V、38V 和 41.5V*/
		aw99703,ocp-sel = <1>;/* 过流保护 900mA、1800mA、2700mA 和 3400mA*/
		aw99703,turn-on-ramp = <0>;/* 打开斜坡时间  */
		aw99703,turn-off-ramp = <0>;/* 关闭斜坡时间  */
		aw99703,emisel = <0x02>; /*  升压控制 EMISEL */
		status = "okay";
	};
};

// &i2c2 {
// 	status = "okay";
// };

&ax_uart0 {
	// compatible = "axera,axera-uart";
	status = "okay";
};

// DMA has an error, do not use.
&ax_uart1 {
	status = "okay";
	axera,uart-16550-compatible = <1>;
	/delete-property/dmas;
	/delete-property/dma-names;
};

// DMA has an error, do not use.
&ax_uart2 {
	pinctrl-names = "default", "gpio";
	pinctrl-0 = <&uart2_txd_pins>, <&uart2_rxd_pins>;
	pinctrl-1 = <&uart2_txd_gpio1_a0_pins>, <&uart2_rxd_gpio1_a1_pins>;

	axera,uart-16550-compatible = <1>;
	/delete-property/dmas;
	/delete-property/dma-names;
	status = "disabled";
};

&wdt0 {
	status = "okay";
};

&wdt2 {
	status = "okay";
};

&emmc{
	max-frequency = <200000000>;
	sdhci-caps-mask = <0x2 0x03200000>;
	bus-width = <8>;
	no-sdio;
	no-sd;
	non-removable;
	disable-wp;
	cap-mmc-hw-reset;
	/* AX630C use GPIO2_A23 */
	hw-reset = <&ax_gpio2 23 0>;
	/* AX620Q use GPIO1_A0 */
	/* hw-reset = <&ax_gpio1 0 0>; */
	cap-mmc-highspeed;
	mmc-hs200-1_8v;
	mmc-hs400-1_8v;
	mmc-hs400-enhanced-strobe;
	cdns,phy-input-delay-sd-highspeed = <2>;
	cdns,phy-input-delay-legacy = <4>;
	cdns,phy-input-delay-sd-uhs-sdr12 = <1>;
	cdns,phy-input-delay-sd-uhs-sdr25 = <2>;
	cdns,phy-input-delay-sd-uhs-sdr50 = <1>;
	cdns,phy-input-delay-sd-uhs-ddr50 = <2>;
	cdns,phy-input-delay-mmc-legacy = <1>;
	cdns,phy-input-delay-mmc-highspeed = <2>;
	cdns,phy-input-delay-mmc-ddr = <2>;
	cdns,phy-dll-delay-sdclk = <45>;
	cdns,phy-dll-delay-sdclk-hsmmc = <23>;
	cdns,phy-dll-delay-strobe = <18>;
	fixed-emmc-driver-type = <4>;
	status = "okay";
};

&sd{
	pinctrl-names = "default";
	pinctrl-0 = <&sd_pwr_sw_pins>;
	sdhci-caps-mask = <0x7 0x00200000>;
	bus-width = <4>;
	max-frequency = <200000000>;
	cap-sd-highspeed;
	sd-uhs-sdr12;
	sd-uhs-sdr25;
	sd-uhs-sdr50;
	sd-uhs-ddr50;
	sd-uhs-sdr104;
	no-sdio;
	// no-1-8-v;
	no-mmc;
	disable-wp;

	cd-gpios = <&ax_gpio1 11 0>;
	cd-inverted;
	cd-debounce-delay-ms = <500>;

	cdns,phy-input-delay-sd-highspeed = <2>;
	cdns,phy-input-delay-legacy = <3>;
	cdns,phy-input-delay-sd-uhs-sdr12 = <3>;
	cdns,phy-input-delay-sd-uhs-sdr25 = <2>;
	cdns,phy-input-delay-sd-uhs-sdr50 = <1>;
	cdns,phy-input-delay-sd-uhs-ddr50 = <1>;
	cdns,phy-dll-delay-sdclk = <0>;

	status = "okay";
};

&sdio{
	pinctrl-names = "default", "gpio";
	pinctrl-0 = <&sdio_clk_pins>, <&sdio_cmd_pins>, <&sdio_dat0_pins>, <&sdio_dat1_pins>, <&sdio_dat2_pins>, <&sdio_dat3_pins>, <&emmc_pwr_en_gpio0_a17_pins>;
	pinctrl-1 = <&sdio_clk_gpio2_a0_pins>, <&sdio_cmd_gpio2_a1_pins>, <&sdio_dat0_gpio1_a30_pins>, <&sdio_dat1_gpio1_a31_pins>, <&sdio_dat2_gpio2_a2_pins>, <&sdio_dat3_gpio2_a3_pins>, <&emmc_pwr_en_gpio0_a17_pins>;

	sdhci-caps-mask = <0x7 0x00200000>;
	bus-width = <4>;
	max-frequency = <200000000>;
	cap-sd-highspeed;
	sd-uhs-sdr25;
	sd-uhs-sdr12;
	sd-uhs-sdr50;
	sd-uhs-ddr50;
	//sd-uhs-sdr104;
	no-1-8-v;
	no-sd;
	no-mmc;
	disable-wp;
	broken-cd;
	// vol-sw-gpio = <&ax_gpio0 17 0>;

	cdns,phy-input-delay-sd-highspeed = <2>;
	cdns,phy-input-delay-legacy = <3>;
	cdns,phy-input-delay-sd-uhs-sdr12 = <3>;
	cdns,phy-input-delay-sd-uhs-sdr25 = <2>;
	cdns,phy-input-delay-sd-uhs-sdr50 = <0>;
	cdns,phy-input-delay-sd-uhs-ddr50 = <0>;
	cdns,phy-dll-delay-sdclk = <0>;

	status = "okay";
};

&usb {
	status = "okay";
};

&usb2 {
	dr_mode = "otg";
	// extcon = <&extcon_usb>;
	// dr_mode = "peripheral";
	status = "okay";
};


&audio_codec {
	gpio-mic-rp = <&ax_gpio1 7 0>; /* GPIO1_A7 */
	gpio-mic-rn = <&ax_gpio1 6 0>; /* GPIO1_A6 */
	gpio-mic-ln = <&ax_gpio1 5 0>; /* GPIO1_A5 */
	gpio-mic-lp = <&ax_gpio1 4 0>; /* GPIO1_A4 */
	gpio-pa-speaker = <&ax_gpio1 8 0>;
	status = "okay";
};

//playback
&i2s_inner_mst0 {
	status = "okay";
	/*i2s - pad0*/
	i2s-m-aec-cycle-sel = <0>;    /*23-22*/
	i2s-m-aec-sclk-sel = <0>;     /*21*/
	i2s-inner-codec-en = <1>;     /*20*/
	i2s-exter-codec-en = <0>;     /*19*/
	i2s-m-exter-codec-en = <0>;   /*18*/
	i2s-exter-codec-mst = <0>;    /*17*/
	i2s-m-exter-codec-mst = <0>;  /*16*/
	iis-out-tdm-en = <0>;         /*15*/
	iis-m-out-tdm-en = <0>;       /*14*/
	i2s-m-rx0-sel = <0>;          /*13*/
	i2s-m-rx1-sel = <0>;          /*12-11*/
	i2s-s-rx0-sel = <0>;          /*10-9*/
	i2s-s-rx1-sel = <2>;          /*8-7*/
	i2s-s-sclk-sel = <0>;         /*6-5*/
	tdm-m-rx-sel = <0>;           /*4-3*/
	tdm-s-rx-sel = <0>;           /*2-1*/
	tdm-s-sclk-sel = <0>;         /*0*/
};
// capture
&i2s_inner_slv0 {
	status = "okay";
	/*i2s - pad0*/
	i2s-m-aec-cycle-sel = <0>;    /*23-22*/
	i2s-m-aec-sclk-sel = <0>;     /*21*/
	i2s-inner-codec-en = <1>;     /*20*/
	i2s-exter-codec-en = <0>;     /*19*/
	i2s-m-exter-codec-en = <0>;   /*18*/
	i2s-exter-codec-mst = <0>;    /*17*/
	i2s-m-exter-codec-mst = <0>;  /*16*/
	iis-out-tdm-en = <0>;         /*15*/
	iis-m-out-tdm-en = <0>;       /*14*/
	i2s-m-rx0-sel = <0>;          /*13*/
	i2s-m-rx1-sel = <0>;          /*12-11*/
	i2s-s-rx0-sel = <0>;          /*10-9*/
	i2s-s-rx1-sel = <2>;          /*8-7*/
	i2s-s-sclk-sel = <0>;         /*6-5*/
	tdm-m-rx-sel = <0>;           /*4-3*/
	tdm-s-rx-sel = <0>;           /*2-1*/
	tdm-s-sclk-sel = <0>;         /*0*/
};

// 千兆以太网 JL2101 和 RTL8211F 的配置
&eth0 {
	status = "okay";

	phy-handle = <&phy0>;
	phy-mode = "rgmii";
	phy-rst-gpio = <&ax_gpio1 27 0>; /* GPIO1_A27 */

	mdio {
		#address-cells = <1>;
		#size-cells = <0>;
		compatible = "snps,dwmac-mdio";
		phy0: jl2xxx-phy@1 {
			compatible = "ethernet-phy-id937c.4030";
			jl2xxx,led-enable = <JL2XXX_LED_CTRL_EN>;
			jl2xxx,led-mode = <JL2XXX_CFG_LED_MODE>;
			jl2xxx,led-period = <JL2XXX_GLOBAL_PERIOD_MS>;
			jl2xxx,led-on = <JL2XXX_GLOBAL_ON_MS>;
			jl2xxx,led-polarity = <JL2XXX_LED_POLARITY>;
			jl2xxx,patch-enable = <JL2XXX_PATCH_CTRL_EN>;
			jl2xxx,rgmii-enable = <JL2XXX_RGMII_CTRL_EN>;
			jl2xxx,rgmii-tx-delay = <JL2XXX_RGMII_TX_DLY_2NS>;
			jl2xxx,rgmii-rx-delay = <JL2XXX_RGMII_RX_DLY_2NS>;
			jl2xxx,clk-enable = <JL2XXX_CLK_CTRL_EN>;
			jl2xxx,fld-enable = <JL2XXX_FLD_CTRL_EN>;
			jl2xxx,fld-delay = <JL2XXX_FLD_DELAY>;
			jl2xxx,wol-enable = <JL2XXX_WOL_CTRL_EN>;
			jl2xxx,interrupt-enable = <JL2XXX_INTR_CTRL_EN>;
			jl2xxx,downshift-enable = <JL2XXX_DSFT_CTRL_EN>;
			jl2xxx,downshift-count = <JL2XXX_DSFT_AN_CNT>;
			jl2xxx,work_mode-enable = <JL2XXX_WORK_MODE_CTRL_EN>;
			jl2xxx,work_mode-mode = <JL2XXX_WOEK_MODE_MODE>;
			jl2xxx,lpbk-enable = <JL2XXX_LPBK_CTRL_EN>;
			jl2xxx,lpbk-mode = <JL2XXX_LPBK_MODE>;
			jl2xxx,slew_rate-enable = <JL2XXX_SLEW_RATE_CTRL_EN>;
			jl2xxx,rxc_out-enable = <JL2XXX_RXC_OUT_CTRL_EN>;
			reg = <1>;
		};
	};
};

// 板载百兆以太网配置
// &eth0 {
// 	status = "okay";

// 	phy-handle = <&phy0>;
// 	phy-mode = "rmii";
// 	axera-ephy,led0-mode = <EPHY_LED_SPEED>;
// 	axera-ephy,led0-enable;
// 	axera-ephy,led1-mode = <EPHY_LED_LINK>;
// 	axera-ephy,led1-enable;
// 	axera-ephy,led-polarity = <EPHY_LED_LOW_ACTIVE>;
// 	mdio {
// 		#address-cells = <1>;
// 		#size-cells = <0>;
// 		compatible = "snps,dwmac-mdio";
// 		phy0: axera-ephy@1 {
// 			device_tpye = "ethernet-phy";
// 			compatible = "ethernet-phy-id0044.1400";
// 			reg = <1>;
// 		};
// 	};
// };


&ddr_dfs {
       status = "okay";
};

&ive {
	status = "okay";
};

&vdec {
	status = "okay";
};

&venc {
	status = "okay";
};

&jenc {
	status = "okay";
};

&tdp {
	status = "okay";
};

&gdc {
	status = "okay";
};

&vpp {
	status = "okay";
};

&axera_rtc_pwr {
        status = "okay";
};

&hwinfo {
	status = "okay";
};

&drm0 {
	status = "okay";
};

&drm1 {
	status = "okay";
};

&crtc0 {
	status = "okay";
};

&crtc1 {
	status = "okay";
};

&vo0 {
	status = "okay";
};

&vo1 {
	status = "okay";
};

// &bt_dpi0 {
// 	status = "okay";
// };

// &bt_dpi1 {
// 	status = "okay";
// };

&dma {
	status = "okay";
};

&dma_per {
	status = "okay";
};

&dmac {
	status = "okay";
};

&ax_perf_bm {
	status = "okay";
};

&ax_firewall {
	status = "okay";
};
&dsi {

	status = "okay";
};

&panel_dsi {
	pinctrl-names = "default";
	pinctrl-0 = <&cdtx_l0p_pins>, <&cdtx_l0n_pins>,
				<&cdtx_l1p_pins>, <&cdtx_l1n_pins>,
				<&cdtx_l2p_pins>, <&cdtx_l2n_pins>,
				<&cdtx_l3p_pins>, <&cdtx_l3n_pins>,
				<&cdtx_l4p_pins>, <&cdtx_l4n_pins>;
	prepare-delay-ms = <0>;
	unprepare-delay-ms = <0>;
	enable-delay-ms = <0>;
	disable-delay-ms = <150>;
	// reset-gpio = <&ax_gpio1 0 0>;
	// reset-gpio = <&gpioA 1 0>;
	backlight = <&backlight>;
	dsi,format = <MIPI_DSI_FMT_RGB888>;
	dsi,lanes = <2>;
	dsi,flags = <(MIPI_DSI_MODE_VIDEO_SYNC_PULSE | MIPI_DSI_MODE_VIDEO)>;

	panel-init-seq = [	05 FF 01 01
						05 FF 01 29
						39 00 04 B9 F1 12 87 
						39 00 04 B2 40 03 78 
						39 00 0B B3 10 10 28 28 03 FF 00 00 00 00 
						15 00 02 B4 80 
						39 00 03 B5 0A 0A 
						39 00 03 B6 79 79 
						39 00 05 B8 26 22 F0 13 
						39 00 1C BA 31 81 05 F9 0E 0E 20 00 00 00 00 00 00 00 44 25 00 91 0A 00 00 01 4F 01 00 00 37 
						15 00 02 BC 47 
						39 00 06 BF 02 10 00 80 04 
						39 00 0A C0 73 73 50 50 00 00 12 73 00 
						39 00 12 C1 25 00 32 32 77 E4 F7 F7 CC CC 7F 7F 11 11 00 00 32 
						39 00 0D C7 10 00 0A 00 00 00 00 00 ED C7 00 A5 
						39 00 05 C8 10 40 1E 03 
						15 00 02 CC 0B 
						39 00 23 E0 01 17 1C 32 3F 3F 4C 3F 07 0D 0E 11 14 11 13 10 13 01 17 1C 32 3F 3F 4C 3F 07 0D 0E 11 14 11 13 10 13 
						39 00 08 E1 11 11 91 00 00 00 00 
						39 00 0F E3 07 07 0B 0B 0B 0B 00 00 00 00 FF 84 C0 10 
						39 00 40 E9 C8 10 08 00 00 80 28 12 31 23 37 86 80 28 47 2A 00 00 0C 00 00 00 00 00 0C 00 00 00 88 20 46 02 88 88 88 88 88 88 FF 88 31 57 13 88 88 88 88 88 88 FF 00 00 00 01 00 00 00 00 00 00 00 00 00 
						39 00 3E EA 00 1A 00 00 00 00 00 00 00 00 00 00 8F 13 31 75 88 88 88 88 88 88 F8 8F 02 20 64 88 88 88 88 88 88 F8 00 00 00 01 67 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
						39 00 04 EF FF FF 01 
						05 FF 01 11 
						05 64 01 29];
	// panel-exit-seq = [05 00 01 10];
	panel-exit-seq = [05 00 01 28];
	// dsi-panel_esd_check_enable = /bits/ 8 <0>;
	// dsi-panel-check-mode = /bits/ 8 <0>;
	// dsi-panel-read-reg = /bits/ 8 <0x0A>;
	// dsi-panel-read-length = /bits/ 8 <1>;
	// dsi-panel-max-error-count = /bits/ 8 <3>;
	// dsi-panel-status-value = /bits/ 8 <0x9D>;
	// dsi-panel-check-interval-ms = <2000>;
	status = "okay";
	display-timings {
		native-mode = <&timing0>;
		timing0: mipi0 {
			clock-frequency = <74250000>;
			hactive = <720>;
			vactive = <1280>;
			hfront-porch = <40>;
			hsync-len = <10>;
			hback-porch = <40>;
			vfront-porch = <16>;
			vsync-len = <4>;
			vback-porch = <16>;

			hsync-active = <0>;
			vsync-active = <0>;
			de-active = <0>;
			pixelclk-active = <0>;
		};
	};
};





// &panel0 {
// 	status = "okay";
// };

// &panel1 {
// 	status = "okay";
// };

// &lvdstx {
// 	status = "okay";
// };

// &panel_lvds {
// 	status = "okay";
// 	data-mapping = "vesa-24";
// };