<!DOCTYPE html>
<html>
<head>
<script type="text/javascript" src="./js/coder_app.js"></script>
<meta http-equiv="content-type" content="text/html; charset=utf-8" />
<script type="text/javascript" src="./rtwreport_utils.js"></script>
<script type="text/javascript" src="./rtwannotate.js"></script>
<link rel="stylesheet" type="text/css" href="./css/coder_app.css"/>
</head>
<body onload="srcFileOnload();">
<pre id="code">
<table class="code" id="codeTbl">
<tr name="1" id="1">
<td><a id="l1" class='ln'>1</a></td><td><span class="pp">#ifndef</span> <a id="1c9" class="tk">SLEXEC_VM_SIMSTRUCT_BRIDGE_H</a></td></tr>
<tr name="2" id="2">
<td><a id="l2" class='ln'>2</a></td><td><span class="pp">#define</span> <a id="2c9" class="tk">SLEXEC_VM_SIMSTRUCT_BRIDGE_H</a></td></tr>
<tr name="3" id="3">
<td><a id="l3" class='ln'>3</a></td><td><span class="ct">/**</span></td></tr>
<tr name="4" id="4">
<td><a id="l4" class='ln'>4</a></td><td><span class="ct"> * @file slexec_vm_simstruct_bridge.h</span></td></tr>
<tr name="5" id="5">
<td><a id="l5" class='ln'>5</a></td><td><span class="ct"> *</span></td></tr>
<tr name="6" id="6">
<td><a id="l6" class='ln'>6</a></td><td><span class="ct"> * This header is the exported C interface of the SimStruct and related</span></td></tr>
<tr name="7" id="7">
<td><a id="l7" class='ln'>7</a></td><td><span class="ct"> * data structures, for use in VM applications.</span></td></tr>
<tr name="8" id="8">
<td><a id="l8" class='ln'>8</a></td><td><span class="ct"> * </span></td></tr>
<tr name="9" id="9">
<td><a id="l9" class='ln'>9</a></td><td><span class="ct"> */</span></td></tr>
<tr name="10" id="10">
<td><a id="l10" class='ln'>10</a></td><td></td></tr>
<tr name="11" id="11">
<td><a id="l11" class='ln'>11</a></td><td><span class="ct">/* Copyright 2015-2017 The MathWorks, Inc. */</span></td></tr>
<tr name="12" id="12">
<td><a id="l12" class='ln'>12</a></td><td></td></tr>
<tr name="13" id="13">
<td><a id="l13" class='ln'>13</a></td><td><span class="pp">#include "tmwtypes.h"</span></td></tr>
<tr name="14" id="14">
<td><a id="l14" class='ln'>14</a></td><td></td></tr>
<tr name="15" id="15">
<td><a id="l15" class='ln'>15</a></td><td><span class="pp">#ifdef</span> <a id="15c8" class="tk">BUILDING_SLEXEC_SIMBRIDGE</a></td></tr>
<tr name="16" id="16">
<td><a id="l16" class='ln'>16</a></td><td> <span class="ct">/* being included from inside slexec_simbridge module */</span></td></tr>
<tr name="17" id="17">
<td><a id="l17" class='ln'>17</a></td><td>  <span class="pp">#include "package.h"</span></td></tr>
<tr name="18" id="18">
<td><a id="l18" class='ln'>18</a></td><td>  <span class="pp">#define</span> <a id="18c11" class="tk">SLEXEC_SIMBRIDGE_PUBLISHED_C</a> <span class="kw">extern</span> "C" <a id="18c51" class="tk">DLL_EXPORT_SYM</a></td></tr>
<tr name="19" id="19">
<td><a id="l19" class='ln'>19</a></td><td><span class="pp">#else</span></td></tr>
<tr name="20" id="20">
<td><a id="l20" class='ln'>20</a></td><td> <span class="ct">/* being included from outside, such as raccel code */</span></td></tr>
<tr name="21" id="21">
<td><a id="l21" class='ln'>21</a></td><td>  <span class="pp">#if</span> <a id="21c7" class="tk">defined</a>(<a id="21c15" class="tk">__cplusplus</a>)</td></tr>
<tr name="22" id="22">
<td><a id="l22" class='ln'>22</a></td><td> <span class="ct">/* Needed for non-inlined C++ S-functions */</span></td></tr>
<tr name="23" id="23">
<td><a id="l23" class='ln'>23</a></td><td>    <span class="pp">#define</span> <a id="23c13" class="tk">SLEXEC_SIMBRIDGE_PUBLISHED_C</a> <span class="kw">extern</span> "C"</td></tr>
<tr name="24" id="24">
<td><a id="l24" class='ln'>24</a></td><td>  <span class="pp">#else</span> </td></tr>
<tr name="25" id="25">
<td><a id="l25" class='ln'>25</a></td><td>    <span class="pp">#define</span> <a id="25c13" class="tk">SLEXEC_SIMBRIDGE_PUBLISHED_C</a> <span class="kw">extern</span></td></tr>
<tr name="26" id="26">
<td><a id="l26" class='ln'>26</a></td><td>  <span class="pp">#endif</span></td></tr>
<tr name="27" id="27">
<td><a id="l27" class='ln'>27</a></td><td><span class="pp">#endif</span></td></tr>
<tr name="28" id="28">
<td><a id="l28" class='ln'>28</a></td><td></td></tr>
<tr name="29" id="29">
<td><a id="l29" class='ln'>29</a></td><td><a id="29c1" class="tk">SLEXEC_SIMBRIDGE_PUBLISHED_C</a> <span class="kw">void</span> <a id="29c35" class="tk">vm_ssCallAccelRunBlock</a>(</td></tr>
<tr name="30" id="30">
<td><a id="l30" class='ln'>30</a></td><td>    <span class="kw">void</span><a id="30c9" class="tk">*</a> <a id="30c11" class="tk">S</a>, <a id="30c14" class="tk">int_T</a> <a id="30c20" class="tk">sysIdx</a>, <a id="30c28" class="tk">int_T</a> <a id="30c34" class="tk">blkIdx</a>, <a id="30c42" class="tk">int_T</a> <a id="30c48" class="tk">blkFcn</a>);</td></tr>
<tr name="31" id="31">
<td><a id="l31" class='ln'>31</a></td><td><a id="31c1" class="tk">SLEXEC_SIMBRIDGE_PUBLISHED_C</a> <span class="kw">void</span> <a id="31c35" class="tk">vm_ssCallAccelPreBlock</a>(</td></tr>
<tr name="32" id="32">
<td><a id="l32" class='ln'>32</a></td><td>    <span class="kw">void</span><a id="32c9" class="tk">*</a> <a id="32c11" class="tk">S</a>, <a id="32c14" class="tk">int_T</a> <a id="32c20" class="tk">sysIdx</a>, <a id="32c28" class="tk">int_T</a> <a id="32c34" class="tk">blkIdx</a>, <a id="32c42" class="tk">int_T</a> <a id="32c48" class="tk">blkFcn</a>);</td></tr>
<tr name="33" id="33">
<td><a id="l33" class='ln'>33</a></td><td><a id="33c1" class="tk">SLEXEC_SIMBRIDGE_PUBLISHED_C</a> <span class="kw">void</span> <a id="33c35" class="tk">vm_ssCallAccelPostBlock</a>(</td></tr>
<tr name="34" id="34">
<td><a id="l34" class='ln'>34</a></td><td>    <span class="kw">void</span><a id="34c9" class="tk">*</a> <a id="34c11" class="tk">S</a>, <a id="34c14" class="tk">int_T</a> <a id="34c20" class="tk">sysIdx</a>, <a id="34c28" class="tk">int_T</a> <a id="34c34" class="tk">blkIdx</a>, <a id="34c42" class="tk">int_T</a> <a id="34c48" class="tk">blkFcn</a>);</td></tr>
<tr name="35" id="35">
<td><a id="l35" class='ln'>35</a></td><td></td></tr>
<tr name="36" id="36">
<td><a id="l36" class='ln'>36</a></td><td><a id="36c1" class="tk">SLEXEC_SIMBRIDGE_PUBLISHED_C</a> <span class="kw">void</span> <a id="36c35" class="tk">vm_slmrAccelRunBlockSystemInitialize</a>(</td></tr>
<tr name="37" id="37">
<td><a id="l37" class='ln'>37</a></td><td>    <span class="kw">void</span><a id="37c9" class="tk">*</a> <a id="37c11" class="tk">S</a>, <a id="37c14" class="tk">int_T</a> <a id="37c20" class="tk">sysIdx</a>, <a id="37c28" class="tk">int_T</a> <a id="37c34" class="tk">blkIdx</a>);</td></tr>
<tr name="38" id="38">
<td><a id="l38" class='ln'>38</a></td><td><a id="38c1" class="tk">SLEXEC_SIMBRIDGE_PUBLISHED_C</a> <span class="kw">void</span> <a id="38c35" class="tk">vm_slmrAccelRunBlockSystemReset</a>(</td></tr>
<tr name="39" id="39">
<td><a id="l39" class='ln'>39</a></td><td>    <span class="kw">void</span><a id="39c9" class="tk">*</a> <a id="39c11" class="tk">S</a>, <a id="39c14" class="tk">int_T</a> <a id="39c20" class="tk">sysIdx</a>, <a id="39c28" class="tk">int_T</a> <a id="39c34" class="tk">blkIdx</a>);</td></tr>
<tr name="40" id="40">
<td><a id="l40" class='ln'>40</a></td><td><a id="40c1" class="tk">SLEXEC_SIMBRIDGE_PUBLISHED_C</a> <span class="kw">void</span> <a id="40c35" class="tk">vm_ssCallAccelModelBlockFcnCallInput</a>(</td></tr>
<tr name="41" id="41">
<td><a id="l41" class='ln'>41</a></td><td>    <span class="kw">void</span><a id="41c9" class="tk">*</a> <a id="41c11" class="tk">S</a>, <a id="41c14" class="tk">int_T</a> <a id="41c20" class="tk">sysIdx</a>, <a id="41c28" class="tk">int_T</a> <a id="41c34" class="tk">blkIdx</a>, <a id="41c42" class="tk">int_T</a> <a id="41c48" class="tk">portIdx</a>, <a id="41c57" class="tk">int_T</a> <a id="41c63" class="tk">tid</a>, <a id="41c68" class="tk">int_T</a> <a id="41c74" class="tk">blkFcn</a>);</td></tr>
<tr name="42" id="42">
<td><a id="l42" class='ln'>42</a></td><td><a id="42c1" class="tk">SLEXEC_SIMBRIDGE_PUBLISHED_C</a> <span class="kw">void</span> <a id="42c35" class="tk">vm_ssCallAccelCopyCacheForIIS</a>(</td></tr>
<tr name="43" id="43">
<td><a id="l43" class='ln'>43</a></td><td>    <span class="kw">void</span><a id="43c9" class="tk">*</a> <a id="43c11" class="tk">S</a>, <a id="43c14" class="tk">int_T</a> <a id="43c20" class="tk">sysIdx</a>, <a id="43c28" class="tk">int_T</a> <a id="43c34" class="tk">fromCache</a>);</td></tr>
<tr name="44" id="44">
<td><a id="l44" class='ln'>44</a></td><td><a id="44c1" class="tk">SLEXEC_SIMBRIDGE_PUBLISHED_C</a> <span class="kw">void</span> <a id="44c35" class="tk">vm_ssCallAccelSetDims</a>(</td></tr>
<tr name="45" id="45">
<td><a id="l45" class='ln'>45</a></td><td>    <span class="kw">void</span><a id="45c9" class="tk">*</a> <a id="45c11" class="tk">S</a>, <a id="45c14" class="tk">int_T</a> <a id="45c20" class="tk">sysIdx</a>, <a id="45c28" class="tk">int_T</a> <a id="45c34" class="tk">blkIdx</a>, <a id="45c42" class="tk">int_T</a> <a id="45c48" class="tk">outIdx</a>, <a id="45c56" class="tk">int_T</a> <a id="45c62" class="tk">ruleIdx</a>);</td></tr>
<tr name="46" id="46">
<td><a id="l46" class='ln'>46</a></td><td><a id="46c1" class="tk">SLEXEC_SIMBRIDGE_PUBLISHED_C</a> <span class="kw">void</span> <a id="46c35" class="tk">vm_ssSetChecksumVal</a>(</td></tr>
<tr name="47" id="47">
<td><a id="l47" class='ln'>47</a></td><td>    <span class="kw">void</span> <a id="47c10" class="tk">*</a><a id="47c11" class="tk">S</a>, <a id="47c14" class="tk">int_T</a> <a id="47c20" class="tk">sysIdx</a>, <a id="47c28" class="tk">int_T</a> <a id="47c34" class="tk">blkIdx</a>);</td></tr>
<tr name="48" id="48">
<td><a id="l48" class='ln'>48</a></td><td><a id="48c1" class="tk">SLEXEC_SIMBRIDGE_PUBLISHED_C</a> <span class="kw">void</span> <a id="48c35" class="tk">vm__ssGetBlockPath</a>(</td></tr>
<tr name="49" id="49">
<td><a id="l49" class='ln'>49</a></td><td>    <span class="kw">void</span><a id="49c9" class="tk">*</a> <a id="49c11" class="tk">S</a>, <a id="49c14" class="tk">int_T</a> <a id="49c20" class="tk">sysIdx</a>, <a id="49c28" class="tk">int_T</a> <a id="49c34" class="tk">blkIdx</a>, <a id="49c42" class="tk">char_T</a><a id="49c48" class="tk">*</a><a id="49c49" class="tk">*</a> <a id="49c51" class="tk">path</a>);</td></tr>
<tr name="50" id="50">
<td><a id="l50" class='ln'>50</a></td><td></td></tr>
<tr name="51" id="51">
<td><a id="l51" class='ln'>51</a></td><td><a id="51c1" class="tk">SLEXEC_SIMBRIDGE_PUBLISHED_C</a> <span class="kw">void</span><a id="51c34" class="tk">*</a> <a id="51c36" class="tk">vm_ssGetRootDWork</a>(<span class="kw">void</span><a id="51c58" class="tk">*</a> <a id="51c60" class="tk">S</a>);</td></tr>
<tr name="52" id="52">
<td><a id="l52" class='ln'>52</a></td><td><a id="52c1" class="tk">SLEXEC_SIMBRIDGE_PUBLISHED_C</a> <span class="kw">void</span><a id="52c34" class="tk">*</a> <a id="52c36" class="tk">vm__ssGetModelBlockIO</a>(<span class="kw">void</span><a id="52c62" class="tk">*</a> <a id="52c64" class="tk">S</a>);</td></tr>
<tr name="53" id="53">
<td><a id="l53" class='ln'>53</a></td><td><a id="53c1" class="tk">SLEXEC_SIMBRIDGE_PUBLISHED_C</a> <span class="kw">const</span> <span class="kw">void</span><a id="53c40" class="tk">*</a> <a id="53c42" class="tk">vm_ssGetConstBlockIO</a>(<span class="kw">void</span><a id="53c67" class="tk">*</a> <a id="53c69" class="tk">S</a>);</td></tr>
<tr name="54" id="54">
<td><a id="l54" class='ln'>54</a></td><td><a id="54c1" class="tk">SLEXEC_SIMBRIDGE_PUBLISHED_C</a> <span class="kw">double</span><a id="54c36" class="tk">*</a> <a id="54c38" class="tk">vm_ssGetModelRtp</a>(<span class="kw">void</span><a id="54c59" class="tk">*</a> <a id="54c61" class="tk">S</a>);</td></tr>
<tr name="55" id="55">
<td><a id="l55" class='ln'>55</a></td><td></td></tr>
<tr name="56" id="56">
<td><a id="l56" class='ln'>56</a></td><td><a id="56c1" class="tk">SLEXEC_SIMBRIDGE_PUBLISHED_C</a> <span class="kw">void</span><a id="56c34" class="tk">*</a> <a id="56c36" class="tk">vm_ssGetU</a>(<span class="kw">void</span><a id="56c50" class="tk">*</a> <a id="56c52" class="tk">S</a>);</td></tr>
<tr name="57" id="57">
<td><a id="l57" class='ln'>57</a></td><td><a id="57c1" class="tk">SLEXEC_SIMBRIDGE_PUBLISHED_C</a> <span class="kw">void</span><a id="57c34" class="tk">*</a> <a id="57c36" class="tk">vm_ssGetUByIndex</a>(<span class="kw">void</span><a id="57c57" class="tk">*</a> <a id="57c59" class="tk">S</a>, <a id="57c62" class="tk">int_T</a> <a id="57c68" class="tk">index</a>);</td></tr>
<tr name="58" id="58">
<td><a id="l58" class='ln'>58</a></td><td><a id="58c1" class="tk">SLEXEC_SIMBRIDGE_PUBLISHED_C</a> <span class="kw">void</span><a id="58c34" class="tk">*</a> <a id="58c36" class="tk">vm_ssGetX</a>(<span class="kw">void</span><a id="58c50" class="tk">*</a> <a id="58c52" class="tk">S</a>);</td></tr>
<tr name="59" id="59">
<td><a id="l59" class='ln'>59</a></td><td><a id="59c1" class="tk">SLEXEC_SIMBRIDGE_PUBLISHED_C</a> <span class="kw">void</span><a id="59c34" class="tk">*</a> <a id="59c36" class="tk">vm_ssGetdX</a>(<span class="kw">void</span><a id="59c51" class="tk">*</a> <a id="59c53" class="tk">S</a>);</td></tr>
<tr name="60" id="60">
<td><a id="l60" class='ln'>60</a></td><td><a id="60c1" class="tk">SLEXEC_SIMBRIDGE_PUBLISHED_C</a> <span class="kw">void</span><a id="60c34" class="tk">*</a> <a id="60c36" class="tk">vm_ssGetAbsTolVector</a>(<span class="kw">void</span><a id="60c61" class="tk">*</a> <a id="60c63" class="tk">S</a>);</td></tr>
<tr name="61" id="61">
<td><a id="l61" class='ln'>61</a></td><td><a id="61c1" class="tk">SLEXEC_SIMBRIDGE_PUBLISHED_C</a> <span class="kw">void</span><a id="61c34" class="tk">*</a> <a id="61c36" class="tk">vm_ssGetY</a>(<span class="kw">void</span><a id="61c50" class="tk">*</a> <a id="61c52" class="tk">S</a>);</td></tr>
<tr name="62" id="62">
<td><a id="l62" class='ln'>62</a></td><td><a id="62c1" class="tk">SLEXEC_SIMBRIDGE_PUBLISHED_C</a> <span class="kw">void</span><a id="62c34" class="tk">*</a> <a id="62c36" class="tk">vm_ssGetYByIndex</a>(<span class="kw">void</span><a id="62c57" class="tk">*</a> <a id="62c59" class="tk">S</a>, <a id="62c62" class="tk">int_T</a> <a id="62c68" class="tk">index</a>);</td></tr>
<tr name="63" id="63">
<td><a id="l63" class='ln'>63</a></td><td></td></tr>
<tr name="64" id="64">
<td><a id="l64" class='ln'>64</a></td><td><a id="64c1" class="tk">SLEXEC_SIMBRIDGE_PUBLISHED_C</a> <span class="kw">void</span> <a id="64c35" class="tk">vm_dworkSizeCheck</a>(<span class="kw">void</span><a id="64c57" class="tk">*</a> <a id="64c59" class="tk">S</a>, <a id="64c62" class="tk">uint_T</a> <a id="64c69" class="tk">sizeofStruct</a>);</td></tr>
<tr name="65" id="65">
<td><a id="l65" class='ln'>65</a></td><td><a id="65c1" class="tk">SLEXEC_SIMBRIDGE_PUBLISHED_C</a> <span class="kw">void</span> <a id="65c35" class="tk">vm_blockIOSizeCheck</a>(<span class="kw">void</span><a id="65c59" class="tk">*</a> <a id="65c61" class="tk">S</a>, <a id="65c64" class="tk">uint_T</a> <a id="65c71" class="tk">sizeofStruct</a>);</td></tr>
<tr name="66" id="66">
<td><a id="l66" class='ln'>66</a></td><td><a id="66c1" class="tk">SLEXEC_SIMBRIDGE_PUBLISHED_C</a> <span class="kw">void</span> <a id="66c35" class="tk">vm_USizeCheck</a>(<span class="kw">void</span><a id="66c53" class="tk">*</a> <a id="66c55" class="tk">S</a>, <a id="66c58" class="tk">uint_T</a> <a id="66c65" class="tk">sizeofStruct</a>);</td></tr>
<tr name="67" id="67">
<td><a id="l67" class='ln'>67</a></td><td><a id="67c1" class="tk">SLEXEC_SIMBRIDGE_PUBLISHED_C</a> <span class="kw">void</span> <a id="67c35" class="tk">vm_YSizeCheck</a>(<span class="kw">void</span><a id="67c53" class="tk">*</a> <a id="67c55" class="tk">S</a>, <a id="67c58" class="tk">uint_T</a> <a id="67c65" class="tk">sizeofStruct</a>);</td></tr>
<tr name="68" id="68">
<td><a id="l68" class='ln'>68</a></td><td><a id="68c1" class="tk">SLEXEC_SIMBRIDGE_PUBLISHED_C</a> <span class="kw">void</span> <a id="68c35" class="tk">vm_paramSizeCheck</a>(<span class="kw">void</span><a id="68c57" class="tk">*</a> <a id="68c59" class="tk">S</a>, <a id="68c62" class="tk">uint_T</a> <a id="68c69" class="tk">sizeofStruct</a>);</td></tr>
<tr name="69" id="69">
<td><a id="l69" class='ln'>69</a></td><td></td></tr>
<tr name="70" id="70">
<td><a id="l70" class='ln'>70</a></td><td><a id="70c1" class="tk">SLEXEC_SIMBRIDGE_PUBLISHED_C</a> <a id="70c30" class="tk">int_T</a></td></tr>
<tr name="71" id="71">
<td><a id="l71" class='ln'>71</a></td><td>    <a id="71c5" class="tk">vm_ssIsSampleHit</a>(<span class="kw">void</span><a id="71c26" class="tk">*</a> <a id="71c28" class="tk">S</a>, <a id="71c31" class="tk">int_T</a> <a id="71c37" class="tk">sti</a>, <a id="71c42" class="tk">int_T</a> <a id="71c48" class="tk">tid</a>);</td></tr>
<tr name="72" id="72">
<td><a id="l72" class='ln'>72</a></td><td><a id="72c1" class="tk">SLEXEC_SIMBRIDGE_PUBLISHED_C</a> <a id="72c30" class="tk">int_T</a> <a id="72c36" class="tk">vm_ssIsContinuousTask</a>(<span class="kw">void</span><a id="72c62" class="tk">*</a> <a id="72c64" class="tk">S</a>, <a id="72c67" class="tk">int_T</a> <a id="72c73" class="tk">tid</a>);</td></tr>
<tr name="73" id="73">
<td><a id="l73" class='ln'>73</a></td><td><a id="73c1" class="tk">SLEXEC_SIMBRIDGE_PUBLISHED_C</a> <span class="kw">void</span> <a id="73c35" class="tk">vm__ssSetSampleHit</a>(<span class="kw">void</span><a id="73c58" class="tk">*</a> <a id="73c60" class="tk">S</a>, <a id="73c63" class="tk">int_T</a> <a id="73c69" class="tk">sti</a>,</td></tr>
<tr name="74" id="74">
<td><a id="l74" class='ln'>74</a></td><td>                                                     <a id="74c54" class="tk">int_T</a> <a id="74c60" class="tk">v</a>);</td></tr>
<tr name="75" id="75">
<td><a id="l75" class='ln'>75</a></td><td><a id="75c1" class="tk">SLEXEC_SIMBRIDGE_PUBLISHED_C</a> <span class="kw">int</span> <a id="75c34" class="tk">vm_ssIsSpecialSampleHit</a>(<span class="kw">void</span><a id="75c62" class="tk">*</a> <a id="75c64" class="tk">S</a>, <a id="75c67" class="tk">int_T</a> <a id="75c73" class="tk">my_sti</a>,</td></tr>
<tr name="76" id="76">
<td><a id="l76" class='ln'>76</a></td><td>                                                         <a id="76c58" class="tk">int_T</a> <a id="76c64" class="tk">promoted_sti</a>,</td></tr>
<tr name="77" id="77">
<td><a id="l77" class='ln'>77</a></td><td>                                                         <a id="77c58" class="tk">int_T</a> <a id="77c64" class="tk">tid</a>);</td></tr>
<tr name="78" id="78">
<td><a id="l78" class='ln'>78</a></td><td></td></tr>
<tr name="79" id="79">
<td><a id="l79" class='ln'>79</a></td><td><a id="79c1" class="tk">SLEXEC_SIMBRIDGE_PUBLISHED_C</a> <a id="79c30" class="tk">uint32_T</a> <a id="79c39" class="tk">vm_ssGetClockTick</a>(<span class="kw">void</span><a id="79c61" class="tk">*</a> <a id="79c63" class="tk">S</a>, <a id="79c66" class="tk">int_T</a> <a id="79c72" class="tk">sti</a>);</td></tr>
<tr name="80" id="80">
<td><a id="l80" class='ln'>80</a></td><td><a id="80c1" class="tk">SLEXEC_SIMBRIDGE_PUBLISHED_C</a> <a id="80c30" class="tk">uint32_T</a> <a id="80c39" class="tk">vm_ssGetClockTickH</a>(<span class="kw">void</span><a id="80c62" class="tk">*</a> <a id="80c64" class="tk">S</a>, <a id="80c67" class="tk">int_T</a> <a id="80c73" class="tk">sti</a>);</td></tr>
<tr name="81" id="81">
<td><a id="l81" class='ln'>81</a></td><td></td></tr>
<tr name="82" id="82">
<td><a id="l82" class='ln'>82</a></td><td><a id="82c1" class="tk">SLEXEC_SIMBRIDGE_PUBLISHED_C</a> <span class="kw">double</span><a id="82c36" class="tk">*</a> <a id="82c38" class="tk">vm_ssGetSolverZcSignalVector</a>(<span class="kw">void</span><a id="82c71" class="tk">*</a> <a id="82c73" class="tk">S</a>);</td></tr>
<tr name="83" id="83">
<td><a id="l83" class='ln'>83</a></td><td><a id="83c1" class="tk">SLEXEC_SIMBRIDGE_PUBLISHED_C</a> <a id="83c30" class="tk">uint8_T</a><a id="83c37" class="tk">*</a> <a id="83c39" class="tk">vm_ssGetPrevZCSigState</a>(<span class="kw">void</span><a id="83c66" class="tk">*</a> <a id="83c68" class="tk">S</a>);</td></tr>
<tr name="84" id="84">
<td><a id="l84" class='ln'>84</a></td><td></td></tr>
<tr name="85" id="85">
<td><a id="l85" class='ln'>85</a></td><td><a id="85c1" class="tk">SLEXEC_SIMBRIDGE_PUBLISHED_C</a> <a id="85c30" class="tk">int_T</a> <a id="85c36" class="tk">vm_ssIsMajorTimeStep</a>(<span class="kw">void</span><a id="85c61" class="tk">*</a> <a id="85c63" class="tk">S</a>);</td></tr>
<tr name="86" id="86">
<td><a id="l86" class='ln'>86</a></td><td></td></tr>
<tr name="87" id="87">
<td><a id="l87" class='ln'>87</a></td><td><a id="87c1" class="tk">SLEXEC_SIMBRIDGE_PUBLISHED_C</a> <span class="kw">void</span> <a id="87c35" class="tk">vm_ssSetStopRequested</a>(<span class="kw">void</span><a id="87c61" class="tk">*</a> <a id="87c63" class="tk">S</a>, <a id="87c66" class="tk">int_T</a> <a id="87c72" class="tk">val</a>);</td></tr>
<tr name="88" id="88">
<td><a id="l88" class='ln'>88</a></td><td></td></tr>
<tr name="89" id="89">
<td><a id="l89" class='ln'>89</a></td><td><a id="89c1" class="tk">SLEXEC_SIMBRIDGE_PUBLISHED_C</a> <span class="kw">void</span> <a id="89c35" class="tk">vm_srClearBC</a>(<a id="89c48" class="tk">int8_T</a><a id="89c54" class="tk">*</a> <a id="89c56" class="tk">state</a>);</td></tr>
<tr name="90" id="90">
<td><a id="l90" class='ln'>90</a></td><td><a id="90c1" class="tk">SLEXEC_SIMBRIDGE_PUBLISHED_C</a> <span class="kw">void</span>  <a id="90c36" class="tk">vm_srUpdateBC</a>(<a id="90c50" class="tk">int8_T</a><a id="90c56" class="tk">*</a> <a id="90c58" class="tk">state</a>);</td></tr>
<tr name="91" id="91">
<td><a id="l91" class='ln'>91</a></td><td></td></tr>
<tr name="92" id="92">
<td><a id="l92" class='ln'>92</a></td><td><a id="92c1" class="tk">SLEXEC_SIMBRIDGE_PUBLISHED_C</a> <span class="kw">double</span> <a id="92c37" class="tk">vm_ssGetT</a>(<span class="kw">void</span><a id="92c51" class="tk">*</a> <a id="92c53" class="tk">S</a>);</td></tr>
<tr name="93" id="93">
<td><a id="l93" class='ln'>93</a></td><td><a id="93c1" class="tk">SLEXEC_SIMBRIDGE_PUBLISHED_C</a> <span class="kw">double</span> <a id="93c37" class="tk">vm_ssGetTaskTime</a>(<span class="kw">void</span><a id="93c58" class="tk">*</a> <a id="93c60" class="tk">S</a>, <a id="93c63" class="tk">int_T</a> <a id="93c69" class="tk">sti</a>);</td></tr>
<tr name="94" id="94">
<td><a id="l94" class='ln'>94</a></td><td><a id="94c1" class="tk">SLEXEC_SIMBRIDGE_PUBLISHED_C</a> <span class="kw">void</span> <a id="94c35" class="tk">vm__ssSetTaskTime</a>(<span class="kw">void</span><a id="94c57" class="tk">*</a> <a id="94c59" class="tk">S</a>, <a id="94c62" class="tk">int_T</a> <a id="94c68" class="tk">sti</a>,</td></tr>
<tr name="95" id="95">
<td><a id="l95" class='ln'>95</a></td><td>                                                    <span class="kw">double</span> <a id="95c60" class="tk">time</a>);</td></tr>
<tr name="96" id="96">
<td><a id="l96" class='ln'>96</a></td><td><a id="96c1" class="tk">SLEXEC_SIMBRIDGE_PUBLISHED_C</a> <span class="kw">double</span> <a id="96c37" class="tk">vm_ssGetTStart</a>(<span class="kw">void</span><a id="96c56" class="tk">*</a> <a id="96c58" class="tk">S</a>);</td></tr>
<tr name="97" id="97">
<td><a id="l97" class='ln'>97</a></td><td><a id="97c1" class="tk">SLEXEC_SIMBRIDGE_PUBLISHED_C</a> <span class="kw">double</span> <a id="97c37" class="tk">vm_ssGetTFinal</a>(<span class="kw">void</span><a id="97c56" class="tk">*</a> <a id="97c58" class="tk">S</a>);</td></tr>
<tr name="98" id="98">
<td><a id="l98" class='ln'>98</a></td><td><a id="98c1" class="tk">SLEXEC_SIMBRIDGE_PUBLISHED_C</a> <span class="kw">double</span> <a id="98c37" class="tk">vm_ssGetStepSize</a>(<span class="kw">void</span><a id="98c58" class="tk">*</a> <a id="98c60" class="tk">S</a>);</td></tr>
<tr name="99" id="99">
<td><a id="l99" class='ln'>99</a></td><td><a id="99c1" class="tk">SLEXEC_SIMBRIDGE_PUBLISHED_C</a> <span class="kw">double</span> <a id="99c37" class="tk">vm_ssGetTimeOfLastOutput</a>(<span class="kw">void</span><a id="99c66" class="tk">*</a> <a id="99c68" class="tk">S</a>);</td></tr>
<tr name="100" id="100">
<td><a id="l100" class='ln'>100</a></td><td></td></tr>
<tr name="101" id="101">
<td><a id="l101" class='ln'>101</a></td><td><a id="101c1" class="tk">SLEXEC_SIMBRIDGE_PUBLISHED_C</a> <span class="kw">double</span> <a id="101c37" class="tk">vm__ssGetVarNextHitTime</a>(<span class="kw">void</span><a id="101c65" class="tk">*</a> <a id="101c67" class="tk">S</a>,</td></tr>
<tr name="102" id="102">
<td><a id="l102" class='ln'>102</a></td><td>                                                            <a id="102c61" class="tk">int_T</a> <a id="102c67" class="tk">varId</a>);</td></tr>
<tr name="103" id="103">
<td><a id="l103" class='ln'>103</a></td><td><a id="103c1" class="tk">SLEXEC_SIMBRIDGE_PUBLISHED_C</a> <span class="kw">void</span> <a id="103c35" class="tk">vm__ssSetVarNextHitTime</a>(<span class="kw">void</span><a id="103c63" class="tk">*</a> <a id="103c65" class="tk">S</a>, <a id="103c68" class="tk">int_T</a> <a id="103c74" class="tk">varId</a>,</td></tr>
<tr name="104" id="104">
<td><a id="l104" class='ln'>104</a></td><td>                                                          <span class="kw">double</span> <a id="104c66" class="tk">tNextMin</a>);</td></tr>
<tr name="105" id="105">
<td><a id="l105" class='ln'>105</a></td><td><a id="105c1" class="tk">SLEXEC_SIMBRIDGE_PUBLISHED_C</a> <span class="kw">void</span> <a id="105c35" class="tk">vm_ssSetTimeOfNextVarHit</a>(<span class="kw">void</span><a id="105c64" class="tk">*</a> <a id="105c66" class="tk">S</a>, <a id="105c69" class="tk">int_T</a> <a id="105c75" class="tk">sti</a>,</td></tr>
<tr name="106" id="106">
<td><a id="l106" class='ln'>106</a></td><td>                                                           <span class="kw">double</span> <a id="106c67" class="tk">tNextMin</a>);</td></tr>
<tr name="107" id="107">
<td><a id="l107" class='ln'>107</a></td><td></td></tr>
<tr name="108" id="108">
<td><a id="l108" class='ln'>108</a></td><td><a id="108c1" class="tk">SLEXEC_SIMBRIDGE_PUBLISHED_C</a> <a id="108c30" class="tk">uint8_T</a></td></tr>
<tr name="109" id="109">
<td><a id="l109" class='ln'>109</a></td><td>    <a id="109c5" class="tk">vm_ssGetTNextWasAdjusted</a>(<span class="kw">void</span><a id="109c34" class="tk">*</a> <a id="109c36" class="tk">S</a>, <a id="109c39" class="tk">int_T</a> <a id="109c45" class="tk">varTsId</a>);</td></tr>
<tr name="110" id="110">
<td><a id="l110" class='ln'>110</a></td><td></td></tr>
<tr name="111" id="111">
<td><a id="l111" class='ln'>111</a></td><td><a id="111c1" class="tk">SLEXEC_SIMBRIDGE_PUBLISHED_C</a> <a id="111c30" class="tk">uint8_T</a><a id="111c37" class="tk">*</a> <a id="111c39" class="tk">vm_ssGetContStateDisabled</a>(<span class="kw">void</span><a id="111c69" class="tk">*</a> <a id="111c71" class="tk">S</a>);</td></tr>
<tr name="112" id="112">
<td><a id="l112" class='ln'>112</a></td><td></td></tr>
<tr name="113" id="113">
<td><a id="l113" class='ln'>113</a></td><td><a id="113c1" class="tk">SLEXEC_SIMBRIDGE_PUBLISHED_C</a> <a id="113c30" class="tk">uint8_T</a> <a id="113c38" class="tk">vm_ssIsFirstInitCond</a>(<span class="kw">void</span><a id="113c63" class="tk">*</a> <a id="113c65" class="tk">S</a>);</td></tr>
<tr name="114" id="114">
<td><a id="l114" class='ln'>114</a></td><td></td></tr>
<tr name="115" id="115">
<td><a id="l115" class='ln'>115</a></td><td><a id="115c1" class="tk">SLEXEC_SIMBRIDGE_PUBLISHED_C</a> <span class="kw">const</span> <a id="115c36" class="tk">char_T</a><a id="115c42" class="tk">*</a> <a id="115c44" class="tk">vm_ssGetErrorStatus</a>(<span class="kw">void</span><a id="115c68" class="tk">*</a> <a id="115c70" class="tk">S</a>);</td></tr>
<tr name="116" id="116">
<td><a id="l116" class='ln'>116</a></td><td><a id="116c1" class="tk">SLEXEC_SIMBRIDGE_PUBLISHED_C</a> <a id="116c30" class="tk">uint8_T</a> <a id="116c38" class="tk">vm_getHasError</a>(<span class="kw">void</span><a id="116c57" class="tk">*</a> <a id="116c59" class="tk">S</a>);</td></tr>
<tr name="117" id="117">
<td><a id="l117" class='ln'>117</a></td><td><a id="117c1" class="tk">SLEXEC_SIMBRIDGE_PUBLISHED_C</a> <span class="kw">void</span> <a id="117c35" class="tk">vm_ssSetErrorStatus</a>(<span class="kw">void</span><a id="117c59" class="tk">*</a> <a id="117c61" class="tk">S</a>,</td></tr>
<tr name="118" id="118">
<td><a id="l118" class='ln'>118</a></td><td>                                                      <span class="kw">const</span> <a id="118c61" class="tk">char_T</a><a id="118c67" class="tk">*</a> <a id="118c69" class="tk">str</a>);</td></tr>
<tr name="119" id="119">
<td><a id="l119" class='ln'>119</a></td><td><a id="119c1" class="tk">SLEXEC_SIMBRIDGE_PUBLISHED_C</a> <span class="kw">void</span> <a id="119c35" class="tk">vm__ssSet_slErrMsg</a>(<span class="kw">void</span><a id="119c58" class="tk">*</a> <a id="119c60" class="tk">S</a>, <span class="kw">void</span><a id="119c67" class="tk">*</a> <a id="119c69" class="tk">diag</a>);</td></tr>
<tr name="120" id="120">
<td><a id="l120" class='ln'>120</a></td><td><a id="120c1" class="tk">SLEXEC_SIMBRIDGE_PUBLISHED_C</a> <span class="kw">void</span> <a id="120c35" class="tk">vm__ssReportDiagnosticAsWarning</a>(<span class="kw">void</span><a id="120c71" class="tk">*</a> <a id="120c73" class="tk">S</a>,</td></tr>
<tr name="121" id="121">
<td><a id="l121" class='ln'>121</a></td><td>                                                                  <span class="kw">void</span><a id="121c71" class="tk">*</a> <a id="121c73" class="tk">diag</a>);</td></tr>
<tr name="122" id="122">
<td><a id="l122" class='ln'>122</a></td><td></td></tr>
<tr name="123" id="123">
<td><a id="l123" class='ln'>123</a></td><td><a id="123c1" class="tk">SLEXEC_SIMBRIDGE_PUBLISHED_C</a> <span class="kw">void</span> <a id="123c35" class="tk">vm_ssSetContTimeOutputInconsistentWithStateAtMajorStep</a>(<span class="kw">void</span><a id="123c94" class="tk">*</a> <a id="123c96" class="tk">S</a>);</td></tr>
<tr name="124" id="124">
<td><a id="l124" class='ln'>124</a></td><td><a id="124c1" class="tk">SLEXEC_SIMBRIDGE_PUBLISHED_C</a> <span class="kw">void</span> <a id="124c35" class="tk">vm_ssSetBlockStateForSolverChangedAtMajorStep</a>(<span class="kw">void</span><a id="124c85" class="tk">*</a> <a id="124c87" class="tk">S</a>);</td></tr>
<tr name="125" id="125">
<td><a id="l125" class='ln'>125</a></td><td></td></tr>
<tr name="126" id="126">
<td><a id="l126" class='ln'>126</a></td><td><a id="126c1" class="tk">SLEXEC_SIMBRIDGE_PUBLISHED_C</a> <span class="kw">void</span> <a id="126c35" class="tk">vm_ReadLocalDSMNoIdx</a>(<span class="kw">void</span><a id="126c60" class="tk">*</a> <a id="126c62" class="tk">S</a>, <a id="126c65" class="tk">int_T</a> <a id="126c71" class="tk">dsmIdx</a>,</td></tr>
<tr name="127" id="127">
<td><a id="l127" class='ln'>127</a></td><td>                                                       <span class="kw">const</span> <a id="127c62" class="tk">char_T</a><a id="127c68" class="tk">*</a> <a id="127c70" class="tk">blockPath</a>,</td></tr>
<tr name="128" id="128">
<td><a id="l128" class='ln'>128</a></td><td>                                                       <a id="128c56" class="tk">int_T</a> <a id="128c62" class="tk">idxWidth</a>);</td></tr>
<tr name="129" id="129">
<td><a id="l129" class='ln'>129</a></td><td><a id="129c1" class="tk">SLEXEC_SIMBRIDGE_PUBLISHED_C</a> <span class="kw">void</span> <a id="129c35" class="tk">vm_ReadLocalDSMIntIdx</a>(<span class="kw">void</span><a id="129c61" class="tk">*</a> <a id="129c63" class="tk">S</a>, <a id="129c66" class="tk">int_T</a> <a id="129c72" class="tk">dsmIdx</a>,</td></tr>
<tr name="130" id="130">
<td><a id="l130" class='ln'>130</a></td><td>                                                        <span class="kw">const</span> <a id="130c63" class="tk">char_T</a><a id="130c69" class="tk">*</a> <a id="130c71" class="tk">blockPath</a>,</td></tr>
<tr name="131" id="131">
<td><a id="l131" class='ln'>131</a></td><td>                                                        <a id="131c57" class="tk">int_T</a> <a id="131c63" class="tk">idx</a>,</td></tr>
<tr name="132" id="132">
<td><a id="l132" class='ln'>132</a></td><td>                                                        <a id="132c57" class="tk">int_T</a> <a id="132c63" class="tk">idxWidth</a>);</td></tr>
<tr name="133" id="133">
<td><a id="l133" class='ln'>133</a></td><td><a id="133c1" class="tk">SLEXEC_SIMBRIDGE_PUBLISHED_C</a> <span class="kw">void</span> <a id="133c35" class="tk">vm_WriteLocalDSMNoIdx</a>(<span class="kw">void</span><a id="133c61" class="tk">*</a> <a id="133c63" class="tk">S</a>, <a id="133c66" class="tk">int_T</a> <a id="133c72" class="tk">dsmIdx</a>,</td></tr>
<tr name="134" id="134">
<td><a id="l134" class='ln'>134</a></td><td>                                                        <span class="kw">const</span> <a id="134c63" class="tk">char_T</a><a id="134c69" class="tk">*</a> <a id="134c71" class="tk">blockPath</a>,</td></tr>
<tr name="135" id="135">
<td><a id="l135" class='ln'>135</a></td><td>                                                        <a id="135c57" class="tk">int_T</a> <a id="135c63" class="tk">idxWidth</a>);</td></tr>
<tr name="136" id="136">
<td><a id="l136" class='ln'>136</a></td><td><a id="136c1" class="tk">SLEXEC_SIMBRIDGE_PUBLISHED_C</a> <span class="kw">void</span> <a id="136c35" class="tk">vm_WriteLocalDSMIntIdx</a>(</td></tr>
<tr name="137" id="137">
<td><a id="l137" class='ln'>137</a></td><td>    <span class="kw">void</span><a id="137c9" class="tk">*</a> <a id="137c11" class="tk">S</a>, <a id="137c14" class="tk">int_T</a> <a id="137c20" class="tk">dsmIdx</a>, <span class="kw">const</span> <a id="137c34" class="tk">char_T</a><a id="137c40" class="tk">*</a> <a id="137c42" class="tk">blockPath</a>, <a id="137c53" class="tk">int_T</a> <a id="137c59" class="tk">idx</a>, <a id="137c64" class="tk">int_T</a> <a id="137c70" class="tk">idxWidth</a>);</td></tr>
<tr name="138" id="138">
<td><a id="l138" class='ln'>138</a></td><td><a id="138c1" class="tk">SLEXEC_SIMBRIDGE_PUBLISHED_C</a> <span class="kw">void</span> <a id="138c35" class="tk">vm_ReadGlobalDSMNoIdx</a>(<span class="kw">void</span><a id="138c61" class="tk">*</a> <a id="138c63" class="tk">S</a>, <a id="138c66" class="tk">int_T</a> <a id="138c72" class="tk">dsmIdx</a>,</td></tr>
<tr name="139" id="139">
<td><a id="l139" class='ln'>139</a></td><td>                                                        <span class="kw">const</span> <a id="139c63" class="tk">char_T</a><a id="139c69" class="tk">*</a> <a id="139c71" class="tk">blockPath</a>,</td></tr>
<tr name="140" id="140">
<td><a id="l140" class='ln'>140</a></td><td>                                                        <a id="140c57" class="tk">int_T</a> <a id="140c63" class="tk">idxWidth</a>);</td></tr>
<tr name="141" id="141">
<td><a id="l141" class='ln'>141</a></td><td><a id="141c1" class="tk">SLEXEC_SIMBRIDGE_PUBLISHED_C</a> <span class="kw">void</span> <a id="141c35" class="tk">vm_ReadGlobalDSMIntIdx</a>(</td></tr>
<tr name="142" id="142">
<td><a id="l142" class='ln'>142</a></td><td>    <span class="kw">void</span><a id="142c9" class="tk">*</a> <a id="142c11" class="tk">S</a>, <a id="142c14" class="tk">int_T</a> <a id="142c20" class="tk">dsmIdx</a>, <span class="kw">const</span> <a id="142c34" class="tk">char_T</a><a id="142c40" class="tk">*</a> <a id="142c42" class="tk">blockPath</a>, <a id="142c53" class="tk">int_T</a> <a id="142c59" class="tk">idx</a>, <a id="142c64" class="tk">int_T</a> <a id="142c70" class="tk">idxWidth</a>);</td></tr>
<tr name="143" id="143">
<td><a id="l143" class='ln'>143</a></td><td><a id="143c1" class="tk">SLEXEC_SIMBRIDGE_PUBLISHED_C</a> <span class="kw">void</span> <a id="143c35" class="tk">vm_WriteGlobalDSMNoIdx</a>(</td></tr>
<tr name="144" id="144">
<td><a id="l144" class='ln'>144</a></td><td>    <span class="kw">void</span><a id="144c9" class="tk">*</a> <a id="144c11" class="tk">S</a>, <a id="144c14" class="tk">int_T</a> <a id="144c20" class="tk">dsmIdx</a>, <span class="kw">const</span> <a id="144c34" class="tk">char_T</a><a id="144c40" class="tk">*</a> <a id="144c42" class="tk">blockPath</a>, <a id="144c53" class="tk">int_T</a> <a id="144c59" class="tk">idxWidth</a>);</td></tr>
<tr name="145" id="145">
<td><a id="l145" class='ln'>145</a></td><td><a id="145c1" class="tk">SLEXEC_SIMBRIDGE_PUBLISHED_C</a> <span class="kw">void</span> <a id="145c35" class="tk">vm_WriteGlobalDSMIntIdx</a>(</td></tr>
<tr name="146" id="146">
<td><a id="l146" class='ln'>146</a></td><td>    <span class="kw">void</span><a id="146c9" class="tk">*</a> <a id="146c11" class="tk">S</a>, <a id="146c14" class="tk">int_T</a> <a id="146c20" class="tk">dsmIdx</a>, <span class="kw">const</span> <a id="146c34" class="tk">char_T</a><a id="146c40" class="tk">*</a> <a id="146c42" class="tk">blockPath</a>, <a id="146c53" class="tk">int_T</a> <a id="146c59" class="tk">idx</a>, <a id="146c64" class="tk">int_T</a> <a id="146c70" class="tk">idxWidth</a>);</td></tr>
<tr name="147" id="147">
<td><a id="l147" class='ln'>147</a></td><td></td></tr>
<tr name="148" id="148">
<td><a id="l148" class='ln'>148</a></td><td><a id="148c1" class="tk">SLEXEC_SIMBRIDGE_PUBLISHED_C</a> <span class="kw">void</span> <a id="148c35" class="tk">vm__ssIsPositiveDataValue</a>(<span class="kw">void</span><a id="148c65" class="tk">*</a> <a id="148c67" class="tk">S</a>, <span class="kw">void</span><a id="148c74" class="tk">*</a> <a id="148c76" class="tk">data</a>,</td></tr>
<tr name="149" id="149">
<td><a id="l149" class='ln'>149</a></td><td>                                                            <a id="149c61" class="tk">int_T</a> <a id="149c67" class="tk">dtId</a>,</td></tr>
<tr name="150" id="150">
<td><a id="l150" class='ln'>150</a></td><td>                                                            <a id="150c61" class="tk">int8_T</a><a id="150c67" class="tk">*</a> <a id="150c69" class="tk">result</a>);</td></tr>
<tr name="151" id="151">
<td><a id="l151" class='ln'>151</a></td><td></td></tr>
<tr name="152" id="152">
<td><a id="l152" class='ln'>152</a></td><td><a id="152c1" class="tk">SLEXEC_SIMBRIDGE_PUBLISHED_C</a> <span class="kw">void</span> <a id="152c35" class="tk">vm__ssSignDataValue</a>(<span class="kw">void</span><a id="152c59" class="tk">*</a> <a id="152c61" class="tk">S</a>, <span class="kw">void</span><a id="152c68" class="tk">*</a> <a id="152c70" class="tk">data</a>,</td></tr>
<tr name="153" id="153">
<td><a id="l153" class='ln'>153</a></td><td>                                                      <a id="153c55" class="tk">int_T</a> <a id="153c61" class="tk">dtId</a>,</td></tr>
<tr name="154" id="154">
<td><a id="l154" class='ln'>154</a></td><td>                                                      <a id="154c55" class="tk">int8_T</a><a id="154c61" class="tk">*</a> <a id="154c63" class="tk">result</a>);</td></tr>
<tr name="155" id="155">
<td><a id="l155" class='ln'>155</a></td><td></td></tr>
<tr name="156" id="156">
<td><a id="l156" class='ln'>156</a></td><td><a id="156c1" class="tk">SLEXEC_SIMBRIDGE_PUBLISHED_C</a> <a id="156c30" class="tk">uint8_T</a> <a id="156c38" class="tk">vm_ssIsSolverComputingJacobian</a>(<span class="kw">void</span><a id="156c73" class="tk">*</a> <a id="156c75" class="tk">S</a>);</td></tr>
<tr name="157" id="157">
<td><a id="l157" class='ln'>157</a></td><td><a id="157c1" class="tk">SLEXEC_SIMBRIDGE_PUBLISHED_C</a> <a id="157c30" class="tk">uint8_T</a> <a id="157c38" class="tk">vm_ssIsSolverRequestingReset</a>(<span class="kw">void</span><a id="157c71" class="tk">*</a> <a id="157c73" class="tk">S</a>);</td></tr>
<tr name="158" id="158">
<td><a id="l158" class='ln'>158</a></td><td><a id="158c1" class="tk">SLEXEC_SIMBRIDGE_PUBLISHED_C</a> <a id="158c30" class="tk">uint8_T</a> <a id="158c38" class="tk">vm_ssIsSolverCheckingCIC</a>(<span class="kw">void</span><a id="158c67" class="tk">*</a> <a id="158c69" class="tk">S</a>);</td></tr>
<tr name="159" id="159">
<td><a id="l159" class='ln'>159</a></td><td></td></tr>
<tr name="160" id="160">
<td><a id="l160" class='ln'>160</a></td><td><a id="160c1" class="tk">SLEXEC_SIMBRIDGE_PUBLISHED_C</a> <span class="kw">void</span> <a id="160c35" class="tk">vm_ssDummy</a>();</td></tr>
<tr name="161" id="161">
<td><a id="l161" class='ln'>161</a></td><td></td></tr>
<tr name="162" id="162">
<td><a id="l162" class='ln'>162</a></td><td><a id="162c1" class="tk">SLEXEC_SIMBRIDGE_PUBLISHED_C</a> <a id="162c30" class="tk">uint8_T</a> <a id="162c38" class="tk">vm_ssGetEvaluatingF0ForJacobian</a>(<span class="kw">void</span><a id="162c74" class="tk">*</a> <a id="162c76" class="tk">S</a>);</td></tr>
<tr name="163" id="163">
<td><a id="l163" class='ln'>163</a></td><td></td></tr>
<tr name="164" id="164">
<td><a id="l164" class='ln'>164</a></td><td><a id="164c1" class="tk">SLEXEC_SIMBRIDGE_PUBLISHED_C</a> <span class="kw">bool</span> <a id="164c35" class="tk">vm_ssGetIsZCEvaluationForRefine</a>(<span class="kw">void</span><a id="164c71" class="tk">*</a> <a id="164c73" class="tk">S</a>);</td></tr>
<tr name="165" id="165">
<td><a id="l165" class='ln'>165</a></td><td></td></tr>
<tr name="166" id="166">
<td><a id="l166" class='ln'>166</a></td><td><a id="166c1" class="tk">SLEXEC_SIMBRIDGE_PUBLISHED_C</a> <span class="kw">void</span> <a id="166c35" class="tk">vm_ssSetNumTicksToNextHitForControllableSampleTime</a>(<span class="kw">void</span><a id="166c90" class="tk">*</a> <a id="166c92" class="tk">S</a>,</td></tr>
<tr name="167" id="167">
<td><a id="l167" class='ln'>167</a></td><td>                                                                               <a id="167c80" class="tk">int_T</a> <a id="167c86" class="tk">stIdx</a>,</td></tr>
<tr name="168" id="168">
<td><a id="l168" class='ln'>168</a></td><td>                                                                               <span class="kw">double</span> <a id="168c87" class="tk">numTicks</a>);</td></tr>
<tr name="169" id="169">
<td><a id="l169" class='ln'>169</a></td><td></td></tr>
<tr name="170" id="170">
<td><a id="l170" class='ln'>170</a></td><td><a id="170c1" class="tk">SLEXEC_SIMBRIDGE_PUBLISHED_C</a> <span class="kw">void</span> <a id="170c35" class="tk">vm_ssSetDenormalBehavior</a>(<a id="170c60" class="tk">int_T</a> <a id="170c66" class="tk">flag</a>);</td></tr>
<tr name="171" id="171">
<td><a id="l171" class='ln'>171</a></td><td></td></tr>
<tr name="172" id="172">
<td><a id="l172" class='ln'>172</a></td><td><span class="pp">#endif</span></td></tr>
<tr name="173" id="173">
<td><a id="l173" class='ln'>173</a></td><td></td></tr>
</table>
</pre>
</body>
</html>
