#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Jun  4 05:53:51 2021
# Process ID: 287787
# Current directory: /home/narendiran/Desktop/AXILearning
# Command line: vivado
# Log file: /home/narendiran/Desktop/AXILearning/vivado.log
# Journal file: /home/narendiran/Desktop/AXILearning/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/narendiran/Desktop/AXILearning/VivadoProjects/BRAMReadingUsingMasterAXI/BRAMReadingUsingMasterAXI.xpr
update_compile_order -fileset sources_1
open_bd_design {/home/narendiran/Desktop/AXILearning/VivadoProjects/BRAMReadingUsingMasterAXI/BRAMReadingUsingMasterAXI.srcs/sources_1/bd/BRAMReadingMaster/BRAMReadingMaster.bd}
create_bd_cell -type module -reference MasterReadFromBram MasterReadFromBram_0
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.1 axi_bram_ctrl_0
endgroup
set_property -dict [list CONFIG.PROTOCOL {AXI4LITE} CONFIG.SINGLE_PORT_BRAM {1} CONFIG.ECC_TYPE {0}] [get_bd_cells axi_bram_ctrl_0]
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "Auto" }  [get_bd_intf_pins axi_bram_ctrl_0/BRAM_PORTA]
startgroup
set_property -dict [list CONFIG.Memory_Type {Single_Port_ROM} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Load_Init_File {true} CONFIG.Coe_File {/home/narendiran/Desktop/AXILearning/MemFiles/SampleMemFile.coe} CONFIG.Port_A_Write_Rate {0}] [get_bd_cells axi_bram_ctrl_0_bram]
endgroup
update_module_reference BRAMReadingMaster_MasterReadFromBram_0_0
regenerate_bd_layout
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/MasterReadFromBram_0/M_AXI} Slave {/axi_bram_ctrl_0/S_AXI} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_bram_ctrl_0/S_AXI]
regenerate_bd_layout
delete_bd_objs [get_bd_nets clk_wiz_locked] [get_bd_cells clk_wiz]
delete_bd_objs [get_bd_cells rst_clk_wiz_100M]
regenerate_bd_layout
startgroup
create_bd_port -dir O -from 31 -to 0 readValue
connect_bd_net [get_bd_pins /MasterReadFromBram_0/readValue] [get_bd_ports readValue]
endgroup
startgroup
create_bd_port -dir O readValid
connect_bd_net [get_bd_pins /MasterReadFromBram_0/readValid] [get_bd_ports readValid]
endgroup
startgroup
create_bd_port -dir I initializeOperation
connect_bd_net [get_bd_pins /MasterReadFromBram_0/initializeOperation] [get_bd_ports initializeOperation]
endgroup
startgroup
create_bd_port -dir I -from 31 -to 0 readAddr
connect_bd_net [get_bd_pins /MasterReadFromBram_0/readAddr] [get_bd_ports readAddr]
endgroup
startgroup
create_bd_port -dir I clkIn
connect_bd_net [get_bd_pins /MasterReadFromBram_0/M_AXI_ACLK] [get_bd_ports clkIn]
endgroup
startgroup
create_bd_port -dir I resetN
connect_bd_net [get_bd_pins /MasterReadFromBram_0/M_AXI_ARESETn] [get_bd_ports resetN]
endgroup
regenerate_bd_layout
regenerate_bd_layout
validate_bd_design
save_bd_design
make_wrapper -files [get_files /home/narendiran/Desktop/AXILearning/VivadoProjects/BRAMReadingUsingMasterAXI/BRAMReadingUsingMasterAXI.srcs/sources_1/bd/BRAMReadingMaster/BRAMReadingMaster.bd] -top
add_files -norecurse /home/narendiran/Desktop/AXILearning/VivadoProjects/BRAMReadingUsingMasterAXI/BRAMReadingUsingMasterAXI.srcs/sources_1/bd/BRAMReadingMaster/hdl/BRAMReadingMaster_wrapper.v
update_compile_order -fileset sources_1
file mkdir /home/narendiran/Desktop/AXILearning/VivadoProjects/BRAMReadingUsingMasterAXI/BRAMReadingUsingMasterAXI.srcs/sim_1/new
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open /home/narendiran/Desktop/AXILearning/VivadoProjects/BRAMReadingUsingMasterAXI/BRAMReadingUsingMasterAXI.srcs/sim_1/new/tbReadFromBRAMusingAXIMaster.v w ]
add_files -fileset sim_1 /home/narendiran/Desktop/AXILearning/VivadoProjects/BRAMReadingUsingMasterAXI/BRAMReadingUsingMasterAXI.srcs/sim_1/new/tbReadFromBRAMusingAXIMaster.v
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top tbReadFromBRAMusingAXIMaster [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
generate_target Simulation [get_files /home/narendiran/Desktop/AXILearning/VivadoProjects/BRAMReadingUsingMasterAXI/BRAMReadingUsingMasterAXI.srcs/sources_1/bd/BRAMReadingMaster/BRAMReadingMaster.bd]
export_ip_user_files -of_objects [get_files /home/narendiran/Desktop/AXILearning/VivadoProjects/BRAMReadingUsingMasterAXI/BRAMReadingUsingMasterAXI.srcs/sources_1/bd/BRAMReadingMaster/BRAMReadingMaster.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/narendiran/Desktop/AXILearning/VivadoProjects/BRAMReadingUsingMasterAXI/BRAMReadingUsingMasterAXI.srcs/sources_1/bd/BRAMReadingMaster/BRAMReadingMaster.bd] -directory /home/narendiran/Desktop/AXILearning/VivadoProjects/BRAMReadingUsingMasterAXI/BRAMReadingUsingMasterAXI.ip_user_files/sim_scripts -ip_user_files_dir /home/narendiran/Desktop/AXILearning/VivadoProjects/BRAMReadingUsingMasterAXI/BRAMReadingUsingMasterAXI.ip_user_files -ipstatic_source_dir /home/narendiran/Desktop/AXILearning/VivadoProjects/BRAMReadingUsingMasterAXI/BRAMReadingUsingMasterAXI.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/narendiran/Desktop/AXILearning/VivadoProjects/BRAMReadingUsingMasterAXI/BRAMReadingUsingMasterAXI.cache/compile_simlib/modelsim} {questa=/home/narendiran/Desktop/AXILearning/VivadoProjects/BRAMReadingUsingMasterAXI/BRAMReadingUsingMasterAXI.cache/compile_simlib/questa} {ies=/home/narendiran/Desktop/AXILearning/VivadoProjects/BRAMReadingUsingMasterAXI/BRAMReadingUsingMasterAXI.cache/compile_simlib/ies} {xcelium=/home/narendiran/Desktop/AXILearning/VivadoProjects/BRAMReadingUsingMasterAXI/BRAMReadingUsingMasterAXI.cache/compile_simlib/xcelium} {vcs=/home/narendiran/Desktop/AXILearning/VivadoProjects/BRAMReadingUsingMasterAXI/BRAMReadingUsingMasterAXI.cache/compile_simlib/vcs} {riviera=/home/narendiran/Desktop/AXILearning/VivadoProjects/BRAMReadingUsingMasterAXI/BRAMReadingUsingMasterAXI.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
launch_simulation
source tbReadFromBRAMusingAXIMaster.tcl
relaunch_sim
close_sim
launch_simulation
source tbReadFromBRAMusingAXIMaster.tcl
close_sim
