<?xml version='1.0' encoding='UTF-8' standalone='no'?>
<doxygen xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="compound.xsd" version="1.12.0" xml:lang="en-US">
  <compounddef id="hpm__ddrctl__regs_8h" kind="file" language="C++">
    <compoundname>hpm_ddrctl_regs.h</compoundname>
    <includedby refid="HPM6800_2HPM6830_2hpm__soc_8h" local="yes">soc/HPM6800/HPM6830/hpm_soc.h</includedby>
    <includedby refid="HPM6800_2HPM6850_2hpm__soc_8h" local="yes">soc/HPM6800/HPM6850/hpm_soc.h</includedby>
    <includedby refid="HPM6800_2HPM6880_2hpm__soc_8h" local="yes">soc/HPM6800/HPM6880/hpm_soc.h</includedby>
    <invincdepgraph>
      <node id="2">
        <label>soc/HPM6800/HPM6830/hpm_soc.h</label>
        <link refid="HPM6800_2HPM6830_2hpm__soc_8h"/>
      </node>
      <node id="3">
        <label>soc/HPM6800/HPM6850/hpm_soc.h</label>
        <link refid="HPM6800_2HPM6850_2hpm__soc_8h"/>
      </node>
      <node id="5">
        <label>soc/HPM6800/HPM6880/hpm_clock_drv.c</label>
        <link refid="HPM6800_2HPM6880_2hpm__clock__drv_8c"/>
      </node>
      <node id="6">
        <label>soc/HPM6800/HPM6880/hpm_enet_soc_drv.h</label>
        <link refid="HPM6800_2HPM6880_2hpm__enet__soc__drv_8h"/>
      </node>
      <node id="8">
        <label>soc/HPM6800/HPM6880/hpm_l1c_drv.c</label>
        <link refid="HPM6800_2HPM6880_2hpm__l1c__drv_8c"/>
      </node>
      <node id="7">
        <label>soc/HPM6800/HPM6880/hpm_l1c_drv.h</label>
        <link refid="HPM6800_2HPM6880_2hpm__l1c__drv_8h"/>
        <childnode refid="8" relation="include">
        </childnode>
      </node>
      <node id="9">
        <label>soc/HPM6800/HPM6880/hpm_mcan_soc.h</label>
        <link refid="HPM6800_2HPM6880_2hpm__mcan__soc_8h"/>
      </node>
      <node id="10">
        <label>soc/HPM6800/HPM6880/hpm_otp_drv.c</label>
        <link refid="HPM6800_2HPM6880_2hpm__otp__drv_8c"/>
      </node>
      <node id="11">
        <label>soc/HPM6800/HPM6880/hpm_sdxc_soc_drv.h</label>
        <link refid="HPM6800_2HPM6880_2hpm__sdxc__soc__drv_8h"/>
      </node>
      <node id="4">
        <label>soc/HPM6800/HPM6880/hpm_soc.h</label>
        <link refid="HPM6800_2HPM6880_2hpm__soc_8h"/>
        <childnode refid="5" relation="include">
        </childnode>
        <childnode refid="6" relation="include">
        </childnode>
        <childnode refid="7" relation="include">
        </childnode>
        <childnode refid="9" relation="include">
        </childnode>
        <childnode refid="10" relation="include">
        </childnode>
        <childnode refid="11" relation="include">
        </childnode>
        <childnode refid="12" relation="include">
        </childnode>
        <childnode refid="14" relation="include">
        </childnode>
      </node>
      <node id="12">
        <label>soc/HPM6800/HPM6880/hpm_soc_feature.h</label>
        <link refid="HPM6800_2HPM6880_2hpm__soc__feature_8h"/>
        <childnode refid="9" relation="include">
        </childnode>
        <childnode refid="13" relation="include">
        </childnode>
      </node>
      <node id="13">
        <label>soc/HPM6800/HPM6880/hpm_sysctl_drv.c</label>
        <link refid="HPM6800_2HPM6880_2hpm__sysctl__drv_8c"/>
      </node>
      <node id="14">
        <label>soc/HPM6800/HPM6880/system.c</label>
        <link refid="HPM6800_2HPM6880_2system_8c"/>
      </node>
      <node id="1">
        <label>soc/HPM6800/ip/hpm_ddrctl_regs.h</label>
        <link refid="hpm__ddrctl__regs_8h"/>
        <childnode refid="2" relation="include">
        </childnode>
        <childnode refid="3" relation="include">
        </childnode>
        <childnode refid="4" relation="include">
        </childnode>
      </node>
    </invincdepgraph>
    <innerclass refid="structDDRCTL__Type" prot="public">DDRCTL_Type</innerclass>
    <sectiondef kind="define">
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a7d5f9a163852cbacba62df19f05e6ec6" prot="public" static="no">
        <name>DDRCTL_MSTR_ACTIVE_RANKS_MASK</name>
        <initializer>(0xF000000UL)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="146" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="146" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1aff87e5e359824be9b01a276384b351b9" prot="public" static="no">
        <name>DDRCTL_MSTR_ACTIVE_RANKS_SHIFT</name>
        <initializer>(24U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="147" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="147" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a4242644557d81ebc2e6a279d70887743" prot="public" static="no">
        <name>DDRCTL_MSTR_ACTIVE_RANKS_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__ddrctl__regs_8h_1aff87e5e359824be9b01a276384b351b9" kindref="member">DDRCTL_MSTR_ACTIVE_RANKS_SHIFT</ref>) &amp; <ref refid="hpm__ddrctl__regs_8h_1a7d5f9a163852cbacba62df19f05e6ec6" kindref="member">DDRCTL_MSTR_ACTIVE_RANKS_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="148" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="148" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1afd5dcb94e2722663939d15f7733b1bcf" prot="public" static="no">
        <name>DDRCTL_MSTR_ACTIVE_RANKS_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1a7d5f9a163852cbacba62df19f05e6ec6" kindref="member">DDRCTL_MSTR_ACTIVE_RANKS_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1aff87e5e359824be9b01a276384b351b9" kindref="member">DDRCTL_MSTR_ACTIVE_RANKS_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="149" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="149" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1ab84eadb42385a87b7f7372cbcce5ce46" prot="public" static="no">
        <name>DDRCTL_MSTR_BURST_RDWR_MASK</name>
        <initializer>(0xF0000UL)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="164" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="164" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1af074fc137cd4b32e8bc7ee7b96b7b6ac" prot="public" static="no">
        <name>DDRCTL_MSTR_BURST_RDWR_SHIFT</name>
        <initializer>(16U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="165" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="165" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1ae2720769d7e778fd4fd39d472daaebac" prot="public" static="no">
        <name>DDRCTL_MSTR_BURST_RDWR_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__ddrctl__regs_8h_1af074fc137cd4b32e8bc7ee7b96b7b6ac" kindref="member">DDRCTL_MSTR_BURST_RDWR_SHIFT</ref>) &amp; <ref refid="hpm__ddrctl__regs_8h_1ab84eadb42385a87b7f7372cbcce5ce46" kindref="member">DDRCTL_MSTR_BURST_RDWR_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="166" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="166" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1ad65fbadd5dc41ad287dc581b61b19fbb" prot="public" static="no">
        <name>DDRCTL_MSTR_BURST_RDWR_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1ab84eadb42385a87b7f7372cbcce5ce46" kindref="member">DDRCTL_MSTR_BURST_RDWR_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1af074fc137cd4b32e8bc7ee7b96b7b6ac" kindref="member">DDRCTL_MSTR_BURST_RDWR_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="167" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="167" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a8d5141572d15db2ca9eb6cd678f593ab" prot="public" static="no">
        <name>DDRCTL_MSTR_DLL_OFF_MODE_MASK</name>
        <initializer>(0x8000U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="177" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="177" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1af6c0ef36aa41ae25b7f7737cf875c831" prot="public" static="no">
        <name>DDRCTL_MSTR_DLL_OFF_MODE_SHIFT</name>
        <initializer>(15U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="178" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="178" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a0d4170e0d161b46d1b1d502728ddff05" prot="public" static="no">
        <name>DDRCTL_MSTR_DLL_OFF_MODE_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__ddrctl__regs_8h_1af6c0ef36aa41ae25b7f7737cf875c831" kindref="member">DDRCTL_MSTR_DLL_OFF_MODE_SHIFT</ref>) &amp; <ref refid="hpm__ddrctl__regs_8h_1a8d5141572d15db2ca9eb6cd678f593ab" kindref="member">DDRCTL_MSTR_DLL_OFF_MODE_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="179" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="179" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a4b37de929ce9d8cdc3c67df8692cd18c" prot="public" static="no">
        <name>DDRCTL_MSTR_DLL_OFF_MODE_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1a8d5141572d15db2ca9eb6cd678f593ab" kindref="member">DDRCTL_MSTR_DLL_OFF_MODE_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1af6c0ef36aa41ae25b7f7737cf875c831" kindref="member">DDRCTL_MSTR_DLL_OFF_MODE_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="180" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="180" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a44059f640049df6fc7d068ccadd988e4" prot="public" static="no">
        <name>DDRCTL_MSTR_DATA_BUS_WIDTH_MASK</name>
        <initializer>(0x3000U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="194" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="194" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a43195f4efab308c30659367ec70e56fc" prot="public" static="no">
        <name>DDRCTL_MSTR_DATA_BUS_WIDTH_SHIFT</name>
        <initializer>(12U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="195" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="195" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a7995104a32cef7b3eba32eb2af8382b1" prot="public" static="no">
        <name>DDRCTL_MSTR_DATA_BUS_WIDTH_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__ddrctl__regs_8h_1a43195f4efab308c30659367ec70e56fc" kindref="member">DDRCTL_MSTR_DATA_BUS_WIDTH_SHIFT</ref>) &amp; <ref refid="hpm__ddrctl__regs_8h_1a44059f640049df6fc7d068ccadd988e4" kindref="member">DDRCTL_MSTR_DATA_BUS_WIDTH_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="196" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="196" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1aa7b76291dde72c8e5886ed328627cfb5" prot="public" static="no">
        <name>DDRCTL_MSTR_DATA_BUS_WIDTH_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1a44059f640049df6fc7d068ccadd988e4" kindref="member">DDRCTL_MSTR_DATA_BUS_WIDTH_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1a43195f4efab308c30659367ec70e56fc" kindref="member">DDRCTL_MSTR_DATA_BUS_WIDTH_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="197" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="197" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a88a1026c4a846dffa5f1349e27994d43" prot="public" static="no">
        <name>DDRCTL_MSTR_EN_2T_TIMING_MODE_MASK</name>
        <initializer>(0x400U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="208" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="208" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1ad37c154b4425df3c2832ea0b7d8154c0" prot="public" static="no">
        <name>DDRCTL_MSTR_EN_2T_TIMING_MODE_SHIFT</name>
        <initializer>(10U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="209" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="209" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1aafdf2cfcf137b3e043c5d3abb2d7d507" prot="public" static="no">
        <name>DDRCTL_MSTR_EN_2T_TIMING_MODE_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__ddrctl__regs_8h_1ad37c154b4425df3c2832ea0b7d8154c0" kindref="member">DDRCTL_MSTR_EN_2T_TIMING_MODE_SHIFT</ref>) &amp; <ref refid="hpm__ddrctl__regs_8h_1a88a1026c4a846dffa5f1349e27994d43" kindref="member">DDRCTL_MSTR_EN_2T_TIMING_MODE_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="210" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="210" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a2eaf310104b19318005c9a35794a8f68" prot="public" static="no">
        <name>DDRCTL_MSTR_EN_2T_TIMING_MODE_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1a88a1026c4a846dffa5f1349e27994d43" kindref="member">DDRCTL_MSTR_EN_2T_TIMING_MODE_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1ad37c154b4425df3c2832ea0b7d8154c0" kindref="member">DDRCTL_MSTR_EN_2T_TIMING_MODE_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="211" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="211" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a3bff1f618ff13787308415adc2481d42" prot="public" static="no">
        <name>DDRCTL_MSTR_BURSTCHOP_MASK</name>
        <initializer>(0x200U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="220" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="220" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a89ce9a58081173029eb003c3f82fdd3b" prot="public" static="no">
        <name>DDRCTL_MSTR_BURSTCHOP_SHIFT</name>
        <initializer>(9U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="221" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="221" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a9ece38df0b1eee878335951f6a65a620" prot="public" static="no">
        <name>DDRCTL_MSTR_BURSTCHOP_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__ddrctl__regs_8h_1a89ce9a58081173029eb003c3f82fdd3b" kindref="member">DDRCTL_MSTR_BURSTCHOP_SHIFT</ref>) &amp; <ref refid="hpm__ddrctl__regs_8h_1a3bff1f618ff13787308415adc2481d42" kindref="member">DDRCTL_MSTR_BURSTCHOP_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="222" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="222" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a2f127124c5bf2d09db15e5b22e95219c" prot="public" static="no">
        <name>DDRCTL_MSTR_BURSTCHOP_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1a3bff1f618ff13787308415adc2481d42" kindref="member">DDRCTL_MSTR_BURSTCHOP_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1a89ce9a58081173029eb003c3f82fdd3b" kindref="member">DDRCTL_MSTR_BURSTCHOP_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="223" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="223" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1ac69c19db313e725bc92eb929eae586aa" prot="public" static="no">
        <name>DDRCTL_MSTR_DDR3_MASK</name>
        <initializer>(0x1U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="234" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="234" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a6067f5ee47414ae9eac0b3fe0de0a38d" prot="public" static="no">
        <name>DDRCTL_MSTR_DDR3_SHIFT</name>
        <initializer>(0U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="235" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="235" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a048bb9af8b52446b67cf363cc0b0803f" prot="public" static="no">
        <name>DDRCTL_MSTR_DDR3_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__ddrctl__regs_8h_1a6067f5ee47414ae9eac0b3fe0de0a38d" kindref="member">DDRCTL_MSTR_DDR3_SHIFT</ref>) &amp; <ref refid="hpm__ddrctl__regs_8h_1ac69c19db313e725bc92eb929eae586aa" kindref="member">DDRCTL_MSTR_DDR3_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="236" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="236" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a58feea10af11dee754c061ddceaad833" prot="public" static="no">
        <name>DDRCTL_MSTR_DDR3_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1ac69c19db313e725bc92eb929eae586aa" kindref="member">DDRCTL_MSTR_DDR3_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1a6067f5ee47414ae9eac0b3fe0de0a38d" kindref="member">DDRCTL_MSTR_DDR3_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="237" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="237" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a064b606d9556f995a96f5e5eeb76d820" prot="public" static="no">
        <name>DDRCTL_STAT_SELFREF_TYPE_MASK</name>
        <initializer>(0x30U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="250" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="250" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a64d9d6bf964d17809b01260a6c6e1ca0" prot="public" static="no">
        <name>DDRCTL_STAT_SELFREF_TYPE_SHIFT</name>
        <initializer>(4U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="251" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="251" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a957d3dc23d958708dc56cca8e428a725" prot="public" static="no">
        <name>DDRCTL_STAT_SELFREF_TYPE_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1a064b606d9556f995a96f5e5eeb76d820" kindref="member">DDRCTL_STAT_SELFREF_TYPE_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1a64d9d6bf964d17809b01260a6c6e1ca0" kindref="member">DDRCTL_STAT_SELFREF_TYPE_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="252" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="252" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a15ab963d10cca01289943d88004361af" prot="public" static="no">
        <name>DDRCTL_STAT_OPERATING_MODE_MASK</name>
        <initializer>(0x7U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="272" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="272" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a4d4fb14549fd88a93f8c3f78f1a8a179" prot="public" static="no">
        <name>DDRCTL_STAT_OPERATING_MODE_SHIFT</name>
        <initializer>(0U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="273" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="273" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1adc61bd9b19b32cef45ae088ee48d4f56" prot="public" static="no">
        <name>DDRCTL_STAT_OPERATING_MODE_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1a15ab963d10cca01289943d88004361af" kindref="member">DDRCTL_STAT_OPERATING_MODE_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1a4d4fb14549fd88a93f8c3f78f1a8a179" kindref="member">DDRCTL_STAT_OPERATING_MODE_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="274" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="274" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1af5049e46a529b3aca946d641b7723928" prot="public" static="no">
        <name>DDRCTL_MRCTRL0_MR_WR_MASK</name>
        <initializer>(0x80000000UL)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="284" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="284" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a894fa7158e8621a820b85ff46ba2db49" prot="public" static="no">
        <name>DDRCTL_MRCTRL0_MR_WR_SHIFT</name>
        <initializer>(31U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="285" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="285" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a54a643292697435e1eebc619795d8061" prot="public" static="no">
        <name>DDRCTL_MRCTRL0_MR_WR_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__ddrctl__regs_8h_1a894fa7158e8621a820b85ff46ba2db49" kindref="member">DDRCTL_MRCTRL0_MR_WR_SHIFT</ref>) &amp; <ref refid="hpm__ddrctl__regs_8h_1af5049e46a529b3aca946d641b7723928" kindref="member">DDRCTL_MRCTRL0_MR_WR_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="286" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="286" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a7619eea3ec2adf84122bca31f71c4ef1" prot="public" static="no">
        <name>DDRCTL_MRCTRL0_MR_WR_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1af5049e46a529b3aca946d641b7723928" kindref="member">DDRCTL_MRCTRL0_MR_WR_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1a894fa7158e8621a820b85ff46ba2db49" kindref="member">DDRCTL_MRCTRL0_MR_WR_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="287" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="287" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a79cec31f7c8bd975cb7fb1342cea346d" prot="public" static="no">
        <name>DDRCTL_MRCTRL0_MR_ADDR_MASK</name>
        <initializer>(0xF000U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="307" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="307" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a6a912dfeebc1ad0ca36acb91bcae6351" prot="public" static="no">
        <name>DDRCTL_MRCTRL0_MR_ADDR_SHIFT</name>
        <initializer>(12U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="308" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="308" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a5bae26a39a9358f69f999470849b3e07" prot="public" static="no">
        <name>DDRCTL_MRCTRL0_MR_ADDR_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__ddrctl__regs_8h_1a6a912dfeebc1ad0ca36acb91bcae6351" kindref="member">DDRCTL_MRCTRL0_MR_ADDR_SHIFT</ref>) &amp; <ref refid="hpm__ddrctl__regs_8h_1a79cec31f7c8bd975cb7fb1342cea346d" kindref="member">DDRCTL_MRCTRL0_MR_ADDR_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="309" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="309" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a64d561066114a68bc125a4d8d5cf141b" prot="public" static="no">
        <name>DDRCTL_MRCTRL0_MR_ADDR_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1a79cec31f7c8bd975cb7fb1342cea346d" kindref="member">DDRCTL_MRCTRL0_MR_ADDR_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1a6a912dfeebc1ad0ca36acb91bcae6351" kindref="member">DDRCTL_MRCTRL0_MR_ADDR_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="310" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="310" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a28aa3ebbb95d21e198fdc3d9295df4cd" prot="public" static="no">
        <name>DDRCTL_MRCTRL0_MR_RANK_MASK</name>
        <initializer>(0xF0U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="326" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="326" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1ac7945dd4c6620bb892e3b7aa5d923c72" prot="public" static="no">
        <name>DDRCTL_MRCTRL0_MR_RANK_SHIFT</name>
        <initializer>(4U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="327" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="327" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a3354cc3792681469e6ae505ad0516ec7" prot="public" static="no">
        <name>DDRCTL_MRCTRL0_MR_RANK_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__ddrctl__regs_8h_1ac7945dd4c6620bb892e3b7aa5d923c72" kindref="member">DDRCTL_MRCTRL0_MR_RANK_SHIFT</ref>) &amp; <ref refid="hpm__ddrctl__regs_8h_1a28aa3ebbb95d21e198fdc3d9295df4cd" kindref="member">DDRCTL_MRCTRL0_MR_RANK_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="328" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="328" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a95199e8c2cb72eef2cbf072211066018" prot="public" static="no">
        <name>DDRCTL_MRCTRL0_MR_RANK_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1a28aa3ebbb95d21e198fdc3d9295df4cd" kindref="member">DDRCTL_MRCTRL0_MR_RANK_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1ac7945dd4c6620bb892e3b7aa5d923c72" kindref="member">DDRCTL_MRCTRL0_MR_RANK_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="329" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="329" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1ae2da66f0aa6548267b967a674e1691ba" prot="public" static="no">
        <name>DDRCTL_MRCTRL1_MR_DATA_MASK</name>
        <initializer>(0x3FFFFUL)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="340" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="340" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1ad9c4da2ef2edcf89a71b5e64c96af2a4" prot="public" static="no">
        <name>DDRCTL_MRCTRL1_MR_DATA_SHIFT</name>
        <initializer>(0U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="341" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="341" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a1fa0cc1ba682aa2a4feb4529b5415b44" prot="public" static="no">
        <name>DDRCTL_MRCTRL1_MR_DATA_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__ddrctl__regs_8h_1ad9c4da2ef2edcf89a71b5e64c96af2a4" kindref="member">DDRCTL_MRCTRL1_MR_DATA_SHIFT</ref>) &amp; <ref refid="hpm__ddrctl__regs_8h_1ae2da66f0aa6548267b967a674e1691ba" kindref="member">DDRCTL_MRCTRL1_MR_DATA_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="342" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="342" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a27acdbf33909d1d5ae9200affef7550e" prot="public" static="no">
        <name>DDRCTL_MRCTRL1_MR_DATA_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1ae2da66f0aa6548267b967a674e1691ba" kindref="member">DDRCTL_MRCTRL1_MR_DATA_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1ad9c4da2ef2edcf89a71b5e64c96af2a4" kindref="member">DDRCTL_MRCTRL1_MR_DATA_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="343" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="343" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a61bfc95ab0d8e1f10a1ae85c42ce5619" prot="public" static="no">
        <name>DDRCTL_MRSTAT_MR_WR_BUSY_MASK</name>
        <initializer>(0x1U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="355" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="355" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a9d76077db020f70f02b91051acdadece" prot="public" static="no">
        <name>DDRCTL_MRSTAT_MR_WR_BUSY_SHIFT</name>
        <initializer>(0U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="356" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="356" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a7aaf1e1208487c37283edb9c10f259cd" prot="public" static="no">
        <name>DDRCTL_MRSTAT_MR_WR_BUSY_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1a61bfc95ab0d8e1f10a1ae85c42ce5619" kindref="member">DDRCTL_MRSTAT_MR_WR_BUSY_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1a9d76077db020f70f02b91051acdadece" kindref="member">DDRCTL_MRSTAT_MR_WR_BUSY_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="357" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="357" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a8dc112a5e7b10ea21cd7f47690006f1e" prot="public" static="no">
        <name>DDRCTL_PWRCTL_SELFREF_SW_MASK</name>
        <initializer>(0x20U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="369" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="369" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1abd96983f1c8bef048239f82fcd22c7bd" prot="public" static="no">
        <name>DDRCTL_PWRCTL_SELFREF_SW_SHIFT</name>
        <initializer>(5U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="370" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="370" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1ae88d7fc2a9bb2381a967a6f89307e19f" prot="public" static="no">
        <name>DDRCTL_PWRCTL_SELFREF_SW_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__ddrctl__regs_8h_1abd96983f1c8bef048239f82fcd22c7bd" kindref="member">DDRCTL_PWRCTL_SELFREF_SW_SHIFT</ref>) &amp; <ref refid="hpm__ddrctl__regs_8h_1a8dc112a5e7b10ea21cd7f47690006f1e" kindref="member">DDRCTL_PWRCTL_SELFREF_SW_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="371" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="371" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1aaa8c6374973a3643bbec519c6cfe3b1c" prot="public" static="no">
        <name>DDRCTL_PWRCTL_SELFREF_SW_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1a8dc112a5e7b10ea21cd7f47690006f1e" kindref="member">DDRCTL_PWRCTL_SELFREF_SW_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1abd96983f1c8bef048239f82fcd22c7bd" kindref="member">DDRCTL_PWRCTL_SELFREF_SW_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="372" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="372" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1ab3de4047ee519a8ece8014248828dad6" prot="public" static="no">
        <name>DDRCTL_PWRCTL_EN_DFI_DRAM_CLK_DISABLE_MASK</name>
        <initializer>(0x8U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="390" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="390" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1afb7913f2660b22f5376e76f56a0156b1" prot="public" static="no">
        <name>DDRCTL_PWRCTL_EN_DFI_DRAM_CLK_DISABLE_SHIFT</name>
        <initializer>(3U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="391" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="391" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a709399bc200bc91e558be6f0c803300d" prot="public" static="no">
        <name>DDRCTL_PWRCTL_EN_DFI_DRAM_CLK_DISABLE_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__ddrctl__regs_8h_1afb7913f2660b22f5376e76f56a0156b1" kindref="member">DDRCTL_PWRCTL_EN_DFI_DRAM_CLK_DISABLE_SHIFT</ref>) &amp; <ref refid="hpm__ddrctl__regs_8h_1ab3de4047ee519a8ece8014248828dad6" kindref="member">DDRCTL_PWRCTL_EN_DFI_DRAM_CLK_DISABLE_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="392" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="392" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a0bcb85360adb8a503c26b5d05050fc23" prot="public" static="no">
        <name>DDRCTL_PWRCTL_EN_DFI_DRAM_CLK_DISABLE_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1ab3de4047ee519a8ece8014248828dad6" kindref="member">DDRCTL_PWRCTL_EN_DFI_DRAM_CLK_DISABLE_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1afb7913f2660b22f5376e76f56a0156b1" kindref="member">DDRCTL_PWRCTL_EN_DFI_DRAM_CLK_DISABLE_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="393" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="393" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1ae7cff2478d5a5ca44826f5aa0180c29d" prot="public" static="no">
        <name>DDRCTL_PWRCTL_POWERDOWN_EN_MASK</name>
        <initializer>(0x2U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="403" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="403" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a9b84a4fe8c9d5d02c0bff53d1030a2de" prot="public" static="no">
        <name>DDRCTL_PWRCTL_POWERDOWN_EN_SHIFT</name>
        <initializer>(1U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="404" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="404" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1abaf417fe7faab8a358cce9214d30ff69" prot="public" static="no">
        <name>DDRCTL_PWRCTL_POWERDOWN_EN_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__ddrctl__regs_8h_1a9b84a4fe8c9d5d02c0bff53d1030a2de" kindref="member">DDRCTL_PWRCTL_POWERDOWN_EN_SHIFT</ref>) &amp; <ref refid="hpm__ddrctl__regs_8h_1ae7cff2478d5a5ca44826f5aa0180c29d" kindref="member">DDRCTL_PWRCTL_POWERDOWN_EN_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="405" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="405" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1aeb9c20b5eb4c5e1bd99092052585f300" prot="public" static="no">
        <name>DDRCTL_PWRCTL_POWERDOWN_EN_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1ae7cff2478d5a5ca44826f5aa0180c29d" kindref="member">DDRCTL_PWRCTL_POWERDOWN_EN_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1a9b84a4fe8c9d5d02c0bff53d1030a2de" kindref="member">DDRCTL_PWRCTL_POWERDOWN_EN_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="406" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="406" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a0384daed68de2d2ae4b7989559ae44ea" prot="public" static="no">
        <name>DDRCTL_PWRCTL_SELFREF_EN_MASK</name>
        <initializer>(0x1U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="415" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="415" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a645d19242c254c22dd183bcaf054cdb6" prot="public" static="no">
        <name>DDRCTL_PWRCTL_SELFREF_EN_SHIFT</name>
        <initializer>(0U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="416" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="416" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a4389600bc9264c666807291b87d4d235" prot="public" static="no">
        <name>DDRCTL_PWRCTL_SELFREF_EN_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__ddrctl__regs_8h_1a645d19242c254c22dd183bcaf054cdb6" kindref="member">DDRCTL_PWRCTL_SELFREF_EN_SHIFT</ref>) &amp; <ref refid="hpm__ddrctl__regs_8h_1a0384daed68de2d2ae4b7989559ae44ea" kindref="member">DDRCTL_PWRCTL_SELFREF_EN_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="417" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="417" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1ae1fc52acc1f5b345b08d847208f9f0a1" prot="public" static="no">
        <name>DDRCTL_PWRCTL_SELFREF_EN_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1a0384daed68de2d2ae4b7989559ae44ea" kindref="member">DDRCTL_PWRCTL_SELFREF_EN_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1a645d19242c254c22dd183bcaf054cdb6" kindref="member">DDRCTL_PWRCTL_SELFREF_EN_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="418" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="418" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a18559e3b0aed7058a359e7d56ee55ff1" prot="public" static="no">
        <name>DDRCTL_PWRTMG_SELFREF_TO_X32_MASK</name>
        <initializer>(0xFF0000UL)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="429" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="429" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a7d9c688a2ef66db813408e63622bdc7f" prot="public" static="no">
        <name>DDRCTL_PWRTMG_SELFREF_TO_X32_SHIFT</name>
        <initializer>(16U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="430" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="430" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1af89b05fdbddc816724c7eab0873beda7" prot="public" static="no">
        <name>DDRCTL_PWRTMG_SELFREF_TO_X32_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__ddrctl__regs_8h_1a7d9c688a2ef66db813408e63622bdc7f" kindref="member">DDRCTL_PWRTMG_SELFREF_TO_X32_SHIFT</ref>) &amp; <ref refid="hpm__ddrctl__regs_8h_1a18559e3b0aed7058a359e7d56ee55ff1" kindref="member">DDRCTL_PWRTMG_SELFREF_TO_X32_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="431" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="431" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a9732d8a96fe0e9ac25ee99b4c9ed995b" prot="public" static="no">
        <name>DDRCTL_PWRTMG_SELFREF_TO_X32_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1a18559e3b0aed7058a359e7d56ee55ff1" kindref="member">DDRCTL_PWRTMG_SELFREF_TO_X32_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1a7d9c688a2ef66db813408e63622bdc7f" kindref="member">DDRCTL_PWRTMG_SELFREF_TO_X32_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="432" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="432" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a4851bf5a06c26469771ded07411ef602" prot="public" static="no">
        <name>DDRCTL_PWRTMG_POWERDOWN_TO_X32_MASK</name>
        <initializer>(0x1FU)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="442" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="442" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1ac6a495ce1b9b77fecdc713b8d60ae8d7" prot="public" static="no">
        <name>DDRCTL_PWRTMG_POWERDOWN_TO_X32_SHIFT</name>
        <initializer>(0U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="443" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="443" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1acba74480acd0f2563b8cc729919b0c0a" prot="public" static="no">
        <name>DDRCTL_PWRTMG_POWERDOWN_TO_X32_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__ddrctl__regs_8h_1ac6a495ce1b9b77fecdc713b8d60ae8d7" kindref="member">DDRCTL_PWRTMG_POWERDOWN_TO_X32_SHIFT</ref>) &amp; <ref refid="hpm__ddrctl__regs_8h_1a4851bf5a06c26469771ded07411ef602" kindref="member">DDRCTL_PWRTMG_POWERDOWN_TO_X32_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="444" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="444" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a81489f3da748517a31c1db5691c1a9bf" prot="public" static="no">
        <name>DDRCTL_PWRTMG_POWERDOWN_TO_X32_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1a4851bf5a06c26469771ded07411ef602" kindref="member">DDRCTL_PWRTMG_POWERDOWN_TO_X32_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1ac6a495ce1b9b77fecdc713b8d60ae8d7" kindref="member">DDRCTL_PWRTMG_POWERDOWN_TO_X32_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="445" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="445" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1adf8989d11cf55e5f772bf827458c8181" prot="public" static="no">
        <name>DDRCTL_HWLPCTL_HW_LP_IDLE_X32_MASK</name>
        <initializer>(0xFFF0000UL)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="456" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="456" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1ab045668f951707d477dd414f40944543" prot="public" static="no">
        <name>DDRCTL_HWLPCTL_HW_LP_IDLE_X32_SHIFT</name>
        <initializer>(16U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="457" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="457" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1ae116db8d3bf0a069a54152a6723932f4" prot="public" static="no">
        <name>DDRCTL_HWLPCTL_HW_LP_IDLE_X32_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__ddrctl__regs_8h_1ab045668f951707d477dd414f40944543" kindref="member">DDRCTL_HWLPCTL_HW_LP_IDLE_X32_SHIFT</ref>) &amp; <ref refid="hpm__ddrctl__regs_8h_1adf8989d11cf55e5f772bf827458c8181" kindref="member">DDRCTL_HWLPCTL_HW_LP_IDLE_X32_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="458" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="458" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1acb355862f465ba1f97920ee3f076b530" prot="public" static="no">
        <name>DDRCTL_HWLPCTL_HW_LP_IDLE_X32_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1adf8989d11cf55e5f772bf827458c8181" kindref="member">DDRCTL_HWLPCTL_HW_LP_IDLE_X32_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1ab045668f951707d477dd414f40944543" kindref="member">DDRCTL_HWLPCTL_HW_LP_IDLE_X32_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="459" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="459" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a4291f129698282a15975000c43779ac2" prot="public" static="no">
        <name>DDRCTL_HWLPCTL_HW_LP_EXIT_IDLE_EN_MASK</name>
        <initializer>(0x2U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="468" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="468" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1aaa558f6064fcb5a4aa60aefc84bb75f5" prot="public" static="no">
        <name>DDRCTL_HWLPCTL_HW_LP_EXIT_IDLE_EN_SHIFT</name>
        <initializer>(1U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="469" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="469" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a52d489930a0d2ee28267925aa43f4d7c" prot="public" static="no">
        <name>DDRCTL_HWLPCTL_HW_LP_EXIT_IDLE_EN_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__ddrctl__regs_8h_1aaa558f6064fcb5a4aa60aefc84bb75f5" kindref="member">DDRCTL_HWLPCTL_HW_LP_EXIT_IDLE_EN_SHIFT</ref>) &amp; <ref refid="hpm__ddrctl__regs_8h_1a4291f129698282a15975000c43779ac2" kindref="member">DDRCTL_HWLPCTL_HW_LP_EXIT_IDLE_EN_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="470" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="470" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a127454e5582326d1b3d217775e7c0619" prot="public" static="no">
        <name>DDRCTL_HWLPCTL_HW_LP_EXIT_IDLE_EN_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1a4291f129698282a15975000c43779ac2" kindref="member">DDRCTL_HWLPCTL_HW_LP_EXIT_IDLE_EN_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1aaa558f6064fcb5a4aa60aefc84bb75f5" kindref="member">DDRCTL_HWLPCTL_HW_LP_EXIT_IDLE_EN_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="471" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="471" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a1b3eb1dd9892418abcaa49de054edcfe" prot="public" static="no">
        <name>DDRCTL_HWLPCTL_HW_LP_EN_MASK</name>
        <initializer>(0x1U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="480" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="480" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a9a8c3b43a7ec3d3c171fc556e52079dc" prot="public" static="no">
        <name>DDRCTL_HWLPCTL_HW_LP_EN_SHIFT</name>
        <initializer>(0U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="481" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="481" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1ae0aca79247ccce7c8acb555de1afbfe6" prot="public" static="no">
        <name>DDRCTL_HWLPCTL_HW_LP_EN_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__ddrctl__regs_8h_1a9a8c3b43a7ec3d3c171fc556e52079dc" kindref="member">DDRCTL_HWLPCTL_HW_LP_EN_SHIFT</ref>) &amp; <ref refid="hpm__ddrctl__regs_8h_1a1b3eb1dd9892418abcaa49de054edcfe" kindref="member">DDRCTL_HWLPCTL_HW_LP_EN_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="482" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="482" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a8e98df6916d4c471b97a265550d8b33f" prot="public" static="no">
        <name>DDRCTL_HWLPCTL_HW_LP_EN_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1a1b3eb1dd9892418abcaa49de054edcfe" kindref="member">DDRCTL_HWLPCTL_HW_LP_EN_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1a9a8c3b43a7ec3d3c171fc556e52079dc" kindref="member">DDRCTL_HWLPCTL_HW_LP_EN_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="483" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="483" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a2964a960901347c513ce21b11d67e823" prot="public" static="no">
        <name>DDRCTL_RFSHCTL0_REFRESH_MARGIN_MASK</name>
        <initializer>(0xF00000UL)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="492" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="492" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1aa950779f6efb9ebf20a6303dae379137" prot="public" static="no">
        <name>DDRCTL_RFSHCTL0_REFRESH_MARGIN_SHIFT</name>
        <initializer>(20U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="493" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="493" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a04ac2188179308a2ef05dcdcdbcdb49d" prot="public" static="no">
        <name>DDRCTL_RFSHCTL0_REFRESH_MARGIN_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__ddrctl__regs_8h_1aa950779f6efb9ebf20a6303dae379137" kindref="member">DDRCTL_RFSHCTL0_REFRESH_MARGIN_SHIFT</ref>) &amp; <ref refid="hpm__ddrctl__regs_8h_1a2964a960901347c513ce21b11d67e823" kindref="member">DDRCTL_RFSHCTL0_REFRESH_MARGIN_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="494" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="494" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a75d90c4f5bd6054a5a70c4d118912ad4" prot="public" static="no">
        <name>DDRCTL_RFSHCTL0_REFRESH_MARGIN_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1a2964a960901347c513ce21b11d67e823" kindref="member">DDRCTL_RFSHCTL0_REFRESH_MARGIN_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1aa950779f6efb9ebf20a6303dae379137" kindref="member">DDRCTL_RFSHCTL0_REFRESH_MARGIN_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="495" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="495" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1aa884cbadfdd31284c02040502a62b0c5" prot="public" static="no">
        <name>DDRCTL_RFSHCTL0_REFRESH_TO_X32_MASK</name>
        <initializer>(0x1F000UL)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="505" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="505" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a680a264fc9d7ecb02e3d7d8d227dd51e" prot="public" static="no">
        <name>DDRCTL_RFSHCTL0_REFRESH_TO_X32_SHIFT</name>
        <initializer>(12U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="506" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="506" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a7676fec14bc38576eaa6587176bcc700" prot="public" static="no">
        <name>DDRCTL_RFSHCTL0_REFRESH_TO_X32_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__ddrctl__regs_8h_1a680a264fc9d7ecb02e3d7d8d227dd51e" kindref="member">DDRCTL_RFSHCTL0_REFRESH_TO_X32_SHIFT</ref>) &amp; <ref refid="hpm__ddrctl__regs_8h_1aa884cbadfdd31284c02040502a62b0c5" kindref="member">DDRCTL_RFSHCTL0_REFRESH_TO_X32_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="507" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="507" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a8589346b42ab16d0901daf0926f61374" prot="public" static="no">
        <name>DDRCTL_RFSHCTL0_REFRESH_TO_X32_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1aa884cbadfdd31284c02040502a62b0c5" kindref="member">DDRCTL_RFSHCTL0_REFRESH_TO_X32_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1a680a264fc9d7ecb02e3d7d8d227dd51e" kindref="member">DDRCTL_RFSHCTL0_REFRESH_TO_X32_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="508" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="508" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a6242f6eb44ee610863bb6bad960c2b20" prot="public" static="no">
        <name>DDRCTL_RFSHCTL0_REFRESH_BURST_MASK</name>
        <initializer>(0x1F0U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="522" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="522" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1afacc5644ce5144d6a233215a6302f7ab" prot="public" static="no">
        <name>DDRCTL_RFSHCTL0_REFRESH_BURST_SHIFT</name>
        <initializer>(4U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="523" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="523" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1aec46d79cdf61da3e8b5d8e77531fc015" prot="public" static="no">
        <name>DDRCTL_RFSHCTL0_REFRESH_BURST_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__ddrctl__regs_8h_1afacc5644ce5144d6a233215a6302f7ab" kindref="member">DDRCTL_RFSHCTL0_REFRESH_BURST_SHIFT</ref>) &amp; <ref refid="hpm__ddrctl__regs_8h_1a6242f6eb44ee610863bb6bad960c2b20" kindref="member">DDRCTL_RFSHCTL0_REFRESH_BURST_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="524" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="524" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a6506b10c6745ee158c6771a50fd20b51" prot="public" static="no">
        <name>DDRCTL_RFSHCTL0_REFRESH_BURST_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1a6242f6eb44ee610863bb6bad960c2b20" kindref="member">DDRCTL_RFSHCTL0_REFRESH_BURST_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1afacc5644ce5144d6a233215a6302f7ab" kindref="member">DDRCTL_RFSHCTL0_REFRESH_BURST_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="525" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="525" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a2eaaeec5dceadf3a21702f48787fc625" prot="public" static="no">
        <name>DDRCTL_RFSHCTL1_REFRESH_TIMER1_START_VALUE_X32_MASK</name>
        <initializer>(0xFFF0000UL)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="536" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="536" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a65eadd6fdff9dfc6d97d5258fbb9105a" prot="public" static="no">
        <name>DDRCTL_RFSHCTL1_REFRESH_TIMER1_START_VALUE_X32_SHIFT</name>
        <initializer>(16U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="537" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="537" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1af40449b9e5e6cd80cd23b8d30372b130" prot="public" static="no">
        <name>DDRCTL_RFSHCTL1_REFRESH_TIMER1_START_VALUE_X32_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__ddrctl__regs_8h_1a65eadd6fdff9dfc6d97d5258fbb9105a" kindref="member">DDRCTL_RFSHCTL1_REFRESH_TIMER1_START_VALUE_X32_SHIFT</ref>) &amp; <ref refid="hpm__ddrctl__regs_8h_1a2eaaeec5dceadf3a21702f48787fc625" kindref="member">DDRCTL_RFSHCTL1_REFRESH_TIMER1_START_VALUE_X32_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="538" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="538" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a5a982af433690bfdc265c60924683d5c" prot="public" static="no">
        <name>DDRCTL_RFSHCTL1_REFRESH_TIMER1_START_VALUE_X32_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1a2eaaeec5dceadf3a21702f48787fc625" kindref="member">DDRCTL_RFSHCTL1_REFRESH_TIMER1_START_VALUE_X32_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1a65eadd6fdff9dfc6d97d5258fbb9105a" kindref="member">DDRCTL_RFSHCTL1_REFRESH_TIMER1_START_VALUE_X32_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="539" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="539" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a9ae44f9345900be0a422737628f5ef5a" prot="public" static="no">
        <name>DDRCTL_RFSHCTL1_REFRESH_TIMER0_START_VALUE_X32_MASK</name>
        <initializer>(0xFFFU)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="549" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="549" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a63fbb15bd682de372d5e227b2e2f71bd" prot="public" static="no">
        <name>DDRCTL_RFSHCTL1_REFRESH_TIMER0_START_VALUE_X32_SHIFT</name>
        <initializer>(0U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="550" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="550" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1ae529f86cc8810142da5ed7985c89dc05" prot="public" static="no">
        <name>DDRCTL_RFSHCTL1_REFRESH_TIMER0_START_VALUE_X32_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__ddrctl__regs_8h_1a63fbb15bd682de372d5e227b2e2f71bd" kindref="member">DDRCTL_RFSHCTL1_REFRESH_TIMER0_START_VALUE_X32_SHIFT</ref>) &amp; <ref refid="hpm__ddrctl__regs_8h_1a9ae44f9345900be0a422737628f5ef5a" kindref="member">DDRCTL_RFSHCTL1_REFRESH_TIMER0_START_VALUE_X32_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="551" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="551" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a363f7d386ecb27fce3363c01dfdb1d83" prot="public" static="no">
        <name>DDRCTL_RFSHCTL1_REFRESH_TIMER0_START_VALUE_X32_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1a9ae44f9345900be0a422737628f5ef5a" kindref="member">DDRCTL_RFSHCTL1_REFRESH_TIMER0_START_VALUE_X32_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1a63fbb15bd682de372d5e227b2e2f71bd" kindref="member">DDRCTL_RFSHCTL1_REFRESH_TIMER0_START_VALUE_X32_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="552" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="552" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a15505a151cc3d9a35a305fd6a643d2a3" prot="public" static="no">
        <name>DDRCTL_RFSHCTL3_REFRESH_UPDATE_LEVEL_MASK</name>
        <initializer>(0x2U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="563" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="563" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a659b480763b4147677dbe16f0d9d8f1f" prot="public" static="no">
        <name>DDRCTL_RFSHCTL3_REFRESH_UPDATE_LEVEL_SHIFT</name>
        <initializer>(1U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="564" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="564" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1accbd98dd12b0d88fc67c3182685d2c58" prot="public" static="no">
        <name>DDRCTL_RFSHCTL3_REFRESH_UPDATE_LEVEL_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__ddrctl__regs_8h_1a659b480763b4147677dbe16f0d9d8f1f" kindref="member">DDRCTL_RFSHCTL3_REFRESH_UPDATE_LEVEL_SHIFT</ref>) &amp; <ref refid="hpm__ddrctl__regs_8h_1a15505a151cc3d9a35a305fd6a643d2a3" kindref="member">DDRCTL_RFSHCTL3_REFRESH_UPDATE_LEVEL_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="565" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="565" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1ad991d777038a757ff8aa3541ce216628" prot="public" static="no">
        <name>DDRCTL_RFSHCTL3_REFRESH_UPDATE_LEVEL_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1a15505a151cc3d9a35a305fd6a643d2a3" kindref="member">DDRCTL_RFSHCTL3_REFRESH_UPDATE_LEVEL_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1a659b480763b4147677dbe16f0d9d8f1f" kindref="member">DDRCTL_RFSHCTL3_REFRESH_UPDATE_LEVEL_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="566" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="566" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a772f530100fc212b9a852cd2801cf2f9" prot="public" static="no">
        <name>DDRCTL_RFSHCTL3_DIS_AUTO_REFRESH_MASK</name>
        <initializer>(0x1U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="578" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="578" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1ab6e34dd5028fcbccbfcec8447472a8ac" prot="public" static="no">
        <name>DDRCTL_RFSHCTL3_DIS_AUTO_REFRESH_SHIFT</name>
        <initializer>(0U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="579" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="579" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a1e7703f6a6d0b232432847b95fc8f5ff" prot="public" static="no">
        <name>DDRCTL_RFSHCTL3_DIS_AUTO_REFRESH_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__ddrctl__regs_8h_1ab6e34dd5028fcbccbfcec8447472a8ac" kindref="member">DDRCTL_RFSHCTL3_DIS_AUTO_REFRESH_SHIFT</ref>) &amp; <ref refid="hpm__ddrctl__regs_8h_1a772f530100fc212b9a852cd2801cf2f9" kindref="member">DDRCTL_RFSHCTL3_DIS_AUTO_REFRESH_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="580" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="580" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a60b6629dbbb45d4509a026337dc3d7ae" prot="public" static="no">
        <name>DDRCTL_RFSHCTL3_DIS_AUTO_REFRESH_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1a772f530100fc212b9a852cd2801cf2f9" kindref="member">DDRCTL_RFSHCTL3_DIS_AUTO_REFRESH_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1ab6e34dd5028fcbccbfcec8447472a8ac" kindref="member">DDRCTL_RFSHCTL3_DIS_AUTO_REFRESH_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="581" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="581" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a566e885f761ad8e24100ebb14fb41c89" prot="public" static="no">
        <name>DDRCTL_RFSHTMG_T_RFC_NOM_X32_MASK</name>
        <initializer>(0xFFF0000UL)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="598" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="598" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a616b988cd37c3053905fdd3bec35ca6a" prot="public" static="no">
        <name>DDRCTL_RFSHTMG_T_RFC_NOM_X32_SHIFT</name>
        <initializer>(16U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="599" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="599" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1aaa9cf4f945da449b54bc7a2aea079a81" prot="public" static="no">
        <name>DDRCTL_RFSHTMG_T_RFC_NOM_X32_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__ddrctl__regs_8h_1a616b988cd37c3053905fdd3bec35ca6a" kindref="member">DDRCTL_RFSHTMG_T_RFC_NOM_X32_SHIFT</ref>) &amp; <ref refid="hpm__ddrctl__regs_8h_1a566e885f761ad8e24100ebb14fb41c89" kindref="member">DDRCTL_RFSHTMG_T_RFC_NOM_X32_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="600" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="600" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1af873a0867d0006790a8762e5c8b9a017" prot="public" static="no">
        <name>DDRCTL_RFSHTMG_T_RFC_NOM_X32_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1a566e885f761ad8e24100ebb14fb41c89" kindref="member">DDRCTL_RFSHTMG_T_RFC_NOM_X32_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1a616b988cd37c3053905fdd3bec35ca6a" kindref="member">DDRCTL_RFSHTMG_T_RFC_NOM_X32_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="601" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="601" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1aabba8597bbdf9bfb22a037ca0ee02ed0" prot="public" static="no">
        <name>DDRCTL_RFSHTMG_T_RFC_MIN_MASK</name>
        <initializer>(0x1FFU)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="617" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="617" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1ab9339efd2195b102e094754ff89b245d" prot="public" static="no">
        <name>DDRCTL_RFSHTMG_T_RFC_MIN_SHIFT</name>
        <initializer>(0U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="618" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="618" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1ad8591007c48740852764cf9f6bc69ee5" prot="public" static="no">
        <name>DDRCTL_RFSHTMG_T_RFC_MIN_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__ddrctl__regs_8h_1ab9339efd2195b102e094754ff89b245d" kindref="member">DDRCTL_RFSHTMG_T_RFC_MIN_SHIFT</ref>) &amp; <ref refid="hpm__ddrctl__regs_8h_1aabba8597bbdf9bfb22a037ca0ee02ed0" kindref="member">DDRCTL_RFSHTMG_T_RFC_MIN_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="619" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="619" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1aad14aa6107e6b45eb78ef2110ca38bb0" prot="public" static="no">
        <name>DDRCTL_RFSHTMG_T_RFC_MIN_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1aabba8597bbdf9bfb22a037ca0ee02ed0" kindref="member">DDRCTL_RFSHTMG_T_RFC_MIN_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1ab9339efd2195b102e094754ff89b245d" kindref="member">DDRCTL_RFSHTMG_T_RFC_MIN_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="620" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="620" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a9f6258b7b46cf81cb3aa31eea4a39fc9" prot="public" static="no">
        <name>DDRCTL_ECCUADDR0_ECC_UNCORR_RANK_MASK</name>
        <initializer>(0x3000000UL)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="630" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="630" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a80c28f8d1a968f7b7c7332fde0627e3d" prot="public" static="no">
        <name>DDRCTL_ECCUADDR0_ECC_UNCORR_RANK_SHIFT</name>
        <initializer>(24U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="631" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="631" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a9ef88ead66eb8b551802bd3cbb511f30" prot="public" static="no">
        <name>DDRCTL_ECCUADDR0_ECC_UNCORR_RANK_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1a9f6258b7b46cf81cb3aa31eea4a39fc9" kindref="member">DDRCTL_ECCUADDR0_ECC_UNCORR_RANK_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1a80c28f8d1a968f7b7c7332fde0627e3d" kindref="member">DDRCTL_ECCUADDR0_ECC_UNCORR_RANK_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="632" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="632" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a70babf2995d3a8ddf898a9456bd8dd20" prot="public" static="no">
        <name>DDRCTL_ECCUADDR0_ECC_UNCORR_ROW_MASK</name>
        <initializer>(0x3FFFFUL)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="641" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="641" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a4e2c72d0a329488d2f47ddf87c4f9bea" prot="public" static="no">
        <name>DDRCTL_ECCUADDR0_ECC_UNCORR_ROW_SHIFT</name>
        <initializer>(0U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="642" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="642" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a69a15dce55343f6846c5decd4268ad3d" prot="public" static="no">
        <name>DDRCTL_ECCUADDR0_ECC_UNCORR_ROW_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1a70babf2995d3a8ddf898a9456bd8dd20" kindref="member">DDRCTL_ECCUADDR0_ECC_UNCORR_ROW_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1a4e2c72d0a329488d2f47ddf87c4f9bea" kindref="member">DDRCTL_ECCUADDR0_ECC_UNCORR_ROW_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="643" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="643" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a26500f2dd6dc56cdc68551fda39734d8" prot="public" static="no">
        <name>DDRCTL_CRCPARCTL0_DFI_ALERT_ERR_CNT_CLR_MASK</name>
        <initializer>(0x4U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="653" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="653" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a6983c6a0d6dac1cfd00a7f5903022020" prot="public" static="no">
        <name>DDRCTL_CRCPARCTL0_DFI_ALERT_ERR_CNT_CLR_SHIFT</name>
        <initializer>(2U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="654" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="654" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a026473cb0d7aa68898febf54e06a6f52" prot="public" static="no">
        <name>DDRCTL_CRCPARCTL0_DFI_ALERT_ERR_CNT_CLR_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__ddrctl__regs_8h_1a6983c6a0d6dac1cfd00a7f5903022020" kindref="member">DDRCTL_CRCPARCTL0_DFI_ALERT_ERR_CNT_CLR_SHIFT</ref>) &amp; <ref refid="hpm__ddrctl__regs_8h_1a26500f2dd6dc56cdc68551fda39734d8" kindref="member">DDRCTL_CRCPARCTL0_DFI_ALERT_ERR_CNT_CLR_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="655" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="655" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1aaa56f17d4aaf35e5888e3c679822466d" prot="public" static="no">
        <name>DDRCTL_CRCPARCTL0_DFI_ALERT_ERR_CNT_CLR_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1a26500f2dd6dc56cdc68551fda39734d8" kindref="member">DDRCTL_CRCPARCTL0_DFI_ALERT_ERR_CNT_CLR_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1a6983c6a0d6dac1cfd00a7f5903022020" kindref="member">DDRCTL_CRCPARCTL0_DFI_ALERT_ERR_CNT_CLR_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="656" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="656" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a5165b2733b85e6075f6d17c78d2f8e7e" prot="public" static="no">
        <name>DDRCTL_CRCPARCTL0_DFI_ALERT_ERR_INT_CLR_MASK</name>
        <initializer>(0x2U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="665" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="665" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a1e92545410d6399483805f171425137d" prot="public" static="no">
        <name>DDRCTL_CRCPARCTL0_DFI_ALERT_ERR_INT_CLR_SHIFT</name>
        <initializer>(1U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="666" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="666" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1aac1f017ba67afd2952f091d11db9d442" prot="public" static="no">
        <name>DDRCTL_CRCPARCTL0_DFI_ALERT_ERR_INT_CLR_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__ddrctl__regs_8h_1a1e92545410d6399483805f171425137d" kindref="member">DDRCTL_CRCPARCTL0_DFI_ALERT_ERR_INT_CLR_SHIFT</ref>) &amp; <ref refid="hpm__ddrctl__regs_8h_1a5165b2733b85e6075f6d17c78d2f8e7e" kindref="member">DDRCTL_CRCPARCTL0_DFI_ALERT_ERR_INT_CLR_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="667" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="667" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a8241191f0383b57d9f86805d8b6fb5b7" prot="public" static="no">
        <name>DDRCTL_CRCPARCTL0_DFI_ALERT_ERR_INT_CLR_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1a5165b2733b85e6075f6d17c78d2f8e7e" kindref="member">DDRCTL_CRCPARCTL0_DFI_ALERT_ERR_INT_CLR_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1a1e92545410d6399483805f171425137d" kindref="member">DDRCTL_CRCPARCTL0_DFI_ALERT_ERR_INT_CLR_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="668" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="668" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a51f7d7f0add41445b8a53507e0fa270d" prot="public" static="no">
        <name>DDRCTL_CRCPARCTL0_DFI_ALERT_ERR_INT_EN_MASK</name>
        <initializer>(0x1U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="677" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="677" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1acb4023a21809eb436a55d3fb642f7b3e" prot="public" static="no">
        <name>DDRCTL_CRCPARCTL0_DFI_ALERT_ERR_INT_EN_SHIFT</name>
        <initializer>(0U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="678" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="678" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a909acf2d07f5ec76ff7304c934d63afd" prot="public" static="no">
        <name>DDRCTL_CRCPARCTL0_DFI_ALERT_ERR_INT_EN_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__ddrctl__regs_8h_1acb4023a21809eb436a55d3fb642f7b3e" kindref="member">DDRCTL_CRCPARCTL0_DFI_ALERT_ERR_INT_EN_SHIFT</ref>) &amp; <ref refid="hpm__ddrctl__regs_8h_1a51f7d7f0add41445b8a53507e0fa270d" kindref="member">DDRCTL_CRCPARCTL0_DFI_ALERT_ERR_INT_EN_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="679" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="679" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a76322b66dccaec08832bf1cebbf8ce46" prot="public" static="no">
        <name>DDRCTL_CRCPARCTL0_DFI_ALERT_ERR_INT_EN_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1a51f7d7f0add41445b8a53507e0fa270d" kindref="member">DDRCTL_CRCPARCTL0_DFI_ALERT_ERR_INT_EN_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1acb4023a21809eb436a55d3fb642f7b3e" kindref="member">DDRCTL_CRCPARCTL0_DFI_ALERT_ERR_INT_EN_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="680" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="680" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1aa3492c70fd781bfa46a3b60e021b45f9" prot="public" static="no">
        <name>DDRCTL_CRCPARSTAT_DFI_ALERT_ERR_INT_MASK</name>
        <initializer>(0x10000UL)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="691" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="691" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a371cd0c1c968b416e7d86818eda26565" prot="public" static="no">
        <name>DDRCTL_CRCPARSTAT_DFI_ALERT_ERR_INT_SHIFT</name>
        <initializer>(16U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="692" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="692" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a318e9a5c5fa64052e9ac322f62989c3b" prot="public" static="no">
        <name>DDRCTL_CRCPARSTAT_DFI_ALERT_ERR_INT_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1aa3492c70fd781bfa46a3b60e021b45f9" kindref="member">DDRCTL_CRCPARSTAT_DFI_ALERT_ERR_INT_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1a371cd0c1c968b416e7d86818eda26565" kindref="member">DDRCTL_CRCPARSTAT_DFI_ALERT_ERR_INT_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="693" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="693" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a9d28c18740d305ad637f4941ecbebddb" prot="public" static="no">
        <name>DDRCTL_CRCPARSTAT_DFI_ALERT_ERR_CNT_MASK</name>
        <initializer>(0xFFFFU)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="703" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="703" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1ad739267cb567d8dfd25c8f1f3e9324ea" prot="public" static="no">
        <name>DDRCTL_CRCPARSTAT_DFI_ALERT_ERR_CNT_SHIFT</name>
        <initializer>(0U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="704" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="704" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a51a5ef4fdde8fb522555a68908dc6198" prot="public" static="no">
        <name>DDRCTL_CRCPARSTAT_DFI_ALERT_ERR_CNT_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1a9d28c18740d305ad637f4941ecbebddb" kindref="member">DDRCTL_CRCPARSTAT_DFI_ALERT_ERR_CNT_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1ad739267cb567d8dfd25c8f1f3e9324ea" kindref="member">DDRCTL_CRCPARSTAT_DFI_ALERT_ERR_CNT_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="705" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="705" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1ac7d64e4fefea8d3f87b7a4a39382dbe9" prot="public" static="no">
        <name>DDRCTL_INIT0_SKIP_DRAM_INIT_MASK</name>
        <initializer>(0xC0000000UL)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="719" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="719" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1aaab89748c3649c5420f72153f017cd83" prot="public" static="no">
        <name>DDRCTL_INIT0_SKIP_DRAM_INIT_SHIFT</name>
        <initializer>(30U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="720" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="720" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a28fc458e5f29e07cdc9a3e3bb2ffbb89" prot="public" static="no">
        <name>DDRCTL_INIT0_SKIP_DRAM_INIT_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__ddrctl__regs_8h_1aaab89748c3649c5420f72153f017cd83" kindref="member">DDRCTL_INIT0_SKIP_DRAM_INIT_SHIFT</ref>) &amp; <ref refid="hpm__ddrctl__regs_8h_1ac7d64e4fefea8d3f87b7a4a39382dbe9" kindref="member">DDRCTL_INIT0_SKIP_DRAM_INIT_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="721" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="721" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1aec0d5313419f4530fb91fddddab34961" prot="public" static="no">
        <name>DDRCTL_INIT0_SKIP_DRAM_INIT_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1ac7d64e4fefea8d3f87b7a4a39382dbe9" kindref="member">DDRCTL_INIT0_SKIP_DRAM_INIT_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1aaab89748c3649c5420f72153f017cd83" kindref="member">DDRCTL_INIT0_SKIP_DRAM_INIT_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="722" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="722" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1af03ef000b7bf5f0ab4f0f472ee73c21a" prot="public" static="no">
        <name>DDRCTL_INIT0_POST_CKE_X1024_MASK</name>
        <initializer>(0x3FF0000UL)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="735" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="735" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a2a6eaaac99c90abcce44a3168a831776" prot="public" static="no">
        <name>DDRCTL_INIT0_POST_CKE_X1024_SHIFT</name>
        <initializer>(16U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="736" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="736" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a466f0d1940f84fad29bd5f0898cb5ccf" prot="public" static="no">
        <name>DDRCTL_INIT0_POST_CKE_X1024_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__ddrctl__regs_8h_1a2a6eaaac99c90abcce44a3168a831776" kindref="member">DDRCTL_INIT0_POST_CKE_X1024_SHIFT</ref>) &amp; <ref refid="hpm__ddrctl__regs_8h_1af03ef000b7bf5f0ab4f0f472ee73c21a" kindref="member">DDRCTL_INIT0_POST_CKE_X1024_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="737" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="737" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1ad8840e29d1ec2f5c3b332b55c2d4eb6a" prot="public" static="no">
        <name>DDRCTL_INIT0_POST_CKE_X1024_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1af03ef000b7bf5f0ab4f0f472ee73c21a" kindref="member">DDRCTL_INIT0_POST_CKE_X1024_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1a2a6eaaac99c90abcce44a3168a831776" kindref="member">DDRCTL_INIT0_POST_CKE_X1024_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="738" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="738" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1adab614be66017f30d339074b2216e212" prot="public" static="no">
        <name>DDRCTL_INIT0_PRE_CKE_X1024_MASK</name>
        <initializer>(0x3FFU)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="751" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="751" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a3d9529aadae797b77a1a6e41feaf3d0f" prot="public" static="no">
        <name>DDRCTL_INIT0_PRE_CKE_X1024_SHIFT</name>
        <initializer>(0U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="752" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="752" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a92a214f6260064b12acccc4f12a197d6" prot="public" static="no">
        <name>DDRCTL_INIT0_PRE_CKE_X1024_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__ddrctl__regs_8h_1a3d9529aadae797b77a1a6e41feaf3d0f" kindref="member">DDRCTL_INIT0_PRE_CKE_X1024_SHIFT</ref>) &amp; <ref refid="hpm__ddrctl__regs_8h_1adab614be66017f30d339074b2216e212" kindref="member">DDRCTL_INIT0_PRE_CKE_X1024_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="753" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="753" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a77614264a732352df6f2e5309a277065" prot="public" static="no">
        <name>DDRCTL_INIT0_PRE_CKE_X1024_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1adab614be66017f30d339074b2216e212" kindref="member">DDRCTL_INIT0_PRE_CKE_X1024_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1a3d9529aadae797b77a1a6e41feaf3d0f" kindref="member">DDRCTL_INIT0_PRE_CKE_X1024_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="754" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="754" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1ad5350dce320540748218510c52d0a5da" prot="public" static="no">
        <name>DDRCTL_INIT1_DRAM_RSTN_X1024_MASK</name>
        <initializer>(0xFF0000UL)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="765" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="765" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1aada38e877b6d9fa9d164d305340ff5b2" prot="public" static="no">
        <name>DDRCTL_INIT1_DRAM_RSTN_X1024_SHIFT</name>
        <initializer>(16U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="766" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="766" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1acdce278e069144221d07cea76bfe97e6" prot="public" static="no">
        <name>DDRCTL_INIT1_DRAM_RSTN_X1024_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__ddrctl__regs_8h_1aada38e877b6d9fa9d164d305340ff5b2" kindref="member">DDRCTL_INIT1_DRAM_RSTN_X1024_SHIFT</ref>) &amp; <ref refid="hpm__ddrctl__regs_8h_1ad5350dce320540748218510c52d0a5da" kindref="member">DDRCTL_INIT1_DRAM_RSTN_X1024_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="767" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="767" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1aa72b8f3c14dae4a05255d321f01dc0c4" prot="public" static="no">
        <name>DDRCTL_INIT1_DRAM_RSTN_X1024_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1ad5350dce320540748218510c52d0a5da" kindref="member">DDRCTL_INIT1_DRAM_RSTN_X1024_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1aada38e877b6d9fa9d164d305340ff5b2" kindref="member">DDRCTL_INIT1_DRAM_RSTN_X1024_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="768" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="768" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1aa4b82c3b739d38101884962598d7288d" prot="public" static="no">
        <name>DDRCTL_INIT1_FINAL_WAIT_X32_MASK</name>
        <initializer>(0x7F00U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="779" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="779" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a8358402f55084015ab3dbdf2b417ee84" prot="public" static="no">
        <name>DDRCTL_INIT1_FINAL_WAIT_X32_SHIFT</name>
        <initializer>(8U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="780" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="780" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a3bebfaf6d6e2ecd72227fd86e86e9e7f" prot="public" static="no">
        <name>DDRCTL_INIT1_FINAL_WAIT_X32_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__ddrctl__regs_8h_1a8358402f55084015ab3dbdf2b417ee84" kindref="member">DDRCTL_INIT1_FINAL_WAIT_X32_SHIFT</ref>) &amp; <ref refid="hpm__ddrctl__regs_8h_1aa4b82c3b739d38101884962598d7288d" kindref="member">DDRCTL_INIT1_FINAL_WAIT_X32_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="781" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="781" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1aa4abd4fc0e827334fc0ac380c7753a3d" prot="public" static="no">
        <name>DDRCTL_INIT1_FINAL_WAIT_X32_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1aa4b82c3b739d38101884962598d7288d" kindref="member">DDRCTL_INIT1_FINAL_WAIT_X32_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1a8358402f55084015ab3dbdf2b417ee84" kindref="member">DDRCTL_INIT1_FINAL_WAIT_X32_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="782" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="782" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1acd9a16bc35cc81e3bf05b45fe508383b" prot="public" static="no">
        <name>DDRCTL_INIT1_PRE_OCD_X32_MASK</name>
        <initializer>(0xFU)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="793" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="793" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a62d2cb326e2b0ace96796eb042f05d87" prot="public" static="no">
        <name>DDRCTL_INIT1_PRE_OCD_X32_SHIFT</name>
        <initializer>(0U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="794" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="794" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1aae4a189d1295b8d304421b77ced6e377" prot="public" static="no">
        <name>DDRCTL_INIT1_PRE_OCD_X32_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__ddrctl__regs_8h_1a62d2cb326e2b0ace96796eb042f05d87" kindref="member">DDRCTL_INIT1_PRE_OCD_X32_SHIFT</ref>) &amp; <ref refid="hpm__ddrctl__regs_8h_1acd9a16bc35cc81e3bf05b45fe508383b" kindref="member">DDRCTL_INIT1_PRE_OCD_X32_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="795" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="795" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a5dfbe91b8bc5da49057f578286eb8f27" prot="public" static="no">
        <name>DDRCTL_INIT1_PRE_OCD_X32_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1acd9a16bc35cc81e3bf05b45fe508383b" kindref="member">DDRCTL_INIT1_PRE_OCD_X32_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1a62d2cb326e2b0ace96796eb042f05d87" kindref="member">DDRCTL_INIT1_PRE_OCD_X32_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="796" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="796" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a0f4587cf4574c977c28c4bf9eefbc902" prot="public" static="no">
        <name>DDRCTL_INIT3_MR_MASK</name>
        <initializer>(0xFFFF0000UL)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="808" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="808" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1ad16fdb2f85033f1cb068edede0ea5f74" prot="public" static="no">
        <name>DDRCTL_INIT3_MR_SHIFT</name>
        <initializer>(16U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="809" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="809" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a366eaf167a1daa3f5bcf57e8e7afb069" prot="public" static="no">
        <name>DDRCTL_INIT3_MR_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__ddrctl__regs_8h_1ad16fdb2f85033f1cb068edede0ea5f74" kindref="member">DDRCTL_INIT3_MR_SHIFT</ref>) &amp; <ref refid="hpm__ddrctl__regs_8h_1a0f4587cf4574c977c28c4bf9eefbc902" kindref="member">DDRCTL_INIT3_MR_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="810" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="810" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a35e9211a2225ea35f78618c8ecc6d56f" prot="public" static="no">
        <name>DDRCTL_INIT3_MR_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1a0f4587cf4574c977c28c4bf9eefbc902" kindref="member">DDRCTL_INIT3_MR_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1ad16fdb2f85033f1cb068edede0ea5f74" kindref="member">DDRCTL_INIT3_MR_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="811" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="811" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a16be545d55345eea7128cc83ac536038" prot="public" static="no">
        <name>DDRCTL_INIT3_EMR_MASK</name>
        <initializer>(0xFFFFU)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="821" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="821" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a3acae4d41845e77cadd85edc1b6d0880" prot="public" static="no">
        <name>DDRCTL_INIT3_EMR_SHIFT</name>
        <initializer>(0U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="822" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="822" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a3074215eee42bbc8c0ee58973e204872" prot="public" static="no">
        <name>DDRCTL_INIT3_EMR_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__ddrctl__regs_8h_1a3acae4d41845e77cadd85edc1b6d0880" kindref="member">DDRCTL_INIT3_EMR_SHIFT</ref>) &amp; <ref refid="hpm__ddrctl__regs_8h_1a16be545d55345eea7128cc83ac536038" kindref="member">DDRCTL_INIT3_EMR_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="823" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="823" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a1285444f9a82f87290f2256e0be8befd" prot="public" static="no">
        <name>DDRCTL_INIT3_EMR_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1a16be545d55345eea7128cc83ac536038" kindref="member">DDRCTL_INIT3_EMR_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1a3acae4d41845e77cadd85edc1b6d0880" kindref="member">DDRCTL_INIT3_EMR_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="824" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="824" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a3c1a1dab8e0791c6eccf9248be42656f" prot="public" static="no">
        <name>DDRCTL_INIT4_EMR2_MASK</name>
        <initializer>(0xFFFF0000UL)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="834" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="834" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a45d2655cc32039371a4bd97b0f0a7926" prot="public" static="no">
        <name>DDRCTL_INIT4_EMR2_SHIFT</name>
        <initializer>(16U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="835" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="835" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a8d95ed24142e5c5e0e7e276f413f9880" prot="public" static="no">
        <name>DDRCTL_INIT4_EMR2_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__ddrctl__regs_8h_1a45d2655cc32039371a4bd97b0f0a7926" kindref="member">DDRCTL_INIT4_EMR2_SHIFT</ref>) &amp; <ref refid="hpm__ddrctl__regs_8h_1a3c1a1dab8e0791c6eccf9248be42656f" kindref="member">DDRCTL_INIT4_EMR2_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="836" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="836" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a4fd58c0bedf1e663c2fc5ad356fe8b98" prot="public" static="no">
        <name>DDRCTL_INIT4_EMR2_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1a3c1a1dab8e0791c6eccf9248be42656f" kindref="member">DDRCTL_INIT4_EMR2_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1a45d2655cc32039371a4bd97b0f0a7926" kindref="member">DDRCTL_INIT4_EMR2_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="837" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="837" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a7c10330dfdd662b4f79227efef981782" prot="public" static="no">
        <name>DDRCTL_INIT4_EMR3_MASK</name>
        <initializer>(0xFFFFU)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="846" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="846" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a2be8c9aa2840625fd0231930155777a8" prot="public" static="no">
        <name>DDRCTL_INIT4_EMR3_SHIFT</name>
        <initializer>(0U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="847" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="847" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a1303553377f83c15698b9df739765e53" prot="public" static="no">
        <name>DDRCTL_INIT4_EMR3_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__ddrctl__regs_8h_1a2be8c9aa2840625fd0231930155777a8" kindref="member">DDRCTL_INIT4_EMR3_SHIFT</ref>) &amp; <ref refid="hpm__ddrctl__regs_8h_1a7c10330dfdd662b4f79227efef981782" kindref="member">DDRCTL_INIT4_EMR3_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="848" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="848" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a168dd7ef22146296022fe0428ef9ade3" prot="public" static="no">
        <name>DDRCTL_INIT4_EMR3_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1a7c10330dfdd662b4f79227efef981782" kindref="member">DDRCTL_INIT4_EMR3_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1a2be8c9aa2840625fd0231930155777a8" kindref="member">DDRCTL_INIT4_EMR3_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="849" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="849" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a6cb35f58a888c21b91d5159a91003bcd" prot="public" static="no">
        <name>DDRCTL_INIT5_DEV_ZQINIT_X32_MASK</name>
        <initializer>(0xFF0000UL)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="862" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="862" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a89c55acbe5c076da1bc318b080790bf8" prot="public" static="no">
        <name>DDRCTL_INIT5_DEV_ZQINIT_X32_SHIFT</name>
        <initializer>(16U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="863" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="863" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a629f103bfb5cabeeead855340b5cf7d7" prot="public" static="no">
        <name>DDRCTL_INIT5_DEV_ZQINIT_X32_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__ddrctl__regs_8h_1a89c55acbe5c076da1bc318b080790bf8" kindref="member">DDRCTL_INIT5_DEV_ZQINIT_X32_SHIFT</ref>) &amp; <ref refid="hpm__ddrctl__regs_8h_1a6cb35f58a888c21b91d5159a91003bcd" kindref="member">DDRCTL_INIT5_DEV_ZQINIT_X32_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="864" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="864" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a62cecdec75b566b601ea6b2dd886e341" prot="public" static="no">
        <name>DDRCTL_INIT5_DEV_ZQINIT_X32_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1a6cb35f58a888c21b91d5159a91003bcd" kindref="member">DDRCTL_INIT5_DEV_ZQINIT_X32_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1a89c55acbe5c076da1bc318b080790bf8" kindref="member">DDRCTL_INIT5_DEV_ZQINIT_X32_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="865" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="865" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a0835dde96a12e542e7b2a5b290dc1098" prot="public" static="no">
        <name>DDRCTL_DIMMCTL_DIMM_ADDR_MIRR_EN_MASK</name>
        <initializer>(0x2U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="882" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="882" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1abd8afa808f111d403df453d36a98892c" prot="public" static="no">
        <name>DDRCTL_DIMMCTL_DIMM_ADDR_MIRR_EN_SHIFT</name>
        <initializer>(1U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="883" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="883" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a25007cc4255176c33717683049755c25" prot="public" static="no">
        <name>DDRCTL_DIMMCTL_DIMM_ADDR_MIRR_EN_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__ddrctl__regs_8h_1abd8afa808f111d403df453d36a98892c" kindref="member">DDRCTL_DIMMCTL_DIMM_ADDR_MIRR_EN_SHIFT</ref>) &amp; <ref refid="hpm__ddrctl__regs_8h_1a0835dde96a12e542e7b2a5b290dc1098" kindref="member">DDRCTL_DIMMCTL_DIMM_ADDR_MIRR_EN_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="884" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="884" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1ab2324a811c99192393b3d5ee060206d7" prot="public" static="no">
        <name>DDRCTL_DIMMCTL_DIMM_ADDR_MIRR_EN_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1a0835dde96a12e542e7b2a5b290dc1098" kindref="member">DDRCTL_DIMMCTL_DIMM_ADDR_MIRR_EN_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1abd8afa808f111d403df453d36a98892c" kindref="member">DDRCTL_DIMMCTL_DIMM_ADDR_MIRR_EN_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="885" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="885" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a1e5aa75ec52925357570bcdf9253491d" prot="public" static="no">
        <name>DDRCTL_DIMMCTL_DIMM_STAGGER_CS_EN_MASK</name>
        <initializer>(0x1U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="896" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="896" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a6a6cae705f8bb9352c9dc3da25ee9239" prot="public" static="no">
        <name>DDRCTL_DIMMCTL_DIMM_STAGGER_CS_EN_SHIFT</name>
        <initializer>(0U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="897" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="897" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a7d19c4ec641810b9235b93b20690f67e" prot="public" static="no">
        <name>DDRCTL_DIMMCTL_DIMM_STAGGER_CS_EN_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__ddrctl__regs_8h_1a6a6cae705f8bb9352c9dc3da25ee9239" kindref="member">DDRCTL_DIMMCTL_DIMM_STAGGER_CS_EN_SHIFT</ref>) &amp; <ref refid="hpm__ddrctl__regs_8h_1a1e5aa75ec52925357570bcdf9253491d" kindref="member">DDRCTL_DIMMCTL_DIMM_STAGGER_CS_EN_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="898" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="898" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1ae8f441b577cc399f02786542ca3d9e87" prot="public" static="no">
        <name>DDRCTL_DIMMCTL_DIMM_STAGGER_CS_EN_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1a1e5aa75ec52925357570bcdf9253491d" kindref="member">DDRCTL_DIMMCTL_DIMM_STAGGER_CS_EN_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1a6a6cae705f8bb9352c9dc3da25ee9239" kindref="member">DDRCTL_DIMMCTL_DIMM_STAGGER_CS_EN_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="899" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="899" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a5208430fccc65f7cd4e80b36dd8fffe5" prot="public" static="no">
        <name>DDRCTL_RANKCTL_DIFF_RANK_WR_GAP_MASK</name>
        <initializer>(0xF00U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="912" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="912" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a94e9c0a5e28eab681edc3eace707eccf" prot="public" static="no">
        <name>DDRCTL_RANKCTL_DIFF_RANK_WR_GAP_SHIFT</name>
        <initializer>(8U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="913" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="913" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1adb668caab4af1a607da32127f8b37567" prot="public" static="no">
        <name>DDRCTL_RANKCTL_DIFF_RANK_WR_GAP_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__ddrctl__regs_8h_1a94e9c0a5e28eab681edc3eace707eccf" kindref="member">DDRCTL_RANKCTL_DIFF_RANK_WR_GAP_SHIFT</ref>) &amp; <ref refid="hpm__ddrctl__regs_8h_1a5208430fccc65f7cd4e80b36dd8fffe5" kindref="member">DDRCTL_RANKCTL_DIFF_RANK_WR_GAP_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="914" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="914" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1ad6a5ded8c4912a36acf09ce443945249" prot="public" static="no">
        <name>DDRCTL_RANKCTL_DIFF_RANK_WR_GAP_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1a5208430fccc65f7cd4e80b36dd8fffe5" kindref="member">DDRCTL_RANKCTL_DIFF_RANK_WR_GAP_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1a94e9c0a5e28eab681edc3eace707eccf" kindref="member">DDRCTL_RANKCTL_DIFF_RANK_WR_GAP_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="915" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="915" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a40a06b0c33e852362abfe5c40d063a12" prot="public" static="no">
        <name>DDRCTL_RANKCTL_DIFF_RANK_RD_GAP_MASK</name>
        <initializer>(0xF0U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="927" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="927" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a5162680a500d07910b86889768aca398" prot="public" static="no">
        <name>DDRCTL_RANKCTL_DIFF_RANK_RD_GAP_SHIFT</name>
        <initializer>(4U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="928" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="928" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a9827dfe3cf86df56f90f3053b377c981" prot="public" static="no">
        <name>DDRCTL_RANKCTL_DIFF_RANK_RD_GAP_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__ddrctl__regs_8h_1a5162680a500d07910b86889768aca398" kindref="member">DDRCTL_RANKCTL_DIFF_RANK_RD_GAP_SHIFT</ref>) &amp; <ref refid="hpm__ddrctl__regs_8h_1a40a06b0c33e852362abfe5c40d063a12" kindref="member">DDRCTL_RANKCTL_DIFF_RANK_RD_GAP_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="929" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="929" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a564b498295a444398478aa4d747c07ca" prot="public" static="no">
        <name>DDRCTL_RANKCTL_DIFF_RANK_RD_GAP_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1a40a06b0c33e852362abfe5c40d063a12" kindref="member">DDRCTL_RANKCTL_DIFF_RANK_RD_GAP_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1a5162680a500d07910b86889768aca398" kindref="member">DDRCTL_RANKCTL_DIFF_RANK_RD_GAP_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="930" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="930" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a648c9817850368bed3124758e3da4297" prot="public" static="no">
        <name>DDRCTL_RANKCTL_MAX_RANK_RD_MASK</name>
        <initializer>(0xFU)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="946" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="946" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a441a31e80e9c1a13943cfdcbc3d6eaf3" prot="public" static="no">
        <name>DDRCTL_RANKCTL_MAX_RANK_RD_SHIFT</name>
        <initializer>(0U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="947" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="947" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a5ae31cdc9131db4ab0f5d987ea8a750e" prot="public" static="no">
        <name>DDRCTL_RANKCTL_MAX_RANK_RD_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__ddrctl__regs_8h_1a441a31e80e9c1a13943cfdcbc3d6eaf3" kindref="member">DDRCTL_RANKCTL_MAX_RANK_RD_SHIFT</ref>) &amp; <ref refid="hpm__ddrctl__regs_8h_1a648c9817850368bed3124758e3da4297" kindref="member">DDRCTL_RANKCTL_MAX_RANK_RD_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="948" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="948" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a385441ee137bde117e32ddf78271454e" prot="public" static="no">
        <name>DDRCTL_RANKCTL_MAX_RANK_RD_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1a648c9817850368bed3124758e3da4297" kindref="member">DDRCTL_RANKCTL_MAX_RANK_RD_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1a441a31e80e9c1a13943cfdcbc3d6eaf3" kindref="member">DDRCTL_RANKCTL_MAX_RANK_RD_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="949" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="949" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1ae9e6f3ae0c7a8e7eeff3fdecba5cef37" prot="public" static="no">
        <name>DDRCTL_DRAMTMG0_WR2PRE_MASK</name>
        <initializer>(0x7F000000UL)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="966" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="966" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1af70da63185a18277da60e63fc84bfa9a" prot="public" static="no">
        <name>DDRCTL_DRAMTMG0_WR2PRE_SHIFT</name>
        <initializer>(24U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="967" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="967" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1af55d28654d2437d984fc8f24929d439f" prot="public" static="no">
        <name>DDRCTL_DRAMTMG0_WR2PRE_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__ddrctl__regs_8h_1af70da63185a18277da60e63fc84bfa9a" kindref="member">DDRCTL_DRAMTMG0_WR2PRE_SHIFT</ref>) &amp; <ref refid="hpm__ddrctl__regs_8h_1ae9e6f3ae0c7a8e7eeff3fdecba5cef37" kindref="member">DDRCTL_DRAMTMG0_WR2PRE_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="968" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="968" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1ae103997b3e370a2ab51db5c9988f75ad" prot="public" static="no">
        <name>DDRCTL_DRAMTMG0_WR2PRE_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1ae9e6f3ae0c7a8e7eeff3fdecba5cef37" kindref="member">DDRCTL_DRAMTMG0_WR2PRE_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1af70da63185a18277da60e63fc84bfa9a" kindref="member">DDRCTL_DRAMTMG0_WR2PRE_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="969" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="969" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1aaac6724a128d59a8edadfc559dcb7d48" prot="public" static="no">
        <name>DDRCTL_DRAMTMG0_T_FAW_MASK</name>
        <initializer>(0x3F0000UL)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="982" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="982" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a014253de4b700bb3a083dc5ad78e8e70" prot="public" static="no">
        <name>DDRCTL_DRAMTMG0_T_FAW_SHIFT</name>
        <initializer>(16U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="983" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="983" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1ab492b6510d4f5cf2bc11a3132be4aeca" prot="public" static="no">
        <name>DDRCTL_DRAMTMG0_T_FAW_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__ddrctl__regs_8h_1a014253de4b700bb3a083dc5ad78e8e70" kindref="member">DDRCTL_DRAMTMG0_T_FAW_SHIFT</ref>) &amp; <ref refid="hpm__ddrctl__regs_8h_1aaac6724a128d59a8edadfc559dcb7d48" kindref="member">DDRCTL_DRAMTMG0_T_FAW_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="984" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="984" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a7bac253bcdfe60978315bd9732bf8f80" prot="public" static="no">
        <name>DDRCTL_DRAMTMG0_T_FAW_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1aaac6724a128d59a8edadfc559dcb7d48" kindref="member">DDRCTL_DRAMTMG0_T_FAW_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1a014253de4b700bb3a083dc5ad78e8e70" kindref="member">DDRCTL_DRAMTMG0_T_FAW_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="985" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="985" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a5235bf314b622f4e23207cfbc2085054" prot="public" static="no">
        <name>DDRCTL_DRAMTMG0_T_RAS_MAX_MASK</name>
        <initializer>(0x7F00U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="995" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="995" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1ac2701d310960ba3075329a0dd1e0e5a3" prot="public" static="no">
        <name>DDRCTL_DRAMTMG0_T_RAS_MAX_SHIFT</name>
        <initializer>(8U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="996" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="996" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a96aad307fc8cca0775bb054e786d8e74" prot="public" static="no">
        <name>DDRCTL_DRAMTMG0_T_RAS_MAX_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__ddrctl__regs_8h_1ac2701d310960ba3075329a0dd1e0e5a3" kindref="member">DDRCTL_DRAMTMG0_T_RAS_MAX_SHIFT</ref>) &amp; <ref refid="hpm__ddrctl__regs_8h_1a5235bf314b622f4e23207cfbc2085054" kindref="member">DDRCTL_DRAMTMG0_T_RAS_MAX_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="997" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="997" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1adabb8f8ff9eb057ac2befd0011b2de97" prot="public" static="no">
        <name>DDRCTL_DRAMTMG0_T_RAS_MAX_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1a5235bf314b622f4e23207cfbc2085054" kindref="member">DDRCTL_DRAMTMG0_T_RAS_MAX_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1ac2701d310960ba3075329a0dd1e0e5a3" kindref="member">DDRCTL_DRAMTMG0_T_RAS_MAX_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="998" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="998" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1ac612ed2217b118b9f0ef8eb1c87b2332" prot="public" static="no">
        <name>DDRCTL_DRAMTMG0_T_RAS_MIN_MASK</name>
        <initializer>(0x3FU)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1010" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1010" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a071525c2b493b94385cdbd54ad09fea5" prot="public" static="no">
        <name>DDRCTL_DRAMTMG0_T_RAS_MIN_SHIFT</name>
        <initializer>(0U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1011" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1011" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1af6dd2058ea731a23e11c8b6c4f75d382" prot="public" static="no">
        <name>DDRCTL_DRAMTMG0_T_RAS_MIN_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__ddrctl__regs_8h_1a071525c2b493b94385cdbd54ad09fea5" kindref="member">DDRCTL_DRAMTMG0_T_RAS_MIN_SHIFT</ref>) &amp; <ref refid="hpm__ddrctl__regs_8h_1ac612ed2217b118b9f0ef8eb1c87b2332" kindref="member">DDRCTL_DRAMTMG0_T_RAS_MIN_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1012" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1012" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a983996ab76454934a5f63093604b3339" prot="public" static="no">
        <name>DDRCTL_DRAMTMG0_T_RAS_MIN_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1ac612ed2217b118b9f0ef8eb1c87b2332" kindref="member">DDRCTL_DRAMTMG0_T_RAS_MIN_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1a071525c2b493b94385cdbd54ad09fea5" kindref="member">DDRCTL_DRAMTMG0_T_RAS_MIN_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1013" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1013" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a4b98cc21fa50bc8de0c1743dc5248f18" prot="public" static="no">
        <name>DDRCTL_DRAMTMG1_T_XP_MASK</name>
        <initializer>(0x1F0000UL)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1025" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1025" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1aacdfb818b2d184f1f2fca3f44d0bb093" prot="public" static="no">
        <name>DDRCTL_DRAMTMG1_T_XP_SHIFT</name>
        <initializer>(16U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1026" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1026" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1af6a403a27eee17fb45b87ae04939d65d" prot="public" static="no">
        <name>DDRCTL_DRAMTMG1_T_XP_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__ddrctl__regs_8h_1aacdfb818b2d184f1f2fca3f44d0bb093" kindref="member">DDRCTL_DRAMTMG1_T_XP_SHIFT</ref>) &amp; <ref refid="hpm__ddrctl__regs_8h_1a4b98cc21fa50bc8de0c1743dc5248f18" kindref="member">DDRCTL_DRAMTMG1_T_XP_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1027" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1027" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1adbfdd36f7e221fb6d00c70a45a41e68a" prot="public" static="no">
        <name>DDRCTL_DRAMTMG1_T_XP_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1a4b98cc21fa50bc8de0c1743dc5248f18" kindref="member">DDRCTL_DRAMTMG1_T_XP_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1aacdfb818b2d184f1f2fca3f44d0bb093" kindref="member">DDRCTL_DRAMTMG1_T_XP_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1028" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1028" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1aa13669a5458b6f0563d42bdb5bcbe1e4" prot="public" static="no">
        <name>DDRCTL_DRAMTMG1_RD2PRE_MASK</name>
        <initializer>(0x1F00U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1046" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1046" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a345f73e08c13ab8bed579e2194babe92" prot="public" static="no">
        <name>DDRCTL_DRAMTMG1_RD2PRE_SHIFT</name>
        <initializer>(8U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1047" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1047" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a5a0e61f47946dd5ce53587d2e3821db4" prot="public" static="no">
        <name>DDRCTL_DRAMTMG1_RD2PRE_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__ddrctl__regs_8h_1a345f73e08c13ab8bed579e2194babe92" kindref="member">DDRCTL_DRAMTMG1_RD2PRE_SHIFT</ref>) &amp; <ref refid="hpm__ddrctl__regs_8h_1aa13669a5458b6f0563d42bdb5bcbe1e4" kindref="member">DDRCTL_DRAMTMG1_RD2PRE_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1048" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1048" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1ac89e7ba02d1693f02513d0e1d1f94eaa" prot="public" static="no">
        <name>DDRCTL_DRAMTMG1_RD2PRE_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1aa13669a5458b6f0563d42bdb5bcbe1e4" kindref="member">DDRCTL_DRAMTMG1_RD2PRE_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1a345f73e08c13ab8bed579e2194babe92" kindref="member">DDRCTL_DRAMTMG1_RD2PRE_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1049" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1049" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a52cd214ce669062d33bbd6cdefa313ff" prot="public" static="no">
        <name>DDRCTL_DRAMTMG1_T_RC_MASK</name>
        <initializer>(0x7FU)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1060" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1060" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1ae113a9156968cf41d27b9212b98e8561" prot="public" static="no">
        <name>DDRCTL_DRAMTMG1_T_RC_SHIFT</name>
        <initializer>(0U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1061" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1061" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a161de12d4de6a7f9c5fc03d088699155" prot="public" static="no">
        <name>DDRCTL_DRAMTMG1_T_RC_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__ddrctl__regs_8h_1ae113a9156968cf41d27b9212b98e8561" kindref="member">DDRCTL_DRAMTMG1_T_RC_SHIFT</ref>) &amp; <ref refid="hpm__ddrctl__regs_8h_1a52cd214ce669062d33bbd6cdefa313ff" kindref="member">DDRCTL_DRAMTMG1_T_RC_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1062" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1062" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1ae6bd7611c6b5d9313b01f57b5d3c50bf" prot="public" static="no">
        <name>DDRCTL_DRAMTMG1_T_RC_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1a52cd214ce669062d33bbd6cdefa313ff" kindref="member">DDRCTL_DRAMTMG1_T_RC_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1ae113a9156968cf41d27b9212b98e8561" kindref="member">DDRCTL_DRAMTMG1_T_RC_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1063" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1063" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1af6eee79241901cf70280dacdfb0d3c69" prot="public" static="no">
        <name>DDRCTL_DRAMTMG2_RD2WR_MASK</name>
        <initializer>(0x1F00U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1081" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1081" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1adf6f4445150fc8e24b0d3aee8f518bb4" prot="public" static="no">
        <name>DDRCTL_DRAMTMG2_RD2WR_SHIFT</name>
        <initializer>(8U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1082" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1082" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1af87203e382e6051164efd4c08f3b6591" prot="public" static="no">
        <name>DDRCTL_DRAMTMG2_RD2WR_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__ddrctl__regs_8h_1adf6f4445150fc8e24b0d3aee8f518bb4" kindref="member">DDRCTL_DRAMTMG2_RD2WR_SHIFT</ref>) &amp; <ref refid="hpm__ddrctl__regs_8h_1af6eee79241901cf70280dacdfb0d3c69" kindref="member">DDRCTL_DRAMTMG2_RD2WR_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1083" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1083" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1af033e9d0fa801f3acc4c118a167e5ac3" prot="public" static="no">
        <name>DDRCTL_DRAMTMG2_RD2WR_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1af6eee79241901cf70280dacdfb0d3c69" kindref="member">DDRCTL_DRAMTMG2_RD2WR_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1adf6f4445150fc8e24b0d3aee8f518bb4" kindref="member">DDRCTL_DRAMTMG2_RD2WR_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1084" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1084" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a09916c1f0c014ba9ab333b358eb66442" prot="public" static="no">
        <name>DDRCTL_DRAMTMG2_WR2RD_MASK</name>
        <initializer>(0x3FU)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1101" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1101" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1aa3672815f0d24fd112b207c127c3b4b5" prot="public" static="no">
        <name>DDRCTL_DRAMTMG2_WR2RD_SHIFT</name>
        <initializer>(0U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1102" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1102" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a105754728f54a799a899eeb11eb1f431" prot="public" static="no">
        <name>DDRCTL_DRAMTMG2_WR2RD_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__ddrctl__regs_8h_1aa3672815f0d24fd112b207c127c3b4b5" kindref="member">DDRCTL_DRAMTMG2_WR2RD_SHIFT</ref>) &amp; <ref refid="hpm__ddrctl__regs_8h_1a09916c1f0c014ba9ab333b358eb66442" kindref="member">DDRCTL_DRAMTMG2_WR2RD_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1103" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1103" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1ac8d7b528b7d1876daede549eaf689970" prot="public" static="no">
        <name>DDRCTL_DRAMTMG2_WR2RD_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1a09916c1f0c014ba9ab333b358eb66442" kindref="member">DDRCTL_DRAMTMG2_WR2RD_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1aa3672815f0d24fd112b207c127c3b4b5" kindref="member">DDRCTL_DRAMTMG2_WR2RD_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1104" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1104" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1ab882b1f7514b3e02e26ed337b9c606e6" prot="public" static="no">
        <name>DDRCTL_DRAMTMG3_T_MRD_MASK</name>
        <initializer>(0x3F000UL)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1116" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1116" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a4d04c2ec00fdc62d70fef47992450d87" prot="public" static="no">
        <name>DDRCTL_DRAMTMG3_T_MRD_SHIFT</name>
        <initializer>(12U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1117" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1117" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a2719523b9ee1e308e006c297d678f5d1" prot="public" static="no">
        <name>DDRCTL_DRAMTMG3_T_MRD_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__ddrctl__regs_8h_1a4d04c2ec00fdc62d70fef47992450d87" kindref="member">DDRCTL_DRAMTMG3_T_MRD_SHIFT</ref>) &amp; <ref refid="hpm__ddrctl__regs_8h_1ab882b1f7514b3e02e26ed337b9c606e6" kindref="member">DDRCTL_DRAMTMG3_T_MRD_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1118" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1118" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a038b7a9401c4d1e999834d07eb207ef3" prot="public" static="no">
        <name>DDRCTL_DRAMTMG3_T_MRD_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1ab882b1f7514b3e02e26ed337b9c606e6" kindref="member">DDRCTL_DRAMTMG3_T_MRD_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1a4d04c2ec00fdc62d70fef47992450d87" kindref="member">DDRCTL_DRAMTMG3_T_MRD_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1119" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1119" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a15a5fe95590783d50ab2a7c53867496d" prot="public" static="no">
        <name>DDRCTL_DRAMTMG3_T_MOD_MASK</name>
        <initializer>(0x3FFU)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1130" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1130" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a7264783485f8e5aac344bbd014dd7654" prot="public" static="no">
        <name>DDRCTL_DRAMTMG3_T_MOD_SHIFT</name>
        <initializer>(0U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1131" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1131" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a757956e7e8abab433bbba9da74fb96c4" prot="public" static="no">
        <name>DDRCTL_DRAMTMG3_T_MOD_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__ddrctl__regs_8h_1a7264783485f8e5aac344bbd014dd7654" kindref="member">DDRCTL_DRAMTMG3_T_MOD_SHIFT</ref>) &amp; <ref refid="hpm__ddrctl__regs_8h_1a15a5fe95590783d50ab2a7c53867496d" kindref="member">DDRCTL_DRAMTMG3_T_MOD_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1132" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1132" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a53980e55e0dfe9bb21bfe34c71bdba2c" prot="public" static="no">
        <name>DDRCTL_DRAMTMG3_T_MOD_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1a15a5fe95590783d50ab2a7c53867496d" kindref="member">DDRCTL_DRAMTMG3_T_MOD_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1a7264783485f8e5aac344bbd014dd7654" kindref="member">DDRCTL_DRAMTMG3_T_MOD_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1133" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1133" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a99c396638f32748f6175be297684fd51" prot="public" static="no">
        <name>DDRCTL_DRAMTMG4_T_RCD_MASK</name>
        <initializer>(0x1F000000UL)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1146" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1146" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a5f05dd57f15979d5c00f87972145abc3" prot="public" static="no">
        <name>DDRCTL_DRAMTMG4_T_RCD_SHIFT</name>
        <initializer>(24U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1147" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1147" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1ab2dbe2d22388e3ec57f1c83c00a8d4b2" prot="public" static="no">
        <name>DDRCTL_DRAMTMG4_T_RCD_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__ddrctl__regs_8h_1a5f05dd57f15979d5c00f87972145abc3" kindref="member">DDRCTL_DRAMTMG4_T_RCD_SHIFT</ref>) &amp; <ref refid="hpm__ddrctl__regs_8h_1a99c396638f32748f6175be297684fd51" kindref="member">DDRCTL_DRAMTMG4_T_RCD_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1148" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1148" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a3724ca4d121a329e5c6d8a186aa0ea21" prot="public" static="no">
        <name>DDRCTL_DRAMTMG4_T_RCD_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1a99c396638f32748f6175be297684fd51" kindref="member">DDRCTL_DRAMTMG4_T_RCD_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1a5f05dd57f15979d5c00f87972145abc3" kindref="member">DDRCTL_DRAMTMG4_T_RCD_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1149" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1149" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1ae875cac0da97da1c71f16448cb8e498d" prot="public" static="no">
        <name>DDRCTL_DRAMTMG4_T_CCD_MASK</name>
        <initializer>(0x70000UL)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1161" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1161" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a77ed40c6a3c77627fef32bd863743171" prot="public" static="no">
        <name>DDRCTL_DRAMTMG4_T_CCD_SHIFT</name>
        <initializer>(16U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1162" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1162" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a0eb4bd6f219d75e950f9796145e5d385" prot="public" static="no">
        <name>DDRCTL_DRAMTMG4_T_CCD_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__ddrctl__regs_8h_1a77ed40c6a3c77627fef32bd863743171" kindref="member">DDRCTL_DRAMTMG4_T_CCD_SHIFT</ref>) &amp; <ref refid="hpm__ddrctl__regs_8h_1ae875cac0da97da1c71f16448cb8e498d" kindref="member">DDRCTL_DRAMTMG4_T_CCD_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1163" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1163" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1aaf9455d1984d9d936869c7a19de435a1" prot="public" static="no">
        <name>DDRCTL_DRAMTMG4_T_CCD_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1ae875cac0da97da1c71f16448cb8e498d" kindref="member">DDRCTL_DRAMTMG4_T_CCD_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1a77ed40c6a3c77627fef32bd863743171" kindref="member">DDRCTL_DRAMTMG4_T_CCD_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1164" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1164" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1ac54ec4ed7d021c076b65cb4c6d7cc3f7" prot="public" static="no">
        <name>DDRCTL_DRAMTMG4_T_RRD_MASK</name>
        <initializer>(0xF00U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1176" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1176" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1ad18e0d26133f75e295cd3a77dc2f8b1b" prot="public" static="no">
        <name>DDRCTL_DRAMTMG4_T_RRD_SHIFT</name>
        <initializer>(8U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1177" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1177" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1ab6735a944cd626a311ea825f80ae599d" prot="public" static="no">
        <name>DDRCTL_DRAMTMG4_T_RRD_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__ddrctl__regs_8h_1ad18e0d26133f75e295cd3a77dc2f8b1b" kindref="member">DDRCTL_DRAMTMG4_T_RRD_SHIFT</ref>) &amp; <ref refid="hpm__ddrctl__regs_8h_1ac54ec4ed7d021c076b65cb4c6d7cc3f7" kindref="member">DDRCTL_DRAMTMG4_T_RRD_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1178" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1178" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a7b5516e401b4603206ea17e752c5a51b" prot="public" static="no">
        <name>DDRCTL_DRAMTMG4_T_RRD_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1ac54ec4ed7d021c076b65cb4c6d7cc3f7" kindref="member">DDRCTL_DRAMTMG4_T_RRD_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1ad18e0d26133f75e295cd3a77dc2f8b1b" kindref="member">DDRCTL_DRAMTMG4_T_RRD_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1179" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1179" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1af52eea65398365fe19fb9f57c12e8692" prot="public" static="no">
        <name>DDRCTL_DRAMTMG4_T_RP_MASK</name>
        <initializer>(0x1FU)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1190" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1190" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1aa6310e3e2f21ac481e0a70ccf305786f" prot="public" static="no">
        <name>DDRCTL_DRAMTMG4_T_RP_SHIFT</name>
        <initializer>(0U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1191" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1191" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a67251dd03e90ca4ded24b2eb50567045" prot="public" static="no">
        <name>DDRCTL_DRAMTMG4_T_RP_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__ddrctl__regs_8h_1aa6310e3e2f21ac481e0a70ccf305786f" kindref="member">DDRCTL_DRAMTMG4_T_RP_SHIFT</ref>) &amp; <ref refid="hpm__ddrctl__regs_8h_1af52eea65398365fe19fb9f57c12e8692" kindref="member">DDRCTL_DRAMTMG4_T_RP_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1192" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1192" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a96c7a7f66f2068db00fe23d36e25fd05" prot="public" static="no">
        <name>DDRCTL_DRAMTMG4_T_RP_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1af52eea65398365fe19fb9f57c12e8692" kindref="member">DDRCTL_DRAMTMG4_T_RP_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1aa6310e3e2f21ac481e0a70ccf305786f" kindref="member">DDRCTL_DRAMTMG4_T_RP_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1193" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1193" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1abc5f70d203dd65f58ed8dbe6377955b4" prot="public" static="no">
        <name>DDRCTL_DRAMTMG5_T_CKSRX_MASK</name>
        <initializer>(0xF000000UL)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1211" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1211" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a19fb515d2962f9a55d02116f5f3c5960" prot="public" static="no">
        <name>DDRCTL_DRAMTMG5_T_CKSRX_SHIFT</name>
        <initializer>(24U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1212" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1212" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1acdf5bb6b5c6b4a802d003dc224ba96a3" prot="public" static="no">
        <name>DDRCTL_DRAMTMG5_T_CKSRX_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__ddrctl__regs_8h_1a19fb515d2962f9a55d02116f5f3c5960" kindref="member">DDRCTL_DRAMTMG5_T_CKSRX_SHIFT</ref>) &amp; <ref refid="hpm__ddrctl__regs_8h_1abc5f70d203dd65f58ed8dbe6377955b4" kindref="member">DDRCTL_DRAMTMG5_T_CKSRX_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1213" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1213" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1ab8b7f356306a3cafb9f26ea6b02fb9b9" prot="public" static="no">
        <name>DDRCTL_DRAMTMG5_T_CKSRX_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1abc5f70d203dd65f58ed8dbe6377955b4" kindref="member">DDRCTL_DRAMTMG5_T_CKSRX_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1a19fb515d2962f9a55d02116f5f3c5960" kindref="member">DDRCTL_DRAMTMG5_T_CKSRX_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1214" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1214" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a4d67210eb2f999e9660093f3e0998ebd" prot="public" static="no">
        <name>DDRCTL_DRAMTMG5_T_CKSRE_MASK</name>
        <initializer>(0xF0000UL)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1231" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1231" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a359a0276945b9eb823de0cb83b36ccad" prot="public" static="no">
        <name>DDRCTL_DRAMTMG5_T_CKSRE_SHIFT</name>
        <initializer>(16U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1232" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1232" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1ae53ad3c797bdbb96e42da95b0dfe8a93" prot="public" static="no">
        <name>DDRCTL_DRAMTMG5_T_CKSRE_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__ddrctl__regs_8h_1a359a0276945b9eb823de0cb83b36ccad" kindref="member">DDRCTL_DRAMTMG5_T_CKSRE_SHIFT</ref>) &amp; <ref refid="hpm__ddrctl__regs_8h_1a4d67210eb2f999e9660093f3e0998ebd" kindref="member">DDRCTL_DRAMTMG5_T_CKSRE_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1233" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1233" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1aac60f5ddeb4ea329d67d779734c9487b" prot="public" static="no">
        <name>DDRCTL_DRAMTMG5_T_CKSRE_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1a4d67210eb2f999e9660093f3e0998ebd" kindref="member">DDRCTL_DRAMTMG5_T_CKSRE_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1a359a0276945b9eb823de0cb83b36ccad" kindref="member">DDRCTL_DRAMTMG5_T_CKSRE_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1234" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1234" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1ae2d6b91f0ec3b13d7cb755cb2e95fe16" prot="public" static="no">
        <name>DDRCTL_DRAMTMG5_T_CKESR_MASK</name>
        <initializer>(0x3F00U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1251" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1251" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a2f2e1e1d557e572766d50224613b670a" prot="public" static="no">
        <name>DDRCTL_DRAMTMG5_T_CKESR_SHIFT</name>
        <initializer>(8U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1252" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1252" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a8f668b78ec262be61fe0d3dae8c79478" prot="public" static="no">
        <name>DDRCTL_DRAMTMG5_T_CKESR_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__ddrctl__regs_8h_1a2f2e1e1d557e572766d50224613b670a" kindref="member">DDRCTL_DRAMTMG5_T_CKESR_SHIFT</ref>) &amp; <ref refid="hpm__ddrctl__regs_8h_1ae2d6b91f0ec3b13d7cb755cb2e95fe16" kindref="member">DDRCTL_DRAMTMG5_T_CKESR_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1253" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1253" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1ad06ea1d3105225dfd0ea20bc774339f5" prot="public" static="no">
        <name>DDRCTL_DRAMTMG5_T_CKESR_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1ae2d6b91f0ec3b13d7cb755cb2e95fe16" kindref="member">DDRCTL_DRAMTMG5_T_CKESR_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1a2f2e1e1d557e572766d50224613b670a" kindref="member">DDRCTL_DRAMTMG5_T_CKESR_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1254" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1254" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1ac56c62386ad51d7e8af6d110362abbd3" prot="public" static="no">
        <name>DDRCTL_DRAMTMG5_T_CKE_MASK</name>
        <initializer>(0x1FU)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1267" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1267" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1ab7447846bf66267b72e530254420d516" prot="public" static="no">
        <name>DDRCTL_DRAMTMG5_T_CKE_SHIFT</name>
        <initializer>(0U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1268" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1268" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a7d4befcd6a09774aab7abd766931a100" prot="public" static="no">
        <name>DDRCTL_DRAMTMG5_T_CKE_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__ddrctl__regs_8h_1ab7447846bf66267b72e530254420d516" kindref="member">DDRCTL_DRAMTMG5_T_CKE_SHIFT</ref>) &amp; <ref refid="hpm__ddrctl__regs_8h_1ac56c62386ad51d7e8af6d110362abbd3" kindref="member">DDRCTL_DRAMTMG5_T_CKE_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1269" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1269" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1ac21cab917c51699c7c57c4fdc51c9140" prot="public" static="no">
        <name>DDRCTL_DRAMTMG5_T_CKE_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1ac56c62386ad51d7e8af6d110362abbd3" kindref="member">DDRCTL_DRAMTMG5_T_CKE_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1ab7447846bf66267b72e530254420d516" kindref="member">DDRCTL_DRAMTMG5_T_CKE_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1270" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1270" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1afb1fbea807bcc81e2cb75f02ed828e0f" prot="public" static="no">
        <name>DDRCTL_DRAMTMG8_T_XS_DLL_X32_MASK</name>
        <initializer>(0x7F00U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1283" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1283" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1ac7c22cd88c55eec2c00ed1f07486da61" prot="public" static="no">
        <name>DDRCTL_DRAMTMG8_T_XS_DLL_X32_SHIFT</name>
        <initializer>(8U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1284" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1284" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1ab42d4cdb3c98d967c1f20d133b3bdc4f" prot="public" static="no">
        <name>DDRCTL_DRAMTMG8_T_XS_DLL_X32_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__ddrctl__regs_8h_1ac7c22cd88c55eec2c00ed1f07486da61" kindref="member">DDRCTL_DRAMTMG8_T_XS_DLL_X32_SHIFT</ref>) &amp; <ref refid="hpm__ddrctl__regs_8h_1afb1fbea807bcc81e2cb75f02ed828e0f" kindref="member">DDRCTL_DRAMTMG8_T_XS_DLL_X32_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1285" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1285" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1ae0de157f3def1b6874570b9c4aee62e7" prot="public" static="no">
        <name>DDRCTL_DRAMTMG8_T_XS_DLL_X32_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1afb1fbea807bcc81e2cb75f02ed828e0f" kindref="member">DDRCTL_DRAMTMG8_T_XS_DLL_X32_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1ac7c22cd88c55eec2c00ed1f07486da61" kindref="member">DDRCTL_DRAMTMG8_T_XS_DLL_X32_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1286" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1286" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1ab54b7a7c4f2d23a3038f2dcfc4eb876e" prot="public" static="no">
        <name>DDRCTL_DRAMTMG8_T_XS_X32_MASK</name>
        <initializer>(0x7FU)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1298" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1298" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a4f6650618d1b546f1e80409b495d468b" prot="public" static="no">
        <name>DDRCTL_DRAMTMG8_T_XS_X32_SHIFT</name>
        <initializer>(0U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1299" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1299" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1aa973d2b549d7149c460dfc7c4eab3857" prot="public" static="no">
        <name>DDRCTL_DRAMTMG8_T_XS_X32_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__ddrctl__regs_8h_1a4f6650618d1b546f1e80409b495d468b" kindref="member">DDRCTL_DRAMTMG8_T_XS_X32_SHIFT</ref>) &amp; <ref refid="hpm__ddrctl__regs_8h_1ab54b7a7c4f2d23a3038f2dcfc4eb876e" kindref="member">DDRCTL_DRAMTMG8_T_XS_X32_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1300" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1300" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1accd2f25846268dd41a56a417969061c4" prot="public" static="no">
        <name>DDRCTL_DRAMTMG8_T_XS_X32_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1ab54b7a7c4f2d23a3038f2dcfc4eb876e" kindref="member">DDRCTL_DRAMTMG8_T_XS_X32_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1a4f6650618d1b546f1e80409b495d468b" kindref="member">DDRCTL_DRAMTMG8_T_XS_X32_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1301" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1301" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a7b82f011ffee178acad402bb5df231aa" prot="public" static="no">
        <name>DDRCTL_ZQCTL0_DIS_AUTO_ZQ_MASK</name>
        <initializer>(0x80000000UL)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1314" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1314" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1abcb05acd91331618cbe97dd1729a5b7b" prot="public" static="no">
        <name>DDRCTL_ZQCTL0_DIS_AUTO_ZQ_SHIFT</name>
        <initializer>(31U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1315" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1315" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1ab577d4d2d333f2149d34c91243a59e74" prot="public" static="no">
        <name>DDRCTL_ZQCTL0_DIS_AUTO_ZQ_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__ddrctl__regs_8h_1abcb05acd91331618cbe97dd1729a5b7b" kindref="member">DDRCTL_ZQCTL0_DIS_AUTO_ZQ_SHIFT</ref>) &amp; <ref refid="hpm__ddrctl__regs_8h_1a7b82f011ffee178acad402bb5df231aa" kindref="member">DDRCTL_ZQCTL0_DIS_AUTO_ZQ_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1316" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1316" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a68b535f6151aec200d7922f0b6d588ff" prot="public" static="no">
        <name>DDRCTL_ZQCTL0_DIS_AUTO_ZQ_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1a7b82f011ffee178acad402bb5df231aa" kindref="member">DDRCTL_ZQCTL0_DIS_AUTO_ZQ_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1abcb05acd91331618cbe97dd1729a5b7b" kindref="member">DDRCTL_ZQCTL0_DIS_AUTO_ZQ_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1317" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1317" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1ade307bde1b017a660b2afe151558dcd6" prot="public" static="no">
        <name>DDRCTL_ZQCTL0_DIS_SRX_ZQCL_MASK</name>
        <initializer>(0x40000000UL)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1329" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1329" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1aff5ceac5e5bc1c6ec4759d67fdf99853" prot="public" static="no">
        <name>DDRCTL_ZQCTL0_DIS_SRX_ZQCL_SHIFT</name>
        <initializer>(30U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1330" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1330" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1ab3ca6686bb094d29e29c3fe983dab9ba" prot="public" static="no">
        <name>DDRCTL_ZQCTL0_DIS_SRX_ZQCL_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__ddrctl__regs_8h_1aff5ceac5e5bc1c6ec4759d67fdf99853" kindref="member">DDRCTL_ZQCTL0_DIS_SRX_ZQCL_SHIFT</ref>) &amp; <ref refid="hpm__ddrctl__regs_8h_1ade307bde1b017a660b2afe151558dcd6" kindref="member">DDRCTL_ZQCTL0_DIS_SRX_ZQCL_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1331" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1331" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1abe2bdf4deec7297886dafeebbfe94f37" prot="public" static="no">
        <name>DDRCTL_ZQCTL0_DIS_SRX_ZQCL_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1ade307bde1b017a660b2afe151558dcd6" kindref="member">DDRCTL_ZQCTL0_DIS_SRX_ZQCL_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1aff5ceac5e5bc1c6ec4759d67fdf99853" kindref="member">DDRCTL_ZQCTL0_DIS_SRX_ZQCL_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1332" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1332" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a7e86ed5e18115a84837a470c50fc52df" prot="public" static="no">
        <name>DDRCTL_ZQCTL0_ZQ_RESISTOR_SHARED_MASK</name>
        <initializer>(0x20000000UL)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1344" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1344" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a8481d2626c8d80dea5fb15549004adbe" prot="public" static="no">
        <name>DDRCTL_ZQCTL0_ZQ_RESISTOR_SHARED_SHIFT</name>
        <initializer>(29U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1345" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1345" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a2b7aac6b447aafd1c5b196e81c8a872b" prot="public" static="no">
        <name>DDRCTL_ZQCTL0_ZQ_RESISTOR_SHARED_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__ddrctl__regs_8h_1a8481d2626c8d80dea5fb15549004adbe" kindref="member">DDRCTL_ZQCTL0_ZQ_RESISTOR_SHARED_SHIFT</ref>) &amp; <ref refid="hpm__ddrctl__regs_8h_1a7e86ed5e18115a84837a470c50fc52df" kindref="member">DDRCTL_ZQCTL0_ZQ_RESISTOR_SHARED_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1346" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1346" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a225b38e060e623ee9024742a84887e4d" prot="public" static="no">
        <name>DDRCTL_ZQCTL0_ZQ_RESISTOR_SHARED_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1a7e86ed5e18115a84837a470c50fc52df" kindref="member">DDRCTL_ZQCTL0_ZQ_RESISTOR_SHARED_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1a8481d2626c8d80dea5fb15549004adbe" kindref="member">DDRCTL_ZQCTL0_ZQ_RESISTOR_SHARED_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1347" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1347" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a05db7ae9d6dc1c3a7c2df5644054599f" prot="public" static="no">
        <name>DDRCTL_ZQCTL0_T_ZQ_LONG_NOP_MASK</name>
        <initializer>(0x3FF0000UL)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1360" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1360" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a5f69cb47dca05e1946bd7e329f9ebe0c" prot="public" static="no">
        <name>DDRCTL_ZQCTL0_T_ZQ_LONG_NOP_SHIFT</name>
        <initializer>(16U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1361" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1361" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a3028cb4664a760aa233027a3ffeeefda" prot="public" static="no">
        <name>DDRCTL_ZQCTL0_T_ZQ_LONG_NOP_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__ddrctl__regs_8h_1a5f69cb47dca05e1946bd7e329f9ebe0c" kindref="member">DDRCTL_ZQCTL0_T_ZQ_LONG_NOP_SHIFT</ref>) &amp; <ref refid="hpm__ddrctl__regs_8h_1a05db7ae9d6dc1c3a7c2df5644054599f" kindref="member">DDRCTL_ZQCTL0_T_ZQ_LONG_NOP_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1362" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1362" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1aa0a7f62b817611798760efa65af5887a" prot="public" static="no">
        <name>DDRCTL_ZQCTL0_T_ZQ_LONG_NOP_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1a05db7ae9d6dc1c3a7c2df5644054599f" kindref="member">DDRCTL_ZQCTL0_T_ZQ_LONG_NOP_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1a5f69cb47dca05e1946bd7e329f9ebe0c" kindref="member">DDRCTL_ZQCTL0_T_ZQ_LONG_NOP_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1363" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1363" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a4fe3b4a74f80c4f697866e97ca49dbff" prot="public" static="no">
        <name>DDRCTL_ZQCTL0_T_ZQ_SHORT_NOP_MASK</name>
        <initializer>(0x3FFU)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1374" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1374" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1aedd6e67af6cd3554b8ee079739ba7267" prot="public" static="no">
        <name>DDRCTL_ZQCTL0_T_ZQ_SHORT_NOP_SHIFT</name>
        <initializer>(0U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1375" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1375" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a42a60d43bc11307494d765210ff141a0" prot="public" static="no">
        <name>DDRCTL_ZQCTL0_T_ZQ_SHORT_NOP_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__ddrctl__regs_8h_1aedd6e67af6cd3554b8ee079739ba7267" kindref="member">DDRCTL_ZQCTL0_T_ZQ_SHORT_NOP_SHIFT</ref>) &amp; <ref refid="hpm__ddrctl__regs_8h_1a4fe3b4a74f80c4f697866e97ca49dbff" kindref="member">DDRCTL_ZQCTL0_T_ZQ_SHORT_NOP_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1376" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1376" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a740393c5962fe3727d232b2eafdb729b" prot="public" static="no">
        <name>DDRCTL_ZQCTL0_T_ZQ_SHORT_NOP_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1a4fe3b4a74f80c4f697866e97ca49dbff" kindref="member">DDRCTL_ZQCTL0_T_ZQ_SHORT_NOP_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1aedd6e67af6cd3554b8ee079739ba7267" kindref="member">DDRCTL_ZQCTL0_T_ZQ_SHORT_NOP_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1377" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1377" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a7dfaa9a81e4542a1f8e871a71a4684e0" prot="public" static="no">
        <name>DDRCTL_ZQCTL1_T_ZQ_SHORT_INTERVAL_X1024_MASK</name>
        <initializer>(0xFFFFFUL)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1389" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1389" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a407d8a8cff61dc99b48fa2fc9149fa67" prot="public" static="no">
        <name>DDRCTL_ZQCTL1_T_ZQ_SHORT_INTERVAL_X1024_SHIFT</name>
        <initializer>(0U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1390" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1390" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a945de05834d9fc8c64e00cd0699094eb" prot="public" static="no">
        <name>DDRCTL_ZQCTL1_T_ZQ_SHORT_INTERVAL_X1024_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__ddrctl__regs_8h_1a407d8a8cff61dc99b48fa2fc9149fa67" kindref="member">DDRCTL_ZQCTL1_T_ZQ_SHORT_INTERVAL_X1024_SHIFT</ref>) &amp; <ref refid="hpm__ddrctl__regs_8h_1a7dfaa9a81e4542a1f8e871a71a4684e0" kindref="member">DDRCTL_ZQCTL1_T_ZQ_SHORT_INTERVAL_X1024_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1391" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1391" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a9d7fe29a2890dea9de03b91da4fe9887" prot="public" static="no">
        <name>DDRCTL_ZQCTL1_T_ZQ_SHORT_INTERVAL_X1024_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1a7dfaa9a81e4542a1f8e871a71a4684e0" kindref="member">DDRCTL_ZQCTL1_T_ZQ_SHORT_INTERVAL_X1024_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1a407d8a8cff61dc99b48fa2fc9149fa67" kindref="member">DDRCTL_ZQCTL1_T_ZQ_SHORT_INTERVAL_X1024_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1392" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1392" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1ade0d29eb0250df989686c806dbd5e170" prot="public" static="no">
        <name>DDRCTL_ZQSTAT_ZQ_RESET_BUSY_MASK</name>
        <initializer>(0x1U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1404" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1404" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a8f5c9becf59f37e5f4fd20a3cb234ce4" prot="public" static="no">
        <name>DDRCTL_ZQSTAT_ZQ_RESET_BUSY_SHIFT</name>
        <initializer>(0U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1405" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1405" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a5ac657b3bca682fb8e80d366d99a90be" prot="public" static="no">
        <name>DDRCTL_ZQSTAT_ZQ_RESET_BUSY_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1ade0d29eb0250df989686c806dbd5e170" kindref="member">DDRCTL_ZQSTAT_ZQ_RESET_BUSY_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1a8f5c9becf59f37e5f4fd20a3cb234ce4" kindref="member">DDRCTL_ZQSTAT_ZQ_RESET_BUSY_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1406" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1406" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1ac8fd636ef357fad3d004bf27407e524e" prot="public" static="no">
        <name>DDRCTL_DFITMG0_DFI_T_CTRL_DELAY_MASK</name>
        <initializer>(0x1F000000UL)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1416" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1416" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a8f13bf9725539f957f2cca1ae358e11d" prot="public" static="no">
        <name>DDRCTL_DFITMG0_DFI_T_CTRL_DELAY_SHIFT</name>
        <initializer>(24U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1417" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1417" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a74870b7d4c7299fd68917dfa6304a338" prot="public" static="no">
        <name>DDRCTL_DFITMG0_DFI_T_CTRL_DELAY_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__ddrctl__regs_8h_1a8f13bf9725539f957f2cca1ae358e11d" kindref="member">DDRCTL_DFITMG0_DFI_T_CTRL_DELAY_SHIFT</ref>) &amp; <ref refid="hpm__ddrctl__regs_8h_1ac8fd636ef357fad3d004bf27407e524e" kindref="member">DDRCTL_DFITMG0_DFI_T_CTRL_DELAY_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1418" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1418" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1ad4e22b136ff808138f7787846bced29c" prot="public" static="no">
        <name>DDRCTL_DFITMG0_DFI_T_CTRL_DELAY_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1ac8fd636ef357fad3d004bf27407e524e" kindref="member">DDRCTL_DFITMG0_DFI_T_CTRL_DELAY_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1a8f13bf9725539f957f2cca1ae358e11d" kindref="member">DDRCTL_DFITMG0_DFI_T_CTRL_DELAY_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1419" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1419" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a8ad507fe740552c75b559c89e94420ee" prot="public" static="no">
        <name>DDRCTL_DFITMG0_DFI_RDDATA_USE_SDR_MASK</name>
        <initializer>(0x800000UL)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1431" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1431" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1ad11e757b6052c5b17b6dc3b396e23fa2" prot="public" static="no">
        <name>DDRCTL_DFITMG0_DFI_RDDATA_USE_SDR_SHIFT</name>
        <initializer>(23U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1432" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1432" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1af781f4eb35e9d6b989bdb8fa56f6a945" prot="public" static="no">
        <name>DDRCTL_DFITMG0_DFI_RDDATA_USE_SDR_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__ddrctl__regs_8h_1ad11e757b6052c5b17b6dc3b396e23fa2" kindref="member">DDRCTL_DFITMG0_DFI_RDDATA_USE_SDR_SHIFT</ref>) &amp; <ref refid="hpm__ddrctl__regs_8h_1a8ad507fe740552c75b559c89e94420ee" kindref="member">DDRCTL_DFITMG0_DFI_RDDATA_USE_SDR_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1433" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1433" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1aa2fe3915f23d116071de26cf02e043db" prot="public" static="no">
        <name>DDRCTL_DFITMG0_DFI_RDDATA_USE_SDR_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1a8ad507fe740552c75b559c89e94420ee" kindref="member">DDRCTL_DFITMG0_DFI_RDDATA_USE_SDR_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1ad11e757b6052c5b17b6dc3b396e23fa2" kindref="member">DDRCTL_DFITMG0_DFI_RDDATA_USE_SDR_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1434" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1434" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1adcc94eee8a7fd4bfc0458fbfd3b17fc7" prot="public" static="no">
        <name>DDRCTL_DFITMG0_DFI_T_RDDATA_EN_MASK</name>
        <initializer>(0x3F0000UL)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1445" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1445" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a537c5f228cf732752ec844230bc12689" prot="public" static="no">
        <name>DDRCTL_DFITMG0_DFI_T_RDDATA_EN_SHIFT</name>
        <initializer>(16U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1446" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1446" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1ab02c7223f5291b99b722581bf920d58c" prot="public" static="no">
        <name>DDRCTL_DFITMG0_DFI_T_RDDATA_EN_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__ddrctl__regs_8h_1a537c5f228cf732752ec844230bc12689" kindref="member">DDRCTL_DFITMG0_DFI_T_RDDATA_EN_SHIFT</ref>) &amp; <ref refid="hpm__ddrctl__regs_8h_1adcc94eee8a7fd4bfc0458fbfd3b17fc7" kindref="member">DDRCTL_DFITMG0_DFI_T_RDDATA_EN_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1447" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1447" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1ad68e6236ccaf408322802164e26bd60e" prot="public" static="no">
        <name>DDRCTL_DFITMG0_DFI_T_RDDATA_EN_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1adcc94eee8a7fd4bfc0458fbfd3b17fc7" kindref="member">DDRCTL_DFITMG0_DFI_T_RDDATA_EN_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1a537c5f228cf732752ec844230bc12689" kindref="member">DDRCTL_DFITMG0_DFI_T_RDDATA_EN_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1448" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1448" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a6e772ad04065f4a70a279f09c6fa5fff" prot="public" static="no">
        <name>DDRCTL_DFITMG0_DFI_WRDATA_USE_SDR_MASK</name>
        <initializer>(0x8000U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1460" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1460" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1acbcd3d0e495207e6546c82586493e5e0" prot="public" static="no">
        <name>DDRCTL_DFITMG0_DFI_WRDATA_USE_SDR_SHIFT</name>
        <initializer>(15U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1461" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1461" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1ab88b47c6a2f7b0ab9c0fd968d785e8aa" prot="public" static="no">
        <name>DDRCTL_DFITMG0_DFI_WRDATA_USE_SDR_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__ddrctl__regs_8h_1acbcd3d0e495207e6546c82586493e5e0" kindref="member">DDRCTL_DFITMG0_DFI_WRDATA_USE_SDR_SHIFT</ref>) &amp; <ref refid="hpm__ddrctl__regs_8h_1a6e772ad04065f4a70a279f09c6fa5fff" kindref="member">DDRCTL_DFITMG0_DFI_WRDATA_USE_SDR_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1462" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1462" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a9ffbcde6eb79b0eff6569bf545ed4af5" prot="public" static="no">
        <name>DDRCTL_DFITMG0_DFI_WRDATA_USE_SDR_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1a6e772ad04065f4a70a279f09c6fa5fff" kindref="member">DDRCTL_DFITMG0_DFI_WRDATA_USE_SDR_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1acbcd3d0e495207e6546c82586493e5e0" kindref="member">DDRCTL_DFITMG0_DFI_WRDATA_USE_SDR_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1463" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1463" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1af753d4ebfc1a51a157c06c17e30f2d25" prot="public" static="no">
        <name>DDRCTL_DFITMG0_DFI_TPHY_WRDATA_MASK</name>
        <initializer>(0x3F00U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1473" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1473" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a9fc60a2692f15a96c5fd906af411bbee" prot="public" static="no">
        <name>DDRCTL_DFITMG0_DFI_TPHY_WRDATA_SHIFT</name>
        <initializer>(8U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1474" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1474" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a27f3cdb80a263487eab9d07703fc43e7" prot="public" static="no">
        <name>DDRCTL_DFITMG0_DFI_TPHY_WRDATA_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__ddrctl__regs_8h_1a9fc60a2692f15a96c5fd906af411bbee" kindref="member">DDRCTL_DFITMG0_DFI_TPHY_WRDATA_SHIFT</ref>) &amp; <ref refid="hpm__ddrctl__regs_8h_1af753d4ebfc1a51a157c06c17e30f2d25" kindref="member">DDRCTL_DFITMG0_DFI_TPHY_WRDATA_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1475" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1475" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a768af6df0a2fcb9f3a3fcb37b8e1b37d" prot="public" static="no">
        <name>DDRCTL_DFITMG0_DFI_TPHY_WRDATA_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1af753d4ebfc1a51a157c06c17e30f2d25" kindref="member">DDRCTL_DFITMG0_DFI_TPHY_WRDATA_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1a9fc60a2692f15a96c5fd906af411bbee" kindref="member">DDRCTL_DFITMG0_DFI_TPHY_WRDATA_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1476" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1476" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a8a01ba10bc96ba9973800dbd7bb8e74d" prot="public" static="no">
        <name>DDRCTL_DFITMG0_DFI_TPHY_WRLAT_MASK</name>
        <initializer>(0x3FU)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1489" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1489" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a7e5491c81c9e30dfbe188e1162f179ee" prot="public" static="no">
        <name>DDRCTL_DFITMG0_DFI_TPHY_WRLAT_SHIFT</name>
        <initializer>(0U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1490" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1490" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1af107ebcf252e4f35558b58e53c9f4b6c" prot="public" static="no">
        <name>DDRCTL_DFITMG0_DFI_TPHY_WRLAT_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__ddrctl__regs_8h_1a7e5491c81c9e30dfbe188e1162f179ee" kindref="member">DDRCTL_DFITMG0_DFI_TPHY_WRLAT_SHIFT</ref>) &amp; <ref refid="hpm__ddrctl__regs_8h_1a8a01ba10bc96ba9973800dbd7bb8e74d" kindref="member">DDRCTL_DFITMG0_DFI_TPHY_WRLAT_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1491" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1491" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a619c91252eb8e4a1513073f37203bdec" prot="public" static="no">
        <name>DDRCTL_DFITMG0_DFI_TPHY_WRLAT_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1a8a01ba10bc96ba9973800dbd7bb8e74d" kindref="member">DDRCTL_DFITMG0_DFI_TPHY_WRLAT_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1a7e5491c81c9e30dfbe188e1162f179ee" kindref="member">DDRCTL_DFITMG0_DFI_TPHY_WRLAT_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1492" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1492" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a993e9e411820a25b526334826be7d9b6" prot="public" static="no">
        <name>DDRCTL_DFITMG1_DFI_T_WRDATA_DELAY_MASK</name>
        <initializer>(0x1F0000UL)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1503" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1503" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1ae1eee95592c771d97463ca4b6361b87d" prot="public" static="no">
        <name>DDRCTL_DFITMG1_DFI_T_WRDATA_DELAY_SHIFT</name>
        <initializer>(16U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1504" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1504" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a28dd766c518f1d44099f1e44a05f54f3" prot="public" static="no">
        <name>DDRCTL_DFITMG1_DFI_T_WRDATA_DELAY_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__ddrctl__regs_8h_1ae1eee95592c771d97463ca4b6361b87d" kindref="member">DDRCTL_DFITMG1_DFI_T_WRDATA_DELAY_SHIFT</ref>) &amp; <ref refid="hpm__ddrctl__regs_8h_1a993e9e411820a25b526334826be7d9b6" kindref="member">DDRCTL_DFITMG1_DFI_T_WRDATA_DELAY_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1505" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1505" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a154c008156233145d966ad11892758c1" prot="public" static="no">
        <name>DDRCTL_DFITMG1_DFI_T_WRDATA_DELAY_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1a993e9e411820a25b526334826be7d9b6" kindref="member">DDRCTL_DFITMG1_DFI_T_WRDATA_DELAY_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1ae1eee95592c771d97463ca4b6361b87d" kindref="member">DDRCTL_DFITMG1_DFI_T_WRDATA_DELAY_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1506" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1506" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1ae9338c4fe64c3ac43614fc79376d0fed" prot="public" static="no">
        <name>DDRCTL_DFITMG1_DFI_T_DRAM_CLK_DISABLE_MASK</name>
        <initializer>(0xF00U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1515" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1515" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1aee70f68e3957e89a605229fcb5c01615" prot="public" static="no">
        <name>DDRCTL_DFITMG1_DFI_T_DRAM_CLK_DISABLE_SHIFT</name>
        <initializer>(8U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1516" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1516" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1aaab108cad5fcd5e82d68079c983e32cc" prot="public" static="no">
        <name>DDRCTL_DFITMG1_DFI_T_DRAM_CLK_DISABLE_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__ddrctl__regs_8h_1aee70f68e3957e89a605229fcb5c01615" kindref="member">DDRCTL_DFITMG1_DFI_T_DRAM_CLK_DISABLE_SHIFT</ref>) &amp; <ref refid="hpm__ddrctl__regs_8h_1ae9338c4fe64c3ac43614fc79376d0fed" kindref="member">DDRCTL_DFITMG1_DFI_T_DRAM_CLK_DISABLE_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1517" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1517" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a89fd84d27cb90ec5f0b35d80bd04c0e3" prot="public" static="no">
        <name>DDRCTL_DFITMG1_DFI_T_DRAM_CLK_DISABLE_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1ae9338c4fe64c3ac43614fc79376d0fed" kindref="member">DDRCTL_DFITMG1_DFI_T_DRAM_CLK_DISABLE_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1aee70f68e3957e89a605229fcb5c01615" kindref="member">DDRCTL_DFITMG1_DFI_T_DRAM_CLK_DISABLE_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1518" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1518" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a63e657eeb700e012191893e2db02444b" prot="public" static="no">
        <name>DDRCTL_DFITMG1_DFI_T_DRAM_CLK_ENABLE_MASK</name>
        <initializer>(0xFU)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1527" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1527" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a816ef2299cdfea17c10f0219d51041a5" prot="public" static="no">
        <name>DDRCTL_DFITMG1_DFI_T_DRAM_CLK_ENABLE_SHIFT</name>
        <initializer>(0U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1528" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1528" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a967743a260d2c8e3946bf213e3de444c" prot="public" static="no">
        <name>DDRCTL_DFITMG1_DFI_T_DRAM_CLK_ENABLE_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__ddrctl__regs_8h_1a816ef2299cdfea17c10f0219d51041a5" kindref="member">DDRCTL_DFITMG1_DFI_T_DRAM_CLK_ENABLE_SHIFT</ref>) &amp; <ref refid="hpm__ddrctl__regs_8h_1a63e657eeb700e012191893e2db02444b" kindref="member">DDRCTL_DFITMG1_DFI_T_DRAM_CLK_ENABLE_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1529" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1529" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a19457459951373a6bec2b55061359b1e" prot="public" static="no">
        <name>DDRCTL_DFITMG1_DFI_T_DRAM_CLK_ENABLE_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1a63e657eeb700e012191893e2db02444b" kindref="member">DDRCTL_DFITMG1_DFI_T_DRAM_CLK_ENABLE_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1a816ef2299cdfea17c10f0219d51041a5" kindref="member">DDRCTL_DFITMG1_DFI_T_DRAM_CLK_ENABLE_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1530" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1530" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1af5ba2275ed2c9a2a0206a80256641d74" prot="public" static="no">
        <name>DDRCTL_DFILPCFG0_DFI_TLP_RESP_MASK</name>
        <initializer>(0xF000000UL)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1542" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1542" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1abd8d058f0abed218624ebbe85467f02e" prot="public" static="no">
        <name>DDRCTL_DFILPCFG0_DFI_TLP_RESP_SHIFT</name>
        <initializer>(24U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1543" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1543" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a7157a67ce42b90e436001bf1d0f1a968" prot="public" static="no">
        <name>DDRCTL_DFILPCFG0_DFI_TLP_RESP_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__ddrctl__regs_8h_1abd8d058f0abed218624ebbe85467f02e" kindref="member">DDRCTL_DFILPCFG0_DFI_TLP_RESP_SHIFT</ref>) &amp; <ref refid="hpm__ddrctl__regs_8h_1af5ba2275ed2c9a2a0206a80256641d74" kindref="member">DDRCTL_DFILPCFG0_DFI_TLP_RESP_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1544" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1544" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a7c65f4a263114aa670f95d45d48a1361" prot="public" static="no">
        <name>DDRCTL_DFILPCFG0_DFI_TLP_RESP_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1af5ba2275ed2c9a2a0206a80256641d74" kindref="member">DDRCTL_DFILPCFG0_DFI_TLP_RESP_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1abd8d058f0abed218624ebbe85467f02e" kindref="member">DDRCTL_DFILPCFG0_DFI_TLP_RESP_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1545" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1545" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a68bbb5f8618cfab81c8726bc4d4c3e35" prot="public" static="no">
        <name>DDRCTL_DFILPCFG0_DFI_LP_WAKEUP_SR_MASK</name>
        <initializer>(0xF000U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1569" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1569" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a70162782eaebd7b70067831c2f11b3b3" prot="public" static="no">
        <name>DDRCTL_DFILPCFG0_DFI_LP_WAKEUP_SR_SHIFT</name>
        <initializer>(12U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1570" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1570" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a25ace32917baf16a83f29e7ea71eeca0" prot="public" static="no">
        <name>DDRCTL_DFILPCFG0_DFI_LP_WAKEUP_SR_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__ddrctl__regs_8h_1a70162782eaebd7b70067831c2f11b3b3" kindref="member">DDRCTL_DFILPCFG0_DFI_LP_WAKEUP_SR_SHIFT</ref>) &amp; <ref refid="hpm__ddrctl__regs_8h_1a68bbb5f8618cfab81c8726bc4d4c3e35" kindref="member">DDRCTL_DFILPCFG0_DFI_LP_WAKEUP_SR_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1571" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1571" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1aaa9ae79024fff2125a7c84c6036b0f67" prot="public" static="no">
        <name>DDRCTL_DFILPCFG0_DFI_LP_WAKEUP_SR_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1a68bbb5f8618cfab81c8726bc4d4c3e35" kindref="member">DDRCTL_DFILPCFG0_DFI_LP_WAKEUP_SR_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1a70162782eaebd7b70067831c2f11b3b3" kindref="member">DDRCTL_DFILPCFG0_DFI_LP_WAKEUP_SR_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1572" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1572" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1adf001b1b9ae2ec0e5aa4d975dafe8a7a" prot="public" static="no">
        <name>DDRCTL_DFILPCFG0_DFI_LP_EN_SR_MASK</name>
        <initializer>(0x100U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1583" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1583" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a4e3234d3948c34f5c2ba5b70642aa83d" prot="public" static="no">
        <name>DDRCTL_DFILPCFG0_DFI_LP_EN_SR_SHIFT</name>
        <initializer>(8U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1584" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1584" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a426f241af1a3033e926e20fe43b2f2a3" prot="public" static="no">
        <name>DDRCTL_DFILPCFG0_DFI_LP_EN_SR_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__ddrctl__regs_8h_1a4e3234d3948c34f5c2ba5b70642aa83d" kindref="member">DDRCTL_DFILPCFG0_DFI_LP_EN_SR_SHIFT</ref>) &amp; <ref refid="hpm__ddrctl__regs_8h_1adf001b1b9ae2ec0e5aa4d975dafe8a7a" kindref="member">DDRCTL_DFILPCFG0_DFI_LP_EN_SR_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1585" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1585" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1aa5ec140c91a2425cd310c74de8887093" prot="public" static="no">
        <name>DDRCTL_DFILPCFG0_DFI_LP_EN_SR_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1adf001b1b9ae2ec0e5aa4d975dafe8a7a" kindref="member">DDRCTL_DFILPCFG0_DFI_LP_EN_SR_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1a4e3234d3948c34f5c2ba5b70642aa83d" kindref="member">DDRCTL_DFILPCFG0_DFI_LP_EN_SR_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1586" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1586" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a137fa583fae116d1822629704b41c545" prot="public" static="no">
        <name>DDRCTL_DFILPCFG0_DFI_LP_WAKEUP_PD_MASK</name>
        <initializer>(0xF0U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1610" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1610" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1aa94282c4658836235857428dc5350c37" prot="public" static="no">
        <name>DDRCTL_DFILPCFG0_DFI_LP_WAKEUP_PD_SHIFT</name>
        <initializer>(4U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1611" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1611" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a0ed9120b1aeb2360f6610d8ff0c19c95" prot="public" static="no">
        <name>DDRCTL_DFILPCFG0_DFI_LP_WAKEUP_PD_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__ddrctl__regs_8h_1aa94282c4658836235857428dc5350c37" kindref="member">DDRCTL_DFILPCFG0_DFI_LP_WAKEUP_PD_SHIFT</ref>) &amp; <ref refid="hpm__ddrctl__regs_8h_1a137fa583fae116d1822629704b41c545" kindref="member">DDRCTL_DFILPCFG0_DFI_LP_WAKEUP_PD_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1612" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1612" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1ac498149fa1b080f7417ff7c9ea17f49e" prot="public" static="no">
        <name>DDRCTL_DFILPCFG0_DFI_LP_WAKEUP_PD_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1a137fa583fae116d1822629704b41c545" kindref="member">DDRCTL_DFILPCFG0_DFI_LP_WAKEUP_PD_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1aa94282c4658836235857428dc5350c37" kindref="member">DDRCTL_DFILPCFG0_DFI_LP_WAKEUP_PD_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1613" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1613" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a350e41d042d74824b1a442d697191b4c" prot="public" static="no">
        <name>DDRCTL_DFILPCFG0_DFI_LP_EN_PD_MASK</name>
        <initializer>(0x1U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1624" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1624" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a179055216b2e7eb10644dd86f8cc8c00" prot="public" static="no">
        <name>DDRCTL_DFILPCFG0_DFI_LP_EN_PD_SHIFT</name>
        <initializer>(0U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1625" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1625" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1aa785f842f7faa2daa5ff0cab05066671" prot="public" static="no">
        <name>DDRCTL_DFILPCFG0_DFI_LP_EN_PD_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__ddrctl__regs_8h_1a179055216b2e7eb10644dd86f8cc8c00" kindref="member">DDRCTL_DFILPCFG0_DFI_LP_EN_PD_SHIFT</ref>) &amp; <ref refid="hpm__ddrctl__regs_8h_1a350e41d042d74824b1a442d697191b4c" kindref="member">DDRCTL_DFILPCFG0_DFI_LP_EN_PD_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1626" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1626" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a12442e8d767e5744c0ed0e696dbd9a70" prot="public" static="no">
        <name>DDRCTL_DFILPCFG0_DFI_LP_EN_PD_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1a350e41d042d74824b1a442d697191b4c" kindref="member">DDRCTL_DFILPCFG0_DFI_LP_EN_PD_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1a179055216b2e7eb10644dd86f8cc8c00" kindref="member">DDRCTL_DFILPCFG0_DFI_LP_EN_PD_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1627" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1627" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a5d70e03dcb8da267b6c0f0811e9c5403" prot="public" static="no">
        <name>DDRCTL_DFIUPD0_DIS_AUTO_CTRLUPD_MASK</name>
        <initializer>(0x80000000UL)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1638" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1638" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a3f6b2a7a9ac9b927198807f24f34967c" prot="public" static="no">
        <name>DDRCTL_DFIUPD0_DIS_AUTO_CTRLUPD_SHIFT</name>
        <initializer>(31U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1639" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1639" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a163065d4fbd6e983c055f2eb518ac144" prot="public" static="no">
        <name>DDRCTL_DFIUPD0_DIS_AUTO_CTRLUPD_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__ddrctl__regs_8h_1a3f6b2a7a9ac9b927198807f24f34967c" kindref="member">DDRCTL_DFIUPD0_DIS_AUTO_CTRLUPD_SHIFT</ref>) &amp; <ref refid="hpm__ddrctl__regs_8h_1a5d70e03dcb8da267b6c0f0811e9c5403" kindref="member">DDRCTL_DFIUPD0_DIS_AUTO_CTRLUPD_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1640" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1640" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a2593e6fc4828bb77c210d6edd1111cad" prot="public" static="no">
        <name>DDRCTL_DFIUPD0_DIS_AUTO_CTRLUPD_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1a5d70e03dcb8da267b6c0f0811e9c5403" kindref="member">DDRCTL_DFIUPD0_DIS_AUTO_CTRLUPD_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1a3f6b2a7a9ac9b927198807f24f34967c" kindref="member">DDRCTL_DFIUPD0_DIS_AUTO_CTRLUPD_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1641" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1641" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1ac0e8f4f816e879eecccf12dddf28267a" prot="public" static="no">
        <name>DDRCTL_DFIUPD0_DFI_T_CTRLUP_MAX_MASK</name>
        <initializer>(0x3FF0000UL)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1651" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1651" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1aed0a0cfdbd95b2e10ea81589ea8c9495" prot="public" static="no">
        <name>DDRCTL_DFIUPD0_DFI_T_CTRLUP_MAX_SHIFT</name>
        <initializer>(16U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1652" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1652" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1ad8cb8c0756e32939e8d49756a50e3e8c" prot="public" static="no">
        <name>DDRCTL_DFIUPD0_DFI_T_CTRLUP_MAX_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__ddrctl__regs_8h_1aed0a0cfdbd95b2e10ea81589ea8c9495" kindref="member">DDRCTL_DFIUPD0_DFI_T_CTRLUP_MAX_SHIFT</ref>) &amp; <ref refid="hpm__ddrctl__regs_8h_1ac0e8f4f816e879eecccf12dddf28267a" kindref="member">DDRCTL_DFIUPD0_DFI_T_CTRLUP_MAX_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1653" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1653" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a55791e00d93a4a58a13e6ad6e61a490c" prot="public" static="no">
        <name>DDRCTL_DFIUPD0_DFI_T_CTRLUP_MAX_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1ac0e8f4f816e879eecccf12dddf28267a" kindref="member">DDRCTL_DFIUPD0_DFI_T_CTRLUP_MAX_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1aed0a0cfdbd95b2e10ea81589ea8c9495" kindref="member">DDRCTL_DFIUPD0_DFI_T_CTRLUP_MAX_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1654" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1654" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a20174cd357f37ed3f956bbf0b5fbb8f1" prot="public" static="no">
        <name>DDRCTL_DFIUPD0_DFI_T_CTRLUP_MIN_MASK</name>
        <initializer>(0x3FFU)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1664" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1664" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1ac427d4777d22437d87e809e27b1ba8da" prot="public" static="no">
        <name>DDRCTL_DFIUPD0_DFI_T_CTRLUP_MIN_SHIFT</name>
        <initializer>(0U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1665" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1665" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1afbdba4708231841cf419e4ccbd9e08ef" prot="public" static="no">
        <name>DDRCTL_DFIUPD0_DFI_T_CTRLUP_MIN_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__ddrctl__regs_8h_1ac427d4777d22437d87e809e27b1ba8da" kindref="member">DDRCTL_DFIUPD0_DFI_T_CTRLUP_MIN_SHIFT</ref>) &amp; <ref refid="hpm__ddrctl__regs_8h_1a20174cd357f37ed3f956bbf0b5fbb8f1" kindref="member">DDRCTL_DFIUPD0_DFI_T_CTRLUP_MIN_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1666" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1666" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1af15f71ee463628fb8222dec89ca9e954" prot="public" static="no">
        <name>DDRCTL_DFIUPD0_DFI_T_CTRLUP_MIN_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1a20174cd357f37ed3f956bbf0b5fbb8f1" kindref="member">DDRCTL_DFIUPD0_DFI_T_CTRLUP_MIN_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1ac427d4777d22437d87e809e27b1ba8da" kindref="member">DDRCTL_DFIUPD0_DFI_T_CTRLUP_MIN_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1667" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1667" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a37d60c934af718afe879c6b4bca9b01e" prot="public" static="no">
        <name>DDRCTL_DFIUPD1_DFI_T_CTRLUPD_INTERVAL_MIN_X1024_MASK</name>
        <initializer>(0xFF0000UL)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1677" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1677" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a1824f71b0fb2af404b5287f907a99dce" prot="public" static="no">
        <name>DDRCTL_DFIUPD1_DFI_T_CTRLUPD_INTERVAL_MIN_X1024_SHIFT</name>
        <initializer>(16U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1678" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1678" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1acb5a7f6d6a8f5e26c9a0a97d4fbd8037" prot="public" static="no">
        <name>DDRCTL_DFIUPD1_DFI_T_CTRLUPD_INTERVAL_MIN_X1024_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__ddrctl__regs_8h_1a1824f71b0fb2af404b5287f907a99dce" kindref="member">DDRCTL_DFIUPD1_DFI_T_CTRLUPD_INTERVAL_MIN_X1024_SHIFT</ref>) &amp; <ref refid="hpm__ddrctl__regs_8h_1a37d60c934af718afe879c6b4bca9b01e" kindref="member">DDRCTL_DFIUPD1_DFI_T_CTRLUPD_INTERVAL_MIN_X1024_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1679" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1679" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1af93c19ef698e37d3a4931f46343562b3" prot="public" static="no">
        <name>DDRCTL_DFIUPD1_DFI_T_CTRLUPD_INTERVAL_MIN_X1024_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1a37d60c934af718afe879c6b4bca9b01e" kindref="member">DDRCTL_DFIUPD1_DFI_T_CTRLUPD_INTERVAL_MIN_X1024_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1a1824f71b0fb2af404b5287f907a99dce" kindref="member">DDRCTL_DFIUPD1_DFI_T_CTRLUPD_INTERVAL_MIN_X1024_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1680" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1680" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a9a31cc668ba1b1481338368b667221f5" prot="public" static="no">
        <name>DDRCTL_DFIUPD1_DFI_T_CTRLUPD_INTERVAL_MAX_X1024_MASK</name>
        <initializer>(0xFFU)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1691" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1691" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a7708da11a05ff2b87161603df0426804" prot="public" static="no">
        <name>DDRCTL_DFIUPD1_DFI_T_CTRLUPD_INTERVAL_MAX_X1024_SHIFT</name>
        <initializer>(0U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1692" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1692" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1abd8ddeb55e04200486fa54a97daa72c7" prot="public" static="no">
        <name>DDRCTL_DFIUPD1_DFI_T_CTRLUPD_INTERVAL_MAX_X1024_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__ddrctl__regs_8h_1a7708da11a05ff2b87161603df0426804" kindref="member">DDRCTL_DFIUPD1_DFI_T_CTRLUPD_INTERVAL_MAX_X1024_SHIFT</ref>) &amp; <ref refid="hpm__ddrctl__regs_8h_1a9a31cc668ba1b1481338368b667221f5" kindref="member">DDRCTL_DFIUPD1_DFI_T_CTRLUPD_INTERVAL_MAX_X1024_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1693" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1693" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1ae48f1938707836958bc54611fa6ece1d" prot="public" static="no">
        <name>DDRCTL_DFIUPD1_DFI_T_CTRLUPD_INTERVAL_MAX_X1024_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1a9a31cc668ba1b1481338368b667221f5" kindref="member">DDRCTL_DFIUPD1_DFI_T_CTRLUPD_INTERVAL_MAX_X1024_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1a7708da11a05ff2b87161603df0426804" kindref="member">DDRCTL_DFIUPD1_DFI_T_CTRLUPD_INTERVAL_MAX_X1024_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1694" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1694" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a75d02630848012af3b5bd9330f987a5c" prot="public" static="no">
        <name>DDRCTL_DFIUPD2_DFI_PHYUPD_EN_MASK</name>
        <initializer>(0x80000000UL)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1706" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1706" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a05c4dd2fb199c59547098c818449da0f" prot="public" static="no">
        <name>DDRCTL_DFIUPD2_DFI_PHYUPD_EN_SHIFT</name>
        <initializer>(31U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1707" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1707" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a6e560f9a91093ba62eb30a7ac736c309" prot="public" static="no">
        <name>DDRCTL_DFIUPD2_DFI_PHYUPD_EN_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__ddrctl__regs_8h_1a05c4dd2fb199c59547098c818449da0f" kindref="member">DDRCTL_DFIUPD2_DFI_PHYUPD_EN_SHIFT</ref>) &amp; <ref refid="hpm__ddrctl__regs_8h_1a75d02630848012af3b5bd9330f987a5c" kindref="member">DDRCTL_DFIUPD2_DFI_PHYUPD_EN_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1708" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1708" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a13f22dfd41a8929e25ab890b4c5b4c41" prot="public" static="no">
        <name>DDRCTL_DFIUPD2_DFI_PHYUPD_EN_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1a75d02630848012af3b5bd9330f987a5c" kindref="member">DDRCTL_DFIUPD2_DFI_PHYUPD_EN_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1a05c4dd2fb199c59547098c818449da0f" kindref="member">DDRCTL_DFIUPD2_DFI_PHYUPD_EN_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1709" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1709" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a8e0909c50d82393f07e4355ed651e532" prot="public" static="no">
        <name>DDRCTL_DFIUPD2_DFI_PHYUPD_TYPE1_MASK</name>
        <initializer>(0xFFF0000UL)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1718" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1718" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a33029c46186a981cad57fb101791ed83" prot="public" static="no">
        <name>DDRCTL_DFIUPD2_DFI_PHYUPD_TYPE1_SHIFT</name>
        <initializer>(16U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1719" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1719" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a6a85708aa02359871dbb77d10fcbcfa7" prot="public" static="no">
        <name>DDRCTL_DFIUPD2_DFI_PHYUPD_TYPE1_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__ddrctl__regs_8h_1a33029c46186a981cad57fb101791ed83" kindref="member">DDRCTL_DFIUPD2_DFI_PHYUPD_TYPE1_SHIFT</ref>) &amp; <ref refid="hpm__ddrctl__regs_8h_1a8e0909c50d82393f07e4355ed651e532" kindref="member">DDRCTL_DFIUPD2_DFI_PHYUPD_TYPE1_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1720" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1720" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1aeba67e08f5b606b84e455cfd37898232" prot="public" static="no">
        <name>DDRCTL_DFIUPD2_DFI_PHYUPD_TYPE1_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1a8e0909c50d82393f07e4355ed651e532" kindref="member">DDRCTL_DFIUPD2_DFI_PHYUPD_TYPE1_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1a33029c46186a981cad57fb101791ed83" kindref="member">DDRCTL_DFIUPD2_DFI_PHYUPD_TYPE1_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1721" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1721" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1adc2d0648af8b092cc484816a6b584159" prot="public" static="no">
        <name>DDRCTL_DFIUPD2_DFI_PHYUPD_TYPE0_MASK</name>
        <initializer>(0xFFFU)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1730" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1730" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a22f739fc3aea30c712ca906ce4cde003" prot="public" static="no">
        <name>DDRCTL_DFIUPD2_DFI_PHYUPD_TYPE0_SHIFT</name>
        <initializer>(0U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1731" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1731" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a40f9e5b4fcdeb18bfb06b4cd3e618412" prot="public" static="no">
        <name>DDRCTL_DFIUPD2_DFI_PHYUPD_TYPE0_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__ddrctl__regs_8h_1a22f739fc3aea30c712ca906ce4cde003" kindref="member">DDRCTL_DFIUPD2_DFI_PHYUPD_TYPE0_SHIFT</ref>) &amp; <ref refid="hpm__ddrctl__regs_8h_1adc2d0648af8b092cc484816a6b584159" kindref="member">DDRCTL_DFIUPD2_DFI_PHYUPD_TYPE0_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1732" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1732" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1abc1866e49702742a322ed3d1190944de" prot="public" static="no">
        <name>DDRCTL_DFIUPD2_DFI_PHYUPD_TYPE0_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1adc2d0648af8b092cc484816a6b584159" kindref="member">DDRCTL_DFIUPD2_DFI_PHYUPD_TYPE0_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1a22f739fc3aea30c712ca906ce4cde003" kindref="member">DDRCTL_DFIUPD2_DFI_PHYUPD_TYPE0_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1733" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1733" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1ab8bec7feab1a18c59b5677c4272213cf" prot="public" static="no">
        <name>DDRCTL_DFIUPD3_DFI_PHYUPD_TYPE3_MASK</name>
        <initializer>(0xFFF0000UL)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1743" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1743" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a6866d0ee4318acd8c6290ccaa84451a2" prot="public" static="no">
        <name>DDRCTL_DFIUPD3_DFI_PHYUPD_TYPE3_SHIFT</name>
        <initializer>(16U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1744" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1744" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1ae39d02cb875917464f53da39e305ecdb" prot="public" static="no">
        <name>DDRCTL_DFIUPD3_DFI_PHYUPD_TYPE3_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__ddrctl__regs_8h_1a6866d0ee4318acd8c6290ccaa84451a2" kindref="member">DDRCTL_DFIUPD3_DFI_PHYUPD_TYPE3_SHIFT</ref>) &amp; <ref refid="hpm__ddrctl__regs_8h_1ab8bec7feab1a18c59b5677c4272213cf" kindref="member">DDRCTL_DFIUPD3_DFI_PHYUPD_TYPE3_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1745" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1745" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a958909b546a5bdcc26a76d5754b098db" prot="public" static="no">
        <name>DDRCTL_DFIUPD3_DFI_PHYUPD_TYPE3_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1ab8bec7feab1a18c59b5677c4272213cf" kindref="member">DDRCTL_DFIUPD3_DFI_PHYUPD_TYPE3_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1a6866d0ee4318acd8c6290ccaa84451a2" kindref="member">DDRCTL_DFIUPD3_DFI_PHYUPD_TYPE3_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1746" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1746" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1aa2a30569f0b4561f8e4863bcb877eee2" prot="public" static="no">
        <name>DDRCTL_DFIUPD3_DFI_PHYUPD_TYPE2_MASK</name>
        <initializer>(0xFFFU)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1755" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1755" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a6f1f7a22dc1a5f24394e7ee686fdf5fc" prot="public" static="no">
        <name>DDRCTL_DFIUPD3_DFI_PHYUPD_TYPE2_SHIFT</name>
        <initializer>(0U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1756" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1756" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a6cd774d43141a47d4d179fc0cdf0daba" prot="public" static="no">
        <name>DDRCTL_DFIUPD3_DFI_PHYUPD_TYPE2_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__ddrctl__regs_8h_1a6f1f7a22dc1a5f24394e7ee686fdf5fc" kindref="member">DDRCTL_DFIUPD3_DFI_PHYUPD_TYPE2_SHIFT</ref>) &amp; <ref refid="hpm__ddrctl__regs_8h_1aa2a30569f0b4561f8e4863bcb877eee2" kindref="member">DDRCTL_DFIUPD3_DFI_PHYUPD_TYPE2_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1757" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1757" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a5c9af96b6420316e1b808e962a537f2e" prot="public" static="no">
        <name>DDRCTL_DFIUPD3_DFI_PHYUPD_TYPE2_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1aa2a30569f0b4561f8e4863bcb877eee2" kindref="member">DDRCTL_DFIUPD3_DFI_PHYUPD_TYPE2_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1a6f1f7a22dc1a5f24394e7ee686fdf5fc" kindref="member">DDRCTL_DFIUPD3_DFI_PHYUPD_TYPE2_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1758" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1758" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a4bd561887935a9fcccd66b74b13aca33" prot="public" static="no">
        <name>DDRCTL_DFIMISC_DFI_INIT_COMPLETE_EN_MASK</name>
        <initializer>(0x1U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1768" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1768" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a3c28454d167ea796d559a9d9057460d2" prot="public" static="no">
        <name>DDRCTL_DFIMISC_DFI_INIT_COMPLETE_EN_SHIFT</name>
        <initializer>(0U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1769" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1769" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a09d0b7ad66d17fbc413b28187f02fad4" prot="public" static="no">
        <name>DDRCTL_DFIMISC_DFI_INIT_COMPLETE_EN_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__ddrctl__regs_8h_1a3c28454d167ea796d559a9d9057460d2" kindref="member">DDRCTL_DFIMISC_DFI_INIT_COMPLETE_EN_SHIFT</ref>) &amp; <ref refid="hpm__ddrctl__regs_8h_1a4bd561887935a9fcccd66b74b13aca33" kindref="member">DDRCTL_DFIMISC_DFI_INIT_COMPLETE_EN_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1770" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1770" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1acb7da9856218a891832d350566871561" prot="public" static="no">
        <name>DDRCTL_DFIMISC_DFI_INIT_COMPLETE_EN_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1a4bd561887935a9fcccd66b74b13aca33" kindref="member">DDRCTL_DFIMISC_DFI_INIT_COMPLETE_EN_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1a3c28454d167ea796d559a9d9057460d2" kindref="member">DDRCTL_DFIMISC_DFI_INIT_COMPLETE_EN_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1771" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1771" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a2849c2f1b6ae48eca8a4e257324e386c" prot="public" static="no">
        <name>DDRCTL_DFITMG2_DFI_TPHY_RDCSLAT_MASK</name>
        <initializer>(0x3F00U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1781" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1781" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a87d503183d7e63a55ea616409e549aa8" prot="public" static="no">
        <name>DDRCTL_DFITMG2_DFI_TPHY_RDCSLAT_SHIFT</name>
        <initializer>(8U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1782" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1782" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1aab1cccc3c501ad0f825faafc45c7528d" prot="public" static="no">
        <name>DDRCTL_DFITMG2_DFI_TPHY_RDCSLAT_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__ddrctl__regs_8h_1a87d503183d7e63a55ea616409e549aa8" kindref="member">DDRCTL_DFITMG2_DFI_TPHY_RDCSLAT_SHIFT</ref>) &amp; <ref refid="hpm__ddrctl__regs_8h_1a2849c2f1b6ae48eca8a4e257324e386c" kindref="member">DDRCTL_DFITMG2_DFI_TPHY_RDCSLAT_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1783" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1783" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1aa3c7e4bf23b2b91db82838d04b67b3d1" prot="public" static="no">
        <name>DDRCTL_DFITMG2_DFI_TPHY_RDCSLAT_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1a2849c2f1b6ae48eca8a4e257324e386c" kindref="member">DDRCTL_DFITMG2_DFI_TPHY_RDCSLAT_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1a87d503183d7e63a55ea616409e549aa8" kindref="member">DDRCTL_DFITMG2_DFI_TPHY_RDCSLAT_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1784" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1784" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a78104c7e8319fc66600a5e2b7b5a9e8d" prot="public" static="no">
        <name>DDRCTL_DFITMG2_DFI_TPHY_WRCSLAT_MASK</name>
        <initializer>(0x3FU)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1794" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1794" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a68fe65df2164ab5ea8e34c09dd6ccdfa" prot="public" static="no">
        <name>DDRCTL_DFITMG2_DFI_TPHY_WRCSLAT_SHIFT</name>
        <initializer>(0U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1795" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1795" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a1eaf06d96b85ebc82a5546aa4f0fef66" prot="public" static="no">
        <name>DDRCTL_DFITMG2_DFI_TPHY_WRCSLAT_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__ddrctl__regs_8h_1a68fe65df2164ab5ea8e34c09dd6ccdfa" kindref="member">DDRCTL_DFITMG2_DFI_TPHY_WRCSLAT_SHIFT</ref>) &amp; <ref refid="hpm__ddrctl__regs_8h_1a78104c7e8319fc66600a5e2b7b5a9e8d" kindref="member">DDRCTL_DFITMG2_DFI_TPHY_WRCSLAT_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1796" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1796" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1adbbe09435b8d7605f13189ed99881c79" prot="public" static="no">
        <name>DDRCTL_DFITMG2_DFI_TPHY_WRCSLAT_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1a78104c7e8319fc66600a5e2b7b5a9e8d" kindref="member">DDRCTL_DFITMG2_DFI_TPHY_WRCSLAT_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1a68fe65df2164ab5ea8e34c09dd6ccdfa" kindref="member">DDRCTL_DFITMG2_DFI_TPHY_WRCSLAT_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1797" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1797" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a9067251152441006bedc1c52192ea493" prot="public" static="no">
        <name>DDRCTL_ADDRMAP0_ADDRMAP_CS_BIT0_MASK</name>
        <initializer>(0x1FU)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1811" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1811" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a580f05b4113bfe4f7b0ae0c7320793c1" prot="public" static="no">
        <name>DDRCTL_ADDRMAP0_ADDRMAP_CS_BIT0_SHIFT</name>
        <initializer>(0U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1812" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1812" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a8ba3a1f0496a1cf943fddc00716b8216" prot="public" static="no">
        <name>DDRCTL_ADDRMAP0_ADDRMAP_CS_BIT0_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__ddrctl__regs_8h_1a580f05b4113bfe4f7b0ae0c7320793c1" kindref="member">DDRCTL_ADDRMAP0_ADDRMAP_CS_BIT0_SHIFT</ref>) &amp; <ref refid="hpm__ddrctl__regs_8h_1a9067251152441006bedc1c52192ea493" kindref="member">DDRCTL_ADDRMAP0_ADDRMAP_CS_BIT0_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1813" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1813" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1af02fe86a856dee69be210062f9451bc4" prot="public" static="no">
        <name>DDRCTL_ADDRMAP0_ADDRMAP_CS_BIT0_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1a9067251152441006bedc1c52192ea493" kindref="member">DDRCTL_ADDRMAP0_ADDRMAP_CS_BIT0_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1a580f05b4113bfe4f7b0ae0c7320793c1" kindref="member">DDRCTL_ADDRMAP0_ADDRMAP_CS_BIT0_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1814" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1814" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1aa0b8492d03f8a564c5e6dd3facdd0936" prot="public" static="no">
        <name>DDRCTL_ADDRMAP1_ADDRMAP_BANK_B2_MASK</name>
        <initializer>(0x1F0000UL)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1828" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1828" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a086bc4e033b67fa8dd30e39dc0c051e3" prot="public" static="no">
        <name>DDRCTL_ADDRMAP1_ADDRMAP_BANK_B2_SHIFT</name>
        <initializer>(16U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1829" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1829" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1ae84399ce0c21eec2f0f702493fef7494" prot="public" static="no">
        <name>DDRCTL_ADDRMAP1_ADDRMAP_BANK_B2_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__ddrctl__regs_8h_1a086bc4e033b67fa8dd30e39dc0c051e3" kindref="member">DDRCTL_ADDRMAP1_ADDRMAP_BANK_B2_SHIFT</ref>) &amp; <ref refid="hpm__ddrctl__regs_8h_1aa0b8492d03f8a564c5e6dd3facdd0936" kindref="member">DDRCTL_ADDRMAP1_ADDRMAP_BANK_B2_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1830" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1830" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a1206fd78d7a460e58da1ec59506215c7" prot="public" static="no">
        <name>DDRCTL_ADDRMAP1_ADDRMAP_BANK_B2_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1aa0b8492d03f8a564c5e6dd3facdd0936" kindref="member">DDRCTL_ADDRMAP1_ADDRMAP_BANK_B2_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1a086bc4e033b67fa8dd30e39dc0c051e3" kindref="member">DDRCTL_ADDRMAP1_ADDRMAP_BANK_B2_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1831" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1831" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a2e8afec1adcba5fd4cfa05f56880b615" prot="public" static="no">
        <name>DDRCTL_ADDRMAP1_ADDRMAP_BANK_B1_MASK</name>
        <initializer>(0x1F00U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1843" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1843" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a942be270262e73712e8ca9fafdb0a826" prot="public" static="no">
        <name>DDRCTL_ADDRMAP1_ADDRMAP_BANK_B1_SHIFT</name>
        <initializer>(8U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1844" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1844" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a4c0da50842bea8e05c45944553f7e540" prot="public" static="no">
        <name>DDRCTL_ADDRMAP1_ADDRMAP_BANK_B1_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__ddrctl__regs_8h_1a942be270262e73712e8ca9fafdb0a826" kindref="member">DDRCTL_ADDRMAP1_ADDRMAP_BANK_B1_SHIFT</ref>) &amp; <ref refid="hpm__ddrctl__regs_8h_1a2e8afec1adcba5fd4cfa05f56880b615" kindref="member">DDRCTL_ADDRMAP1_ADDRMAP_BANK_B1_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1845" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1845" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a1adc3bd26a23fd199e5a359de3571926" prot="public" static="no">
        <name>DDRCTL_ADDRMAP1_ADDRMAP_BANK_B1_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1a2e8afec1adcba5fd4cfa05f56880b615" kindref="member">DDRCTL_ADDRMAP1_ADDRMAP_BANK_B1_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1a942be270262e73712e8ca9fafdb0a826" kindref="member">DDRCTL_ADDRMAP1_ADDRMAP_BANK_B1_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1846" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1846" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a5cbfe96b045761f02605fcff81db74ac" prot="public" static="no">
        <name>DDRCTL_ADDRMAP1_ADDRMAP_BANK_B0_MASK</name>
        <initializer>(0x1FU)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1858" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1858" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a0f2d0abe015f4eb664b887ce9b2317d4" prot="public" static="no">
        <name>DDRCTL_ADDRMAP1_ADDRMAP_BANK_B0_SHIFT</name>
        <initializer>(0U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1859" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1859" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1af3c3dff4c1e930f5a825c97c9196a77c" prot="public" static="no">
        <name>DDRCTL_ADDRMAP1_ADDRMAP_BANK_B0_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__ddrctl__regs_8h_1a0f2d0abe015f4eb664b887ce9b2317d4" kindref="member">DDRCTL_ADDRMAP1_ADDRMAP_BANK_B0_SHIFT</ref>) &amp; <ref refid="hpm__ddrctl__regs_8h_1a5cbfe96b045761f02605fcff81db74ac" kindref="member">DDRCTL_ADDRMAP1_ADDRMAP_BANK_B0_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1860" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1860" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1af795b82d005d3c92bf580eca28332f60" prot="public" static="no">
        <name>DDRCTL_ADDRMAP1_ADDRMAP_BANK_B0_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1a5cbfe96b045761f02605fcff81db74ac" kindref="member">DDRCTL_ADDRMAP1_ADDRMAP_BANK_B0_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1a0f2d0abe015f4eb664b887ce9b2317d4" kindref="member">DDRCTL_ADDRMAP1_ADDRMAP_BANK_B0_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1861" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1861" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a3492a8a66fde11ce4f545cb393634f26" prot="public" static="no">
        <name>DDRCTL_ADDRMAP2_ADDRMAP_COL_B5_MASK</name>
        <initializer>(0xF000000UL)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1877" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1877" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a7fedf60fbcce1197d4c66606a92825e2" prot="public" static="no">
        <name>DDRCTL_ADDRMAP2_ADDRMAP_COL_B5_SHIFT</name>
        <initializer>(24U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1878" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1878" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1af81a94280783060320c6f87e14b2240a" prot="public" static="no">
        <name>DDRCTL_ADDRMAP2_ADDRMAP_COL_B5_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__ddrctl__regs_8h_1a7fedf60fbcce1197d4c66606a92825e2" kindref="member">DDRCTL_ADDRMAP2_ADDRMAP_COL_B5_SHIFT</ref>) &amp; <ref refid="hpm__ddrctl__regs_8h_1a3492a8a66fde11ce4f545cb393634f26" kindref="member">DDRCTL_ADDRMAP2_ADDRMAP_COL_B5_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1879" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1879" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a5a35a242bc62270ae536aed494b8682b" prot="public" static="no">
        <name>DDRCTL_ADDRMAP2_ADDRMAP_COL_B5_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1a3492a8a66fde11ce4f545cb393634f26" kindref="member">DDRCTL_ADDRMAP2_ADDRMAP_COL_B5_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1a7fedf60fbcce1197d4c66606a92825e2" kindref="member">DDRCTL_ADDRMAP2_ADDRMAP_COL_B5_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1880" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1880" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a8c4dcb5cdc9a17d3ca023224c34d14f3" prot="public" static="no">
        <name>DDRCTL_ADDRMAP2_ADDRMAP_COL_B4_MASK</name>
        <initializer>(0xF0000UL)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1895" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1895" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a41e25f46c2cf1d0e9f2c5493f76ba8f8" prot="public" static="no">
        <name>DDRCTL_ADDRMAP2_ADDRMAP_COL_B4_SHIFT</name>
        <initializer>(16U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1896" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1896" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a686a6eb67888ae97cdf55b62cdc80fb4" prot="public" static="no">
        <name>DDRCTL_ADDRMAP2_ADDRMAP_COL_B4_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__ddrctl__regs_8h_1a41e25f46c2cf1d0e9f2c5493f76ba8f8" kindref="member">DDRCTL_ADDRMAP2_ADDRMAP_COL_B4_SHIFT</ref>) &amp; <ref refid="hpm__ddrctl__regs_8h_1a8c4dcb5cdc9a17d3ca023224c34d14f3" kindref="member">DDRCTL_ADDRMAP2_ADDRMAP_COL_B4_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1897" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1897" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1ad31a08c67176c50aee8f9b844c3abeb4" prot="public" static="no">
        <name>DDRCTL_ADDRMAP2_ADDRMAP_COL_B4_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1a8c4dcb5cdc9a17d3ca023224c34d14f3" kindref="member">DDRCTL_ADDRMAP2_ADDRMAP_COL_B4_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1a41e25f46c2cf1d0e9f2c5493f76ba8f8" kindref="member">DDRCTL_ADDRMAP2_ADDRMAP_COL_B4_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1898" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1898" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1afe6a3506a1fccdccc7eda029aeb95e9e" prot="public" static="no">
        <name>DDRCTL_ADDRMAP2_ADDRMAP_COL_B3_MASK</name>
        <initializer>(0xF00U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1913" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1913" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1ac289a8d83c5344497609066c192a3da6" prot="public" static="no">
        <name>DDRCTL_ADDRMAP2_ADDRMAP_COL_B3_SHIFT</name>
        <initializer>(8U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1914" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1914" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a448a92a5f6036df6825f751051f9b7b5" prot="public" static="no">
        <name>DDRCTL_ADDRMAP2_ADDRMAP_COL_B3_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__ddrctl__regs_8h_1ac289a8d83c5344497609066c192a3da6" kindref="member">DDRCTL_ADDRMAP2_ADDRMAP_COL_B3_SHIFT</ref>) &amp; <ref refid="hpm__ddrctl__regs_8h_1afe6a3506a1fccdccc7eda029aeb95e9e" kindref="member">DDRCTL_ADDRMAP2_ADDRMAP_COL_B3_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1915" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1915" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1ace1b7762b771ae9b4b01f8499f982360" prot="public" static="no">
        <name>DDRCTL_ADDRMAP2_ADDRMAP_COL_B3_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1afe6a3506a1fccdccc7eda029aeb95e9e" kindref="member">DDRCTL_ADDRMAP2_ADDRMAP_COL_B3_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1ac289a8d83c5344497609066c192a3da6" kindref="member">DDRCTL_ADDRMAP2_ADDRMAP_COL_B3_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1916" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1916" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1ad6106afc63aeb924cbe518bb0d979035" prot="public" static="no">
        <name>DDRCTL_ADDRMAP2_ADDRMAP_COL_B2_MASK</name>
        <initializer>(0xFU)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1931" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1931" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1acfba2e7423516419f624c031acc59468" prot="public" static="no">
        <name>DDRCTL_ADDRMAP2_ADDRMAP_COL_B2_SHIFT</name>
        <initializer>(0U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1932" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1932" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1af927ede4f541e0ccbaf6280083032b49" prot="public" static="no">
        <name>DDRCTL_ADDRMAP2_ADDRMAP_COL_B2_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__ddrctl__regs_8h_1acfba2e7423516419f624c031acc59468" kindref="member">DDRCTL_ADDRMAP2_ADDRMAP_COL_B2_SHIFT</ref>) &amp; <ref refid="hpm__ddrctl__regs_8h_1ad6106afc63aeb924cbe518bb0d979035" kindref="member">DDRCTL_ADDRMAP2_ADDRMAP_COL_B2_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1933" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1933" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a1dad7a1c43777c123563ca8edff4b9cf" prot="public" static="no">
        <name>DDRCTL_ADDRMAP2_ADDRMAP_COL_B2_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1ad6106afc63aeb924cbe518bb0d979035" kindref="member">DDRCTL_ADDRMAP2_ADDRMAP_COL_B2_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1acfba2e7423516419f624c031acc59468" kindref="member">DDRCTL_ADDRMAP2_ADDRMAP_COL_B2_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1934" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1934" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1aa4a7dc7010f71d7f6ea14a61a0e11886" prot="public" static="no">
        <name>DDRCTL_ADDRMAP3_ADDRMAP_COL_B9_MASK</name>
        <initializer>(0xF000000UL)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1953" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1953" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1af588cc3b90360fdf43e84e905544851c" prot="public" static="no">
        <name>DDRCTL_ADDRMAP3_ADDRMAP_COL_B9_SHIFT</name>
        <initializer>(24U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1954" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1954" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1aa2057217ac31383adbb87308a95537b7" prot="public" static="no">
        <name>DDRCTL_ADDRMAP3_ADDRMAP_COL_B9_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__ddrctl__regs_8h_1af588cc3b90360fdf43e84e905544851c" kindref="member">DDRCTL_ADDRMAP3_ADDRMAP_COL_B9_SHIFT</ref>) &amp; <ref refid="hpm__ddrctl__regs_8h_1aa4a7dc7010f71d7f6ea14a61a0e11886" kindref="member">DDRCTL_ADDRMAP3_ADDRMAP_COL_B9_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1955" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1955" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a0bb812ea7b1ccc69a93cbe5b80b824df" prot="public" static="no">
        <name>DDRCTL_ADDRMAP3_ADDRMAP_COL_B9_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1aa4a7dc7010f71d7f6ea14a61a0e11886" kindref="member">DDRCTL_ADDRMAP3_ADDRMAP_COL_B9_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1af588cc3b90360fdf43e84e905544851c" kindref="member">DDRCTL_ADDRMAP3_ADDRMAP_COL_B9_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1956" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1956" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1ade994ec8013599f973760eb31b27554f" prot="public" static="no">
        <name>DDRCTL_ADDRMAP3_ADDRMAP_COL_B8_MASK</name>
        <initializer>(0xF0000UL)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1973" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1973" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a81970a290018a026d21686ee9739894a" prot="public" static="no">
        <name>DDRCTL_ADDRMAP3_ADDRMAP_COL_B8_SHIFT</name>
        <initializer>(16U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1974" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1974" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1ac8e5c5549b8b88a74a9d70a3546fdf6a" prot="public" static="no">
        <name>DDRCTL_ADDRMAP3_ADDRMAP_COL_B8_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__ddrctl__regs_8h_1a81970a290018a026d21686ee9739894a" kindref="member">DDRCTL_ADDRMAP3_ADDRMAP_COL_B8_SHIFT</ref>) &amp; <ref refid="hpm__ddrctl__regs_8h_1ade994ec8013599f973760eb31b27554f" kindref="member">DDRCTL_ADDRMAP3_ADDRMAP_COL_B8_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1975" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1975" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1aa7e2311909c6c44dfbee61b0d773616a" prot="public" static="no">
        <name>DDRCTL_ADDRMAP3_ADDRMAP_COL_B8_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1ade994ec8013599f973760eb31b27554f" kindref="member">DDRCTL_ADDRMAP3_ADDRMAP_COL_B8_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1a81970a290018a026d21686ee9739894a" kindref="member">DDRCTL_ADDRMAP3_ADDRMAP_COL_B8_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1976" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1976" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a5418a5b8dffb8fcec4483de88848a792" prot="public" static="no">
        <name>DDRCTL_ADDRMAP3_ADDRMAP_COL_B7_MASK</name>
        <initializer>(0xF00U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1992" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1992" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a4f26c0dfd49ea1f6725d5b7f69891ff5" prot="public" static="no">
        <name>DDRCTL_ADDRMAP3_ADDRMAP_COL_B7_SHIFT</name>
        <initializer>(8U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1993" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1993" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a58c5fe7ae39e602681ff9dc2f71a2eea" prot="public" static="no">
        <name>DDRCTL_ADDRMAP3_ADDRMAP_COL_B7_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__ddrctl__regs_8h_1a4f26c0dfd49ea1f6725d5b7f69891ff5" kindref="member">DDRCTL_ADDRMAP3_ADDRMAP_COL_B7_SHIFT</ref>) &amp; <ref refid="hpm__ddrctl__regs_8h_1a5418a5b8dffb8fcec4483de88848a792" kindref="member">DDRCTL_ADDRMAP3_ADDRMAP_COL_B7_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1994" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1994" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a1f944d9b4218be45a043db198aa7cdc7" prot="public" static="no">
        <name>DDRCTL_ADDRMAP3_ADDRMAP_COL_B7_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1a5418a5b8dffb8fcec4483de88848a792" kindref="member">DDRCTL_ADDRMAP3_ADDRMAP_COL_B7_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1a4f26c0dfd49ea1f6725d5b7f69891ff5" kindref="member">DDRCTL_ADDRMAP3_ADDRMAP_COL_B7_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="1995" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="1995" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a4fd4caa6771bd656770ca9c9ae322ce2" prot="public" static="no">
        <name>DDRCTL_ADDRMAP3_ADDRMAP_COL_B6_MASK</name>
        <initializer>(0xFU)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2010" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2010" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a4109303f9800cd69c4225ca311905d8a" prot="public" static="no">
        <name>DDRCTL_ADDRMAP3_ADDRMAP_COL_B6_SHIFT</name>
        <initializer>(0U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2011" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2011" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1aad7fe0f8a220bd5c1a7b4a9e28456dde" prot="public" static="no">
        <name>DDRCTL_ADDRMAP3_ADDRMAP_COL_B6_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__ddrctl__regs_8h_1a4109303f9800cd69c4225ca311905d8a" kindref="member">DDRCTL_ADDRMAP3_ADDRMAP_COL_B6_SHIFT</ref>) &amp; <ref refid="hpm__ddrctl__regs_8h_1a4fd4caa6771bd656770ca9c9ae322ce2" kindref="member">DDRCTL_ADDRMAP3_ADDRMAP_COL_B6_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2012" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2012" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1afdc47c701cedc17dbb8ef997bdc36587" prot="public" static="no">
        <name>DDRCTL_ADDRMAP3_ADDRMAP_COL_B6_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1a4fd4caa6771bd656770ca9c9ae322ce2" kindref="member">DDRCTL_ADDRMAP3_ADDRMAP_COL_B6_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1a4109303f9800cd69c4225ca311905d8a" kindref="member">DDRCTL_ADDRMAP3_ADDRMAP_COL_B6_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2013" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2013" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1afe4afb2ed39c5a78540f3659eea95f2c" prot="public" static="no">
        <name>DDRCTL_ADDRMAP4_ADDRMAP_COL_B11_MASK</name>
        <initializer>(0xF00U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2030" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2030" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a68c96f0249b4c6ca7eda3875c5f0eb18" prot="public" static="no">
        <name>DDRCTL_ADDRMAP4_ADDRMAP_COL_B11_SHIFT</name>
        <initializer>(8U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2031" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2031" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1afb72d1fb858439516402517be05e0a97" prot="public" static="no">
        <name>DDRCTL_ADDRMAP4_ADDRMAP_COL_B11_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__ddrctl__regs_8h_1a68c96f0249b4c6ca7eda3875c5f0eb18" kindref="member">DDRCTL_ADDRMAP4_ADDRMAP_COL_B11_SHIFT</ref>) &amp; <ref refid="hpm__ddrctl__regs_8h_1afe4afb2ed39c5a78540f3659eea95f2c" kindref="member">DDRCTL_ADDRMAP4_ADDRMAP_COL_B11_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2032" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2032" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a8b8110fe88117e89503021674dd96730" prot="public" static="no">
        <name>DDRCTL_ADDRMAP4_ADDRMAP_COL_B11_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1afe4afb2ed39c5a78540f3659eea95f2c" kindref="member">DDRCTL_ADDRMAP4_ADDRMAP_COL_B11_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1a68c96f0249b4c6ca7eda3875c5f0eb18" kindref="member">DDRCTL_ADDRMAP4_ADDRMAP_COL_B11_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2033" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2033" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a1081a676d3c0ffe42307db64d55c252e" prot="public" static="no">
        <name>DDRCTL_ADDRMAP4_ADDRMAP_COL_B10_MASK</name>
        <initializer>(0xFU)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2049" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2049" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1ac21927255b019c7406335fa744059bab" prot="public" static="no">
        <name>DDRCTL_ADDRMAP4_ADDRMAP_COL_B10_SHIFT</name>
        <initializer>(0U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2050" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2050" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a4acb33ee1650916099b7c08a4d5afe2d" prot="public" static="no">
        <name>DDRCTL_ADDRMAP4_ADDRMAP_COL_B10_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__ddrctl__regs_8h_1ac21927255b019c7406335fa744059bab" kindref="member">DDRCTL_ADDRMAP4_ADDRMAP_COL_B10_SHIFT</ref>) &amp; <ref refid="hpm__ddrctl__regs_8h_1a1081a676d3c0ffe42307db64d55c252e" kindref="member">DDRCTL_ADDRMAP4_ADDRMAP_COL_B10_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2051" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2051" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1ae652765fcb7f9ab5fe568b73180b36a6" prot="public" static="no">
        <name>DDRCTL_ADDRMAP4_ADDRMAP_COL_B10_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1a1081a676d3c0ffe42307db64d55c252e" kindref="member">DDRCTL_ADDRMAP4_ADDRMAP_COL_B10_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1ac21927255b019c7406335fa744059bab" kindref="member">DDRCTL_ADDRMAP4_ADDRMAP_COL_B10_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2052" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2052" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1ab3d45c3eb4e4b89f62709b4450d6cf04" prot="public" static="no">
        <name>DDRCTL_ADDRMAP5_ADDRMAP_ROW_B11_MASK</name>
        <initializer>(0xF000000UL)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2066" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2066" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1ae4a253fc7ea956ad1262a15b26fc790d" prot="public" static="no">
        <name>DDRCTL_ADDRMAP5_ADDRMAP_ROW_B11_SHIFT</name>
        <initializer>(24U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2067" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2067" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a3b1f41d17dd675a60a2541b7c32e0b93" prot="public" static="no">
        <name>DDRCTL_ADDRMAP5_ADDRMAP_ROW_B11_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__ddrctl__regs_8h_1ae4a253fc7ea956ad1262a15b26fc790d" kindref="member">DDRCTL_ADDRMAP5_ADDRMAP_ROW_B11_SHIFT</ref>) &amp; <ref refid="hpm__ddrctl__regs_8h_1ab3d45c3eb4e4b89f62709b4450d6cf04" kindref="member">DDRCTL_ADDRMAP5_ADDRMAP_ROW_B11_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2068" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2068" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1afb8decf572f72f100fdb1107eab1bea9" prot="public" static="no">
        <name>DDRCTL_ADDRMAP5_ADDRMAP_ROW_B11_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1ab3d45c3eb4e4b89f62709b4450d6cf04" kindref="member">DDRCTL_ADDRMAP5_ADDRMAP_ROW_B11_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1ae4a253fc7ea956ad1262a15b26fc790d" kindref="member">DDRCTL_ADDRMAP5_ADDRMAP_ROW_B11_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2069" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2069" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1aef1a2a030a0761cb7d0f20aa4b99e595" prot="public" static="no">
        <name>DDRCTL_ADDRMAP5_ADDRMAP_ROW_B2_10_MASK</name>
        <initializer>(0xF0000UL)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2082" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2082" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a088b0d5b4e24afc296e362b8d1d569c9" prot="public" static="no">
        <name>DDRCTL_ADDRMAP5_ADDRMAP_ROW_B2_10_SHIFT</name>
        <initializer>(16U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2083" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2083" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1aa166ed6e75fc24c034fad304e111408a" prot="public" static="no">
        <name>DDRCTL_ADDRMAP5_ADDRMAP_ROW_B2_10_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__ddrctl__regs_8h_1a088b0d5b4e24afc296e362b8d1d569c9" kindref="member">DDRCTL_ADDRMAP5_ADDRMAP_ROW_B2_10_SHIFT</ref>) &amp; <ref refid="hpm__ddrctl__regs_8h_1aef1a2a030a0761cb7d0f20aa4b99e595" kindref="member">DDRCTL_ADDRMAP5_ADDRMAP_ROW_B2_10_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2084" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2084" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a95711522a17d4a2724d33e00ae4df5e4" prot="public" static="no">
        <name>DDRCTL_ADDRMAP5_ADDRMAP_ROW_B2_10_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1aef1a2a030a0761cb7d0f20aa4b99e595" kindref="member">DDRCTL_ADDRMAP5_ADDRMAP_ROW_B2_10_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1a088b0d5b4e24afc296e362b8d1d569c9" kindref="member">DDRCTL_ADDRMAP5_ADDRMAP_ROW_B2_10_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2085" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2085" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a56244ce79d44c548abbf972743b2f737" prot="public" static="no">
        <name>DDRCTL_ADDRMAP5_ADDRMAP_ROW_B1_MASK</name>
        <initializer>(0xF00U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2097" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2097" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1adc71b3b0e92cba0a334f229d0368c0f6" prot="public" static="no">
        <name>DDRCTL_ADDRMAP5_ADDRMAP_ROW_B1_SHIFT</name>
        <initializer>(8U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2098" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2098" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a4fbafbbdf082aeeb4391c21f4f0ea538" prot="public" static="no">
        <name>DDRCTL_ADDRMAP5_ADDRMAP_ROW_B1_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__ddrctl__regs_8h_1adc71b3b0e92cba0a334f229d0368c0f6" kindref="member">DDRCTL_ADDRMAP5_ADDRMAP_ROW_B1_SHIFT</ref>) &amp; <ref refid="hpm__ddrctl__regs_8h_1a56244ce79d44c548abbf972743b2f737" kindref="member">DDRCTL_ADDRMAP5_ADDRMAP_ROW_B1_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2099" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2099" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1aecc7e2594d3afa6561ffa07b91e4a273" prot="public" static="no">
        <name>DDRCTL_ADDRMAP5_ADDRMAP_ROW_B1_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1a56244ce79d44c548abbf972743b2f737" kindref="member">DDRCTL_ADDRMAP5_ADDRMAP_ROW_B1_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1adc71b3b0e92cba0a334f229d0368c0f6" kindref="member">DDRCTL_ADDRMAP5_ADDRMAP_ROW_B1_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2100" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2100" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a902fa981d042a63fa2d51b45aac5fc3b" prot="public" static="no">
        <name>DDRCTL_ADDRMAP5_ADDRMAP_ROW_B0_MASK</name>
        <initializer>(0xFU)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2112" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2112" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1ad2c8441da3056a5b0af2b9201532884a" prot="public" static="no">
        <name>DDRCTL_ADDRMAP5_ADDRMAP_ROW_B0_SHIFT</name>
        <initializer>(0U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2113" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2113" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a3b4792dd0f5c3f2708ccefe33bee2ed9" prot="public" static="no">
        <name>DDRCTL_ADDRMAP5_ADDRMAP_ROW_B0_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__ddrctl__regs_8h_1ad2c8441da3056a5b0af2b9201532884a" kindref="member">DDRCTL_ADDRMAP5_ADDRMAP_ROW_B0_SHIFT</ref>) &amp; <ref refid="hpm__ddrctl__regs_8h_1a902fa981d042a63fa2d51b45aac5fc3b" kindref="member">DDRCTL_ADDRMAP5_ADDRMAP_ROW_B0_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2114" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2114" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a0fd2266bafeef246a8322fa04f2a7e20" prot="public" static="no">
        <name>DDRCTL_ADDRMAP5_ADDRMAP_ROW_B0_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1a902fa981d042a63fa2d51b45aac5fc3b" kindref="member">DDRCTL_ADDRMAP5_ADDRMAP_ROW_B0_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1ad2c8441da3056a5b0af2b9201532884a" kindref="member">DDRCTL_ADDRMAP5_ADDRMAP_ROW_B0_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2115" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2115" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a91d93ee47dfc2dad90f6fe339aed5b16" prot="public" static="no">
        <name>DDRCTL_ADDRMAP6_ADDRMAP_ROW_B15_MASK</name>
        <initializer>(0xF000000UL)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2129" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2129" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a3c6e6fd178d5c633d878e87d66673089" prot="public" static="no">
        <name>DDRCTL_ADDRMAP6_ADDRMAP_ROW_B15_SHIFT</name>
        <initializer>(24U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2130" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2130" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a999f15757a7f939bc3c0537467db21bf" prot="public" static="no">
        <name>DDRCTL_ADDRMAP6_ADDRMAP_ROW_B15_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__ddrctl__regs_8h_1a3c6e6fd178d5c633d878e87d66673089" kindref="member">DDRCTL_ADDRMAP6_ADDRMAP_ROW_B15_SHIFT</ref>) &amp; <ref refid="hpm__ddrctl__regs_8h_1a91d93ee47dfc2dad90f6fe339aed5b16" kindref="member">DDRCTL_ADDRMAP6_ADDRMAP_ROW_B15_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2131" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2131" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a0427d223b64a0e0bf698e2cae46b5933" prot="public" static="no">
        <name>DDRCTL_ADDRMAP6_ADDRMAP_ROW_B15_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1a91d93ee47dfc2dad90f6fe339aed5b16" kindref="member">DDRCTL_ADDRMAP6_ADDRMAP_ROW_B15_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1a3c6e6fd178d5c633d878e87d66673089" kindref="member">DDRCTL_ADDRMAP6_ADDRMAP_ROW_B15_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2132" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2132" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1ae2962e15947ea1dc6187b6ab9e004a49" prot="public" static="no">
        <name>DDRCTL_ADDRMAP6_ADDRMAP_ROW_B14_MASK</name>
        <initializer>(0xF0000UL)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2145" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2145" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1ae20cce8ecbd150c9b80a08cff9dbc379" prot="public" static="no">
        <name>DDRCTL_ADDRMAP6_ADDRMAP_ROW_B14_SHIFT</name>
        <initializer>(16U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2146" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2146" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a1fa9a848cbe2e1e421d508c62bbbdf90" prot="public" static="no">
        <name>DDRCTL_ADDRMAP6_ADDRMAP_ROW_B14_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__ddrctl__regs_8h_1ae20cce8ecbd150c9b80a08cff9dbc379" kindref="member">DDRCTL_ADDRMAP6_ADDRMAP_ROW_B14_SHIFT</ref>) &amp; <ref refid="hpm__ddrctl__regs_8h_1ae2962e15947ea1dc6187b6ab9e004a49" kindref="member">DDRCTL_ADDRMAP6_ADDRMAP_ROW_B14_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2147" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2147" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1aad1364aba509ca48d0901af83839fbf4" prot="public" static="no">
        <name>DDRCTL_ADDRMAP6_ADDRMAP_ROW_B14_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1ae2962e15947ea1dc6187b6ab9e004a49" kindref="member">DDRCTL_ADDRMAP6_ADDRMAP_ROW_B14_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1ae20cce8ecbd150c9b80a08cff9dbc379" kindref="member">DDRCTL_ADDRMAP6_ADDRMAP_ROW_B14_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2148" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2148" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a8822b1abd06160a2e3c3fd3d1b58abd8" prot="public" static="no">
        <name>DDRCTL_ADDRMAP6_ADDRMAP_ROW_B13_MASK</name>
        <initializer>(0xF00U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2161" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2161" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a78584b06d79077cc1d2c6d91c759ad76" prot="public" static="no">
        <name>DDRCTL_ADDRMAP6_ADDRMAP_ROW_B13_SHIFT</name>
        <initializer>(8U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2162" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2162" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a01939bc4c83f6d30d6b064d88e36a638" prot="public" static="no">
        <name>DDRCTL_ADDRMAP6_ADDRMAP_ROW_B13_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__ddrctl__regs_8h_1a78584b06d79077cc1d2c6d91c759ad76" kindref="member">DDRCTL_ADDRMAP6_ADDRMAP_ROW_B13_SHIFT</ref>) &amp; <ref refid="hpm__ddrctl__regs_8h_1a8822b1abd06160a2e3c3fd3d1b58abd8" kindref="member">DDRCTL_ADDRMAP6_ADDRMAP_ROW_B13_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2163" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2163" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a55baba962f7094b818d002e7cd75b18b" prot="public" static="no">
        <name>DDRCTL_ADDRMAP6_ADDRMAP_ROW_B13_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1a8822b1abd06160a2e3c3fd3d1b58abd8" kindref="member">DDRCTL_ADDRMAP6_ADDRMAP_ROW_B13_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1a78584b06d79077cc1d2c6d91c759ad76" kindref="member">DDRCTL_ADDRMAP6_ADDRMAP_ROW_B13_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2164" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2164" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a78477fd89c3251a3fc3c75ef3cdf2906" prot="public" static="no">
        <name>DDRCTL_ADDRMAP6_ADDRMAP_ROW_B12_MASK</name>
        <initializer>(0xFU)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2177" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2177" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a1cba3c70af70e2852c84908078da532d" prot="public" static="no">
        <name>DDRCTL_ADDRMAP6_ADDRMAP_ROW_B12_SHIFT</name>
        <initializer>(0U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2178" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2178" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a347368fdb5d7fe81ebd1bf8fa51d594c" prot="public" static="no">
        <name>DDRCTL_ADDRMAP6_ADDRMAP_ROW_B12_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__ddrctl__regs_8h_1a1cba3c70af70e2852c84908078da532d" kindref="member">DDRCTL_ADDRMAP6_ADDRMAP_ROW_B12_SHIFT</ref>) &amp; <ref refid="hpm__ddrctl__regs_8h_1a78477fd89c3251a3fc3c75ef3cdf2906" kindref="member">DDRCTL_ADDRMAP6_ADDRMAP_ROW_B12_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2179" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2179" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1ae63d1111ba6e8dd3b3d3d7b699d2d03f" prot="public" static="no">
        <name>DDRCTL_ADDRMAP6_ADDRMAP_ROW_B12_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1a78477fd89c3251a3fc3c75ef3cdf2906" kindref="member">DDRCTL_ADDRMAP6_ADDRMAP_ROW_B12_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1a1cba3c70af70e2852c84908078da532d" kindref="member">DDRCTL_ADDRMAP6_ADDRMAP_ROW_B12_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2180" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2180" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a8bcc905c4ce87848c4a87d283483e5db" prot="public" static="no">
        <name>DDRCTL_ODTCFG_WR_ODT_HOLD_MASK</name>
        <initializer>(0xF000000UL)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2193" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2193" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1acee7cd8c4f8dee9a6e5f3099e62612c9" prot="public" static="no">
        <name>DDRCTL_ODTCFG_WR_ODT_HOLD_SHIFT</name>
        <initializer>(24U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2194" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2194" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a7364c80f869e382123ae2eeb154be5b7" prot="public" static="no">
        <name>DDRCTL_ODTCFG_WR_ODT_HOLD_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__ddrctl__regs_8h_1acee7cd8c4f8dee9a6e5f3099e62612c9" kindref="member">DDRCTL_ODTCFG_WR_ODT_HOLD_SHIFT</ref>) &amp; <ref refid="hpm__ddrctl__regs_8h_1a8bcc905c4ce87848c4a87d283483e5db" kindref="member">DDRCTL_ODTCFG_WR_ODT_HOLD_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2195" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2195" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a9d10704fb4e06dcc2e32882cdced7d56" prot="public" static="no">
        <name>DDRCTL_ODTCFG_WR_ODT_HOLD_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1a8bcc905c4ce87848c4a87d283483e5db" kindref="member">DDRCTL_ODTCFG_WR_ODT_HOLD_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1acee7cd8c4f8dee9a6e5f3099e62612c9" kindref="member">DDRCTL_ODTCFG_WR_ODT_HOLD_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2196" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2196" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1aeb4a764e6c771ceb5051d9e8cfdf6347" prot="public" static="no">
        <name>DDRCTL_ODTCFG_WR_ODT_DELAY_MASK</name>
        <initializer>(0x1F0000UL)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2211" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2211" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a6363772ab5cb95c35c753a95226f9740" prot="public" static="no">
        <name>DDRCTL_ODTCFG_WR_ODT_DELAY_SHIFT</name>
        <initializer>(16U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2212" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2212" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1acddeac25b84fbb07dfb23034f8944b2b" prot="public" static="no">
        <name>DDRCTL_ODTCFG_WR_ODT_DELAY_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__ddrctl__regs_8h_1a6363772ab5cb95c35c753a95226f9740" kindref="member">DDRCTL_ODTCFG_WR_ODT_DELAY_SHIFT</ref>) &amp; <ref refid="hpm__ddrctl__regs_8h_1aeb4a764e6c771ceb5051d9e8cfdf6347" kindref="member">DDRCTL_ODTCFG_WR_ODT_DELAY_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2213" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2213" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1ac64a038c62e24c373e7d40f21a1daba8" prot="public" static="no">
        <name>DDRCTL_ODTCFG_WR_ODT_DELAY_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1aeb4a764e6c771ceb5051d9e8cfdf6347" kindref="member">DDRCTL_ODTCFG_WR_ODT_DELAY_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1a6363772ab5cb95c35c753a95226f9740" kindref="member">DDRCTL_ODTCFG_WR_ODT_DELAY_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2214" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2214" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1ad82da7f748ee8ce78b4d7411eb1b2c08" prot="public" static="no">
        <name>DDRCTL_ODTCFG_RD_ODT_HOLD_MASK</name>
        <initializer>(0xF00U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2226" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2226" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a457bd943624e28295ff7da5ebc7857b8" prot="public" static="no">
        <name>DDRCTL_ODTCFG_RD_ODT_HOLD_SHIFT</name>
        <initializer>(8U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2227" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2227" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1af7da7b027acb284e50c5b57f2a23b258" prot="public" static="no">
        <name>DDRCTL_ODTCFG_RD_ODT_HOLD_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__ddrctl__regs_8h_1a457bd943624e28295ff7da5ebc7857b8" kindref="member">DDRCTL_ODTCFG_RD_ODT_HOLD_SHIFT</ref>) &amp; <ref refid="hpm__ddrctl__regs_8h_1ad82da7f748ee8ce78b4d7411eb1b2c08" kindref="member">DDRCTL_ODTCFG_RD_ODT_HOLD_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2228" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2228" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a40d4d2a08a2f4722d8d73f468722c5e0" prot="public" static="no">
        <name>DDRCTL_ODTCFG_RD_ODT_HOLD_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1ad82da7f748ee8ce78b4d7411eb1b2c08" kindref="member">DDRCTL_ODTCFG_RD_ODT_HOLD_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1a457bd943624e28295ff7da5ebc7857b8" kindref="member">DDRCTL_ODTCFG_RD_ODT_HOLD_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2229" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2229" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1ad4bfacad6edd2b077abde2de5d6d53d3" prot="public" static="no">
        <name>DDRCTL_ODTCFG_RD_ODT_DELAY_MASK</name>
        <initializer>(0x7CU)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2245" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2245" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1ab17f13c89fdbfabbb774d86bd17f6cf2" prot="public" static="no">
        <name>DDRCTL_ODTCFG_RD_ODT_DELAY_SHIFT</name>
        <initializer>(2U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2246" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2246" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a87f32168eb16b519df2828be198ef4f3" prot="public" static="no">
        <name>DDRCTL_ODTCFG_RD_ODT_DELAY_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__ddrctl__regs_8h_1ab17f13c89fdbfabbb774d86bd17f6cf2" kindref="member">DDRCTL_ODTCFG_RD_ODT_DELAY_SHIFT</ref>) &amp; <ref refid="hpm__ddrctl__regs_8h_1ad4bfacad6edd2b077abde2de5d6d53d3" kindref="member">DDRCTL_ODTCFG_RD_ODT_DELAY_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2247" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2247" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a84b55038f250ff79caa484ebdac6854b" prot="public" static="no">
        <name>DDRCTL_ODTCFG_RD_ODT_DELAY_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1ad4bfacad6edd2b077abde2de5d6d53d3" kindref="member">DDRCTL_ODTCFG_RD_ODT_DELAY_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1ab17f13c89fdbfabbb774d86bd17f6cf2" kindref="member">DDRCTL_ODTCFG_RD_ODT_DELAY_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2248" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2248" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a2ad2fb5cb664b6cfe84e642cc87a14f3" prot="public" static="no">
        <name>DDRCTL_ODTMAP_RANK1_RD_ODT_MASK</name>
        <initializer>(0xF000U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2260" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2260" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a9a37058b6adc63b872014304e7f83f67" prot="public" static="no">
        <name>DDRCTL_ODTMAP_RANK1_RD_ODT_SHIFT</name>
        <initializer>(12U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2261" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2261" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a53d00e09b74f0b327cb67f02d05154ba" prot="public" static="no">
        <name>DDRCTL_ODTMAP_RANK1_RD_ODT_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__ddrctl__regs_8h_1a9a37058b6adc63b872014304e7f83f67" kindref="member">DDRCTL_ODTMAP_RANK1_RD_ODT_SHIFT</ref>) &amp; <ref refid="hpm__ddrctl__regs_8h_1a2ad2fb5cb664b6cfe84e642cc87a14f3" kindref="member">DDRCTL_ODTMAP_RANK1_RD_ODT_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2262" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2262" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1ac64bb26c14efb3fcef6411e088162056" prot="public" static="no">
        <name>DDRCTL_ODTMAP_RANK1_RD_ODT_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1a2ad2fb5cb664b6cfe84e642cc87a14f3" kindref="member">DDRCTL_ODTMAP_RANK1_RD_ODT_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1a9a37058b6adc63b872014304e7f83f67" kindref="member">DDRCTL_ODTMAP_RANK1_RD_ODT_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2263" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2263" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1aaef65cebc6c6a011c6007a0b774ef379" prot="public" static="no">
        <name>DDRCTL_ODTMAP_RANK1_WR_ODT_MASK</name>
        <initializer>(0xF00U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2274" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2274" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1af262f311b5c481aa9f081dd8379c5d73" prot="public" static="no">
        <name>DDRCTL_ODTMAP_RANK1_WR_ODT_SHIFT</name>
        <initializer>(8U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2275" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2275" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a178095650ce102b59e18c797e2cfa123" prot="public" static="no">
        <name>DDRCTL_ODTMAP_RANK1_WR_ODT_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__ddrctl__regs_8h_1af262f311b5c481aa9f081dd8379c5d73" kindref="member">DDRCTL_ODTMAP_RANK1_WR_ODT_SHIFT</ref>) &amp; <ref refid="hpm__ddrctl__regs_8h_1aaef65cebc6c6a011c6007a0b774ef379" kindref="member">DDRCTL_ODTMAP_RANK1_WR_ODT_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2276" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2276" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1aa8c4f2628bafda71712be9e6e47a6446" prot="public" static="no">
        <name>DDRCTL_ODTMAP_RANK1_WR_ODT_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1aaef65cebc6c6a011c6007a0b774ef379" kindref="member">DDRCTL_ODTMAP_RANK1_WR_ODT_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1af262f311b5c481aa9f081dd8379c5d73" kindref="member">DDRCTL_ODTMAP_RANK1_WR_ODT_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2277" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2277" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1afad4bc5abb8f2aa3c000199c6b9e5a2a" prot="public" static="no">
        <name>DDRCTL_ODTMAP_RANK0_RD_ODT_MASK</name>
        <initializer>(0xF0U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2289" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2289" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a18c53ef2935926688013e0bb548ed9f6" prot="public" static="no">
        <name>DDRCTL_ODTMAP_RANK0_RD_ODT_SHIFT</name>
        <initializer>(4U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2290" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2290" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a62495327de7cfe90a0b3dc12ee7949ce" prot="public" static="no">
        <name>DDRCTL_ODTMAP_RANK0_RD_ODT_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__ddrctl__regs_8h_1a18c53ef2935926688013e0bb548ed9f6" kindref="member">DDRCTL_ODTMAP_RANK0_RD_ODT_SHIFT</ref>) &amp; <ref refid="hpm__ddrctl__regs_8h_1afad4bc5abb8f2aa3c000199c6b9e5a2a" kindref="member">DDRCTL_ODTMAP_RANK0_RD_ODT_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2291" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2291" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a2368e3953a5d9b91f2b552a8e059f339" prot="public" static="no">
        <name>DDRCTL_ODTMAP_RANK0_RD_ODT_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1afad4bc5abb8f2aa3c000199c6b9e5a2a" kindref="member">DDRCTL_ODTMAP_RANK0_RD_ODT_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1a18c53ef2935926688013e0bb548ed9f6" kindref="member">DDRCTL_ODTMAP_RANK0_RD_ODT_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2292" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2292" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a239205491a89ae3ad8c3b087b52fb43e" prot="public" static="no">
        <name>DDRCTL_ODTMAP_RANK0_WR_ODT_MASK</name>
        <initializer>(0xFU)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2304" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2304" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a92299275a1b75b578b2ad5a9623ee6f0" prot="public" static="no">
        <name>DDRCTL_ODTMAP_RANK0_WR_ODT_SHIFT</name>
        <initializer>(0U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2305" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2305" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1aba26a1b4de6f90a48fdd4ae91eea59cd" prot="public" static="no">
        <name>DDRCTL_ODTMAP_RANK0_WR_ODT_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__ddrctl__regs_8h_1a92299275a1b75b578b2ad5a9623ee6f0" kindref="member">DDRCTL_ODTMAP_RANK0_WR_ODT_SHIFT</ref>) &amp; <ref refid="hpm__ddrctl__regs_8h_1a239205491a89ae3ad8c3b087b52fb43e" kindref="member">DDRCTL_ODTMAP_RANK0_WR_ODT_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2306" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2306" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1ab69765f694cc61ac905af1845f15f1c3" prot="public" static="no">
        <name>DDRCTL_ODTMAP_RANK0_WR_ODT_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1a239205491a89ae3ad8c3b087b52fb43e" kindref="member">DDRCTL_ODTMAP_RANK0_WR_ODT_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1a92299275a1b75b578b2ad5a9623ee6f0" kindref="member">DDRCTL_ODTMAP_RANK0_WR_ODT_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2307" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2307" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a490fea2a5a1ec69b0df6b4bdec04f729" prot="public" static="no">
        <name>DDRCTL_SCHED_RDWR_IDLE_GAP_MASK</name>
        <initializer>(0x7F000000UL)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2321" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2321" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a097c9f52742343cfb3940383e845e671" prot="public" static="no">
        <name>DDRCTL_SCHED_RDWR_IDLE_GAP_SHIFT</name>
        <initializer>(24U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2322" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2322" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a522966504d838f723d03f984ce22f210" prot="public" static="no">
        <name>DDRCTL_SCHED_RDWR_IDLE_GAP_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__ddrctl__regs_8h_1a097c9f52742343cfb3940383e845e671" kindref="member">DDRCTL_SCHED_RDWR_IDLE_GAP_SHIFT</ref>) &amp; <ref refid="hpm__ddrctl__regs_8h_1a490fea2a5a1ec69b0df6b4bdec04f729" kindref="member">DDRCTL_SCHED_RDWR_IDLE_GAP_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2323" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2323" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a77a90aa2bd287f892b150ce9cde9465b" prot="public" static="no">
        <name>DDRCTL_SCHED_RDWR_IDLE_GAP_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1a490fea2a5a1ec69b0df6b4bdec04f729" kindref="member">DDRCTL_SCHED_RDWR_IDLE_GAP_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1a097c9f52742343cfb3940383e845e671" kindref="member">DDRCTL_SCHED_RDWR_IDLE_GAP_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2324" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2324" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a096036119de95bd903d40a5139765858" prot="public" static="no">
        <name>DDRCTL_SCHED_GO2CRITICAL_HYSTERESIS_MASK</name>
        <initializer>(0xFF0000UL)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2331" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2331" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a9dc7e167fbee3b39136d5245a9d27ff5" prot="public" static="no">
        <name>DDRCTL_SCHED_GO2CRITICAL_HYSTERESIS_SHIFT</name>
        <initializer>(16U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2332" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2332" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a7d0c3846fbe5cf1ac94fbe97cbc0db03" prot="public" static="no">
        <name>DDRCTL_SCHED_GO2CRITICAL_HYSTERESIS_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__ddrctl__regs_8h_1a9dc7e167fbee3b39136d5245a9d27ff5" kindref="member">DDRCTL_SCHED_GO2CRITICAL_HYSTERESIS_SHIFT</ref>) &amp; <ref refid="hpm__ddrctl__regs_8h_1a096036119de95bd903d40a5139765858" kindref="member">DDRCTL_SCHED_GO2CRITICAL_HYSTERESIS_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2333" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2333" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1acacabda3fa5982262cf526596f08437f" prot="public" static="no">
        <name>DDRCTL_SCHED_GO2CRITICAL_HYSTERESIS_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1a096036119de95bd903d40a5139765858" kindref="member">DDRCTL_SCHED_GO2CRITICAL_HYSTERESIS_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1a9dc7e167fbee3b39136d5245a9d27ff5" kindref="member">DDRCTL_SCHED_GO2CRITICAL_HYSTERESIS_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2334" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2334" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a61d44d01355ee32371b3689e3b22ba6b" prot="public" static="no">
        <name>DDRCTL_SCHED_LPR_NUM_ENTRIES_MASK</name>
        <initializer>(0x3F00U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2347" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2347" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1ac9a7a7fb97def612d76924561effb5cb" prot="public" static="no">
        <name>DDRCTL_SCHED_LPR_NUM_ENTRIES_SHIFT</name>
        <initializer>(8U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2348" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2348" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a94ca53a03de10976b588d7e13af20d33" prot="public" static="no">
        <name>DDRCTL_SCHED_LPR_NUM_ENTRIES_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__ddrctl__regs_8h_1ac9a7a7fb97def612d76924561effb5cb" kindref="member">DDRCTL_SCHED_LPR_NUM_ENTRIES_SHIFT</ref>) &amp; <ref refid="hpm__ddrctl__regs_8h_1a61d44d01355ee32371b3689e3b22ba6b" kindref="member">DDRCTL_SCHED_LPR_NUM_ENTRIES_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2349" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2349" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a83be1bc99b3c513afa8489a618b5b42c" prot="public" static="no">
        <name>DDRCTL_SCHED_LPR_NUM_ENTRIES_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1a61d44d01355ee32371b3689e3b22ba6b" kindref="member">DDRCTL_SCHED_LPR_NUM_ENTRIES_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1ac9a7a7fb97def612d76924561effb5cb" kindref="member">DDRCTL_SCHED_LPR_NUM_ENTRIES_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2350" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2350" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a95ec20c9c509ed43b6b1083d6f4db8d6" prot="public" static="no">
        <name>DDRCTL_SCHED_PAGECLOSE_MASK</name>
        <initializer>(0x4U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2361" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2361" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1ac99a8154291674ff4079db45877a8843" prot="public" static="no">
        <name>DDRCTL_SCHED_PAGECLOSE_SHIFT</name>
        <initializer>(2U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2362" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2362" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1ac9eb99bcd83a2b95ae484c5797c21066" prot="public" static="no">
        <name>DDRCTL_SCHED_PAGECLOSE_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__ddrctl__regs_8h_1ac99a8154291674ff4079db45877a8843" kindref="member">DDRCTL_SCHED_PAGECLOSE_SHIFT</ref>) &amp; <ref refid="hpm__ddrctl__regs_8h_1a95ec20c9c509ed43b6b1083d6f4db8d6" kindref="member">DDRCTL_SCHED_PAGECLOSE_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2363" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2363" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a4dfb0723f1e1cea50b87f1e11f1f69f8" prot="public" static="no">
        <name>DDRCTL_SCHED_PAGECLOSE_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1a95ec20c9c509ed43b6b1083d6f4db8d6" kindref="member">DDRCTL_SCHED_PAGECLOSE_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1ac99a8154291674ff4079db45877a8843" kindref="member">DDRCTL_SCHED_PAGECLOSE_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2364" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2364" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a6426cb960bac689a9a69c3a119ae3a60" prot="public" static="no">
        <name>DDRCTL_SCHED_PREFER_WRITE_MASK</name>
        <initializer>(0x2U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2374" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2374" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1add670fdffbb80da1ab99b11765cca6ce" prot="public" static="no">
        <name>DDRCTL_SCHED_PREFER_WRITE_SHIFT</name>
        <initializer>(1U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2375" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2375" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a82dc65c7f3f4722140f1fa2cac98c1b8" prot="public" static="no">
        <name>DDRCTL_SCHED_PREFER_WRITE_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__ddrctl__regs_8h_1add670fdffbb80da1ab99b11765cca6ce" kindref="member">DDRCTL_SCHED_PREFER_WRITE_SHIFT</ref>) &amp; <ref refid="hpm__ddrctl__regs_8h_1a6426cb960bac689a9a69c3a119ae3a60" kindref="member">DDRCTL_SCHED_PREFER_WRITE_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2376" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2376" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a70d6f176bc8f180be1ea112567722b99" prot="public" static="no">
        <name>DDRCTL_SCHED_PREFER_WRITE_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1a6426cb960bac689a9a69c3a119ae3a60" kindref="member">DDRCTL_SCHED_PREFER_WRITE_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1add670fdffbb80da1ab99b11765cca6ce" kindref="member">DDRCTL_SCHED_PREFER_WRITE_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2377" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2377" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a36aead48556f070987bd8d8deca665a8" prot="public" static="no">
        <name>DDRCTL_SCHED_FORCE_LOW_PRI_N_MASK</name>
        <initializer>(0x1U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2387" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2387" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a0d6db62220a77456cbf77c70053a2d4c" prot="public" static="no">
        <name>DDRCTL_SCHED_FORCE_LOW_PRI_N_SHIFT</name>
        <initializer>(0U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2388" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2388" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1aff4112dc7292b66f7464c006f91b19ae" prot="public" static="no">
        <name>DDRCTL_SCHED_FORCE_LOW_PRI_N_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__ddrctl__regs_8h_1a0d6db62220a77456cbf77c70053a2d4c" kindref="member">DDRCTL_SCHED_FORCE_LOW_PRI_N_SHIFT</ref>) &amp; <ref refid="hpm__ddrctl__regs_8h_1a36aead48556f070987bd8d8deca665a8" kindref="member">DDRCTL_SCHED_FORCE_LOW_PRI_N_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2389" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2389" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1af98414dca909efa2e1fcd351f4123eda" prot="public" static="no">
        <name>DDRCTL_SCHED_FORCE_LOW_PRI_N_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1a36aead48556f070987bd8d8deca665a8" kindref="member">DDRCTL_SCHED_FORCE_LOW_PRI_N_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1a0d6db62220a77456cbf77c70053a2d4c" kindref="member">DDRCTL_SCHED_FORCE_LOW_PRI_N_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2390" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2390" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a018b01f3d563ce2dc0af0b4064458e8a" prot="public" static="no">
        <name>DDRCTL_SCHED1_PAGECLOSE_TIMER_MASK</name>
        <initializer>(0xFFU)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2402" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2402" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a83968eb453b72291e272949f84e13876" prot="public" static="no">
        <name>DDRCTL_SCHED1_PAGECLOSE_TIMER_SHIFT</name>
        <initializer>(0U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2403" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2403" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a105a5db94ee55e91181f59e24ad0ee38" prot="public" static="no">
        <name>DDRCTL_SCHED1_PAGECLOSE_TIMER_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__ddrctl__regs_8h_1a83968eb453b72291e272949f84e13876" kindref="member">DDRCTL_SCHED1_PAGECLOSE_TIMER_SHIFT</ref>) &amp; <ref refid="hpm__ddrctl__regs_8h_1a018b01f3d563ce2dc0af0b4064458e8a" kindref="member">DDRCTL_SCHED1_PAGECLOSE_TIMER_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2404" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2404" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1ad56e8bee06b8305b35e8775dfd09360f" prot="public" static="no">
        <name>DDRCTL_SCHED1_PAGECLOSE_TIMER_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1a018b01f3d563ce2dc0af0b4064458e8a" kindref="member">DDRCTL_SCHED1_PAGECLOSE_TIMER_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1a83968eb453b72291e272949f84e13876" kindref="member">DDRCTL_SCHED1_PAGECLOSE_TIMER_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2405" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2405" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1ab4dd2cc431335905506f7eed726e8b64" prot="public" static="no">
        <name>DDRCTL_PERFHPR1_HPR_XACT_RUN_LENGTH_MASK</name>
        <initializer>(0xFF000000UL)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2418" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2418" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a4c240ff072e6167b5f247c0679f39f8e" prot="public" static="no">
        <name>DDRCTL_PERFHPR1_HPR_XACT_RUN_LENGTH_SHIFT</name>
        <initializer>(24U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2419" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2419" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1af52d7b063494b716a310aff8b88837e5" prot="public" static="no">
        <name>DDRCTL_PERFHPR1_HPR_XACT_RUN_LENGTH_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__ddrctl__regs_8h_1a4c240ff072e6167b5f247c0679f39f8e" kindref="member">DDRCTL_PERFHPR1_HPR_XACT_RUN_LENGTH_SHIFT</ref>) &amp; <ref refid="hpm__ddrctl__regs_8h_1ab4dd2cc431335905506f7eed726e8b64" kindref="member">DDRCTL_PERFHPR1_HPR_XACT_RUN_LENGTH_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2420" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2420" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a4989fa9404d1bc3f3f0017fb64f1dfb2" prot="public" static="no">
        <name>DDRCTL_PERFHPR1_HPR_XACT_RUN_LENGTH_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1ab4dd2cc431335905506f7eed726e8b64" kindref="member">DDRCTL_PERFHPR1_HPR_XACT_RUN_LENGTH_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1a4c240ff072e6167b5f247c0679f39f8e" kindref="member">DDRCTL_PERFHPR1_HPR_XACT_RUN_LENGTH_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2421" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2421" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a6882ab5ed67957fa293621c7e4ae4dc4" prot="public" static="no">
        <name>DDRCTL_PERFHPR1_HPR_MAX_STARVE_MASK</name>
        <initializer>(0xFFFFU)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2432" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2432" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a971993234d9955d54d86b5245a4fac96" prot="public" static="no">
        <name>DDRCTL_PERFHPR1_HPR_MAX_STARVE_SHIFT</name>
        <initializer>(0U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2433" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2433" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a737d83251ed8f2677c3d16a92a5d7107" prot="public" static="no">
        <name>DDRCTL_PERFHPR1_HPR_MAX_STARVE_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__ddrctl__regs_8h_1a971993234d9955d54d86b5245a4fac96" kindref="member">DDRCTL_PERFHPR1_HPR_MAX_STARVE_SHIFT</ref>) &amp; <ref refid="hpm__ddrctl__regs_8h_1a6882ab5ed67957fa293621c7e4ae4dc4" kindref="member">DDRCTL_PERFHPR1_HPR_MAX_STARVE_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2434" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2434" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1ad661a5cbb068f8a819665e1f71511dbd" prot="public" static="no">
        <name>DDRCTL_PERFHPR1_HPR_MAX_STARVE_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1a6882ab5ed67957fa293621c7e4ae4dc4" kindref="member">DDRCTL_PERFHPR1_HPR_MAX_STARVE_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1a971993234d9955d54d86b5245a4fac96" kindref="member">DDRCTL_PERFHPR1_HPR_MAX_STARVE_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2435" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2435" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a310830180267e9e109658254e17e58ba" prot="public" static="no">
        <name>DDRCTL_PERFLPR1_LPR_XACT_RUN_LENGTH_MASK</name>
        <initializer>(0xFF000000UL)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2448" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2448" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a0d76079563918a9ebeaa742febd9d0c1" prot="public" static="no">
        <name>DDRCTL_PERFLPR1_LPR_XACT_RUN_LENGTH_SHIFT</name>
        <initializer>(24U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2449" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2449" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1ac52ea0776857ec267bdfa33adf4f2554" prot="public" static="no">
        <name>DDRCTL_PERFLPR1_LPR_XACT_RUN_LENGTH_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__ddrctl__regs_8h_1a0d76079563918a9ebeaa742febd9d0c1" kindref="member">DDRCTL_PERFLPR1_LPR_XACT_RUN_LENGTH_SHIFT</ref>) &amp; <ref refid="hpm__ddrctl__regs_8h_1a310830180267e9e109658254e17e58ba" kindref="member">DDRCTL_PERFLPR1_LPR_XACT_RUN_LENGTH_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2450" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2450" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a6514f680910d280d401906bf7e373f74" prot="public" static="no">
        <name>DDRCTL_PERFLPR1_LPR_XACT_RUN_LENGTH_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1a310830180267e9e109658254e17e58ba" kindref="member">DDRCTL_PERFLPR1_LPR_XACT_RUN_LENGTH_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1a0d76079563918a9ebeaa742febd9d0c1" kindref="member">DDRCTL_PERFLPR1_LPR_XACT_RUN_LENGTH_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2451" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2451" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1ad87a7768814cb8a140b9e09ccacba5d9" prot="public" static="no">
        <name>DDRCTL_PERFLPR1_LPR_MAX_STARVE_MASK</name>
        <initializer>(0xFFFFU)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2462" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2462" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a1617e31bece3114fa5465a18409fd5ea" prot="public" static="no">
        <name>DDRCTL_PERFLPR1_LPR_MAX_STARVE_SHIFT</name>
        <initializer>(0U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2463" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2463" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1afb63614eadae34fbd68af2d513c2ed93" prot="public" static="no">
        <name>DDRCTL_PERFLPR1_LPR_MAX_STARVE_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__ddrctl__regs_8h_1a1617e31bece3114fa5465a18409fd5ea" kindref="member">DDRCTL_PERFLPR1_LPR_MAX_STARVE_SHIFT</ref>) &amp; <ref refid="hpm__ddrctl__regs_8h_1ad87a7768814cb8a140b9e09ccacba5d9" kindref="member">DDRCTL_PERFLPR1_LPR_MAX_STARVE_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2464" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2464" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1aba87421f015b35efb097c7ab140aa068" prot="public" static="no">
        <name>DDRCTL_PERFLPR1_LPR_MAX_STARVE_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1ad87a7768814cb8a140b9e09ccacba5d9" kindref="member">DDRCTL_PERFLPR1_LPR_MAX_STARVE_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1a1617e31bece3114fa5465a18409fd5ea" kindref="member">DDRCTL_PERFLPR1_LPR_MAX_STARVE_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2465" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2465" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a9858f9f8c98bc72b6b3353d4971a450e" prot="public" static="no">
        <name>DDRCTL_PERFWR1_W_XACT_RUN_LENGTH_MASK</name>
        <initializer>(0xFF000000UL)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2478" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2478" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a7205b10a28110c3eb562186c4ae82758" prot="public" static="no">
        <name>DDRCTL_PERFWR1_W_XACT_RUN_LENGTH_SHIFT</name>
        <initializer>(24U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2479" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2479" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a78a4cde8c984ac1bd95e617e27d2abaa" prot="public" static="no">
        <name>DDRCTL_PERFWR1_W_XACT_RUN_LENGTH_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__ddrctl__regs_8h_1a7205b10a28110c3eb562186c4ae82758" kindref="member">DDRCTL_PERFWR1_W_XACT_RUN_LENGTH_SHIFT</ref>) &amp; <ref refid="hpm__ddrctl__regs_8h_1a9858f9f8c98bc72b6b3353d4971a450e" kindref="member">DDRCTL_PERFWR1_W_XACT_RUN_LENGTH_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2480" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2480" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a163474bfe1d912bd08c3c6cb72e6f697" prot="public" static="no">
        <name>DDRCTL_PERFWR1_W_XACT_RUN_LENGTH_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1a9858f9f8c98bc72b6b3353d4971a450e" kindref="member">DDRCTL_PERFWR1_W_XACT_RUN_LENGTH_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1a7205b10a28110c3eb562186c4ae82758" kindref="member">DDRCTL_PERFWR1_W_XACT_RUN_LENGTH_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2481" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2481" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1ac8850f4fed3b71774d549fab63adf5a4" prot="public" static="no">
        <name>DDRCTL_PERFWR1_W_MAX_STARVE_MASK</name>
        <initializer>(0xFFFFU)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2492" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2492" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a7c3f3d87fb88ee4d6d51b22a4bd742eb" prot="public" static="no">
        <name>DDRCTL_PERFWR1_W_MAX_STARVE_SHIFT</name>
        <initializer>(0U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2493" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2493" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a7be310b803fe5387cf75768b12876182" prot="public" static="no">
        <name>DDRCTL_PERFWR1_W_MAX_STARVE_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__ddrctl__regs_8h_1a7c3f3d87fb88ee4d6d51b22a4bd742eb" kindref="member">DDRCTL_PERFWR1_W_MAX_STARVE_SHIFT</ref>) &amp; <ref refid="hpm__ddrctl__regs_8h_1ac8850f4fed3b71774d549fab63adf5a4" kindref="member">DDRCTL_PERFWR1_W_MAX_STARVE_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2494" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2494" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a72df38a4b9e4d49e2f70eba87c7373ea" prot="public" static="no">
        <name>DDRCTL_PERFWR1_W_MAX_STARVE_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1ac8850f4fed3b71774d549fab63adf5a4" kindref="member">DDRCTL_PERFWR1_W_MAX_STARVE_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1a7c3f3d87fb88ee4d6d51b22a4bd742eb" kindref="member">DDRCTL_PERFWR1_W_MAX_STARVE_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2495" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2495" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a470d8492dbc0573670a228dd97d9baf9" prot="public" static="no">
        <name>DDRCTL_PERFVPR1_VPR_TIMEOUT_RANGE_MASK</name>
        <initializer>(0x7FFU)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2510" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2510" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a1a58fdbbf7e1a42a9fd1072101b40c3b" prot="public" static="no">
        <name>DDRCTL_PERFVPR1_VPR_TIMEOUT_RANGE_SHIFT</name>
        <initializer>(0U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2511" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2511" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a5b4a0dc4de62ca230087670d688e9c67" prot="public" static="no">
        <name>DDRCTL_PERFVPR1_VPR_TIMEOUT_RANGE_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__ddrctl__regs_8h_1a1a58fdbbf7e1a42a9fd1072101b40c3b" kindref="member">DDRCTL_PERFVPR1_VPR_TIMEOUT_RANGE_SHIFT</ref>) &amp; <ref refid="hpm__ddrctl__regs_8h_1a470d8492dbc0573670a228dd97d9baf9" kindref="member">DDRCTL_PERFVPR1_VPR_TIMEOUT_RANGE_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2512" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2512" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a97cdd119fb0e4b0d067d0d0e20d6f949" prot="public" static="no">
        <name>DDRCTL_PERFVPR1_VPR_TIMEOUT_RANGE_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1a470d8492dbc0573670a228dd97d9baf9" kindref="member">DDRCTL_PERFVPR1_VPR_TIMEOUT_RANGE_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1a1a58fdbbf7e1a42a9fd1072101b40c3b" kindref="member">DDRCTL_PERFVPR1_VPR_TIMEOUT_RANGE_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2513" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2513" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1ac6ae4ce47be0d93b24e7a1a7f9c69e75" prot="public" static="no">
        <name>DDRCTL_PERFVPW1_VPW_TIMEOUT_RANGE_MASK</name>
        <initializer>(0x7FFU)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2528" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2528" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a4d4e83ee25a1a7b9d208287dcb68c60b" prot="public" static="no">
        <name>DDRCTL_PERFVPW1_VPW_TIMEOUT_RANGE_SHIFT</name>
        <initializer>(0U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2529" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2529" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a60928852bd0cbb47b285911697d3f613" prot="public" static="no">
        <name>DDRCTL_PERFVPW1_VPW_TIMEOUT_RANGE_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__ddrctl__regs_8h_1a4d4e83ee25a1a7b9d208287dcb68c60b" kindref="member">DDRCTL_PERFVPW1_VPW_TIMEOUT_RANGE_SHIFT</ref>) &amp; <ref refid="hpm__ddrctl__regs_8h_1ac6ae4ce47be0d93b24e7a1a7f9c69e75" kindref="member">DDRCTL_PERFVPW1_VPW_TIMEOUT_RANGE_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2530" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2530" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a64a178fa46d2bcd306d5103579d5d8e0" prot="public" static="no">
        <name>DDRCTL_PERFVPW1_VPW_TIMEOUT_RANGE_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1ac6ae4ce47be0d93b24e7a1a7f9c69e75" kindref="member">DDRCTL_PERFVPW1_VPW_TIMEOUT_RANGE_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1a4d4e83ee25a1a7b9d208287dcb68c60b" kindref="member">DDRCTL_PERFVPW1_VPW_TIMEOUT_RANGE_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2531" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2531" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a831c13dc1d2943988b0767d60935092a" prot="public" static="no">
        <name>DDRCTL_DBG0_DIS_COLLISION_PAGE_OPT_MASK</name>
        <initializer>(0x10U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2542" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2542" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a4773a5511fbce98a79ffe3793c29ac71" prot="public" static="no">
        <name>DDRCTL_DBG0_DIS_COLLISION_PAGE_OPT_SHIFT</name>
        <initializer>(4U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2543" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2543" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a19d5dbd9d4246341aa007cdbb2564e23" prot="public" static="no">
        <name>DDRCTL_DBG0_DIS_COLLISION_PAGE_OPT_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__ddrctl__regs_8h_1a4773a5511fbce98a79ffe3793c29ac71" kindref="member">DDRCTL_DBG0_DIS_COLLISION_PAGE_OPT_SHIFT</ref>) &amp; <ref refid="hpm__ddrctl__regs_8h_1a831c13dc1d2943988b0767d60935092a" kindref="member">DDRCTL_DBG0_DIS_COLLISION_PAGE_OPT_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2544" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2544" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a9bdc1a57bfbf133843ce68d14b05c32a" prot="public" static="no">
        <name>DDRCTL_DBG0_DIS_COLLISION_PAGE_OPT_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1a831c13dc1d2943988b0767d60935092a" kindref="member">DDRCTL_DBG0_DIS_COLLISION_PAGE_OPT_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1a4773a5511fbce98a79ffe3793c29ac71" kindref="member">DDRCTL_DBG0_DIS_COLLISION_PAGE_OPT_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2545" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2545" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a7b5c1190014c2d438ab7c23956286ce9" prot="public" static="no">
        <name>DDRCTL_DBG0_DIS_ACT_BYPASS_MASK</name>
        <initializer>(0x4U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2555" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2555" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a709d79d87e6a3fb2f86763963f572e88" prot="public" static="no">
        <name>DDRCTL_DBG0_DIS_ACT_BYPASS_SHIFT</name>
        <initializer>(2U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2556" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2556" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1add8af7727402ea75e1c321de26e5a11f" prot="public" static="no">
        <name>DDRCTL_DBG0_DIS_ACT_BYPASS_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__ddrctl__regs_8h_1a709d79d87e6a3fb2f86763963f572e88" kindref="member">DDRCTL_DBG0_DIS_ACT_BYPASS_SHIFT</ref>) &amp; <ref refid="hpm__ddrctl__regs_8h_1a7b5c1190014c2d438ab7c23956286ce9" kindref="member">DDRCTL_DBG0_DIS_ACT_BYPASS_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2557" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2557" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a90d91f57fdf3c880d5d935800b625b7e" prot="public" static="no">
        <name>DDRCTL_DBG0_DIS_ACT_BYPASS_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1a7b5c1190014c2d438ab7c23956286ce9" kindref="member">DDRCTL_DBG0_DIS_ACT_BYPASS_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1a709d79d87e6a3fb2f86763963f572e88" kindref="member">DDRCTL_DBG0_DIS_ACT_BYPASS_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2558" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2558" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a5d3bdb2d00b2fc2d74819ba740615f40" prot="public" static="no">
        <name>DDRCTL_DBG0_DIS_RD_BYPASS_MASK</name>
        <initializer>(0x2U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2568" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2568" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1aa76a777bbe39d98869c069549ec77ffc" prot="public" static="no">
        <name>DDRCTL_DBG0_DIS_RD_BYPASS_SHIFT</name>
        <initializer>(1U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2569" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2569" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a3edd3e506a6b347364fc18d21b12bbbb" prot="public" static="no">
        <name>DDRCTL_DBG0_DIS_RD_BYPASS_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__ddrctl__regs_8h_1aa76a777bbe39d98869c069549ec77ffc" kindref="member">DDRCTL_DBG0_DIS_RD_BYPASS_SHIFT</ref>) &amp; <ref refid="hpm__ddrctl__regs_8h_1a5d3bdb2d00b2fc2d74819ba740615f40" kindref="member">DDRCTL_DBG0_DIS_RD_BYPASS_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2570" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2570" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a7e5b3d6ffcf802bce35c1d019d16ebc1" prot="public" static="no">
        <name>DDRCTL_DBG0_DIS_RD_BYPASS_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1a5d3bdb2d00b2fc2d74819ba740615f40" kindref="member">DDRCTL_DBG0_DIS_RD_BYPASS_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1aa76a777bbe39d98869c069549ec77ffc" kindref="member">DDRCTL_DBG0_DIS_RD_BYPASS_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2571" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2571" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a8e17e788c8ac503388e034847299138e" prot="public" static="no">
        <name>DDRCTL_DBG0_DIS_WC_MASK</name>
        <initializer>(0x1U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2580" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2580" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a55fe07c3e42a83e4e93fd5d906a28a0e" prot="public" static="no">
        <name>DDRCTL_DBG0_DIS_WC_SHIFT</name>
        <initializer>(0U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2581" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2581" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a1b81bc0accc57eb684c55610eb9dd379" prot="public" static="no">
        <name>DDRCTL_DBG0_DIS_WC_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__ddrctl__regs_8h_1a55fe07c3e42a83e4e93fd5d906a28a0e" kindref="member">DDRCTL_DBG0_DIS_WC_SHIFT</ref>) &amp; <ref refid="hpm__ddrctl__regs_8h_1a8e17e788c8ac503388e034847299138e" kindref="member">DDRCTL_DBG0_DIS_WC_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2582" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2582" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a9dfa0e1d64d0444a9ef7fcc16609845e" prot="public" static="no">
        <name>DDRCTL_DBG0_DIS_WC_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1a8e17e788c8ac503388e034847299138e" kindref="member">DDRCTL_DBG0_DIS_WC_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1a55fe07c3e42a83e4e93fd5d906a28a0e" kindref="member">DDRCTL_DBG0_DIS_WC_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2583" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2583" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a938acacc1f4647284544a5859c169b54" prot="public" static="no">
        <name>DDRCTL_DBG1_DIS_HIF_MASK</name>
        <initializer>(0x2U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2594" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2594" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a9930109ef06b0a12db2247dd2e965cd3" prot="public" static="no">
        <name>DDRCTL_DBG1_DIS_HIF_SHIFT</name>
        <initializer>(1U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2595" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2595" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1aca51c359e15ec52449d26e5a10ff79b3" prot="public" static="no">
        <name>DDRCTL_DBG1_DIS_HIF_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__ddrctl__regs_8h_1a9930109ef06b0a12db2247dd2e965cd3" kindref="member">DDRCTL_DBG1_DIS_HIF_SHIFT</ref>) &amp; <ref refid="hpm__ddrctl__regs_8h_1a938acacc1f4647284544a5859c169b54" kindref="member">DDRCTL_DBG1_DIS_HIF_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2596" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2596" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a8e60024eef715735f33d7e427309d714" prot="public" static="no">
        <name>DDRCTL_DBG1_DIS_HIF_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1a938acacc1f4647284544a5859c169b54" kindref="member">DDRCTL_DBG1_DIS_HIF_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1a9930109ef06b0a12db2247dd2e965cd3" kindref="member">DDRCTL_DBG1_DIS_HIF_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2597" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2597" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1aa4aef59cfdd7161735441c2800e125ea" prot="public" static="no">
        <name>DDRCTL_DBG1_DIS_DQ_MASK</name>
        <initializer>(0x1U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2608" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2608" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1adbb2c2bc2a825b400108faaab685326b" prot="public" static="no">
        <name>DDRCTL_DBG1_DIS_DQ_SHIFT</name>
        <initializer>(0U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2609" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2609" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a2ba8724b872ab594f73f33b70c9bc3e5" prot="public" static="no">
        <name>DDRCTL_DBG1_DIS_DQ_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__ddrctl__regs_8h_1adbb2c2bc2a825b400108faaab685326b" kindref="member">DDRCTL_DBG1_DIS_DQ_SHIFT</ref>) &amp; <ref refid="hpm__ddrctl__regs_8h_1aa4aef59cfdd7161735441c2800e125ea" kindref="member">DDRCTL_DBG1_DIS_DQ_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2610" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2610" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1aae89a2f6695b3dfa58c82db6f8b68b91" prot="public" static="no">
        <name>DDRCTL_DBG1_DIS_DQ_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1aa4aef59cfdd7161735441c2800e125ea" kindref="member">DDRCTL_DBG1_DIS_DQ_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1adbb2c2bc2a825b400108faaab685326b" kindref="member">DDRCTL_DBG1_DIS_DQ_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2611" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2611" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a7fec13d07ca8f99fb40d0a161c00e920" prot="public" static="no">
        <name>DDRCTL_DBGCAM_WR_DATA_PIPELINE_EMPTY_MASK</name>
        <initializer>(0x20000000UL)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2621" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2621" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a0c296e645aef9e1f1a48367ead3fe409" prot="public" static="no">
        <name>DDRCTL_DBGCAM_WR_DATA_PIPELINE_EMPTY_SHIFT</name>
        <initializer>(29U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2622" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2622" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1ab04c83c5b4f1a6ec7ce35ee8ae81f774" prot="public" static="no">
        <name>DDRCTL_DBGCAM_WR_DATA_PIPELINE_EMPTY_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1a7fec13d07ca8f99fb40d0a161c00e920" kindref="member">DDRCTL_DBGCAM_WR_DATA_PIPELINE_EMPTY_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1a0c296e645aef9e1f1a48367ead3fe409" kindref="member">DDRCTL_DBGCAM_WR_DATA_PIPELINE_EMPTY_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2623" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2623" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a9d5d61439b23a7d9261955bd3b3ba073" prot="public" static="no">
        <name>DDRCTL_DBGCAM_RD_DATA_PIPELINE_EMPTY_MASK</name>
        <initializer>(0x10000000UL)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2632" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2632" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a37ed894c054b847c4cd40c4208d39311" prot="public" static="no">
        <name>DDRCTL_DBGCAM_RD_DATA_PIPELINE_EMPTY_SHIFT</name>
        <initializer>(28U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2633" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2633" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a24e67d5c676523aa8bfee3575465b420" prot="public" static="no">
        <name>DDRCTL_DBGCAM_RD_DATA_PIPELINE_EMPTY_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1a9d5d61439b23a7d9261955bd3b3ba073" kindref="member">DDRCTL_DBGCAM_RD_DATA_PIPELINE_EMPTY_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1a37ed894c054b847c4cd40c4208d39311" kindref="member">DDRCTL_DBGCAM_RD_DATA_PIPELINE_EMPTY_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2634" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2634" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1ad30e2abccb3b234ee8c9b56d88db52d8" prot="public" static="no">
        <name>DDRCTL_DBGCAM_DBG_WR_Q_EMPTY_MASK</name>
        <initializer>(0x4000000UL)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2645" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2645" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1ad424ddf768962d4ff02368f5b9b2f242" prot="public" static="no">
        <name>DDRCTL_DBGCAM_DBG_WR_Q_EMPTY_SHIFT</name>
        <initializer>(26U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2646" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2646" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a413d7f3b8421ffb4396ff4e0873be4f6" prot="public" static="no">
        <name>DDRCTL_DBGCAM_DBG_WR_Q_EMPTY_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1ad30e2abccb3b234ee8c9b56d88db52d8" kindref="member">DDRCTL_DBGCAM_DBG_WR_Q_EMPTY_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1ad424ddf768962d4ff02368f5b9b2f242" kindref="member">DDRCTL_DBGCAM_DBG_WR_Q_EMPTY_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2647" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2647" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a2d83a5b2c4b43d14628252be2a5a63e9" prot="public" static="no">
        <name>DDRCTL_DBGCAM_DBG_RD_Q_EMPTY_MASK</name>
        <initializer>(0x2000000UL)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2658" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2658" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a536101476662425e60b012466bfc576c" prot="public" static="no">
        <name>DDRCTL_DBGCAM_DBG_RD_Q_EMPTY_SHIFT</name>
        <initializer>(25U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2659" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2659" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1abddae3df90dd0bc941fa573fcb318c28" prot="public" static="no">
        <name>DDRCTL_DBGCAM_DBG_RD_Q_EMPTY_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1a2d83a5b2c4b43d14628252be2a5a63e9" kindref="member">DDRCTL_DBGCAM_DBG_RD_Q_EMPTY_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1a536101476662425e60b012466bfc576c" kindref="member">DDRCTL_DBGCAM_DBG_RD_Q_EMPTY_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2660" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2660" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a995b6b486d244571e625e4fbb8b2a979" prot="public" static="no">
        <name>DDRCTL_DBGCAM_DBG_STALL_MASK</name>
        <initializer>(0x1000000UL)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2669" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2669" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1ad3abc932c55d6fee7405f4a3913dbe9f" prot="public" static="no">
        <name>DDRCTL_DBGCAM_DBG_STALL_SHIFT</name>
        <initializer>(24U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2670" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2670" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a2bb2c57b31de54e43d5f0b52c75bb9ee" prot="public" static="no">
        <name>DDRCTL_DBGCAM_DBG_STALL_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1a995b6b486d244571e625e4fbb8b2a979" kindref="member">DDRCTL_DBGCAM_DBG_STALL_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1ad3abc932c55d6fee7405f4a3913dbe9f" kindref="member">DDRCTL_DBGCAM_DBG_STALL_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2671" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2671" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1af0e10412387f2d43aa896b0064d752c7" prot="public" static="no">
        <name>DDRCTL_DBGCAM_DBG_W_Q_DEPTH_MASK</name>
        <initializer>(0x7F0000UL)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2682" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2682" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a98a18770b798d03e9676d12051a59593" prot="public" static="no">
        <name>DDRCTL_DBGCAM_DBG_W_Q_DEPTH_SHIFT</name>
        <initializer>(16U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2683" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2683" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1afdd7ba3815dd4e1fa1ecc896b79bb521" prot="public" static="no">
        <name>DDRCTL_DBGCAM_DBG_W_Q_DEPTH_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1af0e10412387f2d43aa896b0064d752c7" kindref="member">DDRCTL_DBGCAM_DBG_W_Q_DEPTH_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1a98a18770b798d03e9676d12051a59593" kindref="member">DDRCTL_DBGCAM_DBG_W_Q_DEPTH_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2684" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2684" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a7fbd27e44de7c082e5fd1de11d00ec8e" prot="public" static="no">
        <name>DDRCTL_DBGCAM_DBG_LPR_Q_DEPTH_MASK</name>
        <initializer>(0x7F00U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2695" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2695" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a1085ff524aba9ead6a81bef077968b4a" prot="public" static="no">
        <name>DDRCTL_DBGCAM_DBG_LPR_Q_DEPTH_SHIFT</name>
        <initializer>(8U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2696" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2696" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1ad23c77e7c5d0ca1c83c7deb7430c8ae0" prot="public" static="no">
        <name>DDRCTL_DBGCAM_DBG_LPR_Q_DEPTH_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1a7fbd27e44de7c082e5fd1de11d00ec8e" kindref="member">DDRCTL_DBGCAM_DBG_LPR_Q_DEPTH_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1a1085ff524aba9ead6a81bef077968b4a" kindref="member">DDRCTL_DBGCAM_DBG_LPR_Q_DEPTH_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2697" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2697" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a7ed04ff7ec2df1b5584f17653f6e7db4" prot="public" static="no">
        <name>DDRCTL_DBGCAM_DBG_HPR_Q_DEPTH_MASK</name>
        <initializer>(0x7FU)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2708" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2708" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1ad252d4602e187d5aab71049a47195e8c" prot="public" static="no">
        <name>DDRCTL_DBGCAM_DBG_HPR_Q_DEPTH_SHIFT</name>
        <initializer>(0U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2709" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2709" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a1f11354db0aac7ae2c07e0770f5a6023" prot="public" static="no">
        <name>DDRCTL_DBGCAM_DBG_HPR_Q_DEPTH_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1a7ed04ff7ec2df1b5584f17653f6e7db4" kindref="member">DDRCTL_DBGCAM_DBG_HPR_Q_DEPTH_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1ad252d4602e187d5aab71049a47195e8c" kindref="member">DDRCTL_DBGCAM_DBG_HPR_Q_DEPTH_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2710" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2710" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a44b8578e3126801aaf3df08e212e3340" prot="public" static="no">
        <name>DDRCTL_DBGCMD_CTRLUPD_MASK</name>
        <initializer>(0x20U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2720" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2720" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1af8829cde69a095fd12844d8ca9d845f2" prot="public" static="no">
        <name>DDRCTL_DBGCMD_CTRLUPD_SHIFT</name>
        <initializer>(5U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2721" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2721" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a34d9861a7b1618b452580ce92244a94e" prot="public" static="no">
        <name>DDRCTL_DBGCMD_CTRLUPD_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__ddrctl__regs_8h_1af8829cde69a095fd12844d8ca9d845f2" kindref="member">DDRCTL_DBGCMD_CTRLUPD_SHIFT</ref>) &amp; <ref refid="hpm__ddrctl__regs_8h_1a44b8578e3126801aaf3df08e212e3340" kindref="member">DDRCTL_DBGCMD_CTRLUPD_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2722" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2722" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a346192c3d01f6d0ba182afa2d312bbb9" prot="public" static="no">
        <name>DDRCTL_DBGCMD_CTRLUPD_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1a44b8578e3126801aaf3df08e212e3340" kindref="member">DDRCTL_DBGCMD_CTRLUPD_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1af8829cde69a095fd12844d8ca9d845f2" kindref="member">DDRCTL_DBGCMD_CTRLUPD_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2723" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2723" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a766c1195d1b8a73a44b911a09153b0c1" prot="public" static="no">
        <name>DDRCTL_DBGCMD_ZQ_CALIB_SHORT_MASK</name>
        <initializer>(0x10U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2732" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2732" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1aa649cdb24587788af416125d18968df9" prot="public" static="no">
        <name>DDRCTL_DBGCMD_ZQ_CALIB_SHORT_SHIFT</name>
        <initializer>(4U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2733" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2733" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a5cbb4dcb9c91f8576f3d477229d5d090" prot="public" static="no">
        <name>DDRCTL_DBGCMD_ZQ_CALIB_SHORT_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__ddrctl__regs_8h_1aa649cdb24587788af416125d18968df9" kindref="member">DDRCTL_DBGCMD_ZQ_CALIB_SHORT_SHIFT</ref>) &amp; <ref refid="hpm__ddrctl__regs_8h_1a766c1195d1b8a73a44b911a09153b0c1" kindref="member">DDRCTL_DBGCMD_ZQ_CALIB_SHORT_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2734" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2734" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a2af553f088b00e1f9ed66c2ba62618fd" prot="public" static="no">
        <name>DDRCTL_DBGCMD_ZQ_CALIB_SHORT_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1a766c1195d1b8a73a44b911a09153b0c1" kindref="member">DDRCTL_DBGCMD_ZQ_CALIB_SHORT_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1aa649cdb24587788af416125d18968df9" kindref="member">DDRCTL_DBGCMD_ZQ_CALIB_SHORT_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2735" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2735" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1aca0695d990d7d9b84de9dcdd7a1257f7" prot="public" static="no">
        <name>DDRCTL_DBGCMD_RANK1_REFRESH_MASK</name>
        <initializer>(0x2U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2744" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2744" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1ac8b1f50b27bd3cae78dc6f0b8eccfe6a" prot="public" static="no">
        <name>DDRCTL_DBGCMD_RANK1_REFRESH_SHIFT</name>
        <initializer>(1U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2745" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2745" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a068d7e110e8c9acaac6ed871b0fcf27c" prot="public" static="no">
        <name>DDRCTL_DBGCMD_RANK1_REFRESH_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__ddrctl__regs_8h_1ac8b1f50b27bd3cae78dc6f0b8eccfe6a" kindref="member">DDRCTL_DBGCMD_RANK1_REFRESH_SHIFT</ref>) &amp; <ref refid="hpm__ddrctl__regs_8h_1aca0695d990d7d9b84de9dcdd7a1257f7" kindref="member">DDRCTL_DBGCMD_RANK1_REFRESH_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2746" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2746" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a111b77f2c6384515db8886720a92e69d" prot="public" static="no">
        <name>DDRCTL_DBGCMD_RANK1_REFRESH_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1aca0695d990d7d9b84de9dcdd7a1257f7" kindref="member">DDRCTL_DBGCMD_RANK1_REFRESH_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1ac8b1f50b27bd3cae78dc6f0b8eccfe6a" kindref="member">DDRCTL_DBGCMD_RANK1_REFRESH_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2747" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2747" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a8653c58d0796a9d68f315eef42f0b2b7" prot="public" static="no">
        <name>DDRCTL_DBGCMD_RANK0_REFRESH_MASK</name>
        <initializer>(0x1U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2756" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2756" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a8a19604e5476f6f8e52ee54563cb0346" prot="public" static="no">
        <name>DDRCTL_DBGCMD_RANK0_REFRESH_SHIFT</name>
        <initializer>(0U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2757" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2757" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1ac77bb3164c790f91932508e92467f545" prot="public" static="no">
        <name>DDRCTL_DBGCMD_RANK0_REFRESH_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__ddrctl__regs_8h_1a8a19604e5476f6f8e52ee54563cb0346" kindref="member">DDRCTL_DBGCMD_RANK0_REFRESH_SHIFT</ref>) &amp; <ref refid="hpm__ddrctl__regs_8h_1a8653c58d0796a9d68f315eef42f0b2b7" kindref="member">DDRCTL_DBGCMD_RANK0_REFRESH_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2758" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2758" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a1d649aedd4e69cd6c6c13b90bdf3b0fd" prot="public" static="no">
        <name>DDRCTL_DBGCMD_RANK0_REFRESH_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1a8653c58d0796a9d68f315eef42f0b2b7" kindref="member">DDRCTL_DBGCMD_RANK0_REFRESH_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1a8a19604e5476f6f8e52ee54563cb0346" kindref="member">DDRCTL_DBGCMD_RANK0_REFRESH_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2759" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2759" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a7f9aa30687be629ba4372bbaa817ed85" prot="public" static="no">
        <name>DDRCTL_DBGSTAT_CTRLUPD_BUSY_MASK</name>
        <initializer>(0x20U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2771" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2771" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a10773f9e7d0b0427b0bd98273959cb6c" prot="public" static="no">
        <name>DDRCTL_DBGSTAT_CTRLUPD_BUSY_SHIFT</name>
        <initializer>(5U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2772" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2772" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a831be124ee01b2827b5d2124461c8ac4" prot="public" static="no">
        <name>DDRCTL_DBGSTAT_CTRLUPD_BUSY_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1a7f9aa30687be629ba4372bbaa817ed85" kindref="member">DDRCTL_DBGSTAT_CTRLUPD_BUSY_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1a10773f9e7d0b0427b0bd98273959cb6c" kindref="member">DDRCTL_DBGSTAT_CTRLUPD_BUSY_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2773" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2773" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a99961b45bb958750f1d999a34d30c74e" prot="public" static="no">
        <name>DDRCTL_DBGSTAT_ZQ_CALIB_SHORT_BUSY_MASK</name>
        <initializer>(0x10U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2784" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2784" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1ae0c43d32c3056588a8021ac190854671" prot="public" static="no">
        <name>DDRCTL_DBGSTAT_ZQ_CALIB_SHORT_BUSY_SHIFT</name>
        <initializer>(4U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2785" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2785" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a80b0a269e9f23073d6cf9d34dd9c8f1d" prot="public" static="no">
        <name>DDRCTL_DBGSTAT_ZQ_CALIB_SHORT_BUSY_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1a99961b45bb958750f1d999a34d30c74e" kindref="member">DDRCTL_DBGSTAT_ZQ_CALIB_SHORT_BUSY_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1ae0c43d32c3056588a8021ac190854671" kindref="member">DDRCTL_DBGSTAT_ZQ_CALIB_SHORT_BUSY_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2786" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2786" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1aa2df405c7cd8d50c6cd3e3c5f7e2299b" prot="public" static="no">
        <name>DDRCTL_DBGSTAT_RANK1_REFRESH_BUSY_MASK</name>
        <initializer>(0x2U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2797" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2797" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a2ac7449b0777b4529e765301882cfa43" prot="public" static="no">
        <name>DDRCTL_DBGSTAT_RANK1_REFRESH_BUSY_SHIFT</name>
        <initializer>(1U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2798" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2798" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a5090377c6bae5894692071bd8aa59f36" prot="public" static="no">
        <name>DDRCTL_DBGSTAT_RANK1_REFRESH_BUSY_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1aa2df405c7cd8d50c6cd3e3c5f7e2299b" kindref="member">DDRCTL_DBGSTAT_RANK1_REFRESH_BUSY_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1a2ac7449b0777b4529e765301882cfa43" kindref="member">DDRCTL_DBGSTAT_RANK1_REFRESH_BUSY_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2799" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2799" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a76a66f0ed43a50a215145754fe847854" prot="public" static="no">
        <name>DDRCTL_DBGSTAT_RANK0_REFRESH_BUSY_MASK</name>
        <initializer>(0x1U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2810" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2810" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a35ec63e4a309c226a2a680e7fd47c887" prot="public" static="no">
        <name>DDRCTL_DBGSTAT_RANK0_REFRESH_BUSY_SHIFT</name>
        <initializer>(0U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2811" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2811" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a9c5179818dded715f390ab143eba0793" prot="public" static="no">
        <name>DDRCTL_DBGSTAT_RANK0_REFRESH_BUSY_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1a76a66f0ed43a50a215145754fe847854" kindref="member">DDRCTL_DBGSTAT_RANK0_REFRESH_BUSY_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1a35ec63e4a309c226a2a680e7fd47c887" kindref="member">DDRCTL_DBGSTAT_RANK0_REFRESH_BUSY_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2812" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2812" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a313238b8521cdbfd665577a9252116e9" prot="public" static="no">
        <name>DDRCTL_PSTAT_WR_PORT_BUSY_15_MASK</name>
        <initializer>(0x80000000UL)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2822" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2822" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a7faf297913b3196877af0ed60eba22e1" prot="public" static="no">
        <name>DDRCTL_PSTAT_WR_PORT_BUSY_15_SHIFT</name>
        <initializer>(31U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2823" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2823" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a895d82b2ce6806f795c8358f34006c81" prot="public" static="no">
        <name>DDRCTL_PSTAT_WR_PORT_BUSY_15_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1a313238b8521cdbfd665577a9252116e9" kindref="member">DDRCTL_PSTAT_WR_PORT_BUSY_15_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1a7faf297913b3196877af0ed60eba22e1" kindref="member">DDRCTL_PSTAT_WR_PORT_BUSY_15_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2824" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2824" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a5d4e55d4dda1f50460d986ebcb3eb7ee" prot="public" static="no">
        <name>DDRCTL_PSTAT_WR_PORT_BUSY_14_MASK</name>
        <initializer>(0x40000000UL)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2833" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2833" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a968a0937db6b1631e69704f585448045" prot="public" static="no">
        <name>DDRCTL_PSTAT_WR_PORT_BUSY_14_SHIFT</name>
        <initializer>(30U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2834" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2834" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a7fcf3ae45bd1c423d57a5b273fe84cc1" prot="public" static="no">
        <name>DDRCTL_PSTAT_WR_PORT_BUSY_14_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1a5d4e55d4dda1f50460d986ebcb3eb7ee" kindref="member">DDRCTL_PSTAT_WR_PORT_BUSY_14_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1a968a0937db6b1631e69704f585448045" kindref="member">DDRCTL_PSTAT_WR_PORT_BUSY_14_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2835" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2835" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a0dffca784402dee141d3ec0aad44f868" prot="public" static="no">
        <name>DDRCTL_PSTAT_WR_PORT_BUSY_13_MASK</name>
        <initializer>(0x20000000UL)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2844" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2844" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a8bc16f68f9b8a89161ff5e155a1e8292" prot="public" static="no">
        <name>DDRCTL_PSTAT_WR_PORT_BUSY_13_SHIFT</name>
        <initializer>(29U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2845" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2845" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a38e247795883d32a8effa9986b3cd109" prot="public" static="no">
        <name>DDRCTL_PSTAT_WR_PORT_BUSY_13_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1a0dffca784402dee141d3ec0aad44f868" kindref="member">DDRCTL_PSTAT_WR_PORT_BUSY_13_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1a8bc16f68f9b8a89161ff5e155a1e8292" kindref="member">DDRCTL_PSTAT_WR_PORT_BUSY_13_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2846" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2846" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1adbc6ce4594586f54a8fda5456493cd61" prot="public" static="no">
        <name>DDRCTL_PSTAT_WR_PORT_BUSY_12_MASK</name>
        <initializer>(0x10000000UL)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2855" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2855" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1ab00f739417cad175f43a73f2910783f5" prot="public" static="no">
        <name>DDRCTL_PSTAT_WR_PORT_BUSY_12_SHIFT</name>
        <initializer>(28U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2856" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2856" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1aa61acf68146511fb4c60465aafee9066" prot="public" static="no">
        <name>DDRCTL_PSTAT_WR_PORT_BUSY_12_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1adbc6ce4594586f54a8fda5456493cd61" kindref="member">DDRCTL_PSTAT_WR_PORT_BUSY_12_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1ab00f739417cad175f43a73f2910783f5" kindref="member">DDRCTL_PSTAT_WR_PORT_BUSY_12_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2857" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2857" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a2a11a0ffd4b3175f20b61d1c22ac3038" prot="public" static="no">
        <name>DDRCTL_PSTAT_WR_PORT_BUSY_11_MASK</name>
        <initializer>(0x8000000UL)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2866" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2866" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a0d1911229d3f327c6018b02507445e39" prot="public" static="no">
        <name>DDRCTL_PSTAT_WR_PORT_BUSY_11_SHIFT</name>
        <initializer>(27U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2867" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2867" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a38da99540afffb604a8127826f0c2add" prot="public" static="no">
        <name>DDRCTL_PSTAT_WR_PORT_BUSY_11_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1a2a11a0ffd4b3175f20b61d1c22ac3038" kindref="member">DDRCTL_PSTAT_WR_PORT_BUSY_11_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1a0d1911229d3f327c6018b02507445e39" kindref="member">DDRCTL_PSTAT_WR_PORT_BUSY_11_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2868" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2868" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1af35968227e38f5994d8f7c6718d6e1c0" prot="public" static="no">
        <name>DDRCTL_PSTAT_WR_PORT_BUSY_10_MASK</name>
        <initializer>(0x4000000UL)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2877" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2877" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1aef871bc4cb5708393e268be1b581abb4" prot="public" static="no">
        <name>DDRCTL_PSTAT_WR_PORT_BUSY_10_SHIFT</name>
        <initializer>(26U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2878" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2878" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a12236749148eb0dd15b56d0891748f9f" prot="public" static="no">
        <name>DDRCTL_PSTAT_WR_PORT_BUSY_10_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1af35968227e38f5994d8f7c6718d6e1c0" kindref="member">DDRCTL_PSTAT_WR_PORT_BUSY_10_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1aef871bc4cb5708393e268be1b581abb4" kindref="member">DDRCTL_PSTAT_WR_PORT_BUSY_10_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2879" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2879" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a81285b893304c1e93644dc3a6122e2e6" prot="public" static="no">
        <name>DDRCTL_PSTAT_WR_PORT_BUSY_9_MASK</name>
        <initializer>(0x2000000UL)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2888" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2888" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1ab85a50a827ea954183061fd4cc481c5e" prot="public" static="no">
        <name>DDRCTL_PSTAT_WR_PORT_BUSY_9_SHIFT</name>
        <initializer>(25U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2889" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2889" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a5795e795f3b05c53a340565a7018b04a" prot="public" static="no">
        <name>DDRCTL_PSTAT_WR_PORT_BUSY_9_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1a81285b893304c1e93644dc3a6122e2e6" kindref="member">DDRCTL_PSTAT_WR_PORT_BUSY_9_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1ab85a50a827ea954183061fd4cc481c5e" kindref="member">DDRCTL_PSTAT_WR_PORT_BUSY_9_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2890" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2890" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a0903e09ad21424184f768384a1ad7e55" prot="public" static="no">
        <name>DDRCTL_PSTAT_WR_PORT_BUSY_8_MASK</name>
        <initializer>(0x1000000UL)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2899" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2899" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a7f763b4a43f6c8b92362f41081f3a46e" prot="public" static="no">
        <name>DDRCTL_PSTAT_WR_PORT_BUSY_8_SHIFT</name>
        <initializer>(24U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2900" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2900" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a245c4ff1fb804196bdc5b6f121d8e44d" prot="public" static="no">
        <name>DDRCTL_PSTAT_WR_PORT_BUSY_8_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1a0903e09ad21424184f768384a1ad7e55" kindref="member">DDRCTL_PSTAT_WR_PORT_BUSY_8_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1a7f763b4a43f6c8b92362f41081f3a46e" kindref="member">DDRCTL_PSTAT_WR_PORT_BUSY_8_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2901" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2901" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a65533d1fc03a4ae070c262dabb2820e2" prot="public" static="no">
        <name>DDRCTL_PSTAT_WR_PORT_BUSY_7_MASK</name>
        <initializer>(0x800000UL)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2910" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2910" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a07672dc7cd41d6e1cc22c00e1f1b6268" prot="public" static="no">
        <name>DDRCTL_PSTAT_WR_PORT_BUSY_7_SHIFT</name>
        <initializer>(23U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2911" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2911" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a07775c1267e4bb0477c585b44fd6ad1d" prot="public" static="no">
        <name>DDRCTL_PSTAT_WR_PORT_BUSY_7_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1a65533d1fc03a4ae070c262dabb2820e2" kindref="member">DDRCTL_PSTAT_WR_PORT_BUSY_7_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1a07672dc7cd41d6e1cc22c00e1f1b6268" kindref="member">DDRCTL_PSTAT_WR_PORT_BUSY_7_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2912" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2912" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a644f75d33bbd5b306a3b235683a9c228" prot="public" static="no">
        <name>DDRCTL_PSTAT_WR_PORT_BUSY_6_MASK</name>
        <initializer>(0x400000UL)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2921" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2921" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1ab43cdc7310eab18ae7056740a9bedaf7" prot="public" static="no">
        <name>DDRCTL_PSTAT_WR_PORT_BUSY_6_SHIFT</name>
        <initializer>(22U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2922" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2922" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a55b77a2ca1e0a7d96331aa3cbe249633" prot="public" static="no">
        <name>DDRCTL_PSTAT_WR_PORT_BUSY_6_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1a644f75d33bbd5b306a3b235683a9c228" kindref="member">DDRCTL_PSTAT_WR_PORT_BUSY_6_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1ab43cdc7310eab18ae7056740a9bedaf7" kindref="member">DDRCTL_PSTAT_WR_PORT_BUSY_6_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2923" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2923" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1aaa30ad98a2ec17babdcb13d17f146418" prot="public" static="no">
        <name>DDRCTL_PSTAT_WR_PORT_BUSY_5_MASK</name>
        <initializer>(0x200000UL)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2932" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2932" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1ae166cc38061bf3103d8caa2a0e913741" prot="public" static="no">
        <name>DDRCTL_PSTAT_WR_PORT_BUSY_5_SHIFT</name>
        <initializer>(21U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2933" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2933" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1affce1a2d5b21cd4936e643218e5dd8ee" prot="public" static="no">
        <name>DDRCTL_PSTAT_WR_PORT_BUSY_5_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1aaa30ad98a2ec17babdcb13d17f146418" kindref="member">DDRCTL_PSTAT_WR_PORT_BUSY_5_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1ae166cc38061bf3103d8caa2a0e913741" kindref="member">DDRCTL_PSTAT_WR_PORT_BUSY_5_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2934" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2934" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1aa78d4c053f3a7db8443207c1d0ff50c1" prot="public" static="no">
        <name>DDRCTL_PSTAT_WR_PORT_BUSY_4_MASK</name>
        <initializer>(0x100000UL)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2943" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2943" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a39782ba32998d2f152d61c6dad3a6cf5" prot="public" static="no">
        <name>DDRCTL_PSTAT_WR_PORT_BUSY_4_SHIFT</name>
        <initializer>(20U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2944" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2944" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1aa24eae9bf356e3129bea21ea4af5a0ca" prot="public" static="no">
        <name>DDRCTL_PSTAT_WR_PORT_BUSY_4_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1aa78d4c053f3a7db8443207c1d0ff50c1" kindref="member">DDRCTL_PSTAT_WR_PORT_BUSY_4_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1a39782ba32998d2f152d61c6dad3a6cf5" kindref="member">DDRCTL_PSTAT_WR_PORT_BUSY_4_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2945" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2945" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1add741ea678eb7576262eb47ac8763ad4" prot="public" static="no">
        <name>DDRCTL_PSTAT_WR_PORT_BUSY_3_MASK</name>
        <initializer>(0x80000UL)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2954" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2954" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a56d4eb0468d573915bb317224aad04f0" prot="public" static="no">
        <name>DDRCTL_PSTAT_WR_PORT_BUSY_3_SHIFT</name>
        <initializer>(19U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2955" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2955" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a7c711d9c76ccc53dbe37edab5c9bfc44" prot="public" static="no">
        <name>DDRCTL_PSTAT_WR_PORT_BUSY_3_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1add741ea678eb7576262eb47ac8763ad4" kindref="member">DDRCTL_PSTAT_WR_PORT_BUSY_3_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1a56d4eb0468d573915bb317224aad04f0" kindref="member">DDRCTL_PSTAT_WR_PORT_BUSY_3_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2956" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2956" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a69914c9842591e073d132d66639ca1f7" prot="public" static="no">
        <name>DDRCTL_PSTAT_WR_PORT_BUSY_2_MASK</name>
        <initializer>(0x40000UL)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2965" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2965" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1aeef29d14539fdc50906749937cae95c2" prot="public" static="no">
        <name>DDRCTL_PSTAT_WR_PORT_BUSY_2_SHIFT</name>
        <initializer>(18U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2966" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2966" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1ae62fd7f749fcaf32615cc5bcd84c09cd" prot="public" static="no">
        <name>DDRCTL_PSTAT_WR_PORT_BUSY_2_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1a69914c9842591e073d132d66639ca1f7" kindref="member">DDRCTL_PSTAT_WR_PORT_BUSY_2_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1aeef29d14539fdc50906749937cae95c2" kindref="member">DDRCTL_PSTAT_WR_PORT_BUSY_2_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2967" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2967" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a1f3953bd055114d58131d0f2abf5ba9f" prot="public" static="no">
        <name>DDRCTL_PSTAT_WR_PORT_BUSY_1_MASK</name>
        <initializer>(0x20000UL)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2976" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2976" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1ac5928b8daa1e28b66f6db3f99c101f7a" prot="public" static="no">
        <name>DDRCTL_PSTAT_WR_PORT_BUSY_1_SHIFT</name>
        <initializer>(17U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2977" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2977" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1aa1f4f8afeb6ca1433d50d0c2e90606a7" prot="public" static="no">
        <name>DDRCTL_PSTAT_WR_PORT_BUSY_1_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1a1f3953bd055114d58131d0f2abf5ba9f" kindref="member">DDRCTL_PSTAT_WR_PORT_BUSY_1_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1ac5928b8daa1e28b66f6db3f99c101f7a" kindref="member">DDRCTL_PSTAT_WR_PORT_BUSY_1_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2978" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2978" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a70b43f5576273b34ee7e351120ca5fbb" prot="public" static="no">
        <name>DDRCTL_PSTAT_WR_PORT_BUSY_0_MASK</name>
        <initializer>(0x10000UL)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2987" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2987" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a7a32faf1aafef67f4e28335fbabfac44" prot="public" static="no">
        <name>DDRCTL_PSTAT_WR_PORT_BUSY_0_SHIFT</name>
        <initializer>(16U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2988" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2988" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a184d6a1246ca7b9bf38bc1edac0dca9a" prot="public" static="no">
        <name>DDRCTL_PSTAT_WR_PORT_BUSY_0_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1a70b43f5576273b34ee7e351120ca5fbb" kindref="member">DDRCTL_PSTAT_WR_PORT_BUSY_0_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1a7a32faf1aafef67f4e28335fbabfac44" kindref="member">DDRCTL_PSTAT_WR_PORT_BUSY_0_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2989" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2989" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a87a89e72fc34db3af996a2559cb8dac4" prot="public" static="no">
        <name>DDRCTL_PSTAT_RD_PORT_BUSY_15_MASK</name>
        <initializer>(0x8000U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2998" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2998" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1ae1f7e21e0c6dc8e0566f4fa75e5f5023" prot="public" static="no">
        <name>DDRCTL_PSTAT_RD_PORT_BUSY_15_SHIFT</name>
        <initializer>(15U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="2999" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="2999" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a7bfd60741ec97aa9d3fea3108221808a" prot="public" static="no">
        <name>DDRCTL_PSTAT_RD_PORT_BUSY_15_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1a87a89e72fc34db3af996a2559cb8dac4" kindref="member">DDRCTL_PSTAT_RD_PORT_BUSY_15_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1ae1f7e21e0c6dc8e0566f4fa75e5f5023" kindref="member">DDRCTL_PSTAT_RD_PORT_BUSY_15_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="3000" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="3000" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a7b189e55a2d4b33c37342c8c53413987" prot="public" static="no">
        <name>DDRCTL_PSTAT_RD_PORT_BUSY_14_MASK</name>
        <initializer>(0x4000U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="3009" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="3009" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a9ffe7cd09b0c2388df4528118b09e90f" prot="public" static="no">
        <name>DDRCTL_PSTAT_RD_PORT_BUSY_14_SHIFT</name>
        <initializer>(14U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="3010" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="3010" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a3fea2aa497b47dc552e1dad58f32c4a8" prot="public" static="no">
        <name>DDRCTL_PSTAT_RD_PORT_BUSY_14_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1a7b189e55a2d4b33c37342c8c53413987" kindref="member">DDRCTL_PSTAT_RD_PORT_BUSY_14_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1a9ffe7cd09b0c2388df4528118b09e90f" kindref="member">DDRCTL_PSTAT_RD_PORT_BUSY_14_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="3011" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="3011" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a142902f1f9fb936030543968c03759fa" prot="public" static="no">
        <name>DDRCTL_PSTAT_RD_PORT_BUSY_13_MASK</name>
        <initializer>(0x2000U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="3020" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="3020" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a333dd3b7d311b1ff248de3771fe27217" prot="public" static="no">
        <name>DDRCTL_PSTAT_RD_PORT_BUSY_13_SHIFT</name>
        <initializer>(13U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="3021" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="3021" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1aab8f21a1b46aeae5b066e9eb0fce359e" prot="public" static="no">
        <name>DDRCTL_PSTAT_RD_PORT_BUSY_13_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1a142902f1f9fb936030543968c03759fa" kindref="member">DDRCTL_PSTAT_RD_PORT_BUSY_13_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1a333dd3b7d311b1ff248de3771fe27217" kindref="member">DDRCTL_PSTAT_RD_PORT_BUSY_13_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="3022" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="3022" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1ae7ee42726a7fa4b5ffddd261ce992ec3" prot="public" static="no">
        <name>DDRCTL_PSTAT_RD_PORT_BUSY_12_MASK</name>
        <initializer>(0x1000U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="3031" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="3031" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1acd25fb2fa9d9cd31e07476c4b59cdc18" prot="public" static="no">
        <name>DDRCTL_PSTAT_RD_PORT_BUSY_12_SHIFT</name>
        <initializer>(12U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="3032" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="3032" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1ad649e283f6b9e89dfa31c222582d1584" prot="public" static="no">
        <name>DDRCTL_PSTAT_RD_PORT_BUSY_12_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1ae7ee42726a7fa4b5ffddd261ce992ec3" kindref="member">DDRCTL_PSTAT_RD_PORT_BUSY_12_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1acd25fb2fa9d9cd31e07476c4b59cdc18" kindref="member">DDRCTL_PSTAT_RD_PORT_BUSY_12_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="3033" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="3033" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a8e26c8ab4a44249274759e7d923b42e6" prot="public" static="no">
        <name>DDRCTL_PSTAT_RD_PORT_BUSY_11_MASK</name>
        <initializer>(0x800U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="3042" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="3042" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a74709cc1b5ccd00e23a752c2d527a7ce" prot="public" static="no">
        <name>DDRCTL_PSTAT_RD_PORT_BUSY_11_SHIFT</name>
        <initializer>(11U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="3043" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="3043" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a312c2752fd2b4e33beff7486dd990614" prot="public" static="no">
        <name>DDRCTL_PSTAT_RD_PORT_BUSY_11_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1a8e26c8ab4a44249274759e7d923b42e6" kindref="member">DDRCTL_PSTAT_RD_PORT_BUSY_11_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1a74709cc1b5ccd00e23a752c2d527a7ce" kindref="member">DDRCTL_PSTAT_RD_PORT_BUSY_11_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="3044" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="3044" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1ab239a31df0f58dbdc80572ad55949bb7" prot="public" static="no">
        <name>DDRCTL_PSTAT_RD_PORT_BUSY_10_MASK</name>
        <initializer>(0x400U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="3053" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="3053" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1ae92162d9c41de0938a6fc6907e88a620" prot="public" static="no">
        <name>DDRCTL_PSTAT_RD_PORT_BUSY_10_SHIFT</name>
        <initializer>(10U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="3054" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="3054" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1aec41f1ee7c43d09eaed085d3a3d1ee58" prot="public" static="no">
        <name>DDRCTL_PSTAT_RD_PORT_BUSY_10_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1ab239a31df0f58dbdc80572ad55949bb7" kindref="member">DDRCTL_PSTAT_RD_PORT_BUSY_10_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1ae92162d9c41de0938a6fc6907e88a620" kindref="member">DDRCTL_PSTAT_RD_PORT_BUSY_10_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="3055" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="3055" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1aab902f5b2c645ccef2b49eced81a12ca" prot="public" static="no">
        <name>DDRCTL_PSTAT_RD_PORT_BUSY_9_MASK</name>
        <initializer>(0x200U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="3064" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="3064" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a2e5af7491ef35c28ac041347c6ff6f1e" prot="public" static="no">
        <name>DDRCTL_PSTAT_RD_PORT_BUSY_9_SHIFT</name>
        <initializer>(9U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="3065" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="3065" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1ade0bb8b0362b6dcf3c21fde42a5c95a4" prot="public" static="no">
        <name>DDRCTL_PSTAT_RD_PORT_BUSY_9_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1aab902f5b2c645ccef2b49eced81a12ca" kindref="member">DDRCTL_PSTAT_RD_PORT_BUSY_9_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1a2e5af7491ef35c28ac041347c6ff6f1e" kindref="member">DDRCTL_PSTAT_RD_PORT_BUSY_9_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="3066" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="3066" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a2b604809e5ddf342f90bca0ad6749549" prot="public" static="no">
        <name>DDRCTL_PSTAT_RD_PORT_BUSY_8_MASK</name>
        <initializer>(0x100U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="3075" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="3075" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a570bb7e329b2b8045c5c9cb9e632fb67" prot="public" static="no">
        <name>DDRCTL_PSTAT_RD_PORT_BUSY_8_SHIFT</name>
        <initializer>(8U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="3076" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="3076" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a9f36c7def62eb1892d32daf1a9511805" prot="public" static="no">
        <name>DDRCTL_PSTAT_RD_PORT_BUSY_8_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1a2b604809e5ddf342f90bca0ad6749549" kindref="member">DDRCTL_PSTAT_RD_PORT_BUSY_8_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1a570bb7e329b2b8045c5c9cb9e632fb67" kindref="member">DDRCTL_PSTAT_RD_PORT_BUSY_8_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="3077" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="3077" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a11d92e20fe178300444d8ff436795bed" prot="public" static="no">
        <name>DDRCTL_PSTAT_RD_PORT_BUSY_7_MASK</name>
        <initializer>(0x80U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="3086" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="3086" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1ae630bf9a3afeba28644c7f6464464108" prot="public" static="no">
        <name>DDRCTL_PSTAT_RD_PORT_BUSY_7_SHIFT</name>
        <initializer>(7U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="3087" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="3087" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a10a7b29f8fdfda1a300e3d263303ea00" prot="public" static="no">
        <name>DDRCTL_PSTAT_RD_PORT_BUSY_7_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1a11d92e20fe178300444d8ff436795bed" kindref="member">DDRCTL_PSTAT_RD_PORT_BUSY_7_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1ae630bf9a3afeba28644c7f6464464108" kindref="member">DDRCTL_PSTAT_RD_PORT_BUSY_7_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="3088" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="3088" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a96e83c5effa195a13999d5102b999248" prot="public" static="no">
        <name>DDRCTL_PSTAT_RD_PORT_BUSY_6_MASK</name>
        <initializer>(0x40U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="3097" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="3097" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a7177a002c68bec721087cf73fc670b05" prot="public" static="no">
        <name>DDRCTL_PSTAT_RD_PORT_BUSY_6_SHIFT</name>
        <initializer>(6U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="3098" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="3098" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1aa11cc1f058c5cfc56e43a60764f976e4" prot="public" static="no">
        <name>DDRCTL_PSTAT_RD_PORT_BUSY_6_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1a96e83c5effa195a13999d5102b999248" kindref="member">DDRCTL_PSTAT_RD_PORT_BUSY_6_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1a7177a002c68bec721087cf73fc670b05" kindref="member">DDRCTL_PSTAT_RD_PORT_BUSY_6_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="3099" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="3099" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a249c39f7aa6b90f4deca37bf8e41f66c" prot="public" static="no">
        <name>DDRCTL_PSTAT_RD_PORT_BUSY_5_MASK</name>
        <initializer>(0x20U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="3108" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="3108" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a5e708a442bde17373c647457bfaea44b" prot="public" static="no">
        <name>DDRCTL_PSTAT_RD_PORT_BUSY_5_SHIFT</name>
        <initializer>(5U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="3109" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="3109" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1af8b521f8c8cf9412531f8621947779e1" prot="public" static="no">
        <name>DDRCTL_PSTAT_RD_PORT_BUSY_5_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1a249c39f7aa6b90f4deca37bf8e41f66c" kindref="member">DDRCTL_PSTAT_RD_PORT_BUSY_5_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1a5e708a442bde17373c647457bfaea44b" kindref="member">DDRCTL_PSTAT_RD_PORT_BUSY_5_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="3110" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="3110" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1ad0f31f4c86fac5833981ee37cc44f140" prot="public" static="no">
        <name>DDRCTL_PSTAT_RD_PORT_BUSY_4_MASK</name>
        <initializer>(0x10U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="3119" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="3119" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a7c13041e3f4ace3d8bdcb4223bde53f2" prot="public" static="no">
        <name>DDRCTL_PSTAT_RD_PORT_BUSY_4_SHIFT</name>
        <initializer>(4U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="3120" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="3120" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a8468c92061e82e9ac203e2f936a8d6f1" prot="public" static="no">
        <name>DDRCTL_PSTAT_RD_PORT_BUSY_4_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1ad0f31f4c86fac5833981ee37cc44f140" kindref="member">DDRCTL_PSTAT_RD_PORT_BUSY_4_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1a7c13041e3f4ace3d8bdcb4223bde53f2" kindref="member">DDRCTL_PSTAT_RD_PORT_BUSY_4_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="3121" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="3121" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a3a8f413f6d99eebf751d5b2da054c7ba" prot="public" static="no">
        <name>DDRCTL_PSTAT_RD_PORT_BUSY_3_MASK</name>
        <initializer>(0x8U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="3130" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="3130" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a0e7be72052eb5f552d0ebf2b023ce52d" prot="public" static="no">
        <name>DDRCTL_PSTAT_RD_PORT_BUSY_3_SHIFT</name>
        <initializer>(3U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="3131" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="3131" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a857ef9cacbbc67ef82a0551948a293c8" prot="public" static="no">
        <name>DDRCTL_PSTAT_RD_PORT_BUSY_3_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1a3a8f413f6d99eebf751d5b2da054c7ba" kindref="member">DDRCTL_PSTAT_RD_PORT_BUSY_3_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1a0e7be72052eb5f552d0ebf2b023ce52d" kindref="member">DDRCTL_PSTAT_RD_PORT_BUSY_3_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="3132" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="3132" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1ab0a5ad49ba16540777908dd420f924e2" prot="public" static="no">
        <name>DDRCTL_PSTAT_RD_PORT_BUSY_2_MASK</name>
        <initializer>(0x4U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="3141" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="3141" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1ab14603f869ee6fbc53499284ba106d5f" prot="public" static="no">
        <name>DDRCTL_PSTAT_RD_PORT_BUSY_2_SHIFT</name>
        <initializer>(2U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="3142" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="3142" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1aafe4e0c79e63ec8bc2b693cc0e0b3585" prot="public" static="no">
        <name>DDRCTL_PSTAT_RD_PORT_BUSY_2_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1ab0a5ad49ba16540777908dd420f924e2" kindref="member">DDRCTL_PSTAT_RD_PORT_BUSY_2_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1ab14603f869ee6fbc53499284ba106d5f" kindref="member">DDRCTL_PSTAT_RD_PORT_BUSY_2_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="3143" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="3143" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1acac256abfc44f28ccc34785602ecc0a2" prot="public" static="no">
        <name>DDRCTL_PSTAT_RD_PORT_BUSY_1_MASK</name>
        <initializer>(0x2U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="3152" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="3152" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a24217231e77859cf2c7c0db0fb61cdd4" prot="public" static="no">
        <name>DDRCTL_PSTAT_RD_PORT_BUSY_1_SHIFT</name>
        <initializer>(1U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="3153" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="3153" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a23f2b96959047d7daa81d0f228e42d34" prot="public" static="no">
        <name>DDRCTL_PSTAT_RD_PORT_BUSY_1_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1acac256abfc44f28ccc34785602ecc0a2" kindref="member">DDRCTL_PSTAT_RD_PORT_BUSY_1_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1a24217231e77859cf2c7c0db0fb61cdd4" kindref="member">DDRCTL_PSTAT_RD_PORT_BUSY_1_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="3154" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="3154" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1aa24c7b9f2a51dfc6c0ec1a19e995f707" prot="public" static="no">
        <name>DDRCTL_PSTAT_RD_PORT_BUSY_0_MASK</name>
        <initializer>(0x1U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="3163" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="3163" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a2ad52267ded31484f61fffc38009fb92" prot="public" static="no">
        <name>DDRCTL_PSTAT_RD_PORT_BUSY_0_SHIFT</name>
        <initializer>(0U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="3164" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="3164" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a09c1292309d2791e5161831dc544fe66" prot="public" static="no">
        <name>DDRCTL_PSTAT_RD_PORT_BUSY_0_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1aa24c7b9f2a51dfc6c0ec1a19e995f707" kindref="member">DDRCTL_PSTAT_RD_PORT_BUSY_0_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1a2ad52267ded31484f61fffc38009fb92" kindref="member">DDRCTL_PSTAT_RD_PORT_BUSY_0_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="3165" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="3165" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a24c4f4df96f61de2e47dae02bd0cb6cf" prot="public" static="no">
        <name>DDRCTL_PCCFG_PAGEMATCH_LIMIT_MASK</name>
        <initializer>(0x10U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="3175" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="3175" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a7ce93f4fe56c5ff4c89b8c434bae78c7" prot="public" static="no">
        <name>DDRCTL_PCCFG_PAGEMATCH_LIMIT_SHIFT</name>
        <initializer>(4U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="3176" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="3176" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a67039dbea31c07650cbd6bbcd592f835" prot="public" static="no">
        <name>DDRCTL_PCCFG_PAGEMATCH_LIMIT_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__ddrctl__regs_8h_1a7ce93f4fe56c5ff4c89b8c434bae78c7" kindref="member">DDRCTL_PCCFG_PAGEMATCH_LIMIT_SHIFT</ref>) &amp; <ref refid="hpm__ddrctl__regs_8h_1a24c4f4df96f61de2e47dae02bd0cb6cf" kindref="member">DDRCTL_PCCFG_PAGEMATCH_LIMIT_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="3177" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="3177" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a376f252114406e063183811de64b1d69" prot="public" static="no">
        <name>DDRCTL_PCCFG_PAGEMATCH_LIMIT_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1a24c4f4df96f61de2e47dae02bd0cb6cf" kindref="member">DDRCTL_PCCFG_PAGEMATCH_LIMIT_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1a7ce93f4fe56c5ff4c89b8c434bae78c7" kindref="member">DDRCTL_PCCFG_PAGEMATCH_LIMIT_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="3178" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="3178" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a5db3939710cc12ab696e9ff84753cb10" prot="public" static="no">
        <name>DDRCTL_PCCFG_GO2CRITICAL_EN_MASK</name>
        <initializer>(0x1U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="3187" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="3187" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1aa90632b1034872014d12f26cfee66989" prot="public" static="no">
        <name>DDRCTL_PCCFG_GO2CRITICAL_EN_SHIFT</name>
        <initializer>(0U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="3188" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="3188" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a2ef07d2cf5d5fc15a0e34f32b0c8c5e7" prot="public" static="no">
        <name>DDRCTL_PCCFG_GO2CRITICAL_EN_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__ddrctl__regs_8h_1aa90632b1034872014d12f26cfee66989" kindref="member">DDRCTL_PCCFG_GO2CRITICAL_EN_SHIFT</ref>) &amp; <ref refid="hpm__ddrctl__regs_8h_1a5db3939710cc12ab696e9ff84753cb10" kindref="member">DDRCTL_PCCFG_GO2CRITICAL_EN_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="3189" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="3189" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a7528b784f6f59fe10acc1da4367547c7" prot="public" static="no">
        <name>DDRCTL_PCCFG_GO2CRITICAL_EN_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1a5db3939710cc12ab696e9ff84753cb10" kindref="member">DDRCTL_PCCFG_GO2CRITICAL_EN_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1aa90632b1034872014d12f26cfee66989" kindref="member">DDRCTL_PCCFG_GO2CRITICAL_EN_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="3190" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="3190" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a8551874ab26eba6c3157c43bb5f10bfe" prot="public" static="no">
        <name>DDRCTL_PCFG_R_RD_PORT_PAGEMATCH_EN_MASK</name>
        <initializer>(0x4000U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="3200" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="3200" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1ac97b6dd6bf53924e122fc47b3736317e" prot="public" static="no">
        <name>DDRCTL_PCFG_R_RD_PORT_PAGEMATCH_EN_SHIFT</name>
        <initializer>(14U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="3201" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="3201" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a40be360a7709e8fb772a4da8e971fbb5" prot="public" static="no">
        <name>DDRCTL_PCFG_R_RD_PORT_PAGEMATCH_EN_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__ddrctl__regs_8h_1ac97b6dd6bf53924e122fc47b3736317e" kindref="member">DDRCTL_PCFG_R_RD_PORT_PAGEMATCH_EN_SHIFT</ref>) &amp; <ref refid="hpm__ddrctl__regs_8h_1a8551874ab26eba6c3157c43bb5f10bfe" kindref="member">DDRCTL_PCFG_R_RD_PORT_PAGEMATCH_EN_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="3202" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="3202" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1ac9e92e68515aa5828719d1a395d6d443" prot="public" static="no">
        <name>DDRCTL_PCFG_R_RD_PORT_PAGEMATCH_EN_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1a8551874ab26eba6c3157c43bb5f10bfe" kindref="member">DDRCTL_PCFG_R_RD_PORT_PAGEMATCH_EN_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1ac97b6dd6bf53924e122fc47b3736317e" kindref="member">DDRCTL_PCFG_R_RD_PORT_PAGEMATCH_EN_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="3203" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="3203" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a1c73fcc4e0eae4134a35e06682a9d9c3" prot="public" static="no">
        <name>DDRCTL_PCFG_R_RD_PORT_URGENT_EN_MASK</name>
        <initializer>(0x2000U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="3212" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="3212" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a1c4532cc3f3ba3ddf8ef315bc0b935ac" prot="public" static="no">
        <name>DDRCTL_PCFG_R_RD_PORT_URGENT_EN_SHIFT</name>
        <initializer>(13U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="3213" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="3213" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a080ac545b8767c16a611d2ade969b08e" prot="public" static="no">
        <name>DDRCTL_PCFG_R_RD_PORT_URGENT_EN_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__ddrctl__regs_8h_1a1c4532cc3f3ba3ddf8ef315bc0b935ac" kindref="member">DDRCTL_PCFG_R_RD_PORT_URGENT_EN_SHIFT</ref>) &amp; <ref refid="hpm__ddrctl__regs_8h_1a1c73fcc4e0eae4134a35e06682a9d9c3" kindref="member">DDRCTL_PCFG_R_RD_PORT_URGENT_EN_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="3214" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="3214" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a879b6a09f8165188d9487e79d8b010a1" prot="public" static="no">
        <name>DDRCTL_PCFG_R_RD_PORT_URGENT_EN_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1a1c73fcc4e0eae4134a35e06682a9d9c3" kindref="member">DDRCTL_PCFG_R_RD_PORT_URGENT_EN_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1a1c4532cc3f3ba3ddf8ef315bc0b935ac" kindref="member">DDRCTL_PCFG_R_RD_PORT_URGENT_EN_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="3215" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="3215" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a70f8a4ef4a3f857e9dfb1eb608fa5712" prot="public" static="no">
        <name>DDRCTL_PCFG_R_RD_PORT_AGING_EN_MASK</name>
        <initializer>(0x1000U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="3224" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="3224" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a2351884d128de8c0a6cd3c62a476be91" prot="public" static="no">
        <name>DDRCTL_PCFG_R_RD_PORT_AGING_EN_SHIFT</name>
        <initializer>(12U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="3225" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="3225" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a262ebcfedd446b33fa905f4548b9c228" prot="public" static="no">
        <name>DDRCTL_PCFG_R_RD_PORT_AGING_EN_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__ddrctl__regs_8h_1a2351884d128de8c0a6cd3c62a476be91" kindref="member">DDRCTL_PCFG_R_RD_PORT_AGING_EN_SHIFT</ref>) &amp; <ref refid="hpm__ddrctl__regs_8h_1a70f8a4ef4a3f857e9dfb1eb608fa5712" kindref="member">DDRCTL_PCFG_R_RD_PORT_AGING_EN_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="3226" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="3226" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1aae906d405274dd1d306f18d73969731a" prot="public" static="no">
        <name>DDRCTL_PCFG_R_RD_PORT_AGING_EN_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1a70f8a4ef4a3f857e9dfb1eb608fa5712" kindref="member">DDRCTL_PCFG_R_RD_PORT_AGING_EN_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1a2351884d128de8c0a6cd3c62a476be91" kindref="member">DDRCTL_PCFG_R_RD_PORT_AGING_EN_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="3227" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="3227" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1aa8b463ea3fcc26691402091356b5f45e" prot="public" static="no">
        <name>DDRCTL_PCFG_R_RD_PORT_PRIORITY_MASK</name>
        <initializer>(0x3FFU)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="3238" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="3238" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1ad81fc27eed47c5ab6bf7b3b46ef03f3c" prot="public" static="no">
        <name>DDRCTL_PCFG_R_RD_PORT_PRIORITY_SHIFT</name>
        <initializer>(0U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="3239" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="3239" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a9ba01077b94247d23d580e6ae6e7da87" prot="public" static="no">
        <name>DDRCTL_PCFG_R_RD_PORT_PRIORITY_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__ddrctl__regs_8h_1ad81fc27eed47c5ab6bf7b3b46ef03f3c" kindref="member">DDRCTL_PCFG_R_RD_PORT_PRIORITY_SHIFT</ref>) &amp; <ref refid="hpm__ddrctl__regs_8h_1aa8b463ea3fcc26691402091356b5f45e" kindref="member">DDRCTL_PCFG_R_RD_PORT_PRIORITY_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="3240" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="3240" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a8dab8ad9d7dd8b8bba70de71d480d82d" prot="public" static="no">
        <name>DDRCTL_PCFG_R_RD_PORT_PRIORITY_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1aa8b463ea3fcc26691402091356b5f45e" kindref="member">DDRCTL_PCFG_R_RD_PORT_PRIORITY_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1ad81fc27eed47c5ab6bf7b3b46ef03f3c" kindref="member">DDRCTL_PCFG_R_RD_PORT_PRIORITY_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="3241" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="3241" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a1ae0315a4068b94ed55c1ca40da841bd" prot="public" static="no">
        <name>DDRCTL_PCFG_W_WR_PORT_PAGEMATCH_EN_MASK</name>
        <initializer>(0x4000U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="3251" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="3251" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1aff27818da9ef88d0280d827f25fa45d7" prot="public" static="no">
        <name>DDRCTL_PCFG_W_WR_PORT_PAGEMATCH_EN_SHIFT</name>
        <initializer>(14U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="3252" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="3252" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a2013af34330a7a7ed6fec114ab22866b" prot="public" static="no">
        <name>DDRCTL_PCFG_W_WR_PORT_PAGEMATCH_EN_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__ddrctl__regs_8h_1aff27818da9ef88d0280d827f25fa45d7" kindref="member">DDRCTL_PCFG_W_WR_PORT_PAGEMATCH_EN_SHIFT</ref>) &amp; <ref refid="hpm__ddrctl__regs_8h_1a1ae0315a4068b94ed55c1ca40da841bd" kindref="member">DDRCTL_PCFG_W_WR_PORT_PAGEMATCH_EN_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="3253" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="3253" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1ab5487dd39d2a9c263054f81893d38bad" prot="public" static="no">
        <name>DDRCTL_PCFG_W_WR_PORT_PAGEMATCH_EN_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1a1ae0315a4068b94ed55c1ca40da841bd" kindref="member">DDRCTL_PCFG_W_WR_PORT_PAGEMATCH_EN_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1aff27818da9ef88d0280d827f25fa45d7" kindref="member">DDRCTL_PCFG_W_WR_PORT_PAGEMATCH_EN_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="3254" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="3254" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1abf5d14bd3a0ce66182eba16011e1b5ce" prot="public" static="no">
        <name>DDRCTL_PCFG_W_WR_PORT_URGENT_EN_MASK</name>
        <initializer>(0x2000U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="3263" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="3263" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a692cc5d62cd90f5df9fb97f26bc4a792" prot="public" static="no">
        <name>DDRCTL_PCFG_W_WR_PORT_URGENT_EN_SHIFT</name>
        <initializer>(13U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="3264" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="3264" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a910c5695660463746b5b0c8504dd6359" prot="public" static="no">
        <name>DDRCTL_PCFG_W_WR_PORT_URGENT_EN_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__ddrctl__regs_8h_1a692cc5d62cd90f5df9fb97f26bc4a792" kindref="member">DDRCTL_PCFG_W_WR_PORT_URGENT_EN_SHIFT</ref>) &amp; <ref refid="hpm__ddrctl__regs_8h_1abf5d14bd3a0ce66182eba16011e1b5ce" kindref="member">DDRCTL_PCFG_W_WR_PORT_URGENT_EN_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="3265" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="3265" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a17563ee79375d72e7f41ea0629405d25" prot="public" static="no">
        <name>DDRCTL_PCFG_W_WR_PORT_URGENT_EN_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1abf5d14bd3a0ce66182eba16011e1b5ce" kindref="member">DDRCTL_PCFG_W_WR_PORT_URGENT_EN_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1a692cc5d62cd90f5df9fb97f26bc4a792" kindref="member">DDRCTL_PCFG_W_WR_PORT_URGENT_EN_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="3266" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="3266" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1aa7457772b276855bc8e28936e671ca35" prot="public" static="no">
        <name>DDRCTL_PCFG_W_WR_PORT_AGING_EN_MASK</name>
        <initializer>(0x1000U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="3275" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="3275" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1afe17959b8fc27a6e7f90f1a8d41689af" prot="public" static="no">
        <name>DDRCTL_PCFG_W_WR_PORT_AGING_EN_SHIFT</name>
        <initializer>(12U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="3276" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="3276" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1ab2cea97a4b0fe1f81da37ba47bbead6e" prot="public" static="no">
        <name>DDRCTL_PCFG_W_WR_PORT_AGING_EN_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__ddrctl__regs_8h_1afe17959b8fc27a6e7f90f1a8d41689af" kindref="member">DDRCTL_PCFG_W_WR_PORT_AGING_EN_SHIFT</ref>) &amp; <ref refid="hpm__ddrctl__regs_8h_1aa7457772b276855bc8e28936e671ca35" kindref="member">DDRCTL_PCFG_W_WR_PORT_AGING_EN_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="3277" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="3277" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a95e2c2aacb841a58e24704099035601d" prot="public" static="no">
        <name>DDRCTL_PCFG_W_WR_PORT_AGING_EN_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1aa7457772b276855bc8e28936e671ca35" kindref="member">DDRCTL_PCFG_W_WR_PORT_AGING_EN_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1afe17959b8fc27a6e7f90f1a8d41689af" kindref="member">DDRCTL_PCFG_W_WR_PORT_AGING_EN_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="3278" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="3278" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a8a599e8d8704648f395c56ee705cd2bc" prot="public" static="no">
        <name>DDRCTL_PCFG_W_WR_PORT_PRIORITY_MASK</name>
        <initializer>(0x3FFU)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="3288" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="3288" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1afc48f4e7a181a970800be776432b64b2" prot="public" static="no">
        <name>DDRCTL_PCFG_W_WR_PORT_PRIORITY_SHIFT</name>
        <initializer>(0U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="3289" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="3289" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a62e7e25f9e09144ae4c335d9b9728992" prot="public" static="no">
        <name>DDRCTL_PCFG_W_WR_PORT_PRIORITY_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__ddrctl__regs_8h_1afc48f4e7a181a970800be776432b64b2" kindref="member">DDRCTL_PCFG_W_WR_PORT_PRIORITY_SHIFT</ref>) &amp; <ref refid="hpm__ddrctl__regs_8h_1a8a599e8d8704648f395c56ee705cd2bc" kindref="member">DDRCTL_PCFG_W_WR_PORT_PRIORITY_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="3290" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="3290" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1adf95cae2a1c18ceef51734749451208e" prot="public" static="no">
        <name>DDRCTL_PCFG_W_WR_PORT_PRIORITY_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1a8a599e8d8704648f395c56ee705cd2bc" kindref="member">DDRCTL_PCFG_W_WR_PORT_PRIORITY_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1afc48f4e7a181a970800be776432b64b2" kindref="member">DDRCTL_PCFG_W_WR_PORT_PRIORITY_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="3291" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="3291" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a5cfdbe68db4749f729b6e1d57b6b733b" prot="public" static="no">
        <name>DDRCTL_PCFG_C_AHB_ENDIANNESS_MASK</name>
        <initializer>(0x3U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="3301" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="3301" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1acd6a23a05395780e92838b2ef46ec8a0" prot="public" static="no">
        <name>DDRCTL_PCFG_C_AHB_ENDIANNESS_SHIFT</name>
        <initializer>(0U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="3302" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="3302" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a3e5e188928fa4d89bc0bf1068295fbde" prot="public" static="no">
        <name>DDRCTL_PCFG_C_AHB_ENDIANNESS_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__ddrctl__regs_8h_1acd6a23a05395780e92838b2ef46ec8a0" kindref="member">DDRCTL_PCFG_C_AHB_ENDIANNESS_SHIFT</ref>) &amp; <ref refid="hpm__ddrctl__regs_8h_1a5cfdbe68db4749f729b6e1d57b6b733b" kindref="member">DDRCTL_PCFG_C_AHB_ENDIANNESS_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="3303" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="3303" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a77c1c539f5f52069f9d99912d5711b39" prot="public" static="no">
        <name>DDRCTL_PCFG_C_AHB_ENDIANNESS_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1a5cfdbe68db4749f729b6e1d57b6b733b" kindref="member">DDRCTL_PCFG_C_AHB_ENDIANNESS_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1acd6a23a05395780e92838b2ef46ec8a0" kindref="member">DDRCTL_PCFG_C_AHB_ENDIANNESS_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="3304" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="3304" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a91ce0dd839aff8e224f0ab0d6531c225" prot="public" static="no">
        <name>DDRCTL_PCFG_ID_MASKCH_ID_MASK_MASK</name>
        <initializer>(0xFFFFFFFFUL)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="3314" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="3314" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a941ecc390a0e0ec58de523c8c0d9de43" prot="public" static="no">
        <name>DDRCTL_PCFG_ID_MASKCH_ID_MASK_SHIFT</name>
        <initializer>(0U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="3315" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="3315" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1aedb5a6bb24fa2b43566681f926ab880e" prot="public" static="no">
        <name>DDRCTL_PCFG_ID_MASKCH_ID_MASK_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__ddrctl__regs_8h_1a941ecc390a0e0ec58de523c8c0d9de43" kindref="member">DDRCTL_PCFG_ID_MASKCH_ID_MASK_SHIFT</ref>) &amp; <ref refid="hpm__ddrctl__regs_8h_1a91ce0dd839aff8e224f0ab0d6531c225" kindref="member">DDRCTL_PCFG_ID_MASKCH_ID_MASK_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="3316" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="3316" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1ab3f93a289231d049ca20006040ae2b8f" prot="public" static="no">
        <name>DDRCTL_PCFG_ID_MASKCH_ID_MASK_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1a91ce0dd839aff8e224f0ab0d6531c225" kindref="member">DDRCTL_PCFG_ID_MASKCH_ID_MASK_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1a941ecc390a0e0ec58de523c8c0d9de43" kindref="member">DDRCTL_PCFG_ID_MASKCH_ID_MASK_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="3317" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="3317" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a0e456f62b6c86b21ce6269aff1e17f0f" prot="public" static="no">
        <name>DDRCTL_PCFG_ID_VALUECH_ID_VALUE_MASK</name>
        <initializer>(0xFFFFFFFFUL)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="3327" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="3327" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1ac6c76a7854a836a8f8c9e3036746ba68" prot="public" static="no">
        <name>DDRCTL_PCFG_ID_VALUECH_ID_VALUE_SHIFT</name>
        <initializer>(0U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="3328" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="3328" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1aaf46d19f9aecaf3a36226f1027ba58ea" prot="public" static="no">
        <name>DDRCTL_PCFG_ID_VALUECH_ID_VALUE_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__ddrctl__regs_8h_1ac6c76a7854a836a8f8c9e3036746ba68" kindref="member">DDRCTL_PCFG_ID_VALUECH_ID_VALUE_SHIFT</ref>) &amp; <ref refid="hpm__ddrctl__regs_8h_1a0e456f62b6c86b21ce6269aff1e17f0f" kindref="member">DDRCTL_PCFG_ID_VALUECH_ID_VALUE_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="3329" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="3329" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a3ebdd5c8643a0145cd2ad4a4336c4576" prot="public" static="no">
        <name>DDRCTL_PCFG_ID_VALUECH_ID_VALUE_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1a0e456f62b6c86b21ce6269aff1e17f0f" kindref="member">DDRCTL_PCFG_ID_VALUECH_ID_VALUE_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1ac6c76a7854a836a8f8c9e3036746ba68" kindref="member">DDRCTL_PCFG_ID_VALUECH_ID_VALUE_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="3330" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="3330" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1ac40414f3a71c86ab1a0ef1d29cdd976b" prot="public" static="no">
        <name>DDRCTL_PCFG_CTRL_PORT_EN_MASK</name>
        <initializer>(0x1U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="3340" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="3340" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1aeec31dfaee5cd1c72f844d5c0f4b3fc8" prot="public" static="no">
        <name>DDRCTL_PCFG_CTRL_PORT_EN_SHIFT</name>
        <initializer>(0U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="3341" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="3341" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1af0b9c0a6f4f00056b7ed85ad98735c08" prot="public" static="no">
        <name>DDRCTL_PCFG_CTRL_PORT_EN_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__ddrctl__regs_8h_1aeec31dfaee5cd1c72f844d5c0f4b3fc8" kindref="member">DDRCTL_PCFG_CTRL_PORT_EN_SHIFT</ref>) &amp; <ref refid="hpm__ddrctl__regs_8h_1ac40414f3a71c86ab1a0ef1d29cdd976b" kindref="member">DDRCTL_PCFG_CTRL_PORT_EN_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="3342" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="3342" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1abe090205b902471f513dc580a75af59b" prot="public" static="no">
        <name>DDRCTL_PCFG_CTRL_PORT_EN_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1ac40414f3a71c86ab1a0ef1d29cdd976b" kindref="member">DDRCTL_PCFG_CTRL_PORT_EN_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1aeec31dfaee5cd1c72f844d5c0f4b3fc8" kindref="member">DDRCTL_PCFG_CTRL_PORT_EN_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="3343" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="3343" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a2f3c8f0ba1c32ad85dbc0a772d94621f" prot="public" static="no">
        <name>DDRCTL_PCFG_QOS0_RQOS_MAP_REGION1_MASK</name>
        <initializer>(0x300000UL)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="3354" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="3354" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a2add4befd99c49775b5b791cfa3b4cc8" prot="public" static="no">
        <name>DDRCTL_PCFG_QOS0_RQOS_MAP_REGION1_SHIFT</name>
        <initializer>(20U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="3355" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="3355" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a2599a2125ac0701a0dcf84f05537d2a5" prot="public" static="no">
        <name>DDRCTL_PCFG_QOS0_RQOS_MAP_REGION1_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__ddrctl__regs_8h_1a2add4befd99c49775b5b791cfa3b4cc8" kindref="member">DDRCTL_PCFG_QOS0_RQOS_MAP_REGION1_SHIFT</ref>) &amp; <ref refid="hpm__ddrctl__regs_8h_1a2f3c8f0ba1c32ad85dbc0a772d94621f" kindref="member">DDRCTL_PCFG_QOS0_RQOS_MAP_REGION1_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="3356" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="3356" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1ab0b2f5dc3594f556486d1c3c40ce6337" prot="public" static="no">
        <name>DDRCTL_PCFG_QOS0_RQOS_MAP_REGION1_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1a2f3c8f0ba1c32ad85dbc0a772d94621f" kindref="member">DDRCTL_PCFG_QOS0_RQOS_MAP_REGION1_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1a2add4befd99c49775b5b791cfa3b4cc8" kindref="member">DDRCTL_PCFG_QOS0_RQOS_MAP_REGION1_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="3357" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="3357" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a5f881c53b4e05d6bc8cd64665b56fa9d" prot="public" static="no">
        <name>DDRCTL_PCFG_QOS0_RQOS_MAP_REGION0_MASK</name>
        <initializer>(0x30000UL)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="3367" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="3367" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a1fd0322e5b123d4f5d6c48c3f1fe0d9e" prot="public" static="no">
        <name>DDRCTL_PCFG_QOS0_RQOS_MAP_REGION0_SHIFT</name>
        <initializer>(16U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="3368" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="3368" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1af6c694f367319596f2d50c8cba510d07" prot="public" static="no">
        <name>DDRCTL_PCFG_QOS0_RQOS_MAP_REGION0_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__ddrctl__regs_8h_1a1fd0322e5b123d4f5d6c48c3f1fe0d9e" kindref="member">DDRCTL_PCFG_QOS0_RQOS_MAP_REGION0_SHIFT</ref>) &amp; <ref refid="hpm__ddrctl__regs_8h_1a5f881c53b4e05d6bc8cd64665b56fa9d" kindref="member">DDRCTL_PCFG_QOS0_RQOS_MAP_REGION0_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="3369" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="3369" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a1ec7e0dc66d8c565163401172f2a4d51" prot="public" static="no">
        <name>DDRCTL_PCFG_QOS0_RQOS_MAP_REGION0_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1a5f881c53b4e05d6bc8cd64665b56fa9d" kindref="member">DDRCTL_PCFG_QOS0_RQOS_MAP_REGION0_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1a1fd0322e5b123d4f5d6c48c3f1fe0d9e" kindref="member">DDRCTL_PCFG_QOS0_RQOS_MAP_REGION0_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="3370" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="3370" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a03984c703c7ae12e1bf90d470d0f0442" prot="public" static="no">
        <name>DDRCTL_PCFG_QOS0_RQOS_MAP_LEVEL1_MASK</name>
        <initializer>(0xFU)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="3379" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="3379" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a4ce998e8d48598c3b55554562367af56" prot="public" static="no">
        <name>DDRCTL_PCFG_QOS0_RQOS_MAP_LEVEL1_SHIFT</name>
        <initializer>(0U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="3380" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="3380" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a968e56eb17abe9573f3d6d4a5b8868fd" prot="public" static="no">
        <name>DDRCTL_PCFG_QOS0_RQOS_MAP_LEVEL1_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__ddrctl__regs_8h_1a4ce998e8d48598c3b55554562367af56" kindref="member">DDRCTL_PCFG_QOS0_RQOS_MAP_LEVEL1_SHIFT</ref>) &amp; <ref refid="hpm__ddrctl__regs_8h_1a03984c703c7ae12e1bf90d470d0f0442" kindref="member">DDRCTL_PCFG_QOS0_RQOS_MAP_LEVEL1_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="3381" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="3381" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a1c84f02903fcf7f5d7b1e3f901cf22f0" prot="public" static="no">
        <name>DDRCTL_PCFG_QOS0_RQOS_MAP_LEVEL1_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1a03984c703c7ae12e1bf90d470d0f0442" kindref="member">DDRCTL_PCFG_QOS0_RQOS_MAP_LEVEL1_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1a4ce998e8d48598c3b55554562367af56" kindref="member">DDRCTL_PCFG_QOS0_RQOS_MAP_LEVEL1_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="3382" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="3382" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a4891a90ed58cf92930f4d48f3b6f1960" prot="public" static="no">
        <name>DDRCTL_PCFG_QOS1_RQOS_MAP_TIMEOUTR_MASK</name>
        <initializer>(0x7FF0000UL)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="3392" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="3392" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a04e7fb1ac83f212dd2a18ad433df4d35" prot="public" static="no">
        <name>DDRCTL_PCFG_QOS1_RQOS_MAP_TIMEOUTR_SHIFT</name>
        <initializer>(16U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="3393" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="3393" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a984b38d5769f2ee553f2aab3a5d48ad1" prot="public" static="no">
        <name>DDRCTL_PCFG_QOS1_RQOS_MAP_TIMEOUTR_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__ddrctl__regs_8h_1a04e7fb1ac83f212dd2a18ad433df4d35" kindref="member">DDRCTL_PCFG_QOS1_RQOS_MAP_TIMEOUTR_SHIFT</ref>) &amp; <ref refid="hpm__ddrctl__regs_8h_1a4891a90ed58cf92930f4d48f3b6f1960" kindref="member">DDRCTL_PCFG_QOS1_RQOS_MAP_TIMEOUTR_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="3394" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="3394" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a2787110d32acfea3a9f846d0673aba28" prot="public" static="no">
        <name>DDRCTL_PCFG_QOS1_RQOS_MAP_TIMEOUTR_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1a4891a90ed58cf92930f4d48f3b6f1960" kindref="member">DDRCTL_PCFG_QOS1_RQOS_MAP_TIMEOUTR_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1a04e7fb1ac83f212dd2a18ad433df4d35" kindref="member">DDRCTL_PCFG_QOS1_RQOS_MAP_TIMEOUTR_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="3395" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="3395" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a25fd4d155aabc3567012278b8da64bb4" prot="public" static="no">
        <name>DDRCTL_PCFG_QOS1_RQOS_MAP_TIMEOUTB_MASK</name>
        <initializer>(0x7FFU)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="3404" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="3404" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a35d7a96c406db93f79b007a52cf4d687" prot="public" static="no">
        <name>DDRCTL_PCFG_QOS1_RQOS_MAP_TIMEOUTB_SHIFT</name>
        <initializer>(0U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="3405" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="3405" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1ac741361c2f148a39aeb182509806315f" prot="public" static="no">
        <name>DDRCTL_PCFG_QOS1_RQOS_MAP_TIMEOUTB_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__ddrctl__regs_8h_1a35d7a96c406db93f79b007a52cf4d687" kindref="member">DDRCTL_PCFG_QOS1_RQOS_MAP_TIMEOUTB_SHIFT</ref>) &amp; <ref refid="hpm__ddrctl__regs_8h_1a25fd4d155aabc3567012278b8da64bb4" kindref="member">DDRCTL_PCFG_QOS1_RQOS_MAP_TIMEOUTB_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="3406" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="3406" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a4519082bff431dc7d34a429ac63075f6" prot="public" static="no">
        <name>DDRCTL_PCFG_QOS1_RQOS_MAP_TIMEOUTB_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1a25fd4d155aabc3567012278b8da64bb4" kindref="member">DDRCTL_PCFG_QOS1_RQOS_MAP_TIMEOUTB_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1a35d7a96c406db93f79b007a52cf4d687" kindref="member">DDRCTL_PCFG_QOS1_RQOS_MAP_TIMEOUTB_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="3407" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="3407" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a5f9e6af7cef4bad660d1746f9875ea20" prot="public" static="no">
        <name>DDRCTL_PCFG_WQOS0_WQOS_MAP_REGION1_MASK</name>
        <initializer>(0x300000UL)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="3421" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="3421" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1af0ed29a7c128f74951d296eda4a23dea" prot="public" static="no">
        <name>DDRCTL_PCFG_WQOS0_WQOS_MAP_REGION1_SHIFT</name>
        <initializer>(20U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="3422" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="3422" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a6c2246a43a8aaf8c349f4c0e14759cd8" prot="public" static="no">
        <name>DDRCTL_PCFG_WQOS0_WQOS_MAP_REGION1_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__ddrctl__regs_8h_1af0ed29a7c128f74951d296eda4a23dea" kindref="member">DDRCTL_PCFG_WQOS0_WQOS_MAP_REGION1_SHIFT</ref>) &amp; <ref refid="hpm__ddrctl__regs_8h_1a5f9e6af7cef4bad660d1746f9875ea20" kindref="member">DDRCTL_PCFG_WQOS0_WQOS_MAP_REGION1_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="3423" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="3423" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a576b9ea31f606ce6a0cca86d1d81b6eb" prot="public" static="no">
        <name>DDRCTL_PCFG_WQOS0_WQOS_MAP_REGION1_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1a5f9e6af7cef4bad660d1746f9875ea20" kindref="member">DDRCTL_PCFG_WQOS0_WQOS_MAP_REGION1_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1af0ed29a7c128f74951d296eda4a23dea" kindref="member">DDRCTL_PCFG_WQOS0_WQOS_MAP_REGION1_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="3424" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="3424" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1ad75be4b10677c141dbc7c2b5808be5f7" prot="public" static="no">
        <name>DDRCTL_PCFG_WQOS0_WQOS_MAP_REGION0_MASK</name>
        <initializer>(0x30000UL)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="3437" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="3437" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a2c84b8bc754345ebdec46eaf626a18b4" prot="public" static="no">
        <name>DDRCTL_PCFG_WQOS0_WQOS_MAP_REGION0_SHIFT</name>
        <initializer>(16U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="3438" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="3438" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a079346976353434646986b91b53464dc" prot="public" static="no">
        <name>DDRCTL_PCFG_WQOS0_WQOS_MAP_REGION0_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__ddrctl__regs_8h_1a2c84b8bc754345ebdec46eaf626a18b4" kindref="member">DDRCTL_PCFG_WQOS0_WQOS_MAP_REGION0_SHIFT</ref>) &amp; <ref refid="hpm__ddrctl__regs_8h_1ad75be4b10677c141dbc7c2b5808be5f7" kindref="member">DDRCTL_PCFG_WQOS0_WQOS_MAP_REGION0_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="3439" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="3439" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1ab330741f92bc9111340404440e40e61b" prot="public" static="no">
        <name>DDRCTL_PCFG_WQOS0_WQOS_MAP_REGION0_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1ad75be4b10677c141dbc7c2b5808be5f7" kindref="member">DDRCTL_PCFG_WQOS0_WQOS_MAP_REGION0_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1a2c84b8bc754345ebdec46eaf626a18b4" kindref="member">DDRCTL_PCFG_WQOS0_WQOS_MAP_REGION0_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="3440" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="3440" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1aafa9f9d3cc3a8e2c1463a95c6d09d74c" prot="public" static="no">
        <name>DDRCTL_PCFG_WQOS0_WQOS_MAP_LEVEL_MASK</name>
        <initializer>(0xFU)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="3449" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="3449" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1aed79efb2c8d3ede59e29a53d5bd96790" prot="public" static="no">
        <name>DDRCTL_PCFG_WQOS0_WQOS_MAP_LEVEL_SHIFT</name>
        <initializer>(0U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="3450" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="3450" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1ad9c0a21b7a01e2dc00936397b7b81dc8" prot="public" static="no">
        <name>DDRCTL_PCFG_WQOS0_WQOS_MAP_LEVEL_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__ddrctl__regs_8h_1aed79efb2c8d3ede59e29a53d5bd96790" kindref="member">DDRCTL_PCFG_WQOS0_WQOS_MAP_LEVEL_SHIFT</ref>) &amp; <ref refid="hpm__ddrctl__regs_8h_1aafa9f9d3cc3a8e2c1463a95c6d09d74c" kindref="member">DDRCTL_PCFG_WQOS0_WQOS_MAP_LEVEL_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="3451" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="3451" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a35ea83bb6524095476d63fdb98647b5c" prot="public" static="no">
        <name>DDRCTL_PCFG_WQOS0_WQOS_MAP_LEVEL_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1aafa9f9d3cc3a8e2c1463a95c6d09d74c" kindref="member">DDRCTL_PCFG_WQOS0_WQOS_MAP_LEVEL_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1aed79efb2c8d3ede59e29a53d5bd96790" kindref="member">DDRCTL_PCFG_WQOS0_WQOS_MAP_LEVEL_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="3452" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="3452" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1acfdb2be550bb4633b180fc7c3ca2c0da" prot="public" static="no">
        <name>DDRCTL_PCFG_WQOS1_WQOS_MAP_TIMEOUT_MASK</name>
        <initializer>(0x7FFU)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="3462" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="3462" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a668110cb36ac730691b455a7702979c1" prot="public" static="no">
        <name>DDRCTL_PCFG_WQOS1_WQOS_MAP_TIMEOUT_SHIFT</name>
        <initializer>(0U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="3463" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="3463" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a2b676b07e2b441941e49afbe28e3f740" prot="public" static="no">
        <name>DDRCTL_PCFG_WQOS1_WQOS_MAP_TIMEOUT_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__ddrctl__regs_8h_1a668110cb36ac730691b455a7702979c1" kindref="member">DDRCTL_PCFG_WQOS1_WQOS_MAP_TIMEOUT_SHIFT</ref>) &amp; <ref refid="hpm__ddrctl__regs_8h_1acfdb2be550bb4633b180fc7c3ca2c0da" kindref="member">DDRCTL_PCFG_WQOS1_WQOS_MAP_TIMEOUT_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="3464" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="3464" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a925ed4f55cd87b7aa3d245b604665426" prot="public" static="no">
        <name>DDRCTL_PCFG_WQOS1_WQOS_MAP_TIMEOUT_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1acfdb2be550bb4633b180fc7c3ca2c0da" kindref="member">DDRCTL_PCFG_WQOS1_WQOS_MAP_TIMEOUT_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1a668110cb36ac730691b455a7702979c1" kindref="member">DDRCTL_PCFG_WQOS1_WQOS_MAP_TIMEOUT_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="3465" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="3465" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a29295f7581890d2f6d531fd2b87bca0b" prot="public" static="no">
        <name>DDRCTL_SAR_BASE_BASE_ADDR_MASK</name>
        <initializer>(0xFFFFFFFFUL)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="3475" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="3475" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1afd5275dc661181c8344c36a92349f443" prot="public" static="no">
        <name>DDRCTL_SAR_BASE_BASE_ADDR_SHIFT</name>
        <initializer>(0U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="3476" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="3476" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1ab5560c6debb0dc21b7051e05f1c69b03" prot="public" static="no">
        <name>DDRCTL_SAR_BASE_BASE_ADDR_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__ddrctl__regs_8h_1afd5275dc661181c8344c36a92349f443" kindref="member">DDRCTL_SAR_BASE_BASE_ADDR_SHIFT</ref>) &amp; <ref refid="hpm__ddrctl__regs_8h_1a29295f7581890d2f6d531fd2b87bca0b" kindref="member">DDRCTL_SAR_BASE_BASE_ADDR_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="3477" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="3477" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1abd379e1e9eb5767d85fc85e439408be8" prot="public" static="no">
        <name>DDRCTL_SAR_BASE_BASE_ADDR_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1a29295f7581890d2f6d531fd2b87bca0b" kindref="member">DDRCTL_SAR_BASE_BASE_ADDR_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1afd5275dc661181c8344c36a92349f443" kindref="member">DDRCTL_SAR_BASE_BASE_ADDR_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="3478" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="3478" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a7032ce06c277145269a50b19a7b47b79" prot="public" static="no">
        <name>DDRCTL_SAR_SIZE_NBLOCKS_MASK</name>
        <initializer>(0xFFU)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="3488" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="3488" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a73f9bdf5733f17f46a37d5225e352946" prot="public" static="no">
        <name>DDRCTL_SAR_SIZE_NBLOCKS_SHIFT</name>
        <initializer>(0U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="3489" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="3489" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a60d8d26218c53b3571525b1bcda4f973" prot="public" static="no">
        <name>DDRCTL_SAR_SIZE_NBLOCKS_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__ddrctl__regs_8h_1a73f9bdf5733f17f46a37d5225e352946" kindref="member">DDRCTL_SAR_SIZE_NBLOCKS_SHIFT</ref>) &amp; <ref refid="hpm__ddrctl__regs_8h_1a7032ce06c277145269a50b19a7b47b79" kindref="member">DDRCTL_SAR_SIZE_NBLOCKS_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="3490" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="3490" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1aec203536208af6ddac875265152783c6" prot="public" static="no">
        <name>DDRCTL_SAR_SIZE_NBLOCKS_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1a7032ce06c277145269a50b19a7b47b79" kindref="member">DDRCTL_SAR_SIZE_NBLOCKS_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1a73f9bdf5733f17f46a37d5225e352946" kindref="member">DDRCTL_SAR_SIZE_NBLOCKS_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="3491" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="3491" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a4ccafbe92f5e66e522182886f0f6ccfe" prot="public" static="no">
        <name>DDRCTL_SBRCTL_SCRUB_INTERVAL_MASK</name>
        <initializer>(0x1FFF00UL)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="3501" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="3501" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1aac9d9372b94543377674e84dcb9f35e8" prot="public" static="no">
        <name>DDRCTL_SBRCTL_SCRUB_INTERVAL_SHIFT</name>
        <initializer>(8U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="3502" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="3502" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a3fb7cfdeb7f759866726da9530804b44" prot="public" static="no">
        <name>DDRCTL_SBRCTL_SCRUB_INTERVAL_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__ddrctl__regs_8h_1aac9d9372b94543377674e84dcb9f35e8" kindref="member">DDRCTL_SBRCTL_SCRUB_INTERVAL_SHIFT</ref>) &amp; <ref refid="hpm__ddrctl__regs_8h_1a4ccafbe92f5e66e522182886f0f6ccfe" kindref="member">DDRCTL_SBRCTL_SCRUB_INTERVAL_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="3503" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="3503" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a475c82d9740c2fab8f254dc6bebd114f" prot="public" static="no">
        <name>DDRCTL_SBRCTL_SCRUB_INTERVAL_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1a4ccafbe92f5e66e522182886f0f6ccfe" kindref="member">DDRCTL_SBRCTL_SCRUB_INTERVAL_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1aac9d9372b94543377674e84dcb9f35e8" kindref="member">DDRCTL_SBRCTL_SCRUB_INTERVAL_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="3504" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="3504" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a142acec827042fce1aea39e1ec06ca49" prot="public" static="no">
        <name>DDRCTL_SBRCTL_SCRUB_BURST_MASK</name>
        <initializer>(0x70U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="3515" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="3515" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a83b958e5321cf8245bdc4336ae9c7260" prot="public" static="no">
        <name>DDRCTL_SBRCTL_SCRUB_BURST_SHIFT</name>
        <initializer>(4U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="3516" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="3516" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a013a95bdbed2f9f8a32ea8a227106410" prot="public" static="no">
        <name>DDRCTL_SBRCTL_SCRUB_BURST_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__ddrctl__regs_8h_1a83b958e5321cf8245bdc4336ae9c7260" kindref="member">DDRCTL_SBRCTL_SCRUB_BURST_SHIFT</ref>) &amp; <ref refid="hpm__ddrctl__regs_8h_1a142acec827042fce1aea39e1ec06ca49" kindref="member">DDRCTL_SBRCTL_SCRUB_BURST_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="3517" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="3517" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a227fea6f1633524ba9cf820690185ae2" prot="public" static="no">
        <name>DDRCTL_SBRCTL_SCRUB_BURST_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1a142acec827042fce1aea39e1ec06ca49" kindref="member">DDRCTL_SBRCTL_SCRUB_BURST_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1a83b958e5321cf8245bdc4336ae9c7260" kindref="member">DDRCTL_SBRCTL_SCRUB_BURST_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="3518" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="3518" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a153737b9dce0e08e62afa1ad03d80329" prot="public" static="no">
        <name>DDRCTL_SBRCTL_SCRUB_MODE_MASK</name>
        <initializer>(0x4U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="3526" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="3526" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a0fb254c107d26835c96da293f4a015e5" prot="public" static="no">
        <name>DDRCTL_SBRCTL_SCRUB_MODE_SHIFT</name>
        <initializer>(2U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="3527" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="3527" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1ac9edfc36f519789df54d64605094ff44" prot="public" static="no">
        <name>DDRCTL_SBRCTL_SCRUB_MODE_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__ddrctl__regs_8h_1a0fb254c107d26835c96da293f4a015e5" kindref="member">DDRCTL_SBRCTL_SCRUB_MODE_SHIFT</ref>) &amp; <ref refid="hpm__ddrctl__regs_8h_1a153737b9dce0e08e62afa1ad03d80329" kindref="member">DDRCTL_SBRCTL_SCRUB_MODE_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="3528" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="3528" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1ae5b4f7424d06d6183ef16c45a4a00a03" prot="public" static="no">
        <name>DDRCTL_SBRCTL_SCRUB_MODE_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1a153737b9dce0e08e62afa1ad03d80329" kindref="member">DDRCTL_SBRCTL_SCRUB_MODE_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1a0fb254c107d26835c96da293f4a015e5" kindref="member">DDRCTL_SBRCTL_SCRUB_MODE_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="3529" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="3529" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a18a84eec5a23ac2c095da2b489cc44e7" prot="public" static="no">
        <name>DDRCTL_SBRCTL_SCRUB_DURING_LOWPOWER_MASK</name>
        <initializer>(0x2U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="3538" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="3538" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a7e9d83371cf1ed8d1c0cc78632e9bbbc" prot="public" static="no">
        <name>DDRCTL_SBRCTL_SCRUB_DURING_LOWPOWER_SHIFT</name>
        <initializer>(1U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="3539" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="3539" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1afccfdedf31906c5e854020628f4dbd6e" prot="public" static="no">
        <name>DDRCTL_SBRCTL_SCRUB_DURING_LOWPOWER_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__ddrctl__regs_8h_1a7e9d83371cf1ed8d1c0cc78632e9bbbc" kindref="member">DDRCTL_SBRCTL_SCRUB_DURING_LOWPOWER_SHIFT</ref>) &amp; <ref refid="hpm__ddrctl__regs_8h_1a18a84eec5a23ac2c095da2b489cc44e7" kindref="member">DDRCTL_SBRCTL_SCRUB_DURING_LOWPOWER_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="3540" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="3540" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a6b9a01e6559d1cf06a16aac76a6e00e9" prot="public" static="no">
        <name>DDRCTL_SBRCTL_SCRUB_DURING_LOWPOWER_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1a18a84eec5a23ac2c095da2b489cc44e7" kindref="member">DDRCTL_SBRCTL_SCRUB_DURING_LOWPOWER_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1a7e9d83371cf1ed8d1c0cc78632e9bbbc" kindref="member">DDRCTL_SBRCTL_SCRUB_DURING_LOWPOWER_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="3541" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="3541" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1abca83a96b9f5e21c7c23bc69ac3d68b2" prot="public" static="no">
        <name>DDRCTL_SBRCTL_SCRUB_EN_MASK</name>
        <initializer>(0x1U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="3550" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="3550" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1acd4560d68a7df109d44a5cdfcbc308ae" prot="public" static="no">
        <name>DDRCTL_SBRCTL_SCRUB_EN_SHIFT</name>
        <initializer>(0U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="3551" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="3551" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1aca12f0696b37da9b4079ce06b53d0871" prot="public" static="no">
        <name>DDRCTL_SBRCTL_SCRUB_EN_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__ddrctl__regs_8h_1acd4560d68a7df109d44a5cdfcbc308ae" kindref="member">DDRCTL_SBRCTL_SCRUB_EN_SHIFT</ref>) &amp; <ref refid="hpm__ddrctl__regs_8h_1abca83a96b9f5e21c7c23bc69ac3d68b2" kindref="member">DDRCTL_SBRCTL_SCRUB_EN_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="3552" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="3552" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1aa8bbd921ece76866002dcc451f47434b" prot="public" static="no">
        <name>DDRCTL_SBRCTL_SCRUB_EN_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1abca83a96b9f5e21c7c23bc69ac3d68b2" kindref="member">DDRCTL_SBRCTL_SCRUB_EN_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1acd4560d68a7df109d44a5cdfcbc308ae" kindref="member">DDRCTL_SBRCTL_SCRUB_EN_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="3553" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="3553" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1ac118417e64c0ea4d674d27bc4ea44465" prot="public" static="no">
        <name>DDRCTL_SBRSTAT_SCRUB_DONE_MASK</name>
        <initializer>(0x2U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="3563" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="3563" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1af647de6ab185fb4f1e9091fa12979ca6" prot="public" static="no">
        <name>DDRCTL_SBRSTAT_SCRUB_DONE_SHIFT</name>
        <initializer>(1U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="3564" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="3564" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a384787ba77458bc18737ff2759237525" prot="public" static="no">
        <name>DDRCTL_SBRSTAT_SCRUB_DONE_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1ac118417e64c0ea4d674d27bc4ea44465" kindref="member">DDRCTL_SBRSTAT_SCRUB_DONE_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1af647de6ab185fb4f1e9091fa12979ca6" kindref="member">DDRCTL_SBRSTAT_SCRUB_DONE_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="3565" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="3565" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a0055263932bb66b9e78cceb6d0d27e73" prot="public" static="no">
        <name>DDRCTL_SBRSTAT_SCRUB_BUSY_MASK</name>
        <initializer>(0x1U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="3574" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="3574" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a6568c9bfa9ca84d7c0d42f07a6fa1496" prot="public" static="no">
        <name>DDRCTL_SBRSTAT_SCRUB_BUSY_SHIFT</name>
        <initializer>(0U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="3575" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="3575" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1ab9024a748bf06016a820707551d3772d" prot="public" static="no">
        <name>DDRCTL_SBRSTAT_SCRUB_BUSY_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1a0055263932bb66b9e78cceb6d0d27e73" kindref="member">DDRCTL_SBRSTAT_SCRUB_BUSY_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1a6568c9bfa9ca84d7c0d42f07a6fa1496" kindref="member">DDRCTL_SBRSTAT_SCRUB_BUSY_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="3576" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="3576" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1ae4c0dab07959148598d47e39f04c74b4" prot="public" static="no">
        <name>DDRCTL_SBRWDATA0_SCRUB_PATTERN0_MASK</name>
        <initializer>(0xFFFFFFFFUL)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="3586" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="3586" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a458ee3337e9e954321f7a93341717324" prot="public" static="no">
        <name>DDRCTL_SBRWDATA0_SCRUB_PATTERN0_SHIFT</name>
        <initializer>(0U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="3587" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="3587" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1af2c87864790d4426b6558560429ba00b" prot="public" static="no">
        <name>DDRCTL_SBRWDATA0_SCRUB_PATTERN0_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__ddrctl__regs_8h_1a458ee3337e9e954321f7a93341717324" kindref="member">DDRCTL_SBRWDATA0_SCRUB_PATTERN0_SHIFT</ref>) &amp; <ref refid="hpm__ddrctl__regs_8h_1ae4c0dab07959148598d47e39f04c74b4" kindref="member">DDRCTL_SBRWDATA0_SCRUB_PATTERN0_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="3588" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="3588" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a63ab94fb7d895c92644f387d20f795c2" prot="public" static="no">
        <name>DDRCTL_SBRWDATA0_SCRUB_PATTERN0_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__ddrctl__regs_8h_1ae4c0dab07959148598d47e39f04c74b4" kindref="member">DDRCTL_SBRWDATA0_SCRUB_PATTERN0_MASK</ref>) &gt;&gt; <ref refid="hpm__ddrctl__regs_8h_1a458ee3337e9e954321f7a93341717324" kindref="member">DDRCTL_SBRWDATA0_SCRUB_PATTERN0_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="3589" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="3589" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a8e1d54743af1f6f4a8e9e90757535837" prot="public" static="no">
        <name>DDRCTL_ID_0</name>
        <initializer>(0UL)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="3594" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="3594" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1acaa851622ec793f8a7ad63a7499acd2f" prot="public" static="no">
        <name>DDRCTL_ID_1</name>
        <initializer>(1UL)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="3595" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="3595" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1af78a0f0d6b457907a31758ce1b32bff6" prot="public" static="no">
        <name>DDRCTL_ID_2</name>
        <initializer>(2UL)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="3596" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="3596" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a3b9b10b1690ba40f377a954cbe0dd0c4" prot="public" static="no">
        <name>DDRCTL_ID_3</name>
        <initializer>(3UL)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="3597" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="3597" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1ac84ebdf37f1c56d556c03b83ea6d13ad" prot="public" static="no">
        <name>DDRCTL_ID_4</name>
        <initializer>(4UL)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="3598" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="3598" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a10471fc4163c543514449b3bf3a09308" prot="public" static="no">
        <name>DDRCTL_ID_5</name>
        <initializer>(5UL)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="3599" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="3599" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a516e4178826498be4cada683e7848d63" prot="public" static="no">
        <name>DDRCTL_ID_6</name>
        <initializer>(6UL)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="3600" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="3600" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a060c4ff378743cfa461bd331754a7c11" prot="public" static="no">
        <name>DDRCTL_ID_7</name>
        <initializer>(7UL)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="3601" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="3601" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a73e994a83ef80b6b53a1e0269a5bcf94" prot="public" static="no">
        <name>DDRCTL_ID_8</name>
        <initializer>(8UL)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="3602" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="3602" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a2c761d7ff820e8f28649c312576d13a8" prot="public" static="no">
        <name>DDRCTL_ID_9</name>
        <initializer>(9UL)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="3603" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="3603" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a34b1b463084600ddb93e74147c69f3f6" prot="public" static="no">
        <name>DDRCTL_ID_10</name>
        <initializer>(10UL)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="3604" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="3604" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a375e45a2559c03d8303b3d55ebe8707b" prot="public" static="no">
        <name>DDRCTL_ID_11</name>
        <initializer>(11UL)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="3605" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="3605" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a6b9a9323a3b2fba0e6846bb09d175515" prot="public" static="no">
        <name>DDRCTL_ID_12</name>
        <initializer>(12UL)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="3606" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="3606" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a0720dc4212f4a39f04439600980a2f73" prot="public" static="no">
        <name>DDRCTL_ID_13</name>
        <initializer>(13UL)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="3607" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="3607" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a0a2a5ef719cfcad5ed36033943337147" prot="public" static="no">
        <name>DDRCTL_ID_14</name>
        <initializer>(14UL)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="3608" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="3608" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a0d646ae5798c223fd4ab8880ee4d4a5b" prot="public" static="no">
        <name>DDRCTL_ID_15</name>
        <initializer>(15UL)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="3609" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="3609" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1ad51d0f7fcb6611d612865f3b31df487d" prot="public" static="no">
        <name>DDRCTL_PCFG_0</name>
        <initializer>(0UL)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="3612" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="3612" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a0b11dac70d7f341efcc318b17e28a924" prot="public" static="no">
        <name>DDRCTL_PCFG_1</name>
        <initializer>(1UL)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="3613" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="3613" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a733efdeb407eef8ddcdd637159bb6108" prot="public" static="no">
        <name>DDRCTL_PCFG_2</name>
        <initializer>(2UL)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="3614" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="3614" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1af218b9087c67088d7e81fe1a6b20dd44" prot="public" static="no">
        <name>DDRCTL_PCFG_3</name>
        <initializer>(3UL)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="3615" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="3615" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a6a45d19f3f28a76e36a3b6abf7875ef2" prot="public" static="no">
        <name>DDRCTL_PCFG_4</name>
        <initializer>(4UL)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="3616" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="3616" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a5f34005f7d04f17bb295d94d74e8a765" prot="public" static="no">
        <name>DDRCTL_PCFG_5</name>
        <initializer>(5UL)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="3617" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="3617" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a668f7a0200d356480eb15e4c956633f2" prot="public" static="no">
        <name>DDRCTL_PCFG_6</name>
        <initializer>(6UL)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="3618" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="3618" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1aebafbed45ed03d5728b993c4850fde4e" prot="public" static="no">
        <name>DDRCTL_PCFG_7</name>
        <initializer>(7UL)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="3619" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="3619" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1ae448dd741cef164b2095802a073b7d39" prot="public" static="no">
        <name>DDRCTL_PCFG_8</name>
        <initializer>(8UL)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="3620" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="3620" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1aa5e84f7d03f6f9193ebc4db868c319f1" prot="public" static="no">
        <name>DDRCTL_PCFG_9</name>
        <initializer>(9UL)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="3621" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="3621" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a3f5d8852c9593ade23864eb9c7dd7c6a" prot="public" static="no">
        <name>DDRCTL_PCFG_10</name>
        <initializer>(10UL)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="3622" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="3622" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a7b1ae62a65a1cb91c626fe1d9aa9081b" prot="public" static="no">
        <name>DDRCTL_PCFG_11</name>
        <initializer>(11UL)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="3623" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="3623" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a9469501781b241df0e1469a20479a8c3" prot="public" static="no">
        <name>DDRCTL_PCFG_12</name>
        <initializer>(12UL)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="3624" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="3624" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a8b3daa9cd5ca76b3fb5b74980a0b4a65" prot="public" static="no">
        <name>DDRCTL_PCFG_13</name>
        <initializer>(13UL)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="3625" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="3625" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a83de5f0e1e83fb4cf06495acdd55d7b8" prot="public" static="no">
        <name>DDRCTL_PCFG_14</name>
        <initializer>(14UL)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="3626" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="3626" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a4ccc1d794b841ab9e8bbbffd995140fc" prot="public" static="no">
        <name>DDRCTL_PCFG_15</name>
        <initializer>(15UL)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="3627" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="3627" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a35351a46bdcdaa9b0bf9ed59ae9c9f0d" prot="public" static="no">
        <name>DDRCTL_SAR_0</name>
        <initializer>(0UL)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="3630" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="3630" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a5a37d2e5c19301ccc992f30b1abc00f1" prot="public" static="no">
        <name>DDRCTL_SAR_1</name>
        <initializer>(1UL)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="3631" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="3631" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a67e4426e2cb90d23182959aca80ed26e" prot="public" static="no">
        <name>DDRCTL_SAR_2</name>
        <initializer>(2UL)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="3632" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="3632" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__ddrctl__regs_8h_1a7fc01da3b0905f17e5d1e85922a81da8" prot="public" static="no">
        <name>DDRCTL_SAR_3</name>
        <initializer>(3UL)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h" line="3633" column="9" bodyfile="soc/HPM6800/ip/hpm_ddrctl_regs.h" bodystart="3633" bodyend="-1"/>
      </memberdef>
    </sectiondef>
    <briefdescription>
    </briefdescription>
    <detaileddescription>
    </detaileddescription>
    <programlisting>
<codeline lineno="1"><highlight class="comment">/*</highlight></codeline>
<codeline lineno="2"><highlight class="comment"><sp/>*<sp/>Copyright<sp/>(c)<sp/>2021-2024<sp/>HPMicro</highlight></codeline>
<codeline lineno="3"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="4"><highlight class="comment"><sp/>*<sp/>SPDX-License-Identifier:<sp/>BSD-3-Clause</highlight></codeline>
<codeline lineno="5"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="6"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="7"><highlight class="normal"></highlight></codeline>
<codeline lineno="8"><highlight class="normal"></highlight></codeline>
<codeline lineno="9"><highlight class="normal"></highlight><highlight class="preprocessor">#ifndef<sp/>HPM_DDRCTL_H</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="10"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>HPM_DDRCTL_H</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="11"><highlight class="normal"></highlight></codeline>
<codeline lineno="12" refid="structDDRCTL__Type" refkind="compound"><highlight class="normal"></highlight><highlight class="keyword">typedef</highlight><highlight class="normal"><sp/></highlight><highlight class="keyword">struct<sp/></highlight><highlight class="normal">{</highlight></codeline>
<codeline lineno="13" refid="structDDRCTL__Type_1aa1476c30f4dd95b7de918e570ef0fe24" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>__RW<sp/>uint32_t<sp/><ref refid="structDDRCTL__Type_1aa1476c30f4dd95b7de918e570ef0fe24" kindref="member">MSTR</ref>;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>0x0:<sp/>Description:<sp/>Master<sp/>Register<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="14" refid="structDDRCTL__Type_1ae126962eafe852e814b54d92d08a12cf" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>__R<sp/><sp/>uint32_t<sp/><ref refid="structDDRCTL__Type_1ae126962eafe852e814b54d92d08a12cf" kindref="member">STAT</ref>;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>0x4:<sp/>Description:<sp/>Operating<sp/>Mode<sp/>Status<sp/>Register<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="15" refid="structDDRCTL__Type_1a1a1768a5396a215ab12091567274285c" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>__R<sp/><sp/>uint8_t<sp/><sp/>RESERVED0[8];<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>0x8<sp/>-<sp/>0xF:<sp/>Reserved<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="16" refid="structDDRCTL__Type_1a807be63f034a5ac2c0134700f89d5fdd" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>__RW<sp/>uint32_t<sp/><ref refid="structDDRCTL__Type_1a807be63f034a5ac2c0134700f89d5fdd" kindref="member">MRCTRL0</ref>;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>0x10:<sp/>Description:<sp/>Mode<sp/>Register<sp/>Read/Write<sp/>Control<sp/>Register<sp/>0<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="17" refid="structDDRCTL__Type_1a48e5fe6ccfa11f480c7cb12b122158c9" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>__RW<sp/>uint32_t<sp/><ref refid="structDDRCTL__Type_1a48e5fe6ccfa11f480c7cb12b122158c9" kindref="member">MRCTRL1</ref>;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>0x14:<sp/>Description:<sp/>Mode<sp/>Register<sp/>Read/Write<sp/>Control<sp/>Register<sp/>1<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="18" refid="structDDRCTL__Type_1a1f0f91715d63dffc249a71a7cc39f0fa" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>__R<sp/><sp/>uint32_t<sp/><ref refid="structDDRCTL__Type_1a1f0f91715d63dffc249a71a7cc39f0fa" kindref="member">MRSTAT</ref>;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>0x18:<sp/>Description:<sp/>Mode<sp/>Register<sp/>Read/Write<sp/>Status<sp/>Register<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="19" refid="structDDRCTL__Type_1a5af51ce1acd7c7cd2dc441803f0242bb" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>__R<sp/><sp/>uint8_t<sp/><sp/>RESERVED1[20];<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>0x1C<sp/>-<sp/>0x2F:<sp/>Reserved<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="20" refid="structDDRCTL__Type_1ab32df7587bf20dfb6b4b2c657144b685" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>__RW<sp/>uint32_t<sp/><ref refid="structDDRCTL__Type_1ab32df7587bf20dfb6b4b2c657144b685" kindref="member">PWRCTL</ref>;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>0x30:<sp/>Description:<sp/>Low<sp/>Power<sp/>Control<sp/>Register<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="21" refid="structDDRCTL__Type_1a436a0a3a42e3c2edcf658255b0367e50" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>__RW<sp/>uint32_t<sp/><ref refid="structDDRCTL__Type_1a436a0a3a42e3c2edcf658255b0367e50" kindref="member">PWRTMG</ref>;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>0x34:<sp/>Description:<sp/>Low<sp/>Power<sp/>Timing<sp/>Register<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="22" refid="structDDRCTL__Type_1ac4044ebe93696031d57974ef95f54353" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>__RW<sp/>uint32_t<sp/><ref refid="structDDRCTL__Type_1ac4044ebe93696031d57974ef95f54353" kindref="member">HWLPCTL</ref>;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>0x38:<sp/>Description:<sp/>Hardware<sp/>Low<sp/>Power<sp/>Control<sp/>Register<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="23" refid="structDDRCTL__Type_1a436dfb9089a16e38074c583094309035" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>__R<sp/><sp/>uint8_t<sp/><sp/>RESERVED2[20];<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>0x3C<sp/>-<sp/>0x4F:<sp/>Reserved<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="24" refid="structDDRCTL__Type_1a6e1020775f2073a635272cf4c0084e0c" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>__RW<sp/>uint32_t<sp/><ref refid="structDDRCTL__Type_1a6e1020775f2073a635272cf4c0084e0c" kindref="member">RFSHCTL0</ref>;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>0x50:<sp/>Description:<sp/>Refresh<sp/>Control<sp/>Register<sp/>0<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="25" refid="structDDRCTL__Type_1a67f4f722d2f21e96c9a36be622cf289a" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>__RW<sp/>uint32_t<sp/><ref refid="structDDRCTL__Type_1a67f4f722d2f21e96c9a36be622cf289a" kindref="member">RFSHCTL1</ref>;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>0x54:<sp/>Description:<sp/>Refresh<sp/>Control<sp/>Register<sp/>1<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="26" refid="structDDRCTL__Type_1a2b80bab69cbdf7b035aafe6eb881ebf4" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>__R<sp/><sp/>uint8_t<sp/><sp/>RESERVED3[8];<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>0x58<sp/>-<sp/>0x5F:<sp/>Reserved<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="27" refid="structDDRCTL__Type_1a37014a45b970ee907c71836570f1dc00" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>__RW<sp/>uint32_t<sp/><ref refid="structDDRCTL__Type_1a37014a45b970ee907c71836570f1dc00" kindref="member">RFSHCTL3</ref>;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>0x60:<sp/>Description:<sp/>Refresh<sp/>Control<sp/>Register<sp/>0<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="28" refid="structDDRCTL__Type_1a391b7fc884dda1b3bfca4fadfcddb62d" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>__RW<sp/>uint32_t<sp/><ref refid="structDDRCTL__Type_1a391b7fc884dda1b3bfca4fadfcddb62d" kindref="member">RFSHTMG</ref>;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>0x64:<sp/>Description:<sp/>Refresh<sp/>Timing<sp/>Register<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="29" refid="structDDRCTL__Type_1aee0f374396888353a900efc70406ae47" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>__R<sp/><sp/>uint8_t<sp/><sp/>RESERVED4[60];<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>0x68<sp/>-<sp/>0xA3:<sp/>Reserved<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="30" refid="structDDRCTL__Type_1ac42b9bef6bc89dad8d74d31fd9a94496" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>__R<sp/><sp/>uint32_t<sp/><ref refid="structDDRCTL__Type_1ac42b9bef6bc89dad8d74d31fd9a94496" kindref="member">ECCUADDR0</ref>;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>0xA4:<sp/>Description:<sp/>ECC<sp/>Uncorrected<sp/>Error<sp/>Address<sp/>Register<sp/>0<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="31" refid="structDDRCTL__Type_1afd5fe2555109b7c59b9591ecae561046" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>__R<sp/><sp/>uint8_t<sp/><sp/>RESERVED5[24];<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>0xA8<sp/>-<sp/>0xBF:<sp/>Reserved<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="32" refid="structDDRCTL__Type_1a09697d8665ac574ce82056bc37c55424" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>__RW<sp/>uint32_t<sp/><ref refid="structDDRCTL__Type_1a09697d8665ac574ce82056bc37c55424" kindref="member">CRCPARCTL0</ref>;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>0xC0:<sp/>Description:<sp/>CRC<sp/>Parity<sp/>Control<sp/>Register0<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="33" refid="structDDRCTL__Type_1ab906a46cfe1b298eca214945882d4e77" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>__R<sp/><sp/>uint8_t<sp/><sp/>RESERVED6[8];<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>0xC4<sp/>-<sp/>0xCB:<sp/>Reserved<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="34" refid="structDDRCTL__Type_1a3f18d0d385a4d55fbf3cb6127e9e7bf0" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>__R<sp/><sp/>uint32_t<sp/><ref refid="structDDRCTL__Type_1a3f18d0d385a4d55fbf3cb6127e9e7bf0" kindref="member">CRCPARSTAT</ref>;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>0xCC:<sp/>Description:<sp/>CRC<sp/>Parity<sp/>Status<sp/>Register<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="35" refid="structDDRCTL__Type_1ad535f3d5ff439242f7493803163cd17a" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>__RW<sp/>uint32_t<sp/><ref refid="structDDRCTL__Type_1ad535f3d5ff439242f7493803163cd17a" kindref="member">INIT0</ref>;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>0xD0:<sp/>Description:<sp/>SDRAM<sp/>Initialization<sp/>Register<sp/>0<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="36" refid="structDDRCTL__Type_1ac51bb51c10d863f0f50e7174484eb860" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>__RW<sp/>uint32_t<sp/><ref refid="structDDRCTL__Type_1ac51bb51c10d863f0f50e7174484eb860" kindref="member">INIT1</ref>;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>0xD4:<sp/>Description:<sp/>SDRAM<sp/>Initialization<sp/>Register<sp/>1<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="37" refid="structDDRCTL__Type_1a7cbcbfeeb1b349704ef1eb2329d66991" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>__R<sp/><sp/>uint8_t<sp/><sp/>RESERVED7[4];<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>0xD8<sp/>-<sp/>0xDB:<sp/>Reserved<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="38" refid="structDDRCTL__Type_1a70ee9165ffe46bb6eb9297319b0f6d3e" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>__RW<sp/>uint32_t<sp/><ref refid="structDDRCTL__Type_1a70ee9165ffe46bb6eb9297319b0f6d3e" kindref="member">INIT3</ref>;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>0xDC:<sp/>Description:<sp/>SDRAM<sp/>Initialization<sp/>Register<sp/>3<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="39" refid="structDDRCTL__Type_1ae02b77ceb14b7d51ffa574668d9a5bd0" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>__RW<sp/>uint32_t<sp/><ref refid="structDDRCTL__Type_1ae02b77ceb14b7d51ffa574668d9a5bd0" kindref="member">INIT4</ref>;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>0xE0:<sp/>Description:<sp/>SDRAM<sp/>Initialization<sp/>Register<sp/>4<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="40" refid="structDDRCTL__Type_1afd7b839d1d91b979a1722115b10ac4a5" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>__RW<sp/>uint32_t<sp/><ref refid="structDDRCTL__Type_1afd7b839d1d91b979a1722115b10ac4a5" kindref="member">INIT5</ref>;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>0xE4:<sp/>Description:<sp/>SDRAM<sp/>Initialization<sp/>Register<sp/>5<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="41" refid="structDDRCTL__Type_1a862d88f803d14d6a3f2ec0f8e94262fa" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>__R<sp/><sp/>uint8_t<sp/><sp/>RESERVED8[8];<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>0xE8<sp/>-<sp/>0xEF:<sp/>Reserved<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="42" refid="structDDRCTL__Type_1a30c25b877a0bda893720dd03e4932ed8" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>__RW<sp/>uint32_t<sp/><ref refid="structDDRCTL__Type_1a30c25b877a0bda893720dd03e4932ed8" kindref="member">DIMMCTL</ref>;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>0xF0:<sp/>Description:<sp/>DIMM<sp/>Control<sp/>Register<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="43" refid="structDDRCTL__Type_1ae96b2557cf6b45c517182d758c95969d" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>__RW<sp/>uint32_t<sp/><ref refid="structDDRCTL__Type_1ae96b2557cf6b45c517182d758c95969d" kindref="member">RANKCTL</ref>;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>0xF4:<sp/>Description:<sp/>Rank<sp/>Control<sp/>Register<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="44" refid="structDDRCTL__Type_1aa5a1d9803e6e923a2cab2c7a95e7db86" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>__R<sp/><sp/>uint8_t<sp/><sp/>RESERVED9[8];<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>0xF8<sp/>-<sp/>0xFF:<sp/>Reserved<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="45" refid="structDDRCTL__Type_1abe589e52dab06180f53b8686e05ef068" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>__RW<sp/>uint32_t<sp/><ref refid="structDDRCTL__Type_1abe589e52dab06180f53b8686e05ef068" kindref="member">DRAMTMG0</ref>;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>0x100:<sp/>Description:<sp/>SDRAM<sp/>Timing<sp/>Register<sp/>0<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="46" refid="structDDRCTL__Type_1a8b4b196a30e54258e5e1f3d8446d3638" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>__RW<sp/>uint32_t<sp/><ref refid="structDDRCTL__Type_1a8b4b196a30e54258e5e1f3d8446d3638" kindref="member">DRAMTMG1</ref>;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>0x104:<sp/>Description:<sp/>SDRAM<sp/>Timing<sp/>Register<sp/>1<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="47" refid="structDDRCTL__Type_1a3a05344c8f72e19140ba42af2c5fbfb4" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>__RW<sp/>uint32_t<sp/><ref refid="structDDRCTL__Type_1a3a05344c8f72e19140ba42af2c5fbfb4" kindref="member">DRAMTMG2</ref>;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>0x108:<sp/>Description:<sp/>SDRAM<sp/>Timing<sp/>Register<sp/>2<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="48" refid="structDDRCTL__Type_1a9eaeab335aee1e8603f3cef9fa519314" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>__RW<sp/>uint32_t<sp/><ref refid="structDDRCTL__Type_1a9eaeab335aee1e8603f3cef9fa519314" kindref="member">DRAMTMG3</ref>;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>0x10C:<sp/>Description:<sp/>SDRAM<sp/>Timing<sp/>Register<sp/>3<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="49" refid="structDDRCTL__Type_1a0436ee954ed8bb9a3bdc481984f63efe" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>__RW<sp/>uint32_t<sp/><ref refid="structDDRCTL__Type_1a0436ee954ed8bb9a3bdc481984f63efe" kindref="member">DRAMTMG4</ref>;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>0x110:<sp/>Description:<sp/>SDRAM<sp/>Timing<sp/>Register<sp/>4<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="50" refid="structDDRCTL__Type_1a8d5e79a312c2c8208e89063a1c161466" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>__RW<sp/>uint32_t<sp/><ref refid="structDDRCTL__Type_1a8d5e79a312c2c8208e89063a1c161466" kindref="member">DRAMTMG5</ref>;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>0x114:<sp/>Description:<sp/>SDRAM<sp/>Timing<sp/>Register<sp/>5<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="51" refid="structDDRCTL__Type_1af39ce1a68437e46ae1b1b6b8a3d408a9" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>__R<sp/><sp/>uint8_t<sp/><sp/>RESERVED10[8];<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>0x118<sp/>-<sp/>0x11F:<sp/>Reserved<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="52" refid="structDDRCTL__Type_1aa1daef9f53271f44f74d89d5d0c39994" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>__RW<sp/>uint32_t<sp/><ref refid="structDDRCTL__Type_1aa1daef9f53271f44f74d89d5d0c39994" kindref="member">DRAMTMG8</ref>;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>0x120:<sp/>Description:<sp/>SDRAM<sp/>Timing<sp/>Register<sp/>8<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="53" refid="structDDRCTL__Type_1a6f1ce7e3e1847da9e624efebe2353fe7" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>__R<sp/><sp/>uint8_t<sp/><sp/>RESERVED11[92];<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>0x124<sp/>-<sp/>0x17F:<sp/>Reserved<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="54" refid="structDDRCTL__Type_1a436f001a095c1ce2fcbb1700faa3411f" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>__RW<sp/>uint32_t<sp/><ref refid="structDDRCTL__Type_1a436f001a095c1ce2fcbb1700faa3411f" kindref="member">ZQCTL0</ref>;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>0x180:<sp/>Description:<sp/>ZQ<sp/>Control<sp/>Register<sp/>0<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="55" refid="structDDRCTL__Type_1a85ffc5bac2e400b149c59f3bf37c95e4" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>__RW<sp/>uint32_t<sp/><ref refid="structDDRCTL__Type_1a85ffc5bac2e400b149c59f3bf37c95e4" kindref="member">ZQCTL1</ref>;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>0x184:<sp/>Description:<sp/>ZQ<sp/>Control<sp/>Register<sp/>1<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="56" refid="structDDRCTL__Type_1a42621eb592cbea33d0a7a7ae39d6271b" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>__R<sp/><sp/>uint8_t<sp/><sp/>RESERVED12[4];<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>0x188<sp/>-<sp/>0x18B:<sp/>Reserved<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="57" refid="structDDRCTL__Type_1a3e232d4d2b3ee995a527d22df102a2c6" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>__R<sp/><sp/>uint32_t<sp/><ref refid="structDDRCTL__Type_1a3e232d4d2b3ee995a527d22df102a2c6" kindref="member">ZQSTAT</ref>;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>0x18C:<sp/>Description:<sp/>ZQ<sp/>Status<sp/>Register<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="58" refid="structDDRCTL__Type_1acfc5847a2732a638fbeda594efd3c651" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>__RW<sp/>uint32_t<sp/><ref refid="structDDRCTL__Type_1acfc5847a2732a638fbeda594efd3c651" kindref="member">DFITMG0</ref>;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>0x190:<sp/>Description:<sp/>DFI<sp/>Timing<sp/>Register<sp/>0<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="59" refid="structDDRCTL__Type_1ace3e06997abd81d58cb5e9cd49465c0d" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>__RW<sp/>uint32_t<sp/><ref refid="structDDRCTL__Type_1ace3e06997abd81d58cb5e9cd49465c0d" kindref="member">DFITMG1</ref>;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>0x194:<sp/>Description:<sp/>DFI<sp/>Timing<sp/>Register<sp/>1<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="60" refid="structDDRCTL__Type_1a58edc10f3d696dce470801feea2fdb5a" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>__RW<sp/>uint32_t<sp/><ref refid="structDDRCTL__Type_1a58edc10f3d696dce470801feea2fdb5a" kindref="member">DFILPCFG0</ref>;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>0x198:<sp/>Description:<sp/>DFI<sp/>Low<sp/>Power<sp/>Configuration<sp/>Register<sp/>0<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="61" refid="structDDRCTL__Type_1ae7ffdae12246efdd9914c92126e78994" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>__R<sp/><sp/>uint8_t<sp/><sp/>RESERVED13[4];<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>0x19C<sp/>-<sp/>0x19F:<sp/>Reserved<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="62" refid="structDDRCTL__Type_1a48c4bd99dd20a3b3d93bd4f85c856873" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>__RW<sp/>uint32_t<sp/><ref refid="structDDRCTL__Type_1a48c4bd99dd20a3b3d93bd4f85c856873" kindref="member">DFIUPD0</ref>;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>0x1A0:<sp/>Description:<sp/>DFI<sp/>Update<sp/>Register<sp/>0<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="63" refid="structDDRCTL__Type_1a3a9798d568a9f90dba84902afdac3fdd" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>__RW<sp/>uint32_t<sp/><ref refid="structDDRCTL__Type_1a3a9798d568a9f90dba84902afdac3fdd" kindref="member">DFIUPD1</ref>;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>0x1A4:<sp/>Description:<sp/>DFI<sp/>Update<sp/>Register<sp/>1<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="64" refid="structDDRCTL__Type_1abb1baf78046e210926628aabf7301122" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>__RW<sp/>uint32_t<sp/><ref refid="structDDRCTL__Type_1abb1baf78046e210926628aabf7301122" kindref="member">DFIUPD2</ref>;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>0x1A8:<sp/>Description:<sp/>DFI<sp/>Update<sp/>Register<sp/>2<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="65" refid="structDDRCTL__Type_1a9b6f9045b99382ca7d71936325991c75" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>__RW<sp/>uint32_t<sp/><ref refid="structDDRCTL__Type_1a9b6f9045b99382ca7d71936325991c75" kindref="member">DFIUPD3</ref>;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>0x1AC:<sp/>Description:<sp/>DFI<sp/>Update<sp/>Register<sp/>3<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="66" refid="structDDRCTL__Type_1a28c3d6875d54b8c156d889d982857615" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>__RW<sp/>uint32_t<sp/><ref refid="structDDRCTL__Type_1a28c3d6875d54b8c156d889d982857615" kindref="member">DFIMISC</ref>;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>0x1B0:<sp/>Description:<sp/>DFI<sp/>Miscellaneous<sp/>Control<sp/>Register<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="67" refid="structDDRCTL__Type_1a7e918252aafc456c8a4da7c1c99f2714" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>__RW<sp/>uint32_t<sp/><ref refid="structDDRCTL__Type_1a7e918252aafc456c8a4da7c1c99f2714" kindref="member">DFITMG2</ref>;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>0x1B4:<sp/>Description:<sp/>DFI<sp/>Timing<sp/>Register<sp/>2<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="68" refid="structDDRCTL__Type_1a0e6416d9cb395ce08e249bbcc2d423b5" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>__R<sp/><sp/>uint8_t<sp/><sp/>RESERVED14[72];<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>0x1B8<sp/>-<sp/>0x1FF:<sp/>Reserved<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="69" refid="structDDRCTL__Type_1aa20dcb972e8d389dc6cb2ff3b4acf4b5" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>__RW<sp/>uint32_t<sp/><ref refid="structDDRCTL__Type_1aa20dcb972e8d389dc6cb2ff3b4acf4b5" kindref="member">ADDRMAP0</ref>;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>0x200:<sp/>Description:<sp/>Address<sp/>Map<sp/>Register<sp/>0<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="70" refid="structDDRCTL__Type_1a2f11b278992837fbe93935f3bd73ef9a" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>__RW<sp/>uint32_t<sp/><ref refid="structDDRCTL__Type_1a2f11b278992837fbe93935f3bd73ef9a" kindref="member">ADDRMAP1</ref>;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>0x204:<sp/>Description:<sp/>Address<sp/>Map<sp/>Register<sp/>1<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="71" refid="structDDRCTL__Type_1a347e41d33e535b5b28d80df8162be304" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>__RW<sp/>uint32_t<sp/><ref refid="structDDRCTL__Type_1a347e41d33e535b5b28d80df8162be304" kindref="member">ADDRMAP2</ref>;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>0x208:<sp/>Description:<sp/>Address<sp/>Map<sp/>Register<sp/>2<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="72" refid="structDDRCTL__Type_1a95b7a4df41be0542ff465ef7a26c0003" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>__RW<sp/>uint32_t<sp/><ref refid="structDDRCTL__Type_1a95b7a4df41be0542ff465ef7a26c0003" kindref="member">ADDRMAP3</ref>;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>0x20C:<sp/>Description:<sp/>Address<sp/>Map<sp/>Register<sp/>3<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="73" refid="structDDRCTL__Type_1a44324d1b2803144c157bd9c4c9d19cb6" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>__RW<sp/>uint32_t<sp/><ref refid="structDDRCTL__Type_1a44324d1b2803144c157bd9c4c9d19cb6" kindref="member">ADDRMAP4</ref>;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>0x210:<sp/>Description:<sp/>Address<sp/>Map<sp/>Register<sp/>4<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="74" refid="structDDRCTL__Type_1ae39b8a93b2cdbca78ea6fe9b4d5929e5" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>__RW<sp/>uint32_t<sp/><ref refid="structDDRCTL__Type_1ae39b8a93b2cdbca78ea6fe9b4d5929e5" kindref="member">ADDRMAP5</ref>;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>0x214:<sp/>Description:<sp/>Address<sp/>Map<sp/>Register<sp/>5<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="75" refid="structDDRCTL__Type_1a4d0898200769d33af009e104b4003481" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>__RW<sp/>uint32_t<sp/><ref refid="structDDRCTL__Type_1a4d0898200769d33af009e104b4003481" kindref="member">ADDRMAP6</ref>;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>0x218:<sp/>Description:<sp/>Address<sp/>Map<sp/>Register<sp/>6<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="76" refid="structDDRCTL__Type_1ab88344917108e9ea8831a37024fabcb9" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>__R<sp/><sp/>uint8_t<sp/><sp/>RESERVED15[36];<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>0x21C<sp/>-<sp/>0x23F:<sp/>Reserved<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="77" refid="structDDRCTL__Type_1aa6858d7aa8dbaff6ca4b4f2972894e69" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>__RW<sp/>uint32_t<sp/><ref refid="structDDRCTL__Type_1aa6858d7aa8dbaff6ca4b4f2972894e69" kindref="member">ODTCFG</ref>;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>0x240:<sp/>Description:<sp/>ODT<sp/>Configuration<sp/>Register<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="78" refid="structDDRCTL__Type_1afb85ee93ae638e6ac1cc0b0d090465b2" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>__RW<sp/>uint32_t<sp/><ref refid="structDDRCTL__Type_1afb85ee93ae638e6ac1cc0b0d090465b2" kindref="member">ODTMAP</ref>;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>0x244:<sp/>Description:<sp/>ODT/Rank<sp/>Map<sp/>Register<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="79" refid="structDDRCTL__Type_1a3bf8ecc4cbb478ae110461db9ae58ebd" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>__R<sp/><sp/>uint8_t<sp/><sp/>RESERVED16[8];<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>0x248<sp/>-<sp/>0x24F:<sp/>Reserved<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="80" refid="structDDRCTL__Type_1ad873a4937be63cdd6c90511ea3dc912d" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>__RW<sp/>uint32_t<sp/><ref refid="structDDRCTL__Type_1ad873a4937be63cdd6c90511ea3dc912d" kindref="member">SCHED</ref>;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>0x250:<sp/>Description:<sp/>Scheduler<sp/>Control<sp/>Register<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="81" refid="structDDRCTL__Type_1a8dc885fcf6686137b7564b0facac497e" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>__RW<sp/>uint32_t<sp/><ref refid="structDDRCTL__Type_1a8dc885fcf6686137b7564b0facac497e" kindref="member">SCHED1</ref>;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>0x254:<sp/>Description:<sp/>Scheduler<sp/>Control<sp/>Register<sp/>1<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="82" refid="structDDRCTL__Type_1acc518e1436c597a63fe759c67c382194" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>__R<sp/><sp/>uint8_t<sp/><sp/>RESERVED17[4];<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>0x258<sp/>-<sp/>0x25B:<sp/>Reserved<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="83" refid="structDDRCTL__Type_1a9e1873a475bf82844bb0a7818926330b" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>__RW<sp/>uint32_t<sp/><ref refid="structDDRCTL__Type_1a9e1873a475bf82844bb0a7818926330b" kindref="member">PERFHPR1</ref>;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>0x25C:<sp/>Description:<sp/>High<sp/>Priority<sp/>Read<sp/>CAM<sp/>Register<sp/>1<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="84" refid="structDDRCTL__Type_1a29417082d178698e98a511c839c5b495" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>__R<sp/><sp/>uint8_t<sp/><sp/>RESERVED18[4];<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>0x260<sp/>-<sp/>0x263:<sp/>Reserved<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="85" refid="structDDRCTL__Type_1a9e3381350196d30ffb36e2a44fbc23e5" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>__RW<sp/>uint32_t<sp/><ref refid="structDDRCTL__Type_1a9e3381350196d30ffb36e2a44fbc23e5" kindref="member">PERFLPR1</ref>;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>0x264:<sp/>Description:<sp/>Low<sp/>Priority<sp/>Read<sp/>CAM<sp/>Register<sp/>1<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="86" refid="structDDRCTL__Type_1a2a6db18271efd74aa58263cb5b81c07b" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>__R<sp/><sp/>uint8_t<sp/><sp/>RESERVED19[4];<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>0x268<sp/>-<sp/>0x26B:<sp/>Reserved<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="87" refid="structDDRCTL__Type_1ab686f15e4e6f7aaaee24bfe798759a99" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>__RW<sp/>uint32_t<sp/><ref refid="structDDRCTL__Type_1ab686f15e4e6f7aaaee24bfe798759a99" kindref="member">PERFWR1</ref>;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>0x26C:<sp/>Description:<sp/>Write<sp/>CAM<sp/>Register<sp/>1<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="88" refid="structDDRCTL__Type_1a94ccef7867318ef84440f99cd3b2241c" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>__R<sp/><sp/>uint8_t<sp/><sp/>RESERVED20[4];<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>0x270<sp/>-<sp/>0x273:<sp/>Reserved<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="89" refid="structDDRCTL__Type_1a79ce20358c297277d3e7d9814dd94434" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>__RW<sp/>uint32_t<sp/><ref refid="structDDRCTL__Type_1a79ce20358c297277d3e7d9814dd94434" kindref="member">PERFVPR1</ref>;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>0x274:<sp/>Description:<sp/>Variable<sp/>Priority<sp/>Read<sp/>CAM<sp/>Register<sp/>1<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="90" refid="structDDRCTL__Type_1a2c8a6bce93463273eff37d6c83f9dbc5" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>__RW<sp/>uint32_t<sp/><ref refid="structDDRCTL__Type_1a2c8a6bce93463273eff37d6c83f9dbc5" kindref="member">PERFVPW1</ref>;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>0x278:<sp/>Description:<sp/>Variable<sp/>Priority<sp/>Write<sp/>CAM<sp/>Register<sp/>1<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="91" refid="structDDRCTL__Type_1a90d5cff7bab399d424cd33abdce8c6c6" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>__R<sp/><sp/>uint8_t<sp/><sp/>RESERVED21[132];<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>0x27C<sp/>-<sp/>0x2FF:<sp/>Reserved<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="92" refid="structDDRCTL__Type_1a540af21f89f9e19867deae23c9677f0b" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>__RW<sp/>uint32_t<sp/><ref refid="structDDRCTL__Type_1a540af21f89f9e19867deae23c9677f0b" kindref="member">DBG0</ref>;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>0x300:<sp/>Description:<sp/>Debug<sp/>Register<sp/>0<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="93" refid="structDDRCTL__Type_1a35455116a59e2b00321ade96b1f21f3e" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>__RW<sp/>uint32_t<sp/><ref refid="structDDRCTL__Type_1a35455116a59e2b00321ade96b1f21f3e" kindref="member">DBG1</ref>;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>0x304:<sp/>Description:<sp/>Debug<sp/>Register<sp/>1<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="94" refid="structDDRCTL__Type_1a874b8bd1e5a0b1d7b0e43e0e167924e3" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>__R<sp/><sp/>uint32_t<sp/><ref refid="structDDRCTL__Type_1a874b8bd1e5a0b1d7b0e43e0e167924e3" kindref="member">DBGCAM</ref>;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>0x308:<sp/>Description:<sp/>CAM<sp/>Debug<sp/>Register<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="95" refid="structDDRCTL__Type_1aa398218c2431d7245c19fec412deab93" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>__RW<sp/>uint32_t<sp/><ref refid="structDDRCTL__Type_1aa398218c2431d7245c19fec412deab93" kindref="member">DBGCMD</ref>;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>0x30C:<sp/>Description:<sp/>Command<sp/>Debug<sp/>Register<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="96" refid="structDDRCTL__Type_1a4570eed75b4eb7f3eac31fa835560450" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>__R<sp/><sp/>uint32_t<sp/><ref refid="structDDRCTL__Type_1a4570eed75b4eb7f3eac31fa835560450" kindref="member">DBGSTAT</ref>;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>0x310:<sp/>Description:<sp/>Status<sp/>Debug<sp/>Register<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="97" refid="structDDRCTL__Type_1aa08c4040789d809ef4eece762de1e769" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>__R<sp/><sp/>uint8_t<sp/><sp/>RESERVED22[232];<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>0x314<sp/>-<sp/>0x3FB:<sp/>Reserved<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="98" refid="structDDRCTL__Type_1a034a54b45afc4b21fcfd0c536f77b5d9" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>__R<sp/><sp/>uint32_t<sp/><ref refid="structDDRCTL__Type_1a034a54b45afc4b21fcfd0c536f77b5d9" kindref="member">PSTAT</ref>;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>0x3FC:<sp/>Description:<sp/>Port<sp/>Status<sp/>Register<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="99" refid="structDDRCTL__Type_1a0eefed2b91f5337353f6bfdca88b4574" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>__RW<sp/>uint32_t<sp/><ref refid="structDDRCTL__Type_1a0eefed2b91f5337353f6bfdca88b4574" kindref="member">PCCFG</ref>;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>0x400:<sp/>Description:<sp/>Port<sp/>Common<sp/>Configuration<sp/>Register<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="100"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keyword">struct<sp/></highlight><highlight class="normal">{</highlight></codeline>
<codeline lineno="101" refid="structDDRCTL__Type_1aa619c8b928798b3e3ed495c6a131dfb4" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>__RW<sp/>uint32_t<sp/><ref refid="structDDRCTL__Type_1aa619c8b928798b3e3ed495c6a131dfb4" kindref="member">R</ref>;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>0x404:<sp/>Description:<sp/>Port<sp/>n<sp/>Configuration<sp/>Read<sp/>Register<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="102" refid="structDDRCTL__Type_1af722ecc548cc313e8279fec6ca9e269c" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>__RW<sp/>uint32_t<sp/><ref refid="structDDRCTL__Type_1af722ecc548cc313e8279fec6ca9e269c" kindref="member">W</ref>;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>0x408:<sp/>Description:<sp/>Port<sp/>n<sp/>Configuration<sp/>Write<sp/>Register<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="103" refid="structDDRCTL__Type_1a3876bc4e8693f010e63338532b6522b9" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>__RW<sp/>uint32_t<sp/><ref refid="structDDRCTL__Type_1a3876bc4e8693f010e63338532b6522b9" kindref="member">C</ref>;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>0x40C:<sp/>Description:<sp/>Port<sp/>n<sp/>Common<sp/>Configuration<sp/>Register<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="104"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keyword">struct<sp/></highlight><highlight class="normal">{</highlight></codeline>
<codeline lineno="105" refid="structDDRCTL__Type_1a4d32e70c480b898abcfddde54f54b8c4" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>__RW<sp/>uint32_t<sp/><ref refid="structDDRCTL__Type_1a4d32e70c480b898abcfddde54f54b8c4" kindref="member">MASKCH</ref>;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>0x410:<sp/>Description:<sp/>Port<sp/>n<sp/>Channel<sp/>m<sp/>Configuration<sp/>ID<sp/>Mask<sp/>Register<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="106" refid="structDDRCTL__Type_1a7afdb05d34992fb67b27bd257e878d8c" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>__RW<sp/>uint32_t<sp/><ref refid="structDDRCTL__Type_1a7afdb05d34992fb67b27bd257e878d8c" kindref="member">VALUECH</ref>;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>0x414:<sp/>Description:<sp/>Port<sp/>n<sp/>Channel<sp/>m<sp/>Configuration<sp/>ID<sp/>Value<sp/>Register<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="107" refid="structDDRCTL__Type_1a29aa9f419976c4e06d2da021278c72c0" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>}<sp/>ID[16];</highlight></codeline>
<codeline lineno="108" refid="structDDRCTL__Type_1a479083fbb3d0d465101532cf68612758" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>__RW<sp/>uint32_t<sp/><ref refid="structDDRCTL__Type_1a479083fbb3d0d465101532cf68612758" kindref="member">CTRL</ref>;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>0x490:<sp/>Description:<sp/>Port<sp/>n<sp/>Control<sp/>Register<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="109" refid="structDDRCTL__Type_1acaaf6fb9c1845b9c214d8de2478592ae" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>__RW<sp/>uint32_t<sp/><ref refid="structDDRCTL__Type_1acaaf6fb9c1845b9c214d8de2478592ae" kindref="member">QOS0</ref>;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>0x494:<sp/>Description:<sp/>Port<sp/>n<sp/>Read<sp/>QoS<sp/>Configuration<sp/>Register<sp/>0<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="110" refid="structDDRCTL__Type_1abc35f757bd6d77544645cbd70061b48d" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>__RW<sp/>uint32_t<sp/><ref refid="structDDRCTL__Type_1abc35f757bd6d77544645cbd70061b48d" kindref="member">QOS1</ref>;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>0x498:<sp/>Description:<sp/>Port<sp/>n<sp/>Read<sp/>QoS<sp/>Configuration<sp/>Register<sp/>1<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="111" refid="structDDRCTL__Type_1a1caab3e76c9dfe63cf8655a660059d8c" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>__RW<sp/>uint32_t<sp/><ref refid="structDDRCTL__Type_1a1caab3e76c9dfe63cf8655a660059d8c" kindref="member">WQOS0</ref>;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>0x49C:<sp/>Description:<sp/>Port<sp/>n<sp/>Write<sp/>QoS<sp/>Configuration<sp/>Register<sp/>0<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="112" refid="structDDRCTL__Type_1a75430a402e34e86be6a0cdf3a0326378" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>__RW<sp/>uint32_t<sp/><ref refid="structDDRCTL__Type_1a75430a402e34e86be6a0cdf3a0326378" kindref="member">WQOS1</ref>;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>0x4A0:<sp/>Description:<sp/>Port<sp/>n<sp/>Write<sp/>QoS<sp/>Configuration<sp/>Register<sp/>1<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="113"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>__R<sp/><sp/>uint8_t<sp/><sp/>RESERVED0[16];<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>0x4A4<sp/>-<sp/>0x4B3:<sp/>Reserved<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="114" refid="structDDRCTL__Type_1a1efad2f17bdfb97052a3ed7e99a3e6e1" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>}<sp/>PCFG[16];</highlight></codeline>
<codeline lineno="115"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keyword">struct<sp/></highlight><highlight class="normal">{</highlight></codeline>
<codeline lineno="116" refid="structDDRCTL__Type_1adfff677928c12036c9b73bcc902e58f4" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>__RW<sp/>uint32_t<sp/><ref refid="structDDRCTL__Type_1adfff677928c12036c9b73bcc902e58f4" kindref="member">BASE</ref>;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>0xF04:<sp/>Description:<sp/>SAR<sp/>Base<sp/>Address<sp/>Register<sp/>n<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="117" refid="structDDRCTL__Type_1a86ed5655ecfbde1027f4b2d90abb6d02" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>__RW<sp/>uint32_t<sp/><ref refid="structDDRCTL__Type_1a86ed5655ecfbde1027f4b2d90abb6d02" kindref="member">SIZE</ref>;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>0xF08:<sp/>Description:<sp/>SAR<sp/>Size<sp/>Register<sp/>n<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="118" refid="structDDRCTL__Type_1a24f1905ae5421d4ef3de343f0a12fbf3" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>}<sp/>SAR[4];</highlight></codeline>
<codeline lineno="119" refid="structDDRCTL__Type_1a7b3152e7b4bda382ca5c27f55806e47f" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>__RW<sp/>uint32_t<sp/><ref refid="structDDRCTL__Type_1a7b3152e7b4bda382ca5c27f55806e47f" kindref="member">SBRCTL</ref>;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>0xF24:<sp/>Description:<sp/>Scrubber<sp/>Control<sp/>Register<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="120" refid="structDDRCTL__Type_1ac6c6c9a50d9d970c9b933f22d0712419" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>__R<sp/><sp/>uint32_t<sp/><ref refid="structDDRCTL__Type_1ac6c6c9a50d9d970c9b933f22d0712419" kindref="member">SBRSTAT</ref>;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>0xF28:<sp/>Description:<sp/>Scrubber<sp/>Status<sp/>Register<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="121" refid="structDDRCTL__Type_1a373dd5368f5563d1a08917663b650d94" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>__RW<sp/>uint32_t<sp/><ref refid="structDDRCTL__Type_1a373dd5368f5563d1a08917663b650d94" kindref="member">SBRWDATA0</ref>;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>0xF2C:<sp/>Description:<sp/>Scrubber<sp/>Write<sp/>Data<sp/>Pattern0<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="122" refid="structDDRCTL__Type_1a0b9905516d2d883b62fe41538bfd5050" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>__R<sp/><sp/>uint8_t<sp/><sp/>RESERVED23[4];<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>0xF30<sp/>-<sp/>0xF33:<sp/>Reserved<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="123"><highlight class="normal">}<sp/><ref refid="structDDRCTL__Type" kindref="compound">DDRCTL_Type</ref>;</highlight></codeline>
<codeline lineno="124"><highlight class="normal"></highlight></codeline>
<codeline lineno="125"><highlight class="normal"></highlight></codeline>
<codeline lineno="126"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Bitfield<sp/>definition<sp/>for<sp/>register:<sp/>MSTR<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="127"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="128"><highlight class="comment"><sp/>*<sp/>ACTIVE_RANKS<sp/>(R/W)</highlight></codeline>
<codeline lineno="129"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="130"><highlight class="comment"><sp/>*<sp/>Description:<sp/>Only<sp/>present<sp/>for<sp/>multi-rank<sp/>configurations.<sp/>Each<sp/>bit<sp/>represents<sp/>one<sp/>rank.<sp/>For<sp/>two-rank<sp/>configurations,<sp/>only<sp/>bits[25:24]<sp/>are<sp/>present.</highlight></codeline>
<codeline lineno="131"><highlight class="comment"><sp/>*<sp/>1<sp/>-<sp/>populated</highlight></codeline>
<codeline lineno="132"><highlight class="comment"><sp/>*<sp/>0<sp/>-<sp/>unpopulated</highlight></codeline>
<codeline lineno="133"><highlight class="comment"><sp/>*<sp/>LSB<sp/>is<sp/>the<sp/>lowest<sp/>rank<sp/>number.</highlight></codeline>
<codeline lineno="134"><highlight class="comment"><sp/>*<sp/>For<sp/>2<sp/>ranks<sp/>following<sp/>combinations<sp/>are<sp/>legal:</highlight></codeline>
<codeline lineno="135"><highlight class="comment"><sp/>*<sp/>01<sp/>-<sp/>One<sp/>rank</highlight></codeline>
<codeline lineno="136"><highlight class="comment"><sp/>*<sp/>11<sp/>-<sp/>Two<sp/>ranks</highlight></codeline>
<codeline lineno="137"><highlight class="comment"><sp/>*<sp/>Others<sp/>-<sp/>Reserved.</highlight></codeline>
<codeline lineno="138"><highlight class="comment"><sp/>*<sp/>For<sp/>4<sp/>ranks<sp/>following<sp/>combinations<sp/>are<sp/>legal:</highlight></codeline>
<codeline lineno="139"><highlight class="comment"><sp/>*<sp/>0001<sp/>-<sp/>One<sp/>rank</highlight></codeline>
<codeline lineno="140"><highlight class="comment"><sp/>*<sp/>0011<sp/>-<sp/>Two<sp/>ranks</highlight></codeline>
<codeline lineno="141"><highlight class="comment"><sp/>*<sp/>1111<sp/>-<sp/>Four<sp/>ranks</highlight></codeline>
<codeline lineno="142"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>&quot;(MEMC_NUM_RANKS==4)<sp/>?<sp/>0xF</highlight></codeline>
<codeline lineno="143"><highlight class="comment"><sp/>*<sp/>:((MEMC_NUM_RANKS==2)<sp/>?<sp/>0x3<sp/>:<sp/>0x1)&quot;</highlight></codeline>
<codeline lineno="144"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>MEMC_NUM_RANKS&gt;1</highlight></codeline>
<codeline lineno="145"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="146" refid="hpm__ddrctl__regs_8h_1a7d5f9a163852cbacba62df19f05e6ec6" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_MSTR_ACTIVE_RANKS_MASK<sp/>(0xF000000UL)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="147" refid="hpm__ddrctl__regs_8h_1aff87e5e359824be9b01a276384b351b9" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_MSTR_ACTIVE_RANKS_SHIFT<sp/>(24U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="148" refid="hpm__ddrctl__regs_8h_1a4242644557d81ebc2e6a279d70887743" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_MSTR_ACTIVE_RANKS_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>DDRCTL_MSTR_ACTIVE_RANKS_SHIFT)<sp/>&amp;<sp/>DDRCTL_MSTR_ACTIVE_RANKS_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="149" refid="hpm__ddrctl__regs_8h_1afd5dcb94e2722663939d15f7733b1bcf" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_MSTR_ACTIVE_RANKS_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_MSTR_ACTIVE_RANKS_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_MSTR_ACTIVE_RANKS_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="150"><highlight class="normal"></highlight></codeline>
<codeline lineno="151"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="152"><highlight class="comment"><sp/>*<sp/>BURST_RDWR<sp/>(R/W)</highlight></codeline>
<codeline lineno="153"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="154"><highlight class="comment"><sp/>*<sp/>Description:<sp/>SDRAM<sp/>burst<sp/>length<sp/>used:</highlight></codeline>
<codeline lineno="155"><highlight class="comment"><sp/>*<sp/>0001<sp/>-<sp/>Burst<sp/>length<sp/>of<sp/>2<sp/>(only<sp/>supported<sp/>for<sp/>mDDR)</highlight></codeline>
<codeline lineno="156"><highlight class="comment"><sp/>*<sp/>0010<sp/>-<sp/>Burst<sp/>length<sp/>of<sp/>4</highlight></codeline>
<codeline lineno="157"><highlight class="comment"><sp/>*<sp/>0100<sp/>-<sp/>Burst<sp/>length<sp/>of<sp/>8</highlight></codeline>
<codeline lineno="158"><highlight class="comment"><sp/>*<sp/>1000<sp/>-<sp/>Burst<sp/>length<sp/>of<sp/>16<sp/>(only<sp/>supported<sp/>for<sp/>mDDR<sp/>and<sp/>LPDDR2)</highlight></codeline>
<codeline lineno="159"><highlight class="comment"><sp/>*<sp/>All<sp/>other<sp/>values<sp/>are<sp/>reserved.</highlight></codeline>
<codeline lineno="160"><highlight class="comment"><sp/>*<sp/>This<sp/>controls<sp/>the<sp/>burst<sp/>size<sp/>used<sp/>to<sp/>access<sp/>the<sp/>SDRAM.<sp/>This<sp/>must<sp/>match<sp/>the<sp/>burst<sp/>length<sp/>mode<sp/>register<sp/>setting<sp/>in<sp/>the<sp/>SDRAM.<sp/>Burst<sp/>length<sp/>of<sp/>2<sp/>is<sp/>not<sp/>supported<sp/>with<sp/>AXI<sp/>ports<sp/>when<sp/>MEMC_BURST_LENGTH<sp/>is<sp/>8.</highlight></codeline>
<codeline lineno="161"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0x4</highlight></codeline>
<codeline lineno="162"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>Always</highlight></codeline>
<codeline lineno="163"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="164" refid="hpm__ddrctl__regs_8h_1ab84eadb42385a87b7f7372cbcce5ce46" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_MSTR_BURST_RDWR_MASK<sp/>(0xF0000UL)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="165" refid="hpm__ddrctl__regs_8h_1af074fc137cd4b32e8bc7ee7b96b7b6ac" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_MSTR_BURST_RDWR_SHIFT<sp/>(16U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="166" refid="hpm__ddrctl__regs_8h_1ae2720769d7e778fd4fd39d472daaebac" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_MSTR_BURST_RDWR_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>DDRCTL_MSTR_BURST_RDWR_SHIFT)<sp/>&amp;<sp/>DDRCTL_MSTR_BURST_RDWR_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="167" refid="hpm__ddrctl__regs_8h_1ad65fbadd5dc41ad287dc581b61b19fbb" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_MSTR_BURST_RDWR_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_MSTR_BURST_RDWR_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_MSTR_BURST_RDWR_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="168"><highlight class="normal"></highlight></codeline>
<codeline lineno="169"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="170"><highlight class="comment"><sp/>*<sp/>DLL_OFF_MODE<sp/>(R/W)</highlight></codeline>
<codeline lineno="171"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="172"><highlight class="comment"><sp/>*<sp/>Description:<sp/>Set<sp/>to<sp/>1<sp/>when<sp/>uMCTL2<sp/>and<sp/>DRAM<sp/>has<sp/>to<sp/>be<sp/>put<sp/>in<sp/>DLL-off<sp/>mode<sp/>for<sp/>low<sp/>frequency<sp/>operation.</highlight></codeline>
<codeline lineno="173"><highlight class="comment"><sp/>*<sp/>Set<sp/>to<sp/>0<sp/>to<sp/>put<sp/>uMCTL2<sp/>and<sp/>DRAM<sp/>in<sp/>DLL-on<sp/>mode<sp/>for<sp/>normal<sp/>frequency<sp/>operation.</highlight></codeline>
<codeline lineno="174"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0x0</highlight></codeline>
<codeline lineno="175"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>MEMC_DDR3_OR_4==1</highlight></codeline>
<codeline lineno="176"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="177" refid="hpm__ddrctl__regs_8h_1a8d5141572d15db2ca9eb6cd678f593ab" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_MSTR_DLL_OFF_MODE_MASK<sp/>(0x8000U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="178" refid="hpm__ddrctl__regs_8h_1af6c0ef36aa41ae25b7f7737cf875c831" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_MSTR_DLL_OFF_MODE_SHIFT<sp/>(15U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="179" refid="hpm__ddrctl__regs_8h_1a0d4170e0d161b46d1b1d502728ddff05" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_MSTR_DLL_OFF_MODE_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>DDRCTL_MSTR_DLL_OFF_MODE_SHIFT)<sp/>&amp;<sp/>DDRCTL_MSTR_DLL_OFF_MODE_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="180" refid="hpm__ddrctl__regs_8h_1a4b37de929ce9d8cdc3c67df8692cd18c" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_MSTR_DLL_OFF_MODE_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_MSTR_DLL_OFF_MODE_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_MSTR_DLL_OFF_MODE_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="181"><highlight class="normal"></highlight></codeline>
<codeline lineno="182"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="183"><highlight class="comment"><sp/>*<sp/>DATA_BUS_WIDTH<sp/>(R/W)</highlight></codeline>
<codeline lineno="184"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="185"><highlight class="comment"><sp/>*<sp/>Description:<sp/>Selects<sp/>proportion<sp/>of<sp/>DQ<sp/>bus<sp/>width<sp/>that<sp/>is<sp/>used<sp/>by<sp/>the<sp/>SDRAM</highlight></codeline>
<codeline lineno="186"><highlight class="comment"><sp/>*<sp/>00<sp/>-<sp/>Full<sp/>DQ<sp/>bus<sp/>width<sp/>to<sp/>SDRAM</highlight></codeline>
<codeline lineno="187"><highlight class="comment"><sp/>*<sp/>01<sp/>-<sp/>Half<sp/>DQ<sp/>bus<sp/>width<sp/>to<sp/>SDRAM</highlight></codeline>
<codeline lineno="188"><highlight class="comment"><sp/>*<sp/>10<sp/>-<sp/>Quarter<sp/>DQ<sp/>bus<sp/>width<sp/>to<sp/>SDRAM</highlight></codeline>
<codeline lineno="189"><highlight class="comment"><sp/>*<sp/>11<sp/>-<sp/>Reserved.</highlight></codeline>
<codeline lineno="190"><highlight class="comment"><sp/>*<sp/>Note<sp/>that<sp/>half<sp/>bus<sp/>width<sp/>mode<sp/>is<sp/>only<sp/>supported<sp/>when<sp/>the<sp/>SDRAM<sp/>bus<sp/>width<sp/>is<sp/>a<sp/>multiple<sp/>of<sp/>16,<sp/>and<sp/>quarter<sp/>bus<sp/>width<sp/>mode<sp/>is<sp/>only<sp/>supported<sp/>when<sp/>the<sp/>SDRAM<sp/>bus<sp/>width<sp/>is<sp/>a<sp/>multiple<sp/>of<sp/>32<sp/>and<sp/>the<sp/>configuration<sp/>parameter<sp/>MEMC_QBUS_SUPPORT<sp/>is<sp/>set.<sp/>Bus<sp/>width<sp/>refers<sp/>to<sp/>DQ<sp/>bus<sp/>width<sp/>(excluding<sp/>any<sp/>ECC<sp/>width).</highlight></codeline>
<codeline lineno="191"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0x0</highlight></codeline>
<codeline lineno="192"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>Always</highlight></codeline>
<codeline lineno="193"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="194" refid="hpm__ddrctl__regs_8h_1a44059f640049df6fc7d068ccadd988e4" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_MSTR_DATA_BUS_WIDTH_MASK<sp/>(0x3000U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="195" refid="hpm__ddrctl__regs_8h_1a43195f4efab308c30659367ec70e56fc" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_MSTR_DATA_BUS_WIDTH_SHIFT<sp/>(12U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="196" refid="hpm__ddrctl__regs_8h_1a7995104a32cef7b3eba32eb2af8382b1" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_MSTR_DATA_BUS_WIDTH_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>DDRCTL_MSTR_DATA_BUS_WIDTH_SHIFT)<sp/>&amp;<sp/>DDRCTL_MSTR_DATA_BUS_WIDTH_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="197" refid="hpm__ddrctl__regs_8h_1aa7b76291dde72c8e5886ed328627cfb5" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_MSTR_DATA_BUS_WIDTH_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_MSTR_DATA_BUS_WIDTH_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_MSTR_DATA_BUS_WIDTH_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="198"><highlight class="normal"></highlight></codeline>
<codeline lineno="199"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="200"><highlight class="comment"><sp/>*<sp/>EN_2T_TIMING_MODE<sp/>(R/W)</highlight></codeline>
<codeline lineno="201"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="202"><highlight class="comment"><sp/>*<sp/>Description:<sp/>If<sp/>1,<sp/>then<sp/>uMCTL2<sp/>uses<sp/>2T<sp/>timing.<sp/>Otherwise,<sp/>uses<sp/>1T<sp/>timing.<sp/>In<sp/>2T<sp/>timing,<sp/>all<sp/>command<sp/>signals<sp/>(except<sp/>chip<sp/>select)<sp/>are<sp/>held<sp/>for<sp/>2<sp/>clocks<sp/>on<sp/>the<sp/>SDRAM<sp/>bus.<sp/>Chip<sp/>select<sp/>is<sp/>asserted<sp/>on<sp/>the<sp/>second<sp/>cycle<sp/>of<sp/>the<sp/>command</highlight></codeline>
<codeline lineno="203"><highlight class="comment"><sp/>*<sp/>Note:<sp/>2T<sp/>timing<sp/>is<sp/>not<sp/>supported<sp/>in<sp/>LPDDR2/LPDDR3<sp/>mode<sp/>Note:<sp/>2T<sp/>timing<sp/>is<sp/>not<sp/>supported<sp/>if<sp/>the<sp/>configuration<sp/>parameter<sp/>MEMC_CMD_RTN2IDLE<sp/>is<sp/>set</highlight></codeline>
<codeline lineno="204"><highlight class="comment"><sp/>*<sp/>Note:<sp/>2T<sp/>timing<sp/>is<sp/>not<sp/>supported<sp/>in<sp/>DDR4<sp/>geardown<sp/>mode.</highlight></codeline>
<codeline lineno="205"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0x0</highlight></codeline>
<codeline lineno="206"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>MEMC_CMD_RTN2IDLE==0</highlight></codeline>
<codeline lineno="207"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="208" refid="hpm__ddrctl__regs_8h_1a88a1026c4a846dffa5f1349e27994d43" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_MSTR_EN_2T_TIMING_MODE_MASK<sp/>(0x400U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="209" refid="hpm__ddrctl__regs_8h_1ad37c154b4425df3c2832ea0b7d8154c0" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_MSTR_EN_2T_TIMING_MODE_SHIFT<sp/>(10U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="210" refid="hpm__ddrctl__regs_8h_1aafdf2cfcf137b3e043c5d3abb2d7d507" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_MSTR_EN_2T_TIMING_MODE_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>DDRCTL_MSTR_EN_2T_TIMING_MODE_SHIFT)<sp/>&amp;<sp/>DDRCTL_MSTR_EN_2T_TIMING_MODE_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="211" refid="hpm__ddrctl__regs_8h_1a2eaf310104b19318005c9a35794a8f68" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_MSTR_EN_2T_TIMING_MODE_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_MSTR_EN_2T_TIMING_MODE_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_MSTR_EN_2T_TIMING_MODE_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="212"><highlight class="normal"></highlight></codeline>
<codeline lineno="213"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="214"><highlight class="comment"><sp/>*<sp/>BURSTCHOP<sp/>(R/W)</highlight></codeline>
<codeline lineno="215"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="216"><highlight class="comment"><sp/>*<sp/>Description:<sp/>When<sp/>set,<sp/>enable<sp/>burst-chop<sp/>in<sp/>DDR3/DDR4.<sp/>This<sp/>is<sp/>only<sp/>supported<sp/>in<sp/>full<sp/>bus<sp/>width<sp/>mode<sp/>(MSTR.data_bus_width<sp/>=<sp/>00).<sp/>If<sp/>DDR4<sp/>CRC/parity<sp/>retry<sp/>is<sp/>enabled<sp/>(CRCPARCTL1.crc_parity_retry_enable<sp/>=<sp/>1),<sp/>burst<sp/>chop<sp/>is<sp/>not<sp/>supported,<sp/>and<sp/>this<sp/>bit<sp/>must<sp/>be<sp/>set<sp/>to<sp/>&apos;0&apos;</highlight></codeline>
<codeline lineno="217"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0x0</highlight></codeline>
<codeline lineno="218"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>MEMC_DDR3==1<sp/>||<sp/>MEMC_DDR4==1</highlight></codeline>
<codeline lineno="219"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="220" refid="hpm__ddrctl__regs_8h_1a3bff1f618ff13787308415adc2481d42" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_MSTR_BURSTCHOP_MASK<sp/>(0x200U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="221" refid="hpm__ddrctl__regs_8h_1a89ce9a58081173029eb003c3f82fdd3b" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_MSTR_BURSTCHOP_SHIFT<sp/>(9U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="222" refid="hpm__ddrctl__regs_8h_1a9ece38df0b1eee878335951f6a65a620" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_MSTR_BURSTCHOP_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>DDRCTL_MSTR_BURSTCHOP_SHIFT)<sp/>&amp;<sp/>DDRCTL_MSTR_BURSTCHOP_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="223" refid="hpm__ddrctl__regs_8h_1a2f127124c5bf2d09db15e5b22e95219c" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_MSTR_BURSTCHOP_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_MSTR_BURSTCHOP_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_MSTR_BURSTCHOP_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="224"><highlight class="normal"></highlight></codeline>
<codeline lineno="225"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="226"><highlight class="comment"><sp/>*<sp/>DDR3<sp/>(R/W)</highlight></codeline>
<codeline lineno="227"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="228"><highlight class="comment"><sp/>*<sp/>Description:<sp/>Select<sp/>DDR3<sp/>SDRAM</highlight></codeline>
<codeline lineno="229"><highlight class="comment"><sp/>*<sp/>1<sp/>-<sp/>DDR3<sp/>SDRAM<sp/>device<sp/>in<sp/>use</highlight></codeline>
<codeline lineno="230"><highlight class="comment"><sp/>*<sp/>0<sp/>-<sp/>non-DDR3<sp/>SDRAM<sp/>device<sp/>in<sp/>use<sp/>Only<sp/>present<sp/>in<sp/>designs<sp/>that<sp/>support<sp/>DDR3.</highlight></codeline>
<codeline lineno="231"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>&quot;(MEMC_DDR3_EN==1)<sp/>?<sp/>0x1<sp/>:<sp/>0x0&quot;</highlight></codeline>
<codeline lineno="232"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>MEMC_DDR3==1</highlight></codeline>
<codeline lineno="233"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="234" refid="hpm__ddrctl__regs_8h_1ac69c19db313e725bc92eb929eae586aa" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_MSTR_DDR3_MASK<sp/>(0x1U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="235" refid="hpm__ddrctl__regs_8h_1a6067f5ee47414ae9eac0b3fe0de0a38d" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_MSTR_DDR3_SHIFT<sp/>(0U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="236" refid="hpm__ddrctl__regs_8h_1a048bb9af8b52446b67cf363cc0b0803f" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_MSTR_DDR3_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>DDRCTL_MSTR_DDR3_SHIFT)<sp/>&amp;<sp/>DDRCTL_MSTR_DDR3_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="237" refid="hpm__ddrctl__regs_8h_1a58feea10af11dee754c061ddceaad833" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_MSTR_DDR3_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_MSTR_DDR3_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_MSTR_DDR3_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="238"><highlight class="normal"></highlight></codeline>
<codeline lineno="239"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Bitfield<sp/>definition<sp/>for<sp/>register:<sp/>STAT<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="240"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="241"><highlight class="comment"><sp/>*<sp/>SELFREF_TYPE<sp/>(R)</highlight></codeline>
<codeline lineno="242"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="243"><highlight class="comment"><sp/>*<sp/>Description:<sp/>Flags<sp/>if<sp/>Self<sp/>Refresh<sp/>is<sp/>entered<sp/>and<sp/>if<sp/>it<sp/>was<sp/>under<sp/>Automatic<sp/>Self<sp/>Refresh<sp/>control<sp/>only<sp/>or<sp/>not.</highlight></codeline>
<codeline lineno="244"><highlight class="comment"><sp/>*<sp/>00<sp/>-<sp/>SDRAM<sp/>is<sp/>not<sp/>in<sp/>Self<sp/>Refresh</highlight></codeline>
<codeline lineno="245"><highlight class="comment"><sp/>*<sp/>11<sp/>-<sp/>SDRAM<sp/>is<sp/>in<sp/>Self<sp/>Refresh<sp/>and<sp/>Self<sp/>Refresh<sp/>was<sp/>caused<sp/>by<sp/>Automatic<sp/>Self<sp/>Refresh<sp/>only</highlight></codeline>
<codeline lineno="246"><highlight class="comment"><sp/>*<sp/>10<sp/>-<sp/>SDRAM<sp/>is<sp/>in<sp/>Self<sp/>Refresh<sp/>and<sp/>Self<sp/>Refresh<sp/>was<sp/>not<sp/>caused<sp/>solely<sp/>under<sp/>Automatic<sp/>Self<sp/>Refresh<sp/>control.<sp/>It<sp/>could<sp/>have<sp/>been<sp/>caused<sp/>by<sp/>Hardware<sp/>Low<sp/>Power<sp/>Interface<sp/>and/or<sp/>Software<sp/>(reg_ddrc_selfref_sw).</highlight></codeline>
<codeline lineno="247"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0x0</highlight></codeline>
<codeline lineno="248"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>Always</highlight></codeline>
<codeline lineno="249"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="250" refid="hpm__ddrctl__regs_8h_1a064b606d9556f995a96f5e5eeb76d820" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_STAT_SELFREF_TYPE_MASK<sp/>(0x30U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="251" refid="hpm__ddrctl__regs_8h_1a64d9d6bf964d17809b01260a6c6e1ca0" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_STAT_SELFREF_TYPE_SHIFT<sp/>(4U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="252" refid="hpm__ddrctl__regs_8h_1a957d3dc23d958708dc56cca8e428a725" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_STAT_SELFREF_TYPE_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_STAT_SELFREF_TYPE_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_STAT_SELFREF_TYPE_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="253"><highlight class="normal"></highlight></codeline>
<codeline lineno="254"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="255"><highlight class="comment"><sp/>*<sp/>OPERATING_MODE<sp/>(R)</highlight></codeline>
<codeline lineno="256"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="257"><highlight class="comment"><sp/>*<sp/>Description:<sp/>Operating<sp/>mode.<sp/>This<sp/>is<sp/>3-bits<sp/>wide<sp/>in<sp/>configurations<sp/>with<sp/>mDDR/LPDDR2/LPDDR3/DDR4<sp/>support<sp/>and<sp/>2-bits<sp/>in<sp/>all<sp/>other<sp/>configurations.</highlight></codeline>
<codeline lineno="258"><highlight class="comment"><sp/>*<sp/>non-mDDR/LPDDR2/LPDDR3<sp/>and<sp/>non-DDR4<sp/>designs:</highlight></codeline>
<codeline lineno="259"><highlight class="comment"><sp/>*<sp/>00<sp/>-<sp/>Init</highlight></codeline>
<codeline lineno="260"><highlight class="comment"><sp/>*<sp/>01<sp/>-<sp/>Normal</highlight></codeline>
<codeline lineno="261"><highlight class="comment"><sp/>*<sp/>10<sp/>-<sp/>Power-down</highlight></codeline>
<codeline lineno="262"><highlight class="comment"><sp/>*<sp/>11<sp/>-<sp/>Self<sp/>refresh</highlight></codeline>
<codeline lineno="263"><highlight class="comment"><sp/>*<sp/>mDDR/LPDDR2/LPDDR3<sp/>or<sp/>DDR4<sp/>designs:</highlight></codeline>
<codeline lineno="264"><highlight class="comment"><sp/>*<sp/>000<sp/>-<sp/>Init</highlight></codeline>
<codeline lineno="265"><highlight class="comment"><sp/>*<sp/>001<sp/>-<sp/>Normal</highlight></codeline>
<codeline lineno="266"><highlight class="comment"><sp/>*<sp/>010<sp/>-<sp/>Power-down</highlight></codeline>
<codeline lineno="267"><highlight class="comment"><sp/>*<sp/>011<sp/>-<sp/>Self<sp/>refresh</highlight></codeline>
<codeline lineno="268"><highlight class="comment"><sp/>*<sp/>1XX<sp/>-<sp/>Deep<sp/>power-down<sp/>/<sp/>Maximum<sp/>Power<sp/>Saving<sp/>Mode</highlight></codeline>
<codeline lineno="269"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0x0</highlight></codeline>
<codeline lineno="270"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>Always</highlight></codeline>
<codeline lineno="271"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="272" refid="hpm__ddrctl__regs_8h_1a15ab963d10cca01289943d88004361af" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_STAT_OPERATING_MODE_MASK<sp/>(0x7U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="273" refid="hpm__ddrctl__regs_8h_1a4d4fb14549fd88a93f8c3f78f1a8a179" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_STAT_OPERATING_MODE_SHIFT<sp/>(0U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="274" refid="hpm__ddrctl__regs_8h_1adc61bd9b19b32cef45ae088ee48d4f56" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_STAT_OPERATING_MODE_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_STAT_OPERATING_MODE_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_STAT_OPERATING_MODE_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="275"><highlight class="normal"></highlight></codeline>
<codeline lineno="276"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Bitfield<sp/>definition<sp/>for<sp/>register:<sp/>MRCTRL0<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="277"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="278"><highlight class="comment"><sp/>*<sp/>MR_WR<sp/>(R/W)</highlight></codeline>
<codeline lineno="279"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="280"><highlight class="comment"><sp/>*<sp/>Description:<sp/>Setting<sp/>this<sp/>register<sp/>bit<sp/>to<sp/>1<sp/>triggers<sp/>a<sp/>mode<sp/>register<sp/>read<sp/>or<sp/>write<sp/>operation.<sp/>When<sp/>the<sp/>MR<sp/>operation<sp/>is<sp/>complete,<sp/>the<sp/>uMCTL2<sp/>automatically<sp/>clears<sp/>this<sp/>bit.<sp/>The<sp/>other<sp/>register<sp/>fields<sp/>of<sp/>this<sp/>register<sp/>must<sp/>be<sp/>written<sp/>in<sp/>a<sp/>separate<sp/>APB<sp/>transaction,<sp/>before<sp/>setting<sp/>this<sp/>mr_wr<sp/>bit.<sp/>It<sp/>is<sp/>recommended<sp/>NOT<sp/>to<sp/>set<sp/>this<sp/>signal<sp/>if<sp/>in<sp/>Init,<sp/>Deep<sp/>power-<sp/>down<sp/>or<sp/>MPSM<sp/>operating<sp/>modes.</highlight></codeline>
<codeline lineno="281"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0x0</highlight></codeline>
<codeline lineno="282"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>Always</highlight></codeline>
<codeline lineno="283"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="284" refid="hpm__ddrctl__regs_8h_1af5049e46a529b3aca946d641b7723928" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_MRCTRL0_MR_WR_MASK<sp/>(0x80000000UL)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="285" refid="hpm__ddrctl__regs_8h_1a894fa7158e8621a820b85ff46ba2db49" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_MRCTRL0_MR_WR_SHIFT<sp/>(31U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="286" refid="hpm__ddrctl__regs_8h_1a54a643292697435e1eebc619795d8061" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_MRCTRL0_MR_WR_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>DDRCTL_MRCTRL0_MR_WR_SHIFT)<sp/>&amp;<sp/>DDRCTL_MRCTRL0_MR_WR_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="287" refid="hpm__ddrctl__regs_8h_1a7619eea3ec2adf84122bca31f71c4ef1" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_MRCTRL0_MR_WR_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_MRCTRL0_MR_WR_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_MRCTRL0_MR_WR_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="288"><highlight class="normal"></highlight></codeline>
<codeline lineno="289"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="290"><highlight class="comment"><sp/>*<sp/>MR_ADDR<sp/>(R/W)</highlight></codeline>
<codeline lineno="291"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="292"><highlight class="comment"><sp/>*<sp/>Description:<sp/>Address<sp/>of<sp/>the<sp/>mode<sp/>register<sp/>that<sp/>is<sp/>to<sp/>be<sp/>written<sp/>to.</highlight></codeline>
<codeline lineno="293"><highlight class="comment"><sp/>*<sp/>0000<sp/>-<sp/>MR0</highlight></codeline>
<codeline lineno="294"><highlight class="comment"><sp/>*<sp/>0001<sp/>-<sp/>MR1</highlight></codeline>
<codeline lineno="295"><highlight class="comment"><sp/>*<sp/>0010<sp/>-<sp/>MR2</highlight></codeline>
<codeline lineno="296"><highlight class="comment"><sp/>*<sp/>0011<sp/>-<sp/>MR3</highlight></codeline>
<codeline lineno="297"><highlight class="comment"><sp/>*<sp/>0100<sp/>-<sp/>MR4</highlight></codeline>
<codeline lineno="298"><highlight class="comment"><sp/>*<sp/>0101<sp/>-<sp/>MR5</highlight></codeline>
<codeline lineno="299"><highlight class="comment"><sp/>*<sp/>0110<sp/>-<sp/>MR6</highlight></codeline>
<codeline lineno="300"><highlight class="comment"><sp/>*<sp/>0111<sp/>-<sp/>MR7</highlight></codeline>
<codeline lineno="301"><highlight class="comment"><sp/>*<sp/>Don&apos;t<sp/>Care<sp/>for<sp/>LPDDR2/LPDDR3<sp/>(see<sp/>MRCTRL1.mr_data<sp/>for<sp/>mode<sp/>register<sp/>addressing<sp/>in<sp/>LPDDR2/LPDDR3)</highlight></codeline>
<codeline lineno="302"><highlight class="comment"><sp/>*<sp/>This<sp/>signal<sp/>is<sp/>also<sp/>used<sp/>for<sp/>writing<sp/>to<sp/>control<sp/>words<sp/>of<sp/>RDIMMs.<sp/>In<sp/>that<sp/>case,<sp/>it<sp/>corresponds<sp/>to<sp/>the<sp/>bank<sp/>address<sp/>bits<sp/>sent<sp/>to<sp/>the<sp/>RDIMM</highlight></codeline>
<codeline lineno="303"><highlight class="comment"><sp/>*<sp/>In<sp/>case<sp/>of<sp/>DDR4,<sp/>the<sp/>bit[3:2]<sp/>corresponds<sp/>to<sp/>the<sp/>bank<sp/>group<sp/>bits.<sp/>Therefore,<sp/>the<sp/>bit[3]<sp/>as<sp/>well<sp/>as<sp/>the<sp/>bit[2:0]<sp/>must<sp/>be<sp/>set<sp/>to<sp/>an<sp/>appropriate<sp/>value<sp/>which<sp/>is<sp/>considered<sp/>both<sp/>the<sp/>Address<sp/>Mirroring<sp/>of<sp/>UDIMMs/RDIMMs<sp/>and<sp/>the<sp/>Output<sp/>Inversion<sp/>of<sp/>RDIMMs.</highlight></codeline>
<codeline lineno="304"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0x0</highlight></codeline>
<codeline lineno="305"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>Always</highlight></codeline>
<codeline lineno="306"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="307" refid="hpm__ddrctl__regs_8h_1a79cec31f7c8bd975cb7fb1342cea346d" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_MRCTRL0_MR_ADDR_MASK<sp/>(0xF000U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="308" refid="hpm__ddrctl__regs_8h_1a6a912dfeebc1ad0ca36acb91bcae6351" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_MRCTRL0_MR_ADDR_SHIFT<sp/>(12U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="309" refid="hpm__ddrctl__regs_8h_1a5bae26a39a9358f69f999470849b3e07" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_MRCTRL0_MR_ADDR_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>DDRCTL_MRCTRL0_MR_ADDR_SHIFT)<sp/>&amp;<sp/>DDRCTL_MRCTRL0_MR_ADDR_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="310" refid="hpm__ddrctl__regs_8h_1a64d561066114a68bc125a4d8d5cf141b" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_MRCTRL0_MR_ADDR_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_MRCTRL0_MR_ADDR_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_MRCTRL0_MR_ADDR_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="311"><highlight class="normal"></highlight></codeline>
<codeline lineno="312"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="313"><highlight class="comment"><sp/>*<sp/>MR_RANK<sp/>(R/W)</highlight></codeline>
<codeline lineno="314"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="315"><highlight class="comment"><sp/>*<sp/>Description:<sp/>Controls<sp/>which<sp/>rank<sp/>is<sp/>accessed<sp/>by<sp/>MRCTRL0.mr_wr.<sp/>Normally,<sp/>it<sp/>is<sp/>desired<sp/>to<sp/>access<sp/>all<sp/>ranks,<sp/>so<sp/>all<sp/>bits<sp/>should<sp/>be<sp/>set<sp/>to<sp/>1.<sp/>However,<sp/>for<sp/>multi-rank<sp/>UDIMMs/RDIMMs<sp/>which<sp/>implement<sp/>address<sp/>mirroring,<sp/>it<sp/>may<sp/>be<sp/>necessary<sp/>to<sp/>access<sp/>ranks<sp/>individually.</highlight></codeline>
<codeline lineno="316"><highlight class="comment"><sp/>*<sp/>Examples<sp/>(assume<sp/>uMCTL2<sp/>is<sp/>configured<sp/>for<sp/>4<sp/>ranks):</highlight></codeline>
<codeline lineno="317"><highlight class="comment"><sp/>*<sp/>0x1<sp/>-<sp/>select<sp/>rank<sp/>0<sp/>only</highlight></codeline>
<codeline lineno="318"><highlight class="comment"><sp/>*<sp/>0x2<sp/>-<sp/>select<sp/>rank<sp/>1<sp/>only</highlight></codeline>
<codeline lineno="319"><highlight class="comment"><sp/>*<sp/>0x5<sp/>-<sp/>select<sp/>ranks<sp/>0<sp/>and<sp/>2</highlight></codeline>
<codeline lineno="320"><highlight class="comment"><sp/>*<sp/>0xA<sp/>-<sp/>select<sp/>ranks<sp/>1<sp/>and<sp/>3</highlight></codeline>
<codeline lineno="321"><highlight class="comment"><sp/>*<sp/>0xF<sp/>-<sp/>select<sp/>ranks<sp/>0,<sp/>1,<sp/>2<sp/>and<sp/>3</highlight></codeline>
<codeline lineno="322"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>&quot;(MEMC_NUM_RANKS==4)<sp/>?<sp/>0xF</highlight></codeline>
<codeline lineno="323"><highlight class="comment"><sp/>*<sp/>:((MEMC_NUM_RANKS==2)<sp/>?<sp/>0x3<sp/>:<sp/>0x1)&quot;</highlight></codeline>
<codeline lineno="324"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>Always</highlight></codeline>
<codeline lineno="325"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="326" refid="hpm__ddrctl__regs_8h_1a28aa3ebbb95d21e198fdc3d9295df4cd" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_MRCTRL0_MR_RANK_MASK<sp/>(0xF0U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="327" refid="hpm__ddrctl__regs_8h_1ac7945dd4c6620bb892e3b7aa5d923c72" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_MRCTRL0_MR_RANK_SHIFT<sp/>(4U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="328" refid="hpm__ddrctl__regs_8h_1a3354cc3792681469e6ae505ad0516ec7" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_MRCTRL0_MR_RANK_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>DDRCTL_MRCTRL0_MR_RANK_SHIFT)<sp/>&amp;<sp/>DDRCTL_MRCTRL0_MR_RANK_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="329" refid="hpm__ddrctl__regs_8h_1a95199e8c2cb72eef2cbf072211066018" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_MRCTRL0_MR_RANK_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_MRCTRL0_MR_RANK_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_MRCTRL0_MR_RANK_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="330"><highlight class="normal"></highlight></codeline>
<codeline lineno="331"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Bitfield<sp/>definition<sp/>for<sp/>register:<sp/>MRCTRL1<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="332"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="333"><highlight class="comment"><sp/>*<sp/>MR_DATA<sp/>(R/W)</highlight></codeline>
<codeline lineno="334"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="335"><highlight class="comment"><sp/>*<sp/>Description:<sp/>Mode<sp/>register<sp/>write<sp/>data<sp/>for<sp/>all<sp/>non-<sp/>LPDDR2/non-LPDDR3<sp/>modes.</highlight></codeline>
<codeline lineno="336"><highlight class="comment"><sp/>*<sp/>For<sp/>LPDDR2/LPDDR3,<sp/>MRCTRL1[15:0]<sp/>are<sp/>interpreted<sp/>as<sp/>[15:8]<sp/>MR<sp/>Address<sp/>and<sp/>[7:0]<sp/>MR<sp/>data<sp/>for<sp/>writes,<sp/>don&apos;t<sp/>care<sp/>for<sp/>reads.<sp/>This<sp/>is<sp/>18-bits<sp/>wide<sp/>in<sp/>configurations<sp/>with<sp/>DDR4<sp/>support<sp/>and<sp/>16-bits<sp/>in<sp/>all<sp/>other<sp/>configurations.</highlight></codeline>
<codeline lineno="337"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0x0</highlight></codeline>
<codeline lineno="338"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>Always</highlight></codeline>
<codeline lineno="339"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="340" refid="hpm__ddrctl__regs_8h_1ae2da66f0aa6548267b967a674e1691ba" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_MRCTRL1_MR_DATA_MASK<sp/>(0x3FFFFUL)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="341" refid="hpm__ddrctl__regs_8h_1ad9c4da2ef2edcf89a71b5e64c96af2a4" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_MRCTRL1_MR_DATA_SHIFT<sp/>(0U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="342" refid="hpm__ddrctl__regs_8h_1a1fa0cc1ba682aa2a4feb4529b5415b44" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_MRCTRL1_MR_DATA_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>DDRCTL_MRCTRL1_MR_DATA_SHIFT)<sp/>&amp;<sp/>DDRCTL_MRCTRL1_MR_DATA_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="343" refid="hpm__ddrctl__regs_8h_1a27acdbf33909d1d5ae9200affef7550e" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_MRCTRL1_MR_DATA_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_MRCTRL1_MR_DATA_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_MRCTRL1_MR_DATA_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="344"><highlight class="normal"></highlight></codeline>
<codeline lineno="345"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Bitfield<sp/>definition<sp/>for<sp/>register:<sp/>MRSTAT<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="346"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="347"><highlight class="comment"><sp/>*<sp/>MR_WR_BUSY<sp/>(R)</highlight></codeline>
<codeline lineno="348"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="349"><highlight class="comment"><sp/>*<sp/>Description:<sp/>The<sp/>SoC<sp/>core<sp/>may<sp/>initiate<sp/>a<sp/>MR<sp/>write<sp/>operation<sp/>only<sp/>if<sp/>this<sp/>signal<sp/>is<sp/>low.<sp/>This<sp/>signal<sp/>goes<sp/>high<sp/>in<sp/>the<sp/>clock<sp/>after<sp/>the<sp/>uMCTL2<sp/>accepts<sp/>the<sp/>MRW/MRR<sp/>request.<sp/>It<sp/>goes<sp/>low<sp/>when<sp/>the<sp/>MRW/MRR<sp/>command<sp/>is<sp/>issued<sp/>to<sp/>the<sp/>SDRAM.<sp/>It<sp/>is<sp/>recommended<sp/>not<sp/>to<sp/>perform<sp/>MRW/MRR<sp/>commands<sp/>when<sp/>&apos;MRSTAT.mr_wr_busy&apos;<sp/>is<sp/>high.</highlight></codeline>
<codeline lineno="350"><highlight class="comment"><sp/>*<sp/>0<sp/>-<sp/>Indicates<sp/>that<sp/>the<sp/>SoC<sp/>core<sp/>can<sp/>initiate<sp/>a<sp/>mode<sp/>register<sp/>write<sp/>operation</highlight></codeline>
<codeline lineno="351"><highlight class="comment"><sp/>*<sp/>1<sp/>-<sp/>Indicates<sp/>that<sp/>mode<sp/>register<sp/>write<sp/>operation<sp/>is<sp/>in<sp/>progress</highlight></codeline>
<codeline lineno="352"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0x0</highlight></codeline>
<codeline lineno="353"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>Always</highlight></codeline>
<codeline lineno="354"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="355" refid="hpm__ddrctl__regs_8h_1a61bfc95ab0d8e1f10a1ae85c42ce5619" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_MRSTAT_MR_WR_BUSY_MASK<sp/>(0x1U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="356" refid="hpm__ddrctl__regs_8h_1a9d76077db020f70f02b91051acdadece" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_MRSTAT_MR_WR_BUSY_SHIFT<sp/>(0U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="357" refid="hpm__ddrctl__regs_8h_1a7aaf1e1208487c37283edb9c10f259cd" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_MRSTAT_MR_WR_BUSY_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_MRSTAT_MR_WR_BUSY_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_MRSTAT_MR_WR_BUSY_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="358"><highlight class="normal"></highlight></codeline>
<codeline lineno="359"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Bitfield<sp/>definition<sp/>for<sp/>register:<sp/>PWRCTL<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="360"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="361"><highlight class="comment"><sp/>*<sp/>SELFREF_SW<sp/>(R/W)</highlight></codeline>
<codeline lineno="362"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="363"><highlight class="comment"><sp/>*<sp/>Description:<sp/>A<sp/>value<sp/>of<sp/>1<sp/>to<sp/>this<sp/>register<sp/>causes<sp/>system<sp/>to<sp/>move<sp/>to<sp/>Self<sp/>Refresh<sp/>state<sp/>immediately,<sp/>as<sp/>long<sp/>as<sp/>it<sp/>is<sp/>not<sp/>in<sp/>INIT<sp/>or<sp/>DPD/MPSM<sp/>operating_mode.<sp/>This<sp/>is<sp/>referred<sp/>to<sp/>as<sp/>Software<sp/>Entry/Exit<sp/>to<sp/>Self<sp/>Refresh.</highlight></codeline>
<codeline lineno="364"><highlight class="comment"><sp/>*<sp/>1<sp/>-<sp/>Software<sp/>Entry<sp/>to<sp/>Self<sp/>Refresh</highlight></codeline>
<codeline lineno="365"><highlight class="comment"><sp/>*<sp/>0<sp/>-<sp/>Software<sp/>Exit<sp/>from<sp/>Self<sp/>Refresh</highlight></codeline>
<codeline lineno="366"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0x0</highlight></codeline>
<codeline lineno="367"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>Always</highlight></codeline>
<codeline lineno="368"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="369" refid="hpm__ddrctl__regs_8h_1a8dc112a5e7b10ea21cd7f47690006f1e" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PWRCTL_SELFREF_SW_MASK<sp/>(0x20U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="370" refid="hpm__ddrctl__regs_8h_1abd96983f1c8bef048239f82fcd22c7bd" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PWRCTL_SELFREF_SW_SHIFT<sp/>(5U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="371" refid="hpm__ddrctl__regs_8h_1ae88d7fc2a9bb2381a967a6f89307e19f" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PWRCTL_SELFREF_SW_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>DDRCTL_PWRCTL_SELFREF_SW_SHIFT)<sp/>&amp;<sp/>DDRCTL_PWRCTL_SELFREF_SW_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="372" refid="hpm__ddrctl__regs_8h_1aaa8c6374973a3643bbec519c6cfe3b1c" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PWRCTL_SELFREF_SW_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_PWRCTL_SELFREF_SW_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_PWRCTL_SELFREF_SW_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="373"><highlight class="normal"></highlight></codeline>
<codeline lineno="374"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="375"><highlight class="comment"><sp/>*<sp/>EN_DFI_DRAM_CLK_DISABLE<sp/>(R/W)</highlight></codeline>
<codeline lineno="376"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="377"><highlight class="comment"><sp/>*<sp/>Description:<sp/>Enable<sp/>the<sp/>assertion<sp/>of<sp/>dfi_dram_clk_disable<sp/>whenever<sp/>a<sp/>clock<sp/>is<sp/>not<sp/>required<sp/>by<sp/>the<sp/>SDRAM.</highlight></codeline>
<codeline lineno="378"><highlight class="comment"><sp/>*<sp/>If<sp/>set<sp/>to<sp/>0,<sp/>dfi_dram_clk_disable<sp/>is<sp/>never<sp/>asserted.<sp/>Assertion<sp/>of<sp/>dfi_dram_clk_disable<sp/>is<sp/>as<sp/>follows:</highlight></codeline>
<codeline lineno="379"><highlight class="comment"><sp/>*<sp/>In<sp/>DDR2/DDR3,<sp/>can<sp/>only<sp/>be<sp/>asserted<sp/>in<sp/>Self<sp/>Refresh.<sp/>In<sp/>DDR4,<sp/>can<sp/>be<sp/>asserted<sp/>in<sp/>following:</highlight></codeline>
<codeline lineno="380"><highlight class="comment"><sp/>*<sp/>in<sp/>Self<sp/>Refresh.</highlight></codeline>
<codeline lineno="381"><highlight class="comment"><sp/>*<sp/>in<sp/>Maximum<sp/>Power<sp/>Saving<sp/>Mode</highlight></codeline>
<codeline lineno="382"><highlight class="comment"><sp/>*<sp/>In<sp/>mDDR/LPDDR2/LPDDR3,<sp/>can<sp/>be<sp/>asserted<sp/>in<sp/>following:</highlight></codeline>
<codeline lineno="383"><highlight class="comment"><sp/>*<sp/>in<sp/>Self<sp/>Refresh</highlight></codeline>
<codeline lineno="384"><highlight class="comment"><sp/>*<sp/>in<sp/>Power<sp/>Down</highlight></codeline>
<codeline lineno="385"><highlight class="comment"><sp/>*<sp/>in<sp/>Deep<sp/>Power<sp/>Down</highlight></codeline>
<codeline lineno="386"><highlight class="comment"><sp/>*<sp/>during<sp/>Normal<sp/>operation<sp/>(Clock<sp/>Stop)</highlight></codeline>
<codeline lineno="387"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0x0</highlight></codeline>
<codeline lineno="388"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>Always</highlight></codeline>
<codeline lineno="389"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="390" refid="hpm__ddrctl__regs_8h_1ab3de4047ee519a8ece8014248828dad6" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PWRCTL_EN_DFI_DRAM_CLK_DISABLE_MASK<sp/>(0x8U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="391" refid="hpm__ddrctl__regs_8h_1afb7913f2660b22f5376e76f56a0156b1" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PWRCTL_EN_DFI_DRAM_CLK_DISABLE_SHIFT<sp/>(3U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="392" refid="hpm__ddrctl__regs_8h_1a709399bc200bc91e558be6f0c803300d" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PWRCTL_EN_DFI_DRAM_CLK_DISABLE_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>DDRCTL_PWRCTL_EN_DFI_DRAM_CLK_DISABLE_SHIFT)<sp/>&amp;<sp/>DDRCTL_PWRCTL_EN_DFI_DRAM_CLK_DISABLE_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="393" refid="hpm__ddrctl__regs_8h_1a0bcb85360adb8a503c26b5d05050fc23" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PWRCTL_EN_DFI_DRAM_CLK_DISABLE_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_PWRCTL_EN_DFI_DRAM_CLK_DISABLE_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_PWRCTL_EN_DFI_DRAM_CLK_DISABLE_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="394"><highlight class="normal"></highlight></codeline>
<codeline lineno="395"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="396"><highlight class="comment"><sp/>*<sp/>POWERDOWN_EN<sp/>(R/W)</highlight></codeline>
<codeline lineno="397"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="398"><highlight class="comment"><sp/>*<sp/>Description:<sp/>If<sp/>true<sp/>then<sp/>the<sp/>uMCTL2<sp/>goes<sp/>into<sp/>power-down<sp/>after<sp/>a<sp/>programmable<sp/>number<sp/>of<sp/>cycles<sp/>&quot;maximum<sp/>idle<sp/>clocks<sp/>before<sp/>power<sp/>down&quot;<sp/>(PWRTMG.powerdown_to_x32).</highlight></codeline>
<codeline lineno="399"><highlight class="comment"><sp/>*<sp/>This<sp/>register<sp/>bit<sp/>may<sp/>be<sp/>re-programmed<sp/>during<sp/>the<sp/>course<sp/>of<sp/>normal<sp/>operation.</highlight></codeline>
<codeline lineno="400"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0x0</highlight></codeline>
<codeline lineno="401"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>Always</highlight></codeline>
<codeline lineno="402"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="403" refid="hpm__ddrctl__regs_8h_1ae7cff2478d5a5ca44826f5aa0180c29d" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PWRCTL_POWERDOWN_EN_MASK<sp/>(0x2U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="404" refid="hpm__ddrctl__regs_8h_1a9b84a4fe8c9d5d02c0bff53d1030a2de" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PWRCTL_POWERDOWN_EN_SHIFT<sp/>(1U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="405" refid="hpm__ddrctl__regs_8h_1abaf417fe7faab8a358cce9214d30ff69" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PWRCTL_POWERDOWN_EN_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>DDRCTL_PWRCTL_POWERDOWN_EN_SHIFT)<sp/>&amp;<sp/>DDRCTL_PWRCTL_POWERDOWN_EN_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="406" refid="hpm__ddrctl__regs_8h_1aeb9c20b5eb4c5e1bd99092052585f300" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PWRCTL_POWERDOWN_EN_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_PWRCTL_POWERDOWN_EN_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_PWRCTL_POWERDOWN_EN_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="407"><highlight class="normal"></highlight></codeline>
<codeline lineno="408"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="409"><highlight class="comment"><sp/>*<sp/>SELFREF_EN<sp/>(R/W)</highlight></codeline>
<codeline lineno="410"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="411"><highlight class="comment"><sp/>*<sp/>Description:<sp/>If<sp/>true<sp/>then<sp/>the<sp/>uMCTL2<sp/>puts<sp/>the<sp/>SDRAM<sp/>into<sp/>Self<sp/>Refresh<sp/>after<sp/>a<sp/>programmable<sp/>number<sp/>of<sp/>cycles<sp/>&quot;maximum<sp/>idle<sp/>clocks<sp/>before<sp/>Self<sp/>Refresh<sp/>(PWRTMG.selfref_to_x32)&quot;.<sp/>This<sp/>register<sp/>bit<sp/>may<sp/>be<sp/>re-<sp/>programmed<sp/>during<sp/>the<sp/>course<sp/>of<sp/>normal<sp/>operation.</highlight></codeline>
<codeline lineno="412"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0x0</highlight></codeline>
<codeline lineno="413"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>Always</highlight></codeline>
<codeline lineno="414"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="415" refid="hpm__ddrctl__regs_8h_1a0384daed68de2d2ae4b7989559ae44ea" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PWRCTL_SELFREF_EN_MASK<sp/>(0x1U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="416" refid="hpm__ddrctl__regs_8h_1a645d19242c254c22dd183bcaf054cdb6" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PWRCTL_SELFREF_EN_SHIFT<sp/>(0U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="417" refid="hpm__ddrctl__regs_8h_1a4389600bc9264c666807291b87d4d235" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PWRCTL_SELFREF_EN_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>DDRCTL_PWRCTL_SELFREF_EN_SHIFT)<sp/>&amp;<sp/>DDRCTL_PWRCTL_SELFREF_EN_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="418" refid="hpm__ddrctl__regs_8h_1ae1fc52acc1f5b345b08d847208f9f0a1" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PWRCTL_SELFREF_EN_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_PWRCTL_SELFREF_EN_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_PWRCTL_SELFREF_EN_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="419"><highlight class="normal"></highlight></codeline>
<codeline lineno="420"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Bitfield<sp/>definition<sp/>for<sp/>register:<sp/>PWRTMG<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="421"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="422"><highlight class="comment"><sp/>*<sp/>SELFREF_TO_X32<sp/>(R/W)</highlight></codeline>
<codeline lineno="423"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="424"><highlight class="comment"><sp/>*<sp/>Description:<sp/>After<sp/>this<sp/>many<sp/>clocks<sp/>of<sp/>NOP<sp/>or<sp/>deselect<sp/>the<sp/>uMCTL2<sp/>automatically<sp/>puts<sp/>the<sp/>SDRAM<sp/>into<sp/>Self<sp/>Refresh.<sp/>This<sp/>must<sp/>be<sp/>enabled<sp/>in<sp/>the<sp/>PWRCTL.selfref_en.</highlight></codeline>
<codeline lineno="425"><highlight class="comment"><sp/>*<sp/>Unit:<sp/>Multiples<sp/>of<sp/>32<sp/>clocks.<sp/>FOR<sp/>PERFORMANCE<sp/>ONLY.</highlight></codeline>
<codeline lineno="426"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0x40</highlight></codeline>
<codeline lineno="427"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>Always</highlight></codeline>
<codeline lineno="428"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="429" refid="hpm__ddrctl__regs_8h_1a18559e3b0aed7058a359e7d56ee55ff1" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PWRTMG_SELFREF_TO_X32_MASK<sp/>(0xFF0000UL)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="430" refid="hpm__ddrctl__regs_8h_1a7d9c688a2ef66db813408e63622bdc7f" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PWRTMG_SELFREF_TO_X32_SHIFT<sp/>(16U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="431" refid="hpm__ddrctl__regs_8h_1af89b05fdbddc816724c7eab0873beda7" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PWRTMG_SELFREF_TO_X32_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>DDRCTL_PWRTMG_SELFREF_TO_X32_SHIFT)<sp/>&amp;<sp/>DDRCTL_PWRTMG_SELFREF_TO_X32_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="432" refid="hpm__ddrctl__regs_8h_1a9732d8a96fe0e9ac25ee99b4c9ed995b" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PWRTMG_SELFREF_TO_X32_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_PWRTMG_SELFREF_TO_X32_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_PWRTMG_SELFREF_TO_X32_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="433"><highlight class="normal"></highlight></codeline>
<codeline lineno="434"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="435"><highlight class="comment"><sp/>*<sp/>POWERDOWN_TO_X32<sp/>(R/W)</highlight></codeline>
<codeline lineno="436"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="437"><highlight class="comment"><sp/>*<sp/>Description:<sp/>After<sp/>this<sp/>many<sp/>clocks<sp/>of<sp/>NOP<sp/>or<sp/>deselect<sp/>the<sp/>uMCTL2<sp/>automatically<sp/>puts<sp/>the<sp/>SDRAM<sp/>into<sp/>power-down.<sp/>This<sp/>must<sp/>be<sp/>enabled<sp/>in<sp/>the<sp/>PWRCTL.powerdown_en.</highlight></codeline>
<codeline lineno="438"><highlight class="comment"><sp/>*<sp/>Unit:<sp/>Multiples<sp/>of<sp/>32<sp/>clocks<sp/>FOR<sp/>PERFORMANCE<sp/>ONLY.</highlight></codeline>
<codeline lineno="439"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0x10</highlight></codeline>
<codeline lineno="440"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>Always</highlight></codeline>
<codeline lineno="441"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="442" refid="hpm__ddrctl__regs_8h_1a4851bf5a06c26469771ded07411ef602" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PWRTMG_POWERDOWN_TO_X32_MASK<sp/>(0x1FU)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="443" refid="hpm__ddrctl__regs_8h_1ac6a495ce1b9b77fecdc713b8d60ae8d7" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PWRTMG_POWERDOWN_TO_X32_SHIFT<sp/>(0U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="444" refid="hpm__ddrctl__regs_8h_1acba74480acd0f2563b8cc729919b0c0a" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PWRTMG_POWERDOWN_TO_X32_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>DDRCTL_PWRTMG_POWERDOWN_TO_X32_SHIFT)<sp/>&amp;<sp/>DDRCTL_PWRTMG_POWERDOWN_TO_X32_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="445" refid="hpm__ddrctl__regs_8h_1a81489f3da748517a31c1db5691c1a9bf" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PWRTMG_POWERDOWN_TO_X32_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_PWRTMG_POWERDOWN_TO_X32_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_PWRTMG_POWERDOWN_TO_X32_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="446"><highlight class="normal"></highlight></codeline>
<codeline lineno="447"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Bitfield<sp/>definition<sp/>for<sp/>register:<sp/>HWLPCTL<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="448"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="449"><highlight class="comment"><sp/>*<sp/>HW_LP_IDLE_X32<sp/>(R/W)</highlight></codeline>
<codeline lineno="450"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="451"><highlight class="comment"><sp/>*<sp/>Description:<sp/>Hardware<sp/>idle<sp/>period.<sp/>The<sp/>cactive_ddrc<sp/>output<sp/>is<sp/>driven<sp/>low<sp/>if<sp/>the<sp/>system<sp/>is<sp/>idle<sp/>for<sp/>hw_lp_idle<sp/>*<sp/>32<sp/>cycles<sp/>if<sp/>not<sp/>in<sp/>INIT<sp/>or<sp/>DPD/MPSM<sp/>operating_mode.<sp/>The<sp/>hardware<sp/>idle<sp/>function<sp/>is<sp/>disabled<sp/>when<sp/>hw_lp_idle_x32=0.</highlight></codeline>
<codeline lineno="452"><highlight class="comment"><sp/>*<sp/>Unit:<sp/>Multiples<sp/>of<sp/>32<sp/>clocks.<sp/>FOR<sp/>PERFORMANCE<sp/>ONLY.</highlight></codeline>
<codeline lineno="453"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0x0</highlight></codeline>
<codeline lineno="454"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>Always</highlight></codeline>
<codeline lineno="455"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="456" refid="hpm__ddrctl__regs_8h_1adf8989d11cf55e5f772bf827458c8181" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_HWLPCTL_HW_LP_IDLE_X32_MASK<sp/>(0xFFF0000UL)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="457" refid="hpm__ddrctl__regs_8h_1ab045668f951707d477dd414f40944543" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_HWLPCTL_HW_LP_IDLE_X32_SHIFT<sp/>(16U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="458" refid="hpm__ddrctl__regs_8h_1ae116db8d3bf0a069a54152a6723932f4" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_HWLPCTL_HW_LP_IDLE_X32_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>DDRCTL_HWLPCTL_HW_LP_IDLE_X32_SHIFT)<sp/>&amp;<sp/>DDRCTL_HWLPCTL_HW_LP_IDLE_X32_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="459" refid="hpm__ddrctl__regs_8h_1acb355862f465ba1f97920ee3f076b530" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_HWLPCTL_HW_LP_IDLE_X32_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_HWLPCTL_HW_LP_IDLE_X32_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_HWLPCTL_HW_LP_IDLE_X32_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="460"><highlight class="normal"></highlight></codeline>
<codeline lineno="461"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="462"><highlight class="comment"><sp/>*<sp/>HW_LP_EXIT_IDLE_EN<sp/>(R/W)</highlight></codeline>
<codeline lineno="463"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="464"><highlight class="comment"><sp/>*<sp/>Description:<sp/>When<sp/>this<sp/>bit<sp/>is<sp/>programmed<sp/>to<sp/>1<sp/>the<sp/>cactive_in_ddrc<sp/>pin<sp/>of<sp/>the<sp/>DDRC<sp/>can<sp/>be<sp/>used<sp/>to<sp/>exit<sp/>from<sp/>the<sp/>automatic<sp/>clock<sp/>stop,<sp/>automatic<sp/>power<sp/>down<sp/>or<sp/>automatic<sp/>self-refresh<sp/>modes.<sp/>Note,<sp/>it<sp/>will<sp/>not<sp/>cause<sp/>exit<sp/>of<sp/>Self-Refresh<sp/>that<sp/>was<sp/>caused<sp/>by<sp/>Hardware<sp/>Low<sp/>Power<sp/>Interface<sp/>and/or<sp/>Software<sp/>(PWRCTL.selfref_sw).</highlight></codeline>
<codeline lineno="465"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0x1</highlight></codeline>
<codeline lineno="466"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>Always</highlight></codeline>
<codeline lineno="467"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="468" refid="hpm__ddrctl__regs_8h_1a4291f129698282a15975000c43779ac2" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_HWLPCTL_HW_LP_EXIT_IDLE_EN_MASK<sp/>(0x2U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="469" refid="hpm__ddrctl__regs_8h_1aaa558f6064fcb5a4aa60aefc84bb75f5" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_HWLPCTL_HW_LP_EXIT_IDLE_EN_SHIFT<sp/>(1U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="470" refid="hpm__ddrctl__regs_8h_1a52d489930a0d2ee28267925aa43f4d7c" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_HWLPCTL_HW_LP_EXIT_IDLE_EN_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>DDRCTL_HWLPCTL_HW_LP_EXIT_IDLE_EN_SHIFT)<sp/>&amp;<sp/>DDRCTL_HWLPCTL_HW_LP_EXIT_IDLE_EN_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="471" refid="hpm__ddrctl__regs_8h_1a127454e5582326d1b3d217775e7c0619" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_HWLPCTL_HW_LP_EXIT_IDLE_EN_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_HWLPCTL_HW_LP_EXIT_IDLE_EN_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_HWLPCTL_HW_LP_EXIT_IDLE_EN_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="472"><highlight class="normal"></highlight></codeline>
<codeline lineno="473"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="474"><highlight class="comment"><sp/>*<sp/>HW_LP_EN<sp/>(R/W)</highlight></codeline>
<codeline lineno="475"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="476"><highlight class="comment"><sp/>*<sp/>Description:<sp/>Enable<sp/>for<sp/>Hardware<sp/>Low<sp/>Power<sp/>Interface.</highlight></codeline>
<codeline lineno="477"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0x1</highlight></codeline>
<codeline lineno="478"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>Always</highlight></codeline>
<codeline lineno="479"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="480" refid="hpm__ddrctl__regs_8h_1a1b3eb1dd9892418abcaa49de054edcfe" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_HWLPCTL_HW_LP_EN_MASK<sp/>(0x1U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="481" refid="hpm__ddrctl__regs_8h_1a9a8c3b43a7ec3d3c171fc556e52079dc" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_HWLPCTL_HW_LP_EN_SHIFT<sp/>(0U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="482" refid="hpm__ddrctl__regs_8h_1ae0aca79247ccce7c8acb555de1afbfe6" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_HWLPCTL_HW_LP_EN_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>DDRCTL_HWLPCTL_HW_LP_EN_SHIFT)<sp/>&amp;<sp/>DDRCTL_HWLPCTL_HW_LP_EN_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="483" refid="hpm__ddrctl__regs_8h_1a8e98df6916d4c471b97a265550d8b33f" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_HWLPCTL_HW_LP_EN_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_HWLPCTL_HW_LP_EN_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_HWLPCTL_HW_LP_EN_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="484"><highlight class="normal"></highlight></codeline>
<codeline lineno="485"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Bitfield<sp/>definition<sp/>for<sp/>register:<sp/>RFSHCTL0<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="486"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="487"><highlight class="comment"><sp/>*<sp/>REFRESH_MARGIN<sp/>(R/W)</highlight></codeline>
<codeline lineno="488"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="489"><highlight class="comment"><sp/>*<sp/>Description:<sp/>Threshold<sp/>value<sp/>in<sp/>number<sp/>of<sp/>clock<sp/>cycles<sp/>before<sp/>the<sp/>critical<sp/>refresh<sp/>or<sp/>page<sp/>timer<sp/>expires.<sp/>A<sp/>critical<sp/>refresh<sp/>is<sp/>to<sp/>be<sp/>issued<sp/>before<sp/>this<sp/>threshold<sp/>is<sp/>reached.<sp/>It<sp/>is<sp/>recommended<sp/>that<sp/>this<sp/>not<sp/>be<sp/>changed<sp/>from<sp/>the<sp/>default<sp/>value,<sp/>currently<sp/>shown<sp/>as<sp/>0x2.<sp/>It<sp/>must<sp/>always<sp/>be<sp/>less<sp/>than<sp/>internally<sp/>used<sp/>t_rfc_nom_x32.<sp/>Note<sp/>that,<sp/>in<sp/>LPDDR2/LPDDR3,<sp/>internally<sp/>used<sp/>t_rfc_nom_x32<sp/>may<sp/>be<sp/>equal<sp/>to<sp/>RFSHTMG.t_rfc_nom_x32&gt;&gt;2<sp/>if<sp/>derating<sp/>is<sp/>enabled<sp/>(DERATEEN.derate_enable=1).<sp/>Otherwise,<sp/>internally<sp/>used<sp/>t_rfc_nom_x32<sp/>will<sp/>be<sp/>equal<sp/>to<sp/>RFSHTMG.t_rfc_nom_x32.</highlight></codeline>
<codeline lineno="490"><highlight class="comment"><sp/>*<sp/>Unit:<sp/>Multiples<sp/>of<sp/>32<sp/>clocks.<sp/>Value<sp/>After<sp/>Reset:<sp/>0x2<sp/>Exists:<sp/>Always</highlight></codeline>
<codeline lineno="491"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="492" refid="hpm__ddrctl__regs_8h_1a2964a960901347c513ce21b11d67e823" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_RFSHCTL0_REFRESH_MARGIN_MASK<sp/>(0xF00000UL)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="493" refid="hpm__ddrctl__regs_8h_1aa950779f6efb9ebf20a6303dae379137" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_RFSHCTL0_REFRESH_MARGIN_SHIFT<sp/>(20U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="494" refid="hpm__ddrctl__regs_8h_1a04ac2188179308a2ef05dcdcdbcdb49d" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_RFSHCTL0_REFRESH_MARGIN_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>DDRCTL_RFSHCTL0_REFRESH_MARGIN_SHIFT)<sp/>&amp;<sp/>DDRCTL_RFSHCTL0_REFRESH_MARGIN_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="495" refid="hpm__ddrctl__regs_8h_1a75d90c4f5bd6054a5a70c4d118912ad4" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_RFSHCTL0_REFRESH_MARGIN_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_RFSHCTL0_REFRESH_MARGIN_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_RFSHCTL0_REFRESH_MARGIN_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="496"><highlight class="normal"></highlight></codeline>
<codeline lineno="497"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="498"><highlight class="comment"><sp/>*<sp/>REFRESH_TO_X32<sp/>(R/W)</highlight></codeline>
<codeline lineno="499"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="500"><highlight class="comment"><sp/>*<sp/>Description:<sp/>If<sp/>the<sp/>refresh<sp/>timer<sp/>(tRFCnom,<sp/>also<sp/>known<sp/>as<sp/>tREFI)<sp/>has<sp/>expired<sp/>at<sp/>least<sp/>once,<sp/>but<sp/>it<sp/>has<sp/>not<sp/>expired<sp/>(RFSHCTL0.refresh_burst+1)<sp/>times<sp/>yet,<sp/>then<sp/>a<sp/>speculative<sp/>refresh<sp/>may<sp/>be<sp/>performed.<sp/>A<sp/>speculative<sp/>refresh<sp/>is<sp/>a<sp/>refresh<sp/>performed<sp/>at<sp/>a<sp/>time<sp/>when<sp/>refresh<sp/>would<sp/>be<sp/>useful,<sp/>but<sp/>before<sp/>it<sp/>is<sp/>absolutely<sp/>required.<sp/>When<sp/>the<sp/>SDRAM<sp/>bus<sp/>is<sp/>idle<sp/>for<sp/>a<sp/>period<sp/>of<sp/>time<sp/>determined<sp/>by<sp/>this<sp/>RFSHCTL0.refresh_to_x32<sp/>and<sp/>the<sp/>refresh<sp/>timer<sp/>has<sp/>expired<sp/>at<sp/>least<sp/>once<sp/>since<sp/>the<sp/>last<sp/>refresh,<sp/>then<sp/>a<sp/>speculative<sp/>refresh<sp/>is<sp/>performed.<sp/>Speculative<sp/>refreshes<sp/>continues<sp/>successively<sp/>until<sp/>there<sp/>are<sp/>no<sp/>refreshes<sp/>pending<sp/>or<sp/>until<sp/>new<sp/>reads<sp/>or<sp/>writes<sp/>are<sp/>issued<sp/>to<sp/>the<sp/>uMCTL2.</highlight></codeline>
<codeline lineno="501"><highlight class="comment"><sp/>*<sp/>FOR<sp/>PERFORMANCE<sp/>ONLY.</highlight></codeline>
<codeline lineno="502"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0x10</highlight></codeline>
<codeline lineno="503"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>Always</highlight></codeline>
<codeline lineno="504"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="505" refid="hpm__ddrctl__regs_8h_1aa884cbadfdd31284c02040502a62b0c5" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_RFSHCTL0_REFRESH_TO_X32_MASK<sp/>(0x1F000UL)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="506" refid="hpm__ddrctl__regs_8h_1a680a264fc9d7ecb02e3d7d8d227dd51e" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_RFSHCTL0_REFRESH_TO_X32_SHIFT<sp/>(12U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="507" refid="hpm__ddrctl__regs_8h_1a7676fec14bc38576eaa6587176bcc700" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_RFSHCTL0_REFRESH_TO_X32_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>DDRCTL_RFSHCTL0_REFRESH_TO_X32_SHIFT)<sp/>&amp;<sp/>DDRCTL_RFSHCTL0_REFRESH_TO_X32_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="508" refid="hpm__ddrctl__regs_8h_1a8589346b42ab16d0901daf0926f61374" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_RFSHCTL0_REFRESH_TO_X32_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_RFSHCTL0_REFRESH_TO_X32_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_RFSHCTL0_REFRESH_TO_X32_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="509"><highlight class="normal"></highlight></codeline>
<codeline lineno="510"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="511"><highlight class="comment"><sp/>*<sp/>REFRESH_BURST<sp/>(R/W)</highlight></codeline>
<codeline lineno="512"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="513"><highlight class="comment"><sp/>*<sp/>Description:<sp/>The<sp/>programmed<sp/>value<sp/>+<sp/>1<sp/>is<sp/>the<sp/>number<sp/>of<sp/>refresh<sp/>timeouts<sp/>that<sp/>is<sp/>allowed<sp/>to<sp/>accumulate<sp/>before<sp/>traffic<sp/>is<sp/>blocked<sp/>and<sp/>the<sp/>refreshes<sp/>are<sp/>forced<sp/>to<sp/>execute.<sp/>Closing<sp/>pages<sp/>to<sp/>perform<sp/>a<sp/>refresh<sp/>is<sp/>a<sp/>one-time<sp/>penalty<sp/>that<sp/>must<sp/>be<sp/>paid<sp/>for<sp/>each<sp/>group<sp/>of<sp/>refreshes.<sp/>Therefore,<sp/>performing<sp/>refreshes<sp/>in<sp/>a<sp/>burst<sp/>reduces<sp/>the<sp/>per-refresh<sp/>penalty<sp/>of<sp/>these<sp/>page<sp/>closings.<sp/>Higher<sp/>numbers<sp/>for<sp/>RFSHCTL.refresh_burst<sp/>slightly<sp/>increases<sp/>utilization;<sp/>lower<sp/>numbers<sp/>decreases<sp/>the<sp/>worst-case<sp/>latency<sp/>associated<sp/>with<sp/>refreshes.</highlight></codeline>
<codeline lineno="514"><highlight class="comment"><sp/>*<sp/>0<sp/>-<sp/>single<sp/>refresh</highlight></codeline>
<codeline lineno="515"><highlight class="comment"><sp/>*<sp/>1<sp/>-<sp/>burst-of-2<sp/>refresh</highlight></codeline>
<codeline lineno="516"><highlight class="comment"><sp/>*<sp/>7<sp/>-<sp/>burst-of-8<sp/>refresh</highlight></codeline>
<codeline lineno="517"><highlight class="comment"><sp/>*<sp/>For<sp/>information<sp/>on<sp/>burst<sp/>refresh<sp/>feature<sp/>refer<sp/>to<sp/>section<sp/>3.9<sp/>of<sp/>DDR2<sp/>JEDEC<sp/>specification<sp/>-<sp/>JESD79-2F.pdf.</highlight></codeline>
<codeline lineno="518"><highlight class="comment"><sp/>*<sp/>For<sp/>DDR2/3,<sp/>the<sp/>refresh<sp/>is<sp/>always<sp/>per-rank<sp/>and<sp/>not<sp/>per-<sp/>bank.<sp/>The<sp/>rank<sp/>refresh<sp/>can<sp/>be<sp/>accumulated<sp/>over<sp/>8*tREFI<sp/>cycles<sp/>using<sp/>the<sp/>burst<sp/>refresh<sp/>feature.<sp/>In<sp/>DDR4<sp/>mode,<sp/>according<sp/>to<sp/>Fine<sp/>Granuarity<sp/>feature,<sp/>8<sp/>refreshes<sp/>can<sp/>be<sp/>postponed<sp/>in<sp/>1X<sp/>mode,<sp/>16<sp/>refreshes<sp/>in<sp/>2X<sp/>mode<sp/>and<sp/>32<sp/>refreshes<sp/>in<sp/>4X<sp/>mode.<sp/>If<sp/>using<sp/>PHY-initiated<sp/>updates,<sp/>care<sp/>must<sp/>be<sp/>taken<sp/>in<sp/>the<sp/>setting<sp/>of<sp/>RFSHCTL0.refresh_burst,<sp/>to<sp/>ensure<sp/>that<sp/>tRFCmax<sp/>is<sp/>not<sp/>violated<sp/>due<sp/>to<sp/>a<sp/>PHY-initiated<sp/>update<sp/>occurring<sp/>shortly<sp/>before<sp/>a<sp/>refresh<sp/>burst<sp/>was<sp/>due.<sp/>In<sp/>this<sp/>situation,<sp/>the<sp/>refresh<sp/>burst<sp/>will<sp/>be<sp/>delayed<sp/>until<sp/>the<sp/>PHY-<sp/>initiated<sp/>update<sp/>is<sp/>complete.</highlight></codeline>
<codeline lineno="519"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0x0</highlight></codeline>
<codeline lineno="520"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>Always</highlight></codeline>
<codeline lineno="521"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="522" refid="hpm__ddrctl__regs_8h_1a6242f6eb44ee610863bb6bad960c2b20" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_RFSHCTL0_REFRESH_BURST_MASK<sp/>(0x1F0U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="523" refid="hpm__ddrctl__regs_8h_1afacc5644ce5144d6a233215a6302f7ab" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_RFSHCTL0_REFRESH_BURST_SHIFT<sp/>(4U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="524" refid="hpm__ddrctl__regs_8h_1aec46d79cdf61da3e8b5d8e77531fc015" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_RFSHCTL0_REFRESH_BURST_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>DDRCTL_RFSHCTL0_REFRESH_BURST_SHIFT)<sp/>&amp;<sp/>DDRCTL_RFSHCTL0_REFRESH_BURST_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="525" refid="hpm__ddrctl__regs_8h_1a6506b10c6745ee158c6771a50fd20b51" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_RFSHCTL0_REFRESH_BURST_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_RFSHCTL0_REFRESH_BURST_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_RFSHCTL0_REFRESH_BURST_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="526"><highlight class="normal"></highlight></codeline>
<codeline lineno="527"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Bitfield<sp/>definition<sp/>for<sp/>register:<sp/>RFSHCTL1<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="528"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="529"><highlight class="comment"><sp/>*<sp/>REFRESH_TIMER1_START_VALUE_X32<sp/>(R/W)</highlight></codeline>
<codeline lineno="530"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="531"><highlight class="comment"><sp/>*<sp/>Description:<sp/>Refresh<sp/>timer<sp/>start<sp/>for<sp/>rank<sp/>1<sp/>(only<sp/>present<sp/>in<sp/>multi-rank<sp/>configurations).<sp/>This<sp/>is<sp/>useful<sp/>in<sp/>staggering<sp/>the<sp/>refreshes<sp/>to<sp/>multiple<sp/>ranks<sp/>to<sp/>help<sp/>traffic<sp/>to<sp/>proceed.<sp/>This<sp/>is<sp/>explained<sp/>in<sp/>Refresh<sp/>Controls<sp/>section<sp/>of<sp/>architecture<sp/>chapter.</highlight></codeline>
<codeline lineno="532"><highlight class="comment"><sp/>*<sp/>Unit:<sp/>Multiples<sp/>of<sp/>32<sp/>clocks.<sp/>FOR<sp/>PERFORMANCE<sp/>ONLY.</highlight></codeline>
<codeline lineno="533"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0x0</highlight></codeline>
<codeline lineno="534"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>MEMC_NUM_RANKS&gt;1</highlight></codeline>
<codeline lineno="535"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="536" refid="hpm__ddrctl__regs_8h_1a2eaaeec5dceadf3a21702f48787fc625" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_RFSHCTL1_REFRESH_TIMER1_START_VALUE_X32_MASK<sp/>(0xFFF0000UL)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="537" refid="hpm__ddrctl__regs_8h_1a65eadd6fdff9dfc6d97d5258fbb9105a" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_RFSHCTL1_REFRESH_TIMER1_START_VALUE_X32_SHIFT<sp/>(16U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="538" refid="hpm__ddrctl__regs_8h_1af40449b9e5e6cd80cd23b8d30372b130" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_RFSHCTL1_REFRESH_TIMER1_START_VALUE_X32_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>DDRCTL_RFSHCTL1_REFRESH_TIMER1_START_VALUE_X32_SHIFT)<sp/>&amp;<sp/>DDRCTL_RFSHCTL1_REFRESH_TIMER1_START_VALUE_X32_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="539" refid="hpm__ddrctl__regs_8h_1a5a982af433690bfdc265c60924683d5c" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_RFSHCTL1_REFRESH_TIMER1_START_VALUE_X32_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_RFSHCTL1_REFRESH_TIMER1_START_VALUE_X32_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_RFSHCTL1_REFRESH_TIMER1_START_VALUE_X32_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="540"><highlight class="normal"></highlight></codeline>
<codeline lineno="541"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="542"><highlight class="comment"><sp/>*<sp/>REFRESH_TIMER0_START_VALUE_X32<sp/>(R/W)</highlight></codeline>
<codeline lineno="543"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="544"><highlight class="comment"><sp/>*<sp/>Description:<sp/>Refresh<sp/>timer<sp/>start<sp/>for<sp/>rank<sp/>0<sp/>(only<sp/>present<sp/>in<sp/>multi-rank<sp/>configurations).<sp/>This<sp/>is<sp/>useful<sp/>in<sp/>staggering<sp/>the<sp/>refreshes<sp/>to<sp/>multiple<sp/>ranks<sp/>to<sp/>help<sp/>traffic<sp/>to<sp/>proceed.<sp/>This<sp/>is<sp/>explained<sp/>in<sp/>Refresh<sp/>Controls<sp/>section<sp/>of<sp/>architecture<sp/>chapter.</highlight></codeline>
<codeline lineno="545"><highlight class="comment"><sp/>*<sp/>Unit:<sp/>Multiples<sp/>of<sp/>32<sp/>clocks.<sp/>FOR<sp/>PERFORMANCE<sp/>ONLY.</highlight></codeline>
<codeline lineno="546"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0x0</highlight></codeline>
<codeline lineno="547"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>MEMC_NUM_RANKS&gt;1</highlight></codeline>
<codeline lineno="548"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="549" refid="hpm__ddrctl__regs_8h_1a9ae44f9345900be0a422737628f5ef5a" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_RFSHCTL1_REFRESH_TIMER0_START_VALUE_X32_MASK<sp/>(0xFFFU)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="550" refid="hpm__ddrctl__regs_8h_1a63fbb15bd682de372d5e227b2e2f71bd" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_RFSHCTL1_REFRESH_TIMER0_START_VALUE_X32_SHIFT<sp/>(0U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="551" refid="hpm__ddrctl__regs_8h_1ae529f86cc8810142da5ed7985c89dc05" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_RFSHCTL1_REFRESH_TIMER0_START_VALUE_X32_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>DDRCTL_RFSHCTL1_REFRESH_TIMER0_START_VALUE_X32_SHIFT)<sp/>&amp;<sp/>DDRCTL_RFSHCTL1_REFRESH_TIMER0_START_VALUE_X32_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="552" refid="hpm__ddrctl__regs_8h_1a363f7d386ecb27fce3363c01dfdb1d83" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_RFSHCTL1_REFRESH_TIMER0_START_VALUE_X32_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_RFSHCTL1_REFRESH_TIMER0_START_VALUE_X32_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_RFSHCTL1_REFRESH_TIMER0_START_VALUE_X32_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="553"><highlight class="normal"></highlight></codeline>
<codeline lineno="554"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Bitfield<sp/>definition<sp/>for<sp/>register:<sp/>RFSHCTL3<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="555"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="556"><highlight class="comment"><sp/>*<sp/>REFRESH_UPDATE_LEVEL<sp/>(R/W)</highlight></codeline>
<codeline lineno="557"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="558"><highlight class="comment"><sp/>*<sp/>Description:<sp/>Toggle<sp/>this<sp/>signal<sp/>(either<sp/>from<sp/>0<sp/>to<sp/>1<sp/>or<sp/>from<sp/>1<sp/>to<sp/>0)<sp/>to<sp/>indicate<sp/>that<sp/>the<sp/>refresh<sp/>register(s)<sp/>have<sp/>been<sp/>updated.</highlight></codeline>
<codeline lineno="559"><highlight class="comment"><sp/>*<sp/>The<sp/>value<sp/>is<sp/>automatically<sp/>updated<sp/>when<sp/>exiting<sp/>soft<sp/>reset,<sp/>so<sp/>it<sp/>does<sp/>not<sp/>need<sp/>to<sp/>be<sp/>toggled<sp/>initially.</highlight></codeline>
<codeline lineno="560"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0x0</highlight></codeline>
<codeline lineno="561"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>Always</highlight></codeline>
<codeline lineno="562"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="563" refid="hpm__ddrctl__regs_8h_1a15505a151cc3d9a35a305fd6a643d2a3" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_RFSHCTL3_REFRESH_UPDATE_LEVEL_MASK<sp/>(0x2U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="564" refid="hpm__ddrctl__regs_8h_1a659b480763b4147677dbe16f0d9d8f1f" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_RFSHCTL3_REFRESH_UPDATE_LEVEL_SHIFT<sp/>(1U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="565" refid="hpm__ddrctl__regs_8h_1accbd98dd12b0d88fc67c3182685d2c58" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_RFSHCTL3_REFRESH_UPDATE_LEVEL_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>DDRCTL_RFSHCTL3_REFRESH_UPDATE_LEVEL_SHIFT)<sp/>&amp;<sp/>DDRCTL_RFSHCTL3_REFRESH_UPDATE_LEVEL_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="566" refid="hpm__ddrctl__regs_8h_1ad991d777038a757ff8aa3541ce216628" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_RFSHCTL3_REFRESH_UPDATE_LEVEL_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_RFSHCTL3_REFRESH_UPDATE_LEVEL_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_RFSHCTL3_REFRESH_UPDATE_LEVEL_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="567"><highlight class="normal"></highlight></codeline>
<codeline lineno="568"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="569"><highlight class="comment"><sp/>*<sp/>DIS_AUTO_REFRESH<sp/>(R/W)</highlight></codeline>
<codeline lineno="570"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="571"><highlight class="comment"><sp/>*<sp/>Description:<sp/>When<sp/>&apos;1&apos;,<sp/>disable<sp/>auto-refresh<sp/>generated<sp/>by<sp/>the<sp/>uMCTL2.<sp/>When<sp/>auto-refresh<sp/>is<sp/>disabled,<sp/>the<sp/>SoC<sp/>core<sp/>must<sp/>generate<sp/>refreshes<sp/>using<sp/>the<sp/>registers<sp/>reg_ddrc_rank0_refresh,<sp/>reg_ddrc_rank1_refresh,<sp/>reg_ddrc_rank2_refresh<sp/>and<sp/>reg_ddrc_rank3_refresh.</highlight></codeline>
<codeline lineno="572"><highlight class="comment"><sp/>*<sp/>When<sp/>dis_auto_refresh<sp/>transitions<sp/>from<sp/>0<sp/>to<sp/>1,<sp/>any<sp/>pending<sp/>refreshes<sp/>are<sp/>immediately<sp/>scheduled<sp/>by<sp/>the<sp/>uMCTL2.</highlight></codeline>
<codeline lineno="573"><highlight class="comment"><sp/>*<sp/>If<sp/>DDR4<sp/>CRC/parity<sp/>retry<sp/>is<sp/>enabled<sp/>(CRCPARCTL1.crc_parity_retry_enable<sp/>=<sp/>1),<sp/>disable<sp/>auto-<sp/>refresh<sp/>is<sp/>not<sp/>supported,<sp/>and<sp/>this<sp/>bit<sp/>must<sp/>be<sp/>set<sp/>to<sp/>&apos;0&apos;.</highlight></codeline>
<codeline lineno="574"><highlight class="comment"><sp/>*<sp/>This<sp/>register<sp/>field<sp/>is<sp/>changeable<sp/>on<sp/>the<sp/>fly.</highlight></codeline>
<codeline lineno="575"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0x0</highlight></codeline>
<codeline lineno="576"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>Always</highlight></codeline>
<codeline lineno="577"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="578" refid="hpm__ddrctl__regs_8h_1a772f530100fc212b9a852cd2801cf2f9" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_RFSHCTL3_DIS_AUTO_REFRESH_MASK<sp/>(0x1U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="579" refid="hpm__ddrctl__regs_8h_1ab6e34dd5028fcbccbfcec8447472a8ac" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_RFSHCTL3_DIS_AUTO_REFRESH_SHIFT<sp/>(0U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="580" refid="hpm__ddrctl__regs_8h_1a1e7703f6a6d0b232432847b95fc8f5ff" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_RFSHCTL3_DIS_AUTO_REFRESH_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>DDRCTL_RFSHCTL3_DIS_AUTO_REFRESH_SHIFT)<sp/>&amp;<sp/>DDRCTL_RFSHCTL3_DIS_AUTO_REFRESH_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="581" refid="hpm__ddrctl__regs_8h_1a60b6629dbbb45d4509a026337dc3d7ae" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_RFSHCTL3_DIS_AUTO_REFRESH_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_RFSHCTL3_DIS_AUTO_REFRESH_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_RFSHCTL3_DIS_AUTO_REFRESH_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="582"><highlight class="normal"></highlight></codeline>
<codeline lineno="583"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Bitfield<sp/>definition<sp/>for<sp/>register:<sp/>RFSHTMG<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="584"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="585"><highlight class="comment"><sp/>*<sp/>T_RFC_NOM_X32<sp/>(R/W)</highlight></codeline>
<codeline lineno="586"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="587"><highlight class="comment"><sp/>*<sp/>Description:<sp/>tREFI:<sp/>Average<sp/>time<sp/>interval<sp/>between<sp/>refreshes<sp/>per<sp/>rank<sp/>(specification:<sp/>7.8us<sp/>for<sp/>DDR2,<sp/>DDR3<sp/>and<sp/>DDR4.<sp/>See<sp/>JEDEC<sp/>specification<sp/>for<sp/>mDDR,<sp/>LPDDR2<sp/>and<sp/>LPDDR3).</highlight></codeline>
<codeline lineno="588"><highlight class="comment"><sp/>*<sp/>For<sp/>LPDDR2/LPDDR3:</highlight></codeline>
<codeline lineno="589"><highlight class="comment"><sp/>*<sp/>if<sp/>using<sp/>all-bank<sp/>refreshes<sp/>(RFSHCTL0.per_bank_refresh</highlight></codeline>
<codeline lineno="590"><highlight class="comment"><sp/>*<sp/>=<sp/>0),<sp/>this<sp/>register<sp/>should<sp/>be<sp/>set<sp/>to<sp/>tREFIab</highlight></codeline>
<codeline lineno="591"><highlight class="comment"><sp/>*<sp/>if<sp/>using<sp/>per-bank<sp/>refreshes<sp/>(RFSHCTL0.per_bank_refresh<sp/>=<sp/>1),<sp/>this<sp/>register<sp/>should<sp/>be<sp/>set<sp/>to<sp/>tREFIpb</highlight></codeline>
<codeline lineno="592"><highlight class="comment"><sp/>*<sp/>For<sp/>configurations<sp/>with<sp/>MEMC_FREQ_RATIO=2,<sp/>program<sp/>this<sp/>to<sp/>(tREFI/2),<sp/>no<sp/>rounding<sp/>up.</highlight></codeline>
<codeline lineno="593"><highlight class="comment"><sp/>*<sp/>In<sp/>DDR4<sp/>mode,<sp/>tREFI<sp/>value<sp/>is<sp/>different<sp/>depending<sp/>on<sp/>the<sp/>refresh<sp/>mode.<sp/>The<sp/>user<sp/>should<sp/>program<sp/>the<sp/>appropriate<sp/>value<sp/>from<sp/>the<sp/>spec<sp/>based<sp/>on<sp/>the<sp/>value<sp/>programmed<sp/>in<sp/>the<sp/>refresh<sp/>mode<sp/>register.</highlight></codeline>
<codeline lineno="594"><highlight class="comment"><sp/>*<sp/>Note<sp/>that<sp/>RFSHTMG.t_rfc_nom_x32<sp/>*<sp/>32<sp/>must<sp/>be<sp/>greater<sp/>than<sp/>RFSHTMG.t_rfc_min.<sp/>Unit:<sp/>Multiples<sp/>of<sp/>32<sp/>clocks.</highlight></codeline>
<codeline lineno="595"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0x62</highlight></codeline>
<codeline lineno="596"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>Always</highlight></codeline>
<codeline lineno="597"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="598" refid="hpm__ddrctl__regs_8h_1a566e885f761ad8e24100ebb14fb41c89" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_RFSHTMG_T_RFC_NOM_X32_MASK<sp/>(0xFFF0000UL)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="599" refid="hpm__ddrctl__regs_8h_1a616b988cd37c3053905fdd3bec35ca6a" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_RFSHTMG_T_RFC_NOM_X32_SHIFT<sp/>(16U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="600" refid="hpm__ddrctl__regs_8h_1aaa9cf4f945da449b54bc7a2aea079a81" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_RFSHTMG_T_RFC_NOM_X32_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>DDRCTL_RFSHTMG_T_RFC_NOM_X32_SHIFT)<sp/>&amp;<sp/>DDRCTL_RFSHTMG_T_RFC_NOM_X32_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="601" refid="hpm__ddrctl__regs_8h_1af873a0867d0006790a8762e5c8b9a017" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_RFSHTMG_T_RFC_NOM_X32_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_RFSHTMG_T_RFC_NOM_X32_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_RFSHTMG_T_RFC_NOM_X32_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="602"><highlight class="normal"></highlight></codeline>
<codeline lineno="603"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="604"><highlight class="comment"><sp/>*<sp/>T_RFC_MIN<sp/>(R/W)</highlight></codeline>
<codeline lineno="605"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="606"><highlight class="comment"><sp/>*<sp/>Description:<sp/>tRFC<sp/>(min):<sp/>Minimum<sp/>time<sp/>from<sp/>refresh<sp/>to<sp/>refresh<sp/>or<sp/>activate.</highlight></codeline>
<codeline lineno="607"><highlight class="comment"><sp/>*<sp/>For<sp/>LPDDR2/LPDDR3:</highlight></codeline>
<codeline lineno="608"><highlight class="comment"><sp/>*<sp/>if<sp/>using<sp/>all-bank<sp/>refreshes<sp/>(RFSHCTL0.per_bank_refresh</highlight></codeline>
<codeline lineno="609"><highlight class="comment"><sp/>*<sp/>=<sp/>0),<sp/>this<sp/>register<sp/>should<sp/>be<sp/>set<sp/>to<sp/>tRFCab</highlight></codeline>
<codeline lineno="610"><highlight class="comment"><sp/>*<sp/>if<sp/>using<sp/>per-bank<sp/>refreshes<sp/>(RFSHCTL0.per_bank_refresh<sp/>=<sp/>1),<sp/>this<sp/>register<sp/>should<sp/>be<sp/>set<sp/>to<sp/>tRFCpb</highlight></codeline>
<codeline lineno="611"><highlight class="comment"><sp/>*<sp/>For<sp/>configurations<sp/>with<sp/>MEMC_FREQ_RATIO=2,<sp/>program<sp/>this<sp/>to<sp/>tRFC(min)/2<sp/>and<sp/>round<sp/>up<sp/>to<sp/>next<sp/>integer<sp/>value.</highlight></codeline>
<codeline lineno="612"><highlight class="comment"><sp/>*<sp/>In<sp/>DDR4<sp/>mode,<sp/>tRFC(min)<sp/>value<sp/>is<sp/>different<sp/>depending<sp/>on<sp/>the<sp/>refresh<sp/>mode<sp/>(fixed<sp/>1X,2X,4X)<sp/>and<sp/>the<sp/>device<sp/>density.<sp/>The<sp/>user<sp/>should<sp/>program<sp/>the<sp/>appropriate<sp/>value<sp/>from<sp/>the<sp/>spec<sp/>based<sp/>on<sp/>the<sp/>&apos;refresh_mode&apos;<sp/>and<sp/>the<sp/>device<sp/>density<sp/>that<sp/>is<sp/>used.</highlight></codeline>
<codeline lineno="613"><highlight class="comment"><sp/>*<sp/>Unit:<sp/>Clocks.</highlight></codeline>
<codeline lineno="614"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0x8c</highlight></codeline>
<codeline lineno="615"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>Always</highlight></codeline>
<codeline lineno="616"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="617" refid="hpm__ddrctl__regs_8h_1aabba8597bbdf9bfb22a037ca0ee02ed0" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_RFSHTMG_T_RFC_MIN_MASK<sp/>(0x1FFU)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="618" refid="hpm__ddrctl__regs_8h_1ab9339efd2195b102e094754ff89b245d" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_RFSHTMG_T_RFC_MIN_SHIFT<sp/>(0U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="619" refid="hpm__ddrctl__regs_8h_1ad8591007c48740852764cf9f6bc69ee5" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_RFSHTMG_T_RFC_MIN_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>DDRCTL_RFSHTMG_T_RFC_MIN_SHIFT)<sp/>&amp;<sp/>DDRCTL_RFSHTMG_T_RFC_MIN_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="620" refid="hpm__ddrctl__regs_8h_1aad14aa6107e6b45eb78ef2110ca38bb0" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_RFSHTMG_T_RFC_MIN_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_RFSHTMG_T_RFC_MIN_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_RFSHTMG_T_RFC_MIN_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="621"><highlight class="normal"></highlight></codeline>
<codeline lineno="622"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Bitfield<sp/>definition<sp/>for<sp/>register:<sp/>ECCUADDR0<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="623"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="624"><highlight class="comment"><sp/>*<sp/>ECC_UNCORR_RANK<sp/>(R)</highlight></codeline>
<codeline lineno="625"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="626"><highlight class="comment"><sp/>*<sp/>Description:<sp/>Rank<sp/>number<sp/>of<sp/>a<sp/>read<sp/>resulting<sp/>in<sp/>an<sp/>uncorrected<sp/>ECC<sp/>error</highlight></codeline>
<codeline lineno="627"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0x0</highlight></codeline>
<codeline lineno="628"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>MEMC_NUM_RANKS&gt;1</highlight></codeline>
<codeline lineno="629"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="630" refid="hpm__ddrctl__regs_8h_1a9f6258b7b46cf81cb3aa31eea4a39fc9" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_ECCUADDR0_ECC_UNCORR_RANK_MASK<sp/>(0x3000000UL)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="631" refid="hpm__ddrctl__regs_8h_1a80c28f8d1a968f7b7c7332fde0627e3d" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_ECCUADDR0_ECC_UNCORR_RANK_SHIFT<sp/>(24U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="632" refid="hpm__ddrctl__regs_8h_1a9ef88ead66eb8b551802bd3cbb511f30" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_ECCUADDR0_ECC_UNCORR_RANK_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_ECCUADDR0_ECC_UNCORR_RANK_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_ECCUADDR0_ECC_UNCORR_RANK_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="633"><highlight class="normal"></highlight></codeline>
<codeline lineno="634"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="635"><highlight class="comment"><sp/>*<sp/>ECC_UNCORR_ROW<sp/>(R)</highlight></codeline>
<codeline lineno="636"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="637"><highlight class="comment"><sp/>*<sp/>Description:<sp/>Page/row<sp/>number<sp/>of<sp/>a<sp/>read<sp/>resulting<sp/>in<sp/>an<sp/>uncorrected<sp/>ECC<sp/>error.<sp/>This<sp/>is<sp/>18-bits<sp/>wide<sp/>in<sp/>configurations<sp/>with<sp/>DDR4<sp/>support<sp/>and<sp/>16-bits<sp/>in<sp/>all<sp/>other<sp/>configurations.</highlight></codeline>
<codeline lineno="638"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0x0</highlight></codeline>
<codeline lineno="639"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>Always</highlight></codeline>
<codeline lineno="640"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="641" refid="hpm__ddrctl__regs_8h_1a70babf2995d3a8ddf898a9456bd8dd20" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_ECCUADDR0_ECC_UNCORR_ROW_MASK<sp/>(0x3FFFFUL)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="642" refid="hpm__ddrctl__regs_8h_1a4e2c72d0a329488d2f47ddf87c4f9bea" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_ECCUADDR0_ECC_UNCORR_ROW_SHIFT<sp/>(0U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="643" refid="hpm__ddrctl__regs_8h_1a69a15dce55343f6846c5decd4268ad3d" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_ECCUADDR0_ECC_UNCORR_ROW_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_ECCUADDR0_ECC_UNCORR_ROW_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_ECCUADDR0_ECC_UNCORR_ROW_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="644"><highlight class="normal"></highlight></codeline>
<codeline lineno="645"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Bitfield<sp/>definition<sp/>for<sp/>register:<sp/>CRCPARCTL0<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="646"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="647"><highlight class="comment"><sp/>*<sp/>DFI_ALERT_ERR_CNT_CLR<sp/>(R/W1C)</highlight></codeline>
<codeline lineno="648"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="649"><highlight class="comment"><sp/>*<sp/>Description:<sp/>DFI<sp/>alert<sp/>error<sp/>count<sp/>clear.<sp/>Clear<sp/>bit<sp/>for<sp/>DFI<sp/>alert<sp/>error<sp/>counter.<sp/>Asserting<sp/>this<sp/>bit<sp/>will<sp/>clear<sp/>the<sp/>DFI<sp/>alert<sp/>error<sp/>counter,<sp/>CRCPARSTAT.dfi_alert_err_cnt.<sp/>When<sp/>the<sp/>clear<sp/>operation<sp/>is<sp/>complete,<sp/>the<sp/>uMCTL2<sp/>automatically<sp/>clears<sp/>this<sp/>bit.</highlight></codeline>
<codeline lineno="650"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0x0</highlight></codeline>
<codeline lineno="651"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>Always</highlight></codeline>
<codeline lineno="652"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="653" refid="hpm__ddrctl__regs_8h_1a26500f2dd6dc56cdc68551fda39734d8" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_CRCPARCTL0_DFI_ALERT_ERR_CNT_CLR_MASK<sp/>(0x4U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="654" refid="hpm__ddrctl__regs_8h_1a6983c6a0d6dac1cfd00a7f5903022020" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_CRCPARCTL0_DFI_ALERT_ERR_CNT_CLR_SHIFT<sp/>(2U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="655" refid="hpm__ddrctl__regs_8h_1a026473cb0d7aa68898febf54e06a6f52" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_CRCPARCTL0_DFI_ALERT_ERR_CNT_CLR_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>DDRCTL_CRCPARCTL0_DFI_ALERT_ERR_CNT_CLR_SHIFT)<sp/>&amp;<sp/>DDRCTL_CRCPARCTL0_DFI_ALERT_ERR_CNT_CLR_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="656" refid="hpm__ddrctl__regs_8h_1aaa56f17d4aaf35e5888e3c679822466d" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_CRCPARCTL0_DFI_ALERT_ERR_CNT_CLR_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_CRCPARCTL0_DFI_ALERT_ERR_CNT_CLR_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_CRCPARCTL0_DFI_ALERT_ERR_CNT_CLR_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="657"><highlight class="normal"></highlight></codeline>
<codeline lineno="658"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="659"><highlight class="comment"><sp/>*<sp/>DFI_ALERT_ERR_INT_CLR<sp/>(R/W1C)</highlight></codeline>
<codeline lineno="660"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="661"><highlight class="comment"><sp/>*<sp/>Description:<sp/>Interrupt<sp/>clear<sp/>bit<sp/>for<sp/>DFI<sp/>alert<sp/>error.<sp/>If<sp/>this<sp/>bit<sp/>is<sp/>set,<sp/>the<sp/>alert<sp/>error<sp/>interrupt<sp/>on<sp/>CRCPARSTAT.dfi_alert_err_int<sp/>will<sp/>be<sp/>cleared.<sp/>When<sp/>the<sp/>clear<sp/>operation<sp/>is<sp/>complete,<sp/>the<sp/>uMCTL2<sp/>automatically<sp/>clears<sp/>this<sp/>bit.</highlight></codeline>
<codeline lineno="662"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0x0</highlight></codeline>
<codeline lineno="663"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>Always</highlight></codeline>
<codeline lineno="664"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="665" refid="hpm__ddrctl__regs_8h_1a5165b2733b85e6075f6d17c78d2f8e7e" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_CRCPARCTL0_DFI_ALERT_ERR_INT_CLR_MASK<sp/>(0x2U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="666" refid="hpm__ddrctl__regs_8h_1a1e92545410d6399483805f171425137d" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_CRCPARCTL0_DFI_ALERT_ERR_INT_CLR_SHIFT<sp/>(1U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="667" refid="hpm__ddrctl__regs_8h_1aac1f017ba67afd2952f091d11db9d442" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_CRCPARCTL0_DFI_ALERT_ERR_INT_CLR_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>DDRCTL_CRCPARCTL0_DFI_ALERT_ERR_INT_CLR_SHIFT)<sp/>&amp;<sp/>DDRCTL_CRCPARCTL0_DFI_ALERT_ERR_INT_CLR_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="668" refid="hpm__ddrctl__regs_8h_1a8241191f0383b57d9f86805d8b6fb5b7" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_CRCPARCTL0_DFI_ALERT_ERR_INT_CLR_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_CRCPARCTL0_DFI_ALERT_ERR_INT_CLR_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_CRCPARCTL0_DFI_ALERT_ERR_INT_CLR_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="669"><highlight class="normal"></highlight></codeline>
<codeline lineno="670"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="671"><highlight class="comment"><sp/>*<sp/>DFI_ALERT_ERR_INT_EN<sp/>(R/W)</highlight></codeline>
<codeline lineno="672"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="673"><highlight class="comment"><sp/>*<sp/>Description:<sp/>Interrupt<sp/>enable<sp/>bit<sp/>for<sp/>DFI<sp/>alert<sp/>error.<sp/>If<sp/>this<sp/>bit<sp/>is<sp/>set,<sp/>any<sp/>parity/CRC<sp/>error<sp/>detected<sp/>on<sp/>the<sp/>dfi_alert_n<sp/>input<sp/>will<sp/>result<sp/>in<sp/>an<sp/>interrupt<sp/>being<sp/>set<sp/>on<sp/>CRCPARSTAT.dfi_alert_err_int.</highlight></codeline>
<codeline lineno="674"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0x0</highlight></codeline>
<codeline lineno="675"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>Always</highlight></codeline>
<codeline lineno="676"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="677" refid="hpm__ddrctl__regs_8h_1a51f7d7f0add41445b8a53507e0fa270d" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_CRCPARCTL0_DFI_ALERT_ERR_INT_EN_MASK<sp/>(0x1U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="678" refid="hpm__ddrctl__regs_8h_1acb4023a21809eb436a55d3fb642f7b3e" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_CRCPARCTL0_DFI_ALERT_ERR_INT_EN_SHIFT<sp/>(0U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="679" refid="hpm__ddrctl__regs_8h_1a909acf2d07f5ec76ff7304c934d63afd" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_CRCPARCTL0_DFI_ALERT_ERR_INT_EN_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>DDRCTL_CRCPARCTL0_DFI_ALERT_ERR_INT_EN_SHIFT)<sp/>&amp;<sp/>DDRCTL_CRCPARCTL0_DFI_ALERT_ERR_INT_EN_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="680" refid="hpm__ddrctl__regs_8h_1a76322b66dccaec08832bf1cebbf8ce46" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_CRCPARCTL0_DFI_ALERT_ERR_INT_EN_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_CRCPARCTL0_DFI_ALERT_ERR_INT_EN_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_CRCPARCTL0_DFI_ALERT_ERR_INT_EN_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="681"><highlight class="normal"></highlight></codeline>
<codeline lineno="682"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Bitfield<sp/>definition<sp/>for<sp/>register:<sp/>CRCPARSTAT<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="683"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="684"><highlight class="comment"><sp/>*<sp/>DFI_ALERT_ERR_INT<sp/>(R)</highlight></codeline>
<codeline lineno="685"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="686"><highlight class="comment"><sp/>*<sp/>Description:<sp/>DFI<sp/>alert<sp/>error<sp/>interrupt.</highlight></codeline>
<codeline lineno="687"><highlight class="comment"><sp/>*<sp/>If<sp/>a<sp/>parity/CRC<sp/>error<sp/>is<sp/>detected<sp/>on<sp/>dfi_alert_n,<sp/>and<sp/>the<sp/>interrupt<sp/>is<sp/>enabled<sp/>by<sp/>CRCPARCTL0.dfi_alert_err_int_en,<sp/>this<sp/>interrupt<sp/>bit<sp/>will<sp/>be<sp/>set.<sp/>It<sp/>will<sp/>remain<sp/>set<sp/>until<sp/>cleared<sp/>by<sp/>CRCPARCTL0.dfi_alert_err_int_clr</highlight></codeline>
<codeline lineno="688"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0x0</highlight></codeline>
<codeline lineno="689"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>Always</highlight></codeline>
<codeline lineno="690"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="691" refid="hpm__ddrctl__regs_8h_1aa3492c70fd781bfa46a3b60e021b45f9" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_CRCPARSTAT_DFI_ALERT_ERR_INT_MASK<sp/>(0x10000UL)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="692" refid="hpm__ddrctl__regs_8h_1a371cd0c1c968b416e7d86818eda26565" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_CRCPARSTAT_DFI_ALERT_ERR_INT_SHIFT<sp/>(16U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="693" refid="hpm__ddrctl__regs_8h_1a318e9a5c5fa64052e9ac322f62989c3b" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_CRCPARSTAT_DFI_ALERT_ERR_INT_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_CRCPARSTAT_DFI_ALERT_ERR_INT_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_CRCPARSTAT_DFI_ALERT_ERR_INT_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="694"><highlight class="normal"></highlight></codeline>
<codeline lineno="695"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="696"><highlight class="comment"><sp/>*<sp/>DFI_ALERT_ERR_CNT<sp/>(R)</highlight></codeline>
<codeline lineno="697"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="698"><highlight class="comment"><sp/>*<sp/>Description:<sp/>DFI<sp/>alert<sp/>error<sp/>count.</highlight></codeline>
<codeline lineno="699"><highlight class="comment"><sp/>*<sp/>If<sp/>a<sp/>parity/CRC<sp/>error<sp/>is<sp/>detected<sp/>on<sp/>dfi_alert_n,<sp/>this<sp/>counter<sp/>be<sp/>incremented.<sp/>This<sp/>is<sp/>independent<sp/>of<sp/>the<sp/>setting<sp/>of<sp/>CRCPARCTL0.dfi_alert_err_int_en.<sp/>It<sp/>will<sp/>saturate<sp/>at<sp/>0xFFFF,<sp/>and<sp/>can<sp/>be<sp/>cleared<sp/>by<sp/>asserting<sp/>CRCPARCTL0.dfi_alert_err_cnt_clr.</highlight></codeline>
<codeline lineno="700"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0x0</highlight></codeline>
<codeline lineno="701"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>Always</highlight></codeline>
<codeline lineno="702"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="703" refid="hpm__ddrctl__regs_8h_1a9d28c18740d305ad637f4941ecbebddb" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_CRCPARSTAT_DFI_ALERT_ERR_CNT_MASK<sp/>(0xFFFFU)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="704" refid="hpm__ddrctl__regs_8h_1ad739267cb567d8dfd25c8f1f3e9324ea" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_CRCPARSTAT_DFI_ALERT_ERR_CNT_SHIFT<sp/>(0U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="705" refid="hpm__ddrctl__regs_8h_1a51a5ef4fdde8fb522555a68908dc6198" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_CRCPARSTAT_DFI_ALERT_ERR_CNT_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_CRCPARSTAT_DFI_ALERT_ERR_CNT_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_CRCPARSTAT_DFI_ALERT_ERR_CNT_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="706"><highlight class="normal"></highlight></codeline>
<codeline lineno="707"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Bitfield<sp/>definition<sp/>for<sp/>register:<sp/>INIT0<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="708"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="709"><highlight class="comment"><sp/>*<sp/>SKIP_DRAM_INIT<sp/>(R/W)</highlight></codeline>
<codeline lineno="710"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="711"><highlight class="comment"><sp/>*<sp/>Description:<sp/>If<sp/>lower<sp/>bit<sp/>is<sp/>enabled<sp/>the<sp/>SDRAM<sp/>initialization<sp/>routine<sp/>is<sp/>skipped.<sp/>The<sp/>upper<sp/>bit<sp/>decides<sp/>what<sp/>state<sp/>the<sp/>controller<sp/>starts<sp/>up<sp/>in<sp/>when<sp/>reset<sp/>is<sp/>removed</highlight></codeline>
<codeline lineno="712"><highlight class="comment"><sp/>*<sp/>00<sp/>-<sp/>SDRAM<sp/>Initialization<sp/>routine<sp/>is<sp/>run<sp/>after<sp/>power-up</highlight></codeline>
<codeline lineno="713"><highlight class="comment"><sp/>*<sp/>01<sp/>-<sp/>SDRAM<sp/>Initialization<sp/>routine<sp/>is<sp/>skipped<sp/>after<sp/>power-<sp/>up.<sp/>Controller<sp/>starts<sp/>up<sp/>in<sp/>Normal<sp/>Mode</highlight></codeline>
<codeline lineno="714"><highlight class="comment"><sp/>*<sp/>11<sp/>-<sp/>SDRAM<sp/>Initialization<sp/>routine<sp/>is<sp/>skipped<sp/>after<sp/>power-<sp/>up.<sp/>Controller<sp/>starts<sp/>up<sp/>in<sp/>Self-refresh<sp/>Mode</highlight></codeline>
<codeline lineno="715"><highlight class="comment"><sp/>*<sp/>10<sp/>-<sp/>SDRAM<sp/>Initialization<sp/>routine<sp/>is<sp/>run<sp/>after<sp/>power-up.</highlight></codeline>
<codeline lineno="716"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0x0</highlight></codeline>
<codeline lineno="717"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>Always</highlight></codeline>
<codeline lineno="718"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="719" refid="hpm__ddrctl__regs_8h_1ac7d64e4fefea8d3f87b7a4a39382dbe9" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_INIT0_SKIP_DRAM_INIT_MASK<sp/>(0xC0000000UL)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="720" refid="hpm__ddrctl__regs_8h_1aaab89748c3649c5420f72153f017cd83" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_INIT0_SKIP_DRAM_INIT_SHIFT<sp/>(30U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="721" refid="hpm__ddrctl__regs_8h_1a28fc458e5f29e07cdc9a3e3bb2ffbb89" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_INIT0_SKIP_DRAM_INIT_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>DDRCTL_INIT0_SKIP_DRAM_INIT_SHIFT)<sp/>&amp;<sp/>DDRCTL_INIT0_SKIP_DRAM_INIT_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="722" refid="hpm__ddrctl__regs_8h_1aec0d5313419f4530fb91fddddab34961" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_INIT0_SKIP_DRAM_INIT_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_INIT0_SKIP_DRAM_INIT_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_INIT0_SKIP_DRAM_INIT_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="723"><highlight class="normal"></highlight></codeline>
<codeline lineno="724"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="725"><highlight class="comment"><sp/>*<sp/>POST_CKE_X1024<sp/>(R/W)</highlight></codeline>
<codeline lineno="726"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="727"><highlight class="comment"><sp/>*<sp/>Description:<sp/>Cycles<sp/>to<sp/>wait<sp/>after<sp/>driving<sp/>CKE<sp/>high<sp/>to<sp/>start<sp/>the<sp/>SDRAM<sp/>initialization<sp/>sequence.</highlight></codeline>
<codeline lineno="728"><highlight class="comment"><sp/>*<sp/>Unit:<sp/>1024<sp/>clocks.</highlight></codeline>
<codeline lineno="729"><highlight class="comment"><sp/>*<sp/>DDR2<sp/>typically<sp/>requires<sp/>a<sp/>400<sp/>ns<sp/>delay,<sp/>requiring<sp/>this<sp/>value<sp/>to<sp/>be<sp/>programmed<sp/>to<sp/>2<sp/>at<sp/>all<sp/>clock<sp/>speeds.</highlight></codeline>
<codeline lineno="730"><highlight class="comment"><sp/>*<sp/>LPDDR2/LPDDR3<sp/>typically<sp/>requires<sp/>this<sp/>to<sp/>be<sp/>programmed<sp/>for<sp/>a<sp/>delay<sp/>of<sp/>200<sp/>us.</highlight></codeline>
<codeline lineno="731"><highlight class="comment"><sp/>*<sp/>For<sp/>configurations<sp/>with<sp/>MEMC_FREQ_RATIO=2,<sp/>program<sp/>this<sp/>to<sp/>JEDEC<sp/>spec<sp/>value<sp/>divided<sp/>by<sp/>2,<sp/>and<sp/>round<sp/>it<sp/>up<sp/>to<sp/>next<sp/>integer<sp/>value.</highlight></codeline>
<codeline lineno="732"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0x2</highlight></codeline>
<codeline lineno="733"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>Always</highlight></codeline>
<codeline lineno="734"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="735" refid="hpm__ddrctl__regs_8h_1af03ef000b7bf5f0ab4f0f472ee73c21a" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_INIT0_POST_CKE_X1024_MASK<sp/>(0x3FF0000UL)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="736" refid="hpm__ddrctl__regs_8h_1a2a6eaaac99c90abcce44a3168a831776" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_INIT0_POST_CKE_X1024_SHIFT<sp/>(16U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="737" refid="hpm__ddrctl__regs_8h_1a466f0d1940f84fad29bd5f0898cb5ccf" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_INIT0_POST_CKE_X1024_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>DDRCTL_INIT0_POST_CKE_X1024_SHIFT)<sp/>&amp;<sp/>DDRCTL_INIT0_POST_CKE_X1024_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="738" refid="hpm__ddrctl__regs_8h_1ad8840e29d1ec2f5c3b332b55c2d4eb6a" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_INIT0_POST_CKE_X1024_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_INIT0_POST_CKE_X1024_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_INIT0_POST_CKE_X1024_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="739"><highlight class="normal"></highlight></codeline>
<codeline lineno="740"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="741"><highlight class="comment"><sp/>*<sp/>PRE_CKE_X1024<sp/>(R/W)</highlight></codeline>
<codeline lineno="742"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="743"><highlight class="comment"><sp/>*<sp/>Description:<sp/>Cycles<sp/>to<sp/>wait<sp/>after<sp/>reset<sp/>before<sp/>driving<sp/>CKE<sp/>high<sp/>to<sp/>start<sp/>the<sp/>SDRAM<sp/>initialization<sp/>sequence.</highlight></codeline>
<codeline lineno="744"><highlight class="comment"><sp/>*<sp/>Unit:<sp/>1024<sp/>clock<sp/>cycles.</highlight></codeline>
<codeline lineno="745"><highlight class="comment"><sp/>*<sp/>DDR2<sp/>specifications<sp/>typically<sp/>require<sp/>this<sp/>to<sp/>be<sp/>programmed<sp/>for<sp/>a<sp/>delay<sp/>of<sp/>&gt;=<sp/>200<sp/>us.</highlight></codeline>
<codeline lineno="746"><highlight class="comment"><sp/>*<sp/>LPDDR2/LPDDR3:<sp/>tINIT1<sp/>of<sp/>100<sp/>ns<sp/>(min)</highlight></codeline>
<codeline lineno="747"><highlight class="comment"><sp/>*<sp/>For<sp/>configurations<sp/>with<sp/>MEMC_FREQ_RATIO=2,<sp/>program<sp/>this<sp/>to<sp/>JEDEC<sp/>spec<sp/>value<sp/>divided<sp/>by<sp/>2,<sp/>and<sp/>round<sp/>it<sp/>up<sp/>to<sp/>next<sp/>integer<sp/>value.</highlight></codeline>
<codeline lineno="748"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0x4e</highlight></codeline>
<codeline lineno="749"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>Always</highlight></codeline>
<codeline lineno="750"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="751" refid="hpm__ddrctl__regs_8h_1adab614be66017f30d339074b2216e212" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_INIT0_PRE_CKE_X1024_MASK<sp/>(0x3FFU)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="752" refid="hpm__ddrctl__regs_8h_1a3d9529aadae797b77a1a6e41feaf3d0f" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_INIT0_PRE_CKE_X1024_SHIFT<sp/>(0U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="753" refid="hpm__ddrctl__regs_8h_1a92a214f6260064b12acccc4f12a197d6" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_INIT0_PRE_CKE_X1024_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>DDRCTL_INIT0_PRE_CKE_X1024_SHIFT)<sp/>&amp;<sp/>DDRCTL_INIT0_PRE_CKE_X1024_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="754" refid="hpm__ddrctl__regs_8h_1a77614264a732352df6f2e5309a277065" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_INIT0_PRE_CKE_X1024_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_INIT0_PRE_CKE_X1024_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_INIT0_PRE_CKE_X1024_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="755"><highlight class="normal"></highlight></codeline>
<codeline lineno="756"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Bitfield<sp/>definition<sp/>for<sp/>register:<sp/>INIT1<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="757"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="758"><highlight class="comment"><sp/>*<sp/>DRAM_RSTN_X1024<sp/>(R/W)</highlight></codeline>
<codeline lineno="759"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="760"><highlight class="comment"><sp/>*<sp/>Description:<sp/>Number<sp/>of<sp/>cycles<sp/>to<sp/>assert<sp/>SDRAM<sp/>reset<sp/>signal<sp/>during<sp/>init<sp/>sequence.</highlight></codeline>
<codeline lineno="761"><highlight class="comment"><sp/>*<sp/>This<sp/>is<sp/>only<sp/>present<sp/>for<sp/>designs<sp/>supporting<sp/>DDR3/DDR4<sp/>devices.<sp/>For<sp/>use<sp/>with<sp/>a<sp/>Synopsys<sp/>DDR<sp/>PHY,<sp/>this<sp/>should<sp/>be<sp/>set<sp/>to<sp/>a<sp/>minimum<sp/>of<sp/>1</highlight></codeline>
<codeline lineno="762"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0x0</highlight></codeline>
<codeline lineno="763"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>MEMC_DDR3==1<sp/>||<sp/>MEMC_DDR4==1</highlight></codeline>
<codeline lineno="764"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="765" refid="hpm__ddrctl__regs_8h_1ad5350dce320540748218510c52d0a5da" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_INIT1_DRAM_RSTN_X1024_MASK<sp/>(0xFF0000UL)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="766" refid="hpm__ddrctl__regs_8h_1aada38e877b6d9fa9d164d305340ff5b2" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_INIT1_DRAM_RSTN_X1024_SHIFT<sp/>(16U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="767" refid="hpm__ddrctl__regs_8h_1acdce278e069144221d07cea76bfe97e6" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_INIT1_DRAM_RSTN_X1024_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>DDRCTL_INIT1_DRAM_RSTN_X1024_SHIFT)<sp/>&amp;<sp/>DDRCTL_INIT1_DRAM_RSTN_X1024_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="768" refid="hpm__ddrctl__regs_8h_1aa72b8f3c14dae4a05255d321f01dc0c4" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_INIT1_DRAM_RSTN_X1024_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_INIT1_DRAM_RSTN_X1024_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_INIT1_DRAM_RSTN_X1024_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="769"><highlight class="normal"></highlight></codeline>
<codeline lineno="770"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="771"><highlight class="comment"><sp/>*<sp/>FINAL_WAIT_X32<sp/>(R/W)</highlight></codeline>
<codeline lineno="772"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="773"><highlight class="comment"><sp/>*<sp/>Description:<sp/>Cycles<sp/>to<sp/>wait<sp/>after<sp/>completing<sp/>the<sp/>SDRAM<sp/>initialization<sp/>sequence<sp/>before<sp/>starting<sp/>the<sp/>dynamic<sp/>scheduler.</highlight></codeline>
<codeline lineno="774"><highlight class="comment"><sp/>*<sp/>Unit:<sp/>Counts<sp/>of<sp/>a<sp/>global<sp/>timer<sp/>that<sp/>pulses<sp/>every<sp/>32<sp/>clock<sp/>cycles.</highlight></codeline>
<codeline lineno="775"><highlight class="comment"><sp/>*<sp/>There<sp/>is<sp/>no<sp/>known<sp/>specific<sp/>requirement<sp/>for<sp/>this;<sp/>it<sp/>may<sp/>be<sp/>set<sp/>to<sp/>zero.</highlight></codeline>
<codeline lineno="776"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0x0</highlight></codeline>
<codeline lineno="777"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>Always</highlight></codeline>
<codeline lineno="778"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="779" refid="hpm__ddrctl__regs_8h_1aa4b82c3b739d38101884962598d7288d" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_INIT1_FINAL_WAIT_X32_MASK<sp/>(0x7F00U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="780" refid="hpm__ddrctl__regs_8h_1a8358402f55084015ab3dbdf2b417ee84" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_INIT1_FINAL_WAIT_X32_SHIFT<sp/>(8U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="781" refid="hpm__ddrctl__regs_8h_1a3bebfaf6d6e2ecd72227fd86e86e9e7f" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_INIT1_FINAL_WAIT_X32_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>DDRCTL_INIT1_FINAL_WAIT_X32_SHIFT)<sp/>&amp;<sp/>DDRCTL_INIT1_FINAL_WAIT_X32_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="782" refid="hpm__ddrctl__regs_8h_1aa4abd4fc0e827334fc0ac380c7753a3d" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_INIT1_FINAL_WAIT_X32_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_INIT1_FINAL_WAIT_X32_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_INIT1_FINAL_WAIT_X32_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="783"><highlight class="normal"></highlight></codeline>
<codeline lineno="784"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="785"><highlight class="comment"><sp/>*<sp/>PRE_OCD_X32<sp/>(R/W)</highlight></codeline>
<codeline lineno="786"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="787"><highlight class="comment"><sp/>*<sp/>Description:<sp/>Wait<sp/>period<sp/>before<sp/>driving<sp/>the<sp/>OCD<sp/>complete<sp/>command<sp/>to<sp/>SDRAM.</highlight></codeline>
<codeline lineno="788"><highlight class="comment"><sp/>*<sp/>Unit:<sp/>Counts<sp/>of<sp/>a<sp/>global<sp/>timer<sp/>that<sp/>pulses<sp/>every<sp/>32<sp/>clock<sp/>cycles.</highlight></codeline>
<codeline lineno="789"><highlight class="comment"><sp/>*<sp/>There<sp/>is<sp/>no<sp/>known<sp/>specific<sp/>requirement<sp/>for<sp/>this;<sp/>it<sp/>may<sp/>be<sp/>set<sp/>to<sp/>zero.</highlight></codeline>
<codeline lineno="790"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0x0</highlight></codeline>
<codeline lineno="791"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>Always</highlight></codeline>
<codeline lineno="792"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="793" refid="hpm__ddrctl__regs_8h_1acd9a16bc35cc81e3bf05b45fe508383b" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_INIT1_PRE_OCD_X32_MASK<sp/>(0xFU)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="794" refid="hpm__ddrctl__regs_8h_1a62d2cb326e2b0ace96796eb042f05d87" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_INIT1_PRE_OCD_X32_SHIFT<sp/>(0U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="795" refid="hpm__ddrctl__regs_8h_1aae4a189d1295b8d304421b77ced6e377" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_INIT1_PRE_OCD_X32_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>DDRCTL_INIT1_PRE_OCD_X32_SHIFT)<sp/>&amp;<sp/>DDRCTL_INIT1_PRE_OCD_X32_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="796" refid="hpm__ddrctl__regs_8h_1a5dfbe91b8bc5da49057f578286eb8f27" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_INIT1_PRE_OCD_X32_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_INIT1_PRE_OCD_X32_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_INIT1_PRE_OCD_X32_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="797"><highlight class="normal"></highlight></codeline>
<codeline lineno="798"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Bitfield<sp/>definition<sp/>for<sp/>register:<sp/>INIT3<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="799"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="800"><highlight class="comment"><sp/>*<sp/>MR<sp/>(R/W)</highlight></codeline>
<codeline lineno="801"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="802"><highlight class="comment"><sp/>*<sp/>Description:<sp/>DDR2:<sp/>Value<sp/>to<sp/>write<sp/>to<sp/>MR<sp/>register.<sp/>Bit<sp/>8<sp/>is<sp/>for<sp/>DLL<sp/>and<sp/>the<sp/>setting<sp/>here<sp/>is<sp/>ignored.<sp/>The<sp/>uMCTL2<sp/>sets<sp/>this<sp/>bit<sp/>appropriately.</highlight></codeline>
<codeline lineno="803"><highlight class="comment"><sp/>*<sp/>DDR3/DDR4:<sp/>Value<sp/>loaded<sp/>into<sp/>MR0<sp/>register.<sp/>mDDR:<sp/>Value<sp/>to<sp/>write<sp/>to<sp/>MR<sp/>register.</highlight></codeline>
<codeline lineno="804"><highlight class="comment"><sp/>*<sp/>LPDDR2/LPDDR3<sp/>-<sp/>Value<sp/>to<sp/>write<sp/>to<sp/>MR1<sp/>register</highlight></codeline>
<codeline lineno="805"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0x0</highlight></codeline>
<codeline lineno="806"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>Always</highlight></codeline>
<codeline lineno="807"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="808" refid="hpm__ddrctl__regs_8h_1a0f4587cf4574c977c28c4bf9eefbc902" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_INIT3_MR_MASK<sp/>(0xFFFF0000UL)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="809" refid="hpm__ddrctl__regs_8h_1ad16fdb2f85033f1cb068edede0ea5f74" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_INIT3_MR_SHIFT<sp/>(16U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="810" refid="hpm__ddrctl__regs_8h_1a366eaf167a1daa3f5bcf57e8e7afb069" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_INIT3_MR_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>DDRCTL_INIT3_MR_SHIFT)<sp/>&amp;<sp/>DDRCTL_INIT3_MR_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="811" refid="hpm__ddrctl__regs_8h_1a35e9211a2225ea35f78618c8ecc6d56f" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_INIT3_MR_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_INIT3_MR_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_INIT3_MR_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="812"><highlight class="normal"></highlight></codeline>
<codeline lineno="813"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="814"><highlight class="comment"><sp/>*<sp/>EMR<sp/>(R/W)</highlight></codeline>
<codeline lineno="815"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="816"><highlight class="comment"><sp/>*<sp/>Description:<sp/>DDR2:<sp/>Value<sp/>to<sp/>write<sp/>to<sp/>EMR<sp/>register.<sp/>Bits<sp/>9:7<sp/>are<sp/>for<sp/>OCD<sp/>and<sp/>the<sp/>setting<sp/>in<sp/>this<sp/>register<sp/>is<sp/>ignored.<sp/>The<sp/>uMCTL2<sp/>sets<sp/>those<sp/>bits<sp/>appropriately.</highlight></codeline>
<codeline lineno="817"><highlight class="comment"><sp/>*<sp/>DDR3/DDR4:<sp/>Value<sp/>to<sp/>write<sp/>to<sp/>MR1<sp/>register<sp/>Set<sp/>bit<sp/>7<sp/>to<sp/>0.<sp/>If<sp/>PHY-evaluation<sp/>mode<sp/>training<sp/>is<sp/>enabled,<sp/>this<sp/>bit<sp/>is<sp/>set<sp/>appropriately<sp/>by<sp/>the<sp/>uMCTL2<sp/>during<sp/>write<sp/>leveling.</highlight></codeline>
<codeline lineno="818"><highlight class="comment"><sp/>*<sp/>mDDR:<sp/>Value<sp/>to<sp/>write<sp/>to<sp/>EMR<sp/>register.<sp/>LPDDR2/LPDDR3<sp/>-<sp/>Value<sp/>to<sp/>write<sp/>to<sp/>MR2<sp/>register<sp/>Value<sp/>After<sp/>Reset:<sp/>0x510</highlight></codeline>
<codeline lineno="819"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>Always</highlight></codeline>
<codeline lineno="820"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="821" refid="hpm__ddrctl__regs_8h_1a16be545d55345eea7128cc83ac536038" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_INIT3_EMR_MASK<sp/>(0xFFFFU)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="822" refid="hpm__ddrctl__regs_8h_1a3acae4d41845e77cadd85edc1b6d0880" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_INIT3_EMR_SHIFT<sp/>(0U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="823" refid="hpm__ddrctl__regs_8h_1a3074215eee42bbc8c0ee58973e204872" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_INIT3_EMR_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>DDRCTL_INIT3_EMR_SHIFT)<sp/>&amp;<sp/>DDRCTL_INIT3_EMR_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="824" refid="hpm__ddrctl__regs_8h_1a1285444f9a82f87290f2256e0be8befd" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_INIT3_EMR_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_INIT3_EMR_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_INIT3_EMR_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="825"><highlight class="normal"></highlight></codeline>
<codeline lineno="826"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Bitfield<sp/>definition<sp/>for<sp/>register:<sp/>INIT4<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="827"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="828"><highlight class="comment"><sp/>*<sp/>EMR2<sp/>(R/W)</highlight></codeline>
<codeline lineno="829"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="830"><highlight class="comment"><sp/>*<sp/>Description:<sp/>DDR2:<sp/>Value<sp/>to<sp/>write<sp/>to<sp/>EMR2<sp/>register.<sp/>DDR3/DDR4:<sp/>Value<sp/>to<sp/>write<sp/>to<sp/>MR2<sp/>register<sp/>LPDDR2/LPDDR3:<sp/>Value<sp/>to<sp/>write<sp/>to<sp/>MR3<sp/>register<sp/>mDDR:<sp/>Unused</highlight></codeline>
<codeline lineno="831"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0x0</highlight></codeline>
<codeline lineno="832"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>Always</highlight></codeline>
<codeline lineno="833"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="834" refid="hpm__ddrctl__regs_8h_1a3c1a1dab8e0791c6eccf9248be42656f" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_INIT4_EMR2_MASK<sp/>(0xFFFF0000UL)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="835" refid="hpm__ddrctl__regs_8h_1a45d2655cc32039371a4bd97b0f0a7926" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_INIT4_EMR2_SHIFT<sp/>(16U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="836" refid="hpm__ddrctl__regs_8h_1a8d95ed24142e5c5e0e7e276f413f9880" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_INIT4_EMR2_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>DDRCTL_INIT4_EMR2_SHIFT)<sp/>&amp;<sp/>DDRCTL_INIT4_EMR2_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="837" refid="hpm__ddrctl__regs_8h_1a4fd58c0bedf1e663c2fc5ad356fe8b98" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_INIT4_EMR2_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_INIT4_EMR2_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_INIT4_EMR2_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="838"><highlight class="normal"></highlight></codeline>
<codeline lineno="839"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="840"><highlight class="comment"><sp/>*<sp/>EMR3<sp/>(R/W)</highlight></codeline>
<codeline lineno="841"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="842"><highlight class="comment"><sp/>*<sp/>Description:<sp/>DDR2:<sp/>Value<sp/>to<sp/>write<sp/>to<sp/>EMR3<sp/>register.<sp/>DDR3/DDR4:<sp/>Value<sp/>to<sp/>write<sp/>to<sp/>MR3<sp/>register<sp/>mDDR/LPDDR2/LPDDR3:<sp/>Unused</highlight></codeline>
<codeline lineno="843"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0x0</highlight></codeline>
<codeline lineno="844"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>Always</highlight></codeline>
<codeline lineno="845"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="846" refid="hpm__ddrctl__regs_8h_1a7c10330dfdd662b4f79227efef981782" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_INIT4_EMR3_MASK<sp/>(0xFFFFU)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="847" refid="hpm__ddrctl__regs_8h_1a2be8c9aa2840625fd0231930155777a8" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_INIT4_EMR3_SHIFT<sp/>(0U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="848" refid="hpm__ddrctl__regs_8h_1a1303553377f83c15698b9df739765e53" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_INIT4_EMR3_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>DDRCTL_INIT4_EMR3_SHIFT)<sp/>&amp;<sp/>DDRCTL_INIT4_EMR3_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="849" refid="hpm__ddrctl__regs_8h_1a168dd7ef22146296022fe0428ef9ade3" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_INIT4_EMR3_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_INIT4_EMR3_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_INIT4_EMR3_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="850"><highlight class="normal"></highlight></codeline>
<codeline lineno="851"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Bitfield<sp/>definition<sp/>for<sp/>register:<sp/>INIT5<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="852"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="853"><highlight class="comment"><sp/>*<sp/>DEV_ZQINIT_X32<sp/>(R/W)</highlight></codeline>
<codeline lineno="854"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="855"><highlight class="comment"><sp/>*<sp/>Description:<sp/>ZQ<sp/>initial<sp/>calibration,<sp/>tZQINIT.<sp/>Present<sp/>only<sp/>in<sp/>designs<sp/>configured<sp/>to<sp/>support<sp/>DDR3<sp/>or<sp/>DDR4<sp/>or<sp/>LPDDR2/LPDDR3.</highlight></codeline>
<codeline lineno="856"><highlight class="comment"><sp/>*<sp/>Unit:<sp/>32<sp/>clock<sp/>cycles.</highlight></codeline>
<codeline lineno="857"><highlight class="comment"><sp/>*<sp/>DDR3<sp/>typically<sp/>requires<sp/>512<sp/>clocks.<sp/>DDR4<sp/>requires<sp/>1024<sp/>clocks.</highlight></codeline>
<codeline lineno="858"><highlight class="comment"><sp/>*<sp/>LPDDR2/LPDDR3<sp/>requires<sp/>1<sp/>us.</highlight></codeline>
<codeline lineno="859"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0x10</highlight></codeline>
<codeline lineno="860"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>MEMC_DDR3==1<sp/>||<sp/>MEMC_DDR4<sp/>==<sp/>1<sp/>||<sp/>MEMC_LPDDR2==1</highlight></codeline>
<codeline lineno="861"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="862" refid="hpm__ddrctl__regs_8h_1a6cb35f58a888c21b91d5159a91003bcd" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_INIT5_DEV_ZQINIT_X32_MASK<sp/>(0xFF0000UL)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="863" refid="hpm__ddrctl__regs_8h_1a89c55acbe5c076da1bc318b080790bf8" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_INIT5_DEV_ZQINIT_X32_SHIFT<sp/>(16U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="864" refid="hpm__ddrctl__regs_8h_1a629f103bfb5cabeeead855340b5cf7d7" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_INIT5_DEV_ZQINIT_X32_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>DDRCTL_INIT5_DEV_ZQINIT_X32_SHIFT)<sp/>&amp;<sp/>DDRCTL_INIT5_DEV_ZQINIT_X32_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="865" refid="hpm__ddrctl__regs_8h_1a62cecdec75b566b601ea6b2dd886e341" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_INIT5_DEV_ZQINIT_X32_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_INIT5_DEV_ZQINIT_X32_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_INIT5_DEV_ZQINIT_X32_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="866"><highlight class="normal"></highlight></codeline>
<codeline lineno="867"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Bitfield<sp/>definition<sp/>for<sp/>register:<sp/>DIMMCTL<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="868"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="869"><highlight class="comment"><sp/>*<sp/>DIMM_ADDR_MIRR_EN<sp/>(R/W)</highlight></codeline>
<codeline lineno="870"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="871"><highlight class="comment"><sp/>*<sp/>Description:<sp/>Address<sp/>Mirroring<sp/>Enable<sp/>(for<sp/>multi-rank<sp/>UDIMM<sp/>implementations<sp/>and<sp/>multi-rank<sp/>DDR4<sp/>RDIMM<sp/>implementations).</highlight></codeline>
<codeline lineno="872"><highlight class="comment"><sp/>*<sp/>Some<sp/>UDIMMs<sp/>and<sp/>DDR4<sp/>RDIMMs<sp/>implement<sp/>address<sp/>mirroring<sp/>for<sp/>odd<sp/>ranks,<sp/>which<sp/>means<sp/>that<sp/>the<sp/>following<sp/>address,<sp/>bank<sp/>address<sp/>and<sp/>bank<sp/>group<sp/>bits<sp/>are<sp/>swapped:<sp/>(A3,<sp/>A4),<sp/>(A5,<sp/>A6),<sp/>(A7,<sp/>A8),<sp/>(BA0,<sp/>BA1)<sp/>and<sp/>also<sp/>(A11,<sp/>A13),</highlight></codeline>
<codeline lineno="873"><highlight class="comment"><sp/>*<sp/>(BG0,<sp/>BG1)<sp/>for<sp/>the<sp/>DDR4.<sp/>Setting<sp/>this<sp/>bit<sp/>ensures<sp/>that,<sp/>for<sp/>mode<sp/>register<sp/>accesses<sp/>during<sp/>the<sp/>automatic<sp/>initialization<sp/>routine,<sp/>these<sp/>bits<sp/>are<sp/>swapped<sp/>within<sp/>the<sp/>uMCTL2<sp/>to<sp/>compensate<sp/>for<sp/>this<sp/>UDIMM/RDIMM<sp/>swapping.<sp/>In<sp/>addition<sp/>to<sp/>the<sp/>automatic<sp/>initialization<sp/>routine,<sp/>in<sp/>case<sp/>of<sp/>DDR4<sp/>UDIMM/RDIMM,<sp/>they<sp/>are<sp/>swapped<sp/>during<sp/>the<sp/>automatic<sp/>MRS<sp/>access<sp/>to<sp/>enable/disable<sp/>of<sp/>a<sp/>particular<sp/>DDR4<sp/>feature.</highlight></codeline>
<codeline lineno="874"><highlight class="comment"><sp/>*<sp/>Note:<sp/>This<sp/>has<sp/>no<sp/>effect<sp/>on<sp/>the<sp/>address<sp/>of<sp/>any<sp/>other<sp/>memory<sp/>accesses,<sp/>or<sp/>of<sp/>software-driven<sp/>mode<sp/>register<sp/>accesses.</highlight></codeline>
<codeline lineno="875"><highlight class="comment"><sp/>*<sp/>This<sp/>is<sp/>not<sp/>supported<sp/>for<sp/>mDDR,<sp/>LPDDR2<sp/>or<sp/>LPDDR3<sp/>SDRAMs.</highlight></codeline>
<codeline lineno="876"><highlight class="comment"><sp/>*<sp/>Note:<sp/>In<sp/>case<sp/>of<sp/>x16<sp/>DDR4<sp/>DIMMs,<sp/>BG1<sp/>output<sp/>of<sp/>MRS<sp/>for<sp/>the<sp/>odd<sp/>ranks<sp/>is<sp/>same<sp/>as<sp/>BG0<sp/>because<sp/>BG1<sp/>is<sp/>invalid,<sp/>hence<sp/>dimm_dis_bg_mirroring<sp/>register<sp/>must<sp/>be<sp/>set<sp/>to<sp/>1.</highlight></codeline>
<codeline lineno="877"><highlight class="comment"><sp/>*<sp/>1<sp/>-<sp/>For<sp/>odd<sp/>ranks,<sp/>implement<sp/>address<sp/>mirroring<sp/>for<sp/>MRS<sp/>commands<sp/>to<sp/>during<sp/>initialization<sp/>and<sp/>for<sp/>any<sp/>automatic<sp/>DDR4<sp/>MRS<sp/>commands<sp/>(to<sp/>be<sp/>used<sp/>if<sp/>UDIMM/RDIMM<sp/>implements<sp/>address<sp/>mirroring)</highlight></codeline>
<codeline lineno="878"><highlight class="comment"><sp/>*<sp/>0<sp/>-<sp/>Do<sp/>not<sp/>implement<sp/>address<sp/>mirroring</highlight></codeline>
<codeline lineno="879"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0x0</highlight></codeline>
<codeline lineno="880"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>Always</highlight></codeline>
<codeline lineno="881"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="882" refid="hpm__ddrctl__regs_8h_1a0835dde96a12e542e7b2a5b290dc1098" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DIMMCTL_DIMM_ADDR_MIRR_EN_MASK<sp/>(0x2U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="883" refid="hpm__ddrctl__regs_8h_1abd8afa808f111d403df453d36a98892c" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DIMMCTL_DIMM_ADDR_MIRR_EN_SHIFT<sp/>(1U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="884" refid="hpm__ddrctl__regs_8h_1a25007cc4255176c33717683049755c25" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DIMMCTL_DIMM_ADDR_MIRR_EN_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>DDRCTL_DIMMCTL_DIMM_ADDR_MIRR_EN_SHIFT)<sp/>&amp;<sp/>DDRCTL_DIMMCTL_DIMM_ADDR_MIRR_EN_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="885" refid="hpm__ddrctl__regs_8h_1ab2324a811c99192393b3d5ee060206d7" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DIMMCTL_DIMM_ADDR_MIRR_EN_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_DIMMCTL_DIMM_ADDR_MIRR_EN_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_DIMMCTL_DIMM_ADDR_MIRR_EN_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="886"><highlight class="normal"></highlight></codeline>
<codeline lineno="887"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="888"><highlight class="comment"><sp/>*<sp/>DIMM_STAGGER_CS_EN<sp/>(R/W)</highlight></codeline>
<codeline lineno="889"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="890"><highlight class="comment"><sp/>*<sp/>Description:<sp/>Staggering<sp/>enable<sp/>for<sp/>multi-rank<sp/>accesses<sp/>(for<sp/>multi-rank<sp/>UDIMM<sp/>and<sp/>RDIMM<sp/>implementations<sp/>only).<sp/>This<sp/>is<sp/>not<sp/>supported<sp/>for<sp/>DDR4,<sp/>mDDR,<sp/>LPDDR2<sp/>or<sp/>LPDDR3<sp/>SDRAMs.</highlight></codeline>
<codeline lineno="891"><highlight class="comment"><sp/>*<sp/>1<sp/>-<sp/>Stagger<sp/>accesses<sp/>to<sp/>even<sp/>and<sp/>odd<sp/>ranks</highlight></codeline>
<codeline lineno="892"><highlight class="comment"><sp/>*<sp/>0<sp/>-<sp/>Do<sp/>not<sp/>stagger<sp/>accesses</highlight></codeline>
<codeline lineno="893"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0x0</highlight></codeline>
<codeline lineno="894"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>Always</highlight></codeline>
<codeline lineno="895"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="896" refid="hpm__ddrctl__regs_8h_1a1e5aa75ec52925357570bcdf9253491d" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DIMMCTL_DIMM_STAGGER_CS_EN_MASK<sp/>(0x1U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="897" refid="hpm__ddrctl__regs_8h_1a6a6cae705f8bb9352c9dc3da25ee9239" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DIMMCTL_DIMM_STAGGER_CS_EN_SHIFT<sp/>(0U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="898" refid="hpm__ddrctl__regs_8h_1a7d19c4ec641810b9235b93b20690f67e" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DIMMCTL_DIMM_STAGGER_CS_EN_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>DDRCTL_DIMMCTL_DIMM_STAGGER_CS_EN_SHIFT)<sp/>&amp;<sp/>DDRCTL_DIMMCTL_DIMM_STAGGER_CS_EN_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="899" refid="hpm__ddrctl__regs_8h_1ae8f441b577cc399f02786542ca3d9e87" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DIMMCTL_DIMM_STAGGER_CS_EN_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_DIMMCTL_DIMM_STAGGER_CS_EN_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_DIMMCTL_DIMM_STAGGER_CS_EN_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="900"><highlight class="normal"></highlight></codeline>
<codeline lineno="901"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Bitfield<sp/>definition<sp/>for<sp/>register:<sp/>RANKCTL<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="902"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="903"><highlight class="comment"><sp/>*<sp/>DIFF_RANK_WR_GAP<sp/>(R/W)</highlight></codeline>
<codeline lineno="904"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="905"><highlight class="comment"><sp/>*<sp/>Description:<sp/>Only<sp/>present<sp/>for<sp/>multi-rank<sp/>configurations.<sp/>Indicates<sp/>the<sp/>number<sp/>of<sp/>clocks<sp/>of<sp/>gap<sp/>in<sp/>data<sp/>responses<sp/>when<sp/>performing<sp/>consecutive<sp/>writes<sp/>to<sp/>different<sp/>ranks.</highlight></codeline>
<codeline lineno="906"><highlight class="comment"><sp/>*<sp/>This<sp/>is<sp/>used<sp/>to<sp/>switch<sp/>the<sp/>delays<sp/>in<sp/>the<sp/>PHY<sp/>to<sp/>match<sp/>the<sp/>rank<sp/>requirements.</highlight></codeline>
<codeline lineno="907"><highlight class="comment"><sp/>*<sp/>The<sp/>value<sp/>programmed<sp/>in<sp/>this<sp/>register<sp/>takes<sp/>care<sp/>of<sp/>the<sp/>ODT<sp/>switch<sp/>off<sp/>timing<sp/>requirement<sp/>when<sp/>switching<sp/>ranks<sp/>during<sp/>writes.</highlight></codeline>
<codeline lineno="908"><highlight class="comment"><sp/>*<sp/>For<sp/>configurations<sp/>with<sp/>MEMC_FREQ_RATIO=2,<sp/>program<sp/>this<sp/>to<sp/>(N/2)<sp/>and<sp/>round<sp/>it<sp/>up<sp/>to<sp/>the<sp/>next<sp/>integer<sp/>value.<sp/>N<sp/>is<sp/>value<sp/>required<sp/>by<sp/>PHY,<sp/>in<sp/>terms<sp/>of<sp/>PHY<sp/>clocks.</highlight></codeline>
<codeline lineno="909"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0x6</highlight></codeline>
<codeline lineno="910"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>MEMC_NUM_RANKS&gt;1</highlight></codeline>
<codeline lineno="911"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="912" refid="hpm__ddrctl__regs_8h_1a5208430fccc65f7cd4e80b36dd8fffe5" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_RANKCTL_DIFF_RANK_WR_GAP_MASK<sp/>(0xF00U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="913" refid="hpm__ddrctl__regs_8h_1a94e9c0a5e28eab681edc3eace707eccf" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_RANKCTL_DIFF_RANK_WR_GAP_SHIFT<sp/>(8U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="914" refid="hpm__ddrctl__regs_8h_1adb668caab4af1a607da32127f8b37567" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_RANKCTL_DIFF_RANK_WR_GAP_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>DDRCTL_RANKCTL_DIFF_RANK_WR_GAP_SHIFT)<sp/>&amp;<sp/>DDRCTL_RANKCTL_DIFF_RANK_WR_GAP_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="915" refid="hpm__ddrctl__regs_8h_1ad6a5ded8c4912a36acf09ce443945249" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_RANKCTL_DIFF_RANK_WR_GAP_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_RANKCTL_DIFF_RANK_WR_GAP_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_RANKCTL_DIFF_RANK_WR_GAP_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="916"><highlight class="normal"></highlight></codeline>
<codeline lineno="917"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="918"><highlight class="comment"><sp/>*<sp/>DIFF_RANK_RD_GAP<sp/>(R/W)</highlight></codeline>
<codeline lineno="919"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="920"><highlight class="comment"><sp/>*<sp/>Description:<sp/>Only<sp/>present<sp/>for<sp/>multi-rank<sp/>configurations.<sp/>Indicates<sp/>the<sp/>number<sp/>of<sp/>clocks<sp/>of<sp/>gap<sp/>in<sp/>data<sp/>responses<sp/>when<sp/>performing<sp/>consecutive<sp/>reads<sp/>to<sp/>different<sp/>ranks.</highlight></codeline>
<codeline lineno="921"><highlight class="comment"><sp/>*<sp/>This<sp/>is<sp/>used<sp/>to<sp/>switch<sp/>the<sp/>delays<sp/>in<sp/>the<sp/>PHY<sp/>to<sp/>match<sp/>the<sp/>rank<sp/>requirements.</highlight></codeline>
<codeline lineno="922"><highlight class="comment"><sp/>*<sp/>The<sp/>value<sp/>programmed<sp/>in<sp/>this<sp/>register<sp/>takes<sp/>care<sp/>of<sp/>the<sp/>ODT<sp/>switch<sp/>off<sp/>timing<sp/>requirement<sp/>when<sp/>switching<sp/>ranks<sp/>during<sp/>reads.</highlight></codeline>
<codeline lineno="923"><highlight class="comment"><sp/>*<sp/>For<sp/>configurations<sp/>with<sp/>MEMC_FREQ_RATIO=2,<sp/>program<sp/>this<sp/>to<sp/>(N/2)<sp/>and<sp/>round<sp/>it<sp/>up<sp/>to<sp/>the<sp/>next<sp/>integer<sp/>value.<sp/>N<sp/>is<sp/>value<sp/>required<sp/>by<sp/>PHY,<sp/>in<sp/>terms<sp/>of<sp/>PHY<sp/>clocks.</highlight></codeline>
<codeline lineno="924"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0x6</highlight></codeline>
<codeline lineno="925"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>MEMC_NUM_RANKS&gt;1</highlight></codeline>
<codeline lineno="926"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="927" refid="hpm__ddrctl__regs_8h_1a40a06b0c33e852362abfe5c40d063a12" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_RANKCTL_DIFF_RANK_RD_GAP_MASK<sp/>(0xF0U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="928" refid="hpm__ddrctl__regs_8h_1a5162680a500d07910b86889768aca398" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_RANKCTL_DIFF_RANK_RD_GAP_SHIFT<sp/>(4U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="929" refid="hpm__ddrctl__regs_8h_1a9827dfe3cf86df56f90f3053b377c981" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_RANKCTL_DIFF_RANK_RD_GAP_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>DDRCTL_RANKCTL_DIFF_RANK_RD_GAP_SHIFT)<sp/>&amp;<sp/>DDRCTL_RANKCTL_DIFF_RANK_RD_GAP_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="930" refid="hpm__ddrctl__regs_8h_1a564b498295a444398478aa4d747c07ca" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_RANKCTL_DIFF_RANK_RD_GAP_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_RANKCTL_DIFF_RANK_RD_GAP_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_RANKCTL_DIFF_RANK_RD_GAP_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="931"><highlight class="normal"></highlight></codeline>
<codeline lineno="932"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="933"><highlight class="comment"><sp/>*<sp/>MAX_RANK_RD<sp/>(R/W)</highlight></codeline>
<codeline lineno="934"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="935"><highlight class="comment"><sp/>*<sp/>Description:<sp/>Only<sp/>present<sp/>for<sp/>multi-rank<sp/>configurations.<sp/>Background:<sp/>Reads<sp/>to<sp/>the<sp/>same<sp/>rank<sp/>can<sp/>be<sp/>performed<sp/>back-to-back.<sp/>Reads<sp/>to<sp/>different<sp/>ranks<sp/>require<sp/>additional<sp/>gap</highlight></codeline>
<codeline lineno="936"><highlight class="comment"><sp/>*<sp/>dictated<sp/>by<sp/>the<sp/>register<sp/>RANKCTL.diff_rank_rd_gap.<sp/>This<sp/>is</highlight></codeline>
<codeline lineno="937"><highlight class="comment"><sp/>*<sp/>to<sp/>avoid<sp/>possible<sp/>data<sp/>bus<sp/>contention<sp/>as<sp/>well<sp/>as<sp/>to<sp/>give<sp/>PHY<sp/>enough<sp/>time<sp/>to<sp/>switch<sp/>the<sp/>delay<sp/>when<sp/>changing<sp/>ranks.<sp/>The<sp/>uMCTL2<sp/>arbitrates<sp/>for<sp/>bus<sp/>access<sp/>on<sp/>a<sp/>cycle-by-cycle<sp/>basis;<sp/>therefore<sp/>after<sp/>a<sp/>read<sp/>is<sp/>scheduled,<sp/>there<sp/>are<sp/>few<sp/>clock<sp/>cycles<sp/>(determined<sp/>by<sp/>the<sp/>value<sp/>on<sp/>diff_rank_rd_gap<sp/>register)<sp/>in<sp/>which<sp/>only<sp/>reads<sp/>from<sp/>the<sp/>same<sp/>rank<sp/>are<sp/>eligible<sp/>to<sp/>be<sp/>scheduled.<sp/>This<sp/>prevents<sp/>reads<sp/>from<sp/>other<sp/>ranks<sp/>from<sp/>having<sp/>fair<sp/>access<sp/>to<sp/>the<sp/>data<sp/>bus.</highlight></codeline>
<codeline lineno="938"><highlight class="comment"><sp/>*<sp/>This<sp/>parameter<sp/>represents<sp/>the<sp/>maximum<sp/>number<sp/>of<sp/>reads<sp/>that<sp/>can<sp/>be<sp/>scheduled<sp/>consecutively<sp/>to<sp/>the<sp/>same<sp/>rank.<sp/>After<sp/>this<sp/>number<sp/>is<sp/>reached,<sp/>a<sp/>delay<sp/>equal<sp/>to<sp/>RANKCTL.diff_rank_rd_gap<sp/>is<sp/>inserted<sp/>by<sp/>the<sp/>scheduler<sp/>to<sp/>allow<sp/>all<sp/>ranks<sp/>a<sp/>fair<sp/>opportunity<sp/>to<sp/>be<sp/>scheduled.<sp/>Higher<sp/>numbers<sp/>increase<sp/>bandwidth<sp/>utilization,<sp/>lower<sp/>numbers<sp/>increase<sp/>fairness.</highlight></codeline>
<codeline lineno="939"><highlight class="comment"><sp/>*<sp/>This<sp/>feature<sp/>can<sp/>be<sp/>DISABLED<sp/>by<sp/>setting<sp/>this<sp/>register<sp/>to<sp/>0.<sp/>When<sp/>set<sp/>to<sp/>0,<sp/>the<sp/>Controller<sp/>will<sp/>stay<sp/>on<sp/>the<sp/>same<sp/>rank<sp/>as<sp/>long<sp/>as<sp/>commands<sp/>are<sp/>available<sp/>for<sp/>it.</highlight></codeline>
<codeline lineno="940"><highlight class="comment"><sp/>*<sp/>Minimum<sp/>programmable<sp/>value<sp/>is<sp/>0<sp/>(feature<sp/>disabled)<sp/>and<sp/>maximum<sp/>programmable<sp/>value<sp/>is<sp/>0xF.</highlight></codeline>
<codeline lineno="941"><highlight class="comment"><sp/>*<sp/>Feature<sp/>limitation:<sp/>max_rank_rd<sp/>feature<sp/>works<sp/>as<sp/>described<sp/>only<sp/>in<sp/>the<sp/>mode<sp/>in<sp/>which<sp/>one<sp/>command<sp/>at<sp/>the<sp/>DDRC<sp/>input<sp/>results<sp/>in<sp/>one<sp/>DFI<sp/>command<sp/>at<sp/>the<sp/>output.<sp/>An<sp/>example<sp/>of<sp/>this<sp/>mode<sp/>is:<sp/>BL8<sp/>hardware<sp/>configuration<sp/>(MEMC_BURST_LENGTH=8)<sp/>and<sp/>Full<sp/>bus<sp/>width<sp/>mode<sp/>(MSTR.data_bus_width=2&apos;b00)<sp/>and<sp/>BL8<sp/>mode<sp/>of<sp/>operation<sp/>(MSTR.burst_rdwr=4&apos;b0100).<sp/>In<sp/>modes<sp/>where<sp/>single<sp/>HIF<sp/>command<sp/>results<sp/>in<sp/>multiple<sp/>DFI<sp/>commands<sp/>(eg:<sp/>Half<sp/>Bus<sp/>Width,<sp/>BL4<sp/>etc.),<sp/>the<sp/>same<sp/>rank<sp/>commands<sp/>would<sp/>be<sp/>serviced<sp/>for<sp/>as<sp/>long<sp/>as<sp/>they<sp/>are<sp/>available,<sp/>which<sp/>is<sp/>equivalent<sp/>to<sp/>this<sp/>feature<sp/>being<sp/>disabled.</highlight></codeline>
<codeline lineno="942"><highlight class="comment"><sp/>*<sp/>FOR<sp/>PERFORMANCE<sp/>ONLY.</highlight></codeline>
<codeline lineno="943"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0xf</highlight></codeline>
<codeline lineno="944"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>MEMC_NUM_RANKS&gt;1</highlight></codeline>
<codeline lineno="945"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="946" refid="hpm__ddrctl__regs_8h_1a648c9817850368bed3124758e3da4297" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_RANKCTL_MAX_RANK_RD_MASK<sp/>(0xFU)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="947" refid="hpm__ddrctl__regs_8h_1a441a31e80e9c1a13943cfdcbc3d6eaf3" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_RANKCTL_MAX_RANK_RD_SHIFT<sp/>(0U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="948" refid="hpm__ddrctl__regs_8h_1a5ae31cdc9131db4ab0f5d987ea8a750e" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_RANKCTL_MAX_RANK_RD_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>DDRCTL_RANKCTL_MAX_RANK_RD_SHIFT)<sp/>&amp;<sp/>DDRCTL_RANKCTL_MAX_RANK_RD_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="949" refid="hpm__ddrctl__regs_8h_1a385441ee137bde117e32ddf78271454e" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_RANKCTL_MAX_RANK_RD_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_RANKCTL_MAX_RANK_RD_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_RANKCTL_MAX_RANK_RD_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="950"><highlight class="normal"></highlight></codeline>
<codeline lineno="951"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Bitfield<sp/>definition<sp/>for<sp/>register:<sp/>DRAMTMG0<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="952"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="953"><highlight class="comment"><sp/>*<sp/>WR2PRE<sp/>(R/W)</highlight></codeline>
<codeline lineno="954"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="955"><highlight class="comment"><sp/>*<sp/>Description:<sp/>Minimum<sp/>time<sp/>between<sp/>write<sp/>and<sp/>precharge<sp/>to<sp/>same<sp/>bank.</highlight></codeline>
<codeline lineno="956"><highlight class="comment"><sp/>*<sp/>Unit:<sp/>Clocks</highlight></codeline>
<codeline lineno="957"><highlight class="comment"><sp/>*<sp/>Specifications:<sp/>WL<sp/>+<sp/>BL/2<sp/>+<sp/>tWR<sp/>=<sp/>approximately<sp/>8<sp/>cycles<sp/>+<sp/>15<sp/>ns<sp/>=<sp/>14<sp/>clocks<sp/>@400MHz<sp/>and<sp/>less<sp/>for<sp/>lower<sp/>frequencies<sp/>where:</highlight></codeline>
<codeline lineno="958"><highlight class="comment"><sp/>*<sp/>WL<sp/>=<sp/>write<sp/>latency</highlight></codeline>
<codeline lineno="959"><highlight class="comment"><sp/>*<sp/>BL<sp/>=<sp/>burst<sp/>length.<sp/>This<sp/>must<sp/>match<sp/>the<sp/>value<sp/>programmed<sp/>in<sp/>the<sp/>BL<sp/>bit<sp/>of<sp/>the<sp/>mode<sp/>register<sp/>to<sp/>the<sp/>SDRAM.<sp/>BST<sp/>(burst<sp/>terminate)<sp/>is<sp/>not<sp/>supported<sp/>at<sp/>present.</highlight></codeline>
<codeline lineno="960"><highlight class="comment"><sp/>*<sp/>tWR<sp/>=<sp/>Write<sp/>recovery<sp/>time.<sp/>This<sp/>comes<sp/>directly<sp/>from<sp/>the<sp/>SDRAM<sp/>specification.</highlight></codeline>
<codeline lineno="961"><highlight class="comment"><sp/>*<sp/>Add<sp/>one<sp/>extra<sp/>cycle<sp/>for<sp/>LPDDR2/LPDDR3<sp/>for<sp/>this<sp/>parameter.<sp/>For<sp/>configurations<sp/>with<sp/>MEMC_FREQ_RATIO=2,<sp/>1T<sp/>mode,<sp/>divide<sp/>the<sp/>above<sp/>value<sp/>by<sp/>2.<sp/>No<sp/>rounding<sp/>up.</highlight></codeline>
<codeline lineno="962"><highlight class="comment"><sp/>*<sp/>For<sp/>configurations<sp/>with<sp/>MEMC_FREQ_RATIO=2,<sp/>2T<sp/>mode,<sp/>divide<sp/>the<sp/>above<sp/>value<sp/>by<sp/>2<sp/>and<sp/>add<sp/>1.<sp/>No<sp/>rounding<sp/>up.</highlight></codeline>
<codeline lineno="963"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0xf</highlight></codeline>
<codeline lineno="964"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>Always</highlight></codeline>
<codeline lineno="965"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="966" refid="hpm__ddrctl__regs_8h_1ae9e6f3ae0c7a8e7eeff3fdecba5cef37" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DRAMTMG0_WR2PRE_MASK<sp/>(0x7F000000UL)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="967" refid="hpm__ddrctl__regs_8h_1af70da63185a18277da60e63fc84bfa9a" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DRAMTMG0_WR2PRE_SHIFT<sp/>(24U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="968" refid="hpm__ddrctl__regs_8h_1af55d28654d2437d984fc8f24929d439f" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DRAMTMG0_WR2PRE_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>DDRCTL_DRAMTMG0_WR2PRE_SHIFT)<sp/>&amp;<sp/>DDRCTL_DRAMTMG0_WR2PRE_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="969" refid="hpm__ddrctl__regs_8h_1ae103997b3e370a2ab51db5c9988f75ad" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DRAMTMG0_WR2PRE_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_DRAMTMG0_WR2PRE_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_DRAMTMG0_WR2PRE_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="970"><highlight class="normal"></highlight></codeline>
<codeline lineno="971"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="972"><highlight class="comment"><sp/>*<sp/>T_FAW<sp/>(R/W)</highlight></codeline>
<codeline lineno="973"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="974"><highlight class="comment"><sp/>*<sp/>Description:<sp/>tFAW<sp/>Valid<sp/>only<sp/>when<sp/>8<sp/>or<sp/>more<sp/>banks(or<sp/>banks<sp/>x<sp/>bank<sp/>groups)<sp/>are<sp/>present.</highlight></codeline>
<codeline lineno="975"><highlight class="comment"><sp/>*<sp/>In<sp/>8-bank<sp/>design,<sp/>at<sp/>most<sp/>4<sp/>banks<sp/>must<sp/>be<sp/>activated<sp/>in<sp/>a<sp/>rolling<sp/>window<sp/>of<sp/>tFAW<sp/>cycles.</highlight></codeline>
<codeline lineno="976"><highlight class="comment"><sp/>*<sp/>For<sp/>configurations<sp/>with<sp/>MEMC_FREQ_RATIO=2,<sp/>program<sp/>this<sp/>to<sp/>(tFAW/2)<sp/>and<sp/>round<sp/>up<sp/>to<sp/>next<sp/>integer<sp/>value.</highlight></codeline>
<codeline lineno="977"><highlight class="comment"><sp/>*<sp/>In<sp/>a<sp/>4-bank<sp/>design,<sp/>set<sp/>this<sp/>register<sp/>to<sp/>0x1<sp/>independent<sp/>of<sp/>the<sp/>MEMC_FREQ_RATIO<sp/>configuration.</highlight></codeline>
<codeline lineno="978"><highlight class="comment"><sp/>*<sp/>Unit:<sp/>Clocks</highlight></codeline>
<codeline lineno="979"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0x10</highlight></codeline>
<codeline lineno="980"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>Always</highlight></codeline>
<codeline lineno="981"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="982" refid="hpm__ddrctl__regs_8h_1aaac6724a128d59a8edadfc559dcb7d48" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DRAMTMG0_T_FAW_MASK<sp/>(0x3F0000UL)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="983" refid="hpm__ddrctl__regs_8h_1a014253de4b700bb3a083dc5ad78e8e70" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DRAMTMG0_T_FAW_SHIFT<sp/>(16U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="984" refid="hpm__ddrctl__regs_8h_1ab492b6510d4f5cf2bc11a3132be4aeca" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DRAMTMG0_T_FAW_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>DDRCTL_DRAMTMG0_T_FAW_SHIFT)<sp/>&amp;<sp/>DDRCTL_DRAMTMG0_T_FAW_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="985" refid="hpm__ddrctl__regs_8h_1a7bac253bcdfe60978315bd9732bf8f80" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DRAMTMG0_T_FAW_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_DRAMTMG0_T_FAW_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_DRAMTMG0_T_FAW_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="986"><highlight class="normal"></highlight></codeline>
<codeline lineno="987"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="988"><highlight class="comment"><sp/>*<sp/>T_RAS_MAX<sp/>(R/W)</highlight></codeline>
<codeline lineno="989"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="990"><highlight class="comment"><sp/>*<sp/>Description:<sp/>tRAS(max):<sp/>Maximum<sp/>time<sp/>between<sp/>activate<sp/>and<sp/>precharge<sp/>to<sp/>same<sp/>bank.<sp/>This<sp/>is<sp/>the<sp/>maximum<sp/>time<sp/>that<sp/>a<sp/>page<sp/>can<sp/>be<sp/>kept<sp/>open</highlight></codeline>
<codeline lineno="991"><highlight class="comment"><sp/>*<sp/>Minimum<sp/>value<sp/>of<sp/>this<sp/>register<sp/>is<sp/>1.<sp/>Zero<sp/>is<sp/>invalid.</highlight></codeline>
<codeline lineno="992"><highlight class="comment"><sp/>*<sp/>For<sp/>configurations<sp/>with<sp/>MEMC_FREQ_RATIO=2,<sp/>program<sp/>this<sp/>to<sp/>(tRAS(max)-1)/2.<sp/>No<sp/>rounding<sp/>up.</highlight></codeline>
<codeline lineno="993"><highlight class="comment"><sp/>*<sp/>Unit:<sp/>Multiples<sp/>of<sp/>1024<sp/>clocks.<sp/>Value<sp/>After<sp/>Reset:<sp/>0x1b<sp/>Exists:<sp/>Always</highlight></codeline>
<codeline lineno="994"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="995" refid="hpm__ddrctl__regs_8h_1a5235bf314b622f4e23207cfbc2085054" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DRAMTMG0_T_RAS_MAX_MASK<sp/>(0x7F00U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="996" refid="hpm__ddrctl__regs_8h_1ac2701d310960ba3075329a0dd1e0e5a3" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DRAMTMG0_T_RAS_MAX_SHIFT<sp/>(8U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="997" refid="hpm__ddrctl__regs_8h_1a96aad307fc8cca0775bb054e786d8e74" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DRAMTMG0_T_RAS_MAX_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>DDRCTL_DRAMTMG0_T_RAS_MAX_SHIFT)<sp/>&amp;<sp/>DDRCTL_DRAMTMG0_T_RAS_MAX_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="998" refid="hpm__ddrctl__regs_8h_1adabb8f8ff9eb057ac2befd0011b2de97" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DRAMTMG0_T_RAS_MAX_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_DRAMTMG0_T_RAS_MAX_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_DRAMTMG0_T_RAS_MAX_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="999"><highlight class="normal"></highlight></codeline>
<codeline lineno="1000"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="1001"><highlight class="comment"><sp/>*<sp/>T_RAS_MIN<sp/>(R/W)</highlight></codeline>
<codeline lineno="1002"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="1003"><highlight class="comment"><sp/>*<sp/>Description:<sp/>tRAS(min):<sp/>Minimum<sp/>time<sp/>between<sp/>activate<sp/>and<sp/>precharge<sp/>to<sp/>the<sp/>same<sp/>bank.</highlight></codeline>
<codeline lineno="1004"><highlight class="comment"><sp/>*<sp/>For<sp/>configurations<sp/>with<sp/>MEMC_FREQ_RATIO=2,<sp/>1T<sp/>mode,<sp/>program<sp/>this<sp/>to<sp/>tRAS(min)/2.<sp/>No<sp/>rounding<sp/>up.</highlight></codeline>
<codeline lineno="1005"><highlight class="comment"><sp/>*<sp/>For<sp/>configurations<sp/>with<sp/>MEMC_FREQ_RATIO=2,<sp/>2T<sp/>mode,<sp/>program<sp/>this<sp/>to<sp/>(tRAS(min)/2<sp/>+<sp/>1).<sp/>No<sp/>rounding<sp/>up<sp/>of<sp/>the<sp/>division<sp/>operation.</highlight></codeline>
<codeline lineno="1006"><highlight class="comment"><sp/>*<sp/>Unit:<sp/>Clocks</highlight></codeline>
<codeline lineno="1007"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0xf</highlight></codeline>
<codeline lineno="1008"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>Always</highlight></codeline>
<codeline lineno="1009"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1010" refid="hpm__ddrctl__regs_8h_1ac612ed2217b118b9f0ef8eb1c87b2332" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DRAMTMG0_T_RAS_MIN_MASK<sp/>(0x3FU)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1011" refid="hpm__ddrctl__regs_8h_1a071525c2b493b94385cdbd54ad09fea5" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DRAMTMG0_T_RAS_MIN_SHIFT<sp/>(0U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1012" refid="hpm__ddrctl__regs_8h_1af6dd2058ea731a23e11c8b6c4f75d382" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DRAMTMG0_T_RAS_MIN_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>DDRCTL_DRAMTMG0_T_RAS_MIN_SHIFT)<sp/>&amp;<sp/>DDRCTL_DRAMTMG0_T_RAS_MIN_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1013" refid="hpm__ddrctl__regs_8h_1a983996ab76454934a5f63093604b3339" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DRAMTMG0_T_RAS_MIN_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_DRAMTMG0_T_RAS_MIN_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_DRAMTMG0_T_RAS_MIN_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1014"><highlight class="normal"></highlight></codeline>
<codeline lineno="1015"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Bitfield<sp/>definition<sp/>for<sp/>register:<sp/>DRAMTMG1<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1016"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="1017"><highlight class="comment"><sp/>*<sp/>T_XP<sp/>(R/W)</highlight></codeline>
<codeline lineno="1018"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="1019"><highlight class="comment"><sp/>*<sp/>Description:<sp/>tXP:<sp/>Minimum<sp/>time<sp/>after<sp/>power-down<sp/>exit<sp/>to<sp/>any<sp/>operation.<sp/>For<sp/>DDR3,<sp/>this<sp/>should<sp/>be<sp/>programmed<sp/>to<sp/>tXPDLL<sp/>if<sp/>slow<sp/>powerdown<sp/>exit<sp/>is<sp/>selected<sp/>in<sp/>MR0[12].</highlight></codeline>
<codeline lineno="1020"><highlight class="comment"><sp/>*<sp/>If<sp/>C/A<sp/>parity<sp/>for<sp/>DDR4<sp/>is<sp/>used,<sp/>set<sp/>to<sp/>(tXP+PL)<sp/>instead.<sp/>For<sp/>configurations<sp/>with<sp/>MEMC_FREQ_RATIO=2,<sp/>program<sp/>this<sp/>to<sp/>(tXP/2)<sp/>and<sp/>round<sp/>it<sp/>up<sp/>to<sp/>the<sp/>next<sp/>integer<sp/>value.</highlight></codeline>
<codeline lineno="1021"><highlight class="comment"><sp/>*<sp/>Units:<sp/>Clocks</highlight></codeline>
<codeline lineno="1022"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0x8</highlight></codeline>
<codeline lineno="1023"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>Always</highlight></codeline>
<codeline lineno="1024"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1025" refid="hpm__ddrctl__regs_8h_1a4b98cc21fa50bc8de0c1743dc5248f18" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DRAMTMG1_T_XP_MASK<sp/>(0x1F0000UL)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1026" refid="hpm__ddrctl__regs_8h_1aacdfb818b2d184f1f2fca3f44d0bb093" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DRAMTMG1_T_XP_SHIFT<sp/>(16U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1027" refid="hpm__ddrctl__regs_8h_1af6a403a27eee17fb45b87ae04939d65d" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DRAMTMG1_T_XP_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>DDRCTL_DRAMTMG1_T_XP_SHIFT)<sp/>&amp;<sp/>DDRCTL_DRAMTMG1_T_XP_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1028" refid="hpm__ddrctl__regs_8h_1adbfdd36f7e221fb6d00c70a45a41e68a" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DRAMTMG1_T_XP_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_DRAMTMG1_T_XP_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_DRAMTMG1_T_XP_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1029"><highlight class="normal"></highlight></codeline>
<codeline lineno="1030"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="1031"><highlight class="comment"><sp/>*<sp/>RD2PRE<sp/>(R/W)</highlight></codeline>
<codeline lineno="1032"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="1033"><highlight class="comment"><sp/>*<sp/>Description:<sp/>tRTP:<sp/>Minimum<sp/>time<sp/>from<sp/>read<sp/>to<sp/>precharge<sp/>of<sp/>same<sp/>bank.</highlight></codeline>
<codeline lineno="1034"><highlight class="comment"><sp/>*<sp/>DDR2:<sp/>tAL<sp/>+<sp/>BL/2<sp/>+<sp/>max(tRTP,<sp/>2)<sp/>-<sp/>2</highlight></codeline>
<codeline lineno="1035"><highlight class="comment"><sp/>*<sp/>DDR3:<sp/>tAL<sp/>+<sp/>max<sp/>(tRTP,<sp/>4)</highlight></codeline>
<codeline lineno="1036"><highlight class="comment"><sp/>*<sp/>DDR4:<sp/>Max<sp/>of<sp/>following<sp/>two<sp/>equations:<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>tAL<sp/>+<sp/>max<sp/>(tRTP,<sp/>4)<sp/>or,<sp/>RL<sp/>+<sp/>BL/2<sp/>-<sp/>tRP.</highlight></codeline>
<codeline lineno="1037"><highlight class="comment"><sp/>*<sp/>mDDR:<sp/>BL/2</highlight></codeline>
<codeline lineno="1038"><highlight class="comment"><sp/>*<sp/>LPDDR2:<sp/>Depends<sp/>on<sp/>if<sp/>it&apos;s<sp/>LPDDR2-S2<sp/>or<sp/>LPDDR2-S4:<sp/>LPDDR2-S2:<sp/>BL/2<sp/>+<sp/>tRTP<sp/>-<sp/>1.<sp/><sp/><sp/><sp/><sp/><sp/><sp/>LPDDR2-S4:<sp/>BL/2<sp/>+<sp/>max(tRTP,2)<sp/>-<sp/>2.</highlight></codeline>
<codeline lineno="1039"><highlight class="comment"><sp/>*<sp/>LPDDR3:<sp/>BL/2<sp/>+<sp/>max(tRTP,4)<sp/>-<sp/>4</highlight></codeline>
<codeline lineno="1040"><highlight class="comment"><sp/>*<sp/>For<sp/>configurations<sp/>with<sp/>MEMC_FREQ_RATIO=2,<sp/>1T<sp/>mode,<sp/>divide<sp/>the<sp/>above<sp/>value<sp/>by<sp/>2.<sp/>No<sp/>rounding<sp/>up.</highlight></codeline>
<codeline lineno="1041"><highlight class="comment"><sp/>*<sp/>For<sp/>configurations<sp/>with<sp/>MEMC_FREQ_RATIO=2,<sp/>2T<sp/>mode,<sp/>divide<sp/>the<sp/>above<sp/>value<sp/>by<sp/>2<sp/>and<sp/>add<sp/>1.<sp/>No<sp/>rounding<sp/>up<sp/>of<sp/>division<sp/>operation.</highlight></codeline>
<codeline lineno="1042"><highlight class="comment"><sp/>*<sp/>Unit:<sp/>Clocks.</highlight></codeline>
<codeline lineno="1043"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0x4</highlight></codeline>
<codeline lineno="1044"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>Always</highlight></codeline>
<codeline lineno="1045"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1046" refid="hpm__ddrctl__regs_8h_1aa13669a5458b6f0563d42bdb5bcbe1e4" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DRAMTMG1_RD2PRE_MASK<sp/>(0x1F00U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1047" refid="hpm__ddrctl__regs_8h_1a345f73e08c13ab8bed579e2194babe92" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DRAMTMG1_RD2PRE_SHIFT<sp/>(8U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1048" refid="hpm__ddrctl__regs_8h_1a5a0e61f47946dd5ce53587d2e3821db4" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DRAMTMG1_RD2PRE_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>DDRCTL_DRAMTMG1_RD2PRE_SHIFT)<sp/>&amp;<sp/>DDRCTL_DRAMTMG1_RD2PRE_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1049" refid="hpm__ddrctl__regs_8h_1ac89e7ba02d1693f02513d0e1d1f94eaa" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DRAMTMG1_RD2PRE_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_DRAMTMG1_RD2PRE_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_DRAMTMG1_RD2PRE_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1050"><highlight class="normal"></highlight></codeline>
<codeline lineno="1051"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="1052"><highlight class="comment"><sp/>*<sp/>T_RC<sp/>(R/W)</highlight></codeline>
<codeline lineno="1053"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="1054"><highlight class="comment"><sp/>*<sp/>Description:<sp/>tRC:<sp/>Minimum<sp/>time<sp/>between<sp/>activates<sp/>to<sp/>same<sp/>bank.</highlight></codeline>
<codeline lineno="1055"><highlight class="comment"><sp/>*<sp/>For<sp/>configurations<sp/>with<sp/>MEMC_FREQ_RATIO=2,<sp/>program<sp/>this<sp/>to<sp/>(tRC/2)<sp/>and<sp/>round<sp/>up<sp/>to<sp/>next<sp/>integer<sp/>value.</highlight></codeline>
<codeline lineno="1056"><highlight class="comment"><sp/>*<sp/>Unit:<sp/>Clocks.</highlight></codeline>
<codeline lineno="1057"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0x14</highlight></codeline>
<codeline lineno="1058"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>Always</highlight></codeline>
<codeline lineno="1059"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1060" refid="hpm__ddrctl__regs_8h_1a52cd214ce669062d33bbd6cdefa313ff" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DRAMTMG1_T_RC_MASK<sp/>(0x7FU)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1061" refid="hpm__ddrctl__regs_8h_1ae113a9156968cf41d27b9212b98e8561" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DRAMTMG1_T_RC_SHIFT<sp/>(0U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1062" refid="hpm__ddrctl__regs_8h_1a161de12d4de6a7f9c5fc03d088699155" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DRAMTMG1_T_RC_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>DDRCTL_DRAMTMG1_T_RC_SHIFT)<sp/>&amp;<sp/>DDRCTL_DRAMTMG1_T_RC_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1063" refid="hpm__ddrctl__regs_8h_1ae6bd7611c6b5d9313b01f57b5d3c50bf" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DRAMTMG1_T_RC_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_DRAMTMG1_T_RC_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_DRAMTMG1_T_RC_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1064"><highlight class="normal"></highlight></codeline>
<codeline lineno="1065"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Bitfield<sp/>definition<sp/>for<sp/>register:<sp/>DRAMTMG2<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1066"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="1067"><highlight class="comment"><sp/>*<sp/>RD2WR<sp/>(R/W)</highlight></codeline>
<codeline lineno="1068"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="1069"><highlight class="comment"><sp/>*<sp/>Description:<sp/>DDR2/3/mDDR:<sp/>RL<sp/>+<sp/>BL/2<sp/>+<sp/>2<sp/>-<sp/>WL<sp/>DDR4:<sp/>RL<sp/>+<sp/>BL/2<sp/>+<sp/>1<sp/>+<sp/>WR_PREAMBLE<sp/>-<sp/>WL</highlight></codeline>
<codeline lineno="1070"><highlight class="comment"><sp/>*<sp/>LPDDR2/LPDDR3:<sp/>RL<sp/>+<sp/>BL/2<sp/>+<sp/>RU(tDQSCKmax/tCK)<sp/>+<sp/>1<sp/>-<sp/>WL.</highlight></codeline>
<codeline lineno="1071"><highlight class="comment"><sp/>*<sp/>Minimum<sp/>time<sp/>from<sp/>read<sp/>command<sp/>to<sp/>write<sp/>command.<sp/>Include<sp/>time<sp/>for<sp/>bus<sp/>turnaround<sp/>and<sp/>all<sp/>per-bank,<sp/>per-rank,<sp/>and<sp/>global<sp/>constraints.</highlight></codeline>
<codeline lineno="1072"><highlight class="comment"><sp/>*<sp/>Unit:<sp/>Clocks.<sp/>Where:</highlight></codeline>
<codeline lineno="1073"><highlight class="comment"><sp/>*<sp/>WL<sp/>=<sp/>write<sp/>latency</highlight></codeline>
<codeline lineno="1074"><highlight class="comment"><sp/>*<sp/>BL<sp/>=<sp/>burst<sp/>length.<sp/>This<sp/>must<sp/>match<sp/>the<sp/>value<sp/>programmed<sp/>in<sp/>the<sp/>BL<sp/>bit<sp/>of<sp/>the<sp/>mode<sp/>register<sp/>to<sp/>the<sp/>SDRAM</highlight></codeline>
<codeline lineno="1075"><highlight class="comment"><sp/>*<sp/>RL<sp/>=<sp/>read<sp/>latency<sp/>=<sp/>CAS<sp/>latency</highlight></codeline>
<codeline lineno="1076"><highlight class="comment"><sp/>*<sp/>WR_PREAMBLE<sp/>=<sp/>write<sp/>preamble.<sp/>This<sp/>is<sp/>unique<sp/>to<sp/>DDR4.</highlight></codeline>
<codeline lineno="1077"><highlight class="comment"><sp/>*<sp/>For<sp/>configurations<sp/>with<sp/>MEMC_FREQ_RATIO=2,<sp/>divide<sp/>the<sp/>value<sp/>calculated<sp/>using<sp/>the<sp/>above<sp/>equation<sp/>by<sp/>2,<sp/>and<sp/>round<sp/>it<sp/>up<sp/>to<sp/>next<sp/>integer.</highlight></codeline>
<codeline lineno="1078"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0x6</highlight></codeline>
<codeline lineno="1079"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>Always</highlight></codeline>
<codeline lineno="1080"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1081" refid="hpm__ddrctl__regs_8h_1af6eee79241901cf70280dacdfb0d3c69" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DRAMTMG2_RD2WR_MASK<sp/>(0x1F00U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1082" refid="hpm__ddrctl__regs_8h_1adf6f4445150fc8e24b0d3aee8f518bb4" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DRAMTMG2_RD2WR_SHIFT<sp/>(8U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1083" refid="hpm__ddrctl__regs_8h_1af87203e382e6051164efd4c08f3b6591" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DRAMTMG2_RD2WR_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>DDRCTL_DRAMTMG2_RD2WR_SHIFT)<sp/>&amp;<sp/>DDRCTL_DRAMTMG2_RD2WR_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1084" refid="hpm__ddrctl__regs_8h_1af033e9d0fa801f3acc4c118a167e5ac3" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DRAMTMG2_RD2WR_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_DRAMTMG2_RD2WR_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_DRAMTMG2_RD2WR_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1085"><highlight class="normal"></highlight></codeline>
<codeline lineno="1086"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="1087"><highlight class="comment"><sp/>*<sp/>WR2RD<sp/>(R/W)</highlight></codeline>
<codeline lineno="1088"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="1089"><highlight class="comment"><sp/>*<sp/>Description:<sp/>DDR4:<sp/>WL<sp/>+<sp/>BL/2<sp/>+<sp/>tWTR_L<sp/>Others:<sp/>WL<sp/>+<sp/>BL/2<sp/>+<sp/>tWTR</highlight></codeline>
<codeline lineno="1090"><highlight class="comment"><sp/>*<sp/>In<sp/>DDR4,<sp/>minimum<sp/>time<sp/>from<sp/>write<sp/>command<sp/>to<sp/>read<sp/>command<sp/>for<sp/>same<sp/>bank<sp/>group.<sp/>In<sp/>others,<sp/>minimum<sp/>time<sp/>from<sp/>write<sp/>command<sp/>to<sp/>read<sp/>command.<sp/>Includes<sp/>time<sp/>for<sp/>bus<sp/>turnaround,<sp/>recovery<sp/>times,<sp/>and<sp/>all<sp/>per-bank,<sp/>per-rank,<sp/>and<sp/>global<sp/>constraints.</highlight></codeline>
<codeline lineno="1091"><highlight class="comment"><sp/>*<sp/>Unit:<sp/>Clocks.<sp/>Where:</highlight></codeline>
<codeline lineno="1092"><highlight class="comment"><sp/>*<sp/>WL<sp/>=<sp/>write<sp/>latency</highlight></codeline>
<codeline lineno="1093"><highlight class="comment"><sp/>*<sp/>BL<sp/>=<sp/>burst<sp/>length.<sp/>This<sp/>must<sp/>match<sp/>the<sp/>value<sp/>programmed<sp/>in<sp/>the<sp/>BL<sp/>bit<sp/>of<sp/>the<sp/>mode<sp/>register<sp/>to<sp/>the<sp/>SDRAM</highlight></codeline>
<codeline lineno="1094"><highlight class="comment"><sp/>*<sp/>tWTR_L<sp/>=<sp/>internal<sp/>write<sp/>to<sp/>read<sp/>command<sp/>delay<sp/>for<sp/>same<sp/>bank<sp/>group.<sp/>This<sp/>comes<sp/>directly<sp/>from<sp/>the<sp/>SDRAM<sp/>specification.</highlight></codeline>
<codeline lineno="1095"><highlight class="comment"><sp/>*<sp/>tWTR<sp/>=<sp/>internal<sp/>write<sp/>to<sp/>read<sp/>command<sp/>delay.<sp/>This<sp/>comes<sp/>directly<sp/>from<sp/>the<sp/>SDRAM<sp/>specification.</highlight></codeline>
<codeline lineno="1096"><highlight class="comment"><sp/>*<sp/>Add<sp/>one<sp/>extra<sp/>cycle<sp/>for<sp/>LPDDR2/LPDDR3<sp/>operation.</highlight></codeline>
<codeline lineno="1097"><highlight class="comment"><sp/>*<sp/>For<sp/>configurations<sp/>with<sp/>MEMC_FREQ_RATIO=2,<sp/>divide<sp/>the<sp/>value<sp/>calculated<sp/>using<sp/>the<sp/>above<sp/>equation<sp/>by<sp/>2,<sp/>and<sp/>round<sp/>it<sp/>up<sp/>to<sp/>next<sp/>integer.</highlight></codeline>
<codeline lineno="1098"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0xd</highlight></codeline>
<codeline lineno="1099"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>Always</highlight></codeline>
<codeline lineno="1100"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1101" refid="hpm__ddrctl__regs_8h_1a09916c1f0c014ba9ab333b358eb66442" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DRAMTMG2_WR2RD_MASK<sp/>(0x3FU)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1102" refid="hpm__ddrctl__regs_8h_1aa3672815f0d24fd112b207c127c3b4b5" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DRAMTMG2_WR2RD_SHIFT<sp/>(0U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1103" refid="hpm__ddrctl__regs_8h_1a105754728f54a799a899eeb11eb1f431" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DRAMTMG2_WR2RD_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>DDRCTL_DRAMTMG2_WR2RD_SHIFT)<sp/>&amp;<sp/>DDRCTL_DRAMTMG2_WR2RD_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1104" refid="hpm__ddrctl__regs_8h_1ac8d7b528b7d1876daede549eaf689970" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DRAMTMG2_WR2RD_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_DRAMTMG2_WR2RD_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_DRAMTMG2_WR2RD_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1105"><highlight class="normal"></highlight></codeline>
<codeline lineno="1106"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Bitfield<sp/>definition<sp/>for<sp/>register:<sp/>DRAMTMG3<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1107"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="1108"><highlight class="comment"><sp/>*<sp/>T_MRD<sp/>(R/W)</highlight></codeline>
<codeline lineno="1109"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="1110"><highlight class="comment"><sp/>*<sp/>Description:<sp/>tMRD:<sp/>Cycles<sp/>between<sp/>load<sp/>mode<sp/>commands.<sp/>If<sp/>MEMC_DDR3_OR_4<sp/>=<sp/>0,<sp/>this<sp/>parameter<sp/>is<sp/>also<sp/>used<sp/>to<sp/>define<sp/>the<sp/>cycles<sp/>between<sp/>load<sp/>mode<sp/>command<sp/>and<sp/>following<sp/>non-load<sp/>mode<sp/>command.</highlight></codeline>
<codeline lineno="1111"><highlight class="comment"><sp/>*<sp/>For<sp/>configurations<sp/>with<sp/>MEMC_FREQ_RATIO=2,<sp/>program<sp/>this<sp/>to<sp/>(tMRD/2)<sp/>and<sp/>round<sp/>it<sp/>up<sp/>to<sp/>the<sp/>next<sp/>integer<sp/>value.</highlight></codeline>
<codeline lineno="1112"><highlight class="comment"><sp/>*<sp/>If<sp/>C/A<sp/>parity<sp/>for<sp/>DDR4<sp/>is<sp/>used,<sp/>set<sp/>to<sp/>tMRD_PAR(tMOD+PL)<sp/>instead</highlight></codeline>
<codeline lineno="1113"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0x4</highlight></codeline>
<codeline lineno="1114"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>Always</highlight></codeline>
<codeline lineno="1115"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1116" refid="hpm__ddrctl__regs_8h_1ab882b1f7514b3e02e26ed337b9c606e6" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DRAMTMG3_T_MRD_MASK<sp/>(0x3F000UL)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1117" refid="hpm__ddrctl__regs_8h_1a4d04c2ec00fdc62d70fef47992450d87" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DRAMTMG3_T_MRD_SHIFT<sp/>(12U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1118" refid="hpm__ddrctl__regs_8h_1a2719523b9ee1e308e006c297d678f5d1" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DRAMTMG3_T_MRD_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>DDRCTL_DRAMTMG3_T_MRD_SHIFT)<sp/>&amp;<sp/>DDRCTL_DRAMTMG3_T_MRD_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1119" refid="hpm__ddrctl__regs_8h_1a038b7a9401c4d1e999834d07eb207ef3" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DRAMTMG3_T_MRD_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_DRAMTMG3_T_MRD_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_DRAMTMG3_T_MRD_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1120"><highlight class="normal"></highlight></codeline>
<codeline lineno="1121"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="1122"><highlight class="comment"><sp/>*<sp/>T_MOD<sp/>(R/W)</highlight></codeline>
<codeline lineno="1123"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="1124"><highlight class="comment"><sp/>*<sp/>Description:<sp/>tMOD:<sp/>Present<sp/>if<sp/>MEMC_DDR3_OR_4<sp/>=<sp/>1.<sp/>Cycles<sp/>between<sp/>load<sp/>mode<sp/>command<sp/>and<sp/>following<sp/>non-load<sp/>mode<sp/>command.<sp/>This<sp/>is<sp/>required<sp/>to<sp/>be<sp/>programmed<sp/>even<sp/>when<sp/>a<sp/>design<sp/>that<sp/>supports<sp/>DDR3/4<sp/>is<sp/>running<sp/>in<sp/>DDR2<sp/>mode.</highlight></codeline>
<codeline lineno="1125"><highlight class="comment"><sp/>*<sp/>If<sp/>C/A<sp/>parity<sp/>for<sp/>DDR4<sp/>is<sp/>used,<sp/>set<sp/>to<sp/>tMOD_PAR(tMOD+PL)<sp/>instead</highlight></codeline>
<codeline lineno="1126"><highlight class="comment"><sp/>*<sp/>Set<sp/>to<sp/>tMOD<sp/>if<sp/>MEMC_FREQ_RATIO=1,<sp/>or<sp/>tMOD/2<sp/>(rounded<sp/>up<sp/>to<sp/>next<sp/>integer)<sp/>if<sp/>MEMC_FREQ_RATIO=2.<sp/>Note<sp/>that<sp/>if<sp/>using<sp/>RDIMM,<sp/>depending<sp/>on<sp/>the<sp/>PHY,<sp/>it<sp/>may<sp/>be<sp/>necessary<sp/>to<sp/>use<sp/>a<sp/>value<sp/>of<sp/>tMOD<sp/>+<sp/>1<sp/>or<sp/>(tMOD<sp/>+<sp/>1)/2<sp/>to<sp/>compensate<sp/>for<sp/>the<sp/>extra<sp/>cycle<sp/>of<sp/>latency<sp/>applied<sp/>to<sp/>mode<sp/>register<sp/>writes<sp/>by<sp/>the<sp/>RDIMM<sp/>chip</highlight></codeline>
<codeline lineno="1127"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>&quot;(MEMC_DDR3_EN==1<sp/>||<sp/>MEMC_DDR4_EN==1<sp/>)<sp/>?<sp/>0xc<sp/>:<sp/>0x0&quot;</highlight></codeline>
<codeline lineno="1128"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>MEMC_DDR3==1<sp/>||<sp/>MEMC_DDR4==1</highlight></codeline>
<codeline lineno="1129"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1130" refid="hpm__ddrctl__regs_8h_1a15a5fe95590783d50ab2a7c53867496d" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DRAMTMG3_T_MOD_MASK<sp/>(0x3FFU)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1131" refid="hpm__ddrctl__regs_8h_1a7264783485f8e5aac344bbd014dd7654" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DRAMTMG3_T_MOD_SHIFT<sp/>(0U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1132" refid="hpm__ddrctl__regs_8h_1a757956e7e8abab433bbba9da74fb96c4" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DRAMTMG3_T_MOD_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>DDRCTL_DRAMTMG3_T_MOD_SHIFT)<sp/>&amp;<sp/>DDRCTL_DRAMTMG3_T_MOD_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1133" refid="hpm__ddrctl__regs_8h_1a53980e55e0dfe9bb21bfe34c71bdba2c" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DRAMTMG3_T_MOD_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_DRAMTMG3_T_MOD_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_DRAMTMG3_T_MOD_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1134"><highlight class="normal"></highlight></codeline>
<codeline lineno="1135"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Bitfield<sp/>definition<sp/>for<sp/>register:<sp/>DRAMTMG4<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1136"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="1137"><highlight class="comment"><sp/>*<sp/>T_RCD<sp/>(R/W)</highlight></codeline>
<codeline lineno="1138"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="1139"><highlight class="comment"><sp/>*<sp/>Description:<sp/>tRCD<sp/>-<sp/>tAL:<sp/>Minimum<sp/>time<sp/>from<sp/>activate<sp/>to<sp/>read<sp/>or<sp/>write<sp/>command<sp/>to<sp/>same<sp/>bank.</highlight></codeline>
<codeline lineno="1140"><highlight class="comment"><sp/>*<sp/>For<sp/>configurations<sp/>with<sp/>MEMC_FREQ_RATIO=2,<sp/>program<sp/>this<sp/>to<sp/>((tRCD<sp/>-<sp/>tAL)/2)<sp/>and<sp/>round<sp/>it<sp/>up<sp/>to<sp/>the<sp/>next<sp/>integer<sp/>value.</highlight></codeline>
<codeline lineno="1141"><highlight class="comment"><sp/>*<sp/>Minimum<sp/>value<sp/>allowed<sp/>for<sp/>this<sp/>register<sp/>is<sp/>1,<sp/>which<sp/>implies<sp/>minimum<sp/>(tRCD<sp/>-<sp/>tAL)<sp/>value<sp/>to<sp/>be<sp/>2<sp/>in<sp/>configurations<sp/>with<sp/>MEMC_FREQ_RATIO=2.</highlight></codeline>
<codeline lineno="1142"><highlight class="comment"><sp/>*<sp/>Unit:<sp/>Clocks.</highlight></codeline>
<codeline lineno="1143"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0x5</highlight></codeline>
<codeline lineno="1144"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>Always</highlight></codeline>
<codeline lineno="1145"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1146" refid="hpm__ddrctl__regs_8h_1a99c396638f32748f6175be297684fd51" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DRAMTMG4_T_RCD_MASK<sp/>(0x1F000000UL)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1147" refid="hpm__ddrctl__regs_8h_1a5f05dd57f15979d5c00f87972145abc3" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DRAMTMG4_T_RCD_SHIFT<sp/>(24U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1148" refid="hpm__ddrctl__regs_8h_1ab2dbe2d22388e3ec57f1c83c00a8d4b2" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DRAMTMG4_T_RCD_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>DDRCTL_DRAMTMG4_T_RCD_SHIFT)<sp/>&amp;<sp/>DDRCTL_DRAMTMG4_T_RCD_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1149" refid="hpm__ddrctl__regs_8h_1a3724ca4d121a329e5c6d8a186aa0ea21" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DRAMTMG4_T_RCD_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_DRAMTMG4_T_RCD_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_DRAMTMG4_T_RCD_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1150"><highlight class="normal"></highlight></codeline>
<codeline lineno="1151"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="1152"><highlight class="comment"><sp/>*<sp/>T_CCD<sp/>(R/W)</highlight></codeline>
<codeline lineno="1153"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="1154"><highlight class="comment"><sp/>*<sp/>Description:<sp/>DDR4:<sp/>tCCD_L:<sp/>This<sp/>is<sp/>the<sp/>minimum<sp/>time<sp/>between<sp/>two<sp/>reads<sp/>or<sp/>two<sp/>writes<sp/>for<sp/>same<sp/>bank<sp/>group.<sp/>Others:<sp/>tCCD:<sp/>This<sp/>is<sp/>the<sp/>minimum<sp/>time<sp/>between<sp/>two<sp/>reads</highlight></codeline>
<codeline lineno="1155"><highlight class="comment"><sp/>*<sp/>or<sp/>two<sp/>writes.</highlight></codeline>
<codeline lineno="1156"><highlight class="comment"><sp/>*<sp/>For<sp/>configurations<sp/>with<sp/>MEMC_FREQ_RATIO=2,<sp/>program<sp/>this<sp/>to<sp/>(tCCD_L/2<sp/>or<sp/>tCCD/2)<sp/>and<sp/>round<sp/>it<sp/>up<sp/>to<sp/>the<sp/>next<sp/>integer<sp/>value.</highlight></codeline>
<codeline lineno="1157"><highlight class="comment"><sp/>*<sp/>Unit:<sp/>clocks.</highlight></codeline>
<codeline lineno="1158"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0x4</highlight></codeline>
<codeline lineno="1159"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>Always</highlight></codeline>
<codeline lineno="1160"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1161" refid="hpm__ddrctl__regs_8h_1ae875cac0da97da1c71f16448cb8e498d" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DRAMTMG4_T_CCD_MASK<sp/>(0x70000UL)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1162" refid="hpm__ddrctl__regs_8h_1a77ed40c6a3c77627fef32bd863743171" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DRAMTMG4_T_CCD_SHIFT<sp/>(16U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1163" refid="hpm__ddrctl__regs_8h_1a0eb4bd6f219d75e950f9796145e5d385" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DRAMTMG4_T_CCD_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>DDRCTL_DRAMTMG4_T_CCD_SHIFT)<sp/>&amp;<sp/>DDRCTL_DRAMTMG4_T_CCD_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1164" refid="hpm__ddrctl__regs_8h_1aaf9455d1984d9d936869c7a19de435a1" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DRAMTMG4_T_CCD_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_DRAMTMG4_T_CCD_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_DRAMTMG4_T_CCD_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1165"><highlight class="normal"></highlight></codeline>
<codeline lineno="1166"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="1167"><highlight class="comment"><sp/>*<sp/>T_RRD<sp/>(R/W)</highlight></codeline>
<codeline lineno="1168"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="1169"><highlight class="comment"><sp/>*<sp/>Description:<sp/>DDR4:<sp/>tRRD_L:<sp/>Minimum<sp/>time<sp/>between<sp/>activates<sp/>from<sp/>bank<sp/>&quot;a&quot;<sp/>to<sp/>bank<sp/>&quot;b&quot;<sp/>for<sp/>same<sp/>bank<sp/>group.<sp/>Others:<sp/>tRRD:<sp/>Minimum<sp/>time<sp/>between<sp/>activates<sp/>from<sp/>bank</highlight></codeline>
<codeline lineno="1170"><highlight class="comment"><sp/>*<sp/>&quot;a&quot;<sp/>to<sp/>bank<sp/>&quot;b&quot;</highlight></codeline>
<codeline lineno="1171"><highlight class="comment"><sp/>*<sp/>For<sp/>configurations<sp/>with<sp/>MEMC_FREQ_RATIO=2,<sp/>program<sp/>this<sp/>to<sp/>(tRRD_L/2<sp/>or<sp/>tRRD/2)<sp/>and<sp/>round<sp/>it<sp/>up<sp/>to<sp/>the<sp/>next<sp/>integer<sp/>value.</highlight></codeline>
<codeline lineno="1172"><highlight class="comment"><sp/>*<sp/>Unit:<sp/>Clocks.</highlight></codeline>
<codeline lineno="1173"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0x4</highlight></codeline>
<codeline lineno="1174"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>Always</highlight></codeline>
<codeline lineno="1175"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1176" refid="hpm__ddrctl__regs_8h_1ac54ec4ed7d021c076b65cb4c6d7cc3f7" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DRAMTMG4_T_RRD_MASK<sp/>(0xF00U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1177" refid="hpm__ddrctl__regs_8h_1ad18e0d26133f75e295cd3a77dc2f8b1b" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DRAMTMG4_T_RRD_SHIFT<sp/>(8U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1178" refid="hpm__ddrctl__regs_8h_1ab6735a944cd626a311ea825f80ae599d" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DRAMTMG4_T_RRD_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>DDRCTL_DRAMTMG4_T_RRD_SHIFT)<sp/>&amp;<sp/>DDRCTL_DRAMTMG4_T_RRD_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1179" refid="hpm__ddrctl__regs_8h_1a7b5516e401b4603206ea17e752c5a51b" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DRAMTMG4_T_RRD_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_DRAMTMG4_T_RRD_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_DRAMTMG4_T_RRD_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1180"><highlight class="normal"></highlight></codeline>
<codeline lineno="1181"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="1182"><highlight class="comment"><sp/>*<sp/>T_RP<sp/>(R/W)</highlight></codeline>
<codeline lineno="1183"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="1184"><highlight class="comment"><sp/>*<sp/>Description:<sp/>tRP:<sp/>Minimum<sp/>time<sp/>from<sp/>precharge<sp/>to<sp/>activate<sp/>of<sp/>same<sp/>bank.</highlight></codeline>
<codeline lineno="1185"><highlight class="comment"><sp/>*<sp/>For<sp/>configurations<sp/>with<sp/>MEMC_FREQ_RATIO=2,<sp/>program<sp/>this<sp/>to<sp/>(tRP/2<sp/>+<sp/>1).<sp/>No<sp/>round<sp/>up<sp/>of<sp/>the<sp/>fraction.</highlight></codeline>
<codeline lineno="1186"><highlight class="comment"><sp/>*<sp/>Unit:<sp/>Clocks.</highlight></codeline>
<codeline lineno="1187"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0x5</highlight></codeline>
<codeline lineno="1188"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>Always</highlight></codeline>
<codeline lineno="1189"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1190" refid="hpm__ddrctl__regs_8h_1af52eea65398365fe19fb9f57c12e8692" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DRAMTMG4_T_RP_MASK<sp/>(0x1FU)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1191" refid="hpm__ddrctl__regs_8h_1aa6310e3e2f21ac481e0a70ccf305786f" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DRAMTMG4_T_RP_SHIFT<sp/>(0U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1192" refid="hpm__ddrctl__regs_8h_1a67251dd03e90ca4ded24b2eb50567045" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DRAMTMG4_T_RP_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>DDRCTL_DRAMTMG4_T_RP_SHIFT)<sp/>&amp;<sp/>DDRCTL_DRAMTMG4_T_RP_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1193" refid="hpm__ddrctl__regs_8h_1a96c7a7f66f2068db00fe23d36e25fd05" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DRAMTMG4_T_RP_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_DRAMTMG4_T_RP_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_DRAMTMG4_T_RP_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1194"><highlight class="normal"></highlight></codeline>
<codeline lineno="1195"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Bitfield<sp/>definition<sp/>for<sp/>register:<sp/>DRAMTMG5<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1196"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="1197"><highlight class="comment"><sp/>*<sp/>T_CKSRX<sp/>(R/W)</highlight></codeline>
<codeline lineno="1198"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="1199"><highlight class="comment"><sp/>*<sp/>Description:<sp/>This<sp/>is<sp/>the<sp/>time<sp/>before<sp/>Self<sp/>Refresh<sp/>Exit<sp/>that<sp/>CK<sp/>is<sp/>maintained<sp/>as<sp/>a<sp/>valid<sp/>clock<sp/>before<sp/>issuing<sp/>SRX.<sp/>Specifies<sp/>the<sp/>clock<sp/>stable<sp/>time<sp/>before<sp/>SRX.</highlight></codeline>
<codeline lineno="1200"><highlight class="comment"><sp/>*<sp/>Recommended<sp/>settings:</highlight></codeline>
<codeline lineno="1201"><highlight class="comment"><sp/>*<sp/>mDDR:<sp/>1</highlight></codeline>
<codeline lineno="1202"><highlight class="comment"><sp/>*<sp/>LPDDR2:<sp/>2</highlight></codeline>
<codeline lineno="1203"><highlight class="comment"><sp/>*<sp/>LPDDR3:<sp/>2</highlight></codeline>
<codeline lineno="1204"><highlight class="comment"><sp/>*<sp/>DDR2:<sp/>1</highlight></codeline>
<codeline lineno="1205"><highlight class="comment"><sp/>*<sp/>DDR3:<sp/>tCKSRX</highlight></codeline>
<codeline lineno="1206"><highlight class="comment"><sp/>*<sp/>DDR4:<sp/>tCKSRX</highlight></codeline>
<codeline lineno="1207"><highlight class="comment"><sp/>*<sp/>For<sp/>configurations<sp/>with<sp/>MEMC_FREQ_RATIO=2,<sp/>program<sp/>this<sp/>to<sp/>recommended<sp/>value<sp/>divided<sp/>by<sp/>two<sp/>and<sp/>round<sp/>it<sp/>up<sp/>to<sp/>next<sp/>integer.</highlight></codeline>
<codeline lineno="1208"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0x5</highlight></codeline>
<codeline lineno="1209"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>Always</highlight></codeline>
<codeline lineno="1210"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1211" refid="hpm__ddrctl__regs_8h_1abc5f70d203dd65f58ed8dbe6377955b4" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DRAMTMG5_T_CKSRX_MASK<sp/>(0xF000000UL)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1212" refid="hpm__ddrctl__regs_8h_1a19fb515d2962f9a55d02116f5f3c5960" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DRAMTMG5_T_CKSRX_SHIFT<sp/>(24U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1213" refid="hpm__ddrctl__regs_8h_1acdf5bb6b5c6b4a802d003dc224ba96a3" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DRAMTMG5_T_CKSRX_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>DDRCTL_DRAMTMG5_T_CKSRX_SHIFT)<sp/>&amp;<sp/>DDRCTL_DRAMTMG5_T_CKSRX_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1214" refid="hpm__ddrctl__regs_8h_1ab8b7f356306a3cafb9f26ea6b02fb9b9" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DRAMTMG5_T_CKSRX_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_DRAMTMG5_T_CKSRX_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_DRAMTMG5_T_CKSRX_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1215"><highlight class="normal"></highlight></codeline>
<codeline lineno="1216"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="1217"><highlight class="comment"><sp/>*<sp/>T_CKSRE<sp/>(R/W)</highlight></codeline>
<codeline lineno="1218"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="1219"><highlight class="comment"><sp/>*<sp/>Description:<sp/>This<sp/>is<sp/>the<sp/>time<sp/>after<sp/>Self<sp/>Refresh<sp/>Down<sp/>Entry<sp/>that<sp/>CK<sp/>is<sp/>maintained<sp/>as<sp/>a<sp/>valid<sp/>clock.<sp/>Specifies<sp/>the<sp/>clock<sp/>disable<sp/>delay<sp/>after<sp/>SRE.</highlight></codeline>
<codeline lineno="1220"><highlight class="comment"><sp/>*<sp/>Recommended<sp/>settings:</highlight></codeline>
<codeline lineno="1221"><highlight class="comment"><sp/>*<sp/>mDDR:<sp/>0</highlight></codeline>
<codeline lineno="1222"><highlight class="comment"><sp/>*<sp/>LPDDR2:<sp/>2</highlight></codeline>
<codeline lineno="1223"><highlight class="comment"><sp/>*<sp/>LPDDR3:<sp/>2</highlight></codeline>
<codeline lineno="1224"><highlight class="comment"><sp/>*<sp/>DDR2:<sp/>1</highlight></codeline>
<codeline lineno="1225"><highlight class="comment"><sp/>*<sp/>DDR3:<sp/>max<sp/>(10<sp/>ns,<sp/>5<sp/>tCK)</highlight></codeline>
<codeline lineno="1226"><highlight class="comment"><sp/>*<sp/>DDR4:<sp/>max<sp/>(10<sp/>ns,<sp/>5<sp/>tCK)</highlight></codeline>
<codeline lineno="1227"><highlight class="comment"><sp/>*<sp/>For<sp/>configurations<sp/>with<sp/>MEMC_FREQ_RATIO=2,<sp/>program<sp/>this<sp/>to<sp/>recommended<sp/>value<sp/>divided<sp/>by<sp/>two<sp/>and<sp/>round<sp/>it<sp/>up<sp/>to<sp/>next<sp/>integer.</highlight></codeline>
<codeline lineno="1228"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0x5</highlight></codeline>
<codeline lineno="1229"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>Always</highlight></codeline>
<codeline lineno="1230"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1231" refid="hpm__ddrctl__regs_8h_1a4d67210eb2f999e9660093f3e0998ebd" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DRAMTMG5_T_CKSRE_MASK<sp/>(0xF0000UL)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1232" refid="hpm__ddrctl__regs_8h_1a359a0276945b9eb823de0cb83b36ccad" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DRAMTMG5_T_CKSRE_SHIFT<sp/>(16U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1233" refid="hpm__ddrctl__regs_8h_1ae53ad3c797bdbb96e42da95b0dfe8a93" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DRAMTMG5_T_CKSRE_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>DDRCTL_DRAMTMG5_T_CKSRE_SHIFT)<sp/>&amp;<sp/>DDRCTL_DRAMTMG5_T_CKSRE_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1234" refid="hpm__ddrctl__regs_8h_1aac60f5ddeb4ea329d67d779734c9487b" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DRAMTMG5_T_CKSRE_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_DRAMTMG5_T_CKSRE_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_DRAMTMG5_T_CKSRE_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1235"><highlight class="normal"></highlight></codeline>
<codeline lineno="1236"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="1237"><highlight class="comment"><sp/>*<sp/>T_CKESR<sp/>(R/W)</highlight></codeline>
<codeline lineno="1238"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="1239"><highlight class="comment"><sp/>*<sp/>Description:<sp/>Minimum<sp/>CKE<sp/>low<sp/>width<sp/>for<sp/>Self<sp/>refresh<sp/>entry<sp/>to<sp/>exit<sp/>timing<sp/>im<sp/>memory<sp/>clock<sp/>cycles.</highlight></codeline>
<codeline lineno="1240"><highlight class="comment"><sp/>*<sp/>Recommended<sp/>settings:</highlight></codeline>
<codeline lineno="1241"><highlight class="comment"><sp/>*<sp/>mDDR:<sp/>tRFC</highlight></codeline>
<codeline lineno="1242"><highlight class="comment"><sp/>*<sp/>LPDDR2:<sp/>tCKESR</highlight></codeline>
<codeline lineno="1243"><highlight class="comment"><sp/>*<sp/>LPDDR3:<sp/>tCKESR</highlight></codeline>
<codeline lineno="1244"><highlight class="comment"><sp/>*<sp/>DDR2:<sp/>tCKE</highlight></codeline>
<codeline lineno="1245"><highlight class="comment"><sp/>*<sp/>DDR3:<sp/>tCKE<sp/>+<sp/>1</highlight></codeline>
<codeline lineno="1246"><highlight class="comment"><sp/>*<sp/>DDR4:<sp/>tCKE<sp/>+<sp/>1</highlight></codeline>
<codeline lineno="1247"><highlight class="comment"><sp/>*<sp/>For<sp/>configurations<sp/>with<sp/>MEMC_FREQ_RATIO=2,<sp/>program<sp/>this<sp/>to<sp/>recommended<sp/>value<sp/>divided<sp/>by<sp/>two<sp/>and<sp/>round<sp/>it<sp/>up<sp/>to<sp/>next<sp/>integer.</highlight></codeline>
<codeline lineno="1248"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0x4</highlight></codeline>
<codeline lineno="1249"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>Always</highlight></codeline>
<codeline lineno="1250"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1251" refid="hpm__ddrctl__regs_8h_1ae2d6b91f0ec3b13d7cb755cb2e95fe16" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DRAMTMG5_T_CKESR_MASK<sp/>(0x3F00U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1252" refid="hpm__ddrctl__regs_8h_1a2f2e1e1d557e572766d50224613b670a" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DRAMTMG5_T_CKESR_SHIFT<sp/>(8U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1253" refid="hpm__ddrctl__regs_8h_1a8f668b78ec262be61fe0d3dae8c79478" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DRAMTMG5_T_CKESR_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>DDRCTL_DRAMTMG5_T_CKESR_SHIFT)<sp/>&amp;<sp/>DDRCTL_DRAMTMG5_T_CKESR_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1254" refid="hpm__ddrctl__regs_8h_1ad06ea1d3105225dfd0ea20bc774339f5" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DRAMTMG5_T_CKESR_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_DRAMTMG5_T_CKESR_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_DRAMTMG5_T_CKESR_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1255"><highlight class="normal"></highlight></codeline>
<codeline lineno="1256"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="1257"><highlight class="comment"><sp/>*<sp/>T_CKE<sp/>(R/W)</highlight></codeline>
<codeline lineno="1258"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="1259"><highlight class="comment"><sp/>*<sp/>Description:<sp/>Minimum<sp/>number<sp/>of<sp/>cycles<sp/>of<sp/>CKE<sp/>HIGH/LOW<sp/>during<sp/>power-down<sp/>and<sp/>self<sp/>refresh.</highlight></codeline>
<codeline lineno="1260"><highlight class="comment"><sp/>*<sp/>LPDDR2/LPDDR3<sp/>mode:<sp/>Set<sp/>this<sp/>to<sp/>the<sp/>larger<sp/>of<sp/>tCKE<sp/>or<sp/>tCKESR</highlight></codeline>
<codeline lineno="1261"><highlight class="comment"><sp/>*<sp/>Non-LPDDR2/non-LPDDR3<sp/>designs:<sp/>Set<sp/>this<sp/>to<sp/>tCKE<sp/>value.</highlight></codeline>
<codeline lineno="1262"><highlight class="comment"><sp/>*<sp/>For<sp/>configurations<sp/>with<sp/>MEMC_FREQ_RATIO=2,<sp/>program<sp/>this<sp/>to<sp/>(value<sp/>described<sp/>above)/2<sp/>and<sp/>round<sp/>it<sp/>up<sp/>to<sp/>the<sp/>next<sp/>integer<sp/>value.</highlight></codeline>
<codeline lineno="1263"><highlight class="comment"><sp/>*<sp/>Unit:<sp/>Clocks.</highlight></codeline>
<codeline lineno="1264"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0x3</highlight></codeline>
<codeline lineno="1265"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>Always</highlight></codeline>
<codeline lineno="1266"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1267" refid="hpm__ddrctl__regs_8h_1ac56c62386ad51d7e8af6d110362abbd3" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DRAMTMG5_T_CKE_MASK<sp/>(0x1FU)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1268" refid="hpm__ddrctl__regs_8h_1ab7447846bf66267b72e530254420d516" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DRAMTMG5_T_CKE_SHIFT<sp/>(0U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1269" refid="hpm__ddrctl__regs_8h_1a7d4befcd6a09774aab7abd766931a100" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DRAMTMG5_T_CKE_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>DDRCTL_DRAMTMG5_T_CKE_SHIFT)<sp/>&amp;<sp/>DDRCTL_DRAMTMG5_T_CKE_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1270" refid="hpm__ddrctl__regs_8h_1ac21cab917c51699c7c57c4fdc51c9140" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DRAMTMG5_T_CKE_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_DRAMTMG5_T_CKE_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_DRAMTMG5_T_CKE_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1271"><highlight class="normal"></highlight></codeline>
<codeline lineno="1272"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Bitfield<sp/>definition<sp/>for<sp/>register:<sp/>DRAMTMG8<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1273"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="1274"><highlight class="comment"><sp/>*<sp/>T_XS_DLL_X32<sp/>(R/W)</highlight></codeline>
<codeline lineno="1275"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="1276"><highlight class="comment"><sp/>*<sp/>Description:<sp/>tXSDLL:<sp/>Exit<sp/>Self<sp/>Refresh<sp/>to<sp/>commands<sp/>requiring<sp/>a<sp/>locked<sp/>DLL.</highlight></codeline>
<codeline lineno="1277"><highlight class="comment"><sp/>*<sp/>For<sp/>configurations<sp/>with<sp/>MEMC_FREQ_RATIO=2,<sp/>program<sp/>this<sp/>to<sp/>the<sp/>above<sp/>value<sp/>divided<sp/>by<sp/>2<sp/>and<sp/>round<sp/>up<sp/>to<sp/>next<sp/>integer<sp/>value.</highlight></codeline>
<codeline lineno="1278"><highlight class="comment"><sp/>*<sp/>Unit:<sp/>Multiples<sp/>of<sp/>32<sp/>clocks.</highlight></codeline>
<codeline lineno="1279"><highlight class="comment"><sp/>*<sp/>Note:<sp/>In<sp/>LPDDR2/LPDDR3/Mobile<sp/>DDR<sp/>mode,<sp/>t_xs_x32<sp/>and<sp/>t_xs_dll_x32<sp/>must<sp/>be<sp/>set<sp/>the<sp/>same<sp/>values<sp/>derived<sp/>from<sp/>tXSR.</highlight></codeline>
<codeline lineno="1280"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0x44</highlight></codeline>
<codeline lineno="1281"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>Always</highlight></codeline>
<codeline lineno="1282"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1283" refid="hpm__ddrctl__regs_8h_1afb1fbea807bcc81e2cb75f02ed828e0f" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DRAMTMG8_T_XS_DLL_X32_MASK<sp/>(0x7F00U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1284" refid="hpm__ddrctl__regs_8h_1ac7c22cd88c55eec2c00ed1f07486da61" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DRAMTMG8_T_XS_DLL_X32_SHIFT<sp/>(8U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1285" refid="hpm__ddrctl__regs_8h_1ab42d4cdb3c98d967c1f20d133b3bdc4f" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DRAMTMG8_T_XS_DLL_X32_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>DDRCTL_DRAMTMG8_T_XS_DLL_X32_SHIFT)<sp/>&amp;<sp/>DDRCTL_DRAMTMG8_T_XS_DLL_X32_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1286" refid="hpm__ddrctl__regs_8h_1ae0de157f3def1b6874570b9c4aee62e7" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DRAMTMG8_T_XS_DLL_X32_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_DRAMTMG8_T_XS_DLL_X32_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_DRAMTMG8_T_XS_DLL_X32_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1287"><highlight class="normal"></highlight></codeline>
<codeline lineno="1288"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="1289"><highlight class="comment"><sp/>*<sp/>T_XS_X32<sp/>(R/W)</highlight></codeline>
<codeline lineno="1290"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="1291"><highlight class="comment"><sp/>*<sp/>Description:<sp/>tXS:<sp/>Exit<sp/>Self<sp/>Refresh<sp/>to<sp/>commands<sp/>not<sp/>requiring<sp/>a<sp/>locked<sp/>DLL.</highlight></codeline>
<codeline lineno="1292"><highlight class="comment"><sp/>*<sp/>For<sp/>configurations<sp/>with<sp/>MEMC_FREQ_RATIO=2,<sp/>program<sp/>this<sp/>to<sp/>the<sp/>above<sp/>value<sp/>divided<sp/>by<sp/>2<sp/>and<sp/>round<sp/>up<sp/>to<sp/>next<sp/>integer<sp/>value.</highlight></codeline>
<codeline lineno="1293"><highlight class="comment"><sp/>*<sp/>Unit:<sp/>Multiples<sp/>of<sp/>32<sp/>clocks.</highlight></codeline>
<codeline lineno="1294"><highlight class="comment"><sp/>*<sp/>Note:<sp/>In<sp/>LPDDR2/LPDDR3/Mobile<sp/>DDR<sp/>mode,<sp/>t_xs_x32<sp/>and<sp/>t_xs_dll_x32<sp/>must<sp/>be<sp/>set<sp/>the<sp/>same<sp/>values<sp/>derived<sp/>from<sp/>tXSR.</highlight></codeline>
<codeline lineno="1295"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0x5</highlight></codeline>
<codeline lineno="1296"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>Always</highlight></codeline>
<codeline lineno="1297"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1298" refid="hpm__ddrctl__regs_8h_1ab54b7a7c4f2d23a3038f2dcfc4eb876e" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DRAMTMG8_T_XS_X32_MASK<sp/>(0x7FU)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1299" refid="hpm__ddrctl__regs_8h_1a4f6650618d1b546f1e80409b495d468b" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DRAMTMG8_T_XS_X32_SHIFT<sp/>(0U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1300" refid="hpm__ddrctl__regs_8h_1aa973d2b549d7149c460dfc7c4eab3857" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DRAMTMG8_T_XS_X32_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>DDRCTL_DRAMTMG8_T_XS_X32_SHIFT)<sp/>&amp;<sp/>DDRCTL_DRAMTMG8_T_XS_X32_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1301" refid="hpm__ddrctl__regs_8h_1accd2f25846268dd41a56a417969061c4" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DRAMTMG8_T_XS_X32_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_DRAMTMG8_T_XS_X32_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_DRAMTMG8_T_XS_X32_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1302"><highlight class="normal"></highlight></codeline>
<codeline lineno="1303"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Bitfield<sp/>definition<sp/>for<sp/>register:<sp/>ZQCTL0<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1304"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="1305"><highlight class="comment"><sp/>*<sp/>DIS_AUTO_ZQ<sp/>(R/W)</highlight></codeline>
<codeline lineno="1306"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="1307"><highlight class="comment"><sp/>*<sp/>Description:</highlight></codeline>
<codeline lineno="1308"><highlight class="comment"><sp/>*<sp/>1<sp/>-<sp/>Disable<sp/>uMCTL2<sp/>generation<sp/>of<sp/>ZQCS<sp/>command.<sp/>Register<sp/>reg_ddrc_zq_calib_short<sp/>can<sp/>be<sp/>used<sp/>instead<sp/>to<sp/>control<sp/>ZQ<sp/>calibration<sp/>commands.</highlight></codeline>
<codeline lineno="1309"><highlight class="comment"><sp/>*<sp/>0<sp/>-<sp/>Internally<sp/>generate<sp/>ZQCS<sp/>commands<sp/>based<sp/>on<sp/>ZQCTL1.t_zq_short_interval_x1024.</highlight></codeline>
<codeline lineno="1310"><highlight class="comment"><sp/>*<sp/>This<sp/>is<sp/>only<sp/>present<sp/>for<sp/>designs<sp/>supporting<sp/>DDR3/DDR4<sp/>or<sp/>LPDDR2/LPDDR3<sp/>devices.</highlight></codeline>
<codeline lineno="1311"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0x0</highlight></codeline>
<codeline lineno="1312"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>MEMC_DDR3==1<sp/>||<sp/>MEMC_DDR4==1<sp/>||<sp/>MEMC_LPDDR2==1</highlight></codeline>
<codeline lineno="1313"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1314" refid="hpm__ddrctl__regs_8h_1a7b82f011ffee178acad402bb5df231aa" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_ZQCTL0_DIS_AUTO_ZQ_MASK<sp/>(0x80000000UL)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1315" refid="hpm__ddrctl__regs_8h_1abcb05acd91331618cbe97dd1729a5b7b" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_ZQCTL0_DIS_AUTO_ZQ_SHIFT<sp/>(31U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1316" refid="hpm__ddrctl__regs_8h_1ab577d4d2d333f2149d34c91243a59e74" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_ZQCTL0_DIS_AUTO_ZQ_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>DDRCTL_ZQCTL0_DIS_AUTO_ZQ_SHIFT)<sp/>&amp;<sp/>DDRCTL_ZQCTL0_DIS_AUTO_ZQ_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1317" refid="hpm__ddrctl__regs_8h_1a68b535f6151aec200d7922f0b6d588ff" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_ZQCTL0_DIS_AUTO_ZQ_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_ZQCTL0_DIS_AUTO_ZQ_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_ZQCTL0_DIS_AUTO_ZQ_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1318"><highlight class="normal"></highlight></codeline>
<codeline lineno="1319"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="1320"><highlight class="comment"><sp/>*<sp/>DIS_SRX_ZQCL<sp/>(R/W)</highlight></codeline>
<codeline lineno="1321"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="1322"><highlight class="comment"><sp/>*<sp/>Description:</highlight></codeline>
<codeline lineno="1323"><highlight class="comment"><sp/>*<sp/>1<sp/>-<sp/>Disable<sp/>issuing<sp/>of<sp/>ZQCL<sp/>command<sp/>at<sp/>Self-Refresh<sp/>exit.<sp/>Only<sp/>applicable<sp/>when<sp/>run<sp/>in<sp/>DDR3<sp/>or<sp/>DDR4<sp/>or<sp/>LPDDR2<sp/>or<sp/>LPDDR3<sp/>mode.</highlight></codeline>
<codeline lineno="1324"><highlight class="comment"><sp/>*<sp/>0<sp/>-<sp/>Enable<sp/>issuing<sp/>of<sp/>ZQCL<sp/>command<sp/>at<sp/>Self-Refresh<sp/>exit.<sp/>Only<sp/>applicable<sp/>when<sp/>run<sp/>in<sp/>DDR3<sp/>or<sp/>DDR4<sp/>or<sp/>LPDDR2<sp/>or<sp/>LPDDR3<sp/>mode.</highlight></codeline>
<codeline lineno="1325"><highlight class="comment"><sp/>*<sp/>This<sp/>is<sp/>only<sp/>present<sp/>for<sp/>designs<sp/>supporting<sp/>DDR3/DDR4<sp/>or<sp/>LPDDR2/LPDDR3<sp/>devices.</highlight></codeline>
<codeline lineno="1326"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0x0</highlight></codeline>
<codeline lineno="1327"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>MEMC_DDR3==1<sp/>||<sp/>MEMC_DDR4==1<sp/>||<sp/>MEMC_LPDDR2==1</highlight></codeline>
<codeline lineno="1328"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1329" refid="hpm__ddrctl__regs_8h_1ade307bde1b017a660b2afe151558dcd6" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_ZQCTL0_DIS_SRX_ZQCL_MASK<sp/>(0x40000000UL)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1330" refid="hpm__ddrctl__regs_8h_1aff5ceac5e5bc1c6ec4759d67fdf99853" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_ZQCTL0_DIS_SRX_ZQCL_SHIFT<sp/>(30U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1331" refid="hpm__ddrctl__regs_8h_1ab3ca6686bb094d29e29c3fe983dab9ba" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_ZQCTL0_DIS_SRX_ZQCL_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>DDRCTL_ZQCTL0_DIS_SRX_ZQCL_SHIFT)<sp/>&amp;<sp/>DDRCTL_ZQCTL0_DIS_SRX_ZQCL_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1332" refid="hpm__ddrctl__regs_8h_1abe2bdf4deec7297886dafeebbfe94f37" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_ZQCTL0_DIS_SRX_ZQCL_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_ZQCTL0_DIS_SRX_ZQCL_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_ZQCTL0_DIS_SRX_ZQCL_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1333"><highlight class="normal"></highlight></codeline>
<codeline lineno="1334"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="1335"><highlight class="comment"><sp/>*<sp/>ZQ_RESISTOR_SHARED<sp/>(R/W)</highlight></codeline>
<codeline lineno="1336"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="1337"><highlight class="comment"><sp/>*<sp/>Description:</highlight></codeline>
<codeline lineno="1338"><highlight class="comment"><sp/>*<sp/>1<sp/>-<sp/>Denotes<sp/>that<sp/>ZQ<sp/>resistor<sp/>is<sp/>shared<sp/>between<sp/>ranks.<sp/>Means<sp/>ZQinit/ZQCL/ZQCS<sp/>commands<sp/>are<sp/>sent<sp/>to<sp/>one<sp/>rank<sp/>at<sp/>a<sp/>time<sp/>with<sp/>tZQinit/tZQCL/tZQCS<sp/>timing<sp/>met<sp/>between<sp/>commands<sp/>so<sp/>that<sp/>commands<sp/>to<sp/>different<sp/>ranks<sp/>do<sp/>not<sp/>overlap.</highlight></codeline>
<codeline lineno="1339"><highlight class="comment"><sp/>*<sp/>0<sp/>-<sp/>ZQ<sp/>resistor<sp/>is<sp/>not<sp/>shared.</highlight></codeline>
<codeline lineno="1340"><highlight class="comment"><sp/>*<sp/>This<sp/>is<sp/>only<sp/>present<sp/>for<sp/>designs<sp/>supporting<sp/>DDR3/DDR4<sp/>or<sp/>LPDDR2/LPDDR3<sp/>devices.</highlight></codeline>
<codeline lineno="1341"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0x0</highlight></codeline>
<codeline lineno="1342"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>MEMC_DDR3==1<sp/>||<sp/>MEMC_DDR4==1<sp/>||<sp/>MEMC_LPDDR2==1</highlight></codeline>
<codeline lineno="1343"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1344" refid="hpm__ddrctl__regs_8h_1a7e86ed5e18115a84837a470c50fc52df" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_ZQCTL0_ZQ_RESISTOR_SHARED_MASK<sp/>(0x20000000UL)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1345" refid="hpm__ddrctl__regs_8h_1a8481d2626c8d80dea5fb15549004adbe" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_ZQCTL0_ZQ_RESISTOR_SHARED_SHIFT<sp/>(29U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1346" refid="hpm__ddrctl__regs_8h_1a2b7aac6b447aafd1c5b196e81c8a872b" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_ZQCTL0_ZQ_RESISTOR_SHARED_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>DDRCTL_ZQCTL0_ZQ_RESISTOR_SHARED_SHIFT)<sp/>&amp;<sp/>DDRCTL_ZQCTL0_ZQ_RESISTOR_SHARED_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1347" refid="hpm__ddrctl__regs_8h_1a225b38e060e623ee9024742a84887e4d" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_ZQCTL0_ZQ_RESISTOR_SHARED_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_ZQCTL0_ZQ_RESISTOR_SHARED_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_ZQCTL0_ZQ_RESISTOR_SHARED_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1348"><highlight class="normal"></highlight></codeline>
<codeline lineno="1349"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="1350"><highlight class="comment"><sp/>*<sp/>T_ZQ_LONG_NOP<sp/>(R/W)</highlight></codeline>
<codeline lineno="1351"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="1352"><highlight class="comment"><sp/>*<sp/>Description:<sp/>tZQoper<sp/>for<sp/>DDR3/DDR4,<sp/>tZQCL<sp/>for<sp/>LPDDR2/LPDDR3:<sp/>Number<sp/>of<sp/>cycles<sp/>of<sp/>NOP<sp/>required<sp/>after<sp/>a<sp/>ZQCL<sp/>(ZQ<sp/>calibration<sp/>long)<sp/>command<sp/>is<sp/>issued<sp/>to<sp/>SDRAM.</highlight></codeline>
<codeline lineno="1353"><highlight class="comment"><sp/>*<sp/>For<sp/>configurations<sp/>with<sp/>MEMC_FREQ_RATIO=2:<sp/>DDR3/DDR4:<sp/>program<sp/>this<sp/>to<sp/>tZQoper/2<sp/>and<sp/>round<sp/>it<sp/>up<sp/>to<sp/>the<sp/>next<sp/>integer<sp/>value.</highlight></codeline>
<codeline lineno="1354"><highlight class="comment"><sp/>*<sp/>LPDDR2/LPDDR3:<sp/>program<sp/>this<sp/>to<sp/>tZQCL/2<sp/>and<sp/>round<sp/>it<sp/>up<sp/>to<sp/>the<sp/>next<sp/>integer<sp/>value.</highlight></codeline>
<codeline lineno="1355"><highlight class="comment"><sp/>*<sp/>Unit:<sp/>Clock<sp/>cycles.</highlight></codeline>
<codeline lineno="1356"><highlight class="comment"><sp/>*<sp/>This<sp/>is<sp/>only<sp/>present<sp/>for<sp/>designs<sp/>supporting<sp/>DDR3/DDR4<sp/>or<sp/>LPDDR2/LPDDR3<sp/>devices.</highlight></codeline>
<codeline lineno="1357"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0x200</highlight></codeline>
<codeline lineno="1358"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>MEMC_DDR3==1<sp/>||<sp/>MEMC_DDR4==1<sp/>||<sp/>MEMC_LPDDR2==1</highlight></codeline>
<codeline lineno="1359"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1360" refid="hpm__ddrctl__regs_8h_1a05db7ae9d6dc1c3a7c2df5644054599f" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_ZQCTL0_T_ZQ_LONG_NOP_MASK<sp/>(0x3FF0000UL)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1361" refid="hpm__ddrctl__regs_8h_1a5f69cb47dca05e1946bd7e329f9ebe0c" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_ZQCTL0_T_ZQ_LONG_NOP_SHIFT<sp/>(16U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1362" refid="hpm__ddrctl__regs_8h_1a3028cb4664a760aa233027a3ffeeefda" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_ZQCTL0_T_ZQ_LONG_NOP_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>DDRCTL_ZQCTL0_T_ZQ_LONG_NOP_SHIFT)<sp/>&amp;<sp/>DDRCTL_ZQCTL0_T_ZQ_LONG_NOP_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1363" refid="hpm__ddrctl__regs_8h_1aa0a7f62b817611798760efa65af5887a" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_ZQCTL0_T_ZQ_LONG_NOP_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_ZQCTL0_T_ZQ_LONG_NOP_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_ZQCTL0_T_ZQ_LONG_NOP_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1364"><highlight class="normal"></highlight></codeline>
<codeline lineno="1365"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="1366"><highlight class="comment"><sp/>*<sp/>T_ZQ_SHORT_NOP<sp/>(R/W)</highlight></codeline>
<codeline lineno="1367"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="1368"><highlight class="comment"><sp/>*<sp/>Description:<sp/>tZQCS:<sp/>Number<sp/>of<sp/>cycles<sp/>of<sp/>NOP<sp/>required<sp/>after<sp/>a<sp/>ZQCS<sp/>(ZQ<sp/>calibration<sp/>short)<sp/>command<sp/>is<sp/>issued<sp/>to<sp/>SDRAM.</highlight></codeline>
<codeline lineno="1369"><highlight class="comment"><sp/>*<sp/>For<sp/>configurations<sp/>with<sp/>MEMC_FREQ_RATIO=2,<sp/>program<sp/>this<sp/>to<sp/>tZQCS/2<sp/>and<sp/>round<sp/>it<sp/>up<sp/>to<sp/>the<sp/>next<sp/>integer<sp/>value.<sp/>Unit:<sp/>Clock<sp/>cycles.</highlight></codeline>
<codeline lineno="1370"><highlight class="comment"><sp/>*<sp/>This<sp/>is<sp/>only<sp/>present<sp/>for<sp/>designs<sp/>supporting<sp/>DDR3/DDR4<sp/>or<sp/>LPDDR2/LPDDR3<sp/>devices.</highlight></codeline>
<codeline lineno="1371"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0x40</highlight></codeline>
<codeline lineno="1372"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>MEMC_DDR3==1<sp/>||<sp/>MEMC_DDR4==1<sp/>||<sp/>MEMC_LPDDR2==1</highlight></codeline>
<codeline lineno="1373"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1374" refid="hpm__ddrctl__regs_8h_1a4fe3b4a74f80c4f697866e97ca49dbff" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_ZQCTL0_T_ZQ_SHORT_NOP_MASK<sp/>(0x3FFU)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1375" refid="hpm__ddrctl__regs_8h_1aedd6e67af6cd3554b8ee079739ba7267" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_ZQCTL0_T_ZQ_SHORT_NOP_SHIFT<sp/>(0U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1376" refid="hpm__ddrctl__regs_8h_1a42a60d43bc11307494d765210ff141a0" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_ZQCTL0_T_ZQ_SHORT_NOP_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>DDRCTL_ZQCTL0_T_ZQ_SHORT_NOP_SHIFT)<sp/>&amp;<sp/>DDRCTL_ZQCTL0_T_ZQ_SHORT_NOP_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1377" refid="hpm__ddrctl__regs_8h_1a740393c5962fe3727d232b2eafdb729b" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_ZQCTL0_T_ZQ_SHORT_NOP_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_ZQCTL0_T_ZQ_SHORT_NOP_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_ZQCTL0_T_ZQ_SHORT_NOP_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1378"><highlight class="normal"></highlight></codeline>
<codeline lineno="1379"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Bitfield<sp/>definition<sp/>for<sp/>register:<sp/>ZQCTL1<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1380"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="1381"><highlight class="comment"><sp/>*<sp/>T_ZQ_SHORT_INTERVAL_X1024<sp/>(R/W)</highlight></codeline>
<codeline lineno="1382"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="1383"><highlight class="comment"><sp/>*<sp/>Description:<sp/>Average<sp/>interval<sp/>to<sp/>wait<sp/>between<sp/>automatically<sp/>issuing<sp/>ZQCS<sp/>(ZQ<sp/>calibration<sp/>short)<sp/>commands<sp/>to<sp/>DDR3/DDR4/LPDDR2/LPDDR3<sp/>devices.</highlight></codeline>
<codeline lineno="1384"><highlight class="comment"><sp/>*<sp/>Meaningless,<sp/>if<sp/>ZQCTL0.dis_auto_zq=1.<sp/>Unit:<sp/>1024<sp/>clock<sp/>cycles.</highlight></codeline>
<codeline lineno="1385"><highlight class="comment"><sp/>*<sp/>This<sp/>is<sp/>only<sp/>present<sp/>for<sp/>designs<sp/>supporting<sp/>DDR3/DDR4<sp/>or<sp/>LPDDR2/LPDDR3<sp/>devices.</highlight></codeline>
<codeline lineno="1386"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0x100</highlight></codeline>
<codeline lineno="1387"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>MEMC_DDR3==1<sp/>||<sp/>MEMC_DDR4==1<sp/>||<sp/>MEMC_LPDDR2==1</highlight></codeline>
<codeline lineno="1388"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1389" refid="hpm__ddrctl__regs_8h_1a7dfaa9a81e4542a1f8e871a71a4684e0" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_ZQCTL1_T_ZQ_SHORT_INTERVAL_X1024_MASK<sp/>(0xFFFFFUL)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1390" refid="hpm__ddrctl__regs_8h_1a407d8a8cff61dc99b48fa2fc9149fa67" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_ZQCTL1_T_ZQ_SHORT_INTERVAL_X1024_SHIFT<sp/>(0U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1391" refid="hpm__ddrctl__regs_8h_1a945de05834d9fc8c64e00cd0699094eb" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_ZQCTL1_T_ZQ_SHORT_INTERVAL_X1024_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>DDRCTL_ZQCTL1_T_ZQ_SHORT_INTERVAL_X1024_SHIFT)<sp/>&amp;<sp/>DDRCTL_ZQCTL1_T_ZQ_SHORT_INTERVAL_X1024_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1392" refid="hpm__ddrctl__regs_8h_1a9d7fe29a2890dea9de03b91da4fe9887" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_ZQCTL1_T_ZQ_SHORT_INTERVAL_X1024_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_ZQCTL1_T_ZQ_SHORT_INTERVAL_X1024_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_ZQCTL1_T_ZQ_SHORT_INTERVAL_X1024_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1393"><highlight class="normal"></highlight></codeline>
<codeline lineno="1394"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Bitfield<sp/>definition<sp/>for<sp/>register:<sp/>ZQSTAT<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1395"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="1396"><highlight class="comment"><sp/>*<sp/>ZQ_RESET_BUSY<sp/>(R)</highlight></codeline>
<codeline lineno="1397"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="1398"><highlight class="comment"><sp/>*<sp/>Description:<sp/>SoC<sp/>core<sp/>may<sp/>initiate<sp/>a<sp/>ZQ<sp/>Reset<sp/>operation<sp/>only<sp/>if<sp/>this<sp/>signal<sp/>is<sp/>low.<sp/>This<sp/>signal<sp/>goes<sp/>high<sp/>in<sp/>the<sp/>clock<sp/>after<sp/>the<sp/>uMCTL2<sp/>accepts<sp/>the<sp/>ZQ<sp/>Reset<sp/>request.<sp/>It<sp/>goes<sp/>low<sp/>when<sp/>the<sp/>ZQ<sp/>Reset<sp/>command<sp/>is<sp/>issued<sp/>to<sp/>the<sp/>SDRAM<sp/>and<sp/>the<sp/>associated<sp/>NOP<sp/>period<sp/>is<sp/>over.<sp/>It<sp/>is<sp/>recommended<sp/>not<sp/>to<sp/>perform<sp/>ZQ<sp/>Reset<sp/>commands<sp/>when<sp/>this<sp/>signal<sp/>is<sp/>high.</highlight></codeline>
<codeline lineno="1399"><highlight class="comment"><sp/>*<sp/>0<sp/>-<sp/>Indicates<sp/>that<sp/>the<sp/>SoC<sp/>core<sp/>can<sp/>initiate<sp/>a<sp/>ZQ<sp/>Reset<sp/>operation</highlight></codeline>
<codeline lineno="1400"><highlight class="comment"><sp/>*<sp/>1<sp/>-<sp/>Indicates<sp/>that<sp/>ZQ<sp/>Reset<sp/>operation<sp/>is<sp/>in<sp/>progress</highlight></codeline>
<codeline lineno="1401"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0x0</highlight></codeline>
<codeline lineno="1402"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>Always</highlight></codeline>
<codeline lineno="1403"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1404" refid="hpm__ddrctl__regs_8h_1ade0d29eb0250df989686c806dbd5e170" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_ZQSTAT_ZQ_RESET_BUSY_MASK<sp/>(0x1U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1405" refid="hpm__ddrctl__regs_8h_1a8f5c9becf59f37e5f4fd20a3cb234ce4" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_ZQSTAT_ZQ_RESET_BUSY_SHIFT<sp/>(0U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1406" refid="hpm__ddrctl__regs_8h_1a5ac657b3bca682fb8e80d366d99a90be" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_ZQSTAT_ZQ_RESET_BUSY_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_ZQSTAT_ZQ_RESET_BUSY_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_ZQSTAT_ZQ_RESET_BUSY_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1407"><highlight class="normal"></highlight></codeline>
<codeline lineno="1408"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Bitfield<sp/>definition<sp/>for<sp/>register:<sp/>DFITMG0<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1409"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="1410"><highlight class="comment"><sp/>*<sp/>DFI_T_CTRL_DELAY<sp/>(R/W)</highlight></codeline>
<codeline lineno="1411"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="1412"><highlight class="comment"><sp/>*<sp/>Description:<sp/>Specifies<sp/>the<sp/>number<sp/>of<sp/>DFI<sp/>clock<sp/>cycles<sp/>after<sp/>an<sp/>assertion<sp/>or<sp/>de-assertion<sp/>of<sp/>the<sp/>DFI<sp/>control<sp/>signals<sp/>that<sp/>the<sp/>control<sp/>signals<sp/>at<sp/>the<sp/>PHY-DRAM<sp/>interface<sp/>reflect<sp/>the<sp/>assertion<sp/>or<sp/>de-assertion.<sp/>If<sp/>the<sp/>DFI<sp/>clock<sp/>and<sp/>the<sp/>memory<sp/>clock<sp/>are<sp/>not<sp/>phase-aligned,<sp/>this<sp/>timing<sp/>parameter<sp/>should<sp/>be<sp/>rounded<sp/>up<sp/>to<sp/>the<sp/>next<sp/>integer<sp/>value.<sp/>Note<sp/>that<sp/>if<sp/>using<sp/>RDIMM,<sp/>depending<sp/>on<sp/>the<sp/>PHY,<sp/>it<sp/>may<sp/>be<sp/>necessary<sp/>to<sp/>increment<sp/>this<sp/>parameter<sp/>by<sp/>1.<sp/>This<sp/>is<sp/>to<sp/>compensate<sp/>for<sp/>the<sp/>extra<sp/>cycle<sp/>of<sp/>latency<sp/>through<sp/>the<sp/>RDIMM</highlight></codeline>
<codeline lineno="1413"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0x7</highlight></codeline>
<codeline lineno="1414"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>Always</highlight></codeline>
<codeline lineno="1415"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1416" refid="hpm__ddrctl__regs_8h_1ac8fd636ef357fad3d004bf27407e524e" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DFITMG0_DFI_T_CTRL_DELAY_MASK<sp/>(0x1F000000UL)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1417" refid="hpm__ddrctl__regs_8h_1a8f13bf9725539f957f2cca1ae358e11d" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DFITMG0_DFI_T_CTRL_DELAY_SHIFT<sp/>(24U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1418" refid="hpm__ddrctl__regs_8h_1a74870b7d4c7299fd68917dfa6304a338" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DFITMG0_DFI_T_CTRL_DELAY_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>DDRCTL_DFITMG0_DFI_T_CTRL_DELAY_SHIFT)<sp/>&amp;<sp/>DDRCTL_DFITMG0_DFI_T_CTRL_DELAY_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1419" refid="hpm__ddrctl__regs_8h_1ad4e22b136ff808138f7787846bced29c" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DFITMG0_DFI_T_CTRL_DELAY_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_DFITMG0_DFI_T_CTRL_DELAY_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_DFITMG0_DFI_T_CTRL_DELAY_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1420"><highlight class="normal"></highlight></codeline>
<codeline lineno="1421"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="1422"><highlight class="comment"><sp/>*<sp/>DFI_RDDATA_USE_SDR<sp/>(R/W)</highlight></codeline>
<codeline lineno="1423"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="1424"><highlight class="comment"><sp/>*<sp/>Description:<sp/>Defines<sp/>whether<sp/>dfi_rddata_en/dfi_rddata/dfi_rddata_valid<sp/>is<sp/>generated<sp/>using<sp/>HDR<sp/>or<sp/>SDR<sp/>values<sp/>Selects<sp/>whether<sp/>value<sp/>in<sp/>DFITMG0.dfi_t_rddata_en<sp/>is<sp/>in<sp/>terms<sp/>of<sp/>SDR<sp/>or<sp/>HDR<sp/>clock<sp/>cycles:</highlight></codeline>
<codeline lineno="1425"><highlight class="comment"><sp/>*<sp/>0<sp/>in<sp/>terms<sp/>of<sp/>HDR<sp/>clock<sp/>cycles</highlight></codeline>
<codeline lineno="1426"><highlight class="comment"><sp/>*<sp/>1<sp/>in<sp/>terms<sp/>of<sp/>SDR<sp/>clock<sp/>cycles</highlight></codeline>
<codeline lineno="1427"><highlight class="comment"><sp/>*<sp/>Refer<sp/>to<sp/>PHY<sp/>specification<sp/>for<sp/>correct<sp/>value.</highlight></codeline>
<codeline lineno="1428"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0x0</highlight></codeline>
<codeline lineno="1429"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>MEMC_FREQ_RATIO==2</highlight></codeline>
<codeline lineno="1430"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1431" refid="hpm__ddrctl__regs_8h_1a8ad507fe740552c75b559c89e94420ee" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DFITMG0_DFI_RDDATA_USE_SDR_MASK<sp/>(0x800000UL)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1432" refid="hpm__ddrctl__regs_8h_1ad11e757b6052c5b17b6dc3b396e23fa2" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DFITMG0_DFI_RDDATA_USE_SDR_SHIFT<sp/>(23U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1433" refid="hpm__ddrctl__regs_8h_1af781f4eb35e9d6b989bdb8fa56f6a945" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DFITMG0_DFI_RDDATA_USE_SDR_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>DDRCTL_DFITMG0_DFI_RDDATA_USE_SDR_SHIFT)<sp/>&amp;<sp/>DDRCTL_DFITMG0_DFI_RDDATA_USE_SDR_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1434" refid="hpm__ddrctl__regs_8h_1aa2fe3915f23d116071de26cf02e043db" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DFITMG0_DFI_RDDATA_USE_SDR_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_DFITMG0_DFI_RDDATA_USE_SDR_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_DFITMG0_DFI_RDDATA_USE_SDR_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1435"><highlight class="normal"></highlight></codeline>
<codeline lineno="1436"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="1437"><highlight class="comment"><sp/>*<sp/>DFI_T_RDDATA_EN<sp/>(R/W)</highlight></codeline>
<codeline lineno="1438"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="1439"><highlight class="comment"><sp/>*<sp/>Description:<sp/>Time<sp/>from<sp/>the<sp/>assertion<sp/>of<sp/>a<sp/>read<sp/>command<sp/>on<sp/>the<sp/>DFI<sp/>interface<sp/>to<sp/>the<sp/>assertion<sp/>of<sp/>the<sp/>dfi_rddata_en<sp/>signal.<sp/>Refer<sp/>to<sp/>PHY<sp/>specification<sp/>for<sp/>correct<sp/>value.</highlight></codeline>
<codeline lineno="1440"><highlight class="comment"><sp/>*<sp/>This<sp/>corresponds<sp/>to<sp/>the<sp/>DFI<sp/>parameter<sp/>trddata_en.<sp/>Note<sp/>that,<sp/>depending<sp/>on<sp/>the<sp/>PHY,<sp/>if<sp/>using<sp/>RDIMM,<sp/>it<sp/>may<sp/>be<sp/>necessary<sp/>to<sp/>use<sp/>the<sp/>value<sp/>(CL<sp/>+<sp/>1)<sp/>in<sp/>the<sp/>calculation<sp/>of<sp/>trddata_en.<sp/>This<sp/>is<sp/>to<sp/>compensate<sp/>for<sp/>the<sp/>extra<sp/>cycle<sp/>of<sp/>latency<sp/>through<sp/>the<sp/>RDIMM.</highlight></codeline>
<codeline lineno="1441"><highlight class="comment"><sp/>*<sp/>Unit:<sp/>Clocks</highlight></codeline>
<codeline lineno="1442"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0x2</highlight></codeline>
<codeline lineno="1443"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>Always</highlight></codeline>
<codeline lineno="1444"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1445" refid="hpm__ddrctl__regs_8h_1adcc94eee8a7fd4bfc0458fbfd3b17fc7" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DFITMG0_DFI_T_RDDATA_EN_MASK<sp/>(0x3F0000UL)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1446" refid="hpm__ddrctl__regs_8h_1a537c5f228cf732752ec844230bc12689" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DFITMG0_DFI_T_RDDATA_EN_SHIFT<sp/>(16U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1447" refid="hpm__ddrctl__regs_8h_1ab02c7223f5291b99b722581bf920d58c" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DFITMG0_DFI_T_RDDATA_EN_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>DDRCTL_DFITMG0_DFI_T_RDDATA_EN_SHIFT)<sp/>&amp;<sp/>DDRCTL_DFITMG0_DFI_T_RDDATA_EN_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1448" refid="hpm__ddrctl__regs_8h_1ad68e6236ccaf408322802164e26bd60e" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DFITMG0_DFI_T_RDDATA_EN_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_DFITMG0_DFI_T_RDDATA_EN_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_DFITMG0_DFI_T_RDDATA_EN_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1449"><highlight class="normal"></highlight></codeline>
<codeline lineno="1450"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="1451"><highlight class="comment"><sp/>*<sp/>DFI_WRDATA_USE_SDR<sp/>(R/W)</highlight></codeline>
<codeline lineno="1452"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="1453"><highlight class="comment"><sp/>*<sp/>Description:<sp/>Defines<sp/>whether<sp/>dfi_wrdata_en/dfi_wrdata/dfi_wrdata_mask<sp/>is<sp/>generated<sp/>using<sp/>HDR<sp/>or<sp/>SDR<sp/>values<sp/>Selects<sp/>whether<sp/>value<sp/>in<sp/>DFITMG0.dfi_tphy_wrlat<sp/>is<sp/>in<sp/>terms<sp/>of<sp/>SDR<sp/>or<sp/>HDR<sp/>clock<sp/>cycles<sp/>Selects<sp/>whether<sp/>value<sp/>in<sp/>DFITMG0.dfi_tphy_wrdata<sp/>is<sp/>in<sp/>terms<sp/>of<sp/>SDR<sp/>or<sp/>HDR<sp/>clock<sp/>cycles</highlight></codeline>
<codeline lineno="1454"><highlight class="comment"><sp/>*<sp/>0<sp/>in<sp/>terms<sp/>of<sp/>HDR<sp/>clock<sp/>cycles</highlight></codeline>
<codeline lineno="1455"><highlight class="comment"><sp/>*<sp/>1<sp/>in<sp/>terms<sp/>of<sp/>SDR<sp/>clock<sp/>cycles</highlight></codeline>
<codeline lineno="1456"><highlight class="comment"><sp/>*<sp/>Refer<sp/>to<sp/>PHY<sp/>specification<sp/>for<sp/>correct<sp/>value.</highlight></codeline>
<codeline lineno="1457"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0x0</highlight></codeline>
<codeline lineno="1458"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>MEMC_FREQ_RATIO==2</highlight></codeline>
<codeline lineno="1459"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1460" refid="hpm__ddrctl__regs_8h_1a6e772ad04065f4a70a279f09c6fa5fff" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DFITMG0_DFI_WRDATA_USE_SDR_MASK<sp/>(0x8000U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1461" refid="hpm__ddrctl__regs_8h_1acbcd3d0e495207e6546c82586493e5e0" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DFITMG0_DFI_WRDATA_USE_SDR_SHIFT<sp/>(15U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1462" refid="hpm__ddrctl__regs_8h_1ab88b47c6a2f7b0ab9c0fd968d785e8aa" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DFITMG0_DFI_WRDATA_USE_SDR_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>DDRCTL_DFITMG0_DFI_WRDATA_USE_SDR_SHIFT)<sp/>&amp;<sp/>DDRCTL_DFITMG0_DFI_WRDATA_USE_SDR_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1463" refid="hpm__ddrctl__regs_8h_1a9ffbcde6eb79b0eff6569bf545ed4af5" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DFITMG0_DFI_WRDATA_USE_SDR_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_DFITMG0_DFI_WRDATA_USE_SDR_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_DFITMG0_DFI_WRDATA_USE_SDR_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1464"><highlight class="normal"></highlight></codeline>
<codeline lineno="1465"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="1466"><highlight class="comment"><sp/>*<sp/>DFI_TPHY_WRDATA<sp/>(R/W)</highlight></codeline>
<codeline lineno="1467"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="1468"><highlight class="comment"><sp/>*<sp/>Description:<sp/>Specifies<sp/>the<sp/>number<sp/>of<sp/>clock<sp/>cycles<sp/>between<sp/>when<sp/>dfi_wrdata_en<sp/>is<sp/>asserted<sp/>to<sp/>when<sp/>the<sp/>associated<sp/>write<sp/>data<sp/>is<sp/>driven<sp/>on<sp/>the<sp/>dfi_wrdata<sp/>signal.<sp/>This<sp/>corresponds<sp/>to<sp/>the<sp/>DFI<sp/>timing<sp/>parameter<sp/>tphy_wrdata.<sp/>Refer<sp/>to<sp/>PHY<sp/>specification<sp/>for<sp/>correct<sp/>value.<sp/>Note,<sp/>max<sp/>supported<sp/>value<sp/>is<sp/>8.</highlight></codeline>
<codeline lineno="1469"><highlight class="comment"><sp/>*<sp/>Unit:<sp/>Clocks</highlight></codeline>
<codeline lineno="1470"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0x0</highlight></codeline>
<codeline lineno="1471"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>Always</highlight></codeline>
<codeline lineno="1472"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1473" refid="hpm__ddrctl__regs_8h_1af753d4ebfc1a51a157c06c17e30f2d25" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DFITMG0_DFI_TPHY_WRDATA_MASK<sp/>(0x3F00U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1474" refid="hpm__ddrctl__regs_8h_1a9fc60a2692f15a96c5fd906af411bbee" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DFITMG0_DFI_TPHY_WRDATA_SHIFT<sp/>(8U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1475" refid="hpm__ddrctl__regs_8h_1a27f3cdb80a263487eab9d07703fc43e7" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DFITMG0_DFI_TPHY_WRDATA_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>DDRCTL_DFITMG0_DFI_TPHY_WRDATA_SHIFT)<sp/>&amp;<sp/>DDRCTL_DFITMG0_DFI_TPHY_WRDATA_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1476" refid="hpm__ddrctl__regs_8h_1a768af6df0a2fcb9f3a3fcb37b8e1b37d" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DFITMG0_DFI_TPHY_WRDATA_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_DFITMG0_DFI_TPHY_WRDATA_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_DFITMG0_DFI_TPHY_WRDATA_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1477"><highlight class="normal"></highlight></codeline>
<codeline lineno="1478"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="1479"><highlight class="comment"><sp/>*<sp/>DFI_TPHY_WRLAT<sp/>(R/W)</highlight></codeline>
<codeline lineno="1480"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="1481"><highlight class="comment"><sp/>*<sp/>Description:<sp/>Write<sp/>latency</highlight></codeline>
<codeline lineno="1482"><highlight class="comment"><sp/>*<sp/>Number<sp/>of<sp/>clocks<sp/>from<sp/>the<sp/>write<sp/>command<sp/>to<sp/>write<sp/>data<sp/>enable<sp/>(dfi_wrdata_en).<sp/>This<sp/>corresponds<sp/>to<sp/>the<sp/>DFI<sp/>timing<sp/>parameter<sp/>tphy_wrlat.<sp/>The<sp/>minimum<sp/>supported<sp/>value<sp/>is<sp/>as<sp/>follows:</highlight></codeline>
<codeline lineno="1483"><highlight class="comment"><sp/>*<sp/>0<sp/>for<sp/>configurations<sp/>with<sp/>MEMC_WL0<sp/>=<sp/>1</highlight></codeline>
<codeline lineno="1484"><highlight class="comment"><sp/>*<sp/>1<sp/>for<sp/>configurations<sp/>with<sp/>MEMC_WL0<sp/>=<sp/>0</highlight></codeline>
<codeline lineno="1485"><highlight class="comment"><sp/>*<sp/>Refer<sp/>to<sp/>PHY<sp/>specification<sp/>for<sp/>correct<sp/>value.Note<sp/>that,<sp/>depending<sp/>on<sp/>the<sp/>PHY,<sp/>if<sp/>using<sp/>RDIMM,<sp/>it<sp/>may<sp/>be<sp/>necessary<sp/>to<sp/>use<sp/>the<sp/>value<sp/>(CL<sp/>+<sp/>1)<sp/>in<sp/>the<sp/>calculation<sp/>of<sp/>tphy_wrlat.<sp/>This<sp/>is<sp/>to<sp/>compensate<sp/>for<sp/>the<sp/>extra<sp/>cycle<sp/>of<sp/>latency<sp/>through<sp/>the<sp/>RDIMM.</highlight></codeline>
<codeline lineno="1486"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0x2</highlight></codeline>
<codeline lineno="1487"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>Always</highlight></codeline>
<codeline lineno="1488"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1489" refid="hpm__ddrctl__regs_8h_1a8a01ba10bc96ba9973800dbd7bb8e74d" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DFITMG0_DFI_TPHY_WRLAT_MASK<sp/>(0x3FU)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1490" refid="hpm__ddrctl__regs_8h_1a7e5491c81c9e30dfbe188e1162f179ee" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DFITMG0_DFI_TPHY_WRLAT_SHIFT<sp/>(0U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1491" refid="hpm__ddrctl__regs_8h_1af107ebcf252e4f35558b58e53c9f4b6c" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DFITMG0_DFI_TPHY_WRLAT_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>DDRCTL_DFITMG0_DFI_TPHY_WRLAT_SHIFT)<sp/>&amp;<sp/>DDRCTL_DFITMG0_DFI_TPHY_WRLAT_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1492" refid="hpm__ddrctl__regs_8h_1a619c91252eb8e4a1513073f37203bdec" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DFITMG0_DFI_TPHY_WRLAT_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_DFITMG0_DFI_TPHY_WRLAT_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_DFITMG0_DFI_TPHY_WRLAT_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1493"><highlight class="normal"></highlight></codeline>
<codeline lineno="1494"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Bitfield<sp/>definition<sp/>for<sp/>register:<sp/>DFITMG1<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1495"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="1496"><highlight class="comment"><sp/>*<sp/>DFI_T_WRDATA_DELAY<sp/>(R/W)</highlight></codeline>
<codeline lineno="1497"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="1498"><highlight class="comment"><sp/>*<sp/>Description:<sp/>Specifies<sp/>the<sp/>number<sp/>of<sp/>DFI<sp/>clocks<sp/>between<sp/>when<sp/>the<sp/>dfi_wrdata_en<sp/>signal<sp/>is<sp/>asserted<sp/>and<sp/>when<sp/>the<sp/>corresponding<sp/>write<sp/>data<sp/>transfer<sp/>is<sp/>completed<sp/>on<sp/>the<sp/>DRAM<sp/>bus.<sp/>This<sp/>corresponds<sp/>to<sp/>the<sp/>DFI<sp/>timing<sp/>parameter<sp/>twrdata_delay.<sp/>Refer<sp/>to<sp/>PHY<sp/>specification<sp/>for<sp/>correct<sp/>value.<sp/>For<sp/>DFI<sp/>3.0<sp/>PHY,<sp/>set<sp/>to<sp/>twrdata_delay,<sp/>a<sp/>new<sp/>timing<sp/>parameter<sp/>introduced<sp/>in<sp/>DFI<sp/>3.0.<sp/>For<sp/>DFI<sp/>2.1<sp/>PHY,<sp/>set<sp/>to<sp/>tphy_wrdata<sp/>+<sp/>(delay<sp/>of<sp/>DFI<sp/>write<sp/>data<sp/>to<sp/>the<sp/>DRAM).<sp/>Value<sp/>to<sp/>be<sp/>programmed<sp/>is<sp/>in<sp/>terms<sp/>of<sp/>DFI<sp/>clocks,<sp/>not<sp/>PHY<sp/>clocks.<sp/>In<sp/>FREQ_RATIO=2,<sp/>divide<sp/>PHY&apos;s<sp/>value<sp/>by<sp/>2<sp/>and<sp/>round<sp/>up<sp/>to<sp/>next<sp/>integer.<sp/>If<sp/>using<sp/>DFITMG0.dfi_wrdata_use_sdr=1,<sp/>add<sp/>1<sp/>to<sp/>the<sp/>value.</highlight></codeline>
<codeline lineno="1499"><highlight class="comment"><sp/>*<sp/>Unit:<sp/>Clocks</highlight></codeline>
<codeline lineno="1500"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0x0</highlight></codeline>
<codeline lineno="1501"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>Always</highlight></codeline>
<codeline lineno="1502"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1503" refid="hpm__ddrctl__regs_8h_1a993e9e411820a25b526334826be7d9b6" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DFITMG1_DFI_T_WRDATA_DELAY_MASK<sp/>(0x1F0000UL)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1504" refid="hpm__ddrctl__regs_8h_1ae1eee95592c771d97463ca4b6361b87d" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DFITMG1_DFI_T_WRDATA_DELAY_SHIFT<sp/>(16U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1505" refid="hpm__ddrctl__regs_8h_1a28dd766c518f1d44099f1e44a05f54f3" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DFITMG1_DFI_T_WRDATA_DELAY_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>DDRCTL_DFITMG1_DFI_T_WRDATA_DELAY_SHIFT)<sp/>&amp;<sp/>DDRCTL_DFITMG1_DFI_T_WRDATA_DELAY_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1506" refid="hpm__ddrctl__regs_8h_1a154c008156233145d966ad11892758c1" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DFITMG1_DFI_T_WRDATA_DELAY_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_DFITMG1_DFI_T_WRDATA_DELAY_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_DFITMG1_DFI_T_WRDATA_DELAY_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1507"><highlight class="normal"></highlight></codeline>
<codeline lineno="1508"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="1509"><highlight class="comment"><sp/>*<sp/>DFI_T_DRAM_CLK_DISABLE<sp/>(R/W)</highlight></codeline>
<codeline lineno="1510"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="1511"><highlight class="comment"><sp/>*<sp/>Description:<sp/>Specifies<sp/>the<sp/>number<sp/>of<sp/>DFI<sp/>clock<sp/>cycles<sp/>from<sp/>the<sp/>assertion<sp/>of<sp/>the<sp/>dfi_dram_clk_disable<sp/>signal<sp/>on<sp/>the<sp/>DFI<sp/>until<sp/>the<sp/>clock<sp/>to<sp/>the<sp/>DRAM<sp/>memory<sp/>devices,<sp/>at<sp/>the<sp/>PHY-<sp/>DRAM<sp/>boundary,<sp/>maintains<sp/>a<sp/>low<sp/>value.<sp/>If<sp/>the<sp/>DFI<sp/>clock<sp/>and<sp/>the<sp/>memory<sp/>clock<sp/>are<sp/>not<sp/>phase<sp/>aligned,<sp/>this<sp/>timing<sp/>parameter<sp/>should<sp/>be<sp/>rounded<sp/>up<sp/>to<sp/>the<sp/>next<sp/>integer<sp/>value.</highlight></codeline>
<codeline lineno="1512"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0x4</highlight></codeline>
<codeline lineno="1513"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>Always</highlight></codeline>
<codeline lineno="1514"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1515" refid="hpm__ddrctl__regs_8h_1ae9338c4fe64c3ac43614fc79376d0fed" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DFITMG1_DFI_T_DRAM_CLK_DISABLE_MASK<sp/>(0xF00U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1516" refid="hpm__ddrctl__regs_8h_1aee70f68e3957e89a605229fcb5c01615" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DFITMG1_DFI_T_DRAM_CLK_DISABLE_SHIFT<sp/>(8U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1517" refid="hpm__ddrctl__regs_8h_1aaab108cad5fcd5e82d68079c983e32cc" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DFITMG1_DFI_T_DRAM_CLK_DISABLE_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>DDRCTL_DFITMG1_DFI_T_DRAM_CLK_DISABLE_SHIFT)<sp/>&amp;<sp/>DDRCTL_DFITMG1_DFI_T_DRAM_CLK_DISABLE_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1518" refid="hpm__ddrctl__regs_8h_1a89fd84d27cb90ec5f0b35d80bd04c0e3" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DFITMG1_DFI_T_DRAM_CLK_DISABLE_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_DFITMG1_DFI_T_DRAM_CLK_DISABLE_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_DFITMG1_DFI_T_DRAM_CLK_DISABLE_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1519"><highlight class="normal"></highlight></codeline>
<codeline lineno="1520"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="1521"><highlight class="comment"><sp/>*<sp/>DFI_T_DRAM_CLK_ENABLE<sp/>(R/W)</highlight></codeline>
<codeline lineno="1522"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="1523"><highlight class="comment"><sp/>*<sp/>Description:<sp/>Specifies<sp/>the<sp/>number<sp/>of<sp/>DFI<sp/>clock<sp/>cycles<sp/>from<sp/>the<sp/>de-assertion<sp/>of<sp/>the<sp/>dfi_dram_clk_disable<sp/>signal<sp/>on<sp/>the<sp/>DFI<sp/>until<sp/>the<sp/>first<sp/>valid<sp/>rising<sp/>edge<sp/>of<sp/>the<sp/>clock<sp/>to<sp/>the<sp/>DRAM<sp/>memory<sp/>devices,<sp/>at<sp/>the<sp/>PHY-DRAM<sp/>boundary.<sp/>If<sp/>the<sp/>DFI<sp/>clock<sp/>and<sp/>the<sp/>memory<sp/>clock<sp/>are<sp/>not<sp/>phase<sp/>aligned,<sp/>this<sp/>timing<sp/>parameter<sp/>should<sp/>be<sp/>rounded<sp/>up<sp/>to<sp/>the<sp/>next<sp/>integer<sp/>value.</highlight></codeline>
<codeline lineno="1524"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0x4</highlight></codeline>
<codeline lineno="1525"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>Always</highlight></codeline>
<codeline lineno="1526"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1527" refid="hpm__ddrctl__regs_8h_1a63e657eeb700e012191893e2db02444b" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DFITMG1_DFI_T_DRAM_CLK_ENABLE_MASK<sp/>(0xFU)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1528" refid="hpm__ddrctl__regs_8h_1a816ef2299cdfea17c10f0219d51041a5" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DFITMG1_DFI_T_DRAM_CLK_ENABLE_SHIFT<sp/>(0U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1529" refid="hpm__ddrctl__regs_8h_1a967743a260d2c8e3946bf213e3de444c" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DFITMG1_DFI_T_DRAM_CLK_ENABLE_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>DDRCTL_DFITMG1_DFI_T_DRAM_CLK_ENABLE_SHIFT)<sp/>&amp;<sp/>DDRCTL_DFITMG1_DFI_T_DRAM_CLK_ENABLE_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1530" refid="hpm__ddrctl__regs_8h_1a19457459951373a6bec2b55061359b1e" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DFITMG1_DFI_T_DRAM_CLK_ENABLE_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_DFITMG1_DFI_T_DRAM_CLK_ENABLE_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_DFITMG1_DFI_T_DRAM_CLK_ENABLE_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1531"><highlight class="normal"></highlight></codeline>
<codeline lineno="1532"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Bitfield<sp/>definition<sp/>for<sp/>register:<sp/>DFILPCFG0<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1533"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="1534"><highlight class="comment"><sp/>*<sp/>DFI_TLP_RESP<sp/>(R/W)</highlight></codeline>
<codeline lineno="1535"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="1536"><highlight class="comment"><sp/>*<sp/>Description:<sp/>Setting<sp/>for<sp/>DFI&apos;s<sp/>tlp_resp<sp/>time.</highlight></codeline>
<codeline lineno="1537"><highlight class="comment"><sp/>*<sp/>Same<sp/>value<sp/>is<sp/>used<sp/>for<sp/>both<sp/>Power<sp/>Down,<sp/>Self<sp/>Refresh,<sp/>Deep<sp/>Power<sp/>Down<sp/>and<sp/>Maximum<sp/>Power<sp/>Saving<sp/>modes.<sp/>DFI<sp/>2.1<sp/>specification<sp/>onwards,<sp/>recommends<sp/>using<sp/>a<sp/>fixed</highlight></codeline>
<codeline lineno="1538"><highlight class="comment"><sp/>*<sp/>value<sp/>of<sp/>7<sp/>always.</highlight></codeline>
<codeline lineno="1539"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0x7</highlight></codeline>
<codeline lineno="1540"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>Always</highlight></codeline>
<codeline lineno="1541"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1542" refid="hpm__ddrctl__regs_8h_1af5ba2275ed2c9a2a0206a80256641d74" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DFILPCFG0_DFI_TLP_RESP_MASK<sp/>(0xF000000UL)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1543" refid="hpm__ddrctl__regs_8h_1abd8d058f0abed218624ebbe85467f02e" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DFILPCFG0_DFI_TLP_RESP_SHIFT<sp/>(24U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1544" refid="hpm__ddrctl__regs_8h_1a7157a67ce42b90e436001bf1d0f1a968" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DFILPCFG0_DFI_TLP_RESP_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>DDRCTL_DFILPCFG0_DFI_TLP_RESP_SHIFT)<sp/>&amp;<sp/>DDRCTL_DFILPCFG0_DFI_TLP_RESP_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1545" refid="hpm__ddrctl__regs_8h_1a7c65f4a263114aa670f95d45d48a1361" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DFILPCFG0_DFI_TLP_RESP_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_DFILPCFG0_DFI_TLP_RESP_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_DFILPCFG0_DFI_TLP_RESP_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1546"><highlight class="normal"></highlight></codeline>
<codeline lineno="1547"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="1548"><highlight class="comment"><sp/>*<sp/>DFI_LP_WAKEUP_SR<sp/>(R/W)</highlight></codeline>
<codeline lineno="1549"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="1550"><highlight class="comment"><sp/>*<sp/>Description:<sp/>Value<sp/>to<sp/>drive<sp/>on<sp/>dfi_lp_wakeup<sp/>signal<sp/>when<sp/>Self<sp/>Refresh<sp/>mode<sp/>is<sp/>entered.</highlight></codeline>
<codeline lineno="1551"><highlight class="comment"><sp/>*<sp/>Determines<sp/>the<sp/>DFI&apos;s<sp/>tlp_wakeup<sp/>time:</highlight></codeline>
<codeline lineno="1552"><highlight class="comment"><sp/>*<sp/>0x0<sp/>-<sp/>16<sp/>cycles</highlight></codeline>
<codeline lineno="1553"><highlight class="comment"><sp/>*<sp/>0x1<sp/>-<sp/>32<sp/>cycles</highlight></codeline>
<codeline lineno="1554"><highlight class="comment"><sp/>*<sp/>0x2<sp/>-<sp/>64<sp/>cycles</highlight></codeline>
<codeline lineno="1555"><highlight class="comment"><sp/>*<sp/>0x3<sp/>-<sp/>128<sp/>cycles</highlight></codeline>
<codeline lineno="1556"><highlight class="comment"><sp/>*<sp/>0x4<sp/>-<sp/>256<sp/>cycles</highlight></codeline>
<codeline lineno="1557"><highlight class="comment"><sp/>*<sp/>0x5<sp/>-<sp/>512<sp/>cycles</highlight></codeline>
<codeline lineno="1558"><highlight class="comment"><sp/>*<sp/>0x6<sp/>-<sp/>1024<sp/>cycles</highlight></codeline>
<codeline lineno="1559"><highlight class="comment"><sp/>*<sp/>0x7<sp/>-<sp/>2048<sp/>cycles</highlight></codeline>
<codeline lineno="1560"><highlight class="comment"><sp/>*<sp/>0x8<sp/>-<sp/>4096<sp/>cycles</highlight></codeline>
<codeline lineno="1561"><highlight class="comment"><sp/>*<sp/>0x9<sp/>-<sp/>8192<sp/>cycles</highlight></codeline>
<codeline lineno="1562"><highlight class="comment"><sp/>*<sp/>0xA<sp/>-<sp/>16384<sp/>cycles</highlight></codeline>
<codeline lineno="1563"><highlight class="comment"><sp/>*<sp/>0xB<sp/>-<sp/>32768<sp/>cycles</highlight></codeline>
<codeline lineno="1564"><highlight class="comment"><sp/>*<sp/>0xC<sp/>-<sp/>65536<sp/>cycles</highlight></codeline>
<codeline lineno="1565"><highlight class="comment"><sp/>*<sp/>0xD<sp/>-<sp/>131072<sp/>cycles</highlight></codeline>
<codeline lineno="1566"><highlight class="comment"><sp/>*<sp/>0xE<sp/>-<sp/>262144<sp/>cycles</highlight></codeline>
<codeline lineno="1567"><highlight class="comment"><sp/>*<sp/>0xF<sp/>-<sp/>Unlimited<sp/>Value<sp/>After<sp/>Reset:<sp/>0x0<sp/>Exists:<sp/>Always</highlight></codeline>
<codeline lineno="1568"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1569" refid="hpm__ddrctl__regs_8h_1a68bbb5f8618cfab81c8726bc4d4c3e35" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DFILPCFG0_DFI_LP_WAKEUP_SR_MASK<sp/>(0xF000U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1570" refid="hpm__ddrctl__regs_8h_1a70162782eaebd7b70067831c2f11b3b3" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DFILPCFG0_DFI_LP_WAKEUP_SR_SHIFT<sp/>(12U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1571" refid="hpm__ddrctl__regs_8h_1a25ace32917baf16a83f29e7ea71eeca0" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DFILPCFG0_DFI_LP_WAKEUP_SR_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>DDRCTL_DFILPCFG0_DFI_LP_WAKEUP_SR_SHIFT)<sp/>&amp;<sp/>DDRCTL_DFILPCFG0_DFI_LP_WAKEUP_SR_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1572" refid="hpm__ddrctl__regs_8h_1aaa9ae79024fff2125a7c84c6036b0f67" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DFILPCFG0_DFI_LP_WAKEUP_SR_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_DFILPCFG0_DFI_LP_WAKEUP_SR_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_DFILPCFG0_DFI_LP_WAKEUP_SR_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1573"><highlight class="normal"></highlight></codeline>
<codeline lineno="1574"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="1575"><highlight class="comment"><sp/>*<sp/>DFI_LP_EN_SR<sp/>(R/W)</highlight></codeline>
<codeline lineno="1576"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="1577"><highlight class="comment"><sp/>*<sp/>Description:<sp/>Enables<sp/>DFI<sp/>Low<sp/>Power<sp/>interface<sp/>handshaking<sp/>during<sp/>Self<sp/>Refresh<sp/>Entry/Exit.</highlight></codeline>
<codeline lineno="1578"><highlight class="comment"><sp/>*<sp/>0<sp/>-<sp/>Disabled</highlight></codeline>
<codeline lineno="1579"><highlight class="comment"><sp/>*<sp/>1<sp/>-<sp/>Enabled</highlight></codeline>
<codeline lineno="1580"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0x0</highlight></codeline>
<codeline lineno="1581"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>Always</highlight></codeline>
<codeline lineno="1582"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1583" refid="hpm__ddrctl__regs_8h_1adf001b1b9ae2ec0e5aa4d975dafe8a7a" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DFILPCFG0_DFI_LP_EN_SR_MASK<sp/>(0x100U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1584" refid="hpm__ddrctl__regs_8h_1a4e3234d3948c34f5c2ba5b70642aa83d" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DFILPCFG0_DFI_LP_EN_SR_SHIFT<sp/>(8U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1585" refid="hpm__ddrctl__regs_8h_1a426f241af1a3033e926e20fe43b2f2a3" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DFILPCFG0_DFI_LP_EN_SR_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>DDRCTL_DFILPCFG0_DFI_LP_EN_SR_SHIFT)<sp/>&amp;<sp/>DDRCTL_DFILPCFG0_DFI_LP_EN_SR_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1586" refid="hpm__ddrctl__regs_8h_1aa5ec140c91a2425cd310c74de8887093" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DFILPCFG0_DFI_LP_EN_SR_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_DFILPCFG0_DFI_LP_EN_SR_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_DFILPCFG0_DFI_LP_EN_SR_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1587"><highlight class="normal"></highlight></codeline>
<codeline lineno="1588"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="1589"><highlight class="comment"><sp/>*<sp/>DFI_LP_WAKEUP_PD<sp/>(R/W)</highlight></codeline>
<codeline lineno="1590"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="1591"><highlight class="comment"><sp/>*<sp/>Description:<sp/>Value<sp/>to<sp/>drive<sp/>on<sp/>dfi_lp_wakeup<sp/>signal<sp/>when<sp/>Power<sp/>Down<sp/>mode<sp/>is<sp/>entered.</highlight></codeline>
<codeline lineno="1592"><highlight class="comment"><sp/>*<sp/>Determines<sp/>the<sp/>DFI&apos;s<sp/>tlp_wakeup<sp/>time:</highlight></codeline>
<codeline lineno="1593"><highlight class="comment"><sp/>*<sp/>0x0<sp/>-<sp/>16<sp/>cycles</highlight></codeline>
<codeline lineno="1594"><highlight class="comment"><sp/>*<sp/>0x1<sp/>-<sp/>32<sp/>cycles</highlight></codeline>
<codeline lineno="1595"><highlight class="comment"><sp/>*<sp/>0x2<sp/>-<sp/>64<sp/>cycles</highlight></codeline>
<codeline lineno="1596"><highlight class="comment"><sp/>*<sp/>0x3<sp/>-<sp/>128<sp/>cycles</highlight></codeline>
<codeline lineno="1597"><highlight class="comment"><sp/>*<sp/>0x4<sp/>-<sp/>256<sp/>cycles</highlight></codeline>
<codeline lineno="1598"><highlight class="comment"><sp/>*<sp/>0x5<sp/>-<sp/>512<sp/>cycles</highlight></codeline>
<codeline lineno="1599"><highlight class="comment"><sp/>*<sp/>0x6<sp/>-<sp/>1024<sp/>cycles</highlight></codeline>
<codeline lineno="1600"><highlight class="comment"><sp/>*<sp/>0x7<sp/>-<sp/>2048<sp/>cycles</highlight></codeline>
<codeline lineno="1601"><highlight class="comment"><sp/>*<sp/>0x8<sp/>-<sp/>4096<sp/>cycles</highlight></codeline>
<codeline lineno="1602"><highlight class="comment"><sp/>*<sp/>0x9<sp/>-<sp/>8192<sp/>cycles</highlight></codeline>
<codeline lineno="1603"><highlight class="comment"><sp/>*<sp/>0xA<sp/>-<sp/>16384<sp/>cycles</highlight></codeline>
<codeline lineno="1604"><highlight class="comment"><sp/>*<sp/>0xB<sp/>-<sp/>32768<sp/>cycles</highlight></codeline>
<codeline lineno="1605"><highlight class="comment"><sp/>*<sp/>0xC<sp/>-<sp/>65536<sp/>cycles</highlight></codeline>
<codeline lineno="1606"><highlight class="comment"><sp/>*<sp/>0xD<sp/>-<sp/>131072<sp/>cycles</highlight></codeline>
<codeline lineno="1607"><highlight class="comment"><sp/>*<sp/>0xE<sp/>-<sp/>262144<sp/>cycles</highlight></codeline>
<codeline lineno="1608"><highlight class="comment"><sp/>*<sp/>0xF<sp/>-<sp/>Unlimited<sp/>Value<sp/>After<sp/>Reset:<sp/>0x0<sp/>Exists:<sp/>Always</highlight></codeline>
<codeline lineno="1609"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1610" refid="hpm__ddrctl__regs_8h_1a137fa583fae116d1822629704b41c545" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DFILPCFG0_DFI_LP_WAKEUP_PD_MASK<sp/>(0xF0U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1611" refid="hpm__ddrctl__regs_8h_1aa94282c4658836235857428dc5350c37" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DFILPCFG0_DFI_LP_WAKEUP_PD_SHIFT<sp/>(4U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1612" refid="hpm__ddrctl__regs_8h_1a0ed9120b1aeb2360f6610d8ff0c19c95" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DFILPCFG0_DFI_LP_WAKEUP_PD_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>DDRCTL_DFILPCFG0_DFI_LP_WAKEUP_PD_SHIFT)<sp/>&amp;<sp/>DDRCTL_DFILPCFG0_DFI_LP_WAKEUP_PD_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1613" refid="hpm__ddrctl__regs_8h_1ac498149fa1b080f7417ff7c9ea17f49e" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DFILPCFG0_DFI_LP_WAKEUP_PD_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_DFILPCFG0_DFI_LP_WAKEUP_PD_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_DFILPCFG0_DFI_LP_WAKEUP_PD_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1614"><highlight class="normal"></highlight></codeline>
<codeline lineno="1615"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="1616"><highlight class="comment"><sp/>*<sp/>DFI_LP_EN_PD<sp/>(R/W)</highlight></codeline>
<codeline lineno="1617"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="1618"><highlight class="comment"><sp/>*<sp/>Description:<sp/>Enables<sp/>DFI<sp/>Low<sp/>Power<sp/>interface<sp/>handshaking<sp/>during<sp/>Power<sp/>Down<sp/>Entry/Exit.</highlight></codeline>
<codeline lineno="1619"><highlight class="comment"><sp/>*<sp/>0<sp/>-<sp/>Disabled</highlight></codeline>
<codeline lineno="1620"><highlight class="comment"><sp/>*<sp/>1<sp/>-<sp/>Enabled</highlight></codeline>
<codeline lineno="1621"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0x0</highlight></codeline>
<codeline lineno="1622"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>Always</highlight></codeline>
<codeline lineno="1623"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1624" refid="hpm__ddrctl__regs_8h_1a350e41d042d74824b1a442d697191b4c" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DFILPCFG0_DFI_LP_EN_PD_MASK<sp/>(0x1U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1625" refid="hpm__ddrctl__regs_8h_1a179055216b2e7eb10644dd86f8cc8c00" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DFILPCFG0_DFI_LP_EN_PD_SHIFT<sp/>(0U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1626" refid="hpm__ddrctl__regs_8h_1aa785f842f7faa2daa5ff0cab05066671" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DFILPCFG0_DFI_LP_EN_PD_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>DDRCTL_DFILPCFG0_DFI_LP_EN_PD_SHIFT)<sp/>&amp;<sp/>DDRCTL_DFILPCFG0_DFI_LP_EN_PD_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1627" refid="hpm__ddrctl__regs_8h_1a12442e8d767e5744c0ed0e696dbd9a70" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DFILPCFG0_DFI_LP_EN_PD_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_DFILPCFG0_DFI_LP_EN_PD_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_DFILPCFG0_DFI_LP_EN_PD_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1628"><highlight class="normal"></highlight></codeline>
<codeline lineno="1629"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Bitfield<sp/>definition<sp/>for<sp/>register:<sp/>DFIUPD0<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1630"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="1631"><highlight class="comment"><sp/>*<sp/>DIS_AUTO_CTRLUPD<sp/>(R/W)</highlight></codeline>
<codeline lineno="1632"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="1633"><highlight class="comment"><sp/>*<sp/>Description:<sp/>When<sp/>&apos;1&apos;,<sp/>disable<sp/>the<sp/>automatic<sp/>dfi_ctrlupd_req<sp/>generation<sp/>by<sp/>the<sp/>uMCTL2.<sp/>The<sp/>core<sp/>must<sp/>issue<sp/>the<sp/>dfi_ctrlupd_req<sp/>signal<sp/>using<sp/>register<sp/>reg_ddrc_ctrlupd.<sp/>This<sp/>register<sp/>field<sp/>is<sp/>changeable<sp/>on<sp/>the<sp/>fly.</highlight></codeline>
<codeline lineno="1634"><highlight class="comment"><sp/>*<sp/>When<sp/>&apos;0&apos;,<sp/>uMCTL2<sp/>issues<sp/>dfi_ctrlupd_req<sp/>periodically.</highlight></codeline>
<codeline lineno="1635"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0x0</highlight></codeline>
<codeline lineno="1636"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>Always</highlight></codeline>
<codeline lineno="1637"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1638" refid="hpm__ddrctl__regs_8h_1a5d70e03dcb8da267b6c0f0811e9c5403" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DFIUPD0_DIS_AUTO_CTRLUPD_MASK<sp/>(0x80000000UL)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1639" refid="hpm__ddrctl__regs_8h_1a3f6b2a7a9ac9b927198807f24f34967c" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DFIUPD0_DIS_AUTO_CTRLUPD_SHIFT<sp/>(31U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1640" refid="hpm__ddrctl__regs_8h_1a163065d4fbd6e983c055f2eb518ac144" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DFIUPD0_DIS_AUTO_CTRLUPD_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>DDRCTL_DFIUPD0_DIS_AUTO_CTRLUPD_SHIFT)<sp/>&amp;<sp/>DDRCTL_DFIUPD0_DIS_AUTO_CTRLUPD_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1641" refid="hpm__ddrctl__regs_8h_1a2593e6fc4828bb77c210d6edd1111cad" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DFIUPD0_DIS_AUTO_CTRLUPD_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_DFIUPD0_DIS_AUTO_CTRLUPD_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_DFIUPD0_DIS_AUTO_CTRLUPD_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1642"><highlight class="normal"></highlight></codeline>
<codeline lineno="1643"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="1644"><highlight class="comment"><sp/>*<sp/>DFI_T_CTRLUP_MAX<sp/>(R/W)</highlight></codeline>
<codeline lineno="1645"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="1646"><highlight class="comment"><sp/>*<sp/>Description:<sp/>Specifies<sp/>the<sp/>maximum<sp/>number<sp/>of<sp/>clock<sp/>cycles<sp/>that<sp/>the<sp/>dfi_ctrlupd_req<sp/>signal<sp/>can<sp/>assert.<sp/>Lowest<sp/>value<sp/>to<sp/>assign<sp/>to<sp/>this<sp/>variable<sp/>is<sp/>0x40.</highlight></codeline>
<codeline lineno="1647"><highlight class="comment"><sp/>*<sp/>Unit:<sp/>Clocks</highlight></codeline>
<codeline lineno="1648"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0x40</highlight></codeline>
<codeline lineno="1649"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>Always</highlight></codeline>
<codeline lineno="1650"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1651" refid="hpm__ddrctl__regs_8h_1ac0e8f4f816e879eecccf12dddf28267a" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DFIUPD0_DFI_T_CTRLUP_MAX_MASK<sp/>(0x3FF0000UL)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1652" refid="hpm__ddrctl__regs_8h_1aed0a0cfdbd95b2e10ea81589ea8c9495" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DFIUPD0_DFI_T_CTRLUP_MAX_SHIFT<sp/>(16U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1653" refid="hpm__ddrctl__regs_8h_1ad8cb8c0756e32939e8d49756a50e3e8c" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DFIUPD0_DFI_T_CTRLUP_MAX_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>DDRCTL_DFIUPD0_DFI_T_CTRLUP_MAX_SHIFT)<sp/>&amp;<sp/>DDRCTL_DFIUPD0_DFI_T_CTRLUP_MAX_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1654" refid="hpm__ddrctl__regs_8h_1a55791e00d93a4a58a13e6ad6e61a490c" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DFIUPD0_DFI_T_CTRLUP_MAX_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_DFIUPD0_DFI_T_CTRLUP_MAX_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_DFIUPD0_DFI_T_CTRLUP_MAX_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1655"><highlight class="normal"></highlight></codeline>
<codeline lineno="1656"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="1657"><highlight class="comment"><sp/>*<sp/>DFI_T_CTRLUP_MIN<sp/>(R/W)</highlight></codeline>
<codeline lineno="1658"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="1659"><highlight class="comment"><sp/>*<sp/>Description:<sp/>Specifies<sp/>the<sp/>minimum<sp/>number<sp/>of<sp/>clock<sp/>cycles<sp/>that<sp/>the<sp/>dfi_ctrlupd_req<sp/>signal<sp/>must<sp/>be<sp/>asserted.<sp/>The<sp/>uMCTL2<sp/>expects<sp/>the<sp/>PHY<sp/>to<sp/>respond<sp/>within<sp/>this<sp/>time.<sp/>If<sp/>the<sp/>PHY<sp/>does<sp/>not<sp/>respond,<sp/>the<sp/>uMCTL2<sp/>will<sp/>de-assert<sp/>dfi_ctrlupd_req<sp/>after<sp/>dfi_t_ctrlup_min<sp/>+<sp/>2<sp/>cycles.<sp/>Lowest<sp/>value<sp/>to<sp/>assign<sp/>to<sp/>this<sp/>variable<sp/>is<sp/>0x3.</highlight></codeline>
<codeline lineno="1660"><highlight class="comment"><sp/>*<sp/>Unit:<sp/>Clocks</highlight></codeline>
<codeline lineno="1661"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0x3</highlight></codeline>
<codeline lineno="1662"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>Always</highlight></codeline>
<codeline lineno="1663"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1664" refid="hpm__ddrctl__regs_8h_1a20174cd357f37ed3f956bbf0b5fbb8f1" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DFIUPD0_DFI_T_CTRLUP_MIN_MASK<sp/>(0x3FFU)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1665" refid="hpm__ddrctl__regs_8h_1ac427d4777d22437d87e809e27b1ba8da" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DFIUPD0_DFI_T_CTRLUP_MIN_SHIFT<sp/>(0U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1666" refid="hpm__ddrctl__regs_8h_1afbdba4708231841cf419e4ccbd9e08ef" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DFIUPD0_DFI_T_CTRLUP_MIN_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>DDRCTL_DFIUPD0_DFI_T_CTRLUP_MIN_SHIFT)<sp/>&amp;<sp/>DDRCTL_DFIUPD0_DFI_T_CTRLUP_MIN_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1667" refid="hpm__ddrctl__regs_8h_1af15f71ee463628fb8222dec89ca9e954" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DFIUPD0_DFI_T_CTRLUP_MIN_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_DFIUPD0_DFI_T_CTRLUP_MIN_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_DFIUPD0_DFI_T_CTRLUP_MIN_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1668"><highlight class="normal"></highlight></codeline>
<codeline lineno="1669"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Bitfield<sp/>definition<sp/>for<sp/>register:<sp/>DFIUPD1<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1670"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="1671"><highlight class="comment"><sp/>*<sp/>DFI_T_CTRLUPD_INTERVAL_MIN_X1024<sp/>(R/W)</highlight></codeline>
<codeline lineno="1672"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="1673"><highlight class="comment"><sp/>*<sp/>Description:<sp/>This<sp/>is<sp/>the<sp/>minimum<sp/>amount<sp/>of<sp/>time<sp/>between<sp/>uMCTL2<sp/>initiated<sp/>DFI<sp/>update<sp/>requests<sp/>(which<sp/>is<sp/>executed<sp/>whenever<sp/>the<sp/>uMCTL2<sp/>is<sp/>idle).<sp/>Set<sp/>this<sp/>number<sp/>higher<sp/>to<sp/>reduce<sp/>the<sp/>frequency<sp/>of<sp/>update<sp/>requests,<sp/>which<sp/>can<sp/>have<sp/>a<sp/>small<sp/>impact<sp/>on<sp/>the<sp/>latency<sp/>of<sp/>the<sp/>first<sp/>read<sp/>request<sp/>when<sp/>the<sp/>uMCTL2<sp/>is<sp/>idle.</highlight></codeline>
<codeline lineno="1674"><highlight class="comment"><sp/>*<sp/>Unit:<sp/>1024<sp/>clocks<sp/>Value<sp/>After<sp/>Reset:<sp/>0x0</highlight></codeline>
<codeline lineno="1675"><highlight class="comment"><sp/>*<sp/><sp/>Exists:<sp/>Always</highlight></codeline>
<codeline lineno="1676"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1677" refid="hpm__ddrctl__regs_8h_1a37d60c934af718afe879c6b4bca9b01e" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DFIUPD1_DFI_T_CTRLUPD_INTERVAL_MIN_X1024_MASK<sp/>(0xFF0000UL)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1678" refid="hpm__ddrctl__regs_8h_1a1824f71b0fb2af404b5287f907a99dce" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DFIUPD1_DFI_T_CTRLUPD_INTERVAL_MIN_X1024_SHIFT<sp/>(16U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1679" refid="hpm__ddrctl__regs_8h_1acb5a7f6d6a8f5e26c9a0a97d4fbd8037" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DFIUPD1_DFI_T_CTRLUPD_INTERVAL_MIN_X1024_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>DDRCTL_DFIUPD1_DFI_T_CTRLUPD_INTERVAL_MIN_X1024_SHIFT)<sp/>&amp;<sp/>DDRCTL_DFIUPD1_DFI_T_CTRLUPD_INTERVAL_MIN_X1024_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1680" refid="hpm__ddrctl__regs_8h_1af93c19ef698e37d3a4931f46343562b3" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DFIUPD1_DFI_T_CTRLUPD_INTERVAL_MIN_X1024_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_DFIUPD1_DFI_T_CTRLUPD_INTERVAL_MIN_X1024_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_DFIUPD1_DFI_T_CTRLUPD_INTERVAL_MIN_X1024_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1681"><highlight class="normal"></highlight></codeline>
<codeline lineno="1682"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="1683"><highlight class="comment"><sp/>*<sp/>DFI_T_CTRLUPD_INTERVAL_MAX_X1024<sp/>(R/W)</highlight></codeline>
<codeline lineno="1684"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="1685"><highlight class="comment"><sp/>*<sp/>Description:<sp/>This<sp/>is<sp/>the<sp/>maximum<sp/>amount<sp/>of<sp/>time<sp/>between<sp/>uMCTL2<sp/>initiated<sp/>DFI<sp/>update<sp/>requests.<sp/>This<sp/>timer<sp/>resets<sp/>with<sp/>each<sp/>update<sp/>request;<sp/>when<sp/>the<sp/>timer<sp/>expires<sp/>dfi_ctrlupd_req<sp/>is<sp/>sent<sp/>and<sp/>traffic<sp/>is<sp/>blocked<sp/>until<sp/>the<sp/>dfi_ctrlupd_ackx<sp/>is<sp/>received.<sp/>PHY<sp/>can<sp/>use<sp/>this<sp/>idle<sp/>time<sp/>to<sp/>recalibrate<sp/>the<sp/>delay<sp/>lines<sp/>to<sp/>the<sp/>DLLs.<sp/>The<sp/>DFI<sp/>controller<sp/>update<sp/>is<sp/>also<sp/>used<sp/>to<sp/>reset<sp/>PHY<sp/>FIFO<sp/>pointers<sp/>in<sp/>case<sp/>of<sp/>data<sp/>capture<sp/>errors.</highlight></codeline>
<codeline lineno="1686"><highlight class="comment"><sp/>*<sp/>Updates<sp/>are<sp/>required<sp/>to<sp/>maintain<sp/>calibration<sp/>over<sp/>PVT,<sp/>but<sp/>frequent<sp/>updates<sp/>may<sp/>impact<sp/>performance.</highlight></codeline>
<codeline lineno="1687"><highlight class="comment"><sp/>*<sp/>Note:<sp/>Value<sp/>programmed<sp/>for<sp/>DFIUPD1.dfi_t_ctrlupd_interval_max_x1024<sp/>must<sp/>be<sp/>greater<sp/>than<sp/>DFIUPD1.dfi_t_ctrlupd_interval_min_x1024.</highlight></codeline>
<codeline lineno="1688"><highlight class="comment"><sp/>*<sp/>Unit:<sp/>1024<sp/>clocks<sp/>Value<sp/>After<sp/>Reset:<sp/>0x0</highlight></codeline>
<codeline lineno="1689"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>Always</highlight></codeline>
<codeline lineno="1690"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1691" refid="hpm__ddrctl__regs_8h_1a9a31cc668ba1b1481338368b667221f5" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DFIUPD1_DFI_T_CTRLUPD_INTERVAL_MAX_X1024_MASK<sp/>(0xFFU)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1692" refid="hpm__ddrctl__regs_8h_1a7708da11a05ff2b87161603df0426804" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DFIUPD1_DFI_T_CTRLUPD_INTERVAL_MAX_X1024_SHIFT<sp/>(0U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1693" refid="hpm__ddrctl__regs_8h_1abd8ddeb55e04200486fa54a97daa72c7" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DFIUPD1_DFI_T_CTRLUPD_INTERVAL_MAX_X1024_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>DDRCTL_DFIUPD1_DFI_T_CTRLUPD_INTERVAL_MAX_X1024_SHIFT)<sp/>&amp;<sp/>DDRCTL_DFIUPD1_DFI_T_CTRLUPD_INTERVAL_MAX_X1024_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1694" refid="hpm__ddrctl__regs_8h_1ae48f1938707836958bc54611fa6ece1d" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DFIUPD1_DFI_T_CTRLUPD_INTERVAL_MAX_X1024_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_DFIUPD1_DFI_T_CTRLUPD_INTERVAL_MAX_X1024_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_DFIUPD1_DFI_T_CTRLUPD_INTERVAL_MAX_X1024_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1695"><highlight class="normal"></highlight></codeline>
<codeline lineno="1696"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Bitfield<sp/>definition<sp/>for<sp/>register:<sp/>DFIUPD2<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1697"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="1698"><highlight class="comment"><sp/>*<sp/>DFI_PHYUPD_EN<sp/>(R/W)</highlight></codeline>
<codeline lineno="1699"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="1700"><highlight class="comment"><sp/>*<sp/>Description:<sp/>Enables<sp/>the<sp/>support<sp/>for<sp/>acknowledging<sp/>PHY-<sp/>initiated<sp/>updates:</highlight></codeline>
<codeline lineno="1701"><highlight class="comment"><sp/>*<sp/>0<sp/>-<sp/>Disabled</highlight></codeline>
<codeline lineno="1702"><highlight class="comment"><sp/>*<sp/>1<sp/>-<sp/>Enabled</highlight></codeline>
<codeline lineno="1703"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0x1</highlight></codeline>
<codeline lineno="1704"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>Always</highlight></codeline>
<codeline lineno="1705"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1706" refid="hpm__ddrctl__regs_8h_1a75d02630848012af3b5bd9330f987a5c" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DFIUPD2_DFI_PHYUPD_EN_MASK<sp/>(0x80000000UL)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1707" refid="hpm__ddrctl__regs_8h_1a05c4dd2fb199c59547098c818449da0f" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DFIUPD2_DFI_PHYUPD_EN_SHIFT<sp/>(31U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1708" refid="hpm__ddrctl__regs_8h_1a6e560f9a91093ba62eb30a7ac736c309" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DFIUPD2_DFI_PHYUPD_EN_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>DDRCTL_DFIUPD2_DFI_PHYUPD_EN_SHIFT)<sp/>&amp;<sp/>DDRCTL_DFIUPD2_DFI_PHYUPD_EN_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1709" refid="hpm__ddrctl__regs_8h_1a13f22dfd41a8929e25ab890b4c5b4c41" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DFIUPD2_DFI_PHYUPD_EN_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_DFIUPD2_DFI_PHYUPD_EN_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_DFIUPD2_DFI_PHYUPD_EN_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1710"><highlight class="normal"></highlight></codeline>
<codeline lineno="1711"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="1712"><highlight class="comment"><sp/>*<sp/>DFI_PHYUPD_TYPE1<sp/>(R/W)</highlight></codeline>
<codeline lineno="1713"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="1714"><highlight class="comment"><sp/>*<sp/>Description:<sp/>Specifies<sp/>the<sp/>maximum<sp/>number<sp/>of<sp/>DFI<sp/>clock<sp/>cycles<sp/>that<sp/>the<sp/>dfi_phyupd_req<sp/>signal<sp/>may<sp/>remain<sp/>asserted<sp/>after<sp/>the<sp/>assertion<sp/>of<sp/>the<sp/>dfi_phyupd_ack<sp/>signal<sp/>for<sp/>dfi_phyupd_type<sp/>=<sp/>2&apos;b01.<sp/>The<sp/>dfi_phyupd_req<sp/>signal<sp/>may<sp/>de-assert<sp/>at<sp/>any<sp/>cycle<sp/>after<sp/>the<sp/>assertion<sp/>of<sp/>the<sp/>dfi_phyupd_ack<sp/>signal.</highlight></codeline>
<codeline lineno="1715"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0x10</highlight></codeline>
<codeline lineno="1716"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>Always</highlight></codeline>
<codeline lineno="1717"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1718" refid="hpm__ddrctl__regs_8h_1a8e0909c50d82393f07e4355ed651e532" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DFIUPD2_DFI_PHYUPD_TYPE1_MASK<sp/>(0xFFF0000UL)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1719" refid="hpm__ddrctl__regs_8h_1a33029c46186a981cad57fb101791ed83" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DFIUPD2_DFI_PHYUPD_TYPE1_SHIFT<sp/>(16U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1720" refid="hpm__ddrctl__regs_8h_1a6a85708aa02359871dbb77d10fcbcfa7" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DFIUPD2_DFI_PHYUPD_TYPE1_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>DDRCTL_DFIUPD2_DFI_PHYUPD_TYPE1_SHIFT)<sp/>&amp;<sp/>DDRCTL_DFIUPD2_DFI_PHYUPD_TYPE1_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1721" refid="hpm__ddrctl__regs_8h_1aeba67e08f5b606b84e455cfd37898232" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DFIUPD2_DFI_PHYUPD_TYPE1_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_DFIUPD2_DFI_PHYUPD_TYPE1_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_DFIUPD2_DFI_PHYUPD_TYPE1_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1722"><highlight class="normal"></highlight></codeline>
<codeline lineno="1723"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="1724"><highlight class="comment"><sp/>*<sp/>DFI_PHYUPD_TYPE0<sp/>(R/W)</highlight></codeline>
<codeline lineno="1725"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="1726"><highlight class="comment"><sp/>*<sp/>Description:<sp/>Specifies<sp/>the<sp/>maximum<sp/>number<sp/>of<sp/>DFI<sp/>clock<sp/>cycles<sp/>that<sp/>the<sp/>dfi_phyupd_req<sp/>signal<sp/>may<sp/>remain<sp/>asserted<sp/>after<sp/>the<sp/>assertion<sp/>of<sp/>the<sp/>dfi_phyupd_ack<sp/>signal<sp/>for<sp/>dfi_phyupd_type<sp/>=<sp/>2&apos;b00.<sp/>The<sp/>dfi_phyupd_req<sp/>signal<sp/>may<sp/>de-assert<sp/>at<sp/>any<sp/>cycle<sp/>after<sp/>the<sp/>assertion<sp/>of<sp/>the<sp/>dfi_phyupd_ack<sp/>signal.</highlight></codeline>
<codeline lineno="1727"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0x10</highlight></codeline>
<codeline lineno="1728"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>Always</highlight></codeline>
<codeline lineno="1729"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1730" refid="hpm__ddrctl__regs_8h_1adc2d0648af8b092cc484816a6b584159" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DFIUPD2_DFI_PHYUPD_TYPE0_MASK<sp/>(0xFFFU)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1731" refid="hpm__ddrctl__regs_8h_1a22f739fc3aea30c712ca906ce4cde003" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DFIUPD2_DFI_PHYUPD_TYPE0_SHIFT<sp/>(0U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1732" refid="hpm__ddrctl__regs_8h_1a40f9e5b4fcdeb18bfb06b4cd3e618412" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DFIUPD2_DFI_PHYUPD_TYPE0_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>DDRCTL_DFIUPD2_DFI_PHYUPD_TYPE0_SHIFT)<sp/>&amp;<sp/>DDRCTL_DFIUPD2_DFI_PHYUPD_TYPE0_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1733" refid="hpm__ddrctl__regs_8h_1abc1866e49702742a322ed3d1190944de" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DFIUPD2_DFI_PHYUPD_TYPE0_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_DFIUPD2_DFI_PHYUPD_TYPE0_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_DFIUPD2_DFI_PHYUPD_TYPE0_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1734"><highlight class="normal"></highlight></codeline>
<codeline lineno="1735"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Bitfield<sp/>definition<sp/>for<sp/>register:<sp/>DFIUPD3<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1736"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="1737"><highlight class="comment"><sp/>*<sp/>DFI_PHYUPD_TYPE3<sp/>(R/W)</highlight></codeline>
<codeline lineno="1738"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="1739"><highlight class="comment"><sp/>*<sp/>Description:<sp/>Specifies<sp/>the<sp/>maximum<sp/>number<sp/>of<sp/>DFI<sp/>clock<sp/>cycles<sp/>that<sp/>the<sp/>dfi_phyupd_req<sp/>signal<sp/>may<sp/>remain<sp/>asserted<sp/>after<sp/>the<sp/>assertion<sp/>of<sp/>the<sp/>dfi_phyupd_ack<sp/>signal<sp/>for<sp/>dfi_phyupd_type<sp/>=<sp/>2&apos;b11.<sp/>The<sp/>dfi_phyupd_req<sp/>signal<sp/>may<sp/>de-assert<sp/>at<sp/>any<sp/>cycle<sp/>after<sp/>the<sp/>assertion<sp/>of<sp/>the<sp/>dfi_phyupd_ack<sp/>signal.</highlight></codeline>
<codeline lineno="1740"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0x10</highlight></codeline>
<codeline lineno="1741"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>Always</highlight></codeline>
<codeline lineno="1742"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1743" refid="hpm__ddrctl__regs_8h_1ab8bec7feab1a18c59b5677c4272213cf" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DFIUPD3_DFI_PHYUPD_TYPE3_MASK<sp/>(0xFFF0000UL)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1744" refid="hpm__ddrctl__regs_8h_1a6866d0ee4318acd8c6290ccaa84451a2" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DFIUPD3_DFI_PHYUPD_TYPE3_SHIFT<sp/>(16U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1745" refid="hpm__ddrctl__regs_8h_1ae39d02cb875917464f53da39e305ecdb" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DFIUPD3_DFI_PHYUPD_TYPE3_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>DDRCTL_DFIUPD3_DFI_PHYUPD_TYPE3_SHIFT)<sp/>&amp;<sp/>DDRCTL_DFIUPD3_DFI_PHYUPD_TYPE3_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1746" refid="hpm__ddrctl__regs_8h_1a958909b546a5bdcc26a76d5754b098db" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DFIUPD3_DFI_PHYUPD_TYPE3_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_DFIUPD3_DFI_PHYUPD_TYPE3_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_DFIUPD3_DFI_PHYUPD_TYPE3_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1747"><highlight class="normal"></highlight></codeline>
<codeline lineno="1748"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="1749"><highlight class="comment"><sp/>*<sp/>DFI_PHYUPD_TYPE2<sp/>(R/W)</highlight></codeline>
<codeline lineno="1750"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="1751"><highlight class="comment"><sp/>*<sp/>Description:<sp/>Specifies<sp/>the<sp/>maximum<sp/>number<sp/>of<sp/>DFI<sp/>clock<sp/>cycles<sp/>that<sp/>the<sp/>dfi_phyupd_req<sp/>signal<sp/>may<sp/>remain<sp/>asserted<sp/>after<sp/>the<sp/>assertion<sp/>of<sp/>the<sp/>dfi_phyupd_ack<sp/>signal<sp/>for<sp/>dfi_phyupd_type<sp/>=<sp/>2&apos;b10.<sp/>The<sp/>dfi_phyupd_req<sp/>signal<sp/>may<sp/>de-assert<sp/>at<sp/>any<sp/>cycle<sp/>after<sp/>the<sp/>assertion<sp/>of<sp/>the<sp/>dfi_phyupd_ack<sp/>signal.</highlight></codeline>
<codeline lineno="1752"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0x10</highlight></codeline>
<codeline lineno="1753"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>Always</highlight></codeline>
<codeline lineno="1754"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1755" refid="hpm__ddrctl__regs_8h_1aa2a30569f0b4561f8e4863bcb877eee2" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DFIUPD3_DFI_PHYUPD_TYPE2_MASK<sp/>(0xFFFU)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1756" refid="hpm__ddrctl__regs_8h_1a6f1f7a22dc1a5f24394e7ee686fdf5fc" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DFIUPD3_DFI_PHYUPD_TYPE2_SHIFT<sp/>(0U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1757" refid="hpm__ddrctl__regs_8h_1a6cd774d43141a47d4d179fc0cdf0daba" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DFIUPD3_DFI_PHYUPD_TYPE2_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>DDRCTL_DFIUPD3_DFI_PHYUPD_TYPE2_SHIFT)<sp/>&amp;<sp/>DDRCTL_DFIUPD3_DFI_PHYUPD_TYPE2_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1758" refid="hpm__ddrctl__regs_8h_1a5c9af96b6420316e1b808e962a537f2e" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DFIUPD3_DFI_PHYUPD_TYPE2_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_DFIUPD3_DFI_PHYUPD_TYPE2_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_DFIUPD3_DFI_PHYUPD_TYPE2_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1759"><highlight class="normal"></highlight></codeline>
<codeline lineno="1760"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Bitfield<sp/>definition<sp/>for<sp/>register:<sp/>DFIMISC<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1761"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="1762"><highlight class="comment"><sp/>*<sp/>DFI_INIT_COMPLETE_EN<sp/>(R/W)</highlight></codeline>
<codeline lineno="1763"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="1764"><highlight class="comment"><sp/>*<sp/>Description:<sp/>PHY<sp/>initialization<sp/>complete<sp/>enable<sp/>signal.<sp/>When<sp/>asserted<sp/>the<sp/>dfi_init_complete<sp/>signal<sp/>can<sp/>be<sp/>used<sp/>to<sp/>trigger<sp/>SDRAM<sp/>initialisation</highlight></codeline>
<codeline lineno="1765"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0x1</highlight></codeline>
<codeline lineno="1766"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>Always</highlight></codeline>
<codeline lineno="1767"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1768" refid="hpm__ddrctl__regs_8h_1a4bd561887935a9fcccd66b74b13aca33" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DFIMISC_DFI_INIT_COMPLETE_EN_MASK<sp/>(0x1U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1769" refid="hpm__ddrctl__regs_8h_1a3c28454d167ea796d559a9d9057460d2" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DFIMISC_DFI_INIT_COMPLETE_EN_SHIFT<sp/>(0U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1770" refid="hpm__ddrctl__regs_8h_1a09d0b7ad66d17fbc413b28187f02fad4" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DFIMISC_DFI_INIT_COMPLETE_EN_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>DDRCTL_DFIMISC_DFI_INIT_COMPLETE_EN_SHIFT)<sp/>&amp;<sp/>DDRCTL_DFIMISC_DFI_INIT_COMPLETE_EN_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1771" refid="hpm__ddrctl__regs_8h_1acb7da9856218a891832d350566871561" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DFIMISC_DFI_INIT_COMPLETE_EN_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_DFIMISC_DFI_INIT_COMPLETE_EN_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_DFIMISC_DFI_INIT_COMPLETE_EN_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1772"><highlight class="normal"></highlight></codeline>
<codeline lineno="1773"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Bitfield<sp/>definition<sp/>for<sp/>register:<sp/>DFITMG2<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1774"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="1775"><highlight class="comment"><sp/>*<sp/>DFI_TPHY_RDCSLAT<sp/>(R/W)</highlight></codeline>
<codeline lineno="1776"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="1777"><highlight class="comment"><sp/>*<sp/>Description:<sp/>Number<sp/>of<sp/>clocks<sp/>between<sp/>when<sp/>a<sp/>read<sp/>command<sp/>is<sp/>sent<sp/>on<sp/>the<sp/>DFI<sp/>control<sp/>interface<sp/>and<sp/>when<sp/>the<sp/>associated<sp/>dfi_rddata_cs_n<sp/>signal<sp/>is<sp/>asserted.<sp/>This<sp/>corresponds<sp/>to<sp/>the<sp/>DFI<sp/>timing<sp/>parameter<sp/>tphy_rdcslat.<sp/>Refer<sp/>to<sp/>PHY<sp/>specification<sp/>for<sp/>correct<sp/>value.</highlight></codeline>
<codeline lineno="1778"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0x2</highlight></codeline>
<codeline lineno="1779"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>Always</highlight></codeline>
<codeline lineno="1780"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1781" refid="hpm__ddrctl__regs_8h_1a2849c2f1b6ae48eca8a4e257324e386c" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DFITMG2_DFI_TPHY_RDCSLAT_MASK<sp/>(0x3F00U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1782" refid="hpm__ddrctl__regs_8h_1a87d503183d7e63a55ea616409e549aa8" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DFITMG2_DFI_TPHY_RDCSLAT_SHIFT<sp/>(8U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1783" refid="hpm__ddrctl__regs_8h_1aab1cccc3c501ad0f825faafc45c7528d" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DFITMG2_DFI_TPHY_RDCSLAT_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>DDRCTL_DFITMG2_DFI_TPHY_RDCSLAT_SHIFT)<sp/>&amp;<sp/>DDRCTL_DFITMG2_DFI_TPHY_RDCSLAT_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1784" refid="hpm__ddrctl__regs_8h_1aa3c7e4bf23b2b91db82838d04b67b3d1" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DFITMG2_DFI_TPHY_RDCSLAT_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_DFITMG2_DFI_TPHY_RDCSLAT_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_DFITMG2_DFI_TPHY_RDCSLAT_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1785"><highlight class="normal"></highlight></codeline>
<codeline lineno="1786"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="1787"><highlight class="comment"><sp/>*<sp/>DFI_TPHY_WRCSLAT<sp/>(R/W)</highlight></codeline>
<codeline lineno="1788"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="1789"><highlight class="comment"><sp/>*<sp/>Description:<sp/>Number<sp/>of<sp/>clocks<sp/>between<sp/>when<sp/>a<sp/>write<sp/>command<sp/>is<sp/>sent<sp/>on<sp/>the<sp/>DFI<sp/>control<sp/>interface<sp/>and<sp/>when<sp/>the<sp/>associated<sp/>dfi_wrdata_cs_n<sp/>signal<sp/>is<sp/>asserted.<sp/>This<sp/>corresponds<sp/>to<sp/>the<sp/>DFI<sp/>timing<sp/>parameter<sp/>tphy_wrcslat.<sp/>The<sp/>minimum<sp/>supported<sp/>value<sp/>is<sp/>as<sp/>follows:</highlight></codeline>
<codeline lineno="1790"><highlight class="comment"><sp/>*<sp/>0<sp/>for<sp/>configurations<sp/>with<sp/>MEMC_WL0<sp/>=<sp/>1</highlight></codeline>
<codeline lineno="1791"><highlight class="comment"><sp/>*<sp/>1<sp/>for<sp/>configurations<sp/>with<sp/>MEMC_WL0<sp/>=<sp/>0<sp/>Refer<sp/>to<sp/>PHY<sp/>specification<sp/>for<sp/>correct<sp/>value.<sp/>Value<sp/>After<sp/>Reset:<sp/>0x2</highlight></codeline>
<codeline lineno="1792"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>Always</highlight></codeline>
<codeline lineno="1793"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1794" refid="hpm__ddrctl__regs_8h_1a78104c7e8319fc66600a5e2b7b5a9e8d" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DFITMG2_DFI_TPHY_WRCSLAT_MASK<sp/>(0x3FU)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1795" refid="hpm__ddrctl__regs_8h_1a68fe65df2164ab5ea8e34c09dd6ccdfa" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DFITMG2_DFI_TPHY_WRCSLAT_SHIFT<sp/>(0U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1796" refid="hpm__ddrctl__regs_8h_1a1eaf06d96b85ebc82a5546aa4f0fef66" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DFITMG2_DFI_TPHY_WRCSLAT_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>DDRCTL_DFITMG2_DFI_TPHY_WRCSLAT_SHIFT)<sp/>&amp;<sp/>DDRCTL_DFITMG2_DFI_TPHY_WRCSLAT_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1797" refid="hpm__ddrctl__regs_8h_1adbbe09435b8d7605f13189ed99881c79" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DFITMG2_DFI_TPHY_WRCSLAT_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_DFITMG2_DFI_TPHY_WRCSLAT_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_DFITMG2_DFI_TPHY_WRCSLAT_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1798"><highlight class="normal"></highlight></codeline>
<codeline lineno="1799"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Bitfield<sp/>definition<sp/>for<sp/>register:<sp/>ADDRMAP0<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1800"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="1801"><highlight class="comment"><sp/>*<sp/>ADDRMAP_CS_BIT0<sp/>(R/W)</highlight></codeline>
<codeline lineno="1802"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="1803"><highlight class="comment"><sp/>*<sp/>Description:<sp/>Selects<sp/>the<sp/>HIF<sp/>address<sp/>bit<sp/>used<sp/>as<sp/>rank<sp/>address<sp/>bit<sp/>0.</highlight></codeline>
<codeline lineno="1804"><highlight class="comment"><sp/>*<sp/>Valid<sp/>Range:<sp/>0<sp/>to<sp/>27,<sp/>and<sp/>31</highlight></codeline>
<codeline lineno="1805"><highlight class="comment"><sp/>*<sp/>Internal<sp/>Base:<sp/>6</highlight></codeline>
<codeline lineno="1806"><highlight class="comment"><sp/>*<sp/>The<sp/>selected<sp/>HIF<sp/>address<sp/>bit<sp/>is<sp/>determined<sp/>by<sp/>adding<sp/>the<sp/>internal<sp/>base<sp/>to<sp/>the<sp/>value<sp/>of<sp/>this<sp/>field.</highlight></codeline>
<codeline lineno="1807"><highlight class="comment"><sp/>*<sp/>If<sp/>set<sp/>to<sp/>31,<sp/>rank<sp/>address<sp/>bit<sp/>0<sp/>is<sp/>set<sp/>to<sp/>0.</highlight></codeline>
<codeline lineno="1808"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0x0</highlight></codeline>
<codeline lineno="1809"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>MEMC_NUM_RANKS&gt;1</highlight></codeline>
<codeline lineno="1810"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1811" refid="hpm__ddrctl__regs_8h_1a9067251152441006bedc1c52192ea493" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_ADDRMAP0_ADDRMAP_CS_BIT0_MASK<sp/>(0x1FU)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1812" refid="hpm__ddrctl__regs_8h_1a580f05b4113bfe4f7b0ae0c7320793c1" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_ADDRMAP0_ADDRMAP_CS_BIT0_SHIFT<sp/>(0U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1813" refid="hpm__ddrctl__regs_8h_1a8ba3a1f0496a1cf943fddc00716b8216" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_ADDRMAP0_ADDRMAP_CS_BIT0_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>DDRCTL_ADDRMAP0_ADDRMAP_CS_BIT0_SHIFT)<sp/>&amp;<sp/>DDRCTL_ADDRMAP0_ADDRMAP_CS_BIT0_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1814" refid="hpm__ddrctl__regs_8h_1af02fe86a856dee69be210062f9451bc4" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_ADDRMAP0_ADDRMAP_CS_BIT0_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_ADDRMAP0_ADDRMAP_CS_BIT0_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_ADDRMAP0_ADDRMAP_CS_BIT0_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1815"><highlight class="normal"></highlight></codeline>
<codeline lineno="1816"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Bitfield<sp/>definition<sp/>for<sp/>register:<sp/>ADDRMAP1<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1817"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="1818"><highlight class="comment"><sp/>*<sp/>ADDRMAP_BANK_B2<sp/>(R/W)</highlight></codeline>
<codeline lineno="1819"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="1820"><highlight class="comment"><sp/>*<sp/>Description:<sp/>Selects<sp/>the<sp/>HIF<sp/>address<sp/>bit<sp/>used<sp/>as<sp/>bank<sp/>address<sp/>bit<sp/>2.</highlight></codeline>
<codeline lineno="1821"><highlight class="comment"><sp/>*<sp/>Valid<sp/>Range:<sp/>0<sp/>to<sp/>29<sp/>and<sp/>31</highlight></codeline>
<codeline lineno="1822"><highlight class="comment"><sp/>*<sp/>Internal<sp/>Base:<sp/>4</highlight></codeline>
<codeline lineno="1823"><highlight class="comment"><sp/>*<sp/>The<sp/>selected<sp/>HIF<sp/>address<sp/>bit<sp/>is<sp/>determined<sp/>by<sp/>adding<sp/>the<sp/>internal<sp/>base<sp/>to<sp/>the<sp/>value<sp/>of<sp/>this<sp/>field.</highlight></codeline>
<codeline lineno="1824"><highlight class="comment"><sp/>*<sp/>If<sp/>set<sp/>to<sp/>31,<sp/>bank<sp/>address<sp/>bit<sp/>2<sp/>is<sp/>set<sp/>to<sp/>0.</highlight></codeline>
<codeline lineno="1825"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0x0</highlight></codeline>
<codeline lineno="1826"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>Always</highlight></codeline>
<codeline lineno="1827"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1828" refid="hpm__ddrctl__regs_8h_1aa0b8492d03f8a564c5e6dd3facdd0936" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_ADDRMAP1_ADDRMAP_BANK_B2_MASK<sp/>(0x1F0000UL)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1829" refid="hpm__ddrctl__regs_8h_1a086bc4e033b67fa8dd30e39dc0c051e3" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_ADDRMAP1_ADDRMAP_BANK_B2_SHIFT<sp/>(16U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1830" refid="hpm__ddrctl__regs_8h_1ae84399ce0c21eec2f0f702493fef7494" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_ADDRMAP1_ADDRMAP_BANK_B2_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>DDRCTL_ADDRMAP1_ADDRMAP_BANK_B2_SHIFT)<sp/>&amp;<sp/>DDRCTL_ADDRMAP1_ADDRMAP_BANK_B2_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1831" refid="hpm__ddrctl__regs_8h_1a1206fd78d7a460e58da1ec59506215c7" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_ADDRMAP1_ADDRMAP_BANK_B2_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_ADDRMAP1_ADDRMAP_BANK_B2_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_ADDRMAP1_ADDRMAP_BANK_B2_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1832"><highlight class="normal"></highlight></codeline>
<codeline lineno="1833"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="1834"><highlight class="comment"><sp/>*<sp/>ADDRMAP_BANK_B1<sp/>(R/W)</highlight></codeline>
<codeline lineno="1835"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="1836"><highlight class="comment"><sp/>*<sp/>Description:<sp/>Selects<sp/>the<sp/>HIF<sp/>address<sp/>bits<sp/>used<sp/>as<sp/>bank<sp/>address<sp/>bit<sp/>1.</highlight></codeline>
<codeline lineno="1837"><highlight class="comment"><sp/>*<sp/>Valid<sp/>Range:<sp/>0<sp/>to<sp/>30</highlight></codeline>
<codeline lineno="1838"><highlight class="comment"><sp/>*<sp/>Internal<sp/>Base:<sp/>3</highlight></codeline>
<codeline lineno="1839"><highlight class="comment"><sp/>*<sp/>The<sp/>selected<sp/>HIF<sp/>address<sp/>bit<sp/>for<sp/>each<sp/>of<sp/>the<sp/>bank<sp/>address<sp/>bits<sp/>is<sp/>determined<sp/>by<sp/>adding<sp/>the<sp/>internal<sp/>base<sp/>to<sp/>the<sp/>value<sp/>of<sp/>this<sp/>field.</highlight></codeline>
<codeline lineno="1840"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0x0</highlight></codeline>
<codeline lineno="1841"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>Always</highlight></codeline>
<codeline lineno="1842"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1843" refid="hpm__ddrctl__regs_8h_1a2e8afec1adcba5fd4cfa05f56880b615" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_ADDRMAP1_ADDRMAP_BANK_B1_MASK<sp/>(0x1F00U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1844" refid="hpm__ddrctl__regs_8h_1a942be270262e73712e8ca9fafdb0a826" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_ADDRMAP1_ADDRMAP_BANK_B1_SHIFT<sp/>(8U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1845" refid="hpm__ddrctl__regs_8h_1a4c0da50842bea8e05c45944553f7e540" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_ADDRMAP1_ADDRMAP_BANK_B1_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>DDRCTL_ADDRMAP1_ADDRMAP_BANK_B1_SHIFT)<sp/>&amp;<sp/>DDRCTL_ADDRMAP1_ADDRMAP_BANK_B1_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1846" refid="hpm__ddrctl__regs_8h_1a1adc3bd26a23fd199e5a359de3571926" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_ADDRMAP1_ADDRMAP_BANK_B1_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_ADDRMAP1_ADDRMAP_BANK_B1_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_ADDRMAP1_ADDRMAP_BANK_B1_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1847"><highlight class="normal"></highlight></codeline>
<codeline lineno="1848"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="1849"><highlight class="comment"><sp/>*<sp/>ADDRMAP_BANK_B0<sp/>(R/W)</highlight></codeline>
<codeline lineno="1850"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="1851"><highlight class="comment"><sp/>*<sp/>Description:<sp/>Selects<sp/>the<sp/>HIF<sp/>address<sp/>bits<sp/>used<sp/>as<sp/>bank<sp/>address<sp/>bit<sp/>0.</highlight></codeline>
<codeline lineno="1852"><highlight class="comment"><sp/>*<sp/>Valid<sp/>Range:<sp/>0<sp/>to<sp/>30</highlight></codeline>
<codeline lineno="1853"><highlight class="comment"><sp/>*<sp/>Internal<sp/>Base:<sp/>2</highlight></codeline>
<codeline lineno="1854"><highlight class="comment"><sp/>*<sp/>The<sp/>selected<sp/>HIF<sp/>address<sp/>bit<sp/>for<sp/>each<sp/>of<sp/>the<sp/>bank<sp/>address<sp/>bits<sp/>is<sp/>determined<sp/>by<sp/>adding<sp/>the<sp/>internal<sp/>base<sp/>to<sp/>the<sp/>value<sp/>of<sp/>this<sp/>field.</highlight></codeline>
<codeline lineno="1855"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0x0</highlight></codeline>
<codeline lineno="1856"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>Always</highlight></codeline>
<codeline lineno="1857"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1858" refid="hpm__ddrctl__regs_8h_1a5cbfe96b045761f02605fcff81db74ac" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_ADDRMAP1_ADDRMAP_BANK_B0_MASK<sp/>(0x1FU)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1859" refid="hpm__ddrctl__regs_8h_1a0f2d0abe015f4eb664b887ce9b2317d4" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_ADDRMAP1_ADDRMAP_BANK_B0_SHIFT<sp/>(0U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1860" refid="hpm__ddrctl__regs_8h_1af3c3dff4c1e930f5a825c97c9196a77c" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_ADDRMAP1_ADDRMAP_BANK_B0_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>DDRCTL_ADDRMAP1_ADDRMAP_BANK_B0_SHIFT)<sp/>&amp;<sp/>DDRCTL_ADDRMAP1_ADDRMAP_BANK_B0_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1861" refid="hpm__ddrctl__regs_8h_1af795b82d005d3c92bf580eca28332f60" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_ADDRMAP1_ADDRMAP_BANK_B0_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_ADDRMAP1_ADDRMAP_BANK_B0_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_ADDRMAP1_ADDRMAP_BANK_B0_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1862"><highlight class="normal"></highlight></codeline>
<codeline lineno="1863"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Bitfield<sp/>definition<sp/>for<sp/>register:<sp/>ADDRMAP2<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1864"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="1865"><highlight class="comment"><sp/>*<sp/>ADDRMAP_COL_B5<sp/>(R/W)</highlight></codeline>
<codeline lineno="1866"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="1867"><highlight class="comment"><sp/>*<sp/>Description:<sp/>Full<sp/>bus<sp/>width<sp/>mode:<sp/>Selects<sp/>the<sp/>HIF<sp/>address<sp/>bit<sp/>used<sp/>as<sp/>column<sp/>address<sp/>bit<sp/>5<sp/>(if<sp/>MEMC_BURST_LENGTH<sp/>=<sp/>4)<sp/>or<sp/>6<sp/>(if</highlight></codeline>
<codeline lineno="1868"><highlight class="comment"><sp/>*<sp/>MEMC_BURST_LENGTH<sp/>=<sp/>8).</highlight></codeline>
<codeline lineno="1869"><highlight class="comment"><sp/>*<sp/>Half<sp/>bus<sp/>width<sp/>mode:<sp/>Selects<sp/>the<sp/>HIF<sp/>address<sp/>bit<sp/>used<sp/>as<sp/>column<sp/>address<sp/>bit<sp/>6<sp/>(if<sp/>MEMC_BURST_LENGTH<sp/>=<sp/>4)<sp/>or<sp/>7<sp/>(if<sp/>MEMC_BURST_LENGTH<sp/>=<sp/>8).</highlight></codeline>
<codeline lineno="1870"><highlight class="comment"><sp/>*<sp/>Quarter<sp/>bus<sp/>width<sp/>mode:<sp/>Selects<sp/>the<sp/>HIF<sp/>address<sp/>bit<sp/>used<sp/>as<sp/>column<sp/>address<sp/>bit<sp/>7<sp/>(if<sp/>MEMC_BURST_LENGTH<sp/>=<sp/>4)<sp/>or<sp/>8<sp/>(if<sp/>MEMC_BURST_LENGTH<sp/>=<sp/>8).</highlight></codeline>
<codeline lineno="1871"><highlight class="comment"><sp/>*<sp/>Valid<sp/>Range:<sp/>0<sp/>to<sp/>7,<sp/>and<sp/>15</highlight></codeline>
<codeline lineno="1872"><highlight class="comment"><sp/>*<sp/>Internal<sp/>Base:<sp/>5</highlight></codeline>
<codeline lineno="1873"><highlight class="comment"><sp/>*<sp/>The<sp/>selected<sp/>HIF<sp/>address<sp/>bit<sp/>is<sp/>determined<sp/>by<sp/>adding<sp/>the<sp/>internal<sp/>base<sp/>to<sp/>the<sp/>value<sp/>of<sp/>this<sp/>field.<sp/>If<sp/>set<sp/>to<sp/>15,<sp/>this<sp/>column<sp/>address<sp/>bit<sp/>is<sp/>set<sp/>to<sp/>0.</highlight></codeline>
<codeline lineno="1874"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0x0</highlight></codeline>
<codeline lineno="1875"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>Always</highlight></codeline>
<codeline lineno="1876"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1877" refid="hpm__ddrctl__regs_8h_1a3492a8a66fde11ce4f545cb393634f26" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_ADDRMAP2_ADDRMAP_COL_B5_MASK<sp/>(0xF000000UL)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1878" refid="hpm__ddrctl__regs_8h_1a7fedf60fbcce1197d4c66606a92825e2" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_ADDRMAP2_ADDRMAP_COL_B5_SHIFT<sp/>(24U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1879" refid="hpm__ddrctl__regs_8h_1af81a94280783060320c6f87e14b2240a" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_ADDRMAP2_ADDRMAP_COL_B5_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>DDRCTL_ADDRMAP2_ADDRMAP_COL_B5_SHIFT)<sp/>&amp;<sp/>DDRCTL_ADDRMAP2_ADDRMAP_COL_B5_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1880" refid="hpm__ddrctl__regs_8h_1a5a35a242bc62270ae536aed494b8682b" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_ADDRMAP2_ADDRMAP_COL_B5_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_ADDRMAP2_ADDRMAP_COL_B5_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_ADDRMAP2_ADDRMAP_COL_B5_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1881"><highlight class="normal"></highlight></codeline>
<codeline lineno="1882"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="1883"><highlight class="comment"><sp/>*<sp/>ADDRMAP_COL_B4<sp/>(R/W)</highlight></codeline>
<codeline lineno="1884"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="1885"><highlight class="comment"><sp/>*<sp/>Description:<sp/>Full<sp/>bus<sp/>width<sp/>mode:<sp/>Selects<sp/>the<sp/>HIF<sp/>address<sp/>bit<sp/>used<sp/>as<sp/>column<sp/>address<sp/>bit<sp/>4<sp/>(if<sp/>MEMC_BURST_LENGTH<sp/>=<sp/>4)<sp/>or<sp/>5<sp/>(if</highlight></codeline>
<codeline lineno="1886"><highlight class="comment"><sp/>*<sp/>MEMC_BURST_LENGTH<sp/>=<sp/>8).</highlight></codeline>
<codeline lineno="1887"><highlight class="comment"><sp/>*<sp/>Half<sp/>bus<sp/>width<sp/>mode:<sp/>Selects<sp/>the<sp/>HIF<sp/>address<sp/>bit<sp/>used<sp/>as<sp/>column<sp/>address<sp/>bit<sp/>5<sp/>(if<sp/>MEMC_BURST_LENGTH<sp/>=<sp/>4)<sp/>or<sp/>6<sp/>(if<sp/>MEMC_BURST_LENGTH<sp/>=<sp/>8).</highlight></codeline>
<codeline lineno="1888"><highlight class="comment"><sp/>*<sp/>Quarter<sp/>bus<sp/>width<sp/>mode:<sp/>Selects<sp/>the<sp/>HIF<sp/>address<sp/>bit<sp/>used<sp/>as<sp/>column<sp/>address<sp/>bit<sp/>6<sp/>(if<sp/>MEMC_BURST_LENGTH<sp/>=<sp/>4)<sp/>or<sp/>7<sp/>(if<sp/>MEMC_BURST_LENGTH<sp/>=<sp/>8).</highlight></codeline>
<codeline lineno="1889"><highlight class="comment"><sp/>*<sp/>Valid<sp/>Range:<sp/>0<sp/>to<sp/>7,<sp/>and<sp/>15</highlight></codeline>
<codeline lineno="1890"><highlight class="comment"><sp/>*<sp/>Internal<sp/>Base:<sp/>4</highlight></codeline>
<codeline lineno="1891"><highlight class="comment"><sp/>*<sp/>The<sp/>selected<sp/>HIF<sp/>address<sp/>bit<sp/>is<sp/>determined<sp/>by<sp/>adding<sp/>the<sp/>internal<sp/>base<sp/>to<sp/>the<sp/>value<sp/>of<sp/>this<sp/>field.<sp/>If<sp/>set<sp/>to<sp/>15,<sp/>this<sp/>column<sp/>address<sp/>bit<sp/>is<sp/>set<sp/>to<sp/>0.</highlight></codeline>
<codeline lineno="1892"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0x0</highlight></codeline>
<codeline lineno="1893"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>Always</highlight></codeline>
<codeline lineno="1894"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1895" refid="hpm__ddrctl__regs_8h_1a8c4dcb5cdc9a17d3ca023224c34d14f3" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_ADDRMAP2_ADDRMAP_COL_B4_MASK<sp/>(0xF0000UL)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1896" refid="hpm__ddrctl__regs_8h_1a41e25f46c2cf1d0e9f2c5493f76ba8f8" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_ADDRMAP2_ADDRMAP_COL_B4_SHIFT<sp/>(16U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1897" refid="hpm__ddrctl__regs_8h_1a686a6eb67888ae97cdf55b62cdc80fb4" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_ADDRMAP2_ADDRMAP_COL_B4_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>DDRCTL_ADDRMAP2_ADDRMAP_COL_B4_SHIFT)<sp/>&amp;<sp/>DDRCTL_ADDRMAP2_ADDRMAP_COL_B4_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1898" refid="hpm__ddrctl__regs_8h_1ad31a08c67176c50aee8f9b844c3abeb4" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_ADDRMAP2_ADDRMAP_COL_B4_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_ADDRMAP2_ADDRMAP_COL_B4_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_ADDRMAP2_ADDRMAP_COL_B4_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1899"><highlight class="normal"></highlight></codeline>
<codeline lineno="1900"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="1901"><highlight class="comment"><sp/>*<sp/>ADDRMAP_COL_B3<sp/>(R/W)</highlight></codeline>
<codeline lineno="1902"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="1903"><highlight class="comment"><sp/>*<sp/>Description:<sp/>Full<sp/>bus<sp/>width<sp/>mode:<sp/>Selects<sp/>the<sp/>HIF<sp/>address<sp/>bit<sp/>used<sp/>as<sp/>column<sp/>address<sp/>bit<sp/>3<sp/>(if<sp/>MEMC_BURST_LENGTH<sp/>=<sp/>4)<sp/>or<sp/>4<sp/>(if</highlight></codeline>
<codeline lineno="1904"><highlight class="comment"><sp/>*<sp/>MEMC_BURST_LENGTH<sp/>=<sp/>8).</highlight></codeline>
<codeline lineno="1905"><highlight class="comment"><sp/>*<sp/>Half<sp/>bus<sp/>width<sp/>mode:<sp/>Selects<sp/>the<sp/>HIF<sp/>address<sp/>bit<sp/>used<sp/>as<sp/>column<sp/>address<sp/>bit<sp/>4<sp/>(if<sp/>MEMC_BURST_LENGTH<sp/>=<sp/>4)<sp/>or<sp/>5<sp/>(if<sp/>MEMC_BURST_LENGTH<sp/>=<sp/>8).</highlight></codeline>
<codeline lineno="1906"><highlight class="comment"><sp/>*<sp/>Quarter<sp/>bus<sp/>width<sp/>mode:<sp/>Selects<sp/>the<sp/>HIF<sp/>address<sp/>bit<sp/>used<sp/>as<sp/>column<sp/>address<sp/>bit<sp/>5<sp/>(if<sp/>MEMC_BURST_LENGTH<sp/>=<sp/>4)<sp/>or<sp/>6<sp/>(if<sp/>MEMC_BURST_LENGTH<sp/>=<sp/>8).</highlight></codeline>
<codeline lineno="1907"><highlight class="comment"><sp/>*<sp/>Valid<sp/>Range:<sp/>0<sp/>to<sp/>7</highlight></codeline>
<codeline lineno="1908"><highlight class="comment"><sp/>*<sp/>Internal<sp/>Base:<sp/>3</highlight></codeline>
<codeline lineno="1909"><highlight class="comment"><sp/>*<sp/>The<sp/>selected<sp/>HIF<sp/>address<sp/>bit<sp/>is<sp/>determined<sp/>by<sp/>adding<sp/>the<sp/>internal<sp/>base<sp/>to<sp/>the<sp/>value<sp/>of<sp/>this<sp/>field.</highlight></codeline>
<codeline lineno="1910"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0x0</highlight></codeline>
<codeline lineno="1911"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>Always</highlight></codeline>
<codeline lineno="1912"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1913" refid="hpm__ddrctl__regs_8h_1afe6a3506a1fccdccc7eda029aeb95e9e" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_ADDRMAP2_ADDRMAP_COL_B3_MASK<sp/>(0xF00U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1914" refid="hpm__ddrctl__regs_8h_1ac289a8d83c5344497609066c192a3da6" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_ADDRMAP2_ADDRMAP_COL_B3_SHIFT<sp/>(8U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1915" refid="hpm__ddrctl__regs_8h_1a448a92a5f6036df6825f751051f9b7b5" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_ADDRMAP2_ADDRMAP_COL_B3_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>DDRCTL_ADDRMAP2_ADDRMAP_COL_B3_SHIFT)<sp/>&amp;<sp/>DDRCTL_ADDRMAP2_ADDRMAP_COL_B3_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1916" refid="hpm__ddrctl__regs_8h_1ace1b7762b771ae9b4b01f8499f982360" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_ADDRMAP2_ADDRMAP_COL_B3_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_ADDRMAP2_ADDRMAP_COL_B3_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_ADDRMAP2_ADDRMAP_COL_B3_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1917"><highlight class="normal"></highlight></codeline>
<codeline lineno="1918"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="1919"><highlight class="comment"><sp/>*<sp/>ADDRMAP_COL_B2<sp/>(R/W)</highlight></codeline>
<codeline lineno="1920"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="1921"><highlight class="comment"><sp/>*<sp/>Description:<sp/>Full<sp/>bus<sp/>width<sp/>mode:<sp/>Selects<sp/>the<sp/>HIF<sp/>address<sp/>bit<sp/>used<sp/>as<sp/>column<sp/>address<sp/>bit<sp/>2<sp/>(if<sp/>MEMC_BURST_LENGTH<sp/>=<sp/>4)<sp/>or<sp/>3<sp/>(if</highlight></codeline>
<codeline lineno="1922"><highlight class="comment"><sp/>*<sp/>MEMC_BURST_LENGTH<sp/>=<sp/>8).</highlight></codeline>
<codeline lineno="1923"><highlight class="comment"><sp/>*<sp/>Half<sp/>bus<sp/>width<sp/>mode:<sp/>Selects<sp/>the<sp/>HIF<sp/>address<sp/>bit<sp/>used<sp/>as<sp/>column<sp/>address<sp/>bit<sp/>3<sp/>(if<sp/>MEMC_BURST_LENGTH<sp/>=<sp/>4)<sp/>or<sp/>4<sp/>(if<sp/>MEMC_BURST_LENGTH<sp/>=<sp/>8).</highlight></codeline>
<codeline lineno="1924"><highlight class="comment"><sp/>*<sp/>Quarter<sp/>bus<sp/>width<sp/>mode:<sp/>Selects<sp/>the<sp/>HIF<sp/>address<sp/>bit<sp/>used<sp/>as<sp/>column<sp/>address<sp/>bit<sp/>4<sp/>(if<sp/>MEMC_BURST_LENGTH<sp/>=<sp/>4)<sp/>or<sp/>5<sp/>(if<sp/>MEMC_BURST_LENGTH<sp/>=<sp/>8).</highlight></codeline>
<codeline lineno="1925"><highlight class="comment"><sp/>*<sp/>Valid<sp/>Range:<sp/>0<sp/>to<sp/>7</highlight></codeline>
<codeline lineno="1926"><highlight class="comment"><sp/>*<sp/>Internal<sp/>Base:<sp/>2</highlight></codeline>
<codeline lineno="1927"><highlight class="comment"><sp/>*<sp/>The<sp/>selected<sp/>HIF<sp/>address<sp/>bit<sp/>is<sp/>determined<sp/>by<sp/>adding<sp/>the<sp/>internal<sp/>base<sp/>to<sp/>the<sp/>value<sp/>of<sp/>this<sp/>field.</highlight></codeline>
<codeline lineno="1928"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0x0</highlight></codeline>
<codeline lineno="1929"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>Always</highlight></codeline>
<codeline lineno="1930"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1931" refid="hpm__ddrctl__regs_8h_1ad6106afc63aeb924cbe518bb0d979035" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_ADDRMAP2_ADDRMAP_COL_B2_MASK<sp/>(0xFU)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1932" refid="hpm__ddrctl__regs_8h_1acfba2e7423516419f624c031acc59468" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_ADDRMAP2_ADDRMAP_COL_B2_SHIFT<sp/>(0U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1933" refid="hpm__ddrctl__regs_8h_1af927ede4f541e0ccbaf6280083032b49" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_ADDRMAP2_ADDRMAP_COL_B2_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>DDRCTL_ADDRMAP2_ADDRMAP_COL_B2_SHIFT)<sp/>&amp;<sp/>DDRCTL_ADDRMAP2_ADDRMAP_COL_B2_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1934" refid="hpm__ddrctl__regs_8h_1a1dad7a1c43777c123563ca8edff4b9cf" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_ADDRMAP2_ADDRMAP_COL_B2_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_ADDRMAP2_ADDRMAP_COL_B2_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_ADDRMAP2_ADDRMAP_COL_B2_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1935"><highlight class="normal"></highlight></codeline>
<codeline lineno="1936"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Bitfield<sp/>definition<sp/>for<sp/>register:<sp/>ADDRMAP3<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1937"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="1938"><highlight class="comment"><sp/>*<sp/>ADDRMAP_COL_B9<sp/>(R/W)</highlight></codeline>
<codeline lineno="1939"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="1940"><highlight class="comment"><sp/>*<sp/>Description:<sp/>Full<sp/>bus<sp/>width<sp/>mode:<sp/>Selects<sp/>the<sp/>HIF<sp/>address<sp/>bit<sp/>used<sp/>as<sp/>column<sp/>address<sp/>bit<sp/>9<sp/>(if<sp/>MEMC_BURST_LENGTH<sp/>=<sp/>4)<sp/>or<sp/>11<sp/>(10<sp/>in<sp/>LPDDR2/LPDDR3<sp/>mode)<sp/>(if<sp/>MEMC_BURST_LENGTH<sp/>=<sp/>8)</highlight></codeline>
<codeline lineno="1941"><highlight class="comment"><sp/>*<sp/>Half<sp/>bus<sp/>width<sp/>mode:<sp/>Selects<sp/>the<sp/>HIF<sp/>address<sp/>bit<sp/>used<sp/>as<sp/>column<sp/>address<sp/>bit<sp/>11<sp/>(10<sp/>in<sp/>LPDDR2/LPDDR3<sp/>mode)<sp/>(if<sp/>MEMC_BURST_LENGTH<sp/>=<sp/>4)<sp/>or<sp/>13<sp/>(11<sp/>in<sp/>LPDDR2/LPDDR3<sp/>mode)<sp/>(if<sp/>MEMC_BURST_LENGTH<sp/>=<sp/>8).</highlight></codeline>
<codeline lineno="1942"><highlight class="comment"><sp/>*<sp/>(Column<sp/>address<sp/>bit<sp/>11<sp/>in<sp/>LPDDR2/LPDDR3<sp/>mode)<sp/>Quarter<sp/>bus<sp/>width<sp/>mode:<sp/>Selects<sp/>the<sp/>HIF<sp/>address<sp/>bit<sp/>used<sp/>as<sp/>column<sp/>address<sp/>bit<sp/>13<sp/>(11<sp/>in<sp/>LPDDR2/LPDDR3<sp/>mode)<sp/>(if</highlight></codeline>
<codeline lineno="1943"><highlight class="comment"><sp/>*<sp/>MEMC_BURST_LENGTH<sp/>=<sp/>4)<sp/>or<sp/>UNUSED<sp/>(if</highlight></codeline>
<codeline lineno="1944"><highlight class="comment"><sp/>*<sp/>MEMC_BURST_LENGTH<sp/>=<sp/>8).</highlight></codeline>
<codeline lineno="1945"><highlight class="comment"><sp/>*<sp/>Valid<sp/>Range:<sp/>0<sp/>to<sp/>7,<sp/>and<sp/>15</highlight></codeline>
<codeline lineno="1946"><highlight class="comment"><sp/>*<sp/>Internal<sp/>Base:<sp/>9</highlight></codeline>
<codeline lineno="1947"><highlight class="comment"><sp/>*<sp/>The<sp/>selected<sp/>HIF<sp/>address<sp/>bit<sp/>is<sp/>determined<sp/>by<sp/>adding<sp/>the<sp/>internal<sp/>base<sp/>to<sp/>the<sp/>value<sp/>of<sp/>this<sp/>field.</highlight></codeline>
<codeline lineno="1948"><highlight class="comment"><sp/>*<sp/>If<sp/>set<sp/>to<sp/>15,<sp/>this<sp/>column<sp/>address<sp/>bit<sp/>is<sp/>set<sp/>to<sp/>0.</highlight></codeline>
<codeline lineno="1949"><highlight class="comment"><sp/>*<sp/>Note:<sp/>Per<sp/>JEDEC<sp/>DDR2/3/mDDR<sp/>specification,<sp/>column<sp/>address<sp/>bit<sp/>10<sp/>is<sp/>reserved<sp/>for<sp/>indicating<sp/>auto-precharge,<sp/>and<sp/>hence<sp/>no<sp/>source<sp/>address<sp/>bit<sp/>can<sp/>be<sp/>mapped<sp/>to<sp/>column<sp/>address<sp/>bit<sp/>10.</highlight></codeline>
<codeline lineno="1950"><highlight class="comment"><sp/>*<sp/>In<sp/>LPDDR2/LPDDR3,<sp/>there<sp/>is<sp/>a<sp/>dedicated<sp/>bit<sp/>for<sp/>auto-<sp/>precharge<sp/>in<sp/>the<sp/>CA<sp/>bus<sp/>and<sp/>hence<sp/>column<sp/>bit<sp/>10<sp/>is<sp/>used.<sp/>Value<sp/>After<sp/>Reset:<sp/>0x0</highlight></codeline>
<codeline lineno="1951"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>Always</highlight></codeline>
<codeline lineno="1952"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1953" refid="hpm__ddrctl__regs_8h_1aa4a7dc7010f71d7f6ea14a61a0e11886" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_ADDRMAP3_ADDRMAP_COL_B9_MASK<sp/>(0xF000000UL)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1954" refid="hpm__ddrctl__regs_8h_1af588cc3b90360fdf43e84e905544851c" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_ADDRMAP3_ADDRMAP_COL_B9_SHIFT<sp/>(24U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1955" refid="hpm__ddrctl__regs_8h_1aa2057217ac31383adbb87308a95537b7" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_ADDRMAP3_ADDRMAP_COL_B9_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>DDRCTL_ADDRMAP3_ADDRMAP_COL_B9_SHIFT)<sp/>&amp;<sp/>DDRCTL_ADDRMAP3_ADDRMAP_COL_B9_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1956" refid="hpm__ddrctl__regs_8h_1a0bb812ea7b1ccc69a93cbe5b80b824df" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_ADDRMAP3_ADDRMAP_COL_B9_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_ADDRMAP3_ADDRMAP_COL_B9_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_ADDRMAP3_ADDRMAP_COL_B9_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1957"><highlight class="normal"></highlight></codeline>
<codeline lineno="1958"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="1959"><highlight class="comment"><sp/>*<sp/>ADDRMAP_COL_B8<sp/>(R/W)</highlight></codeline>
<codeline lineno="1960"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="1961"><highlight class="comment"><sp/>*<sp/>Description:<sp/>Full<sp/>bus<sp/>width<sp/>mode:<sp/>Selects<sp/>the<sp/>HIF<sp/>address<sp/>bit<sp/>used<sp/>as<sp/>column<sp/>address<sp/>bit<sp/>8<sp/>(if<sp/>MEMC_BURST_LENGTH<sp/>=<sp/>4)<sp/>or<sp/>9<sp/>(if</highlight></codeline>
<codeline lineno="1962"><highlight class="comment"><sp/>*<sp/>MEMC_BURST_LENGTH<sp/>=<sp/>8).</highlight></codeline>
<codeline lineno="1963"><highlight class="comment"><sp/>*<sp/>Half<sp/>bus<sp/>width<sp/>mode:<sp/>Selects<sp/>the<sp/>HIF<sp/>address<sp/>bit<sp/>used<sp/>as<sp/>column<sp/>address<sp/>bit<sp/>9<sp/>(if<sp/>MEMC_BURST_LENGTH<sp/>=<sp/>4)<sp/>or<sp/>11<sp/>(10<sp/>in<sp/>LPDDR2/LPDDR3<sp/>mode)<sp/>(if<sp/>MEMC_BURST_LENGTH<sp/>=<sp/>8).</highlight></codeline>
<codeline lineno="1964"><highlight class="comment"><sp/>*<sp/>Quarter<sp/>bus<sp/>width<sp/>mode:<sp/>Selects<sp/>the<sp/>HIF<sp/>address<sp/>bit<sp/>used<sp/>as<sp/>column<sp/>address<sp/>bit<sp/>11<sp/>(10<sp/>in<sp/>LPDDR2/LPDDR3<sp/>mode)<sp/>(if<sp/>MEMC_BURST_LENGTH<sp/>=<sp/>4)<sp/>or<sp/>13<sp/>(11<sp/>in<sp/>LPDDR2/LPDDR3<sp/>mode)<sp/>(if<sp/>MEMC_BURST_LENGTH<sp/>=<sp/>8).</highlight></codeline>
<codeline lineno="1965"><highlight class="comment"><sp/>*<sp/>Valid<sp/>Range:<sp/>0<sp/>to<sp/>7,<sp/>and<sp/>15</highlight></codeline>
<codeline lineno="1966"><highlight class="comment"><sp/>*<sp/>Internal<sp/>Base:<sp/>8</highlight></codeline>
<codeline lineno="1967"><highlight class="comment"><sp/>*<sp/>The<sp/>selected<sp/>HIF<sp/>address<sp/>bit<sp/>is<sp/>determined<sp/>by<sp/>adding<sp/>the<sp/>internal<sp/>base<sp/>to<sp/>the<sp/>value<sp/>of<sp/>this<sp/>field.</highlight></codeline>
<codeline lineno="1968"><highlight class="comment"><sp/>*<sp/>If<sp/>set<sp/>to<sp/>15,<sp/>this<sp/>column<sp/>address<sp/>bit<sp/>is<sp/>set<sp/>to<sp/>0.</highlight></codeline>
<codeline lineno="1969"><highlight class="comment"><sp/>*<sp/>Note:<sp/>Per<sp/>JEDEC<sp/>DDR2/3/mDDR<sp/>specification,<sp/>column<sp/>address<sp/>bit<sp/>10<sp/>is<sp/>reserved<sp/>for<sp/>indicating<sp/>auto-precharge,<sp/>and<sp/>hence<sp/>no<sp/>source<sp/>address<sp/>bit<sp/>can<sp/>be<sp/>mapped<sp/>to<sp/>column<sp/>address<sp/>bit<sp/>10.</highlight></codeline>
<codeline lineno="1970"><highlight class="comment"><sp/>*<sp/>In<sp/>LPDDR2/LPDDR3,<sp/>there<sp/>is<sp/>a<sp/>dedicated<sp/>bit<sp/>for<sp/>auto-<sp/>precharge<sp/>in<sp/>the<sp/>CA<sp/>bus<sp/>and<sp/>hence<sp/>column<sp/>bit<sp/>10<sp/>is<sp/>used.<sp/>Value<sp/>After<sp/>Reset:<sp/>0x0</highlight></codeline>
<codeline lineno="1971"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>Always</highlight></codeline>
<codeline lineno="1972"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1973" refid="hpm__ddrctl__regs_8h_1ade994ec8013599f973760eb31b27554f" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_ADDRMAP3_ADDRMAP_COL_B8_MASK<sp/>(0xF0000UL)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1974" refid="hpm__ddrctl__regs_8h_1a81970a290018a026d21686ee9739894a" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_ADDRMAP3_ADDRMAP_COL_B8_SHIFT<sp/>(16U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1975" refid="hpm__ddrctl__regs_8h_1ac8e5c5549b8b88a74a9d70a3546fdf6a" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_ADDRMAP3_ADDRMAP_COL_B8_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>DDRCTL_ADDRMAP3_ADDRMAP_COL_B8_SHIFT)<sp/>&amp;<sp/>DDRCTL_ADDRMAP3_ADDRMAP_COL_B8_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1976" refid="hpm__ddrctl__regs_8h_1aa7e2311909c6c44dfbee61b0d773616a" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_ADDRMAP3_ADDRMAP_COL_B8_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_ADDRMAP3_ADDRMAP_COL_B8_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_ADDRMAP3_ADDRMAP_COL_B8_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1977"><highlight class="normal"></highlight></codeline>
<codeline lineno="1978"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="1979"><highlight class="comment"><sp/>*<sp/>ADDRMAP_COL_B7<sp/>(R/W)</highlight></codeline>
<codeline lineno="1980"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="1981"><highlight class="comment"><sp/>*<sp/>Description:<sp/>Full<sp/>bus<sp/>width<sp/>mode:<sp/>Selects<sp/>the<sp/>HIF<sp/>address<sp/>bit<sp/>used<sp/>as<sp/>column<sp/>address<sp/>bit<sp/>7<sp/>(if<sp/>MEMC_BURST_LENGTH<sp/>=<sp/>4)<sp/>or<sp/>8<sp/>(if</highlight></codeline>
<codeline lineno="1982"><highlight class="comment"><sp/>*<sp/>MEMC_BURST_LENGTH<sp/>=<sp/>8).</highlight></codeline>
<codeline lineno="1983"><highlight class="comment"><sp/>*<sp/>Half<sp/>bus<sp/>width<sp/>mode:<sp/>Selects<sp/>the<sp/>HIF<sp/>address<sp/>bit<sp/>used<sp/>as<sp/>column<sp/>address<sp/>bit<sp/>8<sp/>(if<sp/>MEMC_BURST_LENGTH<sp/>=<sp/>4)<sp/>or<sp/>9<sp/>(if<sp/>MEMC_BURST_LENGTH<sp/>=<sp/>8).</highlight></codeline>
<codeline lineno="1984"><highlight class="comment"><sp/>*<sp/>Quarter<sp/>bus<sp/>width<sp/>mode:<sp/>Selects<sp/>the<sp/>HIF<sp/>address<sp/>bit<sp/>used<sp/>as<sp/>column<sp/>address<sp/>bit<sp/>9<sp/>(if<sp/>MEMC_BURST_LENGTH<sp/>=<sp/>4)<sp/>or<sp/>11<sp/>(10<sp/>in<sp/>LPDDR2/LPDDR3<sp/>mode)<sp/>(if<sp/>MEMC_BURST_LENGTH<sp/>=<sp/>8).</highlight></codeline>
<codeline lineno="1985"><highlight class="comment"><sp/>*<sp/>Valid<sp/>Range:<sp/>0<sp/>to<sp/>7,<sp/>and<sp/>15</highlight></codeline>
<codeline lineno="1986"><highlight class="comment"><sp/>*<sp/>Internal<sp/>Base:<sp/>7</highlight></codeline>
<codeline lineno="1987"><highlight class="comment"><sp/>*<sp/>The<sp/>selected<sp/>HIF<sp/>address<sp/>bit<sp/>is<sp/>determined<sp/>by<sp/>adding<sp/>the<sp/>internal<sp/>base<sp/>to<sp/>the<sp/>value<sp/>of<sp/>this<sp/>field.<sp/>If<sp/>set<sp/>to<sp/>15,<sp/>this<sp/>column<sp/>address<sp/>bit<sp/>is<sp/>set<sp/>to<sp/>0.</highlight></codeline>
<codeline lineno="1988"><highlight class="comment"><sp/>*<sp/>Note:<sp/>Per<sp/>JEDEC<sp/>DDR2/3/mDDR<sp/>specification,<sp/>column<sp/>address<sp/>bit<sp/>10<sp/>is<sp/>reserved<sp/>for<sp/>indicating<sp/>auto-precharge<sp/>and<sp/>hence<sp/>no<sp/>source<sp/>address<sp/>bit<sp/>can<sp/>be<sp/>mapped<sp/>to<sp/>column<sp/>address<sp/>bit<sp/>10.</highlight></codeline>
<codeline lineno="1989"><highlight class="comment"><sp/>*<sp/>In<sp/>LPDDR2/LPDDR3,<sp/>there<sp/>is<sp/>a<sp/>dedicated<sp/>bit<sp/>for<sp/>auto-<sp/>precharge<sp/>in<sp/>the<sp/>CA<sp/>bus<sp/>and<sp/>hence<sp/>column<sp/>bit<sp/>10<sp/>is<sp/>used.<sp/>Value<sp/>After<sp/>Reset:<sp/>0x0</highlight></codeline>
<codeline lineno="1990"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>Always</highlight></codeline>
<codeline lineno="1991"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1992" refid="hpm__ddrctl__regs_8h_1a5418a5b8dffb8fcec4483de88848a792" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_ADDRMAP3_ADDRMAP_COL_B7_MASK<sp/>(0xF00U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1993" refid="hpm__ddrctl__regs_8h_1a4f26c0dfd49ea1f6725d5b7f69891ff5" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_ADDRMAP3_ADDRMAP_COL_B7_SHIFT<sp/>(8U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1994" refid="hpm__ddrctl__regs_8h_1a58c5fe7ae39e602681ff9dc2f71a2eea" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_ADDRMAP3_ADDRMAP_COL_B7_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>DDRCTL_ADDRMAP3_ADDRMAP_COL_B7_SHIFT)<sp/>&amp;<sp/>DDRCTL_ADDRMAP3_ADDRMAP_COL_B7_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1995" refid="hpm__ddrctl__regs_8h_1a1f944d9b4218be45a043db198aa7cdc7" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_ADDRMAP3_ADDRMAP_COL_B7_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_ADDRMAP3_ADDRMAP_COL_B7_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_ADDRMAP3_ADDRMAP_COL_B7_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1996"><highlight class="normal"></highlight></codeline>
<codeline lineno="1997"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="1998"><highlight class="comment"><sp/>*<sp/>ADDRMAP_COL_B6<sp/>(R/W)</highlight></codeline>
<codeline lineno="1999"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="2000"><highlight class="comment"><sp/>*<sp/>Description:<sp/>Full<sp/>bus<sp/>width<sp/>mode:<sp/>Selects<sp/>the<sp/>HIF<sp/>address<sp/>bit<sp/>used<sp/>as<sp/>column<sp/>address<sp/>bit<sp/>6<sp/>(if<sp/>MEMC_BURST_LENGTH<sp/>=<sp/>4)<sp/>or<sp/>7<sp/>(if</highlight></codeline>
<codeline lineno="2001"><highlight class="comment"><sp/>*<sp/>MEMC_BURST_LENGTH<sp/>=<sp/>8).</highlight></codeline>
<codeline lineno="2002"><highlight class="comment"><sp/>*<sp/>Half<sp/>bus<sp/>width<sp/>mode:<sp/>Selects<sp/>the<sp/>HIF<sp/>address<sp/>bit<sp/>used<sp/>as<sp/>column<sp/>address<sp/>bit<sp/>7<sp/>(if<sp/>MEMC_BURST_LENGTH<sp/>=<sp/>4)<sp/>or<sp/>8<sp/>(if<sp/>MEMC_BURST_LENGTH<sp/>=<sp/>8).</highlight></codeline>
<codeline lineno="2003"><highlight class="comment"><sp/>*<sp/>Quarter<sp/>bus<sp/>width<sp/>mode:<sp/>Selects<sp/>the<sp/>HIF<sp/>address<sp/>bit<sp/>used<sp/>as<sp/>column<sp/>address<sp/>bit<sp/>8<sp/>(if<sp/>MEMC_BURST_LENGTH<sp/>=<sp/>4)<sp/>or<sp/>9<sp/>(if<sp/>MEMC_BURST_LENGTH<sp/>=<sp/>8).</highlight></codeline>
<codeline lineno="2004"><highlight class="comment"><sp/>*<sp/>Valid<sp/>Range:<sp/>0<sp/>to<sp/>7,<sp/>and<sp/>15</highlight></codeline>
<codeline lineno="2005"><highlight class="comment"><sp/>*<sp/>Internal<sp/>Base:<sp/>6</highlight></codeline>
<codeline lineno="2006"><highlight class="comment"><sp/>*<sp/>The<sp/>selected<sp/>HIF<sp/>address<sp/>bit<sp/>is<sp/>determined<sp/>by<sp/>adding<sp/>the<sp/>internal<sp/>base<sp/>to<sp/>the<sp/>value<sp/>of<sp/>this<sp/>field.<sp/>If<sp/>set<sp/>to<sp/>15,<sp/>this<sp/>column<sp/>address<sp/>bit<sp/>is<sp/>set<sp/>to<sp/>0.</highlight></codeline>
<codeline lineno="2007"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0x0</highlight></codeline>
<codeline lineno="2008"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>Always</highlight></codeline>
<codeline lineno="2009"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2010" refid="hpm__ddrctl__regs_8h_1a4fd4caa6771bd656770ca9c9ae322ce2" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_ADDRMAP3_ADDRMAP_COL_B6_MASK<sp/>(0xFU)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2011" refid="hpm__ddrctl__regs_8h_1a4109303f9800cd69c4225ca311905d8a" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_ADDRMAP3_ADDRMAP_COL_B6_SHIFT<sp/>(0U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2012" refid="hpm__ddrctl__regs_8h_1aad7fe0f8a220bd5c1a7b4a9e28456dde" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_ADDRMAP3_ADDRMAP_COL_B6_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>DDRCTL_ADDRMAP3_ADDRMAP_COL_B6_SHIFT)<sp/>&amp;<sp/>DDRCTL_ADDRMAP3_ADDRMAP_COL_B6_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2013" refid="hpm__ddrctl__regs_8h_1afdc47c701cedc17dbb8ef997bdc36587" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_ADDRMAP3_ADDRMAP_COL_B6_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_ADDRMAP3_ADDRMAP_COL_B6_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_ADDRMAP3_ADDRMAP_COL_B6_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2014"><highlight class="normal"></highlight></codeline>
<codeline lineno="2015"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Bitfield<sp/>definition<sp/>for<sp/>register:<sp/>ADDRMAP4<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2016"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="2017"><highlight class="comment"><sp/>*<sp/>ADDRMAP_COL_B11<sp/>(R/W)</highlight></codeline>
<codeline lineno="2018"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="2019"><highlight class="comment"><sp/>*<sp/>Description:<sp/>Full<sp/>bus<sp/>width<sp/>mode:<sp/>Selects<sp/>the<sp/>HIF<sp/>address<sp/>bit<sp/>used<sp/>as<sp/>column<sp/>address<sp/>bit<sp/>13<sp/>(11<sp/>in<sp/>LPDDR2/LPDDR3<sp/>mode)<sp/>(if<sp/>MEMC_BURST_LENGTH<sp/>=<sp/>4)<sp/>or<sp/>UNUSED<sp/>(if<sp/>MEMC_BURST_LENGTH<sp/>=<sp/>8).</highlight></codeline>
<codeline lineno="2020"><highlight class="comment"><sp/>*<sp/>Half<sp/>bus<sp/>width<sp/>mode:<sp/>Unused.<sp/>To<sp/>make<sp/>it<sp/>unused,<sp/>this<sp/>should<sp/>be<sp/>tied<sp/>to<sp/>4&apos;hF.</highlight></codeline>
<codeline lineno="2021"><highlight class="comment"><sp/>*<sp/>Quarter<sp/>bus<sp/>width<sp/>mode:<sp/>Unused.<sp/>To<sp/>make<sp/>it<sp/>unused,<sp/>this<sp/>must<sp/>be<sp/>tied<sp/>to<sp/>4&apos;hF.</highlight></codeline>
<codeline lineno="2022"><highlight class="comment"><sp/>*<sp/>Valid<sp/>Range:<sp/>0<sp/>to<sp/>7,<sp/>and<sp/>15</highlight></codeline>
<codeline lineno="2023"><highlight class="comment"><sp/>*<sp/>Internal<sp/>Base:<sp/>11</highlight></codeline>
<codeline lineno="2024"><highlight class="comment"><sp/>*<sp/>The<sp/>selected<sp/>HIF<sp/>address<sp/>bit<sp/>is<sp/>determined<sp/>by<sp/>adding<sp/>the<sp/>internal<sp/>base<sp/>to<sp/>the<sp/>value<sp/>of<sp/>this<sp/>field.</highlight></codeline>
<codeline lineno="2025"><highlight class="comment"><sp/>*<sp/>If<sp/>set<sp/>to<sp/>15,<sp/>this<sp/>column<sp/>address<sp/>bit<sp/>is<sp/>set<sp/>to<sp/>0.</highlight></codeline>
<codeline lineno="2026"><highlight class="comment"><sp/>*<sp/>Note:<sp/>Per<sp/>JEDEC<sp/>DDR2/3/mDDR<sp/>specification,<sp/>column<sp/>address<sp/>bit<sp/>10<sp/>is<sp/>reserved<sp/>for<sp/>indicating<sp/>auto-precharge,<sp/>and<sp/>hence<sp/>no<sp/>source<sp/>address<sp/>bit<sp/>can<sp/>be<sp/>mapped<sp/>to<sp/>column<sp/>address<sp/>bit<sp/>10.</highlight></codeline>
<codeline lineno="2027"><highlight class="comment"><sp/>*<sp/>In<sp/>LPDDR2/LPDDR3,<sp/>there<sp/>is<sp/>a<sp/>dedicated<sp/>bit<sp/>for<sp/>auto-<sp/>precharge<sp/>in<sp/>the<sp/>CA<sp/>bus<sp/>and<sp/>hence<sp/>column<sp/>bit<sp/>10<sp/>is<sp/>used.<sp/>Value<sp/>After<sp/>Reset:<sp/>0x0</highlight></codeline>
<codeline lineno="2028"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>Always</highlight></codeline>
<codeline lineno="2029"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2030" refid="hpm__ddrctl__regs_8h_1afe4afb2ed39c5a78540f3659eea95f2c" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_ADDRMAP4_ADDRMAP_COL_B11_MASK<sp/>(0xF00U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2031" refid="hpm__ddrctl__regs_8h_1a68c96f0249b4c6ca7eda3875c5f0eb18" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_ADDRMAP4_ADDRMAP_COL_B11_SHIFT<sp/>(8U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2032" refid="hpm__ddrctl__regs_8h_1afb72d1fb858439516402517be05e0a97" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_ADDRMAP4_ADDRMAP_COL_B11_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>DDRCTL_ADDRMAP4_ADDRMAP_COL_B11_SHIFT)<sp/>&amp;<sp/>DDRCTL_ADDRMAP4_ADDRMAP_COL_B11_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2033" refid="hpm__ddrctl__regs_8h_1a8b8110fe88117e89503021674dd96730" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_ADDRMAP4_ADDRMAP_COL_B11_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_ADDRMAP4_ADDRMAP_COL_B11_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_ADDRMAP4_ADDRMAP_COL_B11_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2034"><highlight class="normal"></highlight></codeline>
<codeline lineno="2035"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="2036"><highlight class="comment"><sp/>*<sp/>ADDRMAP_COL_B10<sp/>(R/W)</highlight></codeline>
<codeline lineno="2037"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="2038"><highlight class="comment"><sp/>*<sp/>Description:<sp/>Full<sp/>bus<sp/>width<sp/>mode:<sp/>Selects<sp/>the<sp/>HIF<sp/>address<sp/>bit<sp/>used<sp/>as<sp/>column<sp/>address<sp/>bit<sp/>11<sp/>(10<sp/>in<sp/>LPDDR2/LPDDR3<sp/>mode)<sp/>(if<sp/>MEMC_BURST_LENGTH<sp/>=<sp/>4)<sp/>or<sp/>13<sp/>(11<sp/>in<sp/>LPDDR2/LPDDR3<sp/>mode)<sp/>(if<sp/>MEMC_BURST_LENGTH<sp/>=<sp/>8).</highlight></codeline>
<codeline lineno="2039"><highlight class="comment"><sp/>*<sp/>Half<sp/>bus<sp/>width<sp/>mode:<sp/>Selects<sp/>the<sp/>HIF<sp/>address<sp/>bit<sp/>used<sp/>as<sp/>column<sp/>address<sp/>bit<sp/>13<sp/>(11<sp/>in<sp/>LPDDR2/LPDDR3<sp/>mode)<sp/>(if<sp/>MEMC_BURST_LENGTH<sp/>=<sp/>4)<sp/>or<sp/>UNUSED<sp/>(if<sp/>MEMC_BURST_LENGTH<sp/>=<sp/>8)</highlight></codeline>
<codeline lineno="2040"><highlight class="comment"><sp/>*<sp/>Quarter<sp/>bus<sp/>width<sp/>mode:<sp/>UNUSED.<sp/>To<sp/>make<sp/>it<sp/>unused,<sp/>this<sp/>must<sp/>be<sp/>tied<sp/>to<sp/>4&apos;hF.</highlight></codeline>
<codeline lineno="2041"><highlight class="comment"><sp/>*<sp/>Valid<sp/>Range:<sp/>0<sp/>to<sp/>7,<sp/>and<sp/>15</highlight></codeline>
<codeline lineno="2042"><highlight class="comment"><sp/>*<sp/>Internal<sp/>Base:<sp/>10</highlight></codeline>
<codeline lineno="2043"><highlight class="comment"><sp/>*<sp/>The<sp/>selected<sp/>HIF<sp/>address<sp/>bit<sp/>is<sp/>determined<sp/>by<sp/>adding<sp/>the<sp/>internal<sp/>base<sp/>to<sp/>the<sp/>value<sp/>of<sp/>this<sp/>field.</highlight></codeline>
<codeline lineno="2044"><highlight class="comment"><sp/>*<sp/>If<sp/>set<sp/>to<sp/>15,<sp/>this<sp/>column<sp/>address<sp/>bit<sp/>is<sp/>set<sp/>to<sp/>0.</highlight></codeline>
<codeline lineno="2045"><highlight class="comment"><sp/>*<sp/>Note:<sp/>Per<sp/>JEDEC<sp/>DDR2/3/mDDR<sp/>specification,<sp/>column<sp/>address<sp/>bit<sp/>10<sp/>is<sp/>reserved<sp/>for<sp/>indicating<sp/>auto-precharge,<sp/>and<sp/>hence<sp/>no<sp/>source<sp/>address<sp/>bit<sp/>can<sp/>be<sp/>mapped<sp/>to<sp/>column<sp/>address<sp/>bit<sp/>10.</highlight></codeline>
<codeline lineno="2046"><highlight class="comment"><sp/>*<sp/>In<sp/>LPDDR2/LPDDR3,<sp/>there<sp/>is<sp/>a<sp/>dedicated<sp/>bit<sp/>for<sp/>auto-<sp/>precharge<sp/>in<sp/>the<sp/>CA<sp/>bus<sp/>and<sp/>hence<sp/>column<sp/>bit<sp/>10<sp/>is<sp/>used.<sp/>Value<sp/>After<sp/>Reset:<sp/>0x0</highlight></codeline>
<codeline lineno="2047"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>Always</highlight></codeline>
<codeline lineno="2048"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2049" refid="hpm__ddrctl__regs_8h_1a1081a676d3c0ffe42307db64d55c252e" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_ADDRMAP4_ADDRMAP_COL_B10_MASK<sp/>(0xFU)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2050" refid="hpm__ddrctl__regs_8h_1ac21927255b019c7406335fa744059bab" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_ADDRMAP4_ADDRMAP_COL_B10_SHIFT<sp/>(0U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2051" refid="hpm__ddrctl__regs_8h_1a4acb33ee1650916099b7c08a4d5afe2d" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_ADDRMAP4_ADDRMAP_COL_B10_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>DDRCTL_ADDRMAP4_ADDRMAP_COL_B10_SHIFT)<sp/>&amp;<sp/>DDRCTL_ADDRMAP4_ADDRMAP_COL_B10_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2052" refid="hpm__ddrctl__regs_8h_1ae652765fcb7f9ab5fe568b73180b36a6" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_ADDRMAP4_ADDRMAP_COL_B10_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_ADDRMAP4_ADDRMAP_COL_B10_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_ADDRMAP4_ADDRMAP_COL_B10_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2053"><highlight class="normal"></highlight></codeline>
<codeline lineno="2054"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Bitfield<sp/>definition<sp/>for<sp/>register:<sp/>ADDRMAP5<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2055"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="2056"><highlight class="comment"><sp/>*<sp/>ADDRMAP_ROW_B11<sp/>(R/W)</highlight></codeline>
<codeline lineno="2057"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="2058"><highlight class="comment"><sp/>*<sp/>Description:<sp/>Selects<sp/>the<sp/>HIF<sp/>address<sp/>bit<sp/>used<sp/>as<sp/>row<sp/>address<sp/>bit<sp/>11.</highlight></codeline>
<codeline lineno="2059"><highlight class="comment"><sp/>*<sp/>Valid<sp/>Range:<sp/>0<sp/>to<sp/>11,<sp/>and<sp/>15</highlight></codeline>
<codeline lineno="2060"><highlight class="comment"><sp/>*<sp/>Internal<sp/>Base:<sp/>17</highlight></codeline>
<codeline lineno="2061"><highlight class="comment"><sp/>*<sp/>The<sp/>selected<sp/>HIF<sp/>address<sp/>bit<sp/>is<sp/>determined<sp/>by<sp/>adding<sp/>the<sp/>internal<sp/>base<sp/>to<sp/>the<sp/>value<sp/>of<sp/>this<sp/>field.</highlight></codeline>
<codeline lineno="2062"><highlight class="comment"><sp/>*<sp/>If<sp/>set<sp/>to<sp/>15,<sp/>row<sp/>address<sp/>bit<sp/>11<sp/>is<sp/>set<sp/>to<sp/>0.</highlight></codeline>
<codeline lineno="2063"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0x0</highlight></codeline>
<codeline lineno="2064"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>Always</highlight></codeline>
<codeline lineno="2065"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2066" refid="hpm__ddrctl__regs_8h_1ab3d45c3eb4e4b89f62709b4450d6cf04" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_ADDRMAP5_ADDRMAP_ROW_B11_MASK<sp/>(0xF000000UL)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2067" refid="hpm__ddrctl__regs_8h_1ae4a253fc7ea956ad1262a15b26fc790d" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_ADDRMAP5_ADDRMAP_ROW_B11_SHIFT<sp/>(24U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2068" refid="hpm__ddrctl__regs_8h_1a3b1f41d17dd675a60a2541b7c32e0b93" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_ADDRMAP5_ADDRMAP_ROW_B11_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>DDRCTL_ADDRMAP5_ADDRMAP_ROW_B11_SHIFT)<sp/>&amp;<sp/>DDRCTL_ADDRMAP5_ADDRMAP_ROW_B11_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2069" refid="hpm__ddrctl__regs_8h_1afb8decf572f72f100fdb1107eab1bea9" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_ADDRMAP5_ADDRMAP_ROW_B11_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_ADDRMAP5_ADDRMAP_ROW_B11_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_ADDRMAP5_ADDRMAP_ROW_B11_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2070"><highlight class="normal"></highlight></codeline>
<codeline lineno="2071"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="2072"><highlight class="comment"><sp/>*<sp/>ADDRMAP_ROW_B2_10<sp/>(R/W)</highlight></codeline>
<codeline lineno="2073"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="2074"><highlight class="comment"><sp/>*<sp/>Description:<sp/>Selects<sp/>the<sp/>HIF<sp/>address<sp/>bits<sp/>used<sp/>as<sp/>row<sp/>address<sp/>bits<sp/>2<sp/>to<sp/>10.</highlight></codeline>
<codeline lineno="2075"><highlight class="comment"><sp/>*<sp/>Valid<sp/>Range:<sp/>0<sp/>to<sp/>11</highlight></codeline>
<codeline lineno="2076"><highlight class="comment"><sp/>*<sp/>Internal<sp/>Base:<sp/>8<sp/>(for<sp/>row<sp/>address<sp/>bit<sp/>2),<sp/>9<sp/>(for<sp/>row<sp/>address<sp/>bit<sp/>3),<sp/>10<sp/>(for<sp/>row<sp/>address<sp/>bit<sp/>4)<sp/>etc<sp/>increasing<sp/>to<sp/>16<sp/>(for<sp/>row</highlight></codeline>
<codeline lineno="2077"><highlight class="comment"><sp/>*<sp/>address<sp/>bit<sp/>10)</highlight></codeline>
<codeline lineno="2078"><highlight class="comment"><sp/>*<sp/>The<sp/>selected<sp/>HIF<sp/>address<sp/>bit<sp/>for<sp/>each<sp/>of<sp/>the<sp/>row<sp/>address<sp/>bits<sp/>is<sp/>determined<sp/>by<sp/>adding<sp/>the<sp/>internal<sp/>base<sp/>to<sp/>the<sp/>value<sp/>of<sp/>this<sp/>field.</highlight></codeline>
<codeline lineno="2079"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0x0</highlight></codeline>
<codeline lineno="2080"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>Always</highlight></codeline>
<codeline lineno="2081"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2082" refid="hpm__ddrctl__regs_8h_1aef1a2a030a0761cb7d0f20aa4b99e595" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_ADDRMAP5_ADDRMAP_ROW_B2_10_MASK<sp/>(0xF0000UL)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2083" refid="hpm__ddrctl__regs_8h_1a088b0d5b4e24afc296e362b8d1d569c9" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_ADDRMAP5_ADDRMAP_ROW_B2_10_SHIFT<sp/>(16U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2084" refid="hpm__ddrctl__regs_8h_1aa166ed6e75fc24c034fad304e111408a" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_ADDRMAP5_ADDRMAP_ROW_B2_10_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>DDRCTL_ADDRMAP5_ADDRMAP_ROW_B2_10_SHIFT)<sp/>&amp;<sp/>DDRCTL_ADDRMAP5_ADDRMAP_ROW_B2_10_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2085" refid="hpm__ddrctl__regs_8h_1a95711522a17d4a2724d33e00ae4df5e4" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_ADDRMAP5_ADDRMAP_ROW_B2_10_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_ADDRMAP5_ADDRMAP_ROW_B2_10_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_ADDRMAP5_ADDRMAP_ROW_B2_10_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2086"><highlight class="normal"></highlight></codeline>
<codeline lineno="2087"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="2088"><highlight class="comment"><sp/>*<sp/>ADDRMAP_ROW_B1<sp/>(R/W)</highlight></codeline>
<codeline lineno="2089"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="2090"><highlight class="comment"><sp/>*<sp/>Description:<sp/>Selects<sp/>the<sp/>HIF<sp/>address<sp/>bits<sp/>used<sp/>as<sp/>row<sp/>address<sp/>bit<sp/>1.</highlight></codeline>
<codeline lineno="2091"><highlight class="comment"><sp/>*<sp/>Valid<sp/>Range:<sp/>0<sp/>to<sp/>11</highlight></codeline>
<codeline lineno="2092"><highlight class="comment"><sp/>*<sp/>Internal<sp/>Base:<sp/>7</highlight></codeline>
<codeline lineno="2093"><highlight class="comment"><sp/>*<sp/>The<sp/>selected<sp/>HIF<sp/>address<sp/>bit<sp/>for<sp/>each<sp/>of<sp/>the<sp/>row<sp/>address<sp/>bits<sp/>is<sp/>determined<sp/>by<sp/>adding<sp/>the<sp/>internal<sp/>base<sp/>to<sp/>the<sp/>value<sp/>of<sp/>this<sp/>field.</highlight></codeline>
<codeline lineno="2094"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0x0</highlight></codeline>
<codeline lineno="2095"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>Always</highlight></codeline>
<codeline lineno="2096"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2097" refid="hpm__ddrctl__regs_8h_1a56244ce79d44c548abbf972743b2f737" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_ADDRMAP5_ADDRMAP_ROW_B1_MASK<sp/>(0xF00U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2098" refid="hpm__ddrctl__regs_8h_1adc71b3b0e92cba0a334f229d0368c0f6" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_ADDRMAP5_ADDRMAP_ROW_B1_SHIFT<sp/>(8U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2099" refid="hpm__ddrctl__regs_8h_1a4fbafbbdf082aeeb4391c21f4f0ea538" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_ADDRMAP5_ADDRMAP_ROW_B1_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>DDRCTL_ADDRMAP5_ADDRMAP_ROW_B1_SHIFT)<sp/>&amp;<sp/>DDRCTL_ADDRMAP5_ADDRMAP_ROW_B1_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2100" refid="hpm__ddrctl__regs_8h_1aecc7e2594d3afa6561ffa07b91e4a273" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_ADDRMAP5_ADDRMAP_ROW_B1_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_ADDRMAP5_ADDRMAP_ROW_B1_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_ADDRMAP5_ADDRMAP_ROW_B1_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2101"><highlight class="normal"></highlight></codeline>
<codeline lineno="2102"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="2103"><highlight class="comment"><sp/>*<sp/>ADDRMAP_ROW_B0<sp/>(R/W)</highlight></codeline>
<codeline lineno="2104"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="2105"><highlight class="comment"><sp/>*<sp/>Description:<sp/>Selects<sp/>the<sp/>HIF<sp/>address<sp/>bits<sp/>used<sp/>as<sp/>row<sp/>address<sp/>bit<sp/>0.</highlight></codeline>
<codeline lineno="2106"><highlight class="comment"><sp/>*<sp/>Valid<sp/>Range:<sp/>0<sp/>to<sp/>11</highlight></codeline>
<codeline lineno="2107"><highlight class="comment"><sp/>*<sp/>Internal<sp/>Base:<sp/>6</highlight></codeline>
<codeline lineno="2108"><highlight class="comment"><sp/>*<sp/>The<sp/>selected<sp/>HIF<sp/>address<sp/>bit<sp/>for<sp/>each<sp/>of<sp/>the<sp/>row<sp/>address<sp/>bits<sp/>is<sp/>determined<sp/>by<sp/>adding<sp/>the<sp/>internal<sp/>base<sp/>to<sp/>the<sp/>value<sp/>of<sp/>this<sp/>field.</highlight></codeline>
<codeline lineno="2109"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0x0</highlight></codeline>
<codeline lineno="2110"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>Always</highlight></codeline>
<codeline lineno="2111"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2112" refid="hpm__ddrctl__regs_8h_1a902fa981d042a63fa2d51b45aac5fc3b" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_ADDRMAP5_ADDRMAP_ROW_B0_MASK<sp/>(0xFU)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2113" refid="hpm__ddrctl__regs_8h_1ad2c8441da3056a5b0af2b9201532884a" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_ADDRMAP5_ADDRMAP_ROW_B0_SHIFT<sp/>(0U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2114" refid="hpm__ddrctl__regs_8h_1a3b4792dd0f5c3f2708ccefe33bee2ed9" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_ADDRMAP5_ADDRMAP_ROW_B0_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>DDRCTL_ADDRMAP5_ADDRMAP_ROW_B0_SHIFT)<sp/>&amp;<sp/>DDRCTL_ADDRMAP5_ADDRMAP_ROW_B0_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2115" refid="hpm__ddrctl__regs_8h_1a0fd2266bafeef246a8322fa04f2a7e20" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_ADDRMAP5_ADDRMAP_ROW_B0_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_ADDRMAP5_ADDRMAP_ROW_B0_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_ADDRMAP5_ADDRMAP_ROW_B0_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2116"><highlight class="normal"></highlight></codeline>
<codeline lineno="2117"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Bitfield<sp/>definition<sp/>for<sp/>register:<sp/>ADDRMAP6<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2118"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="2119"><highlight class="comment"><sp/>*<sp/>ADDRMAP_ROW_B15<sp/>(R/W)</highlight></codeline>
<codeline lineno="2120"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="2121"><highlight class="comment"><sp/>*<sp/>Description:<sp/>Selects<sp/>the<sp/>HIF<sp/>address<sp/>bit<sp/>used<sp/>as<sp/>row<sp/>address<sp/>bit<sp/>15.</highlight></codeline>
<codeline lineno="2122"><highlight class="comment"><sp/>*<sp/>Valid<sp/>Range:<sp/>0<sp/>to<sp/>11,<sp/>and<sp/>15</highlight></codeline>
<codeline lineno="2123"><highlight class="comment"><sp/>*<sp/>Internal<sp/>Base:<sp/>21</highlight></codeline>
<codeline lineno="2124"><highlight class="comment"><sp/>*<sp/>The<sp/>selected<sp/>HIF<sp/>address<sp/>bit<sp/>is<sp/>determined<sp/>by<sp/>adding<sp/>the<sp/>internal<sp/>base<sp/>to<sp/>the<sp/>value<sp/>of<sp/>this<sp/>field.</highlight></codeline>
<codeline lineno="2125"><highlight class="comment"><sp/>*<sp/>If<sp/>set<sp/>to<sp/>15,<sp/>row<sp/>address<sp/>bit<sp/>15<sp/>is<sp/>set<sp/>to<sp/>0.</highlight></codeline>
<codeline lineno="2126"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0x0</highlight></codeline>
<codeline lineno="2127"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>Always</highlight></codeline>
<codeline lineno="2128"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2129" refid="hpm__ddrctl__regs_8h_1a91d93ee47dfc2dad90f6fe339aed5b16" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_ADDRMAP6_ADDRMAP_ROW_B15_MASK<sp/>(0xF000000UL)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2130" refid="hpm__ddrctl__regs_8h_1a3c6e6fd178d5c633d878e87d66673089" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_ADDRMAP6_ADDRMAP_ROW_B15_SHIFT<sp/>(24U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2131" refid="hpm__ddrctl__regs_8h_1a999f15757a7f939bc3c0537467db21bf" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_ADDRMAP6_ADDRMAP_ROW_B15_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>DDRCTL_ADDRMAP6_ADDRMAP_ROW_B15_SHIFT)<sp/>&amp;<sp/>DDRCTL_ADDRMAP6_ADDRMAP_ROW_B15_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2132" refid="hpm__ddrctl__regs_8h_1a0427d223b64a0e0bf698e2cae46b5933" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_ADDRMAP6_ADDRMAP_ROW_B15_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_ADDRMAP6_ADDRMAP_ROW_B15_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_ADDRMAP6_ADDRMAP_ROW_B15_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2133"><highlight class="normal"></highlight></codeline>
<codeline lineno="2134"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="2135"><highlight class="comment"><sp/>*<sp/>ADDRMAP_ROW_B14<sp/>(R/W)</highlight></codeline>
<codeline lineno="2136"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="2137"><highlight class="comment"><sp/>*<sp/>Description:<sp/>Selects<sp/>the<sp/>HIF<sp/>address<sp/>bit<sp/>used<sp/>as<sp/>row<sp/>address<sp/>bit<sp/>14.</highlight></codeline>
<codeline lineno="2138"><highlight class="comment"><sp/>*<sp/>Valid<sp/>Range:<sp/>0<sp/>to<sp/>11,<sp/>and<sp/>15</highlight></codeline>
<codeline lineno="2139"><highlight class="comment"><sp/>*<sp/>Internal<sp/>Base:<sp/>20</highlight></codeline>
<codeline lineno="2140"><highlight class="comment"><sp/>*<sp/>The<sp/>selected<sp/>HIF<sp/>address<sp/>bit<sp/>is<sp/>determined<sp/>by<sp/>adding<sp/>the<sp/>internal<sp/>base<sp/>to<sp/>the<sp/>value<sp/>of<sp/>this<sp/>field.</highlight></codeline>
<codeline lineno="2141"><highlight class="comment"><sp/>*<sp/>If<sp/>set<sp/>to<sp/>15,<sp/>row<sp/>address<sp/>bit<sp/>14<sp/>is<sp/>set<sp/>to<sp/>0.</highlight></codeline>
<codeline lineno="2142"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0x0</highlight></codeline>
<codeline lineno="2143"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>Always</highlight></codeline>
<codeline lineno="2144"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2145" refid="hpm__ddrctl__regs_8h_1ae2962e15947ea1dc6187b6ab9e004a49" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_ADDRMAP6_ADDRMAP_ROW_B14_MASK<sp/>(0xF0000UL)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2146" refid="hpm__ddrctl__regs_8h_1ae20cce8ecbd150c9b80a08cff9dbc379" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_ADDRMAP6_ADDRMAP_ROW_B14_SHIFT<sp/>(16U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2147" refid="hpm__ddrctl__regs_8h_1a1fa9a848cbe2e1e421d508c62bbbdf90" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_ADDRMAP6_ADDRMAP_ROW_B14_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>DDRCTL_ADDRMAP6_ADDRMAP_ROW_B14_SHIFT)<sp/>&amp;<sp/>DDRCTL_ADDRMAP6_ADDRMAP_ROW_B14_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2148" refid="hpm__ddrctl__regs_8h_1aad1364aba509ca48d0901af83839fbf4" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_ADDRMAP6_ADDRMAP_ROW_B14_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_ADDRMAP6_ADDRMAP_ROW_B14_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_ADDRMAP6_ADDRMAP_ROW_B14_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2149"><highlight class="normal"></highlight></codeline>
<codeline lineno="2150"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="2151"><highlight class="comment"><sp/>*<sp/>ADDRMAP_ROW_B13<sp/>(R/W)</highlight></codeline>
<codeline lineno="2152"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="2153"><highlight class="comment"><sp/>*<sp/>Description:<sp/>Selects<sp/>the<sp/>HIF<sp/>address<sp/>bit<sp/>used<sp/>as<sp/>row<sp/>address<sp/>bit<sp/>13.</highlight></codeline>
<codeline lineno="2154"><highlight class="comment"><sp/>*<sp/>Valid<sp/>Range:<sp/>0<sp/>to<sp/>11,<sp/>and<sp/>15</highlight></codeline>
<codeline lineno="2155"><highlight class="comment"><sp/>*<sp/>Internal<sp/>Base:<sp/>19</highlight></codeline>
<codeline lineno="2156"><highlight class="comment"><sp/>*<sp/>The<sp/>selected<sp/>HIF<sp/>address<sp/>bit<sp/>is<sp/>determined<sp/>by<sp/>adding<sp/>the<sp/>internal<sp/>base<sp/>to<sp/>the<sp/>value<sp/>of<sp/>this<sp/>field.</highlight></codeline>
<codeline lineno="2157"><highlight class="comment"><sp/>*<sp/>If<sp/>set<sp/>to<sp/>15,<sp/>row<sp/>address<sp/>bit<sp/>13<sp/>is<sp/>set<sp/>to<sp/>0.</highlight></codeline>
<codeline lineno="2158"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0x0</highlight></codeline>
<codeline lineno="2159"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>Always</highlight></codeline>
<codeline lineno="2160"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2161" refid="hpm__ddrctl__regs_8h_1a8822b1abd06160a2e3c3fd3d1b58abd8" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_ADDRMAP6_ADDRMAP_ROW_B13_MASK<sp/>(0xF00U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2162" refid="hpm__ddrctl__regs_8h_1a78584b06d79077cc1d2c6d91c759ad76" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_ADDRMAP6_ADDRMAP_ROW_B13_SHIFT<sp/>(8U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2163" refid="hpm__ddrctl__regs_8h_1a01939bc4c83f6d30d6b064d88e36a638" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_ADDRMAP6_ADDRMAP_ROW_B13_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>DDRCTL_ADDRMAP6_ADDRMAP_ROW_B13_SHIFT)<sp/>&amp;<sp/>DDRCTL_ADDRMAP6_ADDRMAP_ROW_B13_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2164" refid="hpm__ddrctl__regs_8h_1a55baba962f7094b818d002e7cd75b18b" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_ADDRMAP6_ADDRMAP_ROW_B13_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_ADDRMAP6_ADDRMAP_ROW_B13_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_ADDRMAP6_ADDRMAP_ROW_B13_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2165"><highlight class="normal"></highlight></codeline>
<codeline lineno="2166"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="2167"><highlight class="comment"><sp/>*<sp/>ADDRMAP_ROW_B12<sp/>(R/W)</highlight></codeline>
<codeline lineno="2168"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="2169"><highlight class="comment"><sp/>*<sp/>Description:<sp/>Selects<sp/>the<sp/>HIF<sp/>address<sp/>bit<sp/>used<sp/>as<sp/>row<sp/>address<sp/>bit<sp/>12.</highlight></codeline>
<codeline lineno="2170"><highlight class="comment"><sp/>*<sp/>Valid<sp/>Range:<sp/>0<sp/>to<sp/>11,<sp/>and<sp/>15</highlight></codeline>
<codeline lineno="2171"><highlight class="comment"><sp/>*<sp/>Internal<sp/>Base:<sp/>18</highlight></codeline>
<codeline lineno="2172"><highlight class="comment"><sp/>*<sp/>The<sp/>selected<sp/>HIF<sp/>address<sp/>bit<sp/>is<sp/>determined<sp/>by<sp/>adding<sp/>the<sp/>internal<sp/>base<sp/>to<sp/>the<sp/>value<sp/>of<sp/>this<sp/>field.</highlight></codeline>
<codeline lineno="2173"><highlight class="comment"><sp/>*<sp/>If<sp/>set<sp/>to<sp/>15,<sp/>row<sp/>address<sp/>bit<sp/>12<sp/>is<sp/>set<sp/>to<sp/>0.</highlight></codeline>
<codeline lineno="2174"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0x0</highlight></codeline>
<codeline lineno="2175"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>Always</highlight></codeline>
<codeline lineno="2176"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2177" refid="hpm__ddrctl__regs_8h_1a78477fd89c3251a3fc3c75ef3cdf2906" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_ADDRMAP6_ADDRMAP_ROW_B12_MASK<sp/>(0xFU)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2178" refid="hpm__ddrctl__regs_8h_1a1cba3c70af70e2852c84908078da532d" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_ADDRMAP6_ADDRMAP_ROW_B12_SHIFT<sp/>(0U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2179" refid="hpm__ddrctl__regs_8h_1a347368fdb5d7fe81ebd1bf8fa51d594c" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_ADDRMAP6_ADDRMAP_ROW_B12_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>DDRCTL_ADDRMAP6_ADDRMAP_ROW_B12_SHIFT)<sp/>&amp;<sp/>DDRCTL_ADDRMAP6_ADDRMAP_ROW_B12_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2180" refid="hpm__ddrctl__regs_8h_1ae63d1111ba6e8dd3b3d3d7b699d2d03f" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_ADDRMAP6_ADDRMAP_ROW_B12_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_ADDRMAP6_ADDRMAP_ROW_B12_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_ADDRMAP6_ADDRMAP_ROW_B12_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2181"><highlight class="normal"></highlight></codeline>
<codeline lineno="2182"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Bitfield<sp/>definition<sp/>for<sp/>register:<sp/>ODTCFG<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2183"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="2184"><highlight class="comment"><sp/>*<sp/>WR_ODT_HOLD<sp/>(R/W)</highlight></codeline>
<codeline lineno="2185"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="2186"><highlight class="comment"><sp/>*<sp/>Description:<sp/>Cycles<sp/>to<sp/>hold<sp/>ODT<sp/>for<sp/>a<sp/>write<sp/>command.<sp/>The<sp/>minimum<sp/>supported<sp/>value<sp/>is<sp/>2.<sp/>DDR2/DDR3/DDR4</highlight></codeline>
<codeline lineno="2187"><highlight class="comment"><sp/>*<sp/>BL8<sp/>-<sp/>0x6</highlight></codeline>
<codeline lineno="2188"><highlight class="comment"><sp/>*<sp/>BL4<sp/>-<sp/>0x4</highlight></codeline>
<codeline lineno="2189"><highlight class="comment"><sp/>*<sp/>LPDDR3<sp/>-<sp/>RU(tDQSSmax/tCK)<sp/>+<sp/>4</highlight></codeline>
<codeline lineno="2190"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0x4</highlight></codeline>
<codeline lineno="2191"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>Always</highlight></codeline>
<codeline lineno="2192"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2193" refid="hpm__ddrctl__regs_8h_1a8bcc905c4ce87848c4a87d283483e5db" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_ODTCFG_WR_ODT_HOLD_MASK<sp/>(0xF000000UL)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2194" refid="hpm__ddrctl__regs_8h_1acee7cd8c4f8dee9a6e5f3099e62612c9" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_ODTCFG_WR_ODT_HOLD_SHIFT<sp/>(24U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2195" refid="hpm__ddrctl__regs_8h_1a7364c80f869e382123ae2eeb154be5b7" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_ODTCFG_WR_ODT_HOLD_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>DDRCTL_ODTCFG_WR_ODT_HOLD_SHIFT)<sp/>&amp;<sp/>DDRCTL_ODTCFG_WR_ODT_HOLD_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2196" refid="hpm__ddrctl__regs_8h_1a9d10704fb4e06dcc2e32882cdced7d56" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_ODTCFG_WR_ODT_HOLD_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_ODTCFG_WR_ODT_HOLD_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_ODTCFG_WR_ODT_HOLD_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2197"><highlight class="normal"></highlight></codeline>
<codeline lineno="2198"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="2199"><highlight class="comment"><sp/>*<sp/>WR_ODT_DELAY<sp/>(R/W)</highlight></codeline>
<codeline lineno="2200"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="2201"><highlight class="comment"><sp/>*<sp/>Description:<sp/>The<sp/>delay,<sp/>in<sp/>clock<sp/>cycles,<sp/>from<sp/>issuing<sp/>a<sp/>write<sp/>command<sp/>to<sp/>setting<sp/>ODT<sp/>values<sp/>associated<sp/>with<sp/>that<sp/>command.<sp/>ODT<sp/>setting<sp/>must<sp/>remain<sp/>constant<sp/>for<sp/>the<sp/>entire<sp/>time<sp/>that<sp/>DQS<sp/>is<sp/>driven<sp/>by<sp/>the<sp/>uMCTL2.<sp/>ODT<sp/>is<sp/>used<sp/>only<sp/>in<sp/>DDR2,<sp/>DDR3,<sp/>DDR4<sp/>and<sp/>LPDDR3<sp/>designs.</highlight></codeline>
<codeline lineno="2202"><highlight class="comment"><sp/>*<sp/>Recommended<sp/>values:</highlight></codeline>
<codeline lineno="2203"><highlight class="comment"><sp/>*<sp/>DDR2</highlight></codeline>
<codeline lineno="2204"><highlight class="comment"><sp/>*<sp/>If<sp/>(CWL<sp/>+<sp/>AL<sp/>&lt;<sp/>3),<sp/>then<sp/>0.</highlight></codeline>
<codeline lineno="2205"><highlight class="comment"><sp/>*<sp/>If<sp/>(CWL<sp/>+<sp/>AL<sp/>&gt;=<sp/>3),<sp/>then<sp/>(CWL<sp/>+<sp/>AL<sp/>-<sp/>3)<sp/>DDR3<sp/>-<sp/>0</highlight></codeline>
<codeline lineno="2206"><highlight class="comment"><sp/>*<sp/>DDR4<sp/>-<sp/>DFITMG1.dfi_t_cmd_lat<sp/>(to<sp/>adjust<sp/>for<sp/>CAL<sp/>mode)</highlight></codeline>
<codeline lineno="2207"><highlight class="comment"><sp/>*<sp/>LPDDR3<sp/>-<sp/>(CWL<sp/>-<sp/>RU(tODToffmax/tCK))</highlight></codeline>
<codeline lineno="2208"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0x0</highlight></codeline>
<codeline lineno="2209"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>Always</highlight></codeline>
<codeline lineno="2210"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2211" refid="hpm__ddrctl__regs_8h_1aeb4a764e6c771ceb5051d9e8cfdf6347" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_ODTCFG_WR_ODT_DELAY_MASK<sp/>(0x1F0000UL)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2212" refid="hpm__ddrctl__regs_8h_1a6363772ab5cb95c35c753a95226f9740" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_ODTCFG_WR_ODT_DELAY_SHIFT<sp/>(16U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2213" refid="hpm__ddrctl__regs_8h_1acddeac25b84fbb07dfb23034f8944b2b" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_ODTCFG_WR_ODT_DELAY_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>DDRCTL_ODTCFG_WR_ODT_DELAY_SHIFT)<sp/>&amp;<sp/>DDRCTL_ODTCFG_WR_ODT_DELAY_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2214" refid="hpm__ddrctl__regs_8h_1ac64a038c62e24c373e7d40f21a1daba8" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_ODTCFG_WR_ODT_DELAY_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_ODTCFG_WR_ODT_DELAY_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_ODTCFG_WR_ODT_DELAY_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2215"><highlight class="normal"></highlight></codeline>
<codeline lineno="2216"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="2217"><highlight class="comment"><sp/>*<sp/>RD_ODT_HOLD<sp/>(R/W)</highlight></codeline>
<codeline lineno="2218"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="2219"><highlight class="comment"><sp/>*<sp/>Description:<sp/>Cycles<sp/>to<sp/>hold<sp/>ODT<sp/>for<sp/>a<sp/>read<sp/>command.<sp/>The<sp/>minimum<sp/>supported<sp/>value<sp/>is<sp/>2.<sp/>Recommended<sp/>values:<sp/>DDR2/DDR3</highlight></codeline>
<codeline lineno="2220"><highlight class="comment"><sp/>*<sp/>BL8<sp/>-<sp/>0x6</highlight></codeline>
<codeline lineno="2221"><highlight class="comment"><sp/>*<sp/>BL4<sp/>-<sp/>0x4</highlight></codeline>
<codeline lineno="2222"><highlight class="comment"><sp/>*<sp/>DDR4<sp/>-<sp/>0x6,<sp/>but<sp/>needs<sp/>to<sp/>be<sp/>reduced<sp/>to<sp/>0x5<sp/>in<sp/>CAL<sp/>mode<sp/>to<sp/>avoid<sp/>overlap<sp/>of<sp/>read<sp/>and<sp/>write<sp/>ODT<sp/>LPDDR3<sp/>-<sp/>RU(tDQSCKmax/tCK)<sp/>+<sp/>4<sp/>+<sp/>1</highlight></codeline>
<codeline lineno="2223"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0x4</highlight></codeline>
<codeline lineno="2224"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>Always</highlight></codeline>
<codeline lineno="2225"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2226" refid="hpm__ddrctl__regs_8h_1ad82da7f748ee8ce78b4d7411eb1b2c08" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_ODTCFG_RD_ODT_HOLD_MASK<sp/>(0xF00U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2227" refid="hpm__ddrctl__regs_8h_1a457bd943624e28295ff7da5ebc7857b8" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_ODTCFG_RD_ODT_HOLD_SHIFT<sp/>(8U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2228" refid="hpm__ddrctl__regs_8h_1af7da7b027acb284e50c5b57f2a23b258" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_ODTCFG_RD_ODT_HOLD_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>DDRCTL_ODTCFG_RD_ODT_HOLD_SHIFT)<sp/>&amp;<sp/>DDRCTL_ODTCFG_RD_ODT_HOLD_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2229" refid="hpm__ddrctl__regs_8h_1a40d4d2a08a2f4722d8d73f468722c5e0" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_ODTCFG_RD_ODT_HOLD_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_ODTCFG_RD_ODT_HOLD_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_ODTCFG_RD_ODT_HOLD_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2230"><highlight class="normal"></highlight></codeline>
<codeline lineno="2231"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="2232"><highlight class="comment"><sp/>*<sp/>RD_ODT_DELAY<sp/>(R/W)</highlight></codeline>
<codeline lineno="2233"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="2234"><highlight class="comment"><sp/>*<sp/>Description:<sp/>The<sp/>delay,<sp/>in<sp/>clock<sp/>cycles,<sp/>from<sp/>issuing<sp/>a<sp/>read<sp/>command<sp/>to<sp/>setting<sp/>ODT<sp/>values<sp/>associated<sp/>with<sp/>that<sp/>command.<sp/>ODT<sp/>setting<sp/>must<sp/>remain<sp/>constant<sp/>for<sp/>the<sp/>entire<sp/>time<sp/>that<sp/>DQS<sp/>is<sp/>driven<sp/>by<sp/>the<sp/>uMCTL2.<sp/>ODT<sp/>is<sp/>used<sp/>only<sp/>in<sp/>DDR2,<sp/>DDR3,<sp/>DDR4<sp/>and<sp/>LPDDR3<sp/>designs.</highlight></codeline>
<codeline lineno="2235"><highlight class="comment"><sp/>*<sp/>Recommended<sp/>values:</highlight></codeline>
<codeline lineno="2236"><highlight class="comment"><sp/>*<sp/>DDR2</highlight></codeline>
<codeline lineno="2237"><highlight class="comment"><sp/>*<sp/>If<sp/>(CL<sp/>+<sp/>AL<sp/>&lt;<sp/>4),<sp/>then<sp/>0.</highlight></codeline>
<codeline lineno="2238"><highlight class="comment"><sp/>*<sp/>If<sp/>(CL<sp/>+<sp/>AL<sp/>&gt;=<sp/>4),<sp/>then<sp/>(CL<sp/>+<sp/>AL<sp/>-<sp/>4)<sp/>DDR3</highlight></codeline>
<codeline lineno="2239"><highlight class="comment"><sp/>*<sp/>(CL<sp/>-<sp/>CWL)<sp/>DDR4</highlight></codeline>
<codeline lineno="2240"><highlight class="comment"><sp/>*<sp/>If<sp/>CAL<sp/>mode<sp/>is<sp/>enabled,<sp/>CL<sp/>-<sp/>CWL<sp/>+<sp/>DFITMG1.dfi_t_cmd_lat</highlight></codeline>
<codeline lineno="2241"><highlight class="comment"><sp/>*<sp/>If<sp/>CAL<sp/>mode<sp/>is<sp/>not<sp/>enabled,<sp/>CL<sp/>-<sp/>CWL<sp/>-1,<sp/>or<sp/>0<sp/>if<sp/>CL<sp/>-<sp/>CWL<sp/>&lt;<sp/>1</highlight></codeline>
<codeline lineno="2242"><highlight class="comment"><sp/>*<sp/>LPDDR3,<sp/>MEMC_FREQ_RATIO=2</highlight></codeline>
<codeline lineno="2243"><highlight class="comment"><sp/>*<sp/>CL<sp/>-<sp/>RU(tODToffmax/tCK))<sp/>Value<sp/>After<sp/>Reset:<sp/>0x0<sp/>Exists:<sp/>Always</highlight></codeline>
<codeline lineno="2244"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2245" refid="hpm__ddrctl__regs_8h_1ad4bfacad6edd2b077abde2de5d6d53d3" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_ODTCFG_RD_ODT_DELAY_MASK<sp/>(0x7CU)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2246" refid="hpm__ddrctl__regs_8h_1ab17f13c89fdbfabbb774d86bd17f6cf2" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_ODTCFG_RD_ODT_DELAY_SHIFT<sp/>(2U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2247" refid="hpm__ddrctl__regs_8h_1a87f32168eb16b519df2828be198ef4f3" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_ODTCFG_RD_ODT_DELAY_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>DDRCTL_ODTCFG_RD_ODT_DELAY_SHIFT)<sp/>&amp;<sp/>DDRCTL_ODTCFG_RD_ODT_DELAY_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2248" refid="hpm__ddrctl__regs_8h_1a84b55038f250ff79caa484ebdac6854b" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_ODTCFG_RD_ODT_DELAY_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_ODTCFG_RD_ODT_DELAY_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_ODTCFG_RD_ODT_DELAY_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2249"><highlight class="normal"></highlight></codeline>
<codeline lineno="2250"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Bitfield<sp/>definition<sp/>for<sp/>register:<sp/>ODTMAP<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2251"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="2252"><highlight class="comment"><sp/>*<sp/>RANK1_RD_ODT<sp/>(R/W)</highlight></codeline>
<codeline lineno="2253"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="2254"><highlight class="comment"><sp/>*<sp/>Description:<sp/>Indicates<sp/>which<sp/>remote<sp/>ODTs<sp/>must<sp/>be<sp/>turned<sp/>on<sp/>during<sp/>a<sp/>read<sp/>from<sp/>rank<sp/>1.</highlight></codeline>
<codeline lineno="2255"><highlight class="comment"><sp/>*<sp/>Each<sp/>rank<sp/>has<sp/>a<sp/>remote<sp/>ODT<sp/>(in<sp/>the<sp/>SDRAM)<sp/>which<sp/>can<sp/>be<sp/>turned<sp/>on<sp/>by<sp/>setting<sp/>the<sp/>appropriate<sp/>bit<sp/>here.</highlight></codeline>
<codeline lineno="2256"><highlight class="comment"><sp/>*<sp/>Rank<sp/>0<sp/>is<sp/>controlled<sp/>by<sp/>the<sp/>LSB;<sp/>rank<sp/>1<sp/>is<sp/>controlled<sp/>by<sp/>bit<sp/>next<sp/>to<sp/>the<sp/>LSB,<sp/>etc.</highlight></codeline>
<codeline lineno="2257"><highlight class="comment"><sp/>*<sp/>For<sp/>each<sp/>rank,<sp/>set<sp/>its<sp/>bit<sp/>to<sp/>1<sp/>to<sp/>enable<sp/>its<sp/>ODT.</highlight></codeline>
<codeline lineno="2258"><highlight class="comment"><sp/>*<sp/>Present<sp/>only<sp/>in<sp/>configurations<sp/>that<sp/>have<sp/>2<sp/>or<sp/>more<sp/>ranks<sp/>Value<sp/>After<sp/>Reset:<sp/>&quot;(MEMC_NUM_RANKS&gt;1)<sp/>?<sp/>0x2<sp/>:<sp/>0x0&quot;<sp/>Exists:<sp/>MEMC_NUM_RANKS&gt;1</highlight></codeline>
<codeline lineno="2259"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2260" refid="hpm__ddrctl__regs_8h_1a2ad2fb5cb664b6cfe84e642cc87a14f3" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_ODTMAP_RANK1_RD_ODT_MASK<sp/>(0xF000U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2261" refid="hpm__ddrctl__regs_8h_1a9a37058b6adc63b872014304e7f83f67" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_ODTMAP_RANK1_RD_ODT_SHIFT<sp/>(12U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2262" refid="hpm__ddrctl__regs_8h_1a53d00e09b74f0b327cb67f02d05154ba" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_ODTMAP_RANK1_RD_ODT_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>DDRCTL_ODTMAP_RANK1_RD_ODT_SHIFT)<sp/>&amp;<sp/>DDRCTL_ODTMAP_RANK1_RD_ODT_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2263" refid="hpm__ddrctl__regs_8h_1ac64bb26c14efb3fcef6411e088162056" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_ODTMAP_RANK1_RD_ODT_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_ODTMAP_RANK1_RD_ODT_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_ODTMAP_RANK1_RD_ODT_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2264"><highlight class="normal"></highlight></codeline>
<codeline lineno="2265"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="2266"><highlight class="comment"><sp/>*<sp/>RANK1_WR_ODT<sp/>(R/W)</highlight></codeline>
<codeline lineno="2267"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="2268"><highlight class="comment"><sp/>*<sp/>Description:<sp/>Indicates<sp/>which<sp/>remote<sp/>ODTs<sp/>must<sp/>be<sp/>turned<sp/>on<sp/>during<sp/>a<sp/>write<sp/>to<sp/>rank<sp/>1.</highlight></codeline>
<codeline lineno="2269"><highlight class="comment"><sp/>*<sp/>Each<sp/>rank<sp/>has<sp/>a<sp/>remote<sp/>ODT<sp/>(in<sp/>the<sp/>SDRAM)<sp/>which<sp/>can<sp/>be<sp/>turned<sp/>on<sp/>by<sp/>setting<sp/>the<sp/>appropriate<sp/>bit<sp/>here.</highlight></codeline>
<codeline lineno="2270"><highlight class="comment"><sp/>*<sp/>Rank<sp/>0<sp/>is<sp/>controlled<sp/>by<sp/>the<sp/>LSB;<sp/>rank<sp/>1<sp/>is<sp/>controlled<sp/>by<sp/>bit<sp/>next<sp/>to<sp/>the<sp/>LSB,<sp/>etc.</highlight></codeline>
<codeline lineno="2271"><highlight class="comment"><sp/>*<sp/>For<sp/>each<sp/>rank,<sp/>set<sp/>its<sp/>bit<sp/>to<sp/>1<sp/>to<sp/>enable<sp/>its<sp/>ODT.</highlight></codeline>
<codeline lineno="2272"><highlight class="comment"><sp/>*<sp/>Present<sp/>only<sp/>in<sp/>configurations<sp/>that<sp/>have<sp/>2<sp/>or<sp/>more<sp/>ranks<sp/>Value<sp/>After<sp/>Reset:<sp/>&quot;(MEMC_NUM_RANKS&gt;1)<sp/>?<sp/>0x2<sp/>:<sp/>0x0&quot;<sp/>Exists:<sp/>MEMC_NUM_RANKS&gt;1</highlight></codeline>
<codeline lineno="2273"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2274" refid="hpm__ddrctl__regs_8h_1aaef65cebc6c6a011c6007a0b774ef379" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_ODTMAP_RANK1_WR_ODT_MASK<sp/>(0xF00U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2275" refid="hpm__ddrctl__regs_8h_1af262f311b5c481aa9f081dd8379c5d73" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_ODTMAP_RANK1_WR_ODT_SHIFT<sp/>(8U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2276" refid="hpm__ddrctl__regs_8h_1a178095650ce102b59e18c797e2cfa123" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_ODTMAP_RANK1_WR_ODT_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>DDRCTL_ODTMAP_RANK1_WR_ODT_SHIFT)<sp/>&amp;<sp/>DDRCTL_ODTMAP_RANK1_WR_ODT_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2277" refid="hpm__ddrctl__regs_8h_1aa8c4f2628bafda71712be9e6e47a6446" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_ODTMAP_RANK1_WR_ODT_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_ODTMAP_RANK1_WR_ODT_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_ODTMAP_RANK1_WR_ODT_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2278"><highlight class="normal"></highlight></codeline>
<codeline lineno="2279"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="2280"><highlight class="comment"><sp/>*<sp/>RANK0_RD_ODT<sp/>(R/W)</highlight></codeline>
<codeline lineno="2281"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="2282"><highlight class="comment"><sp/>*<sp/>Description:<sp/>Indicates<sp/>which<sp/>remote<sp/>ODTs<sp/>must<sp/>be<sp/>turned<sp/>on<sp/>during<sp/>a<sp/>read<sp/>from<sp/>rank<sp/>0.</highlight></codeline>
<codeline lineno="2283"><highlight class="comment"><sp/>*<sp/>Each<sp/>rank<sp/>has<sp/>a<sp/>remote<sp/>ODT<sp/>(in<sp/>the<sp/>SDRAM)<sp/>which<sp/>can<sp/>be<sp/>turned<sp/>on<sp/>by<sp/>setting<sp/>the<sp/>appropriate<sp/>bit<sp/>here.</highlight></codeline>
<codeline lineno="2284"><highlight class="comment"><sp/>*<sp/>Rank<sp/>0<sp/>is<sp/>controlled<sp/>by<sp/>the<sp/>LSB;<sp/>rank<sp/>1<sp/>is<sp/>controlled<sp/>by<sp/>bit<sp/>next<sp/>to<sp/>the<sp/>LSB,<sp/>etc.</highlight></codeline>
<codeline lineno="2285"><highlight class="comment"><sp/>*<sp/>For<sp/>each<sp/>rank,<sp/>set<sp/>its<sp/>bit<sp/>to<sp/>1<sp/>to<sp/>enable<sp/>its<sp/>ODT.</highlight></codeline>
<codeline lineno="2286"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0x1</highlight></codeline>
<codeline lineno="2287"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>Always</highlight></codeline>
<codeline lineno="2288"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2289" refid="hpm__ddrctl__regs_8h_1afad4bc5abb8f2aa3c000199c6b9e5a2a" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_ODTMAP_RANK0_RD_ODT_MASK<sp/>(0xF0U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2290" refid="hpm__ddrctl__regs_8h_1a18c53ef2935926688013e0bb548ed9f6" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_ODTMAP_RANK0_RD_ODT_SHIFT<sp/>(4U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2291" refid="hpm__ddrctl__regs_8h_1a62495327de7cfe90a0b3dc12ee7949ce" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_ODTMAP_RANK0_RD_ODT_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>DDRCTL_ODTMAP_RANK0_RD_ODT_SHIFT)<sp/>&amp;<sp/>DDRCTL_ODTMAP_RANK0_RD_ODT_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2292" refid="hpm__ddrctl__regs_8h_1a2368e3953a5d9b91f2b552a8e059f339" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_ODTMAP_RANK0_RD_ODT_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_ODTMAP_RANK0_RD_ODT_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_ODTMAP_RANK0_RD_ODT_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2293"><highlight class="normal"></highlight></codeline>
<codeline lineno="2294"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="2295"><highlight class="comment"><sp/>*<sp/>RANK0_WR_ODT<sp/>(R/W)</highlight></codeline>
<codeline lineno="2296"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="2297"><highlight class="comment"><sp/>*<sp/>Description:<sp/>Indicates<sp/>which<sp/>remote<sp/>ODTs<sp/>must<sp/>be<sp/>turned<sp/>on<sp/>during<sp/>a<sp/>write<sp/>to<sp/>rank<sp/>0.</highlight></codeline>
<codeline lineno="2298"><highlight class="comment"><sp/>*<sp/>Each<sp/>rank<sp/>has<sp/>a<sp/>remote<sp/>ODT<sp/>(in<sp/>the<sp/>SDRAM)<sp/>which<sp/>can<sp/>be<sp/>turned<sp/>on<sp/>by<sp/>setting<sp/>the<sp/>appropriate<sp/>bit<sp/>here.</highlight></codeline>
<codeline lineno="2299"><highlight class="comment"><sp/>*<sp/>Rank<sp/>0<sp/>is<sp/>controlled<sp/>by<sp/>the<sp/>LSB;<sp/>rank<sp/>1<sp/>is<sp/>controlled<sp/>by<sp/>bit<sp/>next<sp/>to<sp/>the<sp/>LSB,<sp/>etc.</highlight></codeline>
<codeline lineno="2300"><highlight class="comment"><sp/>*<sp/>For<sp/>each<sp/>rank,<sp/>set<sp/>its<sp/>bit<sp/>to<sp/>1<sp/>to<sp/>enable<sp/>its<sp/>ODT.</highlight></codeline>
<codeline lineno="2301"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0x1</highlight></codeline>
<codeline lineno="2302"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>Always</highlight></codeline>
<codeline lineno="2303"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2304" refid="hpm__ddrctl__regs_8h_1a239205491a89ae3ad8c3b087b52fb43e" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_ODTMAP_RANK0_WR_ODT_MASK<sp/>(0xFU)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2305" refid="hpm__ddrctl__regs_8h_1a92299275a1b75b578b2ad5a9623ee6f0" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_ODTMAP_RANK0_WR_ODT_SHIFT<sp/>(0U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2306" refid="hpm__ddrctl__regs_8h_1aba26a1b4de6f90a48fdd4ae91eea59cd" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_ODTMAP_RANK0_WR_ODT_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>DDRCTL_ODTMAP_RANK0_WR_ODT_SHIFT)<sp/>&amp;<sp/>DDRCTL_ODTMAP_RANK0_WR_ODT_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2307" refid="hpm__ddrctl__regs_8h_1ab69765f694cc61ac905af1845f15f1c3" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_ODTMAP_RANK0_WR_ODT_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_ODTMAP_RANK0_WR_ODT_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_ODTMAP_RANK0_WR_ODT_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2308"><highlight class="normal"></highlight></codeline>
<codeline lineno="2309"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Bitfield<sp/>definition<sp/>for<sp/>register:<sp/>SCHED<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2310"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="2311"><highlight class="comment"><sp/>*<sp/>RDWR_IDLE_GAP<sp/>(R/W)</highlight></codeline>
<codeline lineno="2312"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="2313"><highlight class="comment"><sp/>*<sp/>Description:<sp/>When<sp/>the<sp/>preferred<sp/>transaction<sp/>store<sp/>is<sp/>empty<sp/>for<sp/>these<sp/>many<sp/>clock<sp/>cycles,<sp/>switch<sp/>to<sp/>the<sp/>alternate<sp/>transaction<sp/>store<sp/>if<sp/>it<sp/>is<sp/>non-empty.</highlight></codeline>
<codeline lineno="2314"><highlight class="comment"><sp/>*<sp/>The<sp/>read<sp/>transaction<sp/>store<sp/>(both<sp/>high<sp/>and<sp/>low<sp/>priority)<sp/>is<sp/>the<sp/>default<sp/>preferred<sp/>transaction<sp/>store<sp/>and<sp/>the<sp/>write<sp/>transaction<sp/>store<sp/>is<sp/>the<sp/>alternative<sp/>store.</highlight></codeline>
<codeline lineno="2315"><highlight class="comment"><sp/>*<sp/>When<sp/>prefer<sp/>write<sp/>over<sp/>read<sp/>is<sp/>set<sp/>this<sp/>is<sp/>reversed.</highlight></codeline>
<codeline lineno="2316"><highlight class="comment"><sp/>*<sp/>0x0<sp/>is<sp/>a<sp/>legal<sp/>value<sp/>for<sp/>this<sp/>register.<sp/>When<sp/>set<sp/>to<sp/>0x0,<sp/>the<sp/>transaction<sp/>store<sp/>switching<sp/>will<sp/>happen<sp/>immediately<sp/>when<sp/>the<sp/>switching<sp/>conditions<sp/>become<sp/>true.</highlight></codeline>
<codeline lineno="2317"><highlight class="comment"><sp/>*<sp/>FOR<sp/>PERFORMANCE<sp/>ONLY</highlight></codeline>
<codeline lineno="2318"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0x0</highlight></codeline>
<codeline lineno="2319"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>Always</highlight></codeline>
<codeline lineno="2320"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2321" refid="hpm__ddrctl__regs_8h_1a490fea2a5a1ec69b0df6b4bdec04f729" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_SCHED_RDWR_IDLE_GAP_MASK<sp/>(0x7F000000UL)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2322" refid="hpm__ddrctl__regs_8h_1a097c9f52742343cfb3940383e845e671" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_SCHED_RDWR_IDLE_GAP_SHIFT<sp/>(24U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2323" refid="hpm__ddrctl__regs_8h_1a522966504d838f723d03f984ce22f210" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_SCHED_RDWR_IDLE_GAP_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>DDRCTL_SCHED_RDWR_IDLE_GAP_SHIFT)<sp/>&amp;<sp/>DDRCTL_SCHED_RDWR_IDLE_GAP_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2324" refid="hpm__ddrctl__regs_8h_1a77a90aa2bd287f892b150ce9cde9465b" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_SCHED_RDWR_IDLE_GAP_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_SCHED_RDWR_IDLE_GAP_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_SCHED_RDWR_IDLE_GAP_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2325"><highlight class="normal"></highlight></codeline>
<codeline lineno="2326"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="2327"><highlight class="comment"><sp/>*<sp/>GO2CRITICAL_HYSTERESIS<sp/>(R/W)</highlight></codeline>
<codeline lineno="2328"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="2329"><highlight class="comment"><sp/>*<sp/>Description:<sp/>UNUSED<sp/>Value<sp/>After<sp/>Reset:<sp/>0x0<sp/>Exists:<sp/>Always</highlight></codeline>
<codeline lineno="2330"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2331" refid="hpm__ddrctl__regs_8h_1a096036119de95bd903d40a5139765858" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_SCHED_GO2CRITICAL_HYSTERESIS_MASK<sp/>(0xFF0000UL)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2332" refid="hpm__ddrctl__regs_8h_1a9dc7e167fbee3b39136d5245a9d27ff5" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_SCHED_GO2CRITICAL_HYSTERESIS_SHIFT<sp/>(16U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2333" refid="hpm__ddrctl__regs_8h_1a7d0c3846fbe5cf1ac94fbe97cbc0db03" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_SCHED_GO2CRITICAL_HYSTERESIS_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>DDRCTL_SCHED_GO2CRITICAL_HYSTERESIS_SHIFT)<sp/>&amp;<sp/>DDRCTL_SCHED_GO2CRITICAL_HYSTERESIS_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2334" refid="hpm__ddrctl__regs_8h_1acacabda3fa5982262cf526596f08437f" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_SCHED_GO2CRITICAL_HYSTERESIS_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_SCHED_GO2CRITICAL_HYSTERESIS_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_SCHED_GO2CRITICAL_HYSTERESIS_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2335"><highlight class="normal"></highlight></codeline>
<codeline lineno="2336"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="2337"><highlight class="comment"><sp/>*<sp/>LPR_NUM_ENTRIES<sp/>(R/W)</highlight></codeline>
<codeline lineno="2338"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="2339"><highlight class="comment"><sp/>*<sp/>Description:<sp/>Number<sp/>of<sp/>entries<sp/>in<sp/>the<sp/>low<sp/>priority<sp/>transaction<sp/>store<sp/>is<sp/>this<sp/>value<sp/>+<sp/>1.</highlight></codeline>
<codeline lineno="2340"><highlight class="comment"><sp/>*<sp/>(MEMC_NO_OF_ENTRY<sp/>-<sp/>(SCHED.lpr_num_entries<sp/>+<sp/>1))<sp/>is<sp/>the<sp/>number<sp/>of<sp/>entries<sp/>available<sp/>for<sp/>the<sp/>high<sp/>priority<sp/>transaction<sp/>store.</highlight></codeline>
<codeline lineno="2341"><highlight class="comment"><sp/>*<sp/>Setting<sp/>this<sp/>to<sp/>maximum<sp/>value<sp/>allocates<sp/>all<sp/>entries<sp/>to<sp/>low<sp/>priority<sp/>transaction<sp/>store.</highlight></codeline>
<codeline lineno="2342"><highlight class="comment"><sp/>*<sp/>Setting<sp/>this<sp/>to<sp/>0<sp/>allocates<sp/>1<sp/>entry<sp/>to<sp/>low<sp/>priority<sp/>transaction<sp/>store<sp/>and<sp/>the<sp/>rest<sp/>to<sp/>high<sp/>priority<sp/>transaction<sp/>store.</highlight></codeline>
<codeline lineno="2343"><highlight class="comment"><sp/>*<sp/>Note:<sp/>In<sp/>ECC<sp/>configurations,<sp/>the<sp/>numbers<sp/>of<sp/>write<sp/>and<sp/>low<sp/>priority<sp/>read<sp/>credits<sp/>issued<sp/>is<sp/>one<sp/>less<sp/>than<sp/>in<sp/>the<sp/>non-ECC<sp/>case.<sp/>One<sp/>entry<sp/>each<sp/>is<sp/>reserved<sp/>in<sp/>the<sp/>write<sp/>and<sp/>low-<sp/>priority<sp/>read<sp/>CAMs<sp/>for<sp/>storing<sp/>the<sp/>RMW<sp/>requests<sp/>arising<sp/>out<sp/>of<sp/>single<sp/>bit<sp/>error<sp/>correction<sp/>RMW<sp/>operation.</highlight></codeline>
<codeline lineno="2344"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>&quot;MEMC_NO_OF_ENTRY/2&quot;</highlight></codeline>
<codeline lineno="2345"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>Always</highlight></codeline>
<codeline lineno="2346"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2347" refid="hpm__ddrctl__regs_8h_1a61d44d01355ee32371b3689e3b22ba6b" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_SCHED_LPR_NUM_ENTRIES_MASK<sp/>(0x3F00U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2348" refid="hpm__ddrctl__regs_8h_1ac9a7a7fb97def612d76924561effb5cb" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_SCHED_LPR_NUM_ENTRIES_SHIFT<sp/>(8U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2349" refid="hpm__ddrctl__regs_8h_1a94ca53a03de10976b588d7e13af20d33" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_SCHED_LPR_NUM_ENTRIES_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>DDRCTL_SCHED_LPR_NUM_ENTRIES_SHIFT)<sp/>&amp;<sp/>DDRCTL_SCHED_LPR_NUM_ENTRIES_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2350" refid="hpm__ddrctl__regs_8h_1a83be1bc99b3c513afa8489a618b5b42c" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_SCHED_LPR_NUM_ENTRIES_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_SCHED_LPR_NUM_ENTRIES_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_SCHED_LPR_NUM_ENTRIES_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2351"><highlight class="normal"></highlight></codeline>
<codeline lineno="2352"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="2353"><highlight class="comment"><sp/>*<sp/>PAGECLOSE<sp/>(R/W)</highlight></codeline>
<codeline lineno="2354"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="2355"><highlight class="comment"><sp/>*<sp/>Description:<sp/>If<sp/>true,<sp/>bank<sp/>is<sp/>kept<sp/>open<sp/>only<sp/>until<sp/>there<sp/>are<sp/>page<sp/>hit<sp/>transactions<sp/>available<sp/>in<sp/>the<sp/>CAM<sp/>to<sp/>that<sp/>bank.<sp/>The<sp/>last<sp/>read<sp/>or<sp/>write<sp/>command<sp/>in<sp/>the<sp/>CAM<sp/>with<sp/>a<sp/>bank<sp/>and<sp/>page<sp/>hit<sp/>will<sp/>be<sp/>executed<sp/>with<sp/>auto-precharge<sp/>if<sp/>SCHED1.pageclose_timer=0.<sp/>Even<sp/>if<sp/>this<sp/>register<sp/>set<sp/>to<sp/>1<sp/>and<sp/>SCHED1.pageclose_timer<sp/>is<sp/>set<sp/>to<sp/>0,<sp/>explicit<sp/>precharge<sp/>(and<sp/>not<sp/>auto-precharge)<sp/>may<sp/>be<sp/>issued<sp/>in<sp/>some<sp/>cases<sp/>where<sp/>there<sp/>is<sp/>a<sp/>mode<sp/>switch<sp/>between<sp/>Write<sp/>and<sp/>Read<sp/>or<sp/>between<sp/>LPR<sp/>and<sp/>HPR.<sp/>The<sp/>Read<sp/>and<sp/>Write<sp/>commands<sp/>that<sp/>are<sp/>executed<sp/>as<sp/>part<sp/>of<sp/>the<sp/>ECC<sp/>scrub<sp/>requests<sp/>are<sp/>also<sp/>executed<sp/>without<sp/>auto-precharge.<sp/>If<sp/>false,<sp/>the<sp/>bank<sp/>remains<sp/>open<sp/>until<sp/>there<sp/>is<sp/>a<sp/>need<sp/>to<sp/>close<sp/>it<sp/>(to<sp/>open<sp/>a<sp/>different<sp/>page,<sp/>or<sp/>for<sp/>page<sp/>timeout<sp/>or<sp/>refresh<sp/>timeout)<sp/>-<sp/>also<sp/>known<sp/>as<sp/>open<sp/>page<sp/>policy.<sp/>The<sp/>open<sp/>page<sp/>policy<sp/>can<sp/>be<sp/>overridden<sp/>by<sp/>setting<sp/>the<sp/>per-command-autopre<sp/>bit<sp/>on<sp/>the<sp/>HIF<sp/>interface<sp/>(co_ih_rxcmd_autopre).</highlight></codeline>
<codeline lineno="2356"><highlight class="comment"><sp/>*<sp/>The<sp/>pageclose<sp/>feature<sp/>provids<sp/>a<sp/>midway<sp/>between<sp/>Open<sp/>and<sp/>Close<sp/>page<sp/>policies.</highlight></codeline>
<codeline lineno="2357"><highlight class="comment"><sp/>*<sp/>FOR<sp/>PERFORMANCE<sp/>ONLY.</highlight></codeline>
<codeline lineno="2358"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0x1</highlight></codeline>
<codeline lineno="2359"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>Always</highlight></codeline>
<codeline lineno="2360"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2361" refid="hpm__ddrctl__regs_8h_1a95ec20c9c509ed43b6b1083d6f4db8d6" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_SCHED_PAGECLOSE_MASK<sp/>(0x4U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2362" refid="hpm__ddrctl__regs_8h_1ac99a8154291674ff4079db45877a8843" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_SCHED_PAGECLOSE_SHIFT<sp/>(2U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2363" refid="hpm__ddrctl__regs_8h_1ac9eb99bcd83a2b95ae484c5797c21066" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_SCHED_PAGECLOSE_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>DDRCTL_SCHED_PAGECLOSE_SHIFT)<sp/>&amp;<sp/>DDRCTL_SCHED_PAGECLOSE_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2364" refid="hpm__ddrctl__regs_8h_1a4dfb0723f1e1cea50b87f1e11f1f69f8" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_SCHED_PAGECLOSE_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_SCHED_PAGECLOSE_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_SCHED_PAGECLOSE_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2365"><highlight class="normal"></highlight></codeline>
<codeline lineno="2366"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="2367"><highlight class="comment"><sp/>*<sp/>PREFER_WRITE<sp/>(R/W)</highlight></codeline>
<codeline lineno="2368"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="2369"><highlight class="comment"><sp/>*<sp/>Description:<sp/>If<sp/>set<sp/>then<sp/>the<sp/>bank<sp/>selector<sp/>prefers<sp/>writes<sp/>over<sp/>reads.</highlight></codeline>
<codeline lineno="2370"><highlight class="comment"><sp/>*<sp/>FOR<sp/>DEBUG<sp/>ONLY.</highlight></codeline>
<codeline lineno="2371"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0x0</highlight></codeline>
<codeline lineno="2372"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>Always</highlight></codeline>
<codeline lineno="2373"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2374" refid="hpm__ddrctl__regs_8h_1a6426cb960bac689a9a69c3a119ae3a60" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_SCHED_PREFER_WRITE_MASK<sp/>(0x2U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2375" refid="hpm__ddrctl__regs_8h_1add670fdffbb80da1ab99b11765cca6ce" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_SCHED_PREFER_WRITE_SHIFT<sp/>(1U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2376" refid="hpm__ddrctl__regs_8h_1a82dc65c7f3f4722140f1fa2cac98c1b8" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_SCHED_PREFER_WRITE_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>DDRCTL_SCHED_PREFER_WRITE_SHIFT)<sp/>&amp;<sp/>DDRCTL_SCHED_PREFER_WRITE_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2377" refid="hpm__ddrctl__regs_8h_1a70d6f176bc8f180be1ea112567722b99" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_SCHED_PREFER_WRITE_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_SCHED_PREFER_WRITE_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_SCHED_PREFER_WRITE_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2378"><highlight class="normal"></highlight></codeline>
<codeline lineno="2379"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="2380"><highlight class="comment"><sp/>*<sp/>FORCE_LOW_PRI_N<sp/>(R/W)</highlight></codeline>
<codeline lineno="2381"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="2382"><highlight class="comment"><sp/>*<sp/>Description:<sp/>Active<sp/>low<sp/>signal.<sp/>When<sp/>asserted<sp/>(&apos;0&apos;),<sp/>all<sp/>incoming<sp/>transactions<sp/>are<sp/>forced<sp/>to<sp/>low<sp/>priority.<sp/>This<sp/>implies<sp/>that<sp/>all<sp/>High<sp/>Priority<sp/>Read<sp/>(HPR)<sp/>and<sp/>Variable<sp/>Priority<sp/>Read<sp/>commands<sp/>(VPR)<sp/>will<sp/>be<sp/>treated<sp/>as<sp/>Low<sp/>Priority<sp/>Read<sp/>(LPR)<sp/>commands.<sp/>On<sp/>the<sp/>write<sp/>side,<sp/>all<sp/>Variable<sp/>Priority<sp/>Write<sp/>(VPW)<sp/>commands<sp/>will<sp/>be<sp/>treated<sp/>as<sp/>Normal<sp/>Priority<sp/>Write<sp/>(NPW)<sp/>commands.<sp/>Forcing<sp/>the<sp/>incoming<sp/>transactions<sp/>to<sp/>low<sp/>priority<sp/>implicitly<sp/>turns<sp/>off<sp/>Bypass<sp/>path<sp/>for<sp/>read<sp/>commands.</highlight></codeline>
<codeline lineno="2383"><highlight class="comment"><sp/>*<sp/>FOR<sp/>PERFORMANCE<sp/>ONLY.</highlight></codeline>
<codeline lineno="2384"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0x1</highlight></codeline>
<codeline lineno="2385"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>Always</highlight></codeline>
<codeline lineno="2386"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2387" refid="hpm__ddrctl__regs_8h_1a36aead48556f070987bd8d8deca665a8" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_SCHED_FORCE_LOW_PRI_N_MASK<sp/>(0x1U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2388" refid="hpm__ddrctl__regs_8h_1a0d6db62220a77456cbf77c70053a2d4c" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_SCHED_FORCE_LOW_PRI_N_SHIFT<sp/>(0U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2389" refid="hpm__ddrctl__regs_8h_1aff4112dc7292b66f7464c006f91b19ae" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_SCHED_FORCE_LOW_PRI_N_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>DDRCTL_SCHED_FORCE_LOW_PRI_N_SHIFT)<sp/>&amp;<sp/>DDRCTL_SCHED_FORCE_LOW_PRI_N_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2390" refid="hpm__ddrctl__regs_8h_1af98414dca909efa2e1fcd351f4123eda" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_SCHED_FORCE_LOW_PRI_N_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_SCHED_FORCE_LOW_PRI_N_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_SCHED_FORCE_LOW_PRI_N_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2391"><highlight class="normal"></highlight></codeline>
<codeline lineno="2392"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Bitfield<sp/>definition<sp/>for<sp/>register:<sp/>SCHED1<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2393"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="2394"><highlight class="comment"><sp/>*<sp/>PAGECLOSE_TIMER<sp/>(R/W)</highlight></codeline>
<codeline lineno="2395"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="2396"><highlight class="comment"><sp/>*<sp/>Description:<sp/>This<sp/>field<sp/>works<sp/>in<sp/>conjunction<sp/>with<sp/>SCHED.pageclose.<sp/>It<sp/>only<sp/>has<sp/>meaning<sp/>if<sp/>SCHED.pageclose==1.</highlight></codeline>
<codeline lineno="2397"><highlight class="comment"><sp/>*<sp/>If<sp/>SCHED.pageclose==1<sp/>and<sp/>pageclose_timer==0,<sp/>then<sp/>an<sp/>auto-precharge<sp/>may<sp/>be<sp/>scheduled<sp/>for<sp/>last<sp/>read<sp/>or<sp/>write<sp/>command<sp/>in<sp/>the<sp/>CAM<sp/>with<sp/>a<sp/>bank<sp/>and<sp/>page<sp/>hit.<sp/>Note,<sp/>sometimes<sp/>an<sp/>explicit<sp/>precharge<sp/>is<sp/>scheduled<sp/>instead<sp/>of<sp/>the<sp/>auto-precharge.<sp/>See<sp/>SCHED.pageclose<sp/>for<sp/>details<sp/>of<sp/>when<sp/>this<sp/>may<sp/>happen.</highlight></codeline>
<codeline lineno="2398"><highlight class="comment"><sp/>*<sp/>If<sp/>SCHED.pageclose==1<sp/>and<sp/>pageclose_timer&gt;0,<sp/>then<sp/>an<sp/>auto-precharge<sp/>is<sp/>not<sp/>scheduled<sp/>for<sp/>last<sp/>read<sp/>or<sp/>write<sp/>command<sp/>in<sp/>the<sp/>CAM<sp/>with<sp/>a<sp/>bank<sp/>and<sp/>page<sp/>hit.<sp/>Instead,<sp/>a<sp/>timer<sp/>is<sp/>started,<sp/>with<sp/>pageclose_timer<sp/>as<sp/>the<sp/>initial<sp/>value.<sp/>There<sp/>is<sp/>a<sp/>timer<sp/>on<sp/>a<sp/>per<sp/>bank<sp/>basis.<sp/>The<sp/>timer<sp/>decrements<sp/>unless<sp/>the<sp/>next<sp/>read<sp/>or<sp/>write<sp/>in<sp/>the<sp/>CAM<sp/>to<sp/>a<sp/>bank<sp/>is<sp/>a<sp/>page<sp/>hit.<sp/>It<sp/>gets<sp/>reset<sp/>to<sp/>pageclose_timer<sp/>value<sp/>if<sp/>the<sp/>next<sp/>read<sp/>or<sp/>write<sp/>in<sp/>the<sp/>CAM<sp/>to<sp/>a<sp/>bank<sp/>is<sp/>a<sp/>page<sp/>hit.<sp/>Once<sp/>the<sp/>timer<sp/>has<sp/>reached<sp/>zero,<sp/>an<sp/>explcit<sp/>precharge<sp/>will<sp/>be<sp/>attempted<sp/>to<sp/>be<sp/>scheduled.</highlight></codeline>
<codeline lineno="2399"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0x0</highlight></codeline>
<codeline lineno="2400"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>Always</highlight></codeline>
<codeline lineno="2401"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2402" refid="hpm__ddrctl__regs_8h_1a018b01f3d563ce2dc0af0b4064458e8a" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_SCHED1_PAGECLOSE_TIMER_MASK<sp/>(0xFFU)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2403" refid="hpm__ddrctl__regs_8h_1a83968eb453b72291e272949f84e13876" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_SCHED1_PAGECLOSE_TIMER_SHIFT<sp/>(0U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2404" refid="hpm__ddrctl__regs_8h_1a105a5db94ee55e91181f59e24ad0ee38" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_SCHED1_PAGECLOSE_TIMER_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>DDRCTL_SCHED1_PAGECLOSE_TIMER_SHIFT)<sp/>&amp;<sp/>DDRCTL_SCHED1_PAGECLOSE_TIMER_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2405" refid="hpm__ddrctl__regs_8h_1ad56e8bee06b8305b35e8775dfd09360f" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_SCHED1_PAGECLOSE_TIMER_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_SCHED1_PAGECLOSE_TIMER_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_SCHED1_PAGECLOSE_TIMER_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2406"><highlight class="normal"></highlight></codeline>
<codeline lineno="2407"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Bitfield<sp/>definition<sp/>for<sp/>register:<sp/>PERFHPR1<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2408"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="2409"><highlight class="comment"><sp/>*<sp/>HPR_XACT_RUN_LENGTH<sp/>(R/W)</highlight></codeline>
<codeline lineno="2410"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="2411"><highlight class="comment"><sp/>*<sp/>Description:<sp/>Number<sp/>of<sp/>transactions<sp/>that<sp/>are<sp/>serviced<sp/>once<sp/>the<sp/>HPR<sp/>queue<sp/>goes<sp/>critical<sp/>is<sp/>the<sp/>smaller<sp/>of:</highlight></codeline>
<codeline lineno="2412"><highlight class="comment"><sp/>*<sp/>This<sp/>number</highlight></codeline>
<codeline lineno="2413"><highlight class="comment"><sp/>*<sp/>Number<sp/>of<sp/>transactions<sp/>available<sp/>Unit:<sp/>Transaction.</highlight></codeline>
<codeline lineno="2414"><highlight class="comment"><sp/>*<sp/>FOR<sp/>PERFORMANCE<sp/>ONLY.</highlight></codeline>
<codeline lineno="2415"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0xf</highlight></codeline>
<codeline lineno="2416"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>Always</highlight></codeline>
<codeline lineno="2417"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2418" refid="hpm__ddrctl__regs_8h_1ab4dd2cc431335905506f7eed726e8b64" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PERFHPR1_HPR_XACT_RUN_LENGTH_MASK<sp/>(0xFF000000UL)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2419" refid="hpm__ddrctl__regs_8h_1a4c240ff072e6167b5f247c0679f39f8e" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PERFHPR1_HPR_XACT_RUN_LENGTH_SHIFT<sp/>(24U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2420" refid="hpm__ddrctl__regs_8h_1af52d7b063494b716a310aff8b88837e5" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PERFHPR1_HPR_XACT_RUN_LENGTH_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>DDRCTL_PERFHPR1_HPR_XACT_RUN_LENGTH_SHIFT)<sp/>&amp;<sp/>DDRCTL_PERFHPR1_HPR_XACT_RUN_LENGTH_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2421" refid="hpm__ddrctl__regs_8h_1a4989fa9404d1bc3f3f0017fb64f1dfb2" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PERFHPR1_HPR_XACT_RUN_LENGTH_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_PERFHPR1_HPR_XACT_RUN_LENGTH_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_PERFHPR1_HPR_XACT_RUN_LENGTH_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2422"><highlight class="normal"></highlight></codeline>
<codeline lineno="2423"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="2424"><highlight class="comment"><sp/>*<sp/>HPR_MAX_STARVE<sp/>(R/W)</highlight></codeline>
<codeline lineno="2425"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="2426"><highlight class="comment"><sp/>*<sp/>Description:<sp/>Number<sp/>of<sp/>clocks<sp/>that<sp/>the<sp/>HPR<sp/>queue<sp/>can<sp/>be<sp/>starved<sp/>before<sp/>it<sp/>goes<sp/>critical.<sp/>The<sp/>minimum<sp/>valid<sp/>functional<sp/>value<sp/>for<sp/>this<sp/>register<sp/>is<sp/>0x1.<sp/>Programming<sp/>it<sp/>to<sp/>0x0<sp/>will<sp/>disable<sp/>the<sp/>starvation<sp/>functionality;<sp/>during<sp/>normal<sp/>operation,<sp/>this<sp/>function<sp/>should<sp/>not<sp/>be<sp/>disabled<sp/>as<sp/>it<sp/>will<sp/>cause<sp/>excessive<sp/>latencies.</highlight></codeline>
<codeline lineno="2427"><highlight class="comment"><sp/>*<sp/>Unit:<sp/>Clock<sp/>cycles.</highlight></codeline>
<codeline lineno="2428"><highlight class="comment"><sp/>*<sp/>FOR<sp/>PERFORMANCE<sp/>ONLY.</highlight></codeline>
<codeline lineno="2429"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0x1</highlight></codeline>
<codeline lineno="2430"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>Always</highlight></codeline>
<codeline lineno="2431"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2432" refid="hpm__ddrctl__regs_8h_1a6882ab5ed67957fa293621c7e4ae4dc4" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PERFHPR1_HPR_MAX_STARVE_MASK<sp/>(0xFFFFU)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2433" refid="hpm__ddrctl__regs_8h_1a971993234d9955d54d86b5245a4fac96" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PERFHPR1_HPR_MAX_STARVE_SHIFT<sp/>(0U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2434" refid="hpm__ddrctl__regs_8h_1a737d83251ed8f2677c3d16a92a5d7107" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PERFHPR1_HPR_MAX_STARVE_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>DDRCTL_PERFHPR1_HPR_MAX_STARVE_SHIFT)<sp/>&amp;<sp/>DDRCTL_PERFHPR1_HPR_MAX_STARVE_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2435" refid="hpm__ddrctl__regs_8h_1ad661a5cbb068f8a819665e1f71511dbd" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PERFHPR1_HPR_MAX_STARVE_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_PERFHPR1_HPR_MAX_STARVE_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_PERFHPR1_HPR_MAX_STARVE_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2436"><highlight class="normal"></highlight></codeline>
<codeline lineno="2437"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Bitfield<sp/>definition<sp/>for<sp/>register:<sp/>PERFLPR1<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2438"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="2439"><highlight class="comment"><sp/>*<sp/>LPR_XACT_RUN_LENGTH<sp/>(R/W)</highlight></codeline>
<codeline lineno="2440"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="2441"><highlight class="comment"><sp/>*<sp/>Description:<sp/>Number<sp/>of<sp/>transactions<sp/>that<sp/>are<sp/>serviced<sp/>once<sp/>the<sp/>LPR<sp/>queue<sp/>goes<sp/>critical<sp/>is<sp/>the<sp/>smaller<sp/>of:</highlight></codeline>
<codeline lineno="2442"><highlight class="comment"><sp/>*<sp/>This<sp/>number</highlight></codeline>
<codeline lineno="2443"><highlight class="comment"><sp/>*<sp/>Number<sp/>of<sp/>transactions<sp/>available.<sp/>Unit:<sp/>Transaction.</highlight></codeline>
<codeline lineno="2444"><highlight class="comment"><sp/>*<sp/>FOR<sp/>PERFORMANCE<sp/>ONLY.</highlight></codeline>
<codeline lineno="2445"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0xf</highlight></codeline>
<codeline lineno="2446"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>Always</highlight></codeline>
<codeline lineno="2447"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2448" refid="hpm__ddrctl__regs_8h_1a310830180267e9e109658254e17e58ba" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PERFLPR1_LPR_XACT_RUN_LENGTH_MASK<sp/>(0xFF000000UL)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2449" refid="hpm__ddrctl__regs_8h_1a0d76079563918a9ebeaa742febd9d0c1" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PERFLPR1_LPR_XACT_RUN_LENGTH_SHIFT<sp/>(24U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2450" refid="hpm__ddrctl__regs_8h_1ac52ea0776857ec267bdfa33adf4f2554" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PERFLPR1_LPR_XACT_RUN_LENGTH_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>DDRCTL_PERFLPR1_LPR_XACT_RUN_LENGTH_SHIFT)<sp/>&amp;<sp/>DDRCTL_PERFLPR1_LPR_XACT_RUN_LENGTH_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2451" refid="hpm__ddrctl__regs_8h_1a6514f680910d280d401906bf7e373f74" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PERFLPR1_LPR_XACT_RUN_LENGTH_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_PERFLPR1_LPR_XACT_RUN_LENGTH_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_PERFLPR1_LPR_XACT_RUN_LENGTH_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2452"><highlight class="normal"></highlight></codeline>
<codeline lineno="2453"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="2454"><highlight class="comment"><sp/>*<sp/>LPR_MAX_STARVE<sp/>(R/W)</highlight></codeline>
<codeline lineno="2455"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="2456"><highlight class="comment"><sp/>*<sp/>Description:<sp/>Number<sp/>of<sp/>clocks<sp/>that<sp/>the<sp/>LPR<sp/>queue<sp/>can<sp/>be<sp/>starved<sp/>before<sp/>it<sp/>goes<sp/>critical.<sp/>The<sp/>minimum<sp/>valid<sp/>functional<sp/>value<sp/>for<sp/>this<sp/>register<sp/>is<sp/>0x1.<sp/>Programming<sp/>it<sp/>to<sp/>0x0<sp/>will<sp/>disable<sp/>the<sp/>starvation<sp/>functionality;<sp/>during<sp/>normal<sp/>operation,<sp/>this<sp/>function<sp/>should<sp/>not<sp/>be<sp/>disabled<sp/>as<sp/>it<sp/>will<sp/>cause<sp/>excessive<sp/>latencies.</highlight></codeline>
<codeline lineno="2457"><highlight class="comment"><sp/>*<sp/>Unit:<sp/>Clock<sp/>cycles.</highlight></codeline>
<codeline lineno="2458"><highlight class="comment"><sp/>*<sp/>FOR<sp/>PERFORMANCE<sp/>ONLY.</highlight></codeline>
<codeline lineno="2459"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0x7f</highlight></codeline>
<codeline lineno="2460"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>Always</highlight></codeline>
<codeline lineno="2461"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2462" refid="hpm__ddrctl__regs_8h_1ad87a7768814cb8a140b9e09ccacba5d9" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PERFLPR1_LPR_MAX_STARVE_MASK<sp/>(0xFFFFU)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2463" refid="hpm__ddrctl__regs_8h_1a1617e31bece3114fa5465a18409fd5ea" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PERFLPR1_LPR_MAX_STARVE_SHIFT<sp/>(0U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2464" refid="hpm__ddrctl__regs_8h_1afb63614eadae34fbd68af2d513c2ed93" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PERFLPR1_LPR_MAX_STARVE_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>DDRCTL_PERFLPR1_LPR_MAX_STARVE_SHIFT)<sp/>&amp;<sp/>DDRCTL_PERFLPR1_LPR_MAX_STARVE_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2465" refid="hpm__ddrctl__regs_8h_1aba87421f015b35efb097c7ab140aa068" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PERFLPR1_LPR_MAX_STARVE_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_PERFLPR1_LPR_MAX_STARVE_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_PERFLPR1_LPR_MAX_STARVE_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2466"><highlight class="normal"></highlight></codeline>
<codeline lineno="2467"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Bitfield<sp/>definition<sp/>for<sp/>register:<sp/>PERFWR1<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2468"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="2469"><highlight class="comment"><sp/>*<sp/>W_XACT_RUN_LENGTH<sp/>(R/W)</highlight></codeline>
<codeline lineno="2470"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="2471"><highlight class="comment"><sp/>*<sp/>Description:<sp/>Number<sp/>of<sp/>transactions<sp/>that<sp/>are<sp/>serviced<sp/>once<sp/>the<sp/>WR<sp/>queue<sp/>goes<sp/>critical<sp/>is<sp/>the<sp/>smaller<sp/>of:</highlight></codeline>
<codeline lineno="2472"><highlight class="comment"><sp/>*<sp/>This<sp/>number</highlight></codeline>
<codeline lineno="2473"><highlight class="comment"><sp/>*<sp/>Number<sp/>of<sp/>transactions<sp/>available.<sp/>Unit:<sp/>Transaction.</highlight></codeline>
<codeline lineno="2474"><highlight class="comment"><sp/>*<sp/>FOR<sp/>PERFORMANCE<sp/>ONLY.</highlight></codeline>
<codeline lineno="2475"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0xf</highlight></codeline>
<codeline lineno="2476"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>Always</highlight></codeline>
<codeline lineno="2477"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2478" refid="hpm__ddrctl__regs_8h_1a9858f9f8c98bc72b6b3353d4971a450e" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PERFWR1_W_XACT_RUN_LENGTH_MASK<sp/>(0xFF000000UL)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2479" refid="hpm__ddrctl__regs_8h_1a7205b10a28110c3eb562186c4ae82758" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PERFWR1_W_XACT_RUN_LENGTH_SHIFT<sp/>(24U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2480" refid="hpm__ddrctl__regs_8h_1a78a4cde8c984ac1bd95e617e27d2abaa" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PERFWR1_W_XACT_RUN_LENGTH_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>DDRCTL_PERFWR1_W_XACT_RUN_LENGTH_SHIFT)<sp/>&amp;<sp/>DDRCTL_PERFWR1_W_XACT_RUN_LENGTH_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2481" refid="hpm__ddrctl__regs_8h_1a163474bfe1d912bd08c3c6cb72e6f697" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PERFWR1_W_XACT_RUN_LENGTH_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_PERFWR1_W_XACT_RUN_LENGTH_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_PERFWR1_W_XACT_RUN_LENGTH_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2482"><highlight class="normal"></highlight></codeline>
<codeline lineno="2483"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="2484"><highlight class="comment"><sp/>*<sp/>W_MAX_STARVE<sp/>(R/W)</highlight></codeline>
<codeline lineno="2485"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="2486"><highlight class="comment"><sp/>*<sp/>Description:<sp/>Number<sp/>of<sp/>clocks<sp/>that<sp/>the<sp/>WR<sp/>queue<sp/>can<sp/>be<sp/>starved<sp/>before<sp/>it<sp/>goes<sp/>critical.<sp/>The<sp/>minimum<sp/>valid<sp/>functional<sp/>value<sp/>for<sp/>this<sp/>register<sp/>is<sp/>0x1.<sp/>Programming<sp/>it<sp/>to<sp/>0x0<sp/>will<sp/>disable<sp/>the<sp/>starvation<sp/>functionality;<sp/>during<sp/>normal<sp/>operation,<sp/>this<sp/>function<sp/>should<sp/>not<sp/>be<sp/>disabled<sp/>as<sp/>it<sp/>will<sp/>cause<sp/>excessive<sp/>latencies.</highlight></codeline>
<codeline lineno="2487"><highlight class="comment"><sp/>*<sp/>Unit:<sp/>Clock<sp/>cycles.</highlight></codeline>
<codeline lineno="2488"><highlight class="comment"><sp/>*<sp/>FOR<sp/>PERFORMANCE<sp/>ONLY.</highlight></codeline>
<codeline lineno="2489"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0x7f</highlight></codeline>
<codeline lineno="2490"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>Always</highlight></codeline>
<codeline lineno="2491"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2492" refid="hpm__ddrctl__regs_8h_1ac8850f4fed3b71774d549fab63adf5a4" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PERFWR1_W_MAX_STARVE_MASK<sp/>(0xFFFFU)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2493" refid="hpm__ddrctl__regs_8h_1a7c3f3d87fb88ee4d6d51b22a4bd742eb" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PERFWR1_W_MAX_STARVE_SHIFT<sp/>(0U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2494" refid="hpm__ddrctl__regs_8h_1a7be310b803fe5387cf75768b12876182" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PERFWR1_W_MAX_STARVE_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>DDRCTL_PERFWR1_W_MAX_STARVE_SHIFT)<sp/>&amp;<sp/>DDRCTL_PERFWR1_W_MAX_STARVE_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2495" refid="hpm__ddrctl__regs_8h_1a72df38a4b9e4d49e2f70eba87c7373ea" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PERFWR1_W_MAX_STARVE_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_PERFWR1_W_MAX_STARVE_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_PERFWR1_W_MAX_STARVE_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2496"><highlight class="normal"></highlight></codeline>
<codeline lineno="2497"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Bitfield<sp/>definition<sp/>for<sp/>register:<sp/>PERFVPR1<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2498"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="2499"><highlight class="comment"><sp/>*<sp/>VPR_TIMEOUT_RANGE<sp/>(R/W)</highlight></codeline>
<codeline lineno="2500"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="2501"><highlight class="comment"><sp/>*<sp/>Description:<sp/>Indicates<sp/>the<sp/>range<sp/>of<sp/>the<sp/>timeout<sp/>value<sp/>that<sp/>is<sp/>used<sp/>for<sp/>grouping<sp/>the<sp/>expired<sp/>VPR<sp/>commands<sp/>in<sp/>the<sp/>CAM<sp/>in<sp/>DDRC.<sp/>For<sp/>example,<sp/>if<sp/>the<sp/>register<sp/>value<sp/>is<sp/>set<sp/>to<sp/>0xF,<sp/>then<sp/>the<sp/>priorities<sp/>of<sp/>all<sp/>the<sp/>VPR<sp/>commands<sp/>whose<sp/>timeout<sp/>counters<sp/>are<sp/>15<sp/>or<sp/>below<sp/>will<sp/>be<sp/>considered<sp/>as<sp/>expired-VPR<sp/>commands<sp/>when<sp/>the<sp/>timeout<sp/>value<sp/>of<sp/>any<sp/>of<sp/>the<sp/>VPR<sp/>commands<sp/>reach<sp/>0.<sp/>The<sp/>expired-VPR<sp/>commands,<sp/>when<sp/>present,<sp/>are<sp/>given<sp/>higher<sp/>priority<sp/>than<sp/>HPR<sp/>commands.<sp/>The<sp/>VPR<sp/>commands<sp/>are<sp/>expected<sp/>to<sp/>consist<sp/>of<sp/>largely<sp/>page<sp/>hit<sp/>traffic<sp/>and<sp/>by<sp/>grouping<sp/>them<sp/>together<sp/>the<sp/>bus<sp/>utilization<sp/>is<sp/>expected<sp/>to<sp/>increase.<sp/>This<sp/>register<sp/>applies<sp/>to<sp/>transactions<sp/>inside<sp/>the<sp/>DDRC<sp/>only.</highlight></codeline>
<codeline lineno="2502"><highlight class="comment"><sp/>*<sp/>The<sp/>Max<sp/>value<sp/>for<sp/>this<sp/>register<sp/>is<sp/>0x7FF<sp/>and<sp/>the<sp/>Min<sp/>value<sp/>is<sp/>0x0.</highlight></codeline>
<codeline lineno="2503"><highlight class="comment"><sp/>*<sp/>When<sp/>programmed<sp/>to<sp/>the<sp/>Max<sp/>value<sp/>of<sp/>0x7FF,<sp/>all<sp/>the<sp/>VPR<sp/>commands<sp/>that<sp/>come<sp/>in<sp/>to<sp/>DDRC<sp/>will<sp/>time-out<sp/>right-away<sp/>and<sp/>will<sp/>be<sp/>considered<sp/>as<sp/>expired-VPR.</highlight></codeline>
<codeline lineno="2504"><highlight class="comment"><sp/>*<sp/>When<sp/>programmed<sp/>to<sp/>the<sp/>Min<sp/>value<sp/>of<sp/>0x0,<sp/>the<sp/>timer<sp/>of<sp/>each<sp/>command<sp/>would<sp/>have<sp/>to<sp/>reach<sp/>a<sp/>value<sp/>of<sp/>0<sp/>before<sp/>it<sp/>will<sp/>be<sp/>considered<sp/>as<sp/>expired-VPR.</highlight></codeline>
<codeline lineno="2505"><highlight class="comment"><sp/>*<sp/>Unit:<sp/>Clock<sp/>cycles.</highlight></codeline>
<codeline lineno="2506"><highlight class="comment"><sp/>*<sp/>FOR<sp/>PERFORMANCE<sp/>ONLY.</highlight></codeline>
<codeline lineno="2507"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0x0</highlight></codeline>
<codeline lineno="2508"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>UMCTL2_VPR_EN==1</highlight></codeline>
<codeline lineno="2509"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2510" refid="hpm__ddrctl__regs_8h_1a470d8492dbc0573670a228dd97d9baf9" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PERFVPR1_VPR_TIMEOUT_RANGE_MASK<sp/>(0x7FFU)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2511" refid="hpm__ddrctl__regs_8h_1a1a58fdbbf7e1a42a9fd1072101b40c3b" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PERFVPR1_VPR_TIMEOUT_RANGE_SHIFT<sp/>(0U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2512" refid="hpm__ddrctl__regs_8h_1a5b4a0dc4de62ca230087670d688e9c67" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PERFVPR1_VPR_TIMEOUT_RANGE_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>DDRCTL_PERFVPR1_VPR_TIMEOUT_RANGE_SHIFT)<sp/>&amp;<sp/>DDRCTL_PERFVPR1_VPR_TIMEOUT_RANGE_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2513" refid="hpm__ddrctl__regs_8h_1a97cdd119fb0e4b0d067d0d0e20d6f949" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PERFVPR1_VPR_TIMEOUT_RANGE_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_PERFVPR1_VPR_TIMEOUT_RANGE_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_PERFVPR1_VPR_TIMEOUT_RANGE_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2514"><highlight class="normal"></highlight></codeline>
<codeline lineno="2515"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Bitfield<sp/>definition<sp/>for<sp/>register:<sp/>PERFVPW1<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2516"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="2517"><highlight class="comment"><sp/>*<sp/>VPW_TIMEOUT_RANGE<sp/>(R/W)</highlight></codeline>
<codeline lineno="2518"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="2519"><highlight class="comment"><sp/>*<sp/>Description:<sp/>Indicates<sp/>the<sp/>range<sp/>of<sp/>the<sp/>timeout<sp/>value<sp/>that<sp/>is<sp/>used<sp/>for<sp/>grouping<sp/>the<sp/>expired<sp/>VPW<sp/>commands<sp/>in<sp/>the<sp/>CAM<sp/>in<sp/>DDRC.<sp/>For<sp/>example,<sp/>if<sp/>the<sp/>register<sp/>value<sp/>is<sp/>set<sp/>to<sp/>0xF,<sp/>then<sp/>the<sp/>priorities<sp/>of<sp/>all<sp/>the<sp/>VPW<sp/>commands<sp/>whose<sp/>timeout<sp/>counters<sp/>are<sp/>15<sp/>or<sp/>below<sp/>will<sp/>be<sp/>considered<sp/>as<sp/>expired-VPW<sp/>commands<sp/>when<sp/>the<sp/>timeout<sp/>value<sp/>of<sp/>any<sp/>of<sp/>the<sp/>VPW<sp/>commands<sp/>reach<sp/>0.<sp/>The<sp/>expired-VPW<sp/>commands,<sp/>when<sp/>present,<sp/>are<sp/>given<sp/>higher<sp/>priority<sp/>than<sp/>normal<sp/>Write<sp/>commands.<sp/>The<sp/>VPW<sp/>commands<sp/>are<sp/>expected<sp/>to<sp/>consist<sp/>of<sp/>largely<sp/>page<sp/>hit<sp/>traffic<sp/>and<sp/>by<sp/>grouping<sp/>them<sp/>together<sp/>the<sp/>bus<sp/>utilization<sp/>is<sp/>expected<sp/>to<sp/>increase.<sp/>This<sp/>register<sp/>applies<sp/>to<sp/>transactions<sp/>inside<sp/>the<sp/>DDRC<sp/>only.</highlight></codeline>
<codeline lineno="2520"><highlight class="comment"><sp/>*<sp/>The<sp/>Max<sp/>value<sp/>for<sp/>this<sp/>register<sp/>is<sp/>0x7FF<sp/>and<sp/>the<sp/>Min<sp/>value<sp/>is<sp/>0x0.</highlight></codeline>
<codeline lineno="2521"><highlight class="comment"><sp/>*<sp/>When<sp/>programmed<sp/>to<sp/>the<sp/>Max<sp/>value<sp/>of<sp/>0x7FF,<sp/>all<sp/>the<sp/>VPW<sp/>commands<sp/>that<sp/>come<sp/>in<sp/>to<sp/>DDRC<sp/>will<sp/>time-out<sp/>right-away<sp/>and<sp/>will<sp/>be<sp/>considered<sp/>as<sp/>expired-VPW.</highlight></codeline>
<codeline lineno="2522"><highlight class="comment"><sp/>*<sp/>When<sp/>programmed<sp/>to<sp/>the<sp/>Min<sp/>value<sp/>of<sp/>0x0,<sp/>the<sp/>timer<sp/>of<sp/>each<sp/>command<sp/>would<sp/>have<sp/>to<sp/>reach<sp/>a<sp/>value<sp/>of<sp/>0<sp/>before<sp/>it<sp/>will<sp/>be<sp/>considered<sp/>as<sp/>expired-VPW.</highlight></codeline>
<codeline lineno="2523"><highlight class="comment"><sp/>*<sp/>Unit:<sp/>Clock<sp/>cycles.</highlight></codeline>
<codeline lineno="2524"><highlight class="comment"><sp/>*<sp/>FOR<sp/>PERFORMANCE<sp/>ONLY.</highlight></codeline>
<codeline lineno="2525"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0x0</highlight></codeline>
<codeline lineno="2526"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>UMCTL2_VPW_EN==1</highlight></codeline>
<codeline lineno="2527"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2528" refid="hpm__ddrctl__regs_8h_1ac6ae4ce47be0d93b24e7a1a7f9c69e75" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PERFVPW1_VPW_TIMEOUT_RANGE_MASK<sp/>(0x7FFU)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2529" refid="hpm__ddrctl__regs_8h_1a4d4e83ee25a1a7b9d208287dcb68c60b" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PERFVPW1_VPW_TIMEOUT_RANGE_SHIFT<sp/>(0U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2530" refid="hpm__ddrctl__regs_8h_1a60928852bd0cbb47b285911697d3f613" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PERFVPW1_VPW_TIMEOUT_RANGE_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>DDRCTL_PERFVPW1_VPW_TIMEOUT_RANGE_SHIFT)<sp/>&amp;<sp/>DDRCTL_PERFVPW1_VPW_TIMEOUT_RANGE_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2531" refid="hpm__ddrctl__regs_8h_1a64a178fa46d2bcd306d5103579d5d8e0" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PERFVPW1_VPW_TIMEOUT_RANGE_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_PERFVPW1_VPW_TIMEOUT_RANGE_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_PERFVPW1_VPW_TIMEOUT_RANGE_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2532"><highlight class="normal"></highlight></codeline>
<codeline lineno="2533"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Bitfield<sp/>definition<sp/>for<sp/>register:<sp/>DBG0<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2534"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="2535"><highlight class="comment"><sp/>*<sp/>DIS_COLLISION_PAGE_OPT<sp/>(R/W)</highlight></codeline>
<codeline lineno="2536"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="2537"><highlight class="comment"><sp/>*<sp/>Description:<sp/>When<sp/>this<sp/>is<sp/>set<sp/>to<sp/>&apos;0&apos;,<sp/>auto-precharge<sp/>is<sp/>disabled<sp/>for<sp/>the<sp/>flushed<sp/>command<sp/>in<sp/>a<sp/>collision<sp/>case.<sp/>Collision<sp/>cases<sp/>are<sp/>write<sp/>followed<sp/>by<sp/>read<sp/>to<sp/>same<sp/>address,<sp/>read<sp/>followed<sp/>by<sp/>write<sp/>to<sp/>same<sp/>address,<sp/>or<sp/>write<sp/>followed<sp/>by<sp/>write<sp/>to<sp/>same<sp/>address<sp/>with<sp/>DBG0.dis_wc<sp/>bit<sp/>=<sp/>1<sp/>(where<sp/>same<sp/>address<sp/>comparisons<sp/>exclude<sp/>the<sp/>two<sp/>address<sp/>bits<sp/>representing<sp/>critical<sp/>word).</highlight></codeline>
<codeline lineno="2538"><highlight class="comment"><sp/>*<sp/>FOR<sp/>DEBUG<sp/>ONLY.</highlight></codeline>
<codeline lineno="2539"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0x0</highlight></codeline>
<codeline lineno="2540"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>Always</highlight></codeline>
<codeline lineno="2541"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2542" refid="hpm__ddrctl__regs_8h_1a831c13dc1d2943988b0767d60935092a" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DBG0_DIS_COLLISION_PAGE_OPT_MASK<sp/>(0x10U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2543" refid="hpm__ddrctl__regs_8h_1a4773a5511fbce98a79ffe3793c29ac71" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DBG0_DIS_COLLISION_PAGE_OPT_SHIFT<sp/>(4U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2544" refid="hpm__ddrctl__regs_8h_1a19d5dbd9d4246341aa007cdbb2564e23" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DBG0_DIS_COLLISION_PAGE_OPT_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>DDRCTL_DBG0_DIS_COLLISION_PAGE_OPT_SHIFT)<sp/>&amp;<sp/>DDRCTL_DBG0_DIS_COLLISION_PAGE_OPT_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2545" refid="hpm__ddrctl__regs_8h_1a9bdc1a57bfbf133843ce68d14b05c32a" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DBG0_DIS_COLLISION_PAGE_OPT_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_DBG0_DIS_COLLISION_PAGE_OPT_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_DBG0_DIS_COLLISION_PAGE_OPT_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2546"><highlight class="normal"></highlight></codeline>
<codeline lineno="2547"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="2548"><highlight class="comment"><sp/>*<sp/>DIS_ACT_BYPASS<sp/>(R/W)</highlight></codeline>
<codeline lineno="2549"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="2550"><highlight class="comment"><sp/>*<sp/>Description:<sp/>Only<sp/>present<sp/>in<sp/>designs<sp/>supporting<sp/>activate<sp/>bypass.</highlight></codeline>
<codeline lineno="2551"><highlight class="comment"><sp/>*<sp/>When<sp/>1,<sp/>disable<sp/>bypass<sp/>path<sp/>for<sp/>high<sp/>priority<sp/>read<sp/>activates<sp/>FOR<sp/>DEBUG<sp/>ONLY.</highlight></codeline>
<codeline lineno="2552"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0x0</highlight></codeline>
<codeline lineno="2553"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>MEMC_BYPASS==1</highlight></codeline>
<codeline lineno="2554"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2555" refid="hpm__ddrctl__regs_8h_1a7b5c1190014c2d438ab7c23956286ce9" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DBG0_DIS_ACT_BYPASS_MASK<sp/>(0x4U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2556" refid="hpm__ddrctl__regs_8h_1a709d79d87e6a3fb2f86763963f572e88" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DBG0_DIS_ACT_BYPASS_SHIFT<sp/>(2U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2557" refid="hpm__ddrctl__regs_8h_1add8af7727402ea75e1c321de26e5a11f" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DBG0_DIS_ACT_BYPASS_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>DDRCTL_DBG0_DIS_ACT_BYPASS_SHIFT)<sp/>&amp;<sp/>DDRCTL_DBG0_DIS_ACT_BYPASS_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2558" refid="hpm__ddrctl__regs_8h_1a90d91f57fdf3c880d5d935800b625b7e" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DBG0_DIS_ACT_BYPASS_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_DBG0_DIS_ACT_BYPASS_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_DBG0_DIS_ACT_BYPASS_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2559"><highlight class="normal"></highlight></codeline>
<codeline lineno="2560"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="2561"><highlight class="comment"><sp/>*<sp/>DIS_RD_BYPASS<sp/>(R/W)</highlight></codeline>
<codeline lineno="2562"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="2563"><highlight class="comment"><sp/>*<sp/>Description:<sp/>Only<sp/>present<sp/>in<sp/>designs<sp/>supporting<sp/>read<sp/>bypass.</highlight></codeline>
<codeline lineno="2564"><highlight class="comment"><sp/>*<sp/>When<sp/>1,<sp/>disable<sp/>bypass<sp/>path<sp/>for<sp/>high<sp/>priority<sp/>read<sp/>page<sp/>hits<sp/>FOR<sp/>DEBUG<sp/>ONLY.</highlight></codeline>
<codeline lineno="2565"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0x0</highlight></codeline>
<codeline lineno="2566"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>MEMC_BYPASS==1</highlight></codeline>
<codeline lineno="2567"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2568" refid="hpm__ddrctl__regs_8h_1a5d3bdb2d00b2fc2d74819ba740615f40" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DBG0_DIS_RD_BYPASS_MASK<sp/>(0x2U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2569" refid="hpm__ddrctl__regs_8h_1aa76a777bbe39d98869c069549ec77ffc" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DBG0_DIS_RD_BYPASS_SHIFT<sp/>(1U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2570" refid="hpm__ddrctl__regs_8h_1a3edd3e506a6b347364fc18d21b12bbbb" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DBG0_DIS_RD_BYPASS_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>DDRCTL_DBG0_DIS_RD_BYPASS_SHIFT)<sp/>&amp;<sp/>DDRCTL_DBG0_DIS_RD_BYPASS_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2571" refid="hpm__ddrctl__regs_8h_1a7e5b3d6ffcf802bce35c1d019d16ebc1" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DBG0_DIS_RD_BYPASS_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_DBG0_DIS_RD_BYPASS_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_DBG0_DIS_RD_BYPASS_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2572"><highlight class="normal"></highlight></codeline>
<codeline lineno="2573"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="2574"><highlight class="comment"><sp/>*<sp/>DIS_WC<sp/>(R/W)</highlight></codeline>
<codeline lineno="2575"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="2576"><highlight class="comment"><sp/>*<sp/>Description:<sp/>When<sp/>1,<sp/>disable<sp/>write<sp/>combine.<sp/>FOR<sp/>DEBUG<sp/>ONLY</highlight></codeline>
<codeline lineno="2577"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0x0</highlight></codeline>
<codeline lineno="2578"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>Always</highlight></codeline>
<codeline lineno="2579"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2580" refid="hpm__ddrctl__regs_8h_1a8e17e788c8ac503388e034847299138e" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DBG0_DIS_WC_MASK<sp/>(0x1U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2581" refid="hpm__ddrctl__regs_8h_1a55fe07c3e42a83e4e93fd5d906a28a0e" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DBG0_DIS_WC_SHIFT<sp/>(0U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2582" refid="hpm__ddrctl__regs_8h_1a1b81bc0accc57eb684c55610eb9dd379" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DBG0_DIS_WC_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>DDRCTL_DBG0_DIS_WC_SHIFT)<sp/>&amp;<sp/>DDRCTL_DBG0_DIS_WC_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2583" refid="hpm__ddrctl__regs_8h_1a9dfa0e1d64d0444a9ef7fcc16609845e" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DBG0_DIS_WC_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_DBG0_DIS_WC_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_DBG0_DIS_WC_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2584"><highlight class="normal"></highlight></codeline>
<codeline lineno="2585"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Bitfield<sp/>definition<sp/>for<sp/>register:<sp/>DBG1<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2586"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="2587"><highlight class="comment"><sp/>*<sp/>DIS_HIF<sp/>(R/W)</highlight></codeline>
<codeline lineno="2588"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="2589"><highlight class="comment"><sp/>*<sp/>Description:<sp/>When<sp/>1,<sp/>uMCTL2<sp/>asserts<sp/>the<sp/>HIF<sp/>command<sp/>ih_co_stall.<sp/>uMCTL2<sp/>will<sp/>ignore<sp/>the<sp/>co_ih_rxcmd_valid<sp/>and<sp/>all<sp/>other<sp/>associated<sp/>request<sp/>signals.</highlight></codeline>
<codeline lineno="2590"><highlight class="comment"><sp/>*<sp/>This<sp/>bit<sp/>is<sp/>intended<sp/>to<sp/>be<sp/>switched<sp/>on-the-fly.</highlight></codeline>
<codeline lineno="2591"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0x0</highlight></codeline>
<codeline lineno="2592"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>Always</highlight></codeline>
<codeline lineno="2593"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2594" refid="hpm__ddrctl__regs_8h_1a938acacc1f4647284544a5859c169b54" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DBG1_DIS_HIF_MASK<sp/>(0x2U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2595" refid="hpm__ddrctl__regs_8h_1a9930109ef06b0a12db2247dd2e965cd3" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DBG1_DIS_HIF_SHIFT<sp/>(1U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2596" refid="hpm__ddrctl__regs_8h_1aca51c359e15ec52449d26e5a10ff79b3" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DBG1_DIS_HIF_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>DDRCTL_DBG1_DIS_HIF_SHIFT)<sp/>&amp;<sp/>DDRCTL_DBG1_DIS_HIF_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2597" refid="hpm__ddrctl__regs_8h_1a8e60024eef715735f33d7e427309d714" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DBG1_DIS_HIF_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_DBG1_DIS_HIF_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_DBG1_DIS_HIF_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2598"><highlight class="normal"></highlight></codeline>
<codeline lineno="2599"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="2600"><highlight class="comment"><sp/>*<sp/>DIS_DQ<sp/>(R/W)</highlight></codeline>
<codeline lineno="2601"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="2602"><highlight class="comment"><sp/>*<sp/>Description:<sp/>When<sp/>1,<sp/>uMCTL2<sp/>will<sp/>not<sp/>de-queue<sp/>any<sp/>transactions<sp/>from<sp/>the<sp/>CAM.<sp/>Bypass<sp/>is<sp/>also<sp/>disabled.<sp/>All<sp/>transactions<sp/>are<sp/>queued<sp/>in<sp/>the<sp/>CAM.<sp/>No<sp/>reads<sp/>or<sp/>writes<sp/>are<sp/>issued<sp/>to<sp/>SDRAM<sp/>as<sp/>long<sp/>as<sp/>this<sp/>is<sp/>asserted.</highlight></codeline>
<codeline lineno="2603"><highlight class="comment"><sp/>*<sp/>This<sp/>bit<sp/>may<sp/>be<sp/>used<sp/>to<sp/>prevent<sp/>reads<sp/>or<sp/>writes<sp/>being<sp/>issued<sp/>by<sp/>the<sp/>uMCTL2,<sp/>which<sp/>makes<sp/>it<sp/>safe<sp/>to<sp/>modify<sp/>certain<sp/>register<sp/>fields<sp/>associated<sp/>with<sp/>reads<sp/>and<sp/>writes<sp/>(see<sp/>User<sp/>Guide<sp/>for<sp/>details).<sp/>After<sp/>setting<sp/>this<sp/>bit,<sp/>it<sp/>is<sp/>strongly<sp/>recommended<sp/>to<sp/>poll<sp/>DBGCAM.wr_data_pipeline_empty<sp/>and<sp/>DBGCAM.rd_data_pipeline_empty,<sp/>before<sp/>making<sp/>changes<sp/>to<sp/>any<sp/>registers<sp/>which<sp/>affect<sp/>reads<sp/>and<sp/>writes.<sp/>This<sp/>will<sp/>ensure<sp/>that<sp/>the<sp/>relevant<sp/>logic<sp/>in<sp/>the<sp/>DDRC<sp/>is<sp/>idle.</highlight></codeline>
<codeline lineno="2604"><highlight class="comment"><sp/>*<sp/>This<sp/>bit<sp/>is<sp/>intended<sp/>to<sp/>be<sp/>switched<sp/>on-the-fly.</highlight></codeline>
<codeline lineno="2605"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0x0</highlight></codeline>
<codeline lineno="2606"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>Always</highlight></codeline>
<codeline lineno="2607"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2608" refid="hpm__ddrctl__regs_8h_1aa4aef59cfdd7161735441c2800e125ea" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DBG1_DIS_DQ_MASK<sp/>(0x1U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2609" refid="hpm__ddrctl__regs_8h_1adbb2c2bc2a825b400108faaab685326b" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DBG1_DIS_DQ_SHIFT<sp/>(0U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2610" refid="hpm__ddrctl__regs_8h_1a2ba8724b872ab594f73f33b70c9bc3e5" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DBG1_DIS_DQ_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>DDRCTL_DBG1_DIS_DQ_SHIFT)<sp/>&amp;<sp/>DDRCTL_DBG1_DIS_DQ_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2611" refid="hpm__ddrctl__regs_8h_1aae89a2f6695b3dfa58c82db6f8b68b91" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DBG1_DIS_DQ_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_DBG1_DIS_DQ_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_DBG1_DIS_DQ_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2612"><highlight class="normal"></highlight></codeline>
<codeline lineno="2613"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Bitfield<sp/>definition<sp/>for<sp/>register:<sp/>DBGCAM<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2614"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="2615"><highlight class="comment"><sp/>*<sp/>WR_DATA_PIPELINE_EMPTY<sp/>(R)</highlight></codeline>
<codeline lineno="2616"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="2617"><highlight class="comment"><sp/>*<sp/>Description:<sp/>This<sp/>bit<sp/>indicates<sp/>that<sp/>the<sp/>write<sp/>data<sp/>pipeline<sp/>on<sp/>the<sp/>DFI<sp/>interface<sp/>is<sp/>empty.<sp/>This<sp/>register<sp/>is<sp/>intended<sp/>to<sp/>be<sp/>polled<sp/>after<sp/>setting<sp/>DBG1.dis_dq,<sp/>to<sp/>ensure<sp/>that<sp/>all<sp/>remaining<sp/>commands/data<sp/>have<sp/>completed.</highlight></codeline>
<codeline lineno="2618"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0x0</highlight></codeline>
<codeline lineno="2619"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>Always</highlight></codeline>
<codeline lineno="2620"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2621" refid="hpm__ddrctl__regs_8h_1a7fec13d07ca8f99fb40d0a161c00e920" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DBGCAM_WR_DATA_PIPELINE_EMPTY_MASK<sp/>(0x20000000UL)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2622" refid="hpm__ddrctl__regs_8h_1a0c296e645aef9e1f1a48367ead3fe409" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DBGCAM_WR_DATA_PIPELINE_EMPTY_SHIFT<sp/>(29U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2623" refid="hpm__ddrctl__regs_8h_1ab04c83c5b4f1a6ec7ce35ee8ae81f774" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DBGCAM_WR_DATA_PIPELINE_EMPTY_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_DBGCAM_WR_DATA_PIPELINE_EMPTY_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_DBGCAM_WR_DATA_PIPELINE_EMPTY_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2624"><highlight class="normal"></highlight></codeline>
<codeline lineno="2625"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="2626"><highlight class="comment"><sp/>*<sp/>RD_DATA_PIPELINE_EMPTY<sp/>(R)</highlight></codeline>
<codeline lineno="2627"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="2628"><highlight class="comment"><sp/>*<sp/>Description:<sp/>This<sp/>bit<sp/>indicates<sp/>that<sp/>the<sp/>read<sp/>data<sp/>pipeline<sp/>on<sp/>the<sp/>DFI<sp/>interface<sp/>is<sp/>empty.<sp/>This<sp/>register<sp/>is<sp/>intended<sp/>to<sp/>be<sp/>polled<sp/>after<sp/>setting<sp/>DBG1.dis_dq,<sp/>to<sp/>ensure<sp/>that<sp/>all<sp/>remaining<sp/>commands/data<sp/>have<sp/>completed.</highlight></codeline>
<codeline lineno="2629"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0x0</highlight></codeline>
<codeline lineno="2630"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>Always</highlight></codeline>
<codeline lineno="2631"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2632" refid="hpm__ddrctl__regs_8h_1a9d5d61439b23a7d9261955bd3b3ba073" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DBGCAM_RD_DATA_PIPELINE_EMPTY_MASK<sp/>(0x10000000UL)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2633" refid="hpm__ddrctl__regs_8h_1a37ed894c054b847c4cd40c4208d39311" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DBGCAM_RD_DATA_PIPELINE_EMPTY_SHIFT<sp/>(28U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2634" refid="hpm__ddrctl__regs_8h_1a24e67d5c676523aa8bfee3575465b420" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DBGCAM_RD_DATA_PIPELINE_EMPTY_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_DBGCAM_RD_DATA_PIPELINE_EMPTY_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_DBGCAM_RD_DATA_PIPELINE_EMPTY_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2635"><highlight class="normal"></highlight></codeline>
<codeline lineno="2636"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="2637"><highlight class="comment"><sp/>*<sp/>DBG_WR_Q_EMPTY<sp/>(R)</highlight></codeline>
<codeline lineno="2638"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="2639"><highlight class="comment"><sp/>*<sp/>Description:<sp/>When<sp/>1,<sp/>all<sp/>the<sp/>Write<sp/>command<sp/>queues<sp/>and<sp/>Write<sp/>data<sp/>buffers<sp/>inside<sp/>DDRC<sp/>are<sp/>empty.<sp/>This<sp/>register<sp/>is<sp/>to<sp/>be<sp/>used<sp/>for<sp/>debug<sp/>purpose.</highlight></codeline>
<codeline lineno="2640"><highlight class="comment"><sp/>*<sp/>An<sp/>example<sp/>use-case<sp/>scenario:<sp/>When<sp/>Controller<sp/>enters<sp/>Self-<sp/>Refresh<sp/>using<sp/>the<sp/>Low-Power<sp/>entry<sp/>sequence,<sp/>Controller<sp/>is<sp/>expected<sp/>to<sp/>have<sp/>executed<sp/>all<sp/>the<sp/>commands<sp/>in<sp/>its<sp/>queues<sp/>and<sp/>the<sp/>write<sp/>and<sp/>read<sp/>data<sp/>drained.<sp/>Hence<sp/>this<sp/>register<sp/>should<sp/>be<sp/>1<sp/>at<sp/>that<sp/>time.</highlight></codeline>
<codeline lineno="2641"><highlight class="comment"><sp/>*<sp/>FOR<sp/>DEBUG<sp/>ONLY</highlight></codeline>
<codeline lineno="2642"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0x0</highlight></codeline>
<codeline lineno="2643"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>Always</highlight></codeline>
<codeline lineno="2644"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2645" refid="hpm__ddrctl__regs_8h_1ad30e2abccb3b234ee8c9b56d88db52d8" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DBGCAM_DBG_WR_Q_EMPTY_MASK<sp/>(0x4000000UL)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2646" refid="hpm__ddrctl__regs_8h_1ad424ddf768962d4ff02368f5b9b2f242" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DBGCAM_DBG_WR_Q_EMPTY_SHIFT<sp/>(26U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2647" refid="hpm__ddrctl__regs_8h_1a413d7f3b8421ffb4396ff4e0873be4f6" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DBGCAM_DBG_WR_Q_EMPTY_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_DBGCAM_DBG_WR_Q_EMPTY_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_DBGCAM_DBG_WR_Q_EMPTY_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2648"><highlight class="normal"></highlight></codeline>
<codeline lineno="2649"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="2650"><highlight class="comment"><sp/>*<sp/>DBG_RD_Q_EMPTY<sp/>(R)</highlight></codeline>
<codeline lineno="2651"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="2652"><highlight class="comment"><sp/>*<sp/>Description:<sp/>When<sp/>1,<sp/>all<sp/>the<sp/>Read<sp/>command<sp/>queues<sp/>and<sp/>Read<sp/>data<sp/>buffers<sp/>inside<sp/>DDRC<sp/>are<sp/>empty.<sp/>This<sp/>register<sp/>is<sp/>to<sp/>be<sp/>used<sp/>for<sp/>debug<sp/>purpose.</highlight></codeline>
<codeline lineno="2653"><highlight class="comment"><sp/>*<sp/>An<sp/>example<sp/>use-case<sp/>scenario:<sp/>When<sp/>Controller<sp/>enters<sp/>Self-<sp/>Refresh<sp/>using<sp/>the<sp/>Low-Power<sp/>entry<sp/>sequence,<sp/>Controller<sp/>is<sp/>expected<sp/>to<sp/>have<sp/>executed<sp/>all<sp/>the<sp/>commands<sp/>in<sp/>its<sp/>queues<sp/>and<sp/>the<sp/>write<sp/>and<sp/>read<sp/>data<sp/>drained.<sp/>Hence<sp/>this<sp/>register<sp/>should<sp/>be<sp/>1<sp/>at<sp/>that<sp/>time.</highlight></codeline>
<codeline lineno="2654"><highlight class="comment"><sp/>*<sp/>FOR<sp/>DEBUG<sp/>ONLY</highlight></codeline>
<codeline lineno="2655"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0x0</highlight></codeline>
<codeline lineno="2656"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>Always</highlight></codeline>
<codeline lineno="2657"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2658" refid="hpm__ddrctl__regs_8h_1a2d83a5b2c4b43d14628252be2a5a63e9" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DBGCAM_DBG_RD_Q_EMPTY_MASK<sp/>(0x2000000UL)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2659" refid="hpm__ddrctl__regs_8h_1a536101476662425e60b012466bfc576c" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DBGCAM_DBG_RD_Q_EMPTY_SHIFT<sp/>(25U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2660" refid="hpm__ddrctl__regs_8h_1abddae3df90dd0bc941fa573fcb318c28" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DBGCAM_DBG_RD_Q_EMPTY_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_DBGCAM_DBG_RD_Q_EMPTY_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_DBGCAM_DBG_RD_Q_EMPTY_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2661"><highlight class="normal"></highlight></codeline>
<codeline lineno="2662"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="2663"><highlight class="comment"><sp/>*<sp/>DBG_STALL<sp/>(R)</highlight></codeline>
<codeline lineno="2664"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="2665"><highlight class="comment"><sp/>*<sp/>Description:<sp/>Stall<sp/>FOR<sp/>DEBUG<sp/>ONLY</highlight></codeline>
<codeline lineno="2666"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0x0</highlight></codeline>
<codeline lineno="2667"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>Always</highlight></codeline>
<codeline lineno="2668"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2669" refid="hpm__ddrctl__regs_8h_1a995b6b486d244571e625e4fbb8b2a979" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DBGCAM_DBG_STALL_MASK<sp/>(0x1000000UL)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2670" refid="hpm__ddrctl__regs_8h_1ad3abc932c55d6fee7405f4a3913dbe9f" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DBGCAM_DBG_STALL_SHIFT<sp/>(24U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2671" refid="hpm__ddrctl__regs_8h_1a2bb2c57b31de54e43d5f0b52c75bb9ee" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DBGCAM_DBG_STALL_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_DBGCAM_DBG_STALL_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_DBGCAM_DBG_STALL_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2672"><highlight class="normal"></highlight></codeline>
<codeline lineno="2673"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="2674"><highlight class="comment"><sp/>*<sp/>DBG_W_Q_DEPTH<sp/>(R)</highlight></codeline>
<codeline lineno="2675"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="2676"><highlight class="comment"><sp/>*<sp/>Description:<sp/>Write<sp/>queue<sp/>depth</highlight></codeline>
<codeline lineno="2677"><highlight class="comment"><sp/>*<sp/>Note:<sp/>The<sp/>width<sp/>of<sp/>this<sp/>field<sp/>is<sp/>dependent<sp/>on<sp/>log(MEMC_NO_OF_ENTRY+1).<sp/>For<sp/>example,<sp/>if<sp/>CAM<sp/>depth</highlight></codeline>
<codeline lineno="2678"><highlight class="comment"><sp/>*<sp/>=<sp/>32,<sp/>then<sp/>register<sp/>width<sp/>is<sp/>6<sp/>bits<sp/>and<sp/>bit<sp/>22<sp/>is<sp/>reserved.<sp/>FOR<sp/>DEBUG<sp/>ONLY</highlight></codeline>
<codeline lineno="2679"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0x0</highlight></codeline>
<codeline lineno="2680"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>Always</highlight></codeline>
<codeline lineno="2681"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2682" refid="hpm__ddrctl__regs_8h_1af0e10412387f2d43aa896b0064d752c7" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DBGCAM_DBG_W_Q_DEPTH_MASK<sp/>(0x7F0000UL)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2683" refid="hpm__ddrctl__regs_8h_1a98a18770b798d03e9676d12051a59593" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DBGCAM_DBG_W_Q_DEPTH_SHIFT<sp/>(16U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2684" refid="hpm__ddrctl__regs_8h_1afdd7ba3815dd4e1fa1ecc896b79bb521" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DBGCAM_DBG_W_Q_DEPTH_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_DBGCAM_DBG_W_Q_DEPTH_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_DBGCAM_DBG_W_Q_DEPTH_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2685"><highlight class="normal"></highlight></codeline>
<codeline lineno="2686"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="2687"><highlight class="comment"><sp/>*<sp/>DBG_LPR_Q_DEPTH<sp/>(R)</highlight></codeline>
<codeline lineno="2688"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="2689"><highlight class="comment"><sp/>*<sp/>Description:<sp/>Low<sp/>priority<sp/>read<sp/>queue<sp/>depth<sp/>Note:<sp/>The<sp/>width<sp/>of<sp/>this<sp/>field<sp/>is<sp/>dependent<sp/>on</highlight></codeline>
<codeline lineno="2690"><highlight class="comment"><sp/>*<sp/>log(MEMC_NO_OF_ENTRY+1).<sp/>For<sp/>example,<sp/>if<sp/>CAM<sp/>depth</highlight></codeline>
<codeline lineno="2691"><highlight class="comment"><sp/>*<sp/>=<sp/>32,<sp/>then<sp/>register<sp/>width<sp/>is<sp/>6<sp/>bits<sp/>and<sp/>bit<sp/>14<sp/>is<sp/>reserved<sp/>FOR<sp/>DEBUG<sp/>ONLY</highlight></codeline>
<codeline lineno="2692"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0x0</highlight></codeline>
<codeline lineno="2693"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>Always</highlight></codeline>
<codeline lineno="2694"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2695" refid="hpm__ddrctl__regs_8h_1a7fbd27e44de7c082e5fd1de11d00ec8e" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DBGCAM_DBG_LPR_Q_DEPTH_MASK<sp/>(0x7F00U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2696" refid="hpm__ddrctl__regs_8h_1a1085ff524aba9ead6a81bef077968b4a" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DBGCAM_DBG_LPR_Q_DEPTH_SHIFT<sp/>(8U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2697" refid="hpm__ddrctl__regs_8h_1ad23c77e7c5d0ca1c83c7deb7430c8ae0" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DBGCAM_DBG_LPR_Q_DEPTH_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_DBGCAM_DBG_LPR_Q_DEPTH_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_DBGCAM_DBG_LPR_Q_DEPTH_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2698"><highlight class="normal"></highlight></codeline>
<codeline lineno="2699"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="2700"><highlight class="comment"><sp/>*<sp/>DBG_HPR_Q_DEPTH<sp/>(R)</highlight></codeline>
<codeline lineno="2701"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="2702"><highlight class="comment"><sp/>*<sp/>Description:<sp/>High<sp/>priority<sp/>read<sp/>queue<sp/>depth<sp/>Note:<sp/>The<sp/>width<sp/>of<sp/>this<sp/>field<sp/>is<sp/>dependent<sp/>on</highlight></codeline>
<codeline lineno="2703"><highlight class="comment"><sp/>*<sp/>log(MEMC_NO_OF_ENTRY+1).<sp/>For<sp/>example,<sp/>if<sp/>CAM<sp/>depth</highlight></codeline>
<codeline lineno="2704"><highlight class="comment"><sp/>*<sp/>=<sp/>32,<sp/>then<sp/>register<sp/>width<sp/>is<sp/>6<sp/>bits<sp/>and<sp/>bit<sp/>6<sp/>is<sp/>reserved<sp/>FOR<sp/>DEBUG<sp/>ONLY</highlight></codeline>
<codeline lineno="2705"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0x0</highlight></codeline>
<codeline lineno="2706"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>Always</highlight></codeline>
<codeline lineno="2707"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2708" refid="hpm__ddrctl__regs_8h_1a7ed04ff7ec2df1b5584f17653f6e7db4" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DBGCAM_DBG_HPR_Q_DEPTH_MASK<sp/>(0x7FU)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2709" refid="hpm__ddrctl__regs_8h_1ad252d4602e187d5aab71049a47195e8c" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DBGCAM_DBG_HPR_Q_DEPTH_SHIFT<sp/>(0U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2710" refid="hpm__ddrctl__regs_8h_1a1f11354db0aac7ae2c07e0770f5a6023" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DBGCAM_DBG_HPR_Q_DEPTH_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_DBGCAM_DBG_HPR_Q_DEPTH_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_DBGCAM_DBG_HPR_Q_DEPTH_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2711"><highlight class="normal"></highlight></codeline>
<codeline lineno="2712"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Bitfield<sp/>definition<sp/>for<sp/>register:<sp/>DBGCMD<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2713"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="2714"><highlight class="comment"><sp/>*<sp/>CTRLUPD<sp/>(R/WSC)</highlight></codeline>
<codeline lineno="2715"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="2716"><highlight class="comment"><sp/>*<sp/>Description:<sp/>Setting<sp/>this<sp/>register<sp/>bit<sp/>to<sp/>1<sp/>indicates<sp/>to<sp/>the<sp/>uMCTL2<sp/>to<sp/>issue<sp/>a<sp/>dfi_ctrlupd_req<sp/>to<sp/>the<sp/>PHY.<sp/>When<sp/>this<sp/>request<sp/>is<sp/>stored<sp/>in<sp/>uMCTL2,<sp/>the<sp/>bit<sp/>is<sp/>automatically<sp/>cleared.<sp/>This<sp/>operation<sp/>must<sp/>only<sp/>be<sp/>performed<sp/>when<sp/>DFIUPD0.dis_auto_ctrlupd=1.</highlight></codeline>
<codeline lineno="2717"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0x0</highlight></codeline>
<codeline lineno="2718"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>Always</highlight></codeline>
<codeline lineno="2719"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2720" refid="hpm__ddrctl__regs_8h_1a44b8578e3126801aaf3df08e212e3340" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DBGCMD_CTRLUPD_MASK<sp/>(0x20U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2721" refid="hpm__ddrctl__regs_8h_1af8829cde69a095fd12844d8ca9d845f2" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DBGCMD_CTRLUPD_SHIFT<sp/>(5U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2722" refid="hpm__ddrctl__regs_8h_1a34d9861a7b1618b452580ce92244a94e" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DBGCMD_CTRLUPD_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>DDRCTL_DBGCMD_CTRLUPD_SHIFT)<sp/>&amp;<sp/>DDRCTL_DBGCMD_CTRLUPD_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2723" refid="hpm__ddrctl__regs_8h_1a346192c3d01f6d0ba182afa2d312bbb9" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DBGCMD_CTRLUPD_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_DBGCMD_CTRLUPD_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_DBGCMD_CTRLUPD_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2724"><highlight class="normal"></highlight></codeline>
<codeline lineno="2725"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="2726"><highlight class="comment"><sp/>*<sp/>ZQ_CALIB_SHORT<sp/>(R/WSC)</highlight></codeline>
<codeline lineno="2727"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="2728"><highlight class="comment"><sp/>*<sp/>Description:<sp/>Setting<sp/>this<sp/>register<sp/>bit<sp/>to<sp/>1<sp/>indicates<sp/>to<sp/>the<sp/>uMCTL2<sp/>to<sp/>issue<sp/>a<sp/>ZQCS<sp/>(ZQ<sp/>calibration<sp/>short)<sp/>command<sp/>to<sp/>the<sp/>SDRAM.<sp/>When<sp/>this<sp/>request<sp/>is<sp/>stored<sp/>in<sp/>uMCTL2,<sp/>the<sp/>bit<sp/>is<sp/>automatically<sp/>cleared.<sp/>This<sp/>operation<sp/>can<sp/>be<sp/>performed<sp/>only<sp/>when<sp/>ZQCTL0.dis_auto_zq=1.<sp/>It<sp/>is<sp/>recommended<sp/>NOT<sp/>to<sp/>set<sp/>this<sp/>register<sp/>bit<sp/>if<sp/>in<sp/>Init<sp/>operating<sp/>mode.<sp/>This<sp/>register<sp/>bit<sp/>is<sp/>ignored<sp/>when<sp/>in<sp/>Self-Refresh<sp/>and<sp/>Deep<sp/>power-down<sp/>operating<sp/>modes.</highlight></codeline>
<codeline lineno="2729"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0x0</highlight></codeline>
<codeline lineno="2730"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>MEMC_DDR3_OR_4_OR_LPDDR2==1</highlight></codeline>
<codeline lineno="2731"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2732" refid="hpm__ddrctl__regs_8h_1a766c1195d1b8a73a44b911a09153b0c1" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DBGCMD_ZQ_CALIB_SHORT_MASK<sp/>(0x10U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2733" refid="hpm__ddrctl__regs_8h_1aa649cdb24587788af416125d18968df9" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DBGCMD_ZQ_CALIB_SHORT_SHIFT<sp/>(4U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2734" refid="hpm__ddrctl__regs_8h_1a5cbb4dcb9c91f8576f3d477229d5d090" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DBGCMD_ZQ_CALIB_SHORT_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>DDRCTL_DBGCMD_ZQ_CALIB_SHORT_SHIFT)<sp/>&amp;<sp/>DDRCTL_DBGCMD_ZQ_CALIB_SHORT_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2735" refid="hpm__ddrctl__regs_8h_1a2af553f088b00e1f9ed66c2ba62618fd" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DBGCMD_ZQ_CALIB_SHORT_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_DBGCMD_ZQ_CALIB_SHORT_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_DBGCMD_ZQ_CALIB_SHORT_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2736"><highlight class="normal"></highlight></codeline>
<codeline lineno="2737"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="2738"><highlight class="comment"><sp/>*<sp/>RANK1_REFRESH<sp/>(R/WSC)</highlight></codeline>
<codeline lineno="2739"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="2740"><highlight class="comment"><sp/>*<sp/>Description:<sp/>Setting<sp/>this<sp/>register<sp/>bit<sp/>to<sp/>1<sp/>indicates<sp/>to<sp/>the<sp/>uMCTL2<sp/>to<sp/>issue<sp/>a<sp/>refresh<sp/>to<sp/>rank<sp/>1.<sp/>When<sp/>this<sp/>request<sp/>is<sp/>stored<sp/>in<sp/>uMCTL2,<sp/>the<sp/>bit<sp/>is<sp/>automatically<sp/>cleared.<sp/>This<sp/>operation<sp/>can<sp/>be<sp/>performed<sp/>only<sp/>when<sp/>RFSHCTL3.dis_auto_refresh=1.<sp/>It<sp/>is<sp/>recommended<sp/>NOT<sp/>to<sp/>set<sp/>this<sp/>register<sp/>bit<sp/>if<sp/>in<sp/>Init<sp/>or<sp/>Deep<sp/>power-down<sp/>operating<sp/>modes<sp/>or<sp/>Maximum<sp/>Power<sp/>Saving<sp/>Mode.</highlight></codeline>
<codeline lineno="2741"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0x0</highlight></codeline>
<codeline lineno="2742"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>MEMC_NUM_RANKS&gt;1</highlight></codeline>
<codeline lineno="2743"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2744" refid="hpm__ddrctl__regs_8h_1aca0695d990d7d9b84de9dcdd7a1257f7" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DBGCMD_RANK1_REFRESH_MASK<sp/>(0x2U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2745" refid="hpm__ddrctl__regs_8h_1ac8b1f50b27bd3cae78dc6f0b8eccfe6a" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DBGCMD_RANK1_REFRESH_SHIFT<sp/>(1U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2746" refid="hpm__ddrctl__regs_8h_1a068d7e110e8c9acaac6ed871b0fcf27c" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DBGCMD_RANK1_REFRESH_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>DDRCTL_DBGCMD_RANK1_REFRESH_SHIFT)<sp/>&amp;<sp/>DDRCTL_DBGCMD_RANK1_REFRESH_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2747" refid="hpm__ddrctl__regs_8h_1a111b77f2c6384515db8886720a92e69d" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DBGCMD_RANK1_REFRESH_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_DBGCMD_RANK1_REFRESH_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_DBGCMD_RANK1_REFRESH_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2748"><highlight class="normal"></highlight></codeline>
<codeline lineno="2749"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="2750"><highlight class="comment"><sp/>*<sp/>RANK0_REFRESH<sp/>(R/WSC)</highlight></codeline>
<codeline lineno="2751"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="2752"><highlight class="comment"><sp/>*<sp/>Description:<sp/>Setting<sp/>this<sp/>register<sp/>bit<sp/>to<sp/>1<sp/>indicates<sp/>to<sp/>the<sp/>uMCTL2<sp/>to<sp/>issue<sp/>a<sp/>refresh<sp/>to<sp/>rank<sp/>0.<sp/>When<sp/>this<sp/>request<sp/>is<sp/>stored<sp/>in<sp/>uMCTL2,<sp/>the<sp/>bit<sp/>is<sp/>automatically<sp/>cleared.<sp/>This<sp/>operation<sp/>can<sp/>be<sp/>performed<sp/>only<sp/>when<sp/>RFSHCTL3.dis_auto_refresh=1.<sp/>It<sp/>is<sp/>recommended<sp/>NOT<sp/>to<sp/>set<sp/>this<sp/>register<sp/>bit<sp/>if<sp/>in<sp/>Init<sp/>or<sp/>Deep<sp/>power-down<sp/>operating<sp/>modes<sp/>or<sp/>Maximum<sp/>Power<sp/>Saving<sp/>Mode.</highlight></codeline>
<codeline lineno="2753"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0x0</highlight></codeline>
<codeline lineno="2754"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>Always</highlight></codeline>
<codeline lineno="2755"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2756" refid="hpm__ddrctl__regs_8h_1a8653c58d0796a9d68f315eef42f0b2b7" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DBGCMD_RANK0_REFRESH_MASK<sp/>(0x1U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2757" refid="hpm__ddrctl__regs_8h_1a8a19604e5476f6f8e52ee54563cb0346" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DBGCMD_RANK0_REFRESH_SHIFT<sp/>(0U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2758" refid="hpm__ddrctl__regs_8h_1ac77bb3164c790f91932508e92467f545" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DBGCMD_RANK0_REFRESH_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>DDRCTL_DBGCMD_RANK0_REFRESH_SHIFT)<sp/>&amp;<sp/>DDRCTL_DBGCMD_RANK0_REFRESH_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2759" refid="hpm__ddrctl__regs_8h_1a1d649aedd4e69cd6c6c13b90bdf3b0fd" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DBGCMD_RANK0_REFRESH_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_DBGCMD_RANK0_REFRESH_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_DBGCMD_RANK0_REFRESH_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2760"><highlight class="normal"></highlight></codeline>
<codeline lineno="2761"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Bitfield<sp/>definition<sp/>for<sp/>register:<sp/>DBGSTAT<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2762"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="2763"><highlight class="comment"><sp/>*<sp/>CTRLUPD_BUSY<sp/>(R)</highlight></codeline>
<codeline lineno="2764"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="2765"><highlight class="comment"><sp/>*<sp/>Description:<sp/>SoC<sp/>core<sp/>may<sp/>initiate<sp/>a<sp/>ctrlupd<sp/>operation<sp/>only<sp/>if<sp/>this<sp/>signal<sp/>is<sp/>low.<sp/>This<sp/>signal<sp/>goes<sp/>high<sp/>in<sp/>the<sp/>clock<sp/>after<sp/>the<sp/>uMCTL2<sp/>accepts<sp/>the<sp/>ctrlupd<sp/>request.<sp/>It<sp/>goes<sp/>low<sp/>when<sp/>the<sp/>ctrlupd<sp/>operation<sp/>is<sp/>initiated<sp/>in<sp/>uMCTL2.<sp/>It<sp/>is<sp/>recommended<sp/>not<sp/>to<sp/>perform<sp/>ctrlupd<sp/>operations<sp/>when<sp/>this<sp/>signal<sp/>is<sp/>high.</highlight></codeline>
<codeline lineno="2766"><highlight class="comment"><sp/>*<sp/>0<sp/>-<sp/>Indicates<sp/>that<sp/>the<sp/>SoC<sp/>core<sp/>can<sp/>initiate<sp/>a<sp/>ctrlupd<sp/>operation</highlight></codeline>
<codeline lineno="2767"><highlight class="comment"><sp/>*<sp/>1<sp/>-<sp/>Indicates<sp/>that<sp/>ctrlupd<sp/>operation<sp/>has<sp/>not<sp/>been<sp/>initiated<sp/>yet<sp/>in<sp/>uMCTL2</highlight></codeline>
<codeline lineno="2768"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0x0</highlight></codeline>
<codeline lineno="2769"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>Always</highlight></codeline>
<codeline lineno="2770"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2771" refid="hpm__ddrctl__regs_8h_1a7f9aa30687be629ba4372bbaa817ed85" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DBGSTAT_CTRLUPD_BUSY_MASK<sp/>(0x20U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2772" refid="hpm__ddrctl__regs_8h_1a10773f9e7d0b0427b0bd98273959cb6c" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DBGSTAT_CTRLUPD_BUSY_SHIFT<sp/>(5U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2773" refid="hpm__ddrctl__regs_8h_1a831be124ee01b2827b5d2124461c8ac4" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DBGSTAT_CTRLUPD_BUSY_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_DBGSTAT_CTRLUPD_BUSY_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_DBGSTAT_CTRLUPD_BUSY_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2774"><highlight class="normal"></highlight></codeline>
<codeline lineno="2775"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="2776"><highlight class="comment"><sp/>*<sp/>ZQ_CALIB_SHORT_BUSY<sp/>(R)</highlight></codeline>
<codeline lineno="2777"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="2778"><highlight class="comment"><sp/>*<sp/>Description:<sp/>SoC<sp/>core<sp/>may<sp/>initiate<sp/>a<sp/>ZQCS<sp/>(ZQ<sp/>calibration<sp/>short)<sp/>operation<sp/>only<sp/>if<sp/>this<sp/>signal<sp/>is<sp/>low.<sp/>This<sp/>signal<sp/>goes<sp/>high<sp/>in<sp/>the<sp/>clock<sp/>after<sp/>the<sp/>uMCTL2<sp/>accepts<sp/>the<sp/>ZQCS<sp/>request.<sp/>It<sp/>goes<sp/>low<sp/>when<sp/>the<sp/>ZQCS<sp/>operation<sp/>is<sp/>initiated<sp/>in<sp/>uMCTL2.<sp/>It<sp/>is<sp/>recommended<sp/>not<sp/>to<sp/>perform<sp/>ZQCS<sp/>operations<sp/>when<sp/>this<sp/>signal<sp/>is<sp/>high.</highlight></codeline>
<codeline lineno="2779"><highlight class="comment"><sp/>*<sp/>0<sp/>-<sp/>Indicates<sp/>that<sp/>the<sp/>SoC<sp/>core<sp/>can<sp/>initiate<sp/>a<sp/>ZQCS<sp/>operation</highlight></codeline>
<codeline lineno="2780"><highlight class="comment"><sp/>*<sp/>1<sp/>-<sp/>Indicates<sp/>that<sp/>ZQCS<sp/>operation<sp/>has<sp/>not<sp/>been<sp/>initiated<sp/>yet<sp/>in<sp/>uMCTL2</highlight></codeline>
<codeline lineno="2781"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0x0</highlight></codeline>
<codeline lineno="2782"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>MEMC_DDR3_OR_4_OR_LPDDR2==1</highlight></codeline>
<codeline lineno="2783"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2784" refid="hpm__ddrctl__regs_8h_1a99961b45bb958750f1d999a34d30c74e" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DBGSTAT_ZQ_CALIB_SHORT_BUSY_MASK<sp/>(0x10U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2785" refid="hpm__ddrctl__regs_8h_1ae0c43d32c3056588a8021ac190854671" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DBGSTAT_ZQ_CALIB_SHORT_BUSY_SHIFT<sp/>(4U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2786" refid="hpm__ddrctl__regs_8h_1a80b0a269e9f23073d6cf9d34dd9c8f1d" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DBGSTAT_ZQ_CALIB_SHORT_BUSY_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_DBGSTAT_ZQ_CALIB_SHORT_BUSY_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_DBGSTAT_ZQ_CALIB_SHORT_BUSY_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2787"><highlight class="normal"></highlight></codeline>
<codeline lineno="2788"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="2789"><highlight class="comment"><sp/>*<sp/>RANK1_REFRESH_BUSY<sp/>(R)</highlight></codeline>
<codeline lineno="2790"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="2791"><highlight class="comment"><sp/>*<sp/>Description:<sp/>SoC<sp/>core<sp/>may<sp/>initiate<sp/>a<sp/>rank1_refresh<sp/>operation<sp/>(refresh<sp/>operation<sp/>to<sp/>rank<sp/>1)<sp/>only<sp/>if<sp/>this<sp/>signal<sp/>is<sp/>low.<sp/>This<sp/>signal<sp/>goes<sp/>high<sp/>in<sp/>the<sp/>clock<sp/>after<sp/>DBGCMD.rank1_refresh<sp/>is<sp/>set<sp/>to<sp/>one.<sp/>It<sp/>goes<sp/>low<sp/>when<sp/>the<sp/>rank1_refresh<sp/>operation<sp/>is<sp/>stored<sp/>in<sp/>uMCTL2.<sp/>It<sp/>is<sp/>recommended<sp/>not<sp/>to<sp/>perform<sp/>rank1_refresh<sp/>operations<sp/>when<sp/>this<sp/>signal<sp/>is<sp/>high.</highlight></codeline>
<codeline lineno="2792"><highlight class="comment"><sp/>*<sp/>0<sp/>-<sp/>Indicates<sp/>that<sp/>the<sp/>SoC<sp/>core<sp/>can<sp/>initiate<sp/>a<sp/>rank1_refresh<sp/>operation</highlight></codeline>
<codeline lineno="2793"><highlight class="comment"><sp/>*<sp/>1<sp/>-<sp/>Indicates<sp/>that<sp/>rank1_refresh<sp/>operation<sp/>has<sp/>not<sp/>been<sp/>stored<sp/>yet<sp/>in<sp/>uMCTL2</highlight></codeline>
<codeline lineno="2794"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0x0</highlight></codeline>
<codeline lineno="2795"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>MEMC_NUM_RANKS&gt;1</highlight></codeline>
<codeline lineno="2796"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2797" refid="hpm__ddrctl__regs_8h_1aa2df405c7cd8d50c6cd3e3c5f7e2299b" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DBGSTAT_RANK1_REFRESH_BUSY_MASK<sp/>(0x2U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2798" refid="hpm__ddrctl__regs_8h_1a2ac7449b0777b4529e765301882cfa43" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DBGSTAT_RANK1_REFRESH_BUSY_SHIFT<sp/>(1U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2799" refid="hpm__ddrctl__regs_8h_1a5090377c6bae5894692071bd8aa59f36" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DBGSTAT_RANK1_REFRESH_BUSY_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_DBGSTAT_RANK1_REFRESH_BUSY_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_DBGSTAT_RANK1_REFRESH_BUSY_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2800"><highlight class="normal"></highlight></codeline>
<codeline lineno="2801"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="2802"><highlight class="comment"><sp/>*<sp/>RANK0_REFRESH_BUSY<sp/>(R)</highlight></codeline>
<codeline lineno="2803"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="2804"><highlight class="comment"><sp/>*<sp/>Description:<sp/>SoC<sp/>core<sp/>may<sp/>initiate<sp/>a<sp/>rank0_refresh<sp/>operation<sp/>(refresh<sp/>operation<sp/>to<sp/>rank<sp/>0)<sp/>only<sp/>if<sp/>this<sp/>signal<sp/>is<sp/>low.<sp/>This<sp/>signal<sp/>goes<sp/>high<sp/>in<sp/>the<sp/>clock<sp/>after<sp/>DBGCMD.rank0_refresh<sp/>is<sp/>set<sp/>to<sp/>one.<sp/>It<sp/>goes<sp/>low<sp/>when<sp/>the<sp/>rank0_refresh<sp/>operation<sp/>is<sp/>stored<sp/>in<sp/>uMCTL2.<sp/>It<sp/>is<sp/>recommended<sp/>not<sp/>to<sp/>perform<sp/>rank0_refresh<sp/>operations<sp/>when<sp/>this<sp/>signal<sp/>is<sp/>high.</highlight></codeline>
<codeline lineno="2805"><highlight class="comment"><sp/>*<sp/>0<sp/>-<sp/>Indicates<sp/>that<sp/>the<sp/>SoC<sp/>core<sp/>can<sp/>initiate<sp/>a<sp/>rank0_refresh<sp/>operation</highlight></codeline>
<codeline lineno="2806"><highlight class="comment"><sp/>*<sp/>1<sp/>-<sp/>Indicates<sp/>that<sp/>rank0_refresh<sp/>operation<sp/>has<sp/>not<sp/>been<sp/>stored<sp/>yet<sp/>in<sp/>uMCTL2</highlight></codeline>
<codeline lineno="2807"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0x0</highlight></codeline>
<codeline lineno="2808"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>Always</highlight></codeline>
<codeline lineno="2809"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2810" refid="hpm__ddrctl__regs_8h_1a76a66f0ed43a50a215145754fe847854" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DBGSTAT_RANK0_REFRESH_BUSY_MASK<sp/>(0x1U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2811" refid="hpm__ddrctl__regs_8h_1a35ec63e4a309c226a2a680e7fd47c887" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DBGSTAT_RANK0_REFRESH_BUSY_SHIFT<sp/>(0U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2812" refid="hpm__ddrctl__regs_8h_1a9c5179818dded715f390ab143eba0793" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_DBGSTAT_RANK0_REFRESH_BUSY_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_DBGSTAT_RANK0_REFRESH_BUSY_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_DBGSTAT_RANK0_REFRESH_BUSY_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2813"><highlight class="normal"></highlight></codeline>
<codeline lineno="2814"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Bitfield<sp/>definition<sp/>for<sp/>register:<sp/>PSTAT<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2815"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="2816"><highlight class="comment"><sp/>*<sp/>WR_PORT_BUSY_15<sp/>(R)</highlight></codeline>
<codeline lineno="2817"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="2818"><highlight class="comment"><sp/>*<sp/>Description:<sp/>Indicates<sp/>if<sp/>there<sp/>are<sp/>outstanding<sp/>writes<sp/>for<sp/>port<sp/>15.</highlight></codeline>
<codeline lineno="2819"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0x0</highlight></codeline>
<codeline lineno="2820"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>UMCTL2_PORT_15==1</highlight></codeline>
<codeline lineno="2821"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2822" refid="hpm__ddrctl__regs_8h_1a313238b8521cdbfd665577a9252116e9" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PSTAT_WR_PORT_BUSY_15_MASK<sp/>(0x80000000UL)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2823" refid="hpm__ddrctl__regs_8h_1a7faf297913b3196877af0ed60eba22e1" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PSTAT_WR_PORT_BUSY_15_SHIFT<sp/>(31U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2824" refid="hpm__ddrctl__regs_8h_1a895d82b2ce6806f795c8358f34006c81" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PSTAT_WR_PORT_BUSY_15_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_PSTAT_WR_PORT_BUSY_15_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_PSTAT_WR_PORT_BUSY_15_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2825"><highlight class="normal"></highlight></codeline>
<codeline lineno="2826"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="2827"><highlight class="comment"><sp/>*<sp/>WR_PORT_BUSY_14<sp/>(R)</highlight></codeline>
<codeline lineno="2828"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="2829"><highlight class="comment"><sp/>*<sp/>Description:<sp/>Indicates<sp/>if<sp/>there<sp/>are<sp/>outstanding<sp/>writes<sp/>for<sp/>port<sp/>14.</highlight></codeline>
<codeline lineno="2830"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0x0</highlight></codeline>
<codeline lineno="2831"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>UMCTL2_PORT_14==1</highlight></codeline>
<codeline lineno="2832"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2833" refid="hpm__ddrctl__regs_8h_1a5d4e55d4dda1f50460d986ebcb3eb7ee" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PSTAT_WR_PORT_BUSY_14_MASK<sp/>(0x40000000UL)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2834" refid="hpm__ddrctl__regs_8h_1a968a0937db6b1631e69704f585448045" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PSTAT_WR_PORT_BUSY_14_SHIFT<sp/>(30U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2835" refid="hpm__ddrctl__regs_8h_1a7fcf3ae45bd1c423d57a5b273fe84cc1" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PSTAT_WR_PORT_BUSY_14_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_PSTAT_WR_PORT_BUSY_14_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_PSTAT_WR_PORT_BUSY_14_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2836"><highlight class="normal"></highlight></codeline>
<codeline lineno="2837"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="2838"><highlight class="comment"><sp/>*<sp/>WR_PORT_BUSY_13<sp/>(R)</highlight></codeline>
<codeline lineno="2839"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="2840"><highlight class="comment"><sp/>*<sp/>Description:<sp/>Indicates<sp/>if<sp/>there<sp/>are<sp/>outstanding<sp/>writes<sp/>for<sp/>port<sp/>13.</highlight></codeline>
<codeline lineno="2841"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0x0</highlight></codeline>
<codeline lineno="2842"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>UMCTL2_PORT_13==1</highlight></codeline>
<codeline lineno="2843"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2844" refid="hpm__ddrctl__regs_8h_1a0dffca784402dee141d3ec0aad44f868" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PSTAT_WR_PORT_BUSY_13_MASK<sp/>(0x20000000UL)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2845" refid="hpm__ddrctl__regs_8h_1a8bc16f68f9b8a89161ff5e155a1e8292" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PSTAT_WR_PORT_BUSY_13_SHIFT<sp/>(29U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2846" refid="hpm__ddrctl__regs_8h_1a38e247795883d32a8effa9986b3cd109" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PSTAT_WR_PORT_BUSY_13_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_PSTAT_WR_PORT_BUSY_13_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_PSTAT_WR_PORT_BUSY_13_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2847"><highlight class="normal"></highlight></codeline>
<codeline lineno="2848"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="2849"><highlight class="comment"><sp/>*<sp/>WR_PORT_BUSY_12<sp/>(R)</highlight></codeline>
<codeline lineno="2850"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="2851"><highlight class="comment"><sp/>*<sp/>Description:<sp/>Indicates<sp/>if<sp/>there<sp/>are<sp/>outstanding<sp/>writes<sp/>for<sp/>port<sp/>12.</highlight></codeline>
<codeline lineno="2852"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0x0</highlight></codeline>
<codeline lineno="2853"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>UMCTL2_PORT_12==1</highlight></codeline>
<codeline lineno="2854"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2855" refid="hpm__ddrctl__regs_8h_1adbc6ce4594586f54a8fda5456493cd61" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PSTAT_WR_PORT_BUSY_12_MASK<sp/>(0x10000000UL)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2856" refid="hpm__ddrctl__regs_8h_1ab00f739417cad175f43a73f2910783f5" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PSTAT_WR_PORT_BUSY_12_SHIFT<sp/>(28U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2857" refid="hpm__ddrctl__regs_8h_1aa61acf68146511fb4c60465aafee9066" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PSTAT_WR_PORT_BUSY_12_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_PSTAT_WR_PORT_BUSY_12_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_PSTAT_WR_PORT_BUSY_12_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2858"><highlight class="normal"></highlight></codeline>
<codeline lineno="2859"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="2860"><highlight class="comment"><sp/>*<sp/>WR_PORT_BUSY_11<sp/>(R)</highlight></codeline>
<codeline lineno="2861"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="2862"><highlight class="comment"><sp/>*<sp/>Description:<sp/>Indicates<sp/>if<sp/>there<sp/>are<sp/>outstanding<sp/>writes<sp/>for<sp/>port<sp/>11.</highlight></codeline>
<codeline lineno="2863"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0x0</highlight></codeline>
<codeline lineno="2864"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>UMCTL2_PORT_11==1</highlight></codeline>
<codeline lineno="2865"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2866" refid="hpm__ddrctl__regs_8h_1a2a11a0ffd4b3175f20b61d1c22ac3038" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PSTAT_WR_PORT_BUSY_11_MASK<sp/>(0x8000000UL)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2867" refid="hpm__ddrctl__regs_8h_1a0d1911229d3f327c6018b02507445e39" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PSTAT_WR_PORT_BUSY_11_SHIFT<sp/>(27U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2868" refid="hpm__ddrctl__regs_8h_1a38da99540afffb604a8127826f0c2add" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PSTAT_WR_PORT_BUSY_11_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_PSTAT_WR_PORT_BUSY_11_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_PSTAT_WR_PORT_BUSY_11_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2869"><highlight class="normal"></highlight></codeline>
<codeline lineno="2870"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="2871"><highlight class="comment"><sp/>*<sp/>WR_PORT_BUSY_10<sp/>(R)</highlight></codeline>
<codeline lineno="2872"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="2873"><highlight class="comment"><sp/>*<sp/>Description:<sp/>Indicates<sp/>if<sp/>there<sp/>are<sp/>outstanding<sp/>writes<sp/>for<sp/>port<sp/>10.</highlight></codeline>
<codeline lineno="2874"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0x0</highlight></codeline>
<codeline lineno="2875"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>UMCTL2_PORT_10==1</highlight></codeline>
<codeline lineno="2876"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2877" refid="hpm__ddrctl__regs_8h_1af35968227e38f5994d8f7c6718d6e1c0" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PSTAT_WR_PORT_BUSY_10_MASK<sp/>(0x4000000UL)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2878" refid="hpm__ddrctl__regs_8h_1aef871bc4cb5708393e268be1b581abb4" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PSTAT_WR_PORT_BUSY_10_SHIFT<sp/>(26U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2879" refid="hpm__ddrctl__regs_8h_1a12236749148eb0dd15b56d0891748f9f" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PSTAT_WR_PORT_BUSY_10_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_PSTAT_WR_PORT_BUSY_10_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_PSTAT_WR_PORT_BUSY_10_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2880"><highlight class="normal"></highlight></codeline>
<codeline lineno="2881"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="2882"><highlight class="comment"><sp/>*<sp/>WR_PORT_BUSY_9<sp/>(R)</highlight></codeline>
<codeline lineno="2883"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="2884"><highlight class="comment"><sp/>*<sp/>Description:<sp/>Indicates<sp/>if<sp/>there<sp/>are<sp/>outstanding<sp/>writes<sp/>for<sp/>port<sp/>9.</highlight></codeline>
<codeline lineno="2885"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0x0</highlight></codeline>
<codeline lineno="2886"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>UMCTL2_PORT_9==1</highlight></codeline>
<codeline lineno="2887"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2888" refid="hpm__ddrctl__regs_8h_1a81285b893304c1e93644dc3a6122e2e6" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PSTAT_WR_PORT_BUSY_9_MASK<sp/>(0x2000000UL)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2889" refid="hpm__ddrctl__regs_8h_1ab85a50a827ea954183061fd4cc481c5e" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PSTAT_WR_PORT_BUSY_9_SHIFT<sp/>(25U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2890" refid="hpm__ddrctl__regs_8h_1a5795e795f3b05c53a340565a7018b04a" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PSTAT_WR_PORT_BUSY_9_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_PSTAT_WR_PORT_BUSY_9_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_PSTAT_WR_PORT_BUSY_9_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2891"><highlight class="normal"></highlight></codeline>
<codeline lineno="2892"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="2893"><highlight class="comment"><sp/>*<sp/>WR_PORT_BUSY_8<sp/>(R)</highlight></codeline>
<codeline lineno="2894"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="2895"><highlight class="comment"><sp/>*<sp/>Description:<sp/>Indicates<sp/>if<sp/>there<sp/>are<sp/>outstanding<sp/>writes<sp/>for<sp/>port<sp/>8.</highlight></codeline>
<codeline lineno="2896"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0x0</highlight></codeline>
<codeline lineno="2897"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>UMCTL2_PORT_8==1</highlight></codeline>
<codeline lineno="2898"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2899" refid="hpm__ddrctl__regs_8h_1a0903e09ad21424184f768384a1ad7e55" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PSTAT_WR_PORT_BUSY_8_MASK<sp/>(0x1000000UL)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2900" refid="hpm__ddrctl__regs_8h_1a7f763b4a43f6c8b92362f41081f3a46e" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PSTAT_WR_PORT_BUSY_8_SHIFT<sp/>(24U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2901" refid="hpm__ddrctl__regs_8h_1a245c4ff1fb804196bdc5b6f121d8e44d" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PSTAT_WR_PORT_BUSY_8_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_PSTAT_WR_PORT_BUSY_8_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_PSTAT_WR_PORT_BUSY_8_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2902"><highlight class="normal"></highlight></codeline>
<codeline lineno="2903"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="2904"><highlight class="comment"><sp/>*<sp/>WR_PORT_BUSY_7<sp/>(R)</highlight></codeline>
<codeline lineno="2905"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="2906"><highlight class="comment"><sp/>*<sp/>Description:<sp/>Indicates<sp/>if<sp/>there<sp/>are<sp/>outstanding<sp/>writes<sp/>for<sp/>port<sp/>7.</highlight></codeline>
<codeline lineno="2907"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0x0</highlight></codeline>
<codeline lineno="2908"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>UMCTL2_PORT_7==1</highlight></codeline>
<codeline lineno="2909"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2910" refid="hpm__ddrctl__regs_8h_1a65533d1fc03a4ae070c262dabb2820e2" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PSTAT_WR_PORT_BUSY_7_MASK<sp/>(0x800000UL)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2911" refid="hpm__ddrctl__regs_8h_1a07672dc7cd41d6e1cc22c00e1f1b6268" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PSTAT_WR_PORT_BUSY_7_SHIFT<sp/>(23U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2912" refid="hpm__ddrctl__regs_8h_1a07775c1267e4bb0477c585b44fd6ad1d" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PSTAT_WR_PORT_BUSY_7_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_PSTAT_WR_PORT_BUSY_7_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_PSTAT_WR_PORT_BUSY_7_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2913"><highlight class="normal"></highlight></codeline>
<codeline lineno="2914"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="2915"><highlight class="comment"><sp/>*<sp/>WR_PORT_BUSY_6<sp/>(R)</highlight></codeline>
<codeline lineno="2916"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="2917"><highlight class="comment"><sp/>*<sp/>Description:<sp/>Indicates<sp/>if<sp/>there<sp/>are<sp/>outstanding<sp/>writes<sp/>for<sp/>port<sp/>6.</highlight></codeline>
<codeline lineno="2918"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0x0</highlight></codeline>
<codeline lineno="2919"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>UMCTL2_PORT_6==1</highlight></codeline>
<codeline lineno="2920"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2921" refid="hpm__ddrctl__regs_8h_1a644f75d33bbd5b306a3b235683a9c228" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PSTAT_WR_PORT_BUSY_6_MASK<sp/>(0x400000UL)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2922" refid="hpm__ddrctl__regs_8h_1ab43cdc7310eab18ae7056740a9bedaf7" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PSTAT_WR_PORT_BUSY_6_SHIFT<sp/>(22U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2923" refid="hpm__ddrctl__regs_8h_1a55b77a2ca1e0a7d96331aa3cbe249633" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PSTAT_WR_PORT_BUSY_6_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_PSTAT_WR_PORT_BUSY_6_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_PSTAT_WR_PORT_BUSY_6_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2924"><highlight class="normal"></highlight></codeline>
<codeline lineno="2925"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="2926"><highlight class="comment"><sp/>*<sp/>WR_PORT_BUSY_5<sp/>(R)</highlight></codeline>
<codeline lineno="2927"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="2928"><highlight class="comment"><sp/>*<sp/>Description:<sp/>Indicates<sp/>if<sp/>there<sp/>are<sp/>outstanding<sp/>writes<sp/>for<sp/>port<sp/>5.</highlight></codeline>
<codeline lineno="2929"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0x0</highlight></codeline>
<codeline lineno="2930"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>UMCTL2_PORT_5==1</highlight></codeline>
<codeline lineno="2931"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2932" refid="hpm__ddrctl__regs_8h_1aaa30ad98a2ec17babdcb13d17f146418" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PSTAT_WR_PORT_BUSY_5_MASK<sp/>(0x200000UL)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2933" refid="hpm__ddrctl__regs_8h_1ae166cc38061bf3103d8caa2a0e913741" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PSTAT_WR_PORT_BUSY_5_SHIFT<sp/>(21U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2934" refid="hpm__ddrctl__regs_8h_1affce1a2d5b21cd4936e643218e5dd8ee" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PSTAT_WR_PORT_BUSY_5_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_PSTAT_WR_PORT_BUSY_5_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_PSTAT_WR_PORT_BUSY_5_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2935"><highlight class="normal"></highlight></codeline>
<codeline lineno="2936"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="2937"><highlight class="comment"><sp/>*<sp/>WR_PORT_BUSY_4<sp/>(R)</highlight></codeline>
<codeline lineno="2938"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="2939"><highlight class="comment"><sp/>*<sp/>Description:<sp/>Indicates<sp/>if<sp/>there<sp/>are<sp/>outstanding<sp/>writes<sp/>for<sp/>port<sp/>4.</highlight></codeline>
<codeline lineno="2940"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0x0</highlight></codeline>
<codeline lineno="2941"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>UMCTL2_PORT_4==1</highlight></codeline>
<codeline lineno="2942"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2943" refid="hpm__ddrctl__regs_8h_1aa78d4c053f3a7db8443207c1d0ff50c1" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PSTAT_WR_PORT_BUSY_4_MASK<sp/>(0x100000UL)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2944" refid="hpm__ddrctl__regs_8h_1a39782ba32998d2f152d61c6dad3a6cf5" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PSTAT_WR_PORT_BUSY_4_SHIFT<sp/>(20U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2945" refid="hpm__ddrctl__regs_8h_1aa24eae9bf356e3129bea21ea4af5a0ca" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PSTAT_WR_PORT_BUSY_4_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_PSTAT_WR_PORT_BUSY_4_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_PSTAT_WR_PORT_BUSY_4_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2946"><highlight class="normal"></highlight></codeline>
<codeline lineno="2947"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="2948"><highlight class="comment"><sp/>*<sp/>WR_PORT_BUSY_3<sp/>(R)</highlight></codeline>
<codeline lineno="2949"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="2950"><highlight class="comment"><sp/>*<sp/>Description:<sp/>Indicates<sp/>if<sp/>there<sp/>are<sp/>outstanding<sp/>writes<sp/>for<sp/>port<sp/>3.</highlight></codeline>
<codeline lineno="2951"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0x0</highlight></codeline>
<codeline lineno="2952"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>UMCTL2_PORT_3==1</highlight></codeline>
<codeline lineno="2953"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2954" refid="hpm__ddrctl__regs_8h_1add741ea678eb7576262eb47ac8763ad4" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PSTAT_WR_PORT_BUSY_3_MASK<sp/>(0x80000UL)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2955" refid="hpm__ddrctl__regs_8h_1a56d4eb0468d573915bb317224aad04f0" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PSTAT_WR_PORT_BUSY_3_SHIFT<sp/>(19U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2956" refid="hpm__ddrctl__regs_8h_1a7c711d9c76ccc53dbe37edab5c9bfc44" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PSTAT_WR_PORT_BUSY_3_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_PSTAT_WR_PORT_BUSY_3_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_PSTAT_WR_PORT_BUSY_3_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2957"><highlight class="normal"></highlight></codeline>
<codeline lineno="2958"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="2959"><highlight class="comment"><sp/>*<sp/>WR_PORT_BUSY_2<sp/>(R)</highlight></codeline>
<codeline lineno="2960"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="2961"><highlight class="comment"><sp/>*<sp/>Description:<sp/>Indicates<sp/>if<sp/>there<sp/>are<sp/>outstanding<sp/>writes<sp/>for<sp/>port<sp/>2.</highlight></codeline>
<codeline lineno="2962"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0x0</highlight></codeline>
<codeline lineno="2963"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>UMCTL2_PORT_2==1</highlight></codeline>
<codeline lineno="2964"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2965" refid="hpm__ddrctl__regs_8h_1a69914c9842591e073d132d66639ca1f7" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PSTAT_WR_PORT_BUSY_2_MASK<sp/>(0x40000UL)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2966" refid="hpm__ddrctl__regs_8h_1aeef29d14539fdc50906749937cae95c2" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PSTAT_WR_PORT_BUSY_2_SHIFT<sp/>(18U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2967" refid="hpm__ddrctl__regs_8h_1ae62fd7f749fcaf32615cc5bcd84c09cd" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PSTAT_WR_PORT_BUSY_2_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_PSTAT_WR_PORT_BUSY_2_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_PSTAT_WR_PORT_BUSY_2_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2968"><highlight class="normal"></highlight></codeline>
<codeline lineno="2969"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="2970"><highlight class="comment"><sp/>*<sp/>WR_PORT_BUSY_1<sp/>(R)</highlight></codeline>
<codeline lineno="2971"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="2972"><highlight class="comment"><sp/>*<sp/>Description:<sp/>Indicates<sp/>if<sp/>there<sp/>are<sp/>outstanding<sp/>writes<sp/>for<sp/>port<sp/>1.</highlight></codeline>
<codeline lineno="2973"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0x0</highlight></codeline>
<codeline lineno="2974"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>UMCTL2_PORT_1==1</highlight></codeline>
<codeline lineno="2975"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2976" refid="hpm__ddrctl__regs_8h_1a1f3953bd055114d58131d0f2abf5ba9f" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PSTAT_WR_PORT_BUSY_1_MASK<sp/>(0x20000UL)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2977" refid="hpm__ddrctl__regs_8h_1ac5928b8daa1e28b66f6db3f99c101f7a" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PSTAT_WR_PORT_BUSY_1_SHIFT<sp/>(17U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2978" refid="hpm__ddrctl__regs_8h_1aa1f4f8afeb6ca1433d50d0c2e90606a7" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PSTAT_WR_PORT_BUSY_1_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_PSTAT_WR_PORT_BUSY_1_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_PSTAT_WR_PORT_BUSY_1_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2979"><highlight class="normal"></highlight></codeline>
<codeline lineno="2980"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="2981"><highlight class="comment"><sp/>*<sp/>WR_PORT_BUSY_0<sp/>(R)</highlight></codeline>
<codeline lineno="2982"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="2983"><highlight class="comment"><sp/>*<sp/>Description:<sp/>Indicates<sp/>if<sp/>there<sp/>are<sp/>outstanding<sp/>writes<sp/>for<sp/>port<sp/>0.</highlight></codeline>
<codeline lineno="2984"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0x0</highlight></codeline>
<codeline lineno="2985"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>UMCTL2_PORT_0==1</highlight></codeline>
<codeline lineno="2986"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2987" refid="hpm__ddrctl__regs_8h_1a70b43f5576273b34ee7e351120ca5fbb" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PSTAT_WR_PORT_BUSY_0_MASK<sp/>(0x10000UL)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2988" refid="hpm__ddrctl__regs_8h_1a7a32faf1aafef67f4e28335fbabfac44" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PSTAT_WR_PORT_BUSY_0_SHIFT<sp/>(16U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2989" refid="hpm__ddrctl__regs_8h_1a184d6a1246ca7b9bf38bc1edac0dca9a" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PSTAT_WR_PORT_BUSY_0_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_PSTAT_WR_PORT_BUSY_0_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_PSTAT_WR_PORT_BUSY_0_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2990"><highlight class="normal"></highlight></codeline>
<codeline lineno="2991"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="2992"><highlight class="comment"><sp/>*<sp/>RD_PORT_BUSY_15<sp/>(R)</highlight></codeline>
<codeline lineno="2993"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="2994"><highlight class="comment"><sp/>*<sp/>Description:<sp/>Indicates<sp/>if<sp/>there<sp/>are<sp/>outstanding<sp/>reads<sp/>for<sp/>port<sp/>15.</highlight></codeline>
<codeline lineno="2995"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0x0</highlight></codeline>
<codeline lineno="2996"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>UMCTL2_PORT_15==1</highlight></codeline>
<codeline lineno="2997"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2998" refid="hpm__ddrctl__regs_8h_1a87a89e72fc34db3af996a2559cb8dac4" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PSTAT_RD_PORT_BUSY_15_MASK<sp/>(0x8000U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2999" refid="hpm__ddrctl__regs_8h_1ae1f7e21e0c6dc8e0566f4fa75e5f5023" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PSTAT_RD_PORT_BUSY_15_SHIFT<sp/>(15U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3000" refid="hpm__ddrctl__regs_8h_1a7bfd60741ec97aa9d3fea3108221808a" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PSTAT_RD_PORT_BUSY_15_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_PSTAT_RD_PORT_BUSY_15_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_PSTAT_RD_PORT_BUSY_15_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3001"><highlight class="normal"></highlight></codeline>
<codeline lineno="3002"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="3003"><highlight class="comment"><sp/>*<sp/>RD_PORT_BUSY_14<sp/>(R)</highlight></codeline>
<codeline lineno="3004"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="3005"><highlight class="comment"><sp/>*<sp/>Description:<sp/>Indicates<sp/>if<sp/>there<sp/>are<sp/>outstanding<sp/>reads<sp/>for<sp/>port<sp/>14.</highlight></codeline>
<codeline lineno="3006"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0x0</highlight></codeline>
<codeline lineno="3007"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>UMCTL2_PORT_14==1</highlight></codeline>
<codeline lineno="3008"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3009" refid="hpm__ddrctl__regs_8h_1a7b189e55a2d4b33c37342c8c53413987" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PSTAT_RD_PORT_BUSY_14_MASK<sp/>(0x4000U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3010" refid="hpm__ddrctl__regs_8h_1a9ffe7cd09b0c2388df4528118b09e90f" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PSTAT_RD_PORT_BUSY_14_SHIFT<sp/>(14U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3011" refid="hpm__ddrctl__regs_8h_1a3fea2aa497b47dc552e1dad58f32c4a8" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PSTAT_RD_PORT_BUSY_14_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_PSTAT_RD_PORT_BUSY_14_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_PSTAT_RD_PORT_BUSY_14_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3012"><highlight class="normal"></highlight></codeline>
<codeline lineno="3013"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="3014"><highlight class="comment"><sp/>*<sp/>RD_PORT_BUSY_13<sp/>(R)</highlight></codeline>
<codeline lineno="3015"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="3016"><highlight class="comment"><sp/>*<sp/>Description:<sp/>Indicates<sp/>if<sp/>there<sp/>are<sp/>outstanding<sp/>reads<sp/>for<sp/>port<sp/>13.</highlight></codeline>
<codeline lineno="3017"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0x0</highlight></codeline>
<codeline lineno="3018"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>UMCTL2_PORT_13==1</highlight></codeline>
<codeline lineno="3019"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3020" refid="hpm__ddrctl__regs_8h_1a142902f1f9fb936030543968c03759fa" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PSTAT_RD_PORT_BUSY_13_MASK<sp/>(0x2000U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3021" refid="hpm__ddrctl__regs_8h_1a333dd3b7d311b1ff248de3771fe27217" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PSTAT_RD_PORT_BUSY_13_SHIFT<sp/>(13U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3022" refid="hpm__ddrctl__regs_8h_1aab8f21a1b46aeae5b066e9eb0fce359e" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PSTAT_RD_PORT_BUSY_13_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_PSTAT_RD_PORT_BUSY_13_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_PSTAT_RD_PORT_BUSY_13_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3023"><highlight class="normal"></highlight></codeline>
<codeline lineno="3024"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="3025"><highlight class="comment"><sp/>*<sp/>RD_PORT_BUSY_12<sp/>(R)</highlight></codeline>
<codeline lineno="3026"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="3027"><highlight class="comment"><sp/>*<sp/>Description:<sp/>Indicates<sp/>if<sp/>there<sp/>are<sp/>outstanding<sp/>reads<sp/>for<sp/>port<sp/>12.</highlight></codeline>
<codeline lineno="3028"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0x0</highlight></codeline>
<codeline lineno="3029"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>UMCTL2_PORT_12==1</highlight></codeline>
<codeline lineno="3030"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3031" refid="hpm__ddrctl__regs_8h_1ae7ee42726a7fa4b5ffddd261ce992ec3" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PSTAT_RD_PORT_BUSY_12_MASK<sp/>(0x1000U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3032" refid="hpm__ddrctl__regs_8h_1acd25fb2fa9d9cd31e07476c4b59cdc18" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PSTAT_RD_PORT_BUSY_12_SHIFT<sp/>(12U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3033" refid="hpm__ddrctl__regs_8h_1ad649e283f6b9e89dfa31c222582d1584" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PSTAT_RD_PORT_BUSY_12_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_PSTAT_RD_PORT_BUSY_12_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_PSTAT_RD_PORT_BUSY_12_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3034"><highlight class="normal"></highlight></codeline>
<codeline lineno="3035"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="3036"><highlight class="comment"><sp/>*<sp/>RD_PORT_BUSY_11<sp/>(R)</highlight></codeline>
<codeline lineno="3037"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="3038"><highlight class="comment"><sp/>*<sp/>Description:<sp/>Indicates<sp/>if<sp/>there<sp/>are<sp/>outstanding<sp/>reads<sp/>for<sp/>port<sp/>11.</highlight></codeline>
<codeline lineno="3039"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0x0</highlight></codeline>
<codeline lineno="3040"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>UMCTL2_PORT_11==1</highlight></codeline>
<codeline lineno="3041"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3042" refid="hpm__ddrctl__regs_8h_1a8e26c8ab4a44249274759e7d923b42e6" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PSTAT_RD_PORT_BUSY_11_MASK<sp/>(0x800U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3043" refid="hpm__ddrctl__regs_8h_1a74709cc1b5ccd00e23a752c2d527a7ce" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PSTAT_RD_PORT_BUSY_11_SHIFT<sp/>(11U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3044" refid="hpm__ddrctl__regs_8h_1a312c2752fd2b4e33beff7486dd990614" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PSTAT_RD_PORT_BUSY_11_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_PSTAT_RD_PORT_BUSY_11_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_PSTAT_RD_PORT_BUSY_11_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3045"><highlight class="normal"></highlight></codeline>
<codeline lineno="3046"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="3047"><highlight class="comment"><sp/>*<sp/>RD_PORT_BUSY_10<sp/>(R)</highlight></codeline>
<codeline lineno="3048"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="3049"><highlight class="comment"><sp/>*<sp/>Description:<sp/>Indicates<sp/>if<sp/>there<sp/>are<sp/>outstanding<sp/>reads<sp/>for<sp/>port<sp/>10.</highlight></codeline>
<codeline lineno="3050"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0x0</highlight></codeline>
<codeline lineno="3051"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>UMCTL2_PORT_10==1</highlight></codeline>
<codeline lineno="3052"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3053" refid="hpm__ddrctl__regs_8h_1ab239a31df0f58dbdc80572ad55949bb7" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PSTAT_RD_PORT_BUSY_10_MASK<sp/>(0x400U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3054" refid="hpm__ddrctl__regs_8h_1ae92162d9c41de0938a6fc6907e88a620" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PSTAT_RD_PORT_BUSY_10_SHIFT<sp/>(10U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3055" refid="hpm__ddrctl__regs_8h_1aec41f1ee7c43d09eaed085d3a3d1ee58" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PSTAT_RD_PORT_BUSY_10_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_PSTAT_RD_PORT_BUSY_10_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_PSTAT_RD_PORT_BUSY_10_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3056"><highlight class="normal"></highlight></codeline>
<codeline lineno="3057"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="3058"><highlight class="comment"><sp/>*<sp/>RD_PORT_BUSY_9<sp/>(R)</highlight></codeline>
<codeline lineno="3059"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="3060"><highlight class="comment"><sp/>*<sp/>Description:<sp/>Indicates<sp/>if<sp/>there<sp/>are<sp/>outstanding<sp/>reads<sp/>for<sp/>port<sp/>9.</highlight></codeline>
<codeline lineno="3061"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0x0</highlight></codeline>
<codeline lineno="3062"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>UMCTL2_PORT_9==1</highlight></codeline>
<codeline lineno="3063"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3064" refid="hpm__ddrctl__regs_8h_1aab902f5b2c645ccef2b49eced81a12ca" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PSTAT_RD_PORT_BUSY_9_MASK<sp/>(0x200U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3065" refid="hpm__ddrctl__regs_8h_1a2e5af7491ef35c28ac041347c6ff6f1e" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PSTAT_RD_PORT_BUSY_9_SHIFT<sp/>(9U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3066" refid="hpm__ddrctl__regs_8h_1ade0bb8b0362b6dcf3c21fde42a5c95a4" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PSTAT_RD_PORT_BUSY_9_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_PSTAT_RD_PORT_BUSY_9_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_PSTAT_RD_PORT_BUSY_9_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3067"><highlight class="normal"></highlight></codeline>
<codeline lineno="3068"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="3069"><highlight class="comment"><sp/>*<sp/>RD_PORT_BUSY_8<sp/>(R)</highlight></codeline>
<codeline lineno="3070"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="3071"><highlight class="comment"><sp/>*<sp/>Description:<sp/>Indicates<sp/>if<sp/>there<sp/>are<sp/>outstanding<sp/>reads<sp/>for<sp/>port<sp/>8.</highlight></codeline>
<codeline lineno="3072"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0x0</highlight></codeline>
<codeline lineno="3073"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>UMCTL2_PORT_8==1</highlight></codeline>
<codeline lineno="3074"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3075" refid="hpm__ddrctl__regs_8h_1a2b604809e5ddf342f90bca0ad6749549" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PSTAT_RD_PORT_BUSY_8_MASK<sp/>(0x100U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3076" refid="hpm__ddrctl__regs_8h_1a570bb7e329b2b8045c5c9cb9e632fb67" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PSTAT_RD_PORT_BUSY_8_SHIFT<sp/>(8U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3077" refid="hpm__ddrctl__regs_8h_1a9f36c7def62eb1892d32daf1a9511805" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PSTAT_RD_PORT_BUSY_8_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_PSTAT_RD_PORT_BUSY_8_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_PSTAT_RD_PORT_BUSY_8_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3078"><highlight class="normal"></highlight></codeline>
<codeline lineno="3079"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="3080"><highlight class="comment"><sp/>*<sp/>RD_PORT_BUSY_7<sp/>(R)</highlight></codeline>
<codeline lineno="3081"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="3082"><highlight class="comment"><sp/>*<sp/>Description:<sp/>Indicates<sp/>if<sp/>there<sp/>are<sp/>outstanding<sp/>reads<sp/>for<sp/>port<sp/>7.</highlight></codeline>
<codeline lineno="3083"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0x0</highlight></codeline>
<codeline lineno="3084"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>UMCTL2_PORT_7==1</highlight></codeline>
<codeline lineno="3085"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3086" refid="hpm__ddrctl__regs_8h_1a11d92e20fe178300444d8ff436795bed" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PSTAT_RD_PORT_BUSY_7_MASK<sp/>(0x80U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3087" refid="hpm__ddrctl__regs_8h_1ae630bf9a3afeba28644c7f6464464108" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PSTAT_RD_PORT_BUSY_7_SHIFT<sp/>(7U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3088" refid="hpm__ddrctl__regs_8h_1a10a7b29f8fdfda1a300e3d263303ea00" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PSTAT_RD_PORT_BUSY_7_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_PSTAT_RD_PORT_BUSY_7_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_PSTAT_RD_PORT_BUSY_7_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3089"><highlight class="normal"></highlight></codeline>
<codeline lineno="3090"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="3091"><highlight class="comment"><sp/>*<sp/>RD_PORT_BUSY_6<sp/>(R)</highlight></codeline>
<codeline lineno="3092"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="3093"><highlight class="comment"><sp/>*<sp/>Description:<sp/>Indicates<sp/>if<sp/>there<sp/>are<sp/>outstanding<sp/>reads<sp/>for<sp/>port<sp/>6.</highlight></codeline>
<codeline lineno="3094"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0x0</highlight></codeline>
<codeline lineno="3095"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>UMCTL2_PORT_6==1</highlight></codeline>
<codeline lineno="3096"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3097" refid="hpm__ddrctl__regs_8h_1a96e83c5effa195a13999d5102b999248" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PSTAT_RD_PORT_BUSY_6_MASK<sp/>(0x40U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3098" refid="hpm__ddrctl__regs_8h_1a7177a002c68bec721087cf73fc670b05" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PSTAT_RD_PORT_BUSY_6_SHIFT<sp/>(6U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3099" refid="hpm__ddrctl__regs_8h_1aa11cc1f058c5cfc56e43a60764f976e4" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PSTAT_RD_PORT_BUSY_6_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_PSTAT_RD_PORT_BUSY_6_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_PSTAT_RD_PORT_BUSY_6_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3100"><highlight class="normal"></highlight></codeline>
<codeline lineno="3101"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="3102"><highlight class="comment"><sp/>*<sp/>RD_PORT_BUSY_5<sp/>(R)</highlight></codeline>
<codeline lineno="3103"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="3104"><highlight class="comment"><sp/>*<sp/>Description:<sp/>Indicates<sp/>if<sp/>there<sp/>are<sp/>outstanding<sp/>reads<sp/>for<sp/>port<sp/>5.</highlight></codeline>
<codeline lineno="3105"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0x0</highlight></codeline>
<codeline lineno="3106"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>UMCTL2_PORT_5==1</highlight></codeline>
<codeline lineno="3107"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3108" refid="hpm__ddrctl__regs_8h_1a249c39f7aa6b90f4deca37bf8e41f66c" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PSTAT_RD_PORT_BUSY_5_MASK<sp/>(0x20U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3109" refid="hpm__ddrctl__regs_8h_1a5e708a442bde17373c647457bfaea44b" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PSTAT_RD_PORT_BUSY_5_SHIFT<sp/>(5U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3110" refid="hpm__ddrctl__regs_8h_1af8b521f8c8cf9412531f8621947779e1" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PSTAT_RD_PORT_BUSY_5_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_PSTAT_RD_PORT_BUSY_5_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_PSTAT_RD_PORT_BUSY_5_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3111"><highlight class="normal"></highlight></codeline>
<codeline lineno="3112"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="3113"><highlight class="comment"><sp/>*<sp/>RD_PORT_BUSY_4<sp/>(R)</highlight></codeline>
<codeline lineno="3114"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="3115"><highlight class="comment"><sp/>*<sp/>Description:<sp/>Indicates<sp/>if<sp/>there<sp/>are<sp/>outstanding<sp/>reads<sp/>for<sp/>port<sp/>4.</highlight></codeline>
<codeline lineno="3116"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0x0</highlight></codeline>
<codeline lineno="3117"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>UMCTL2_PORT_4==1</highlight></codeline>
<codeline lineno="3118"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3119" refid="hpm__ddrctl__regs_8h_1ad0f31f4c86fac5833981ee37cc44f140" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PSTAT_RD_PORT_BUSY_4_MASK<sp/>(0x10U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3120" refid="hpm__ddrctl__regs_8h_1a7c13041e3f4ace3d8bdcb4223bde53f2" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PSTAT_RD_PORT_BUSY_4_SHIFT<sp/>(4U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3121" refid="hpm__ddrctl__regs_8h_1a8468c92061e82e9ac203e2f936a8d6f1" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PSTAT_RD_PORT_BUSY_4_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_PSTAT_RD_PORT_BUSY_4_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_PSTAT_RD_PORT_BUSY_4_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3122"><highlight class="normal"></highlight></codeline>
<codeline lineno="3123"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="3124"><highlight class="comment"><sp/>*<sp/>RD_PORT_BUSY_3<sp/>(R)</highlight></codeline>
<codeline lineno="3125"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="3126"><highlight class="comment"><sp/>*<sp/>Description:<sp/>Indicates<sp/>if<sp/>there<sp/>are<sp/>outstanding<sp/>reads<sp/>for<sp/>port<sp/>3.</highlight></codeline>
<codeline lineno="3127"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0x0</highlight></codeline>
<codeline lineno="3128"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>UMCTL2_PORT_3==1</highlight></codeline>
<codeline lineno="3129"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3130" refid="hpm__ddrctl__regs_8h_1a3a8f413f6d99eebf751d5b2da054c7ba" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PSTAT_RD_PORT_BUSY_3_MASK<sp/>(0x8U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3131" refid="hpm__ddrctl__regs_8h_1a0e7be72052eb5f552d0ebf2b023ce52d" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PSTAT_RD_PORT_BUSY_3_SHIFT<sp/>(3U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3132" refid="hpm__ddrctl__regs_8h_1a857ef9cacbbc67ef82a0551948a293c8" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PSTAT_RD_PORT_BUSY_3_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_PSTAT_RD_PORT_BUSY_3_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_PSTAT_RD_PORT_BUSY_3_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3133"><highlight class="normal"></highlight></codeline>
<codeline lineno="3134"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="3135"><highlight class="comment"><sp/>*<sp/>RD_PORT_BUSY_2<sp/>(R)</highlight></codeline>
<codeline lineno="3136"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="3137"><highlight class="comment"><sp/>*<sp/>Description:<sp/>Indicates<sp/>if<sp/>there<sp/>are<sp/>outstanding<sp/>reads<sp/>for<sp/>port<sp/>2.</highlight></codeline>
<codeline lineno="3138"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0x0</highlight></codeline>
<codeline lineno="3139"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>UMCTL2_PORT_2==1</highlight></codeline>
<codeline lineno="3140"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3141" refid="hpm__ddrctl__regs_8h_1ab0a5ad49ba16540777908dd420f924e2" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PSTAT_RD_PORT_BUSY_2_MASK<sp/>(0x4U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3142" refid="hpm__ddrctl__regs_8h_1ab14603f869ee6fbc53499284ba106d5f" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PSTAT_RD_PORT_BUSY_2_SHIFT<sp/>(2U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3143" refid="hpm__ddrctl__regs_8h_1aafe4e0c79e63ec8bc2b693cc0e0b3585" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PSTAT_RD_PORT_BUSY_2_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_PSTAT_RD_PORT_BUSY_2_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_PSTAT_RD_PORT_BUSY_2_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3144"><highlight class="normal"></highlight></codeline>
<codeline lineno="3145"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="3146"><highlight class="comment"><sp/>*<sp/>RD_PORT_BUSY_1<sp/>(R)</highlight></codeline>
<codeline lineno="3147"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="3148"><highlight class="comment"><sp/>*<sp/>Description:<sp/>Indicates<sp/>if<sp/>there<sp/>are<sp/>outstanding<sp/>reads<sp/>for<sp/>port<sp/>1.</highlight></codeline>
<codeline lineno="3149"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0x0</highlight></codeline>
<codeline lineno="3150"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>UMCTL2_PORT_1==1</highlight></codeline>
<codeline lineno="3151"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3152" refid="hpm__ddrctl__regs_8h_1acac256abfc44f28ccc34785602ecc0a2" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PSTAT_RD_PORT_BUSY_1_MASK<sp/>(0x2U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3153" refid="hpm__ddrctl__regs_8h_1a24217231e77859cf2c7c0db0fb61cdd4" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PSTAT_RD_PORT_BUSY_1_SHIFT<sp/>(1U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3154" refid="hpm__ddrctl__regs_8h_1a23f2b96959047d7daa81d0f228e42d34" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PSTAT_RD_PORT_BUSY_1_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_PSTAT_RD_PORT_BUSY_1_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_PSTAT_RD_PORT_BUSY_1_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3155"><highlight class="normal"></highlight></codeline>
<codeline lineno="3156"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="3157"><highlight class="comment"><sp/>*<sp/>RD_PORT_BUSY_0<sp/>(R)</highlight></codeline>
<codeline lineno="3158"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="3159"><highlight class="comment"><sp/>*<sp/>Description:<sp/>Indicates<sp/>if<sp/>there<sp/>are<sp/>outstanding<sp/>reads<sp/>for<sp/>port<sp/>0.</highlight></codeline>
<codeline lineno="3160"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0x0</highlight></codeline>
<codeline lineno="3161"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>UMCTL2_PORT_0==1</highlight></codeline>
<codeline lineno="3162"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3163" refid="hpm__ddrctl__regs_8h_1aa24c7b9f2a51dfc6c0ec1a19e995f707" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PSTAT_RD_PORT_BUSY_0_MASK<sp/>(0x1U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3164" refid="hpm__ddrctl__regs_8h_1a2ad52267ded31484f61fffc38009fb92" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PSTAT_RD_PORT_BUSY_0_SHIFT<sp/>(0U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3165" refid="hpm__ddrctl__regs_8h_1a09c1292309d2791e5161831dc544fe66" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PSTAT_RD_PORT_BUSY_0_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_PSTAT_RD_PORT_BUSY_0_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_PSTAT_RD_PORT_BUSY_0_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3166"><highlight class="normal"></highlight></codeline>
<codeline lineno="3167"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Bitfield<sp/>definition<sp/>for<sp/>register:<sp/>PCCFG<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3168"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="3169"><highlight class="comment"><sp/>*<sp/>PAGEMATCH_LIMIT<sp/>(R/W)</highlight></codeline>
<codeline lineno="3170"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="3171"><highlight class="comment"><sp/>*<sp/>Description:<sp/>Page<sp/>match<sp/>four<sp/>limit.<sp/>If<sp/>set<sp/>to<sp/>1,<sp/>limits<sp/>the<sp/>number<sp/>of<sp/>consecutive<sp/>same<sp/>page<sp/>DDRC<sp/>transactions<sp/>that<sp/>can<sp/>be<sp/>granted<sp/>by<sp/>the<sp/>Port<sp/>Arbiter<sp/>to<sp/>four<sp/>when<sp/>Page<sp/>Match<sp/>feature<sp/>is<sp/>enabled.<sp/><sp/><sp/><sp/>If<sp/>set<sp/>to<sp/>0,<sp/>there<sp/>is<sp/>no<sp/>limit<sp/>imposed<sp/>on<sp/>number<sp/>of<sp/>consecutive<sp/>same<sp/>page<sp/>DDRC<sp/>transactions.</highlight></codeline>
<codeline lineno="3172"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0x0</highlight></codeline>
<codeline lineno="3173"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>Always</highlight></codeline>
<codeline lineno="3174"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3175" refid="hpm__ddrctl__regs_8h_1a24c4f4df96f61de2e47dae02bd0cb6cf" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PCCFG_PAGEMATCH_LIMIT_MASK<sp/>(0x10U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3176" refid="hpm__ddrctl__regs_8h_1a7ce93f4fe56c5ff4c89b8c434bae78c7" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PCCFG_PAGEMATCH_LIMIT_SHIFT<sp/>(4U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3177" refid="hpm__ddrctl__regs_8h_1a67039dbea31c07650cbd6bbcd592f835" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PCCFG_PAGEMATCH_LIMIT_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>DDRCTL_PCCFG_PAGEMATCH_LIMIT_SHIFT)<sp/>&amp;<sp/>DDRCTL_PCCFG_PAGEMATCH_LIMIT_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3178" refid="hpm__ddrctl__regs_8h_1a376f252114406e063183811de64b1d69" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PCCFG_PAGEMATCH_LIMIT_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_PCCFG_PAGEMATCH_LIMIT_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_PCCFG_PAGEMATCH_LIMIT_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3179"><highlight class="normal"></highlight></codeline>
<codeline lineno="3180"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="3181"><highlight class="comment"><sp/>*<sp/>GO2CRITICAL_EN<sp/>(R/W)</highlight></codeline>
<codeline lineno="3182"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="3183"><highlight class="comment"><sp/>*<sp/>Description:<sp/>If<sp/>set<sp/>to<sp/>1<sp/>(enabled),<sp/>sets<sp/>co_gs_go2critical_wr<sp/>and<sp/>co_gs_go2critical_rd<sp/>signals<sp/>going<sp/>to<sp/>DDRC<sp/>based<sp/>on<sp/>urgent<sp/>input<sp/>(awurgent,<sp/>arurgent)<sp/>coming<sp/>from<sp/>AXI<sp/>master.<sp/>If<sp/>set<sp/>to<sp/>0<sp/>(disabled),<sp/>co_gs_go2critical_wr<sp/>and<sp/>co_gs_go2critical_rd<sp/>signals<sp/>at<sp/>DDRC<sp/>are<sp/>driven<sp/>to<sp/>1b&apos;0.</highlight></codeline>
<codeline lineno="3184"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0x0</highlight></codeline>
<codeline lineno="3185"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>Always</highlight></codeline>
<codeline lineno="3186"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3187" refid="hpm__ddrctl__regs_8h_1a5db3939710cc12ab696e9ff84753cb10" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PCCFG_GO2CRITICAL_EN_MASK<sp/>(0x1U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3188" refid="hpm__ddrctl__regs_8h_1aa90632b1034872014d12f26cfee66989" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PCCFG_GO2CRITICAL_EN_SHIFT<sp/>(0U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3189" refid="hpm__ddrctl__regs_8h_1a2ef07d2cf5d5fc15a0e34f32b0c8c5e7" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PCCFG_GO2CRITICAL_EN_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>DDRCTL_PCCFG_GO2CRITICAL_EN_SHIFT)<sp/>&amp;<sp/>DDRCTL_PCCFG_GO2CRITICAL_EN_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3190" refid="hpm__ddrctl__regs_8h_1a7528b784f6f59fe10acc1da4367547c7" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PCCFG_GO2CRITICAL_EN_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_PCCFG_GO2CRITICAL_EN_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_PCCFG_GO2CRITICAL_EN_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3191"><highlight class="normal"></highlight></codeline>
<codeline lineno="3192"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Bitfield<sp/>definition<sp/>for<sp/>register<sp/>of<sp/>struct<sp/>array<sp/>PCFG:<sp/>R<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3193"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="3194"><highlight class="comment"><sp/>*<sp/>RD_PORT_PAGEMATCH_EN<sp/>(R/W)</highlight></codeline>
<codeline lineno="3195"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="3196"><highlight class="comment"><sp/>*<sp/>Description:<sp/>If<sp/>set<sp/>to<sp/>1,<sp/>enables<sp/>the<sp/>Page<sp/>Match<sp/>feature.<sp/>If<sp/>enabled,<sp/>once<sp/>a<sp/>requesting<sp/>port<sp/>is<sp/>granted,<sp/>the<sp/>port<sp/>is<sp/>continued<sp/>to<sp/>be<sp/>granted<sp/>if<sp/>the<sp/>following<sp/>immediate<sp/>commands<sp/>are<sp/>to<sp/>the<sp/>same<sp/>memory<sp/>page<sp/>(i.e.<sp/>same<sp/>bank<sp/>and<sp/>same<sp/>row).<sp/>See<sp/>also<sp/>related<sp/>PCCFG.pagematch_limit<sp/>register.</highlight></codeline>
<codeline lineno="3197"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>&quot;(MEMC_DDR4_EN==1)<sp/>?<sp/>0x0<sp/>:<sp/>0x1&quot;</highlight></codeline>
<codeline lineno="3198"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>Always</highlight></codeline>
<codeline lineno="3199"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3200" refid="hpm__ddrctl__regs_8h_1a8551874ab26eba6c3157c43bb5f10bfe" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PCFG_R_RD_PORT_PAGEMATCH_EN_MASK<sp/>(0x4000U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3201" refid="hpm__ddrctl__regs_8h_1ac97b6dd6bf53924e122fc47b3736317e" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PCFG_R_RD_PORT_PAGEMATCH_EN_SHIFT<sp/>(14U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3202" refid="hpm__ddrctl__regs_8h_1a40be360a7709e8fb772a4da8e971fbb5" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PCFG_R_RD_PORT_PAGEMATCH_EN_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>DDRCTL_PCFG_R_RD_PORT_PAGEMATCH_EN_SHIFT)<sp/>&amp;<sp/>DDRCTL_PCFG_R_RD_PORT_PAGEMATCH_EN_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3203" refid="hpm__ddrctl__regs_8h_1ac9e92e68515aa5828719d1a395d6d443" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PCFG_R_RD_PORT_PAGEMATCH_EN_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_PCFG_R_RD_PORT_PAGEMATCH_EN_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_PCFG_R_RD_PORT_PAGEMATCH_EN_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3204"><highlight class="normal"></highlight></codeline>
<codeline lineno="3205"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="3206"><highlight class="comment"><sp/>*<sp/>RD_PORT_URGENT_EN<sp/>(R/W)</highlight></codeline>
<codeline lineno="3207"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="3208"><highlight class="comment"><sp/>*<sp/>Description:<sp/>If<sp/>set<sp/>to<sp/>1,<sp/>enables<sp/>the<sp/>AXI<sp/>urgent<sp/>sideband<sp/>signal<sp/>(arurgent).<sp/>When<sp/>enabled<sp/>and<sp/>arurgent<sp/>is<sp/>asserted<sp/>by<sp/>the<sp/>master,<sp/>that<sp/>port<sp/>becomes<sp/>the<sp/>highest<sp/>priority<sp/>and<sp/>co_gs_go2critical_rd<sp/>signal<sp/>to<sp/>DDRC<sp/>is<sp/>asserted<sp/>if<sp/>enabled<sp/>in<sp/>PCCFG.go2critical_en<sp/>register.<sp/>Note<sp/>that<sp/>arurgent<sp/>signal<sp/>can<sp/>be<sp/>asserted<sp/>anytime<sp/>and<sp/>as<sp/>long<sp/>as<sp/>required<sp/>which<sp/>is<sp/>independent<sp/>of<sp/>address<sp/>handshaking<sp/>(it<sp/>is<sp/>not<sp/>associated<sp/>with<sp/>any<sp/>particular<sp/>command).</highlight></codeline>
<codeline lineno="3209"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0x0</highlight></codeline>
<codeline lineno="3210"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>Always</highlight></codeline>
<codeline lineno="3211"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3212" refid="hpm__ddrctl__regs_8h_1a1c73fcc4e0eae4134a35e06682a9d9c3" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PCFG_R_RD_PORT_URGENT_EN_MASK<sp/>(0x2000U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3213" refid="hpm__ddrctl__regs_8h_1a1c4532cc3f3ba3ddf8ef315bc0b935ac" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PCFG_R_RD_PORT_URGENT_EN_SHIFT<sp/>(13U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3214" refid="hpm__ddrctl__regs_8h_1a080ac545b8767c16a611d2ade969b08e" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PCFG_R_RD_PORT_URGENT_EN_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>DDRCTL_PCFG_R_RD_PORT_URGENT_EN_SHIFT)<sp/>&amp;<sp/>DDRCTL_PCFG_R_RD_PORT_URGENT_EN_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3215" refid="hpm__ddrctl__regs_8h_1a879b6a09f8165188d9487e79d8b010a1" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PCFG_R_RD_PORT_URGENT_EN_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_PCFG_R_RD_PORT_URGENT_EN_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_PCFG_R_RD_PORT_URGENT_EN_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3216"><highlight class="normal"></highlight></codeline>
<codeline lineno="3217"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="3218"><highlight class="comment"><sp/>*<sp/>RD_PORT_AGING_EN<sp/>(R/W)</highlight></codeline>
<codeline lineno="3219"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="3220"><highlight class="comment"><sp/>*<sp/>Description:<sp/>If<sp/>set<sp/>to<sp/>1,<sp/>enables<sp/>aging<sp/>function<sp/>for<sp/>the<sp/>read<sp/>channel<sp/>of<sp/>the<sp/>port.</highlight></codeline>
<codeline lineno="3221"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0x0</highlight></codeline>
<codeline lineno="3222"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>Always</highlight></codeline>
<codeline lineno="3223"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3224" refid="hpm__ddrctl__regs_8h_1a70f8a4ef4a3f857e9dfb1eb608fa5712" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PCFG_R_RD_PORT_AGING_EN_MASK<sp/>(0x1000U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3225" refid="hpm__ddrctl__regs_8h_1a2351884d128de8c0a6cd3c62a476be91" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PCFG_R_RD_PORT_AGING_EN_SHIFT<sp/>(12U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3226" refid="hpm__ddrctl__regs_8h_1a262ebcfedd446b33fa905f4548b9c228" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PCFG_R_RD_PORT_AGING_EN_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>DDRCTL_PCFG_R_RD_PORT_AGING_EN_SHIFT)<sp/>&amp;<sp/>DDRCTL_PCFG_R_RD_PORT_AGING_EN_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3227" refid="hpm__ddrctl__regs_8h_1aae906d405274dd1d306f18d73969731a" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PCFG_R_RD_PORT_AGING_EN_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_PCFG_R_RD_PORT_AGING_EN_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_PCFG_R_RD_PORT_AGING_EN_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3228"><highlight class="normal"></highlight></codeline>
<codeline lineno="3229"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="3230"><highlight class="comment"><sp/>*<sp/>RD_PORT_PRIORITY<sp/>(R/W)</highlight></codeline>
<codeline lineno="3231"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="3232"><highlight class="comment"><sp/>*<sp/>Description:<sp/>Determines<sp/>the<sp/>initial<sp/>load<sp/>value<sp/>of<sp/>read<sp/>aging<sp/>counters.<sp/>These<sp/>counters<sp/>will<sp/>be<sp/>parallel<sp/>loaded<sp/>after<sp/>reset,<sp/>or<sp/>after<sp/>each<sp/>grant<sp/>to<sp/>the<sp/>corresponding<sp/>port.<sp/>The<sp/>aging<sp/>counters<sp/>down-count<sp/>every<sp/>clock<sp/>cycle<sp/>where<sp/>the<sp/>port<sp/>is<sp/>requesting<sp/>but<sp/>not<sp/>granted.<sp/>The<sp/>higher<sp/>significant<sp/>5-bits<sp/>of<sp/>the<sp/>read<sp/>aging<sp/>counter<sp/>sets<sp/>the<sp/>priority<sp/>of<sp/>the<sp/><sp/><sp/><sp/><sp/>read<sp/>channel<sp/>of<sp/>a<sp/>given<sp/>port.<sp/>Port&apos;s<sp/>priority<sp/>will<sp/>increase<sp/>as<sp/>the<sp/>higher<sp/>significant<sp/>5-bits<sp/>of<sp/>the<sp/>counter<sp/>starts<sp/>to<sp/>decrease.</highlight></codeline>
<codeline lineno="3233"><highlight class="comment"><sp/>*<sp/>When<sp/>the<sp/>aging<sp/>counter<sp/>becomes<sp/>0,<sp/>the<sp/>corresponding<sp/>port<sp/>channel<sp/>will<sp/>have<sp/>the<sp/>highest<sp/>priority<sp/>level<sp/>(timeout<sp/>condition</highlight></codeline>
<codeline lineno="3234"><highlight class="comment"><sp/>*<sp/>-<sp/>Priority0).<sp/>For<sp/>multi-port<sp/>configurations,<sp/>the<sp/>aging<sp/>counters<sp/>cannot<sp/>be<sp/>used<sp/>to<sp/>set<sp/>port<sp/>priorities<sp/>when<sp/>external<sp/>dynamic<sp/>priority<sp/>inputs<sp/>(arqos)<sp/>are<sp/>enabled<sp/>(timeout<sp/>is<sp/>still<sp/>applicable).<sp/>For<sp/>single<sp/>port<sp/>configurations,<sp/>the<sp/>aging<sp/>counters<sp/>are<sp/>only<sp/>used<sp/>when<sp/>they<sp/>timeout<sp/>(become<sp/>0)<sp/>to<sp/>force<sp/>read-write<sp/>direction<sp/>switching.<sp/>In<sp/>this<sp/>case,<sp/>external<sp/>dynamic<sp/>priority<sp/>input,<sp/>arqos<sp/>(for<sp/>reads<sp/>only)<sp/>can<sp/>still<sp/>be<sp/>used<sp/>to<sp/>set<sp/>the<sp/>DDRC<sp/>read<sp/>priority<sp/>(2<sp/>priority<sp/>levels:<sp/>low<sp/>priority<sp/>read<sp/>-<sp/>LPR,<sp/>high<sp/>priority<sp/>read<sp/>-<sp/>HPR)<sp/>on<sp/>a<sp/>command<sp/>by<sp/>command<sp/>basis.<sp/>Note:<sp/>The<sp/>two<sp/>LSBs<sp/>of<sp/>this<sp/>register<sp/>field<sp/>are<sp/>tied<sp/>internally<sp/>to<sp/>2&apos;b00.</highlight></codeline>
<codeline lineno="3235"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0x0</highlight></codeline>
<codeline lineno="3236"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>Always</highlight></codeline>
<codeline lineno="3237"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3238" refid="hpm__ddrctl__regs_8h_1aa8b463ea3fcc26691402091356b5f45e" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PCFG_R_RD_PORT_PRIORITY_MASK<sp/>(0x3FFU)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3239" refid="hpm__ddrctl__regs_8h_1ad81fc27eed47c5ab6bf7b3b46ef03f3c" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PCFG_R_RD_PORT_PRIORITY_SHIFT<sp/>(0U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3240" refid="hpm__ddrctl__regs_8h_1a9ba01077b94247d23d580e6ae6e7da87" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PCFG_R_RD_PORT_PRIORITY_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>DDRCTL_PCFG_R_RD_PORT_PRIORITY_SHIFT)<sp/>&amp;<sp/>DDRCTL_PCFG_R_RD_PORT_PRIORITY_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3241" refid="hpm__ddrctl__regs_8h_1a8dab8ad9d7dd8b8bba70de71d480d82d" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PCFG_R_RD_PORT_PRIORITY_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_PCFG_R_RD_PORT_PRIORITY_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_PCFG_R_RD_PORT_PRIORITY_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3242"><highlight class="normal"></highlight></codeline>
<codeline lineno="3243"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Bitfield<sp/>definition<sp/>for<sp/>register<sp/>of<sp/>struct<sp/>array<sp/>PCFG:<sp/>W<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3244"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="3245"><highlight class="comment"><sp/>*<sp/>WR_PORT_PAGEMATCH_EN<sp/>(R/W)</highlight></codeline>
<codeline lineno="3246"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="3247"><highlight class="comment"><sp/>*<sp/>Description:<sp/>If<sp/>set<sp/>to<sp/>1,<sp/>enables<sp/>the<sp/>Page<sp/>Match<sp/>feature.<sp/>If<sp/>enabled,<sp/>once<sp/>a<sp/>requesting<sp/>port<sp/>is<sp/>granted,<sp/>the<sp/>port<sp/>is<sp/>continued<sp/>to<sp/>be<sp/>granted<sp/>if<sp/>the<sp/>following<sp/>immediate<sp/>commands<sp/>are<sp/>to<sp/>the<sp/>same<sp/>memory<sp/>page<sp/>(i.e.<sp/>same<sp/>bank<sp/>and<sp/>same<sp/>row).<sp/>See<sp/>also<sp/>related<sp/>PCCFG.pagematch_limit<sp/>register.</highlight></codeline>
<codeline lineno="3248"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0x1</highlight></codeline>
<codeline lineno="3249"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>Always</highlight></codeline>
<codeline lineno="3250"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3251" refid="hpm__ddrctl__regs_8h_1a1ae0315a4068b94ed55c1ca40da841bd" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PCFG_W_WR_PORT_PAGEMATCH_EN_MASK<sp/>(0x4000U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3252" refid="hpm__ddrctl__regs_8h_1aff27818da9ef88d0280d827f25fa45d7" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PCFG_W_WR_PORT_PAGEMATCH_EN_SHIFT<sp/>(14U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3253" refid="hpm__ddrctl__regs_8h_1a2013af34330a7a7ed6fec114ab22866b" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PCFG_W_WR_PORT_PAGEMATCH_EN_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>DDRCTL_PCFG_W_WR_PORT_PAGEMATCH_EN_SHIFT)<sp/>&amp;<sp/>DDRCTL_PCFG_W_WR_PORT_PAGEMATCH_EN_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3254" refid="hpm__ddrctl__regs_8h_1ab5487dd39d2a9c263054f81893d38bad" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PCFG_W_WR_PORT_PAGEMATCH_EN_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_PCFG_W_WR_PORT_PAGEMATCH_EN_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_PCFG_W_WR_PORT_PAGEMATCH_EN_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3255"><highlight class="normal"></highlight></codeline>
<codeline lineno="3256"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="3257"><highlight class="comment"><sp/>*<sp/>WR_PORT_URGENT_EN<sp/>(R/W)</highlight></codeline>
<codeline lineno="3258"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="3259"><highlight class="comment"><sp/>*<sp/>Description:<sp/>If<sp/>set<sp/>to<sp/>1,<sp/>enables<sp/>the<sp/>AXI<sp/>urgent<sp/>sideband<sp/>signal<sp/>(awurgent).<sp/>When<sp/>enabled<sp/>and<sp/>awurgent<sp/>is<sp/>asserted<sp/>by<sp/>the<sp/>master,<sp/>that<sp/>port<sp/>becomes<sp/>the<sp/>highest<sp/>priority<sp/>and<sp/>co_gs_go2critical_wr<sp/>signal<sp/>to<sp/>DDRC<sp/>is<sp/>asserted<sp/>if<sp/>enabled<sp/>in<sp/>PCCFG.go2critical_en<sp/>register.<sp/>Note<sp/>that<sp/>awurgent<sp/>signal<sp/>can<sp/>be<sp/>asserted<sp/>anytime<sp/>and<sp/>as<sp/>long<sp/>as<sp/>required<sp/>which<sp/>is<sp/>independent<sp/>of<sp/>address<sp/>handshaking<sp/>(it<sp/>is<sp/>not<sp/>associated<sp/>with<sp/>any<sp/>particular<sp/>command).</highlight></codeline>
<codeline lineno="3260"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0x0</highlight></codeline>
<codeline lineno="3261"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>Always</highlight></codeline>
<codeline lineno="3262"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3263" refid="hpm__ddrctl__regs_8h_1abf5d14bd3a0ce66182eba16011e1b5ce" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PCFG_W_WR_PORT_URGENT_EN_MASK<sp/>(0x2000U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3264" refid="hpm__ddrctl__regs_8h_1a692cc5d62cd90f5df9fb97f26bc4a792" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PCFG_W_WR_PORT_URGENT_EN_SHIFT<sp/>(13U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3265" refid="hpm__ddrctl__regs_8h_1a910c5695660463746b5b0c8504dd6359" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PCFG_W_WR_PORT_URGENT_EN_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>DDRCTL_PCFG_W_WR_PORT_URGENT_EN_SHIFT)<sp/>&amp;<sp/>DDRCTL_PCFG_W_WR_PORT_URGENT_EN_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3266" refid="hpm__ddrctl__regs_8h_1a17563ee79375d72e7f41ea0629405d25" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PCFG_W_WR_PORT_URGENT_EN_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_PCFG_W_WR_PORT_URGENT_EN_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_PCFG_W_WR_PORT_URGENT_EN_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3267"><highlight class="normal"></highlight></codeline>
<codeline lineno="3268"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="3269"><highlight class="comment"><sp/>*<sp/>WR_PORT_AGING_EN<sp/>(R/W)</highlight></codeline>
<codeline lineno="3270"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="3271"><highlight class="comment"><sp/>*<sp/>Description:<sp/>If<sp/>set<sp/>to<sp/>1,<sp/>enables<sp/>aging<sp/>function<sp/>for<sp/>the<sp/>write<sp/>channel<sp/>of<sp/>the<sp/>port.</highlight></codeline>
<codeline lineno="3272"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0x0</highlight></codeline>
<codeline lineno="3273"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>Always</highlight></codeline>
<codeline lineno="3274"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3275" refid="hpm__ddrctl__regs_8h_1aa7457772b276855bc8e28936e671ca35" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PCFG_W_WR_PORT_AGING_EN_MASK<sp/>(0x1000U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3276" refid="hpm__ddrctl__regs_8h_1afe17959b8fc27a6e7f90f1a8d41689af" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PCFG_W_WR_PORT_AGING_EN_SHIFT<sp/>(12U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3277" refid="hpm__ddrctl__regs_8h_1ab2cea97a4b0fe1f81da37ba47bbead6e" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PCFG_W_WR_PORT_AGING_EN_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>DDRCTL_PCFG_W_WR_PORT_AGING_EN_SHIFT)<sp/>&amp;<sp/>DDRCTL_PCFG_W_WR_PORT_AGING_EN_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3278" refid="hpm__ddrctl__regs_8h_1a95e2c2aacb841a58e24704099035601d" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PCFG_W_WR_PORT_AGING_EN_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_PCFG_W_WR_PORT_AGING_EN_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_PCFG_W_WR_PORT_AGING_EN_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3279"><highlight class="normal"></highlight></codeline>
<codeline lineno="3280"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="3281"><highlight class="comment"><sp/>*<sp/>WR_PORT_PRIORITY<sp/>(R/W)</highlight></codeline>
<codeline lineno="3282"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="3283"><highlight class="comment"><sp/>*<sp/>Description:<sp/>Determines<sp/>the<sp/>initial<sp/>load<sp/>value<sp/>of<sp/>write<sp/>aging<sp/>counters.<sp/>These<sp/>counters<sp/>will<sp/>be<sp/>parallel<sp/>loaded<sp/>after<sp/>reset,<sp/>or<sp/>after<sp/>each<sp/>grant<sp/>to<sp/>the<sp/>corresponding<sp/>port.<sp/>The<sp/>aging<sp/>counters<sp/>down-count<sp/>every<sp/>clock<sp/>cycle<sp/>where<sp/>the<sp/>port<sp/>is<sp/>requesting<sp/>but<sp/>not<sp/>granted.<sp/>The<sp/>higher<sp/>significant<sp/>5-bits<sp/>of<sp/>the<sp/>write<sp/>aging<sp/>counter<sp/>sets<sp/>the<sp/>initial<sp/>priority<sp/>of<sp/>the</highlight></codeline>
<codeline lineno="3284"><highlight class="comment"><sp/>*<sp/>write<sp/>channel<sp/>of<sp/>a<sp/>given<sp/>port.<sp/>Port&apos;s<sp/>priority<sp/>will<sp/>increase<sp/>as<sp/>the<sp/>higher<sp/>significant<sp/>5-bits<sp/>of<sp/>the<sp/>counter<sp/>starts<sp/>to<sp/>decrease.<sp/>When<sp/>the<sp/>aging<sp/>counter<sp/>becomes<sp/>0,<sp/>the<sp/>corresponding<sp/>port<sp/>channel<sp/>will<sp/>have<sp/>the<sp/>highest<sp/>priority<sp/>level.<sp/>For<sp/>multi-port<sp/>configurations,<sp/>the<sp/>aging<sp/>counters<sp/>cannot<sp/>be<sp/>used<sp/>to<sp/>set<sp/>port<sp/>priorities<sp/>when<sp/>external<sp/>dynamic<sp/>priority<sp/>inputs<sp/>(awqos)<sp/>are<sp/>enabled<sp/>(timeout<sp/>is<sp/>still<sp/>applicable).<sp/>For<sp/>single<sp/>port<sp/>configurations,<sp/>the<sp/>aging<sp/>counters<sp/>are<sp/>only<sp/>used<sp/>when<sp/>they<sp/>timeout<sp/>(become<sp/>0)<sp/>to<sp/>force<sp/>read-write<sp/>direction<sp/>switching.<sp/>Note:<sp/>The<sp/>two<sp/>LSBs<sp/>of<sp/>this<sp/>register<sp/>field<sp/>are<sp/>tied<sp/>internally<sp/>to<sp/>2&apos;b00.</highlight></codeline>
<codeline lineno="3285"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0x0</highlight></codeline>
<codeline lineno="3286"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>Always</highlight></codeline>
<codeline lineno="3287"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3288" refid="hpm__ddrctl__regs_8h_1a8a599e8d8704648f395c56ee705cd2bc" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PCFG_W_WR_PORT_PRIORITY_MASK<sp/>(0x3FFU)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3289" refid="hpm__ddrctl__regs_8h_1afc48f4e7a181a970800be776432b64b2" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PCFG_W_WR_PORT_PRIORITY_SHIFT<sp/>(0U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3290" refid="hpm__ddrctl__regs_8h_1a62e7e25f9e09144ae4c335d9b9728992" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PCFG_W_WR_PORT_PRIORITY_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>DDRCTL_PCFG_W_WR_PORT_PRIORITY_SHIFT)<sp/>&amp;<sp/>DDRCTL_PCFG_W_WR_PORT_PRIORITY_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3291" refid="hpm__ddrctl__regs_8h_1adf95cae2a1c18ceef51734749451208e" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PCFG_W_WR_PORT_PRIORITY_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_PCFG_W_WR_PORT_PRIORITY_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_PCFG_W_WR_PORT_PRIORITY_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3292"><highlight class="normal"></highlight></codeline>
<codeline lineno="3293"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Bitfield<sp/>definition<sp/>for<sp/>register<sp/>of<sp/>struct<sp/>array<sp/>PCFG:<sp/>C<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3294"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="3295"><highlight class="comment"><sp/>*<sp/>AHB_ENDIANNESS<sp/>(R/W)</highlight></codeline>
<codeline lineno="3296"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="3297"><highlight class="comment"><sp/>*<sp/>Description:<sp/>If<sp/>set<sp/>to<sp/>0,<sp/>enables<sp/>support<sp/>for<sp/>little<sp/>endian<sp/>on<sp/>the<sp/>AHB<sp/>port.<sp/>If<sp/>set<sp/>to<sp/>1,<sp/>enables<sp/>support<sp/>for<sp/>big<sp/>endian<sp/>(BE-<sp/>32)<sp/>on<sp/>the<sp/>AHB<sp/>port.<sp/>If<sp/>set<sp/>to<sp/>2,<sp/>enables<sp/>support<sp/>for<sp/>big<sp/>endian<sp/>(BE-A)<sp/>on<sp/>the<sp/>AHB<sp/>port.</highlight></codeline>
<codeline lineno="3298"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0x0</highlight></codeline>
<codeline lineno="3299"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>UMCTL2_A_AHB_n==1</highlight></codeline>
<codeline lineno="3300"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3301" refid="hpm__ddrctl__regs_8h_1a5cfdbe68db4749f729b6e1d57b6b733b" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PCFG_C_AHB_ENDIANNESS_MASK<sp/>(0x3U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3302" refid="hpm__ddrctl__regs_8h_1acd6a23a05395780e92838b2ef46ec8a0" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PCFG_C_AHB_ENDIANNESS_SHIFT<sp/>(0U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3303" refid="hpm__ddrctl__regs_8h_1a3e5e188928fa4d89bc0bf1068295fbde" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PCFG_C_AHB_ENDIANNESS_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>DDRCTL_PCFG_C_AHB_ENDIANNESS_SHIFT)<sp/>&amp;<sp/>DDRCTL_PCFG_C_AHB_ENDIANNESS_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3304" refid="hpm__ddrctl__regs_8h_1a77c1c539f5f52069f9d99912d5711b39" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PCFG_C_AHB_ENDIANNESS_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_PCFG_C_AHB_ENDIANNESS_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_PCFG_C_AHB_ENDIANNESS_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3305"><highlight class="normal"></highlight></codeline>
<codeline lineno="3306"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Bitfield<sp/>definition<sp/>for<sp/>register<sp/>of<sp/>struct<sp/>array<sp/>PCFG:<sp/>MASKCH<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3307"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="3308"><highlight class="comment"><sp/>*<sp/>ID_MASK<sp/>(R/W)</highlight></codeline>
<codeline lineno="3309"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="3310"><highlight class="comment"><sp/>*<sp/>Description:<sp/>Determines<sp/>the<sp/>mask<sp/>used<sp/>in<sp/>the<sp/>ID<sp/>mapping<sp/>function<sp/>for<sp/>virtual<sp/>channel<sp/>m.</highlight></codeline>
<codeline lineno="3311"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0x0</highlight></codeline>
<codeline lineno="3312"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>Always</highlight></codeline>
<codeline lineno="3313"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3314" refid="hpm__ddrctl__regs_8h_1a91ce0dd839aff8e224f0ab0d6531c225" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PCFG_ID_MASKCH_ID_MASK_MASK<sp/>(0xFFFFFFFFUL)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3315" refid="hpm__ddrctl__regs_8h_1a941ecc390a0e0ec58de523c8c0d9de43" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PCFG_ID_MASKCH_ID_MASK_SHIFT<sp/>(0U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3316" refid="hpm__ddrctl__regs_8h_1aedb5a6bb24fa2b43566681f926ab880e" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PCFG_ID_MASKCH_ID_MASK_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>DDRCTL_PCFG_ID_MASKCH_ID_MASK_SHIFT)<sp/>&amp;<sp/>DDRCTL_PCFG_ID_MASKCH_ID_MASK_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3317" refid="hpm__ddrctl__regs_8h_1ab3f93a289231d049ca20006040ae2b8f" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PCFG_ID_MASKCH_ID_MASK_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_PCFG_ID_MASKCH_ID_MASK_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_PCFG_ID_MASKCH_ID_MASK_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3318"><highlight class="normal"></highlight></codeline>
<codeline lineno="3319"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Bitfield<sp/>definition<sp/>for<sp/>register<sp/>of<sp/>struct<sp/>array<sp/>PCFG:<sp/>VALUECH<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3320"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="3321"><highlight class="comment"><sp/>*<sp/>ID_VALUE<sp/>(R/W)</highlight></codeline>
<codeline lineno="3322"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="3323"><highlight class="comment"><sp/>*<sp/>Description:<sp/>Determines<sp/>the<sp/>value<sp/>used<sp/>in<sp/>the<sp/>ID<sp/>mapping<sp/>function<sp/>for<sp/>virtual<sp/>channel<sp/>m.</highlight></codeline>
<codeline lineno="3324"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0x0</highlight></codeline>
<codeline lineno="3325"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>Always</highlight></codeline>
<codeline lineno="3326"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3327" refid="hpm__ddrctl__regs_8h_1a0e456f62b6c86b21ce6269aff1e17f0f" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PCFG_ID_VALUECH_ID_VALUE_MASK<sp/>(0xFFFFFFFFUL)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3328" refid="hpm__ddrctl__regs_8h_1ac6c76a7854a836a8f8c9e3036746ba68" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PCFG_ID_VALUECH_ID_VALUE_SHIFT<sp/>(0U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3329" refid="hpm__ddrctl__regs_8h_1aaf46d19f9aecaf3a36226f1027ba58ea" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PCFG_ID_VALUECH_ID_VALUE_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>DDRCTL_PCFG_ID_VALUECH_ID_VALUE_SHIFT)<sp/>&amp;<sp/>DDRCTL_PCFG_ID_VALUECH_ID_VALUE_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3330" refid="hpm__ddrctl__regs_8h_1a3ebdd5c8643a0145cd2ad4a4336c4576" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PCFG_ID_VALUECH_ID_VALUE_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_PCFG_ID_VALUECH_ID_VALUE_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_PCFG_ID_VALUECH_ID_VALUE_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3331"><highlight class="normal"></highlight></codeline>
<codeline lineno="3332"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Bitfield<sp/>definition<sp/>for<sp/>register<sp/>of<sp/>struct<sp/>array<sp/>PCFG:<sp/>CTRL<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3333"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="3334"><highlight class="comment"><sp/>*<sp/>PORT_EN<sp/>(R/W)</highlight></codeline>
<codeline lineno="3335"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="3336"><highlight class="comment"><sp/>*<sp/>Description:<sp/>Enables<sp/>port<sp/>n.</highlight></codeline>
<codeline lineno="3337"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>&quot;UMCTL2_PORT_EN_RESET_VALUE&quot;</highlight></codeline>
<codeline lineno="3338"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>Always</highlight></codeline>
<codeline lineno="3339"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3340" refid="hpm__ddrctl__regs_8h_1ac40414f3a71c86ab1a0ef1d29cdd976b" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PCFG_CTRL_PORT_EN_MASK<sp/>(0x1U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3341" refid="hpm__ddrctl__regs_8h_1aeec31dfaee5cd1c72f844d5c0f4b3fc8" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PCFG_CTRL_PORT_EN_SHIFT<sp/>(0U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3342" refid="hpm__ddrctl__regs_8h_1af0b9c0a6f4f00056b7ed85ad98735c08" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PCFG_CTRL_PORT_EN_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>DDRCTL_PCFG_CTRL_PORT_EN_SHIFT)<sp/>&amp;<sp/>DDRCTL_PCFG_CTRL_PORT_EN_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3343" refid="hpm__ddrctl__regs_8h_1abe090205b902471f513dc580a75af59b" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PCFG_CTRL_PORT_EN_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_PCFG_CTRL_PORT_EN_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_PCFG_CTRL_PORT_EN_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3344"><highlight class="normal"></highlight></codeline>
<codeline lineno="3345"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Bitfield<sp/>definition<sp/>for<sp/>register<sp/>of<sp/>struct<sp/>array<sp/>PCFG:<sp/>QOS0<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3346"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="3347"><highlight class="comment"><sp/>*<sp/>RQOS_MAP_REGION1<sp/>(R/W)</highlight></codeline>
<codeline lineno="3348"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="3349"><highlight class="comment"><sp/>*<sp/>Description:<sp/>This<sp/>bitfield<sp/>indicates<sp/>the<sp/>traffic<sp/>class<sp/>of<sp/>region</highlight></codeline>
<codeline lineno="3350"><highlight class="comment"><sp/>*<sp/>1.<sp/><sp/><sp/>Valid<sp/>values<sp/>are:<sp/><sp/><sp/><sp/><sp/><sp/><sp/>0:<sp/>LPR,<sp/>1:<sp/>VPR,<sp/>2:<sp/>HPR.<sp/>For<sp/>dual<sp/>address<sp/>queue<sp/>configurations,<sp/>region1<sp/>maps<sp/>to<sp/>the<sp/>blue<sp/>address<sp/>queue.<sp/>In<sp/>this<sp/>case,<sp/>valid<sp/>values<sp/>are<sp/>0:<sp/>LPR<sp/>and<sp/>1:<sp/>VPR<sp/>only.<sp/><sp/><sp/>When<sp/>VPR<sp/>support<sp/>is<sp/>disabled<sp/>(UMCTL2_VPR_EN<sp/>=<sp/>0)<sp/>and<sp/>traffic<sp/>class<sp/>of<sp/>region<sp/>1<sp/>is<sp/>set<sp/>to<sp/>1<sp/>(VPR)<sp/>then<sp/>VPR<sp/>traffic<sp/>is<sp/>aliased<sp/>to<sp/>LPR<sp/>traffic.</highlight></codeline>
<codeline lineno="3351"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0x0</highlight></codeline>
<codeline lineno="3352"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>Always</highlight></codeline>
<codeline lineno="3353"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3354" refid="hpm__ddrctl__regs_8h_1a2f3c8f0ba1c32ad85dbc0a772d94621f" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PCFG_QOS0_RQOS_MAP_REGION1_MASK<sp/>(0x300000UL)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3355" refid="hpm__ddrctl__regs_8h_1a2add4befd99c49775b5b791cfa3b4cc8" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PCFG_QOS0_RQOS_MAP_REGION1_SHIFT<sp/>(20U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3356" refid="hpm__ddrctl__regs_8h_1a2599a2125ac0701a0dcf84f05537d2a5" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PCFG_QOS0_RQOS_MAP_REGION1_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>DDRCTL_PCFG_QOS0_RQOS_MAP_REGION1_SHIFT)<sp/>&amp;<sp/>DDRCTL_PCFG_QOS0_RQOS_MAP_REGION1_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3357" refid="hpm__ddrctl__regs_8h_1ab0b2f5dc3594f556486d1c3c40ce6337" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PCFG_QOS0_RQOS_MAP_REGION1_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_PCFG_QOS0_RQOS_MAP_REGION1_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_PCFG_QOS0_RQOS_MAP_REGION1_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3358"><highlight class="normal"></highlight></codeline>
<codeline lineno="3359"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="3360"><highlight class="comment"><sp/>*<sp/>RQOS_MAP_REGION0<sp/>(R/W)</highlight></codeline>
<codeline lineno="3361"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="3362"><highlight class="comment"><sp/>*<sp/>Description:<sp/>This<sp/>bitfield<sp/>indicates<sp/>the<sp/>traffic<sp/>class<sp/>of<sp/>region</highlight></codeline>
<codeline lineno="3363"><highlight class="comment"><sp/>*<sp/>0.<sp/>Valid<sp/>values<sp/>are:<sp/>0:<sp/>LPR,<sp/>1:<sp/>VPR,<sp/>2:<sp/>HPR.<sp/>For<sp/>dual<sp/>address<sp/>queue<sp/>configurations,<sp/>region<sp/>0<sp/>maps<sp/>to<sp/>the<sp/>blue<sp/>address<sp/>queue.<sp/>In<sp/>this<sp/>case,<sp/>valid<sp/>values<sp/>are<sp/>0:<sp/>LPR<sp/>and<sp/>1:<sp/>VPR<sp/>only.<sp/><sp/>When<sp/>VPR<sp/>support<sp/>is<sp/>disabled<sp/>(UMCTL2_VPR_EN<sp/>=<sp/>0)<sp/>and<sp/>traffic<sp/>class<sp/>of<sp/>region0<sp/>is<sp/>set<sp/>to<sp/>1<sp/>(VPR)<sp/>then<sp/>VPR<sp/>traffic<sp/>is<sp/>aliased<sp/>to<sp/>LPR<sp/>traffic.</highlight></codeline>
<codeline lineno="3364"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0x0</highlight></codeline>
<codeline lineno="3365"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>Always</highlight></codeline>
<codeline lineno="3366"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3367" refid="hpm__ddrctl__regs_8h_1a5f881c53b4e05d6bc8cd64665b56fa9d" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PCFG_QOS0_RQOS_MAP_REGION0_MASK<sp/>(0x30000UL)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3368" refid="hpm__ddrctl__regs_8h_1a1fd0322e5b123d4f5d6c48c3f1fe0d9e" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PCFG_QOS0_RQOS_MAP_REGION0_SHIFT<sp/>(16U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3369" refid="hpm__ddrctl__regs_8h_1af6c694f367319596f2d50c8cba510d07" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PCFG_QOS0_RQOS_MAP_REGION0_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>DDRCTL_PCFG_QOS0_RQOS_MAP_REGION0_SHIFT)<sp/>&amp;<sp/>DDRCTL_PCFG_QOS0_RQOS_MAP_REGION0_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3370" refid="hpm__ddrctl__regs_8h_1a1ec7e0dc66d8c565163401172f2a4d51" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PCFG_QOS0_RQOS_MAP_REGION0_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_PCFG_QOS0_RQOS_MAP_REGION0_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_PCFG_QOS0_RQOS_MAP_REGION0_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3371"><highlight class="normal"></highlight></codeline>
<codeline lineno="3372"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="3373"><highlight class="comment"><sp/>*<sp/>RQOS_MAP_LEVEL1<sp/>(R/W)</highlight></codeline>
<codeline lineno="3374"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="3375"><highlight class="comment"><sp/>*<sp/>Description:<sp/>Separation<sp/>level1<sp/>indicating<sp/>the<sp/>end<sp/>of<sp/>region0<sp/>mapping;<sp/>start<sp/>of<sp/>region0<sp/>is<sp/>0.<sp/>Possible<sp/>values<sp/>for<sp/>level1<sp/>are<sp/>0<sp/>to<sp/>13(for<sp/>dual<sp/>RAQ)<sp/>or<sp/>0<sp/>to<sp/>14(for<sp/>single<sp/>RAQ)<sp/>which<sp/>corresponds<sp/>to<sp/>arqos.<sp/><sp/><sp/><sp/><sp/>Note<sp/>that<sp/>for<sp/>PA,<sp/>arqos<sp/>values<sp/>are<sp/>used<sp/>directly<sp/>as<sp/>port<sp/>priorities,<sp/>where<sp/>the<sp/>higher<sp/>the<sp/>value<sp/>corresponds<sp/>to<sp/>higher<sp/>port<sp/>priority.<sp/><sp/><sp/><sp/>All<sp/>of<sp/>the<sp/>map_level*<sp/>registers<sp/>must<sp/>be<sp/>set<sp/>to<sp/>distinct<sp/>values.</highlight></codeline>
<codeline lineno="3376"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0x0</highlight></codeline>
<codeline lineno="3377"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>Always</highlight></codeline>
<codeline lineno="3378"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3379" refid="hpm__ddrctl__regs_8h_1a03984c703c7ae12e1bf90d470d0f0442" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PCFG_QOS0_RQOS_MAP_LEVEL1_MASK<sp/>(0xFU)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3380" refid="hpm__ddrctl__regs_8h_1a4ce998e8d48598c3b55554562367af56" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PCFG_QOS0_RQOS_MAP_LEVEL1_SHIFT<sp/>(0U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3381" refid="hpm__ddrctl__regs_8h_1a968e56eb17abe9573f3d6d4a5b8868fd" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PCFG_QOS0_RQOS_MAP_LEVEL1_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>DDRCTL_PCFG_QOS0_RQOS_MAP_LEVEL1_SHIFT)<sp/>&amp;<sp/>DDRCTL_PCFG_QOS0_RQOS_MAP_LEVEL1_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3382" refid="hpm__ddrctl__regs_8h_1a1c84f02903fcf7f5d7b1e3f901cf22f0" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PCFG_QOS0_RQOS_MAP_LEVEL1_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_PCFG_QOS0_RQOS_MAP_LEVEL1_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_PCFG_QOS0_RQOS_MAP_LEVEL1_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3383"><highlight class="normal"></highlight></codeline>
<codeline lineno="3384"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Bitfield<sp/>definition<sp/>for<sp/>register<sp/>of<sp/>struct<sp/>array<sp/>PCFG:<sp/>QOS1<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3385"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="3386"><highlight class="comment"><sp/>*<sp/>RQOS_MAP_TIMEOUTR<sp/>(R/W)</highlight></codeline>
<codeline lineno="3387"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="3388"><highlight class="comment"><sp/>*<sp/>Description:<sp/>Specifies<sp/>the<sp/>timeout<sp/>value<sp/>for<sp/>transactions<sp/>mapped<sp/>to<sp/>the<sp/>red<sp/>address<sp/>queue.</highlight></codeline>
<codeline lineno="3389"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0x0</highlight></codeline>
<codeline lineno="3390"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>Always</highlight></codeline>
<codeline lineno="3391"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3392" refid="hpm__ddrctl__regs_8h_1a4891a90ed58cf92930f4d48f3b6f1960" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PCFG_QOS1_RQOS_MAP_TIMEOUTR_MASK<sp/>(0x7FF0000UL)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3393" refid="hpm__ddrctl__regs_8h_1a04e7fb1ac83f212dd2a18ad433df4d35" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PCFG_QOS1_RQOS_MAP_TIMEOUTR_SHIFT<sp/>(16U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3394" refid="hpm__ddrctl__regs_8h_1a984b38d5769f2ee553f2aab3a5d48ad1" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PCFG_QOS1_RQOS_MAP_TIMEOUTR_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>DDRCTL_PCFG_QOS1_RQOS_MAP_TIMEOUTR_SHIFT)<sp/>&amp;<sp/>DDRCTL_PCFG_QOS1_RQOS_MAP_TIMEOUTR_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3395" refid="hpm__ddrctl__regs_8h_1a2787110d32acfea3a9f846d0673aba28" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PCFG_QOS1_RQOS_MAP_TIMEOUTR_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_PCFG_QOS1_RQOS_MAP_TIMEOUTR_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_PCFG_QOS1_RQOS_MAP_TIMEOUTR_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3396"><highlight class="normal"></highlight></codeline>
<codeline lineno="3397"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="3398"><highlight class="comment"><sp/>*<sp/>RQOS_MAP_TIMEOUTB<sp/>(R/W)</highlight></codeline>
<codeline lineno="3399"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="3400"><highlight class="comment"><sp/>*<sp/>Description:<sp/>Specifies<sp/>the<sp/>timeout<sp/>value<sp/>for<sp/>transactions<sp/>mapped<sp/>to<sp/>the<sp/>blue<sp/>address<sp/>queue.</highlight></codeline>
<codeline lineno="3401"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0x0</highlight></codeline>
<codeline lineno="3402"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>Always</highlight></codeline>
<codeline lineno="3403"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3404" refid="hpm__ddrctl__regs_8h_1a25fd4d155aabc3567012278b8da64bb4" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PCFG_QOS1_RQOS_MAP_TIMEOUTB_MASK<sp/>(0x7FFU)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3405" refid="hpm__ddrctl__regs_8h_1a35d7a96c406db93f79b007a52cf4d687" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PCFG_QOS1_RQOS_MAP_TIMEOUTB_SHIFT<sp/>(0U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3406" refid="hpm__ddrctl__regs_8h_1ac741361c2f148a39aeb182509806315f" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PCFG_QOS1_RQOS_MAP_TIMEOUTB_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>DDRCTL_PCFG_QOS1_RQOS_MAP_TIMEOUTB_SHIFT)<sp/>&amp;<sp/>DDRCTL_PCFG_QOS1_RQOS_MAP_TIMEOUTB_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3407" refid="hpm__ddrctl__regs_8h_1a4519082bff431dc7d34a429ac63075f6" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PCFG_QOS1_RQOS_MAP_TIMEOUTB_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_PCFG_QOS1_RQOS_MAP_TIMEOUTB_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_PCFG_QOS1_RQOS_MAP_TIMEOUTB_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3408"><highlight class="normal"></highlight></codeline>
<codeline lineno="3409"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Bitfield<sp/>definition<sp/>for<sp/>register<sp/>of<sp/>struct<sp/>array<sp/>PCFG:<sp/>WQOS0<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3410"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="3411"><highlight class="comment"><sp/>*<sp/>WQOS_MAP_REGION1<sp/>(R/W)</highlight></codeline>
<codeline lineno="3412"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="3413"><highlight class="comment"><sp/>*<sp/>Description:<sp/>This<sp/>bitfield<sp/>indicates<sp/>the<sp/>traffic<sp/>class<sp/>of<sp/>region</highlight></codeline>
<codeline lineno="3414"><highlight class="comment"><sp/>*<sp/>1.<sp/>Valid<sp/>values<sp/>are:</highlight></codeline>
<codeline lineno="3415"><highlight class="comment"><sp/>*<sp/>0:<sp/>NPW</highlight></codeline>
<codeline lineno="3416"><highlight class="comment"><sp/>*<sp/>1:<sp/>VPW</highlight></codeline>
<codeline lineno="3417"><highlight class="comment"><sp/>*<sp/>When<sp/>VPW<sp/>support<sp/>is<sp/>disabled<sp/>(UMCTL2_VPW_EN<sp/>=<sp/>0)<sp/>and<sp/>traffic<sp/>class<sp/>of<sp/>region<sp/>1<sp/>is<sp/>set<sp/>to<sp/>1<sp/>(VPW)<sp/>then<sp/>VPW<sp/>traffic<sp/>is<sp/>aliased<sp/>to<sp/>NPW<sp/>traffic.</highlight></codeline>
<codeline lineno="3418"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0x0</highlight></codeline>
<codeline lineno="3419"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>Always</highlight></codeline>
<codeline lineno="3420"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3421" refid="hpm__ddrctl__regs_8h_1a5f9e6af7cef4bad660d1746f9875ea20" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PCFG_WQOS0_WQOS_MAP_REGION1_MASK<sp/>(0x300000UL)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3422" refid="hpm__ddrctl__regs_8h_1af0ed29a7c128f74951d296eda4a23dea" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PCFG_WQOS0_WQOS_MAP_REGION1_SHIFT<sp/>(20U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3423" refid="hpm__ddrctl__regs_8h_1a6c2246a43a8aaf8c349f4c0e14759cd8" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PCFG_WQOS0_WQOS_MAP_REGION1_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>DDRCTL_PCFG_WQOS0_WQOS_MAP_REGION1_SHIFT)<sp/>&amp;<sp/>DDRCTL_PCFG_WQOS0_WQOS_MAP_REGION1_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3424" refid="hpm__ddrctl__regs_8h_1a576b9ea31f606ce6a0cca86d1d81b6eb" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PCFG_WQOS0_WQOS_MAP_REGION1_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_PCFG_WQOS0_WQOS_MAP_REGION1_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_PCFG_WQOS0_WQOS_MAP_REGION1_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3425"><highlight class="normal"></highlight></codeline>
<codeline lineno="3426"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="3427"><highlight class="comment"><sp/>*<sp/>WQOS_MAP_REGION0<sp/>(R/W)</highlight></codeline>
<codeline lineno="3428"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="3429"><highlight class="comment"><sp/>*<sp/>Description:<sp/>This<sp/>bitfield<sp/>indicates<sp/>the<sp/>traffic<sp/>class<sp/>of<sp/>region</highlight></codeline>
<codeline lineno="3430"><highlight class="comment"><sp/>*<sp/>0.<sp/>Valid<sp/>values<sp/>are:</highlight></codeline>
<codeline lineno="3431"><highlight class="comment"><sp/>*<sp/>0:<sp/>NPW</highlight></codeline>
<codeline lineno="3432"><highlight class="comment"><sp/>*<sp/>1:<sp/>VPW</highlight></codeline>
<codeline lineno="3433"><highlight class="comment"><sp/>*<sp/>When<sp/>VPW<sp/>support<sp/>is<sp/>disabled<sp/>(UMCTL2_VPW_EN<sp/>=<sp/>0)<sp/>and<sp/>traffic<sp/>class<sp/>of<sp/>region0<sp/>is<sp/>set<sp/>to<sp/>1<sp/>(VPW)<sp/>then<sp/>VPW<sp/>traffic<sp/>is<sp/>aliased<sp/>to<sp/>NPW<sp/>traffic.</highlight></codeline>
<codeline lineno="3434"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0x0</highlight></codeline>
<codeline lineno="3435"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>Always</highlight></codeline>
<codeline lineno="3436"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3437" refid="hpm__ddrctl__regs_8h_1ad75be4b10677c141dbc7c2b5808be5f7" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PCFG_WQOS0_WQOS_MAP_REGION0_MASK<sp/>(0x30000UL)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3438" refid="hpm__ddrctl__regs_8h_1a2c84b8bc754345ebdec46eaf626a18b4" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PCFG_WQOS0_WQOS_MAP_REGION0_SHIFT<sp/>(16U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3439" refid="hpm__ddrctl__regs_8h_1a079346976353434646986b91b53464dc" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PCFG_WQOS0_WQOS_MAP_REGION0_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>DDRCTL_PCFG_WQOS0_WQOS_MAP_REGION0_SHIFT)<sp/>&amp;<sp/>DDRCTL_PCFG_WQOS0_WQOS_MAP_REGION0_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3440" refid="hpm__ddrctl__regs_8h_1ab330741f92bc9111340404440e40e61b" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PCFG_WQOS0_WQOS_MAP_REGION0_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_PCFG_WQOS0_WQOS_MAP_REGION0_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_PCFG_WQOS0_WQOS_MAP_REGION0_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3441"><highlight class="normal"></highlight></codeline>
<codeline lineno="3442"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="3443"><highlight class="comment"><sp/>*<sp/>WQOS_MAP_LEVEL<sp/>(R/W)</highlight></codeline>
<codeline lineno="3444"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="3445"><highlight class="comment"><sp/>*<sp/>Description:<sp/>Separation<sp/>level<sp/>indicating<sp/>the<sp/>end<sp/>of<sp/>region0<sp/>mapping;<sp/>start<sp/>of<sp/>region0<sp/>is<sp/>0.<sp/>Possible<sp/>values<sp/>for<sp/>level1<sp/>are<sp/>0<sp/>to<sp/>14<sp/>which<sp/>corresponds<sp/>to<sp/>awqos.<sp/><sp/><sp/><sp/><sp/><sp/><sp/>Note<sp/>that<sp/>for<sp/>PA,<sp/>awqos<sp/>values<sp/>are<sp/>used<sp/>directly<sp/>as<sp/>port<sp/>priorities,<sp/>where<sp/>the<sp/>higher<sp/>the<sp/>value<sp/>corresponds<sp/>to<sp/>higher<sp/>port<sp/>priority.</highlight></codeline>
<codeline lineno="3446"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0x0</highlight></codeline>
<codeline lineno="3447"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>Always</highlight></codeline>
<codeline lineno="3448"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3449" refid="hpm__ddrctl__regs_8h_1aafa9f9d3cc3a8e2c1463a95c6d09d74c" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PCFG_WQOS0_WQOS_MAP_LEVEL_MASK<sp/>(0xFU)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3450" refid="hpm__ddrctl__regs_8h_1aed79efb2c8d3ede59e29a53d5bd96790" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PCFG_WQOS0_WQOS_MAP_LEVEL_SHIFT<sp/>(0U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3451" refid="hpm__ddrctl__regs_8h_1ad9c0a21b7a01e2dc00936397b7b81dc8" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PCFG_WQOS0_WQOS_MAP_LEVEL_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>DDRCTL_PCFG_WQOS0_WQOS_MAP_LEVEL_SHIFT)<sp/>&amp;<sp/>DDRCTL_PCFG_WQOS0_WQOS_MAP_LEVEL_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3452" refid="hpm__ddrctl__regs_8h_1a35ea83bb6524095476d63fdb98647b5c" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PCFG_WQOS0_WQOS_MAP_LEVEL_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_PCFG_WQOS0_WQOS_MAP_LEVEL_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_PCFG_WQOS0_WQOS_MAP_LEVEL_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3453"><highlight class="normal"></highlight></codeline>
<codeline lineno="3454"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Bitfield<sp/>definition<sp/>for<sp/>register<sp/>of<sp/>struct<sp/>array<sp/>PCFG:<sp/>WQOS1<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3455"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="3456"><highlight class="comment"><sp/>*<sp/>WQOS_MAP_TIMEOUT<sp/>(R/W)</highlight></codeline>
<codeline lineno="3457"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="3458"><highlight class="comment"><sp/>*<sp/>Description:<sp/>Specifies<sp/>the<sp/>timeout<sp/>value<sp/>for<sp/>write<sp/>transactions.</highlight></codeline>
<codeline lineno="3459"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0x0</highlight></codeline>
<codeline lineno="3460"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>Always</highlight></codeline>
<codeline lineno="3461"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3462" refid="hpm__ddrctl__regs_8h_1acfdb2be550bb4633b180fc7c3ca2c0da" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PCFG_WQOS1_WQOS_MAP_TIMEOUT_MASK<sp/>(0x7FFU)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3463" refid="hpm__ddrctl__regs_8h_1a668110cb36ac730691b455a7702979c1" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PCFG_WQOS1_WQOS_MAP_TIMEOUT_SHIFT<sp/>(0U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3464" refid="hpm__ddrctl__regs_8h_1a2b676b07e2b441941e49afbe28e3f740" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PCFG_WQOS1_WQOS_MAP_TIMEOUT_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>DDRCTL_PCFG_WQOS1_WQOS_MAP_TIMEOUT_SHIFT)<sp/>&amp;<sp/>DDRCTL_PCFG_WQOS1_WQOS_MAP_TIMEOUT_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3465" refid="hpm__ddrctl__regs_8h_1a925ed4f55cd87b7aa3d245b604665426" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PCFG_WQOS1_WQOS_MAP_TIMEOUT_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_PCFG_WQOS1_WQOS_MAP_TIMEOUT_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_PCFG_WQOS1_WQOS_MAP_TIMEOUT_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3466"><highlight class="normal"></highlight></codeline>
<codeline lineno="3467"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Bitfield<sp/>definition<sp/>for<sp/>register<sp/>of<sp/>struct<sp/>array<sp/>SAR:<sp/>BASE<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3468"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="3469"><highlight class="comment"><sp/>*<sp/>BASE_ADDR<sp/>(R/W)</highlight></codeline>
<codeline lineno="3470"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="3471"><highlight class="comment"><sp/>*<sp/>Description:<sp/>Base<sp/>address<sp/>for<sp/>address<sp/>region<sp/>n<sp/>specified<sp/>as<sp/>awaddr[UMCTL2_A_ADDRW-1:x]<sp/>and<sp/>araddr[UMCTL2_A_ADDRW-1:x]<sp/>where<sp/>x<sp/>is<sp/>determined<sp/>by<sp/>the<sp/>minimum<sp/>block<sp/>size<sp/>parameter<sp/>UMCTL2_SARMINSIZE:<sp/>(x=log2(block<sp/>size)).</highlight></codeline>
<codeline lineno="3472"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0x0</highlight></codeline>
<codeline lineno="3473"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>Always</highlight></codeline>
<codeline lineno="3474"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3475" refid="hpm__ddrctl__regs_8h_1a29295f7581890d2f6d531fd2b87bca0b" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_SAR_BASE_BASE_ADDR_MASK<sp/>(0xFFFFFFFFUL)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3476" refid="hpm__ddrctl__regs_8h_1afd5275dc661181c8344c36a92349f443" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_SAR_BASE_BASE_ADDR_SHIFT<sp/>(0U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3477" refid="hpm__ddrctl__regs_8h_1ab5560c6debb0dc21b7051e05f1c69b03" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_SAR_BASE_BASE_ADDR_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>DDRCTL_SAR_BASE_BASE_ADDR_SHIFT)<sp/>&amp;<sp/>DDRCTL_SAR_BASE_BASE_ADDR_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3478" refid="hpm__ddrctl__regs_8h_1abd379e1e9eb5767d85fc85e439408be8" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_SAR_BASE_BASE_ADDR_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_SAR_BASE_BASE_ADDR_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_SAR_BASE_BASE_ADDR_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3479"><highlight class="normal"></highlight></codeline>
<codeline lineno="3480"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Bitfield<sp/>definition<sp/>for<sp/>register<sp/>of<sp/>struct<sp/>array<sp/>SAR:<sp/>SIZE<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3481"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="3482"><highlight class="comment"><sp/>*<sp/>NBLOCKS<sp/>(R/W)</highlight></codeline>
<codeline lineno="3483"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="3484"><highlight class="comment"><sp/>*<sp/>Description:<sp/>Number<sp/>of<sp/>blocks<sp/>for<sp/>address<sp/>region<sp/>n.<sp/>This<sp/>register<sp/>determines<sp/>the<sp/>total<sp/>size<sp/>of<sp/>the<sp/>region<sp/>in<sp/>multiples<sp/>of<sp/>minimum<sp/>block<sp/>size<sp/>as<sp/>specified<sp/>by<sp/>the<sp/>hardware<sp/>parameter<sp/>UMCTL2_SARMINSIZE.<sp/>The<sp/>register<sp/>value<sp/>is<sp/>encoded<sp/>as<sp/>number<sp/>of<sp/>blocks<sp/>=<sp/>nblocks<sp/>+<sp/>1.</highlight></codeline>
<codeline lineno="3485"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0x0</highlight></codeline>
<codeline lineno="3486"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>Always</highlight></codeline>
<codeline lineno="3487"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3488" refid="hpm__ddrctl__regs_8h_1a7032ce06c277145269a50b19a7b47b79" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_SAR_SIZE_NBLOCKS_MASK<sp/>(0xFFU)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3489" refid="hpm__ddrctl__regs_8h_1a73f9bdf5733f17f46a37d5225e352946" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_SAR_SIZE_NBLOCKS_SHIFT<sp/>(0U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3490" refid="hpm__ddrctl__regs_8h_1a60d8d26218c53b3571525b1bcda4f973" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_SAR_SIZE_NBLOCKS_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>DDRCTL_SAR_SIZE_NBLOCKS_SHIFT)<sp/>&amp;<sp/>DDRCTL_SAR_SIZE_NBLOCKS_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3491" refid="hpm__ddrctl__regs_8h_1aec203536208af6ddac875265152783c6" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_SAR_SIZE_NBLOCKS_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_SAR_SIZE_NBLOCKS_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_SAR_SIZE_NBLOCKS_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3492"><highlight class="normal"></highlight></codeline>
<codeline lineno="3493"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Bitfield<sp/>definition<sp/>for<sp/>register:<sp/>SBRCTL<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3494"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="3495"><highlight class="comment"><sp/>*<sp/>SCRUB_INTERVAL<sp/>(R/W)</highlight></codeline>
<codeline lineno="3496"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="3497"><highlight class="comment"><sp/>*<sp/>Description:<sp/>Scrub<sp/>interval.<sp/>(512<sp/>x<sp/>scrub_interval)<sp/>number<sp/>of<sp/>clock<sp/>cycles<sp/>between<sp/>two<sp/>scrub<sp/>read<sp/>commands.<sp/>If<sp/>set<sp/>to<sp/>0,<sp/><sp/><sp/><sp/><sp/>scrub<sp/>commands<sp/>are<sp/>issued<sp/>back-to-back.<sp/>This<sp/>mode<sp/>of<sp/>operation<sp/>(scrub_interval=0)<sp/>can<sp/>typically<sp/>be<sp/>used<sp/>for<sp/>scrubbing<sp/>the<sp/>full<sp/>range<sp/>of<sp/>memory<sp/>at<sp/>once<sp/><sp/>before<sp/>or<sp/>after<sp/>SW<sp/>controlled<sp/>low<sp/>power<sp/>operations.<sp/>After<sp/>completing<sp/>the<sp/>full<sp/>range<sp/>of<sp/>scrub<sp/>while<sp/>scrub_interval=0,<sp/>scrub_done<sp/>register<sp/>is<sp/>set<sp/>and<sp/><sp/><sp/><sp/><sp/>sbr_done_intr<sp/>interrupt<sp/>signal<sp/>is<sp/>asserted.</highlight></codeline>
<codeline lineno="3498"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0xff</highlight></codeline>
<codeline lineno="3499"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>UMCTL2_SBR_EN_1==1</highlight></codeline>
<codeline lineno="3500"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3501" refid="hpm__ddrctl__regs_8h_1a4ccafbe92f5e66e522182886f0f6ccfe" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_SBRCTL_SCRUB_INTERVAL_MASK<sp/>(0x1FFF00UL)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3502" refid="hpm__ddrctl__regs_8h_1aac9d9372b94543377674e84dcb9f35e8" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_SBRCTL_SCRUB_INTERVAL_SHIFT<sp/>(8U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3503" refid="hpm__ddrctl__regs_8h_1a3fb7cfdeb7f759866726da9530804b44" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_SBRCTL_SCRUB_INTERVAL_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>DDRCTL_SBRCTL_SCRUB_INTERVAL_SHIFT)<sp/>&amp;<sp/>DDRCTL_SBRCTL_SCRUB_INTERVAL_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3504" refid="hpm__ddrctl__regs_8h_1a475c82d9740c2fab8f254dc6bebd114f" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_SBRCTL_SCRUB_INTERVAL_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_SBRCTL_SCRUB_INTERVAL_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_SBRCTL_SCRUB_INTERVAL_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3505"><highlight class="normal"></highlight></codeline>
<codeline lineno="3506"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="3507"><highlight class="comment"><sp/>*<sp/>SCRUB_BURST<sp/>(R/W)</highlight></codeline>
<codeline lineno="3508"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="3509"><highlight class="comment"><sp/>*<sp/>Description:<sp/>Scrub<sp/>burst<sp/>count.<sp/>Determines<sp/>the<sp/>number<sp/>of<sp/>back-to-back<sp/>scrub<sp/>read<sp/>commands<sp/>that<sp/>can<sp/>be<sp/>issued<sp/>together<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>when<sp/>the<sp/>controller<sp/>is<sp/>in<sp/>one<sp/>of<sp/>the<sp/>HW<sp/>controlled<sp/>low<sp/>power<sp/>modes.<sp/>During<sp/>low<sp/>power,<sp/>the<sp/>period<sp/>of<sp/>the<sp/>scrub<sp/>burst<sp/><sp/><sp/><sp/><sp/>becomes<sp/>\&quot;scrub_burst*scrub_interval\&quot;<sp/>cycles.</highlight></codeline>
<codeline lineno="3510"><highlight class="comment"><sp/>*<sp/>During<sp/>normal<sp/>operation<sp/>mode<sp/>of<sp/>the<sp/>controller<sp/>(ie.<sp/>not<sp/>in<sp/>power-down<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>or<sp/>self<sp/>refresh),<sp/>scrub_burst<sp/>is<sp/>ignored<sp/>and<sp/>only<sp/>one<sp/>scrub<sp/>command<sp/>is<sp/>generated.<sp/><sp/><sp/><sp/><sp/><sp/><sp/>Valid<sp/>values<sp/>are:<sp/>1:<sp/>1<sp/>read,<sp/>2:<sp/>4<sp/>reads,<sp/>3:<sp/>16<sp/>reads,<sp/>4:<sp/>64<sp/>reads,<sp/>5:<sp/>256<sp/>reads,</highlight></codeline>
<codeline lineno="3511"><highlight class="comment"><sp/>*<sp/>6:<sp/>1024<sp/>reads.</highlight></codeline>
<codeline lineno="3512"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0x1</highlight></codeline>
<codeline lineno="3513"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>UMCTL2_SBR_EN_1==1</highlight></codeline>
<codeline lineno="3514"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3515" refid="hpm__ddrctl__regs_8h_1a142acec827042fce1aea39e1ec06ca49" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_SBRCTL_SCRUB_BURST_MASK<sp/>(0x70U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3516" refid="hpm__ddrctl__regs_8h_1a83b958e5321cf8245bdc4336ae9c7260" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_SBRCTL_SCRUB_BURST_SHIFT<sp/>(4U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3517" refid="hpm__ddrctl__regs_8h_1a013a95bdbed2f9f8a32ea8a227106410" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_SBRCTL_SCRUB_BURST_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>DDRCTL_SBRCTL_SCRUB_BURST_SHIFT)<sp/>&amp;<sp/>DDRCTL_SBRCTL_SCRUB_BURST_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3518" refid="hpm__ddrctl__regs_8h_1a227fea6f1633524ba9cf820690185ae2" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_SBRCTL_SCRUB_BURST_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_SBRCTL_SCRUB_BURST_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_SBRCTL_SCRUB_BURST_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3519"><highlight class="normal"></highlight></codeline>
<codeline lineno="3520"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="3521"><highlight class="comment"><sp/>*<sp/>SCRUB_MODE<sp/>(R/W)</highlight></codeline>
<codeline lineno="3522"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="3523"><highlight class="comment"><sp/>*<sp/>Description:<sp/>scrub_mode:0<sp/>ECC<sp/>scrubber<sp/>will<sp/>perform<sp/>reads<sp/><sp/><sp/><sp/>scrub_mode:1<sp/>ECC<sp/>scrubber<sp/>will<sp/>perform<sp/>writes<sp/>Value<sp/>After<sp/>Reset:<sp/>0x0</highlight></codeline>
<codeline lineno="3524"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>UMCTL2_SBR_EN_1==1</highlight></codeline>
<codeline lineno="3525"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3526" refid="hpm__ddrctl__regs_8h_1a153737b9dce0e08e62afa1ad03d80329" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_SBRCTL_SCRUB_MODE_MASK<sp/>(0x4U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3527" refid="hpm__ddrctl__regs_8h_1a0fb254c107d26835c96da293f4a015e5" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_SBRCTL_SCRUB_MODE_SHIFT<sp/>(2U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3528" refid="hpm__ddrctl__regs_8h_1ac9edfc36f519789df54d64605094ff44" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_SBRCTL_SCRUB_MODE_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>DDRCTL_SBRCTL_SCRUB_MODE_SHIFT)<sp/>&amp;<sp/>DDRCTL_SBRCTL_SCRUB_MODE_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3529" refid="hpm__ddrctl__regs_8h_1ae5b4f7424d06d6183ef16c45a4a00a03" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_SBRCTL_SCRUB_MODE_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_SBRCTL_SCRUB_MODE_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_SBRCTL_SCRUB_MODE_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3530"><highlight class="normal"></highlight></codeline>
<codeline lineno="3531"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="3532"><highlight class="comment"><sp/>*<sp/>SCRUB_DURING_LOWPOWER<sp/>(R/W)</highlight></codeline>
<codeline lineno="3533"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="3534"><highlight class="comment"><sp/>*<sp/>Description:<sp/>Continue<sp/>scrubbing<sp/>during<sp/>low<sp/>power.<sp/>If<sp/>set<sp/>to<sp/>1,<sp/>burst<sp/>of<sp/>scrubs<sp/>will<sp/>be<sp/>issued<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>in<sp/>HW<sp/>controlled<sp/>low<sp/>power<sp/>modes.<sp/>There<sp/>are<sp/>two<sp/>such<sp/>modes:<sp/>automatically<sp/>initiated<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>by<sp/>idleness<sp/>or<sp/>initiated<sp/>by<sp/>HW<sp/>low-power<sp/>(LP)<sp/>interface.<sp/>If<sp/>set<sp/>to<sp/>0,<sp/>the<sp/>scrubber<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>will<sp/>not<sp/>attempt<sp/>to<sp/>send<sp/>commands<sp/>while<sp/>the<sp/>DDRC<sp/>is<sp/>in<sp/>HW<sp/>controlled<sp/>low<sp/>power<sp/>modes.<sp/><sp/><sp/>In<sp/>this<sp/>case,<sp/>the<sp/>scrubber<sp/>will<sp/>remember<sp/>the<sp/>last<sp/>address<sp/>issued<sp/>and<sp/>will<sp/>automatically<sp/>continue<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>from<sp/>there<sp/>when<sp/>the<sp/>DDRC<sp/>exits<sp/>the<sp/>LP<sp/>mode.</highlight></codeline>
<codeline lineno="3535"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0x0</highlight></codeline>
<codeline lineno="3536"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>UMCTL2_SBR_EN_1==1</highlight></codeline>
<codeline lineno="3537"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3538" refid="hpm__ddrctl__regs_8h_1a18a84eec5a23ac2c095da2b489cc44e7" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_SBRCTL_SCRUB_DURING_LOWPOWER_MASK<sp/>(0x2U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3539" refid="hpm__ddrctl__regs_8h_1a7e9d83371cf1ed8d1c0cc78632e9bbbc" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_SBRCTL_SCRUB_DURING_LOWPOWER_SHIFT<sp/>(1U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3540" refid="hpm__ddrctl__regs_8h_1afccfdedf31906c5e854020628f4dbd6e" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_SBRCTL_SCRUB_DURING_LOWPOWER_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>DDRCTL_SBRCTL_SCRUB_DURING_LOWPOWER_SHIFT)<sp/>&amp;<sp/>DDRCTL_SBRCTL_SCRUB_DURING_LOWPOWER_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3541" refid="hpm__ddrctl__regs_8h_1a6b9a01e6559d1cf06a16aac76a6e00e9" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_SBRCTL_SCRUB_DURING_LOWPOWER_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_SBRCTL_SCRUB_DURING_LOWPOWER_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_SBRCTL_SCRUB_DURING_LOWPOWER_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3542"><highlight class="normal"></highlight></codeline>
<codeline lineno="3543"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="3544"><highlight class="comment"><sp/>*<sp/>SCRUB_EN<sp/>(R/W)</highlight></codeline>
<codeline lineno="3545"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="3546"><highlight class="comment"><sp/>*<sp/>Description:<sp/>Enable<sp/>ECC<sp/>scrubber.<sp/>If<sp/>set<sp/>to<sp/>1,<sp/>enables<sp/>the<sp/>scrubber<sp/>to<sp/>generate<sp/>background<sp/><sp/><sp/>read<sp/>commands<sp/>after<sp/>the<sp/>memories<sp/>are<sp/>initialized.<sp/>If<sp/>set<sp/>to<sp/>0,<sp/>disables<sp/>the<sp/>scrubber,<sp/>resets<sp/>the<sp/>address<sp/>generator<sp/>to<sp/>0<sp/>and<sp/>clears<sp/>the<sp/>scrubber<sp/>status.<sp/>This<sp/>bitfield<sp/>must<sp/>be<sp/>accessed<sp/>separately<sp/>from<sp/>the<sp/>other<sp/>bitfields<sp/>in<sp/>this<sp/>register.</highlight></codeline>
<codeline lineno="3547"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0x0</highlight></codeline>
<codeline lineno="3548"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>UMCTL2_SBR_EN_1==1</highlight></codeline>
<codeline lineno="3549"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3550" refid="hpm__ddrctl__regs_8h_1abca83a96b9f5e21c7c23bc69ac3d68b2" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_SBRCTL_SCRUB_EN_MASK<sp/>(0x1U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3551" refid="hpm__ddrctl__regs_8h_1acd4560d68a7df109d44a5cdfcbc308ae" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_SBRCTL_SCRUB_EN_SHIFT<sp/>(0U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3552" refid="hpm__ddrctl__regs_8h_1aca12f0696b37da9b4079ce06b53d0871" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_SBRCTL_SCRUB_EN_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>DDRCTL_SBRCTL_SCRUB_EN_SHIFT)<sp/>&amp;<sp/>DDRCTL_SBRCTL_SCRUB_EN_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3553" refid="hpm__ddrctl__regs_8h_1aa8bbd921ece76866002dcc451f47434b" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_SBRCTL_SCRUB_EN_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_SBRCTL_SCRUB_EN_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_SBRCTL_SCRUB_EN_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3554"><highlight class="normal"></highlight></codeline>
<codeline lineno="3555"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Bitfield<sp/>definition<sp/>for<sp/>register:<sp/>SBRSTAT<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3556"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="3557"><highlight class="comment"><sp/>*<sp/>SCRUB_DONE<sp/>(R)</highlight></codeline>
<codeline lineno="3558"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="3559"><highlight class="comment"><sp/>*<sp/>Description:<sp/>Scrubber<sp/>done.<sp/>Controller<sp/>sets<sp/>this<sp/>bit<sp/>to<sp/>1,<sp/>after<sp/>full<sp/>range<sp/>of<sp/>addresses<sp/>are<sp/>scrubbed<sp/>once<sp/>while<sp/>scrub_interval<sp/>is<sp/>set<sp/>to<sp/>0.<sp/>Cleared<sp/>if<sp/>scrub_en<sp/>is<sp/>set<sp/>to<sp/>0<sp/>(scrubber<sp/>disabled)<sp/>or<sp/>scrub_interval<sp/>is<sp/>set<sp/>to<sp/>a<sp/>non-zero<sp/>value<sp/>for<sp/>normal<sp/>scrub<sp/>operation.<sp/><sp/><sp/><sp/>The<sp/>interrupt<sp/>signal,<sp/>sbr_done_intr,<sp/>is<sp/>equivalent<sp/>to<sp/>this<sp/>status<sp/>bitfield.</highlight></codeline>
<codeline lineno="3560"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0x0</highlight></codeline>
<codeline lineno="3561"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>UMCTL2_SBR_EN_1==1</highlight></codeline>
<codeline lineno="3562"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3563" refid="hpm__ddrctl__regs_8h_1ac118417e64c0ea4d674d27bc4ea44465" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_SBRSTAT_SCRUB_DONE_MASK<sp/>(0x2U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3564" refid="hpm__ddrctl__regs_8h_1af647de6ab185fb4f1e9091fa12979ca6" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_SBRSTAT_SCRUB_DONE_SHIFT<sp/>(1U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3565" refid="hpm__ddrctl__regs_8h_1a384787ba77458bc18737ff2759237525" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_SBRSTAT_SCRUB_DONE_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_SBRSTAT_SCRUB_DONE_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_SBRSTAT_SCRUB_DONE_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3566"><highlight class="normal"></highlight></codeline>
<codeline lineno="3567"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="3568"><highlight class="comment"><sp/>*<sp/>SCRUB_BUSY<sp/>(R)</highlight></codeline>
<codeline lineno="3569"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="3570"><highlight class="comment"><sp/>*<sp/>Description:<sp/>Scrubber<sp/>busy.<sp/>Controller<sp/>sets<sp/>this<sp/>bit<sp/>to<sp/>1<sp/>when<sp/>the<sp/>scrubber<sp/>logic<sp/>has<sp/>outstanding<sp/>read<sp/>commands<sp/>being<sp/>executed.<sp/><sp/><sp/><sp/><sp/><sp/>Cleared<sp/>when<sp/>there<sp/>are<sp/>no<sp/>active<sp/>outstanding<sp/>scrub<sp/>reads<sp/>in<sp/>the<sp/>system.</highlight></codeline>
<codeline lineno="3571"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0x0</highlight></codeline>
<codeline lineno="3572"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>UMCTL2_SBR_EN_1==1</highlight></codeline>
<codeline lineno="3573"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3574" refid="hpm__ddrctl__regs_8h_1a0055263932bb66b9e78cceb6d0d27e73" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_SBRSTAT_SCRUB_BUSY_MASK<sp/>(0x1U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3575" refid="hpm__ddrctl__regs_8h_1a6568c9bfa9ca84d7c0d42f07a6fa1496" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_SBRSTAT_SCRUB_BUSY_SHIFT<sp/>(0U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3576" refid="hpm__ddrctl__regs_8h_1ab9024a748bf06016a820707551d3772d" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_SBRSTAT_SCRUB_BUSY_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_SBRSTAT_SCRUB_BUSY_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_SBRSTAT_SCRUB_BUSY_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3577"><highlight class="normal"></highlight></codeline>
<codeline lineno="3578"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Bitfield<sp/>definition<sp/>for<sp/>register:<sp/>SBRWDATA0<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3579"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="3580"><highlight class="comment"><sp/>*<sp/>SCRUB_PATTERN0<sp/>(R/W)</highlight></codeline>
<codeline lineno="3581"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="3582"><highlight class="comment"><sp/>*<sp/>Description:<sp/>ECC<sp/>Scrubber<sp/>write<sp/>data<sp/>pattern<sp/>for<sp/>data<sp/>bus[31:0]</highlight></codeline>
<codeline lineno="3583"><highlight class="comment"><sp/>*<sp/>Value<sp/>After<sp/>Reset:<sp/>0x0</highlight></codeline>
<codeline lineno="3584"><highlight class="comment"><sp/>*<sp/>Exists:<sp/>UMCTL2_SBR_EN_1==1</highlight></codeline>
<codeline lineno="3585"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3586" refid="hpm__ddrctl__regs_8h_1ae4c0dab07959148598d47e39f04c74b4" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_SBRWDATA0_SCRUB_PATTERN0_MASK<sp/>(0xFFFFFFFFUL)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3587" refid="hpm__ddrctl__regs_8h_1a458ee3337e9e954321f7a93341717324" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_SBRWDATA0_SCRUB_PATTERN0_SHIFT<sp/>(0U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3588" refid="hpm__ddrctl__regs_8h_1af2c87864790d4426b6558560429ba00b" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_SBRWDATA0_SCRUB_PATTERN0_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>DDRCTL_SBRWDATA0_SCRUB_PATTERN0_SHIFT)<sp/>&amp;<sp/>DDRCTL_SBRWDATA0_SCRUB_PATTERN0_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3589" refid="hpm__ddrctl__regs_8h_1a63ab94fb7d895c92644f387d20f795c2" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_SBRWDATA0_SCRUB_PATTERN0_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>DDRCTL_SBRWDATA0_SCRUB_PATTERN0_MASK)<sp/>&gt;&gt;<sp/>DDRCTL_SBRWDATA0_SCRUB_PATTERN0_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3590"><highlight class="normal"></highlight></codeline>
<codeline lineno="3591"><highlight class="normal"></highlight></codeline>
<codeline lineno="3592"><highlight class="normal"></highlight></codeline>
<codeline lineno="3593"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>ID<sp/>register<sp/>group<sp/>index<sp/>macro<sp/>definition<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3594" refid="hpm__ddrctl__regs_8h_1a8e1d54743af1f6f4a8e9e90757535837" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_ID_0<sp/>(0UL)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3595" refid="hpm__ddrctl__regs_8h_1acaa851622ec793f8a7ad63a7499acd2f" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_ID_1<sp/>(1UL)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3596" refid="hpm__ddrctl__regs_8h_1af78a0f0d6b457907a31758ce1b32bff6" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_ID_2<sp/>(2UL)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3597" refid="hpm__ddrctl__regs_8h_1a3b9b10b1690ba40f377a954cbe0dd0c4" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_ID_3<sp/>(3UL)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3598" refid="hpm__ddrctl__regs_8h_1ac84ebdf37f1c56d556c03b83ea6d13ad" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_ID_4<sp/>(4UL)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3599" refid="hpm__ddrctl__regs_8h_1a10471fc4163c543514449b3bf3a09308" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_ID_5<sp/>(5UL)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3600" refid="hpm__ddrctl__regs_8h_1a516e4178826498be4cada683e7848d63" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_ID_6<sp/>(6UL)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3601" refid="hpm__ddrctl__regs_8h_1a060c4ff378743cfa461bd331754a7c11" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_ID_7<sp/>(7UL)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3602" refid="hpm__ddrctl__regs_8h_1a73e994a83ef80b6b53a1e0269a5bcf94" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_ID_8<sp/>(8UL)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3603" refid="hpm__ddrctl__regs_8h_1a2c761d7ff820e8f28649c312576d13a8" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_ID_9<sp/>(9UL)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3604" refid="hpm__ddrctl__regs_8h_1a34b1b463084600ddb93e74147c69f3f6" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_ID_10<sp/>(10UL)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3605" refid="hpm__ddrctl__regs_8h_1a375e45a2559c03d8303b3d55ebe8707b" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_ID_11<sp/>(11UL)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3606" refid="hpm__ddrctl__regs_8h_1a6b9a9323a3b2fba0e6846bb09d175515" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_ID_12<sp/>(12UL)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3607" refid="hpm__ddrctl__regs_8h_1a0720dc4212f4a39f04439600980a2f73" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_ID_13<sp/>(13UL)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3608" refid="hpm__ddrctl__regs_8h_1a0a2a5ef719cfcad5ed36033943337147" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_ID_14<sp/>(14UL)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3609" refid="hpm__ddrctl__regs_8h_1a0d646ae5798c223fd4ab8880ee4d4a5b" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_ID_15<sp/>(15UL)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3610"><highlight class="normal"></highlight></codeline>
<codeline lineno="3611"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>PCFG<sp/>register<sp/>group<sp/>index<sp/>macro<sp/>definition<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3612" refid="hpm__ddrctl__regs_8h_1ad51d0f7fcb6611d612865f3b31df487d" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PCFG_0<sp/>(0UL)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3613" refid="hpm__ddrctl__regs_8h_1a0b11dac70d7f341efcc318b17e28a924" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PCFG_1<sp/>(1UL)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3614" refid="hpm__ddrctl__regs_8h_1a733efdeb407eef8ddcdd637159bb6108" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PCFG_2<sp/>(2UL)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3615" refid="hpm__ddrctl__regs_8h_1af218b9087c67088d7e81fe1a6b20dd44" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PCFG_3<sp/>(3UL)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3616" refid="hpm__ddrctl__regs_8h_1a6a45d19f3f28a76e36a3b6abf7875ef2" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PCFG_4<sp/>(4UL)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3617" refid="hpm__ddrctl__regs_8h_1a5f34005f7d04f17bb295d94d74e8a765" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PCFG_5<sp/>(5UL)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3618" refid="hpm__ddrctl__regs_8h_1a668f7a0200d356480eb15e4c956633f2" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PCFG_6<sp/>(6UL)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3619" refid="hpm__ddrctl__regs_8h_1aebafbed45ed03d5728b993c4850fde4e" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PCFG_7<sp/>(7UL)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3620" refid="hpm__ddrctl__regs_8h_1ae448dd741cef164b2095802a073b7d39" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PCFG_8<sp/>(8UL)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3621" refid="hpm__ddrctl__regs_8h_1aa5e84f7d03f6f9193ebc4db868c319f1" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PCFG_9<sp/>(9UL)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3622" refid="hpm__ddrctl__regs_8h_1a3f5d8852c9593ade23864eb9c7dd7c6a" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PCFG_10<sp/>(10UL)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3623" refid="hpm__ddrctl__regs_8h_1a7b1ae62a65a1cb91c626fe1d9aa9081b" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PCFG_11<sp/>(11UL)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3624" refid="hpm__ddrctl__regs_8h_1a9469501781b241df0e1469a20479a8c3" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PCFG_12<sp/>(12UL)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3625" refid="hpm__ddrctl__regs_8h_1a8b3daa9cd5ca76b3fb5b74980a0b4a65" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PCFG_13<sp/>(13UL)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3626" refid="hpm__ddrctl__regs_8h_1a83de5f0e1e83fb4cf06495acdd55d7b8" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PCFG_14<sp/>(14UL)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3627" refid="hpm__ddrctl__regs_8h_1a4ccc1d794b841ab9e8bbbffd995140fc" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_PCFG_15<sp/>(15UL)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3628"><highlight class="normal"></highlight></codeline>
<codeline lineno="3629"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>SAR<sp/>register<sp/>group<sp/>index<sp/>macro<sp/>definition<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3630" refid="hpm__ddrctl__regs_8h_1a35351a46bdcdaa9b0bf9ed59ae9c9f0d" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_SAR_0<sp/>(0UL)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3631" refid="hpm__ddrctl__regs_8h_1a5a37d2e5c19301ccc992f30b1abc00f1" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_SAR_1<sp/>(1UL)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3632" refid="hpm__ddrctl__regs_8h_1a67e4426e2cb90d23182959aca80ed26e" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_SAR_2<sp/>(2UL)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3633" refid="hpm__ddrctl__regs_8h_1a7fc01da3b0905f17e5d1e85922a81da8" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DDRCTL_SAR_3<sp/>(3UL)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3634"><highlight class="normal"></highlight></codeline>
<codeline lineno="3635"><highlight class="normal"></highlight></codeline>
<codeline lineno="3636"><highlight class="normal"></highlight><highlight class="preprocessor">#endif<sp/></highlight><highlight class="comment">/*<sp/>HPM_DDRCTL_H<sp/>*/</highlight><highlight class="preprocessor"></highlight></codeline>
    </programlisting>
    <location file="soc/HPM6800/ip/hpm_ddrctl_regs.h"/>
  </compounddef>
</doxygen>
