meta:
  version: 3
  flow: Classic
  substituting_steps:
    OpenROAD.Resizertimingpostcts: null
    OpenROAD.CTS: null
    OpenROAD.RepairDesignPostGPL: null
    OpenROAD.STAMidPnr: null
    +Magic.DRC: KLayout.Antenna
    +Checker.MagicDRC: Checker.KLayoutAntenna
    +Checker.MaxCapViolations: KLayout.Render

DESIGN_NAME: multiplexer
VERILOG_FILES: dir::src/mux.v
CLOCK_PERIOD: 23
DIE_AREA: [0, 0, 700, 825]
RUN_MAGIC_DRC: true
SYNTH_STRATEGY: DELAY 4
PL_TARGET_DENSITY: 0.1
PL_RESIZER_SETUP_SLACK_MARGIN: 0
GRT_RESIZER_SETUP_SLACK_MARGIN: 0
GRT_RESIZER_HOLD_SLACK_MARGIN: 0
PL_RESIZER_HOLD_SLACK_MARGIN: 0
GRT_ANTENNA_MARGIN: 90
MAX_FANOUT_CONSTRAINT: 6
DRT_ANTENNA_REPAIR_ITERS: 2
DESIGN_REPAIR_TIE_FANOUT: true
DIODE_ON_PORTS: both
CLOCK_PORT: clk_i
CLOCK_NET: clk_i
VDD_NETS: ["VDD"]
GND_NETS: ["VSS"]
VERILOG_POWER_DEFINE: "USE_POWER_PINS"
RT_MAX_LAYER: Metal4
FP_PIN_ORDER_CFG: dir::pin_order.cfg
FP_PDN_MULTILAYER: false
FP_SIZING: absolute
STD_CELL_LIBRARY: gf180mcu_fd_sc_mcu9t5v0
FP_IO_HLAYER: Metal3
FP_IO_VLAYER: Metal4
