Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3.1 (win64) Build 1056140 Thu Oct 30 17:03:40 MDT 2014
| Date         : Sun Jun 21 01:19:17 2020
| Host         : ishiiPC11 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file TopLevel_timing_summary_routed.rpt -rpx TopLevel_timing_summary_routed.rpx
| Design       : TopLevel
| Device       : 7a100t-fgg676
| Speed File   : -2  PRODUCTION 1.13 2014-05-07
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: EASIROC1_TRIGGER[10] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: EASIROC1_TRIGGER[16] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: EASIROC1_TRIGGER[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: EASIROC1_TRIGGER[20] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: EASIROC1_TRIGGER[25] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: EASIROC1_TRIGGER[31] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: EASIROC1_TRIGGER[7] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: EASIROC2_TRIGGER[27] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: EASIROC2_TRIGGER[4] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: EASIROC2_TRIGGER[5] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerManager_0/L1_Delayer/counter_25M_reg[0]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerManager_0/L1_Delayer/counter_25M_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerManager_0/L1_Delayer/counter_25M_reg[2]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerManager_0/L1_Delayer/counter_25M_reg[3]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerManager_0/L1_Delayer/counter_25M_reg[4]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerManager_0/L1_Delayer/counter_25M_reg[5]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerManager_0/L1_Delayer/counter_25M_reg[6]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerManager_0/L1_Delayer/counter_25M_reg[7]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerManager_0/L1_Delayer/counter_reg[0]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerManager_0/L1_Delayer/counter_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerManager_0/L1_Delayer/counter_reg[2]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerManager_0/L1_Delayer/counter_reg[3]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerManager_0/L1_Delayer/counter_reg[4]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerManager_0/L1_Delayer/counter_reg[5]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerManager_0/L1_Delayer/counter_reg[6]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerManager_0/L1_Delayer/counter_reg[7]/C (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: TriggerManager_0/L1_Delayer/state_reg[0]/C (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: TriggerManager_0/L1_Delayer/state_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerManager_0/L2_Delayer/counter_25M_reg[0]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerManager_0/L2_Delayer/counter_25M_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerManager_0/L2_Delayer/counter_25M_reg[2]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerManager_0/L2_Delayer/counter_25M_reg[3]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerManager_0/L2_Delayer/counter_25M_reg[4]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerManager_0/L2_Delayer/counter_25M_reg[5]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerManager_0/L2_Delayer/counter_25M_reg[6]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerManager_0/L2_Delayer/counter_25M_reg[7]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerManager_0/L2_Delayer/counter_reg[0]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerManager_0/L2_Delayer/counter_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerManager_0/L2_Delayer/counter_reg[2]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerManager_0/L2_Delayer/counter_reg[3]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerManager_0/L2_Delayer/counter_reg[4]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerManager_0/L2_Delayer/counter_reg[5]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerManager_0/L2_Delayer/counter_reg[6]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerManager_0/L2_Delayer/counter_reg[7]/C (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: TriggerManager_0/L2_Delayer/state_reg[0]/C (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: TriggerManager_0/L2_Delayer/state_reg[1]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: TriggerManager_0/TriggerMode_reg[0]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: TriggerManager_0/TriggerMode_reg[1]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: TriggerManager_0/TriggerMode_reg[2]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[10].Width_Adjuster_0/Delayer_0/Dff_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[13].Width_Adjuster_1/Delayer_0/Dff_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[16].Width_Adjuster_0/Delayer_0/Dff_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[16].Width_Adjuster_1/Delayer_0/Dff_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[19].Width_Adjuster_0/Delayer_0/Dff_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_0/Delayer_0/Dff_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[20].Width_Adjuster_0/Delayer_0/Dff_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[21].Width_Adjuster_0/Delayer_0/Dff_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_0/Delayer_0/Dff_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[27].Width_Adjuster_1/Delayer_0/Dff_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[28].Width_Adjuster_1/Delayer_0/Dff_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[29].Width_Adjuster_1/Delayer_0/Dff_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[31].Width_Adjuster_0/Delayer_0/Dff_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[31].Width_Adjuster_1/Delayer_0/Dff_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[4].Width_Adjuster_1/Delayer_0/Dff_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[5].Width_Adjuster_1/Delayer_0/Dff_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[7].Width_Adjuster_0/Delayer_0/Dff_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[8].Width_Adjuster_1/Delayer_0/Dff_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[9].Width_Adjuster_1/Delayer_0/Dff_reg[1]/C (HIGH)

 There are 62 register/latch pins with no clock (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 118 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 74 input ports with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 60 ports with no output delay but user has a false path constraint (MEDIUM)

 There are 0 ports with no output delay but has a clock definition.


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -6.732      -69.894                     78                83521        0.052        0.000                      0                83521        0.146        0.000                       0                 33933  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock           Waveform(ns)         Period(ns)      Frequency(MHz)
-----           ------------         ----------      --------------
ETH_RX_CLK      {0.000 20.000}       40.000          25.000          
ETH_TX_CLK      {0.000 20.000}       40.000          25.000          
EXTCLK50M       {0.000 10.000}       20.000          50.000          
  CLKIN1        {0.000 20.000}       40.000          25.000          
    CLKFBIN     {0.000 20.000}       40.000          25.000          
    CLK_25M     {0.000 20.000}       40.000          25.000          
    CLK_66M     {0.000 7.500}        15.000          66.667          
    CLK_6M      {0.000 83.333}       166.667         6.000           
      CLK_3M    {0.000 166.667}      333.333         3.000           
  CLK_125M      {0.000 4.000}        8.000           125.000         
  CLK_250M_0    {0.000 2.000}        4.000           250.000         
  CLK_250M_180  {2.000 4.000}        4.000           250.000         
  CLK_250M_270  {3.000 5.000}        4.000           250.000         
  CLK_250M_90   {1.000 3.000}        4.000           250.000         
  CLK_500M      {0.000 1.000}        2.000           500.000         
  I_0           {0.000 10.000}       20.000          50.000          
vclk_66M        {0.000 7.500}        15.000          66.667          
vclk_6M         {0.000 83.334}       166.667         6.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ETH_RX_CLK           11.318        0.000                      0                  616        0.088        0.000                      0                  616       19.500        0.000                       0                   333  
ETH_TX_CLK           19.436        0.000                      0                  397        0.096        0.000                      0                  397       19.146        0.000                       0                   273  
EXTCLK50M                                                                                                                                                         7.000        0.000                       0                     1  
  CLKIN1                                                                                                                                                         15.000        0.000                       0                     2  
    CLKFBIN                                                                                                                                                      38.751        0.000                       0                     2  
    CLK_25M          19.219        0.000                      0                 9093        0.060        0.000                      0                 9093       18.870        0.000                       0                  4866  
    CLK_66M           9.084        0.000                      0                  179        0.087        0.000                      0                  179        7.000        0.000                       0                    88  
    CLK_6M          159.214        0.000                      0                  596        0.162        0.000                      0                  596       46.693        0.000                       0                   331  
      CLK_3M        326.779        0.000                      0                   30        0.188        0.000                      0                   30      166.167        0.000                       0                    35  
  CLK_125M           -1.691      -51.418                     64                69110        0.053        0.000                      0                69110        2.870        0.000                       0                 25964  
  CLK_250M_0          1.565        0.000                      0                 1032        0.079        0.000                      0                 1032        1.146        0.000                       0                  1550  
  CLK_250M_180                                                                                                                                                    1.500        0.000                       0                   131  
  CLK_250M_270                                                                                                                                                    1.500        0.000                       0                   131  
  CLK_250M_90                                                                                                                                                     1.500        0.000                       0                   131  
  CLK_500M           -1.825      -12.014                     12                   69        0.130        0.000                      0                   69        0.146        0.000                       0                    92  
  I_0                                                                                                                                                            18.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
CLK_6M        CLK_25M             3.120        0.000                      0                    4        0.114        0.000                      0                    4  
CLK_3M        CLK_6M            162.285        0.000                      0                    2        0.094        0.000                      0                    2  
CLK_25M       CLK_3M              5.157        0.000                      0                   25        0.092        0.000                      0                   25  
CLK_6M        CLK_3M            160.322        0.000                      0                    2        0.059        0.000                      0                    2  
CLK_250M_0    CLK_125M            1.331        0.000                      0                 1032        0.052        0.000                      0                 1032  
CLK_250M_180  CLK_250M_0          0.533        0.000                      0                  129        1.636        0.000                      0                  129  
CLK_250M_270  CLK_250M_0          0.586        0.000                      0                  129        0.066        0.000                      0                  129  
CLK_250M_90   CLK_250M_0          1.422        0.000                      0                  129        0.646        0.000                      0                  129  
CLK_125M      CLK_500M           -6.732       -6.732                      1                    1        0.802        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  CLK_125M           CLK_125M                 2.724        0.000                      0                  202        0.577        0.000                      0                  202  
**async_default**  CLK_25M            CLK_25M                 32.893        0.000                      0                  769        0.125        0.000                      0                  769  
**async_default**  CLK_500M           CLK_500M                -0.673       -1.329                      2                    2        0.541        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ETH_RX_CLK
  To Clock:  ETH_RX_CLK

Setup :            0  Failing Endpoints,  Worst Slack       11.318ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.088ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.318ns  (required time - arrival time)
  Source:                 ETH_RXD[0]
                            (input port clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/IOB_RD_0/D
                            (rising edge-triggered cell FDRE clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ETH_RX_CLK rise@40.000ns - ETH_RX_CLK rise@0.000ns)
  Data Path Delay:        3.435ns  (logic 1.457ns (42.413%)  route 1.978ns (57.587%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            28.000ns
  Clock Path Skew:        2.835ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.835ns = ( 42.835 - 40.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.002ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                 28.000    28.000    
    P1                                                0.000    28.000 r  ETH_RXD[0]
                         net (fo=0)                   0.000    28.000    ETH_RXD[0]
    P1                   IBUF (Prop_ibuf_I_O)         1.457    29.457 r  ETH_RXD_IBUF[0]_inst/O
                         net (fo=1, routed)           1.978    31.435    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RXD[0]
    SLICE_X89Y117        FDRE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/IOB_RD_0/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_RX_CLK rise edge)
                                                     40.000    40.000 r  
    R3                                                0.000    40.000 r  ETH_RX_CLK
                         net (fo=0)                   0.000    40.000    ETH_RX_CLK
    R3                   IBUF (Prop_ibuf_I_O)         1.370    41.370 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=333, routed)         1.465    42.835    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_CLK
    SLICE_X89Y117                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/IOB_RD_0/C
                         clock pessimism              0.000    42.835    
                         clock uncertainty           -0.035    42.800    
    SLICE_X89Y117        FDRE (Setup_fdre_C_D)       -0.047    42.753    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/IOB_RD_0
  -------------------------------------------------------------------
                         required time                         42.753    
                         arrival time                         -31.435    
  -------------------------------------------------------------------
                         slack                                 11.318    

Slack (MET) :             11.476ns  (required time - arrival time)
  Source:                 ETH_RXD[1]
                            (input port clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/IOB_RD_1/D
                            (rising edge-triggered cell FDRE clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ETH_RX_CLK rise@40.000ns - ETH_RX_CLK rise@0.000ns)
  Data Path Delay:        3.265ns  (logic 1.449ns (44.382%)  route 1.816ns (55.618%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            28.000ns
  Clock Path Skew:        2.835ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.835ns = ( 42.835 - 40.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.002ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                 28.000    28.000    
    P4                                                0.000    28.000 r  ETH_RXD[1]
                         net (fo=0)                   0.000    28.000    ETH_RXD[1]
    P4                   IBUF (Prop_ibuf_I_O)         1.449    29.449 r  ETH_RXD_IBUF[1]_inst/O
                         net (fo=1, routed)           1.816    31.265    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RXD[1]
    SLICE_X89Y117        FDRE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/IOB_RD_1/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_RX_CLK rise edge)
                                                     40.000    40.000 r  
    R3                                                0.000    40.000 r  ETH_RX_CLK
                         net (fo=0)                   0.000    40.000    ETH_RX_CLK
    R3                   IBUF (Prop_ibuf_I_O)         1.370    41.370 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=333, routed)         1.465    42.835    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_CLK
    SLICE_X89Y117                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/IOB_RD_1/C
                         clock pessimism              0.000    42.835    
                         clock uncertainty           -0.035    42.800    
    SLICE_X89Y117        FDRE (Setup_fdre_C_D)       -0.059    42.741    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/IOB_RD_1
  -------------------------------------------------------------------
                         required time                         42.741    
                         arrival time                         -31.265    
  -------------------------------------------------------------------
                         slack                                 11.476    

Slack (MET) :             11.487ns  (required time - arrival time)
  Source:                 ETH_RXD[3]
                            (input port clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/IOB_RD_3/D
                            (rising edge-triggered cell FDRE clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ETH_RX_CLK rise@40.000ns - ETH_RX_CLK rise@0.000ns)
  Data Path Delay:        3.271ns  (logic 1.453ns (44.418%)  route 1.818ns (55.582%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            28.000ns
  Clock Path Skew:        2.835ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.835ns = ( 42.835 - 40.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.002ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                 28.000    28.000    
    R2                                                0.000    28.000 r  ETH_RXD[3]
                         net (fo=0)                   0.000    28.000    ETH_RXD[3]
    R2                   IBUF (Prop_ibuf_I_O)         1.453    29.453 r  ETH_RXD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.818    31.271    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RXD[3]
    SLICE_X89Y117        FDRE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/IOB_RD_3/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_RX_CLK rise edge)
                                                     40.000    40.000 r  
    R3                                                0.000    40.000 r  ETH_RX_CLK
                         net (fo=0)                   0.000    40.000    ETH_RX_CLK
    R3                   IBUF (Prop_ibuf_I_O)         1.370    41.370 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=333, routed)         1.465    42.835    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_CLK
    SLICE_X89Y117                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/IOB_RD_3/C
                         clock pessimism              0.000    42.835    
                         clock uncertainty           -0.035    42.800    
    SLICE_X89Y117        FDRE (Setup_fdre_C_D)       -0.042    42.758    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/IOB_RD_3
  -------------------------------------------------------------------
                         required time                         42.758    
                         arrival time                         -31.271    
  -------------------------------------------------------------------
                         slack                                 11.487    

Slack (MET) :             11.544ns  (required time - arrival time)
  Source:                 ETH_RX_ER
                            (input port clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/IOB_RERR/D
                            (rising edge-triggered cell FDRE clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ETH_RX_CLK rise@40.000ns - ETH_RX_CLK rise@0.000ns)
  Data Path Delay:        3.297ns  (logic 1.451ns (44.003%)  route 1.846ns (55.997%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            28.000ns
  Clock Path Skew:        2.923ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.923ns = ( 42.923 - 40.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.002ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                 28.000    28.000    
    M2                                                0.000    28.000 r  ETH_RX_ER
                         net (fo=0)                   0.000    28.000    ETH_RX_ER
    M2                   IBUF (Prop_ibuf_I_O)         1.451    29.451 r  ETH_RX_ER_IBUF_inst/O
                         net (fo=1, routed)           1.846    31.297    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_ER
    SLICE_X89Y120        FDRE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/IOB_RERR/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_RX_CLK rise edge)
                                                     40.000    40.000 r  
    R3                                                0.000    40.000 r  ETH_RX_CLK
                         net (fo=0)                   0.000    40.000    ETH_RX_CLK
    R3                   IBUF (Prop_ibuf_I_O)         1.370    41.370 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=333, routed)         1.553    42.923    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_CLK
    SLICE_X89Y120                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/IOB_RERR/C
                         clock pessimism              0.000    42.923    
                         clock uncertainty           -0.035    42.888    
    SLICE_X89Y120        FDRE (Setup_fdre_C_D)       -0.047    42.841    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/IOB_RERR
  -------------------------------------------------------------------
                         required time                         42.841    
                         arrival time                         -31.297    
  -------------------------------------------------------------------
                         slack                                 11.544    

Slack (MET) :             11.609ns  (required time - arrival time)
  Source:                 ETH_RXD[2]
                            (input port clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/IOB_RD_2/D
                            (rising edge-triggered cell FDRE clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ETH_RX_CLK rise@40.000ns - ETH_RX_CLK rise@0.000ns)
  Data Path Delay:        3.159ns  (logic 1.453ns (45.981%)  route 1.707ns (54.019%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            28.000ns
  Clock Path Skew:        2.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.851ns = ( 42.851 - 40.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.002ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                 28.000    28.000    
    R1                                                0.000    28.000 r  ETH_RXD[2]
                         net (fo=0)                   0.000    28.000    ETH_RXD[2]
    R1                   IBUF (Prop_ibuf_I_O)         1.453    29.453 r  ETH_RXD_IBUF[2]_inst/O
                         net (fo=1, routed)           1.707    31.159    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RXD[2]
    SLICE_X89Y114        FDRE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/IOB_RD_2/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_RX_CLK rise edge)
                                                     40.000    40.000 r  
    R3                                                0.000    40.000 r  ETH_RX_CLK
                         net (fo=0)                   0.000    40.000    ETH_RX_CLK
    R3                   IBUF (Prop_ibuf_I_O)         1.370    41.370 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=333, routed)         1.481    42.851    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_CLK
    SLICE_X89Y114                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/IOB_RD_2/C
                         clock pessimism              0.000    42.851    
                         clock uncertainty           -0.035    42.815    
    SLICE_X89Y114        FDRE (Setup_fdre_C_D)       -0.047    42.768    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/IOB_RD_2
  -------------------------------------------------------------------
                         required time                         42.768    
                         arrival time                         -31.159    
  -------------------------------------------------------------------
                         slack                                 11.609    

Slack (MET) :             11.872ns  (required time - arrival time)
  Source:                 ETH_RX_DV
                            (input port clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/IOB_RDV/D
                            (rising edge-triggered cell FDRE clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_RX_CLK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            40.000ns  (ETH_RX_CLK rise@40.000ns - ETH_RX_CLK rise@0.000ns)
  Data Path Delay:        1.048ns  (logic 0.478ns (45.605%)  route 0.570ns (54.395%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            28.000ns
  Clock Path Skew:        0.969ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.969ns = ( 40.969 - 40.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.002ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                 28.000    28.000    
    N1                                                0.000    28.000 r  ETH_RX_DV
                         net (fo=0)                   0.000    28.000    ETH_RX_DV
    N1                   IBUF (Prop_ibuf_I_O)         0.478    28.478 r  ETH_RX_DV_IBUF_inst/O
                         net (fo=1, routed)           0.570    29.048    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_DV
    SLICE_X89Y92         FDRE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/IOB_RDV/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_RX_CLK rise edge)
                                                     40.000    40.000 r  
    R3                                                0.000    40.000 r  ETH_RX_CLK
                         net (fo=0)                   0.000    40.000    ETH_RX_CLK
    R3                   IBUF (Prop_ibuf_I_O)         0.273    40.273 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=333, routed)         0.696    40.969    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_CLK
    SLICE_X89Y92                                                      r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/IOB_RDV/C
                         clock pessimism              0.000    40.969    
                         clock uncertainty           -0.035    40.934    
    SLICE_X89Y92         FDRE (Setup_fdre_C_D)       -0.014    40.920    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/IOB_RDV
  -------------------------------------------------------------------
                         required time                         40.920    
                         arrival time                         -29.048    
  -------------------------------------------------------------------
                         slack                                 11.872    

Slack (MET) :             36.290ns  (required time - arrival time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/payNblCunt_3/C
                            (rising edge-triggered cell FDRE clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/muxMyMac_4/D
                            (rising edge-triggered cell FDRE clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ETH_RX_CLK rise@40.000ns - ETH_RX_CLK rise@0.000ns)
  Data Path Delay:        3.928ns  (logic 0.589ns (14.994%)  route 3.339ns (85.006%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.476ns = ( 43.476 - 40.000 ) 
    Source Clock Delay      (SCD):    3.446ns
    Clock Pessimism Removal (CPR):    0.191ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.002ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_RX_CLK rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  ETH_RX_CLK
                         net (fo=0)                   0.000     0.000    ETH_RX_CLK
    R3                   IBUF (Prop_ibuf_I_O)         1.436     1.436 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=333, routed)         2.009     3.446    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_CLK
    SLICE_X87Y129                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/payNblCunt_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y129        FDRE (Prop_fdre_C_Q)         0.379     3.825 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/payNblCunt_3/Q
                         net (fo=28, routed)          2.766     6.591    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/payNblCunt[3]
    SLICE_X79Y151        LUT6 (Prop_lut6_I1_O)        0.105     6.696 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[3]_GND_11_o_wide_mux_110_OUT51/O
                         net (fo=1, routed)           0.573     7.269    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[3]_GND_11_o_wide_mux_110_OUT5
    SLICE_X79Y150        LUT6 (Prop_lut6_I5_O)        0.105     7.374 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[3]_GND_11_o_wide_mux_110_OUT52/O
                         net (fo=1, routed)           0.000     7.374    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/payNblCunt[3]_GND_11_o_wide_mux_110_OUT[4]
    SLICE_X79Y150        FDRE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/muxMyMac_4/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_RX_CLK rise edge)
                                                     40.000    40.000 r  
    R3                                                0.000    40.000 r  ETH_RX_CLK
                         net (fo=0)                   0.000    40.000    ETH_RX_CLK
    R3                   IBUF (Prop_ibuf_I_O)         1.370    41.370 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=333, routed)         2.106    43.476    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_CLK
    SLICE_X79Y150                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/muxMyMac_4/C
                         clock pessimism              0.191    43.667    
                         clock uncertainty           -0.035    43.631    
    SLICE_X79Y150        FDRE (Setup_fdre_C_D)        0.032    43.663    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/muxMyMac_4
  -------------------------------------------------------------------
                         required time                         43.663    
                         arrival time                          -7.374    
  -------------------------------------------------------------------
                         slack                                 36.290    

Slack (MET) :             36.404ns  (required time - arrival time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/rxData_2/C
                            (rising edge-triggered cell FDRE clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/fcsCal_12/D
                            (rising edge-triggered cell FDSE clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ETH_RX_CLK rise@40.000ns - ETH_RX_CLK rise@0.000ns)
  Data Path Delay:        3.293ns  (logic 0.694ns (21.077%)  route 2.599ns (78.923%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.998ns = ( 42.998 - 40.000 ) 
    Source Clock Delay      (SCD):    3.453ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.002ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_RX_CLK rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  ETH_RX_CLK
                         net (fo=0)                   0.000     0.000    ETH_RX_CLK
    R3                   IBUF (Prop_ibuf_I_O)         1.436     1.436 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=333, routed)         2.016     3.453    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_CLK
    SLICE_X87Y125                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/rxData_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y125        FDRE (Prop_fdre_C_Q)         0.379     3.832 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/rxData_2/Q
                         net (fo=10, routed)          1.146     4.978    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/rxData[2]
    SLICE_X88Y123        LUT2 (Prop_lut2_I1_O)        0.105     5.083 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/Mxor_fcsFb<5>_xo<0>1/O
                         net (fo=8, routed)           0.983     6.066    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/fcsFb[5]
    SLICE_X84Y124        LUT6 (Prop_lut6_I1_O)        0.105     6.171 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/Mxor_fcsAnd12b[7]_fcsCal[4]_XOR_110_o_xo<0>_SW1/O
                         net (fo=1, routed)           0.470     6.640    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/N270
    SLICE_X84Y123        LUT6 (Prop_lut6_I5_O)        0.105     6.745 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/Mxor_fcsAnd12b[7]_fcsCal[4]_XOR_110_o_xo<0>/O
                         net (fo=1, routed)           0.000     6.745    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/fcsAnd12b[7]_fcsCal[4]_XOR_110_o
    SLICE_X84Y123        FDSE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/fcsCal_12/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_RX_CLK rise edge)
                                                     40.000    40.000 r  
    R3                                                0.000    40.000 r  ETH_RX_CLK
                         net (fo=0)                   0.000    40.000    ETH_RX_CLK
    R3                   IBUF (Prop_ibuf_I_O)         1.370    41.370 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=333, routed)         1.628    42.998    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_CLK
    SLICE_X84Y123                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/fcsCal_12/C
                         clock pessimism              0.114    43.112    
                         clock uncertainty           -0.035    43.077    
    SLICE_X84Y123        FDSE (Setup_fdse_C_D)        0.072    43.149    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/fcsCal_12
  -------------------------------------------------------------------
                         required time                         43.149    
                         arrival time                          -6.745    
  -------------------------------------------------------------------
                         slack                                 36.404    

Slack (MET) :             36.507ns  (required time - arrival time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/dlyRxData_4/C
                            (rising edge-triggered cell FDRE clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/arpIpAddrCmpOk/D
                            (rising edge-triggered cell FDRE clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ETH_RX_CLK rise@40.000ns - ETH_RX_CLK rise@0.000ns)
  Data Path Delay:        3.331ns  (logic 0.800ns (24.015%)  route 2.531ns (75.985%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.130ns = ( 43.130 - 40.000 ) 
    Source Clock Delay      (SCD):    3.443ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.002ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_RX_CLK rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  ETH_RX_CLK
                         net (fo=0)                   0.000     0.000    ETH_RX_CLK
    R3                   IBUF (Prop_ibuf_I_O)         1.436     1.436 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=333, routed)         2.006     3.443    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_CLK
    SLICE_X85Y129                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/dlyRxData_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y129        FDRE (Prop_fdre_C_Q)         0.348     3.791 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/dlyRxData_4/Q
                         net (fo=4, routed)           1.151     4.942    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/dlyRxData[4]
    SLICE_X86Y143        LUT6 (Prop_lut6_I0_O)        0.242     5.184 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/muxMyIp[7]_dlyRxData[7]_equal_117_o82/O
                         net (fo=1, routed)           0.346     5.530    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/muxMyIp[7]_dlyRxData[7]_equal_117_o81
    SLICE_X86Y143        LUT5 (Prop_lut5_I4_O)        0.105     5.635 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/ipIpAddrCmpOk_rstpot1_SW0/O
                         net (fo=2, routed)           1.034     6.669    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/N256
    SLICE_X88Y130        LUT6 (Prop_lut6_I5_O)        0.105     6.774 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/arpIpAddrCmpOk_rstpot1/O
                         net (fo=1, routed)           0.000     6.774    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/arpIpAddrCmpOk_rstpot1
    SLICE_X88Y130        FDRE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/arpIpAddrCmpOk/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_RX_CLK rise edge)
                                                     40.000    40.000 r  
    R3                                                0.000    40.000 r  ETH_RX_CLK
                         net (fo=0)                   0.000    40.000    ETH_RX_CLK
    R3                   IBUF (Prop_ibuf_I_O)         1.370    41.370 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=333, routed)         1.760    43.130    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_CLK
    SLICE_X88Y130                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/arpIpAddrCmpOk/C
                         clock pessimism              0.114    43.244    
                         clock uncertainty           -0.035    43.208    
    SLICE_X88Y130        FDRE (Setup_fdre_C_D)        0.072    43.280    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/arpIpAddrCmpOk
  -------------------------------------------------------------------
                         required time                         43.280    
                         arrival time                          -6.774    
  -------------------------------------------------------------------
                         slack                                 36.507    

Slack (MET) :             36.520ns  (required time - arrival time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/dlyRxData_4/C
                            (rising edge-triggered cell FDRE clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/ipIpAddrCmpOk/D
                            (rising edge-triggered cell FDRE clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ETH_RX_CLK rise@40.000ns - ETH_RX_CLK rise@0.000ns)
  Data Path Delay:        3.322ns  (logic 0.800ns (24.080%)  route 2.522ns (75.920%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.130ns = ( 43.130 - 40.000 ) 
    Source Clock Delay      (SCD):    3.443ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.002ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_RX_CLK rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  ETH_RX_CLK
                         net (fo=0)                   0.000     0.000    ETH_RX_CLK
    R3                   IBUF (Prop_ibuf_I_O)         1.436     1.436 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=333, routed)         2.006     3.443    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_CLK
    SLICE_X85Y129                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/dlyRxData_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y129        FDRE (Prop_fdre_C_Q)         0.348     3.791 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/dlyRxData_4/Q
                         net (fo=4, routed)           1.151     4.942    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/dlyRxData[4]
    SLICE_X86Y143        LUT6 (Prop_lut6_I0_O)        0.242     5.184 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/muxMyIp[7]_dlyRxData[7]_equal_117_o82/O
                         net (fo=1, routed)           0.346     5.530    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/muxMyIp[7]_dlyRxData[7]_equal_117_o81
    SLICE_X86Y143        LUT5 (Prop_lut5_I4_O)        0.105     5.635 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/ipIpAddrCmpOk_rstpot1_SW0/O
                         net (fo=2, routed)           1.025     6.660    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/N256
    SLICE_X88Y130        LUT6 (Prop_lut6_I5_O)        0.105     6.765 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/ipIpAddrCmpOk_rstpot1/O
                         net (fo=1, routed)           0.000     6.765    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/ipIpAddrCmpOk_rstpot1
    SLICE_X88Y130        FDRE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/ipIpAddrCmpOk/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_RX_CLK rise edge)
                                                     40.000    40.000 r  
    R3                                                0.000    40.000 r  ETH_RX_CLK
                         net (fo=0)                   0.000    40.000    ETH_RX_CLK
    R3                   IBUF (Prop_ibuf_I_O)         1.370    41.370 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=333, routed)         1.760    43.130    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_CLK
    SLICE_X88Y130                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/ipIpAddrCmpOk/C
                         clock pessimism              0.114    43.244    
                         clock uncertainty           -0.035    43.208    
    SLICE_X88Y130        FDRE (Setup_fdre_C_D)        0.076    43.284    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/ipIpAddrCmpOk
  -------------------------------------------------------------------
                         required time                         43.284    
                         arrival time                          -6.765    
  -------------------------------------------------------------------
                         slack                                 36.520    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/payNblCunt_5/C
                            (rising edge-triggered cell FDRE clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/muxData_4/D
                            (rising edge-triggered cell FDRE clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ETH_RX_CLK rise@0.000ns - ETH_RX_CLK rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.186ns (54.841%)  route 0.153ns (45.159%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.666ns
    Source Clock Delay      (SCD):    1.287ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_RX_CLK rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  ETH_RX_CLK
                         net (fo=0)                   0.000     0.000    ETH_RX_CLK
    R3                   IBUF (Prop_ibuf_I_O)         0.273     0.273 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=333, routed)         1.014     1.287    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_CLK
    SLICE_X87Y130                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/payNblCunt_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y130        FDRE (Prop_fdre_C_Q)         0.141     1.428 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/payNblCunt_5/Q
                         net (fo=7, routed)           0.153     1.582    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/payNblCunt[5]
    SLICE_X85Y130        LUT5 (Prop_lut5_I1_O)        0.045     1.627 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/GND_11_o_GND_11_o_or_193_OUT<4>/O
                         net (fo=1, routed)           0.000     1.627    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/GND_11_o_GND_11_o_or_193_OUT[4]
    SLICE_X85Y130        FDRE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/muxData_4/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_RX_CLK rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  ETH_RX_CLK
                         net (fo=0)                   0.000     0.000    ETH_RX_CLK
    R3                   IBUF (Prop_ibuf_I_O)         0.461     0.461 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=333, routed)         1.205     1.666    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_CLK
    SLICE_X85Y130                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/muxData_4/C
                         clock pessimism             -0.219     1.447    
    SLICE_X85Y130        FDRE (Hold_fdre_C_D)         0.091     1.538    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/muxData_4
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.627    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/payNblCunt_7/C
                            (rising edge-triggered cell FDRE clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/runtFrmDet/D
                            (rising edge-triggered cell FDSE clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ETH_RX_CLK rise@0.000ns - ETH_RX_CLK rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.737%)  route 0.154ns (45.263%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.147ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.654ns
    Source Clock Delay      (SCD):    1.287ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_RX_CLK rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  ETH_RX_CLK
                         net (fo=0)                   0.000     0.000    ETH_RX_CLK
    R3                   IBUF (Prop_ibuf_I_O)         0.273     0.273 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=333, routed)         1.014     1.287    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_CLK
    SLICE_X87Y130                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/payNblCunt_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y130        FDRE (Prop_fdre_C_Q)         0.141     1.428 f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/payNblCunt_7/Q
                         net (fo=5, routed)           0.154     1.582    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/payNblCunt[7]
    SLICE_X89Y129        LUT2 (Prop_lut2_I1_O)        0.045     1.627 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/payNblCunt[7]_runtFrmDet_AND_66_o1/O
                         net (fo=1, routed)           0.000     1.627    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/payNblCunt[7]_runtFrmDet_AND_66_o
    SLICE_X89Y129        FDSE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/runtFrmDet/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_RX_CLK rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  ETH_RX_CLK
                         net (fo=0)                   0.000     0.000    ETH_RX_CLK
    R3                   IBUF (Prop_ibuf_I_O)         0.461     0.461 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=333, routed)         1.193     1.654    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_CLK
    SLICE_X89Y129                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/runtFrmDet/C
                         clock pessimism             -0.219     1.435    
    SLICE_X89Y129        FDSE (Hold_fdse_C_D)         0.092     1.527    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/runtFrmDet
  -------------------------------------------------------------------
                         required time                         -1.527    
                         arrival time                           1.627    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/miiRxData_4/C
                            (rising edge-triggered cell FDRE clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/rxUx0Rcvd/D
                            (rising edge-triggered cell FDRE clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ETH_RX_CLK rise@0.000ns - ETH_RX_CLK rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.246ns (64.385%)  route 0.136ns (35.615%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.610ns
    Source Clock Delay      (SCD):    1.204ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_RX_CLK rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  ETH_RX_CLK
                         net (fo=0)                   0.000     0.000    ETH_RX_CLK
    R3                   IBUF (Prop_ibuf_I_O)         0.273     0.273 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=333, routed)         0.931     1.204    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_CLK
    SLICE_X88Y121                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/miiRxData_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y121        FDRE (Prop_fdre_C_Q)         0.148     1.352 f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/miiRxData_4/Q
                         net (fo=7, routed)           0.136     1.488    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/miiRxData[4]
    SLICE_X89Y123        LUT4 (Prop_lut4_I0_O)        0.098     1.586 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/miiRxData[7]_GND_11_o_equal_18_o<7>1/O
                         net (fo=1, routed)           0.000     1.586    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/miiRxData[7]_GND_11_o_equal_18_o
    SLICE_X89Y123        FDRE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/rxUx0Rcvd/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_RX_CLK rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  ETH_RX_CLK
                         net (fo=0)                   0.000     0.000    ETH_RX_CLK
    R3                   IBUF (Prop_ibuf_I_O)         0.461     0.461 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=333, routed)         1.148     1.610    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_CLK
    SLICE_X89Y123                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/rxUx0Rcvd/C
                         clock pessimism             -0.219     1.390    
    SLICE_X89Y123        FDRE (Hold_fdre_C_D)         0.092     1.482    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/rxUx0Rcvd
  -------------------------------------------------------------------
                         required time                         -1.482    
                         arrival time                           1.586    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/miiRxData_4/C
                            (rising edge-triggered cell FDRE clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/rxUx1Rcvd/D
                            (rising edge-triggered cell FDRE clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ETH_RX_CLK rise@0.000ns - ETH_RX_CLK rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.246ns (64.217%)  route 0.137ns (35.783%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.610ns
    Source Clock Delay      (SCD):    1.204ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_RX_CLK rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  ETH_RX_CLK
                         net (fo=0)                   0.000     0.000    ETH_RX_CLK
    R3                   IBUF (Prop_ibuf_I_O)         0.273     0.273 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=333, routed)         0.931     1.204    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_CLK
    SLICE_X88Y121                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/miiRxData_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y121        FDRE (Prop_fdre_C_Q)         0.148     1.352 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/miiRxData_4/Q
                         net (fo=7, routed)           0.137     1.489    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/miiRxData[4]
    SLICE_X89Y123        LUT4 (Prop_lut4_I0_O)        0.098     1.587 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/miiRxData[7]_GND_11_o_equal_17_o<7>1/O
                         net (fo=1, routed)           0.000     1.587    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/miiRxData[7]_GND_11_o_equal_17_o
    SLICE_X89Y123        FDRE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/rxUx1Rcvd/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_RX_CLK rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  ETH_RX_CLK
                         net (fo=0)                   0.000     0.000    ETH_RX_CLK
    R3                   IBUF (Prop_ibuf_I_O)         0.461     0.461 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=333, routed)         1.148     1.610    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_CLK
    SLICE_X89Y123                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/rxUx1Rcvd/C
                         clock pessimism             -0.219     1.390    
    SLICE_X89Y123        FDRE (Hold_fdre_C_D)         0.091     1.481    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/rxUx1Rcvd
  -------------------------------------------------------------------
                         required time                         -1.481    
                         arrival time                           1.587    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/miiRxSfd/C
                            (rising edge-triggered cell FDRE clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/rxSfd/D
                            (rising edge-triggered cell FDCE clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ETH_RX_CLK rise@0.000ns - ETH_RX_CLK rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.209ns (60.480%)  route 0.137ns (39.520%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.146ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.570ns
    Source Clock Delay      (SCD):    1.204ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_RX_CLK rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  ETH_RX_CLK
                         net (fo=0)                   0.000     0.000    ETH_RX_CLK
    R3                   IBUF (Prop_ibuf_I_O)         0.273     0.273 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=333, routed)         0.931     1.204    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_CLK
    SLICE_X88Y121                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/miiRxSfd/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y121        FDRE (Prop_fdre_C_Q)         0.164     1.368 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/miiRxSfd/Q
                         net (fo=1, routed)           0.137     1.505    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/miiRxSfd
    SLICE_X89Y122        LUT4 (Prop_lut4_I0_O)        0.045     1.550 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/ipgOk_miiRxSfd_AND_48_o1/O
                         net (fo=1, routed)           0.000     1.550    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/ipgOk_miiRxSfd_AND_48_o
    SLICE_X89Y122        FDCE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/rxSfd/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_RX_CLK rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  ETH_RX_CLK
                         net (fo=0)                   0.000     0.000    ETH_RX_CLK
    R3                   IBUF (Prop_ibuf_I_O)         0.461     0.461 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=333, routed)         1.109     1.570    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_CLK
    SLICE_X89Y122                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/rxSfd/C
                         clock pessimism             -0.219     1.351    
    SLICE_X89Y122        FDCE (Hold_fdce_C_D)         0.091     1.442    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/rxSfd
  -------------------------------------------------------------------
                         required time                         -1.442    
                         arrival time                           1.550    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/lay4Code_0/C
                            (rising edge-triggered cell FDRE clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/typeCode_0/D
                            (rising edge-triggered cell FDRE clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ETH_RX_CLK rise@0.000ns - ETH_RX_CLK rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.209ns (59.840%)  route 0.140ns (40.160%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.149ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.669ns
    Source Clock Delay      (SCD):    1.300ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_RX_CLK rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  ETH_RX_CLK
                         net (fo=0)                   0.000     0.000    ETH_RX_CLK
    R3                   IBUF (Prop_ibuf_I_O)         0.273     0.273 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=333, routed)         1.027     1.300    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_CLK
    SLICE_X88Y127                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/lay4Code_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y127        FDRE (Prop_fdre_C_Q)         0.164     1.464 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/lay4Code_0/Q
                         net (fo=3, routed)           0.140     1.605    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/lay4Code[0]
    SLICE_X87Y128        LUT6 (Prop_lut6_I2_O)        0.045     1.650 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/GND_11_o_GND_11_o_or_178_OUT<0>1/O
                         net (fo=1, routed)           0.000     1.650    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/GND_11_o_GND_11_o_or_178_OUT[0]
    SLICE_X87Y128        FDRE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/typeCode_0/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_RX_CLK rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  ETH_RX_CLK
                         net (fo=0)                   0.000     0.000    ETH_RX_CLK
    R3                   IBUF (Prop_ibuf_I_O)         0.461     0.461 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=333, routed)         1.208     1.669    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_CLK
    SLICE_X87Y128                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/typeCode_0/C
                         clock pessimism             -0.219     1.450    
    SLICE_X87Y128        FDRE (Hold_fdre_C_D)         0.091     1.541    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/typeCode_0
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.650    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/lay4Code_0/C
                            (rising edge-triggered cell FDRE clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/typeCode_1/D
                            (rising edge-triggered cell FDRE clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ETH_RX_CLK rise@0.000ns - ETH_RX_CLK rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.209ns (59.669%)  route 0.141ns (40.331%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.149ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.669ns
    Source Clock Delay      (SCD):    1.300ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_RX_CLK rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  ETH_RX_CLK
                         net (fo=0)                   0.000     0.000    ETH_RX_CLK
    R3                   IBUF (Prop_ibuf_I_O)         0.273     0.273 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=333, routed)         1.027     1.300    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_CLK
    SLICE_X88Y127                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/lay4Code_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y127        FDRE (Prop_fdre_C_Q)         0.164     1.464 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/lay4Code_0/Q
                         net (fo=3, routed)           0.141     1.606    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/lay4Code[0]
    SLICE_X87Y128        LUT6 (Prop_lut6_I2_O)        0.045     1.651 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/GND_11_o_GND_11_o_or_178_OUT<1>1/O
                         net (fo=1, routed)           0.000     1.651    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/GND_11_o_GND_11_o_or_178_OUT[1]
    SLICE_X87Y128        FDRE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/typeCode_1/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_RX_CLK rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  ETH_RX_CLK
                         net (fo=0)                   0.000     0.000    ETH_RX_CLK
    R3                   IBUF (Prop_ibuf_I_O)         0.461     0.461 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=333, routed)         1.208     1.669    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_CLK
    SLICE_X87Y128                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/typeCode_1/C
                         clock pessimism             -0.219     1.450    
    SLICE_X87Y128        FDRE (Hold_fdre_C_D)         0.092     1.542    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/typeCode_1
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.651    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/arpChk_8/C
                            (rising edge-triggered cell FDRE clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/arpType_1/D
                            (rising edge-triggered cell FDRE clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ETH_RX_CLK rise@0.000ns - ETH_RX_CLK rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.164ns (50.870%)  route 0.158ns (49.130%))
  Logic Levels:           0  
  Clock Path Skew:        0.147ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.654ns
    Source Clock Delay      (SCD):    1.288ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_RX_CLK rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  ETH_RX_CLK
                         net (fo=0)                   0.000     0.000    ETH_RX_CLK
    R3                   IBUF (Prop_ibuf_I_O)         0.273     0.273 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=333, routed)         1.015     1.288    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_CLK
    SLICE_X88Y126                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/arpChk_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y126        FDRE (Prop_fdre_C_Q)         0.164     1.452 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/arpChk_8/Q
                         net (fo=1, routed)           0.158     1.611    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/arpChk[8]
    SLICE_X87Y127        FDRE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/arpType_1/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_RX_CLK rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  ETH_RX_CLK
                         net (fo=0)                   0.000     0.000    ETH_RX_CLK
    R3                   IBUF (Prop_ibuf_I_O)         0.461     0.461 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=333, routed)         1.193     1.654    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_CLK
    SLICE_X87Y127                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/arpType_1/C
                         clock pessimism             -0.219     1.435    
    SLICE_X87Y127        FDRE (Hold_fdre_C_D)         0.066     1.501    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/arpType_1
  -------------------------------------------------------------------
                         required time                         -1.501    
                         arrival time                           1.611    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/fcsCal_25/C
                            (rising edge-triggered cell FDSE clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/fcsCal_6/D
                            (rising edge-triggered cell FDSE clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ETH_RX_CLK rise@0.000ns - ETH_RX_CLK rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.209ns (51.210%)  route 0.199ns (48.790%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.205ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.689ns
    Source Clock Delay      (SCD):    1.265ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_RX_CLK rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  ETH_RX_CLK
                         net (fo=0)                   0.000     0.000    ETH_RX_CLK
    R3                   IBUF (Prop_ibuf_I_O)         0.273     0.273 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=333, routed)         0.992     1.265    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_CLK
    SLICE_X84Y123                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/fcsCal_25/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y123        FDSE (Prop_fdse_C_Q)         0.164     1.429 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/fcsCal_25/Q
                         net (fo=13, routed)          0.199     1.628    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/fcsCal[25]
    SLICE_X87Y124        LUT6 (Prop_lut6_I0_O)        0.045     1.673 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/fcsAnd06b[7]_reduce_xor_881_xo<0>/O
                         net (fo=1, routed)           0.000     1.673    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/fcsAnd06b[7]_reduce_xor_88_o
    SLICE_X87Y124        FDSE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/fcsCal_6/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_RX_CLK rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  ETH_RX_CLK
                         net (fo=0)                   0.000     0.000    ETH_RX_CLK
    R3                   IBUF (Prop_ibuf_I_O)         0.461     0.461 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=333, routed)         1.228     1.689    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_CLK
    SLICE_X87Y124                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/fcsCal_6/C
                         clock pessimism             -0.219     1.470    
    SLICE_X87Y124        FDSE (Hold_fdse_C_D)         0.092     1.562    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/fcsCal_6
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.673    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/typeArp/C
                            (rising edge-triggered cell FDRE clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/lay3Type_0/D
                            (rising edge-triggered cell FDRE clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ETH_RX_CLK rise@0.000ns - ETH_RX_CLK rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.164ns (49.598%)  route 0.167ns (50.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.147ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.654ns
    Source Clock Delay      (SCD):    1.288ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_RX_CLK rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  ETH_RX_CLK
                         net (fo=0)                   0.000     0.000    ETH_RX_CLK
    R3                   IBUF (Prop_ibuf_I_O)         0.273     0.273 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=333, routed)         1.015     1.288    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_CLK
    SLICE_X88Y126                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/typeArp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y126        FDRE (Prop_fdre_C_Q)         0.164     1.452 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/typeArp/Q
                         net (fo=2, routed)           0.167     1.619    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/typeArp
    SLICE_X86Y127        FDRE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/lay3Type_0/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_RX_CLK rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  ETH_RX_CLK
                         net (fo=0)                   0.000     0.000    ETH_RX_CLK
    R3                   IBUF (Prop_ibuf_I_O)         0.461     0.461 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=333, routed)         1.193     1.654    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_CLK
    SLICE_X86Y127                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/lay3Type_0/C
                         clock pessimism             -0.219     1.435    
    SLICE_X86Y127        FDRE (Hold_fdre_C_D)         0.070     1.505    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/lay3Type_0
  -------------------------------------------------------------------
                         required time                         -1.505    
                         arrival time                           1.619    
  -------------------------------------------------------------------
                         slack                                  0.114    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ETH_RX_CLK
Waveform:           { 0 20 }
Period:             40.000
Sources:            { ETH_RX_CLK }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack   Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170     40.000  37.830  RAMB36_X3Y29   WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/RX_BUF/Mram_RAM/CLKARDCLK
Min Period        n/a     FDCE/C              n/a            1.000     40.000  39.000  SLICE_X79Y158  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_0/C
Min Period        n/a     FDCE/C              n/a            1.000     40.000  39.000  SLICE_X80Y154  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_1/C
Min Period        n/a     FDCE/C              n/a            1.000     40.000  39.000  SLICE_X81Y158  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_10/C
Min Period        n/a     FDCE/C              n/a            1.000     40.000  39.000  SLICE_X81Y158  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_11/C
Min Period        n/a     FDCE/C              n/a            1.000     40.000  39.000  SLICE_X79Y158  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_2/C
Min Period        n/a     FDCE/C              n/a            1.000     40.000  39.000  SLICE_X79Y158  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_3/C
Min Period        n/a     FDCE/C              n/a            1.000     40.000  39.000  SLICE_X80Y154  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_4/C
Min Period        n/a     FDCE/C              n/a            1.000     40.000  39.000  SLICE_X79Y158  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_5/C
Min Period        n/a     FDCE/C              n/a            1.000     40.000  39.000  SLICE_X79Y158  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_6/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500     20.000  19.500  SLICE_X88Y128  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/arpTypeLd/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500     20.000  19.500  SLICE_X88Y128  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/cmpLdArpIp/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500     20.000  19.500  SLICE_X88Y128  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/cmpLdIpIp/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500     20.000  19.500  SLICE_X87Y128  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/dlyRxData_5/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500     20.000  19.500  SLICE_X87Y128  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/dlyRxData_7/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500     20.000  19.500  SLICE_X87Y128  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/dlyRxEof/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500     20.000  19.500  SLICE_X87Y128  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/dlyRxPrlVal/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500     20.000  19.500  SLICE_X87Y124  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/fcsCal_10/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500     20.000  19.500  SLICE_X87Y124  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/fcsCal_6/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500     20.000  19.500  SLICE_X89Y128  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/ipPrtclLd/C
High Pulse Width  Slow    FDRE/C              n/a            0.500     20.000  19.500  SLICE_X86Y119  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/orMacTim_0/C
High Pulse Width  Slow    FDRE/C              n/a            0.500     20.000  19.500  SLICE_X86Y119  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/orMacTim_2/C
High Pulse Width  Slow    FDRE/C              n/a            0.500     20.000  19.500  SLICE_X86Y119  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/orMacTim_3/C
High Pulse Width  Slow    FDRE/C              n/a            0.500     20.000  19.500  SLICE_X86Y119  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/orMacTim_4/C
High Pulse Width  Slow    FDCE/C              n/a            0.500     20.000  19.500  SLICE_X79Y158  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_0/C
High Pulse Width  Slow    FDCE/C              n/a            0.500     20.000  19.500  SLICE_X79Y158  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_2/C
High Pulse Width  Slow    FDCE/C              n/a            0.500     20.000  19.500  SLICE_X79Y158  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_3/C
High Pulse Width  Slow    FDCE/C              n/a            0.500     20.000  19.500  SLICE_X79Y158  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_5/C
High Pulse Width  Slow    FDCE/C              n/a            0.500     20.000  19.500  SLICE_X79Y158  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_6/C
High Pulse Width  Slow    FDCE/C              n/a            0.500     20.000  19.500  SLICE_X79Y158  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_7/C



---------------------------------------------------------------------------------------------------
From Clock:  ETH_TX_CLK
  To Clock:  ETH_TX_CLK

Setup :            0  Failing Endpoints,  Worst Slack       19.436ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.096ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.436ns  (required time - arrival time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/IOB_TEN/C
                            (rising edge-triggered cell FDRE clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ETH_TX_EN
                            (output port clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_TX_CLK
  Path Type:              Max at Slow Process Corner
  Requirement:            40.000ns  (ETH_TX_CLK rise@40.000ns - ETH_TX_CLK rise@0.000ns)
  Data Path Delay:        5.694ns  (logic 3.809ns (66.906%)  route 1.884ns (33.094%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           12.000ns
  Clock Path Skew:        -2.835ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 40.000 - 40.000 ) 
    Source Clock Delay      (SCD):    2.835ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.002ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_TX_CLK rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  ETH_TX_CLK
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    N3                   IBUF (Prop_ibuf_I_O)         1.438     1.438 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=273, routed)         1.397     2.835    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_TX_CLK
    SLICE_X87Y99                                                      r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/IOB_TEN/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y99         FDRE (Prop_fdre_C_Q)         0.348     3.183 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/IOB_TEN/Q
                         net (fo=1, routed)           1.884     5.067    ETH_TX_EN_OBUF
    M1                   OBUF (Prop_obuf_I_O)         3.461     8.528 r  ETH_TX_EN_OBUF_inst/O
                         net (fo=0)                   0.000     8.528    ETH_TX_EN
    M1                                                                r  ETH_TX_EN
  -------------------------------------------------------------------    -------------------

                         (clock ETH_TX_CLK rise edge)
                                                     40.000    40.000 r  
                         clock pessimism              0.000    40.000    
                         clock uncertainty           -0.035    39.965    
                         output delay               -12.000    27.965    
  -------------------------------------------------------------------
                         required time                         27.965    
                         arrival time                          -8.528    
  -------------------------------------------------------------------
                         slack                                 19.436    

Slack (MET) :             19.490ns  (required time - arrival time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/IOB_TD_2/C
                            (rising edge-triggered cell FDRE clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ETH_TXD[2]
                            (output port clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_TX_CLK
  Path Type:              Max at Slow Process Corner
  Requirement:            40.000ns  (ETH_TX_CLK rise@40.000ns - ETH_TX_CLK rise@0.000ns)
  Data Path Delay:        5.715ns  (logic 3.708ns (64.894%)  route 2.006ns (35.106%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           12.000ns
  Clock Path Skew:        -2.760ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 40.000 - 40.000 ) 
    Source Clock Delay      (SCD):    2.760ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.002ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_TX_CLK rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  ETH_TX_CLK
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    N3                   IBUF (Prop_ibuf_I_O)         1.438     1.438 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=273, routed)         1.323     2.760    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_TX_CLK
    SLICE_X85Y96                                                      r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/IOB_TD_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y96         FDRE (Prop_fdre_C_Q)         0.379     3.139 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/IOB_TD_2/Q
                         net (fo=1, routed)           2.006     5.146    ETH_TXD_OBUF[2]
    L2                   OBUF (Prop_obuf_I_O)         3.329     8.475 r  ETH_TXD_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.475    ETH_TXD[2]
    L2                                                                r  ETH_TXD[2]
  -------------------------------------------------------------------    -------------------

                         (clock ETH_TX_CLK rise edge)
                                                     40.000    40.000 r  
                         clock pessimism              0.000    40.000    
                         clock uncertainty           -0.035    39.965    
                         output delay               -12.000    27.965    
  -------------------------------------------------------------------
                         required time                         27.965    
                         arrival time                          -8.475    
  -------------------------------------------------------------------
                         slack                                 19.490    

Slack (MET) :             19.584ns  (required time - arrival time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/IOB_TD_0/C
                            (rising edge-triggered cell FDRE clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ETH_TXD[0]
                            (output port clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_TX_CLK
  Path Type:              Max at Slow Process Corner
  Requirement:            40.000ns  (ETH_TX_CLK rise@40.000ns - ETH_TX_CLK rise@0.000ns)
  Data Path Delay:        5.406ns  (logic 3.690ns (68.255%)  route 1.716ns (31.745%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           12.000ns
  Clock Path Skew:        -2.974ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 40.000 - 40.000 ) 
    Source Clock Delay      (SCD):    2.974ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.002ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_TX_CLK rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  ETH_TX_CLK
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    N3                   IBUF (Prop_ibuf_I_O)         1.438     1.438 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=273, routed)         1.537     2.974    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_TX_CLK
    SLICE_X83Y95                                                      r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/IOB_TD_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y95         FDRE (Prop_fdre_C_Q)         0.379     3.353 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/IOB_TD_0/Q
                         net (fo=1, routed)           1.716     5.070    ETH_TXD_OBUF[0]
    L3                   OBUF (Prop_obuf_I_O)         3.311     8.380 r  ETH_TXD_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.380    ETH_TXD[0]
    L3                                                                r  ETH_TXD[0]
  -------------------------------------------------------------------    -------------------

                         (clock ETH_TX_CLK rise edge)
                                                     40.000    40.000 r  
                         clock pessimism              0.000    40.000    
                         clock uncertainty           -0.035    39.965    
                         output delay               -12.000    27.965    
  -------------------------------------------------------------------
                         required time                         27.965    
                         arrival time                          -8.380    
  -------------------------------------------------------------------
                         slack                                 19.584    

Slack (MET) :             19.984ns  (required time - arrival time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/IOB_TD_3/C
                            (rising edge-triggered cell FDRE clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ETH_TXD[3]
                            (output port clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_TX_CLK
  Path Type:              Max at Slow Process Corner
  Requirement:            40.000ns  (ETH_TX_CLK rise@40.000ns - ETH_TX_CLK rise@0.000ns)
  Data Path Delay:        5.074ns  (logic 3.689ns (72.710%)  route 1.385ns (27.290%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           12.000ns
  Clock Path Skew:        -2.907ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 40.000 - 40.000 ) 
    Source Clock Delay      (SCD):    2.907ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.002ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_TX_CLK rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  ETH_TX_CLK
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    N3                   IBUF (Prop_ibuf_I_O)         1.438     1.438 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=273, routed)         1.470     2.907    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_TX_CLK
    SLICE_X89Y97                                                      r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/IOB_TD_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y97         FDRE (Prop_fdre_C_Q)         0.379     3.286 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/IOB_TD_3/Q
                         net (fo=1, routed)           1.385     4.671    ETH_TXD_OBUF[3]
    K3                   OBUF (Prop_obuf_I_O)         3.310     7.981 r  ETH_TXD_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.981    ETH_TXD[3]
    K3                                                                r  ETH_TXD[3]
  -------------------------------------------------------------------    -------------------

                         (clock ETH_TX_CLK rise edge)
                                                     40.000    40.000 r  
                         clock pessimism              0.000    40.000    
                         clock uncertainty           -0.035    39.965    
                         output delay               -12.000    27.965    
  -------------------------------------------------------------------
                         required time                         27.965    
                         arrival time                          -7.981    
  -------------------------------------------------------------------
                         slack                                 19.984    

Slack (MET) :             19.985ns  (required time - arrival time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/IOB_TD_1/C
                            (rising edge-triggered cell FDRE clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ETH_TXD[1]
                            (output port clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_TX_CLK
  Path Type:              Max at Slow Process Corner
  Requirement:            40.000ns  (ETH_TX_CLK rise@40.000ns - ETH_TX_CLK rise@0.000ns)
  Data Path Delay:        5.172ns  (logic 3.681ns (71.177%)  route 1.491ns (28.823%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           12.000ns
  Clock Path Skew:        -2.807ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 40.000 - 40.000 ) 
    Source Clock Delay      (SCD):    2.807ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.002ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_TX_CLK rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  ETH_TX_CLK
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    N3                   IBUF (Prop_ibuf_I_O)         1.438     1.438 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=273, routed)         1.370     2.807    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_TX_CLK
    SLICE_X86Y95                                                      r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/IOB_TD_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y95         FDRE (Prop_fdre_C_Q)         0.379     3.186 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/IOB_TD_1/Q
                         net (fo=1, routed)           1.491     4.677    ETH_TXD_OBUF[1]
    L4                   OBUF (Prop_obuf_I_O)         3.302     7.979 r  ETH_TXD_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.979    ETH_TXD[1]
    L4                                                                r  ETH_TXD[1]
  -------------------------------------------------------------------    -------------------

                         (clock ETH_TX_CLK rise edge)
                                                     40.000    40.000 r  
                         clock pessimism              0.000    40.000    
                         clock uncertainty           -0.035    39.965    
                         output delay               -12.000    27.965    
  -------------------------------------------------------------------
                         required time                         27.965    
                         arrival time                          -7.979    
  -------------------------------------------------------------------
                         slack                                 19.985    

Slack (MET) :             35.311ns  (required time - arrival time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/memRdAddr_8/C
                            (rising edge-triggered cell FDCE clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ETH_TX_CLK rise@40.000ns - ETH_TX_CLK rise@0.000ns)
  Data Path Delay:        4.466ns  (logic 0.694ns (15.539%)  route 3.772ns (84.461%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.267ns = ( 43.267 - 40.000 ) 
    Source Clock Delay      (SCD):    3.327ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.002ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_TX_CLK rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  ETH_TX_CLK
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    N3                   IBUF (Prop_ibuf_I_O)         1.438     1.438 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=273, routed)         1.890     3.327    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_TX_CLK
    SLICE_X82Y109                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/memRdAddr_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y109        FDCE (Prop_fdce_C_Q)         0.379     3.706 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/memRdAddr_8/Q
                         net (fo=5, routed)           1.494     5.201    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/memRdAddr[8]
    SLICE_X81Y109        LUT3 (Prop_lut3_I0_O)        0.105     5.306 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/memRdAddr[10]_GND_5_o_equal_77_o<10>_SW0/O
                         net (fo=1, routed)           0.743     6.048    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/N56
    SLICE_X83Y109        LUT6 (Prop_lut6_I5_O)        0.105     6.153 f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/memRdAddr[10]_GND_5_o_equal_77_o<10>/O
                         net (fo=3, routed)           0.878     7.031    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/memRdAddr[10]_GND_5_o_equal_77_o
    SLICE_X81Y110        LUT2 (Prop_lut2_I1_O)        0.105     7.136 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM_ENBWREN_cooolgate_en_gate_27/O
                         net (fo=1, routed)           0.657     7.794    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM_ENBWREN_cooolgate_en_sig_10
    RAMB18_X3Y45         RAMB18E1                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock ETH_TX_CLK rise edge)
                                                     40.000    40.000 r  
    N3                                                0.000    40.000 r  ETH_TX_CLK
                         net (fo=0)                   0.000    40.000    ETH_TX_CLK
    N3                   IBUF (Prop_ibuf_I_O)         1.371    41.371 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=273, routed)         1.896    43.267    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_TX_CLK
    RAMB18_X3Y45                                                      r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/CLKBWRCLK
                         clock pessimism              0.260    43.527    
                         clock uncertainty           -0.035    43.492    
    RAMB18_X3Y45         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.387    43.105    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM
  -------------------------------------------------------------------
                         required time                         43.105    
                         arrival time                          -7.794    
  -------------------------------------------------------------------
                         slack                                 35.311    

Slack (MET) :             35.602ns  (required time - arrival time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/memRdAddr_8/C
                            (rising edge-triggered cell FDCE clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ETH_TX_CLK rise@40.000ns - ETH_TX_CLK rise@0.000ns)
  Data Path Delay:        4.138ns  (logic 0.694ns (16.772%)  route 3.444ns (83.228%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.267ns = ( 43.267 - 40.000 ) 
    Source Clock Delay      (SCD):    3.327ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.002ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_TX_CLK rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  ETH_TX_CLK
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    N3                   IBUF (Prop_ibuf_I_O)         1.438     1.438 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=273, routed)         1.890     3.327    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_TX_CLK
    SLICE_X82Y109                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/memRdAddr_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y109        FDCE (Prop_fdce_C_Q)         0.379     3.706 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/memRdAddr_8/Q
                         net (fo=5, routed)           1.494     5.201    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/memRdAddr[8]
    SLICE_X81Y109        LUT3 (Prop_lut3_I0_O)        0.105     5.306 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/memRdAddr[10]_GND_5_o_equal_77_o<10>_SW0/O
                         net (fo=1, routed)           0.743     6.048    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/N56
    SLICE_X83Y109        LUT6 (Prop_lut6_I5_O)        0.105     6.153 f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/memRdAddr[10]_GND_5_o_equal_77_o<10>/O
                         net (fo=3, routed)           0.536     6.689    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/memRdAddr[10]_GND_5_o_equal_77_o
    SLICE_X81Y110        LUT2 (Prop_lut2_I1_O)        0.105     6.794 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM_ENBWREN_cooolgate_en_gate_25/O
                         net (fo=1, routed)           0.671     7.465    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM_ENBWREN_cooolgate_en_sig_9
    RAMB18_X3Y44         RAMB18E1                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock ETH_TX_CLK rise edge)
                                                     40.000    40.000 r  
    N3                                                0.000    40.000 r  ETH_TX_CLK
                         net (fo=0)                   0.000    40.000    ETH_TX_CLK
    N3                   IBUF (Prop_ibuf_I_O)         1.371    41.371 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=273, routed)         1.896    43.267    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_TX_CLK
    RAMB18_X3Y44                                                      r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/CLKBWRCLK
                         clock pessimism              0.222    43.489    
                         clock uncertainty           -0.035    43.454    
    RAMB18_X3Y44         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.387    43.067    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM
  -------------------------------------------------------------------
                         required time                         43.067    
                         arrival time                          -7.465    
  -------------------------------------------------------------------
                         slack                                 35.602    

Slack (MET) :             36.456ns  (required time - arrival time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/pauseEnb/C
                            (rising edge-triggered cell FDCE clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/pasuseCntr_17/D
                            (rising edge-triggered cell FDCE clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ETH_TX_CLK rise@40.000ns - ETH_TX_CLK rise@0.000ns)
  Data Path Delay:        3.249ns  (logic 1.577ns (48.544%)  route 1.672ns (51.456%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        -0.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.911ns = ( 42.911 - 40.000 ) 
    Source Clock Delay      (SCD):    3.344ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.002ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_TX_CLK rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  ETH_TX_CLK
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    N3                   IBUF (Prop_ibuf_I_O)         1.438     1.438 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=273, routed)         1.906     3.344    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_TX_CLK
    SLICE_X88Y120                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/pauseEnb/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y120        FDCE (Prop_fdce_C_Q)         0.433     3.777 f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/pauseEnb/Q
                         net (fo=27, routed)          1.261     5.037    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/pauseEnb
    SLICE_X86Y115        LUT1 (Prop_lut1_I0_O)        0.105     5.142 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/pauseEnb_inv1_INV_0/O
                         net (fo=1, routed)           0.411     5.553    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/pauseEnb_inv
    SLICE_X87Y115        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     6.033 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.033    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy[3]
    SLICE_X87Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.131 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.131    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy[7]
    SLICE_X87Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.229 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.229    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy[11]
    SLICE_X87Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.327 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy<12>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.327    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy[15]
    SLICE_X87Y119        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     6.592 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy<16>_CARRY4/O[1]
                         net (fo=1, routed)           0.000     6.592    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr17
    SLICE_X87Y119        FDCE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/pasuseCntr_17/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_TX_CLK rise edge)
                                                     40.000    40.000 r  
    N3                                                0.000    40.000 r  ETH_TX_CLK
                         net (fo=0)                   0.000    40.000    ETH_TX_CLK
    N3                   IBUF (Prop_ibuf_I_O)         1.371    41.371 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=273, routed)         1.539    42.911    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_TX_CLK
    SLICE_X87Y119                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/pasuseCntr_17/C
                         clock pessimism              0.114    43.025    
                         clock uncertainty           -0.035    42.989    
    SLICE_X87Y119        FDCE (Setup_fdce_C_D)        0.059    43.048    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/pasuseCntr_17
  -------------------------------------------------------------------
                         required time                         43.048    
                         arrival time                          -6.592    
  -------------------------------------------------------------------
                         slack                                 36.456    

Slack (MET) :             36.462ns  (required time - arrival time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/pauseEnb/C
                            (rising edge-triggered cell FDCE clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/pasuseCntr_19/D
                            (rising edge-triggered cell FDCE clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ETH_TX_CLK rise@40.000ns - ETH_TX_CLK rise@0.000ns)
  Data Path Delay:        3.243ns  (logic 1.571ns (48.449%)  route 1.672ns (51.551%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        -0.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.911ns = ( 42.911 - 40.000 ) 
    Source Clock Delay      (SCD):    3.344ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.002ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_TX_CLK rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  ETH_TX_CLK
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    N3                   IBUF (Prop_ibuf_I_O)         1.438     1.438 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=273, routed)         1.906     3.344    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_TX_CLK
    SLICE_X88Y120                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/pauseEnb/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y120        FDCE (Prop_fdce_C_Q)         0.433     3.777 f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/pauseEnb/Q
                         net (fo=27, routed)          1.261     5.037    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/pauseEnb
    SLICE_X86Y115        LUT1 (Prop_lut1_I0_O)        0.105     5.142 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/pauseEnb_inv1_INV_0/O
                         net (fo=1, routed)           0.411     5.553    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/pauseEnb_inv
    SLICE_X87Y115        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     6.033 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.033    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy[3]
    SLICE_X87Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.131 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.131    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy[7]
    SLICE_X87Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.229 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.229    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy[11]
    SLICE_X87Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.327 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy<12>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.327    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy[15]
    SLICE_X87Y119        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.259     6.586 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy<16>_CARRY4/O[3]
                         net (fo=1, routed)           0.000     6.586    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr19
    SLICE_X87Y119        FDCE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/pasuseCntr_19/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_TX_CLK rise edge)
                                                     40.000    40.000 r  
    N3                                                0.000    40.000 r  ETH_TX_CLK
                         net (fo=0)                   0.000    40.000    ETH_TX_CLK
    N3                   IBUF (Prop_ibuf_I_O)         1.371    41.371 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=273, routed)         1.539    42.911    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_TX_CLK
    SLICE_X87Y119                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/pasuseCntr_19/C
                         clock pessimism              0.114    43.025    
                         clock uncertainty           -0.035    42.989    
    SLICE_X87Y119        FDCE (Setup_fdce_C_D)        0.059    43.048    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/pasuseCntr_19
  -------------------------------------------------------------------
                         required time                         43.048    
                         arrival time                          -6.586    
  -------------------------------------------------------------------
                         slack                                 36.462    

Slack (MET) :             36.506ns  (required time - arrival time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/pauseEnb/C
                            (rising edge-triggered cell FDCE clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/pasuseCntr_21/D
                            (rising edge-triggered cell FDCE clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ETH_TX_CLK rise@40.000ns - ETH_TX_CLK rise@0.000ns)
  Data Path Delay:        3.347ns  (logic 1.675ns (50.051%)  route 1.672ns (49.949%))
  Logic Levels:           7  (CARRY4=6 LUT1=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.059ns = ( 43.059 - 40.000 ) 
    Source Clock Delay      (SCD):    3.344ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.002ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_TX_CLK rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  ETH_TX_CLK
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    N3                   IBUF (Prop_ibuf_I_O)         1.438     1.438 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=273, routed)         1.906     3.344    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_TX_CLK
    SLICE_X88Y120                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/pauseEnb/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y120        FDCE (Prop_fdce_C_Q)         0.433     3.777 f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/pauseEnb/Q
                         net (fo=27, routed)          1.261     5.037    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/pauseEnb
    SLICE_X86Y115        LUT1 (Prop_lut1_I0_O)        0.105     5.142 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/pauseEnb_inv1_INV_0/O
                         net (fo=1, routed)           0.411     5.553    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/pauseEnb_inv
    SLICE_X87Y115        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     6.033 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.033    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy[3]
    SLICE_X87Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.131 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.131    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy[7]
    SLICE_X87Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.229 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.229    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy[11]
    SLICE_X87Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.327 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy<12>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.327    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy[15]
    SLICE_X87Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.425 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy<16>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.425    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy[19]
    SLICE_X87Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     6.690 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy<20>_CARRY4/O[1]
                         net (fo=1, routed)           0.000     6.690    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr21
    SLICE_X87Y120        FDCE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/pasuseCntr_21/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_TX_CLK rise edge)
                                                     40.000    40.000 r  
    N3                                                0.000    40.000 r  ETH_TX_CLK
                         net (fo=0)                   0.000    40.000    ETH_TX_CLK
    N3                   IBUF (Prop_ibuf_I_O)         1.371    41.371 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=273, routed)         1.687    43.059    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_TX_CLK
    SLICE_X87Y120                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/pasuseCntr_21/C
                         clock pessimism              0.114    43.173    
                         clock uncertainty           -0.035    43.138    
    SLICE_X87Y120        FDCE (Setup_fdce_C_D)        0.059    43.197    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/pasuseCntr_21
  -------------------------------------------------------------------
                         required time                         43.197    
                         arrival time                          -6.690    
  -------------------------------------------------------------------
                         slack                                 36.506    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15/C
                            (rising edge-triggered cell FDRE clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/pasuseCntr_21/D
                            (rising edge-triggered cell FDCE clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ETH_TX_CLK rise@0.000ns - ETH_TX_CLK rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.251ns (60.666%)  route 0.163ns (39.334%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.213ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.642ns
    Source Clock Delay      (SCD):    1.210ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_TX_CLK rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  ETH_TX_CLK
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    N3                   IBUF (Prop_ibuf_I_O)         0.274     0.274 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=273, routed)         0.936     1.210    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_TX_CLK
    SLICE_X87Y121                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y121        FDRE (Prop_fdre_C_Q)         0.141     1.351 f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15/Q
                         net (fo=1, routed)           0.163     1.513    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/irMacPauseTime[15]
    SLICE_X87Y120        LUT3 (Prop_lut3_I1_O)        0.045     1.558 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_lut<21>/O
                         net (fo=1, routed)           0.000     1.558    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_lut[21]
    SLICE_X87Y120        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.623 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy<20>_CARRY4/O[1]
                         net (fo=1, routed)           0.000     1.623    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr21
    SLICE_X87Y120        FDCE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/pasuseCntr_21/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_TX_CLK rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  ETH_TX_CLK
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    N3                   IBUF (Prop_ibuf_I_O)         0.462     0.462 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=273, routed)         1.179     1.642    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_TX_CLK
    SLICE_X87Y120                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/pasuseCntr_21/C
                         clock pessimism             -0.219     1.422    
    SLICE_X87Y120        FDCE (Hold_fdce_C_D)         0.105     1.527    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/pasuseCntr_21
  -------------------------------------------------------------------
                         required time                         -1.527    
                         arrival time                           1.623    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/memWe/C
                            (rising edge-triggered cell FDRE clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ETH_TX_CLK rise@0.000ns - ETH_TX_CLK rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.141ns (31.319%)  route 0.309ns (68.681%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.625ns
    Source Clock Delay      (SCD):    1.149ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_TX_CLK rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  ETH_TX_CLK
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    N3                   IBUF (Prop_ibuf_I_O)         0.274     0.274 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=273, routed)         0.875     1.149    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_TX_CLK
    SLICE_X83Y103                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/memWe/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y103        FDRE (Prop_fdre_C_Q)         0.141     1.290 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/memWe/Q
                         net (fo=1, routed)           0.309     1.599    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/memWe
    RAMB18_X3Y40         RAMB18E1                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock ETH_TX_CLK rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  ETH_TX_CLK
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    N3                   IBUF (Prop_ibuf_I_O)         0.462     0.462 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=273, routed)         1.163     1.625    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_TX_CLK
    RAMB18_X3Y40                                                      r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKARDCLK
                         clock pessimism             -0.219     1.406    
    RAMB18_X3Y40         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ENARDEN)
                                                      0.096     1.502    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM
  -------------------------------------------------------------------
                         required time                         -1.502    
                         arrival time                           1.599    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/muxTxData_0/C
                            (rising edge-triggered cell FDRE clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/IOB_TD_0/D
                            (rising edge-triggered cell FDRE clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ETH_TX_CLK rise@0.000ns - ETH_TX_CLK rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.293%)  route 0.177ns (55.707%))
  Logic Levels:           0  
  Clock Path Skew:        0.131ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.386ns
    Source Clock Delay      (SCD):    1.036ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_TX_CLK rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  ETH_TX_CLK
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    N3                   IBUF (Prop_ibuf_I_O)         0.274     0.274 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=273, routed)         0.762     1.036    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_TX_CLK
    SLICE_X82Y99                                                      r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/muxTxData_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y99         FDRE (Prop_fdre_C_Q)         0.141     1.177 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/muxTxData_0/Q
                         net (fo=1, routed)           0.177     1.355    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/muxTxData[0]
    SLICE_X83Y95         FDRE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/IOB_TD_0/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_TX_CLK rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  ETH_TX_CLK
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    N3                   IBUF (Prop_ibuf_I_O)         0.462     0.462 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=273, routed)         0.924     1.386    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_TX_CLK
    SLICE_X83Y95                                                      r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/IOB_TD_0/C
                         clock pessimism             -0.219     1.167    
    SLICE_X83Y95         FDRE (Hold_fdre_C_D)         0.070     1.237    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/IOB_TD_0
  -------------------------------------------------------------------
                         required time                         -1.237    
                         arrival time                           1.355    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/memRe/C
                            (rising edge-triggered cell FDCE clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/memRa_10/CE
                            (rising edge-triggered cell FDRE clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ETH_TX_CLK rise@0.000ns - ETH_TX_CLK rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.803%)  route 0.205ns (59.197%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.504ns
    Source Clock Delay      (SCD):    1.022ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_TX_CLK rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  ETH_TX_CLK
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    N3                   IBUF (Prop_ibuf_I_O)         0.274     0.274 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=273, routed)         0.748     1.022    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_TX_CLK
    SLICE_X86Y101                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/memRe/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y101        FDCE (Prop_fdce_C_Q)         0.141     1.163 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/memRe/Q
                         net (fo=14, routed)          0.205     1.368    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/memRe
    SLICE_X82Y102        FDRE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/memRa_10/CE
  -------------------------------------------------------------------    -------------------

                         (clock ETH_TX_CLK rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  ETH_TX_CLK
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    N3                   IBUF (Prop_ibuf_I_O)         0.462     0.462 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=273, routed)         1.041     1.504    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_TX_CLK
    SLICE_X82Y102                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/memRa_10/C
                         clock pessimism             -0.219     1.284    
    SLICE_X82Y102        FDRE (Hold_fdre_C_CE)       -0.039     1.245    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/memRa_10
  -------------------------------------------------------------------
                         required time                         -1.245    
                         arrival time                           1.368    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/memRe/C
                            (rising edge-triggered cell FDCE clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/memRa_8/CE
                            (rising edge-triggered cell FDRE clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ETH_TX_CLK rise@0.000ns - ETH_TX_CLK rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.803%)  route 0.205ns (59.197%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.504ns
    Source Clock Delay      (SCD):    1.022ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_TX_CLK rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  ETH_TX_CLK
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    N3                   IBUF (Prop_ibuf_I_O)         0.274     0.274 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=273, routed)         0.748     1.022    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_TX_CLK
    SLICE_X86Y101                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/memRe/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y101        FDCE (Prop_fdce_C_Q)         0.141     1.163 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/memRe/Q
                         net (fo=14, routed)          0.205     1.368    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/memRe
    SLICE_X82Y102        FDRE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/memRa_8/CE
  -------------------------------------------------------------------    -------------------

                         (clock ETH_TX_CLK rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  ETH_TX_CLK
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    N3                   IBUF (Prop_ibuf_I_O)         0.462     0.462 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=273, routed)         1.041     1.504    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_TX_CLK
    SLICE_X82Y102                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/memRa_8/C
                         clock pessimism             -0.219     1.284    
    SLICE_X82Y102        FDRE (Hold_fdre_C_CE)       -0.039     1.245    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/memRa_8
  -------------------------------------------------------------------
                         required time                         -1.245    
                         arrival time                           1.368    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/memRe/C
                            (rising edge-triggered cell FDCE clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/memRa_9/CE
                            (rising edge-triggered cell FDRE clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ETH_TX_CLK rise@0.000ns - ETH_TX_CLK rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.803%)  route 0.205ns (59.197%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.504ns
    Source Clock Delay      (SCD):    1.022ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_TX_CLK rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  ETH_TX_CLK
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    N3                   IBUF (Prop_ibuf_I_O)         0.274     0.274 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=273, routed)         0.748     1.022    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_TX_CLK
    SLICE_X86Y101                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/memRe/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y101        FDCE (Prop_fdce_C_Q)         0.141     1.163 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/memRe/Q
                         net (fo=14, routed)          0.205     1.368    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/memRe
    SLICE_X82Y102        FDRE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/memRa_9/CE
  -------------------------------------------------------------------    -------------------

                         (clock ETH_TX_CLK rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  ETH_TX_CLK
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    N3                   IBUF (Prop_ibuf_I_O)         0.462     0.462 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=273, routed)         1.041     1.504    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_TX_CLK
    SLICE_X82Y102                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/memRa_9/C
                         clock pessimism             -0.219     1.284    
    SLICE_X82Y102        FDRE (Hold_fdre_C_CE)       -0.039     1.245    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/memRa_9
  -------------------------------------------------------------------
                         required time                         -1.245    
                         arrival time                           1.368    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_6/C
                            (rising edge-triggered cell FDRE clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/lastWrAddr_6/D
                            (rising edge-triggered cell FDRE clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ETH_TX_CLK rise@0.000ns - ETH_TX_CLK rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.226ns (45.313%)  route 0.273ns (54.687%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.663ns
    Source Clock Delay      (SCD):    1.161ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_TX_CLK rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  ETH_TX_CLK
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    N3                   IBUF (Prop_ibuf_I_O)         0.274     0.274 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=273, routed)         0.887     1.161    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_TX_CLK
    SLICE_X82Y111                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y111        FDRE (Prop_fdre_C_Q)         0.128     1.289 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_6/Q
                         net (fo=1, routed)           0.273     1.562    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr[6]
    SLICE_X85Y112        LUT3 (Prop_lut3_I1_O)        0.098     1.660 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/Mmux_rsmpBank0LastWrAddr[10]_rsmpBank1LastWrAddr[10]_mux_62_OUT81/O
                         net (fo=1, routed)           0.000     1.660    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr[10]_rsmpBank1LastWrAddr[10]_mux_62_OUT[6]
    SLICE_X85Y112        FDRE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/lastWrAddr_6/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_TX_CLK rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  ETH_TX_CLK
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    N3                   IBUF (Prop_ibuf_I_O)         0.462     0.462 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=273, routed)         1.200     1.663    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_TX_CLK
    SLICE_X85Y112                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/lastWrAddr_6/C
                         clock pessimism             -0.219     1.444    
    SLICE_X85Y112        FDRE (Hold_fdre_C_D)         0.092     1.536    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/lastWrAddr_6
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.660    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/lastWrAddr_7/C
                            (rising edge-triggered cell FDRE clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/runtDet/D
                            (rising edge-triggered cell FDRE clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ETH_TX_CLK rise@0.000ns - ETH_TX_CLK rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.186ns (49.550%)  route 0.189ns (50.450%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.158ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.507ns
    Source Clock Delay      (SCD):    1.130ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_TX_CLK rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  ETH_TX_CLK
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    N3                   IBUF (Prop_ibuf_I_O)         0.274     0.274 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=273, routed)         0.856     1.130    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_TX_CLK
    SLICE_X82Y115                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/lastWrAddr_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y115        FDRE (Prop_fdre_C_Q)         0.141     1.271 f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/lastWrAddr_7/Q
                         net (fo=2, routed)           0.189     1.460    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/lastWrAddr[7]
    SLICE_X82Y111        LUT6 (Prop_lut6_I2_O)        0.045     1.505 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/lastWrAddr[10]_GND_5_o_LessThan_66_o12/O
                         net (fo=1, routed)           0.000     1.505    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/lastWrAddr[10]_GND_5_o_LessThan_66_o
    SLICE_X82Y111        FDRE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/runtDet/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_TX_CLK rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  ETH_TX_CLK
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    N3                   IBUF (Prop_ibuf_I_O)         0.462     0.462 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=273, routed)         1.045     1.507    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_TX_CLK
    SLICE_X82Y111                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/runtDet/C
                         clock pessimism             -0.219     1.288    
    SLICE_X82Y111        FDRE (Hold_fdre_C_D)         0.092     1.380    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/runtDet
  -------------------------------------------------------------------
                         required time                         -1.380    
                         arrival time                           1.505    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/memRa_6/C
                            (rising edge-triggered cell FDRE clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/memRa_8/D
                            (rising edge-triggered cell FDRE clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ETH_TX_CLK rise@0.000ns - ETH_TX_CLK rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.356ns (71.654%)  route 0.141ns (28.346%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.504ns
    Source Clock Delay      (SCD):    1.019ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_TX_CLK rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  ETH_TX_CLK
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    N3                   IBUF (Prop_ibuf_I_O)         0.274     0.274 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=273, routed)         0.745     1.019    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_TX_CLK
    SLICE_X82Y101                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/memRa_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y101        FDRE (Prop_fdre_C_Q)         0.141     1.160 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/memRa_6/Q
                         net (fo=5, routed)           0.141     1.300    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/memRa[6]
    SLICE_X82Y101        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.460 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/Mcount_memRa_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.460    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/Mcount_memRa_cy[7]
    SLICE_X82Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.055     1.515 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/Mcount_memRa_cy<8>_CARRY4/O[0]
                         net (fo=1, routed)           0.000     1.515    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/Result[8]
    SLICE_X82Y102        FDRE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/memRa_8/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_TX_CLK rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  ETH_TX_CLK
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    N3                   IBUF (Prop_ibuf_I_O)         0.462     0.462 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=273, routed)         1.041     1.504    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_TX_CLK
    SLICE_X82Y102                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/memRa_8/C
                         clock pessimism             -0.219     1.284    
    SLICE_X82Y102        FDRE (Hold_fdre_C_D)         0.105     1.389    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/memRa_8
  -------------------------------------------------------------------
                         required time                         -1.389    
                         arrival time                           1.515    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/pasuseCntr_23/C
                            (rising edge-triggered cell FDCE clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/pauseEnb/D
                            (rising edge-triggered cell FDCE clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ETH_TX_CLK rise@0.000ns - ETH_TX_CLK rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.835%)  route 0.110ns (37.165%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.546ns
    Source Clock Delay      (SCD):    1.277ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_TX_CLK rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  ETH_TX_CLK
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    N3                   IBUF (Prop_ibuf_I_O)         0.274     0.274 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=273, routed)         1.003     1.277    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_TX_CLK
    SLICE_X87Y120                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/pasuseCntr_23/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y120        FDCE (Prop_fdce_C_Q)         0.141     1.418 f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/pasuseCntr_23/Q
                         net (fo=2, routed)           0.110     1.528    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/pasuseCntr[23]
    SLICE_X88Y120        LUT3 (Prop_lut3_I0_O)        0.045     1.573 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/pasuseCntr[23]_macPauseLd[1]_AND_30_o1/O
                         net (fo=1, routed)           0.000     1.573    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/pasuseCntr[23]_macPauseLd[1]_AND_30_o
    SLICE_X88Y120        FDCE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/pauseEnb/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_TX_CLK rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  ETH_TX_CLK
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    N3                   IBUF (Prop_ibuf_I_O)         0.462     0.462 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=273, routed)         1.083     1.546    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_TX_CLK
    SLICE_X88Y120                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/pauseEnb/C
                         clock pessimism             -0.219     1.326    
    SLICE_X88Y120        FDCE (Hold_fdce_C_D)         0.120     1.446    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/pauseEnb
  -------------------------------------------------------------------
                         required time                         -1.446    
                         arrival time                           1.573    
  -------------------------------------------------------------------
                         slack                                  0.127    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ETH_TX_CLK
Waveform:           { 0 20 }
Period:             40.000
Sources:            { ETH_TX_CLK }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack   Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472     40.000  37.528  RAMB18_X3Y40   WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170     40.000  37.830  RAMB18_X3Y44   WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170     40.000  37.830  RAMB18_X3Y45   WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170     40.000  37.830  RAMB18_X3Y40   WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKBWRCLK
Min Period        n/a     FDSE/C              n/a            1.000     40.000  39.000  SLICE_X81Y108  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_0/C
Min Period        n/a     FDSE/C              n/a            1.000     40.000  39.000  SLICE_X81Y108  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_1/C
Min Period        n/a     FDRE/C              n/a            1.000     40.000  39.000  SLICE_X81Y111  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_10/C
Min Period        n/a     FDRE/C              n/a            1.000     40.000  39.000  SLICE_X81Y108  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_2/C
Min Period        n/a     FDRE/C              n/a            1.000     40.000  39.000  SLICE_X83Y108  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_3/C
Min Period        n/a     FDRE/C              n/a            1.000     40.000  39.000  SLICE_X81Y108  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_4/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854     20.000  19.146  SLICE_X84Y103  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854     20.000  19.146  SLICE_X84Y103  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/CLK
Low Pulse Width   Slow    FDCE/C              n/a            0.500     20.000  19.500  SLICE_X83Y107  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/fcsCal_14/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500     20.000  19.500  SLICE_X89Y107  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/fcsCal_21/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500     20.000  19.500  SLICE_X83Y107  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/fcsCal_22/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500     20.000  19.500  SLICE_X89Y107  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/fcsCal_29/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500     20.000  19.500  SLICE_X83Y107  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/fcsCal_30/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500     20.000  19.500  SLICE_X89Y107  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/fcsCal_31/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500     20.000  19.500  SLICE_X85Y115  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/irMemRdReq_0/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500     20.000  19.500  SLICE_X85Y115  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/irMemRdReq_1/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854     20.000  19.146  SLICE_X84Y103  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854     20.000  19.146  SLICE_X84Y103  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/CLK
High Pulse Width  Slow    FDCE/C              n/a            0.500     20.000  19.500  SLICE_X89Y107  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/fcsCal_21/C
High Pulse Width  Slow    FDCE/C              n/a            0.500     20.000  19.500  SLICE_X89Y107  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/fcsCal_29/C
High Pulse Width  Slow    FDCE/C              n/a            0.500     20.000  19.500  SLICE_X89Y107  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/fcsCal_31/C
High Pulse Width  Fast    FDRE/C              n/a            0.500     20.000  19.500  SLICE_X85Y115  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/irMemRdReq_0/C
High Pulse Width  Fast    FDRE/C              n/a            0.500     20.000  19.500  SLICE_X85Y115  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/irMemRdReq_1/C
High Pulse Width  Fast    FDRE/C              n/a            0.500     20.000  19.500  SLICE_X82Y114  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/lastWrAddr_0/C
High Pulse Width  Fast    FDRE/C              n/a            0.500     20.000  19.500  SLICE_X82Y114  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/lastWrAddr_2/C
High Pulse Width  Fast    FDRE/C              n/a            0.500     20.000  19.500  SLICE_X85Y112  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/lastWrAddr_3/C



---------------------------------------------------------------------------------------------------
From Clock:  EXTCLK50M
  To Clock:  EXTCLK50M

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         EXTCLK50M
Waveform:           { 0 10 }
Period:             20.000
Sources:            { EXTCLK50M }

Check Type        Corner  Lib Pin            Reference Pin  Required  Actual  Slack   Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249     20.000  18.751  MMCME2_ADV_X0Y3  ClockManager_0/MMCM_0/MMCM_0/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000   20.000  80.000  MMCME2_ADV_X0Y3  ClockManager_0/MMCM_0/MMCM_0/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000     10.000  7.000   MMCME2_ADV_X0Y3  ClockManager_0/MMCM_0/MMCM_0/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000     10.000  7.000   MMCME2_ADV_X0Y3  ClockManager_0/MMCM_0/MMCM_0/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000     10.000  7.000   MMCME2_ADV_X0Y3  ClockManager_0/MMCM_0/MMCM_0/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000     10.000  7.000   MMCME2_ADV_X0Y3  ClockManager_0/MMCM_0/MMCM_0/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLKIN1
  To Clock:  CLKIN1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       15.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKIN1
Waveform:           { 0 20 }
Period:             40.000
Sources:            { ClockManager_0/MMCM_0/MMCM_0/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249     40.000  38.751   MMCME2_ADV_X0Y3  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
Min Period        n/a     MMCME2_ADV/CLKIN1   n/a            1.249     40.000  38.751   MMCME2_ADV_X0Y2  ClockManager_0/MMCM_0/MMCM_1/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000   40.000  60.000   MMCME2_ADV_X0Y2  ClockManager_0/MMCM_0/MMCM_1/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360   40.000  173.360  MMCME2_ADV_X0Y3  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            5.000     20.000  15.000   MMCME2_ADV_X0Y2  ClockManager_0/MMCM_0/MMCM_1/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            5.000     20.000  15.000   MMCME2_ADV_X0Y2  ClockManager_0/MMCM_0/MMCM_1/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            5.000     20.000  15.000   MMCME2_ADV_X0Y2  ClockManager_0/MMCM_0/MMCM_1/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            5.000     20.000  15.000   MMCME2_ADV_X0Y2  ClockManager_0/MMCM_0/MMCM_1/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN
  To Clock:  CLKFBIN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       38.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN
Waveform:           { 0 20 }
Period:             40.000
Sources:            { ClockManager_0/MMCM_0/MMCM_1/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249     40.000  38.751   MMCME2_ADV_X0Y2  ClockManager_0/MMCM_0/MMCM_1/CLKFBIN
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249     40.000  38.751   MMCME2_ADV_X0Y2  ClockManager_0/MMCM_0/MMCM_1/CLKFBOUT
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000   40.000  60.000   MMCME2_ADV_X0Y2  ClockManager_0/MMCM_0/MMCM_1/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360   40.000  173.360  MMCME2_ADV_X0Y2  ClockManager_0/MMCM_0/MMCM_1/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  CLK_25M
  To Clock:  CLK_25M

Setup :            0  Failing Endpoints,  Worst Slack       19.219ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.219ns  (required time - arrival time)
  Source:                 ResetManager_0/PulseExtender_TcpOpenAck/DOUT_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ResetManager_0/DelayedTcpOpenAckBothEdge_reg/D
                            (falling edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_25M fall@20.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        0.668ns  (logic 0.379ns (56.763%)  route 0.289ns (43.237%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.096ns = ( 19.904 - 20.000 ) 
    Source Clock Delay      (SCD):    0.397ns
    Clock Pessimism Removal (CPR):    0.468ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.059ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        1.605     0.397    ResetManager_0/PulseExtender_TcpOpenAck/SCK_DAC_OBUF
    SLICE_X0Y46                                                       r  ResetManager_0/PulseExtender_TcpOpenAck/DOUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDCE (Prop_fdce_C_Q)         0.379     0.776 r  ResetManager_0/PulseExtender_TcpOpenAck/DOUT_reg/Q
                         net (fo=1, routed)           0.289     1.064    ResetManager_0/DOUT
    SLICE_X1Y46          FDCE                                         r  ResetManager_0/DelayedTcpOpenAckBothEdge_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M fall edge)   20.000    20.000 f  
    D18                                               0.000    20.000 f  EXTCLK50M
                         net (fo=0)                   0.000    20.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 f  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    22.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    16.037 f  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858    16.895    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    16.968 f  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.373    18.341    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.077    18.418 f  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        1.486    19.904    ResetManager_0/Clk_N
    SLICE_X1Y46                                                       r  ResetManager_0/DelayedTcpOpenAckBothEdge_reg/C  (IS_INVERTED)
                         clock pessimism              0.468    20.373    
                         clock uncertainty           -0.046    20.327    
    SLICE_X1Y46          FDCE (Setup_fdce_C_D)       -0.043    20.284    ResetManager_0/DelayedTcpOpenAckBothEdge_reg
  -------------------------------------------------------------------
                         required time                         20.284    
                         arrival time                          -1.064    
  -------------------------------------------------------------------
                         slack                                 19.219    

Slack (MET) :             30.417ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_EventBuffer_Trailing/DualPortRam_0/RamData_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MHTDC_0/MHTDC_EventBuffer_Trailing/DualPortRam_1/RamData_reg_0/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25M rise@40.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        9.120ns  (logic 2.903ns (31.831%)  route 6.217ns (68.169%))
  Logic Levels:           4  (LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.298ns = ( 39.702 - 40.000 ) 
    Source Clock Delay      (SCD):    0.190ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.059ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        1.398     0.190    MHTDC_0/MHTDC_EventBuffer_Trailing/DualPortRam_0/SCK_DAC_OBUF
    RAMB18_X1Y42                                                      r  MHTDC_0/MHTDC_EventBuffer_Trailing/DualPortRam_0/RamData_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y42         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.125     2.315 f  MHTDC_0/MHTDC_EventBuffer_Trailing/DualPortRam_0/RamData_reg_1/DOBDO[1]
                         net (fo=1, routed)           1.036     3.351    MHTDC_0/MHTDC_EventBuffer_Trailing/DOUT1_in[19]
    SLICE_X59Y107        LUT3 (Prop_lut3_I1_O)        0.121     3.472 f  MHTDC_0/MHTDC_EventBuffer_Trailing/DOUT[19]_i_3/O
                         net (fo=2, routed)           1.720     5.192    MHTDC_0/MHTDC_EventBuffer_Trailing/DualPortRam_1/O3[2]
    SLICE_X14Y116        LUT3 (Prop_lut3_I0_O)        0.288     5.480 f  MHTDC_0/MHTDC_EventBuffer_Trailing/DualPortRam_1/DOUT[19]_i_2__0/O
                         net (fo=2, routed)           1.066     6.546    GlobalGatherer_0/TDC_Gatherer_0/I5[19]
    SLICE_X14Y118        LUT6 (Prop_lut6_I3_O)        0.264     6.810 r  GlobalGatherer_0/TDC_Gatherer_0/FSM_sequential_CurrentState[1]_i_1__3/O
                         net (fo=7, routed)           1.221     8.031    MHTDC_0/MHTDC_EventBuffer_Trailing/DualPortRam_1/pwropt
    SLICE_X28Y112        LUT4 (Prop_lut4_I3_O)        0.105     8.136 r  MHTDC_0/MHTDC_EventBuffer_Trailing/DualPortRam_1/RamData_reg_0_ENBWREN_cooolgate_en_gate_40/O
                         net (fo=1, routed)           1.174     9.310    MHTDC_0/MHTDC_EventBuffer_Trailing/DualPortRam_1/RamData_reg_0_ENBWREN_cooolgate_en_sig_16
    RAMB36_X1Y22         RAMB36E1                                     r  MHTDC_0/MHTDC_EventBuffer_Trailing/DualPortRam_1/RamData_reg_0/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)   40.000    40.000 r  
    D18                                               0.000    40.000 r  EXTCLK50M
                         net (fo=0)                   0.000    40.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    41.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    42.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    36.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858    36.895    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    36.968 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.373    38.341    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.077    38.418 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        1.284    39.702    MHTDC_0/MHTDC_EventBuffer_Trailing/DualPortRam_1/SCK_DAC_OBUF
    RAMB36_X1Y22                                                      r  MHTDC_0/MHTDC_EventBuffer_Trailing/DualPortRam_1/RamData_reg_0/CLKBWRCLK
                         clock pessimism              0.458    40.160    
                         clock uncertainty           -0.046    40.114    
    RAMB36_X1Y22         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.387    39.727    MHTDC_0/MHTDC_EventBuffer_Trailing/DualPortRam_1/RamData_reg_0
  -------------------------------------------------------------------
                         required time                         39.727    
                         arrival time                          -9.310    
  -------------------------------------------------------------------
                         slack                                 30.417    

Slack (MET) :             30.489ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_EventBuffer_Trailing/Rptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GlobalGatherer_0/Header_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25M rise@40.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        9.470ns  (logic 2.154ns (22.746%)  route 7.316ns (77.254%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.337ns = ( 39.663 - 40.000 ) 
    Source Clock Delay      (SCD):    0.156ns
    Clock Pessimism Removal (CPR):    0.439ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.059ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        1.364     0.156    MHTDC_0/MHTDC_EventBuffer_Trailing/SCK_DAC_OBUF
    SLICE_X28Y112                                                     r  MHTDC_0/MHTDC_EventBuffer_Trailing/Rptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y112        FDCE (Prop_fdce_C_Q)         0.379     0.535 r  MHTDC_0/MHTDC_EventBuffer_Trailing/Rptr_reg[0]/Q
                         net (fo=45, routed)          3.300     3.835    MHTDC_0/MHTDC_EventBuffer_Trailing/Q[0]
    SLICE_X63Y112        LUT3 (Prop_lut3_I2_O)        0.119     3.954 r  MHTDC_0/MHTDC_EventBuffer_Trailing/DOUT[3]_i_2/O
                         net (fo=4, routed)           1.845     5.799    ADC_0/ADC_EventBuffer_HG2/DualPortRam_0/TDC_DIN_T[0]
    SLICE_X37Y126        LUT6 (Prop_lut6_I3_O)        0.267     6.066 r  ADC_0/ADC_EventBuffer_HG2/DualPortRam_0/Header[11]_i_39/O
                         net (fo=1, routed)           0.487     6.553    GlobalGatherer_0/O45[0]
    SLICE_X34Y129        CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.531     7.084 r  GlobalGatherer_0/Header_reg[11]_i_12/O[3]
                         net (fo=2, routed)           0.925     8.009    GlobalGatherer_0/n_4_Header_reg[11]_i_12
    SLICE_X29Y127        LUT4 (Prop_lut4_I3_O)        0.250     8.259 r  GlobalGatherer_0/Header[11]_i_4/O
                         net (fo=2, routed)           0.758     9.018    MHTDC_0/MHTDC_EventBuffer_Leading/DualPortRam_1/O27[0]
    SLICE_X28Y128        LUT5 (Prop_lut5_I4_O)        0.105     9.123 r  MHTDC_0/MHTDC_EventBuffer_Leading/DualPortRam_1/Header[11]_i_8/O
                         net (fo=1, routed)           0.000     9.123    MHTDC_0/MHTDC_EventBuffer_Leading/DualPortRam_1/n_0_Header[11]_i_8
    SLICE_X28Y128        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.503     9.626 r  MHTDC_0/MHTDC_EventBuffer_Leading/DualPortRam_1/Header_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.626    GlobalGatherer_0/D[7]
    SLICE_X28Y128        FDCE                                         r  GlobalGatherer_0/Header_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)   40.000    40.000 r  
    D18                                               0.000    40.000 r  EXTCLK50M
                         net (fo=0)                   0.000    40.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    41.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    42.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    36.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858    36.895    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    36.968 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.373    38.341    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.077    38.418 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        1.245    39.663    GlobalGatherer_0/CLK
    SLICE_X28Y128                                                     r  GlobalGatherer_0/Header_reg[11]/C
                         clock pessimism              0.439    40.102    
                         clock uncertainty           -0.046    40.056    
    SLICE_X28Y128        FDCE (Setup_fdce_C_D)        0.059    40.115    GlobalGatherer_0/Header_reg[11]
  -------------------------------------------------------------------
                         required time                         40.115    
                         arrival time                          -9.626    
  -------------------------------------------------------------------
                         slack                                 30.489    

Slack (MET) :             30.539ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_EventBuffer_Trailing/Rptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GlobalGatherer_0/Header_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25M rise@40.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        9.420ns  (logic 2.104ns (22.336%)  route 7.316ns (77.664%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.337ns = ( 39.663 - 40.000 ) 
    Source Clock Delay      (SCD):    0.156ns
    Clock Pessimism Removal (CPR):    0.439ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.059ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        1.364     0.156    MHTDC_0/MHTDC_EventBuffer_Trailing/SCK_DAC_OBUF
    SLICE_X28Y112                                                     r  MHTDC_0/MHTDC_EventBuffer_Trailing/Rptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y112        FDCE (Prop_fdce_C_Q)         0.379     0.535 r  MHTDC_0/MHTDC_EventBuffer_Trailing/Rptr_reg[0]/Q
                         net (fo=45, routed)          3.300     3.835    MHTDC_0/MHTDC_EventBuffer_Trailing/Q[0]
    SLICE_X63Y112        LUT3 (Prop_lut3_I2_O)        0.119     3.954 r  MHTDC_0/MHTDC_EventBuffer_Trailing/DOUT[3]_i_2/O
                         net (fo=4, routed)           1.845     5.799    ADC_0/ADC_EventBuffer_HG2/DualPortRam_0/TDC_DIN_T[0]
    SLICE_X37Y126        LUT6 (Prop_lut6_I3_O)        0.267     6.066 r  ADC_0/ADC_EventBuffer_HG2/DualPortRam_0/Header[11]_i_39/O
                         net (fo=1, routed)           0.487     6.553    GlobalGatherer_0/O45[0]
    SLICE_X34Y129        CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.531     7.084 r  GlobalGatherer_0/Header_reg[11]_i_12/O[3]
                         net (fo=2, routed)           0.925     8.009    GlobalGatherer_0/n_4_Header_reg[11]_i_12
    SLICE_X29Y127        LUT4 (Prop_lut4_I3_O)        0.250     8.259 r  GlobalGatherer_0/Header[11]_i_4/O
                         net (fo=2, routed)           0.758     9.018    MHTDC_0/MHTDC_EventBuffer_Leading/DualPortRam_1/O27[0]
    SLICE_X28Y128        LUT5 (Prop_lut5_I4_O)        0.105     9.123 r  MHTDC_0/MHTDC_EventBuffer_Leading/DualPortRam_1/Header[11]_i_8/O
                         net (fo=1, routed)           0.000     9.123    MHTDC_0/MHTDC_EventBuffer_Leading/DualPortRam_1/n_0_Header[11]_i_8
    SLICE_X28Y128        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.453     9.576 r  MHTDC_0/MHTDC_EventBuffer_Leading/DualPortRam_1/Header_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.576    GlobalGatherer_0/D[6]
    SLICE_X28Y128        FDCE                                         r  GlobalGatherer_0/Header_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)   40.000    40.000 r  
    D18                                               0.000    40.000 r  EXTCLK50M
                         net (fo=0)                   0.000    40.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    41.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    42.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    36.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858    36.895    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    36.968 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.373    38.341    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.077    38.418 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        1.245    39.663    GlobalGatherer_0/CLK
    SLICE_X28Y128                                                     r  GlobalGatherer_0/Header_reg[10]/C
                         clock pessimism              0.439    40.102    
                         clock uncertainty           -0.046    40.056    
    SLICE_X28Y128        FDCE (Setup_fdce_C_D)        0.059    40.115    GlobalGatherer_0/Header_reg[10]
  -------------------------------------------------------------------
                         required time                         40.115    
                         arrival time                          -9.576    
  -------------------------------------------------------------------
                         slack                                 30.539    

Slack (MET) :             30.639ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_EventBuffer_Trailing/Rptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GlobalGatherer_0/Header_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25M rise@40.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        9.320ns  (logic 2.189ns (23.487%)  route 7.131ns (76.513%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.337ns = ( 39.663 - 40.000 ) 
    Source Clock Delay      (SCD):    0.156ns
    Clock Pessimism Removal (CPR):    0.439ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.059ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        1.364     0.156    MHTDC_0/MHTDC_EventBuffer_Trailing/SCK_DAC_OBUF
    SLICE_X28Y112                                                     r  MHTDC_0/MHTDC_EventBuffer_Trailing/Rptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y112        FDCE (Prop_fdce_C_Q)         0.379     0.535 r  MHTDC_0/MHTDC_EventBuffer_Trailing/Rptr_reg[0]/Q
                         net (fo=45, routed)          3.300     3.835    MHTDC_0/MHTDC_EventBuffer_Trailing/Q[0]
    SLICE_X63Y112        LUT3 (Prop_lut3_I2_O)        0.119     3.954 r  MHTDC_0/MHTDC_EventBuffer_Trailing/DOUT[3]_i_2/O
                         net (fo=4, routed)           1.845     5.799    ADC_0/ADC_EventBuffer_HG2/DualPortRam_0/TDC_DIN_T[0]
    SLICE_X37Y126        LUT6 (Prop_lut6_I3_O)        0.267     6.066 r  ADC_0/ADC_EventBuffer_HG2/DualPortRam_0/Header[11]_i_39/O
                         net (fo=1, routed)           0.487     6.553    GlobalGatherer_0/O45[0]
    SLICE_X34Y129        CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.478     7.031 r  GlobalGatherer_0/Header_reg[11]_i_12/O[2]
                         net (fo=2, routed)           0.811     7.842    GlobalGatherer_0/n_5_Header_reg[11]_i_12
    SLICE_X30Y127        LUT4 (Prop_lut4_I3_O)        0.244     8.086 r  GlobalGatherer_0/Header[7]_i_2/O
                         net (fo=2, routed)           0.688     8.774    GlobalGatherer_0/n_0_Header[7]_i_2
    SLICE_X28Y127        LUT5 (Prop_lut5_I4_O)        0.105     8.879 r  GlobalGatherer_0/Header[7]_i_6/O
                         net (fo=1, routed)           0.000     8.879    GlobalGatherer_0/n_0_Header[7]_i_6
    SLICE_X28Y127        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     9.211 r  GlobalGatherer_0/Header_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.211    MHTDC_0/MHTDC_EventBuffer_Leading/DualPortRam_1/O8[0]
    SLICE_X28Y128        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     9.476 r  MHTDC_0/MHTDC_EventBuffer_Leading/DualPortRam_1/Header_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.476    GlobalGatherer_0/D[5]
    SLICE_X28Y128        FDCE                                         r  GlobalGatherer_0/Header_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)   40.000    40.000 r  
    D18                                               0.000    40.000 r  EXTCLK50M
                         net (fo=0)                   0.000    40.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    41.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    42.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    36.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858    36.895    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    36.968 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.373    38.341    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.077    38.418 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        1.245    39.663    GlobalGatherer_0/CLK
    SLICE_X28Y128                                                     r  GlobalGatherer_0/Header_reg[9]/C
                         clock pessimism              0.439    40.102    
                         clock uncertainty           -0.046    40.056    
    SLICE_X28Y128        FDCE (Setup_fdce_C_D)        0.059    40.115    GlobalGatherer_0/Header_reg[9]
  -------------------------------------------------------------------
                         required time                         40.115    
                         arrival time                          -9.476    
  -------------------------------------------------------------------
                         slack                                 30.639    

Slack (MET) :             30.723ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_EventBuffer_Trailing/Rptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GlobalGatherer_0/Header_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25M rise@40.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        9.236ns  (logic 2.105ns (22.791%)  route 7.131ns (77.209%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.337ns = ( 39.663 - 40.000 ) 
    Source Clock Delay      (SCD):    0.156ns
    Clock Pessimism Removal (CPR):    0.439ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.059ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        1.364     0.156    MHTDC_0/MHTDC_EventBuffer_Trailing/SCK_DAC_OBUF
    SLICE_X28Y112                                                     r  MHTDC_0/MHTDC_EventBuffer_Trailing/Rptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y112        FDCE (Prop_fdce_C_Q)         0.379     0.535 r  MHTDC_0/MHTDC_EventBuffer_Trailing/Rptr_reg[0]/Q
                         net (fo=45, routed)          3.300     3.835    MHTDC_0/MHTDC_EventBuffer_Trailing/Q[0]
    SLICE_X63Y112        LUT3 (Prop_lut3_I2_O)        0.119     3.954 r  MHTDC_0/MHTDC_EventBuffer_Trailing/DOUT[3]_i_2/O
                         net (fo=4, routed)           1.845     5.799    ADC_0/ADC_EventBuffer_HG2/DualPortRam_0/TDC_DIN_T[0]
    SLICE_X37Y126        LUT6 (Prop_lut6_I3_O)        0.267     6.066 r  ADC_0/ADC_EventBuffer_HG2/DualPortRam_0/Header[11]_i_39/O
                         net (fo=1, routed)           0.487     6.553    GlobalGatherer_0/O45[0]
    SLICE_X34Y129        CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.478     7.031 r  GlobalGatherer_0/Header_reg[11]_i_12/O[2]
                         net (fo=2, routed)           0.811     7.842    GlobalGatherer_0/n_5_Header_reg[11]_i_12
    SLICE_X30Y127        LUT4 (Prop_lut4_I3_O)        0.244     8.086 r  GlobalGatherer_0/Header[7]_i_2/O
                         net (fo=2, routed)           0.688     8.774    GlobalGatherer_0/n_0_Header[7]_i_2
    SLICE_X28Y127        LUT5 (Prop_lut5_I4_O)        0.105     8.879 r  GlobalGatherer_0/Header[7]_i_6/O
                         net (fo=1, routed)           0.000     8.879    GlobalGatherer_0/n_0_Header[7]_i_6
    SLICE_X28Y127        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     9.211 r  GlobalGatherer_0/Header_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.211    MHTDC_0/MHTDC_EventBuffer_Leading/DualPortRam_1/O8[0]
    SLICE_X28Y128        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     9.392 r  MHTDC_0/MHTDC_EventBuffer_Leading/DualPortRam_1/Header_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.392    GlobalGatherer_0/D[4]
    SLICE_X28Y128        FDCE                                         r  GlobalGatherer_0/Header_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)   40.000    40.000 r  
    D18                                               0.000    40.000 r  EXTCLK50M
                         net (fo=0)                   0.000    40.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    41.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    42.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    36.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858    36.895    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    36.968 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.373    38.341    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.077    38.418 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        1.245    39.663    GlobalGatherer_0/CLK
    SLICE_X28Y128                                                     r  GlobalGatherer_0/Header_reg[8]/C
                         clock pessimism              0.439    40.102    
                         clock uncertainty           -0.046    40.056    
    SLICE_X28Y128        FDCE (Setup_fdce_C_D)        0.059    40.115    GlobalGatherer_0/Header_reg[8]
  -------------------------------------------------------------------
                         required time                         40.115    
                         arrival time                          -9.392    
  -------------------------------------------------------------------
                         slack                                 30.723    

Slack (MET) :             30.724ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_EventBuffer_Trailing/DualPortRam_0/RamData_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MHTDC_0/MHTDC_EventBuffer_Trailing/DualPortRam_0/RamData_reg_1/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25M rise@40.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        8.843ns  (logic 2.903ns (32.829%)  route 5.940ns (67.171%))
  Logic Levels:           4  (LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.295ns = ( 39.705 - 40.000 ) 
    Source Clock Delay      (SCD):    0.190ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.059ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        1.398     0.190    MHTDC_0/MHTDC_EventBuffer_Trailing/DualPortRam_0/SCK_DAC_OBUF
    RAMB18_X1Y42                                                      r  MHTDC_0/MHTDC_EventBuffer_Trailing/DualPortRam_0/RamData_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y42         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.125     2.315 f  MHTDC_0/MHTDC_EventBuffer_Trailing/DualPortRam_0/RamData_reg_1/DOBDO[1]
                         net (fo=1, routed)           1.036     3.351    MHTDC_0/MHTDC_EventBuffer_Trailing/DOUT1_in[19]
    SLICE_X59Y107        LUT3 (Prop_lut3_I1_O)        0.121     3.472 f  MHTDC_0/MHTDC_EventBuffer_Trailing/DOUT[19]_i_3/O
                         net (fo=2, routed)           1.720     5.192    MHTDC_0/MHTDC_EventBuffer_Trailing/DualPortRam_1/O3[2]
    SLICE_X14Y116        LUT3 (Prop_lut3_I0_O)        0.288     5.480 f  MHTDC_0/MHTDC_EventBuffer_Trailing/DualPortRam_1/DOUT[19]_i_2__0/O
                         net (fo=2, routed)           1.066     6.546    GlobalGatherer_0/TDC_Gatherer_0/I5[19]
    SLICE_X14Y118        LUT6 (Prop_lut6_I3_O)        0.264     6.810 r  GlobalGatherer_0/TDC_Gatherer_0/FSM_sequential_CurrentState[1]_i_1__3/O
                         net (fo=7, routed)           0.946     7.756    MHTDC_0/MHTDC_EventBuffer_Trailing/DualPortRam_0/pwropt
    SLICE_X29Y107        LUT2 (Prop_lut2_I1_O)        0.105     7.861 r  MHTDC_0/MHTDC_EventBuffer_Trailing/DualPortRam_0/RamData_reg_1_ENBWREN_cooolgate_en_gate_21/O
                         net (fo=1, routed)           1.172     9.032    MHTDC_0/MHTDC_EventBuffer_Trailing/DualPortRam_0/RamData_reg_1_ENBWREN_cooolgate_en_sig_7
    RAMB18_X1Y42         RAMB18E1                                     r  MHTDC_0/MHTDC_EventBuffer_Trailing/DualPortRam_0/RamData_reg_1/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)   40.000    40.000 r  
    D18                                               0.000    40.000 r  EXTCLK50M
                         net (fo=0)                   0.000    40.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    41.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    42.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    36.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858    36.895    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    36.968 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.373    38.341    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.077    38.418 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        1.287    39.705    MHTDC_0/MHTDC_EventBuffer_Trailing/DualPortRam_0/SCK_DAC_OBUF
    RAMB18_X1Y42                                                      r  MHTDC_0/MHTDC_EventBuffer_Trailing/DualPortRam_0/RamData_reg_1/CLKBWRCLK
                         clock pessimism              0.485    40.190    
                         clock uncertainty           -0.046    40.144    
    RAMB18_X1Y42         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.387    39.757    MHTDC_0/MHTDC_EventBuffer_Trailing/DualPortRam_0/RamData_reg_1
  -------------------------------------------------------------------
                         required time                         39.757    
                         arrival time                          -9.032    
  -------------------------------------------------------------------
                         slack                                 30.724    

Slack (MET) :             30.913ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_EventBuffer_Trailing/DualPortRam_0/RamData_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MHTDC_0/MHTDC_EventBuffer_Trailing/DualPortRam_1/RamData_reg_1/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25M rise@40.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        8.630ns  (logic 2.903ns (33.638%)  route 5.727ns (66.362%))
  Logic Levels:           4  (LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.295ns = ( 39.705 - 40.000 ) 
    Source Clock Delay      (SCD):    0.190ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.059ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        1.398     0.190    MHTDC_0/MHTDC_EventBuffer_Trailing/DualPortRam_0/SCK_DAC_OBUF
    RAMB18_X1Y42                                                      r  MHTDC_0/MHTDC_EventBuffer_Trailing/DualPortRam_0/RamData_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y42         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.125     2.315 f  MHTDC_0/MHTDC_EventBuffer_Trailing/DualPortRam_0/RamData_reg_1/DOBDO[1]
                         net (fo=1, routed)           1.036     3.351    MHTDC_0/MHTDC_EventBuffer_Trailing/DOUT1_in[19]
    SLICE_X59Y107        LUT3 (Prop_lut3_I1_O)        0.121     3.472 f  MHTDC_0/MHTDC_EventBuffer_Trailing/DOUT[19]_i_3/O
                         net (fo=2, routed)           1.720     5.192    MHTDC_0/MHTDC_EventBuffer_Trailing/DualPortRam_1/O3[2]
    SLICE_X14Y116        LUT3 (Prop_lut3_I0_O)        0.288     5.480 f  MHTDC_0/MHTDC_EventBuffer_Trailing/DualPortRam_1/DOUT[19]_i_2__0/O
                         net (fo=2, routed)           1.066     6.546    GlobalGatherer_0/TDC_Gatherer_0/I5[19]
    SLICE_X14Y118        LUT6 (Prop_lut6_I3_O)        0.264     6.810 r  GlobalGatherer_0/TDC_Gatherer_0/FSM_sequential_CurrentState[1]_i_1__3/O
                         net (fo=7, routed)           0.852     7.662    MHTDC_0/MHTDC_EventBuffer_Trailing/DualPortRam_1/pwropt
    SLICE_X29Y107        LUT2 (Prop_lut2_I1_O)        0.105     7.767 r  MHTDC_0/MHTDC_EventBuffer_Trailing/DualPortRam_1/RamData_reg_1_ENBWREN_cooolgate_en_gate_23/O
                         net (fo=1, routed)           1.053     8.820    MHTDC_0/MHTDC_EventBuffer_Trailing/DualPortRam_1/RamData_reg_1_ENBWREN_cooolgate_en_sig_8
    RAMB18_X1Y43         RAMB18E1                                     r  MHTDC_0/MHTDC_EventBuffer_Trailing/DualPortRam_1/RamData_reg_1/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)   40.000    40.000 r  
    D18                                               0.000    40.000 r  EXTCLK50M
                         net (fo=0)                   0.000    40.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    41.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    42.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    36.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858    36.895    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    36.968 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.373    38.341    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.077    38.418 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        1.287    39.705    MHTDC_0/MHTDC_EventBuffer_Trailing/DualPortRam_1/SCK_DAC_OBUF
    RAMB18_X1Y43                                                      r  MHTDC_0/MHTDC_EventBuffer_Trailing/DualPortRam_1/RamData_reg_1/CLKBWRCLK
                         clock pessimism              0.461    40.166    
                         clock uncertainty           -0.046    40.120    
    RAMB18_X1Y43         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.387    39.733    MHTDC_0/MHTDC_EventBuffer_Trailing/DualPortRam_1/RamData_reg_1
  -------------------------------------------------------------------
                         required time                         39.733    
                         arrival time                          -8.820    
  -------------------------------------------------------------------
                         slack                                 30.913    

Slack (MET) :             30.951ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_EventBuffer_Trailing/DualPortRam_0/RamData_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GlobalGatherer_0/Header_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25M rise@40.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        8.915ns  (logic 3.741ns (41.965%)  route 5.174ns (58.035%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.337ns = ( 39.663 - 40.000 ) 
    Source Clock Delay      (SCD):    0.191ns
    Clock Pessimism Removal (CPR):    0.379ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.059ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        1.399     0.191    MHTDC_0/MHTDC_EventBuffer_Trailing/DualPortRam_0/SCK_DAC_OBUF
    RAMB36_X1Y20                                                      r  MHTDC_0/MHTDC_EventBuffer_Trailing/DualPortRam_0/RamData_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y20         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.125     2.316 r  MHTDC_0/MHTDC_EventBuffer_Trailing/DualPortRam_0/RamData_reg_0/DOBDO[0]
                         net (fo=1, routed)           1.176     3.492    MHTDC_0/MHTDC_EventBuffer_Trailing/DOUT1_in[0]
    SLICE_X63Y110        LUT3 (Prop_lut3_I1_O)        0.105     3.597 r  MHTDC_0/MHTDC_EventBuffer_Trailing/DOUT[0]_i_2/O
                         net (fo=2, routed)           1.970     5.567    MHTDC_0/MHTDC_EventBuffer_Trailing/DualPortRam_1/O3[0]
    SLICE_X34Y126        LUT2 (Prop_lut2_I0_O)        0.105     5.672 r  MHTDC_0/MHTDC_EventBuffer_Trailing/DualPortRam_1/Header[7]_i_19/O
                         net (fo=1, routed)           0.363     6.035    ADC_0/ADC_EventBuffer_HG2/DualPortRam_0/p_4_in[0]
    SLICE_X34Y128        CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.548     6.583 r  ADC_0/ADC_EventBuffer_HG2/DualPortRam_0/Header_reg[7]_i_11/O[3]
                         net (fo=2, routed)           0.773     7.356    ADC_0/ADC_EventBuffer_LG1/DualPortRam_1/O[2]
    SLICE_X30Y126        LUT4 (Prop_lut4_I3_O)        0.250     7.606 r  ADC_0/ADC_EventBuffer_LG1/DualPortRam_1/Header[7]_i_5/O
                         net (fo=2, routed)           0.891     8.497    GlobalGatherer_0/O47[0]
    SLICE_X28Y127        LUT5 (Prop_lut5_I4_O)        0.105     8.602 r  GlobalGatherer_0/Header[7]_i_9/O
                         net (fo=1, routed)           0.000     8.602    GlobalGatherer_0/n_0_Header[7]_i_9
    SLICE_X28Y127        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.503     9.105 r  GlobalGatherer_0/Header_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.105    GlobalGatherer_0/p_0_in_0[7]
    SLICE_X28Y127        FDCE                                         r  GlobalGatherer_0/Header_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)   40.000    40.000 r  
    D18                                               0.000    40.000 r  EXTCLK50M
                         net (fo=0)                   0.000    40.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    41.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    42.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    36.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858    36.895    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    36.968 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.373    38.341    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.077    38.418 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        1.245    39.663    GlobalGatherer_0/CLK
    SLICE_X28Y127                                                     r  GlobalGatherer_0/Header_reg[7]/C
                         clock pessimism              0.379    40.043    
                         clock uncertainty           -0.046    39.997    
    SLICE_X28Y127        FDCE (Setup_fdce_C_D)        0.059    40.056    GlobalGatherer_0/Header_reg[7]
  -------------------------------------------------------------------
                         required time                         40.056    
                         arrival time                          -9.105    
  -------------------------------------------------------------------
                         slack                                 30.951    

Slack (MET) :             31.001ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_EventBuffer_Trailing/DualPortRam_0/RamData_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GlobalGatherer_0/Header_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25M rise@40.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        8.865ns  (logic 3.691ns (41.638%)  route 5.174ns (58.362%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.337ns = ( 39.663 - 40.000 ) 
    Source Clock Delay      (SCD):    0.191ns
    Clock Pessimism Removal (CPR):    0.379ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.059ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        1.399     0.191    MHTDC_0/MHTDC_EventBuffer_Trailing/DualPortRam_0/SCK_DAC_OBUF
    RAMB36_X1Y20                                                      r  MHTDC_0/MHTDC_EventBuffer_Trailing/DualPortRam_0/RamData_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y20         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.125     2.316 r  MHTDC_0/MHTDC_EventBuffer_Trailing/DualPortRam_0/RamData_reg_0/DOBDO[0]
                         net (fo=1, routed)           1.176     3.492    MHTDC_0/MHTDC_EventBuffer_Trailing/DOUT1_in[0]
    SLICE_X63Y110        LUT3 (Prop_lut3_I1_O)        0.105     3.597 r  MHTDC_0/MHTDC_EventBuffer_Trailing/DOUT[0]_i_2/O
                         net (fo=2, routed)           1.970     5.567    MHTDC_0/MHTDC_EventBuffer_Trailing/DualPortRam_1/O3[0]
    SLICE_X34Y126        LUT2 (Prop_lut2_I0_O)        0.105     5.672 r  MHTDC_0/MHTDC_EventBuffer_Trailing/DualPortRam_1/Header[7]_i_19/O
                         net (fo=1, routed)           0.363     6.035    ADC_0/ADC_EventBuffer_HG2/DualPortRam_0/p_4_in[0]
    SLICE_X34Y128        CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.548     6.583 r  ADC_0/ADC_EventBuffer_HG2/DualPortRam_0/Header_reg[7]_i_11/O[3]
                         net (fo=2, routed)           0.773     7.356    ADC_0/ADC_EventBuffer_LG1/DualPortRam_1/O[2]
    SLICE_X30Y126        LUT4 (Prop_lut4_I3_O)        0.250     7.606 r  ADC_0/ADC_EventBuffer_LG1/DualPortRam_1/Header[7]_i_5/O
                         net (fo=2, routed)           0.891     8.497    GlobalGatherer_0/O47[0]
    SLICE_X28Y127        LUT5 (Prop_lut5_I4_O)        0.105     8.602 r  GlobalGatherer_0/Header[7]_i_9/O
                         net (fo=1, routed)           0.000     8.602    GlobalGatherer_0/n_0_Header[7]_i_9
    SLICE_X28Y127        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.453     9.055 r  GlobalGatherer_0/Header_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.055    GlobalGatherer_0/p_0_in_0[6]
    SLICE_X28Y127        FDCE                                         r  GlobalGatherer_0/Header_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)   40.000    40.000 r  
    D18                                               0.000    40.000 r  EXTCLK50M
                         net (fo=0)                   0.000    40.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    41.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    42.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    36.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858    36.895    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    36.968 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.373    38.341    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.077    38.418 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        1.245    39.663    GlobalGatherer_0/CLK
    SLICE_X28Y127                                                     r  GlobalGatherer_0/Header_reg[6]/C
                         clock pessimism              0.379    40.043    
                         clock uncertainty           -0.046    39.997    
    SLICE_X28Y127        FDCE (Setup_fdce_C_D)        0.059    40.056    GlobalGatherer_0/Header_reg[6]
  -------------------------------------------------------------------
                         required time                         40.056    
                         arrival time                          -9.055    
  -------------------------------------------------------------------
                         slack                                 31.001    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/memWa_4/C
                            (rising edge-triggered cell FDRE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25M rise@0.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.725%)  route 0.154ns (52.275%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.464ns
    Source Clock Delay      (SCD):    -0.293ns
    Clock Pessimism Removal (CPR):    -0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        0.593    -0.293    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X81Y112                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/memWa_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y112        FDRE (Prop_fdre_C_Q)         0.141    -0.152 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/memWa_4/Q
                         net (fo=2, routed)           0.154     0.003    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/memWa[4]
    RAMB18_X3Y44         RAMB18E1                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        0.901    -0.464    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    RAMB18_X3Y44                                                      r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/CLKARDCLK
                         clock pessimism              0.224    -0.240    
    RAMB18_X3Y44         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.057    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM
  -------------------------------------------------------------------
                         required time                          0.057    
                         arrival time                           0.003    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/memWa_4/C
                            (rising edge-triggered cell FDRE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25M rise@0.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.725%)  route 0.154ns (52.275%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.464ns
    Source Clock Delay      (SCD):    -0.293ns
    Clock Pessimism Removal (CPR):    -0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        0.593    -0.293    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X81Y112                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/memWa_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y112        FDRE (Prop_fdre_C_Q)         0.141    -0.152 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/memWa_4/Q
                         net (fo=2, routed)           0.154     0.003    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/memWa[4]
    RAMB18_X3Y45         RAMB18E1                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        0.901    -0.464    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    RAMB18_X3Y45                                                      r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/CLKARDCLK
                         clock pessimism              0.224    -0.240    
    RAMB18_X3Y45         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.057    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM
  -------------------------------------------------------------------
                         required time                          0.057    
                         arrival time                           0.003    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 ADC_0/ADC_Core_LG1/RBCP_Receiver_0/PrevAddress_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_0_31_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25M rise@0.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.141ns (36.099%)  route 0.250ns (63.901%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.534ns
    Source Clock Delay      (SCD):    -0.325ns
    Clock Pessimism Removal (CPR):    -0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        0.561    -0.325    ADC_0/ADC_Core_LG1/RBCP_Receiver_0/SCK_DAC_OBUF
    SLICE_X33Y136                                                     r  ADC_0/ADC_Core_LG1/RBCP_Receiver_0/PrevAddress_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y136        FDCE (Prop_fdce_C_Q)         0.141    -0.184 r  ADC_0/ADC_Core_LG1/RBCP_Receiver_0/PrevAddress_reg[1]/Q
                         net (fo=25, routed)          0.250     0.066    ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_0_31_0_5/ADDRD0
    SLICE_X30Y137        RAMD32                                       r  ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_0_31_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        0.831    -0.534    ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_0_31_0_5/WCLK
    SLICE_X30Y137                                                     r  ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_0_31_0_5/RAMA/CLK
                         clock pessimism              0.225    -0.309    
    SLICE_X30Y137        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.001    ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.001    
                         arrival time                           0.066    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 ADC_0/ADC_Core_LG1/RBCP_Receiver_0/PrevAddress_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_0_31_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25M rise@0.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.141ns (36.099%)  route 0.250ns (63.901%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.534ns
    Source Clock Delay      (SCD):    -0.325ns
    Clock Pessimism Removal (CPR):    -0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        0.561    -0.325    ADC_0/ADC_Core_LG1/RBCP_Receiver_0/SCK_DAC_OBUF
    SLICE_X33Y136                                                     r  ADC_0/ADC_Core_LG1/RBCP_Receiver_0/PrevAddress_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y136        FDCE (Prop_fdce_C_Q)         0.141    -0.184 r  ADC_0/ADC_Core_LG1/RBCP_Receiver_0/PrevAddress_reg[1]/Q
                         net (fo=25, routed)          0.250     0.066    ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_0_31_0_5/ADDRD0
    SLICE_X30Y137        RAMD32                                       r  ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_0_31_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        0.831    -0.534    ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_0_31_0_5/WCLK
    SLICE_X30Y137                                                     r  ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_0_31_0_5/RAMA_D1/CLK
                         clock pessimism              0.225    -0.309    
    SLICE_X30Y137        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.001    ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.001    
                         arrival time                           0.066    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 ADC_0/ADC_Core_LG1/RBCP_Receiver_0/PrevAddress_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_0_31_0_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25M rise@0.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.141ns (36.099%)  route 0.250ns (63.901%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.534ns
    Source Clock Delay      (SCD):    -0.325ns
    Clock Pessimism Removal (CPR):    -0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        0.561    -0.325    ADC_0/ADC_Core_LG1/RBCP_Receiver_0/SCK_DAC_OBUF
    SLICE_X33Y136                                                     r  ADC_0/ADC_Core_LG1/RBCP_Receiver_0/PrevAddress_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y136        FDCE (Prop_fdce_C_Q)         0.141    -0.184 r  ADC_0/ADC_Core_LG1/RBCP_Receiver_0/PrevAddress_reg[1]/Q
                         net (fo=25, routed)          0.250     0.066    ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_0_31_0_5/ADDRD0
    SLICE_X30Y137        RAMD32                                       r  ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_0_31_0_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        0.831    -0.534    ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_0_31_0_5/WCLK
    SLICE_X30Y137                                                     r  ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_0_31_0_5/RAMB/CLK
                         clock pessimism              0.225    -0.309    
    SLICE_X30Y137        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.001    ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_0_31_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -0.001    
                         arrival time                           0.066    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 ADC_0/ADC_Core_LG1/RBCP_Receiver_0/PrevAddress_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_0_31_0_5/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25M rise@0.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.141ns (36.099%)  route 0.250ns (63.901%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.534ns
    Source Clock Delay      (SCD):    -0.325ns
    Clock Pessimism Removal (CPR):    -0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        0.561    -0.325    ADC_0/ADC_Core_LG1/RBCP_Receiver_0/SCK_DAC_OBUF
    SLICE_X33Y136                                                     r  ADC_0/ADC_Core_LG1/RBCP_Receiver_0/PrevAddress_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y136        FDCE (Prop_fdce_C_Q)         0.141    -0.184 r  ADC_0/ADC_Core_LG1/RBCP_Receiver_0/PrevAddress_reg[1]/Q
                         net (fo=25, routed)          0.250     0.066    ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_0_31_0_5/ADDRD0
    SLICE_X30Y137        RAMD32                                       r  ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_0_31_0_5/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        0.831    -0.534    ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_0_31_0_5/WCLK
    SLICE_X30Y137                                                     r  ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_0_31_0_5/RAMB_D1/CLK
                         clock pessimism              0.225    -0.309    
    SLICE_X30Y137        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.001    ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_0_31_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.001    
                         arrival time                           0.066    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 ADC_0/ADC_Core_LG1/RBCP_Receiver_0/PrevAddress_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_0_31_0_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25M rise@0.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.141ns (36.099%)  route 0.250ns (63.901%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.534ns
    Source Clock Delay      (SCD):    -0.325ns
    Clock Pessimism Removal (CPR):    -0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        0.561    -0.325    ADC_0/ADC_Core_LG1/RBCP_Receiver_0/SCK_DAC_OBUF
    SLICE_X33Y136                                                     r  ADC_0/ADC_Core_LG1/RBCP_Receiver_0/PrevAddress_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y136        FDCE (Prop_fdce_C_Q)         0.141    -0.184 r  ADC_0/ADC_Core_LG1/RBCP_Receiver_0/PrevAddress_reg[1]/Q
                         net (fo=25, routed)          0.250     0.066    ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_0_31_0_5/ADDRD0
    SLICE_X30Y137        RAMD32                                       r  ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_0_31_0_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        0.831    -0.534    ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_0_31_0_5/WCLK
    SLICE_X30Y137                                                     r  ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_0_31_0_5/RAMC/CLK
                         clock pessimism              0.225    -0.309    
    SLICE_X30Y137        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.001    ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_0_31_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -0.001    
                         arrival time                           0.066    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 ADC_0/ADC_Core_LG1/RBCP_Receiver_0/PrevAddress_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_0_31_0_5/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25M rise@0.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.141ns (36.099%)  route 0.250ns (63.901%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.534ns
    Source Clock Delay      (SCD):    -0.325ns
    Clock Pessimism Removal (CPR):    -0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        0.561    -0.325    ADC_0/ADC_Core_LG1/RBCP_Receiver_0/SCK_DAC_OBUF
    SLICE_X33Y136                                                     r  ADC_0/ADC_Core_LG1/RBCP_Receiver_0/PrevAddress_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y136        FDCE (Prop_fdce_C_Q)         0.141    -0.184 r  ADC_0/ADC_Core_LG1/RBCP_Receiver_0/PrevAddress_reg[1]/Q
                         net (fo=25, routed)          0.250     0.066    ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_0_31_0_5/ADDRD0
    SLICE_X30Y137        RAMD32                                       r  ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_0_31_0_5/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        0.831    -0.534    ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_0_31_0_5/WCLK
    SLICE_X30Y137                                                     r  ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_0_31_0_5/RAMC_D1/CLK
                         clock pessimism              0.225    -0.309    
    SLICE_X30Y137        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.001    ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_0_31_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.001    
                         arrival time                           0.066    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 ADC_0/ADC_Core_LG1/RBCP_Receiver_0/PrevAddress_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_0_31_0_5/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25M rise@0.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.141ns (36.099%)  route 0.250ns (63.901%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.534ns
    Source Clock Delay      (SCD):    -0.325ns
    Clock Pessimism Removal (CPR):    -0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        0.561    -0.325    ADC_0/ADC_Core_LG1/RBCP_Receiver_0/SCK_DAC_OBUF
    SLICE_X33Y136                                                     r  ADC_0/ADC_Core_LG1/RBCP_Receiver_0/PrevAddress_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y136        FDCE (Prop_fdce_C_Q)         0.141    -0.184 r  ADC_0/ADC_Core_LG1/RBCP_Receiver_0/PrevAddress_reg[1]/Q
                         net (fo=25, routed)          0.250     0.066    ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_0_31_0_5/ADDRD0
    SLICE_X30Y137        RAMS32                                       r  ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_0_31_0_5/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        0.831    -0.534    ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_0_31_0_5/WCLK
    SLICE_X30Y137                                                     r  ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_0_31_0_5/RAMD/CLK
                         clock pessimism              0.225    -0.309    
    SLICE_X30Y137        RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.001    ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_0_31_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -0.001    
                         arrival time                           0.066    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 ADC_0/ADC_Core_LG1/RBCP_Receiver_0/PrevAddress_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_0_31_0_5/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25M rise@0.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.141ns (36.099%)  route 0.250ns (63.901%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.534ns
    Source Clock Delay      (SCD):    -0.325ns
    Clock Pessimism Removal (CPR):    -0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        0.561    -0.325    ADC_0/ADC_Core_LG1/RBCP_Receiver_0/SCK_DAC_OBUF
    SLICE_X33Y136                                                     r  ADC_0/ADC_Core_LG1/RBCP_Receiver_0/PrevAddress_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y136        FDCE (Prop_fdce_C_Q)         0.141    -0.184 r  ADC_0/ADC_Core_LG1/RBCP_Receiver_0/PrevAddress_reg[1]/Q
                         net (fo=25, routed)          0.250     0.066    ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_0_31_0_5/ADDRD0
    SLICE_X30Y137        RAMS32                                       r  ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_0_31_0_5/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        0.831    -0.534    ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_0_31_0_5/WCLK
    SLICE_X30Y137                                                     r  ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_0_31_0_5/RAMD_D1/CLK
                         clock pessimism              0.225    -0.309    
    SLICE_X30Y137        RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.001    ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_0_31_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.001    
                         arrival time                           0.066    
  -------------------------------------------------------------------
                         slack                                  0.065    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_25M
Waveform:           { 0 20 }
Period:             40.000
Sources:            { ClockManager_0/MMCM_0/MMCM_1/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472     40.000  37.528   RAMB18_X3Y50     WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/ECIF_RX/PCKT_BUF/Mram_RAM/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472     40.000  37.528   RAMB18_X1Y52     WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/UDP/UDP_LOC/CMDBUF/Mram_RAM/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170     40.000  37.830   RAMB18_X0Y48     ADC_0/ADC_EventBuffer_HG1/DualPortRam_0/RamData_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170     40.000  37.830   RAMB18_X0Y49     ADC_0/ADC_EventBuffer_HG1/DualPortRam_1/RamData_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170     40.000  37.830   RAMB18_X1Y50     ADC_0/ADC_EventBuffer_HG2/DualPortRam_0/RamData_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170     40.000  37.830   RAMB18_X1Y49     ADC_0/ADC_EventBuffer_HG2/DualPortRam_1/RamData_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170     40.000  37.830   RAMB18_X1Y53     ADC_0/ADC_EventBuffer_LG1/DualPortRam_0/RamData_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170     40.000  37.830   RAMB18_X1Y51     ADC_0/ADC_EventBuffer_LG1/DualPortRam_1/RamData_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170     40.000  37.830   RAMB18_X1Y48     ADC_0/ADC_EventBuffer_LG2/DualPortRam_0/RamData_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170     40.000  37.830   RAMB18_X1Y47     ADC_0/ADC_EventBuffer_LG2/DualPortRam_1/RamData_reg/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360   40.000  173.360  MMCME2_ADV_X0Y2  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130     20.000  18.870   SLICE_X14Y129    ADC_0/ADC_Core_HG1/PedestalSuppressionRam/RamData_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130     20.000  18.870   SLICE_X14Y129    ADC_0/ADC_Core_HG1/PedestalSuppressionRam/RamData_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130     20.000  18.870   SLICE_X14Y129    ADC_0/ADC_Core_HG1/PedestalSuppressionRam/RamData_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130     20.000  18.870   SLICE_X14Y129    ADC_0/ADC_Core_HG1/PedestalSuppressionRam/RamData_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130     20.000  18.870   SLICE_X14Y129    ADC_0/ADC_Core_HG1/PedestalSuppressionRam/RamData_reg_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130     20.000  18.870   SLICE_X14Y129    ADC_0/ADC_Core_HG1/PedestalSuppressionRam/RamData_reg_0_31_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.130     20.000  18.870   SLICE_X14Y129    ADC_0/ADC_Core_HG1/PedestalSuppressionRam/RamData_reg_0_31_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.130     20.000  18.870   SLICE_X14Y129    ADC_0/ADC_Core_HG1/PedestalSuppressionRam/RamData_reg_0_31_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130     20.000  18.870   SLICE_X14Y131    ADC_0/ADC_Core_HG1/PedestalSuppressionRam/RamData_reg_0_31_12_15/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130     20.000  18.870   SLICE_X14Y131    ADC_0/ADC_Core_HG1/PedestalSuppressionRam/RamData_reg_0_31_12_15/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130     20.000  18.870   SLICE_X42Y128    ADC_0/ADC_Core_LG2/PedestalSuppressionRam/RamData_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130     20.000  18.870   SLICE_X42Y128    ADC_0/ADC_Core_LG2/PedestalSuppressionRam/RamData_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130     20.000  18.870   SLICE_X42Y128    ADC_0/ADC_Core_LG2/PedestalSuppressionRam/RamData_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130     20.000  18.870   SLICE_X42Y128    ADC_0/ADC_Core_LG2/PedestalSuppressionRam/RamData_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130     20.000  18.870   SLICE_X42Y128    ADC_0/ADC_Core_LG2/PedestalSuppressionRam/RamData_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130     20.000  18.870   SLICE_X42Y128    ADC_0/ADC_Core_LG2/PedestalSuppressionRam/RamData_reg_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.130     20.000  18.870   SLICE_X42Y128    ADC_0/ADC_Core_LG2/PedestalSuppressionRam/RamData_reg_0_31_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.130     20.000  18.870   SLICE_X42Y128    ADC_0/ADC_Core_LG2/PedestalSuppressionRam/RamData_reg_0_31_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130     20.000  18.870   SLICE_X42Y130    ADC_0/ADC_Core_LG2/PedestalSuppressionRam/RamData_reg_0_31_12_15/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130     20.000  18.870   SLICE_X42Y130    ADC_0/ADC_Core_LG2/PedestalSuppressionRam/RamData_reg_0_31_12_15/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  CLK_66M
  To Clock:  CLK_66M

Setup :            0  Failing Endpoints,  Worst Slack        9.084ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.087ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.084ns  (required time - arrival time)
  Source:                 SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/BitSel_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/SPI_MOSI_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             CLK_66M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (CLK_66M rise@15.000ns - CLK_66M rise@0.000ns)
  Data Path Delay:        5.003ns  (logic 0.662ns (13.232%)  route 4.341ns (86.768%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.248ns = ( 14.752 - 15.000 ) 
    Source Clock Delay      (SCD):    0.152ns
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Uncertainty:      0.043ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.049ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_66M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_6_MMCM_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          1.360     0.152    SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/CLK
    SLICE_X40Y139                                                     r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/BitSel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y139        FDRE (Prop_fdre_C_Q)         0.379     0.531 r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/BitSel_reg[0]/Q
                         net (fo=7, routed)           1.931     2.462    SPI_FLASH_Programmer_0/WriteBuf/I3
    SLICE_X8Y160         LUT6 (Prop_lut6_I4_O)        0.105     2.567 r  SPI_FLASH_Programmer_0/WriteBuf/SPI_MOSI_i_3/O
                         net (fo=1, routed)           0.000     2.567    SPI_FLASH_Programmer_0/WriteBuf/n_0_SPI_MOSI_i_3
    SLICE_X8Y160         MUXF7 (Prop_muxf7_I1_O)      0.178     2.745 r  SPI_FLASH_Programmer_0/WriteBuf/SPI_MOSI_reg_i_1/O
                         net (fo=1, routed)           2.410     5.155    SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/SpiMosiPre
    OLOGIC_X0Y98         FDRE                                         r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/SPI_MOSI_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_66M rise edge)   15.000    15.000 r  
    D18                                               0.000    15.000 r  EXTCLK50M
                         net (fo=0)                   0.000    15.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    16.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    17.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    11.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858    11.895    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    11.968 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           1.373    13.341    ClockManager_0/MMCM_0/n_6_MMCM_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.077    13.418 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          1.334    14.752    SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/CLK
    OLOGIC_X0Y98                                                      r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/SPI_MOSI_reg/C
                         clock pessimism              0.373    15.125    
                         clock uncertainty           -0.043    15.082    
    OLOGIC_X0Y98         FDRE (Setup_fdre_C_D)       -0.843    14.239    SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/SPI_MOSI_reg
  -------------------------------------------------------------------
                         required time                         14.239    
                         arrival time                          -5.155    
  -------------------------------------------------------------------
                         slack                                  9.084    

Slack (MET) :             10.100ns  (required time - arrival time)
  Source:                 SPI_FLASH_Programmer_0/SPI_CommandSender_0/CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_SS_N_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             CLK_66M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (CLK_66M rise@15.000ns - CLK_66M rise@0.000ns)
  Data Path Delay:        4.128ns  (logic 0.538ns (13.032%)  route 3.590ns (86.968%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.252ns = ( 14.748 - 15.000 ) 
    Source Clock Delay      (SCD):    0.143ns
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Uncertainty:      0.043ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.049ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_66M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_6_MMCM_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          1.351     0.143    SPI_FLASH_Programmer_0/SPI_CommandSender_0/CLK
    SLICE_X56Y141                                                     r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y141        FDRE (Prop_fdre_C_Q)         0.433     0.576 f  SPI_FLASH_Programmer_0/SPI_CommandSender_0/CurrentState_reg[1]/Q
                         net (fo=9, routed)           1.047     1.623    SPI_FLASH_Programmer_0/SPI_CommandSender_0/Q[1]
    SLICE_X46Y137        LUT2 (Prop_lut2_I1_O)        0.105     1.728 r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_SS_N_i_1/O
                         net (fo=23, routed)          2.544     4.271    SPI_FLASH_Programmer_0/SPI_CommandSender_0/WaddrCountClear
    OLOGIC_X0Y88         FDRE                                         r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_SS_N_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_66M rise edge)   15.000    15.000 r  
    D18                                               0.000    15.000 r  EXTCLK50M
                         net (fo=0)                   0.000    15.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    16.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    17.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    11.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858    11.895    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    11.968 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           1.373    13.341    ClockManager_0/MMCM_0/n_6_MMCM_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.077    13.418 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          1.329    14.748    SPI_FLASH_Programmer_0/SPI_CommandSender_0/CLK
    OLOGIC_X0Y88                                                      r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_SS_N_reg/C
                         clock pessimism              0.373    15.121    
                         clock uncertainty           -0.043    15.078    
    OLOGIC_X0Y88         FDRE (Setup_fdre_C_D)       -0.707    14.371    SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_SS_N_reg
  -------------------------------------------------------------------
                         required time                         14.371    
                         arrival time                          -4.271    
  -------------------------------------------------------------------
                         slack                                 10.100    

Slack (MET) :             10.730ns  (required time - arrival time)
  Source:                 SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/ShiftReg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_0/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             CLK_66M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (CLK_66M rise@15.000ns - CLK_66M rise@0.000ns)
  Data Path Delay:        3.345ns  (logic 0.448ns (13.394%)  route 2.897ns (86.606%))
  Logic Levels:           0  
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.295ns = ( 14.705 - 15.000 ) 
    Source Clock Delay      (SCD):    0.270ns
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Uncertainty:      0.043ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.049ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_66M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_6_MMCM_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          1.479     0.270    SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/CLK
    ILOGIC_X0Y97                                                      r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/ShiftReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y97         FDRE (Prop_fdre_C_Q)         0.448     0.718 r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/ShiftReg_reg[0]/Q
                         net (fo=2, routed)           2.897     3.615    SPI_FLASH_Programmer_0/ReadBuf/Q[0]
    RAMB36_X1Y28         RAMB36E1                                     r  SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_0/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_66M rise edge)   15.000    15.000 r  
    D18                                               0.000    15.000 r  EXTCLK50M
                         net (fo=0)                   0.000    15.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    16.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    17.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    11.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858    11.895    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    11.968 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           1.373    13.341    ClockManager_0/MMCM_0/n_6_MMCM_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.077    13.418 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          1.287    14.705    SPI_FLASH_Programmer_0/ReadBuf/CLK
    RAMB36_X1Y28                                                      r  SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_0/CLKARDCLK
                         clock pessimism              0.373    15.079    
                         clock uncertainty           -0.043    15.035    
    RAMB36_X1Y28         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.690    14.345    SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_0
  -------------------------------------------------------------------
                         required time                         14.345    
                         arrival time                          -3.615    
  -------------------------------------------------------------------
                         slack                                 10.730    

Slack (MET) :             10.858ns  (required time - arrival time)
  Source:                 SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/FSM_sequential_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/ShiftReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             CLK_66M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (CLK_66M rise@15.000ns - CLK_66M rise@0.000ns)
  Data Path Delay:        3.536ns  (logic 0.484ns (13.689%)  route 3.052ns (86.311%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.248ns = ( 14.752 - 15.000 ) 
    Source Clock Delay      (SCD):    0.152ns
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Uncertainty:      0.043ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.049ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_66M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_6_MMCM_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          1.360     0.152    SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/CLK
    SLICE_X41Y139                                                     r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/FSM_sequential_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y139        FDRE (Prop_fdre_C_Q)         0.379     0.531 r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/FSM_sequential_CurrentState_reg[1]/Q
                         net (fo=8, routed)           0.591     1.122    SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/CurrentState[1]
    SLICE_X44Y139        LUT3 (Prop_lut3_I2_O)        0.105     1.227 r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/ShiftReg[7]_i_1/O
                         net (fo=9, routed)           2.461     3.688    SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/SpiSclkPre
    ILOGIC_X0Y97         FDRE                                         r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/ShiftReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_66M rise edge)   15.000    15.000 r  
    D18                                               0.000    15.000 r  EXTCLK50M
                         net (fo=0)                   0.000    15.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    16.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    17.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    11.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858    11.895    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    11.968 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           1.373    13.341    ClockManager_0/MMCM_0/n_6_MMCM_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.077    13.418 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          1.334    14.752    SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/CLK
    ILOGIC_X0Y97                                                      r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/ShiftReg_reg[0]/C
                         clock pessimism              0.373    15.125    
                         clock uncertainty           -0.043    15.082    
    ILOGIC_X0Y97         FDRE (Setup_fdre_C_CE)      -0.536    14.546    SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/ShiftReg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.546    
                         arrival time                          -3.688    
  -------------------------------------------------------------------
                         slack                                 10.858    

Slack (MET) :             10.904ns  (required time - arrival time)
  Source:                 SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/FSM_sequential_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/SPI_SCLK_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             CLK_66M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (CLK_66M rise@15.000ns - CLK_66M rise@0.000ns)
  Data Path Delay:        3.319ns  (logic 0.484ns (14.583%)  route 2.835ns (85.417%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.248ns = ( 14.752 - 15.000 ) 
    Source Clock Delay      (SCD):    0.152ns
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Uncertainty:      0.043ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.049ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_66M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_6_MMCM_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          1.360     0.152    SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/CLK
    SLICE_X41Y139                                                     r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/FSM_sequential_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y139        FDRE (Prop_fdre_C_Q)         0.379     0.531 r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/FSM_sequential_CurrentState_reg[1]/Q
                         net (fo=8, routed)           0.591     1.122    SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/CurrentState[1]
    SLICE_X44Y139        LUT3 (Prop_lut3_I2_O)        0.105     1.227 r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/ShiftReg[7]_i_1/O
                         net (fo=9, routed)           2.244     3.471    SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/SpiSclkPre
    OLOGIC_X0Y96         FDRE                                         r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/SPI_SCLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_66M rise edge)   15.000    15.000 r  
    D18                                               0.000    15.000 r  EXTCLK50M
                         net (fo=0)                   0.000    15.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    16.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    17.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    11.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858    11.895    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    11.968 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           1.373    13.341    ClockManager_0/MMCM_0/n_6_MMCM_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.077    13.418 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          1.334    14.752    SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/CLK
    OLOGIC_X0Y96                                                      r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/SPI_SCLK_reg/C
                         clock pessimism              0.373    15.125    
                         clock uncertainty           -0.043    15.082    
    OLOGIC_X0Y96         FDRE (Setup_fdre_C_D)       -0.707    14.375    SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/SPI_SCLK_reg
  -------------------------------------------------------------------
                         required time                         14.375    
                         arrival time                          -3.471    
  -------------------------------------------------------------------
                         slack                                 10.904    

Slack (MET) :             11.205ns  (required time - arrival time)
  Source:                 SPI_FLASH_Programmer_0/SPI_CommandSender_0/CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            SPI_FLASH_Programmer_0/WriteBuf/RamData_reg/REGCEB
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             CLK_66M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (CLK_66M rise@15.000ns - CLK_66M rise@0.000ns)
  Data Path Delay:        3.567ns  (logic 0.538ns (15.082%)  route 3.029ns (84.918%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.134ns = ( 14.866 - 15.000 ) 
    Source Clock Delay      (SCD):    0.143ns
    Clock Pessimism Removal (CPR):    0.379ns
  Clock Uncertainty:      0.043ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.049ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_66M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_6_MMCM_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          1.351     0.143    SPI_FLASH_Programmer_0/SPI_CommandSender_0/CLK
    SLICE_X56Y141                                                     r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y141        FDRE (Prop_fdre_C_Q)         0.433     0.576 f  SPI_FLASH_Programmer_0/SPI_CommandSender_0/CurrentState_reg[1]/Q
                         net (fo=9, routed)           1.177     1.753    SPI_FLASH_Programmer_0/SPI_CommandSender_0/Q[1]
    SLICE_X45Y141        LUT2 (Prop_lut2_I1_O)        0.105     1.858 r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/RamData_reg_i_2__9/O
                         net (fo=10, routed)          1.852     3.710    SPI_FLASH_Programmer_0/WriteBuf/E[0]
    RAMB18_X0Y64         RAMB18E1                                     r  SPI_FLASH_Programmer_0/WriteBuf/RamData_reg/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock CLK_66M rise edge)   15.000    15.000 r  
    D18                                               0.000    15.000 r  EXTCLK50M
                         net (fo=0)                   0.000    15.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    16.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    17.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    11.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858    11.895    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    11.968 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           1.373    13.341    ClockManager_0/MMCM_0/n_6_MMCM_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.077    13.418 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          1.448    14.866    SPI_FLASH_Programmer_0/WriteBuf/CLK
    RAMB18_X0Y64                                                      r  SPI_FLASH_Programmer_0/WriteBuf/RamData_reg/CLKBWRCLK
                         clock pessimism              0.379    15.246    
                         clock uncertainty           -0.043    15.203    
    RAMB18_X0Y64         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_REGCEB)
                                                     -0.287    14.916    SPI_FLASH_Programmer_0/WriteBuf/RamData_reg
  -------------------------------------------------------------------
                         required time                         14.916    
                         arrival time                          -3.710    
  -------------------------------------------------------------------
                         slack                                 11.205    

Slack (MET) :             11.218ns  (required time - arrival time)
  Source:                 SPI_FLASH_Programmer_0/SPI_CommandSender_0/CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_RADDR_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             CLK_66M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (CLK_66M rise@15.000ns - CLK_66M rise@0.000ns)
  Data Path Delay:        3.386ns  (logic 0.538ns (15.889%)  route 2.848ns (84.111%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.167ns = ( 14.833 - 15.000 ) 
    Source Clock Delay      (SCD):    0.143ns
    Clock Pessimism Removal (CPR):    0.379ns
  Clock Uncertainty:      0.043ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.049ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_66M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_6_MMCM_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          1.351     0.143    SPI_FLASH_Programmer_0/SPI_CommandSender_0/CLK
    SLICE_X56Y141                                                     r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y141        FDRE (Prop_fdre_C_Q)         0.433     0.576 f  SPI_FLASH_Programmer_0/SPI_CommandSender_0/CurrentState_reg[1]/Q
                         net (fo=9, routed)           1.047     1.623    SPI_FLASH_Programmer_0/SPI_CommandSender_0/Q[1]
    SLICE_X46Y137        LUT2 (Prop_lut2_I1_O)        0.105     1.728 r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_SS_N_i_1/O
                         net (fo=23, routed)          1.801     3.529    SPI_FLASH_Programmer_0/SPI_CommandSender_0/WaddrCountClear
    SLICE_X8Y160         FDRE                                         r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_RADDR_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_66M rise edge)   15.000    15.000 r  
    D18                                               0.000    15.000 r  EXTCLK50M
                         net (fo=0)                   0.000    15.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    16.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    17.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    11.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858    11.895    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    11.968 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           1.373    13.341    ClockManager_0/MMCM_0/n_6_MMCM_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.077    13.418 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          1.415    14.833    SPI_FLASH_Programmer_0/SPI_CommandSender_0/CLK
    SLICE_X8Y160                                                      r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_RADDR_reg[5]/C
                         clock pessimism              0.379    15.213    
                         clock uncertainty           -0.043    15.170    
    SLICE_X8Y160         FDRE (Setup_fdre_C_R)       -0.423    14.747    SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_RADDR_reg[5]
  -------------------------------------------------------------------
                         required time                         14.747    
                         arrival time                          -3.529    
  -------------------------------------------------------------------
                         slack                                 11.218    

Slack (MET) :             11.289ns  (required time - arrival time)
  Source:                 SPI_FLASH_Programmer_0/SPI_CommandSender_0/CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_RADDR_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             CLK_66M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (CLK_66M rise@15.000ns - CLK_66M rise@0.000ns)
  Data Path Delay:        3.386ns  (logic 0.538ns (15.889%)  route 2.848ns (84.111%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.167ns = ( 14.833 - 15.000 ) 
    Source Clock Delay      (SCD):    0.143ns
    Clock Pessimism Removal (CPR):    0.379ns
  Clock Uncertainty:      0.043ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.049ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_66M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_6_MMCM_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          1.351     0.143    SPI_FLASH_Programmer_0/SPI_CommandSender_0/CLK
    SLICE_X56Y141                                                     r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y141        FDRE (Prop_fdre_C_Q)         0.433     0.576 f  SPI_FLASH_Programmer_0/SPI_CommandSender_0/CurrentState_reg[1]/Q
                         net (fo=9, routed)           1.047     1.623    SPI_FLASH_Programmer_0/SPI_CommandSender_0/Q[1]
    SLICE_X46Y137        LUT2 (Prop_lut2_I1_O)        0.105     1.728 r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_SS_N_i_1/O
                         net (fo=23, routed)          1.801     3.529    SPI_FLASH_Programmer_0/SPI_CommandSender_0/WaddrCountClear
    SLICE_X9Y160         FDRE                                         r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_RADDR_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_66M rise edge)   15.000    15.000 r  
    D18                                               0.000    15.000 r  EXTCLK50M
                         net (fo=0)                   0.000    15.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    16.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    17.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    11.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858    11.895    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    11.968 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           1.373    13.341    ClockManager_0/MMCM_0/n_6_MMCM_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.077    13.418 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          1.415    14.833    SPI_FLASH_Programmer_0/SPI_CommandSender_0/CLK
    SLICE_X9Y160                                                      r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_RADDR_reg[1]/C
                         clock pessimism              0.379    15.213    
                         clock uncertainty           -0.043    15.170    
    SLICE_X9Y160         FDRE (Setup_fdre_C_R)       -0.352    14.818    SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_RADDR_reg[1]
  -------------------------------------------------------------------
                         required time                         14.818    
                         arrival time                          -3.529    
  -------------------------------------------------------------------
                         slack                                 11.289    

Slack (MET) :             11.289ns  (required time - arrival time)
  Source:                 SPI_FLASH_Programmer_0/SPI_CommandSender_0/CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_RADDR_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             CLK_66M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (CLK_66M rise@15.000ns - CLK_66M rise@0.000ns)
  Data Path Delay:        3.386ns  (logic 0.538ns (15.889%)  route 2.848ns (84.111%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.167ns = ( 14.833 - 15.000 ) 
    Source Clock Delay      (SCD):    0.143ns
    Clock Pessimism Removal (CPR):    0.379ns
  Clock Uncertainty:      0.043ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.049ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_66M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_6_MMCM_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          1.351     0.143    SPI_FLASH_Programmer_0/SPI_CommandSender_0/CLK
    SLICE_X56Y141                                                     r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y141        FDRE (Prop_fdre_C_Q)         0.433     0.576 f  SPI_FLASH_Programmer_0/SPI_CommandSender_0/CurrentState_reg[1]/Q
                         net (fo=9, routed)           1.047     1.623    SPI_FLASH_Programmer_0/SPI_CommandSender_0/Q[1]
    SLICE_X46Y137        LUT2 (Prop_lut2_I1_O)        0.105     1.728 r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_SS_N_i_1/O
                         net (fo=23, routed)          1.801     3.529    SPI_FLASH_Programmer_0/SPI_CommandSender_0/WaddrCountClear
    SLICE_X9Y160         FDRE                                         r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_RADDR_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_66M rise edge)   15.000    15.000 r  
    D18                                               0.000    15.000 r  EXTCLK50M
                         net (fo=0)                   0.000    15.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    16.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    17.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    11.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858    11.895    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    11.968 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           1.373    13.341    ClockManager_0/MMCM_0/n_6_MMCM_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.077    13.418 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          1.415    14.833    SPI_FLASH_Programmer_0/SPI_CommandSender_0/CLK
    SLICE_X9Y160                                                      r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_RADDR_reg[2]/C
                         clock pessimism              0.379    15.213    
                         clock uncertainty           -0.043    15.170    
    SLICE_X9Y160         FDRE (Setup_fdre_C_R)       -0.352    14.818    SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_RADDR_reg[2]
  -------------------------------------------------------------------
                         required time                         14.818    
                         arrival time                          -3.529    
  -------------------------------------------------------------------
                         slack                                 11.289    

Slack (MET) :             11.316ns  (required time - arrival time)
  Source:                 SPI_FLASH_Programmer_0/SPI_CommandSender_0/CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_RADDR_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             CLK_66M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (CLK_66M rise@15.000ns - CLK_66M rise@0.000ns)
  Data Path Delay:        3.574ns  (logic 0.538ns (15.052%)  route 3.036ns (84.948%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.167ns = ( 14.833 - 15.000 ) 
    Source Clock Delay      (SCD):    0.143ns
    Clock Pessimism Removal (CPR):    0.379ns
  Clock Uncertainty:      0.043ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.049ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_66M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_6_MMCM_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          1.351     0.143    SPI_FLASH_Programmer_0/SPI_CommandSender_0/CLK
    SLICE_X56Y141                                                     r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y141        FDRE (Prop_fdre_C_Q)         0.433     0.576 f  SPI_FLASH_Programmer_0/SPI_CommandSender_0/CurrentState_reg[1]/Q
                         net (fo=9, routed)           1.177     1.753    SPI_FLASH_Programmer_0/SPI_CommandSender_0/Q[1]
    SLICE_X45Y141        LUT2 (Prop_lut2_I1_O)        0.105     1.858 r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/RamData_reg_i_2__9/O
                         net (fo=10, routed)          1.860     3.717    SPI_FLASH_Programmer_0/SPI_CommandSender_0/E[0]
    SLICE_X8Y160         FDRE                                         r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_RADDR_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_66M rise edge)   15.000    15.000 r  
    D18                                               0.000    15.000 r  EXTCLK50M
                         net (fo=0)                   0.000    15.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    16.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    17.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    11.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858    11.895    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    11.968 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           1.373    13.341    ClockManager_0/MMCM_0/n_6_MMCM_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.077    13.418 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          1.415    14.833    SPI_FLASH_Programmer_0/SPI_CommandSender_0/CLK
    SLICE_X8Y160                                                      r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_RADDR_reg[5]/C
                         clock pessimism              0.379    15.213    
                         clock uncertainty           -0.043    15.170    
    SLICE_X8Y160         FDRE (Setup_fdre_C_CE)      -0.136    15.034    SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_RADDR_reg[5]
  -------------------------------------------------------------------
                         required time                         15.034    
                         arrival time                          -3.717    
  -------------------------------------------------------------------
                         slack                                 11.316    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_WADDR_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_1/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             CLK_66M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_66M rise@0.000ns - CLK_66M rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.164ns (50.185%)  route 0.163ns (49.815%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.496ns
    Source Clock Delay      (SCD):    -0.328ns
    Clock Pessimism Removal (CPR):    -0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_66M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_6_MMCM_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          0.558    -0.328    SPI_FLASH_Programmer_0/SPI_CommandSender_0/CLK
    SLICE_X62Y136                                                     r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_WADDR_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y136        FDRE (Prop_fdre_C_Q)         0.164    -0.164 r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_WADDR_reg[6]/Q
                         net (fo=3, routed)           0.163    -0.001    SPI_FLASH_Programmer_0/ReadBuf/out[6]
    RAMB36_X1Y27         RAMB36E1                                     r  SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_1/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_66M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_6_MMCM_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          0.869    -0.496    SPI_FLASH_Programmer_0/ReadBuf/CLK
    RAMB36_X1Y27                                                      r  SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_1/CLKARDCLK
                         clock pessimism              0.225    -0.271    
    RAMB36_X1Y27         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.088    SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_1
  -------------------------------------------------------------------
                         required time                          0.088    
                         arrival time                          -0.001    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_WADDR_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_1/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             CLK_66M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_66M rise@0.000ns - CLK_66M rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.164ns (50.059%)  route 0.164ns (49.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.496ns
    Source Clock Delay      (SCD):    -0.327ns
    Clock Pessimism Removal (CPR):    -0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_66M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_6_MMCM_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          0.559    -0.327    SPI_FLASH_Programmer_0/SPI_CommandSender_0/CLK
    SLICE_X62Y137                                                     r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_WADDR_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y137        FDRE (Prop_fdre_C_Q)         0.164    -0.163 r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_WADDR_reg[11]/Q
                         net (fo=3, routed)           0.164     0.001    SPI_FLASH_Programmer_0/ReadBuf/out[11]
    RAMB36_X1Y27         RAMB36E1                                     r  SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_1/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_66M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_6_MMCM_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          0.869    -0.496    SPI_FLASH_Programmer_0/ReadBuf/CLK
    RAMB36_X1Y27                                                      r  SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_1/CLKARDCLK
                         clock pessimism              0.225    -0.271    
    RAMB36_X1Y27         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183    -0.088    SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_1
  -------------------------------------------------------------------
                         required time                          0.088    
                         arrival time                           0.001    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_RADDR_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            SPI_FLASH_Programmer_0/WriteBuf/RamData_reg/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             CLK_66M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_66M rise@0.000ns - CLK_66M rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.589%)  route 0.234ns (62.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.403ns
    Source Clock Delay      (SCD):    -0.236ns
    Clock Pessimism Removal (CPR):    -0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_66M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_6_MMCM_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          0.649    -0.236    SPI_FLASH_Programmer_0/SPI_CommandSender_0/CLK
    SLICE_X9Y160                                                      r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_RADDR_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y160         FDRE (Prop_fdre_C_Q)         0.141    -0.095 r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_RADDR_reg[1]/Q
                         net (fo=7, routed)           0.234     0.139    SPI_FLASH_Programmer_0/WriteBuf/O4[1]
    RAMB18_X0Y64         RAMB18E1                                     r  SPI_FLASH_Programmer_0/WriteBuf/RamData_reg/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_66M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_6_MMCM_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          0.963    -0.403    SPI_FLASH_Programmer_0/WriteBuf/CLK
    RAMB18_X0Y64                                                      r  SPI_FLASH_Programmer_0/WriteBuf/RamData_reg/CLKBWRCLK
                         clock pessimism              0.221    -0.182    
    RAMB18_X0Y64         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     0.001    SPI_FLASH_Programmer_0/WriteBuf/RamData_reg
  -------------------------------------------------------------------
                         required time                         -0.001    
                         arrival time                           0.139    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_WADDR_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_1/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             CLK_66M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_66M rise@0.000ns - CLK_66M rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.164ns (43.085%)  route 0.217ns (56.915%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.496ns
    Source Clock Delay      (SCD):    -0.327ns
    Clock Pessimism Removal (CPR):    -0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_66M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_6_MMCM_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          0.559    -0.327    SPI_FLASH_Programmer_0/SPI_CommandSender_0/CLK
    SLICE_X62Y137                                                     r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_WADDR_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y137        FDRE (Prop_fdre_C_Q)         0.164    -0.163 r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_WADDR_reg[10]/Q
                         net (fo=3, routed)           0.217     0.054    SPI_FLASH_Programmer_0/ReadBuf/out[10]
    RAMB36_X1Y27         RAMB36E1                                     r  SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_1/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_66M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_6_MMCM_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          0.869    -0.496    SPI_FLASH_Programmer_0/ReadBuf/CLK
    RAMB36_X1Y27                                                      r  SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_1/CLKARDCLK
                         clock pessimism              0.225    -0.271    
    RAMB36_X1Y27         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    -0.088    SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_1
  -------------------------------------------------------------------
                         required time                          0.088    
                         arrival time                           0.054    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_WADDR_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_1/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             CLK_66M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_66M rise@0.000ns - CLK_66M rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.164ns (42.928%)  route 0.218ns (57.072%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.496ns
    Source Clock Delay      (SCD):    -0.328ns
    Clock Pessimism Removal (CPR):    -0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_66M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_6_MMCM_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          0.558    -0.328    SPI_FLASH_Programmer_0/SPI_CommandSender_0/CLK
    SLICE_X62Y135                                                     r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_WADDR_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y135        FDRE (Prop_fdre_C_Q)         0.164    -0.164 r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_WADDR_reg[2]/Q
                         net (fo=3, routed)           0.218     0.054    SPI_FLASH_Programmer_0/ReadBuf/out[2]
    RAMB36_X1Y27         RAMB36E1                                     r  SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_1/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_66M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_6_MMCM_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          0.869    -0.496    SPI_FLASH_Programmer_0/ReadBuf/CLK
    RAMB36_X1Y27                                                      r  SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_1/CLKARDCLK
                         clock pessimism              0.225    -0.271    
    RAMB36_X1Y27         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183    -0.088    SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_1
  -------------------------------------------------------------------
                         required time                          0.088    
                         arrival time                           0.054    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_WADDR_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_1/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             CLK_66M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_66M rise@0.000ns - CLK_66M rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.164ns (42.841%)  route 0.219ns (57.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.496ns
    Source Clock Delay      (SCD):    -0.328ns
    Clock Pessimism Removal (CPR):    -0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_66M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_6_MMCM_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          0.558    -0.328    SPI_FLASH_Programmer_0/SPI_CommandSender_0/CLK
    SLICE_X62Y135                                                     r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_WADDR_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y135        FDRE (Prop_fdre_C_Q)         0.164    -0.164 r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_WADDR_reg[0]/Q
                         net (fo=3, routed)           0.219     0.055    SPI_FLASH_Programmer_0/ReadBuf/out[0]
    RAMB36_X1Y27         RAMB36E1                                     r  SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_1/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_66M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_6_MMCM_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          0.869    -0.496    SPI_FLASH_Programmer_0/ReadBuf/CLK
    RAMB36_X1Y27                                                      r  SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_1/CLKARDCLK
                         clock pessimism              0.225    -0.271    
    RAMB36_X1Y27         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                      0.183    -0.088    SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_1
  -------------------------------------------------------------------
                         required time                          0.088    
                         arrival time                           0.055    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_WADDR_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_1/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             CLK_66M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_66M rise@0.000ns - CLK_66M rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.164ns (42.900%)  route 0.218ns (57.100%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.496ns
    Source Clock Delay      (SCD):    -0.327ns
    Clock Pessimism Removal (CPR):    -0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_66M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_6_MMCM_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          0.559    -0.327    SPI_FLASH_Programmer_0/SPI_CommandSender_0/CLK
    SLICE_X62Y137                                                     r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_WADDR_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y137        FDRE (Prop_fdre_C_Q)         0.164    -0.163 r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_WADDR_reg[9]/Q
                         net (fo=3, routed)           0.218     0.056    SPI_FLASH_Programmer_0/ReadBuf/out[9]
    RAMB36_X1Y27         RAMB36E1                                     r  SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_1/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_66M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_6_MMCM_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          0.869    -0.496    SPI_FLASH_Programmer_0/ReadBuf/CLK
    RAMB36_X1Y27                                                      r  SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_1/CLKARDCLK
                         clock pessimism              0.225    -0.271    
    RAMB36_X1Y27         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183    -0.088    SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_1
  -------------------------------------------------------------------
                         required time                          0.088    
                         arrival time                           0.056    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_WADDR_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_1/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             CLK_66M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_66M rise@0.000ns - CLK_66M rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.164ns (42.629%)  route 0.221ns (57.371%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.496ns
    Source Clock Delay      (SCD):    -0.328ns
    Clock Pessimism Removal (CPR):    -0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_66M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_6_MMCM_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          0.558    -0.328    SPI_FLASH_Programmer_0/SPI_CommandSender_0/CLK
    SLICE_X62Y136                                                     r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_WADDR_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y136        FDRE (Prop_fdre_C_Q)         0.164    -0.164 r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_WADDR_reg[4]/Q
                         net (fo=3, routed)           0.221     0.057    SPI_FLASH_Programmer_0/ReadBuf/out[4]
    RAMB36_X1Y27         RAMB36E1                                     r  SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_1/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_66M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_6_MMCM_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          0.869    -0.496    SPI_FLASH_Programmer_0/ReadBuf/CLK
    RAMB36_X1Y27                                                      r  SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_1/CLKARDCLK
                         clock pessimism              0.225    -0.271    
    RAMB36_X1Y27         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    -0.088    SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_1
  -------------------------------------------------------------------
                         required time                          0.088    
                         arrival time                           0.057    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_RADDR_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            SPI_FLASH_Programmer_0/WriteBuf/RamData_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             CLK_66M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_66M rise@0.000ns - CLK_66M rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.164ns (42.411%)  route 0.223ns (57.589%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.403ns
    Source Clock Delay      (SCD):    -0.235ns
    Clock Pessimism Removal (CPR):    -0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_66M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_6_MMCM_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          0.650    -0.235    SPI_FLASH_Programmer_0/SPI_CommandSender_0/CLK
    SLICE_X8Y159                                                      r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_RADDR_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y159         FDRE (Prop_fdre_C_Q)         0.164    -0.071 r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_RADDR_reg[6]/Q
                         net (fo=4, routed)           0.223     0.151    SPI_FLASH_Programmer_0/WriteBuf/O4[6]
    RAMB18_X0Y64         RAMB18E1                                     r  SPI_FLASH_Programmer_0/WriteBuf/RamData_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_66M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_6_MMCM_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          0.963    -0.403    SPI_FLASH_Programmer_0/WriteBuf/CLK
    RAMB18_X0Y64                                                      r  SPI_FLASH_Programmer_0/WriteBuf/RamData_reg/CLKBWRCLK
                         clock pessimism              0.221    -0.182    
    RAMB18_X0Y64         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     0.001    SPI_FLASH_Programmer_0/WriteBuf/RamData_reg
  -------------------------------------------------------------------
                         required time                         -0.001    
                         arrival time                           0.151    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 SPI_FLASH_Programmer_0/SPI_CommandSender_0/CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            SPI_FLASH_Programmer_0/SPI_CommandSender_0/CurrentState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             CLK_66M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_66M rise@0.000ns - CLK_66M rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.209ns (40.635%)  route 0.305ns (59.365%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.538ns
    Source Clock Delay      (SCD):    -0.328ns
    Clock Pessimism Removal (CPR):    -0.475ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_66M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_6_MMCM_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          0.558    -0.328    SPI_FLASH_Programmer_0/SPI_CommandSender_0/CLK
    SLICE_X56Y141                                                     r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y141        FDRE (Prop_fdre_C_Q)         0.164    -0.164 r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/CurrentState_reg[1]/Q
                         net (fo=9, routed)           0.305     0.142    SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/Q[1]
    SLICE_X45Y137        LUT6 (Prop_lut6_I0_O)        0.045     0.187 r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/CurrentState[0]_i_1__8/O
                         net (fo=1, routed)           0.000     0.187    SPI_FLASH_Programmer_0/SPI_CommandSender_0/NextState[0]
    SLICE_X45Y137        FDRE                                         r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/CurrentState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_66M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_6_MMCM_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          0.827    -0.538    SPI_FLASH_Programmer_0/SPI_CommandSender_0/CLK
    SLICE_X45Y137                                                     r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/CurrentState_reg[0]/C
                         clock pessimism              0.475    -0.063    
    SLICE_X45Y137        FDRE (Hold_fdre_C_D)         0.091     0.028    SPI_FLASH_Programmer_0/SPI_CommandSender_0/CurrentState_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.028    
                         arrival time                           0.187    
  -------------------------------------------------------------------
                         slack                                  0.159    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_66M
Waveform:           { 0 7.5 }
Period:             15.000
Sources:            { ClockManager_0/MMCM_0/MMCM_1/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170     15.000  12.830   RAMB36_X1Y28     SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170     15.000  12.830   RAMB36_X1Y27     SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170     15.000  12.830   RAMB18_X0Y64     SPI_FLASH_Programmer_0/WriteBuf/RamData_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592     15.000  13.408   BUFGCTRL_X0Y22   ClockManager_0/MMCM_0/BUFG_CLK_66M/I
Min Period        n/a     FDRE/C              n/a            1.474     15.000  13.526   OLOGIC_X0Y98     SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/SPI_MOSI_reg/C
Min Period        n/a     FDRE/C              n/a            1.474     15.000  13.526   OLOGIC_X0Y96     SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/SPI_SCLK_reg/C
Min Period        n/a     FDRE/C              n/a            1.474     15.000  13.526   ILOGIC_X0Y97     SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/ShiftReg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.474     15.000  13.526   OLOGIC_X0Y88     SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_SS_N_reg/C
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249     15.000  13.751   MMCME2_ADV_X0Y2  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000     15.000  14.000   SLICE_X45Y137    SPI_FLASH_Programmer_0/SPI_CommandSender_0/CurrentState_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360   15.000  198.360  MMCME2_ADV_X0Y2  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
Low Pulse Width   Slow    FDCE/C              n/a            0.500     7.500   7.000    SLICE_X45Y132    SPI_FLASH_Programmer_0/SynchronizerNbit_Length/Synchronizer1bit[7].Synchronizer_0/DoubleFFSynchronizerFF1/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500     7.500   7.000    SLICE_X45Y137    SPI_FLASH_Programmer_0/SPI_CommandSender_0/CurrentState_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500     7.500   7.000    SLICE_X45Y137    SPI_FLASH_Programmer_0/SPI_CommandSender_0/CurrentState_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500     7.500   7.000    SLICE_X56Y141    SPI_FLASH_Programmer_0/SPI_CommandSender_0/CurrentState_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500     7.500   7.000    SLICE_X56Y141    SPI_FLASH_Programmer_0/SPI_CommandSender_0/CurrentState_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500     7.500   7.000    SLICE_X46Y134    SPI_FLASH_Programmer_0/SPI_CommandSender_0/LengthReg_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500     7.500   7.000    SLICE_X46Y134    SPI_FLASH_Programmer_0/SPI_CommandSender_0/LengthReg_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500     7.500   7.000    SLICE_X46Y136    SPI_FLASH_Programmer_0/SPI_CommandSender_0/LengthReg_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500     7.500   7.000    SLICE_X46Y136    SPI_FLASH_Programmer_0/SPI_CommandSender_0/LengthReg_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500     7.500   7.000    SLICE_X46Y137    SPI_FLASH_Programmer_0/SPI_CommandSender_0/LengthReg_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500     7.500   7.000    SLICE_X45Y137    SPI_FLASH_Programmer_0/SPI_CommandSender_0/CurrentState_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500     7.500   7.000    SLICE_X56Y141    SPI_FLASH_Programmer_0/SPI_CommandSender_0/CurrentState_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500     7.500   7.000    SLICE_X46Y134    SPI_FLASH_Programmer_0/SPI_CommandSender_0/LengthReg_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500     7.500   7.000    SLICE_X46Y136    SPI_FLASH_Programmer_0/SPI_CommandSender_0/LengthReg_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500     7.500   7.000    SLICE_X46Y136    SPI_FLASH_Programmer_0/SPI_CommandSender_0/LengthReg_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500     7.500   7.000    SLICE_X46Y137    SPI_FLASH_Programmer_0/SPI_CommandSender_0/LengthReg_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500     7.500   7.000    SLICE_X46Y134    SPI_FLASH_Programmer_0/SPI_CommandSender_0/LengthReg_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500     7.500   7.000    SLICE_X46Y134    SPI_FLASH_Programmer_0/SPI_CommandSender_0/LengthReg_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500     7.500   7.000    SLICE_X46Y134    SPI_FLASH_Programmer_0/SPI_CommandSender_0/LengthReg_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500     7.500   7.000    SLICE_X46Y135    SPI_FLASH_Programmer_0/SPI_CommandSender_0/LengthReg_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLK_6M
  To Clock:  CLK_6M

Setup :            0  Failing Endpoints,  Worst Slack      159.214ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.162ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       46.693ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             159.214ns  (required time - arrival time)
  Source:                 ADC_0/ADC_Core_HG1/FSM_sequential_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            ADC_0/ADC_EventBuffer_HG1/DualPortRam_1/RamData_reg/WEBWE[2]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             CLK_6M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.667ns  (CLK_6M rise@166.667ns - CLK_6M rise@0.000ns)
  Data Path Delay:        6.910ns  (logic 0.694ns (10.044%)  route 6.216ns (89.956%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.293ns = ( 166.374 - 166.667 ) 
    Source Clock Delay      (SCD):    0.161ns
    Clock Pessimism Removal (CPR):    0.439ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.075ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.369     0.161    ADC_0/ADC_Core_HG1/CLK
    SLICE_X13Y139                                                     r  ADC_0/ADC_Core_HG1/FSM_sequential_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y139        FDCE (Prop_fdce_C_Q)         0.379     0.540 r  ADC_0/ADC_Core_HG1/FSM_sequential_CurrentState_reg[1]/Q
                         net (fo=55, routed)          2.718     3.258    ADC_0/ADC_Core_HG1/CurrentState[1]
    SLICE_X4Y131         LUT4 (Prop_lut4_I3_O)        0.105     3.363 r  ADC_0/ADC_Core_HG1/RamData_reg_i_33/O
                         net (fo=13, routed)          1.077     4.439    ADC_0/ADC_Core_HG1/PedestalSuppressionRam/WriteDataSize
    SLICE_X10Y134        LUT6 (Prop_lut6_I1_O)        0.105     4.544 r  ADC_0/ADC_Core_HG1/PedestalSuppressionRam/RamData_reg_i_36__3/O
                         net (fo=3, routed)           1.369     5.913    ADC_0/ADC_Core_HG1/PedestalSuppressionRam/n_0_RamData_reg_i_36__3
    SLICE_X8Y130         LUT4 (Prop_lut4_I1_O)        0.105     6.018 r  ADC_0/ADC_Core_HG1/PedestalSuppressionRam/RamData_reg_i_32__6/O
                         net (fo=4, routed)           1.053     7.071    ADC_0/ADC_EventBuffer_HG1/DualPortRam_1/WEBWE[0]
    RAMB18_X0Y49         RAMB18E1                                     r  ADC_0/ADC_EventBuffer_HG1/DualPortRam_1/RamData_reg/WEBWE[2]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)   166.667   166.667 r  
    D18                                               0.000   166.667 r  EXTCLK50M
                         net (fo=0)                   0.000   166.667    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   168.065 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   169.069    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   162.704 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   163.562    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073   163.635 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.373   165.008    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.077   165.085 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.289   166.374    ADC_0/ADC_EventBuffer_HG1/DualPortRam_1/CLK
    RAMB18_X0Y49                                                      r  ADC_0/ADC_EventBuffer_HG1/DualPortRam_1/RamData_reg/CLKBWRCLK
                         clock pessimism              0.439   166.812    
                         clock uncertainty           -0.052   166.761    
    RAMB18_X0Y49         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[2])
                                                     -0.476   166.285    ADC_0/ADC_EventBuffer_HG1/DualPortRam_1/RamData_reg
  -------------------------------------------------------------------
                         required time                        166.285    
                         arrival time                          -7.071    
  -------------------------------------------------------------------
                         slack                                159.214    

Slack (MET) :             159.276ns  (required time - arrival time)
  Source:                 ADC_0/ADC_Core_HG1/FSM_sequential_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            ADC_0/ADC_EventBuffer_HG1/DualPortRam_1/RamData_reg/WEBWE[0]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             CLK_6M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.667ns  (CLK_6M rise@166.667ns - CLK_6M rise@0.000ns)
  Data Path Delay:        6.847ns  (logic 0.694ns (10.135%)  route 6.153ns (89.865%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.293ns = ( 166.374 - 166.667 ) 
    Source Clock Delay      (SCD):    0.161ns
    Clock Pessimism Removal (CPR):    0.439ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.075ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.369     0.161    ADC_0/ADC_Core_HG1/CLK
    SLICE_X13Y139                                                     r  ADC_0/ADC_Core_HG1/FSM_sequential_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y139        FDCE (Prop_fdce_C_Q)         0.379     0.540 r  ADC_0/ADC_Core_HG1/FSM_sequential_CurrentState_reg[1]/Q
                         net (fo=55, routed)          2.718     3.258    ADC_0/ADC_Core_HG1/CurrentState[1]
    SLICE_X4Y131         LUT4 (Prop_lut4_I3_O)        0.105     3.363 r  ADC_0/ADC_Core_HG1/RamData_reg_i_33/O
                         net (fo=13, routed)          1.077     4.439    ADC_0/ADC_Core_HG1/PedestalSuppressionRam/WriteDataSize
    SLICE_X10Y134        LUT6 (Prop_lut6_I1_O)        0.105     4.544 r  ADC_0/ADC_Core_HG1/PedestalSuppressionRam/RamData_reg_i_36__3/O
                         net (fo=3, routed)           1.369     5.913    ADC_0/ADC_Core_HG1/PedestalSuppressionRam/n_0_RamData_reg_i_36__3
    SLICE_X8Y130         LUT4 (Prop_lut4_I1_O)        0.105     6.018 r  ADC_0/ADC_Core_HG1/PedestalSuppressionRam/RamData_reg_i_32__6/O
                         net (fo=4, routed)           0.990     7.008    ADC_0/ADC_EventBuffer_HG1/DualPortRam_1/WEBWE[0]
    RAMB18_X0Y49         RAMB18E1                                     r  ADC_0/ADC_EventBuffer_HG1/DualPortRam_1/RamData_reg/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)   166.667   166.667 r  
    D18                                               0.000   166.667 r  EXTCLK50M
                         net (fo=0)                   0.000   166.667    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   168.065 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   169.069    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   162.704 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   163.562    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073   163.635 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.373   165.008    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.077   165.085 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.289   166.374    ADC_0/ADC_EventBuffer_HG1/DualPortRam_1/CLK
    RAMB18_X0Y49                                                      r  ADC_0/ADC_EventBuffer_HG1/DualPortRam_1/RamData_reg/CLKBWRCLK
                         clock pessimism              0.439   166.812    
                         clock uncertainty           -0.052   166.761    
    RAMB18_X0Y49         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[0])
                                                     -0.476   166.285    ADC_0/ADC_EventBuffer_HG1/DualPortRam_1/RamData_reg
  -------------------------------------------------------------------
                         required time                        166.285    
                         arrival time                          -7.008    
  -------------------------------------------------------------------
                         slack                                159.276    

Slack (MET) :             159.408ns  (required time - arrival time)
  Source:                 ADC_0/ADC_Core_HG1/FSM_sequential_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            ADC_0/ADC_EventBuffer_HG1/DualPortRam_0/RamData_reg/WEBWE[3]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             CLK_6M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.667ns  (CLK_6M rise@166.667ns - CLK_6M rise@0.000ns)
  Data Path Delay:        6.716ns  (logic 0.694ns (10.334%)  route 6.022ns (89.666%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.293ns = ( 166.374 - 166.667 ) 
    Source Clock Delay      (SCD):    0.161ns
    Clock Pessimism Removal (CPR):    0.439ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.075ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.369     0.161    ADC_0/ADC_Core_HG1/CLK
    SLICE_X13Y139                                                     r  ADC_0/ADC_Core_HG1/FSM_sequential_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y139        FDCE (Prop_fdce_C_Q)         0.379     0.540 r  ADC_0/ADC_Core_HG1/FSM_sequential_CurrentState_reg[1]/Q
                         net (fo=55, routed)          2.718     3.258    ADC_0/ADC_Core_HG1/CurrentState[1]
    SLICE_X4Y131         LUT4 (Prop_lut4_I3_O)        0.105     3.363 r  ADC_0/ADC_Core_HG1/RamData_reg_i_33/O
                         net (fo=13, routed)          1.077     4.439    ADC_0/ADC_Core_HG1/PedestalSuppressionRam/WriteDataSize
    SLICE_X10Y134        LUT6 (Prop_lut6_I1_O)        0.105     4.544 r  ADC_0/ADC_Core_HG1/PedestalSuppressionRam/RamData_reg_i_36__3/O
                         net (fo=3, routed)           1.363     5.907    ADC_0/ADC_Core_HG1/PedestalSuppressionRam/n_0_RamData_reg_i_36__3
    SLICE_X8Y130         LUT4 (Prop_lut4_I1_O)        0.105     6.012 r  ADC_0/ADC_Core_HG1/PedestalSuppressionRam/RamData_reg_i_32__7/O
                         net (fo=4, routed)           0.865     6.877    ADC_0/ADC_EventBuffer_HG1/DualPortRam_0/O2[0]
    RAMB18_X0Y48         RAMB18E1                                     r  ADC_0/ADC_EventBuffer_HG1/DualPortRam_0/RamData_reg/WEBWE[3]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)   166.667   166.667 r  
    D18                                               0.000   166.667 r  EXTCLK50M
                         net (fo=0)                   0.000   166.667    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   168.065 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   169.069    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   162.704 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   163.562    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073   163.635 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.373   165.008    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.077   165.085 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.289   166.374    ADC_0/ADC_EventBuffer_HG1/DualPortRam_0/CLK
    RAMB18_X0Y48                                                      r  ADC_0/ADC_EventBuffer_HG1/DualPortRam_0/RamData_reg/CLKBWRCLK
                         clock pessimism              0.439   166.812    
                         clock uncertainty           -0.052   166.761    
    RAMB18_X0Y48         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[3])
                                                     -0.476   166.285    ADC_0/ADC_EventBuffer_HG1/DualPortRam_0/RamData_reg
  -------------------------------------------------------------------
                         required time                        166.285    
                         arrival time                          -6.877    
  -------------------------------------------------------------------
                         slack                                159.408    

Slack (MET) :             159.509ns  (required time - arrival time)
  Source:                 ADC_0/ADC_Core_HG1/FSM_sequential_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            ADC_0/ADC_EventBuffer_HG1/DualPortRam_1/RamData_reg/WEBWE[1]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             CLK_6M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.667ns  (CLK_6M rise@166.667ns - CLK_6M rise@0.000ns)
  Data Path Delay:        6.615ns  (logic 0.694ns (10.492%)  route 5.921ns (89.508%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.293ns = ( 166.374 - 166.667 ) 
    Source Clock Delay      (SCD):    0.161ns
    Clock Pessimism Removal (CPR):    0.439ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.075ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.369     0.161    ADC_0/ADC_Core_HG1/CLK
    SLICE_X13Y139                                                     r  ADC_0/ADC_Core_HG1/FSM_sequential_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y139        FDCE (Prop_fdce_C_Q)         0.379     0.540 r  ADC_0/ADC_Core_HG1/FSM_sequential_CurrentState_reg[1]/Q
                         net (fo=55, routed)          2.718     3.258    ADC_0/ADC_Core_HG1/CurrentState[1]
    SLICE_X4Y131         LUT4 (Prop_lut4_I3_O)        0.105     3.363 r  ADC_0/ADC_Core_HG1/RamData_reg_i_33/O
                         net (fo=13, routed)          1.077     4.439    ADC_0/ADC_Core_HG1/PedestalSuppressionRam/WriteDataSize
    SLICE_X10Y134        LUT6 (Prop_lut6_I1_O)        0.105     4.544 r  ADC_0/ADC_Core_HG1/PedestalSuppressionRam/RamData_reg_i_36__3/O
                         net (fo=3, routed)           1.369     5.913    ADC_0/ADC_Core_HG1/PedestalSuppressionRam/n_0_RamData_reg_i_36__3
    SLICE_X8Y130         LUT4 (Prop_lut4_I1_O)        0.105     6.018 r  ADC_0/ADC_Core_HG1/PedestalSuppressionRam/RamData_reg_i_32__6/O
                         net (fo=4, routed)           0.758     6.776    ADC_0/ADC_EventBuffer_HG1/DualPortRam_1/WEBWE[0]
    RAMB18_X0Y49         RAMB18E1                                     r  ADC_0/ADC_EventBuffer_HG1/DualPortRam_1/RamData_reg/WEBWE[1]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)   166.667   166.667 r  
    D18                                               0.000   166.667 r  EXTCLK50M
                         net (fo=0)                   0.000   166.667    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   168.065 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   169.069    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   162.704 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   163.562    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073   163.635 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.373   165.008    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.077   165.085 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.289   166.374    ADC_0/ADC_EventBuffer_HG1/DualPortRam_1/CLK
    RAMB18_X0Y49                                                      r  ADC_0/ADC_EventBuffer_HG1/DualPortRam_1/RamData_reg/CLKBWRCLK
                         clock pessimism              0.439   166.812    
                         clock uncertainty           -0.052   166.761    
    RAMB18_X0Y49         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[1])
                                                     -0.476   166.285    ADC_0/ADC_EventBuffer_HG1/DualPortRam_1/RamData_reg
  -------------------------------------------------------------------
                         required time                        166.285    
                         arrival time                          -6.776    
  -------------------------------------------------------------------
                         slack                                159.509    

Slack (MET) :             159.551ns  (required time - arrival time)
  Source:                 ADC_0/ADC_Core_HG1/FSM_sequential_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            ADC_0/ADC_EventBuffer_HG1/DualPortRam_0/RamData_reg/WEBWE[1]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             CLK_6M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.667ns  (CLK_6M rise@166.667ns - CLK_6M rise@0.000ns)
  Data Path Delay:        6.573ns  (logic 0.694ns (10.558%)  route 5.879ns (89.442%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.293ns = ( 166.374 - 166.667 ) 
    Source Clock Delay      (SCD):    0.161ns
    Clock Pessimism Removal (CPR):    0.439ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.075ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.369     0.161    ADC_0/ADC_Core_HG1/CLK
    SLICE_X13Y139                                                     r  ADC_0/ADC_Core_HG1/FSM_sequential_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y139        FDCE (Prop_fdce_C_Q)         0.379     0.540 r  ADC_0/ADC_Core_HG1/FSM_sequential_CurrentState_reg[1]/Q
                         net (fo=55, routed)          2.718     3.258    ADC_0/ADC_Core_HG1/CurrentState[1]
    SLICE_X4Y131         LUT4 (Prop_lut4_I3_O)        0.105     3.363 r  ADC_0/ADC_Core_HG1/RamData_reg_i_33/O
                         net (fo=13, routed)          1.077     4.439    ADC_0/ADC_Core_HG1/PedestalSuppressionRam/WriteDataSize
    SLICE_X10Y134        LUT6 (Prop_lut6_I1_O)        0.105     4.544 r  ADC_0/ADC_Core_HG1/PedestalSuppressionRam/RamData_reg_i_36__3/O
                         net (fo=3, routed)           1.363     5.907    ADC_0/ADC_Core_HG1/PedestalSuppressionRam/n_0_RamData_reg_i_36__3
    SLICE_X8Y130         LUT4 (Prop_lut4_I1_O)        0.105     6.012 r  ADC_0/ADC_Core_HG1/PedestalSuppressionRam/RamData_reg_i_32__7/O
                         net (fo=4, routed)           0.722     6.734    ADC_0/ADC_EventBuffer_HG1/DualPortRam_0/O2[0]
    RAMB18_X0Y48         RAMB18E1                                     r  ADC_0/ADC_EventBuffer_HG1/DualPortRam_0/RamData_reg/WEBWE[1]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)   166.667   166.667 r  
    D18                                               0.000   166.667 r  EXTCLK50M
                         net (fo=0)                   0.000   166.667    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   168.065 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   169.069    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   162.704 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   163.562    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073   163.635 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.373   165.008    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.077   165.085 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.289   166.374    ADC_0/ADC_EventBuffer_HG1/DualPortRam_0/CLK
    RAMB18_X0Y48                                                      r  ADC_0/ADC_EventBuffer_HG1/DualPortRam_0/RamData_reg/CLKBWRCLK
                         clock pessimism              0.439   166.812    
                         clock uncertainty           -0.052   166.761    
    RAMB18_X0Y48         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[1])
                                                     -0.476   166.285    ADC_0/ADC_EventBuffer_HG1/DualPortRam_0/RamData_reg
  -------------------------------------------------------------------
                         required time                        166.285    
                         arrival time                          -6.734    
  -------------------------------------------------------------------
                         slack                                159.551    

Slack (MET) :             159.631ns  (required time - arrival time)
  Source:                 ADC_0/ADC_Core_HG1/FSM_sequential_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            ADC_0/ADC_EventBuffer_HG1/DualPortRam_0/RamData_reg/WEBWE[0]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             CLK_6M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.667ns  (CLK_6M rise@166.667ns - CLK_6M rise@0.000ns)
  Data Path Delay:        6.493ns  (logic 0.694ns (10.689%)  route 5.799ns (89.311%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.293ns = ( 166.374 - 166.667 ) 
    Source Clock Delay      (SCD):    0.161ns
    Clock Pessimism Removal (CPR):    0.439ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.075ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.369     0.161    ADC_0/ADC_Core_HG1/CLK
    SLICE_X13Y139                                                     r  ADC_0/ADC_Core_HG1/FSM_sequential_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y139        FDCE (Prop_fdce_C_Q)         0.379     0.540 r  ADC_0/ADC_Core_HG1/FSM_sequential_CurrentState_reg[1]/Q
                         net (fo=55, routed)          2.718     3.258    ADC_0/ADC_Core_HG1/CurrentState[1]
    SLICE_X4Y131         LUT4 (Prop_lut4_I3_O)        0.105     3.363 r  ADC_0/ADC_Core_HG1/RamData_reg_i_33/O
                         net (fo=13, routed)          1.077     4.439    ADC_0/ADC_Core_HG1/PedestalSuppressionRam/WriteDataSize
    SLICE_X10Y134        LUT6 (Prop_lut6_I1_O)        0.105     4.544 r  ADC_0/ADC_Core_HG1/PedestalSuppressionRam/RamData_reg_i_36__3/O
                         net (fo=3, routed)           1.363     5.907    ADC_0/ADC_Core_HG1/PedestalSuppressionRam/n_0_RamData_reg_i_36__3
    SLICE_X8Y130         LUT4 (Prop_lut4_I1_O)        0.105     6.012 r  ADC_0/ADC_Core_HG1/PedestalSuppressionRam/RamData_reg_i_32__7/O
                         net (fo=4, routed)           0.642     6.654    ADC_0/ADC_EventBuffer_HG1/DualPortRam_0/O2[0]
    RAMB18_X0Y48         RAMB18E1                                     r  ADC_0/ADC_EventBuffer_HG1/DualPortRam_0/RamData_reg/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)   166.667   166.667 r  
    D18                                               0.000   166.667 r  EXTCLK50M
                         net (fo=0)                   0.000   166.667    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   168.065 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   169.069    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   162.704 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   163.562    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073   163.635 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.373   165.008    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.077   165.085 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.289   166.374    ADC_0/ADC_EventBuffer_HG1/DualPortRam_0/CLK
    RAMB18_X0Y48                                                      r  ADC_0/ADC_EventBuffer_HG1/DualPortRam_0/RamData_reg/CLKBWRCLK
                         clock pessimism              0.439   166.812    
                         clock uncertainty           -0.052   166.761    
    RAMB18_X0Y48         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[0])
                                                     -0.476   166.285    ADC_0/ADC_EventBuffer_HG1/DualPortRam_0/RamData_reg
  -------------------------------------------------------------------
                         required time                        166.285    
                         arrival time                          -6.654    
  -------------------------------------------------------------------
                         slack                                159.631    

Slack (MET) :             159.631ns  (required time - arrival time)
  Source:                 ADC_0/ADC_Core_HG1/FSM_sequential_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            ADC_0/ADC_EventBuffer_HG1/DualPortRam_0/RamData_reg/WEBWE[2]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             CLK_6M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.667ns  (CLK_6M rise@166.667ns - CLK_6M rise@0.000ns)
  Data Path Delay:        6.493ns  (logic 0.694ns (10.689%)  route 5.799ns (89.311%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.293ns = ( 166.374 - 166.667 ) 
    Source Clock Delay      (SCD):    0.161ns
    Clock Pessimism Removal (CPR):    0.439ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.075ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.369     0.161    ADC_0/ADC_Core_HG1/CLK
    SLICE_X13Y139                                                     r  ADC_0/ADC_Core_HG1/FSM_sequential_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y139        FDCE (Prop_fdce_C_Q)         0.379     0.540 r  ADC_0/ADC_Core_HG1/FSM_sequential_CurrentState_reg[1]/Q
                         net (fo=55, routed)          2.718     3.258    ADC_0/ADC_Core_HG1/CurrentState[1]
    SLICE_X4Y131         LUT4 (Prop_lut4_I3_O)        0.105     3.363 r  ADC_0/ADC_Core_HG1/RamData_reg_i_33/O
                         net (fo=13, routed)          1.077     4.439    ADC_0/ADC_Core_HG1/PedestalSuppressionRam/WriteDataSize
    SLICE_X10Y134        LUT6 (Prop_lut6_I1_O)        0.105     4.544 r  ADC_0/ADC_Core_HG1/PedestalSuppressionRam/RamData_reg_i_36__3/O
                         net (fo=3, routed)           1.363     5.907    ADC_0/ADC_Core_HG1/PedestalSuppressionRam/n_0_RamData_reg_i_36__3
    SLICE_X8Y130         LUT4 (Prop_lut4_I1_O)        0.105     6.012 r  ADC_0/ADC_Core_HG1/PedestalSuppressionRam/RamData_reg_i_32__7/O
                         net (fo=4, routed)           0.642     6.654    ADC_0/ADC_EventBuffer_HG1/DualPortRam_0/O2[0]
    RAMB18_X0Y48         RAMB18E1                                     r  ADC_0/ADC_EventBuffer_HG1/DualPortRam_0/RamData_reg/WEBWE[2]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)   166.667   166.667 r  
    D18                                               0.000   166.667 r  EXTCLK50M
                         net (fo=0)                   0.000   166.667    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   168.065 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   169.069    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   162.704 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   163.562    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073   163.635 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.373   165.008    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.077   165.085 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.289   166.374    ADC_0/ADC_EventBuffer_HG1/DualPortRam_0/CLK
    RAMB18_X0Y48                                                      r  ADC_0/ADC_EventBuffer_HG1/DualPortRam_0/RamData_reg/CLKBWRCLK
                         clock pessimism              0.439   166.812    
                         clock uncertainty           -0.052   166.761    
    RAMB18_X0Y48         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[2])
                                                     -0.476   166.285    ADC_0/ADC_EventBuffer_HG1/DualPortRam_0/RamData_reg
  -------------------------------------------------------------------
                         required time                        166.285    
                         arrival time                          -6.654    
  -------------------------------------------------------------------
                         slack                                159.631    

Slack (MET) :             159.681ns  (required time - arrival time)
  Source:                 ADC_0/ADC_Core_HG1/FSM_sequential_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            ADC_0/ADC_EventBuffer_HG1/DualPortRam_1/RamData_reg/WEBWE[3]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             CLK_6M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.667ns  (CLK_6M rise@166.667ns - CLK_6M rise@0.000ns)
  Data Path Delay:        6.442ns  (logic 0.694ns (10.772%)  route 5.748ns (89.228%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.293ns = ( 166.374 - 166.667 ) 
    Source Clock Delay      (SCD):    0.161ns
    Clock Pessimism Removal (CPR):    0.439ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.075ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.369     0.161    ADC_0/ADC_Core_HG1/CLK
    SLICE_X13Y139                                                     r  ADC_0/ADC_Core_HG1/FSM_sequential_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y139        FDCE (Prop_fdce_C_Q)         0.379     0.540 r  ADC_0/ADC_Core_HG1/FSM_sequential_CurrentState_reg[1]/Q
                         net (fo=55, routed)          2.718     3.258    ADC_0/ADC_Core_HG1/CurrentState[1]
    SLICE_X4Y131         LUT4 (Prop_lut4_I3_O)        0.105     3.363 r  ADC_0/ADC_Core_HG1/RamData_reg_i_33/O
                         net (fo=13, routed)          1.077     4.439    ADC_0/ADC_Core_HG1/PedestalSuppressionRam/WriteDataSize
    SLICE_X10Y134        LUT6 (Prop_lut6_I1_O)        0.105     4.544 r  ADC_0/ADC_Core_HG1/PedestalSuppressionRam/RamData_reg_i_36__3/O
                         net (fo=3, routed)           1.369     5.913    ADC_0/ADC_Core_HG1/PedestalSuppressionRam/n_0_RamData_reg_i_36__3
    SLICE_X8Y130         LUT4 (Prop_lut4_I1_O)        0.105     6.018 r  ADC_0/ADC_Core_HG1/PedestalSuppressionRam/RamData_reg_i_32__6/O
                         net (fo=4, routed)           0.585     6.603    ADC_0/ADC_EventBuffer_HG1/DualPortRam_1/WEBWE[0]
    RAMB18_X0Y49         RAMB18E1                                     r  ADC_0/ADC_EventBuffer_HG1/DualPortRam_1/RamData_reg/WEBWE[3]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)   166.667   166.667 r  
    D18                                               0.000   166.667 r  EXTCLK50M
                         net (fo=0)                   0.000   166.667    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   168.065 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   169.069    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   162.704 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   163.562    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073   163.635 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.373   165.008    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.077   165.085 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.289   166.374    ADC_0/ADC_EventBuffer_HG1/DualPortRam_1/CLK
    RAMB18_X0Y49                                                      r  ADC_0/ADC_EventBuffer_HG1/DualPortRam_1/RamData_reg/CLKBWRCLK
                         clock pessimism              0.439   166.812    
                         clock uncertainty           -0.052   166.761    
    RAMB18_X0Y49         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[3])
                                                     -0.476   166.285    ADC_0/ADC_EventBuffer_HG1/DualPortRam_1/RamData_reg
  -------------------------------------------------------------------
                         required time                        166.285    
                         arrival time                          -6.603    
  -------------------------------------------------------------------
                         slack                                159.681    

Slack (MET) :             159.714ns  (required time - arrival time)
  Source:                 ADC_0/ADC_Core_LG2/DelayedAdcData_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            ADC_0/ADC_EventBuffer_LG2/DualPortRam_0/RamData_reg/WEBWE[3]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             CLK_6M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.667ns  (CLK_6M rise@166.667ns - CLK_6M rise@0.000ns)
  Data Path Delay:        6.300ns  (logic 1.449ns (23.000%)  route 4.851ns (77.000%))
  Logic Levels:           4  (CARRY4=2 LUT4=2)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.307ns = ( 166.360 - 166.667 ) 
    Source Clock Delay      (SCD):    0.257ns
    Clock Pessimism Removal (CPR):    0.439ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.075ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.465     0.257    ADC_0/ADC_Core_LG2/CLK
    ILOGIC_X1Y100                                                     r  ADC_0/ADC_Core_LG2/DelayedAdcData_reg[1]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y100        FDCE (Prop_fdce_C_Q)         0.448     0.705 r  ADC_0/ADC_Core_LG2/DelayedAdcData_reg[1]/Q
                         net (fo=4, routed)           3.205     3.910    ADC_0/ADC_Core_LG2/PedestalSuppressionRam/Q[1]
    SLICE_X47Y124        LUT4 (Prop_lut4_I1_O)        0.154     4.064 r  ADC_0/ADC_Core_LG2/PedestalSuppressionRam/RamData_reg_i_51__1/O
                         net (fo=1, routed)           0.000     4.064    ADC_0/ADC_Core_LG2/PedestalSuppressionRam/n_0_RamData_reg_i_51__1
    SLICE_X47Y124        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     4.504 r  ADC_0/ADC_Core_LG2/PedestalSuppressionRam/RamData_reg_i_39__1/CO[3]
                         net (fo=1, routed)           0.008     4.512    ADC_0/ADC_Core_LG2/PedestalSuppressionRam/n_0_RamData_reg_i_39__1
    SLICE_X47Y125        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     4.644 r  ADC_0/ADC_Core_LG2/PedestalSuppressionRam/RamData_reg_i_36__1/CO[1]
                         net (fo=3, routed)           0.904     5.547    ADC_0/ADC_Core_LG2/PedestalSuppressionRam/ltOp
    SLICE_X57Y122        LUT4 (Prop_lut4_I0_O)        0.275     5.822 r  ADC_0/ADC_Core_LG2/PedestalSuppressionRam/RamData_reg_i_33__6/O
                         net (fo=4, routed)           0.735     6.557    ADC_0/ADC_EventBuffer_LG2/DualPortRam_0/O4[0]
    RAMB18_X1Y48         RAMB18E1                                     r  ADC_0/ADC_EventBuffer_LG2/DualPortRam_0/RamData_reg/WEBWE[3]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)   166.667   166.667 r  
    D18                                               0.000   166.667 r  EXTCLK50M
                         net (fo=0)                   0.000   166.667    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   168.065 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   169.069    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   162.704 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   163.562    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073   163.635 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.373   165.008    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.077   165.085 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.275   166.360    ADC_0/ADC_EventBuffer_LG2/DualPortRam_0/CLK
    RAMB18_X1Y48                                                      r  ADC_0/ADC_EventBuffer_LG2/DualPortRam_0/RamData_reg/CLKBWRCLK
                         clock pessimism              0.439   166.798    
                         clock uncertainty           -0.052   166.747    
    RAMB18_X1Y48         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[3])
                                                     -0.476   166.271    ADC_0/ADC_EventBuffer_LG2/DualPortRam_0/RamData_reg
  -------------------------------------------------------------------
                         required time                        166.271    
                         arrival time                          -6.557    
  -------------------------------------------------------------------
                         slack                                159.714    

Slack (MET) :             159.762ns  (required time - arrival time)
  Source:                 ADC_0/ADC_Core_LG2/DelayedAdcData_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            ADC_0/ADC_EventBuffer_LG2/DualPortRam_1/RamData_reg/WEBWE[0]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             CLK_6M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.667ns  (CLK_6M rise@166.667ns - CLK_6M rise@0.000ns)
  Data Path Delay:        6.258ns  (logic 1.449ns (23.156%)  route 4.809ns (76.844%))
  Logic Levels:           4  (CARRY4=2 LUT4=2)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.301ns = ( 166.366 - 166.667 ) 
    Source Clock Delay      (SCD):    0.257ns
    Clock Pessimism Removal (CPR):    0.439ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.075ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.465     0.257    ADC_0/ADC_Core_LG2/CLK
    ILOGIC_X1Y100                                                     r  ADC_0/ADC_Core_LG2/DelayedAdcData_reg[1]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y100        FDCE (Prop_fdce_C_Q)         0.448     0.705 r  ADC_0/ADC_Core_LG2/DelayedAdcData_reg[1]/Q
                         net (fo=4, routed)           3.205     3.910    ADC_0/ADC_Core_LG2/PedestalSuppressionRam/Q[1]
    SLICE_X47Y124        LUT4 (Prop_lut4_I1_O)        0.154     4.064 r  ADC_0/ADC_Core_LG2/PedestalSuppressionRam/RamData_reg_i_51__1/O
                         net (fo=1, routed)           0.000     4.064    ADC_0/ADC_Core_LG2/PedestalSuppressionRam/n_0_RamData_reg_i_51__1
    SLICE_X47Y124        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     4.504 r  ADC_0/ADC_Core_LG2/PedestalSuppressionRam/RamData_reg_i_39__1/CO[3]
                         net (fo=1, routed)           0.008     4.512    ADC_0/ADC_Core_LG2/PedestalSuppressionRam/n_0_RamData_reg_i_39__1
    SLICE_X47Y125        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     4.644 r  ADC_0/ADC_Core_LG2/PedestalSuppressionRam/RamData_reg_i_36__1/CO[1]
                         net (fo=3, routed)           0.675     5.318    ADC_0/ADC_Core_LG2/PedestalSuppressionRam/ltOp
    SLICE_X57Y122        LUT4 (Prop_lut4_I0_O)        0.275     5.593 r  ADC_0/ADC_Core_LG2/PedestalSuppressionRam/RamData_reg_i_33__5/O
                         net (fo=4, routed)           0.921     6.515    ADC_0/ADC_EventBuffer_LG2/DualPortRam_1/WEBWE[0]
    RAMB18_X1Y47         RAMB18E1                                     r  ADC_0/ADC_EventBuffer_LG2/DualPortRam_1/RamData_reg/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)   166.667   166.667 r  
    D18                                               0.000   166.667 r  EXTCLK50M
                         net (fo=0)                   0.000   166.667    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   168.065 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   169.069    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   162.704 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   163.562    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073   163.635 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.373   165.008    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.077   165.085 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.281   166.366    ADC_0/ADC_EventBuffer_LG2/DualPortRam_1/CLK
    RAMB18_X1Y47                                                      r  ADC_0/ADC_EventBuffer_LG2/DualPortRam_1/RamData_reg/CLKBWRCLK
                         clock pessimism              0.439   166.804    
                         clock uncertainty           -0.052   166.753    
    RAMB18_X1Y47         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[0])
                                                     -0.476   166.277    ADC_0/ADC_EventBuffer_LG2/DualPortRam_1/RamData_reg
  -------------------------------------------------------------------
                         required time                        166.277    
                         arrival time                          -6.515    
  -------------------------------------------------------------------
                         slack                                159.762    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 GlobalSlowControl_0/SlowControl_1/SlowControlRegister_0/DOUT_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            GlobalSlowControl_0/SlowControl_1/Serializer_0/DataBuffer_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             CLK_6M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_6M rise@0.000ns - CLK_6M rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.528%)  route 0.108ns (43.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.533ns
    Source Clock Delay      (SCD):    -0.324ns
    Clock Pessimism Removal (CPR):    -0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.562    -0.324    GlobalSlowControl_0/SlowControl_1/SlowControlRegister_0/CLK
    SLICE_X35Y138                                                     r  GlobalSlowControl_0/SlowControl_1/SlowControlRegister_0/DOUT_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y138        FDRE (Prop_fdre_C_Q)         0.141    -0.183 r  GlobalSlowControl_0/SlowControl_1/SlowControlRegister_0/DOUT_reg[5]/Q
                         net (fo=1, routed)           0.108    -0.074    GlobalSlowControl_0/SlowControl_1/Serializer_0/I2[5]
    SLICE_X35Y139        FDCE                                         r  GlobalSlowControl_0/SlowControl_1/Serializer_0/DataBuffer_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.833    -0.533    GlobalSlowControl_0/SlowControl_1/Serializer_0/CLK
    SLICE_X35Y139                                                     r  GlobalSlowControl_0/SlowControl_1/Serializer_0/DataBuffer_reg[5]/C
                         clock pessimism              0.225    -0.308    
    SLICE_X35Y139        FDCE (Hold_fdce_C_D)         0.071    -0.237    GlobalSlowControl_0/SlowControl_1/Serializer_0/DataBuffer_reg[5]
  -------------------------------------------------------------------
                         required time                          0.237    
                         arrival time                          -0.074    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 GlobalSlowControl_0/SlowControl_1/SlowControlRegister_0/DOUT_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            GlobalSlowControl_0/SlowControl_1/Serializer_0/DataBuffer_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             CLK_6M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_6M rise@0.000ns - CLK_6M rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.136%)  route 0.115ns (44.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.533ns
    Source Clock Delay      (SCD):    -0.325ns
    Clock Pessimism Removal (CPR):    -0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.561    -0.325    GlobalSlowControl_0/SlowControl_1/SlowControlRegister_0/CLK
    SLICE_X35Y137                                                     r  GlobalSlowControl_0/SlowControl_1/SlowControlRegister_0/DOUT_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y137        FDRE (Prop_fdre_C_Q)         0.141    -0.184 r  GlobalSlowControl_0/SlowControl_1/SlowControlRegister_0/DOUT_reg[6]/Q
                         net (fo=1, routed)           0.115    -0.069    GlobalSlowControl_0/SlowControl_1/Serializer_0/I2[6]
    SLICE_X35Y139        FDCE                                         r  GlobalSlowControl_0/SlowControl_1/Serializer_0/DataBuffer_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.833    -0.533    GlobalSlowControl_0/SlowControl_1/Serializer_0/CLK
    SLICE_X35Y139                                                     r  GlobalSlowControl_0/SlowControl_1/Serializer_0/DataBuffer_reg[6]/C
                         clock pessimism              0.225    -0.308    
    SLICE_X35Y139        FDCE (Hold_fdce_C_D)         0.076    -0.232    GlobalSlowControl_0/SlowControl_1/Serializer_0/DataBuffer_reg[6]
  -------------------------------------------------------------------
                         required time                          0.232    
                         arrival time                          -0.069    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 GlobalReadRegister_0/ReadRegister_1/Count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            GlobalReadRegister_0/ReadRegister_1/Count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             CLK_6M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_6M rise@0.000ns - CLK_6M rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.243%)  route 0.123ns (39.757%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.528ns
    Source Clock Delay      (SCD):    -0.319ns
    Clock Pessimism Removal (CPR):    -0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.567    -0.319    GlobalReadRegister_0/ReadRegister_1/I5
    SLICE_X11Y139                                                     r  GlobalReadRegister_0/ReadRegister_1/Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y139        FDCE (Prop_fdce_C_Q)         0.141    -0.178 r  GlobalReadRegister_0/ReadRegister_1/Count_reg[1]/Q
                         net (fo=5, routed)           0.123    -0.055    GlobalReadRegister_0/ReadRegister_1/Count_reg__0[1]
    SLICE_X10Y139        LUT5 (Prop_lut5_I2_O)        0.045    -0.010 r  GlobalReadRegister_0/ReadRegister_1/Count[3]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.010    GlobalReadRegister_0/ReadRegister_1/n_0_Count[3]_i_1__1
    SLICE_X10Y139        FDCE                                         r  GlobalReadRegister_0/ReadRegister_1/Count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.838    -0.528    GlobalReadRegister_0/ReadRegister_1/I5
    SLICE_X10Y139                                                     r  GlobalReadRegister_0/ReadRegister_1/Count_reg[3]/C
                         clock pessimism              0.222    -0.306    
    SLICE_X10Y139        FDCE (Hold_fdce_C_D)         0.121    -0.185    GlobalReadRegister_0/ReadRegister_1/Count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.185    
                         arrival time                          -0.010    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 GlobalSlowControl_0/SlowControl_2/SlowControlRegister_0/DOUT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            GlobalSlowControl_0/SlowControl_2/Serializer_0/DataBuffer_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             CLK_6M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_6M rise@0.000ns - CLK_6M rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.120%)  route 0.102ns (41.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.537ns
    Source Clock Delay      (SCD):    -0.328ns
    Clock Pessimism Removal (CPR):    -0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.558    -0.328    GlobalSlowControl_0/SlowControl_2/SlowControlRegister_0/CLK
    SLICE_X39Y136                                                     r  GlobalSlowControl_0/SlowControl_2/SlowControlRegister_0/DOUT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y136        FDRE (Prop_fdre_C_Q)         0.141    -0.187 r  GlobalSlowControl_0/SlowControl_2/SlowControlRegister_0/DOUT_reg[0]/Q
                         net (fo=1, routed)           0.102    -0.085    GlobalSlowControl_0/SlowControl_2/Serializer_0/I2[0]
    SLICE_X40Y136        FDCE                                         r  GlobalSlowControl_0/SlowControl_2/Serializer_0/DataBuffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.828    -0.537    GlobalSlowControl_0/SlowControl_2/Serializer_0/CLK
    SLICE_X40Y136                                                     r  GlobalSlowControl_0/SlowControl_2/Serializer_0/DataBuffer_reg[0]/C
                         clock pessimism              0.224    -0.313    
    SLICE_X40Y136        FDCE (Hold_fdce_C_D)         0.046    -0.267    GlobalSlowControl_0/SlowControl_2/Serializer_0/DataBuffer_reg[0]
  -------------------------------------------------------------------
                         required time                          0.267    
                         arrival time                          -0.085    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 TriggerManager_0/InterclockTrigger_AdcFastClear/DelayedSynchTriggerInExtended_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            TriggerManager_0/InterclockTrigger_AdcFastClear/TRIGGER_OUT_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             CLK_6M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_6M rise@0.000ns - CLK_6M rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.246ns (81.159%)  route 0.057ns (18.841%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.528ns
    Source Clock Delay      (SCD):    -0.319ns
    Clock Pessimism Removal (CPR):    -0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.567    -0.319    TriggerManager_0/InterclockTrigger_AdcFastClear/ADC_CLK
    SLICE_X12Y139                                                     r  TriggerManager_0/InterclockTrigger_AdcFastClear/DelayedSynchTriggerInExtended_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y139        FDRE (Prop_fdre_C_Q)         0.148    -0.171 f  TriggerManager_0/InterclockTrigger_AdcFastClear/DelayedSynchTriggerInExtended_reg/Q
                         net (fo=1, routed)           0.057    -0.114    TriggerManager_0/InterclockTrigger_AdcFastClear/Synchronizer_TriggerInExtended/DelayedSynchTriggerInExtended
    SLICE_X12Y139        LUT2 (Prop_lut2_I1_O)        0.098    -0.016 r  TriggerManager_0/InterclockTrigger_AdcFastClear/Synchronizer_TriggerInExtended/TRIGGER_OUT_i_1__2/O
                         net (fo=1, routed)           0.000    -0.016    TriggerManager_0/InterclockTrigger_AdcFastClear/n_0_Synchronizer_TriggerInExtended
    SLICE_X12Y139        FDRE                                         r  TriggerManager_0/InterclockTrigger_AdcFastClear/TRIGGER_OUT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.838    -0.528    TriggerManager_0/InterclockTrigger_AdcFastClear/ADC_CLK
    SLICE_X12Y139                                                     r  TriggerManager_0/InterclockTrigger_AdcFastClear/TRIGGER_OUT_reg/C
                         clock pessimism              0.209    -0.319    
    SLICE_X12Y139        FDRE (Hold_fdre_C_D)         0.120    -0.199    TriggerManager_0/InterclockTrigger_AdcFastClear/TRIGGER_OUT_reg
  -------------------------------------------------------------------
                         required time                          0.199    
                         arrival time                          -0.016    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 GlobalSlowControl_0/SlowControl_1/SlowControlRegister_0/DOUT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            GlobalSlowControl_0/SlowControl_1/Serializer_0/DataBuffer_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             CLK_6M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_6M rise@0.000ns - CLK_6M rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.954%)  route 0.107ns (43.046%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.533ns
    Source Clock Delay      (SCD):    -0.324ns
    Clock Pessimism Removal (CPR):    -0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.562    -0.324    GlobalSlowControl_0/SlowControl_1/SlowControlRegister_0/CLK
    SLICE_X35Y138                                                     r  GlobalSlowControl_0/SlowControl_1/SlowControlRegister_0/DOUT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y138        FDRE (Prop_fdre_C_Q)         0.141    -0.183 r  GlobalSlowControl_0/SlowControl_1/SlowControlRegister_0/DOUT_reg[3]/Q
                         net (fo=1, routed)           0.107    -0.076    GlobalSlowControl_0/SlowControl_1/Serializer_0/I2[3]
    SLICE_X35Y139        FDCE                                         r  GlobalSlowControl_0/SlowControl_1/Serializer_0/DataBuffer_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.833    -0.533    GlobalSlowControl_0/SlowControl_1/Serializer_0/CLK
    SLICE_X35Y139                                                     r  GlobalSlowControl_0/SlowControl_1/Serializer_0/DataBuffer_reg[3]/C
                         clock pessimism              0.225    -0.308    
    SLICE_X35Y139        FDCE (Hold_fdce_C_D)         0.047    -0.261    GlobalSlowControl_0/SlowControl_1/Serializer_0/DataBuffer_reg[3]
  -------------------------------------------------------------------
                         required time                          0.261    
                         arrival time                          -0.076    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 GlobalSlowControl_0/SlowControl_1/SlowControlRegister_0/DOUT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            GlobalSlowControl_0/SlowControl_1/Serializer_0/DataBuffer_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             CLK_6M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_6M rise@0.000ns - CLK_6M rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.657%)  route 0.108ns (43.343%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.533ns
    Source Clock Delay      (SCD):    -0.325ns
    Clock Pessimism Removal (CPR):    -0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.561    -0.325    GlobalSlowControl_0/SlowControl_1/SlowControlRegister_0/CLK
    SLICE_X35Y137                                                     r  GlobalSlowControl_0/SlowControl_1/SlowControlRegister_0/DOUT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y137        FDRE (Prop_fdre_C_Q)         0.141    -0.184 r  GlobalSlowControl_0/SlowControl_1/SlowControlRegister_0/DOUT_reg[2]/Q
                         net (fo=1, routed)           0.108    -0.076    GlobalSlowControl_0/SlowControl_1/Serializer_0/I2[2]
    SLICE_X35Y139        FDCE                                         r  GlobalSlowControl_0/SlowControl_1/Serializer_0/DataBuffer_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.833    -0.533    GlobalSlowControl_0/SlowControl_1/Serializer_0/CLK
    SLICE_X35Y139                                                     r  GlobalSlowControl_0/SlowControl_1/Serializer_0/DataBuffer_reg[2]/C
                         clock pessimism              0.225    -0.308    
    SLICE_X35Y139        FDCE (Hold_fdce_C_D)         0.047    -0.261    GlobalSlowControl_0/SlowControl_1/Serializer_0/DataBuffer_reg[2]
  -------------------------------------------------------------------
                         required time                          0.261    
                         arrival time                          -0.076    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 GlobalReadRegister_0/ReadRegister_2/CurrentState_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            GlobalReadRegister_0/ReadRegister_2/Count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             CLK_6M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_6M rise@0.000ns - CLK_6M rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.123%)  route 0.113ns (37.877%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.499ns
    Source Clock Delay      (SCD):    -0.290ns
    Clock Pessimism Removal (CPR):    -0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.596    -0.290    GlobalReadRegister_0/ReadRegister_2/I5
    SLICE_X5Y142                                                      r  GlobalReadRegister_0/ReadRegister_2/CurrentState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y142         FDCE (Prop_fdce_C_Q)         0.141    -0.149 r  GlobalReadRegister_0/ReadRegister_2/CurrentState_reg[2]/Q
                         net (fo=9, routed)           0.113    -0.035    GlobalReadRegister_0/ReadRegister_2/n_0_CurrentState_reg[2]
    SLICE_X7Y142         LUT6 (Prop_lut6_I1_O)        0.045     0.010 r  GlobalReadRegister_0/ReadRegister_2/Count[2]_i_1__2/O
                         net (fo=1, routed)           0.000     0.010    GlobalReadRegister_0/ReadRegister_2/p_0_in__0[2]
    SLICE_X7Y142         FDCE                                         r  GlobalReadRegister_0/ReadRegister_2/Count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.866    -0.499    GlobalReadRegister_0/ReadRegister_2/I5
    SLICE_X7Y142                                                      r  GlobalReadRegister_0/ReadRegister_2/Count_reg[2]/C
                         clock pessimism              0.225    -0.274    
    SLICE_X7Y142         FDCE (Hold_fdce_C_D)         0.092    -0.182    GlobalReadRegister_0/ReadRegister_2/Count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.182    
                         arrival time                           0.010    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 ADC_0/ADC_Core_HG1/Channel_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            ADC_0/ADC_Core_HG1/DelayedChannel_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             CLK_6M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_6M rise@0.000ns - CLK_6M rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (49.929%)  route 0.141ns (50.071%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.532ns
    Source Clock Delay      (SCD):    -0.321ns
    Clock Pessimism Removal (CPR):    -0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.565    -0.321    ADC_0/ADC_Core_HG1/CLK
    SLICE_X13Y135                                                     r  ADC_0/ADC_Core_HG1/Channel_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y135        FDCE (Prop_fdce_C_Q)         0.141    -0.180 r  ADC_0/ADC_Core_HG1/Channel_reg[3]/Q
                         net (fo=21, routed)          0.141    -0.038    ADC_0/ADC_Core_HG1/Channel_reg__0[3]
    SLICE_X13Y134        FDCE                                         r  ADC_0/ADC_Core_HG1/DelayedChannel_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.833    -0.532    ADC_0/ADC_Core_HG1/CLK
    SLICE_X13Y134                                                     r  ADC_0/ADC_Core_HG1/DelayedChannel_reg[3]/C
                         clock pessimism              0.225    -0.307    
    SLICE_X13Y134        FDCE (Hold_fdce_C_D)         0.072    -0.235    ADC_0/ADC_Core_HG1/DelayedChannel_reg[3]
  -------------------------------------------------------------------
                         required time                          0.235    
                         arrival time                          -0.038    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 GlobalSlowControl_0/SlowControl_2/SlowControlRegister_0/DOUT_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            GlobalSlowControl_0/SlowControl_2/Serializer_0/DataBuffer_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             CLK_6M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_6M rise@0.000ns - CLK_6M rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.128ns (55.744%)  route 0.102ns (44.256%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.537ns
    Source Clock Delay      (SCD):    -0.328ns
    Clock Pessimism Removal (CPR):    -0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.558    -0.328    GlobalSlowControl_0/SlowControl_2/SlowControlRegister_0/CLK
    SLICE_X39Y136                                                     r  GlobalSlowControl_0/SlowControl_2/SlowControlRegister_0/DOUT_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y136        FDRE (Prop_fdre_C_Q)         0.128    -0.200 r  GlobalSlowControl_0/SlowControl_2/SlowControlRegister_0/DOUT_reg[5]/Q
                         net (fo=1, routed)           0.102    -0.098    GlobalSlowControl_0/SlowControl_2/Serializer_0/I2[5]
    SLICE_X40Y136        FDCE                                         r  GlobalSlowControl_0/SlowControl_2/Serializer_0/DataBuffer_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.828    -0.537    GlobalSlowControl_0/SlowControl_2/Serializer_0/CLK
    SLICE_X40Y136                                                     r  GlobalSlowControl_0/SlowControl_2/Serializer_0/DataBuffer_reg[5]/C
                         clock pessimism              0.224    -0.313    
    SLICE_X40Y136        FDCE (Hold_fdce_C_D)         0.017    -0.296    GlobalSlowControl_0/SlowControl_2/Serializer_0/DataBuffer_reg[5]
  -------------------------------------------------------------------
                         required time                          0.296    
                         arrival time                          -0.098    
  -------------------------------------------------------------------
                         slack                                  0.198    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_6M
Waveform:           { 0 83.3333 }
Period:             166.667
Sources:            { ClockManager_0/MMCM_0/MMCM_1/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual   Slack    Location         Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170     166.667  164.497  RAMB18_X0Y48     ADC_0/ADC_EventBuffer_HG1/DualPortRam_0/RamData_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170     166.667  164.497  RAMB18_X0Y49     ADC_0/ADC_EventBuffer_HG1/DualPortRam_1/RamData_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170     166.667  164.497  RAMB18_X1Y50     ADC_0/ADC_EventBuffer_HG2/DualPortRam_0/RamData_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170     166.667  164.497  RAMB18_X1Y49     ADC_0/ADC_EventBuffer_HG2/DualPortRam_1/RamData_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170     166.667  164.497  RAMB18_X1Y53     ADC_0/ADC_EventBuffer_LG1/DualPortRam_0/RamData_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170     166.667  164.497  RAMB18_X1Y51     ADC_0/ADC_EventBuffer_LG1/DualPortRam_1/RamData_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170     166.667  164.497  RAMB18_X1Y48     ADC_0/ADC_EventBuffer_LG2/DualPortRam_0/RamData_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170     166.667  164.497  RAMB18_X1Y47     ADC_0/ADC_EventBuffer_LG2/DualPortRam_1/RamData_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592     166.667  165.074  BUFGCTRL_X0Y23   ClockManager_0/MMCM_0/BUFG_CLK_6M/I
Min Period        n/a     FDCE/C              n/a            1.474     166.667  165.193  ILOGIC_X0Y109    ADC_0/ADC_Core_HG1/DelayedAdcData_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360   166.667  46.693   MMCME2_ADV_X0Y2  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
Low Pulse Width   Slow    FDCE/C              n/a            0.500     83.333   82.833   SLICE_X9Y141     ADC_0/ADC_Controller_0/CurrentState_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500     83.333   82.833   SLICE_X9Y141     ADC_0/ADC_Controller_0/CurrentState_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500     83.333   82.833   SLICE_X13Y134    ADC_0/ADC_Core_HG1/DelayedChannel_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500     83.333   82.833   SLICE_X13Y134    ADC_0/ADC_Core_HG1/DelayedChannel_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500     83.333   82.833   SLICE_X13Y134    ADC_0/ADC_Core_HG1/DelayedChannel_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500     83.333   82.833   SLICE_X13Y134    ADC_0/ADC_Core_HG1/DelayedChannel_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500     83.333   82.833   SLICE_X10Y134    ADC_0/ADC_Core_HG1/PedestalSuppressionRam/DOUT_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500     83.333   82.833   SLICE_X10Y134    ADC_0/ADC_Core_HG1/PedestalSuppressionRam/DOUT_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500     83.333   82.833   SLICE_X10Y134    ADC_0/ADC_Core_HG1/PedestalSuppressionRam/DOUT_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500     83.333   82.833   SLICE_X10Y134    ADC_0/ADC_Core_HG1/PedestalSuppressionRam/DOUT_reg[15]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500     83.333   82.833   SLICE_X44Y119    ADC_0/ADC_Core_LG2/Address_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500     83.333   82.833   SLICE_X44Y119    ADC_0/ADC_Core_LG2/Address_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500     83.333   82.833   SLICE_X47Y127    ADC_0/ADC_Core_LG2/PedestalSuppressionRam/DOUT_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500     83.333   82.833   SLICE_X47Y127    ADC_0/ADC_Core_LG2/PedestalSuppressionRam/DOUT_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500     83.333   82.833   SLICE_X47Y127    ADC_0/ADC_Core_LG2/PedestalSuppressionRam/DOUT_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500     83.333   82.833   SLICE_X47Y127    ADC_0/ADC_Core_LG2/PedestalSuppressionRam/DOUT_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500     83.333   82.833   SLICE_X47Y127    ADC_0/ADC_Core_LG2/PedestalSuppressionRam/DOUT_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500     83.333   82.833   SLICE_X48Y127    ADC_0/ADC_Core_LG2/PedestalSuppressionRam/DOUT_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500     83.333   82.833   SLICE_X47Y127    ADC_0/ADC_Core_LG2/PedestalSuppressionRam/DOUT_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500     83.333   82.833   SLICE_X47Y127    ADC_0/ADC_Core_LG2/PedestalSuppressionRam/DOUT_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLK_3M
  To Clock:  CLK_3M

Setup :            0  Failing Endpoints,  Worst Slack      326.779ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.188ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack      166.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             326.779ns  (required time - arrival time)
  Source:                 UsrClkOut_O/CLK_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Destination:            UsrClkOut_O/CLK_cnt_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            333.333ns  (CLK_3M rise@333.333ns - CLK_3M rise@0.000ns)
  Data Path Delay:        6.532ns  (logic 2.300ns (35.210%)  route 4.232ns (64.790%))
  Logic Levels:           11  (CARRY4=9 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.364ns = ( 335.698 - 333.333 ) 
    Source Clock Delay      (SCD):    3.187ns
    Clock Pessimism Removal (CPR):    0.792ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.075ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.372     0.164    ClockManager_0/I
    SLICE_X52Y95         FDCE (Prop_fdce_C_Q)         0.379     0.543 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           1.108     1.651    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     1.732 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          1.455     3.187    UsrClkOut_O/AD9220_CLK
    SLICE_X85Y64                                                      r  UsrClkOut_O/CLK_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y64         FDCE (Prop_fdce_C_Q)         0.379     3.566 r  UsrClkOut_O/CLK_cnt_reg[2]/Q
                         net (fo=7, routed)           0.517     4.082    UsrClkOut_O/CLK_cnt_reg[2]
    SLICE_X87Y64         LUT6 (Prop_lut6_I3_O)        0.105     4.187 r  UsrClkOut_O/CLK_cnt[0]_i_24/O
                         net (fo=1, routed)           1.434     5.621    UsrClkOut_O/n_0_CLK_cnt[0]_i_24
    SLICE_X87Y66         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418     6.039 r  UsrClkOut_O/CLK_cnt_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.039    UsrClkOut_O/n_0_CLK_cnt_reg[0]_i_13
    SLICE_X87Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.137 r  UsrClkOut_O/CLK_cnt_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.137    UsrClkOut_O/n_0_CLK_cnt_reg[0]_i_4
    SLICE_X87Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.235 f  UsrClkOut_O/CLK_cnt_reg[0]_i_3/CO[3]
                         net (fo=25, routed)          2.281     8.517    UsrClkOut_O/load
    SLICE_X85Y64         LUT2 (Prop_lut2_I1_O)        0.105     8.622 r  UsrClkOut_O/CLK_cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     8.622    UsrClkOut_O/n_0_CLK_cnt[0]_i_2
    SLICE_X85Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     9.062 r  UsrClkOut_O/CLK_cnt_reg[1]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.062    UsrClkOut_O/n_0_CLK_cnt_reg[4]_i_3
    SLICE_X85Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.160 r  UsrClkOut_O/CLK_cnt_reg[5]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.160    UsrClkOut_O/n_0_CLK_cnt_reg[8]_i_3
    SLICE_X85Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.258 r  UsrClkOut_O/CLK_cnt_reg[9]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.258    UsrClkOut_O/n_0_CLK_cnt_reg[12]_i_3
    SLICE_X85Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.356 r  UsrClkOut_O/CLK_cnt_reg[13]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.356    UsrClkOut_O/n_0_CLK_cnt_reg[16]_i_3
    SLICE_X85Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.454 r  UsrClkOut_O/CLK_cnt_reg[17]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.454    UsrClkOut_O/n_0_CLK_cnt_reg[20]_i_3
    SLICE_X85Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     9.719 r  UsrClkOut_O/CLK_cnt_reg[21]_i_3_CARRY4/O[1]
                         net (fo=1, routed)           0.000     9.719    UsrClkOut_O/n_0_CLK_cnt_reg[21]_i_1
    SLICE_X85Y69         FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)   333.333   333.333 r  
    D18                                               0.000   333.333 r  EXTCLK50M
                         net (fo=0)                   0.000   333.333    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   334.732 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   335.735    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   329.370 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   330.228    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073   330.301 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.373   331.675    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.077   331.752 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.260   333.011    ClockManager_0/I
    SLICE_X52Y95         FDCE (Prop_fdce_C_Q)         0.304   333.315 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.964   334.280    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   334.357 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          1.341   335.697    UsrClkOut_O/AD9220_CLK
    SLICE_X85Y69                                                      r  UsrClkOut_O/CLK_cnt_reg[21]/C
                         clock pessimism              0.792   336.490    
                         clock uncertainty           -0.052   336.438    
    SLICE_X85Y69         FDCE (Setup_fdce_C_D)        0.059   336.497    UsrClkOut_O/CLK_cnt_reg[21]
  -------------------------------------------------------------------
                         required time                        336.497    
                         arrival time                          -9.719    
  -------------------------------------------------------------------
                         slack                                326.779    

Slack (MET) :             326.785ns  (required time - arrival time)
  Source:                 UsrClkOut_O/CLK_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Destination:            UsrClkOut_O/CLK_cnt_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            333.333ns  (CLK_3M rise@333.333ns - CLK_3M rise@0.000ns)
  Data Path Delay:        6.526ns  (logic 2.294ns (35.151%)  route 4.232ns (64.849%))
  Logic Levels:           11  (CARRY4=9 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.364ns = ( 335.698 - 333.333 ) 
    Source Clock Delay      (SCD):    3.187ns
    Clock Pessimism Removal (CPR):    0.792ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.075ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.372     0.164    ClockManager_0/I
    SLICE_X52Y95         FDCE (Prop_fdce_C_Q)         0.379     0.543 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           1.108     1.651    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     1.732 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          1.455     3.187    UsrClkOut_O/AD9220_CLK
    SLICE_X85Y64                                                      r  UsrClkOut_O/CLK_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y64         FDCE (Prop_fdce_C_Q)         0.379     3.566 r  UsrClkOut_O/CLK_cnt_reg[2]/Q
                         net (fo=7, routed)           0.517     4.082    UsrClkOut_O/CLK_cnt_reg[2]
    SLICE_X87Y64         LUT6 (Prop_lut6_I3_O)        0.105     4.187 r  UsrClkOut_O/CLK_cnt[0]_i_24/O
                         net (fo=1, routed)           1.434     5.621    UsrClkOut_O/n_0_CLK_cnt[0]_i_24
    SLICE_X87Y66         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418     6.039 r  UsrClkOut_O/CLK_cnt_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.039    UsrClkOut_O/n_0_CLK_cnt_reg[0]_i_13
    SLICE_X87Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.137 r  UsrClkOut_O/CLK_cnt_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.137    UsrClkOut_O/n_0_CLK_cnt_reg[0]_i_4
    SLICE_X87Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.235 f  UsrClkOut_O/CLK_cnt_reg[0]_i_3/CO[3]
                         net (fo=25, routed)          2.281     8.517    UsrClkOut_O/load
    SLICE_X85Y64         LUT2 (Prop_lut2_I1_O)        0.105     8.622 r  UsrClkOut_O/CLK_cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     8.622    UsrClkOut_O/n_0_CLK_cnt[0]_i_2
    SLICE_X85Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     9.062 r  UsrClkOut_O/CLK_cnt_reg[1]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.062    UsrClkOut_O/n_0_CLK_cnt_reg[4]_i_3
    SLICE_X85Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.160 r  UsrClkOut_O/CLK_cnt_reg[5]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.160    UsrClkOut_O/n_0_CLK_cnt_reg[8]_i_3
    SLICE_X85Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.258 r  UsrClkOut_O/CLK_cnt_reg[9]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.258    UsrClkOut_O/n_0_CLK_cnt_reg[12]_i_3
    SLICE_X85Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.356 r  UsrClkOut_O/CLK_cnt_reg[13]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.356    UsrClkOut_O/n_0_CLK_cnt_reg[16]_i_3
    SLICE_X85Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.454 r  UsrClkOut_O/CLK_cnt_reg[17]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.454    UsrClkOut_O/n_0_CLK_cnt_reg[20]_i_3
    SLICE_X85Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.259     9.713 r  UsrClkOut_O/CLK_cnt_reg[21]_i_3_CARRY4/O[3]
                         net (fo=1, routed)           0.000     9.713    UsrClkOut_O/n_0_CLK_cnt_reg[23]_i_1
    SLICE_X85Y69         FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)   333.333   333.333 r  
    D18                                               0.000   333.333 r  EXTCLK50M
                         net (fo=0)                   0.000   333.333    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   334.732 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   335.735    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   329.370 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   330.228    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073   330.301 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.373   331.675    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.077   331.752 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.260   333.011    ClockManager_0/I
    SLICE_X52Y95         FDCE (Prop_fdce_C_Q)         0.304   333.315 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.964   334.280    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   334.357 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          1.341   335.697    UsrClkOut_O/AD9220_CLK
    SLICE_X85Y69                                                      r  UsrClkOut_O/CLK_cnt_reg[23]/C
                         clock pessimism              0.792   336.490    
                         clock uncertainty           -0.052   336.438    
    SLICE_X85Y69         FDCE (Setup_fdce_C_D)        0.059   336.497    UsrClkOut_O/CLK_cnt_reg[23]
  -------------------------------------------------------------------
                         required time                        336.497    
                         arrival time                          -9.713    
  -------------------------------------------------------------------
                         slack                                326.785    

Slack (MET) :             326.845ns  (required time - arrival time)
  Source:                 UsrClkOut_O/CLK_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Destination:            UsrClkOut_O/CLK_cnt_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            333.333ns  (CLK_3M rise@333.333ns - CLK_3M rise@0.000ns)
  Data Path Delay:        6.466ns  (logic 2.234ns (34.549%)  route 4.232ns (65.451%))
  Logic Levels:           11  (CARRY4=9 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.364ns = ( 335.698 - 333.333 ) 
    Source Clock Delay      (SCD):    3.187ns
    Clock Pessimism Removal (CPR):    0.792ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.075ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.372     0.164    ClockManager_0/I
    SLICE_X52Y95         FDCE (Prop_fdce_C_Q)         0.379     0.543 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           1.108     1.651    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     1.732 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          1.455     3.187    UsrClkOut_O/AD9220_CLK
    SLICE_X85Y64                                                      r  UsrClkOut_O/CLK_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y64         FDCE (Prop_fdce_C_Q)         0.379     3.566 r  UsrClkOut_O/CLK_cnt_reg[2]/Q
                         net (fo=7, routed)           0.517     4.082    UsrClkOut_O/CLK_cnt_reg[2]
    SLICE_X87Y64         LUT6 (Prop_lut6_I3_O)        0.105     4.187 r  UsrClkOut_O/CLK_cnt[0]_i_24/O
                         net (fo=1, routed)           1.434     5.621    UsrClkOut_O/n_0_CLK_cnt[0]_i_24
    SLICE_X87Y66         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418     6.039 r  UsrClkOut_O/CLK_cnt_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.039    UsrClkOut_O/n_0_CLK_cnt_reg[0]_i_13
    SLICE_X87Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.137 r  UsrClkOut_O/CLK_cnt_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.137    UsrClkOut_O/n_0_CLK_cnt_reg[0]_i_4
    SLICE_X87Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.235 f  UsrClkOut_O/CLK_cnt_reg[0]_i_3/CO[3]
                         net (fo=25, routed)          2.281     8.517    UsrClkOut_O/load
    SLICE_X85Y64         LUT2 (Prop_lut2_I1_O)        0.105     8.622 r  UsrClkOut_O/CLK_cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     8.622    UsrClkOut_O/n_0_CLK_cnt[0]_i_2
    SLICE_X85Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     9.062 r  UsrClkOut_O/CLK_cnt_reg[1]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.062    UsrClkOut_O/n_0_CLK_cnt_reg[4]_i_3
    SLICE_X85Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.160 r  UsrClkOut_O/CLK_cnt_reg[5]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.160    UsrClkOut_O/n_0_CLK_cnt_reg[8]_i_3
    SLICE_X85Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.258 r  UsrClkOut_O/CLK_cnt_reg[9]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.258    UsrClkOut_O/n_0_CLK_cnt_reg[12]_i_3
    SLICE_X85Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.356 r  UsrClkOut_O/CLK_cnt_reg[13]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.356    UsrClkOut_O/n_0_CLK_cnt_reg[16]_i_3
    SLICE_X85Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.454 r  UsrClkOut_O/CLK_cnt_reg[17]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.454    UsrClkOut_O/n_0_CLK_cnt_reg[20]_i_3
    SLICE_X85Y69         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     9.653 r  UsrClkOut_O/CLK_cnt_reg[21]_i_3_CARRY4/O[2]
                         net (fo=1, routed)           0.000     9.653    UsrClkOut_O/n_0_CLK_cnt_reg[22]_i_1
    SLICE_X85Y69         FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)   333.333   333.333 r  
    D18                                               0.000   333.333 r  EXTCLK50M
                         net (fo=0)                   0.000   333.333    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   334.732 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   335.735    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   329.370 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   330.228    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073   330.301 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.373   331.675    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.077   331.752 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.260   333.011    ClockManager_0/I
    SLICE_X52Y95         FDCE (Prop_fdce_C_Q)         0.304   333.315 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.964   334.280    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   334.357 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          1.341   335.697    UsrClkOut_O/AD9220_CLK
    SLICE_X85Y69                                                      r  UsrClkOut_O/CLK_cnt_reg[22]/C
                         clock pessimism              0.792   336.490    
                         clock uncertainty           -0.052   336.438    
    SLICE_X85Y69         FDCE (Setup_fdce_C_D)        0.059   336.497    UsrClkOut_O/CLK_cnt_reg[22]
  -------------------------------------------------------------------
                         required time                        336.497    
                         arrival time                          -9.653    
  -------------------------------------------------------------------
                         slack                                326.845    

Slack (MET) :             326.863ns  (required time - arrival time)
  Source:                 UsrClkOut_O/CLK_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Destination:            UsrClkOut_O/CLK_cnt_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            333.333ns  (CLK_3M rise@333.333ns - CLK_3M rise@0.000ns)
  Data Path Delay:        6.448ns  (logic 2.216ns (34.366%)  route 4.232ns (65.634%))
  Logic Levels:           11  (CARRY4=9 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.364ns = ( 335.698 - 333.333 ) 
    Source Clock Delay      (SCD):    3.187ns
    Clock Pessimism Removal (CPR):    0.792ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.075ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.372     0.164    ClockManager_0/I
    SLICE_X52Y95         FDCE (Prop_fdce_C_Q)         0.379     0.543 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           1.108     1.651    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     1.732 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          1.455     3.187    UsrClkOut_O/AD9220_CLK
    SLICE_X85Y64                                                      r  UsrClkOut_O/CLK_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y64         FDCE (Prop_fdce_C_Q)         0.379     3.566 r  UsrClkOut_O/CLK_cnt_reg[2]/Q
                         net (fo=7, routed)           0.517     4.082    UsrClkOut_O/CLK_cnt_reg[2]
    SLICE_X87Y64         LUT6 (Prop_lut6_I3_O)        0.105     4.187 r  UsrClkOut_O/CLK_cnt[0]_i_24/O
                         net (fo=1, routed)           1.434     5.621    UsrClkOut_O/n_0_CLK_cnt[0]_i_24
    SLICE_X87Y66         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418     6.039 r  UsrClkOut_O/CLK_cnt_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.039    UsrClkOut_O/n_0_CLK_cnt_reg[0]_i_13
    SLICE_X87Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.137 r  UsrClkOut_O/CLK_cnt_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.137    UsrClkOut_O/n_0_CLK_cnt_reg[0]_i_4
    SLICE_X87Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.235 f  UsrClkOut_O/CLK_cnt_reg[0]_i_3/CO[3]
                         net (fo=25, routed)          2.281     8.517    UsrClkOut_O/load
    SLICE_X85Y64         LUT2 (Prop_lut2_I1_O)        0.105     8.622 r  UsrClkOut_O/CLK_cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     8.622    UsrClkOut_O/n_0_CLK_cnt[0]_i_2
    SLICE_X85Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     9.062 r  UsrClkOut_O/CLK_cnt_reg[1]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.062    UsrClkOut_O/n_0_CLK_cnt_reg[4]_i_3
    SLICE_X85Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.160 r  UsrClkOut_O/CLK_cnt_reg[5]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.160    UsrClkOut_O/n_0_CLK_cnt_reg[8]_i_3
    SLICE_X85Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.258 r  UsrClkOut_O/CLK_cnt_reg[9]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.258    UsrClkOut_O/n_0_CLK_cnt_reg[12]_i_3
    SLICE_X85Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.356 r  UsrClkOut_O/CLK_cnt_reg[13]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.356    UsrClkOut_O/n_0_CLK_cnt_reg[16]_i_3
    SLICE_X85Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.454 r  UsrClkOut_O/CLK_cnt_reg[17]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.454    UsrClkOut_O/n_0_CLK_cnt_reg[20]_i_3
    SLICE_X85Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     9.635 r  UsrClkOut_O/CLK_cnt_reg[21]_i_3_CARRY4/O[0]
                         net (fo=1, routed)           0.000     9.635    UsrClkOut_O/n_0_CLK_cnt_reg[20]_i_1
    SLICE_X85Y69         FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)   333.333   333.333 r  
    D18                                               0.000   333.333 r  EXTCLK50M
                         net (fo=0)                   0.000   333.333    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   334.732 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   335.735    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   329.370 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   330.228    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073   330.301 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.373   331.675    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.077   331.752 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.260   333.011    ClockManager_0/I
    SLICE_X52Y95         FDCE (Prop_fdce_C_Q)         0.304   333.315 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.964   334.280    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   334.357 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          1.341   335.697    UsrClkOut_O/AD9220_CLK
    SLICE_X85Y69                                                      r  UsrClkOut_O/CLK_cnt_reg[20]/C
                         clock pessimism              0.792   336.490    
                         clock uncertainty           -0.052   336.438    
    SLICE_X85Y69         FDCE (Setup_fdce_C_D)        0.059   336.497    UsrClkOut_O/CLK_cnt_reg[20]
  -------------------------------------------------------------------
                         required time                        336.497    
                         arrival time                          -9.635    
  -------------------------------------------------------------------
                         slack                                326.863    

Slack (MET) :             326.878ns  (required time - arrival time)
  Source:                 UsrClkOut_O/CLK_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Destination:            UsrClkOut_O/CLK_cnt_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            333.333ns  (CLK_3M rise@333.333ns - CLK_3M rise@0.000ns)
  Data Path Delay:        6.434ns  (logic 2.202ns (34.223%)  route 4.232ns (65.777%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.365ns = ( 335.699 - 333.333 ) 
    Source Clock Delay      (SCD):    3.187ns
    Clock Pessimism Removal (CPR):    0.792ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.075ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.372     0.164    ClockManager_0/I
    SLICE_X52Y95         FDCE (Prop_fdce_C_Q)         0.379     0.543 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           1.108     1.651    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     1.732 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          1.455     3.187    UsrClkOut_O/AD9220_CLK
    SLICE_X85Y64                                                      r  UsrClkOut_O/CLK_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y64         FDCE (Prop_fdce_C_Q)         0.379     3.566 r  UsrClkOut_O/CLK_cnt_reg[2]/Q
                         net (fo=7, routed)           0.517     4.082    UsrClkOut_O/CLK_cnt_reg[2]
    SLICE_X87Y64         LUT6 (Prop_lut6_I3_O)        0.105     4.187 r  UsrClkOut_O/CLK_cnt[0]_i_24/O
                         net (fo=1, routed)           1.434     5.621    UsrClkOut_O/n_0_CLK_cnt[0]_i_24
    SLICE_X87Y66         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418     6.039 r  UsrClkOut_O/CLK_cnt_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.039    UsrClkOut_O/n_0_CLK_cnt_reg[0]_i_13
    SLICE_X87Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.137 r  UsrClkOut_O/CLK_cnt_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.137    UsrClkOut_O/n_0_CLK_cnt_reg[0]_i_4
    SLICE_X87Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.235 f  UsrClkOut_O/CLK_cnt_reg[0]_i_3/CO[3]
                         net (fo=25, routed)          2.281     8.517    UsrClkOut_O/load
    SLICE_X85Y64         LUT2 (Prop_lut2_I1_O)        0.105     8.622 r  UsrClkOut_O/CLK_cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     8.622    UsrClkOut_O/n_0_CLK_cnt[0]_i_2
    SLICE_X85Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     9.062 r  UsrClkOut_O/CLK_cnt_reg[1]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.062    UsrClkOut_O/n_0_CLK_cnt_reg[4]_i_3
    SLICE_X85Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.160 r  UsrClkOut_O/CLK_cnt_reg[5]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.160    UsrClkOut_O/n_0_CLK_cnt_reg[8]_i_3
    SLICE_X85Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.258 r  UsrClkOut_O/CLK_cnt_reg[9]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.258    UsrClkOut_O/n_0_CLK_cnt_reg[12]_i_3
    SLICE_X85Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.356 r  UsrClkOut_O/CLK_cnt_reg[13]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.356    UsrClkOut_O/n_0_CLK_cnt_reg[16]_i_3
    SLICE_X85Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     9.621 r  UsrClkOut_O/CLK_cnt_reg[17]_i_3_CARRY4/O[1]
                         net (fo=1, routed)           0.000     9.621    UsrClkOut_O/n_0_CLK_cnt_reg[17]_i_1
    SLICE_X85Y68         FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)   333.333   333.333 r  
    D18                                               0.000   333.333 r  EXTCLK50M
                         net (fo=0)                   0.000   333.333    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   334.732 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   335.735    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   329.370 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   330.228    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073   330.301 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.373   331.675    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.077   331.752 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.260   333.011    ClockManager_0/I
    SLICE_X52Y95         FDCE (Prop_fdce_C_Q)         0.304   333.315 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.964   334.280    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   334.357 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          1.342   335.698    UsrClkOut_O/AD9220_CLK
    SLICE_X85Y68                                                      r  UsrClkOut_O/CLK_cnt_reg[17]/C
                         clock pessimism              0.792   336.491    
                         clock uncertainty           -0.052   336.439    
    SLICE_X85Y68         FDCE (Setup_fdce_C_D)        0.059   336.498    UsrClkOut_O/CLK_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                        336.498    
                         arrival time                          -9.621    
  -------------------------------------------------------------------
                         slack                                326.878    

Slack (MET) :             326.884ns  (required time - arrival time)
  Source:                 UsrClkOut_O/CLK_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Destination:            UsrClkOut_O/CLK_cnt_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            333.333ns  (CLK_3M rise@333.333ns - CLK_3M rise@0.000ns)
  Data Path Delay:        6.428ns  (logic 2.196ns (34.162%)  route 4.232ns (65.838%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.365ns = ( 335.699 - 333.333 ) 
    Source Clock Delay      (SCD):    3.187ns
    Clock Pessimism Removal (CPR):    0.792ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.075ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.372     0.164    ClockManager_0/I
    SLICE_X52Y95         FDCE (Prop_fdce_C_Q)         0.379     0.543 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           1.108     1.651    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     1.732 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          1.455     3.187    UsrClkOut_O/AD9220_CLK
    SLICE_X85Y64                                                      r  UsrClkOut_O/CLK_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y64         FDCE (Prop_fdce_C_Q)         0.379     3.566 r  UsrClkOut_O/CLK_cnt_reg[2]/Q
                         net (fo=7, routed)           0.517     4.082    UsrClkOut_O/CLK_cnt_reg[2]
    SLICE_X87Y64         LUT6 (Prop_lut6_I3_O)        0.105     4.187 r  UsrClkOut_O/CLK_cnt[0]_i_24/O
                         net (fo=1, routed)           1.434     5.621    UsrClkOut_O/n_0_CLK_cnt[0]_i_24
    SLICE_X87Y66         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418     6.039 r  UsrClkOut_O/CLK_cnt_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.039    UsrClkOut_O/n_0_CLK_cnt_reg[0]_i_13
    SLICE_X87Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.137 r  UsrClkOut_O/CLK_cnt_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.137    UsrClkOut_O/n_0_CLK_cnt_reg[0]_i_4
    SLICE_X87Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.235 f  UsrClkOut_O/CLK_cnt_reg[0]_i_3/CO[3]
                         net (fo=25, routed)          2.281     8.517    UsrClkOut_O/load
    SLICE_X85Y64         LUT2 (Prop_lut2_I1_O)        0.105     8.622 r  UsrClkOut_O/CLK_cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     8.622    UsrClkOut_O/n_0_CLK_cnt[0]_i_2
    SLICE_X85Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     9.062 r  UsrClkOut_O/CLK_cnt_reg[1]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.062    UsrClkOut_O/n_0_CLK_cnt_reg[4]_i_3
    SLICE_X85Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.160 r  UsrClkOut_O/CLK_cnt_reg[5]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.160    UsrClkOut_O/n_0_CLK_cnt_reg[8]_i_3
    SLICE_X85Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.258 r  UsrClkOut_O/CLK_cnt_reg[9]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.258    UsrClkOut_O/n_0_CLK_cnt_reg[12]_i_3
    SLICE_X85Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.356 r  UsrClkOut_O/CLK_cnt_reg[13]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.356    UsrClkOut_O/n_0_CLK_cnt_reg[16]_i_3
    SLICE_X85Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.259     9.615 r  UsrClkOut_O/CLK_cnt_reg[17]_i_3_CARRY4/O[3]
                         net (fo=1, routed)           0.000     9.615    UsrClkOut_O/n_0_CLK_cnt_reg[19]_i_1
    SLICE_X85Y68         FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)   333.333   333.333 r  
    D18                                               0.000   333.333 r  EXTCLK50M
                         net (fo=0)                   0.000   333.333    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   334.732 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   335.735    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   329.370 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   330.228    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073   330.301 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.373   331.675    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.077   331.752 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.260   333.011    ClockManager_0/I
    SLICE_X52Y95         FDCE (Prop_fdce_C_Q)         0.304   333.315 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.964   334.280    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   334.357 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          1.342   335.698    UsrClkOut_O/AD9220_CLK
    SLICE_X85Y68                                                      r  UsrClkOut_O/CLK_cnt_reg[19]/C
                         clock pessimism              0.792   336.491    
                         clock uncertainty           -0.052   336.439    
    SLICE_X85Y68         FDCE (Setup_fdce_C_D)        0.059   336.498    UsrClkOut_O/CLK_cnt_reg[19]
  -------------------------------------------------------------------
                         required time                        336.498    
                         arrival time                          -9.615    
  -------------------------------------------------------------------
                         slack                                326.884    

Slack (MET) :             326.944ns  (required time - arrival time)
  Source:                 UsrClkOut_O/CLK_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Destination:            UsrClkOut_O/CLK_cnt_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            333.333ns  (CLK_3M rise@333.333ns - CLK_3M rise@0.000ns)
  Data Path Delay:        6.368ns  (logic 2.136ns (33.542%)  route 4.232ns (66.458%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.365ns = ( 335.699 - 333.333 ) 
    Source Clock Delay      (SCD):    3.187ns
    Clock Pessimism Removal (CPR):    0.792ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.075ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.372     0.164    ClockManager_0/I
    SLICE_X52Y95         FDCE (Prop_fdce_C_Q)         0.379     0.543 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           1.108     1.651    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     1.732 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          1.455     3.187    UsrClkOut_O/AD9220_CLK
    SLICE_X85Y64                                                      r  UsrClkOut_O/CLK_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y64         FDCE (Prop_fdce_C_Q)         0.379     3.566 r  UsrClkOut_O/CLK_cnt_reg[2]/Q
                         net (fo=7, routed)           0.517     4.082    UsrClkOut_O/CLK_cnt_reg[2]
    SLICE_X87Y64         LUT6 (Prop_lut6_I3_O)        0.105     4.187 r  UsrClkOut_O/CLK_cnt[0]_i_24/O
                         net (fo=1, routed)           1.434     5.621    UsrClkOut_O/n_0_CLK_cnt[0]_i_24
    SLICE_X87Y66         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418     6.039 r  UsrClkOut_O/CLK_cnt_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.039    UsrClkOut_O/n_0_CLK_cnt_reg[0]_i_13
    SLICE_X87Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.137 r  UsrClkOut_O/CLK_cnt_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.137    UsrClkOut_O/n_0_CLK_cnt_reg[0]_i_4
    SLICE_X87Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.235 f  UsrClkOut_O/CLK_cnt_reg[0]_i_3/CO[3]
                         net (fo=25, routed)          2.281     8.517    UsrClkOut_O/load
    SLICE_X85Y64         LUT2 (Prop_lut2_I1_O)        0.105     8.622 r  UsrClkOut_O/CLK_cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     8.622    UsrClkOut_O/n_0_CLK_cnt[0]_i_2
    SLICE_X85Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     9.062 r  UsrClkOut_O/CLK_cnt_reg[1]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.062    UsrClkOut_O/n_0_CLK_cnt_reg[4]_i_3
    SLICE_X85Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.160 r  UsrClkOut_O/CLK_cnt_reg[5]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.160    UsrClkOut_O/n_0_CLK_cnt_reg[8]_i_3
    SLICE_X85Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.258 r  UsrClkOut_O/CLK_cnt_reg[9]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.258    UsrClkOut_O/n_0_CLK_cnt_reg[12]_i_3
    SLICE_X85Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.356 r  UsrClkOut_O/CLK_cnt_reg[13]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.356    UsrClkOut_O/n_0_CLK_cnt_reg[16]_i_3
    SLICE_X85Y68         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     9.555 r  UsrClkOut_O/CLK_cnt_reg[17]_i_3_CARRY4/O[2]
                         net (fo=1, routed)           0.000     9.555    UsrClkOut_O/n_0_CLK_cnt_reg[18]_i_1
    SLICE_X85Y68         FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)   333.333   333.333 r  
    D18                                               0.000   333.333 r  EXTCLK50M
                         net (fo=0)                   0.000   333.333    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   334.732 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   335.735    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   329.370 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   330.228    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073   330.301 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.373   331.675    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.077   331.752 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.260   333.011    ClockManager_0/I
    SLICE_X52Y95         FDCE (Prop_fdce_C_Q)         0.304   333.315 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.964   334.280    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   334.357 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          1.342   335.698    UsrClkOut_O/AD9220_CLK
    SLICE_X85Y68                                                      r  UsrClkOut_O/CLK_cnt_reg[18]/C
                         clock pessimism              0.792   336.491    
                         clock uncertainty           -0.052   336.439    
    SLICE_X85Y68         FDCE (Setup_fdce_C_D)        0.059   336.498    UsrClkOut_O/CLK_cnt_reg[18]
  -------------------------------------------------------------------
                         required time                        336.498    
                         arrival time                          -9.555    
  -------------------------------------------------------------------
                         slack                                326.944    

Slack (MET) :             326.962ns  (required time - arrival time)
  Source:                 UsrClkOut_O/CLK_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Destination:            UsrClkOut_O/CLK_cnt_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            333.333ns  (CLK_3M rise@333.333ns - CLK_3M rise@0.000ns)
  Data Path Delay:        6.350ns  (logic 2.118ns (33.353%)  route 4.232ns (66.647%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.365ns = ( 335.699 - 333.333 ) 
    Source Clock Delay      (SCD):    3.187ns
    Clock Pessimism Removal (CPR):    0.792ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.075ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.372     0.164    ClockManager_0/I
    SLICE_X52Y95         FDCE (Prop_fdce_C_Q)         0.379     0.543 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           1.108     1.651    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     1.732 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          1.455     3.187    UsrClkOut_O/AD9220_CLK
    SLICE_X85Y64                                                      r  UsrClkOut_O/CLK_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y64         FDCE (Prop_fdce_C_Q)         0.379     3.566 r  UsrClkOut_O/CLK_cnt_reg[2]/Q
                         net (fo=7, routed)           0.517     4.082    UsrClkOut_O/CLK_cnt_reg[2]
    SLICE_X87Y64         LUT6 (Prop_lut6_I3_O)        0.105     4.187 r  UsrClkOut_O/CLK_cnt[0]_i_24/O
                         net (fo=1, routed)           1.434     5.621    UsrClkOut_O/n_0_CLK_cnt[0]_i_24
    SLICE_X87Y66         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418     6.039 r  UsrClkOut_O/CLK_cnt_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.039    UsrClkOut_O/n_0_CLK_cnt_reg[0]_i_13
    SLICE_X87Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.137 r  UsrClkOut_O/CLK_cnt_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.137    UsrClkOut_O/n_0_CLK_cnt_reg[0]_i_4
    SLICE_X87Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.235 f  UsrClkOut_O/CLK_cnt_reg[0]_i_3/CO[3]
                         net (fo=25, routed)          2.281     8.517    UsrClkOut_O/load
    SLICE_X85Y64         LUT2 (Prop_lut2_I1_O)        0.105     8.622 r  UsrClkOut_O/CLK_cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     8.622    UsrClkOut_O/n_0_CLK_cnt[0]_i_2
    SLICE_X85Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     9.062 r  UsrClkOut_O/CLK_cnt_reg[1]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.062    UsrClkOut_O/n_0_CLK_cnt_reg[4]_i_3
    SLICE_X85Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.160 r  UsrClkOut_O/CLK_cnt_reg[5]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.160    UsrClkOut_O/n_0_CLK_cnt_reg[8]_i_3
    SLICE_X85Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.258 r  UsrClkOut_O/CLK_cnt_reg[9]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.258    UsrClkOut_O/n_0_CLK_cnt_reg[12]_i_3
    SLICE_X85Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.356 r  UsrClkOut_O/CLK_cnt_reg[13]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.356    UsrClkOut_O/n_0_CLK_cnt_reg[16]_i_3
    SLICE_X85Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     9.537 r  UsrClkOut_O/CLK_cnt_reg[17]_i_3_CARRY4/O[0]
                         net (fo=1, routed)           0.000     9.537    UsrClkOut_O/n_0_CLK_cnt_reg[16]_i_1
    SLICE_X85Y68         FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)   333.333   333.333 r  
    D18                                               0.000   333.333 r  EXTCLK50M
                         net (fo=0)                   0.000   333.333    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   334.732 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   335.735    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   329.370 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   330.228    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073   330.301 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.373   331.675    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.077   331.752 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.260   333.011    ClockManager_0/I
    SLICE_X52Y95         FDCE (Prop_fdce_C_Q)         0.304   333.315 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.964   334.280    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   334.357 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          1.342   335.698    UsrClkOut_O/AD9220_CLK
    SLICE_X85Y68                                                      r  UsrClkOut_O/CLK_cnt_reg[16]/C
                         clock pessimism              0.792   336.491    
                         clock uncertainty           -0.052   336.439    
    SLICE_X85Y68         FDCE (Setup_fdce_C_D)        0.059   336.498    UsrClkOut_O/CLK_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                        336.498    
                         arrival time                          -9.537    
  -------------------------------------------------------------------
                         slack                                326.962    

Slack (MET) :             326.977ns  (required time - arrival time)
  Source:                 UsrClkOut_O/CLK_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Destination:            UsrClkOut_O/CLK_cnt_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            333.333ns  (CLK_3M rise@333.333ns - CLK_3M rise@0.000ns)
  Data Path Delay:        6.336ns  (logic 2.104ns (33.206%)  route 4.232ns (66.794%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.366ns = ( 335.700 - 333.333 ) 
    Source Clock Delay      (SCD):    3.187ns
    Clock Pessimism Removal (CPR):    0.792ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.075ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.372     0.164    ClockManager_0/I
    SLICE_X52Y95         FDCE (Prop_fdce_C_Q)         0.379     0.543 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           1.108     1.651    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     1.732 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          1.455     3.187    UsrClkOut_O/AD9220_CLK
    SLICE_X85Y64                                                      r  UsrClkOut_O/CLK_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y64         FDCE (Prop_fdce_C_Q)         0.379     3.566 r  UsrClkOut_O/CLK_cnt_reg[2]/Q
                         net (fo=7, routed)           0.517     4.082    UsrClkOut_O/CLK_cnt_reg[2]
    SLICE_X87Y64         LUT6 (Prop_lut6_I3_O)        0.105     4.187 r  UsrClkOut_O/CLK_cnt[0]_i_24/O
                         net (fo=1, routed)           1.434     5.621    UsrClkOut_O/n_0_CLK_cnt[0]_i_24
    SLICE_X87Y66         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418     6.039 r  UsrClkOut_O/CLK_cnt_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.039    UsrClkOut_O/n_0_CLK_cnt_reg[0]_i_13
    SLICE_X87Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.137 r  UsrClkOut_O/CLK_cnt_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.137    UsrClkOut_O/n_0_CLK_cnt_reg[0]_i_4
    SLICE_X87Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.235 f  UsrClkOut_O/CLK_cnt_reg[0]_i_3/CO[3]
                         net (fo=25, routed)          2.281     8.517    UsrClkOut_O/load
    SLICE_X85Y64         LUT2 (Prop_lut2_I1_O)        0.105     8.622 r  UsrClkOut_O/CLK_cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     8.622    UsrClkOut_O/n_0_CLK_cnt[0]_i_2
    SLICE_X85Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     9.062 r  UsrClkOut_O/CLK_cnt_reg[1]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.062    UsrClkOut_O/n_0_CLK_cnt_reg[4]_i_3
    SLICE_X85Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.160 r  UsrClkOut_O/CLK_cnt_reg[5]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.160    UsrClkOut_O/n_0_CLK_cnt_reg[8]_i_3
    SLICE_X85Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.258 r  UsrClkOut_O/CLK_cnt_reg[9]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.258    UsrClkOut_O/n_0_CLK_cnt_reg[12]_i_3
    SLICE_X85Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     9.523 r  UsrClkOut_O/CLK_cnt_reg[13]_i_3_CARRY4/O[1]
                         net (fo=1, routed)           0.000     9.523    UsrClkOut_O/n_0_CLK_cnt_reg[13]_i_1
    SLICE_X85Y67         FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)   333.333   333.333 r  
    D18                                               0.000   333.333 r  EXTCLK50M
                         net (fo=0)                   0.000   333.333    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   334.732 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   335.735    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   329.370 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   330.228    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073   330.301 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.373   331.675    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.077   331.752 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.260   333.011    ClockManager_0/I
    SLICE_X52Y95         FDCE (Prop_fdce_C_Q)         0.304   333.315 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.964   334.280    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   334.357 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          1.343   335.699    UsrClkOut_O/AD9220_CLK
    SLICE_X85Y67                                                      r  UsrClkOut_O/CLK_cnt_reg[13]/C
                         clock pessimism              0.792   336.492    
                         clock uncertainty           -0.052   336.440    
    SLICE_X85Y67         FDCE (Setup_fdce_C_D)        0.059   336.499    UsrClkOut_O/CLK_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                        336.499    
                         arrival time                          -9.523    
  -------------------------------------------------------------------
                         slack                                326.977    

Slack (MET) :             326.983ns  (required time - arrival time)
  Source:                 UsrClkOut_O/CLK_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Destination:            UsrClkOut_O/CLK_cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            333.333ns  (CLK_3M rise@333.333ns - CLK_3M rise@0.000ns)
  Data Path Delay:        6.330ns  (logic 2.098ns (33.143%)  route 4.232ns (66.857%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.366ns = ( 335.700 - 333.333 ) 
    Source Clock Delay      (SCD):    3.187ns
    Clock Pessimism Removal (CPR):    0.792ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.075ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.372     0.164    ClockManager_0/I
    SLICE_X52Y95         FDCE (Prop_fdce_C_Q)         0.379     0.543 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           1.108     1.651    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     1.732 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          1.455     3.187    UsrClkOut_O/AD9220_CLK
    SLICE_X85Y64                                                      r  UsrClkOut_O/CLK_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y64         FDCE (Prop_fdce_C_Q)         0.379     3.566 r  UsrClkOut_O/CLK_cnt_reg[2]/Q
                         net (fo=7, routed)           0.517     4.082    UsrClkOut_O/CLK_cnt_reg[2]
    SLICE_X87Y64         LUT6 (Prop_lut6_I3_O)        0.105     4.187 r  UsrClkOut_O/CLK_cnt[0]_i_24/O
                         net (fo=1, routed)           1.434     5.621    UsrClkOut_O/n_0_CLK_cnt[0]_i_24
    SLICE_X87Y66         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418     6.039 r  UsrClkOut_O/CLK_cnt_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.039    UsrClkOut_O/n_0_CLK_cnt_reg[0]_i_13
    SLICE_X87Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.137 r  UsrClkOut_O/CLK_cnt_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.137    UsrClkOut_O/n_0_CLK_cnt_reg[0]_i_4
    SLICE_X87Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.235 f  UsrClkOut_O/CLK_cnt_reg[0]_i_3/CO[3]
                         net (fo=25, routed)          2.281     8.517    UsrClkOut_O/load
    SLICE_X85Y64         LUT2 (Prop_lut2_I1_O)        0.105     8.622 r  UsrClkOut_O/CLK_cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     8.622    UsrClkOut_O/n_0_CLK_cnt[0]_i_2
    SLICE_X85Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     9.062 r  UsrClkOut_O/CLK_cnt_reg[1]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.062    UsrClkOut_O/n_0_CLK_cnt_reg[4]_i_3
    SLICE_X85Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.160 r  UsrClkOut_O/CLK_cnt_reg[5]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.160    UsrClkOut_O/n_0_CLK_cnt_reg[8]_i_3
    SLICE_X85Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.258 r  UsrClkOut_O/CLK_cnt_reg[9]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.258    UsrClkOut_O/n_0_CLK_cnt_reg[12]_i_3
    SLICE_X85Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.259     9.517 r  UsrClkOut_O/CLK_cnt_reg[13]_i_3_CARRY4/O[3]
                         net (fo=1, routed)           0.000     9.517    UsrClkOut_O/n_0_CLK_cnt_reg[15]_i_1
    SLICE_X85Y67         FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)   333.333   333.333 r  
    D18                                               0.000   333.333 r  EXTCLK50M
                         net (fo=0)                   0.000   333.333    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   334.732 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   335.735    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   329.370 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   330.228    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073   330.301 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.373   331.675    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.077   331.752 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.260   333.011    ClockManager_0/I
    SLICE_X52Y95         FDCE (Prop_fdce_C_Q)         0.304   333.315 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.964   334.280    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   334.357 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          1.343   335.699    UsrClkOut_O/AD9220_CLK
    SLICE_X85Y67                                                      r  UsrClkOut_O/CLK_cnt_reg[15]/C
                         clock pessimism              0.792   336.492    
                         clock uncertainty           -0.052   336.440    
    SLICE_X85Y67         FDCE (Setup_fdce_C_D)        0.059   336.499    UsrClkOut_O/CLK_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                        336.499    
                         arrival time                          -9.517    
  -------------------------------------------------------------------
                         slack                                326.983    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 TriggerManager_0/InterclockTrigger_AdcTrigger/DelayedSynchTriggerInExtended_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Destination:            TriggerManager_0/InterclockTrigger_AdcTrigger/TRIGGER_OUT_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_3M rise@0.000ns - CLK_3M rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.227ns (81.240%)  route 0.052ns (18.760%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.088ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.564    -0.322    ClockManager_0/I
    SLICE_X52Y95         FDCE (Prop_fdce_C_Q)         0.141    -0.181 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.503     0.322    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.348 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          0.572     0.920    TriggerManager_0/InterclockTrigger_AdcTrigger/AD9220_CLK
    SLICE_X15Y100                                                     r  TriggerManager_0/InterclockTrigger_AdcTrigger/DelayedSynchTriggerInExtended_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y100        FDRE (Prop_fdre_C_Q)         0.128     1.048 f  TriggerManager_0/InterclockTrigger_AdcTrigger/DelayedSynchTriggerInExtended_reg/Q
                         net (fo=1, routed)           0.052     1.100    TriggerManager_0/InterclockTrigger_AdcTrigger/Synchronizer_TriggerInExtended/DelayedSynchTriggerInExtended
    SLICE_X15Y100        LUT2 (Prop_lut2_I1_O)        0.099     1.199 r  TriggerManager_0/InterclockTrigger_AdcTrigger/Synchronizer_TriggerInExtended/TRIGGER_OUT_i_1/O
                         net (fo=1, routed)           0.000     1.199    TriggerManager_0/InterclockTrigger_AdcTrigger/n_0_Synchronizer_TriggerInExtended
    SLICE_X15Y100        FDRE                                         r  TriggerManager_0/InterclockTrigger_AdcTrigger/TRIGGER_OUT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.834    -0.532    ClockManager_0/I
    SLICE_X52Y95         FDCE (Prop_fdce_C_Q)         0.175    -0.357 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.573     0.216    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.245 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          0.843     1.088    TriggerManager_0/InterclockTrigger_AdcTrigger/AD9220_CLK
    SLICE_X15Y100                                                     r  TriggerManager_0/InterclockTrigger_AdcTrigger/TRIGGER_OUT_reg/C
                         clock pessimism             -0.168     0.920    
    SLICE_X15Y100        FDRE (Hold_fdre_C_D)         0.091     1.011    TriggerManager_0/InterclockTrigger_AdcTrigger/TRIGGER_OUT_reg
  -------------------------------------------------------------------
                         required time                         -1.011    
                         arrival time                           1.199    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 ADC_0/ADC_Controller_0/SynchEdgeDetector_0/Synchronizer_0/DoubleFFSynchronizerFF2/C
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Destination:            ADC_0/ADC_Controller_0/SynchEdgeDetector_0/DelayedDin_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_3M rise@0.000ns - CLK_3M rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.164ns (41.072%)  route 0.235ns (58.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.086ns
    Source Clock Delay      (SCD):    0.917ns
    Clock Pessimism Removal (CPR):    0.131ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.564    -0.322    ClockManager_0/I
    SLICE_X52Y95         FDCE (Prop_fdce_C_Q)         0.141    -0.181 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.503     0.322    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.348 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          0.569     0.917    ADC_0/ADC_Controller_0/SynchEdgeDetector_0/Synchronizer_0/AD9220_CLK
    SLICE_X14Y139                                                     r  ADC_0/ADC_Controller_0/SynchEdgeDetector_0/Synchronizer_0/DoubleFFSynchronizerFF2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y139        FDCE (Prop_fdce_C_Q)         0.164     1.081 r  ADC_0/ADC_Controller_0/SynchEdgeDetector_0/Synchronizer_0/DoubleFFSynchronizerFF2/Q
                         net (fo=2, routed)           0.235     1.316    ADC_0/ADC_Controller_0/SynchEdgeDetector_0/n_1_Synchronizer_0
    SLICE_X11Y141        FDCE                                         r  ADC_0/ADC_Controller_0/SynchEdgeDetector_0/DelayedDin_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.834    -0.532    ClockManager_0/I
    SLICE_X52Y95         FDCE (Prop_fdce_C_Q)         0.175    -0.357 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.573     0.216    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.245 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          0.840     1.086    ADC_0/ADC_Controller_0/SynchEdgeDetector_0/AD9220_CLK
    SLICE_X11Y141                                                     r  ADC_0/ADC_Controller_0/SynchEdgeDetector_0/DelayedDin_reg/C
                         clock pessimism             -0.131     0.955    
    SLICE_X11Y141        FDCE (Hold_fdce_C_D)         0.070     1.025    ADC_0/ADC_Controller_0/SynchEdgeDetector_0/DelayedDin_reg
  -------------------------------------------------------------------
                         required time                         -1.025    
                         arrival time                           1.316    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 TriggerManager_0/InterclockTrigger_AdcTrigger/Synchronizer_TriggerInExtended/DoubleFFSynchronizerFF2/C
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Destination:            TriggerManager_0/InterclockTrigger_AdcTrigger/DelayedSynchTriggerInExtended_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_3M rise@0.000ns - CLK_3M rise@0.000ns)
  Data Path Delay:        0.659ns  (logic 0.164ns (24.876%)  route 0.495ns (75.124%))
  Logic Levels:           0  
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.088ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    -0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.564    -0.322    ClockManager_0/I
    SLICE_X52Y95         FDCE (Prop_fdce_C_Q)         0.141    -0.181 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.503     0.322    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.348 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          0.560     0.908    TriggerManager_0/InterclockTrigger_AdcTrigger/Synchronizer_TriggerInExtended/AD9220_CLK
    SLICE_X14Y75                                                      r  TriggerManager_0/InterclockTrigger_AdcTrigger/Synchronizer_TriggerInExtended/DoubleFFSynchronizerFF2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y75         FDCE (Prop_fdce_C_Q)         0.164     1.072 r  TriggerManager_0/InterclockTrigger_AdcTrigger/Synchronizer_TriggerInExtended/DoubleFFSynchronizerFF2/Q
                         net (fo=3, routed)           0.495     1.567    TriggerManager_0/InterclockTrigger_AdcTrigger/DIN
    SLICE_X15Y100        FDRE                                         r  TriggerManager_0/InterclockTrigger_AdcTrigger/DelayedSynchTriggerInExtended_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.834    -0.532    ClockManager_0/I
    SLICE_X52Y95         FDCE (Prop_fdce_C_Q)         0.175    -0.357 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.573     0.216    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.245 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          0.843     1.088    TriggerManager_0/InterclockTrigger_AdcTrigger/AD9220_CLK
    SLICE_X15Y100                                                     r  TriggerManager_0/InterclockTrigger_AdcTrigger/DelayedSynchTriggerInExtended_reg/C
                         clock pessimism              0.103     1.191    
    SLICE_X15Y100        FDRE (Hold_fdre_C_D)         0.075     1.266    TriggerManager_0/InterclockTrigger_AdcTrigger/DelayedSynchTriggerInExtended_reg
  -------------------------------------------------------------------
                         required time                         -1.266    
                         arrival time                           1.567    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 TriggerManager_0/InterclockTrigger_AdcTrigger/Synchronizer_TriggerInExtended/DoubleFFSynchronizerFF1/C
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Destination:            TriggerManager_0/InterclockTrigger_AdcTrigger/Synchronizer_TriggerInExtended/DoubleFFSynchronizerFF2/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_3M rise@0.000ns - CLK_3M rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.164ns (45.371%)  route 0.197ns (54.629%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.073ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.564    -0.322    ClockManager_0/I
    SLICE_X52Y95         FDCE (Prop_fdce_C_Q)         0.141    -0.181 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.503     0.322    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.348 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          0.560     0.908    TriggerManager_0/InterclockTrigger_AdcTrigger/Synchronizer_TriggerInExtended/AD9220_CLK
    SLICE_X14Y75                                                      r  TriggerManager_0/InterclockTrigger_AdcTrigger/Synchronizer_TriggerInExtended/DoubleFFSynchronizerFF1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y75         FDCE (Prop_fdce_C_Q)         0.164     1.072 r  TriggerManager_0/InterclockTrigger_AdcTrigger/Synchronizer_TriggerInExtended/DoubleFFSynchronizerFF1/Q
                         net (fo=1, routed)           0.197     1.269    TriggerManager_0/InterclockTrigger_AdcTrigger/Synchronizer_TriggerInExtended/temp
    SLICE_X14Y75         FDCE                                         r  TriggerManager_0/InterclockTrigger_AdcTrigger/Synchronizer_TriggerInExtended/DoubleFFSynchronizerFF2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.834    -0.532    ClockManager_0/I
    SLICE_X52Y95         FDCE (Prop_fdce_C_Q)         0.175    -0.357 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.573     0.216    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.245 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          0.828     1.073    TriggerManager_0/InterclockTrigger_AdcTrigger/Synchronizer_TriggerInExtended/AD9220_CLK
    SLICE_X14Y75                                                      r  TriggerManager_0/InterclockTrigger_AdcTrigger/Synchronizer_TriggerInExtended/DoubleFFSynchronizerFF2/C
                         clock pessimism             -0.165     0.908    
    SLICE_X14Y75         FDCE (Hold_fdce_C_D)         0.052     0.960    TriggerManager_0/InterclockTrigger_AdcTrigger/Synchronizer_TriggerInExtended/DoubleFFSynchronizerFF2
  -------------------------------------------------------------------
                         required time                         -0.960    
                         arrival time                           1.269    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 UsrClkOut_O/CLK_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Destination:            UsrClkOut_O/CLK_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_3M rise@0.000ns - CLK_3M rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.565%)  route 0.169ns (40.435%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.116ns
    Source Clock Delay      (SCD):    0.948ns
    Clock Pessimism Removal (CPR):    0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.564    -0.322    ClockManager_0/I
    SLICE_X52Y95         FDCE (Prop_fdce_C_Q)         0.141    -0.181 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.503     0.322    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.348 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          0.600     0.948    UsrClkOut_O/AD9220_CLK
    SLICE_X85Y64                                                      r  UsrClkOut_O/CLK_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y64         FDCE (Prop_fdce_C_Q)         0.141     1.089 r  UsrClkOut_O/CLK_cnt_reg[3]/Q
                         net (fo=7, routed)           0.169     1.258    UsrClkOut_O/CLK_cnt_reg[3]
    SLICE_X85Y64         LUT2 (Prop_lut2_I0_O)        0.045     1.303 r  UsrClkOut_O/CLK_cnt[3]_i_2/O
                         net (fo=1, routed)           0.000     1.303    UsrClkOut_O/n_0_CLK_cnt[3]_i_2
    SLICE_X85Y64         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.366 r  UsrClkOut_O/CLK_cnt_reg[1]_i_3_CARRY4/O[3]
                         net (fo=1, routed)           0.000     1.366    UsrClkOut_O/n_0_CLK_cnt_reg[3]_i_1
    SLICE_X85Y64         FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.834    -0.532    ClockManager_0/I
    SLICE_X52Y95         FDCE (Prop_fdce_C_Q)         0.175    -0.357 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.573     0.216    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.245 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          0.871     1.116    UsrClkOut_O/AD9220_CLK
    SLICE_X85Y64                                                      r  UsrClkOut_O/CLK_cnt_reg[3]/C
                         clock pessimism             -0.168     0.948    
    SLICE_X85Y64         FDCE (Hold_fdce_C_D)         0.105     1.053    UsrClkOut_O/CLK_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.053    
                         arrival time                           1.366    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 UsrClkOut_O/CLK_cnt_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Destination:            UsrClkOut_O/CLK_cnt_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_3M rise@0.000ns - CLK_3M rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.565%)  route 0.169ns (40.435%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.112ns
    Source Clock Delay      (SCD):    0.945ns
    Clock Pessimism Removal (CPR):    0.167ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.564    -0.322    ClockManager_0/I
    SLICE_X52Y95         FDCE (Prop_fdce_C_Q)         0.141    -0.181 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.503     0.322    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.348 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          0.597     0.945    UsrClkOut_O/AD9220_CLK
    SLICE_X85Y68                                                      r  UsrClkOut_O/CLK_cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y68         FDCE (Prop_fdce_C_Q)         0.141     1.086 r  UsrClkOut_O/CLK_cnt_reg[19]/Q
                         net (fo=5, routed)           0.169     1.255    UsrClkOut_O/CLK_cnt_reg[19]
    SLICE_X85Y68         LUT2 (Prop_lut2_I0_O)        0.045     1.300 r  UsrClkOut_O/CLK_cnt[19]_i_2/O
                         net (fo=1, routed)           0.000     1.300    UsrClkOut_O/n_0_CLK_cnt[19]_i_2
    SLICE_X85Y68         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.363 r  UsrClkOut_O/CLK_cnt_reg[17]_i_3_CARRY4/O[3]
                         net (fo=1, routed)           0.000     1.363    UsrClkOut_O/n_0_CLK_cnt_reg[19]_i_1
    SLICE_X85Y68         FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.834    -0.532    ClockManager_0/I
    SLICE_X52Y95         FDCE (Prop_fdce_C_Q)         0.175    -0.357 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.573     0.216    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.245 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          0.867     1.112    UsrClkOut_O/AD9220_CLK
    SLICE_X85Y68                                                      r  UsrClkOut_O/CLK_cnt_reg[19]/C
                         clock pessimism             -0.167     0.945    
    SLICE_X85Y68         FDCE (Hold_fdce_C_D)         0.105     1.050    UsrClkOut_O/CLK_cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.050    
                         arrival time                           1.363    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 UsrClkOut_O/CLK_cnt_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Destination:            UsrClkOut_O/CLK_cnt_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_3M rise@0.000ns - CLK_3M rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.553%)  route 0.169ns (40.447%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.111ns
    Source Clock Delay      (SCD):    0.944ns
    Clock Pessimism Removal (CPR):    0.167ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.564    -0.322    ClockManager_0/I
    SLICE_X52Y95         FDCE (Prop_fdce_C_Q)         0.141    -0.181 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.503     0.322    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.348 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          0.596     0.944    UsrClkOut_O/AD9220_CLK
    SLICE_X85Y69                                                      r  UsrClkOut_O/CLK_cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y69         FDCE (Prop_fdce_C_Q)         0.141     1.085 r  UsrClkOut_O/CLK_cnt_reg[23]/Q
                         net (fo=4, routed)           0.169     1.254    UsrClkOut_O/CLK_cnt_reg[23]
    SLICE_X85Y69         LUT2 (Prop_lut2_I0_O)        0.045     1.299 r  UsrClkOut_O/CLK_cnt[23]_i_2/O
                         net (fo=1, routed)           0.000     1.299    UsrClkOut_O/n_0_CLK_cnt[23]_i_2
    SLICE_X85Y69         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.362 r  UsrClkOut_O/CLK_cnt_reg[21]_i_3_CARRY4/O[3]
                         net (fo=1, routed)           0.000     1.362    UsrClkOut_O/n_0_CLK_cnt_reg[23]_i_1
    SLICE_X85Y69         FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.834    -0.532    ClockManager_0/I
    SLICE_X52Y95         FDCE (Prop_fdce_C_Q)         0.175    -0.357 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.573     0.216    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.245 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          0.866     1.111    UsrClkOut_O/AD9220_CLK
    SLICE_X85Y69                                                      r  UsrClkOut_O/CLK_cnt_reg[23]/C
                         clock pessimism             -0.167     0.944    
    SLICE_X85Y69         FDCE (Hold_fdce_C_D)         0.105     1.049    UsrClkOut_O/CLK_cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.049    
                         arrival time                           1.362    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 UsrClkOut_O/CLK_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Destination:            UsrClkOut_O/CLK_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_3M rise@0.000ns - CLK_3M rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.256ns (60.516%)  route 0.167ns (39.484%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.116ns
    Source Clock Delay      (SCD):    0.948ns
    Clock Pessimism Removal (CPR):    0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.564    -0.322    ClockManager_0/I
    SLICE_X52Y95         FDCE (Prop_fdce_C_Q)         0.141    -0.181 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.503     0.322    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.348 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          0.600     0.948    UsrClkOut_O/AD9220_CLK
    SLICE_X85Y64                                                      r  UsrClkOut_O/CLK_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y64         FDCE (Prop_fdce_C_Q)         0.141     1.089 f  UsrClkOut_O/CLK_cnt_reg[0]/Q
                         net (fo=7, routed)           0.167     1.256    UsrClkOut_O/CLK_cnt_reg[0]
    SLICE_X85Y64         LUT2 (Prop_lut2_I0_O)        0.045     1.301 r  UsrClkOut_O/CLK_cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     1.301    UsrClkOut_O/n_0_CLK_cnt[0]_i_2
    SLICE_X85Y64         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.371 r  UsrClkOut_O/CLK_cnt_reg[1]_i_3_CARRY4/O[0]
                         net (fo=1, routed)           0.000     1.371    UsrClkOut_O/n_0_CLK_cnt_reg[0]_i_1
    SLICE_X85Y64         FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.834    -0.532    ClockManager_0/I
    SLICE_X52Y95         FDCE (Prop_fdce_C_Q)         0.175    -0.357 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.573     0.216    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.245 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          0.871     1.116    UsrClkOut_O/AD9220_CLK
    SLICE_X85Y64                                                      r  UsrClkOut_O/CLK_cnt_reg[0]/C
                         clock pessimism             -0.168     0.948    
    SLICE_X85Y64         FDCE (Hold_fdce_C_D)         0.105     1.053    UsrClkOut_O/CLK_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.053    
                         arrival time                           1.371    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 UsrClkOut_O/CLK_cnt_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Destination:            UsrClkOut_O/CLK_cnt_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_3M rise@0.000ns - CLK_3M rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.256ns (60.516%)  route 0.167ns (39.484%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.113ns
    Source Clock Delay      (SCD):    0.946ns
    Clock Pessimism Removal (CPR):    0.167ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.564    -0.322    ClockManager_0/I
    SLICE_X52Y95         FDCE (Prop_fdce_C_Q)         0.141    -0.181 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.503     0.322    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.348 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          0.598     0.946    UsrClkOut_O/AD9220_CLK
    SLICE_X85Y67                                                      r  UsrClkOut_O/CLK_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y67         FDCE (Prop_fdce_C_Q)         0.141     1.087 r  UsrClkOut_O/CLK_cnt_reg[12]/Q
                         net (fo=5, routed)           0.167     1.254    UsrClkOut_O/CLK_cnt_reg[12]
    SLICE_X85Y67         LUT2 (Prop_lut2_I0_O)        0.045     1.299 r  UsrClkOut_O/CLK_cnt[12]_i_2/O
                         net (fo=1, routed)           0.000     1.299    UsrClkOut_O/n_0_CLK_cnt[12]_i_2
    SLICE_X85Y67         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.369 r  UsrClkOut_O/CLK_cnt_reg[13]_i_3_CARRY4/O[0]
                         net (fo=1, routed)           0.000     1.369    UsrClkOut_O/n_0_CLK_cnt_reg[12]_i_1
    SLICE_X85Y67         FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.834    -0.532    ClockManager_0/I
    SLICE_X52Y95         FDCE (Prop_fdce_C_Q)         0.175    -0.357 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.573     0.216    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.245 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          0.868     1.113    UsrClkOut_O/AD9220_CLK
    SLICE_X85Y67                                                      r  UsrClkOut_O/CLK_cnt_reg[12]/C
                         clock pessimism             -0.167     0.946    
    SLICE_X85Y67         FDCE (Hold_fdce_C_D)         0.105     1.051    UsrClkOut_O/CLK_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.051    
                         arrival time                           1.369    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 UsrClkOut_O/CLK_cnt_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Destination:            UsrClkOut_O/CLK_cnt_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_3M rise@0.000ns - CLK_3M rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.256ns (60.516%)  route 0.167ns (39.484%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.111ns
    Source Clock Delay      (SCD):    0.944ns
    Clock Pessimism Removal (CPR):    0.167ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.564    -0.322    ClockManager_0/I
    SLICE_X52Y95         FDCE (Prop_fdce_C_Q)         0.141    -0.181 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.503     0.322    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.348 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          0.596     0.944    UsrClkOut_O/AD9220_CLK
    SLICE_X85Y69                                                      r  UsrClkOut_O/CLK_cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y69         FDCE (Prop_fdce_C_Q)         0.141     1.085 r  UsrClkOut_O/CLK_cnt_reg[20]/Q
                         net (fo=5, routed)           0.167     1.252    UsrClkOut_O/CLK_cnt_reg[20]
    SLICE_X85Y69         LUT2 (Prop_lut2_I0_O)        0.045     1.297 r  UsrClkOut_O/CLK_cnt[20]_i_2/O
                         net (fo=1, routed)           0.000     1.297    UsrClkOut_O/n_0_CLK_cnt[20]_i_2
    SLICE_X85Y69         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.367 r  UsrClkOut_O/CLK_cnt_reg[21]_i_3_CARRY4/O[0]
                         net (fo=1, routed)           0.000     1.367    UsrClkOut_O/n_0_CLK_cnt_reg[20]_i_1
    SLICE_X85Y69         FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.834    -0.532    ClockManager_0/I
    SLICE_X52Y95         FDCE (Prop_fdce_C_Q)         0.175    -0.357 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.573     0.216    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.245 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          0.866     1.111    UsrClkOut_O/AD9220_CLK
    SLICE_X85Y69                                                      r  UsrClkOut_O/CLK_cnt_reg[20]/C
                         clock pessimism             -0.167     0.944    
    SLICE_X85Y69         FDCE (Hold_fdce_C_D)         0.105     1.049    UsrClkOut_O/CLK_cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.049    
                         arrival time                           1.367    
  -------------------------------------------------------------------
                         slack                                  0.318    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_3M
Waveform:           { 0 166.667 }
Period:             333.333
Sources:            { ClockManager_0/Clk3M_reg/Q }

Check Type        Corner  Lib Pin      Reference Pin  Required  Actual   Slack    Location       Pin
Min Period        n/a     BUFG/I       n/a            1.592     333.333  331.741  BUFGCTRL_X0Y4  ClockManager_0/BUFG_AD9220_CLK/I
Min Period        n/a     BUFGCTRL/I0  n/a            1.592     333.333  331.741  BUFGCTRL_X0Y3  ClockManager_0/BUFG_AD9220_CLK_OUT/I0
Min Period        n/a     FDCE/C       n/a            1.000     333.333  332.333  SLICE_X11Y141  ADC_0/ADC_Controller_0/SynchEdgeDetector_0/DelayedDin_reg/C
Min Period        n/a     FDCE/C       n/a            1.000     333.333  332.333  SLICE_X15Y105  ADC_0/ADC_Controller_0/SynchEdgeDetector_0/Synchronizer_0/DoubleFFSynchronizerFF1/C
Min Period        n/a     FDCE/C       n/a            1.000     333.333  332.333  SLICE_X14Y139  ADC_0/ADC_Controller_0/SynchEdgeDetector_0/Synchronizer_0/DoubleFFSynchronizerFF2/C
Min Period        n/a     FDRE/C       n/a            1.000     333.333  332.333  SLICE_X33Y128  TriggerManager_0/DelayedAdcBusy_reg/C
Min Period        n/a     FDRE/C       n/a            1.000     333.333  332.333  SLICE_X15Y100  TriggerManager_0/InterclockTrigger_AdcTrigger/DelayedSynchTriggerInExtended_reg/C
Min Period        n/a     FDCE/C       n/a            1.000     333.333  332.333  SLICE_X14Y75   TriggerManager_0/InterclockTrigger_AdcTrigger/Synchronizer_TriggerInExtended/DoubleFFSynchronizerFF1/C
Min Period        n/a     FDCE/C       n/a            1.000     333.333  332.333  SLICE_X14Y75   TriggerManager_0/InterclockTrigger_AdcTrigger/Synchronizer_TriggerInExtended/DoubleFFSynchronizerFF2/C
Min Period        n/a     FDRE/C       n/a            1.000     333.333  332.333  SLICE_X15Y100  TriggerManager_0/InterclockTrigger_AdcTrigger/TRIGGER_OUT_reg/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500     166.667  166.167  SLICE_X33Y128  TriggerManager_0/DelayedAdcBusy_reg/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500     166.667  166.167  SLICE_X15Y100  TriggerManager_0/InterclockTrigger_AdcTrigger/DelayedSynchTriggerInExtended_reg/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500     166.667  166.167  SLICE_X15Y100  TriggerManager_0/InterclockTrigger_AdcTrigger/TRIGGER_OUT_reg/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500     166.667  166.167  SLICE_X85Y68   UsrClkOut_O/CLK_cnt_reg[16]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500     166.667  166.167  SLICE_X85Y68   UsrClkOut_O/CLK_cnt_reg[17]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500     166.667  166.167  SLICE_X85Y68   UsrClkOut_O/CLK_cnt_reg[18]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500     166.667  166.167  SLICE_X85Y68   UsrClkOut_O/CLK_cnt_reg[19]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500     166.667  166.167  SLICE_X11Y141  ADC_0/ADC_Controller_0/SynchEdgeDetector_0/DelayedDin_reg/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500     166.667  166.167  SLICE_X11Y141  ADC_0/ADC_Controller_0/SynchEdgeDetector_0/DelayedDin_reg/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500     166.667  166.167  SLICE_X15Y105  ADC_0/ADC_Controller_0/SynchEdgeDetector_0/Synchronizer_0/DoubleFFSynchronizerFF1/C
High Pulse Width  Slow    FDCE/C       n/a            0.500     166.667  166.167  SLICE_X11Y141  ADC_0/ADC_Controller_0/SynchEdgeDetector_0/DelayedDin_reg/C
High Pulse Width  Slow    FDCE/C       n/a            0.500     166.667  166.167  SLICE_X14Y139  ADC_0/ADC_Controller_0/SynchEdgeDetector_0/Synchronizer_0/DoubleFFSynchronizerFF2/C
High Pulse Width  Slow    FDRE/C       n/a            0.500     166.667  166.167  SLICE_X33Y128  TriggerManager_0/DelayedAdcBusy_reg/C
High Pulse Width  Fast    FDRE/C       n/a            0.500     166.667  166.167  SLICE_X33Y128  TriggerManager_0/DelayedAdcBusy_reg/C
High Pulse Width  Slow    FDCE/C       n/a            0.500     166.667  166.167  SLICE_X85Y64   UsrClkOut_O/CLK_cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500     166.667  166.167  SLICE_X85Y67   UsrClkOut_O/CLK_cnt_reg[12]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500     166.667  166.167  SLICE_X85Y67   UsrClkOut_O/CLK_cnt_reg[13]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500     166.667  166.167  SLICE_X85Y67   UsrClkOut_O/CLK_cnt_reg[14]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500     166.667  166.167  SLICE_X85Y67   UsrClkOut_O/CLK_cnt_reg[15]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500     166.667  166.167  SLICE_X85Y64   UsrClkOut_O/CLK_cnt_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLK_125M
  To Clock:  CLK_125M

Setup :           64  Failing Endpoints,  Worst Slack       -1.691ns,  Total Violation      -51.418ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.691ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/Channel_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddress_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        9.371ns  (logic 3.516ns (37.521%)  route 5.855ns (62.479%))
  Logic Levels:           17  (CARRY4=12 LUT2=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.997ns = ( 7.003 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       1.362    -0.553    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/SCALER_CLK
    SLICE_X57Y81                                                      r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/Channel_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y81         FDRE (Prop_fdre_C_Q)         0.379    -0.174 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/Channel_reg[2]_rep/Q
                         net (fo=122, routed)         1.870     1.695    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/n_0_Channel_reg[2]_rep
    SLICE_X82Y54         MUXF7 (Prop_muxf7_S_O)       0.227     1.922 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/DelayedDout_reg[3]_i_37/O
                         net (fo=1, routed)           1.094     3.016    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/n_0_DelayedDout_reg[3]_i_37
    SLICE_X65Y61         LUT6 (Prop_lut6_I3_O)        0.252     3.268 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/DelayedDout[3]_i_13/O
                         net (fo=1, routed)           0.939     4.207    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/n_0_DelayedDout[3]_i_13
    SLICE_X59Y81         LUT6 (Prop_lut6_I1_O)        0.105     4.312 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/DelayedDout[3]_i_5/O
                         net (fo=1, routed)           0.000     4.312    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/S[1]
    SLICE_X59Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     4.769 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/DelayedDout_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.769    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_DelayedDout_reg[3]_i_2
    SLICE_X59Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.867 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/DelayedDout_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.867    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_DelayedDout_reg[7]_i_2
    SLICE_X59Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.965 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/DelayedDout_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.965    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_DelayedDout_reg[11]_i_2
    SLICE_X59Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.063 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_160/CO[3]
                         net (fo=1, routed)           0.000     5.063    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_160
    SLICE_X59Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.161 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_71/CO[3]
                         net (fo=1, routed)           0.000     5.161    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_71
    SLICE_X59Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.259 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_70/CO[3]
                         net (fo=1, routed)           0.000     5.259    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_70
    SLICE_X59Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.357 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_36/CO[3]
                         net (fo=1, routed)           0.000     5.357    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_36
    SLICE_X59Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.455 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_35/CO[3]
                         net (fo=1, routed)           0.000     5.455    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_35
    SLICE_X59Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.553 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_23/CO[3]
                         net (fo=1, routed)           0.000     5.553    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_23
    SLICE_X59Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.651 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_22/CO[3]
                         net (fo=1, routed)           0.000     5.651    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_22
    SLICE_X59Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     5.916 f  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_16/O[1]
                         net (fo=1, routed)           0.530     6.446    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/minusOp[41]
    SLICE_X58Y91         LUT2 (Prop_lut2_I1_O)        0.250     6.696 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/FSM_sequential_CurrentState[2]_i_8/O
                         net (fo=1, routed)           0.000     6.696    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/I72[0]
    SLICE_X58Y91         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.447     7.143 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_2/CO[2]
                         net (fo=5, routed)           0.998     8.141    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/CO[0]
    SLICE_X35Y97         LUT6 (Prop_lut6_I1_O)        0.252     8.393 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddress[10]_i_1__0/O
                         net (fo=11, routed)          0.425     8.817    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddressCountUp
    SLICE_X33Y100        FDRE                                         r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddress_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.633     5.670    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       1.256     7.003    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/SCALER_CLK
    SLICE_X33Y100                                                     r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddress_reg[0]/C
                         clock pessimism              0.338     7.341    
                         clock uncertainty           -0.047     7.294    
    SLICE_X33Y100        FDRE (Setup_fdre_C_CE)      -0.168     7.126    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddress_reg[0]
  -------------------------------------------------------------------
                         required time                          7.126    
                         arrival time                          -8.817    
  -------------------------------------------------------------------
                         slack                                 -1.691    

Slack (VIOLATED) :        -1.691ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/Channel_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddress_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        9.371ns  (logic 3.516ns (37.521%)  route 5.855ns (62.479%))
  Logic Levels:           17  (CARRY4=12 LUT2=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.997ns = ( 7.003 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       1.362    -0.553    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/SCALER_CLK
    SLICE_X57Y81                                                      r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/Channel_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y81         FDRE (Prop_fdre_C_Q)         0.379    -0.174 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/Channel_reg[2]_rep/Q
                         net (fo=122, routed)         1.870     1.695    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/n_0_Channel_reg[2]_rep
    SLICE_X82Y54         MUXF7 (Prop_muxf7_S_O)       0.227     1.922 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/DelayedDout_reg[3]_i_37/O
                         net (fo=1, routed)           1.094     3.016    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/n_0_DelayedDout_reg[3]_i_37
    SLICE_X65Y61         LUT6 (Prop_lut6_I3_O)        0.252     3.268 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/DelayedDout[3]_i_13/O
                         net (fo=1, routed)           0.939     4.207    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/n_0_DelayedDout[3]_i_13
    SLICE_X59Y81         LUT6 (Prop_lut6_I1_O)        0.105     4.312 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/DelayedDout[3]_i_5/O
                         net (fo=1, routed)           0.000     4.312    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/S[1]
    SLICE_X59Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     4.769 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/DelayedDout_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.769    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_DelayedDout_reg[3]_i_2
    SLICE_X59Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.867 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/DelayedDout_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.867    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_DelayedDout_reg[7]_i_2
    SLICE_X59Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.965 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/DelayedDout_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.965    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_DelayedDout_reg[11]_i_2
    SLICE_X59Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.063 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_160/CO[3]
                         net (fo=1, routed)           0.000     5.063    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_160
    SLICE_X59Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.161 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_71/CO[3]
                         net (fo=1, routed)           0.000     5.161    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_71
    SLICE_X59Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.259 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_70/CO[3]
                         net (fo=1, routed)           0.000     5.259    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_70
    SLICE_X59Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.357 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_36/CO[3]
                         net (fo=1, routed)           0.000     5.357    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_36
    SLICE_X59Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.455 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_35/CO[3]
                         net (fo=1, routed)           0.000     5.455    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_35
    SLICE_X59Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.553 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_23/CO[3]
                         net (fo=1, routed)           0.000     5.553    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_23
    SLICE_X59Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.651 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_22/CO[3]
                         net (fo=1, routed)           0.000     5.651    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_22
    SLICE_X59Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     5.916 f  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_16/O[1]
                         net (fo=1, routed)           0.530     6.446    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/minusOp[41]
    SLICE_X58Y91         LUT2 (Prop_lut2_I1_O)        0.250     6.696 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/FSM_sequential_CurrentState[2]_i_8/O
                         net (fo=1, routed)           0.000     6.696    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/I72[0]
    SLICE_X58Y91         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.447     7.143 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_2/CO[2]
                         net (fo=5, routed)           0.998     8.141    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/CO[0]
    SLICE_X35Y97         LUT6 (Prop_lut6_I1_O)        0.252     8.393 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddress[10]_i_1__0/O
                         net (fo=11, routed)          0.425     8.817    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddressCountUp
    SLICE_X33Y100        FDRE                                         r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddress_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.633     5.670    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       1.256     7.003    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/SCALER_CLK
    SLICE_X33Y100                                                     r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddress_reg[3]/C
                         clock pessimism              0.338     7.341    
                         clock uncertainty           -0.047     7.294    
    SLICE_X33Y100        FDRE (Setup_fdre_C_CE)      -0.168     7.126    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddress_reg[3]
  -------------------------------------------------------------------
                         required time                          7.126    
                         arrival time                          -8.817    
  -------------------------------------------------------------------
                         slack                                 -1.691    

Slack (VIOLATED) :        -1.691ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/Channel_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddress_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        9.371ns  (logic 3.516ns (37.521%)  route 5.855ns (62.479%))
  Logic Levels:           17  (CARRY4=12 LUT2=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.997ns = ( 7.003 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       1.362    -0.553    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/SCALER_CLK
    SLICE_X57Y81                                                      r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/Channel_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y81         FDRE (Prop_fdre_C_Q)         0.379    -0.174 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/Channel_reg[2]_rep/Q
                         net (fo=122, routed)         1.870     1.695    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/n_0_Channel_reg[2]_rep
    SLICE_X82Y54         MUXF7 (Prop_muxf7_S_O)       0.227     1.922 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/DelayedDout_reg[3]_i_37/O
                         net (fo=1, routed)           1.094     3.016    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/n_0_DelayedDout_reg[3]_i_37
    SLICE_X65Y61         LUT6 (Prop_lut6_I3_O)        0.252     3.268 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/DelayedDout[3]_i_13/O
                         net (fo=1, routed)           0.939     4.207    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/n_0_DelayedDout[3]_i_13
    SLICE_X59Y81         LUT6 (Prop_lut6_I1_O)        0.105     4.312 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/DelayedDout[3]_i_5/O
                         net (fo=1, routed)           0.000     4.312    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/S[1]
    SLICE_X59Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     4.769 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/DelayedDout_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.769    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_DelayedDout_reg[3]_i_2
    SLICE_X59Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.867 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/DelayedDout_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.867    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_DelayedDout_reg[7]_i_2
    SLICE_X59Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.965 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/DelayedDout_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.965    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_DelayedDout_reg[11]_i_2
    SLICE_X59Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.063 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_160/CO[3]
                         net (fo=1, routed)           0.000     5.063    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_160
    SLICE_X59Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.161 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_71/CO[3]
                         net (fo=1, routed)           0.000     5.161    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_71
    SLICE_X59Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.259 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_70/CO[3]
                         net (fo=1, routed)           0.000     5.259    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_70
    SLICE_X59Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.357 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_36/CO[3]
                         net (fo=1, routed)           0.000     5.357    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_36
    SLICE_X59Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.455 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_35/CO[3]
                         net (fo=1, routed)           0.000     5.455    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_35
    SLICE_X59Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.553 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_23/CO[3]
                         net (fo=1, routed)           0.000     5.553    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_23
    SLICE_X59Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.651 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_22/CO[3]
                         net (fo=1, routed)           0.000     5.651    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_22
    SLICE_X59Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     5.916 f  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_16/O[1]
                         net (fo=1, routed)           0.530     6.446    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/minusOp[41]
    SLICE_X58Y91         LUT2 (Prop_lut2_I1_O)        0.250     6.696 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/FSM_sequential_CurrentState[2]_i_8/O
                         net (fo=1, routed)           0.000     6.696    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/I72[0]
    SLICE_X58Y91         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.447     7.143 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_2/CO[2]
                         net (fo=5, routed)           0.998     8.141    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/CO[0]
    SLICE_X35Y97         LUT6 (Prop_lut6_I1_O)        0.252     8.393 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddress[10]_i_1__0/O
                         net (fo=11, routed)          0.425     8.817    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddressCountUp
    SLICE_X33Y100        FDRE                                         r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddress_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.633     5.670    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       1.256     7.003    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/SCALER_CLK
    SLICE_X33Y100                                                     r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddress_reg[4]/C
                         clock pessimism              0.338     7.341    
                         clock uncertainty           -0.047     7.294    
    SLICE_X33Y100        FDRE (Setup_fdre_C_CE)      -0.168     7.126    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddress_reg[4]
  -------------------------------------------------------------------
                         required time                          7.126    
                         arrival time                          -8.817    
  -------------------------------------------------------------------
                         slack                                 -1.691    

Slack (VIOLATED) :        -1.691ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/Channel_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddress_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        9.371ns  (logic 3.516ns (37.521%)  route 5.855ns (62.479%))
  Logic Levels:           17  (CARRY4=12 LUT2=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.997ns = ( 7.003 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       1.362    -0.553    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/SCALER_CLK
    SLICE_X57Y81                                                      r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/Channel_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y81         FDRE (Prop_fdre_C_Q)         0.379    -0.174 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/Channel_reg[2]_rep/Q
                         net (fo=122, routed)         1.870     1.695    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/n_0_Channel_reg[2]_rep
    SLICE_X82Y54         MUXF7 (Prop_muxf7_S_O)       0.227     1.922 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/DelayedDout_reg[3]_i_37/O
                         net (fo=1, routed)           1.094     3.016    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/n_0_DelayedDout_reg[3]_i_37
    SLICE_X65Y61         LUT6 (Prop_lut6_I3_O)        0.252     3.268 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/DelayedDout[3]_i_13/O
                         net (fo=1, routed)           0.939     4.207    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/n_0_DelayedDout[3]_i_13
    SLICE_X59Y81         LUT6 (Prop_lut6_I1_O)        0.105     4.312 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/DelayedDout[3]_i_5/O
                         net (fo=1, routed)           0.000     4.312    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/S[1]
    SLICE_X59Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     4.769 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/DelayedDout_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.769    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_DelayedDout_reg[3]_i_2
    SLICE_X59Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.867 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/DelayedDout_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.867    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_DelayedDout_reg[7]_i_2
    SLICE_X59Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.965 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/DelayedDout_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.965    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_DelayedDout_reg[11]_i_2
    SLICE_X59Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.063 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_160/CO[3]
                         net (fo=1, routed)           0.000     5.063    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_160
    SLICE_X59Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.161 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_71/CO[3]
                         net (fo=1, routed)           0.000     5.161    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_71
    SLICE_X59Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.259 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_70/CO[3]
                         net (fo=1, routed)           0.000     5.259    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_70
    SLICE_X59Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.357 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_36/CO[3]
                         net (fo=1, routed)           0.000     5.357    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_36
    SLICE_X59Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.455 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_35/CO[3]
                         net (fo=1, routed)           0.000     5.455    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_35
    SLICE_X59Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.553 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_23/CO[3]
                         net (fo=1, routed)           0.000     5.553    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_23
    SLICE_X59Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.651 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_22/CO[3]
                         net (fo=1, routed)           0.000     5.651    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_22
    SLICE_X59Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     5.916 f  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_16/O[1]
                         net (fo=1, routed)           0.530     6.446    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/minusOp[41]
    SLICE_X58Y91         LUT2 (Prop_lut2_I1_O)        0.250     6.696 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/FSM_sequential_CurrentState[2]_i_8/O
                         net (fo=1, routed)           0.000     6.696    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/I72[0]
    SLICE_X58Y91         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.447     7.143 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_2/CO[2]
                         net (fo=5, routed)           0.998     8.141    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/CO[0]
    SLICE_X35Y97         LUT6 (Prop_lut6_I1_O)        0.252     8.393 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddress[10]_i_1__0/O
                         net (fo=11, routed)          0.425     8.817    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddressCountUp
    SLICE_X33Y100        FDRE                                         r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddress_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.633     5.670    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       1.256     7.003    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/SCALER_CLK
    SLICE_X33Y100                                                     r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddress_reg[6]/C
                         clock pessimism              0.338     7.341    
                         clock uncertainty           -0.047     7.294    
    SLICE_X33Y100        FDRE (Setup_fdre_C_CE)      -0.168     7.126    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddress_reg[6]
  -------------------------------------------------------------------
                         required time                          7.126    
                         arrival time                          -8.817    
  -------------------------------------------------------------------
                         slack                                 -1.691    

Slack (VIOLATED) :        -1.691ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/Channel_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddress_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        9.371ns  (logic 3.516ns (37.521%)  route 5.855ns (62.479%))
  Logic Levels:           17  (CARRY4=12 LUT2=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.997ns = ( 7.003 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       1.362    -0.553    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/SCALER_CLK
    SLICE_X57Y81                                                      r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/Channel_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y81         FDRE (Prop_fdre_C_Q)         0.379    -0.174 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/Channel_reg[2]_rep/Q
                         net (fo=122, routed)         1.870     1.695    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/n_0_Channel_reg[2]_rep
    SLICE_X82Y54         MUXF7 (Prop_muxf7_S_O)       0.227     1.922 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/DelayedDout_reg[3]_i_37/O
                         net (fo=1, routed)           1.094     3.016    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/n_0_DelayedDout_reg[3]_i_37
    SLICE_X65Y61         LUT6 (Prop_lut6_I3_O)        0.252     3.268 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/DelayedDout[3]_i_13/O
                         net (fo=1, routed)           0.939     4.207    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/n_0_DelayedDout[3]_i_13
    SLICE_X59Y81         LUT6 (Prop_lut6_I1_O)        0.105     4.312 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/DelayedDout[3]_i_5/O
                         net (fo=1, routed)           0.000     4.312    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/S[1]
    SLICE_X59Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     4.769 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/DelayedDout_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.769    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_DelayedDout_reg[3]_i_2
    SLICE_X59Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.867 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/DelayedDout_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.867    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_DelayedDout_reg[7]_i_2
    SLICE_X59Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.965 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/DelayedDout_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.965    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_DelayedDout_reg[11]_i_2
    SLICE_X59Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.063 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_160/CO[3]
                         net (fo=1, routed)           0.000     5.063    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_160
    SLICE_X59Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.161 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_71/CO[3]
                         net (fo=1, routed)           0.000     5.161    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_71
    SLICE_X59Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.259 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_70/CO[3]
                         net (fo=1, routed)           0.000     5.259    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_70
    SLICE_X59Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.357 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_36/CO[3]
                         net (fo=1, routed)           0.000     5.357    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_36
    SLICE_X59Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.455 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_35/CO[3]
                         net (fo=1, routed)           0.000     5.455    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_35
    SLICE_X59Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.553 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_23/CO[3]
                         net (fo=1, routed)           0.000     5.553    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_23
    SLICE_X59Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.651 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_22/CO[3]
                         net (fo=1, routed)           0.000     5.651    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_22
    SLICE_X59Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     5.916 f  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_16/O[1]
                         net (fo=1, routed)           0.530     6.446    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/minusOp[41]
    SLICE_X58Y91         LUT2 (Prop_lut2_I1_O)        0.250     6.696 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/FSM_sequential_CurrentState[2]_i_8/O
                         net (fo=1, routed)           0.000     6.696    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/I72[0]
    SLICE_X58Y91         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.447     7.143 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_2/CO[2]
                         net (fo=5, routed)           0.998     8.141    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/CO[0]
    SLICE_X35Y97         LUT6 (Prop_lut6_I1_O)        0.252     8.393 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddress[10]_i_1__0/O
                         net (fo=11, routed)          0.425     8.817    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddressCountUp
    SLICE_X33Y100        FDRE                                         r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddress_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.633     5.670    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       1.256     7.003    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/SCALER_CLK
    SLICE_X33Y100                                                     r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddress_reg[7]/C
                         clock pessimism              0.338     7.341    
                         clock uncertainty           -0.047     7.294    
    SLICE_X33Y100        FDRE (Setup_fdre_C_CE)      -0.168     7.126    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddress_reg[7]
  -------------------------------------------------------------------
                         required time                          7.126    
                         arrival time                          -8.817    
  -------------------------------------------------------------------
                         slack                                 -1.691    

Slack (VIOLATED) :        -1.528ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/Channel_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddress_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        9.232ns  (logic 3.516ns (38.087%)  route 5.716ns (61.913%))
  Logic Levels:           17  (CARRY4=12 LUT2=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.980ns = ( 7.020 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       1.362    -0.553    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/SCALER_CLK
    SLICE_X57Y81                                                      r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/Channel_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y81         FDRE (Prop_fdre_C_Q)         0.379    -0.174 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/Channel_reg[2]_rep/Q
                         net (fo=122, routed)         1.870     1.695    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/n_0_Channel_reg[2]_rep
    SLICE_X82Y54         MUXF7 (Prop_muxf7_S_O)       0.227     1.922 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/DelayedDout_reg[3]_i_37/O
                         net (fo=1, routed)           1.094     3.016    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/n_0_DelayedDout_reg[3]_i_37
    SLICE_X65Y61         LUT6 (Prop_lut6_I3_O)        0.252     3.268 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/DelayedDout[3]_i_13/O
                         net (fo=1, routed)           0.939     4.207    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/n_0_DelayedDout[3]_i_13
    SLICE_X59Y81         LUT6 (Prop_lut6_I1_O)        0.105     4.312 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/DelayedDout[3]_i_5/O
                         net (fo=1, routed)           0.000     4.312    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/S[1]
    SLICE_X59Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     4.769 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/DelayedDout_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.769    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_DelayedDout_reg[3]_i_2
    SLICE_X59Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.867 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/DelayedDout_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.867    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_DelayedDout_reg[7]_i_2
    SLICE_X59Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.965 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/DelayedDout_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.965    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_DelayedDout_reg[11]_i_2
    SLICE_X59Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.063 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_160/CO[3]
                         net (fo=1, routed)           0.000     5.063    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_160
    SLICE_X59Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.161 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_71/CO[3]
                         net (fo=1, routed)           0.000     5.161    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_71
    SLICE_X59Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.259 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_70/CO[3]
                         net (fo=1, routed)           0.000     5.259    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_70
    SLICE_X59Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.357 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_36/CO[3]
                         net (fo=1, routed)           0.000     5.357    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_36
    SLICE_X59Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.455 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_35/CO[3]
                         net (fo=1, routed)           0.000     5.455    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_35
    SLICE_X59Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.553 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_23/CO[3]
                         net (fo=1, routed)           0.000     5.553    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_23
    SLICE_X59Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.651 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_22/CO[3]
                         net (fo=1, routed)           0.000     5.651    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_22
    SLICE_X59Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     5.916 f  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_16/O[1]
                         net (fo=1, routed)           0.530     6.446    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/minusOp[41]
    SLICE_X58Y91         LUT2 (Prop_lut2_I1_O)        0.250     6.696 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/FSM_sequential_CurrentState[2]_i_8/O
                         net (fo=1, routed)           0.000     6.696    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/I72[0]
    SLICE_X58Y91         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.447     7.143 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_2/CO[2]
                         net (fo=5, routed)           0.998     8.141    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/CO[0]
    SLICE_X35Y97         LUT6 (Prop_lut6_I1_O)        0.252     8.393 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddress[10]_i_1__0/O
                         net (fo=11, routed)          0.285     8.678    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddressCountUp
    SLICE_X35Y99         FDRE                                         r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddress_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.633     5.670    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       1.273     7.020    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/SCALER_CLK
    SLICE_X35Y99                                                      r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddress_reg[10]/C
                         clock pessimism              0.345     7.365    
                         clock uncertainty           -0.047     7.318    
    SLICE_X35Y99         FDRE (Setup_fdre_C_CE)      -0.168     7.150    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddress_reg[10]
  -------------------------------------------------------------------
                         required time                          7.150    
                         arrival time                          -8.678    
  -------------------------------------------------------------------
                         slack                                 -1.528    

Slack (VIOLATED) :        -1.528ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/Channel_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddress_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        9.232ns  (logic 3.516ns (38.087%)  route 5.716ns (61.913%))
  Logic Levels:           17  (CARRY4=12 LUT2=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.980ns = ( 7.020 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       1.362    -0.553    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/SCALER_CLK
    SLICE_X57Y81                                                      r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/Channel_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y81         FDRE (Prop_fdre_C_Q)         0.379    -0.174 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/Channel_reg[2]_rep/Q
                         net (fo=122, routed)         1.870     1.695    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/n_0_Channel_reg[2]_rep
    SLICE_X82Y54         MUXF7 (Prop_muxf7_S_O)       0.227     1.922 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/DelayedDout_reg[3]_i_37/O
                         net (fo=1, routed)           1.094     3.016    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/n_0_DelayedDout_reg[3]_i_37
    SLICE_X65Y61         LUT6 (Prop_lut6_I3_O)        0.252     3.268 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/DelayedDout[3]_i_13/O
                         net (fo=1, routed)           0.939     4.207    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/n_0_DelayedDout[3]_i_13
    SLICE_X59Y81         LUT6 (Prop_lut6_I1_O)        0.105     4.312 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/DelayedDout[3]_i_5/O
                         net (fo=1, routed)           0.000     4.312    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/S[1]
    SLICE_X59Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     4.769 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/DelayedDout_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.769    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_DelayedDout_reg[3]_i_2
    SLICE_X59Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.867 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/DelayedDout_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.867    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_DelayedDout_reg[7]_i_2
    SLICE_X59Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.965 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/DelayedDout_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.965    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_DelayedDout_reg[11]_i_2
    SLICE_X59Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.063 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_160/CO[3]
                         net (fo=1, routed)           0.000     5.063    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_160
    SLICE_X59Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.161 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_71/CO[3]
                         net (fo=1, routed)           0.000     5.161    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_71
    SLICE_X59Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.259 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_70/CO[3]
                         net (fo=1, routed)           0.000     5.259    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_70
    SLICE_X59Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.357 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_36/CO[3]
                         net (fo=1, routed)           0.000     5.357    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_36
    SLICE_X59Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.455 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_35/CO[3]
                         net (fo=1, routed)           0.000     5.455    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_35
    SLICE_X59Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.553 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_23/CO[3]
                         net (fo=1, routed)           0.000     5.553    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_23
    SLICE_X59Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.651 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_22/CO[3]
                         net (fo=1, routed)           0.000     5.651    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_22
    SLICE_X59Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     5.916 f  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_16/O[1]
                         net (fo=1, routed)           0.530     6.446    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/minusOp[41]
    SLICE_X58Y91         LUT2 (Prop_lut2_I1_O)        0.250     6.696 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/FSM_sequential_CurrentState[2]_i_8/O
                         net (fo=1, routed)           0.000     6.696    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/I72[0]
    SLICE_X58Y91         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.447     7.143 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_2/CO[2]
                         net (fo=5, routed)           0.998     8.141    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/CO[0]
    SLICE_X35Y97         LUT6 (Prop_lut6_I1_O)        0.252     8.393 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddress[10]_i_1__0/O
                         net (fo=11, routed)          0.285     8.678    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddressCountUp
    SLICE_X35Y99         FDRE                                         r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddress_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.633     5.670    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       1.273     7.020    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/SCALER_CLK
    SLICE_X35Y99                                                      r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddress_reg[5]/C
                         clock pessimism              0.345     7.365    
                         clock uncertainty           -0.047     7.318    
    SLICE_X35Y99         FDRE (Setup_fdre_C_CE)      -0.168     7.150    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddress_reg[5]
  -------------------------------------------------------------------
                         required time                          7.150    
                         arrival time                          -8.678    
  -------------------------------------------------------------------
                         slack                                 -1.528    

Slack (VIOLATED) :        -1.528ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/Channel_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddress_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        9.232ns  (logic 3.516ns (38.087%)  route 5.716ns (61.913%))
  Logic Levels:           17  (CARRY4=12 LUT2=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.980ns = ( 7.020 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       1.362    -0.553    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/SCALER_CLK
    SLICE_X57Y81                                                      r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/Channel_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y81         FDRE (Prop_fdre_C_Q)         0.379    -0.174 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/Channel_reg[2]_rep/Q
                         net (fo=122, routed)         1.870     1.695    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/n_0_Channel_reg[2]_rep
    SLICE_X82Y54         MUXF7 (Prop_muxf7_S_O)       0.227     1.922 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/DelayedDout_reg[3]_i_37/O
                         net (fo=1, routed)           1.094     3.016    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/n_0_DelayedDout_reg[3]_i_37
    SLICE_X65Y61         LUT6 (Prop_lut6_I3_O)        0.252     3.268 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/DelayedDout[3]_i_13/O
                         net (fo=1, routed)           0.939     4.207    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/n_0_DelayedDout[3]_i_13
    SLICE_X59Y81         LUT6 (Prop_lut6_I1_O)        0.105     4.312 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/DelayedDout[3]_i_5/O
                         net (fo=1, routed)           0.000     4.312    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/S[1]
    SLICE_X59Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     4.769 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/DelayedDout_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.769    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_DelayedDout_reg[3]_i_2
    SLICE_X59Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.867 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/DelayedDout_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.867    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_DelayedDout_reg[7]_i_2
    SLICE_X59Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.965 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/DelayedDout_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.965    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_DelayedDout_reg[11]_i_2
    SLICE_X59Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.063 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_160/CO[3]
                         net (fo=1, routed)           0.000     5.063    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_160
    SLICE_X59Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.161 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_71/CO[3]
                         net (fo=1, routed)           0.000     5.161    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_71
    SLICE_X59Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.259 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_70/CO[3]
                         net (fo=1, routed)           0.000     5.259    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_70
    SLICE_X59Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.357 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_36/CO[3]
                         net (fo=1, routed)           0.000     5.357    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_36
    SLICE_X59Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.455 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_35/CO[3]
                         net (fo=1, routed)           0.000     5.455    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_35
    SLICE_X59Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.553 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_23/CO[3]
                         net (fo=1, routed)           0.000     5.553    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_23
    SLICE_X59Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.651 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_22/CO[3]
                         net (fo=1, routed)           0.000     5.651    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_22
    SLICE_X59Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     5.916 f  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_16/O[1]
                         net (fo=1, routed)           0.530     6.446    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/minusOp[41]
    SLICE_X58Y91         LUT2 (Prop_lut2_I1_O)        0.250     6.696 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/FSM_sequential_CurrentState[2]_i_8/O
                         net (fo=1, routed)           0.000     6.696    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/I72[0]
    SLICE_X58Y91         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.447     7.143 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_2/CO[2]
                         net (fo=5, routed)           0.998     8.141    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/CO[0]
    SLICE_X35Y97         LUT6 (Prop_lut6_I1_O)        0.252     8.393 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddress[10]_i_1__0/O
                         net (fo=11, routed)          0.285     8.678    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddressCountUp
    SLICE_X35Y99         FDRE                                         r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddress_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.633     5.670    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       1.273     7.020    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/SCALER_CLK
    SLICE_X35Y99                                                      r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddress_reg[8]/C
                         clock pessimism              0.345     7.365    
                         clock uncertainty           -0.047     7.318    
    SLICE_X35Y99         FDRE (Setup_fdre_C_CE)      -0.168     7.150    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddress_reg[8]
  -------------------------------------------------------------------
                         required time                          7.150    
                         arrival time                          -8.678    
  -------------------------------------------------------------------
                         slack                                 -1.528    

Slack (VIOLATED) :        -1.528ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/Channel_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddress_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        9.232ns  (logic 3.516ns (38.087%)  route 5.716ns (61.913%))
  Logic Levels:           17  (CARRY4=12 LUT2=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.980ns = ( 7.020 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       1.362    -0.553    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/SCALER_CLK
    SLICE_X57Y81                                                      r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/Channel_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y81         FDRE (Prop_fdre_C_Q)         0.379    -0.174 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/Channel_reg[2]_rep/Q
                         net (fo=122, routed)         1.870     1.695    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/n_0_Channel_reg[2]_rep
    SLICE_X82Y54         MUXF7 (Prop_muxf7_S_O)       0.227     1.922 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/DelayedDout_reg[3]_i_37/O
                         net (fo=1, routed)           1.094     3.016    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/n_0_DelayedDout_reg[3]_i_37
    SLICE_X65Y61         LUT6 (Prop_lut6_I3_O)        0.252     3.268 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/DelayedDout[3]_i_13/O
                         net (fo=1, routed)           0.939     4.207    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/n_0_DelayedDout[3]_i_13
    SLICE_X59Y81         LUT6 (Prop_lut6_I1_O)        0.105     4.312 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/DelayedDout[3]_i_5/O
                         net (fo=1, routed)           0.000     4.312    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/S[1]
    SLICE_X59Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     4.769 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/DelayedDout_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.769    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_DelayedDout_reg[3]_i_2
    SLICE_X59Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.867 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/DelayedDout_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.867    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_DelayedDout_reg[7]_i_2
    SLICE_X59Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.965 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/DelayedDout_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.965    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_DelayedDout_reg[11]_i_2
    SLICE_X59Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.063 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_160/CO[3]
                         net (fo=1, routed)           0.000     5.063    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_160
    SLICE_X59Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.161 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_71/CO[3]
                         net (fo=1, routed)           0.000     5.161    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_71
    SLICE_X59Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.259 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_70/CO[3]
                         net (fo=1, routed)           0.000     5.259    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_70
    SLICE_X59Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.357 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_36/CO[3]
                         net (fo=1, routed)           0.000     5.357    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_36
    SLICE_X59Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.455 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_35/CO[3]
                         net (fo=1, routed)           0.000     5.455    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_35
    SLICE_X59Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.553 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_23/CO[3]
                         net (fo=1, routed)           0.000     5.553    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_23
    SLICE_X59Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.651 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_22/CO[3]
                         net (fo=1, routed)           0.000     5.651    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_22
    SLICE_X59Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     5.916 f  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_16/O[1]
                         net (fo=1, routed)           0.530     6.446    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/minusOp[41]
    SLICE_X58Y91         LUT2 (Prop_lut2_I1_O)        0.250     6.696 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/FSM_sequential_CurrentState[2]_i_8/O
                         net (fo=1, routed)           0.000     6.696    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/I72[0]
    SLICE_X58Y91         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.447     7.143 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_2/CO[2]
                         net (fo=5, routed)           0.998     8.141    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/CO[0]
    SLICE_X35Y97         LUT6 (Prop_lut6_I1_O)        0.252     8.393 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddress[10]_i_1__0/O
                         net (fo=11, routed)          0.285     8.678    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddressCountUp
    SLICE_X35Y99         FDRE                                         r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddress_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.633     5.670    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       1.273     7.020    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/SCALER_CLK
    SLICE_X35Y99                                                      r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddress_reg[9]/C
                         clock pessimism              0.345     7.365    
                         clock uncertainty           -0.047     7.318    
    SLICE_X35Y99         FDRE (Setup_fdre_C_CE)      -0.168     7.150    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddress_reg[9]
  -------------------------------------------------------------------
                         required time                          7.150    
                         arrival time                          -8.678    
  -------------------------------------------------------------------
                         slack                                 -1.528    

Slack (VIOLATED) :        -1.520ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/Channel_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddress_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        9.223ns  (logic 3.516ns (38.121%)  route 5.707ns (61.879%))
  Logic Levels:           17  (CARRY4=12 LUT2=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.980ns = ( 7.020 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       1.362    -0.553    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/SCALER_CLK
    SLICE_X57Y81                                                      r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/Channel_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y81         FDRE (Prop_fdre_C_Q)         0.379    -0.174 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/Channel_reg[2]_rep/Q
                         net (fo=122, routed)         1.870     1.695    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/n_0_Channel_reg[2]_rep
    SLICE_X82Y54         MUXF7 (Prop_muxf7_S_O)       0.227     1.922 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/DelayedDout_reg[3]_i_37/O
                         net (fo=1, routed)           1.094     3.016    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/n_0_DelayedDout_reg[3]_i_37
    SLICE_X65Y61         LUT6 (Prop_lut6_I3_O)        0.252     3.268 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/DelayedDout[3]_i_13/O
                         net (fo=1, routed)           0.939     4.207    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/n_0_DelayedDout[3]_i_13
    SLICE_X59Y81         LUT6 (Prop_lut6_I1_O)        0.105     4.312 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/DelayedDout[3]_i_5/O
                         net (fo=1, routed)           0.000     4.312    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/S[1]
    SLICE_X59Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     4.769 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/DelayedDout_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.769    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_DelayedDout_reg[3]_i_2
    SLICE_X59Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.867 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/DelayedDout_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.867    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_DelayedDout_reg[7]_i_2
    SLICE_X59Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.965 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/DelayedDout_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.965    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_DelayedDout_reg[11]_i_2
    SLICE_X59Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.063 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_160/CO[3]
                         net (fo=1, routed)           0.000     5.063    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_160
    SLICE_X59Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.161 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_71/CO[3]
                         net (fo=1, routed)           0.000     5.161    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_71
    SLICE_X59Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.259 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_70/CO[3]
                         net (fo=1, routed)           0.000     5.259    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_70
    SLICE_X59Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.357 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_36/CO[3]
                         net (fo=1, routed)           0.000     5.357    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_36
    SLICE_X59Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.455 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_35/CO[3]
                         net (fo=1, routed)           0.000     5.455    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_35
    SLICE_X59Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.553 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_23/CO[3]
                         net (fo=1, routed)           0.000     5.553    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_23
    SLICE_X59Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.651 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_22/CO[3]
                         net (fo=1, routed)           0.000     5.651    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_22
    SLICE_X59Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     5.916 f  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_16/O[1]
                         net (fo=1, routed)           0.530     6.446    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/minusOp[41]
    SLICE_X58Y91         LUT2 (Prop_lut2_I1_O)        0.250     6.696 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/FSM_sequential_CurrentState[2]_i_8/O
                         net (fo=1, routed)           0.000     6.696    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/I72[0]
    SLICE_X58Y91         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.447     7.143 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_2/CO[2]
                         net (fo=5, routed)           0.998     8.141    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/CO[0]
    SLICE_X35Y97         LUT6 (Prop_lut6_I1_O)        0.252     8.393 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddress[10]_i_1__0/O
                         net (fo=11, routed)          0.277     8.670    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddressCountUp
    SLICE_X35Y98         FDRE                                         r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddress_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.633     5.670    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       1.273     7.020    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/SCALER_CLK
    SLICE_X35Y98                                                      r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddress_reg[1]/C
                         clock pessimism              0.345     7.365    
                         clock uncertainty           -0.047     7.318    
    SLICE_X35Y98         FDRE (Setup_fdre_C_CE)      -0.168     7.150    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddress_reg[1]
  -------------------------------------------------------------------
                         required time                          7.150    
                         arrival time                          -8.670    
  -------------------------------------------------------------------
                         slack                                 -1.520    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 TriggerWidth_0/WidthAdjuster_GENERATE[9].Width_Adjuster_0/delay_reg_reg[92]/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TriggerWidth_0/WidthAdjuster_GENERATE[9].Width_Adjuster_0/delay_reg_reg[93]/D
                            (rising edge-triggered cell FDCE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.128ns (49.371%)  route 0.131ns (50.629%))
  Logic Levels:           0  
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.476ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       0.635    -0.476    TriggerWidth_0/WidthAdjuster_GENERATE[9].Width_Adjuster_0/SCALER_CLK
    SLICE_X39Y48                                                      r  TriggerWidth_0/WidthAdjuster_GENERATE[9].Width_Adjuster_0/delay_reg_reg[92]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDCE (Prop_fdce_C_Q)         0.128    -0.348 r  TriggerWidth_0/WidthAdjuster_GENERATE[9].Width_Adjuster_0/delay_reg_reg[92]/Q
                         net (fo=2, routed)           0.131    -0.216    TriggerWidth_0/WidthAdjuster_GENERATE[9].Width_Adjuster_0/delay_reg[92]
    SLICE_X38Y50         FDCE                                         r  TriggerWidth_0/WidthAdjuster_GENERATE[9].Width_Adjuster_0/delay_reg_reg[93]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       0.841    -0.779    TriggerWidth_0/WidthAdjuster_GENERATE[9].Width_Adjuster_0/SCALER_CLK
    SLICE_X38Y50                                                      r  TriggerWidth_0/WidthAdjuster_GENERATE[9].Width_Adjuster_0/delay_reg_reg[93]/C
                         clock pessimism              0.504    -0.275    
    SLICE_X38Y50         FDCE (Hold_fdce_C_D)         0.006    -0.269    TriggerWidth_0/WidthAdjuster_GENERATE[9].Width_Adjuster_0/delay_reg_reg[93]
  -------------------------------------------------------------------
                         required time                          0.269    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 TriggerWidth_0/WidthAdjuster_GENERATE[27].Width_Adjuster_0/delay_reg_reg[58]/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TriggerWidth_0/WidthAdjuster_GENERATE[27].Width_Adjuster_0/delay_reg_reg[59]/D
                            (rising edge-triggered cell FDCE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.148ns (43.865%)  route 0.189ns (56.135%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       0.570    -0.541    TriggerWidth_0/WidthAdjuster_GENERATE[27].Width_Adjuster_0/SCALER_CLK
    SLICE_X8Y100                                                      r  TriggerWidth_0/WidthAdjuster_GENERATE[27].Width_Adjuster_0/delay_reg_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y100         FDCE (Prop_fdce_C_Q)         0.148    -0.393 r  TriggerWidth_0/WidthAdjuster_GENERATE[27].Width_Adjuster_0/delay_reg_reg[58]/Q
                         net (fo=2, routed)           0.189    -0.204    TriggerWidth_0/WidthAdjuster_GENERATE[27].Width_Adjuster_0/delay_reg[58]
    SLICE_X8Y99          FDCE                                         r  TriggerWidth_0/WidthAdjuster_GENERATE[27].Width_Adjuster_0/delay_reg_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       0.847    -0.773    TriggerWidth_0/WidthAdjuster_GENERATE[27].Width_Adjuster_0/SCALER_CLK
    SLICE_X8Y99                                                       r  TriggerWidth_0/WidthAdjuster_GENERATE[27].Width_Adjuster_0/delay_reg_reg[59]/C
                         clock pessimism              0.509    -0.264    
    SLICE_X8Y99          FDCE (Hold_fdce_C_D)         0.006    -0.258    TriggerWidth_0/WidthAdjuster_GENERATE[27].Width_Adjuster_0/delay_reg_reg[59]
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 TriggerWidth_0/WidthAdjuster_GENERATE[23].Width_Adjuster_0/delay_reg_reg[34]/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TriggerWidth_0/WidthAdjuster_GENERATE[23].Width_Adjuster_0/delay_reg_reg[35]/D
                            (rising edge-triggered cell FDCE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.557%)  route 0.190ns (57.443%))
  Logic Levels:           0  
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.440ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       0.671    -0.440    TriggerWidth_0/WidthAdjuster_GENERATE[23].Width_Adjuster_0/SCALER_CLK
    SLICE_X0Y49                                                       r  TriggerWidth_0/WidthAdjuster_GENERATE[23].Width_Adjuster_0/delay_reg_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDCE (Prop_fdce_C_Q)         0.141    -0.299 r  TriggerWidth_0/WidthAdjuster_GENERATE[23].Width_Adjuster_0/delay_reg_reg[34]/Q
                         net (fo=2, routed)           0.190    -0.108    TriggerWidth_0/WidthAdjuster_GENERATE[23].Width_Adjuster_0/delay_reg[34]
    SLICE_X0Y50          FDCE                                         r  TriggerWidth_0/WidthAdjuster_GENERATE[23].Width_Adjuster_0/delay_reg_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       0.878    -0.742    TriggerWidth_0/WidthAdjuster_GENERATE[23].Width_Adjuster_0/SCALER_CLK
    SLICE_X0Y50                                                       r  TriggerWidth_0/WidthAdjuster_GENERATE[23].Width_Adjuster_0/delay_reg_reg[35]/C
                         clock pessimism              0.504    -0.238    
    SLICE_X0Y50          FDCE (Hold_fdce_C_D)         0.072    -0.166    TriggerWidth_0/WidthAdjuster_GENERATE[23].Width_Adjuster_0/delay_reg_reg[35]
  -------------------------------------------------------------------
                         required time                          0.166    
                         arrival time                          -0.108    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[57].MHTDC_ChannelBuffer_Trailing/Ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[57].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_0_5/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.156%)  route 0.193ns (57.844%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       0.573    -0.538    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[57].MHTDC_ChannelBuffer_Trailing/SCALER_CLK
    SLICE_X28Y99                                                      r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[57].MHTDC_ChannelBuffer_Trailing/Ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[57].MHTDC_ChannelBuffer_Trailing/Ptr_reg[3]/Q
                         net (fo=66, routed)          0.193    -0.204    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[57].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_0_5/ADDRD3
    SLICE_X30Y99         RAMD32                                       r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[57].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_0_5/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       0.843    -0.777    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[57].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_0_5/WCLK
    SLICE_X30Y99                                                      r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[57].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_0_5/RAMA/CLK
                         clock pessimism              0.275    -0.502    
    SLICE_X30Y99         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.262    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[57].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.262    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[57].MHTDC_ChannelBuffer_Trailing/Ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[57].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_0_5/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.156%)  route 0.193ns (57.844%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       0.573    -0.538    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[57].MHTDC_ChannelBuffer_Trailing/SCALER_CLK
    SLICE_X28Y99                                                      r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[57].MHTDC_ChannelBuffer_Trailing/Ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[57].MHTDC_ChannelBuffer_Trailing/Ptr_reg[3]/Q
                         net (fo=66, routed)          0.193    -0.204    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[57].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_0_5/ADDRD3
    SLICE_X30Y99         RAMD32                                       r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[57].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_0_5/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       0.843    -0.777    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[57].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_0_5/WCLK
    SLICE_X30Y99                                                      r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[57].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism              0.275    -0.502    
    SLICE_X30Y99         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.262    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[57].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.262    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[57].MHTDC_ChannelBuffer_Trailing/Ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[57].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_0_5/RAMB/WADR3
                            (rising edge-triggered cell RAMD32 clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.156%)  route 0.193ns (57.844%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       0.573    -0.538    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[57].MHTDC_ChannelBuffer_Trailing/SCALER_CLK
    SLICE_X28Y99                                                      r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[57].MHTDC_ChannelBuffer_Trailing/Ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[57].MHTDC_ChannelBuffer_Trailing/Ptr_reg[3]/Q
                         net (fo=66, routed)          0.193    -0.204    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[57].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_0_5/ADDRD3
    SLICE_X30Y99         RAMD32                                       r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[57].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_0_5/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       0.843    -0.777    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[57].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_0_5/WCLK
    SLICE_X30Y99                                                      r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[57].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_0_5/RAMB/CLK
                         clock pessimism              0.275    -0.502    
    SLICE_X30Y99         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.262    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[57].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                          0.262    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[57].MHTDC_ChannelBuffer_Trailing/Ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[57].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_0_5/RAMB_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.156%)  route 0.193ns (57.844%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       0.573    -0.538    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[57].MHTDC_ChannelBuffer_Trailing/SCALER_CLK
    SLICE_X28Y99                                                      r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[57].MHTDC_ChannelBuffer_Trailing/Ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[57].MHTDC_ChannelBuffer_Trailing/Ptr_reg[3]/Q
                         net (fo=66, routed)          0.193    -0.204    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[57].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_0_5/ADDRD3
    SLICE_X30Y99         RAMD32                                       r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[57].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_0_5/RAMB_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       0.843    -0.777    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[57].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_0_5/WCLK
    SLICE_X30Y99                                                      r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[57].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism              0.275    -0.502    
    SLICE_X30Y99         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.262    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[57].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.262    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[57].MHTDC_ChannelBuffer_Trailing/Ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[57].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_0_5/RAMC/WADR3
                            (rising edge-triggered cell RAMD32 clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.156%)  route 0.193ns (57.844%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       0.573    -0.538    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[57].MHTDC_ChannelBuffer_Trailing/SCALER_CLK
    SLICE_X28Y99                                                      r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[57].MHTDC_ChannelBuffer_Trailing/Ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[57].MHTDC_ChannelBuffer_Trailing/Ptr_reg[3]/Q
                         net (fo=66, routed)          0.193    -0.204    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[57].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_0_5/ADDRD3
    SLICE_X30Y99         RAMD32                                       r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[57].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_0_5/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       0.843    -0.777    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[57].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_0_5/WCLK
    SLICE_X30Y99                                                      r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[57].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_0_5/RAMC/CLK
                         clock pessimism              0.275    -0.502    
    SLICE_X30Y99         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.262    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[57].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                          0.262    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[57].MHTDC_ChannelBuffer_Trailing/Ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[57].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_0_5/RAMC_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.156%)  route 0.193ns (57.844%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       0.573    -0.538    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[57].MHTDC_ChannelBuffer_Trailing/SCALER_CLK
    SLICE_X28Y99                                                      r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[57].MHTDC_ChannelBuffer_Trailing/Ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[57].MHTDC_ChannelBuffer_Trailing/Ptr_reg[3]/Q
                         net (fo=66, routed)          0.193    -0.204    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[57].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_0_5/ADDRD3
    SLICE_X30Y99         RAMD32                                       r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[57].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_0_5/RAMC_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       0.843    -0.777    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[57].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_0_5/WCLK
    SLICE_X30Y99                                                      r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[57].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism              0.275    -0.502    
    SLICE_X30Y99         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.262    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[57].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.262    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[57].MHTDC_ChannelBuffer_Trailing/Ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[57].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_0_5/RAMD/ADR3
                            (rising edge-triggered cell RAMS32 clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.156%)  route 0.193ns (57.844%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       0.573    -0.538    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[57].MHTDC_ChannelBuffer_Trailing/SCALER_CLK
    SLICE_X28Y99                                                      r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[57].MHTDC_ChannelBuffer_Trailing/Ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[57].MHTDC_ChannelBuffer_Trailing/Ptr_reg[3]/Q
                         net (fo=66, routed)          0.193    -0.204    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[57].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_0_5/ADDRD3
    SLICE_X30Y99         RAMS32                                       r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[57].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_0_5/RAMD/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       0.843    -0.777    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[57].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_0_5/WCLK
    SLICE_X30Y99                                                      r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[57].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_0_5/RAMD/CLK
                         clock pessimism              0.275    -0.502    
    SLICE_X30Y99         RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240    -0.262    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[57].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_0_5/RAMD
  -------------------------------------------------------------------
                         required time                          0.262    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.058    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_125M
Waveform:           { 0 4 }
Period:             8.000
Sources:            { ClockManager_0/MMCM_0/MMCM_0/CLKOUT5 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170     8.000   5.830    RAMB36_X0Y20     MHTDC_0/MHTDC_EventBuffer_Leading/DualPortRam_0/RamData_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170     8.000   5.830    RAMB18_X0Y42     MHTDC_0/MHTDC_EventBuffer_Leading/DualPortRam_0/RamData_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170     8.000   5.830    RAMB36_X0Y19     MHTDC_0/MHTDC_EventBuffer_Leading/DualPortRam_1/RamData_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170     8.000   5.830    RAMB18_X0Y43     MHTDC_0/MHTDC_EventBuffer_Leading/DualPortRam_1/RamData_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170     8.000   5.830    RAMB36_X1Y20     MHTDC_0/MHTDC_EventBuffer_Trailing/DualPortRam_0/RamData_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170     8.000   5.830    RAMB18_X1Y42     MHTDC_0/MHTDC_EventBuffer_Trailing/DualPortRam_0/RamData_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170     8.000   5.830    RAMB36_X1Y22     MHTDC_0/MHTDC_EventBuffer_Trailing/DualPortRam_1/RamData_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170     8.000   5.830    RAMB18_X1Y43     MHTDC_0/MHTDC_EventBuffer_Trailing/DualPortRam_1/RamData_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170     8.000   5.830    RAMB18_X0Y50     Scaler_0/DoubleBuffer_0/DualPortRam_0/RamData_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170     8.000   5.830    RAMB18_X0Y51     Scaler_0/DoubleBuffer_0/DualPortRam_1/RamData_reg/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT5  n/a            213.360   8.000   205.360  MMCME2_ADV_X0Y3  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130     4.000   2.870    SLICE_X58Y62     MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[0].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_42_45/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130     4.000   2.870    SLICE_X58Y62     MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[0].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_42_45/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130     4.000   2.870    SLICE_X58Y62     MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[0].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_42_45/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130     4.000   2.870    SLICE_X58Y62     MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[0].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_42_45/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130     4.000   2.870    SLICE_X58Y62     MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[0].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_42_45/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130     4.000   2.870    SLICE_X58Y62     MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[0].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_42_45/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.130     4.000   2.870    SLICE_X58Y62     MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[0].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_42_45/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.130     4.000   2.870    SLICE_X58Y62     MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[0].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_42_45/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130     4.000   2.870    SLICE_X80Y56     MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[10].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_18_23/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130     4.000   2.870    SLICE_X80Y56     MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[10].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_18_23/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130     4.000   2.870    SLICE_X58Y62     MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[0].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_42_45/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130     4.000   2.870    SLICE_X58Y62     MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[0].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_42_45/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130     4.000   2.870    SLICE_X58Y62     MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[0].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_42_45/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130     4.000   2.870    SLICE_X58Y62     MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[0].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_42_45/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130     4.000   2.870    SLICE_X58Y62     MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[0].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_42_45/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130     4.000   2.870    SLICE_X58Y62     MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[0].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_42_45/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.130     4.000   2.870    SLICE_X58Y62     MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[0].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_42_45/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.130     4.000   2.870    SLICE_X58Y62     MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[0].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_42_45/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130     4.000   2.870    SLICE_X88Y63     MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[12].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_12_17/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130     4.000   2.870    SLICE_X88Y63     MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[12].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_12_17/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  CLK_250M_0
  To Clock:  CLK_250M_0

Setup :            0  Failing Endpoints,  Worst Slack        1.565ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.079ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.565ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[23].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[1]__0/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[23].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_0 rise@0.000ns)
  Data Path Delay:        2.237ns  (logic 0.433ns (19.355%)  route 1.804ns (80.645%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.991ns = ( 3.009 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.044ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.375    -0.540    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[23].MHTDC_Counter_Leading/FineCounterDecoder_0/CLK_0
    SLICE_X50Y59                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[23].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[1]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y59         FDRE (Prop_fdre_C_Q)         0.433    -0.107 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[23].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[1]__0/Q
                         net (fo=2, routed)           1.804     1.697    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[23].MHTDC_Counter_Leading/FineCounterDecoder_0/n_0_Stage0_reg[1]__0
    SLICE_X61Y59         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[23].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     5.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     6.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     0.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     1.670    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.262     3.009    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[23].MHTDC_Counter_Leading/FineCounterDecoder_0/CLK_0
    SLICE_X61Y59                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[23].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[1]/C
                         clock pessimism              0.345     3.354    
                         clock uncertainty           -0.044     3.309    
    SLICE_X61Y59         FDRE (Setup_fdre_C_D)       -0.047     3.262    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[23].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[1]
  -------------------------------------------------------------------
                         required time                          3.262    
                         arrival time                          -1.697    
  -------------------------------------------------------------------
                         slack                                  1.565    

Slack (MET) :             1.681ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[14].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[14].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_0 rise@0.000ns)
  Data Path Delay:        2.165ns  (logic 0.379ns (17.504%)  route 1.786ns (82.496%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.931ns = ( 3.069 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.044ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.437    -0.478    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[14].MHTDC_Counter_Trailing/FineCounterDecoder_0/CLK_0
    SLICE_X81Y107                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[14].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y107        FDRE (Prop_fdre_C_Q)         0.379    -0.099 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[14].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[3]/Q
                         net (fo=2, routed)           1.786     1.687    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[14].MHTDC_Counter_Trailing/FineCounterDecoder_0/n_0_Stage0_reg[3]
    SLICE_X77Y106        FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[14].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     5.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     6.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     0.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     1.670    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.322     3.069    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[14].MHTDC_Counter_Trailing/FineCounterDecoder_0/CLK_0
    SLICE_X77Y106                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[14].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[3]/C
                         clock pessimism              0.403     3.472    
                         clock uncertainty           -0.044     3.428    
    SLICE_X77Y106        FDRE (Setup_fdre_C_D)       -0.059     3.369    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[14].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[3]
  -------------------------------------------------------------------
                         required time                          3.369    
                         arrival time                          -1.687    
  -------------------------------------------------------------------
                         slack                                  1.681    

Slack (MET) :             1.771ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[24].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[0]__0/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[24].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_0 rise@0.000ns)
  Data Path Delay:        1.972ns  (logic 0.398ns (20.178%)  route 1.574ns (79.822%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.943ns = ( 3.057 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.044ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.413    -0.502    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[24].MHTDC_Counter_Trailing/FineCounterDecoder_0/CLK_0
    SLICE_X74Y124                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[24].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y124        FDRE (Prop_fdre_C_Q)         0.398    -0.104 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[24].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[0]__0/Q
                         net (fo=2, routed)           1.574     1.470    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[24].MHTDC_Counter_Trailing/FineCounterDecoder_0/n_0_Stage0_reg[0]__0
    SLICE_X77Y127        FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[24].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     5.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     6.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     0.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     1.670    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.310     3.057    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[24].MHTDC_Counter_Trailing/FineCounterDecoder_0/CLK_0
    SLICE_X77Y127                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[24].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[0]/C
                         clock pessimism              0.403     3.460    
                         clock uncertainty           -0.044     3.416    
    SLICE_X77Y127        FDRE (Setup_fdre_C_D)       -0.174     3.242    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[24].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[0]
  -------------------------------------------------------------------
                         required time                          3.242    
                         arrival time                          -1.470    
  -------------------------------------------------------------------
                         slack                                  1.771    

Slack (MET) :             1.806ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[51].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[2]__0/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[51].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_0 rise@0.000ns)
  Data Path Delay:        2.027ns  (logic 0.433ns (21.357%)  route 1.594ns (78.643%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.000ns = ( 3.000 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.044ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.370    -0.545    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[51].MHTDC_Counter_Trailing/FineCounterDecoder_0/CLK_0
    SLICE_X14Y108                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[51].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[2]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y108        FDRE (Prop_fdre_C_Q)         0.433    -0.112 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[51].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[2]__0/Q
                         net (fo=2, routed)           1.594     1.483    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[51].MHTDC_Counter_Trailing/FineCounterDecoder_0/n_0_Stage0_reg[2]__0
    SLICE_X40Y106        FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[51].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     5.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     6.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     0.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     1.670    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.253     3.000    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[51].MHTDC_Counter_Trailing/FineCounterDecoder_0/CLK_0
    SLICE_X40Y106                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[51].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[2]/C
                         clock pessimism              0.403     3.403    
                         clock uncertainty           -0.044     3.359    
    SLICE_X40Y106        FDRE (Setup_fdre_C_D)       -0.070     3.289    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[51].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[2]
  -------------------------------------------------------------------
                         required time                          3.289    
                         arrival time                          -1.483    
  -------------------------------------------------------------------
                         slack                                  1.806    

Slack (MET) :             1.809ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[53].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[1]__0/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[53].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_0 rise@0.000ns)
  Data Path Delay:        2.019ns  (logic 0.433ns (21.441%)  route 1.586ns (78.559%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.998ns = ( 3.002 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.044ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.366    -0.549    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[53].MHTDC_Counter_Trailing/FineCounterDecoder_0/CLK_0
    SLICE_X30Y105                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[53].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[1]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y105        FDRE (Prop_fdre_C_Q)         0.433    -0.116 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[53].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[1]__0/Q
                         net (fo=2, routed)           1.586     1.471    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[53].MHTDC_Counter_Trailing/FineCounterDecoder_0/n_0_Stage0_reg[1]__0
    SLICE_X36Y107        FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[53].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     5.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     6.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     0.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     1.670    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.255     3.002    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[53].MHTDC_Counter_Trailing/FineCounterDecoder_0/CLK_0
    SLICE_X36Y107                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[53].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[1]/C
                         clock pessimism              0.403     3.405    
                         clock uncertainty           -0.044     3.361    
    SLICE_X36Y107        FDRE (Setup_fdre_C_D)       -0.081     3.280    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[53].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[1]
  -------------------------------------------------------------------
                         required time                          3.280    
                         arrival time                          -1.471    
  -------------------------------------------------------------------
                         slack                                  1.809    

Slack (MET) :             1.884ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[32].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[0]__0/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[32].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_0 rise@0.000ns)
  Data Path Delay:        1.836ns  (logic 0.398ns (21.681%)  route 1.438ns (78.319%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.915ns = ( 3.085 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.476ns
    Clock Pessimism Removal (CPR):    0.405ns
  Clock Uncertainty:      0.044ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.439    -0.476    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[32].MHTDC_Counter_Leading/FineCounterDecoder_0/CLK_0
    SLICE_X80Y74                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[32].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y74         FDRE (Prop_fdre_C_Q)         0.398    -0.078 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[32].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[0]__0/Q
                         net (fo=2, routed)           1.438     1.359    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[32].MHTDC_Counter_Leading/FineCounterDecoder_0/n_0_Stage0_reg[0]__0
    SLICE_X82Y73         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[32].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     5.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     6.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     0.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     1.670    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.338     3.085    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[32].MHTDC_Counter_Leading/FineCounterDecoder_0/CLK_0
    SLICE_X82Y73                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[32].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[0]/C
                         clock pessimism              0.405     3.490    
                         clock uncertainty           -0.044     3.445    
    SLICE_X82Y73         FDRE (Setup_fdre_C_D)       -0.202     3.243    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[32].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[0]
  -------------------------------------------------------------------
                         required time                          3.243    
                         arrival time                          -1.359    
  -------------------------------------------------------------------
                         slack                                  1.884    

Slack (MET) :             1.884ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[17].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[2]__0/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[17].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_0 rise@0.000ns)
  Data Path Delay:        1.949ns  (logic 0.433ns (22.212%)  route 1.516ns (77.788%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.850ns = ( 3.150 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.391ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.044ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.524    -0.391    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[17].MHTDC_Counter_Leading/FineCounterDecoder_0/CLK_0
    SLICE_X62Y45                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[17].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[2]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y45         FDRE (Prop_fdre_C_Q)         0.433     0.042 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[17].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[2]__0/Q
                         net (fo=2, routed)           1.516     1.558    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[17].MHTDC_Counter_Leading/FineCounterDecoder_0/n_0_Stage0_reg[2]__0
    SLICE_X64Y46         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[17].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     5.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     6.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     0.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     1.670    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.403     3.150    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[17].MHTDC_Counter_Leading/FineCounterDecoder_0/CLK_0
    SLICE_X64Y46                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[17].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[2]/C
                         clock pessimism              0.412     3.562    
                         clock uncertainty           -0.044     3.517    
    SLICE_X64Y46         FDRE (Setup_fdre_C_D)       -0.075     3.442    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[17].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[2]
  -------------------------------------------------------------------
                         required time                          3.442    
                         arrival time                          -1.558    
  -------------------------------------------------------------------
                         slack                                  1.884    

Slack (MET) :             1.923ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[2].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[0]__0/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[2].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_0 rise@0.000ns)
  Data Path Delay:        1.947ns  (logic 0.433ns (22.240%)  route 1.514ns (77.760%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.001ns = ( 2.999 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    0.405ns
  Clock Uncertainty:      0.044ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.358    -0.557    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[2].MHTDC_Counter_Leading/FineCounterDecoder_0/CLK_0
    SLICE_X60Y73                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[2].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y73         FDRE (Prop_fdre_C_Q)         0.433    -0.124 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[2].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[0]__0/Q
                         net (fo=2, routed)           1.514     1.389    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[2].MHTDC_Counter_Leading/FineCounterDecoder_0/n_0_Stage0_reg[0]__0
    SLICE_X67Y73         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[2].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     5.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     6.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     0.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     1.670    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.252     2.999    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[2].MHTDC_Counter_Leading/FineCounterDecoder_0/CLK_0
    SLICE_X67Y73                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[2].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[0]/C
                         clock pessimism              0.405     3.404    
                         clock uncertainty           -0.044     3.359    
    SLICE_X67Y73         FDRE (Setup_fdre_C_D)       -0.047     3.312    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[2].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[0]
  -------------------------------------------------------------------
                         required time                          3.312    
                         arrival time                          -1.389    
  -------------------------------------------------------------------
                         slack                                  1.923    

Slack (MET) :             1.953ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[29].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[29].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_0 rise@0.000ns)
  Data Path Delay:        1.957ns  (logic 0.379ns (19.362%)  route 1.578ns (80.638%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.943ns = ( 3.057 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.044ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.416    -0.499    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[29].MHTDC_Counter_Trailing/FineCounterDecoder_0/CLK_0
    SLICE_X77Y127                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[29].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y127        FDRE (Prop_fdre_C_Q)         0.379    -0.120 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[29].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[3]/Q
                         net (fo=2, routed)           1.578     1.458    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[29].MHTDC_Counter_Trailing/FineCounterDecoder_0/n_0_Stage0_reg[3]
    SLICE_X78Y125        FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[29].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     5.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     6.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     0.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     1.670    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.310     3.057    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[29].MHTDC_Counter_Trailing/FineCounterDecoder_0/CLK_0
    SLICE_X78Y125                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[29].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[3]/C
                         clock pessimism              0.403     3.460    
                         clock uncertainty           -0.044     3.416    
    SLICE_X78Y125        FDRE (Setup_fdre_C_D)       -0.004     3.412    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[29].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[3]
  -------------------------------------------------------------------
                         required time                          3.412    
                         arrival time                          -1.458    
  -------------------------------------------------------------------
                         slack                                  1.953    

Slack (MET) :             1.955ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[41].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[1]__0/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[41].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_0 rise@0.000ns)
  Data Path Delay:        1.920ns  (logic 0.433ns (22.551%)  route 1.487ns (77.449%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.900ns = ( 3.100 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.453ns
    Clock Pessimism Removal (CPR):    0.405ns
  Clock Uncertainty:      0.044ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.462    -0.453    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[41].MHTDC_Counter_Trailing/FineCounterDecoder_0/CLK_0
    SLICE_X84Y89                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[41].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[1]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y89         FDRE (Prop_fdre_C_Q)         0.433    -0.020 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[41].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[1]__0/Q
                         net (fo=2, routed)           1.487     1.467    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[41].MHTDC_Counter_Trailing/FineCounterDecoder_0/n_0_Stage0_reg[1]__0
    SLICE_X86Y90         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[41].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     5.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     6.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     0.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     1.670    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.353     3.100    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[41].MHTDC_Counter_Trailing/FineCounterDecoder_0/CLK_0
    SLICE_X86Y90                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[41].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[1]/C
                         clock pessimism              0.405     3.505    
                         clock uncertainty           -0.044     3.460    
    SLICE_X86Y90         FDRE (Setup_fdre_C_D)       -0.039     3.421    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[41].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[1]
  -------------------------------------------------------------------
                         required time                          3.421    
                         arrival time                          -1.467    
  -------------------------------------------------------------------
                         slack                                  1.955    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[3].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[2]__0/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[3].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_250M_0 rise@0.000ns - CLK_250M_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.164ns (41.908%)  route 0.227ns (58.092%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.554ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.557    -0.554    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[3].MHTDC_Counter_Leading/FineCounterDecoder_0/CLK_0
    SLICE_X50Y69                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[3].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[2]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y69         FDRE (Prop_fdre_C_Q)         0.164    -0.390 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[3].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[2]__0/Q
                         net (fo=2, routed)           0.227    -0.163    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[3].MHTDC_Counter_Leading/FineCounterDecoder_0/n_0_Stage0_reg[2]__0
    SLICE_X54Y71         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[3].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.822    -0.798    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[3].MHTDC_Counter_Leading/FineCounterDecoder_0/CLK_0
    SLICE_X54Y71                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[3].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[2]/C
                         clock pessimism              0.504    -0.294    
    SLICE_X54Y71         FDRE (Hold_fdre_C_D)         0.052    -0.242    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[3].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.242    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[46].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[1]__0/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[46].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_250M_0 rise@0.000ns - CLK_250M_0 rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.164ns (36.411%)  route 0.286ns (63.589%))
  Logic Levels:           0  
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.598    -0.513    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[46].MHTDC_Counter_Trailing/FineCounterDecoder_0/CLK_0
    SLICE_X88Y112                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[46].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[1]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y112        FDRE (Prop_fdre_C_Q)         0.164    -0.349 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[46].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[1]__0/Q
                         net (fo=2, routed)           0.286    -0.063    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[46].MHTDC_Counter_Trailing/FineCounterDecoder_0/n_0_Stage0_reg[1]__0
    SLICE_X86Y99         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[46].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.880    -0.740    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[46].MHTDC_Counter_Trailing/FineCounterDecoder_0/CLK_0
    SLICE_X86Y99                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[46].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[1]/C
                         clock pessimism              0.509    -0.231    
    SLICE_X86Y99         FDRE (Hold_fdre_C_D)         0.072    -0.159    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[46].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.159    
                         arrival time                          -0.063    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[22].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[0]__0/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[22].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_250M_0 rise@0.000ns - CLK_250M_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.164ns (45.863%)  route 0.194ns (54.137%))
  Logic Levels:           0  
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns
    Source Clock Delay      (SCD):    -0.480ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.631    -0.480    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[22].MHTDC_Counter_Leading/FineCounterDecoder_0/CLK_0
    SLICE_X54Y49                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[22].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.316 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[22].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[0]__0/Q
                         net (fo=2, routed)           0.194    -0.122    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[22].MHTDC_Counter_Leading/FineCounterDecoder_0/n_0_Stage0_reg[0]__0
    SLICE_X54Y50         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[22].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.835    -0.785    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[22].MHTDC_Counter_Leading/FineCounterDecoder_0/CLK_0
    SLICE_X54Y50                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[22].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[0]/C
                         clock pessimism              0.504    -0.281    
    SLICE_X54Y50         FDRE (Hold_fdre_C_D)         0.059    -0.222    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[22].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.222    
                         arrival time                          -0.122    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[18].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[0]__0/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[18].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_250M_0 rise@0.000ns - CLK_250M_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.148ns (37.066%)  route 0.251ns (62.934%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.548    -0.563    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[18].MHTDC_Counter_Trailing/FineCounterDecoder_0/CLK_0
    SLICE_X46Y123                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[18].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y123        FDRE (Prop_fdre_C_Q)         0.148    -0.415 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[18].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[0]__0/Q
                         net (fo=2, routed)           0.251    -0.164    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[18].MHTDC_Counter_Trailing/FineCounterDecoder_0/n_0_Stage0_reg[0]__0
    SLICE_X57Y124        FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[18].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.813    -0.807    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[18].MHTDC_Counter_Trailing/FineCounterDecoder_0/CLK_0
    SLICE_X57Y124                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[18].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[0]/C
                         clock pessimism              0.504    -0.303    
    SLICE_X57Y124        FDRE (Hold_fdre_C_D)         0.017    -0.286    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[18].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.286    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[39].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[39].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_250M_0 rise@0.000ns - CLK_250M_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.807%)  route 0.067ns (32.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.605    -0.506    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[39].MHTDC_Counter_Trailing/FineCounterDecoder_0/CLK_0
    SLICE_X83Y91                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[39].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[39].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[3]/Q
                         net (fo=2, routed)           0.067    -0.298    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[39].MHTDC_Counter_Trailing/FineCounterDecoder_0/n_0_Stage0_reg[3]
    SLICE_X83Y91         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[39].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.877    -0.743    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[39].MHTDC_Counter_Trailing/FineCounterDecoder_0/CLK_0
    SLICE_X83Y91                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[39].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[3]/C
                         clock pessimism              0.237    -0.506    
    SLICE_X83Y91         FDRE (Hold_fdre_C_D)         0.076    -0.430    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[39].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.298    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[6].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[6].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_250M_0 rise@0.000ns - CLK_250M_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.807%)  route 0.067ns (32.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.553    -0.558    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[6].MHTDC_Counter_Trailing/FineCounterDecoder_0/CLK_0
    SLICE_X41Y120                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[6].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y120        FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[6].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[3]/Q
                         net (fo=2, routed)           0.067    -0.350    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[6].MHTDC_Counter_Trailing/FineCounterDecoder_0/n_0_Stage0_reg[3]
    SLICE_X41Y120        FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[6].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.822    -0.797    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[6].MHTDC_Counter_Trailing/FineCounterDecoder_0/CLK_0
    SLICE_X41Y120                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[6].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[3]/C
                         clock pessimism              0.239    -0.558    
    SLICE_X41Y120        FDRE (Hold_fdre_C_D)         0.076    -0.482    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[6].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[45].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[45].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_250M_0 rise@0.000ns - CLK_250M_0 rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.141ns (66.924%)  route 0.070ns (33.076%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.601    -0.510    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[45].MHTDC_Counter_Trailing/FineCounterDecoder_0/CLK_0
    SLICE_X86Y103                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[45].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.369 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[45].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[3]/Q
                         net (fo=2, routed)           0.070    -0.299    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[45].MHTDC_Counter_Trailing/FineCounterDecoder_0/n_0_Stage0_reg[3]
    SLICE_X86Y103        FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[45].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.873    -0.747    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[45].MHTDC_Counter_Trailing/FineCounterDecoder_0/CLK_0
    SLICE_X86Y103                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[45].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[3]/C
                         clock pessimism              0.237    -0.510    
    SLICE_X86Y103        FDRE (Hold_fdre_C_D)         0.076    -0.434    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[45].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[22].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[22].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_250M_0 rise@0.000ns - CLK_250M_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.551%)  route 0.256ns (64.449%))
  Logic Levels:           0  
  Clock Path Skew:        0.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.480ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.631    -0.480    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[22].MHTDC_Counter_Leading/FineCounterDecoder_0/CLK_0
    SLICE_X53Y47                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[22].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.339 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[22].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[3]/Q
                         net (fo=2, routed)           0.256    -0.083    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[22].MHTDC_Counter_Leading/FineCounterDecoder_0/n_0_Stage0_reg[3]
    SLICE_X54Y53         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[22].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.834    -0.786    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[22].MHTDC_Counter_Leading/FineCounterDecoder_0/CLK_0
    SLICE_X54Y53                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[22].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[3]/C
                         clock pessimism              0.504    -0.282    
    SLICE_X54Y53         FDRE (Hold_fdre_C_D)         0.063    -0.219    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[22].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.219    
                         arrival time                          -0.083    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[54].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[54].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_250M_0 rise@0.000ns - CLK_250M_0 rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.141ns (65.133%)  route 0.075ns (34.867%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.784ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.566    -0.545    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[54].MHTDC_Counter_Trailing/FineCounterDecoder_0/CLK_0
    SLICE_X28Y106                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[54].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.404 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[54].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[3]/Q
                         net (fo=2, routed)           0.075    -0.329    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[54].MHTDC_Counter_Trailing/FineCounterDecoder_0/n_0_Stage0_reg[3]
    SLICE_X28Y106        FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[54].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.836    -0.784    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[54].MHTDC_Counter_Trailing/FineCounterDecoder_0/CLK_0
    SLICE_X28Y106                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[54].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[3]/C
                         clock pessimism              0.239    -0.545    
    SLICE_X28Y106        FDRE (Hold_fdre_C_D)         0.075    -0.470    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[54].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[46].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[0]__0/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[46].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_250M_0 rise@0.000ns - CLK_250M_0 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.164ns (33.288%)  route 0.329ns (66.712%))
  Logic Levels:           0  
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.601    -0.510    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[46].MHTDC_Counter_Trailing/FineCounterDecoder_0/CLK_0
    SLICE_X88Y106                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[46].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y106        FDRE (Prop_fdre_C_Q)         0.164    -0.346 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[46].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[0]__0/Q
                         net (fo=2, routed)           0.329    -0.017    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[46].MHTDC_Counter_Trailing/FineCounterDecoder_0/n_0_Stage0_reg[0]__0
    SLICE_X86Y99         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[46].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.880    -0.740    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[46].MHTDC_Counter_Trailing/FineCounterDecoder_0/CLK_0
    SLICE_X86Y99                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[46].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[0]/C
                         clock pessimism              0.509    -0.231    
    SLICE_X86Y99         FDRE (Hold_fdre_C_D)         0.070    -0.161    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[46].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.161    
                         arrival time                          -0.017    
  -------------------------------------------------------------------
                         slack                                  0.144    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_250M_0
Waveform:           { 0 2 }
Period:             4.000
Sources:            { ClockManager_0/MMCM_0/MMCM_0/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592     4.000   2.408    BUFGCTRL_X0Y30   ClockManager_0/MMCM_0/BUFG_CLK_250M_0/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249     4.000   2.751    MMCME2_ADV_X0Y3  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000     4.000   3.000    SLICE_X50Y67     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[0].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[0]__0/C
Min Period        n/a     FDRE/C              n/a            1.000     4.000   3.000    SLICE_X50Y68     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[0].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[1]__0/C
Min Period        n/a     FDRE/C              n/a            1.000     4.000   3.000    SLICE_X50Y68     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[0].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[2]__0/C
Min Period        n/a     FDRE/C              n/a            1.000     4.000   3.000    SLICE_X54Y70     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[0].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000     4.000   3.000    SLICE_X54Y70     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[0].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000     4.000   3.000    SLICE_X53Y71     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[0].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000     4.000   3.000    SLICE_X54Y70     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[0].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000     4.000   3.000    SLICE_X54Y70     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[0].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360   4.000   209.360  MMCME2_ADV_X0Y3  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854     2.000   1.146    SLICE_X50Y68     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[0].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854     2.000   1.146    SLICE_X50Y68     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[0].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854     2.000   1.146    SLICE_X50Y68     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[0].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854     2.000   1.146    SLICE_X50Y68     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[0].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854     2.000   1.146    SLICE_X74Y50     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[15].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[0]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854     2.000   1.146    SLICE_X62Y45     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[17].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854     2.000   1.146    SLICE_X62Y45     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[17].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854     2.000   1.146    SLICE_X62Y45     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[17].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854     2.000   1.146    SLICE_X62Y45     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[17].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854     2.000   1.146    SLICE_X56Y47     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[18].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854     2.000   1.146    SLICE_X50Y68     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[0].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854     2.000   1.146    SLICE_X50Y68     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[0].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854     2.000   1.146    SLICE_X74Y50     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[15].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854     2.000   1.146    SLICE_X62Y45     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[17].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854     2.000   1.146    SLICE_X62Y45     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[17].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854     2.000   1.146    SLICE_X56Y46     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[18].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854     2.000   1.146    SLICE_X56Y46     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[18].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854     2.000   1.146    SLICE_X70Y43     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[19].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854     2.000   1.146    SLICE_X70Y43     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[19].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854     2.000   1.146    SLICE_X62Y44     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[20].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  CLK_250M_180
  To Clock:  CLK_250M_180

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_250M_180
Waveform:           { 2 4 }
Period:             4.000
Sources:            { ClockManager_0/MMCM_0/MMCM_0/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592     4.000   2.408    BUFGCTRL_X0Y28   ClockManager_0/MMCM_0/BUFG_CLK_250M_180/I
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.249     4.000   2.751    MMCME2_ADV_X0Y3  ClockManager_0/MMCM_0/MMCM_0/CLKOUT3
Min Period        n/a     FDRE/C              n/a            1.000     4.000   3.000    SLICE_X51Y66     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[0].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000     4.000   3.000    SLICE_X87Y50     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[10].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000     4.000   3.000    SLICE_X89Y58     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[11].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000     4.000   3.000    SLICE_X87Y50     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[12].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000     4.000   3.000    SLICE_X81Y43     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[13].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000     4.000   3.000    SLICE_X89Y58     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[14].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000     4.000   3.000    SLICE_X85Y54     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[15].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000     4.000   3.000    SLICE_X51Y53     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[16].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360   4.000   209.360  MMCME2_ADV_X0Y3  ClockManager_0/MMCM_0/MMCM_0/CLKOUT3
Low Pulse Width   Fast    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X77Y40     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[25].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X81Y43     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[13].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X64Y45     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[17].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X71Y44     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[19].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X64Y45     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[20].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X73Y43     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[27].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X69Y48     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[31].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X44Y131    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[0].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X29Y109    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[51].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X32Y107    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[53].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X51Y66     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[0].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X87Y50     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[10].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X89Y58     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[11].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X87Y50     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[12].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X81Y43     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[13].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X89Y58     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[14].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X85Y54     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[15].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X51Y53     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[16].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X64Y45     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[17].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X64Y45     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[17].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLK_250M_270
  To Clock:  CLK_250M_270

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_250M_270
Waveform:           { 3 5 }
Period:             4.000
Sources:            { ClockManager_0/MMCM_0/MMCM_0/CLKOUT4 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592     4.000   2.408    BUFGCTRL_X0Y27   ClockManager_0/MMCM_0/BUFG_CLK_250M_270/I
Min Period        n/a     MMCME2_ADV/CLKOUT4  n/a            1.249     4.000   2.751    MMCME2_ADV_X0Y3  ClockManager_0/MMCM_0/MMCM_0/CLKOUT4
Min Period        n/a     FDRE/C              n/a            1.000     4.000   3.000    SLICE_X53Y72     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[0].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000     4.000   3.000    SLICE_X87Y51     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[10].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000     4.000   3.000    SLICE_X86Y56     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[11].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000     4.000   3.000    SLICE_X89Y62     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[12].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000     4.000   3.000    SLICE_X78Y46     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[13].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000     4.000   3.000    SLICE_X86Y52     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[14].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000     4.000   3.000    SLICE_X86Y52     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[15].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000     4.000   3.000    SLICE_X52Y56     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[16].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT4  n/a            213.360   4.000   209.360  MMCME2_ADV_X0Y3  ClockManager_0/MMCM_0/MMCM_0/CLKOUT4
Low Pulse Width   Fast    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X53Y48     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[22].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X52Y61     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[23].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X47Y120    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[19].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X35Y107    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[51].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X31Y108    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[52].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X35Y107    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[53].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X36Y106    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[55].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X31Y108    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[59].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X36Y106    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[61].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X87Y51     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[10].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X87Y51     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[10].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X86Y56     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[11].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X86Y52     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[14].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X86Y52     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[15].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X89Y75     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[44].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X34Y82     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[63].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X87Y51     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[8].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X87Y51     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[9].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X83Y106    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[11].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X86Y107    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[14].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLK_250M_90
  To Clock:  CLK_250M_90

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_250M_90
Waveform:           { 1 3 }
Period:             4.000
Sources:            { ClockManager_0/MMCM_0/MMCM_0/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592     4.000   2.408    BUFGCTRL_X0Y29   ClockManager_0/MMCM_0/BUFG_CLK_250M_90/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249     4.000   2.751    MMCME2_ADV_X0Y3  ClockManager_0/MMCM_0/MMCM_0/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000     4.000   3.000    SLICE_X51Y69     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[0].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000     4.000   3.000    SLICE_X89Y50     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[10].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000     4.000   3.000    SLICE_X89Y56     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[11].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000     4.000   3.000    SLICE_X86Y51     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[12].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000     4.000   3.000    SLICE_X81Y44     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[13].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000     4.000   3.000    SLICE_X89Y56     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[14].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000     4.000   3.000    SLICE_X86Y51     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[15].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000     4.000   3.000    SLICE_X51Y54     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[16].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360   4.000   209.360  MMCME2_ADV_X0Y3  ClockManager_0/MMCM_0/MMCM_0/CLKOUT2
Low Pulse Width   Fast    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X51Y69     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[0].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X89Y50     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[10].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X86Y51     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[12].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X86Y51     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[15].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X57Y46     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[18].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X51Y65     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[1].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X49Y59     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[23].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X87Y71     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[29].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X71Y48     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[31].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X87Y71     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[32].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X75Y43     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[27].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X75Y45     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[28].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X51Y69     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[0].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X51Y69     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[0].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X89Y50     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[10].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X89Y50     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[10].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X89Y56     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[11].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X86Y51     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[12].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X86Y51     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[12].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X81Y44     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[13].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLK_500M
  To Clock:  CLK_500M

Setup :           12  Failing Endpoints,  Worst Slack       -1.825ns,  Total Violation      -12.014ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.130ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.825ns  (required time - arrival time)
  Source:                 TriggerManager_0/CurrentState_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            TriggerManager_0/InterclockTrigger_AdcFastClear/TriggerInExtended_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             CLK_500M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (CLK_500M rise@2.000ns - CLK_500M rise@0.000ns)
  Data Path Delay:        3.536ns  (logic 0.589ns (16.659%)  route 2.947ns (83.341%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.994ns = ( 1.006 - 2.000 ) 
    Source Clock Delay      (SCD):    -0.379ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.043ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.047ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=91, routed)          1.536    -0.379    TriggerManager_0/FAST_CLK
    SLICE_X16Y48                                                      r  TriggerManager_0/CurrentState_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y48         FDRE (Prop_fdre_C_Q)         0.379    -0.000 f  TriggerManager_0/CurrentState_reg[3]/Q
                         net (fo=10, routed)          0.764     0.764    TriggerManager_0/InterclockTrigger_ScalerFastClear/Q[3]
    SLICE_X13Y49         LUT4 (Prop_lut4_I0_O)        0.105     0.869 r  TriggerManager_0/InterclockTrigger_ScalerFastClear/TriggerInExtended_i_2__1/O
                         net (fo=3, routed)           2.183     3.051    TriggerManager_0/InterclockTrigger_AdcFastClear/Synchronizer_ResetTriggerIn/I1
    SLICE_X13Y138        LUT4 (Prop_lut4_I0_O)        0.105     3.156 r  TriggerManager_0/InterclockTrigger_AdcFastClear/Synchronizer_ResetTriggerIn/TriggerInExtended_i_1__2/O
                         net (fo=1, routed)           0.000     3.156    TriggerManager_0/InterclockTrigger_AdcFastClear/n_0_Synchronizer_ResetTriggerIn
    SLICE_X13Y138        FDRE                                         r  TriggerManager_0/InterclockTrigger_AdcFastClear/TriggerInExtended_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_500M rise edge)
                                                      2.000     2.000 r  
    D18                                               0.000     2.000 r  EXTCLK50M
                         net (fo=0)                   0.000     2.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     3.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     4.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.365    -1.963 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           1.633    -0.330    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.077    -0.253 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=91, routed)          1.259     1.006    TriggerManager_0/InterclockTrigger_AdcFastClear/FAST_CLK
    SLICE_X13Y138                                                     r  TriggerManager_0/InterclockTrigger_AdcFastClear/TriggerInExtended_reg/C
                         clock pessimism              0.338     1.344    
                         clock uncertainty           -0.043     1.301    
    SLICE_X13Y138        FDRE (Setup_fdre_C_D)        0.030     1.331    TriggerManager_0/InterclockTrigger_AdcFastClear/TriggerInExtended_reg
  -------------------------------------------------------------------
                         required time                          1.331    
                         arrival time                          -3.156    
  -------------------------------------------------------------------
                         slack                                 -1.825    

Slack (VIOLATED) :        -1.731ns  (required time - arrival time)
  Source:                 TriggerManager_0/CurrentState_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            TriggerManager_0/InterclockTrigger_ScalerFastClear/TriggerInExtended_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             CLK_500M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (CLK_500M rise@2.000ns - CLK_500M rise@0.000ns)
  Data Path Delay:        3.440ns  (logic 0.589ns (17.121%)  route 2.851ns (82.879%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.995ns = ( 1.005 - 2.000 ) 
    Source Clock Delay      (SCD):    -0.379ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.043ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.047ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=91, routed)          1.536    -0.379    TriggerManager_0/FAST_CLK
    SLICE_X16Y48                                                      r  TriggerManager_0/CurrentState_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y48         FDRE (Prop_fdre_C_Q)         0.379    -0.000 f  TriggerManager_0/CurrentState_reg[3]/Q
                         net (fo=10, routed)          0.764     0.764    TriggerManager_0/InterclockTrigger_ScalerFastClear/Q[3]
    SLICE_X13Y49         LUT4 (Prop_lut4_I0_O)        0.105     0.869 r  TriggerManager_0/InterclockTrigger_ScalerFastClear/TriggerInExtended_i_2__1/O
                         net (fo=3, routed)           2.087     2.956    TriggerManager_0/InterclockTrigger_ScalerFastClear/Synchronizer_ResetTriggerIn/I1
    SLICE_X11Y136        LUT4 (Prop_lut4_I0_O)        0.105     3.061 r  TriggerManager_0/InterclockTrigger_ScalerFastClear/Synchronizer_ResetTriggerIn/TriggerInExtended_i_1__4/O
                         net (fo=1, routed)           0.000     3.061    TriggerManager_0/InterclockTrigger_ScalerFastClear/n_0_Synchronizer_ResetTriggerIn
    SLICE_X11Y136        FDRE                                         r  TriggerManager_0/InterclockTrigger_ScalerFastClear/TriggerInExtended_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_500M rise edge)
                                                      2.000     2.000 r  
    D18                                               0.000     2.000 r  EXTCLK50M
                         net (fo=0)                   0.000     2.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     3.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     4.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.365    -1.963 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           1.633    -0.330    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.077    -0.253 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=91, routed)          1.258     1.005    TriggerManager_0/InterclockTrigger_ScalerFastClear/FAST_CLK
    SLICE_X11Y136                                                     r  TriggerManager_0/InterclockTrigger_ScalerFastClear/TriggerInExtended_reg/C
                         clock pessimism              0.338     1.343    
                         clock uncertainty           -0.043     1.300    
    SLICE_X11Y136        FDRE (Setup_fdre_C_D)        0.030     1.330    TriggerManager_0/InterclockTrigger_ScalerFastClear/TriggerInExtended_reg
  -------------------------------------------------------------------
                         required time                          1.330    
                         arrival time                          -3.061    
  -------------------------------------------------------------------
                         slack                                 -1.731    

Slack (VIOLATED) :        -1.601ns  (required time - arrival time)
  Source:                 TriggerManager_0/Trig_Delayer/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            TriggerManager_0/Trig_Delayer/state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             CLK_500M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (CLK_500M rise@2.000ns - CLK_500M rise@0.000ns)
  Data Path Delay:        3.559ns  (logic 0.904ns (25.401%)  route 2.655ns (74.599%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.986ns = ( 1.014 - 2.000 ) 
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    0.405ns
  Clock Uncertainty:      0.043ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.047ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=91, routed)          1.365    -0.550    TriggerManager_0/Trig_Delayer/FAST_CLK
    SLICE_X40Y76                                                      r  TriggerManager_0/Trig_Delayer/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y76         FDCE (Prop_fdce_C_Q)         0.379    -0.171 r  TriggerManager_0/Trig_Delayer/counter_reg[3]/Q
                         net (fo=5, routed)           0.612     0.440    TriggerManager_0/Trig_Delayer/counter[3]
    SLICE_X43Y76         LUT5 (Prop_lut5_I1_O)        0.105     0.545 f  TriggerManager_0/Trig_Delayer/trigger_s_reg_i_8/O
                         net (fo=1, routed)           0.317     0.863    TriggerManager_0/Trig_Delayer/n_0_trigger_s_reg_i_8
    SLICE_X43Y76         LUT6 (Prop_lut6_I0_O)        0.105     0.968 f  TriggerManager_0/Trig_Delayer/trigger_s_reg_i_7/O
                         net (fo=1, routed)           0.248     1.215    TriggerManager_0/Trig_Delayer/n_0_trigger_s_reg_i_7
    SLICE_X40Y76         LUT5 (Prop_lut5_I4_O)        0.105     1.320 f  TriggerManager_0/Trig_Delayer/trigger_s_reg_i_5/O
                         net (fo=1, routed)           0.496     1.816    TriggerManager_0/Trig_Delayer/n_0_trigger_s_reg_i_5
    SLICE_X40Y74         LUT6 (Prop_lut6_I1_O)        0.105     1.921 f  TriggerManager_0/Trig_Delayer/trigger_s_reg_i_3/O
                         net (fo=4, routed)           0.983     2.903    TriggerManager_0/Trig_Delayer/eqOp
    SLICE_X36Y66         LUT4 (Prop_lut4_I2_O)        0.105     3.008 r  TriggerManager_0/Trig_Delayer/state[0]_i_1/O
                         net (fo=1, routed)           0.000     3.008    TriggerManager_0/Trig_Delayer/n_0_state[0]_i_1
    SLICE_X36Y66         FDCE                                         r  TriggerManager_0/Trig_Delayer/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_500M rise edge)
                                                      2.000     2.000 r  
    D18                                               0.000     2.000 r  EXTCLK50M
                         net (fo=0)                   0.000     2.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     3.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     4.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.365    -1.963 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           1.633    -0.330    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.077    -0.253 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=91, routed)          1.267     1.014    TriggerManager_0/Trig_Delayer/FAST_CLK
    SLICE_X36Y66                                                      r  TriggerManager_0/Trig_Delayer/state_reg[0]/C
                         clock pessimism              0.405     1.419    
                         clock uncertainty           -0.043     1.376    
    SLICE_X36Y66         FDCE (Setup_fdce_C_D)        0.032     1.408    TriggerManager_0/Trig_Delayer/state_reg[0]
  -------------------------------------------------------------------
                         required time                          1.408    
                         arrival time                          -3.008    
  -------------------------------------------------------------------
                         slack                                 -1.601    

Slack (VIOLATED) :        -1.429ns  (required time - arrival time)
  Source:                 TriggerManager_0/Trig_Delayer/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            TriggerManager_0/Trig_Delayer/state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             CLK_500M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (CLK_500M rise@2.000ns - CLK_500M rise@0.000ns)
  Data Path Delay:        3.373ns  (logic 0.904ns (26.805%)  route 2.469ns (73.195%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.999ns = ( 1.001 - 2.000 ) 
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    0.405ns
  Clock Uncertainty:      0.043ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.047ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=91, routed)          1.365    -0.550    TriggerManager_0/Trig_Delayer/FAST_CLK
    SLICE_X40Y76                                                      r  TriggerManager_0/Trig_Delayer/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y76         FDCE (Prop_fdce_C_Q)         0.379    -0.171 r  TriggerManager_0/Trig_Delayer/counter_reg[3]/Q
                         net (fo=5, routed)           0.612     0.440    TriggerManager_0/Trig_Delayer/counter[3]
    SLICE_X43Y76         LUT5 (Prop_lut5_I1_O)        0.105     0.545 r  TriggerManager_0/Trig_Delayer/trigger_s_reg_i_8/O
                         net (fo=1, routed)           0.317     0.863    TriggerManager_0/Trig_Delayer/n_0_trigger_s_reg_i_8
    SLICE_X43Y76         LUT6 (Prop_lut6_I0_O)        0.105     0.968 r  TriggerManager_0/Trig_Delayer/trigger_s_reg_i_7/O
                         net (fo=1, routed)           0.248     1.215    TriggerManager_0/Trig_Delayer/n_0_trigger_s_reg_i_7
    SLICE_X40Y76         LUT5 (Prop_lut5_I4_O)        0.105     1.320 r  TriggerManager_0/Trig_Delayer/trigger_s_reg_i_5/O
                         net (fo=1, routed)           0.496     1.816    TriggerManager_0/Trig_Delayer/n_0_trigger_s_reg_i_5
    SLICE_X40Y74         LUT6 (Prop_lut6_I1_O)        0.105     1.921 r  TriggerManager_0/Trig_Delayer/trigger_s_reg_i_3/O
                         net (fo=4, routed)           0.796     2.717    TriggerManager_0/Trig_Delayer/eqOp
    SLICE_X49Y71         LUT6 (Prop_lut6_I4_O)        0.105     2.822 r  TriggerManager_0/Trig_Delayer/state[1]_i_1__1/O
                         net (fo=1, routed)           0.000     2.822    TriggerManager_0/Trig_Delayer/state_next[1]
    SLICE_X49Y71         FDCE                                         r  TriggerManager_0/Trig_Delayer/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_500M rise edge)
                                                      2.000     2.000 r  
    D18                                               0.000     2.000 r  EXTCLK50M
                         net (fo=0)                   0.000     2.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     3.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     4.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.365    -1.963 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           1.633    -0.330    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.077    -0.253 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=91, routed)          1.254     1.001    TriggerManager_0/Trig_Delayer/FAST_CLK
    SLICE_X49Y71                                                      r  TriggerManager_0/Trig_Delayer/state_reg[1]/C
                         clock pessimism              0.405     1.406    
                         clock uncertainty           -0.043     1.363    
    SLICE_X49Y71         FDCE (Setup_fdce_C_D)        0.030     1.393    TriggerManager_0/Trig_Delayer/state_reg[1]
  -------------------------------------------------------------------
                         required time                          1.393    
                         arrival time                          -2.822    
  -------------------------------------------------------------------
                         slack                                 -1.429    

Slack (VIOLATED) :        -1.365ns  (required time - arrival time)
  Source:                 TriggerManager_0/CurrentState_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            TriggerManager_0/InterclockTrigger_TdcFastClear/TriggerInExtended_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             CLK_500M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (CLK_500M rise@2.000ns - CLK_500M rise@0.000ns)
  Data Path Delay:        3.072ns  (logic 0.589ns (19.175%)  route 2.483ns (80.825%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.998ns = ( 1.002 - 2.000 ) 
    Source Clock Delay      (SCD):    -0.379ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.043ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.047ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=91, routed)          1.536    -0.379    TriggerManager_0/FAST_CLK
    SLICE_X16Y48                                                      r  TriggerManager_0/CurrentState_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y48         FDRE (Prop_fdre_C_Q)         0.379    -0.000 f  TriggerManager_0/CurrentState_reg[3]/Q
                         net (fo=10, routed)          0.764     0.764    TriggerManager_0/InterclockTrigger_ScalerFastClear/Q[3]
    SLICE_X13Y49         LUT4 (Prop_lut4_I0_O)        0.105     0.869 r  TriggerManager_0/InterclockTrigger_ScalerFastClear/TriggerInExtended_i_2__1/O
                         net (fo=3, routed)           1.719     2.587    TriggerManager_0/InterclockTrigger_TdcFastClear/Synchronizer_ResetTriggerIn/I1
    SLICE_X35Y104        LUT4 (Prop_lut4_I0_O)        0.105     2.692 r  TriggerManager_0/InterclockTrigger_TdcFastClear/Synchronizer_ResetTriggerIn/TriggerInExtended_i_1__3/O
                         net (fo=1, routed)           0.000     2.692    TriggerManager_0/InterclockTrigger_TdcFastClear/n_0_Synchronizer_ResetTriggerIn
    SLICE_X35Y104        FDRE                                         r  TriggerManager_0/InterclockTrigger_TdcFastClear/TriggerInExtended_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_500M rise edge)
                                                      2.000     2.000 r  
    D18                                               0.000     2.000 r  EXTCLK50M
                         net (fo=0)                   0.000     2.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     3.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     4.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.365    -1.963 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           1.633    -0.330    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.077    -0.253 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=91, routed)          1.255     1.002    TriggerManager_0/InterclockTrigger_TdcFastClear/FAST_CLK
    SLICE_X35Y104                                                     r  TriggerManager_0/InterclockTrigger_TdcFastClear/TriggerInExtended_reg/C
                         clock pessimism              0.338     1.340    
                         clock uncertainty           -0.043     1.297    
    SLICE_X35Y104        FDRE (Setup_fdre_C_D)        0.030     1.327    TriggerManager_0/InterclockTrigger_TdcFastClear/TriggerInExtended_reg
  -------------------------------------------------------------------
                         required time                          1.327    
                         arrival time                          -2.692    
  -------------------------------------------------------------------
                         slack                                 -1.365    

Slack (VIOLATED) :        -0.912ns  (required time - arrival time)
  Source:                 TriggerManager_0/CurrentState_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            TriggerManager_0/InterclockTrigger_AdcTrigger/TriggerInExtended_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             CLK_500M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (CLK_500M rise@2.000ns - CLK_500M rise@0.000ns)
  Data Path Delay:        2.678ns  (logic 0.589ns (21.997%)  route 2.089ns (78.003%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.988ns = ( 1.012 - 2.000 ) 
    Source Clock Delay      (SCD):    -0.379ns
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.043ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.047ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=91, routed)          1.536    -0.379    TriggerManager_0/FAST_CLK
    SLICE_X16Y48                                                      r  TriggerManager_0/CurrentState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y48         FDRE (Prop_fdre_C_Q)         0.379    -0.000 f  TriggerManager_0/CurrentState_reg[2]/Q
                         net (fo=10, routed)          0.877     0.877    TriggerManager_0/InterclockTrigger_AdcTrigger/Q[2]
    SLICE_X12Y49         LUT4 (Prop_lut4_I1_O)        0.105     0.982 r  TriggerManager_0/InterclockTrigger_AdcTrigger/TriggerInExtended_i_2__0/O
                         net (fo=1, routed)           1.211     2.193    TriggerManager_0/InterclockTrigger_AdcTrigger/Synchronizer_ResetTriggerIn/I1
    SLICE_X12Y75         LUT4 (Prop_lut4_I0_O)        0.105     2.298 r  TriggerManager_0/InterclockTrigger_AdcTrigger/Synchronizer_ResetTriggerIn/TriggerInExtended_i_1/O
                         net (fo=1, routed)           0.000     2.298    TriggerManager_0/InterclockTrigger_AdcTrigger/n_0_Synchronizer_ResetTriggerIn
    SLICE_X12Y75         FDRE                                         r  TriggerManager_0/InterclockTrigger_AdcTrigger/TriggerInExtended_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_500M rise edge)
                                                      2.000     2.000 r  
    D18                                               0.000     2.000 r  EXTCLK50M
                         net (fo=0)                   0.000     2.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     3.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     4.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.365    -1.963 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           1.633    -0.330    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.077    -0.253 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=91, routed)          1.265     1.012    TriggerManager_0/InterclockTrigger_AdcTrigger/FAST_CLK
    SLICE_X12Y75                                                      r  TriggerManager_0/InterclockTrigger_AdcTrigger/TriggerInExtended_reg/C
                         clock pessimism              0.345     1.357    
                         clock uncertainty           -0.043     1.314    
    SLICE_X12Y75         FDRE (Setup_fdre_C_D)        0.072     1.386    TriggerManager_0/InterclockTrigger_AdcTrigger/TriggerInExtended_reg
  -------------------------------------------------------------------
                         required time                          1.386    
                         arrival time                          -2.298    
  -------------------------------------------------------------------
                         slack                                 -0.912    

Slack (VIOLATED) :        -0.902ns  (required time - arrival time)
  Source:                 TriggerManager_0/CurrentState_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            TriggerManager_0/InterclockTrigger_TransmitStart/TriggerInExtended_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             CLK_500M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (CLK_500M rise@2.000ns - CLK_500M rise@0.000ns)
  Data Path Delay:        2.671ns  (logic 0.589ns (22.049%)  route 2.082ns (77.951%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.988ns = ( 1.012 - 2.000 ) 
    Source Clock Delay      (SCD):    -0.379ns
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.043ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.047ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=91, routed)          1.536    -0.379    TriggerManager_0/FAST_CLK
    SLICE_X16Y48                                                      r  TriggerManager_0/CurrentState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y48         FDRE (Prop_fdre_C_Q)         0.379    -0.000 r  TriggerManager_0/CurrentState_reg[2]/Q
                         net (fo=10, routed)          0.871     0.871    TriggerManager_0/InterclockTrigger_TransmitStart/Q[2]
    SLICE_X12Y49         LUT4 (Prop_lut4_I3_O)        0.105     0.976 r  TriggerManager_0/InterclockTrigger_TransmitStart/TriggerInExtended_i_2/O
                         net (fo=1, routed)           1.211     2.187    TriggerManager_0/InterclockTrigger_TransmitStart/Synchronizer_ResetTriggerIn/I1
    SLICE_X12Y75         LUT4 (Prop_lut4_I0_O)        0.105     2.292 r  TriggerManager_0/InterclockTrigger_TransmitStart/Synchronizer_ResetTriggerIn/TriggerInExtended_i_1__1/O
                         net (fo=1, routed)           0.000     2.292    TriggerManager_0/InterclockTrigger_TransmitStart/n_0_Synchronizer_ResetTriggerIn
    SLICE_X12Y75         FDRE                                         r  TriggerManager_0/InterclockTrigger_TransmitStart/TriggerInExtended_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_500M rise edge)
                                                      2.000     2.000 r  
    D18                                               0.000     2.000 r  EXTCLK50M
                         net (fo=0)                   0.000     2.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     3.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     4.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.365    -1.963 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           1.633    -0.330    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.077    -0.253 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=91, routed)          1.265     1.012    TriggerManager_0/InterclockTrigger_TransmitStart/FAST_CLK
    SLICE_X12Y75                                                      r  TriggerManager_0/InterclockTrigger_TransmitStart/TriggerInExtended_reg/C
                         clock pessimism              0.345     1.357    
                         clock uncertainty           -0.043     1.314    
    SLICE_X12Y75         FDRE (Setup_fdre_C_D)        0.076     1.390    TriggerManager_0/InterclockTrigger_TransmitStart/TriggerInExtended_reg
  -------------------------------------------------------------------
                         required time                          1.390    
                         arrival time                          -2.292    
  -------------------------------------------------------------------
                         slack                                 -0.902    

Slack (VIOLATED) :        -0.709ns  (required time - arrival time)
  Source:                 TriggerManager_0/SynchEdgeDetector_FAST_CLEAR/Synchronizer_0/DoubleFFSynchronizerFF2/C
                            (rising edge-triggered cell FDCE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            TriggerManager_0/CurrentState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             CLK_500M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (CLK_500M rise@2.000ns - CLK_500M rise@0.000ns)
  Data Path Delay:        2.671ns  (logic 0.840ns (31.444%)  route 1.831ns (68.556%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.836ns = ( 1.164 - 2.000 ) 
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.043ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.047ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=91, routed)          1.535    -0.380    TriggerManager_0/SynchEdgeDetector_FAST_CLEAR/Synchronizer_0/FAST_CLK
    SLICE_X12Y42                                                      r  TriggerManager_0/SynchEdgeDetector_FAST_CLEAR/Synchronizer_0/DoubleFFSynchronizerFF2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y42         FDCE (Prop_fdce_C_Q)         0.398     0.018 r  TriggerManager_0/SynchEdgeDetector_FAST_CLEAR/Synchronizer_0/DoubleFFSynchronizerFF2/Q
                         net (fo=3, routed)           0.715     0.733    TriggerManager_0/SynchEdgeDetector_FAST_CLEAR/Synchronizer_0/DOUT
    SLICE_X14Y45         LUT4 (Prop_lut4_I1_O)        0.232     0.965 r  TriggerManager_0/SynchEdgeDetector_FAST_CLEAR/Synchronizer_0/CurrentState[0]_i_3__1/O
                         net (fo=1, routed)           0.895     1.860    TriggerManager_0/SynchEdgeDetector_HOLD/Synchronizer_0/I1
    SLICE_X14Y49         LUT6 (Prop_lut6_I0_O)        0.105     1.965 r  TriggerManager_0/SynchEdgeDetector_HOLD/Synchronizer_0/CurrentState[0]_i_2__1/O
                         net (fo=1, routed)           0.221     2.186    TriggerManager_0/SynchEdgeDetector_HOLD/Synchronizer_0/n_0_CurrentState[0]_i_2__1
    SLICE_X15Y48         LUT6 (Prop_lut6_I0_O)        0.105     2.291 r  TriggerManager_0/SynchEdgeDetector_HOLD/Synchronizer_0/CurrentState[0]_i_1__11/O
                         net (fo=1, routed)           0.000     2.291    TriggerManager_0/n_0_SynchEdgeDetector_HOLD
    SLICE_X15Y48         FDRE                                         r  TriggerManager_0/CurrentState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_500M rise edge)
                                                      2.000     2.000 r  
    D18                                               0.000     2.000 r  EXTCLK50M
                         net (fo=0)                   0.000     2.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     3.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     4.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.365    -1.963 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           1.633    -0.330    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.077    -0.253 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=91, routed)          1.417     1.164    TriggerManager_0/FAST_CLK
    SLICE_X15Y48                                                      r  TriggerManager_0/CurrentState_reg[0]/C
                         clock pessimism              0.429     1.593    
                         clock uncertainty           -0.043     1.550    
    SLICE_X15Y48         FDRE (Setup_fdre_C_D)        0.032     1.582    TriggerManager_0/CurrentState_reg[0]
  -------------------------------------------------------------------
                         required time                          1.582    
                         arrival time                          -2.291    
  -------------------------------------------------------------------
                         slack                                 -0.709    

Slack (VIOLATED) :        -0.567ns  (required time - arrival time)
  Source:                 TriggerManager_0/Synchronizer_AdcTdcBusy/DoubleFFSynchronizerFF2/C
                            (rising edge-triggered cell FDCE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            TriggerManager_0/CurrentState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             CLK_500M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (CLK_500M rise@2.000ns - CLK_500M rise@0.000ns)
  Data Path Delay:        2.532ns  (logic 0.695ns (27.450%)  route 1.837ns (72.550%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.836ns = ( 1.164 - 2.000 ) 
    Source Clock Delay      (SCD):    -0.401ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.043ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.047ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=91, routed)          1.514    -0.401    TriggerManager_0/Synchronizer_AdcTdcBusy/FAST_CLK
    SLICE_X32Y23                                                      r  TriggerManager_0/Synchronizer_AdcTdcBusy/DoubleFFSynchronizerFF2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y23         FDCE (Prop_fdce_C_Q)         0.348    -0.053 r  TriggerManager_0/Synchronizer_AdcTdcBusy/DoubleFFSynchronizerFF2/Q
                         net (fo=4, routed)           1.527     1.474    TriggerManager_0/Synchronizer_AdcTdcBusy/DOUT
    SLICE_X15Y49         LUT4 (Prop_lut4_I0_O)        0.242     1.716 r  TriggerManager_0/Synchronizer_AdcTdcBusy/CurrentState[1]_i_2/O
                         net (fo=1, routed)           0.310     2.026    TriggerManager_0/SynchEdgeDetector_FAST_CLEAR/Synchronizer_0/I3
    SLICE_X15Y48         LUT6 (Prop_lut6_I4_O)        0.105     2.131 r  TriggerManager_0/SynchEdgeDetector_FAST_CLEAR/Synchronizer_0/CurrentState[1]_i_1__9/O
                         net (fo=1, routed)           0.000     2.131    TriggerManager_0/n_1_SynchEdgeDetector_FAST_CLEAR
    SLICE_X15Y48         FDRE                                         r  TriggerManager_0/CurrentState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_500M rise edge)
                                                      2.000     2.000 r  
    D18                                               0.000     2.000 r  EXTCLK50M
                         net (fo=0)                   0.000     2.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     3.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     4.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.365    -1.963 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           1.633    -0.330    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.077    -0.253 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=91, routed)          1.417     1.164    TriggerManager_0/FAST_CLK
    SLICE_X15Y48                                                      r  TriggerManager_0/CurrentState_reg[1]/C
                         clock pessimism              0.412     1.576    
                         clock uncertainty           -0.043     1.533    
    SLICE_X15Y48         FDRE (Setup_fdre_C_D)        0.030     1.563    TriggerManager_0/CurrentState_reg[1]
  -------------------------------------------------------------------
                         required time                          1.563    
                         arrival time                          -2.131    
  -------------------------------------------------------------------
                         slack                                 -0.567    

Slack (VIOLATED) :        -0.449ns  (required time - arrival time)
  Source:                 TriggerManager_0/SynchEdgeDetector_IsDaqMode/Synchronizer_0/DoubleFFSynchronizerFF2/C
                            (rising edge-triggered cell FDCE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            TriggerManager_0/BusyManager_0/BUSY_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             CLK_500M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (CLK_500M rise@2.000ns - CLK_500M rise@0.000ns)
  Data Path Delay:        2.404ns  (logic 0.695ns (28.914%)  route 1.709ns (71.086%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.836ns = ( 1.164 - 2.000 ) 
    Source Clock Delay      (SCD):    -0.391ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.043ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.047ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=91, routed)          1.524    -0.391    TriggerManager_0/SynchEdgeDetector_IsDaqMode/Synchronizer_0/FAST_CLK
    SLICE_X24Y17                                                      r  TriggerManager_0/SynchEdgeDetector_IsDaqMode/Synchronizer_0/DoubleFFSynchronizerFF2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y17         FDCE (Prop_fdce_C_Q)         0.348    -0.043 f  TriggerManager_0/SynchEdgeDetector_IsDaqMode/Synchronizer_0/DoubleFFSynchronizerFF2/Q
                         net (fo=3, routed)           1.257     1.214    TriggerManager_0/SynchEdgeDetector_IsDaqMode/Synchronizer_0/DOUT
    SLICE_X18Y46         LUT3 (Prop_lut3_I2_O)        0.242     1.456 f  TriggerManager_0/SynchEdgeDetector_IsDaqMode/Synchronizer_0/q1_i_1__3/O
                         net (fo=3, routed)           0.452     1.907    TriggerManager_0/BusyManager_0/RESET1_out
    SLICE_X16Y47         LUT6 (Prop_lut6_I4_O)        0.105     2.012 r  TriggerManager_0/BusyManager_0/BUSY_i_1/O
                         net (fo=1, routed)           0.000     2.012    TriggerManager_0/BusyManager_0/n_0_BUSY_i_1
    SLICE_X16Y47         FDRE                                         r  TriggerManager_0/BusyManager_0/BUSY_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_500M rise edge)
                                                      2.000     2.000 r  
    D18                                               0.000     2.000 r  EXTCLK50M
                         net (fo=0)                   0.000     2.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     3.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     4.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.365    -1.963 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           1.633    -0.330    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.077    -0.253 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=91, routed)          1.417     1.164    TriggerManager_0/BusyManager_0/FAST_CLK
    SLICE_X16Y47                                                      r  TriggerManager_0/BusyManager_0/BUSY_reg/C
                         clock pessimism              0.412     1.576    
                         clock uncertainty           -0.043     1.533    
    SLICE_X16Y47         FDRE (Setup_fdre_C_D)        0.030     1.563    TriggerManager_0/BusyManager_0/BUSY_reg
  -------------------------------------------------------------------
                         required time                          1.563    
                         arrival time                          -2.012    
  -------------------------------------------------------------------
                         slack                                 -0.449    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 TriggerManager_0/SynchEdgeDetector_HOLD/Synchronizer_0/DoubleFFSynchronizerFF1/C
                            (rising edge-triggered cell FDCE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            TriggerManager_0/SynchEdgeDetector_HOLD/Synchronizer_0/DoubleFFSynchronizerFF2/D
                            (rising edge-triggered cell FDCE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             CLK_500M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_500M rise@0.000ns - CLK_500M rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.141ns (68.843%)  route 0.064ns (31.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.703ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=91, routed)          0.641    -0.470    TriggerManager_0/SynchEdgeDetector_HOLD/Synchronizer_0/FAST_CLK
    SLICE_X18Y49                                                      r  TriggerManager_0/SynchEdgeDetector_HOLD/Synchronizer_0/DoubleFFSynchronizerFF1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y49         FDCE (Prop_fdce_C_Q)         0.141    -0.329 r  TriggerManager_0/SynchEdgeDetector_HOLD/Synchronizer_0/DoubleFFSynchronizerFF1/Q
                         net (fo=1, routed)           0.064    -0.265    TriggerManager_0/SynchEdgeDetector_HOLD/Synchronizer_0/temp
    SLICE_X18Y49         FDCE                                         r  TriggerManager_0/SynchEdgeDetector_HOLD/Synchronizer_0/DoubleFFSynchronizerFF2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=91, routed)          0.917    -0.703    TriggerManager_0/SynchEdgeDetector_HOLD/Synchronizer_0/FAST_CLK
    SLICE_X18Y49                                                      r  TriggerManager_0/SynchEdgeDetector_HOLD/Synchronizer_0/DoubleFFSynchronizerFF2/C
                         clock pessimism              0.233    -0.470    
    SLICE_X18Y49         FDCE (Hold_fdce_C_D)         0.075    -0.395    TriggerManager_0/SynchEdgeDetector_HOLD/Synchronizer_0/DoubleFFSynchronizerFF2
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 TriggerManager_0/SynchEdgeDetector_IsDaqMode/Synchronizer_0/DoubleFFSynchronizerFF1/C
                            (rising edge-triggered cell FDCE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            TriggerManager_0/SynchEdgeDetector_IsDaqMode/Synchronizer_0/DoubleFFSynchronizerFF2/D
                            (rising edge-triggered cell FDCE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             CLK_500M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_500M rise@0.000ns - CLK_500M rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.141ns (68.843%)  route 0.064ns (31.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.713ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=91, routed)          0.633    -0.478    TriggerManager_0/SynchEdgeDetector_IsDaqMode/Synchronizer_0/FAST_CLK
    SLICE_X24Y17                                                      r  TriggerManager_0/SynchEdgeDetector_IsDaqMode/Synchronizer_0/DoubleFFSynchronizerFF1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y17         FDCE (Prop_fdce_C_Q)         0.141    -0.337 r  TriggerManager_0/SynchEdgeDetector_IsDaqMode/Synchronizer_0/DoubleFFSynchronizerFF1/Q
                         net (fo=1, routed)           0.064    -0.273    TriggerManager_0/SynchEdgeDetector_IsDaqMode/Synchronizer_0/temp
    SLICE_X24Y17         FDCE                                         r  TriggerManager_0/SynchEdgeDetector_IsDaqMode/Synchronizer_0/DoubleFFSynchronizerFF2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=91, routed)          0.907    -0.713    TriggerManager_0/SynchEdgeDetector_IsDaqMode/Synchronizer_0/FAST_CLK
    SLICE_X24Y17                                                      r  TriggerManager_0/SynchEdgeDetector_IsDaqMode/Synchronizer_0/DoubleFFSynchronizerFF2/C
                         clock pessimism              0.235    -0.478    
    SLICE_X24Y17         FDCE (Hold_fdce_C_D)         0.075    -0.403    TriggerManager_0/SynchEdgeDetector_IsDaqMode/Synchronizer_0/DoubleFFSynchronizerFF2
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 TriggerManager_0/Synchronizer_AdcTdcBusy/DoubleFFSynchronizerFF1/C
                            (rising edge-triggered cell FDCE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            TriggerManager_0/Synchronizer_AdcTdcBusy/DoubleFFSynchronizerFF2/D
                            (rising edge-triggered cell FDCE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             CLK_500M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_500M rise@0.000ns - CLK_500M rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.141ns (68.843%)  route 0.064ns (31.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.723ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=91, routed)          0.626    -0.485    TriggerManager_0/Synchronizer_AdcTdcBusy/FAST_CLK
    SLICE_X32Y23                                                      r  TriggerManager_0/Synchronizer_AdcTdcBusy/DoubleFFSynchronizerFF1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y23         FDCE (Prop_fdce_C_Q)         0.141    -0.344 r  TriggerManager_0/Synchronizer_AdcTdcBusy/DoubleFFSynchronizerFF1/Q
                         net (fo=1, routed)           0.064    -0.280    TriggerManager_0/Synchronizer_AdcTdcBusy/temp
    SLICE_X32Y23         FDCE                                         r  TriggerManager_0/Synchronizer_AdcTdcBusy/DoubleFFSynchronizerFF2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=91, routed)          0.897    -0.723    TriggerManager_0/Synchronizer_AdcTdcBusy/FAST_CLK
    SLICE_X32Y23                                                      r  TriggerManager_0/Synchronizer_AdcTdcBusy/DoubleFFSynchronizerFF2/C
                         clock pessimism              0.238    -0.485    
    SLICE_X32Y23         FDCE (Hold_fdce_C_D)         0.075    -0.410    TriggerManager_0/Synchronizer_AdcTdcBusy/DoubleFFSynchronizerFF2
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 TriggerManager_0/SynchEdgeDetector_FAST_CLEAR/Synchronizer_0/DoubleFFSynchronizerFF1/C
                            (rising edge-triggered cell FDCE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            TriggerManager_0/SynchEdgeDetector_FAST_CLEAR/Synchronizer_0/DoubleFFSynchronizerFF2/D
                            (rising edge-triggered cell FDCE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             CLK_500M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_500M rise@0.000ns - CLK_500M rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=91, routed)          0.640    -0.471    TriggerManager_0/SynchEdgeDetector_FAST_CLEAR/Synchronizer_0/FAST_CLK
    SLICE_X12Y42                                                      r  TriggerManager_0/SynchEdgeDetector_FAST_CLEAR/Synchronizer_0/DoubleFFSynchronizerFF1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y42         FDCE (Prop_fdce_C_Q)         0.164    -0.307 r  TriggerManager_0/SynchEdgeDetector_FAST_CLEAR/Synchronizer_0/DoubleFFSynchronizerFF1/Q
                         net (fo=1, routed)           0.055    -0.251    TriggerManager_0/SynchEdgeDetector_FAST_CLEAR/Synchronizer_0/temp
    SLICE_X12Y42         FDCE                                         r  TriggerManager_0/SynchEdgeDetector_FAST_CLEAR/Synchronizer_0/DoubleFFSynchronizerFF2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=91, routed)          0.915    -0.705    TriggerManager_0/SynchEdgeDetector_FAST_CLEAR/Synchronizer_0/FAST_CLK
    SLICE_X12Y42                                                      r  TriggerManager_0/SynchEdgeDetector_FAST_CLEAR/Synchronizer_0/DoubleFFSynchronizerFF2/C
                         clock pessimism              0.234    -0.471    
    SLICE_X12Y42         FDCE (Hold_fdce_C_D)         0.060    -0.411    TriggerManager_0/SynchEdgeDetector_FAST_CLEAR/Synchronizer_0/DoubleFFSynchronizerFF2
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 TriggerManager_0/Synchronizer_GathererBusy/DoubleFFSynchronizerFF1/C
                            (rising edge-triggered cell FDCE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            TriggerManager_0/Synchronizer_GathererBusy/DoubleFFSynchronizerFF2/D
                            (rising edge-triggered cell FDCE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             CLK_500M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_500M rise@0.000ns - CLK_500M rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=91, routed)          0.576    -0.535    TriggerManager_0/Synchronizer_GathererBusy/FAST_CLK
    SLICE_X14Y52                                                      r  TriggerManager_0/Synchronizer_GathererBusy/DoubleFFSynchronizerFF1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y52         FDCE (Prop_fdce_C_Q)         0.164    -0.371 r  TriggerManager_0/Synchronizer_GathererBusy/DoubleFFSynchronizerFF1/Q
                         net (fo=1, routed)           0.055    -0.316    TriggerManager_0/Synchronizer_GathererBusy/temp
    SLICE_X14Y52         FDCE                                         r  TriggerManager_0/Synchronizer_GathererBusy/DoubleFFSynchronizerFF2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=91, routed)          0.847    -0.773    TriggerManager_0/Synchronizer_GathererBusy/FAST_CLK
    SLICE_X14Y52                                                      r  TriggerManager_0/Synchronizer_GathererBusy/DoubleFFSynchronizerFF2/C
                         clock pessimism              0.238    -0.535    
    SLICE_X14Y52         FDCE (Hold_fdce_C_D)         0.060    -0.475    TriggerManager_0/Synchronizer_GathererBusy/DoubleFFSynchronizerFF2
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 TriggerManager_0/HoldExpander_0/EdgeDetector_HOLD/q1_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            TriggerManager_0/HoldExpander_0/EdgeDetector_HOLD/q2_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             CLK_500M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_500M rise@0.000ns - CLK_500M rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.411%)  route 0.128ns (47.589%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.704ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=91, routed)          0.640    -0.471    TriggerManager_0/HoldExpander_0/EdgeDetector_HOLD/FAST_CLK
    SLICE_X19Y46                                                      r  TriggerManager_0/HoldExpander_0/EdgeDetector_HOLD/q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.330 r  TriggerManager_0/HoldExpander_0/EdgeDetector_HOLD/q1_reg/Q
                         net (fo=2, routed)           0.128    -0.202    TriggerManager_0/HoldExpander_0/EdgeDetector_HOLD/q1
    SLICE_X22Y46         FDCE                                         r  TriggerManager_0/HoldExpander_0/EdgeDetector_HOLD/q2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=91, routed)          0.916    -0.704    TriggerManager_0/HoldExpander_0/EdgeDetector_HOLD/FAST_CLK
    SLICE_X22Y46                                                      r  TriggerManager_0/HoldExpander_0/EdgeDetector_HOLD/q2_reg/C
                         clock pessimism              0.271    -0.433    
    SLICE_X22Y46         FDCE (Hold_fdce_C_D)         0.070    -0.363    TriggerManager_0/HoldExpander_0/EdgeDetector_HOLD/q2_reg
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 TriggerManager_0/SynchEdgeDetector_IsDaqMode/DelayedDin_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            TriggerManager_0/HoldExpander_0/HoldOut_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             CLK_500M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_500M rise@0.000ns - CLK_500M rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.186ns (64.131%)  route 0.104ns (35.869%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.703ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=91, routed)          0.641    -0.470    TriggerManager_0/SynchEdgeDetector_IsDaqMode/FAST_CLK
    SLICE_X19Y47                                                      r  TriggerManager_0/SynchEdgeDetector_IsDaqMode/DelayedDin_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y47         FDCE (Prop_fdce_C_Q)         0.141    -0.329 r  TriggerManager_0/SynchEdgeDetector_IsDaqMode/DelayedDin_reg/Q
                         net (fo=2, routed)           0.104    -0.225    TriggerManager_0/HoldExpander_0/DelayedDin
    SLICE_X18Y47         LUT6 (Prop_lut6_I4_O)        0.045    -0.180 r  TriggerManager_0/HoldExpander_0/HoldOut_i_1/O
                         net (fo=1, routed)           0.000    -0.180    TriggerManager_0/HoldExpander_0/n_0_HoldOut_i_1
    SLICE_X18Y47         FDRE                                         r  TriggerManager_0/HoldExpander_0/HoldOut_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=91, routed)          0.917    -0.703    TriggerManager_0/HoldExpander_0/FAST_CLK
    SLICE_X18Y47                                                      r  TriggerManager_0/HoldExpander_0/HoldOut_reg/C
                         clock pessimism              0.246    -0.457    
    SLICE_X18Y47         FDRE (Hold_fdre_C_D)         0.091    -0.366    TriggerManager_0/HoldExpander_0/HoldOut_reg
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 TriggerManager_0/HoldExpander_0/HoldOut_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            TriggerManager_0/HoldExpander_0/EdgeDetector_HOLD/q1_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             CLK_500M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_500M rise@0.000ns - CLK_500M rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.274%)  route 0.134ns (48.726%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.704ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=91, routed)          0.641    -0.470    TriggerManager_0/HoldExpander_0/FAST_CLK
    SLICE_X18Y47                                                      r  TriggerManager_0/HoldExpander_0/HoldOut_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.329 r  TriggerManager_0/HoldExpander_0/HoldOut_reg/Q
                         net (fo=3, routed)           0.134    -0.195    TriggerManager_0/HoldExpander_0/EdgeDetector_HOLD/HoldOut
    SLICE_X19Y46         FDCE                                         r  TriggerManager_0/HoldExpander_0/EdgeDetector_HOLD/q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=91, routed)          0.916    -0.704    TriggerManager_0/HoldExpander_0/EdgeDetector_HOLD/FAST_CLK
    SLICE_X19Y46                                                      r  TriggerManager_0/HoldExpander_0/EdgeDetector_HOLD/q1_reg/C
                         clock pessimism              0.249    -0.455    
    SLICE_X19Y46         FDCE (Hold_fdce_C_D)         0.070    -0.385    TriggerManager_0/HoldExpander_0/EdgeDetector_HOLD/q1_reg
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 TriggerManager_0/InterclockTrigger_AdcTrigger/Synchronizer_ResetTriggerIn/DoubleFFSynchronizerFF2/C
                            (rising edge-triggered cell FDCE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            TriggerManager_0/InterclockTrigger_AdcTrigger/TriggerInExtended_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             CLK_500M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_500M rise@0.000ns - CLK_500M rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.152%)  route 0.139ns (42.848%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=91, routed)          0.562    -0.549    TriggerManager_0/InterclockTrigger_AdcTrigger/Synchronizer_ResetTriggerIn/FAST_CLK
    SLICE_X13Y75                                                      r  TriggerManager_0/InterclockTrigger_AdcTrigger/Synchronizer_ResetTriggerIn/DoubleFFSynchronizerFF2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y75         FDCE (Prop_fdce_C_Q)         0.141    -0.408 f  TriggerManager_0/InterclockTrigger_AdcTrigger/Synchronizer_ResetTriggerIn/DoubleFFSynchronizerFF2/Q
                         net (fo=1, routed)           0.139    -0.269    TriggerManager_0/InterclockTrigger_AdcTrigger/Synchronizer_ResetTriggerIn/DOUT
    SLICE_X12Y75         LUT4 (Prop_lut4_I2_O)        0.045    -0.224 r  TriggerManager_0/InterclockTrigger_AdcTrigger/Synchronizer_ResetTriggerIn/TriggerInExtended_i_1/O
                         net (fo=1, routed)           0.000    -0.224    TriggerManager_0/InterclockTrigger_AdcTrigger/n_0_Synchronizer_ResetTriggerIn
    SLICE_X12Y75         FDRE                                         r  TriggerManager_0/InterclockTrigger_AdcTrigger/TriggerInExtended_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=91, routed)          0.830    -0.790    TriggerManager_0/InterclockTrigger_AdcTrigger/FAST_CLK
    SLICE_X12Y75                                                      r  TriggerManager_0/InterclockTrigger_AdcTrigger/TriggerInExtended_reg/C
                         clock pessimism              0.254    -0.536    
    SLICE_X12Y75         FDRE (Hold_fdre_C_D)         0.120    -0.416    TriggerManager_0/InterclockTrigger_AdcTrigger/TriggerInExtended_reg
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 TriggerManager_0/SynchEdgeDetector_L1/Synchronizer_0/DoubleFFSynchronizerFF1/C
                            (rising edge-triggered cell FDCE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            TriggerManager_0/SynchEdgeDetector_L1/Synchronizer_0/DoubleFFSynchronizerFF2/D
                            (rising edge-triggered cell FDCE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             CLK_500M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_500M rise@0.000ns - CLK_500M rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.164ns (60.198%)  route 0.108ns (39.802%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.703ns
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=91, routed)          0.642    -0.469    TriggerManager_0/SynchEdgeDetector_L1/Synchronizer_0/FAST_CLK
    SLICE_X14Y49                                                      r  TriggerManager_0/SynchEdgeDetector_L1/Synchronizer_0/DoubleFFSynchronizerFF1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         FDCE (Prop_fdce_C_Q)         0.164    -0.305 r  TriggerManager_0/SynchEdgeDetector_L1/Synchronizer_0/DoubleFFSynchronizerFF1/Q
                         net (fo=1, routed)           0.108    -0.196    TriggerManager_0/SynchEdgeDetector_L1/Synchronizer_0/temp
    SLICE_X14Y49         FDCE                                         r  TriggerManager_0/SynchEdgeDetector_L1/Synchronizer_0/DoubleFFSynchronizerFF2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=91, routed)          0.917    -0.703    TriggerManager_0/SynchEdgeDetector_L1/Synchronizer_0/FAST_CLK
    SLICE_X14Y49                                                      r  TriggerManager_0/SynchEdgeDetector_L1/Synchronizer_0/DoubleFFSynchronizerFF2/C
                         clock pessimism              0.234    -0.469    
    SLICE_X14Y49         FDCE (Hold_fdce_C_D)         0.063    -0.406    TriggerManager_0/SynchEdgeDetector_L1/Synchronizer_0/DoubleFFSynchronizerFF2
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.209    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_500M
Waveform:           { 0 1 }
Period:             2.000
Sources:            { ClockManager_0/MMCM_0/MMCM_0/CLKOUT6 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592     2.000   0.408    BUFGCTRL_X0Y25   ClockManager_0/MMCM_0/BUFG_CLK_500M/I
Min Period        n/a     MMCME2_ADV/CLKOUT6  n/a            1.249     2.000   0.751    MMCME2_ADV_X0Y3  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
Min Period        n/a     FDRE/C              n/a            1.000     2.000   1.000    SLICE_X16Y47     TriggerManager_0/BusyManager_0/BUSY_reg/C
Min Period        n/a     FDRE/C              n/a            1.000     2.000   1.000    SLICE_X13Y48     TriggerManager_0/CommonStopMask_reg/C
Min Period        n/a     FDRE/C              n/a            1.000     2.000   1.000    SLICE_X15Y48     TriggerManager_0/CurrentState_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000     2.000   1.000    SLICE_X15Y48     TriggerManager_0/CurrentState_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000     2.000   1.000    SLICE_X16Y48     TriggerManager_0/CurrentState_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000     2.000   1.000    SLICE_X16Y48     TriggerManager_0/CurrentState_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000     2.000   1.000    SLICE_X12Y34     TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[999]/C
Min Period        n/a     FDCE/C              n/a            1.000     2.000   1.000    SLICE_X19Y46     TriggerManager_0/HoldExpander_0/EdgeDetector_HOLD/q1_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT6  n/a            213.360   2.000   211.360  MMCME2_ADV_X0Y3  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.854     1.000   0.146    SLICE_X10Y37     TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[127]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.854     1.000   0.146    SLICE_X10Y37     TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[127]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.854     1.000   0.146    SLICE_X10Y36     TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[159]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.854     1.000   0.146    SLICE_X10Y36     TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[159]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.854     1.000   0.146    SLICE_X10Y36     TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[191]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.854     1.000   0.146    SLICE_X10Y36     TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[191]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.854     1.000   0.146    SLICE_X10Y36     TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[223]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.854     1.000   0.146    SLICE_X10Y36     TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[223]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.854     1.000   0.146    SLICE_X10Y36     TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[255]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.854     1.000   0.146    SLICE_X10Y36     TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[255]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.854     1.000   0.146    SLICE_X10Y37     TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[127]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.854     1.000   0.146    SLICE_X10Y36     TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[159]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.854     1.000   0.146    SLICE_X10Y36     TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[191]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.854     1.000   0.146    SLICE_X10Y36     TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[223]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.854     1.000   0.146    SLICE_X10Y36     TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[255]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.854     1.000   0.146    SLICE_X10Y35     TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[287]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.854     1.000   0.146    SLICE_X10Y35     TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[319]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.854     1.000   0.146    SLICE_X10Y37     TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.854     1.000   0.146    SLICE_X10Y35     TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[351]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.854     1.000   0.146    SLICE_X10Y35     TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[383]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  I_0
  To Clock:  I_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         I_0
Waveform:           { 0 10 }
Period:             20.000
Sources:            { ClockManager_0/MMCM_0/MMCM_0/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592     20.000  18.408   BUFGCTRL_X0Y31   ClockManager_0/MMCM_0/BUFG_CLK_FB_0/I
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249     20.000  18.751   MMCME2_ADV_X0Y3  ClockManager_0/MMCM_0/MMCM_0/CLKFBIN
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249     20.000  18.751   MMCME2_ADV_X0Y3  ClockManager_0/MMCM_0/MMCM_0/CLKFBOUT
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000   20.000  80.000   MMCME2_ADV_X0Y3  ClockManager_0/MMCM_0/MMCM_0/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360   20.000  193.360  MMCME2_ADV_X0Y3  ClockManager_0/MMCM_0/MMCM_0/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  CLK_6M
  To Clock:  CLK_25M

Setup :            0  Failing Endpoints,  Worst Slack        3.120ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.114ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.120ns  (required time - arrival time)
  Source:                 GlobalReadRegister_0/ReadRegister_2/CurrentState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            GlobalReadRegister_0/ReadRegister_2/SRIN_READ_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (CLK_25M rise@840.000ns - CLK_6M rise@833.333ns)
  Data Path Delay:        3.031ns  (logic 0.505ns (16.664%)  route 2.526ns (83.336%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.253ns = ( 839.747 - 840.000 ) 
    Source Clock Delay      (SCD):    0.228ns = ( 833.561 - 833.333 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)   833.333   833.333 r  
    D18                                               0.000   833.333 r  EXTCLK50M
                         net (fo=0)                   0.000   833.333    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465   834.798 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065   835.863    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240   829.623 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903   830.526    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077   830.603 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.441   832.044    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.081   832.125 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.436   833.561    GlobalReadRegister_0/ReadRegister_2/I5
    SLICE_X7Y140                                                      r  GlobalReadRegister_0/ReadRegister_2/CurrentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y140         FDCE (Prop_fdce_C_Q)         0.379   833.940 r  GlobalReadRegister_0/ReadRegister_2/CurrentState_reg[0]/Q
                         net (fo=10, routed)          1.740   835.681    GlobalReadRegister_0/ReadRegister_2/n_0_CurrentState_reg[0]
    SLICE_X7Y143         LUT3 (Prop_lut3_I0_O)        0.126   835.807 r  GlobalReadRegister_0/ReadRegister_2/SRIN_READ_i_1__0/O
                         net (fo=1, routed)           0.785   836.592    GlobalReadRegister_0/ReadRegister_2/n_0_SRIN_READ_i_1__0
    SLICE_X6Y143         FDCE                                         r  GlobalReadRegister_0/ReadRegister_2/SRIN_READ_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)  840.000   840.000 r  
    D18                                               0.000   840.000 r  EXTCLK50M
                         net (fo=0)                   0.000   840.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   841.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   842.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   836.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   836.895    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073   836.968 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.373   838.341    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.077   838.418 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        1.329   839.747    GlobalReadRegister_0/ReadRegister_2/CLK
    SLICE_X6Y143                                                      r  GlobalReadRegister_0/ReadRegister_2/SRIN_READ_reg/C
                         clock pessimism              0.302   840.050    
                         clock uncertainty           -0.171   839.878    
    SLICE_X6Y143         FDCE (Setup_fdce_C_D)       -0.166   839.712    GlobalReadRegister_0/ReadRegister_2/SRIN_READ_reg
  -------------------------------------------------------------------
                         required time                        839.712    
                         arrival time                        -836.592    
  -------------------------------------------------------------------
                         slack                                  3.120    

Slack (MET) :             3.773ns  (required time - arrival time)
  Source:                 GlobalReadRegister_0/ReadRegister_1/CurrentState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            GlobalReadRegister_0/ReadRegister_1/SRIN_READ_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (CLK_25M rise@840.000ns - CLK_6M rise@833.333ns)
  Data Path Delay:        2.338ns  (logic 0.497ns (21.262%)  route 1.841ns (78.738%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.320ns = ( 839.680 - 840.000 ) 
    Source Clock Delay      (SCD):    0.162ns = ( 833.495 - 833.333 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)   833.333   833.333 r  
    D18                                               0.000   833.333 r  EXTCLK50M
                         net (fo=0)                   0.000   833.333    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465   834.798 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065   835.863    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240   829.623 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903   830.526    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077   830.603 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.441   832.044    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.081   832.125 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.370   833.495    GlobalReadRegister_0/ReadRegister_1/I5
    SLICE_X11Y140                                                     r  GlobalReadRegister_0/ReadRegister_1/CurrentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y140        FDCE (Prop_fdce_C_Q)         0.379   833.874 r  GlobalReadRegister_0/ReadRegister_1/CurrentState_reg[0]/Q
                         net (fo=10, routed)          0.873   834.747    GlobalReadRegister_0/ReadRegister_1/n_0_CurrentState_reg[0]
    SLICE_X10Y140        LUT3 (Prop_lut3_I0_O)        0.118   834.865 r  GlobalReadRegister_0/ReadRegister_1/SRIN_READ_i_1/O
                         net (fo=1, routed)           0.968   835.833    GlobalReadRegister_0/ReadRegister_1/SRIN_READ0
    SLICE_X9Y144         FDCE                                         r  GlobalReadRegister_0/ReadRegister_1/SRIN_READ_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)  840.000   840.000 r  
    D18                                               0.000   840.000 r  EXTCLK50M
                         net (fo=0)                   0.000   840.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   841.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   842.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   836.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   836.895    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073   836.968 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.373   838.341    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.077   838.418 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        1.262   839.680    GlobalReadRegister_0/ReadRegister_1/CLK
    SLICE_X9Y144                                                      r  GlobalReadRegister_0/ReadRegister_1/SRIN_READ_reg/C
                         clock pessimism              0.302   839.983    
                         clock uncertainty           -0.171   839.811    
    SLICE_X9Y144         FDCE (Setup_fdce_C_D)       -0.206   839.605    GlobalReadRegister_0/ReadRegister_1/SRIN_READ_reg
  -------------------------------------------------------------------
                         required time                        839.605    
                         arrival time                        -835.833    
  -------------------------------------------------------------------
                         slack                                  3.773    

Slack (MET) :             3.962ns  (required time - arrival time)
  Source:                 GlobalReadRegister_0/ReadRegister_2/CurrentState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            GlobalReadRegister_0/ReadRegister_2/CLK_READ_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (CLK_25M rise@840.000ns - CLK_6M rise@833.333ns)
  Data Path Delay:        2.427ns  (logic 0.484ns (19.940%)  route 1.943ns (80.060%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.253ns = ( 839.747 - 840.000 ) 
    Source Clock Delay      (SCD):    0.228ns = ( 833.561 - 833.333 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)   833.333   833.333 r  
    D18                                               0.000   833.333 r  EXTCLK50M
                         net (fo=0)                   0.000   833.333    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465   834.798 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065   835.863    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240   829.623 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903   830.526    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077   830.603 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.441   832.044    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.081   832.125 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.436   833.561    GlobalReadRegister_0/ReadRegister_2/I5
    SLICE_X7Y140                                                      r  GlobalReadRegister_0/ReadRegister_2/CurrentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y140         FDCE (Prop_fdce_C_Q)         0.379   833.940 f  GlobalReadRegister_0/ReadRegister_2/CurrentState_reg[0]/Q
                         net (fo=10, routed)          1.943   835.884    GlobalReadRegister_0/ReadRegister_2/n_0_CurrentState_reg[0]
    SLICE_X6Y143         LUT3 (Prop_lut3_I2_O)        0.105   835.989 r  GlobalReadRegister_0/ReadRegister_2/CLK_READ_i_1__0/O
                         net (fo=1, routed)           0.000   835.989    GlobalReadRegister_0/ReadRegister_2/n_0_CLK_READ_i_1__0
    SLICE_X6Y143         FDCE                                         r  GlobalReadRegister_0/ReadRegister_2/CLK_READ_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)  840.000   840.000 r  
    D18                                               0.000   840.000 r  EXTCLK50M
                         net (fo=0)                   0.000   840.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   841.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   842.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   836.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   836.895    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073   836.968 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.373   838.341    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.077   838.418 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        1.329   839.747    GlobalReadRegister_0/ReadRegister_2/CLK
    SLICE_X6Y143                                                      r  GlobalReadRegister_0/ReadRegister_2/CLK_READ_reg/C
                         clock pessimism              0.302   840.050    
                         clock uncertainty           -0.171   839.878    
    SLICE_X6Y143         FDCE (Setup_fdce_C_D)        0.072   839.950    GlobalReadRegister_0/ReadRegister_2/CLK_READ_reg
  -------------------------------------------------------------------
                         required time                        839.950    
                         arrival time                        -835.989    
  -------------------------------------------------------------------
                         slack                                  3.962    

Slack (MET) :             4.372ns  (required time - arrival time)
  Source:                 GlobalReadRegister_0/ReadRegister_1/CurrentState_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            GlobalReadRegister_0/ReadRegister_1/CLK_READ_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (CLK_25M rise@840.000ns - CLK_6M rise@833.333ns)
  Data Path Delay:        2.015ns  (logic 0.538ns (26.700%)  route 1.477ns (73.300%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.321ns = ( 839.679 - 840.000 ) 
    Source Clock Delay      (SCD):    0.162ns = ( 833.495 - 833.333 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)   833.333   833.333 r  
    D18                                               0.000   833.333 r  EXTCLK50M
                         net (fo=0)                   0.000   833.333    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465   834.798 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065   835.863    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240   829.623 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903   830.526    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077   830.603 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.441   832.044    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.081   832.125 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.370   833.495    GlobalReadRegister_0/ReadRegister_1/I5
    SLICE_X10Y140                                                     r  GlobalReadRegister_0/ReadRegister_1/CurrentState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y140        FDCE (Prop_fdce_C_Q)         0.433   833.928 r  GlobalReadRegister_0/ReadRegister_1/CurrentState_reg[2]/Q
                         net (fo=9, routed)           1.477   835.405    GlobalReadRegister_0/ReadRegister_1/n_0_CurrentState_reg[2]
    SLICE_X10Y141        LUT3 (Prop_lut3_I1_O)        0.105   835.510 r  GlobalReadRegister_0/ReadRegister_1/CLK_READ_i_1/O
                         net (fo=1, routed)           0.000   835.510    GlobalReadRegister_0/ReadRegister_1/CLK_READ0
    SLICE_X10Y141        FDCE                                         r  GlobalReadRegister_0/ReadRegister_1/CLK_READ_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)  840.000   840.000 r  
    D18                                               0.000   840.000 r  EXTCLK50M
                         net (fo=0)                   0.000   840.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   841.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   842.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   836.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   836.895    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073   836.968 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.373   838.341    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.077   838.418 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        1.261   839.679    GlobalReadRegister_0/ReadRegister_1/CLK
    SLICE_X10Y141                                                     r  GlobalReadRegister_0/ReadRegister_1/CLK_READ_reg/C
                         clock pessimism              0.302   839.982    
                         clock uncertainty           -0.171   839.810    
    SLICE_X10Y141        FDCE (Setup_fdce_C_D)        0.072   839.882    GlobalReadRegister_0/ReadRegister_1/CLK_READ_reg
  -------------------------------------------------------------------
                         required time                        839.882    
                         arrival time                        -835.510    
  -------------------------------------------------------------------
                         slack                                  4.372    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 GlobalReadRegister_0/ReadRegister_1/CurrentState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            GlobalReadRegister_0/ReadRegister_1/CLK_READ_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25M rise@0.000ns - CLK_6M rise@0.000ns)
  Data Path Delay:        0.724ns  (logic 0.186ns (25.706%)  route 0.538ns (74.294%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.527ns
    Source Clock Delay      (SCD):    -0.318ns
    Clock Pessimism Removal (CPR):    -0.528ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.568    -0.318    GlobalReadRegister_0/ReadRegister_1/I5
    SLICE_X11Y140                                                     r  GlobalReadRegister_0/ReadRegister_1/CurrentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y140        FDCE (Prop_fdce_C_Q)         0.141    -0.177 f  GlobalReadRegister_0/ReadRegister_1/CurrentState_reg[0]/Q
                         net (fo=10, routed)          0.538     0.361    GlobalReadRegister_0/ReadRegister_1/n_0_CurrentState_reg[0]
    SLICE_X10Y141        LUT3 (Prop_lut3_I2_O)        0.045     0.406 r  GlobalReadRegister_0/ReadRegister_1/CLK_READ_i_1/O
                         net (fo=1, routed)           0.000     0.406    GlobalReadRegister_0/ReadRegister_1/CLK_READ0
    SLICE_X10Y141        FDCE                                         r  GlobalReadRegister_0/ReadRegister_1/CLK_READ_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        0.838    -0.527    GlobalReadRegister_0/ReadRegister_1/CLK
    SLICE_X10Y141                                                     r  GlobalReadRegister_0/ReadRegister_1/CLK_READ_reg/C
                         clock pessimism              0.528     0.001    
                         clock uncertainty            0.171     0.172    
    SLICE_X10Y141        FDCE (Hold_fdce_C_D)         0.120     0.292    GlobalReadRegister_0/ReadRegister_1/CLK_READ_reg
  -------------------------------------------------------------------
                         required time                         -0.292    
                         arrival time                           0.406    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 GlobalReadRegister_0/ReadRegister_2/CurrentState_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            GlobalReadRegister_0/ReadRegister_2/CLK_READ_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25M rise@0.000ns - CLK_6M rise@0.000ns)
  Data Path Delay:        0.760ns  (logic 0.186ns (24.481%)  route 0.574ns (75.519%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.498ns
    Source Clock Delay      (SCD):    -0.290ns
    Clock Pessimism Removal (CPR):    -0.528ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.596    -0.290    GlobalReadRegister_0/ReadRegister_2/I5
    SLICE_X5Y142                                                      r  GlobalReadRegister_0/ReadRegister_2/CurrentState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y142         FDCE (Prop_fdce_C_Q)         0.141    -0.149 r  GlobalReadRegister_0/ReadRegister_2/CurrentState_reg[2]/Q
                         net (fo=9, routed)           0.574     0.425    GlobalReadRegister_0/ReadRegister_2/n_0_CurrentState_reg[2]
    SLICE_X6Y143         LUT3 (Prop_lut3_I1_O)        0.045     0.470 r  GlobalReadRegister_0/ReadRegister_2/CLK_READ_i_1__0/O
                         net (fo=1, routed)           0.000     0.470    GlobalReadRegister_0/ReadRegister_2/n_0_CLK_READ_i_1__0
    SLICE_X6Y143         FDCE                                         r  GlobalReadRegister_0/ReadRegister_2/CLK_READ_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        0.868    -0.498    GlobalReadRegister_0/ReadRegister_2/CLK
    SLICE_X6Y143                                                      r  GlobalReadRegister_0/ReadRegister_2/CLK_READ_reg/C
                         clock pessimism              0.528     0.030    
                         clock uncertainty            0.171     0.201    
    SLICE_X6Y143         FDCE (Hold_fdce_C_D)         0.120     0.321    GlobalReadRegister_0/ReadRegister_2/CLK_READ_reg
  -------------------------------------------------------------------
                         required time                         -0.321    
                         arrival time                           0.470    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 GlobalReadRegister_0/ReadRegister_1/CurrentState_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            GlobalReadRegister_0/ReadRegister_1/SRIN_READ_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25M rise@0.000ns - CLK_6M rise@0.000ns)
  Data Path Delay:        0.911ns  (logic 0.207ns (22.730%)  route 0.704ns (77.270%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.526ns
    Source Clock Delay      (SCD):    -0.318ns
    Clock Pessimism Removal (CPR):    -0.528ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.568    -0.318    GlobalReadRegister_0/ReadRegister_1/I5
    SLICE_X10Y140                                                     r  GlobalReadRegister_0/ReadRegister_1/CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y140        FDCE (Prop_fdce_C_Q)         0.164    -0.154 r  GlobalReadRegister_0/ReadRegister_1/CurrentState_reg[1]/Q
                         net (fo=10, routed)          0.197     0.043    GlobalReadRegister_0/ReadRegister_1/n_0_CurrentState_reg[1]
    SLICE_X10Y140        LUT3 (Prop_lut3_I1_O)        0.043     0.086 r  GlobalReadRegister_0/ReadRegister_1/SRIN_READ_i_1/O
                         net (fo=1, routed)           0.507     0.593    GlobalReadRegister_0/ReadRegister_1/SRIN_READ0
    SLICE_X9Y144         FDCE                                         r  GlobalReadRegister_0/ReadRegister_1/SRIN_READ_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        0.840    -0.526    GlobalReadRegister_0/ReadRegister_1/CLK
    SLICE_X9Y144                                                      r  GlobalReadRegister_0/ReadRegister_1/SRIN_READ_reg/C
                         clock pessimism              0.528     0.002    
                         clock uncertainty            0.171     0.173    
    SLICE_X9Y144         FDCE (Hold_fdce_C_D)         0.004     0.177    GlobalReadRegister_0/ReadRegister_1/SRIN_READ_reg
  -------------------------------------------------------------------
                         required time                         -0.177    
                         arrival time                           0.593    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.539ns  (arrival time - required time)
  Source:                 GlobalReadRegister_0/ReadRegister_2/CurrentState_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            GlobalReadRegister_0/ReadRegister_2/SRIN_READ_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25M rise@0.000ns - CLK_6M rise@0.000ns)
  Data Path Delay:        1.027ns  (logic 0.183ns (17.815%)  route 0.844ns (82.185%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.498ns
    Source Clock Delay      (SCD):    -0.290ns
    Clock Pessimism Removal (CPR):    -0.528ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.596    -0.290    GlobalReadRegister_0/ReadRegister_2/I5
    SLICE_X5Y142                                                      r  GlobalReadRegister_0/ReadRegister_2/CurrentState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y142         FDCE (Prop_fdce_C_Q)         0.141    -0.149 f  GlobalReadRegister_0/ReadRegister_2/CurrentState_reg[2]/Q
                         net (fo=9, routed)           0.440     0.291    GlobalReadRegister_0/ReadRegister_2/n_0_CurrentState_reg[2]
    SLICE_X7Y143         LUT3 (Prop_lut3_I2_O)        0.042     0.333 r  GlobalReadRegister_0/ReadRegister_2/SRIN_READ_i_1__0/O
                         net (fo=1, routed)           0.404     0.737    GlobalReadRegister_0/ReadRegister_2/n_0_SRIN_READ_i_1__0
    SLICE_X6Y143         FDCE                                         r  GlobalReadRegister_0/ReadRegister_2/SRIN_READ_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        0.868    -0.498    GlobalReadRegister_0/ReadRegister_2/CLK
    SLICE_X6Y143                                                      r  GlobalReadRegister_0/ReadRegister_2/SRIN_READ_reg/C
                         clock pessimism              0.528     0.030    
                         clock uncertainty            0.171     0.201    
    SLICE_X6Y143         FDCE (Hold_fdce_C_D)        -0.002     0.199    GlobalReadRegister_0/ReadRegister_2/SRIN_READ_reg
  -------------------------------------------------------------------
                         required time                         -0.199    
                         arrival time                           0.737    
  -------------------------------------------------------------------
                         slack                                  0.539    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_3M
  To Clock:  CLK_6M

Setup :            0  Failing Endpoints,  Worst Slack      162.285ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.094ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             162.285ns  (required time - arrival time)
  Source:                 ADC_0/ADC_Controller_0/SynchEdgeDetector_0/Synchronizer_0/DoubleFFSynchronizerFF2/C
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Destination:            ADC_0/ADC_Controller_0/CurrentState_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             CLK_6M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.667ns  (CLK_6M rise@166.667ns - CLK_3M rise@0.000ns)
  Data Path Delay:        1.309ns  (logic 0.538ns (41.096%)  route 0.771ns (58.904%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -3.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.321ns = ( 166.346 - 166.667 ) 
    Source Clock Delay      (SCD):    3.104ns
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Uncertainty:      0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.372     0.164    ClockManager_0/I
    SLICE_X52Y95         FDCE (Prop_fdce_C_Q)         0.379     0.543 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           1.108     1.651    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     1.732 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          1.372     3.104    ADC_0/ADC_Controller_0/SynchEdgeDetector_0/Synchronizer_0/AD9220_CLK
    SLICE_X14Y139                                                     r  ADC_0/ADC_Controller_0/SynchEdgeDetector_0/Synchronizer_0/DoubleFFSynchronizerFF2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y139        FDCE (Prop_fdce_C_Q)         0.433     3.537 r  ADC_0/ADC_Controller_0/SynchEdgeDetector_0/Synchronizer_0/DoubleFFSynchronizerFF2/Q
                         net (fo=2, routed)           0.771     4.308    ADC_0/ADC_Controller_0/SynchEdgeDetector_0/Synchronizer_0/DOUT
    SLICE_X9Y141         LUT6 (Prop_lut6_I2_O)        0.105     4.413 r  ADC_0/ADC_Controller_0/SynchEdgeDetector_0/Synchronizer_0/CurrentState[0]_i_1/O
                         net (fo=1, routed)           0.000     4.413    ADC_0/ADC_Controller_0/NextState[0]
    SLICE_X9Y141         FDCE                                         r  ADC_0/ADC_Controller_0/CurrentState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)   166.667   166.667 r  
    D18                                               0.000   166.667 r  EXTCLK50M
                         net (fo=0)                   0.000   166.667    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   168.065 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   169.069    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   162.704 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   163.562    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073   163.635 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.373   165.008    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.077   165.085 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.261   166.346    ADC_0/ADC_Controller_0/CLK
    SLICE_X9Y141                                                      r  ADC_0/ADC_Controller_0/CurrentState_reg[0]/C
                         clock pessimism              0.373   166.720    
                         clock uncertainty           -0.051   166.668    
    SLICE_X9Y141         FDCE (Setup_fdce_C_D)        0.030   166.698    ADC_0/ADC_Controller_0/CurrentState_reg[0]
  -------------------------------------------------------------------
                         required time                        166.698    
                         arrival time                          -4.413    
  -------------------------------------------------------------------
                         slack                                162.285    

Slack (MET) :             165.318ns  (required time - arrival time)
  Source:                 ClockManager_0/Clk3M_reg/Q
                            (clock source 'CLK_3M'  {rise@0.000ns fall@166.667ns period=333.333ns})
  Destination:            ClockManager_0/Clk3M_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             CLK_6M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.667ns  (CLK_6M rise@166.667ns - CLK_3M rise@0.000ns)
  Data Path Delay:        0.836ns  (logic 0.105ns (12.555%)  route 0.731ns (87.445%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.322ns = ( 166.345 - 166.667 ) 
    Source Clock Delay      (SCD):    0.543ns
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Uncertainty:      0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.372     0.164    ClockManager_0/I
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y95         FDCE (Prop_fdce_C_Q)         0.379     0.543 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.731     1.274    ClockManager_0/Clk3M
    SLICE_X52Y95         LUT1 (Prop_lut1_I0_O)        0.105     1.379 f  ClockManager_0/Clk3M_i_1/O
                         net (fo=1, routed)           0.000     1.379    ClockManager_0/p_0_in
    SLICE_X52Y95         FDCE                                         f  ClockManager_0/Clk3M_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)   166.667   166.667 r  
    D18                                               0.000   166.667 r  EXTCLK50M
                         net (fo=0)                   0.000   166.667    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   168.065 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   169.069    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   162.704 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   163.562    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073   163.635 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.373   165.008    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.077   165.085 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.260   166.345    ClockManager_0/I
    SLICE_X52Y95                                                      r  ClockManager_0/Clk3M_reg/C
                         clock pessimism              0.373   166.718    
                         clock uncertainty           -0.051   166.667    
    SLICE_X52Y95         FDCE (Setup_fdce_C_D)        0.030   166.697    ClockManager_0/Clk3M_reg
  -------------------------------------------------------------------
                         required time                        166.697    
                         arrival time                          -1.379    
  -------------------------------------------------------------------
                         slack                                165.318    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 ClockManager_0/Clk3M_reg/Q
                            (clock source 'CLK_3M'  {rise@0.000ns fall@166.667ns period=333.333ns})
  Destination:            ClockManager_0/Clk3M_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             CLK_6M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_6M rise@166.667ns - CLK_3M fall@166.667ns)
  Data Path Delay:        0.365ns  (logic 0.045ns (12.318%)  route 0.320ns (87.682%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.532ns = ( 166.135 - 166.667 ) 
    Source Clock Delay      (SCD):    -0.181ns = ( 166.486 - 166.667 ) 
    Clock Pessimism Removal (CPR):    -0.480ns
  Clock Uncertainty:      0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_3M fall edge)   166.667   166.667 f  
    D18                                               0.000   166.667 r  EXTCLK50M
                         net (fo=0)                   0.000   166.667    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301   166.968 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440   167.408    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541   164.867 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343   165.210    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050   165.260 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.495   165.755    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026   165.781 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.564   166.345    ClockManager_0/I
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y95         FDCE (Prop_fdce_C_Q)         0.141   166.486 f  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.320   166.806    ClockManager_0/Clk3M
    SLICE_X52Y95         LUT1 (Prop_lut1_I0_O)        0.045   166.851 r  ClockManager_0/Clk3M_i_1/O
                         net (fo=1, routed)           0.000   166.851    ClockManager_0/p_0_in
    SLICE_X52Y95         FDCE                                         r  ClockManager_0/Clk3M_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)   166.667   166.667 r  
    D18                                               0.000   166.667 r  EXTCLK50M
                         net (fo=0)                   0.000   166.667    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489   167.156 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480   167.636    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334   164.302 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377   164.679    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053   164.732 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.540   165.272    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.029   165.301 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.834   166.135    ClockManager_0/I
    SLICE_X52Y95                                                      r  ClockManager_0/Clk3M_reg/C
                         clock pessimism              0.480   166.615    
                         clock uncertainty            0.051   166.666    
    SLICE_X52Y95         FDCE (Hold_fdce_C_D)         0.091   166.757    ClockManager_0/Clk3M_reg
  -------------------------------------------------------------------
                         required time                       -166.757    
                         arrival time                         166.851    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             1.276ns  (arrival time - required time)
  Source:                 ADC_0/ADC_Controller_0/SynchEdgeDetector_0/DelayedDin_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Destination:            ADC_0/ADC_Controller_0/CurrentState_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             CLK_6M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_6M rise@0.000ns - CLK_3M rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.186ns (46.316%)  route 0.216ns (53.684%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.965ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.527ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    -0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.564    -0.322    ClockManager_0/I
    SLICE_X52Y95         FDCE (Prop_fdce_C_Q)         0.141    -0.181 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.503     0.322    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.348 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          0.570     0.918    ADC_0/ADC_Controller_0/SynchEdgeDetector_0/AD9220_CLK
    SLICE_X11Y141                                                     r  ADC_0/ADC_Controller_0/SynchEdgeDetector_0/DelayedDin_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y141        FDCE (Prop_fdce_C_Q)         0.141     1.059 f  ADC_0/ADC_Controller_0/SynchEdgeDetector_0/DelayedDin_reg/Q
                         net (fo=1, routed)           0.216     1.275    ADC_0/ADC_Controller_0/SynchEdgeDetector_0/Synchronizer_0/DelayedDin
    SLICE_X9Y141         LUT6 (Prop_lut6_I1_O)        0.045     1.320 r  ADC_0/ADC_Controller_0/SynchEdgeDetector_0/Synchronizer_0/CurrentState[0]_i_1/O
                         net (fo=1, routed)           0.000     1.320    ADC_0/ADC_Controller_0/NextState[0]
    SLICE_X9Y141         FDCE                                         r  ADC_0/ADC_Controller_0/CurrentState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.838    -0.527    ADC_0/ADC_Controller_0/CLK
    SLICE_X9Y141                                                      r  ADC_0/ADC_Controller_0/CurrentState_reg[0]/C
                         clock pessimism              0.480    -0.047    
    SLICE_X9Y141         FDCE (Hold_fdce_C_D)         0.091     0.044    ADC_0/ADC_Controller_0/CurrentState_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.044    
                         arrival time                           1.320    
  -------------------------------------------------------------------
                         slack                                  1.276    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_25M
  To Clock:  CLK_3M

Setup :            0  Failing Endpoints,  Worst Slack        5.157ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.092ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.157ns  (required time - arrival time)
  Source:                 UsrClkOut_O/out_sw_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UsrClkOut_O/CLK_cnt_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (CLK_3M rise@333.333ns - CLK_25M rise@320.000ns)
  Data Path Delay:        10.486ns  (logic 2.416ns (23.041%)  route 8.070ns (76.959%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.422ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.364ns = ( 335.698 - 333.333 ) 
    Source Clock Delay      (SCD):    0.245ns = ( 320.245 - 320.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)  320.000   320.000 r  
    D18                                               0.000   320.000 r  EXTCLK50M
                         net (fo=0)                   0.000   320.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465   321.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065   322.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240   316.290 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903   317.193    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077   317.270 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.441   318.711    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.081   318.792 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        1.453   320.245    UsrClkOut_O/SCK_DAC_OBUF
    SLICE_X87Y70                                                      r  UsrClkOut_O/out_sw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y70         FDCE (Prop_fdce_C_Q)         0.348   320.593 r  UsrClkOut_O/out_sw_reg[6]/Q
                         net (fo=4, routed)           1.546   322.139    UsrClkOut_O/out_sw[6]
    SLICE_X87Y69         LUT5 (Prop_lut5_I2_O)        0.240   322.379 r  UsrClkOut_O/OUT_FPGA_OBUF[3]_inst_i_4/O
                         net (fo=20, routed)          1.185   323.564    UsrClkOut_O/n_0_OUT_FPGA_OBUF[3]_inst_i_4
    SLICE_X89Y67         LUT3 (Prop_lut3_I2_O)        0.105   323.669 r  UsrClkOut_O/CLK_usr_i_31/O
                         net (fo=5, routed)           1.906   325.574    UsrClkOut_O/n_0_CLK_usr_i_31
    SLICE_X88Y67         LUT6 (Prop_lut6_I0_O)        0.105   325.679 r  UsrClkOut_O/CLK_cnt[0]_i_14/O
                         net (fo=1, routed)           1.151   326.831    UsrClkOut_O/n_0_CLK_cnt[0]_i_14
    SLICE_X87Y67         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318   327.149 r  UsrClkOut_O/CLK_cnt_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000   327.149    UsrClkOut_O/n_0_CLK_cnt_reg[0]_i_4
    SLICE_X87Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   327.247 f  UsrClkOut_O/CLK_cnt_reg[0]_i_3/CO[3]
                         net (fo=25, routed)          2.281   329.528    UsrClkOut_O/load
    SLICE_X85Y64         LUT2 (Prop_lut2_I1_O)        0.105   329.633 r  UsrClkOut_O/CLK_cnt[0]_i_2/O
                         net (fo=1, routed)           0.000   329.633    UsrClkOut_O/n_0_CLK_cnt[0]_i_2
    SLICE_X85Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440   330.073 r  UsrClkOut_O/CLK_cnt_reg[1]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   330.073    UsrClkOut_O/n_0_CLK_cnt_reg[4]_i_3
    SLICE_X85Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   330.171 r  UsrClkOut_O/CLK_cnt_reg[5]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   330.171    UsrClkOut_O/n_0_CLK_cnt_reg[8]_i_3
    SLICE_X85Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   330.269 r  UsrClkOut_O/CLK_cnt_reg[9]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   330.269    UsrClkOut_O/n_0_CLK_cnt_reg[12]_i_3
    SLICE_X85Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   330.367 r  UsrClkOut_O/CLK_cnt_reg[13]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   330.367    UsrClkOut_O/n_0_CLK_cnt_reg[16]_i_3
    SLICE_X85Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   330.465 r  UsrClkOut_O/CLK_cnt_reg[17]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   330.465    UsrClkOut_O/n_0_CLK_cnt_reg[20]_i_3
    SLICE_X85Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265   330.730 r  UsrClkOut_O/CLK_cnt_reg[21]_i_3_CARRY4/O[1]
                         net (fo=1, routed)           0.000   330.730    UsrClkOut_O/n_0_CLK_cnt_reg[21]_i_1
    SLICE_X85Y69         FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)   333.333   333.333 r  
    D18                                               0.000   333.333 r  EXTCLK50M
                         net (fo=0)                   0.000   333.333    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   334.732 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   335.735    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   329.370 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   330.228    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073   330.301 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.373   331.675    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.077   331.752 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.260   333.011    ClockManager_0/I
    SLICE_X52Y95         FDCE (Prop_fdce_C_Q)         0.304   333.315 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.964   334.280    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   334.357 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          1.341   335.697    UsrClkOut_O/AD9220_CLK
    SLICE_X85Y69                                                      r  UsrClkOut_O/CLK_cnt_reg[21]/C
                         clock pessimism              0.302   336.000    
                         clock uncertainty           -0.171   335.828    
    SLICE_X85Y69         FDCE (Setup_fdce_C_D)        0.059   335.887    UsrClkOut_O/CLK_cnt_reg[21]
  -------------------------------------------------------------------
                         required time                        335.887    
                         arrival time                        -330.730    
  -------------------------------------------------------------------
                         slack                                  5.157    

Slack (MET) :             5.163ns  (required time - arrival time)
  Source:                 UsrClkOut_O/out_sw_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UsrClkOut_O/CLK_cnt_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (CLK_3M rise@333.333ns - CLK_25M rise@320.000ns)
  Data Path Delay:        10.480ns  (logic 2.410ns (22.997%)  route 8.070ns (77.003%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.422ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.364ns = ( 335.698 - 333.333 ) 
    Source Clock Delay      (SCD):    0.245ns = ( 320.245 - 320.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)  320.000   320.000 r  
    D18                                               0.000   320.000 r  EXTCLK50M
                         net (fo=0)                   0.000   320.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465   321.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065   322.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240   316.290 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903   317.193    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077   317.270 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.441   318.711    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.081   318.792 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        1.453   320.245    UsrClkOut_O/SCK_DAC_OBUF
    SLICE_X87Y70                                                      r  UsrClkOut_O/out_sw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y70         FDCE (Prop_fdce_C_Q)         0.348   320.593 r  UsrClkOut_O/out_sw_reg[6]/Q
                         net (fo=4, routed)           1.546   322.139    UsrClkOut_O/out_sw[6]
    SLICE_X87Y69         LUT5 (Prop_lut5_I2_O)        0.240   322.379 r  UsrClkOut_O/OUT_FPGA_OBUF[3]_inst_i_4/O
                         net (fo=20, routed)          1.185   323.564    UsrClkOut_O/n_0_OUT_FPGA_OBUF[3]_inst_i_4
    SLICE_X89Y67         LUT3 (Prop_lut3_I2_O)        0.105   323.669 r  UsrClkOut_O/CLK_usr_i_31/O
                         net (fo=5, routed)           1.906   325.574    UsrClkOut_O/n_0_CLK_usr_i_31
    SLICE_X88Y67         LUT6 (Prop_lut6_I0_O)        0.105   325.679 r  UsrClkOut_O/CLK_cnt[0]_i_14/O
                         net (fo=1, routed)           1.151   326.831    UsrClkOut_O/n_0_CLK_cnt[0]_i_14
    SLICE_X87Y67         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318   327.149 r  UsrClkOut_O/CLK_cnt_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000   327.149    UsrClkOut_O/n_0_CLK_cnt_reg[0]_i_4
    SLICE_X87Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   327.247 f  UsrClkOut_O/CLK_cnt_reg[0]_i_3/CO[3]
                         net (fo=25, routed)          2.281   329.528    UsrClkOut_O/load
    SLICE_X85Y64         LUT2 (Prop_lut2_I1_O)        0.105   329.633 r  UsrClkOut_O/CLK_cnt[0]_i_2/O
                         net (fo=1, routed)           0.000   329.633    UsrClkOut_O/n_0_CLK_cnt[0]_i_2
    SLICE_X85Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440   330.073 r  UsrClkOut_O/CLK_cnt_reg[1]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   330.073    UsrClkOut_O/n_0_CLK_cnt_reg[4]_i_3
    SLICE_X85Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   330.171 r  UsrClkOut_O/CLK_cnt_reg[5]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   330.171    UsrClkOut_O/n_0_CLK_cnt_reg[8]_i_3
    SLICE_X85Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   330.269 r  UsrClkOut_O/CLK_cnt_reg[9]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   330.269    UsrClkOut_O/n_0_CLK_cnt_reg[12]_i_3
    SLICE_X85Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   330.367 r  UsrClkOut_O/CLK_cnt_reg[13]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   330.367    UsrClkOut_O/n_0_CLK_cnt_reg[16]_i_3
    SLICE_X85Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   330.465 r  UsrClkOut_O/CLK_cnt_reg[17]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   330.465    UsrClkOut_O/n_0_CLK_cnt_reg[20]_i_3
    SLICE_X85Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.259   330.724 r  UsrClkOut_O/CLK_cnt_reg[21]_i_3_CARRY4/O[3]
                         net (fo=1, routed)           0.000   330.724    UsrClkOut_O/n_0_CLK_cnt_reg[23]_i_1
    SLICE_X85Y69         FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)   333.333   333.333 r  
    D18                                               0.000   333.333 r  EXTCLK50M
                         net (fo=0)                   0.000   333.333    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   334.732 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   335.735    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   329.370 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   330.228    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073   330.301 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.373   331.675    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.077   331.752 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.260   333.011    ClockManager_0/I
    SLICE_X52Y95         FDCE (Prop_fdce_C_Q)         0.304   333.315 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.964   334.280    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   334.357 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          1.341   335.697    UsrClkOut_O/AD9220_CLK
    SLICE_X85Y69                                                      r  UsrClkOut_O/CLK_cnt_reg[23]/C
                         clock pessimism              0.302   336.000    
                         clock uncertainty           -0.171   335.828    
    SLICE_X85Y69         FDCE (Setup_fdce_C_D)        0.059   335.887    UsrClkOut_O/CLK_cnt_reg[23]
  -------------------------------------------------------------------
                         required time                        335.887    
                         arrival time                        -330.724    
  -------------------------------------------------------------------
                         slack                                  5.163    

Slack (MET) :             5.223ns  (required time - arrival time)
  Source:                 UsrClkOut_O/out_sw_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UsrClkOut_O/CLK_cnt_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (CLK_3M rise@333.333ns - CLK_25M rise@320.000ns)
  Data Path Delay:        10.420ns  (logic 2.350ns (22.554%)  route 8.070ns (77.446%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.422ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.364ns = ( 335.698 - 333.333 ) 
    Source Clock Delay      (SCD):    0.245ns = ( 320.245 - 320.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)  320.000   320.000 r  
    D18                                               0.000   320.000 r  EXTCLK50M
                         net (fo=0)                   0.000   320.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465   321.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065   322.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240   316.290 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903   317.193    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077   317.270 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.441   318.711    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.081   318.792 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        1.453   320.245    UsrClkOut_O/SCK_DAC_OBUF
    SLICE_X87Y70                                                      r  UsrClkOut_O/out_sw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y70         FDCE (Prop_fdce_C_Q)         0.348   320.593 r  UsrClkOut_O/out_sw_reg[6]/Q
                         net (fo=4, routed)           1.546   322.139    UsrClkOut_O/out_sw[6]
    SLICE_X87Y69         LUT5 (Prop_lut5_I2_O)        0.240   322.379 r  UsrClkOut_O/OUT_FPGA_OBUF[3]_inst_i_4/O
                         net (fo=20, routed)          1.185   323.564    UsrClkOut_O/n_0_OUT_FPGA_OBUF[3]_inst_i_4
    SLICE_X89Y67         LUT3 (Prop_lut3_I2_O)        0.105   323.669 r  UsrClkOut_O/CLK_usr_i_31/O
                         net (fo=5, routed)           1.906   325.574    UsrClkOut_O/n_0_CLK_usr_i_31
    SLICE_X88Y67         LUT6 (Prop_lut6_I0_O)        0.105   325.679 r  UsrClkOut_O/CLK_cnt[0]_i_14/O
                         net (fo=1, routed)           1.151   326.831    UsrClkOut_O/n_0_CLK_cnt[0]_i_14
    SLICE_X87Y67         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318   327.149 r  UsrClkOut_O/CLK_cnt_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000   327.149    UsrClkOut_O/n_0_CLK_cnt_reg[0]_i_4
    SLICE_X87Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   327.247 f  UsrClkOut_O/CLK_cnt_reg[0]_i_3/CO[3]
                         net (fo=25, routed)          2.281   329.528    UsrClkOut_O/load
    SLICE_X85Y64         LUT2 (Prop_lut2_I1_O)        0.105   329.633 r  UsrClkOut_O/CLK_cnt[0]_i_2/O
                         net (fo=1, routed)           0.000   329.633    UsrClkOut_O/n_0_CLK_cnt[0]_i_2
    SLICE_X85Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440   330.073 r  UsrClkOut_O/CLK_cnt_reg[1]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   330.073    UsrClkOut_O/n_0_CLK_cnt_reg[4]_i_3
    SLICE_X85Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   330.171 r  UsrClkOut_O/CLK_cnt_reg[5]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   330.171    UsrClkOut_O/n_0_CLK_cnt_reg[8]_i_3
    SLICE_X85Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   330.269 r  UsrClkOut_O/CLK_cnt_reg[9]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   330.269    UsrClkOut_O/n_0_CLK_cnt_reg[12]_i_3
    SLICE_X85Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   330.367 r  UsrClkOut_O/CLK_cnt_reg[13]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   330.367    UsrClkOut_O/n_0_CLK_cnt_reg[16]_i_3
    SLICE_X85Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   330.465 r  UsrClkOut_O/CLK_cnt_reg[17]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   330.465    UsrClkOut_O/n_0_CLK_cnt_reg[20]_i_3
    SLICE_X85Y69         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199   330.664 r  UsrClkOut_O/CLK_cnt_reg[21]_i_3_CARRY4/O[2]
                         net (fo=1, routed)           0.000   330.664    UsrClkOut_O/n_0_CLK_cnt_reg[22]_i_1
    SLICE_X85Y69         FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)   333.333   333.333 r  
    D18                                               0.000   333.333 r  EXTCLK50M
                         net (fo=0)                   0.000   333.333    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   334.732 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   335.735    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   329.370 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   330.228    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073   330.301 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.373   331.675    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.077   331.752 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.260   333.011    ClockManager_0/I
    SLICE_X52Y95         FDCE (Prop_fdce_C_Q)         0.304   333.315 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.964   334.280    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   334.357 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          1.341   335.697    UsrClkOut_O/AD9220_CLK
    SLICE_X85Y69                                                      r  UsrClkOut_O/CLK_cnt_reg[22]/C
                         clock pessimism              0.302   336.000    
                         clock uncertainty           -0.171   335.828    
    SLICE_X85Y69         FDCE (Setup_fdce_C_D)        0.059   335.887    UsrClkOut_O/CLK_cnt_reg[22]
  -------------------------------------------------------------------
                         required time                        335.887    
                         arrival time                        -330.664    
  -------------------------------------------------------------------
                         slack                                  5.223    

Slack (MET) :             5.241ns  (required time - arrival time)
  Source:                 UsrClkOut_O/out_sw_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UsrClkOut_O/CLK_cnt_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (CLK_3M rise@333.333ns - CLK_25M rise@320.000ns)
  Data Path Delay:        10.402ns  (logic 2.332ns (22.420%)  route 8.070ns (77.580%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.422ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.364ns = ( 335.698 - 333.333 ) 
    Source Clock Delay      (SCD):    0.245ns = ( 320.245 - 320.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)  320.000   320.000 r  
    D18                                               0.000   320.000 r  EXTCLK50M
                         net (fo=0)                   0.000   320.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465   321.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065   322.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240   316.290 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903   317.193    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077   317.270 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.441   318.711    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.081   318.792 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        1.453   320.245    UsrClkOut_O/SCK_DAC_OBUF
    SLICE_X87Y70                                                      r  UsrClkOut_O/out_sw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y70         FDCE (Prop_fdce_C_Q)         0.348   320.593 r  UsrClkOut_O/out_sw_reg[6]/Q
                         net (fo=4, routed)           1.546   322.139    UsrClkOut_O/out_sw[6]
    SLICE_X87Y69         LUT5 (Prop_lut5_I2_O)        0.240   322.379 r  UsrClkOut_O/OUT_FPGA_OBUF[3]_inst_i_4/O
                         net (fo=20, routed)          1.185   323.564    UsrClkOut_O/n_0_OUT_FPGA_OBUF[3]_inst_i_4
    SLICE_X89Y67         LUT3 (Prop_lut3_I2_O)        0.105   323.669 r  UsrClkOut_O/CLK_usr_i_31/O
                         net (fo=5, routed)           1.906   325.574    UsrClkOut_O/n_0_CLK_usr_i_31
    SLICE_X88Y67         LUT6 (Prop_lut6_I0_O)        0.105   325.679 r  UsrClkOut_O/CLK_cnt[0]_i_14/O
                         net (fo=1, routed)           1.151   326.831    UsrClkOut_O/n_0_CLK_cnt[0]_i_14
    SLICE_X87Y67         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318   327.149 r  UsrClkOut_O/CLK_cnt_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000   327.149    UsrClkOut_O/n_0_CLK_cnt_reg[0]_i_4
    SLICE_X87Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   327.247 f  UsrClkOut_O/CLK_cnt_reg[0]_i_3/CO[3]
                         net (fo=25, routed)          2.281   329.528    UsrClkOut_O/load
    SLICE_X85Y64         LUT2 (Prop_lut2_I1_O)        0.105   329.633 r  UsrClkOut_O/CLK_cnt[0]_i_2/O
                         net (fo=1, routed)           0.000   329.633    UsrClkOut_O/n_0_CLK_cnt[0]_i_2
    SLICE_X85Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440   330.073 r  UsrClkOut_O/CLK_cnt_reg[1]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   330.073    UsrClkOut_O/n_0_CLK_cnt_reg[4]_i_3
    SLICE_X85Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   330.171 r  UsrClkOut_O/CLK_cnt_reg[5]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   330.171    UsrClkOut_O/n_0_CLK_cnt_reg[8]_i_3
    SLICE_X85Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   330.269 r  UsrClkOut_O/CLK_cnt_reg[9]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   330.269    UsrClkOut_O/n_0_CLK_cnt_reg[12]_i_3
    SLICE_X85Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   330.367 r  UsrClkOut_O/CLK_cnt_reg[13]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   330.367    UsrClkOut_O/n_0_CLK_cnt_reg[16]_i_3
    SLICE_X85Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   330.465 r  UsrClkOut_O/CLK_cnt_reg[17]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   330.465    UsrClkOut_O/n_0_CLK_cnt_reg[20]_i_3
    SLICE_X85Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181   330.646 r  UsrClkOut_O/CLK_cnt_reg[21]_i_3_CARRY4/O[0]
                         net (fo=1, routed)           0.000   330.646    UsrClkOut_O/n_0_CLK_cnt_reg[20]_i_1
    SLICE_X85Y69         FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)   333.333   333.333 r  
    D18                                               0.000   333.333 r  EXTCLK50M
                         net (fo=0)                   0.000   333.333    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   334.732 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   335.735    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   329.370 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   330.228    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073   330.301 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.373   331.675    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.077   331.752 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.260   333.011    ClockManager_0/I
    SLICE_X52Y95         FDCE (Prop_fdce_C_Q)         0.304   333.315 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.964   334.280    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   334.357 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          1.341   335.697    UsrClkOut_O/AD9220_CLK
    SLICE_X85Y69                                                      r  UsrClkOut_O/CLK_cnt_reg[20]/C
                         clock pessimism              0.302   336.000    
                         clock uncertainty           -0.171   335.828    
    SLICE_X85Y69         FDCE (Setup_fdce_C_D)        0.059   335.887    UsrClkOut_O/CLK_cnt_reg[20]
  -------------------------------------------------------------------
                         required time                        335.887    
                         arrival time                        -330.646    
  -------------------------------------------------------------------
                         slack                                  5.241    

Slack (MET) :             5.256ns  (required time - arrival time)
  Source:                 UsrClkOut_O/out_sw_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UsrClkOut_O/CLK_cnt_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (CLK_3M rise@333.333ns - CLK_25M rise@320.000ns)
  Data Path Delay:        10.388ns  (logic 2.318ns (22.315%)  route 8.070ns (77.685%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.423ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.365ns = ( 335.699 - 333.333 ) 
    Source Clock Delay      (SCD):    0.245ns = ( 320.245 - 320.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)  320.000   320.000 r  
    D18                                               0.000   320.000 r  EXTCLK50M
                         net (fo=0)                   0.000   320.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465   321.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065   322.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240   316.290 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903   317.193    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077   317.270 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.441   318.711    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.081   318.792 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        1.453   320.245    UsrClkOut_O/SCK_DAC_OBUF
    SLICE_X87Y70                                                      r  UsrClkOut_O/out_sw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y70         FDCE (Prop_fdce_C_Q)         0.348   320.593 r  UsrClkOut_O/out_sw_reg[6]/Q
                         net (fo=4, routed)           1.546   322.139    UsrClkOut_O/out_sw[6]
    SLICE_X87Y69         LUT5 (Prop_lut5_I2_O)        0.240   322.379 r  UsrClkOut_O/OUT_FPGA_OBUF[3]_inst_i_4/O
                         net (fo=20, routed)          1.185   323.564    UsrClkOut_O/n_0_OUT_FPGA_OBUF[3]_inst_i_4
    SLICE_X89Y67         LUT3 (Prop_lut3_I2_O)        0.105   323.669 r  UsrClkOut_O/CLK_usr_i_31/O
                         net (fo=5, routed)           1.906   325.574    UsrClkOut_O/n_0_CLK_usr_i_31
    SLICE_X88Y67         LUT6 (Prop_lut6_I0_O)        0.105   325.679 r  UsrClkOut_O/CLK_cnt[0]_i_14/O
                         net (fo=1, routed)           1.151   326.831    UsrClkOut_O/n_0_CLK_cnt[0]_i_14
    SLICE_X87Y67         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318   327.149 r  UsrClkOut_O/CLK_cnt_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000   327.149    UsrClkOut_O/n_0_CLK_cnt_reg[0]_i_4
    SLICE_X87Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   327.247 f  UsrClkOut_O/CLK_cnt_reg[0]_i_3/CO[3]
                         net (fo=25, routed)          2.281   329.528    UsrClkOut_O/load
    SLICE_X85Y64         LUT2 (Prop_lut2_I1_O)        0.105   329.633 r  UsrClkOut_O/CLK_cnt[0]_i_2/O
                         net (fo=1, routed)           0.000   329.633    UsrClkOut_O/n_0_CLK_cnt[0]_i_2
    SLICE_X85Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440   330.073 r  UsrClkOut_O/CLK_cnt_reg[1]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   330.073    UsrClkOut_O/n_0_CLK_cnt_reg[4]_i_3
    SLICE_X85Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   330.171 r  UsrClkOut_O/CLK_cnt_reg[5]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   330.171    UsrClkOut_O/n_0_CLK_cnt_reg[8]_i_3
    SLICE_X85Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   330.269 r  UsrClkOut_O/CLK_cnt_reg[9]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   330.269    UsrClkOut_O/n_0_CLK_cnt_reg[12]_i_3
    SLICE_X85Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   330.367 r  UsrClkOut_O/CLK_cnt_reg[13]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   330.367    UsrClkOut_O/n_0_CLK_cnt_reg[16]_i_3
    SLICE_X85Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265   330.632 r  UsrClkOut_O/CLK_cnt_reg[17]_i_3_CARRY4/O[1]
                         net (fo=1, routed)           0.000   330.632    UsrClkOut_O/n_0_CLK_cnt_reg[17]_i_1
    SLICE_X85Y68         FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)   333.333   333.333 r  
    D18                                               0.000   333.333 r  EXTCLK50M
                         net (fo=0)                   0.000   333.333    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   334.732 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   335.735    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   329.370 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   330.228    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073   330.301 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.373   331.675    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.077   331.752 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.260   333.011    ClockManager_0/I
    SLICE_X52Y95         FDCE (Prop_fdce_C_Q)         0.304   333.315 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.964   334.280    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   334.357 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          1.342   335.698    UsrClkOut_O/AD9220_CLK
    SLICE_X85Y68                                                      r  UsrClkOut_O/CLK_cnt_reg[17]/C
                         clock pessimism              0.302   336.001    
                         clock uncertainty           -0.171   335.829    
    SLICE_X85Y68         FDCE (Setup_fdce_C_D)        0.059   335.888    UsrClkOut_O/CLK_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                        335.888    
                         arrival time                        -330.632    
  -------------------------------------------------------------------
                         slack                                  5.256    

Slack (MET) :             5.262ns  (required time - arrival time)
  Source:                 UsrClkOut_O/out_sw_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UsrClkOut_O/CLK_cnt_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (CLK_3M rise@333.333ns - CLK_25M rise@320.000ns)
  Data Path Delay:        10.382ns  (logic 2.312ns (22.270%)  route 8.070ns (77.730%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.423ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.365ns = ( 335.699 - 333.333 ) 
    Source Clock Delay      (SCD):    0.245ns = ( 320.245 - 320.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)  320.000   320.000 r  
    D18                                               0.000   320.000 r  EXTCLK50M
                         net (fo=0)                   0.000   320.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465   321.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065   322.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240   316.290 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903   317.193    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077   317.270 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.441   318.711    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.081   318.792 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        1.453   320.245    UsrClkOut_O/SCK_DAC_OBUF
    SLICE_X87Y70                                                      r  UsrClkOut_O/out_sw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y70         FDCE (Prop_fdce_C_Q)         0.348   320.593 r  UsrClkOut_O/out_sw_reg[6]/Q
                         net (fo=4, routed)           1.546   322.139    UsrClkOut_O/out_sw[6]
    SLICE_X87Y69         LUT5 (Prop_lut5_I2_O)        0.240   322.379 r  UsrClkOut_O/OUT_FPGA_OBUF[3]_inst_i_4/O
                         net (fo=20, routed)          1.185   323.564    UsrClkOut_O/n_0_OUT_FPGA_OBUF[3]_inst_i_4
    SLICE_X89Y67         LUT3 (Prop_lut3_I2_O)        0.105   323.669 r  UsrClkOut_O/CLK_usr_i_31/O
                         net (fo=5, routed)           1.906   325.574    UsrClkOut_O/n_0_CLK_usr_i_31
    SLICE_X88Y67         LUT6 (Prop_lut6_I0_O)        0.105   325.679 r  UsrClkOut_O/CLK_cnt[0]_i_14/O
                         net (fo=1, routed)           1.151   326.831    UsrClkOut_O/n_0_CLK_cnt[0]_i_14
    SLICE_X87Y67         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318   327.149 r  UsrClkOut_O/CLK_cnt_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000   327.149    UsrClkOut_O/n_0_CLK_cnt_reg[0]_i_4
    SLICE_X87Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   327.247 f  UsrClkOut_O/CLK_cnt_reg[0]_i_3/CO[3]
                         net (fo=25, routed)          2.281   329.528    UsrClkOut_O/load
    SLICE_X85Y64         LUT2 (Prop_lut2_I1_O)        0.105   329.633 r  UsrClkOut_O/CLK_cnt[0]_i_2/O
                         net (fo=1, routed)           0.000   329.633    UsrClkOut_O/n_0_CLK_cnt[0]_i_2
    SLICE_X85Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440   330.073 r  UsrClkOut_O/CLK_cnt_reg[1]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   330.073    UsrClkOut_O/n_0_CLK_cnt_reg[4]_i_3
    SLICE_X85Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   330.171 r  UsrClkOut_O/CLK_cnt_reg[5]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   330.171    UsrClkOut_O/n_0_CLK_cnt_reg[8]_i_3
    SLICE_X85Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   330.269 r  UsrClkOut_O/CLK_cnt_reg[9]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   330.269    UsrClkOut_O/n_0_CLK_cnt_reg[12]_i_3
    SLICE_X85Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   330.367 r  UsrClkOut_O/CLK_cnt_reg[13]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   330.367    UsrClkOut_O/n_0_CLK_cnt_reg[16]_i_3
    SLICE_X85Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.259   330.626 r  UsrClkOut_O/CLK_cnt_reg[17]_i_3_CARRY4/O[3]
                         net (fo=1, routed)           0.000   330.626    UsrClkOut_O/n_0_CLK_cnt_reg[19]_i_1
    SLICE_X85Y68         FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)   333.333   333.333 r  
    D18                                               0.000   333.333 r  EXTCLK50M
                         net (fo=0)                   0.000   333.333    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   334.732 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   335.735    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   329.370 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   330.228    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073   330.301 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.373   331.675    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.077   331.752 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.260   333.011    ClockManager_0/I
    SLICE_X52Y95         FDCE (Prop_fdce_C_Q)         0.304   333.315 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.964   334.280    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   334.357 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          1.342   335.698    UsrClkOut_O/AD9220_CLK
    SLICE_X85Y68                                                      r  UsrClkOut_O/CLK_cnt_reg[19]/C
                         clock pessimism              0.302   336.001    
                         clock uncertainty           -0.171   335.829    
    SLICE_X85Y68         FDCE (Setup_fdce_C_D)        0.059   335.888    UsrClkOut_O/CLK_cnt_reg[19]
  -------------------------------------------------------------------
                         required time                        335.888    
                         arrival time                        -330.626    
  -------------------------------------------------------------------
                         slack                                  5.262    

Slack (MET) :             5.322ns  (required time - arrival time)
  Source:                 UsrClkOut_O/out_sw_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UsrClkOut_O/CLK_cnt_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (CLK_3M rise@333.333ns - CLK_25M rise@320.000ns)
  Data Path Delay:        10.322ns  (logic 2.252ns (21.818%)  route 8.070ns (78.182%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.423ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.365ns = ( 335.699 - 333.333 ) 
    Source Clock Delay      (SCD):    0.245ns = ( 320.245 - 320.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)  320.000   320.000 r  
    D18                                               0.000   320.000 r  EXTCLK50M
                         net (fo=0)                   0.000   320.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465   321.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065   322.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240   316.290 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903   317.193    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077   317.270 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.441   318.711    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.081   318.792 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        1.453   320.245    UsrClkOut_O/SCK_DAC_OBUF
    SLICE_X87Y70                                                      r  UsrClkOut_O/out_sw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y70         FDCE (Prop_fdce_C_Q)         0.348   320.593 r  UsrClkOut_O/out_sw_reg[6]/Q
                         net (fo=4, routed)           1.546   322.139    UsrClkOut_O/out_sw[6]
    SLICE_X87Y69         LUT5 (Prop_lut5_I2_O)        0.240   322.379 r  UsrClkOut_O/OUT_FPGA_OBUF[3]_inst_i_4/O
                         net (fo=20, routed)          1.185   323.564    UsrClkOut_O/n_0_OUT_FPGA_OBUF[3]_inst_i_4
    SLICE_X89Y67         LUT3 (Prop_lut3_I2_O)        0.105   323.669 r  UsrClkOut_O/CLK_usr_i_31/O
                         net (fo=5, routed)           1.906   325.574    UsrClkOut_O/n_0_CLK_usr_i_31
    SLICE_X88Y67         LUT6 (Prop_lut6_I0_O)        0.105   325.679 r  UsrClkOut_O/CLK_cnt[0]_i_14/O
                         net (fo=1, routed)           1.151   326.831    UsrClkOut_O/n_0_CLK_cnt[0]_i_14
    SLICE_X87Y67         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318   327.149 r  UsrClkOut_O/CLK_cnt_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000   327.149    UsrClkOut_O/n_0_CLK_cnt_reg[0]_i_4
    SLICE_X87Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   327.247 f  UsrClkOut_O/CLK_cnt_reg[0]_i_3/CO[3]
                         net (fo=25, routed)          2.281   329.528    UsrClkOut_O/load
    SLICE_X85Y64         LUT2 (Prop_lut2_I1_O)        0.105   329.633 r  UsrClkOut_O/CLK_cnt[0]_i_2/O
                         net (fo=1, routed)           0.000   329.633    UsrClkOut_O/n_0_CLK_cnt[0]_i_2
    SLICE_X85Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440   330.073 r  UsrClkOut_O/CLK_cnt_reg[1]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   330.073    UsrClkOut_O/n_0_CLK_cnt_reg[4]_i_3
    SLICE_X85Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   330.171 r  UsrClkOut_O/CLK_cnt_reg[5]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   330.171    UsrClkOut_O/n_0_CLK_cnt_reg[8]_i_3
    SLICE_X85Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   330.269 r  UsrClkOut_O/CLK_cnt_reg[9]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   330.269    UsrClkOut_O/n_0_CLK_cnt_reg[12]_i_3
    SLICE_X85Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   330.367 r  UsrClkOut_O/CLK_cnt_reg[13]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   330.367    UsrClkOut_O/n_0_CLK_cnt_reg[16]_i_3
    SLICE_X85Y68         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199   330.566 r  UsrClkOut_O/CLK_cnt_reg[17]_i_3_CARRY4/O[2]
                         net (fo=1, routed)           0.000   330.566    UsrClkOut_O/n_0_CLK_cnt_reg[18]_i_1
    SLICE_X85Y68         FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)   333.333   333.333 r  
    D18                                               0.000   333.333 r  EXTCLK50M
                         net (fo=0)                   0.000   333.333    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   334.732 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   335.735    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   329.370 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   330.228    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073   330.301 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.373   331.675    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.077   331.752 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.260   333.011    ClockManager_0/I
    SLICE_X52Y95         FDCE (Prop_fdce_C_Q)         0.304   333.315 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.964   334.280    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   334.357 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          1.342   335.698    UsrClkOut_O/AD9220_CLK
    SLICE_X85Y68                                                      r  UsrClkOut_O/CLK_cnt_reg[18]/C
                         clock pessimism              0.302   336.001    
                         clock uncertainty           -0.171   335.829    
    SLICE_X85Y68         FDCE (Setup_fdce_C_D)        0.059   335.888    UsrClkOut_O/CLK_cnt_reg[18]
  -------------------------------------------------------------------
                         required time                        335.888    
                         arrival time                        -330.566    
  -------------------------------------------------------------------
                         slack                                  5.322    

Slack (MET) :             5.340ns  (required time - arrival time)
  Source:                 UsrClkOut_O/out_sw_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UsrClkOut_O/CLK_cnt_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (CLK_3M rise@333.333ns - CLK_25M rise@320.000ns)
  Data Path Delay:        10.304ns  (logic 2.234ns (21.682%)  route 8.070ns (78.318%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.423ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.365ns = ( 335.699 - 333.333 ) 
    Source Clock Delay      (SCD):    0.245ns = ( 320.245 - 320.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)  320.000   320.000 r  
    D18                                               0.000   320.000 r  EXTCLK50M
                         net (fo=0)                   0.000   320.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465   321.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065   322.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240   316.290 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903   317.193    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077   317.270 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.441   318.711    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.081   318.792 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        1.453   320.245    UsrClkOut_O/SCK_DAC_OBUF
    SLICE_X87Y70                                                      r  UsrClkOut_O/out_sw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y70         FDCE (Prop_fdce_C_Q)         0.348   320.593 r  UsrClkOut_O/out_sw_reg[6]/Q
                         net (fo=4, routed)           1.546   322.139    UsrClkOut_O/out_sw[6]
    SLICE_X87Y69         LUT5 (Prop_lut5_I2_O)        0.240   322.379 r  UsrClkOut_O/OUT_FPGA_OBUF[3]_inst_i_4/O
                         net (fo=20, routed)          1.185   323.564    UsrClkOut_O/n_0_OUT_FPGA_OBUF[3]_inst_i_4
    SLICE_X89Y67         LUT3 (Prop_lut3_I2_O)        0.105   323.669 r  UsrClkOut_O/CLK_usr_i_31/O
                         net (fo=5, routed)           1.906   325.574    UsrClkOut_O/n_0_CLK_usr_i_31
    SLICE_X88Y67         LUT6 (Prop_lut6_I0_O)        0.105   325.679 r  UsrClkOut_O/CLK_cnt[0]_i_14/O
                         net (fo=1, routed)           1.151   326.831    UsrClkOut_O/n_0_CLK_cnt[0]_i_14
    SLICE_X87Y67         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318   327.149 r  UsrClkOut_O/CLK_cnt_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000   327.149    UsrClkOut_O/n_0_CLK_cnt_reg[0]_i_4
    SLICE_X87Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   327.247 f  UsrClkOut_O/CLK_cnt_reg[0]_i_3/CO[3]
                         net (fo=25, routed)          2.281   329.528    UsrClkOut_O/load
    SLICE_X85Y64         LUT2 (Prop_lut2_I1_O)        0.105   329.633 r  UsrClkOut_O/CLK_cnt[0]_i_2/O
                         net (fo=1, routed)           0.000   329.633    UsrClkOut_O/n_0_CLK_cnt[0]_i_2
    SLICE_X85Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440   330.073 r  UsrClkOut_O/CLK_cnt_reg[1]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   330.073    UsrClkOut_O/n_0_CLK_cnt_reg[4]_i_3
    SLICE_X85Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   330.171 r  UsrClkOut_O/CLK_cnt_reg[5]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   330.171    UsrClkOut_O/n_0_CLK_cnt_reg[8]_i_3
    SLICE_X85Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   330.269 r  UsrClkOut_O/CLK_cnt_reg[9]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   330.269    UsrClkOut_O/n_0_CLK_cnt_reg[12]_i_3
    SLICE_X85Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   330.367 r  UsrClkOut_O/CLK_cnt_reg[13]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   330.367    UsrClkOut_O/n_0_CLK_cnt_reg[16]_i_3
    SLICE_X85Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181   330.548 r  UsrClkOut_O/CLK_cnt_reg[17]_i_3_CARRY4/O[0]
                         net (fo=1, routed)           0.000   330.548    UsrClkOut_O/n_0_CLK_cnt_reg[16]_i_1
    SLICE_X85Y68         FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)   333.333   333.333 r  
    D18                                               0.000   333.333 r  EXTCLK50M
                         net (fo=0)                   0.000   333.333    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   334.732 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   335.735    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   329.370 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   330.228    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073   330.301 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.373   331.675    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.077   331.752 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.260   333.011    ClockManager_0/I
    SLICE_X52Y95         FDCE (Prop_fdce_C_Q)         0.304   333.315 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.964   334.280    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   334.357 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          1.342   335.698    UsrClkOut_O/AD9220_CLK
    SLICE_X85Y68                                                      r  UsrClkOut_O/CLK_cnt_reg[16]/C
                         clock pessimism              0.302   336.001    
                         clock uncertainty           -0.171   335.829    
    SLICE_X85Y68         FDCE (Setup_fdce_C_D)        0.059   335.888    UsrClkOut_O/CLK_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                        335.888    
                         arrival time                        -330.548    
  -------------------------------------------------------------------
                         slack                                  5.340    

Slack (MET) :             5.355ns  (required time - arrival time)
  Source:                 UsrClkOut_O/out_sw_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UsrClkOut_O/CLK_cnt_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (CLK_3M rise@333.333ns - CLK_25M rise@320.000ns)
  Data Path Delay:        10.290ns  (logic 2.220ns (21.575%)  route 8.070ns (78.425%))
  Logic Levels:           10  (CARRY4=6 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.424ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.366ns = ( 335.700 - 333.333 ) 
    Source Clock Delay      (SCD):    0.245ns = ( 320.245 - 320.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)  320.000   320.000 r  
    D18                                               0.000   320.000 r  EXTCLK50M
                         net (fo=0)                   0.000   320.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465   321.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065   322.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240   316.290 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903   317.193    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077   317.270 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.441   318.711    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.081   318.792 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        1.453   320.245    UsrClkOut_O/SCK_DAC_OBUF
    SLICE_X87Y70                                                      r  UsrClkOut_O/out_sw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y70         FDCE (Prop_fdce_C_Q)         0.348   320.593 r  UsrClkOut_O/out_sw_reg[6]/Q
                         net (fo=4, routed)           1.546   322.139    UsrClkOut_O/out_sw[6]
    SLICE_X87Y69         LUT5 (Prop_lut5_I2_O)        0.240   322.379 r  UsrClkOut_O/OUT_FPGA_OBUF[3]_inst_i_4/O
                         net (fo=20, routed)          1.185   323.564    UsrClkOut_O/n_0_OUT_FPGA_OBUF[3]_inst_i_4
    SLICE_X89Y67         LUT3 (Prop_lut3_I2_O)        0.105   323.669 r  UsrClkOut_O/CLK_usr_i_31/O
                         net (fo=5, routed)           1.906   325.574    UsrClkOut_O/n_0_CLK_usr_i_31
    SLICE_X88Y67         LUT6 (Prop_lut6_I0_O)        0.105   325.679 r  UsrClkOut_O/CLK_cnt[0]_i_14/O
                         net (fo=1, routed)           1.151   326.831    UsrClkOut_O/n_0_CLK_cnt[0]_i_14
    SLICE_X87Y67         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318   327.149 r  UsrClkOut_O/CLK_cnt_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000   327.149    UsrClkOut_O/n_0_CLK_cnt_reg[0]_i_4
    SLICE_X87Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   327.247 f  UsrClkOut_O/CLK_cnt_reg[0]_i_3/CO[3]
                         net (fo=25, routed)          2.281   329.528    UsrClkOut_O/load
    SLICE_X85Y64         LUT2 (Prop_lut2_I1_O)        0.105   329.633 r  UsrClkOut_O/CLK_cnt[0]_i_2/O
                         net (fo=1, routed)           0.000   329.633    UsrClkOut_O/n_0_CLK_cnt[0]_i_2
    SLICE_X85Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440   330.073 r  UsrClkOut_O/CLK_cnt_reg[1]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   330.073    UsrClkOut_O/n_0_CLK_cnt_reg[4]_i_3
    SLICE_X85Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   330.171 r  UsrClkOut_O/CLK_cnt_reg[5]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   330.171    UsrClkOut_O/n_0_CLK_cnt_reg[8]_i_3
    SLICE_X85Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   330.269 r  UsrClkOut_O/CLK_cnt_reg[9]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   330.269    UsrClkOut_O/n_0_CLK_cnt_reg[12]_i_3
    SLICE_X85Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265   330.534 r  UsrClkOut_O/CLK_cnt_reg[13]_i_3_CARRY4/O[1]
                         net (fo=1, routed)           0.000   330.534    UsrClkOut_O/n_0_CLK_cnt_reg[13]_i_1
    SLICE_X85Y67         FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)   333.333   333.333 r  
    D18                                               0.000   333.333 r  EXTCLK50M
                         net (fo=0)                   0.000   333.333    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   334.732 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   335.735    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   329.370 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   330.228    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073   330.301 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.373   331.675    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.077   331.752 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.260   333.011    ClockManager_0/I
    SLICE_X52Y95         FDCE (Prop_fdce_C_Q)         0.304   333.315 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.964   334.280    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   334.357 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          1.343   335.699    UsrClkOut_O/AD9220_CLK
    SLICE_X85Y67                                                      r  UsrClkOut_O/CLK_cnt_reg[13]/C
                         clock pessimism              0.302   336.002    
                         clock uncertainty           -0.171   335.830    
    SLICE_X85Y67         FDCE (Setup_fdce_C_D)        0.059   335.889    UsrClkOut_O/CLK_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                        335.889    
                         arrival time                        -330.534    
  -------------------------------------------------------------------
                         slack                                  5.355    

Slack (MET) :             5.361ns  (required time - arrival time)
  Source:                 UsrClkOut_O/out_sw_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UsrClkOut_O/CLK_cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (CLK_3M rise@333.333ns - CLK_25M rise@320.000ns)
  Data Path Delay:        10.284ns  (logic 2.214ns (21.530%)  route 8.070ns (78.470%))
  Logic Levels:           10  (CARRY4=6 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.424ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.366ns = ( 335.700 - 333.333 ) 
    Source Clock Delay      (SCD):    0.245ns = ( 320.245 - 320.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)  320.000   320.000 r  
    D18                                               0.000   320.000 r  EXTCLK50M
                         net (fo=0)                   0.000   320.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465   321.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065   322.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240   316.290 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903   317.193    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077   317.270 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.441   318.711    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.081   318.792 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        1.453   320.245    UsrClkOut_O/SCK_DAC_OBUF
    SLICE_X87Y70                                                      r  UsrClkOut_O/out_sw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y70         FDCE (Prop_fdce_C_Q)         0.348   320.593 r  UsrClkOut_O/out_sw_reg[6]/Q
                         net (fo=4, routed)           1.546   322.139    UsrClkOut_O/out_sw[6]
    SLICE_X87Y69         LUT5 (Prop_lut5_I2_O)        0.240   322.379 r  UsrClkOut_O/OUT_FPGA_OBUF[3]_inst_i_4/O
                         net (fo=20, routed)          1.185   323.564    UsrClkOut_O/n_0_OUT_FPGA_OBUF[3]_inst_i_4
    SLICE_X89Y67         LUT3 (Prop_lut3_I2_O)        0.105   323.669 r  UsrClkOut_O/CLK_usr_i_31/O
                         net (fo=5, routed)           1.906   325.574    UsrClkOut_O/n_0_CLK_usr_i_31
    SLICE_X88Y67         LUT6 (Prop_lut6_I0_O)        0.105   325.679 r  UsrClkOut_O/CLK_cnt[0]_i_14/O
                         net (fo=1, routed)           1.151   326.831    UsrClkOut_O/n_0_CLK_cnt[0]_i_14
    SLICE_X87Y67         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318   327.149 r  UsrClkOut_O/CLK_cnt_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000   327.149    UsrClkOut_O/n_0_CLK_cnt_reg[0]_i_4
    SLICE_X87Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   327.247 f  UsrClkOut_O/CLK_cnt_reg[0]_i_3/CO[3]
                         net (fo=25, routed)          2.281   329.528    UsrClkOut_O/load
    SLICE_X85Y64         LUT2 (Prop_lut2_I1_O)        0.105   329.633 r  UsrClkOut_O/CLK_cnt[0]_i_2/O
                         net (fo=1, routed)           0.000   329.633    UsrClkOut_O/n_0_CLK_cnt[0]_i_2
    SLICE_X85Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440   330.073 r  UsrClkOut_O/CLK_cnt_reg[1]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   330.073    UsrClkOut_O/n_0_CLK_cnt_reg[4]_i_3
    SLICE_X85Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   330.171 r  UsrClkOut_O/CLK_cnt_reg[5]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   330.171    UsrClkOut_O/n_0_CLK_cnt_reg[8]_i_3
    SLICE_X85Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   330.269 r  UsrClkOut_O/CLK_cnt_reg[9]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   330.269    UsrClkOut_O/n_0_CLK_cnt_reg[12]_i_3
    SLICE_X85Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.259   330.528 r  UsrClkOut_O/CLK_cnt_reg[13]_i_3_CARRY4/O[3]
                         net (fo=1, routed)           0.000   330.528    UsrClkOut_O/n_0_CLK_cnt_reg[15]_i_1
    SLICE_X85Y67         FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)   333.333   333.333 r  
    D18                                               0.000   333.333 r  EXTCLK50M
                         net (fo=0)                   0.000   333.333    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   334.732 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   335.735    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   329.370 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   330.228    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073   330.301 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.373   331.675    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.077   331.752 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.260   333.011    ClockManager_0/I
    SLICE_X52Y95         FDCE (Prop_fdce_C_Q)         0.304   333.315 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.964   334.280    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   334.357 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          1.343   335.699    UsrClkOut_O/AD9220_CLK
    SLICE_X85Y67                                                      r  UsrClkOut_O/CLK_cnt_reg[15]/C
                         clock pessimism              0.302   336.002    
                         clock uncertainty           -0.171   335.830    
    SLICE_X85Y67         FDCE (Setup_fdce_C_D)        0.059   335.889    UsrClkOut_O/CLK_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                        335.889    
                         arrival time                        -330.528    
  -------------------------------------------------------------------
                         slack                                  5.361    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 UsrClkOut_O/out_sw_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UsrClkOut_O/CLK_usr_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_3M rise@0.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        2.284ns  (logic 0.461ns (20.182%)  route 1.823ns (79.818%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT6=1)
  Clock Path Skew:        1.930ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.114ns
    Source Clock Delay      (SCD):    -0.288ns
    Clock Pessimism Removal (CPR):    -0.528ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        0.598    -0.288    UsrClkOut_O/SCK_DAC_OBUF
    SLICE_X87Y70                                                      r  UsrClkOut_O/out_sw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y70         FDCE (Prop_fdce_C_Q)         0.141    -0.147 r  UsrClkOut_O/out_sw_reg[1]/Q
                         net (fo=28, routed)          0.913     0.766    UsrClkOut_O/Q[1]
    SLICE_X86Y66         LUT6 (Prop_lut6_I2_O)        0.045     0.811 r  UsrClkOut_O/CLK_usr_i_29/O
                         net (fo=1, routed)           0.000     0.811    UsrClkOut_O/n_0_CLK_usr_i_29
    SLICE_X86Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     0.963 r  UsrClkOut_O/CLK_usr_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000     0.963    UsrClkOut_O/n_0_CLK_usr_reg_i_11
    SLICE_X86Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.002 r  UsrClkOut_O/CLK_usr_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.002    UsrClkOut_O/n_0_CLK_usr_reg_i_3
    SLICE_X86Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.041 f  UsrClkOut_O/CLK_usr_reg_i_2/CO[3]
                         net (fo=1, routed)           0.910     1.951    UsrClkOut_O/ltOp
    SLICE_X89Y67         LUT1 (Prop_lut1_I0_O)        0.045     1.996 r  UsrClkOut_O/CLK_usr_i_1/O
                         net (fo=1, routed)           0.000     1.996    UsrClkOut_O/n_0_CLK_usr_i_1
    SLICE_X89Y67         FDCE                                         r  UsrClkOut_O/CLK_usr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.834    -0.532    ClockManager_0/I
    SLICE_X52Y95         FDCE (Prop_fdce_C_Q)         0.175    -0.357 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.573     0.216    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.245 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          0.869     1.114    UsrClkOut_O/AD9220_CLK
    SLICE_X89Y67                                                      r  UsrClkOut_O/CLK_usr_reg/C
                         clock pessimism              0.528     1.642    
                         clock uncertainty            0.171     1.813    
    SLICE_X89Y67         FDCE (Hold_fdce_C_D)         0.091     1.904    UsrClkOut_O/CLK_usr_reg
  -------------------------------------------------------------------
                         required time                         -1.904    
                         arrival time                           1.996    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 UsrClkOut_O/out_sw_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UsrClkOut_O/CLK_cnt_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_3M rise@0.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        2.527ns  (logic 0.450ns (17.811%)  route 2.077ns (82.189%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        1.928ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.112ns
    Source Clock Delay      (SCD):    -0.288ns
    Clock Pessimism Removal (CPR):    -0.528ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        0.598    -0.288    UsrClkOut_O/SCK_DAC_OBUF
    SLICE_X87Y70                                                      r  UsrClkOut_O/out_sw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y70         FDCE (Prop_fdce_C_Q)         0.141    -0.147 r  UsrClkOut_O/out_sw_reg[0]/Q
                         net (fo=52, routed)          1.243     1.096    UsrClkOut_O/Q[0]
    SLICE_X87Y67         LUT6 (Prop_lut6_I1_O)        0.045     1.141 r  UsrClkOut_O/CLK_cnt[0]_i_18/O
                         net (fo=1, routed)           0.000     1.141    UsrClkOut_O/n_0_CLK_cnt[0]_i_18
    SLICE_X87Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.256 r  UsrClkOut_O/CLK_cnt_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.256    UsrClkOut_O/n_0_CLK_cnt_reg[0]_i_4
    SLICE_X87Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.295 f  UsrClkOut_O/CLK_cnt_reg[0]_i_3/CO[3]
                         net (fo=25, routed)          0.833     2.129    UsrClkOut_O/load
    SLICE_X85Y68         LUT2 (Prop_lut2_I1_O)        0.045     2.174 r  UsrClkOut_O/CLK_cnt[17]_i_2/O
                         net (fo=1, routed)           0.000     2.174    UsrClkOut_O/n_0_CLK_cnt[17]_i_2
    SLICE_X85Y68         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     2.239 r  UsrClkOut_O/CLK_cnt_reg[17]_i_3_CARRY4/O[1]
                         net (fo=1, routed)           0.000     2.239    UsrClkOut_O/n_0_CLK_cnt_reg[17]_i_1
    SLICE_X85Y68         FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.834    -0.532    ClockManager_0/I
    SLICE_X52Y95         FDCE (Prop_fdce_C_Q)         0.175    -0.357 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.573     0.216    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.245 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          0.867     1.112    UsrClkOut_O/AD9220_CLK
    SLICE_X85Y68                                                      r  UsrClkOut_O/CLK_cnt_reg[17]/C
                         clock pessimism              0.528     1.640    
                         clock uncertainty            0.171     1.811    
    SLICE_X85Y68         FDCE (Hold_fdce_C_D)         0.105     1.916    UsrClkOut_O/CLK_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.916    
                         arrival time                           2.239    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 UsrClkOut_O/out_sw_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UsrClkOut_O/CLK_cnt_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_3M rise@0.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        2.531ns  (logic 0.455ns (17.980%)  route 2.076ns (82.020%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        1.928ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.112ns
    Source Clock Delay      (SCD):    -0.288ns
    Clock Pessimism Removal (CPR):    -0.528ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        0.598    -0.288    UsrClkOut_O/SCK_DAC_OBUF
    SLICE_X87Y70                                                      r  UsrClkOut_O/out_sw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y70         FDCE (Prop_fdce_C_Q)         0.141    -0.147 r  UsrClkOut_O/out_sw_reg[0]/Q
                         net (fo=52, routed)          1.243     1.096    UsrClkOut_O/Q[0]
    SLICE_X87Y67         LUT6 (Prop_lut6_I1_O)        0.045     1.141 r  UsrClkOut_O/CLK_cnt[0]_i_18/O
                         net (fo=1, routed)           0.000     1.141    UsrClkOut_O/n_0_CLK_cnt[0]_i_18
    SLICE_X87Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.256 r  UsrClkOut_O/CLK_cnt_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.256    UsrClkOut_O/n_0_CLK_cnt_reg[0]_i_4
    SLICE_X87Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.295 f  UsrClkOut_O/CLK_cnt_reg[0]_i_3/CO[3]
                         net (fo=25, routed)          0.832     2.128    UsrClkOut_O/load
    SLICE_X85Y68         LUT2 (Prop_lut2_I1_O)        0.045     2.173 r  UsrClkOut_O/CLK_cnt[16]_i_2/O
                         net (fo=1, routed)           0.000     2.173    UsrClkOut_O/n_0_CLK_cnt[16]_i_2
    SLICE_X85Y68         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.243 r  UsrClkOut_O/CLK_cnt_reg[17]_i_3_CARRY4/O[0]
                         net (fo=1, routed)           0.000     2.243    UsrClkOut_O/n_0_CLK_cnt_reg[16]_i_1
    SLICE_X85Y68         FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.834    -0.532    ClockManager_0/I
    SLICE_X52Y95         FDCE (Prop_fdce_C_Q)         0.175    -0.357 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.573     0.216    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.245 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          0.867     1.112    UsrClkOut_O/AD9220_CLK
    SLICE_X85Y68                                                      r  UsrClkOut_O/CLK_cnt_reg[16]/C
                         clock pessimism              0.528     1.640    
                         clock uncertainty            0.171     1.811    
    SLICE_X85Y68         FDCE (Hold_fdce_C_D)         0.105     1.916    UsrClkOut_O/CLK_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.916    
                         arrival time                           2.243    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 UsrClkOut_O/out_sw_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UsrClkOut_O/CLK_cnt_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_3M rise@0.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        2.542ns  (logic 0.451ns (17.743%)  route 2.091ns (82.257%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        1.929ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.113ns
    Source Clock Delay      (SCD):    -0.288ns
    Clock Pessimism Removal (CPR):    -0.528ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        0.598    -0.288    UsrClkOut_O/SCK_DAC_OBUF
    SLICE_X87Y70                                                      r  UsrClkOut_O/out_sw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y70         FDCE (Prop_fdce_C_Q)         0.141    -0.147 r  UsrClkOut_O/out_sw_reg[0]/Q
                         net (fo=52, routed)          1.243     1.096    UsrClkOut_O/Q[0]
    SLICE_X87Y67         LUT6 (Prop_lut6_I1_O)        0.045     1.141 r  UsrClkOut_O/CLK_cnt[0]_i_18/O
                         net (fo=1, routed)           0.000     1.141    UsrClkOut_O/n_0_CLK_cnt[0]_i_18
    SLICE_X87Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.256 r  UsrClkOut_O/CLK_cnt_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.256    UsrClkOut_O/n_0_CLK_cnt_reg[0]_i_4
    SLICE_X87Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.295 f  UsrClkOut_O/CLK_cnt_reg[0]_i_3/CO[3]
                         net (fo=25, routed)          0.848     2.143    UsrClkOut_O/load
    SLICE_X85Y67         LUT2 (Prop_lut2_I1_O)        0.045     2.188 r  UsrClkOut_O/CLK_cnt[14]_i_2/O
                         net (fo=1, routed)           0.000     2.188    UsrClkOut_O/n_0_CLK_cnt[14]_i_2
    SLICE_X85Y67         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     2.254 r  UsrClkOut_O/CLK_cnt_reg[13]_i_3_CARRY4/O[2]
                         net (fo=1, routed)           0.000     2.254    UsrClkOut_O/n_0_CLK_cnt_reg[14]_i_1
    SLICE_X85Y67         FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.834    -0.532    ClockManager_0/I
    SLICE_X52Y95         FDCE (Prop_fdce_C_Q)         0.175    -0.357 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.573     0.216    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.245 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          0.868     1.113    UsrClkOut_O/AD9220_CLK
    SLICE_X85Y67                                                      r  UsrClkOut_O/CLK_cnt_reg[14]/C
                         clock pessimism              0.528     1.641    
                         clock uncertainty            0.171     1.812    
    SLICE_X85Y67         FDCE (Hold_fdce_C_D)         0.105     1.917    UsrClkOut_O/CLK_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.917    
                         arrival time                           2.254    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 UsrClkOut_O/out_sw_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UsrClkOut_O/CLK_cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_3M rise@0.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        2.550ns  (logic 0.448ns (17.565%)  route 2.102ns (82.435%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        1.929ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.113ns
    Source Clock Delay      (SCD):    -0.288ns
    Clock Pessimism Removal (CPR):    -0.528ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        0.598    -0.288    UsrClkOut_O/SCK_DAC_OBUF
    SLICE_X87Y70                                                      r  UsrClkOut_O/out_sw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y70         FDCE (Prop_fdce_C_Q)         0.141    -0.147 r  UsrClkOut_O/out_sw_reg[0]/Q
                         net (fo=52, routed)          1.243     1.096    UsrClkOut_O/Q[0]
    SLICE_X87Y67         LUT6 (Prop_lut6_I1_O)        0.045     1.141 r  UsrClkOut_O/CLK_cnt[0]_i_18/O
                         net (fo=1, routed)           0.000     1.141    UsrClkOut_O/n_0_CLK_cnt[0]_i_18
    SLICE_X87Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.256 r  UsrClkOut_O/CLK_cnt_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.256    UsrClkOut_O/n_0_CLK_cnt_reg[0]_i_4
    SLICE_X87Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.295 f  UsrClkOut_O/CLK_cnt_reg[0]_i_3/CO[3]
                         net (fo=25, routed)          0.859     2.155    UsrClkOut_O/load
    SLICE_X85Y67         LUT2 (Prop_lut2_I1_O)        0.045     2.200 r  UsrClkOut_O/CLK_cnt[15]_i_2/O
                         net (fo=1, routed)           0.000     2.200    UsrClkOut_O/n_0_CLK_cnt[15]_i_2
    SLICE_X85Y67         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     2.263 r  UsrClkOut_O/CLK_cnt_reg[13]_i_3_CARRY4/O[3]
                         net (fo=1, routed)           0.000     2.263    UsrClkOut_O/n_0_CLK_cnt_reg[15]_i_1
    SLICE_X85Y67         FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.834    -0.532    ClockManager_0/I
    SLICE_X52Y95         FDCE (Prop_fdce_C_Q)         0.175    -0.357 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.573     0.216    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.245 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          0.868     1.113    UsrClkOut_O/AD9220_CLK
    SLICE_X85Y67                                                      r  UsrClkOut_O/CLK_cnt_reg[15]/C
                         clock pessimism              0.528     1.641    
                         clock uncertainty            0.171     1.812    
    SLICE_X85Y67         FDCE (Hold_fdce_C_D)         0.105     1.917    UsrClkOut_O/CLK_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.917    
                         arrival time                           2.263    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.403ns  (arrival time - required time)
  Source:                 UsrClkOut_O/out_sw_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UsrClkOut_O/CLK_cnt_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_3M rise@0.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        2.607ns  (logic 0.531ns (20.372%)  route 2.076ns (79.628%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        1.928ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.112ns
    Source Clock Delay      (SCD):    -0.288ns
    Clock Pessimism Removal (CPR):    -0.528ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        0.598    -0.288    UsrClkOut_O/SCK_DAC_OBUF
    SLICE_X87Y70                                                      r  UsrClkOut_O/out_sw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y70         FDCE (Prop_fdce_C_Q)         0.141    -0.147 r  UsrClkOut_O/out_sw_reg[0]/Q
                         net (fo=52, routed)          1.243     1.096    UsrClkOut_O/Q[0]
    SLICE_X87Y67         LUT6 (Prop_lut6_I1_O)        0.045     1.141 r  UsrClkOut_O/CLK_cnt[0]_i_18/O
                         net (fo=1, routed)           0.000     1.141    UsrClkOut_O/n_0_CLK_cnt[0]_i_18
    SLICE_X87Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.256 r  UsrClkOut_O/CLK_cnt_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.256    UsrClkOut_O/n_0_CLK_cnt_reg[0]_i_4
    SLICE_X87Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.295 f  UsrClkOut_O/CLK_cnt_reg[0]_i_3/CO[3]
                         net (fo=25, routed)          0.832     2.128    UsrClkOut_O/load
    SLICE_X85Y68         LUT2 (Prop_lut2_I1_O)        0.045     2.173 r  UsrClkOut_O/CLK_cnt[16]_i_2/O
                         net (fo=1, routed)           0.000     2.173    UsrClkOut_O/n_0_CLK_cnt[16]_i_2
    SLICE_X85Y68         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.146     2.319 r  UsrClkOut_O/CLK_cnt_reg[17]_i_3_CARRY4/O[2]
                         net (fo=1, routed)           0.000     2.319    UsrClkOut_O/n_0_CLK_cnt_reg[18]_i_1
    SLICE_X85Y68         FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.834    -0.532    ClockManager_0/I
    SLICE_X52Y95         FDCE (Prop_fdce_C_Q)         0.175    -0.357 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.573     0.216    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.245 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          0.867     1.112    UsrClkOut_O/AD9220_CLK
    SLICE_X85Y68                                                      r  UsrClkOut_O/CLK_cnt_reg[18]/C
                         clock pessimism              0.528     1.640    
                         clock uncertainty            0.171     1.811    
    SLICE_X85Y68         FDCE (Hold_fdce_C_D)         0.105     1.916    UsrClkOut_O/CLK_cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.916    
                         arrival time                           2.319    
  -------------------------------------------------------------------
                         slack                                  0.403    

Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 UsrClkOut_O/out_sw_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UsrClkOut_O/CLK_cnt_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_3M rise@0.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        2.618ns  (logic 0.451ns (17.225%)  route 2.167ns (82.775%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        1.927ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.111ns
    Source Clock Delay      (SCD):    -0.288ns
    Clock Pessimism Removal (CPR):    -0.528ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        0.598    -0.288    UsrClkOut_O/SCK_DAC_OBUF
    SLICE_X87Y70                                                      r  UsrClkOut_O/out_sw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y70         FDCE (Prop_fdce_C_Q)         0.141    -0.147 r  UsrClkOut_O/out_sw_reg[0]/Q
                         net (fo=52, routed)          1.243     1.096    UsrClkOut_O/Q[0]
    SLICE_X87Y67         LUT6 (Prop_lut6_I1_O)        0.045     1.141 r  UsrClkOut_O/CLK_cnt[0]_i_18/O
                         net (fo=1, routed)           0.000     1.141    UsrClkOut_O/n_0_CLK_cnt[0]_i_18
    SLICE_X87Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.256 r  UsrClkOut_O/CLK_cnt_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.256    UsrClkOut_O/n_0_CLK_cnt_reg[0]_i_4
    SLICE_X87Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.295 f  UsrClkOut_O/CLK_cnt_reg[0]_i_3/CO[3]
                         net (fo=25, routed)          0.924     2.219    UsrClkOut_O/load
    SLICE_X85Y69         LUT2 (Prop_lut2_I1_O)        0.045     2.264 r  UsrClkOut_O/CLK_cnt[22]_i_2/O
                         net (fo=1, routed)           0.000     2.264    UsrClkOut_O/n_0_CLK_cnt[22]_i_2
    SLICE_X85Y69         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     2.330 r  UsrClkOut_O/CLK_cnt_reg[21]_i_3_CARRY4/O[2]
                         net (fo=1, routed)           0.000     2.330    UsrClkOut_O/n_0_CLK_cnt_reg[22]_i_1
    SLICE_X85Y69         FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.834    -0.532    ClockManager_0/I
    SLICE_X52Y95         FDCE (Prop_fdce_C_Q)         0.175    -0.357 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.573     0.216    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.245 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          0.866     1.111    UsrClkOut_O/AD9220_CLK
    SLICE_X85Y69                                                      r  UsrClkOut_O/CLK_cnt_reg[22]/C
                         clock pessimism              0.528     1.639    
                         clock uncertainty            0.171     1.810    
    SLICE_X85Y69         FDCE (Hold_fdce_C_D)         0.105     1.915    UsrClkOut_O/CLK_cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.915    
                         arrival time                           2.330    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 UsrClkOut_O/out_sw_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UsrClkOut_O/CLK_cnt_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_3M rise@0.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        2.618ns  (logic 0.448ns (17.110%)  route 2.170ns (82.890%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        1.927ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.111ns
    Source Clock Delay      (SCD):    -0.288ns
    Clock Pessimism Removal (CPR):    -0.528ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        0.598    -0.288    UsrClkOut_O/SCK_DAC_OBUF
    SLICE_X87Y70                                                      r  UsrClkOut_O/out_sw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y70         FDCE (Prop_fdce_C_Q)         0.141    -0.147 r  UsrClkOut_O/out_sw_reg[0]/Q
                         net (fo=52, routed)          1.243     1.096    UsrClkOut_O/Q[0]
    SLICE_X87Y67         LUT6 (Prop_lut6_I1_O)        0.045     1.141 r  UsrClkOut_O/CLK_cnt[0]_i_18/O
                         net (fo=1, routed)           0.000     1.141    UsrClkOut_O/n_0_CLK_cnt[0]_i_18
    SLICE_X87Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.256 r  UsrClkOut_O/CLK_cnt_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.256    UsrClkOut_O/n_0_CLK_cnt_reg[0]_i_4
    SLICE_X87Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.295 f  UsrClkOut_O/CLK_cnt_reg[0]_i_3/CO[3]
                         net (fo=25, routed)          0.927     2.222    UsrClkOut_O/load
    SLICE_X85Y69         LUT2 (Prop_lut2_I1_O)        0.045     2.267 r  UsrClkOut_O/CLK_cnt[23]_i_2/O
                         net (fo=1, routed)           0.000     2.267    UsrClkOut_O/n_0_CLK_cnt[23]_i_2
    SLICE_X85Y69         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     2.330 r  UsrClkOut_O/CLK_cnt_reg[21]_i_3_CARRY4/O[3]
                         net (fo=1, routed)           0.000     2.330    UsrClkOut_O/n_0_CLK_cnt_reg[23]_i_1
    SLICE_X85Y69         FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.834    -0.532    ClockManager_0/I
    SLICE_X52Y95         FDCE (Prop_fdce_C_Q)         0.175    -0.357 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.573     0.216    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.245 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          0.866     1.111    UsrClkOut_O/AD9220_CLK
    SLICE_X85Y69                                                      r  UsrClkOut_O/CLK_cnt_reg[23]/C
                         clock pessimism              0.528     1.639    
                         clock uncertainty            0.171     1.810    
    SLICE_X85Y69         FDCE (Hold_fdce_C_D)         0.105     1.915    UsrClkOut_O/CLK_cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.915    
                         arrival time                           2.330    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.423ns  (arrival time - required time)
  Source:                 UsrClkOut_O/out_sw_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UsrClkOut_O/CLK_cnt_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_3M rise@0.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        2.627ns  (logic 0.551ns (20.978%)  route 2.076ns (79.022%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        1.928ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.112ns
    Source Clock Delay      (SCD):    -0.288ns
    Clock Pessimism Removal (CPR):    -0.528ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        0.598    -0.288    UsrClkOut_O/SCK_DAC_OBUF
    SLICE_X87Y70                                                      r  UsrClkOut_O/out_sw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y70         FDCE (Prop_fdce_C_Q)         0.141    -0.147 r  UsrClkOut_O/out_sw_reg[0]/Q
                         net (fo=52, routed)          1.243     1.096    UsrClkOut_O/Q[0]
    SLICE_X87Y67         LUT6 (Prop_lut6_I1_O)        0.045     1.141 r  UsrClkOut_O/CLK_cnt[0]_i_18/O
                         net (fo=1, routed)           0.000     1.141    UsrClkOut_O/n_0_CLK_cnt[0]_i_18
    SLICE_X87Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.256 r  UsrClkOut_O/CLK_cnt_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.256    UsrClkOut_O/n_0_CLK_cnt_reg[0]_i_4
    SLICE_X87Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.295 f  UsrClkOut_O/CLK_cnt_reg[0]_i_3/CO[3]
                         net (fo=25, routed)          0.832     2.128    UsrClkOut_O/load
    SLICE_X85Y68         LUT2 (Prop_lut2_I1_O)        0.045     2.173 r  UsrClkOut_O/CLK_cnt[16]_i_2/O
                         net (fo=1, routed)           0.000     2.173    UsrClkOut_O/n_0_CLK_cnt[16]_i_2
    SLICE_X85Y68         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.166     2.339 r  UsrClkOut_O/CLK_cnt_reg[17]_i_3_CARRY4/O[3]
                         net (fo=1, routed)           0.000     2.339    UsrClkOut_O/n_0_CLK_cnt_reg[19]_i_1
    SLICE_X85Y68         FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.834    -0.532    ClockManager_0/I
    SLICE_X52Y95         FDCE (Prop_fdce_C_Q)         0.175    -0.357 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.573     0.216    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.245 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          0.867     1.112    UsrClkOut_O/AD9220_CLK
    SLICE_X85Y68                                                      r  UsrClkOut_O/CLK_cnt_reg[19]/C
                         clock pessimism              0.528     1.640    
                         clock uncertainty            0.171     1.811    
    SLICE_X85Y68         FDCE (Hold_fdce_C_D)         0.105     1.916    UsrClkOut_O/CLK_cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.916    
                         arrival time                           2.339    
  -------------------------------------------------------------------
                         slack                                  0.423    

Slack (MET) :             0.465ns  (arrival time - required time)
  Source:                 UsrClkOut_O/out_sw_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UsrClkOut_O/CLK_cnt_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_3M rise@0.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        2.668ns  (logic 0.592ns (22.193%)  route 2.076ns (77.807%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        1.927ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.111ns
    Source Clock Delay      (SCD):    -0.288ns
    Clock Pessimism Removal (CPR):    -0.528ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        0.598    -0.288    UsrClkOut_O/SCK_DAC_OBUF
    SLICE_X87Y70                                                      r  UsrClkOut_O/out_sw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y70         FDCE (Prop_fdce_C_Q)         0.141    -0.147 r  UsrClkOut_O/out_sw_reg[0]/Q
                         net (fo=52, routed)          1.243     1.096    UsrClkOut_O/Q[0]
    SLICE_X87Y67         LUT6 (Prop_lut6_I1_O)        0.045     1.141 r  UsrClkOut_O/CLK_cnt[0]_i_18/O
                         net (fo=1, routed)           0.000     1.141    UsrClkOut_O/n_0_CLK_cnt[0]_i_18
    SLICE_X87Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.256 r  UsrClkOut_O/CLK_cnt_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.256    UsrClkOut_O/n_0_CLK_cnt_reg[0]_i_4
    SLICE_X87Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.295 f  UsrClkOut_O/CLK_cnt_reg[0]_i_3/CO[3]
                         net (fo=25, routed)          0.832     2.128    UsrClkOut_O/load
    SLICE_X85Y68         LUT2 (Prop_lut2_I1_O)        0.045     2.173 r  UsrClkOut_O/CLK_cnt[16]_i_2/O
                         net (fo=1, routed)           0.000     2.173    UsrClkOut_O/n_0_CLK_cnt[16]_i_2
    SLICE_X85Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     2.325 r  UsrClkOut_O/CLK_cnt_reg[17]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.325    UsrClkOut_O/n_0_CLK_cnt_reg[20]_i_3
    SLICE_X85Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.055     2.380 r  UsrClkOut_O/CLK_cnt_reg[21]_i_3_CARRY4/O[0]
                         net (fo=1, routed)           0.000     2.380    UsrClkOut_O/n_0_CLK_cnt_reg[20]_i_1
    SLICE_X85Y69         FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.834    -0.532    ClockManager_0/I
    SLICE_X52Y95         FDCE (Prop_fdce_C_Q)         0.175    -0.357 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.573     0.216    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.245 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          0.866     1.111    UsrClkOut_O/AD9220_CLK
    SLICE_X85Y69                                                      r  UsrClkOut_O/CLK_cnt_reg[20]/C
                         clock pessimism              0.528     1.639    
                         clock uncertainty            0.171     1.810    
    SLICE_X85Y69         FDCE (Hold_fdce_C_D)         0.105     1.915    UsrClkOut_O/CLK_cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.915    
                         arrival time                           2.380    
  -------------------------------------------------------------------
                         slack                                  0.465    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_6M
  To Clock:  CLK_3M

Setup :            0  Failing Endpoints,  Worst Slack      160.322ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             160.322ns  (required time - arrival time)
  Source:                 ADC_0/ADC_Controller_0/CurrentState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            ClockManager_0/BUFG_AD9220_CLK_OUT/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.667ns  (CLK_3M rise@333.333ns - CLK_6M rise@166.667ns)
  Data Path Delay:        7.208ns  (logic 0.761ns (10.557%)  route 6.447ns (89.443%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        1.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.828ns = ( 334.161 - 333.333 ) 
    Source Clock Delay      (SCD):    0.161ns = ( 166.828 - 166.667 ) 
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Uncertainty:      0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)   166.667   166.667 r  
    D18                                               0.000   166.667 r  EXTCLK50M
                         net (fo=0)                   0.000   166.667    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465   168.131 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065   169.197    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240   162.957 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903   163.860    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077   163.937 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.441   165.377    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.081   165.458 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.369   166.828    ADC_0/ADC_Controller_0/CLK
    SLICE_X9Y141                                                      r  ADC_0/ADC_Controller_0/CurrentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y141         FDCE (Prop_fdce_C_Q)         0.379   167.207 r  ADC_0/ADC_Controller_0/CurrentState_reg[0]/Q
                         net (fo=15, routed)          2.714   169.920    ADC_0/ADC_Controller_0/CurrentState[0]
    SLICE_X6Y141         LUT3 (Prop_lut3_I1_O)        0.118   170.038 f  ADC_0/ADC_Controller_0/BUFG_AD9220_CLK_OUT_i_6/O
                         net (fo=3, routed)           2.105   172.144    ADC_0/ADC_Core_HG1/I5
    SLICE_X33Y128        LUT5 (Prop_lut5_I4_O)        0.264   172.408 r  ADC_0/ADC_Core_HG1/BUFG_AD9220_CLK_OUT_i_1/O
                         net (fo=2, routed)           1.628   174.036    ClockManager_0/ADC_BUSY
    BUFGCTRL_X0Y3        BUFGCTRL                                     r  ClockManager_0/BUFG_AD9220_CLK_OUT/CE0
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)   333.333   333.333 r  
    D18                                               0.000   333.333 r  EXTCLK50M
                         net (fo=0)                   0.000   333.333    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   334.732 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   335.735    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   329.370 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   330.228    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073   330.301 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.373   331.675    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.077   331.752 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.260   333.011    ClockManager_0/I
    SLICE_X52Y95         FDCE (Prop_fdce_C_Q)         0.304   333.315 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.845   334.161    ClockManager_0/Clk3M
    BUFGCTRL_X0Y3                                                     r  ClockManager_0/BUFG_AD9220_CLK_OUT/I0
                         clock pessimism              0.373   334.534    
                         clock uncertainty           -0.051   334.483    
    BUFGCTRL_X0Y3        BUFGCTRL (Setup_bufgctrl_I0_CE0)
                                                     -0.125   334.358    ClockManager_0/BUFG_AD9220_CLK_OUT
  -------------------------------------------------------------------
                         required time                        334.358    
                         arrival time                        -174.036    
  -------------------------------------------------------------------
                         slack                                160.322    

Slack (MET) :             163.547ns  (required time - arrival time)
  Source:                 ADC_0/ADC_Controller_0/CurrentState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            TriggerManager_0/DelayedAdcBusy_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.667ns  (CLK_3M rise@333.333ns - CLK_6M rise@166.667ns)
  Data Path Delay:        5.580ns  (logic 0.761ns (13.638%)  route 4.819ns (86.362%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        2.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.269ns = ( 335.603 - 333.333 ) 
    Source Clock Delay      (SCD):    0.161ns = ( 166.828 - 166.667 ) 
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Uncertainty:      0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)   166.667   166.667 r  
    D18                                               0.000   166.667 r  EXTCLK50M
                         net (fo=0)                   0.000   166.667    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465   168.131 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065   169.197    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240   162.957 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903   163.860    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077   163.937 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.441   165.377    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.081   165.458 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.369   166.828    ADC_0/ADC_Controller_0/CLK
    SLICE_X9Y141                                                      r  ADC_0/ADC_Controller_0/CurrentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y141         FDCE (Prop_fdce_C_Q)         0.379   167.207 r  ADC_0/ADC_Controller_0/CurrentState_reg[0]/Q
                         net (fo=15, routed)          2.714   169.920    ADC_0/ADC_Controller_0/CurrentState[0]
    SLICE_X6Y141         LUT3 (Prop_lut3_I1_O)        0.118   170.038 f  ADC_0/ADC_Controller_0/BUFG_AD9220_CLK_OUT_i_6/O
                         net (fo=3, routed)           2.105   172.144    ADC_0/ADC_Core_HG1/I5
    SLICE_X33Y128        LUT5 (Prop_lut5_I4_O)        0.264   172.408 r  ADC_0/ADC_Core_HG1/BUFG_AD9220_CLK_OUT_i_1/O
                         net (fo=2, routed)           0.000   172.408    TriggerManager_0/BUSY
    SLICE_X33Y128        FDRE                                         r  TriggerManager_0/DelayedAdcBusy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)   333.333   333.333 r  
    D18                                               0.000   333.333 r  EXTCLK50M
                         net (fo=0)                   0.000   333.333    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   334.732 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   335.735    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   329.370 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   330.228    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073   330.301 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.373   331.675    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.077   331.752 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.260   333.011    ClockManager_0/I
    SLICE_X52Y95         FDCE (Prop_fdce_C_Q)         0.304   333.315 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.964   334.280    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   334.357 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          1.246   335.603    TriggerManager_0/AD9220_CLK
    SLICE_X33Y128                                                     r  TriggerManager_0/DelayedAdcBusy_reg/C
                         clock pessimism              0.373   335.976    
                         clock uncertainty           -0.051   335.925    
    SLICE_X33Y128        FDRE (Setup_fdre_C_D)        0.030   335.955    TriggerManager_0/DelayedAdcBusy_reg
  -------------------------------------------------------------------
                         required time                        335.955    
                         arrival time                        -172.408    
  -------------------------------------------------------------------
                         slack                                163.547    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 ADC_0/ADC_Core_HG1/FSM_sequential_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            TriggerManager_0/DelayedAdcBusy_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_3M rise@0.000ns - CLK_6M rise@0.000ns)
  Data Path Delay:        2.019ns  (logic 0.231ns (11.440%)  route 1.788ns (88.560%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        1.870ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.071ns
    Source Clock Delay      (SCD):    -0.319ns
    Clock Pessimism Removal (CPR):    -0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.567    -0.319    ADC_0/ADC_Core_HG1/CLK
    SLICE_X13Y139                                                     r  ADC_0/ADC_Core_HG1/FSM_sequential_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y139        FDCE (Prop_fdce_C_Q)         0.141    -0.178 r  ADC_0/ADC_Core_HG1/FSM_sequential_CurrentState_reg[1]/Q
                         net (fo=55, routed)          0.820     0.642    ADC_0/ADC_Core_HG1/CurrentState[1]
    SLICE_X15Y133        LUT3 (Prop_lut3_I0_O)        0.045     0.687 r  ADC_0/ADC_Core_HG1/BUFG_AD9220_CLK_OUT_i_2/O
                         net (fo=4, routed)           0.969     1.656    ADC_0/ADC_Core_HG1/n_0_BUFG_AD9220_CLK_OUT_i_2
    SLICE_X33Y128        LUT5 (Prop_lut5_I0_O)        0.045     1.701 r  ADC_0/ADC_Core_HG1/BUFG_AD9220_CLK_OUT_i_1/O
                         net (fo=2, routed)           0.000     1.701    TriggerManager_0/BUSY
    SLICE_X33Y128        FDRE                                         r  TriggerManager_0/DelayedAdcBusy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.834    -0.532    ClockManager_0/I
    SLICE_X52Y95         FDCE (Prop_fdce_C_Q)         0.175    -0.357 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.573     0.216    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.245 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          0.826     1.071    TriggerManager_0/AD9220_CLK
    SLICE_X33Y128                                                     r  TriggerManager_0/DelayedAdcBusy_reg/C
                         clock pessimism              0.480     1.551    
    SLICE_X33Y128        FDRE (Hold_fdre_C_D)         0.091     1.642    TriggerManager_0/DelayedAdcBusy_reg
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.701    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             1.715ns  (arrival time - required time)
  Source:                 ADC_0/ADC_Core_HG1/FSM_sequential_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            ClockManager_0/BUFG_AD9220_CLK_OUT/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_3M rise@0.000ns - CLK_6M rise@0.000ns)
  Data Path Delay:        2.821ns  (logic 0.231ns (8.190%)  route 2.590ns (91.811%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.946ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.147ns
    Source Clock Delay      (SCD):    -0.319ns
    Clock Pessimism Removal (CPR):    -0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.567    -0.319    ADC_0/ADC_Core_HG1/CLK
    SLICE_X13Y139                                                     r  ADC_0/ADC_Core_HG1/FSM_sequential_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y139        FDCE (Prop_fdce_C_Q)         0.141    -0.178 r  ADC_0/ADC_Core_HG1/FSM_sequential_CurrentState_reg[1]/Q
                         net (fo=55, routed)          0.820     0.642    ADC_0/ADC_Core_HG1/CurrentState[1]
    SLICE_X15Y133        LUT3 (Prop_lut3_I0_O)        0.045     0.687 r  ADC_0/ADC_Core_HG1/BUFG_AD9220_CLK_OUT_i_2/O
                         net (fo=4, routed)           0.969     1.656    ADC_0/ADC_Core_HG1/n_0_BUFG_AD9220_CLK_OUT_i_2
    SLICE_X33Y128        LUT5 (Prop_lut5_I0_O)        0.045     1.701 r  ADC_0/ADC_Core_HG1/BUFG_AD9220_CLK_OUT_i_1/O
                         net (fo=2, routed)           0.801     2.502    ClockManager_0/ADC_BUSY
    BUFGCTRL_X0Y3        BUFGCTRL                                     r  ClockManager_0/BUFG_AD9220_CLK_OUT/CE0
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.834    -0.532    ClockManager_0/I
    SLICE_X52Y95         FDCE (Prop_fdce_C_Q)         0.175    -0.357 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.504     0.147    ClockManager_0/Clk3M
    BUFGCTRL_X0Y3                                                     r  ClockManager_0/BUFG_AD9220_CLK_OUT/I0
                         clock pessimism              0.480     0.628    
    BUFGCTRL_X0Y3        BUFGCTRL (Hold_bufgctrl_I0_CE0)
                                                      0.159     0.787    ClockManager_0/BUFG_AD9220_CLK_OUT
  -------------------------------------------------------------------
                         required time                         -0.787    
                         arrival time                           2.502    
  -------------------------------------------------------------------
                         slack                                  1.715    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_250M_0
  To Clock:  CLK_125M

Setup :            0  Failing Endpoints,  Worst Slack        1.331ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.331ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[28].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[1]__0/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[28].MHTDC_Counter_Trailing/FineCounterDecoder_0/SynchStage0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (CLK_125M rise@8.000ns - CLK_250M_0 rise@4.000ns)
  Data Path Delay:        2.234ns  (logic 0.433ns (19.380%)  route 1.801ns (80.620%))
  Logic Levels:           0  
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.017ns = ( 6.983 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.569ns = ( 3.431 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     5.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     6.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240     0.290 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.714     2.004    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081     2.085 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.346     3.431    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[28].MHTDC_Counter_Trailing/FineCounterDecoder_0/CLK_0
    SLICE_X70Y128                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[28].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[1]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y128        FDRE (Prop_fdre_C_Q)         0.433     3.864 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[28].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[1]__0/Q
                         net (fo=2, routed)           1.801     5.665    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[28].MHTDC_Counter_Trailing/FineCounterDecoder_0/n_0_Stage0_reg[1]__0
    SLICE_X71Y124        FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[28].MHTDC_Counter_Trailing/FineCounterDecoder_0/SynchStage0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.633     5.670    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       1.236     6.983    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[28].MHTDC_Counter_Trailing/FineCounterDecoder_0/SCALER_CLK
    SLICE_X71Y124                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[28].MHTDC_Counter_Trailing/FineCounterDecoder_0/SynchStage0_reg[1]/C
                         clock pessimism              0.253     7.236    
                         clock uncertainty           -0.167     7.070    
    SLICE_X71Y124        FDRE (Setup_fdre_C_D)       -0.073     6.997    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[28].MHTDC_Counter_Trailing/FineCounterDecoder_0/SynchStage0_reg[1]
  -------------------------------------------------------------------
                         required time                          6.997    
                         arrival time                          -5.665    
  -------------------------------------------------------------------
                         slack                                  1.331    

Slack (MET) :             1.354ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[39].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[0]__0/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[39].MHTDC_Counter_Trailing/FineCounterDecoder_0/SynchStage0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (CLK_125M rise@8.000ns - CLK_250M_0 rise@4.000ns)
  Data Path Delay:        2.126ns  (logic 0.398ns (18.720%)  route 1.728ns (81.280%))
  Logic Levels:           0  
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.902ns = ( 7.098 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.454ns = ( 3.546 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     5.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     6.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240     0.290 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.714     2.004    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081     2.085 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.461     3.546    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[39].MHTDC_Counter_Trailing/FineCounterDecoder_0/CLK_0
    SLICE_X84Y88                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[39].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y88         FDRE (Prop_fdre_C_Q)         0.398     3.944 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[39].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[0]__0/Q
                         net (fo=2, routed)           1.728     5.672    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[39].MHTDC_Counter_Trailing/FineCounterDecoder_0/n_0_Stage0_reg[0]__0
    SLICE_X82Y90         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[39].MHTDC_Counter_Trailing/FineCounterDecoder_0/SynchStage0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.633     5.670    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       1.351     7.098    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[39].MHTDC_Counter_Trailing/FineCounterDecoder_0/SCALER_CLK
    SLICE_X82Y90                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[39].MHTDC_Counter_Trailing/FineCounterDecoder_0/SynchStage0_reg[0]/C
                         clock pessimism              0.253     7.351    
                         clock uncertainty           -0.167     7.184    
    SLICE_X82Y90         FDRE (Setup_fdre_C_D)       -0.159     7.025    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[39].MHTDC_Counter_Trailing/FineCounterDecoder_0/SynchStage0_reg[0]
  -------------------------------------------------------------------
                         required time                          7.025    
                         arrival time                          -5.672    
  -------------------------------------------------------------------
                         slack                                  1.354    

Slack (MET) :             1.370ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[6].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[0]__0/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[6].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (CLK_125M rise@8.000ns - CLK_250M_0 rise@4.000ns)
  Data Path Delay:        2.073ns  (logic 0.398ns (19.203%)  route 1.675ns (80.797%))
  Logic Levels:           0  
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.005ns = ( 6.995 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.560ns = ( 3.440 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     5.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     6.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240     0.290 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.714     2.004    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081     2.085 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.355     3.440    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[6].MHTDC_Counter_Leading/FineCounterDecoder_0/CLK_0
    SLICE_X56Y73                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[6].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y73         FDRE (Prop_fdre_C_Q)         0.398     3.838 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[6].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[0]__0/Q
                         net (fo=2, routed)           1.675     5.512    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[6].MHTDC_Counter_Leading/FineCounterDecoder_0/n_0_Stage0_reg[0]__0
    SLICE_X57Y73         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[6].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.633     5.670    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       1.248     6.995    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[6].MHTDC_Counter_Leading/FineCounterDecoder_0/SCALER_CLK
    SLICE_X57Y73                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[6].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage0_reg[0]/C
                         clock pessimism              0.253     7.248    
                         clock uncertainty           -0.167     7.081    
    SLICE_X57Y73         FDRE (Setup_fdre_C_D)       -0.199     6.882    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[6].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage0_reg[0]
  -------------------------------------------------------------------
                         required time                          6.882    
                         arrival time                          -5.512    
  -------------------------------------------------------------------
                         slack                                  1.370    

Slack (MET) :             1.498ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[24].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[0]__0/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[24].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (CLK_125M rise@8.000ns - CLK_250M_0 rise@4.000ns)
  Data Path Delay:        1.929ns  (logic 0.398ns (20.630%)  route 1.531ns (79.370%))
  Logic Levels:           0  
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.909ns = ( 7.091 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.454ns = ( 3.546 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     5.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     6.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240     0.290 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.714     2.004    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081     2.085 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.461     3.546    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[24].MHTDC_Counter_Leading/FineCounterDecoder_0/CLK_0
    SLICE_X84Y62                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[24].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y62         FDRE (Prop_fdre_C_Q)         0.398     3.944 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[24].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[0]__0/Q
                         net (fo=2, routed)           1.531     5.475    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[24].MHTDC_Counter_Leading/FineCounterDecoder_0/n_0_Stage0_reg[0]__0
    SLICE_X86Y70         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[24].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.633     5.670    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       1.344     7.091    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[24].MHTDC_Counter_Leading/FineCounterDecoder_0/SCALER_CLK
    SLICE_X86Y70                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[24].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage0_reg[0]/C
                         clock pessimism              0.253     7.344    
                         clock uncertainty           -0.167     7.177    
    SLICE_X86Y70         FDRE (Setup_fdre_C_D)       -0.205     6.972    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[24].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage0_reg[0]
  -------------------------------------------------------------------
                         required time                          6.972    
                         arrival time                          -5.475    
  -------------------------------------------------------------------
                         slack                                  1.498    

Slack (MET) :             1.547ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[46].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[0]__0/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[46].MHTDC_Counter_Trailing/FineCounterDecoder_0/SynchStage0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (CLK_125M rise@8.000ns - CLK_250M_0 rise@4.000ns)
  Data Path Delay:        2.072ns  (logic 0.433ns (20.901%)  route 1.639ns (79.099%))
  Logic Levels:           0  
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.899ns = ( 7.101 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.470ns = ( 3.530 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     5.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     6.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240     0.290 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.714     2.004    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081     2.085 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.445     3.530    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[46].MHTDC_Counter_Trailing/FineCounterDecoder_0/CLK_0
    SLICE_X88Y106                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[46].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y106        FDRE (Prop_fdre_C_Q)         0.433     3.963 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[46].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[0]__0/Q
                         net (fo=2, routed)           1.639     5.602    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[46].MHTDC_Counter_Trailing/FineCounterDecoder_0/n_0_Stage0_reg[0]__0
    SLICE_X89Y98         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[46].MHTDC_Counter_Trailing/FineCounterDecoder_0/SynchStage0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.633     5.670    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       1.354     7.101    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[46].MHTDC_Counter_Trailing/FineCounterDecoder_0/SCALER_CLK
    SLICE_X89Y98                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[46].MHTDC_Counter_Trailing/FineCounterDecoder_0/SynchStage0_reg[0]/C
                         clock pessimism              0.253     7.354    
                         clock uncertainty           -0.167     7.187    
    SLICE_X89Y98         FDRE (Setup_fdre_C_D)       -0.039     7.148    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[46].MHTDC_Counter_Trailing/FineCounterDecoder_0/SynchStage0_reg[0]
  -------------------------------------------------------------------
                         required time                          7.148    
                         arrival time                          -5.602    
  -------------------------------------------------------------------
                         slack                                  1.547    

Slack (MET) :             1.621ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[51].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[1]__0/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[51].MHTDC_Counter_Trailing/FineCounterDecoder_0/SynchStage0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (CLK_125M rise@8.000ns - CLK_250M_0 rise@4.000ns)
  Data Path Delay:        1.963ns  (logic 0.433ns (22.059%)  route 1.530ns (77.941%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.001ns = ( 6.999 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.545ns = ( 3.455 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     5.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     6.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240     0.290 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.714     2.004    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081     2.085 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.370     3.455    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[51].MHTDC_Counter_Trailing/FineCounterDecoder_0/CLK_0
    SLICE_X14Y108                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[51].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[1]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y108        FDRE (Prop_fdre_C_Q)         0.433     3.888 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[51].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[1]__0/Q
                         net (fo=2, routed)           1.530     5.418    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[51].MHTDC_Counter_Trailing/FineCounterDecoder_0/n_0_Stage0_reg[1]__0
    SLICE_X44Y106        FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[51].MHTDC_Counter_Trailing/FineCounterDecoder_0/SynchStage0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.633     5.670    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       1.252     6.999    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[51].MHTDC_Counter_Trailing/FineCounterDecoder_0/SCALER_CLK
    SLICE_X44Y106                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[51].MHTDC_Counter_Trailing/FineCounterDecoder_0/SynchStage0_reg[1]/C
                         clock pessimism              0.253     7.252    
                         clock uncertainty           -0.167     7.086    
    SLICE_X44Y106        FDRE (Setup_fdre_C_D)       -0.047     7.039    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[51].MHTDC_Counter_Trailing/FineCounterDecoder_0/SynchStage0_reg[1]
  -------------------------------------------------------------------
                         required time                          7.039    
                         arrival time                          -5.418    
  -------------------------------------------------------------------
                         slack                                  1.621    

Slack (MET) :             1.624ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[31].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[1]__0/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[31].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (CLK_125M rise@8.000ns - CLK_250M_0 rise@4.000ns)
  Data Path Delay:        1.958ns  (logic 0.433ns (22.109%)  route 1.525ns (77.891%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.847ns = ( 7.153 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.390ns = ( 3.610 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     5.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     6.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240     0.290 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.714     2.004    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081     2.085 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.525     3.610    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[31].MHTDC_Counter_Leading/FineCounterDecoder_0/CLK_0
    SLICE_X70Y48                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[31].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[1]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y48         FDRE (Prop_fdre_C_Q)         0.433     4.043 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[31].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[1]__0/Q
                         net (fo=2, routed)           1.525     5.568    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[31].MHTDC_Counter_Leading/FineCounterDecoder_0/n_0_Stage0_reg[1]__0
    SLICE_X69Y49         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[31].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.633     5.670    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       1.406     7.153    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[31].MHTDC_Counter_Leading/FineCounterDecoder_0/SCALER_CLK
    SLICE_X69Y49                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[31].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage0_reg[1]/C
                         clock pessimism              0.253     7.406    
                         clock uncertainty           -0.167     7.240    
    SLICE_X69Y49         FDRE (Setup_fdre_C_D)       -0.047     7.193    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[31].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage0_reg[1]
  -------------------------------------------------------------------
                         required time                          7.193    
                         arrival time                          -5.568    
  -------------------------------------------------------------------
                         slack                                  1.624    

Slack (MET) :             1.656ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[11].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[0]__0/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[11].MHTDC_Counter_Trailing/FineCounterDecoder_0/SynchStage0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (CLK_125M rise@8.000ns - CLK_250M_0 rise@4.000ns)
  Data Path Delay:        1.768ns  (logic 0.398ns (22.514%)  route 1.370ns (77.486%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.932ns = ( 7.068 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.479ns = ( 3.521 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     5.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     6.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240     0.290 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.714     2.004    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081     2.085 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.436     3.521    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[11].MHTDC_Counter_Trailing/FineCounterDecoder_0/CLK_0
    SLICE_X80Y109                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[11].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y109        FDRE (Prop_fdre_C_Q)         0.398     3.919 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[11].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[0]__0/Q
                         net (fo=2, routed)           1.370     5.289    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[11].MHTDC_Counter_Trailing/FineCounterDecoder_0/n_0_Stage0_reg[0]__0
    SLICE_X77Y109        FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[11].MHTDC_Counter_Trailing/FineCounterDecoder_0/SynchStage0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.633     5.670    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       1.321     7.068    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[11].MHTDC_Counter_Trailing/FineCounterDecoder_0/SCALER_CLK
    SLICE_X77Y109                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[11].MHTDC_Counter_Trailing/FineCounterDecoder_0/SynchStage0_reg[0]/C
                         clock pessimism              0.253     7.321    
                         clock uncertainty           -0.167     7.155    
    SLICE_X77Y109        FDRE (Setup_fdre_C_D)       -0.210     6.945    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[11].MHTDC_Counter_Trailing/FineCounterDecoder_0/SynchStage0_reg[0]
  -------------------------------------------------------------------
                         required time                          6.945    
                         arrival time                          -5.289    
  -------------------------------------------------------------------
                         slack                                  1.656    

Slack (MET) :             1.672ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[0].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[0].MHTDC_Counter_Trailing/FineCounterDecoder_0/SynchStage1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (CLK_125M rise@8.000ns - CLK_250M_0 rise@4.000ns)
  Data Path Delay:        1.898ns  (logic 0.379ns (19.967%)  route 1.519ns (80.033%))
  Logic Levels:           0  
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.025ns = ( 6.975 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.582ns = ( 3.418 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     5.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     6.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240     0.290 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.714     2.004    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081     2.085 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.333     3.418    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[0].MHTDC_Counter_Trailing/FineCounterDecoder_0/CLK_0
    SLICE_X55Y125                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[0].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y125        FDRE (Prop_fdre_C_Q)         0.379     3.797 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[0].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[2]/Q
                         net (fo=1, routed)           1.519     5.316    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[0].MHTDC_Counter_Trailing/FineCounterDecoder_0/n_0_Stage1_reg[2]
    SLICE_X55Y126        FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[0].MHTDC_Counter_Trailing/FineCounterDecoder_0/SynchStage1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.633     5.670    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       1.228     6.975    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[0].MHTDC_Counter_Trailing/FineCounterDecoder_0/SCALER_CLK
    SLICE_X55Y126                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[0].MHTDC_Counter_Trailing/FineCounterDecoder_0/SynchStage1_reg[2]/C
                         clock pessimism              0.253     7.228    
                         clock uncertainty           -0.167     7.062    
    SLICE_X55Y126        FDRE (Setup_fdre_C_D)       -0.074     6.988    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[0].MHTDC_Counter_Trailing/FineCounterDecoder_0/SynchStage1_reg[2]
  -------------------------------------------------------------------
                         required time                          6.988    
                         arrival time                          -5.316    
  -------------------------------------------------------------------
                         slack                                  1.672    

Slack (MET) :             1.678ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[29].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[0]__0/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[29].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (CLK_125M rise@8.000ns - CLK_250M_0 rise@4.000ns)
  Data Path Delay:        1.791ns  (logic 0.398ns (22.216%)  route 1.393ns (77.784%))
  Logic Levels:           0  
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.905ns = ( 7.095 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.454ns = ( 3.546 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     5.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     6.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240     0.290 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.714     2.004    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081     2.085 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.461     3.546    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[29].MHTDC_Counter_Leading/FineCounterDecoder_0/CLK_0
    SLICE_X84Y62                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[29].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y62         FDRE (Prop_fdre_C_Q)         0.398     3.944 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[29].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[0]__0/Q
                         net (fo=2, routed)           1.393     5.337    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[29].MHTDC_Counter_Leading/FineCounterDecoder_0/n_0_Stage0_reg[0]__0
    SLICE_X86Y65         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[29].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.633     5.670    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       1.348     7.095    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[29].MHTDC_Counter_Leading/FineCounterDecoder_0/SCALER_CLK
    SLICE_X86Y65                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[29].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage0_reg[0]/C
                         clock pessimism              0.253     7.348    
                         clock uncertainty           -0.167     7.181    
    SLICE_X86Y65         FDRE (Setup_fdre_C_D)       -0.166     7.015    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[29].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage0_reg[0]
  -------------------------------------------------------------------
                         required time                          7.015    
                         arrival time                          -5.337    
  -------------------------------------------------------------------
                         slack                                  1.678    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[24].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[24].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_250M_0 rise@0.000ns)
  Data Path Delay:        0.607ns  (logic 0.141ns (23.221%)  route 0.466ns (76.779%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.597    -0.514    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[24].MHTDC_Counter_Leading/FineCounterDecoder_0/CLK_0
    SLICE_X87Y72                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[24].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.373 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[24].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[2]/Q
                         net (fo=1, routed)           0.466     0.093    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[24].MHTDC_Counter_Leading/FineCounterDecoder_0/n_0_Stage1_reg[2]
    SLICE_X86Y72         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[24].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       0.866    -0.754    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[24].MHTDC_Counter_Leading/FineCounterDecoder_0/SCALER_CLK
    SLICE_X86Y72                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[24].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage1_reg[2]/C
                         clock pessimism              0.565    -0.189    
                         clock uncertainty            0.167    -0.022    
    SLICE_X86Y72         FDRE (Hold_fdre_C_D)         0.063     0.041    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[24].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.041    
                         arrival time                           0.093    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[48].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[48].MHTDC_Counter_Trailing/FineCounterDecoder_0/SynchStage1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_250M_0 rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.141ns (22.677%)  route 0.481ns (77.323%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.569    -0.542    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[48].MHTDC_Counter_Trailing/FineCounterDecoder_0/CLK_0
    SLICE_X35Y91                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[48].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[48].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[2]/Q
                         net (fo=1, routed)           0.481     0.080    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[48].MHTDC_Counter_Trailing/FineCounterDecoder_0/n_0_Stage1_reg[2]
    SLICE_X35Y92         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[48].MHTDC_Counter_Trailing/FineCounterDecoder_0/SynchStage1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       0.840    -0.780    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[48].MHTDC_Counter_Trailing/FineCounterDecoder_0/SCALER_CLK
    SLICE_X35Y92                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[48].MHTDC_Counter_Trailing/FineCounterDecoder_0/SynchStage1_reg[2]/C
                         clock pessimism              0.565    -0.215    
                         clock uncertainty            0.167    -0.048    
    SLICE_X35Y92         FDRE (Hold_fdre_C_D)         0.072     0.024    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[48].MHTDC_Counter_Trailing/FineCounterDecoder_0/SynchStage1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.024    
                         arrival time                           0.080    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[48].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[48].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_250M_0 rise@0.000ns)
  Data Path Delay:        0.612ns  (logic 0.141ns (23.050%)  route 0.471ns (76.950%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.569    -0.542    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[48].MHTDC_Counter_Leading/FineCounterDecoder_0/CLK_0
    SLICE_X36Y90                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[48].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[48].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[3]/Q
                         net (fo=1, routed)           0.471     0.069    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[48].MHTDC_Counter_Leading/FineCounterDecoder_0/n_0_Stage1_reg[3]
    SLICE_X35Y90         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[48].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       0.840    -0.780    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[48].MHTDC_Counter_Leading/FineCounterDecoder_0/SCALER_CLK
    SLICE_X35Y90                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[48].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage1_reg[3]/C
                         clock pessimism              0.565    -0.215    
                         clock uncertainty            0.167    -0.048    
    SLICE_X35Y90         FDRE (Hold_fdre_C_D)         0.061     0.013    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[48].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.013    
                         arrival time                           0.069    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[51].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[51].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_250M_0 rise@0.000ns)
  Data Path Delay:        0.620ns  (logic 0.141ns (22.739%)  route 0.479ns (77.261%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.784ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.567    -0.544    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[51].MHTDC_Counter_Leading/FineCounterDecoder_0/CLK_0
    SLICE_X35Y87                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[51].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[51].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[1]/Q
                         net (fo=1, routed)           0.479     0.076    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[51].MHTDC_Counter_Leading/FineCounterDecoder_0/n_0_Stage1_reg[1]
    SLICE_X35Y86         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[51].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       0.836    -0.784    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[51].MHTDC_Counter_Leading/FineCounterDecoder_0/SCALER_CLK
    SLICE_X35Y86                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[51].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage1_reg[1]/C
                         clock pessimism              0.565    -0.219    
                         clock uncertainty            0.167    -0.052    
    SLICE_X35Y86         FDRE (Hold_fdre_C_D)         0.071     0.019    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[51].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.019    
                         arrival time                           0.076    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[55].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[55].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_250M_0 rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.141ns (22.444%)  route 0.487ns (77.556%))
  Logic Levels:           0  
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.567    -0.544    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[55].MHTDC_Counter_Leading/FineCounterDecoder_0/CLK_0
    SLICE_X39Y91                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[55].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[55].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[3]/Q
                         net (fo=1, routed)           0.487     0.084    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[55].MHTDC_Counter_Leading/FineCounterDecoder_0/n_0_Stage1_reg[3]
    SLICE_X39Y90         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[55].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       0.839    -0.781    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[55].MHTDC_Counter_Leading/FineCounterDecoder_0/SCALER_CLK
    SLICE_X39Y90                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[55].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage1_reg[3]/C
                         clock pessimism              0.565    -0.216    
                         clock uncertainty            0.167    -0.049    
    SLICE_X39Y90         FDRE (Hold_fdre_C_D)         0.075     0.026    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[55].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.026    
                         arrival time                           0.084    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[16].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[16].MHTDC_Counter_Trailing/FineCounterDecoder_0/SynchStage1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_250M_0 rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.141ns (23.153%)  route 0.468ns (76.847%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.555    -0.556    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[16].MHTDC_Counter_Trailing/FineCounterDecoder_0/CLK_0
    SLICE_X44Y118                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[16].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y118        FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[16].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[0]/Q
                         net (fo=1, routed)           0.468     0.053    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[16].MHTDC_Counter_Trailing/FineCounterDecoder_0/n_0_Stage1_reg[0]
    SLICE_X45Y118        FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[16].MHTDC_Counter_Trailing/FineCounterDecoder_0/SynchStage1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       0.822    -0.797    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[16].MHTDC_Counter_Trailing/FineCounterDecoder_0/SCALER_CLK
    SLICE_X45Y118                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[16].MHTDC_Counter_Trailing/FineCounterDecoder_0/SynchStage1_reg[0]/C
                         clock pessimism              0.565    -0.232    
                         clock uncertainty            0.167    -0.066    
    SLICE_X45Y118        FDRE (Hold_fdre_C_D)         0.059    -0.007    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[16].MHTDC_Counter_Trailing/FineCounterDecoder_0/SynchStage1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.007    
                         arrival time                           0.053    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[53].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[53].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_250M_0 rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.141ns (22.978%)  route 0.473ns (77.022%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.569    -0.542    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[53].MHTDC_Counter_Leading/FineCounterDecoder_0/CLK_0
    SLICE_X36Y90                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[53].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[53].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[1]/Q
                         net (fo=1, routed)           0.473     0.071    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[53].MHTDC_Counter_Leading/FineCounterDecoder_0/n_0_Stage1_reg[1]
    SLICE_X40Y90         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[53].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       0.839    -0.781    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[53].MHTDC_Counter_Leading/FineCounterDecoder_0/SCALER_CLK
    SLICE_X40Y90                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[53].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage1_reg[1]/C
                         clock pessimism              0.565    -0.216    
                         clock uncertainty            0.167    -0.049    
    SLICE_X40Y90         FDRE (Hold_fdre_C_D)         0.061     0.012    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[53].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.012    
                         arrival time                           0.071    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[61].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[2]__0/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[61].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_250M_0 rise@0.000ns)
  Data Path Delay:        0.624ns  (logic 0.164ns (26.296%)  route 0.460ns (73.704%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.784ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.567    -0.544    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[61].MHTDC_Counter_Leading/FineCounterDecoder_0/CLK_0
    SLICE_X30Y84                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[61].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[2]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y84         FDRE (Prop_fdre_C_Q)         0.164    -0.380 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[61].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[2]__0/Q
                         net (fo=2, routed)           0.460     0.079    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[61].MHTDC_Counter_Leading/FineCounterDecoder_0/n_0_Stage0_reg[2]__0
    SLICE_X39Y87         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[61].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       0.836    -0.784    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[61].MHTDC_Counter_Leading/FineCounterDecoder_0/SCALER_CLK
    SLICE_X39Y87                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[61].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage0_reg[2]/C
                         clock pessimism              0.565    -0.219    
                         clock uncertainty            0.167    -0.052    
    SLICE_X39Y87         FDRE (Hold_fdre_C_D)         0.072     0.020    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[61].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage0_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.020    
                         arrival time                           0.079    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[21].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[21].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_250M_0 rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.164ns (26.748%)  route 0.449ns (73.252%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.563    -0.548    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[21].MHTDC_Counter_Leading/FineCounterDecoder_0/CLK_0
    SLICE_X54Y58                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[21].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y58         FDRE (Prop_fdre_C_Q)         0.164    -0.384 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[21].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[1]/Q
                         net (fo=1, routed)           0.449     0.065    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[21].MHTDC_Counter_Leading/FineCounterDecoder_0/n_0_Stage1_reg[1]
    SLICE_X55Y58         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[21].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       0.833    -0.787    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[21].MHTDC_Counter_Leading/FineCounterDecoder_0/SCALER_CLK
    SLICE_X55Y58                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[21].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage1_reg[1]/C
                         clock pessimism              0.565    -0.222    
                         clock uncertainty            0.167    -0.055    
    SLICE_X55Y58         FDRE (Hold_fdre_C_D)         0.059     0.004    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[21].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.004    
                         arrival time                           0.065    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[13].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[13].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_250M_0 rise@0.000ns)
  Data Path Delay:        0.625ns  (logic 0.164ns (26.226%)  route 0.461ns (73.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.689ns
    Source Clock Delay      (SCD):    -0.456ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.655    -0.456    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[13].MHTDC_Counter_Leading/FineCounterDecoder_0/CLK_0
    SLICE_X78Y44                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[13].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y44         FDRE (Prop_fdre_C_Q)         0.164    -0.292 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[13].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[1]/Q
                         net (fo=1, routed)           0.461     0.170    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[13].MHTDC_Counter_Leading/FineCounterDecoder_0/n_0_Stage1_reg[1]
    SLICE_X80Y45         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[13].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       0.931    -0.689    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[13].MHTDC_Counter_Leading/FineCounterDecoder_0/SCALER_CLK
    SLICE_X80Y45                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[13].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage1_reg[1]/C
                         clock pessimism              0.565    -0.124    
                         clock uncertainty            0.167     0.043    
    SLICE_X80Y45         FDRE (Hold_fdre_C_D)         0.063     0.106    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[13].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.106    
                         arrival time                           0.170    
  -------------------------------------------------------------------
                         slack                                  0.064    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_250M_180
  To Clock:  CLK_250M_0

Setup :            0  Failing Endpoints,  Worst Slack        0.533ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.636ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.533ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[27].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_180  {rise@2.000ns fall@4.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[27].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_180 rise@2.000ns)
  Data Path Delay:        1.048ns  (logic 0.379ns (36.170%)  route 0.669ns (63.830%))
  Logic Levels:           0  
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.019ns = ( 2.981 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.565ns = ( 1.435 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_180 rise edge)
                                                      2.000     2.000 r  
    D18                                               0.000     2.000 r  EXTCLK50M
                         net (fo=0)                   0.000     2.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     3.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     4.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.240    -1.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT3
                         net (fo=1, routed)           1.714     0.004    ClockManager_0/MMCM_0/n_8_MMCM_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.081     0.085 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_180/O
                         net (fo=129, routed)         1.350     1.435    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[27].MHTDC_Counter_Trailing/FineCounter_0/CLK_180
    SLICE_X63Y117                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[27].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y117        FDRE (Prop_fdre_C_Q)         0.379     1.814 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[27].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[2]/Q
                         net (fo=1, routed)           0.669     2.483    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[27].MHTDC_Counter_Trailing/FineCounter_0/Stage0[2]
    SLICE_X62Y123        SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[27].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     5.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     6.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     0.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     1.670    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.234     2.981    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[27].MHTDC_Counter_Trailing/FineCounter_0/CLK_0
    SLICE_X62Y123                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[27].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2/CLK
                         clock pessimism              0.253     3.234    
                         clock uncertainty           -0.164     3.070    
    SLICE_X62Y123        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.054     3.016    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[27].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2
  -------------------------------------------------------------------
                         required time                          3.016    
                         arrival time                          -2.483    
  -------------------------------------------------------------------
                         slack                                  0.533    

Slack (MET) :             0.557ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[44].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_180  {rise@2.000ns fall@4.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[44].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_180 rise@2.000ns)
  Data Path Delay:        1.029ns  (logic 0.379ns (36.825%)  route 0.650ns (63.175%))
  Logic Levels:           0  
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.901ns = ( 3.099 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.452ns = ( 1.548 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_180 rise edge)
                                                      2.000     2.000 r  
    D18                                               0.000     2.000 r  EXTCLK50M
                         net (fo=0)                   0.000     2.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     3.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     4.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.240    -1.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT3
                         net (fo=1, routed)           1.714     0.004    ClockManager_0/MMCM_0/n_8_MMCM_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.081     0.085 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_180/O
                         net (fo=129, routed)         1.463     1.548    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[44].MHTDC_Counter_Leading/FineCounter_0/CLK_180
    SLICE_X89Y89                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[44].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y89         FDRE (Prop_fdre_C_Q)         0.379     1.927 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[44].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/Q
                         net (fo=1, routed)           0.650     2.577    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[44].MHTDC_Counter_Leading/FineCounter_0/Stage0[2]
    SLICE_X88Y89         SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[44].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     5.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     6.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     0.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     1.670    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.352     3.099    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[44].MHTDC_Counter_Leading/FineCounter_0/CLK_0
    SLICE_X88Y89                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[44].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/CLK
                         clock pessimism              0.253     3.352    
                         clock uncertainty           -0.164     3.188    
    SLICE_X88Y89         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.054     3.134    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[44].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2
  -------------------------------------------------------------------
                         required time                          3.134    
                         arrival time                          -2.577    
  -------------------------------------------------------------------
                         slack                                  0.557    

Slack (MET) :             0.559ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[10].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_180  {rise@2.000ns fall@4.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[10].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_180 rise@2.000ns)
  Data Path Delay:        1.023ns  (logic 0.379ns (37.038%)  route 0.644ns (62.962%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.926ns = ( 3.074 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.473ns = ( 1.527 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_180 rise edge)
                                                      2.000     2.000 r  
    D18                                               0.000     2.000 r  EXTCLK50M
                         net (fo=0)                   0.000     2.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     3.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     4.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.240    -1.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT3
                         net (fo=1, routed)           1.714     0.004    ClockManager_0/MMCM_0/n_8_MMCM_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.081     0.085 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_180/O
                         net (fo=129, routed)         1.442     1.527    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[10].MHTDC_Counter_Trailing/FineCounter_0/CLK_180
    SLICE_X86Y112                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[10].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y112        FDRE (Prop_fdre_C_Q)         0.379     1.906 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[10].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[2]/Q
                         net (fo=1, routed)           0.644     2.550    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[10].MHTDC_Counter_Trailing/FineCounter_0/Stage0[2]
    SLICE_X88Y119        SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[10].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     5.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     6.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     0.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     1.670    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.327     3.074    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[10].MHTDC_Counter_Trailing/FineCounter_0/CLK_0
    SLICE_X88Y119                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[10].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2/CLK
                         clock pessimism              0.253     3.327    
                         clock uncertainty           -0.164     3.163    
    SLICE_X88Y119        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.054     3.109    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[10].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2
  -------------------------------------------------------------------
                         required time                          3.109    
                         arrival time                          -2.550    
  -------------------------------------------------------------------
                         slack                                  0.559    

Slack (MET) :             0.568ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[46].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_180  {rise@2.000ns fall@4.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[46].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_180 rise@2.000ns)
  Data Path Delay:        1.016ns  (logic 0.379ns (37.310%)  route 0.637ns (62.690%))
  Logic Levels:           0  
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.920ns = ( 3.080 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.469ns = ( 1.531 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_180 rise edge)
                                                      2.000     2.000 r  
    D18                                               0.000     2.000 r  EXTCLK50M
                         net (fo=0)                   0.000     2.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     3.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     4.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.240    -1.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT3
                         net (fo=1, routed)           1.714     0.004    ClockManager_0/MMCM_0/n_8_MMCM_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.081     0.085 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_180/O
                         net (fo=129, routed)         1.446     1.531    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[46].MHTDC_Counter_Trailing/FineCounter_0/CLK_180
    SLICE_X89Y104                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[46].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y104        FDRE (Prop_fdre_C_Q)         0.379     1.910 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[46].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[2]/Q
                         net (fo=1, routed)           0.637     2.547    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[46].MHTDC_Counter_Trailing/FineCounter_0/Stage0[2]
    SLICE_X88Y112        SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[46].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     5.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     6.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     0.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     1.670    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.333     3.080    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[46].MHTDC_Counter_Trailing/FineCounter_0/CLK_0
    SLICE_X88Y112                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[46].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2/CLK
                         clock pessimism              0.253     3.333    
                         clock uncertainty           -0.164     3.169    
    SLICE_X88Y112        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.054     3.115    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[46].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2
  -------------------------------------------------------------------
                         required time                          3.115    
                         arrival time                          -2.547    
  -------------------------------------------------------------------
                         slack                                  0.568    

Slack (MET) :             0.579ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[60].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_180  {rise@2.000ns fall@4.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[60].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_180 rise@2.000ns)
  Data Path Delay:        0.989ns  (logic 0.379ns (38.328%)  route 0.610ns (61.672%))
  Logic Levels:           0  
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.991ns = ( 3.009 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.523ns = ( 1.477 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_180 rise edge)
                                                      2.000     2.000 r  
    D18                                               0.000     2.000 r  EXTCLK50M
                         net (fo=0)                   0.000     2.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     3.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     4.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.240    -1.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT3
                         net (fo=1, routed)           1.714     0.004    ClockManager_0/MMCM_0/n_8_MMCM_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.081     0.085 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_180/O
                         net (fo=129, routed)         1.392     1.477    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[60].MHTDC_Counter_Trailing/FineCounter_0/CLK_180
    SLICE_X11Y99                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[60].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y99         FDRE (Prop_fdre_C_Q)         0.379     1.856 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[60].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[2]/Q
                         net (fo=1, routed)           0.610     2.465    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[60].MHTDC_Counter_Trailing/FineCounter_0/Stage0[2]
    SLICE_X10Y103        SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[60].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     5.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     6.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     0.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     1.670    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.262     3.009    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[60].MHTDC_Counter_Trailing/FineCounter_0/CLK_0
    SLICE_X10Y103                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[60].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2/CLK
                         clock pessimism              0.253     3.262    
                         clock uncertainty           -0.164     3.098    
    SLICE_X10Y103        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.054     3.044    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[60].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2
  -------------------------------------------------------------------
                         required time                          3.044    
                         arrival time                          -2.465    
  -------------------------------------------------------------------
                         slack                                  0.579    

Slack (MET) :             0.580ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[33].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_180  {rise@2.000ns fall@4.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[33].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_180 rise@2.000ns)
  Data Path Delay:        1.006ns  (logic 0.379ns (37.690%)  route 0.627ns (62.310%))
  Logic Levels:           0  
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.899ns = ( 3.101 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.449ns = ( 1.551 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_180 rise edge)
                                                      2.000     2.000 r  
    D18                                               0.000     2.000 r  EXTCLK50M
                         net (fo=0)                   0.000     2.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     3.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     4.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.240    -1.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT3
                         net (fo=1, routed)           1.714     0.004    ClockManager_0/MMCM_0/n_8_MMCM_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.081     0.085 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_180/O
                         net (fo=129, routed)         1.466     1.551    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[33].MHTDC_Counter_Trailing/FineCounter_0/CLK_180
    SLICE_X89Y94                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[33].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y94         FDRE (Prop_fdre_C_Q)         0.379     1.930 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[33].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[2]/Q
                         net (fo=1, routed)           0.627     2.556    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[33].MHTDC_Counter_Trailing/FineCounter_0/Stage0[2]
    SLICE_X88Y93         SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[33].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     5.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     6.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     0.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     1.670    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.354     3.101    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[33].MHTDC_Counter_Trailing/FineCounter_0/CLK_0
    SLICE_X88Y93                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[33].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2/CLK
                         clock pessimism              0.253     3.354    
                         clock uncertainty           -0.164     3.190    
    SLICE_X88Y93         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.054     3.136    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[33].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2
  -------------------------------------------------------------------
                         required time                          3.136    
                         arrival time                          -2.556    
  -------------------------------------------------------------------
                         slack                                  0.580    

Slack (MET) :             0.600ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[7].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_180  {rise@2.000ns fall@4.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[7].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_180 rise@2.000ns)
  Data Path Delay:        0.984ns  (logic 0.379ns (38.532%)  route 0.605ns (61.468%))
  Logic Levels:           0  
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.999ns = ( 3.001 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.547ns = ( 1.453 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_180 rise edge)
                                                      2.000     2.000 r  
    D18                                               0.000     2.000 r  EXTCLK50M
                         net (fo=0)                   0.000     2.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     3.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     4.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.240    -1.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT3
                         net (fo=1, routed)           1.714     0.004    ClockManager_0/MMCM_0/n_8_MMCM_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.081     0.085 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_180/O
                         net (fo=129, routed)         1.368     1.453    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[7].MHTDC_Counter_Leading/FineCounter_0/CLK_180
    SLICE_X51Y66                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[7].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y66         FDRE (Prop_fdre_C_Q)         0.379     1.832 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[7].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/Q
                         net (fo=1, routed)           0.605     2.436    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[7].MHTDC_Counter_Leading/FineCounter_0/Stage0[2]
    SLICE_X50Y70         SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[7].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     5.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     6.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     0.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     1.670    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.254     3.001    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[7].MHTDC_Counter_Leading/FineCounter_0/CLK_0
    SLICE_X50Y70                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[7].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/CLK
                         clock pessimism              0.253     3.254    
                         clock uncertainty           -0.164     3.090    
    SLICE_X50Y70         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.054     3.036    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[7].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2
  -------------------------------------------------------------------
                         required time                          3.036    
                         arrival time                          -2.436    
  -------------------------------------------------------------------
                         slack                                  0.600    

Slack (MET) :             0.616ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[43].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_180  {rise@2.000ns fall@4.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[43].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_180 rise@2.000ns)
  Data Path Delay:        0.952ns  (logic 0.379ns (39.824%)  route 0.573ns (60.175%))
  Logic Levels:           0  
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.917ns = ( 3.083 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.449ns = ( 1.551 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_180 rise edge)
                                                      2.000     2.000 r  
    D18                                               0.000     2.000 r  EXTCLK50M
                         net (fo=0)                   0.000     2.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     3.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     4.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.240    -1.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT3
                         net (fo=1, routed)           1.714     0.004    ClockManager_0/MMCM_0/n_8_MMCM_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.081     0.085 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_180/O
                         net (fo=129, routed)         1.466     1.551    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[43].MHTDC_Counter_Trailing/FineCounter_0/CLK_180
    SLICE_X87Y95                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[43].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y95         FDRE (Prop_fdre_C_Q)         0.379     1.930 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[43].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[2]/Q
                         net (fo=1, routed)           0.573     2.502    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[43].MHTDC_Counter_Trailing/FineCounter_0/Stage0[2]
    SLICE_X88Y100        SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[43].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     5.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     6.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     0.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     1.670    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.336     3.083    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[43].MHTDC_Counter_Trailing/FineCounter_0/CLK_0
    SLICE_X88Y100                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[43].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2/CLK
                         clock pessimism              0.253     3.336    
                         clock uncertainty           -0.164     3.172    
    SLICE_X88Y100        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.054     3.118    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[43].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2
  -------------------------------------------------------------------
                         required time                          3.118    
                         arrival time                          -2.502    
  -------------------------------------------------------------------
                         slack                                  0.616    

Slack (MET) :             0.624ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[54].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_180  {rise@2.000ns fall@4.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[54].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_180 rise@2.000ns)
  Data Path Delay:        0.963ns  (logic 0.433ns (44.985%)  route 0.530ns (55.015%))
  Logic Levels:           0  
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.991ns = ( 3.009 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.543ns = ( 1.457 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_180 rise edge)
                                                      2.000     2.000 r  
    D18                                               0.000     2.000 r  EXTCLK50M
                         net (fo=0)                   0.000     2.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     3.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     4.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.240    -1.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT3
                         net (fo=1, routed)           1.714     0.004    ClockManager_0/MMCM_0/n_8_MMCM_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.081     0.085 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_180/O
                         net (fo=129, routed)         1.372     1.457    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[54].MHTDC_Counter_Trailing/FineCounter_0/CLK_180
    SLICE_X10Y101                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[54].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y101        FDRE (Prop_fdre_C_Q)         0.433     1.890 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[54].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[2]/Q
                         net (fo=1, routed)           0.530     2.420    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[54].MHTDC_Counter_Trailing/FineCounter_0/Stage0[2]
    SLICE_X10Y105        SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[54].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     5.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     6.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     0.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     1.670    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.262     3.009    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[54].MHTDC_Counter_Trailing/FineCounter_0/CLK_0
    SLICE_X10Y105                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[54].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2/CLK
                         clock pessimism              0.253     3.262    
                         clock uncertainty           -0.164     3.098    
    SLICE_X10Y105        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.054     3.044    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[54].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2
  -------------------------------------------------------------------
                         required time                          3.044    
                         arrival time                          -2.420    
  -------------------------------------------------------------------
                         slack                                  0.624    

Slack (MET) :             0.632ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[6].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_180  {rise@2.000ns fall@4.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[6].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_180 rise@2.000ns)
  Data Path Delay:        0.955ns  (logic 0.433ns (45.329%)  route 0.522ns (54.671%))
  Logic Levels:           0  
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.005ns = ( 2.995 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.557ns = ( 1.443 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_180 rise edge)
                                                      2.000     2.000 r  
    D18                                               0.000     2.000 r  EXTCLK50M
                         net (fo=0)                   0.000     2.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     3.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     4.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.240    -1.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT3
                         net (fo=1, routed)           1.714     0.004    ClockManager_0/MMCM_0/n_8_MMCM_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.081     0.085 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_180/O
                         net (fo=129, routed)         1.358     1.443    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[6].MHTDC_Counter_Leading/FineCounter_0/CLK_180
    SLICE_X56Y71                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[6].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y71         FDRE (Prop_fdre_C_Q)         0.433     1.876 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[6].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/Q
                         net (fo=1, routed)           0.522     2.398    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[6].MHTDC_Counter_Leading/FineCounter_0/Stage0[2]
    SLICE_X54Y72         SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[6].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     5.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     6.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     0.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     1.670    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.248     2.995    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[6].MHTDC_Counter_Leading/FineCounter_0/CLK_0
    SLICE_X54Y72                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[6].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/CLK
                         clock pessimism              0.253     3.248    
                         clock uncertainty           -0.164     3.084    
    SLICE_X54Y72         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.054     3.030    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[6].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2
  -------------------------------------------------------------------
                         required time                          3.030    
                         arrival time                          -2.398    
  -------------------------------------------------------------------
                         slack                                  0.632    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.636ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[31].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_180  {rise@2.000ns fall@4.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[31].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.000ns  (CLK_250M_0 rise@0.000ns - CLK_250M_180 rise@2.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.401%)  route 0.100ns (41.599%))
  Logic Levels:           0  
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.709ns
    Source Clock Delay      (SCD):    -0.476ns = ( 1.524 - 2.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_180 rise edge)
                                                      2.000     2.000 r  
    D18                                               0.000     2.000 r  EXTCLK50M
                         net (fo=0)                   0.000     2.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     2.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     2.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.541     0.201 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT3
                         net (fo=1, routed)           0.663     0.863    ClockManager_0/MMCM_0/n_8_MMCM_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     0.889 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_180/O
                         net (fo=129, routed)         0.635     1.524    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[31].MHTDC_Counter_Leading/FineCounter_0/CLK_180
    SLICE_X69Y48                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[31].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y48         FDRE (Prop_fdre_C_Q)         0.141     1.665 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[31].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/Q
                         net (fo=1, routed)           0.100     1.766    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[31].MHTDC_Counter_Leading/FineCounter_0/Stage0[2]
    SLICE_X70Y48         SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[31].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.911    -0.709    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[31].MHTDC_Counter_Leading/FineCounter_0/CLK_0
    SLICE_X70Y48                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[31].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/CLK
                         clock pessimism              0.565    -0.144    
                         clock uncertainty            0.164     0.020    
    SLICE_X70Y48         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     0.129    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[31].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2
  -------------------------------------------------------------------
                         required time                         -0.129    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  1.636    

Slack (MET) :             1.639ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[8].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_180  {rise@2.000ns fall@4.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[8].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.000ns  (CLK_250M_0 rise@0.000ns - CLK_250M_180 rise@2.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.643%)  route 0.099ns (41.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.503ns = ( 1.497 - 2.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_180 rise edge)
                                                      2.000     2.000 r  
    D18                                               0.000     2.000 r  EXTCLK50M
                         net (fo=0)                   0.000     2.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     2.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     2.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.541     0.201 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT3
                         net (fo=1, routed)           0.663     0.863    ClockManager_0/MMCM_0/n_8_MMCM_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     0.889 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_180/O
                         net (fo=129, routed)         0.608     1.497    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[8].MHTDC_Counter_Leading/FineCounter_0/CLK_180
    SLICE_X87Y50                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[8].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y50         FDRE (Prop_fdre_C_Q)         0.141     1.638 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[8].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/Q
                         net (fo=1, routed)           0.099     1.737    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[8].MHTDC_Counter_Leading/FineCounter_0/Stage0[2]
    SLICE_X88Y50         SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[8].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.880    -0.740    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[8].MHTDC_Counter_Leading/FineCounter_0/CLK_0
    SLICE_X88Y50                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[8].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/CLK
                         clock pessimism              0.565    -0.175    
                         clock uncertainty            0.164    -0.011    
    SLICE_X88Y50         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     0.098    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[8].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2
  -------------------------------------------------------------------
                         required time                         -0.098    
                         arrival time                           1.737    
  -------------------------------------------------------------------
                         slack                                  1.639    

Slack (MET) :             1.639ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[34].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_180  {rise@2.000ns fall@4.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[34].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.000ns  (CLK_250M_0 rise@0.000ns - CLK_250M_180 rise@2.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.630%)  route 0.099ns (41.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.505ns = ( 1.495 - 2.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_180 rise edge)
                                                      2.000     2.000 r  
    D18                                               0.000     2.000 r  EXTCLK50M
                         net (fo=0)                   0.000     2.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     2.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     2.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.541     0.201 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT3
                         net (fo=1, routed)           0.663     0.863    ClockManager_0/MMCM_0/n_8_MMCM_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     0.889 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_180/O
                         net (fo=129, routed)         0.606     1.495    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[34].MHTDC_Counter_Trailing/FineCounter_0/CLK_180
    SLICE_X86Y91                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[34].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y91         FDRE (Prop_fdre_C_Q)         0.141     1.636 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[34].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[2]/Q
                         net (fo=1, routed)           0.099     1.735    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[34].MHTDC_Counter_Trailing/FineCounter_0/Stage0[2]
    SLICE_X88Y92         SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[34].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.878    -0.742    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[34].MHTDC_Counter_Trailing/FineCounter_0/CLK_0
    SLICE_X88Y92                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[34].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2/CLK
                         clock pessimism              0.565    -0.177    
                         clock uncertainty            0.164    -0.013    
    SLICE_X88Y92         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     0.096    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[34].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2
  -------------------------------------------------------------------
                         required time                         -0.096    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  1.639    

Slack (MET) :             1.639ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[55].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_180  {rise@2.000ns fall@4.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[55].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.000ns  (CLK_250M_0 rise@0.000ns - CLK_250M_180 rise@2.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.630%)  route 0.099ns (41.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.784ns
    Source Clock Delay      (SCD):    -0.547ns = ( 1.453 - 2.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_180 rise edge)
                                                      2.000     2.000 r  
    D18                                               0.000     2.000 r  EXTCLK50M
                         net (fo=0)                   0.000     2.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     2.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     2.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.541     0.201 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT3
                         net (fo=1, routed)           0.663     0.863    ClockManager_0/MMCM_0/n_8_MMCM_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     0.889 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_180/O
                         net (fo=129, routed)         0.564     1.453    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[55].MHTDC_Counter_Trailing/FineCounter_0/CLK_180
    SLICE_X32Y107                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[55].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y107        FDRE (Prop_fdre_C_Q)         0.141     1.594 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[55].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[2]/Q
                         net (fo=1, routed)           0.099     1.693    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[55].MHTDC_Counter_Trailing/FineCounter_0/Stage0[2]
    SLICE_X30Y106        SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[55].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.836    -0.784    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[55].MHTDC_Counter_Trailing/FineCounter_0/CLK_0
    SLICE_X30Y106                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[55].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2/CLK
                         clock pessimism              0.565    -0.219    
                         clock uncertainty            0.164    -0.055    
    SLICE_X30Y106        SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     0.054    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[55].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2
  -------------------------------------------------------------------
                         required time                         -0.054    
                         arrival time                           1.693    
  -------------------------------------------------------------------
                         slack                                  1.639    

Slack (MET) :             1.640ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[40].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_180  {rise@2.000ns fall@4.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[40].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.000ns  (CLK_250M_0 rise@0.000ns - CLK_250M_180 rise@2.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.401%)  route 0.100ns (41.599%))
  Logic Levels:           0  
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.504ns = ( 1.496 - 2.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_180 rise edge)
                                                      2.000     2.000 r  
    D18                                               0.000     2.000 r  EXTCLK50M
                         net (fo=0)                   0.000     2.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     2.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     2.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.541     0.201 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT3
                         net (fo=1, routed)           0.663     0.863    ClockManager_0/MMCM_0/n_8_MMCM_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     0.889 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_180/O
                         net (fo=129, routed)         0.607     1.496    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[40].MHTDC_Counter_Trailing/FineCounter_0/CLK_180
    SLICE_X87Y95                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[40].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y95         FDRE (Prop_fdre_C_Q)         0.141     1.637 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[40].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[2]/Q
                         net (fo=1, routed)           0.100     1.737    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[40].MHTDC_Counter_Trailing/FineCounter_0/Stage0[2]
    SLICE_X88Y95         SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[40].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.879    -0.741    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[40].MHTDC_Counter_Trailing/FineCounter_0/CLK_0
    SLICE_X88Y95                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[40].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2/CLK
                         clock pessimism              0.565    -0.176    
                         clock uncertainty            0.164    -0.012    
    SLICE_X88Y95         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     0.097    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[40].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2
  -------------------------------------------------------------------
                         required time                         -0.097    
                         arrival time                           1.737    
  -------------------------------------------------------------------
                         slack                                  1.640    

Slack (MET) :             1.640ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[62].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_180  {rise@2.000ns fall@4.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[62].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.000ns  (CLK_250M_0 rise@0.000ns - CLK_250M_180 rise@2.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.643%)  route 0.099ns (41.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.543ns = ( 1.457 - 2.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_180 rise edge)
                                                      2.000     2.000 r  
    D18                                               0.000     2.000 r  EXTCLK50M
                         net (fo=0)                   0.000     2.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     2.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     2.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.541     0.201 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT3
                         net (fo=1, routed)           0.663     0.863    ClockManager_0/MMCM_0/n_8_MMCM_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     0.889 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_180/O
                         net (fo=129, routed)         0.568     1.457    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[62].MHTDC_Counter_Trailing/FineCounter_0/CLK_180
    SLICE_X13Y107                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[62].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y107        FDRE (Prop_fdre_C_Q)         0.141     1.598 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[62].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[2]/Q
                         net (fo=1, routed)           0.099     1.697    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[62].MHTDC_Counter_Trailing/FineCounter_0/Stage0[2]
    SLICE_X14Y107        SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[62].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.838    -0.781    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[62].MHTDC_Counter_Trailing/FineCounter_0/CLK_0
    SLICE_X14Y107                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[62].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2/CLK
                         clock pessimism              0.565    -0.216    
                         clock uncertainty            0.164    -0.052    
    SLICE_X14Y107        SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     0.057    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[62].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2
  -------------------------------------------------------------------
                         required time                         -0.057    
                         arrival time                           1.697    
  -------------------------------------------------------------------
                         slack                                  1.640    

Slack (MET) :             1.642ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[47].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_180  {rise@2.000ns fall@4.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[47].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.000ns  (CLK_250M_0 rise@0.000ns - CLK_250M_180 rise@2.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.401%)  route 0.100ns (41.599%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.550ns = ( 1.450 - 2.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_180 rise edge)
                                                      2.000     2.000 r  
    D18                                               0.000     2.000 r  EXTCLK50M
                         net (fo=0)                   0.000     2.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     2.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     2.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.541     0.201 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT3
                         net (fo=1, routed)           0.663     0.863    ClockManager_0/MMCM_0/n_8_MMCM_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     0.889 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_180/O
                         net (fo=129, routed)         0.561     1.450    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[47].MHTDC_Counter_Leading/FineCounter_0/CLK_180
    SLICE_X69Y68                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[47].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y68         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[47].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/Q
                         net (fo=1, routed)           0.100     1.691    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[47].MHTDC_Counter_Leading/FineCounter_0/Stage0[2]
    SLICE_X70Y68         SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[47].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.831    -0.789    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[47].MHTDC_Counter_Leading/FineCounter_0/CLK_0
    SLICE_X70Y68                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[47].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/CLK
                         clock pessimism              0.565    -0.224    
                         clock uncertainty            0.164    -0.060    
    SLICE_X70Y68         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     0.049    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[47].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2
  -------------------------------------------------------------------
                         required time                         -0.049    
                         arrival time                           1.691    
  -------------------------------------------------------------------
                         slack                                  1.642    

Slack (MET) :             1.642ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[50].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_180  {rise@2.000ns fall@4.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[50].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.000ns  (CLK_250M_0 rise@0.000ns - CLK_250M_180 rise@2.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.643%)  route 0.099ns (41.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.547ns = ( 1.453 - 2.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_180 rise edge)
                                                      2.000     2.000 r  
    D18                                               0.000     2.000 r  EXTCLK50M
                         net (fo=0)                   0.000     2.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     2.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     2.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.541     0.201 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT3
                         net (fo=1, routed)           0.663     0.863    ClockManager_0/MMCM_0/n_8_MMCM_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     0.889 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_180/O
                         net (fo=129, routed)         0.564     1.453    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[50].MHTDC_Counter_Leading/FineCounter_0/CLK_180
    SLICE_X33Y81                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[50].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y81         FDRE (Prop_fdre_C_Q)         0.141     1.594 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[50].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/Q
                         net (fo=1, routed)           0.099     1.693    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[50].MHTDC_Counter_Leading/FineCounter_0/Stage0[2]
    SLICE_X30Y81         SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[50].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.833    -0.787    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[50].MHTDC_Counter_Leading/FineCounter_0/CLK_0
    SLICE_X30Y81                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[50].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/CLK
                         clock pessimism              0.565    -0.222    
                         clock uncertainty            0.164    -0.058    
    SLICE_X30Y81         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     0.051    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[50].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2
  -------------------------------------------------------------------
                         required time                         -0.051    
                         arrival time                           1.693    
  -------------------------------------------------------------------
                         slack                                  1.642    

Slack (MET) :             1.645ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[21].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_180  {rise@2.000ns fall@4.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[21].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.000ns  (CLK_250M_0 rise@0.000ns - CLK_250M_180 rise@2.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.580%)  route 0.104ns (42.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.548ns = ( 1.452 - 2.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_180 rise edge)
                                                      2.000     2.000 r  
    D18                                               0.000     2.000 r  EXTCLK50M
                         net (fo=0)                   0.000     2.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     2.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     2.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.541     0.201 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT3
                         net (fo=1, routed)           0.663     0.863    ClockManager_0/MMCM_0/n_8_MMCM_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     0.889 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_180/O
                         net (fo=129, routed)         0.563     1.452    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[21].MHTDC_Counter_Leading/FineCounter_0/CLK_180
    SLICE_X52Y59                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[21].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y59         FDRE (Prop_fdre_C_Q)         0.141     1.593 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[21].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/Q
                         net (fo=1, routed)           0.104     1.697    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[21].MHTDC_Counter_Leading/FineCounter_0/Stage0[2]
    SLICE_X54Y59         SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[21].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.833    -0.787    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[21].MHTDC_Counter_Leading/FineCounter_0/CLK_0
    SLICE_X54Y59                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[21].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/CLK
                         clock pessimism              0.565    -0.222    
                         clock uncertainty            0.164    -0.058    
    SLICE_X54Y59         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     0.051    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[21].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2
  -------------------------------------------------------------------
                         required time                         -0.051    
                         arrival time                           1.697    
  -------------------------------------------------------------------
                         slack                                  1.645    

Slack (MET) :             1.646ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[0].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_180  {rise@2.000ns fall@4.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[0].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.000ns  (CLK_250M_0 rise@0.000ns - CLK_250M_180 rise@2.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.816%)  route 0.103ns (42.184%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.556ns = ( 1.444 - 2.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_180 rise edge)
                                                      2.000     2.000 r  
    D18                                               0.000     2.000 r  EXTCLK50M
                         net (fo=0)                   0.000     2.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     2.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     2.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.541     0.201 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT3
                         net (fo=1, routed)           0.663     0.863    ClockManager_0/MMCM_0/n_8_MMCM_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     0.889 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_180/O
                         net (fo=129, routed)         0.555     1.444    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[0].MHTDC_Counter_Trailing/FineCounter_0/CLK_180
    SLICE_X44Y131                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[0].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y131        FDRE (Prop_fdre_C_Q)         0.141     1.585 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[0].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[2]/Q
                         net (fo=1, routed)           0.103     1.688    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[0].MHTDC_Counter_Trailing/FineCounter_0/Stage0[2]
    SLICE_X42Y131        SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[0].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.822    -0.797    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[0].MHTDC_Counter_Trailing/FineCounter_0/CLK_0
    SLICE_X42Y131                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[0].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2/CLK
                         clock pessimism              0.565    -0.232    
                         clock uncertainty            0.164    -0.068    
    SLICE_X42Y131        SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     0.041    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[0].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2
  -------------------------------------------------------------------
                         required time                         -0.041    
                         arrival time                           1.688    
  -------------------------------------------------------------------
                         slack                                  1.646    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_250M_270
  To Clock:  CLK_250M_0

Setup :            0  Failing Endpoints,  Worst Slack        0.586ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.066ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.586ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[19].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_270  {rise@3.000ns fall@5.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[19].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_250M_0 rise@8.000ns - CLK_250M_270 rise@3.000ns)
  Data Path Delay:        4.018ns  (logic 0.379ns (9.433%)  route 3.639ns (90.567%))
  Logic Levels:           0  
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.014ns = ( 2.986 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.568ns = ( 2.432 - 3.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_270 rise edge)
                                                      3.000     3.000 r  
    D18                                               0.000     3.000 r  EXTCLK50M
                         net (fo=0)                   0.000     3.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     4.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     5.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.240    -0.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT4
                         net (fo=1, routed)           1.714     1.004    ClockManager_0/MMCM_0/n_10_MMCM_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.081     1.085 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_270/O
                         net (fo=129, routed)         1.347     2.432    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[19].MHTDC_Counter_Trailing/FineCounter_0/CLK_270
    SLICE_X47Y120                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[19].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y120        FDRE (Prop_fdre_C_Q)         0.379     2.811 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[19].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/Q
                         net (fo=1, routed)           3.639     6.450    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[19].MHTDC_Counter_Trailing/FineCounter_0/Stage0[3]
    SLICE_X47Y119        FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[19].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     5.670    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.239     6.986    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[19].MHTDC_Counter_Trailing/FineCounter_0/CLK_0
    SLICE_X47Y119                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[19].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/C
                         clock pessimism              0.253     7.239    
                         clock uncertainty           -0.164     7.075    
    SLICE_X47Y119        FDRE (Setup_fdre_C_D)       -0.039     7.036    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[19].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]
  -------------------------------------------------------------------
                         required time                          7.036    
                         arrival time                          -6.450    
  -------------------------------------------------------------------
                         slack                                  0.586    

Slack (MET) :             0.666ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[52].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_270  {rise@3.000ns fall@5.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[52].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_250M_0 rise@8.000ns - CLK_250M_270 rise@3.000ns)
  Data Path Delay:        3.929ns  (logic 0.379ns (9.647%)  route 3.550ns (90.353%))
  Logic Levels:           0  
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.998ns = ( 3.002 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.551ns = ( 2.449 - 3.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_270 rise edge)
                                                      3.000     3.000 r  
    D18                                               0.000     3.000 r  EXTCLK50M
                         net (fo=0)                   0.000     3.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     4.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     5.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.240    -0.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT4
                         net (fo=1, routed)           1.714     1.004    ClockManager_0/MMCM_0/n_10_MMCM_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.081     1.085 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_270/O
                         net (fo=129, routed)         1.364     2.449    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[52].MHTDC_Counter_Trailing/FineCounter_0/CLK_270
    SLICE_X31Y108                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[52].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y108        FDRE (Prop_fdre_C_Q)         0.379     2.828 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[52].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/Q
                         net (fo=1, routed)           3.550     6.378    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[52].MHTDC_Counter_Trailing/FineCounter_0/Stage0[3]
    SLICE_X32Y108        FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[52].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     5.670    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.255     7.002    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[52].MHTDC_Counter_Trailing/FineCounter_0/CLK_0
    SLICE_X32Y108                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[52].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/C
                         clock pessimism              0.253     7.255    
                         clock uncertainty           -0.164     7.091    
    SLICE_X32Y108        FDRE (Setup_fdre_C_D)       -0.047     7.044    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[52].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]
  -------------------------------------------------------------------
                         required time                          7.044    
                         arrival time                          -6.378    
  -------------------------------------------------------------------
                         slack                                  0.666    

Slack (MET) :             0.718ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[3].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_270  {rise@3.000ns fall@5.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[3].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_250M_0 rise@8.000ns - CLK_250M_270 rise@3.000ns)
  Data Path Delay:        3.861ns  (logic 0.379ns (9.815%)  route 3.482ns (90.185%))
  Logic Levels:           0  
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.008ns = ( 2.992 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.557ns = ( 2.443 - 3.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_270 rise edge)
                                                      3.000     3.000 r  
    D18                                               0.000     3.000 r  EXTCLK50M
                         net (fo=0)                   0.000     3.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     4.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     5.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.240    -0.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT4
                         net (fo=1, routed)           1.714     1.004    ClockManager_0/MMCM_0/n_10_MMCM_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.081     1.085 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_270/O
                         net (fo=129, routed)         1.358     2.443    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[3].MHTDC_Counter_Leading/FineCounter_0/CLK_270
    SLICE_X51Y74                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[3].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y74         FDRE (Prop_fdre_C_Q)         0.379     2.822 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[3].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/Q
                         net (fo=1, routed)           3.482     6.304    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[3].MHTDC_Counter_Leading/FineCounter_0/Stage0[3]
    SLICE_X55Y74         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[3].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     5.670    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.245     6.992    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[3].MHTDC_Counter_Leading/FineCounter_0/CLK_0
    SLICE_X55Y74                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[3].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]/C
                         clock pessimism              0.253     7.245    
                         clock uncertainty           -0.164     7.081    
    SLICE_X55Y74         FDRE (Setup_fdre_C_D)       -0.059     7.022    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[3].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]
  -------------------------------------------------------------------
                         required time                          7.022    
                         arrival time                          -6.304    
  -------------------------------------------------------------------
                         slack                                  0.718    

Slack (MET) :             0.727ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[49].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_270  {rise@3.000ns fall@5.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[49].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_250M_0 rise@8.000ns - CLK_250M_270 rise@3.000ns)
  Data Path Delay:        3.853ns  (logic 0.379ns (9.837%)  route 3.474ns (90.163%))
  Logic Levels:           0  
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.973ns = ( 3.027 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.523ns = ( 2.477 - 3.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_270 rise edge)
                                                      3.000     3.000 r  
    D18                                               0.000     3.000 r  EXTCLK50M
                         net (fo=0)                   0.000     3.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     4.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     5.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.240    -0.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT4
                         net (fo=1, routed)           1.714     1.004    ClockManager_0/MMCM_0/n_10_MMCM_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.081     1.085 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_270/O
                         net (fo=129, routed)         1.392     2.477    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[49].MHTDC_Counter_Trailing/FineCounter_0/CLK_270
    SLICE_X15Y95                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[49].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y95         FDRE (Prop_fdre_C_Q)         0.379     2.856 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[49].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/Q
                         net (fo=1, routed)           3.474     6.330    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[49].MHTDC_Counter_Trailing/FineCounter_0/Stage0[3]
    SLICE_X15Y97         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[49].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     5.670    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.280     7.027    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[49].MHTDC_Counter_Trailing/FineCounter_0/CLK_0
    SLICE_X15Y97                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[49].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/C
                         clock pessimism              0.253     7.280    
                         clock uncertainty           -0.164     7.116    
    SLICE_X15Y97         FDRE (Setup_fdre_C_D)       -0.059     7.057    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[49].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]
  -------------------------------------------------------------------
                         required time                          7.057    
                         arrival time                          -6.330    
  -------------------------------------------------------------------
                         slack                                  0.727    

Slack (MET) :             0.735ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[23].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_270  {rise@3.000ns fall@5.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[23].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_250M_0 rise@8.000ns - CLK_250M_270 rise@3.000ns)
  Data Path Delay:        3.846ns  (logic 0.379ns (9.855%)  route 3.467ns (90.145%))
  Logic Levels:           0  
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.996ns = ( 3.004 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.547ns = ( 2.453 - 3.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_270 rise edge)
                                                      3.000     3.000 r  
    D18                                               0.000     3.000 r  EXTCLK50M
                         net (fo=0)                   0.000     3.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     4.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     5.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.240    -0.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT4
                         net (fo=1, routed)           1.714     1.004    ClockManager_0/MMCM_0/n_10_MMCM_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.081     1.085 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_270/O
                         net (fo=129, routed)         1.368     2.453    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[23].MHTDC_Counter_Leading/FineCounter_0/CLK_270
    SLICE_X52Y61                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[23].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y61         FDRE (Prop_fdre_C_Q)         0.379     2.832 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[23].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/Q
                         net (fo=1, routed)           3.467     6.298    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[23].MHTDC_Counter_Leading/FineCounter_0/Stage0[3]
    SLICE_X55Y61         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[23].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     5.670    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.257     7.004    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[23].MHTDC_Counter_Leading/FineCounter_0/CLK_0
    SLICE_X55Y61                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[23].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]/C
                         clock pessimism              0.253     7.257    
                         clock uncertainty           -0.164     7.093    
    SLICE_X55Y61         FDRE (Setup_fdre_C_D)       -0.059     7.034    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[23].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]
  -------------------------------------------------------------------
                         required time                          7.034    
                         arrival time                          -6.298    
  -------------------------------------------------------------------
                         slack                                  0.735    

Slack (MET) :             0.743ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[16].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_270  {rise@3.000ns fall@5.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[16].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_250M_0 rise@8.000ns - CLK_250M_270 rise@3.000ns)
  Data Path Delay:        3.855ns  (logic 0.379ns (9.830%)  route 3.476ns (90.170%))
  Logic Levels:           0  
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.993ns = ( 3.007 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.544ns = ( 2.456 - 3.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_270 rise edge)
                                                      3.000     3.000 r  
    D18                                               0.000     3.000 r  EXTCLK50M
                         net (fo=0)                   0.000     3.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     4.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     5.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.240    -0.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT4
                         net (fo=1, routed)           1.714     1.004    ClockManager_0/MMCM_0/n_10_MMCM_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.081     1.085 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_270/O
                         net (fo=129, routed)         1.371     2.456    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[16].MHTDC_Counter_Leading/FineCounter_0/CLK_270
    SLICE_X52Y56                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[16].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y56         FDRE (Prop_fdre_C_Q)         0.379     2.835 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[16].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/Q
                         net (fo=1, routed)           3.476     6.311    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[16].MHTDC_Counter_Leading/FineCounter_0/Stage0[3]
    SLICE_X53Y56         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[16].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     5.670    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.260     7.007    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[16].MHTDC_Counter_Leading/FineCounter_0/CLK_0
    SLICE_X53Y56                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[16].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]/C
                         clock pessimism              0.253     7.260    
                         clock uncertainty           -0.164     7.096    
    SLICE_X53Y56         FDRE (Setup_fdre_C_D)       -0.042     7.054    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[16].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]
  -------------------------------------------------------------------
                         required time                          7.054    
                         arrival time                          -6.311    
  -------------------------------------------------------------------
                         slack                                  0.743    

Slack (MET) :             0.766ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[50].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_270  {rise@3.000ns fall@5.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[50].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_250M_0 rise@8.000ns - CLK_250M_270 rise@3.000ns)
  Data Path Delay:        3.845ns  (logic 0.379ns (9.856%)  route 3.466ns (90.144%))
  Logic Levels:           0  
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.979ns = ( 3.021 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.528ns = ( 2.472 - 3.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_270 rise edge)
                                                      3.000     3.000 r  
    D18                                               0.000     3.000 r  EXTCLK50M
                         net (fo=0)                   0.000     3.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     4.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     5.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.240    -0.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT4
                         net (fo=1, routed)           1.714     1.004    ClockManager_0/MMCM_0/n_10_MMCM_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.081     1.085 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_270/O
                         net (fo=129, routed)         1.387     2.472    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[50].MHTDC_Counter_Trailing/FineCounter_0/CLK_270
    SLICE_X29Y92                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[50].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y92         FDRE (Prop_fdre_C_Q)         0.379     2.851 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[50].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/Q
                         net (fo=1, routed)           3.466     6.317    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[50].MHTDC_Counter_Trailing/FineCounter_0/Stage0[3]
    SLICE_X32Y93         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[50].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     5.670    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.274     7.021    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[50].MHTDC_Counter_Trailing/FineCounter_0/CLK_0
    SLICE_X32Y93                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[50].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/C
                         clock pessimism              0.253     7.274    
                         clock uncertainty           -0.164     7.110    
    SLICE_X32Y93         FDRE (Setup_fdre_C_D)       -0.027     7.083    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[50].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]
  -------------------------------------------------------------------
                         required time                          7.083    
                         arrival time                          -6.317    
  -------------------------------------------------------------------
                         slack                                  0.766    

Slack (MET) :             0.775ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[56].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_270  {rise@3.000ns fall@5.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[56].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_250M_0 rise@8.000ns - CLK_250M_270 rise@3.000ns)
  Data Path Delay:        3.805ns  (logic 0.379ns (9.960%)  route 3.426ns (90.040%))
  Logic Levels:           0  
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.978ns = ( 3.022 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.528ns = ( 2.472 - 3.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_270 rise edge)
                                                      3.000     3.000 r  
    D18                                               0.000     3.000 r  EXTCLK50M
                         net (fo=0)                   0.000     3.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     4.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     5.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.240    -0.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT4
                         net (fo=1, routed)           1.714     1.004    ClockManager_0/MMCM_0/n_10_MMCM_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.081     1.085 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_270/O
                         net (fo=129, routed)         1.387     2.472    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[56].MHTDC_Counter_Leading/FineCounter_0/CLK_270
    SLICE_X29Y92                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[56].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y92         FDRE (Prop_fdre_C_Q)         0.379     2.851 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[56].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/Q
                         net (fo=1, routed)           3.426     6.277    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[56].MHTDC_Counter_Leading/FineCounter_0/Stage0[3]
    SLICE_X28Y92         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[56].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     5.670    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.275     7.022    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[56].MHTDC_Counter_Leading/FineCounter_0/CLK_0
    SLICE_X28Y92                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[56].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]/C
                         clock pessimism              0.253     7.275    
                         clock uncertainty           -0.164     7.111    
    SLICE_X28Y92         FDRE (Setup_fdre_C_D)       -0.059     7.052    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[56].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]
  -------------------------------------------------------------------
                         required time                          7.052    
                         arrival time                          -6.277    
  -------------------------------------------------------------------
                         slack                                  0.775    

Slack (MET) :             0.775ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[5].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_270  {rise@3.000ns fall@5.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[5].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_250M_0 rise@8.000ns - CLK_250M_270 rise@3.000ns)
  Data Path Delay:        3.830ns  (logic 0.379ns (9.896%)  route 3.451ns (90.104%))
  Logic Levels:           0  
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.012ns = ( 2.988 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.567ns = ( 2.433 - 3.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_270 rise edge)
                                                      3.000     3.000 r  
    D18                                               0.000     3.000 r  EXTCLK50M
                         net (fo=0)                   0.000     3.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     4.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     5.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.240    -0.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT4
                         net (fo=1, routed)           1.714     1.004    ClockManager_0/MMCM_0/n_10_MMCM_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.081     1.085 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_270/O
                         net (fo=129, routed)         1.348     2.433    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[5].MHTDC_Counter_Trailing/FineCounter_0/CLK_270
    SLICE_X39Y128                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[5].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y128        FDRE (Prop_fdre_C_Q)         0.379     2.812 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[5].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/Q
                         net (fo=1, routed)           3.451     6.263    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[5].MHTDC_Counter_Trailing/FineCounter_0/Stage0[3]
    SLICE_X41Y128        FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[5].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     5.670    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.241     6.988    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[5].MHTDC_Counter_Trailing/FineCounter_0/CLK_0
    SLICE_X41Y128                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[5].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/C
                         clock pessimism              0.253     7.241    
                         clock uncertainty           -0.164     7.077    
    SLICE_X41Y128        FDRE (Setup_fdre_C_D)       -0.039     7.038    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[5].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]
  -------------------------------------------------------------------
                         required time                          7.038    
                         arrival time                          -6.263    
  -------------------------------------------------------------------
                         slack                                  0.775    

Slack (MET) :             0.804ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[18].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_270  {rise@3.000ns fall@5.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[18].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_250M_0 rise@8.000ns - CLK_250M_270 rise@3.000ns)
  Data Path Delay:        3.771ns  (logic 0.379ns (10.050%)  route 3.392ns (89.950%))
  Logic Levels:           0  
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.026ns = ( 2.974 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.579ns = ( 2.421 - 3.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_270 rise edge)
                                                      3.000     3.000 r  
    D18                                               0.000     3.000 r  EXTCLK50M
                         net (fo=0)                   0.000     3.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     4.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     5.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.240    -0.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT4
                         net (fo=1, routed)           1.714     1.004    ClockManager_0/MMCM_0/n_10_MMCM_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.081     1.085 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_270/O
                         net (fo=129, routed)         1.336     2.421    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[18].MHTDC_Counter_Trailing/FineCounter_0/CLK_270
    SLICE_X55Y127                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[18].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y127        FDRE (Prop_fdre_C_Q)         0.379     2.800 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[18].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/Q
                         net (fo=1, routed)           3.392     6.192    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[18].MHTDC_Counter_Trailing/FineCounter_0/Stage0[3]
    SLICE_X55Y125        FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[18].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     5.670    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.227     6.974    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[18].MHTDC_Counter_Trailing/FineCounter_0/CLK_0
    SLICE_X55Y125                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[18].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/C
                         clock pessimism              0.253     7.227    
                         clock uncertainty           -0.164     7.063    
    SLICE_X55Y125        FDRE (Setup_fdre_C_D)       -0.067     6.996    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[18].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]
  -------------------------------------------------------------------
                         required time                          6.996    
                         arrival time                          -6.192    
  -------------------------------------------------------------------
                         slack                                  0.804    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[36].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_270  {rise@3.000ns fall@5.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[36].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_270 rise@3.000ns)
  Data Path Delay:        1.619ns  (logic 0.141ns (8.709%)  route 1.478ns (91.291%))
  Logic Levels:           0  
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.505ns = ( 2.495 - 3.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_270 rise edge)
                                                      3.000     3.000 r  
    D18                                               0.000     3.000 r  EXTCLK50M
                         net (fo=0)                   0.000     3.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     3.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     3.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.541     1.201 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT4
                         net (fo=1, routed)           0.663     1.863    ClockManager_0/MMCM_0/n_10_MMCM_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     1.889 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_270/O
                         net (fo=129, routed)         0.606     2.495    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[36].MHTDC_Counter_Trailing/FineCounter_0/CLK_270
    SLICE_X87Y91                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[36].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y91         FDRE (Prop_fdre_C_Q)         0.141     2.636 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[36].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/Q
                         net (fo=1, routed)           1.478     4.114    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[36].MHTDC_Counter_Trailing/FineCounter_0/Stage0[3]
    SLICE_X86Y90         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[36].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     4.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     4.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334     1.636 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716     2.351    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     2.380 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.878     3.258    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[36].MHTDC_Counter_Trailing/FineCounter_0/CLK_0
    SLICE_X86Y90                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[36].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/C
                         clock pessimism              0.565     3.823    
                         clock uncertainty            0.164     3.987    
    SLICE_X86Y90         FDRE (Hold_fdre_C_D)         0.061     4.048    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[36].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.048    
                         arrival time                           4.114    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[32].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_270  {rise@3.000ns fall@5.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[32].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_270 rise@3.000ns)
  Data Path Delay:        1.619ns  (logic 0.141ns (8.712%)  route 1.478ns (91.288%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    -0.505ns = ( 2.495 - 3.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_270 rise edge)
                                                      3.000     3.000 r  
    D18                                               0.000     3.000 r  EXTCLK50M
                         net (fo=0)                   0.000     3.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     3.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     3.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.541     1.201 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT4
                         net (fo=1, routed)           0.663     1.863    ClockManager_0/MMCM_0/n_10_MMCM_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     1.889 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_270/O
                         net (fo=129, routed)         0.606     2.495    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[32].MHTDC_Counter_Trailing/FineCounter_0/CLK_270
    SLICE_X87Y91                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[32].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y91         FDRE (Prop_fdre_C_Q)         0.141     2.636 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[32].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/Q
                         net (fo=1, routed)           1.478     4.113    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[32].MHTDC_Counter_Trailing/FineCounter_0/Stage0[3]
    SLICE_X85Y91         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[32].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     4.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     4.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334     1.636 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716     2.351    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     2.380 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.877     3.257    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[32].MHTDC_Counter_Trailing/FineCounter_0/CLK_0
    SLICE_X85Y91                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[32].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/C
                         clock pessimism              0.565     3.822    
                         clock uncertainty            0.164     3.986    
    SLICE_X85Y91         FDRE (Hold_fdre_C_D)         0.061     4.047    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[32].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.047    
                         arrival time                           4.113    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[22].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_270  {rise@3.000ns fall@5.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[22].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_270 rise@3.000ns)
  Data Path Delay:        1.641ns  (logic 0.141ns (8.592%)  route 1.500ns (91.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.715ns
    Source Clock Delay      (SCD):    -0.480ns = ( 2.520 - 3.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_270 rise edge)
                                                      3.000     3.000 r  
    D18                                               0.000     3.000 r  EXTCLK50M
                         net (fo=0)                   0.000     3.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     3.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     3.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.541     1.201 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT4
                         net (fo=1, routed)           0.663     1.863    ClockManager_0/MMCM_0/n_10_MMCM_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     1.889 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_270/O
                         net (fo=129, routed)         0.631     2.520    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[22].MHTDC_Counter_Leading/FineCounter_0/CLK_270
    SLICE_X53Y48                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[22].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y48         FDRE (Prop_fdre_C_Q)         0.141     2.661 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[22].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/Q
                         net (fo=1, routed)           1.500     4.161    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[22].MHTDC_Counter_Leading/FineCounter_0/Stage0[3]
    SLICE_X53Y47         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[22].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     4.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     4.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334     1.636 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716     2.351    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     2.380 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.905     3.285    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[22].MHTDC_Counter_Leading/FineCounter_0/CLK_0
    SLICE_X53Y47                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[22].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]/C
                         clock pessimism              0.565     3.850    
                         clock uncertainty            0.164     4.014    
    SLICE_X53Y47         FDRE (Hold_fdre_C_D)         0.075     4.089    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[22].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.089    
                         arrival time                           4.161    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[55].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_270  {rise@3.000ns fall@5.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[55].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_270 rise@3.000ns)
  Data Path Delay:        1.638ns  (logic 0.141ns (8.611%)  route 1.497ns (91.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.544ns = ( 2.456 - 3.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_270 rise edge)
                                                      3.000     3.000 r  
    D18                                               0.000     3.000 r  EXTCLK50M
                         net (fo=0)                   0.000     3.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     3.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     3.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.541     1.201 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT4
                         net (fo=1, routed)           0.663     1.863    ClockManager_0/MMCM_0/n_10_MMCM_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     1.889 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_270/O
                         net (fo=129, routed)         0.567     2.456    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[55].MHTDC_Counter_Leading/FineCounter_0/CLK_270
    SLICE_X39Y92                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[55].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y92         FDRE (Prop_fdre_C_Q)         0.141     2.597 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[55].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/Q
                         net (fo=1, routed)           1.497     4.093    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[55].MHTDC_Counter_Leading/FineCounter_0/Stage0[3]
    SLICE_X39Y91         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[55].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     4.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     4.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334     1.636 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716     2.351    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     2.380 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.839     3.219    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[55].MHTDC_Counter_Leading/FineCounter_0/CLK_0
    SLICE_X39Y91                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[55].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]/C
                         clock pessimism              0.565     3.784    
                         clock uncertainty            0.164     3.948    
    SLICE_X39Y91         FDRE (Hold_fdre_C_D)         0.072     4.020    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[55].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.020    
                         arrival time                           4.093    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[61].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_270  {rise@3.000ns fall@5.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[61].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_270 rise@3.000ns)
  Data Path Delay:        1.635ns  (logic 0.141ns (8.624%)  route 1.494ns (91.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.547ns = ( 2.453 - 3.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_270 rise edge)
                                                      3.000     3.000 r  
    D18                                               0.000     3.000 r  EXTCLK50M
                         net (fo=0)                   0.000     3.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     3.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     3.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.541     1.201 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT4
                         net (fo=1, routed)           0.663     1.863    ClockManager_0/MMCM_0/n_10_MMCM_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     1.889 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_270/O
                         net (fo=129, routed)         0.564     2.453    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[61].MHTDC_Counter_Trailing/FineCounter_0/CLK_270
    SLICE_X36Y106                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[61].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y106        FDRE (Prop_fdre_C_Q)         0.141     2.594 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[61].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/Q
                         net (fo=1, routed)           1.494     4.088    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[61].MHTDC_Counter_Trailing/FineCounter_0/Stage0[3]
    SLICE_X39Y105        FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[61].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     4.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     4.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334     1.636 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716     2.351    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     2.380 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.833     3.214    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[61].MHTDC_Counter_Trailing/FineCounter_0/CLK_0
    SLICE_X39Y105                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[61].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/C
                         clock pessimism              0.565     3.779    
                         clock uncertainty            0.164     3.943    
    SLICE_X39Y105        FDRE (Hold_fdre_C_D)         0.071     4.014    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[61].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.014    
                         arrival time                           4.088    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[4].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_270  {rise@3.000ns fall@5.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[4].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_270 rise@3.000ns)
  Data Path Delay:        1.643ns  (logic 0.141ns (8.583%)  route 1.502ns (91.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.563ns = ( 2.437 - 3.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_270 rise edge)
                                                      3.000     3.000 r  
    D18                                               0.000     3.000 r  EXTCLK50M
                         net (fo=0)                   0.000     3.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     3.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     3.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.541     1.201 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT4
                         net (fo=1, routed)           0.663     1.863    ClockManager_0/MMCM_0/n_10_MMCM_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     1.889 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_270/O
                         net (fo=129, routed)         0.548     2.437    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[4].MHTDC_Counter_Trailing/FineCounter_0/CLK_270
    SLICE_X47Y123                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[4].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y123        FDRE (Prop_fdre_C_Q)         0.141     2.578 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[4].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/Q
                         net (fo=1, routed)           1.502     4.080    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[4].MHTDC_Counter_Trailing/FineCounter_0/Stage0[3]
    SLICE_X48Y122        FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[4].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     4.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     4.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334     1.636 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716     2.351    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     2.380 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.817     3.198    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[4].MHTDC_Counter_Trailing/FineCounter_0/CLK_0
    SLICE_X48Y122                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[4].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/C
                         clock pessimism              0.565     3.763    
                         clock uncertainty            0.164     3.927    
    SLICE_X48Y122        FDRE (Hold_fdre_C_D)         0.076     4.003    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[4].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.003    
                         arrival time                           4.080    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[6].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_270  {rise@3.000ns fall@5.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[6].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_270 rise@3.000ns)
  Data Path Delay:        1.648ns  (logic 0.141ns (8.556%)  route 1.507ns (91.444%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.555ns = ( 2.445 - 3.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_270 rise edge)
                                                      3.000     3.000 r  
    D18                                               0.000     3.000 r  EXTCLK50M
                         net (fo=0)                   0.000     3.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     3.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     3.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.541     1.201 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT4
                         net (fo=1, routed)           0.663     1.863    ClockManager_0/MMCM_0/n_10_MMCM_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     1.889 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_270/O
                         net (fo=129, routed)         0.556     2.445    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[6].MHTDC_Counter_Trailing/FineCounter_0/CLK_270
    SLICE_X37Y119                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[6].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y119        FDRE (Prop_fdre_C_Q)         0.141     2.586 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[6].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/Q
                         net (fo=1, routed)           1.507     4.093    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[6].MHTDC_Counter_Trailing/FineCounter_0/Stage0[3]
    SLICE_X41Y120        FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[6].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     4.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     4.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334     1.636 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716     2.351    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     2.380 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.822     3.203    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[6].MHTDC_Counter_Trailing/FineCounter_0/CLK_0
    SLICE_X41Y120                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[6].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/C
                         clock pessimism              0.565     3.768    
                         clock uncertainty            0.164     3.932    
    SLICE_X41Y120        FDRE (Hold_fdre_C_D)         0.078     4.010    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[6].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.010    
                         arrival time                           4.093    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[21].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_270  {rise@3.000ns fall@5.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[21].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_270 rise@3.000ns)
  Data Path Delay:        1.626ns  (logic 0.141ns (8.670%)  route 1.485ns (91.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.563ns = ( 2.437 - 3.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_270 rise edge)
                                                      3.000     3.000 r  
    D18                                               0.000     3.000 r  EXTCLK50M
                         net (fo=0)                   0.000     3.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     3.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     3.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.541     1.201 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT4
                         net (fo=1, routed)           0.663     1.863    ClockManager_0/MMCM_0/n_10_MMCM_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     1.889 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_270/O
                         net (fo=129, routed)         0.548     2.437    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[21].MHTDC_Counter_Trailing/FineCounter_0/CLK_270
    SLICE_X47Y123                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[21].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y123        FDRE (Prop_fdre_C_Q)         0.141     2.578 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[21].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/Q
                         net (fo=1, routed)           1.485     4.063    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[21].MHTDC_Counter_Trailing/FineCounter_0/Stage0[3]
    SLICE_X45Y122        FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[21].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     4.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     4.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334     1.636 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716     2.351    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     2.380 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.818     3.199    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[21].MHTDC_Counter_Trailing/FineCounter_0/CLK_0
    SLICE_X45Y122                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[21].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/C
                         clock pessimism              0.565     3.764    
                         clock uncertainty            0.164     3.928    
    SLICE_X45Y122        FDRE (Hold_fdre_C_D)         0.047     3.975    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[21].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.975    
                         arrival time                           4.063    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[48].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_270  {rise@3.000ns fall@5.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[48].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_270 rise@3.000ns)
  Data Path Delay:        1.628ns  (logic 0.141ns (8.659%)  route 1.487ns (91.341%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.541ns = ( 2.459 - 3.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_270 rise edge)
                                                      3.000     3.000 r  
    D18                                               0.000     3.000 r  EXTCLK50M
                         net (fo=0)                   0.000     3.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     3.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     3.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.541     1.201 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT4
                         net (fo=1, routed)           0.663     1.863    ClockManager_0/MMCM_0/n_10_MMCM_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     1.889 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_270/O
                         net (fo=129, routed)         0.570     2.459    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[48].MHTDC_Counter_Leading/FineCounter_0/CLK_270
    SLICE_X32Y90                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[48].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y90         FDRE (Prop_fdre_C_Q)         0.141     2.600 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[48].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/Q
                         net (fo=1, routed)           1.487     4.087    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[48].MHTDC_Counter_Leading/FineCounter_0/Stage0[3]
    SLICE_X32Y91         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[48].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     4.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     4.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334     1.636 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716     2.351    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     2.380 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.841     3.221    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[48].MHTDC_Counter_Leading/FineCounter_0/CLK_0
    SLICE_X32Y91                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[48].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]/C
                         clock pessimism              0.565     3.786    
                         clock uncertainty            0.164     3.950    
    SLICE_X32Y91         FDRE (Hold_fdre_C_D)         0.047     3.997    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[48].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.997    
                         arrival time                           4.087    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[55].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_270  {rise@3.000ns fall@5.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[55].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_270 rise@3.000ns)
  Data Path Delay:        1.657ns  (logic 0.141ns (8.507%)  route 1.516ns (91.493%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.547ns = ( 2.453 - 3.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_270 rise edge)
                                                      3.000     3.000 r  
    D18                                               0.000     3.000 r  EXTCLK50M
                         net (fo=0)                   0.000     3.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     3.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     3.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.541     1.201 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT4
                         net (fo=1, routed)           0.663     1.863    ClockManager_0/MMCM_0/n_10_MMCM_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     1.889 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_270/O
                         net (fo=129, routed)         0.564     2.453    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[55].MHTDC_Counter_Trailing/FineCounter_0/CLK_270
    SLICE_X36Y106                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[55].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y106        FDRE (Prop_fdre_C_Q)         0.141     2.594 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[55].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/Q
                         net (fo=1, routed)           1.516     4.110    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[55].MHTDC_Counter_Trailing/FineCounter_0/Stage0[3]
    SLICE_X40Y106        FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[55].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     4.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     4.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334     1.636 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716     2.351    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     2.380 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.833     3.214    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[55].MHTDC_Counter_Trailing/FineCounter_0/CLK_0
    SLICE_X40Y106                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[55].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/C
                         clock pessimism              0.565     3.779    
                         clock uncertainty            0.164     3.943    
    SLICE_X40Y106        FDRE (Hold_fdre_C_D)         0.072     4.015    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[55].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.015    
                         arrival time                           4.110    
  -------------------------------------------------------------------
                         slack                                  0.095    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_250M_90
  To Clock:  CLK_250M_0

Setup :            0  Failing Endpoints,  Worst Slack        1.422ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.646ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.422ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[5].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_90  {rise@1.000ns fall@3.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[5].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_90 rise@1.000ns)
  Data Path Delay:        1.167ns  (logic 0.379ns (32.471%)  route 0.788ns (67.529%))
  Logic Levels:           0  
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.002ns = ( 2.998 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.552ns = ( 0.448 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_90 rise edge)
                                                      1.000     1.000 r  
    D18                                               0.000     1.000 r  EXTCLK50M
                         net (fo=0)                   0.000     1.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     2.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     3.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.240    -2.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT2
                         net (fo=1, routed)           1.714    -0.996    ClockManager_0/MMCM_0/n_6_MMCM_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.081    -0.915 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_90/O
                         net (fo=129, routed)         1.363     0.448    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[5].MHTDC_Counter_Leading/FineCounter_0/CLK_90
    SLICE_X59Y79                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[5].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y79         FDRE (Prop_fdre_C_Q)         0.379     0.827 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[5].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/Q
                         net (fo=1, routed)           0.788     1.615    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[5].MHTDC_Counter_Leading/FineCounter_0/Stage0[1]
    SLICE_X58Y72         SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[5].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     5.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     6.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     0.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     1.670    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.251     2.998    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[5].MHTDC_Counter_Leading/FineCounter_0/CLK_0
    SLICE_X58Y72                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[5].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/CLK
                         clock pessimism              0.253     3.251    
                         clock uncertainty           -0.164     3.087    
    SLICE_X58Y72         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.050     3.037    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[5].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2
  -------------------------------------------------------------------
                         required time                          3.037    
                         arrival time                          -1.615    
  -------------------------------------------------------------------
                         slack                                  1.422    

Slack (MET) :             1.552ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[26].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_90  {rise@1.000ns fall@3.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[26].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_90 rise@1.000ns)
  Data Path Delay:        1.037ns  (logic 0.379ns (36.555%)  route 0.658ns (63.445%))
  Logic Levels:           0  
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.906ns = ( 3.094 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.456ns = ( 0.544 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_90 rise edge)
                                                      1.000     1.000 r  
    D18                                               0.000     1.000 r  EXTCLK50M
                         net (fo=0)                   0.000     1.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     2.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     3.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.240    -2.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT2
                         net (fo=1, routed)           1.714    -0.996    ClockManager_0/MMCM_0/n_6_MMCM_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.081    -0.915 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_90/O
                         net (fo=129, routed)         1.459     0.544    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[26].MHTDC_Counter_Leading/FineCounter_0/CLK_90
    SLICE_X89Y64                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[26].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y64         FDRE (Prop_fdre_C_Q)         0.379     0.923 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[26].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/Q
                         net (fo=1, routed)           0.658     1.580    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[26].MHTDC_Counter_Leading/FineCounter_0/Stage0[1]
    SLICE_X88Y67         SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[26].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     5.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     6.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     0.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     1.670    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.347     3.094    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[26].MHTDC_Counter_Leading/FineCounter_0/CLK_0
    SLICE_X88Y67                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[26].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/CLK
                         clock pessimism              0.253     3.347    
                         clock uncertainty           -0.164     3.183    
    SLICE_X88Y67         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.050     3.133    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[26].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2
  -------------------------------------------------------------------
                         required time                          3.133    
                         arrival time                          -1.580    
  -------------------------------------------------------------------
                         slack                                  1.552    

Slack (MET) :             1.556ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[36].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_90  {rise@1.000ns fall@3.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[36].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_90 rise@1.000ns)
  Data Path Delay:        1.036ns  (logic 0.379ns (36.584%)  route 0.657ns (63.416%))
  Logic Levels:           0  
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.899ns = ( 3.101 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.452ns = ( 0.548 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_90 rise edge)
                                                      1.000     1.000 r  
    D18                                               0.000     1.000 r  EXTCLK50M
                         net (fo=0)                   0.000     1.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     2.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     3.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.240    -2.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT2
                         net (fo=1, routed)           1.714    -0.996    ClockManager_0/MMCM_0/n_6_MMCM_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.081    -0.915 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_90/O
                         net (fo=129, routed)         1.463     0.548    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[36].MHTDC_Counter_Trailing/FineCounter_0/CLK_90
    SLICE_X85Y90                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[36].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y90         FDRE (Prop_fdre_C_Q)         0.379     0.927 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[36].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[1]/Q
                         net (fo=1, routed)           0.657     1.584    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[36].MHTDC_Counter_Trailing/FineCounter_0/Stage0[1]
    SLICE_X88Y99         SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[36].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     5.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     6.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     0.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     1.670    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.354     3.101    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[36].MHTDC_Counter_Trailing/FineCounter_0/CLK_0
    SLICE_X88Y99                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[36].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2/CLK
                         clock pessimism              0.253     3.354    
                         clock uncertainty           -0.164     3.190    
    SLICE_X88Y99         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.050     3.140    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[36].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2
  -------------------------------------------------------------------
                         required time                          3.140    
                         arrival time                          -1.584    
  -------------------------------------------------------------------
                         slack                                  1.556    

Slack (MET) :             1.566ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[29].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_90  {rise@1.000ns fall@3.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[29].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_90 rise@1.000ns)
  Data Path Delay:        1.024ns  (logic 0.379ns (37.004%)  route 0.645ns (62.996%))
  Logic Levels:           0  
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.913ns = ( 3.087 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.464ns = ( 0.536 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_90 rise edge)
                                                      1.000     1.000 r  
    D18                                               0.000     1.000 r  EXTCLK50M
                         net (fo=0)                   0.000     1.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     2.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     3.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.240    -2.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT2
                         net (fo=1, routed)           1.714    -0.996    ClockManager_0/MMCM_0/n_6_MMCM_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.081    -0.915 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_90/O
                         net (fo=129, routed)         1.451     0.536    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[29].MHTDC_Counter_Leading/FineCounter_0/CLK_90
    SLICE_X87Y71                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[29].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y71         FDRE (Prop_fdre_C_Q)         0.379     0.915 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[29].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/Q
                         net (fo=1, routed)           0.645     1.560    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[29].MHTDC_Counter_Leading/FineCounter_0/Stage0[1]
    SLICE_X88Y73         SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[29].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     5.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     6.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     0.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     1.670    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.340     3.087    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[29].MHTDC_Counter_Leading/FineCounter_0/CLK_0
    SLICE_X88Y73                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[29].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/CLK
                         clock pessimism              0.253     3.340    
                         clock uncertainty           -0.164     3.176    
    SLICE_X88Y73         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.050     3.126    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[29].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2
  -------------------------------------------------------------------
                         required time                          3.126    
                         arrival time                          -1.560    
  -------------------------------------------------------------------
                         slack                                  1.566    

Slack (MET) :             1.566ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[46].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_90  {rise@1.000ns fall@3.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[46].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_90 rise@1.000ns)
  Data Path Delay:        1.024ns  (logic 0.379ns (37.012%)  route 0.645ns (62.988%))
  Logic Levels:           0  
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.905ns = ( 3.095 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.456ns = ( 0.544 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_90 rise edge)
                                                      1.000     1.000 r  
    D18                                               0.000     1.000 r  EXTCLK50M
                         net (fo=0)                   0.000     1.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     2.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     3.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.240    -2.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT2
                         net (fo=1, routed)           1.714    -0.996    ClockManager_0/MMCM_0/n_6_MMCM_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.081    -0.915 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_90/O
                         net (fo=129, routed)         1.459     0.544    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[46].MHTDC_Counter_Leading/FineCounter_0/CLK_90
    SLICE_X89Y85                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[46].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y85         FDRE (Prop_fdre_C_Q)         0.379     0.923 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[46].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/Q
                         net (fo=1, routed)           0.645     1.568    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[46].MHTDC_Counter_Leading/FineCounter_0/Stage0[1]
    SLICE_X88Y83         SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[46].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     5.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     6.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     0.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     1.670    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.348     3.095    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[46].MHTDC_Counter_Leading/FineCounter_0/CLK_0
    SLICE_X88Y83                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[46].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/CLK
                         clock pessimism              0.253     3.348    
                         clock uncertainty           -0.164     3.184    
    SLICE_X88Y83         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.050     3.134    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[46].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2
  -------------------------------------------------------------------
                         required time                          3.134    
                         arrival time                          -1.568    
  -------------------------------------------------------------------
                         slack                                  1.566    

Slack (MET) :             1.627ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[14].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_90  {rise@1.000ns fall@3.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[14].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_90 rise@1.000ns)
  Data Path Delay:        0.960ns  (logic 0.379ns (39.487%)  route 0.581ns (60.513%))
  Logic Levels:           0  
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.925ns = ( 3.075 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.473ns = ( 0.527 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_90 rise edge)
                                                      1.000     1.000 r  
    D18                                               0.000     1.000 r  EXTCLK50M
                         net (fo=0)                   0.000     1.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     2.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     3.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.240    -2.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT2
                         net (fo=1, routed)           1.714    -0.996    ClockManager_0/MMCM_0/n_6_MMCM_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.081    -0.915 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_90/O
                         net (fo=129, routed)         1.442     0.527    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[14].MHTDC_Counter_Trailing/FineCounter_0/CLK_90
    SLICE_X86Y111                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[14].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y111        FDRE (Prop_fdre_C_Q)         0.379     0.906 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[14].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[1]/Q
                         net (fo=1, routed)           0.581     1.487    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[14].MHTDC_Counter_Trailing/FineCounter_0/Stage0[1]
    SLICE_X88Y118        SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[14].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     5.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     6.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     0.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     1.670    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.328     3.075    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[14].MHTDC_Counter_Trailing/FineCounter_0/CLK_0
    SLICE_X88Y118                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[14].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2/CLK
                         clock pessimism              0.253     3.328    
                         clock uncertainty           -0.164     3.164    
    SLICE_X88Y118        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.050     3.114    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[14].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2
  -------------------------------------------------------------------
                         required time                          3.114    
                         arrival time                          -1.487    
  -------------------------------------------------------------------
                         slack                                  1.627    

Slack (MET) :             1.641ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[10].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_90  {rise@1.000ns fall@3.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[10].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_90 rise@1.000ns)
  Data Path Delay:        0.945ns  (logic 0.379ns (40.096%)  route 0.566ns (59.904%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.926ns = ( 3.074 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.473ns = ( 0.527 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_90 rise edge)
                                                      1.000     1.000 r  
    D18                                               0.000     1.000 r  EXTCLK50M
                         net (fo=0)                   0.000     1.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     2.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     3.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.240    -2.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT2
                         net (fo=1, routed)           1.714    -0.996    ClockManager_0/MMCM_0/n_6_MMCM_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.081    -0.915 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_90/O
                         net (fo=129, routed)         1.442     0.527    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[10].MHTDC_Counter_Trailing/FineCounter_0/CLK_90
    SLICE_X87Y112                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[10].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y112        FDRE (Prop_fdre_C_Q)         0.379     0.906 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[10].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[1]/Q
                         net (fo=1, routed)           0.566     1.472    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[10].MHTDC_Counter_Trailing/FineCounter_0/Stage0[1]
    SLICE_X88Y119        SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[10].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     5.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     6.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     0.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     1.670    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.327     3.074    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[10].MHTDC_Counter_Trailing/FineCounter_0/CLK_0
    SLICE_X88Y119                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[10].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2/CLK
                         clock pessimism              0.253     3.327    
                         clock uncertainty           -0.164     3.163    
    SLICE_X88Y119        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.050     3.113    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[10].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2
  -------------------------------------------------------------------
                         required time                          3.113    
                         arrival time                          -1.472    
  -------------------------------------------------------------------
                         slack                                  1.641    

Slack (MET) :             1.645ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[37].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_90  {rise@1.000ns fall@3.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[37].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_90 rise@1.000ns)
  Data Path Delay:        0.926ns  (logic 0.379ns (40.918%)  route 0.547ns (59.082%))
  Logic Levels:           0  
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.917ns = ( 3.083 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.449ns = ( 0.551 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_90 rise edge)
                                                      1.000     1.000 r  
    D18                                               0.000     1.000 r  EXTCLK50M
                         net (fo=0)                   0.000     1.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     2.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     3.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.240    -2.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT2
                         net (fo=1, routed)           1.714    -0.996    ClockManager_0/MMCM_0/n_6_MMCM_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.081    -0.915 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_90/O
                         net (fo=129, routed)         1.466     0.551    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[37].MHTDC_Counter_Trailing/FineCounter_0/CLK_90
    SLICE_X89Y95                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[37].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y95         FDRE (Prop_fdre_C_Q)         0.379     0.930 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[37].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[1]/Q
                         net (fo=1, routed)           0.547     1.477    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[37].MHTDC_Counter_Trailing/FineCounter_0/Stage0[1]
    SLICE_X88Y101        SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[37].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     5.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     6.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     0.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     1.670    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.336     3.083    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[37].MHTDC_Counter_Trailing/FineCounter_0/CLK_0
    SLICE_X88Y101                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[37].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2/CLK
                         clock pessimism              0.253     3.336    
                         clock uncertainty           -0.164     3.172    
    SLICE_X88Y101        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.050     3.122    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[37].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2
  -------------------------------------------------------------------
                         required time                          3.122    
                         arrival time                          -1.477    
  -------------------------------------------------------------------
                         slack                                  1.645    

Slack (MET) :             1.650ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[35].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_90  {rise@1.000ns fall@3.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[35].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_90 rise@1.000ns)
  Data Path Delay:        0.942ns  (logic 0.379ns (40.222%)  route 0.563ns (59.778%))
  Logic Levels:           0  
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.915ns = ( 3.085 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.468ns = ( 0.532 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_90 rise edge)
                                                      1.000     1.000 r  
    D18                                               0.000     1.000 r  EXTCLK50M
                         net (fo=0)                   0.000     1.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     2.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     3.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.240    -2.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT2
                         net (fo=1, routed)           1.714    -0.996    ClockManager_0/MMCM_0/n_6_MMCM_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.081    -0.915 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_90/O
                         net (fo=129, routed)         1.447     0.532    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[35].MHTDC_Counter_Leading/FineCounter_0/CLK_90
    SLICE_X86Y75                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[35].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y75         FDRE (Prop_fdre_C_Q)         0.379     0.911 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[35].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/Q
                         net (fo=1, routed)           0.563     1.474    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[35].MHTDC_Counter_Leading/FineCounter_0/Stage0[1]
    SLICE_X84Y73         SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[35].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     5.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     6.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     0.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     1.670    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.338     3.085    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[35].MHTDC_Counter_Leading/FineCounter_0/CLK_0
    SLICE_X84Y73                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[35].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/CLK
                         clock pessimism              0.253     3.338    
                         clock uncertainty           -0.164     3.174    
    SLICE_X84Y73         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.050     3.124    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[35].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2
  -------------------------------------------------------------------
                         required time                          3.124    
                         arrival time                          -1.474    
  -------------------------------------------------------------------
                         slack                                  1.650    

Slack (MET) :             1.666ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[28].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_90  {rise@1.000ns fall@3.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[28].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_90 rise@1.000ns)
  Data Path Delay:        0.929ns  (logic 0.379ns (40.785%)  route 0.550ns (59.215%))
  Logic Levels:           0  
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.014ns = ( 2.986 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.570ns = ( 0.430 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_90 rise edge)
                                                      1.000     1.000 r  
    D18                                               0.000     1.000 r  EXTCLK50M
                         net (fo=0)                   0.000     1.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     2.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     3.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.240    -2.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT2
                         net (fo=1, routed)           1.714    -0.996    ClockManager_0/MMCM_0/n_6_MMCM_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.081    -0.915 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_90/O
                         net (fo=129, routed)         1.345     0.430    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[28].MHTDC_Counter_Trailing/FineCounter_0/CLK_90
    SLICE_X71Y127                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[28].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y127        FDRE (Prop_fdre_C_Q)         0.379     0.809 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[28].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[1]/Q
                         net (fo=1, routed)           0.550     1.359    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[28].MHTDC_Counter_Trailing/FineCounter_0/Stage0[1]
    SLICE_X70Y128        SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[28].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     5.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     6.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     0.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     1.670    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.239     2.986    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[28].MHTDC_Counter_Trailing/FineCounter_0/CLK_0
    SLICE_X70Y128                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[28].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2/CLK
                         clock pessimism              0.253     3.239    
                         clock uncertainty           -0.164     3.075    
    SLICE_X70Y128        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.050     3.025    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[28].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2
  -------------------------------------------------------------------
                         required time                          3.025    
                         arrival time                          -1.359    
  -------------------------------------------------------------------
                         slack                                  1.666    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.646ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[53].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_90  {rise@1.000ns fall@3.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[53].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.000ns  (CLK_250M_0 rise@0.000ns - CLK_250M_90 rise@1.000ns)
  Data Path Delay:        0.239ns  (logic 0.141ns (58.888%)  route 0.098ns (41.112%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.542ns = ( 0.458 - 1.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_90 rise edge)
                                                      1.000     1.000 r  
    D18                                               0.000     1.000 r  EXTCLK50M
                         net (fo=0)                   0.000     1.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     1.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     1.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.541    -0.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT2
                         net (fo=1, routed)           0.663    -0.137    ClockManager_0/MMCM_0/n_6_MMCM_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026    -0.111 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_90/O
                         net (fo=129, routed)         0.569     0.458    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[53].MHTDC_Counter_Leading/FineCounter_0/CLK_90
    SLICE_X33Y88                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[53].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y88         FDRE (Prop_fdre_C_Q)         0.141     0.599 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[53].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/Q
                         net (fo=1, routed)           0.098     0.697    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[53].MHTDC_Counter_Leading/FineCounter_0/Stage0[1]
    SLICE_X30Y88         SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[53].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.840    -0.780    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[53].MHTDC_Counter_Leading/FineCounter_0/CLK_0
    SLICE_X30Y88                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[53].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/CLK
                         clock pessimism              0.565    -0.215    
                         clock uncertainty            0.164    -0.051    
    SLICE_X30Y88         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.051    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[53].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2
  -------------------------------------------------------------------
                         required time                         -0.051    
                         arrival time                           0.697    
  -------------------------------------------------------------------
                         slack                                  0.646    

Slack (MET) :             0.646ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[44].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_90  {rise@1.000ns fall@3.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[44].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.000ns  (CLK_250M_0 rise@0.000ns - CLK_250M_90 rise@1.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.630%)  route 0.099ns (41.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    -0.506ns = ( 0.494 - 1.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_90 rise edge)
                                                      1.000     1.000 r  
    D18                                               0.000     1.000 r  EXTCLK50M
                         net (fo=0)                   0.000     1.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     1.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     1.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.541    -0.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT2
                         net (fo=1, routed)           0.663    -0.137    ClockManager_0/MMCM_0/n_6_MMCM_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026    -0.111 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_90/O
                         net (fo=129, routed)         0.605     0.494    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[44].MHTDC_Counter_Leading/FineCounter_0/CLK_90
    SLICE_X86Y88                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[44].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y88         FDRE (Prop_fdre_C_Q)         0.141     0.635 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[44].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/Q
                         net (fo=1, routed)           0.099     0.734    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[44].MHTDC_Counter_Leading/FineCounter_0/Stage0[1]
    SLICE_X88Y89         SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[44].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.877    -0.743    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[44].MHTDC_Counter_Leading/FineCounter_0/CLK_0
    SLICE_X88Y89                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[44].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/CLK
                         clock pessimism              0.565    -0.178    
                         clock uncertainty            0.164    -0.014    
    SLICE_X88Y89         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.088    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[44].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2
  -------------------------------------------------------------------
                         required time                         -0.088    
                         arrival time                           0.734    
  -------------------------------------------------------------------
                         slack                                  0.646    

Slack (MET) :             0.647ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[6].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_90  {rise@1.000ns fall@3.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[6].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.000ns  (CLK_250M_0 rise@0.000ns - CLK_250M_90 rise@1.000ns)
  Data Path Delay:        0.239ns  (logic 0.141ns (59.062%)  route 0.098ns (40.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.559ns = ( 0.441 - 1.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_90 rise edge)
                                                      1.000     1.000 r  
    D18                                               0.000     1.000 r  EXTCLK50M
                         net (fo=0)                   0.000     1.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     1.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     1.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.541    -0.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT2
                         net (fo=1, routed)           0.663    -0.137    ClockManager_0/MMCM_0/n_6_MMCM_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026    -0.111 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_90/O
                         net (fo=129, routed)         0.552     0.441    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[6].MHTDC_Counter_Leading/FineCounter_0/CLK_90
    SLICE_X53Y73                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[6].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y73         FDRE (Prop_fdre_C_Q)         0.141     0.582 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[6].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/Q
                         net (fo=1, routed)           0.098     0.679    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[6].MHTDC_Counter_Leading/FineCounter_0/Stage0[1]
    SLICE_X54Y72         SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[6].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.821    -0.799    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[6].MHTDC_Counter_Leading/FineCounter_0/CLK_0
    SLICE_X54Y72                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[6].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/CLK
                         clock pessimism              0.565    -0.234    
                         clock uncertainty            0.164    -0.070    
    SLICE_X54Y72         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.032    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[6].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2
  -------------------------------------------------------------------
                         required time                         -0.032    
                         arrival time                           0.679    
  -------------------------------------------------------------------
                         slack                                  0.647    

Slack (MET) :             0.648ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[55].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_90  {rise@1.000ns fall@3.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[55].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.000ns  (CLK_250M_0 rise@0.000ns - CLK_250M_90 rise@1.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.459%)  route 0.100ns (41.541%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.784ns
    Source Clock Delay      (SCD):    -0.546ns = ( 0.454 - 1.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_90 rise edge)
                                                      1.000     1.000 r  
    D18                                               0.000     1.000 r  EXTCLK50M
                         net (fo=0)                   0.000     1.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     1.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     1.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.541    -0.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT2
                         net (fo=1, routed)           0.663    -0.137    ClockManager_0/MMCM_0/n_6_MMCM_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026    -0.111 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_90/O
                         net (fo=129, routed)         0.565     0.454    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[55].MHTDC_Counter_Trailing/FineCounter_0/CLK_90
    SLICE_X32Y106                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[55].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y106        FDRE (Prop_fdre_C_Q)         0.141     0.595 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[55].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[1]/Q
                         net (fo=1, routed)           0.100     0.695    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[55].MHTDC_Counter_Trailing/FineCounter_0/Stage0[1]
    SLICE_X30Y106        SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[55].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.836    -0.784    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[55].MHTDC_Counter_Trailing/FineCounter_0/CLK_0
    SLICE_X30Y106                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[55].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2/CLK
                         clock pessimism              0.565    -0.219    
                         clock uncertainty            0.164    -0.055    
    SLICE_X30Y106        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.047    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[55].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2
  -------------------------------------------------------------------
                         required time                         -0.047    
                         arrival time                           0.695    
  -------------------------------------------------------------------
                         slack                                  0.648    

Slack (MET) :             0.649ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[9].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_90  {rise@1.000ns fall@3.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[9].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.000ns  (CLK_250M_0 rise@0.000ns - CLK_250M_90 rise@1.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (57.982%)  route 0.102ns (42.018%))
  Logic Levels:           0  
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.503ns = ( 0.497 - 1.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_90 rise edge)
                                                      1.000     1.000 r  
    D18                                               0.000     1.000 r  EXTCLK50M
                         net (fo=0)                   0.000     1.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     1.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     1.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.541    -0.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT2
                         net (fo=1, routed)           0.663    -0.137    ClockManager_0/MMCM_0/n_6_MMCM_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026    -0.111 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_90/O
                         net (fo=129, routed)         0.608     0.497    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[9].MHTDC_Counter_Leading/FineCounter_0/CLK_90
    SLICE_X86Y51                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[9].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y51         FDRE (Prop_fdre_C_Q)         0.141     0.638 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[9].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/Q
                         net (fo=1, routed)           0.102     0.740    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[9].MHTDC_Counter_Leading/FineCounter_0/Stage0[1]
    SLICE_X88Y51         SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[9].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.880    -0.740    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[9].MHTDC_Counter_Leading/FineCounter_0/CLK_0
    SLICE_X88Y51                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[9].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/CLK
                         clock pessimism              0.565    -0.175    
                         clock uncertainty            0.164    -0.011    
    SLICE_X88Y51         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.091    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[9].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2
  -------------------------------------------------------------------
                         required time                         -0.091    
                         arrival time                           0.740    
  -------------------------------------------------------------------
                         slack                                  0.649    

Slack (MET) :             0.649ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[53].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_90  {rise@1.000ns fall@3.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[53].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.000ns  (CLK_250M_0 rise@0.000ns - CLK_250M_90 rise@1.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.222%)  route 0.101ns (41.777%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.784ns
    Source Clock Delay      (SCD):    -0.546ns = ( 0.454 - 1.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_90 rise edge)
                                                      1.000     1.000 r  
    D18                                               0.000     1.000 r  EXTCLK50M
                         net (fo=0)                   0.000     1.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     1.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     1.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.541    -0.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT2
                         net (fo=1, routed)           0.663    -0.137    ClockManager_0/MMCM_0/n_6_MMCM_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026    -0.111 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_90/O
                         net (fo=129, routed)         0.565     0.454    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[53].MHTDC_Counter_Trailing/FineCounter_0/CLK_90
    SLICE_X32Y106                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[53].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y106        FDRE (Prop_fdre_C_Q)         0.141     0.595 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[53].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[1]/Q
                         net (fo=1, routed)           0.101     0.696    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[53].MHTDC_Counter_Trailing/FineCounter_0/Stage0[1]
    SLICE_X30Y105        SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[53].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.836    -0.784    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[53].MHTDC_Counter_Trailing/FineCounter_0/CLK_0
    SLICE_X30Y105                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[53].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2/CLK
                         clock pessimism              0.565    -0.219    
                         clock uncertainty            0.164    -0.055    
    SLICE_X30Y105        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.047    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[53].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2
  -------------------------------------------------------------------
                         required time                         -0.047    
                         arrival time                           0.696    
  -------------------------------------------------------------------
                         slack                                  0.649    

Slack (MET) :             0.650ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[40].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_90  {rise@1.000ns fall@3.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[40].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.000ns  (CLK_250M_0 rise@0.000ns - CLK_250M_90 rise@1.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.222%)  route 0.101ns (41.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.745ns
    Source Clock Delay      (SCD):    -0.506ns = ( 0.494 - 1.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_90 rise edge)
                                                      1.000     1.000 r  
    D18                                               0.000     1.000 r  EXTCLK50M
                         net (fo=0)                   0.000     1.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     1.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     1.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.541    -0.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT2
                         net (fo=1, routed)           0.663    -0.137    ClockManager_0/MMCM_0/n_6_MMCM_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026    -0.111 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_90/O
                         net (fo=129, routed)         0.605     0.494    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[40].MHTDC_Counter_Leading/FineCounter_0/CLK_90
    SLICE_X86Y88                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[40].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y88         FDRE (Prop_fdre_C_Q)         0.141     0.635 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[40].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/Q
                         net (fo=1, routed)           0.101     0.736    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[40].MHTDC_Counter_Leading/FineCounter_0/Stage0[1]
    SLICE_X88Y87         SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[40].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.875    -0.745    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[40].MHTDC_Counter_Leading/FineCounter_0/CLK_0
    SLICE_X88Y87                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[40].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/CLK
                         clock pessimism              0.565    -0.180    
                         clock uncertainty            0.164    -0.016    
    SLICE_X88Y87         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.086    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[40].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2
  -------------------------------------------------------------------
                         required time                         -0.086    
                         arrival time                           0.736    
  -------------------------------------------------------------------
                         slack                                  0.650    

Slack (MET) :             0.651ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[13].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_90  {rise@1.000ns fall@3.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[13].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.000ns  (CLK_250M_0 rise@0.000ns - CLK_250M_90 rise@1.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.528%)  route 0.108ns (43.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.689ns
    Source Clock Delay      (SCD):    -0.456ns = ( 0.544 - 1.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_90 rise edge)
                                                      1.000     1.000 r  
    D18                                               0.000     1.000 r  EXTCLK50M
                         net (fo=0)                   0.000     1.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     1.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     1.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.541    -0.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT2
                         net (fo=1, routed)           0.663    -0.137    ClockManager_0/MMCM_0/n_6_MMCM_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026    -0.111 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_90/O
                         net (fo=129, routed)         0.655     0.544    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[13].MHTDC_Counter_Leading/FineCounter_0/CLK_90
    SLICE_X81Y44                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[13].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y44         FDRE (Prop_fdre_C_Q)         0.141     0.685 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[13].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/Q
                         net (fo=1, routed)           0.108     0.794    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[13].MHTDC_Counter_Leading/FineCounter_0/Stage0[1]
    SLICE_X80Y43         SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[13].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.931    -0.689    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[13].MHTDC_Counter_Leading/FineCounter_0/CLK_0
    SLICE_X80Y43                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[13].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/CLK
                         clock pessimism              0.565    -0.124    
                         clock uncertainty            0.164     0.040    
    SLICE_X80Y43         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.142    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[13].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2
  -------------------------------------------------------------------
                         required time                         -0.142    
                         arrival time                           0.794    
  -------------------------------------------------------------------
                         slack                                  0.651    

Slack (MET) :             0.654ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[27].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_90  {rise@1.000ns fall@3.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[27].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.000ns  (CLK_250M_0 rise@0.000ns - CLK_250M_90 rise@1.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.078%)  route 0.110ns (43.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.690ns
    Source Clock Delay      (SCD):    -0.456ns = ( 0.544 - 1.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_90 rise edge)
                                                      1.000     1.000 r  
    D18                                               0.000     1.000 r  EXTCLK50M
                         net (fo=0)                   0.000     1.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     1.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     1.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.541    -0.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT2
                         net (fo=1, routed)           0.663    -0.137    ClockManager_0/MMCM_0/n_6_MMCM_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026    -0.111 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_90/O
                         net (fo=129, routed)         0.655     0.544    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[27].MHTDC_Counter_Leading/FineCounter_0/CLK_90
    SLICE_X75Y43                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[27].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y43         FDRE (Prop_fdre_C_Q)         0.141     0.685 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[27].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/Q
                         net (fo=1, routed)           0.110     0.796    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[27].MHTDC_Counter_Leading/FineCounter_0/Stage0[1]
    SLICE_X74Y43         SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[27].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.930    -0.690    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[27].MHTDC_Counter_Leading/FineCounter_0/CLK_0
    SLICE_X74Y43                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[27].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/CLK
                         clock pessimism              0.565    -0.125    
                         clock uncertainty            0.164     0.039    
    SLICE_X74Y43         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.141    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[27].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2
  -------------------------------------------------------------------
                         required time                         -0.141    
                         arrival time                           0.796    
  -------------------------------------------------------------------
                         slack                                  0.654    

Slack (MET) :             0.654ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[17].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_90  {rise@1.000ns fall@3.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[17].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.000ns  (CLK_250M_0 rise@0.000ns - CLK_250M_90 rise@1.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.816%)  route 0.103ns (42.184%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.562ns = ( 0.438 - 1.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_90 rise edge)
                                                      1.000     1.000 r  
    D18                                               0.000     1.000 r  EXTCLK50M
                         net (fo=0)                   0.000     1.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     1.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     1.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.541    -0.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT2
                         net (fo=1, routed)           0.663    -0.137    ClockManager_0/MMCM_0/n_6_MMCM_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026    -0.111 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_90/O
                         net (fo=129, routed)         0.549     0.438    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[17].MHTDC_Counter_Trailing/FineCounter_0/CLK_90
    SLICE_X44Y124                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[17].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y124        FDRE (Prop_fdre_C_Q)         0.141     0.579 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[17].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[1]/Q
                         net (fo=1, routed)           0.103     0.682    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[17].MHTDC_Counter_Trailing/FineCounter_0/Stage0[1]
    SLICE_X42Y124        SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[17].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.816    -0.804    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[17].MHTDC_Counter_Trailing/FineCounter_0/CLK_0
    SLICE_X42Y124                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[17].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2/CLK
                         clock pessimism              0.565    -0.239    
                         clock uncertainty            0.164    -0.075    
    SLICE_X42Y124        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.027    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[17].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2
  -------------------------------------------------------------------
                         required time                         -0.027    
                         arrival time                           0.682    
  -------------------------------------------------------------------
                         slack                                  0.654    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_125M
  To Clock:  CLK_500M

Setup :            1  Failing Endpoint ,  Worst Slack       -6.732ns,  Total Violation       -6.732ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.802ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.732ns  (required time - arrival time)
  Source:                 TriggerWidth_0/WidthAdjuster_GENERATE[13].Width_Adjuster_1/trigger_s_reg_C/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TriggerManager_0/Trig_Delayer/state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             CLK_500M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (CLK_500M rise@2.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        8.403ns  (logic 2.111ns (25.121%)  route 6.292ns (74.879%))
  Logic Levels:           13  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.986ns = ( 1.014 - 2.000 ) 
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       1.377    -0.538    TriggerWidth_0/WidthAdjuster_GENERATE[13].Width_Adjuster_1/SCALER_CLK
    SLICE_X34Y64                                                      r  TriggerWidth_0/WidthAdjuster_GENERATE[13].Width_Adjuster_1/trigger_s_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y64         FDCE (Prop_fdce_C_Q)         0.433    -0.105 r  TriggerWidth_0/WidthAdjuster_GENERATE[13].Width_Adjuster_1/trigger_s_reg_C/Q
                         net (fo=2, routed)           0.757     0.652    TriggerWidth_0/WidthAdjuster_GENERATE[13].Width_Adjuster_1/n_0_trigger_s_reg_C
    SLICE_X35Y63         LUT3 (Prop_lut3_I2_O)        0.105     0.757 r  TriggerWidth_0/WidthAdjuster_GENERATE[13].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_391/O
                         net (fo=2, routed)           0.354     1.111    TriggerWidth_0/WidthAdjuster_GENERATE[13].Width_Adjuster_1/TRIGGER_OUT35_out
    SLICE_X35Y64         LUT5 (Prop_lut5_I0_O)        0.105     1.216 r  TriggerWidth_0/WidthAdjuster_GENERATE[13].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_202/O
                         net (fo=6, routed)           0.663     1.879    TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_1/TRIGGER_IN2[3]
    SLICE_X35Y63         LUT6 (Prop_lut6_I1_O)        0.105     1.984 r  TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_547/O
                         net (fo=5, routed)           0.705     2.689    TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_1/O6
    SLICE_X35Y61         LUT5 (Prop_lut5_I0_O)        0.105     2.794 r  TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_514/O
                         net (fo=3, routed)           0.487     3.281    TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_1/O5
    SLICE_X34Y62         LUT6 (Prop_lut6_I3_O)        0.105     3.386 r  TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_357/O
                         net (fo=2, routed)           0.382     3.768    TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_1/n_0_OUT_FPGA_OBUF[2]_inst_i_357
    SLICE_X34Y62         LUT6 (Prop_lut6_I0_O)        0.105     3.873 r  TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_349/O
                         net (fo=2, routed)           0.408     4.281    TriggerWidth_0/WidthAdjuster_GENERATE[28].Width_Adjuster_1/I1
    SLICE_X35Y62         LUT2 (Prop_lut2_I1_O)        0.105     4.386 r  TriggerWidth_0/WidthAdjuster_GENERATE[28].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_172/O
                         net (fo=1, routed)           0.658     5.044    TriggerWidth_0/WidthAdjuster_GENERATE[29].Width_Adjuster_1/I12
    SLICE_X36Y62         LUT6 (Prop_lut6_I1_O)        0.105     5.149 r  TriggerWidth_0/WidthAdjuster_GENERATE[29].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_50/O
                         net (fo=1, routed)           0.143     5.292    TriggerWidth_0/WidthAdjuster_GENERATE[29].Width_Adjuster_1/n_0_OUT_FPGA_OBUF[2]_inst_i_50
    SLICE_X37Y62         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418     5.710 r  TriggerWidth_0/WidthAdjuster_GENERATE[29].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_17/CO[3]
                         net (fo=2, routed)           0.788     6.498    TriggerWidth_0/WidthAdjuster_GENERATE[29].Width_Adjuster_1/SelectableLogic_0/hit_num327_in
    SLICE_X38Y67         LUT6 (Prop_lut6_I0_O)        0.105     6.603 f  TriggerWidth_0/WidthAdjuster_GENERATE[29].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_9/O
                         net (fo=1, routed)           0.220     6.822    TriggerWidth_0/WidthAdjuster_GENERATE[29].Width_Adjuster_1/n_0_OUT_FPGA_OBUF[2]_inst_i_9
    SLICE_X38Y67         LUT6 (Prop_lut6_I0_O)        0.105     6.927 f  TriggerWidth_0/WidthAdjuster_GENERATE[29].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.485     7.413    SelectableLogic_0/I2
    SLICE_X37Y67         LUT6 (Prop_lut6_I3_O)        0.105     7.518 r  SelectableLogic_0/OUT_FPGA_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           0.242     7.760    TriggerManager_0/Trig_Delayer/I5[0]
    SLICE_X36Y66         LUT4 (Prop_lut4_I0_O)        0.105     7.865 r  TriggerManager_0/Trig_Delayer/state[0]_i_1/O
                         net (fo=1, routed)           0.000     7.865    TriggerManager_0/Trig_Delayer/n_0_state[0]_i_1
    SLICE_X36Y66         FDCE                                         r  TriggerManager_0/Trig_Delayer/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_500M rise edge)
                                                      2.000     2.000 r  
    D18                                               0.000     2.000 r  EXTCLK50M
                         net (fo=0)                   0.000     2.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     3.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     4.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.365    -1.963 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           1.633    -0.330    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.077    -0.253 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=91, routed)          1.267     1.014    TriggerManager_0/Trig_Delayer/FAST_CLK
    SLICE_X36Y66                                                      r  TriggerManager_0/Trig_Delayer/state_reg[0]/C
                         clock pessimism              0.253     1.267    
                         clock uncertainty           -0.167     1.100    
    SLICE_X36Y66         FDCE (Setup_fdce_C_D)        0.032     1.132    TriggerManager_0/Trig_Delayer/state_reg[0]
  -------------------------------------------------------------------
                         required time                          1.132    
                         arrival time                          -7.865    
  -------------------------------------------------------------------
                         slack                                 -6.732    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.802ns  (arrival time - required time)
  Source:                 TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_1/trigger_s_reg_P/C
                            (rising edge-triggered cell FDPE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TriggerManager_0/Trig_Delayer/state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             CLK_500M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_500M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        1.382ns  (logic 0.411ns (29.741%)  route 0.971ns (70.259%))
  Logic Levels:           6  (LUT4=1 LUT6=5)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       0.569    -0.542    TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_1/SCALER_CLK
    SLICE_X28Y62                                                      r  TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_1/trigger_s_reg_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y62         FDPE (Prop_fdpe_C_Q)         0.141    -0.401 r  TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_1/trigger_s_reg_P/Q
                         net (fo=3, routed)           0.153    -0.248    TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_1/n_0_trigger_s_reg_P
    SLICE_X29Y63         LUT6 (Prop_lut6_I4_O)        0.045    -0.203 r  TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_61/O
                         net (fo=1, routed)           0.114    -0.089    TriggerWidth_0/WidthAdjuster_GENERATE[17].Width_Adjuster_1/I13
    SLICE_X30Y63         LUT6 (Prop_lut6_I5_O)        0.045    -0.044 f  TriggerWidth_0/WidthAdjuster_GENERATE[17].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_18/O
                         net (fo=3, routed)           0.431     0.387    TriggerWidth_0/WidthAdjuster_GENERATE[29].Width_Adjuster_1/I3
    SLICE_X37Y67         LUT6 (Prop_lut6_I2_O)        0.045     0.432 f  TriggerWidth_0/WidthAdjuster_GENERATE[29].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_6/O
                         net (fo=1, routed)           0.102     0.534    TriggerWidth_0/WidthAdjuster_GENERATE[29].Width_Adjuster_1/n_0_OUT_FPGA_OBUF[2]_inst_i_6
    SLICE_X37Y67         LUT6 (Prop_lut6_I0_O)        0.045     0.579 f  TriggerWidth_0/WidthAdjuster_GENERATE[29].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.050     0.629    SelectableLogic_0/I1
    SLICE_X37Y67         LUT6 (Prop_lut6_I1_O)        0.045     0.674 r  SelectableLogic_0/OUT_FPGA_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           0.121     0.795    TriggerManager_0/Trig_Delayer/I5[0]
    SLICE_X36Y66         LUT4 (Prop_lut4_I0_O)        0.045     0.840 r  TriggerManager_0/Trig_Delayer/state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.840    TriggerManager_0/Trig_Delayer/n_0_state[0]_i_1
    SLICE_X36Y66         FDCE                                         r  TriggerManager_0/Trig_Delayer/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=91, routed)          0.834    -0.786    TriggerManager_0/Trig_Delayer/FAST_CLK
    SLICE_X36Y66                                                      r  TriggerManager_0/Trig_Delayer/state_reg[0]/C
                         clock pessimism              0.565    -0.221    
                         clock uncertainty            0.167    -0.054    
    SLICE_X36Y66         FDCE (Hold_fdce_C_D)         0.092     0.038    TriggerManager_0/Trig_Delayer/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.038    
                         arrival time                           0.840    
  -------------------------------------------------------------------
                         slack                                  0.802    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLK_125M
  To Clock:  CLK_125M

Setup :            0  Failing Endpoints,  Worst Slack        2.724ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.577ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.724ns  (required time - arrival time)
  Source:                 Scaler_0/FSM_sequential_CurrentState_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Scaler_0/SINGLE_SCALER_GENERATE[0].SingleScaler_0/EdgeDetector_0/q1_reg/CLR
                            (recovery check against rising-edge clock CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        4.847ns  (logic 0.484ns (9.986%)  route 4.363ns (90.014%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.011ns = ( 6.989 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       1.431    -0.484    Scaler_0/SCALER_CLK
    SLICE_X5Y135                                                      r  Scaler_0/FSM_sequential_CurrentState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y135         FDRE (Prop_fdre_C_Q)         0.379    -0.105 r  Scaler_0/FSM_sequential_CurrentState_reg[2]/Q
                         net (fo=13, routed)          0.733     0.628    Scaler_0/SINGLE_SCALER_GENERATE[68].SingleScaler_0/EdgeDetector_0/out[2]
    SLICE_X5Y133         LUT4 (Prop_lut4_I0_O)        0.105     0.733 f  Scaler_0/SINGLE_SCALER_GENERATE[68].SingleScaler_0/EdgeDetector_0/q1_i_1/O
                         net (fo=1104, routed)        3.630     4.363    Scaler_0/SINGLE_SCALER_GENERATE[0].SingleScaler_0/EdgeDetector_0/RESET0_out
    SLICE_X30Y126        FDCE                                         f  Scaler_0/SINGLE_SCALER_GENERATE[0].SingleScaler_0/EdgeDetector_0/q1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.633     5.670    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       1.242     6.989    Scaler_0/SINGLE_SCALER_GENERATE[0].SingleScaler_0/EdgeDetector_0/SCALER_CLK
    SLICE_X30Y126                                                     r  Scaler_0/SINGLE_SCALER_GENERATE[0].SingleScaler_0/EdgeDetector_0/q1_reg/C
                         clock pessimism              0.403     7.392    
                         clock uncertainty           -0.047     7.345    
    SLICE_X30Y126        FDCE (Recov_fdce_C_CLR)     -0.258     7.087    Scaler_0/SINGLE_SCALER_GENERATE[0].SingleScaler_0/EdgeDetector_0/q1_reg
  -------------------------------------------------------------------
                         required time                          7.087    
                         arrival time                          -4.363    
  -------------------------------------------------------------------
                         slack                                  2.724    

Slack (MET) :             2.724ns  (required time - arrival time)
  Source:                 Scaler_0/FSM_sequential_CurrentState_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Scaler_0/SINGLE_SCALER_GENERATE[0].SingleScaler_0/EdgeDetector_0/q2_reg/CLR
                            (recovery check against rising-edge clock CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        4.847ns  (logic 0.484ns (9.986%)  route 4.363ns (90.014%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.011ns = ( 6.989 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       1.431    -0.484    Scaler_0/SCALER_CLK
    SLICE_X5Y135                                                      r  Scaler_0/FSM_sequential_CurrentState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y135         FDRE (Prop_fdre_C_Q)         0.379    -0.105 r  Scaler_0/FSM_sequential_CurrentState_reg[2]/Q
                         net (fo=13, routed)          0.733     0.628    Scaler_0/SINGLE_SCALER_GENERATE[68].SingleScaler_0/EdgeDetector_0/out[2]
    SLICE_X5Y133         LUT4 (Prop_lut4_I0_O)        0.105     0.733 f  Scaler_0/SINGLE_SCALER_GENERATE[68].SingleScaler_0/EdgeDetector_0/q1_i_1/O
                         net (fo=1104, routed)        3.630     4.363    Scaler_0/SINGLE_SCALER_GENERATE[0].SingleScaler_0/EdgeDetector_0/RESET0_out
    SLICE_X30Y126        FDCE                                         f  Scaler_0/SINGLE_SCALER_GENERATE[0].SingleScaler_0/EdgeDetector_0/q2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.633     5.670    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       1.242     6.989    Scaler_0/SINGLE_SCALER_GENERATE[0].SingleScaler_0/EdgeDetector_0/SCALER_CLK
    SLICE_X30Y126                                                     r  Scaler_0/SINGLE_SCALER_GENERATE[0].SingleScaler_0/EdgeDetector_0/q2_reg/C
                         clock pessimism              0.403     7.392    
                         clock uncertainty           -0.047     7.345    
    SLICE_X30Y126        FDCE (Recov_fdce_C_CLR)     -0.258     7.087    Scaler_0/SINGLE_SCALER_GENERATE[0].SingleScaler_0/EdgeDetector_0/q2_reg
  -------------------------------------------------------------------
                         required time                          7.087    
                         arrival time                          -4.363    
  -------------------------------------------------------------------
                         slack                                  2.724    

Slack (MET) :             2.734ns  (required time - arrival time)
  Source:                 Scaler_0/FSM_sequential_CurrentState_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Scaler_0/SINGLE_SCALER_GENERATE[32].SingleScaler_0/EdgeDetector_0/q1_reg/CLR
                            (recovery check against rising-edge clock CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        4.785ns  (logic 0.484ns (10.116%)  route 4.301ns (89.884%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.991ns = ( 7.009 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       1.431    -0.484    Scaler_0/SCALER_CLK
    SLICE_X5Y135                                                      r  Scaler_0/FSM_sequential_CurrentState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y135         FDRE (Prop_fdre_C_Q)         0.379    -0.105 r  Scaler_0/FSM_sequential_CurrentState_reg[2]/Q
                         net (fo=13, routed)          0.733     0.628    Scaler_0/SINGLE_SCALER_GENERATE[68].SingleScaler_0/EdgeDetector_0/out[2]
    SLICE_X5Y133         LUT4 (Prop_lut4_I0_O)        0.105     0.733 f  Scaler_0/SINGLE_SCALER_GENERATE[68].SingleScaler_0/EdgeDetector_0/q1_i_1/O
                         net (fo=1104, routed)        3.567     4.301    Scaler_0/SINGLE_SCALER_GENERATE[32].SingleScaler_0/EdgeDetector_0/RESET0_out
    SLICE_X9Y104         FDCE                                         f  Scaler_0/SINGLE_SCALER_GENERATE[32].SingleScaler_0/EdgeDetector_0/q1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.633     5.670    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       1.262     7.009    Scaler_0/SINGLE_SCALER_GENERATE[32].SingleScaler_0/EdgeDetector_0/SCALER_CLK
    SLICE_X9Y104                                                      r  Scaler_0/SINGLE_SCALER_GENERATE[32].SingleScaler_0/EdgeDetector_0/q1_reg/C
                         clock pessimism              0.403     7.412    
                         clock uncertainty           -0.047     7.365    
    SLICE_X9Y104         FDCE (Recov_fdce_C_CLR)     -0.331     7.034    Scaler_0/SINGLE_SCALER_GENERATE[32].SingleScaler_0/EdgeDetector_0/q1_reg
  -------------------------------------------------------------------
                         required time                          7.034    
                         arrival time                          -4.301    
  -------------------------------------------------------------------
                         slack                                  2.734    

Slack (MET) :             2.734ns  (required time - arrival time)
  Source:                 Scaler_0/FSM_sequential_CurrentState_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Scaler_0/SINGLE_SCALER_GENERATE[64].SingleScaler_0/EdgeDetector_0/q1_reg/CLR
                            (recovery check against rising-edge clock CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        4.785ns  (logic 0.484ns (10.116%)  route 4.301ns (89.884%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.991ns = ( 7.009 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       1.431    -0.484    Scaler_0/SCALER_CLK
    SLICE_X5Y135                                                      r  Scaler_0/FSM_sequential_CurrentState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y135         FDRE (Prop_fdre_C_Q)         0.379    -0.105 r  Scaler_0/FSM_sequential_CurrentState_reg[2]/Q
                         net (fo=13, routed)          0.733     0.628    Scaler_0/SINGLE_SCALER_GENERATE[68].SingleScaler_0/EdgeDetector_0/out[2]
    SLICE_X5Y133         LUT4 (Prop_lut4_I0_O)        0.105     0.733 f  Scaler_0/SINGLE_SCALER_GENERATE[68].SingleScaler_0/EdgeDetector_0/q1_i_1/O
                         net (fo=1104, routed)        3.567     4.301    Scaler_0/SINGLE_SCALER_GENERATE[64].SingleScaler_0/EdgeDetector_0/RESET0_out
    SLICE_X9Y104         FDCE                                         f  Scaler_0/SINGLE_SCALER_GENERATE[64].SingleScaler_0/EdgeDetector_0/q1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.633     5.670    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       1.262     7.009    Scaler_0/SINGLE_SCALER_GENERATE[64].SingleScaler_0/EdgeDetector_0/SCALER_CLK
    SLICE_X9Y104                                                      r  Scaler_0/SINGLE_SCALER_GENERATE[64].SingleScaler_0/EdgeDetector_0/q1_reg/C
                         clock pessimism              0.403     7.412    
                         clock uncertainty           -0.047     7.365    
    SLICE_X9Y104         FDCE (Recov_fdce_C_CLR)     -0.331     7.034    Scaler_0/SINGLE_SCALER_GENERATE[64].SingleScaler_0/EdgeDetector_0/q1_reg
  -------------------------------------------------------------------
                         required time                          7.034    
                         arrival time                          -4.301    
  -------------------------------------------------------------------
                         slack                                  2.734    

Slack (MET) :             2.952ns  (required time - arrival time)
  Source:                 Scaler_0/FSM_sequential_CurrentState_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Scaler_0/SINGLE_SCALER_GENERATE[25].SingleScaler_0/EdgeDetector_0/q1_reg/CLR
                            (recovery check against rising-edge clock CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        4.561ns  (logic 0.484ns (10.612%)  route 4.077ns (89.388%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.996ns = ( 7.004 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       1.431    -0.484    Scaler_0/SCALER_CLK
    SLICE_X5Y135                                                      r  Scaler_0/FSM_sequential_CurrentState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y135         FDRE (Prop_fdre_C_Q)         0.379    -0.105 r  Scaler_0/FSM_sequential_CurrentState_reg[2]/Q
                         net (fo=13, routed)          0.733     0.628    Scaler_0/SINGLE_SCALER_GENERATE[68].SingleScaler_0/EdgeDetector_0/out[2]
    SLICE_X5Y133         LUT4 (Prop_lut4_I0_O)        0.105     0.733 f  Scaler_0/SINGLE_SCALER_GENERATE[68].SingleScaler_0/EdgeDetector_0/q1_i_1/O
                         net (fo=1104, routed)        3.344     4.077    Scaler_0/SINGLE_SCALER_GENERATE[25].SingleScaler_0/EdgeDetector_0/RESET0_out
    SLICE_X15Y135        FDCE                                         f  Scaler_0/SINGLE_SCALER_GENERATE[25].SingleScaler_0/EdgeDetector_0/q1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.633     5.670    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       1.257     7.004    Scaler_0/SINGLE_SCALER_GENERATE[25].SingleScaler_0/EdgeDetector_0/SCALER_CLK
    SLICE_X15Y135                                                     r  Scaler_0/SINGLE_SCALER_GENERATE[25].SingleScaler_0/EdgeDetector_0/q1_reg/C
                         clock pessimism              0.403     7.407    
                         clock uncertainty           -0.047     7.360    
    SLICE_X15Y135        FDCE (Recov_fdce_C_CLR)     -0.331     7.029    Scaler_0/SINGLE_SCALER_GENERATE[25].SingleScaler_0/EdgeDetector_0/q1_reg
  -------------------------------------------------------------------
                         required time                          7.029    
                         arrival time                          -4.077    
  -------------------------------------------------------------------
                         slack                                  2.952    

Slack (MET) :             2.952ns  (required time - arrival time)
  Source:                 Scaler_0/FSM_sequential_CurrentState_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Scaler_0/SINGLE_SCALER_GENERATE[25].SingleScaler_0/EdgeDetector_0/q2_reg/CLR
                            (recovery check against rising-edge clock CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        4.561ns  (logic 0.484ns (10.612%)  route 4.077ns (89.388%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.996ns = ( 7.004 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       1.431    -0.484    Scaler_0/SCALER_CLK
    SLICE_X5Y135                                                      r  Scaler_0/FSM_sequential_CurrentState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y135         FDRE (Prop_fdre_C_Q)         0.379    -0.105 r  Scaler_0/FSM_sequential_CurrentState_reg[2]/Q
                         net (fo=13, routed)          0.733     0.628    Scaler_0/SINGLE_SCALER_GENERATE[68].SingleScaler_0/EdgeDetector_0/out[2]
    SLICE_X5Y133         LUT4 (Prop_lut4_I0_O)        0.105     0.733 f  Scaler_0/SINGLE_SCALER_GENERATE[68].SingleScaler_0/EdgeDetector_0/q1_i_1/O
                         net (fo=1104, routed)        3.344     4.077    Scaler_0/SINGLE_SCALER_GENERATE[25].SingleScaler_0/EdgeDetector_0/RESET0_out
    SLICE_X15Y135        FDCE                                         f  Scaler_0/SINGLE_SCALER_GENERATE[25].SingleScaler_0/EdgeDetector_0/q2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.633     5.670    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       1.257     7.004    Scaler_0/SINGLE_SCALER_GENERATE[25].SingleScaler_0/EdgeDetector_0/SCALER_CLK
    SLICE_X15Y135                                                     r  Scaler_0/SINGLE_SCALER_GENERATE[25].SingleScaler_0/EdgeDetector_0/q2_reg/C
                         clock pessimism              0.403     7.407    
                         clock uncertainty           -0.047     7.360    
    SLICE_X15Y135        FDCE (Recov_fdce_C_CLR)     -0.331     7.029    Scaler_0/SINGLE_SCALER_GENERATE[25].SingleScaler_0/EdgeDetector_0/q2_reg
  -------------------------------------------------------------------
                         required time                          7.029    
                         arrival time                          -4.077    
  -------------------------------------------------------------------
                         slack                                  2.952    

Slack (MET) :             3.009ns  (required time - arrival time)
  Source:                 Scaler_0/FSM_sequential_CurrentState_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Scaler_0/SINGLE_SCALER_GENERATE[4].SingleScaler_0/EdgeDetector_0/q2_reg/CLR
                            (recovery check against rising-edge clock CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        4.495ns  (logic 0.484ns (10.768%)  route 4.011ns (89.232%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.006ns = ( 6.994 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       1.431    -0.484    Scaler_0/SCALER_CLK
    SLICE_X5Y135                                                      r  Scaler_0/FSM_sequential_CurrentState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y135         FDRE (Prop_fdre_C_Q)         0.379    -0.105 r  Scaler_0/FSM_sequential_CurrentState_reg[2]/Q
                         net (fo=13, routed)          0.733     0.628    Scaler_0/SINGLE_SCALER_GENERATE[68].SingleScaler_0/EdgeDetector_0/out[2]
    SLICE_X5Y133         LUT4 (Prop_lut4_I0_O)        0.105     0.733 f  Scaler_0/SINGLE_SCALER_GENERATE[68].SingleScaler_0/EdgeDetector_0/q1_i_1/O
                         net (fo=1104, routed)        3.278     4.011    Scaler_0/SINGLE_SCALER_GENERATE[4].SingleScaler_0/EdgeDetector_0/RESET0_out
    SLICE_X29Y120        FDCE                                         f  Scaler_0/SINGLE_SCALER_GENERATE[4].SingleScaler_0/EdgeDetector_0/q2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.633     5.670    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       1.247     6.994    Scaler_0/SINGLE_SCALER_GENERATE[4].SingleScaler_0/EdgeDetector_0/SCALER_CLK
    SLICE_X29Y120                                                     r  Scaler_0/SINGLE_SCALER_GENERATE[4].SingleScaler_0/EdgeDetector_0/q2_reg/C
                         clock pessimism              0.403     7.397    
                         clock uncertainty           -0.047     7.350    
    SLICE_X29Y120        FDCE (Recov_fdce_C_CLR)     -0.331     7.019    Scaler_0/SINGLE_SCALER_GENERATE[4].SingleScaler_0/EdgeDetector_0/q2_reg
  -------------------------------------------------------------------
                         required time                          7.019    
                         arrival time                          -4.011    
  -------------------------------------------------------------------
                         slack                                  3.009    

Slack (MET) :             3.012ns  (required time - arrival time)
  Source:                 Scaler_0/FSM_sequential_CurrentState_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Scaler_0/SINGLE_SCALER_GENERATE[24].SingleScaler_0/EdgeDetector_0/q1_reg/CLR
                            (recovery check against rising-edge clock CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        4.493ns  (logic 0.484ns (10.773%)  route 4.009ns (89.227%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.005ns = ( 6.995 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       1.431    -0.484    Scaler_0/SCALER_CLK
    SLICE_X5Y135                                                      r  Scaler_0/FSM_sequential_CurrentState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y135         FDRE (Prop_fdre_C_Q)         0.379    -0.105 r  Scaler_0/FSM_sequential_CurrentState_reg[2]/Q
                         net (fo=13, routed)          0.733     0.628    Scaler_0/SINGLE_SCALER_GENERATE[68].SingleScaler_0/EdgeDetector_0/out[2]
    SLICE_X5Y133         LUT4 (Prop_lut4_I0_O)        0.105     0.733 f  Scaler_0/SINGLE_SCALER_GENERATE[68].SingleScaler_0/EdgeDetector_0/q1_i_1/O
                         net (fo=1104, routed)        3.275     4.009    Scaler_0/SINGLE_SCALER_GENERATE[24].SingleScaler_0/EdgeDetector_0/RESET0_out
    SLICE_X13Y123        FDCE                                         f  Scaler_0/SINGLE_SCALER_GENERATE[24].SingleScaler_0/EdgeDetector_0/q1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.633     5.670    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       1.248     6.995    Scaler_0/SINGLE_SCALER_GENERATE[24].SingleScaler_0/EdgeDetector_0/SCALER_CLK
    SLICE_X13Y123                                                     r  Scaler_0/SINGLE_SCALER_GENERATE[24].SingleScaler_0/EdgeDetector_0/q1_reg/C
                         clock pessimism              0.403     7.398    
                         clock uncertainty           -0.047     7.351    
    SLICE_X13Y123        FDCE (Recov_fdce_C_CLR)     -0.331     7.020    Scaler_0/SINGLE_SCALER_GENERATE[24].SingleScaler_0/EdgeDetector_0/q1_reg
  -------------------------------------------------------------------
                         required time                          7.020    
                         arrival time                          -4.009    
  -------------------------------------------------------------------
                         slack                                  3.012    

Slack (MET) :             3.012ns  (required time - arrival time)
  Source:                 Scaler_0/FSM_sequential_CurrentState_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Scaler_0/SINGLE_SCALER_GENERATE[24].SingleScaler_0/EdgeDetector_0/q2_reg/CLR
                            (recovery check against rising-edge clock CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        4.493ns  (logic 0.484ns (10.773%)  route 4.009ns (89.227%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.005ns = ( 6.995 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       1.431    -0.484    Scaler_0/SCALER_CLK
    SLICE_X5Y135                                                      r  Scaler_0/FSM_sequential_CurrentState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y135         FDRE (Prop_fdre_C_Q)         0.379    -0.105 r  Scaler_0/FSM_sequential_CurrentState_reg[2]/Q
                         net (fo=13, routed)          0.733     0.628    Scaler_0/SINGLE_SCALER_GENERATE[68].SingleScaler_0/EdgeDetector_0/out[2]
    SLICE_X5Y133         LUT4 (Prop_lut4_I0_O)        0.105     0.733 f  Scaler_0/SINGLE_SCALER_GENERATE[68].SingleScaler_0/EdgeDetector_0/q1_i_1/O
                         net (fo=1104, routed)        3.275     4.009    Scaler_0/SINGLE_SCALER_GENERATE[24].SingleScaler_0/EdgeDetector_0/RESET0_out
    SLICE_X13Y123        FDCE                                         f  Scaler_0/SINGLE_SCALER_GENERATE[24].SingleScaler_0/EdgeDetector_0/q2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.633     5.670    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       1.248     6.995    Scaler_0/SINGLE_SCALER_GENERATE[24].SingleScaler_0/EdgeDetector_0/SCALER_CLK
    SLICE_X13Y123                                                     r  Scaler_0/SINGLE_SCALER_GENERATE[24].SingleScaler_0/EdgeDetector_0/q2_reg/C
                         clock pessimism              0.403     7.398    
                         clock uncertainty           -0.047     7.351    
    SLICE_X13Y123        FDCE (Recov_fdce_C_CLR)     -0.331     7.020    Scaler_0/SINGLE_SCALER_GENERATE[24].SingleScaler_0/EdgeDetector_0/q2_reg
  -------------------------------------------------------------------
                         required time                          7.020    
                         arrival time                          -4.009    
  -------------------------------------------------------------------
                         slack                                  3.012    

Slack (MET) :             3.012ns  (required time - arrival time)
  Source:                 Scaler_0/FSM_sequential_CurrentState_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Scaler_0/SINGLE_SCALER_GENERATE[29].SingleScaler_0/EdgeDetector_0/q1_reg/CLR
                            (recovery check against rising-edge clock CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        4.493ns  (logic 0.484ns (10.773%)  route 4.009ns (89.227%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.005ns = ( 6.995 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       1.431    -0.484    Scaler_0/SCALER_CLK
    SLICE_X5Y135                                                      r  Scaler_0/FSM_sequential_CurrentState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y135         FDRE (Prop_fdre_C_Q)         0.379    -0.105 r  Scaler_0/FSM_sequential_CurrentState_reg[2]/Q
                         net (fo=13, routed)          0.733     0.628    Scaler_0/SINGLE_SCALER_GENERATE[68].SingleScaler_0/EdgeDetector_0/out[2]
    SLICE_X5Y133         LUT4 (Prop_lut4_I0_O)        0.105     0.733 f  Scaler_0/SINGLE_SCALER_GENERATE[68].SingleScaler_0/EdgeDetector_0/q1_i_1/O
                         net (fo=1104, routed)        3.275     4.009    Scaler_0/SINGLE_SCALER_GENERATE[29].SingleScaler_0/EdgeDetector_0/RESET0_out
    SLICE_X13Y123        FDCE                                         f  Scaler_0/SINGLE_SCALER_GENERATE[29].SingleScaler_0/EdgeDetector_0/q1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.633     5.670    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       1.248     6.995    Scaler_0/SINGLE_SCALER_GENERATE[29].SingleScaler_0/EdgeDetector_0/SCALER_CLK
    SLICE_X13Y123                                                     r  Scaler_0/SINGLE_SCALER_GENERATE[29].SingleScaler_0/EdgeDetector_0/q1_reg/C
                         clock pessimism              0.403     7.398    
                         clock uncertainty           -0.047     7.351    
    SLICE_X13Y123        FDCE (Recov_fdce_C_CLR)     -0.331     7.020    Scaler_0/SINGLE_SCALER_GENERATE[29].SingleScaler_0/EdgeDetector_0/q1_reg
  -------------------------------------------------------------------
                         required time                          7.020    
                         arrival time                          -4.009    
  -------------------------------------------------------------------
                         slack                                  3.012    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.577ns  (arrival time - required time)
  Source:                 Scaler_0/FSM_sequential_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Scaler_0/SINGLE_SCALER_GENERATE[66].SingleScaler_0/EdgeDetector_0/q2_reg/CLR
                            (removal check against rising-edge clock CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.186ns (35.464%)  route 0.338ns (64.536%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       0.592    -0.519    Scaler_0/SCALER_CLK
    SLICE_X4Y133                                                      r  Scaler_0/FSM_sequential_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y133         FDRE (Prop_fdre_C_Q)         0.141    -0.378 f  Scaler_0/FSM_sequential_CurrentState_reg[1]/Q
                         net (fo=13, routed)          0.110    -0.268    Scaler_0/SINGLE_SCALER_GENERATE[68].SingleScaler_0/EdgeDetector_0/out[1]
    SLICE_X5Y133         LUT4 (Prop_lut4_I1_O)        0.045    -0.223 f  Scaler_0/SINGLE_SCALER_GENERATE[68].SingleScaler_0/EdgeDetector_0/q1_i_1/O
                         net (fo=1104, routed)        0.229     0.005    Scaler_0/SINGLE_SCALER_GENERATE[66].SingleScaler_0/EdgeDetector_0/RESET0_out
    SLICE_X3Y134         FDCE                                         f  Scaler_0/SINGLE_SCALER_GENERATE[66].SingleScaler_0/EdgeDetector_0/q2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       0.865    -0.755    Scaler_0/SINGLE_SCALER_GENERATE[66].SingleScaler_0/EdgeDetector_0/SCALER_CLK
    SLICE_X3Y134                                                      r  Scaler_0/SINGLE_SCALER_GENERATE[66].SingleScaler_0/EdgeDetector_0/q2_reg/C
                         clock pessimism              0.275    -0.480    
    SLICE_X3Y134         FDCE (Remov_fdce_C_CLR)     -0.092    -0.572    Scaler_0/SINGLE_SCALER_GENERATE[66].SingleScaler_0/EdgeDetector_0/q2_reg
  -------------------------------------------------------------------
                         required time                          0.572    
                         arrival time                           0.005    
  -------------------------------------------------------------------
                         slack                                  0.577    

Slack (MET) :             0.595ns  (arrival time - required time)
  Source:                 TriggerWidth_0/WidthAdjuster_GENERATE[18].Width_Adjuster_1/Delayer_0/Dff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TriggerWidth_0/WidthAdjuster_GENERATE[18].Width_Adjuster_1/trigger_s_reg_P/PRE
                            (removal check against rising-edge clock CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.226ns (41.655%)  route 0.317ns (58.345%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       0.562    -0.549    TriggerWidth_0/WidthAdjuster_GENERATE[18].Width_Adjuster_1/Delayer_0/SCALER_CLK
    SLICE_X39Y67                                                      r  TriggerWidth_0/WidthAdjuster_GENERATE[18].Width_Adjuster_1/Delayer_0/Dff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y67         FDRE (Prop_fdre_C_Q)         0.128    -0.421 r  TriggerWidth_0/WidthAdjuster_GENERATE[18].Width_Adjuster_1/Delayer_0/Dff_reg[1]/Q
                         net (fo=1, routed)           0.111    -0.311    TriggerWidth_0/WidthAdjuster_GENERATE[18].Width_Adjuster_1/Delayer_0/DOUT
    SLICE_X38Y66         LUT2 (Prop_lut2_I1_O)        0.098    -0.213 f  TriggerWidth_0/WidthAdjuster_GENERATE[18].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__36/O
                         net (fo=3, routed)           0.206    -0.007    TriggerWidth_0/WidthAdjuster_GENERATE[18].Width_Adjuster_1/n_0_Delayer_0
    SLICE_X35Y61         FDPE                                         f  TriggerWidth_0/WidthAdjuster_GENERATE[18].Width_Adjuster_1/trigger_s_reg_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       0.839    -0.781    TriggerWidth_0/WidthAdjuster_GENERATE[18].Width_Adjuster_1/SCALER_CLK
    SLICE_X35Y61                                                      r  TriggerWidth_0/WidthAdjuster_GENERATE[18].Width_Adjuster_1/trigger_s_reg_P/C
                         clock pessimism              0.275    -0.506    
    SLICE_X35Y61         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.601    TriggerWidth_0/WidthAdjuster_GENERATE[18].Width_Adjuster_1/trigger_s_reg_P
  -------------------------------------------------------------------
                         required time                          0.601    
                         arrival time                          -0.007    
  -------------------------------------------------------------------
                         slack                                  0.595    

Slack (MET) :             0.634ns  (arrival time - required time)
  Source:                 TriggerWidth_0/WidthAdjuster_GENERATE[14].Width_Adjuster_1/Delayer_0/Dff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TriggerWidth_0/WidthAdjuster_GENERATE[14].Width_Adjuster_1/trigger_s_reg_P/PRE
                            (removal check against rising-edge clock CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.186ns (32.276%)  route 0.390ns (67.724%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       0.564    -0.547    TriggerWidth_0/WidthAdjuster_GENERATE[14].Width_Adjuster_1/Delayer_0/SCALER_CLK
    SLICE_X43Y64                                                      r  TriggerWidth_0/WidthAdjuster_GENERATE[14].Width_Adjuster_1/Delayer_0/Dff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.406 r  TriggerWidth_0/WidthAdjuster_GENERATE[14].Width_Adjuster_1/Delayer_0/Dff_reg[1]/Q
                         net (fo=1, routed)           0.139    -0.267    TriggerWidth_0/WidthAdjuster_GENERATE[14].Width_Adjuster_1/Delayer_0/DOUT
    SLICE_X42Y64         LUT2 (Prop_lut2_I1_O)        0.045    -0.222 f  TriggerWidth_0/WidthAdjuster_GENERATE[14].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__28/O
                         net (fo=3, routed)           0.251     0.029    TriggerWidth_0/WidthAdjuster_GENERATE[14].Width_Adjuster_1/n_0_Delayer_0
    SLICE_X40Y64         FDPE                                         f  TriggerWidth_0/WidthAdjuster_GENERATE[14].Width_Adjuster_1/trigger_s_reg_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       0.835    -0.785    TriggerWidth_0/WidthAdjuster_GENERATE[14].Width_Adjuster_1/SCALER_CLK
    SLICE_X40Y64                                                      r  TriggerWidth_0/WidthAdjuster_GENERATE[14].Width_Adjuster_1/trigger_s_reg_P/C
                         clock pessimism              0.275    -0.510    
    SLICE_X40Y64         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.605    TriggerWidth_0/WidthAdjuster_GENERATE[14].Width_Adjuster_1/trigger_s_reg_P
  -------------------------------------------------------------------
                         required time                          0.605    
                         arrival time                           0.029    
  -------------------------------------------------------------------
                         slack                                  0.634    

Slack (MET) :             0.636ns  (arrival time - required time)
  Source:                 TriggerWidth_0/WidthAdjuster_GENERATE[9].Width_Adjuster_1/Delayer_0/Dff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TriggerWidth_0/WidthAdjuster_GENERATE[9].Width_Adjuster_1/trigger_s_reg_P/PRE
                            (removal check against rising-edge clock CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.209ns (36.293%)  route 0.367ns (63.707%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       0.570    -0.541    TriggerWidth_0/WidthAdjuster_GENERATE[9].Width_Adjuster_1/Delayer_0/SCALER_CLK
    SLICE_X30Y57                                                      r  TriggerWidth_0/WidthAdjuster_GENERATE[9].Width_Adjuster_1/Delayer_0/Dff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y57         FDRE (Prop_fdre_C_Q)         0.164    -0.377 r  TriggerWidth_0/WidthAdjuster_GENERATE[9].Width_Adjuster_1/Delayer_0/Dff_reg[1]/Q
                         net (fo=1, routed)           0.081    -0.296    TriggerWidth_0/WidthAdjuster_GENERATE[9].Width_Adjuster_1/Delayer_0/DOUT
    SLICE_X31Y57         LUT2 (Prop_lut2_I1_O)        0.045    -0.251 f  TriggerWidth_0/WidthAdjuster_GENERATE[9].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__18/O
                         net (fo=3, routed)           0.285     0.035    TriggerWidth_0/WidthAdjuster_GENERATE[9].Width_Adjuster_1/n_0_Delayer_0
    SLICE_X35Y60         FDPE                                         f  TriggerWidth_0/WidthAdjuster_GENERATE[9].Width_Adjuster_1/trigger_s_reg_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       0.839    -0.781    TriggerWidth_0/WidthAdjuster_GENERATE[9].Width_Adjuster_1/SCALER_CLK
    SLICE_X35Y60                                                      r  TriggerWidth_0/WidthAdjuster_GENERATE[9].Width_Adjuster_1/trigger_s_reg_P/C
                         clock pessimism              0.275    -0.506    
    SLICE_X35Y60         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.601    TriggerWidth_0/WidthAdjuster_GENERATE[9].Width_Adjuster_1/trigger_s_reg_P
  -------------------------------------------------------------------
                         required time                          0.601    
                         arrival time                           0.035    
  -------------------------------------------------------------------
                         slack                                  0.636    

Slack (MET) :             0.653ns  (arrival time - required time)
  Source:                 TriggerWidth_0/WidthAdjuster_GENERATE[7].Width_Adjuster_1/Delayer_0/Dff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TriggerWidth_0/WidthAdjuster_GENERATE[7].Width_Adjuster_1/trigger_s_reg_P/PRE
                            (removal check against rising-edge clock CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.186ns (32.433%)  route 0.387ns (67.567%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       0.567    -0.544    TriggerWidth_0/WidthAdjuster_GENERATE[7].Width_Adjuster_1/Delayer_0/SCALER_CLK
    SLICE_X39Y57                                                      r  TriggerWidth_0/WidthAdjuster_GENERATE[7].Width_Adjuster_1/Delayer_0/Dff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  TriggerWidth_0/WidthAdjuster_GENERATE[7].Width_Adjuster_1/Delayer_0/Dff_reg[1]/Q
                         net (fo=1, routed)           0.101    -0.303    TriggerWidth_0/WidthAdjuster_GENERATE[7].Width_Adjuster_1/Delayer_0/DOUT
    SLICE_X40Y57         LUT2 (Prop_lut2_I1_O)        0.045    -0.258 f  TriggerWidth_0/WidthAdjuster_GENERATE[7].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__14/O
                         net (fo=3, routed)           0.287     0.029    TriggerWidth_0/WidthAdjuster_GENERATE[7].Width_Adjuster_1/n_0_Delayer_0
    SLICE_X40Y60         FDPE                                         f  TriggerWidth_0/WidthAdjuster_GENERATE[7].Width_Adjuster_1/trigger_s_reg_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       0.838    -0.782    TriggerWidth_0/WidthAdjuster_GENERATE[7].Width_Adjuster_1/SCALER_CLK
    SLICE_X40Y60                                                      r  TriggerWidth_0/WidthAdjuster_GENERATE[7].Width_Adjuster_1/trigger_s_reg_P/C
                         clock pessimism              0.253    -0.529    
    SLICE_X40Y60         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.624    TriggerWidth_0/WidthAdjuster_GENERATE[7].Width_Adjuster_1/trigger_s_reg_P
  -------------------------------------------------------------------
                         required time                          0.624    
                         arrival time                           0.029    
  -------------------------------------------------------------------
                         slack                                  0.653    

Slack (MET) :             0.675ns  (arrival time - required time)
  Source:                 TriggerWidth_0/WidthAdjuster_GENERATE[8].Width_Adjuster_1/Delayer_0/Dff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TriggerWidth_0/WidthAdjuster_GENERATE[8].Width_Adjuster_1/trigger_s_reg_P/PRE
                            (removal check against rising-edge clock CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.618ns  (logic 0.186ns (30.088%)  route 0.432ns (69.912%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       0.567    -0.544    TriggerWidth_0/WidthAdjuster_GENERATE[8].Width_Adjuster_1/Delayer_0/SCALER_CLK
    SLICE_X45Y59                                                      r  TriggerWidth_0/WidthAdjuster_GENERATE[8].Width_Adjuster_1/Delayer_0/Dff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  TriggerWidth_0/WidthAdjuster_GENERATE[8].Width_Adjuster_1/Delayer_0/Dff_reg[1]/Q
                         net (fo=1, routed)           0.093    -0.311    TriggerWidth_0/WidthAdjuster_GENERATE[8].Width_Adjuster_1/Delayer_0/DOUT
    SLICE_X43Y59         LUT2 (Prop_lut2_I1_O)        0.045    -0.266 f  TriggerWidth_0/WidthAdjuster_GENERATE[8].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__16/O
                         net (fo=3, routed)           0.340     0.074    TriggerWidth_0/WidthAdjuster_GENERATE[8].Width_Adjuster_1/n_0_Delayer_0
    SLICE_X37Y61         FDPE                                         f  TriggerWidth_0/WidthAdjuster_GENERATE[8].Width_Adjuster_1/trigger_s_reg_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       0.839    -0.781    TriggerWidth_0/WidthAdjuster_GENERATE[8].Width_Adjuster_1/SCALER_CLK
    SLICE_X37Y61                                                      r  TriggerWidth_0/WidthAdjuster_GENERATE[8].Width_Adjuster_1/trigger_s_reg_P/C
                         clock pessimism              0.275    -0.506    
    SLICE_X37Y61         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.601    TriggerWidth_0/WidthAdjuster_GENERATE[8].Width_Adjuster_1/trigger_s_reg_P
  -------------------------------------------------------------------
                         required time                          0.601    
                         arrival time                           0.074    
  -------------------------------------------------------------------
                         slack                                  0.675    

Slack (MET) :             0.692ns  (arrival time - required time)
  Source:                 TriggerWidth_0/WidthAdjuster_GENERATE[5].Width_Adjuster_1/Delayer_0/Dff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TriggerWidth_0/WidthAdjuster_GENERATE[5].Width_Adjuster_1/trigger_s_reg_P/PRE
                            (removal check against rising-edge clock CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.636ns  (logic 0.186ns (29.236%)  route 0.450ns (70.764%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       0.562    -0.549    TriggerWidth_0/WidthAdjuster_GENERATE[5].Width_Adjuster_1/Delayer_0/SCALER_CLK
    SLICE_X45Y67                                                      r  TriggerWidth_0/WidthAdjuster_GENERATE[5].Width_Adjuster_1/Delayer_0/Dff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  TriggerWidth_0/WidthAdjuster_GENERATE[5].Width_Adjuster_1/Delayer_0/Dff_reg[1]/Q
                         net (fo=1, routed)           0.193    -0.215    TriggerWidth_0/WidthAdjuster_GENERATE[5].Width_Adjuster_1/Delayer_0/DOUT
    SLICE_X47Y66         LUT2 (Prop_lut2_I1_O)        0.045    -0.170 f  TriggerWidth_0/WidthAdjuster_GENERATE[5].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__10/O
                         net (fo=3, routed)           0.257     0.087    TriggerWidth_0/WidthAdjuster_GENERATE[5].Width_Adjuster_1/n_0_Delayer_0
    SLICE_X37Y65         FDPE                                         f  TriggerWidth_0/WidthAdjuster_GENERATE[5].Width_Adjuster_1/trigger_s_reg_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       0.835    -0.785    TriggerWidth_0/WidthAdjuster_GENERATE[5].Width_Adjuster_1/SCALER_CLK
    SLICE_X37Y65                                                      r  TriggerWidth_0/WidthAdjuster_GENERATE[5].Width_Adjuster_1/trigger_s_reg_P/C
                         clock pessimism              0.275    -0.510    
    SLICE_X37Y65         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.605    TriggerWidth_0/WidthAdjuster_GENERATE[5].Width_Adjuster_1/trigger_s_reg_P
  -------------------------------------------------------------------
                         required time                          0.605    
                         arrival time                           0.087    
  -------------------------------------------------------------------
                         slack                                  0.692    

Slack (MET) :             0.721ns  (arrival time - required time)
  Source:                 TriggerWidth_0/WidthAdjuster_GENERATE[12].Width_Adjuster_1/Delayer_0/Dff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TriggerWidth_0/WidthAdjuster_GENERATE[12].Width_Adjuster_1/trigger_s_reg_P/PRE
                            (removal check against rising-edge clock CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.639ns  (logic 0.186ns (29.088%)  route 0.453ns (70.912%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       0.566    -0.545    TriggerWidth_0/WidthAdjuster_GENERATE[12].Width_Adjuster_1/Delayer_0/SCALER_CLK
    SLICE_X39Y61                                                      r  TriggerWidth_0/WidthAdjuster_GENERATE[12].Width_Adjuster_1/Delayer_0/Dff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.404 r  TriggerWidth_0/WidthAdjuster_GENERATE[12].Width_Adjuster_1/Delayer_0/Dff_reg[1]/Q
                         net (fo=1, routed)           0.188    -0.217    TriggerWidth_0/WidthAdjuster_GENERATE[12].Width_Adjuster_1/Delayer_0/DOUT
    SLICE_X40Y62         LUT2 (Prop_lut2_I1_O)        0.045    -0.172 f  TriggerWidth_0/WidthAdjuster_GENERATE[12].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__24/O
                         net (fo=3, routed)           0.266     0.094    TriggerWidth_0/WidthAdjuster_GENERATE[12].Width_Adjuster_1/n_0_Delayer_0
    SLICE_X39Y64         FDPE                                         f  TriggerWidth_0/WidthAdjuster_GENERATE[12].Width_Adjuster_1/trigger_s_reg_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       0.835    -0.785    TriggerWidth_0/WidthAdjuster_GENERATE[12].Width_Adjuster_1/SCALER_CLK
    SLICE_X39Y64                                                      r  TriggerWidth_0/WidthAdjuster_GENERATE[12].Width_Adjuster_1/trigger_s_reg_P/C
                         clock pessimism              0.253    -0.532    
    SLICE_X39Y64         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.627    TriggerWidth_0/WidthAdjuster_GENERATE[12].Width_Adjuster_1/trigger_s_reg_P
  -------------------------------------------------------------------
                         required time                          0.627    
                         arrival time                           0.094    
  -------------------------------------------------------------------
                         slack                                  0.721    

Slack (MET) :             0.733ns  (arrival time - required time)
  Source:                 TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_1/Delayer_0/Dff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_1/trigger_s_reg_P/PRE
                            (removal check against rising-edge clock CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.186ns (26.699%)  route 0.511ns (73.301%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       0.564    -0.547    TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_1/Delayer_0/SCALER_CLK
    SLICE_X43Y64                                                      r  TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_1/Delayer_0/Dff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.406 r  TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_1/Delayer_0/Dff_reg[1]/Q
                         net (fo=1, routed)           0.223    -0.183    TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_1/Delayer_0/DOUT
    SLICE_X42Y64         LUT2 (Prop_lut2_I1_O)        0.045    -0.138 f  TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__2/O
                         net (fo=3, routed)           0.287     0.149    TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_1/n_0_Delayer_0
    SLICE_X30Y68         FDPE                                         f  TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_1/trigger_s_reg_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       0.833    -0.787    TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_1/SCALER_CLK
    SLICE_X30Y68                                                      r  TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_1/trigger_s_reg_P/C
                         clock pessimism              0.275    -0.512    
    SLICE_X30Y68         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.583    TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_1/trigger_s_reg_P
  -------------------------------------------------------------------
                         required time                          0.583    
                         arrival time                           0.149    
  -------------------------------------------------------------------
                         slack                                  0.733    

Slack (MET) :             0.743ns  (arrival time - required time)
  Source:                 TriggerWidth_0/WidthAdjuster_GENERATE[19].Width_Adjuster_0/Delayer_0/Dff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TriggerWidth_0/WidthAdjuster_GENERATE[19].Width_Adjuster_0/trigger_s_reg_P/PRE
                            (removal check against rising-edge clock CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.708ns  (logic 0.186ns (26.269%)  route 0.522ns (73.731%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       0.556    -0.555    TriggerWidth_0/WidthAdjuster_GENERATE[19].Width_Adjuster_0/Delayer_0/SCALER_CLK
    SLICE_X39Y73                                                      r  TriggerWidth_0/WidthAdjuster_GENERATE[19].Width_Adjuster_0/Delayer_0/Dff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.414 r  TriggerWidth_0/WidthAdjuster_GENERATE[19].Width_Adjuster_0/Delayer_0/Dff_reg[1]/Q
                         net (fo=1, routed)           0.248    -0.166    TriggerWidth_0/WidthAdjuster_GENERATE[19].Width_Adjuster_0/Delayer_0/DOUT
    SLICE_X38Y75         LUT2 (Prop_lut2_I1_O)        0.045    -0.121 f  TriggerWidth_0/WidthAdjuster_GENERATE[19].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__37/O
                         net (fo=3, routed)           0.274     0.153    TriggerWidth_0/WidthAdjuster_GENERATE[19].Width_Adjuster_0/n_0_Delayer_0
    SLICE_X34Y73         FDPE                                         f  TriggerWidth_0/WidthAdjuster_GENERATE[19].Width_Adjuster_0/trigger_s_reg_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       0.826    -0.794    TriggerWidth_0/WidthAdjuster_GENERATE[19].Width_Adjuster_0/SCALER_CLK
    SLICE_X34Y73                                                      r  TriggerWidth_0/WidthAdjuster_GENERATE[19].Width_Adjuster_0/trigger_s_reg_P/C
                         clock pessimism              0.275    -0.519    
    SLICE_X34Y73         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.590    TriggerWidth_0/WidthAdjuster_GENERATE[19].Width_Adjuster_0/trigger_s_reg_P
  -------------------------------------------------------------------
                         required time                          0.590    
                         arrival time                           0.153    
  -------------------------------------------------------------------
                         slack                                  0.743    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLK_25M
  To Clock:  CLK_25M

Setup :            0  Failing Endpoints,  Worst Slack       32.893ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.125ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.893ns  (required time - arrival time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/bank1LastWrAddr_1/CLR
                            (recovery check against rising-edge clock CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25M rise@40.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        6.630ns  (logic 0.398ns (6.003%)  route 6.232ns (93.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.260ns = ( 39.740 - 40.000 ) 
    Source Clock Delay      (SCD):    0.152ns
    Clock Pessimism Removal (CPR):    0.439ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.059ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        1.360     0.152    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X62Y147                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y147        FDPE (Prop_fdpe_C_Q)         0.398     0.550 f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=920, routed)         6.232     6.782    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X79Y112        FDCE                                         f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/bank1LastWrAddr_1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)   40.000    40.000 r  
    D18                                               0.000    40.000 r  EXTCLK50M
                         net (fo=0)                   0.000    40.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    41.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    42.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    36.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858    36.895    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    36.968 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.373    38.341    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.077    38.418 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        1.322    39.740    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X79Y112                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/bank1LastWrAddr_1/C
                         clock pessimism              0.439    40.179    
                         clock uncertainty           -0.046    40.133    
    SLICE_X79Y112        FDCE (Recov_fdce_C_CLR)     -0.458    39.675    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/bank1LastWrAddr_1
  -------------------------------------------------------------------
                         required time                         39.675    
                         arrival time                          -6.782    
  -------------------------------------------------------------------
                         slack                                 32.893    

Slack (MET) :             32.893ns  (required time - arrival time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/bank1LastWrAddr_10/CLR
                            (recovery check against rising-edge clock CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25M rise@40.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        6.630ns  (logic 0.398ns (6.003%)  route 6.232ns (93.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.260ns = ( 39.740 - 40.000 ) 
    Source Clock Delay      (SCD):    0.152ns
    Clock Pessimism Removal (CPR):    0.439ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.059ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        1.360     0.152    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X62Y147                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y147        FDPE (Prop_fdpe_C_Q)         0.398     0.550 f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=920, routed)         6.232     6.782    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X79Y112        FDCE                                         f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/bank1LastWrAddr_10/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)   40.000    40.000 r  
    D18                                               0.000    40.000 r  EXTCLK50M
                         net (fo=0)                   0.000    40.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    41.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    42.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    36.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858    36.895    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    36.968 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.373    38.341    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.077    38.418 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        1.322    39.740    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X79Y112                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/bank1LastWrAddr_10/C
                         clock pessimism              0.439    40.179    
                         clock uncertainty           -0.046    40.133    
    SLICE_X79Y112        FDCE (Recov_fdce_C_CLR)     -0.458    39.675    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/bank1LastWrAddr_10
  -------------------------------------------------------------------
                         required time                         39.675    
                         arrival time                          -6.782    
  -------------------------------------------------------------------
                         slack                                 32.893    

Slack (MET) :             32.893ns  (required time - arrival time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/bank1LastWrAddr_3/CLR
                            (recovery check against rising-edge clock CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25M rise@40.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        6.630ns  (logic 0.398ns (6.003%)  route 6.232ns (93.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.260ns = ( 39.740 - 40.000 ) 
    Source Clock Delay      (SCD):    0.152ns
    Clock Pessimism Removal (CPR):    0.439ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.059ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        1.360     0.152    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X62Y147                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y147        FDPE (Prop_fdpe_C_Q)         0.398     0.550 f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=920, routed)         6.232     6.782    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X79Y112        FDCE                                         f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/bank1LastWrAddr_3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)   40.000    40.000 r  
    D18                                               0.000    40.000 r  EXTCLK50M
                         net (fo=0)                   0.000    40.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    41.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    42.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    36.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858    36.895    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    36.968 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.373    38.341    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.077    38.418 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        1.322    39.740    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X79Y112                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/bank1LastWrAddr_3/C
                         clock pessimism              0.439    40.179    
                         clock uncertainty           -0.046    40.133    
    SLICE_X79Y112        FDCE (Recov_fdce_C_CLR)     -0.458    39.675    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/bank1LastWrAddr_3
  -------------------------------------------------------------------
                         required time                         39.675    
                         arrival time                          -6.782    
  -------------------------------------------------------------------
                         slack                                 32.893    

Slack (MET) :             32.893ns  (required time - arrival time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/bank1LastWrAddr_4/CLR
                            (recovery check against rising-edge clock CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25M rise@40.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        6.630ns  (logic 0.398ns (6.003%)  route 6.232ns (93.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.260ns = ( 39.740 - 40.000 ) 
    Source Clock Delay      (SCD):    0.152ns
    Clock Pessimism Removal (CPR):    0.439ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.059ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        1.360     0.152    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X62Y147                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y147        FDPE (Prop_fdpe_C_Q)         0.398     0.550 f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=920, routed)         6.232     6.782    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X79Y112        FDCE                                         f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/bank1LastWrAddr_4/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)   40.000    40.000 r  
    D18                                               0.000    40.000 r  EXTCLK50M
                         net (fo=0)                   0.000    40.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    41.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    42.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    36.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858    36.895    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    36.968 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.373    38.341    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.077    38.418 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        1.322    39.740    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X79Y112                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/bank1LastWrAddr_4/C
                         clock pessimism              0.439    40.179    
                         clock uncertainty           -0.046    40.133    
    SLICE_X79Y112        FDCE (Recov_fdce_C_CLR)     -0.458    39.675    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/bank1LastWrAddr_4
  -------------------------------------------------------------------
                         required time                         39.675    
                         arrival time                          -6.782    
  -------------------------------------------------------------------
                         slack                                 32.893    

Slack (MET) :             32.893ns  (required time - arrival time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/bank1LastWrAddr_8/CLR
                            (recovery check against rising-edge clock CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25M rise@40.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        6.630ns  (logic 0.398ns (6.003%)  route 6.232ns (93.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.260ns = ( 39.740 - 40.000 ) 
    Source Clock Delay      (SCD):    0.152ns
    Clock Pessimism Removal (CPR):    0.439ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.059ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        1.360     0.152    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X62Y147                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y147        FDPE (Prop_fdpe_C_Q)         0.398     0.550 f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=920, routed)         6.232     6.782    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X79Y112        FDCE                                         f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/bank1LastWrAddr_8/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)   40.000    40.000 r  
    D18                                               0.000    40.000 r  EXTCLK50M
                         net (fo=0)                   0.000    40.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    41.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    42.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    36.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858    36.895    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    36.968 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.373    38.341    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.077    38.418 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        1.322    39.740    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X79Y112                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/bank1LastWrAddr_8/C
                         clock pessimism              0.439    40.179    
                         clock uncertainty           -0.046    40.133    
    SLICE_X79Y112        FDCE (Recov_fdce_C_CLR)     -0.458    39.675    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/bank1LastWrAddr_8
  -------------------------------------------------------------------
                         required time                         39.675    
                         arrival time                          -6.782    
  -------------------------------------------------------------------
                         slack                                 32.893    

Slack (MET) :             32.911ns  (required time - arrival time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/bank1LastWrAddr_0/CLR
                            (recovery check against rising-edge clock CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25M rise@40.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        6.610ns  (logic 0.398ns (6.022%)  route 6.212ns (93.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.262ns = ( 39.738 - 40.000 ) 
    Source Clock Delay      (SCD):    0.152ns
    Clock Pessimism Removal (CPR):    0.439ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.059ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        1.360     0.152    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X62Y147                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y147        FDPE (Prop_fdpe_C_Q)         0.398     0.550 f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=920, routed)         6.212     6.762    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X79Y114        FDCE                                         f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/bank1LastWrAddr_0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)   40.000    40.000 r  
    D18                                               0.000    40.000 r  EXTCLK50M
                         net (fo=0)                   0.000    40.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    41.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    42.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    36.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858    36.895    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    36.968 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.373    38.341    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.077    38.418 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        1.320    39.738    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X79Y114                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/bank1LastWrAddr_0/C
                         clock pessimism              0.439    40.177    
                         clock uncertainty           -0.046    40.131    
    SLICE_X79Y114        FDCE (Recov_fdce_C_CLR)     -0.458    39.673    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/bank1LastWrAddr_0
  -------------------------------------------------------------------
                         required time                         39.673    
                         arrival time                          -6.762    
  -------------------------------------------------------------------
                         slack                                 32.911    

Slack (MET) :             32.911ns  (required time - arrival time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/bank1LastWrAddr_2/CLR
                            (recovery check against rising-edge clock CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25M rise@40.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        6.610ns  (logic 0.398ns (6.022%)  route 6.212ns (93.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.262ns = ( 39.738 - 40.000 ) 
    Source Clock Delay      (SCD):    0.152ns
    Clock Pessimism Removal (CPR):    0.439ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.059ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        1.360     0.152    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X62Y147                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y147        FDPE (Prop_fdpe_C_Q)         0.398     0.550 f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=920, routed)         6.212     6.762    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X79Y114        FDCE                                         f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/bank1LastWrAddr_2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)   40.000    40.000 r  
    D18                                               0.000    40.000 r  EXTCLK50M
                         net (fo=0)                   0.000    40.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    41.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    42.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    36.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858    36.895    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    36.968 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.373    38.341    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.077    38.418 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        1.320    39.738    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X79Y114                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/bank1LastWrAddr_2/C
                         clock pessimism              0.439    40.177    
                         clock uncertainty           -0.046    40.131    
    SLICE_X79Y114        FDCE (Recov_fdce_C_CLR)     -0.458    39.673    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/bank1LastWrAddr_2
  -------------------------------------------------------------------
                         required time                         39.673    
                         arrival time                          -6.762    
  -------------------------------------------------------------------
                         slack                                 32.911    

Slack (MET) :             32.911ns  (required time - arrival time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/bank1LastWrAddr_5/CLR
                            (recovery check against rising-edge clock CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25M rise@40.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        6.610ns  (logic 0.398ns (6.022%)  route 6.212ns (93.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.262ns = ( 39.738 - 40.000 ) 
    Source Clock Delay      (SCD):    0.152ns
    Clock Pessimism Removal (CPR):    0.439ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.059ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        1.360     0.152    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X62Y147                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y147        FDPE (Prop_fdpe_C_Q)         0.398     0.550 f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=920, routed)         6.212     6.762    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X79Y114        FDCE                                         f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/bank1LastWrAddr_5/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)   40.000    40.000 r  
    D18                                               0.000    40.000 r  EXTCLK50M
                         net (fo=0)                   0.000    40.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    41.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    42.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    36.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858    36.895    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    36.968 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.373    38.341    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.077    38.418 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        1.320    39.738    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X79Y114                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/bank1LastWrAddr_5/C
                         clock pessimism              0.439    40.177    
                         clock uncertainty           -0.046    40.131    
    SLICE_X79Y114        FDCE (Recov_fdce_C_CLR)     -0.458    39.673    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/bank1LastWrAddr_5
  -------------------------------------------------------------------
                         required time                         39.673    
                         arrival time                          -6.762    
  -------------------------------------------------------------------
                         slack                                 32.911    

Slack (MET) :             32.911ns  (required time - arrival time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/bank1LastWrAddr_6/CLR
                            (recovery check against rising-edge clock CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25M rise@40.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        6.610ns  (logic 0.398ns (6.022%)  route 6.212ns (93.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.262ns = ( 39.738 - 40.000 ) 
    Source Clock Delay      (SCD):    0.152ns
    Clock Pessimism Removal (CPR):    0.439ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.059ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        1.360     0.152    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X62Y147                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y147        FDPE (Prop_fdpe_C_Q)         0.398     0.550 f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=920, routed)         6.212     6.762    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X79Y114        FDCE                                         f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/bank1LastWrAddr_6/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)   40.000    40.000 r  
    D18                                               0.000    40.000 r  EXTCLK50M
                         net (fo=0)                   0.000    40.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    41.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    42.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    36.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858    36.895    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    36.968 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.373    38.341    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.077    38.418 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        1.320    39.738    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X79Y114                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/bank1LastWrAddr_6/C
                         clock pessimism              0.439    40.177    
                         clock uncertainty           -0.046    40.131    
    SLICE_X79Y114        FDCE (Recov_fdce_C_CLR)     -0.458    39.673    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/bank1LastWrAddr_6
  -------------------------------------------------------------------
                         required time                         39.673    
                         arrival time                          -6.762    
  -------------------------------------------------------------------
                         slack                                 32.911    

Slack (MET) :             32.911ns  (required time - arrival time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/bank1LastWrAddr_7/CLR
                            (recovery check against rising-edge clock CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25M rise@40.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        6.610ns  (logic 0.398ns (6.022%)  route 6.212ns (93.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.262ns = ( 39.738 - 40.000 ) 
    Source Clock Delay      (SCD):    0.152ns
    Clock Pessimism Removal (CPR):    0.439ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.059ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        1.360     0.152    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X62Y147                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y147        FDPE (Prop_fdpe_C_Q)         0.398     0.550 f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=920, routed)         6.212     6.762    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X79Y114        FDCE                                         f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/bank1LastWrAddr_7/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)   40.000    40.000 r  
    D18                                               0.000    40.000 r  EXTCLK50M
                         net (fo=0)                   0.000    40.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    41.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    42.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    36.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858    36.895    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    36.968 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.373    38.341    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.077    38.418 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        1.320    39.738    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X79Y114                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/bank1LastWrAddr_7/C
                         clock pessimism              0.439    40.177    
                         clock uncertainty           -0.046    40.131    
    SLICE_X79Y114        FDCE (Recov_fdce_C_CLR)     -0.458    39.673    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/bank1LastWrAddr_7
  -------------------------------------------------------------------
                         required time                         39.673    
                         arrival time                          -6.762    
  -------------------------------------------------------------------
                         slack                                 32.911    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_REG/fcsCal_16/CLR
                            (removal check against rising-edge clock CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25M rise@0.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.148ns (41.521%)  route 0.208ns (58.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.447ns
    Source Clock Delay      (SCD):    -0.323ns
    Clock Pessimism Removal (CPR):    -0.475ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        0.563    -0.323    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X62Y147                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y147        FDPE (Prop_fdpe_C_Q)         0.148    -0.175 f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=920, routed)         0.208     0.034    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X62Y153        FDCE                                         f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_REG/fcsCal_16/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        0.919    -0.447    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X62Y153                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_REG/fcsCal_16/C
                         clock pessimism              0.475     0.029    
    SLICE_X62Y153        FDCE (Remov_fdce_C_CLR)     -0.120    -0.091    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_REG/fcsCal_16
  -------------------------------------------------------------------
                         required time                          0.091    
                         arrival time                           0.034    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_REG/fcsCal_4/CLR
                            (removal check against rising-edge clock CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25M rise@0.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.148ns (41.521%)  route 0.208ns (58.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.447ns
    Source Clock Delay      (SCD):    -0.323ns
    Clock Pessimism Removal (CPR):    -0.475ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        0.563    -0.323    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X62Y147                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y147        FDPE (Prop_fdpe_C_Q)         0.148    -0.175 f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=920, routed)         0.208     0.034    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X62Y153        FDCE                                         f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_REG/fcsCal_4/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        0.919    -0.447    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X62Y153                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_REG/fcsCal_4/C
                         clock pessimism              0.475     0.029    
    SLICE_X62Y153        FDCE (Remov_fdce_C_CLR)     -0.120    -0.091    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_REG/fcsCal_4
  -------------------------------------------------------------------
                         required time                          0.091    
                         arrival time                           0.034    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_REG/fcsCal_15/PRE
                            (removal check against rising-edge clock CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25M rise@0.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.148ns (41.521%)  route 0.208ns (58.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.447ns
    Source Clock Delay      (SCD):    -0.323ns
    Clock Pessimism Removal (CPR):    -0.475ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        0.563    -0.323    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X62Y147                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y147        FDPE (Prop_fdpe_C_Q)         0.148    -0.175 f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=920, routed)         0.208     0.034    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X62Y153        FDPE                                         f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_REG/fcsCal_15/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        0.919    -0.447    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X62Y153                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_REG/fcsCal_15/C
                         clock pessimism              0.475     0.029    
    SLICE_X62Y153        FDPE (Remov_fdpe_C_PRE)     -0.124    -0.095    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_REG/fcsCal_15
  -------------------------------------------------------------------
                         required time                          0.095    
                         arrival time                           0.034    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_REG/fcsCal_7/PRE
                            (removal check against rising-edge clock CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25M rise@0.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.148ns (41.521%)  route 0.208ns (58.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.447ns
    Source Clock Delay      (SCD):    -0.323ns
    Clock Pessimism Removal (CPR):    -0.475ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        0.563    -0.323    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X62Y147                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y147        FDPE (Prop_fdpe_C_Q)         0.148    -0.175 f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=920, routed)         0.208     0.034    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X62Y153        FDPE                                         f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_REG/fcsCal_7/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        0.919    -0.447    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X62Y153                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_REG/fcsCal_7/C
                         clock pessimism              0.475     0.029    
    SLICE_X62Y153        FDPE (Remov_fdpe_C_PRE)     -0.124    -0.095    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_REG/fcsCal_7
  -------------------------------------------------------------------
                         required time                          0.095    
                         arrival time                           0.034    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX36Data_0/CLR
                            (removal check against rising-edge clock CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25M rise@0.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.148ns (41.521%)  route 0.208ns (58.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.447ns
    Source Clock Delay      (SCD):    -0.323ns
    Clock Pessimism Removal (CPR):    -0.475ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        0.563    -0.323    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X62Y147                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y147        FDPE (Prop_fdpe_C_Q)         0.148    -0.175 f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=920, routed)         0.208     0.034    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X63Y153        FDCE                                         f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX36Data_0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        0.919    -0.447    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X63Y153                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX36Data_0/C
                         clock pessimism              0.475     0.029    
    SLICE_X63Y153        FDCE (Remov_fdce_C_CLR)     -0.145    -0.116    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX36Data_0
  -------------------------------------------------------------------
                         required time                          0.116    
                         arrival time                           0.034    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX36Data_6/CLR
                            (removal check against rising-edge clock CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25M rise@0.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.148ns (41.521%)  route 0.208ns (58.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.447ns
    Source Clock Delay      (SCD):    -0.323ns
    Clock Pessimism Removal (CPR):    -0.475ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        0.563    -0.323    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X62Y147                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y147        FDPE (Prop_fdpe_C_Q)         0.148    -0.175 f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=920, routed)         0.208     0.034    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X63Y153        FDCE                                         f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX36Data_6/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        0.919    -0.447    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X63Y153                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX36Data_6/C
                         clock pessimism              0.475     0.029    
    SLICE_X63Y153        FDCE (Remov_fdce_C_CLR)     -0.145    -0.116    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX36Data_6
  -------------------------------------------------------------------
                         required time                          0.116    
                         arrival time                           0.034    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.431ns  (arrival time - required time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_REG/protect/CLR
                            (removal check against rising-edge clock CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25M rise@0.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.148ns (45.323%)  route 0.179ns (54.677%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.532ns
    Source Clock Delay      (SCD):    -0.323ns
    Clock Pessimism Removal (CPR):    -0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        0.563    -0.323    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X62Y147                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y147        FDPE (Prop_fdpe_C_Q)         0.148    -0.175 f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=920, routed)         0.179     0.004    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X62Y148        FDCE                                         f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_REG/protect/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        0.833    -0.532    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X62Y148                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_REG/protect/C
                         clock pessimism              0.225    -0.307    
    SLICE_X62Y148        FDCE (Remov_fdce_C_CLR)     -0.120    -0.427    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_REG/protect
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                           0.004    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.456ns  (arrival time - required time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX37Data_2/CLR
                            (removal check against rising-edge clock CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25M rise@0.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.148ns (45.323%)  route 0.179ns (54.677%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.532ns
    Source Clock Delay      (SCD):    -0.323ns
    Clock Pessimism Removal (CPR):    -0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        0.563    -0.323    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X62Y147                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y147        FDPE (Prop_fdpe_C_Q)         0.148    -0.175 f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=920, routed)         0.179     0.004    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X63Y148        FDCE                                         f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX37Data_2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        0.833    -0.532    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X63Y148                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX37Data_2/C
                         clock pessimism              0.225    -0.307    
    SLICE_X63Y148        FDCE (Remov_fdce_C_CLR)     -0.145    -0.452    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX37Data_2
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                           0.004    
  -------------------------------------------------------------------
                         slack                                  0.456    

Slack (MET) :             0.456ns  (arrival time - required time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX37Data_5/CLR
                            (removal check against rising-edge clock CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25M rise@0.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.148ns (45.323%)  route 0.179ns (54.677%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.532ns
    Source Clock Delay      (SCD):    -0.323ns
    Clock Pessimism Removal (CPR):    -0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        0.563    -0.323    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X62Y147                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y147        FDPE (Prop_fdpe_C_Q)         0.148    -0.175 f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=920, routed)         0.179     0.004    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X63Y148        FDCE                                         f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX37Data_5/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        0.833    -0.532    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X63Y148                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX37Data_5/C
                         clock pessimism              0.225    -0.307    
    SLICE_X63Y148        FDCE (Remov_fdce_C_CLR)     -0.145    -0.452    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX37Data_5
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                           0.004    
  -------------------------------------------------------------------
                         slack                                  0.456    

Slack (MET) :             0.486ns  (arrival time - required time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX36Data_2/CLR
                            (removal check against rising-edge clock CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25M rise@0.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.148ns (39.051%)  route 0.231ns (60.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.531ns
    Source Clock Delay      (SCD):    -0.323ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        0.563    -0.323    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X62Y147                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y147        FDPE (Prop_fdpe_C_Q)         0.148    -0.175 f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=920, routed)         0.231     0.056    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X67Y147        FDCE                                         f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX36Data_2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        0.835    -0.531    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X67Y147                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX36Data_2/C
                         clock pessimism              0.246    -0.285    
    SLICE_X67Y147        FDCE (Remov_fdce_C_CLR)     -0.145    -0.430    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX36Data_2
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                           0.056    
  -------------------------------------------------------------------
                         slack                                  0.486    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLK_500M
  To Clock:  CLK_500M

Setup :            2  Failing Endpoints,  Worst Slack       -0.673ns,  Total Violation       -1.329ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.541ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.673ns  (required time - arrival time)
  Source:                 TriggerManager_0/SynchEdgeDetector_IsDaqMode/Synchronizer_0/DoubleFFSynchronizerFF2/C
                            (rising edge-triggered cell FDCE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            TriggerManager_0/HoldExpander_0/EdgeDetector_HOLD/q1_reg/CLR
                            (recovery check against rising-edge clock CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.000ns  (CLK_500M rise@2.000ns - CLK_500M rise@0.000ns)
  Data Path Delay:        2.267ns  (logic 0.590ns (26.030%)  route 1.677ns (73.970%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.836ns = ( 1.164 - 2.000 ) 
    Source Clock Delay      (SCD):    -0.391ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.043ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.047ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=91, routed)          1.524    -0.391    TriggerManager_0/SynchEdgeDetector_IsDaqMode/Synchronizer_0/FAST_CLK
    SLICE_X24Y17                                                      r  TriggerManager_0/SynchEdgeDetector_IsDaqMode/Synchronizer_0/DoubleFFSynchronizerFF2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y17         FDCE (Prop_fdce_C_Q)         0.348    -0.043 f  TriggerManager_0/SynchEdgeDetector_IsDaqMode/Synchronizer_0/DoubleFFSynchronizerFF2/Q
                         net (fo=3, routed)           1.257     1.214    TriggerManager_0/SynchEdgeDetector_IsDaqMode/Synchronizer_0/DOUT
    SLICE_X18Y46         LUT3 (Prop_lut3_I2_O)        0.242     1.456 f  TriggerManager_0/SynchEdgeDetector_IsDaqMode/Synchronizer_0/q1_i_1__3/O
                         net (fo=3, routed)           0.420     1.875    TriggerManager_0/HoldExpander_0/EdgeDetector_HOLD/RESET1_out
    SLICE_X19Y46         FDCE                                         f  TriggerManager_0/HoldExpander_0/EdgeDetector_HOLD/q1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_500M rise edge)
                                                      2.000     2.000 r  
    D18                                               0.000     2.000 r  EXTCLK50M
                         net (fo=0)                   0.000     2.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     3.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     4.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.365    -1.963 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           1.633    -0.330    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.077    -0.253 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=91, routed)          1.417     1.164    TriggerManager_0/HoldExpander_0/EdgeDetector_HOLD/FAST_CLK
    SLICE_X19Y46                                                      r  TriggerManager_0/HoldExpander_0/EdgeDetector_HOLD/q1_reg/C
                         clock pessimism              0.412     1.576    
                         clock uncertainty           -0.043     1.533    
    SLICE_X19Y46         FDCE (Recov_fdce_C_CLR)     -0.331     1.202    TriggerManager_0/HoldExpander_0/EdgeDetector_HOLD/q1_reg
  -------------------------------------------------------------------
                         required time                          1.202    
                         arrival time                          -1.875    
  -------------------------------------------------------------------
                         slack                                 -0.673    

Slack (VIOLATED) :        -0.656ns  (required time - arrival time)
  Source:                 TriggerManager_0/SynchEdgeDetector_IsDaqMode/Synchronizer_0/DoubleFFSynchronizerFF2/C
                            (rising edge-triggered cell FDCE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            TriggerManager_0/HoldExpander_0/EdgeDetector_HOLD/q2_reg/CLR
                            (recovery check against rising-edge clock CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.000ns  (CLK_500M rise@2.000ns - CLK_500M rise@0.000ns)
  Data Path Delay:        2.249ns  (logic 0.590ns (26.238%)  route 1.659ns (73.762%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.837ns = ( 1.163 - 2.000 ) 
    Source Clock Delay      (SCD):    -0.391ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.043ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.047ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=91, routed)          1.524    -0.391    TriggerManager_0/SynchEdgeDetector_IsDaqMode/Synchronizer_0/FAST_CLK
    SLICE_X24Y17                                                      r  TriggerManager_0/SynchEdgeDetector_IsDaqMode/Synchronizer_0/DoubleFFSynchronizerFF2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y17         FDCE (Prop_fdce_C_Q)         0.348    -0.043 f  TriggerManager_0/SynchEdgeDetector_IsDaqMode/Synchronizer_0/DoubleFFSynchronizerFF2/Q
                         net (fo=3, routed)           1.257     1.214    TriggerManager_0/SynchEdgeDetector_IsDaqMode/Synchronizer_0/DOUT
    SLICE_X18Y46         LUT3 (Prop_lut3_I2_O)        0.242     1.456 f  TriggerManager_0/SynchEdgeDetector_IsDaqMode/Synchronizer_0/q1_i_1__3/O
                         net (fo=3, routed)           0.402     1.857    TriggerManager_0/HoldExpander_0/EdgeDetector_HOLD/RESET1_out
    SLICE_X22Y46         FDCE                                         f  TriggerManager_0/HoldExpander_0/EdgeDetector_HOLD/q2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_500M rise edge)
                                                      2.000     2.000 r  
    D18                                               0.000     2.000 r  EXTCLK50M
                         net (fo=0)                   0.000     2.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     3.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     4.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.365    -1.963 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           1.633    -0.330    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.077    -0.253 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=91, routed)          1.416     1.163    TriggerManager_0/HoldExpander_0/EdgeDetector_HOLD/FAST_CLK
    SLICE_X22Y46                                                      r  TriggerManager_0/HoldExpander_0/EdgeDetector_HOLD/q2_reg/C
                         clock pessimism              0.412     1.575    
                         clock uncertainty           -0.043     1.532    
    SLICE_X22Y46         FDCE (Recov_fdce_C_CLR)     -0.331     1.201    TriggerManager_0/HoldExpander_0/EdgeDetector_HOLD/q2_reg
  -------------------------------------------------------------------
                         required time                          1.201    
                         arrival time                          -1.857    
  -------------------------------------------------------------------
                         slack                                 -0.656    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.541ns  (arrival time - required time)
  Source:                 TriggerManager_0/SynchEdgeDetector_IsDaqMode/DelayedDin_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            TriggerManager_0/HoldExpander_0/EdgeDetector_HOLD/q2_reg/CLR
                            (removal check against rising-edge clock CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_500M rise@0.000ns - CLK_500M rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.186ns (38.285%)  route 0.300ns (61.715%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.704ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=91, routed)          0.641    -0.470    TriggerManager_0/SynchEdgeDetector_IsDaqMode/FAST_CLK
    SLICE_X19Y47                                                      r  TriggerManager_0/SynchEdgeDetector_IsDaqMode/DelayedDin_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y47         FDCE (Prop_fdce_C_Q)         0.141    -0.329 r  TriggerManager_0/SynchEdgeDetector_IsDaqMode/DelayedDin_reg/Q
                         net (fo=2, routed)           0.122    -0.207    TriggerManager_0/SynchEdgeDetector_IsDaqMode/Synchronizer_0/DelayedDin
    SLICE_X18Y46         LUT3 (Prop_lut3_I1_O)        0.045    -0.162 f  TriggerManager_0/SynchEdgeDetector_IsDaqMode/Synchronizer_0/q1_i_1__3/O
                         net (fo=3, routed)           0.178     0.016    TriggerManager_0/HoldExpander_0/EdgeDetector_HOLD/RESET1_out
    SLICE_X22Y46         FDCE                                         f  TriggerManager_0/HoldExpander_0/EdgeDetector_HOLD/q2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=91, routed)          0.916    -0.704    TriggerManager_0/HoldExpander_0/EdgeDetector_HOLD/FAST_CLK
    SLICE_X22Y46                                                      r  TriggerManager_0/HoldExpander_0/EdgeDetector_HOLD/q2_reg/C
                         clock pessimism              0.271    -0.433    
    SLICE_X22Y46         FDCE (Remov_fdce_C_CLR)     -0.092    -0.525    TriggerManager_0/HoldExpander_0/EdgeDetector_HOLD/q2_reg
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                           0.016    
  -------------------------------------------------------------------
                         slack                                  0.541    

Slack (MET) :             0.573ns  (arrival time - required time)
  Source:                 TriggerManager_0/SynchEdgeDetector_IsDaqMode/DelayedDin_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            TriggerManager_0/HoldExpander_0/EdgeDetector_HOLD/q1_reg/CLR
                            (removal check against rising-edge clock CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_500M rise@0.000ns - CLK_500M rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.186ns (37.513%)  route 0.310ns (62.487%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.704ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=91, routed)          0.641    -0.470    TriggerManager_0/SynchEdgeDetector_IsDaqMode/FAST_CLK
    SLICE_X19Y47                                                      r  TriggerManager_0/SynchEdgeDetector_IsDaqMode/DelayedDin_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y47         FDCE (Prop_fdce_C_Q)         0.141    -0.329 r  TriggerManager_0/SynchEdgeDetector_IsDaqMode/DelayedDin_reg/Q
                         net (fo=2, routed)           0.122    -0.207    TriggerManager_0/SynchEdgeDetector_IsDaqMode/Synchronizer_0/DelayedDin
    SLICE_X18Y46         LUT3 (Prop_lut3_I1_O)        0.045    -0.162 f  TriggerManager_0/SynchEdgeDetector_IsDaqMode/Synchronizer_0/q1_i_1__3/O
                         net (fo=3, routed)           0.188     0.026    TriggerManager_0/HoldExpander_0/EdgeDetector_HOLD/RESET1_out
    SLICE_X19Y46         FDCE                                         f  TriggerManager_0/HoldExpander_0/EdgeDetector_HOLD/q1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=91, routed)          0.916    -0.704    TriggerManager_0/HoldExpander_0/EdgeDetector_HOLD/FAST_CLK
    SLICE_X19Y46                                                      r  TriggerManager_0/HoldExpander_0/EdgeDetector_HOLD/q1_reg/C
                         clock pessimism              0.249    -0.455    
    SLICE_X19Y46         FDCE (Remov_fdce_C_CLR)     -0.092    -0.547    TriggerManager_0/HoldExpander_0/EdgeDetector_HOLD/q1_reg
  -------------------------------------------------------------------
                         required time                          0.547    
                         arrival time                           0.026    
  -------------------------------------------------------------------
                         slack                                  0.573    





