

================================================================
== Vitis HLS Report for 'unrollRow_double_16_1_16_9'
================================================================
* Date:           Wed May  8 02:27:17 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        Principal_Component_Analysis.prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.541 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      279|      279|  0.930 us|  0.930 us|  279|  279|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop_Inner_Mul_Loop_Inner_Mul111  |      277|      277|        26|          4|          4|    64|       yes|
        +------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      506|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|     16|     1318|      892|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|      350|     -|
|Register             |        -|      -|     1767|      224|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|     16|     3085|     1972|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +------------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |              Instance              |             Module            | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |dadd_64ns_64ns_64_6_no_dsp_0_U180   |dadd_64ns_64ns_64_6_no_dsp_0   |        0|   0|  542|  638|    0|
    |dmul_64ns_64ns_64_8_max_dsp_1_U181  |dmul_64ns_64ns_64_8_max_dsp_1  |        0|   8|  388|  127|    0|
    |dmul_64ns_64ns_64_8_max_dsp_1_U182  |dmul_64ns_64ns_64_8_max_dsp_1  |        0|   8|  388|  127|    0|
    +------------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |Total                               |                               |        0|  16| 1318|  892|    0|
    +------------------------------------+-------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |add_ln564_1_fu_255_p2               |         +|   0|  0|  14|           7|           1|
    |add_ln564_fu_319_p2                 |         +|   0|  0|  12|           4|           1|
    |add_ln566_fu_300_p2                 |         +|   0|  0|  12|           4|           1|
    |add_ln608_fu_489_p2                 |         +|   0|  0|  15|           8|           8|
    |add_ln609_fu_495_p2                 |         +|   0|  0|  15|           8|           8|
    |add_ln657_fu_505_p2                 |         +|   0|  0|  15|           8|           8|
    |add_ln658_fu_511_p2                 |         +|   0|  0|  15|           8|           8|
    |and_ln595_1_fu_473_p2               |       and|   0|  0|   2|           1|           1|
    |and_ln595_2_fu_479_p2               |       and|   0|  0|   2|           1|           1|
    |and_ln595_fu_467_p2                 |       and|   0|  0|   2|           1|           1|
    |ap_enable_state21_pp0_iter5_stage0  |       and|   0|  0|   2|           1|           1|
    |ap_enable_state22_pp0_iter5_stage1  |       and|   0|  0|   2|           1|           1|
    |ap_enable_state26_pp0_iter6_stage1  |       and|   0|  0|   2|           1|           1|
    |ap_enable_state3_pp0_iter0_stage2   |       and|   0|  0|   2|           1|           1|
    |ap_enable_state4_pp0_iter0_stage3   |       and|   0|  0|   2|           1|           1|
    |ap_enable_state5_pp0_iter1_stage0   |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op109_load_state3      |       and|   0|  0|   2|           1|           1|
    |icmp_ln564_fu_249_p2                |      icmp|   0|  0|  15|           7|           8|
    |icmp_ln566_fu_264_p2                |      icmp|   0|  0|  12|           4|           5|
    |icmp_ln595_1_fu_421_p2              |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln595_2_fu_432_p2              |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln595_fu_388_p2                |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln596_fu_415_p2                |      icmp|   0|  0|  39|          32|          32|
    |slt_fu_372_p2                       |      icmp|   0|  0|  39|          32|          32|
    |ap_block_pp0                        |        or|   0|  0|   2|           1|           1|
    |empty_79_fu_354_p2                  |        or|   0|  0|   4|           4|           1|
    |or_ln594_fu_289_p2                  |        or|   0|  0|   4|           4|           1|
    |or_ln595_1_fu_449_p2                |        or|   0|  0|   2|           1|           1|
    |or_ln595_2_fu_455_p2                |        or|   0|  0|   2|           1|           1|
    |or_ln595_fu_443_p2                  |        or|   0|  0|   2|           1|           1|
    |select_ln564_1_fu_325_p3            |    select|   0|  0|   4|           1|           4|
    |select_ln564_fu_270_p3              |    select|   0|  0|   4|           1|           1|
    |ap_enable_pp0                       |       xor|   0|  0|   2|           1|           2|
    |m1_2_neg_fu_550_p2                  |       xor|   0|  0|  65|          64|          65|
    |m1_neg_fu_541_p2                    |       xor|   0|  0|  65|          64|          65|
    |rev_fu_377_p2                       |       xor|   0|  0|   2|           1|           2|
    |xor_ln595_1_fu_426_p2               |       xor|   0|  0|   2|           1|           2|
    |xor_ln595_2_fu_437_p2               |       xor|   0|  0|   2|           1|           2|
    |xor_ln595_3_fu_461_p2               |       xor|   0|  0|   2|           1|           2|
    |xor_ln595_fu_401_p2                 |       xor|   0|  0|   2|           1|           2|
    +------------------------------------+----------+----+---+----+------------+------------+
    |Total                               |          |   0|  0| 506|         376|         371|
    +------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                             |  26|          5|    1|          5|
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter6               |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg      |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg      |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter3_reg      |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter4_reg      |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter5_reg      |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|    7|         14|
    |ap_sig_allocacmp_tmpSumCS_load        |   9|          2|    4|          8|
    |dataA16_address0                      |  26|          5|    8|         40|
    |dataA16_address1                      |  26|          5|    8|         40|
    |dataA16_d0                            |  14|          3|   64|        192|
    |grp_fu_214_p0                         |  26|          5|   64|        320|
    |grp_fu_214_p1                         |  26|          5|   64|        320|
    |grp_fu_218_p0                         |  20|          4|   64|        256|
    |grp_fu_218_p1                         |  20|          4|   64|        256|
    |grp_fu_222_p0                         |  20|          4|   64|        256|
    |grp_fu_222_p1                         |  20|          4|   64|        256|
    |indvar_flatten_fu_112                 |   9|          2|    7|         14|
    |r_fu_108                              |   9|          2|    4|          8|
    |tmpSumCS_fu_104                       |   9|          2|    4|          8|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 | 350|         72|  500|       2011|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln608_reg_631                 |   8|   0|    8|          0|
    |add_ln609_reg_636                 |   8|   0|    8|          0|
    |add_ln657_reg_641                 |   8|   0|    8|          0|
    |add_ln658_reg_646                 |   8|   0|    8|          0|
    |and_ln595_2_reg_617               |   1|   0|    1|          0|
    |ap_CS_fsm                         |   4|   0|    4|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |cr_reg_651                        |  64|   0|   64|          0|
    |dataA16_addr_1_reg_670            |   8|   0|    8|          0|
    |dataA16_addr_2_reg_687            |   8|   0|    8|          0|
    |dataA16_addr_3_reg_692            |   8|   0|    8|          0|
    |dataA16_addr_reg_665              |   8|   0|    8|          0|
    |icmp_ln564_reg_593                |   1|   0|    1|          0|
    |icmp_ln566_reg_597                |   1|   0|    1|          0|
    |indvar_flatten_fu_112             |   7|   0|    7|          0|
    |m00_reg_675                       |  64|   0|   64|          0|
    |m01_reg_697                       |  64|   0|   64|          0|
    |m10_reg_681                       |  64|   0|   64|          0|
    |m11_reg_702                       |  64|   0|   64|          0|
    |m1_2_neg_reg_712                  |  64|   0|   64|          0|
    |m1_neg_reg_707                    |  64|   0|   64|          0|
    |r_fu_108                          |   4|   0|    4|          0|
    |reg_226                           |  64|   0|   64|          0|
    |select_ln564_reg_602              |   4|   0|    4|          0|
    |sr_reg_657                        |  64|   0|   64|          0|
    |sum_2_reg_767                     |  64|   0|   64|          0|
    |sum_3_reg_772                     |  64|   0|   64|          0|
    |tmpMul0_1_reg_747                 |  64|   0|   64|          0|
    |tmpMul0_2_reg_732                 |  64|   0|   64|          0|
    |tmpMul0_3_reg_752                 |  64|   0|   64|          0|
    |tmpMul0_reg_727                   |  64|   0|   64|          0|
    |tmpMul1_1_reg_757                 |  64|   0|   64|          0|
    |tmpMul1_2_reg_742                 |  64|   0|   64|          0|
    |tmpMul1_3_reg_762                 |  64|   0|   64|          0|
    |tmpMul1_reg_737                   |  64|   0|   64|          0|
    |tmpSumCS_fu_104                   |   4|   0|    4|          0|
    |and_ln595_2_reg_617               |  64|  32|    1|          0|
    |dataA16_addr_1_reg_670            |  64|  32|    8|          0|
    |dataA16_addr_2_reg_687            |  64|  32|    8|          0|
    |dataA16_addr_3_reg_692            |  64|  32|    8|          0|
    |dataA16_addr_reg_665              |  64|  32|    8|          0|
    |icmp_ln564_reg_593                |  64|  32|    1|          0|
    |sr_reg_657                        |  64|  32|   64|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |1767| 224| 1417|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+-------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |         Source Object         |    C Type    |
+--------------------+-----+-----+------------+-------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  unrollRow<double, 16, 1, 16>9|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  unrollRow<double, 16, 1, 16>9|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  unrollRow<double, 16, 1, 16>9|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  unrollRow<double, 16, 1, 16>9|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  unrollRow<double, 16, 1, 16>9|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  unrollRow<double, 16, 1, 16>9|  return value|
|lda                 |   in|   32|     ap_none|                            lda|        scalar|
|Order_address0      |  out|    4|   ap_memory|                          Order|         array|
|Order_ce0           |  out|    1|   ap_memory|                          Order|         array|
|Order_q0            |   in|   32|   ap_memory|                          Order|         array|
|Order_address1      |  out|    4|   ap_memory|                          Order|         array|
|Order_ce1           |  out|    1|   ap_memory|                          Order|         array|
|Order_q1            |   in|   32|   ap_memory|                          Order|         array|
|m_c_right_address0  |  out|    4|   ap_memory|                      m_c_right|         array|
|m_c_right_ce0       |  out|    1|   ap_memory|                      m_c_right|         array|
|m_c_right_q0        |   in|   64|   ap_memory|                      m_c_right|         array|
|m_s_right_address0  |  out|    4|   ap_memory|                      m_s_right|         array|
|m_s_right_ce0       |  out|    1|   ap_memory|                      m_s_right|         array|
|m_s_right_q0        |   in|   64|   ap_memory|                      m_s_right|         array|
|dataA16_address0    |  out|    8|   ap_memory|                        dataA16|         array|
|dataA16_ce0         |  out|    1|   ap_memory|                        dataA16|         array|
|dataA16_we0         |  out|    1|   ap_memory|                        dataA16|         array|
|dataA16_d0          |  out|   64|   ap_memory|                        dataA16|         array|
|dataA16_q0          |   in|   64|   ap_memory|                        dataA16|         array|
|dataA16_address1    |  out|    8|   ap_memory|                        dataA16|         array|
|dataA16_ce1         |  out|    1|   ap_memory|                        dataA16|         array|
|dataA16_we1         |  out|    1|   ap_memory|                        dataA16|         array|
|dataA16_d1          |  out|   64|   ap_memory|                        dataA16|         array|
|dataA16_q1          |   in|   64|   ap_memory|                        dataA16|         array|
+--------------------+-----+-----+------------+-------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 26


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 26
* Pipeline : 1
  Pipeline-0 : II = 4, D = 26, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.54>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%tmpSumCS = alloca i32 1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:592]   --->   Operation 29 'alloca' 'tmpSumCS' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%r = alloca i32 1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:564]   --->   Operation 30 'alloca' 'r' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 31 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %dataA16, i64 666, i64 31, i64 18446744073709551615"   --->   Operation 32 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%lda_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %lda" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:564]   --->   Operation 33 'read' 'lda_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.38ns)   --->   "%store_ln0 = store i7 0, i7 %indvar_flatten"   --->   Operation 34 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 35 [1/1] (0.38ns)   --->   "%store_ln564 = store i4 0, i4 %r" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:564]   --->   Operation 35 'store' 'store_ln564' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 36 [1/1] (0.38ns)   --->   "%store_ln592 = store i4 0, i4 %tmpSumCS" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:592]   --->   Operation 36 'store' 'store_ln592' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln564 = br void %for.body8" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:564]   --->   Operation 37 'br' 'br_ln564' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i7 %indvar_flatten" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:564]   --->   Operation 38 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.70ns)   --->   "%icmp_ln564 = icmp_eq  i7 %indvar_flatten_load, i7 64" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:564]   --->   Operation 39 'icmp' 'icmp_ln564' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.70ns)   --->   "%add_ln564_1 = add i7 %indvar_flatten_load, i7 1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:564]   --->   Operation 40 'add' 'add_ln564_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln564 = br i1 %icmp_ln564, void %for.inc844, void %for.end849" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:564]   --->   Operation 41 'br' 'br_ln564' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%tmpSumCS_load = load i4 %tmpSumCS" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:566]   --->   Operation 42 'load' 'tmpSumCS_load' <Predicate = (!icmp_ln564)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.70ns)   --->   "%icmp_ln566 = icmp_eq  i4 %tmpSumCS_load, i4 8" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:566]   --->   Operation 43 'icmp' 'icmp_ln566' <Predicate = (!icmp_ln564)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.35ns)   --->   "%select_ln564 = select i1 %icmp_ln566, i4 0, i4 %tmpSumCS_load" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:564]   --->   Operation 44 'select' 'select_ln564' <Predicate = (!icmp_ln564)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%shl_ln588 = shl i4 %select_ln564, i4 1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:588]   --->   Operation 45 'shl' 'shl_ln588' <Predicate = (!icmp_ln564)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln592 = zext i4 %shl_ln588" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:592]   --->   Operation 46 'zext' 'zext_ln592' <Predicate = (!icmp_ln564)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%Order_addr = getelementptr i32 %Order, i64 0, i64 %zext_ln592" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:593]   --->   Operation 47 'getelementptr' 'Order_addr' <Predicate = (!icmp_ln564)> <Delay = 0.00>
ST_1 : Operation 48 [2/2] (0.69ns)   --->   "%num3 = load i4 %Order_addr" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:593]   --->   Operation 48 'load' 'num3' <Predicate = (!icmp_ln564)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%or_ln594 = or i4 %shl_ln588, i4 1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:594]   --->   Operation 49 'or' 'or_ln594' <Predicate = (!icmp_ln564)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln594 = zext i4 %or_ln594" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:594]   --->   Operation 50 'zext' 'zext_ln594' <Predicate = (!icmp_ln564)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%Order_addr_1 = getelementptr i32 %Order, i64 0, i64 %zext_ln594" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:594]   --->   Operation 51 'getelementptr' 'Order_addr_1' <Predicate = (!icmp_ln564)> <Delay = 0.00>
ST_1 : Operation 52 [2/2] (0.69ns)   --->   "%num4 = load i4 %Order_addr_1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:594]   --->   Operation 52 'load' 'num4' <Predicate = (!icmp_ln564)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 53 [1/1] (0.70ns)   --->   "%add_ln566 = add i4 %select_ln564, i4 1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:566]   --->   Operation 53 'add' 'add_ln566' <Predicate = (!icmp_ln564)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.38ns)   --->   "%store_ln564 = store i7 %add_ln564_1, i7 %indvar_flatten" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:564]   --->   Operation 54 'store' 'store_ln564' <Predicate = (!icmp_ln564)> <Delay = 0.38>
ST_1 : Operation 55 [1/1] (0.38ns)   --->   "%store_ln592 = store i4 %add_ln566, i4 %tmpSumCS" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:592]   --->   Operation 55 'store' 'store_ln592' <Predicate = (!icmp_ln564)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.18>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%r_load = load i4 %r" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:564]   --->   Operation 56 'load' 'r_load' <Predicate = (!icmp_ln564)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.70ns)   --->   "%add_ln564 = add i4 %r_load, i4 1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:564]   --->   Operation 57 'add' 'add_ln564' <Predicate = (!icmp_ln564 & icmp_ln566)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @Loop_Inner_Mul_Loop_Inner_Mul111_str"   --->   Operation 58 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln564)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 59 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln564)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.35ns)   --->   "%select_ln564_1 = select i1 %icmp_ln566, i4 %add_ln564, i4 %r_load" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:564]   --->   Operation 60 'select' 'select_ln564_1' <Predicate = (!icmp_ln564)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%empty = trunc i4 %select_ln564_1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:564]   --->   Operation 61 'trunc' 'empty' <Predicate = (!icmp_ln564)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%empty_78 = shl i4 %select_ln564_1, i4 1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:564]   --->   Operation 62 'shl' 'empty_78' <Predicate = (!icmp_ln564)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i3.i5, i3 %empty, i5 0" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:608]   --->   Operation 63 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln564)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%p_cast1 = zext i4 %empty_78" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:564]   --->   Operation 64 'zext' 'p_cast1' <Predicate = (!icmp_ln564)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%empty_79 = or i4 %empty_78, i4 1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:564]   --->   Operation 65 'or' 'empty_79' <Predicate = (!icmp_ln564)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %empty_79, i4 0" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:609]   --->   Operation 66 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln564)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%p_cast = zext i4 %empty_79" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:564]   --->   Operation 67 'zext' 'p_cast' <Predicate = (!icmp_ln564)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.88ns)   --->   "%slt = icmp_slt  i32 %p_cast, i32 %lda_read" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:564]   --->   Operation 68 'icmp' 'slt' <Predicate = (!icmp_ln564)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node xor_ln595_3)   --->   "%rev = xor i1 %slt, i1 1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:564]   --->   Operation 69 'xor' 'rev' <Predicate = (!icmp_ln564)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln566 = zext i4 %select_ln564" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:566]   --->   Operation 70 'zext' 'zext_ln566' <Predicate = (!icmp_ln564)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%specpipeline_ln567 = specpipeline void @_ssdm_op_SpecPipeline, i32 4, i32 0, i32 0, i32 0, void @empty_12" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:567]   --->   Operation 71 'specpipeline' 'specpipeline_ln567' <Predicate = (!icmp_ln564)> <Delay = 0.00>
ST_2 : Operation 72 [1/2] (0.69ns)   --->   "%num3 = load i4 %Order_addr" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:593]   --->   Operation 72 'load' 'num3' <Predicate = (!icmp_ln564)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 73 [1/2] (0.69ns)   --->   "%num4 = load i4 %Order_addr_1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:594]   --->   Operation 73 'load' 'num4' <Predicate = (!icmp_ln564)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 74 [1/1] (0.88ns)   --->   "%icmp_ln595 = icmp_slt  i32 %num4, i32 %lda_read" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:595]   --->   Operation 74 'icmp' 'icmp_ln595' <Predicate = (!icmp_ln564)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node and_ln595_2)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %num3, i32 31" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:595]   --->   Operation 75 'bitselect' 'tmp' <Predicate = (!icmp_ln564)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node and_ln595_2)   --->   "%xor_ln595 = xor i1 %tmp, i1 1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:595]   --->   Operation 76 'xor' 'xor_ln595' <Predicate = (!icmp_ln564)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node xor_ln595_3)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %num4, i32 31" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:596]   --->   Operation 77 'bitselect' 'tmp_1' <Predicate = (!icmp_ln564)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.88ns)   --->   "%icmp_ln596 = icmp_ne  i32 %num3, i32 %num4" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:596]   --->   Operation 78 'icmp' 'icmp_ln596' <Predicate = (!icmp_ln564)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.88ns)   --->   "%icmp_ln595_1 = icmp_slt  i32 %p_cast1, i32 %lda_read" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:595]   --->   Operation 79 'icmp' 'icmp_ln595_1' <Predicate = (!icmp_ln564)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node xor_ln595_3)   --->   "%xor_ln595_1 = xor i1 %icmp_ln595_1, i1 1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:595]   --->   Operation 80 'xor' 'xor_ln595_1' <Predicate = (!icmp_ln564)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (0.88ns)   --->   "%icmp_ln595_2 = icmp_slt  i32 %num3, i32 %lda_read" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:595]   --->   Operation 81 'icmp' 'icmp_ln595_2' <Predicate = (!icmp_ln564)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node xor_ln595_3)   --->   "%xor_ln595_2 = xor i1 %icmp_ln595_2, i1 1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:595]   --->   Operation 82 'xor' 'xor_ln595_2' <Predicate = (!icmp_ln564)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node xor_ln595_3)   --->   "%or_ln595 = or i1 %tmp_1, i1 %xor_ln595_2" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:595]   --->   Operation 83 'or' 'or_ln595' <Predicate = (!icmp_ln564)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node xor_ln595_3)   --->   "%or_ln595_1 = or i1 %rev, i1 %or_ln595" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:595]   --->   Operation 84 'or' 'or_ln595_1' <Predicate = (!icmp_ln564)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node xor_ln595_3)   --->   "%or_ln595_2 = or i1 %or_ln595_1, i1 %xor_ln595_1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:595]   --->   Operation 85 'or' 'or_ln595_2' <Predicate = (!icmp_ln564)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.12ns) (out node of the LUT)   --->   "%xor_ln595_3 = xor i1 %or_ln595_2, i1 1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:595]   --->   Operation 86 'xor' 'xor_ln595_3' <Predicate = (!icmp_ln564)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node and_ln595_2)   --->   "%and_ln595 = and i1 %icmp_ln595, i1 %xor_ln595" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:595]   --->   Operation 87 'and' 'and_ln595' <Predicate = (!icmp_ln564)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node and_ln595_2)   --->   "%and_ln595_1 = and i1 %and_ln595, i1 %icmp_ln596" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:595]   --->   Operation 88 'and' 'and_ln595_1' <Predicate = (!icmp_ln564)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln595_2 = and i1 %and_ln595_1, i1 %xor_ln595_3" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:595]   --->   Operation 89 'and' 'and_ln595_2' <Predicate = (!icmp_ln564)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln595 = br i1 %and_ln595_2, void %for.inc841, void %fpga_resource_hint.Loop_Inner_Mul1111.18" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:595]   --->   Operation 90 'br' 'br_ln595' <Predicate = (!icmp_ln564)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%m_c_right_addr = getelementptr i64 %m_c_right, i64 0, i64 %zext_ln566" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:597]   --->   Operation 91 'getelementptr' 'm_c_right_addr' <Predicate = (!icmp_ln564 & and_ln595_2)> <Delay = 0.00>
ST_2 : Operation 92 [2/2] (0.71ns)   --->   "%cr = load i4 %m_c_right_addr" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:597]   --->   Operation 92 'load' 'cr' <Predicate = (!icmp_ln564 & and_ln595_2)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%m_s_right_addr = getelementptr i64 %m_s_right, i64 0, i64 %zext_ln566" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:598]   --->   Operation 93 'getelementptr' 'm_s_right_addr' <Predicate = (!icmp_ln564 & and_ln595_2)> <Delay = 0.00>
ST_2 : Operation 94 [2/2] (0.71ns)   --->   "%sr = load i4 %m_s_right_addr" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:598]   --->   Operation 94 'load' 'sr' <Predicate = (!icmp_ln564 & and_ln595_2)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%trunc_ln608 = trunc i32 %num3" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:608]   --->   Operation 95 'trunc' 'trunc_ln608' <Predicate = (!icmp_ln564 & and_ln595_2)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.70ns)   --->   "%add_ln608 = add i8 %tmp_2, i8 %trunc_ln608" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:608]   --->   Operation 96 'add' 'add_ln608' <Predicate = (!icmp_ln564 & and_ln595_2)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 97 [1/1] (0.70ns)   --->   "%add_ln609 = add i8 %tmp_3, i8 %trunc_ln608" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:609]   --->   Operation 97 'add' 'add_ln609' <Predicate = (!icmp_ln564 & and_ln595_2)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%trunc_ln657 = trunc i32 %num4" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:657]   --->   Operation 98 'trunc' 'trunc_ln657' <Predicate = (!icmp_ln564 & and_ln595_2)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.70ns)   --->   "%add_ln657 = add i8 %tmp_2, i8 %trunc_ln657" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:657]   --->   Operation 99 'add' 'add_ln657' <Predicate = (!icmp_ln564 & and_ln595_2)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 100 [1/1] (0.70ns)   --->   "%add_ln658 = add i8 %tmp_3, i8 %trunc_ln657" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:658]   --->   Operation 100 'add' 'add_ln658' <Predicate = (!icmp_ln564 & and_ln595_2)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 101 [1/1] (0.38ns)   --->   "%store_ln564 = store i4 %select_ln564_1, i4 %r" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:564]   --->   Operation 101 'store' 'store_ln564' <Predicate = (!icmp_ln564)> <Delay = 0.38>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%br_ln566 = br void %for.body8" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:566]   --->   Operation 102 'br' 'br_ln566' <Predicate = (!icmp_ln564)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.23>
ST_3 : Operation 103 [1/2] (0.71ns)   --->   "%cr = load i4 %m_c_right_addr" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:597]   --->   Operation 103 'load' 'cr' <Predicate = (!icmp_ln564 & and_ln595_2)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_3 : Operation 104 [1/2] (0.71ns)   --->   "%sr = load i4 %m_s_right_addr" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:598]   --->   Operation 104 'load' 'sr' <Predicate = (!icmp_ln564 & and_ln595_2)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln608 = zext i8 %add_ln608" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:608]   --->   Operation 105 'zext' 'zext_ln608' <Predicate = (!icmp_ln564 & and_ln595_2)> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%dataA16_addr = getelementptr i64 %dataA16, i64 0, i64 %zext_ln608" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:608]   --->   Operation 106 'getelementptr' 'dataA16_addr' <Predicate = (!icmp_ln564 & and_ln595_2)> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln609 = zext i8 %add_ln609" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:609]   --->   Operation 107 'zext' 'zext_ln609' <Predicate = (!icmp_ln564 & and_ln595_2)> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%dataA16_addr_1 = getelementptr i64 %dataA16, i64 0, i64 %zext_ln609" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:609]   --->   Operation 108 'getelementptr' 'dataA16_addr_1' <Predicate = (!icmp_ln564 & and_ln595_2)> <Delay = 0.00>
ST_3 : Operation 109 [2/2] (2.23ns)   --->   "%m00 = load i8 %dataA16_addr" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:608]   --->   Operation 109 'load' 'm00' <Predicate = (!icmp_ln564 & and_ln595_2)> <Delay = 2.23> <CoreInst = "RAM_T2P_URAM">   --->   Core 100 'RAM_T2P_URAM' <Latency = 1> <II = 1> <Delay = 2.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 256> <RAM>
ST_3 : Operation 110 [2/2] (2.23ns)   --->   "%m10 = load i8 %dataA16_addr_1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:609]   --->   Operation 110 'load' 'm10' <Predicate = (!icmp_ln564 & and_ln595_2)> <Delay = 2.23> <CoreInst = "RAM_T2P_URAM">   --->   Core 100 'RAM_T2P_URAM' <Latency = 1> <II = 1> <Delay = 2.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 256> <RAM>

State 4 <SV = 3> <Delay = 2.23>
ST_4 : Operation 111 [1/2] (2.23ns)   --->   "%m00 = load i8 %dataA16_addr" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:608]   --->   Operation 111 'load' 'm00' <Predicate = (!icmp_ln564 & and_ln595_2)> <Delay = 2.23> <CoreInst = "RAM_T2P_URAM">   --->   Core 100 'RAM_T2P_URAM' <Latency = 1> <II = 1> <Delay = 2.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 256> <RAM>
ST_4 : Operation 112 [1/2] (2.23ns)   --->   "%m10 = load i8 %dataA16_addr_1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:609]   --->   Operation 112 'load' 'm10' <Predicate = (!icmp_ln564 & and_ln595_2)> <Delay = 2.23> <CoreInst = "RAM_T2P_URAM">   --->   Core 100 'RAM_T2P_URAM' <Latency = 1> <II = 1> <Delay = 2.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 256> <RAM>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln657 = zext i8 %add_ln657" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:657]   --->   Operation 113 'zext' 'zext_ln657' <Predicate = (!icmp_ln564 & and_ln595_2)> <Delay = 0.00>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "%dataA16_addr_2 = getelementptr i64 %dataA16, i64 0, i64 %zext_ln657" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:657]   --->   Operation 114 'getelementptr' 'dataA16_addr_2' <Predicate = (!icmp_ln564 & and_ln595_2)> <Delay = 0.00>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln658 = zext i8 %add_ln658" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:658]   --->   Operation 115 'zext' 'zext_ln658' <Predicate = (!icmp_ln564 & and_ln595_2)> <Delay = 0.00>
ST_4 : Operation 116 [1/1] (0.00ns)   --->   "%dataA16_addr_3 = getelementptr i64 %dataA16, i64 0, i64 %zext_ln658" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:658]   --->   Operation 116 'getelementptr' 'dataA16_addr_3' <Predicate = (!icmp_ln564 & and_ln595_2)> <Delay = 0.00>
ST_4 : Operation 117 [2/2] (2.23ns)   --->   "%m01 = load i8 %dataA16_addr_2" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:657]   --->   Operation 117 'load' 'm01' <Predicate = (!icmp_ln564 & and_ln595_2)> <Delay = 2.23> <CoreInst = "RAM_T2P_URAM">   --->   Core 100 'RAM_T2P_URAM' <Latency = 1> <II = 1> <Delay = 2.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 256> <RAM>
ST_4 : Operation 118 [2/2] (2.23ns)   --->   "%m11 = load i8 %dataA16_addr_3" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:658]   --->   Operation 118 'load' 'm11' <Predicate = (!icmp_ln564 & and_ln595_2)> <Delay = 2.23> <CoreInst = "RAM_T2P_URAM">   --->   Core 100 'RAM_T2P_URAM' <Latency = 1> <II = 1> <Delay = 2.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 256> <RAM>

State 5 <SV = 4> <Delay = 2.32>
ST_5 : Operation 119 [1/2] (2.23ns)   --->   "%m01 = load i8 %dataA16_addr_2" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:657]   --->   Operation 119 'load' 'm01' <Predicate = (and_ln595_2)> <Delay = 2.23> <CoreInst = "RAM_T2P_URAM">   --->   Core 100 'RAM_T2P_URAM' <Latency = 1> <II = 1> <Delay = 2.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 256> <RAM>
ST_5 : Operation 120 [1/2] (2.23ns)   --->   "%m11 = load i8 %dataA16_addr_3" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:658]   --->   Operation 120 'load' 'm11' <Predicate = (and_ln595_2)> <Delay = 2.23> <CoreInst = "RAM_T2P_URAM">   --->   Core 100 'RAM_T2P_URAM' <Latency = 1> <II = 1> <Delay = 2.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 256> <RAM>
ST_5 : Operation 121 [8/8] (2.32ns)   --->   "%tmpMul0 = dmul i64 %m00, i64 %cr" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:726]   --->   Operation 121 'dmul' 'tmpMul0' <Predicate = (and_ln595_2)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 122 [8/8] (2.32ns)   --->   "%tmpMul0_2 = dmul i64 %m10, i64 %cr" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:726]   --->   Operation 122 'dmul' 'tmpMul0_2' <Predicate = (and_ln595_2)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.32>
ST_6 : Operation 123 [7/8] (2.32ns)   --->   "%tmpMul0 = dmul i64 %m00, i64 %cr" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:726]   --->   Operation 123 'dmul' 'tmpMul0' <Predicate = (and_ln595_2)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 124 [8/8] (2.32ns)   --->   "%tmpMul1 = dmul i64 %m01, i64 %sr" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:727]   --->   Operation 124 'dmul' 'tmpMul1' <Predicate = (and_ln595_2)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 125 [7/8] (2.32ns)   --->   "%tmpMul0_2 = dmul i64 %m10, i64 %cr" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:726]   --->   Operation 125 'dmul' 'tmpMul0_2' <Predicate = (and_ln595_2)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 126 [8/8] (2.32ns)   --->   "%tmpMul1_2 = dmul i64 %m11, i64 %sr" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:727]   --->   Operation 126 'dmul' 'tmpMul1_2' <Predicate = (and_ln595_2)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.32>
ST_7 : Operation 127 [1/1] (0.00ns)   --->   "%m1_to_int = bitcast i64 %m00" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:608]   --->   Operation 127 'bitcast' 'm1_to_int' <Predicate = (and_ln595_2)> <Delay = 0.00>
ST_7 : Operation 128 [1/1] (0.28ns)   --->   "%m1_neg = xor i64 %m1_to_int, i64 9223372036854775808" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:608]   --->   Operation 128 'xor' 'm1_neg' <Predicate = (and_ln595_2)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 129 [1/1] (0.00ns)   --->   "%m1_2_to_int = bitcast i64 %m10" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:609]   --->   Operation 129 'bitcast' 'm1_2_to_int' <Predicate = (and_ln595_2)> <Delay = 0.00>
ST_7 : Operation 130 [1/1] (0.28ns)   --->   "%m1_2_neg = xor i64 %m1_2_to_int, i64 9223372036854775808" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:609]   --->   Operation 130 'xor' 'm1_2_neg' <Predicate = (and_ln595_2)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 131 [6/8] (2.32ns)   --->   "%tmpMul0 = dmul i64 %m00, i64 %cr" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:726]   --->   Operation 131 'dmul' 'tmpMul0' <Predicate = (and_ln595_2)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 132 [7/8] (2.32ns)   --->   "%tmpMul1 = dmul i64 %m01, i64 %sr" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:727]   --->   Operation 132 'dmul' 'tmpMul1' <Predicate = (and_ln595_2)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 133 [8/8] (2.32ns)   --->   "%tmpMul0_1 = dmul i64 %m01, i64 %cr" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:726]   --->   Operation 133 'dmul' 'tmpMul0_1' <Predicate = (and_ln595_2)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 134 [6/8] (2.32ns)   --->   "%tmpMul0_2 = dmul i64 %m10, i64 %cr" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:726]   --->   Operation 134 'dmul' 'tmpMul0_2' <Predicate = (and_ln595_2)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 135 [7/8] (2.32ns)   --->   "%tmpMul1_2 = dmul i64 %m11, i64 %sr" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:727]   --->   Operation 135 'dmul' 'tmpMul1_2' <Predicate = (and_ln595_2)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 136 [8/8] (2.32ns)   --->   "%tmpMul0_3 = dmul i64 %m11, i64 %cr" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:726]   --->   Operation 136 'dmul' 'tmpMul0_3' <Predicate = (and_ln595_2)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.32>
ST_8 : Operation 137 [1/1] (0.00ns)   --->   "%m1 = bitcast i64 %m1_neg" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:608]   --->   Operation 137 'bitcast' 'm1' <Predicate = (and_ln595_2)> <Delay = 0.00>
ST_8 : Operation 138 [1/1] (0.00ns)   --->   "%m1_2 = bitcast i64 %m1_2_neg" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:609]   --->   Operation 138 'bitcast' 'm1_2' <Predicate = (and_ln595_2)> <Delay = 0.00>
ST_8 : Operation 139 [5/8] (2.32ns)   --->   "%tmpMul0 = dmul i64 %m00, i64 %cr" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:726]   --->   Operation 139 'dmul' 'tmpMul0' <Predicate = (and_ln595_2)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 140 [6/8] (2.32ns)   --->   "%tmpMul1 = dmul i64 %m01, i64 %sr" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:727]   --->   Operation 140 'dmul' 'tmpMul1' <Predicate = (and_ln595_2)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 141 [7/8] (2.32ns)   --->   "%tmpMul0_1 = dmul i64 %m01, i64 %cr" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:726]   --->   Operation 141 'dmul' 'tmpMul0_1' <Predicate = (and_ln595_2)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 142 [8/8] (2.32ns)   --->   "%tmpMul1_1 = dmul i64 %sr, i64 %m1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:727]   --->   Operation 142 'dmul' 'tmpMul1_1' <Predicate = (and_ln595_2)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 143 [5/8] (2.32ns)   --->   "%tmpMul0_2 = dmul i64 %m10, i64 %cr" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:726]   --->   Operation 143 'dmul' 'tmpMul0_2' <Predicate = (and_ln595_2)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 144 [6/8] (2.32ns)   --->   "%tmpMul1_2 = dmul i64 %m11, i64 %sr" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:727]   --->   Operation 144 'dmul' 'tmpMul1_2' <Predicate = (and_ln595_2)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 145 [7/8] (2.32ns)   --->   "%tmpMul0_3 = dmul i64 %m11, i64 %cr" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:726]   --->   Operation 145 'dmul' 'tmpMul0_3' <Predicate = (and_ln595_2)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 146 [8/8] (2.32ns)   --->   "%tmpMul1_3 = dmul i64 %sr, i64 %m1_2" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:727]   --->   Operation 146 'dmul' 'tmpMul1_3' <Predicate = (and_ln595_2)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.32>
ST_9 : Operation 147 [4/8] (2.32ns)   --->   "%tmpMul0 = dmul i64 %m00, i64 %cr" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:726]   --->   Operation 147 'dmul' 'tmpMul0' <Predicate = (and_ln595_2)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 148 [5/8] (2.32ns)   --->   "%tmpMul1 = dmul i64 %m01, i64 %sr" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:727]   --->   Operation 148 'dmul' 'tmpMul1' <Predicate = (and_ln595_2)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 149 [6/8] (2.32ns)   --->   "%tmpMul0_1 = dmul i64 %m01, i64 %cr" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:726]   --->   Operation 149 'dmul' 'tmpMul0_1' <Predicate = (and_ln595_2)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 150 [7/8] (2.32ns)   --->   "%tmpMul1_1 = dmul i64 %sr, i64 %m1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:727]   --->   Operation 150 'dmul' 'tmpMul1_1' <Predicate = (and_ln595_2)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 151 [4/8] (2.32ns)   --->   "%tmpMul0_2 = dmul i64 %m10, i64 %cr" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:726]   --->   Operation 151 'dmul' 'tmpMul0_2' <Predicate = (and_ln595_2)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 152 [5/8] (2.32ns)   --->   "%tmpMul1_2 = dmul i64 %m11, i64 %sr" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:727]   --->   Operation 152 'dmul' 'tmpMul1_2' <Predicate = (and_ln595_2)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 153 [6/8] (2.32ns)   --->   "%tmpMul0_3 = dmul i64 %m11, i64 %cr" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:726]   --->   Operation 153 'dmul' 'tmpMul0_3' <Predicate = (and_ln595_2)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 154 [7/8] (2.32ns)   --->   "%tmpMul1_3 = dmul i64 %sr, i64 %m1_2" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:727]   --->   Operation 154 'dmul' 'tmpMul1_3' <Predicate = (and_ln595_2)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.32>
ST_10 : Operation 155 [3/8] (2.32ns)   --->   "%tmpMul0 = dmul i64 %m00, i64 %cr" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:726]   --->   Operation 155 'dmul' 'tmpMul0' <Predicate = (and_ln595_2)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 156 [4/8] (2.32ns)   --->   "%tmpMul1 = dmul i64 %m01, i64 %sr" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:727]   --->   Operation 156 'dmul' 'tmpMul1' <Predicate = (and_ln595_2)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 157 [5/8] (2.32ns)   --->   "%tmpMul0_1 = dmul i64 %m01, i64 %cr" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:726]   --->   Operation 157 'dmul' 'tmpMul0_1' <Predicate = (and_ln595_2)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 158 [6/8] (2.32ns)   --->   "%tmpMul1_1 = dmul i64 %sr, i64 %m1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:727]   --->   Operation 158 'dmul' 'tmpMul1_1' <Predicate = (and_ln595_2)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 159 [3/8] (2.32ns)   --->   "%tmpMul0_2 = dmul i64 %m10, i64 %cr" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:726]   --->   Operation 159 'dmul' 'tmpMul0_2' <Predicate = (and_ln595_2)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 160 [4/8] (2.32ns)   --->   "%tmpMul1_2 = dmul i64 %m11, i64 %sr" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:727]   --->   Operation 160 'dmul' 'tmpMul1_2' <Predicate = (and_ln595_2)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 161 [5/8] (2.32ns)   --->   "%tmpMul0_3 = dmul i64 %m11, i64 %cr" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:726]   --->   Operation 161 'dmul' 'tmpMul0_3' <Predicate = (and_ln595_2)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 162 [6/8] (2.32ns)   --->   "%tmpMul1_3 = dmul i64 %sr, i64 %m1_2" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:727]   --->   Operation 162 'dmul' 'tmpMul1_3' <Predicate = (and_ln595_2)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.32>
ST_11 : Operation 163 [2/8] (2.32ns)   --->   "%tmpMul0 = dmul i64 %m00, i64 %cr" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:726]   --->   Operation 163 'dmul' 'tmpMul0' <Predicate = (and_ln595_2)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 164 [3/8] (2.32ns)   --->   "%tmpMul1 = dmul i64 %m01, i64 %sr" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:727]   --->   Operation 164 'dmul' 'tmpMul1' <Predicate = (and_ln595_2)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 165 [4/8] (2.32ns)   --->   "%tmpMul0_1 = dmul i64 %m01, i64 %cr" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:726]   --->   Operation 165 'dmul' 'tmpMul0_1' <Predicate = (and_ln595_2)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 166 [5/8] (2.32ns)   --->   "%tmpMul1_1 = dmul i64 %sr, i64 %m1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:727]   --->   Operation 166 'dmul' 'tmpMul1_1' <Predicate = (and_ln595_2)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 167 [2/8] (2.32ns)   --->   "%tmpMul0_2 = dmul i64 %m10, i64 %cr" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:726]   --->   Operation 167 'dmul' 'tmpMul0_2' <Predicate = (and_ln595_2)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 168 [3/8] (2.32ns)   --->   "%tmpMul1_2 = dmul i64 %m11, i64 %sr" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:727]   --->   Operation 168 'dmul' 'tmpMul1_2' <Predicate = (and_ln595_2)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 169 [4/8] (2.32ns)   --->   "%tmpMul0_3 = dmul i64 %m11, i64 %cr" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:726]   --->   Operation 169 'dmul' 'tmpMul0_3' <Predicate = (and_ln595_2)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 170 [5/8] (2.32ns)   --->   "%tmpMul1_3 = dmul i64 %sr, i64 %m1_2" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:727]   --->   Operation 170 'dmul' 'tmpMul1_3' <Predicate = (and_ln595_2)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 2.32>
ST_12 : Operation 171 [1/8] (2.32ns)   --->   "%tmpMul0 = dmul i64 %m00, i64 %cr" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:726]   --->   Operation 171 'dmul' 'tmpMul0' <Predicate = (and_ln595_2)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 172 [1/1] (0.00ns)   --->   "%specfucore_ln723 = specfucore void @_ssdm_op_SpecFUCore, i64 %tmpMul0, i64 510, i64 13, i64 18446744073709551615" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:723]   --->   Operation 172 'specfucore' 'specfucore_ln723' <Predicate = (and_ln595_2)> <Delay = 0.00>
ST_12 : Operation 173 [2/8] (2.32ns)   --->   "%tmpMul1 = dmul i64 %m01, i64 %sr" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:727]   --->   Operation 173 'dmul' 'tmpMul1' <Predicate = (and_ln595_2)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 174 [3/8] (2.32ns)   --->   "%tmpMul0_1 = dmul i64 %m01, i64 %cr" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:726]   --->   Operation 174 'dmul' 'tmpMul0_1' <Predicate = (and_ln595_2)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 175 [4/8] (2.32ns)   --->   "%tmpMul1_1 = dmul i64 %sr, i64 %m1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:727]   --->   Operation 175 'dmul' 'tmpMul1_1' <Predicate = (and_ln595_2)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 176 [1/8] (2.32ns)   --->   "%tmpMul0_2 = dmul i64 %m10, i64 %cr" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:726]   --->   Operation 176 'dmul' 'tmpMul0_2' <Predicate = (and_ln595_2)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 177 [1/1] (0.00ns)   --->   "%specfucore_ln723 = specfucore void @_ssdm_op_SpecFUCore, i64 %tmpMul0_2, i64 510, i64 13, i64 18446744073709551615" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:723]   --->   Operation 177 'specfucore' 'specfucore_ln723' <Predicate = (and_ln595_2)> <Delay = 0.00>
ST_12 : Operation 178 [2/8] (2.32ns)   --->   "%tmpMul1_2 = dmul i64 %m11, i64 %sr" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:727]   --->   Operation 178 'dmul' 'tmpMul1_2' <Predicate = (and_ln595_2)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 179 [3/8] (2.32ns)   --->   "%tmpMul0_3 = dmul i64 %m11, i64 %cr" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:726]   --->   Operation 179 'dmul' 'tmpMul0_3' <Predicate = (and_ln595_2)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 180 [4/8] (2.32ns)   --->   "%tmpMul1_3 = dmul i64 %sr, i64 %m1_2" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:727]   --->   Operation 180 'dmul' 'tmpMul1_3' <Predicate = (and_ln595_2)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 2.32>
ST_13 : Operation 181 [1/8] (2.32ns)   --->   "%tmpMul1 = dmul i64 %m01, i64 %sr" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:727]   --->   Operation 181 'dmul' 'tmpMul1' <Predicate = (and_ln595_2)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 182 [1/1] (0.00ns)   --->   "%specfucore_ln724 = specfucore void @_ssdm_op_SpecFUCore, i64 %tmpMul1, i64 510, i64 13, i64 18446744073709551615" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:724]   --->   Operation 182 'specfucore' 'specfucore_ln724' <Predicate = (and_ln595_2)> <Delay = 0.00>
ST_13 : Operation 183 [2/8] (2.32ns)   --->   "%tmpMul0_1 = dmul i64 %m01, i64 %cr" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:726]   --->   Operation 183 'dmul' 'tmpMul0_1' <Predicate = (and_ln595_2)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 184 [3/8] (2.32ns)   --->   "%tmpMul1_1 = dmul i64 %sr, i64 %m1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:727]   --->   Operation 184 'dmul' 'tmpMul1_1' <Predicate = (and_ln595_2)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 185 [1/8] (2.32ns)   --->   "%tmpMul1_2 = dmul i64 %m11, i64 %sr" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:727]   --->   Operation 185 'dmul' 'tmpMul1_2' <Predicate = (and_ln595_2)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 186 [1/1] (0.00ns)   --->   "%specfucore_ln724 = specfucore void @_ssdm_op_SpecFUCore, i64 %tmpMul1_2, i64 510, i64 13, i64 18446744073709551615" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:724]   --->   Operation 186 'specfucore' 'specfucore_ln724' <Predicate = (and_ln595_2)> <Delay = 0.00>
ST_13 : Operation 187 [2/8] (2.32ns)   --->   "%tmpMul0_3 = dmul i64 %m11, i64 %cr" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:726]   --->   Operation 187 'dmul' 'tmpMul0_3' <Predicate = (and_ln595_2)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 188 [3/8] (2.32ns)   --->   "%tmpMul1_3 = dmul i64 %sr, i64 %m1_2" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:727]   --->   Operation 188 'dmul' 'tmpMul1_3' <Predicate = (and_ln595_2)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 2.32>
ST_14 : Operation 189 [6/6] (1.97ns)   --->   "%sum = dadd i64 %tmpMul0, i64 %tmpMul1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:728]   --->   Operation 189 'dadd' 'sum' <Predicate = (and_ln595_2)> <Delay = 1.97> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 190 [1/8] (2.32ns)   --->   "%tmpMul0_1 = dmul i64 %m01, i64 %cr" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:726]   --->   Operation 190 'dmul' 'tmpMul0_1' <Predicate = (and_ln595_2)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 191 [1/1] (0.00ns)   --->   "%specfucore_ln723 = specfucore void @_ssdm_op_SpecFUCore, i64 %tmpMul0_1, i64 510, i64 13, i64 18446744073709551615" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:723]   --->   Operation 191 'specfucore' 'specfucore_ln723' <Predicate = (and_ln595_2)> <Delay = 0.00>
ST_14 : Operation 192 [2/8] (2.32ns)   --->   "%tmpMul1_1 = dmul i64 %sr, i64 %m1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:727]   --->   Operation 192 'dmul' 'tmpMul1_1' <Predicate = (and_ln595_2)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 193 [1/8] (2.32ns)   --->   "%tmpMul0_3 = dmul i64 %m11, i64 %cr" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:726]   --->   Operation 193 'dmul' 'tmpMul0_3' <Predicate = (and_ln595_2)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 194 [1/1] (0.00ns)   --->   "%specfucore_ln723 = specfucore void @_ssdm_op_SpecFUCore, i64 %tmpMul0_3, i64 510, i64 13, i64 18446744073709551615" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:723]   --->   Operation 194 'specfucore' 'specfucore_ln723' <Predicate = (and_ln595_2)> <Delay = 0.00>
ST_14 : Operation 195 [2/8] (2.32ns)   --->   "%tmpMul1_3 = dmul i64 %sr, i64 %m1_2" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:727]   --->   Operation 195 'dmul' 'tmpMul1_3' <Predicate = (and_ln595_2)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 2.32>
ST_15 : Operation 196 [5/6] (1.97ns)   --->   "%sum = dadd i64 %tmpMul0, i64 %tmpMul1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:728]   --->   Operation 196 'dadd' 'sum' <Predicate = (and_ln595_2)> <Delay = 1.97> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 197 [1/8] (2.32ns)   --->   "%tmpMul1_1 = dmul i64 %sr, i64 %m1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:727]   --->   Operation 197 'dmul' 'tmpMul1_1' <Predicate = (and_ln595_2)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 198 [1/1] (0.00ns)   --->   "%specfucore_ln724 = specfucore void @_ssdm_op_SpecFUCore, i64 %tmpMul1_1, i64 510, i64 13, i64 18446744073709551615" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:724]   --->   Operation 198 'specfucore' 'specfucore_ln724' <Predicate = (and_ln595_2)> <Delay = 0.00>
ST_15 : Operation 199 [6/6] (1.97ns)   --->   "%sum_2 = dadd i64 %tmpMul0_2, i64 %tmpMul1_2" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:728]   --->   Operation 199 'dadd' 'sum_2' <Predicate = (and_ln595_2)> <Delay = 1.97> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 200 [1/8] (2.32ns)   --->   "%tmpMul1_3 = dmul i64 %sr, i64 %m1_2" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:727]   --->   Operation 200 'dmul' 'tmpMul1_3' <Predicate = (and_ln595_2)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 201 [1/1] (0.00ns)   --->   "%specfucore_ln724 = specfucore void @_ssdm_op_SpecFUCore, i64 %tmpMul1_3, i64 510, i64 13, i64 18446744073709551615" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:724]   --->   Operation 201 'specfucore' 'specfucore_ln724' <Predicate = (and_ln595_2)> <Delay = 0.00>

State 16 <SV = 15> <Delay = 1.97>
ST_16 : Operation 202 [4/6] (1.97ns)   --->   "%sum = dadd i64 %tmpMul0, i64 %tmpMul1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:728]   --->   Operation 202 'dadd' 'sum' <Predicate = (and_ln595_2)> <Delay = 1.97> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 203 [6/6] (1.97ns)   --->   "%sum_1 = dadd i64 %tmpMul0_1, i64 %tmpMul1_1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:728]   --->   Operation 203 'dadd' 'sum_1' <Predicate = (and_ln595_2)> <Delay = 1.97> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 204 [5/6] (1.97ns)   --->   "%sum_2 = dadd i64 %tmpMul0_2, i64 %tmpMul1_2" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:728]   --->   Operation 204 'dadd' 'sum_2' <Predicate = (and_ln595_2)> <Delay = 1.97> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 1.97>
ST_17 : Operation 205 [3/6] (1.97ns)   --->   "%sum = dadd i64 %tmpMul0, i64 %tmpMul1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:728]   --->   Operation 205 'dadd' 'sum' <Predicate = (and_ln595_2)> <Delay = 1.97> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 206 [5/6] (1.97ns)   --->   "%sum_1 = dadd i64 %tmpMul0_1, i64 %tmpMul1_1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:728]   --->   Operation 206 'dadd' 'sum_1' <Predicate = (and_ln595_2)> <Delay = 1.97> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 207 [4/6] (1.97ns)   --->   "%sum_2 = dadd i64 %tmpMul0_2, i64 %tmpMul1_2" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:728]   --->   Operation 207 'dadd' 'sum_2' <Predicate = (and_ln595_2)> <Delay = 1.97> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 208 [6/6] (1.97ns)   --->   "%sum_3 = dadd i64 %tmpMul0_3, i64 %tmpMul1_3" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:728]   --->   Operation 208 'dadd' 'sum_3' <Predicate = (and_ln595_2)> <Delay = 1.97> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 1.97>
ST_18 : Operation 209 [2/6] (1.97ns)   --->   "%sum = dadd i64 %tmpMul0, i64 %tmpMul1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:728]   --->   Operation 209 'dadd' 'sum' <Predicate = (and_ln595_2)> <Delay = 1.97> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 210 [4/6] (1.97ns)   --->   "%sum_1 = dadd i64 %tmpMul0_1, i64 %tmpMul1_1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:728]   --->   Operation 210 'dadd' 'sum_1' <Predicate = (and_ln595_2)> <Delay = 1.97> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 211 [3/6] (1.97ns)   --->   "%sum_2 = dadd i64 %tmpMul0_2, i64 %tmpMul1_2" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:728]   --->   Operation 211 'dadd' 'sum_2' <Predicate = (and_ln595_2)> <Delay = 1.97> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 212 [5/6] (1.97ns)   --->   "%sum_3 = dadd i64 %tmpMul0_3, i64 %tmpMul1_3" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:728]   --->   Operation 212 'dadd' 'sum_3' <Predicate = (and_ln595_2)> <Delay = 1.97> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 1.97>
ST_19 : Operation 213 [1/6] (1.97ns)   --->   "%sum = dadd i64 %tmpMul0, i64 %tmpMul1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:728]   --->   Operation 213 'dadd' 'sum' <Predicate = (and_ln595_2)> <Delay = 1.97> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 214 [1/1] (0.00ns)   --->   "%specfucore_ln725 = specfucore void @_ssdm_op_SpecFUCore, i64 %sum, i64 508, i64 4, i64 18446744073709551615" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:725]   --->   Operation 214 'specfucore' 'specfucore_ln725' <Predicate = (and_ln595_2)> <Delay = 0.00>
ST_19 : Operation 215 [3/6] (1.97ns)   --->   "%sum_1 = dadd i64 %tmpMul0_1, i64 %tmpMul1_1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:728]   --->   Operation 215 'dadd' 'sum_1' <Predicate = (and_ln595_2)> <Delay = 1.97> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 216 [2/6] (1.97ns)   --->   "%sum_2 = dadd i64 %tmpMul0_2, i64 %tmpMul1_2" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:728]   --->   Operation 216 'dadd' 'sum_2' <Predicate = (and_ln595_2)> <Delay = 1.97> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 217 [4/6] (1.97ns)   --->   "%sum_3 = dadd i64 %tmpMul0_3, i64 %tmpMul1_3" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:728]   --->   Operation 217 'dadd' 'sum_3' <Predicate = (and_ln595_2)> <Delay = 1.97> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 1.97>
ST_20 : Operation 218 [2/6] (1.97ns)   --->   "%sum_1 = dadd i64 %tmpMul0_1, i64 %tmpMul1_1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:728]   --->   Operation 218 'dadd' 'sum_1' <Predicate = (and_ln595_2)> <Delay = 1.97> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 219 [1/6] (1.97ns)   --->   "%sum_2 = dadd i64 %tmpMul0_2, i64 %tmpMul1_2" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:728]   --->   Operation 219 'dadd' 'sum_2' <Predicate = (and_ln595_2)> <Delay = 1.97> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 220 [1/1] (0.00ns)   --->   "%specfucore_ln725 = specfucore void @_ssdm_op_SpecFUCore, i64 %sum_2, i64 508, i64 4, i64 18446744073709551615" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:725]   --->   Operation 220 'specfucore' 'specfucore_ln725' <Predicate = (and_ln595_2)> <Delay = 0.00>
ST_20 : Operation 221 [3/6] (1.97ns)   --->   "%sum_3 = dadd i64 %tmpMul0_3, i64 %tmpMul1_3" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:728]   --->   Operation 221 'dadd' 'sum_3' <Predicate = (and_ln595_2)> <Delay = 1.97> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 2.23>
ST_21 : Operation 222 [1/6] (1.97ns)   --->   "%sum_1 = dadd i64 %tmpMul0_1, i64 %tmpMul1_1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:728]   --->   Operation 222 'dadd' 'sum_1' <Predicate = (and_ln595_2)> <Delay = 1.97> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 223 [1/1] (0.00ns)   --->   "%specfucore_ln725 = specfucore void @_ssdm_op_SpecFUCore, i64 %sum_1, i64 508, i64 4, i64 18446744073709551615" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:725]   --->   Operation 223 'specfucore' 'specfucore_ln725' <Predicate = (and_ln595_2)> <Delay = 0.00>
ST_21 : Operation 224 [2/6] (1.97ns)   --->   "%sum_3 = dadd i64 %tmpMul0_3, i64 %tmpMul1_3" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:728]   --->   Operation 224 'dadd' 'sum_3' <Predicate = (and_ln595_2)> <Delay = 1.97> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 225 [1/1] (2.23ns)   --->   "%store_ln740 = store i64 %sum, i8 %dataA16_addr" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:740]   --->   Operation 225 'store' 'store_ln740' <Predicate = (and_ln595_2)> <Delay = 2.23> <CoreInst = "RAM_T2P_URAM">   --->   Core 100 'RAM_T2P_URAM' <Latency = 1> <II = 1> <Delay = 2.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 256> <RAM>
ST_21 : Operation 226 [1/1] (2.23ns)   --->   "%store_ln741 = store i64 %sum_2, i8 %dataA16_addr_1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:741]   --->   Operation 226 'store' 'store_ln741' <Predicate = (and_ln595_2)> <Delay = 2.23> <CoreInst = "RAM_T2P_URAM">   --->   Core 100 'RAM_T2P_URAM' <Latency = 1> <II = 1> <Delay = 2.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 256> <RAM>

State 22 <SV = 21> <Delay = 2.23>
ST_22 : Operation 227 [1/6] (1.97ns)   --->   "%sum_3 = dadd i64 %tmpMul0_3, i64 %tmpMul1_3" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:728]   --->   Operation 227 'dadd' 'sum_3' <Predicate = (and_ln595_2)> <Delay = 1.97> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 228 [1/1] (0.00ns)   --->   "%specfucore_ln725 = specfucore void @_ssdm_op_SpecFUCore, i64 %sum_3, i64 508, i64 4, i64 18446744073709551615" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:725]   --->   Operation 228 'specfucore' 'specfucore_ln725' <Predicate = (and_ln595_2)> <Delay = 0.00>
ST_22 : Operation 229 [1/1] (2.23ns)   --->   "%store_ln789 = store i64 %sum_1, i8 %dataA16_addr_2" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:789]   --->   Operation 229 'store' 'store_ln789' <Predicate = (and_ln595_2)> <Delay = 2.23> <CoreInst = "RAM_T2P_URAM">   --->   Core 100 'RAM_T2P_URAM' <Latency = 1> <II = 1> <Delay = 2.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 256> <RAM>
ST_22 : Operation 256 [1/1] (0.00ns)   --->   "%ret_ln841 = ret" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:841]   --->   Operation 256 'ret' 'ret_ln841' <Predicate = (icmp_ln564)> <Delay = 0.00>

State 23 <SV = 22> <Delay = 0.00>

State 24 <SV = 23> <Delay = 0.00>

State 25 <SV = 24> <Delay = 0.00>

State 26 <SV = 25> <Delay = 2.23>
ST_26 : Operation 230 [1/1] (0.00ns)   --->   "%rbegin2 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_55" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:722]   --->   Operation 230 'specregionbegin' 'rbegin2' <Predicate = (and_ln595_2)> <Delay = 0.00>
ST_26 : Operation 231 [1/1] (0.00ns)   --->   "%rend16 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_55, i32 %rbegin2" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:726]   --->   Operation 231 'specregionend' 'rend16' <Predicate = (and_ln595_2)> <Delay = 0.00>
ST_26 : Operation 232 [1/1] (0.00ns)   --->   "%rbegin4 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_54" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:726]   --->   Operation 232 'specregionbegin' 'rbegin4' <Predicate = (and_ln595_2)> <Delay = 0.00>
ST_26 : Operation 233 [1/1] (0.00ns)   --->   "%rend14 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_54, i32 %rbegin4" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:727]   --->   Operation 233 'specregionend' 'rend14' <Predicate = (and_ln595_2)> <Delay = 0.00>
ST_26 : Operation 234 [1/1] (0.00ns)   --->   "%rbegin6 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_53" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:727]   --->   Operation 234 'specregionbegin' 'rbegin6' <Predicate = (and_ln595_2)> <Delay = 0.00>
ST_26 : Operation 235 [1/1] (0.00ns)   --->   "%rend12 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_53, i32 %rbegin6" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:728]   --->   Operation 235 'specregionend' 'rend12' <Predicate = (and_ln595_2)> <Delay = 0.00>
ST_26 : Operation 236 [1/1] (0.00ns)   --->   "%rbegin9 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_52" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:722]   --->   Operation 236 'specregionbegin' 'rbegin9' <Predicate = (and_ln595_2)> <Delay = 0.00>
ST_26 : Operation 237 [1/1] (0.00ns)   --->   "%rend10 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_52, i32 %rbegin9" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:726]   --->   Operation 237 'specregionend' 'rend10' <Predicate = (and_ln595_2)> <Delay = 0.00>
ST_26 : Operation 238 [1/1] (0.00ns)   --->   "%rbegin7 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_51" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:726]   --->   Operation 238 'specregionbegin' 'rbegin7' <Predicate = (and_ln595_2)> <Delay = 0.00>
ST_26 : Operation 239 [1/1] (0.00ns)   --->   "%rend8 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_51, i32 %rbegin7" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:727]   --->   Operation 239 'specregionend' 'rend8' <Predicate = (and_ln595_2)> <Delay = 0.00>
ST_26 : Operation 240 [1/1] (0.00ns)   --->   "%rbegin5 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_50" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:727]   --->   Operation 240 'specregionbegin' 'rbegin5' <Predicate = (and_ln595_2)> <Delay = 0.00>
ST_26 : Operation 241 [1/1] (0.00ns)   --->   "%rend6 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_50, i32 %rbegin5" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:728]   --->   Operation 241 'specregionend' 'rend6' <Predicate = (and_ln595_2)> <Delay = 0.00>
ST_26 : Operation 242 [1/1] (0.00ns)   --->   "%rbegin3 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_29" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:722]   --->   Operation 242 'specregionbegin' 'rbegin3' <Predicate = (and_ln595_2)> <Delay = 0.00>
ST_26 : Operation 243 [1/1] (0.00ns)   --->   "%rend4 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_29, i32 %rbegin3" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:726]   --->   Operation 243 'specregionend' 'rend4' <Predicate = (and_ln595_2)> <Delay = 0.00>
ST_26 : Operation 244 [1/1] (0.00ns)   --->   "%rbegin1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_56" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:726]   --->   Operation 244 'specregionbegin' 'rbegin1' <Predicate = (and_ln595_2)> <Delay = 0.00>
ST_26 : Operation 245 [1/1] (0.00ns)   --->   "%rend2 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_56, i32 %rbegin1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:727]   --->   Operation 245 'specregionend' 'rend2' <Predicate = (and_ln595_2)> <Delay = 0.00>
ST_26 : Operation 246 [1/1] (0.00ns)   --->   "%rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_48" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:727]   --->   Operation 246 'specregionbegin' 'rbegin' <Predicate = (and_ln595_2)> <Delay = 0.00>
ST_26 : Operation 247 [1/1] (0.00ns)   --->   "%rend = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_48, i32 %rbegin" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:728]   --->   Operation 247 'specregionend' 'rend' <Predicate = (and_ln595_2)> <Delay = 0.00>
ST_26 : Operation 248 [1/1] (0.00ns)   --->   "%rbegin8 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_46" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:722]   --->   Operation 248 'specregionbegin' 'rbegin8' <Predicate = (and_ln595_2)> <Delay = 0.00>
ST_26 : Operation 249 [1/1] (0.00ns)   --->   "%rend22 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_46, i32 %rbegin8" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:726]   --->   Operation 249 'specregionend' 'rend22' <Predicate = (and_ln595_2)> <Delay = 0.00>
ST_26 : Operation 250 [1/1] (0.00ns)   --->   "%rbegin10 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_38" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:726]   --->   Operation 250 'specregionbegin' 'rbegin10' <Predicate = (and_ln595_2)> <Delay = 0.00>
ST_26 : Operation 251 [1/1] (0.00ns)   --->   "%rend20 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_38, i32 %rbegin10" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:727]   --->   Operation 251 'specregionend' 'rend20' <Predicate = (and_ln595_2)> <Delay = 0.00>
ST_26 : Operation 252 [1/1] (0.00ns)   --->   "%rbegin11 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_45" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:727]   --->   Operation 252 'specregionbegin' 'rbegin11' <Predicate = (and_ln595_2)> <Delay = 0.00>
ST_26 : Operation 253 [1/1] (0.00ns)   --->   "%rend18 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_45, i32 %rbegin11" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:728]   --->   Operation 253 'specregionend' 'rend18' <Predicate = (and_ln595_2)> <Delay = 0.00>
ST_26 : Operation 254 [1/1] (2.23ns)   --->   "%store_ln790 = store i64 %sum_3, i8 %dataA16_addr_3" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:790]   --->   Operation 254 'store' 'store_ln790' <Predicate = (and_ln595_2)> <Delay = 2.23> <CoreInst = "RAM_T2P_URAM">   --->   Core 100 'RAM_T2P_URAM' <Latency = 1> <II = 1> <Delay = 2.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 256> <RAM>
ST_26 : Operation 255 [1/1] (0.00ns)   --->   "%br_ln837 = br void %for.inc841" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:837]   --->   Operation 255 'br' 'br_ln837' <Predicate = (and_ln595_2)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ lda]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ Order]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ m_c_right]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ m_s_right]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ dataA16]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tmpSumCS              (alloca           ) [ 010000000000000000000000000]
r                     (alloca           ) [ 011000000000000000000000000]
indvar_flatten        (alloca           ) [ 010000000000000000000000000]
specmemcore_ln0       (specmemcore      ) [ 000000000000000000000000000]
lda_read              (read             ) [ 001000000000000000000000000]
store_ln0             (store            ) [ 000000000000000000000000000]
store_ln564           (store            ) [ 000000000000000000000000000]
store_ln592           (store            ) [ 000000000000000000000000000]
br_ln564              (br               ) [ 000000000000000000000000000]
indvar_flatten_load   (load             ) [ 000000000000000000000000000]
icmp_ln564            (icmp             ) [ 011111111111111111111110000]
add_ln564_1           (add              ) [ 000000000000000000000000000]
br_ln564              (br               ) [ 000000000000000000000000000]
tmpSumCS_load         (load             ) [ 000000000000000000000000000]
icmp_ln566            (icmp             ) [ 001000000000000000000000000]
select_ln564          (select           ) [ 001000000000000000000000000]
shl_ln588             (shl              ) [ 000000000000000000000000000]
zext_ln592            (zext             ) [ 000000000000000000000000000]
Order_addr            (getelementptr    ) [ 001000000000000000000000000]
or_ln594              (or               ) [ 000000000000000000000000000]
zext_ln594            (zext             ) [ 000000000000000000000000000]
Order_addr_1          (getelementptr    ) [ 001000000000000000000000000]
add_ln566             (add              ) [ 000000000000000000000000000]
store_ln564           (store            ) [ 000000000000000000000000000]
store_ln592           (store            ) [ 000000000000000000000000000]
r_load                (load             ) [ 000000000000000000000000000]
add_ln564             (add              ) [ 000000000000000000000000000]
specloopname_ln0      (specloopname     ) [ 000000000000000000000000000]
speclooptripcount_ln0 (speclooptripcount) [ 000000000000000000000000000]
select_ln564_1        (select           ) [ 000000000000000000000000000]
empty                 (trunc            ) [ 000000000000000000000000000]
empty_78              (shl              ) [ 000000000000000000000000000]
tmp_2                 (bitconcatenate   ) [ 000000000000000000000000000]
p_cast1               (zext             ) [ 000000000000000000000000000]
empty_79              (or               ) [ 000000000000000000000000000]
tmp_3                 (bitconcatenate   ) [ 000000000000000000000000000]
p_cast                (zext             ) [ 000000000000000000000000000]
slt                   (icmp             ) [ 000000000000000000000000000]
rev                   (xor              ) [ 000000000000000000000000000]
zext_ln566            (zext             ) [ 000000000000000000000000000]
specpipeline_ln567    (specpipeline     ) [ 000000000000000000000000000]
num3                  (load             ) [ 000000000000000000000000000]
num4                  (load             ) [ 000000000000000000000000000]
icmp_ln595            (icmp             ) [ 000000000000000000000000000]
tmp                   (bitselect        ) [ 000000000000000000000000000]
xor_ln595             (xor              ) [ 000000000000000000000000000]
tmp_1                 (bitselect        ) [ 000000000000000000000000000]
icmp_ln596            (icmp             ) [ 000000000000000000000000000]
icmp_ln595_1          (icmp             ) [ 000000000000000000000000000]
xor_ln595_1           (xor              ) [ 000000000000000000000000000]
icmp_ln595_2          (icmp             ) [ 000000000000000000000000000]
xor_ln595_2           (xor              ) [ 000000000000000000000000000]
or_ln595              (or               ) [ 000000000000000000000000000]
or_ln595_1            (or               ) [ 000000000000000000000000000]
or_ln595_2            (or               ) [ 000000000000000000000000000]
xor_ln595_3           (xor              ) [ 000000000000000000000000000]
and_ln595             (and              ) [ 000000000000000000000000000]
and_ln595_1           (and              ) [ 000000000000000000000000000]
and_ln595_2           (and              ) [ 011111111111111111111111111]
br_ln595              (br               ) [ 000000000000000000000000000]
m_c_right_addr        (getelementptr    ) [ 000100000000000000000000000]
m_s_right_addr        (getelementptr    ) [ 000100000000000000000000000]
trunc_ln608           (trunc            ) [ 000000000000000000000000000]
add_ln608             (add              ) [ 000100000000000000000000000]
add_ln609             (add              ) [ 000100000000000000000000000]
trunc_ln657           (trunc            ) [ 000000000000000000000000000]
add_ln657             (add              ) [ 000110000000000000000000000]
add_ln658             (add              ) [ 000110000000000000000000000]
store_ln564           (store            ) [ 000000000000000000000000000]
br_ln566              (br               ) [ 000000000000000000000000000]
cr                    (load             ) [ 011111111111111000000000000]
sr                    (load             ) [ 011111111111111100000000000]
zext_ln608            (zext             ) [ 000000000000000000000000000]
dataA16_addr          (getelementptr    ) [ 011111111111111111111100000]
zext_ln609            (zext             ) [ 000000000000000000000000000]
dataA16_addr_1        (getelementptr    ) [ 011111111111111111111100000]
m00                   (load             ) [ 011111111111100000000000000]
m10                   (load             ) [ 011111111111100000000000000]
zext_ln657            (zext             ) [ 000000000000000000000000000]
dataA16_addr_2        (getelementptr    ) [ 011111111111111111111110000]
zext_ln658            (zext             ) [ 000000000000000000000000000]
dataA16_addr_3        (getelementptr    ) [ 011111111111111111111111111]
m01                   (load             ) [ 011110111111111000000000000]
m11                   (load             ) [ 011110111111111000000000000]
m1_to_int             (bitcast          ) [ 000000000000000000000000000]
m1_neg                (xor              ) [ 000010001000000000000000000]
m1_2_to_int           (bitcast          ) [ 000000000000000000000000000]
m1_2_neg              (xor              ) [ 000010001000000000000000000]
m1                    (bitcast          ) [ 011110000111111100000000000]
m1_2                  (bitcast          ) [ 011110000111111100000000000]
tmpMul0               (dmul             ) [ 011110000000011111110000000]
specfucore_ln723      (specfucore       ) [ 000000000000000000000000000]
tmpMul0_2             (dmul             ) [ 011110000000011111111000000]
specfucore_ln723      (specfucore       ) [ 000000000000000000000000000]
tmpMul1               (dmul             ) [ 011110000000001111110000000]
specfucore_ln724      (specfucore       ) [ 000000000000000000000000000]
tmpMul1_2             (dmul             ) [ 011110000000001111111000000]
specfucore_ln724      (specfucore       ) [ 000000000000000000000000000]
tmpMul0_1             (dmul             ) [ 011110000000000111111100000]
specfucore_ln723      (specfucore       ) [ 000000000000000000000000000]
tmpMul0_3             (dmul             ) [ 011110000000000111111110000]
specfucore_ln723      (specfucore       ) [ 000000000000000000000000000]
tmpMul1_1             (dmul             ) [ 011110000000000011111100000]
specfucore_ln724      (specfucore       ) [ 000000000000000000000000000]
tmpMul1_3             (dmul             ) [ 011110000000000011111110000]
specfucore_ln724      (specfucore       ) [ 000000000000000000000000000]
sum                   (dadd             ) [ 010010000000000000001100000]
specfucore_ln725      (specfucore       ) [ 000000000000000000000000000]
sum_2                 (dadd             ) [ 010000000000000000000100000]
specfucore_ln725      (specfucore       ) [ 000000000000000000000000000]
sum_1                 (dadd             ) [ 001000000000000000000010000]
specfucore_ln725      (specfucore       ) [ 000000000000000000000000000]
store_ln740           (store            ) [ 000000000000000000000000000]
store_ln741           (store            ) [ 000000000000000000000000000]
sum_3                 (dadd             ) [ 011110000000000000000001111]
specfucore_ln725      (specfucore       ) [ 000000000000000000000000000]
store_ln789           (store            ) [ 000000000000000000000000000]
rbegin2               (specregionbegin  ) [ 000000000000000000000000000]
rend16                (specregionend    ) [ 000000000000000000000000000]
rbegin4               (specregionbegin  ) [ 000000000000000000000000000]
rend14                (specregionend    ) [ 000000000000000000000000000]
rbegin6               (specregionbegin  ) [ 000000000000000000000000000]
rend12                (specregionend    ) [ 000000000000000000000000000]
rbegin9               (specregionbegin  ) [ 000000000000000000000000000]
rend10                (specregionend    ) [ 000000000000000000000000000]
rbegin7               (specregionbegin  ) [ 000000000000000000000000000]
rend8                 (specregionend    ) [ 000000000000000000000000000]
rbegin5               (specregionbegin  ) [ 000000000000000000000000000]
rend6                 (specregionend    ) [ 000000000000000000000000000]
rbegin3               (specregionbegin  ) [ 000000000000000000000000000]
rend4                 (specregionend    ) [ 000000000000000000000000000]
rbegin1               (specregionbegin  ) [ 000000000000000000000000000]
rend2                 (specregionend    ) [ 000000000000000000000000000]
rbegin                (specregionbegin  ) [ 000000000000000000000000000]
rend                  (specregionend    ) [ 000000000000000000000000000]
rbegin8               (specregionbegin  ) [ 000000000000000000000000000]
rend22                (specregionend    ) [ 000000000000000000000000000]
rbegin10              (specregionbegin  ) [ 000000000000000000000000000]
rend20                (specregionend    ) [ 000000000000000000000000000]
rbegin11              (specregionbegin  ) [ 000000000000000000000000000]
rend18                (specregionend    ) [ 000000000000000000000000000]
store_ln790           (store            ) [ 000000000000000000000000000]
br_ln837              (br               ) [ 000000000000000000000000000]
ret_ln841             (ret              ) [ 000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="lda">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lda"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="Order">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Order"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="m_c_right">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_c_right"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="m_s_right">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_s_right"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="dataA16">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataA16"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Loop_Inner_Mul_Loop_Inner_Mul111_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i3.i5"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i4.i4"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecFUCore"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_55"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_54"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_53"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_52"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_51"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_50"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_29"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_56"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_48"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_46"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_38"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_45"/></StgValue>
</bind>
</comp>

<comp id="104" class="1004" name="tmpSumCS_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmpSumCS/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="r_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="r/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="indvar_flatten_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="lda_read_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="0"/>
<pin id="119" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="lda_read/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="Order_addr_gep_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="0" index="2" bw="4" slack="0"/>
<pin id="126" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Order_addr/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="grp_access_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="4" slack="0"/>
<pin id="131" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="132" dir="0" index="2" bw="0" slack="0"/>
<pin id="134" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="135" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="136" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="133" dir="1" index="3" bw="32" slack="0"/>
<pin id="137" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="num3/1 num4/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="Order_addr_1_gep_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="32" slack="0"/>
<pin id="141" dir="0" index="1" bw="1" slack="0"/>
<pin id="142" dir="0" index="2" bw="4" slack="0"/>
<pin id="143" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Order_addr_1/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="m_c_right_addr_gep_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="64" slack="0"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="0" index="2" bw="4" slack="0"/>
<pin id="151" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m_c_right_addr/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="grp_access_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="4" slack="0"/>
<pin id="156" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="157" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="158" dir="1" index="3" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cr/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="m_s_right_addr_gep_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="64" slack="0"/>
<pin id="162" dir="0" index="1" bw="1" slack="0"/>
<pin id="163" dir="0" index="2" bw="4" slack="0"/>
<pin id="164" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m_s_right_addr/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="grp_access_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="4" slack="0"/>
<pin id="169" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="170" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="171" dir="1" index="3" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sr/2 "/>
</bind>
</comp>

<comp id="173" class="1004" name="dataA16_addr_gep_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="64" slack="0"/>
<pin id="175" dir="0" index="1" bw="1" slack="0"/>
<pin id="176" dir="0" index="2" bw="8" slack="0"/>
<pin id="177" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dataA16_addr/3 "/>
</bind>
</comp>

<comp id="180" class="1004" name="dataA16_addr_1_gep_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="64" slack="0"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="0" index="2" bw="8" slack="0"/>
<pin id="184" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dataA16_addr_1/3 "/>
</bind>
</comp>

<comp id="187" class="1004" name="grp_access_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="8" slack="0"/>
<pin id="189" dir="0" index="1" bw="64" slack="1"/>
<pin id="190" dir="0" index="2" bw="0" slack="0"/>
<pin id="192" dir="0" index="4" bw="8" slack="1"/>
<pin id="193" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="194" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="191" dir="1" index="3" bw="64" slack="1"/>
<pin id="195" dir="1" index="7" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="m00/3 m10/3 m01/4 m11/4 store_ln740/21 store_ln741/21 store_ln789/22 store_ln790/26 "/>
</bind>
</comp>

<comp id="198" class="1004" name="dataA16_addr_2_gep_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="64" slack="0"/>
<pin id="200" dir="0" index="1" bw="1" slack="0"/>
<pin id="201" dir="0" index="2" bw="8" slack="0"/>
<pin id="202" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dataA16_addr_2/4 "/>
</bind>
</comp>

<comp id="205" class="1004" name="dataA16_addr_3_gep_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="64" slack="0"/>
<pin id="207" dir="0" index="1" bw="1" slack="0"/>
<pin id="208" dir="0" index="2" bw="8" slack="0"/>
<pin id="209" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dataA16_addr_3/4 "/>
</bind>
</comp>

<comp id="214" class="1004" name="grp_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="64" slack="2"/>
<pin id="216" dir="0" index="1" bw="64" slack="1"/>
<pin id="217" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dadd(508) " fcode="dadd"/>
<opset="sum/14 sum_2/15 sum_1/16 sum_3/17 "/>
</bind>
</comp>

<comp id="218" class="1004" name="grp_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="64" slack="1"/>
<pin id="220" dir="0" index="1" bw="64" slack="0"/>
<pin id="221" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="tmpMul0/5 tmpMul1/6 tmpMul0_1/7 tmpMul1_1/8 "/>
</bind>
</comp>

<comp id="222" class="1004" name="grp_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="64" slack="1"/>
<pin id="224" dir="0" index="1" bw="64" slack="0"/>
<pin id="225" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="tmpMul0_2/5 tmpMul1_2/6 tmpMul0_3/7 tmpMul1_3/8 "/>
</bind>
</comp>

<comp id="226" class="1005" name="reg_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="64" slack="1"/>
<pin id="228" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sum sum_1 "/>
</bind>
</comp>

<comp id="231" class="1004" name="store_ln0_store_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="1" slack="0"/>
<pin id="233" dir="0" index="1" bw="7" slack="0"/>
<pin id="234" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="store_ln564_store_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="0"/>
<pin id="238" dir="0" index="1" bw="4" slack="0"/>
<pin id="239" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln564/1 "/>
</bind>
</comp>

<comp id="241" class="1004" name="store_ln592_store_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="1" slack="0"/>
<pin id="243" dir="0" index="1" bw="4" slack="0"/>
<pin id="244" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln592/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="indvar_flatten_load_load_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="7" slack="0"/>
<pin id="248" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="249" class="1004" name="icmp_ln564_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="7" slack="0"/>
<pin id="251" dir="0" index="1" bw="7" slack="0"/>
<pin id="252" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln564/1 "/>
</bind>
</comp>

<comp id="255" class="1004" name="add_ln564_1_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="7" slack="0"/>
<pin id="257" dir="0" index="1" bw="1" slack="0"/>
<pin id="258" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln564_1/1 "/>
</bind>
</comp>

<comp id="261" class="1004" name="tmpSumCS_load_load_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="4" slack="0"/>
<pin id="263" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmpSumCS_load/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="icmp_ln566_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="4" slack="0"/>
<pin id="266" dir="0" index="1" bw="4" slack="0"/>
<pin id="267" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln566/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="select_ln564_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="1" slack="0"/>
<pin id="272" dir="0" index="1" bw="4" slack="0"/>
<pin id="273" dir="0" index="2" bw="4" slack="0"/>
<pin id="274" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln564/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="shl_ln588_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="4" slack="0"/>
<pin id="280" dir="0" index="1" bw="1" slack="0"/>
<pin id="281" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln588/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="zext_ln592_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="4" slack="0"/>
<pin id="286" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln592/1 "/>
</bind>
</comp>

<comp id="289" class="1004" name="or_ln594_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="4" slack="0"/>
<pin id="291" dir="0" index="1" bw="4" slack="0"/>
<pin id="292" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln594/1 "/>
</bind>
</comp>

<comp id="295" class="1004" name="zext_ln594_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="4" slack="0"/>
<pin id="297" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln594/1 "/>
</bind>
</comp>

<comp id="300" class="1004" name="add_ln566_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="4" slack="0"/>
<pin id="302" dir="0" index="1" bw="1" slack="0"/>
<pin id="303" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln566/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="store_ln564_store_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="7" slack="0"/>
<pin id="308" dir="0" index="1" bw="7" slack="0"/>
<pin id="309" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln564/1 "/>
</bind>
</comp>

<comp id="311" class="1004" name="store_ln592_store_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="4" slack="0"/>
<pin id="313" dir="0" index="1" bw="4" slack="0"/>
<pin id="314" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln592/1 "/>
</bind>
</comp>

<comp id="316" class="1004" name="r_load_load_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="4" slack="1"/>
<pin id="318" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="r_load/2 "/>
</bind>
</comp>

<comp id="319" class="1004" name="add_ln564_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="4" slack="0"/>
<pin id="321" dir="0" index="1" bw="1" slack="0"/>
<pin id="322" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln564/2 "/>
</bind>
</comp>

<comp id="325" class="1004" name="select_ln564_1_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="1" slack="1"/>
<pin id="327" dir="0" index="1" bw="4" slack="0"/>
<pin id="328" dir="0" index="2" bw="4" slack="0"/>
<pin id="329" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln564_1/2 "/>
</bind>
</comp>

<comp id="332" class="1004" name="empty_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="4" slack="0"/>
<pin id="334" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="336" class="1004" name="empty_78_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="4" slack="0"/>
<pin id="338" dir="0" index="1" bw="1" slack="0"/>
<pin id="339" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="empty_78/2 "/>
</bind>
</comp>

<comp id="342" class="1004" name="tmp_2_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="8" slack="0"/>
<pin id="344" dir="0" index="1" bw="3" slack="0"/>
<pin id="345" dir="0" index="2" bw="1" slack="0"/>
<pin id="346" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="350" class="1004" name="p_cast1_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="4" slack="0"/>
<pin id="352" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast1/2 "/>
</bind>
</comp>

<comp id="354" class="1004" name="empty_79_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="4" slack="0"/>
<pin id="356" dir="0" index="1" bw="4" slack="0"/>
<pin id="357" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty_79/2 "/>
</bind>
</comp>

<comp id="360" class="1004" name="tmp_3_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="8" slack="0"/>
<pin id="362" dir="0" index="1" bw="4" slack="0"/>
<pin id="363" dir="0" index="2" bw="1" slack="0"/>
<pin id="364" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="368" class="1004" name="p_cast_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="4" slack="0"/>
<pin id="370" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast/2 "/>
</bind>
</comp>

<comp id="372" class="1004" name="slt_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="32" slack="0"/>
<pin id="374" dir="0" index="1" bw="32" slack="1"/>
<pin id="375" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="slt/2 "/>
</bind>
</comp>

<comp id="377" class="1004" name="rev_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="1" slack="0"/>
<pin id="379" dir="0" index="1" bw="1" slack="0"/>
<pin id="380" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev/2 "/>
</bind>
</comp>

<comp id="383" class="1004" name="zext_ln566_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="4" slack="1"/>
<pin id="385" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln566/2 "/>
</bind>
</comp>

<comp id="388" class="1004" name="icmp_ln595_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="32" slack="0"/>
<pin id="390" dir="0" index="1" bw="32" slack="1"/>
<pin id="391" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln595/2 "/>
</bind>
</comp>

<comp id="393" class="1004" name="tmp_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="1" slack="0"/>
<pin id="395" dir="0" index="1" bw="32" slack="0"/>
<pin id="396" dir="0" index="2" bw="6" slack="0"/>
<pin id="397" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="401" class="1004" name="xor_ln595_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="1" slack="0"/>
<pin id="403" dir="0" index="1" bw="1" slack="0"/>
<pin id="404" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln595/2 "/>
</bind>
</comp>

<comp id="407" class="1004" name="tmp_1_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="1" slack="0"/>
<pin id="409" dir="0" index="1" bw="32" slack="0"/>
<pin id="410" dir="0" index="2" bw="6" slack="0"/>
<pin id="411" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="415" class="1004" name="icmp_ln596_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="32" slack="0"/>
<pin id="417" dir="0" index="1" bw="32" slack="0"/>
<pin id="418" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln596/2 "/>
</bind>
</comp>

<comp id="421" class="1004" name="icmp_ln595_1_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="32" slack="0"/>
<pin id="423" dir="0" index="1" bw="32" slack="1"/>
<pin id="424" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln595_1/2 "/>
</bind>
</comp>

<comp id="426" class="1004" name="xor_ln595_1_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="1" slack="0"/>
<pin id="428" dir="0" index="1" bw="1" slack="0"/>
<pin id="429" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln595_1/2 "/>
</bind>
</comp>

<comp id="432" class="1004" name="icmp_ln595_2_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="32" slack="0"/>
<pin id="434" dir="0" index="1" bw="32" slack="1"/>
<pin id="435" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln595_2/2 "/>
</bind>
</comp>

<comp id="437" class="1004" name="xor_ln595_2_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="1" slack="0"/>
<pin id="439" dir="0" index="1" bw="1" slack="0"/>
<pin id="440" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln595_2/2 "/>
</bind>
</comp>

<comp id="443" class="1004" name="or_ln595_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="1" slack="0"/>
<pin id="445" dir="0" index="1" bw="1" slack="0"/>
<pin id="446" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln595/2 "/>
</bind>
</comp>

<comp id="449" class="1004" name="or_ln595_1_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="1" slack="0"/>
<pin id="451" dir="0" index="1" bw="1" slack="0"/>
<pin id="452" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln595_1/2 "/>
</bind>
</comp>

<comp id="455" class="1004" name="or_ln595_2_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="1" slack="0"/>
<pin id="457" dir="0" index="1" bw="1" slack="0"/>
<pin id="458" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln595_2/2 "/>
</bind>
</comp>

<comp id="461" class="1004" name="xor_ln595_3_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="1" slack="0"/>
<pin id="463" dir="0" index="1" bw="1" slack="0"/>
<pin id="464" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln595_3/2 "/>
</bind>
</comp>

<comp id="467" class="1004" name="and_ln595_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="1" slack="0"/>
<pin id="469" dir="0" index="1" bw="1" slack="0"/>
<pin id="470" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln595/2 "/>
</bind>
</comp>

<comp id="473" class="1004" name="and_ln595_1_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="1" slack="0"/>
<pin id="475" dir="0" index="1" bw="1" slack="0"/>
<pin id="476" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln595_1/2 "/>
</bind>
</comp>

<comp id="479" class="1004" name="and_ln595_2_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="1" slack="0"/>
<pin id="481" dir="0" index="1" bw="1" slack="0"/>
<pin id="482" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln595_2/2 "/>
</bind>
</comp>

<comp id="485" class="1004" name="trunc_ln608_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="32" slack="0"/>
<pin id="487" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln608/2 "/>
</bind>
</comp>

<comp id="489" class="1004" name="add_ln608_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="8" slack="0"/>
<pin id="491" dir="0" index="1" bw="8" slack="0"/>
<pin id="492" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln608/2 "/>
</bind>
</comp>

<comp id="495" class="1004" name="add_ln609_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="8" slack="0"/>
<pin id="497" dir="0" index="1" bw="8" slack="0"/>
<pin id="498" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln609/2 "/>
</bind>
</comp>

<comp id="501" class="1004" name="trunc_ln657_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="32" slack="0"/>
<pin id="503" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln657/2 "/>
</bind>
</comp>

<comp id="505" class="1004" name="add_ln657_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="8" slack="0"/>
<pin id="507" dir="0" index="1" bw="8" slack="0"/>
<pin id="508" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln657/2 "/>
</bind>
</comp>

<comp id="511" class="1004" name="add_ln658_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="8" slack="0"/>
<pin id="513" dir="0" index="1" bw="8" slack="0"/>
<pin id="514" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln658/2 "/>
</bind>
</comp>

<comp id="517" class="1004" name="store_ln564_store_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="4" slack="0"/>
<pin id="519" dir="0" index="1" bw="4" slack="1"/>
<pin id="520" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln564/2 "/>
</bind>
</comp>

<comp id="522" class="1004" name="zext_ln608_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="8" slack="1"/>
<pin id="524" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln608/3 "/>
</bind>
</comp>

<comp id="526" class="1004" name="zext_ln609_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="8" slack="1"/>
<pin id="528" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln609/3 "/>
</bind>
</comp>

<comp id="530" class="1004" name="zext_ln657_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="8" slack="2"/>
<pin id="532" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln657/4 "/>
</bind>
</comp>

<comp id="534" class="1004" name="zext_ln658_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="8" slack="2"/>
<pin id="536" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln658/4 "/>
</bind>
</comp>

<comp id="538" class="1004" name="m1_to_int_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="64" slack="3"/>
<pin id="540" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="m1_to_int/7 "/>
</bind>
</comp>

<comp id="541" class="1004" name="m1_neg_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="64" slack="0"/>
<pin id="543" dir="0" index="1" bw="64" slack="0"/>
<pin id="544" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="m1_neg/7 "/>
</bind>
</comp>

<comp id="547" class="1004" name="m1_2_to_int_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="64" slack="3"/>
<pin id="549" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="m1_2_to_int/7 "/>
</bind>
</comp>

<comp id="550" class="1004" name="m1_2_neg_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="64" slack="0"/>
<pin id="552" dir="0" index="1" bw="64" slack="0"/>
<pin id="553" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="m1_2_neg/7 "/>
</bind>
</comp>

<comp id="556" class="1004" name="m1_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="64" slack="1"/>
<pin id="558" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="m1/8 "/>
</bind>
</comp>

<comp id="560" class="1004" name="m1_2_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="64" slack="1"/>
<pin id="562" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="m1_2/8 "/>
</bind>
</comp>

<comp id="564" class="1005" name="tmpSumCS_reg_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="4" slack="0"/>
<pin id="566" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="tmpSumCS "/>
</bind>
</comp>

<comp id="571" class="1005" name="r_reg_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="4" slack="0"/>
<pin id="573" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="r "/>
</bind>
</comp>

<comp id="578" class="1005" name="indvar_flatten_reg_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="7" slack="0"/>
<pin id="580" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="585" class="1005" name="lda_read_reg_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="32" slack="1"/>
<pin id="587" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="lda_read "/>
</bind>
</comp>

<comp id="593" class="1005" name="icmp_ln564_reg_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="1" slack="1"/>
<pin id="595" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln564 "/>
</bind>
</comp>

<comp id="597" class="1005" name="icmp_ln566_reg_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="1" slack="1"/>
<pin id="599" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln566 "/>
</bind>
</comp>

<comp id="602" class="1005" name="select_ln564_reg_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="4" slack="1"/>
<pin id="604" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln564 "/>
</bind>
</comp>

<comp id="607" class="1005" name="Order_addr_reg_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="4" slack="1"/>
<pin id="609" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="Order_addr "/>
</bind>
</comp>

<comp id="612" class="1005" name="Order_addr_1_reg_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="4" slack="1"/>
<pin id="614" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="Order_addr_1 "/>
</bind>
</comp>

<comp id="617" class="1005" name="and_ln595_2_reg_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="1" slack="1"/>
<pin id="619" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln595_2 "/>
</bind>
</comp>

<comp id="621" class="1005" name="m_c_right_addr_reg_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="4" slack="1"/>
<pin id="623" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="m_c_right_addr "/>
</bind>
</comp>

<comp id="626" class="1005" name="m_s_right_addr_reg_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="4" slack="1"/>
<pin id="628" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="m_s_right_addr "/>
</bind>
</comp>

<comp id="631" class="1005" name="add_ln608_reg_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="8" slack="1"/>
<pin id="633" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln608 "/>
</bind>
</comp>

<comp id="636" class="1005" name="add_ln609_reg_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="8" slack="1"/>
<pin id="638" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln609 "/>
</bind>
</comp>

<comp id="641" class="1005" name="add_ln657_reg_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="8" slack="2"/>
<pin id="643" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="add_ln657 "/>
</bind>
</comp>

<comp id="646" class="1005" name="add_ln658_reg_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="8" slack="2"/>
<pin id="648" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="add_ln658 "/>
</bind>
</comp>

<comp id="651" class="1005" name="cr_reg_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="64" slack="2"/>
<pin id="653" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="cr "/>
</bind>
</comp>

<comp id="657" class="1005" name="sr_reg_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="64" slack="3"/>
<pin id="659" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="sr "/>
</bind>
</comp>

<comp id="665" class="1005" name="dataA16_addr_reg_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="8" slack="1"/>
<pin id="667" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="dataA16_addr "/>
</bind>
</comp>

<comp id="670" class="1005" name="dataA16_addr_1_reg_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="8" slack="1"/>
<pin id="672" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="dataA16_addr_1 "/>
</bind>
</comp>

<comp id="675" class="1005" name="m00_reg_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="64" slack="1"/>
<pin id="677" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="m00 "/>
</bind>
</comp>

<comp id="681" class="1005" name="m10_reg_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="64" slack="1"/>
<pin id="683" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="m10 "/>
</bind>
</comp>

<comp id="687" class="1005" name="dataA16_addr_2_reg_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="8" slack="1"/>
<pin id="689" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="dataA16_addr_2 "/>
</bind>
</comp>

<comp id="692" class="1005" name="dataA16_addr_3_reg_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="8" slack="1"/>
<pin id="694" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="dataA16_addr_3 "/>
</bind>
</comp>

<comp id="697" class="1005" name="m01_reg_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="64" slack="1"/>
<pin id="699" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="m01 "/>
</bind>
</comp>

<comp id="702" class="1005" name="m11_reg_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="64" slack="1"/>
<pin id="704" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="m11 "/>
</bind>
</comp>

<comp id="707" class="1005" name="m1_neg_reg_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="64" slack="1"/>
<pin id="709" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="m1_neg "/>
</bind>
</comp>

<comp id="712" class="1005" name="m1_2_neg_reg_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="64" slack="1"/>
<pin id="714" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="m1_2_neg "/>
</bind>
</comp>

<comp id="717" class="1005" name="m1_reg_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="64" slack="1"/>
<pin id="719" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="m1 "/>
</bind>
</comp>

<comp id="722" class="1005" name="m1_2_reg_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="64" slack="1"/>
<pin id="724" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="m1_2 "/>
</bind>
</comp>

<comp id="727" class="1005" name="tmpMul0_reg_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="64" slack="2"/>
<pin id="729" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="tmpMul0 "/>
</bind>
</comp>

<comp id="732" class="1005" name="tmpMul0_2_reg_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="64" slack="3"/>
<pin id="734" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="tmpMul0_2 "/>
</bind>
</comp>

<comp id="737" class="1005" name="tmpMul1_reg_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="64" slack="1"/>
<pin id="739" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmpMul1 "/>
</bind>
</comp>

<comp id="742" class="1005" name="tmpMul1_2_reg_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="64" slack="2"/>
<pin id="744" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="tmpMul1_2 "/>
</bind>
</comp>

<comp id="747" class="1005" name="tmpMul0_1_reg_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="64" slack="2"/>
<pin id="749" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="tmpMul0_1 "/>
</bind>
</comp>

<comp id="752" class="1005" name="tmpMul0_3_reg_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="64" slack="3"/>
<pin id="754" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="tmpMul0_3 "/>
</bind>
</comp>

<comp id="757" class="1005" name="tmpMul1_1_reg_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="64" slack="1"/>
<pin id="759" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmpMul1_1 "/>
</bind>
</comp>

<comp id="762" class="1005" name="tmpMul1_3_reg_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="64" slack="2"/>
<pin id="764" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="tmpMul1_3 "/>
</bind>
</comp>

<comp id="767" class="1005" name="sum_2_reg_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="64" slack="1"/>
<pin id="769" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sum_2 "/>
</bind>
</comp>

<comp id="772" class="1005" name="sum_3_reg_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="64" slack="4"/>
<pin id="774" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="sum_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="107"><net_src comp="10" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="10" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="10" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="120"><net_src comp="20" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="0" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="127"><net_src comp="2" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="34" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="138"><net_src comp="122" pin="3"/><net_sink comp="129" pin=2"/></net>

<net id="144"><net_src comp="2" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="145"><net_src comp="34" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="146"><net_src comp="139" pin="3"/><net_sink comp="129" pin=0"/></net>

<net id="152"><net_src comp="4" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="153"><net_src comp="34" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="159"><net_src comp="147" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="165"><net_src comp="6" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="34" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="172"><net_src comp="160" pin="3"/><net_sink comp="167" pin=0"/></net>

<net id="178"><net_src comp="8" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="179"><net_src comp="34" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="185"><net_src comp="8" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="34" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="196"><net_src comp="173" pin="3"/><net_sink comp="187" pin=2"/></net>

<net id="197"><net_src comp="180" pin="3"/><net_sink comp="187" pin=0"/></net>

<net id="203"><net_src comp="8" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="204"><net_src comp="34" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="210"><net_src comp="8" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="211"><net_src comp="34" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="212"><net_src comp="198" pin="3"/><net_sink comp="187" pin=2"/></net>

<net id="213"><net_src comp="205" pin="3"/><net_sink comp="187" pin=0"/></net>

<net id="229"><net_src comp="214" pin="2"/><net_sink comp="226" pin=0"/></net>

<net id="230"><net_src comp="226" pin="1"/><net_sink comp="187" pin=4"/></net>

<net id="235"><net_src comp="22" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="240"><net_src comp="24" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="245"><net_src comp="24" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="253"><net_src comp="246" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="254"><net_src comp="26" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="259"><net_src comp="246" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="260"><net_src comp="28" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="268"><net_src comp="261" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="30" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="275"><net_src comp="264" pin="2"/><net_sink comp="270" pin=0"/></net>

<net id="276"><net_src comp="24" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="277"><net_src comp="261" pin="1"/><net_sink comp="270" pin=2"/></net>

<net id="282"><net_src comp="270" pin="3"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="32" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="287"><net_src comp="278" pin="2"/><net_sink comp="284" pin=0"/></net>

<net id="288"><net_src comp="284" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="293"><net_src comp="278" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="294"><net_src comp="32" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="298"><net_src comp="289" pin="2"/><net_sink comp="295" pin=0"/></net>

<net id="299"><net_src comp="295" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="304"><net_src comp="270" pin="3"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="32" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="310"><net_src comp="255" pin="2"/><net_sink comp="306" pin=0"/></net>

<net id="315"><net_src comp="300" pin="2"/><net_sink comp="311" pin=0"/></net>

<net id="323"><net_src comp="316" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="324"><net_src comp="32" pin="0"/><net_sink comp="319" pin=1"/></net>

<net id="330"><net_src comp="319" pin="2"/><net_sink comp="325" pin=1"/></net>

<net id="331"><net_src comp="316" pin="1"/><net_sink comp="325" pin=2"/></net>

<net id="335"><net_src comp="325" pin="3"/><net_sink comp="332" pin=0"/></net>

<net id="340"><net_src comp="325" pin="3"/><net_sink comp="336" pin=0"/></net>

<net id="341"><net_src comp="32" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="347"><net_src comp="44" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="348"><net_src comp="332" pin="1"/><net_sink comp="342" pin=1"/></net>

<net id="349"><net_src comp="46" pin="0"/><net_sink comp="342" pin=2"/></net>

<net id="353"><net_src comp="336" pin="2"/><net_sink comp="350" pin=0"/></net>

<net id="358"><net_src comp="336" pin="2"/><net_sink comp="354" pin=0"/></net>

<net id="359"><net_src comp="32" pin="0"/><net_sink comp="354" pin=1"/></net>

<net id="365"><net_src comp="48" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="366"><net_src comp="354" pin="2"/><net_sink comp="360" pin=1"/></net>

<net id="367"><net_src comp="24" pin="0"/><net_sink comp="360" pin=2"/></net>

<net id="371"><net_src comp="354" pin="2"/><net_sink comp="368" pin=0"/></net>

<net id="376"><net_src comp="368" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="381"><net_src comp="372" pin="2"/><net_sink comp="377" pin=0"/></net>

<net id="382"><net_src comp="50" pin="0"/><net_sink comp="377" pin=1"/></net>

<net id="386"><net_src comp="383" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="387"><net_src comp="383" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="392"><net_src comp="129" pin="3"/><net_sink comp="388" pin=0"/></net>

<net id="398"><net_src comp="60" pin="0"/><net_sink comp="393" pin=0"/></net>

<net id="399"><net_src comp="129" pin="7"/><net_sink comp="393" pin=1"/></net>

<net id="400"><net_src comp="62" pin="0"/><net_sink comp="393" pin=2"/></net>

<net id="405"><net_src comp="393" pin="3"/><net_sink comp="401" pin=0"/></net>

<net id="406"><net_src comp="50" pin="0"/><net_sink comp="401" pin=1"/></net>

<net id="412"><net_src comp="60" pin="0"/><net_sink comp="407" pin=0"/></net>

<net id="413"><net_src comp="129" pin="3"/><net_sink comp="407" pin=1"/></net>

<net id="414"><net_src comp="62" pin="0"/><net_sink comp="407" pin=2"/></net>

<net id="419"><net_src comp="129" pin="7"/><net_sink comp="415" pin=0"/></net>

<net id="420"><net_src comp="129" pin="3"/><net_sink comp="415" pin=1"/></net>

<net id="425"><net_src comp="350" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="430"><net_src comp="421" pin="2"/><net_sink comp="426" pin=0"/></net>

<net id="431"><net_src comp="50" pin="0"/><net_sink comp="426" pin=1"/></net>

<net id="436"><net_src comp="129" pin="7"/><net_sink comp="432" pin=0"/></net>

<net id="441"><net_src comp="432" pin="2"/><net_sink comp="437" pin=0"/></net>

<net id="442"><net_src comp="50" pin="0"/><net_sink comp="437" pin=1"/></net>

<net id="447"><net_src comp="407" pin="3"/><net_sink comp="443" pin=0"/></net>

<net id="448"><net_src comp="437" pin="2"/><net_sink comp="443" pin=1"/></net>

<net id="453"><net_src comp="377" pin="2"/><net_sink comp="449" pin=0"/></net>

<net id="454"><net_src comp="443" pin="2"/><net_sink comp="449" pin=1"/></net>

<net id="459"><net_src comp="449" pin="2"/><net_sink comp="455" pin=0"/></net>

<net id="460"><net_src comp="426" pin="2"/><net_sink comp="455" pin=1"/></net>

<net id="465"><net_src comp="455" pin="2"/><net_sink comp="461" pin=0"/></net>

<net id="466"><net_src comp="50" pin="0"/><net_sink comp="461" pin=1"/></net>

<net id="471"><net_src comp="388" pin="2"/><net_sink comp="467" pin=0"/></net>

<net id="472"><net_src comp="401" pin="2"/><net_sink comp="467" pin=1"/></net>

<net id="477"><net_src comp="467" pin="2"/><net_sink comp="473" pin=0"/></net>

<net id="478"><net_src comp="415" pin="2"/><net_sink comp="473" pin=1"/></net>

<net id="483"><net_src comp="473" pin="2"/><net_sink comp="479" pin=0"/></net>

<net id="484"><net_src comp="461" pin="2"/><net_sink comp="479" pin=1"/></net>

<net id="488"><net_src comp="129" pin="7"/><net_sink comp="485" pin=0"/></net>

<net id="493"><net_src comp="342" pin="3"/><net_sink comp="489" pin=0"/></net>

<net id="494"><net_src comp="485" pin="1"/><net_sink comp="489" pin=1"/></net>

<net id="499"><net_src comp="360" pin="3"/><net_sink comp="495" pin=0"/></net>

<net id="500"><net_src comp="485" pin="1"/><net_sink comp="495" pin=1"/></net>

<net id="504"><net_src comp="129" pin="3"/><net_sink comp="501" pin=0"/></net>

<net id="509"><net_src comp="342" pin="3"/><net_sink comp="505" pin=0"/></net>

<net id="510"><net_src comp="501" pin="1"/><net_sink comp="505" pin=1"/></net>

<net id="515"><net_src comp="360" pin="3"/><net_sink comp="511" pin=0"/></net>

<net id="516"><net_src comp="501" pin="1"/><net_sink comp="511" pin=1"/></net>

<net id="521"><net_src comp="325" pin="3"/><net_sink comp="517" pin=0"/></net>

<net id="525"><net_src comp="522" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="529"><net_src comp="526" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="533"><net_src comp="530" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="537"><net_src comp="534" pin="1"/><net_sink comp="205" pin=2"/></net>

<net id="545"><net_src comp="538" pin="1"/><net_sink comp="541" pin=0"/></net>

<net id="546"><net_src comp="64" pin="0"/><net_sink comp="541" pin=1"/></net>

<net id="554"><net_src comp="547" pin="1"/><net_sink comp="550" pin=0"/></net>

<net id="555"><net_src comp="64" pin="0"/><net_sink comp="550" pin=1"/></net>

<net id="559"><net_src comp="556" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="563"><net_src comp="560" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="567"><net_src comp="104" pin="1"/><net_sink comp="564" pin=0"/></net>

<net id="568"><net_src comp="564" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="569"><net_src comp="564" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="570"><net_src comp="564" pin="1"/><net_sink comp="311" pin=1"/></net>

<net id="574"><net_src comp="108" pin="1"/><net_sink comp="571" pin=0"/></net>

<net id="575"><net_src comp="571" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="576"><net_src comp="571" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="577"><net_src comp="571" pin="1"/><net_sink comp="517" pin=1"/></net>

<net id="581"><net_src comp="112" pin="1"/><net_sink comp="578" pin=0"/></net>

<net id="582"><net_src comp="578" pin="1"/><net_sink comp="231" pin=1"/></net>

<net id="583"><net_src comp="578" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="584"><net_src comp="578" pin="1"/><net_sink comp="306" pin=1"/></net>

<net id="588"><net_src comp="116" pin="2"/><net_sink comp="585" pin=0"/></net>

<net id="589"><net_src comp="585" pin="1"/><net_sink comp="372" pin=1"/></net>

<net id="590"><net_src comp="585" pin="1"/><net_sink comp="388" pin=1"/></net>

<net id="591"><net_src comp="585" pin="1"/><net_sink comp="421" pin=1"/></net>

<net id="592"><net_src comp="585" pin="1"/><net_sink comp="432" pin=1"/></net>

<net id="596"><net_src comp="249" pin="2"/><net_sink comp="593" pin=0"/></net>

<net id="600"><net_src comp="264" pin="2"/><net_sink comp="597" pin=0"/></net>

<net id="601"><net_src comp="597" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="605"><net_src comp="270" pin="3"/><net_sink comp="602" pin=0"/></net>

<net id="606"><net_src comp="602" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="610"><net_src comp="122" pin="3"/><net_sink comp="607" pin=0"/></net>

<net id="611"><net_src comp="607" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="615"><net_src comp="139" pin="3"/><net_sink comp="612" pin=0"/></net>

<net id="616"><net_src comp="612" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="620"><net_src comp="479" pin="2"/><net_sink comp="617" pin=0"/></net>

<net id="624"><net_src comp="147" pin="3"/><net_sink comp="621" pin=0"/></net>

<net id="625"><net_src comp="621" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="629"><net_src comp="160" pin="3"/><net_sink comp="626" pin=0"/></net>

<net id="630"><net_src comp="626" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="634"><net_src comp="489" pin="2"/><net_sink comp="631" pin=0"/></net>

<net id="635"><net_src comp="631" pin="1"/><net_sink comp="522" pin=0"/></net>

<net id="639"><net_src comp="495" pin="2"/><net_sink comp="636" pin=0"/></net>

<net id="640"><net_src comp="636" pin="1"/><net_sink comp="526" pin=0"/></net>

<net id="644"><net_src comp="505" pin="2"/><net_sink comp="641" pin=0"/></net>

<net id="645"><net_src comp="641" pin="1"/><net_sink comp="530" pin=0"/></net>

<net id="649"><net_src comp="511" pin="2"/><net_sink comp="646" pin=0"/></net>

<net id="650"><net_src comp="646" pin="1"/><net_sink comp="534" pin=0"/></net>

<net id="654"><net_src comp="154" pin="3"/><net_sink comp="651" pin=0"/></net>

<net id="655"><net_src comp="651" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="656"><net_src comp="651" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="660"><net_src comp="167" pin="3"/><net_sink comp="657" pin=0"/></net>

<net id="661"><net_src comp="657" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="662"><net_src comp="657" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="663"><net_src comp="657" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="664"><net_src comp="657" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="668"><net_src comp="173" pin="3"/><net_sink comp="665" pin=0"/></net>

<net id="669"><net_src comp="665" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="673"><net_src comp="180" pin="3"/><net_sink comp="670" pin=0"/></net>

<net id="674"><net_src comp="670" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="678"><net_src comp="187" pin="7"/><net_sink comp="675" pin=0"/></net>

<net id="679"><net_src comp="675" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="680"><net_src comp="675" pin="1"/><net_sink comp="538" pin=0"/></net>

<net id="684"><net_src comp="187" pin="3"/><net_sink comp="681" pin=0"/></net>

<net id="685"><net_src comp="681" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="686"><net_src comp="681" pin="1"/><net_sink comp="547" pin=0"/></net>

<net id="690"><net_src comp="198" pin="3"/><net_sink comp="687" pin=0"/></net>

<net id="691"><net_src comp="687" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="695"><net_src comp="205" pin="3"/><net_sink comp="692" pin=0"/></net>

<net id="696"><net_src comp="692" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="700"><net_src comp="187" pin="7"/><net_sink comp="697" pin=0"/></net>

<net id="701"><net_src comp="697" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="705"><net_src comp="187" pin="3"/><net_sink comp="702" pin=0"/></net>

<net id="706"><net_src comp="702" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="710"><net_src comp="541" pin="2"/><net_sink comp="707" pin=0"/></net>

<net id="711"><net_src comp="707" pin="1"/><net_sink comp="556" pin=0"/></net>

<net id="715"><net_src comp="550" pin="2"/><net_sink comp="712" pin=0"/></net>

<net id="716"><net_src comp="712" pin="1"/><net_sink comp="560" pin=0"/></net>

<net id="720"><net_src comp="556" pin="1"/><net_sink comp="717" pin=0"/></net>

<net id="721"><net_src comp="717" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="725"><net_src comp="560" pin="1"/><net_sink comp="722" pin=0"/></net>

<net id="726"><net_src comp="722" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="730"><net_src comp="218" pin="2"/><net_sink comp="727" pin=0"/></net>

<net id="731"><net_src comp="727" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="735"><net_src comp="222" pin="2"/><net_sink comp="732" pin=0"/></net>

<net id="736"><net_src comp="732" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="740"><net_src comp="218" pin="2"/><net_sink comp="737" pin=0"/></net>

<net id="741"><net_src comp="737" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="745"><net_src comp="222" pin="2"/><net_sink comp="742" pin=0"/></net>

<net id="746"><net_src comp="742" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="750"><net_src comp="218" pin="2"/><net_sink comp="747" pin=0"/></net>

<net id="751"><net_src comp="747" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="755"><net_src comp="222" pin="2"/><net_sink comp="752" pin=0"/></net>

<net id="756"><net_src comp="752" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="760"><net_src comp="218" pin="2"/><net_sink comp="757" pin=0"/></net>

<net id="761"><net_src comp="757" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="765"><net_src comp="222" pin="2"/><net_sink comp="762" pin=0"/></net>

<net id="766"><net_src comp="762" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="770"><net_src comp="214" pin="2"/><net_sink comp="767" pin=0"/></net>

<net id="771"><net_src comp="767" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="775"><net_src comp="214" pin="2"/><net_sink comp="772" pin=0"/></net>

<net id="776"><net_src comp="772" pin="1"/><net_sink comp="187" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dataA16 | {21 22 26 }
 - Input state : 
	Port: unrollRow<double, 16, 1, 16>9 : lda | {1 }
	Port: unrollRow<double, 16, 1, 16>9 : Order | {1 2 }
	Port: unrollRow<double, 16, 1, 16>9 : m_c_right | {2 3 }
	Port: unrollRow<double, 16, 1, 16>9 : m_s_right | {2 3 }
	Port: unrollRow<double, 16, 1, 16>9 : dataA16 | {3 4 5 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln564 : 1
		store_ln592 : 1
		indvar_flatten_load : 1
		icmp_ln564 : 2
		add_ln564_1 : 2
		br_ln564 : 3
		tmpSumCS_load : 1
		icmp_ln566 : 2
		select_ln564 : 3
		shl_ln588 : 4
		zext_ln592 : 4
		Order_addr : 5
		num3 : 6
		or_ln594 : 4
		zext_ln594 : 4
		Order_addr_1 : 5
		num4 : 6
		add_ln566 : 4
		store_ln564 : 3
		store_ln592 : 5
	State 2
		add_ln564 : 1
		select_ln564_1 : 2
		empty : 3
		empty_78 : 3
		tmp_2 : 4
		p_cast1 : 3
		empty_79 : 3
		tmp_3 : 3
		p_cast : 3
		slt : 4
		rev : 5
		icmp_ln595 : 1
		tmp : 1
		xor_ln595 : 2
		tmp_1 : 1
		icmp_ln596 : 1
		icmp_ln595_1 : 4
		xor_ln595_1 : 5
		icmp_ln595_2 : 1
		xor_ln595_2 : 2
		or_ln595 : 2
		or_ln595_1 : 5
		or_ln595_2 : 5
		xor_ln595_3 : 5
		and_ln595 : 2
		and_ln595_1 : 2
		and_ln595_2 : 5
		br_ln595 : 5
		m_c_right_addr : 1
		cr : 2
		m_s_right_addr : 1
		sr : 2
		trunc_ln608 : 1
		add_ln608 : 5
		add_ln609 : 4
		trunc_ln657 : 1
		add_ln657 : 5
		add_ln658 : 4
		store_ln564 : 3
	State 3
		dataA16_addr : 1
		dataA16_addr_1 : 1
		m00 : 2
		m10 : 2
	State 4
		dataA16_addr_2 : 1
		dataA16_addr_3 : 1
		m01 : 2
		m11 : 2
	State 5
	State 6
	State 7
		m1_neg : 1
		m1_2_neg : 1
	State 8
		tmpMul1_1 : 1
		tmpMul1_3 : 1
	State 9
	State 10
	State 11
	State 12
		specfucore_ln723 : 1
		specfucore_ln723 : 1
	State 13
		specfucore_ln724 : 1
		specfucore_ln724 : 1
	State 14
		specfucore_ln723 : 1
		specfucore_ln723 : 1
	State 15
		specfucore_ln724 : 1
		specfucore_ln724 : 1
	State 16
	State 17
	State 18
	State 19
		specfucore_ln725 : 1
	State 20
		specfucore_ln725 : 1
	State 21
		specfucore_ln725 : 1
	State 22
		specfucore_ln725 : 1
	State 23
	State 24
	State 25
	State 26
		rend16 : 1
		rend14 : 1
		rend12 : 1
		rend10 : 1
		rend8 : 1
		rend6 : 1
		rend4 : 1
		rend2 : 1
		rend : 1
		rend22 : 1
		rend20 : 1
		rend18 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|
| Operation|    Functional Unit    |   DSP   |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|
|   dadd   |       grp_fu_214      |    0    |   542   |   638   |
|----------|-----------------------|---------|---------|---------|
|   dmul   |       grp_fu_218      |    8    |   388   |   127   |
|          |       grp_fu_222      |    8    |   388   |   127   |
|----------|-----------------------|---------|---------|---------|
|          |   icmp_ln564_fu_249   |    0    |    0    |    14   |
|          |   icmp_ln566_fu_264   |    0    |    0    |    12   |
|          |       slt_fu_372      |    0    |    0    |    39   |
|   icmp   |   icmp_ln595_fu_388   |    0    |    0    |    39   |
|          |   icmp_ln596_fu_415   |    0    |    0    |    39   |
|          |  icmp_ln595_1_fu_421  |    0    |    0    |    39   |
|          |  icmp_ln595_2_fu_432  |    0    |    0    |    39   |
|----------|-----------------------|---------|---------|---------|
|          |       rev_fu_377      |    0    |    0    |    2    |
|          |    xor_ln595_fu_401   |    0    |    0    |    2    |
|          |   xor_ln595_1_fu_426  |    0    |    0    |    2    |
|    xor   |   xor_ln595_2_fu_437  |    0    |    0    |    2    |
|          |   xor_ln595_3_fu_461  |    0    |    0    |    2    |
|          |     m1_neg_fu_541     |    0    |    0    |    64   |
|          |    m1_2_neg_fu_550    |    0    |    0    |    64   |
|----------|-----------------------|---------|---------|---------|
|          |   add_ln564_1_fu_255  |    0    |    0    |    14   |
|          |    add_ln566_fu_300   |    0    |    0    |    12   |
|          |    add_ln564_fu_319   |    0    |    0    |    12   |
|    add   |    add_ln608_fu_489   |    0    |    0    |    15   |
|          |    add_ln609_fu_495   |    0    |    0    |    15   |
|          |    add_ln657_fu_505   |    0    |    0    |    15   |
|          |    add_ln658_fu_511   |    0    |    0    |    15   |
|----------|-----------------------|---------|---------|---------|
|  select  |  select_ln564_fu_270  |    0    |    0    |    4    |
|          | select_ln564_1_fu_325 |    0    |    0    |    4    |
|----------|-----------------------|---------|---------|---------|
|          |    or_ln594_fu_289    |    0    |    0    |    0    |
|          |    empty_79_fu_354    |    0    |    0    |    0    |
|    or    |    or_ln595_fu_443    |    0    |    0    |    2    |
|          |   or_ln595_1_fu_449   |    0    |    0    |    2    |
|          |   or_ln595_2_fu_455   |    0    |    0    |    2    |
|----------|-----------------------|---------|---------|---------|
|          |    and_ln595_fu_467   |    0    |    0    |    2    |
|    and   |   and_ln595_1_fu_473  |    0    |    0    |    2    |
|          |   and_ln595_2_fu_479  |    0    |    0    |    2    |
|----------|-----------------------|---------|---------|---------|
|   read   |  lda_read_read_fu_116 |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|    shl   |    shl_ln588_fu_278   |    0    |    0    |    0    |
|          |    empty_78_fu_336    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |   zext_ln592_fu_284   |    0    |    0    |    0    |
|          |   zext_ln594_fu_295   |    0    |    0    |    0    |
|          |     p_cast1_fu_350    |    0    |    0    |    0    |
|          |     p_cast_fu_368     |    0    |    0    |    0    |
|   zext   |   zext_ln566_fu_383   |    0    |    0    |    0    |
|          |   zext_ln608_fu_522   |    0    |    0    |    0    |
|          |   zext_ln609_fu_526   |    0    |    0    |    0    |
|          |   zext_ln657_fu_530   |    0    |    0    |    0    |
|          |   zext_ln658_fu_534   |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |      empty_fu_332     |    0    |    0    |    0    |
|   trunc  |   trunc_ln608_fu_485  |    0    |    0    |    0    |
|          |   trunc_ln657_fu_501  |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|bitconcatenate|      tmp_2_fu_342     |    0    |    0    |    0    |
|          |      tmp_3_fu_360     |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
| bitselect|       tmp_fu_393      |    0    |    0    |    0    |
|          |      tmp_1_fu_407     |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   Total  |                       |    16   |   1318  |   1369  |
|----------|-----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
| Order_addr_1_reg_612 |    4   |
|  Order_addr_reg_607  |    4   |
|   add_ln608_reg_631  |    8   |
|   add_ln609_reg_636  |    8   |
|   add_ln657_reg_641  |    8   |
|   add_ln658_reg_646  |    8   |
|  and_ln595_2_reg_617 |    1   |
|      cr_reg_651      |   64   |
|dataA16_addr_1_reg_670|    8   |
|dataA16_addr_2_reg_687|    8   |
|dataA16_addr_3_reg_692|    8   |
| dataA16_addr_reg_665 |    8   |
|  icmp_ln564_reg_593  |    1   |
|  icmp_ln566_reg_597  |    1   |
|indvar_flatten_reg_578|    7   |
|   lda_read_reg_585   |   32   |
|      m00_reg_675     |   64   |
|      m01_reg_697     |   64   |
|      m10_reg_681     |   64   |
|      m11_reg_702     |   64   |
|   m1_2_neg_reg_712   |   64   |
|     m1_2_reg_722     |   64   |
|    m1_neg_reg_707    |   64   |
|      m1_reg_717      |   64   |
|m_c_right_addr_reg_621|    4   |
|m_s_right_addr_reg_626|    4   |
|       r_reg_571      |    4   |
|        reg_226       |   64   |
| select_ln564_reg_602 |    4   |
|      sr_reg_657      |   64   |
|     sum_2_reg_767    |   64   |
|     sum_3_reg_772    |   64   |
|   tmpMul0_1_reg_747  |   64   |
|   tmpMul0_2_reg_732  |   64   |
|   tmpMul0_3_reg_752  |   64   |
|    tmpMul0_reg_727   |   64   |
|   tmpMul1_1_reg_757  |   64   |
|   tmpMul1_2_reg_742  |   64   |
|   tmpMul1_3_reg_762  |   64   |
|    tmpMul1_reg_737   |   64   |
|   tmpSumCS_reg_564   |    4   |
+----------------------+--------+
|         Total        |  1478  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_129 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_129 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_154 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_167 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_187 |  p0  |   4  |   8  |   32   ||    20   |
| grp_access_fu_187 |  p1  |   2  |  64  |   128  ||    9    |
| grp_access_fu_187 |  p2  |   4  |   0  |    0   ||    20   |
|     grp_fu_214    |  p0  |   4  |  64  |   256  ||    20   |
|     grp_fu_214    |  p1  |   4  |  64  |   256  ||    20   |
|     grp_fu_218    |  p0  |   3  |  64  |   192  ||    14   |
|     grp_fu_218    |  p1  |   4  |  64  |   256  ||    20   |
|     grp_fu_222    |  p0  |   3  |  64  |   192  ||    14   |
|     grp_fu_222    |  p1  |   4  |  64  |   256  ||    20   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |  1592  ||  5.491  ||   193   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   16   |    -   |  1318  |  1369  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    5   |    -   |   193  |
|  Register |    -   |    -   |  1478  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   16   |    5   |  2796  |  1562  |
+-----------+--------+--------+--------+--------+
