name: RCC
description: Reset and clock controller
groupName: RCC
registers:
  - name: RCC_CR
    displayName: RCC_CR
    description: RCC clock control register
    addressOffset: 0
    size: 32
    resetValue: 35
    resetMask: 4294967295
    fields:
      - name: HSION
        description: "HSI clock enable\nSet and cleared by software.\nSet by hardware to force the HSI to ON when the product leaves Stop mode, if STOPWUCK = 1 or STOPKERWUCK = 1.\nSet by hardware to force the HSI to ON when the product leaves Standby mode or in case of a failure of the HSE which is used as the system clock source.\nThis bit cannot be cleared if the HSI is used directly (via SW mux) as system clock, or if the HSI is selected as reference clock for PLL1 with PLL1 enabled (PLL1ON bit set to 1)."
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: HSI is OFF
            value: 0
          - name: B_0x1
            description: HSI is ON (default after reset)
            value: 1
      - name: HSIRDY
        description: "HSI clock ready flag\nSet by hardware to indicate that the HSI oscillator is stable."
        bitOffset: 1
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: HSI clock is not ready (default after reset)
            value: 0
          - name: B_0x1
            description: HSI clock is ready
            value: 1
      - name: HSIKERON
        description: "HSI clock enable in Stop mode\nSet and reset by software to force the HSI to ON, even in Stop mode, in order to be quickly available as kernel clock for peripherals. This bit has no effect on the value of HSION."
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no effect on HSI (default after reset)
            value: 0
          - name: B_0x1
            description: HSI is forced to ON even in Stop mode
            value: 1
      - name: HSIDIV
        description: "HSI clock divider\nSet and reset by software.\nThese bits allow selecting a division ratio in order to configure the wanted HSI clock frequency. The\nHSIDIV cannot be changed if the HSI is selected as reference clock for at least one enabled PLL (PLLxON bit set to 1). In that case, the new HSIDIV value is ignored."
        bitOffset: 3
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: division by 1, hsi(_ker)_ck = 64 MHz (default after reset)
            value: 0
          - name: B_0x1
            description: division by 2, hsi(_ker)_ck = 32 MHz
            value: 1
          - name: B_0x2
            description: division by 4, hsi(_ker)_ck = 16 MHz
            value: 2
          - name: B_0x3
            description: division by 8, hsi(_ker)_ck = 8 MHz
            value: 3
      - name: HSIDIVF
        description: "HSI divider flag\nSet and reset by hardware.\nAs a write operation to HSIDIV has not an immediate effect on the frequency, this flag indicates the\ncurrent status of the HSI divider. HSIDIVF goes immediately to 0 when HSIDIV value is changed, and is set back to 1 when the output frequency matches the value programmed into HSIDIV."
        bitOffset: 5
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: new division ratio not yet propagated to hsi(_ker)_ck (default after reset)
            value: 0
          - name: B_0x1
            description: hsi(_ker)_ck clock frequency reflects the new HSIDIV value (default register value when the clock setting is completed).
            value: 1
      - name: CSION
        description: "CSI clock enable\nSet and reset by software to enable/disable CSI clock for system and/or peripheral.\nSet by hardware to force the CSI to ON when the system leaves Stop mode, if STOPWUCK = 1 or STOPKERWUCK = 1.\nThis bit cannot be cleared if the CSI is used directly (via SW mux) as system clock, or if the CSI is selected as reference clock for PLL1 with PLL1 enabled (PLL1ON bit set to 1)."
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CSI is OFF (default after reset)
            value: 0
          - name: B_0x1
            description: CSI is ON
            value: 1
      - name: CSIRDY
        description: "CSI clock ready flag\nSet by hardware to indicate that the CSI oscillator is stable. This bit is activated only if the RC is enabled by CSION (it is not activated if the CSI is enabled by CSIKERON or by a peripheral request)."
        bitOffset: 9
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: CSI clock is not ready (default after reset)
            value: 0
          - name: B_0x1
            description: CSI clock is ready
            value: 1
      - name: CSIKERON
        description: "CSI clock enable in Stop mode\nSet and reset by software to force the CSI to ON, even in Stop mode, in order to be quickly available as kernel clock for some peripherals. This bit has no effect on the value of CSION."
        bitOffset: 10
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no effect on CSI (default after reset)
            value: 0
          - name: B_0x1
            description: CSI is forced to ON even in Stop mode
            value: 1
      - name: HSI48ON
        description: "HSI48 clock enable\nSet by software and cleared by software or by the hardware when the system enters to Stop\nor Standby mode."
        bitOffset: 12
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: HSI48 is OFF (default after reset)
            value: 0
          - name: B_0x1
            description: HSI48 is ON
            value: 1
      - name: HSI48RDY
        description: "HSI48 clock ready flag\nSet by hardware to indicate that the HSI48 oscillator is stable."
        bitOffset: 13
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: HSI48 clock is not ready (default after reset)
            value: 0
          - name: B_0x1
            description: HSI48 clock is ready
            value: 1
      - name: HSEON
        description: "HSE clock enable\nSet and cleared by software.\nCleared by hardware to stop the HSE when entering Stop or Standby mode.\nThis bit cannot be cleared if the HSE is used directly (via SW mux) as system clock, or if the\nHSE is selected as reference clock for PLL1 with PLL1 enabled (PLL1ON bit set to 1)."
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: HSE is OFF (default after reset)
            value: 0
          - name: B_0x1
            description: HSE is ON
            value: 1
      - name: HSERDY
        description: "HSE clock ready flag\nSet by hardware to indicate that the HSE oscillator is stable."
        bitOffset: 17
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: HSE clock is not ready (default after reset)
            value: 0
          - name: B_0x1
            description: HSE clock is ready
            value: 1
      - name: HSEBYP
        description: "HSE clock bypass\nSet and cleared by software to bypass the oscillator with an external clock. The external clock must be enabled with the HSEON bit to be used by the device.\nThe HSEBYP bit can be written only if the HSE oscillator is disabled."
        bitOffset: 18
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: HSE oscillator not bypassed (default after reset)
            value: 0
          - name: B_0x1
            description: HSE oscillator bypassed with an external clock
            value: 1
      - name: HSECSSON
        description: "HSE clock security system enable\nSet by software to enable clock security system on HSE.\nThis bit is 'set only' (disabled by a system reset or when the system enters in Standby mode). When HSECSSON is set, the clock detector is enabled by hardware when the HSE is ready and disabled by hardware if an oscillator failure is detected."
        bitOffset: 19
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CSS on HSE OFF (clock detector OFF) (default after reset)
            value: 0
          - name: B_0x1
            description: CSS on HSE ON (clock detector ON if the HSE oscillator is stable, OFF if not).
            value: 1
      - name: HSEEXT
        description: "external high speed clock type in Bypass mode\nSet and reset by software to select the external clock type (analog or digital).\nThe external clock must be enabled with the HSEON bit to be used by the device. The HSEEXT bit can be written only if the HSE oscillator is disabled."
        bitOffset: 20
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: HSE in analog mode (default after reset)
            value: 0
          - name: B_0x1
            description: HSE in digital mode
            value: 1
      - name: PLL1ON
        description: "PLL1 enable\nSet and cleared by software to enable PLL1.\nCleared by hardware when entering Stop or Standby mode. Note that the hardware prevents\nwriting this bit to 0, if the PLL1 output is used as the system clock."
        bitOffset: 24
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: PLL1 OFF (default after reset)
            value: 0
          - name: B_0x1
            description: PLL1 ON
            value: 1
      - name: PLL1RDY
        description: "PLL1 clock ready flag\nSet by hardware to indicate that the PLL1 is locked."
        bitOffset: 25
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: PLL1 unlocked (default after reset)
            value: 0
          - name: B_0x1
            description: PLL1 locked
            value: 1
      - name: PLL2ON
        description: "PLL2 enable\nSet and cleared by software to enable PLL2.\nCleared by hardware when entering Stop or Standby mode."
        bitOffset: 26
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: PLL2 OFF (default after reset)
            value: 0
          - name: B_0x1
            description: PLL2 ON
            value: 1
      - name: PLL2RDY
        description: "PLL2 clock ready flag\nSet by hardware to indicate that the PLL is locked."
        bitOffset: 27
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: PLL2 unlocked
            value: 0
          - name: B_0x1
            description: PLL2 locked
            value: 1
  - name: RCC_HSICFGR
    displayName: RCC_HSICFGR
    description: RCC HSI calibration register
    addressOffset: 16
    size: 32
    resetValue: 4194304
    resetMask: 4294963200
    fields:
      - name: HSICAL
        description: "HSI clock calibration\nSet by hardware by option byte loading during system reset nreset. Adjusted by software through trimming bits HSITRIM.\nThis field represents the sum of engineering option byte calibration value and HSITRIM bits value."
        bitOffset: 0
        bitWidth: 12
        access: read-only
      - name: HSITRIM
        description: "HSI clock trimming\nSet by software to adjust calibration.\nHSITRIM field is added to the engineering option bytes loaded during reset phase (FLASH_HSI_OPT) in order to form the calibration trimming value.\nHSICAL = HSITRIM + FLASH_HSI_OPT.\nAfter a change of HSITRIM it takes one system clock cycle before the new HSITRIM value is updated\nNote: The reset value of the field is 0x40."
        bitOffset: 16
        bitWidth: 7
        access: read-write
  - name: RCC_CRRCR
    displayName: RCC_CRRCR
    description: RCC clock recovery RC register
    addressOffset: 20
    size: 32
    resetValue: 0
    resetMask: 4294963200
    fields:
      - name: HSI48CAL
        description: "Internal RC 48 MHz clock calibration\nSet by hardware by option-byte loading during system reset NRESET. Read-only."
        bitOffset: 0
        bitWidth: 10
        access: read-only
  - name: RCC_CSICFGR
    displayName: RCC_CSICFGR
    description: RCC CSI calibration register
    addressOffset: 24
    size: 32
    resetValue: 2097152
    resetMask: 4294963200
    fields:
      - name: CSICAL
        description: "CSI clock calibration\nSet by hardware by option byte loading during system reset NRESET. Adjusted by software through trimming bits CSITRIM.\nThis field represents the sum of engineering option byte calibration value and CSITRIM bits value."
        bitOffset: 0
        bitWidth: 8
        access: read-write
      - name: CSITRIM
        description: "CSI clock trimming\nSet by software to adjust calibration.\nCSITRIM field is added to the engineering option bytes loaded during reset phase (FLASH_CSI_OPT) in order to form the calibration trimming value.\nCSICAL = CSITRIM + FLASH_CSI_OPT.\nNote: The reset value of the field is 0x20."
        bitOffset: 16
        bitWidth: 6
        access: read-write
  - name: RCC_CFGR1
    displayName: RCC_CFGR1
    description: RCC clock configuration register
    addressOffset: 28
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: SW
        description: "system clock and trace clock switch\nSet and reset by software to select system clock and trace clock sources (sys_ck).\nSet by hardware in order to:\n-\tforce the selection of the HSI or CSI (depending on STOPWUCK selection) when leaving a system Stop mode\n-\tforce the selection of the HSI in case of failure of the HSE when used directly or indirectly as system clock\nothers: reserved"
        bitOffset: 0
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: HSI selected as system clock (hsi_ck) (default after reset)
            value: 0
          - name: B_0x1
            description: CSI selected as system clock (csi_ck)
            value: 1
          - name: B_0x2
            description: HSE selected as system clock (hse_ck)
            value: 2
          - name: B_0x3
            description: PLL1 selected as system clock (pll1_p_ck for sys_ck)
            value: 3
      - name: SWS
        description: "system clock switch status\nSet and reset by hardware to indicate which clock source is used as system clock. 000: HSI used as system clock (hsi_ck) (default after reset).\nothers: reserved"
        bitOffset: 3
        bitWidth: 3
        access: read-only
        enumeratedValues:
          - name: B_0x1
            description: CSI used as system clock (csi_ck)
            value: 1
          - name: B_0x2
            description: HSE used as system clock (hse_ck)
            value: 2
          - name: B_0x3
            description: PLL1 used as system clock (pll1_p_ck)
            value: 3
      - name: STOPWUCK
        description: "system clock selection after a wakeup from system Stop\nSet and reset by software to select the system wakeup clock from system Stop.\nThe selected clock is also used as emergency clock for the clock security system (CSS) on HSE. 0: HSI selected as wakeup clock from system Stop (default after reset)\nSTOPWUCK must not be modified when CSS is enabled (by HSECSSON bit) and the system clock is HSE (SWS = 10) or a switch on HSE is requested (SW =10)."
        bitOffset: 6
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x1
            description: CSI selected as wakeup clock from system Stop
            value: 1
      - name: STOPKERWUCK
        description: "kernel clock selection after a wakeup from system Stop\nSet and reset by software to select the kernel wakeup clock from system Stop."
        bitOffset: 7
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: HSI selected as wakeup clock from system Stop (default after reset)
            value: 0
          - name: B_0x1
            description: CSI selected as wakeup clock from system Stop
            value: 1
      - name: RTCPRE
        description: "HSE division factor for RTC clock\nSet and cleared by software to divide the HSE to generate a clock for RTC.\nCaution: The software must set these bits correctly to ensure that the clock supplied to the RTC is lower than 1 MHz. These bits must be configured if needed before selecting the RTC clock source.\n..."
        bitOffset: 8
        bitWidth: 6
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no clock (default after reset)
            value: 0
          - name: B_0x1
            description: no clock
            value: 1
          - name: B_0x2
            description: HSE/2
            value: 2
          - name: B_0x3
            description: HSE/3
            value: 3
          - name: B_0x4
            description: HSE/4
            value: 4
          - name: B_0x3E
            description: HSE/62
            value: 62
          - name: B_0x3F
            description: HSE/63
            value: 63
      - name: TIMPRE
        description: "timers clocks prescaler selection\nThis bit is set and reset by software to control the clock frequency of all the timers connected to APB1 and APB2 domains."
        bitOffset: 15
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: The timers kernel clock is equal to rcc_hclk1 if PPRE1 or PPRE2 corresponds to a division by 1 or 2, else it is equal to 2 x Frcc_pclk1 or 2 x Frcc_pclk2 (default after reset)
            value: 0
          - name: B_0x1
            description: The timers kernel clock is equal to 2 x Frcc_pclk1 or 2 x Frcc_pclk2 if PPRE1 or PPRE2 corresponds to a division by 1, 2 or 4, else it is equal to 4 x Frcc_pclk1 or 4 x Frcc_pclk2
            value: 1
      - name: MCO1PRE
        description: "MCO1 prescaler\nSet and cleared by software to configure the prescaler of the MCO1. Modification of this prescaler may generate glitches on MCO1. It is highly recommended to change this prescaler only after reset, before enabling the external oscillators and the PLLs.\n..."
        bitOffset: 18
        bitWidth: 4
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: prescaler disabled (default after reset)
            value: 0
          - name: B_0x1
            description: division by 1 (bypass)
            value: 1
          - name: B_0x2
            description: division by 2
            value: 2
          - name: B_0x3
            description: division by 3
            value: 3
          - name: B_0x4
            description: division by 4
            value: 4
          - name: B_0xF
            description: division by 15
            value: 15
      - name: MCO1SEL
        description: "Microcontroller clock output 1\nSet and cleared by software. Clock source selection may generate glitches on MCO1.\nIt is highly recommended to configure these bits only after reset, before enabling the external oscillators and the PLLs.\nothers: reserved"
        bitOffset: 22
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: HSI clock selected (hsi_ck) (default after reset)
            value: 0
          - name: B_0x1
            description: LSE oscillator clock selected (lse_ck)
            value: 1
          - name: B_0x2
            description: HSE clock selected (hse_ck)
            value: 2
          - name: B_0x3
            description: PLL1 clock selected (pll1_q_ck)
            value: 3
          - name: B_0x4
            description: HSI48 clock selected (hsi48_ck)
            value: 4
      - name: MCO2PRE
        description: "MCO2 prescaler\nSet and cleared by software to configure the prescaler of the MCO2. Modification of this prescaler may generate glitches on MCO2. It is highly recommended to change this prescaler only after reset, before enabling the external oscillators and the PLLs.\n..."
        bitOffset: 25
        bitWidth: 4
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: prescaler disabled (default after reset)
            value: 0
          - name: B_0x1
            description: division by 1 (bypass)
            value: 1
          - name: B_0x2
            description: division by 2
            value: 2
          - name: B_0x3
            description: division by 3
            value: 3
          - name: B_0x4
            description: division by 4
            value: 4
          - name: B_0xF
            description: division by 15
            value: 15
      - name: MCO2SEL
        description: "microcontroller clock output 2\nSet and cleared by software. Clock source selection may generate glitches on MCO2.\nIt is highly recommended to configure these bits only after reset, before enabling the external oscillators and the PLLs.\nothers: reserved"
        bitOffset: 29
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: system clock selected (sys_ck) (default after reset)
            value: 0
          - name: B_0x1
            description: PLL2 oscillator clock selected (pll2_p_ck)
            value: 1
          - name: B_0x2
            description: HSE clock selected (hse_ck)
            value: 2
          - name: B_0x3
            description: PLL1 clock selected (pll1_p_ck)
            value: 3
          - name: B_0x4
            description: CSI clock selected (csi_ck)
            value: 4
          - name: B_0x5
            description: LSI clock selected (lsi_ck)
            value: 5
  - name: RCC_CFGR2
    displayName: RCC_CFGR2
    description: RCC CPU domain clock configuration register 2
    addressOffset: 32
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: HPRE
        description: "AHB prescaler\nSet and reset by software to control the division factor of rcc_hclk. Changing\nthis division ratio has an impact on the frequency of all bus matrix clocks\n0xxx: rcc_hclk = sys_ck (default after reset)"
        bitOffset: 0
        bitWidth: 4
        access: read-write
        enumeratedValues:
          - name: B_0x8
            description: rcc_hclk = sys_ck / 2
            value: 8
          - name: B_0x9
            description: rcc_hclk = sys_ck / 4
            value: 9
          - name: B_0xA
            description: rcc_hclk = sys_ck / 8
            value: 10
          - name: B_0xB
            description: rcc_hclk = sys_ck / 16
            value: 11
          - name: B_0xC
            description: rcc_hclk = sys_ck / 64
            value: 12
          - name: B_0xD
            description: rcc_hclk = sys_ck / 128
            value: 13
          - name: B_0xE
            description: rcc_hclk = sys_ck / 256
            value: 14
          - name: B_0xF
            description: rcc_hclk = sys_ck / 512
            value: 15
      - name: PPRE1
        description: "APB low-speed prescaler (APB1)\nSet and reset by software to control the division factor of rcc_pclk1.\nThe clock is divided by the new prescaler factor from 1 to 16 cycles of rcc_hclk after PPRE write.\n0xx: rcc_pclk1 = rcc_hclk1 (default after reset)"
        bitOffset: 4
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x4
            description: rcc_pclk1 = rcc_hclk1 / 2
            value: 4
          - name: B_0x5
            description: rcc_pclk1 = rcc_hclk1 / 4
            value: 5
          - name: B_0x6
            description: rcc_pclk1 = rcc_hclk1 / 8
            value: 6
          - name: B_0x7
            description: rcc_pclk1 = rcc_hclk1 / 16
            value: 7
      - name: PPRE2
        description: "APB high-speed prescaler (APB2)\nSet and reset by software to control APB high-speed clocks division factor.\nThe clocks are divided with the new prescaler factor from 1 to 16 APB cycles after PPRE2 write.\n0xx: rcc_pclk2 = rcc_hclk1"
        bitOffset: 8
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x4
            description: rcc_pclk2 = rcc_hclk1 / 2
            value: 4
          - name: B_0x5
            description: rcc_pclk2 = rcc_hclk1 / 4
            value: 5
          - name: B_0x6
            description: rcc_pclk2 = rcc_hclk1 / 8
            value: 6
          - name: B_0x7
            description: rcc_pclk2 = rcc_hclk1 / 16
            value: 7
      - name: PPRE3
        description: "APB low-speed prescaler (APB3)\nSet and reset by software to control APB low-speed clocks division factor.\nThe clocks are divided with the new prescaler factor from 1 to 16 APB cycles after PPRE3 write.\n0xx: rcc_pclk3 = rcc_hclk1"
        bitOffset: 12
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x4
            description: rcc_pclk3 = rcc_hclk1 / 2
            value: 4
          - name: B_0x5
            description: rcc_pclk3 = rcc_hclk1 / 4
            value: 5
          - name: B_0x6
            description: rcc_pclk3 = rcc_hclk1 / 8
            value: 6
          - name: B_0x7
            description: rcc_pclk3 = rcc_hclk1 / 16
            value: 7
      - name: AHB1DIS
        description: "AHB1 clock disable\nThis bit can be set in order to further reduce power consumption, when none of the AHB1\nperipherals from RCC_AHB1ENR are used and when their clocks are disabled in\nRCC_AHB1ENR. When this bit is set, all the AHB1 peripherals clocks from\nRCC_AHB1ENR are off.\nenable control bits"
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: AHB1 clock enabled, distributed to peripherals according to their dedicated clock
            value: 0
          - name: B_0x1
            description: AHB1 clock disabled
            value: 1
      - name: AHB2DIS
        description: "AHB2 clock disable\nThis bit can be set in order to further reduce power consumption, when none of the AHB2\nperipherals from RCC_AHB2ENR are used and when their clocks are disabled in\nRCC_AHB2ENR. When this bit is set, all the AHB2 peripherals clocks from\nRCC_AHB2ENR are off.\nenable control bits"
        bitOffset: 17
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: AHB2 clock enabled, distributed to peripherals according to their dedicated clock
            value: 0
          - name: B_0x1
            description: AHB2 clock disabled
            value: 1
      - name: AHB4DIS
        description: "AHB4 clock disable\nThis bit can be set in order to further reduce power consumption, when none of the AHB4\nperipherals from RCC_AHB4ENR are used and when their clocks are disabled in\nRCC_AHB4ENR. When this bit is set, all the AHB4 peripherals clocks from\nRCC_AHB4ENR are off.\nenable control bits"
        bitOffset: 19
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: AHB4 clock enabled, distributed to peripherals according to their dedicated clock
            value: 0
          - name: B_0x1
            description: AHB4 clock disabled
            value: 1
      - name: APB1DIS
        description: "APB1 clock disable value\nThis bit can be set in order to further reduce power consumption, when none of the APB1\nperipherals (except IWDG) are used and when their clocks are disabled in RCC_APB1ENR.\nWhen this bit is set, all the APB1 peripherals clocks are off, except for IWDG.\ncontrol bits"
        bitOffset: 20
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: APB1 clock enabled, distributed to peripherals according to their dedicated clock enable
            value: 0
          - name: B_0x1
            description: APB1 clock disabled
            value: 1
      - name: APB2DIS
        description: "APB2 clock disable value\nThis bit can be set in order to further reduce power consumption, when none of the APB2\nperipherals are used and when their clocks are disabled in RCC_APB2ENR. When this bit is\nset, all the APB2 peripherals clocks are off.\ncontrol bits"
        bitOffset: 21
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: APB2 clock enabled, distributed to peripherals according to their dedicated clock enable
            value: 0
          - name: B_0x1
            description: APB2 clock disabled
            value: 1
      - name: APB3DIS
        description: "APB3 clock disable value.Set and cleared by software\nThis bit can be set in order to further reduce power consumption, when none of the APB3\nperipherals are used and when their clocks are disabled in RCC_APB3ENR. When this bit is\nset, all the APB3 peripherals clocks are off.\ncontrol bits"
        bitOffset: 22
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: APB3 clock enabled, distributed to peripherals according to their dedicated clock enable
            value: 0
          - name: B_0x1
            description: APB3 clock disabled
            value: 1
  - name: RCC_PLL1CFGR
    displayName: RCC_PLL1CFGR
    description: RCC PLL clock source selection register
    addressOffset: 40
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: PLL1SRC
        description: "DIVMx and PLLs clock source selection\nSet and reset by software to select the PLL clock source. These bits can be written only when all PLLs are disabled.\nIn order to save power, when no PLL is used, the value of PLL1SRC must be set to '00'. 00: no clock send to DIVMx divider and PLLs (default after reset)."
        bitOffset: 0
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x1
            description: HSI selected as PLL clock (hsi_ck)
            value: 1
          - name: B_0x2
            description: CSI selected as PLL clock (csi_ck)
            value: 2
          - name: B_0x3
            description: HSE selected as PLL clock (hse_ck)
            value: 3
      - name: PLL1RGE
        description: "PLL1 input frequency range\nSet and reset by software to select the proper reference frequency range used for PLL1. This bit must be written before enabling the PLL1."
        bitOffset: 2
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: PLL1 input (ref1_ck) clock range frequency between 1 and 2 MHz (default after reset)
            value: 0
          - name: B_0x1
            description: PLL1 input (ref1_ck) clock range frequency between 2 and 4 MHz
            value: 1
          - name: B_0x2
            description: PLL1 input (ref1_ck) clock range frequency between 4 and 8 MHz
            value: 2
          - name: B_0x3
            description: PLL1 input (ref1_ck) clock range frequency between 8 and 16 MHz
            value: 3
      - name: PLL1FRACEN
        description: "PLL1 fractional latch enable\nSet and reset by software to latch the content of FRACN1 into the sigma-delta modulator.\nIn order to latch the FRACN1 value into the sigma-delta modulator, PLL1FRACEN must be set to 0, then set to 1. The transition 0 to 1 transfers the content of FRACN1 into the modulator."
        bitOffset: 4
        bitWidth: 1
        access: read-write
      - name: PLL1VCOSEL
        description: "PLL1 VCO selection\nSet and reset by software to select the proper VCO frequency range used for PLL1. This bit must be written before enabling the PLL1."
        bitOffset: 5
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: wide VCO range 192 to 836 MHz (default after reset)
            value: 0
          - name: B_0x1
            description: medium VCO range 150 to 420 MHz
            value: 1
      - name: PLL1M
        description: "prescaler for PLL1\nSet and cleared by software to configure the prescaler of the PLL1.\nThe hardware does not allow any modification of this prescaler when PLL1 is enabled (PLL1ON = 1 or PLL1RDY = 1).\nIn order to save power when PLL1 is not used, the value of DIVM1 must be set to 0.\n...\n..."
        bitOffset: 8
        bitWidth: 6
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: prescaler disabled (default after reset)
            value: 0
          - name: B_0x1
            description: division by 1 (bypass)
            value: 1
          - name: B_0x2
            description: division by 2
            value: 2
          - name: B_0x3
            description: division by 3
            value: 3
          - name: B_0x20
            description: division by 32
            value: 32
          - name: B_0x3F
            description: division by 63
            value: 63
      - name: PLL1PEN
        description: "PLL1 DIVP divider output enable\nSet and reset by software to enable the pll1_p_ck output of the PLL1.\nThis bit can be written only when the PLL1 is disabled (PLL1ON = 0 and PLL1RDY = 0).\nIn order to save power, when the pll1_p_ck output of the PLL1 is not used, the pll1_p_ck must be disabled."
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: pll1_p_ck output disabled (default after reset)
            value: 0
          - name: B_0x1
            description: pll1_p_ck output enabled
            value: 1
      - name: PLL1QEN
        description: "PLL1 DIVQ divider output enable\nSet and reset by software to enable the pll1_q_ck output of the PLL1.\nIn order to save power, when the pll1_q_ck output of the PLL1 is not used, the pll1_q_ck must be disabled.\nThis bit can be written only when the PLL1 is disabled (PLL1ON = 0 and PLL1RDY = 0)."
        bitOffset: 17
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: pll1_q_ck output disabled (default after reset)
            value: 0
          - name: B_0x1
            description: pll1_q_ck output enabled
            value: 1
      - name: PLL1REN
        description: "PLL1 DIVR divider output enable\nSet and reset by software to enable the pll1_r_ck output of the PLL1.\nTo save power, DIVR1EN and DIVR1 bits must be set to 0 when the pll1_r_ck is not used. This bit can be written only when the PLL1 is disabled (PLL1ON = 0 and PLL1RDY = 0)."
        bitOffset: 18
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: pll1_r_ck output disabled (default after reset)
            value: 0
          - name: B_0x1
            description: pll1_r_ck output enabled
            value: 1
  - name: RCC_PLL2CFGR
    displayName: RCC_PLL2CFGR
    description: RCC PLL clock source selection register
    addressOffset: 44
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: PLL2SRC
        description: "DIVMx and PLLs clock source selection\nSet and reset by software to select the PLL clock source.\nThese bits can be written only when all PLLs are disabled.\nIn order to save power, when no PLL is used, the value of PLL2SRC must be set to '00'."
        bitOffset: 0
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no clock send to DIVMx divider and PLLs (default after reset)
            value: 0
          - name: B_0x1
            description: HSI selected as PLL clock (hsi_ck)
            value: 1
          - name: B_0x2
            description: CSI selected as PLL clock (csi_ck)
            value: 2
          - name: B_0x3
            description: HSE selected as PLL clock (hse_ck)
            value: 3
      - name: PLL2RGE
        description: "PLL2 input frequency range\nSet and reset by software to select the proper reference frequency range used for PLL2. These bits must be written before enabling the PLL2."
        bitOffset: 2
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: PLL2 input (ref2_ck) clock range frequency between 1 and 2 MHz (default after reset)
            value: 0
          - name: B_0x1
            description: PLL2 input (ref2_ck) clock range frequency between 2 and 4 MHz
            value: 1
          - name: B_0x2
            description: PLL2 input (ref2_ck) clock range frequency between 4 and 8 MHz
            value: 2
          - name: B_0x3
            description: PLL2 input (ref2_ck) clock range frequency between 8 and 16 MHz
            value: 3
      - name: PLL2FRACEN
        description: "PLL2 fractional latch enable\nSet and reset by software to enable the pll2_p_ck output of the PLL2.\nTo save power, when the pll2_p_ck output of the PLL2 is not used, the pll2_p_ck must be disabled."
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: pll2_p_ck output disabled (default after reset)
            value: 0
          - name: B_0x1
            description: pll2_p_ck output enabled
            value: 1
      - name: PLL2VCOSEL
        description: "PLL2 VCO selection\nSet and reset by software to select the proper VCO frequency range used for PLL2.\nThis bit must be written before enabling the PLL2."
        bitOffset: 5
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: wide VCO range 192 to 836 MHz (default after reset)
            value: 0
          - name: B_0x1
            description: medium VCO range 150 to 420 MHz
            value: 1
      - name: PLL2M
        description: "prescaler for PLL2\nSet and cleared by software to configure the prescaler of the PLL2.\nThe hardware does not allow any modification of this prescaler when PLL2 is enabled (PLL2ON = 1 or PLL2RDY = 1).\nIn order to save power when PLL2 is not used, the value of DIVM2 must be set to 0.\n...\n..."
        bitOffset: 8
        bitWidth: 6
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: prescaler disabled (default after reset)
            value: 0
          - name: B_0x1
            description: division by 1 (bypass)
            value: 1
          - name: B_0x2
            description: division by 2
            value: 2
          - name: B_0x3
            description: division by 3
            value: 3
          - name: B_0x20
            description: division by 32
            value: 32
          - name: B_0x3F
            description: division by 63
            value: 63
      - name: PLL2PEN
        description: "PLL2 DIVP divider output enable\nSet and reset by software to enable the pll2_p_ck output of the PLL2.\nTo save power, when the pll2_p_ck output of the PLL2 is not used, the pll2_p_ck must be disabled."
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: pll2_p_ck output disabled (default after reset)
            value: 0
          - name: B_0x1
            description: pll2_p_ck output enabled
            value: 1
      - name: PLL2QEN
        description: "PLL2 DIVQ divider output enable\nSet and reset by software to enable the pll2_q_ck output of the PLL2.\nTo save power, when the pll2_q_ck output of the PLL2 is not used, the pll2_q_ck must be disabled."
        bitOffset: 17
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: pll2_q_ck output disabled (default after reset)
            value: 0
          - name: B_0x1
            description: pll2_q_ck output enabled
            value: 1
      - name: PLL2REN
        description: "PLL2 DIVR divider output enable\nSet and reset by software to enable the pll2_r_ck output of the PLL2.\nTo save power, DIVR2EN and DIVR2 bits must be set to 0 when the pll2_r_ck is not used."
        bitOffset: 18
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: pll2_r_ck output disabled (default after reset)
            value: 0
          - name: B_0x1
            description: pll2_r_ck output enabled
            value: 1
  - name: RCC_PLL1DIVR
    displayName: RCC_PLL1DIVR
    description: RCC PLL1 dividers register
    addressOffset: 52
    size: 32
    resetValue: 16843392
    resetMask: 4294967295
    fields:
      - name: PLL1N
        description: "Multiplication factor for PLL1VCO\nSet and reset by software to control the multiplication factor of the VCO.\nThese bits can be written only when the PLL is disabled (PLL1ON = 0 and PLL1RDY = 0).\n...\n...\nOthers: reserved"
        bitOffset: 0
        bitWidth: 9
        access: read-write
        enumeratedValues:
          - name: B_0x3
            description: PLL1N = 4
            value: 3
          - name: B_0x4
            description: PLL1N = 5
            value: 4
          - name: B_0x5
            description: PLL1N = 6
            value: 5
          - name: B_0x80
            description: PLL1N = 129 (default after reset)
            value: 128
          - name: B_0x1FF
            description: PLL1N = 512
            value: 511
      - name: PLL1P
        description: "PLL1 DIVP division factor\nSet and reset by software to control the frequency of the pll1_p_ck clock.\nThese bits can be written only when the PLL1 is disabled (PLL1ON = 0 and PLL1RDY = 0).\nNote that odd division factors are not allowed.\n..."
        bitOffset: 9
        bitWidth: 7
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: pll1_p_ck = vco1_ck
            value: 0
          - name: B_0x1
            description: pll1_p_ck = vco1_ck / 2 (default after reset)
            value: 1
          - name: B_0x2
            description: Not allowed
            value: 2
          - name: B_0x3
            description: pll1_p_ck = vco1_ck / 4
            value: 3
          - name: B_0x7F
            description: pll1_p_ck = vco1_ck / 128
            value: 127
      - name: PLL1Q
        description: "PLL1 DIVQ division factor\nSet and reset by software to control the frequency of the pll1_q_ck clock.\nThese bits can be written only when the PLL1 is disabled (PLL1ON = 0 and PLL1RDY = 0).\n..."
        bitOffset: 16
        bitWidth: 7
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: pll1_q_ck = vco1_ck
            value: 0
          - name: B_0x1
            description: pll1_q_ck = vco1_ck / 2 (default after reset)
            value: 1
          - name: B_0x2
            description: pll1_q_ck = vco1_ck / 3
            value: 2
          - name: B_0x3
            description: pll1_q_ck = vco1_ck / 4
            value: 3
          - name: B_0x7F
            description: pll1_q_ck = vco1_ck / 128
            value: 127
      - name: PLL1R
        description: "PLL1 DIVR division factor\nSet and reset by software to control the frequency of the pll1_r_ck clock.\nThese bits can be written only when the PLL1 is disabled (PLL1ON = 0 and PLL1RDY = 0).\n..."
        bitOffset: 24
        bitWidth: 7
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: pll1_r_ck = Not allowed
            value: 0
          - name: B_0x1
            description: pll1_r_ck = vco1_ck / 2 (default after reset)
            value: 1
          - name: B_0x2
            description: pll1_r_ck = vco1_ck / 3
            value: 2
          - name: B_0x3
            description: pll1_r_ck = vco1_ck / 4
            value: 3
          - name: B_0x7F
            description: pll1_r_ck = vco1_ck / 128
            value: 127
  - name: RCC_PLL1FRACR
    displayName: RCC_PLL1FRACR
    description: RCC PLL1 fractional divider register
    addressOffset: 56
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: PLL1FRACN
        description: "fractional part of the multiplication factor for PLL1 VCO\nSet and reset by software to control the fractional part of the multiplication factor of the VCO. These bits can be written at any time, allowing dynamic fine-tuning of the PLL1 VCO.\nThe software must set correctly these bits to insure that the VCO output frequency is between its valid frequency range, that is:\n* 128 to 560 MHz if PLL1VCOSEL = 0\n* \t150 to 420 MHz if PLL1VCOSEL = 1\nVCO output frequency = Fref1_ck x (PLL1N + (PLL1FRACN / 213)), with\n* \tPLL1N between 8 and 420\n* \tPLL1FRACN can be between 0 and 213- 1\n* \tThe input frequency Fref1_ck must be between 1 and 16 MHz.\nTo change the PLL1FRACN value on-the-fly even if the PLL is enabled, the application must proceed as follows:\n* \tSet the bit PLL1FRACEN to 0\n* \tWrite the new fractional value into PLL1FRACN\n* \tSet the bit PLL1FRACEN to 1"
        bitOffset: 3
        bitWidth: 13
        access: read-write
  - name: RCC_PLL2DIVR
    displayName: RCC_PLL2DIVR
    description: RCC PLL1 dividers register
    addressOffset: 60
    size: 32
    resetValue: 16843392
    resetMask: 4294967295
    fields:
      - name: PLL2N
        description: "Multiplication factor for PLL2VCO\nSet and reset by software to control the multiplication factor of the VCO.\nThese bits can be written only when the PLL is disabled (PLL2ON = 0 and PLL2RDY = 0).\n...\n...\nOthers: reserved"
        bitOffset: 0
        bitWidth: 9
        access: read-write
        enumeratedValues:
          - name: B_0x3
            description: PLL2N = 4
            value: 3
          - name: B_0x4
            description: PLL2N = 5
            value: 4
          - name: B_0x5
            description: PLL2N = 6
            value: 5
          - name: B_0x80
            description: PLL2N = 129 (default after reset)
            value: 128
          - name: B_0x1FF
            description: PLL2N = 512
            value: 511
      - name: PLL2P
        description: "PLL2 DIVP division factor\nSet and reset by software to control the frequency of the pll2_p_ck clock.\nThese bits can be written only when the PLL2 is disabled (PLL2ON = 0 and PLL2RDY = 0).\n..."
        bitOffset: 9
        bitWidth: 7
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: pll2_p_ck = vco2_ck
            value: 0
          - name: B_0x1
            description: pll2_p_ck = vco2_ck / 2 (default after reset)
            value: 1
          - name: B_0x2
            description: pll2_p_ck = vco2_ck / 3
            value: 2
          - name: B_0x3
            description: pll2_p_ck = vco2_ck / 4
            value: 3
          - name: B_0x7F
            description: pll2_p_ck = vco2_ck / 128
            value: 127
      - name: PLL2Q
        description: "PLL2 DIVQ division factor\nSet and reset by software to control the frequency of the pll2_q_ck clock.\nThese bits can be written only when the PLL2 is disabled (PLL2ON = 0 and PLL2RDY = 0).\n..."
        bitOffset: 16
        bitWidth: 7
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: pll2_q_ck = vco2_ck
            value: 0
          - name: B_0x1
            description: pll2_q_ck = vco2_ck / 2 (default after reset)
            value: 1
          - name: B_0x2
            description: pll2_q_ck = vco2_ck / 3
            value: 2
          - name: B_0x3
            description: pll2_q_ck = vco2_ck / 4
            value: 3
          - name: B_0x7F
            description: pll2_q_ck = vco2_ck / 128
            value: 127
      - name: PLL2R
        description: "PLL2 DIVR division factor\nSet and reset by software to control the frequency of the pll2_r_ck clock.\nThese bits can be written only when the PLL1 is disabled (PLL2ON = 0 and PLL2RDY = 0).\n..."
        bitOffset: 24
        bitWidth: 7
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: pll2_r_ck = vco2_ck
            value: 0
          - name: B_0x1
            description: pll2_r_ck = vco2_ck / 2 (default after reset)
            value: 1
          - name: B_0x2
            description: pll2_r_ck = vco2_ck / 3
            value: 2
          - name: B_0x3
            description: pll2_r_ck = vco2_ck / 4
            value: 3
          - name: B_0x7F
            description: pll2_r_ck = vco2_ck / 128
            value: 127
  - name: RCC_PLL2FRACR
    displayName: RCC_PLL2FRACR
    description: RCC PLL2 fractional divider register
    addressOffset: 64
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: PLL2FRACN
        description: "fractional part of the multiplication factor for PLL2 VCO\nSet and reset by software to control the fractional part of the multiplication factor of the VCO. These bits can be written at any time, allowing dynamic fine-tuning of the PLL2 VCO.\nThe software must set correctly these bits to insure that the VCO output frequency is between its valid frequency range, that is:\n* 128 to 560 MHz if PLL2VCOSEL = 0\n* \t150 to 420 MHz if PLL2VCOSEL = 1\nVCO output frequency = Fref2_ck x (PLL2N + (PLL2FRACN / 213)), with\n* \tPLL2N between 8 and 420\n* \tPLL2FRACN can be between 0 and 213- 1\n* \tThe input frequency Fref2_ck must be between 1 and 16 MHz.\nTo change the PLL2FRACN value on-the-fly even if the PLL is enabled, the application must proceed as follows:\n* \tSet the bit PLL2FRACEN to 0\n* \tWrite the new fractional value into PLL2FRACN\n* \tSet the bit PLL2FRACEN to 1"
        bitOffset: 3
        bitWidth: 13
        access: read-write
  - name: RCC_CIER
    displayName: RCC_CIER
    description: RCC clock source interrupt enable register
    addressOffset: 80
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: LSIRDYIE
        description: "LSI ready interrupt enable\nSet and reset by software to enable/disable interrupt caused by the LSI oscillator stabilization."
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: LSI ready interrupt disabled (default after reset)
            value: 0
          - name: B_0x1
            description: LSI ready interrupt enabled
            value: 1
      - name: LSERDYIE
        description: "LSE ready interrupt enable\nSet and reset by software to enable/disable interrupt caused by the LSE oscillator stabilization."
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: LSE ready interrupt disabled (default after reset)
            value: 0
          - name: B_0x1
            description: LSE ready interrupt enabled
            value: 1
      - name: CSIRDYIE
        description: "CSI ready interrupt enable\nSet and reset by software to enable/disable interrupt caused by the CSI oscillator stabilization."
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CSI ready interrupt disabled (default after reset)
            value: 0
          - name: B_0x1
            description: CSI ready interrupt enabled
            value: 1
      - name: HSIRDYIE
        description: "HSI ready interrupt enable\nSet and reset by software to enable/disable interrupt caused by the HSI oscillator stabilization."
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: HSI ready interrupt disabled (default after reset)
            value: 0
          - name: B_0x1
            description: HSI ready interrupt enabled
            value: 1
      - name: HSERDYIE
        description: "HSE ready interrupt enable\nSet and reset by software to enable/disable interrupt caused by the HSE oscillator stabilization."
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: HSE ready interrupt disabled (default after reset)
            value: 0
          - name: B_0x1
            description: HSE ready interrupt enabled
            value: 1
      - name: HSI48RDYIE
        description: "HSI48 ready interrupt enable\nSet and reset by software to enable/disable interrupt caused by the HSI48 oscillator stabilization."
        bitOffset: 5
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: HSI48 ready interrupt disabled (default after reset)
            value: 0
          - name: B_0x1
            description: HSI48 ready interrupt enabled
            value: 1
      - name: PLL1RDYIE
        description: "PLL1 ready interrupt enable\nSet and reset by software to enable/disable interrupt caused by PLL1 lock."
        bitOffset: 6
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: PLL1 lock interrupt disabled (default after reset)
            value: 0
          - name: B_0x1
            description: PLL1 lock interrupt enabled
            value: 1
      - name: PLL2RDYIE
        description: "PLL2 ready interrupt enable\nSet and reset by software to enable/disable interrupt caused by PLL2 lock."
        bitOffset: 7
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: PLL2 lock interrupt disabled (default after reset)
            value: 0
          - name: B_0x1
            description: PLL2 lock interrupt enabled
            value: 1
  - name: RCC_CIFR
    displayName: RCC_CIFR
    description: RCC clock source interrupt flag register
    addressOffset: 84
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: LSIRDYF
        description: "LSI ready interrupt flag\nReset by software by writing LSIRDYC bit.\nSet by hardware when the LSI clock becomes stable and LSIRDYIE is set."
        bitOffset: 0
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no clock ready interrupt caused by the LSI (default after reset)
            value: 0
          - name: B_0x1
            description: clock ready interrupt caused by the LSI
            value: 1
      - name: LSERDYF
        description: "LSE ready interrupt flag\nReset by software by writing LSERDYC bit.\nSet by hardware when the LSE clock becomes stable and LSERDYIE is set."
        bitOffset: 1
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no clock ready interrupt caused by the LSE (default after reset)
            value: 0
          - name: B_0x1
            description: clock ready interrupt caused by the LSE
            value: 1
      - name: CSIRDYF
        description: "CSI ready interrupt flag\nReset by software by writing CSIRDYC bit.\nSet by hardware when the CSI clock becomes stable and CSIRDYIE is set."
        bitOffset: 2
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no clock ready interrupt caused by the CSI (default after reset)
            value: 0
          - name: B_0x1
            description: clock ready interrupt caused by the CSI
            value: 1
      - name: HSIRDYF
        description: "HSI ready interrupt flag\nReset by software by writing HSIRDYC bit.\nSet by hardware when the HSI clock becomes stable and HSIRDYIE is set."
        bitOffset: 3
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no clock ready interrupt caused by the HSI (default after reset)
            value: 0
          - name: B_0x1
            description: clock ready interrupt caused by the HSI
            value: 1
      - name: HSERDYF
        description: "HSE ready interrupt flag\nReset by software by writing HSERDYC bit.\nSet by hardware when the HSE clock becomes stable and HSERDYIE is set."
        bitOffset: 4
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no clock ready interrupt caused by the HSE (default after reset)
            value: 0
          - name: B_0x1
            description: clock ready interrupt caused by the HSE
            value: 1
      - name: HSI48RDYF
        description: "HSI48 ready interrupt flag\nReset by software by writing HSI48RDYC bit.\nSet by hardware when the HSI48 clock becomes stable and HSI48RDYIE is set."
        bitOffset: 5
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no clock ready interrupt caused by the HSI48 oscillator (default after reset)
            value: 0
          - name: B_0x1
            description: clock ready interrupt caused by the HSI48 oscillator
            value: 1
      - name: PLL1RDYF
        description: "PLL1 ready interrupt flag\nReset by software by writing PLL1RDYC bit.\nSet by hardware when the PLL1 locks and PLL1RDYIE is set."
        bitOffset: 6
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no clock ready interrupt caused by PLL1 lock (default after reset)
            value: 0
          - name: B_0x1
            description: clock ready interrupt caused by PLL1 lock
            value: 1
      - name: PLL2RDYF
        description: "PLL2 ready interrupt flag\nReset by software by writing PLL2RDYC bit.\nSet by hardware when the PLL2 locks and PLL2RDYIE is set."
        bitOffset: 7
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no clock ready interrupt caused by PLL2 lock (default after reset)
            value: 0
          - name: B_0x1
            description: clock ready interrupt caused by PLL2 lock
            value: 1
      - name: HSECSSF
        description: "HSE clock security system interrupt flag\nReset by software by writing HSECSSC bit.\nSet by hardware in case of HSE clock failure."
        bitOffset: 10
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no clock security interrupt caused by HSE clock failure (default after reset)
            value: 0
          - name: B_0x1
            description: clock security interrupt caused by HSE clock failure
            value: 1
  - name: RCC_CICR
    displayName: RCC_CICR
    description: RCC clock source interrupt clear register
    addressOffset: 88
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: LSIRDYC
        description: "LSI ready interrupt clear\nSet by software to clear LSIRDYF.\nReset by hardware when clear done."
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: LSIRDYF no effect (default after reset)
            value: 0
          - name: B_0x1
            description: LSIRDYF cleared
            value: 1
      - name: LSERDYC
        description: "LSE ready interrupt clear\nSet by software to clear LSERDYF.\nReset by hardware when clear done."
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: LSERDYF no effect (default after reset)
            value: 0
          - name: B_0x1
            description: LSERDYF cleared
            value: 1
      - name: CSIRDYC
        description: "HSI ready interrupt clear\nSet by software to clear CSIRDYF.\nReset by hardware when clear done."
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CSIRDYF no effect (default after reset)
            value: 0
          - name: B_0x1
            description: CSIRDYF cleared
            value: 1
      - name: HSIRDYC
        description: "HSI ready interrupt clear\nSet by software to clear HSIRDYF.\nReset by hardware when clear done."
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: HSIRDYF no effect (default after reset)
            value: 0
          - name: B_0x1
            description: HSIRDYF cleared
            value: 1
      - name: HSERDYC
        description: "HSE ready interrupt clear\nSet by software to clear HSERDYF.\nReset by hardware when clear done."
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: HSERDYF no effect (default after reset)
            value: 0
          - name: B_0x1
            description: HSERDYF cleared
            value: 1
      - name: HSI48RDYC
        description: "HSI48 ready interrupt clear\nSet by software to clear HSI48RDYF.\nReset by hardware when clear done."
        bitOffset: 5
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: HSI48RDYF no effect (default after reset)
            value: 0
          - name: B_0x1
            description: HSI48RDYF cleared
            value: 1
      - name: PLL1RDYC
        description: "PLL1 ready interrupt clear\nSet by software to clear PLL1RDYF.\nReset by hardware when clear done."
        bitOffset: 6
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: PLL1RDYF no effect (default after reset)
            value: 0
          - name: B_0x1
            description: PLL1RDYF cleared
            value: 1
      - name: PLL2RDYC
        description: "PLL2 ready interrupt clear\nSet by software to clear PLL2RDYF.\nReset by hardware when clear done."
        bitOffset: 7
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: PLL2RDYF no effect (default after reset)
            value: 0
          - name: B_0x1
            description: PLL2RDYF cleared
            value: 1
      - name: HSECSSC
        description: "HSE clock security system interrupt clear\nSet by software to clear HSECSSF.\nReset by hardware when clear done."
        bitOffset: 10
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: HSECSSF no effect (default after reset)
            value: 0
          - name: B_0x1
            description: HSECSSF cleared
            value: 1
  - name: RCC_AHB1RSTR
    displayName: RCC_AHB1RSTR
    description: RCC AHB1 reset register
    addressOffset: 96
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: GPDMA1RST
        description: "GPDMA1 block reset\nSet and reset by software."
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: does not reset GPDMA1 block (default after reset)
            value: 0
          - name: B_0x1
            description: resets GPDMA1 block
            value: 1
      - name: GPDMA2RST
        description: "GPDMA2 block reset\nSet and reset by software."
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: does not reset GPDMA2 block (default after reset)
            value: 0
          - name: B_0x1
            description: resets GPDMA2 block
            value: 1
      - name: CRCRST
        description: CRC block reset Set and reset by software.
        bitOffset: 12
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: does not reset CRC block (default after reset)
            value: 0
          - name: B_0x1
            description: resets CRC block
            value: 1
      - name: RAMCFGRST
        description: "RAMCFG block reset\nSet and reset by software."
        bitOffset: 17
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: does not reset RAMCFG block (default after reset)
            value: 0
          - name: B_0x1
            description: resets RAMCFG block
            value: 1
  - name: RCC_AHB2RSTR
    displayName: RCC_AHB2RSTR
    description: RCC AHB2 peripheral reset register
    addressOffset: 100
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: GPIOARST
        description: "GPIOA block reset\nSet and reset by software."
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: does not reset the GPIOA block (default after reset)
            value: 0
          - name: B_0x1
            description: resets the GPIOA block
            value: 1
      - name: GPIOBRST
        description: "GPIOB block reset\nSet and reset by software."
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: does not reset the GPIOB block (default after reset)
            value: 0
          - name: B_0x1
            description: resets the GPIOB block
            value: 1
      - name: GPIOCRST
        description: "GPIOC block reset\nSet and reset by software."
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: does not reset the GPIOC block (default after reset)
            value: 0
          - name: B_0x1
            description: resets the GPIOC block
            value: 1
      - name: GPIODRST
        description: "GPIOD block reset\nSet and reset by software."
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: does not reset the GPIOD block (default after reset)
            value: 0
          - name: B_0x1
            description: resets the GPIOD block
            value: 1
      - name: GPIOHRST
        description: "GPIOH block reset\nSet and reset by software."
        bitOffset: 7
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: does not reset the GPIOH block (default after reset)
            value: 0
          - name: B_0x1
            description: resets the GPIOH block
            value: 1
      - name: ADC1RST
        description: "ADC1 block reset\nSet and reset by software."
        bitOffset: 10
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: does not reset ADC1 block (default after reset)
            value: 0
          - name: B_0x1
            description: resets ADC1 block
            value: 1
      - name: DAC12RST
        description: "DAC block reset\nSet and reset by software."
        bitOffset: 11
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: does not reset DAC block (default after reset)
            value: 0
          - name: B_0x1
            description: resets DAC block
            value: 1
      - name: HASHRST
        description: "HASH block reset\nSet and reset by software."
        bitOffset: 17
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: does not reset HASH block (default after reset)
            value: 0
          - name: B_0x1
            description: resets HASH block
            value: 1
      - name: RNGRST
        description: "RNG block reset\nSet and reset by software."
        bitOffset: 18
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: does not reset RNG block (default after reset)
            value: 0
          - name: B_0x1
            description: resets RNG block
            value: 1
  - name: RCC_APB1LRSTR
    displayName: RCC_APB1LRSTR
    description: RCC APB1 peripheral low reset register
    addressOffset: 116
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: TIM2RST
        description: "TIM2 block reset\nSet and reset by software."
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: does not reset the TIM2 block (default after reset)
            value: 0
          - name: B_0x1
            description: resets the TIM2 block
            value: 1
      - name: TIM3RST
        description: "TIM3 block reset\nSet and reset by software."
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: does not reset the TIM3 block (default after reset)
            value: 0
          - name: B_0x1
            description: resets the TIM3 block
            value: 1
      - name: TIM6RST
        description: "TIM6 block reset\nSet and reset by software."
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: does not reset the TIM6 block (default after reset)
            value: 0
          - name: B_0x1
            description: resets the TIM6 block
            value: 1
      - name: TIM7RST
        description: "TIM7 block reset\nSet and reset by software."
        bitOffset: 5
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: does not reset the TIM7 block (default after reset)
            value: 0
          - name: B_0x1
            description: resets the TIM7 block
            value: 1
      - name: OPAMPRST
        description: "OPAMP block reset\nSet and reset by software."
        bitOffset: 13
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: does not reset the OPAMP block (default after reset)
            value: 0
          - name: B_0x1
            description: resets the OPAMP block
            value: 1
      - name: SPI2RST
        description: "SPI2 block reset\nSet and reset by software."
        bitOffset: 14
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: does not reset the SPI2 block (default after reset)
            value: 0
          - name: B_0x1
            description: resets the SPI2 block
            value: 1
      - name: SPI3RST
        description: "SPI3 block reset\nSet and reset by software."
        bitOffset: 15
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: does not reset the SPI3 block (default after reset)
            value: 0
          - name: B_0x1
            description: resets the SPI3 block
            value: 1
      - name: COMPRST
        description: "COMP block reset\nSet and reset by software."
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: does not reset the COMP block (default after reset)
            value: 0
          - name: B_0x1
            description: resets the COMP block
            value: 1
      - name: USART2RST
        description: "USART2 block reset\nSet and reset by software."
        bitOffset: 17
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: does not reset the USART2 block (default after reset)
            value: 0
          - name: B_0x1
            description: resets the USART2 block
            value: 1
      - name: USART3RST
        description: "USART3 block reset\nSet and reset by software."
        bitOffset: 18
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: does not reset the USART3 block (default after reset)
            value: 0
          - name: B_0x1
            description: resets the USART3 block
            value: 1
      - name: I2C1RST
        description: "I2C1 block reset\nSet and reset by software."
        bitOffset: 21
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: does not reset the I2C1 block (default after reset)
            value: 0
          - name: B_0x1
            description: resets the I2C1 block
            value: 1
      - name: I2C2RST
        description: "I2C2 block reset\nSet and reset by software."
        bitOffset: 22
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: does not reset the I2C2 block (default after reset)
            value: 0
          - name: B_0x1
            description: resets the I2C2 block
            value: 1
      - name: I3C1RST
        description: "I3C1 block reset\nSet and reset by software."
        bitOffset: 23
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: does not reset the I3C1 block (default after reset)
            value: 0
          - name: B_0x1
            description: resets the I3C1 block
            value: 1
      - name: CRSRST
        description: "CRS block reset\nSet and reset by software."
        bitOffset: 24
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: does not reset the CRS block (default after reset)
            value: 0
          - name: B_0x1
            description: resets the CRS block
            value: 1
  - name: RCC_APB1HRSTR
    displayName: RCC_APB1HRSTR
    description: RCC APB1 peripheral high reset register
    addressOffset: 120
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: DTSRST
        description: "DTS block reset\nSet and reset by software."
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: does not reset the DTS block (default after reset)
            value: 0
          - name: B_0x1
            description: resets the DTS block
            value: 1
      - name: LPTIM2RST
        description: "LPTIM2 block reset\nSet and reset by software."
        bitOffset: 5
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: does not reset the LPTIM2 block (default after reset)
            value: 0
          - name: B_0x1
            description: resets the LPTIM2 block
            value: 1
      - name: FDCAN1RST
        description: "FDCAN1 block reset\nSet and reset by software."
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: does not reset the FDCAN1 block (default after reset)
            value: 0
          - name: B_0x1
            description: resets the FDCAN1 block
            value: 1
  - name: RCC_APB2RSTR
    displayName: RCC_APB2RSTR
    description: RCC APB2 peripheral reset register
    addressOffset: 124
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: TIM1RST
        description: "TIM1 block reset\nSet and reset by software."
        bitOffset: 11
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: does not reset the TIM1 block (default after reset)
            value: 0
          - name: B_0x1
            description: resets the TIM1 block
            value: 1
      - name: SPI1RST
        description: "SPI1 block reset\nSet and reset by software."
        bitOffset: 12
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: does not reset the SPI1 block (default after reset)
            value: 0
          - name: B_0x1
            description: resets the SPI1 block
            value: 1
      - name: USART1RST
        description: "USART1 block reset\nSet and reset by software."
        bitOffset: 14
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: does not reset the USART1 block (default after reset)
            value: 0
          - name: B_0x1
            description: resets the USART1 block
            value: 1
      - name: USBFSRST
        description: "USBFS block reset\nSet and reset by software."
        bitOffset: 24
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: does not reset the USBFS block (default after reset)
            value: 0
          - name: B_0x1
            description: resets the USBFS block
            value: 1
  - name: RCC_APB3RSTR
    displayName: RCC_APB3RSTR
    description: RCC APB3 peripheral reset register
    addressOffset: 128
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: SBSRST
        description: "SBS block reset\nSet and reset by software."
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: does not reset the SBS block (default after reset)
            value: 0
          - name: B_0x1
            description: resets the SBS block
            value: 1
      - name: LPUART1RST
        description: "LPUART1 block reset\nSet and reset by software."
        bitOffset: 6
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: does not reset the LPUART1 block (default after reset)
            value: 0
          - name: B_0x1
            description: resets the LPUART1 block
            value: 1
      - name: I3C2RST
        description: "I3C2RST block reset\nSet and reset by software."
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: does not reset the I3C2RST block (default after reset)
            value: 0
          - name: B_0x1
            description: resets the I3C2RST block
            value: 1
      - name: LPTIM1RST
        description: "LPTIM1 block reset\nSet and reset by software."
        bitOffset: 11
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: does not reset the LPTIM1 block (default after reset)
            value: 0
          - name: B_0x1
            description: resets the LPTIM1 block
            value: 1
      - name: VREFRST
        description: "VREF block reset\nSet and reset by software."
        bitOffset: 20
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: does not reset the VREF block (default after reset)
            value: 0
          - name: B_0x1
            description: resets the VREF block
            value: 1
  - name: RCC_AHB1ENR
    displayName: RCC_AHB1ENR
    description: RCC AHB1 peripherals clock register
    addressOffset: 136
    size: 32
    resetValue: 2415919360
    resetMask: 4294967295
    fields:
      - name: GPDMA1EN
        description: "GPDMA1 clock enable\nSet and reset by software."
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: GPDMA1 peripheral clock disabled (default after reset)
            value: 0
          - name: B_0x1
            description: GPDMA1 peripheral clock enabled
            value: 1
      - name: GPDMA2EN
        description: "GPDMA2 clock enable\nSet and reset by software."
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: GPDMA2 peripheral clock disabled (default after reset)
            value: 0
          - name: B_0x1
            description: GPDMA2 peripheral clock enabled
            value: 1
      - name: FLITFEN
        description: "Flash interface clock enable\nSet and reset by software."
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: FLASH interface clock disabled
            value: 0
          - name: B_0x1
            description: FLASH interface clock enabled (default after reset)
            value: 1
      - name: CRCEN
        description: "CRC clock enable\nSet and reset by software."
        bitOffset: 12
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CRC peripheral clock disabled (default after reset)
            value: 0
          - name: B_0x1
            description: CRC peripheral clock enabled
            value: 1
      - name: RAMCFGEN
        description: "RAMCFG clock enable\nSet and reset by software."
        bitOffset: 17
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: RAMCFG peripheral clock disabled (default after reset)
            value: 0
          - name: B_0x1
            description: RAMCFG peripheral clock enabled
            value: 1
      - name: BKPRAMEN
        description: "BKPRAM clock enable\nSet and reset by software"
        bitOffset: 28
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: BKPRAM peripheral clock disabled (default after reset)
            value: 0
          - name: B_0x1
            description: BKPRAM peripheral clock enabled
            value: 1
      - name: SRAM1EN
        description: "SRAM1 clock enable\nSet and reset by software."
        bitOffset: 31
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: SRAM1 clock disabled
            value: 0
          - name: B_0x1
            description: SRAM1 clock enabled (default after reset)
            value: 1
  - name: RCC_AHB2ENR
    displayName: RCC_AHB2ENR
    description: RCC AHB2 peripheral clock register
    addressOffset: 140
    size: 32
    resetValue: 1073741824
    resetMask: 4294967295
    fields:
      - name: GPIOAEN
        description: "GPIOA clock enable\nSet and reset by software."
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: GPIOA peripheral clock disabled (default after reset)
            value: 0
          - name: B_0x1
            description: GPIOA peripheral clock enabled
            value: 1
      - name: GPIOBEN
        description: "GPIOB clock enable\nSet and reset by software."
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: GPIOB peripheral clock disabled (default after reset)
            value: 0
          - name: B_0x1
            description: GPIOB peripheral clock enabled
            value: 1
      - name: GPIOCEN
        description: "GPIOC clock enable\nSet and reset by software."
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: GPIOC peripheral clock disabled (default after reset)
            value: 0
          - name: B_0x1
            description: GPIOC peripheral clock enabled
            value: 1
      - name: GPIODEN
        description: "GPIOD clock enable\nSet and reset by software."
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: GPIOD peripheral clock disabled (default after reset)
            value: 0
          - name: B_0x1
            description: GPIOD peripheral clock enabled
            value: 1
      - name: GPIOHEN
        description: "GPIOH clock enable\nSet and reset by software."
        bitOffset: 7
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: GPIOH peripheral clock disabled (default after reset)
            value: 0
          - name: B_0x1
            description: GPIOH peripheral clock enabled
            value: 1
      - name: ADC1EN
        description: "ADC1 peripherals clock enabled\nSet and reset by software."
        bitOffset: 10
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: ADC1 peripherals clock disabled (default after reset)
            value: 0
          - name: B_0x1
            description: ADC1 peripherals clock enabled
            value: 1
      - name: DAC12EN
        description: "DAC clock enable\nSet and reset by software."
        bitOffset: 11
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: DAC peripheral clock disabled (default after reset)
            value: 0
          - name: B_0x1
            description: DAC peripheral clock enabled
            value: 1
      - name: HASHEN
        description: "HASH clock enable\nSet and reset by software."
        bitOffset: 17
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: HASH peripheral clock disabled (default after reset)
            value: 0
          - name: B_0x1
            description: HASH peripheral clock enabled
            value: 1
      - name: RNGEN
        description: "RNG clock enable\nSet and reset by software."
        bitOffset: 18
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: RNG peripheral clock disabled (default after reset)
            value: 0
          - name: B_0x1
            description: RNG peripheral clock enabled
            value: 1
      - name: SRAM2EN
        description: "SRAM2 clock enable\nSet and reset by software."
        bitOffset: 30
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: SRAM2 clock disabled
            value: 0
          - name: B_0x1
            description: SRAM2 clock enabled (default after reset)
            value: 1
  - name: RCC_APB1LENR
    displayName: RCC_APB1LENR
    description: RCC APB1 peripheral clock register
    addressOffset: 156
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: TIM2EN
        description: "TIM2 clock enable\nSet and reset by software."
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: TIM2 peripheral clock disabled (default after reset)
            value: 0
          - name: B_0x1
            description: TIM2 peripheral clock enabled
            value: 1
      - name: TIM3EN
        description: "TIM3 clock enable\nSet and reset by software."
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: TIM3 peripheral clock disabled (default after reset)
            value: 0
          - name: B_0x1
            description: TIM3 peripheral clock enabled
            value: 1
      - name: TIM6EN
        description: "TIM6 clock enable\nSet and reset by software."
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: TIM6 peripheral clock disabled (default after reset)
            value: 0
          - name: B_0x1
            description: TIM6 peripheral clock enabled
            value: 1
      - name: TIM7EN
        description: "TIM7 clock enable\nSet and reset by software."
        bitOffset: 5
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: TIM7 peripheral clock disabled (default after reset)
            value: 0
          - name: B_0x1
            description: TIM7 peripheral clock enabled
            value: 1
      - name: WWDGEN
        description: "WWDG clock enable\nSet and reset by software."
        bitOffset: 11
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: WWDG peripheral clock disabled (default after reset)
            value: 0
          - name: B_0x1
            description: WWDG peripheral clock enabled
            value: 1
      - name: OPAMPEN
        description: "OPAMP clock enable\nSet and reset by software."
        bitOffset: 13
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: OPAMP peripheral clock disabled (default after reset)
            value: 0
          - name: B_0x1
            description: OPAMP peripheral clock enabled
            value: 1
      - name: SPI2EN
        description: "SPI2 clock enable\nSet and reset by software."
        bitOffset: 14
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: SPI2 peripheral clock disabled (default after reset)
            value: 0
          - name: B_0x1
            description: SPI2 peripheral clock enabled
            value: 1
      - name: SPI3EN
        description: "SPI3 clock enable\nSet and reset by software."
        bitOffset: 15
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: SPI3 peripheral clock disabled (default after reset)
            value: 0
          - name: B_0x1
            description: SPI3 peripheral clock enabled
            value: 1
      - name: COMPEN
        description: "COMP clock enable\nSet and reset by software."
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: COMP peripheral clock disabled (default after reset)
            value: 0
          - name: B_0x1
            description: COMP peripheral clock enabled
            value: 1
      - name: USART2EN
        description: "USART2 clock enable\nSet and reset by software."
        bitOffset: 17
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: USART2 peripheral clock disabled (default after reset)
            value: 0
          - name: B_0x1
            description: USART2 peripheral clock enabled
            value: 1
      - name: USART3EN
        description: "USART3 clock enable\nSet and reset by software."
        bitOffset: 18
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: USART3 peripheral clock disabled (default after reset)
            value: 0
          - name: B_0x1
            description: USART3 peripheral clock enabled
            value: 1
      - name: I2C1EN
        description: "I2C1 clock enable\nSet and reset by software."
        bitOffset: 21
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: I2C1 peripheral clock disabled (default after reset)
            value: 0
          - name: B_0x1
            description: I2C1 peripheral clock enabled
            value: 1
      - name: I2C2EN
        description: "I2C2 clock enable\nSet and reset by software."
        bitOffset: 22
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: I2C2 peripheral clock disabled (default after reset)
            value: 0
          - name: B_0x1
            description: I2C2 peripheral clock enabled
            value: 1
      - name: I3C1EN
        description: "I3C1 clock enable\nSet and reset by software."
        bitOffset: 23
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: I3C1 peripheral clock disabled (default after reset)
            value: 0
          - name: B_0x1
            description: I3C1 peripheral clock enabled
            value: 1
      - name: CRSEN
        description: "CRS clock enable\nSet and reset by software."
        bitOffset: 24
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CRS peripheral clock disabled (default after reset)
            value: 0
          - name: B_0x1
            description: CRS peripheral clock enabled
            value: 1
  - name: RCC_APB1HENR
    displayName: RCC_APB1HENR
    description: RCC APB1 peripheral clock register
    addressOffset: 160
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: DTSEN
        description: "DTS clock enable\nSet and reset by software."
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: DTS peripheral clock disabled (default after reset)
            value: 0
          - name: B_0x1
            description: DTS peripheral clock enabled
            value: 1
      - name: LPTIM2EN
        description: "LPTIM2 clock enable\nSet and reset by software."
        bitOffset: 5
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: LPTIM2 peripheral clock disabled (default after reset)
            value: 0
          - name: B_0x1
            description: LPTIM2 peripheral clock enabled
            value: 1
      - name: FDCAN1EN
        description: "FDCAN1 peripheral clock enable\nSet and reset by software."
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: FDCAN1 peripheral clock disabled (default after reset)
            value: 0
          - name: B_0x1
            description: FDCAN1 peripheral clock enabled
            value: 1
  - name: RCC_APB2ENR
    displayName: RCC_APB2ENR
    description: RCC APB2 peripheral clock register
    addressOffset: 164
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: TIM1EN
        description: "TIM1 clock enable\nSet and reset by software."
        bitOffset: 11
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: TIM1 peripheral clock disabled (default after reset)
            value: 0
          - name: B_0x1
            description: TIM1 peripheral clock enabled
            value: 1
      - name: SPI1EN
        description: "SPI1 clock enable\nSet and reset by software."
        bitOffset: 12
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: SPI1 peripheral clock disabled (default after reset)
            value: 0
          - name: B_0x1
            description: SPI1 peripheral clock enabled
            value: 1
      - name: USART1EN
        description: "USART1 clock enable\nSet and reset by software."
        bitOffset: 14
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: USART1 peripheral clock disabled (default after reset)
            value: 0
          - name: B_0x1
            description: USART1 peripheral clock enabled
            value: 1
      - name: USBFSEN
        description: "USBFS clock enable\nSet and reset by software."
        bitOffset: 24
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: USBFS peripheral clock disabled (default after reset)
            value: 0
          - name: B_0x1
            description: USBFS peripheral clock enabled
            value: 1
  - name: RCC_APB3ENR
    displayName: RCC_APB3ENR
    description: RCC APB3 peripheral clock register
    addressOffset: 168
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: SBSEN
        description: "SBS clock enable\nSet and reset by software."
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: SBS peripheral clock disabled (default after reset)
            value: 0
          - name: B_0x1
            description: SBS peripheral clock enabled
            value: 1
      - name: LPUART1EN
        description: "LPUART1 clock enable\nSet and reset by software."
        bitOffset: 6
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: LPUART1 peripheral clock disabled (default after reset)
            value: 0
          - name: B_0x1
            description: LPUART1 peripheral clock enabled
            value: 1
      - name: I3C2EN
        description: "I3C2EN clock enable\nSet and reset by software."
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: I3C2EN peripheral clock disabled (default after reset)
            value: 0
          - name: B_0x1
            description: I3C2EN peripheral clock enabled
            value: 1
      - name: LPTIM1EN
        description: "LPTIM1 clock enable\nSet and reset by software."
        bitOffset: 11
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: LPTIM1 peripheral clock disabled (default after reset)
            value: 0
          - name: B_0x1
            description: LPTIM1 peripheral clock enabled
            value: 1
      - name: VREFEN
        description: "VREF clock enable\nSet and reset by software."
        bitOffset: 20
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: VREF peripheral clock disabled (default after reset)
            value: 0
          - name: B_0x1
            description: VREF peripheral clock enabled
            value: 1
      - name: RTCAPBEN
        description: "RTC APB interface clock enable\nSet and reset by software."
        bitOffset: 21
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: RTC APB interface clock disabled (default after reset)
            value: 0
          - name: B_0x1
            description: RTC APB interface clock enabled
            value: 1
  - name: RCC_AHB1LPENR
    displayName: RCC_AHB1LPENR
    description: RCC AHB1 sleep clock register
    addressOffset: 176
    size: 32
    resetValue: 4294967295
    resetMask: 4294967295
    fields:
      - name: GPDMA1LPEN
        description: "GPDMA1 clock enable during sleep mode\nSet and reset by software."
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: GPDMA1 peripheral clock disabled during sleep mode
            value: 0
          - name: B_0x1
            description: GPDMA1 peripheral clock enabled during sleep mode (default after reset)
            value: 1
      - name: GPDMA2LPEN
        description: "GPDMA2 clock enable during sleep mode\nSet and reset by software."
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: GPDMA2 peripheral clock disabled during sleep mode
            value: 0
          - name: B_0x1
            description: GPDMA2 peripheral clock enabled during sleep mode (default after reset)
            value: 1
      - name: FLITFLPEN
        description: "Flash interface (FLITF) clock enable during sleep mode\nSet and reset by software."
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: FLITF peripheral clock disabled during sleep mode
            value: 0
          - name: B_0x1
            description: FLITF peripheral clock enabled during sleep mode (default after reset)
            value: 1
      - name: CRCLPEN
        description: "CRC clock enable during sleep mode\nSet and reset by software."
        bitOffset: 12
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CRC peripheral clock disabled during sleep mode
            value: 0
          - name: B_0x1
            description: CRC peripheral clock enabled during sleep mode (default after reset)
            value: 1
      - name: RAMCFGLPEN
        description: "RAMCFG clock enable during sleep mode\nSet and reset by software."
        bitOffset: 17
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: RAMCFG peripheral clock disabled during sleep mode
            value: 0
          - name: B_0x1
            description: RAMCFG peripheral clock enabled during sleep mode (default after reset)
            value: 1
      - name: BKPRAMLPEN
        description: "BKPRAM clock enable during sleep mode\nSet and reset by software"
        bitOffset: 28
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: BKPRAM peripheral clock disabled during sleep mode
            value: 0
          - name: B_0x1
            description: BKPRAM peripheral clock enabled during sleep mode (default after reset)
            value: 1
      - name: ICACHELPEN
        description: "ICACHE clock enable during sleep mode\nSet and reset by software"
        bitOffset: 29
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: ICACHE peripheral clock disabled during sleep mode
            value: 0
          - name: B_0x1
            description: ICACHE peripheral clock enabled during sleep mode (default after reset)
            value: 1
      - name: SRAM1LPEN
        description: "SRAM1 clock enable during sleep mode\nSet and reset by software"
        bitOffset: 31
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: SRAM1 peripheral clock disabled during sleep mode
            value: 0
          - name: B_0x1
            description: SRAM1 peripheral clock enabled during sleep mode (default after reset)
            value: 1
  - name: RCC_AHB2LPENR
    displayName: RCC_AHB2LPENR
    description: RCC AHB2 sleep clock register
    addressOffset: 180
    size: 32
    resetValue: 4294967295
    resetMask: 4294967295
    fields:
      - name: GPIOALPEN
        description: "GPIOA clock enable during sleep mode\nSet and reset by software."
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: GPIOA peripheral clock disabled during sleep mode
            value: 0
          - name: B_0x1
            description: GPIOA peripheral clock enabled during sleep mode (default after reset)
            value: 1
      - name: GPIOBLPEN
        description: "GPIOB clock enable during sleep mode\nSet and reset by software."
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: GPIOB peripheral clock disabled during sleep mode
            value: 0
          - name: B_0x1
            description: GPIOB peripheral clock enabled during sleep mode (default after reset)
            value: 1
      - name: GPIOCLPEN
        description: "GPIOC clock enable during sleep mode\nSet and reset by software."
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: GPIOC peripheral clock disabled during sleep mode
            value: 0
          - name: B_0x1
            description: GPIOC peripheral clock enabled during sleep mode (default after reset)
            value: 1
      - name: GPIODLPEN
        description: "GPIOD clock enable during sleep mode\nSet and reset by software."
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: GPIOD peripheral clock disabled during sleep mode
            value: 0
          - name: B_0x1
            description: GPIOD peripheral clock enabled during sleep mode (default after reset)
            value: 1
      - name: GPIOHLPEN
        description: "GPIOH clock enable during sleep mode\nSet and reset by software."
        bitOffset: 7
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: GPIOH peripheral clock disabled during sleep mode
            value: 0
          - name: B_0x1
            description: GPIOH peripheral clock enabled during sleep mode (default after reset)
            value: 1
      - name: ADC1LPEN
        description: "ADC1 peripherals clock enable during sleep mode\nSet and reset by software."
        bitOffset: 10
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: ADC1 peripherals clock disabled during sleep mode
            value: 0
          - name: B_0x1
            description: ADC1 peripherals clock enabled during sleep mode (default after reset)
            value: 1
      - name: DAC12LPEN
        description: "DAC clock enable during sleep mode\nSet and reset by software."
        bitOffset: 11
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: DAC peripheral clock disabled during sleep mode
            value: 0
          - name: B_0x1
            description: DAC peripheral clock enabled during sleep mode (default after reset)
            value: 1
      - name: HASHLPEN
        description: "HASH clock enable during sleep mode\nSet and reset by software."
        bitOffset: 17
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: HASH peripheral clock disabled during sleep mode
            value: 0
          - name: B_0x1
            description: HASH peripheral clock enabled during sleep mode (default after reset)
            value: 1
      - name: RNGLPEN
        description: "RNG clock enable during sleep mode\nSet and reset by software."
        bitOffset: 18
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: RNG peripheral clock disabled during sleep mode
            value: 0
          - name: B_0x1
            description: RNG peripheral clock enabled during sleep mode (default after reset)
            value: 1
      - name: SRAM2LPEN
        description: "SRAM2 clock enable during sleep mode\nSet and reset by software."
        bitOffset: 30
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: SRAM2 peripheral clock disabled during sleep mode
            value: 0
          - name: B_0x1
            description: SRAM2 peripheral clock enabled during sleep mode (default after reset)
            value: 1
  - name: RCC_APB1LLPENR
    displayName: RCC_APB1LLPENR
    description: RCC APB1 sleep clock register
    addressOffset: 196
    size: 32
    resetValue: 4294967295
    resetMask: 4294967295
    fields:
      - name: TIM2LPEN
        description: "TIM2 clock enable during sleep mode\nSet and reset by software."
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: TIM2 peripheral clock disabled during sleep mode
            value: 0
          - name: B_0x1
            description: TIM2 peripheral clock enabled during sleep mode (default after reset)
            value: 1
      - name: TIM3LPEN
        description: "TIM3 clock enable during sleep mode\nSet and reset by software."
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: TIM3 peripheral clock disabled during sleep mode
            value: 0
          - name: B_0x1
            description: TIM3 peripheral clock enabled during sleep mode (default after reset)
            value: 1
      - name: TIM6LPEN
        description: "TIM6 clock enable during sleep mode\nSet and reset by software."
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: TIM6 peripheral clock disabled during sleep mode
            value: 0
          - name: B_0x1
            description: TIM6 peripheral clock enabled during sleep mode (default after reset)
            value: 1
      - name: TIM7LPEN
        description: "TIM7 clock enable during sleep mode\nSet and reset by software."
        bitOffset: 5
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: TIM7 peripheral clock disabled during sleep mode
            value: 0
          - name: B_0x1
            description: TIM7 peripheral clock enabled during sleep mode (default after reset)
            value: 1
      - name: WWDGLPEN
        description: "WWDG clock enable during sleep mode\nSet and reset by software."
        bitOffset: 11
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: WWDG peripheral clock disabled during sleep mode
            value: 0
          - name: B_0x1
            description: WWDG peripheral clock enabled during sleep mode (default after reset)
            value: 1
      - name: OPAMPLPEN
        description: "OPAMP clock enable during sleep mode\nSet and reset by software."
        bitOffset: 13
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: OPAMP peripheral clock disabled during sleep mode
            value: 0
          - name: B_0x1
            description: OPAMP peripheral clock enabled during sleep mode (default after reset)
            value: 1
      - name: SPI2LPEN
        description: "SPI2 clock enable during sleep mode\nSet and reset by software."
        bitOffset: 14
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: SPI2 peripheral clock disabled during sleep mode
            value: 0
          - name: B_0x1
            description: SPI2 peripheral clock enabled during sleep mode (default after reset)
            value: 1
      - name: SPI3LPEN
        description: "SPI3 clock enable during sleep mode\nSet and reset by software."
        bitOffset: 15
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: SPI3 peripheral clock disabled during sleep mode
            value: 0
          - name: B_0x1
            description: SPI3 peripheral clock enabled during sleep mode (default after reset)
            value: 1
      - name: COMPLPEN
        description: "COMP clock enable during sleep mode\nSet and reset by software."
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: COMP peripheral clock disabled during sleep mode
            value: 0
          - name: B_0x1
            description: COMP peripheral clock enabled during sleep mode (default after reset)
            value: 1
      - name: USART2LPEN
        description: "USART2 clock enable during sleep mode\nSet and reset by software."
        bitOffset: 17
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: USART2 peripheral clock disabled during sleep mode
            value: 0
          - name: B_0x1
            description: USART2 peripheral clock enabled during sleep mode (default after reset)
            value: 1
      - name: USART3LPEN
        description: "USART3 clock enable during sleep mode\nSet and reset by software."
        bitOffset: 18
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: USART3 peripheral clock disabled during sleep mode
            value: 0
          - name: B_0x1
            description: USART3 peripheral clock enabled during sleep mode (default after reset)
            value: 1
      - name: I2C1LPEN
        description: "I2C1 clock enable during sleep mode\nSet and reset by software."
        bitOffset: 21
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: I2C1 peripheral clock disabled during sleep mode
            value: 0
          - name: B_0x1
            description: I2C1 peripheral clock enabled during sleep mode (default after reset)
            value: 1
      - name: I2C2LPEN
        description: "I2C2 clock enable during sleep mode\nSet and reset by software."
        bitOffset: 22
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: I2C2 peripheral clock disabled during sleep mode
            value: 0
          - name: B_0x1
            description: I2C2 peripheral clock enabled during sleep mode (default after reset)
            value: 1
      - name: I3C1LPEN
        description: "I3C1 clock enable during sleep mode\nSet and reset by software."
        bitOffset: 23
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: I3C1 peripheral clock disabled during sleep mode
            value: 0
          - name: B_0x1
            description: I3C1 peripheral clock enabled during sleep mode (default after reset)
            value: 1
      - name: CRSLPEN
        description: "CRS clock enable during sleep mode\nSet and reset by software."
        bitOffset: 24
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CRS peripheral clock disabled during sleep mode
            value: 0
          - name: B_0x1
            description: CRS peripheral clock enabled during sleep mode (default after reset)
            value: 1
  - name: RCC_APB1HLPENR
    displayName: RCC_APB1HLPENR
    description: RCC APB1 sleep clock register
    addressOffset: 200
    size: 32
    resetValue: 4294967295
    resetMask: 4294967295
    fields:
      - name: DTSLPEN
        description: "DTS clock enable during sleep mode\nSet and reset by software."
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: DTS peripheral clock disabled during sleep mode
            value: 0
          - name: B_0x1
            description: DTS peripheral clock enabled during sleep mode (default after reset)
            value: 1
      - name: LPTIM2LPEN
        description: "LPTIM2 clock enable during sleep mode\nSet and reset by software."
        bitOffset: 5
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: LPTIM2 peripheral clock disabled during sleep mode
            value: 0
          - name: B_0x1
            description: LPTIM2 peripheral clock enabled during sleep mode (default after reset)
            value: 1
      - name: FDCAN1LPEN
        description: "FDCAN1 peripheral clock enable during sleep mode\nSet and reset by software."
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: FDCAN1 peripheral clock disabled during sleep mode
            value: 0
          - name: B_0x1
            description: FDCAN1 peripheral clock enabled during sleep mode (default after reset)
            value: 1
  - name: RCC_APB2LPENR
    displayName: RCC_APB2LPENR
    description: RCC APB2 sleep clock register
    addressOffset: 204
    size: 32
    resetValue: 4294967295
    resetMask: 4294967295
    fields:
      - name: TIM1LPEN
        description: "TIM1 clock enable during sleep mode\nSet and reset by software."
        bitOffset: 11
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: TIM1 peripheral clock disabled during sleep mode
            value: 0
          - name: B_0x1
            description: TIM1 peripheral clock enabled during sleep mode (default after reset)
            value: 1
      - name: SPI1LPEN
        description: "SPI1 clock enable during sleep mode\nSet and reset by software."
        bitOffset: 12
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: SPI1 peripheral clock disabled during sleep mode
            value: 0
          - name: B_0x1
            description: SPI1 peripheral clock enabled during sleep mode (default after reset)
            value: 1
      - name: USART1LPEN
        description: "USART1 clock enable during sleep mode\nSet and reset by software."
        bitOffset: 14
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: USART1 peripheral clock disabled during sleep mode
            value: 0
          - name: B_0x1
            description: USART1 peripheral clock enabled during sleep mode (default after reset)
            value: 1
      - name: USBFSLPEN
        description: "USBFS clock enable during sleep mode\nSet and reset by software."
        bitOffset: 24
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: USBFS peripheral clock disabled during sleep mode
            value: 0
          - name: B_0x1
            description: USBFS peripheral clock enabled during sleep mode (default after reset)
            value: 1
  - name: RCC_APB3LPENR
    displayName: RCC_APB3LPENR
    description: RCC APB3 sleep clock register
    addressOffset: 208
    size: 32
    resetValue: 4294967295
    resetMask: 4294967295
    fields:
      - name: SBSLPEN
        description: "SBS clock enable during sleep mode\nSet and reset by software."
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: SBS peripheral clock disabled during sleep mode
            value: 0
          - name: B_0x1
            description: SBS peripheral clock enabled during sleep mode (default after reset)
            value: 1
      - name: LPUART1LPEN
        description: "LPUART1 clock enable during sleep mode\nSet and reset by software."
        bitOffset: 6
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: LPUART1 peripheral clock disabled during sleep mode
            value: 0
          - name: B_0x1
            description: LPUART1 peripheral clock enabled during sleep mode (default after reset)
            value: 1
      - name: I3C2LPEN
        description: "I3C2 clock enable during sleep mode\nSet and reset by software."
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: I3C2 peripheral clock disabled during sleep mode
            value: 0
          - name: B_0x1
            description: I3C2 peripheral clock enabled during sleep mode (default after reset)
            value: 1
      - name: LPTIM1LPEN
        description: "LPTIM1 clock enable during sleep mode\nSet and reset by software."
        bitOffset: 11
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: LPTIM1 peripheral clock disabled during sleep mode
            value: 0
          - name: B_0x1
            description: LPTIM1 peripheral clock enabled during sleep mode (default after reset)
            value: 1
      - name: VREFLPEN
        description: "VREF clock enable during sleep mode\nSet and reset by software."
        bitOffset: 20
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: VREF peripheral clock disabled during sleep mode
            value: 0
          - name: B_0x1
            description: VREF peripheral clock enabled during sleep mode (default after reset)
            value: 1
      - name: RTCAPBLPEN
        description: "RTC APB interface clock enable during sleep mode\nSet and reset by software."
        bitOffset: 21
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: RTC APB interface clock disabled during sleep mode
            value: 0
          - name: B_0x1
            description: RTC APB interface clock enabled during sleep mode (default after reset)
            value: 1
  - name: RCC_CCIPR1
    displayName: RCC_CCIPR1
    description: RCC kernel clock configuration register
    addressOffset: 216
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: USART1SEL
        description: "USART1 kernel clock source selection\nSet and reset by software.\nothers: reserved, the kernel clock is disabled"
        bitOffset: 0
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: rcc_pclk2 selected as kernel clock (default after reset)
            value: 0
          - name: B_0x1
            description: pll2_q_ck selected as kernel clock
            value: 1
          - name: B_0x3
            description: hsi_ker_ck selected as kernel clock
            value: 3
          - name: B_0x4
            description: csi_ker_ck selected as kernel clock
            value: 4
          - name: B_0x5
            description: lse_ck selected as kernel clock
            value: 5
      - name: USART2SEL
        description: "USART2 kernel clock source selection\nSet and reset by software.\nothers: reserved, the kernel clock is disabled"
        bitOffset: 3
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: rcc_pclk1 selected as kernel clock (default after reset)
            value: 0
          - name: B_0x1
            description: pll2_q_ck selected as kernel clock
            value: 1
          - name: B_0x3
            description: hsi_ker_ck selected as kernel clock
            value: 3
          - name: B_0x4
            description: csi_ker_ck selected as kernel clock
            value: 4
          - name: B_0x5
            description: lse_ck selected as kernel clock
            value: 5
      - name: USART3SEL
        description: "USART3 kernel clock source selection\nSet and reset by software.\nothers: reserved, the kernel clock is disabled"
        bitOffset: 6
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: rcc_pclk1 selected as kernel clock (default after reset)
            value: 0
          - name: B_0x1
            description: pll2_q_ck selected as kernel clock
            value: 1
          - name: B_0x3
            description: hsi_ker_ck selected as kernel clock
            value: 3
          - name: B_0x4
            description: csi_ker_ck selected as kernel clock
            value: 4
          - name: B_0x5
            description: lse_ck selected as kernel clock
            value: 5
      - name: TIMICSEL
        description: "TIM2, TIM3 and LPTIM2 input capture source selection\nSet and reset by software."
        bitOffset: 31
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No internal clock available for timers input capture (default after reset)
            value: 0
          - name: B_0x1
            description: hsi_ker_ck/1024, hsi_ker_ck/8 and csi_ker_ck/128 selected for timers input capture
            value: 1
  - name: RCC_CCIPR2
    displayName: RCC_CCIPR2
    description: RCC kernel clock configuration register
    addressOffset: 220
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: LPTIM1SEL
        description: "LPTIM1 kernel clock source selection\nothers: reserved, the kernel clock is disabled"
        bitOffset: 8
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: rcc_pclk3 selected as kernel clock (default after reset)
            value: 0
          - name: B_0x1
            description: pll2_p_ck selected as kernel clock
            value: 1
          - name: B_0x3
            description: lse_ker_ck selected as kernel clock
            value: 3
          - name: B_0x4
            description: lsi_ker_ck selected as kernel clock
            value: 4
          - name: B_0x5
            description: per_ck selected as kernel clock
            value: 5
      - name: LPTIM2SEL
        description: "LPTIM2 kernel clock source selection\nothers: reserved, the kernel clock is disabled"
        bitOffset: 12
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: rcc_pclk1 selected as kernel clock (default after reset)
            value: 0
          - name: B_0x1
            description: pll2_p_ck selected as kernel clock
            value: 1
          - name: B_0x3
            description: lse_ker_ck selected as kernel clock
            value: 3
          - name: B_0x4
            description: lsi_ker_ck selected as kernel clock
            value: 4
          - name: B_0x5
            description: per_ck selected as kernel clock
            value: 5
  - name: RCC_CCIPR3
    displayName: RCC_CCIPR3
    description: RCC kernel clock configuration register
    addressOffset: 224
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: SPI1SEL
        description: "SPI1 kernel clock source selection\nSet and reset by software.\nothers: reserved, the kernel clock is disabled"
        bitOffset: 0
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: pll1_q_ck selected as kernel clock (default after reset)
            value: 0
          - name: B_0x1
            description: pll2_p_ck selected as kernel clock
            value: 1
          - name: B_0x3
            description: AUDIOCLK selected as kernel clock
            value: 3
          - name: B_0x4
            description: per_ck selected as kernel clock
            value: 4
      - name: SPI2SEL
        description: "SPI2 kernel clock source selection\nSet and reset by software.\nothers: reserved, the kernel clock is disabled"
        bitOffset: 3
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: pll1_q_ck selected as kernel clock (default after reset)
            value: 0
          - name: B_0x1
            description: pll2_p_ck selected as kernel clock
            value: 1
          - name: B_0x3
            description: AUDIOCLK selected as kernel clock
            value: 3
          - name: B_0x4
            description: per_ck selected as kernel clock
            value: 4
      - name: SPI3SEL
        description: "SPI3 kernel clock source selection\nSet and reset by software.\nothers: reserved, the kernel clock is disabled"
        bitOffset: 6
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: pll1_q_ck selected as kernel clock (default after reset)
            value: 0
          - name: B_0x1
            description: pll2_p_ck selected as kernel clock
            value: 1
          - name: B_0x3
            description: AUDIOCLK selected as kernel clock
            value: 3
          - name: B_0x4
            description: per_ck selected as kernel clock
            value: 4
      - name: LPUART1SEL
        description: "LPUART1 kernel clock source selection\nothers: reserved, the kernel clock is disabled"
        bitOffset: 24
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: rcc_pclk3 s elected as kernel clock (default after reset)
            value: 0
          - name: B_0x1
            description: pll2_q_ck selected as kernel clock
            value: 1
          - name: B_0x3
            description: hsi_ker_ck selected as kernel clock
            value: 3
          - name: B_0x4
            description: csi_ker_ck selected as kernel clock
            value: 4
          - name: B_0x5
            description: lse_ck selected as kernel clock
            value: 5
  - name: RCC_CCIPR4
    displayName: RCC_CCIPR4
    description: RCC kernel clock configuration register
    addressOffset: 228
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: SYSTICKSEL
        description: "SYSTICK clock source selection\nNote: rcc_hclk frequency must be four times higher than\nlsi_ker_ck/lse_ck (period (LSI/LSE) greater than or equal 4 * period (HCLK)."
        bitOffset: 2
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: rcc_hclk/8 selected as clock source (default after reset)
            value: 0
          - name: B_0x1
            description: lsi_ker_ck[1] selected as clock source
            value: 1
          - name: B_0x2
            description: lse_ck[1] selected as clock source
            value: 2
          - name: B_0x3
            description: reserved, the kernel clock is disabled
            value: 3
      - name: USBFSSEL
        description: USBFS kernel clock source selection
        bitOffset: 4
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no clock is selected as kernel clock (default after reset)
            value: 0
          - name: B_0x1
            description: pll1_q_ck selected as kernel clock
            value: 1
          - name: B_0x2
            description: pll2_q_ck selected as kernel clock
            value: 2
          - name: B_0x3
            description: hsi48_ker_ck selected as kernel clock
            value: 3
      - name: I2C1SEL
        description: I2C1 kernel clock source selection
        bitOffset: 16
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: rcc_pclk1 selected as kernel clock (default after reset)
            value: 0
          - name: B_0x1
            description: pll2_r_ck selected as kernel clock
            value: 1
          - name: B_0x2
            description: hsi_ker_ck selected as kernel clock
            value: 2
          - name: B_0x3
            description: csi_ker_ck selected as kernel clock
            value: 3
      - name: I2C2SEL
        description: I2C2 kernel clock source selection
        bitOffset: 18
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: rcc_pclk1 selected as kernel clock (default after reset)
            value: 0
          - name: B_0x1
            description: pll2_r_ck selected as kernel clock
            value: 1
          - name: B_0x2
            description: hsi_ker_ck selected as kernel clock
            value: 2
          - name: B_0x3
            description: csi_ker_ck selected as kernel clock
            value: 3
      - name: I3C1SEL
        description: I3C1 kernel clock source selection
        bitOffset: 24
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: rcc_pclk3 selected as kernel clock (default after reset)
            value: 0
          - name: B_0x1
            description: pll2_r_ck selected as kernel clock
            value: 1
          - name: B_0x2
            description: hsi_ker_ck selected as kernel clock
            value: 2
          - name: B_0x3
            description: no clock selected
            value: 3
      - name: I3C2SEL
        description: I3C2 kernel clock source selection
        bitOffset: 26
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: rcc_pclk3 selected as kernel clock (default after reset)
            value: 0
          - name: B_0x1
            description: pll2_r_ck selected as kernel clock
            value: 1
          - name: B_0x2
            description: hsi_ker_ck selected as kernel clock
            value: 2
          - name: B_0x3
            description: no clock selected
            value: 3
  - name: RCC_CCIPR5
    displayName: RCC_CCIPR5
    description: RCC kernel clock configuration register
    addressOffset: 232
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: ADCDACSEL
        description: "ADC and DAC kernel clock source selection\nothers: reserved, the kernel clock is disabled"
        bitOffset: 0
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: rcc_hclk selected as kernel clock (default after reset)
            value: 0
          - name: B_0x1
            description: sys_ck selected as kernel clock
            value: 1
          - name: B_0x2
            description: pll2_r_ck selected as kernel clock
            value: 2
          - name: B_0x3
            description: hse_ck selected as kernel clock
            value: 3
          - name: B_0x4
            description: hsi_ker_ck selected as kernel clock
            value: 4
          - name: B_0x5
            description: csi_ker_ck selected as kernel clock
            value: 5
      - name: DAC1SEL
        description: DAC1 sample and hold clock source selection
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: dac_hold_ck selected as kernel clock (default after reset)
            value: 0
          - name: B_0x1
            description: dac_hold_ck selected as kernel clock
            value: 1
      - name: RNGSEL
        description: RNG kernel clock source selection
        bitOffset: 4
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: hsi48_ker_ck selected as kernel clock (default after reset)
            value: 0
          - name: B_0x1
            description: pll1_q_ck selected as kernel clock
            value: 1
          - name: B_0x2
            description: lse_ck selected as kernel clock
            value: 2
          - name: B_0x3
            description: lsi_ker_ck selected as kernel clock
            value: 3
      - name: FDCAN1SEL
        description: FDCAN1 kernel clock source selection
        bitOffset: 8
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: hse_ck selected as kernel clock (default after reset)
            value: 0
          - name: B_0x1
            description: pll1_q_ck selected as kernel clock
            value: 1
          - name: B_0x2
            description: pll2_q_ck selected as kernel clock
            value: 2
          - name: B_0x3
            description: reserved, the kernel clock is disabled
            value: 3
      - name: CKPERSEL
        description: per_ck clock source selection
        bitOffset: 30
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: hsi_ker_ck selected as kernel clock (default after reset)
            value: 0
          - name: B_0x1
            description: csi_ker_ck selected as kernel clock
            value: 1
          - name: B_0x2
            description: hse_ck selected as kernel clock
            value: 2
          - name: B_0x3
            description: reserved, the per_ck clock is disabled
            value: 3
  - name: RCC_BDCR
    displayName: RCC_BDCR
    description: RCC Backup domain control register
    addressOffset: 240
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: LSEON
        description: "LSE oscillator enabled\nSet and reset by software."
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: LSE oscillator OFF (default after Backup domain reset)
            value: 0
          - name: B_0x1
            description: LSE oscillator ON
            value: 1
      - name: LSERDY
        description: "LSE oscillator ready\nSet and reset by hardware to indicate when the LSE is stable.\nThis bit needs 6 cycles of lse_ck clock to fall down after LSEON has been set to 0."
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: LSE oscillator not ready (default after Backup domain reset)
            value: 0
          - name: B_0x1
            description: LSE oscillator ready
            value: 1
      - name: LSEBYP
        description: "LSE oscillator bypass\nSet and reset by software to bypass oscillator in debug mode. This bit must not be written when the LSE is enabled (by LSEON) or ready (LSERDY = 1)"
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: LSE oscillator not bypassed (default after Backup domain reset)
            value: 0
          - name: B_0x1
            description: LSE oscillator bypassed
            value: 1
      - name: LSEDRV
        description: "LSE oscillator driving capability\nSet by software to select the driving capability of the LSE oscillator.\nThese bit can be written only if LSE oscillator is disabled (LSEON = 0 and LSERDY = 0)."
        bitOffset: 3
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: lowest drive (default after Backup domain reset)
            value: 0
          - name: B_0x1
            description: medium-low drive
            value: 1
          - name: B_0x2
            description: medium-high drive
            value: 2
          - name: B_0x3
            description: highest drive
            value: 3
      - name: LSECSSON
        description: "LSE clock security system enable\nSet by software to enable the clock security system on 32 kHz oscillator.\nLSECSSON must be enabled after LSE is enabled (LSEON enabled) and ready (LSERDY set by hardware) and after RTCSEL is selected.\nOnce enabled, this bit cannot be disabled, except after a LSE failure detection (LSECSSD = 1). In that case the software must disable LSECSSON."
        bitOffset: 5
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CSS on 32 kHz oscillator OFF (default after Backup domain reset)
            value: 0
          - name: B_0x1
            description: CSS on 32 kHz oscillator ON
            value: 1
      - name: LSECSSD
        description: "LSE clock security system failure detection\nSet by hardware to indicate when a failure has been detected by the clock security system on the external 32 kHz oscillator."
        bitOffset: 6
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no failure detected on 32 kHz oscillator (default after Backup domain reset)
            value: 0
          - name: B_0x1
            description: failure detected on 32 kHz oscillator
            value: 1
      - name: LSEEXT
        description: "low-speed external clock type in bypass mode\nSet and reset by software to select the external clock type (analog or digital).\nThe external clock must be enabled with the LSEON bit, to be used by the device.\nThe LSEEXT bit can be written only if the LSE oscillator is disabled."
        bitOffset: 7
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: LSE in analog mode (default after Backup domain reset)
            value: 0
          - name: B_0x1
            description: LSE in digital mode (do not use if RTC is active).
            value: 1
      - name: RTCSEL
        description: "RTC clock source selection\nSet by software to select the clock source for the RTC.\nThese bits can be written only one time (except in case of failure detection on LSE).\nThese bits must be written before LSECSSON is enabled.\nThe VSWRST bit can be used to reset them, then it can be written one time again.\nIf HSE is selected as RTC clock, this clock is lost when the system is in Stop mode or in case of a pin reset (NRST)."
        bitOffset: 8
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no clock (default after Backup domain reset)
            value: 0
          - name: B_0x1
            description: LSE selected as RTC clock
            value: 1
          - name: B_0x2
            description: LSI selected as RTC clock
            value: 2
          - name: B_0x3
            description: HSE divided by RTCPRE value selected as RTC clock
            value: 3
      - name: RTCEN
        description: "RTC clock enable\nSet and reset by software."
        bitOffset: 15
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: rtc_ck disabled (default after Backup domain reset)
            value: 0
          - name: B_0x1
            description: rtc_ck enabled
            value: 1
      - name: VSWRST
        description: "VSwitch domain software reset\nSet and reset by software."
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: reset not activated (default after Backup domain reset)
            value: 0
          - name: B_0x1
            description: resets the entire VSW domain
            value: 1
      - name: LSCOEN
        description: "Low-speed clock output (LSCO) enable\nSet and cleared by software."
        bitOffset: 24
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: LSCO output disabled
            value: 0
          - name: B_0x1
            description: LSCO output enabled
            value: 1
      - name: LSCOSEL
        description: "Low-speed clock output selection\nSet and cleared by software."
        bitOffset: 25
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: LSI clock selected
            value: 0
          - name: B_0x1
            description: LSE clock selected
            value: 1
      - name: LSION
        description: "LSI oscillator enable\nSet and cleared by software."
        bitOffset: 26
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: LSI oscillator off
            value: 0
          - name: B_0x1
            description: LSI oscillator on
            value: 1
      - name: LSIRDY
        description: "LSI oscillator ready\nSet and cleared by hardware to indicate when the LSI oscillator is stable.\nAfter the LSION bit is cleared, LSIRDY goes low after three internal low-speed oscillator clock cycles.\nThis bit is set when the LSI is used by IWDG or RTC, even if LSION = 0."
        bitOffset: 27
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: LSI oscillator not ready
            value: 0
          - name: B_0x1
            description: LSI oscillator ready
            value: 1
  - name: RCC_RSR
    displayName: RCC_RSR
    description: RCC reset status register
    addressOffset: 244
    size: 32
    resetValue: 201326592
    resetMask: 4294967295
    fields:
      - name: RMVF
        description: "remove reset flag\nSet and reset by software to reset the value of the reset flags."
        bitOffset: 23
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: reset of the reset flags not activated (default after power-on reset)
            value: 0
          - name: B_0x1
            description: resets the value of the reset flags
            value: 1
      - name: PINRSTF
        description: "pin reset flag (NRST)\nReset by software by writing the RMVF bit.\nSet by hardware when a reset from pin occurs."
        bitOffset: 26
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no reset from pin occurred
            value: 0
          - name: B_0x1
            description: reset from pin occurred (default after power-on reset)
            value: 1
      - name: BORRSTF
        description: "BOR reset flag\nReset by software by writing the RMVF bit.\nSet by hardware when a BOR reset occurs (pwr_bor_rst)."
        bitOffset: 27
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no BOR reset occurred
            value: 0
          - name: B_0x1
            description: BOR reset occurred (default after power-on reset)
            value: 1
      - name: SFTRSTF
        description: "system reset from CPU reset flag\nReset by software by writing the RMVF bit.\nSet by hardware when the system reset is due to CPU.The CPU can generate a system reset by writing SYSRESETREQ bit of AIRCR register of the core M33."
        bitOffset: 28
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no CPU software reset occurred (default after power-on reset)
            value: 0
          - name: B_0x1
            description: a system reset has been generated by the CPU
            value: 1
      - name: IWDGRSTF
        description: "independent watchdog reset flag\nReset by software by writing the RMVF bit.\nSet by hardware when an independent watchdog reset occurs."
        bitOffset: 29
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no independent watchdog reset occurred (default after power-on reset)
            value: 0
          - name: B_0x1
            description: independent watchdog reset occurred
            value: 1
      - name: WWDGRSTF
        description: "window watchdog reset flag\nReset by software by writing the RMVF bit.\nSet by hardware when a window watchdog reset occurs."
        bitOffset: 30
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no window watchdog reset occurred from WWDG (default after power-on reset)
            value: 0
          - name: B_0x1
            description: window watchdog reset occurred from WWDG
            value: 1
      - name: LPWRRSTF
        description: "Low-power reset flag\nSet by hardware when a reset occurs due to Stop or Standby mode entry, whereas the corresponding nRST_STOP, nRST_STBY option bit is cleared.\nCleared by writing to the RMVF bit."
        bitOffset: 31
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No illegal low-power mode reset occurred
            value: 0
          - name: B_0x1
            description: Illegal low-power mode reset occurred
            value: 1
interrupts:
  - name: INTR
    description: RCC global interrupt
addressBlocks:
  - offset: 0
    size: 1024
    usage: registers
