Synopsys Lattice Technology Mapper, Version maplat, Build 1062R, Built Nov 13 2014 09:43:00
Copyright (C) 1994-2014, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2014.09L

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 110MB peak: 111MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 113MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 141MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: BN132 :"c:\users\sec29\desktop\i2s_iot\rd1171\source\verilog\i2s_controller.v":47:0:47:5|Removing sequential instance port2.count[3:0],  because it is equivalent to instance port1.count[3:0]
@W: BN132 :"c:\users\sec29\desktop\i2s_iot\rd1171\source\verilog\i2s_controller.v":56:5:56:13|Removing user instance port2.count12,  because it is equivalent to instance port1.count12
@W: BN132 :"c:\users\sec29\desktop\i2s_iot\rd1171\source\verilog\i2s_controller.v":56:2:56:3|Removing user instance port2.un1_count12,  because it is equivalent to instance port1.un1_count12
@W: BN132 :"c:\users\sec29\desktop\i2s_iot\rd1171\source\verilog\i2s_controller.v":60:9:60:13|Removing user instance port2.o_ws_2,  because it is equivalent to instance port1.o_ws_2
@W: BN132 :"c:\users\sec29\desktop\i2s_iot\rd1171\source\verilog\i2s_controller.v":57:9:57:16|Removing user instance port2.un2_count[3:0],  because it is equivalent to instance port1.un2_count[3:0]
@W: BN132 :"c:\users\sec29\desktop\i2s_iot\rd1171\source\verilog\i2s_controller.v":47:0:47:5|Removing sequential instance port2.o_ws,  because it is equivalent to instance port1.o_ws
@W: BN132 :"c:\users\sec29\desktop\i2s_iot\rd1171\source\verilog\i2s_rx.v":64:4:64:9|Removing sequential instance port2.i2s_rx_inst.ws_i,  because it is equivalent to instance port1.i2s_rx_inst.ws_i
@W: BN132 :"c:\users\sec29\desktop\i2s_iot\rd1171\source\verilog\i2s_rx.v":64:4:64:9|Removing sequential instance port2.i2s_rx_inst.ws_reg_i,  because it is equivalent to instance port1.i2s_rx_inst.ws_reg_i
@W: BN132 :"c:\users\sec29\desktop\i2s_iot\rd1171\source\verilog\i2s_rx.v":93:4:93:9|Removing sequential instance port2.i2s_rx_inst.left_vld_i,  because it is equivalent to instance port1.i2s_rx_inst.left_vld_i
@W: BN132 :"c:\users\sec29\desktop\i2s_iot\rd1171\source\verilog\i2s_rx.v":111:4:111:9|Removing sequential instance port2.i2s_rx_inst.left_vld_reg_i,  because it is equivalent to instance port1.i2s_rx_inst.left_vld_reg_i
@N: FX493 |Applying initial value "0000000000000000" on instance subMean1.avg[15:0] 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)

@N:"c:\users\sec29\desktop\i2s_iot\char_cntrl.v":16:0:16:5|Found counter in view:work.char_cntrl(verilog) inst counter[6:0]
@N:"c:\users\sec29\desktop\i2s_iot\zcr.v":56:0:56:5|Found counter in view:work.zcr(verilog) inst zcr_count[5:0]
@N: BN362 :"c:\users\sec29\desktop\i2s_iot\ste.v":24:0:24:5|Removing sequential instance ste[30] in hierarchy view:work.ste(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\sec29\desktop\i2s_iot\ste.v":24:0:24:5|Boundary register ste[30] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\sec29\desktop\i2s_iot\ste.v":24:0:24:5|Removing sequential instance ste[29] in hierarchy view:work.ste(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\sec29\desktop\i2s_iot\ste.v":24:0:24:5|Boundary register ste[29] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\sec29\desktop\i2s_iot\ste.v":24:0:24:5|Removing sequential instance ste[28] in hierarchy view:work.ste(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\sec29\desktop\i2s_iot\ste.v":24:0:24:5|Boundary register ste[28] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\sec29\desktop\i2s_iot\ste.v":24:0:24:5|Removing sequential instance ste[27] in hierarchy view:work.ste(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\sec29\desktop\i2s_iot\ste.v":24:0:24:5|Boundary register ste[27] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\sec29\desktop\i2s_iot\ste.v":24:0:24:5|Removing sequential instance ste[26] in hierarchy view:work.ste(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\sec29\desktop\i2s_iot\ste.v":24:0:24:5|Boundary register ste[26] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\sec29\desktop\i2s_iot\ste.v":24:0:24:5|Removing sequential instance ste[25] in hierarchy view:work.ste(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\sec29\desktop\i2s_iot\ste.v":24:0:24:5|Boundary register ste[25] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\sec29\desktop\i2s_iot\ste.v":24:0:24:5|Removing sequential instance ste[24] in hierarchy view:work.ste(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\sec29\desktop\i2s_iot\ste.v":24:0:24:5|Boundary register ste[24] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\sec29\desktop\i2s_iot\ste.v":24:0:24:5|Removing sequential instance ste[23] in hierarchy view:work.ste(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\sec29\desktop\i2s_iot\ste.v":24:0:24:5|Boundary register ste[23] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\sec29\desktop\i2s_iot\ste.v":24:0:24:5|Removing sequential instance ste[22] in hierarchy view:work.ste(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\sec29\desktop\i2s_iot\ste.v":24:0:24:5|Boundary register ste[22] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\sec29\desktop\i2s_iot\ste.v":24:0:24:5|Removing sequential instance ste[21] in hierarchy view:work.ste(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\sec29\desktop\i2s_iot\ste.v":24:0:24:5|Boundary register ste[21] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\sec29\desktop\i2s_iot\ste.v":24:0:24:5|Removing sequential instance ste[20] in hierarchy view:work.ste(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\sec29\desktop\i2s_iot\ste.v":24:0:24:5|Boundary register ste[20] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\sec29\desktop\i2s_iot\ste.v":24:0:24:5|Removing sequential instance ste[19] in hierarchy view:work.ste(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\sec29\desktop\i2s_iot\ste.v":24:0:24:5|Boundary register ste[19] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\sec29\desktop\i2s_iot\ste.v":24:0:24:5|Removing sequential instance ste[18] in hierarchy view:work.ste(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\sec29\desktop\i2s_iot\ste.v":24:0:24:5|Boundary register ste[18] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\sec29\desktop\i2s_iot\ste.v":24:0:24:5|Removing sequential instance ste[17] in hierarchy view:work.ste(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\sec29\desktop\i2s_iot\ste.v":24:0:24:5|Boundary register ste[17] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\sec29\desktop\i2s_iot\ste.v":24:0:24:5|Removing sequential instance ste[16] in hierarchy view:work.ste(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\sec29\desktop\i2s_iot\ste.v":24:0:24:5|Boundary register ste[16] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\sec29\desktop\i2s_iot\ste.v":24:0:24:5|Removing sequential instance ste[15] in hierarchy view:work.ste(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\sec29\desktop\i2s_iot\ste.v":24:0:24:5|Boundary register ste[15] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\sec29\desktop\i2s_iot\ste.v":24:0:24:5|Removing sequential instance ste[14] in hierarchy view:work.ste(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\sec29\desktop\i2s_iot\ste.v":24:0:24:5|Boundary register ste[14] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\sec29\desktop\i2s_iot\ste.v":24:0:24:5|Removing sequential instance ste[13] in hierarchy view:work.ste(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\sec29\desktop\i2s_iot\ste.v":24:0:24:5|Boundary register ste[13] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\sec29\desktop\i2s_iot\ste.v":24:0:24:5|Removing sequential instance ste[12] in hierarchy view:work.ste(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\sec29\desktop\i2s_iot\ste.v":24:0:24:5|Boundary register ste[12] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\sec29\desktop\i2s_iot\ste.v":24:0:24:5|Removing sequential instance ste[11] in hierarchy view:work.ste(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\sec29\desktop\i2s_iot\ste.v":24:0:24:5|Boundary register ste[11] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\sec29\desktop\i2s_iot\ste.v":24:0:24:5|Removing sequential instance ste[10] in hierarchy view:work.ste(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\sec29\desktop\i2s_iot\ste.v":24:0:24:5|Boundary register ste[10] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\sec29\desktop\i2s_iot\ste.v":24:0:24:5|Removing sequential instance ste[9] in hierarchy view:work.ste(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\sec29\desktop\i2s_iot\ste.v":24:0:24:5|Boundary register ste[9] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\sec29\desktop\i2s_iot\ste.v":24:0:24:5|Removing sequential instance ste[8] in hierarchy view:work.ste(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\sec29\desktop\i2s_iot\ste.v":24:0:24:5|Boundary register ste[8] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\sec29\desktop\i2s_iot\ste.v":24:0:24:5|Removing sequential instance ste[7] in hierarchy view:work.ste(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\sec29\desktop\i2s_iot\ste.v":24:0:24:5|Boundary register ste[7] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\sec29\desktop\i2s_iot\ste.v":24:0:24:5|Removing sequential instance ste[6] in hierarchy view:work.ste(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\sec29\desktop\i2s_iot\ste.v":24:0:24:5|Boundary register ste[6] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\sec29\desktop\i2s_iot\ste.v":24:0:24:5|Removing sequential instance ste[5] in hierarchy view:work.ste(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\sec29\desktop\i2s_iot\ste.v":24:0:24:5|Boundary register ste[5] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\sec29\desktop\i2s_iot\ste.v":24:0:24:5|Removing sequential instance ste[4] in hierarchy view:work.ste(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\sec29\desktop\i2s_iot\ste.v":24:0:24:5|Boundary register ste[4] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\sec29\desktop\i2s_iot\ste.v":24:0:24:5|Removing sequential instance ste[3] in hierarchy view:work.ste(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\sec29\desktop\i2s_iot\ste.v":24:0:24:5|Boundary register ste[3] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\sec29\desktop\i2s_iot\ste.v":24:0:24:5|Removing sequential instance ste[2] in hierarchy view:work.ste(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\sec29\desktop\i2s_iot\ste.v":24:0:24:5|Boundary register ste[2] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\sec29\desktop\i2s_iot\ste.v":24:0:24:5|Removing sequential instance ste[1] in hierarchy view:work.ste(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\sec29\desktop\i2s_iot\ste.v":24:0:24:5|Boundary register ste[1] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 

Finished factoring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 143MB peak: 143MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 141MB peak: 144MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 143MB peak: 144MB)

@N: FA113 :"c:\users\sec29\desktop\i2s_iot\submean2.v":37:1:37:2|Pipelining module un1_sum[19:0]
@N: MF169 :"c:\users\sec29\desktop\i2s_iot\submean2.v":35:0:35:5|Register sum[19:0] pushed in.
@N: MF169 :"c:\users\sec29\desktop\i2s_iot\submean2.v":35:0:35:5|Register avg[15:0] pushed in.
@N: BN362 :"c:\users\sec29\desktop\i2s_iot\ste.v":60:0:60:5|Removing sequential instance ste2.sum[1] in hierarchy view:work.top(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\sec29\desktop\i2s_iot\ste.v":60:0:60:5|Removing sequential instance ste2.sum[2] in hierarchy view:work.top(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\sec29\desktop\i2s_iot\ste.v":60:0:60:5|Removing sequential instance ste2.sum[3] in hierarchy view:work.top(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\sec29\desktop\i2s_iot\ste.v":60:0:60:5|Removing sequential instance ste2.sum[4] in hierarchy view:work.top(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\sec29\desktop\i2s_iot\ste.v":60:0:60:5|Removing sequential instance ste2.sum[5] in hierarchy view:work.top(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\sec29\desktop\i2s_iot\ste.v":60:0:60:5|Removing sequential instance ste2.sum[6] in hierarchy view:work.top(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\sec29\desktop\i2s_iot\ste.v":60:0:60:5|Removing sequential instance ste2.sum[7] in hierarchy view:work.top(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\sec29\desktop\i2s_iot\ste.v":60:0:60:5|Removing sequential instance ste2.sum[8] in hierarchy view:work.top(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\sec29\desktop\i2s_iot\ste.v":60:0:60:5|Removing sequential instance ste2.sum[9] in hierarchy view:work.top(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\sec29\desktop\i2s_iot\ste.v":60:0:60:5|Removing sequential instance ste2.sum[10] in hierarchy view:work.top(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\sec29\desktop\i2s_iot\ste.v":60:0:60:5|Removing sequential instance ste2.sum[11] in hierarchy view:work.top(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\sec29\desktop\i2s_iot\ste.v":60:0:60:5|Removing sequential instance ste2.sum[12] in hierarchy view:work.top(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\sec29\desktop\i2s_iot\ste.v":60:0:60:5|Removing sequential instance ste2.sum[13] in hierarchy view:work.top(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\sec29\desktop\i2s_iot\ste.v":60:0:60:5|Removing sequential instance ste2.sum[14] in hierarchy view:work.top(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\sec29\desktop\i2s_iot\ste.v":60:0:60:5|Removing sequential instance ste2.sum[15] in hierarchy view:work.top(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\sec29\desktop\i2s_iot\ste.v":60:0:60:5|Removing sequential instance ste2.sum[16] in hierarchy view:work.top(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\sec29\desktop\i2s_iot\ste.v":60:0:60:5|Removing sequential instance ste2.sum[17] in hierarchy view:work.top(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\sec29\desktop\i2s_iot\ste.v":60:0:60:5|Removing sequential instance ste2.sum[18] in hierarchy view:work.top(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\sec29\desktop\i2s_iot\ste.v":60:0:60:5|Removing sequential instance ste2.sum[19] in hierarchy view:work.top(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\sec29\desktop\i2s_iot\ste.v":60:0:60:5|Removing sequential instance ste2.sum[20] in hierarchy view:work.top(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\sec29\desktop\i2s_iot\ste.v":60:0:60:5|Removing sequential instance ste2.sum[21] in hierarchy view:work.top(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\sec29\desktop\i2s_iot\ste.v":60:0:60:5|Removing sequential instance ste2.sum[22] in hierarchy view:work.top(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\sec29\desktop\i2s_iot\ste.v":60:0:60:5|Removing sequential instance ste2.sum[23] in hierarchy view:work.top(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\sec29\desktop\i2s_iot\ste.v":60:0:60:5|Removing sequential instance ste2.sum[24] in hierarchy view:work.top(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\sec29\desktop\i2s_iot\ste.v":60:0:60:5|Removing sequential instance ste2.sum[25] in hierarchy view:work.top(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\sec29\desktop\i2s_iot\ste.v":60:0:60:5|Removing sequential instance ste2.sum[26] in hierarchy view:work.top(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\sec29\desktop\i2s_iot\ste.v":60:0:60:5|Removing sequential instance ste2.sum[27] in hierarchy view:work.top(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\sec29\desktop\i2s_iot\ste.v":60:0:60:5|Removing sequential instance ste2.sum[28] in hierarchy view:work.top(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\sec29\desktop\i2s_iot\ste.v":60:0:60:5|Removing sequential instance ste2.sum[29] in hierarchy view:work.top(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\sec29\desktop\i2s_iot\ste.v":60:0:60:5|Removing sequential instance ste2.sum[30] in hierarchy view:work.top(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\sec29\desktop\i2s_iot\squares.v":31:12:31:16|Removing sequential instance ste2.sq1.FF_14 of view:LUCENT.FD1P3DX(PRIM) in hierarchy view:work.top(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\sec29\desktop\i2s_iot\squares.v":35:12:35:16|Removing sequential instance ste2.sq1.FF_13 of view:LUCENT.FD1P3DX(PRIM) in hierarchy view:work.top(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\sec29\desktop\i2s_iot\squares.v":39:12:39:16|Removing sequential instance ste2.sq1.FF_12 of view:LUCENT.FD1P3DX(PRIM) in hierarchy view:work.top(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\sec29\desktop\i2s_iot\squares.v":43:12:43:16|Removing sequential instance ste2.sq1.FF_11 of view:LUCENT.FD1P3DX(PRIM) in hierarchy view:work.top(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\sec29\desktop\i2s_iot\squares.v":47:12:47:16|Removing sequential instance ste2.sq1.FF_10 of view:LUCENT.FD1P3DX(PRIM) in hierarchy view:work.top(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\sec29\desktop\i2s_iot\squares.v":51:12:51:15|Removing sequential instance ste2.sq1.FF_9 of view:LUCENT.FD1P3DX(PRIM) in hierarchy view:work.top(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\sec29\desktop\i2s_iot\squares.v":55:12:55:15|Removing sequential instance ste2.sq1.FF_8 of view:LUCENT.FD1P3DX(PRIM) in hierarchy view:work.top(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\sec29\desktop\i2s_iot\squares.v":59:12:59:15|Removing sequential instance ste2.sq1.FF_7 of view:LUCENT.FD1P3DX(PRIM) in hierarchy view:work.top(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\sec29\desktop\i2s_iot\squares.v":63:12:63:15|Removing sequential instance ste2.sq1.FF_6 of view:LUCENT.FD1P3DX(PRIM) in hierarchy view:work.top(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\sec29\desktop\i2s_iot\squares.v":67:12:67:15|Removing sequential instance ste2.sq1.FF_5 of view:LUCENT.FD1P3DX(PRIM) in hierarchy view:work.top(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\sec29\desktop\i2s_iot\squares.v":71:12:71:15|Removing sequential instance ste2.sq1.FF_4 of view:LUCENT.FD1P3DX(PRIM) in hierarchy view:work.top(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\sec29\desktop\i2s_iot\squares.v":75:12:75:15|Removing sequential instance ste2.sq1.FF_3 of view:LUCENT.FD1P3DX(PRIM) in hierarchy view:work.top(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\sec29\desktop\i2s_iot\squares.v":79:12:79:15|Removing sequential instance ste2.sq1.FF_2 of view:LUCENT.FD1P3DX(PRIM) in hierarchy view:work.top(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\sec29\desktop\i2s_iot\squares.v":83:12:83:15|Removing sequential instance ste2.sq1.FF_1 of view:LUCENT.FD1P3DX(PRIM) in hierarchy view:work.top(verilog) because there are no references to its outputs 
@N: BN114 :"c:\users\sec29\desktop\i2s_iot\squares.v":92:14:92:21|Removing instance ste2.sq1.mem_0_14 of black_box view:LUCENT.ROM128X1A(PRIM) because there are no references to its outputs 
@N: BN114 :"c:\users\sec29\desktop\i2s_iot\squares.v":97:14:97:21|Removing instance ste2.sq1.mem_0_13 of black_box view:LUCENT.ROM128X1A(PRIM) because there are no references to its outputs 
@N: BN114 :"c:\users\sec29\desktop\i2s_iot\squares.v":102:14:102:21|Removing instance ste2.sq1.mem_0_12 of black_box view:LUCENT.ROM128X1A(PRIM) because there are no references to its outputs 
@N: BN114 :"c:\users\sec29\desktop\i2s_iot\squares.v":107:14:107:21|Removing instance ste2.sq1.mem_0_11 of black_box view:LUCENT.ROM128X1A(PRIM) because there are no references to its outputs 
@N: BN114 :"c:\users\sec29\desktop\i2s_iot\squares.v":112:14:112:21|Removing instance ste2.sq1.mem_0_10 of black_box view:LUCENT.ROM128X1A(PRIM) because there are no references to its outputs 
@N: BN114 :"c:\users\sec29\desktop\i2s_iot\squares.v":117:14:117:20|Removing instance ste2.sq1.mem_0_9 of black_box view:LUCENT.ROM128X1A(PRIM) because there are no references to its outputs 
@N: BN114 :"c:\users\sec29\desktop\i2s_iot\squares.v":122:14:122:20|Removing instance ste2.sq1.mem_0_8 of black_box view:LUCENT.ROM128X1A(PRIM) because there are no references to its outputs 
@N: BN114 :"c:\users\sec29\desktop\i2s_iot\squares.v":127:14:127:20|Removing instance ste2.sq1.mem_0_7 of black_box view:LUCENT.ROM128X1A(PRIM) because there are no references to its outputs 
@N: BN114 :"c:\users\sec29\desktop\i2s_iot\squares.v":132:14:132:20|Removing instance ste2.sq1.mem_0_6 of black_box view:LUCENT.ROM128X1A(PRIM) because there are no references to its outputs 
@N: BN114 :"c:\users\sec29\desktop\i2s_iot\squares.v":137:14:137:20|Removing instance ste2.sq1.mem_0_5 of black_box view:LUCENT.ROM128X1A(PRIM) because there are no references to its outputs 
@N: BN114 :"c:\users\sec29\desktop\i2s_iot\squares.v":142:14:142:20|Removing instance ste2.sq1.mem_0_4 of black_box view:LUCENT.ROM128X1A(PRIM) because there are no references to its outputs 
@N: BN114 :"c:\users\sec29\desktop\i2s_iot\squares.v":147:14:147:20|Removing instance ste2.sq1.mem_0_3 of black_box view:LUCENT.ROM128X1A(PRIM) because there are no references to its outputs 
@N: BN114 :"c:\users\sec29\desktop\i2s_iot\squares.v":152:14:152:20|Removing instance ste2.sq1.mem_0_2 of black_box view:LUCENT.ROM128X1A(PRIM) because there are no references to its outputs 
@N: BN114 :"c:\users\sec29\desktop\i2s_iot\squares.v":157:14:157:20|Removing instance ste2.sq1.mem_0_1 of black_box view:LUCENT.ROM128X1A(PRIM) because there are no references to its outputs 

Starting Early Timing Optimization (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 144MB peak: 145MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:01s; Memory used current: 144MB peak: 145MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:01s; Memory used current: 144MB peak: 145MB)


Finished preparing to map (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:02s; Memory used current: 144MB peak: 145MB)


Finished technology mapping (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:02s; Memory used current: 154MB peak: 156MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:02s		    -2.96ns		 341 /       348
------------------------------------------------------------

@N: FX271 :"c:\users\sec29\desktop\i2s_iot\top.v":52:18:52:30|Instance "i_sys_rst" with 171 loads replicated 1 times to improve timing 
@N: FX271 :"c:\users\sec29\desktop\i2s_iot\rd1171\source\verilog\i2s_controller.v":47:0:47:5|Instance "port1.o_ws" with 21 loads replicated 2 times to improve timing 
@N: FX271 :"c:\users\sec29\desktop\i2s_iot\zcr.v":52:14:52:25|Instance "zcr2.window_count[5]" with 83 loads replicated 3 times to improve timing 
@N: FX271 :"c:\users\sec29\desktop\i2s_iot\zcr.v":52:14:52:25|Instance "zcr2.window_count[4]" with 80 loads replicated 3 times to improve timing 
Timing driven replication report
Added 8 Registers via timing driven replication
Added 9 LUTs via timing driven replication



Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:02s		    -2.85ns		 350 /       356
------------------------------------------------------------



Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:02s		    -2.85ns		 350 /       356
------------------------------------------------------------


Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:03s; Memory used current: 145MB peak: 156MB)

@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  

Finished restoring hierarchy (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:03s; Memory used current: 146MB peak: 156MB)



#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
2 gated/generated clock tree(s) driving 357 clock pin(s) of sequential element(s)
0 instances converted, 357 sequential instances remain driven by gated/generated clocks

================================================================================================= Gated/Generated Clocks ==================================================================================================
Clock Tree ID     Driving Element      Drive Element Type     Fanout     Sample Instance     Explanation                                                                                                                   
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       my_pll.PLLInst_0     EHXPLLJ                191        zcr2.current        Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
@K:CKID0002       my_pll.PLLInst_0     EHXPLLJ                166        div8.clk_track      No gated clock conversion method for cell cell:LUCENT.FD1S3DX                                                                 
===========================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]

Writing Analyst data base C:\Users\SEC29\Desktop\i2s_iot\impl1\impl1.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:04s; Memory used current: 144MB peak: 156MB)

Writing Analyst data base C:\Users\SEC29\Desktop\i2s_iot\impl1\synwork\impl1_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:04s; Memory used current: 144MB peak: 156MB)

Writing EDIF Netlist and constraint files
J-2014.09L
@N: BW106 |Synplicity Constraint File capacitance units using default value of 1pF 

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:05s; Memory used current: 148MB peak: 156MB)


Start final timing analysis (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:05s; Memory used current: 148MB peak: 156MB)

@W: MT246 :"c:\users\sec29\desktop\i2s_iot\fifo_submean.v":46:12:46:27|Blackbox FIFO8KB is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT246 :"c:\users\sec29\desktop\i2s_iot\pll1.v":67:12:67:20|Blackbox EHXPLLJ is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
Found clock clk_div|clk_track_derived_clock with period 4.46ns 
@W: MT420 |Found inferred clock pll1|CLKOS_inferred_clock with period 4.46ns. Please declare a user-defined clock on object "n:my_pll.CLKOS"

@W: MT420 |Found inferred clock pll1|CLKOP_inferred_clock with period 5.71ns. Please declare a user-defined clock on object "n:my_pll.CLKOP"



@S |##### START OF TIMING REPORT #####[
# Timing Report written on Thu Mar 09 12:13:38 2017
#


Top view:               top
Requested Frequency:    175.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.



Performance Summary 
*******************


Worst slack in design: -1.008

                                    Requested     Estimated      Requested     Estimated                Clock                                        Clock                
Starting Clock                      Frequency     Frequency      Period        Period        Slack      Type                                         Group                
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clk_div|clk_track_derived_clock     224.4 MHz     NA             4.456         NA            NA         derived (from pll1|CLKOS_inferred_clock)     Autoconstr_clkgroup_1
pll1|CLKOP_inferred_clock           175.0 MHz     148.8 MHz      5.713         6.721         -1.008     inferred                                     Autoconstr_clkgroup_0
pll1|CLKOS_inferred_clock           224.4 MHz     190.7 MHz      4.456         5.242         -0.786     inferred                                     Autoconstr_clkgroup_1
System                              728.8 MHz     2228.2 MHz     1.372         0.449         0.923      system                                       system_clkgroup      
==========================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------------------------
Starting                   Ending                     |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------------------------
System                     System                     |  1.372       0.923   |  No paths    -      |  No paths    -      |  No paths    -    
System                     pll1|CLKOP_inferred_clock  |  5.713       0.963   |  No paths    -      |  No paths    -      |  No paths    -    
pll1|CLKOP_inferred_clock  System                     |  5.713       4.076   |  No paths    -      |  No paths    -      |  No paths    -    
pll1|CLKOP_inferred_clock  pll1|CLKOP_inferred_clock  |  5.713       -1.008  |  No paths    -      |  No paths    -      |  No paths    -    
pll1|CLKOS_inferred_clock  System                     |  4.456       -0.817  |  No paths    -      |  No paths    -      |  No paths    -    
pll1|CLKOS_inferred_clock  pll1|CLKOS_inferred_clock  |  4.456       -0.786  |  No paths    -      |  No paths    -      |  No paths    -    
=============================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: pll1|CLKOP_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                         Starting                                                                   Arrival           
Instance                 Reference                     Type        Pin     Net                      Time        Slack 
                         Clock                                                                                        
----------------------------------------------------------------------------------------------------------------------
subMean1.sum_pipe_35     pll1|CLKOP_inferred_clock     FD1S3DX     Q       un2f[0]                  1.148       -1.008
subMean1.sum_pipe        pll1|CLKOP_inferred_clock     FD1S3DX     Q       sumf[0]                  1.108       -0.968
subMean1.sum_pipe_20     pll1|CLKOP_inferred_clock     FD1S3DX     Q       horizontal_out_cf[0]     1.148       -0.865
subMean1.sum_pipe_21     pll1|CLKOP_inferred_clock     FD1S3DX     Q       horizontal_out_cf[1]     1.108       -0.825
subMean1.sum_pipe_22     pll1|CLKOP_inferred_clock     FD1S3DX     Q       horizontal_out_cf[2]     1.108       -0.825
subMean1.sum_pipe_36     pll1|CLKOP_inferred_clock     FD1S3DX     Q       un2f[1]                  1.108       -0.825
subMean1.sum_pipe_37     pll1|CLKOP_inferred_clock     FD1S3DX     Q       un2f[2]                  1.108       -0.825
subMean1.sum_pipe_1      pll1|CLKOP_inferred_clock     FD1S3DX     Q       sumf[1]                  1.044       -0.761
subMean1.sum_pipe_2      pll1|CLKOP_inferred_clock     FD1S3DX     Q       sumf[2]                  1.044       -0.761
subMean1.sum_pipe_23     pll1|CLKOP_inferred_clock     FD1S3DX     Q       horizontal_out_cf[3]     1.108       -0.683
======================================================================================================================


Ending Points with Worst Slack
******************************

                         Starting                                                      Required           
Instance                 Reference                     Type        Pin     Net         Time         Slack 
                         Clock                                                                            
----------------------------------------------------------------------------------------------------------
subMean1.avg[15]         pll1|CLKOP_inferred_clock     FD1S3DX     D       sum[19]     5.607        -1.008
subMean1.sum_pipe_19     pll1|CLKOP_inferred_clock     FD1S3DX     D       sum[19]     5.607        -1.008
subMean1.avg[13]         pll1|CLKOP_inferred_clock     FD1S3DX     D       sum[17]     5.607        -0.865
subMean1.avg[14]         pll1|CLKOP_inferred_clock     FD1S3DX     D       sum[18]     5.607        -0.865
subMean1.sum_pipe_17     pll1|CLKOP_inferred_clock     FD1S3DX     D       sum[17]     5.607        -0.865
subMean1.sum_pipe_18     pll1|CLKOP_inferred_clock     FD1S3DX     D       sum[18]     5.607        -0.865
subMean1.avg[11]         pll1|CLKOP_inferred_clock     FD1S3DX     D       sum[15]     5.607        -0.723
subMean1.avg[12]         pll1|CLKOP_inferred_clock     FD1S3DX     D       sum[16]     5.607        -0.723
subMean1.sum_pipe_15     pll1|CLKOP_inferred_clock     FD1S3DX     D       sum[15]     5.607        -0.723
subMean1.sum_pipe_16     pll1|CLKOP_inferred_clock     FD1S3DX     D       sum[16]     5.607        -0.723
==========================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.713
    - Setup time:                            0.106
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.607

    - Propagation time:                      6.615
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.008

    Number of logic level(s):                12
    Starting point:                          subMean1.sum_pipe_35 / Q
    Ending point:                            subMean1.avg[15] / D
    The start point is clocked by            pll1|CLKOP_inferred_clock [rising] on pin CK
    The end   point is clocked by            pll1|CLKOP_inferred_clock [rising] on pin CK

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
subMean1.sum_pipe_35            FD1S3DX      Q        Out     1.148     1.148       -         
un2f[0]                         Net          -        -       -         -           4         
subMean1.un1_sum_0              ORCALUT4     B        In      0.000     1.148       -         
subMean1.un1_sum_0              ORCALUT4     Z        Out     1.017     2.165       -         
un1_sum_0                       Net          -        -       -         -           1         
subMean1.un1_sum_0_cry_0_0      CCU2D        B1       In      0.000     2.165       -         
subMean1.un1_sum_0_cry_0_0      CCU2D        COUT     Out     1.545     3.709       -         
un1_sum_0_cry_0                 Net          -        -       -         -           1         
subMean1.un1_sum_0_cry_1_0      CCU2D        CIN      In      0.000     3.709       -         
subMean1.un1_sum_0_cry_1_0      CCU2D        COUT     Out     0.143     3.852       -         
un1_sum_0_cry_2                 Net          -        -       -         -           1         
subMean1.un1_sum_0_cry_3_0      CCU2D        CIN      In      0.000     3.852       -         
subMean1.un1_sum_0_cry_3_0      CCU2D        COUT     Out     0.143     3.995       -         
un1_sum_0_cry_4                 Net          -        -       -         -           1         
subMean1.un1_sum_0_cry_5_0      CCU2D        CIN      In      0.000     3.995       -         
subMean1.un1_sum_0_cry_5_0      CCU2D        COUT     Out     0.143     4.138       -         
un1_sum_0_cry_6                 Net          -        -       -         -           1         
subMean1.un1_sum_0_cry_7_0      CCU2D        CIN      In      0.000     4.138       -         
subMean1.un1_sum_0_cry_7_0      CCU2D        COUT     Out     0.143     4.280       -         
un1_sum_0_cry_8                 Net          -        -       -         -           1         
subMean1.un1_sum_0_cry_9_0      CCU2D        CIN      In      0.000     4.280       -         
subMean1.un1_sum_0_cry_9_0      CCU2D        COUT     Out     0.143     4.423       -         
un1_sum_0_cry_10                Net          -        -       -         -           1         
subMean1.un1_sum_0_cry_11_0     CCU2D        CIN      In      0.000     4.423       -         
subMean1.un1_sum_0_cry_11_0     CCU2D        COUT     Out     0.143     4.566       -         
un1_sum_0_cry_12                Net          -        -       -         -           1         
subMean1.un1_sum_0_cry_13_0     CCU2D        CIN      In      0.000     4.566       -         
subMean1.un1_sum_0_cry_13_0     CCU2D        COUT     Out     0.143     4.709       -         
un1_sum_0_cry_14                Net          -        -       -         -           1         
subMean1.un1_sum_0_cry_15_0     CCU2D        CIN      In      0.000     4.709       -         
subMean1.un1_sum_0_cry_15_0     CCU2D        COUT     Out     0.143     4.851       -         
un1_sum_0_cry_16                Net          -        -       -         -           1         
subMean1.un1_sum_0_cry_17_0     CCU2D        CIN      In      0.000     4.851       -         
subMean1.un1_sum_0_cry_17_0     CCU2D        COUT     Out     0.143     4.994       -         
un1_sum_0_cry_18                Net          -        -       -         -           1         
subMean1.un1_sum_0_s_19_0       CCU2D        CIN      In      0.000     4.994       -         
subMean1.un1_sum_0_s_19_0       CCU2D        S0       Out     1.621     6.615       -         
sum[19]                         Net          -        -       -         -           2         
subMean1.avg[15]                FD1S3DX      D        In      0.000     6.615       -         
==============================================================================================


Path information for path number 2: 
      Requested Period:                      5.713
    - Setup time:                            0.106
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.607

    - Propagation time:                      6.615
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.008

    Number of logic level(s):                12
    Starting point:                          subMean1.sum_pipe_35 / Q
    Ending point:                            subMean1.sum_pipe_19 / D
    The start point is clocked by            pll1|CLKOP_inferred_clock [rising] on pin CK
    The end   point is clocked by            pll1|CLKOP_inferred_clock [rising] on pin CK

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
subMean1.sum_pipe_35            FD1S3DX      Q        Out     1.148     1.148       -         
un2f[0]                         Net          -        -       -         -           4         
subMean1.un1_sum_0              ORCALUT4     B        In      0.000     1.148       -         
subMean1.un1_sum_0              ORCALUT4     Z        Out     1.017     2.165       -         
un1_sum_0                       Net          -        -       -         -           1         
subMean1.un1_sum_0_cry_0_0      CCU2D        B1       In      0.000     2.165       -         
subMean1.un1_sum_0_cry_0_0      CCU2D        COUT     Out     1.545     3.709       -         
un1_sum_0_cry_0                 Net          -        -       -         -           1         
subMean1.un1_sum_0_cry_1_0      CCU2D        CIN      In      0.000     3.709       -         
subMean1.un1_sum_0_cry_1_0      CCU2D        COUT     Out     0.143     3.852       -         
un1_sum_0_cry_2                 Net          -        -       -         -           1         
subMean1.un1_sum_0_cry_3_0      CCU2D        CIN      In      0.000     3.852       -         
subMean1.un1_sum_0_cry_3_0      CCU2D        COUT     Out     0.143     3.995       -         
un1_sum_0_cry_4                 Net          -        -       -         -           1         
subMean1.un1_sum_0_cry_5_0      CCU2D        CIN      In      0.000     3.995       -         
subMean1.un1_sum_0_cry_5_0      CCU2D        COUT     Out     0.143     4.138       -         
un1_sum_0_cry_6                 Net          -        -       -         -           1         
subMean1.un1_sum_0_cry_7_0      CCU2D        CIN      In      0.000     4.138       -         
subMean1.un1_sum_0_cry_7_0      CCU2D        COUT     Out     0.143     4.280       -         
un1_sum_0_cry_8                 Net          -        -       -         -           1         
subMean1.un1_sum_0_cry_9_0      CCU2D        CIN      In      0.000     4.280       -         
subMean1.un1_sum_0_cry_9_0      CCU2D        COUT     Out     0.143     4.423       -         
un1_sum_0_cry_10                Net          -        -       -         -           1         
subMean1.un1_sum_0_cry_11_0     CCU2D        CIN      In      0.000     4.423       -         
subMean1.un1_sum_0_cry_11_0     CCU2D        COUT     Out     0.143     4.566       -         
un1_sum_0_cry_12                Net          -        -       -         -           1         
subMean1.un1_sum_0_cry_13_0     CCU2D        CIN      In      0.000     4.566       -         
subMean1.un1_sum_0_cry_13_0     CCU2D        COUT     Out     0.143     4.709       -         
un1_sum_0_cry_14                Net          -        -       -         -           1         
subMean1.un1_sum_0_cry_15_0     CCU2D        CIN      In      0.000     4.709       -         
subMean1.un1_sum_0_cry_15_0     CCU2D        COUT     Out     0.143     4.851       -         
un1_sum_0_cry_16                Net          -        -       -         -           1         
subMean1.un1_sum_0_cry_17_0     CCU2D        CIN      In      0.000     4.851       -         
subMean1.un1_sum_0_cry_17_0     CCU2D        COUT     Out     0.143     4.994       -         
un1_sum_0_cry_18                Net          -        -       -         -           1         
subMean1.un1_sum_0_s_19_0       CCU2D        CIN      In      0.000     4.994       -         
subMean1.un1_sum_0_s_19_0       CCU2D        S0       Out     1.621     6.615       -         
sum[19]                         Net          -        -       -         -           2         
subMean1.sum_pipe_19            FD1S3DX      D        In      0.000     6.615       -         
==============================================================================================


Path information for path number 3: 
      Requested Period:                      5.713
    - Setup time:                            0.106
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.607

    - Propagation time:                      6.575
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.968

    Number of logic level(s):                12
    Starting point:                          subMean1.sum_pipe / Q
    Ending point:                            subMean1.avg[15] / D
    The start point is clocked by            pll1|CLKOP_inferred_clock [rising] on pin CK
    The end   point is clocked by            pll1|CLKOP_inferred_clock [rising] on pin CK

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
subMean1.sum_pipe               FD1S3DX      Q        Out     1.108     1.108       -         
sumf[0]                         Net          -        -       -         -           3         
subMean1.un1_sum_0              ORCALUT4     A        In      0.000     1.108       -         
subMean1.un1_sum_0              ORCALUT4     Z        Out     1.017     2.125       -         
un1_sum_0                       Net          -        -       -         -           1         
subMean1.un1_sum_0_cry_0_0      CCU2D        B1       In      0.000     2.125       -         
subMean1.un1_sum_0_cry_0_0      CCU2D        COUT     Out     1.545     3.669       -         
un1_sum_0_cry_0                 Net          -        -       -         -           1         
subMean1.un1_sum_0_cry_1_0      CCU2D        CIN      In      0.000     3.669       -         
subMean1.un1_sum_0_cry_1_0      CCU2D        COUT     Out     0.143     3.812       -         
un1_sum_0_cry_2                 Net          -        -       -         -           1         
subMean1.un1_sum_0_cry_3_0      CCU2D        CIN      In      0.000     3.812       -         
subMean1.un1_sum_0_cry_3_0      CCU2D        COUT     Out     0.143     3.955       -         
un1_sum_0_cry_4                 Net          -        -       -         -           1         
subMean1.un1_sum_0_cry_5_0      CCU2D        CIN      In      0.000     3.955       -         
subMean1.un1_sum_0_cry_5_0      CCU2D        COUT     Out     0.143     4.098       -         
un1_sum_0_cry_6                 Net          -        -       -         -           1         
subMean1.un1_sum_0_cry_7_0      CCU2D        CIN      In      0.000     4.098       -         
subMean1.un1_sum_0_cry_7_0      CCU2D        COUT     Out     0.143     4.240       -         
un1_sum_0_cry_8                 Net          -        -       -         -           1         
subMean1.un1_sum_0_cry_9_0      CCU2D        CIN      In      0.000     4.240       -         
subMean1.un1_sum_0_cry_9_0      CCU2D        COUT     Out     0.143     4.383       -         
un1_sum_0_cry_10                Net          -        -       -         -           1         
subMean1.un1_sum_0_cry_11_0     CCU2D        CIN      In      0.000     4.383       -         
subMean1.un1_sum_0_cry_11_0     CCU2D        COUT     Out     0.143     4.526       -         
un1_sum_0_cry_12                Net          -        -       -         -           1         
subMean1.un1_sum_0_cry_13_0     CCU2D        CIN      In      0.000     4.526       -         
subMean1.un1_sum_0_cry_13_0     CCU2D        COUT     Out     0.143     4.669       -         
un1_sum_0_cry_14                Net          -        -       -         -           1         
subMean1.un1_sum_0_cry_15_0     CCU2D        CIN      In      0.000     4.669       -         
subMean1.un1_sum_0_cry_15_0     CCU2D        COUT     Out     0.143     4.811       -         
un1_sum_0_cry_16                Net          -        -       -         -           1         
subMean1.un1_sum_0_cry_17_0     CCU2D        CIN      In      0.000     4.811       -         
subMean1.un1_sum_0_cry_17_0     CCU2D        COUT     Out     0.143     4.954       -         
un1_sum_0_cry_18                Net          -        -       -         -           1         
subMean1.un1_sum_0_s_19_0       CCU2D        CIN      In      0.000     4.954       -         
subMean1.un1_sum_0_s_19_0       CCU2D        S0       Out     1.621     6.575       -         
sum[19]                         Net          -        -       -         -           2         
subMean1.avg[15]                FD1S3DX      D        In      0.000     6.575       -         
==============================================================================================


Path information for path number 4: 
      Requested Period:                      5.713
    - Setup time:                            0.106
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.607

    - Propagation time:                      6.575
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.968

    Number of logic level(s):                12
    Starting point:                          subMean1.sum_pipe / Q
    Ending point:                            subMean1.sum_pipe_19 / D
    The start point is clocked by            pll1|CLKOP_inferred_clock [rising] on pin CK
    The end   point is clocked by            pll1|CLKOP_inferred_clock [rising] on pin CK

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
subMean1.sum_pipe               FD1S3DX      Q        Out     1.108     1.108       -         
sumf[0]                         Net          -        -       -         -           3         
subMean1.un1_sum_0              ORCALUT4     A        In      0.000     1.108       -         
subMean1.un1_sum_0              ORCALUT4     Z        Out     1.017     2.125       -         
un1_sum_0                       Net          -        -       -         -           1         
subMean1.un1_sum_0_cry_0_0      CCU2D        B1       In      0.000     2.125       -         
subMean1.un1_sum_0_cry_0_0      CCU2D        COUT     Out     1.545     3.669       -         
un1_sum_0_cry_0                 Net          -        -       -         -           1         
subMean1.un1_sum_0_cry_1_0      CCU2D        CIN      In      0.000     3.669       -         
subMean1.un1_sum_0_cry_1_0      CCU2D        COUT     Out     0.143     3.812       -         
un1_sum_0_cry_2                 Net          -        -       -         -           1         
subMean1.un1_sum_0_cry_3_0      CCU2D        CIN      In      0.000     3.812       -         
subMean1.un1_sum_0_cry_3_0      CCU2D        COUT     Out     0.143     3.955       -         
un1_sum_0_cry_4                 Net          -        -       -         -           1         
subMean1.un1_sum_0_cry_5_0      CCU2D        CIN      In      0.000     3.955       -         
subMean1.un1_sum_0_cry_5_0      CCU2D        COUT     Out     0.143     4.098       -         
un1_sum_0_cry_6                 Net          -        -       -         -           1         
subMean1.un1_sum_0_cry_7_0      CCU2D        CIN      In      0.000     4.098       -         
subMean1.un1_sum_0_cry_7_0      CCU2D        COUT     Out     0.143     4.240       -         
un1_sum_0_cry_8                 Net          -        -       -         -           1         
subMean1.un1_sum_0_cry_9_0      CCU2D        CIN      In      0.000     4.240       -         
subMean1.un1_sum_0_cry_9_0      CCU2D        COUT     Out     0.143     4.383       -         
un1_sum_0_cry_10                Net          -        -       -         -           1         
subMean1.un1_sum_0_cry_11_0     CCU2D        CIN      In      0.000     4.383       -         
subMean1.un1_sum_0_cry_11_0     CCU2D        COUT     Out     0.143     4.526       -         
un1_sum_0_cry_12                Net          -        -       -         -           1         
subMean1.un1_sum_0_cry_13_0     CCU2D        CIN      In      0.000     4.526       -         
subMean1.un1_sum_0_cry_13_0     CCU2D        COUT     Out     0.143     4.669       -         
un1_sum_0_cry_14                Net          -        -       -         -           1         
subMean1.un1_sum_0_cry_15_0     CCU2D        CIN      In      0.000     4.669       -         
subMean1.un1_sum_0_cry_15_0     CCU2D        COUT     Out     0.143     4.811       -         
un1_sum_0_cry_16                Net          -        -       -         -           1         
subMean1.un1_sum_0_cry_17_0     CCU2D        CIN      In      0.000     4.811       -         
subMean1.un1_sum_0_cry_17_0     CCU2D        COUT     Out     0.143     4.954       -         
un1_sum_0_cry_18                Net          -        -       -         -           1         
subMean1.un1_sum_0_s_19_0       CCU2D        CIN      In      0.000     4.954       -         
subMean1.un1_sum_0_s_19_0       CCU2D        S0       Out     1.621     6.575       -         
sum[19]                         Net          -        -       -         -           2         
subMean1.sum_pipe_19            FD1S3DX      D        In      0.000     6.575       -         
==============================================================================================


Path information for path number 5: 
      Requested Period:                      5.713
    - Setup time:                            0.106
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.607

    - Propagation time:                      6.473
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.865

    Number of logic level(s):                11
    Starting point:                          subMean1.sum_pipe_20 / Q
    Ending point:                            subMean1.avg[15] / D
    The start point is clocked by            pll1|CLKOP_inferred_clock [rising] on pin CK
    The end   point is clocked by            pll1|CLKOP_inferred_clock [rising] on pin CK

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
subMean1.sum_pipe_20            FD1S3DX      Q        Out     1.148     1.148       -         
horizontal_out_cf[0]            Net          -        -       -         -           4         
subMean1.un1_sum_2              ORCALUT4     A        In      0.000     1.148       -         
subMean1.un1_sum_2              ORCALUT4     Z        Out     1.017     2.165       -         
un1_sum_1                       Net          -        -       -         -           1         
subMean1.un1_sum_0_cry_1_0      CCU2D        A0       In      0.000     2.165       -         
subMean1.un1_sum_0_cry_1_0      CCU2D        COUT     Out     1.545     3.709       -         
un1_sum_0_cry_2                 Net          -        -       -         -           1         
subMean1.un1_sum_0_cry_3_0      CCU2D        CIN      In      0.000     3.709       -         
subMean1.un1_sum_0_cry_3_0      CCU2D        COUT     Out     0.143     3.852       -         
un1_sum_0_cry_4                 Net          -        -       -         -           1         
subMean1.un1_sum_0_cry_5_0      CCU2D        CIN      In      0.000     3.852       -         
subMean1.un1_sum_0_cry_5_0      CCU2D        COUT     Out     0.143     3.995       -         
un1_sum_0_cry_6                 Net          -        -       -         -           1         
subMean1.un1_sum_0_cry_7_0      CCU2D        CIN      In      0.000     3.995       -         
subMean1.un1_sum_0_cry_7_0      CCU2D        COUT     Out     0.143     4.138       -         
un1_sum_0_cry_8                 Net          -        -       -         -           1         
subMean1.un1_sum_0_cry_9_0      CCU2D        CIN      In      0.000     4.138       -         
subMean1.un1_sum_0_cry_9_0      CCU2D        COUT     Out     0.143     4.280       -         
un1_sum_0_cry_10                Net          -        -       -         -           1         
subMean1.un1_sum_0_cry_11_0     CCU2D        CIN      In      0.000     4.280       -         
subMean1.un1_sum_0_cry_11_0     CCU2D        COUT     Out     0.143     4.423       -         
un1_sum_0_cry_12                Net          -        -       -         -           1         
subMean1.un1_sum_0_cry_13_0     CCU2D        CIN      In      0.000     4.423       -         
subMean1.un1_sum_0_cry_13_0     CCU2D        COUT     Out     0.143     4.566       -         
un1_sum_0_cry_14                Net          -        -       -         -           1         
subMean1.un1_sum_0_cry_15_0     CCU2D        CIN      In      0.000     4.566       -         
subMean1.un1_sum_0_cry_15_0     CCU2D        COUT     Out     0.143     4.709       -         
un1_sum_0_cry_16                Net          -        -       -         -           1         
subMean1.un1_sum_0_cry_17_0     CCU2D        CIN      In      0.000     4.709       -         
subMean1.un1_sum_0_cry_17_0     CCU2D        COUT     Out     0.143     4.851       -         
un1_sum_0_cry_18                Net          -        -       -         -           1         
subMean1.un1_sum_0_s_19_0       CCU2D        CIN      In      0.000     4.851       -         
subMean1.un1_sum_0_s_19_0       CCU2D        S0       Out     1.621     6.473       -         
sum[19]                         Net          -        -       -         -           2         
subMean1.avg[15]                FD1S3DX      D        In      0.000     6.473       -         
==============================================================================================




====================================
Detailed Report for Clock: pll1|CLKOS_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                 Starting                                                                         Arrival           
Instance                                         Reference                     Type        Pin     Net                            Time        Slack 
                                                 Clock                                                                                              
----------------------------------------------------------------------------------------------------------------------------------------------------
port1.o_ws_fast                                  pll1|CLKOS_inferred_clock     FD1S3DX     Q       o_ws_c_fast                    1.180       -0.817
port2.i2s_rx_inst.left_data_ones_compl_i[0]      pll1|CLKOS_inferred_clock     FD1P3DX     Q       left_data_ones_compl_i[0]      1.044       -0.786
port1.i2s_rx_inst.right_data_ones_compl_i[0]     pll1|CLKOS_inferred_clock     FD1P3DX     Q       right_data_ones_compl_i[0]     1.044       -0.786
port2.i2s_rx_inst.right_data_ones_compl_i[0]     pll1|CLKOS_inferred_clock     FD1P3DX     Q       right_data_ones_compl_i[0]     1.044       -0.786
port2.i2s_rx_inst.left_data_twos_compl_i[0]      pll1|CLKOS_inferred_clock     FD1P3DX     Q       o_left_data2[0]                1.044       -0.681
port2.i2s_rx_inst.right_data_twos_compl_i[0]     pll1|CLKOS_inferred_clock     FD1P3DX     Q       o_right_data2[0]               1.044       -0.681
port1.i2s_rx_inst.right_data_twos_compl_i[0]     pll1|CLKOS_inferred_clock     FD1P3DX     Q       un1_fifo_in1                   1.044       -0.681
port2.i2s_rx_inst.left_data_ones_compl_i[1]      pll1|CLKOS_inferred_clock     FD1P3DX     Q       left_data_ones_compl_i[1]      0.972       -0.572
port2.i2s_rx_inst.left_data_ones_compl_i[2]      pll1|CLKOS_inferred_clock     FD1P3DX     Q       left_data_ones_compl_i[2]      0.972       -0.572
port2.i2s_rx_inst.right_data_ones_compl_i[1]     pll1|CLKOS_inferred_clock     FD1P3DX     Q       right_data_ones_compl_i[1]     0.972       -0.572
====================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                  Starting                                                                               Required           
Instance                                          Reference                     Type        Pin      Net                                 Time         Slack 
                                                  Clock                                                                                                     
------------------------------------------------------------------------------------------------------------------------------------------------------------
vertical_port.fifo_right_1_0                      pll1|CLKOS_inferred_clock     FIFO8KB     DI6      un1_o_left_data2_1_i[15]            4.456        -0.817
port2.i2s_rx_inst.left_data_twos_compl_i[15]      pll1|CLKOS_inferred_clock     FD1P3DX     D        un1_left_data_twos_compl_i[15]      4.351        -0.786
port2.i2s_rx_inst.right_data_twos_compl_i[15]     pll1|CLKOS_inferred_clock     FD1P3DX     D        un1_right_data_twos_compl_i[15]     4.351        -0.786
port1.i2s_rx_inst.right_data_twos_compl_i[15]     pll1|CLKOS_inferred_clock     FD1P3DX     D        un1_right_data_twos_compl_i[15]     4.351        -0.786
horizontal_port.fifo_left_0_0                     pll1|CLKOS_inferred_clock     FIFO8KB     DI15     un1_fifo_in1_i[15]                  4.456        -0.681
vertical_port.fifo_right_1_0                      pll1|CLKOS_inferred_clock     FIFO8KB     DI4      un1_o_left_data2_1_i[13]            4.456        -0.674
vertical_port.fifo_right_1_0                      pll1|CLKOS_inferred_clock     FIFO8KB     DI5      un1_o_left_data2_1_i[14]            4.456        -0.674
port2.i2s_rx_inst.left_data_twos_compl_i[13]      pll1|CLKOS_inferred_clock     FD1P3DX     D        un1_left_data_twos_compl_i[13]      4.351        -0.644
port2.i2s_rx_inst.left_data_twos_compl_i[14]      pll1|CLKOS_inferred_clock     FD1P3DX     D        un1_left_data_twos_compl_i[14]      4.351        -0.644
port2.i2s_rx_inst.right_data_twos_compl_i[13]     pll1|CLKOS_inferred_clock     FD1P3DX     D        un1_right_data_twos_compl_i[13]     4.351        -0.644
============================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      4.456
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         4.456

    - Propagation time:                      5.273
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.817

    Number of logic level(s):                10
    Starting point:                          port1.o_ws_fast / Q
    Ending point:                            vertical_port.fifo_right_1_0 / DI6
    The start point is clocked by            pll1|CLKOS_inferred_clock [rising] on pin CK
    The end   point is clocked by            System [rising]

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                   Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
port1.o_ws_fast                        FD1S3DX     Q        Out     1.180     1.180       -         
o_ws_c_fast                            Net         -        -       -         -           5         
un1_o_left_data2_1_cry_0_0             CCU2D       A1       In      0.000     1.180       -         
un1_o_left_data2_1_cry_0_0             CCU2D       COUT     Out     1.545     2.724       -         
un1_o_left_data2_1_cry_0               Net         -        -       -         -           1         
un1_o_left_data2_1_cry_1_0             CCU2D       CIN      In      0.000     2.724       -         
un1_o_left_data2_1_cry_1_0             CCU2D       COUT     Out     0.143     2.867       -         
un1_o_left_data2_1_cry_2               Net         -        -       -         -           1         
un1_o_left_data2_1_cry_3_0             CCU2D       CIN      In      0.000     2.867       -         
un1_o_left_data2_1_cry_3_0             CCU2D       COUT     Out     0.143     3.010       -         
un1_o_left_data2_1_cry_4               Net         -        -       -         -           1         
un1_o_left_data2_1_cry_5_0             CCU2D       CIN      In      0.000     3.010       -         
un1_o_left_data2_1_cry_5_0             CCU2D       COUT     Out     0.143     3.153       -         
un1_o_left_data2_1_cry_6               Net         -        -       -         -           1         
un1_o_left_data2_1_cry_7_0             CCU2D       CIN      In      0.000     3.153       -         
un1_o_left_data2_1_cry_7_0             CCU2D       COUT     Out     0.143     3.296       -         
un1_o_left_data2_1_cry_8               Net         -        -       -         -           1         
un1_o_left_data2_1_cry_9_0             CCU2D       CIN      In      0.000     3.296       -         
un1_o_left_data2_1_cry_9_0             CCU2D       COUT     Out     0.143     3.438       -         
un1_o_left_data2_1_cry_10              Net         -        -       -         -           1         
un1_o_left_data2_1_cry_11_0            CCU2D       CIN      In      0.000     3.438       -         
un1_o_left_data2_1_cry_11_0            CCU2D       COUT     Out     0.143     3.581       -         
un1_o_left_data2_1_cry_12              Net         -        -       -         -           1         
un1_o_left_data2_1_cry_13_0            CCU2D       CIN      In      0.000     3.581       -         
un1_o_left_data2_1_cry_13_0            CCU2D       COUT     Out     0.143     3.724       -         
un1_o_left_data2_1_cry_14              Net         -        -       -         -           1         
un1_o_left_data2_1_s_15_0              CCU2D       CIN      In      0.000     3.724       -         
un1_o_left_data2_1_s_15_0              CCU2D       S0       Out     0.981     4.705       -         
un1_o_left_data2_1[15]                 Net         -        -       -         -           1         
vertical_port.fifo_right_1_0_RNO_5     INV         A        In      0.000     4.705       -         
vertical_port.fifo_right_1_0_RNO_5     INV         Z        Out     0.568     5.273       -         
un1_o_left_data2_1_i[15]               Net         -        -       -         -           1         
vertical_port.fifo_right_1_0           FIFO8KB     DI6      In      0.000     5.273       -         
====================================================================================================


Path information for path number 2: 
      Requested Period:                      4.456
    - Setup time:                            0.106
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.351

    - Propagation time:                      5.137
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.786

    Number of logic level(s):                9
    Starting point:                          port2.i2s_rx_inst.left_data_ones_compl_i[0] / Q
    Ending point:                            port2.i2s_rx_inst.left_data_twos_compl_i[15] / D
    The start point is clocked by            pll1|CLKOS_inferred_clock [rising] on pin CK
    The end   point is clocked by            pll1|CLKOS_inferred_clock [rising] on pin CK

Instance / Net                                                        Pin      Pin               Arrival     No. of    
Name                                                      Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------
port2.i2s_rx_inst.left_data_ones_compl_i[0]               FD1P3DX     Q        Out     1.044     1.044       -         
left_data_ones_compl_i[0]                                 Net         -        -       -         -           2         
port2.i2s_rx_inst.un1_left_data_twos_compl_i_cry_0_0      CCU2D       A1       In      0.000     1.044       -         
port2.i2s_rx_inst.un1_left_data_twos_compl_i_cry_0_0      CCU2D       COUT     Out     1.545     2.588       -         
un1_left_data_twos_compl_i_cry_0                          Net         -        -       -         -           1         
port2.i2s_rx_inst.un1_left_data_twos_compl_i_cry_1_0      CCU2D       CIN      In      0.000     2.588       -         
port2.i2s_rx_inst.un1_left_data_twos_compl_i_cry_1_0      CCU2D       COUT     Out     0.143     2.731       -         
un1_left_data_twos_compl_i_cry_2                          Net         -        -       -         -           1         
port2.i2s_rx_inst.un1_left_data_twos_compl_i_cry_3_0      CCU2D       CIN      In      0.000     2.731       -         
port2.i2s_rx_inst.un1_left_data_twos_compl_i_cry_3_0      CCU2D       COUT     Out     0.143     2.874       -         
un1_left_data_twos_compl_i_cry_4                          Net         -        -       -         -           1         
port2.i2s_rx_inst.un1_left_data_twos_compl_i_cry_5_0      CCU2D       CIN      In      0.000     2.874       -         
port2.i2s_rx_inst.un1_left_data_twos_compl_i_cry_5_0      CCU2D       COUT     Out     0.143     3.017       -         
un1_left_data_twos_compl_i_cry_6                          Net         -        -       -         -           1         
port2.i2s_rx_inst.un1_left_data_twos_compl_i_cry_7_0      CCU2D       CIN      In      0.000     3.017       -         
port2.i2s_rx_inst.un1_left_data_twos_compl_i_cry_7_0      CCU2D       COUT     Out     0.143     3.160       -         
un1_left_data_twos_compl_i_cry_8                          Net         -        -       -         -           1         
port2.i2s_rx_inst.un1_left_data_twos_compl_i_cry_9_0      CCU2D       CIN      In      0.000     3.160       -         
port2.i2s_rx_inst.un1_left_data_twos_compl_i_cry_9_0      CCU2D       COUT     Out     0.143     3.302       -         
un1_left_data_twos_compl_i_cry_10                         Net         -        -       -         -           1         
port2.i2s_rx_inst.un1_left_data_twos_compl_i_cry_11_0     CCU2D       CIN      In      0.000     3.302       -         
port2.i2s_rx_inst.un1_left_data_twos_compl_i_cry_11_0     CCU2D       COUT     Out     0.143     3.445       -         
un1_left_data_twos_compl_i_cry_12                         Net         -        -       -         -           1         
port2.i2s_rx_inst.un1_left_data_twos_compl_i_cry_13_0     CCU2D       CIN      In      0.000     3.445       -         
port2.i2s_rx_inst.un1_left_data_twos_compl_i_cry_13_0     CCU2D       COUT     Out     0.143     3.588       -         
un1_left_data_twos_compl_i_cry_14                         Net         -        -       -         -           1         
port2.i2s_rx_inst.un1_left_data_twos_compl_i_s_15_0       CCU2D       CIN      In      0.000     3.588       -         
port2.i2s_rx_inst.un1_left_data_twos_compl_i_s_15_0       CCU2D       S0       Out     1.549     5.137       -         
un1_left_data_twos_compl_i[15]                            Net         -        -       -         -           1         
port2.i2s_rx_inst.left_data_twos_compl_i[15]              FD1P3DX     D        In      0.000     5.137       -         
=======================================================================================================================


Path information for path number 3: 
      Requested Period:                      4.456
    - Setup time:                            0.106
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.351

    - Propagation time:                      5.137
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.786

    Number of logic level(s):                9
    Starting point:                          port1.i2s_rx_inst.right_data_ones_compl_i[0] / Q
    Ending point:                            port1.i2s_rx_inst.right_data_twos_compl_i[15] / D
    The start point is clocked by            pll1|CLKOS_inferred_clock [rising] on pin CK
    The end   point is clocked by            pll1|CLKOS_inferred_clock [rising] on pin CK

Instance / Net                                                         Pin      Pin               Arrival     No. of    
Name                                                       Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------
port1.i2s_rx_inst.right_data_ones_compl_i[0]               FD1P3DX     Q        Out     1.044     1.044       -         
right_data_ones_compl_i[0]                                 Net         -        -       -         -           2         
port1.i2s_rx_inst.un1_right_data_twos_compl_i_cry_0_0      CCU2D       A1       In      0.000     1.044       -         
port1.i2s_rx_inst.un1_right_data_twos_compl_i_cry_0_0      CCU2D       COUT     Out     1.545     2.588       -         
un1_right_data_twos_compl_i_cry_0                          Net         -        -       -         -           1         
port1.i2s_rx_inst.un1_right_data_twos_compl_i_cry_1_0      CCU2D       CIN      In      0.000     2.588       -         
port1.i2s_rx_inst.un1_right_data_twos_compl_i_cry_1_0      CCU2D       COUT     Out     0.143     2.731       -         
un1_right_data_twos_compl_i_cry_2                          Net         -        -       -         -           1         
port1.i2s_rx_inst.un1_right_data_twos_compl_i_cry_3_0      CCU2D       CIN      In      0.000     2.731       -         
port1.i2s_rx_inst.un1_right_data_twos_compl_i_cry_3_0      CCU2D       COUT     Out     0.143     2.874       -         
un1_right_data_twos_compl_i_cry_4                          Net         -        -       -         -           1         
port1.i2s_rx_inst.un1_right_data_twos_compl_i_cry_5_0      CCU2D       CIN      In      0.000     2.874       -         
port1.i2s_rx_inst.un1_right_data_twos_compl_i_cry_5_0      CCU2D       COUT     Out     0.143     3.017       -         
un1_right_data_twos_compl_i_cry_6                          Net         -        -       -         -           1         
port1.i2s_rx_inst.un1_right_data_twos_compl_i_cry_7_0      CCU2D       CIN      In      0.000     3.017       -         
port1.i2s_rx_inst.un1_right_data_twos_compl_i_cry_7_0      CCU2D       COUT     Out     0.143     3.160       -         
un1_right_data_twos_compl_i_cry_8                          Net         -        -       -         -           1         
port1.i2s_rx_inst.un1_right_data_twos_compl_i_cry_9_0      CCU2D       CIN      In      0.000     3.160       -         
port1.i2s_rx_inst.un1_right_data_twos_compl_i_cry_9_0      CCU2D       COUT     Out     0.143     3.302       -         
un1_right_data_twos_compl_i_cry_10                         Net         -        -       -         -           1         
port1.i2s_rx_inst.un1_right_data_twos_compl_i_cry_11_0     CCU2D       CIN      In      0.000     3.302       -         
port1.i2s_rx_inst.un1_right_data_twos_compl_i_cry_11_0     CCU2D       COUT     Out     0.143     3.445       -         
un1_right_data_twos_compl_i_cry_12                         Net         -        -       -         -           1         
port1.i2s_rx_inst.un1_right_data_twos_compl_i_cry_13_0     CCU2D       CIN      In      0.000     3.445       -         
port1.i2s_rx_inst.un1_right_data_twos_compl_i_cry_13_0     CCU2D       COUT     Out     0.143     3.588       -         
un1_right_data_twos_compl_i_cry_14                         Net         -        -       -         -           1         
port1.i2s_rx_inst.un1_right_data_twos_compl_i_s_15_0       CCU2D       CIN      In      0.000     3.588       -         
port1.i2s_rx_inst.un1_right_data_twos_compl_i_s_15_0       CCU2D       S0       Out     1.549     5.137       -         
un1_right_data_twos_compl_i[15]                            Net         -        -       -         -           1         
port1.i2s_rx_inst.right_data_twos_compl_i[15]              FD1P3DX     D        In      0.000     5.137       -         
========================================================================================================================


Path information for path number 4: 
      Requested Period:                      4.456
    - Setup time:                            0.106
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.351

    - Propagation time:                      5.137
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.786

    Number of logic level(s):                9
    Starting point:                          port2.i2s_rx_inst.right_data_ones_compl_i[0] / Q
    Ending point:                            port2.i2s_rx_inst.right_data_twos_compl_i[15] / D
    The start point is clocked by            pll1|CLKOS_inferred_clock [rising] on pin CK
    The end   point is clocked by            pll1|CLKOS_inferred_clock [rising] on pin CK

Instance / Net                                                         Pin      Pin               Arrival     No. of    
Name                                                       Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------
port2.i2s_rx_inst.right_data_ones_compl_i[0]               FD1P3DX     Q        Out     1.044     1.044       -         
right_data_ones_compl_i[0]                                 Net         -        -       -         -           2         
port2.i2s_rx_inst.un1_right_data_twos_compl_i_cry_0_0      CCU2D       A1       In      0.000     1.044       -         
port2.i2s_rx_inst.un1_right_data_twos_compl_i_cry_0_0      CCU2D       COUT     Out     1.545     2.588       -         
un1_right_data_twos_compl_i_cry_0                          Net         -        -       -         -           1         
port2.i2s_rx_inst.un1_right_data_twos_compl_i_cry_1_0      CCU2D       CIN      In      0.000     2.588       -         
port2.i2s_rx_inst.un1_right_data_twos_compl_i_cry_1_0      CCU2D       COUT     Out     0.143     2.731       -         
un1_right_data_twos_compl_i_cry_2                          Net         -        -       -         -           1         
port2.i2s_rx_inst.un1_right_data_twos_compl_i_cry_3_0      CCU2D       CIN      In      0.000     2.731       -         
port2.i2s_rx_inst.un1_right_data_twos_compl_i_cry_3_0      CCU2D       COUT     Out     0.143     2.874       -         
un1_right_data_twos_compl_i_cry_4                          Net         -        -       -         -           1         
port2.i2s_rx_inst.un1_right_data_twos_compl_i_cry_5_0      CCU2D       CIN      In      0.000     2.874       -         
port2.i2s_rx_inst.un1_right_data_twos_compl_i_cry_5_0      CCU2D       COUT     Out     0.143     3.017       -         
un1_right_data_twos_compl_i_cry_6                          Net         -        -       -         -           1         
port2.i2s_rx_inst.un1_right_data_twos_compl_i_cry_7_0      CCU2D       CIN      In      0.000     3.017       -         
port2.i2s_rx_inst.un1_right_data_twos_compl_i_cry_7_0      CCU2D       COUT     Out     0.143     3.160       -         
un1_right_data_twos_compl_i_cry_8                          Net         -        -       -         -           1         
port2.i2s_rx_inst.un1_right_data_twos_compl_i_cry_9_0      CCU2D       CIN      In      0.000     3.160       -         
port2.i2s_rx_inst.un1_right_data_twos_compl_i_cry_9_0      CCU2D       COUT     Out     0.143     3.302       -         
un1_right_data_twos_compl_i_cry_10                         Net         -        -       -         -           1         
port2.i2s_rx_inst.un1_right_data_twos_compl_i_cry_11_0     CCU2D       CIN      In      0.000     3.302       -         
port2.i2s_rx_inst.un1_right_data_twos_compl_i_cry_11_0     CCU2D       COUT     Out     0.143     3.445       -         
un1_right_data_twos_compl_i_cry_12                         Net         -        -       -         -           1         
port2.i2s_rx_inst.un1_right_data_twos_compl_i_cry_13_0     CCU2D       CIN      In      0.000     3.445       -         
port2.i2s_rx_inst.un1_right_data_twos_compl_i_cry_13_0     CCU2D       COUT     Out     0.143     3.588       -         
un1_right_data_twos_compl_i_cry_14                         Net         -        -       -         -           1         
port2.i2s_rx_inst.un1_right_data_twos_compl_i_s_15_0       CCU2D       CIN      In      0.000     3.588       -         
port2.i2s_rx_inst.un1_right_data_twos_compl_i_s_15_0       CCU2D       S0       Out     1.549     5.137       -         
un1_right_data_twos_compl_i[15]                            Net         -        -       -         -           1         
port2.i2s_rx_inst.right_data_twos_compl_i[15]              FD1P3DX     D        In      0.000     5.137       -         
========================================================================================================================


Path information for path number 5: 
      Requested Period:                      4.456
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         4.456

    - Propagation time:                      5.137
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.681

    Number of logic level(s):                10
    Starting point:                          port2.i2s_rx_inst.left_data_twos_compl_i[0] / Q
    Ending point:                            vertical_port.fifo_right_1_0 / DI6
    The start point is clocked by            pll1|CLKOS_inferred_clock [rising] on pin CK
    The end   point is clocked by            System [rising]

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                            Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
port2.i2s_rx_inst.left_data_twos_compl_i[0]     FD1P3DX     Q        Out     1.044     1.044       -         
o_left_data2[0]                                 Net         -        -       -         -           2         
un1_o_left_data2_1_cry_0_0                      CCU2D       C1       In      0.000     1.044       -         
un1_o_left_data2_1_cry_0_0                      CCU2D       COUT     Out     1.545     2.588       -         
un1_o_left_data2_1_cry_0                        Net         -        -       -         -           1         
un1_o_left_data2_1_cry_1_0                      CCU2D       CIN      In      0.000     2.588       -         
un1_o_left_data2_1_cry_1_0                      CCU2D       COUT     Out     0.143     2.731       -         
un1_o_left_data2_1_cry_2                        Net         -        -       -         -           1         
un1_o_left_data2_1_cry_3_0                      CCU2D       CIN      In      0.000     2.731       -         
un1_o_left_data2_1_cry_3_0                      CCU2D       COUT     Out     0.143     2.874       -         
un1_o_left_data2_1_cry_4                        Net         -        -       -         -           1         
un1_o_left_data2_1_cry_5_0                      CCU2D       CIN      In      0.000     2.874       -         
un1_o_left_data2_1_cry_5_0                      CCU2D       COUT     Out     0.143     3.017       -         
un1_o_left_data2_1_cry_6                        Net         -        -       -         -           1         
un1_o_left_data2_1_cry_7_0                      CCU2D       CIN      In      0.000     3.017       -         
un1_o_left_data2_1_cry_7_0                      CCU2D       COUT     Out     0.143     3.160       -         
un1_o_left_data2_1_cry_8                        Net         -        -       -         -           1         
un1_o_left_data2_1_cry_9_0                      CCU2D       CIN      In      0.000     3.160       -         
un1_o_left_data2_1_cry_9_0                      CCU2D       COUT     Out     0.143     3.302       -         
un1_o_left_data2_1_cry_10                       Net         -        -       -         -           1         
un1_o_left_data2_1_cry_11_0                     CCU2D       CIN      In      0.000     3.302       -         
un1_o_left_data2_1_cry_11_0                     CCU2D       COUT     Out     0.143     3.445       -         
un1_o_left_data2_1_cry_12                       Net         -        -       -         -           1         
un1_o_left_data2_1_cry_13_0                     CCU2D       CIN      In      0.000     3.445       -         
un1_o_left_data2_1_cry_13_0                     CCU2D       COUT     Out     0.143     3.588       -         
un1_o_left_data2_1_cry_14                       Net         -        -       -         -           1         
un1_o_left_data2_1_s_15_0                       CCU2D       CIN      In      0.000     3.588       -         
un1_o_left_data2_1_s_15_0                       CCU2D       S0       Out     0.981     4.569       -         
un1_o_left_data2_1[15]                          Net         -        -       -         -           1         
vertical_port.fifo_right_1_0_RNO_5              INV         A        In      0.000     4.569       -         
vertical_port.fifo_right_1_0_RNO_5              INV         Z        Out     0.568     5.137       -         
un1_o_left_data2_1_i[15]                        Net         -        -       -         -           1         
vertical_port.fifo_right_1_0                    FIFO8KB     DI6      In      0.000     5.137       -         
=============================================================================================================




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                  Starting                                                    Arrival          
Instance                          Reference     Type        Pin      Net                      Time        Slack
                                  Clock                                                                        
---------------------------------------------------------------------------------------------------------------
my_pll.PLLInst_0                  System        EHXPLLJ     LOCK     lock                     0.000       0.923
OSCH_inst                         System        OSCH        OSC      osc_clk                  0.000       1.372
horizontal_port.fifo_left_0_0     System        FIFO8KB     DO0      horizontal_out_c[9]      0.000       1.372
horizontal_port.fifo_left_0_0     System        FIFO8KB     DO1      horizontal_out_c[10]     0.000       1.372
horizontal_port.fifo_left_0_0     System        FIFO8KB     DO2      horizontal_out_c[11]     0.000       1.372
horizontal_port.fifo_left_0_0     System        FIFO8KB     DO3      horizontal_out_c[12]     0.000       1.372
horizontal_port.fifo_left_0_0     System        FIFO8KB     DO4      horizontal_out_c[13]     0.000       1.372
horizontal_port.fifo_left_0_0     System        FIFO8KB     DO5      horizontal_out_c[14]     0.000       1.372
horizontal_port.fifo_left_0_0     System        FIFO8KB     DO9      horizontal_out_c[0]      0.000       1.372
horizontal_port.fifo_left_0_0     System        FIFO8KB     DO10     horizontal_out_c[1]      0.000       1.372
===============================================================================================================


Ending Points with Worst Slack
******************************

                                  Starting                                           Required          
Instance                          Reference     Type        Pin     Net              Time         Slack
                                  Clock                                                                
-------------------------------------------------------------------------------------------------------
horizontal_port.fifo_left_0_0     System        FIFO8KB     RST     i_sys_rst        1.372        0.923
vertical_port.fifo_right_0_1      System        FIFO8KB     RST     i_sys_rst        1.372        0.923
vertical_port.fifo_right_1_0      System        FIFO8KB     RST     i_sys_rst        1.372        0.923
subMean1.f1.fifo_submean_0_0      System        FIFO8KB     RST     out_RNIQT6B      1.372        0.923
f1.counter[5]                     System        FD1P3AX     D       counter_s[5]     5.607        0.963
f1.counter[6]                     System        FD1P3AX     D       counter_s[6]     5.607        0.963
f1.counter[3]                     System        FD1P3AX     D       counter_s[3]     5.607        1.106
f1.counter[4]                     System        FD1P3AX     D       counter_s[4]     5.607        1.106
f1.counter[1]                     System        FD1P3AX     D       counter_s[1]     5.607        1.249
f1.counter[2]                     System        FD1P3AX     D       counter_s[2]     5.607        1.249
=======================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.372
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         1.372

    - Propagation time:                      0.449
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 0.923

    Number of logic level(s):                1
    Starting point:                          my_pll.PLLInst_0 / LOCK
    Ending point:                            horizontal_port.fifo_left_0_0 / RST
    The start point is clocked by            System [rising]
    The end   point is clocked by            System [rising]

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                              Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
my_pll.PLLInst_0                  EHXPLLJ      LOCK     Out     0.000     0.000       -         
lock                              Net          -        -       -         -           9         
i_sys_rst                         ORCALUT4     A        In      0.000     0.000       -         
i_sys_rst                         ORCALUT4     Z        Out     0.449     0.449       -         
i_sys_rst                         Net          -        -       -         -           4         
horizontal_port.fifo_left_0_0     FIFO8KB      RST      In      0.000     0.449       -         
================================================================================================



##### END OF TIMING REPORT #####]


Finished timing report (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:05s; Memory used current: 148MB peak: 156MB)

---------------------------------------
Resource Usage Report
Part: lcmxo3l_6900c-5

Register bits: 357 of 54912 (1%)
PIC Latch:       0
I/O cells:       65
Block Rams : 4 of 240 (1%)


Details:
CCU2D:          73
EHXPLLJ:        1
FD1P3AX:        11
FD1P3DX:        226
FD1S3AX:        1
FD1S3DX:        98
FIFO8KB:        4
GSR:            1
IB:             3
IFS1P3DX:       2
INV:            84
L6MUX21:        8
OB:             62
OFS1P3DX:       19
ORCALUT4:       266
OSCH:           1
PFUMX:          13
PUR:            1
ROM128X1A:      1
VHI:            14
VLO:            14
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:05s; Memory used current: 56MB peak: 156MB)

Process took 0h:00m:09s realtime, 0h:00m:05s cputime
# Thu Mar 09 12:13:38 2017

###########################################################]
