
MicroMouse_main2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .backup_flash 00004000  08004000  08004000  00014000  2**0
                  ALLOC
  2 .backup_flash_run 000c0000  08040000  08040000  00040000  2**0
                  ALLOC
  3 .text         000121d8  08008000  08008000  00018000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  4 .rodata       000005ec  0801a1d8  0801a1d8  0002a1d8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .ARM.extab    00000000  0801a7c4  0801a7c4  000301f8  2**0
                  CONTENTS
  6 .ARM          00000008  0801a7c4  0801a7c4  0002a7c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .preinit_array 00000000  0801a7cc  0801a7cc  000301f8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  8 .init_array   00000004  0801a7cc  0801a7cc  0002a7cc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .fini_array   00000004  0801a7d0  0801a7d0  0002a7d0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .data         000001f8  20000000  0801a7d4  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 11 .bss          00000cb8  200001f8  0801a9cc  000301f8  2**2
                  ALLOC
 12 ._user_heap_stack 00000600  20000eb0  0801a9cc  00030eb0  2**0
                  ALLOC
 13 .ARM.attributes 00000030  00000000  00000000  000301f8  2**0
                  CONTENTS, READONLY
 14 .debug_info   000249dd  00000000  00000000  00030228  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_abbrev 00004e34  00000000  00000000  00054c05  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_aranges 000016f8  00000000  00000000  00059a40  2**3
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_ranges 000014a8  00000000  00000000  0005b138  2**3
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_macro  00026cd9  00000000  00000000  0005c5e0  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .debug_line   00017245  00000000  00000000  000832b9  2**0
                  CONTENTS, READONLY, DEBUGGING
 20 .debug_str    000c97c8  00000000  00000000  0009a4fe  2**0
                  CONTENTS, READONLY, DEBUGGING
 21 .comment      0000007b  00000000  00000000  00163cc6  2**0
                  CONTENTS, READONLY
 22 .debug_frame  000071fc  00000000  00000000  00163d44  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08008000 <__do_global_dtors_aux>:
 8008000:	b510      	push	{r4, lr}
 8008002:	4c05      	ldr	r4, [pc, #20]	; (8008018 <__do_global_dtors_aux+0x18>)
 8008004:	7823      	ldrb	r3, [r4, #0]
 8008006:	b933      	cbnz	r3, 8008016 <__do_global_dtors_aux+0x16>
 8008008:	4b04      	ldr	r3, [pc, #16]	; (800801c <__do_global_dtors_aux+0x1c>)
 800800a:	b113      	cbz	r3, 8008012 <__do_global_dtors_aux+0x12>
 800800c:	4804      	ldr	r0, [pc, #16]	; (8008020 <__do_global_dtors_aux+0x20>)
 800800e:	f3af 8000 	nop.w
 8008012:	2301      	movs	r3, #1
 8008014:	7023      	strb	r3, [r4, #0]
 8008016:	bd10      	pop	{r4, pc}
 8008018:	200001f8 	.word	0x200001f8
 800801c:	00000000 	.word	0x00000000
 8008020:	0801a1c0 	.word	0x0801a1c0

08008024 <frame_dummy>:
 8008024:	b508      	push	{r3, lr}
 8008026:	4b03      	ldr	r3, [pc, #12]	; (8008034 <frame_dummy+0x10>)
 8008028:	b11b      	cbz	r3, 8008032 <frame_dummy+0xe>
 800802a:	4903      	ldr	r1, [pc, #12]	; (8008038 <frame_dummy+0x14>)
 800802c:	4803      	ldr	r0, [pc, #12]	; (800803c <frame_dummy+0x18>)
 800802e:	f3af 8000 	nop.w
 8008032:	bd08      	pop	{r3, pc}
 8008034:	00000000 	.word	0x00000000
 8008038:	200001fc 	.word	0x200001fc
 800803c:	0801a1c0 	.word	0x0801a1c0

08008040 <strlen>:
 8008040:	4603      	mov	r3, r0
 8008042:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008046:	2a00      	cmp	r2, #0
 8008048:	d1fb      	bne.n	8008042 <strlen+0x2>
 800804a:	1a18      	subs	r0, r3, r0
 800804c:	3801      	subs	r0, #1
 800804e:	4770      	bx	lr

08008050 <memchr>:
 8008050:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8008054:	2a10      	cmp	r2, #16
 8008056:	db2b      	blt.n	80080b0 <memchr+0x60>
 8008058:	f010 0f07 	tst.w	r0, #7
 800805c:	d008      	beq.n	8008070 <memchr+0x20>
 800805e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8008062:	3a01      	subs	r2, #1
 8008064:	428b      	cmp	r3, r1
 8008066:	d02d      	beq.n	80080c4 <memchr+0x74>
 8008068:	f010 0f07 	tst.w	r0, #7
 800806c:	b342      	cbz	r2, 80080c0 <memchr+0x70>
 800806e:	d1f6      	bne.n	800805e <memchr+0xe>
 8008070:	b4f0      	push	{r4, r5, r6, r7}
 8008072:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8008076:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800807a:	f022 0407 	bic.w	r4, r2, #7
 800807e:	f07f 0700 	mvns.w	r7, #0
 8008082:	2300      	movs	r3, #0
 8008084:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8008088:	3c08      	subs	r4, #8
 800808a:	ea85 0501 	eor.w	r5, r5, r1
 800808e:	ea86 0601 	eor.w	r6, r6, r1
 8008092:	fa85 f547 	uadd8	r5, r5, r7
 8008096:	faa3 f587 	sel	r5, r3, r7
 800809a:	fa86 f647 	uadd8	r6, r6, r7
 800809e:	faa5 f687 	sel	r6, r5, r7
 80080a2:	b98e      	cbnz	r6, 80080c8 <memchr+0x78>
 80080a4:	d1ee      	bne.n	8008084 <memchr+0x34>
 80080a6:	bcf0      	pop	{r4, r5, r6, r7}
 80080a8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80080ac:	f002 0207 	and.w	r2, r2, #7
 80080b0:	b132      	cbz	r2, 80080c0 <memchr+0x70>
 80080b2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80080b6:	3a01      	subs	r2, #1
 80080b8:	ea83 0301 	eor.w	r3, r3, r1
 80080bc:	b113      	cbz	r3, 80080c4 <memchr+0x74>
 80080be:	d1f8      	bne.n	80080b2 <memchr+0x62>
 80080c0:	2000      	movs	r0, #0
 80080c2:	4770      	bx	lr
 80080c4:	3801      	subs	r0, #1
 80080c6:	4770      	bx	lr
 80080c8:	2d00      	cmp	r5, #0
 80080ca:	bf06      	itte	eq
 80080cc:	4635      	moveq	r5, r6
 80080ce:	3803      	subeq	r0, #3
 80080d0:	3807      	subne	r0, #7
 80080d2:	f015 0f01 	tst.w	r5, #1
 80080d6:	d107      	bne.n	80080e8 <memchr+0x98>
 80080d8:	3001      	adds	r0, #1
 80080da:	f415 7f80 	tst.w	r5, #256	; 0x100
 80080de:	bf02      	ittt	eq
 80080e0:	3001      	addeq	r0, #1
 80080e2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80080e6:	3001      	addeq	r0, #1
 80080e8:	bcf0      	pop	{r4, r5, r6, r7}
 80080ea:	3801      	subs	r0, #1
 80080ec:	4770      	bx	lr
 80080ee:	bf00      	nop

080080f0 <__aeabi_drsub>:
 80080f0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80080f4:	e002      	b.n	80080fc <__adddf3>
 80080f6:	bf00      	nop

080080f8 <__aeabi_dsub>:
 80080f8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080080fc <__adddf3>:
 80080fc:	b530      	push	{r4, r5, lr}
 80080fe:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8008102:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8008106:	ea94 0f05 	teq	r4, r5
 800810a:	bf08      	it	eq
 800810c:	ea90 0f02 	teqeq	r0, r2
 8008110:	bf1f      	itttt	ne
 8008112:	ea54 0c00 	orrsne.w	ip, r4, r0
 8008116:	ea55 0c02 	orrsne.w	ip, r5, r2
 800811a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800811e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8008122:	f000 80e2 	beq.w	80082ea <__adddf3+0x1ee>
 8008126:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800812a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800812e:	bfb8      	it	lt
 8008130:	426d      	neglt	r5, r5
 8008132:	dd0c      	ble.n	800814e <__adddf3+0x52>
 8008134:	442c      	add	r4, r5
 8008136:	ea80 0202 	eor.w	r2, r0, r2
 800813a:	ea81 0303 	eor.w	r3, r1, r3
 800813e:	ea82 0000 	eor.w	r0, r2, r0
 8008142:	ea83 0101 	eor.w	r1, r3, r1
 8008146:	ea80 0202 	eor.w	r2, r0, r2
 800814a:	ea81 0303 	eor.w	r3, r1, r3
 800814e:	2d36      	cmp	r5, #54	; 0x36
 8008150:	bf88      	it	hi
 8008152:	bd30      	pophi	{r4, r5, pc}
 8008154:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8008158:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800815c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8008160:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8008164:	d002      	beq.n	800816c <__adddf3+0x70>
 8008166:	4240      	negs	r0, r0
 8008168:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800816c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8008170:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8008174:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8008178:	d002      	beq.n	8008180 <__adddf3+0x84>
 800817a:	4252      	negs	r2, r2
 800817c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8008180:	ea94 0f05 	teq	r4, r5
 8008184:	f000 80a7 	beq.w	80082d6 <__adddf3+0x1da>
 8008188:	f1a4 0401 	sub.w	r4, r4, #1
 800818c:	f1d5 0e20 	rsbs	lr, r5, #32
 8008190:	db0d      	blt.n	80081ae <__adddf3+0xb2>
 8008192:	fa02 fc0e 	lsl.w	ip, r2, lr
 8008196:	fa22 f205 	lsr.w	r2, r2, r5
 800819a:	1880      	adds	r0, r0, r2
 800819c:	f141 0100 	adc.w	r1, r1, #0
 80081a0:	fa03 f20e 	lsl.w	r2, r3, lr
 80081a4:	1880      	adds	r0, r0, r2
 80081a6:	fa43 f305 	asr.w	r3, r3, r5
 80081aa:	4159      	adcs	r1, r3
 80081ac:	e00e      	b.n	80081cc <__adddf3+0xd0>
 80081ae:	f1a5 0520 	sub.w	r5, r5, #32
 80081b2:	f10e 0e20 	add.w	lr, lr, #32
 80081b6:	2a01      	cmp	r2, #1
 80081b8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80081bc:	bf28      	it	cs
 80081be:	f04c 0c02 	orrcs.w	ip, ip, #2
 80081c2:	fa43 f305 	asr.w	r3, r3, r5
 80081c6:	18c0      	adds	r0, r0, r3
 80081c8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80081cc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80081d0:	d507      	bpl.n	80081e2 <__adddf3+0xe6>
 80081d2:	f04f 0e00 	mov.w	lr, #0
 80081d6:	f1dc 0c00 	rsbs	ip, ip, #0
 80081da:	eb7e 0000 	sbcs.w	r0, lr, r0
 80081de:	eb6e 0101 	sbc.w	r1, lr, r1
 80081e2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80081e6:	d31b      	bcc.n	8008220 <__adddf3+0x124>
 80081e8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80081ec:	d30c      	bcc.n	8008208 <__adddf3+0x10c>
 80081ee:	0849      	lsrs	r1, r1, #1
 80081f0:	ea5f 0030 	movs.w	r0, r0, rrx
 80081f4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80081f8:	f104 0401 	add.w	r4, r4, #1
 80081fc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8008200:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8008204:	f080 809a 	bcs.w	800833c <__adddf3+0x240>
 8008208:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800820c:	bf08      	it	eq
 800820e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8008212:	f150 0000 	adcs.w	r0, r0, #0
 8008216:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800821a:	ea41 0105 	orr.w	r1, r1, r5
 800821e:	bd30      	pop	{r4, r5, pc}
 8008220:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8008224:	4140      	adcs	r0, r0
 8008226:	eb41 0101 	adc.w	r1, r1, r1
 800822a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800822e:	f1a4 0401 	sub.w	r4, r4, #1
 8008232:	d1e9      	bne.n	8008208 <__adddf3+0x10c>
 8008234:	f091 0f00 	teq	r1, #0
 8008238:	bf04      	itt	eq
 800823a:	4601      	moveq	r1, r0
 800823c:	2000      	moveq	r0, #0
 800823e:	fab1 f381 	clz	r3, r1
 8008242:	bf08      	it	eq
 8008244:	3320      	addeq	r3, #32
 8008246:	f1a3 030b 	sub.w	r3, r3, #11
 800824a:	f1b3 0220 	subs.w	r2, r3, #32
 800824e:	da0c      	bge.n	800826a <__adddf3+0x16e>
 8008250:	320c      	adds	r2, #12
 8008252:	dd08      	ble.n	8008266 <__adddf3+0x16a>
 8008254:	f102 0c14 	add.w	ip, r2, #20
 8008258:	f1c2 020c 	rsb	r2, r2, #12
 800825c:	fa01 f00c 	lsl.w	r0, r1, ip
 8008260:	fa21 f102 	lsr.w	r1, r1, r2
 8008264:	e00c      	b.n	8008280 <__adddf3+0x184>
 8008266:	f102 0214 	add.w	r2, r2, #20
 800826a:	bfd8      	it	le
 800826c:	f1c2 0c20 	rsble	ip, r2, #32
 8008270:	fa01 f102 	lsl.w	r1, r1, r2
 8008274:	fa20 fc0c 	lsr.w	ip, r0, ip
 8008278:	bfdc      	itt	le
 800827a:	ea41 010c 	orrle.w	r1, r1, ip
 800827e:	4090      	lslle	r0, r2
 8008280:	1ae4      	subs	r4, r4, r3
 8008282:	bfa2      	ittt	ge
 8008284:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8008288:	4329      	orrge	r1, r5
 800828a:	bd30      	popge	{r4, r5, pc}
 800828c:	ea6f 0404 	mvn.w	r4, r4
 8008290:	3c1f      	subs	r4, #31
 8008292:	da1c      	bge.n	80082ce <__adddf3+0x1d2>
 8008294:	340c      	adds	r4, #12
 8008296:	dc0e      	bgt.n	80082b6 <__adddf3+0x1ba>
 8008298:	f104 0414 	add.w	r4, r4, #20
 800829c:	f1c4 0220 	rsb	r2, r4, #32
 80082a0:	fa20 f004 	lsr.w	r0, r0, r4
 80082a4:	fa01 f302 	lsl.w	r3, r1, r2
 80082a8:	ea40 0003 	orr.w	r0, r0, r3
 80082ac:	fa21 f304 	lsr.w	r3, r1, r4
 80082b0:	ea45 0103 	orr.w	r1, r5, r3
 80082b4:	bd30      	pop	{r4, r5, pc}
 80082b6:	f1c4 040c 	rsb	r4, r4, #12
 80082ba:	f1c4 0220 	rsb	r2, r4, #32
 80082be:	fa20 f002 	lsr.w	r0, r0, r2
 80082c2:	fa01 f304 	lsl.w	r3, r1, r4
 80082c6:	ea40 0003 	orr.w	r0, r0, r3
 80082ca:	4629      	mov	r1, r5
 80082cc:	bd30      	pop	{r4, r5, pc}
 80082ce:	fa21 f004 	lsr.w	r0, r1, r4
 80082d2:	4629      	mov	r1, r5
 80082d4:	bd30      	pop	{r4, r5, pc}
 80082d6:	f094 0f00 	teq	r4, #0
 80082da:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80082de:	bf06      	itte	eq
 80082e0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80082e4:	3401      	addeq	r4, #1
 80082e6:	3d01      	subne	r5, #1
 80082e8:	e74e      	b.n	8008188 <__adddf3+0x8c>
 80082ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80082ee:	bf18      	it	ne
 80082f0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80082f4:	d029      	beq.n	800834a <__adddf3+0x24e>
 80082f6:	ea94 0f05 	teq	r4, r5
 80082fa:	bf08      	it	eq
 80082fc:	ea90 0f02 	teqeq	r0, r2
 8008300:	d005      	beq.n	800830e <__adddf3+0x212>
 8008302:	ea54 0c00 	orrs.w	ip, r4, r0
 8008306:	bf04      	itt	eq
 8008308:	4619      	moveq	r1, r3
 800830a:	4610      	moveq	r0, r2
 800830c:	bd30      	pop	{r4, r5, pc}
 800830e:	ea91 0f03 	teq	r1, r3
 8008312:	bf1e      	ittt	ne
 8008314:	2100      	movne	r1, #0
 8008316:	2000      	movne	r0, #0
 8008318:	bd30      	popne	{r4, r5, pc}
 800831a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800831e:	d105      	bne.n	800832c <__adddf3+0x230>
 8008320:	0040      	lsls	r0, r0, #1
 8008322:	4149      	adcs	r1, r1
 8008324:	bf28      	it	cs
 8008326:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800832a:	bd30      	pop	{r4, r5, pc}
 800832c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8008330:	bf3c      	itt	cc
 8008332:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8008336:	bd30      	popcc	{r4, r5, pc}
 8008338:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800833c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8008340:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8008344:	f04f 0000 	mov.w	r0, #0
 8008348:	bd30      	pop	{r4, r5, pc}
 800834a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800834e:	bf1a      	itte	ne
 8008350:	4619      	movne	r1, r3
 8008352:	4610      	movne	r0, r2
 8008354:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8008358:	bf1c      	itt	ne
 800835a:	460b      	movne	r3, r1
 800835c:	4602      	movne	r2, r0
 800835e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8008362:	bf06      	itte	eq
 8008364:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8008368:	ea91 0f03 	teqeq	r1, r3
 800836c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8008370:	bd30      	pop	{r4, r5, pc}
 8008372:	bf00      	nop

08008374 <__aeabi_ui2d>:
 8008374:	f090 0f00 	teq	r0, #0
 8008378:	bf04      	itt	eq
 800837a:	2100      	moveq	r1, #0
 800837c:	4770      	bxeq	lr
 800837e:	b530      	push	{r4, r5, lr}
 8008380:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8008384:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8008388:	f04f 0500 	mov.w	r5, #0
 800838c:	f04f 0100 	mov.w	r1, #0
 8008390:	e750      	b.n	8008234 <__adddf3+0x138>
 8008392:	bf00      	nop

08008394 <__aeabi_i2d>:
 8008394:	f090 0f00 	teq	r0, #0
 8008398:	bf04      	itt	eq
 800839a:	2100      	moveq	r1, #0
 800839c:	4770      	bxeq	lr
 800839e:	b530      	push	{r4, r5, lr}
 80083a0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80083a4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80083a8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80083ac:	bf48      	it	mi
 80083ae:	4240      	negmi	r0, r0
 80083b0:	f04f 0100 	mov.w	r1, #0
 80083b4:	e73e      	b.n	8008234 <__adddf3+0x138>
 80083b6:	bf00      	nop

080083b8 <__aeabi_f2d>:
 80083b8:	0042      	lsls	r2, r0, #1
 80083ba:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80083be:	ea4f 0131 	mov.w	r1, r1, rrx
 80083c2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80083c6:	bf1f      	itttt	ne
 80083c8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80083cc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80083d0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80083d4:	4770      	bxne	lr
 80083d6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80083da:	bf08      	it	eq
 80083dc:	4770      	bxeq	lr
 80083de:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80083e2:	bf04      	itt	eq
 80083e4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80083e8:	4770      	bxeq	lr
 80083ea:	b530      	push	{r4, r5, lr}
 80083ec:	f44f 7460 	mov.w	r4, #896	; 0x380
 80083f0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80083f4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80083f8:	e71c      	b.n	8008234 <__adddf3+0x138>
 80083fa:	bf00      	nop

080083fc <__aeabi_ul2d>:
 80083fc:	ea50 0201 	orrs.w	r2, r0, r1
 8008400:	bf08      	it	eq
 8008402:	4770      	bxeq	lr
 8008404:	b530      	push	{r4, r5, lr}
 8008406:	f04f 0500 	mov.w	r5, #0
 800840a:	e00a      	b.n	8008422 <__aeabi_l2d+0x16>

0800840c <__aeabi_l2d>:
 800840c:	ea50 0201 	orrs.w	r2, r0, r1
 8008410:	bf08      	it	eq
 8008412:	4770      	bxeq	lr
 8008414:	b530      	push	{r4, r5, lr}
 8008416:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800841a:	d502      	bpl.n	8008422 <__aeabi_l2d+0x16>
 800841c:	4240      	negs	r0, r0
 800841e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8008422:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8008426:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800842a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800842e:	f43f aed8 	beq.w	80081e2 <__adddf3+0xe6>
 8008432:	f04f 0203 	mov.w	r2, #3
 8008436:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800843a:	bf18      	it	ne
 800843c:	3203      	addne	r2, #3
 800843e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8008442:	bf18      	it	ne
 8008444:	3203      	addne	r2, #3
 8008446:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800844a:	f1c2 0320 	rsb	r3, r2, #32
 800844e:	fa00 fc03 	lsl.w	ip, r0, r3
 8008452:	fa20 f002 	lsr.w	r0, r0, r2
 8008456:	fa01 fe03 	lsl.w	lr, r1, r3
 800845a:	ea40 000e 	orr.w	r0, r0, lr
 800845e:	fa21 f102 	lsr.w	r1, r1, r2
 8008462:	4414      	add	r4, r2
 8008464:	e6bd      	b.n	80081e2 <__adddf3+0xe6>
 8008466:	bf00      	nop

08008468 <__aeabi_dmul>:
 8008468:	b570      	push	{r4, r5, r6, lr}
 800846a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800846e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8008472:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8008476:	bf1d      	ittte	ne
 8008478:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800847c:	ea94 0f0c 	teqne	r4, ip
 8008480:	ea95 0f0c 	teqne	r5, ip
 8008484:	f000 f8de 	bleq	8008644 <__aeabi_dmul+0x1dc>
 8008488:	442c      	add	r4, r5
 800848a:	ea81 0603 	eor.w	r6, r1, r3
 800848e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8008492:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8008496:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800849a:	bf18      	it	ne
 800849c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80084a0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80084a4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80084a8:	d038      	beq.n	800851c <__aeabi_dmul+0xb4>
 80084aa:	fba0 ce02 	umull	ip, lr, r0, r2
 80084ae:	f04f 0500 	mov.w	r5, #0
 80084b2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80084b6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80084ba:	fbe0 e503 	umlal	lr, r5, r0, r3
 80084be:	f04f 0600 	mov.w	r6, #0
 80084c2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80084c6:	f09c 0f00 	teq	ip, #0
 80084ca:	bf18      	it	ne
 80084cc:	f04e 0e01 	orrne.w	lr, lr, #1
 80084d0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80084d4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80084d8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80084dc:	d204      	bcs.n	80084e8 <__aeabi_dmul+0x80>
 80084de:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80084e2:	416d      	adcs	r5, r5
 80084e4:	eb46 0606 	adc.w	r6, r6, r6
 80084e8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80084ec:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80084f0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80084f4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80084f8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80084fc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8008500:	bf88      	it	hi
 8008502:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8008506:	d81e      	bhi.n	8008546 <__aeabi_dmul+0xde>
 8008508:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800850c:	bf08      	it	eq
 800850e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8008512:	f150 0000 	adcs.w	r0, r0, #0
 8008516:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800851a:	bd70      	pop	{r4, r5, r6, pc}
 800851c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8008520:	ea46 0101 	orr.w	r1, r6, r1
 8008524:	ea40 0002 	orr.w	r0, r0, r2
 8008528:	ea81 0103 	eor.w	r1, r1, r3
 800852c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8008530:	bfc2      	ittt	gt
 8008532:	ebd4 050c 	rsbsgt	r5, r4, ip
 8008536:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800853a:	bd70      	popgt	{r4, r5, r6, pc}
 800853c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8008540:	f04f 0e00 	mov.w	lr, #0
 8008544:	3c01      	subs	r4, #1
 8008546:	f300 80ab 	bgt.w	80086a0 <__aeabi_dmul+0x238>
 800854a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800854e:	bfde      	ittt	le
 8008550:	2000      	movle	r0, #0
 8008552:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8008556:	bd70      	pople	{r4, r5, r6, pc}
 8008558:	f1c4 0400 	rsb	r4, r4, #0
 800855c:	3c20      	subs	r4, #32
 800855e:	da35      	bge.n	80085cc <__aeabi_dmul+0x164>
 8008560:	340c      	adds	r4, #12
 8008562:	dc1b      	bgt.n	800859c <__aeabi_dmul+0x134>
 8008564:	f104 0414 	add.w	r4, r4, #20
 8008568:	f1c4 0520 	rsb	r5, r4, #32
 800856c:	fa00 f305 	lsl.w	r3, r0, r5
 8008570:	fa20 f004 	lsr.w	r0, r0, r4
 8008574:	fa01 f205 	lsl.w	r2, r1, r5
 8008578:	ea40 0002 	orr.w	r0, r0, r2
 800857c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8008580:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8008584:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8008588:	fa21 f604 	lsr.w	r6, r1, r4
 800858c:	eb42 0106 	adc.w	r1, r2, r6
 8008590:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8008594:	bf08      	it	eq
 8008596:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800859a:	bd70      	pop	{r4, r5, r6, pc}
 800859c:	f1c4 040c 	rsb	r4, r4, #12
 80085a0:	f1c4 0520 	rsb	r5, r4, #32
 80085a4:	fa00 f304 	lsl.w	r3, r0, r4
 80085a8:	fa20 f005 	lsr.w	r0, r0, r5
 80085ac:	fa01 f204 	lsl.w	r2, r1, r4
 80085b0:	ea40 0002 	orr.w	r0, r0, r2
 80085b4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80085b8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80085bc:	f141 0100 	adc.w	r1, r1, #0
 80085c0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80085c4:	bf08      	it	eq
 80085c6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80085ca:	bd70      	pop	{r4, r5, r6, pc}
 80085cc:	f1c4 0520 	rsb	r5, r4, #32
 80085d0:	fa00 f205 	lsl.w	r2, r0, r5
 80085d4:	ea4e 0e02 	orr.w	lr, lr, r2
 80085d8:	fa20 f304 	lsr.w	r3, r0, r4
 80085dc:	fa01 f205 	lsl.w	r2, r1, r5
 80085e0:	ea43 0302 	orr.w	r3, r3, r2
 80085e4:	fa21 f004 	lsr.w	r0, r1, r4
 80085e8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80085ec:	fa21 f204 	lsr.w	r2, r1, r4
 80085f0:	ea20 0002 	bic.w	r0, r0, r2
 80085f4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80085f8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80085fc:	bf08      	it	eq
 80085fe:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8008602:	bd70      	pop	{r4, r5, r6, pc}
 8008604:	f094 0f00 	teq	r4, #0
 8008608:	d10f      	bne.n	800862a <__aeabi_dmul+0x1c2>
 800860a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800860e:	0040      	lsls	r0, r0, #1
 8008610:	eb41 0101 	adc.w	r1, r1, r1
 8008614:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8008618:	bf08      	it	eq
 800861a:	3c01      	subeq	r4, #1
 800861c:	d0f7      	beq.n	800860e <__aeabi_dmul+0x1a6>
 800861e:	ea41 0106 	orr.w	r1, r1, r6
 8008622:	f095 0f00 	teq	r5, #0
 8008626:	bf18      	it	ne
 8008628:	4770      	bxne	lr
 800862a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800862e:	0052      	lsls	r2, r2, #1
 8008630:	eb43 0303 	adc.w	r3, r3, r3
 8008634:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8008638:	bf08      	it	eq
 800863a:	3d01      	subeq	r5, #1
 800863c:	d0f7      	beq.n	800862e <__aeabi_dmul+0x1c6>
 800863e:	ea43 0306 	orr.w	r3, r3, r6
 8008642:	4770      	bx	lr
 8008644:	ea94 0f0c 	teq	r4, ip
 8008648:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800864c:	bf18      	it	ne
 800864e:	ea95 0f0c 	teqne	r5, ip
 8008652:	d00c      	beq.n	800866e <__aeabi_dmul+0x206>
 8008654:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8008658:	bf18      	it	ne
 800865a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800865e:	d1d1      	bne.n	8008604 <__aeabi_dmul+0x19c>
 8008660:	ea81 0103 	eor.w	r1, r1, r3
 8008664:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8008668:	f04f 0000 	mov.w	r0, #0
 800866c:	bd70      	pop	{r4, r5, r6, pc}
 800866e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8008672:	bf06      	itte	eq
 8008674:	4610      	moveq	r0, r2
 8008676:	4619      	moveq	r1, r3
 8008678:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800867c:	d019      	beq.n	80086b2 <__aeabi_dmul+0x24a>
 800867e:	ea94 0f0c 	teq	r4, ip
 8008682:	d102      	bne.n	800868a <__aeabi_dmul+0x222>
 8008684:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8008688:	d113      	bne.n	80086b2 <__aeabi_dmul+0x24a>
 800868a:	ea95 0f0c 	teq	r5, ip
 800868e:	d105      	bne.n	800869c <__aeabi_dmul+0x234>
 8008690:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8008694:	bf1c      	itt	ne
 8008696:	4610      	movne	r0, r2
 8008698:	4619      	movne	r1, r3
 800869a:	d10a      	bne.n	80086b2 <__aeabi_dmul+0x24a>
 800869c:	ea81 0103 	eor.w	r1, r1, r3
 80086a0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80086a4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80086a8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80086ac:	f04f 0000 	mov.w	r0, #0
 80086b0:	bd70      	pop	{r4, r5, r6, pc}
 80086b2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80086b6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80086ba:	bd70      	pop	{r4, r5, r6, pc}

080086bc <__aeabi_ddiv>:
 80086bc:	b570      	push	{r4, r5, r6, lr}
 80086be:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80086c2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80086c6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80086ca:	bf1d      	ittte	ne
 80086cc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80086d0:	ea94 0f0c 	teqne	r4, ip
 80086d4:	ea95 0f0c 	teqne	r5, ip
 80086d8:	f000 f8a7 	bleq	800882a <__aeabi_ddiv+0x16e>
 80086dc:	eba4 0405 	sub.w	r4, r4, r5
 80086e0:	ea81 0e03 	eor.w	lr, r1, r3
 80086e4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80086e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80086ec:	f000 8088 	beq.w	8008800 <__aeabi_ddiv+0x144>
 80086f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80086f4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80086f8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80086fc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8008700:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8008704:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8008708:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800870c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8008710:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8008714:	429d      	cmp	r5, r3
 8008716:	bf08      	it	eq
 8008718:	4296      	cmpeq	r6, r2
 800871a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800871e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8008722:	d202      	bcs.n	800872a <__aeabi_ddiv+0x6e>
 8008724:	085b      	lsrs	r3, r3, #1
 8008726:	ea4f 0232 	mov.w	r2, r2, rrx
 800872a:	1ab6      	subs	r6, r6, r2
 800872c:	eb65 0503 	sbc.w	r5, r5, r3
 8008730:	085b      	lsrs	r3, r3, #1
 8008732:	ea4f 0232 	mov.w	r2, r2, rrx
 8008736:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800873a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800873e:	ebb6 0e02 	subs.w	lr, r6, r2
 8008742:	eb75 0e03 	sbcs.w	lr, r5, r3
 8008746:	bf22      	ittt	cs
 8008748:	1ab6      	subcs	r6, r6, r2
 800874a:	4675      	movcs	r5, lr
 800874c:	ea40 000c 	orrcs.w	r0, r0, ip
 8008750:	085b      	lsrs	r3, r3, #1
 8008752:	ea4f 0232 	mov.w	r2, r2, rrx
 8008756:	ebb6 0e02 	subs.w	lr, r6, r2
 800875a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800875e:	bf22      	ittt	cs
 8008760:	1ab6      	subcs	r6, r6, r2
 8008762:	4675      	movcs	r5, lr
 8008764:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8008768:	085b      	lsrs	r3, r3, #1
 800876a:	ea4f 0232 	mov.w	r2, r2, rrx
 800876e:	ebb6 0e02 	subs.w	lr, r6, r2
 8008772:	eb75 0e03 	sbcs.w	lr, r5, r3
 8008776:	bf22      	ittt	cs
 8008778:	1ab6      	subcs	r6, r6, r2
 800877a:	4675      	movcs	r5, lr
 800877c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8008780:	085b      	lsrs	r3, r3, #1
 8008782:	ea4f 0232 	mov.w	r2, r2, rrx
 8008786:	ebb6 0e02 	subs.w	lr, r6, r2
 800878a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800878e:	bf22      	ittt	cs
 8008790:	1ab6      	subcs	r6, r6, r2
 8008792:	4675      	movcs	r5, lr
 8008794:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8008798:	ea55 0e06 	orrs.w	lr, r5, r6
 800879c:	d018      	beq.n	80087d0 <__aeabi_ddiv+0x114>
 800879e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80087a2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80087a6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80087aa:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80087ae:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80087b2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80087b6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80087ba:	d1c0      	bne.n	800873e <__aeabi_ddiv+0x82>
 80087bc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80087c0:	d10b      	bne.n	80087da <__aeabi_ddiv+0x11e>
 80087c2:	ea41 0100 	orr.w	r1, r1, r0
 80087c6:	f04f 0000 	mov.w	r0, #0
 80087ca:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80087ce:	e7b6      	b.n	800873e <__aeabi_ddiv+0x82>
 80087d0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80087d4:	bf04      	itt	eq
 80087d6:	4301      	orreq	r1, r0
 80087d8:	2000      	moveq	r0, #0
 80087da:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80087de:	bf88      	it	hi
 80087e0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80087e4:	f63f aeaf 	bhi.w	8008546 <__aeabi_dmul+0xde>
 80087e8:	ebb5 0c03 	subs.w	ip, r5, r3
 80087ec:	bf04      	itt	eq
 80087ee:	ebb6 0c02 	subseq.w	ip, r6, r2
 80087f2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80087f6:	f150 0000 	adcs.w	r0, r0, #0
 80087fa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80087fe:	bd70      	pop	{r4, r5, r6, pc}
 8008800:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8008804:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8008808:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800880c:	bfc2      	ittt	gt
 800880e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8008812:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8008816:	bd70      	popgt	{r4, r5, r6, pc}
 8008818:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800881c:	f04f 0e00 	mov.w	lr, #0
 8008820:	3c01      	subs	r4, #1
 8008822:	e690      	b.n	8008546 <__aeabi_dmul+0xde>
 8008824:	ea45 0e06 	orr.w	lr, r5, r6
 8008828:	e68d      	b.n	8008546 <__aeabi_dmul+0xde>
 800882a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800882e:	ea94 0f0c 	teq	r4, ip
 8008832:	bf08      	it	eq
 8008834:	ea95 0f0c 	teqeq	r5, ip
 8008838:	f43f af3b 	beq.w	80086b2 <__aeabi_dmul+0x24a>
 800883c:	ea94 0f0c 	teq	r4, ip
 8008840:	d10a      	bne.n	8008858 <__aeabi_ddiv+0x19c>
 8008842:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8008846:	f47f af34 	bne.w	80086b2 <__aeabi_dmul+0x24a>
 800884a:	ea95 0f0c 	teq	r5, ip
 800884e:	f47f af25 	bne.w	800869c <__aeabi_dmul+0x234>
 8008852:	4610      	mov	r0, r2
 8008854:	4619      	mov	r1, r3
 8008856:	e72c      	b.n	80086b2 <__aeabi_dmul+0x24a>
 8008858:	ea95 0f0c 	teq	r5, ip
 800885c:	d106      	bne.n	800886c <__aeabi_ddiv+0x1b0>
 800885e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8008862:	f43f aefd 	beq.w	8008660 <__aeabi_dmul+0x1f8>
 8008866:	4610      	mov	r0, r2
 8008868:	4619      	mov	r1, r3
 800886a:	e722      	b.n	80086b2 <__aeabi_dmul+0x24a>
 800886c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8008870:	bf18      	it	ne
 8008872:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8008876:	f47f aec5 	bne.w	8008604 <__aeabi_dmul+0x19c>
 800887a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800887e:	f47f af0d 	bne.w	800869c <__aeabi_dmul+0x234>
 8008882:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8008886:	f47f aeeb 	bne.w	8008660 <__aeabi_dmul+0x1f8>
 800888a:	e712      	b.n	80086b2 <__aeabi_dmul+0x24a>

0800888c <__gedf2>:
 800888c:	f04f 3cff 	mov.w	ip, #4294967295
 8008890:	e006      	b.n	80088a0 <__cmpdf2+0x4>
 8008892:	bf00      	nop

08008894 <__ledf2>:
 8008894:	f04f 0c01 	mov.w	ip, #1
 8008898:	e002      	b.n	80088a0 <__cmpdf2+0x4>
 800889a:	bf00      	nop

0800889c <__cmpdf2>:
 800889c:	f04f 0c01 	mov.w	ip, #1
 80088a0:	f84d cd04 	str.w	ip, [sp, #-4]!
 80088a4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80088a8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80088ac:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80088b0:	bf18      	it	ne
 80088b2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80088b6:	d01b      	beq.n	80088f0 <__cmpdf2+0x54>
 80088b8:	b001      	add	sp, #4
 80088ba:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80088be:	bf0c      	ite	eq
 80088c0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80088c4:	ea91 0f03 	teqne	r1, r3
 80088c8:	bf02      	ittt	eq
 80088ca:	ea90 0f02 	teqeq	r0, r2
 80088ce:	2000      	moveq	r0, #0
 80088d0:	4770      	bxeq	lr
 80088d2:	f110 0f00 	cmn.w	r0, #0
 80088d6:	ea91 0f03 	teq	r1, r3
 80088da:	bf58      	it	pl
 80088dc:	4299      	cmppl	r1, r3
 80088de:	bf08      	it	eq
 80088e0:	4290      	cmpeq	r0, r2
 80088e2:	bf2c      	ite	cs
 80088e4:	17d8      	asrcs	r0, r3, #31
 80088e6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80088ea:	f040 0001 	orr.w	r0, r0, #1
 80088ee:	4770      	bx	lr
 80088f0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80088f4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80088f8:	d102      	bne.n	8008900 <__cmpdf2+0x64>
 80088fa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80088fe:	d107      	bne.n	8008910 <__cmpdf2+0x74>
 8008900:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8008904:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8008908:	d1d6      	bne.n	80088b8 <__cmpdf2+0x1c>
 800890a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800890e:	d0d3      	beq.n	80088b8 <__cmpdf2+0x1c>
 8008910:	f85d 0b04 	ldr.w	r0, [sp], #4
 8008914:	4770      	bx	lr
 8008916:	bf00      	nop

08008918 <__aeabi_cdrcmple>:
 8008918:	4684      	mov	ip, r0
 800891a:	4610      	mov	r0, r2
 800891c:	4662      	mov	r2, ip
 800891e:	468c      	mov	ip, r1
 8008920:	4619      	mov	r1, r3
 8008922:	4663      	mov	r3, ip
 8008924:	e000      	b.n	8008928 <__aeabi_cdcmpeq>
 8008926:	bf00      	nop

08008928 <__aeabi_cdcmpeq>:
 8008928:	b501      	push	{r0, lr}
 800892a:	f7ff ffb7 	bl	800889c <__cmpdf2>
 800892e:	2800      	cmp	r0, #0
 8008930:	bf48      	it	mi
 8008932:	f110 0f00 	cmnmi.w	r0, #0
 8008936:	bd01      	pop	{r0, pc}

08008938 <__aeabi_dcmpeq>:
 8008938:	f84d ed08 	str.w	lr, [sp, #-8]!
 800893c:	f7ff fff4 	bl	8008928 <__aeabi_cdcmpeq>
 8008940:	bf0c      	ite	eq
 8008942:	2001      	moveq	r0, #1
 8008944:	2000      	movne	r0, #0
 8008946:	f85d fb08 	ldr.w	pc, [sp], #8
 800894a:	bf00      	nop

0800894c <__aeabi_dcmplt>:
 800894c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8008950:	f7ff ffea 	bl	8008928 <__aeabi_cdcmpeq>
 8008954:	bf34      	ite	cc
 8008956:	2001      	movcc	r0, #1
 8008958:	2000      	movcs	r0, #0
 800895a:	f85d fb08 	ldr.w	pc, [sp], #8
 800895e:	bf00      	nop

08008960 <__aeabi_dcmple>:
 8008960:	f84d ed08 	str.w	lr, [sp, #-8]!
 8008964:	f7ff ffe0 	bl	8008928 <__aeabi_cdcmpeq>
 8008968:	bf94      	ite	ls
 800896a:	2001      	movls	r0, #1
 800896c:	2000      	movhi	r0, #0
 800896e:	f85d fb08 	ldr.w	pc, [sp], #8
 8008972:	bf00      	nop

08008974 <__aeabi_dcmpge>:
 8008974:	f84d ed08 	str.w	lr, [sp, #-8]!
 8008978:	f7ff ffce 	bl	8008918 <__aeabi_cdrcmple>
 800897c:	bf94      	ite	ls
 800897e:	2001      	movls	r0, #1
 8008980:	2000      	movhi	r0, #0
 8008982:	f85d fb08 	ldr.w	pc, [sp], #8
 8008986:	bf00      	nop

08008988 <__aeabi_dcmpgt>:
 8008988:	f84d ed08 	str.w	lr, [sp, #-8]!
 800898c:	f7ff ffc4 	bl	8008918 <__aeabi_cdrcmple>
 8008990:	bf34      	ite	cc
 8008992:	2001      	movcc	r0, #1
 8008994:	2000      	movcs	r0, #0
 8008996:	f85d fb08 	ldr.w	pc, [sp], #8
 800899a:	bf00      	nop

0800899c <__aeabi_dcmpun>:
 800899c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80089a0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80089a4:	d102      	bne.n	80089ac <__aeabi_dcmpun+0x10>
 80089a6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80089aa:	d10a      	bne.n	80089c2 <__aeabi_dcmpun+0x26>
 80089ac:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80089b0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80089b4:	d102      	bne.n	80089bc <__aeabi_dcmpun+0x20>
 80089b6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80089ba:	d102      	bne.n	80089c2 <__aeabi_dcmpun+0x26>
 80089bc:	f04f 0000 	mov.w	r0, #0
 80089c0:	4770      	bx	lr
 80089c2:	f04f 0001 	mov.w	r0, #1
 80089c6:	4770      	bx	lr

080089c8 <__aeabi_d2iz>:
 80089c8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80089cc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 80089d0:	d215      	bcs.n	80089fe <__aeabi_d2iz+0x36>
 80089d2:	d511      	bpl.n	80089f8 <__aeabi_d2iz+0x30>
 80089d4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 80089d8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 80089dc:	d912      	bls.n	8008a04 <__aeabi_d2iz+0x3c>
 80089de:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80089e2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80089e6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 80089ea:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80089ee:	fa23 f002 	lsr.w	r0, r3, r2
 80089f2:	bf18      	it	ne
 80089f4:	4240      	negne	r0, r0
 80089f6:	4770      	bx	lr
 80089f8:	f04f 0000 	mov.w	r0, #0
 80089fc:	4770      	bx	lr
 80089fe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8008a02:	d105      	bne.n	8008a10 <__aeabi_d2iz+0x48>
 8008a04:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8008a08:	bf08      	it	eq
 8008a0a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8008a0e:	4770      	bx	lr
 8008a10:	f04f 0000 	mov.w	r0, #0
 8008a14:	4770      	bx	lr
 8008a16:	bf00      	nop

08008a18 <__aeabi_d2uiz>:
 8008a18:	004a      	lsls	r2, r1, #1
 8008a1a:	d211      	bcs.n	8008a40 <__aeabi_d2uiz+0x28>
 8008a1c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8008a20:	d211      	bcs.n	8008a46 <__aeabi_d2uiz+0x2e>
 8008a22:	d50d      	bpl.n	8008a40 <__aeabi_d2uiz+0x28>
 8008a24:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8008a28:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8008a2c:	d40e      	bmi.n	8008a4c <__aeabi_d2uiz+0x34>
 8008a2e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8008a32:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8008a36:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8008a3a:	fa23 f002 	lsr.w	r0, r3, r2
 8008a3e:	4770      	bx	lr
 8008a40:	f04f 0000 	mov.w	r0, #0
 8008a44:	4770      	bx	lr
 8008a46:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8008a4a:	d102      	bne.n	8008a52 <__aeabi_d2uiz+0x3a>
 8008a4c:	f04f 30ff 	mov.w	r0, #4294967295
 8008a50:	4770      	bx	lr
 8008a52:	f04f 0000 	mov.w	r0, #0
 8008a56:	4770      	bx	lr

08008a58 <__aeabi_d2f>:
 8008a58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8008a5c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8008a60:	bf24      	itt	cs
 8008a62:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8008a66:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8008a6a:	d90d      	bls.n	8008a88 <__aeabi_d2f+0x30>
 8008a6c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8008a70:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8008a74:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8008a78:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8008a7c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8008a80:	bf08      	it	eq
 8008a82:	f020 0001 	biceq.w	r0, r0, #1
 8008a86:	4770      	bx	lr
 8008a88:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8008a8c:	d121      	bne.n	8008ad2 <__aeabi_d2f+0x7a>
 8008a8e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8008a92:	bfbc      	itt	lt
 8008a94:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8008a98:	4770      	bxlt	lr
 8008a9a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8008a9e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8008aa2:	f1c2 0218 	rsb	r2, r2, #24
 8008aa6:	f1c2 0c20 	rsb	ip, r2, #32
 8008aaa:	fa10 f30c 	lsls.w	r3, r0, ip
 8008aae:	fa20 f002 	lsr.w	r0, r0, r2
 8008ab2:	bf18      	it	ne
 8008ab4:	f040 0001 	orrne.w	r0, r0, #1
 8008ab8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8008abc:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8008ac0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8008ac4:	ea40 000c 	orr.w	r0, r0, ip
 8008ac8:	fa23 f302 	lsr.w	r3, r3, r2
 8008acc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8008ad0:	e7cc      	b.n	8008a6c <__aeabi_d2f+0x14>
 8008ad2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8008ad6:	d107      	bne.n	8008ae8 <__aeabi_d2f+0x90>
 8008ad8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8008adc:	bf1e      	ittt	ne
 8008ade:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8008ae2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8008ae6:	4770      	bxne	lr
 8008ae8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8008aec:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8008af0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8008af4:	4770      	bx	lr
 8008af6:	bf00      	nop

08008af8 <__aeabi_uldivmod>:
 8008af8:	b953      	cbnz	r3, 8008b10 <__aeabi_uldivmod+0x18>
 8008afa:	b94a      	cbnz	r2, 8008b10 <__aeabi_uldivmod+0x18>
 8008afc:	2900      	cmp	r1, #0
 8008afe:	bf08      	it	eq
 8008b00:	2800      	cmpeq	r0, #0
 8008b02:	bf1c      	itt	ne
 8008b04:	f04f 31ff 	movne.w	r1, #4294967295
 8008b08:	f04f 30ff 	movne.w	r0, #4294967295
 8008b0c:	f000 b972 	b.w	8008df4 <__aeabi_idiv0>
 8008b10:	f1ad 0c08 	sub.w	ip, sp, #8
 8008b14:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8008b18:	f000 f806 	bl	8008b28 <__udivmoddi4>
 8008b1c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8008b20:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008b24:	b004      	add	sp, #16
 8008b26:	4770      	bx	lr

08008b28 <__udivmoddi4>:
 8008b28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008b2c:	9e08      	ldr	r6, [sp, #32]
 8008b2e:	4604      	mov	r4, r0
 8008b30:	4688      	mov	r8, r1
 8008b32:	2b00      	cmp	r3, #0
 8008b34:	d14b      	bne.n	8008bce <__udivmoddi4+0xa6>
 8008b36:	428a      	cmp	r2, r1
 8008b38:	4615      	mov	r5, r2
 8008b3a:	d967      	bls.n	8008c0c <__udivmoddi4+0xe4>
 8008b3c:	fab2 f282 	clz	r2, r2
 8008b40:	b14a      	cbz	r2, 8008b56 <__udivmoddi4+0x2e>
 8008b42:	f1c2 0720 	rsb	r7, r2, #32
 8008b46:	fa01 f302 	lsl.w	r3, r1, r2
 8008b4a:	fa20 f707 	lsr.w	r7, r0, r7
 8008b4e:	4095      	lsls	r5, r2
 8008b50:	ea47 0803 	orr.w	r8, r7, r3
 8008b54:	4094      	lsls	r4, r2
 8008b56:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8008b5a:	0c23      	lsrs	r3, r4, #16
 8008b5c:	fbb8 f7fe 	udiv	r7, r8, lr
 8008b60:	fa1f fc85 	uxth.w	ip, r5
 8008b64:	fb0e 8817 	mls	r8, lr, r7, r8
 8008b68:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8008b6c:	fb07 f10c 	mul.w	r1, r7, ip
 8008b70:	4299      	cmp	r1, r3
 8008b72:	d909      	bls.n	8008b88 <__udivmoddi4+0x60>
 8008b74:	18eb      	adds	r3, r5, r3
 8008b76:	f107 30ff 	add.w	r0, r7, #4294967295
 8008b7a:	f080 811b 	bcs.w	8008db4 <__udivmoddi4+0x28c>
 8008b7e:	4299      	cmp	r1, r3
 8008b80:	f240 8118 	bls.w	8008db4 <__udivmoddi4+0x28c>
 8008b84:	3f02      	subs	r7, #2
 8008b86:	442b      	add	r3, r5
 8008b88:	1a5b      	subs	r3, r3, r1
 8008b8a:	b2a4      	uxth	r4, r4
 8008b8c:	fbb3 f0fe 	udiv	r0, r3, lr
 8008b90:	fb0e 3310 	mls	r3, lr, r0, r3
 8008b94:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8008b98:	fb00 fc0c 	mul.w	ip, r0, ip
 8008b9c:	45a4      	cmp	ip, r4
 8008b9e:	d909      	bls.n	8008bb4 <__udivmoddi4+0x8c>
 8008ba0:	192c      	adds	r4, r5, r4
 8008ba2:	f100 33ff 	add.w	r3, r0, #4294967295
 8008ba6:	f080 8107 	bcs.w	8008db8 <__udivmoddi4+0x290>
 8008baa:	45a4      	cmp	ip, r4
 8008bac:	f240 8104 	bls.w	8008db8 <__udivmoddi4+0x290>
 8008bb0:	3802      	subs	r0, #2
 8008bb2:	442c      	add	r4, r5
 8008bb4:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8008bb8:	eba4 040c 	sub.w	r4, r4, ip
 8008bbc:	2700      	movs	r7, #0
 8008bbe:	b11e      	cbz	r6, 8008bc8 <__udivmoddi4+0xa0>
 8008bc0:	40d4      	lsrs	r4, r2
 8008bc2:	2300      	movs	r3, #0
 8008bc4:	e9c6 4300 	strd	r4, r3, [r6]
 8008bc8:	4639      	mov	r1, r7
 8008bca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008bce:	428b      	cmp	r3, r1
 8008bd0:	d909      	bls.n	8008be6 <__udivmoddi4+0xbe>
 8008bd2:	2e00      	cmp	r6, #0
 8008bd4:	f000 80eb 	beq.w	8008dae <__udivmoddi4+0x286>
 8008bd8:	2700      	movs	r7, #0
 8008bda:	e9c6 0100 	strd	r0, r1, [r6]
 8008bde:	4638      	mov	r0, r7
 8008be0:	4639      	mov	r1, r7
 8008be2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008be6:	fab3 f783 	clz	r7, r3
 8008bea:	2f00      	cmp	r7, #0
 8008bec:	d147      	bne.n	8008c7e <__udivmoddi4+0x156>
 8008bee:	428b      	cmp	r3, r1
 8008bf0:	d302      	bcc.n	8008bf8 <__udivmoddi4+0xd0>
 8008bf2:	4282      	cmp	r2, r0
 8008bf4:	f200 80fa 	bhi.w	8008dec <__udivmoddi4+0x2c4>
 8008bf8:	1a84      	subs	r4, r0, r2
 8008bfa:	eb61 0303 	sbc.w	r3, r1, r3
 8008bfe:	2001      	movs	r0, #1
 8008c00:	4698      	mov	r8, r3
 8008c02:	2e00      	cmp	r6, #0
 8008c04:	d0e0      	beq.n	8008bc8 <__udivmoddi4+0xa0>
 8008c06:	e9c6 4800 	strd	r4, r8, [r6]
 8008c0a:	e7dd      	b.n	8008bc8 <__udivmoddi4+0xa0>
 8008c0c:	b902      	cbnz	r2, 8008c10 <__udivmoddi4+0xe8>
 8008c0e:	deff      	udf	#255	; 0xff
 8008c10:	fab2 f282 	clz	r2, r2
 8008c14:	2a00      	cmp	r2, #0
 8008c16:	f040 808f 	bne.w	8008d38 <__udivmoddi4+0x210>
 8008c1a:	1b49      	subs	r1, r1, r5
 8008c1c:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8008c20:	fa1f f885 	uxth.w	r8, r5
 8008c24:	2701      	movs	r7, #1
 8008c26:	fbb1 fcfe 	udiv	ip, r1, lr
 8008c2a:	0c23      	lsrs	r3, r4, #16
 8008c2c:	fb0e 111c 	mls	r1, lr, ip, r1
 8008c30:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8008c34:	fb08 f10c 	mul.w	r1, r8, ip
 8008c38:	4299      	cmp	r1, r3
 8008c3a:	d907      	bls.n	8008c4c <__udivmoddi4+0x124>
 8008c3c:	18eb      	adds	r3, r5, r3
 8008c3e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8008c42:	d202      	bcs.n	8008c4a <__udivmoddi4+0x122>
 8008c44:	4299      	cmp	r1, r3
 8008c46:	f200 80cd 	bhi.w	8008de4 <__udivmoddi4+0x2bc>
 8008c4a:	4684      	mov	ip, r0
 8008c4c:	1a59      	subs	r1, r3, r1
 8008c4e:	b2a3      	uxth	r3, r4
 8008c50:	fbb1 f0fe 	udiv	r0, r1, lr
 8008c54:	fb0e 1410 	mls	r4, lr, r0, r1
 8008c58:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8008c5c:	fb08 f800 	mul.w	r8, r8, r0
 8008c60:	45a0      	cmp	r8, r4
 8008c62:	d907      	bls.n	8008c74 <__udivmoddi4+0x14c>
 8008c64:	192c      	adds	r4, r5, r4
 8008c66:	f100 33ff 	add.w	r3, r0, #4294967295
 8008c6a:	d202      	bcs.n	8008c72 <__udivmoddi4+0x14a>
 8008c6c:	45a0      	cmp	r8, r4
 8008c6e:	f200 80b6 	bhi.w	8008dde <__udivmoddi4+0x2b6>
 8008c72:	4618      	mov	r0, r3
 8008c74:	eba4 0408 	sub.w	r4, r4, r8
 8008c78:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8008c7c:	e79f      	b.n	8008bbe <__udivmoddi4+0x96>
 8008c7e:	f1c7 0c20 	rsb	ip, r7, #32
 8008c82:	40bb      	lsls	r3, r7
 8008c84:	fa22 fe0c 	lsr.w	lr, r2, ip
 8008c88:	ea4e 0e03 	orr.w	lr, lr, r3
 8008c8c:	fa01 f407 	lsl.w	r4, r1, r7
 8008c90:	fa20 f50c 	lsr.w	r5, r0, ip
 8008c94:	fa21 f30c 	lsr.w	r3, r1, ip
 8008c98:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8008c9c:	4325      	orrs	r5, r4
 8008c9e:	fbb3 f9f8 	udiv	r9, r3, r8
 8008ca2:	0c2c      	lsrs	r4, r5, #16
 8008ca4:	fb08 3319 	mls	r3, r8, r9, r3
 8008ca8:	fa1f fa8e 	uxth.w	sl, lr
 8008cac:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8008cb0:	fb09 f40a 	mul.w	r4, r9, sl
 8008cb4:	429c      	cmp	r4, r3
 8008cb6:	fa02 f207 	lsl.w	r2, r2, r7
 8008cba:	fa00 f107 	lsl.w	r1, r0, r7
 8008cbe:	d90b      	bls.n	8008cd8 <__udivmoddi4+0x1b0>
 8008cc0:	eb1e 0303 	adds.w	r3, lr, r3
 8008cc4:	f109 30ff 	add.w	r0, r9, #4294967295
 8008cc8:	f080 8087 	bcs.w	8008dda <__udivmoddi4+0x2b2>
 8008ccc:	429c      	cmp	r4, r3
 8008cce:	f240 8084 	bls.w	8008dda <__udivmoddi4+0x2b2>
 8008cd2:	f1a9 0902 	sub.w	r9, r9, #2
 8008cd6:	4473      	add	r3, lr
 8008cd8:	1b1b      	subs	r3, r3, r4
 8008cda:	b2ad      	uxth	r5, r5
 8008cdc:	fbb3 f0f8 	udiv	r0, r3, r8
 8008ce0:	fb08 3310 	mls	r3, r8, r0, r3
 8008ce4:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8008ce8:	fb00 fa0a 	mul.w	sl, r0, sl
 8008cec:	45a2      	cmp	sl, r4
 8008cee:	d908      	bls.n	8008d02 <__udivmoddi4+0x1da>
 8008cf0:	eb1e 0404 	adds.w	r4, lr, r4
 8008cf4:	f100 33ff 	add.w	r3, r0, #4294967295
 8008cf8:	d26b      	bcs.n	8008dd2 <__udivmoddi4+0x2aa>
 8008cfa:	45a2      	cmp	sl, r4
 8008cfc:	d969      	bls.n	8008dd2 <__udivmoddi4+0x2aa>
 8008cfe:	3802      	subs	r0, #2
 8008d00:	4474      	add	r4, lr
 8008d02:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8008d06:	fba0 8902 	umull	r8, r9, r0, r2
 8008d0a:	eba4 040a 	sub.w	r4, r4, sl
 8008d0e:	454c      	cmp	r4, r9
 8008d10:	46c2      	mov	sl, r8
 8008d12:	464b      	mov	r3, r9
 8008d14:	d354      	bcc.n	8008dc0 <__udivmoddi4+0x298>
 8008d16:	d051      	beq.n	8008dbc <__udivmoddi4+0x294>
 8008d18:	2e00      	cmp	r6, #0
 8008d1a:	d069      	beq.n	8008df0 <__udivmoddi4+0x2c8>
 8008d1c:	ebb1 050a 	subs.w	r5, r1, sl
 8008d20:	eb64 0403 	sbc.w	r4, r4, r3
 8008d24:	fa04 fc0c 	lsl.w	ip, r4, ip
 8008d28:	40fd      	lsrs	r5, r7
 8008d2a:	40fc      	lsrs	r4, r7
 8008d2c:	ea4c 0505 	orr.w	r5, ip, r5
 8008d30:	e9c6 5400 	strd	r5, r4, [r6]
 8008d34:	2700      	movs	r7, #0
 8008d36:	e747      	b.n	8008bc8 <__udivmoddi4+0xa0>
 8008d38:	f1c2 0320 	rsb	r3, r2, #32
 8008d3c:	fa20 f703 	lsr.w	r7, r0, r3
 8008d40:	4095      	lsls	r5, r2
 8008d42:	fa01 f002 	lsl.w	r0, r1, r2
 8008d46:	fa21 f303 	lsr.w	r3, r1, r3
 8008d4a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8008d4e:	4338      	orrs	r0, r7
 8008d50:	0c01      	lsrs	r1, r0, #16
 8008d52:	fbb3 f7fe 	udiv	r7, r3, lr
 8008d56:	fa1f f885 	uxth.w	r8, r5
 8008d5a:	fb0e 3317 	mls	r3, lr, r7, r3
 8008d5e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8008d62:	fb07 f308 	mul.w	r3, r7, r8
 8008d66:	428b      	cmp	r3, r1
 8008d68:	fa04 f402 	lsl.w	r4, r4, r2
 8008d6c:	d907      	bls.n	8008d7e <__udivmoddi4+0x256>
 8008d6e:	1869      	adds	r1, r5, r1
 8008d70:	f107 3cff 	add.w	ip, r7, #4294967295
 8008d74:	d22f      	bcs.n	8008dd6 <__udivmoddi4+0x2ae>
 8008d76:	428b      	cmp	r3, r1
 8008d78:	d92d      	bls.n	8008dd6 <__udivmoddi4+0x2ae>
 8008d7a:	3f02      	subs	r7, #2
 8008d7c:	4429      	add	r1, r5
 8008d7e:	1acb      	subs	r3, r1, r3
 8008d80:	b281      	uxth	r1, r0
 8008d82:	fbb3 f0fe 	udiv	r0, r3, lr
 8008d86:	fb0e 3310 	mls	r3, lr, r0, r3
 8008d8a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8008d8e:	fb00 f308 	mul.w	r3, r0, r8
 8008d92:	428b      	cmp	r3, r1
 8008d94:	d907      	bls.n	8008da6 <__udivmoddi4+0x27e>
 8008d96:	1869      	adds	r1, r5, r1
 8008d98:	f100 3cff 	add.w	ip, r0, #4294967295
 8008d9c:	d217      	bcs.n	8008dce <__udivmoddi4+0x2a6>
 8008d9e:	428b      	cmp	r3, r1
 8008da0:	d915      	bls.n	8008dce <__udivmoddi4+0x2a6>
 8008da2:	3802      	subs	r0, #2
 8008da4:	4429      	add	r1, r5
 8008da6:	1ac9      	subs	r1, r1, r3
 8008da8:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8008dac:	e73b      	b.n	8008c26 <__udivmoddi4+0xfe>
 8008dae:	4637      	mov	r7, r6
 8008db0:	4630      	mov	r0, r6
 8008db2:	e709      	b.n	8008bc8 <__udivmoddi4+0xa0>
 8008db4:	4607      	mov	r7, r0
 8008db6:	e6e7      	b.n	8008b88 <__udivmoddi4+0x60>
 8008db8:	4618      	mov	r0, r3
 8008dba:	e6fb      	b.n	8008bb4 <__udivmoddi4+0x8c>
 8008dbc:	4541      	cmp	r1, r8
 8008dbe:	d2ab      	bcs.n	8008d18 <__udivmoddi4+0x1f0>
 8008dc0:	ebb8 0a02 	subs.w	sl, r8, r2
 8008dc4:	eb69 020e 	sbc.w	r2, r9, lr
 8008dc8:	3801      	subs	r0, #1
 8008dca:	4613      	mov	r3, r2
 8008dcc:	e7a4      	b.n	8008d18 <__udivmoddi4+0x1f0>
 8008dce:	4660      	mov	r0, ip
 8008dd0:	e7e9      	b.n	8008da6 <__udivmoddi4+0x27e>
 8008dd2:	4618      	mov	r0, r3
 8008dd4:	e795      	b.n	8008d02 <__udivmoddi4+0x1da>
 8008dd6:	4667      	mov	r7, ip
 8008dd8:	e7d1      	b.n	8008d7e <__udivmoddi4+0x256>
 8008dda:	4681      	mov	r9, r0
 8008ddc:	e77c      	b.n	8008cd8 <__udivmoddi4+0x1b0>
 8008dde:	3802      	subs	r0, #2
 8008de0:	442c      	add	r4, r5
 8008de2:	e747      	b.n	8008c74 <__udivmoddi4+0x14c>
 8008de4:	f1ac 0c02 	sub.w	ip, ip, #2
 8008de8:	442b      	add	r3, r5
 8008dea:	e72f      	b.n	8008c4c <__udivmoddi4+0x124>
 8008dec:	4638      	mov	r0, r7
 8008dee:	e708      	b.n	8008c02 <__udivmoddi4+0xda>
 8008df0:	4637      	mov	r7, r6
 8008df2:	e6e9      	b.n	8008bc8 <__udivmoddi4+0xa0>

08008df4 <__aeabi_idiv0>:
 8008df4:	4770      	bx	lr
 8008df6:	bf00      	nop

08008df8 <InitPosition>:
//
//
//
//}
void InitPosition()
{
 8008df8:	b480      	push	{r7}
 8008dfa:	af00      	add	r7, sp, #0
	Pos.X = 0;
 8008dfc:	4b0b      	ldr	r3, [pc, #44]	; (8008e2c <InitPosition+0x34>)
 8008dfe:	2200      	movs	r2, #0
 8008e00:	701a      	strb	r2, [r3, #0]
	Pos.Y = 0;
 8008e02:	4b0a      	ldr	r3, [pc, #40]	; (8008e2c <InitPosition+0x34>)
 8008e04:	2200      	movs	r2, #0
 8008e06:	705a      	strb	r2, [r3, #1]
	Pos.Car = north;
 8008e08:	4b08      	ldr	r3, [pc, #32]	; (8008e2c <InitPosition+0x34>)
 8008e0a:	2200      	movs	r2, #0
 8008e0c:	70da      	strb	r2, [r3, #3]
	Pos.Dir = front;
 8008e0e:	4b07      	ldr	r3, [pc, #28]	; (8008e2c <InitPosition+0x34>)
 8008e10:	2200      	movs	r2, #0
 8008e12:	709a      	strb	r2, [r3, #2]
	Pos.Act = Wait;
 8008e14:	4b05      	ldr	r3, [pc, #20]	; (8008e2c <InitPosition+0x34>)
 8008e16:	2204      	movs	r2, #4
 8008e18:	711a      	strb	r2, [r3, #4]
	Pos.WallSaf = wall_warn;//
 8008e1a:	4b04      	ldr	r3, [pc, #16]	; (8008e2c <InitPosition+0x34>)
 8008e1c:	2201      	movs	r2, #1
 8008e1e:	715a      	strb	r2, [r3, #5]

}
 8008e20:	bf00      	nop
 8008e22:	46bd      	mov	sp, r7
 8008e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e28:	4770      	bx	lr
 8008e2a:	bf00      	nop
 8008e2c:	20000000 	.word	0x20000000

08008e30 <GetWallCtrlDirection>:

int GetWallCtrlDirection()
{
 8008e30:	b480      	push	{r7}
 8008e32:	af00      	add	r7, sp, #0

	switch(Pos.Car)
 8008e34:	4b9a      	ldr	r3, [pc, #616]	; (80090a0 <GetWallCtrlDirection+0x270>)
 8008e36:	78db      	ldrb	r3, [r3, #3]
 8008e38:	2b03      	cmp	r3, #3
 8008e3a:	f200 812b 	bhi.w	8009094 <GetWallCtrlDirection+0x264>
 8008e3e:	a201      	add	r2, pc, #4	; (adr r2, 8008e44 <GetWallCtrlDirection+0x14>)
 8008e40:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008e44:	08008e55 	.word	0x08008e55
 8008e48:	08008ee5 	.word	0x08008ee5
 8008e4c:	08008f75 	.word	0x08008f75
 8008e50:	08009005 	.word	0x08009005
	{
	case north:
		if(Wall[Pos.X][Pos.Y].east == wall && Wall[Pos.X][Pos.Y].west == wall)
 8008e54:	4b92      	ldr	r3, [pc, #584]	; (80090a0 <GetWallCtrlDirection+0x270>)
 8008e56:	781b      	ldrb	r3, [r3, #0]
 8008e58:	4618      	mov	r0, r3
 8008e5a:	4b91      	ldr	r3, [pc, #580]	; (80090a0 <GetWallCtrlDirection+0x270>)
 8008e5c:	785b      	ldrb	r3, [r3, #1]
 8008e5e:	4619      	mov	r1, r3
 8008e60:	4a90      	ldr	r2, [pc, #576]	; (80090a4 <GetWallCtrlDirection+0x274>)
 8008e62:	0103      	lsls	r3, r0, #4
 8008e64:	440b      	add	r3, r1
 8008e66:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 8008e6a:	f3c3 0381 	ubfx	r3, r3, #2, #2
 8008e6e:	b2db      	uxtb	r3, r3
 8008e70:	2b01      	cmp	r3, #1
 8008e72:	d111      	bne.n	8008e98 <GetWallCtrlDirection+0x68>
 8008e74:	4b8a      	ldr	r3, [pc, #552]	; (80090a0 <GetWallCtrlDirection+0x270>)
 8008e76:	781b      	ldrb	r3, [r3, #0]
 8008e78:	4618      	mov	r0, r3
 8008e7a:	4b89      	ldr	r3, [pc, #548]	; (80090a0 <GetWallCtrlDirection+0x270>)
 8008e7c:	785b      	ldrb	r3, [r3, #1]
 8008e7e:	4619      	mov	r1, r3
 8008e80:	4a88      	ldr	r2, [pc, #544]	; (80090a4 <GetWallCtrlDirection+0x274>)
 8008e82:	0103      	lsls	r3, r0, #4
 8008e84:	440b      	add	r3, r1
 8008e86:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 8008e8a:	f3c3 1381 	ubfx	r3, r3, #6, #2
 8008e8e:	b2db      	uxtb	r3, r3
 8008e90:	2b01      	cmp	r3, #1
 8008e92:	d101      	bne.n	8008e98 <GetWallCtrlDirection+0x68>
		{
			return D_WALL_PID;
 8008e94:	2301      	movs	r3, #1
 8008e96:	e0fe      	b.n	8009096 <GetWallCtrlDirection+0x266>
		}
		else if(Wall[Pos.X][Pos.Y].east == wall)
 8008e98:	4b81      	ldr	r3, [pc, #516]	; (80090a0 <GetWallCtrlDirection+0x270>)
 8008e9a:	781b      	ldrb	r3, [r3, #0]
 8008e9c:	4618      	mov	r0, r3
 8008e9e:	4b80      	ldr	r3, [pc, #512]	; (80090a0 <GetWallCtrlDirection+0x270>)
 8008ea0:	785b      	ldrb	r3, [r3, #1]
 8008ea2:	4619      	mov	r1, r3
 8008ea4:	4a7f      	ldr	r2, [pc, #508]	; (80090a4 <GetWallCtrlDirection+0x274>)
 8008ea6:	0103      	lsls	r3, r0, #4
 8008ea8:	440b      	add	r3, r1
 8008eaa:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 8008eae:	f3c3 0381 	ubfx	r3, r3, #2, #2
 8008eb2:	b2db      	uxtb	r3, r3
 8008eb4:	2b01      	cmp	r3, #1
 8008eb6:	d101      	bne.n	8008ebc <GetWallCtrlDirection+0x8c>
		{
			return R_WALL_PID;
 8008eb8:	2303      	movs	r3, #3
 8008eba:	e0ec      	b.n	8009096 <GetWallCtrlDirection+0x266>
		}
		else if(Wall[Pos.X][Pos.Y].west == wall)
 8008ebc:	4b78      	ldr	r3, [pc, #480]	; (80090a0 <GetWallCtrlDirection+0x270>)
 8008ebe:	781b      	ldrb	r3, [r3, #0]
 8008ec0:	4618      	mov	r0, r3
 8008ec2:	4b77      	ldr	r3, [pc, #476]	; (80090a0 <GetWallCtrlDirection+0x270>)
 8008ec4:	785b      	ldrb	r3, [r3, #1]
 8008ec6:	4619      	mov	r1, r3
 8008ec8:	4a76      	ldr	r2, [pc, #472]	; (80090a4 <GetWallCtrlDirection+0x274>)
 8008eca:	0103      	lsls	r3, r0, #4
 8008ecc:	440b      	add	r3, r1
 8008ece:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 8008ed2:	f3c3 1381 	ubfx	r3, r3, #6, #2
 8008ed6:	b2db      	uxtb	r3, r3
 8008ed8:	2b01      	cmp	r3, #1
 8008eda:	d101      	bne.n	8008ee0 <GetWallCtrlDirection+0xb0>
		{
			return L_WALL_PID;
 8008edc:	2302      	movs	r3, #2
 8008ede:	e0da      	b.n	8009096 <GetWallCtrlDirection+0x266>
		}
		else
		{
			return N_WALL_PID;
 8008ee0:	2306      	movs	r3, #6
 8008ee2:	e0d8      	b.n	8009096 <GetWallCtrlDirection+0x266>
		}
		break;

	case east:
		if(Wall[Pos.X][Pos.Y].north == wall && Wall[Pos.X][Pos.Y].south == wall)//south)
 8008ee4:	4b6e      	ldr	r3, [pc, #440]	; (80090a0 <GetWallCtrlDirection+0x270>)
 8008ee6:	781b      	ldrb	r3, [r3, #0]
 8008ee8:	4618      	mov	r0, r3
 8008eea:	4b6d      	ldr	r3, [pc, #436]	; (80090a0 <GetWallCtrlDirection+0x270>)
 8008eec:	785b      	ldrb	r3, [r3, #1]
 8008eee:	4619      	mov	r1, r3
 8008ef0:	4a6c      	ldr	r2, [pc, #432]	; (80090a4 <GetWallCtrlDirection+0x274>)
 8008ef2:	0103      	lsls	r3, r0, #4
 8008ef4:	440b      	add	r3, r1
 8008ef6:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 8008efa:	f3c3 0301 	ubfx	r3, r3, #0, #2
 8008efe:	b2db      	uxtb	r3, r3
 8008f00:	2b01      	cmp	r3, #1
 8008f02:	d111      	bne.n	8008f28 <GetWallCtrlDirection+0xf8>
 8008f04:	4b66      	ldr	r3, [pc, #408]	; (80090a0 <GetWallCtrlDirection+0x270>)
 8008f06:	781b      	ldrb	r3, [r3, #0]
 8008f08:	4618      	mov	r0, r3
 8008f0a:	4b65      	ldr	r3, [pc, #404]	; (80090a0 <GetWallCtrlDirection+0x270>)
 8008f0c:	785b      	ldrb	r3, [r3, #1]
 8008f0e:	4619      	mov	r1, r3
 8008f10:	4a64      	ldr	r2, [pc, #400]	; (80090a4 <GetWallCtrlDirection+0x274>)
 8008f12:	0103      	lsls	r3, r0, #4
 8008f14:	440b      	add	r3, r1
 8008f16:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 8008f1a:	f3c3 1301 	ubfx	r3, r3, #4, #2
 8008f1e:	b2db      	uxtb	r3, r3
 8008f20:	2b01      	cmp	r3, #1
 8008f22:	d101      	bne.n	8008f28 <GetWallCtrlDirection+0xf8>
		{
			return D_WALL_PID;
 8008f24:	2301      	movs	r3, #1
 8008f26:	e0b6      	b.n	8009096 <GetWallCtrlDirection+0x266>
		}
		else if(Wall[Pos.X][Pos.Y].north == wall)
 8008f28:	4b5d      	ldr	r3, [pc, #372]	; (80090a0 <GetWallCtrlDirection+0x270>)
 8008f2a:	781b      	ldrb	r3, [r3, #0]
 8008f2c:	4618      	mov	r0, r3
 8008f2e:	4b5c      	ldr	r3, [pc, #368]	; (80090a0 <GetWallCtrlDirection+0x270>)
 8008f30:	785b      	ldrb	r3, [r3, #1]
 8008f32:	4619      	mov	r1, r3
 8008f34:	4a5b      	ldr	r2, [pc, #364]	; (80090a4 <GetWallCtrlDirection+0x274>)
 8008f36:	0103      	lsls	r3, r0, #4
 8008f38:	440b      	add	r3, r1
 8008f3a:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 8008f3e:	f3c3 0301 	ubfx	r3, r3, #0, #2
 8008f42:	b2db      	uxtb	r3, r3
 8008f44:	2b01      	cmp	r3, #1
 8008f46:	d101      	bne.n	8008f4c <GetWallCtrlDirection+0x11c>
		{
			return L_WALL_PID;
 8008f48:	2302      	movs	r3, #2
 8008f4a:	e0a4      	b.n	8009096 <GetWallCtrlDirection+0x266>
		}
		else if(Wall[Pos.X][Pos.Y].south == wall)
 8008f4c:	4b54      	ldr	r3, [pc, #336]	; (80090a0 <GetWallCtrlDirection+0x270>)
 8008f4e:	781b      	ldrb	r3, [r3, #0]
 8008f50:	4618      	mov	r0, r3
 8008f52:	4b53      	ldr	r3, [pc, #332]	; (80090a0 <GetWallCtrlDirection+0x270>)
 8008f54:	785b      	ldrb	r3, [r3, #1]
 8008f56:	4619      	mov	r1, r3
 8008f58:	4a52      	ldr	r2, [pc, #328]	; (80090a4 <GetWallCtrlDirection+0x274>)
 8008f5a:	0103      	lsls	r3, r0, #4
 8008f5c:	440b      	add	r3, r1
 8008f5e:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 8008f62:	f3c3 1301 	ubfx	r3, r3, #4, #2
 8008f66:	b2db      	uxtb	r3, r3
 8008f68:	2b01      	cmp	r3, #1
 8008f6a:	d101      	bne.n	8008f70 <GetWallCtrlDirection+0x140>
		{
			return R_WALL_PID;
 8008f6c:	2303      	movs	r3, #3
 8008f6e:	e092      	b.n	8009096 <GetWallCtrlDirection+0x266>
		}
		else
		{
			return N_WALL_PID;
 8008f70:	2306      	movs	r3, #6
 8008f72:	e090      	b.n	8009096 <GetWallCtrlDirection+0x266>
		}
		break;
	case south:
		if(Wall[Pos.X][Pos.Y].east == wall && Wall[Pos.X][Pos.Y].west == wall)
 8008f74:	4b4a      	ldr	r3, [pc, #296]	; (80090a0 <GetWallCtrlDirection+0x270>)
 8008f76:	781b      	ldrb	r3, [r3, #0]
 8008f78:	4618      	mov	r0, r3
 8008f7a:	4b49      	ldr	r3, [pc, #292]	; (80090a0 <GetWallCtrlDirection+0x270>)
 8008f7c:	785b      	ldrb	r3, [r3, #1]
 8008f7e:	4619      	mov	r1, r3
 8008f80:	4a48      	ldr	r2, [pc, #288]	; (80090a4 <GetWallCtrlDirection+0x274>)
 8008f82:	0103      	lsls	r3, r0, #4
 8008f84:	440b      	add	r3, r1
 8008f86:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 8008f8a:	f3c3 0381 	ubfx	r3, r3, #2, #2
 8008f8e:	b2db      	uxtb	r3, r3
 8008f90:	2b01      	cmp	r3, #1
 8008f92:	d111      	bne.n	8008fb8 <GetWallCtrlDirection+0x188>
 8008f94:	4b42      	ldr	r3, [pc, #264]	; (80090a0 <GetWallCtrlDirection+0x270>)
 8008f96:	781b      	ldrb	r3, [r3, #0]
 8008f98:	4618      	mov	r0, r3
 8008f9a:	4b41      	ldr	r3, [pc, #260]	; (80090a0 <GetWallCtrlDirection+0x270>)
 8008f9c:	785b      	ldrb	r3, [r3, #1]
 8008f9e:	4619      	mov	r1, r3
 8008fa0:	4a40      	ldr	r2, [pc, #256]	; (80090a4 <GetWallCtrlDirection+0x274>)
 8008fa2:	0103      	lsls	r3, r0, #4
 8008fa4:	440b      	add	r3, r1
 8008fa6:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 8008faa:	f3c3 1381 	ubfx	r3, r3, #6, #2
 8008fae:	b2db      	uxtb	r3, r3
 8008fb0:	2b01      	cmp	r3, #1
 8008fb2:	d101      	bne.n	8008fb8 <GetWallCtrlDirection+0x188>
		{
			return D_WALL_PID;
 8008fb4:	2301      	movs	r3, #1
 8008fb6:	e06e      	b.n	8009096 <GetWallCtrlDirection+0x266>
		}
		else if(Wall[Pos.X][Pos.Y].east == wall)
 8008fb8:	4b39      	ldr	r3, [pc, #228]	; (80090a0 <GetWallCtrlDirection+0x270>)
 8008fba:	781b      	ldrb	r3, [r3, #0]
 8008fbc:	4618      	mov	r0, r3
 8008fbe:	4b38      	ldr	r3, [pc, #224]	; (80090a0 <GetWallCtrlDirection+0x270>)
 8008fc0:	785b      	ldrb	r3, [r3, #1]
 8008fc2:	4619      	mov	r1, r3
 8008fc4:	4a37      	ldr	r2, [pc, #220]	; (80090a4 <GetWallCtrlDirection+0x274>)
 8008fc6:	0103      	lsls	r3, r0, #4
 8008fc8:	440b      	add	r3, r1
 8008fca:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 8008fce:	f3c3 0381 	ubfx	r3, r3, #2, #2
 8008fd2:	b2db      	uxtb	r3, r3
 8008fd4:	2b01      	cmp	r3, #1
 8008fd6:	d101      	bne.n	8008fdc <GetWallCtrlDirection+0x1ac>
		{
			return L_WALL_PID;
 8008fd8:	2302      	movs	r3, #2
 8008fda:	e05c      	b.n	8009096 <GetWallCtrlDirection+0x266>
		}
		else if(Wall[Pos.X][Pos.Y].west == wall)
 8008fdc:	4b30      	ldr	r3, [pc, #192]	; (80090a0 <GetWallCtrlDirection+0x270>)
 8008fde:	781b      	ldrb	r3, [r3, #0]
 8008fe0:	4618      	mov	r0, r3
 8008fe2:	4b2f      	ldr	r3, [pc, #188]	; (80090a0 <GetWallCtrlDirection+0x270>)
 8008fe4:	785b      	ldrb	r3, [r3, #1]
 8008fe6:	4619      	mov	r1, r3
 8008fe8:	4a2e      	ldr	r2, [pc, #184]	; (80090a4 <GetWallCtrlDirection+0x274>)
 8008fea:	0103      	lsls	r3, r0, #4
 8008fec:	440b      	add	r3, r1
 8008fee:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 8008ff2:	f3c3 1381 	ubfx	r3, r3, #6, #2
 8008ff6:	b2db      	uxtb	r3, r3
 8008ff8:	2b01      	cmp	r3, #1
 8008ffa:	d101      	bne.n	8009000 <GetWallCtrlDirection+0x1d0>
		{
			return R_WALL_PID;
 8008ffc:	2303      	movs	r3, #3
 8008ffe:	e04a      	b.n	8009096 <GetWallCtrlDirection+0x266>
		}
		else
		{
			return N_WALL_PID;
 8009000:	2306      	movs	r3, #6
 8009002:	e048      	b.n	8009096 <GetWallCtrlDirection+0x266>
		}
		break;
	case west:

		if ( Wall[Pos.X][Pos.Y].north == wall && Wall[Pos.X][Pos.Y].south == wall)//.west == south )
 8009004:	4b26      	ldr	r3, [pc, #152]	; (80090a0 <GetWallCtrlDirection+0x270>)
 8009006:	781b      	ldrb	r3, [r3, #0]
 8009008:	4618      	mov	r0, r3
 800900a:	4b25      	ldr	r3, [pc, #148]	; (80090a0 <GetWallCtrlDirection+0x270>)
 800900c:	785b      	ldrb	r3, [r3, #1]
 800900e:	4619      	mov	r1, r3
 8009010:	4a24      	ldr	r2, [pc, #144]	; (80090a4 <GetWallCtrlDirection+0x274>)
 8009012:	0103      	lsls	r3, r0, #4
 8009014:	440b      	add	r3, r1
 8009016:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800901a:	f3c3 0301 	ubfx	r3, r3, #0, #2
 800901e:	b2db      	uxtb	r3, r3
 8009020:	2b01      	cmp	r3, #1
 8009022:	d111      	bne.n	8009048 <GetWallCtrlDirection+0x218>
 8009024:	4b1e      	ldr	r3, [pc, #120]	; (80090a0 <GetWallCtrlDirection+0x270>)
 8009026:	781b      	ldrb	r3, [r3, #0]
 8009028:	4618      	mov	r0, r3
 800902a:	4b1d      	ldr	r3, [pc, #116]	; (80090a0 <GetWallCtrlDirection+0x270>)
 800902c:	785b      	ldrb	r3, [r3, #1]
 800902e:	4619      	mov	r1, r3
 8009030:	4a1c      	ldr	r2, [pc, #112]	; (80090a4 <GetWallCtrlDirection+0x274>)
 8009032:	0103      	lsls	r3, r0, #4
 8009034:	440b      	add	r3, r1
 8009036:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800903a:	f3c3 1301 	ubfx	r3, r3, #4, #2
 800903e:	b2db      	uxtb	r3, r3
 8009040:	2b01      	cmp	r3, #1
 8009042:	d101      	bne.n	8009048 <GetWallCtrlDirection+0x218>
		{
			return D_WALL_PID;
 8009044:	2301      	movs	r3, #1
 8009046:	e026      	b.n	8009096 <GetWallCtrlDirection+0x266>
		}
		else if ( Wall[Pos.X][Pos.Y].north == wall )
 8009048:	4b15      	ldr	r3, [pc, #84]	; (80090a0 <GetWallCtrlDirection+0x270>)
 800904a:	781b      	ldrb	r3, [r3, #0]
 800904c:	4618      	mov	r0, r3
 800904e:	4b14      	ldr	r3, [pc, #80]	; (80090a0 <GetWallCtrlDirection+0x270>)
 8009050:	785b      	ldrb	r3, [r3, #1]
 8009052:	4619      	mov	r1, r3
 8009054:	4a13      	ldr	r2, [pc, #76]	; (80090a4 <GetWallCtrlDirection+0x274>)
 8009056:	0103      	lsls	r3, r0, #4
 8009058:	440b      	add	r3, r1
 800905a:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800905e:	f3c3 0301 	ubfx	r3, r3, #0, #2
 8009062:	b2db      	uxtb	r3, r3
 8009064:	2b01      	cmp	r3, #1
 8009066:	d101      	bne.n	800906c <GetWallCtrlDirection+0x23c>
		{
			return R_WALL_PID;
 8009068:	2303      	movs	r3, #3
 800906a:	e014      	b.n	8009096 <GetWallCtrlDirection+0x266>
		}
		else if ( Wall[Pos.X][Pos.Y].south == wall )
 800906c:	4b0c      	ldr	r3, [pc, #48]	; (80090a0 <GetWallCtrlDirection+0x270>)
 800906e:	781b      	ldrb	r3, [r3, #0]
 8009070:	4618      	mov	r0, r3
 8009072:	4b0b      	ldr	r3, [pc, #44]	; (80090a0 <GetWallCtrlDirection+0x270>)
 8009074:	785b      	ldrb	r3, [r3, #1]
 8009076:	4619      	mov	r1, r3
 8009078:	4a0a      	ldr	r2, [pc, #40]	; (80090a4 <GetWallCtrlDirection+0x274>)
 800907a:	0103      	lsls	r3, r0, #4
 800907c:	440b      	add	r3, r1
 800907e:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 8009082:	f3c3 1301 	ubfx	r3, r3, #4, #2
 8009086:	b2db      	uxtb	r3, r3
 8009088:	2b01      	cmp	r3, #1
 800908a:	d101      	bne.n	8009090 <GetWallCtrlDirection+0x260>
		{
			return L_WALL_PID;
 800908c:	2302      	movs	r3, #2
 800908e:	e002      	b.n	8009096 <GetWallCtrlDirection+0x266>
		}
		else
		{
			return N_WALL_PID;
 8009090:	2306      	movs	r3, #6
 8009092:	e000      	b.n	8009096 <GetWallCtrlDirection+0x266>
		}
		break;

	default:
		//
		return N_WALL_PID;
 8009094:	2306      	movs	r3, #6
		break;
	}

}
 8009096:	4618      	mov	r0, r3
 8009098:	46bd      	mov	sp, r7
 800909a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800909e:	4770      	bx	lr
 80090a0:	20000000 	.word	0x20000000
 80090a4:	20000998 	.word	0x20000998

080090a8 <ChangeCardinal>:

void ChangeCardinal()
{
 80090a8:	b480      	push	{r7}
 80090aa:	af00      	add	r7, sp, #0
	switch(Pos.Dir)
 80090ac:	4b11      	ldr	r3, [pc, #68]	; (80090f4 <ChangeCardinal+0x4c>)
 80090ae:	789b      	ldrb	r3, [r3, #2]
 80090b0:	2b02      	cmp	r3, #2
 80090b2:	d012      	beq.n	80090da <ChangeCardinal+0x32>
 80090b4:	2b03      	cmp	r3, #3
 80090b6:	d009      	beq.n	80090cc <ChangeCardinal+0x24>
 80090b8:	2b01      	cmp	r3, #1
 80090ba:	d000      	beq.n	80090be <ChangeCardinal+0x16>
		break;
	case back:
		Pos.Car += 2;
		break;
	default:
		break;
 80090bc:	e014      	b.n	80090e8 <ChangeCardinal+0x40>
		Pos.Car ++;
 80090be:	4b0d      	ldr	r3, [pc, #52]	; (80090f4 <ChangeCardinal+0x4c>)
 80090c0:	78db      	ldrb	r3, [r3, #3]
 80090c2:	3301      	adds	r3, #1
 80090c4:	b2da      	uxtb	r2, r3
 80090c6:	4b0b      	ldr	r3, [pc, #44]	; (80090f4 <ChangeCardinal+0x4c>)
 80090c8:	70da      	strb	r2, [r3, #3]
		break;
 80090ca:	e00d      	b.n	80090e8 <ChangeCardinal+0x40>
		Pos.Car --;
 80090cc:	4b09      	ldr	r3, [pc, #36]	; (80090f4 <ChangeCardinal+0x4c>)
 80090ce:	78db      	ldrb	r3, [r3, #3]
 80090d0:	3b01      	subs	r3, #1
 80090d2:	b2da      	uxtb	r2, r3
 80090d4:	4b07      	ldr	r3, [pc, #28]	; (80090f4 <ChangeCardinal+0x4c>)
 80090d6:	70da      	strb	r2, [r3, #3]
		break;
 80090d8:	e006      	b.n	80090e8 <ChangeCardinal+0x40>
		Pos.Car += 2;
 80090da:	4b06      	ldr	r3, [pc, #24]	; (80090f4 <ChangeCardinal+0x4c>)
 80090dc:	78db      	ldrb	r3, [r3, #3]
 80090de:	3302      	adds	r3, #2
 80090e0:	b2da      	uxtb	r2, r3
 80090e2:	4b04      	ldr	r3, [pc, #16]	; (80090f4 <ChangeCardinal+0x4c>)
 80090e4:	70da      	strb	r2, [r3, #3]
		break;
 80090e6:	bf00      	nop
	}

}
 80090e8:	bf00      	nop
 80090ea:	46bd      	mov	sp, r7
 80090ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090f0:	4770      	bx	lr
 80090f2:	bf00      	nop
 80090f4:	20000000 	.word	0x20000000

080090f8 <WallSafe>:
	Pos.Car = car;
	Pos.Dir = dir;
	Pos.WallSaf = safe_or_warn;
}
void WallSafe()
{
 80090f8:	b480      	push	{r7}
 80090fa:	af00      	add	r7, sp, #0
	Pos.WallSaf = wall_safe;
 80090fc:	4b03      	ldr	r3, [pc, #12]	; (800910c <WallSafe+0x14>)
 80090fe:	2200      	movs	r2, #0
 8009100:	715a      	strb	r2, [r3, #5]
}
 8009102:	bf00      	nop
 8009104:	46bd      	mov	sp, r7
 8009106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800910a:	4770      	bx	lr
 800910c:	20000000 	.word	0x20000000

08009110 <WallWarn>:
void WallWarn()
{
 8009110:	b480      	push	{r7}
 8009112:	af00      	add	r7, sp, #0
	Pos.WallSaf = wall_warn;
 8009114:	4b03      	ldr	r3, [pc, #12]	; (8009124 <WallWarn+0x14>)
 8009116:	2201      	movs	r2, #1
 8009118:	715a      	strb	r2, [r3, #5]
}
 800911a:	bf00      	nop
 800911c:	46bd      	mov	sp, r7
 800911e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009122:	4770      	bx	lr
 8009124:	20000000 	.word	0x20000000

08009128 <ControlWall>:
void ControlWall()
{
 8009128:	b580      	push	{r7, lr}
 800912a:	b082      	sub	sp, #8
 800912c:	af00      	add	r7, sp, #0
	//
		//
	//

	//
	int wall_ctrl_dir = GetWallCtrlDirection();	//
 800912e:	f7ff fe7f 	bl	8008e30 <GetWallCtrlDirection>
 8009132:	6078      	str	r0, [r7, #4]
	//flag

	//PIDChangeFlagStraight(N_WALL_PID);//flag
	PIDChangeFlag(L_WALL_PID, 0);
 8009134:	2100      	movs	r1, #0
 8009136:	2002      	movs	r0, #2
 8009138:	f006 fcbe 	bl	800fab8 <PIDChangeFlag>
	PIDChangeFlag(R_WALL_PID, 0);
 800913c:	2100      	movs	r1, #0
 800913e:	2003      	movs	r0, #3
 8009140:	f006 fcba 	bl	800fab8 <PIDChangeFlag>
	PIDChangeFlag(D_WALL_PID, 0);
 8009144:	2100      	movs	r1, #0
 8009146:	2001      	movs	r0, #1
 8009148:	f006 fcb6 	bl	800fab8 <PIDChangeFlag>
	PIDChangeFlag( A_VELO_PID, 0);
 800914c:	2100      	movs	r1, #0
 800914e:	2000      	movs	r0, #0
 8009150:	f006 fcb2 	bl	800fab8 <PIDChangeFlag>
	//

	//

	//
	if(Pos.Dir == front)		//straightwait
 8009154:	4b7c      	ldr	r3, [pc, #496]	; (8009348 <ControlWall+0x220>)
 8009156:	789b      	ldrb	r3, [r3, #2]
 8009158:	2b00      	cmp	r3, #0
 800915a:	d13f      	bne.n	80091dc <ControlWall+0xb4>
	{
		switch(Pos.Act)
 800915c:	4b7a      	ldr	r3, [pc, #488]	; (8009348 <ControlWall+0x220>)
 800915e:	791b      	ldrb	r3, [r3, #4]
 8009160:	2b05      	cmp	r3, #5
 8009162:	f200 80ec 	bhi.w	800933e <ControlWall+0x216>
 8009166:	a201      	add	r2, pc, #4	; (adr r2, 800916c <ControlWall+0x44>)
 8009168:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800916c:	08009185 	.word	0x08009185
 8009170:	0800933f 	.word	0x0800933f
 8009174:	0800933f 	.word	0x0800933f
 8009178:	0800933f 	.word	0x0800933f
 800917c:	0800933f 	.word	0x0800933f
 8009180:	0800918f 	.word	0x0800918f
		{
		case accel:
			PIDChangeFlag( A_VELO_PID , 1);
 8009184:	2101      	movs	r1, #1
 8009186:	2000      	movs	r0, #0
 8009188:	f006 fc96 	bl	800fab8 <PIDChangeFlag>
			//
			break;
 800918c:	e0d8      	b.n	8009340 <ControlWall+0x218>
		case decel:
			//
			break;
		case straight:
			//3/3
			if( (wall_ctrl_dir != N_WALL_PID)  && (AddVelocity == 0) )	//
 800918e:	687b      	ldr	r3, [r7, #4]
 8009190:	2b06      	cmp	r3, #6
 8009192:	d01d      	beq.n	80091d0 <ControlWall+0xa8>
 8009194:	4b6d      	ldr	r3, [pc, #436]	; (800934c <ControlWall+0x224>)
 8009196:	edd3 7a00 	vldr	s15, [r3]
 800919a:	eef5 7a40 	vcmp.f32	s15, #0.0
 800919e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80091a2:	d115      	bne.n	80091d0 <ControlWall+0xa8>
			{
				if(Pos.WallSaf == wall_safe)	//90mm(01)
 80091a4:	4b68      	ldr	r3, [pc, #416]	; (8009348 <ControlWall+0x220>)
 80091a6:	795b      	ldrb	r3, [r3, #5]
 80091a8:	2b00      	cmp	r3, #0
 80091aa:	d108      	bne.n	80091be <ControlWall+0x96>
				{
					PIDChangeFlag(wall_ctrl_dir, 1);
 80091ac:	2101      	movs	r1, #1
 80091ae:	6878      	ldr	r0, [r7, #4]
 80091b0:	f006 fc82 	bl	800fab8 <PIDChangeFlag>
					PIDChangeFlag( A_VELO_PID, 0);
 80091b4:	2100      	movs	r1, #0
 80091b6:	2000      	movs	r0, #0
 80091b8:	f006 fc7e 	bl	800fab8 <PIDChangeFlag>
				if(Pos.WallSaf == wall_safe)	//90mm(01)
 80091bc:	e00d      	b.n	80091da <ControlWall+0xb2>
				}
				else
				{
					PIDChangeFlag(wall_ctrl_dir, 0);
 80091be:	2100      	movs	r1, #0
 80091c0:	6878      	ldr	r0, [r7, #4]
 80091c2:	f006 fc79 	bl	800fab8 <PIDChangeFlag>
					PIDChangeFlag( A_VELO_PID , 1);
 80091c6:	2101      	movs	r1, #1
 80091c8:	2000      	movs	r0, #0
 80091ca:	f006 fc75 	bl	800fab8 <PIDChangeFlag>
				if(Pos.WallSaf == wall_safe)	//90mm(01)
 80091ce:	e004      	b.n	80091da <ControlWall+0xb2>
				}
			}
			else
			{
				PIDChangeFlag( A_VELO_PID , 1);
 80091d0:	2101      	movs	r1, #1
 80091d2:	2000      	movs	r0, #0
 80091d4:	f006 fc70 	bl	800fab8 <PIDChangeFlag>
			}
			break;
 80091d8:	e0b2      	b.n	8009340 <ControlWall+0x218>
 80091da:	e0b1      	b.n	8009340 <ControlWall+0x218>
		//NU?
		//Actstraight


	}
	else if(Pos.Dir == left)	//
 80091dc:	4b5a      	ldr	r3, [pc, #360]	; (8009348 <ControlWall+0x220>)
 80091de:	789b      	ldrb	r3, [r3, #2]
 80091e0:	2b03      	cmp	r3, #3
 80091e2:	d140      	bne.n	8009266 <ControlWall+0x13e>
	{
		if(Pos.Act == slalom)
 80091e4:	4b58      	ldr	r3, [pc, #352]	; (8009348 <ControlWall+0x220>)
 80091e6:	791b      	ldrb	r3, [r3, #4]
 80091e8:	2b02      	cmp	r3, #2
 80091ea:	d108      	bne.n	80091fe <ControlWall+0xd6>
		{
//			PIDChangeFlag(L_WALL_PID, 0);
//			PIDChangeFlag(R_WALL_PID, 0);
//			PIDChangeFlag(D_WALL_PID, 0);
//			PIDChangeFlag( A_VELO_PID, 0);
			TargetAngularV = 0;
 80091ec:	4b58      	ldr	r3, [pc, #352]	; (8009350 <ControlWall+0x228>)
 80091ee:	f04f 0200 	mov.w	r2, #0
 80091f2:	601a      	str	r2, [r3, #0]
			AngularAcceleration = 0;
 80091f4:	4b57      	ldr	r3, [pc, #348]	; (8009354 <ControlWall+0x22c>)
 80091f6:	f04f 0200 	mov.w	r2, #0
 80091fa:	601a      	str	r2, [r3, #0]





}
 80091fc:	e0a0      	b.n	8009340 <ControlWall+0x218>
		else if(Pos.Act == decel)	//
 80091fe:	4b52      	ldr	r3, [pc, #328]	; (8009348 <ControlWall+0x220>)
 8009200:	791b      	ldrb	r3, [r3, #4]
 8009202:	2b01      	cmp	r3, #1
 8009204:	d11d      	bne.n	8009242 <ControlWall+0x11a>
			if( wall_ctrl_dir != N_WALL_PID )	//
 8009206:	687b      	ldr	r3, [r7, #4]
 8009208:	2b06      	cmp	r3, #6
 800920a:	d015      	beq.n	8009238 <ControlWall+0x110>
				if(Pos.WallSaf == wall_safe)	//90mm(01)
 800920c:	4b4e      	ldr	r3, [pc, #312]	; (8009348 <ControlWall+0x220>)
 800920e:	795b      	ldrb	r3, [r3, #5]
 8009210:	2b00      	cmp	r3, #0
 8009212:	d108      	bne.n	8009226 <ControlWall+0xfe>
					PIDChangeFlag(wall_ctrl_dir, 1);
 8009214:	2101      	movs	r1, #1
 8009216:	6878      	ldr	r0, [r7, #4]
 8009218:	f006 fc4e 	bl	800fab8 <PIDChangeFlag>
					PIDChangeFlag( A_VELO_PID, 0);
 800921c:	2100      	movs	r1, #0
 800921e:	2000      	movs	r0, #0
 8009220:	f006 fc4a 	bl	800fab8 <PIDChangeFlag>
}
 8009224:	e08c      	b.n	8009340 <ControlWall+0x218>
					PIDChangeFlag(wall_ctrl_dir, 0);
 8009226:	2100      	movs	r1, #0
 8009228:	6878      	ldr	r0, [r7, #4]
 800922a:	f006 fc45 	bl	800fab8 <PIDChangeFlag>
					PIDChangeFlag( A_VELO_PID , 1);
 800922e:	2101      	movs	r1, #1
 8009230:	2000      	movs	r0, #0
 8009232:	f006 fc41 	bl	800fab8 <PIDChangeFlag>
}
 8009236:	e083      	b.n	8009340 <ControlWall+0x218>
				PIDChangeFlag( A_VELO_PID , 1);
 8009238:	2101      	movs	r1, #1
 800923a:	2000      	movs	r0, #0
 800923c:	f006 fc3c 	bl	800fab8 <PIDChangeFlag>
}
 8009240:	e07e      	b.n	8009340 <ControlWall+0x218>
		else if(Pos.Act == accel)
 8009242:	4b41      	ldr	r3, [pc, #260]	; (8009348 <ControlWall+0x220>)
 8009244:	791b      	ldrb	r3, [r3, #4]
 8009246:	2b00      	cmp	r3, #0
 8009248:	d104      	bne.n	8009254 <ControlWall+0x12c>
			PIDChangeFlag( A_VELO_PID , 1);
 800924a:	2101      	movs	r1, #1
 800924c:	2000      	movs	r0, #0
 800924e:	f006 fc33 	bl	800fab8 <PIDChangeFlag>
}
 8009252:	e075      	b.n	8009340 <ControlWall+0x218>
		else if(Pos.Act == rotate)
 8009254:	4b3c      	ldr	r3, [pc, #240]	; (8009348 <ControlWall+0x220>)
 8009256:	791b      	ldrb	r3, [r3, #4]
 8009258:	2b03      	cmp	r3, #3
 800925a:	d171      	bne.n	8009340 <ControlWall+0x218>
			PIDChangeFlag( A_VELO_PID , 0);
 800925c:	2100      	movs	r1, #0
 800925e:	2000      	movs	r0, #0
 8009260:	f006 fc2a 	bl	800fab8 <PIDChangeFlag>
}
 8009264:	e06c      	b.n	8009340 <ControlWall+0x218>
	else if(Pos.Dir == right)
 8009266:	4b38      	ldr	r3, [pc, #224]	; (8009348 <ControlWall+0x220>)
 8009268:	789b      	ldrb	r3, [r3, #2]
 800926a:	2b01      	cmp	r3, #1
 800926c:	d140      	bne.n	80092f0 <ControlWall+0x1c8>
		if(Pos.Act == slalom)
 800926e:	4b36      	ldr	r3, [pc, #216]	; (8009348 <ControlWall+0x220>)
 8009270:	791b      	ldrb	r3, [r3, #4]
 8009272:	2b02      	cmp	r3, #2
 8009274:	d108      	bne.n	8009288 <ControlWall+0x160>
			TargetAngularV = 0;
 8009276:	4b36      	ldr	r3, [pc, #216]	; (8009350 <ControlWall+0x228>)
 8009278:	f04f 0200 	mov.w	r2, #0
 800927c:	601a      	str	r2, [r3, #0]
			AngularAcceleration = 0;
 800927e:	4b35      	ldr	r3, [pc, #212]	; (8009354 <ControlWall+0x22c>)
 8009280:	f04f 0200 	mov.w	r2, #0
 8009284:	601a      	str	r2, [r3, #0]
}
 8009286:	e05b      	b.n	8009340 <ControlWall+0x218>
		else if(Pos.Act == decel)	//
 8009288:	4b2f      	ldr	r3, [pc, #188]	; (8009348 <ControlWall+0x220>)
 800928a:	791b      	ldrb	r3, [r3, #4]
 800928c:	2b01      	cmp	r3, #1
 800928e:	d11d      	bne.n	80092cc <ControlWall+0x1a4>
			if( wall_ctrl_dir != N_WALL_PID )	//
 8009290:	687b      	ldr	r3, [r7, #4]
 8009292:	2b06      	cmp	r3, #6
 8009294:	d015      	beq.n	80092c2 <ControlWall+0x19a>
				if(Pos.WallSaf == wall_safe)	//90mm(01)
 8009296:	4b2c      	ldr	r3, [pc, #176]	; (8009348 <ControlWall+0x220>)
 8009298:	795b      	ldrb	r3, [r3, #5]
 800929a:	2b00      	cmp	r3, #0
 800929c:	d108      	bne.n	80092b0 <ControlWall+0x188>
					PIDChangeFlag(wall_ctrl_dir, 1);
 800929e:	2101      	movs	r1, #1
 80092a0:	6878      	ldr	r0, [r7, #4]
 80092a2:	f006 fc09 	bl	800fab8 <PIDChangeFlag>
					PIDChangeFlag( A_VELO_PID, 0);
 80092a6:	2100      	movs	r1, #0
 80092a8:	2000      	movs	r0, #0
 80092aa:	f006 fc05 	bl	800fab8 <PIDChangeFlag>
}
 80092ae:	e047      	b.n	8009340 <ControlWall+0x218>
					PIDChangeFlag(wall_ctrl_dir, 0);
 80092b0:	2100      	movs	r1, #0
 80092b2:	6878      	ldr	r0, [r7, #4]
 80092b4:	f006 fc00 	bl	800fab8 <PIDChangeFlag>
					PIDChangeFlag( A_VELO_PID , 1);
 80092b8:	2101      	movs	r1, #1
 80092ba:	2000      	movs	r0, #0
 80092bc:	f006 fbfc 	bl	800fab8 <PIDChangeFlag>
}
 80092c0:	e03e      	b.n	8009340 <ControlWall+0x218>
				PIDChangeFlag( A_VELO_PID , 1);
 80092c2:	2101      	movs	r1, #1
 80092c4:	2000      	movs	r0, #0
 80092c6:	f006 fbf7 	bl	800fab8 <PIDChangeFlag>
}
 80092ca:	e039      	b.n	8009340 <ControlWall+0x218>
		else if(Pos.Act == accel)
 80092cc:	4b1e      	ldr	r3, [pc, #120]	; (8009348 <ControlWall+0x220>)
 80092ce:	791b      	ldrb	r3, [r3, #4]
 80092d0:	2b00      	cmp	r3, #0
 80092d2:	d104      	bne.n	80092de <ControlWall+0x1b6>
			PIDChangeFlag( A_VELO_PID , 1);
 80092d4:	2101      	movs	r1, #1
 80092d6:	2000      	movs	r0, #0
 80092d8:	f006 fbee 	bl	800fab8 <PIDChangeFlag>
}
 80092dc:	e030      	b.n	8009340 <ControlWall+0x218>
		else if(Pos.Act == rotate)
 80092de:	4b1a      	ldr	r3, [pc, #104]	; (8009348 <ControlWall+0x220>)
 80092e0:	791b      	ldrb	r3, [r3, #4]
 80092e2:	2b03      	cmp	r3, #3
 80092e4:	d12c      	bne.n	8009340 <ControlWall+0x218>
			PIDChangeFlag( A_VELO_PID , 0);
 80092e6:	2100      	movs	r1, #0
 80092e8:	2000      	movs	r0, #0
 80092ea:	f006 fbe5 	bl	800fab8 <PIDChangeFlag>
}
 80092ee:	e027      	b.n	8009340 <ControlWall+0x218>
	else if(Pos.Dir == back)
 80092f0:	4b15      	ldr	r3, [pc, #84]	; (8009348 <ControlWall+0x220>)
 80092f2:	789b      	ldrb	r3, [r3, #2]
 80092f4:	2b02      	cmp	r3, #2
 80092f6:	d123      	bne.n	8009340 <ControlWall+0x218>
		if(Pos.Act == decel)	//
 80092f8:	4b13      	ldr	r3, [pc, #76]	; (8009348 <ControlWall+0x220>)
 80092fa:	791b      	ldrb	r3, [r3, #4]
 80092fc:	2b01      	cmp	r3, #1
 80092fe:	d115      	bne.n	800932c <ControlWall+0x204>
			if(Pos.WallSaf == wall_safe)	//35*0.5mm
 8009300:	4b11      	ldr	r3, [pc, #68]	; (8009348 <ControlWall+0x220>)
 8009302:	795b      	ldrb	r3, [r3, #5]
 8009304:	2b00      	cmp	r3, #0
 8009306:	d108      	bne.n	800931a <ControlWall+0x1f2>
				PIDChangeFlag(wall_ctrl_dir , 1);
 8009308:	2101      	movs	r1, #1
 800930a:	6878      	ldr	r0, [r7, #4]
 800930c:	f006 fbd4 	bl	800fab8 <PIDChangeFlag>
				PIDChangeFlag( A_VELO_PID, 0);
 8009310:	2100      	movs	r1, #0
 8009312:	2000      	movs	r0, #0
 8009314:	f006 fbd0 	bl	800fab8 <PIDChangeFlag>
}
 8009318:	e012      	b.n	8009340 <ControlWall+0x218>
				PIDChangeFlag(wall_ctrl_dir, 0);
 800931a:	2100      	movs	r1, #0
 800931c:	6878      	ldr	r0, [r7, #4]
 800931e:	f006 fbcb 	bl	800fab8 <PIDChangeFlag>
				PIDChangeFlag( A_VELO_PID , 1);
 8009322:	2101      	movs	r1, #1
 8009324:	2000      	movs	r0, #0
 8009326:	f006 fbc7 	bl	800fab8 <PIDChangeFlag>
}
 800932a:	e009      	b.n	8009340 <ControlWall+0x218>
		else if(Pos.Act == accel)
 800932c:	4b06      	ldr	r3, [pc, #24]	; (8009348 <ControlWall+0x220>)
 800932e:	791b      	ldrb	r3, [r3, #4]
 8009330:	2b00      	cmp	r3, #0
 8009332:	d105      	bne.n	8009340 <ControlWall+0x218>
			PIDChangeFlag( A_VELO_PID , 1);
 8009334:	2101      	movs	r1, #1
 8009336:	2000      	movs	r0, #0
 8009338:	f006 fbbe 	bl	800fab8 <PIDChangeFlag>
}
 800933c:	e000      	b.n	8009340 <ControlWall+0x218>
			break;
 800933e:	bf00      	nop
}
 8009340:	bf00      	nop
 8009342:	3708      	adds	r7, #8
 8009344:	46bd      	mov	sp, r7
 8009346:	bd80      	pop	{r7, pc}
 8009348:	20000000 	.word	0x20000000
 800934c:	200004f4 	.word	0x200004f4
 8009350:	200004f8 	.word	0x200004f8
 8009354:	2000022c 	.word	0x2000022c

08009358 <WaitStopAndReset>:
//	KeepCounter[LEFT] = INITIAL_PULSE;
//	KeepCounter[RIGHT] = INITIAL_PULSE;
//}

void WaitStopAndReset()
{
 8009358:	b580      	push	{r7, lr}
 800935a:	af00      	add	r7, sp, #0
	Pos.Act = Wait;
 800935c:	4b17      	ldr	r3, [pc, #92]	; (80093bc <WaitStopAndReset+0x64>)
 800935e:	2204      	movs	r2, #4
 8009360:	711a      	strb	r2, [r3, #4]
	ControlWall();//
 8009362:	f7ff fee1 	bl	8009128 <ControlWall>
	do
	{

		//
		TargetVelocity[BODY] = 0;
 8009366:	4b16      	ldr	r3, [pc, #88]	; (80093c0 <WaitStopAndReset+0x68>)
 8009368:	f04f 0200 	mov.w	r2, #0
 800936c:	609a      	str	r2, [r3, #8]
		Acceleration = 0;
 800936e:	4b15      	ldr	r3, [pc, #84]	; (80093c4 <WaitStopAndReset+0x6c>)
 8009370:	f04f 0200 	mov.w	r2, #0
 8009374:	601a      	str	r2, [r3, #0]
		//PIDChangeFlag( D_, 0);
		TargetAngularV = 0;
 8009376:	4b14      	ldr	r3, [pc, #80]	; (80093c8 <WaitStopAndReset+0x70>)
 8009378:	f04f 0200 	mov.w	r2, #0
 800937c:	601a      	str	r2, [r3, #0]
		AngularAcceleration = 0;
 800937e:	4b13      	ldr	r3, [pc, #76]	; (80093cc <WaitStopAndReset+0x74>)
 8009380:	f04f 0200 	mov.w	r2, #0
 8009384:	601a      	str	r2, [r3, #0]
		//AngularV = 0;
		if(CurrentVelocity[LEFT] > 500)
 8009386:	4b12      	ldr	r3, [pc, #72]	; (80093d0 <WaitStopAndReset+0x78>)
 8009388:	edd3 7a00 	vldr	s15, [r3]
 800938c:	ed9f 7a11 	vldr	s14, [pc, #68]	; 80093d4 <WaitStopAndReset+0x7c>
 8009390:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009394:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009398:	dd02      	ble.n	80093a0 <WaitStopAndReset+0x48>
			printf("\r\n");
 800939a:	480f      	ldr	r0, [pc, #60]	; (80093d8 <WaitStopAndReset+0x80>)
 800939c:	f00c fdb2 	bl	8015f04 <puts>

	}while(CurrentVelocity[BODY] != 0);
 80093a0:	4b0b      	ldr	r3, [pc, #44]	; (80093d0 <WaitStopAndReset+0x78>)
 80093a2:	edd3 7a02 	vldr	s15, [r3, #8]
 80093a6:	eef5 7a40 	vcmp.f32	s15, #0.0
 80093aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80093ae:	d1da      	bne.n	8009366 <WaitStopAndReset+0xe>
	HAL_Delay(100);
 80093b0:	2064      	movs	r0, #100	; 0x64
 80093b2:	f006 fec5 	bl	8010140 <HAL_Delay>
}
 80093b6:	bf00      	nop
 80093b8:	bd80      	pop	{r7, pc}
 80093ba:	bf00      	nop
 80093bc:	20000000 	.word	0x20000000
 80093c0:	200004e8 	.word	0x200004e8
 80093c4:	20000228 	.word	0x20000228
 80093c8:	200004f8 	.word	0x200004f8
 80093cc:	2000022c 	.word	0x2000022c
 80093d0:	20000524 	.word	0x20000524
 80093d4:	43fa0000 	.word	0x43fa0000
 80093d8:	0801a1d8 	.word	0x0801a1d8
 80093dc:	00000000 	.word	0x00000000

080093e0 <Rotate>:
	//
	ChangeCardinal();
	//printf("\r\n");
}
void Rotate(float deg, float ang_v)
{
 80093e0:	b590      	push	{r4, r7, lr}
 80093e2:	b08d      	sub	sp, #52	; 0x34
 80093e4:	af00      	add	r7, sp, #0
 80093e6:	ed87 0a01 	vstr	s0, [r7, #4]
 80093ea:	edc7 0a00 	vstr	s1, [r7]
	Pos.Act = rotate;
 80093ee:	4bb2      	ldr	r3, [pc, #712]	; (80096b8 <Rotate+0x2d8>)
 80093f0:	2203      	movs	r2, #3
 80093f2:	711a      	strb	r2, [r3, #4]
	WallWarn();
 80093f4:	f7ff fe8c 	bl	8009110 <WallWarn>
	ControlWall(); //
 80093f8:	f7ff fe96 	bl	8009128 <ControlWall>
	TargetAngularV = 0;
 80093fc:	4baf      	ldr	r3, [pc, #700]	; (80096bc <Rotate+0x2dc>)
 80093fe:	f04f 0200 	mov.w	r2, #0
 8009402:	601a      	str	r2, [r3, #0]
	//
	//Angle = (ang_v(t))dt
	//v = v0+at	|	t=v/a	||		ang_v = ang_v0 + ang_accel *t		||	t = ang_v/ang_accel
	//x=0.5*v*v/a	|	a = 0.5*v*v*/x		||		=ang_v0*t+0.5*ang_v^2/ang_accel	||	ang_accel =
	//(mm/((ms)^2)) =  (1ms)**(((mm/s)^2)) /(2*) x = v0t + 0.5at^2 	a=2*(x-v0*t)/t^2 	a = t*vv/(2*x)
	float accel_deg = deg*30/90;
 8009404:	edd7 7a01 	vldr	s15, [r7, #4]
 8009408:	eeb3 7a0e 	vmov.f32	s14, #62	; 0x41f00000  30.0
 800940c:	ee27 7a87 	vmul.f32	s14, s15, s14
 8009410:	eddf 6aab 	vldr	s13, [pc, #684]	; 80096c0 <Rotate+0x2e0>
 8009414:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8009418:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
	float const_deg = deg*30/90;
 800941c:	edd7 7a01 	vldr	s15, [r7, #4]
 8009420:	eeb3 7a0e 	vmov.f32	s14, #62	; 0x41f00000  30.0
 8009424:	ee27 7a87 	vmul.f32	s14, s15, s14
 8009428:	eddf 6aa5 	vldr	s13, [pc, #660]	; 80096c0 <Rotate+0x2e0>
 800942c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8009430:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
	float decel_deg = deg*30/90;
 8009434:	edd7 7a01 	vldr	s15, [r7, #4]
 8009438:	eeb3 7a0e 	vmov.f32	s14, #62	; 0x41f00000  30.0
 800943c:	ee27 7a87 	vmul.f32	s14, s15, s14
 8009440:	eddf 6a9f 	vldr	s13, [pc, #636]	; 80096c0 <Rotate+0x2e0>
 8009444:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8009448:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
	float angular_acceleration[3] = {
			64*T1*ang_v*ang_v / (2*accel_deg),
 800944c:	edd7 7a00 	vldr	s15, [r7]
 8009450:	ed9f 7a9c 	vldr	s14, [pc, #624]	; 80096c4 <Rotate+0x2e4>
 8009454:	ee27 7a87 	vmul.f32	s14, s15, s14
 8009458:	edd7 7a00 	vldr	s15, [r7]
 800945c:	ee67 6a27 	vmul.f32	s13, s14, s15
 8009460:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8009464:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8009468:	eec6 7a87 	vdiv.f32	s15, s13, s14
	float angular_acceleration[3] = {
 800946c:	edc7 7a05 	vstr	s15, [r7, #20]
 8009470:	f04f 0300 	mov.w	r3, #0
 8009474:	61bb      	str	r3, [r7, #24]
			0,
			64*T1*ang_v*ang_v / (2*decel_deg)
 8009476:	edd7 7a00 	vldr	s15, [r7]
 800947a:	ed9f 7a92 	vldr	s14, [pc, #584]	; 80096c4 <Rotate+0x2e4>
 800947e:	ee27 7a87 	vmul.f32	s14, s15, s14
 8009482:	edd7 7a00 	vldr	s15, [r7]
 8009486:	ee67 6a27 	vmul.f32	s13, s14, s15
 800948a:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 800948e:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8009492:	eec6 7a87 	vdiv.f32	s15, s13, s14
	float angular_acceleration[3] = {
 8009496:	edc7 7a07 	vstr	s15, [r7, #28]
	};
	float move_angle[3] = {
			accel_deg * M_PI/ 180, //
 800949a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800949c:	f7fe ff8c 	bl	80083b8 <__aeabi_f2d>
 80094a0:	a383      	add	r3, pc, #524	; (adr r3, 80096b0 <Rotate+0x2d0>)
 80094a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80094a6:	f7fe ffdf 	bl	8008468 <__aeabi_dmul>
 80094aa:	4603      	mov	r3, r0
 80094ac:	460c      	mov	r4, r1
 80094ae:	4618      	mov	r0, r3
 80094b0:	4621      	mov	r1, r4
 80094b2:	f04f 0200 	mov.w	r2, #0
 80094b6:	4b84      	ldr	r3, [pc, #528]	; (80096c8 <Rotate+0x2e8>)
 80094b8:	f7ff f900 	bl	80086bc <__aeabi_ddiv>
 80094bc:	4603      	mov	r3, r0
 80094be:	460c      	mov	r4, r1
 80094c0:	4618      	mov	r0, r3
 80094c2:	4621      	mov	r1, r4
 80094c4:	f7ff fac8 	bl	8008a58 <__aeabi_d2f>
 80094c8:	4603      	mov	r3, r0
	float move_angle[3] = {
 80094ca:	60bb      	str	r3, [r7, #8]
			const_deg * M_PI/ 180,
 80094cc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80094ce:	f7fe ff73 	bl	80083b8 <__aeabi_f2d>
 80094d2:	a377      	add	r3, pc, #476	; (adr r3, 80096b0 <Rotate+0x2d0>)
 80094d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80094d8:	f7fe ffc6 	bl	8008468 <__aeabi_dmul>
 80094dc:	4603      	mov	r3, r0
 80094de:	460c      	mov	r4, r1
 80094e0:	4618      	mov	r0, r3
 80094e2:	4621      	mov	r1, r4
 80094e4:	f04f 0200 	mov.w	r2, #0
 80094e8:	4b77      	ldr	r3, [pc, #476]	; (80096c8 <Rotate+0x2e8>)
 80094ea:	f7ff f8e7 	bl	80086bc <__aeabi_ddiv>
 80094ee:	4603      	mov	r3, r0
 80094f0:	460c      	mov	r4, r1
 80094f2:	4618      	mov	r0, r3
 80094f4:	4621      	mov	r1, r4
 80094f6:	f7ff faaf 	bl	8008a58 <__aeabi_d2f>
 80094fa:	4603      	mov	r3, r0
	float move_angle[3] = {
 80094fc:	60fb      	str	r3, [r7, #12]
			decel_deg * M_PI/ 180,
 80094fe:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8009500:	f7fe ff5a 	bl	80083b8 <__aeabi_f2d>
 8009504:	a36a      	add	r3, pc, #424	; (adr r3, 80096b0 <Rotate+0x2d0>)
 8009506:	e9d3 2300 	ldrd	r2, r3, [r3]
 800950a:	f7fe ffad 	bl	8008468 <__aeabi_dmul>
 800950e:	4603      	mov	r3, r0
 8009510:	460c      	mov	r4, r1
 8009512:	4618      	mov	r0, r3
 8009514:	4621      	mov	r1, r4
 8009516:	f04f 0200 	mov.w	r2, #0
 800951a:	4b6b      	ldr	r3, [pc, #428]	; (80096c8 <Rotate+0x2e8>)
 800951c:	f7ff f8ce 	bl	80086bc <__aeabi_ddiv>
 8009520:	4603      	mov	r3, r0
 8009522:	460c      	mov	r4, r1
 8009524:	4618      	mov	r0, r3
 8009526:	4621      	mov	r1, r4
 8009528:	f7ff fa96 	bl	8008a58 <__aeabi_d2f>
 800952c:	4603      	mov	r3, r0
	float move_angle[3] = {
 800952e:	613b      	str	r3, [r7, #16]
		}

	}
#endif

	if( ang_v > 0)	//
 8009530:	edd7 7a00 	vldr	s15, [r7]
 8009534:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8009538:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800953c:	dd57      	ble.n	80095ee <Rotate+0x20e>
	{
		TargetAngle += move_angle[0];// : + =  
 800953e:	ed97 7a02 	vldr	s14, [r7, #8]
 8009542:	4b62      	ldr	r3, [pc, #392]	; (80096cc <Rotate+0x2ec>)
 8009544:	edd3 7a00 	vldr	s15, [r3]
 8009548:	ee77 7a27 	vadd.f32	s15, s14, s15
 800954c:	4b5f      	ldr	r3, [pc, #380]	; (80096cc <Rotate+0x2ec>)
 800954e:	edc3 7a00 	vstr	s15, [r3]

		//while
		while( (TargetAngle > Angle) /*&& (( ( keep_pulse[LEFT]+move_pulse ) > ( TotalPulse[LEFT] ) ) && ( ( keep_pulse[RIGHT]-move_pulse ) < ( TotalPulse[RIGHT] ) ) )*/)
 8009552:	e002      	b.n	800955a <Rotate+0x17a>
		{
			AngularAcceleration = angular_acceleration[0]; //
 8009554:	697b      	ldr	r3, [r7, #20]
 8009556:	4a5e      	ldr	r2, [pc, #376]	; (80096d0 <Rotate+0x2f0>)
 8009558:	6013      	str	r3, [r2, #0]
		while( (TargetAngle > Angle) /*&& (( ( keep_pulse[LEFT]+move_pulse ) > ( TotalPulse[LEFT] ) ) && ( ( keep_pulse[RIGHT]-move_pulse ) < ( TotalPulse[RIGHT] ) ) )*/)
 800955a:	4b5c      	ldr	r3, [pc, #368]	; (80096cc <Rotate+0x2ec>)
 800955c:	ed93 7a00 	vldr	s14, [r3]
 8009560:	4b5c      	ldr	r3, [pc, #368]	; (80096d4 <Rotate+0x2f4>)
 8009562:	edd3 7a00 	vldr	s15, [r3]
 8009566:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800956a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800956e:	dcf1      	bgt.n	8009554 <Rotate+0x174>
		}
		TargetAngle += move_angle[1];// : + =  
 8009570:	ed97 7a03 	vldr	s14, [r7, #12]
 8009574:	4b55      	ldr	r3, [pc, #340]	; (80096cc <Rotate+0x2ec>)
 8009576:	edd3 7a00 	vldr	s15, [r3]
 800957a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800957e:	4b53      	ldr	r3, [pc, #332]	; (80096cc <Rotate+0x2ec>)
 8009580:	edc3 7a00 	vstr	s15, [r3]

		while(TargetAngle > Angle)
 8009584:	e002      	b.n	800958c <Rotate+0x1ac>
		{
			AngularAcceleration = angular_acceleration[1];//0
 8009586:	69bb      	ldr	r3, [r7, #24]
 8009588:	4a51      	ldr	r2, [pc, #324]	; (80096d0 <Rotate+0x2f0>)
 800958a:	6013      	str	r3, [r2, #0]
		while(TargetAngle > Angle)
 800958c:	4b4f      	ldr	r3, [pc, #316]	; (80096cc <Rotate+0x2ec>)
 800958e:	ed93 7a00 	vldr	s14, [r3]
 8009592:	4b50      	ldr	r3, [pc, #320]	; (80096d4 <Rotate+0x2f4>)
 8009594:	edd3 7a00 	vldr	s15, [r3]
 8009598:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800959c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80095a0:	dcf1      	bgt.n	8009586 <Rotate+0x1a6>
		}
		TargetAngle += move_angle[2];// : + =  
 80095a2:	ed97 7a04 	vldr	s14, [r7, #16]
 80095a6:	4b49      	ldr	r3, [pc, #292]	; (80096cc <Rotate+0x2ec>)
 80095a8:	edd3 7a00 	vldr	s15, [r3]
 80095ac:	ee77 7a27 	vadd.f32	s15, s14, s15
 80095b0:	4b46      	ldr	r3, [pc, #280]	; (80096cc <Rotate+0x2ec>)
 80095b2:	edc3 7a00 	vstr	s15, [r3]

		while(TargetAngle > Angle)
 80095b6:	e00e      	b.n	80095d6 <Rotate+0x1f6>
		{
			 AngularAcceleration = -angular_acceleration[2];
 80095b8:	edd7 7a07 	vldr	s15, [r7, #28]
 80095bc:	eef1 7a67 	vneg.f32	s15, s15
 80095c0:	4b43      	ldr	r3, [pc, #268]	; (80096d0 <Rotate+0x2f0>)
 80095c2:	edc3 7a00 	vstr	s15, [r3]
			 if( AngularV <= 0)
 80095c6:	4b44      	ldr	r3, [pc, #272]	; (80096d8 <Rotate+0x2f8>)
 80095c8:	edd3 7a00 	vldr	s15, [r3]
 80095cc:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80095d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80095d4:	d96a      	bls.n	80096ac <Rotate+0x2cc>
		while(TargetAngle > Angle)
 80095d6:	4b3d      	ldr	r3, [pc, #244]	; (80096cc <Rotate+0x2ec>)
 80095d8:	ed93 7a00 	vldr	s14, [r3]
 80095dc:	4b3d      	ldr	r3, [pc, #244]	; (80096d4 <Rotate+0x2f4>)
 80095de:	edd3 7a00 	vldr	s15, [r3]
 80095e2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80095e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80095ea:	dce5      	bgt.n	80095b8 <Rotate+0x1d8>
 80095ec:	e077      	b.n	80096de <Rotate+0x2fe>
				 break;
			 }
		}

	}
	else if( ang_v < 0)
 80095ee:	edd7 7a00 	vldr	s15, [r7]
 80095f2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80095f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80095fa:	d570      	bpl.n	80096de <Rotate+0x2fe>
	{
		TargetAngle -= move_angle[0];// : + =  
 80095fc:	4b33      	ldr	r3, [pc, #204]	; (80096cc <Rotate+0x2ec>)
 80095fe:	ed93 7a00 	vldr	s14, [r3]
 8009602:	edd7 7a02 	vldr	s15, [r7, #8]
 8009606:	ee77 7a67 	vsub.f32	s15, s14, s15
 800960a:	4b30      	ldr	r3, [pc, #192]	; (80096cc <Rotate+0x2ec>)
 800960c:	edc3 7a00 	vstr	s15, [r3]

		//while
		while( (TargetAngle < Angle) /*&& (( ( keep_pulse[LEFT]+move_pulse ) > ( TotalPulse[LEFT] ) ) && ( ( keep_pulse[RIGHT]-move_pulse ) < ( TotalPulse[RIGHT] ) ) )*/)
 8009610:	e006      	b.n	8009620 <Rotate+0x240>
		{
			AngularAcceleration = -angular_acceleration[0]; //
 8009612:	edd7 7a05 	vldr	s15, [r7, #20]
 8009616:	eef1 7a67 	vneg.f32	s15, s15
 800961a:	4b2d      	ldr	r3, [pc, #180]	; (80096d0 <Rotate+0x2f0>)
 800961c:	edc3 7a00 	vstr	s15, [r3]
		while( (TargetAngle < Angle) /*&& (( ( keep_pulse[LEFT]+move_pulse ) > ( TotalPulse[LEFT] ) ) && ( ( keep_pulse[RIGHT]-move_pulse ) < ( TotalPulse[RIGHT] ) ) )*/)
 8009620:	4b2a      	ldr	r3, [pc, #168]	; (80096cc <Rotate+0x2ec>)
 8009622:	ed93 7a00 	vldr	s14, [r3]
 8009626:	4b2b      	ldr	r3, [pc, #172]	; (80096d4 <Rotate+0x2f4>)
 8009628:	edd3 7a00 	vldr	s15, [r3]
 800962c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8009630:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009634:	d4ed      	bmi.n	8009612 <Rotate+0x232>
		}
		TargetAngle -= move_angle[1];// : + =  
 8009636:	4b25      	ldr	r3, [pc, #148]	; (80096cc <Rotate+0x2ec>)
 8009638:	ed93 7a00 	vldr	s14, [r3]
 800963c:	edd7 7a03 	vldr	s15, [r7, #12]
 8009640:	ee77 7a67 	vsub.f32	s15, s14, s15
 8009644:	4b21      	ldr	r3, [pc, #132]	; (80096cc <Rotate+0x2ec>)
 8009646:	edc3 7a00 	vstr	s15, [r3]

		while(TargetAngle < Angle)
 800964a:	e002      	b.n	8009652 <Rotate+0x272>
		{
			AngularAcceleration = angular_acceleration[1];//0
 800964c:	69bb      	ldr	r3, [r7, #24]
 800964e:	4a20      	ldr	r2, [pc, #128]	; (80096d0 <Rotate+0x2f0>)
 8009650:	6013      	str	r3, [r2, #0]
		while(TargetAngle < Angle)
 8009652:	4b1e      	ldr	r3, [pc, #120]	; (80096cc <Rotate+0x2ec>)
 8009654:	ed93 7a00 	vldr	s14, [r3]
 8009658:	4b1e      	ldr	r3, [pc, #120]	; (80096d4 <Rotate+0x2f4>)
 800965a:	edd3 7a00 	vldr	s15, [r3]
 800965e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8009662:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009666:	d4f1      	bmi.n	800964c <Rotate+0x26c>
		}
		TargetAngle -= move_angle[2];// : + =  
 8009668:	4b18      	ldr	r3, [pc, #96]	; (80096cc <Rotate+0x2ec>)
 800966a:	ed93 7a00 	vldr	s14, [r3]
 800966e:	edd7 7a04 	vldr	s15, [r7, #16]
 8009672:	ee77 7a67 	vsub.f32	s15, s14, s15
 8009676:	4b15      	ldr	r3, [pc, #84]	; (80096cc <Rotate+0x2ec>)
 8009678:	edc3 7a00 	vstr	s15, [r3]

		while(TargetAngle < Angle)
 800967c:	e00a      	b.n	8009694 <Rotate+0x2b4>
		{
			 AngularAcceleration = angular_acceleration[2];
 800967e:	69fb      	ldr	r3, [r7, #28]
 8009680:	4a13      	ldr	r2, [pc, #76]	; (80096d0 <Rotate+0x2f0>)
 8009682:	6013      	str	r3, [r2, #0]
			 if( AngularV >= 0)
 8009684:	4b14      	ldr	r3, [pc, #80]	; (80096d8 <Rotate+0x2f8>)
 8009686:	edd3 7a00 	vldr	s15, [r3]
 800968a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800968e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009692:	da23      	bge.n	80096dc <Rotate+0x2fc>
		while(TargetAngle < Angle)
 8009694:	4b0d      	ldr	r3, [pc, #52]	; (80096cc <Rotate+0x2ec>)
 8009696:	ed93 7a00 	vldr	s14, [r3]
 800969a:	4b0e      	ldr	r3, [pc, #56]	; (80096d4 <Rotate+0x2f4>)
 800969c:	edd3 7a00 	vldr	s15, [r3]
 80096a0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80096a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80096a8:	d4e9      	bmi.n	800967e <Rotate+0x29e>
 80096aa:	e018      	b.n	80096de <Rotate+0x2fe>
				 break;
 80096ac:	bf00      	nop
 80096ae:	e016      	b.n	80096de <Rotate+0x2fe>
 80096b0:	54442d18 	.word	0x54442d18
 80096b4:	400921fb 	.word	0x400921fb
 80096b8:	20000000 	.word	0x20000000
 80096bc:	200004f8 	.word	0x200004f8
 80096c0:	42b40000 	.word	0x42b40000
 80096c4:	3d83126f 	.word	0x3d83126f
 80096c8:	40668000 	.word	0x40668000
 80096cc:	20000514 	.word	0x20000514
 80096d0:	2000022c 	.word	0x2000022c
 80096d4:	20000224 	.word	0x20000224
 80096d8:	20000220 	.word	0x20000220
			 {
			 		break;
 80096dc:	bf00      	nop
			 }
		}

	}
	AngularAcceleration = 0;
 80096de:	4b32      	ldr	r3, [pc, #200]	; (80097a8 <Rotate+0x3c8>)
 80096e0:	f04f 0200 	mov.w	r2, #0
 80096e4:	601a      	str	r2, [r3, #0]
	//TargetAngularV = 0;
	//printf(" : %f\r\n",AngularV);//1.74
	//printf(" : %f\r\n",AngularAcceleration);

	WaitStopAndReset();
 80096e6:	f7ff fe37 	bl	8009358 <WaitStopAndReset>
	ControlWall();
 80096ea:	f7ff fd1d 	bl	8009128 <ControlWall>
	int target_pulse = (int)( (deg/360) * ROTATE_PULSE);
 80096ee:	edd7 7a01 	vldr	s15, [r7, #4]
 80096f2:	ed9f 7a2e 	vldr	s14, [pc, #184]	; 80097ac <Rotate+0x3cc>
 80096f6:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80096fa:	ee16 0a90 	vmov	r0, s13
 80096fe:	f7fe fe5b 	bl	80083b8 <__aeabi_f2d>
 8009702:	a327      	add	r3, pc, #156	; (adr r3, 80097a0 <Rotate+0x3c0>)
 8009704:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009708:	f7fe feae 	bl	8008468 <__aeabi_dmul>
 800970c:	4603      	mov	r3, r0
 800970e:	460c      	mov	r4, r1
 8009710:	4618      	mov	r0, r3
 8009712:	4621      	mov	r1, r4
 8009714:	f7ff f958 	bl	80089c8 <__aeabi_d2iz>
 8009718:	4603      	mov	r3, r0
 800971a:	623b      	str	r3, [r7, #32]
	if(ang_v < 0)
 800971c:	edd7 7a00 	vldr	s15, [r7]
 8009720:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8009724:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009728:	d513      	bpl.n	8009752 <Rotate+0x372>
	{
		KeepPulse[LEFT] -= target_pulse/2;
 800972a:	4b21      	ldr	r3, [pc, #132]	; (80097b0 <Rotate+0x3d0>)
 800972c:	681a      	ldr	r2, [r3, #0]
 800972e:	6a3b      	ldr	r3, [r7, #32]
 8009730:	0fd9      	lsrs	r1, r3, #31
 8009732:	440b      	add	r3, r1
 8009734:	105b      	asrs	r3, r3, #1
 8009736:	425b      	negs	r3, r3
 8009738:	4413      	add	r3, r2
 800973a:	4a1d      	ldr	r2, [pc, #116]	; (80097b0 <Rotate+0x3d0>)
 800973c:	6013      	str	r3, [r2, #0]
		KeepPulse[RIGHT] += target_pulse/2;
 800973e:	4b1c      	ldr	r3, [pc, #112]	; (80097b0 <Rotate+0x3d0>)
 8009740:	685a      	ldr	r2, [r3, #4]
 8009742:	6a3b      	ldr	r3, [r7, #32]
 8009744:	0fd9      	lsrs	r1, r3, #31
 8009746:	440b      	add	r3, r1
 8009748:	105b      	asrs	r3, r3, #1
 800974a:	4413      	add	r3, r2
 800974c:	4a18      	ldr	r2, [pc, #96]	; (80097b0 <Rotate+0x3d0>)
 800974e:	6053      	str	r3, [r2, #4]
 8009750:	e019      	b.n	8009786 <Rotate+0x3a6>
	}
	else 	if(ang_v > 0)
 8009752:	edd7 7a00 	vldr	s15, [r7]
 8009756:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800975a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800975e:	dd12      	ble.n	8009786 <Rotate+0x3a6>
	{
		KeepPulse[LEFT] += target_pulse/2;
 8009760:	4b13      	ldr	r3, [pc, #76]	; (80097b0 <Rotate+0x3d0>)
 8009762:	681a      	ldr	r2, [r3, #0]
 8009764:	6a3b      	ldr	r3, [r7, #32]
 8009766:	0fd9      	lsrs	r1, r3, #31
 8009768:	440b      	add	r3, r1
 800976a:	105b      	asrs	r3, r3, #1
 800976c:	4413      	add	r3, r2
 800976e:	4a10      	ldr	r2, [pc, #64]	; (80097b0 <Rotate+0x3d0>)
 8009770:	6013      	str	r3, [r2, #0]
		KeepPulse[RIGHT] -= target_pulse/2;
 8009772:	4b0f      	ldr	r3, [pc, #60]	; (80097b0 <Rotate+0x3d0>)
 8009774:	685a      	ldr	r2, [r3, #4]
 8009776:	6a3b      	ldr	r3, [r7, #32]
 8009778:	0fd9      	lsrs	r1, r3, #31
 800977a:	440b      	add	r3, r1
 800977c:	105b      	asrs	r3, r3, #1
 800977e:	425b      	negs	r3, r3
 8009780:	4413      	add	r3, r2
 8009782:	4a0b      	ldr	r2, [pc, #44]	; (80097b0 <Rotate+0x3d0>)
 8009784:	6053      	str	r3, [r2, #4]
	}
	KeepPulse[BODY] = KeepPulse[BODY];
 8009786:	4b0a      	ldr	r3, [pc, #40]	; (80097b0 <Rotate+0x3d0>)
 8009788:	689b      	ldr	r3, [r3, #8]
 800978a:	4a09      	ldr	r2, [pc, #36]	; (80097b0 <Rotate+0x3d0>)
 800978c:	6093      	str	r3, [r2, #8]

	//
	ChangeCardinal();
 800978e:	f7ff fc8b 	bl	80090a8 <ChangeCardinal>
	//printf("\r\n");
}
 8009792:	bf00      	nop
 8009794:	3734      	adds	r7, #52	; 0x34
 8009796:	46bd      	mov	sp, r7
 8009798:	bd90      	pop	{r4, r7, pc}
 800979a:	bf00      	nop
 800979c:	f3af 8000 	nop.w
 80097a0:	44f192ba 	.word	0x44f192ba
 80097a4:	40fcb390 	.word	0x40fcb390
 80097a8:	2000022c 	.word	0x2000022c
 80097ac:	43b40000 	.word	0x43b40000
 80097b0:	2000054c 	.word	0x2000054c

080097b4 <getFrontWall>:
{

}

int getFrontWall()
{
 80097b4:	b480      	push	{r7}
 80097b6:	af00      	add	r7, sp, #0

	switch(Pos.Car)//
 80097b8:	4b29      	ldr	r3, [pc, #164]	; (8009860 <getFrontWall+0xac>)
 80097ba:	78db      	ldrb	r3, [r3, #3]
 80097bc:	2b03      	cmp	r3, #3
 80097be:	d847      	bhi.n	8009850 <getFrontWall+0x9c>
 80097c0:	a201      	add	r2, pc, #4	; (adr r2, 80097c8 <getFrontWall+0x14>)
 80097c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80097c6:	bf00      	nop
 80097c8:	080097d9 	.word	0x080097d9
 80097cc:	080097f7 	.word	0x080097f7
 80097d0:	08009815 	.word	0x08009815
 80097d4:	08009833 	.word	0x08009833
	{

	case north:

	return Wall[Pos.X][Pos.Y].north;
 80097d8:	4b21      	ldr	r3, [pc, #132]	; (8009860 <getFrontWall+0xac>)
 80097da:	781b      	ldrb	r3, [r3, #0]
 80097dc:	4618      	mov	r0, r3
 80097de:	4b20      	ldr	r3, [pc, #128]	; (8009860 <getFrontWall+0xac>)
 80097e0:	785b      	ldrb	r3, [r3, #1]
 80097e2:	4619      	mov	r1, r3
 80097e4:	4a1f      	ldr	r2, [pc, #124]	; (8009864 <getFrontWall+0xb0>)
 80097e6:	0103      	lsls	r3, r0, #4
 80097e8:	440b      	add	r3, r1
 80097ea:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 80097ee:	f3c3 0301 	ubfx	r3, r3, #0, #2
 80097f2:	b2db      	uxtb	r3, r3
 80097f4:	e02e      	b.n	8009854 <getFrontWall+0xa0>

	break;

	case east:

	return Wall[Pos.X][Pos.Y].east;
 80097f6:	4b1a      	ldr	r3, [pc, #104]	; (8009860 <getFrontWall+0xac>)
 80097f8:	781b      	ldrb	r3, [r3, #0]
 80097fa:	4618      	mov	r0, r3
 80097fc:	4b18      	ldr	r3, [pc, #96]	; (8009860 <getFrontWall+0xac>)
 80097fe:	785b      	ldrb	r3, [r3, #1]
 8009800:	4619      	mov	r1, r3
 8009802:	4a18      	ldr	r2, [pc, #96]	; (8009864 <getFrontWall+0xb0>)
 8009804:	0103      	lsls	r3, r0, #4
 8009806:	440b      	add	r3, r1
 8009808:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800980c:	f3c3 0381 	ubfx	r3, r3, #2, #2
 8009810:	b2db      	uxtb	r3, r3
 8009812:	e01f      	b.n	8009854 <getFrontWall+0xa0>

	break;

	case south:

	return Wall[Pos.X][Pos.Y].south;
 8009814:	4b12      	ldr	r3, [pc, #72]	; (8009860 <getFrontWall+0xac>)
 8009816:	781b      	ldrb	r3, [r3, #0]
 8009818:	4618      	mov	r0, r3
 800981a:	4b11      	ldr	r3, [pc, #68]	; (8009860 <getFrontWall+0xac>)
 800981c:	785b      	ldrb	r3, [r3, #1]
 800981e:	4619      	mov	r1, r3
 8009820:	4a10      	ldr	r2, [pc, #64]	; (8009864 <getFrontWall+0xb0>)
 8009822:	0103      	lsls	r3, r0, #4
 8009824:	440b      	add	r3, r1
 8009826:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800982a:	f3c3 1301 	ubfx	r3, r3, #4, #2
 800982e:	b2db      	uxtb	r3, r3
 8009830:	e010      	b.n	8009854 <getFrontWall+0xa0>

	break;

	case west:

	return Wall[Pos.X][Pos.Y].west;
 8009832:	4b0b      	ldr	r3, [pc, #44]	; (8009860 <getFrontWall+0xac>)
 8009834:	781b      	ldrb	r3, [r3, #0]
 8009836:	4618      	mov	r0, r3
 8009838:	4b09      	ldr	r3, [pc, #36]	; (8009860 <getFrontWall+0xac>)
 800983a:	785b      	ldrb	r3, [r3, #1]
 800983c:	4619      	mov	r1, r3
 800983e:	4a09      	ldr	r2, [pc, #36]	; (8009864 <getFrontWall+0xb0>)
 8009840:	0103      	lsls	r3, r0, #4
 8009842:	440b      	add	r3, r1
 8009844:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 8009848:	f3c3 1381 	ubfx	r3, r3, #6, #2
 800984c:	b2db      	uxtb	r3, r3
 800984e:	e001      	b.n	8009854 <getFrontWall+0xa0>

	break;

	default:
		return 999;
 8009850:	f240 33e7 	movw	r3, #999	; 0x3e7
	break;

	}

}
 8009854:	4618      	mov	r0, r3
 8009856:	46bd      	mov	sp, r7
 8009858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800985c:	4770      	bx	lr
 800985e:	bf00      	nop
 8009860:	20000000 	.word	0x20000000
 8009864:	20000998 	.word	0x20000998

08009868 <SlalomRight>:
//}

//1
//2
void SlalomRight()	//
{
 8009868:	b5b0      	push	{r4, r5, r7, lr}
 800986a:	b08a      	sub	sp, #40	; 0x28
 800986c:	af00      	add	r7, sp, #0
	//
	//keep
	Pos.Act = slalom;
 800986e:	4baa      	ldr	r3, [pc, #680]	; (8009b18 <SlalomRight+0x2b0>)
 8009870:	2202      	movs	r2, #2
 8009872:	711a      	strb	r2, [r3, #4]
	ControlWall();
 8009874:	f7ff fc58 	bl	8009128 <ControlWall>
	//
	//

	// 

	float v_turn = ExploreVelocity;       //
 8009878:	4ba8      	ldr	r3, [pc, #672]	; (8009b1c <SlalomRight+0x2b4>)
 800987a:	681b      	ldr	r3, [r3, #0]
 800987c:	627b      	str	r3, [r7, #36]	; 0x24
	float pre = Sla.Pre;         //
 800987e:	4ba8      	ldr	r3, [pc, #672]	; (8009b20 <SlalomRight+0x2b8>)
 8009880:	681b      	ldr	r3, [r3, #0]
 8009882:	623b      	str	r3, [r7, #32]
	float fol = Sla.Fol;         //
 8009884:	4ba6      	ldr	r3, [pc, #664]	; (8009b20 <SlalomRight+0x2b8>)
 8009886:	685b      	ldr	r3, [r3, #4]
 8009888:	61fb      	str	r3, [r7, #28]
	float alpha_turn = Sla.Alpha;//046;//125;//16;//0.015*13;  //
 800988a:	4ba5      	ldr	r3, [pc, #660]	; (8009b20 <SlalomRight+0x2b8>)
 800988c:	689b      	ldr	r3, [r3, #8]
 800988e:	61bb      	str	r3, [r7, #24]
	//float alalpha_turn = Sla.Alalpha;
	float ang1 = Sla.Theta1*M_PI/180;         //0ang1
 8009890:	4ba3      	ldr	r3, [pc, #652]	; (8009b20 <SlalomRight+0x2b8>)
 8009892:	691b      	ldr	r3, [r3, #16]
 8009894:	4618      	mov	r0, r3
 8009896:	f7fe fd8f 	bl	80083b8 <__aeabi_f2d>
 800989a:	a39b      	add	r3, pc, #620	; (adr r3, 8009b08 <SlalomRight+0x2a0>)
 800989c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80098a0:	f7fe fde2 	bl	8008468 <__aeabi_dmul>
 80098a4:	4603      	mov	r3, r0
 80098a6:	460c      	mov	r4, r1
 80098a8:	4618      	mov	r0, r3
 80098aa:	4621      	mov	r1, r4
 80098ac:	f04f 0200 	mov.w	r2, #0
 80098b0:	4b9c      	ldr	r3, [pc, #624]	; (8009b24 <SlalomRight+0x2bc>)
 80098b2:	f7fe ff03 	bl	80086bc <__aeabi_ddiv>
 80098b6:	4603      	mov	r3, r0
 80098b8:	460c      	mov	r4, r1
 80098ba:	4618      	mov	r0, r3
 80098bc:	4621      	mov	r1, r4
 80098be:	f7ff f8cb 	bl	8008a58 <__aeabi_d2f>
 80098c2:	4603      	mov	r3, r0
 80098c4:	617b      	str	r3, [r7, #20]
	float ang2 = Sla.Theta2*M_PI/180;         //ang1ang2
 80098c6:	4b96      	ldr	r3, [pc, #600]	; (8009b20 <SlalomRight+0x2b8>)
 80098c8:	695b      	ldr	r3, [r3, #20]
 80098ca:	4618      	mov	r0, r3
 80098cc:	f7fe fd74 	bl	80083b8 <__aeabi_f2d>
 80098d0:	a38d      	add	r3, pc, #564	; (adr r3, 8009b08 <SlalomRight+0x2a0>)
 80098d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80098d6:	f7fe fdc7 	bl	8008468 <__aeabi_dmul>
 80098da:	4603      	mov	r3, r0
 80098dc:	460c      	mov	r4, r1
 80098de:	4618      	mov	r0, r3
 80098e0:	4621      	mov	r1, r4
 80098e2:	f04f 0200 	mov.w	r2, #0
 80098e6:	4b8f      	ldr	r3, [pc, #572]	; (8009b24 <SlalomRight+0x2bc>)
 80098e8:	f7fe fee8 	bl	80086bc <__aeabi_ddiv>
 80098ec:	4603      	mov	r3, r0
 80098ee:	460c      	mov	r4, r1
 80098f0:	4618      	mov	r0, r3
 80098f2:	4621      	mov	r1, r4
 80098f4:	f7ff f8b0 	bl	8008a58 <__aeabi_d2f>
 80098f8:	4603      	mov	r3, r0
 80098fa:	613b      	str	r3, [r7, #16]
	float ang3 = Sla.Theta3*M_PI/180;         //ang2ang3
 80098fc:	4b88      	ldr	r3, [pc, #544]	; (8009b20 <SlalomRight+0x2b8>)
 80098fe:	699b      	ldr	r3, [r3, #24]
 8009900:	4618      	mov	r0, r3
 8009902:	f7fe fd59 	bl	80083b8 <__aeabi_f2d>
 8009906:	a380      	add	r3, pc, #512	; (adr r3, 8009b08 <SlalomRight+0x2a0>)
 8009908:	e9d3 2300 	ldrd	r2, r3, [r3]
 800990c:	f7fe fdac 	bl	8008468 <__aeabi_dmul>
 8009910:	4603      	mov	r3, r0
 8009912:	460c      	mov	r4, r1
 8009914:	4618      	mov	r0, r3
 8009916:	4621      	mov	r1, r4
 8009918:	f04f 0200 	mov.w	r2, #0
 800991c:	4b81      	ldr	r3, [pc, #516]	; (8009b24 <SlalomRight+0x2bc>)
 800991e:	f7fe fecd 	bl	80086bc <__aeabi_ddiv>
 8009922:	4603      	mov	r3, r0
 8009924:	460c      	mov	r4, r1
 8009926:	4618      	mov	r0, r3
 8009928:	4621      	mov	r1, r4
 800992a:	f7ff f895 	bl	8008a58 <__aeabi_d2f>
 800992e:	4603      	mov	r3, r0
 8009930:	60fb      	str	r3, [r7, #12]
	//
	float now_angv = AngularV;
 8009932:	4b7d      	ldr	r3, [pc, #500]	; (8009b28 <SlalomRight+0x2c0>)
 8009934:	681b      	ldr	r3, [r3, #0]
 8009936:	60bb      	str	r3, [r7, #8]
	int now_pulse;
	//if
	//static0
	now_pulse = TotalPulse[LEFT] + TotalPulse[RIGHT];	//
 8009938:	4b7c      	ldr	r3, [pc, #496]	; (8009b2c <SlalomRight+0x2c4>)
 800993a:	681a      	ldr	r2, [r3, #0]
 800993c:	4b7b      	ldr	r3, [pc, #492]	; (8009b2c <SlalomRight+0x2c4>)
 800993e:	685b      	ldr	r3, [r3, #4]
 8009940:	4413      	add	r3, r2
 8009942:	607b      	str	r3, [r7, #4]
	if (getFrontWall() == WALL/**/)
 8009944:	f7ff ff36 	bl	80097b4 <getFrontWall>
 8009948:	4603      	mov	r3, r0
 800994a:	2b01      	cmp	r3, #1
 800994c:	d133      	bne.n	80099b6 <SlalomRight+0x14e>
	{
		while(Photo[FL] < 200 || Photo[FR] < 250/**/)
 800994e:	e00e      	b.n	800996e <SlalomRight+0x106>
		{
			TargetAngularV = 0;
 8009950:	4b77      	ldr	r3, [pc, #476]	; (8009b30 <SlalomRight+0x2c8>)
 8009952:	f04f 0200 	mov.w	r2, #0
 8009956:	601a      	str	r2, [r3, #0]
			AngularLeapsity = 0;
 8009958:	4b76      	ldr	r3, [pc, #472]	; (8009b34 <SlalomRight+0x2cc>)
 800995a:	f04f 0200 	mov.w	r2, #0
 800995e:	601a      	str	r2, [r3, #0]
			AngularAcceleration = 0;
 8009960:	4b75      	ldr	r3, [pc, #468]	; (8009b38 <SlalomRight+0x2d0>)
 8009962:	f04f 0200 	mov.w	r2, #0
 8009966:	601a      	str	r2, [r3, #0]
			TargetVelocity[BODY] = v_turn;
 8009968:	4a74      	ldr	r2, [pc, #464]	; (8009b3c <SlalomRight+0x2d4>)
 800996a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800996c:	6093      	str	r3, [r2, #8]
		while(Photo[FL] < 200 || Photo[FR] < 250/**/)
 800996e:	4b74      	ldr	r3, [pc, #464]	; (8009b40 <SlalomRight+0x2d8>)
 8009970:	edd3 7a00 	vldr	s15, [r3]
 8009974:	ed9f 7a73 	vldr	s14, [pc, #460]	; 8009b44 <SlalomRight+0x2dc>
 8009978:	eef4 7ac7 	vcmpe.f32	s15, s14
 800997c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009980:	d4e6      	bmi.n	8009950 <SlalomRight+0xe8>
 8009982:	4b6f      	ldr	r3, [pc, #444]	; (8009b40 <SlalomRight+0x2d8>)
 8009984:	edd3 7a03 	vldr	s15, [r3, #12]
 8009988:	ed9f 7a6f 	vldr	s14, [pc, #444]	; 8009b48 <SlalomRight+0x2e0>
 800998c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009990:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009994:	d4dc      	bmi.n	8009950 <SlalomRight+0xe8>
 8009996:	e03b      	b.n	8009a10 <SlalomRight+0x1a8>
	else//
	{
		while( now_pulse + (2*pre/MM_PER_PULSE) > (TotalPulse[LEFT] + TotalPulse[RIGHT]) ) //
		{
				//velocity_ctrl_flag = 1;
				TargetAngularV = 0;
 8009998:	4b65      	ldr	r3, [pc, #404]	; (8009b30 <SlalomRight+0x2c8>)
 800999a:	f04f 0200 	mov.w	r2, #0
 800999e:	601a      	str	r2, [r3, #0]
				AngularLeapsity = 0;
 80099a0:	4b64      	ldr	r3, [pc, #400]	; (8009b34 <SlalomRight+0x2cc>)
 80099a2:	f04f 0200 	mov.w	r2, #0
 80099a6:	601a      	str	r2, [r3, #0]
				AngularAcceleration = 0;
 80099a8:	4b63      	ldr	r3, [pc, #396]	; (8009b38 <SlalomRight+0x2d0>)
 80099aa:	f04f 0200 	mov.w	r2, #0
 80099ae:	601a      	str	r2, [r3, #0]
				TargetVelocity[BODY] = v_turn;
 80099b0:	4a62      	ldr	r2, [pc, #392]	; (8009b3c <SlalomRight+0x2d4>)
 80099b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80099b4:	6093      	str	r3, [r2, #8]
		while( now_pulse + (2*pre/MM_PER_PULSE) > (TotalPulse[LEFT] + TotalPulse[RIGHT]) ) //
 80099b6:	6878      	ldr	r0, [r7, #4]
 80099b8:	f7fe fcec 	bl	8008394 <__aeabi_i2d>
 80099bc:	4604      	mov	r4, r0
 80099be:	460d      	mov	r5, r1
 80099c0:	edd7 7a08 	vldr	s15, [r7, #32]
 80099c4:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80099c8:	ee17 0a90 	vmov	r0, s15
 80099cc:	f7fe fcf4 	bl	80083b8 <__aeabi_f2d>
 80099d0:	a34f      	add	r3, pc, #316	; (adr r3, 8009b10 <SlalomRight+0x2a8>)
 80099d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80099d6:	f7fe fe71 	bl	80086bc <__aeabi_ddiv>
 80099da:	4602      	mov	r2, r0
 80099dc:	460b      	mov	r3, r1
 80099de:	4620      	mov	r0, r4
 80099e0:	4629      	mov	r1, r5
 80099e2:	f7fe fb8b 	bl	80080fc <__adddf3>
 80099e6:	4603      	mov	r3, r0
 80099e8:	460c      	mov	r4, r1
 80099ea:	4625      	mov	r5, r4
 80099ec:	461c      	mov	r4, r3
 80099ee:	4b4f      	ldr	r3, [pc, #316]	; (8009b2c <SlalomRight+0x2c4>)
 80099f0:	681a      	ldr	r2, [r3, #0]
 80099f2:	4b4e      	ldr	r3, [pc, #312]	; (8009b2c <SlalomRight+0x2c4>)
 80099f4:	685b      	ldr	r3, [r3, #4]
 80099f6:	4413      	add	r3, r2
 80099f8:	4618      	mov	r0, r3
 80099fa:	f7fe fccb 	bl	8008394 <__aeabi_i2d>
 80099fe:	4602      	mov	r2, r0
 8009a00:	460b      	mov	r3, r1
 8009a02:	4620      	mov	r0, r4
 8009a04:	4629      	mov	r1, r5
 8009a06:	f7fe ffbf 	bl	8008988 <__aeabi_dcmpgt>
 8009a0a:	4603      	mov	r3, r0
 8009a0c:	2b00      	cmp	r3, #0
 8009a0e:	d1c3      	bne.n	8009998 <SlalomRight+0x130>

				////printf("1\r\n");
		}
	}
	now_angv = AngularV;
 8009a10:	4b45      	ldr	r3, [pc, #276]	; (8009b28 <SlalomRight+0x2c0>)
 8009a12:	681b      	ldr	r3, [r3, #0]
 8009a14:	60bb      	str	r3, [r7, #8]

	float start_angle = Angle;
 8009a16:	4b4d      	ldr	r3, [pc, #308]	; (8009b4c <SlalomRight+0x2e4>)
 8009a18:	681b      	ldr	r3, [r3, #0]
 8009a1a:	603b      	str	r3, [r7, #0]

	while(start_angle + ang1 > Angle)
 8009a1c:	e005      	b.n	8009a2a <SlalomRight+0x1c2>

			//velocity_ctrl_flag = 1;
			//
			//alpha_flag = 1;
		//AngularLeapsity = alalpha_turn;
			AngularAcceleration = alpha_turn;
 8009a1e:	4a46      	ldr	r2, [pc, #280]	; (8009b38 <SlalomRight+0x2d0>)
 8009a20:	69bb      	ldr	r3, [r7, #24]
 8009a22:	6013      	str	r3, [r2, #0]
			TargetVelocity[BODY] = v_turn;
 8009a24:	4a45      	ldr	r2, [pc, #276]	; (8009b3c <SlalomRight+0x2d4>)
 8009a26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a28:	6093      	str	r3, [r2, #8]
	while(start_angle + ang1 > Angle)
 8009a2a:	ed97 7a00 	vldr	s14, [r7]
 8009a2e:	edd7 7a05 	vldr	s15, [r7, #20]
 8009a32:	ee37 7a27 	vadd.f32	s14, s14, s15
 8009a36:	4b45      	ldr	r3, [pc, #276]	; (8009b4c <SlalomRight+0x2e4>)
 8009a38:	edd3 7a00 	vldr	s15, [r3]
 8009a3c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8009a40:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009a44:	dceb      	bgt.n	8009a1e <SlalomRight+0x1b6>
			}
#endif

			//printf("1\r\n");
	}
	AngularAcceleration = 0;
 8009a46:	4b3c      	ldr	r3, [pc, #240]	; (8009b38 <SlalomRight+0x2d0>)
 8009a48:	f04f 0200 	mov.w	r2, #0
 8009a4c:	601a      	str	r2, [r3, #0]
	AngularLeapsity = 0;
 8009a4e:	4b39      	ldr	r3, [pc, #228]	; (8009b34 <SlalomRight+0x2cc>)
 8009a50:	f04f 0200 	mov.w	r2, #0
 8009a54:	601a      	str	r2, [r3, #0]
	now_angv = AngularV;
 8009a56:	4b34      	ldr	r3, [pc, #208]	; (8009b28 <SlalomRight+0x2c0>)
 8009a58:	681b      	ldr	r3, [r3, #0]
 8009a5a:	60bb      	str	r3, [r7, #8]
	//alpha_flag = 0;

	while(start_angle + ang2 > Angle)
 8009a5c:	e006      	b.n	8009a6c <SlalomRight+0x204>
	{
			//velocity_ctrl_flag = 1;
			TargetAngularV = TargetAngularV;
 8009a5e:	4b34      	ldr	r3, [pc, #208]	; (8009b30 <SlalomRight+0x2c8>)
 8009a60:	681b      	ldr	r3, [r3, #0]
 8009a62:	4a33      	ldr	r2, [pc, #204]	; (8009b30 <SlalomRight+0x2c8>)
 8009a64:	6013      	str	r3, [r2, #0]
			TargetVelocity[BODY] = v_turn;
 8009a66:	4a35      	ldr	r2, [pc, #212]	; (8009b3c <SlalomRight+0x2d4>)
 8009a68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a6a:	6093      	str	r3, [r2, #8]
	while(start_angle + ang2 > Angle)
 8009a6c:	ed97 7a00 	vldr	s14, [r7]
 8009a70:	edd7 7a04 	vldr	s15, [r7, #16]
 8009a74:	ee37 7a27 	vadd.f32	s14, s14, s15
 8009a78:	4b34      	ldr	r3, [pc, #208]	; (8009b4c <SlalomRight+0x2e4>)
 8009a7a:	edd3 7a00 	vldr	s15, [r3]
 8009a7e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8009a82:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009a86:	dcea      	bgt.n	8009a5e <SlalomRight+0x1f6>

			}
#endif
	}

	now_angv = AngularV;
 8009a88:	4b27      	ldr	r3, [pc, #156]	; (8009b28 <SlalomRight+0x2c0>)
 8009a8a:	681b      	ldr	r3, [r3, #0]
 8009a8c:	60bb      	str	r3, [r7, #8]
	while( start_angle + ang3 > Angle)
 8009a8e:	e016      	b.n	8009abe <SlalomRight+0x256>
	{

			//velocity_ctrl_flag = 1;
			//alpha_flag = 2;
		//AngularLeapsity = -alalpha_turn;
			AngularAcceleration = -alpha_turn;
 8009a90:	edd7 7a06 	vldr	s15, [r7, #24]
 8009a94:	eef1 7a67 	vneg.f32	s15, s15
 8009a98:	4b27      	ldr	r3, [pc, #156]	; (8009b38 <SlalomRight+0x2d0>)
 8009a9a:	edc3 7a00 	vstr	s15, [r3]
			if(TargetAngularV < 0)
 8009a9e:	4b24      	ldr	r3, [pc, #144]	; (8009b30 <SlalomRight+0x2c8>)
 8009aa0:	edd3 7a00 	vldr	s15, [r3]
 8009aa4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8009aa8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009aac:	d504      	bpl.n	8009ab8 <SlalomRight+0x250>
			{
				TargetAngularV = 0;
 8009aae:	4b20      	ldr	r3, [pc, #128]	; (8009b30 <SlalomRight+0x2c8>)
 8009ab0:	f04f 0200 	mov.w	r2, #0
 8009ab4:	601a      	str	r2, [r3, #0]
				break;
 8009ab6:	e010      	b.n	8009ada <SlalomRight+0x272>
			}
			TargetVelocity[BODY] = v_turn;
 8009ab8:	4a20      	ldr	r2, [pc, #128]	; (8009b3c <SlalomRight+0x2d4>)
 8009aba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009abc:	6093      	str	r3, [r2, #8]
	while( start_angle + ang3 > Angle)
 8009abe:	ed97 7a00 	vldr	s14, [r7]
 8009ac2:	edd7 7a03 	vldr	s15, [r7, #12]
 8009ac6:	ee37 7a27 	vadd.f32	s14, s14, s15
 8009aca:	4b20      	ldr	r3, [pc, #128]	; (8009b4c <SlalomRight+0x2e4>)
 8009acc:	edd3 7a00 	vldr	s15, [r3]
 8009ad0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8009ad4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009ad8:	dcda      	bgt.n	8009a90 <SlalomRight+0x228>
			//printf("2\r\n");
	}
	//alpha_flag = 0;
	AngularAcceleration = 0;
 8009ada:	4b17      	ldr	r3, [pc, #92]	; (8009b38 <SlalomRight+0x2d0>)
 8009adc:	f04f 0200 	mov.w	r2, #0
 8009ae0:	601a      	str	r2, [r3, #0]
	AngularLeapsity = 0;
 8009ae2:	4b14      	ldr	r3, [pc, #80]	; (8009b34 <SlalomRight+0x2cc>)
 8009ae4:	f04f 0200 	mov.w	r2, #0
 8009ae8:	601a      	str	r2, [r3, #0]
	TargetAngularV = 0;
 8009aea:	4b11      	ldr	r3, [pc, #68]	; (8009b30 <SlalomRight+0x2c8>)
 8009aec:	f04f 0200 	mov.w	r2, #0
 8009af0:	601a      	str	r2, [r3, #0]
	Calc = SearchOrFast;
 8009af2:	4b17      	ldr	r3, [pc, #92]	; (8009b50 <SlalomRight+0x2e8>)
 8009af4:	681b      	ldr	r3, [r3, #0]
 8009af6:	4a17      	ldr	r2, [pc, #92]	; (8009b54 <SlalomRight+0x2ec>)
 8009af8:	6013      	str	r3, [r2, #0]
	now_pulse = TotalPulse[LEFT] + TotalPulse[RIGHT];
 8009afa:	4b0c      	ldr	r3, [pc, #48]	; (8009b2c <SlalomRight+0x2c4>)
 8009afc:	681a      	ldr	r2, [r3, #0]
 8009afe:	4b0b      	ldr	r3, [pc, #44]	; (8009b2c <SlalomRight+0x2c4>)
 8009b00:	685b      	ldr	r3, [r3, #4]
 8009b02:	4413      	add	r3, r2
 8009b04:	607b      	str	r3, [r7, #4]
	while( now_pulse + (2*fol/MM_PER_PULSE) > (TotalPulse[LEFT] + TotalPulse[RIGHT]) )
 8009b06:	e03c      	b.n	8009b82 <SlalomRight+0x31a>
 8009b08:	54442d18 	.word	0x54442d18
 8009b0c:	400921fb 	.word	0x400921fb
 8009b10:	23ca2666 	.word	0x23ca2666
 8009b14:	3f509268 	.word	0x3f509268
 8009b18:	20000000 	.word	0x20000000
 8009b1c:	20000768 	.word	0x20000768
 8009b20:	20000530 	.word	0x20000530
 8009b24:	40668000 	.word	0x40668000
 8009b28:	20000220 	.word	0x20000220
 8009b2c:	20000518 	.word	0x20000518
 8009b30:	200004f8 	.word	0x200004f8
 8009b34:	20000230 	.word	0x20000230
 8009b38:	2000022c 	.word	0x2000022c
 8009b3c:	200004e8 	.word	0x200004e8
 8009b40:	20000558 	.word	0x20000558
 8009b44:	43480000 	.word	0x43480000
 8009b48:	437a0000 	.word	0x437a0000
 8009b4c:	20000224 	.word	0x20000224
 8009b50:	20000b98 	.word	0x20000b98
 8009b54:	20000b9c 	.word	0x20000b9c
	{
			//velocity_ctrl_flag = 1;
			TargetAngularV = 0;
 8009b58:	4b33      	ldr	r3, [pc, #204]	; (8009c28 <SlalomRight+0x3c0>)
 8009b5a:	f04f 0200 	mov.w	r2, #0
 8009b5e:	601a      	str	r2, [r3, #0]
			TargetVelocity[BODY] = v_turn;
 8009b60:	4a32      	ldr	r2, [pc, #200]	; (8009c2c <SlalomRight+0x3c4>)
 8009b62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009b64:	6093      	str	r3, [r2, #8]
			//printf("2\r\n");

			//
			if(Calc == 0)
 8009b66:	4b32      	ldr	r3, [pc, #200]	; (8009c30 <SlalomRight+0x3c8>)
 8009b68:	681b      	ldr	r3, [r3, #0]
 8009b6a:	2b00      	cmp	r3, #0
 8009b6c:	d109      	bne.n	8009b82 <SlalomRight+0x31a>
			{
				wall_set();//
 8009b6e:	f001 fc95 	bl	800b49c <wall_set>
				//
				make_map(X_GOAL_LESSER, Y_GOAL_LESSER, 0x01);
 8009b72:	2201      	movs	r2, #1
 8009b74:	2103      	movs	r1, #3
 8009b76:	2005      	movs	r0, #5
 8009b78:	f001 fe02 	bl	800b780 <make_map>
				//UpdateWalkMap();
				//
				Calc = 1;
 8009b7c:	4b2c      	ldr	r3, [pc, #176]	; (8009c30 <SlalomRight+0x3c8>)
 8009b7e:	2201      	movs	r2, #1
 8009b80:	601a      	str	r2, [r3, #0]
	while( now_pulse + (2*fol/MM_PER_PULSE) > (TotalPulse[LEFT] + TotalPulse[RIGHT]) )
 8009b82:	6878      	ldr	r0, [r7, #4]
 8009b84:	f7fe fc06 	bl	8008394 <__aeabi_i2d>
 8009b88:	4604      	mov	r4, r0
 8009b8a:	460d      	mov	r5, r1
 8009b8c:	edd7 7a07 	vldr	s15, [r7, #28]
 8009b90:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8009b94:	ee17 0a90 	vmov	r0, s15
 8009b98:	f7fe fc0e 	bl	80083b8 <__aeabi_f2d>
 8009b9c:	a31e      	add	r3, pc, #120	; (adr r3, 8009c18 <SlalomRight+0x3b0>)
 8009b9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ba2:	f7fe fd8b 	bl	80086bc <__aeabi_ddiv>
 8009ba6:	4602      	mov	r2, r0
 8009ba8:	460b      	mov	r3, r1
 8009baa:	4620      	mov	r0, r4
 8009bac:	4629      	mov	r1, r5
 8009bae:	f7fe faa5 	bl	80080fc <__adddf3>
 8009bb2:	4603      	mov	r3, r0
 8009bb4:	460c      	mov	r4, r1
 8009bb6:	4625      	mov	r5, r4
 8009bb8:	461c      	mov	r4, r3
 8009bba:	4b1e      	ldr	r3, [pc, #120]	; (8009c34 <SlalomRight+0x3cc>)
 8009bbc:	681a      	ldr	r2, [r3, #0]
 8009bbe:	4b1d      	ldr	r3, [pc, #116]	; (8009c34 <SlalomRight+0x3cc>)
 8009bc0:	685b      	ldr	r3, [r3, #4]
 8009bc2:	4413      	add	r3, r2
 8009bc4:	4618      	mov	r0, r3
 8009bc6:	f7fe fbe5 	bl	8008394 <__aeabi_i2d>
 8009bca:	4602      	mov	r2, r0
 8009bcc:	460b      	mov	r3, r1
 8009bce:	4620      	mov	r0, r4
 8009bd0:	4629      	mov	r1, r5
 8009bd2:	f7fe fed9 	bl	8008988 <__aeabi_dcmpgt>
 8009bd6:	4603      	mov	r3, r0
 8009bd8:	2b00      	cmp	r3, #0
 8009bda:	d1bd      	bne.n	8009b58 <SlalomRight+0x2f0>
			}
	}
	TargetAngle += 90*M_PI/180;
 8009bdc:	4b16      	ldr	r3, [pc, #88]	; (8009c38 <SlalomRight+0x3d0>)
 8009bde:	681b      	ldr	r3, [r3, #0]
 8009be0:	4618      	mov	r0, r3
 8009be2:	f7fe fbe9 	bl	80083b8 <__aeabi_f2d>
 8009be6:	a30e      	add	r3, pc, #56	; (adr r3, 8009c20 <SlalomRight+0x3b8>)
 8009be8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009bec:	f7fe fa86 	bl	80080fc <__adddf3>
 8009bf0:	4603      	mov	r3, r0
 8009bf2:	460c      	mov	r4, r1
 8009bf4:	4618      	mov	r0, r3
 8009bf6:	4621      	mov	r1, r4
 8009bf8:	f7fe ff2e 	bl	8008a58 <__aeabi_d2f>
 8009bfc:	4602      	mov	r2, r0
 8009bfe:	4b0e      	ldr	r3, [pc, #56]	; (8009c38 <SlalomRight+0x3d0>)
 8009c00:	601a      	str	r2, [r3, #0]
	KeepPulse[BODY] += TotalPulse[BODY] - KeepPulse[BODY];
 8009c02:	4b0c      	ldr	r3, [pc, #48]	; (8009c34 <SlalomRight+0x3cc>)
 8009c04:	689b      	ldr	r3, [r3, #8]
 8009c06:	4a0d      	ldr	r2, [pc, #52]	; (8009c3c <SlalomRight+0x3d4>)
 8009c08:	6093      	str	r3, [r2, #8]
//	alpha = alpha_turnangleang1;
//	alpha = 0angleang2;
//	alpha = -alpha_turnangleang3;
//
//	folv_turn;
}
 8009c0a:	bf00      	nop
 8009c0c:	3728      	adds	r7, #40	; 0x28
 8009c0e:	46bd      	mov	sp, r7
 8009c10:	bdb0      	pop	{r4, r5, r7, pc}
 8009c12:	bf00      	nop
 8009c14:	f3af 8000 	nop.w
 8009c18:	23ca2666 	.word	0x23ca2666
 8009c1c:	3f509268 	.word	0x3f509268
 8009c20:	54442d18 	.word	0x54442d18
 8009c24:	3ff921fb 	.word	0x3ff921fb
 8009c28:	200004f8 	.word	0x200004f8
 8009c2c:	200004e8 	.word	0x200004e8
 8009c30:	20000b9c 	.word	0x20000b9c
 8009c34:	20000518 	.word	0x20000518
 8009c38:	20000514 	.word	0x20000514
 8009c3c:	2000054c 	.word	0x2000054c

08009c40 <SlalomLeft>:
void SlalomLeft()	//
{
 8009c40:	b5b0      	push	{r4, r5, r7, lr}
 8009c42:	b08a      	sub	sp, #40	; 0x28
 8009c44:	af00      	add	r7, sp, #0
	//
	//keep
	Pos.Act = slalom;
 8009c46:	4ba4      	ldr	r3, [pc, #656]	; (8009ed8 <SlalomLeft+0x298>)
 8009c48:	2202      	movs	r2, #2
 8009c4a:	711a      	strb	r2, [r3, #4]
	ControlWall();
 8009c4c:	f7ff fa6c 	bl	8009128 <ControlWall>
	//
	//

	// 

	float v_turn = ExploreVelocity;       //
 8009c50:	4ba2      	ldr	r3, [pc, #648]	; (8009edc <SlalomLeft+0x29c>)
 8009c52:	681b      	ldr	r3, [r3, #0]
 8009c54:	627b      	str	r3, [r7, #36]	; 0x24
	float pre = Sla.Pre;         //
 8009c56:	4ba2      	ldr	r3, [pc, #648]	; (8009ee0 <SlalomLeft+0x2a0>)
 8009c58:	681b      	ldr	r3, [r3, #0]
 8009c5a:	623b      	str	r3, [r7, #32]
	float fol = Sla.Fol;         //
 8009c5c:	4ba0      	ldr	r3, [pc, #640]	; (8009ee0 <SlalomLeft+0x2a0>)
 8009c5e:	685b      	ldr	r3, [r3, #4]
 8009c60:	61fb      	str	r3, [r7, #28]
	float alpha_turn = -Sla.Alpha;//046;//125;//16;//0.015*13;  //s
 8009c62:	4b9f      	ldr	r3, [pc, #636]	; (8009ee0 <SlalomLeft+0x2a0>)
 8009c64:	edd3 7a02 	vldr	s15, [r3, #8]
 8009c68:	eef1 7a67 	vneg.f32	s15, s15
 8009c6c:	edc7 7a06 	vstr	s15, [r7, #24]
	//float alalpha_turn = -Sla.Alalpha;
	float ang1 = Sla.Theta1*M_PI/180;         //0ang1
 8009c70:	4b9b      	ldr	r3, [pc, #620]	; (8009ee0 <SlalomLeft+0x2a0>)
 8009c72:	691b      	ldr	r3, [r3, #16]
 8009c74:	4618      	mov	r0, r3
 8009c76:	f7fe fb9f 	bl	80083b8 <__aeabi_f2d>
 8009c7a:	a393      	add	r3, pc, #588	; (adr r3, 8009ec8 <SlalomLeft+0x288>)
 8009c7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c80:	f7fe fbf2 	bl	8008468 <__aeabi_dmul>
 8009c84:	4603      	mov	r3, r0
 8009c86:	460c      	mov	r4, r1
 8009c88:	4618      	mov	r0, r3
 8009c8a:	4621      	mov	r1, r4
 8009c8c:	f04f 0200 	mov.w	r2, #0
 8009c90:	4b94      	ldr	r3, [pc, #592]	; (8009ee4 <SlalomLeft+0x2a4>)
 8009c92:	f7fe fd13 	bl	80086bc <__aeabi_ddiv>
 8009c96:	4603      	mov	r3, r0
 8009c98:	460c      	mov	r4, r1
 8009c9a:	4618      	mov	r0, r3
 8009c9c:	4621      	mov	r1, r4
 8009c9e:	f7fe fedb 	bl	8008a58 <__aeabi_d2f>
 8009ca2:	4603      	mov	r3, r0
 8009ca4:	617b      	str	r3, [r7, #20]
	float ang2 = Sla.Theta2*M_PI/180;         //ang1ang2
 8009ca6:	4b8e      	ldr	r3, [pc, #568]	; (8009ee0 <SlalomLeft+0x2a0>)
 8009ca8:	695b      	ldr	r3, [r3, #20]
 8009caa:	4618      	mov	r0, r3
 8009cac:	f7fe fb84 	bl	80083b8 <__aeabi_f2d>
 8009cb0:	a385      	add	r3, pc, #532	; (adr r3, 8009ec8 <SlalomLeft+0x288>)
 8009cb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009cb6:	f7fe fbd7 	bl	8008468 <__aeabi_dmul>
 8009cba:	4603      	mov	r3, r0
 8009cbc:	460c      	mov	r4, r1
 8009cbe:	4618      	mov	r0, r3
 8009cc0:	4621      	mov	r1, r4
 8009cc2:	f04f 0200 	mov.w	r2, #0
 8009cc6:	4b87      	ldr	r3, [pc, #540]	; (8009ee4 <SlalomLeft+0x2a4>)
 8009cc8:	f7fe fcf8 	bl	80086bc <__aeabi_ddiv>
 8009ccc:	4603      	mov	r3, r0
 8009cce:	460c      	mov	r4, r1
 8009cd0:	4618      	mov	r0, r3
 8009cd2:	4621      	mov	r1, r4
 8009cd4:	f7fe fec0 	bl	8008a58 <__aeabi_d2f>
 8009cd8:	4603      	mov	r3, r0
 8009cda:	613b      	str	r3, [r7, #16]
	float ang3 = Sla.Theta3*M_PI/180;         //ang2ang3
 8009cdc:	4b80      	ldr	r3, [pc, #512]	; (8009ee0 <SlalomLeft+0x2a0>)
 8009cde:	699b      	ldr	r3, [r3, #24]
 8009ce0:	4618      	mov	r0, r3
 8009ce2:	f7fe fb69 	bl	80083b8 <__aeabi_f2d>
 8009ce6:	a378      	add	r3, pc, #480	; (adr r3, 8009ec8 <SlalomLeft+0x288>)
 8009ce8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009cec:	f7fe fbbc 	bl	8008468 <__aeabi_dmul>
 8009cf0:	4603      	mov	r3, r0
 8009cf2:	460c      	mov	r4, r1
 8009cf4:	4618      	mov	r0, r3
 8009cf6:	4621      	mov	r1, r4
 8009cf8:	f04f 0200 	mov.w	r2, #0
 8009cfc:	4b79      	ldr	r3, [pc, #484]	; (8009ee4 <SlalomLeft+0x2a4>)
 8009cfe:	f7fe fcdd 	bl	80086bc <__aeabi_ddiv>
 8009d02:	4603      	mov	r3, r0
 8009d04:	460c      	mov	r4, r1
 8009d06:	4618      	mov	r0, r3
 8009d08:	4621      	mov	r1, r4
 8009d0a:	f7fe fea5 	bl	8008a58 <__aeabi_d2f>
 8009d0e:	4603      	mov	r3, r0
 8009d10:	60fb      	str	r3, [r7, #12]
	//

	int now_pulse;
	//if
	//static0
	now_pulse = TotalPulse[LEFT] + TotalPulse[RIGHT];	//
 8009d12:	4b75      	ldr	r3, [pc, #468]	; (8009ee8 <SlalomLeft+0x2a8>)
 8009d14:	681a      	ldr	r2, [r3, #0]
 8009d16:	4b74      	ldr	r3, [pc, #464]	; (8009ee8 <SlalomLeft+0x2a8>)
 8009d18:	685b      	ldr	r3, [r3, #4]
 8009d1a:	4413      	add	r3, r2
 8009d1c:	60bb      	str	r3, [r7, #8]
	if (getFrontWall() == WALL/**/)
 8009d1e:	f7ff fd49 	bl	80097b4 <getFrontWall>
 8009d22:	4603      	mov	r3, r0
 8009d24:	2b01      	cmp	r3, #1
 8009d26:	d12f      	bne.n	8009d88 <SlalomLeft+0x148>
	{
		while(Photo[FL] < 200 || Photo[FR] < 250/**/)
 8009d28:	e00e      	b.n	8009d48 <SlalomLeft+0x108>
		{
			TargetAngularV = 0;
 8009d2a:	4b70      	ldr	r3, [pc, #448]	; (8009eec <SlalomLeft+0x2ac>)
 8009d2c:	f04f 0200 	mov.w	r2, #0
 8009d30:	601a      	str	r2, [r3, #0]
			AngularLeapsity = 0;
 8009d32:	4b6f      	ldr	r3, [pc, #444]	; (8009ef0 <SlalomLeft+0x2b0>)
 8009d34:	f04f 0200 	mov.w	r2, #0
 8009d38:	601a      	str	r2, [r3, #0]
			AngularAcceleration = 0;
 8009d3a:	4b6e      	ldr	r3, [pc, #440]	; (8009ef4 <SlalomLeft+0x2b4>)
 8009d3c:	f04f 0200 	mov.w	r2, #0
 8009d40:	601a      	str	r2, [r3, #0]
			TargetVelocity[BODY] = v_turn;
 8009d42:	4a6d      	ldr	r2, [pc, #436]	; (8009ef8 <SlalomLeft+0x2b8>)
 8009d44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009d46:	6093      	str	r3, [r2, #8]
		while(Photo[FL] < 200 || Photo[FR] < 250/**/)
 8009d48:	4b6c      	ldr	r3, [pc, #432]	; (8009efc <SlalomLeft+0x2bc>)
 8009d4a:	edd3 7a00 	vldr	s15, [r3]
 8009d4e:	ed9f 7a6c 	vldr	s14, [pc, #432]	; 8009f00 <SlalomLeft+0x2c0>
 8009d52:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009d56:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009d5a:	d4e6      	bmi.n	8009d2a <SlalomLeft+0xea>
 8009d5c:	4b67      	ldr	r3, [pc, #412]	; (8009efc <SlalomLeft+0x2bc>)
 8009d5e:	edd3 7a03 	vldr	s15, [r3, #12]
 8009d62:	ed9f 7a68 	vldr	s14, [pc, #416]	; 8009f04 <SlalomLeft+0x2c4>
 8009d66:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009d6a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009d6e:	d4dc      	bmi.n	8009d2a <SlalomLeft+0xea>
 8009d70:	e037      	b.n	8009de2 <SlalomLeft+0x1a2>
	else//
	{
		while( now_pulse + (2*pre/MM_PER_PULSE) > (TotalPulse[LEFT] + TotalPulse[RIGHT]) ) //
		{
				//velocity_ctrl_flag = 1;
				TargetAngularV = 0;
 8009d72:	4b5e      	ldr	r3, [pc, #376]	; (8009eec <SlalomLeft+0x2ac>)
 8009d74:	f04f 0200 	mov.w	r2, #0
 8009d78:	601a      	str	r2, [r3, #0]
				AngularAcceleration = 0;
 8009d7a:	4b5e      	ldr	r3, [pc, #376]	; (8009ef4 <SlalomLeft+0x2b4>)
 8009d7c:	f04f 0200 	mov.w	r2, #0
 8009d80:	601a      	str	r2, [r3, #0]
				TargetVelocity[BODY] = v_turn;
 8009d82:	4a5d      	ldr	r2, [pc, #372]	; (8009ef8 <SlalomLeft+0x2b8>)
 8009d84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009d86:	6093      	str	r3, [r2, #8]
		while( now_pulse + (2*pre/MM_PER_PULSE) > (TotalPulse[LEFT] + TotalPulse[RIGHT]) ) //
 8009d88:	68b8      	ldr	r0, [r7, #8]
 8009d8a:	f7fe fb03 	bl	8008394 <__aeabi_i2d>
 8009d8e:	4604      	mov	r4, r0
 8009d90:	460d      	mov	r5, r1
 8009d92:	edd7 7a08 	vldr	s15, [r7, #32]
 8009d96:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8009d9a:	ee17 0a90 	vmov	r0, s15
 8009d9e:	f7fe fb0b 	bl	80083b8 <__aeabi_f2d>
 8009da2:	a34b      	add	r3, pc, #300	; (adr r3, 8009ed0 <SlalomLeft+0x290>)
 8009da4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009da8:	f7fe fc88 	bl	80086bc <__aeabi_ddiv>
 8009dac:	4602      	mov	r2, r0
 8009dae:	460b      	mov	r3, r1
 8009db0:	4620      	mov	r0, r4
 8009db2:	4629      	mov	r1, r5
 8009db4:	f7fe f9a2 	bl	80080fc <__adddf3>
 8009db8:	4603      	mov	r3, r0
 8009dba:	460c      	mov	r4, r1
 8009dbc:	4625      	mov	r5, r4
 8009dbe:	461c      	mov	r4, r3
 8009dc0:	4b49      	ldr	r3, [pc, #292]	; (8009ee8 <SlalomLeft+0x2a8>)
 8009dc2:	681a      	ldr	r2, [r3, #0]
 8009dc4:	4b48      	ldr	r3, [pc, #288]	; (8009ee8 <SlalomLeft+0x2a8>)
 8009dc6:	685b      	ldr	r3, [r3, #4]
 8009dc8:	4413      	add	r3, r2
 8009dca:	4618      	mov	r0, r3
 8009dcc:	f7fe fae2 	bl	8008394 <__aeabi_i2d>
 8009dd0:	4602      	mov	r2, r0
 8009dd2:	460b      	mov	r3, r1
 8009dd4:	4620      	mov	r0, r4
 8009dd6:	4629      	mov	r1, r5
 8009dd8:	f7fe fdd6 	bl	8008988 <__aeabi_dcmpgt>
 8009ddc:	4603      	mov	r3, r0
 8009dde:	2b00      	cmp	r3, #0
 8009de0:	d1c7      	bne.n	8009d72 <SlalomLeft+0x132>
				////printf("1\r\n");
		}
	}


	float start_angle = Angle;
 8009de2:	4b49      	ldr	r3, [pc, #292]	; (8009f08 <SlalomLeft+0x2c8>)
 8009de4:	681b      	ldr	r3, [r3, #0]
 8009de6:	607b      	str	r3, [r7, #4]
	while(start_angle - ang1 < Angle)
 8009de8:	e005      	b.n	8009df6 <SlalomLeft+0x1b6>

			//velocity_ctrl_flag = 1;
			//
			//alpha_flag = 1;
			//AngularLeapsity = alalpha_turn;
			AngularAcceleration = alpha_turn;
 8009dea:	4a42      	ldr	r2, [pc, #264]	; (8009ef4 <SlalomLeft+0x2b4>)
 8009dec:	69bb      	ldr	r3, [r7, #24]
 8009dee:	6013      	str	r3, [r2, #0]
			TargetVelocity[BODY] = v_turn;
 8009df0:	4a41      	ldr	r2, [pc, #260]	; (8009ef8 <SlalomLeft+0x2b8>)
 8009df2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009df4:	6093      	str	r3, [r2, #8]
	while(start_angle - ang1 < Angle)
 8009df6:	ed97 7a01 	vldr	s14, [r7, #4]
 8009dfa:	edd7 7a05 	vldr	s15, [r7, #20]
 8009dfe:	ee37 7a67 	vsub.f32	s14, s14, s15
 8009e02:	4b41      	ldr	r3, [pc, #260]	; (8009f08 <SlalomLeft+0x2c8>)
 8009e04:	edd3 7a00 	vldr	s15, [r3]
 8009e08:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8009e0c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009e10:	d4eb      	bmi.n	8009dea <SlalomLeft+0x1aa>

			//printf("1\r\n");
	}
	AngularAcceleration = 0;
 8009e12:	4b38      	ldr	r3, [pc, #224]	; (8009ef4 <SlalomLeft+0x2b4>)
 8009e14:	f04f 0200 	mov.w	r2, #0
 8009e18:	601a      	str	r2, [r3, #0]
	AngularLeapsity = 0;
 8009e1a:	4b35      	ldr	r3, [pc, #212]	; (8009ef0 <SlalomLeft+0x2b0>)
 8009e1c:	f04f 0200 	mov.w	r2, #0
 8009e20:	601a      	str	r2, [r3, #0]
	//alpha_flag = 0;

	while(start_angle - ang2 < Angle)
 8009e22:	e006      	b.n	8009e32 <SlalomLeft+0x1f2>
	{
			//velocity_ctrl_flag = 1;
			TargetAngularV = TargetAngularV;
 8009e24:	4b31      	ldr	r3, [pc, #196]	; (8009eec <SlalomLeft+0x2ac>)
 8009e26:	681b      	ldr	r3, [r3, #0]
 8009e28:	4a30      	ldr	r2, [pc, #192]	; (8009eec <SlalomLeft+0x2ac>)
 8009e2a:	6013      	str	r3, [r2, #0]
			TargetVelocity[BODY] = v_turn;
 8009e2c:	4a32      	ldr	r2, [pc, #200]	; (8009ef8 <SlalomLeft+0x2b8>)
 8009e2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009e30:	6093      	str	r3, [r2, #8]
	while(start_angle - ang2 < Angle)
 8009e32:	ed97 7a01 	vldr	s14, [r7, #4]
 8009e36:	edd7 7a04 	vldr	s15, [r7, #16]
 8009e3a:	ee37 7a67 	vsub.f32	s14, s14, s15
 8009e3e:	4b32      	ldr	r3, [pc, #200]	; (8009f08 <SlalomLeft+0x2c8>)
 8009e40:	edd3 7a00 	vldr	s15, [r3]
 8009e44:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8009e48:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009e4c:	d4ea      	bmi.n	8009e24 <SlalomLeft+0x1e4>
			////printf("\r\n");
	}

	while( start_angle - ang3 < Angle)
 8009e4e:	e016      	b.n	8009e7e <SlalomLeft+0x23e>
	{

			//velocity_ctrl_flag = 1;
			//alpha_flag = 2;
		//AngularLeapsity = -alalpha_turn;
			AngularAcceleration = -alpha_turn;
 8009e50:	edd7 7a06 	vldr	s15, [r7, #24]
 8009e54:	eef1 7a67 	vneg.f32	s15, s15
 8009e58:	4b26      	ldr	r3, [pc, #152]	; (8009ef4 <SlalomLeft+0x2b4>)
 8009e5a:	edc3 7a00 	vstr	s15, [r3]
			if(TargetAngularV > 0)
 8009e5e:	4b23      	ldr	r3, [pc, #140]	; (8009eec <SlalomLeft+0x2ac>)
 8009e60:	edd3 7a00 	vldr	s15, [r3]
 8009e64:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8009e68:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009e6c:	dd04      	ble.n	8009e78 <SlalomLeft+0x238>
			{
				TargetAngularV = 0;
 8009e6e:	4b1f      	ldr	r3, [pc, #124]	; (8009eec <SlalomLeft+0x2ac>)
 8009e70:	f04f 0200 	mov.w	r2, #0
 8009e74:	601a      	str	r2, [r3, #0]
				break;
 8009e76:	e010      	b.n	8009e9a <SlalomLeft+0x25a>
			}
			TargetVelocity[BODY] = v_turn;
 8009e78:	4a1f      	ldr	r2, [pc, #124]	; (8009ef8 <SlalomLeft+0x2b8>)
 8009e7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009e7c:	6093      	str	r3, [r2, #8]
	while( start_angle - ang3 < Angle)
 8009e7e:	ed97 7a01 	vldr	s14, [r7, #4]
 8009e82:	edd7 7a03 	vldr	s15, [r7, #12]
 8009e86:	ee37 7a67 	vsub.f32	s14, s14, s15
 8009e8a:	4b1f      	ldr	r3, [pc, #124]	; (8009f08 <SlalomLeft+0x2c8>)
 8009e8c:	edd3 7a00 	vldr	s15, [r3]
 8009e90:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8009e94:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009e98:	d4da      	bmi.n	8009e50 <SlalomLeft+0x210>
			//printf("2\r\n");
	}
	//alpha_flag = 0;
	AngularAcceleration = 0;
 8009e9a:	4b16      	ldr	r3, [pc, #88]	; (8009ef4 <SlalomLeft+0x2b4>)
 8009e9c:	f04f 0200 	mov.w	r2, #0
 8009ea0:	601a      	str	r2, [r3, #0]
	AngularLeapsity = 0;
 8009ea2:	4b13      	ldr	r3, [pc, #76]	; (8009ef0 <SlalomLeft+0x2b0>)
 8009ea4:	f04f 0200 	mov.w	r2, #0
 8009ea8:	601a      	str	r2, [r3, #0]
	TargetAngularV = 0;
 8009eaa:	4b10      	ldr	r3, [pc, #64]	; (8009eec <SlalomLeft+0x2ac>)
 8009eac:	f04f 0200 	mov.w	r2, #0
 8009eb0:	601a      	str	r2, [r3, #0]
	Calc = SearchOrFast;
 8009eb2:	4b16      	ldr	r3, [pc, #88]	; (8009f0c <SlalomLeft+0x2cc>)
 8009eb4:	681b      	ldr	r3, [r3, #0]
 8009eb6:	4a16      	ldr	r2, [pc, #88]	; (8009f10 <SlalomLeft+0x2d0>)
 8009eb8:	6013      	str	r3, [r2, #0]
	now_pulse = TotalPulse[LEFT] + TotalPulse[RIGHT];
 8009eba:	4b0b      	ldr	r3, [pc, #44]	; (8009ee8 <SlalomLeft+0x2a8>)
 8009ebc:	681a      	ldr	r2, [r3, #0]
 8009ebe:	4b0a      	ldr	r3, [pc, #40]	; (8009ee8 <SlalomLeft+0x2a8>)
 8009ec0:	685b      	ldr	r3, [r3, #4]
 8009ec2:	4413      	add	r3, r2
 8009ec4:	60bb      	str	r3, [r7, #8]
	while( now_pulse + (2*fol/MM_PER_PULSE) > (TotalPulse[LEFT] + TotalPulse[RIGHT]) )
 8009ec6:	e03a      	b.n	8009f3e <SlalomLeft+0x2fe>
 8009ec8:	54442d18 	.word	0x54442d18
 8009ecc:	400921fb 	.word	0x400921fb
 8009ed0:	23ca2666 	.word	0x23ca2666
 8009ed4:	3f509268 	.word	0x3f509268
 8009ed8:	20000000 	.word	0x20000000
 8009edc:	20000768 	.word	0x20000768
 8009ee0:	20000530 	.word	0x20000530
 8009ee4:	40668000 	.word	0x40668000
 8009ee8:	20000518 	.word	0x20000518
 8009eec:	200004f8 	.word	0x200004f8
 8009ef0:	20000230 	.word	0x20000230
 8009ef4:	2000022c 	.word	0x2000022c
 8009ef8:	200004e8 	.word	0x200004e8
 8009efc:	20000558 	.word	0x20000558
 8009f00:	43480000 	.word	0x43480000
 8009f04:	437a0000 	.word	0x437a0000
 8009f08:	20000224 	.word	0x20000224
 8009f0c:	20000b98 	.word	0x20000b98
 8009f10:	20000b9c 	.word	0x20000b9c
	{
			//velocity_ctrl_flag = 1;
			TargetAngularV = 0;
 8009f14:	4b32      	ldr	r3, [pc, #200]	; (8009fe0 <SlalomLeft+0x3a0>)
 8009f16:	f04f 0200 	mov.w	r2, #0
 8009f1a:	601a      	str	r2, [r3, #0]
			TargetVelocity[BODY] = v_turn;
 8009f1c:	4a31      	ldr	r2, [pc, #196]	; (8009fe4 <SlalomLeft+0x3a4>)
 8009f1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009f20:	6093      	str	r3, [r2, #8]
			//printf("2\r\n");
			if(Calc == 0)
 8009f22:	4b31      	ldr	r3, [pc, #196]	; (8009fe8 <SlalomLeft+0x3a8>)
 8009f24:	681b      	ldr	r3, [r3, #0]
 8009f26:	2b00      	cmp	r3, #0
 8009f28:	d109      	bne.n	8009f3e <SlalomLeft+0x2fe>
			{
				wall_set();//
 8009f2a:	f001 fab7 	bl	800b49c <wall_set>
				//
				make_map(X_GOAL_LESSER, Y_GOAL_LESSER, 0x01);
 8009f2e:	2201      	movs	r2, #1
 8009f30:	2103      	movs	r1, #3
 8009f32:	2005      	movs	r0, #5
 8009f34:	f001 fc24 	bl	800b780 <make_map>
				//UpdateWalkMap();
				//
				Calc = 1;
 8009f38:	4b2b      	ldr	r3, [pc, #172]	; (8009fe8 <SlalomLeft+0x3a8>)
 8009f3a:	2201      	movs	r2, #1
 8009f3c:	601a      	str	r2, [r3, #0]
	while( now_pulse + (2*fol/MM_PER_PULSE) > (TotalPulse[LEFT] + TotalPulse[RIGHT]) )
 8009f3e:	68b8      	ldr	r0, [r7, #8]
 8009f40:	f7fe fa28 	bl	8008394 <__aeabi_i2d>
 8009f44:	4604      	mov	r4, r0
 8009f46:	460d      	mov	r5, r1
 8009f48:	edd7 7a07 	vldr	s15, [r7, #28]
 8009f4c:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8009f50:	ee17 0a90 	vmov	r0, s15
 8009f54:	f7fe fa30 	bl	80083b8 <__aeabi_f2d>
 8009f58:	a31d      	add	r3, pc, #116	; (adr r3, 8009fd0 <SlalomLeft+0x390>)
 8009f5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f5e:	f7fe fbad 	bl	80086bc <__aeabi_ddiv>
 8009f62:	4602      	mov	r2, r0
 8009f64:	460b      	mov	r3, r1
 8009f66:	4620      	mov	r0, r4
 8009f68:	4629      	mov	r1, r5
 8009f6a:	f7fe f8c7 	bl	80080fc <__adddf3>
 8009f6e:	4603      	mov	r3, r0
 8009f70:	460c      	mov	r4, r1
 8009f72:	4625      	mov	r5, r4
 8009f74:	461c      	mov	r4, r3
 8009f76:	4b1d      	ldr	r3, [pc, #116]	; (8009fec <SlalomLeft+0x3ac>)
 8009f78:	681a      	ldr	r2, [r3, #0]
 8009f7a:	4b1c      	ldr	r3, [pc, #112]	; (8009fec <SlalomLeft+0x3ac>)
 8009f7c:	685b      	ldr	r3, [r3, #4]
 8009f7e:	4413      	add	r3, r2
 8009f80:	4618      	mov	r0, r3
 8009f82:	f7fe fa07 	bl	8008394 <__aeabi_i2d>
 8009f86:	4602      	mov	r2, r0
 8009f88:	460b      	mov	r3, r1
 8009f8a:	4620      	mov	r0, r4
 8009f8c:	4629      	mov	r1, r5
 8009f8e:	f7fe fcfb 	bl	8008988 <__aeabi_dcmpgt>
 8009f92:	4603      	mov	r3, r0
 8009f94:	2b00      	cmp	r3, #0
 8009f96:	d1bd      	bne.n	8009f14 <SlalomLeft+0x2d4>
			}
	}
	TargetAngle += -90*M_PI/180;
 8009f98:	4b15      	ldr	r3, [pc, #84]	; (8009ff0 <SlalomLeft+0x3b0>)
 8009f9a:	681b      	ldr	r3, [r3, #0]
 8009f9c:	4618      	mov	r0, r3
 8009f9e:	f7fe fa0b 	bl	80083b8 <__aeabi_f2d>
 8009fa2:	a30d      	add	r3, pc, #52	; (adr r3, 8009fd8 <SlalomLeft+0x398>)
 8009fa4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009fa8:	f7fe f8a6 	bl	80080f8 <__aeabi_dsub>
 8009fac:	4603      	mov	r3, r0
 8009fae:	460c      	mov	r4, r1
 8009fb0:	4618      	mov	r0, r3
 8009fb2:	4621      	mov	r1, r4
 8009fb4:	f7fe fd50 	bl	8008a58 <__aeabi_d2f>
 8009fb8:	4602      	mov	r2, r0
 8009fba:	4b0d      	ldr	r3, [pc, #52]	; (8009ff0 <SlalomLeft+0x3b0>)
 8009fbc:	601a      	str	r2, [r3, #0]
	KeepPulse[BODY] += TotalPulse[BODY] - KeepPulse[BODY];
 8009fbe:	4b0b      	ldr	r3, [pc, #44]	; (8009fec <SlalomLeft+0x3ac>)
 8009fc0:	689b      	ldr	r3, [r3, #8]
 8009fc2:	4a0c      	ldr	r2, [pc, #48]	; (8009ff4 <SlalomLeft+0x3b4>)
 8009fc4:	6093      	str	r3, [r2, #8]
//	alpha = alpha_turnangleang1;
//	alpha = 0angleang2;
//	alpha = -alpha_turnangleang3;
//
//	folv_turn;
}
 8009fc6:	bf00      	nop
 8009fc8:	3728      	adds	r7, #40	; 0x28
 8009fca:	46bd      	mov	sp, r7
 8009fcc:	bdb0      	pop	{r4, r5, r7, pc}
 8009fce:	bf00      	nop
 8009fd0:	23ca2666 	.word	0x23ca2666
 8009fd4:	3f509268 	.word	0x3f509268
 8009fd8:	54442d18 	.word	0x54442d18
 8009fdc:	3ff921fb 	.word	0x3ff921fb
 8009fe0:	200004f8 	.word	0x200004f8
 8009fe4:	200004e8 	.word	0x200004e8
 8009fe8:	20000b9c 	.word	0x20000b9c
 8009fec:	20000518 	.word	0x20000518
 8009ff0:	20000514 	.word	0x20000514
 8009ff4:	2000054c 	.word	0x2000054c

08009ff8 <Accel>:
//
void Accel(float add_distance, float explore_speed)
{
 8009ff8:	b5b0      	push	{r4, r5, r7, lr}
 8009ffa:	b084      	sub	sp, #16
 8009ffc:	af00      	add	r7, sp, #0
 8009ffe:	ed87 0a01 	vstr	s0, [r7, #4]
 800a002:	edc7 0a00 	vstr	s1, [r7]
	Pos.Act = accel;
 800a006:	4b56      	ldr	r3, [pc, #344]	; (800a160 <Accel+0x168>)
 800a008:	2200      	movs	r2, #0
 800a00a:	711a      	strb	r2, [r3, #4]
	ControlWall();
 800a00c:	f7ff f88c 	bl	8009128 <ControlWall>
	TargetAngularV = 0;
 800a010:	4b54      	ldr	r3, [pc, #336]	; (800a164 <Accel+0x16c>)
 800a012:	f04f 0200 	mov.w	r2, #0
 800a016:	601a      	str	r2, [r3, #0]
	float additional_speed=0;
 800a018:	f04f 0300 	mov.w	r3, #0
 800a01c:	60fb      	str	r3, [r7, #12]
	additional_speed = explore_speed - CurrentVelocity[BODY];
 800a01e:	4b52      	ldr	r3, [pc, #328]	; (800a168 <Accel+0x170>)
 800a020:	edd3 7a02 	vldr	s15, [r3, #8]
 800a024:	ed97 7a00 	vldr	s14, [r7]
 800a028:	ee77 7a67 	vsub.f32	s15, s14, s15
 800a02c:	edc7 7a03 	vstr	s15, [r7, #12]
	// =  - 
	//0
	 //TotalPulse[BODY];
	Acceleration = T1*additional_speed*additional_speed / (2*add_distance);
 800a030:	edd7 7a03 	vldr	s15, [r7, #12]
 800a034:	ed9f 7a4d 	vldr	s14, [pc, #308]	; 800a16c <Accel+0x174>
 800a038:	ee27 7a87 	vmul.f32	s14, s15, s14
 800a03c:	edd7 7a03 	vldr	s15, [r7, #12]
 800a040:	ee67 6a27 	vmul.f32	s13, s14, s15
 800a044:	edd7 7a01 	vldr	s15, [r7, #4]
 800a048:	ee37 7aa7 	vadd.f32	s14, s15, s15
 800a04c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a050:	4b47      	ldr	r3, [pc, #284]	; (800a170 <Accel+0x178>)
 800a052:	edc3 7a00 	vstr	s15, [r3]
	WallWarn();
 800a056:	f7ff f85b 	bl	8009110 <WallWarn>
	//printf("%d, %d\r\n",VelocityLeftOut,VelocityRightOut);
	int target_pulse = (int)(2*add_distance/MM_PER_PULSE);
 800a05a:	edd7 7a01 	vldr	s15, [r7, #4]
 800a05e:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800a062:	ee17 0a90 	vmov	r0, s15
 800a066:	f7fe f9a7 	bl	80083b8 <__aeabi_f2d>
 800a06a:	a339      	add	r3, pc, #228	; (adr r3, 800a150 <Accel+0x158>)
 800a06c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a070:	f7fe fb24 	bl	80086bc <__aeabi_ddiv>
 800a074:	4603      	mov	r3, r0
 800a076:	460c      	mov	r4, r1
 800a078:	4618      	mov	r0, r3
 800a07a:	4621      	mov	r1, r4
 800a07c:	f7fe fca4 	bl	80089c8 <__aeabi_d2iz>
 800a080:	4603      	mov	r3, r0
 800a082:	60bb      	str	r3, [r7, #8]

	//printf("%f, %f, %f\r\n",CurrentVelocity[LEFT],CurrentVelocity[RIGHT], Acceleration);
	//45mm90mm15000
	//90mm060000
	Calc = SearchOrFast;//Fast1
 800a084:	4b3b      	ldr	r3, [pc, #236]	; (800a174 <Accel+0x17c>)
 800a086:	681b      	ldr	r3, [r3, #0]
 800a088:	4a3b      	ldr	r2, [pc, #236]	; (800a178 <Accel+0x180>)
 800a08a:	6013      	str	r3, [r2, #0]
	while( ( KeepPulse[BODY] + target_pulse) > ( TotalPulse[BODY] ) )
 800a08c:	e035      	b.n	800a0fa <Accel+0x102>
	{
		if(KeepPulse[BODY] + (target_pulse*0.80) < TotalPulse[BODY] && Calc == 0)
 800a08e:	4b3b      	ldr	r3, [pc, #236]	; (800a17c <Accel+0x184>)
 800a090:	689b      	ldr	r3, [r3, #8]
 800a092:	4618      	mov	r0, r3
 800a094:	f7fe f97e 	bl	8008394 <__aeabi_i2d>
 800a098:	4604      	mov	r4, r0
 800a09a:	460d      	mov	r5, r1
 800a09c:	68b8      	ldr	r0, [r7, #8]
 800a09e:	f7fe f979 	bl	8008394 <__aeabi_i2d>
 800a0a2:	a32d      	add	r3, pc, #180	; (adr r3, 800a158 <Accel+0x160>)
 800a0a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a0a8:	f7fe f9de 	bl	8008468 <__aeabi_dmul>
 800a0ac:	4602      	mov	r2, r0
 800a0ae:	460b      	mov	r3, r1
 800a0b0:	4620      	mov	r0, r4
 800a0b2:	4629      	mov	r1, r5
 800a0b4:	f7fe f822 	bl	80080fc <__adddf3>
 800a0b8:	4603      	mov	r3, r0
 800a0ba:	460c      	mov	r4, r1
 800a0bc:	4625      	mov	r5, r4
 800a0be:	461c      	mov	r4, r3
 800a0c0:	4b2f      	ldr	r3, [pc, #188]	; (800a180 <Accel+0x188>)
 800a0c2:	689b      	ldr	r3, [r3, #8]
 800a0c4:	4618      	mov	r0, r3
 800a0c6:	f7fe f965 	bl	8008394 <__aeabi_i2d>
 800a0ca:	4602      	mov	r2, r0
 800a0cc:	460b      	mov	r3, r1
 800a0ce:	4620      	mov	r0, r4
 800a0d0:	4629      	mov	r1, r5
 800a0d2:	f7fe fc3b 	bl	800894c <__aeabi_dcmplt>
 800a0d6:	4603      	mov	r3, r0
 800a0d8:	2b00      	cmp	r3, #0
 800a0da:	d100      	bne.n	800a0de <Accel+0xe6>
 800a0dc:	e00d      	b.n	800a0fa <Accel+0x102>
 800a0de:	4b26      	ldr	r3, [pc, #152]	; (800a178 <Accel+0x180>)
 800a0e0:	681b      	ldr	r3, [r3, #0]
 800a0e2:	2b00      	cmp	r3, #0
 800a0e4:	d109      	bne.n	800a0fa <Accel+0x102>
		{
			wall_set();//
 800a0e6:	f001 f9d9 	bl	800b49c <wall_set>
			//
			make_map(X_GOAL_LESSER, Y_GOAL_LESSER, 0x01);
 800a0ea:	2201      	movs	r2, #1
 800a0ec:	2103      	movs	r1, #3
 800a0ee:	2005      	movs	r0, #5
 800a0f0:	f001 fb46 	bl	800b780 <make_map>
			//UpdateWalkMap();
			//
			Calc = 1;
 800a0f4:	4b20      	ldr	r3, [pc, #128]	; (800a178 <Accel+0x180>)
 800a0f6:	2201      	movs	r2, #1
 800a0f8:	601a      	str	r2, [r3, #0]
	while( ( KeepPulse[BODY] + target_pulse) > ( TotalPulse[BODY] ) )
 800a0fa:	4b20      	ldr	r3, [pc, #128]	; (800a17c <Accel+0x184>)
 800a0fc:	689a      	ldr	r2, [r3, #8]
 800a0fe:	68bb      	ldr	r3, [r7, #8]
 800a100:	441a      	add	r2, r3
 800a102:	4b1f      	ldr	r3, [pc, #124]	; (800a180 <Accel+0x188>)
 800a104:	689b      	ldr	r3, [r3, #8]
 800a106:	429a      	cmp	r2, r3
 800a108:	dcc1      	bgt.n	800a08e <Accel+0x96>
			InitPulse((int*)(&(TIM4->CNT)), INITIAL_PULSE);
			KeepCounter[RIGHT] = INITIAL_PULSE;
		}
#endif
	}
	Acceleration = 0;
 800a10a:	4b19      	ldr	r3, [pc, #100]	; (800a170 <Accel+0x178>)
 800a10c:	f04f 0200 	mov.w	r2, #0
 800a110:	601a      	str	r2, [r3, #0]
	//

	KeepPulse[BODY] += target_pulse;
 800a112:	4b1a      	ldr	r3, [pc, #104]	; (800a17c <Accel+0x184>)
 800a114:	689a      	ldr	r2, [r3, #8]
 800a116:	68bb      	ldr	r3, [r7, #8]
 800a118:	4413      	add	r3, r2
 800a11a:	4a18      	ldr	r2, [pc, #96]	; (800a17c <Accel+0x184>)
 800a11c:	6093      	str	r3, [r2, #8]
	KeepPulse[LEFT] += target_pulse/2;
 800a11e:	4b17      	ldr	r3, [pc, #92]	; (800a17c <Accel+0x184>)
 800a120:	681a      	ldr	r2, [r3, #0]
 800a122:	68bb      	ldr	r3, [r7, #8]
 800a124:	0fd9      	lsrs	r1, r3, #31
 800a126:	440b      	add	r3, r1
 800a128:	105b      	asrs	r3, r3, #1
 800a12a:	4413      	add	r3, r2
 800a12c:	4a13      	ldr	r2, [pc, #76]	; (800a17c <Accel+0x184>)
 800a12e:	6013      	str	r3, [r2, #0]
	KeepPulse[RIGHT] += target_pulse/2;
 800a130:	4b12      	ldr	r3, [pc, #72]	; (800a17c <Accel+0x184>)
 800a132:	685a      	ldr	r2, [r3, #4]
 800a134:	68bb      	ldr	r3, [r7, #8]
 800a136:	0fd9      	lsrs	r1, r3, #31
 800a138:	440b      	add	r3, r1
 800a13a:	105b      	asrs	r3, r3, #1
 800a13c:	4413      	add	r3, r2
 800a13e:	4a0f      	ldr	r2, [pc, #60]	; (800a17c <Accel+0x184>)
 800a140:	6053      	str	r3, [r2, #4]
	//
	//
//	float a_start = T1 * SEARCH_SPEED * SEARCH_SPEED /(2 * START_ACCEL_DISTANCE);
//	float a= T1 * SEARCH_SPEED * SEARCH_SPEED /(2 * ACCE_DECE_DISTANCE);
//	float a_curve = T1 * SEARCH_SPEED * SEARCH_SPEED * (90+TREAD_WIDTH)*(90+TREAD_WIDTH) /(2 * 2 * CURVE_DISTANCE*90*90);
}
 800a142:	bf00      	nop
 800a144:	3710      	adds	r7, #16
 800a146:	46bd      	mov	sp, r7
 800a148:	bdb0      	pop	{r4, r5, r7, pc}
 800a14a:	bf00      	nop
 800a14c:	f3af 8000 	nop.w
 800a150:	23ca2666 	.word	0x23ca2666
 800a154:	3f509268 	.word	0x3f509268
 800a158:	9999999a 	.word	0x9999999a
 800a15c:	3fe99999 	.word	0x3fe99999
 800a160:	20000000 	.word	0x20000000
 800a164:	200004f8 	.word	0x200004f8
 800a168:	20000524 	.word	0x20000524
 800a16c:	3a83126f 	.word	0x3a83126f
 800a170:	20000228 	.word	0x20000228
 800a174:	20000b98 	.word	0x20000b98
 800a178:	20000b9c 	.word	0x20000b9c
 800a17c:	2000054c 	.word	0x2000054c
 800a180:	20000518 	.word	0x20000518
 800a184:	00000000 	.word	0x00000000

0800a188 <Decel>:
void Decel(float dec_distance, float end_speed)
{
 800a188:	b5b0      	push	{r4, r5, r7, lr}
 800a18a:	b084      	sub	sp, #16
 800a18c:	af00      	add	r7, sp, #0
 800a18e:	ed87 0a01 	vstr	s0, [r7, #4]
 800a192:	edc7 0a00 	vstr	s1, [r7]
	Pos.Act = decel;
 800a196:	4b60      	ldr	r3, [pc, #384]	; (800a318 <Decel+0x190>)
 800a198:	2201      	movs	r2, #1
 800a19a:	711a      	strb	r2, [r3, #4]
	//int keep_pulse = TotalPulse[BODY];
	float down_speed=0;
 800a19c:	f04f 0300 	mov.w	r3, #0
 800a1a0:	60fb      	str	r3, [r7, #12]
	down_speed = CurrentVelocity[BODY] - end_speed;
 800a1a2:	4b5e      	ldr	r3, [pc, #376]	; (800a31c <Decel+0x194>)
 800a1a4:	ed93 7a02 	vldr	s14, [r3, #8]
 800a1a8:	edd7 7a00 	vldr	s15, [r7]
 800a1ac:	ee77 7a67 	vsub.f32	s15, s14, s15
 800a1b0:	edc7 7a03 	vstr	s15, [r7, #12]
	// =  - 
	//0
	Acceleration = -1 * (T1*down_speed*down_speed / (2*dec_distance) );
 800a1b4:	edd7 7a03 	vldr	s15, [r7, #12]
 800a1b8:	ed9f 7a59 	vldr	s14, [pc, #356]	; 800a320 <Decel+0x198>
 800a1bc:	ee27 7a87 	vmul.f32	s14, s15, s14
 800a1c0:	edd7 7a03 	vldr	s15, [r7, #12]
 800a1c4:	ee67 6a27 	vmul.f32	s13, s14, s15
 800a1c8:	edd7 7a01 	vldr	s15, [r7, #4]
 800a1cc:	ee37 7aa7 	vadd.f32	s14, s15, s15
 800a1d0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a1d4:	eef1 7a67 	vneg.f32	s15, s15
 800a1d8:	4b52      	ldr	r3, [pc, #328]	; (800a324 <Decel+0x19c>)
 800a1da:	edc3 7a00 	vstr	s15, [r3]
	//printf("%f, %f, %f\r\n",CurrentVelocity[LEFT],CurrentVelocity[RIGHT], Acceleration);
	WallSafe();
 800a1de:	f7fe ff8b 	bl	80090f8 <WallSafe>
	ControlWall();
 800a1e2:	f7fe ffa1 	bl	8009128 <ControlWall>
	//
	int target_pulse = (int)(2*dec_distance/MM_PER_PULSE);
 800a1e6:	edd7 7a01 	vldr	s15, [r7, #4]
 800a1ea:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800a1ee:	ee17 0a90 	vmov	r0, s15
 800a1f2:	f7fe f8e1 	bl	80083b8 <__aeabi_f2d>
 800a1f6:	a344      	add	r3, pc, #272	; (adr r3, 800a308 <Decel+0x180>)
 800a1f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a1fc:	f7fe fa5e 	bl	80086bc <__aeabi_ddiv>
 800a200:	4603      	mov	r3, r0
 800a202:	460c      	mov	r4, r1
 800a204:	4618      	mov	r0, r3
 800a206:	4621      	mov	r1, r4
 800a208:	f7fe fbde 	bl	80089c8 <__aeabi_d2iz>
 800a20c:	4603      	mov	r3, r0
 800a20e:	60bb      	str	r3, [r7, #8]
	//
		//while
		//
		//
	//KeepPulse[BODY]
	while(/* (	(Photo[FR]+Photo[FL]) < 3800) && */( KeepPulse[BODY] + target_pulse) > ( TotalPulse[BODY]) )
 800a210:	e052      	b.n	800a2b8 <Decel+0x130>
//			InitPulse((int*)(&(TIM4->CNT)), INITIAL_PULSE);
//			KeepCounter[RIGHT] = INITIAL_PULSE;
//		}
		//
		//ControlWall();
		if(TargetVelocity[BODY] <= 0)
 800a212:	4b45      	ldr	r3, [pc, #276]	; (800a328 <Decel+0x1a0>)
 800a214:	edd3 7a02 	vldr	s15, [r3, #8]
 800a218:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800a21c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a220:	d810      	bhi.n	800a244 <Decel+0xbc>
		{
			TargetVelocity[BODY] = 0;
 800a222:	4b41      	ldr	r3, [pc, #260]	; (800a328 <Decel+0x1a0>)
 800a224:	f04f 0200 	mov.w	r2, #0
 800a228:	609a      	str	r2, [r3, #8]
			Acceleration = 0;
 800a22a:	4b3e      	ldr	r3, [pc, #248]	; (800a324 <Decel+0x19c>)
 800a22c:	f04f 0200 	mov.w	r2, #0
 800a230:	601a      	str	r2, [r3, #0]
			TargetAngularV = 0;
 800a232:	4b3e      	ldr	r3, [pc, #248]	; (800a32c <Decel+0x1a4>)
 800a234:	f04f 0200 	mov.w	r2, #0
 800a238:	601a      	str	r2, [r3, #0]
			AngularAcceleration = 0;
 800a23a:	4b3d      	ldr	r3, [pc, #244]	; (800a330 <Decel+0x1a8>)
 800a23c:	f04f 0200 	mov.w	r2, #0
 800a240:	601a      	str	r2, [r3, #0]
			break;
 800a242:	e041      	b.n	800a2c8 <Decel+0x140>
		}
		if(KeepPulse[BODY] + (target_pulse*0.65) < TotalPulse[BODY] )
 800a244:	4b3b      	ldr	r3, [pc, #236]	; (800a334 <Decel+0x1ac>)
 800a246:	689b      	ldr	r3, [r3, #8]
 800a248:	4618      	mov	r0, r3
 800a24a:	f7fe f8a3 	bl	8008394 <__aeabi_i2d>
 800a24e:	4604      	mov	r4, r0
 800a250:	460d      	mov	r5, r1
 800a252:	68b8      	ldr	r0, [r7, #8]
 800a254:	f7fe f89e 	bl	8008394 <__aeabi_i2d>
 800a258:	a32d      	add	r3, pc, #180	; (adr r3, 800a310 <Decel+0x188>)
 800a25a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a25e:	f7fe f903 	bl	8008468 <__aeabi_dmul>
 800a262:	4602      	mov	r2, r0
 800a264:	460b      	mov	r3, r1
 800a266:	4620      	mov	r0, r4
 800a268:	4629      	mov	r1, r5
 800a26a:	f7fd ff47 	bl	80080fc <__adddf3>
 800a26e:	4603      	mov	r3, r0
 800a270:	460c      	mov	r4, r1
 800a272:	4625      	mov	r5, r4
 800a274:	461c      	mov	r4, r3
 800a276:	4b30      	ldr	r3, [pc, #192]	; (800a338 <Decel+0x1b0>)
 800a278:	689b      	ldr	r3, [r3, #8]
 800a27a:	4618      	mov	r0, r3
 800a27c:	f7fe f88a 	bl	8008394 <__aeabi_i2d>
 800a280:	4602      	mov	r2, r0
 800a282:	460b      	mov	r3, r1
 800a284:	4620      	mov	r0, r4
 800a286:	4629      	mov	r1, r5
 800a288:	f7fe fb60 	bl	800894c <__aeabi_dcmplt>
 800a28c:	4603      	mov	r3, r0
 800a28e:	2b00      	cmp	r3, #0
 800a290:	d100      	bne.n	800a294 <Decel+0x10c>
 800a292:	e011      	b.n	800a2b8 <Decel+0x130>
		{
			WallWarn();
 800a294:	f7fe ff3c 	bl	8009110 <WallWarn>
			//ControlWall();
			PIDChangeFlag(L_WALL_PID, 0);
 800a298:	2100      	movs	r1, #0
 800a29a:	2002      	movs	r0, #2
 800a29c:	f005 fc0c 	bl	800fab8 <PIDChangeFlag>
			PIDChangeFlag(R_WALL_PID, 0);
 800a2a0:	2100      	movs	r1, #0
 800a2a2:	2003      	movs	r0, #3
 800a2a4:	f005 fc08 	bl	800fab8 <PIDChangeFlag>
			PIDChangeFlag(D_WALL_PID, 0);
 800a2a8:	2100      	movs	r1, #0
 800a2aa:	2001      	movs	r0, #1
 800a2ac:	f005 fc04 	bl	800fab8 <PIDChangeFlag>
			PIDChangeFlag( A_VELO_PID , 1);
 800a2b0:	2101      	movs	r1, #1
 800a2b2:	2000      	movs	r0, #0
 800a2b4:	f005 fc00 	bl	800fab8 <PIDChangeFlag>
	while(/* (	(Photo[FR]+Photo[FL]) < 3800) && */( KeepPulse[BODY] + target_pulse) > ( TotalPulse[BODY]) )
 800a2b8:	4b1e      	ldr	r3, [pc, #120]	; (800a334 <Decel+0x1ac>)
 800a2ba:	689a      	ldr	r2, [r3, #8]
 800a2bc:	68bb      	ldr	r3, [r7, #8]
 800a2be:	441a      	add	r2, r3
 800a2c0:	4b1d      	ldr	r3, [pc, #116]	; (800a338 <Decel+0x1b0>)
 800a2c2:	689b      	ldr	r3, [r3, #8]
 800a2c4:	429a      	cmp	r2, r3
 800a2c6:	dca4      	bgt.n	800a212 <Decel+0x8a>

		}


	}
	WaitStopAndReset();
 800a2c8:	f7ff f846 	bl	8009358 <WaitStopAndReset>
	KeepPulse[BODY] += target_pulse;
 800a2cc:	4b19      	ldr	r3, [pc, #100]	; (800a334 <Decel+0x1ac>)
 800a2ce:	689a      	ldr	r2, [r3, #8]
 800a2d0:	68bb      	ldr	r3, [r7, #8]
 800a2d2:	4413      	add	r3, r2
 800a2d4:	4a17      	ldr	r2, [pc, #92]	; (800a334 <Decel+0x1ac>)
 800a2d6:	6093      	str	r3, [r2, #8]
	KeepPulse[LEFT] += target_pulse/2;
 800a2d8:	4b16      	ldr	r3, [pc, #88]	; (800a334 <Decel+0x1ac>)
 800a2da:	681a      	ldr	r2, [r3, #0]
 800a2dc:	68bb      	ldr	r3, [r7, #8]
 800a2de:	0fd9      	lsrs	r1, r3, #31
 800a2e0:	440b      	add	r3, r1
 800a2e2:	105b      	asrs	r3, r3, #1
 800a2e4:	4413      	add	r3, r2
 800a2e6:	4a13      	ldr	r2, [pc, #76]	; (800a334 <Decel+0x1ac>)
 800a2e8:	6013      	str	r3, [r2, #0]
	KeepPulse[RIGHT] += target_pulse/2;
 800a2ea:	4b12      	ldr	r3, [pc, #72]	; (800a334 <Decel+0x1ac>)
 800a2ec:	685a      	ldr	r2, [r3, #4]
 800a2ee:	68bb      	ldr	r3, [r7, #8]
 800a2f0:	0fd9      	lsrs	r1, r3, #31
 800a2f2:	440b      	add	r3, r1
 800a2f4:	105b      	asrs	r3, r3, #1
 800a2f6:	4413      	add	r3, r2
 800a2f8:	4a0e      	ldr	r2, [pc, #56]	; (800a334 <Decel+0x1ac>)
 800a2fa:	6053      	str	r3, [r2, #4]


}
 800a2fc:	bf00      	nop
 800a2fe:	3710      	adds	r7, #16
 800a300:	46bd      	mov	sp, r7
 800a302:	bdb0      	pop	{r4, r5, r7, pc}
 800a304:	f3af 8000 	nop.w
 800a308:	23ca2666 	.word	0x23ca2666
 800a30c:	3f509268 	.word	0x3f509268
 800a310:	cccccccd 	.word	0xcccccccd
 800a314:	3fe4cccc 	.word	0x3fe4cccc
 800a318:	20000000 	.word	0x20000000
 800a31c:	20000524 	.word	0x20000524
 800a320:	3a83126f 	.word	0x3a83126f
 800a324:	20000228 	.word	0x20000228
 800a328:	200004e8 	.word	0x200004e8
 800a32c:	200004f8 	.word	0x200004f8
 800a330:	2000022c 	.word	0x2000022c
 800a334:	2000054c 	.word	0x2000054c
 800a338:	20000518 	.word	0x20000518
 800a33c:	00000000 	.word	0x00000000

0800a340 <Calib>:
//
//
void Calib(int distance)
{
 800a340:	b590      	push	{r4, r7, lr}
 800a342:	b085      	sub	sp, #20
 800a344:	af00      	add	r7, sp, #0
 800a346:	6078      	str	r0, [r7, #4]
	//Pos.
	int target_pulse = (int)(2*distance/MM_PER_PULSE);
 800a348:	687b      	ldr	r3, [r7, #4]
 800a34a:	005b      	lsls	r3, r3, #1
 800a34c:	4618      	mov	r0, r3
 800a34e:	f7fe f821 	bl	8008394 <__aeabi_i2d>
 800a352:	a32b      	add	r3, pc, #172	; (adr r3, 800a400 <Calib+0xc0>)
 800a354:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a358:	f7fe f9b0 	bl	80086bc <__aeabi_ddiv>
 800a35c:	4603      	mov	r3, r0
 800a35e:	460c      	mov	r4, r1
 800a360:	4618      	mov	r0, r3
 800a362:	4621      	mov	r1, r4
 800a364:	f7fe fb30 	bl	80089c8 <__aeabi_d2iz>
 800a368:	4603      	mov	r3, r0
 800a36a:	60fb      	str	r3, [r7, #12]
	//int keep_pulse = TotalPulse[BODY]+target_pulse;
	if(target_pulse > 0)
 800a36c:	68fb      	ldr	r3, [r7, #12]
 800a36e:	2b00      	cmp	r3, #0
 800a370:	dd15      	ble.n	800a39e <Calib+0x5e>
	{
		while( KeepPulse[BODY] + target_pulse > TotalPulse[BODY] )
 800a372:	e006      	b.n	800a382 <Calib+0x42>
		{
			Acceleration = 0;
 800a374:	4b1c      	ldr	r3, [pc, #112]	; (800a3e8 <Calib+0xa8>)
 800a376:	f04f 0200 	mov.w	r2, #0
 800a37a:	601a      	str	r2, [r3, #0]
			TargetVelocity[BODY] = 70;
 800a37c:	4b1b      	ldr	r3, [pc, #108]	; (800a3ec <Calib+0xac>)
 800a37e:	4a1c      	ldr	r2, [pc, #112]	; (800a3f0 <Calib+0xb0>)
 800a380:	609a      	str	r2, [r3, #8]
		while( KeepPulse[BODY] + target_pulse > TotalPulse[BODY] )
 800a382:	4b1c      	ldr	r3, [pc, #112]	; (800a3f4 <Calib+0xb4>)
 800a384:	689a      	ldr	r2, [r3, #8]
 800a386:	68fb      	ldr	r3, [r7, #12]
 800a388:	441a      	add	r2, r3
 800a38a:	4b1b      	ldr	r3, [pc, #108]	; (800a3f8 <Calib+0xb8>)
 800a38c:	689b      	ldr	r3, [r3, #8]
 800a38e:	429a      	cmp	r2, r3
 800a390:	dcf0      	bgt.n	800a374 <Calib+0x34>
		}
		KeepPulse[BODY] += target_pulse;
 800a392:	4b18      	ldr	r3, [pc, #96]	; (800a3f4 <Calib+0xb4>)
 800a394:	689a      	ldr	r2, [r3, #8]
 800a396:	68fb      	ldr	r3, [r7, #12]
 800a398:	4413      	add	r3, r2
 800a39a:	4a16      	ldr	r2, [pc, #88]	; (800a3f4 <Calib+0xb4>)
 800a39c:	6093      	str	r3, [r2, #8]

	}
	if(target_pulse < 0 )
 800a39e:	68fb      	ldr	r3, [r7, #12]
 800a3a0:	2b00      	cmp	r3, #0
 800a3a2:	da15      	bge.n	800a3d0 <Calib+0x90>
	{
		while( KeepPulse[BODY] + target_pulse < TotalPulse[BODY] )
 800a3a4:	e006      	b.n	800a3b4 <Calib+0x74>
		{
			Acceleration = 0;
 800a3a6:	4b10      	ldr	r3, [pc, #64]	; (800a3e8 <Calib+0xa8>)
 800a3a8:	f04f 0200 	mov.w	r2, #0
 800a3ac:	601a      	str	r2, [r3, #0]
			TargetVelocity[BODY] = -100;
 800a3ae:	4b0f      	ldr	r3, [pc, #60]	; (800a3ec <Calib+0xac>)
 800a3b0:	4a12      	ldr	r2, [pc, #72]	; (800a3fc <Calib+0xbc>)
 800a3b2:	609a      	str	r2, [r3, #8]
		while( KeepPulse[BODY] + target_pulse < TotalPulse[BODY] )
 800a3b4:	4b0f      	ldr	r3, [pc, #60]	; (800a3f4 <Calib+0xb4>)
 800a3b6:	689a      	ldr	r2, [r3, #8]
 800a3b8:	68fb      	ldr	r3, [r7, #12]
 800a3ba:	441a      	add	r2, r3
 800a3bc:	4b0e      	ldr	r3, [pc, #56]	; (800a3f8 <Calib+0xb8>)
 800a3be:	689b      	ldr	r3, [r3, #8]
 800a3c0:	429a      	cmp	r2, r3
 800a3c2:	dbf0      	blt.n	800a3a6 <Calib+0x66>
		}
		KeepPulse[BODY] += target_pulse;
 800a3c4:	4b0b      	ldr	r3, [pc, #44]	; (800a3f4 <Calib+0xb4>)
 800a3c6:	689a      	ldr	r2, [r3, #8]
 800a3c8:	68fb      	ldr	r3, [r7, #12]
 800a3ca:	4413      	add	r3, r2
 800a3cc:	4a09      	ldr	r2, [pc, #36]	; (800a3f4 <Calib+0xb4>)
 800a3ce:	6093      	str	r3, [r2, #8]
	}
	TargetVelocity[BODY] = 0;
 800a3d0:	4b06      	ldr	r3, [pc, #24]	; (800a3ec <Calib+0xac>)
 800a3d2:	f04f 0200 	mov.w	r2, #0
 800a3d6:	609a      	str	r2, [r3, #8]
	Acceleration = 0;
 800a3d8:	4b03      	ldr	r3, [pc, #12]	; (800a3e8 <Calib+0xa8>)
 800a3da:	f04f 0200 	mov.w	r2, #0
 800a3de:	601a      	str	r2, [r3, #0]
}
 800a3e0:	bf00      	nop
 800a3e2:	3714      	adds	r7, #20
 800a3e4:	46bd      	mov	sp, r7
 800a3e6:	bd90      	pop	{r4, r7, pc}
 800a3e8:	20000228 	.word	0x20000228
 800a3ec:	200004e8 	.word	0x200004e8
 800a3f0:	428c0000 	.word	0x428c0000
 800a3f4:	2000054c 	.word	0x2000054c
 800a3f8:	20000518 	.word	0x20000518
 800a3fc:	c2c80000 	.word	0xc2c80000
 800a400:	23ca2666 	.word	0x23ca2666
 800a404:	3f509268 	.word	0x3f509268

0800a408 <Compensate>:
void Compensate()
{
 800a408:	b580      	push	{r7, lr}
 800a40a:	af00      	add	r7, sp, #0
	//
	//Pos.
	Pos.Act = compensate;
 800a40c:	4b04      	ldr	r3, [pc, #16]	; (800a420 <Compensate+0x18>)
 800a40e:	2206      	movs	r2, #6
 800a410:	711a      	strb	r2, [r3, #4]
	TargetPhoto[FL];

#else
	//
	//ControlWall();
	Calib(-50);
 800a412:	f06f 0031 	mvn.w	r0, #49	; 0x31
 800a416:	f7ff ff93 	bl	800a340 <Calib>

//	Accel(7,-70);
//	Decel(7,0);
#endif

}
 800a41a:	bf00      	nop
 800a41c:	bd80      	pop	{r7, pc}
 800a41e:	bf00      	nop
 800a420:	20000000 	.word	0x20000000

0800a424 <AjustCenter>:
float AjustCenter(){
 800a424:	b580      	push	{r7, lr}
 800a426:	b082      	sub	sp, #8
 800a428:	af00      	add	r7, sp, #0
	//x,y,lrfb
	PIDChangeFlag(L_WALL_PID, 0);
 800a42a:	2100      	movs	r1, #0
 800a42c:	2002      	movs	r0, #2
 800a42e:	f005 fb43 	bl	800fab8 <PIDChangeFlag>
	PIDChangeFlag(R_WALL_PID, 0);
 800a432:	2100      	movs	r1, #0
 800a434:	2003      	movs	r0, #3
 800a436:	f005 fb3f 	bl	800fab8 <PIDChangeFlag>
	PIDChangeFlag(D_WALL_PID, 0);
 800a43a:	2100      	movs	r1, #0
 800a43c:	2001      	movs	r0, #1
 800a43e:	f005 fb3b 	bl	800fab8 <PIDChangeFlag>
	PIDChangeFlag( A_VELO_PID, 0);
 800a442:	2100      	movs	r1, #0
 800a444:	2000      	movs	r0, #0
 800a446:	f005 fb37 	bl	800fab8 <PIDChangeFlag>

	int wall_ctrl = GetWallCtrlDirection();
 800a44a:	f7fe fcf1 	bl	8008e30 <GetWallCtrlDirection>
 800a44e:	6078      	str	r0, [r7, #4]
	PIDChangeFlag(wall_ctrl, 1);
 800a450:	2101      	movs	r1, #1
 800a452:	6878      	ldr	r0, [r7, #4]
 800a454:	f005 fb30 	bl	800fab8 <PIDChangeFlag>

	switch(Pos.Car%4)
 800a458:	4b7a      	ldr	r3, [pc, #488]	; (800a644 <AjustCenter+0x220>)
 800a45a:	78db      	ldrb	r3, [r3, #3]
 800a45c:	f003 0303 	and.w	r3, r3, #3
 800a460:	2b03      	cmp	r3, #3
 800a462:	f200 80d2 	bhi.w	800a60a <AjustCenter+0x1e6>
 800a466:	a201      	add	r2, pc, #4	; (adr r2, 800a46c <AjustCenter+0x48>)
 800a468:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a46c:	0800a47d 	.word	0x0800a47d
 800a470:	0800a4e3 	.word	0x0800a4e3
 800a474:	0800a547 	.word	0x0800a547
 800a478:	0800a5a9 	.word	0x0800a5a9
	{
	case north: //use west or north wall
			if (Wall[Pos.X][Pos.Y].north == wall) //
 800a47c:	4b71      	ldr	r3, [pc, #452]	; (800a644 <AjustCenter+0x220>)
 800a47e:	781b      	ldrb	r3, [r3, #0]
 800a480:	4618      	mov	r0, r3
 800a482:	4b70      	ldr	r3, [pc, #448]	; (800a644 <AjustCenter+0x220>)
 800a484:	785b      	ldrb	r3, [r3, #1]
 800a486:	4619      	mov	r1, r3
 800a488:	4a6f      	ldr	r2, [pc, #444]	; (800a648 <AjustCenter+0x224>)
 800a48a:	0103      	lsls	r3, r0, #4
 800a48c:	440b      	add	r3, r1
 800a48e:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800a492:	f3c3 0301 	ubfx	r3, r3, #0, #2
 800a496:	b2db      	uxtb	r3, r3
 800a498:	2b01      	cmp	r3, #1
 800a49a:	f000 80b8 	beq.w	800a60e <AjustCenter+0x1ea>
			{
				//
					//

			}
			else if (Wall[Pos.X][Pos.Y].south == wall) //
 800a49e:	4b69      	ldr	r3, [pc, #420]	; (800a644 <AjustCenter+0x220>)
 800a4a0:	781b      	ldrb	r3, [r3, #0]
 800a4a2:	4618      	mov	r0, r3
 800a4a4:	4b67      	ldr	r3, [pc, #412]	; (800a644 <AjustCenter+0x220>)
 800a4a6:	785b      	ldrb	r3, [r3, #1]
 800a4a8:	4619      	mov	r1, r3
 800a4aa:	4a67      	ldr	r2, [pc, #412]	; (800a648 <AjustCenter+0x224>)
 800a4ac:	0103      	lsls	r3, r0, #4
 800a4ae:	440b      	add	r3, r1
 800a4b0:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800a4b4:	f3c3 1301 	ubfx	r3, r3, #4, #2
 800a4b8:	b2db      	uxtb	r3, r3
 800a4ba:	2b01      	cmp	r3, #1
 800a4bc:	f040 80a7 	bne.w	800a60e <AjustCenter+0x1ea>
			{
				Compensate();	//
 800a4c0:	f7ff ffa2 	bl	800a408 <Compensate>

				Pid[wall_ctrl].flag = 0;
 800a4c4:	4a61      	ldr	r2, [pc, #388]	; (800a64c <AjustCenter+0x228>)
 800a4c6:	687b      	ldr	r3, [r7, #4]
 800a4c8:	212c      	movs	r1, #44	; 0x2c
 800a4ca:	fb01 f303 	mul.w	r3, r1, r3
 800a4ce:	4413      	add	r3, r2
 800a4d0:	3328      	adds	r3, #40	; 0x28
 800a4d2:	2200      	movs	r2, #0
 800a4d4:	601a      	str	r2, [r3, #0]
				TargetAngularV = 0;
 800a4d6:	4b5e      	ldr	r3, [pc, #376]	; (800a650 <AjustCenter+0x22c>)
 800a4d8:	f04f 0200 	mov.w	r2, #0
 800a4dc:	601a      	str	r2, [r3, #0]
				return 61.5;
 800a4de:	4b5d      	ldr	r3, [pc, #372]	; (800a654 <AjustCenter+0x230>)
 800a4e0:	e0a8      	b.n	800a634 <AjustCenter+0x210>
			}
		break;
	case east:
			if (Wall[Pos.X][Pos.Y].east == wall) //
 800a4e2:	4b58      	ldr	r3, [pc, #352]	; (800a644 <AjustCenter+0x220>)
 800a4e4:	781b      	ldrb	r3, [r3, #0]
 800a4e6:	4618      	mov	r0, r3
 800a4e8:	4b56      	ldr	r3, [pc, #344]	; (800a644 <AjustCenter+0x220>)
 800a4ea:	785b      	ldrb	r3, [r3, #1]
 800a4ec:	4619      	mov	r1, r3
 800a4ee:	4a56      	ldr	r2, [pc, #344]	; (800a648 <AjustCenter+0x224>)
 800a4f0:	0103      	lsls	r3, r0, #4
 800a4f2:	440b      	add	r3, r1
 800a4f4:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800a4f8:	f3c3 0381 	ubfx	r3, r3, #2, #2
 800a4fc:	b2db      	uxtb	r3, r3
 800a4fe:	2b01      	cmp	r3, #1
 800a500:	f000 8087 	beq.w	800a612 <AjustCenter+0x1ee>
			{
				//
			}
			else if (Wall[Pos.X][Pos.Y].west == wall) //
 800a504:	4b4f      	ldr	r3, [pc, #316]	; (800a644 <AjustCenter+0x220>)
 800a506:	781b      	ldrb	r3, [r3, #0]
 800a508:	4618      	mov	r0, r3
 800a50a:	4b4e      	ldr	r3, [pc, #312]	; (800a644 <AjustCenter+0x220>)
 800a50c:	785b      	ldrb	r3, [r3, #1]
 800a50e:	4619      	mov	r1, r3
 800a510:	4a4d      	ldr	r2, [pc, #308]	; (800a648 <AjustCenter+0x224>)
 800a512:	0103      	lsls	r3, r0, #4
 800a514:	440b      	add	r3, r1
 800a516:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800a51a:	f3c3 1381 	ubfx	r3, r3, #6, #2
 800a51e:	b2db      	uxtb	r3, r3
 800a520:	2b01      	cmp	r3, #1
 800a522:	d176      	bne.n	800a612 <AjustCenter+0x1ee>
			{
				Compensate();//
 800a524:	f7ff ff70 	bl	800a408 <Compensate>
				Pid[wall_ctrl].flag = 0;
 800a528:	4a48      	ldr	r2, [pc, #288]	; (800a64c <AjustCenter+0x228>)
 800a52a:	687b      	ldr	r3, [r7, #4]
 800a52c:	212c      	movs	r1, #44	; 0x2c
 800a52e:	fb01 f303 	mul.w	r3, r1, r3
 800a532:	4413      	add	r3, r2
 800a534:	3328      	adds	r3, #40	; 0x28
 800a536:	2200      	movs	r2, #0
 800a538:	601a      	str	r2, [r3, #0]
				TargetAngularV = 0;
 800a53a:	4b45      	ldr	r3, [pc, #276]	; (800a650 <AjustCenter+0x22c>)
 800a53c:	f04f 0200 	mov.w	r2, #0
 800a540:	601a      	str	r2, [r3, #0]
				return 61.5;
 800a542:	4b44      	ldr	r3, [pc, #272]	; (800a654 <AjustCenter+0x230>)
 800a544:	e076      	b.n	800a634 <AjustCenter+0x210>
			}
		break;
	case south:
			if (Wall[Pos.X][Pos.Y].south == wall) //
 800a546:	4b3f      	ldr	r3, [pc, #252]	; (800a644 <AjustCenter+0x220>)
 800a548:	781b      	ldrb	r3, [r3, #0]
 800a54a:	4618      	mov	r0, r3
 800a54c:	4b3d      	ldr	r3, [pc, #244]	; (800a644 <AjustCenter+0x220>)
 800a54e:	785b      	ldrb	r3, [r3, #1]
 800a550:	4619      	mov	r1, r3
 800a552:	4a3d      	ldr	r2, [pc, #244]	; (800a648 <AjustCenter+0x224>)
 800a554:	0103      	lsls	r3, r0, #4
 800a556:	440b      	add	r3, r1
 800a558:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800a55c:	f3c3 1301 	ubfx	r3, r3, #4, #2
 800a560:	b2db      	uxtb	r3, r3
 800a562:	2b01      	cmp	r3, #1
 800a564:	d057      	beq.n	800a616 <AjustCenter+0x1f2>
			{
				//
			}
			else if (Wall[Pos.X][Pos.Y].north == wall) //
 800a566:	4b37      	ldr	r3, [pc, #220]	; (800a644 <AjustCenter+0x220>)
 800a568:	781b      	ldrb	r3, [r3, #0]
 800a56a:	4618      	mov	r0, r3
 800a56c:	4b35      	ldr	r3, [pc, #212]	; (800a644 <AjustCenter+0x220>)
 800a56e:	785b      	ldrb	r3, [r3, #1]
 800a570:	4619      	mov	r1, r3
 800a572:	4a35      	ldr	r2, [pc, #212]	; (800a648 <AjustCenter+0x224>)
 800a574:	0103      	lsls	r3, r0, #4
 800a576:	440b      	add	r3, r1
 800a578:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800a57c:	f3c3 0301 	ubfx	r3, r3, #0, #2
 800a580:	b2db      	uxtb	r3, r3
 800a582:	2b01      	cmp	r3, #1
 800a584:	d147      	bne.n	800a616 <AjustCenter+0x1f2>
			{
				Compensate();//
 800a586:	f7ff ff3f 	bl	800a408 <Compensate>
				Pid[wall_ctrl].flag = 0;
 800a58a:	4a30      	ldr	r2, [pc, #192]	; (800a64c <AjustCenter+0x228>)
 800a58c:	687b      	ldr	r3, [r7, #4]
 800a58e:	212c      	movs	r1, #44	; 0x2c
 800a590:	fb01 f303 	mul.w	r3, r1, r3
 800a594:	4413      	add	r3, r2
 800a596:	3328      	adds	r3, #40	; 0x28
 800a598:	2200      	movs	r2, #0
 800a59a:	601a      	str	r2, [r3, #0]
				TargetAngularV = 0;
 800a59c:	4b2c      	ldr	r3, [pc, #176]	; (800a650 <AjustCenter+0x22c>)
 800a59e:	f04f 0200 	mov.w	r2, #0
 800a5a2:	601a      	str	r2, [r3, #0]
				return 61.5;
 800a5a4:	4b2b      	ldr	r3, [pc, #172]	; (800a654 <AjustCenter+0x230>)
 800a5a6:	e045      	b.n	800a634 <AjustCenter+0x210>
			}
		break;
	case west:
			if (Wall[Pos.X][Pos.Y].west == wall) //
 800a5a8:	4b26      	ldr	r3, [pc, #152]	; (800a644 <AjustCenter+0x220>)
 800a5aa:	781b      	ldrb	r3, [r3, #0]
 800a5ac:	4618      	mov	r0, r3
 800a5ae:	4b25      	ldr	r3, [pc, #148]	; (800a644 <AjustCenter+0x220>)
 800a5b0:	785b      	ldrb	r3, [r3, #1]
 800a5b2:	4619      	mov	r1, r3
 800a5b4:	4a24      	ldr	r2, [pc, #144]	; (800a648 <AjustCenter+0x224>)
 800a5b6:	0103      	lsls	r3, r0, #4
 800a5b8:	440b      	add	r3, r1
 800a5ba:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800a5be:	f3c3 1381 	ubfx	r3, r3, #6, #2
 800a5c2:	b2db      	uxtb	r3, r3
 800a5c4:	2b01      	cmp	r3, #1
 800a5c6:	d020      	beq.n	800a60a <AjustCenter+0x1e6>
			{
				//
			}
			else if (Wall[Pos.X][Pos.Y].east == wall) //
 800a5c8:	4b1e      	ldr	r3, [pc, #120]	; (800a644 <AjustCenter+0x220>)
 800a5ca:	781b      	ldrb	r3, [r3, #0]
 800a5cc:	4618      	mov	r0, r3
 800a5ce:	4b1d      	ldr	r3, [pc, #116]	; (800a644 <AjustCenter+0x220>)
 800a5d0:	785b      	ldrb	r3, [r3, #1]
 800a5d2:	4619      	mov	r1, r3
 800a5d4:	4a1c      	ldr	r2, [pc, #112]	; (800a648 <AjustCenter+0x224>)
 800a5d6:	0103      	lsls	r3, r0, #4
 800a5d8:	440b      	add	r3, r1
 800a5da:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800a5de:	f3c3 0381 	ubfx	r3, r3, #2, #2
 800a5e2:	b2db      	uxtb	r3, r3
 800a5e4:	2b01      	cmp	r3, #1
 800a5e6:	d110      	bne.n	800a60a <AjustCenter+0x1e6>
			{
				Compensate();//
 800a5e8:	f7ff ff0e 	bl	800a408 <Compensate>
				Pid[wall_ctrl].flag = 0;
 800a5ec:	4a17      	ldr	r2, [pc, #92]	; (800a64c <AjustCenter+0x228>)
 800a5ee:	687b      	ldr	r3, [r7, #4]
 800a5f0:	212c      	movs	r1, #44	; 0x2c
 800a5f2:	fb01 f303 	mul.w	r3, r1, r3
 800a5f6:	4413      	add	r3, r2
 800a5f8:	3328      	adds	r3, #40	; 0x28
 800a5fa:	2200      	movs	r2, #0
 800a5fc:	601a      	str	r2, [r3, #0]
				TargetAngularV = 0;
 800a5fe:	4b14      	ldr	r3, [pc, #80]	; (800a650 <AjustCenter+0x22c>)
 800a600:	f04f 0200 	mov.w	r2, #0
 800a604:	601a      	str	r2, [r3, #0]
				return 61.5;
 800a606:	4b13      	ldr	r3, [pc, #76]	; (800a654 <AjustCenter+0x230>)
 800a608:	e014      	b.n	800a634 <AjustCenter+0x210>
			}
	default:
		break;
 800a60a:	bf00      	nop
 800a60c:	e004      	b.n	800a618 <AjustCenter+0x1f4>
		break;
 800a60e:	bf00      	nop
 800a610:	e002      	b.n	800a618 <AjustCenter+0x1f4>
		break;
 800a612:	bf00      	nop
 800a614:	e000      	b.n	800a618 <AjustCenter+0x1f4>
		break;
 800a616:	bf00      	nop
	}
	Pid[wall_ctrl].flag = 0;
 800a618:	4a0c      	ldr	r2, [pc, #48]	; (800a64c <AjustCenter+0x228>)
 800a61a:	687b      	ldr	r3, [r7, #4]
 800a61c:	212c      	movs	r1, #44	; 0x2c
 800a61e:	fb01 f303 	mul.w	r3, r1, r3
 800a622:	4413      	add	r3, r2
 800a624:	3328      	adds	r3, #40	; 0x28
 800a626:	2200      	movs	r2, #0
 800a628:	601a      	str	r2, [r3, #0]
	TargetAngularV = 0;
 800a62a:	4b09      	ldr	r3, [pc, #36]	; (800a650 <AjustCenter+0x22c>)
 800a62c:	f04f 0200 	mov.w	r2, #0
 800a630:	601a      	str	r2, [r3, #0]
	return 45;
 800a632:	4b09      	ldr	r3, [pc, #36]	; (800a658 <AjustCenter+0x234>)
 800a634:	ee07 3a90 	vmov	s15, r3
}
 800a638:	eeb0 0a67 	vmov.f32	s0, s15
 800a63c:	3708      	adds	r7, #8
 800a63e:	46bd      	mov	sp, r7
 800a640:	bd80      	pop	{r7, pc}
 800a642:	bf00      	nop
 800a644:	20000000 	.word	0x20000000
 800a648:	20000998 	.word	0x20000998
 800a64c:	20000314 	.word	0x20000314
 800a650:	200004f8 	.word	0x200004f8
 800a654:	42760000 	.word	0x42760000
 800a658:	42340000 	.word	0x42340000
 800a65c:	00000000 	.word	0x00000000

0800a660 <GoStraight>:
void GoStraight(float move_distance,  float explore_speed, float accel)
{
 800a660:	b5b0      	push	{r4, r5, r7, lr}
 800a662:	b086      	sub	sp, #24
 800a664:	af00      	add	r7, sp, #0
 800a666:	ed87 0a03 	vstr	s0, [r7, #12]
 800a66a:	edc7 0a02 	vstr	s1, [r7, #8]
 800a66e:	ed87 1a01 	vstr	s2, [r7, #4]
	//explore_speed += accel;

	//
	//90
	//int keep_pulse = TotalPulse[BODY];
	int target_pulse = (int)(2*move_distance/MM_PER_PULSE);
 800a672:	edd7 7a03 	vldr	s15, [r7, #12]
 800a676:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800a67a:	ee17 0a90 	vmov	r0, s15
 800a67e:	f7fd fe9b 	bl	80083b8 <__aeabi_f2d>
 800a682:	a377      	add	r3, pc, #476	; (adr r3, 800a860 <GoStraight+0x200>)
 800a684:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a688:	f7fe f818 	bl	80086bc <__aeabi_ddiv>
 800a68c:	4603      	mov	r3, r0
 800a68e:	460c      	mov	r4, r1
 800a690:	4618      	mov	r0, r3
 800a692:	4621      	mov	r1, r4
 800a694:	f7fe f998 	bl	80089c8 <__aeabi_d2iz>
 800a698:	4603      	mov	r3, r0
 800a69a:	617b      	str	r3, [r7, #20]

	if(accel != 0) //
 800a69c:	edd7 7a01 	vldr	s15, [r7, #4]
 800a6a0:	eef5 7a40 	vcmp.f32	s15, #0.0
 800a6a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a6a8:	d022      	beq.n	800a6f0 <GoStraight+0x90>
	{
		//
		WallWarn();
 800a6aa:	f7fe fd31 	bl	8009110 <WallWarn>
		ControlWall();
 800a6ae:	f7fe fd3b 	bl	8009128 <ControlWall>
		Accel( move_distance/2 , explore_speed+accel);	//	//explore
 800a6b2:	edd7 7a03 	vldr	s15, [r7, #12]
 800a6b6:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 800a6ba:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800a6be:	ed97 7a02 	vldr	s14, [r7, #8]
 800a6c2:	edd7 7a01 	vldr	s15, [r7, #4]
 800a6c6:	ee77 7a27 	vadd.f32	s15, s14, s15
 800a6ca:	eef0 0a67 	vmov.f32	s1, s15
 800a6ce:	eeb0 0a66 	vmov.f32	s0, s13
 800a6d2:	f7ff fc91 	bl	8009ff8 <Accel>
		while( ( KeepPulse[BODY] + (target_pulse/2)) > ( TotalPulse[BODY]) )
 800a6d6:	bf00      	nop
 800a6d8:	4b5b      	ldr	r3, [pc, #364]	; (800a848 <GoStraight+0x1e8>)
 800a6da:	689a      	ldr	r2, [r3, #8]
 800a6dc:	697b      	ldr	r3, [r7, #20]
 800a6de:	0fd9      	lsrs	r1, r3, #31
 800a6e0:	440b      	add	r3, r1
 800a6e2:	105b      	asrs	r3, r3, #1
 800a6e4:	441a      	add	r2, r3
 800a6e6:	4b59      	ldr	r3, [pc, #356]	; (800a84c <GoStraight+0x1ec>)
 800a6e8:	689b      	ldr	r3, [r3, #8]
 800a6ea:	429a      	cmp	r2, r3
 800a6ec:	dcf4      	bgt.n	800a6d8 <GoStraight+0x78>
 800a6ee:	e082      	b.n	800a7f6 <GoStraight+0x196>
	//		}
		}
	}
	else
	{
		Pos.Act = straight;
 800a6f0:	4b57      	ldr	r3, [pc, #348]	; (800a850 <GoStraight+0x1f0>)
 800a6f2:	2205      	movs	r2, #5
 800a6f4:	711a      	strb	r2, [r3, #4]
		WallSafe();
 800a6f6:	f7fe fcff 	bl	80090f8 <WallSafe>
		ControlWall();
 800a6fa:	f7fe fd15 	bl	8009128 <ControlWall>
		Calc = SearchOrFast;
 800a6fe:	4b55      	ldr	r3, [pc, #340]	; (800a854 <GoStraight+0x1f4>)
 800a700:	681b      	ldr	r3, [r3, #0]
 800a702:	4a55      	ldr	r2, [pc, #340]	; (800a858 <GoStraight+0x1f8>)
 800a704:	6013      	str	r3, [r2, #0]
		while( ( KeepPulse[BODY] +(target_pulse)) > ( TotalPulse[BODY]) )
 800a706:	e06e      	b.n	800a7e6 <GoStraight+0x186>
		{
			//45mm
			//ControlWall();
			// <=   
			if(KeepPulse[BODY] + (target_pulse*0.4) < TotalPulse[BODY] )
 800a708:	4b4f      	ldr	r3, [pc, #316]	; (800a848 <GoStraight+0x1e8>)
 800a70a:	689b      	ldr	r3, [r3, #8]
 800a70c:	4618      	mov	r0, r3
 800a70e:	f7fd fe41 	bl	8008394 <__aeabi_i2d>
 800a712:	4604      	mov	r4, r0
 800a714:	460d      	mov	r5, r1
 800a716:	6978      	ldr	r0, [r7, #20]
 800a718:	f7fd fe3c 	bl	8008394 <__aeabi_i2d>
 800a71c:	a346      	add	r3, pc, #280	; (adr r3, 800a838 <GoStraight+0x1d8>)
 800a71e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a722:	f7fd fea1 	bl	8008468 <__aeabi_dmul>
 800a726:	4602      	mov	r2, r0
 800a728:	460b      	mov	r3, r1
 800a72a:	4620      	mov	r0, r4
 800a72c:	4629      	mov	r1, r5
 800a72e:	f7fd fce5 	bl	80080fc <__adddf3>
 800a732:	4603      	mov	r3, r0
 800a734:	460c      	mov	r4, r1
 800a736:	4625      	mov	r5, r4
 800a738:	461c      	mov	r4, r3
 800a73a:	4b44      	ldr	r3, [pc, #272]	; (800a84c <GoStraight+0x1ec>)
 800a73c:	689b      	ldr	r3, [r3, #8]
 800a73e:	4618      	mov	r0, r3
 800a740:	f7fd fe28 	bl	8008394 <__aeabi_i2d>
 800a744:	4602      	mov	r2, r0
 800a746:	460b      	mov	r3, r1
 800a748:	4620      	mov	r0, r4
 800a74a:	4629      	mov	r1, r5
 800a74c:	f7fe f8fe 	bl	800894c <__aeabi_dcmplt>
 800a750:	4603      	mov	r3, r0
 800a752:	2b00      	cmp	r3, #0
 800a754:	d011      	beq.n	800a77a <GoStraight+0x11a>
			{
				WallWarn();
 800a756:	f7fe fcdb 	bl	8009110 <WallWarn>
				PIDChangeFlag(L_WALL_PID, 0);
 800a75a:	2100      	movs	r1, #0
 800a75c:	2002      	movs	r0, #2
 800a75e:	f005 f9ab 	bl	800fab8 <PIDChangeFlag>
				PIDChangeFlag(R_WALL_PID, 0);
 800a762:	2100      	movs	r1, #0
 800a764:	2003      	movs	r0, #3
 800a766:	f005 f9a7 	bl	800fab8 <PIDChangeFlag>
				PIDChangeFlag(D_WALL_PID, 0);
 800a76a:	2100      	movs	r1, #0
 800a76c:	2001      	movs	r0, #1
 800a76e:	f005 f9a3 	bl	800fab8 <PIDChangeFlag>
				PIDChangeFlag( A_VELO_PID , 1);
 800a772:	2101      	movs	r1, #1
 800a774:	2000      	movs	r0, #0
 800a776:	f005 f99f 	bl	800fab8 <PIDChangeFlag>
			}

			if(KeepPulse[BODY] + (target_pulse*0.80) < TotalPulse[BODY] && Calc == 0)
 800a77a:	4b33      	ldr	r3, [pc, #204]	; (800a848 <GoStraight+0x1e8>)
 800a77c:	689b      	ldr	r3, [r3, #8]
 800a77e:	4618      	mov	r0, r3
 800a780:	f7fd fe08 	bl	8008394 <__aeabi_i2d>
 800a784:	4604      	mov	r4, r0
 800a786:	460d      	mov	r5, r1
 800a788:	6978      	ldr	r0, [r7, #20]
 800a78a:	f7fd fe03 	bl	8008394 <__aeabi_i2d>
 800a78e:	a32c      	add	r3, pc, #176	; (adr r3, 800a840 <GoStraight+0x1e0>)
 800a790:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a794:	f7fd fe68 	bl	8008468 <__aeabi_dmul>
 800a798:	4602      	mov	r2, r0
 800a79a:	460b      	mov	r3, r1
 800a79c:	4620      	mov	r0, r4
 800a79e:	4629      	mov	r1, r5
 800a7a0:	f7fd fcac 	bl	80080fc <__adddf3>
 800a7a4:	4603      	mov	r3, r0
 800a7a6:	460c      	mov	r4, r1
 800a7a8:	4625      	mov	r5, r4
 800a7aa:	461c      	mov	r4, r3
 800a7ac:	4b27      	ldr	r3, [pc, #156]	; (800a84c <GoStraight+0x1ec>)
 800a7ae:	689b      	ldr	r3, [r3, #8]
 800a7b0:	4618      	mov	r0, r3
 800a7b2:	f7fd fdef 	bl	8008394 <__aeabi_i2d>
 800a7b6:	4602      	mov	r2, r0
 800a7b8:	460b      	mov	r3, r1
 800a7ba:	4620      	mov	r0, r4
 800a7bc:	4629      	mov	r1, r5
 800a7be:	f7fe f8c5 	bl	800894c <__aeabi_dcmplt>
 800a7c2:	4603      	mov	r3, r0
 800a7c4:	2b00      	cmp	r3, #0
 800a7c6:	d100      	bne.n	800a7ca <GoStraight+0x16a>
 800a7c8:	e00d      	b.n	800a7e6 <GoStraight+0x186>
 800a7ca:	4b23      	ldr	r3, [pc, #140]	; (800a858 <GoStraight+0x1f8>)
 800a7cc:	681b      	ldr	r3, [r3, #0]
 800a7ce:	2b00      	cmp	r3, #0
 800a7d0:	d109      	bne.n	800a7e6 <GoStraight+0x186>
			{
				wall_set();//
 800a7d2:	f000 fe63 	bl	800b49c <wall_set>
				//
				make_map(X_GOAL_LESSER, Y_GOAL_LESSER, 0x01);
 800a7d6:	2201      	movs	r2, #1
 800a7d8:	2103      	movs	r1, #3
 800a7da:	2005      	movs	r0, #5
 800a7dc:	f000 ffd0 	bl	800b780 <make_map>
				//UpdateWalkMap();
				//
				Calc = 1;
 800a7e0:	4b1d      	ldr	r3, [pc, #116]	; (800a858 <GoStraight+0x1f8>)
 800a7e2:	2201      	movs	r2, #1
 800a7e4:	601a      	str	r2, [r3, #0]
		while( ( KeepPulse[BODY] +(target_pulse)) > ( TotalPulse[BODY]) )
 800a7e6:	4b18      	ldr	r3, [pc, #96]	; (800a848 <GoStraight+0x1e8>)
 800a7e8:	689a      	ldr	r2, [r3, #8]
 800a7ea:	697b      	ldr	r3, [r7, #20]
 800a7ec:	441a      	add	r2, r3
 800a7ee:	4b17      	ldr	r3, [pc, #92]	; (800a84c <GoStraight+0x1ec>)
 800a7f0:	689b      	ldr	r3, [r3, #8]
 800a7f2:	429a      	cmp	r2, r3
 800a7f4:	dc88      	bgt.n	800a708 <GoStraight+0xa8>
	//
	//printf("%f, %f, %f\r\n",CurrentVelocity[LEFT],CurrentVelocity[RIGHT], Acceleration);
//	int target_pulse = (int)(2*(move_distance/2)/MM_PER_PULSE);
//	int keep_pulse = TotalPulse[BODY];
	//WallWarn();
	Acceleration = 0;
 800a7f6:	4b19      	ldr	r3, [pc, #100]	; (800a85c <GoStraight+0x1fc>)
 800a7f8:	f04f 0200 	mov.w	r2, #0
 800a7fc:	601a      	str	r2, [r3, #0]
	KeepPulse[BODY] += target_pulse;
 800a7fe:	4b12      	ldr	r3, [pc, #72]	; (800a848 <GoStraight+0x1e8>)
 800a800:	689a      	ldr	r2, [r3, #8]
 800a802:	697b      	ldr	r3, [r7, #20]
 800a804:	4413      	add	r3, r2
 800a806:	4a10      	ldr	r2, [pc, #64]	; (800a848 <GoStraight+0x1e8>)
 800a808:	6093      	str	r3, [r2, #8]
	KeepPulse[LEFT] += target_pulse/2;
 800a80a:	4b0f      	ldr	r3, [pc, #60]	; (800a848 <GoStraight+0x1e8>)
 800a80c:	681a      	ldr	r2, [r3, #0]
 800a80e:	697b      	ldr	r3, [r7, #20]
 800a810:	0fd9      	lsrs	r1, r3, #31
 800a812:	440b      	add	r3, r1
 800a814:	105b      	asrs	r3, r3, #1
 800a816:	4413      	add	r3, r2
 800a818:	4a0b      	ldr	r2, [pc, #44]	; (800a848 <GoStraight+0x1e8>)
 800a81a:	6013      	str	r3, [r2, #0]
	KeepPulse[RIGHT] += target_pulse/2;
 800a81c:	4b0a      	ldr	r3, [pc, #40]	; (800a848 <GoStraight+0x1e8>)
 800a81e:	685a      	ldr	r2, [r3, #4]
 800a820:	697b      	ldr	r3, [r7, #20]
 800a822:	0fd9      	lsrs	r1, r3, #31
 800a824:	440b      	add	r3, r1
 800a826:	105b      	asrs	r3, r3, #1
 800a828:	4413      	add	r3, r2
 800a82a:	4a07      	ldr	r2, [pc, #28]	; (800a848 <GoStraight+0x1e8>)
 800a82c:	6053      	str	r3, [r2, #4]

	//U

	//

}
 800a82e:	bf00      	nop
 800a830:	3718      	adds	r7, #24
 800a832:	46bd      	mov	sp, r7
 800a834:	bdb0      	pop	{r4, r5, r7, pc}
 800a836:	bf00      	nop
 800a838:	9999999a 	.word	0x9999999a
 800a83c:	3fd99999 	.word	0x3fd99999
 800a840:	9999999a 	.word	0x9999999a
 800a844:	3fe99999 	.word	0x3fe99999
 800a848:	2000054c 	.word	0x2000054c
 800a84c:	20000518 	.word	0x20000518
 800a850:	20000000 	.word	0x20000000
 800a854:	20000b98 	.word	0x20000b98
 800a858:	20000b9c 	.word	0x20000b9c
 800a85c:	20000228 	.word	0x20000228
 800a860:	23ca2666 	.word	0x23ca2666
 800a864:	3f509268 	.word	0x3f509268

0800a868 <TurnRight>:
void TurnRight(char mode)
{
 800a868:	b580      	push	{r7, lr}
 800a86a:	b084      	sub	sp, #16
 800a86c:	af00      	add	r7, sp, #0
 800a86e:	4603      	mov	r3, r0
 800a870:	71fb      	strb	r3, [r7, #7]
	//

	switch( mode )
 800a872:	79fb      	ldrb	r3, [r7, #7]
 800a874:	2b53      	cmp	r3, #83	; 0x53
 800a876:	d027      	beq.n	800a8c8 <TurnRight+0x60>
 800a878:	2b54      	cmp	r3, #84	; 0x54
 800a87a:	d000      	beq.n	800a87e <TurnRight+0x16>
	case 'S':
		//
		SlalomRight();
		break;
	default :
		break;
 800a87c:	e027      	b.n	800a8ce <TurnRight+0x66>
		Decel(45, 0);
 800a87e:	eddf 0a16 	vldr	s1, [pc, #88]	; 800a8d8 <TurnRight+0x70>
 800a882:	ed9f 0a16 	vldr	s0, [pc, #88]	; 800a8dc <TurnRight+0x74>
 800a886:	f7ff fc7f 	bl	800a188 <Decel>
		EmitterOFF();
 800a88a:	f004 fb6f 	bl	800ef6c <EmitterOFF>
		Rotate( 90 , 2*M_PI);//1.5
 800a88e:	eddf 0a14 	vldr	s1, [pc, #80]	; 800a8e0 <TurnRight+0x78>
 800a892:	ed9f 0a14 	vldr	s0, [pc, #80]	; 800a8e4 <TurnRight+0x7c>
 800a896:	f7fe fda3 	bl	80093e0 <Rotate>
		float acc = AjustCenter();
 800a89a:	f7ff fdc3 	bl	800a424 <AjustCenter>
 800a89e:	ed87 0a03 	vstr	s0, [r7, #12]
		EmitterON();
 800a8a2:	f004 fb55 	bl	800ef50 <EmitterON>
		HAL_Delay(100);
 800a8a6:	2064      	movs	r0, #100	; 0x64
 800a8a8:	f005 fc4a 	bl	8010140 <HAL_Delay>
		PIDChangeFlag( A_VELO_PID , 1);
 800a8ac:	2101      	movs	r1, #1
 800a8ae:	2000      	movs	r0, #0
 800a8b0:	f005 f902 	bl	800fab8 <PIDChangeFlag>
		Accel(acc, ExploreVelocity);
 800a8b4:	4b0c      	ldr	r3, [pc, #48]	; (800a8e8 <TurnRight+0x80>)
 800a8b6:	edd3 7a00 	vldr	s15, [r3]
 800a8ba:	eef0 0a67 	vmov.f32	s1, s15
 800a8be:	ed97 0a03 	vldr	s0, [r7, #12]
 800a8c2:	f7ff fb99 	bl	8009ff8 <Accel>
		break;
 800a8c6:	e002      	b.n	800a8ce <TurnRight+0x66>
		SlalomRight();
 800a8c8:	f7fe ffce 	bl	8009868 <SlalomRight>
		break;
 800a8cc:	bf00      	nop
	}


}
 800a8ce:	bf00      	nop
 800a8d0:	3710      	adds	r7, #16
 800a8d2:	46bd      	mov	sp, r7
 800a8d4:	bd80      	pop	{r7, pc}
 800a8d6:	bf00      	nop
 800a8d8:	00000000 	.word	0x00000000
 800a8dc:	42340000 	.word	0x42340000
 800a8e0:	40c90fdb 	.word	0x40c90fdb
 800a8e4:	42b40000 	.word	0x42b40000
 800a8e8:	20000768 	.word	0x20000768

0800a8ec <TurnLeft>:
void TurnLeft(char mode)
{
 800a8ec:	b580      	push	{r7, lr}
 800a8ee:	b084      	sub	sp, #16
 800a8f0:	af00      	add	r7, sp, #0
 800a8f2:	4603      	mov	r3, r0
 800a8f4:	71fb      	strb	r3, [r7, #7]
	//
	//
	//
	//

	switch( mode )
 800a8f6:	79fb      	ldrb	r3, [r7, #7]
 800a8f8:	2b53      	cmp	r3, #83	; 0x53
 800a8fa:	d02a      	beq.n	800a952 <TurnLeft+0x66>
 800a8fc:	2b54      	cmp	r3, #84	; 0x54
 800a8fe:	d000      	beq.n	800a902 <TurnLeft+0x16>
	case 'S':
		//
		SlalomLeft();
		break;
	default :
		break;
 800a900:	e02a      	b.n	800a958 <TurnLeft+0x6c>
		Decel(45, 0);
 800a902:	eddf 0a17 	vldr	s1, [pc, #92]	; 800a960 <TurnLeft+0x74>
 800a906:	ed9f 0a17 	vldr	s0, [pc, #92]	; 800a964 <TurnLeft+0x78>
 800a90a:	f7ff fc3d 	bl	800a188 <Decel>
		EmitterOFF();
 800a90e:	f004 fb2d 	bl	800ef6c <EmitterOFF>
		Rotate( 90 , -2*M_PI);//-1.5
 800a912:	eddf 0a15 	vldr	s1, [pc, #84]	; 800a968 <TurnLeft+0x7c>
 800a916:	ed9f 0a15 	vldr	s0, [pc, #84]	; 800a96c <TurnLeft+0x80>
 800a91a:	f7fe fd61 	bl	80093e0 <Rotate>
		EmitterON();
 800a91e:	f004 fb17 	bl	800ef50 <EmitterON>
		HAL_Delay(100);
 800a922:	2064      	movs	r0, #100	; 0x64
 800a924:	f005 fc0c 	bl	8010140 <HAL_Delay>
		float acc = AjustCenter();
 800a928:	f7ff fd7c 	bl	800a424 <AjustCenter>
 800a92c:	ed87 0a03 	vstr	s0, [r7, #12]
		HAL_Delay(100);
 800a930:	2064      	movs	r0, #100	; 0x64
 800a932:	f005 fc05 	bl	8010140 <HAL_Delay>
		PIDChangeFlag( A_VELO_PID , 1);
 800a936:	2101      	movs	r1, #1
 800a938:	2000      	movs	r0, #0
 800a93a:	f005 f8bd 	bl	800fab8 <PIDChangeFlag>
		Accel(acc, ExploreVelocity);
 800a93e:	4b0c      	ldr	r3, [pc, #48]	; (800a970 <TurnLeft+0x84>)
 800a940:	edd3 7a00 	vldr	s15, [r3]
 800a944:	eef0 0a67 	vmov.f32	s1, s15
 800a948:	ed97 0a03 	vldr	s0, [r7, #12]
 800a94c:	f7ff fb54 	bl	8009ff8 <Accel>
		break;
 800a950:	e002      	b.n	800a958 <TurnLeft+0x6c>
		SlalomLeft();
 800a952:	f7ff f975 	bl	8009c40 <SlalomLeft>
		break;
 800a956:	bf00      	nop
	}

}
 800a958:	bf00      	nop
 800a95a:	3710      	adds	r7, #16
 800a95c:	46bd      	mov	sp, r7
 800a95e:	bd80      	pop	{r7, pc}
 800a960:	00000000 	.word	0x00000000
 800a964:	42340000 	.word	0x42340000
 800a968:	c0c90fdb 	.word	0xc0c90fdb
 800a96c:	42b40000 	.word	0x42b40000
 800a970:	20000768 	.word	0x20000768

0800a974 <GoBack>:
void GoBack()
{
 800a974:	b580      	push	{r7, lr}
 800a976:	b082      	sub	sp, #8
 800a978:	af00      	add	r7, sp, #0
	//
	Decel(45, 0);
 800a97a:	eddf 0a12 	vldr	s1, [pc, #72]	; 800a9c4 <GoBack+0x50>
 800a97e:	ed9f 0a12 	vldr	s0, [pc, #72]	; 800a9c8 <GoBack+0x54>
 800a982:	f7ff fc01 	bl	800a188 <Decel>
//	HAL_Delay(500);
	//
	//Compensate();
	//Calib();
	//
	EmitterOFF();
 800a986:	f004 faf1 	bl	800ef6c <EmitterOFF>
#if 1
	Rotate(180, 2*M_PI);// //
 800a98a:	eddf 0a10 	vldr	s1, [pc, #64]	; 800a9cc <GoBack+0x58>
 800a98e:	ed9f 0a10 	vldr	s0, [pc, #64]	; 800a9d0 <GoBack+0x5c>
 800a992:	f7fe fd25 	bl	80093e0 <Rotate>
	EmitterON();
 800a996:	f004 fadb 	bl	800ef50 <EmitterON>
	RotateTest(180);
	AjustCenter();

#endif

	float acc = AjustCenter();
 800a99a:	f7ff fd43 	bl	800a424 <AjustCenter>
 800a99e:	ed87 0a01 	vstr	s0, [r7, #4]
	//TargetAngle += 180*M_PI/180;
	//
//	PIDReset(L_VELO_PID);
//	PIDReset(R_VELO_PID);
//	PIDReset(A_VELO_PID);
	HAL_Delay(200);
 800a9a2:	20c8      	movs	r0, #200	; 0xc8
 800a9a4:	f005 fbcc 	bl	8010140 <HAL_Delay>

//	Compensate();
	//PIDChangeFlag( A_VELO_PID, 1);
	Accel(acc, ExploreVelocity);
 800a9a8:	4b0a      	ldr	r3, [pc, #40]	; (800a9d4 <GoBack+0x60>)
 800a9aa:	edd3 7a00 	vldr	s15, [r3]
 800a9ae:	eef0 0a67 	vmov.f32	s1, s15
 800a9b2:	ed97 0a01 	vldr	s0, [r7, #4]
 800a9b6:	f7ff fb1f 	bl	8009ff8 <Accel>
	//

}
 800a9ba:	bf00      	nop
 800a9bc:	3708      	adds	r7, #8
 800a9be:	46bd      	mov	sp, r7
 800a9c0:	bd80      	pop	{r7, pc}
 800a9c2:	bf00      	nop
 800a9c4:	00000000 	.word	0x00000000
 800a9c8:	42340000 	.word	0x42340000
 800a9cc:	40c90fdb 	.word	0x40c90fdb
 800a9d0:	43340000 	.word	0x43340000
 800a9d4:	20000768 	.word	0x20000768

0800a9d8 <SelectAction>:
//{
//
//}
//
void SelectAction(char turn_mode)	//
{
 800a9d8:	b580      	push	{r7, lr}
 800a9da:	b082      	sub	sp, #8
 800a9dc:	af00      	add	r7, sp, #0
 800a9de:	4603      	mov	r3, r0
 800a9e0:	71fb      	strb	r3, [r7, #7]
	//
	switch(Pos.Dir%4) //
 800a9e2:	4b1b      	ldr	r3, [pc, #108]	; (800aa50 <SelectAction+0x78>)
 800a9e4:	789b      	ldrb	r3, [r3, #2]
 800a9e6:	f003 0303 	and.w	r3, r3, #3
 800a9ea:	2b03      	cmp	r3, #3
 800a9ec:	d82a      	bhi.n	800aa44 <SelectAction+0x6c>
 800a9ee:	a201      	add	r2, pc, #4	; (adr r2, 800a9f4 <SelectAction+0x1c>)
 800a9f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a9f4:	0800aa05 	.word	0x0800aa05
 800a9f8:	0800aa2b 	.word	0x0800aa2b
 800a9fc:	0800aa3f 	.word	0x0800aa3f
 800aa00:	0800aa35 	.word	0x0800aa35
	{
	//
	case front:
		//flag
		//PIDChangeFlag( A_VELO_PID, 1);
		AddVelocity = 0;
 800aa04:	4b13      	ldr	r3, [pc, #76]	; (800aa54 <SelectAction+0x7c>)
 800aa06:	f04f 0200 	mov.w	r2, #0
 800aa0a:	601a      	str	r2, [r3, #0]
		GoStraight(90, ExploreVelocity, AddVelocity);
 800aa0c:	4b12      	ldr	r3, [pc, #72]	; (800aa58 <SelectAction+0x80>)
 800aa0e:	edd3 7a00 	vldr	s15, [r3]
 800aa12:	4b10      	ldr	r3, [pc, #64]	; (800aa54 <SelectAction+0x7c>)
 800aa14:	ed93 7a00 	vldr	s14, [r3]
 800aa18:	eeb0 1a47 	vmov.f32	s2, s14
 800aa1c:	eef0 0a67 	vmov.f32	s1, s15
 800aa20:	ed9f 0a0e 	vldr	s0, [pc, #56]	; 800aa5c <SelectAction+0x84>
 800aa24:	f7ff fe1c 	bl	800a660 <GoStraight>

		break;
 800aa28:	e00d      	b.n	800aa46 <SelectAction+0x6e>
	//
	case right:	//
		//etc
		TurnRight(turn_mode);
 800aa2a:	79fb      	ldrb	r3, [r7, #7]
 800aa2c:	4618      	mov	r0, r3
 800aa2e:	f7ff ff1b 	bl	800a868 <TurnRight>
		break;
 800aa32:	e008      	b.n	800aa46 <SelectAction+0x6e>
	//
	case left:
		TurnLeft(turn_mode);
 800aa34:	79fb      	ldrb	r3, [r7, #7]
 800aa36:	4618      	mov	r0, r3
 800aa38:	f7ff ff58 	bl	800a8ec <TurnLeft>
		break;
 800aa3c:	e003      	b.n	800aa46 <SelectAction+0x6e>
	case back:
		GoBack();	//U
 800aa3e:	f7ff ff99 	bl	800a974 <GoBack>
		break;
 800aa42:	e000      	b.n	800aa46 <SelectAction+0x6e>


	default :
		break;
 800aa44:	bf00      	nop

	}
}
 800aa46:	bf00      	nop
 800aa48:	3708      	adds	r7, #8
 800aa4a:	46bd      	mov	sp, r7
 800aa4c:	bd80      	pop	{r7, pc}
 800aa4e:	bf00      	nop
 800aa50:	20000000 	.word	0x20000000
 800aa54:	200004f4 	.word	0x200004f4
 800aa58:	20000768 	.word	0x20000768
 800aa5c:	42b40000 	.word	0x42b40000

0800aa60 <Explore_IT>:
	//40.5ms
}


void Explore_IT()
{
 800aa60:	b5b0      	push	{r4, r5, r7, lr}
 800aa62:	b086      	sub	sp, #24
 800aa64:	af00      	add	r7, sp, #0

//*-----------------*/

	PulseDisplacement[LEFT] = - (TIM3->CNT - INITIAL_PULSE);
 800aa66:	4bb6      	ldr	r3, [pc, #728]	; (800ad40 <Explore_IT+0x2e0>)
 800aa68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800aa6a:	f5c3 43ea 	rsb	r3, r3, #29952	; 0x7500
 800aa6e:	332f      	adds	r3, #47	; 0x2f
 800aa70:	461a      	mov	r2, r3
 800aa72:	4bb4      	ldr	r3, [pc, #720]	; (800ad44 <Explore_IT+0x2e4>)
 800aa74:	601a      	str	r2, [r3, #0]
	TIM3->CNT = INITIAL_PULSE;
 800aa76:	4bb2      	ldr	r3, [pc, #712]	; (800ad40 <Explore_IT+0x2e0>)
 800aa78:	f247 522f 	movw	r2, #29999	; 0x752f
 800aa7c:	625a      	str	r2, [r3, #36]	; 0x24
	PulseDisplacement[RIGHT] = - (TIM4->CNT - INITIAL_PULSE);
 800aa7e:	4bb2      	ldr	r3, [pc, #712]	; (800ad48 <Explore_IT+0x2e8>)
 800aa80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800aa82:	f5c3 43ea 	rsb	r3, r3, #29952	; 0x7500
 800aa86:	332f      	adds	r3, #47	; 0x2f
 800aa88:	461a      	mov	r2, r3
 800aa8a:	4bae      	ldr	r3, [pc, #696]	; (800ad44 <Explore_IT+0x2e4>)
 800aa8c:	605a      	str	r2, [r3, #4]
	TIM4->CNT = INITIAL_PULSE;
 800aa8e:	4bae      	ldr	r3, [pc, #696]	; (800ad48 <Explore_IT+0x2e8>)
 800aa90:	f247 522f 	movw	r2, #29999	; 0x752f
 800aa94:	625a      	str	r2, [r3, #36]	; 0x24

	// mm/s
	CurrentVelocity[LEFT] =  (float)PulseDisplacement[LEFT] * convert_to_velocity;
 800aa96:	4bab      	ldr	r3, [pc, #684]	; (800ad44 <Explore_IT+0x2e4>)
 800aa98:	681b      	ldr	r3, [r3, #0]
 800aa9a:	ee07 3a90 	vmov	s15, r3
 800aa9e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800aaa2:	ed9f 7aaa 	vldr	s14, [pc, #680]	; 800ad4c <Explore_IT+0x2ec>
 800aaa6:	ee67 7a87 	vmul.f32	s15, s15, s14
 800aaaa:	4ba9      	ldr	r3, [pc, #676]	; (800ad50 <Explore_IT+0x2f0>)
 800aaac:	edc3 7a00 	vstr	s15, [r3]
	CurrentVelocity[RIGHT] =  (float)PulseDisplacement[RIGHT] * convert_to_velocity;
 800aab0:	4ba4      	ldr	r3, [pc, #656]	; (800ad44 <Explore_IT+0x2e4>)
 800aab2:	685b      	ldr	r3, [r3, #4]
 800aab4:	ee07 3a90 	vmov	s15, r3
 800aab8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800aabc:	ed9f 7aa3 	vldr	s14, [pc, #652]	; 800ad4c <Explore_IT+0x2ec>
 800aac0:	ee67 7a87 	vmul.f32	s15, s15, s14
 800aac4:	4ba2      	ldr	r3, [pc, #648]	; (800ad50 <Explore_IT+0x2f0>)
 800aac6:	edc3 7a01 	vstr	s15, [r3, #4]
	CurrentVelocity[BODY] = (CurrentVelocity[LEFT] + CurrentVelocity[RIGHT] )*0.5f;
 800aaca:	4ba1      	ldr	r3, [pc, #644]	; (800ad50 <Explore_IT+0x2f0>)
 800aacc:	ed93 7a00 	vldr	s14, [r3]
 800aad0:	4b9f      	ldr	r3, [pc, #636]	; (800ad50 <Explore_IT+0x2f0>)
 800aad2:	edd3 7a01 	vldr	s15, [r3, #4]
 800aad6:	ee77 7a27 	vadd.f32	s15, s14, s15
 800aada:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 800aade:	ee67 7a87 	vmul.f32	s15, s15, s14
 800aae2:	4b9b      	ldr	r3, [pc, #620]	; (800ad50 <Explore_IT+0x2f0>)
 800aae4:	edc3 7a02 	vstr	s15, [r3, #8]
//	}


	// mm/ms

	TotalPulse[LEFT] += PulseDisplacement[LEFT];
 800aae8:	4b9a      	ldr	r3, [pc, #616]	; (800ad54 <Explore_IT+0x2f4>)
 800aaea:	681a      	ldr	r2, [r3, #0]
 800aaec:	4b95      	ldr	r3, [pc, #596]	; (800ad44 <Explore_IT+0x2e4>)
 800aaee:	681b      	ldr	r3, [r3, #0]
 800aaf0:	4413      	add	r3, r2
 800aaf2:	4a98      	ldr	r2, [pc, #608]	; (800ad54 <Explore_IT+0x2f4>)
 800aaf4:	6013      	str	r3, [r2, #0]
	TotalPulse[RIGHT] += PulseDisplacement[RIGHT];
 800aaf6:	4b97      	ldr	r3, [pc, #604]	; (800ad54 <Explore_IT+0x2f4>)
 800aaf8:	685a      	ldr	r2, [r3, #4]
 800aafa:	4b92      	ldr	r3, [pc, #584]	; (800ad44 <Explore_IT+0x2e4>)
 800aafc:	685b      	ldr	r3, [r3, #4]
 800aafe:	4413      	add	r3, r2
 800ab00:	4a94      	ldr	r2, [pc, #592]	; (800ad54 <Explore_IT+0x2f4>)
 800ab02:	6053      	str	r3, [r2, #4]
	TotalPulse[BODY] = TotalPulse[LEFT]+TotalPulse[RIGHT];
 800ab04:	4b93      	ldr	r3, [pc, #588]	; (800ad54 <Explore_IT+0x2f4>)
 800ab06:	681a      	ldr	r2, [r3, #0]
 800ab08:	4b92      	ldr	r3, [pc, #584]	; (800ad54 <Explore_IT+0x2f4>)
 800ab0a:	685b      	ldr	r3, [r3, #4]
 800ab0c:	4413      	add	r3, r2
 800ab0e:	4a91      	ldr	r2, [pc, #580]	; (800ad54 <Explore_IT+0x2f4>)
 800ab10:	6093      	str	r3, [r2, #8]
#if 1
	//static float angle=0;
	static float zg_last=0;
	float zg_law;
	//uint8_t zgb,zgf;
	ZGyro = ReadIMU(0x37, 0x38);
 800ab12:	2138      	movs	r1, #56	; 0x38
 800ab14:	2037      	movs	r0, #55	; 0x37
 800ab16:	f004 f8d1 	bl	800ecbc <ReadIMU>
 800ab1a:	eef0 7a40 	vmov.f32	s15, s0
 800ab1e:	4b8e      	ldr	r3, [pc, #568]	; (800ad58 <Explore_IT+0x2f8>)
 800ab20:	edc3 7a00 	vstr	s15, [r3]
    zg_law =  ( ZGyro - zg_offset )*convert_to_imu_angv;//16.4 * 180;//rad/s or rad/0.001s
 800ab24:	4b8c      	ldr	r3, [pc, #560]	; (800ad58 <Explore_IT+0x2f8>)
 800ab26:	ed93 7a00 	vldr	s14, [r3]
 800ab2a:	4b8c      	ldr	r3, [pc, #560]	; (800ad5c <Explore_IT+0x2fc>)
 800ab2c:	edd3 7a00 	vldr	s15, [r3]
 800ab30:	ee77 7a67 	vsub.f32	s15, s14, s15
 800ab34:	ed9f 7a8a 	vldr	s14, [pc, #552]	; 800ad60 <Explore_IT+0x300>
 800ab38:	ee67 7a87 	vmul.f32	s15, s15, s14
 800ab3c:	edc7 7a05 	vstr	s15, [r7, #20]
    AngularV = -((0.01*zg_law) + (0.99)* (zg_last));
 800ab40:	6978      	ldr	r0, [r7, #20]
 800ab42:	f7fd fc39 	bl	80083b8 <__aeabi_f2d>
 800ab46:	a378      	add	r3, pc, #480	; (adr r3, 800ad28 <Explore_IT+0x2c8>)
 800ab48:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ab4c:	f7fd fc8c 	bl	8008468 <__aeabi_dmul>
 800ab50:	4603      	mov	r3, r0
 800ab52:	460c      	mov	r4, r1
 800ab54:	4625      	mov	r5, r4
 800ab56:	461c      	mov	r4, r3
 800ab58:	4b82      	ldr	r3, [pc, #520]	; (800ad64 <Explore_IT+0x304>)
 800ab5a:	681b      	ldr	r3, [r3, #0]
 800ab5c:	4618      	mov	r0, r3
 800ab5e:	f7fd fc2b 	bl	80083b8 <__aeabi_f2d>
 800ab62:	a373      	add	r3, pc, #460	; (adr r3, 800ad30 <Explore_IT+0x2d0>)
 800ab64:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ab68:	f7fd fc7e 	bl	8008468 <__aeabi_dmul>
 800ab6c:	4602      	mov	r2, r0
 800ab6e:	460b      	mov	r3, r1
 800ab70:	4620      	mov	r0, r4
 800ab72:	4629      	mov	r1, r5
 800ab74:	f7fd fac2 	bl	80080fc <__adddf3>
 800ab78:	4603      	mov	r3, r0
 800ab7a:	460c      	mov	r4, r1
 800ab7c:	4618      	mov	r0, r3
 800ab7e:	4621      	mov	r1, r4
 800ab80:	f7fd ff6a 	bl	8008a58 <__aeabi_d2f>
 800ab84:	4603      	mov	r3, r0
 800ab86:	ee07 3a90 	vmov	s15, r3
 800ab8a:	eef1 7a67 	vneg.f32	s15, s15
 800ab8e:	4b76      	ldr	r3, [pc, #472]	; (800ad68 <Explore_IT+0x308>)
 800ab90:	edc3 7a00 	vstr	s15, [r3]
    zg_last = zg_law;
 800ab94:	4a73      	ldr	r2, [pc, #460]	; (800ad64 <Explore_IT+0x304>)
 800ab96:	697b      	ldr	r3, [r7, #20]
 800ab98:	6013      	str	r3, [r2, #0]
	Angle += AngularV * T1;
 800ab9a:	4b73      	ldr	r3, [pc, #460]	; (800ad68 <Explore_IT+0x308>)
 800ab9c:	edd3 7a00 	vldr	s15, [r3]
 800aba0:	ed9f 7a72 	vldr	s14, [pc, #456]	; 800ad6c <Explore_IT+0x30c>
 800aba4:	ee27 7a87 	vmul.f32	s14, s15, s14
 800aba8:	4b71      	ldr	r3, [pc, #452]	; (800ad70 <Explore_IT+0x310>)
 800abaa:	edd3 7a00 	vldr	s15, [r3]
 800abae:	ee77 7a27 	vadd.f32	s15, s14, s15
 800abb2:	4b6f      	ldr	r3, [pc, #444]	; (800ad70 <Explore_IT+0x310>)
 800abb4:	edc3 7a00 	vstr	s15, [r3]
	AngularV = ( CurrentVelocity[LEFT] - CurrentVelocity[RIGHT] ) *convert_to_angularv;
	Angle += AngularV * T1;

#endif

	int wall_d =0,wall_l =0,wall_r =0,wall_f=0;
 800abb8:	2300      	movs	r3, #0
 800abba:	613b      	str	r3, [r7, #16]
 800abbc:	2300      	movs	r3, #0
 800abbe:	60fb      	str	r3, [r7, #12]
 800abc0:	2300      	movs	r3, #0
 800abc2:	60bb      	str	r3, [r7, #8]
 800abc4:	2300      	movs	r3, #0
 800abc6:	607b      	str	r3, [r7, #4]
		int ang_out=0;
 800abc8:	2300      	movs	r3, #0
 800abca:	603b      	str	r3, [r7, #0]

		if( Pos.Dir == front || Pos.Act == compensate || Pos.Act == rotate)
 800abcc:	4b69      	ldr	r3, [pc, #420]	; (800ad74 <Explore_IT+0x314>)
 800abce:	789b      	ldrb	r3, [r3, #2]
 800abd0:	2b00      	cmp	r3, #0
 800abd2:	d008      	beq.n	800abe6 <Explore_IT+0x186>
 800abd4:	4b67      	ldr	r3, [pc, #412]	; (800ad74 <Explore_IT+0x314>)
 800abd6:	791b      	ldrb	r3, [r3, #4]
 800abd8:	2b06      	cmp	r3, #6
 800abda:	d004      	beq.n	800abe6 <Explore_IT+0x186>
 800abdc:	4b65      	ldr	r3, [pc, #404]	; (800ad74 <Explore_IT+0x314>)
 800abde:	791b      	ldrb	r3, [r3, #4]
 800abe0:	2b03      	cmp	r3, #3
 800abe2:	f040 8124 	bne.w	800ae2e <Explore_IT+0x3ce>
		{
			if( Pid[A_VELO_PID].flag == 1 )
 800abe6:	4b64      	ldr	r3, [pc, #400]	; (800ad78 <Explore_IT+0x318>)
 800abe8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800abea:	2b01      	cmp	r3, #1
 800abec:	d116      	bne.n	800ac1c <Explore_IT+0x1bc>
			{
				ang_out = PIDControl( A_VELO_PID,  TargetAngle, Angle);
 800abee:	4b63      	ldr	r3, [pc, #396]	; (800ad7c <Explore_IT+0x31c>)
 800abf0:	edd3 7a00 	vldr	s15, [r3]
 800abf4:	4b5e      	ldr	r3, [pc, #376]	; (800ad70 <Explore_IT+0x310>)
 800abf6:	ed93 7a00 	vldr	s14, [r3]
 800abfa:	eef0 0a47 	vmov.f32	s1, s14
 800abfe:	eeb0 0a67 	vmov.f32	s0, s15
 800ac02:	2000      	movs	r0, #0
 800ac04:	f004 ffac 	bl	800fb60 <PIDControl>
 800ac08:	6038      	str	r0, [r7, #0]
				TargetAngularV = (float)ang_out;	//
 800ac0a:	683b      	ldr	r3, [r7, #0]
 800ac0c:	ee07 3a90 	vmov	s15, r3
 800ac10:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800ac14:	4b5a      	ldr	r3, [pc, #360]	; (800ad80 <Explore_IT+0x320>)
 800ac16:	edc3 7a00 	vstr	s15, [r3]
 800ac1a:	e108      	b.n	800ae2e <Explore_IT+0x3ce>
			}
			else if( Pid[D_WALL_PID].flag == 1 )
 800ac1c:	4b56      	ldr	r3, [pc, #344]	; (800ad78 <Explore_IT+0x318>)
 800ac1e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ac20:	2b01      	cmp	r3, #1
 800ac22:	d12a      	bne.n	800ac7a <Explore_IT+0x21a>
			{
				wall_d = PIDControl( D_WALL_PID, Photo[SL], Photo[SR]+PhotoDiff);	//++
 800ac24:	4b57      	ldr	r3, [pc, #348]	; (800ad84 <Explore_IT+0x324>)
 800ac26:	edd3 6a02 	vldr	s13, [r3, #8]
 800ac2a:	4b56      	ldr	r3, [pc, #344]	; (800ad84 <Explore_IT+0x324>)
 800ac2c:	ed93 7a01 	vldr	s14, [r3, #4]
 800ac30:	4b55      	ldr	r3, [pc, #340]	; (800ad88 <Explore_IT+0x328>)
 800ac32:	edd3 7a00 	vldr	s15, [r3]
 800ac36:	ee77 7a27 	vadd.f32	s15, s14, s15
 800ac3a:	eef0 0a67 	vmov.f32	s1, s15
 800ac3e:	eeb0 0a66 	vmov.f32	s0, s13
 800ac42:	2001      	movs	r0, #1
 800ac44:	f004 ff8c 	bl	800fb60 <PIDControl>
 800ac48:	6138      	str	r0, [r7, #16]
				TargetAngularV = (float)wall_d*0.001;//0.002 
 800ac4a:	693b      	ldr	r3, [r7, #16]
 800ac4c:	ee07 3a90 	vmov	s15, r3
 800ac50:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800ac54:	ee17 0a90 	vmov	r0, s15
 800ac58:	f7fd fbae 	bl	80083b8 <__aeabi_f2d>
 800ac5c:	a336      	add	r3, pc, #216	; (adr r3, 800ad38 <Explore_IT+0x2d8>)
 800ac5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac62:	f7fd fc01 	bl	8008468 <__aeabi_dmul>
 800ac66:	4603      	mov	r3, r0
 800ac68:	460c      	mov	r4, r1
 800ac6a:	4618      	mov	r0, r3
 800ac6c:	4621      	mov	r1, r4
 800ac6e:	f7fd fef3 	bl	8008a58 <__aeabi_d2f>
 800ac72:	4602      	mov	r2, r0
 800ac74:	4b42      	ldr	r3, [pc, #264]	; (800ad80 <Explore_IT+0x320>)
 800ac76:	601a      	str	r2, [r3, #0]
 800ac78:	e0d9      	b.n	800ae2e <Explore_IT+0x3ce>
			}
			else if( Pid[L_WALL_PID].flag == 1 )
 800ac7a:	4b3f      	ldr	r3, [pc, #252]	; (800ad78 <Explore_IT+0x318>)
 800ac7c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800ac80:	2b01      	cmp	r3, #1
 800ac82:	d125      	bne.n	800acd0 <Explore_IT+0x270>
			{
				wall_l = PIDControl( L_WALL_PID,  Photo[SL], TargetPhoto[SL]);
 800ac84:	4b3f      	ldr	r3, [pc, #252]	; (800ad84 <Explore_IT+0x324>)
 800ac86:	edd3 7a02 	vldr	s15, [r3, #8]
 800ac8a:	4b40      	ldr	r3, [pc, #256]	; (800ad8c <Explore_IT+0x32c>)
 800ac8c:	ed93 7a02 	vldr	s14, [r3, #8]
 800ac90:	eef0 0a47 	vmov.f32	s1, s14
 800ac94:	eeb0 0a67 	vmov.f32	s0, s15
 800ac98:	2002      	movs	r0, #2
 800ac9a:	f004 ff61 	bl	800fb60 <PIDControl>
 800ac9e:	60f8      	str	r0, [r7, #12]
				TargetAngularV = (float)wall_l*0.001;//0.002 
 800aca0:	68fb      	ldr	r3, [r7, #12]
 800aca2:	ee07 3a90 	vmov	s15, r3
 800aca6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800acaa:	ee17 0a90 	vmov	r0, s15
 800acae:	f7fd fb83 	bl	80083b8 <__aeabi_f2d>
 800acb2:	a321      	add	r3, pc, #132	; (adr r3, 800ad38 <Explore_IT+0x2d8>)
 800acb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800acb8:	f7fd fbd6 	bl	8008468 <__aeabi_dmul>
 800acbc:	4603      	mov	r3, r0
 800acbe:	460c      	mov	r4, r1
 800acc0:	4618      	mov	r0, r3
 800acc2:	4621      	mov	r1, r4
 800acc4:	f7fd fec8 	bl	8008a58 <__aeabi_d2f>
 800acc8:	4602      	mov	r2, r0
 800acca:	4b2d      	ldr	r3, [pc, #180]	; (800ad80 <Explore_IT+0x320>)
 800accc:	601a      	str	r2, [r3, #0]
 800acce:	e0ae      	b.n	800ae2e <Explore_IT+0x3ce>

			}
			else if( Pid[R_WALL_PID].flag == 1 )
 800acd0:	4b29      	ldr	r3, [pc, #164]	; (800ad78 <Explore_IT+0x318>)
 800acd2:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 800acd6:	2b01      	cmp	r3, #1
 800acd8:	d15a      	bne.n	800ad90 <Explore_IT+0x330>
			{
				wall_r = PIDControl( R_WALL_PID,  TargetPhoto[SR], Photo[SR]);			//-
 800acda:	4b2c      	ldr	r3, [pc, #176]	; (800ad8c <Explore_IT+0x32c>)
 800acdc:	edd3 7a01 	vldr	s15, [r3, #4]
 800ace0:	4b28      	ldr	r3, [pc, #160]	; (800ad84 <Explore_IT+0x324>)
 800ace2:	ed93 7a01 	vldr	s14, [r3, #4]
 800ace6:	eef0 0a47 	vmov.f32	s1, s14
 800acea:	eeb0 0a67 	vmov.f32	s0, s15
 800acee:	2003      	movs	r0, #3
 800acf0:	f004 ff36 	bl	800fb60 <PIDControl>
 800acf4:	60b8      	str	r0, [r7, #8]
				TargetAngularV = (float)wall_r*0.001;//0.002 
 800acf6:	68bb      	ldr	r3, [r7, #8]
 800acf8:	ee07 3a90 	vmov	s15, r3
 800acfc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800ad00:	ee17 0a90 	vmov	r0, s15
 800ad04:	f7fd fb58 	bl	80083b8 <__aeabi_f2d>
 800ad08:	a30b      	add	r3, pc, #44	; (adr r3, 800ad38 <Explore_IT+0x2d8>)
 800ad0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ad0e:	f7fd fbab 	bl	8008468 <__aeabi_dmul>
 800ad12:	4603      	mov	r3, r0
 800ad14:	460c      	mov	r4, r1
 800ad16:	4618      	mov	r0, r3
 800ad18:	4621      	mov	r1, r4
 800ad1a:	f7fd fe9d 	bl	8008a58 <__aeabi_d2f>
 800ad1e:	4602      	mov	r2, r0
 800ad20:	4b17      	ldr	r3, [pc, #92]	; (800ad80 <Explore_IT+0x320>)
 800ad22:	601a      	str	r2, [r3, #0]
 800ad24:	e083      	b.n	800ae2e <Explore_IT+0x3ce>
 800ad26:	bf00      	nop
 800ad28:	47ae147b 	.word	0x47ae147b
 800ad2c:	3f847ae1 	.word	0x3f847ae1
 800ad30:	7ae147ae 	.word	0x7ae147ae
 800ad34:	3fefae14 	.word	0x3fefae14
 800ad38:	d2f1a9fc 	.word	0xd2f1a9fc
 800ad3c:	3f50624d 	.word	0x3f50624d
 800ad40:	40000400 	.word	0x40000400
 800ad44:	2000098c 	.word	0x2000098c
 800ad48:	40000800 	.word	0x40000800
 800ad4c:	3f8177cd 	.word	0x3f8177cd
 800ad50:	20000524 	.word	0x20000524
 800ad54:	20000518 	.word	0x20000518
 800ad58:	200002d0 	.word	0x200002d0
 800ad5c:	200002cc 	.word	0x200002cc
 800ad60:	3a8b7d78 	.word	0x3a8b7d78
 800ad64:	20000218 	.word	0x20000218
 800ad68:	20000220 	.word	0x20000220
 800ad6c:	3a83126f 	.word	0x3a83126f
 800ad70:	20000224 	.word	0x20000224
 800ad74:	20000000 	.word	0x20000000
 800ad78:	20000314 	.word	0x20000314
 800ad7c:	20000514 	.word	0x20000514
 800ad80:	200004f8 	.word	0x200004f8
 800ad84:	20000558 	.word	0x20000558
 800ad88:	2000050c 	.word	0x2000050c
 800ad8c:	20000774 	.word	0x20000774
			}
			else if( Pid[F_WALL_PID].flag == 1)
 800ad90:	4b63      	ldr	r3, [pc, #396]	; (800af20 <Explore_IT+0x4c0>)
 800ad92:	f8d3 3188 	ldr.w	r3, [r3, #392]	; 0x188
 800ad96:	2b01      	cmp	r3, #1
 800ad98:	d149      	bne.n	800ae2e <Explore_IT+0x3ce>
			{
				wall_f = PIDControl( F_WALL_PID,   Photo[FR], Photo[FL]+1000);
 800ad9a:	4b62      	ldr	r3, [pc, #392]	; (800af24 <Explore_IT+0x4c4>)
 800ad9c:	edd3 6a03 	vldr	s13, [r3, #12]
 800ada0:	4b60      	ldr	r3, [pc, #384]	; (800af24 <Explore_IT+0x4c4>)
 800ada2:	edd3 7a00 	vldr	s15, [r3]
 800ada6:	ed9f 7a60 	vldr	s14, [pc, #384]	; 800af28 <Explore_IT+0x4c8>
 800adaa:	ee77 7a87 	vadd.f32	s15, s15, s14
 800adae:	eef0 0a67 	vmov.f32	s1, s15
 800adb2:	eeb0 0a66 	vmov.f32	s0, s13
 800adb6:	2008      	movs	r0, #8
 800adb8:	f004 fed2 	bl	800fb60 <PIDControl>
 800adbc:	6078      	str	r0, [r7, #4]
				TargetAngularV = (float)wall_f*0.001;
 800adbe:	687b      	ldr	r3, [r7, #4]
 800adc0:	ee07 3a90 	vmov	s15, r3
 800adc4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800adc8:	ee17 0a90 	vmov	r0, s15
 800adcc:	f7fd faf4 	bl	80083b8 <__aeabi_f2d>
 800add0:	a34f      	add	r3, pc, #316	; (adr r3, 800af10 <Explore_IT+0x4b0>)
 800add2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800add6:	f7fd fb47 	bl	8008468 <__aeabi_dmul>
 800adda:	4603      	mov	r3, r0
 800addc:	460c      	mov	r4, r1
 800adde:	4618      	mov	r0, r3
 800ade0:	4621      	mov	r1, r4
 800ade2:	f7fd fe39 	bl	8008a58 <__aeabi_d2f>
 800ade6:	4602      	mov	r2, r0
 800ade8:	4b50      	ldr	r3, [pc, #320]	; (800af2c <Explore_IT+0x4cc>)
 800adea:	601a      	str	r2, [r3, #0]

				TargetVelocity[BODY] = 0.1*PIDControl( FD_WALL_PID,   Photo[FR]+Photo[FL],4000);
 800adec:	4b4d      	ldr	r3, [pc, #308]	; (800af24 <Explore_IT+0x4c4>)
 800adee:	ed93 7a03 	vldr	s14, [r3, #12]
 800adf2:	4b4c      	ldr	r3, [pc, #304]	; (800af24 <Explore_IT+0x4c4>)
 800adf4:	edd3 7a00 	vldr	s15, [r3]
 800adf8:	ee77 7a27 	vadd.f32	s15, s14, s15
 800adfc:	eddf 0a4c 	vldr	s1, [pc, #304]	; 800af30 <Explore_IT+0x4d0>
 800ae00:	eeb0 0a67 	vmov.f32	s0, s15
 800ae04:	2009      	movs	r0, #9
 800ae06:	f004 feab 	bl	800fb60 <PIDControl>
 800ae0a:	4603      	mov	r3, r0
 800ae0c:	4618      	mov	r0, r3
 800ae0e:	f7fd fac1 	bl	8008394 <__aeabi_i2d>
 800ae12:	a341      	add	r3, pc, #260	; (adr r3, 800af18 <Explore_IT+0x4b8>)
 800ae14:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ae18:	f7fd fb26 	bl	8008468 <__aeabi_dmul>
 800ae1c:	4603      	mov	r3, r0
 800ae1e:	460c      	mov	r4, r1
 800ae20:	4618      	mov	r0, r3
 800ae22:	4621      	mov	r1, r4
 800ae24:	f7fd fe18 	bl	8008a58 <__aeabi_d2f>
 800ae28:	4602      	mov	r2, r0
 800ae2a:	4b42      	ldr	r3, [pc, #264]	; (800af34 <Explore_IT+0x4d4>)
 800ae2c:	609a      	str	r2, [r3, #8]
			}
		}

	TargetVelocity[BODY] += Acceleration;
 800ae2e:	4b41      	ldr	r3, [pc, #260]	; (800af34 <Explore_IT+0x4d4>)
 800ae30:	ed93 7a02 	vldr	s14, [r3, #8]
 800ae34:	4b40      	ldr	r3, [pc, #256]	; (800af38 <Explore_IT+0x4d8>)
 800ae36:	edd3 7a00 	vldr	s15, [r3]
 800ae3a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800ae3e:	4b3d      	ldr	r3, [pc, #244]	; (800af34 <Explore_IT+0x4d4>)
 800ae40:	edc3 7a02 	vstr	s15, [r3, #8]
	AngularAcceleration += AngularLeapsity;
 800ae44:	4b3d      	ldr	r3, [pc, #244]	; (800af3c <Explore_IT+0x4dc>)
 800ae46:	ed93 7a00 	vldr	s14, [r3]
 800ae4a:	4b3d      	ldr	r3, [pc, #244]	; (800af40 <Explore_IT+0x4e0>)
 800ae4c:	edd3 7a00 	vldr	s15, [r3]
 800ae50:	ee77 7a27 	vadd.f32	s15, s14, s15
 800ae54:	4b39      	ldr	r3, [pc, #228]	; (800af3c <Explore_IT+0x4dc>)
 800ae56:	edc3 7a00 	vstr	s15, [r3]
	TargetAngularV += AngularAcceleration;
 800ae5a:	4b34      	ldr	r3, [pc, #208]	; (800af2c <Explore_IT+0x4cc>)
 800ae5c:	ed93 7a00 	vldr	s14, [r3]
 800ae60:	4b36      	ldr	r3, [pc, #216]	; (800af3c <Explore_IT+0x4dc>)
 800ae62:	edd3 7a00 	vldr	s15, [r3]
 800ae66:	ee77 7a27 	vadd.f32	s15, s14, s15
 800ae6a:	4b30      	ldr	r3, [pc, #192]	; (800af2c <Explore_IT+0x4cc>)
 800ae6c:	edc3 7a00 	vstr	s15, [r3]
	//TargetAngularV += AngularAcceleration;
	TargetVelocity[RIGHT] = ( TargetVelocity[BODY] - TargetAngularV * TREAD_WIDTH * 0.5f );
 800ae70:	4b30      	ldr	r3, [pc, #192]	; (800af34 <Explore_IT+0x4d4>)
 800ae72:	ed93 7a02 	vldr	s14, [r3, #8]
 800ae76:	4b2d      	ldr	r3, [pc, #180]	; (800af2c <Explore_IT+0x4cc>)
 800ae78:	edd3 7a00 	vldr	s15, [r3]
 800ae7c:	eddf 6a31 	vldr	s13, [pc, #196]	; 800af44 <Explore_IT+0x4e4>
 800ae80:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800ae84:	eef6 6a00 	vmov.f32	s13, #96	; 0x3f000000  0.5
 800ae88:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800ae8c:	ee77 7a67 	vsub.f32	s15, s14, s15
 800ae90:	4b28      	ldr	r3, [pc, #160]	; (800af34 <Explore_IT+0x4d4>)
 800ae92:	edc3 7a01 	vstr	s15, [r3, #4]
	TargetVelocity[LEFT] = ( TargetAngularV *TREAD_WIDTH ) + TargetVelocity[RIGHT];
 800ae96:	4b25      	ldr	r3, [pc, #148]	; (800af2c <Explore_IT+0x4cc>)
 800ae98:	edd3 7a00 	vldr	s15, [r3]
 800ae9c:	ed9f 7a29 	vldr	s14, [pc, #164]	; 800af44 <Explore_IT+0x4e4>
 800aea0:	ee27 7a87 	vmul.f32	s14, s15, s14
 800aea4:	4b23      	ldr	r3, [pc, #140]	; (800af34 <Explore_IT+0x4d4>)
 800aea6:	edd3 7a01 	vldr	s15, [r3, #4]
 800aeaa:	ee77 7a27 	vadd.f32	s15, s14, s15
 800aeae:	4b21      	ldr	r3, [pc, #132]	; (800af34 <Explore_IT+0x4d4>)
 800aeb0:	edc3 7a00 	vstr	s15, [r3]

	VelocityLeftOut = PIDControl( L_VELO_PID, TargetVelocity[LEFT], CurrentVelocity[LEFT]);
 800aeb4:	4b1f      	ldr	r3, [pc, #124]	; (800af34 <Explore_IT+0x4d4>)
 800aeb6:	edd3 7a00 	vldr	s15, [r3]
 800aeba:	4b23      	ldr	r3, [pc, #140]	; (800af48 <Explore_IT+0x4e8>)
 800aebc:	ed93 7a00 	vldr	s14, [r3]
 800aec0:	eef0 0a47 	vmov.f32	s1, s14
 800aec4:	eeb0 0a67 	vmov.f32	s0, s15
 800aec8:	2004      	movs	r0, #4
 800aeca:	f004 fe49 	bl	800fb60 <PIDControl>
 800aece:	4602      	mov	r2, r0
 800aed0:	4b1e      	ldr	r3, [pc, #120]	; (800af4c <Explore_IT+0x4ec>)
 800aed2:	601a      	str	r2, [r3, #0]
	VelocityRightOut = PIDControl( R_VELO_PID, TargetVelocity[RIGHT], CurrentVelocity[RIGHT]);
 800aed4:	4b17      	ldr	r3, [pc, #92]	; (800af34 <Explore_IT+0x4d4>)
 800aed6:	edd3 7a01 	vldr	s15, [r3, #4]
 800aeda:	4b1b      	ldr	r3, [pc, #108]	; (800af48 <Explore_IT+0x4e8>)
 800aedc:	ed93 7a01 	vldr	s14, [r3, #4]
 800aee0:	eef0 0a47 	vmov.f32	s1, s14
 800aee4:	eeb0 0a67 	vmov.f32	s0, s15
 800aee8:	2005      	movs	r0, #5
 800aeea:	f004 fe39 	bl	800fb60 <PIDControl>
 800aeee:	4602      	mov	r2, r0
 800aef0:	4b17      	ldr	r3, [pc, #92]	; (800af50 <Explore_IT+0x4f0>)
 800aef2:	601a      	str	r2, [r3, #0]

	//
	Motor_Switch( VelocityLeftOut, VelocityRightOut );
 800aef4:	4b15      	ldr	r3, [pc, #84]	; (800af4c <Explore_IT+0x4ec>)
 800aef6:	681a      	ldr	r2, [r3, #0]
 800aef8:	4b15      	ldr	r3, [pc, #84]	; (800af50 <Explore_IT+0x4f0>)
 800aefa:	681b      	ldr	r3, [r3, #0]
 800aefc:	4619      	mov	r1, r3
 800aefe:	4610      	mov	r0, r2
 800af00:	f004 f936 	bl	800f170 <Motor_Switch>

}
 800af04:	bf00      	nop
 800af06:	3718      	adds	r7, #24
 800af08:	46bd      	mov	sp, r7
 800af0a:	bdb0      	pop	{r4, r5, r7, pc}
 800af0c:	f3af 8000 	nop.w
 800af10:	d2f1a9fc 	.word	0xd2f1a9fc
 800af14:	3f50624d 	.word	0x3f50624d
 800af18:	9999999a 	.word	0x9999999a
 800af1c:	3fb99999 	.word	0x3fb99999
 800af20:	20000314 	.word	0x20000314
 800af24:	20000558 	.word	0x20000558
 800af28:	447a0000 	.word	0x447a0000
 800af2c:	200004f8 	.word	0x200004f8
 800af30:	457a0000 	.word	0x457a0000
 800af34:	200004e8 	.word	0x200004e8
 800af38:	20000228 	.word	0x20000228
 800af3c:	2000022c 	.word	0x2000022c
 800af40:	20000230 	.word	0x20000230
 800af44:	42176666 	.word	0x42176666
 800af48:	20000524 	.word	0x20000524
 800af4c:	2000076c 	.word	0x2000076c
 800af50:	20000788 	.word	0x20000788
 800af54:	00000000 	.word	0x00000000

0800af58 <WritingFree_IT>:
void WritingFree_IT()
{
 800af58:	b5b0      	push	{r4, r5, r7, lr}
 800af5a:	b082      	sub	sp, #8
 800af5c:	af00      	add	r7, sp, #0
	PulseDisplacement[LEFT] = - (TIM3->CNT - INITIAL_PULSE);
 800af5e:	4b90      	ldr	r3, [pc, #576]	; (800b1a0 <WritingFree_IT+0x248>)
 800af60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800af62:	f5c3 43ea 	rsb	r3, r3, #29952	; 0x7500
 800af66:	332f      	adds	r3, #47	; 0x2f
 800af68:	461a      	mov	r2, r3
 800af6a:	4b8e      	ldr	r3, [pc, #568]	; (800b1a4 <WritingFree_IT+0x24c>)
 800af6c:	601a      	str	r2, [r3, #0]
	TIM3->CNT = INITIAL_PULSE;
 800af6e:	4b8c      	ldr	r3, [pc, #560]	; (800b1a0 <WritingFree_IT+0x248>)
 800af70:	f247 522f 	movw	r2, #29999	; 0x752f
 800af74:	625a      	str	r2, [r3, #36]	; 0x24
	PulseDisplacement[RIGHT] = - (TIM4->CNT - INITIAL_PULSE);
 800af76:	4b8c      	ldr	r3, [pc, #560]	; (800b1a8 <WritingFree_IT+0x250>)
 800af78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800af7a:	f5c3 43ea 	rsb	r3, r3, #29952	; 0x7500
 800af7e:	332f      	adds	r3, #47	; 0x2f
 800af80:	461a      	mov	r2, r3
 800af82:	4b88      	ldr	r3, [pc, #544]	; (800b1a4 <WritingFree_IT+0x24c>)
 800af84:	605a      	str	r2, [r3, #4]
	TIM4->CNT = INITIAL_PULSE;
 800af86:	4b88      	ldr	r3, [pc, #544]	; (800b1a8 <WritingFree_IT+0x250>)
 800af88:	f247 522f 	movw	r2, #29999	; 0x752f
 800af8c:	625a      	str	r2, [r3, #36]	; 0x24

	CurrentVelocity[LEFT] =  (float)PulseDisplacement[LEFT] * convert_to_velocity;
 800af8e:	4b85      	ldr	r3, [pc, #532]	; (800b1a4 <WritingFree_IT+0x24c>)
 800af90:	681b      	ldr	r3, [r3, #0]
 800af92:	ee07 3a90 	vmov	s15, r3
 800af96:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800af9a:	ed9f 7a84 	vldr	s14, [pc, #528]	; 800b1ac <WritingFree_IT+0x254>
 800af9e:	ee67 7a87 	vmul.f32	s15, s15, s14
 800afa2:	4b83      	ldr	r3, [pc, #524]	; (800b1b0 <WritingFree_IT+0x258>)
 800afa4:	edc3 7a00 	vstr	s15, [r3]
	CurrentVelocity[RIGHT] =  (float)PulseDisplacement[RIGHT] * convert_to_velocity;
 800afa8:	4b7e      	ldr	r3, [pc, #504]	; (800b1a4 <WritingFree_IT+0x24c>)
 800afaa:	685b      	ldr	r3, [r3, #4]
 800afac:	ee07 3a90 	vmov	s15, r3
 800afb0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800afb4:	ed9f 7a7d 	vldr	s14, [pc, #500]	; 800b1ac <WritingFree_IT+0x254>
 800afb8:	ee67 7a87 	vmul.f32	s15, s15, s14
 800afbc:	4b7c      	ldr	r3, [pc, #496]	; (800b1b0 <WritingFree_IT+0x258>)
 800afbe:	edc3 7a01 	vstr	s15, [r3, #4]
	CurrentVelocity[BODY] = (CurrentVelocity[LEFT] + CurrentVelocity[RIGHT] )*0.5f;
 800afc2:	4b7b      	ldr	r3, [pc, #492]	; (800b1b0 <WritingFree_IT+0x258>)
 800afc4:	ed93 7a00 	vldr	s14, [r3]
 800afc8:	4b79      	ldr	r3, [pc, #484]	; (800b1b0 <WritingFree_IT+0x258>)
 800afca:	edd3 7a01 	vldr	s15, [r3, #4]
 800afce:	ee77 7a27 	vadd.f32	s15, s14, s15
 800afd2:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 800afd6:	ee67 7a87 	vmul.f32	s15, s15, s14
 800afda:	4b75      	ldr	r3, [pc, #468]	; (800b1b0 <WritingFree_IT+0x258>)
 800afdc:	edc3 7a02 	vstr	s15, [r3, #8]
//			velodebug_flag = 0;
//		}
//
//	}
	// mm/ms
	TotalPulse[LEFT] += PulseDisplacement[LEFT];
 800afe0:	4b74      	ldr	r3, [pc, #464]	; (800b1b4 <WritingFree_IT+0x25c>)
 800afe2:	681a      	ldr	r2, [r3, #0]
 800afe4:	4b6f      	ldr	r3, [pc, #444]	; (800b1a4 <WritingFree_IT+0x24c>)
 800afe6:	681b      	ldr	r3, [r3, #0]
 800afe8:	4413      	add	r3, r2
 800afea:	4a72      	ldr	r2, [pc, #456]	; (800b1b4 <WritingFree_IT+0x25c>)
 800afec:	6013      	str	r3, [r2, #0]
	TotalPulse[RIGHT] += PulseDisplacement[RIGHT];
 800afee:	4b71      	ldr	r3, [pc, #452]	; (800b1b4 <WritingFree_IT+0x25c>)
 800aff0:	685a      	ldr	r2, [r3, #4]
 800aff2:	4b6c      	ldr	r3, [pc, #432]	; (800b1a4 <WritingFree_IT+0x24c>)
 800aff4:	685b      	ldr	r3, [r3, #4]
 800aff6:	4413      	add	r3, r2
 800aff8:	4a6e      	ldr	r2, [pc, #440]	; (800b1b4 <WritingFree_IT+0x25c>)
 800affa:	6053      	str	r3, [r2, #4]
	TotalPulse[BODY] = TotalPulse[LEFT]+TotalPulse[RIGHT];
 800affc:	4b6d      	ldr	r3, [pc, #436]	; (800b1b4 <WritingFree_IT+0x25c>)
 800affe:	681a      	ldr	r2, [r3, #0]
 800b000:	4b6c      	ldr	r3, [pc, #432]	; (800b1b4 <WritingFree_IT+0x25c>)
 800b002:	685b      	ldr	r3, [r3, #4]
 800b004:	4413      	add	r3, r2
 800b006:	4a6b      	ldr	r2, [pc, #428]	; (800b1b4 <WritingFree_IT+0x25c>)
 800b008:	6093      	str	r3, [r2, #8]
#if 1

	static float zg_last=0;
	float zg_law;
	//uint8_t zgb,zgf;
	ZGyro = ReadIMU(0x37, 0x38);
 800b00a:	2138      	movs	r1, #56	; 0x38
 800b00c:	2037      	movs	r0, #55	; 0x37
 800b00e:	f003 fe55 	bl	800ecbc <ReadIMU>
 800b012:	eef0 7a40 	vmov.f32	s15, s0
 800b016:	4b68      	ldr	r3, [pc, #416]	; (800b1b8 <WritingFree_IT+0x260>)
 800b018:	edc3 7a00 	vstr	s15, [r3]
    zg_law =  ( ZGyro - zg_offset )*convert_to_imu_angv;//16.4 * 180;//rad/s or rad/0.001s
 800b01c:	4b66      	ldr	r3, [pc, #408]	; (800b1b8 <WritingFree_IT+0x260>)
 800b01e:	ed93 7a00 	vldr	s14, [r3]
 800b022:	4b66      	ldr	r3, [pc, #408]	; (800b1bc <WritingFree_IT+0x264>)
 800b024:	edd3 7a00 	vldr	s15, [r3]
 800b028:	ee77 7a67 	vsub.f32	s15, s14, s15
 800b02c:	ed9f 7a64 	vldr	s14, [pc, #400]	; 800b1c0 <WritingFree_IT+0x268>
 800b030:	ee67 7a87 	vmul.f32	s15, s15, s14
 800b034:	edc7 7a01 	vstr	s15, [r7, #4]
    AngularV = -((0.01*zg_law) + (0.99)* (zg_last));
 800b038:	6878      	ldr	r0, [r7, #4]
 800b03a:	f7fd f9bd 	bl	80083b8 <__aeabi_f2d>
 800b03e:	a354      	add	r3, pc, #336	; (adr r3, 800b190 <WritingFree_IT+0x238>)
 800b040:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b044:	f7fd fa10 	bl	8008468 <__aeabi_dmul>
 800b048:	4603      	mov	r3, r0
 800b04a:	460c      	mov	r4, r1
 800b04c:	4625      	mov	r5, r4
 800b04e:	461c      	mov	r4, r3
 800b050:	4b5c      	ldr	r3, [pc, #368]	; (800b1c4 <WritingFree_IT+0x26c>)
 800b052:	681b      	ldr	r3, [r3, #0]
 800b054:	4618      	mov	r0, r3
 800b056:	f7fd f9af 	bl	80083b8 <__aeabi_f2d>
 800b05a:	a34f      	add	r3, pc, #316	; (adr r3, 800b198 <WritingFree_IT+0x240>)
 800b05c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b060:	f7fd fa02 	bl	8008468 <__aeabi_dmul>
 800b064:	4602      	mov	r2, r0
 800b066:	460b      	mov	r3, r1
 800b068:	4620      	mov	r0, r4
 800b06a:	4629      	mov	r1, r5
 800b06c:	f7fd f846 	bl	80080fc <__adddf3>
 800b070:	4603      	mov	r3, r0
 800b072:	460c      	mov	r4, r1
 800b074:	4618      	mov	r0, r3
 800b076:	4621      	mov	r1, r4
 800b078:	f7fd fcee 	bl	8008a58 <__aeabi_d2f>
 800b07c:	4603      	mov	r3, r0
 800b07e:	ee07 3a90 	vmov	s15, r3
 800b082:	eef1 7a67 	vneg.f32	s15, s15
 800b086:	4b50      	ldr	r3, [pc, #320]	; (800b1c8 <WritingFree_IT+0x270>)
 800b088:	edc3 7a00 	vstr	s15, [r3]
    zg_last = zg_law;
 800b08c:	4a4d      	ldr	r2, [pc, #308]	; (800b1c4 <WritingFree_IT+0x26c>)
 800b08e:	687b      	ldr	r3, [r7, #4]
 800b090:	6013      	str	r3, [r2, #0]
	Angle += AngularV * T1;
 800b092:	4b4d      	ldr	r3, [pc, #308]	; (800b1c8 <WritingFree_IT+0x270>)
 800b094:	edd3 7a00 	vldr	s15, [r3]
 800b098:	ed9f 7a4c 	vldr	s14, [pc, #304]	; 800b1cc <WritingFree_IT+0x274>
 800b09c:	ee27 7a87 	vmul.f32	s14, s15, s14
 800b0a0:	4b4b      	ldr	r3, [pc, #300]	; (800b1d0 <WritingFree_IT+0x278>)
 800b0a2:	edd3 7a00 	vldr	s15, [r3]
 800b0a6:	ee77 7a27 	vadd.f32	s15, s14, s15
 800b0aa:	4b49      	ldr	r3, [pc, #292]	; (800b1d0 <WritingFree_IT+0x278>)
 800b0ac:	edc3 7a00 	vstr	s15, [r3]
				TargetAngularV = (float)wall_r*0.001;//0.002 
			}
		}
#endif

	AngularAcceleration += AngularLeapsity;
 800b0b0:	4b48      	ldr	r3, [pc, #288]	; (800b1d4 <WritingFree_IT+0x27c>)
 800b0b2:	ed93 7a00 	vldr	s14, [r3]
 800b0b6:	4b48      	ldr	r3, [pc, #288]	; (800b1d8 <WritingFree_IT+0x280>)
 800b0b8:	edd3 7a00 	vldr	s15, [r3]
 800b0bc:	ee77 7a27 	vadd.f32	s15, s14, s15
 800b0c0:	4b44      	ldr	r3, [pc, #272]	; (800b1d4 <WritingFree_IT+0x27c>)
 800b0c2:	edc3 7a00 	vstr	s15, [r3]
	TargetVelocity[BODY] += Acceleration;
 800b0c6:	4b45      	ldr	r3, [pc, #276]	; (800b1dc <WritingFree_IT+0x284>)
 800b0c8:	ed93 7a02 	vldr	s14, [r3, #8]
 800b0cc:	4b44      	ldr	r3, [pc, #272]	; (800b1e0 <WritingFree_IT+0x288>)
 800b0ce:	edd3 7a00 	vldr	s15, [r3]
 800b0d2:	ee77 7a27 	vadd.f32	s15, s14, s15
 800b0d6:	4b41      	ldr	r3, [pc, #260]	; (800b1dc <WritingFree_IT+0x284>)
 800b0d8:	edc3 7a02 	vstr	s15, [r3, #8]
	TargetAngularV += AngularAcceleration;
 800b0dc:	4b41      	ldr	r3, [pc, #260]	; (800b1e4 <WritingFree_IT+0x28c>)
 800b0de:	ed93 7a00 	vldr	s14, [r3]
 800b0e2:	4b3c      	ldr	r3, [pc, #240]	; (800b1d4 <WritingFree_IT+0x27c>)
 800b0e4:	edd3 7a00 	vldr	s15, [r3]
 800b0e8:	ee77 7a27 	vadd.f32	s15, s14, s15
 800b0ec:	4b3d      	ldr	r3, [pc, #244]	; (800b1e4 <WritingFree_IT+0x28c>)
 800b0ee:	edc3 7a00 	vstr	s15, [r3]

	TargetVelocity[RIGHT] = ( TargetVelocity[BODY] - TargetAngularV * TREAD_WIDTH * 0.5f );
 800b0f2:	4b3a      	ldr	r3, [pc, #232]	; (800b1dc <WritingFree_IT+0x284>)
 800b0f4:	ed93 7a02 	vldr	s14, [r3, #8]
 800b0f8:	4b3a      	ldr	r3, [pc, #232]	; (800b1e4 <WritingFree_IT+0x28c>)
 800b0fa:	edd3 7a00 	vldr	s15, [r3]
 800b0fe:	eddf 6a3a 	vldr	s13, [pc, #232]	; 800b1e8 <WritingFree_IT+0x290>
 800b102:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800b106:	eef6 6a00 	vmov.f32	s13, #96	; 0x3f000000  0.5
 800b10a:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800b10e:	ee77 7a67 	vsub.f32	s15, s14, s15
 800b112:	4b32      	ldr	r3, [pc, #200]	; (800b1dc <WritingFree_IT+0x284>)
 800b114:	edc3 7a01 	vstr	s15, [r3, #4]
	TargetVelocity[LEFT] = ( TargetAngularV *TREAD_WIDTH ) + TargetVelocity[RIGHT];
 800b118:	4b32      	ldr	r3, [pc, #200]	; (800b1e4 <WritingFree_IT+0x28c>)
 800b11a:	edd3 7a00 	vldr	s15, [r3]
 800b11e:	ed9f 7a32 	vldr	s14, [pc, #200]	; 800b1e8 <WritingFree_IT+0x290>
 800b122:	ee27 7a87 	vmul.f32	s14, s15, s14
 800b126:	4b2d      	ldr	r3, [pc, #180]	; (800b1dc <WritingFree_IT+0x284>)
 800b128:	edd3 7a01 	vldr	s15, [r3, #4]
 800b12c:	ee77 7a27 	vadd.f32	s15, s14, s15
 800b130:	4b2a      	ldr	r3, [pc, #168]	; (800b1dc <WritingFree_IT+0x284>)
 800b132:	edc3 7a00 	vstr	s15, [r3]

	VelocityLeftOut = PIDControl( L_VELO_PID, TargetVelocity[LEFT], CurrentVelocity[LEFT]);
 800b136:	4b29      	ldr	r3, [pc, #164]	; (800b1dc <WritingFree_IT+0x284>)
 800b138:	edd3 7a00 	vldr	s15, [r3]
 800b13c:	4b1c      	ldr	r3, [pc, #112]	; (800b1b0 <WritingFree_IT+0x258>)
 800b13e:	ed93 7a00 	vldr	s14, [r3]
 800b142:	eef0 0a47 	vmov.f32	s1, s14
 800b146:	eeb0 0a67 	vmov.f32	s0, s15
 800b14a:	2004      	movs	r0, #4
 800b14c:	f004 fd08 	bl	800fb60 <PIDControl>
 800b150:	4602      	mov	r2, r0
 800b152:	4b26      	ldr	r3, [pc, #152]	; (800b1ec <WritingFree_IT+0x294>)
 800b154:	601a      	str	r2, [r3, #0]
	VelocityRightOut = PIDControl( R_VELO_PID, TargetVelocity[RIGHT], CurrentVelocity[RIGHT]);
 800b156:	4b21      	ldr	r3, [pc, #132]	; (800b1dc <WritingFree_IT+0x284>)
 800b158:	edd3 7a01 	vldr	s15, [r3, #4]
 800b15c:	4b14      	ldr	r3, [pc, #80]	; (800b1b0 <WritingFree_IT+0x258>)
 800b15e:	ed93 7a01 	vldr	s14, [r3, #4]
 800b162:	eef0 0a47 	vmov.f32	s1, s14
 800b166:	eeb0 0a67 	vmov.f32	s0, s15
 800b16a:	2005      	movs	r0, #5
 800b16c:	f004 fcf8 	bl	800fb60 <PIDControl>
 800b170:	4602      	mov	r2, r0
 800b172:	4b1f      	ldr	r3, [pc, #124]	; (800b1f0 <WritingFree_IT+0x298>)
 800b174:	601a      	str	r2, [r3, #0]

	Motor_Switch( VelocityLeftOut, VelocityRightOut );
 800b176:	4b1d      	ldr	r3, [pc, #116]	; (800b1ec <WritingFree_IT+0x294>)
 800b178:	681a      	ldr	r2, [r3, #0]
 800b17a:	4b1d      	ldr	r3, [pc, #116]	; (800b1f0 <WritingFree_IT+0x298>)
 800b17c:	681b      	ldr	r3, [r3, #0]
 800b17e:	4619      	mov	r1, r3
 800b180:	4610      	mov	r0, r2
 800b182:	f003 fff5 	bl	800f170 <Motor_Switch>


}
 800b186:	bf00      	nop
 800b188:	3708      	adds	r7, #8
 800b18a:	46bd      	mov	sp, r7
 800b18c:	bdb0      	pop	{r4, r5, r7, pc}
 800b18e:	bf00      	nop
 800b190:	47ae147b 	.word	0x47ae147b
 800b194:	3f847ae1 	.word	0x3f847ae1
 800b198:	7ae147ae 	.word	0x7ae147ae
 800b19c:	3fefae14 	.word	0x3fefae14
 800b1a0:	40000400 	.word	0x40000400
 800b1a4:	2000098c 	.word	0x2000098c
 800b1a8:	40000800 	.word	0x40000800
 800b1ac:	3f8177cd 	.word	0x3f8177cd
 800b1b0:	20000524 	.word	0x20000524
 800b1b4:	20000518 	.word	0x20000518
 800b1b8:	200002d0 	.word	0x200002d0
 800b1bc:	200002cc 	.word	0x200002cc
 800b1c0:	3a8b7d78 	.word	0x3a8b7d78
 800b1c4:	2000021c 	.word	0x2000021c
 800b1c8:	20000220 	.word	0x20000220
 800b1cc:	3a83126f 	.word	0x3a83126f
 800b1d0:	20000224 	.word	0x20000224
 800b1d4:	2000022c 	.word	0x2000022c
 800b1d8:	20000230 	.word	0x20000230
 800b1dc:	200004e8 	.word	0x200004e8
 800b1e0:	20000228 	.word	0x20000228
 800b1e4:	200004f8 	.word	0x200004f8
 800b1e8:	42176666 	.word	0x42176666
 800b1ec:	2000076c 	.word	0x2000076c
 800b1f0:	20000788 	.word	0x20000788

0800b1f4 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800b1f4:	b580      	push	{r7, lr}
 800b1f6:	b082      	sub	sp, #8
 800b1f8:	af00      	add	r7, sp, #0
 800b1fa:	6078      	str	r0, [r7, #4]
	if( htim == &htim1)
 800b1fc:	687b      	ldr	r3, [r7, #4]
 800b1fe:	4a26      	ldr	r2, [pc, #152]	; (800b298 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 800b200:	4293      	cmp	r3, r2
 800b202:	d10e      	bne.n	800b222 <HAL_TIM_PeriodElapsedCallback+0x2e>
	{
		switch(IT_mode){
 800b204:	4b25      	ldr	r3, [pc, #148]	; (800b29c <HAL_TIM_PeriodElapsedCallback+0xa8>)
 800b206:	681b      	ldr	r3, [r3, #0]
 800b208:	2b06      	cmp	r3, #6
 800b20a:	d004      	beq.n	800b216 <HAL_TIM_PeriodElapsedCallback+0x22>
 800b20c:	2b07      	cmp	r3, #7
 800b20e:	d005      	beq.n	800b21c <HAL_TIM_PeriodElapsedCallback+0x28>
 800b210:	2b02      	cmp	r3, #2
 800b212:	d008      	beq.n	800b226 <HAL_TIM_PeriodElapsedCallback+0x32>
			break;
		case 2:

			break;
		default :
			break;
 800b214:	e008      	b.n	800b228 <HAL_TIM_PeriodElapsedCallback+0x34>
			Explore_IT();
 800b216:	f7ff fc23 	bl	800aa60 <Explore_IT>
			break;
 800b21a:	e005      	b.n	800b228 <HAL_TIM_PeriodElapsedCallback+0x34>
			WritingFree_IT();
 800b21c:	f7ff fe9c 	bl	800af58 <WritingFree_IT>
			break;
 800b220:	e002      	b.n	800b228 <HAL_TIM_PeriodElapsedCallback+0x34>
		}
	}
 800b222:	bf00      	nop
 800b224:	e000      	b.n	800b228 <HAL_TIM_PeriodElapsedCallback+0x34>
			break;
 800b226:	bf00      	nop

	if( htim == &htim8)
 800b228:	687b      	ldr	r3, [r7, #4]
 800b22a:	4a1d      	ldr	r2, [pc, #116]	; (800b2a0 <HAL_TIM_PeriodElapsedCallback+0xac>)
 800b22c:	4293      	cmp	r3, r2
 800b22e:	d12f      	bne.n	800b290 <HAL_TIM_PeriodElapsedCallback+0x9c>
	{
		//timer8 += t;

		//
		Photo[FL] = GetWallDataAverage(20, adc1[0], FL);	//adc1_IN10
 800b230:	4b1c      	ldr	r3, [pc, #112]	; (800b2a4 <HAL_TIM_PeriodElapsedCallback+0xb0>)
 800b232:	681b      	ldr	r3, [r3, #0]
 800b234:	2200      	movs	r2, #0
 800b236:	4619      	mov	r1, r3
 800b238:	2014      	movs	r0, #20
 800b23a:	f004 f809 	bl	800f250 <GetWallDataAverage>
 800b23e:	eef0 7a40 	vmov.f32	s15, s0
 800b242:	4b19      	ldr	r3, [pc, #100]	; (800b2a8 <HAL_TIM_PeriodElapsedCallback+0xb4>)
 800b244:	edc3 7a00 	vstr	s15, [r3]
		Photo[SR] = GetWallDataAverage(20, adc1[1], SR);	//adc1_IN14
 800b248:	4b16      	ldr	r3, [pc, #88]	; (800b2a4 <HAL_TIM_PeriodElapsedCallback+0xb0>)
 800b24a:	685b      	ldr	r3, [r3, #4]
 800b24c:	2201      	movs	r2, #1
 800b24e:	4619      	mov	r1, r3
 800b250:	2014      	movs	r0, #20
 800b252:	f003 fffd 	bl	800f250 <GetWallDataAverage>
 800b256:	eef0 7a40 	vmov.f32	s15, s0
 800b25a:	4b13      	ldr	r3, [pc, #76]	; (800b2a8 <HAL_TIM_PeriodElapsedCallback+0xb4>)
 800b25c:	edc3 7a01 	vstr	s15, [r3, #4]
		Photo[SL] = GetWallDataAverage(20, adc2[0], SL);	//adc2_IN11
 800b260:	4b12      	ldr	r3, [pc, #72]	; (800b2ac <HAL_TIM_PeriodElapsedCallback+0xb8>)
 800b262:	681b      	ldr	r3, [r3, #0]
 800b264:	2202      	movs	r2, #2
 800b266:	4619      	mov	r1, r3
 800b268:	2014      	movs	r0, #20
 800b26a:	f003 fff1 	bl	800f250 <GetWallDataAverage>
 800b26e:	eef0 7a40 	vmov.f32	s15, s0
 800b272:	4b0d      	ldr	r3, [pc, #52]	; (800b2a8 <HAL_TIM_PeriodElapsedCallback+0xb4>)
 800b274:	edc3 7a02 	vstr	s15, [r3, #8]
		Photo[FR] = GetWallDataAverage(20, adc2[1], FR);	//adc2_IN15
 800b278:	4b0c      	ldr	r3, [pc, #48]	; (800b2ac <HAL_TIM_PeriodElapsedCallback+0xb8>)
 800b27a:	685b      	ldr	r3, [r3, #4]
 800b27c:	2203      	movs	r2, #3
 800b27e:	4619      	mov	r1, r3
 800b280:	2014      	movs	r0, #20
 800b282:	f003 ffe5 	bl	800f250 <GetWallDataAverage>
 800b286:	eef0 7a40 	vmov.f32	s15, s0
 800b28a:	4b07      	ldr	r3, [pc, #28]	; (800b2a8 <HAL_TIM_PeriodElapsedCallback+0xb4>)
 800b28c:	edc3 7a03 	vstr	s15, [r3, #12]
	}
}
 800b290:	bf00      	nop
 800b292:	3708      	adds	r7, #8
 800b294:	46bd      	mov	sp, r7
 800b296:	bd80      	pop	{r7, pc}
 800b298:	20000de8 	.word	0x20000de8
 800b29c:	200004dc 	.word	0x200004dc
 800b2a0:	20000ba0 	.word	0x20000ba0
 800b2a4:	200002b8 	.word	0x200002b8
 800b2a8:	20000558 	.word	0x20000558
 800b2ac:	200002c4 	.word	0x200002c4

0800b2b0 <flash_store_init>:
//{
//
//}
//
void flash_store_init()
{
 800b2b0:	b580      	push	{r7, lr}
 800b2b2:	b084      	sub	sp, #16
 800b2b4:	af00      	add	r7, sp, #0
	uint32_t address=start_adress_sector1;
 800b2b6:	4b2c      	ldr	r3, [pc, #176]	; (800b368 <flash_store_init+0xb8>)
 800b2b8:	681b      	ldr	r3, [r3, #0]
 800b2ba:	60fb      	str	r3, [r7, #12]

	for(int j=0; j < NUMBER_OF_SQUARES; j++)
 800b2bc:	2300      	movs	r3, #0
 800b2be:	60bb      	str	r3, [r7, #8]
 800b2c0:	e04b      	b.n	800b35a <flash_store_init+0xaa>
	{
			for(int i=0; i < NUMBER_OF_SQUARES; i++)
 800b2c2:	2300      	movs	r3, #0
 800b2c4:	607b      	str	r3, [r7, #4]
 800b2c6:	e042      	b.n	800b34e <flash_store_init+0x9e>
			{
				FLASH_Write_Word(address+0, Wall[i][j].north);
 800b2c8:	4928      	ldr	r1, [pc, #160]	; (800b36c <flash_store_init+0xbc>)
 800b2ca:	687b      	ldr	r3, [r7, #4]
 800b2cc:	011a      	lsls	r2, r3, #4
 800b2ce:	68bb      	ldr	r3, [r7, #8]
 800b2d0:	4413      	add	r3, r2
 800b2d2:	f811 3013 	ldrb.w	r3, [r1, r3, lsl #1]
 800b2d6:	f3c3 0301 	ubfx	r3, r3, #0, #2
 800b2da:	b2db      	uxtb	r3, r3
 800b2dc:	4619      	mov	r1, r3
 800b2de:	68f8      	ldr	r0, [r7, #12]
 800b2e0:	f003 fbc8 	bl	800ea74 <FLASH_Write_Word>
				FLASH_Write_Word(address+4, Wall[i][j].east);
 800b2e4:	68fb      	ldr	r3, [r7, #12]
 800b2e6:	1d18      	adds	r0, r3, #4
 800b2e8:	4920      	ldr	r1, [pc, #128]	; (800b36c <flash_store_init+0xbc>)
 800b2ea:	687b      	ldr	r3, [r7, #4]
 800b2ec:	011a      	lsls	r2, r3, #4
 800b2ee:	68bb      	ldr	r3, [r7, #8]
 800b2f0:	4413      	add	r3, r2
 800b2f2:	f811 3013 	ldrb.w	r3, [r1, r3, lsl #1]
 800b2f6:	f3c3 0381 	ubfx	r3, r3, #2, #2
 800b2fa:	b2db      	uxtb	r3, r3
 800b2fc:	4619      	mov	r1, r3
 800b2fe:	f003 fbb9 	bl	800ea74 <FLASH_Write_Word>
				FLASH_Write_Word(address+8, Wall[i][j].south);
 800b302:	68fb      	ldr	r3, [r7, #12]
 800b304:	f103 0008 	add.w	r0, r3, #8
 800b308:	4918      	ldr	r1, [pc, #96]	; (800b36c <flash_store_init+0xbc>)
 800b30a:	687b      	ldr	r3, [r7, #4]
 800b30c:	011a      	lsls	r2, r3, #4
 800b30e:	68bb      	ldr	r3, [r7, #8]
 800b310:	4413      	add	r3, r2
 800b312:	f811 3013 	ldrb.w	r3, [r1, r3, lsl #1]
 800b316:	f3c3 1301 	ubfx	r3, r3, #4, #2
 800b31a:	b2db      	uxtb	r3, r3
 800b31c:	4619      	mov	r1, r3
 800b31e:	f003 fba9 	bl	800ea74 <FLASH_Write_Word>
				FLASH_Write_Word(address+12, Wall[i][j].west);
 800b322:	68fb      	ldr	r3, [r7, #12]
 800b324:	f103 000c 	add.w	r0, r3, #12
 800b328:	4910      	ldr	r1, [pc, #64]	; (800b36c <flash_store_init+0xbc>)
 800b32a:	687b      	ldr	r3, [r7, #4]
 800b32c:	011a      	lsls	r2, r3, #4
 800b32e:	68bb      	ldr	r3, [r7, #8]
 800b330:	4413      	add	r3, r2
 800b332:	f811 3013 	ldrb.w	r3, [r1, r3, lsl #1]
 800b336:	f3c3 1381 	ubfx	r3, r3, #6, #2
 800b33a:	b2db      	uxtb	r3, r3
 800b33c:	4619      	mov	r1, r3
 800b33e:	f003 fb99 	bl	800ea74 <FLASH_Write_Word>
				address += 16;
 800b342:	68fb      	ldr	r3, [r7, #12]
 800b344:	3310      	adds	r3, #16
 800b346:	60fb      	str	r3, [r7, #12]
			for(int i=0; i < NUMBER_OF_SQUARES; i++)
 800b348:	687b      	ldr	r3, [r7, #4]
 800b34a:	3301      	adds	r3, #1
 800b34c:	607b      	str	r3, [r7, #4]
 800b34e:	687b      	ldr	r3, [r7, #4]
 800b350:	2b0f      	cmp	r3, #15
 800b352:	ddb9      	ble.n	800b2c8 <flash_store_init+0x18>
	for(int j=0; j < NUMBER_OF_SQUARES; j++)
 800b354:	68bb      	ldr	r3, [r7, #8]
 800b356:	3301      	adds	r3, #1
 800b358:	60bb      	str	r3, [r7, #8]
 800b35a:	68bb      	ldr	r3, [r7, #8]
 800b35c:	2b0f      	cmp	r3, #15
 800b35e:	ddb0      	ble.n	800b2c2 <flash_store_init+0x12>
			}
	}
}
 800b360:	bf00      	nop
 800b362:	3710      	adds	r7, #16
 800b364:	46bd      	mov	sp, r7
 800b366:	bd80      	pop	{r7, pc}
 800b368:	0801a47c 	.word	0x0801a47c
 800b36c:	20000998 	.word	0x20000998

0800b370 <wall_init>:
void wall_init(){
 800b370:	b480      	push	{r7}
 800b372:	b085      	sub	sp, #20
 800b374:	af00      	add	r7, sp, #0

	//
	for(int i=0; i < NUMBER_OF_SQUARES; i++){
 800b376:	2300      	movs	r3, #0
 800b378:	60fb      	str	r3, [r7, #12]
 800b37a:	e03b      	b.n	800b3f4 <wall_init+0x84>
		for(int j=0; j < NUMBER_OF_SQUARES; j++){
 800b37c:	2300      	movs	r3, #0
 800b37e:	60bb      	str	r3, [r7, #8]
 800b380:	e032      	b.n	800b3e8 <wall_init+0x78>
				Wall[i][j].north = UNKNOWN;
 800b382:	4945      	ldr	r1, [pc, #276]	; (800b498 <wall_init+0x128>)
 800b384:	68fb      	ldr	r3, [r7, #12]
 800b386:	011a      	lsls	r2, r3, #4
 800b388:	68bb      	ldr	r3, [r7, #8]
 800b38a:	441a      	add	r2, r3
 800b38c:	f811 3012 	ldrb.w	r3, [r1, r2, lsl #1]
 800b390:	2002      	movs	r0, #2
 800b392:	f360 0301 	bfi	r3, r0, #0, #2
 800b396:	f801 3012 	strb.w	r3, [r1, r2, lsl #1]
				Wall[i][j].east = UNKNOWN;
 800b39a:	493f      	ldr	r1, [pc, #252]	; (800b498 <wall_init+0x128>)
 800b39c:	68fb      	ldr	r3, [r7, #12]
 800b39e:	011a      	lsls	r2, r3, #4
 800b3a0:	68bb      	ldr	r3, [r7, #8]
 800b3a2:	441a      	add	r2, r3
 800b3a4:	f811 3012 	ldrb.w	r3, [r1, r2, lsl #1]
 800b3a8:	2002      	movs	r0, #2
 800b3aa:	f360 0383 	bfi	r3, r0, #2, #2
 800b3ae:	f801 3012 	strb.w	r3, [r1, r2, lsl #1]
				Wall[i][j].south = UNKNOWN;
 800b3b2:	4939      	ldr	r1, [pc, #228]	; (800b498 <wall_init+0x128>)
 800b3b4:	68fb      	ldr	r3, [r7, #12]
 800b3b6:	011a      	lsls	r2, r3, #4
 800b3b8:	68bb      	ldr	r3, [r7, #8]
 800b3ba:	441a      	add	r2, r3
 800b3bc:	f811 3012 	ldrb.w	r3, [r1, r2, lsl #1]
 800b3c0:	2002      	movs	r0, #2
 800b3c2:	f360 1305 	bfi	r3, r0, #4, #2
 800b3c6:	f801 3012 	strb.w	r3, [r1, r2, lsl #1]
				Wall[i][j].west = UNKNOWN;
 800b3ca:	4933      	ldr	r1, [pc, #204]	; (800b498 <wall_init+0x128>)
 800b3cc:	68fb      	ldr	r3, [r7, #12]
 800b3ce:	011a      	lsls	r2, r3, #4
 800b3d0:	68bb      	ldr	r3, [r7, #8]
 800b3d2:	441a      	add	r2, r3
 800b3d4:	f811 3012 	ldrb.w	r3, [r1, r2, lsl #1]
 800b3d8:	2002      	movs	r0, #2
 800b3da:	f360 1387 	bfi	r3, r0, #6, #2
 800b3de:	f801 3012 	strb.w	r3, [r1, r2, lsl #1]
		for(int j=0; j < NUMBER_OF_SQUARES; j++){
 800b3e2:	68bb      	ldr	r3, [r7, #8]
 800b3e4:	3301      	adds	r3, #1
 800b3e6:	60bb      	str	r3, [r7, #8]
 800b3e8:	68bb      	ldr	r3, [r7, #8]
 800b3ea:	2b0f      	cmp	r3, #15
 800b3ec:	ddc9      	ble.n	800b382 <wall_init+0x12>
	for(int i=0; i < NUMBER_OF_SQUARES; i++){
 800b3ee:	68fb      	ldr	r3, [r7, #12]
 800b3f0:	3301      	adds	r3, #1
 800b3f2:	60fb      	str	r3, [r7, #12]
 800b3f4:	68fb      	ldr	r3, [r7, #12]
 800b3f6:	2b0f      	cmp	r3, #15
 800b3f8:	ddc0      	ble.n	800b37c <wall_init+0xc>

			}
	}

	//
	for(int n=0; n < NUMBER_OF_SQUARES; n++)
 800b3fa:	2300      	movs	r3, #0
 800b3fc:	607b      	str	r3, [r7, #4]
 800b3fe:	e02a      	b.n	800b456 <wall_init+0xe6>
	{
		Wall[n][NUMBER_OF_SQUARES-1].north = WALL;
 800b400:	4a25      	ldr	r2, [pc, #148]	; (800b498 <wall_init+0x128>)
 800b402:	687b      	ldr	r3, [r7, #4]
 800b404:	015b      	lsls	r3, r3, #5
 800b406:	4413      	add	r3, r2
 800b408:	f103 021e 	add.w	r2, r3, #30
 800b40c:	7813      	ldrb	r3, [r2, #0]
 800b40e:	2101      	movs	r1, #1
 800b410:	f361 0301 	bfi	r3, r1, #0, #2
 800b414:	7013      	strb	r3, [r2, #0]
		Wall[NUMBER_OF_SQUARES-1][n].east = WALL;
 800b416:	4920      	ldr	r1, [pc, #128]	; (800b498 <wall_init+0x128>)
 800b418:	687b      	ldr	r3, [r7, #4]
 800b41a:	f103 02f0 	add.w	r2, r3, #240	; 0xf0
 800b41e:	f811 3012 	ldrb.w	r3, [r1, r2, lsl #1]
 800b422:	2001      	movs	r0, #1
 800b424:	f360 0383 	bfi	r3, r0, #2, #2
 800b428:	f801 3012 	strb.w	r3, [r1, r2, lsl #1]
		Wall[n][0].south = WALL;
 800b42c:	4a1a      	ldr	r2, [pc, #104]	; (800b498 <wall_init+0x128>)
 800b42e:	687b      	ldr	r3, [r7, #4]
 800b430:	015b      	lsls	r3, r3, #5
 800b432:	441a      	add	r2, r3
 800b434:	7813      	ldrb	r3, [r2, #0]
 800b436:	2101      	movs	r1, #1
 800b438:	f361 1305 	bfi	r3, r1, #4, #2
 800b43c:	7013      	strb	r3, [r2, #0]
		Wall[0][n].west = WALL;
 800b43e:	4916      	ldr	r1, [pc, #88]	; (800b498 <wall_init+0x128>)
 800b440:	687a      	ldr	r2, [r7, #4]
 800b442:	f811 3012 	ldrb.w	r3, [r1, r2, lsl #1]
 800b446:	2001      	movs	r0, #1
 800b448:	f360 1387 	bfi	r3, r0, #6, #2
 800b44c:	f801 3012 	strb.w	r3, [r1, r2, lsl #1]
	for(int n=0; n < NUMBER_OF_SQUARES; n++)
 800b450:	687b      	ldr	r3, [r7, #4]
 800b452:	3301      	adds	r3, #1
 800b454:	607b      	str	r3, [r7, #4]
 800b456:	687b      	ldr	r3, [r7, #4]
 800b458:	2b0f      	cmp	r3, #15
 800b45a:	ddd1      	ble.n	800b400 <wall_init+0x90>
	}

	//
	Wall[0][0].east = WALL;
 800b45c:	4a0e      	ldr	r2, [pc, #56]	; (800b498 <wall_init+0x128>)
 800b45e:	7813      	ldrb	r3, [r2, #0]
 800b460:	2101      	movs	r1, #1
 800b462:	f361 0383 	bfi	r3, r1, #2, #2
 800b466:	7013      	strb	r3, [r2, #0]
	Wall[0][0].north = NOWALL;
 800b468:	4a0b      	ldr	r2, [pc, #44]	; (800b498 <wall_init+0x128>)
 800b46a:	7813      	ldrb	r3, [r2, #0]
 800b46c:	f36f 0301 	bfc	r3, #0, #2
 800b470:	7013      	strb	r3, [r2, #0]
	Wall[1][0].west = WALL;
 800b472:	4a09      	ldr	r2, [pc, #36]	; (800b498 <wall_init+0x128>)
 800b474:	f892 3020 	ldrb.w	r3, [r2, #32]
 800b478:	2101      	movs	r1, #1
 800b47a:	f361 1387 	bfi	r3, r1, #6, #2
 800b47e:	f882 3020 	strb.w	r3, [r2, #32]
	Wall[0][1].south = NOWALL;
 800b482:	4a05      	ldr	r2, [pc, #20]	; (800b498 <wall_init+0x128>)
 800b484:	7893      	ldrb	r3, [r2, #2]
 800b486:	f36f 1305 	bfc	r3, #4, #2
 800b48a:	7093      	strb	r3, [r2, #2]
//	Flash_clear_sector1();

	//
	//flash_store_init();

}
 800b48c:	bf00      	nop
 800b48e:	3714      	adds	r7, #20
 800b490:	46bd      	mov	sp, r7
 800b492:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b496:	4770      	bx	lr
 800b498:	20000998 	.word	0x20000998

0800b49c <wall_set>:
	FLASH_Write_Word(address+8, Wall[x][y].south);
	FLASH_Write_Word(address+12, Wall[x][y].west);

}
//xy
void wall_set(){
 800b49c:	b490      	push	{r4, r7}
 800b49e:	b082      	sub	sp, #8
 800b4a0:	af00      	add	r7, sp, #0
	uint8_t wall_dir[4];
	//
	  wall_dir[Pos.NextCar] = ((Photo[FL] + Photo[FR])/2 > FRONT_WALL)  ?   WALL : NOWALL;	//70
 800b4a2:	4b8b      	ldr	r3, [pc, #556]	; (800b6d0 <wall_set+0x234>)
 800b4a4:	ed93 7a00 	vldr	s14, [r3]
 800b4a8:	4b89      	ldr	r3, [pc, #548]	; (800b6d0 <wall_set+0x234>)
 800b4aa:	edd3 7a03 	vldr	s15, [r3, #12]
 800b4ae:	ee37 7a27 	vadd.f32	s14, s14, s15
 800b4b2:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 800b4b6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800b4ba:	ed9f 7a86 	vldr	s14, [pc, #536]	; 800b6d4 <wall_set+0x238>
 800b4be:	eef4 7ac7 	vcmpe.f32	s15, s14
 800b4c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b4c6:	bfcc      	ite	gt
 800b4c8:	2301      	movgt	r3, #1
 800b4ca:	2300      	movle	r3, #0
 800b4cc:	b2da      	uxtb	r2, r3
 800b4ce:	4b82      	ldr	r3, [pc, #520]	; (800b6d8 <wall_set+0x23c>)
 800b4d0:	7a5b      	ldrb	r3, [r3, #9]
 800b4d2:	f107 0108 	add.w	r1, r7, #8
 800b4d6:	440b      	add	r3, r1
 800b4d8:	f803 2c04 	strb.w	r2, [r3, #-4]
	  wall_dir[(Pos.NextCar + 1)%4] = Photo[SR] > RIGHT_WALL  ?  WALL :  NOWALL;
 800b4dc:	4b7c      	ldr	r3, [pc, #496]	; (800b6d0 <wall_set+0x234>)
 800b4de:	edd3 7a01 	vldr	s15, [r3, #4]
 800b4e2:	ed9f 7a7e 	vldr	s14, [pc, #504]	; 800b6dc <wall_set+0x240>
 800b4e6:	eef4 7ac7 	vcmpe.f32	s15, s14
 800b4ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b4ee:	bfcc      	ite	gt
 800b4f0:	2301      	movgt	r3, #1
 800b4f2:	2300      	movle	r3, #0
 800b4f4:	b2d9      	uxtb	r1, r3
 800b4f6:	4b78      	ldr	r3, [pc, #480]	; (800b6d8 <wall_set+0x23c>)
 800b4f8:	7a5b      	ldrb	r3, [r3, #9]
 800b4fa:	3301      	adds	r3, #1
 800b4fc:	425a      	negs	r2, r3
 800b4fe:	f003 0303 	and.w	r3, r3, #3
 800b502:	f002 0203 	and.w	r2, r2, #3
 800b506:	bf58      	it	pl
 800b508:	4253      	negpl	r3, r2
 800b50a:	460a      	mov	r2, r1
 800b50c:	f107 0108 	add.w	r1, r7, #8
 800b510:	440b      	add	r3, r1
 800b512:	f803 2c04 	strb.w	r2, [r3, #-4]
	  wall_dir[(Pos.NextCar + 2)%4] = NOWALL;
 800b516:	4b70      	ldr	r3, [pc, #448]	; (800b6d8 <wall_set+0x23c>)
 800b518:	7a5b      	ldrb	r3, [r3, #9]
 800b51a:	3302      	adds	r3, #2
 800b51c:	425a      	negs	r2, r3
 800b51e:	f003 0303 	and.w	r3, r3, #3
 800b522:	f002 0203 	and.w	r2, r2, #3
 800b526:	bf58      	it	pl
 800b528:	4253      	negpl	r3, r2
 800b52a:	f107 0208 	add.w	r2, r7, #8
 800b52e:	4413      	add	r3, r2
 800b530:	2200      	movs	r2, #0
 800b532:	f803 2c04 	strb.w	r2, [r3, #-4]
	  wall_dir[(Pos.NextCar + 3)%4] = Photo[SL] > LEFT_WALL ?  WALL :  NOWALL;
 800b536:	4b66      	ldr	r3, [pc, #408]	; (800b6d0 <wall_set+0x234>)
 800b538:	edd3 7a02 	vldr	s15, [r3, #8]
 800b53c:	ed9f 7a68 	vldr	s14, [pc, #416]	; 800b6e0 <wall_set+0x244>
 800b540:	eef4 7ac7 	vcmpe.f32	s15, s14
 800b544:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b548:	bfcc      	ite	gt
 800b54a:	2301      	movgt	r3, #1
 800b54c:	2300      	movle	r3, #0
 800b54e:	b2d9      	uxtb	r1, r3
 800b550:	4b61      	ldr	r3, [pc, #388]	; (800b6d8 <wall_set+0x23c>)
 800b552:	7a5b      	ldrb	r3, [r3, #9]
 800b554:	3303      	adds	r3, #3
 800b556:	425a      	negs	r2, r3
 800b558:	f003 0303 	and.w	r3, r3, #3
 800b55c:	f002 0203 	and.w	r2, r2, #3
 800b560:	bf58      	it	pl
 800b562:	4253      	negpl	r3, r2
 800b564:	460a      	mov	r2, r1
 800b566:	f107 0108 	add.w	r1, r7, #8
 800b56a:	440b      	add	r3, r1
 800b56c:	f803 2c04 	strb.w	r2, [r3, #-4]

	  //
	  Wall[Pos.NextX][Pos.NextY].north = wall_dir[0];
 800b570:	7939      	ldrb	r1, [r7, #4]
 800b572:	4b59      	ldr	r3, [pc, #356]	; (800b6d8 <wall_set+0x23c>)
 800b574:	799b      	ldrb	r3, [r3, #6]
 800b576:	461c      	mov	r4, r3
 800b578:	4b57      	ldr	r3, [pc, #348]	; (800b6d8 <wall_set+0x23c>)
 800b57a:	79db      	ldrb	r3, [r3, #7]
 800b57c:	461a      	mov	r2, r3
 800b57e:	460b      	mov	r3, r1
 800b580:	f003 0303 	and.w	r3, r3, #3
 800b584:	b2d8      	uxtb	r0, r3
 800b586:	4957      	ldr	r1, [pc, #348]	; (800b6e4 <wall_set+0x248>)
 800b588:	0123      	lsls	r3, r4, #4
 800b58a:	441a      	add	r2, r3
 800b58c:	f811 3012 	ldrb.w	r3, [r1, r2, lsl #1]
 800b590:	f360 0301 	bfi	r3, r0, #0, #2
 800b594:	f801 3012 	strb.w	r3, [r1, r2, lsl #1]
	  Wall[Pos.NextX][Pos.NextY].east = wall_dir[1];
 800b598:	7979      	ldrb	r1, [r7, #5]
 800b59a:	4b4f      	ldr	r3, [pc, #316]	; (800b6d8 <wall_set+0x23c>)
 800b59c:	799b      	ldrb	r3, [r3, #6]
 800b59e:	461c      	mov	r4, r3
 800b5a0:	4b4d      	ldr	r3, [pc, #308]	; (800b6d8 <wall_set+0x23c>)
 800b5a2:	79db      	ldrb	r3, [r3, #7]
 800b5a4:	461a      	mov	r2, r3
 800b5a6:	460b      	mov	r3, r1
 800b5a8:	f003 0303 	and.w	r3, r3, #3
 800b5ac:	b2d8      	uxtb	r0, r3
 800b5ae:	494d      	ldr	r1, [pc, #308]	; (800b6e4 <wall_set+0x248>)
 800b5b0:	0123      	lsls	r3, r4, #4
 800b5b2:	441a      	add	r2, r3
 800b5b4:	f811 3012 	ldrb.w	r3, [r1, r2, lsl #1]
 800b5b8:	f360 0383 	bfi	r3, r0, #2, #2
 800b5bc:	f801 3012 	strb.w	r3, [r1, r2, lsl #1]
	  Wall[Pos.NextX][Pos.NextY].south = wall_dir[2];
 800b5c0:	79b9      	ldrb	r1, [r7, #6]
 800b5c2:	4b45      	ldr	r3, [pc, #276]	; (800b6d8 <wall_set+0x23c>)
 800b5c4:	799b      	ldrb	r3, [r3, #6]
 800b5c6:	461c      	mov	r4, r3
 800b5c8:	4b43      	ldr	r3, [pc, #268]	; (800b6d8 <wall_set+0x23c>)
 800b5ca:	79db      	ldrb	r3, [r3, #7]
 800b5cc:	461a      	mov	r2, r3
 800b5ce:	460b      	mov	r3, r1
 800b5d0:	f003 0303 	and.w	r3, r3, #3
 800b5d4:	b2d8      	uxtb	r0, r3
 800b5d6:	4943      	ldr	r1, [pc, #268]	; (800b6e4 <wall_set+0x248>)
 800b5d8:	0123      	lsls	r3, r4, #4
 800b5da:	441a      	add	r2, r3
 800b5dc:	f811 3012 	ldrb.w	r3, [r1, r2, lsl #1]
 800b5e0:	f360 1305 	bfi	r3, r0, #4, #2
 800b5e4:	f801 3012 	strb.w	r3, [r1, r2, lsl #1]
	  Wall[Pos.NextX][Pos.NextY].west = wall_dir[3];
 800b5e8:	79f9      	ldrb	r1, [r7, #7]
 800b5ea:	4b3b      	ldr	r3, [pc, #236]	; (800b6d8 <wall_set+0x23c>)
 800b5ec:	799b      	ldrb	r3, [r3, #6]
 800b5ee:	461c      	mov	r4, r3
 800b5f0:	4b39      	ldr	r3, [pc, #228]	; (800b6d8 <wall_set+0x23c>)
 800b5f2:	79db      	ldrb	r3, [r3, #7]
 800b5f4:	461a      	mov	r2, r3
 800b5f6:	460b      	mov	r3, r1
 800b5f8:	f003 0303 	and.w	r3, r3, #3
 800b5fc:	b2d8      	uxtb	r0, r3
 800b5fe:	4939      	ldr	r1, [pc, #228]	; (800b6e4 <wall_set+0x248>)
 800b600:	0123      	lsls	r3, r4, #4
 800b602:	441a      	add	r2, r3
 800b604:	f811 3012 	ldrb.w	r3, [r1, r2, lsl #1]
 800b608:	f360 1387 	bfi	r3, r0, #6, #2
 800b60c:	f801 3012 	strb.w	r3, [r1, r2, lsl #1]

	  //
	  //uint32_t address;
	  if(Pos.NextY < (NUMBER_OF_SQUARES-1) )
 800b610:	4b31      	ldr	r3, [pc, #196]	; (800b6d8 <wall_set+0x23c>)
 800b612:	79db      	ldrb	r3, [r3, #7]
 800b614:	2b0e      	cmp	r3, #14
 800b616:	d812      	bhi.n	800b63e <wall_set+0x1a2>
	  {
		  Wall[Pos.NextX][Pos.NextY+1].south = wall_dir[0];//
 800b618:	7939      	ldrb	r1, [r7, #4]
 800b61a:	4b2f      	ldr	r3, [pc, #188]	; (800b6d8 <wall_set+0x23c>)
 800b61c:	799b      	ldrb	r3, [r3, #6]
 800b61e:	461a      	mov	r2, r3
 800b620:	4b2d      	ldr	r3, [pc, #180]	; (800b6d8 <wall_set+0x23c>)
 800b622:	79db      	ldrb	r3, [r3, #7]
 800b624:	3301      	adds	r3, #1
 800b626:	f001 0103 	and.w	r1, r1, #3
 800b62a:	b2c8      	uxtb	r0, r1
 800b62c:	492d      	ldr	r1, [pc, #180]	; (800b6e4 <wall_set+0x248>)
 800b62e:	0112      	lsls	r2, r2, #4
 800b630:	441a      	add	r2, r3
 800b632:	f811 3012 	ldrb.w	r3, [r1, r2, lsl #1]
 800b636:	f360 1305 	bfi	r3, r0, #4, #2
 800b63a:	f801 3012 	strb.w	r3, [r1, r2, lsl #1]
		  //address = start_adress_sector1 + ( Pos.NextX*16) + ( (Pos.NextY+1)*16*(NUMBER_OF_SQUARES) );
		  //FLASH_Write_Word(address+8, Wall[Pos.NextX][Pos.NextY+1].south);
	  }
	  if(Pos.NextX < (NUMBER_OF_SQUARES-1) )
 800b63e:	4b26      	ldr	r3, [pc, #152]	; (800b6d8 <wall_set+0x23c>)
 800b640:	799b      	ldrb	r3, [r3, #6]
 800b642:	2b0e      	cmp	r3, #14
 800b644:	d811      	bhi.n	800b66a <wall_set+0x1ce>
	  {
		  Wall[Pos.NextX+1][Pos.NextY].west = wall_dir[1];//
 800b646:	7979      	ldrb	r1, [r7, #5]
 800b648:	4b23      	ldr	r3, [pc, #140]	; (800b6d8 <wall_set+0x23c>)
 800b64a:	799b      	ldrb	r3, [r3, #6]
 800b64c:	3301      	adds	r3, #1
 800b64e:	4a22      	ldr	r2, [pc, #136]	; (800b6d8 <wall_set+0x23c>)
 800b650:	79d2      	ldrb	r2, [r2, #7]
 800b652:	f001 0103 	and.w	r1, r1, #3
 800b656:	b2c8      	uxtb	r0, r1
 800b658:	4922      	ldr	r1, [pc, #136]	; (800b6e4 <wall_set+0x248>)
 800b65a:	011b      	lsls	r3, r3, #4
 800b65c:	441a      	add	r2, r3
 800b65e:	f811 3012 	ldrb.w	r3, [r1, r2, lsl #1]
 800b662:	f360 1387 	bfi	r3, r0, #6, #2
 800b666:	f801 3012 	strb.w	r3, [r1, r2, lsl #1]
//		  address = start_adress_sector1 + ( (Pos.NextX+1)*16) + ( (Pos.NextY)*16*(NUMBER_OF_SQUARES) );
//		  FLASH_Write_Word(address+12, Wall[Pos.NextX+1][Pos.NextY].west);
	  }
	  if(Pos.NextY > 0 )
 800b66a:	4b1b      	ldr	r3, [pc, #108]	; (800b6d8 <wall_set+0x23c>)
 800b66c:	79db      	ldrb	r3, [r3, #7]
 800b66e:	2b00      	cmp	r3, #0
 800b670:	d012      	beq.n	800b698 <wall_set+0x1fc>
	  {
		  Wall[Pos.NextX][Pos.NextY-1].north = wall_dir[2];//
 800b672:	79b9      	ldrb	r1, [r7, #6]
 800b674:	4b18      	ldr	r3, [pc, #96]	; (800b6d8 <wall_set+0x23c>)
 800b676:	799b      	ldrb	r3, [r3, #6]
 800b678:	461a      	mov	r2, r3
 800b67a:	4b17      	ldr	r3, [pc, #92]	; (800b6d8 <wall_set+0x23c>)
 800b67c:	79db      	ldrb	r3, [r3, #7]
 800b67e:	3b01      	subs	r3, #1
 800b680:	f001 0103 	and.w	r1, r1, #3
 800b684:	b2c8      	uxtb	r0, r1
 800b686:	4917      	ldr	r1, [pc, #92]	; (800b6e4 <wall_set+0x248>)
 800b688:	0112      	lsls	r2, r2, #4
 800b68a:	441a      	add	r2, r3
 800b68c:	f811 3012 	ldrb.w	r3, [r1, r2, lsl #1]
 800b690:	f360 0301 	bfi	r3, r0, #0, #2
 800b694:	f801 3012 	strb.w	r3, [r1, r2, lsl #1]
//		  address = start_adress_sector1 + ( Pos.NextX*16) + ( (Pos.NextY-1)*16*(NUMBER_OF_SQUARES) );
//		  FLASH_Write_Word(address+0, Wall[Pos.NextX][Pos.NextY-1].north);
	  }
	  if(Pos.NextX > 0 )
 800b698:	4b0f      	ldr	r3, [pc, #60]	; (800b6d8 <wall_set+0x23c>)
 800b69a:	799b      	ldrb	r3, [r3, #6]
 800b69c:	2b00      	cmp	r3, #0
 800b69e:	d011      	beq.n	800b6c4 <wall_set+0x228>
	  {
		  Wall[Pos.NextX-1][Pos.NextY].east = wall_dir[3];//
 800b6a0:	79f9      	ldrb	r1, [r7, #7]
 800b6a2:	4b0d      	ldr	r3, [pc, #52]	; (800b6d8 <wall_set+0x23c>)
 800b6a4:	799b      	ldrb	r3, [r3, #6]
 800b6a6:	3b01      	subs	r3, #1
 800b6a8:	4a0b      	ldr	r2, [pc, #44]	; (800b6d8 <wall_set+0x23c>)
 800b6aa:	79d2      	ldrb	r2, [r2, #7]
 800b6ac:	f001 0103 	and.w	r1, r1, #3
 800b6b0:	b2c8      	uxtb	r0, r1
 800b6b2:	490c      	ldr	r1, [pc, #48]	; (800b6e4 <wall_set+0x248>)
 800b6b4:	011b      	lsls	r3, r3, #4
 800b6b6:	441a      	add	r2, r3
 800b6b8:	f811 3012 	ldrb.w	r3, [r1, r2, lsl #1]
 800b6bc:	f360 0383 	bfi	r3, r0, #2, #2
 800b6c0:	f801 3012 	strb.w	r3, [r1, r2, lsl #1]


	  //flash
	  //flash
//	  wall_store_running(Pos.X,Pos.Y);
}
 800b6c4:	bf00      	nop
 800b6c6:	3708      	adds	r7, #8
 800b6c8:	46bd      	mov	sp, r7
 800b6ca:	bc90      	pop	{r4, r7}
 800b6cc:	4770      	bx	lr
 800b6ce:	bf00      	nop
 800b6d0:	20000558 	.word	0x20000558
 800b6d4:	42340000 	.word	0x42340000
 800b6d8:	20000000 	.word	0x20000000
 800b6dc:	42b40000 	.word	0x42b40000
 800b6e0:	42c80000 	.word	0x42c80000
 800b6e4:	20000998 	.word	0x20000998

0800b6e8 <init_map>:


void init_map(int x, int y)
{
 800b6e8:	b480      	push	{r7}
 800b6ea:	b085      	sub	sp, #20
 800b6ec:	af00      	add	r7, sp, #0
 800b6ee:	6078      	str	r0, [r7, #4]
 800b6f0:	6039      	str	r1, [r7, #0]
//Map0xffx,y0

	int i,j;

	for(i = 0; i < NUMBER_OF_SQUARES; i++)		//(x)
 800b6f2:	2300      	movs	r3, #0
 800b6f4:	60fb      	str	r3, [r7, #12]
 800b6f6:	e013      	b.n	800b720 <init_map+0x38>
	{
		for(j = 0; j < NUMBER_OF_SQUARES; j++)	//(y)
 800b6f8:	2300      	movs	r3, #0
 800b6fa:	60bb      	str	r3, [r7, #8]
 800b6fc:	e00a      	b.n	800b714 <init_map+0x2c>
		{
			walk_map[i][j] = 255;	//255
 800b6fe:	491f      	ldr	r1, [pc, #124]	; (800b77c <init_map+0x94>)
 800b700:	68fb      	ldr	r3, [r7, #12]
 800b702:	011a      	lsls	r2, r3, #4
 800b704:	68bb      	ldr	r3, [r7, #8]
 800b706:	4413      	add	r3, r2
 800b708:	22ff      	movs	r2, #255	; 0xff
 800b70a:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
		for(j = 0; j < NUMBER_OF_SQUARES; j++)	//(y)
 800b70e:	68bb      	ldr	r3, [r7, #8]
 800b710:	3301      	adds	r3, #1
 800b712:	60bb      	str	r3, [r7, #8]
 800b714:	68bb      	ldr	r3, [r7, #8]
 800b716:	2b0f      	cmp	r3, #15
 800b718:	ddf1      	ble.n	800b6fe <init_map+0x16>
	for(i = 0; i < NUMBER_OF_SQUARES; i++)		//(x)
 800b71a:	68fb      	ldr	r3, [r7, #12]
 800b71c:	3301      	adds	r3, #1
 800b71e:	60fb      	str	r3, [r7, #12]
 800b720:	68fb      	ldr	r3, [r7, #12]
 800b722:	2b0f      	cmp	r3, #15
 800b724:	dde8      	ble.n	800b6f8 <init_map+0x10>
		}
	}

	walk_map[x][y] = 0;				//
 800b726:	4915      	ldr	r1, [pc, #84]	; (800b77c <init_map+0x94>)
 800b728:	687b      	ldr	r3, [r7, #4]
 800b72a:	011a      	lsls	r2, r3, #4
 800b72c:	683b      	ldr	r3, [r7, #0]
 800b72e:	4413      	add	r3, r2
 800b730:	2200      	movs	r2, #0
 800b732:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
	walk_map[x][y+1] = 0;
 800b736:	683b      	ldr	r3, [r7, #0]
 800b738:	3301      	adds	r3, #1
 800b73a:	4910      	ldr	r1, [pc, #64]	; (800b77c <init_map+0x94>)
 800b73c:	687a      	ldr	r2, [r7, #4]
 800b73e:	0112      	lsls	r2, r2, #4
 800b740:	4413      	add	r3, r2
 800b742:	2200      	movs	r2, #0
 800b744:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
	walk_map[x+1][y] = 0;
 800b748:	687b      	ldr	r3, [r7, #4]
 800b74a:	3301      	adds	r3, #1
 800b74c:	490b      	ldr	r1, [pc, #44]	; (800b77c <init_map+0x94>)
 800b74e:	011a      	lsls	r2, r3, #4
 800b750:	683b      	ldr	r3, [r7, #0]
 800b752:	4413      	add	r3, r2
 800b754:	2200      	movs	r2, #0
 800b756:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
	walk_map[x+1][y+1] = 0;
 800b75a:	687b      	ldr	r3, [r7, #4]
 800b75c:	1c5a      	adds	r2, r3, #1
 800b75e:	683b      	ldr	r3, [r7, #0]
 800b760:	3301      	adds	r3, #1
 800b762:	4906      	ldr	r1, [pc, #24]	; (800b77c <init_map+0x94>)
 800b764:	0112      	lsls	r2, r2, #4
 800b766:	4413      	add	r3, r2
 800b768:	2200      	movs	r2, #0
 800b76a:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
	//

}
 800b76e:	bf00      	nop
 800b770:	3714      	adds	r7, #20
 800b772:	46bd      	mov	sp, r7
 800b774:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b778:	4770      	bx	lr
 800b77a:	bf00      	nop
 800b77c:	20000568 	.word	0x20000568

0800b780 <make_map>:


void make_map(int x, int y, int mask)	//
{
 800b780:	b580      	push	{r7, lr}
 800b782:	b088      	sub	sp, #32
 800b784:	af00      	add	r7, sp, #0
 800b786:	60f8      	str	r0, [r7, #12]
 800b788:	60b9      	str	r1, [r7, #8]
 800b78a:	607a      	str	r2, [r7, #4]
//mask(MASK_SEARCH or MASK_SECOND)
//MapMap
	int i,j;
	_Bool change_flag;			//Map

	init_map(x,y);				//Map
 800b78c:	68b9      	ldr	r1, [r7, #8]
 800b78e:	68f8      	ldr	r0, [r7, #12]
 800b790:	f7ff ffaa 	bl	800b6e8 <init_map>

	do //(6,9)(7,10)7,11
	{
		change_flag = false;				//
 800b794:	2300      	movs	r3, #0
 800b796:	75fb      	strb	r3, [r7, #23]
		for(i = 0; i < NUMBER_OF_SQUARES; i++)			//(x)
 800b798:	2300      	movs	r3, #0
 800b79a:	61fb      	str	r3, [r7, #28]
 800b79c:	e0d8      	b.n	800b950 <make_map+0x1d0>
		{
			for(j = 0; j < NUMBER_OF_SQUARES; j++)		//(y)
 800b79e:	2300      	movs	r3, #0
 800b7a0:	61bb      	str	r3, [r7, #24]
 800b7a2:	e0ce      	b.n	800b942 <make_map+0x1c2>
			{
				if(walk_map[i][j] == 255)		//255
 800b7a4:	4970      	ldr	r1, [pc, #448]	; (800b968 <make_map+0x1e8>)
 800b7a6:	69fb      	ldr	r3, [r7, #28]
 800b7a8:	011a      	lsls	r2, r3, #4
 800b7aa:	69bb      	ldr	r3, [r7, #24]
 800b7ac:	4413      	add	r3, r2
 800b7ae:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800b7b2:	2bff      	cmp	r3, #255	; 0xff
 800b7b4:	f000 80c1 	beq.w	800b93a <make_map+0x1ba>
				{
					continue;
				}

				if(j < NUMBER_OF_SQUARES-1)					//
 800b7b8:	69bb      	ldr	r3, [r7, #24]
 800b7ba:	2b0e      	cmp	r3, #14
 800b7bc:	dc2c      	bgt.n	800b818 <make_map+0x98>
				{
					if( (Wall[i][j].north & mask) == NOWALL)	//(maskstatic_parameters)
 800b7be:	496b      	ldr	r1, [pc, #428]	; (800b96c <make_map+0x1ec>)
 800b7c0:	69fb      	ldr	r3, [r7, #28]
 800b7c2:	011a      	lsls	r2, r3, #4
 800b7c4:	69bb      	ldr	r3, [r7, #24]
 800b7c6:	4413      	add	r3, r2
 800b7c8:	f811 3013 	ldrb.w	r3, [r1, r3, lsl #1]
 800b7cc:	f3c3 0301 	ubfx	r3, r3, #0, #2
 800b7d0:	b2db      	uxtb	r3, r3
 800b7d2:	461a      	mov	r2, r3
 800b7d4:	687b      	ldr	r3, [r7, #4]
 800b7d6:	4013      	ands	r3, r2
 800b7d8:	2b00      	cmp	r3, #0
 800b7da:	d11d      	bne.n	800b818 <make_map+0x98>
					{
						if(walk_map[i][j+1] == 255)			//
 800b7dc:	69bb      	ldr	r3, [r7, #24]
 800b7de:	3301      	adds	r3, #1
 800b7e0:	4961      	ldr	r1, [pc, #388]	; (800b968 <make_map+0x1e8>)
 800b7e2:	69fa      	ldr	r2, [r7, #28]
 800b7e4:	0112      	lsls	r2, r2, #4
 800b7e6:	4413      	add	r3, r2
 800b7e8:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800b7ec:	2bff      	cmp	r3, #255	; 0xff
 800b7ee:	d113      	bne.n	800b818 <make_map+0x98>
						{
							walk_map[i][j+1] = walk_map[i][j] + 1;	//
 800b7f0:	495d      	ldr	r1, [pc, #372]	; (800b968 <make_map+0x1e8>)
 800b7f2:	69fb      	ldr	r3, [r7, #28]
 800b7f4:	011a      	lsls	r2, r3, #4
 800b7f6:	69bb      	ldr	r3, [r7, #24]
 800b7f8:	4413      	add	r3, r2
 800b7fa:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 800b7fe:	69bb      	ldr	r3, [r7, #24]
 800b800:	3301      	adds	r3, #1
 800b802:	3201      	adds	r2, #1
 800b804:	b290      	uxth	r0, r2
 800b806:	4958      	ldr	r1, [pc, #352]	; (800b968 <make_map+0x1e8>)
 800b808:	69fa      	ldr	r2, [r7, #28]
 800b80a:	0112      	lsls	r2, r2, #4
 800b80c:	4413      	add	r3, r2
 800b80e:	4602      	mov	r2, r0
 800b810:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
							change_flag = true;		//
 800b814:	2301      	movs	r3, #1
 800b816:	75fb      	strb	r3, [r7, #23]
						}
					}
				}

				if(i < NUMBER_OF_SQUARES-1)					//
 800b818:	69fb      	ldr	r3, [r7, #28]
 800b81a:	2b0e      	cmp	r3, #14
 800b81c:	dc2c      	bgt.n	800b878 <make_map+0xf8>
				{
					if( (Wall[i][j].east & mask) == NOWALL)		//
 800b81e:	4953      	ldr	r1, [pc, #332]	; (800b96c <make_map+0x1ec>)
 800b820:	69fb      	ldr	r3, [r7, #28]
 800b822:	011a      	lsls	r2, r3, #4
 800b824:	69bb      	ldr	r3, [r7, #24]
 800b826:	4413      	add	r3, r2
 800b828:	f811 3013 	ldrb.w	r3, [r1, r3, lsl #1]
 800b82c:	f3c3 0381 	ubfx	r3, r3, #2, #2
 800b830:	b2db      	uxtb	r3, r3
 800b832:	461a      	mov	r2, r3
 800b834:	687b      	ldr	r3, [r7, #4]
 800b836:	4013      	ands	r3, r2
 800b838:	2b00      	cmp	r3, #0
 800b83a:	d11d      	bne.n	800b878 <make_map+0xf8>
					{
						if(walk_map[i+1][j] == 255)			//
 800b83c:	69fb      	ldr	r3, [r7, #28]
 800b83e:	3301      	adds	r3, #1
 800b840:	4949      	ldr	r1, [pc, #292]	; (800b968 <make_map+0x1e8>)
 800b842:	011a      	lsls	r2, r3, #4
 800b844:	69bb      	ldr	r3, [r7, #24]
 800b846:	4413      	add	r3, r2
 800b848:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800b84c:	2bff      	cmp	r3, #255	; 0xff
 800b84e:	d113      	bne.n	800b878 <make_map+0xf8>
						{
							walk_map[i+1][j] = walk_map[i][j] + 1;	//
 800b850:	4945      	ldr	r1, [pc, #276]	; (800b968 <make_map+0x1e8>)
 800b852:	69fb      	ldr	r3, [r7, #28]
 800b854:	011a      	lsls	r2, r3, #4
 800b856:	69bb      	ldr	r3, [r7, #24]
 800b858:	4413      	add	r3, r2
 800b85a:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 800b85e:	69fb      	ldr	r3, [r7, #28]
 800b860:	3301      	adds	r3, #1
 800b862:	3201      	adds	r2, #1
 800b864:	b290      	uxth	r0, r2
 800b866:	4940      	ldr	r1, [pc, #256]	; (800b968 <make_map+0x1e8>)
 800b868:	011a      	lsls	r2, r3, #4
 800b86a:	69bb      	ldr	r3, [r7, #24]
 800b86c:	4413      	add	r3, r2
 800b86e:	4602      	mov	r2, r0
 800b870:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
							change_flag = true;		//
 800b874:	2301      	movs	r3, #1
 800b876:	75fb      	strb	r3, [r7, #23]
						}
					}
				}

				if(j > 0)						//
 800b878:	69bb      	ldr	r3, [r7, #24]
 800b87a:	2b00      	cmp	r3, #0
 800b87c:	dd2c      	ble.n	800b8d8 <make_map+0x158>
				{
					if( (Wall[i][j].south & mask) == NOWALL)	//
 800b87e:	493b      	ldr	r1, [pc, #236]	; (800b96c <make_map+0x1ec>)
 800b880:	69fb      	ldr	r3, [r7, #28]
 800b882:	011a      	lsls	r2, r3, #4
 800b884:	69bb      	ldr	r3, [r7, #24]
 800b886:	4413      	add	r3, r2
 800b888:	f811 3013 	ldrb.w	r3, [r1, r3, lsl #1]
 800b88c:	f3c3 1301 	ubfx	r3, r3, #4, #2
 800b890:	b2db      	uxtb	r3, r3
 800b892:	461a      	mov	r2, r3
 800b894:	687b      	ldr	r3, [r7, #4]
 800b896:	4013      	ands	r3, r2
 800b898:	2b00      	cmp	r3, #0
 800b89a:	d11d      	bne.n	800b8d8 <make_map+0x158>
					{
						if(walk_map[i][j-1] == 255)			//
 800b89c:	69bb      	ldr	r3, [r7, #24]
 800b89e:	3b01      	subs	r3, #1
 800b8a0:	4931      	ldr	r1, [pc, #196]	; (800b968 <make_map+0x1e8>)
 800b8a2:	69fa      	ldr	r2, [r7, #28]
 800b8a4:	0112      	lsls	r2, r2, #4
 800b8a6:	4413      	add	r3, r2
 800b8a8:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800b8ac:	2bff      	cmp	r3, #255	; 0xff
 800b8ae:	d113      	bne.n	800b8d8 <make_map+0x158>
						{
							walk_map[i][j-1] = walk_map[i][j] + 1;	//
 800b8b0:	492d      	ldr	r1, [pc, #180]	; (800b968 <make_map+0x1e8>)
 800b8b2:	69fb      	ldr	r3, [r7, #28]
 800b8b4:	011a      	lsls	r2, r3, #4
 800b8b6:	69bb      	ldr	r3, [r7, #24]
 800b8b8:	4413      	add	r3, r2
 800b8ba:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 800b8be:	69bb      	ldr	r3, [r7, #24]
 800b8c0:	3b01      	subs	r3, #1
 800b8c2:	3201      	adds	r2, #1
 800b8c4:	b290      	uxth	r0, r2
 800b8c6:	4928      	ldr	r1, [pc, #160]	; (800b968 <make_map+0x1e8>)
 800b8c8:	69fa      	ldr	r2, [r7, #28]
 800b8ca:	0112      	lsls	r2, r2, #4
 800b8cc:	4413      	add	r3, r2
 800b8ce:	4602      	mov	r2, r0
 800b8d0:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
							change_flag = true;		//
 800b8d4:	2301      	movs	r3, #1
 800b8d6:	75fb      	strb	r3, [r7, #23]
						}
					}
				}

				if(i > 0)						//
 800b8d8:	69fb      	ldr	r3, [r7, #28]
 800b8da:	2b00      	cmp	r3, #0
 800b8dc:	dd2e      	ble.n	800b93c <make_map+0x1bc>
				{
					if( (Wall[i][j].west & mask) == NOWALL)		//
 800b8de:	4923      	ldr	r1, [pc, #140]	; (800b96c <make_map+0x1ec>)
 800b8e0:	69fb      	ldr	r3, [r7, #28]
 800b8e2:	011a      	lsls	r2, r3, #4
 800b8e4:	69bb      	ldr	r3, [r7, #24]
 800b8e6:	4413      	add	r3, r2
 800b8e8:	f811 3013 	ldrb.w	r3, [r1, r3, lsl #1]
 800b8ec:	f3c3 1381 	ubfx	r3, r3, #6, #2
 800b8f0:	b2db      	uxtb	r3, r3
 800b8f2:	461a      	mov	r2, r3
 800b8f4:	687b      	ldr	r3, [r7, #4]
 800b8f6:	4013      	ands	r3, r2
 800b8f8:	2b00      	cmp	r3, #0
 800b8fa:	d11f      	bne.n	800b93c <make_map+0x1bc>
					{
						if(walk_map[i-1][j] == 255)			//
 800b8fc:	69fb      	ldr	r3, [r7, #28]
 800b8fe:	3b01      	subs	r3, #1
 800b900:	4919      	ldr	r1, [pc, #100]	; (800b968 <make_map+0x1e8>)
 800b902:	011a      	lsls	r2, r3, #4
 800b904:	69bb      	ldr	r3, [r7, #24]
 800b906:	4413      	add	r3, r2
 800b908:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800b90c:	2bff      	cmp	r3, #255	; 0xff
 800b90e:	d115      	bne.n	800b93c <make_map+0x1bc>
						{
							walk_map[i-1][j] = walk_map[i][j] + 1;	//
 800b910:	4915      	ldr	r1, [pc, #84]	; (800b968 <make_map+0x1e8>)
 800b912:	69fb      	ldr	r3, [r7, #28]
 800b914:	011a      	lsls	r2, r3, #4
 800b916:	69bb      	ldr	r3, [r7, #24]
 800b918:	4413      	add	r3, r2
 800b91a:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 800b91e:	69fb      	ldr	r3, [r7, #28]
 800b920:	3b01      	subs	r3, #1
 800b922:	3201      	adds	r2, #1
 800b924:	b290      	uxth	r0, r2
 800b926:	4910      	ldr	r1, [pc, #64]	; (800b968 <make_map+0x1e8>)
 800b928:	011a      	lsls	r2, r3, #4
 800b92a:	69bb      	ldr	r3, [r7, #24]
 800b92c:	4413      	add	r3, r2
 800b92e:	4602      	mov	r2, r0
 800b930:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
							change_flag = true;		//
 800b934:	2301      	movs	r3, #1
 800b936:	75fb      	strb	r3, [r7, #23]
 800b938:	e000      	b.n	800b93c <make_map+0x1bc>
					continue;
 800b93a:	bf00      	nop
			for(j = 0; j < NUMBER_OF_SQUARES; j++)		//(y)
 800b93c:	69bb      	ldr	r3, [r7, #24]
 800b93e:	3301      	adds	r3, #1
 800b940:	61bb      	str	r3, [r7, #24]
 800b942:	69bb      	ldr	r3, [r7, #24]
 800b944:	2b0f      	cmp	r3, #15
 800b946:	f77f af2d 	ble.w	800b7a4 <make_map+0x24>
		for(i = 0; i < NUMBER_OF_SQUARES; i++)			//(x)
 800b94a:	69fb      	ldr	r3, [r7, #28]
 800b94c:	3301      	adds	r3, #1
 800b94e:	61fb      	str	r3, [r7, #28]
 800b950:	69fb      	ldr	r3, [r7, #28]
 800b952:	2b0f      	cmp	r3, #15
 800b954:	f77f af23 	ble.w	800b79e <make_map+0x1e>

			}

		}

	}while(change_flag == true);	//
 800b958:	7dfb      	ldrb	r3, [r7, #23]
 800b95a:	2b00      	cmp	r3, #0
 800b95c:	f47f af1a 	bne.w	800b794 <make_map+0x14>

}
 800b960:	bf00      	nop
 800b962:	3720      	adds	r7, #32
 800b964:	46bd      	mov	sp, r7
 800b966:	bd80      	pop	{r7, pc}
 800b968:	20000568 	.word	0x20000568
 800b96c:	20000998 	.word	0x20000998

0800b970 <wall_ram_print>:
	flash_store_init();

}
//
//
void wall_ram_print(){
 800b970:	b5b0      	push	{r4, r5, r7, lr}
 800b972:	b084      	sub	sp, #16
 800b974:	af02      	add	r7, sp, #8

	//
	for(int j=NUMBER_OF_SQUARES-1; j >= 0 ; j--){
 800b976:	230f      	movs	r3, #15
 800b978:	607b      	str	r3, [r7, #4]
 800b97a:	e040      	b.n	800b9fe <wall_ram_print+0x8e>
		for(int i=0; i < NUMBER_OF_SQUARES; i++){
 800b97c:	2300      	movs	r3, #0
 800b97e:	603b      	str	r3, [r7, #0]
 800b980:	e034      	b.n	800b9ec <wall_ram_print+0x7c>
			//
			//
			//  ...
			//4
		    printf("%d%d%d%d ",Wall[i][j].north, Wall[i][j].east, Wall[i][j].south, Wall[i][j].west);
 800b982:	4925      	ldr	r1, [pc, #148]	; (800ba18 <wall_ram_print+0xa8>)
 800b984:	683b      	ldr	r3, [r7, #0]
 800b986:	011a      	lsls	r2, r3, #4
 800b988:	687b      	ldr	r3, [r7, #4]
 800b98a:	4413      	add	r3, r2
 800b98c:	f811 3013 	ldrb.w	r3, [r1, r3, lsl #1]
 800b990:	f3c3 0301 	ubfx	r3, r3, #0, #2
 800b994:	b2db      	uxtb	r3, r3
 800b996:	4618      	mov	r0, r3
 800b998:	491f      	ldr	r1, [pc, #124]	; (800ba18 <wall_ram_print+0xa8>)
 800b99a:	683b      	ldr	r3, [r7, #0]
 800b99c:	011a      	lsls	r2, r3, #4
 800b99e:	687b      	ldr	r3, [r7, #4]
 800b9a0:	4413      	add	r3, r2
 800b9a2:	f811 3013 	ldrb.w	r3, [r1, r3, lsl #1]
 800b9a6:	f3c3 0381 	ubfx	r3, r3, #2, #2
 800b9aa:	b2db      	uxtb	r3, r3
 800b9ac:	461c      	mov	r4, r3
 800b9ae:	491a      	ldr	r1, [pc, #104]	; (800ba18 <wall_ram_print+0xa8>)
 800b9b0:	683b      	ldr	r3, [r7, #0]
 800b9b2:	011a      	lsls	r2, r3, #4
 800b9b4:	687b      	ldr	r3, [r7, #4]
 800b9b6:	4413      	add	r3, r2
 800b9b8:	f811 3013 	ldrb.w	r3, [r1, r3, lsl #1]
 800b9bc:	f3c3 1301 	ubfx	r3, r3, #4, #2
 800b9c0:	b2db      	uxtb	r3, r3
 800b9c2:	461d      	mov	r5, r3
 800b9c4:	4914      	ldr	r1, [pc, #80]	; (800ba18 <wall_ram_print+0xa8>)
 800b9c6:	683b      	ldr	r3, [r7, #0]
 800b9c8:	011a      	lsls	r2, r3, #4
 800b9ca:	687b      	ldr	r3, [r7, #4]
 800b9cc:	4413      	add	r3, r2
 800b9ce:	f811 3013 	ldrb.w	r3, [r1, r3, lsl #1]
 800b9d2:	f3c3 1381 	ubfx	r3, r3, #6, #2
 800b9d6:	b2db      	uxtb	r3, r3
 800b9d8:	9300      	str	r3, [sp, #0]
 800b9da:	462b      	mov	r3, r5
 800b9dc:	4622      	mov	r2, r4
 800b9de:	4601      	mov	r1, r0
 800b9e0:	480e      	ldr	r0, [pc, #56]	; (800ba1c <wall_ram_print+0xac>)
 800b9e2:	f00a fa1b 	bl	8015e1c <iprintf>
		for(int i=0; i < NUMBER_OF_SQUARES; i++){
 800b9e6:	683b      	ldr	r3, [r7, #0]
 800b9e8:	3301      	adds	r3, #1
 800b9ea:	603b      	str	r3, [r7, #0]
 800b9ec:	683b      	ldr	r3, [r7, #0]
 800b9ee:	2b0f      	cmp	r3, #15
 800b9f0:	ddc7      	ble.n	800b982 <wall_ram_print+0x12>

		}
		printf("\r\n");
 800b9f2:	480b      	ldr	r0, [pc, #44]	; (800ba20 <wall_ram_print+0xb0>)
 800b9f4:	f00a fa86 	bl	8015f04 <puts>
	for(int j=NUMBER_OF_SQUARES-1; j >= 0 ; j--){
 800b9f8:	687b      	ldr	r3, [r7, #4]
 800b9fa:	3b01      	subs	r3, #1
 800b9fc:	607b      	str	r3, [r7, #4]
 800b9fe:	687b      	ldr	r3, [r7, #4]
 800ba00:	2b00      	cmp	r3, #0
 800ba02:	dabb      	bge.n	800b97c <wall_ram_print+0xc>
	}

	printf("\r\n");
 800ba04:	4806      	ldr	r0, [pc, #24]	; (800ba20 <wall_ram_print+0xb0>)
 800ba06:	f00a fa7d 	bl	8015f04 <puts>
	printf("\r\n");
 800ba0a:	4805      	ldr	r0, [pc, #20]	; (800ba20 <wall_ram_print+0xb0>)
 800ba0c:	f00a fa7a 	bl	8015f04 <puts>
}
 800ba10:	bf00      	nop
 800ba12:	3708      	adds	r7, #8
 800ba14:	46bd      	mov	sp, r7
 800ba16:	bdb0      	pop	{r4, r5, r7, pc}
 800ba18:	20000998 	.word	0x20000998
 800ba1c:	0801a204 	.word	0x0801a204
 800ba20:	0801a1f0 	.word	0x0801a1f0

0800ba24 <flash_copy_to_ram>:
//	}

}

void flash_copy_to_ram()
{
 800ba24:	b580      	push	{r7, lr}
 800ba26:	b088      	sub	sp, #32
 800ba28:	af00      	add	r7, sp, #0
	uint32_t address=start_adress_sector1;
 800ba2a:	4b3e      	ldr	r3, [pc, #248]	; (800bb24 <flash_copy_to_ram+0x100>)
 800ba2c:	681b      	ldr	r3, [r3, #0]
 800ba2e:	61fb      	str	r3, [r7, #28]

	for(int j=0; j < NUMBER_OF_SQUARES; j++)
 800ba30:	2300      	movs	r3, #0
 800ba32:	61bb      	str	r3, [r7, #24]
 800ba34:	e06f      	b.n	800bb16 <flash_copy_to_ram+0xf2>
	{
			for(int i=0; i < NUMBER_OF_SQUARES; i++)
 800ba36:	2300      	movs	r3, #0
 800ba38:	617b      	str	r3, [r7, #20]
 800ba3a:	e066      	b.n	800bb0a <flash_copy_to_ram+0xe6>
			{
				uint32_t wall_data[4]={0};
 800ba3c:	1d3b      	adds	r3, r7, #4
 800ba3e:	2200      	movs	r2, #0
 800ba40:	601a      	str	r2, [r3, #0]
 800ba42:	605a      	str	r2, [r3, #4]
 800ba44:	609a      	str	r2, [r3, #8]
 800ba46:	60da      	str	r2, [r3, #12]
				FLASH_Read_Word(address+0, &wall_data[0]);
 800ba48:	1d3b      	adds	r3, r7, #4
 800ba4a:	4619      	mov	r1, r3
 800ba4c:	69f8      	ldr	r0, [r7, #28]
 800ba4e:	f003 f839 	bl	800eac4 <FLASH_Read_Word>
				FLASH_Read_Word(address+4, &wall_data[1]);
 800ba52:	69fb      	ldr	r3, [r7, #28]
 800ba54:	1d1a      	adds	r2, r3, #4
 800ba56:	1d3b      	adds	r3, r7, #4
 800ba58:	3304      	adds	r3, #4
 800ba5a:	4619      	mov	r1, r3
 800ba5c:	4610      	mov	r0, r2
 800ba5e:	f003 f831 	bl	800eac4 <FLASH_Read_Word>
				FLASH_Read_Word(address+8, &wall_data[2]);
 800ba62:	69fb      	ldr	r3, [r7, #28]
 800ba64:	f103 0208 	add.w	r2, r3, #8
 800ba68:	1d3b      	adds	r3, r7, #4
 800ba6a:	3308      	adds	r3, #8
 800ba6c:	4619      	mov	r1, r3
 800ba6e:	4610      	mov	r0, r2
 800ba70:	f003 f828 	bl	800eac4 <FLASH_Read_Word>
				FLASH_Read_Word(address+12, &wall_data[3]);
 800ba74:	69fb      	ldr	r3, [r7, #28]
 800ba76:	f103 020c 	add.w	r2, r3, #12
 800ba7a:	1d3b      	adds	r3, r7, #4
 800ba7c:	330c      	adds	r3, #12
 800ba7e:	4619      	mov	r1, r3
 800ba80:	4610      	mov	r0, r2
 800ba82:	f003 f81f 	bl	800eac4 <FLASH_Read_Word>
				Wall[i][j].north = wall_data[0];
 800ba86:	687b      	ldr	r3, [r7, #4]
 800ba88:	f003 0303 	and.w	r3, r3, #3
 800ba8c:	b2d8      	uxtb	r0, r3
 800ba8e:	4926      	ldr	r1, [pc, #152]	; (800bb28 <flash_copy_to_ram+0x104>)
 800ba90:	697b      	ldr	r3, [r7, #20]
 800ba92:	011a      	lsls	r2, r3, #4
 800ba94:	69bb      	ldr	r3, [r7, #24]
 800ba96:	441a      	add	r2, r3
 800ba98:	f811 3012 	ldrb.w	r3, [r1, r2, lsl #1]
 800ba9c:	f360 0301 	bfi	r3, r0, #0, #2
 800baa0:	f801 3012 	strb.w	r3, [r1, r2, lsl #1]
				Wall[i][j].east = wall_data[1];
 800baa4:	68bb      	ldr	r3, [r7, #8]
 800baa6:	f003 0303 	and.w	r3, r3, #3
 800baaa:	b2d8      	uxtb	r0, r3
 800baac:	491e      	ldr	r1, [pc, #120]	; (800bb28 <flash_copy_to_ram+0x104>)
 800baae:	697b      	ldr	r3, [r7, #20]
 800bab0:	011a      	lsls	r2, r3, #4
 800bab2:	69bb      	ldr	r3, [r7, #24]
 800bab4:	441a      	add	r2, r3
 800bab6:	f811 3012 	ldrb.w	r3, [r1, r2, lsl #1]
 800baba:	f360 0383 	bfi	r3, r0, #2, #2
 800babe:	f801 3012 	strb.w	r3, [r1, r2, lsl #1]
				Wall[i][j].south = wall_data[2];
 800bac2:	68fb      	ldr	r3, [r7, #12]
 800bac4:	f003 0303 	and.w	r3, r3, #3
 800bac8:	b2d8      	uxtb	r0, r3
 800baca:	4917      	ldr	r1, [pc, #92]	; (800bb28 <flash_copy_to_ram+0x104>)
 800bacc:	697b      	ldr	r3, [r7, #20]
 800bace:	011a      	lsls	r2, r3, #4
 800bad0:	69bb      	ldr	r3, [r7, #24]
 800bad2:	441a      	add	r2, r3
 800bad4:	f811 3012 	ldrb.w	r3, [r1, r2, lsl #1]
 800bad8:	f360 1305 	bfi	r3, r0, #4, #2
 800badc:	f801 3012 	strb.w	r3, [r1, r2, lsl #1]
				Wall[i][j].west = wall_data[3];
 800bae0:	693b      	ldr	r3, [r7, #16]
 800bae2:	f003 0303 	and.w	r3, r3, #3
 800bae6:	b2d8      	uxtb	r0, r3
 800bae8:	490f      	ldr	r1, [pc, #60]	; (800bb28 <flash_copy_to_ram+0x104>)
 800baea:	697b      	ldr	r3, [r7, #20]
 800baec:	011a      	lsls	r2, r3, #4
 800baee:	69bb      	ldr	r3, [r7, #24]
 800baf0:	441a      	add	r2, r3
 800baf2:	f811 3012 	ldrb.w	r3, [r1, r2, lsl #1]
 800baf6:	f360 1387 	bfi	r3, r0, #6, #2
 800bafa:	f801 3012 	strb.w	r3, [r1, r2, lsl #1]
				address += 16;
 800bafe:	69fb      	ldr	r3, [r7, #28]
 800bb00:	3310      	adds	r3, #16
 800bb02:	61fb      	str	r3, [r7, #28]
			for(int i=0; i < NUMBER_OF_SQUARES; i++)
 800bb04:	697b      	ldr	r3, [r7, #20]
 800bb06:	3301      	adds	r3, #1
 800bb08:	617b      	str	r3, [r7, #20]
 800bb0a:	697b      	ldr	r3, [r7, #20]
 800bb0c:	2b0f      	cmp	r3, #15
 800bb0e:	dd95      	ble.n	800ba3c <flash_copy_to_ram+0x18>
	for(int j=0; j < NUMBER_OF_SQUARES; j++)
 800bb10:	69bb      	ldr	r3, [r7, #24]
 800bb12:	3301      	adds	r3, #1
 800bb14:	61bb      	str	r3, [r7, #24]
 800bb16:	69bb      	ldr	r3, [r7, #24]
 800bb18:	2b0f      	cmp	r3, #15
 800bb1a:	dd8c      	ble.n	800ba36 <flash_copy_to_ram+0x12>
			}
	}

}
 800bb1c:	bf00      	nop
 800bb1e:	3720      	adds	r7, #32
 800bb20:	46bd      	mov	sp, r7
 800bb22:	bd80      	pop	{r7, pc}
 800bb24:	0801a47c 	.word	0x0801a47c
 800bb28:	20000998 	.word	0x20000998

0800bb2c <InitExplore>:
#include "Interrupt.h"
#include "Debug.h"

#include <main.h>
void InitExplore()
{
 800bb2c:	b590      	push	{r4, r7, lr}
 800bb2e:	b083      	sub	sp, #12
 800bb30:	af00      	add	r7, sp, #0
	//IMU_DMA_Start();
	//CS_RESET;

	//PID
	//PIDInit();
	PIDChangeFlag(L_VELO_PID, 0);
 800bb32:	2100      	movs	r1, #0
 800bb34:	2004      	movs	r0, #4
 800bb36:	f003 ffbf 	bl	800fab8 <PIDChangeFlag>
	PIDChangeFlag(R_VELO_PID, 0);
 800bb3a:	2100      	movs	r1, #0
 800bb3c:	2005      	movs	r0, #5
 800bb3e:	f003 ffbb 	bl	800fab8 <PIDChangeFlag>
	PIDChangeFlag(L_WALL_PID, 0);
 800bb42:	2100      	movs	r1, #0
 800bb44:	2002      	movs	r0, #2
 800bb46:	f003 ffb7 	bl	800fab8 <PIDChangeFlag>
	PIDChangeFlag(R_WALL_PID, 0);
 800bb4a:	2100      	movs	r1, #0
 800bb4c:	2003      	movs	r0, #3
 800bb4e:	f003 ffb3 	bl	800fab8 <PIDChangeFlag>
	PIDChangeFlag(D_WALL_PID, 0);
 800bb52:	2100      	movs	r1, #0
 800bb54:	2001      	movs	r0, #1
 800bb56:	f003 ffaf 	bl	800fab8 <PIDChangeFlag>
	//PIDChangeFlag(B_VELO, 0);
	PIDChangeFlag(A_VELO_PID, 0);
 800bb5a:	2100      	movs	r1, #0
 800bb5c:	2000      	movs	r0, #0
 800bb5e:	f003 ffab 	bl	800fab8 <PIDChangeFlag>


	Load_Gain();
 800bb62:	f003 fced 	bl	800f540 <Load_Gain>
	uint8_t imu_check;
	imu_check = IMU_init();
 800bb66:	f003 f937 	bl	800edd8 <IMU_init>
 800bb6a:	4603      	mov	r3, r0
 800bb6c:	71fb      	strb	r3, [r7, #7]
	printf("imu_check 1OK: %d\r\n",imu_check);
 800bb6e:	79fb      	ldrb	r3, [r7, #7]
 800bb70:	4619      	mov	r1, r3
 800bb72:	4840      	ldr	r0, [pc, #256]	; (800bc74 <InitExplore+0x148>)
 800bb74:	f00a f952 	bl	8015e1c <iprintf>
#if 1 //IMU
	imu_check =IMU_init();
 800bb78:	f003 f92e 	bl	800edd8 <IMU_init>
 800bb7c:	4603      	mov	r3, r0
 800bb7e:	71fb      	strb	r3, [r7, #7]
	printf("imu_check 1OK: %d\r\n",imu_check);
 800bb80:	79fb      	ldrb	r3, [r7, #7]
 800bb82:	4619      	mov	r1, r3
 800bb84:	483b      	ldr	r0, [pc, #236]	; (800bc74 <InitExplore+0x148>)
 800bb86:	f00a f949 	bl	8015e1c <iprintf>
#endif
	HAL_Delay(100);
 800bb8a:	2064      	movs	r0, #100	; 0x64
 800bb8c:	f004 fad8 	bl	8010140 <HAL_Delay>

	ZGyro = ReadIMU(0x37, 0x38);
 800bb90:	2138      	movs	r1, #56	; 0x38
 800bb92:	2037      	movs	r0, #55	; 0x37
 800bb94:	f003 f892 	bl	800ecbc <ReadIMU>
 800bb98:	eef0 7a40 	vmov.f32	s15, s0
 800bb9c:	4b36      	ldr	r3, [pc, #216]	; (800bc78 <InitExplore+0x14c>)
 800bb9e:	edc3 7a00 	vstr	s15, [r3]
	printf("gyro : %f\r\n",ZGyro);
 800bba2:	4b35      	ldr	r3, [pc, #212]	; (800bc78 <InitExplore+0x14c>)
 800bba4:	681b      	ldr	r3, [r3, #0]
 800bba6:	4618      	mov	r0, r3
 800bba8:	f7fc fc06 	bl	80083b8 <__aeabi_f2d>
 800bbac:	4603      	mov	r3, r0
 800bbae:	460c      	mov	r4, r1
 800bbb0:	461a      	mov	r2, r3
 800bbb2:	4623      	mov	r3, r4
 800bbb4:	4831      	ldr	r0, [pc, #196]	; (800bc7c <InitExplore+0x150>)
 800bbb6:	f00a f931 	bl	8015e1c <iprintf>
//	  }

  }
#endif
	//
	HAL_TIM_Base_Start_IT(&htim1);
 800bbba:	4831      	ldr	r0, [pc, #196]	; (800bc80 <InitExplore+0x154>)
 800bbbc:	f007 f9a7 	bl	8012f0e <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start_IT(&htim8);
 800bbc0:	4830      	ldr	r0, [pc, #192]	; (800bc84 <InitExplore+0x158>)
 800bbc2:	f007 f9a4 	bl	8012f0e <HAL_TIM_Base_Start_IT>
		printf("%f, %f ang/s, %f rad/s\r\n",ZGyro,ZGyro/16.4f, AngularV);
	}

#endif

	TargetVelocity[BODY] = 0;
 800bbc6:	4b30      	ldr	r3, [pc, #192]	; (800bc88 <InitExplore+0x15c>)
 800bbc8:	f04f 0200 	mov.w	r2, #0
 800bbcc:	609a      	str	r2, [r3, #8]
	TargetAngularV = 0;
 800bbce:	4b2f      	ldr	r3, [pc, #188]	; (800bc8c <InitExplore+0x160>)
 800bbd0:	f04f 0200 	mov.w	r2, #0
 800bbd4:	601a      	str	r2, [r3, #0]
	Acceleration = 0;
 800bbd6:	4b2e      	ldr	r3, [pc, #184]	; (800bc90 <InitExplore+0x164>)
 800bbd8:	f04f 0200 	mov.w	r2, #0
 800bbdc:	601a      	str	r2, [r3, #0]
	AngularAcceleration = 0;
 800bbde:	4b2d      	ldr	r3, [pc, #180]	; (800bc94 <InitExplore+0x168>)
 800bbe0:	f04f 0200 	mov.w	r2, #0
 800bbe4:	601a      	str	r2, [r3, #0]
	TotalPulse[LEFT] = 0;
 800bbe6:	4b2c      	ldr	r3, [pc, #176]	; (800bc98 <InitExplore+0x16c>)
 800bbe8:	2200      	movs	r2, #0
 800bbea:	601a      	str	r2, [r3, #0]
	TotalPulse[RIGHT] = 0;
 800bbec:	4b2a      	ldr	r3, [pc, #168]	; (800bc98 <InitExplore+0x16c>)
 800bbee:	2200      	movs	r2, #0
 800bbf0:	605a      	str	r2, [r3, #4]
	TotalPulse[BODY] = 0;
 800bbf2:	4b29      	ldr	r3, [pc, #164]	; (800bc98 <InitExplore+0x16c>)
 800bbf4:	2200      	movs	r2, #0
 800bbf6:	609a      	str	r2, [r3, #8]

	//
	IMU_Calib();	//HAL_Delay
 800bbf8:	f003 f918 	bl	800ee2c <IMU_Calib>
	TargetPhoto[SL] = Photo[SL];
	TargetPhoto[SR] = Photo[SR];
	PhotoDiff = TargetPhoto[SL] - TargetPhoto[SR];
#else
	//
	Motor_PWM_Start();
 800bbfc:	f003 fa82 	bl	800f104 <Motor_PWM_Start>
	EncoderStart(); //
 800bc00:	f003 f996 	bl	800ef30 <EncoderStart>
	EmitterON();
 800bc04:	f003 f9a4 	bl	800ef50 <EmitterON>
	ADCStart();
 800bc08:	f002 feb4 	bl	800e974 <ADCStart>
	InitPulse( (int*)(&(TIM3->CNT)),  INITIAL_PULSE);
 800bc0c:	f247 512f 	movw	r1, #29999	; 0x752f
 800bc10:	4822      	ldr	r0, [pc, #136]	; (800bc9c <InitExplore+0x170>)
 800bc12:	f003 fb0f 	bl	800f234 <InitPulse>
	InitPulse( (int*)(&(TIM4->CNT)),  INITIAL_PULSE);
 800bc16:	f247 512f 	movw	r1, #29999	; 0x752f
 800bc1a:	4821      	ldr	r0, [pc, #132]	; (800bca0 <InitExplore+0x174>)
 800bc1c:	f003 fb0a 	bl	800f234 <InitPulse>

	TargetPhoto[SL] = Photo[SL];//439.600006;//THRESHOLD_SL;
 800bc20:	4b20      	ldr	r3, [pc, #128]	; (800bca4 <InitExplore+0x178>)
 800bc22:	689b      	ldr	r3, [r3, #8]
 800bc24:	4a20      	ldr	r2, [pc, #128]	; (800bca8 <InitExplore+0x17c>)
 800bc26:	6093      	str	r3, [r2, #8]
	TargetPhoto[SR] = Photo[SR];//294.299988;//THRESHOLD_SR;
 800bc28:	4b1e      	ldr	r3, [pc, #120]	; (800bca4 <InitExplore+0x178>)
 800bc2a:	685b      	ldr	r3, [r3, #4]
 800bc2c:	4a1e      	ldr	r2, [pc, #120]	; (800bca8 <InitExplore+0x17c>)
 800bc2e:	6053      	str	r3, [r2, #4]
	PhotoDiff = TargetPhoto[SL] - TargetPhoto[SR];
 800bc30:	4b1d      	ldr	r3, [pc, #116]	; (800bca8 <InitExplore+0x17c>)
 800bc32:	ed93 7a02 	vldr	s14, [r3, #8]
 800bc36:	4b1c      	ldr	r3, [pc, #112]	; (800bca8 <InitExplore+0x17c>)
 800bc38:	edd3 7a01 	vldr	s15, [r3, #4]
 800bc3c:	ee77 7a67 	vsub.f32	s15, s14, s15
 800bc40:	4b1a      	ldr	r3, [pc, #104]	; (800bcac <InitExplore+0x180>)
 800bc42:	edc3 7a00 	vstr	s15, [r3]

#endif
	PIDReset(L_VELO_PID);
 800bc46:	2004      	movs	r0, #4
 800bc48:	f003 ff4c 	bl	800fae4 <PIDReset>
	PIDReset(R_VELO_PID);
 800bc4c:	2005      	movs	r0, #5
 800bc4e:	f003 ff49 	bl	800fae4 <PIDReset>

	PIDReset(A_VELO_PID);
 800bc52:	2000      	movs	r0, #0
 800bc54:	f003 ff46 	bl	800fae4 <PIDReset>
	PIDReset(L_WALL_PID);
 800bc58:	2002      	movs	r0, #2
 800bc5a:	f003 ff43 	bl	800fae4 <PIDReset>
	PIDReset(R_WALL_PID);
 800bc5e:	2003      	movs	r0, #3
 800bc60:	f003 ff40 	bl	800fae4 <PIDReset>
	PIDReset(D_WALL_PID);
 800bc64:	2001      	movs	r0, #1
 800bc66:	f003 ff3d 	bl	800fae4 <PIDReset>

#endif
}
 800bc6a:	bf00      	nop
 800bc6c:	370c      	adds	r7, #12
 800bc6e:	46bd      	mov	sp, r7
 800bc70:	bd90      	pop	{r4, r7, pc}
 800bc72:	bf00      	nop
 800bc74:	0801a214 	.word	0x0801a214
 800bc78:	200002d0 	.word	0x200002d0
 800bc7c:	0801a230 	.word	0x0801a230
 800bc80:	20000de8 	.word	0x20000de8
 800bc84:	20000ba0 	.word	0x20000ba0
 800bc88:	200004e8 	.word	0x200004e8
 800bc8c:	200004f8 	.word	0x200004f8
 800bc90:	20000228 	.word	0x20000228
 800bc94:	2000022c 	.word	0x2000022c
 800bc98:	20000518 	.word	0x20000518
 800bc9c:	40000424 	.word	0x40000424
 800bca0:	40000824 	.word	0x40000824
 800bca4:	20000558 	.word	0x20000558
 800bca8:	20000774 	.word	0x20000774
 800bcac:	2000050c 	.word	0x2000050c

0800bcb0 <InitFastest>:

void InitFastest()
{
 800bcb0:	b580      	push	{r7, lr}
 800bcb2:	b082      	sub	sp, #8
 800bcb4:	af00      	add	r7, sp, #0
	Motor_PWM_Start();
 800bcb6:	f003 fa25 	bl	800f104 <Motor_PWM_Start>
	EncoderStart(); //
 800bcba:	f003 f939 	bl	800ef30 <EncoderStart>
	EmitterON();
 800bcbe:	f003 f947 	bl	800ef50 <EmitterON>
	ADCStart();
 800bcc2:	f002 fe57 	bl	800e974 <ADCStart>

	uint8_t imu_check;
	imu_check =IMU_init();
 800bcc6:	f003 f887 	bl	800edd8 <IMU_init>
 800bcca:	4603      	mov	r3, r0
 800bccc:	71fb      	strb	r3, [r7, #7]

	printf("imu_check 1OK: %d\r\n",imu_check);
 800bcce:	79fb      	ldrb	r3, [r7, #7]
 800bcd0:	4619      	mov	r1, r3
 800bcd2:	4838      	ldr	r0, [pc, #224]	; (800bdb4 <InitFastest+0x104>)
 800bcd4:	f00a f8a2 	bl	8015e1c <iprintf>
	//IMU_DMA_Start();
	//CS_RESET;

	//PID
	//PIDInit();
	PIDChangeFlag(L_VELO_PID, 0);
 800bcd8:	2100      	movs	r1, #0
 800bcda:	2004      	movs	r0, #4
 800bcdc:	f003 feec 	bl	800fab8 <PIDChangeFlag>
	PIDChangeFlag(R_VELO_PID, 0);
 800bce0:	2100      	movs	r1, #0
 800bce2:	2005      	movs	r0, #5
 800bce4:	f003 fee8 	bl	800fab8 <PIDChangeFlag>
	PIDChangeFlag(L_WALL_PID, 0);
 800bce8:	2100      	movs	r1, #0
 800bcea:	2002      	movs	r0, #2
 800bcec:	f003 fee4 	bl	800fab8 <PIDChangeFlag>
	PIDChangeFlag(R_WALL_PID, 0);
 800bcf0:	2100      	movs	r1, #0
 800bcf2:	2003      	movs	r0, #3
 800bcf4:	f003 fee0 	bl	800fab8 <PIDChangeFlag>
	PIDChangeFlag(D_WALL_PID, 0);
 800bcf8:	2100      	movs	r1, #0
 800bcfa:	2001      	movs	r0, #1
 800bcfc:	f003 fedc 	bl	800fab8 <PIDChangeFlag>
	//PIDChangeFlag(B_VELO, 0);
	PIDChangeFlag(A_VELO_PID, 0);
 800bd00:	2100      	movs	r1, #0
 800bd02:	2000      	movs	r0, #0
 800bd04:	f003 fed8 	bl	800fab8 <PIDChangeFlag>


	Load_Gain();
 800bd08:	f003 fc1a 	bl	800f540 <Load_Gain>
	InitPulse( (int*)(&(TIM3->CNT)),  INITIAL_PULSE);
 800bd0c:	f247 512f 	movw	r1, #29999	; 0x752f
 800bd10:	4829      	ldr	r0, [pc, #164]	; (800bdb8 <InitFastest+0x108>)
 800bd12:	f003 fa8f 	bl	800f234 <InitPulse>
	InitPulse( (int*)(&(TIM4->CNT)),  INITIAL_PULSE);
 800bd16:	f247 512f 	movw	r1, #29999	; 0x752f
 800bd1a:	4828      	ldr	r0, [pc, #160]	; (800bdbc <InitFastest+0x10c>)
 800bd1c:	f003 fa8a 	bl	800f234 <InitPulse>
//	  }

  }
#endif
	//
	HAL_TIM_Base_Start_IT(&htim1);
 800bd20:	4827      	ldr	r0, [pc, #156]	; (800bdc0 <InitFastest+0x110>)
 800bd22:	f007 f8f4 	bl	8012f0e <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start_IT(&htim8);
 800bd26:	4827      	ldr	r0, [pc, #156]	; (800bdc4 <InitFastest+0x114>)
 800bd28:	f007 f8f1 	bl	8012f0e <HAL_TIM_Base_Start_IT>


	//
	//

	TargetVelocity[BODY] = 0;
 800bd2c:	4b26      	ldr	r3, [pc, #152]	; (800bdc8 <InitFastest+0x118>)
 800bd2e:	f04f 0200 	mov.w	r2, #0
 800bd32:	609a      	str	r2, [r3, #8]
	TargetAngularV = 0;
 800bd34:	4b25      	ldr	r3, [pc, #148]	; (800bdcc <InitFastest+0x11c>)
 800bd36:	f04f 0200 	mov.w	r2, #0
 800bd3a:	601a      	str	r2, [r3, #0]
	Acceleration = 0;
 800bd3c:	4b24      	ldr	r3, [pc, #144]	; (800bdd0 <InitFastest+0x120>)
 800bd3e:	f04f 0200 	mov.w	r2, #0
 800bd42:	601a      	str	r2, [r3, #0]
	AngularAcceleration = 0;
 800bd44:	4b23      	ldr	r3, [pc, #140]	; (800bdd4 <InitFastest+0x124>)
 800bd46:	f04f 0200 	mov.w	r2, #0
 800bd4a:	601a      	str	r2, [r3, #0]
	TotalPulse[LEFT] = 0;
 800bd4c:	4b22      	ldr	r3, [pc, #136]	; (800bdd8 <InitFastest+0x128>)
 800bd4e:	2200      	movs	r2, #0
 800bd50:	601a      	str	r2, [r3, #0]
	TotalPulse[RIGHT] = 0;
 800bd52:	4b21      	ldr	r3, [pc, #132]	; (800bdd8 <InitFastest+0x128>)
 800bd54:	2200      	movs	r2, #0
 800bd56:	605a      	str	r2, [r3, #4]
	TotalPulse[BODY] = 0;
 800bd58:	4b1f      	ldr	r3, [pc, #124]	; (800bdd8 <InitFastest+0x128>)
 800bd5a:	2200      	movs	r2, #0
 800bd5c:	609a      	str	r2, [r3, #8]

	//
	IMU_Calib();	//HAL_Delay
 800bd5e:	f003 f865 	bl	800ee2c <IMU_Calib>
	//zg_offset = 0;
	TargetPhoto[SL] = Photo[SL];
 800bd62:	4b1e      	ldr	r3, [pc, #120]	; (800bddc <InitFastest+0x12c>)
 800bd64:	689b      	ldr	r3, [r3, #8]
 800bd66:	4a1e      	ldr	r2, [pc, #120]	; (800bde0 <InitFastest+0x130>)
 800bd68:	6093      	str	r3, [r2, #8]
	TargetPhoto[SR] = Photo[SR];
 800bd6a:	4b1c      	ldr	r3, [pc, #112]	; (800bddc <InitFastest+0x12c>)
 800bd6c:	685b      	ldr	r3, [r3, #4]
 800bd6e:	4a1c      	ldr	r2, [pc, #112]	; (800bde0 <InitFastest+0x130>)
 800bd70:	6053      	str	r3, [r2, #4]
	PhotoDiff = TargetPhoto[SL] - TargetPhoto[SR];
 800bd72:	4b1b      	ldr	r3, [pc, #108]	; (800bde0 <InitFastest+0x130>)
 800bd74:	ed93 7a02 	vldr	s14, [r3, #8]
 800bd78:	4b19      	ldr	r3, [pc, #100]	; (800bde0 <InitFastest+0x130>)
 800bd7a:	edd3 7a01 	vldr	s15, [r3, #4]
 800bd7e:	ee77 7a67 	vsub.f32	s15, s14, s15
 800bd82:	4b18      	ldr	r3, [pc, #96]	; (800bde4 <InitFastest+0x134>)
 800bd84:	edc3 7a00 	vstr	s15, [r3]

	PIDReset(L_VELO_PID);
 800bd88:	2004      	movs	r0, #4
 800bd8a:	f003 feab 	bl	800fae4 <PIDReset>
	PIDReset(R_VELO_PID);
 800bd8e:	2005      	movs	r0, #5
 800bd90:	f003 fea8 	bl	800fae4 <PIDReset>
	PIDReset(A_VELO_PID);
 800bd94:	2000      	movs	r0, #0
 800bd96:	f003 fea5 	bl	800fae4 <PIDReset>
	PIDReset(L_WALL_PID);
 800bd9a:	2002      	movs	r0, #2
 800bd9c:	f003 fea2 	bl	800fae4 <PIDReset>
	PIDReset(R_WALL_PID);
 800bda0:	2003      	movs	r0, #3
 800bda2:	f003 fe9f 	bl	800fae4 <PIDReset>
	PIDReset(D_WALL_PID);
 800bda6:	2001      	movs	r0, #1
 800bda8:	f003 fe9c 	bl	800fae4 <PIDReset>


}
 800bdac:	bf00      	nop
 800bdae:	3708      	adds	r7, #8
 800bdb0:	46bd      	mov	sp, r7
 800bdb2:	bd80      	pop	{r7, pc}
 800bdb4:	0801a214 	.word	0x0801a214
 800bdb8:	40000424 	.word	0x40000424
 800bdbc:	40000824 	.word	0x40000824
 800bdc0:	20000de8 	.word	0x20000de8
 800bdc4:	20000ba0 	.word	0x20000ba0
 800bdc8:	200004e8 	.word	0x200004e8
 800bdcc:	200004f8 	.word	0x200004f8
 800bdd0:	20000228 	.word	0x20000228
 800bdd4:	2000022c 	.word	0x2000022c
 800bdd8:	20000518 	.word	0x20000518
 800bddc:	20000558 	.word	0x20000558
 800bde0:	20000774 	.word	0x20000774
 800bde4:	2000050c 	.word	0x2000050c

0800bde8 <Debug>:
void Debug()
{
 800bde8:	b580      	push	{r7, lr}
 800bdea:	b082      	sub	sp, #8
 800bdec:	af00      	add	r7, sp, #0
//	while(1)
//	{
//
//	}
#if 1
	InitExplore();
 800bdee:	f7ff fe9d 	bl	800bb2c <InitExplore>
	InitPosition();
 800bdf2:	f7fd f801 	bl	8008df8 <InitPosition>
	wall_init();
 800bdf6:	f7ff fabb 	bl	800b370 <wall_init>

	TotalPulse[RIGHT] = 0;
 800bdfa:	4b37      	ldr	r3, [pc, #220]	; (800bed8 <Debug+0xf0>)
 800bdfc:	2200      	movs	r2, #0
 800bdfe:	605a      	str	r2, [r3, #4]
	TotalPulse[LEFT] = 0;
 800be00:	4b35      	ldr	r3, [pc, #212]	; (800bed8 <Debug+0xf0>)
 800be02:	2200      	movs	r2, #0
 800be04:	601a      	str	r2, [r3, #0]
	TotalPulse[BODY] = 0;
 800be06:	4b34      	ldr	r3, [pc, #208]	; (800bed8 <Debug+0xf0>)
 800be08:	2200      	movs	r2, #0
 800be0a:	609a      	str	r2, [r3, #8]

	PIDChangeFlag(L_VELO_PID, 1);
 800be0c:	2101      	movs	r1, #1
 800be0e:	2004      	movs	r0, #4
 800be10:	f003 fe52 	bl	800fab8 <PIDChangeFlag>
	PIDChangeFlag(R_VELO_PID, 1);
 800be14:	2101      	movs	r1, #1
 800be16:	2005      	movs	r0, #5
 800be18:	f003 fe4e 	bl	800fab8 <PIDChangeFlag>
	printf(": BODY %d, LEFT %d, RIGHT %d\r\n",TotalPulse[BODY],TotalPulse[LEFT],TotalPulse[RIGHT]);
 800be1c:	4b2e      	ldr	r3, [pc, #184]	; (800bed8 <Debug+0xf0>)
 800be1e:	6899      	ldr	r1, [r3, #8]
 800be20:	4b2d      	ldr	r3, [pc, #180]	; (800bed8 <Debug+0xf0>)
 800be22:	681a      	ldr	r2, [r3, #0]
 800be24:	4b2c      	ldr	r3, [pc, #176]	; (800bed8 <Debug+0xf0>)
 800be26:	685b      	ldr	r3, [r3, #4]
 800be28:	482c      	ldr	r0, [pc, #176]	; (800bedc <Debug+0xf4>)
 800be2a:	f009 fff7 	bl	8015e1c <iprintf>
	//PIDChangeFlagStraight(N_WALL_PID);
	PIDChangeFlag(D_WALL_PID, 0);
 800be2e:	2100      	movs	r1, #0
 800be30:	2001      	movs	r0, #1
 800be32:	f003 fe41 	bl	800fab8 <PIDChangeFlag>
	PIDChangeFlag(L_WALL_PID, 0);
 800be36:	2100      	movs	r1, #0
 800be38:	2002      	movs	r0, #2
 800be3a:	f003 fe3d 	bl	800fab8 <PIDChangeFlag>
	PIDChangeFlag(R_WALL_PID, 0);
 800be3e:	2100      	movs	r1, #0
 800be40:	2003      	movs	r0, #3
 800be42:	f003 fe39 	bl	800fab8 <PIDChangeFlag>
	PIDChangeFlag(A_VELO_PID, 1);
 800be46:	2101      	movs	r1, #1
 800be48:	2000      	movs	r0, #0
 800be4a:	f003 fe35 	bl	800fab8 <PIDChangeFlag>
	ExploreVelocity=0;
 800be4e:	4b24      	ldr	r3, [pc, #144]	; (800bee0 <Debug+0xf8>)
 800be50:	f04f 0200 	mov.w	r2, #0
 800be54:	601a      	str	r2, [r3, #0]
	ChangeLED(3);
 800be56:	2003      	movs	r0, #3
 800be58:	f003 f896 	bl	800ef88 <ChangeLED>
	//HAL_Delay(500);

	//IT_mode = WRITINGFREE;
	IT_mode = EXPLORE;
 800be5c:	4b21      	ldr	r3, [pc, #132]	; (800bee4 <Debug+0xfc>)
 800be5e:	2206      	movs	r2, #6
 800be60:	601a      	str	r2, [r3, #0]
		printf("%f, %f, %f, %f\r\n", Photo[FL], Photo[FR], Photo[FL] - Photo[FR],Photo[FL] + Photo[FR] );
	}
	PIDChangeFlag(F_WALL_PID, 0);
#endif
#if 1 //
	ExploreVelocity = 135;
 800be62:	4b1f      	ldr	r3, [pc, #124]	; (800bee0 <Debug+0xf8>)
 800be64:	4a20      	ldr	r2, [pc, #128]	; (800bee8 <Debug+0x100>)
 800be66:	601a      	str	r2, [r3, #0]
	Pos.Dir = front;
 800be68:	4b20      	ldr	r3, [pc, #128]	; (800beec <Debug+0x104>)
 800be6a:	2200      	movs	r2, #0
 800be6c:	709a      	strb	r2, [r3, #2]
	Accel(61.75,ExploreVelocity);
 800be6e:	4b1c      	ldr	r3, [pc, #112]	; (800bee0 <Debug+0xf8>)
 800be70:	edd3 7a00 	vldr	s15, [r3]
 800be74:	eef0 0a67 	vmov.f32	s1, s15
 800be78:	ed9f 0a1d 	vldr	s0, [pc, #116]	; 800bef0 <Debug+0x108>
 800be7c:	f7fe f8bc 	bl	8009ff8 <Accel>
	for(int i=0; i < 1; i++)
 800be80:	2300      	movs	r3, #0
 800be82:	607b      	str	r3, [r7, #4]
 800be84:	e015      	b.n	800beb2 <Debug+0xca>
	{
		Pos.Dir = front;
 800be86:	4b19      	ldr	r3, [pc, #100]	; (800beec <Debug+0x104>)
 800be88:	2200      	movs	r2, #0
 800be8a:	709a      	strb	r2, [r3, #2]
		GoStraight(90, ExploreVelocity, AddVelocity);
 800be8c:	4b14      	ldr	r3, [pc, #80]	; (800bee0 <Debug+0xf8>)
 800be8e:	edd3 7a00 	vldr	s15, [r3]
 800be92:	4b18      	ldr	r3, [pc, #96]	; (800bef4 <Debug+0x10c>)
 800be94:	ed93 7a00 	vldr	s14, [r3]
 800be98:	eeb0 1a47 	vmov.f32	s2, s14
 800be9c:	eef0 0a67 	vmov.f32	s1, s15
 800bea0:	ed9f 0a15 	vldr	s0, [pc, #84]	; 800bef8 <Debug+0x110>
 800bea4:	f7fe fbdc 	bl	800a660 <GoStraight>
		//Pos.Dir = right;
		SlalomRight();
 800bea8:	f7fd fcde 	bl	8009868 <SlalomRight>
	for(int i=0; i < 1; i++)
 800beac:	687b      	ldr	r3, [r7, #4]
 800beae:	3301      	adds	r3, #1
 800beb0:	607b      	str	r3, [r7, #4]
 800beb2:	687b      	ldr	r3, [r7, #4]
 800beb4:	2b00      	cmp	r3, #0
 800beb6:	dde6      	ble.n	800be86 <Debug+0x9e>

	}
	Pos.Dir = front;
 800beb8:	4b0c      	ldr	r3, [pc, #48]	; (800beec <Debug+0x104>)
 800beba:	2200      	movs	r2, #0
 800bebc:	709a      	strb	r2, [r3, #2]
	//Decel(45,0);
	TargetVelocity[BODY] = 0;
 800bebe:	4b0f      	ldr	r3, [pc, #60]	; (800befc <Debug+0x114>)
 800bec0:	f04f 0200 	mov.w	r2, #0
 800bec4:	609a      	str	r2, [r3, #8]
	HAL_Delay(1000);
 800bec6:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800beca:	f004 f939 	bl	8010140 <HAL_Delay>
	while(1)
	{
		printf("SL:%f, SR:%f, FL:%f, FR:%f\r\n",Photo[SL],Photo[SR],Photo[FL],Photo[FR]);
	}
#endif
}
 800bece:	bf00      	nop
 800bed0:	3708      	adds	r7, #8
 800bed2:	46bd      	mov	sp, r7
 800bed4:	bd80      	pop	{r7, pc}
 800bed6:	bf00      	nop
 800bed8:	20000518 	.word	0x20000518
 800bedc:	0801a23c 	.word	0x0801a23c
 800bee0:	20000768 	.word	0x20000768
 800bee4:	200004dc 	.word	0x200004dc
 800bee8:	43070000 	.word	0x43070000
 800beec:	20000000 	.word	0x20000000
 800bef0:	42770000 	.word	0x42770000
 800bef4:	200004f4 	.word	0x200004f4
 800bef8:	42b40000 	.word	0x42b40000
 800befc:	200004e8 	.word	0x200004e8

0800bf00 <ParameterSetting>:
void ParameterSetting()
{
 800bf00:	b580      	push	{r7, lr}
 800bf02:	af00      	add	r7, sp, #0
	Load_Gain();
 800bf04:	f003 fb1c 	bl	800f540 <Load_Gain>
	Change_Gain();
 800bf08:	f003 fbd6 	bl	800f6b8 <Change_Gain>

}
 800bf0c:	bf00      	nop
 800bf0e:	bd80      	pop	{r7, pc}

0800bf10 <GainTestRWall>:
	{
		TargetVelocity[BODY] = 300;
	}
}
void GainTestRWall()
{
 800bf10:	b580      	push	{r7, lr}
 800bf12:	af00      	add	r7, sp, #0
	IT_mode = EXPLORE;
 800bf14:	4b18      	ldr	r3, [pc, #96]	; (800bf78 <GainTestRWall+0x68>)
 800bf16:	2206      	movs	r2, #6
 800bf18:	601a      	str	r2, [r3, #0]
	InitExplore();
 800bf1a:	f7ff fe07 	bl	800bb2c <InitExplore>
	InitPosition();
 800bf1e:	f7fc ff6b 	bl	8008df8 <InitPosition>
	wall_init();
 800bf22:	f7ff fa25 	bl	800b370 <wall_init>
	TotalPulse[RIGHT] = 0;
 800bf26:	4b15      	ldr	r3, [pc, #84]	; (800bf7c <GainTestRWall+0x6c>)
 800bf28:	2200      	movs	r2, #0
 800bf2a:	605a      	str	r2, [r3, #4]
	TotalPulse[LEFT] = 0;
 800bf2c:	4b13      	ldr	r3, [pc, #76]	; (800bf7c <GainTestRWall+0x6c>)
 800bf2e:	2200      	movs	r2, #0
 800bf30:	601a      	str	r2, [r3, #0]
	TotalPulse[BODY] = 0;
 800bf32:	4b12      	ldr	r3, [pc, #72]	; (800bf7c <GainTestRWall+0x6c>)
 800bf34:	2200      	movs	r2, #0
 800bf36:	609a      	str	r2, [r3, #8]

	PIDChangeFlag(L_VELO_PID, 1);
 800bf38:	2101      	movs	r1, #1
 800bf3a:	2004      	movs	r0, #4
 800bf3c:	f003 fdbc 	bl	800fab8 <PIDChangeFlag>
	PIDChangeFlag(R_VELO_PID, 1);
 800bf40:	2101      	movs	r1, #1
 800bf42:	2005      	movs	r0, #5
 800bf44:	f003 fdb8 	bl	800fab8 <PIDChangeFlag>
	//PIDChangeFlagStraight(R_WALL_PID);
	PIDChangeFlag(D_WALL_PID, 0);
 800bf48:	2100      	movs	r1, #0
 800bf4a:	2001      	movs	r0, #1
 800bf4c:	f003 fdb4 	bl	800fab8 <PIDChangeFlag>
	PIDChangeFlag(L_WALL_PID, 0);
 800bf50:	2100      	movs	r1, #0
 800bf52:	2002      	movs	r0, #2
 800bf54:	f003 fdb0 	bl	800fab8 <PIDChangeFlag>
	PIDChangeFlag(R_WALL_PID, 1);
 800bf58:	2101      	movs	r1, #1
 800bf5a:	2003      	movs	r0, #3
 800bf5c:	f003 fdac 	bl	800fab8 <PIDChangeFlag>
	//PIDSetGain(D_WALL_PID, 10, 0, 0);
	ExploreVelocity=0;
 800bf60:	4b07      	ldr	r3, [pc, #28]	; (800bf80 <GainTestRWall+0x70>)
 800bf62:	f04f 0200 	mov.w	r2, #0
 800bf66:	601a      	str	r2, [r3, #0]
	ChangeLED(1);
 800bf68:	2001      	movs	r0, #1
 800bf6a:	f003 f80d 	bl	800ef88 <ChangeLED>
	while(1)
	{
		TargetVelocity[BODY] = 0;
 800bf6e:	4b05      	ldr	r3, [pc, #20]	; (800bf84 <GainTestRWall+0x74>)
 800bf70:	f04f 0200 	mov.w	r2, #0
 800bf74:	609a      	str	r2, [r3, #8]
 800bf76:	e7fa      	b.n	800bf6e <GainTestRWall+0x5e>
 800bf78:	200004dc 	.word	0x200004dc
 800bf7c:	20000518 	.word	0x20000518
 800bf80:	20000768 	.word	0x20000768
 800bf84:	200004e8 	.word	0x200004e8

0800bf88 <GainTestDWall>:

	}
}
void GainTestDWall()
{
 800bf88:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800bf8c:	b086      	sub	sp, #24
 800bf8e:	af06      	add	r7, sp, #24
	IT_mode = EXPLORE;
 800bf90:	4b2c      	ldr	r3, [pc, #176]	; (800c044 <GainTestDWall+0xbc>)
 800bf92:	2206      	movs	r2, #6
 800bf94:	601a      	str	r2, [r3, #0]
	InitExplore();
 800bf96:	f7ff fdc9 	bl	800bb2c <InitExplore>
	InitPosition();
 800bf9a:	f7fc ff2d 	bl	8008df8 <InitPosition>
	wall_init();
 800bf9e:	f7ff f9e7 	bl	800b370 <wall_init>
	TotalPulse[RIGHT] = 0;
 800bfa2:	4b29      	ldr	r3, [pc, #164]	; (800c048 <GainTestDWall+0xc0>)
 800bfa4:	2200      	movs	r2, #0
 800bfa6:	605a      	str	r2, [r3, #4]
	TotalPulse[LEFT] = 0;
 800bfa8:	4b27      	ldr	r3, [pc, #156]	; (800c048 <GainTestDWall+0xc0>)
 800bfaa:	2200      	movs	r2, #0
 800bfac:	601a      	str	r2, [r3, #0]
	TotalPulse[BODY] = 0;
 800bfae:	4b26      	ldr	r3, [pc, #152]	; (800c048 <GainTestDWall+0xc0>)
 800bfb0:	2200      	movs	r2, #0
 800bfb2:	609a      	str	r2, [r3, #8]

	PIDChangeFlag(L_VELO_PID, 1);
 800bfb4:	2101      	movs	r1, #1
 800bfb6:	2004      	movs	r0, #4
 800bfb8:	f003 fd7e 	bl	800fab8 <PIDChangeFlag>
	PIDChangeFlag(R_VELO_PID, 1);
 800bfbc:	2101      	movs	r1, #1
 800bfbe:	2005      	movs	r0, #5
 800bfc0:	f003 fd7a 	bl	800fab8 <PIDChangeFlag>
	//PIDChangeFlagStraight(D_WALL_PID);
	PIDChangeFlag(D_WALL_PID, 1);
 800bfc4:	2101      	movs	r1, #1
 800bfc6:	2001      	movs	r0, #1
 800bfc8:	f003 fd76 	bl	800fab8 <PIDChangeFlag>
	PIDChangeFlag(L_WALL_PID, 0);
 800bfcc:	2100      	movs	r1, #0
 800bfce:	2002      	movs	r0, #2
 800bfd0:	f003 fd72 	bl	800fab8 <PIDChangeFlag>
	PIDChangeFlag(R_WALL_PID, 0);
 800bfd4:	2100      	movs	r1, #0
 800bfd6:	2003      	movs	r0, #3
 800bfd8:	f003 fd6e 	bl	800fab8 <PIDChangeFlag>
	//PIDSetGain(D_WALL_PID, 10, 0, 0);
	ExploreVelocity=0;
 800bfdc:	4b1b      	ldr	r3, [pc, #108]	; (800c04c <GainTestDWall+0xc4>)
 800bfde:	f04f 0200 	mov.w	r2, #0
 800bfe2:	601a      	str	r2, [r3, #0]
	ChangeLED(2);
 800bfe4:	2002      	movs	r0, #2
 800bfe6:	f002 ffcf 	bl	800ef88 <ChangeLED>
	while(1)
	{
		TargetVelocity[BODY] = 0;
 800bfea:	4b19      	ldr	r3, [pc, #100]	; (800c050 <GainTestDWall+0xc8>)
 800bfec:	f04f 0200 	mov.w	r2, #0
 800bff0:	609a      	str	r2, [r3, #8]
		printf(": %f,: %f,: %f,: %f\r\n",Photo[FL],Photo[FR],Photo[SL],Photo[SR]);
 800bff2:	4b18      	ldr	r3, [pc, #96]	; (800c054 <GainTestDWall+0xcc>)
 800bff4:	681b      	ldr	r3, [r3, #0]
 800bff6:	4618      	mov	r0, r3
 800bff8:	f7fc f9de 	bl	80083b8 <__aeabi_f2d>
 800bffc:	4682      	mov	sl, r0
 800bffe:	468b      	mov	fp, r1
 800c000:	4b14      	ldr	r3, [pc, #80]	; (800c054 <GainTestDWall+0xcc>)
 800c002:	68db      	ldr	r3, [r3, #12]
 800c004:	4618      	mov	r0, r3
 800c006:	f7fc f9d7 	bl	80083b8 <__aeabi_f2d>
 800c00a:	4604      	mov	r4, r0
 800c00c:	460d      	mov	r5, r1
 800c00e:	4b11      	ldr	r3, [pc, #68]	; (800c054 <GainTestDWall+0xcc>)
 800c010:	689b      	ldr	r3, [r3, #8]
 800c012:	4618      	mov	r0, r3
 800c014:	f7fc f9d0 	bl	80083b8 <__aeabi_f2d>
 800c018:	4680      	mov	r8, r0
 800c01a:	4689      	mov	r9, r1
 800c01c:	4b0d      	ldr	r3, [pc, #52]	; (800c054 <GainTestDWall+0xcc>)
 800c01e:	685b      	ldr	r3, [r3, #4]
 800c020:	4618      	mov	r0, r3
 800c022:	f7fc f9c9 	bl	80083b8 <__aeabi_f2d>
 800c026:	4602      	mov	r2, r0
 800c028:	460b      	mov	r3, r1
 800c02a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800c02e:	e9cd 8902 	strd	r8, r9, [sp, #8]
 800c032:	e9cd 4500 	strd	r4, r5, [sp]
 800c036:	4652      	mov	r2, sl
 800c038:	465b      	mov	r3, fp
 800c03a:	4807      	ldr	r0, [pc, #28]	; (800c058 <GainTestDWall+0xd0>)
 800c03c:	f009 feee 	bl	8015e1c <iprintf>
		TargetVelocity[BODY] = 0;
 800c040:	e7d3      	b.n	800bfea <GainTestDWall+0x62>
 800c042:	bf00      	nop
 800c044:	200004dc 	.word	0x200004dc
 800c048:	20000518 	.word	0x20000518
 800c04c:	20000768 	.word	0x20000768
 800c050:	200004e8 	.word	0x200004e8
 800c054:	20000558 	.word	0x20000558
 800c058:	0801a270 	.word	0x0801a270

0800c05c <GainTestAVelo>:
	}
}

void GainTestAVelo()
{
 800c05c:	b580      	push	{r7, lr}
 800c05e:	af00      	add	r7, sp, #0
	IT_mode = EXPLORE;
 800c060:	4b1a      	ldr	r3, [pc, #104]	; (800c0cc <GainTestAVelo+0x70>)
 800c062:	2206      	movs	r2, #6
 800c064:	601a      	str	r2, [r3, #0]
	InitExplore();
 800c066:	f7ff fd61 	bl	800bb2c <InitExplore>
	InitPosition();
 800c06a:	f7fc fec5 	bl	8008df8 <InitPosition>
	wall_init();
 800c06e:	f7ff f97f 	bl	800b370 <wall_init>
	TotalPulse[RIGHT] = 0;
 800c072:	4b17      	ldr	r3, [pc, #92]	; (800c0d0 <GainTestAVelo+0x74>)
 800c074:	2200      	movs	r2, #0
 800c076:	605a      	str	r2, [r3, #4]
	TotalPulse[LEFT] = 0;
 800c078:	4b15      	ldr	r3, [pc, #84]	; (800c0d0 <GainTestAVelo+0x74>)
 800c07a:	2200      	movs	r2, #0
 800c07c:	601a      	str	r2, [r3, #0]
	TotalPulse[BODY] = 0;
 800c07e:	4b14      	ldr	r3, [pc, #80]	; (800c0d0 <GainTestAVelo+0x74>)
 800c080:	2200      	movs	r2, #0
 800c082:	609a      	str	r2, [r3, #8]

	PIDChangeFlag(L_VELO_PID, 1);
 800c084:	2101      	movs	r1, #1
 800c086:	2004      	movs	r0, #4
 800c088:	f003 fd16 	bl	800fab8 <PIDChangeFlag>
	PIDChangeFlag(R_VELO_PID, 1);
 800c08c:	2101      	movs	r1, #1
 800c08e:	2005      	movs	r0, #5
 800c090:	f003 fd12 	bl	800fab8 <PIDChangeFlag>
	//PIDChangeFlagStraight(A_VELO_PID);
	PIDChangeFlag(A_VELO_PID, 1);
 800c094:	2101      	movs	r1, #1
 800c096:	2000      	movs	r0, #0
 800c098:	f003 fd0e 	bl	800fab8 <PIDChangeFlag>
	PIDChangeFlag(D_WALL_PID, 0);
 800c09c:	2100      	movs	r1, #0
 800c09e:	2001      	movs	r0, #1
 800c0a0:	f003 fd0a 	bl	800fab8 <PIDChangeFlag>
	PIDChangeFlag(L_WALL_PID, 0);
 800c0a4:	2100      	movs	r1, #0
 800c0a6:	2002      	movs	r0, #2
 800c0a8:	f003 fd06 	bl	800fab8 <PIDChangeFlag>
	PIDChangeFlag(R_WALL_PID, 0);
 800c0ac:	2100      	movs	r1, #0
 800c0ae:	2003      	movs	r0, #3
 800c0b0:	f003 fd02 	bl	800fab8 <PIDChangeFlag>
	//PIDSetGain(D_WALL_PID, 10, 0, 0);
	ExploreVelocity=0;
 800c0b4:	4b07      	ldr	r3, [pc, #28]	; (800c0d4 <GainTestAVelo+0x78>)
 800c0b6:	f04f 0200 	mov.w	r2, #0
 800c0ba:	601a      	str	r2, [r3, #0]
	ChangeLED(5);
 800c0bc:	2005      	movs	r0, #5
 800c0be:	f002 ff63 	bl	800ef88 <ChangeLED>
	while(1)
	{
		TargetVelocity[BODY] = 0;
 800c0c2:	4b05      	ldr	r3, [pc, #20]	; (800c0d8 <GainTestAVelo+0x7c>)
 800c0c4:	f04f 0200 	mov.w	r2, #0
 800c0c8:	609a      	str	r2, [r3, #8]
 800c0ca:	e7fa      	b.n	800c0c2 <GainTestAVelo+0x66>
 800c0cc:	200004dc 	.word	0x200004dc
 800c0d0:	20000518 	.word	0x20000518
 800c0d4:	20000768 	.word	0x20000768
 800c0d8:	200004e8 	.word	0x200004e8

0800c0dc <WritingFree>:
		//printf("%f, %f\r\n", AngularV, Angle);

	}
}
void WritingFree()
{
 800c0dc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800c0e0:	b08a      	sub	sp, #40	; 0x28
 800c0e2:	af08      	add	r7, sp, #32
	IT_mode = WRITINGFREE;
 800c0e4:	4b3c      	ldr	r3, [pc, #240]	; (800c1d8 <WritingFree+0xfc>)
 800c0e6:	2207      	movs	r2, #7
 800c0e8:	601a      	str	r2, [r3, #0]

	InitExplore();
 800c0ea:	f7ff fd1f 	bl	800bb2c <InitExplore>

	printf("3\r\n");
 800c0ee:	483b      	ldr	r0, [pc, #236]	; (800c1dc <WritingFree+0x100>)
 800c0f0:	f009 ff08 	bl	8015f04 <puts>

	InitPosition();
 800c0f4:	f7fc fe80 	bl	8008df8 <InitPosition>

	wall_init();
 800c0f8:	f7ff f93a 	bl	800b370 <wall_init>
	printf("4\r\n");
 800c0fc:	4838      	ldr	r0, [pc, #224]	; (800c1e0 <WritingFree+0x104>)
 800c0fe:	f009 ff01 	bl	8015f04 <puts>

	TotalPulse[RIGHT] = 0;
 800c102:	4b38      	ldr	r3, [pc, #224]	; (800c1e4 <WritingFree+0x108>)
 800c104:	2200      	movs	r2, #0
 800c106:	605a      	str	r2, [r3, #4]
	TotalPulse[LEFT] = 0;
 800c108:	4b36      	ldr	r3, [pc, #216]	; (800c1e4 <WritingFree+0x108>)
 800c10a:	2200      	movs	r2, #0
 800c10c:	601a      	str	r2, [r3, #0]
	TotalPulse[BODY] = 0;
 800c10e:	4b35      	ldr	r3, [pc, #212]	; (800c1e4 <WritingFree+0x108>)
 800c110:	2200      	movs	r2, #0
 800c112:	609a      	str	r2, [r3, #8]

	PIDChangeFlag(L_VELO_PID, 1);
 800c114:	2101      	movs	r1, #1
 800c116:	2004      	movs	r0, #4
 800c118:	f003 fcce 	bl	800fab8 <PIDChangeFlag>
	PIDChangeFlag(R_VELO_PID, 1);
 800c11c:	2101      	movs	r1, #1
 800c11e:	2005      	movs	r0, #5
 800c120:	f003 fcca 	bl	800fab8 <PIDChangeFlag>

	//PIDChangeFlagStraight(N_WALL_PID);
	PIDChangeFlag(D_WALL_PID, 0);
 800c124:	2100      	movs	r1, #0
 800c126:	2001      	movs	r0, #1
 800c128:	f003 fcc6 	bl	800fab8 <PIDChangeFlag>
	PIDChangeFlag(L_WALL_PID, 0);
 800c12c:	2100      	movs	r1, #0
 800c12e:	2002      	movs	r0, #2
 800c130:	f003 fcc2 	bl	800fab8 <PIDChangeFlag>
	PIDChangeFlag(R_WALL_PID, 0);
 800c134:	2100      	movs	r1, #0
 800c136:	2003      	movs	r0, #3
 800c138:	f003 fcbe 	bl	800fab8 <PIDChangeFlag>
	//PIDSetGain(D_WALL_PID, 10, 0, 0);
	ExploreVelocity=0;
 800c13c:	4b2a      	ldr	r3, [pc, #168]	; (800c1e8 <WritingFree+0x10c>)
 800c13e:	f04f 0200 	mov.w	r2, #0
 800c142:	601a      	str	r2, [r3, #0]
	ChangeLED(7);
 800c144:	2007      	movs	r0, #7
 800c146:	f002 ff1f 	bl	800ef88 <ChangeLED>
#else
	while(1)
	{
//		ExploreVelocity=300;
//		GoStraight(9000, ExploreVelocity, 0);
		TargetVelocity[BODY] = 0;
 800c14a:	4b28      	ldr	r3, [pc, #160]	; (800c1ec <WritingFree+0x110>)
 800c14c:	f04f 0200 	mov.w	r2, #0
 800c150:	609a      	str	r2, [r3, #8]


		printf("%f, %f, %f, %f, %f\r\n",ZGyro, Photo[FL],Photo[FR],Photo[FL]+Photo[FR],(Photo[FL]+Photo[FR])/2);//
 800c152:	4b27      	ldr	r3, [pc, #156]	; (800c1f0 <WritingFree+0x114>)
 800c154:	681b      	ldr	r3, [r3, #0]
 800c156:	4618      	mov	r0, r3
 800c158:	f7fc f92e 	bl	80083b8 <__aeabi_f2d>
 800c15c:	e9c7 0100 	strd	r0, r1, [r7]
 800c160:	4b24      	ldr	r3, [pc, #144]	; (800c1f4 <WritingFree+0x118>)
 800c162:	681b      	ldr	r3, [r3, #0]
 800c164:	4618      	mov	r0, r3
 800c166:	f7fc f927 	bl	80083b8 <__aeabi_f2d>
 800c16a:	4604      	mov	r4, r0
 800c16c:	460d      	mov	r5, r1
 800c16e:	4b21      	ldr	r3, [pc, #132]	; (800c1f4 <WritingFree+0x118>)
 800c170:	68db      	ldr	r3, [r3, #12]
 800c172:	4618      	mov	r0, r3
 800c174:	f7fc f920 	bl	80083b8 <__aeabi_f2d>
 800c178:	4680      	mov	r8, r0
 800c17a:	4689      	mov	r9, r1
 800c17c:	4b1d      	ldr	r3, [pc, #116]	; (800c1f4 <WritingFree+0x118>)
 800c17e:	ed93 7a00 	vldr	s14, [r3]
 800c182:	4b1c      	ldr	r3, [pc, #112]	; (800c1f4 <WritingFree+0x118>)
 800c184:	edd3 7a03 	vldr	s15, [r3, #12]
 800c188:	ee77 7a27 	vadd.f32	s15, s14, s15
 800c18c:	ee17 0a90 	vmov	r0, s15
 800c190:	f7fc f912 	bl	80083b8 <__aeabi_f2d>
 800c194:	4682      	mov	sl, r0
 800c196:	468b      	mov	fp, r1
 800c198:	4b16      	ldr	r3, [pc, #88]	; (800c1f4 <WritingFree+0x118>)
 800c19a:	ed93 7a00 	vldr	s14, [r3]
 800c19e:	4b15      	ldr	r3, [pc, #84]	; (800c1f4 <WritingFree+0x118>)
 800c1a0:	edd3 7a03 	vldr	s15, [r3, #12]
 800c1a4:	ee77 7a27 	vadd.f32	s15, s14, s15
 800c1a8:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 800c1ac:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800c1b0:	ee16 0a90 	vmov	r0, s13
 800c1b4:	f7fc f900 	bl	80083b8 <__aeabi_f2d>
 800c1b8:	4602      	mov	r2, r0
 800c1ba:	460b      	mov	r3, r1
 800c1bc:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800c1c0:	e9cd ab04 	strd	sl, fp, [sp, #16]
 800c1c4:	e9cd 8902 	strd	r8, r9, [sp, #8]
 800c1c8:	e9cd 4500 	strd	r4, r5, [sp]
 800c1cc:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c1d0:	4809      	ldr	r0, [pc, #36]	; (800c1f8 <WritingFree+0x11c>)
 800c1d2:	f009 fe23 	bl	8015e1c <iprintf>
		TargetVelocity[BODY] = 0;
 800c1d6:	e7b8      	b.n	800c14a <WritingFree+0x6e>
 800c1d8:	200004dc 	.word	0x200004dc
 800c1dc:	0801a2a0 	.word	0x0801a2a0
 800c1e0:	0801a2a4 	.word	0x0801a2a4
 800c1e4:	20000518 	.word	0x20000518
 800c1e8:	20000768 	.word	0x20000768
 800c1ec:	200004e8 	.word	0x200004e8
 800c1f0:	200002d0 	.word	0x200002d0
 800c1f4:	20000558 	.word	0x20000558
 800c1f8:	0801a2a8 	.word	0x0801a2a8

0800c1fc <FastestRun>:
	}
	//
}

void FastestRun()
{
 800c1fc:	b580      	push	{r7, lr}
 800c1fe:	b084      	sub	sp, #16
 800c200:	af02      	add	r7, sp, #8
	IT_mode = EXPLORE;
 800c202:	4b75      	ldr	r3, [pc, #468]	; (800c3d8 <FastestRun+0x1dc>)
 800c204:	2206      	movs	r2, #6
 800c206:	601a      	str	r2, [r3, #0]
	//IT_mode = WRITINGFREE;
	//
	HAL_Delay(250);
 800c208:	20fa      	movs	r0, #250	; 0xfa
 800c20a:	f003 ff99 	bl	8010140 <HAL_Delay>
	Photo[FR] = 0;
 800c20e:	4b73      	ldr	r3, [pc, #460]	; (800c3dc <FastestRun+0x1e0>)
 800c210:	f04f 0200 	mov.w	r2, #0
 800c214:	60da      	str	r2, [r3, #12]
	  int8_t mode=1;
 800c216:	2301      	movs	r3, #1
 800c218:	71bb      	strb	r3, [r7, #6]
	  printf("mode : %d\r\n", mode);
 800c21a:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800c21e:	4619      	mov	r1, r3
 800c220:	486f      	ldr	r0, [pc, #444]	; (800c3e0 <FastestRun+0x1e4>)
 800c222:	f009 fdfb 	bl	8015e1c <iprintf>
	  ModeSelect( 1, 2, &mode);
 800c226:	1dbb      	adds	r3, r7, #6
 800c228:	461a      	mov	r2, r3
 800c22a:	2102      	movs	r1, #2
 800c22c:	2001      	movs	r0, #1
 800c22e:	f003 fe5d 	bl	800feec <ModeSelect>
	  Signal( mode );
 800c232:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800c236:	4618      	mov	r0, r3
 800c238:	f003 fde0 	bl	800fdfc <Signal>
	  printf("Switch\r\n");
 800c23c:	4869      	ldr	r0, [pc, #420]	; (800c3e4 <FastestRun+0x1e8>)
 800c23e:	f009 fe61 	bl	8015f04 <puts>

		HAL_Delay(250);
 800c242:	20fa      	movs	r0, #250	; 0xfa
 800c244:	f003 ff7c 	bl	8010140 <HAL_Delay>
		Photo[FR] = 0;
 800c248:	4b64      	ldr	r3, [pc, #400]	; (800c3dc <FastestRun+0x1e0>)
 800c24a:	f04f 0200 	mov.w	r2, #0
 800c24e:	60da      	str	r2, [r3, #12]
		  int8_t mode2=1;
 800c250:	2301      	movs	r3, #1
 800c252:	717b      	strb	r3, [r7, #5]
		  printf("mode : %d\r\n", mode2);
 800c254:	f997 3005 	ldrsb.w	r3, [r7, #5]
 800c258:	4619      	mov	r1, r3
 800c25a:	4861      	ldr	r0, [pc, #388]	; (800c3e0 <FastestRun+0x1e4>)
 800c25c:	f009 fdde 	bl	8015e1c <iprintf>
		  ModeSelect( 1, 4, &mode2);
 800c260:	1d7b      	adds	r3, r7, #5
 800c262:	461a      	mov	r2, r3
 800c264:	2104      	movs	r1, #4
 800c266:	2001      	movs	r0, #1
 800c268:	f003 fe40 	bl	800feec <ModeSelect>
		  Signal( mode2 );
 800c26c:	f997 3005 	ldrsb.w	r3, [r7, #5]
 800c270:	4618      	mov	r0, r3
 800c272:	f003 fdc3 	bl	800fdfc <Signal>
		  printf("Switch\r\n");
 800c276:	485b      	ldr	r0, [pc, #364]	; (800c3e4 <FastestRun+0x1e8>)
 800c278:	f009 fe44 	bl	8015f04 <puts>

	InitFastest();
 800c27c:	f7ff fd18 	bl	800bcb0 <InitFastest>
	InitPosition();
 800c280:	f7fc fdba 	bl	8008df8 <InitPosition>


	wall_init();
 800c284:	f7ff f874 	bl	800b370 <wall_init>

	TotalPulse[RIGHT] = 0;
 800c288:	4b57      	ldr	r3, [pc, #348]	; (800c3e8 <FastestRun+0x1ec>)
 800c28a:	2200      	movs	r2, #0
 800c28c:	605a      	str	r2, [r3, #4]
	TotalPulse[LEFT] = 0;
 800c28e:	4b56      	ldr	r3, [pc, #344]	; (800c3e8 <FastestRun+0x1ec>)
 800c290:	2200      	movs	r2, #0
 800c292:	601a      	str	r2, [r3, #0]
	TotalPulse[BODY] = 0;
 800c294:	4b54      	ldr	r3, [pc, #336]	; (800c3e8 <FastestRun+0x1ec>)
 800c296:	2200      	movs	r2, #0
 800c298:	609a      	str	r2, [r3, #8]

	PIDChangeFlag(L_VELO_PID, 1);
 800c29a:	2101      	movs	r1, #1
 800c29c:	2004      	movs	r0, #4
 800c29e:	f003 fc0b 	bl	800fab8 <PIDChangeFlag>
	PIDChangeFlag(R_VELO_PID, 1);
 800c2a2:	2101      	movs	r1, #1
 800c2a4:	2005      	movs	r0, #5
 800c2a6:	f003 fc07 	bl	800fab8 <PIDChangeFlag>
	printf(": BODY %d, LEFT %d, RIGHT %d\r\n",TotalPulse[BODY],TotalPulse[LEFT],TotalPulse[RIGHT]);
 800c2aa:	4b4f      	ldr	r3, [pc, #316]	; (800c3e8 <FastestRun+0x1ec>)
 800c2ac:	6899      	ldr	r1, [r3, #8]
 800c2ae:	4b4e      	ldr	r3, [pc, #312]	; (800c3e8 <FastestRun+0x1ec>)
 800c2b0:	681a      	ldr	r2, [r3, #0]
 800c2b2:	4b4d      	ldr	r3, [pc, #308]	; (800c3e8 <FastestRun+0x1ec>)
 800c2b4:	685b      	ldr	r3, [r3, #4]
 800c2b6:	484d      	ldr	r0, [pc, #308]	; (800c3ec <FastestRun+0x1f0>)
 800c2b8:	f009 fdb0 	bl	8015e1c <iprintf>
	//PIDChangeFlagStraight(N_WALL_PID);
	PIDChangeFlag(D_WALL_PID, 0);
 800c2bc:	2100      	movs	r1, #0
 800c2be:	2001      	movs	r0, #1
 800c2c0:	f003 fbfa 	bl	800fab8 <PIDChangeFlag>
	PIDChangeFlag(L_WALL_PID, 0);
 800c2c4:	2100      	movs	r1, #0
 800c2c6:	2002      	movs	r0, #2
 800c2c8:	f003 fbf6 	bl	800fab8 <PIDChangeFlag>
	PIDChangeFlag(R_WALL_PID, 0);
 800c2cc:	2100      	movs	r1, #0
 800c2ce:	2003      	movs	r0, #3
 800c2d0:	f003 fbf2 	bl	800fab8 <PIDChangeFlag>
	//PIDSetGain(D_WALL_PID, 10, 0, 0);

	char turn_mode;
	if(mode == 1)
 800c2d4:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800c2d8:	2b01      	cmp	r3, #1
 800c2da:	d105      	bne.n	800c2e8 <FastestRun+0xec>
	{
		ExploreVelocity = 400;
 800c2dc:	4b44      	ldr	r3, [pc, #272]	; (800c3f0 <FastestRun+0x1f4>)
 800c2de:	4a45      	ldr	r2, [pc, #276]	; (800c3f4 <FastestRun+0x1f8>)
 800c2e0:	601a      	str	r2, [r3, #0]
		turn_mode = 'T';
 800c2e2:	2354      	movs	r3, #84	; 0x54
 800c2e4:	71fb      	strb	r3, [r7, #7]
 800c2e6:	e005      	b.n	800c2f4 <FastestRun+0xf8>
	}
	else if(mode == 2)
 800c2e8:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800c2ec:	2b02      	cmp	r3, #2
 800c2ee:	d101      	bne.n	800c2f4 <FastestRun+0xf8>
	{
		turn_mode = 'S';
 800c2f0:	2353      	movs	r3, #83	; 0x53
 800c2f2:	71fb      	strb	r3, [r7, #7]
	}

	switch(mode2)
 800c2f4:	f997 3005 	ldrsb.w	r3, [r7, #5]
 800c2f8:	3b01      	subs	r3, #1
 800c2fa:	2b03      	cmp	r3, #3
 800c2fc:	d84d      	bhi.n	800c39a <FastestRun+0x19e>
 800c2fe:	a201      	add	r2, pc, #4	; (adr r2, 800c304 <FastestRun+0x108>)
 800c300:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c304:	0800c315 	.word	0x0800c315
 800c308:	0800c341 	.word	0x0800c341
 800c30c:	0800c36d 	.word	0x0800c36d
 800c310:	0800c39b 	.word	0x0800c39b
	{
	case 1:
		ExploreVelocity=90;
 800c314:	4b36      	ldr	r3, [pc, #216]	; (800c3f0 <FastestRun+0x1f4>)
 800c316:	4a38      	ldr	r2, [pc, #224]	; (800c3f8 <FastestRun+0x1fc>)
 800c318:	601a      	str	r2, [r3, #0]
		//
		Sla.Pre = 9;
 800c31a:	4b38      	ldr	r3, [pc, #224]	; (800c3fc <FastestRun+0x200>)
 800c31c:	4a38      	ldr	r2, [pc, #224]	; (800c400 <FastestRun+0x204>)
 800c31e:	601a      	str	r2, [r3, #0]
		Sla.Fol = 13;
 800c320:	4b36      	ldr	r3, [pc, #216]	; (800c3fc <FastestRun+0x200>)
 800c322:	4a38      	ldr	r2, [pc, #224]	; (800c404 <FastestRun+0x208>)
 800c324:	605a      	str	r2, [r3, #4]
		Sla.Alpha = 0.014;
 800c326:	4b35      	ldr	r3, [pc, #212]	; (800c3fc <FastestRun+0x200>)
 800c328:	4a37      	ldr	r2, [pc, #220]	; (800c408 <FastestRun+0x20c>)
 800c32a:	609a      	str	r2, [r3, #8]
		Sla.Theta1 = 30;
 800c32c:	4b33      	ldr	r3, [pc, #204]	; (800c3fc <FastestRun+0x200>)
 800c32e:	4a37      	ldr	r2, [pc, #220]	; (800c40c <FastestRun+0x210>)
 800c330:	611a      	str	r2, [r3, #16]
		Sla.Theta2 = 60;
 800c332:	4b32      	ldr	r3, [pc, #200]	; (800c3fc <FastestRun+0x200>)
 800c334:	4a36      	ldr	r2, [pc, #216]	; (800c410 <FastestRun+0x214>)
 800c336:	615a      	str	r2, [r3, #20]
		Sla.Theta3 = 90;
 800c338:	4b30      	ldr	r3, [pc, #192]	; (800c3fc <FastestRun+0x200>)
 800c33a:	4a2f      	ldr	r2, [pc, #188]	; (800c3f8 <FastestRun+0x1fc>)
 800c33c:	619a      	str	r2, [r3, #24]
		break;
 800c33e:	e02c      	b.n	800c39a <FastestRun+0x19e>
	case 2:
		//
		ExploreVelocity=135;
 800c340:	4b2b      	ldr	r3, [pc, #172]	; (800c3f0 <FastestRun+0x1f4>)
 800c342:	4a34      	ldr	r2, [pc, #208]	; (800c414 <FastestRun+0x218>)
 800c344:	601a      	str	r2, [r3, #0]
		Sla.Pre = 5;
 800c346:	4b2d      	ldr	r3, [pc, #180]	; (800c3fc <FastestRun+0x200>)
 800c348:	4a33      	ldr	r2, [pc, #204]	; (800c418 <FastestRun+0x21c>)
 800c34a:	601a      	str	r2, [r3, #0]
		Sla.Fol = 5;
 800c34c:	4b2b      	ldr	r3, [pc, #172]	; (800c3fc <FastestRun+0x200>)
 800c34e:	4a32      	ldr	r2, [pc, #200]	; (800c418 <FastestRun+0x21c>)
 800c350:	605a      	str	r2, [r3, #4]
		Sla.Alpha = 0.0273;
 800c352:	4b2a      	ldr	r3, [pc, #168]	; (800c3fc <FastestRun+0x200>)
 800c354:	4a31      	ldr	r2, [pc, #196]	; (800c41c <FastestRun+0x220>)
 800c356:	609a      	str	r2, [r3, #8]
		Sla.Theta1 = 30;
 800c358:	4b28      	ldr	r3, [pc, #160]	; (800c3fc <FastestRun+0x200>)
 800c35a:	4a2c      	ldr	r2, [pc, #176]	; (800c40c <FastestRun+0x210>)
 800c35c:	611a      	str	r2, [r3, #16]
		Sla.Theta2 = 60;
 800c35e:	4b27      	ldr	r3, [pc, #156]	; (800c3fc <FastestRun+0x200>)
 800c360:	4a2b      	ldr	r2, [pc, #172]	; (800c410 <FastestRun+0x214>)
 800c362:	615a      	str	r2, [r3, #20]
		Sla.Theta3 = 90;
 800c364:	4b25      	ldr	r3, [pc, #148]	; (800c3fc <FastestRun+0x200>)
 800c366:	4a24      	ldr	r2, [pc, #144]	; (800c3f8 <FastestRun+0x1fc>)
 800c368:	619a      	str	r2, [r3, #24]
		break;
 800c36a:	e016      	b.n	800c39a <FastestRun+0x19e>
//		Sla.Fol = 10;
//		Sla.Alpha = 0.04478;
//		Sla.Theta1 = 30;
//		Sla.Theta2 = 60;
//		Sla.Theta3 = 90;
		ExploreVelocity=180;
 800c36c:	4b20      	ldr	r3, [pc, #128]	; (800c3f0 <FastestRun+0x1f4>)
 800c36e:	4a2c      	ldr	r2, [pc, #176]	; (800c420 <FastestRun+0x224>)
 800c370:	601a      	str	r2, [r3, #0]
		Sla.Pre = 2;
 800c372:	4b22      	ldr	r3, [pc, #136]	; (800c3fc <FastestRun+0x200>)
 800c374:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800c378:	601a      	str	r2, [r3, #0]
		Sla.Fol = 3.5;
 800c37a:	4b20      	ldr	r3, [pc, #128]	; (800c3fc <FastestRun+0x200>)
 800c37c:	4a29      	ldr	r2, [pc, #164]	; (800c424 <FastestRun+0x228>)
 800c37e:	605a      	str	r2, [r3, #4]
		Sla.Alpha = 0.04;
 800c380:	4b1e      	ldr	r3, [pc, #120]	; (800c3fc <FastestRun+0x200>)
 800c382:	4a29      	ldr	r2, [pc, #164]	; (800c428 <FastestRun+0x22c>)
 800c384:	609a      	str	r2, [r3, #8]
		Sla.Theta1 = 30;
 800c386:	4b1d      	ldr	r3, [pc, #116]	; (800c3fc <FastestRun+0x200>)
 800c388:	4a20      	ldr	r2, [pc, #128]	; (800c40c <FastestRun+0x210>)
 800c38a:	611a      	str	r2, [r3, #16]
		Sla.Theta2 = 60;
 800c38c:	4b1b      	ldr	r3, [pc, #108]	; (800c3fc <FastestRun+0x200>)
 800c38e:	4a20      	ldr	r2, [pc, #128]	; (800c410 <FastestRun+0x214>)
 800c390:	615a      	str	r2, [r3, #20]
		Sla.Theta3 = 90;
 800c392:	4b1a      	ldr	r3, [pc, #104]	; (800c3fc <FastestRun+0x200>)
 800c394:	4a18      	ldr	r2, [pc, #96]	; (800c3f8 <FastestRun+0x1fc>)
 800c396:	619a      	str	r2, [r3, #24]
		break;
 800c398:	bf00      	nop
//		Sla.Theta3 = 90;
		break;

	}

	ChangeLED(4);
 800c39a:	2004      	movs	r0, #4
 800c39c:	f002 fdf4 	bl	800ef88 <ChangeLED>


	//flash
	flash_copy_to_ram();
 800c3a0:	f7ff fb40 	bl	800ba24 <flash_copy_to_ram>
	//()

	//
	fast_run( X_GOAL_LESSER, Y_GOAL_LESSER,X_GOAL_LARGER,Y_GOAL_LARGER, turn_mode);
 800c3a4:	79fb      	ldrb	r3, [r7, #7]
 800c3a6:	9300      	str	r3, [sp, #0]
 800c3a8:	2304      	movs	r3, #4
 800c3aa:	2206      	movs	r2, #6
 800c3ac:	2103      	movs	r1, #3
 800c3ae:	2005      	movs	r0, #5
 800c3b0:	f000 ffe6 	bl	800d380 <fast_run>

	//
	Decel(45,0);
 800c3b4:	eddf 0a1d 	vldr	s1, [pc, #116]	; 800c42c <FastestRun+0x230>
 800c3b8:	ed9f 0a1d 	vldr	s0, [pc, #116]	; 800c430 <FastestRun+0x234>
 800c3bc:	f7fd fee4 	bl	800a188 <Decel>
	//
	Signal(7);
 800c3c0:	2007      	movs	r0, #7
 800c3c2:	f003 fd1b 	bl	800fdfc <Signal>

	while(1)
	{
		HAL_Delay(10*1000);
 800c3c6:	f242 7010 	movw	r0, #10000	; 0x2710
 800c3ca:	f003 feb9 	bl	8010140 <HAL_Delay>
		printf("\r\n");
 800c3ce:	4819      	ldr	r0, [pc, #100]	; (800c434 <FastestRun+0x238>)
 800c3d0:	f009 fd98 	bl	8015f04 <puts>
		HAL_Delay(10*1000);
 800c3d4:	e7f7      	b.n	800c3c6 <FastestRun+0x1ca>
 800c3d6:	bf00      	nop
 800c3d8:	200004dc 	.word	0x200004dc
 800c3dc:	20000558 	.word	0x20000558
 800c3e0:	0801a2c0 	.word	0x0801a2c0
 800c3e4:	0801a2cc 	.word	0x0801a2cc
 800c3e8:	20000518 	.word	0x20000518
 800c3ec:	0801a23c 	.word	0x0801a23c
 800c3f0:	20000768 	.word	0x20000768
 800c3f4:	43c80000 	.word	0x43c80000
 800c3f8:	42b40000 	.word	0x42b40000
 800c3fc:	20000530 	.word	0x20000530
 800c400:	41100000 	.word	0x41100000
 800c404:	41500000 	.word	0x41500000
 800c408:	3c656042 	.word	0x3c656042
 800c40c:	41f00000 	.word	0x41f00000
 800c410:	42700000 	.word	0x42700000
 800c414:	43070000 	.word	0x43070000
 800c418:	40a00000 	.word	0x40a00000
 800c41c:	3cdfa440 	.word	0x3cdfa440
 800c420:	43340000 	.word	0x43340000
 800c424:	40600000 	.word	0x40600000
 800c428:	3d23d70a 	.word	0x3d23d70a
 800c42c:	00000000 	.word	0x00000000
 800c430:	42340000 	.word	0x42340000
 800c434:	0801a2d4 	.word	0x0801a2d4

0800c438 <Explore>:
	}
}
void Explore()
{
 800c438:	b580      	push	{r7, lr}
 800c43a:	b082      	sub	sp, #8
 800c43c:	af00      	add	r7, sp, #0
	IT_mode = EXPLORE;
 800c43e:	4b8f      	ldr	r3, [pc, #572]	; (800c67c <Explore+0x244>)
 800c440:	2206      	movs	r2, #6
 800c442:	601a      	str	r2, [r3, #0]
	//IT_mode = WRITINGFREE;
	//70~6RAM
	//flashram
	//flashram

	HAL_Delay(100);
 800c444:	2064      	movs	r0, #100	; 0x64
 800c446:	f003 fe7b 	bl	8010140 <HAL_Delay>
	int8_t mode=1;
 800c44a:	2301      	movs	r3, #1
 800c44c:	71bb      	strb	r3, [r7, #6]
	ModeSelect( 1, 2, &mode);
 800c44e:	1dbb      	adds	r3, r7, #6
 800c450:	461a      	mov	r2, r3
 800c452:	2102      	movs	r1, #2
 800c454:	2001      	movs	r0, #1
 800c456:	f003 fd49 	bl	800feec <ModeSelect>
	Signal( mode );
 800c45a:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800c45e:	4618      	mov	r0, r3
 800c460:	f003 fccc 	bl	800fdfc <Signal>
	HAL_Delay(100);
 800c464:	2064      	movs	r0, #100	; 0x64
 800c466:	f003 fe6b 	bl	8010140 <HAL_Delay>

	int8_t mode2=1;
 800c46a:	2301      	movs	r3, #1
 800c46c:	717b      	strb	r3, [r7, #5]
	ModeSelect( 1, 4, &mode2);
 800c46e:	1d7b      	adds	r3, r7, #5
 800c470:	461a      	mov	r2, r3
 800c472:	2104      	movs	r1, #4
 800c474:	2001      	movs	r0, #1
 800c476:	f003 fd39 	bl	800feec <ModeSelect>
	Signal( mode2 );
 800c47a:	f997 3005 	ldrsb.w	r3, [r7, #5]
 800c47e:	4618      	mov	r0, r3
 800c480:	f003 fcbc 	bl	800fdfc <Signal>
	PhotoSwitch();
 800c484:	f003 fd10 	bl	800fea8 <PhotoSwitch>
	InitExplore();
 800c488:	f7ff fb50 	bl	800bb2c <InitExplore>
	InitPosition();
 800c48c:	f7fc fcb4 	bl	8008df8 <InitPosition>
	wall_init();
 800c490:	f7fe ff6e 	bl	800b370 <wall_init>

	TotalPulse[RIGHT] = 0;
 800c494:	4b7a      	ldr	r3, [pc, #488]	; (800c680 <Explore+0x248>)
 800c496:	2200      	movs	r2, #0
 800c498:	605a      	str	r2, [r3, #4]
	TotalPulse[LEFT] = 0;
 800c49a:	4b79      	ldr	r3, [pc, #484]	; (800c680 <Explore+0x248>)
 800c49c:	2200      	movs	r2, #0
 800c49e:	601a      	str	r2, [r3, #0]
	TotalPulse[BODY] = 0;
 800c4a0:	4b77      	ldr	r3, [pc, #476]	; (800c680 <Explore+0x248>)
 800c4a2:	2200      	movs	r2, #0
 800c4a4:	609a      	str	r2, [r3, #8]

	PIDChangeFlag(L_VELO_PID, 1);
 800c4a6:	2101      	movs	r1, #1
 800c4a8:	2004      	movs	r0, #4
 800c4aa:	f003 fb05 	bl	800fab8 <PIDChangeFlag>
	PIDChangeFlag(R_VELO_PID, 1);
 800c4ae:	2101      	movs	r1, #1
 800c4b0:	2005      	movs	r0, #5
 800c4b2:	f003 fb01 	bl	800fab8 <PIDChangeFlag>

	//PIDChangeFlagStraight(N_WALL_PID);
	PIDChangeFlag(D_WALL_PID, 0);
 800c4b6:	2100      	movs	r1, #0
 800c4b8:	2001      	movs	r0, #1
 800c4ba:	f003 fafd 	bl	800fab8 <PIDChangeFlag>
	PIDChangeFlag(L_WALL_PID, 0);
 800c4be:	2100      	movs	r1, #0
 800c4c0:	2002      	movs	r0, #2
 800c4c2:	f003 faf9 	bl	800fab8 <PIDChangeFlag>
	PIDChangeFlag(R_WALL_PID, 0);
 800c4c6:	2100      	movs	r1, #0
 800c4c8:	2003      	movs	r0, #3
 800c4ca:	f003 faf5 	bl	800fab8 <PIDChangeFlag>
	//PIDSetGain(D_WALL_PID, 10, 0, 0);

	ChangeLED(2);
 800c4ce:	2002      	movs	r0, #2
 800c4d0:	f002 fd5a 	bl	800ef88 <ChangeLED>

	//
	char turn_mode;
	if(mode == 1)
 800c4d4:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800c4d8:	2b01      	cmp	r3, #1
 800c4da:	d105      	bne.n	800c4e8 <Explore+0xb0>
	{
		turn_mode = 'T';
 800c4dc:	2354      	movs	r3, #84	; 0x54
 800c4de:	71fb      	strb	r3, [r7, #7]
		ExploreVelocity=300;
 800c4e0:	4b68      	ldr	r3, [pc, #416]	; (800c684 <Explore+0x24c>)
 800c4e2:	4a69      	ldr	r2, [pc, #420]	; (800c688 <Explore+0x250>)
 800c4e4:	601a      	str	r2, [r3, #0]
 800c4e6:	e005      	b.n	800c4f4 <Explore+0xbc>
	}
	else if(mode == 2)
 800c4e8:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800c4ec:	2b02      	cmp	r3, #2
 800c4ee:	d101      	bne.n	800c4f4 <Explore+0xbc>
	{
		turn_mode = 'S';
 800c4f0:	2353      	movs	r3, #83	; 0x53
 800c4f2:	71fb      	strb	r3, [r7, #7]
	}

	switch(mode2)
 800c4f4:	f997 3005 	ldrsb.w	r3, [r7, #5]
 800c4f8:	3b01      	subs	r3, #1
 800c4fa:	2b03      	cmp	r3, #3
 800c4fc:	d866      	bhi.n	800c5cc <Explore+0x194>
 800c4fe:	a201      	add	r2, pc, #4	; (adr r2, 800c504 <Explore+0xcc>)
 800c500:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c504:	0800c515 	.word	0x0800c515
 800c508:	0800c541 	.word	0x0800c541
 800c50c:	0800c56f 	.word	0x0800c56f
 800c510:	0800c59f 	.word	0x0800c59f
	{
	case 1:
		ExploreVelocity=90;
 800c514:	4b5b      	ldr	r3, [pc, #364]	; (800c684 <Explore+0x24c>)
 800c516:	4a5d      	ldr	r2, [pc, #372]	; (800c68c <Explore+0x254>)
 800c518:	601a      	str	r2, [r3, #0]
		//
		Sla.Pre = 9;
 800c51a:	4b5d      	ldr	r3, [pc, #372]	; (800c690 <Explore+0x258>)
 800c51c:	4a5d      	ldr	r2, [pc, #372]	; (800c694 <Explore+0x25c>)
 800c51e:	601a      	str	r2, [r3, #0]
		Sla.Fol = 20;
 800c520:	4b5b      	ldr	r3, [pc, #364]	; (800c690 <Explore+0x258>)
 800c522:	4a5d      	ldr	r2, [pc, #372]	; (800c698 <Explore+0x260>)
 800c524:	605a      	str	r2, [r3, #4]
		Sla.Alpha = 0.014;
 800c526:	4b5a      	ldr	r3, [pc, #360]	; (800c690 <Explore+0x258>)
 800c528:	4a5c      	ldr	r2, [pc, #368]	; (800c69c <Explore+0x264>)
 800c52a:	609a      	str	r2, [r3, #8]
		Sla.Theta1 = 30;
 800c52c:	4b58      	ldr	r3, [pc, #352]	; (800c690 <Explore+0x258>)
 800c52e:	4a5c      	ldr	r2, [pc, #368]	; (800c6a0 <Explore+0x268>)
 800c530:	611a      	str	r2, [r3, #16]
		Sla.Theta2 = 60;
 800c532:	4b57      	ldr	r3, [pc, #348]	; (800c690 <Explore+0x258>)
 800c534:	4a5b      	ldr	r2, [pc, #364]	; (800c6a4 <Explore+0x26c>)
 800c536:	615a      	str	r2, [r3, #20]
		Sla.Theta3 = 90;
 800c538:	4b55      	ldr	r3, [pc, #340]	; (800c690 <Explore+0x258>)
 800c53a:	4a54      	ldr	r2, [pc, #336]	; (800c68c <Explore+0x254>)
 800c53c:	619a      	str	r2, [r3, #24]
//		Sla.Fol = 12;
//		Sla.Alalpha = 0.0007;
//		Sla.Theta1 = 30;
//		Sla.Theta2 = 60;
//		Sla.Theta3 = 90;
		break;
 800c53e:	e045      	b.n	800c5cc <Explore+0x194>
//		Sla.Theta2 = 60;
//		Sla.Theta3 = 90;



		ExploreVelocity=180;
 800c540:	4b50      	ldr	r3, [pc, #320]	; (800c684 <Explore+0x24c>)
 800c542:	4a59      	ldr	r2, [pc, #356]	; (800c6a8 <Explore+0x270>)
 800c544:	601a      	str	r2, [r3, #0]
		Sla.Pre = 2;
 800c546:	4b52      	ldr	r3, [pc, #328]	; (800c690 <Explore+0x258>)
 800c548:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800c54c:	601a      	str	r2, [r3, #0]
		Sla.Fol = 16.5;
 800c54e:	4b50      	ldr	r3, [pc, #320]	; (800c690 <Explore+0x258>)
 800c550:	4a56      	ldr	r2, [pc, #344]	; (800c6ac <Explore+0x274>)
 800c552:	605a      	str	r2, [r3, #4]
		Sla.Alpha = 0.043;
 800c554:	4b4e      	ldr	r3, [pc, #312]	; (800c690 <Explore+0x258>)
 800c556:	4a56      	ldr	r2, [pc, #344]	; (800c6b0 <Explore+0x278>)
 800c558:	609a      	str	r2, [r3, #8]
		Sla.Theta1 = 30;
 800c55a:	4b4d      	ldr	r3, [pc, #308]	; (800c690 <Explore+0x258>)
 800c55c:	4a50      	ldr	r2, [pc, #320]	; (800c6a0 <Explore+0x268>)
 800c55e:	611a      	str	r2, [r3, #16]
		Sla.Theta2 = 60;
 800c560:	4b4b      	ldr	r3, [pc, #300]	; (800c690 <Explore+0x258>)
 800c562:	4a50      	ldr	r2, [pc, #320]	; (800c6a4 <Explore+0x26c>)
 800c564:	615a      	str	r2, [r3, #20]
		Sla.Theta3 = 90;
 800c566:	4b4a      	ldr	r3, [pc, #296]	; (800c690 <Explore+0x258>)
 800c568:	4a48      	ldr	r2, [pc, #288]	; (800c68c <Explore+0x254>)
 800c56a:	619a      	str	r2, [r3, #24]
		break;
 800c56c:	e02e      	b.n	800c5cc <Explore+0x194>
	case 3:
		ExploreVelocity=240;
 800c56e:	4b45      	ldr	r3, [pc, #276]	; (800c684 <Explore+0x24c>)
 800c570:	4a50      	ldr	r2, [pc, #320]	; (800c6b4 <Explore+0x27c>)
 800c572:	601a      	str	r2, [r3, #0]
		Sla.Pre = 2;
 800c574:	4b46      	ldr	r3, [pc, #280]	; (800c690 <Explore+0x258>)
 800c576:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800c57a:	601a      	str	r2, [r3, #0]
		Sla.Fol = 16;
 800c57c:	4b44      	ldr	r3, [pc, #272]	; (800c690 <Explore+0x258>)
 800c57e:	f04f 4283 	mov.w	r2, #1098907648	; 0x41800000
 800c582:	605a      	str	r2, [r3, #4]
		Sla.Alpha = 0.078;
 800c584:	4b42      	ldr	r3, [pc, #264]	; (800c690 <Explore+0x258>)
 800c586:	4a4c      	ldr	r2, [pc, #304]	; (800c6b8 <Explore+0x280>)
 800c588:	609a      	str	r2, [r3, #8]
		Sla.Theta1 = 30;
 800c58a:	4b41      	ldr	r3, [pc, #260]	; (800c690 <Explore+0x258>)
 800c58c:	4a44      	ldr	r2, [pc, #272]	; (800c6a0 <Explore+0x268>)
 800c58e:	611a      	str	r2, [r3, #16]
		Sla.Theta2 = 60;
 800c590:	4b3f      	ldr	r3, [pc, #252]	; (800c690 <Explore+0x258>)
 800c592:	4a44      	ldr	r2, [pc, #272]	; (800c6a4 <Explore+0x26c>)
 800c594:	615a      	str	r2, [r3, #20]
		Sla.Theta3 = 90;
 800c596:	4b3e      	ldr	r3, [pc, #248]	; (800c690 <Explore+0x258>)
 800c598:	4a3c      	ldr	r2, [pc, #240]	; (800c68c <Explore+0x254>)
 800c59a:	619a      	str	r2, [r3, #24]
		break;
 800c59c:	e016      	b.n	800c5cc <Explore+0x194>
	case 4:
		ExploreVelocity=300;
 800c59e:	4b39      	ldr	r3, [pc, #228]	; (800c684 <Explore+0x24c>)
 800c5a0:	4a39      	ldr	r2, [pc, #228]	; (800c688 <Explore+0x250>)
 800c5a2:	601a      	str	r2, [r3, #0]
		Sla.Pre = 2;
 800c5a4:	4b3a      	ldr	r3, [pc, #232]	; (800c690 <Explore+0x258>)
 800c5a6:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800c5aa:	601a      	str	r2, [r3, #0]
		Sla.Fol = 19;
 800c5ac:	4b38      	ldr	r3, [pc, #224]	; (800c690 <Explore+0x258>)
 800c5ae:	4a43      	ldr	r2, [pc, #268]	; (800c6bc <Explore+0x284>)
 800c5b0:	605a      	str	r2, [r3, #4]
		Sla.Alpha = 0.13;
 800c5b2:	4b37      	ldr	r3, [pc, #220]	; (800c690 <Explore+0x258>)
 800c5b4:	4a42      	ldr	r2, [pc, #264]	; (800c6c0 <Explore+0x288>)
 800c5b6:	609a      	str	r2, [r3, #8]
		Sla.Theta1 = 30;
 800c5b8:	4b35      	ldr	r3, [pc, #212]	; (800c690 <Explore+0x258>)
 800c5ba:	4a39      	ldr	r2, [pc, #228]	; (800c6a0 <Explore+0x268>)
 800c5bc:	611a      	str	r2, [r3, #16]
		Sla.Theta2 = 60;
 800c5be:	4b34      	ldr	r3, [pc, #208]	; (800c690 <Explore+0x258>)
 800c5c0:	4a38      	ldr	r2, [pc, #224]	; (800c6a4 <Explore+0x26c>)
 800c5c2:	615a      	str	r2, [r3, #20]
		Sla.Theta3 = 90;
 800c5c4:	4b32      	ldr	r3, [pc, #200]	; (800c690 <Explore+0x258>)
 800c5c6:	4a31      	ldr	r2, [pc, #196]	; (800c68c <Explore+0x254>)
 800c5c8:	619a      	str	r2, [r3, #24]
		//		//

		break;
 800c5ca:	bf00      	nop

	}
	SearchOrFast = 0;
 800c5cc:	4b3d      	ldr	r3, [pc, #244]	; (800c6c4 <Explore+0x28c>)
 800c5ce:	2200      	movs	r2, #0
 800c5d0:	601a      	str	r2, [r3, #0]
	Pos.Dir = front;
 800c5d2:	4b3d      	ldr	r3, [pc, #244]	; (800c6c8 <Explore+0x290>)
 800c5d4:	2200      	movs	r2, #0
 800c5d6:	709a      	strb	r2, [r3, #2]
	Pos.Car = north;
 800c5d8:	4b3b      	ldr	r3, [pc, #236]	; (800c6c8 <Explore+0x290>)
 800c5da:	2200      	movs	r2, #0
 800c5dc:	70da      	strb	r2, [r3, #3]
	Pos.NextX = Pos.X;
 800c5de:	4b3a      	ldr	r3, [pc, #232]	; (800c6c8 <Explore+0x290>)
 800c5e0:	781a      	ldrb	r2, [r3, #0]
 800c5e2:	4b39      	ldr	r3, [pc, #228]	; (800c6c8 <Explore+0x290>)
 800c5e4:	719a      	strb	r2, [r3, #6]
	Pos.NextY = Pos.Y + 1;
 800c5e6:	4b38      	ldr	r3, [pc, #224]	; (800c6c8 <Explore+0x290>)
 800c5e8:	785b      	ldrb	r3, [r3, #1]
 800c5ea:	3301      	adds	r3, #1
 800c5ec:	b2da      	uxtb	r2, r3
 800c5ee:	4b36      	ldr	r3, [pc, #216]	; (800c6c8 <Explore+0x290>)
 800c5f0:	71da      	strb	r2, [r3, #7]
	Pos.NextCar = north;
 800c5f2:	4b35      	ldr	r3, [pc, #212]	; (800c6c8 <Explore+0x290>)
 800c5f4:	2200      	movs	r2, #0
 800c5f6:	725a      	strb	r2, [r3, #9]
	dbc = 1;
 800c5f8:	4b34      	ldr	r3, [pc, #208]	; (800c6cc <Explore+0x294>)
 800c5fa:	2201      	movs	r2, #1
 800c5fc:	601a      	str	r2, [r3, #0]
	Accel(61.5, ExploreVelocity);
 800c5fe:	4b21      	ldr	r3, [pc, #132]	; (800c684 <Explore+0x24c>)
 800c600:	edd3 7a00 	vldr	s15, [r3]
 800c604:	eef0 0a67 	vmov.f32	s1, s15
 800c608:	ed9f 0a31 	vldr	s0, [pc, #196]	; 800c6d0 <Explore+0x298>
 800c60c:	f7fd fcf4 	bl	8009ff8 <Accel>
 	Pos.X = Pos.NextX;
 800c610:	4b2d      	ldr	r3, [pc, #180]	; (800c6c8 <Explore+0x290>)
 800c612:	799a      	ldrb	r2, [r3, #6]
 800c614:	4b2c      	ldr	r3, [pc, #176]	; (800c6c8 <Explore+0x290>)
 800c616:	701a      	strb	r2, [r3, #0]
    Pos.Y = Pos.NextY;
 800c618:	4b2b      	ldr	r3, [pc, #172]	; (800c6c8 <Explore+0x290>)
 800c61a:	79da      	ldrb	r2, [r3, #7]
 800c61c:	4b2a      	ldr	r3, [pc, #168]	; (800c6c8 <Explore+0x290>)
 800c61e:	705a      	strb	r2, [r3, #1]
	Pos.Car = Pos.NextCar;
 800c620:	4b29      	ldr	r3, [pc, #164]	; (800c6c8 <Explore+0x290>)
 800c622:	7a5a      	ldrb	r2, [r3, #9]
 800c624:	4b28      	ldr	r3, [pc, #160]	; (800c6c8 <Explore+0x290>)
 800c626:	70da      	strb	r2, [r3, #3]

	while(  !( (X_GOAL_LESSER <= Pos.X) && (Pos.X <= X_GOAL_LARGER) ) ||  !( ( Y_GOAL_LESSER <= Pos.Y) && (Pos.Y <= Y_GOAL_LARGER) )  ) //&&  (1/*0)*/ //
 800c628:	e008      	b.n	800c63c <Explore+0x204>
	{

		ChangeLED(Pos.Car);
 800c62a:	4b27      	ldr	r3, [pc, #156]	; (800c6c8 <Explore+0x290>)
 800c62c:	78db      	ldrb	r3, [r3, #3]
 800c62e:	4618      	mov	r0, r3
 800c630:	f002 fcaa 	bl	800ef88 <ChangeLED>
		KyushinJudge( turn_mode );
 800c634:	79fb      	ldrb	r3, [r7, #7]
 800c636:	4618      	mov	r0, r3
 800c638:	f000 f850 	bl	800c6dc <KyushinJudge>
	while(  !( (X_GOAL_LESSER <= Pos.X) && (Pos.X <= X_GOAL_LARGER) ) ||  !( ( Y_GOAL_LESSER <= Pos.Y) && (Pos.Y <= Y_GOAL_LARGER) )  ) //&&  (1/*0)*/ //
 800c63c:	4b22      	ldr	r3, [pc, #136]	; (800c6c8 <Explore+0x290>)
 800c63e:	781b      	ldrb	r3, [r3, #0]
 800c640:	2b04      	cmp	r3, #4
 800c642:	d9f2      	bls.n	800c62a <Explore+0x1f2>
 800c644:	4b20      	ldr	r3, [pc, #128]	; (800c6c8 <Explore+0x290>)
 800c646:	781b      	ldrb	r3, [r3, #0]
 800c648:	2b06      	cmp	r3, #6
 800c64a:	d8ee      	bhi.n	800c62a <Explore+0x1f2>
 800c64c:	4b1e      	ldr	r3, [pc, #120]	; (800c6c8 <Explore+0x290>)
 800c64e:	785b      	ldrb	r3, [r3, #1]
 800c650:	2b02      	cmp	r3, #2
 800c652:	d9ea      	bls.n	800c62a <Explore+0x1f2>
 800c654:	4b1c      	ldr	r3, [pc, #112]	; (800c6c8 <Explore+0x290>)
 800c656:	785b      	ldrb	r3, [r3, #1]
 800c658:	2b04      	cmp	r3, #4
 800c65a:	d8e6      	bhi.n	800c62a <Explore+0x1f2>
	}
//	while(1)
//	{
//		TargetVelocity[BODY] = 0;
//	}
	Decel(45, 0);
 800c65c:	eddf 0a1d 	vldr	s1, [pc, #116]	; 800c6d4 <Explore+0x29c>
 800c660:	ed9f 0a1d 	vldr	s0, [pc, #116]	; 800c6d8 <Explore+0x2a0>
 800c664:	f7fd fd90 	bl	800a188 <Decel>
//		printf("total L: %d, total R: %d\r\n",TotalPulse[LEFT],TotalPulse[RIGHT]);
//		HAL_Delay(1000);


	//flash
	Flash_clear_sector1();
 800c668:	f002 faaa 	bl	800ebc0 <Flash_clear_sector1>
	//
	flash_store_init();
 800c66c:	f7fe fe20 	bl	800b2b0 <flash_store_init>

	//
	Signal(7);
 800c670:	2007      	movs	r0, #7
 800c672:	f003 fbc3 	bl	800fdfc <Signal>

	//flash
	while(1)
	{
		wall_ram_print();
 800c676:	f7ff f97b 	bl	800b970 <wall_ram_print>
 800c67a:	e7fc      	b.n	800c676 <Explore+0x23e>
 800c67c:	200004dc 	.word	0x200004dc
 800c680:	20000518 	.word	0x20000518
 800c684:	20000768 	.word	0x20000768
 800c688:	43960000 	.word	0x43960000
 800c68c:	42b40000 	.word	0x42b40000
 800c690:	20000530 	.word	0x20000530
 800c694:	41100000 	.word	0x41100000
 800c698:	41a00000 	.word	0x41a00000
 800c69c:	3c656042 	.word	0x3c656042
 800c6a0:	41f00000 	.word	0x41f00000
 800c6a4:	42700000 	.word	0x42700000
 800c6a8:	43340000 	.word	0x43340000
 800c6ac:	41840000 	.word	0x41840000
 800c6b0:	3d3020c5 	.word	0x3d3020c5
 800c6b4:	43700000 	.word	0x43700000
 800c6b8:	3d9fbe77 	.word	0x3d9fbe77
 800c6bc:	41980000 	.word	0x41980000
 800c6c0:	3e051eb8 	.word	0x3e051eb8
 800c6c4:	20000b98 	.word	0x20000b98
 800c6c8:	20000000 	.word	0x20000000
 800c6cc:	20000214 	.word	0x20000214
 800c6d0:	42760000 	.word	0x42760000
 800c6d4:	00000000 	.word	0x00000000
 800c6d8:	42340000 	.word	0x42340000

0800c6dc <KyushinJudge>:
int SearchOrFast;

void AdachiJudge(){
}
void KyushinJudge(char turn_mode)
{
 800c6dc:	b590      	push	{r4, r7, lr}
 800c6de:	b083      	sub	sp, #12
 800c6e0:	af00      	add	r7, sp, #0
 800c6e2:	4603      	mov	r3, r0
 800c6e4:	71fb      	strb	r3, [r7, #7]
	//
	switch(Pos.Car)
 800c6e6:	4b8d      	ldr	r3, [pc, #564]	; (800c91c <KyushinJudge+0x240>)
 800c6e8:	78db      	ldrb	r3, [r3, #3]
 800c6ea:	2b03      	cmp	r3, #3
 800c6ec:	f200 8445 	bhi.w	800cf7a <KyushinJudge+0x89e>
 800c6f0:	a201      	add	r2, pc, #4	; (adr r2, 800c6f8 <KyushinJudge+0x1c>)
 800c6f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c6f6:	bf00      	nop
 800c6f8:	0800c709 	.word	0x0800c709
 800c6fc:	0800c929 	.word	0x0800c929
 800c700:	0800cb49 	.word	0x0800cb49
 800c704:	0800cd69 	.word	0x0800cd69
	{
		  case north:
			  if(Wall[Pos.X][Pos.Y].north == NOWALL && walk_map[Pos.X][Pos.Y+1] < walk_map[Pos.X][Pos.Y] && Pos.Y < NUMBER_OF_SQUARES-1){
 800c708:	4b84      	ldr	r3, [pc, #528]	; (800c91c <KyushinJudge+0x240>)
 800c70a:	781b      	ldrb	r3, [r3, #0]
 800c70c:	4618      	mov	r0, r3
 800c70e:	4b83      	ldr	r3, [pc, #524]	; (800c91c <KyushinJudge+0x240>)
 800c710:	785b      	ldrb	r3, [r3, #1]
 800c712:	4619      	mov	r1, r3
 800c714:	4a82      	ldr	r2, [pc, #520]	; (800c920 <KyushinJudge+0x244>)
 800c716:	0103      	lsls	r3, r0, #4
 800c718:	440b      	add	r3, r1
 800c71a:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800c71e:	f3c3 0301 	ubfx	r3, r3, #0, #2
 800c722:	b2db      	uxtb	r3, r3
 800c724:	2b00      	cmp	r3, #0
 800c726:	d13c      	bne.n	800c7a2 <KyushinJudge+0xc6>
 800c728:	4b7c      	ldr	r3, [pc, #496]	; (800c91c <KyushinJudge+0x240>)
 800c72a:	781b      	ldrb	r3, [r3, #0]
 800c72c:	461a      	mov	r2, r3
 800c72e:	4b7b      	ldr	r3, [pc, #492]	; (800c91c <KyushinJudge+0x240>)
 800c730:	785b      	ldrb	r3, [r3, #1]
 800c732:	3301      	adds	r3, #1
 800c734:	497b      	ldr	r1, [pc, #492]	; (800c924 <KyushinJudge+0x248>)
 800c736:	0112      	lsls	r2, r2, #4
 800c738:	4413      	add	r3, r2
 800c73a:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 800c73e:	4b77      	ldr	r3, [pc, #476]	; (800c91c <KyushinJudge+0x240>)
 800c740:	781b      	ldrb	r3, [r3, #0]
 800c742:	461c      	mov	r4, r3
 800c744:	4b75      	ldr	r3, [pc, #468]	; (800c91c <KyushinJudge+0x240>)
 800c746:	785b      	ldrb	r3, [r3, #1]
 800c748:	4618      	mov	r0, r3
 800c74a:	4976      	ldr	r1, [pc, #472]	; (800c924 <KyushinJudge+0x248>)
 800c74c:	0123      	lsls	r3, r4, #4
 800c74e:	4403      	add	r3, r0
 800c750:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800c754:	429a      	cmp	r2, r3
 800c756:	d224      	bcs.n	800c7a2 <KyushinJudge+0xc6>
 800c758:	4b70      	ldr	r3, [pc, #448]	; (800c91c <KyushinJudge+0x240>)
 800c75a:	785b      	ldrb	r3, [r3, #1]
 800c75c:	2b0e      	cmp	r3, #14
 800c75e:	d820      	bhi.n	800c7a2 <KyushinJudge+0xc6>
				  //
				  Pos.Dir = front;
 800c760:	4b6e      	ldr	r3, [pc, #440]	; (800c91c <KyushinJudge+0x240>)
 800c762:	2200      	movs	r2, #0
 800c764:	709a      	strb	r2, [r3, #2]
				  Pos.NextX = Pos.X;
 800c766:	4b6d      	ldr	r3, [pc, #436]	; (800c91c <KyushinJudge+0x240>)
 800c768:	781a      	ldrb	r2, [r3, #0]
 800c76a:	4b6c      	ldr	r3, [pc, #432]	; (800c91c <KyushinJudge+0x240>)
 800c76c:	719a      	strb	r2, [r3, #6]
				  Pos.NextY = Pos.Y+1;
 800c76e:	4b6b      	ldr	r3, [pc, #428]	; (800c91c <KyushinJudge+0x240>)
 800c770:	785b      	ldrb	r3, [r3, #1]
 800c772:	3301      	adds	r3, #1
 800c774:	b2da      	uxtb	r2, r3
 800c776:	4b69      	ldr	r3, [pc, #420]	; (800c91c <KyushinJudge+0x240>)
 800c778:	71da      	strb	r2, [r3, #7]
				  Pos.NextCar = north;
 800c77a:	4b68      	ldr	r3, [pc, #416]	; (800c91c <KyushinJudge+0x240>)
 800c77c:	2200      	movs	r2, #0
 800c77e:	725a      	strb	r2, [r3, #9]
				  SelectAction(turn_mode);
 800c780:	79fb      	ldrb	r3, [r7, #7]
 800c782:	4618      	mov	r0, r3
 800c784:	f7fe f928 	bl	800a9d8 <SelectAction>
				  Pos.Car = Pos.NextCar;
 800c788:	4b64      	ldr	r3, [pc, #400]	; (800c91c <KyushinJudge+0x240>)
 800c78a:	7a5a      	ldrb	r2, [r3, #9]
 800c78c:	4b63      	ldr	r3, [pc, #396]	; (800c91c <KyushinJudge+0x240>)
 800c78e:	70da      	strb	r2, [r3, #3]
		       	  Pos.X = Pos.NextX;
 800c790:	4b62      	ldr	r3, [pc, #392]	; (800c91c <KyushinJudge+0x240>)
 800c792:	799a      	ldrb	r2, [r3, #6]
 800c794:	4b61      	ldr	r3, [pc, #388]	; (800c91c <KyushinJudge+0x240>)
 800c796:	701a      	strb	r2, [r3, #0]
		          Pos.Y = Pos.NextY;
 800c798:	4b60      	ldr	r3, [pc, #384]	; (800c91c <KyushinJudge+0x240>)
 800c79a:	79da      	ldrb	r2, [r3, #7]
 800c79c:	4b5f      	ldr	r3, [pc, #380]	; (800c91c <KyushinJudge+0x240>)
 800c79e:	705a      	strb	r2, [r3, #1]
 800c7a0:	e0ba      	b.n	800c918 <KyushinJudge+0x23c>
			  }
			  else if(Wall[Pos.X][Pos.Y].west == NOWALL &&walk_map[Pos.X-1][Pos.Y] < walk_map[Pos.X][Pos.Y] && Pos.X > 0){
 800c7a2:	4b5e      	ldr	r3, [pc, #376]	; (800c91c <KyushinJudge+0x240>)
 800c7a4:	781b      	ldrb	r3, [r3, #0]
 800c7a6:	4618      	mov	r0, r3
 800c7a8:	4b5c      	ldr	r3, [pc, #368]	; (800c91c <KyushinJudge+0x240>)
 800c7aa:	785b      	ldrb	r3, [r3, #1]
 800c7ac:	4619      	mov	r1, r3
 800c7ae:	4a5c      	ldr	r2, [pc, #368]	; (800c920 <KyushinJudge+0x244>)
 800c7b0:	0103      	lsls	r3, r0, #4
 800c7b2:	440b      	add	r3, r1
 800c7b4:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800c7b8:	f3c3 1381 	ubfx	r3, r3, #6, #2
 800c7bc:	b2db      	uxtb	r3, r3
 800c7be:	2b00      	cmp	r3, #0
 800c7c0:	d13c      	bne.n	800c83c <KyushinJudge+0x160>
 800c7c2:	4b56      	ldr	r3, [pc, #344]	; (800c91c <KyushinJudge+0x240>)
 800c7c4:	781b      	ldrb	r3, [r3, #0]
 800c7c6:	3b01      	subs	r3, #1
 800c7c8:	4a54      	ldr	r2, [pc, #336]	; (800c91c <KyushinJudge+0x240>)
 800c7ca:	7852      	ldrb	r2, [r2, #1]
 800c7cc:	4611      	mov	r1, r2
 800c7ce:	4a55      	ldr	r2, [pc, #340]	; (800c924 <KyushinJudge+0x248>)
 800c7d0:	011b      	lsls	r3, r3, #4
 800c7d2:	440b      	add	r3, r1
 800c7d4:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 800c7d8:	4b50      	ldr	r3, [pc, #320]	; (800c91c <KyushinJudge+0x240>)
 800c7da:	781b      	ldrb	r3, [r3, #0]
 800c7dc:	461c      	mov	r4, r3
 800c7de:	4b4f      	ldr	r3, [pc, #316]	; (800c91c <KyushinJudge+0x240>)
 800c7e0:	785b      	ldrb	r3, [r3, #1]
 800c7e2:	4618      	mov	r0, r3
 800c7e4:	494f      	ldr	r1, [pc, #316]	; (800c924 <KyushinJudge+0x248>)
 800c7e6:	0123      	lsls	r3, r4, #4
 800c7e8:	4403      	add	r3, r0
 800c7ea:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800c7ee:	429a      	cmp	r2, r3
 800c7f0:	d224      	bcs.n	800c83c <KyushinJudge+0x160>
 800c7f2:	4b4a      	ldr	r3, [pc, #296]	; (800c91c <KyushinJudge+0x240>)
 800c7f4:	781b      	ldrb	r3, [r3, #0]
 800c7f6:	2b00      	cmp	r3, #0
 800c7f8:	d020      	beq.n	800c83c <KyushinJudge+0x160>
				  //
    			  Pos.Dir = left;
 800c7fa:	4b48      	ldr	r3, [pc, #288]	; (800c91c <KyushinJudge+0x240>)
 800c7fc:	2203      	movs	r2, #3
 800c7fe:	709a      	strb	r2, [r3, #2]
    			  Pos.NextX = Pos.X - 1;
 800c800:	4b46      	ldr	r3, [pc, #280]	; (800c91c <KyushinJudge+0x240>)
 800c802:	781b      	ldrb	r3, [r3, #0]
 800c804:	3b01      	subs	r3, #1
 800c806:	b2da      	uxtb	r2, r3
 800c808:	4b44      	ldr	r3, [pc, #272]	; (800c91c <KyushinJudge+0x240>)
 800c80a:	719a      	strb	r2, [r3, #6]
    			  Pos.NextY = Pos.Y;
 800c80c:	4b43      	ldr	r3, [pc, #268]	; (800c91c <KyushinJudge+0x240>)
 800c80e:	785a      	ldrb	r2, [r3, #1]
 800c810:	4b42      	ldr	r3, [pc, #264]	; (800c91c <KyushinJudge+0x240>)
 800c812:	71da      	strb	r2, [r3, #7]
    			  Pos.NextCar = west;
 800c814:	4b41      	ldr	r3, [pc, #260]	; (800c91c <KyushinJudge+0x240>)
 800c816:	2203      	movs	r2, #3
 800c818:	725a      	strb	r2, [r3, #9]
    			  SelectAction(turn_mode);
 800c81a:	79fb      	ldrb	r3, [r7, #7]
 800c81c:	4618      	mov	r0, r3
 800c81e:	f7fe f8db 	bl	800a9d8 <SelectAction>
    			  Pos.Car = Pos.NextCar;
 800c822:	4b3e      	ldr	r3, [pc, #248]	; (800c91c <KyushinJudge+0x240>)
 800c824:	7a5a      	ldrb	r2, [r3, #9]
 800c826:	4b3d      	ldr	r3, [pc, #244]	; (800c91c <KyushinJudge+0x240>)
 800c828:	70da      	strb	r2, [r3, #3]
		       	  Pos.X = Pos.NextX;
 800c82a:	4b3c      	ldr	r3, [pc, #240]	; (800c91c <KyushinJudge+0x240>)
 800c82c:	799a      	ldrb	r2, [r3, #6]
 800c82e:	4b3b      	ldr	r3, [pc, #236]	; (800c91c <KyushinJudge+0x240>)
 800c830:	701a      	strb	r2, [r3, #0]
		          Pos.Y = Pos.NextY;
 800c832:	4b3a      	ldr	r3, [pc, #232]	; (800c91c <KyushinJudge+0x240>)
 800c834:	79da      	ldrb	r2, [r3, #7]
 800c836:	4b39      	ldr	r3, [pc, #228]	; (800c91c <KyushinJudge+0x240>)
 800c838:	705a      	strb	r2, [r3, #1]
 800c83a:	e06d      	b.n	800c918 <KyushinJudge+0x23c>
			  }
			  else if(Wall[Pos.X][Pos.Y].east == NOWALL &&walk_map[Pos.X+1][Pos.Y] < walk_map[Pos.X][Pos.Y] && Pos.X <  NUMBER_OF_SQUARES-1){
 800c83c:	4b37      	ldr	r3, [pc, #220]	; (800c91c <KyushinJudge+0x240>)
 800c83e:	781b      	ldrb	r3, [r3, #0]
 800c840:	4618      	mov	r0, r3
 800c842:	4b36      	ldr	r3, [pc, #216]	; (800c91c <KyushinJudge+0x240>)
 800c844:	785b      	ldrb	r3, [r3, #1]
 800c846:	4619      	mov	r1, r3
 800c848:	4a35      	ldr	r2, [pc, #212]	; (800c920 <KyushinJudge+0x244>)
 800c84a:	0103      	lsls	r3, r0, #4
 800c84c:	440b      	add	r3, r1
 800c84e:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800c852:	f3c3 0381 	ubfx	r3, r3, #2, #2
 800c856:	b2db      	uxtb	r3, r3
 800c858:	2b00      	cmp	r3, #0
 800c85a:	d13c      	bne.n	800c8d6 <KyushinJudge+0x1fa>
 800c85c:	4b2f      	ldr	r3, [pc, #188]	; (800c91c <KyushinJudge+0x240>)
 800c85e:	781b      	ldrb	r3, [r3, #0]
 800c860:	3301      	adds	r3, #1
 800c862:	4a2e      	ldr	r2, [pc, #184]	; (800c91c <KyushinJudge+0x240>)
 800c864:	7852      	ldrb	r2, [r2, #1]
 800c866:	4611      	mov	r1, r2
 800c868:	4a2e      	ldr	r2, [pc, #184]	; (800c924 <KyushinJudge+0x248>)
 800c86a:	011b      	lsls	r3, r3, #4
 800c86c:	440b      	add	r3, r1
 800c86e:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 800c872:	4b2a      	ldr	r3, [pc, #168]	; (800c91c <KyushinJudge+0x240>)
 800c874:	781b      	ldrb	r3, [r3, #0]
 800c876:	461c      	mov	r4, r3
 800c878:	4b28      	ldr	r3, [pc, #160]	; (800c91c <KyushinJudge+0x240>)
 800c87a:	785b      	ldrb	r3, [r3, #1]
 800c87c:	4618      	mov	r0, r3
 800c87e:	4929      	ldr	r1, [pc, #164]	; (800c924 <KyushinJudge+0x248>)
 800c880:	0123      	lsls	r3, r4, #4
 800c882:	4403      	add	r3, r0
 800c884:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800c888:	429a      	cmp	r2, r3
 800c88a:	d224      	bcs.n	800c8d6 <KyushinJudge+0x1fa>
 800c88c:	4b23      	ldr	r3, [pc, #140]	; (800c91c <KyushinJudge+0x240>)
 800c88e:	781b      	ldrb	r3, [r3, #0]
 800c890:	2b0e      	cmp	r3, #14
 800c892:	d820      	bhi.n	800c8d6 <KyushinJudge+0x1fa>
				  //
				  Pos.Dir = right;//
 800c894:	4b21      	ldr	r3, [pc, #132]	; (800c91c <KyushinJudge+0x240>)
 800c896:	2201      	movs	r2, #1
 800c898:	709a      	strb	r2, [r3, #2]
				  Pos.NextX = Pos.X + 1;
 800c89a:	4b20      	ldr	r3, [pc, #128]	; (800c91c <KyushinJudge+0x240>)
 800c89c:	781b      	ldrb	r3, [r3, #0]
 800c89e:	3301      	adds	r3, #1
 800c8a0:	b2da      	uxtb	r2, r3
 800c8a2:	4b1e      	ldr	r3, [pc, #120]	; (800c91c <KyushinJudge+0x240>)
 800c8a4:	719a      	strb	r2, [r3, #6]
				  Pos.NextY = Pos.Y;
 800c8a6:	4b1d      	ldr	r3, [pc, #116]	; (800c91c <KyushinJudge+0x240>)
 800c8a8:	785a      	ldrb	r2, [r3, #1]
 800c8aa:	4b1c      	ldr	r3, [pc, #112]	; (800c91c <KyushinJudge+0x240>)
 800c8ac:	71da      	strb	r2, [r3, #7]
				  Pos.NextCar = east;
 800c8ae:	4b1b      	ldr	r3, [pc, #108]	; (800c91c <KyushinJudge+0x240>)
 800c8b0:	2201      	movs	r2, #1
 800c8b2:	725a      	strb	r2, [r3, #9]
				  SelectAction(turn_mode);
 800c8b4:	79fb      	ldrb	r3, [r7, #7]
 800c8b6:	4618      	mov	r0, r3
 800c8b8:	f7fe f88e 	bl	800a9d8 <SelectAction>
		          Pos.Car = Pos.NextCar;
 800c8bc:	4b17      	ldr	r3, [pc, #92]	; (800c91c <KyushinJudge+0x240>)
 800c8be:	7a5a      	ldrb	r2, [r3, #9]
 800c8c0:	4b16      	ldr	r3, [pc, #88]	; (800c91c <KyushinJudge+0x240>)
 800c8c2:	70da      	strb	r2, [r3, #3]
		       	  Pos.X = Pos.NextX;
 800c8c4:	4b15      	ldr	r3, [pc, #84]	; (800c91c <KyushinJudge+0x240>)
 800c8c6:	799a      	ldrb	r2, [r3, #6]
 800c8c8:	4b14      	ldr	r3, [pc, #80]	; (800c91c <KyushinJudge+0x240>)
 800c8ca:	701a      	strb	r2, [r3, #0]
		          Pos.Y = Pos.NextY;
 800c8cc:	4b13      	ldr	r3, [pc, #76]	; (800c91c <KyushinJudge+0x240>)
 800c8ce:	79da      	ldrb	r2, [r3, #7]
 800c8d0:	4b12      	ldr	r3, [pc, #72]	; (800c91c <KyushinJudge+0x240>)
 800c8d2:	705a      	strb	r2, [r3, #1]
 800c8d4:	e020      	b.n	800c918 <KyushinJudge+0x23c>
			  }
			  else {
				  Pos.Dir = back;
 800c8d6:	4b11      	ldr	r3, [pc, #68]	; (800c91c <KyushinJudge+0x240>)
 800c8d8:	2202      	movs	r2, #2
 800c8da:	709a      	strb	r2, [r3, #2]
				  Pos.NextX = Pos.X;
 800c8dc:	4b0f      	ldr	r3, [pc, #60]	; (800c91c <KyushinJudge+0x240>)
 800c8de:	781a      	ldrb	r2, [r3, #0]
 800c8e0:	4b0e      	ldr	r3, [pc, #56]	; (800c91c <KyushinJudge+0x240>)
 800c8e2:	719a      	strb	r2, [r3, #6]
				  Pos.NextY = Pos.Y - 1;
 800c8e4:	4b0d      	ldr	r3, [pc, #52]	; (800c91c <KyushinJudge+0x240>)
 800c8e6:	785b      	ldrb	r3, [r3, #1]
 800c8e8:	3b01      	subs	r3, #1
 800c8ea:	b2da      	uxtb	r2, r3
 800c8ec:	4b0b      	ldr	r3, [pc, #44]	; (800c91c <KyushinJudge+0x240>)
 800c8ee:	71da      	strb	r2, [r3, #7]
				  Pos.NextCar = south;
 800c8f0:	4b0a      	ldr	r3, [pc, #40]	; (800c91c <KyushinJudge+0x240>)
 800c8f2:	2202      	movs	r2, #2
 800c8f4:	725a      	strb	r2, [r3, #9]
				  //
				  SelectAction(turn_mode);
 800c8f6:	79fb      	ldrb	r3, [r7, #7]
 800c8f8:	4618      	mov	r0, r3
 800c8fa:	f7fe f86d 	bl	800a9d8 <SelectAction>
		       	  Pos.Car = Pos.NextCar;
 800c8fe:	4b07      	ldr	r3, [pc, #28]	; (800c91c <KyushinJudge+0x240>)
 800c900:	7a5a      	ldrb	r2, [r3, #9]
 800c902:	4b06      	ldr	r3, [pc, #24]	; (800c91c <KyushinJudge+0x240>)
 800c904:	70da      	strb	r2, [r3, #3]
		       	  Pos.X = Pos.NextX;
 800c906:	4b05      	ldr	r3, [pc, #20]	; (800c91c <KyushinJudge+0x240>)
 800c908:	799a      	ldrb	r2, [r3, #6]
 800c90a:	4b04      	ldr	r3, [pc, #16]	; (800c91c <KyushinJudge+0x240>)
 800c90c:	701a      	strb	r2, [r3, #0]
		          Pos.Y = Pos.NextY;
 800c90e:	4b03      	ldr	r3, [pc, #12]	; (800c91c <KyushinJudge+0x240>)
 800c910:	79da      	ldrb	r2, [r3, #7]
 800c912:	4b02      	ldr	r3, [pc, #8]	; (800c91c <KyushinJudge+0x240>)
 800c914:	705a      	strb	r2, [r3, #1]
			  }
			  break;
 800c916:	e331      	b.n	800cf7c <KyushinJudge+0x8a0>
 800c918:	e330      	b.n	800cf7c <KyushinJudge+0x8a0>
 800c91a:	bf00      	nop
 800c91c:	20000000 	.word	0x20000000
 800c920:	20000998 	.word	0x20000998
 800c924:	20000568 	.word	0x20000568

		  case east:

			  if(Wall[Pos.X][Pos.Y].east == NOWALL && walk_map[Pos.X+1][Pos.Y] < walk_map[Pos.X][Pos.Y] && Pos.X < NUMBER_OF_SQUARES-1){
 800c928:	4b84      	ldr	r3, [pc, #528]	; (800cb3c <KyushinJudge+0x460>)
 800c92a:	781b      	ldrb	r3, [r3, #0]
 800c92c:	4618      	mov	r0, r3
 800c92e:	4b83      	ldr	r3, [pc, #524]	; (800cb3c <KyushinJudge+0x460>)
 800c930:	785b      	ldrb	r3, [r3, #1]
 800c932:	4619      	mov	r1, r3
 800c934:	4a82      	ldr	r2, [pc, #520]	; (800cb40 <KyushinJudge+0x464>)
 800c936:	0103      	lsls	r3, r0, #4
 800c938:	440b      	add	r3, r1
 800c93a:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800c93e:	f3c3 0381 	ubfx	r3, r3, #2, #2
 800c942:	b2db      	uxtb	r3, r3
 800c944:	2b00      	cmp	r3, #0
 800c946:	d13c      	bne.n	800c9c2 <KyushinJudge+0x2e6>
 800c948:	4b7c      	ldr	r3, [pc, #496]	; (800cb3c <KyushinJudge+0x460>)
 800c94a:	781b      	ldrb	r3, [r3, #0]
 800c94c:	3301      	adds	r3, #1
 800c94e:	4a7b      	ldr	r2, [pc, #492]	; (800cb3c <KyushinJudge+0x460>)
 800c950:	7852      	ldrb	r2, [r2, #1]
 800c952:	4611      	mov	r1, r2
 800c954:	4a7b      	ldr	r2, [pc, #492]	; (800cb44 <KyushinJudge+0x468>)
 800c956:	011b      	lsls	r3, r3, #4
 800c958:	440b      	add	r3, r1
 800c95a:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 800c95e:	4b77      	ldr	r3, [pc, #476]	; (800cb3c <KyushinJudge+0x460>)
 800c960:	781b      	ldrb	r3, [r3, #0]
 800c962:	461c      	mov	r4, r3
 800c964:	4b75      	ldr	r3, [pc, #468]	; (800cb3c <KyushinJudge+0x460>)
 800c966:	785b      	ldrb	r3, [r3, #1]
 800c968:	4618      	mov	r0, r3
 800c96a:	4976      	ldr	r1, [pc, #472]	; (800cb44 <KyushinJudge+0x468>)
 800c96c:	0123      	lsls	r3, r4, #4
 800c96e:	4403      	add	r3, r0
 800c970:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800c974:	429a      	cmp	r2, r3
 800c976:	d224      	bcs.n	800c9c2 <KyushinJudge+0x2e6>
 800c978:	4b70      	ldr	r3, [pc, #448]	; (800cb3c <KyushinJudge+0x460>)
 800c97a:	781b      	ldrb	r3, [r3, #0]
 800c97c:	2b0e      	cmp	r3, #14
 800c97e:	d820      	bhi.n	800c9c2 <KyushinJudge+0x2e6>
				  //
				  Pos.Dir = front;
 800c980:	4b6e      	ldr	r3, [pc, #440]	; (800cb3c <KyushinJudge+0x460>)
 800c982:	2200      	movs	r2, #0
 800c984:	709a      	strb	r2, [r3, #2]
				  Pos.NextX = Pos.X + 1;
 800c986:	4b6d      	ldr	r3, [pc, #436]	; (800cb3c <KyushinJudge+0x460>)
 800c988:	781b      	ldrb	r3, [r3, #0]
 800c98a:	3301      	adds	r3, #1
 800c98c:	b2da      	uxtb	r2, r3
 800c98e:	4b6b      	ldr	r3, [pc, #428]	; (800cb3c <KyushinJudge+0x460>)
 800c990:	719a      	strb	r2, [r3, #6]
				  Pos.NextY = Pos.Y;
 800c992:	4b6a      	ldr	r3, [pc, #424]	; (800cb3c <KyushinJudge+0x460>)
 800c994:	785a      	ldrb	r2, [r3, #1]
 800c996:	4b69      	ldr	r3, [pc, #420]	; (800cb3c <KyushinJudge+0x460>)
 800c998:	71da      	strb	r2, [r3, #7]
				  Pos.NextCar = east;
 800c99a:	4b68      	ldr	r3, [pc, #416]	; (800cb3c <KyushinJudge+0x460>)
 800c99c:	2201      	movs	r2, #1
 800c99e:	725a      	strb	r2, [r3, #9]
				  SelectAction(turn_mode);
 800c9a0:	79fb      	ldrb	r3, [r7, #7]
 800c9a2:	4618      	mov	r0, r3
 800c9a4:	f7fe f818 	bl	800a9d8 <SelectAction>
		       	  Pos.Car = Pos.NextCar;
 800c9a8:	4b64      	ldr	r3, [pc, #400]	; (800cb3c <KyushinJudge+0x460>)
 800c9aa:	7a5a      	ldrb	r2, [r3, #9]
 800c9ac:	4b63      	ldr	r3, [pc, #396]	; (800cb3c <KyushinJudge+0x460>)
 800c9ae:	70da      	strb	r2, [r3, #3]
		       	  Pos.X = Pos.NextX;
 800c9b0:	4b62      	ldr	r3, [pc, #392]	; (800cb3c <KyushinJudge+0x460>)
 800c9b2:	799a      	ldrb	r2, [r3, #6]
 800c9b4:	4b61      	ldr	r3, [pc, #388]	; (800cb3c <KyushinJudge+0x460>)
 800c9b6:	701a      	strb	r2, [r3, #0]
		          Pos.Y = Pos.NextY;
 800c9b8:	4b60      	ldr	r3, [pc, #384]	; (800cb3c <KyushinJudge+0x460>)
 800c9ba:	79da      	ldrb	r2, [r3, #7]
 800c9bc:	4b5f      	ldr	r3, [pc, #380]	; (800cb3c <KyushinJudge+0x460>)
 800c9be:	705a      	strb	r2, [r3, #1]
 800c9c0:	e0ba      	b.n	800cb38 <KyushinJudge+0x45c>
			  }
			  else if(Wall[Pos.X][Pos.Y].north == NOWALL && walk_map[Pos.X][Pos.Y+1] < walk_map[Pos.X][Pos.Y] && Pos.Y < NUMBER_OF_SQUARES-1){
 800c9c2:	4b5e      	ldr	r3, [pc, #376]	; (800cb3c <KyushinJudge+0x460>)
 800c9c4:	781b      	ldrb	r3, [r3, #0]
 800c9c6:	4618      	mov	r0, r3
 800c9c8:	4b5c      	ldr	r3, [pc, #368]	; (800cb3c <KyushinJudge+0x460>)
 800c9ca:	785b      	ldrb	r3, [r3, #1]
 800c9cc:	4619      	mov	r1, r3
 800c9ce:	4a5c      	ldr	r2, [pc, #368]	; (800cb40 <KyushinJudge+0x464>)
 800c9d0:	0103      	lsls	r3, r0, #4
 800c9d2:	440b      	add	r3, r1
 800c9d4:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800c9d8:	f3c3 0301 	ubfx	r3, r3, #0, #2
 800c9dc:	b2db      	uxtb	r3, r3
 800c9de:	2b00      	cmp	r3, #0
 800c9e0:	d13c      	bne.n	800ca5c <KyushinJudge+0x380>
 800c9e2:	4b56      	ldr	r3, [pc, #344]	; (800cb3c <KyushinJudge+0x460>)
 800c9e4:	781b      	ldrb	r3, [r3, #0]
 800c9e6:	461a      	mov	r2, r3
 800c9e8:	4b54      	ldr	r3, [pc, #336]	; (800cb3c <KyushinJudge+0x460>)
 800c9ea:	785b      	ldrb	r3, [r3, #1]
 800c9ec:	3301      	adds	r3, #1
 800c9ee:	4955      	ldr	r1, [pc, #340]	; (800cb44 <KyushinJudge+0x468>)
 800c9f0:	0112      	lsls	r2, r2, #4
 800c9f2:	4413      	add	r3, r2
 800c9f4:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 800c9f8:	4b50      	ldr	r3, [pc, #320]	; (800cb3c <KyushinJudge+0x460>)
 800c9fa:	781b      	ldrb	r3, [r3, #0]
 800c9fc:	461c      	mov	r4, r3
 800c9fe:	4b4f      	ldr	r3, [pc, #316]	; (800cb3c <KyushinJudge+0x460>)
 800ca00:	785b      	ldrb	r3, [r3, #1]
 800ca02:	4618      	mov	r0, r3
 800ca04:	494f      	ldr	r1, [pc, #316]	; (800cb44 <KyushinJudge+0x468>)
 800ca06:	0123      	lsls	r3, r4, #4
 800ca08:	4403      	add	r3, r0
 800ca0a:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800ca0e:	429a      	cmp	r2, r3
 800ca10:	d224      	bcs.n	800ca5c <KyushinJudge+0x380>
 800ca12:	4b4a      	ldr	r3, [pc, #296]	; (800cb3c <KyushinJudge+0x460>)
 800ca14:	785b      	ldrb	r3, [r3, #1]
 800ca16:	2b0e      	cmp	r3, #14
 800ca18:	d820      	bhi.n	800ca5c <KyushinJudge+0x380>
				  //??

    			  Pos.Dir = left;
 800ca1a:	4b48      	ldr	r3, [pc, #288]	; (800cb3c <KyushinJudge+0x460>)
 800ca1c:	2203      	movs	r2, #3
 800ca1e:	709a      	strb	r2, [r3, #2]
    			  Pos.NextX = Pos.X;
 800ca20:	4b46      	ldr	r3, [pc, #280]	; (800cb3c <KyushinJudge+0x460>)
 800ca22:	781a      	ldrb	r2, [r3, #0]
 800ca24:	4b45      	ldr	r3, [pc, #276]	; (800cb3c <KyushinJudge+0x460>)
 800ca26:	719a      	strb	r2, [r3, #6]
    			  Pos.NextY = Pos.Y+1;
 800ca28:	4b44      	ldr	r3, [pc, #272]	; (800cb3c <KyushinJudge+0x460>)
 800ca2a:	785b      	ldrb	r3, [r3, #1]
 800ca2c:	3301      	adds	r3, #1
 800ca2e:	b2da      	uxtb	r2, r3
 800ca30:	4b42      	ldr	r3, [pc, #264]	; (800cb3c <KyushinJudge+0x460>)
 800ca32:	71da      	strb	r2, [r3, #7]
    			  Pos.NextCar = north;
 800ca34:	4b41      	ldr	r3, [pc, #260]	; (800cb3c <KyushinJudge+0x460>)
 800ca36:	2200      	movs	r2, #0
 800ca38:	725a      	strb	r2, [r3, #9]
    			  SelectAction(turn_mode);
 800ca3a:	79fb      	ldrb	r3, [r7, #7]
 800ca3c:	4618      	mov	r0, r3
 800ca3e:	f7fd ffcb 	bl	800a9d8 <SelectAction>
    			  Pos.Car = Pos.NextCar;
 800ca42:	4b3e      	ldr	r3, [pc, #248]	; (800cb3c <KyushinJudge+0x460>)
 800ca44:	7a5a      	ldrb	r2, [r3, #9]
 800ca46:	4b3d      	ldr	r3, [pc, #244]	; (800cb3c <KyushinJudge+0x460>)
 800ca48:	70da      	strb	r2, [r3, #3]
		       	  Pos.X = Pos.NextX;
 800ca4a:	4b3c      	ldr	r3, [pc, #240]	; (800cb3c <KyushinJudge+0x460>)
 800ca4c:	799a      	ldrb	r2, [r3, #6]
 800ca4e:	4b3b      	ldr	r3, [pc, #236]	; (800cb3c <KyushinJudge+0x460>)
 800ca50:	701a      	strb	r2, [r3, #0]
		          Pos.Y = Pos.NextY;
 800ca52:	4b3a      	ldr	r3, [pc, #232]	; (800cb3c <KyushinJudge+0x460>)
 800ca54:	79da      	ldrb	r2, [r3, #7]
 800ca56:	4b39      	ldr	r3, [pc, #228]	; (800cb3c <KyushinJudge+0x460>)
 800ca58:	705a      	strb	r2, [r3, #1]
 800ca5a:	e06d      	b.n	800cb38 <KyushinJudge+0x45c>
			  }
			  else if(Wall[Pos.X][Pos.Y].south == NOWALL && walk_map[Pos.X][Pos.Y-1] < walk_map[Pos.X][Pos.Y] && Pos.Y > 0){
 800ca5c:	4b37      	ldr	r3, [pc, #220]	; (800cb3c <KyushinJudge+0x460>)
 800ca5e:	781b      	ldrb	r3, [r3, #0]
 800ca60:	4618      	mov	r0, r3
 800ca62:	4b36      	ldr	r3, [pc, #216]	; (800cb3c <KyushinJudge+0x460>)
 800ca64:	785b      	ldrb	r3, [r3, #1]
 800ca66:	4619      	mov	r1, r3
 800ca68:	4a35      	ldr	r2, [pc, #212]	; (800cb40 <KyushinJudge+0x464>)
 800ca6a:	0103      	lsls	r3, r0, #4
 800ca6c:	440b      	add	r3, r1
 800ca6e:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800ca72:	f3c3 1301 	ubfx	r3, r3, #4, #2
 800ca76:	b2db      	uxtb	r3, r3
 800ca78:	2b00      	cmp	r3, #0
 800ca7a:	d13c      	bne.n	800caf6 <KyushinJudge+0x41a>
 800ca7c:	4b2f      	ldr	r3, [pc, #188]	; (800cb3c <KyushinJudge+0x460>)
 800ca7e:	781b      	ldrb	r3, [r3, #0]
 800ca80:	461a      	mov	r2, r3
 800ca82:	4b2e      	ldr	r3, [pc, #184]	; (800cb3c <KyushinJudge+0x460>)
 800ca84:	785b      	ldrb	r3, [r3, #1]
 800ca86:	3b01      	subs	r3, #1
 800ca88:	492e      	ldr	r1, [pc, #184]	; (800cb44 <KyushinJudge+0x468>)
 800ca8a:	0112      	lsls	r2, r2, #4
 800ca8c:	4413      	add	r3, r2
 800ca8e:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 800ca92:	4b2a      	ldr	r3, [pc, #168]	; (800cb3c <KyushinJudge+0x460>)
 800ca94:	781b      	ldrb	r3, [r3, #0]
 800ca96:	461c      	mov	r4, r3
 800ca98:	4b28      	ldr	r3, [pc, #160]	; (800cb3c <KyushinJudge+0x460>)
 800ca9a:	785b      	ldrb	r3, [r3, #1]
 800ca9c:	4618      	mov	r0, r3
 800ca9e:	4929      	ldr	r1, [pc, #164]	; (800cb44 <KyushinJudge+0x468>)
 800caa0:	0123      	lsls	r3, r4, #4
 800caa2:	4403      	add	r3, r0
 800caa4:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800caa8:	429a      	cmp	r2, r3
 800caaa:	d224      	bcs.n	800caf6 <KyushinJudge+0x41a>
 800caac:	4b23      	ldr	r3, [pc, #140]	; (800cb3c <KyushinJudge+0x460>)
 800caae:	785b      	ldrb	r3, [r3, #1]
 800cab0:	2b00      	cmp	r3, #0
 800cab2:	d020      	beq.n	800caf6 <KyushinJudge+0x41a>
				  //??
				  Pos.Dir = right;
 800cab4:	4b21      	ldr	r3, [pc, #132]	; (800cb3c <KyushinJudge+0x460>)
 800cab6:	2201      	movs	r2, #1
 800cab8:	709a      	strb	r2, [r3, #2]
				  Pos.NextX = Pos.X;
 800caba:	4b20      	ldr	r3, [pc, #128]	; (800cb3c <KyushinJudge+0x460>)
 800cabc:	781a      	ldrb	r2, [r3, #0]
 800cabe:	4b1f      	ldr	r3, [pc, #124]	; (800cb3c <KyushinJudge+0x460>)
 800cac0:	719a      	strb	r2, [r3, #6]
				  Pos.NextY = Pos.Y - 1;
 800cac2:	4b1e      	ldr	r3, [pc, #120]	; (800cb3c <KyushinJudge+0x460>)
 800cac4:	785b      	ldrb	r3, [r3, #1]
 800cac6:	3b01      	subs	r3, #1
 800cac8:	b2da      	uxtb	r2, r3
 800caca:	4b1c      	ldr	r3, [pc, #112]	; (800cb3c <KyushinJudge+0x460>)
 800cacc:	71da      	strb	r2, [r3, #7]
				  Pos.NextCar = south;
 800cace:	4b1b      	ldr	r3, [pc, #108]	; (800cb3c <KyushinJudge+0x460>)
 800cad0:	2202      	movs	r2, #2
 800cad2:	725a      	strb	r2, [r3, #9]
				  SelectAction(turn_mode);
 800cad4:	79fb      	ldrb	r3, [r7, #7]
 800cad6:	4618      	mov	r0, r3
 800cad8:	f7fd ff7e 	bl	800a9d8 <SelectAction>
		       	  Pos.Car = Pos.NextCar;
 800cadc:	4b17      	ldr	r3, [pc, #92]	; (800cb3c <KyushinJudge+0x460>)
 800cade:	7a5a      	ldrb	r2, [r3, #9]
 800cae0:	4b16      	ldr	r3, [pc, #88]	; (800cb3c <KyushinJudge+0x460>)
 800cae2:	70da      	strb	r2, [r3, #3]
		       	  Pos.X = Pos.NextX;
 800cae4:	4b15      	ldr	r3, [pc, #84]	; (800cb3c <KyushinJudge+0x460>)
 800cae6:	799a      	ldrb	r2, [r3, #6]
 800cae8:	4b14      	ldr	r3, [pc, #80]	; (800cb3c <KyushinJudge+0x460>)
 800caea:	701a      	strb	r2, [r3, #0]
		          Pos.Y = Pos.NextY;
 800caec:	4b13      	ldr	r3, [pc, #76]	; (800cb3c <KyushinJudge+0x460>)
 800caee:	79da      	ldrb	r2, [r3, #7]
 800caf0:	4b12      	ldr	r3, [pc, #72]	; (800cb3c <KyushinJudge+0x460>)
 800caf2:	705a      	strb	r2, [r3, #1]
 800caf4:	e020      	b.n	800cb38 <KyushinJudge+0x45c>
			  }
			  else {
				  //
				  Pos.Dir = back;
 800caf6:	4b11      	ldr	r3, [pc, #68]	; (800cb3c <KyushinJudge+0x460>)
 800caf8:	2202      	movs	r2, #2
 800cafa:	709a      	strb	r2, [r3, #2]
				  Pos.NextX = Pos.X - 1;
 800cafc:	4b0f      	ldr	r3, [pc, #60]	; (800cb3c <KyushinJudge+0x460>)
 800cafe:	781b      	ldrb	r3, [r3, #0]
 800cb00:	3b01      	subs	r3, #1
 800cb02:	b2da      	uxtb	r2, r3
 800cb04:	4b0d      	ldr	r3, [pc, #52]	; (800cb3c <KyushinJudge+0x460>)
 800cb06:	719a      	strb	r2, [r3, #6]
				  Pos.NextY = Pos.Y;
 800cb08:	4b0c      	ldr	r3, [pc, #48]	; (800cb3c <KyushinJudge+0x460>)
 800cb0a:	785a      	ldrb	r2, [r3, #1]
 800cb0c:	4b0b      	ldr	r3, [pc, #44]	; (800cb3c <KyushinJudge+0x460>)
 800cb0e:	71da      	strb	r2, [r3, #7]
				  Pos.NextCar = west;
 800cb10:	4b0a      	ldr	r3, [pc, #40]	; (800cb3c <KyushinJudge+0x460>)
 800cb12:	2203      	movs	r2, #3
 800cb14:	725a      	strb	r2, [r3, #9]
				  SelectAction(turn_mode);
 800cb16:	79fb      	ldrb	r3, [r7, #7]
 800cb18:	4618      	mov	r0, r3
 800cb1a:	f7fd ff5d 	bl	800a9d8 <SelectAction>
		       	  Pos.Car = Pos.NextCar;
 800cb1e:	4b07      	ldr	r3, [pc, #28]	; (800cb3c <KyushinJudge+0x460>)
 800cb20:	7a5a      	ldrb	r2, [r3, #9]
 800cb22:	4b06      	ldr	r3, [pc, #24]	; (800cb3c <KyushinJudge+0x460>)
 800cb24:	70da      	strb	r2, [r3, #3]
		       	  Pos.X = Pos.NextX;
 800cb26:	4b05      	ldr	r3, [pc, #20]	; (800cb3c <KyushinJudge+0x460>)
 800cb28:	799a      	ldrb	r2, [r3, #6]
 800cb2a:	4b04      	ldr	r3, [pc, #16]	; (800cb3c <KyushinJudge+0x460>)
 800cb2c:	701a      	strb	r2, [r3, #0]
		          Pos.Y = Pos.NextY;
 800cb2e:	4b03      	ldr	r3, [pc, #12]	; (800cb3c <KyushinJudge+0x460>)
 800cb30:	79da      	ldrb	r2, [r3, #7]
 800cb32:	4b02      	ldr	r3, [pc, #8]	; (800cb3c <KyushinJudge+0x460>)
 800cb34:	705a      	strb	r2, [r3, #1]
			  }
			  break;
 800cb36:	e221      	b.n	800cf7c <KyushinJudge+0x8a0>
 800cb38:	e220      	b.n	800cf7c <KyushinJudge+0x8a0>
 800cb3a:	bf00      	nop
 800cb3c:	20000000 	.word	0x20000000
 800cb40:	20000998 	.word	0x20000998
 800cb44:	20000568 	.word	0x20000568

		  case south:

			  if(Wall[Pos.X][Pos.Y].south == NOWALL &&walk_map[Pos.X][Pos.Y-1] < walk_map[Pos.X][Pos.Y] && Pos.Y > 0){
 800cb48:	4b84      	ldr	r3, [pc, #528]	; (800cd5c <KyushinJudge+0x680>)
 800cb4a:	781b      	ldrb	r3, [r3, #0]
 800cb4c:	4618      	mov	r0, r3
 800cb4e:	4b83      	ldr	r3, [pc, #524]	; (800cd5c <KyushinJudge+0x680>)
 800cb50:	785b      	ldrb	r3, [r3, #1]
 800cb52:	4619      	mov	r1, r3
 800cb54:	4a82      	ldr	r2, [pc, #520]	; (800cd60 <KyushinJudge+0x684>)
 800cb56:	0103      	lsls	r3, r0, #4
 800cb58:	440b      	add	r3, r1
 800cb5a:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800cb5e:	f3c3 1301 	ubfx	r3, r3, #4, #2
 800cb62:	b2db      	uxtb	r3, r3
 800cb64:	2b00      	cmp	r3, #0
 800cb66:	d13c      	bne.n	800cbe2 <KyushinJudge+0x506>
 800cb68:	4b7c      	ldr	r3, [pc, #496]	; (800cd5c <KyushinJudge+0x680>)
 800cb6a:	781b      	ldrb	r3, [r3, #0]
 800cb6c:	461a      	mov	r2, r3
 800cb6e:	4b7b      	ldr	r3, [pc, #492]	; (800cd5c <KyushinJudge+0x680>)
 800cb70:	785b      	ldrb	r3, [r3, #1]
 800cb72:	3b01      	subs	r3, #1
 800cb74:	497b      	ldr	r1, [pc, #492]	; (800cd64 <KyushinJudge+0x688>)
 800cb76:	0112      	lsls	r2, r2, #4
 800cb78:	4413      	add	r3, r2
 800cb7a:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 800cb7e:	4b77      	ldr	r3, [pc, #476]	; (800cd5c <KyushinJudge+0x680>)
 800cb80:	781b      	ldrb	r3, [r3, #0]
 800cb82:	461c      	mov	r4, r3
 800cb84:	4b75      	ldr	r3, [pc, #468]	; (800cd5c <KyushinJudge+0x680>)
 800cb86:	785b      	ldrb	r3, [r3, #1]
 800cb88:	4618      	mov	r0, r3
 800cb8a:	4976      	ldr	r1, [pc, #472]	; (800cd64 <KyushinJudge+0x688>)
 800cb8c:	0123      	lsls	r3, r4, #4
 800cb8e:	4403      	add	r3, r0
 800cb90:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800cb94:	429a      	cmp	r2, r3
 800cb96:	d224      	bcs.n	800cbe2 <KyushinJudge+0x506>
 800cb98:	4b70      	ldr	r3, [pc, #448]	; (800cd5c <KyushinJudge+0x680>)
 800cb9a:	785b      	ldrb	r3, [r3, #1]
 800cb9c:	2b00      	cmp	r3, #0
 800cb9e:	d020      	beq.n	800cbe2 <KyushinJudge+0x506>
				  //
				  Pos.Dir = front;
 800cba0:	4b6e      	ldr	r3, [pc, #440]	; (800cd5c <KyushinJudge+0x680>)
 800cba2:	2200      	movs	r2, #0
 800cba4:	709a      	strb	r2, [r3, #2]
				  Pos.NextX = Pos.X;
 800cba6:	4b6d      	ldr	r3, [pc, #436]	; (800cd5c <KyushinJudge+0x680>)
 800cba8:	781a      	ldrb	r2, [r3, #0]
 800cbaa:	4b6c      	ldr	r3, [pc, #432]	; (800cd5c <KyushinJudge+0x680>)
 800cbac:	719a      	strb	r2, [r3, #6]
				  Pos.NextY = Pos.Y - 1;
 800cbae:	4b6b      	ldr	r3, [pc, #428]	; (800cd5c <KyushinJudge+0x680>)
 800cbb0:	785b      	ldrb	r3, [r3, #1]
 800cbb2:	3b01      	subs	r3, #1
 800cbb4:	b2da      	uxtb	r2, r3
 800cbb6:	4b69      	ldr	r3, [pc, #420]	; (800cd5c <KyushinJudge+0x680>)
 800cbb8:	71da      	strb	r2, [r3, #7]
				  Pos.NextCar = south;
 800cbba:	4b68      	ldr	r3, [pc, #416]	; (800cd5c <KyushinJudge+0x680>)
 800cbbc:	2202      	movs	r2, #2
 800cbbe:	725a      	strb	r2, [r3, #9]
				  SelectAction(turn_mode);
 800cbc0:	79fb      	ldrb	r3, [r7, #7]
 800cbc2:	4618      	mov	r0, r3
 800cbc4:	f7fd ff08 	bl	800a9d8 <SelectAction>
		       	  Pos.Car = Pos.NextCar;
 800cbc8:	4b64      	ldr	r3, [pc, #400]	; (800cd5c <KyushinJudge+0x680>)
 800cbca:	7a5a      	ldrb	r2, [r3, #9]
 800cbcc:	4b63      	ldr	r3, [pc, #396]	; (800cd5c <KyushinJudge+0x680>)
 800cbce:	70da      	strb	r2, [r3, #3]
		       	  Pos.X = Pos.NextX;
 800cbd0:	4b62      	ldr	r3, [pc, #392]	; (800cd5c <KyushinJudge+0x680>)
 800cbd2:	799a      	ldrb	r2, [r3, #6]
 800cbd4:	4b61      	ldr	r3, [pc, #388]	; (800cd5c <KyushinJudge+0x680>)
 800cbd6:	701a      	strb	r2, [r3, #0]
		          Pos.Y = Pos.NextY;
 800cbd8:	4b60      	ldr	r3, [pc, #384]	; (800cd5c <KyushinJudge+0x680>)
 800cbda:	79da      	ldrb	r2, [r3, #7]
 800cbdc:	4b5f      	ldr	r3, [pc, #380]	; (800cd5c <KyushinJudge+0x680>)
 800cbde:	705a      	strb	r2, [r3, #1]
 800cbe0:	e0ba      	b.n	800cd58 <KyushinJudge+0x67c>
			  }
			  else if(Wall[Pos.X][Pos.Y].east == NOWALL &&walk_map[Pos.X+1][Pos.Y] < walk_map[Pos.X][Pos.Y] && Pos.X < NUMBER_OF_SQUARES-1){
 800cbe2:	4b5e      	ldr	r3, [pc, #376]	; (800cd5c <KyushinJudge+0x680>)
 800cbe4:	781b      	ldrb	r3, [r3, #0]
 800cbe6:	4618      	mov	r0, r3
 800cbe8:	4b5c      	ldr	r3, [pc, #368]	; (800cd5c <KyushinJudge+0x680>)
 800cbea:	785b      	ldrb	r3, [r3, #1]
 800cbec:	4619      	mov	r1, r3
 800cbee:	4a5c      	ldr	r2, [pc, #368]	; (800cd60 <KyushinJudge+0x684>)
 800cbf0:	0103      	lsls	r3, r0, #4
 800cbf2:	440b      	add	r3, r1
 800cbf4:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800cbf8:	f3c3 0381 	ubfx	r3, r3, #2, #2
 800cbfc:	b2db      	uxtb	r3, r3
 800cbfe:	2b00      	cmp	r3, #0
 800cc00:	d13c      	bne.n	800cc7c <KyushinJudge+0x5a0>
 800cc02:	4b56      	ldr	r3, [pc, #344]	; (800cd5c <KyushinJudge+0x680>)
 800cc04:	781b      	ldrb	r3, [r3, #0]
 800cc06:	3301      	adds	r3, #1
 800cc08:	4a54      	ldr	r2, [pc, #336]	; (800cd5c <KyushinJudge+0x680>)
 800cc0a:	7852      	ldrb	r2, [r2, #1]
 800cc0c:	4611      	mov	r1, r2
 800cc0e:	4a55      	ldr	r2, [pc, #340]	; (800cd64 <KyushinJudge+0x688>)
 800cc10:	011b      	lsls	r3, r3, #4
 800cc12:	440b      	add	r3, r1
 800cc14:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 800cc18:	4b50      	ldr	r3, [pc, #320]	; (800cd5c <KyushinJudge+0x680>)
 800cc1a:	781b      	ldrb	r3, [r3, #0]
 800cc1c:	461c      	mov	r4, r3
 800cc1e:	4b4f      	ldr	r3, [pc, #316]	; (800cd5c <KyushinJudge+0x680>)
 800cc20:	785b      	ldrb	r3, [r3, #1]
 800cc22:	4618      	mov	r0, r3
 800cc24:	494f      	ldr	r1, [pc, #316]	; (800cd64 <KyushinJudge+0x688>)
 800cc26:	0123      	lsls	r3, r4, #4
 800cc28:	4403      	add	r3, r0
 800cc2a:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800cc2e:	429a      	cmp	r2, r3
 800cc30:	d224      	bcs.n	800cc7c <KyushinJudge+0x5a0>
 800cc32:	4b4a      	ldr	r3, [pc, #296]	; (800cd5c <KyushinJudge+0x680>)
 800cc34:	781b      	ldrb	r3, [r3, #0]
 800cc36:	2b0e      	cmp	r3, #14
 800cc38:	d820      	bhi.n	800cc7c <KyushinJudge+0x5a0>
				  //
    			  Pos.Dir = left;
 800cc3a:	4b48      	ldr	r3, [pc, #288]	; (800cd5c <KyushinJudge+0x680>)
 800cc3c:	2203      	movs	r2, #3
 800cc3e:	709a      	strb	r2, [r3, #2]
    			  Pos.NextX = Pos.X + 1;
 800cc40:	4b46      	ldr	r3, [pc, #280]	; (800cd5c <KyushinJudge+0x680>)
 800cc42:	781b      	ldrb	r3, [r3, #0]
 800cc44:	3301      	adds	r3, #1
 800cc46:	b2da      	uxtb	r2, r3
 800cc48:	4b44      	ldr	r3, [pc, #272]	; (800cd5c <KyushinJudge+0x680>)
 800cc4a:	719a      	strb	r2, [r3, #6]
    			  Pos.NextY = Pos.Y;
 800cc4c:	4b43      	ldr	r3, [pc, #268]	; (800cd5c <KyushinJudge+0x680>)
 800cc4e:	785a      	ldrb	r2, [r3, #1]
 800cc50:	4b42      	ldr	r3, [pc, #264]	; (800cd5c <KyushinJudge+0x680>)
 800cc52:	71da      	strb	r2, [r3, #7]
    			  Pos.NextCar = east;
 800cc54:	4b41      	ldr	r3, [pc, #260]	; (800cd5c <KyushinJudge+0x680>)
 800cc56:	2201      	movs	r2, #1
 800cc58:	725a      	strb	r2, [r3, #9]
    			  SelectAction(turn_mode);
 800cc5a:	79fb      	ldrb	r3, [r7, #7]
 800cc5c:	4618      	mov	r0, r3
 800cc5e:	f7fd febb 	bl	800a9d8 <SelectAction>
    			  Pos.Car = Pos.NextCar;
 800cc62:	4b3e      	ldr	r3, [pc, #248]	; (800cd5c <KyushinJudge+0x680>)
 800cc64:	7a5a      	ldrb	r2, [r3, #9]
 800cc66:	4b3d      	ldr	r3, [pc, #244]	; (800cd5c <KyushinJudge+0x680>)
 800cc68:	70da      	strb	r2, [r3, #3]
		       	  Pos.X = Pos.NextX;
 800cc6a:	4b3c      	ldr	r3, [pc, #240]	; (800cd5c <KyushinJudge+0x680>)
 800cc6c:	799a      	ldrb	r2, [r3, #6]
 800cc6e:	4b3b      	ldr	r3, [pc, #236]	; (800cd5c <KyushinJudge+0x680>)
 800cc70:	701a      	strb	r2, [r3, #0]
		          Pos.Y = Pos.NextY;
 800cc72:	4b3a      	ldr	r3, [pc, #232]	; (800cd5c <KyushinJudge+0x680>)
 800cc74:	79da      	ldrb	r2, [r3, #7]
 800cc76:	4b39      	ldr	r3, [pc, #228]	; (800cd5c <KyushinJudge+0x680>)
 800cc78:	705a      	strb	r2, [r3, #1]
 800cc7a:	e06d      	b.n	800cd58 <KyushinJudge+0x67c>
			  }
			  else if(Wall[Pos.X][Pos.Y].west == NOWALL &&walk_map[Pos.X-1][Pos.Y] < walk_map[Pos.X][Pos.Y] && Pos.X > 0){
 800cc7c:	4b37      	ldr	r3, [pc, #220]	; (800cd5c <KyushinJudge+0x680>)
 800cc7e:	781b      	ldrb	r3, [r3, #0]
 800cc80:	4618      	mov	r0, r3
 800cc82:	4b36      	ldr	r3, [pc, #216]	; (800cd5c <KyushinJudge+0x680>)
 800cc84:	785b      	ldrb	r3, [r3, #1]
 800cc86:	4619      	mov	r1, r3
 800cc88:	4a35      	ldr	r2, [pc, #212]	; (800cd60 <KyushinJudge+0x684>)
 800cc8a:	0103      	lsls	r3, r0, #4
 800cc8c:	440b      	add	r3, r1
 800cc8e:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800cc92:	f3c3 1381 	ubfx	r3, r3, #6, #2
 800cc96:	b2db      	uxtb	r3, r3
 800cc98:	2b00      	cmp	r3, #0
 800cc9a:	d13c      	bne.n	800cd16 <KyushinJudge+0x63a>
 800cc9c:	4b2f      	ldr	r3, [pc, #188]	; (800cd5c <KyushinJudge+0x680>)
 800cc9e:	781b      	ldrb	r3, [r3, #0]
 800cca0:	3b01      	subs	r3, #1
 800cca2:	4a2e      	ldr	r2, [pc, #184]	; (800cd5c <KyushinJudge+0x680>)
 800cca4:	7852      	ldrb	r2, [r2, #1]
 800cca6:	4611      	mov	r1, r2
 800cca8:	4a2e      	ldr	r2, [pc, #184]	; (800cd64 <KyushinJudge+0x688>)
 800ccaa:	011b      	lsls	r3, r3, #4
 800ccac:	440b      	add	r3, r1
 800ccae:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 800ccb2:	4b2a      	ldr	r3, [pc, #168]	; (800cd5c <KyushinJudge+0x680>)
 800ccb4:	781b      	ldrb	r3, [r3, #0]
 800ccb6:	461c      	mov	r4, r3
 800ccb8:	4b28      	ldr	r3, [pc, #160]	; (800cd5c <KyushinJudge+0x680>)
 800ccba:	785b      	ldrb	r3, [r3, #1]
 800ccbc:	4618      	mov	r0, r3
 800ccbe:	4929      	ldr	r1, [pc, #164]	; (800cd64 <KyushinJudge+0x688>)
 800ccc0:	0123      	lsls	r3, r4, #4
 800ccc2:	4403      	add	r3, r0
 800ccc4:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800ccc8:	429a      	cmp	r2, r3
 800ccca:	d224      	bcs.n	800cd16 <KyushinJudge+0x63a>
 800cccc:	4b23      	ldr	r3, [pc, #140]	; (800cd5c <KyushinJudge+0x680>)
 800ccce:	781b      	ldrb	r3, [r3, #0]
 800ccd0:	2b00      	cmp	r3, #0
 800ccd2:	d020      	beq.n	800cd16 <KyushinJudge+0x63a>
				  //
				  Pos.Dir = right;
 800ccd4:	4b21      	ldr	r3, [pc, #132]	; (800cd5c <KyushinJudge+0x680>)
 800ccd6:	2201      	movs	r2, #1
 800ccd8:	709a      	strb	r2, [r3, #2]
				  Pos.NextX = Pos.X - 1;
 800ccda:	4b20      	ldr	r3, [pc, #128]	; (800cd5c <KyushinJudge+0x680>)
 800ccdc:	781b      	ldrb	r3, [r3, #0]
 800ccde:	3b01      	subs	r3, #1
 800cce0:	b2da      	uxtb	r2, r3
 800cce2:	4b1e      	ldr	r3, [pc, #120]	; (800cd5c <KyushinJudge+0x680>)
 800cce4:	719a      	strb	r2, [r3, #6]
				  Pos.NextY = Pos.Y;
 800cce6:	4b1d      	ldr	r3, [pc, #116]	; (800cd5c <KyushinJudge+0x680>)
 800cce8:	785a      	ldrb	r2, [r3, #1]
 800ccea:	4b1c      	ldr	r3, [pc, #112]	; (800cd5c <KyushinJudge+0x680>)
 800ccec:	71da      	strb	r2, [r3, #7]
				  Pos.NextCar = west;
 800ccee:	4b1b      	ldr	r3, [pc, #108]	; (800cd5c <KyushinJudge+0x680>)
 800ccf0:	2203      	movs	r2, #3
 800ccf2:	725a      	strb	r2, [r3, #9]
				  SelectAction(turn_mode);
 800ccf4:	79fb      	ldrb	r3, [r7, #7]
 800ccf6:	4618      	mov	r0, r3
 800ccf8:	f7fd fe6e 	bl	800a9d8 <SelectAction>
		       	  Pos.Car = Pos.NextCar;
 800ccfc:	4b17      	ldr	r3, [pc, #92]	; (800cd5c <KyushinJudge+0x680>)
 800ccfe:	7a5a      	ldrb	r2, [r3, #9]
 800cd00:	4b16      	ldr	r3, [pc, #88]	; (800cd5c <KyushinJudge+0x680>)
 800cd02:	70da      	strb	r2, [r3, #3]
		       	  Pos.X = Pos.NextX;
 800cd04:	4b15      	ldr	r3, [pc, #84]	; (800cd5c <KyushinJudge+0x680>)
 800cd06:	799a      	ldrb	r2, [r3, #6]
 800cd08:	4b14      	ldr	r3, [pc, #80]	; (800cd5c <KyushinJudge+0x680>)
 800cd0a:	701a      	strb	r2, [r3, #0]
		          Pos.Y = Pos.NextY;
 800cd0c:	4b13      	ldr	r3, [pc, #76]	; (800cd5c <KyushinJudge+0x680>)
 800cd0e:	79da      	ldrb	r2, [r3, #7]
 800cd10:	4b12      	ldr	r3, [pc, #72]	; (800cd5c <KyushinJudge+0x680>)
 800cd12:	705a      	strb	r2, [r3, #1]
 800cd14:	e020      	b.n	800cd58 <KyushinJudge+0x67c>
			  }
			  else {
				  //
				  Pos.Dir = back;
 800cd16:	4b11      	ldr	r3, [pc, #68]	; (800cd5c <KyushinJudge+0x680>)
 800cd18:	2202      	movs	r2, #2
 800cd1a:	709a      	strb	r2, [r3, #2]
				  Pos.NextX = Pos.X;
 800cd1c:	4b0f      	ldr	r3, [pc, #60]	; (800cd5c <KyushinJudge+0x680>)
 800cd1e:	781a      	ldrb	r2, [r3, #0]
 800cd20:	4b0e      	ldr	r3, [pc, #56]	; (800cd5c <KyushinJudge+0x680>)
 800cd22:	719a      	strb	r2, [r3, #6]
				  Pos.NextY = Pos.Y+1;
 800cd24:	4b0d      	ldr	r3, [pc, #52]	; (800cd5c <KyushinJudge+0x680>)
 800cd26:	785b      	ldrb	r3, [r3, #1]
 800cd28:	3301      	adds	r3, #1
 800cd2a:	b2da      	uxtb	r2, r3
 800cd2c:	4b0b      	ldr	r3, [pc, #44]	; (800cd5c <KyushinJudge+0x680>)
 800cd2e:	71da      	strb	r2, [r3, #7]
				  Pos.NextCar = north;
 800cd30:	4b0a      	ldr	r3, [pc, #40]	; (800cd5c <KyushinJudge+0x680>)
 800cd32:	2200      	movs	r2, #0
 800cd34:	725a      	strb	r2, [r3, #9]
				  SelectAction(turn_mode);
 800cd36:	79fb      	ldrb	r3, [r7, #7]
 800cd38:	4618      	mov	r0, r3
 800cd3a:	f7fd fe4d 	bl	800a9d8 <SelectAction>
		       	  Pos.Car = Pos.NextCar;
 800cd3e:	4b07      	ldr	r3, [pc, #28]	; (800cd5c <KyushinJudge+0x680>)
 800cd40:	7a5a      	ldrb	r2, [r3, #9]
 800cd42:	4b06      	ldr	r3, [pc, #24]	; (800cd5c <KyushinJudge+0x680>)
 800cd44:	70da      	strb	r2, [r3, #3]
		       	  Pos.X = Pos.NextX;
 800cd46:	4b05      	ldr	r3, [pc, #20]	; (800cd5c <KyushinJudge+0x680>)
 800cd48:	799a      	ldrb	r2, [r3, #6]
 800cd4a:	4b04      	ldr	r3, [pc, #16]	; (800cd5c <KyushinJudge+0x680>)
 800cd4c:	701a      	strb	r2, [r3, #0]
		          Pos.Y = Pos.NextY;
 800cd4e:	4b03      	ldr	r3, [pc, #12]	; (800cd5c <KyushinJudge+0x680>)
 800cd50:	79da      	ldrb	r2, [r3, #7]
 800cd52:	4b02      	ldr	r3, [pc, #8]	; (800cd5c <KyushinJudge+0x680>)
 800cd54:	705a      	strb	r2, [r3, #1]
			  }
			  break;
 800cd56:	e111      	b.n	800cf7c <KyushinJudge+0x8a0>
 800cd58:	e110      	b.n	800cf7c <KyushinJudge+0x8a0>
 800cd5a:	bf00      	nop
 800cd5c:	20000000 	.word	0x20000000
 800cd60:	20000998 	.word	0x20000998
 800cd64:	20000568 	.word	0x20000568

		  case west:

			  if(Wall[Pos.X][Pos.Y].west == NOWALL &&walk_map[Pos.X-1][Pos.Y] < walk_map[Pos.X][Pos.Y] && Pos.X > 0){
 800cd68:	4b86      	ldr	r3, [pc, #536]	; (800cf84 <KyushinJudge+0x8a8>)
 800cd6a:	781b      	ldrb	r3, [r3, #0]
 800cd6c:	4618      	mov	r0, r3
 800cd6e:	4b85      	ldr	r3, [pc, #532]	; (800cf84 <KyushinJudge+0x8a8>)
 800cd70:	785b      	ldrb	r3, [r3, #1]
 800cd72:	4619      	mov	r1, r3
 800cd74:	4a84      	ldr	r2, [pc, #528]	; (800cf88 <KyushinJudge+0x8ac>)
 800cd76:	0103      	lsls	r3, r0, #4
 800cd78:	440b      	add	r3, r1
 800cd7a:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800cd7e:	f3c3 1381 	ubfx	r3, r3, #6, #2
 800cd82:	b2db      	uxtb	r3, r3
 800cd84:	2b00      	cmp	r3, #0
 800cd86:	d13c      	bne.n	800ce02 <KyushinJudge+0x726>
 800cd88:	4b7e      	ldr	r3, [pc, #504]	; (800cf84 <KyushinJudge+0x8a8>)
 800cd8a:	781b      	ldrb	r3, [r3, #0]
 800cd8c:	3b01      	subs	r3, #1
 800cd8e:	4a7d      	ldr	r2, [pc, #500]	; (800cf84 <KyushinJudge+0x8a8>)
 800cd90:	7852      	ldrb	r2, [r2, #1]
 800cd92:	4611      	mov	r1, r2
 800cd94:	4a7d      	ldr	r2, [pc, #500]	; (800cf8c <KyushinJudge+0x8b0>)
 800cd96:	011b      	lsls	r3, r3, #4
 800cd98:	440b      	add	r3, r1
 800cd9a:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 800cd9e:	4b79      	ldr	r3, [pc, #484]	; (800cf84 <KyushinJudge+0x8a8>)
 800cda0:	781b      	ldrb	r3, [r3, #0]
 800cda2:	461c      	mov	r4, r3
 800cda4:	4b77      	ldr	r3, [pc, #476]	; (800cf84 <KyushinJudge+0x8a8>)
 800cda6:	785b      	ldrb	r3, [r3, #1]
 800cda8:	4618      	mov	r0, r3
 800cdaa:	4978      	ldr	r1, [pc, #480]	; (800cf8c <KyushinJudge+0x8b0>)
 800cdac:	0123      	lsls	r3, r4, #4
 800cdae:	4403      	add	r3, r0
 800cdb0:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800cdb4:	429a      	cmp	r2, r3
 800cdb6:	d224      	bcs.n	800ce02 <KyushinJudge+0x726>
 800cdb8:	4b72      	ldr	r3, [pc, #456]	; (800cf84 <KyushinJudge+0x8a8>)
 800cdba:	781b      	ldrb	r3, [r3, #0]
 800cdbc:	2b00      	cmp	r3, #0
 800cdbe:	d020      	beq.n	800ce02 <KyushinJudge+0x726>
				  //
				  Pos.Dir = front;
 800cdc0:	4b70      	ldr	r3, [pc, #448]	; (800cf84 <KyushinJudge+0x8a8>)
 800cdc2:	2200      	movs	r2, #0
 800cdc4:	709a      	strb	r2, [r3, #2]
				  Pos.NextX = Pos.X - 1;
 800cdc6:	4b6f      	ldr	r3, [pc, #444]	; (800cf84 <KyushinJudge+0x8a8>)
 800cdc8:	781b      	ldrb	r3, [r3, #0]
 800cdca:	3b01      	subs	r3, #1
 800cdcc:	b2da      	uxtb	r2, r3
 800cdce:	4b6d      	ldr	r3, [pc, #436]	; (800cf84 <KyushinJudge+0x8a8>)
 800cdd0:	719a      	strb	r2, [r3, #6]
				  Pos.NextY = Pos.Y;
 800cdd2:	4b6c      	ldr	r3, [pc, #432]	; (800cf84 <KyushinJudge+0x8a8>)
 800cdd4:	785a      	ldrb	r2, [r3, #1]
 800cdd6:	4b6b      	ldr	r3, [pc, #428]	; (800cf84 <KyushinJudge+0x8a8>)
 800cdd8:	71da      	strb	r2, [r3, #7]
				  Pos.NextCar = west;
 800cdda:	4b6a      	ldr	r3, [pc, #424]	; (800cf84 <KyushinJudge+0x8a8>)
 800cddc:	2203      	movs	r2, #3
 800cdde:	725a      	strb	r2, [r3, #9]
				  SelectAction(turn_mode);
 800cde0:	79fb      	ldrb	r3, [r7, #7]
 800cde2:	4618      	mov	r0, r3
 800cde4:	f7fd fdf8 	bl	800a9d8 <SelectAction>
		       	  Pos.Car = Pos.NextCar;
 800cde8:	4b66      	ldr	r3, [pc, #408]	; (800cf84 <KyushinJudge+0x8a8>)
 800cdea:	7a5a      	ldrb	r2, [r3, #9]
 800cdec:	4b65      	ldr	r3, [pc, #404]	; (800cf84 <KyushinJudge+0x8a8>)
 800cdee:	70da      	strb	r2, [r3, #3]
		       	  Pos.X = Pos.NextX;
 800cdf0:	4b64      	ldr	r3, [pc, #400]	; (800cf84 <KyushinJudge+0x8a8>)
 800cdf2:	799a      	ldrb	r2, [r3, #6]
 800cdf4:	4b63      	ldr	r3, [pc, #396]	; (800cf84 <KyushinJudge+0x8a8>)
 800cdf6:	701a      	strb	r2, [r3, #0]
		          Pos.Y = Pos.NextY;
 800cdf8:	4b62      	ldr	r3, [pc, #392]	; (800cf84 <KyushinJudge+0x8a8>)
 800cdfa:	79da      	ldrb	r2, [r3, #7]
 800cdfc:	4b61      	ldr	r3, [pc, #388]	; (800cf84 <KyushinJudge+0x8a8>)
 800cdfe:	705a      	strb	r2, [r3, #1]
 800ce00:	e0ba      	b.n	800cf78 <KyushinJudge+0x89c>
			  }
			  else if(Wall[Pos.X][Pos.Y].south == NOWALL &&walk_map[Pos.X][Pos.Y-1] < walk_map[Pos.X][Pos.Y] && Pos.Y > 0){
 800ce02:	4b60      	ldr	r3, [pc, #384]	; (800cf84 <KyushinJudge+0x8a8>)
 800ce04:	781b      	ldrb	r3, [r3, #0]
 800ce06:	4618      	mov	r0, r3
 800ce08:	4b5e      	ldr	r3, [pc, #376]	; (800cf84 <KyushinJudge+0x8a8>)
 800ce0a:	785b      	ldrb	r3, [r3, #1]
 800ce0c:	4619      	mov	r1, r3
 800ce0e:	4a5e      	ldr	r2, [pc, #376]	; (800cf88 <KyushinJudge+0x8ac>)
 800ce10:	0103      	lsls	r3, r0, #4
 800ce12:	440b      	add	r3, r1
 800ce14:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800ce18:	f3c3 1301 	ubfx	r3, r3, #4, #2
 800ce1c:	b2db      	uxtb	r3, r3
 800ce1e:	2b00      	cmp	r3, #0
 800ce20:	d13c      	bne.n	800ce9c <KyushinJudge+0x7c0>
 800ce22:	4b58      	ldr	r3, [pc, #352]	; (800cf84 <KyushinJudge+0x8a8>)
 800ce24:	781b      	ldrb	r3, [r3, #0]
 800ce26:	461a      	mov	r2, r3
 800ce28:	4b56      	ldr	r3, [pc, #344]	; (800cf84 <KyushinJudge+0x8a8>)
 800ce2a:	785b      	ldrb	r3, [r3, #1]
 800ce2c:	3b01      	subs	r3, #1
 800ce2e:	4957      	ldr	r1, [pc, #348]	; (800cf8c <KyushinJudge+0x8b0>)
 800ce30:	0112      	lsls	r2, r2, #4
 800ce32:	4413      	add	r3, r2
 800ce34:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 800ce38:	4b52      	ldr	r3, [pc, #328]	; (800cf84 <KyushinJudge+0x8a8>)
 800ce3a:	781b      	ldrb	r3, [r3, #0]
 800ce3c:	461c      	mov	r4, r3
 800ce3e:	4b51      	ldr	r3, [pc, #324]	; (800cf84 <KyushinJudge+0x8a8>)
 800ce40:	785b      	ldrb	r3, [r3, #1]
 800ce42:	4618      	mov	r0, r3
 800ce44:	4951      	ldr	r1, [pc, #324]	; (800cf8c <KyushinJudge+0x8b0>)
 800ce46:	0123      	lsls	r3, r4, #4
 800ce48:	4403      	add	r3, r0
 800ce4a:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800ce4e:	429a      	cmp	r2, r3
 800ce50:	d224      	bcs.n	800ce9c <KyushinJudge+0x7c0>
 800ce52:	4b4c      	ldr	r3, [pc, #304]	; (800cf84 <KyushinJudge+0x8a8>)
 800ce54:	785b      	ldrb	r3, [r3, #1]
 800ce56:	2b00      	cmp	r3, #0
 800ce58:	d020      	beq.n	800ce9c <KyushinJudge+0x7c0>
				  //??
    			  Pos.Dir = left;
 800ce5a:	4b4a      	ldr	r3, [pc, #296]	; (800cf84 <KyushinJudge+0x8a8>)
 800ce5c:	2203      	movs	r2, #3
 800ce5e:	709a      	strb	r2, [r3, #2]
    			  Pos.NextX = Pos.X;
 800ce60:	4b48      	ldr	r3, [pc, #288]	; (800cf84 <KyushinJudge+0x8a8>)
 800ce62:	781a      	ldrb	r2, [r3, #0]
 800ce64:	4b47      	ldr	r3, [pc, #284]	; (800cf84 <KyushinJudge+0x8a8>)
 800ce66:	719a      	strb	r2, [r3, #6]
    			  Pos.NextY = Pos.Y - 1;
 800ce68:	4b46      	ldr	r3, [pc, #280]	; (800cf84 <KyushinJudge+0x8a8>)
 800ce6a:	785b      	ldrb	r3, [r3, #1]
 800ce6c:	3b01      	subs	r3, #1
 800ce6e:	b2da      	uxtb	r2, r3
 800ce70:	4b44      	ldr	r3, [pc, #272]	; (800cf84 <KyushinJudge+0x8a8>)
 800ce72:	71da      	strb	r2, [r3, #7]
    			  Pos.NextCar = south;
 800ce74:	4b43      	ldr	r3, [pc, #268]	; (800cf84 <KyushinJudge+0x8a8>)
 800ce76:	2202      	movs	r2, #2
 800ce78:	725a      	strb	r2, [r3, #9]
    			  SelectAction(turn_mode);
 800ce7a:	79fb      	ldrb	r3, [r7, #7]
 800ce7c:	4618      	mov	r0, r3
 800ce7e:	f7fd fdab 	bl	800a9d8 <SelectAction>
    			  Pos.Car = Pos.NextCar;
 800ce82:	4b40      	ldr	r3, [pc, #256]	; (800cf84 <KyushinJudge+0x8a8>)
 800ce84:	7a5a      	ldrb	r2, [r3, #9]
 800ce86:	4b3f      	ldr	r3, [pc, #252]	; (800cf84 <KyushinJudge+0x8a8>)
 800ce88:	70da      	strb	r2, [r3, #3]
		       	  Pos.X = Pos.NextX;
 800ce8a:	4b3e      	ldr	r3, [pc, #248]	; (800cf84 <KyushinJudge+0x8a8>)
 800ce8c:	799a      	ldrb	r2, [r3, #6]
 800ce8e:	4b3d      	ldr	r3, [pc, #244]	; (800cf84 <KyushinJudge+0x8a8>)
 800ce90:	701a      	strb	r2, [r3, #0]
		          Pos.Y = Pos.NextY;
 800ce92:	4b3c      	ldr	r3, [pc, #240]	; (800cf84 <KyushinJudge+0x8a8>)
 800ce94:	79da      	ldrb	r2, [r3, #7]
 800ce96:	4b3b      	ldr	r3, [pc, #236]	; (800cf84 <KyushinJudge+0x8a8>)
 800ce98:	705a      	strb	r2, [r3, #1]
 800ce9a:	e06d      	b.n	800cf78 <KyushinJudge+0x89c>
			  }
			  else if(Wall[Pos.X][Pos.Y].north == NOWALL &&walk_map[Pos.X][Pos.Y+1] < walk_map[Pos.X][Pos.Y] && Pos.Y < NUMBER_OF_SQUARES-1){
 800ce9c:	4b39      	ldr	r3, [pc, #228]	; (800cf84 <KyushinJudge+0x8a8>)
 800ce9e:	781b      	ldrb	r3, [r3, #0]
 800cea0:	4618      	mov	r0, r3
 800cea2:	4b38      	ldr	r3, [pc, #224]	; (800cf84 <KyushinJudge+0x8a8>)
 800cea4:	785b      	ldrb	r3, [r3, #1]
 800cea6:	4619      	mov	r1, r3
 800cea8:	4a37      	ldr	r2, [pc, #220]	; (800cf88 <KyushinJudge+0x8ac>)
 800ceaa:	0103      	lsls	r3, r0, #4
 800ceac:	440b      	add	r3, r1
 800ceae:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800ceb2:	f3c3 0301 	ubfx	r3, r3, #0, #2
 800ceb6:	b2db      	uxtb	r3, r3
 800ceb8:	2b00      	cmp	r3, #0
 800ceba:	d13c      	bne.n	800cf36 <KyushinJudge+0x85a>
 800cebc:	4b31      	ldr	r3, [pc, #196]	; (800cf84 <KyushinJudge+0x8a8>)
 800cebe:	781b      	ldrb	r3, [r3, #0]
 800cec0:	461a      	mov	r2, r3
 800cec2:	4b30      	ldr	r3, [pc, #192]	; (800cf84 <KyushinJudge+0x8a8>)
 800cec4:	785b      	ldrb	r3, [r3, #1]
 800cec6:	3301      	adds	r3, #1
 800cec8:	4930      	ldr	r1, [pc, #192]	; (800cf8c <KyushinJudge+0x8b0>)
 800ceca:	0112      	lsls	r2, r2, #4
 800cecc:	4413      	add	r3, r2
 800cece:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 800ced2:	4b2c      	ldr	r3, [pc, #176]	; (800cf84 <KyushinJudge+0x8a8>)
 800ced4:	781b      	ldrb	r3, [r3, #0]
 800ced6:	461c      	mov	r4, r3
 800ced8:	4b2a      	ldr	r3, [pc, #168]	; (800cf84 <KyushinJudge+0x8a8>)
 800ceda:	785b      	ldrb	r3, [r3, #1]
 800cedc:	4618      	mov	r0, r3
 800cede:	492b      	ldr	r1, [pc, #172]	; (800cf8c <KyushinJudge+0x8b0>)
 800cee0:	0123      	lsls	r3, r4, #4
 800cee2:	4403      	add	r3, r0
 800cee4:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800cee8:	429a      	cmp	r2, r3
 800ceea:	d224      	bcs.n	800cf36 <KyushinJudge+0x85a>
 800ceec:	4b25      	ldr	r3, [pc, #148]	; (800cf84 <KyushinJudge+0x8a8>)
 800ceee:	785b      	ldrb	r3, [r3, #1]
 800cef0:	2b0e      	cmp	r3, #14
 800cef2:	d820      	bhi.n	800cf36 <KyushinJudge+0x85a>
				  //??
				  Pos.Dir = right;
 800cef4:	4b23      	ldr	r3, [pc, #140]	; (800cf84 <KyushinJudge+0x8a8>)
 800cef6:	2201      	movs	r2, #1
 800cef8:	709a      	strb	r2, [r3, #2]
				  Pos.NextX = Pos.X;
 800cefa:	4b22      	ldr	r3, [pc, #136]	; (800cf84 <KyushinJudge+0x8a8>)
 800cefc:	781a      	ldrb	r2, [r3, #0]
 800cefe:	4b21      	ldr	r3, [pc, #132]	; (800cf84 <KyushinJudge+0x8a8>)
 800cf00:	719a      	strb	r2, [r3, #6]
				  Pos.NextY = Pos.Y+1;
 800cf02:	4b20      	ldr	r3, [pc, #128]	; (800cf84 <KyushinJudge+0x8a8>)
 800cf04:	785b      	ldrb	r3, [r3, #1]
 800cf06:	3301      	adds	r3, #1
 800cf08:	b2da      	uxtb	r2, r3
 800cf0a:	4b1e      	ldr	r3, [pc, #120]	; (800cf84 <KyushinJudge+0x8a8>)
 800cf0c:	71da      	strb	r2, [r3, #7]
				  Pos.NextCar = north;
 800cf0e:	4b1d      	ldr	r3, [pc, #116]	; (800cf84 <KyushinJudge+0x8a8>)
 800cf10:	2200      	movs	r2, #0
 800cf12:	725a      	strb	r2, [r3, #9]
				  SelectAction(turn_mode);
 800cf14:	79fb      	ldrb	r3, [r7, #7]
 800cf16:	4618      	mov	r0, r3
 800cf18:	f7fd fd5e 	bl	800a9d8 <SelectAction>
		       	  Pos.Car = Pos.NextCar;
 800cf1c:	4b19      	ldr	r3, [pc, #100]	; (800cf84 <KyushinJudge+0x8a8>)
 800cf1e:	7a5a      	ldrb	r2, [r3, #9]
 800cf20:	4b18      	ldr	r3, [pc, #96]	; (800cf84 <KyushinJudge+0x8a8>)
 800cf22:	70da      	strb	r2, [r3, #3]
		       	  Pos.X = Pos.NextX;
 800cf24:	4b17      	ldr	r3, [pc, #92]	; (800cf84 <KyushinJudge+0x8a8>)
 800cf26:	799a      	ldrb	r2, [r3, #6]
 800cf28:	4b16      	ldr	r3, [pc, #88]	; (800cf84 <KyushinJudge+0x8a8>)
 800cf2a:	701a      	strb	r2, [r3, #0]
		          Pos.Y = Pos.NextY;
 800cf2c:	4b15      	ldr	r3, [pc, #84]	; (800cf84 <KyushinJudge+0x8a8>)
 800cf2e:	79da      	ldrb	r2, [r3, #7]
 800cf30:	4b14      	ldr	r3, [pc, #80]	; (800cf84 <KyushinJudge+0x8a8>)
 800cf32:	705a      	strb	r2, [r3, #1]
 800cf34:	e020      	b.n	800cf78 <KyushinJudge+0x89c>
			  }
			  else {
				  //
				  Pos.Dir = back;
 800cf36:	4b13      	ldr	r3, [pc, #76]	; (800cf84 <KyushinJudge+0x8a8>)
 800cf38:	2202      	movs	r2, #2
 800cf3a:	709a      	strb	r2, [r3, #2]
				  Pos.NextX = Pos.X + 1;
 800cf3c:	4b11      	ldr	r3, [pc, #68]	; (800cf84 <KyushinJudge+0x8a8>)
 800cf3e:	781b      	ldrb	r3, [r3, #0]
 800cf40:	3301      	adds	r3, #1
 800cf42:	b2da      	uxtb	r2, r3
 800cf44:	4b0f      	ldr	r3, [pc, #60]	; (800cf84 <KyushinJudge+0x8a8>)
 800cf46:	719a      	strb	r2, [r3, #6]
				  Pos.NextY = Pos.Y;
 800cf48:	4b0e      	ldr	r3, [pc, #56]	; (800cf84 <KyushinJudge+0x8a8>)
 800cf4a:	785a      	ldrb	r2, [r3, #1]
 800cf4c:	4b0d      	ldr	r3, [pc, #52]	; (800cf84 <KyushinJudge+0x8a8>)
 800cf4e:	71da      	strb	r2, [r3, #7]
				  Pos.NextCar = east;
 800cf50:	4b0c      	ldr	r3, [pc, #48]	; (800cf84 <KyushinJudge+0x8a8>)
 800cf52:	2201      	movs	r2, #1
 800cf54:	725a      	strb	r2, [r3, #9]
				  SelectAction(turn_mode);
 800cf56:	79fb      	ldrb	r3, [r7, #7]
 800cf58:	4618      	mov	r0, r3
 800cf5a:	f7fd fd3d 	bl	800a9d8 <SelectAction>
		       	  Pos.Car = Pos.NextCar;
 800cf5e:	4b09      	ldr	r3, [pc, #36]	; (800cf84 <KyushinJudge+0x8a8>)
 800cf60:	7a5a      	ldrb	r2, [r3, #9]
 800cf62:	4b08      	ldr	r3, [pc, #32]	; (800cf84 <KyushinJudge+0x8a8>)
 800cf64:	70da      	strb	r2, [r3, #3]
		       	  Pos.X = Pos.NextX;
 800cf66:	4b07      	ldr	r3, [pc, #28]	; (800cf84 <KyushinJudge+0x8a8>)
 800cf68:	799a      	ldrb	r2, [r3, #6]
 800cf6a:	4b06      	ldr	r3, [pc, #24]	; (800cf84 <KyushinJudge+0x8a8>)
 800cf6c:	701a      	strb	r2, [r3, #0]
		       	  Pos.Y = Pos.NextY;
 800cf6e:	4b05      	ldr	r3, [pc, #20]	; (800cf84 <KyushinJudge+0x8a8>)
 800cf70:	79da      	ldrb	r2, [r3, #7]
 800cf72:	4b04      	ldr	r3, [pc, #16]	; (800cf84 <KyushinJudge+0x8a8>)
 800cf74:	705a      	strb	r2, [r3, #1]
			  }
			  break;
 800cf76:	e001      	b.n	800cf7c <KyushinJudge+0x8a0>
 800cf78:	e000      	b.n	800cf7c <KyushinJudge+0x8a0>

		  default:
			  break;
 800cf7a:	bf00      	nop
		  //swtich end
	}

}
 800cf7c:	bf00      	nop
 800cf7e:	370c      	adds	r7, #12
 800cf80:	46bd      	mov	sp, r7
 800cf82:	bd90      	pop	{r4, r7, pc}
 800cf84:	20000000 	.word	0x20000000
 800cf88:	20000998 	.word	0x20000998
 800cf8c:	20000568 	.word	0x20000568

0800cf90 <is_unknown>:
    	  default:
    		  break;
    	  }//swtich end
}
_Bool is_unknown(int x, int y)	// :true:false
{
 800cf90:	b480      	push	{r7}
 800cf92:	b083      	sub	sp, #12
 800cf94:	af00      	add	r7, sp, #0
 800cf96:	6078      	str	r0, [r7, #4]
 800cf98:	6039      	str	r1, [r7, #0]
	//x,y

	if((Wall[x][y].north == UNKNOWN) || (Wall[x][y].east == UNKNOWN) || (Wall[x][y].south == UNKNOWN) || (Wall[x][y].west == UNKNOWN))
 800cf9a:	491c      	ldr	r1, [pc, #112]	; (800d00c <is_unknown+0x7c>)
 800cf9c:	687b      	ldr	r3, [r7, #4]
 800cf9e:	011a      	lsls	r2, r3, #4
 800cfa0:	683b      	ldr	r3, [r7, #0]
 800cfa2:	4413      	add	r3, r2
 800cfa4:	f811 3013 	ldrb.w	r3, [r1, r3, lsl #1]
 800cfa8:	f3c3 0301 	ubfx	r3, r3, #0, #2
 800cfac:	b2db      	uxtb	r3, r3
 800cfae:	2b02      	cmp	r3, #2
 800cfb0:	d023      	beq.n	800cffa <is_unknown+0x6a>
 800cfb2:	4916      	ldr	r1, [pc, #88]	; (800d00c <is_unknown+0x7c>)
 800cfb4:	687b      	ldr	r3, [r7, #4]
 800cfb6:	011a      	lsls	r2, r3, #4
 800cfb8:	683b      	ldr	r3, [r7, #0]
 800cfba:	4413      	add	r3, r2
 800cfbc:	f811 3013 	ldrb.w	r3, [r1, r3, lsl #1]
 800cfc0:	f3c3 0381 	ubfx	r3, r3, #2, #2
 800cfc4:	b2db      	uxtb	r3, r3
 800cfc6:	2b02      	cmp	r3, #2
 800cfc8:	d017      	beq.n	800cffa <is_unknown+0x6a>
 800cfca:	4910      	ldr	r1, [pc, #64]	; (800d00c <is_unknown+0x7c>)
 800cfcc:	687b      	ldr	r3, [r7, #4]
 800cfce:	011a      	lsls	r2, r3, #4
 800cfd0:	683b      	ldr	r3, [r7, #0]
 800cfd2:	4413      	add	r3, r2
 800cfd4:	f811 3013 	ldrb.w	r3, [r1, r3, lsl #1]
 800cfd8:	f3c3 1301 	ubfx	r3, r3, #4, #2
 800cfdc:	b2db      	uxtb	r3, r3
 800cfde:	2b02      	cmp	r3, #2
 800cfe0:	d00b      	beq.n	800cffa <is_unknown+0x6a>
 800cfe2:	490a      	ldr	r1, [pc, #40]	; (800d00c <is_unknown+0x7c>)
 800cfe4:	687b      	ldr	r3, [r7, #4]
 800cfe6:	011a      	lsls	r2, r3, #4
 800cfe8:	683b      	ldr	r3, [r7, #0]
 800cfea:	4413      	add	r3, r2
 800cfec:	f811 3013 	ldrb.w	r3, [r1, r3, lsl #1]
 800cff0:	f3c3 1381 	ubfx	r3, r3, #6, #2
 800cff4:	b2db      	uxtb	r3, r3
 800cff6:	2b02      	cmp	r3, #2
 800cff8:	d101      	bne.n	800cffe <is_unknown+0x6e>
	{			//
		return true;	//
 800cffa:	2301      	movs	r3, #1
 800cffc:	e000      	b.n	800d000 <is_unknown+0x70>
	}
	else
	{
		return false;	//
 800cffe:	2300      	movs	r3, #0
	}
}
 800d000:	4618      	mov	r0, r3
 800d002:	370c      	adds	r7, #12
 800d004:	46bd      	mov	sp, r7
 800d006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d00a:	4770      	bx	lr
 800d00c:	20000998 	.word	0x20000998

0800d010 <get_priority>:
int get_priority(int x, int y, cardinal car)	//
{
 800d010:	b580      	push	{r7, lr}
 800d012:	b086      	sub	sp, #24
 800d014:	af00      	add	r7, sp, #0
 800d016:	60f8      	str	r0, [r7, #12]
 800d018:	60b9      	str	r1, [r7, #8]
 800d01a:	4613      	mov	r3, r2
 800d01c:	71fb      	strb	r3, [r7, #7]
	//
	//(2)(1)(0)

	int priority;	//

	priority = 0;
 800d01e:	2300      	movs	r3, #0
 800d020:	617b      	str	r3, [r7, #20]

	if(Pos.Car == car)				//
 800d022:	4b15      	ldr	r3, [pc, #84]	; (800d078 <get_priority+0x68>)
 800d024:	78db      	ldrb	r3, [r3, #3]
 800d026:	79fa      	ldrb	r2, [r7, #7]
 800d028:	429a      	cmp	r2, r3
 800d02a:	d102      	bne.n	800d032 <get_priority+0x22>
	{
		priority = 2;
 800d02c:	2302      	movs	r3, #2
 800d02e:	617b      	str	r3, [r7, #20]
 800d030:	e012      	b.n	800d058 <get_priority+0x48>
	}
	else if( ((4+Pos.Car-car)%4) == 2)		//
 800d032:	4b11      	ldr	r3, [pc, #68]	; (800d078 <get_priority+0x68>)
 800d034:	78db      	ldrb	r3, [r3, #3]
 800d036:	1d1a      	adds	r2, r3, #4
 800d038:	79fb      	ldrb	r3, [r7, #7]
 800d03a:	1ad3      	subs	r3, r2, r3
 800d03c:	425a      	negs	r2, r3
 800d03e:	f003 0303 	and.w	r3, r3, #3
 800d042:	f002 0203 	and.w	r2, r2, #3
 800d046:	bf58      	it	pl
 800d048:	4253      	negpl	r3, r2
 800d04a:	2b02      	cmp	r3, #2
 800d04c:	d102      	bne.n	800d054 <get_priority+0x44>
	{
		priority = 0;
 800d04e:	2300      	movs	r3, #0
 800d050:	617b      	str	r3, [r7, #20]
 800d052:	e001      	b.n	800d058 <get_priority+0x48>
	}
	else						//()
	{
		priority = 1;
 800d054:	2301      	movs	r3, #1
 800d056:	617b      	str	r3, [r7, #20]
	}


	if(is_unknown(x,y) == true)
 800d058:	68b9      	ldr	r1, [r7, #8]
 800d05a:	68f8      	ldr	r0, [r7, #12]
 800d05c:	f7ff ff98 	bl	800cf90 <is_unknown>
 800d060:	4603      	mov	r3, r0
 800d062:	2b00      	cmp	r3, #0
 800d064:	d002      	beq.n	800d06c <get_priority+0x5c>
	{
		priority += 4;				//
 800d066:	697b      	ldr	r3, [r7, #20]
 800d068:	3304      	adds	r3, #4
 800d06a:	617b      	str	r3, [r7, #20]
	}

	return priority;				//
 800d06c:	697b      	ldr	r3, [r7, #20]

}
 800d06e:	4618      	mov	r0, r3
 800d070:	3718      	adds	r7, #24
 800d072:	46bd      	mov	sp, r7
 800d074:	bd80      	pop	{r7, pc}
 800d076:	bf00      	nop
 800d078:	20000000 	.word	0x20000000

0800d07c <get_nextdir>:
int get_nextdir(int x, int y, int mask)
{
 800d07c:	b580      	push	{r7, lr}
 800d07e:	b088      	sub	sp, #32
 800d080:	af00      	add	r7, sp, #0
 800d082:	60f8      	str	r0, [r7, #12]
 800d084:	60b9      	str	r1, [r7, #8]
 800d086:	607a      	str	r2, [r7, #4]
	//x,y
	//maskdir
	int little,priority,tmp_priority;		//


	make_map(x,y,mask);				//Map
 800d088:	687a      	ldr	r2, [r7, #4]
 800d08a:	68b9      	ldr	r1, [r7, #8]
 800d08c:	68f8      	ldr	r0, [r7, #12]
 800d08e:	f7fe fb77 	bl	800b780 <make_map>
	little = 255;					//255(mapunsigned char)
 800d092:	23ff      	movs	r3, #255	; 0xff
 800d094:	61fb      	str	r3, [r7, #28]

	priority = 0;					//0
 800d096:	2300      	movs	r3, #0
 800d098:	61bb      	str	r3, [r7, #24]

		//maskstatic_parameter.h
	if( (Wall[Pos.X][Pos.Y].north & mask) == NOWALL)			//
 800d09a:	4ba1      	ldr	r3, [pc, #644]	; (800d320 <get_nextdir+0x2a4>)
 800d09c:	781b      	ldrb	r3, [r3, #0]
 800d09e:	4618      	mov	r0, r3
 800d0a0:	4b9f      	ldr	r3, [pc, #636]	; (800d320 <get_nextdir+0x2a4>)
 800d0a2:	785b      	ldrb	r3, [r3, #1]
 800d0a4:	4619      	mov	r1, r3
 800d0a6:	4a9f      	ldr	r2, [pc, #636]	; (800d324 <get_nextdir+0x2a8>)
 800d0a8:	0103      	lsls	r3, r0, #4
 800d0aa:	440b      	add	r3, r1
 800d0ac:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800d0b0:	f3c3 0301 	ubfx	r3, r3, #0, #2
 800d0b4:	b2db      	uxtb	r3, r3
 800d0b6:	461a      	mov	r2, r3
 800d0b8:	687b      	ldr	r3, [r7, #4]
 800d0ba:	4013      	ands	r3, r2
 800d0bc:	2b00      	cmp	r3, #0
 800d0be:	d143      	bne.n	800d148 <get_nextdir+0xcc>
	{
		tmp_priority = get_priority(Pos.X, Pos.Y + 1, north);	//
 800d0c0:	4b97      	ldr	r3, [pc, #604]	; (800d320 <get_nextdir+0x2a4>)
 800d0c2:	781b      	ldrb	r3, [r3, #0]
 800d0c4:	4618      	mov	r0, r3
 800d0c6:	4b96      	ldr	r3, [pc, #600]	; (800d320 <get_nextdir+0x2a4>)
 800d0c8:	785b      	ldrb	r3, [r3, #1]
 800d0ca:	3301      	adds	r3, #1
 800d0cc:	2200      	movs	r2, #0
 800d0ce:	4619      	mov	r1, r3
 800d0d0:	f7ff ff9e 	bl	800d010 <get_priority>
 800d0d4:	6178      	str	r0, [r7, #20]
		if(walk_map[Pos.X][Pos.Y+1] < little)				//
 800d0d6:	4b92      	ldr	r3, [pc, #584]	; (800d320 <get_nextdir+0x2a4>)
 800d0d8:	781b      	ldrb	r3, [r3, #0]
 800d0da:	461a      	mov	r2, r3
 800d0dc:	4b90      	ldr	r3, [pc, #576]	; (800d320 <get_nextdir+0x2a4>)
 800d0de:	785b      	ldrb	r3, [r3, #1]
 800d0e0:	3301      	adds	r3, #1
 800d0e2:	4991      	ldr	r1, [pc, #580]	; (800d328 <get_nextdir+0x2ac>)
 800d0e4:	0112      	lsls	r2, r2, #4
 800d0e6:	4413      	add	r3, r2
 800d0e8:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800d0ec:	461a      	mov	r2, r3
 800d0ee:	69fb      	ldr	r3, [r7, #28]
 800d0f0:	4293      	cmp	r3, r2
 800d0f2:	dd11      	ble.n	800d118 <get_nextdir+0x9c>
		{
			little = walk_map[Pos.X][Pos.Y+1];			//
 800d0f4:	4b8a      	ldr	r3, [pc, #552]	; (800d320 <get_nextdir+0x2a4>)
 800d0f6:	781b      	ldrb	r3, [r3, #0]
 800d0f8:	461a      	mov	r2, r3
 800d0fa:	4b89      	ldr	r3, [pc, #548]	; (800d320 <get_nextdir+0x2a4>)
 800d0fc:	785b      	ldrb	r3, [r3, #1]
 800d0fe:	3301      	adds	r3, #1
 800d100:	4989      	ldr	r1, [pc, #548]	; (800d328 <get_nextdir+0x2ac>)
 800d102:	0112      	lsls	r2, r2, #4
 800d104:	4413      	add	r3, r2
 800d106:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800d10a:	61fb      	str	r3, [r7, #28]
			Pos.NextCar = north;						//
 800d10c:	4b84      	ldr	r3, [pc, #528]	; (800d320 <get_nextdir+0x2a4>)
 800d10e:	2200      	movs	r2, #0
 800d110:	725a      	strb	r2, [r3, #9]
			priority = tmp_priority;				//
 800d112:	697b      	ldr	r3, [r7, #20]
 800d114:	61bb      	str	r3, [r7, #24]
 800d116:	e017      	b.n	800d148 <get_nextdir+0xcc>
		}
		else if(walk_map[Pos.X][Pos.Y+1] == little)			//
 800d118:	4b81      	ldr	r3, [pc, #516]	; (800d320 <get_nextdir+0x2a4>)
 800d11a:	781b      	ldrb	r3, [r3, #0]
 800d11c:	461a      	mov	r2, r3
 800d11e:	4b80      	ldr	r3, [pc, #512]	; (800d320 <get_nextdir+0x2a4>)
 800d120:	785b      	ldrb	r3, [r3, #1]
 800d122:	3301      	adds	r3, #1
 800d124:	4980      	ldr	r1, [pc, #512]	; (800d328 <get_nextdir+0x2ac>)
 800d126:	0112      	lsls	r2, r2, #4
 800d128:	4413      	add	r3, r2
 800d12a:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800d12e:	461a      	mov	r2, r3
 800d130:	69fb      	ldr	r3, [r7, #28]
 800d132:	4293      	cmp	r3, r2
 800d134:	d108      	bne.n	800d148 <get_nextdir+0xcc>
		{
			if(priority < tmp_priority )				//
 800d136:	69ba      	ldr	r2, [r7, #24]
 800d138:	697b      	ldr	r3, [r7, #20]
 800d13a:	429a      	cmp	r2, r3
 800d13c:	da04      	bge.n	800d148 <get_nextdir+0xcc>
			{
				Pos.NextCar = north;					//
 800d13e:	4b78      	ldr	r3, [pc, #480]	; (800d320 <get_nextdir+0x2a4>)
 800d140:	2200      	movs	r2, #0
 800d142:	725a      	strb	r2, [r3, #9]
				priority = tmp_priority;			//
 800d144:	697b      	ldr	r3, [r7, #20]
 800d146:	61bb      	str	r3, [r7, #24]
			}
		}
	}

	if( (Wall[Pos.X][Pos.Y].east & mask) == NOWALL)			//
 800d148:	4b75      	ldr	r3, [pc, #468]	; (800d320 <get_nextdir+0x2a4>)
 800d14a:	781b      	ldrb	r3, [r3, #0]
 800d14c:	4618      	mov	r0, r3
 800d14e:	4b74      	ldr	r3, [pc, #464]	; (800d320 <get_nextdir+0x2a4>)
 800d150:	785b      	ldrb	r3, [r3, #1]
 800d152:	4619      	mov	r1, r3
 800d154:	4a73      	ldr	r2, [pc, #460]	; (800d324 <get_nextdir+0x2a8>)
 800d156:	0103      	lsls	r3, r0, #4
 800d158:	440b      	add	r3, r1
 800d15a:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800d15e:	f3c3 0381 	ubfx	r3, r3, #2, #2
 800d162:	b2db      	uxtb	r3, r3
 800d164:	461a      	mov	r2, r3
 800d166:	687b      	ldr	r3, [r7, #4]
 800d168:	4013      	ands	r3, r2
 800d16a:	2b00      	cmp	r3, #0
 800d16c:	d142      	bne.n	800d1f4 <get_nextdir+0x178>
	{
		tmp_priority = get_priority(Pos.X + 1, Pos.Y, east);	//
 800d16e:	4b6c      	ldr	r3, [pc, #432]	; (800d320 <get_nextdir+0x2a4>)
 800d170:	781b      	ldrb	r3, [r3, #0]
 800d172:	1c58      	adds	r0, r3, #1
 800d174:	4b6a      	ldr	r3, [pc, #424]	; (800d320 <get_nextdir+0x2a4>)
 800d176:	785b      	ldrb	r3, [r3, #1]
 800d178:	2201      	movs	r2, #1
 800d17a:	4619      	mov	r1, r3
 800d17c:	f7ff ff48 	bl	800d010 <get_priority>
 800d180:	6178      	str	r0, [r7, #20]
		if(walk_map[Pos.X + 1][Pos.Y] < little)				//
 800d182:	4b67      	ldr	r3, [pc, #412]	; (800d320 <get_nextdir+0x2a4>)
 800d184:	781b      	ldrb	r3, [r3, #0]
 800d186:	3301      	adds	r3, #1
 800d188:	4a65      	ldr	r2, [pc, #404]	; (800d320 <get_nextdir+0x2a4>)
 800d18a:	7852      	ldrb	r2, [r2, #1]
 800d18c:	4611      	mov	r1, r2
 800d18e:	4a66      	ldr	r2, [pc, #408]	; (800d328 <get_nextdir+0x2ac>)
 800d190:	011b      	lsls	r3, r3, #4
 800d192:	440b      	add	r3, r1
 800d194:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800d198:	461a      	mov	r2, r3
 800d19a:	69fb      	ldr	r3, [r7, #28]
 800d19c:	4293      	cmp	r3, r2
 800d19e:	dd11      	ble.n	800d1c4 <get_nextdir+0x148>
		{
			little = walk_map[Pos.X+1][Pos.Y];			//
 800d1a0:	4b5f      	ldr	r3, [pc, #380]	; (800d320 <get_nextdir+0x2a4>)
 800d1a2:	781b      	ldrb	r3, [r3, #0]
 800d1a4:	3301      	adds	r3, #1
 800d1a6:	4a5e      	ldr	r2, [pc, #376]	; (800d320 <get_nextdir+0x2a4>)
 800d1a8:	7852      	ldrb	r2, [r2, #1]
 800d1aa:	4611      	mov	r1, r2
 800d1ac:	4a5e      	ldr	r2, [pc, #376]	; (800d328 <get_nextdir+0x2ac>)
 800d1ae:	011b      	lsls	r3, r3, #4
 800d1b0:	440b      	add	r3, r1
 800d1b2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800d1b6:	61fb      	str	r3, [r7, #28]
			Pos.NextCar = east;						//
 800d1b8:	4b59      	ldr	r3, [pc, #356]	; (800d320 <get_nextdir+0x2a4>)
 800d1ba:	2201      	movs	r2, #1
 800d1bc:	725a      	strb	r2, [r3, #9]
			priority = tmp_priority;				//
 800d1be:	697b      	ldr	r3, [r7, #20]
 800d1c0:	61bb      	str	r3, [r7, #24]
 800d1c2:	e017      	b.n	800d1f4 <get_nextdir+0x178>
		}
		else if(walk_map[Pos.X + 1][Pos.Y] == little)			//
 800d1c4:	4b56      	ldr	r3, [pc, #344]	; (800d320 <get_nextdir+0x2a4>)
 800d1c6:	781b      	ldrb	r3, [r3, #0]
 800d1c8:	3301      	adds	r3, #1
 800d1ca:	4a55      	ldr	r2, [pc, #340]	; (800d320 <get_nextdir+0x2a4>)
 800d1cc:	7852      	ldrb	r2, [r2, #1]
 800d1ce:	4611      	mov	r1, r2
 800d1d0:	4a55      	ldr	r2, [pc, #340]	; (800d328 <get_nextdir+0x2ac>)
 800d1d2:	011b      	lsls	r3, r3, #4
 800d1d4:	440b      	add	r3, r1
 800d1d6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800d1da:	461a      	mov	r2, r3
 800d1dc:	69fb      	ldr	r3, [r7, #28]
 800d1de:	4293      	cmp	r3, r2
 800d1e0:	d108      	bne.n	800d1f4 <get_nextdir+0x178>
		{
			if(priority < tmp_priority)				//
 800d1e2:	69ba      	ldr	r2, [r7, #24]
 800d1e4:	697b      	ldr	r3, [r7, #20]
 800d1e6:	429a      	cmp	r2, r3
 800d1e8:	da04      	bge.n	800d1f4 <get_nextdir+0x178>
			{
				Pos.NextCar = east;					//
 800d1ea:	4b4d      	ldr	r3, [pc, #308]	; (800d320 <get_nextdir+0x2a4>)
 800d1ec:	2201      	movs	r2, #1
 800d1ee:	725a      	strb	r2, [r3, #9]
				priority = tmp_priority;			//
 800d1f0:	697b      	ldr	r3, [r7, #20]
 800d1f2:	61bb      	str	r3, [r7, #24]
			}
		}
	}

	if( (Wall[Pos.X][Pos.Y].south & mask) == NOWALL)			//
 800d1f4:	4b4a      	ldr	r3, [pc, #296]	; (800d320 <get_nextdir+0x2a4>)
 800d1f6:	781b      	ldrb	r3, [r3, #0]
 800d1f8:	4618      	mov	r0, r3
 800d1fa:	4b49      	ldr	r3, [pc, #292]	; (800d320 <get_nextdir+0x2a4>)
 800d1fc:	785b      	ldrb	r3, [r3, #1]
 800d1fe:	4619      	mov	r1, r3
 800d200:	4a48      	ldr	r2, [pc, #288]	; (800d324 <get_nextdir+0x2a8>)
 800d202:	0103      	lsls	r3, r0, #4
 800d204:	440b      	add	r3, r1
 800d206:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800d20a:	f3c3 1301 	ubfx	r3, r3, #4, #2
 800d20e:	b2db      	uxtb	r3, r3
 800d210:	461a      	mov	r2, r3
 800d212:	687b      	ldr	r3, [r7, #4]
 800d214:	4013      	ands	r3, r2
 800d216:	2b00      	cmp	r3, #0
 800d218:	d143      	bne.n	800d2a2 <get_nextdir+0x226>
	{
		tmp_priority = get_priority(Pos.X, Pos.Y - 1, south);	//
 800d21a:	4b41      	ldr	r3, [pc, #260]	; (800d320 <get_nextdir+0x2a4>)
 800d21c:	781b      	ldrb	r3, [r3, #0]
 800d21e:	4618      	mov	r0, r3
 800d220:	4b3f      	ldr	r3, [pc, #252]	; (800d320 <get_nextdir+0x2a4>)
 800d222:	785b      	ldrb	r3, [r3, #1]
 800d224:	3b01      	subs	r3, #1
 800d226:	2202      	movs	r2, #2
 800d228:	4619      	mov	r1, r3
 800d22a:	f7ff fef1 	bl	800d010 <get_priority>
 800d22e:	6178      	str	r0, [r7, #20]
		if(walk_map[Pos.X][Pos.Y - 1] < little)				//
 800d230:	4b3b      	ldr	r3, [pc, #236]	; (800d320 <get_nextdir+0x2a4>)
 800d232:	781b      	ldrb	r3, [r3, #0]
 800d234:	461a      	mov	r2, r3
 800d236:	4b3a      	ldr	r3, [pc, #232]	; (800d320 <get_nextdir+0x2a4>)
 800d238:	785b      	ldrb	r3, [r3, #1]
 800d23a:	3b01      	subs	r3, #1
 800d23c:	493a      	ldr	r1, [pc, #232]	; (800d328 <get_nextdir+0x2ac>)
 800d23e:	0112      	lsls	r2, r2, #4
 800d240:	4413      	add	r3, r2
 800d242:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800d246:	461a      	mov	r2, r3
 800d248:	69fb      	ldr	r3, [r7, #28]
 800d24a:	4293      	cmp	r3, r2
 800d24c:	dd11      	ble.n	800d272 <get_nextdir+0x1f6>
		{
			little = walk_map[Pos.X][Pos.Y-1];			//
 800d24e:	4b34      	ldr	r3, [pc, #208]	; (800d320 <get_nextdir+0x2a4>)
 800d250:	781b      	ldrb	r3, [r3, #0]
 800d252:	461a      	mov	r2, r3
 800d254:	4b32      	ldr	r3, [pc, #200]	; (800d320 <get_nextdir+0x2a4>)
 800d256:	785b      	ldrb	r3, [r3, #1]
 800d258:	3b01      	subs	r3, #1
 800d25a:	4933      	ldr	r1, [pc, #204]	; (800d328 <get_nextdir+0x2ac>)
 800d25c:	0112      	lsls	r2, r2, #4
 800d25e:	4413      	add	r3, r2
 800d260:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800d264:	61fb      	str	r3, [r7, #28]
			Pos.NextCar = south;						//
 800d266:	4b2e      	ldr	r3, [pc, #184]	; (800d320 <get_nextdir+0x2a4>)
 800d268:	2202      	movs	r2, #2
 800d26a:	725a      	strb	r2, [r3, #9]
			priority = tmp_priority;				//
 800d26c:	697b      	ldr	r3, [r7, #20]
 800d26e:	61bb      	str	r3, [r7, #24]
 800d270:	e017      	b.n	800d2a2 <get_nextdir+0x226>
		}
		else if(walk_map[Pos.X][Pos.Y - 1] == little)			//
 800d272:	4b2b      	ldr	r3, [pc, #172]	; (800d320 <get_nextdir+0x2a4>)
 800d274:	781b      	ldrb	r3, [r3, #0]
 800d276:	461a      	mov	r2, r3
 800d278:	4b29      	ldr	r3, [pc, #164]	; (800d320 <get_nextdir+0x2a4>)
 800d27a:	785b      	ldrb	r3, [r3, #1]
 800d27c:	3b01      	subs	r3, #1
 800d27e:	492a      	ldr	r1, [pc, #168]	; (800d328 <get_nextdir+0x2ac>)
 800d280:	0112      	lsls	r2, r2, #4
 800d282:	4413      	add	r3, r2
 800d284:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800d288:	461a      	mov	r2, r3
 800d28a:	69fb      	ldr	r3, [r7, #28]
 800d28c:	4293      	cmp	r3, r2
 800d28e:	d108      	bne.n	800d2a2 <get_nextdir+0x226>
		{
			if(priority < tmp_priority)				//
 800d290:	69ba      	ldr	r2, [r7, #24]
 800d292:	697b      	ldr	r3, [r7, #20]
 800d294:	429a      	cmp	r2, r3
 800d296:	da04      	bge.n	800d2a2 <get_nextdir+0x226>
			{
				Pos.NextCar = south;					//
 800d298:	4b21      	ldr	r3, [pc, #132]	; (800d320 <get_nextdir+0x2a4>)
 800d29a:	2202      	movs	r2, #2
 800d29c:	725a      	strb	r2, [r3, #9]
				priority = tmp_priority;			//
 800d29e:	697b      	ldr	r3, [r7, #20]
 800d2a0:	61bb      	str	r3, [r7, #24]
			}
		}
	}

	if( (Wall[Pos.X][Pos.Y].west & mask) == NOWALL)			//
 800d2a2:	4b1f      	ldr	r3, [pc, #124]	; (800d320 <get_nextdir+0x2a4>)
 800d2a4:	781b      	ldrb	r3, [r3, #0]
 800d2a6:	4618      	mov	r0, r3
 800d2a8:	4b1d      	ldr	r3, [pc, #116]	; (800d320 <get_nextdir+0x2a4>)
 800d2aa:	785b      	ldrb	r3, [r3, #1]
 800d2ac:	4619      	mov	r1, r3
 800d2ae:	4a1d      	ldr	r2, [pc, #116]	; (800d324 <get_nextdir+0x2a8>)
 800d2b0:	0103      	lsls	r3, r0, #4
 800d2b2:	440b      	add	r3, r1
 800d2b4:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800d2b8:	f3c3 1381 	ubfx	r3, r3, #6, #2
 800d2bc:	b2db      	uxtb	r3, r3
 800d2be:	461a      	mov	r2, r3
 800d2c0:	687b      	ldr	r3, [r7, #4]
 800d2c2:	4013      	ands	r3, r2
 800d2c4:	2b00      	cmp	r3, #0
 800d2c6:	d145      	bne.n	800d354 <get_nextdir+0x2d8>
	{
		tmp_priority = get_priority(Pos.X - 1, Pos.Y, west);	//
 800d2c8:	4b15      	ldr	r3, [pc, #84]	; (800d320 <get_nextdir+0x2a4>)
 800d2ca:	781b      	ldrb	r3, [r3, #0]
 800d2cc:	1e58      	subs	r0, r3, #1
 800d2ce:	4b14      	ldr	r3, [pc, #80]	; (800d320 <get_nextdir+0x2a4>)
 800d2d0:	785b      	ldrb	r3, [r3, #1]
 800d2d2:	2203      	movs	r2, #3
 800d2d4:	4619      	mov	r1, r3
 800d2d6:	f7ff fe9b 	bl	800d010 <get_priority>
 800d2da:	6178      	str	r0, [r7, #20]
		if(walk_map[Pos.X-1][Pos.Y] < little)				//
 800d2dc:	4b10      	ldr	r3, [pc, #64]	; (800d320 <get_nextdir+0x2a4>)
 800d2de:	781b      	ldrb	r3, [r3, #0]
 800d2e0:	3b01      	subs	r3, #1
 800d2e2:	4a0f      	ldr	r2, [pc, #60]	; (800d320 <get_nextdir+0x2a4>)
 800d2e4:	7852      	ldrb	r2, [r2, #1]
 800d2e6:	4611      	mov	r1, r2
 800d2e8:	4a0f      	ldr	r2, [pc, #60]	; (800d328 <get_nextdir+0x2ac>)
 800d2ea:	011b      	lsls	r3, r3, #4
 800d2ec:	440b      	add	r3, r1
 800d2ee:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800d2f2:	461a      	mov	r2, r3
 800d2f4:	69fb      	ldr	r3, [r7, #28]
 800d2f6:	4293      	cmp	r3, r2
 800d2f8:	dd18      	ble.n	800d32c <get_nextdir+0x2b0>
		{
			little = walk_map[Pos.X-1][Pos.Y];			//
 800d2fa:	4b09      	ldr	r3, [pc, #36]	; (800d320 <get_nextdir+0x2a4>)
 800d2fc:	781b      	ldrb	r3, [r3, #0]
 800d2fe:	3b01      	subs	r3, #1
 800d300:	4a07      	ldr	r2, [pc, #28]	; (800d320 <get_nextdir+0x2a4>)
 800d302:	7852      	ldrb	r2, [r2, #1]
 800d304:	4611      	mov	r1, r2
 800d306:	4a08      	ldr	r2, [pc, #32]	; (800d328 <get_nextdir+0x2ac>)
 800d308:	011b      	lsls	r3, r3, #4
 800d30a:	440b      	add	r3, r1
 800d30c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800d310:	61fb      	str	r3, [r7, #28]
			Pos.NextCar = west;						//
 800d312:	4b03      	ldr	r3, [pc, #12]	; (800d320 <get_nextdir+0x2a4>)
 800d314:	2203      	movs	r2, #3
 800d316:	725a      	strb	r2, [r3, #9]
			priority = tmp_priority;				//
 800d318:	697b      	ldr	r3, [r7, #20]
 800d31a:	61bb      	str	r3, [r7, #24]
 800d31c:	e01a      	b.n	800d354 <get_nextdir+0x2d8>
 800d31e:	bf00      	nop
 800d320:	20000000 	.word	0x20000000
 800d324:	20000998 	.word	0x20000998
 800d328:	20000568 	.word	0x20000568
		}
		else if(walk_map[Pos.X - 1][Pos.Y] == little)			//
 800d32c:	4b12      	ldr	r3, [pc, #72]	; (800d378 <get_nextdir+0x2fc>)
 800d32e:	781b      	ldrb	r3, [r3, #0]
 800d330:	3b01      	subs	r3, #1
 800d332:	4a11      	ldr	r2, [pc, #68]	; (800d378 <get_nextdir+0x2fc>)
 800d334:	7852      	ldrb	r2, [r2, #1]
 800d336:	4611      	mov	r1, r2
 800d338:	4a10      	ldr	r2, [pc, #64]	; (800d37c <get_nextdir+0x300>)
 800d33a:	011b      	lsls	r3, r3, #4
 800d33c:	440b      	add	r3, r1
 800d33e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800d342:	461a      	mov	r2, r3
 800d344:	69fb      	ldr	r3, [r7, #28]
 800d346:	4293      	cmp	r3, r2
 800d348:	d104      	bne.n	800d354 <get_nextdir+0x2d8>
		{
			Pos.NextCar = west;						//
 800d34a:	4b0b      	ldr	r3, [pc, #44]	; (800d378 <get_nextdir+0x2fc>)
 800d34c:	2203      	movs	r2, #3
 800d34e:	725a      	strb	r2, [r3, #9]
			priority = tmp_priority;				//
 800d350:	697b      	ldr	r3, [r7, #20]
 800d352:	61bb      	str	r3, [r7, #24]
		}
	}


	return ( (int)( ( 4 + Pos.NextCar - Pos.Car) % 4 ) );			//
 800d354:	4b08      	ldr	r3, [pc, #32]	; (800d378 <get_nextdir+0x2fc>)
 800d356:	7a5b      	ldrb	r3, [r3, #9]
 800d358:	3304      	adds	r3, #4
 800d35a:	4a07      	ldr	r2, [pc, #28]	; (800d378 <get_nextdir+0x2fc>)
 800d35c:	78d2      	ldrb	r2, [r2, #3]
 800d35e:	1a9b      	subs	r3, r3, r2
 800d360:	425a      	negs	r2, r3
 800d362:	f003 0303 	and.w	r3, r3, #3
 800d366:	f002 0203 	and.w	r2, r2, #3
 800d36a:	bf58      	it	pl
 800d36c:	4253      	negpl	r3, r2
										//mytyedef.henum

}
 800d36e:	4618      	mov	r0, r3
 800d370:	3720      	adds	r7, #32
 800d372:	46bd      	mov	sp, r7
 800d374:	bd80      	pop	{r7, pc}
 800d376:	bf00      	nop
 800d378:	20000000 	.word	0x20000000
 800d37c:	20000568 	.word	0x20000568

0800d380 <fast_run>:
void fast_run(int x, int y,int x2, int y2, char turn_mode)
{
 800d380:	b580      	push	{r7, lr}
 800d382:	b084      	sub	sp, #16
 800d384:	af00      	add	r7, sp, #0
 800d386:	60f8      	str	r0, [r7, #12]
 800d388:	60b9      	str	r1, [r7, #8]
 800d38a:	607a      	str	r2, [r7, #4]
 800d38c:	603b      	str	r3, [r7, #0]
//		case west:
//			Pos.X--;	//X
//			break;
//
//	}
	SearchOrFast = 1;
 800d38e:	4b4e      	ldr	r3, [pc, #312]	; (800d4c8 <fast_run+0x148>)
 800d390:	2201      	movs	r2, #1
 800d392:	601a      	str	r2, [r3, #0]
	Pos.Dir = front;
 800d394:	4b4d      	ldr	r3, [pc, #308]	; (800d4cc <fast_run+0x14c>)
 800d396:	2200      	movs	r2, #0
 800d398:	709a      	strb	r2, [r3, #2]
	Pos.Car = north;
 800d39a:	4b4c      	ldr	r3, [pc, #304]	; (800d4cc <fast_run+0x14c>)
 800d39c:	2200      	movs	r2, #0
 800d39e:	70da      	strb	r2, [r3, #3]
	Pos.NextX = Pos.X;
 800d3a0:	4b4a      	ldr	r3, [pc, #296]	; (800d4cc <fast_run+0x14c>)
 800d3a2:	781a      	ldrb	r2, [r3, #0]
 800d3a4:	4b49      	ldr	r3, [pc, #292]	; (800d4cc <fast_run+0x14c>)
 800d3a6:	719a      	strb	r2, [r3, #6]
	Pos.NextY = Pos.Y + 1;
 800d3a8:	4b48      	ldr	r3, [pc, #288]	; (800d4cc <fast_run+0x14c>)
 800d3aa:	785b      	ldrb	r3, [r3, #1]
 800d3ac:	3301      	adds	r3, #1
 800d3ae:	b2da      	uxtb	r2, r3
 800d3b0:	4b46      	ldr	r3, [pc, #280]	; (800d4cc <fast_run+0x14c>)
 800d3b2:	71da      	strb	r2, [r3, #7]
	Pos.NextCar = north;
 800d3b4:	4b45      	ldr	r3, [pc, #276]	; (800d4cc <fast_run+0x14c>)
 800d3b6:	2200      	movs	r2, #0
 800d3b8:	725a      	strb	r2, [r3, #9]
	Accel(61.75, ExploreVelocity);
 800d3ba:	4b45      	ldr	r3, [pc, #276]	; (800d4d0 <fast_run+0x150>)
 800d3bc:	edd3 7a00 	vldr	s15, [r3]
 800d3c0:	eef0 0a67 	vmov.f32	s1, s15
 800d3c4:	ed9f 0a43 	vldr	s0, [pc, #268]	; 800d4d4 <fast_run+0x154>
 800d3c8:	f7fc fe16 	bl	8009ff8 <Accel>
 	Pos.X = Pos.NextX;
 800d3cc:	4b3f      	ldr	r3, [pc, #252]	; (800d4cc <fast_run+0x14c>)
 800d3ce:	799a      	ldrb	r2, [r3, #6]
 800d3d0:	4b3e      	ldr	r3, [pc, #248]	; (800d4cc <fast_run+0x14c>)
 800d3d2:	701a      	strb	r2, [r3, #0]
    Pos.Y = Pos.NextY;
 800d3d4:	4b3d      	ldr	r3, [pc, #244]	; (800d4cc <fast_run+0x14c>)
 800d3d6:	79da      	ldrb	r2, [r3, #7]
 800d3d8:	4b3c      	ldr	r3, [pc, #240]	; (800d4cc <fast_run+0x14c>)
 800d3da:	705a      	strb	r2, [r3, #1]
	Pos.Car = Pos.NextCar;	//
 800d3dc:	4b3b      	ldr	r3, [pc, #236]	; (800d4cc <fast_run+0x14c>)
 800d3de:	7a5a      	ldrb	r2, [r3, #9]
 800d3e0:	4b3a      	ldr	r3, [pc, #232]	; (800d4cc <fast_run+0x14c>)
 800d3e2:	70da      	strb	r2, [r3, #3]

	while( !((x <= Pos.X && Pos.X <= x2) && (y <= Pos.Y && Pos.Y <= y2)) ){			//
 800d3e4:	e054      	b.n	800d490 <fast_run+0x110>
		Pos.Dir = get_nextdir(x,y,0x03);//
 800d3e6:	2203      	movs	r2, #3
 800d3e8:	68b9      	ldr	r1, [r7, #8]
 800d3ea:	68f8      	ldr	r0, [r7, #12]
 800d3ec:	f7ff fe46 	bl	800d07c <get_nextdir>
 800d3f0:	4603      	mov	r3, r0
 800d3f2:	b2da      	uxtb	r2, r3
 800d3f4:	4b35      	ldr	r3, [pc, #212]	; (800d4cc <fast_run+0x14c>)
 800d3f6:	709a      	strb	r2, [r3, #2]
		//
		switch(Pos.NextCar)//
 800d3f8:	4b34      	ldr	r3, [pc, #208]	; (800d4cc <fast_run+0x14c>)
 800d3fa:	7a5b      	ldrb	r3, [r3, #9]
 800d3fc:	2b03      	cmp	r3, #3
 800d3fe:	d837      	bhi.n	800d470 <fast_run+0xf0>
 800d400:	a201      	add	r2, pc, #4	; (adr r2, 800d408 <fast_run+0x88>)
 800d402:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d406:	bf00      	nop
 800d408:	0800d419 	.word	0x0800d419
 800d40c:	0800d42f 	.word	0x0800d42f
 800d410:	0800d445 	.word	0x0800d445
 800d414:	0800d45b 	.word	0x0800d45b
		{
			case north:
				Pos.NextX = Pos.X;
 800d418:	4b2c      	ldr	r3, [pc, #176]	; (800d4cc <fast_run+0x14c>)
 800d41a:	781a      	ldrb	r2, [r3, #0]
 800d41c:	4b2b      	ldr	r3, [pc, #172]	; (800d4cc <fast_run+0x14c>)
 800d41e:	719a      	strb	r2, [r3, #6]
				Pos.NextY = Pos.Y + 1;	//Y
 800d420:	4b2a      	ldr	r3, [pc, #168]	; (800d4cc <fast_run+0x14c>)
 800d422:	785b      	ldrb	r3, [r3, #1]
 800d424:	3301      	adds	r3, #1
 800d426:	b2da      	uxtb	r2, r3
 800d428:	4b28      	ldr	r3, [pc, #160]	; (800d4cc <fast_run+0x14c>)
 800d42a:	71da      	strb	r2, [r3, #7]
				break;
 800d42c:	e020      	b.n	800d470 <fast_run+0xf0>

			case east:
				Pos.NextX = Pos.X + 1;	//X
 800d42e:	4b27      	ldr	r3, [pc, #156]	; (800d4cc <fast_run+0x14c>)
 800d430:	781b      	ldrb	r3, [r3, #0]
 800d432:	3301      	adds	r3, #1
 800d434:	b2da      	uxtb	r2, r3
 800d436:	4b25      	ldr	r3, [pc, #148]	; (800d4cc <fast_run+0x14c>)
 800d438:	719a      	strb	r2, [r3, #6]
				Pos.NextY = Pos.Y;
 800d43a:	4b24      	ldr	r3, [pc, #144]	; (800d4cc <fast_run+0x14c>)
 800d43c:	785a      	ldrb	r2, [r3, #1]
 800d43e:	4b23      	ldr	r3, [pc, #140]	; (800d4cc <fast_run+0x14c>)
 800d440:	71da      	strb	r2, [r3, #7]
				break;
 800d442:	e015      	b.n	800d470 <fast_run+0xf0>

			case south:
				Pos.NextX = Pos.X;
 800d444:	4b21      	ldr	r3, [pc, #132]	; (800d4cc <fast_run+0x14c>)
 800d446:	781a      	ldrb	r2, [r3, #0]
 800d448:	4b20      	ldr	r3, [pc, #128]	; (800d4cc <fast_run+0x14c>)
 800d44a:	719a      	strb	r2, [r3, #6]
				Pos.NextY = Pos.Y - 1;	//Y
 800d44c:	4b1f      	ldr	r3, [pc, #124]	; (800d4cc <fast_run+0x14c>)
 800d44e:	785b      	ldrb	r3, [r3, #1]
 800d450:	3b01      	subs	r3, #1
 800d452:	b2da      	uxtb	r2, r3
 800d454:	4b1d      	ldr	r3, [pc, #116]	; (800d4cc <fast_run+0x14c>)
 800d456:	71da      	strb	r2, [r3, #7]
				break;
 800d458:	e00a      	b.n	800d470 <fast_run+0xf0>

			case west:
				Pos.NextX = Pos.X - 1;	//X
 800d45a:	4b1c      	ldr	r3, [pc, #112]	; (800d4cc <fast_run+0x14c>)
 800d45c:	781b      	ldrb	r3, [r3, #0]
 800d45e:	3b01      	subs	r3, #1
 800d460:	b2da      	uxtb	r2, r3
 800d462:	4b1a      	ldr	r3, [pc, #104]	; (800d4cc <fast_run+0x14c>)
 800d464:	719a      	strb	r2, [r3, #6]
				Pos.NextY = Pos.Y;
 800d466:	4b19      	ldr	r3, [pc, #100]	; (800d4cc <fast_run+0x14c>)
 800d468:	785a      	ldrb	r2, [r3, #1]
 800d46a:	4b18      	ldr	r3, [pc, #96]	; (800d4cc <fast_run+0x14c>)
 800d46c:	71da      	strb	r2, [r3, #7]
				break;
 800d46e:	bf00      	nop

		}
		SelectAction(turn_mode);
 800d470:	7e3b      	ldrb	r3, [r7, #24]
 800d472:	4618      	mov	r0, r3
 800d474:	f7fd fab0 	bl	800a9d8 <SelectAction>
	 	Pos.X = Pos.NextX;
 800d478:	4b14      	ldr	r3, [pc, #80]	; (800d4cc <fast_run+0x14c>)
 800d47a:	799a      	ldrb	r2, [r3, #6]
 800d47c:	4b13      	ldr	r3, [pc, #76]	; (800d4cc <fast_run+0x14c>)
 800d47e:	701a      	strb	r2, [r3, #0]
	    Pos.Y = Pos.NextY;
 800d480:	4b12      	ldr	r3, [pc, #72]	; (800d4cc <fast_run+0x14c>)
 800d482:	79da      	ldrb	r2, [r3, #7]
 800d484:	4b11      	ldr	r3, [pc, #68]	; (800d4cc <fast_run+0x14c>)
 800d486:	705a      	strb	r2, [r3, #1]
		Pos.Car = Pos.NextCar;	//
 800d488:	4b10      	ldr	r3, [pc, #64]	; (800d4cc <fast_run+0x14c>)
 800d48a:	7a5a      	ldrb	r2, [r3, #9]
 800d48c:	4b0f      	ldr	r3, [pc, #60]	; (800d4cc <fast_run+0x14c>)
 800d48e:	70da      	strb	r2, [r3, #3]
	while( !((x <= Pos.X && Pos.X <= x2) && (y <= Pos.Y && Pos.Y <= y2)) ){			//
 800d490:	4b0e      	ldr	r3, [pc, #56]	; (800d4cc <fast_run+0x14c>)
 800d492:	781b      	ldrb	r3, [r3, #0]
 800d494:	461a      	mov	r2, r3
 800d496:	68fb      	ldr	r3, [r7, #12]
 800d498:	4293      	cmp	r3, r2
 800d49a:	dca4      	bgt.n	800d3e6 <fast_run+0x66>
 800d49c:	4b0b      	ldr	r3, [pc, #44]	; (800d4cc <fast_run+0x14c>)
 800d49e:	781b      	ldrb	r3, [r3, #0]
 800d4a0:	461a      	mov	r2, r3
 800d4a2:	687b      	ldr	r3, [r7, #4]
 800d4a4:	4293      	cmp	r3, r2
 800d4a6:	db9e      	blt.n	800d3e6 <fast_run+0x66>
 800d4a8:	4b08      	ldr	r3, [pc, #32]	; (800d4cc <fast_run+0x14c>)
 800d4aa:	785b      	ldrb	r3, [r3, #1]
 800d4ac:	461a      	mov	r2, r3
 800d4ae:	68bb      	ldr	r3, [r7, #8]
 800d4b0:	4293      	cmp	r3, r2
 800d4b2:	dc98      	bgt.n	800d3e6 <fast_run+0x66>
 800d4b4:	4b05      	ldr	r3, [pc, #20]	; (800d4cc <fast_run+0x14c>)
 800d4b6:	785b      	ldrb	r3, [r3, #1]
 800d4b8:	461a      	mov	r2, r3
 800d4ba:	683b      	ldr	r3, [r7, #0]
 800d4bc:	4293      	cmp	r3, r2
 800d4be:	db92      	blt.n	800d3e6 <fast_run+0x66>
//		Pos.Car = Pos.NextCar;	//
//
//
	}
//	straight(SECTION*straight_count,FAST_ACCEL,FAST_SPEED,0.0);
}
 800d4c0:	bf00      	nop
 800d4c2:	3710      	adds	r7, #16
 800d4c4:	46bd      	mov	sp, r7
 800d4c6:	bd80      	pop	{r7, pc}
 800d4c8:	20000b98 	.word	0x20000b98
 800d4cc:	20000000 	.word	0x20000000
 800d4d0:	20000768 	.word	0x20000768
 800d4d4:	42770000 	.word	0x42770000

0800d4d8 <__io_putchar>:
	#define GETCHAR_PROTOTYPE int __io_getchar(void)
#else
	#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
	#define GETCHAR_PROTOTYPE int f getc(FILE* f)
#endif /*__GNUC__*/
PUTCHAR_PROTOTYPE {
 800d4d8:	b580      	push	{r7, lr}
 800d4da:	b082      	sub	sp, #8
 800d4dc:	af00      	add	r7, sp, #0
 800d4de:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart1, (uint8_t*)&ch, 1, 0xFFFF);
 800d4e0:	1d39      	adds	r1, r7, #4
 800d4e2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800d4e6:	2201      	movs	r2, #1
 800d4e8:	4803      	ldr	r0, [pc, #12]	; (800d4f8 <__io_putchar+0x20>)
 800d4ea:	f007 f8cb 	bl	8014684 <HAL_UART_Transmit>
	return ch;
 800d4ee:	687b      	ldr	r3, [r7, #4]
}
 800d4f0:	4618      	mov	r0, r3
 800d4f2:	3708      	adds	r7, #8
 800d4f4:	46bd      	mov	sp, r7
 800d4f6:	bd80      	pop	{r7, pc}
 800d4f8:	20000d48 	.word	0x20000d48

0800d4fc <__io_getchar>:
int __io_getchar(void) {
 800d4fc:	b580      	push	{r7, lr}
 800d4fe:	b082      	sub	sp, #8
 800d500:	af00      	add	r7, sp, #0
HAL_StatusTypeDef Status = HAL_BUSY;
 800d502:	2302      	movs	r3, #2
 800d504:	71fb      	strb	r3, [r7, #7]
uint8_t Data;

while(Status != HAL_OK)
 800d506:	e007      	b.n	800d518 <__io_getchar+0x1c>
{
Status = HAL_UART_Receive(&huart1, &Data, sizeof(Data), 10);
 800d508:	1db9      	adds	r1, r7, #6
 800d50a:	230a      	movs	r3, #10
 800d50c:	2201      	movs	r2, #1
 800d50e:	4806      	ldr	r0, [pc, #24]	; (800d528 <__io_getchar+0x2c>)
 800d510:	f007 f951 	bl	80147b6 <HAL_UART_Receive>
 800d514:	4603      	mov	r3, r0
 800d516:	71fb      	strb	r3, [r7, #7]
while(Status != HAL_OK)
 800d518:	79fb      	ldrb	r3, [r7, #7]
 800d51a:	2b00      	cmp	r3, #0
 800d51c:	d1f4      	bne.n	800d508 <__io_getchar+0xc>
//{
//	return 0;
//	break;
//}
}
return(Data);
 800d51e:	79bb      	ldrb	r3, [r7, #6]
}
 800d520:	4618      	mov	r0, r3
 800d522:	3708      	adds	r7, #8
 800d524:	46bd      	mov	sp, r7
 800d526:	bd80      	pop	{r7, pc}
 800d528:	20000d48 	.word	0x20000d48

0800d52c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800d52c:	b580      	push	{r7, lr}
 800d52e:	b082      	sub	sp, #8
 800d530:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800d532:	f002 fd93 	bl	801005c <HAL_Init>

  /* USER CODE BEGIN Init */

  //??
  MX_GPIO_Init();
 800d536:	f000 fcfd 	bl	800df34 <MX_GPIO_Init>
  MX_DMA_Init();
 800d53a:	f000 fcd3 	bl	800dee4 <MX_DMA_Init>
  MX_ADC1_Init();
 800d53e:	f000 f917 	bl	800d770 <MX_ADC1_Init>
  MX_ADC2_Init();
 800d542:	f000 f983 	bl	800d84c <MX_ADC2_Init>

  ADCStart();
 800d546:	f001 fa15 	bl	800e974 <ADCStart>
  BatteryCheck( (int)adc1[2] );
 800d54a:	4b4f      	ldr	r3, [pc, #316]	; (800d688 <main+0x15c>)
 800d54c:	689b      	ldr	r3, [r3, #8]
 800d54e:	4618      	mov	r0, r3
 800d550:	f002 fc74 	bl	800fe3c <BatteryCheck>
  ADCStop();
 800d554:	f001 fa2e 	bl	800e9b4 <ADCStop>

  //? //????
  MX_TIM3_Init();
 800d558:	f000 fad4 	bl	800db04 <MX_TIM3_Init>

  int8_t startup_mode;
  ModeSelect(0, 7, &startup_mode);
 800d55c:	1dfb      	adds	r3, r7, #7
 800d55e:	461a      	mov	r2, r3
 800d560:	2107      	movs	r1, #7
 800d562:	2000      	movs	r0, #0
 800d564:	f002 fcc2 	bl	800feec <ModeSelect>
  Signal( startup_mode );
 800d568:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800d56c:	4618      	mov	r0, r3
 800d56e:	f002 fc45 	bl	800fdfc <Signal>
  //MAX45mA

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800d572:	f000 f893 	bl	800d69c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800d576:	f000 fcdd 	bl	800df34 <MX_GPIO_Init>
  MX_DMA_Init();
 800d57a:	f000 fcb3 	bl	800dee4 <MX_DMA_Init>
  MX_ADC1_Init();
 800d57e:	f000 f8f7 	bl	800d770 <MX_ADC1_Init>
  MX_ADC2_Init();
 800d582:	f000 f963 	bl	800d84c <MX_ADC2_Init>
  MX_TIM3_Init();
 800d586:	f000 fabd 	bl	800db04 <MX_TIM3_Init>
  MX_TIM2_Init();
 800d58a:	f000 fa45 	bl	800da18 <MX_TIM2_Init>
  MX_SPI3_Init();
 800d58e:	f000 f9bd 	bl	800d90c <MX_SPI3_Init>
  MX_USART1_UART_Init();
 800d592:	f000 fc7d 	bl	800de90 <MX_USART1_UART_Init>
  MX_TIM5_Init();
 800d596:	f000 fb5d 	bl	800dc54 <MX_TIM5_Init>
  MX_TIM4_Init();
 800d59a:	f000 fb07 	bl	800dbac <MX_TIM4_Init>
  MX_TIM8_Init();
 800d59e:	f000 fbcf 	bl	800dd40 <MX_TIM8_Init>
  MX_TIM1_Init();
 800d5a2:	f000 f9e9 	bl	800d978 <MX_TIM1_Init>

  }

#endif

  PIDSetGain(L_VELO_PID, 14.6, 2800,0.001);//1200,0);//2430,0);//7.3,1215,0);//40kHz//14.6, 2430,0);//(20khz????);//1200,0.0);//2430, 0.002);//21.96,2450,0.002);//14,6000,0.002);//11.1, 2430, 0.002);////D0.0036 //I2430 36.6*0.6=18+3.96
 800d5a6:	ed9f 1a39 	vldr	s2, [pc, #228]	; 800d68c <main+0x160>
 800d5aa:	eddf 0a39 	vldr	s1, [pc, #228]	; 800d690 <main+0x164>
 800d5ae:	ed9f 0a39 	vldr	s0, [pc, #228]	; 800d694 <main+0x168>
 800d5b2:	2004      	movs	r0, #4
 800d5b4:	f002 fa54 	bl	800fa60 <PIDSetGain>
  PIDSetGain(R_VELO_PID, 14.6, 2800,0.001);// 1200,0);//2430,0);//7.3,1215,0);//14.6, 2430,0);//1200,0.0);//, 2430,0);//17.5//2430, 0.002);//21.96,2450,0.002);//14,6000,0.002);//11.1, 2430, 0.002);//I150,
 800d5b8:	ed9f 1a34 	vldr	s2, [pc, #208]	; 800d68c <main+0x160>
 800d5bc:	eddf 0a34 	vldr	s1, [pc, #208]	; 800d690 <main+0x164>
 800d5c0:	ed9f 0a34 	vldr	s0, [pc, #208]	; 800d694 <main+0x168>
 800d5c4:	2005      	movs	r0, #5
 800d5c6:	f002 fa4b 	bl	800fa60 <PIDSetGain>
  //PIDSetGain(B_VELO, 1.1941, 33.5232, 0.0059922);
  PIDSetGain(A_VELO_PID, 12,0,0);//28.6379,340.0855,0.21289);//17.4394, 321.233, 0.12492);
 800d5ca:	ed9f 1a33 	vldr	s2, [pc, #204]	; 800d698 <main+0x16c>
 800d5ce:	eddf 0a32 	vldr	s1, [pc, #200]	; 800d698 <main+0x16c>
 800d5d2:	eeb2 0a08 	vmov.f32	s0, #40	; 0x41400000  12.0
 800d5d6:	2000      	movs	r0, #0
 800d5d8:	f002 fa42 	bl	800fa60 <PIDSetGain>
  PIDSetGain(F_WALL_PID, 6, 0, 0	);
 800d5dc:	ed9f 1a2e 	vldr	s2, [pc, #184]	; 800d698 <main+0x16c>
 800d5e0:	eddf 0a2d 	vldr	s1, [pc, #180]	; 800d698 <main+0x16c>
 800d5e4:	eeb1 0a08 	vmov.f32	s0, #24	; 0x40c00000  6.0
 800d5e8:	2008      	movs	r0, #8
 800d5ea:	f002 fa39 	bl	800fa60 <PIDSetGain>
  PIDSetGain(D_WALL_PID, 6, 0, 0	);//3.2,0,0);/4.5,1.5,0.003);//3.6, 20, 0);//5.2//
 800d5ee:	ed9f 1a2a 	vldr	s2, [pc, #168]	; 800d698 <main+0x16c>
 800d5f2:	eddf 0a29 	vldr	s1, [pc, #164]	; 800d698 <main+0x16c>
 800d5f6:	eeb1 0a08 	vmov.f32	s0, #24	; 0x40c00000  6.0
 800d5fa:	2001      	movs	r0, #1
 800d5fc:	f002 fa30 	bl	800fa60 <PIDSetGain>
  PIDSetGain(L_WALL_PID, 12,0,0);//6.4,0,0);//9,3,0.006);//1.8, 10, 0);
 800d600:	ed9f 1a25 	vldr	s2, [pc, #148]	; 800d698 <main+0x16c>
 800d604:	eddf 0a24 	vldr	s1, [pc, #144]	; 800d698 <main+0x16c>
 800d608:	eeb2 0a08 	vmov.f32	s0, #40	; 0x41400000  12.0
 800d60c:	2002      	movs	r0, #2
 800d60e:	f002 fa27 	bl	800fa60 <PIDSetGain>
  PIDSetGain(R_WALL_PID, 12,0,0);//6.4,0,0);//9,3,0.006);//1.8, 10, 0);
 800d612:	ed9f 1a21 	vldr	s2, [pc, #132]	; 800d698 <main+0x16c>
 800d616:	eddf 0a20 	vldr	s1, [pc, #128]	; 800d698 <main+0x16c>
 800d61a:	eeb2 0a08 	vmov.f32	s0, #40	; 0x41400000  12.0
 800d61e:	2003      	movs	r0, #3
 800d620:	f002 fa1e 	bl	800fa60 <PIDSetGain>

  while (1)
  {
	  switch( startup_mode )
 800d624:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800d628:	2b07      	cmp	r3, #7
 800d62a:	d82b      	bhi.n	800d684 <main+0x158>
 800d62c:	a201      	add	r2, pc, #4	; (adr r2, 800d634 <main+0x108>)
 800d62e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d632:	bf00      	nop
 800d634:	0800d655 	.word	0x0800d655
 800d638:	0800d65b 	.word	0x0800d65b
 800d63c:	0800d661 	.word	0x0800d661
 800d640:	0800d667 	.word	0x0800d667
 800d644:	0800d66d 	.word	0x0800d66d
 800d648:	0800d673 	.word	0x0800d673
 800d64c:	0800d679 	.word	0x0800d679
 800d650:	0800d67f 	.word	0x0800d67f
	  {
	  case PARAMETERSETTING:

		  ParameterSetting();
 800d654:	f7fe fc54 	bl	800bf00 <ParameterSetting>
		//wall_flash_print();
		  break;
 800d658:	e015      	b.n	800d686 <main+0x15a>
	  case 1:
		  GainTestRWall();
 800d65a:	f7fe fc59 	bl	800bf10 <GainTestRWall>
		  break;
 800d65e:	e012      	b.n	800d686 <main+0x15a>
	  case GAINTEST:
		  GainTestDWall();
 800d660:	f7fe fc92 	bl	800bf88 <GainTestDWall>
		  break;
 800d664:	e00f      	b.n	800d686 <main+0x15a>
	  case DEBUGGER:
		  Debug();
 800d666:	f7fe fbbf 	bl	800bde8 <Debug>
		  break;
 800d66a:	e00c      	b.n	800d686 <main+0x15a>
	  case FASTEST_RUN:
		  //GainTestLWall();
		  FastestRun();
 800d66c:	f7fe fdc6 	bl	800c1fc <FastestRun>
		  break;
 800d670:	e009      	b.n	800d686 <main+0x15a>
	  case 5:
		  GainTestAVelo();
 800d672:	f7fe fcf3 	bl	800c05c <GainTestAVelo>
		  break;
 800d676:	e006      	b.n	800d686 <main+0x15a>
	  case EXPLORE:
		  Explore();
 800d678:	f7fe fede 	bl	800c438 <Explore>
		  break;
 800d67c:	e003      	b.n	800d686 <main+0x15a>
	  case WRITINGFREE:
		  WritingFree();
 800d67e:	f7fe fd2d 	bl	800c0dc <WritingFree>
		  break;
 800d682:	e000      	b.n	800d686 <main+0x15a>
	  default :
		  break;
 800d684:	bf00      	nop
	  switch( startup_mode )
 800d686:	e7cd      	b.n	800d624 <main+0xf8>
 800d688:	200002b8 	.word	0x200002b8
 800d68c:	3a83126f 	.word	0x3a83126f
 800d690:	452f0000 	.word	0x452f0000
 800d694:	4169999a 	.word	0x4169999a
 800d698:	00000000 	.word	0x00000000

0800d69c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800d69c:	b580      	push	{r7, lr}
 800d69e:	b094      	sub	sp, #80	; 0x50
 800d6a0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800d6a2:	f107 0320 	add.w	r3, r7, #32
 800d6a6:	2230      	movs	r2, #48	; 0x30
 800d6a8:	2100      	movs	r1, #0
 800d6aa:	4618      	mov	r0, r3
 800d6ac:	f007 fd6f 	bl	801518e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800d6b0:	f107 030c 	add.w	r3, r7, #12
 800d6b4:	2200      	movs	r2, #0
 800d6b6:	601a      	str	r2, [r3, #0]
 800d6b8:	605a      	str	r2, [r3, #4]
 800d6ba:	609a      	str	r2, [r3, #8]
 800d6bc:	60da      	str	r2, [r3, #12]
 800d6be:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800d6c0:	2300      	movs	r3, #0
 800d6c2:	60bb      	str	r3, [r7, #8]
 800d6c4:	4b28      	ldr	r3, [pc, #160]	; (800d768 <SystemClock_Config+0xcc>)
 800d6c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d6c8:	4a27      	ldr	r2, [pc, #156]	; (800d768 <SystemClock_Config+0xcc>)
 800d6ca:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800d6ce:	6413      	str	r3, [r2, #64]	; 0x40
 800d6d0:	4b25      	ldr	r3, [pc, #148]	; (800d768 <SystemClock_Config+0xcc>)
 800d6d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d6d4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800d6d8:	60bb      	str	r3, [r7, #8]
 800d6da:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800d6dc:	2300      	movs	r3, #0
 800d6de:	607b      	str	r3, [r7, #4]
 800d6e0:	4b22      	ldr	r3, [pc, #136]	; (800d76c <SystemClock_Config+0xd0>)
 800d6e2:	681b      	ldr	r3, [r3, #0]
 800d6e4:	4a21      	ldr	r2, [pc, #132]	; (800d76c <SystemClock_Config+0xd0>)
 800d6e6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800d6ea:	6013      	str	r3, [r2, #0]
 800d6ec:	4b1f      	ldr	r3, [pc, #124]	; (800d76c <SystemClock_Config+0xd0>)
 800d6ee:	681b      	ldr	r3, [r3, #0]
 800d6f0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800d6f4:	607b      	str	r3, [r7, #4]
 800d6f6:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800d6f8:	2301      	movs	r3, #1
 800d6fa:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800d6fc:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800d700:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800d702:	2302      	movs	r3, #2
 800d704:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800d706:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800d70a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 800d70c:	2304      	movs	r3, #4
 800d70e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 800d710:	23a8      	movs	r3, #168	; 0xa8
 800d712:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800d714:	2302      	movs	r3, #2
 800d716:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800d718:	2304      	movs	r3, #4
 800d71a:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800d71c:	f107 0320 	add.w	r3, r7, #32
 800d720:	4618      	mov	r0, r3
 800d722:	f004 fa13 	bl	8011b4c <HAL_RCC_OscConfig>
 800d726:	4603      	mov	r3, r0
 800d728:	2b00      	cmp	r3, #0
 800d72a:	d001      	beq.n	800d730 <SystemClock_Config+0x94>
  {
    Error_Handler();
 800d72c:	f000 fcc8 	bl	800e0c0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800d730:	230f      	movs	r3, #15
 800d732:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800d734:	2302      	movs	r3, #2
 800d736:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800d738:	2300      	movs	r3, #0
 800d73a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800d73c:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800d740:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800d742:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800d746:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800d748:	f107 030c 	add.w	r3, r7, #12
 800d74c:	2105      	movs	r1, #5
 800d74e:	4618      	mov	r0, r3
 800d750:	f004 fc6c 	bl	801202c <HAL_RCC_ClockConfig>
 800d754:	4603      	mov	r3, r0
 800d756:	2b00      	cmp	r3, #0
 800d758:	d001      	beq.n	800d75e <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800d75a:	f000 fcb1 	bl	800e0c0 <Error_Handler>
  }
}
 800d75e:	bf00      	nop
 800d760:	3750      	adds	r7, #80	; 0x50
 800d762:	46bd      	mov	sp, r7
 800d764:	bd80      	pop	{r7, pc}
 800d766:	bf00      	nop
 800d768:	40023800 	.word	0x40023800
 800d76c:	40007000 	.word	0x40007000

0800d770 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800d770:	b580      	push	{r7, lr}
 800d772:	b084      	sub	sp, #16
 800d774:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800d776:	463b      	mov	r3, r7
 800d778:	2200      	movs	r2, #0
 800d77a:	601a      	str	r2, [r3, #0]
 800d77c:	605a      	str	r2, [r3, #4]
 800d77e:	609a      	str	r2, [r3, #8]
 800d780:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800d782:	4b2f      	ldr	r3, [pc, #188]	; (800d840 <MX_ADC1_Init+0xd0>)
 800d784:	4a2f      	ldr	r2, [pc, #188]	; (800d844 <MX_ADC1_Init+0xd4>)
 800d786:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV6;
 800d788:	4b2d      	ldr	r3, [pc, #180]	; (800d840 <MX_ADC1_Init+0xd0>)
 800d78a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800d78e:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800d790:	4b2b      	ldr	r3, [pc, #172]	; (800d840 <MX_ADC1_Init+0xd0>)
 800d792:	2200      	movs	r2, #0
 800d794:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 800d796:	4b2a      	ldr	r3, [pc, #168]	; (800d840 <MX_ADC1_Init+0xd0>)
 800d798:	2201      	movs	r2, #1
 800d79a:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 800d79c:	4b28      	ldr	r3, [pc, #160]	; (800d840 <MX_ADC1_Init+0xd0>)
 800d79e:	2201      	movs	r2, #1
 800d7a0:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800d7a2:	4b27      	ldr	r3, [pc, #156]	; (800d840 <MX_ADC1_Init+0xd0>)
 800d7a4:	2200      	movs	r2, #0
 800d7a6:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800d7aa:	4b25      	ldr	r3, [pc, #148]	; (800d840 <MX_ADC1_Init+0xd0>)
 800d7ac:	2200      	movs	r2, #0
 800d7ae:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800d7b0:	4b23      	ldr	r3, [pc, #140]	; (800d840 <MX_ADC1_Init+0xd0>)
 800d7b2:	4a25      	ldr	r2, [pc, #148]	; (800d848 <MX_ADC1_Init+0xd8>)
 800d7b4:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800d7b6:	4b22      	ldr	r3, [pc, #136]	; (800d840 <MX_ADC1_Init+0xd0>)
 800d7b8:	2200      	movs	r2, #0
 800d7ba:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 3;
 800d7bc:	4b20      	ldr	r3, [pc, #128]	; (800d840 <MX_ADC1_Init+0xd0>)
 800d7be:	2203      	movs	r2, #3
 800d7c0:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 800d7c2:	4b1f      	ldr	r3, [pc, #124]	; (800d840 <MX_ADC1_Init+0xd0>)
 800d7c4:	2201      	movs	r2, #1
 800d7c6:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800d7ca:	4b1d      	ldr	r3, [pc, #116]	; (800d840 <MX_ADC1_Init+0xd0>)
 800d7cc:	2201      	movs	r2, #1
 800d7ce:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800d7d0:	481b      	ldr	r0, [pc, #108]	; (800d840 <MX_ADC1_Init+0xd0>)
 800d7d2:	f002 fcd7 	bl	8010184 <HAL_ADC_Init>
 800d7d6:	4603      	mov	r3, r0
 800d7d8:	2b00      	cmp	r3, #0
 800d7da:	d001      	beq.n	800d7e0 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 800d7dc:	f000 fc70 	bl	800e0c0 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 800d7e0:	230a      	movs	r3, #10
 800d7e2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800d7e4:	2301      	movs	r3, #1
 800d7e6:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_56CYCLES;
 800d7e8:	2303      	movs	r3, #3
 800d7ea:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800d7ec:	463b      	mov	r3, r7
 800d7ee:	4619      	mov	r1, r3
 800d7f0:	4813      	ldr	r0, [pc, #76]	; (800d840 <MX_ADC1_Init+0xd0>)
 800d7f2:	f002 fe65 	bl	80104c0 <HAL_ADC_ConfigChannel>
 800d7f6:	4603      	mov	r3, r0
 800d7f8:	2b00      	cmp	r3, #0
 800d7fa:	d001      	beq.n	800d800 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 800d7fc:	f000 fc60 	bl	800e0c0 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_14;
 800d800:	230e      	movs	r3, #14
 800d802:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 800d804:	2302      	movs	r3, #2
 800d806:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800d808:	463b      	mov	r3, r7
 800d80a:	4619      	mov	r1, r3
 800d80c:	480c      	ldr	r0, [pc, #48]	; (800d840 <MX_ADC1_Init+0xd0>)
 800d80e:	f002 fe57 	bl	80104c0 <HAL_ADC_ConfigChannel>
 800d812:	4603      	mov	r3, r0
 800d814:	2b00      	cmp	r3, #0
 800d816:	d001      	beq.n	800d81c <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 800d818:	f000 fc52 	bl	800e0c0 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_9;
 800d81c:	2309      	movs	r3, #9
 800d81e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 800d820:	2303      	movs	r3, #3
 800d822:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800d824:	463b      	mov	r3, r7
 800d826:	4619      	mov	r1, r3
 800d828:	4805      	ldr	r0, [pc, #20]	; (800d840 <MX_ADC1_Init+0xd0>)
 800d82a:	f002 fe49 	bl	80104c0 <HAL_ADC_ConfigChannel>
 800d82e:	4603      	mov	r3, r0
 800d830:	2b00      	cmp	r3, #0
 800d832:	d001      	beq.n	800d838 <MX_ADC1_Init+0xc8>
  {
    Error_Handler();
 800d834:	f000 fc44 	bl	800e0c0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800d838:	bf00      	nop
 800d83a:	3710      	adds	r7, #16
 800d83c:	46bd      	mov	sp, r7
 800d83e:	bd80      	pop	{r7, pc}
 800d840:	20000d00 	.word	0x20000d00
 800d844:	40012000 	.word	0x40012000
 800d848:	0f000001 	.word	0x0f000001

0800d84c <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 800d84c:	b580      	push	{r7, lr}
 800d84e:	b084      	sub	sp, #16
 800d850:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800d852:	463b      	mov	r3, r7
 800d854:	2200      	movs	r2, #0
 800d856:	601a      	str	r2, [r3, #0]
 800d858:	605a      	str	r2, [r3, #4]
 800d85a:	609a      	str	r2, [r3, #8]
 800d85c:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC2_Init 1 */

  /* USER CODE END ADC2_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc2.Instance = ADC2;
 800d85e:	4b28      	ldr	r3, [pc, #160]	; (800d900 <MX_ADC2_Init+0xb4>)
 800d860:	4a28      	ldr	r2, [pc, #160]	; (800d904 <MX_ADC2_Init+0xb8>)
 800d862:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV6;
 800d864:	4b26      	ldr	r3, [pc, #152]	; (800d900 <MX_ADC2_Init+0xb4>)
 800d866:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800d86a:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 800d86c:	4b24      	ldr	r3, [pc, #144]	; (800d900 <MX_ADC2_Init+0xb4>)
 800d86e:	2200      	movs	r2, #0
 800d870:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = ENABLE;
 800d872:	4b23      	ldr	r3, [pc, #140]	; (800d900 <MX_ADC2_Init+0xb4>)
 800d874:	2201      	movs	r2, #1
 800d876:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = ENABLE;
 800d878:	4b21      	ldr	r3, [pc, #132]	; (800d900 <MX_ADC2_Init+0xb4>)
 800d87a:	2201      	movs	r2, #1
 800d87c:	761a      	strb	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 800d87e:	4b20      	ldr	r3, [pc, #128]	; (800d900 <MX_ADC2_Init+0xb4>)
 800d880:	2200      	movs	r2, #0
 800d882:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800d886:	4b1e      	ldr	r3, [pc, #120]	; (800d900 <MX_ADC2_Init+0xb4>)
 800d888:	2200      	movs	r2, #0
 800d88a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800d88c:	4b1c      	ldr	r3, [pc, #112]	; (800d900 <MX_ADC2_Init+0xb4>)
 800d88e:	4a1e      	ldr	r2, [pc, #120]	; (800d908 <MX_ADC2_Init+0xbc>)
 800d890:	629a      	str	r2, [r3, #40]	; 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800d892:	4b1b      	ldr	r3, [pc, #108]	; (800d900 <MX_ADC2_Init+0xb4>)
 800d894:	2200      	movs	r2, #0
 800d896:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 2;
 800d898:	4b19      	ldr	r3, [pc, #100]	; (800d900 <MX_ADC2_Init+0xb4>)
 800d89a:	2202      	movs	r2, #2
 800d89c:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = ENABLE;
 800d89e:	4b18      	ldr	r3, [pc, #96]	; (800d900 <MX_ADC2_Init+0xb4>)
 800d8a0:	2201      	movs	r2, #1
 800d8a2:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800d8a6:	4b16      	ldr	r3, [pc, #88]	; (800d900 <MX_ADC2_Init+0xb4>)
 800d8a8:	2201      	movs	r2, #1
 800d8aa:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 800d8ac:	4814      	ldr	r0, [pc, #80]	; (800d900 <MX_ADC2_Init+0xb4>)
 800d8ae:	f002 fc69 	bl	8010184 <HAL_ADC_Init>
 800d8b2:	4603      	mov	r3, r0
 800d8b4:	2b00      	cmp	r3, #0
 800d8b6:	d001      	beq.n	800d8bc <MX_ADC2_Init+0x70>
  {
    Error_Handler();
 800d8b8:	f000 fc02 	bl	800e0c0 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_11;
 800d8bc:	230b      	movs	r3, #11
 800d8be:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800d8c0:	2301      	movs	r3, #1
 800d8c2:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_56CYCLES;
 800d8c4:	2303      	movs	r3, #3
 800d8c6:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800d8c8:	463b      	mov	r3, r7
 800d8ca:	4619      	mov	r1, r3
 800d8cc:	480c      	ldr	r0, [pc, #48]	; (800d900 <MX_ADC2_Init+0xb4>)
 800d8ce:	f002 fdf7 	bl	80104c0 <HAL_ADC_ConfigChannel>
 800d8d2:	4603      	mov	r3, r0
 800d8d4:	2b00      	cmp	r3, #0
 800d8d6:	d001      	beq.n	800d8dc <MX_ADC2_Init+0x90>
  {
    Error_Handler();
 800d8d8:	f000 fbf2 	bl	800e0c0 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_15;
 800d8dc:	230f      	movs	r3, #15
 800d8de:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 800d8e0:	2302      	movs	r3, #2
 800d8e2:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800d8e4:	463b      	mov	r3, r7
 800d8e6:	4619      	mov	r1, r3
 800d8e8:	4805      	ldr	r0, [pc, #20]	; (800d900 <MX_ADC2_Init+0xb4>)
 800d8ea:	f002 fde9 	bl	80104c0 <HAL_ADC_ConfigChannel>
 800d8ee:	4603      	mov	r3, r0
 800d8f0:	2b00      	cmp	r3, #0
 800d8f2:	d001      	beq.n	800d8f8 <MX_ADC2_Init+0xac>
  {
    Error_Handler();
 800d8f4:	f000 fbe4 	bl	800e0c0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 800d8f8:	bf00      	nop
 800d8fa:	3710      	adds	r7, #16
 800d8fc:	46bd      	mov	sp, r7
 800d8fe:	bd80      	pop	{r7, pc}
 800d900:	20000c20 	.word	0x20000c20
 800d904:	40012100 	.word	0x40012100
 800d908:	0f000001 	.word	0x0f000001

0800d90c <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 800d90c:	b580      	push	{r7, lr}
 800d90e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 800d910:	4b17      	ldr	r3, [pc, #92]	; (800d970 <MX_SPI3_Init+0x64>)
 800d912:	4a18      	ldr	r2, [pc, #96]	; (800d974 <MX_SPI3_Init+0x68>)
 800d914:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 800d916:	4b16      	ldr	r3, [pc, #88]	; (800d970 <MX_SPI3_Init+0x64>)
 800d918:	f44f 7282 	mov.w	r2, #260	; 0x104
 800d91c:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 800d91e:	4b14      	ldr	r3, [pc, #80]	; (800d970 <MX_SPI3_Init+0x64>)
 800d920:	2200      	movs	r2, #0
 800d922:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 800d924:	4b12      	ldr	r3, [pc, #72]	; (800d970 <MX_SPI3_Init+0x64>)
 800d926:	2200      	movs	r2, #0
 800d928:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_HIGH;
 800d92a:	4b11      	ldr	r3, [pc, #68]	; (800d970 <MX_SPI3_Init+0x64>)
 800d92c:	2202      	movs	r2, #2
 800d92e:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_2EDGE;
 800d930:	4b0f      	ldr	r3, [pc, #60]	; (800d970 <MX_SPI3_Init+0x64>)
 800d932:	2201      	movs	r2, #1
 800d934:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 800d936:	4b0e      	ldr	r3, [pc, #56]	; (800d970 <MX_SPI3_Init+0x64>)
 800d938:	f44f 7200 	mov.w	r2, #512	; 0x200
 800d93c:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 800d93e:	4b0c      	ldr	r3, [pc, #48]	; (800d970 <MX_SPI3_Init+0x64>)
 800d940:	2228      	movs	r2, #40	; 0x28
 800d942:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800d944:	4b0a      	ldr	r3, [pc, #40]	; (800d970 <MX_SPI3_Init+0x64>)
 800d946:	2200      	movs	r2, #0
 800d948:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 800d94a:	4b09      	ldr	r3, [pc, #36]	; (800d970 <MX_SPI3_Init+0x64>)
 800d94c:	2200      	movs	r2, #0
 800d94e:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800d950:	4b07      	ldr	r3, [pc, #28]	; (800d970 <MX_SPI3_Init+0x64>)
 800d952:	2200      	movs	r2, #0
 800d954:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 10;
 800d956:	4b06      	ldr	r3, [pc, #24]	; (800d970 <MX_SPI3_Init+0x64>)
 800d958:	220a      	movs	r2, #10
 800d95a:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 800d95c:	4804      	ldr	r0, [pc, #16]	; (800d970 <MX_SPI3_Init+0x64>)
 800d95e:	f004 fd57 	bl	8012410 <HAL_SPI_Init>
 800d962:	4603      	mov	r3, r0
 800d964:	2b00      	cmp	r3, #0
 800d966:	d001      	beq.n	800d96c <MX_SPI3_Init+0x60>
  {
    Error_Handler();
 800d968:	f000 fbaa 	bl	800e0c0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 800d96c:	bf00      	nop
 800d96e:	bd80      	pop	{r7, pc}
 800d970:	20000ca8 	.word	0x20000ca8
 800d974:	40003c00 	.word	0x40003c00

0800d978 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 800d978:	b580      	push	{r7, lr}
 800d97a:	b086      	sub	sp, #24
 800d97c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800d97e:	f107 0308 	add.w	r3, r7, #8
 800d982:	2200      	movs	r2, #0
 800d984:	601a      	str	r2, [r3, #0]
 800d986:	605a      	str	r2, [r3, #4]
 800d988:	609a      	str	r2, [r3, #8]
 800d98a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800d98c:	463b      	mov	r3, r7
 800d98e:	2200      	movs	r2, #0
 800d990:	601a      	str	r2, [r3, #0]
 800d992:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800d994:	4b1e      	ldr	r3, [pc, #120]	; (800da10 <MX_TIM1_Init+0x98>)
 800d996:	4a1f      	ldr	r2, [pc, #124]	; (800da14 <MX_TIM1_Init+0x9c>)
 800d998:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 168-1;
 800d99a:	4b1d      	ldr	r3, [pc, #116]	; (800da10 <MX_TIM1_Init+0x98>)
 800d99c:	22a7      	movs	r2, #167	; 0xa7
 800d99e:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800d9a0:	4b1b      	ldr	r3, [pc, #108]	; (800da10 <MX_TIM1_Init+0x98>)
 800d9a2:	2200      	movs	r2, #0
 800d9a4:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1000-1;
 800d9a6:	4b1a      	ldr	r3, [pc, #104]	; (800da10 <MX_TIM1_Init+0x98>)
 800d9a8:	f240 32e7 	movw	r2, #999	; 0x3e7
 800d9ac:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800d9ae:	4b18      	ldr	r3, [pc, #96]	; (800da10 <MX_TIM1_Init+0x98>)
 800d9b0:	2200      	movs	r2, #0
 800d9b2:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800d9b4:	4b16      	ldr	r3, [pc, #88]	; (800da10 <MX_TIM1_Init+0x98>)
 800d9b6:	2200      	movs	r2, #0
 800d9b8:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800d9ba:	4b15      	ldr	r3, [pc, #84]	; (800da10 <MX_TIM1_Init+0x98>)
 800d9bc:	2200      	movs	r2, #0
 800d9be:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800d9c0:	4813      	ldr	r0, [pc, #76]	; (800da10 <MX_TIM1_Init+0x98>)
 800d9c2:	f005 fa79 	bl	8012eb8 <HAL_TIM_Base_Init>
 800d9c6:	4603      	mov	r3, r0
 800d9c8:	2b00      	cmp	r3, #0
 800d9ca:	d001      	beq.n	800d9d0 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 800d9cc:	f000 fb78 	bl	800e0c0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800d9d0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800d9d4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800d9d6:	f107 0308 	add.w	r3, r7, #8
 800d9da:	4619      	mov	r1, r3
 800d9dc:	480c      	ldr	r0, [pc, #48]	; (800da10 <MX_TIM1_Init+0x98>)
 800d9de:	f006 f843 	bl	8013a68 <HAL_TIM_ConfigClockSource>
 800d9e2:	4603      	mov	r3, r0
 800d9e4:	2b00      	cmp	r3, #0
 800d9e6:	d001      	beq.n	800d9ec <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 800d9e8:	f000 fb6a 	bl	800e0c0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800d9ec:	2300      	movs	r3, #0
 800d9ee:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800d9f0:	2300      	movs	r3, #0
 800d9f2:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800d9f4:	463b      	mov	r3, r7
 800d9f6:	4619      	mov	r1, r3
 800d9f8:	4805      	ldr	r0, [pc, #20]	; (800da10 <MX_TIM1_Init+0x98>)
 800d9fa:	f006 fcef 	bl	80143dc <HAL_TIMEx_MasterConfigSynchronization>
 800d9fe:	4603      	mov	r3, r0
 800da00:	2b00      	cmp	r3, #0
 800da02:	d001      	beq.n	800da08 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 800da04:	f000 fb5c 	bl	800e0c0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 800da08:	bf00      	nop
 800da0a:	3718      	adds	r7, #24
 800da0c:	46bd      	mov	sp, r7
 800da0e:	bd80      	pop	{r7, pc}
 800da10:	20000de8 	.word	0x20000de8
 800da14:	40010000 	.word	0x40010000

0800da18 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800da18:	b580      	push	{r7, lr}
 800da1a:	b08e      	sub	sp, #56	; 0x38
 800da1c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800da1e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800da22:	2200      	movs	r2, #0
 800da24:	601a      	str	r2, [r3, #0]
 800da26:	605a      	str	r2, [r3, #4]
 800da28:	609a      	str	r2, [r3, #8]
 800da2a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800da2c:	f107 0320 	add.w	r3, r7, #32
 800da30:	2200      	movs	r2, #0
 800da32:	601a      	str	r2, [r3, #0]
 800da34:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800da36:	1d3b      	adds	r3, r7, #4
 800da38:	2200      	movs	r2, #0
 800da3a:	601a      	str	r2, [r3, #0]
 800da3c:	605a      	str	r2, [r3, #4]
 800da3e:	609a      	str	r2, [r3, #8]
 800da40:	60da      	str	r2, [r3, #12]
 800da42:	611a      	str	r2, [r3, #16]
 800da44:	615a      	str	r2, [r3, #20]
 800da46:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800da48:	4b2d      	ldr	r3, [pc, #180]	; (800db00 <MX_TIM2_Init+0xe8>)
 800da4a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800da4e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 800da50:	4b2b      	ldr	r3, [pc, #172]	; (800db00 <MX_TIM2_Init+0xe8>)
 800da52:	2200      	movs	r2, #0
 800da54:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800da56:	4b2a      	ldr	r3, [pc, #168]	; (800db00 <MX_TIM2_Init+0xe8>)
 800da58:	2200      	movs	r2, #0
 800da5a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4200-1;
 800da5c:	4b28      	ldr	r3, [pc, #160]	; (800db00 <MX_TIM2_Init+0xe8>)
 800da5e:	f241 0267 	movw	r2, #4199	; 0x1067
 800da62:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800da64:	4b26      	ldr	r3, [pc, #152]	; (800db00 <MX_TIM2_Init+0xe8>)
 800da66:	2200      	movs	r2, #0
 800da68:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800da6a:	4b25      	ldr	r3, [pc, #148]	; (800db00 <MX_TIM2_Init+0xe8>)
 800da6c:	2200      	movs	r2, #0
 800da6e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800da70:	4823      	ldr	r0, [pc, #140]	; (800db00 <MX_TIM2_Init+0xe8>)
 800da72:	f005 fa21 	bl	8012eb8 <HAL_TIM_Base_Init>
 800da76:	4603      	mov	r3, r0
 800da78:	2b00      	cmp	r3, #0
 800da7a:	d001      	beq.n	800da80 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 800da7c:	f000 fb20 	bl	800e0c0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800da80:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800da84:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800da86:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800da8a:	4619      	mov	r1, r3
 800da8c:	481c      	ldr	r0, [pc, #112]	; (800db00 <MX_TIM2_Init+0xe8>)
 800da8e:	f005 ffeb 	bl	8013a68 <HAL_TIM_ConfigClockSource>
 800da92:	4603      	mov	r3, r0
 800da94:	2b00      	cmp	r3, #0
 800da96:	d001      	beq.n	800da9c <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 800da98:	f000 fb12 	bl	800e0c0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 800da9c:	4818      	ldr	r0, [pc, #96]	; (800db00 <MX_TIM2_Init+0xe8>)
 800da9e:	f005 fbd9 	bl	8013254 <HAL_TIM_PWM_Init>
 800daa2:	4603      	mov	r3, r0
 800daa4:	2b00      	cmp	r3, #0
 800daa6:	d001      	beq.n	800daac <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 800daa8:	f000 fb0a 	bl	800e0c0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800daac:	2300      	movs	r3, #0
 800daae:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800dab0:	2300      	movs	r3, #0
 800dab2:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800dab4:	f107 0320 	add.w	r3, r7, #32
 800dab8:	4619      	mov	r1, r3
 800daba:	4811      	ldr	r0, [pc, #68]	; (800db00 <MX_TIM2_Init+0xe8>)
 800dabc:	f006 fc8e 	bl	80143dc <HAL_TIMEx_MasterConfigSynchronization>
 800dac0:	4603      	mov	r3, r0
 800dac2:	2b00      	cmp	r3, #0
 800dac4:	d001      	beq.n	800daca <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 800dac6:	f000 fafb 	bl	800e0c0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800daca:	2360      	movs	r3, #96	; 0x60
 800dacc:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800dace:	2300      	movs	r3, #0
 800dad0:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800dad2:	2300      	movs	r3, #0
 800dad4:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800dad6:	2300      	movs	r3, #0
 800dad8:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800dada:	1d3b      	adds	r3, r7, #4
 800dadc:	220c      	movs	r2, #12
 800dade:	4619      	mov	r1, r3
 800dae0:	4807      	ldr	r0, [pc, #28]	; (800db00 <MX_TIM2_Init+0xe8>)
 800dae2:	f005 fefb 	bl	80138dc <HAL_TIM_PWM_ConfigChannel>
 800dae6:	4603      	mov	r3, r0
 800dae8:	2b00      	cmp	r3, #0
 800daea:	d001      	beq.n	800daf0 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 800daec:	f000 fae8 	bl	800e0c0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 800daf0:	4803      	ldr	r0, [pc, #12]	; (800db00 <MX_TIM2_Init+0xe8>)
 800daf2:	f000 fd3f 	bl	800e574 <HAL_TIM_MspPostInit>

}
 800daf6:	bf00      	nop
 800daf8:	3738      	adds	r7, #56	; 0x38
 800dafa:	46bd      	mov	sp, r7
 800dafc:	bd80      	pop	{r7, pc}
 800dafe:	bf00      	nop
 800db00:	20000238 	.word	0x20000238

0800db04 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 800db04:	b580      	push	{r7, lr}
 800db06:	b08c      	sub	sp, #48	; 0x30
 800db08:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800db0a:	f107 030c 	add.w	r3, r7, #12
 800db0e:	2224      	movs	r2, #36	; 0x24
 800db10:	2100      	movs	r1, #0
 800db12:	4618      	mov	r0, r3
 800db14:	f007 fb3b 	bl	801518e <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800db18:	1d3b      	adds	r3, r7, #4
 800db1a:	2200      	movs	r2, #0
 800db1c:	601a      	str	r2, [r3, #0]
 800db1e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800db20:	4b20      	ldr	r3, [pc, #128]	; (800dba4 <MX_TIM3_Init+0xa0>)
 800db22:	4a21      	ldr	r2, [pc, #132]	; (800dba8 <MX_TIM3_Init+0xa4>)
 800db24:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 800db26:	4b1f      	ldr	r3, [pc, #124]	; (800dba4 <MX_TIM3_Init+0xa0>)
 800db28:	2200      	movs	r2, #0
 800db2a:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800db2c:	4b1d      	ldr	r3, [pc, #116]	; (800dba4 <MX_TIM3_Init+0xa0>)
 800db2e:	2200      	movs	r2, #0
 800db30:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 60000-1;
 800db32:	4b1c      	ldr	r3, [pc, #112]	; (800dba4 <MX_TIM3_Init+0xa0>)
 800db34:	f64e 225f 	movw	r2, #59999	; 0xea5f
 800db38:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800db3a:	4b1a      	ldr	r3, [pc, #104]	; (800dba4 <MX_TIM3_Init+0xa0>)
 800db3c:	2200      	movs	r2, #0
 800db3e:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800db40:	4b18      	ldr	r3, [pc, #96]	; (800dba4 <MX_TIM3_Init+0xa0>)
 800db42:	2200      	movs	r2, #0
 800db44:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800db46:	2303      	movs	r3, #3
 800db48:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800db4a:	2300      	movs	r3, #0
 800db4c:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800db4e:	2301      	movs	r3, #1
 800db50:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800db52:	2300      	movs	r3, #0
 800db54:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 800db56:	2300      	movs	r3, #0
 800db58:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800db5a:	2300      	movs	r3, #0
 800db5c:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800db5e:	2301      	movs	r3, #1
 800db60:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800db62:	2300      	movs	r3, #0
 800db64:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 800db66:	2300      	movs	r3, #0
 800db68:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 800db6a:	f107 030c 	add.w	r3, r7, #12
 800db6e:	4619      	mov	r1, r3
 800db70:	480c      	ldr	r0, [pc, #48]	; (800dba4 <MX_TIM3_Init+0xa0>)
 800db72:	f005 fc3b 	bl	80133ec <HAL_TIM_Encoder_Init>
 800db76:	4603      	mov	r3, r0
 800db78:	2b00      	cmp	r3, #0
 800db7a:	d001      	beq.n	800db80 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 800db7c:	f000 faa0 	bl	800e0c0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800db80:	2300      	movs	r3, #0
 800db82:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800db84:	2300      	movs	r3, #0
 800db86:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800db88:	1d3b      	adds	r3, r7, #4
 800db8a:	4619      	mov	r1, r3
 800db8c:	4805      	ldr	r0, [pc, #20]	; (800dba4 <MX_TIM3_Init+0xa0>)
 800db8e:	f006 fc25 	bl	80143dc <HAL_TIMEx_MasterConfigSynchronization>
 800db92:	4603      	mov	r3, r0
 800db94:	2b00      	cmp	r3, #0
 800db96:	d001      	beq.n	800db9c <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 800db98:	f000 fa92 	bl	800e0c0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 800db9c:	bf00      	nop
 800db9e:	3730      	adds	r7, #48	; 0x30
 800dba0:	46bd      	mov	sp, r7
 800dba2:	bd80      	pop	{r7, pc}
 800dba4:	20000c68 	.word	0x20000c68
 800dba8:	40000400 	.word	0x40000400

0800dbac <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 800dbac:	b580      	push	{r7, lr}
 800dbae:	b08c      	sub	sp, #48	; 0x30
 800dbb0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800dbb2:	f107 030c 	add.w	r3, r7, #12
 800dbb6:	2224      	movs	r2, #36	; 0x24
 800dbb8:	2100      	movs	r1, #0
 800dbba:	4618      	mov	r0, r3
 800dbbc:	f007 fae7 	bl	801518e <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800dbc0:	1d3b      	adds	r3, r7, #4
 800dbc2:	2200      	movs	r2, #0
 800dbc4:	601a      	str	r2, [r3, #0]
 800dbc6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 800dbc8:	4b20      	ldr	r3, [pc, #128]	; (800dc4c <MX_TIM4_Init+0xa0>)
 800dbca:	4a21      	ldr	r2, [pc, #132]	; (800dc50 <MX_TIM4_Init+0xa4>)
 800dbcc:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 800dbce:	4b1f      	ldr	r3, [pc, #124]	; (800dc4c <MX_TIM4_Init+0xa0>)
 800dbd0:	2200      	movs	r2, #0
 800dbd2:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800dbd4:	4b1d      	ldr	r3, [pc, #116]	; (800dc4c <MX_TIM4_Init+0xa0>)
 800dbd6:	2200      	movs	r2, #0
 800dbd8:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 60000-1;
 800dbda:	4b1c      	ldr	r3, [pc, #112]	; (800dc4c <MX_TIM4_Init+0xa0>)
 800dbdc:	f64e 225f 	movw	r2, #59999	; 0xea5f
 800dbe0:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800dbe2:	4b1a      	ldr	r3, [pc, #104]	; (800dc4c <MX_TIM4_Init+0xa0>)
 800dbe4:	2200      	movs	r2, #0
 800dbe6:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800dbe8:	4b18      	ldr	r3, [pc, #96]	; (800dc4c <MX_TIM4_Init+0xa0>)
 800dbea:	2200      	movs	r2, #0
 800dbec:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800dbee:	2303      	movs	r3, #3
 800dbf0:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800dbf2:	2300      	movs	r3, #0
 800dbf4:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800dbf6:	2301      	movs	r3, #1
 800dbf8:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800dbfa:	2300      	movs	r3, #0
 800dbfc:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 800dbfe:	2300      	movs	r3, #0
 800dc00:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800dc02:	2300      	movs	r3, #0
 800dc04:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800dc06:	2301      	movs	r3, #1
 800dc08:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800dc0a:	2300      	movs	r3, #0
 800dc0c:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 800dc0e:	2300      	movs	r3, #0
 800dc10:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 800dc12:	f107 030c 	add.w	r3, r7, #12
 800dc16:	4619      	mov	r1, r3
 800dc18:	480c      	ldr	r0, [pc, #48]	; (800dc4c <MX_TIM4_Init+0xa0>)
 800dc1a:	f005 fbe7 	bl	80133ec <HAL_TIM_Encoder_Init>
 800dc1e:	4603      	mov	r3, r0
 800dc20:	2b00      	cmp	r3, #0
 800dc22:	d001      	beq.n	800dc28 <MX_TIM4_Init+0x7c>
  {
    Error_Handler();
 800dc24:	f000 fa4c 	bl	800e0c0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800dc28:	2300      	movs	r3, #0
 800dc2a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800dc2c:	2300      	movs	r3, #0
 800dc2e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800dc30:	1d3b      	adds	r3, r7, #4
 800dc32:	4619      	mov	r1, r3
 800dc34:	4805      	ldr	r0, [pc, #20]	; (800dc4c <MX_TIM4_Init+0xa0>)
 800dc36:	f006 fbd1 	bl	80143dc <HAL_TIMEx_MasterConfigSynchronization>
 800dc3a:	4603      	mov	r3, r0
 800dc3c:	2b00      	cmp	r3, #0
 800dc3e:	d001      	beq.n	800dc44 <MX_TIM4_Init+0x98>
  {
    Error_Handler();
 800dc40:	f000 fa3e 	bl	800e0c0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 800dc44:	bf00      	nop
 800dc46:	3730      	adds	r7, #48	; 0x30
 800dc48:	46bd      	mov	sp, r7
 800dc4a:	bd80      	pop	{r7, pc}
 800dc4c:	20000be0 	.word	0x20000be0
 800dc50:	40000800 	.word	0x40000800

0800dc54 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 800dc54:	b580      	push	{r7, lr}
 800dc56:	b08e      	sub	sp, #56	; 0x38
 800dc58:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800dc5a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800dc5e:	2200      	movs	r2, #0
 800dc60:	601a      	str	r2, [r3, #0]
 800dc62:	605a      	str	r2, [r3, #4]
 800dc64:	609a      	str	r2, [r3, #8]
 800dc66:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800dc68:	f107 0320 	add.w	r3, r7, #32
 800dc6c:	2200      	movs	r2, #0
 800dc6e:	601a      	str	r2, [r3, #0]
 800dc70:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800dc72:	1d3b      	adds	r3, r7, #4
 800dc74:	2200      	movs	r2, #0
 800dc76:	601a      	str	r2, [r3, #0]
 800dc78:	605a      	str	r2, [r3, #4]
 800dc7a:	609a      	str	r2, [r3, #8]
 800dc7c:	60da      	str	r2, [r3, #12]
 800dc7e:	611a      	str	r2, [r3, #16]
 800dc80:	615a      	str	r2, [r3, #20]
 800dc82:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 800dc84:	4b2c      	ldr	r3, [pc, #176]	; (800dd38 <MX_TIM5_Init+0xe4>)
 800dc86:	4a2d      	ldr	r2, [pc, #180]	; (800dd3c <MX_TIM5_Init+0xe8>)
 800dc88:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 800dc8a:	4b2b      	ldr	r3, [pc, #172]	; (800dd38 <MX_TIM5_Init+0xe4>)
 800dc8c:	2200      	movs	r2, #0
 800dc8e:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 800dc90:	4b29      	ldr	r3, [pc, #164]	; (800dd38 <MX_TIM5_Init+0xe4>)
 800dc92:	2200      	movs	r2, #0
 800dc94:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4200-1;
 800dc96:	4b28      	ldr	r3, [pc, #160]	; (800dd38 <MX_TIM5_Init+0xe4>)
 800dc98:	f241 0267 	movw	r2, #4199	; 0x1067
 800dc9c:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800dc9e:	4b26      	ldr	r3, [pc, #152]	; (800dd38 <MX_TIM5_Init+0xe4>)
 800dca0:	2200      	movs	r2, #0
 800dca2:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800dca4:	4b24      	ldr	r3, [pc, #144]	; (800dd38 <MX_TIM5_Init+0xe4>)
 800dca6:	2200      	movs	r2, #0
 800dca8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 800dcaa:	4823      	ldr	r0, [pc, #140]	; (800dd38 <MX_TIM5_Init+0xe4>)
 800dcac:	f005 f904 	bl	8012eb8 <HAL_TIM_Base_Init>
 800dcb0:	4603      	mov	r3, r0
 800dcb2:	2b00      	cmp	r3, #0
 800dcb4:	d001      	beq.n	800dcba <MX_TIM5_Init+0x66>
  {
    Error_Handler();
 800dcb6:	f000 fa03 	bl	800e0c0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800dcba:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800dcbe:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 800dcc0:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800dcc4:	4619      	mov	r1, r3
 800dcc6:	481c      	ldr	r0, [pc, #112]	; (800dd38 <MX_TIM5_Init+0xe4>)
 800dcc8:	f005 fece 	bl	8013a68 <HAL_TIM_ConfigClockSource>
 800dccc:	4603      	mov	r3, r0
 800dcce:	2b00      	cmp	r3, #0
 800dcd0:	d001      	beq.n	800dcd6 <MX_TIM5_Init+0x82>
  {
    Error_Handler();
 800dcd2:	f000 f9f5 	bl	800e0c0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 800dcd6:	4818      	ldr	r0, [pc, #96]	; (800dd38 <MX_TIM5_Init+0xe4>)
 800dcd8:	f005 fabc 	bl	8013254 <HAL_TIM_PWM_Init>
 800dcdc:	4603      	mov	r3, r0
 800dcde:	2b00      	cmp	r3, #0
 800dce0:	d001      	beq.n	800dce6 <MX_TIM5_Init+0x92>
  {
    Error_Handler();
 800dce2:	f000 f9ed 	bl	800e0c0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800dce6:	2300      	movs	r3, #0
 800dce8:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800dcea:	2300      	movs	r3, #0
 800dcec:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 800dcee:	f107 0320 	add.w	r3, r7, #32
 800dcf2:	4619      	mov	r1, r3
 800dcf4:	4810      	ldr	r0, [pc, #64]	; (800dd38 <MX_TIM5_Init+0xe4>)
 800dcf6:	f006 fb71 	bl	80143dc <HAL_TIMEx_MasterConfigSynchronization>
 800dcfa:	4603      	mov	r3, r0
 800dcfc:	2b00      	cmp	r3, #0
 800dcfe:	d001      	beq.n	800dd04 <MX_TIM5_Init+0xb0>
  {
    Error_Handler();
 800dd00:	f000 f9de 	bl	800e0c0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800dd04:	2360      	movs	r3, #96	; 0x60
 800dd06:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800dd08:	2300      	movs	r3, #0
 800dd0a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800dd0c:	2300      	movs	r3, #0
 800dd0e:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800dd10:	2300      	movs	r3, #0
 800dd12:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800dd14:	1d3b      	adds	r3, r7, #4
 800dd16:	2204      	movs	r2, #4
 800dd18:	4619      	mov	r1, r3
 800dd1a:	4807      	ldr	r0, [pc, #28]	; (800dd38 <MX_TIM5_Init+0xe4>)
 800dd1c:	f005 fdde 	bl	80138dc <HAL_TIM_PWM_ConfigChannel>
 800dd20:	4603      	mov	r3, r0
 800dd22:	2b00      	cmp	r3, #0
 800dd24:	d001      	beq.n	800dd2a <MX_TIM5_Init+0xd6>
  {
    Error_Handler();
 800dd26:	f000 f9cb 	bl	800e0c0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */
  HAL_TIM_MspPostInit(&htim5);
 800dd2a:	4803      	ldr	r0, [pc, #12]	; (800dd38 <MX_TIM5_Init+0xe4>)
 800dd2c:	f000 fc22 	bl	800e574 <HAL_TIM_MspPostInit>

}
 800dd30:	bf00      	nop
 800dd32:	3738      	adds	r7, #56	; 0x38
 800dd34:	46bd      	mov	sp, r7
 800dd36:	bd80      	pop	{r7, pc}
 800dd38:	20000278 	.word	0x20000278
 800dd3c:	40000c00 	.word	0x40000c00

0800dd40 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 800dd40:	b580      	push	{r7, lr}
 800dd42:	b096      	sub	sp, #88	; 0x58
 800dd44:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800dd46:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800dd4a:	2200      	movs	r2, #0
 800dd4c:	601a      	str	r2, [r3, #0]
 800dd4e:	605a      	str	r2, [r3, #4]
 800dd50:	609a      	str	r2, [r3, #8]
 800dd52:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800dd54:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800dd58:	2200      	movs	r2, #0
 800dd5a:	601a      	str	r2, [r3, #0]
 800dd5c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800dd5e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800dd62:	2200      	movs	r2, #0
 800dd64:	601a      	str	r2, [r3, #0]
 800dd66:	605a      	str	r2, [r3, #4]
 800dd68:	609a      	str	r2, [r3, #8]
 800dd6a:	60da      	str	r2, [r3, #12]
 800dd6c:	611a      	str	r2, [r3, #16]
 800dd6e:	615a      	str	r2, [r3, #20]
 800dd70:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800dd72:	1d3b      	adds	r3, r7, #4
 800dd74:	2220      	movs	r2, #32
 800dd76:	2100      	movs	r1, #0
 800dd78:	4618      	mov	r0, r3
 800dd7a:	f007 fa08 	bl	801518e <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 800dd7e:	4b42      	ldr	r3, [pc, #264]	; (800de88 <MX_TIM8_Init+0x148>)
 800dd80:	4a42      	ldr	r2, [pc, #264]	; (800de8c <MX_TIM8_Init+0x14c>)
 800dd82:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 168-1;
 800dd84:	4b40      	ldr	r3, [pc, #256]	; (800de88 <MX_TIM8_Init+0x148>)
 800dd86:	22a7      	movs	r2, #167	; 0xa7
 800dd88:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 800dd8a:	4b3f      	ldr	r3, [pc, #252]	; (800de88 <MX_TIM8_Init+0x148>)
 800dd8c:	2200      	movs	r2, #0
 800dd8e:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 50-1;
 800dd90:	4b3d      	ldr	r3, [pc, #244]	; (800de88 <MX_TIM8_Init+0x148>)
 800dd92:	2231      	movs	r2, #49	; 0x31
 800dd94:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800dd96:	4b3c      	ldr	r3, [pc, #240]	; (800de88 <MX_TIM8_Init+0x148>)
 800dd98:	2200      	movs	r2, #0
 800dd9a:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 800dd9c:	4b3a      	ldr	r3, [pc, #232]	; (800de88 <MX_TIM8_Init+0x148>)
 800dd9e:	2200      	movs	r2, #0
 800dda0:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800dda2:	4b39      	ldr	r3, [pc, #228]	; (800de88 <MX_TIM8_Init+0x148>)
 800dda4:	2280      	movs	r2, #128	; 0x80
 800dda6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 800dda8:	4837      	ldr	r0, [pc, #220]	; (800de88 <MX_TIM8_Init+0x148>)
 800ddaa:	f005 f885 	bl	8012eb8 <HAL_TIM_Base_Init>
 800ddae:	4603      	mov	r3, r0
 800ddb0:	2b00      	cmp	r3, #0
 800ddb2:	d001      	beq.n	800ddb8 <MX_TIM8_Init+0x78>
  {
    Error_Handler();
 800ddb4:	f000 f984 	bl	800e0c0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800ddb8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800ddbc:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 800ddbe:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800ddc2:	4619      	mov	r1, r3
 800ddc4:	4830      	ldr	r0, [pc, #192]	; (800de88 <MX_TIM8_Init+0x148>)
 800ddc6:	f005 fe4f 	bl	8013a68 <HAL_TIM_ConfigClockSource>
 800ddca:	4603      	mov	r3, r0
 800ddcc:	2b00      	cmp	r3, #0
 800ddce:	d001      	beq.n	800ddd4 <MX_TIM8_Init+0x94>
  {
    Error_Handler();
 800ddd0:	f000 f976 	bl	800e0c0 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim8) != HAL_OK)
 800ddd4:	482c      	ldr	r0, [pc, #176]	; (800de88 <MX_TIM8_Init+0x148>)
 800ddd6:	f005 f8e9 	bl	8012fac <HAL_TIM_OC_Init>
 800ddda:	4603      	mov	r3, r0
 800dddc:	2b00      	cmp	r3, #0
 800ddde:	d001      	beq.n	800dde4 <MX_TIM8_Init+0xa4>
  {
    Error_Handler();
 800dde0:	f000 f96e 	bl	800e0c0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800dde4:	2300      	movs	r3, #0
 800dde6:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800dde8:	2300      	movs	r3, #0
 800ddea:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 800ddec:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800ddf0:	4619      	mov	r1, r3
 800ddf2:	4825      	ldr	r0, [pc, #148]	; (800de88 <MX_TIM8_Init+0x148>)
 800ddf4:	f006 faf2 	bl	80143dc <HAL_TIMEx_MasterConfigSynchronization>
 800ddf8:	4603      	mov	r3, r0
 800ddfa:	2b00      	cmp	r3, #0
 800ddfc:	d001      	beq.n	800de02 <MX_TIM8_Init+0xc2>
  {
    Error_Handler();
 800ddfe:	f000 f95f 	bl	800e0c0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TOGGLE;
 800de02:	2330      	movs	r3, #48	; 0x30
 800de04:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 25-1;
 800de06:	2318      	movs	r3, #24
 800de08:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800de0a:	2300      	movs	r3, #0
 800de0c:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800de0e:	2300      	movs	r3, #0
 800de10:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800de12:	2300      	movs	r3, #0
 800de14:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800de16:	2300      	movs	r3, #0
 800de18:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800de1a:	2300      	movs	r3, #0
 800de1c:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_OC_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800de1e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800de22:	2200      	movs	r2, #0
 800de24:	4619      	mov	r1, r3
 800de26:	4818      	ldr	r0, [pc, #96]	; (800de88 <MX_TIM8_Init+0x148>)
 800de28:	f005 fcf8 	bl	801381c <HAL_TIM_OC_ConfigChannel>
 800de2c:	4603      	mov	r3, r0
 800de2e:	2b00      	cmp	r3, #0
 800de30:	d001      	beq.n	800de36 <MX_TIM8_Init+0xf6>
  {
    Error_Handler();
 800de32:	f000 f945 	bl	800e0c0 <Error_Handler>
  }
  __HAL_TIM_ENABLE_OCxPRELOAD(&htim8, TIM_CHANNEL_1);
 800de36:	4b14      	ldr	r3, [pc, #80]	; (800de88 <MX_TIM8_Init+0x148>)
 800de38:	681b      	ldr	r3, [r3, #0]
 800de3a:	699a      	ldr	r2, [r3, #24]
 800de3c:	4b12      	ldr	r3, [pc, #72]	; (800de88 <MX_TIM8_Init+0x148>)
 800de3e:	681b      	ldr	r3, [r3, #0]
 800de40:	f042 0208 	orr.w	r2, r2, #8
 800de44:	619a      	str	r2, [r3, #24]
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800de46:	2300      	movs	r3, #0
 800de48:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800de4a:	2300      	movs	r3, #0
 800de4c:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800de4e:	2300      	movs	r3, #0
 800de50:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800de52:	2300      	movs	r3, #0
 800de54:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800de56:	2300      	movs	r3, #0
 800de58:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800de5a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800de5e:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800de60:	2300      	movs	r3, #0
 800de62:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 800de64:	1d3b      	adds	r3, r7, #4
 800de66:	4619      	mov	r1, r3
 800de68:	4807      	ldr	r0, [pc, #28]	; (800de88 <MX_TIM8_Init+0x148>)
 800de6a:	f006 fb33 	bl	80144d4 <HAL_TIMEx_ConfigBreakDeadTime>
 800de6e:	4603      	mov	r3, r0
 800de70:	2b00      	cmp	r3, #0
 800de72:	d001      	beq.n	800de78 <MX_TIM8_Init+0x138>
  {
    Error_Handler();
 800de74:	f000 f924 	bl	800e0c0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 800de78:	4803      	ldr	r0, [pc, #12]	; (800de88 <MX_TIM8_Init+0x148>)
 800de7a:	f000 fb7b 	bl	800e574 <HAL_TIM_MspPostInit>

}
 800de7e:	bf00      	nop
 800de80:	3758      	adds	r7, #88	; 0x58
 800de82:	46bd      	mov	sp, r7
 800de84:	bd80      	pop	{r7, pc}
 800de86:	bf00      	nop
 800de88:	20000ba0 	.word	0x20000ba0
 800de8c:	40010400 	.word	0x40010400

0800de90 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800de90:	b580      	push	{r7, lr}
 800de92:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800de94:	4b11      	ldr	r3, [pc, #68]	; (800dedc <MX_USART1_UART_Init+0x4c>)
 800de96:	4a12      	ldr	r2, [pc, #72]	; (800dee0 <MX_USART1_UART_Init+0x50>)
 800de98:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800de9a:	4b10      	ldr	r3, [pc, #64]	; (800dedc <MX_USART1_UART_Init+0x4c>)
 800de9c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800dea0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800dea2:	4b0e      	ldr	r3, [pc, #56]	; (800dedc <MX_USART1_UART_Init+0x4c>)
 800dea4:	2200      	movs	r2, #0
 800dea6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800dea8:	4b0c      	ldr	r3, [pc, #48]	; (800dedc <MX_USART1_UART_Init+0x4c>)
 800deaa:	2200      	movs	r2, #0
 800deac:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800deae:	4b0b      	ldr	r3, [pc, #44]	; (800dedc <MX_USART1_UART_Init+0x4c>)
 800deb0:	2200      	movs	r2, #0
 800deb2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800deb4:	4b09      	ldr	r3, [pc, #36]	; (800dedc <MX_USART1_UART_Init+0x4c>)
 800deb6:	220c      	movs	r2, #12
 800deb8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800deba:	4b08      	ldr	r3, [pc, #32]	; (800dedc <MX_USART1_UART_Init+0x4c>)
 800debc:	2200      	movs	r2, #0
 800debe:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800dec0:	4b06      	ldr	r3, [pc, #24]	; (800dedc <MX_USART1_UART_Init+0x4c>)
 800dec2:	2200      	movs	r2, #0
 800dec4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800dec6:	4805      	ldr	r0, [pc, #20]	; (800dedc <MX_USART1_UART_Init+0x4c>)
 800dec8:	f006 fb8f 	bl	80145ea <HAL_UART_Init>
 800decc:	4603      	mov	r3, r0
 800dece:	2b00      	cmp	r3, #0
 800ded0:	d001      	beq.n	800ded6 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800ded2:	f000 f8f5 	bl	800e0c0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800ded6:	bf00      	nop
 800ded8:	bd80      	pop	{r7, pc}
 800deda:	bf00      	nop
 800dedc:	20000d48 	.word	0x20000d48
 800dee0:	40011000 	.word	0x40011000

0800dee4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800dee4:	b580      	push	{r7, lr}
 800dee6:	b082      	sub	sp, #8
 800dee8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800deea:	2300      	movs	r3, #0
 800deec:	607b      	str	r3, [r7, #4]
 800deee:	4b10      	ldr	r3, [pc, #64]	; (800df30 <MX_DMA_Init+0x4c>)
 800def0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800def2:	4a0f      	ldr	r2, [pc, #60]	; (800df30 <MX_DMA_Init+0x4c>)
 800def4:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800def8:	6313      	str	r3, [r2, #48]	; 0x30
 800defa:	4b0d      	ldr	r3, [pc, #52]	; (800df30 <MX_DMA_Init+0x4c>)
 800defc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800defe:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800df02:	607b      	str	r3, [r7, #4]
 800df04:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 800df06:	2200      	movs	r2, #0
 800df08:	2100      	movs	r1, #0
 800df0a:	2038      	movs	r0, #56	; 0x38
 800df0c:	f002 fe53 	bl	8010bb6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 800df10:	2038      	movs	r0, #56	; 0x38
 800df12:	f002 fe6c 	bl	8010bee <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 800df16:	2200      	movs	r2, #0
 800df18:	2100      	movs	r1, #0
 800df1a:	203a      	movs	r0, #58	; 0x3a
 800df1c:	f002 fe4b 	bl	8010bb6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 800df20:	203a      	movs	r0, #58	; 0x3a
 800df22:	f002 fe64 	bl	8010bee <HAL_NVIC_EnableIRQ>

}
 800df26:	bf00      	nop
 800df28:	3708      	adds	r7, #8
 800df2a:	46bd      	mov	sp, r7
 800df2c:	bd80      	pop	{r7, pc}
 800df2e:	bf00      	nop
 800df30:	40023800 	.word	0x40023800

0800df34 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800df34:	b580      	push	{r7, lr}
 800df36:	b08a      	sub	sp, #40	; 0x28
 800df38:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800df3a:	f107 0314 	add.w	r3, r7, #20
 800df3e:	2200      	movs	r2, #0
 800df40:	601a      	str	r2, [r3, #0]
 800df42:	605a      	str	r2, [r3, #4]
 800df44:	609a      	str	r2, [r3, #8]
 800df46:	60da      	str	r2, [r3, #12]
 800df48:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800df4a:	2300      	movs	r3, #0
 800df4c:	613b      	str	r3, [r7, #16]
 800df4e:	4b56      	ldr	r3, [pc, #344]	; (800e0a8 <MX_GPIO_Init+0x174>)
 800df50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800df52:	4a55      	ldr	r2, [pc, #340]	; (800e0a8 <MX_GPIO_Init+0x174>)
 800df54:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800df58:	6313      	str	r3, [r2, #48]	; 0x30
 800df5a:	4b53      	ldr	r3, [pc, #332]	; (800e0a8 <MX_GPIO_Init+0x174>)
 800df5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800df5e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800df62:	613b      	str	r3, [r7, #16]
 800df64:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800df66:	2300      	movs	r3, #0
 800df68:	60fb      	str	r3, [r7, #12]
 800df6a:	4b4f      	ldr	r3, [pc, #316]	; (800e0a8 <MX_GPIO_Init+0x174>)
 800df6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800df6e:	4a4e      	ldr	r2, [pc, #312]	; (800e0a8 <MX_GPIO_Init+0x174>)
 800df70:	f043 0304 	orr.w	r3, r3, #4
 800df74:	6313      	str	r3, [r2, #48]	; 0x30
 800df76:	4b4c      	ldr	r3, [pc, #304]	; (800e0a8 <MX_GPIO_Init+0x174>)
 800df78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800df7a:	f003 0304 	and.w	r3, r3, #4
 800df7e:	60fb      	str	r3, [r7, #12]
 800df80:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800df82:	2300      	movs	r3, #0
 800df84:	60bb      	str	r3, [r7, #8]
 800df86:	4b48      	ldr	r3, [pc, #288]	; (800e0a8 <MX_GPIO_Init+0x174>)
 800df88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800df8a:	4a47      	ldr	r2, [pc, #284]	; (800e0a8 <MX_GPIO_Init+0x174>)
 800df8c:	f043 0301 	orr.w	r3, r3, #1
 800df90:	6313      	str	r3, [r2, #48]	; 0x30
 800df92:	4b45      	ldr	r3, [pc, #276]	; (800e0a8 <MX_GPIO_Init+0x174>)
 800df94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800df96:	f003 0301 	and.w	r3, r3, #1
 800df9a:	60bb      	str	r3, [r7, #8]
 800df9c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800df9e:	2300      	movs	r3, #0
 800dfa0:	607b      	str	r3, [r7, #4]
 800dfa2:	4b41      	ldr	r3, [pc, #260]	; (800e0a8 <MX_GPIO_Init+0x174>)
 800dfa4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800dfa6:	4a40      	ldr	r2, [pc, #256]	; (800e0a8 <MX_GPIO_Init+0x174>)
 800dfa8:	f043 0302 	orr.w	r3, r3, #2
 800dfac:	6313      	str	r3, [r2, #48]	; 0x30
 800dfae:	4b3e      	ldr	r3, [pc, #248]	; (800e0a8 <MX_GPIO_Init+0x174>)
 800dfb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800dfb2:	f003 0302 	and.w	r3, r3, #2
 800dfb6:	607b      	str	r3, [r7, #4]
 800dfb8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800dfba:	2300      	movs	r3, #0
 800dfbc:	603b      	str	r3, [r7, #0]
 800dfbe:	4b3a      	ldr	r3, [pc, #232]	; (800e0a8 <MX_GPIO_Init+0x174>)
 800dfc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800dfc2:	4a39      	ldr	r2, [pc, #228]	; (800e0a8 <MX_GPIO_Init+0x174>)
 800dfc4:	f043 0308 	orr.w	r3, r3, #8
 800dfc8:	6313      	str	r3, [r2, #48]	; 0x30
 800dfca:	4b37      	ldr	r3, [pc, #220]	; (800e0a8 <MX_GPIO_Init+0x174>)
 800dfcc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800dfce:	f003 0308 	and.w	r3, r3, #8
 800dfd2:	603b      	str	r3, [r7, #0]
 800dfd4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0|GPIO_PIN_2, GPIO_PIN_RESET);
 800dfd6:	2200      	movs	r2, #0
 800dfd8:	2105      	movs	r1, #5
 800dfda:	4834      	ldr	r0, [pc, #208]	; (800e0ac <MX_GPIO_Init+0x178>)
 800dfdc:	f003 fd84 	bl	8011ae8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_RESET);
 800dfe0:	2200      	movs	r2, #0
 800dfe2:	f44f 7140 	mov.w	r1, #768	; 0x300
 800dfe6:	4832      	ldr	r0, [pc, #200]	; (800e0b0 <MX_GPIO_Init+0x17c>)
 800dfe8:	f003 fd7e 	bl	8011ae8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2, GPIO_PIN_RESET);
 800dfec:	2200      	movs	r2, #0
 800dfee:	2104      	movs	r1, #4
 800dff0:	4830      	ldr	r0, [pc, #192]	; (800e0b4 <MX_GPIO_Init+0x180>)
 800dff2:	f003 fd79 	bl	8011ae8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_RESET);
 800dff6:	2200      	movs	r2, #0
 800dff8:	f44f 7100 	mov.w	r1, #512	; 0x200
 800dffc:	482e      	ldr	r0, [pc, #184]	; (800e0b8 <MX_GPIO_Init+0x184>)
 800dffe:	f003 fd73 	bl	8011ae8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA0 PA2 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_2;
 800e002:	2305      	movs	r3, #5
 800e004:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800e006:	2301      	movs	r3, #1
 800e008:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e00a:	2300      	movs	r3, #0
 800e00c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800e00e:	2300      	movs	r3, #0
 800e010:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800e012:	f107 0314 	add.w	r3, r7, #20
 800e016:	4619      	mov	r1, r3
 800e018:	4824      	ldr	r0, [pc, #144]	; (800e0ac <MX_GPIO_Init+0x178>)
 800e01a:	f003 fbcb 	bl	80117b4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB12 */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 800e01e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800e022:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800e024:	4b25      	ldr	r3, [pc, #148]	; (800e0bc <MX_GPIO_Init+0x188>)
 800e026:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e028:	2300      	movs	r3, #0
 800e02a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800e02c:	f107 0314 	add.w	r3, r7, #20
 800e030:	4619      	mov	r1, r3
 800e032:	4821      	ldr	r0, [pc, #132]	; (800e0b8 <MX_GPIO_Init+0x184>)
 800e034:	f003 fbbe 	bl	80117b4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC8 PC9 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800e038:	f44f 7340 	mov.w	r3, #768	; 0x300
 800e03c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800e03e:	2301      	movs	r3, #1
 800e040:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e042:	2300      	movs	r3, #0
 800e044:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800e046:	2300      	movs	r3, #0
 800e048:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800e04a:	f107 0314 	add.w	r3, r7, #20
 800e04e:	4619      	mov	r1, r3
 800e050:	4817      	ldr	r0, [pc, #92]	; (800e0b0 <MX_GPIO_Init+0x17c>)
 800e052:	f003 fbaf 	bl	80117b4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 800e056:	2304      	movs	r3, #4
 800e058:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800e05a:	2301      	movs	r3, #1
 800e05c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e05e:	2300      	movs	r3, #0
 800e060:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800e062:	2300      	movs	r3, #0
 800e064:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800e066:	f107 0314 	add.w	r3, r7, #20
 800e06a:	4619      	mov	r1, r3
 800e06c:	4811      	ldr	r0, [pc, #68]	; (800e0b4 <MX_GPIO_Init+0x180>)
 800e06e:	f003 fba1 	bl	80117b4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 800e072:	f44f 7300 	mov.w	r3, #512	; 0x200
 800e076:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800e078:	2301      	movs	r3, #1
 800e07a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e07c:	2300      	movs	r3, #0
 800e07e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800e080:	2300      	movs	r3, #0
 800e082:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800e084:	f107 0314 	add.w	r3, r7, #20
 800e088:	4619      	mov	r1, r3
 800e08a:	480b      	ldr	r0, [pc, #44]	; (800e0b8 <MX_GPIO_Init+0x184>)
 800e08c:	f003 fb92 	bl	80117b4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 800e090:	2200      	movs	r2, #0
 800e092:	2100      	movs	r1, #0
 800e094:	2028      	movs	r0, #40	; 0x28
 800e096:	f002 fd8e 	bl	8010bb6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800e09a:	2028      	movs	r0, #40	; 0x28
 800e09c:	f002 fda7 	bl	8010bee <HAL_NVIC_EnableIRQ>

}
 800e0a0:	bf00      	nop
 800e0a2:	3728      	adds	r7, #40	; 0x28
 800e0a4:	46bd      	mov	sp, r7
 800e0a6:	bd80      	pop	{r7, pc}
 800e0a8:	40023800 	.word	0x40023800
 800e0ac:	40020000 	.word	0x40020000
 800e0b0:	40020800 	.word	0x40020800
 800e0b4:	40020c00 	.word	0x40020c00
 800e0b8:	40020400 	.word	0x40020400
 800e0bc:	10110000 	.word	0x10110000

0800e0c0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800e0c0:	b480      	push	{r7}
 800e0c2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800e0c4:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800e0c6:	e7fe      	b.n	800e0c6 <Error_Handler+0x6>

0800e0c8 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                            /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800e0c8:	b480      	push	{r7}
 800e0ca:	b083      	sub	sp, #12
 800e0cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800e0ce:	2300      	movs	r3, #0
 800e0d0:	607b      	str	r3, [r7, #4]
 800e0d2:	4b10      	ldr	r3, [pc, #64]	; (800e114 <HAL_MspInit+0x4c>)
 800e0d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e0d6:	4a0f      	ldr	r2, [pc, #60]	; (800e114 <HAL_MspInit+0x4c>)
 800e0d8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800e0dc:	6453      	str	r3, [r2, #68]	; 0x44
 800e0de:	4b0d      	ldr	r3, [pc, #52]	; (800e114 <HAL_MspInit+0x4c>)
 800e0e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e0e2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800e0e6:	607b      	str	r3, [r7, #4]
 800e0e8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800e0ea:	2300      	movs	r3, #0
 800e0ec:	603b      	str	r3, [r7, #0]
 800e0ee:	4b09      	ldr	r3, [pc, #36]	; (800e114 <HAL_MspInit+0x4c>)
 800e0f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e0f2:	4a08      	ldr	r2, [pc, #32]	; (800e114 <HAL_MspInit+0x4c>)
 800e0f4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800e0f8:	6413      	str	r3, [r2, #64]	; 0x40
 800e0fa:	4b06      	ldr	r3, [pc, #24]	; (800e114 <HAL_MspInit+0x4c>)
 800e0fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e0fe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800e102:	603b      	str	r3, [r7, #0]
 800e104:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800e106:	bf00      	nop
 800e108:	370c      	adds	r7, #12
 800e10a:	46bd      	mov	sp, r7
 800e10c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e110:	4770      	bx	lr
 800e112:	bf00      	nop
 800e114:	40023800 	.word	0x40023800

0800e118 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800e118:	b580      	push	{r7, lr}
 800e11a:	b08c      	sub	sp, #48	; 0x30
 800e11c:	af00      	add	r7, sp, #0
 800e11e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800e120:	f107 031c 	add.w	r3, r7, #28
 800e124:	2200      	movs	r2, #0
 800e126:	601a      	str	r2, [r3, #0]
 800e128:	605a      	str	r2, [r3, #4]
 800e12a:	609a      	str	r2, [r3, #8]
 800e12c:	60da      	str	r2, [r3, #12]
 800e12e:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 800e130:	687b      	ldr	r3, [r7, #4]
 800e132:	681b      	ldr	r3, [r3, #0]
 800e134:	4a6b      	ldr	r2, [pc, #428]	; (800e2e4 <HAL_ADC_MspInit+0x1cc>)
 800e136:	4293      	cmp	r3, r2
 800e138:	d172      	bne.n	800e220 <HAL_ADC_MspInit+0x108>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800e13a:	2300      	movs	r3, #0
 800e13c:	61bb      	str	r3, [r7, #24]
 800e13e:	4b6a      	ldr	r3, [pc, #424]	; (800e2e8 <HAL_ADC_MspInit+0x1d0>)
 800e140:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e142:	4a69      	ldr	r2, [pc, #420]	; (800e2e8 <HAL_ADC_MspInit+0x1d0>)
 800e144:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800e148:	6453      	str	r3, [r2, #68]	; 0x44
 800e14a:	4b67      	ldr	r3, [pc, #412]	; (800e2e8 <HAL_ADC_MspInit+0x1d0>)
 800e14c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e14e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800e152:	61bb      	str	r3, [r7, #24]
 800e154:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800e156:	2300      	movs	r3, #0
 800e158:	617b      	str	r3, [r7, #20]
 800e15a:	4b63      	ldr	r3, [pc, #396]	; (800e2e8 <HAL_ADC_MspInit+0x1d0>)
 800e15c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e15e:	4a62      	ldr	r2, [pc, #392]	; (800e2e8 <HAL_ADC_MspInit+0x1d0>)
 800e160:	f043 0304 	orr.w	r3, r3, #4
 800e164:	6313      	str	r3, [r2, #48]	; 0x30
 800e166:	4b60      	ldr	r3, [pc, #384]	; (800e2e8 <HAL_ADC_MspInit+0x1d0>)
 800e168:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e16a:	f003 0304 	and.w	r3, r3, #4
 800e16e:	617b      	str	r3, [r7, #20]
 800e170:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800e172:	2300      	movs	r3, #0
 800e174:	613b      	str	r3, [r7, #16]
 800e176:	4b5c      	ldr	r3, [pc, #368]	; (800e2e8 <HAL_ADC_MspInit+0x1d0>)
 800e178:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e17a:	4a5b      	ldr	r2, [pc, #364]	; (800e2e8 <HAL_ADC_MspInit+0x1d0>)
 800e17c:	f043 0302 	orr.w	r3, r3, #2
 800e180:	6313      	str	r3, [r2, #48]	; 0x30
 800e182:	4b59      	ldr	r3, [pc, #356]	; (800e2e8 <HAL_ADC_MspInit+0x1d0>)
 800e184:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e186:	f003 0302 	and.w	r3, r3, #2
 800e18a:	613b      	str	r3, [r7, #16]
 800e18c:	693b      	ldr	r3, [r7, #16]
    /**ADC1 GPIO Configuration
    PC0     ------> ADC1_IN10
    PC4     ------> ADC1_IN14
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_4;
 800e18e:	2311      	movs	r3, #17
 800e190:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800e192:	2303      	movs	r3, #3
 800e194:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e196:	2300      	movs	r3, #0
 800e198:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800e19a:	f107 031c 	add.w	r3, r7, #28
 800e19e:	4619      	mov	r1, r3
 800e1a0:	4852      	ldr	r0, [pc, #328]	; (800e2ec <HAL_ADC_MspInit+0x1d4>)
 800e1a2:	f003 fb07 	bl	80117b4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1;
 800e1a6:	2302      	movs	r3, #2
 800e1a8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800e1aa:	2303      	movs	r3, #3
 800e1ac:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e1ae:	2300      	movs	r3, #0
 800e1b0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800e1b2:	f107 031c 	add.w	r3, r7, #28
 800e1b6:	4619      	mov	r1, r3
 800e1b8:	484d      	ldr	r0, [pc, #308]	; (800e2f0 <HAL_ADC_MspInit+0x1d8>)
 800e1ba:	f003 fafb 	bl	80117b4 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 800e1be:	4b4d      	ldr	r3, [pc, #308]	; (800e2f4 <HAL_ADC_MspInit+0x1dc>)
 800e1c0:	4a4d      	ldr	r2, [pc, #308]	; (800e2f8 <HAL_ADC_MspInit+0x1e0>)
 800e1c2:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 800e1c4:	4b4b      	ldr	r3, [pc, #300]	; (800e2f4 <HAL_ADC_MspInit+0x1dc>)
 800e1c6:	2200      	movs	r2, #0
 800e1c8:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800e1ca:	4b4a      	ldr	r3, [pc, #296]	; (800e2f4 <HAL_ADC_MspInit+0x1dc>)
 800e1cc:	2200      	movs	r2, #0
 800e1ce:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800e1d0:	4b48      	ldr	r3, [pc, #288]	; (800e2f4 <HAL_ADC_MspInit+0x1dc>)
 800e1d2:	2200      	movs	r2, #0
 800e1d4:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800e1d6:	4b47      	ldr	r3, [pc, #284]	; (800e2f4 <HAL_ADC_MspInit+0x1dc>)
 800e1d8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800e1dc:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800e1de:	4b45      	ldr	r3, [pc, #276]	; (800e2f4 <HAL_ADC_MspInit+0x1dc>)
 800e1e0:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800e1e4:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800e1e6:	4b43      	ldr	r3, [pc, #268]	; (800e2f4 <HAL_ADC_MspInit+0x1dc>)
 800e1e8:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800e1ec:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800e1ee:	4b41      	ldr	r3, [pc, #260]	; (800e2f4 <HAL_ADC_MspInit+0x1dc>)
 800e1f0:	f44f 7280 	mov.w	r2, #256	; 0x100
 800e1f4:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800e1f6:	4b3f      	ldr	r3, [pc, #252]	; (800e2f4 <HAL_ADC_MspInit+0x1dc>)
 800e1f8:	2200      	movs	r2, #0
 800e1fa:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800e1fc:	4b3d      	ldr	r3, [pc, #244]	; (800e2f4 <HAL_ADC_MspInit+0x1dc>)
 800e1fe:	2200      	movs	r2, #0
 800e200:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800e202:	483c      	ldr	r0, [pc, #240]	; (800e2f4 <HAL_ADC_MspInit+0x1dc>)
 800e204:	f002 fd0e 	bl	8010c24 <HAL_DMA_Init>
 800e208:	4603      	mov	r3, r0
 800e20a:	2b00      	cmp	r3, #0
 800e20c:	d001      	beq.n	800e212 <HAL_ADC_MspInit+0xfa>
    {
      Error_Handler();
 800e20e:	f7ff ff57 	bl	800e0c0 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 800e212:	687b      	ldr	r3, [r7, #4]
 800e214:	4a37      	ldr	r2, [pc, #220]	; (800e2f4 <HAL_ADC_MspInit+0x1dc>)
 800e216:	639a      	str	r2, [r3, #56]	; 0x38
 800e218:	4a36      	ldr	r2, [pc, #216]	; (800e2f4 <HAL_ADC_MspInit+0x1dc>)
 800e21a:	687b      	ldr	r3, [r7, #4]
 800e21c:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 800e21e:	e05d      	b.n	800e2dc <HAL_ADC_MspInit+0x1c4>
  else if(hadc->Instance==ADC2)
 800e220:	687b      	ldr	r3, [r7, #4]
 800e222:	681b      	ldr	r3, [r3, #0]
 800e224:	4a35      	ldr	r2, [pc, #212]	; (800e2fc <HAL_ADC_MspInit+0x1e4>)
 800e226:	4293      	cmp	r3, r2
 800e228:	d158      	bne.n	800e2dc <HAL_ADC_MspInit+0x1c4>
    __HAL_RCC_ADC2_CLK_ENABLE();
 800e22a:	2300      	movs	r3, #0
 800e22c:	60fb      	str	r3, [r7, #12]
 800e22e:	4b2e      	ldr	r3, [pc, #184]	; (800e2e8 <HAL_ADC_MspInit+0x1d0>)
 800e230:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e232:	4a2d      	ldr	r2, [pc, #180]	; (800e2e8 <HAL_ADC_MspInit+0x1d0>)
 800e234:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800e238:	6453      	str	r3, [r2, #68]	; 0x44
 800e23a:	4b2b      	ldr	r3, [pc, #172]	; (800e2e8 <HAL_ADC_MspInit+0x1d0>)
 800e23c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e23e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800e242:	60fb      	str	r3, [r7, #12]
 800e244:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800e246:	2300      	movs	r3, #0
 800e248:	60bb      	str	r3, [r7, #8]
 800e24a:	4b27      	ldr	r3, [pc, #156]	; (800e2e8 <HAL_ADC_MspInit+0x1d0>)
 800e24c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e24e:	4a26      	ldr	r2, [pc, #152]	; (800e2e8 <HAL_ADC_MspInit+0x1d0>)
 800e250:	f043 0304 	orr.w	r3, r3, #4
 800e254:	6313      	str	r3, [r2, #48]	; 0x30
 800e256:	4b24      	ldr	r3, [pc, #144]	; (800e2e8 <HAL_ADC_MspInit+0x1d0>)
 800e258:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e25a:	f003 0304 	and.w	r3, r3, #4
 800e25e:	60bb      	str	r3, [r7, #8]
 800e260:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_5;
 800e262:	2322      	movs	r3, #34	; 0x22
 800e264:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800e266:	2303      	movs	r3, #3
 800e268:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e26a:	2300      	movs	r3, #0
 800e26c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800e26e:	f107 031c 	add.w	r3, r7, #28
 800e272:	4619      	mov	r1, r3
 800e274:	481d      	ldr	r0, [pc, #116]	; (800e2ec <HAL_ADC_MspInit+0x1d4>)
 800e276:	f003 fa9d 	bl	80117b4 <HAL_GPIO_Init>
    hdma_adc2.Instance = DMA2_Stream2;
 800e27a:	4b21      	ldr	r3, [pc, #132]	; (800e300 <HAL_ADC_MspInit+0x1e8>)
 800e27c:	4a21      	ldr	r2, [pc, #132]	; (800e304 <HAL_ADC_MspInit+0x1ec>)
 800e27e:	601a      	str	r2, [r3, #0]
    hdma_adc2.Init.Channel = DMA_CHANNEL_1;
 800e280:	4b1f      	ldr	r3, [pc, #124]	; (800e300 <HAL_ADC_MspInit+0x1e8>)
 800e282:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800e286:	605a      	str	r2, [r3, #4]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800e288:	4b1d      	ldr	r3, [pc, #116]	; (800e300 <HAL_ADC_MspInit+0x1e8>)
 800e28a:	2200      	movs	r2, #0
 800e28c:	609a      	str	r2, [r3, #8]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 800e28e:	4b1c      	ldr	r3, [pc, #112]	; (800e300 <HAL_ADC_MspInit+0x1e8>)
 800e290:	2200      	movs	r2, #0
 800e292:	60da      	str	r2, [r3, #12]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 800e294:	4b1a      	ldr	r3, [pc, #104]	; (800e300 <HAL_ADC_MspInit+0x1e8>)
 800e296:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800e29a:	611a      	str	r2, [r3, #16]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800e29c:	4b18      	ldr	r3, [pc, #96]	; (800e300 <HAL_ADC_MspInit+0x1e8>)
 800e29e:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800e2a2:	615a      	str	r2, [r3, #20]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800e2a4:	4b16      	ldr	r3, [pc, #88]	; (800e300 <HAL_ADC_MspInit+0x1e8>)
 800e2a6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800e2aa:	619a      	str	r2, [r3, #24]
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 800e2ac:	4b14      	ldr	r3, [pc, #80]	; (800e300 <HAL_ADC_MspInit+0x1e8>)
 800e2ae:	f44f 7280 	mov.w	r2, #256	; 0x100
 800e2b2:	61da      	str	r2, [r3, #28]
    hdma_adc2.Init.Priority = DMA_PRIORITY_LOW;
 800e2b4:	4b12      	ldr	r3, [pc, #72]	; (800e300 <HAL_ADC_MspInit+0x1e8>)
 800e2b6:	2200      	movs	r2, #0
 800e2b8:	621a      	str	r2, [r3, #32]
    hdma_adc2.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800e2ba:	4b11      	ldr	r3, [pc, #68]	; (800e300 <HAL_ADC_MspInit+0x1e8>)
 800e2bc:	2200      	movs	r2, #0
 800e2be:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 800e2c0:	480f      	ldr	r0, [pc, #60]	; (800e300 <HAL_ADC_MspInit+0x1e8>)
 800e2c2:	f002 fcaf 	bl	8010c24 <HAL_DMA_Init>
 800e2c6:	4603      	mov	r3, r0
 800e2c8:	2b00      	cmp	r3, #0
 800e2ca:	d001      	beq.n	800e2d0 <HAL_ADC_MspInit+0x1b8>
      Error_Handler();
 800e2cc:	f7ff fef8 	bl	800e0c0 <Error_Handler>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc2);
 800e2d0:	687b      	ldr	r3, [r7, #4]
 800e2d2:	4a0b      	ldr	r2, [pc, #44]	; (800e300 <HAL_ADC_MspInit+0x1e8>)
 800e2d4:	639a      	str	r2, [r3, #56]	; 0x38
 800e2d6:	4a0a      	ldr	r2, [pc, #40]	; (800e300 <HAL_ADC_MspInit+0x1e8>)
 800e2d8:	687b      	ldr	r3, [r7, #4]
 800e2da:	6393      	str	r3, [r2, #56]	; 0x38
}
 800e2dc:	bf00      	nop
 800e2de:	3730      	adds	r7, #48	; 0x30
 800e2e0:	46bd      	mov	sp, r7
 800e2e2:	bd80      	pop	{r7, pc}
 800e2e4:	40012000 	.word	0x40012000
 800e2e8:	40023800 	.word	0x40023800
 800e2ec:	40020800 	.word	0x40020800
 800e2f0:	40020400 	.word	0x40020400
 800e2f4:	20000d88 	.word	0x20000d88
 800e2f8:	40026410 	.word	0x40026410
 800e2fc:	40012100 	.word	0x40012100
 800e300:	20000e28 	.word	0x20000e28
 800e304:	40026440 	.word	0x40026440

0800e308 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800e308:	b580      	push	{r7, lr}
 800e30a:	b08a      	sub	sp, #40	; 0x28
 800e30c:	af00      	add	r7, sp, #0
 800e30e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800e310:	f107 0314 	add.w	r3, r7, #20
 800e314:	2200      	movs	r2, #0
 800e316:	601a      	str	r2, [r3, #0]
 800e318:	605a      	str	r2, [r3, #4]
 800e31a:	609a      	str	r2, [r3, #8]
 800e31c:	60da      	str	r2, [r3, #12]
 800e31e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI3)
 800e320:	687b      	ldr	r3, [r7, #4]
 800e322:	681b      	ldr	r3, [r3, #0]
 800e324:	4a19      	ldr	r2, [pc, #100]	; (800e38c <HAL_SPI_MspInit+0x84>)
 800e326:	4293      	cmp	r3, r2
 800e328:	d12c      	bne.n	800e384 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 800e32a:	2300      	movs	r3, #0
 800e32c:	613b      	str	r3, [r7, #16]
 800e32e:	4b18      	ldr	r3, [pc, #96]	; (800e390 <HAL_SPI_MspInit+0x88>)
 800e330:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e332:	4a17      	ldr	r2, [pc, #92]	; (800e390 <HAL_SPI_MspInit+0x88>)
 800e334:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800e338:	6413      	str	r3, [r2, #64]	; 0x40
 800e33a:	4b15      	ldr	r3, [pc, #84]	; (800e390 <HAL_SPI_MspInit+0x88>)
 800e33c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e33e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800e342:	613b      	str	r3, [r7, #16]
 800e344:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800e346:	2300      	movs	r3, #0
 800e348:	60fb      	str	r3, [r7, #12]
 800e34a:	4b11      	ldr	r3, [pc, #68]	; (800e390 <HAL_SPI_MspInit+0x88>)
 800e34c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e34e:	4a10      	ldr	r2, [pc, #64]	; (800e390 <HAL_SPI_MspInit+0x88>)
 800e350:	f043 0304 	orr.w	r3, r3, #4
 800e354:	6313      	str	r3, [r2, #48]	; 0x30
 800e356:	4b0e      	ldr	r3, [pc, #56]	; (800e390 <HAL_SPI_MspInit+0x88>)
 800e358:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e35a:	f003 0304 	and.w	r3, r3, #4
 800e35e:	60fb      	str	r3, [r7, #12]
 800e360:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 800e362:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 800e366:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800e368:	2302      	movs	r3, #2
 800e36a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e36c:	2300      	movs	r3, #0
 800e36e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800e370:	2303      	movs	r3, #3
 800e372:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800e374:	2306      	movs	r3, #6
 800e376:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800e378:	f107 0314 	add.w	r3, r7, #20
 800e37c:	4619      	mov	r1, r3
 800e37e:	4805      	ldr	r0, [pc, #20]	; (800e394 <HAL_SPI_MspInit+0x8c>)
 800e380:	f003 fa18 	bl	80117b4 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 800e384:	bf00      	nop
 800e386:	3728      	adds	r7, #40	; 0x28
 800e388:	46bd      	mov	sp, r7
 800e38a:	bd80      	pop	{r7, pc}
 800e38c:	40003c00 	.word	0x40003c00
 800e390:	40023800 	.word	0x40023800
 800e394:	40020800 	.word	0x40020800

0800e398 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800e398:	b580      	push	{r7, lr}
 800e39a:	b086      	sub	sp, #24
 800e39c:	af00      	add	r7, sp, #0
 800e39e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 800e3a0:	687b      	ldr	r3, [r7, #4]
 800e3a2:	681b      	ldr	r3, [r3, #0]
 800e3a4:	4a30      	ldr	r2, [pc, #192]	; (800e468 <HAL_TIM_Base_MspInit+0xd0>)
 800e3a6:	4293      	cmp	r3, r2
 800e3a8:	d116      	bne.n	800e3d8 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800e3aa:	2300      	movs	r3, #0
 800e3ac:	617b      	str	r3, [r7, #20]
 800e3ae:	4b2f      	ldr	r3, [pc, #188]	; (800e46c <HAL_TIM_Base_MspInit+0xd4>)
 800e3b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e3b2:	4a2e      	ldr	r2, [pc, #184]	; (800e46c <HAL_TIM_Base_MspInit+0xd4>)
 800e3b4:	f043 0301 	orr.w	r3, r3, #1
 800e3b8:	6453      	str	r3, [r2, #68]	; 0x44
 800e3ba:	4b2c      	ldr	r3, [pc, #176]	; (800e46c <HAL_TIM_Base_MspInit+0xd4>)
 800e3bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e3be:	f003 0301 	and.w	r3, r3, #1
 800e3c2:	617b      	str	r3, [r7, #20]
 800e3c4:	697b      	ldr	r3, [r7, #20]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 800e3c6:	2200      	movs	r2, #0
 800e3c8:	2100      	movs	r1, #0
 800e3ca:	2019      	movs	r0, #25
 800e3cc:	f002 fbf3 	bl	8010bb6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 800e3d0:	2019      	movs	r0, #25
 800e3d2:	f002 fc0c 	bl	8010bee <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 800e3d6:	e042      	b.n	800e45e <HAL_TIM_Base_MspInit+0xc6>
  else if(htim_base->Instance==TIM2)
 800e3d8:	687b      	ldr	r3, [r7, #4]
 800e3da:	681b      	ldr	r3, [r3, #0]
 800e3dc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800e3e0:	d10e      	bne.n	800e400 <HAL_TIM_Base_MspInit+0x68>
    __HAL_RCC_TIM2_CLK_ENABLE();
 800e3e2:	2300      	movs	r3, #0
 800e3e4:	613b      	str	r3, [r7, #16]
 800e3e6:	4b21      	ldr	r3, [pc, #132]	; (800e46c <HAL_TIM_Base_MspInit+0xd4>)
 800e3e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e3ea:	4a20      	ldr	r2, [pc, #128]	; (800e46c <HAL_TIM_Base_MspInit+0xd4>)
 800e3ec:	f043 0301 	orr.w	r3, r3, #1
 800e3f0:	6413      	str	r3, [r2, #64]	; 0x40
 800e3f2:	4b1e      	ldr	r3, [pc, #120]	; (800e46c <HAL_TIM_Base_MspInit+0xd4>)
 800e3f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e3f6:	f003 0301 	and.w	r3, r3, #1
 800e3fa:	613b      	str	r3, [r7, #16]
 800e3fc:	693b      	ldr	r3, [r7, #16]
}
 800e3fe:	e02e      	b.n	800e45e <HAL_TIM_Base_MspInit+0xc6>
  else if(htim_base->Instance==TIM5)
 800e400:	687b      	ldr	r3, [r7, #4]
 800e402:	681b      	ldr	r3, [r3, #0]
 800e404:	4a1a      	ldr	r2, [pc, #104]	; (800e470 <HAL_TIM_Base_MspInit+0xd8>)
 800e406:	4293      	cmp	r3, r2
 800e408:	d10e      	bne.n	800e428 <HAL_TIM_Base_MspInit+0x90>
    __HAL_RCC_TIM5_CLK_ENABLE();
 800e40a:	2300      	movs	r3, #0
 800e40c:	60fb      	str	r3, [r7, #12]
 800e40e:	4b17      	ldr	r3, [pc, #92]	; (800e46c <HAL_TIM_Base_MspInit+0xd4>)
 800e410:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e412:	4a16      	ldr	r2, [pc, #88]	; (800e46c <HAL_TIM_Base_MspInit+0xd4>)
 800e414:	f043 0308 	orr.w	r3, r3, #8
 800e418:	6413      	str	r3, [r2, #64]	; 0x40
 800e41a:	4b14      	ldr	r3, [pc, #80]	; (800e46c <HAL_TIM_Base_MspInit+0xd4>)
 800e41c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e41e:	f003 0308 	and.w	r3, r3, #8
 800e422:	60fb      	str	r3, [r7, #12]
 800e424:	68fb      	ldr	r3, [r7, #12]
}
 800e426:	e01a      	b.n	800e45e <HAL_TIM_Base_MspInit+0xc6>
  else if(htim_base->Instance==TIM8)
 800e428:	687b      	ldr	r3, [r7, #4]
 800e42a:	681b      	ldr	r3, [r3, #0]
 800e42c:	4a11      	ldr	r2, [pc, #68]	; (800e474 <HAL_TIM_Base_MspInit+0xdc>)
 800e42e:	4293      	cmp	r3, r2
 800e430:	d115      	bne.n	800e45e <HAL_TIM_Base_MspInit+0xc6>
    __HAL_RCC_TIM8_CLK_ENABLE();
 800e432:	2300      	movs	r3, #0
 800e434:	60bb      	str	r3, [r7, #8]
 800e436:	4b0d      	ldr	r3, [pc, #52]	; (800e46c <HAL_TIM_Base_MspInit+0xd4>)
 800e438:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e43a:	4a0c      	ldr	r2, [pc, #48]	; (800e46c <HAL_TIM_Base_MspInit+0xd4>)
 800e43c:	f043 0302 	orr.w	r3, r3, #2
 800e440:	6453      	str	r3, [r2, #68]	; 0x44
 800e442:	4b0a      	ldr	r3, [pc, #40]	; (800e46c <HAL_TIM_Base_MspInit+0xd4>)
 800e444:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e446:	f003 0302 	and.w	r3, r3, #2
 800e44a:	60bb      	str	r3, [r7, #8]
 800e44c:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM8_UP_TIM13_IRQn, 1, 0);
 800e44e:	2200      	movs	r2, #0
 800e450:	2101      	movs	r1, #1
 800e452:	202c      	movs	r0, #44	; 0x2c
 800e454:	f002 fbaf 	bl	8010bb6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
 800e458:	202c      	movs	r0, #44	; 0x2c
 800e45a:	f002 fbc8 	bl	8010bee <HAL_NVIC_EnableIRQ>
}
 800e45e:	bf00      	nop
 800e460:	3718      	adds	r7, #24
 800e462:	46bd      	mov	sp, r7
 800e464:	bd80      	pop	{r7, pc}
 800e466:	bf00      	nop
 800e468:	40010000 	.word	0x40010000
 800e46c:	40023800 	.word	0x40023800
 800e470:	40000c00 	.word	0x40000c00
 800e474:	40010400 	.word	0x40010400

0800e478 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 800e478:	b580      	push	{r7, lr}
 800e47a:	b08c      	sub	sp, #48	; 0x30
 800e47c:	af00      	add	r7, sp, #0
 800e47e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800e480:	f107 031c 	add.w	r3, r7, #28
 800e484:	2200      	movs	r2, #0
 800e486:	601a      	str	r2, [r3, #0]
 800e488:	605a      	str	r2, [r3, #4]
 800e48a:	609a      	str	r2, [r3, #8]
 800e48c:	60da      	str	r2, [r3, #12]
 800e48e:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM3)
 800e490:	687b      	ldr	r3, [r7, #4]
 800e492:	681b      	ldr	r3, [r3, #0]
 800e494:	4a32      	ldr	r2, [pc, #200]	; (800e560 <HAL_TIM_Encoder_MspInit+0xe8>)
 800e496:	4293      	cmp	r3, r2
 800e498:	d12c      	bne.n	800e4f4 <HAL_TIM_Encoder_MspInit+0x7c>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800e49a:	2300      	movs	r3, #0
 800e49c:	61bb      	str	r3, [r7, #24]
 800e49e:	4b31      	ldr	r3, [pc, #196]	; (800e564 <HAL_TIM_Encoder_MspInit+0xec>)
 800e4a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e4a2:	4a30      	ldr	r2, [pc, #192]	; (800e564 <HAL_TIM_Encoder_MspInit+0xec>)
 800e4a4:	f043 0302 	orr.w	r3, r3, #2
 800e4a8:	6413      	str	r3, [r2, #64]	; 0x40
 800e4aa:	4b2e      	ldr	r3, [pc, #184]	; (800e564 <HAL_TIM_Encoder_MspInit+0xec>)
 800e4ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e4ae:	f003 0302 	and.w	r3, r3, #2
 800e4b2:	61bb      	str	r3, [r7, #24]
 800e4b4:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800e4b6:	2300      	movs	r3, #0
 800e4b8:	617b      	str	r3, [r7, #20]
 800e4ba:	4b2a      	ldr	r3, [pc, #168]	; (800e564 <HAL_TIM_Encoder_MspInit+0xec>)
 800e4bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e4be:	4a29      	ldr	r2, [pc, #164]	; (800e564 <HAL_TIM_Encoder_MspInit+0xec>)
 800e4c0:	f043 0301 	orr.w	r3, r3, #1
 800e4c4:	6313      	str	r3, [r2, #48]	; 0x30
 800e4c6:	4b27      	ldr	r3, [pc, #156]	; (800e564 <HAL_TIM_Encoder_MspInit+0xec>)
 800e4c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e4ca:	f003 0301 	and.w	r3, r3, #1
 800e4ce:	617b      	str	r3, [r7, #20]
 800e4d0:	697b      	ldr	r3, [r7, #20]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800e4d2:	23c0      	movs	r3, #192	; 0xc0
 800e4d4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800e4d6:	2302      	movs	r3, #2
 800e4d8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e4da:	2300      	movs	r3, #0
 800e4dc:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800e4de:	2300      	movs	r3, #0
 800e4e0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800e4e2:	2302      	movs	r3, #2
 800e4e4:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800e4e6:	f107 031c 	add.w	r3, r7, #28
 800e4ea:	4619      	mov	r1, r3
 800e4ec:	481e      	ldr	r0, [pc, #120]	; (800e568 <HAL_TIM_Encoder_MspInit+0xf0>)
 800e4ee:	f003 f961 	bl	80117b4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 800e4f2:	e030      	b.n	800e556 <HAL_TIM_Encoder_MspInit+0xde>
  else if(htim_encoder->Instance==TIM4)
 800e4f4:	687b      	ldr	r3, [r7, #4]
 800e4f6:	681b      	ldr	r3, [r3, #0]
 800e4f8:	4a1c      	ldr	r2, [pc, #112]	; (800e56c <HAL_TIM_Encoder_MspInit+0xf4>)
 800e4fa:	4293      	cmp	r3, r2
 800e4fc:	d12b      	bne.n	800e556 <HAL_TIM_Encoder_MspInit+0xde>
    __HAL_RCC_TIM4_CLK_ENABLE();
 800e4fe:	2300      	movs	r3, #0
 800e500:	613b      	str	r3, [r7, #16]
 800e502:	4b18      	ldr	r3, [pc, #96]	; (800e564 <HAL_TIM_Encoder_MspInit+0xec>)
 800e504:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e506:	4a17      	ldr	r2, [pc, #92]	; (800e564 <HAL_TIM_Encoder_MspInit+0xec>)
 800e508:	f043 0304 	orr.w	r3, r3, #4
 800e50c:	6413      	str	r3, [r2, #64]	; 0x40
 800e50e:	4b15      	ldr	r3, [pc, #84]	; (800e564 <HAL_TIM_Encoder_MspInit+0xec>)
 800e510:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e512:	f003 0304 	and.w	r3, r3, #4
 800e516:	613b      	str	r3, [r7, #16]
 800e518:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800e51a:	2300      	movs	r3, #0
 800e51c:	60fb      	str	r3, [r7, #12]
 800e51e:	4b11      	ldr	r3, [pc, #68]	; (800e564 <HAL_TIM_Encoder_MspInit+0xec>)
 800e520:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e522:	4a10      	ldr	r2, [pc, #64]	; (800e564 <HAL_TIM_Encoder_MspInit+0xec>)
 800e524:	f043 0302 	orr.w	r3, r3, #2
 800e528:	6313      	str	r3, [r2, #48]	; 0x30
 800e52a:	4b0e      	ldr	r3, [pc, #56]	; (800e564 <HAL_TIM_Encoder_MspInit+0xec>)
 800e52c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e52e:	f003 0302 	and.w	r3, r3, #2
 800e532:	60fb      	str	r3, [r7, #12]
 800e534:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800e536:	23c0      	movs	r3, #192	; 0xc0
 800e538:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800e53a:	2302      	movs	r3, #2
 800e53c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e53e:	2300      	movs	r3, #0
 800e540:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800e542:	2300      	movs	r3, #0
 800e544:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 800e546:	2302      	movs	r3, #2
 800e548:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800e54a:	f107 031c 	add.w	r3, r7, #28
 800e54e:	4619      	mov	r1, r3
 800e550:	4807      	ldr	r0, [pc, #28]	; (800e570 <HAL_TIM_Encoder_MspInit+0xf8>)
 800e552:	f003 f92f 	bl	80117b4 <HAL_GPIO_Init>
}
 800e556:	bf00      	nop
 800e558:	3730      	adds	r7, #48	; 0x30
 800e55a:	46bd      	mov	sp, r7
 800e55c:	bd80      	pop	{r7, pc}
 800e55e:	bf00      	nop
 800e560:	40000400 	.word	0x40000400
 800e564:	40023800 	.word	0x40023800
 800e568:	40020000 	.word	0x40020000
 800e56c:	40000800 	.word	0x40000800
 800e570:	40020400 	.word	0x40020400

0800e574 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800e574:	b580      	push	{r7, lr}
 800e576:	b08c      	sub	sp, #48	; 0x30
 800e578:	af00      	add	r7, sp, #0
 800e57a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800e57c:	f107 031c 	add.w	r3, r7, #28
 800e580:	2200      	movs	r2, #0
 800e582:	601a      	str	r2, [r3, #0]
 800e584:	605a      	str	r2, [r3, #4]
 800e586:	609a      	str	r2, [r3, #8]
 800e588:	60da      	str	r2, [r3, #12]
 800e58a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 800e58c:	687b      	ldr	r3, [r7, #4]
 800e58e:	681b      	ldr	r3, [r3, #0]
 800e590:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800e594:	d11e      	bne.n	800e5d4 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800e596:	2300      	movs	r3, #0
 800e598:	61bb      	str	r3, [r7, #24]
 800e59a:	4b43      	ldr	r3, [pc, #268]	; (800e6a8 <HAL_TIM_MspPostInit+0x134>)
 800e59c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e59e:	4a42      	ldr	r2, [pc, #264]	; (800e6a8 <HAL_TIM_MspPostInit+0x134>)
 800e5a0:	f043 0301 	orr.w	r3, r3, #1
 800e5a4:	6313      	str	r3, [r2, #48]	; 0x30
 800e5a6:	4b40      	ldr	r3, [pc, #256]	; (800e6a8 <HAL_TIM_MspPostInit+0x134>)
 800e5a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e5aa:	f003 0301 	and.w	r3, r3, #1
 800e5ae:	61bb      	str	r3, [r7, #24]
 800e5b0:	69bb      	ldr	r3, [r7, #24]
    /**TIM2 GPIO Configuration
    PA3     ------> TIM2_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 800e5b2:	2308      	movs	r3, #8
 800e5b4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800e5b6:	2302      	movs	r3, #2
 800e5b8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e5ba:	2300      	movs	r3, #0
 800e5bc:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800e5be:	2303      	movs	r3, #3
 800e5c0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800e5c2:	2301      	movs	r3, #1
 800e5c4:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800e5c6:	f107 031c 	add.w	r3, r7, #28
 800e5ca:	4619      	mov	r1, r3
 800e5cc:	4837      	ldr	r0, [pc, #220]	; (800e6ac <HAL_TIM_MspPostInit+0x138>)
 800e5ce:	f003 f8f1 	bl	80117b4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspPostInit 1 */

  /* USER CODE END TIM8_MspPostInit 1 */
  }

}
 800e5d2:	e064      	b.n	800e69e <HAL_TIM_MspPostInit+0x12a>
  else if(htim->Instance==TIM5)
 800e5d4:	687b      	ldr	r3, [r7, #4]
 800e5d6:	681b      	ldr	r3, [r3, #0]
 800e5d8:	4a35      	ldr	r2, [pc, #212]	; (800e6b0 <HAL_TIM_MspPostInit+0x13c>)
 800e5da:	4293      	cmp	r3, r2
 800e5dc:	d11e      	bne.n	800e61c <HAL_TIM_MspPostInit+0xa8>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800e5de:	2300      	movs	r3, #0
 800e5e0:	617b      	str	r3, [r7, #20]
 800e5e2:	4b31      	ldr	r3, [pc, #196]	; (800e6a8 <HAL_TIM_MspPostInit+0x134>)
 800e5e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e5e6:	4a30      	ldr	r2, [pc, #192]	; (800e6a8 <HAL_TIM_MspPostInit+0x134>)
 800e5e8:	f043 0301 	orr.w	r3, r3, #1
 800e5ec:	6313      	str	r3, [r2, #48]	; 0x30
 800e5ee:	4b2e      	ldr	r3, [pc, #184]	; (800e6a8 <HAL_TIM_MspPostInit+0x134>)
 800e5f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e5f2:	f003 0301 	and.w	r3, r3, #1
 800e5f6:	617b      	str	r3, [r7, #20]
 800e5f8:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 800e5fa:	2302      	movs	r3, #2
 800e5fc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800e5fe:	2302      	movs	r3, #2
 800e600:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e602:	2300      	movs	r3, #0
 800e604:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800e606:	2300      	movs	r3, #0
 800e608:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 800e60a:	2302      	movs	r3, #2
 800e60c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800e60e:	f107 031c 	add.w	r3, r7, #28
 800e612:	4619      	mov	r1, r3
 800e614:	4825      	ldr	r0, [pc, #148]	; (800e6ac <HAL_TIM_MspPostInit+0x138>)
 800e616:	f003 f8cd 	bl	80117b4 <HAL_GPIO_Init>
}
 800e61a:	e040      	b.n	800e69e <HAL_TIM_MspPostInit+0x12a>
  else if(htim->Instance==TIM8)
 800e61c:	687b      	ldr	r3, [r7, #4]
 800e61e:	681b      	ldr	r3, [r3, #0]
 800e620:	4a24      	ldr	r2, [pc, #144]	; (800e6b4 <HAL_TIM_MspPostInit+0x140>)
 800e622:	4293      	cmp	r3, r2
 800e624:	d13b      	bne.n	800e69e <HAL_TIM_MspPostInit+0x12a>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800e626:	2300      	movs	r3, #0
 800e628:	613b      	str	r3, [r7, #16]
 800e62a:	4b1f      	ldr	r3, [pc, #124]	; (800e6a8 <HAL_TIM_MspPostInit+0x134>)
 800e62c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e62e:	4a1e      	ldr	r2, [pc, #120]	; (800e6a8 <HAL_TIM_MspPostInit+0x134>)
 800e630:	f043 0301 	orr.w	r3, r3, #1
 800e634:	6313      	str	r3, [r2, #48]	; 0x30
 800e636:	4b1c      	ldr	r3, [pc, #112]	; (800e6a8 <HAL_TIM_MspPostInit+0x134>)
 800e638:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e63a:	f003 0301 	and.w	r3, r3, #1
 800e63e:	613b      	str	r3, [r7, #16]
 800e640:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800e642:	2300      	movs	r3, #0
 800e644:	60fb      	str	r3, [r7, #12]
 800e646:	4b18      	ldr	r3, [pc, #96]	; (800e6a8 <HAL_TIM_MspPostInit+0x134>)
 800e648:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e64a:	4a17      	ldr	r2, [pc, #92]	; (800e6a8 <HAL_TIM_MspPostInit+0x134>)
 800e64c:	f043 0304 	orr.w	r3, r3, #4
 800e650:	6313      	str	r3, [r2, #48]	; 0x30
 800e652:	4b15      	ldr	r3, [pc, #84]	; (800e6a8 <HAL_TIM_MspPostInit+0x134>)
 800e654:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e656:	f003 0304 	and.w	r3, r3, #4
 800e65a:	60fb      	str	r3, [r7, #12]
 800e65c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 800e65e:	2320      	movs	r3, #32
 800e660:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800e662:	2302      	movs	r3, #2
 800e664:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e666:	2300      	movs	r3, #0
 800e668:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800e66a:	2300      	movs	r3, #0
 800e66c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 800e66e:	2303      	movs	r3, #3
 800e670:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800e672:	f107 031c 	add.w	r3, r7, #28
 800e676:	4619      	mov	r1, r3
 800e678:	480c      	ldr	r0, [pc, #48]	; (800e6ac <HAL_TIM_MspPostInit+0x138>)
 800e67a:	f003 f89b 	bl	80117b4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 800e67e:	2340      	movs	r3, #64	; 0x40
 800e680:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800e682:	2302      	movs	r3, #2
 800e684:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e686:	2300      	movs	r3, #0
 800e688:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800e68a:	2300      	movs	r3, #0
 800e68c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 800e68e:	2303      	movs	r3, #3
 800e690:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800e692:	f107 031c 	add.w	r3, r7, #28
 800e696:	4619      	mov	r1, r3
 800e698:	4807      	ldr	r0, [pc, #28]	; (800e6b8 <HAL_TIM_MspPostInit+0x144>)
 800e69a:	f003 f88b 	bl	80117b4 <HAL_GPIO_Init>
}
 800e69e:	bf00      	nop
 800e6a0:	3730      	adds	r7, #48	; 0x30
 800e6a2:	46bd      	mov	sp, r7
 800e6a4:	bd80      	pop	{r7, pc}
 800e6a6:	bf00      	nop
 800e6a8:	40023800 	.word	0x40023800
 800e6ac:	40020000 	.word	0x40020000
 800e6b0:	40000c00 	.word	0x40000c00
 800e6b4:	40010400 	.word	0x40010400
 800e6b8:	40020800 	.word	0x40020800

0800e6bc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800e6bc:	b580      	push	{r7, lr}
 800e6be:	b08a      	sub	sp, #40	; 0x28
 800e6c0:	af00      	add	r7, sp, #0
 800e6c2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800e6c4:	f107 0314 	add.w	r3, r7, #20
 800e6c8:	2200      	movs	r2, #0
 800e6ca:	601a      	str	r2, [r3, #0]
 800e6cc:	605a      	str	r2, [r3, #4]
 800e6ce:	609a      	str	r2, [r3, #8]
 800e6d0:	60da      	str	r2, [r3, #12]
 800e6d2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 800e6d4:	687b      	ldr	r3, [r7, #4]
 800e6d6:	681b      	ldr	r3, [r3, #0]
 800e6d8:	4a19      	ldr	r2, [pc, #100]	; (800e740 <HAL_UART_MspInit+0x84>)
 800e6da:	4293      	cmp	r3, r2
 800e6dc:	d12c      	bne.n	800e738 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800e6de:	2300      	movs	r3, #0
 800e6e0:	613b      	str	r3, [r7, #16]
 800e6e2:	4b18      	ldr	r3, [pc, #96]	; (800e744 <HAL_UART_MspInit+0x88>)
 800e6e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e6e6:	4a17      	ldr	r2, [pc, #92]	; (800e744 <HAL_UART_MspInit+0x88>)
 800e6e8:	f043 0310 	orr.w	r3, r3, #16
 800e6ec:	6453      	str	r3, [r2, #68]	; 0x44
 800e6ee:	4b15      	ldr	r3, [pc, #84]	; (800e744 <HAL_UART_MspInit+0x88>)
 800e6f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e6f2:	f003 0310 	and.w	r3, r3, #16
 800e6f6:	613b      	str	r3, [r7, #16]
 800e6f8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800e6fa:	2300      	movs	r3, #0
 800e6fc:	60fb      	str	r3, [r7, #12]
 800e6fe:	4b11      	ldr	r3, [pc, #68]	; (800e744 <HAL_UART_MspInit+0x88>)
 800e700:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e702:	4a10      	ldr	r2, [pc, #64]	; (800e744 <HAL_UART_MspInit+0x88>)
 800e704:	f043 0301 	orr.w	r3, r3, #1
 800e708:	6313      	str	r3, [r2, #48]	; 0x30
 800e70a:	4b0e      	ldr	r3, [pc, #56]	; (800e744 <HAL_UART_MspInit+0x88>)
 800e70c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e70e:	f003 0301 	and.w	r3, r3, #1
 800e712:	60fb      	str	r3, [r7, #12]
 800e714:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800e716:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 800e71a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800e71c:	2302      	movs	r3, #2
 800e71e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e720:	2300      	movs	r3, #0
 800e722:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800e724:	2303      	movs	r3, #3
 800e726:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800e728:	2307      	movs	r3, #7
 800e72a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800e72c:	f107 0314 	add.w	r3, r7, #20
 800e730:	4619      	mov	r1, r3
 800e732:	4805      	ldr	r0, [pc, #20]	; (800e748 <HAL_UART_MspInit+0x8c>)
 800e734:	f003 f83e 	bl	80117b4 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 800e738:	bf00      	nop
 800e73a:	3728      	adds	r7, #40	; 0x28
 800e73c:	46bd      	mov	sp, r7
 800e73e:	bd80      	pop	{r7, pc}
 800e740:	40011000 	.word	0x40011000
 800e744:	40023800 	.word	0x40023800
 800e748:	40020000 	.word	0x40020000

0800e74c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800e74c:	b480      	push	{r7}
 800e74e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800e750:	e7fe      	b.n	800e750 <NMI_Handler+0x4>

0800e752 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800e752:	b480      	push	{r7}
 800e754:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800e756:	e7fe      	b.n	800e756 <HardFault_Handler+0x4>

0800e758 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800e758:	b480      	push	{r7}
 800e75a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800e75c:	e7fe      	b.n	800e75c <MemManage_Handler+0x4>

0800e75e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800e75e:	b480      	push	{r7}
 800e760:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800e762:	e7fe      	b.n	800e762 <BusFault_Handler+0x4>

0800e764 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800e764:	b480      	push	{r7}
 800e766:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800e768:	e7fe      	b.n	800e768 <UsageFault_Handler+0x4>

0800e76a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800e76a:	b480      	push	{r7}
 800e76c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800e76e:	bf00      	nop
 800e770:	46bd      	mov	sp, r7
 800e772:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e776:	4770      	bx	lr

0800e778 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800e778:	b480      	push	{r7}
 800e77a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800e77c:	bf00      	nop
 800e77e:	46bd      	mov	sp, r7
 800e780:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e784:	4770      	bx	lr

0800e786 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800e786:	b480      	push	{r7}
 800e788:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800e78a:	bf00      	nop
 800e78c:	46bd      	mov	sp, r7
 800e78e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e792:	4770      	bx	lr

0800e794 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800e794:	b580      	push	{r7, lr}
 800e796:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800e798:	f001 fcb2 	bl	8010100 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800e79c:	bf00      	nop
 800e79e:	bd80      	pop	{r7, pc}

0800e7a0 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 800e7a0:	b580      	push	{r7, lr}
 800e7a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 800e7a4:	4802      	ldr	r0, [pc, #8]	; (800e7b0 <TIM1_UP_TIM10_IRQHandler+0x10>)
 800e7a6:	f004 ff31 	bl	801360c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 800e7aa:	bf00      	nop
 800e7ac:	bd80      	pop	{r7, pc}
 800e7ae:	bf00      	nop
 800e7b0:	20000de8 	.word	0x20000de8

0800e7b4 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 800e7b4:	b580      	push	{r7, lr}
 800e7b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_12);
 800e7b8:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 800e7bc:	f003 f9ae 	bl	8011b1c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 800e7c0:	bf00      	nop
 800e7c2:	bd80      	pop	{r7, pc}

0800e7c4 <TIM8_UP_TIM13_IRQHandler>:

/**
  * @brief This function handles TIM8 update interrupt and TIM13 global interrupt.
  */
void TIM8_UP_TIM13_IRQHandler(void)
{
 800e7c4:	b580      	push	{r7, lr}
 800e7c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 0 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 800e7c8:	4802      	ldr	r0, [pc, #8]	; (800e7d4 <TIM8_UP_TIM13_IRQHandler+0x10>)
 800e7ca:	f004 ff1f 	bl	801360c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 1 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 1 */
}
 800e7ce:	bf00      	nop
 800e7d0:	bd80      	pop	{r7, pc}
 800e7d2:	bf00      	nop
 800e7d4:	20000ba0 	.word	0x20000ba0

0800e7d8 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 800e7d8:	b580      	push	{r7, lr}
 800e7da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 800e7dc:	4802      	ldr	r0, [pc, #8]	; (800e7e8 <DMA2_Stream0_IRQHandler+0x10>)
 800e7de:	f002 fb97 	bl	8010f10 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 800e7e2:	bf00      	nop
 800e7e4:	bd80      	pop	{r7, pc}
 800e7e6:	bf00      	nop
 800e7e8:	20000d88 	.word	0x20000d88

0800e7ec <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 800e7ec:	b580      	push	{r7, lr}
 800e7ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 800e7f0:	4802      	ldr	r0, [pc, #8]	; (800e7fc <DMA2_Stream2_IRQHandler+0x10>)
 800e7f2:	f002 fb8d 	bl	8010f10 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 800e7f6:	bf00      	nop
 800e7f8:	bd80      	pop	{r7, pc}
 800e7fa:	bf00      	nop
 800e7fc:	20000e28 	.word	0x20000e28

0800e800 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800e800:	b480      	push	{r7}
 800e802:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800e804:	4b08      	ldr	r3, [pc, #32]	; (800e828 <SystemInit+0x28>)
 800e806:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800e80a:	4a07      	ldr	r2, [pc, #28]	; (800e828 <SystemInit+0x28>)
 800e80c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800e810:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800e814:	4b04      	ldr	r3, [pc, #16]	; (800e828 <SystemInit+0x28>)
 800e816:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800e81a:	609a      	str	r2, [r3, #8]
#endif
}
 800e81c:	bf00      	nop
 800e81e:	46bd      	mov	sp, r7
 800e820:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e824:	4770      	bx	lr
 800e826:	bf00      	nop
 800e828:	e000ed00 	.word	0xe000ed00

0800e82c <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800e82c:	b580      	push	{r7, lr}
 800e82e:	b086      	sub	sp, #24
 800e830:	af00      	add	r7, sp, #0
 800e832:	60f8      	str	r0, [r7, #12]
 800e834:	60b9      	str	r1, [r7, #8]
 800e836:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800e838:	2300      	movs	r3, #0
 800e83a:	617b      	str	r3, [r7, #20]
 800e83c:	e00a      	b.n	800e854 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800e83e:	f7fe fe5d 	bl	800d4fc <__io_getchar>
 800e842:	4601      	mov	r1, r0
 800e844:	68bb      	ldr	r3, [r7, #8]
 800e846:	1c5a      	adds	r2, r3, #1
 800e848:	60ba      	str	r2, [r7, #8]
 800e84a:	b2ca      	uxtb	r2, r1
 800e84c:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800e84e:	697b      	ldr	r3, [r7, #20]
 800e850:	3301      	adds	r3, #1
 800e852:	617b      	str	r3, [r7, #20]
 800e854:	697a      	ldr	r2, [r7, #20]
 800e856:	687b      	ldr	r3, [r7, #4]
 800e858:	429a      	cmp	r2, r3
 800e85a:	dbf0      	blt.n	800e83e <_read+0x12>
	}

return len;
 800e85c:	687b      	ldr	r3, [r7, #4]
}
 800e85e:	4618      	mov	r0, r3
 800e860:	3718      	adds	r7, #24
 800e862:	46bd      	mov	sp, r7
 800e864:	bd80      	pop	{r7, pc}

0800e866 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800e866:	b580      	push	{r7, lr}
 800e868:	b086      	sub	sp, #24
 800e86a:	af00      	add	r7, sp, #0
 800e86c:	60f8      	str	r0, [r7, #12]
 800e86e:	60b9      	str	r1, [r7, #8]
 800e870:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800e872:	2300      	movs	r3, #0
 800e874:	617b      	str	r3, [r7, #20]
 800e876:	e009      	b.n	800e88c <_write+0x26>
	{
		__io_putchar(*ptr++);
 800e878:	68bb      	ldr	r3, [r7, #8]
 800e87a:	1c5a      	adds	r2, r3, #1
 800e87c:	60ba      	str	r2, [r7, #8]
 800e87e:	781b      	ldrb	r3, [r3, #0]
 800e880:	4618      	mov	r0, r3
 800e882:	f7fe fe29 	bl	800d4d8 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800e886:	697b      	ldr	r3, [r7, #20]
 800e888:	3301      	adds	r3, #1
 800e88a:	617b      	str	r3, [r7, #20]
 800e88c:	697a      	ldr	r2, [r7, #20]
 800e88e:	687b      	ldr	r3, [r7, #4]
 800e890:	429a      	cmp	r2, r3
 800e892:	dbf1      	blt.n	800e878 <_write+0x12>
	}
	return len;
 800e894:	687b      	ldr	r3, [r7, #4]
}
 800e896:	4618      	mov	r0, r3
 800e898:	3718      	adds	r7, #24
 800e89a:	46bd      	mov	sp, r7
 800e89c:	bd80      	pop	{r7, pc}

0800e89e <_close>:

int _close(int file)
{
 800e89e:	b480      	push	{r7}
 800e8a0:	b083      	sub	sp, #12
 800e8a2:	af00      	add	r7, sp, #0
 800e8a4:	6078      	str	r0, [r7, #4]
	return -1;
 800e8a6:	f04f 33ff 	mov.w	r3, #4294967295
}
 800e8aa:	4618      	mov	r0, r3
 800e8ac:	370c      	adds	r7, #12
 800e8ae:	46bd      	mov	sp, r7
 800e8b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e8b4:	4770      	bx	lr

0800e8b6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 800e8b6:	b480      	push	{r7}
 800e8b8:	b083      	sub	sp, #12
 800e8ba:	af00      	add	r7, sp, #0
 800e8bc:	6078      	str	r0, [r7, #4]
 800e8be:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800e8c0:	683b      	ldr	r3, [r7, #0]
 800e8c2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800e8c6:	605a      	str	r2, [r3, #4]
	return 0;
 800e8c8:	2300      	movs	r3, #0
}
 800e8ca:	4618      	mov	r0, r3
 800e8cc:	370c      	adds	r7, #12
 800e8ce:	46bd      	mov	sp, r7
 800e8d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e8d4:	4770      	bx	lr

0800e8d6 <_isatty>:

int _isatty(int file)
{
 800e8d6:	b480      	push	{r7}
 800e8d8:	b083      	sub	sp, #12
 800e8da:	af00      	add	r7, sp, #0
 800e8dc:	6078      	str	r0, [r7, #4]
	return 1;
 800e8de:	2301      	movs	r3, #1
}
 800e8e0:	4618      	mov	r0, r3
 800e8e2:	370c      	adds	r7, #12
 800e8e4:	46bd      	mov	sp, r7
 800e8e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e8ea:	4770      	bx	lr

0800e8ec <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800e8ec:	b480      	push	{r7}
 800e8ee:	b085      	sub	sp, #20
 800e8f0:	af00      	add	r7, sp, #0
 800e8f2:	60f8      	str	r0, [r7, #12]
 800e8f4:	60b9      	str	r1, [r7, #8]
 800e8f6:	607a      	str	r2, [r7, #4]
	return 0;
 800e8f8:	2300      	movs	r3, #0
}
 800e8fa:	4618      	mov	r0, r3
 800e8fc:	3714      	adds	r7, #20
 800e8fe:	46bd      	mov	sp, r7
 800e900:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e904:	4770      	bx	lr
	...

0800e908 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800e908:	b580      	push	{r7, lr}
 800e90a:	b086      	sub	sp, #24
 800e90c:	af00      	add	r7, sp, #0
 800e90e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800e910:	4a14      	ldr	r2, [pc, #80]	; (800e964 <_sbrk+0x5c>)
 800e912:	4b15      	ldr	r3, [pc, #84]	; (800e968 <_sbrk+0x60>)
 800e914:	1ad3      	subs	r3, r2, r3
 800e916:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800e918:	697b      	ldr	r3, [r7, #20]
 800e91a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800e91c:	4b13      	ldr	r3, [pc, #76]	; (800e96c <_sbrk+0x64>)
 800e91e:	681b      	ldr	r3, [r3, #0]
 800e920:	2b00      	cmp	r3, #0
 800e922:	d102      	bne.n	800e92a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800e924:	4b11      	ldr	r3, [pc, #68]	; (800e96c <_sbrk+0x64>)
 800e926:	4a12      	ldr	r2, [pc, #72]	; (800e970 <_sbrk+0x68>)
 800e928:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800e92a:	4b10      	ldr	r3, [pc, #64]	; (800e96c <_sbrk+0x64>)
 800e92c:	681a      	ldr	r2, [r3, #0]
 800e92e:	687b      	ldr	r3, [r7, #4]
 800e930:	4413      	add	r3, r2
 800e932:	693a      	ldr	r2, [r7, #16]
 800e934:	429a      	cmp	r2, r3
 800e936:	d207      	bcs.n	800e948 <_sbrk+0x40>
  {
    errno = ENOMEM;
 800e938:	f006 fbf4 	bl	8015124 <__errno>
 800e93c:	4602      	mov	r2, r0
 800e93e:	230c      	movs	r3, #12
 800e940:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 800e942:	f04f 33ff 	mov.w	r3, #4294967295
 800e946:	e009      	b.n	800e95c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800e948:	4b08      	ldr	r3, [pc, #32]	; (800e96c <_sbrk+0x64>)
 800e94a:	681b      	ldr	r3, [r3, #0]
 800e94c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800e94e:	4b07      	ldr	r3, [pc, #28]	; (800e96c <_sbrk+0x64>)
 800e950:	681a      	ldr	r2, [r3, #0]
 800e952:	687b      	ldr	r3, [r7, #4]
 800e954:	4413      	add	r3, r2
 800e956:	4a05      	ldr	r2, [pc, #20]	; (800e96c <_sbrk+0x64>)
 800e958:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800e95a:	68fb      	ldr	r3, [r7, #12]
}
 800e95c:	4618      	mov	r0, r3
 800e95e:	3718      	adds	r7, #24
 800e960:	46bd      	mov	sp, r7
 800e962:	bd80      	pop	{r7, pc}
 800e964:	20020000 	.word	0x20020000
 800e968:	00000400 	.word	0x00000400
 800e96c:	20000234 	.word	0x20000234
 800e970:	20000eb0 	.word	0x20000eb0

0800e974 <ADCStart>:
#include <stdio.h>
uint32_t adc1[3]={0};
uint32_t adc2[2]={0};

void ADCStart()
{  //ADDMA
 800e974:	b580      	push	{r7, lr}
 800e976:	af00      	add	r7, sp, #0
	if (HAL_ADC_Start_DMA(&hadc1, (uint32_t *) adc1, 3) != HAL_OK)
 800e978:	2203      	movs	r2, #3
 800e97a:	490a      	ldr	r1, [pc, #40]	; (800e9a4 <ADCStart+0x30>)
 800e97c:	480a      	ldr	r0, [pc, #40]	; (800e9a8 <ADCStart+0x34>)
 800e97e:	f001 fc45 	bl	801020c <HAL_ADC_Start_DMA>
 800e982:	4603      	mov	r3, r0
 800e984:	2b00      	cmp	r3, #0
 800e986:	d001      	beq.n	800e98c <ADCStart+0x18>
	{
		Error_Handler();
 800e988:	f7ff fb9a 	bl	800e0c0 <Error_Handler>
	}
	if (HAL_ADC_Start_DMA(&hadc2, (uint32_t *) adc2, 2) != HAL_OK)
 800e98c:	2202      	movs	r2, #2
 800e98e:	4907      	ldr	r1, [pc, #28]	; (800e9ac <ADCStart+0x38>)
 800e990:	4807      	ldr	r0, [pc, #28]	; (800e9b0 <ADCStart+0x3c>)
 800e992:	f001 fc3b 	bl	801020c <HAL_ADC_Start_DMA>
 800e996:	4603      	mov	r3, r0
 800e998:	2b00      	cmp	r3, #0
 800e99a:	d001      	beq.n	800e9a0 <ADCStart+0x2c>
	{
		Error_Handler();
 800e99c:	f7ff fb90 	bl	800e0c0 <Error_Handler>
	}

}
 800e9a0:	bf00      	nop
 800e9a2:	bd80      	pop	{r7, pc}
 800e9a4:	200002b8 	.word	0x200002b8
 800e9a8:	20000d00 	.word	0x20000d00
 800e9ac:	200002c4 	.word	0x200002c4
 800e9b0:	20000c20 	.word	0x20000c20

0800e9b4 <ADCStop>:
void ADCStop()
{
 800e9b4:	b580      	push	{r7, lr}
 800e9b6:	af00      	add	r7, sp, #0
	if (HAL_ADC_Stop_DMA(&hadc1) != HAL_OK)
 800e9b8:	480e      	ldr	r0, [pc, #56]	; (800e9f4 <ADCStop+0x40>)
 800e9ba:	f001 fd19 	bl	80103f0 <HAL_ADC_Stop_DMA>
 800e9be:	4603      	mov	r3, r0
 800e9c0:	2b00      	cmp	r3, #0
 800e9c2:	d007      	beq.n	800e9d4 <ADCStop+0x20>
	{
		printf("\r\n");
 800e9c4:	480c      	ldr	r0, [pc, #48]	; (800e9f8 <ADCStop+0x44>)
 800e9c6:	f007 fa9d 	bl	8015f04 <puts>
		Error_Handler();
 800e9ca:	f7ff fb79 	bl	800e0c0 <Error_Handler>
		printf("\r\n");
 800e9ce:	480b      	ldr	r0, [pc, #44]	; (800e9fc <ADCStop+0x48>)
 800e9d0:	f007 fa98 	bl	8015f04 <puts>
	}
	if (HAL_ADC_Stop_DMA(&hadc2) != HAL_OK)
 800e9d4:	480a      	ldr	r0, [pc, #40]	; (800ea00 <ADCStop+0x4c>)
 800e9d6:	f001 fd0b 	bl	80103f0 <HAL_ADC_Stop_DMA>
 800e9da:	4603      	mov	r3, r0
 800e9dc:	2b00      	cmp	r3, #0
 800e9de:	d007      	beq.n	800e9f0 <ADCStop+0x3c>
	{
		printf("\r\n");
 800e9e0:	4808      	ldr	r0, [pc, #32]	; (800ea04 <ADCStop+0x50>)
 800e9e2:	f007 fa8f 	bl	8015f04 <puts>
		Error_Handler();
 800e9e6:	f7ff fb6b 	bl	800e0c0 <Error_Handler>
		printf("\r\n");
 800e9ea:	4807      	ldr	r0, [pc, #28]	; (800ea08 <ADCStop+0x54>)
 800e9ec:	f007 fa8a 	bl	8015f04 <puts>
	}
}
 800e9f0:	bf00      	nop
 800e9f2:	bd80      	pop	{r7, pc}
 800e9f4:	20000d00 	.word	0x20000d00
 800e9f8:	0801a2e4 	.word	0x0801a2e4
 800e9fc:	0801a2ec 	.word	0x0801a2ec
 800ea00:	20000c20 	.word	0x20000c20
 800ea04:	0801a2f4 	.word	0x0801a2f4
 800ea08:	0801a2fc 	.word	0x0801a2fc

0800ea0c <FLASH_Unlock>:
const uint32_t end_adress_sector11 	 = 	0x80FFFFF;
uint32_t run_log_address;


inline static void FLASH_Unlock(void)
{
 800ea0c:	b480      	push	{r7}
 800ea0e:	af00      	add	r7, sp, #0
	FLASH->KEYR =  0x45670123;
 800ea10:	4b05      	ldr	r3, [pc, #20]	; (800ea28 <FLASH_Unlock+0x1c>)
 800ea12:	4a06      	ldr	r2, [pc, #24]	; (800ea2c <FLASH_Unlock+0x20>)
 800ea14:	605a      	str	r2, [r3, #4]
	FLASH->KEYR =  0xCDEF89AB;
 800ea16:	4b04      	ldr	r3, [pc, #16]	; (800ea28 <FLASH_Unlock+0x1c>)
 800ea18:	4a05      	ldr	r2, [pc, #20]	; (800ea30 <FLASH_Unlock+0x24>)
 800ea1a:	605a      	str	r2, [r3, #4]
}
 800ea1c:	bf00      	nop
 800ea1e:	46bd      	mov	sp, r7
 800ea20:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea24:	4770      	bx	lr
 800ea26:	bf00      	nop
 800ea28:	40023c00 	.word	0x40023c00
 800ea2c:	45670123 	.word	0x45670123
 800ea30:	cdef89ab 	.word	0xcdef89ab

0800ea34 <FLASH_Lock>:

inline static void FLASH_Lock(void)
{
 800ea34:	b480      	push	{r7}
 800ea36:	af00      	add	r7, sp, #0
	FLASH->CR |= FLASH_CR_LOCK;
 800ea38:	4b05      	ldr	r3, [pc, #20]	; (800ea50 <FLASH_Lock+0x1c>)
 800ea3a:	691b      	ldr	r3, [r3, #16]
 800ea3c:	4a04      	ldr	r2, [pc, #16]	; (800ea50 <FLASH_Lock+0x1c>)
 800ea3e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800ea42:	6113      	str	r3, [r2, #16]

}
 800ea44:	bf00      	nop
 800ea46:	46bd      	mov	sp, r7
 800ea48:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea4c:	4770      	bx	lr
 800ea4e:	bf00      	nop
 800ea50:	40023c00 	.word	0x40023c00

0800ea54 <FLASH_WaitBusy>:

void FLASH_WaitBusy(void)
{
 800ea54:	b480      	push	{r7}
 800ea56:	af00      	add	r7, sp, #0
	while(FLASH->SR & FLASH_SR_BSY);//BSY
 800ea58:	bf00      	nop
 800ea5a:	4b05      	ldr	r3, [pc, #20]	; (800ea70 <FLASH_WaitBusy+0x1c>)
 800ea5c:	68db      	ldr	r3, [r3, #12]
 800ea5e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800ea62:	2b00      	cmp	r3, #0
 800ea64:	d1f9      	bne.n	800ea5a <FLASH_WaitBusy+0x6>
}
 800ea66:	bf00      	nop
 800ea68:	46bd      	mov	sp, r7
 800ea6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea6e:	4770      	bx	lr
 800ea70:	40023c00 	.word	0x40023c00

0800ea74 <FLASH_Write_Word>:

	FLASH_Lock();
}

void FLASH_Write_Word(uint32_t address, uint32_t data)
{
 800ea74:	b580      	push	{r7, lr}
 800ea76:	b082      	sub	sp, #8
 800ea78:	af00      	add	r7, sp, #0
 800ea7a:	6078      	str	r0, [r7, #4]
 800ea7c:	6039      	str	r1, [r7, #0]
	FLASH_Unlock();
 800ea7e:	f7ff ffc5 	bl	800ea0c <FLASH_Unlock>

	FLASH_WaitBusy();
 800ea82:	f7ff ffe7 	bl	800ea54 <FLASH_WaitBusy>

	FLASH->CR |= FLASH_PSIZE_WORD;
 800ea86:	4b0e      	ldr	r3, [pc, #56]	; (800eac0 <FLASH_Write_Word+0x4c>)
 800ea88:	691b      	ldr	r3, [r3, #16]
 800ea8a:	4a0d      	ldr	r2, [pc, #52]	; (800eac0 <FLASH_Write_Word+0x4c>)
 800ea8c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800ea90:	6113      	str	r3, [r2, #16]
	FLASH->CR |= FLASH_CR_PG;
 800ea92:	4b0b      	ldr	r3, [pc, #44]	; (800eac0 <FLASH_Write_Word+0x4c>)
 800ea94:	691b      	ldr	r3, [r3, #16]
 800ea96:	4a0a      	ldr	r2, [pc, #40]	; (800eac0 <FLASH_Write_Word+0x4c>)
 800ea98:	f043 0301 	orr.w	r3, r3, #1
 800ea9c:	6113      	str	r3, [r2, #16]

	*(__IO uint32_t*)address = data;
 800ea9e:	687b      	ldr	r3, [r7, #4]
 800eaa0:	683a      	ldr	r2, [r7, #0]
 800eaa2:	601a      	str	r2, [r3, #0]

	FLASH_WaitBusy();
 800eaa4:	f7ff ffd6 	bl	800ea54 <FLASH_WaitBusy>

	FLASH->CR &= ~FLASH_CR_PG;
 800eaa8:	4b05      	ldr	r3, [pc, #20]	; (800eac0 <FLASH_Write_Word+0x4c>)
 800eaaa:	691b      	ldr	r3, [r3, #16]
 800eaac:	4a04      	ldr	r2, [pc, #16]	; (800eac0 <FLASH_Write_Word+0x4c>)
 800eaae:	f023 0301 	bic.w	r3, r3, #1
 800eab2:	6113      	str	r3, [r2, #16]

	FLASH_Lock();
 800eab4:	f7ff ffbe 	bl	800ea34 <FLASH_Lock>
}
 800eab8:	bf00      	nop
 800eaba:	3708      	adds	r7, #8
 800eabc:	46bd      	mov	sp, r7
 800eabe:	bd80      	pop	{r7, pc}
 800eac0:	40023c00 	.word	0x40023c00

0800eac4 <FLASH_Read_Word>:
void FLASH_Read_Word(uint32_t address, uint32_t * data)
{
 800eac4:	b580      	push	{r7, lr}
 800eac6:	b082      	sub	sp, #8
 800eac8:	af00      	add	r7, sp, #0
 800eaca:	6078      	str	r0, [r7, #4]
 800eacc:	6039      	str	r1, [r7, #0]
	FLASH_Unlock();
 800eace:	f7ff ff9d 	bl	800ea0c <FLASH_Unlock>

	FLASH_WaitBusy();
 800ead2:	f7ff ffbf 	bl	800ea54 <FLASH_WaitBusy>

	FLASH->CR |= FLASH_PSIZE_WORD;
 800ead6:	4b0f      	ldr	r3, [pc, #60]	; (800eb14 <FLASH_Read_Word+0x50>)
 800ead8:	691b      	ldr	r3, [r3, #16]
 800eada:	4a0e      	ldr	r2, [pc, #56]	; (800eb14 <FLASH_Read_Word+0x50>)
 800eadc:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800eae0:	6113      	str	r3, [r2, #16]
	FLASH->CR |= FLASH_CR_PG;
 800eae2:	4b0c      	ldr	r3, [pc, #48]	; (800eb14 <FLASH_Read_Word+0x50>)
 800eae4:	691b      	ldr	r3, [r3, #16]
 800eae6:	4a0b      	ldr	r2, [pc, #44]	; (800eb14 <FLASH_Read_Word+0x50>)
 800eae8:	f043 0301 	orr.w	r3, r3, #1
 800eaec:	6113      	str	r3, [r2, #16]

	* data = *(__IO uint32_t*)address;
 800eaee:	687b      	ldr	r3, [r7, #4]
 800eaf0:	681a      	ldr	r2, [r3, #0]
 800eaf2:	683b      	ldr	r3, [r7, #0]
 800eaf4:	601a      	str	r2, [r3, #0]

	FLASH_WaitBusy();
 800eaf6:	f7ff ffad 	bl	800ea54 <FLASH_WaitBusy>

	FLASH->CR &= ~FLASH_CR_PG;
 800eafa:	4b06      	ldr	r3, [pc, #24]	; (800eb14 <FLASH_Read_Word+0x50>)
 800eafc:	691b      	ldr	r3, [r3, #16]
 800eafe:	4a05      	ldr	r2, [pc, #20]	; (800eb14 <FLASH_Read_Word+0x50>)
 800eb00:	f023 0301 	bic.w	r3, r3, #1
 800eb04:	6113      	str	r3, [r2, #16]

	FLASH_Lock();
 800eb06:	f7ff ff95 	bl	800ea34 <FLASH_Lock>
}
 800eb0a:	bf00      	nop
 800eb0c:	3708      	adds	r7, #8
 800eb0e:	46bd      	mov	sp, r7
 800eb10:	bd80      	pop	{r7, pc}
 800eb12:	bf00      	nop
 800eb14:	40023c00 	.word	0x40023c00

0800eb18 <FLASH_Write_Word_F>:

	FLASH_Lock();
}

void FLASH_Write_Word_F(uint32_t address, float data)
{
 800eb18:	b580      	push	{r7, lr}
 800eb1a:	b082      	sub	sp, #8
 800eb1c:	af00      	add	r7, sp, #0
 800eb1e:	6078      	str	r0, [r7, #4]
 800eb20:	ed87 0a00 	vstr	s0, [r7]
	FLASH_Unlock();
 800eb24:	f7ff ff72 	bl	800ea0c <FLASH_Unlock>

	FLASH_WaitBusy();
 800eb28:	f7ff ff94 	bl	800ea54 <FLASH_WaitBusy>

	FLASH->CR |= FLASH_PSIZE_WORD;
 800eb2c:	4b0e      	ldr	r3, [pc, #56]	; (800eb68 <FLASH_Write_Word_F+0x50>)
 800eb2e:	691b      	ldr	r3, [r3, #16]
 800eb30:	4a0d      	ldr	r2, [pc, #52]	; (800eb68 <FLASH_Write_Word_F+0x50>)
 800eb32:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800eb36:	6113      	str	r3, [r2, #16]
	FLASH->CR |= FLASH_CR_PG;
 800eb38:	4b0b      	ldr	r3, [pc, #44]	; (800eb68 <FLASH_Write_Word_F+0x50>)
 800eb3a:	691b      	ldr	r3, [r3, #16]
 800eb3c:	4a0a      	ldr	r2, [pc, #40]	; (800eb68 <FLASH_Write_Word_F+0x50>)
 800eb3e:	f043 0301 	orr.w	r3, r3, #1
 800eb42:	6113      	str	r3, [r2, #16]

	*(__IO float*)address = data;
 800eb44:	687b      	ldr	r3, [r7, #4]
 800eb46:	683a      	ldr	r2, [r7, #0]
 800eb48:	601a      	str	r2, [r3, #0]

	FLASH_WaitBusy();
 800eb4a:	f7ff ff83 	bl	800ea54 <FLASH_WaitBusy>

	FLASH->CR &= ~FLASH_CR_PG;
 800eb4e:	4b06      	ldr	r3, [pc, #24]	; (800eb68 <FLASH_Write_Word_F+0x50>)
 800eb50:	691b      	ldr	r3, [r3, #16]
 800eb52:	4a05      	ldr	r2, [pc, #20]	; (800eb68 <FLASH_Write_Word_F+0x50>)
 800eb54:	f023 0301 	bic.w	r3, r3, #1
 800eb58:	6113      	str	r3, [r2, #16]

	FLASH_Lock();
 800eb5a:	f7ff ff6b 	bl	800ea34 <FLASH_Lock>
}
 800eb5e:	bf00      	nop
 800eb60:	3708      	adds	r7, #8
 800eb62:	46bd      	mov	sp, r7
 800eb64:	bd80      	pop	{r7, pc}
 800eb66:	bf00      	nop
 800eb68:	40023c00 	.word	0x40023c00

0800eb6c <FLASH_Read_Word_F>:
void FLASH_Read_Word_F(uint32_t address, float * data)
{
 800eb6c:	b580      	push	{r7, lr}
 800eb6e:	b082      	sub	sp, #8
 800eb70:	af00      	add	r7, sp, #0
 800eb72:	6078      	str	r0, [r7, #4]
 800eb74:	6039      	str	r1, [r7, #0]
	FLASH_Unlock();
 800eb76:	f7ff ff49 	bl	800ea0c <FLASH_Unlock>

	FLASH_WaitBusy();
 800eb7a:	f7ff ff6b 	bl	800ea54 <FLASH_WaitBusy>

	FLASH->CR |= FLASH_PSIZE_WORD;
 800eb7e:	4b0f      	ldr	r3, [pc, #60]	; (800ebbc <FLASH_Read_Word_F+0x50>)
 800eb80:	691b      	ldr	r3, [r3, #16]
 800eb82:	4a0e      	ldr	r2, [pc, #56]	; (800ebbc <FLASH_Read_Word_F+0x50>)
 800eb84:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800eb88:	6113      	str	r3, [r2, #16]
	FLASH->CR |= FLASH_CR_PG;
 800eb8a:	4b0c      	ldr	r3, [pc, #48]	; (800ebbc <FLASH_Read_Word_F+0x50>)
 800eb8c:	691b      	ldr	r3, [r3, #16]
 800eb8e:	4a0b      	ldr	r2, [pc, #44]	; (800ebbc <FLASH_Read_Word_F+0x50>)
 800eb90:	f043 0301 	orr.w	r3, r3, #1
 800eb94:	6113      	str	r3, [r2, #16]

	* data = *(__IO float*)address;
 800eb96:	687b      	ldr	r3, [r7, #4]
 800eb98:	681a      	ldr	r2, [r3, #0]
 800eb9a:	683b      	ldr	r3, [r7, #0]
 800eb9c:	601a      	str	r2, [r3, #0]

	FLASH_WaitBusy();
 800eb9e:	f7ff ff59 	bl	800ea54 <FLASH_WaitBusy>

	FLASH->CR &= ~FLASH_CR_PG;
 800eba2:	4b06      	ldr	r3, [pc, #24]	; (800ebbc <FLASH_Read_Word_F+0x50>)
 800eba4:	691b      	ldr	r3, [r3, #16]
 800eba6:	4a05      	ldr	r2, [pc, #20]	; (800ebbc <FLASH_Read_Word_F+0x50>)
 800eba8:	f023 0301 	bic.w	r3, r3, #1
 800ebac:	6113      	str	r3, [r2, #16]

	FLASH_Lock();
 800ebae:	f7ff ff41 	bl	800ea34 <FLASH_Lock>
}
 800ebb2:	bf00      	nop
 800ebb4:	3708      	adds	r7, #8
 800ebb6:	46bd      	mov	sp, r7
 800ebb8:	bd80      	pop	{r7, pc}
 800ebba:	bf00      	nop
 800ebbc:	40023c00 	.word	0x40023c00

0800ebc0 <Flash_clear_sector1>:
//char _backup_flash_start_3;
//char _backup_flash_start_11;
// 

bool Flash_clear_sector1()// Flashsectoe1
{
 800ebc0:	b580      	push	{r7, lr}
 800ebc2:	b088      	sub	sp, #32
 800ebc4:	af00      	add	r7, sp, #0
    HAL_FLASH_Unlock();
 800ebc6:	f002 fc0b 	bl	80113e0 <HAL_FLASH_Unlock>

    FLASH_EraseInitTypeDef EraseInitStruct;
    EraseInitStruct.TypeErase = FLASH_TYPEERASE_SECTORS;
 800ebca:	2300      	movs	r3, #0
 800ebcc:	60bb      	str	r3, [r7, #8]
    EraseInitStruct.Sector = BACKUP_FLASH_SECTOR_NUM_1;
 800ebce:	2301      	movs	r3, #1
 800ebd0:	613b      	str	r3, [r7, #16]
    EraseInitStruct.VoltageRange = FLASH_VOLTAGE_RANGE_3;
 800ebd2:	2302      	movs	r3, #2
 800ebd4:	61bb      	str	r3, [r7, #24]
    EraseInitStruct.NbSectors = 1;
 800ebd6:	2301      	movs	r3, #1
 800ebd8:	617b      	str	r3, [r7, #20]

    // Erasesectorerror_sector
    // Erase????
    uint32_t error_sector;
    HAL_StatusTypeDef result = HAL_FLASHEx_Erase(&EraseInitStruct, &error_sector);
 800ebda:	1d3a      	adds	r2, r7, #4
 800ebdc:	f107 0308 	add.w	r3, r7, #8
 800ebe0:	4611      	mov	r1, r2
 800ebe2:	4618      	mov	r0, r3
 800ebe4:	f002 fcc4 	bl	8011570 <HAL_FLASHEx_Erase>
 800ebe8:	4603      	mov	r3, r0
 800ebea:	77fb      	strb	r3, [r7, #31]

    HAL_FLASH_Lock();
 800ebec:	f002 fc1a 	bl	8011424 <HAL_FLASH_Lock>

    return result == HAL_OK && error_sector == 0xFFFFFFFF;
 800ebf0:	7ffb      	ldrb	r3, [r7, #31]
 800ebf2:	2b00      	cmp	r3, #0
 800ebf4:	d105      	bne.n	800ec02 <Flash_clear_sector1+0x42>
 800ebf6:	687b      	ldr	r3, [r7, #4]
 800ebf8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ebfc:	d101      	bne.n	800ec02 <Flash_clear_sector1+0x42>
 800ebfe:	2301      	movs	r3, #1
 800ec00:	e000      	b.n	800ec04 <Flash_clear_sector1+0x44>
 800ec02:	2300      	movs	r3, #0
 800ec04:	f003 0301 	and.w	r3, r3, #1
 800ec08:	b2db      	uxtb	r3, r3
}
 800ec0a:	4618      	mov	r0, r3
 800ec0c:	3720      	adds	r7, #32
 800ec0e:	46bd      	mov	sp, r7
 800ec10:	bd80      	pop	{r7, pc}

0800ec12 <Flash_clear_sector9>:
//    HAL_FLASH_Lock();
//
//    return result_3 == HAL_OK;
//}
bool Flash_clear_sector9()// Flashsectoe1
{
 800ec12:	b580      	push	{r7, lr}
 800ec14:	b088      	sub	sp, #32
 800ec16:	af00      	add	r7, sp, #0
    HAL_FLASH_Unlock();
 800ec18:	f002 fbe2 	bl	80113e0 <HAL_FLASH_Unlock>

    //printf("\r\n1?\r\n");
    FLASH_EraseInitTypeDef EraseInitStruct;
    EraseInitStruct.TypeErase = FLASH_TYPEERASE_SECTORS;
 800ec1c:	2300      	movs	r3, #0
 800ec1e:	60bb      	str	r3, [r7, #8]
    EraseInitStruct.Sector = BACKUP_FLASH_SECTOR_NUM_9;
 800ec20:	2309      	movs	r3, #9
 800ec22:	613b      	str	r3, [r7, #16]
    EraseInitStruct.VoltageRange = FLASH_VOLTAGE_RANGE_3;
 800ec24:	2302      	movs	r3, #2
 800ec26:	61bb      	str	r3, [r7, #24]
    EraseInitStruct.NbSectors = 1;
 800ec28:	2301      	movs	r3, #1
 800ec2a:	617b      	str	r3, [r7, #20]

    //printf("\r\n12?\r\n");
    // Erasesectorerror_sector
    // Erase????
    uint32_t error_sector;
    HAL_StatusTypeDef result = HAL_FLASHEx_Erase(&EraseInitStruct, &error_sector);
 800ec2c:	1d3a      	adds	r2, r7, #4
 800ec2e:	f107 0308 	add.w	r3, r7, #8
 800ec32:	4611      	mov	r1, r2
 800ec34:	4618      	mov	r0, r3
 800ec36:	f002 fc9b 	bl	8011570 <HAL_FLASHEx_Erase>
 800ec3a:	4603      	mov	r3, r0
 800ec3c:	77fb      	strb	r3, [r7, #31]

    //printf("\r\n3?\r\n");
    HAL_FLASH_Lock();
 800ec3e:	f002 fbf1 	bl	8011424 <HAL_FLASH_Lock>

    return result == HAL_OK && error_sector == 0xFFFFFFFF;
 800ec42:	7ffb      	ldrb	r3, [r7, #31]
 800ec44:	2b00      	cmp	r3, #0
 800ec46:	d105      	bne.n	800ec54 <Flash_clear_sector9+0x42>
 800ec48:	687b      	ldr	r3, [r7, #4]
 800ec4a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ec4e:	d101      	bne.n	800ec54 <Flash_clear_sector9+0x42>
 800ec50:	2301      	movs	r3, #1
 800ec52:	e000      	b.n	800ec56 <Flash_clear_sector9+0x44>
 800ec54:	2300      	movs	r3, #0
 800ec56:	f003 0301 	and.w	r3, r3, #1
 800ec5a:	b2db      	uxtb	r3, r3
}
 800ec5c:	4618      	mov	r0, r3
 800ec5e:	3720      	adds	r7, #32
 800ec60:	46bd      	mov	sp, r7
 800ec62:	bd80      	pop	{r7, pc}

0800ec64 <read_byte>:
//		Error_Handler();
//		printf("2\r\n");
//	}
//	printf("ok\r\n");
//}
inline uint8_t read_byte( uint8_t reg ) {
 800ec64:	b580      	push	{r7, lr}
 800ec66:	b084      	sub	sp, #16
 800ec68:	af00      	add	r7, sp, #0
 800ec6a:	4603      	mov	r3, r0
 800ec6c:	71fb      	strb	r3, [r7, #7]

	uint8_t ret,val;

	ret = reg | 0x80;
 800ec6e:	79fb      	ldrb	r3, [r7, #7]
 800ec70:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800ec74:	b2db      	uxtb	r3, r3
 800ec76:	73fb      	strb	r3, [r7, #15]
	CS_RESET;
 800ec78:	2200      	movs	r2, #0
 800ec7a:	2104      	movs	r1, #4
 800ec7c:	480d      	ldr	r0, [pc, #52]	; (800ecb4 <read_byte+0x50>)
 800ec7e:	f002 ff33 	bl	8011ae8 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi3,&ret,1,100);
 800ec82:	f107 010f 	add.w	r1, r7, #15
 800ec86:	2364      	movs	r3, #100	; 0x64
 800ec88:	2201      	movs	r2, #1
 800ec8a:	480b      	ldr	r0, [pc, #44]	; (800ecb8 <read_byte+0x54>)
 800ec8c:	f003 fc24 	bl	80124d8 <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi3,&val,1,100);
 800ec90:	f107 010e 	add.w	r1, r7, #14
 800ec94:	2364      	movs	r3, #100	; 0x64
 800ec96:	2201      	movs	r2, #1
 800ec98:	4807      	ldr	r0, [pc, #28]	; (800ecb8 <read_byte+0x54>)
 800ec9a:	f003 fd51 	bl	8012740 <HAL_SPI_Receive>
	CS_SET;
 800ec9e:	2201      	movs	r2, #1
 800eca0:	2104      	movs	r1, #4
 800eca2:	4804      	ldr	r0, [pc, #16]	; (800ecb4 <read_byte+0x50>)
 800eca4:	f002 ff20 	bl	8011ae8 <HAL_GPIO_WritePin>
	//10.2ms
	//40.8ms = 1.25kHz . 656250Bit/s 1131.25bit, 4525Bit=65.625byte
	//1ms2as5047P4.5MHz
	return val;
 800eca8:	7bbb      	ldrb	r3, [r7, #14]
}
 800ecaa:	4618      	mov	r0, r3
 800ecac:	3710      	adds	r7, #16
 800ecae:	46bd      	mov	sp, r7
 800ecb0:	bd80      	pop	{r7, pc}
 800ecb2:	bf00      	nop
 800ecb4:	40020c00 	.word	0x40020c00
 800ecb8:	20000ca8 	.word	0x20000ca8

0800ecbc <ReadIMU>:
inline float ReadIMU(uint8_t a, uint8_t b) {
 800ecbc:	b580      	push	{r7, lr}
 800ecbe:	b086      	sub	sp, #24
 800ecc0:	af00      	add	r7, sp, #0
 800ecc2:	4603      	mov	r3, r0
 800ecc4:	460a      	mov	r2, r1
 800ecc6:	71fb      	strb	r3, [r7, #7]
 800ecc8:	4613      	mov	r3, r2
 800ecca:	71bb      	strb	r3, [r7, #6]

	uint8_t ret1, ret2,val1,val2;
	uint8_t ret[2] = {
 800eccc:	79fb      	ldrb	r3, [r7, #7]
 800ecce:	723b      	strb	r3, [r7, #8]
 800ecd0:	79bb      	ldrb	r3, [r7, #6]
 800ecd2:	727b      	strb	r3, [r7, #9]
			a,//0x37,
			b//0x38,
	};
	int16_t law_data;
	float res;
	ret1 = ret[0] | 0x80;
 800ecd4:	7a3b      	ldrb	r3, [r7, #8]
 800ecd6:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800ecda:	b2db      	uxtb	r3, r3
 800ecdc:	73fb      	strb	r3, [r7, #15]
	ret2 = ret[1] | 0x80;
 800ecde:	7a7b      	ldrb	r3, [r7, #9]
 800ece0:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800ece4:	b2db      	uxtb	r3, r3
 800ece6:	73bb      	strb	r3, [r7, #14]
//	reg[0] = 0x37;
//	reg[1] = 0x38;
//
//	ret = reg[0] | 0x80;
	CS_RESET;
 800ece8:	2200      	movs	r2, #0
 800ecea:	2104      	movs	r1, #4
 800ecec:	4822      	ldr	r0, [pc, #136]	; (800ed78 <ReadIMU+0xbc>)
 800ecee:	f002 fefb 	bl	8011ae8 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi3,&ret1,1,100);
 800ecf2:	f107 010f 	add.w	r1, r7, #15
 800ecf6:	2364      	movs	r3, #100	; 0x64
 800ecf8:	2201      	movs	r2, #1
 800ecfa:	4820      	ldr	r0, [pc, #128]	; (800ed7c <ReadIMU+0xc0>)
 800ecfc:	f003 fbec 	bl	80124d8 <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi3,&val1,1,100);
 800ed00:	f107 010d 	add.w	r1, r7, #13
 800ed04:	2364      	movs	r3, #100	; 0x64
 800ed06:	2201      	movs	r2, #1
 800ed08:	481c      	ldr	r0, [pc, #112]	; (800ed7c <ReadIMU+0xc0>)
 800ed0a:	f003 fd19 	bl	8012740 <HAL_SPI_Receive>
	CS_SET;
 800ed0e:	2201      	movs	r2, #1
 800ed10:	2104      	movs	r1, #4
 800ed12:	4819      	ldr	r0, [pc, #100]	; (800ed78 <ReadIMU+0xbc>)
 800ed14:	f002 fee8 	bl	8011ae8 <HAL_GPIO_WritePin>

//	ret = reg[1] | 0x80;
	CS_RESET;
 800ed18:	2200      	movs	r2, #0
 800ed1a:	2104      	movs	r1, #4
 800ed1c:	4816      	ldr	r0, [pc, #88]	; (800ed78 <ReadIMU+0xbc>)
 800ed1e:	f002 fee3 	bl	8011ae8 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi3,&ret2,1,100);
 800ed22:	f107 010e 	add.w	r1, r7, #14
 800ed26:	2364      	movs	r3, #100	; 0x64
 800ed28:	2201      	movs	r2, #1
 800ed2a:	4814      	ldr	r0, [pc, #80]	; (800ed7c <ReadIMU+0xc0>)
 800ed2c:	f003 fbd4 	bl	80124d8 <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi3,&val2,1,100);
 800ed30:	f107 010c 	add.w	r1, r7, #12
 800ed34:	2364      	movs	r3, #100	; 0x64
 800ed36:	2201      	movs	r2, #1
 800ed38:	4810      	ldr	r0, [pc, #64]	; (800ed7c <ReadIMU+0xc0>)
 800ed3a:	f003 fd01 	bl	8012740 <HAL_SPI_Receive>
	CS_SET;
 800ed3e:	2201      	movs	r2, #1
 800ed40:	2104      	movs	r1, #4
 800ed42:	480d      	ldr	r0, [pc, #52]	; (800ed78 <ReadIMU+0xbc>)
 800ed44:	f002 fed0 	bl	8011ae8 <HAL_GPIO_WritePin>
	law_data = ( ((uint16_t)val1 << 8) | ((uint16_t)val2) );//8bit16bitADC
 800ed48:	7b7b      	ldrb	r3, [r7, #13]
 800ed4a:	021b      	lsls	r3, r3, #8
 800ed4c:	b21a      	sxth	r2, r3
 800ed4e:	7b3b      	ldrb	r3, [r7, #12]
 800ed50:	b21b      	sxth	r3, r3
 800ed52:	4313      	orrs	r3, r2
 800ed54:	82fb      	strh	r3, [r7, #22]
	res = (float)law_data;
 800ed56:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800ed5a:	ee07 3a90 	vmov	s15, r3
 800ed5e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800ed62:	edc7 7a04 	vstr	s15, [r7, #16]
	//10.2ms
	//40.8ms = 1.25kHz . 656250Bit/s 1131.25bit, 4525Bit=65.625byte
	//1ms2as5047P4.5MHz
	return res;
 800ed66:	693b      	ldr	r3, [r7, #16]
 800ed68:	ee07 3a90 	vmov	s15, r3
}
 800ed6c:	eeb0 0a67 	vmov.f32	s0, s15
 800ed70:	3718      	adds	r7, #24
 800ed72:	46bd      	mov	sp, r7
 800ed74:	bd80      	pop	{r7, pc}
 800ed76:	bf00      	nop
 800ed78:	40020c00 	.word	0x40020c00
 800ed7c:	20000ca8 	.word	0x20000ca8

0800ed80 <write_byte>:
void write_byte( uint8_t reg, uint8_t val )  {
 800ed80:	b580      	push	{r7, lr}
 800ed82:	b084      	sub	sp, #16
 800ed84:	af00      	add	r7, sp, #0
 800ed86:	4603      	mov	r3, r0
 800ed88:	460a      	mov	r2, r1
 800ed8a:	71fb      	strb	r3, [r7, #7]
 800ed8c:	4613      	mov	r3, r2
 800ed8e:	71bb      	strb	r3, [r7, #6]
	uint8_t ret;

	ret = reg & 0x7F;
 800ed90:	79fb      	ldrb	r3, [r7, #7]
 800ed92:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ed96:	b2db      	uxtb	r3, r3
 800ed98:	73fb      	strb	r3, [r7, #15]
	CS_RESET;
 800ed9a:	2200      	movs	r2, #0
 800ed9c:	2104      	movs	r1, #4
 800ed9e:	480c      	ldr	r0, [pc, #48]	; (800edd0 <write_byte+0x50>)
 800eda0:	f002 fea2 	bl	8011ae8 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi3,&ret,1,100);
 800eda4:	f107 010f 	add.w	r1, r7, #15
 800eda8:	2364      	movs	r3, #100	; 0x64
 800edaa:	2201      	movs	r2, #1
 800edac:	4809      	ldr	r0, [pc, #36]	; (800edd4 <write_byte+0x54>)
 800edae:	f003 fb93 	bl	80124d8 <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&hspi3,&val,1,100);
 800edb2:	1db9      	adds	r1, r7, #6
 800edb4:	2364      	movs	r3, #100	; 0x64
 800edb6:	2201      	movs	r2, #1
 800edb8:	4806      	ldr	r0, [pc, #24]	; (800edd4 <write_byte+0x54>)
 800edba:	f003 fb8d 	bl	80124d8 <HAL_SPI_Transmit>
	CS_SET;
 800edbe:	2201      	movs	r2, #1
 800edc0:	2104      	movs	r1, #4
 800edc2:	4803      	ldr	r0, [pc, #12]	; (800edd0 <write_byte+0x50>)
 800edc4:	f002 fe90 	bl	8011ae8 <HAL_GPIO_WritePin>
}
 800edc8:	bf00      	nop
 800edca:	3710      	adds	r7, #16
 800edcc:	46bd      	mov	sp, r7
 800edce:	bd80      	pop	{r7, pc}
 800edd0:	40020c00 	.word	0x40020c00
 800edd4:	20000ca8 	.word	0x20000ca8

0800edd8 <IMU_init>:

uint8_t IMU_init() {
 800edd8:	b580      	push	{r7, lr}
 800edda:	b082      	sub	sp, #8
 800eddc:	af00      	add	r7, sp, #0
	uint8_t who_am_i,ret;

	who_am_i = read_byte(0x00);	//IMU0xE0
 800edde:	2000      	movs	r0, #0
 800ede0:	f7ff ff40 	bl	800ec64 <read_byte>
 800ede4:	4603      	mov	r3, r0
 800ede6:	71bb      	strb	r3, [r7, #6]
	if ( who_am_i == 0xE0 ) {
 800ede8:	79bb      	ldrb	r3, [r7, #6]
 800edea:	2be0      	cmp	r3, #224	; 0xe0
 800edec:	d119      	bne.n	800ee22 <IMU_init+0x4a>
		ret = 1;
 800edee:	2301      	movs	r3, #1
 800edf0:	71fb      	strb	r3, [r7, #7]
		write_byte(0x06,0x01);	//PWR_MGMT_1	
 800edf2:	2101      	movs	r1, #1
 800edf4:	2006      	movs	r0, #6
 800edf6:	f7ff ffc3 	bl	800ed80 <write_byte>
		write_byte(0x03,0x10);	//USER_CTRL	SPIonly
 800edfa:	2110      	movs	r1, #16
 800edfc:	2003      	movs	r0, #3
 800edfe:	f7ff ffbf 	bl	800ed80 <write_byte>
		write_byte(0x7F,0x20);	//USER_BANK2
 800ee02:	2120      	movs	r1, #32
 800ee04:	207f      	movs	r0, #127	; 0x7f
 800ee06:	f7ff ffbb 	bl	800ed80 <write_byte>

		//write_byte(0x01,0x06);	//	2000dps DLPF disable
		//write_byte(0x01,0x07);	//range2000dps DLPF enable DLPFCFG = 0
		//write_byte(0x01,0x0F);	//range2000dps DLPF enable DLPFCFG = 1
		write_byte(0x01,0x17);	//range2000dps DLPF enable DLPFCFG = 2
 800ee0a:	2117      	movs	r1, #23
 800ee0c:	2001      	movs	r0, #1
 800ee0e:	f7ff ffb7 	bl	800ed80 <write_byte>
		//2:1 GYRO_FS_SEL[1:0] 00:250	01:500 10:1000 11:2000

		write_byte(0x14,0x17);	//	16g 0x06
 800ee12:	2117      	movs	r1, #23
 800ee14:	2014      	movs	r0, #20
 800ee16:	f7ff ffb3 	bl	800ed80 <write_byte>
		//2:1 ACCEL_FS_SEL[1:0] 00:2	01:4 10:8 11:16

		write_byte(0x7F,0x00);	//USER_BANK0
 800ee1a:	2100      	movs	r1, #0
 800ee1c:	207f      	movs	r0, #127	; 0x7f
 800ee1e:	f7ff ffaf 	bl	800ed80 <write_byte>
	}
	return ret;
 800ee22:	79fb      	ldrb	r3, [r7, #7]
	//0x14, 0x7F : 0000 1110, 0111 1111
	//retreg
}
 800ee24:	4618      	mov	r0, r3
 800ee26:	3708      	adds	r7, #8
 800ee28:	46bd      	mov	sp, r7
 800ee2a:	bd80      	pop	{r7, pc}

0800ee2c <IMU_Calib>:
	xa = ((uint16_t)read_byte(0x2D) << 8) | ((uint16_t)read_byte(0x2E));
	ya = ((uint16_t)read_byte(0x2F) << 8) | ((uint16_t)read_byte(0x30));
	za = ((uint16_t)read_byte(0x31) << 8) | ((uint16_t)read_byte(0x32));
}

void IMU_Calib(){
 800ee2c:	b580      	push	{r7, lr}
 800ee2e:	f5ad 5dfa 	sub.w	sp, sp, #8000	; 0x1f40
 800ee32:	b084      	sub	sp, #16
 800ee34:	af00      	add	r7, sp, #0


	HAL_Delay(100);
 800ee36:	2064      	movs	r0, #100	; 0x64
 800ee38:	f001 f982 	bl	8010140 <HAL_Delay>

	int num = 2000;
 800ee3c:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 800ee40:	f507 52fa 	add.w	r2, r7, #8000	; 0x1f40
 800ee44:	f102 0204 	add.w	r2, r2, #4
 800ee48:	6013      	str	r3, [r2, #0]
	float zg_vals[2000]={0.0f};
 800ee4a:	f107 0310 	add.w	r3, r7, #16
 800ee4e:	3b0c      	subs	r3, #12
 800ee50:	4618      	mov	r0, r3
 800ee52:	f44f 53fa 	mov.w	r3, #8000	; 0x1f40
 800ee56:	461a      	mov	r2, r3
 800ee58:	2100      	movs	r1, #0
 800ee5a:	f006 f998 	bl	801518e <memset>
	float sum=0;
 800ee5e:	f04f 0300 	mov.w	r3, #0
 800ee62:	f507 52fa 	add.w	r2, r7, #8000	; 0x1f40
 800ee66:	f102 020c 	add.w	r2, r2, #12
 800ee6a:	6013      	str	r3, [r2, #0]
	for(int i = 0; i < num; i++){
 800ee6c:	2300      	movs	r3, #0
 800ee6e:	f507 52fa 	add.w	r2, r7, #8000	; 0x1f40
 800ee72:	f102 0208 	add.w	r2, r2, #8
 800ee76:	6013      	str	r3, [r2, #0]
 800ee78:	e034      	b.n	800eee4 <IMU_Calib+0xb8>
		zg_vals[i] = ZGyro;
 800ee7a:	4b2a      	ldr	r3, [pc, #168]	; (800ef24 <IMU_Calib+0xf8>)
 800ee7c:	681a      	ldr	r2, [r3, #0]
 800ee7e:	f107 0310 	add.w	r3, r7, #16
 800ee82:	3b0c      	subs	r3, #12
 800ee84:	f507 51fa 	add.w	r1, r7, #8000	; 0x1f40
 800ee88:	f101 0108 	add.w	r1, r1, #8
 800ee8c:	6809      	ldr	r1, [r1, #0]
 800ee8e:	0089      	lsls	r1, r1, #2
 800ee90:	440b      	add	r3, r1
 800ee92:	601a      	str	r2, [r3, #0]
		sum += zg_vals[i];
 800ee94:	f107 0310 	add.w	r3, r7, #16
 800ee98:	3b0c      	subs	r3, #12
 800ee9a:	f507 52fa 	add.w	r2, r7, #8000	; 0x1f40
 800ee9e:	f102 0208 	add.w	r2, r2, #8
 800eea2:	6812      	ldr	r2, [r2, #0]
 800eea4:	0092      	lsls	r2, r2, #2
 800eea6:	4413      	add	r3, r2
 800eea8:	edd3 7a00 	vldr	s15, [r3]
 800eeac:	f507 53fa 	add.w	r3, r7, #8000	; 0x1f40
 800eeb0:	f103 030c 	add.w	r3, r3, #12
 800eeb4:	ed93 7a00 	vldr	s14, [r3]
 800eeb8:	ee77 7a27 	vadd.f32	s15, s14, s15
 800eebc:	f507 53fa 	add.w	r3, r7, #8000	; 0x1f40
 800eec0:	f103 030c 	add.w	r3, r3, #12
 800eec4:	edc3 7a00 	vstr	s15, [r3]
		HAL_Delay(2);
 800eec8:	2002      	movs	r0, #2
 800eeca:	f001 f939 	bl	8010140 <HAL_Delay>
	for(int i = 0; i < num; i++){
 800eece:	f507 53fa 	add.w	r3, r7, #8000	; 0x1f40
 800eed2:	f103 0308 	add.w	r3, r3, #8
 800eed6:	681b      	ldr	r3, [r3, #0]
 800eed8:	3301      	adds	r3, #1
 800eeda:	f507 52fa 	add.w	r2, r7, #8000	; 0x1f40
 800eede:	f102 0208 	add.w	r2, r2, #8
 800eee2:	6013      	str	r3, [r2, #0]
 800eee4:	f507 53fa 	add.w	r3, r7, #8000	; 0x1f40
 800eee8:	f103 0308 	add.w	r3, r3, #8
 800eeec:	681a      	ldr	r2, [r3, #0]
 800eeee:	f507 53fa 	add.w	r3, r7, #8000	; 0x1f40
 800eef2:	f103 0304 	add.w	r3, r3, #4
 800eef6:	681b      	ldr	r3, [r3, #0]
 800eef8:	429a      	cmp	r2, r3
 800eefa:	dbbe      	blt.n	800ee7a <IMU_Calib+0x4e>
//	for(int i=0; i < num; i++)
//	{
//		printf("zg_vals[%d]: %lf\r\n",i,zg_vals[i]);
//	}
//	printf("sum:%lf",sum);
	zg_offset = sum / 2000.0f;
 800eefc:	f507 53fa 	add.w	r3, r7, #8000	; 0x1f40
 800ef00:	f103 030c 	add.w	r3, r3, #12
 800ef04:	ed93 7a00 	vldr	s14, [r3]
 800ef08:	eddf 6a07 	vldr	s13, [pc, #28]	; 800ef28 <IMU_Calib+0xfc>
 800ef0c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800ef10:	4b06      	ldr	r3, [pc, #24]	; (800ef2c <IMU_Calib+0x100>)
 800ef12:	edc3 7a00 	vstr	s15, [r3]
}
 800ef16:	bf00      	nop
 800ef18:	f507 57fa 	add.w	r7, r7, #8000	; 0x1f40
 800ef1c:	3710      	adds	r7, #16
 800ef1e:	46bd      	mov	sp, r7
 800ef20:	bd80      	pop	{r7, pc}
 800ef22:	bf00      	nop
 800ef24:	200002d0 	.word	0x200002d0
 800ef28:	44fa0000 	.word	0x44fa0000
 800ef2c:	200002cc 	.word	0x200002cc

0800ef30 <EncoderStart>:
#include "IEH2_4096.h"

//TIM3_Left, TIM4_Right

void EncoderStart()
{
 800ef30:	b580      	push	{r7, lr}
 800ef32:	af00      	add	r7, sp, #0
	  HAL_TIM_Encoder_Start(&htim3,TIM_CHANNEL_ALL);
 800ef34:	213c      	movs	r1, #60	; 0x3c
 800ef36:	4804      	ldr	r0, [pc, #16]	; (800ef48 <EncoderStart+0x18>)
 800ef38:	f004 faea 	bl	8013510 <HAL_TIM_Encoder_Start>
	  HAL_TIM_Encoder_Start(&htim4,TIM_CHANNEL_ALL);
 800ef3c:	213c      	movs	r1, #60	; 0x3c
 800ef3e:	4803      	ldr	r0, [pc, #12]	; (800ef4c <EncoderStart+0x1c>)
 800ef40:	f004 fae6 	bl	8013510 <HAL_TIM_Encoder_Start>
}
 800ef44:	bf00      	nop
 800ef46:	bd80      	pop	{r7, pc}
 800ef48:	20000c68 	.word	0x20000c68
 800ef4c:	20000be0 	.word	0x20000be0

0800ef50 <EmitterON>:
 */

#include "IR_Emitter.h"

void EmitterON()
{
 800ef50:	b580      	push	{r7, lr}
 800ef52:	af00      	add	r7, sp, #0
	  HAL_TIM_OC_Start_IT(&htim8,TIM_CHANNEL_1);
 800ef54:	2100      	movs	r1, #0
 800ef56:	4804      	ldr	r0, [pc, #16]	; (800ef68 <EmitterON+0x18>)
 800ef58:	f004 f85e 	bl	8013018 <HAL_TIM_OC_Start_IT>
	  HAL_TIMEx_OCN_Start_IT(&htim8, TIM_CHANNEL_1); // 
 800ef5c:	2100      	movs	r1, #0
 800ef5e:	4802      	ldr	r0, [pc, #8]	; (800ef68 <EmitterON+0x18>)
 800ef60:	f005 f971 	bl	8014246 <HAL_TIMEx_OCN_Start_IT>

}
 800ef64:	bf00      	nop
 800ef66:	bd80      	pop	{r7, pc}
 800ef68:	20000ba0 	.word	0x20000ba0

0800ef6c <EmitterOFF>:
void EmitterOFF()
{
 800ef6c:	b580      	push	{r7, lr}
 800ef6e:	af00      	add	r7, sp, #0
	  HAL_TIM_OC_Stop_IT(&htim8,TIM_CHANNEL_1);
 800ef70:	2100      	movs	r1, #0
 800ef72:	4804      	ldr	r0, [pc, #16]	; (800ef84 <EmitterOFF+0x18>)
 800ef74:	f004 f8d4 	bl	8013120 <HAL_TIM_OC_Stop_IT>
	  HAL_TIMEx_OCN_Stop_IT(&htim8, TIM_CHANNEL_1); // 
 800ef78:	2100      	movs	r1, #0
 800ef7a:	4802      	ldr	r0, [pc, #8]	; (800ef84 <EmitterOFF+0x18>)
 800ef7c:	f005 f9b8 	bl	80142f0 <HAL_TIMEx_OCN_Stop_IT>

}
 800ef80:	bf00      	nop
 800ef82:	bd80      	pop	{r7, pc}
 800ef84:	20000ba0 	.word	0x20000ba0

0800ef88 <ChangeLED>:

#include "LED_Driver.h"
//
//
void ChangeLED(int mode)
{
 800ef88:	b580      	push	{r7, lr}
 800ef8a:	b082      	sub	sp, #8
 800ef8c:	af00      	add	r7, sp, #0
 800ef8e:	6078      	str	r0, [r7, #4]
	//Switch
	switch(mode){
 800ef90:	687b      	ldr	r3, [r7, #4]
 800ef92:	2b07      	cmp	r3, #7
 800ef94:	f200 80ac 	bhi.w	800f0f0 <ChangeLED+0x168>
 800ef98:	a201      	add	r2, pc, #4	; (adr r2, 800efa0 <ChangeLED+0x18>)
 800ef9a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ef9e:	bf00      	nop
 800efa0:	0800efc1 	.word	0x0800efc1
 800efa4:	0800efe7 	.word	0x0800efe7
 800efa8:	0800f00d 	.word	0x0800f00d
 800efac:	0800f033 	.word	0x0800f033
 800efb0:	0800f059 	.word	0x0800f059
 800efb4:	0800f07f 	.word	0x0800f07f
 800efb8:	0800f0a5 	.word	0x0800f0a5
 800efbc:	0800f0cb 	.word	0x0800f0cb
	//oD4,5,3. B9c9c8
	case 0:
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_RESET);
 800efc0:	2200      	movs	r2, #0
 800efc2:	f44f 7100 	mov.w	r1, #512	; 0x200
 800efc6:	484d      	ldr	r0, [pc, #308]	; (800f0fc <ChangeLED+0x174>)
 800efc8:	f002 fd8e 	bl	8011ae8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_RESET);
 800efcc:	2200      	movs	r2, #0
 800efce:	f44f 7180 	mov.w	r1, #256	; 0x100
 800efd2:	484a      	ldr	r0, [pc, #296]	; (800f0fc <ChangeLED+0x174>)
 800efd4:	f002 fd88 	bl	8011ae8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_RESET);
 800efd8:	2200      	movs	r2, #0
 800efda:	f44f 7100 	mov.w	r1, #512	; 0x200
 800efde:	4848      	ldr	r0, [pc, #288]	; (800f100 <ChangeLED+0x178>)
 800efe0:	f002 fd82 	bl	8011ae8 <HAL_GPIO_WritePin>
		break;
 800efe4:	e085      	b.n	800f0f2 <ChangeLED+0x16a>
	case 1:
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_SET);
 800efe6:	2201      	movs	r2, #1
 800efe8:	f44f 7100 	mov.w	r1, #512	; 0x200
 800efec:	4843      	ldr	r0, [pc, #268]	; (800f0fc <ChangeLED+0x174>)
 800efee:	f002 fd7b 	bl	8011ae8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_RESET);
 800eff2:	2200      	movs	r2, #0
 800eff4:	f44f 7180 	mov.w	r1, #256	; 0x100
 800eff8:	4840      	ldr	r0, [pc, #256]	; (800f0fc <ChangeLED+0x174>)
 800effa:	f002 fd75 	bl	8011ae8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_RESET);
 800effe:	2200      	movs	r2, #0
 800f000:	f44f 7100 	mov.w	r1, #512	; 0x200
 800f004:	483e      	ldr	r0, [pc, #248]	; (800f100 <ChangeLED+0x178>)
 800f006:	f002 fd6f 	bl	8011ae8 <HAL_GPIO_WritePin>
		break;
 800f00a:	e072      	b.n	800f0f2 <ChangeLED+0x16a>
	case 2:
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_RESET);
 800f00c:	2200      	movs	r2, #0
 800f00e:	f44f 7100 	mov.w	r1, #512	; 0x200
 800f012:	483a      	ldr	r0, [pc, #232]	; (800f0fc <ChangeLED+0x174>)
 800f014:	f002 fd68 	bl	8011ae8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_SET);
 800f018:	2201      	movs	r2, #1
 800f01a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800f01e:	4837      	ldr	r0, [pc, #220]	; (800f0fc <ChangeLED+0x174>)
 800f020:	f002 fd62 	bl	8011ae8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_RESET);
 800f024:	2200      	movs	r2, #0
 800f026:	f44f 7100 	mov.w	r1, #512	; 0x200
 800f02a:	4835      	ldr	r0, [pc, #212]	; (800f100 <ChangeLED+0x178>)
 800f02c:	f002 fd5c 	bl	8011ae8 <HAL_GPIO_WritePin>

		break;
 800f030:	e05f      	b.n	800f0f2 <ChangeLED+0x16a>
	case 3:
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_SET);
 800f032:	2201      	movs	r2, #1
 800f034:	f44f 7100 	mov.w	r1, #512	; 0x200
 800f038:	4830      	ldr	r0, [pc, #192]	; (800f0fc <ChangeLED+0x174>)
 800f03a:	f002 fd55 	bl	8011ae8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_SET);
 800f03e:	2201      	movs	r2, #1
 800f040:	f44f 7180 	mov.w	r1, #256	; 0x100
 800f044:	482d      	ldr	r0, [pc, #180]	; (800f0fc <ChangeLED+0x174>)
 800f046:	f002 fd4f 	bl	8011ae8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_RESET);
 800f04a:	2200      	movs	r2, #0
 800f04c:	f44f 7100 	mov.w	r1, #512	; 0x200
 800f050:	482b      	ldr	r0, [pc, #172]	; (800f100 <ChangeLED+0x178>)
 800f052:	f002 fd49 	bl	8011ae8 <HAL_GPIO_WritePin>
		break;
 800f056:	e04c      	b.n	800f0f2 <ChangeLED+0x16a>
	case 4:
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_RESET);
 800f058:	2200      	movs	r2, #0
 800f05a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800f05e:	4827      	ldr	r0, [pc, #156]	; (800f0fc <ChangeLED+0x174>)
 800f060:	f002 fd42 	bl	8011ae8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_RESET);
 800f064:	2200      	movs	r2, #0
 800f066:	f44f 7180 	mov.w	r1, #256	; 0x100
 800f06a:	4824      	ldr	r0, [pc, #144]	; (800f0fc <ChangeLED+0x174>)
 800f06c:	f002 fd3c 	bl	8011ae8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_SET);
 800f070:	2201      	movs	r2, #1
 800f072:	f44f 7100 	mov.w	r1, #512	; 0x200
 800f076:	4822      	ldr	r0, [pc, #136]	; (800f100 <ChangeLED+0x178>)
 800f078:	f002 fd36 	bl	8011ae8 <HAL_GPIO_WritePin>
		break;
 800f07c:	e039      	b.n	800f0f2 <ChangeLED+0x16a>
	case 5:
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_SET);
 800f07e:	2201      	movs	r2, #1
 800f080:	f44f 7100 	mov.w	r1, #512	; 0x200
 800f084:	481d      	ldr	r0, [pc, #116]	; (800f0fc <ChangeLED+0x174>)
 800f086:	f002 fd2f 	bl	8011ae8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_RESET);
 800f08a:	2200      	movs	r2, #0
 800f08c:	f44f 7180 	mov.w	r1, #256	; 0x100
 800f090:	481a      	ldr	r0, [pc, #104]	; (800f0fc <ChangeLED+0x174>)
 800f092:	f002 fd29 	bl	8011ae8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_SET);
 800f096:	2201      	movs	r2, #1
 800f098:	f44f 7100 	mov.w	r1, #512	; 0x200
 800f09c:	4818      	ldr	r0, [pc, #96]	; (800f100 <ChangeLED+0x178>)
 800f09e:	f002 fd23 	bl	8011ae8 <HAL_GPIO_WritePin>
		break;
 800f0a2:	e026      	b.n	800f0f2 <ChangeLED+0x16a>
	case 6:
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_RESET);
 800f0a4:	2200      	movs	r2, #0
 800f0a6:	f44f 7100 	mov.w	r1, #512	; 0x200
 800f0aa:	4814      	ldr	r0, [pc, #80]	; (800f0fc <ChangeLED+0x174>)
 800f0ac:	f002 fd1c 	bl	8011ae8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_SET);
 800f0b0:	2201      	movs	r2, #1
 800f0b2:	f44f 7180 	mov.w	r1, #256	; 0x100
 800f0b6:	4811      	ldr	r0, [pc, #68]	; (800f0fc <ChangeLED+0x174>)
 800f0b8:	f002 fd16 	bl	8011ae8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_SET);
 800f0bc:	2201      	movs	r2, #1
 800f0be:	f44f 7100 	mov.w	r1, #512	; 0x200
 800f0c2:	480f      	ldr	r0, [pc, #60]	; (800f100 <ChangeLED+0x178>)
 800f0c4:	f002 fd10 	bl	8011ae8 <HAL_GPIO_WritePin>

		break;
 800f0c8:	e013      	b.n	800f0f2 <ChangeLED+0x16a>
	case 7:
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_SET);
 800f0ca:	2201      	movs	r2, #1
 800f0cc:	f44f 7100 	mov.w	r1, #512	; 0x200
 800f0d0:	480a      	ldr	r0, [pc, #40]	; (800f0fc <ChangeLED+0x174>)
 800f0d2:	f002 fd09 	bl	8011ae8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_SET);
 800f0d6:	2201      	movs	r2, #1
 800f0d8:	f44f 7180 	mov.w	r1, #256	; 0x100
 800f0dc:	4807      	ldr	r0, [pc, #28]	; (800f0fc <ChangeLED+0x174>)
 800f0de:	f002 fd03 	bl	8011ae8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_SET);
 800f0e2:	2201      	movs	r2, #1
 800f0e4:	f44f 7100 	mov.w	r1, #512	; 0x200
 800f0e8:	4805      	ldr	r0, [pc, #20]	; (800f100 <ChangeLED+0x178>)
 800f0ea:	f002 fcfd 	bl	8011ae8 <HAL_GPIO_WritePin>

		break;
 800f0ee:	e000      	b.n	800f0f2 <ChangeLED+0x16a>
	default: break;
 800f0f0:	bf00      	nop

	}
}
 800f0f2:	bf00      	nop
 800f0f4:	3708      	adds	r7, #8
 800f0f6:	46bd      	mov	sp, r7
 800f0f8:	bd80      	pop	{r7, pc}
 800f0fa:	bf00      	nop
 800f0fc:	40020800 	.word	0x40020800
 800f100:	40020400 	.word	0x40020400

0800f104 <Motor_PWM_Start>:

#include "Motor_Driver.h"


//HAL
void Motor_PWM_Start(){ // PWMCCR
 800f104:	b580      	push	{r7, lr}
 800f106:	af00      	add	r7, sp, #0
#if 1
  if (HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4) != HAL_OK)
 800f108:	210c      	movs	r1, #12
 800f10a:	4809      	ldr	r0, [pc, #36]	; (800f130 <Motor_PWM_Start+0x2c>)
 800f10c:	f004 f8d8 	bl	80132c0 <HAL_TIM_PWM_Start>
 800f110:	4603      	mov	r3, r0
 800f112:	2b00      	cmp	r3, #0
 800f114:	d001      	beq.n	800f11a <Motor_PWM_Start+0x16>
  {
	  Error_Handler();
 800f116:	f7fe ffd3 	bl	800e0c0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Start(&htim5, TIM_CHANNEL_2) != HAL_OK)
 800f11a:	2104      	movs	r1, #4
 800f11c:	4805      	ldr	r0, [pc, #20]	; (800f134 <Motor_PWM_Start+0x30>)
 800f11e:	f004 f8cf 	bl	80132c0 <HAL_TIM_PWM_Start>
 800f122:	4603      	mov	r3, r0
 800f124:	2b00      	cmp	r3, #0
 800f126:	d001      	beq.n	800f12c <Motor_PWM_Start+0x28>
  {
	  Error_Handler();
 800f128:	f7fe ffca 	bl	800e0c0 <Error_Handler>
  }
#endif
}
 800f12c:	bf00      	nop
 800f12e:	bd80      	pop	{r7, pc}
 800f130:	20000238 	.word	0x20000238
 800f134:	20000278 	.word	0x20000278

0800f138 <Motor_PWM_Stop>:

void Motor_PWM_Stop(){ // PWMCCR
 800f138:	b580      	push	{r7, lr}
 800f13a:	af00      	add	r7, sp, #0
#if 1
  if (HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_4) != HAL_OK)
 800f13c:	210c      	movs	r1, #12
 800f13e:	4809      	ldr	r0, [pc, #36]	; (800f164 <Motor_PWM_Stop+0x2c>)
 800f140:	f004 f8fc 	bl	801333c <HAL_TIM_PWM_Stop>
 800f144:	4603      	mov	r3, r0
 800f146:	2b00      	cmp	r3, #0
 800f148:	d001      	beq.n	800f14e <Motor_PWM_Stop+0x16>
  {
	  Error_Handler();
 800f14a:	f7fe ffb9 	bl	800e0c0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Stop(&htim5, TIM_CHANNEL_2) != HAL_OK)
 800f14e:	2104      	movs	r1, #4
 800f150:	4805      	ldr	r0, [pc, #20]	; (800f168 <Motor_PWM_Stop+0x30>)
 800f152:	f004 f8f3 	bl	801333c <HAL_TIM_PWM_Stop>
 800f156:	4603      	mov	r3, r0
 800f158:	2b00      	cmp	r3, #0
 800f15a:	d001      	beq.n	800f160 <Motor_PWM_Stop+0x28>
  {
	  Error_Handler();
 800f15c:	f7fe ffb0 	bl	800e0c0 <Error_Handler>
  }
#endif
}
 800f160:	bf00      	nop
 800f162:	bd80      	pop	{r7, pc}
 800f164:	20000238 	.word	0x20000238
 800f168:	20000278 	.word	0x20000278
 800f16c:	00000000 	.word	0x00000000

0800f170 <Motor_Switch>:
inline void Motor_Switch(int left, int right){
 800f170:	b580      	push	{r7, lr}
 800f172:	b082      	sub	sp, #8
 800f174:	af00      	add	r7, sp, #0
 800f176:	6078      	str	r0, [r7, #4]
 800f178:	6039      	str	r1, [r7, #0]
	if (left > 0 ){
 800f17a:	687b      	ldr	r3, [r7, #4]
 800f17c:	2b00      	cmp	r3, #0
 800f17e:	dd05      	ble.n	800f18c <Motor_Switch+0x1c>
		//to -
		HAL_GPIO_WritePin(GPIO_LEFT, GPIO_L_PIN_NUM, GPIO_PIN_SET); //A2SET:1
 800f180:	2201      	movs	r2, #1
 800f182:	2104      	movs	r1, #4
 800f184:	4828      	ldr	r0, [pc, #160]	; (800f228 <Motor_Switch+0xb8>)
 800f186:	f002 fcaf 	bl	8011ae8 <HAL_GPIO_WritePin>
 800f18a:	e00a      	b.n	800f1a2 <Motor_Switch+0x32>

	}
	else  if (left < 0){
 800f18c:	687b      	ldr	r3, [r7, #4]
 800f18e:	2b00      	cmp	r3, #0
 800f190:	da07      	bge.n	800f1a2 <Motor_Switch+0x32>
		//to +
		HAL_GPIO_WritePin(GPIO_LEFT, GPIO_L_PIN_NUM, GPIO_PIN_RESET); //A2,RESET:0
 800f192:	2200      	movs	r2, #0
 800f194:	2104      	movs	r1, #4
 800f196:	4824      	ldr	r0, [pc, #144]	; (800f228 <Motor_Switch+0xb8>)
 800f198:	f002 fca6 	bl	8011ae8 <HAL_GPIO_WritePin>
		left = -left;
 800f19c:	687b      	ldr	r3, [r7, #4]
 800f19e:	425b      	negs	r3, r3
 800f1a0:	607b      	str	r3, [r7, #4]
	}
	if (right > 0){
 800f1a2:	683b      	ldr	r3, [r7, #0]
 800f1a4:	2b00      	cmp	r3, #0
 800f1a6:	dd05      	ble.n	800f1b4 <Motor_Switch+0x44>
		//to -
		HAL_GPIO_WritePin(GPIO_RIGHT, GPIO_R_PIN_NUM, GPIO_PIN_RESET); //A0,RESET:0
 800f1a8:	2200      	movs	r2, #0
 800f1aa:	2101      	movs	r1, #1
 800f1ac:	481e      	ldr	r0, [pc, #120]	; (800f228 <Motor_Switch+0xb8>)
 800f1ae:	f002 fc9b 	bl	8011ae8 <HAL_GPIO_WritePin>
 800f1b2:	e00a      	b.n	800f1ca <Motor_Switch+0x5a>

	}

	else if (right < 0){
 800f1b4:	683b      	ldr	r3, [r7, #0]
 800f1b6:	2b00      	cmp	r3, #0
 800f1b8:	da07      	bge.n	800f1ca <Motor_Switch+0x5a>
	  	//to +
	  	HAL_GPIO_WritePin(GPIO_RIGHT, GPIO_R_PIN_NUM, GPIO_PIN_SET); //A0,SET:1
 800f1ba:	2201      	movs	r2, #1
 800f1bc:	2101      	movs	r1, #1
 800f1be:	481a      	ldr	r0, [pc, #104]	; (800f228 <Motor_Switch+0xb8>)
 800f1c0:	f002 fc92 	bl	8011ae8 <HAL_GPIO_WritePin>
	  	right = -right;
 800f1c4:	683b      	ldr	r3, [r7, #0]
 800f1c6:	425b      	negs	r3, r3
 800f1c8:	603b      	str	r3, [r7, #0]
	}

	//
	if(left > 4200*0.6) left = 4200*0.6;
 800f1ca:	6878      	ldr	r0, [r7, #4]
 800f1cc:	f7f9 f8e2 	bl	8008394 <__aeabi_i2d>
 800f1d0:	a313      	add	r3, pc, #76	; (adr r3, 800f220 <Motor_Switch+0xb0>)
 800f1d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f1d6:	f7f9 fbd7 	bl	8008988 <__aeabi_dcmpgt>
 800f1da:	4603      	mov	r3, r0
 800f1dc:	2b00      	cmp	r3, #0
 800f1de:	d002      	beq.n	800f1e6 <Motor_Switch+0x76>
 800f1e0:	f640 13d8 	movw	r3, #2520	; 0x9d8
 800f1e4:	607b      	str	r3, [r7, #4]
	if(right > 4200*0.6) right = 4200*0.6;
 800f1e6:	6838      	ldr	r0, [r7, #0]
 800f1e8:	f7f9 f8d4 	bl	8008394 <__aeabi_i2d>
 800f1ec:	a30c      	add	r3, pc, #48	; (adr r3, 800f220 <Motor_Switch+0xb0>)
 800f1ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f1f2:	f7f9 fbc9 	bl	8008988 <__aeabi_dcmpgt>
 800f1f6:	4603      	mov	r3, r0
 800f1f8:	2b00      	cmp	r3, #0
 800f1fa:	d002      	beq.n	800f202 <Motor_Switch+0x92>
 800f1fc:	f640 13d8 	movw	r3, #2520	; 0x9d8
 800f200:	603b      	str	r3, [r7, #0]


	  __HAL_TIM_SET_COMPARE(&htim5, TIM_CHANNEL_2, right); //tim5ch2
 800f202:	4b0a      	ldr	r3, [pc, #40]	; (800f22c <Motor_Switch+0xbc>)
 800f204:	681b      	ldr	r3, [r3, #0]
 800f206:	683a      	ldr	r2, [r7, #0]
 800f208:	639a      	str	r2, [r3, #56]	; 0x38
	  __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_4, left); //tim2ch4
 800f20a:	4b09      	ldr	r3, [pc, #36]	; (800f230 <Motor_Switch+0xc0>)
 800f20c:	681b      	ldr	r3, [r3, #0]
 800f20e:	687a      	ldr	r2, [r7, #4]
 800f210:	641a      	str	r2, [r3, #64]	; 0x40
}
 800f212:	bf00      	nop
 800f214:	3708      	adds	r7, #8
 800f216:	46bd      	mov	sp, r7
 800f218:	bd80      	pop	{r7, pc}
 800f21a:	bf00      	nop
 800f21c:	f3af 8000 	nop.w
 800f220:	00000000 	.word	0x00000000
 800f224:	40a3b000 	.word	0x40a3b000
 800f228:	40020000 	.word	0x40020000
 800f22c:	20000278 	.word	0x20000278
 800f230:	20000238 	.word	0x20000238

0800f234 <InitPulse>:
// : ()
// : 
// : 
//-------------------------//
void InitPulse(int *timer_counter, int initial_pulse)
{
 800f234:	b480      	push	{r7}
 800f236:	b083      	sub	sp, #12
 800f238:	af00      	add	r7, sp, #0
 800f23a:	6078      	str	r0, [r7, #4]
 800f23c:	6039      	str	r1, [r7, #0]
	* timer_counter = initial_pulse;
 800f23e:	687b      	ldr	r3, [r7, #4]
 800f240:	683a      	ldr	r2, [r7, #0]
 800f242:	601a      	str	r2, [r3, #0]
	//printf("timer_counter : %d\r\n", *timer_counter);
}
 800f244:	bf00      	nop
 800f246:	370c      	adds	r7, #12
 800f248:	46bd      	mov	sp, r7
 800f24a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f24e:	4770      	bx	lr

0800f250 <GetWallDataAverage>:
// : 2n
// : n adc 0~
// : 
//-------------------------//
float GetWallDataAverage(int average_of_n_times, int adc_data, int receiver_num)
{
 800f250:	b480      	push	{r7}
 800f252:	b087      	sub	sp, #28
 800f254:	af00      	add	r7, sp, #0
 800f256:	60f8      	str	r0, [r7, #12]
 800f258:	60b9      	str	r1, [r7, #8]
 800f25a:	607a      	str	r2, [r7, #4]
	static int count[4] = {0}, last[4]={0}, integrate[4]={0};
	int raw, error;
	static float average[4]={0};

	raw = adc_data;
 800f25c:	68bb      	ldr	r3, [r7, #8]
 800f25e:	617b      	str	r3, [r7, #20]
	error = abs( last[receiver_num] - raw );
 800f260:	4a2c      	ldr	r2, [pc, #176]	; (800f314 <GetWallDataAverage+0xc4>)
 800f262:	687b      	ldr	r3, [r7, #4]
 800f264:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800f268:	697b      	ldr	r3, [r7, #20]
 800f26a:	1ad3      	subs	r3, r2, r3
 800f26c:	2b00      	cmp	r3, #0
 800f26e:	bfb8      	it	lt
 800f270:	425b      	neglt	r3, r3
 800f272:	613b      	str	r3, [r7, #16]
	last[receiver_num] = raw;
 800f274:	4927      	ldr	r1, [pc, #156]	; (800f314 <GetWallDataAverage+0xc4>)
 800f276:	687b      	ldr	r3, [r7, #4]
 800f278:	697a      	ldr	r2, [r7, #20]
 800f27a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	integrate[receiver_num] += error;
 800f27e:	4a26      	ldr	r2, [pc, #152]	; (800f318 <GetWallDataAverage+0xc8>)
 800f280:	687b      	ldr	r3, [r7, #4]
 800f282:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800f286:	693b      	ldr	r3, [r7, #16]
 800f288:	441a      	add	r2, r3
 800f28a:	4923      	ldr	r1, [pc, #140]	; (800f318 <GetWallDataAverage+0xc8>)
 800f28c:	687b      	ldr	r3, [r7, #4]
 800f28e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	count[receiver_num]++;
 800f292:	4a22      	ldr	r2, [pc, #136]	; (800f31c <GetWallDataAverage+0xcc>)
 800f294:	687b      	ldr	r3, [r7, #4]
 800f296:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800f29a:	1c5a      	adds	r2, r3, #1
 800f29c:	491f      	ldr	r1, [pc, #124]	; (800f31c <GetWallDataAverage+0xcc>)
 800f29e:	687b      	ldr	r3, [r7, #4]
 800f2a0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	if(count[receiver_num] == average_of_n_times)
 800f2a4:	4a1d      	ldr	r2, [pc, #116]	; (800f31c <GetWallDataAverage+0xcc>)
 800f2a6:	687b      	ldr	r3, [r7, #4]
 800f2a8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800f2ac:	68fa      	ldr	r2, [r7, #12]
 800f2ae:	429a      	cmp	r2, r3
 800f2b0:	d121      	bne.n	800f2f6 <GetWallDataAverage+0xa6>
	{
		average[receiver_num] = (float)integrate[receiver_num] / count[receiver_num];
 800f2b2:	4a19      	ldr	r2, [pc, #100]	; (800f318 <GetWallDataAverage+0xc8>)
 800f2b4:	687b      	ldr	r3, [r7, #4]
 800f2b6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800f2ba:	ee07 3a90 	vmov	s15, r3
 800f2be:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800f2c2:	4a16      	ldr	r2, [pc, #88]	; (800f31c <GetWallDataAverage+0xcc>)
 800f2c4:	687b      	ldr	r3, [r7, #4]
 800f2c6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800f2ca:	ee07 3a90 	vmov	s15, r3
 800f2ce:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800f2d2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800f2d6:	4a12      	ldr	r2, [pc, #72]	; (800f320 <GetWallDataAverage+0xd0>)
 800f2d8:	687b      	ldr	r3, [r7, #4]
 800f2da:	009b      	lsls	r3, r3, #2
 800f2dc:	4413      	add	r3, r2
 800f2de:	edc3 7a00 	vstr	s15, [r3]
		integrate[receiver_num] = 0;
 800f2e2:	4a0d      	ldr	r2, [pc, #52]	; (800f318 <GetWallDataAverage+0xc8>)
 800f2e4:	687b      	ldr	r3, [r7, #4]
 800f2e6:	2100      	movs	r1, #0
 800f2e8:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		count[receiver_num] = 0;
 800f2ec:	4a0b      	ldr	r2, [pc, #44]	; (800f31c <GetWallDataAverage+0xcc>)
 800f2ee:	687b      	ldr	r3, [r7, #4]
 800f2f0:	2100      	movs	r1, #0
 800f2f2:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	}
	return average[receiver_num];
 800f2f6:	4a0a      	ldr	r2, [pc, #40]	; (800f320 <GetWallDataAverage+0xd0>)
 800f2f8:	687b      	ldr	r3, [r7, #4]
 800f2fa:	009b      	lsls	r3, r3, #2
 800f2fc:	4413      	add	r3, r2
 800f2fe:	681b      	ldr	r3, [r3, #0]
 800f300:	ee07 3a90 	vmov	s15, r3
}
 800f304:	eeb0 0a67 	vmov.f32	s0, s15
 800f308:	371c      	adds	r7, #28
 800f30a:	46bd      	mov	sp, r7
 800f30c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f310:	4770      	bx	lr
 800f312:	bf00      	nop
 800f314:	200002d4 	.word	0x200002d4
 800f318:	200002e4 	.word	0x200002e4
 800f31c:	200002f4 	.word	0x200002f4
 800f320:	20000304 	.word	0x20000304

0800f324 <ADCToBatteryVoltage>:
// : adc
// : adc
// : 
//-------------------------//
float ADCToBatteryVoltage(int adc_data, float split, float pin_v_max, float adc_resolution)	//adc
{
 800f324:	b480      	push	{r7}
 800f326:	b087      	sub	sp, #28
 800f328:	af00      	add	r7, sp, #0
 800f32a:	60f8      	str	r0, [r7, #12]
 800f32c:	ed87 0a02 	vstr	s0, [r7, #8]
 800f330:	edc7 0a01 	vstr	s1, [r7, #4]
 800f334:	ed87 1a00 	vstr	s2, [r7]
	float battery_voltage = 0;
 800f338:	f04f 0300 	mov.w	r3, #0
 800f33c:	617b      	str	r3, [r7, #20]
	battery_voltage =  adc_data * split* pin_v_max / adc_resolution;//V_SPLIT_NUM * PIN_V_MAX / ADC_RESOLUTION;	//
 800f33e:	68fb      	ldr	r3, [r7, #12]
 800f340:	ee07 3a90 	vmov	s15, r3
 800f344:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800f348:	edd7 7a02 	vldr	s15, [r7, #8]
 800f34c:	ee27 7a27 	vmul.f32	s14, s14, s15
 800f350:	edd7 7a01 	vldr	s15, [r7, #4]
 800f354:	ee67 6a27 	vmul.f32	s13, s14, s15
 800f358:	ed97 7a00 	vldr	s14, [r7]
 800f35c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800f360:	edc7 7a05 	vstr	s15, [r7, #20]
	return battery_voltage;
 800f364:	697b      	ldr	r3, [r7, #20]
 800f366:	ee07 3a90 	vmov	s15, r3
}
 800f36a:	eeb0 0a67 	vmov.f32	s0, s15
 800f36e:	371c      	adds	r7, #28
 800f370:	46bd      	mov	sp, r7
 800f372:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f376:	4770      	bx	lr

0800f378 <IntegerPower>:
// : 
// : 
//-------------------------//

int IntegerPower(int integer, int exponential)
{
 800f378:	b480      	push	{r7}
 800f37a:	b085      	sub	sp, #20
 800f37c:	af00      	add	r7, sp, #0
 800f37e:	6078      	str	r0, [r7, #4]
 800f380:	6039      	str	r1, [r7, #0]
	int pattern_num = 1;
 800f382:	2301      	movs	r3, #1
 800f384:	60fb      	str	r3, [r7, #12]
	for(int i=0; i < exponential ; i++)
 800f386:	2300      	movs	r3, #0
 800f388:	60bb      	str	r3, [r7, #8]
 800f38a:	e007      	b.n	800f39c <IntegerPower+0x24>
	{
		pattern_num *= integer;
 800f38c:	68fb      	ldr	r3, [r7, #12]
 800f38e:	687a      	ldr	r2, [r7, #4]
 800f390:	fb02 f303 	mul.w	r3, r2, r3
 800f394:	60fb      	str	r3, [r7, #12]
	for(int i=0; i < exponential ; i++)
 800f396:	68bb      	ldr	r3, [r7, #8]
 800f398:	3301      	adds	r3, #1
 800f39a:	60bb      	str	r3, [r7, #8]
 800f39c:	68ba      	ldr	r2, [r7, #8]
 800f39e:	683b      	ldr	r3, [r7, #0]
 800f3a0:	429a      	cmp	r2, r3
 800f3a2:	dbf3      	blt.n	800f38c <IntegerPower+0x14>
	}
	return pattern_num;
 800f3a4:	68fb      	ldr	r3, [r7, #12]
}
 800f3a6:	4618      	mov	r0, r3
 800f3a8:	3714      	adds	r7, #20
 800f3aa:	46bd      	mov	sp, r7
 800f3ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f3b0:	4770      	bx	lr

0800f3b2 <GetBatteryLevel>:
// : 
//-------------------------//

//
int GetBatteryLevel(float current_voltage, float battery_min, float battery_max, int level_num)	//
{
 800f3b2:	b480      	push	{r7}
 800f3b4:	b08b      	sub	sp, #44	; 0x2c
 800f3b6:	af00      	add	r7, sp, #0
 800f3b8:	ed87 0a03 	vstr	s0, [r7, #12]
 800f3bc:	edc7 0a02 	vstr	s1, [r7, #8]
 800f3c0:	ed87 1a01 	vstr	s2, [r7, #4]
 800f3c4:	6038      	str	r0, [r7, #0]
	float current_percentage = current_voltage / battery_max;
 800f3c6:	edd7 6a03 	vldr	s13, [r7, #12]
 800f3ca:	ed97 7a01 	vldr	s14, [r7, #4]
 800f3ce:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800f3d2:	edc7 7a07 	vstr	s15, [r7, #28]
	float lowest_percentage =  battery_min / battery_max;
 800f3d6:	edd7 6a02 	vldr	s13, [r7, #8]
 800f3da:	ed97 7a01 	vldr	s14, [r7, #4]
 800f3de:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800f3e2:	edc7 7a06 	vstr	s15, [r7, #24]

	float percentage_per_pattern = (1 - lowest_percentage) / (float) level_num;
 800f3e6:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800f3ea:	edd7 7a06 	vldr	s15, [r7, #24]
 800f3ee:	ee77 6a67 	vsub.f32	s13, s14, s15
 800f3f2:	683b      	ldr	r3, [r7, #0]
 800f3f4:	ee07 3a90 	vmov	s15, r3
 800f3f8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800f3fc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800f400:	edc7 7a05 	vstr	s15, [r7, #20]

	int pattern = 0;
 800f404:	2300      	movs	r3, #0
 800f406:	627b      	str	r3, [r7, #36]	; 0x24
	for(int i=0; i < level_num; i++)
 800f408:	2300      	movs	r3, #0
 800f40a:	623b      	str	r3, [r7, #32]
 800f40c:	e018      	b.n	800f440 <GetBatteryLevel+0x8e>
	{
		if( ( lowest_percentage + (percentage_per_pattern* i) )  <= current_percentage )
 800f40e:	6a3b      	ldr	r3, [r7, #32]
 800f410:	ee07 3a90 	vmov	s15, r3
 800f414:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800f418:	edd7 7a05 	vldr	s15, [r7, #20]
 800f41c:	ee27 7a27 	vmul.f32	s14, s14, s15
 800f420:	edd7 7a06 	vldr	s15, [r7, #24]
 800f424:	ee77 7a27 	vadd.f32	s15, s14, s15
 800f428:	ed97 7a07 	vldr	s14, [r7, #28]
 800f42c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800f430:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f434:	db01      	blt.n	800f43a <GetBatteryLevel+0x88>
		{
			pattern = i;
 800f436:	6a3b      	ldr	r3, [r7, #32]
 800f438:	627b      	str	r3, [r7, #36]	; 0x24
	for(int i=0; i < level_num; i++)
 800f43a:	6a3b      	ldr	r3, [r7, #32]
 800f43c:	3301      	adds	r3, #1
 800f43e:	623b      	str	r3, [r7, #32]
 800f440:	6a3a      	ldr	r2, [r7, #32]
 800f442:	683b      	ldr	r3, [r7, #0]
 800f444:	429a      	cmp	r2, r3
 800f446:	dbe2      	blt.n	800f40e <GetBatteryLevel+0x5c>
		}
	}
	return pattern;
 800f448:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800f44a:	4618      	mov	r0, r3
 800f44c:	372c      	adds	r7, #44	; 0x2c
 800f44e:	46bd      	mov	sp, r7
 800f450:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f454:	4770      	bx	lr
	...

0800f458 <Buffering>:
//{
//	Photo[SL];
//	FLASH_Write_Word_F(address, data);
//}
void Buffering()
{
 800f458:	b580      	push	{r7, lr}
 800f45a:	af00      	add	r7, sp, #0
	  setbuf(stdout,NULL);
 800f45c:	4b07      	ldr	r3, [pc, #28]	; (800f47c <Buffering+0x24>)
 800f45e:	681b      	ldr	r3, [r3, #0]
 800f460:	689b      	ldr	r3, [r3, #8]
 800f462:	2100      	movs	r1, #0
 800f464:	4618      	mov	r0, r3
 800f466:	f006 fd6d 	bl	8015f44 <setbuf>
	  setbuf(stdin,NULL);
 800f46a:	4b04      	ldr	r3, [pc, #16]	; (800f47c <Buffering+0x24>)
 800f46c:	681b      	ldr	r3, [r3, #0]
 800f46e:	685b      	ldr	r3, [r3, #4]
 800f470:	2100      	movs	r1, #0
 800f472:	4618      	mov	r0, r3
 800f474:	f006 fd66 	bl	8015f44 <setbuf>
}
 800f478:	bf00      	nop
 800f47a:	bd80      	pop	{r7, pc}
 800f47c:	20000028 	.word	0x20000028

0800f480 <Copy_Gain>:
void Copy_Gain()
{
 800f480:	b580      	push	{r7, lr}
 800f482:	b092      	sub	sp, #72	; 0x48
 800f484:	af00      	add	r7, sp, #0
	//
	//
	//printf("\r\n\r\n");

	uint32_t address = start_adress_sector9;
 800f486:	4b2c      	ldr	r3, [pc, #176]	; (800f538 <Copy_Gain+0xb8>)
 800f488:	681b      	ldr	r3, [r3, #0]
 800f48a:	647b      	str	r3, [r7, #68]	; 0x44
	float data[16]={0};
 800f48c:	463b      	mov	r3, r7
 800f48e:	2240      	movs	r2, #64	; 0x40
 800f490:	2100      	movs	r1, #0
 800f492:	4618      	mov	r0, r3
 800f494:	f005 fe7b 	bl	801518e <memset>
	data[0] = Pid[L_VELO_PID].KP;
 800f498:	4b28      	ldr	r3, [pc, #160]	; (800f53c <Copy_Gain+0xbc>)
 800f49a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800f49e:	603b      	str	r3, [r7, #0]
	data[1] = Pid[L_VELO_PID].KI;
 800f4a0:	4b26      	ldr	r3, [pc, #152]	; (800f53c <Copy_Gain+0xbc>)
 800f4a2:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800f4a6:	607b      	str	r3, [r7, #4]
	data[2] = Pid[L_VELO_PID].KD;
 800f4a8:	4b24      	ldr	r3, [pc, #144]	; (800f53c <Copy_Gain+0xbc>)
 800f4aa:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 800f4ae:	60bb      	str	r3, [r7, #8]

	data[3] = Pid[A_VELO_PID].KP;
 800f4b0:	4b22      	ldr	r3, [pc, #136]	; (800f53c <Copy_Gain+0xbc>)
 800f4b2:	681b      	ldr	r3, [r3, #0]
 800f4b4:	60fb      	str	r3, [r7, #12]
	data[4] = Pid[A_VELO_PID].KI;
 800f4b6:	4b21      	ldr	r3, [pc, #132]	; (800f53c <Copy_Gain+0xbc>)
 800f4b8:	685b      	ldr	r3, [r3, #4]
 800f4ba:	613b      	str	r3, [r7, #16]
	data[5] = Pid[A_VELO_PID].KD;
 800f4bc:	4b1f      	ldr	r3, [pc, #124]	; (800f53c <Copy_Gain+0xbc>)
 800f4be:	689b      	ldr	r3, [r3, #8]
 800f4c0:	617b      	str	r3, [r7, #20]

	data[6] = Pid[L_WALL_PID].KP;
 800f4c2:	4b1e      	ldr	r3, [pc, #120]	; (800f53c <Copy_Gain+0xbc>)
 800f4c4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800f4c6:	61bb      	str	r3, [r7, #24]
	data[7] = Pid[L_WALL_PID].KI;
 800f4c8:	4b1c      	ldr	r3, [pc, #112]	; (800f53c <Copy_Gain+0xbc>)
 800f4ca:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800f4cc:	61fb      	str	r3, [r7, #28]
	data[8] = Pid[L_WALL_PID].KD;
 800f4ce:	4b1b      	ldr	r3, [pc, #108]	; (800f53c <Copy_Gain+0xbc>)
 800f4d0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800f4d2:	623b      	str	r3, [r7, #32]

	data[9] = Pid[R_WALL_PID].KP;
 800f4d4:	4b19      	ldr	r3, [pc, #100]	; (800f53c <Copy_Gain+0xbc>)
 800f4d6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800f4da:	627b      	str	r3, [r7, #36]	; 0x24
	data[10] = Pid[R_WALL_PID].KI;
 800f4dc:	4b17      	ldr	r3, [pc, #92]	; (800f53c <Copy_Gain+0xbc>)
 800f4de:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800f4e2:	62bb      	str	r3, [r7, #40]	; 0x28
	data[11] = Pid[R_WALL_PID].KD;
 800f4e4:	4b15      	ldr	r3, [pc, #84]	; (800f53c <Copy_Gain+0xbc>)
 800f4e6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800f4ea:	62fb      	str	r3, [r7, #44]	; 0x2c

	data[12] = Pid[D_WALL_PID].KP;
 800f4ec:	4b13      	ldr	r3, [pc, #76]	; (800f53c <Copy_Gain+0xbc>)
 800f4ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f4f0:	633b      	str	r3, [r7, #48]	; 0x30
	data[13] = Pid[D_WALL_PID].KI;
 800f4f2:	4b12      	ldr	r3, [pc, #72]	; (800f53c <Copy_Gain+0xbc>)
 800f4f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800f4f6:	637b      	str	r3, [r7, #52]	; 0x34
	data[14] = Pid[D_WALL_PID].KD;
 800f4f8:	4b10      	ldr	r3, [pc, #64]	; (800f53c <Copy_Gain+0xbc>)
 800f4fa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f4fc:	63bb      	str	r3, [r7, #56]	; 0x38
	for(int i=0; i < 15; i++)
 800f4fe:	2300      	movs	r3, #0
 800f500:	643b      	str	r3, [r7, #64]	; 0x40
 800f502:	e012      	b.n	800f52a <Copy_Gain+0xaa>
	{

		FLASH_Write_Word_F( address, data[i]);
 800f504:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800f506:	009b      	lsls	r3, r3, #2
 800f508:	f107 0248 	add.w	r2, r7, #72	; 0x48
 800f50c:	4413      	add	r3, r2
 800f50e:	3b48      	subs	r3, #72	; 0x48
 800f510:	edd3 7a00 	vldr	s15, [r3]
 800f514:	eeb0 0a67 	vmov.f32	s0, s15
 800f518:	6c78      	ldr	r0, [r7, #68]	; 0x44
 800f51a:	f7ff fafd 	bl	800eb18 <FLASH_Write_Word_F>
		address += 0x04;
 800f51e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f520:	3304      	adds	r3, #4
 800f522:	647b      	str	r3, [r7, #68]	; 0x44
	for(int i=0; i < 15; i++)
 800f524:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800f526:	3301      	adds	r3, #1
 800f528:	643b      	str	r3, [r7, #64]	; 0x40
 800f52a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800f52c:	2b0e      	cmp	r3, #14
 800f52e:	dde9      	ble.n	800f504 <Copy_Gain+0x84>

	//printf("\r\n\r\n");
	//Copy_Gain
	//Flash_clear_sector9();

}
 800f530:	bf00      	nop
 800f532:	3748      	adds	r7, #72	; 0x48
 800f534:	46bd      	mov	sp, r7
 800f536:	bd80      	pop	{r7, pc}
 800f538:	0801a480 	.word	0x0801a480
 800f53c:	20000314 	.word	0x20000314

0800f540 <Load_Gain>:
void Load_Gain()
{
 800f540:	b590      	push	{r4, r7, lr}
 800f542:	b095      	sub	sp, #84	; 0x54
 800f544:	af00      	add	r7, sp, #0
	//
	//
	//Flash_load_sector9();

	//
	uint32_t address = start_adress_sector9;//
 800f546:	4b59      	ldr	r3, [pc, #356]	; (800f6ac <Load_Gain+0x16c>)
 800f548:	681b      	ldr	r3, [r3, #0]
 800f54a:	64fb      	str	r3, [r7, #76]	; 0x4c
	float data[16]={0};//1
 800f54c:	463b      	mov	r3, r7
 800f54e:	2240      	movs	r2, #64	; 0x40
 800f550:	2100      	movs	r1, #0
 800f552:	4618      	mov	r0, r3
 800f554:	f005 fe1b 	bl	801518e <memset>

	//
	int judge;
	uint8_t j=0;
 800f558:	2300      	movs	r3, #0
 800f55a:	f887 304b 	strb.w	r3, [r7, #75]	; 0x4b
	for(int i=0; i < 15; i++)
 800f55e:	2300      	movs	r3, #0
 800f560:	647b      	str	r3, [r7, #68]	; 0x44
 800f562:	e038      	b.n	800f5d6 <Load_Gain+0x96>
	{
		FLASH_Read_Word_F( address, &data[i]);//
 800f564:	463a      	mov	r2, r7
 800f566:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f568:	009b      	lsls	r3, r3, #2
 800f56a:	4413      	add	r3, r2
 800f56c:	4619      	mov	r1, r3
 800f56e:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 800f570:	f7ff fafc 	bl	800eb6c <FLASH_Read_Word_F>
		address += 0x04;
 800f574:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800f576:	3304      	adds	r3, #4
 800f578:	64fb      	str	r3, [r7, #76]	; 0x4c
		printf("%d, %f\r\n",i,data[i]);
 800f57a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f57c:	009b      	lsls	r3, r3, #2
 800f57e:	f107 0250 	add.w	r2, r7, #80	; 0x50
 800f582:	4413      	add	r3, r2
 800f584:	3b50      	subs	r3, #80	; 0x50
 800f586:	681b      	ldr	r3, [r3, #0]
 800f588:	4618      	mov	r0, r3
 800f58a:	f7f8 ff15 	bl	80083b8 <__aeabi_f2d>
 800f58e:	4603      	mov	r3, r0
 800f590:	460c      	mov	r4, r1
 800f592:	461a      	mov	r2, r3
 800f594:	4623      	mov	r3, r4
 800f596:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800f598:	4845      	ldr	r0, [pc, #276]	; (800f6b0 <Load_Gain+0x170>)
 800f59a:	f006 fc3f 	bl	8015e1c <iprintf>
		//work_ram[]
		judge = isnanf(data[i]);
 800f59e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f5a0:	009b      	lsls	r3, r3, #2
 800f5a2:	f107 0250 	add.w	r2, r7, #80	; 0x50
 800f5a6:	4413      	add	r3, r2
 800f5a8:	3b50      	subs	r3, #80	; 0x50
 800f5aa:	edd3 7a00 	vldr	s15, [r3]
 800f5ae:	eef4 7a67 	vcmp.f32	s15, s15
 800f5b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f5b6:	bf6c      	ite	vs
 800f5b8:	2301      	movvs	r3, #1
 800f5ba:	2300      	movvc	r3, #0
 800f5bc:	b2db      	uxtb	r3, r3
 800f5be:	643b      	str	r3, [r7, #64]	; 0x40
		if(judge != 0)
 800f5c0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800f5c2:	2b00      	cmp	r3, #0
 800f5c4:	d004      	beq.n	800f5d0 <Load_Gain+0x90>
		{
			j++;
 800f5c6:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 800f5ca:	3301      	adds	r3, #1
 800f5cc:	f887 304b 	strb.w	r3, [r7, #75]	; 0x4b
	for(int i=0; i < 15; i++)
 800f5d0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f5d2:	3301      	adds	r3, #1
 800f5d4:	647b      	str	r3, [r7, #68]	; 0x44
 800f5d6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f5d8:	2b0e      	cmp	r3, #14
 800f5da:	ddc3      	ble.n	800f564 <Load_Gain+0x24>


	}
	//flash0
	//
	printf("%d\r\n",j);
 800f5dc:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 800f5e0:	4619      	mov	r1, r3
 800f5e2:	4834      	ldr	r0, [pc, #208]	; (800f6b4 <Load_Gain+0x174>)
 800f5e4:	f006 fc1a 	bl	8015e1c <iprintf>
		if(j == 15)//nan0
 800f5e8:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 800f5ec:	2b0f      	cmp	r3, #15
 800f5ee:	d059      	beq.n	800f6a4 <Load_Gain+0x164>
//			Pid[A_VELO_PID].KD = data[5];
//
//			Pid[L_WALL_PID].KP = data[6];
//			Pid[L_WALL_PID].KI = data[7];
//			Pid[L_WALL_PID].KD = data[8];
			PIDSetGain(L_VELO_PID, data[0], data[1], data[2]);
 800f5f0:	edd7 7a00 	vldr	s15, [r7]
 800f5f4:	ed97 7a01 	vldr	s14, [r7, #4]
 800f5f8:	edd7 6a02 	vldr	s13, [r7, #8]
 800f5fc:	eeb0 1a66 	vmov.f32	s2, s13
 800f600:	eef0 0a47 	vmov.f32	s1, s14
 800f604:	eeb0 0a67 	vmov.f32	s0, s15
 800f608:	2004      	movs	r0, #4
 800f60a:	f000 fa29 	bl	800fa60 <PIDSetGain>
			PIDSetGain(R_VELO_PID, data[0], data[1], data[2]);
 800f60e:	edd7 7a00 	vldr	s15, [r7]
 800f612:	ed97 7a01 	vldr	s14, [r7, #4]
 800f616:	edd7 6a02 	vldr	s13, [r7, #8]
 800f61a:	eeb0 1a66 	vmov.f32	s2, s13
 800f61e:	eef0 0a47 	vmov.f32	s1, s14
 800f622:	eeb0 0a67 	vmov.f32	s0, s15
 800f626:	2005      	movs	r0, #5
 800f628:	f000 fa1a 	bl	800fa60 <PIDSetGain>
			//PIDSetGain(R_VELO_PID, data[0], data[1], data[2]);
			//PIDSetGain(B_VELO, 1.1941, 33.5232, 0.0059922);
			//28.6379,340.0855,0.21289);//17.4394, 321.233, 0.12492);
			PIDSetGain(A_VELO_PID, data[3], data[4], data[5]);//28.6379,340.0855,0.21289);//17.4394, 321.233, 0.12492);
 800f62c:	edd7 7a03 	vldr	s15, [r7, #12]
 800f630:	ed97 7a04 	vldr	s14, [r7, #16]
 800f634:	edd7 6a05 	vldr	s13, [r7, #20]
 800f638:	eeb0 1a66 	vmov.f32	s2, s13
 800f63c:	eef0 0a47 	vmov.f32	s1, s14
 800f640:	eeb0 0a67 	vmov.f32	s0, s15
 800f644:	2000      	movs	r0, #0
 800f646:	f000 fa0b 	bl	800fa60 <PIDSetGain>
			//I=
			//D= 
			//PIDSetGain(D_WALL_PID, data[0], data[1], data[2]);
			PIDSetGain(L_WALL_PID, data[6], data[7], data[8]);
 800f64a:	edd7 7a06 	vldr	s15, [r7, #24]
 800f64e:	ed97 7a07 	vldr	s14, [r7, #28]
 800f652:	edd7 6a08 	vldr	s13, [r7, #32]
 800f656:	eeb0 1a66 	vmov.f32	s2, s13
 800f65a:	eef0 0a47 	vmov.f32	s1, s14
 800f65e:	eeb0 0a67 	vmov.f32	s0, s15
 800f662:	2002      	movs	r0, #2
 800f664:	f000 f9fc 	bl	800fa60 <PIDSetGain>
			PIDSetGain(R_WALL_PID, data[9], data[10], data[11]);
 800f668:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 800f66c:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 800f670:	edd7 6a0b 	vldr	s13, [r7, #44]	; 0x2c
 800f674:	eeb0 1a66 	vmov.f32	s2, s13
 800f678:	eef0 0a47 	vmov.f32	s1, s14
 800f67c:	eeb0 0a67 	vmov.f32	s0, s15
 800f680:	2003      	movs	r0, #3
 800f682:	f000 f9ed 	bl	800fa60 <PIDSetGain>
			PIDSetGain(D_WALL_PID, data[12], data[13], data[14]);
 800f686:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 800f68a:	ed97 7a0d 	vldr	s14, [r7, #52]	; 0x34
 800f68e:	edd7 6a0e 	vldr	s13, [r7, #56]	; 0x38
 800f692:	eeb0 1a66 	vmov.f32	s2, s13
 800f696:	eef0 0a47 	vmov.f32	s1, s14
 800f69a:	eeb0 0a67 	vmov.f32	s0, s15
 800f69e:	2001      	movs	r0, #1
 800f6a0:	f000 f9de 	bl	800fa60 <PIDSetGain>
			//PIDSetGain(R_WALL_PID, data[0], data[1], data[2]);
		}

}
 800f6a4:	bf00      	nop
 800f6a6:	3754      	adds	r7, #84	; 0x54
 800f6a8:	46bd      	mov	sp, r7
 800f6aa:	bd90      	pop	{r4, r7, pc}
 800f6ac:	0801a480 	.word	0x0801a480
 800f6b0:	0801a304 	.word	0x0801a304
 800f6b4:	0801a310 	.word	0x0801a310

0800f6b8 <Change_Gain>:
void Change_Gain()
{
 800f6b8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800f6bc:	b086      	sub	sp, #24
 800f6be:	af04      	add	r7, sp, #16
	//

	HAL_TIM_Base_Stop_IT(&htim1);
 800f6c0:	48af      	ldr	r0, [pc, #700]	; (800f980 <Change_Gain+0x2c8>)
 800f6c2:	f003 fc48 	bl	8012f56 <HAL_TIM_Base_Stop_IT>
	HAL_TIM_Base_Stop_IT(&htim8);
 800f6c6:	48af      	ldr	r0, [pc, #700]	; (800f984 <Change_Gain+0x2cc>)
 800f6c8:	f003 fc45 	bl	8012f56 <HAL_TIM_Base_Stop_IT>
	Motor_PWM_Stop();
 800f6cc:	f7ff fd34 	bl	800f138 <Motor_PWM_Stop>
	EmitterOFF();
 800f6d0:	f7ff fc4c 	bl	800ef6c <EmitterOFF>
//	ADCStart();
//	printf("start\r\n");
	//ADCStop();//
	HAL_Delay(200);
 800f6d4:	20c8      	movs	r0, #200	; 0xc8
 800f6d6:	f000 fd33 	bl	8010140 <HAL_Delay>

	//
	char change_mode='0';
 800f6da:	2330      	movs	r3, #48	; 0x30
 800f6dc:	71fb      	strb	r3, [r7, #7]
	char pid = '0';
 800f6de:	2330      	movs	r3, #48	; 0x30
 800f6e0:	71bb      	strb	r3, [r7, #6]
	char nl;

	while(1)
	{
		//float a = Pid[2].KP;
		printf("PID\r\n");
 800f6e2:	48a9      	ldr	r0, [pc, #676]	; (800f988 <Change_Gain+0x2d0>)
 800f6e4:	f006 fc0e 	bl	8015f04 <puts>
		printf("[1]  : %f, %f, %f\r\n",Pid[L_VELO_PID].KP, Pid[L_VELO_PID].KI, Pid[L_VELO_PID].KD);
 800f6e8:	4ba8      	ldr	r3, [pc, #672]	; (800f98c <Change_Gain+0x2d4>)
 800f6ea:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800f6ee:	4618      	mov	r0, r3
 800f6f0:	f7f8 fe62 	bl	80083b8 <__aeabi_f2d>
 800f6f4:	4680      	mov	r8, r0
 800f6f6:	4689      	mov	r9, r1
 800f6f8:	4ba4      	ldr	r3, [pc, #656]	; (800f98c <Change_Gain+0x2d4>)
 800f6fa:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800f6fe:	4618      	mov	r0, r3
 800f700:	f7f8 fe5a 	bl	80083b8 <__aeabi_f2d>
 800f704:	4604      	mov	r4, r0
 800f706:	460d      	mov	r5, r1
 800f708:	4ba0      	ldr	r3, [pc, #640]	; (800f98c <Change_Gain+0x2d4>)
 800f70a:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 800f70e:	4618      	mov	r0, r3
 800f710:	f7f8 fe52 	bl	80083b8 <__aeabi_f2d>
 800f714:	4602      	mov	r2, r0
 800f716:	460b      	mov	r3, r1
 800f718:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800f71c:	e9cd 4500 	strd	r4, r5, [sp]
 800f720:	4642      	mov	r2, r8
 800f722:	464b      	mov	r3, r9
 800f724:	489a      	ldr	r0, [pc, #616]	; (800f990 <Change_Gain+0x2d8>)
 800f726:	f006 fb79 	bl	8015e1c <iprintf>
		printf("[2]  : %f, %f, %f\r\n", Pid[A_VELO_PID].KP, Pid[A_VELO_PID].KI, Pid[A_VELO_PID].KD);	//
 800f72a:	4b98      	ldr	r3, [pc, #608]	; (800f98c <Change_Gain+0x2d4>)
 800f72c:	681b      	ldr	r3, [r3, #0]
 800f72e:	4618      	mov	r0, r3
 800f730:	f7f8 fe42 	bl	80083b8 <__aeabi_f2d>
 800f734:	4680      	mov	r8, r0
 800f736:	4689      	mov	r9, r1
 800f738:	4b94      	ldr	r3, [pc, #592]	; (800f98c <Change_Gain+0x2d4>)
 800f73a:	685b      	ldr	r3, [r3, #4]
 800f73c:	4618      	mov	r0, r3
 800f73e:	f7f8 fe3b 	bl	80083b8 <__aeabi_f2d>
 800f742:	4604      	mov	r4, r0
 800f744:	460d      	mov	r5, r1
 800f746:	4b91      	ldr	r3, [pc, #580]	; (800f98c <Change_Gain+0x2d4>)
 800f748:	689b      	ldr	r3, [r3, #8]
 800f74a:	4618      	mov	r0, r3
 800f74c:	f7f8 fe34 	bl	80083b8 <__aeabi_f2d>
 800f750:	4602      	mov	r2, r0
 800f752:	460b      	mov	r3, r1
 800f754:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800f758:	e9cd 4500 	strd	r4, r5, [sp]
 800f75c:	4642      	mov	r2, r8
 800f75e:	464b      	mov	r3, r9
 800f760:	488c      	ldr	r0, [pc, #560]	; (800f994 <Change_Gain+0x2dc>)
 800f762:	f006 fb5b 	bl	8015e1c <iprintf>
		printf("[3]  : %f, %f, %f\r\n", Pid[L_WALL_PID].KP, Pid[L_WALL_PID].KI, Pid[L_WALL_PID].KD);
 800f766:	4b89      	ldr	r3, [pc, #548]	; (800f98c <Change_Gain+0x2d4>)
 800f768:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800f76a:	4618      	mov	r0, r3
 800f76c:	f7f8 fe24 	bl	80083b8 <__aeabi_f2d>
 800f770:	4680      	mov	r8, r0
 800f772:	4689      	mov	r9, r1
 800f774:	4b85      	ldr	r3, [pc, #532]	; (800f98c <Change_Gain+0x2d4>)
 800f776:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800f778:	4618      	mov	r0, r3
 800f77a:	f7f8 fe1d 	bl	80083b8 <__aeabi_f2d>
 800f77e:	4604      	mov	r4, r0
 800f780:	460d      	mov	r5, r1
 800f782:	4b82      	ldr	r3, [pc, #520]	; (800f98c <Change_Gain+0x2d4>)
 800f784:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800f786:	4618      	mov	r0, r3
 800f788:	f7f8 fe16 	bl	80083b8 <__aeabi_f2d>
 800f78c:	4602      	mov	r2, r0
 800f78e:	460b      	mov	r3, r1
 800f790:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800f794:	e9cd 4500 	strd	r4, r5, [sp]
 800f798:	4642      	mov	r2, r8
 800f79a:	464b      	mov	r3, r9
 800f79c:	487e      	ldr	r0, [pc, #504]	; (800f998 <Change_Gain+0x2e0>)
 800f79e:	f006 fb3d 	bl	8015e1c <iprintf>
		printf("[4]  : %f, %f, %f\r\n", Pid[R_WALL_PID].KP, Pid[R_WALL_PID].KI, Pid[R_WALL_PID].KD);
 800f7a2:	4b7a      	ldr	r3, [pc, #488]	; (800f98c <Change_Gain+0x2d4>)
 800f7a4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800f7a8:	4618      	mov	r0, r3
 800f7aa:	f7f8 fe05 	bl	80083b8 <__aeabi_f2d>
 800f7ae:	4680      	mov	r8, r0
 800f7b0:	4689      	mov	r9, r1
 800f7b2:	4b76      	ldr	r3, [pc, #472]	; (800f98c <Change_Gain+0x2d4>)
 800f7b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800f7b8:	4618      	mov	r0, r3
 800f7ba:	f7f8 fdfd 	bl	80083b8 <__aeabi_f2d>
 800f7be:	4604      	mov	r4, r0
 800f7c0:	460d      	mov	r5, r1
 800f7c2:	4b72      	ldr	r3, [pc, #456]	; (800f98c <Change_Gain+0x2d4>)
 800f7c4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800f7c8:	4618      	mov	r0, r3
 800f7ca:	f7f8 fdf5 	bl	80083b8 <__aeabi_f2d>
 800f7ce:	4602      	mov	r2, r0
 800f7d0:	460b      	mov	r3, r1
 800f7d2:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800f7d6:	e9cd 4500 	strd	r4, r5, [sp]
 800f7da:	4642      	mov	r2, r8
 800f7dc:	464b      	mov	r3, r9
 800f7de:	486f      	ldr	r0, [pc, #444]	; (800f99c <Change_Gain+0x2e4>)
 800f7e0:	f006 fb1c 	bl	8015e1c <iprintf>
		printf("[5]  : %f, %f, %f\r\n", Pid[D_WALL_PID].KP, Pid[D_WALL_PID].KI, Pid[D_WALL_PID].KD);
 800f7e4:	4b69      	ldr	r3, [pc, #420]	; (800f98c <Change_Gain+0x2d4>)
 800f7e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f7e8:	4618      	mov	r0, r3
 800f7ea:	f7f8 fde5 	bl	80083b8 <__aeabi_f2d>
 800f7ee:	4680      	mov	r8, r0
 800f7f0:	4689      	mov	r9, r1
 800f7f2:	4b66      	ldr	r3, [pc, #408]	; (800f98c <Change_Gain+0x2d4>)
 800f7f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800f7f6:	4618      	mov	r0, r3
 800f7f8:	f7f8 fdde 	bl	80083b8 <__aeabi_f2d>
 800f7fc:	4604      	mov	r4, r0
 800f7fe:	460d      	mov	r5, r1
 800f800:	4b62      	ldr	r3, [pc, #392]	; (800f98c <Change_Gain+0x2d4>)
 800f802:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f804:	4618      	mov	r0, r3
 800f806:	f7f8 fdd7 	bl	80083b8 <__aeabi_f2d>
 800f80a:	4602      	mov	r2, r0
 800f80c:	460b      	mov	r3, r1
 800f80e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800f812:	e9cd 4500 	strd	r4, r5, [sp]
 800f816:	4642      	mov	r2, r8
 800f818:	464b      	mov	r3, r9
 800f81a:	4861      	ldr	r0, [pc, #388]	; (800f9a0 <Change_Gain+0x2e8>)
 800f81c:	f006 fafe 	bl	8015e1c <iprintf>

		Buffering();
 800f820:	f7ff fe1a 	bl	800f458 <Buffering>
		printf("(0) :"); scanf("%c",&change_mode);
 800f824:	485f      	ldr	r0, [pc, #380]	; (800f9a4 <Change_Gain+0x2ec>)
 800f826:	f006 faf9 	bl	8015e1c <iprintf>
 800f82a:	1dfb      	adds	r3, r7, #7
 800f82c:	4619      	mov	r1, r3
 800f82e:	485e      	ldr	r0, [pc, #376]	; (800f9a8 <Change_Gain+0x2f0>)
 800f830:	f006 fb70 	bl	8015f14 <iscanf>
		if(change_mode == '0')
 800f834:	79fb      	ldrb	r3, [r7, #7]
 800f836:	2b30      	cmp	r3, #48	; 0x30
 800f838:	f000 80f4 	beq.w	800fa24 <Change_Gain+0x36c>
			break;
		}
		else
		{

			Buffering();
 800f83c:	f7ff fe0c 	bl	800f458 <Buffering>
			printf("\r\nP , I or D ? : "); scanf("%c",&pid);
 800f840:	485a      	ldr	r0, [pc, #360]	; (800f9ac <Change_Gain+0x2f4>)
 800f842:	f006 faeb 	bl	8015e1c <iprintf>
 800f846:	1dbb      	adds	r3, r7, #6
 800f848:	4619      	mov	r1, r3
 800f84a:	4857      	ldr	r0, [pc, #348]	; (800f9a8 <Change_Gain+0x2f0>)
 800f84c:	f006 fb62 	bl	8015f14 <iscanf>
			printf("\r\n%c %c \r\n",change_mode,pid);
 800f850:	79fb      	ldrb	r3, [r7, #7]
 800f852:	4619      	mov	r1, r3
 800f854:	79bb      	ldrb	r3, [r7, #6]
 800f856:	461a      	mov	r2, r3
 800f858:	4855      	ldr	r0, [pc, #340]	; (800f9b0 <Change_Gain+0x2f8>)
 800f85a:	f006 fadf 	bl	8015e1c <iprintf>

			Buffering();
 800f85e:	f7ff fdfb 	bl	800f458 <Buffering>
			printf("\r\n : ");
 800f862:	4854      	ldr	r0, [pc, #336]	; (800f9b4 <Change_Gain+0x2fc>)
 800f864:	f006 fada 	bl	8015e1c <iprintf>

			switch(change_mode)
 800f868:	79fb      	ldrb	r3, [r7, #7]
 800f86a:	3b31      	subs	r3, #49	; 0x31
 800f86c:	2b04      	cmp	r3, #4
 800f86e:	f200 80c1 	bhi.w	800f9f4 <Change_Gain+0x33c>
 800f872:	a201      	add	r2, pc, #4	; (adr r2, 800f878 <Change_Gain+0x1c0>)
 800f874:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f878:	0800f88d 	.word	0x0800f88d
 800f87c:	0800f8bf 	.word	0x0800f8bf
 800f880:	0800f8f1 	.word	0x0800f8f1
 800f884:	0800f921 	.word	0x0800f921
 800f888:	0800f951 	.word	0x0800f951
			{
			case '1'://
				//printf("p , i or d ?");scanf("%c",pid);

				if(pid == 'p')
 800f88c:	79bb      	ldrb	r3, [r7, #6]
 800f88e:	2b70      	cmp	r3, #112	; 0x70
 800f890:	d104      	bne.n	800f89c <Change_Gain+0x1e4>
				{
					scanf("%f",&Pid[L_VELO_PID].KP);
 800f892:	4949      	ldr	r1, [pc, #292]	; (800f9b8 <Change_Gain+0x300>)
 800f894:	4849      	ldr	r0, [pc, #292]	; (800f9bc <Change_Gain+0x304>)
 800f896:	f006 fb3d 	bl	8015f14 <iscanf>
				}
				else if(pid == 'd')
				{
					scanf("%f",&Pid[L_VELO_PID].KD);
				}
				break;
 800f89a:	e0af      	b.n	800f9fc <Change_Gain+0x344>
				else if(pid == 'i')
 800f89c:	79bb      	ldrb	r3, [r7, #6]
 800f89e:	2b69      	cmp	r3, #105	; 0x69
 800f8a0:	d104      	bne.n	800f8ac <Change_Gain+0x1f4>
					scanf("%f",&Pid[L_VELO_PID].KI);
 800f8a2:	4947      	ldr	r1, [pc, #284]	; (800f9c0 <Change_Gain+0x308>)
 800f8a4:	4845      	ldr	r0, [pc, #276]	; (800f9bc <Change_Gain+0x304>)
 800f8a6:	f006 fb35 	bl	8015f14 <iscanf>
				break;
 800f8aa:	e0a7      	b.n	800f9fc <Change_Gain+0x344>
				else if(pid == 'd')
 800f8ac:	79bb      	ldrb	r3, [r7, #6]
 800f8ae:	2b64      	cmp	r3, #100	; 0x64
 800f8b0:	f040 80a4 	bne.w	800f9fc <Change_Gain+0x344>
					scanf("%f",&Pid[L_VELO_PID].KD);
 800f8b4:	4943      	ldr	r1, [pc, #268]	; (800f9c4 <Change_Gain+0x30c>)
 800f8b6:	4841      	ldr	r0, [pc, #260]	; (800f9bc <Change_Gain+0x304>)
 800f8b8:	f006 fb2c 	bl	8015f14 <iscanf>
				break;
 800f8bc:	e09e      	b.n	800f9fc <Change_Gain+0x344>

			case '2'://
				if(pid == 'p')
 800f8be:	79bb      	ldrb	r3, [r7, #6]
 800f8c0:	2b70      	cmp	r3, #112	; 0x70
 800f8c2:	d104      	bne.n	800f8ce <Change_Gain+0x216>
				{
					scanf("%f",&Pid[A_VELO_PID].KP);
 800f8c4:	4931      	ldr	r1, [pc, #196]	; (800f98c <Change_Gain+0x2d4>)
 800f8c6:	483d      	ldr	r0, [pc, #244]	; (800f9bc <Change_Gain+0x304>)
 800f8c8:	f006 fb24 	bl	8015f14 <iscanf>
				}
				else if(pid == 'd')
				{
					scanf("%f",&Pid[A_VELO_PID].KD);
				}
				break;
 800f8cc:	e098      	b.n	800fa00 <Change_Gain+0x348>
				else if(pid == 'i')
 800f8ce:	79bb      	ldrb	r3, [r7, #6]
 800f8d0:	2b69      	cmp	r3, #105	; 0x69
 800f8d2:	d104      	bne.n	800f8de <Change_Gain+0x226>
					scanf("%f",&Pid[A_VELO_PID].KI);
 800f8d4:	493c      	ldr	r1, [pc, #240]	; (800f9c8 <Change_Gain+0x310>)
 800f8d6:	4839      	ldr	r0, [pc, #228]	; (800f9bc <Change_Gain+0x304>)
 800f8d8:	f006 fb1c 	bl	8015f14 <iscanf>
				break;
 800f8dc:	e090      	b.n	800fa00 <Change_Gain+0x348>
				else if(pid == 'd')
 800f8de:	79bb      	ldrb	r3, [r7, #6]
 800f8e0:	2b64      	cmp	r3, #100	; 0x64
 800f8e2:	f040 808d 	bne.w	800fa00 <Change_Gain+0x348>
					scanf("%f",&Pid[A_VELO_PID].KD);
 800f8e6:	4939      	ldr	r1, [pc, #228]	; (800f9cc <Change_Gain+0x314>)
 800f8e8:	4834      	ldr	r0, [pc, #208]	; (800f9bc <Change_Gain+0x304>)
 800f8ea:	f006 fb13 	bl	8015f14 <iscanf>
				break;
 800f8ee:	e087      	b.n	800fa00 <Change_Gain+0x348>

			case '3'://
				if(pid == 'p')
 800f8f0:	79bb      	ldrb	r3, [r7, #6]
 800f8f2:	2b70      	cmp	r3, #112	; 0x70
 800f8f4:	d104      	bne.n	800f900 <Change_Gain+0x248>
				{
					scanf("%f",&Pid[L_WALL_PID].KP);
 800f8f6:	4936      	ldr	r1, [pc, #216]	; (800f9d0 <Change_Gain+0x318>)
 800f8f8:	4830      	ldr	r0, [pc, #192]	; (800f9bc <Change_Gain+0x304>)
 800f8fa:	f006 fb0b 	bl	8015f14 <iscanf>
				}
				else if(pid == 'd')
				{
					scanf("%f",&Pid[L_WALL_PID].KD);
				}
				break;
 800f8fe:	e081      	b.n	800fa04 <Change_Gain+0x34c>
				else if(pid == 'i')
 800f900:	79bb      	ldrb	r3, [r7, #6]
 800f902:	2b69      	cmp	r3, #105	; 0x69
 800f904:	d104      	bne.n	800f910 <Change_Gain+0x258>
					scanf("%f",&Pid[L_WALL_PID].KI);
 800f906:	4933      	ldr	r1, [pc, #204]	; (800f9d4 <Change_Gain+0x31c>)
 800f908:	482c      	ldr	r0, [pc, #176]	; (800f9bc <Change_Gain+0x304>)
 800f90a:	f006 fb03 	bl	8015f14 <iscanf>
				break;
 800f90e:	e079      	b.n	800fa04 <Change_Gain+0x34c>
				else if(pid == 'd')
 800f910:	79bb      	ldrb	r3, [r7, #6]
 800f912:	2b64      	cmp	r3, #100	; 0x64
 800f914:	d176      	bne.n	800fa04 <Change_Gain+0x34c>
					scanf("%f",&Pid[L_WALL_PID].KD);
 800f916:	4930      	ldr	r1, [pc, #192]	; (800f9d8 <Change_Gain+0x320>)
 800f918:	4828      	ldr	r0, [pc, #160]	; (800f9bc <Change_Gain+0x304>)
 800f91a:	f006 fafb 	bl	8015f14 <iscanf>
				break;
 800f91e:	e071      	b.n	800fa04 <Change_Gain+0x34c>
			case '4'://
				if(pid == 'p')
 800f920:	79bb      	ldrb	r3, [r7, #6]
 800f922:	2b70      	cmp	r3, #112	; 0x70
 800f924:	d104      	bne.n	800f930 <Change_Gain+0x278>
				{
					scanf("%f",&Pid[R_WALL_PID].KP);
 800f926:	492d      	ldr	r1, [pc, #180]	; (800f9dc <Change_Gain+0x324>)
 800f928:	4824      	ldr	r0, [pc, #144]	; (800f9bc <Change_Gain+0x304>)
 800f92a:	f006 faf3 	bl	8015f14 <iscanf>
				}
				else if(pid == 'd')
				{
					scanf("%f",&Pid[R_WALL_PID].KD);
				}
				break;
 800f92e:	e06b      	b.n	800fa08 <Change_Gain+0x350>
				else if(pid == 'i')
 800f930:	79bb      	ldrb	r3, [r7, #6]
 800f932:	2b69      	cmp	r3, #105	; 0x69
 800f934:	d104      	bne.n	800f940 <Change_Gain+0x288>
					scanf("%f",&Pid[R_WALL_PID].KI);
 800f936:	492a      	ldr	r1, [pc, #168]	; (800f9e0 <Change_Gain+0x328>)
 800f938:	4820      	ldr	r0, [pc, #128]	; (800f9bc <Change_Gain+0x304>)
 800f93a:	f006 faeb 	bl	8015f14 <iscanf>
				break;
 800f93e:	e063      	b.n	800fa08 <Change_Gain+0x350>
				else if(pid == 'd')
 800f940:	79bb      	ldrb	r3, [r7, #6]
 800f942:	2b64      	cmp	r3, #100	; 0x64
 800f944:	d160      	bne.n	800fa08 <Change_Gain+0x350>
					scanf("%f",&Pid[R_WALL_PID].KD);
 800f946:	4927      	ldr	r1, [pc, #156]	; (800f9e4 <Change_Gain+0x32c>)
 800f948:	481c      	ldr	r0, [pc, #112]	; (800f9bc <Change_Gain+0x304>)
 800f94a:	f006 fae3 	bl	8015f14 <iscanf>
				break;
 800f94e:	e05b      	b.n	800fa08 <Change_Gain+0x350>
			case '5'://
				if(pid == 'p')
 800f950:	79bb      	ldrb	r3, [r7, #6]
 800f952:	2b70      	cmp	r3, #112	; 0x70
 800f954:	d104      	bne.n	800f960 <Change_Gain+0x2a8>
				{
					scanf("%f",&Pid[D_WALL_PID].KP);
 800f956:	4924      	ldr	r1, [pc, #144]	; (800f9e8 <Change_Gain+0x330>)
 800f958:	4818      	ldr	r0, [pc, #96]	; (800f9bc <Change_Gain+0x304>)
 800f95a:	f006 fadb 	bl	8015f14 <iscanf>
				}
				else if(pid == 'd')
				{
					scanf("%f",&Pid[D_WALL_PID].KD);
				}
				break;
 800f95e:	e055      	b.n	800fa0c <Change_Gain+0x354>
				else if(pid == 'i')
 800f960:	79bb      	ldrb	r3, [r7, #6]
 800f962:	2b69      	cmp	r3, #105	; 0x69
 800f964:	d104      	bne.n	800f970 <Change_Gain+0x2b8>
					scanf("%f",&Pid[D_WALL_PID].KI);
 800f966:	4921      	ldr	r1, [pc, #132]	; (800f9ec <Change_Gain+0x334>)
 800f968:	4814      	ldr	r0, [pc, #80]	; (800f9bc <Change_Gain+0x304>)
 800f96a:	f006 fad3 	bl	8015f14 <iscanf>
				break;
 800f96e:	e04d      	b.n	800fa0c <Change_Gain+0x354>
				else if(pid == 'd')
 800f970:	79bb      	ldrb	r3, [r7, #6]
 800f972:	2b64      	cmp	r3, #100	; 0x64
 800f974:	d14a      	bne.n	800fa0c <Change_Gain+0x354>
					scanf("%f",&Pid[D_WALL_PID].KD);
 800f976:	491e      	ldr	r1, [pc, #120]	; (800f9f0 <Change_Gain+0x338>)
 800f978:	4810      	ldr	r0, [pc, #64]	; (800f9bc <Change_Gain+0x304>)
 800f97a:	f006 facb 	bl	8015f14 <iscanf>
				break;
 800f97e:	e045      	b.n	800fa0c <Change_Gain+0x354>
 800f980:	20000de8 	.word	0x20000de8
 800f984:	20000ba0 	.word	0x20000ba0
 800f988:	0801a318 	.word	0x0801a318
 800f98c:	20000314 	.word	0x20000314
 800f990:	0801a330 	.word	0x0801a330
 800f994:	0801a350 	.word	0x0801a350
 800f998:	0801a36c 	.word	0x0801a36c
 800f99c:	0801a388 	.word	0x0801a388
 800f9a0:	0801a3a4 	.word	0x0801a3a4
 800f9a4:	0801a3c0 	.word	0x0801a3c0
 800f9a8:	0801a3d8 	.word	0x0801a3d8
 800f9ac:	0801a3dc 	.word	0x0801a3dc
 800f9b0:	0801a3f0 	.word	0x0801a3f0
 800f9b4:	0801a414 	.word	0x0801a414
 800f9b8:	200003c4 	.word	0x200003c4
 800f9bc:	0801a428 	.word	0x0801a428
 800f9c0:	200003c8 	.word	0x200003c8
 800f9c4:	200003cc 	.word	0x200003cc
 800f9c8:	20000318 	.word	0x20000318
 800f9cc:	2000031c 	.word	0x2000031c
 800f9d0:	2000036c 	.word	0x2000036c
 800f9d4:	20000370 	.word	0x20000370
 800f9d8:	20000374 	.word	0x20000374
 800f9dc:	20000398 	.word	0x20000398
 800f9e0:	2000039c 	.word	0x2000039c
 800f9e4:	200003a0 	.word	0x200003a0
 800f9e8:	20000340 	.word	0x20000340
 800f9ec:	20000344 	.word	0x20000344
 800f9f0:	20000348 	.word	0x20000348
			default :
				printf("\r\n");
 800f9f4:	4816      	ldr	r0, [pc, #88]	; (800fa50 <Change_Gain+0x398>)
 800f9f6:	f006 fa85 	bl	8015f04 <puts>
				break;
 800f9fa:	e008      	b.n	800fa0e <Change_Gain+0x356>
				break;
 800f9fc:	bf00      	nop
 800f9fe:	e006      	b.n	800fa0e <Change_Gain+0x356>
				break;
 800fa00:	bf00      	nop
 800fa02:	e004      	b.n	800fa0e <Change_Gain+0x356>
				break;
 800fa04:	bf00      	nop
 800fa06:	e002      	b.n	800fa0e <Change_Gain+0x356>
				break;
 800fa08:	bf00      	nop
 800fa0a:	e000      	b.n	800fa0e <Change_Gain+0x356>
				break;
 800fa0c:	bf00      	nop
			}
			Buffering();
 800fa0e:	f7ff fd23 	bl	800f458 <Buffering>
			scanf("%c",&nl);
 800fa12:	1d7b      	adds	r3, r7, #5
 800fa14:	4619      	mov	r1, r3
 800fa16:	480f      	ldr	r0, [pc, #60]	; (800fa54 <Change_Gain+0x39c>)
 800fa18:	f006 fa7c 	bl	8015f14 <iscanf>
			printf("\r\n");
 800fa1c:	480e      	ldr	r0, [pc, #56]	; (800fa58 <Change_Gain+0x3a0>)
 800fa1e:	f006 fa71 	bl	8015f04 <puts>
		printf("PID\r\n");
 800fa22:	e65e      	b.n	800f6e2 <Change_Gain+0x2a>
			break;
 800fa24:	bf00      	nop
		}

	}
	printf("\r\n\r\n");
 800fa26:	480d      	ldr	r0, [pc, #52]	; (800fa5c <Change_Gain+0x3a4>)
 800fa28:	f006 fa6c 	bl	8015f04 <puts>

	//

	//ROM
	//work_ram[5120] ()5200
	Flash_clear_sector9();
 800fa2c:	f7ff f8f1 	bl	800ec12 <Flash_clear_sector9>
	//printf("\r\n\r\n");
	Copy_Gain();
 800fa30:	f7ff fd26 	bl	800f480 <Copy_Gain>
	//printf("\r\n\r\n");

	ChangeLED(7);
 800fa34:	2007      	movs	r0, #7
 800fa36:	f7ff faa7 	bl	800ef88 <ChangeLED>
	HAL_Delay(200);
 800fa3a:	20c8      	movs	r0, #200	; 0xc8
 800fa3c:	f000 fb80 	bl	8010140 <HAL_Delay>
	ChangeLED(0);
 800fa40:	2000      	movs	r0, #0
 800fa42:	f7ff faa1 	bl	800ef88 <ChangeLED>
	HAL_TIM_Base_Start_IT(&htim8);
	Motor_PWM_Start();
	Emitter_ON();
	ADC_Start();
#endif
}
 800fa46:	bf00      	nop
 800fa48:	3708      	adds	r7, #8
 800fa4a:	46bd      	mov	sp, r7
 800fa4c:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800fa50:	0801a42c 	.word	0x0801a42c
 800fa54:	0801a3d8 	.word	0x0801a3d8
 800fa58:	0801a440 	.word	0x0801a440
 800fa5c:	0801a444 	.word	0x0801a444

0800fa60 <PIDSetGain>:
//		elast[i] = 0;
//		//PidFlag[i] = 0;
//	}
//}
void PIDSetGain(int n, float kp, float ki, float kd)	//
{
 800fa60:	b480      	push	{r7}
 800fa62:	b085      	sub	sp, #20
 800fa64:	af00      	add	r7, sp, #0
 800fa66:	60f8      	str	r0, [r7, #12]
 800fa68:	ed87 0a02 	vstr	s0, [r7, #8]
 800fa6c:	edc7 0a01 	vstr	s1, [r7, #4]
 800fa70:	ed87 1a00 	vstr	s2, [r7]
	Pid[n].KP = kp;
 800fa74:	4a0f      	ldr	r2, [pc, #60]	; (800fab4 <PIDSetGain+0x54>)
 800fa76:	68fb      	ldr	r3, [r7, #12]
 800fa78:	212c      	movs	r1, #44	; 0x2c
 800fa7a:	fb01 f303 	mul.w	r3, r1, r3
 800fa7e:	4413      	add	r3, r2
 800fa80:	68ba      	ldr	r2, [r7, #8]
 800fa82:	601a      	str	r2, [r3, #0]
	Pid[n].KI = ki;
 800fa84:	4a0b      	ldr	r2, [pc, #44]	; (800fab4 <PIDSetGain+0x54>)
 800fa86:	68fb      	ldr	r3, [r7, #12]
 800fa88:	212c      	movs	r1, #44	; 0x2c
 800fa8a:	fb01 f303 	mul.w	r3, r1, r3
 800fa8e:	4413      	add	r3, r2
 800fa90:	3304      	adds	r3, #4
 800fa92:	687a      	ldr	r2, [r7, #4]
 800fa94:	601a      	str	r2, [r3, #0]
	Pid[n].KD = kd;
 800fa96:	4a07      	ldr	r2, [pc, #28]	; (800fab4 <PIDSetGain+0x54>)
 800fa98:	68fb      	ldr	r3, [r7, #12]
 800fa9a:	212c      	movs	r1, #44	; 0x2c
 800fa9c:	fb01 f303 	mul.w	r3, r1, r3
 800faa0:	4413      	add	r3, r2
 800faa2:	3308      	adds	r3, #8
 800faa4:	683a      	ldr	r2, [r7, #0]
 800faa6:	601a      	str	r2, [r3, #0]

}
 800faa8:	bf00      	nop
 800faaa:	3714      	adds	r7, #20
 800faac:	46bd      	mov	sp, r7
 800faae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fab2:	4770      	bx	lr
 800fab4:	20000314 	.word	0x20000314

0800fab8 <PIDChangeFlag>:
//	ei[n] = 0;
//	elast[n] = 0;
//}

void PIDChangeFlag(int n, int on_or_off)
{
 800fab8:	b480      	push	{r7}
 800faba:	b083      	sub	sp, #12
 800fabc:	af00      	add	r7, sp, #0
 800fabe:	6078      	str	r0, [r7, #4]
 800fac0:	6039      	str	r1, [r7, #0]
	Pid[n].flag = on_or_off;
 800fac2:	4a07      	ldr	r2, [pc, #28]	; (800fae0 <PIDChangeFlag+0x28>)
 800fac4:	687b      	ldr	r3, [r7, #4]
 800fac6:	212c      	movs	r1, #44	; 0x2c
 800fac8:	fb01 f303 	mul.w	r3, r1, r3
 800facc:	4413      	add	r3, r2
 800face:	3328      	adds	r3, #40	; 0x28
 800fad0:	683a      	ldr	r2, [r7, #0]
 800fad2:	601a      	str	r2, [r3, #0]
}
 800fad4:	bf00      	nop
 800fad6:	370c      	adds	r7, #12
 800fad8:	46bd      	mov	sp, r7
 800fada:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fade:	4770      	bx	lr
 800fae0:	20000314 	.word	0x20000314

0800fae4 <PIDReset>:
int PIDGetFlag(int n)
{
	return Pid[n].flag;
}
void PIDReset(int n)
{
 800fae4:	b480      	push	{r7}
 800fae6:	b083      	sub	sp, #12
 800fae8:	af00      	add	r7, sp, #0
 800faea:	6078      	str	r0, [r7, #4]
	//
	Pid[n].e = 0;
 800faec:	4a1b      	ldr	r2, [pc, #108]	; (800fb5c <PIDReset+0x78>)
 800faee:	687b      	ldr	r3, [r7, #4]
 800faf0:	212c      	movs	r1, #44	; 0x2c
 800faf2:	fb01 f303 	mul.w	r3, r1, r3
 800faf6:	4413      	add	r3, r2
 800faf8:	330c      	adds	r3, #12
 800fafa:	f04f 0200 	mov.w	r2, #0
 800fafe:	601a      	str	r2, [r3, #0]
	Pid[n].ei = 0;
 800fb00:	4a16      	ldr	r2, [pc, #88]	; (800fb5c <PIDReset+0x78>)
 800fb02:	687b      	ldr	r3, [r7, #4]
 800fb04:	212c      	movs	r1, #44	; 0x2c
 800fb06:	fb01 f303 	mul.w	r3, r1, r3
 800fb0a:	4413      	add	r3, r2
 800fb0c:	3310      	adds	r3, #16
 800fb0e:	f04f 0200 	mov.w	r2, #0
 800fb12:	601a      	str	r2, [r3, #0]
	Pid[n].ed = 0;
 800fb14:	4a11      	ldr	r2, [pc, #68]	; (800fb5c <PIDReset+0x78>)
 800fb16:	687b      	ldr	r3, [r7, #4]
 800fb18:	212c      	movs	r1, #44	; 0x2c
 800fb1a:	fb01 f303 	mul.w	r3, r1, r3
 800fb1e:	4413      	add	r3, r2
 800fb20:	3314      	adds	r3, #20
 800fb22:	f04f 0200 	mov.w	r2, #0
 800fb26:	601a      	str	r2, [r3, #0]
	Pid[n].elast = 0;
 800fb28:	4a0c      	ldr	r2, [pc, #48]	; (800fb5c <PIDReset+0x78>)
 800fb2a:	687b      	ldr	r3, [r7, #4]
 800fb2c:	212c      	movs	r1, #44	; 0x2c
 800fb2e:	fb01 f303 	mul.w	r3, r1, r3
 800fb32:	4413      	add	r3, r2
 800fb34:	3318      	adds	r3, #24
 800fb36:	f04f 0200 	mov.w	r2, #0
 800fb3a:	601a      	str	r2, [r3, #0]
	Pid[n].out = 0;
 800fb3c:	4a07      	ldr	r2, [pc, #28]	; (800fb5c <PIDReset+0x78>)
 800fb3e:	687b      	ldr	r3, [r7, #4]
 800fb40:	212c      	movs	r1, #44	; 0x2c
 800fb42:	fb01 f303 	mul.w	r3, r1, r3
 800fb46:	4413      	add	r3, r2
 800fb48:	3324      	adds	r3, #36	; 0x24
 800fb4a:	2200      	movs	r2, #0
 800fb4c:	601a      	str	r2, [r3, #0]
}
 800fb4e:	bf00      	nop
 800fb50:	370c      	adds	r7, #12
 800fb52:	46bd      	mov	sp, r7
 800fb54:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb58:	4770      	bx	lr
 800fb5a:	bf00      	nop
 800fb5c:	20000314 	.word	0x20000314

0800fb60 <PIDControl>:
//{
//	Pid[n].target = target;
//	Pid[n].current = current;
//}
inline int PIDControl(int n, float target, float current)
{
 800fb60:	b590      	push	{r4, r7, lr}
 800fb62:	b085      	sub	sp, #20
 800fb64:	af00      	add	r7, sp, #0
 800fb66:	60f8      	str	r0, [r7, #12]
 800fb68:	ed87 0a02 	vstr	s0, [r7, #8]
 800fb6c:	edc7 0a01 	vstr	s1, [r7, #4]
	//PIDInput( n, target, current);
	//PIDCalculate( n, T );
	//0
	if(Pid[n].flag == 0)
 800fb70:	4a90      	ldr	r2, [pc, #576]	; (800fdb4 <PIDControl+0x254>)
 800fb72:	68fb      	ldr	r3, [r7, #12]
 800fb74:	212c      	movs	r1, #44	; 0x2c
 800fb76:	fb01 f303 	mul.w	r3, r1, r3
 800fb7a:	4413      	add	r3, r2
 800fb7c:	3328      	adds	r3, #40	; 0x28
 800fb7e:	681b      	ldr	r3, [r3, #0]
 800fb80:	2b00      	cmp	r3, #0
 800fb82:	d132      	bne.n	800fbea <PIDControl+0x8a>
	{
		Pid[n].e = 0.0f;
 800fb84:	4a8b      	ldr	r2, [pc, #556]	; (800fdb4 <PIDControl+0x254>)
 800fb86:	68fb      	ldr	r3, [r7, #12]
 800fb88:	212c      	movs	r1, #44	; 0x2c
 800fb8a:	fb01 f303 	mul.w	r3, r1, r3
 800fb8e:	4413      	add	r3, r2
 800fb90:	330c      	adds	r3, #12
 800fb92:	f04f 0200 	mov.w	r2, #0
 800fb96:	601a      	str	r2, [r3, #0]
		Pid[n].ei = 0.0f;
 800fb98:	4a86      	ldr	r2, [pc, #536]	; (800fdb4 <PIDControl+0x254>)
 800fb9a:	68fb      	ldr	r3, [r7, #12]
 800fb9c:	212c      	movs	r1, #44	; 0x2c
 800fb9e:	fb01 f303 	mul.w	r3, r1, r3
 800fba2:	4413      	add	r3, r2
 800fba4:	3310      	adds	r3, #16
 800fba6:	f04f 0200 	mov.w	r2, #0
 800fbaa:	601a      	str	r2, [r3, #0]
		Pid[n].ed = 0.0f;
 800fbac:	4a81      	ldr	r2, [pc, #516]	; (800fdb4 <PIDControl+0x254>)
 800fbae:	68fb      	ldr	r3, [r7, #12]
 800fbb0:	212c      	movs	r1, #44	; 0x2c
 800fbb2:	fb01 f303 	mul.w	r3, r1, r3
 800fbb6:	4413      	add	r3, r2
 800fbb8:	3314      	adds	r3, #20
 800fbba:	f04f 0200 	mov.w	r2, #0
 800fbbe:	601a      	str	r2, [r3, #0]
		Pid[n].elast = 0.0f;
 800fbc0:	4a7c      	ldr	r2, [pc, #496]	; (800fdb4 <PIDControl+0x254>)
 800fbc2:	68fb      	ldr	r3, [r7, #12]
 800fbc4:	212c      	movs	r1, #44	; 0x2c
 800fbc6:	fb01 f303 	mul.w	r3, r1, r3
 800fbca:	4413      	add	r3, r2
 800fbcc:	3318      	adds	r3, #24
 800fbce:	f04f 0200 	mov.w	r2, #0
 800fbd2:	601a      	str	r2, [r3, #0]
		Pid[n].out = 0;
 800fbd4:	4a77      	ldr	r2, [pc, #476]	; (800fdb4 <PIDControl+0x254>)
 800fbd6:	68fb      	ldr	r3, [r7, #12]
 800fbd8:	212c      	movs	r1, #44	; 0x2c
 800fbda:	fb01 f303 	mul.w	r3, r1, r3
 800fbde:	4413      	add	r3, r2
 800fbe0:	3324      	adds	r3, #36	; 0x24
 800fbe2:	2200      	movs	r2, #0
 800fbe4:	601a      	str	r2, [r3, #0]
		return 0;
 800fbe6:	2300      	movs	r3, #0
 800fbe8:	e0df      	b.n	800fdaa <PIDControl+0x24a>
		//PIDReset(n);
	}
	else
	{
		Pid[n].target = target;
 800fbea:	4a72      	ldr	r2, [pc, #456]	; (800fdb4 <PIDControl+0x254>)
 800fbec:	68fb      	ldr	r3, [r7, #12]
 800fbee:	212c      	movs	r1, #44	; 0x2c
 800fbf0:	fb01 f303 	mul.w	r3, r1, r3
 800fbf4:	4413      	add	r3, r2
 800fbf6:	3320      	adds	r3, #32
 800fbf8:	68ba      	ldr	r2, [r7, #8]
 800fbfa:	601a      	str	r2, [r3, #0]
		Pid[n].current = current;
 800fbfc:	4a6d      	ldr	r2, [pc, #436]	; (800fdb4 <PIDControl+0x254>)
 800fbfe:	68fb      	ldr	r3, [r7, #12]
 800fc00:	212c      	movs	r1, #44	; 0x2c
 800fc02:	fb01 f303 	mul.w	r3, r1, r3
 800fc06:	4413      	add	r3, r2
 800fc08:	331c      	adds	r3, #28
 800fc0a:	687a      	ldr	r2, [r7, #4]
 800fc0c:	601a      	str	r2, [r3, #0]

		Pid[n].e = Pid[n].target - Pid[n].current;
 800fc0e:	4a69      	ldr	r2, [pc, #420]	; (800fdb4 <PIDControl+0x254>)
 800fc10:	68fb      	ldr	r3, [r7, #12]
 800fc12:	212c      	movs	r1, #44	; 0x2c
 800fc14:	fb01 f303 	mul.w	r3, r1, r3
 800fc18:	4413      	add	r3, r2
 800fc1a:	3320      	adds	r3, #32
 800fc1c:	ed93 7a00 	vldr	s14, [r3]
 800fc20:	4a64      	ldr	r2, [pc, #400]	; (800fdb4 <PIDControl+0x254>)
 800fc22:	68fb      	ldr	r3, [r7, #12]
 800fc24:	212c      	movs	r1, #44	; 0x2c
 800fc26:	fb01 f303 	mul.w	r3, r1, r3
 800fc2a:	4413      	add	r3, r2
 800fc2c:	331c      	adds	r3, #28
 800fc2e:	edd3 7a00 	vldr	s15, [r3]
 800fc32:	ee77 7a67 	vsub.f32	s15, s14, s15
 800fc36:	4a5f      	ldr	r2, [pc, #380]	; (800fdb4 <PIDControl+0x254>)
 800fc38:	68fb      	ldr	r3, [r7, #12]
 800fc3a:	212c      	movs	r1, #44	; 0x2c
 800fc3c:	fb01 f303 	mul.w	r3, r1, r3
 800fc40:	4413      	add	r3, r2
 800fc42:	330c      	adds	r3, #12
 800fc44:	edc3 7a00 	vstr	s15, [r3]
		Pid[n].ei += Pid[n].e * pid_T;
 800fc48:	4a5a      	ldr	r2, [pc, #360]	; (800fdb4 <PIDControl+0x254>)
 800fc4a:	68fb      	ldr	r3, [r7, #12]
 800fc4c:	212c      	movs	r1, #44	; 0x2c
 800fc4e:	fb01 f303 	mul.w	r3, r1, r3
 800fc52:	4413      	add	r3, r2
 800fc54:	3310      	adds	r3, #16
 800fc56:	ed93 7a00 	vldr	s14, [r3]
 800fc5a:	4a56      	ldr	r2, [pc, #344]	; (800fdb4 <PIDControl+0x254>)
 800fc5c:	68fb      	ldr	r3, [r7, #12]
 800fc5e:	212c      	movs	r1, #44	; 0x2c
 800fc60:	fb01 f303 	mul.w	r3, r1, r3
 800fc64:	4413      	add	r3, r2
 800fc66:	330c      	adds	r3, #12
 800fc68:	edd3 7a00 	vldr	s15, [r3]
 800fc6c:	eddf 6a52 	vldr	s13, [pc, #328]	; 800fdb8 <PIDControl+0x258>
 800fc70:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800fc74:	ee77 7a27 	vadd.f32	s15, s14, s15
 800fc78:	4a4e      	ldr	r2, [pc, #312]	; (800fdb4 <PIDControl+0x254>)
 800fc7a:	68fb      	ldr	r3, [r7, #12]
 800fc7c:	212c      	movs	r1, #44	; 0x2c
 800fc7e:	fb01 f303 	mul.w	r3, r1, r3
 800fc82:	4413      	add	r3, r2
 800fc84:	3310      	adds	r3, #16
 800fc86:	edc3 7a00 	vstr	s15, [r3]
		Pid[n].ed = ( Pid[n].e - Pid[n].elast ) * pid_DT;
 800fc8a:	4a4a      	ldr	r2, [pc, #296]	; (800fdb4 <PIDControl+0x254>)
 800fc8c:	68fb      	ldr	r3, [r7, #12]
 800fc8e:	212c      	movs	r1, #44	; 0x2c
 800fc90:	fb01 f303 	mul.w	r3, r1, r3
 800fc94:	4413      	add	r3, r2
 800fc96:	330c      	adds	r3, #12
 800fc98:	ed93 7a00 	vldr	s14, [r3]
 800fc9c:	4a45      	ldr	r2, [pc, #276]	; (800fdb4 <PIDControl+0x254>)
 800fc9e:	68fb      	ldr	r3, [r7, #12]
 800fca0:	212c      	movs	r1, #44	; 0x2c
 800fca2:	fb01 f303 	mul.w	r3, r1, r3
 800fca6:	4413      	add	r3, r2
 800fca8:	3318      	adds	r3, #24
 800fcaa:	edd3 7a00 	vldr	s15, [r3]
 800fcae:	ee77 7a67 	vsub.f32	s15, s14, s15
 800fcb2:	ed9f 7a42 	vldr	s14, [pc, #264]	; 800fdbc <PIDControl+0x25c>
 800fcb6:	ee67 7a87 	vmul.f32	s15, s15, s14
 800fcba:	4a3e      	ldr	r2, [pc, #248]	; (800fdb4 <PIDControl+0x254>)
 800fcbc:	68fb      	ldr	r3, [r7, #12]
 800fcbe:	212c      	movs	r1, #44	; 0x2c
 800fcc0:	fb01 f303 	mul.w	r3, r1, r3
 800fcc4:	4413      	add	r3, r2
 800fcc6:	3314      	adds	r3, #20
 800fcc8:	edc3 7a00 	vstr	s15, [r3]
		Pid[n].elast = Pid[n].e;
 800fccc:	4a39      	ldr	r2, [pc, #228]	; (800fdb4 <PIDControl+0x254>)
 800fcce:	68fb      	ldr	r3, [r7, #12]
 800fcd0:	212c      	movs	r1, #44	; 0x2c
 800fcd2:	fb01 f303 	mul.w	r3, r1, r3
 800fcd6:	4413      	add	r3, r2
 800fcd8:	330c      	adds	r3, #12
 800fcda:	681a      	ldr	r2, [r3, #0]
 800fcdc:	4935      	ldr	r1, [pc, #212]	; (800fdb4 <PIDControl+0x254>)
 800fcde:	68fb      	ldr	r3, [r7, #12]
 800fce0:	202c      	movs	r0, #44	; 0x2c
 800fce2:	fb00 f303 	mul.w	r3, r0, r3
 800fce6:	440b      	add	r3, r1
 800fce8:	3318      	adds	r3, #24
 800fcea:	601a      	str	r2, [r3, #0]
		Pid[n].out = round(Pid[n].KP*Pid[n].e + Pid[n].KI*Pid[n].ei + Pid[n].KD*Pid[n].ed);
 800fcec:	4a31      	ldr	r2, [pc, #196]	; (800fdb4 <PIDControl+0x254>)
 800fcee:	68fb      	ldr	r3, [r7, #12]
 800fcf0:	212c      	movs	r1, #44	; 0x2c
 800fcf2:	fb01 f303 	mul.w	r3, r1, r3
 800fcf6:	4413      	add	r3, r2
 800fcf8:	ed93 7a00 	vldr	s14, [r3]
 800fcfc:	4a2d      	ldr	r2, [pc, #180]	; (800fdb4 <PIDControl+0x254>)
 800fcfe:	68fb      	ldr	r3, [r7, #12]
 800fd00:	212c      	movs	r1, #44	; 0x2c
 800fd02:	fb01 f303 	mul.w	r3, r1, r3
 800fd06:	4413      	add	r3, r2
 800fd08:	330c      	adds	r3, #12
 800fd0a:	edd3 7a00 	vldr	s15, [r3]
 800fd0e:	ee27 7a27 	vmul.f32	s14, s14, s15
 800fd12:	4a28      	ldr	r2, [pc, #160]	; (800fdb4 <PIDControl+0x254>)
 800fd14:	68fb      	ldr	r3, [r7, #12]
 800fd16:	212c      	movs	r1, #44	; 0x2c
 800fd18:	fb01 f303 	mul.w	r3, r1, r3
 800fd1c:	4413      	add	r3, r2
 800fd1e:	3304      	adds	r3, #4
 800fd20:	edd3 6a00 	vldr	s13, [r3]
 800fd24:	4a23      	ldr	r2, [pc, #140]	; (800fdb4 <PIDControl+0x254>)
 800fd26:	68fb      	ldr	r3, [r7, #12]
 800fd28:	212c      	movs	r1, #44	; 0x2c
 800fd2a:	fb01 f303 	mul.w	r3, r1, r3
 800fd2e:	4413      	add	r3, r2
 800fd30:	3310      	adds	r3, #16
 800fd32:	edd3 7a00 	vldr	s15, [r3]
 800fd36:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800fd3a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800fd3e:	4a1d      	ldr	r2, [pc, #116]	; (800fdb4 <PIDControl+0x254>)
 800fd40:	68fb      	ldr	r3, [r7, #12]
 800fd42:	212c      	movs	r1, #44	; 0x2c
 800fd44:	fb01 f303 	mul.w	r3, r1, r3
 800fd48:	4413      	add	r3, r2
 800fd4a:	3308      	adds	r3, #8
 800fd4c:	edd3 6a00 	vldr	s13, [r3]
 800fd50:	4a18      	ldr	r2, [pc, #96]	; (800fdb4 <PIDControl+0x254>)
 800fd52:	68fb      	ldr	r3, [r7, #12]
 800fd54:	212c      	movs	r1, #44	; 0x2c
 800fd56:	fb01 f303 	mul.w	r3, r1, r3
 800fd5a:	4413      	add	r3, r2
 800fd5c:	3314      	adds	r3, #20
 800fd5e:	edd3 7a00 	vldr	s15, [r3]
 800fd62:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800fd66:	ee77 7a27 	vadd.f32	s15, s14, s15
 800fd6a:	ee17 0a90 	vmov	r0, s15
 800fd6e:	f7f8 fb23 	bl	80083b8 <__aeabi_f2d>
 800fd72:	4603      	mov	r3, r0
 800fd74:	460c      	mov	r4, r1
 800fd76:	ec44 3b10 	vmov	d0, r3, r4
 800fd7a:	f005 f989 	bl	8015090 <round>
 800fd7e:	ec54 3b10 	vmov	r3, r4, d0
 800fd82:	4618      	mov	r0, r3
 800fd84:	4621      	mov	r1, r4
 800fd86:	f7f8 fe1f 	bl	80089c8 <__aeabi_d2iz>
 800fd8a:	4a0a      	ldr	r2, [pc, #40]	; (800fdb4 <PIDControl+0x254>)
 800fd8c:	68fb      	ldr	r3, [r7, #12]
 800fd8e:	212c      	movs	r1, #44	; 0x2c
 800fd90:	fb01 f303 	mul.w	r3, r1, r3
 800fd94:	4413      	add	r3, r2
 800fd96:	3324      	adds	r3, #36	; 0x24
 800fd98:	6018      	str	r0, [r3, #0]
		return Pid[n].out;
 800fd9a:	4a06      	ldr	r2, [pc, #24]	; (800fdb4 <PIDControl+0x254>)
 800fd9c:	68fb      	ldr	r3, [r7, #12]
 800fd9e:	212c      	movs	r1, #44	; 0x2c
 800fda0:	fb01 f303 	mul.w	r3, r1, r3
 800fda4:	4413      	add	r3, r2
 800fda6:	3324      	adds	r3, #36	; 0x24
 800fda8:	681b      	ldr	r3, [r3, #0]
	}
	//*output = Pid[n].out;
	//PIDOutput( n, output );

}
 800fdaa:	4618      	mov	r0, r3
 800fdac:	3714      	adds	r7, #20
 800fdae:	46bd      	mov	sp, r7
 800fdb0:	bd90      	pop	{r4, r7, pc}
 800fdb2:	bf00      	nop
 800fdb4:	20000314 	.word	0x20000314
 800fdb8:	3a83126f 	.word	0x3a83126f
 800fdbc:	4479ffff 	.word	0x4479ffff

0800fdc0 <HAL_GPIO_EXTI_Callback>:

#include <stdio.h>
#include <math.h>
//
int gpio_callback_count=0;
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 800fdc0:	b480      	push	{r7}
 800fdc2:	b083      	sub	sp, #12
 800fdc4:	af00      	add	r7, sp, #0
 800fdc6:	4603      	mov	r3, r0
 800fdc8:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin == GPIO_PIN_12)
 800fdca:	88fb      	ldrh	r3, [r7, #6]
 800fdcc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800fdd0:	d10b      	bne.n	800fdea <HAL_GPIO_EXTI_Callback+0x2a>
	{
	  gpio_callback_count++;
 800fdd2:	4b09      	ldr	r3, [pc, #36]	; (800fdf8 <HAL_GPIO_EXTI_Callback+0x38>)
 800fdd4:	681b      	ldr	r3, [r3, #0]
 800fdd6:	3301      	adds	r3, #1
 800fdd8:	4a07      	ldr	r2, [pc, #28]	; (800fdf8 <HAL_GPIO_EXTI_Callback+0x38>)
 800fdda:	6013      	str	r3, [r2, #0]
	  //ChangeLED(gpio_callback_count);

	  if(gpio_callback_count > 1) gpio_callback_count=0;
 800fddc:	4b06      	ldr	r3, [pc, #24]	; (800fdf8 <HAL_GPIO_EXTI_Callback+0x38>)
 800fdde:	681b      	ldr	r3, [r3, #0]
 800fde0:	2b01      	cmp	r3, #1
 800fde2:	dd02      	ble.n	800fdea <HAL_GPIO_EXTI_Callback+0x2a>
 800fde4:	4b04      	ldr	r3, [pc, #16]	; (800fdf8 <HAL_GPIO_EXTI_Callback+0x38>)
 800fde6:	2200      	movs	r2, #0
 800fde8:	601a      	str	r2, [r3, #0]
	}
}
 800fdea:	bf00      	nop
 800fdec:	370c      	adds	r7, #12
 800fdee:	46bd      	mov	sp, r7
 800fdf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fdf4:	4770      	bx	lr
 800fdf6:	bf00      	nop
 800fdf8:	200004cc 	.word	0x200004cc

0800fdfc <Signal>:
//while
//float Photo[4];

//led_driver
void Signal(int8_t mode)
{
 800fdfc:	b580      	push	{r7, lr}
 800fdfe:	b084      	sub	sp, #16
 800fe00:	af00      	add	r7, sp, #0
 800fe02:	4603      	mov	r3, r0
 800fe04:	71fb      	strb	r3, [r7, #7]
	for(int i=0; i < 5; i++)
 800fe06:	2300      	movs	r3, #0
 800fe08:	60fb      	str	r3, [r7, #12]
 800fe0a:	e010      	b.n	800fe2e <Signal+0x32>
	{
		ChangeLED(mode);
 800fe0c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800fe10:	4618      	mov	r0, r3
 800fe12:	f7ff f8b9 	bl	800ef88 <ChangeLED>
		HAL_Delay(100);
 800fe16:	2064      	movs	r0, #100	; 0x64
 800fe18:	f000 f992 	bl	8010140 <HAL_Delay>
		ChangeLED(0);
 800fe1c:	2000      	movs	r0, #0
 800fe1e:	f7ff f8b3 	bl	800ef88 <ChangeLED>
		HAL_Delay(100);
 800fe22:	2064      	movs	r0, #100	; 0x64
 800fe24:	f000 f98c 	bl	8010140 <HAL_Delay>
	for(int i=0; i < 5; i++)
 800fe28:	68fb      	ldr	r3, [r7, #12]
 800fe2a:	3301      	adds	r3, #1
 800fe2c:	60fb      	str	r3, [r7, #12]
 800fe2e:	68fb      	ldr	r3, [r7, #12]
 800fe30:	2b04      	cmp	r3, #4
 800fe32:	ddeb      	ble.n	800fe0c <Signal+0x10>
	}
}
 800fe34:	bf00      	nop
 800fe36:	3710      	adds	r7, #16
 800fe38:	46bd      	mov	sp, r7
 800fe3a:	bd80      	pop	{r7, pc}

0800fe3c <BatteryCheck>:

//battery_adc
void BatteryCheck(int adc_data)
{
 800fe3c:	b580      	push	{r7, lr}
 800fe3e:	b086      	sub	sp, #24
 800fe40:	af00      	add	r7, sp, #0
 800fe42:	6078      	str	r0, [r7, #4]

	//
	float battery_voltage;//adc1[2] 
	battery_voltage = ADCToBatteryVoltage( adc_data, V_SPLIT_NUM, PIN_V_MAX ,ADC_RESOLUTION );
 800fe44:	ed9f 1a13 	vldr	s2, [pc, #76]	; 800fe94 <BatteryCheck+0x58>
 800fe48:	eddf 0a13 	vldr	s1, [pc, #76]	; 800fe98 <BatteryCheck+0x5c>
 800fe4c:	eeb0 0a08 	vmov.f32	s0, #8	; 0x40400000  3.0
 800fe50:	6878      	ldr	r0, [r7, #4]
 800fe52:	f7ff fa67 	bl	800f324 <ADCToBatteryVoltage>
 800fe56:	ed87 0a05 	vstr	s0, [r7, #20]

	int led_pattern_num = IntegerPower(2, LED_NUM); //led
 800fe5a:	2103      	movs	r1, #3
 800fe5c:	2002      	movs	r0, #2
 800fe5e:	f7ff fa8b 	bl	800f378 <IntegerPower>
 800fe62:	6138      	str	r0, [r7, #16]

	int battery_level = GetBatteryLevel( battery_voltage, BATTERY_MIN, BATTERY_MAX, led_pattern_num);
 800fe64:	6938      	ldr	r0, [r7, #16]
 800fe66:	ed9f 1a0d 	vldr	s2, [pc, #52]	; 800fe9c <BatteryCheck+0x60>
 800fe6a:	eddf 0a0d 	vldr	s1, [pc, #52]	; 800fea0 <BatteryCheck+0x64>
 800fe6e:	ed97 0a05 	vldr	s0, [r7, #20]
 800fe72:	f7ff fa9e 	bl	800f3b2 <GetBatteryLevel>
 800fe76:	60f8      	str	r0, [r7, #12]

	printf("%d\r\n", battery_level);
 800fe78:	68f9      	ldr	r1, [r7, #12]
 800fe7a:	480a      	ldr	r0, [pc, #40]	; (800fea4 <BatteryCheck+0x68>)
 800fe7c:	f005 ffce 	bl	8015e1c <iprintf>
	Signal( battery_level );
 800fe80:	68fb      	ldr	r3, [r7, #12]
 800fe82:	b25b      	sxtb	r3, r3
 800fe84:	4618      	mov	r0, r3
 800fe86:	f7ff ffb9 	bl	800fdfc <Signal>
}
 800fe8a:	bf00      	nop
 800fe8c:	3718      	adds	r7, #24
 800fe8e:	46bd      	mov	sp, r7
 800fe90:	bd80      	pop	{r7, pc}
 800fe92:	bf00      	nop
 800fe94:	45800000 	.word	0x45800000
 800fe98:	40533333 	.word	0x40533333
 800fe9c:	41066666 	.word	0x41066666
 800fea0:	40e66666 	.word	0x40e66666
 800fea4:	0801a450 	.word	0x0801a450

0800fea8 <PhotoSwitch>:

//
//enc, emitter,receiver
//
void PhotoSwitch()
{
 800fea8:	b580      	push	{r7, lr}
 800feaa:	af00      	add	r7, sp, #0
	HAL_ADC_Start_DMA(&hadc2, (uint32_t *) adc2, 2);
 800feac:	2202      	movs	r2, #2
 800feae:	490c      	ldr	r1, [pc, #48]	; (800fee0 <PhotoSwitch+0x38>)
 800feb0:	480c      	ldr	r0, [pc, #48]	; (800fee4 <PhotoSwitch+0x3c>)
 800feb2:	f000 f9ab 	bl	801020c <HAL_ADC_Start_DMA>
	//tim8duty
	HAL_TIMEx_OCN_Start_IT(&htim8, TIM_CHANNEL_1);
 800feb6:	2100      	movs	r1, #0
 800feb8:	480b      	ldr	r0, [pc, #44]	; (800fee8 <PhotoSwitch+0x40>)
 800feba:	f004 f9c4 	bl	8014246 <HAL_TIMEx_OCN_Start_IT>

	while(adc2[1] < 200)
 800febe:	bf00      	nop
 800fec0:	4b07      	ldr	r3, [pc, #28]	; (800fee0 <PhotoSwitch+0x38>)
 800fec2:	685b      	ldr	r3, [r3, #4]
 800fec4:	2bc7      	cmp	r3, #199	; 0xc7
 800fec6:	d9fb      	bls.n	800fec0 <PhotoSwitch+0x18>
	{

	}
	HAL_ADC_Stop_DMA(&hadc2);
 800fec8:	4806      	ldr	r0, [pc, #24]	; (800fee4 <PhotoSwitch+0x3c>)
 800feca:	f000 fa91 	bl	80103f0 <HAL_ADC_Stop_DMA>
	HAL_TIMEx_OCN_Stop_IT(&htim8, TIM_CHANNEL_1);
 800fece:	2100      	movs	r1, #0
 800fed0:	4805      	ldr	r0, [pc, #20]	; (800fee8 <PhotoSwitch+0x40>)
 800fed2:	f004 fa0d 	bl	80142f0 <HAL_TIMEx_OCN_Stop_IT>
	Signal( 7 );
 800fed6:	2007      	movs	r0, #7
 800fed8:	f7ff ff90 	bl	800fdfc <Signal>
}
 800fedc:	bf00      	nop
 800fede:	bd80      	pop	{r7, pc}
 800fee0:	200002c4 	.word	0x200002c4
 800fee4:	20000c20 	.word	0x20000c20
 800fee8:	20000ba0 	.word	0x20000ba0

0800feec <ModeSelect>:

void ModeSelect(int8_t min, int8_t max, int8_t *pMode)
{
 800feec:	b580      	push	{r7, lr}
 800feee:	b084      	sub	sp, #16
 800fef0:	af00      	add	r7, sp, #0
 800fef2:	4603      	mov	r3, r0
 800fef4:	603a      	str	r2, [r7, #0]
 800fef6:	71fb      	strb	r3, [r7, #7]
 800fef8:	460b      	mov	r3, r1
 800fefa:	71bb      	strb	r3, [r7, #6]
	//
	//0-7
	//

	//
	HAL_TIM_Encoder_Start(&htim3,TIM_CHANNEL_1);
 800fefc:	2100      	movs	r1, #0
 800fefe:	483d      	ldr	r0, [pc, #244]	; (800fff4 <ModeSelect+0x108>)
 800ff00:	f003 fb06 	bl	8013510 <HAL_TIM_Encoder_Start>
	HAL_TIM_Encoder_Start(&htim3,TIM_CHANNEL_2);
 800ff04:	2104      	movs	r1, #4
 800ff06:	483b      	ldr	r0, [pc, #236]	; (800fff4 <ModeSelect+0x108>)
 800ff08:	f003 fb02 	bl	8013510 <HAL_TIM_Encoder_Start>
	//while
	*pMode=min;
 800ff0c:	683b      	ldr	r3, [r7, #0]
 800ff0e:	79fa      	ldrb	r2, [r7, #7]
 800ff10:	701a      	strb	r2, [r3, #0]

	//adc

	TIM3->CNT = INITIAL_PULSE;
 800ff12:	4b39      	ldr	r3, [pc, #228]	; (800fff8 <ModeSelect+0x10c>)
 800ff14:	f247 522f 	movw	r2, #29999	; 0x752f
 800ff18:	625a      	str	r2, [r3, #36]	; 0x24
	gpio_callback_count = 0;
 800ff1a:	4b38      	ldr	r3, [pc, #224]	; (800fffc <ModeSelect+0x110>)
 800ff1c:	2200      	movs	r2, #0
 800ff1e:	601a      	str	r2, [r3, #0]
	int ENC3_LEFT;
	while(gpio_callback_count == 0/**/) //
 800ff20:	e055      	b.n	800ffce <ModeSelect+0xe2>
	{
		//printf("Photo[FR] : %f, ENC3 : %d\r\n", Photo[FR], ENC3_LEFT);
		//
		  ENC3_LEFT = TIM3 -> CNT;	//
 800ff22:	4b35      	ldr	r3, [pc, #212]	; (800fff8 <ModeSelect+0x10c>)
 800ff24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ff26:	60fb      	str	r3, [r7, #12]

		  if(INITIAL_PULSE + (ENCODER_PULSE * REDUCATION_RATIO) /4 <= ENC3_LEFT )
 800ff28:	68fb      	ldr	r3, [r7, #12]
 800ff2a:	ee07 3a90 	vmov	s15, r3
 800ff2e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800ff32:	ed9f 7a33 	vldr	s14, [pc, #204]	; 8010000 <ModeSelect+0x114>
 800ff36:	eef4 7ac7 	vcmpe.f32	s15, s14
 800ff3a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ff3e:	db1c      	blt.n	800ff7a <ModeSelect+0x8e>
		  {
		  	  *pMode += 1;
 800ff40:	683b      	ldr	r3, [r7, #0]
 800ff42:	f993 3000 	ldrsb.w	r3, [r3]
 800ff46:	b2db      	uxtb	r3, r3
 800ff48:	3301      	adds	r3, #1
 800ff4a:	b2db      	uxtb	r3, r3
 800ff4c:	b25a      	sxtb	r2, r3
 800ff4e:	683b      	ldr	r3, [r7, #0]
 800ff50:	701a      	strb	r2, [r3, #0]
		  	  if(*pMode > max)
 800ff52:	683b      	ldr	r3, [r7, #0]
 800ff54:	f993 3000 	ldrsb.w	r3, [r3]
 800ff58:	f997 2006 	ldrsb.w	r2, [r7, #6]
 800ff5c:	429a      	cmp	r2, r3
 800ff5e:	da02      	bge.n	800ff66 <ModeSelect+0x7a>
		  	  {
		  		  *pMode = min;
 800ff60:	683b      	ldr	r3, [r7, #0]
 800ff62:	79fa      	ldrb	r2, [r7, #7]
 800ff64:	701a      	strb	r2, [r3, #0]
		  	  }
		  	  ChangeLED(*pMode);
 800ff66:	683b      	ldr	r3, [r7, #0]
 800ff68:	f993 3000 	ldrsb.w	r3, [r3]
 800ff6c:	4618      	mov	r0, r3
 800ff6e:	f7ff f80b 	bl	800ef88 <ChangeLED>
		  	  TIM3->CNT = INITIAL_PULSE;
 800ff72:	4b21      	ldr	r3, [pc, #132]	; (800fff8 <ModeSelect+0x10c>)
 800ff74:	f247 522f 	movw	r2, #29999	; 0x752f
 800ff78:	625a      	str	r2, [r3, #36]	; 0x24

		  }
		  if(INITIAL_PULSE - (ENCODER_PULSE * REDUCATION_RATIO) /4 >= ENC3_LEFT)
 800ff7a:	68fb      	ldr	r3, [r7, #12]
 800ff7c:	ee07 3a90 	vmov	s15, r3
 800ff80:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800ff84:	ed9f 7a1f 	vldr	s14, [pc, #124]	; 8010004 <ModeSelect+0x118>
 800ff88:	eef4 7ac7 	vcmpe.f32	s15, s14
 800ff8c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ff90:	d900      	bls.n	800ff94 <ModeSelect+0xa8>
 800ff92:	e01c      	b.n	800ffce <ModeSelect+0xe2>
		  {
		  	  *pMode -= 1;
 800ff94:	683b      	ldr	r3, [r7, #0]
 800ff96:	f993 3000 	ldrsb.w	r3, [r3]
 800ff9a:	b2db      	uxtb	r3, r3
 800ff9c:	3b01      	subs	r3, #1
 800ff9e:	b2db      	uxtb	r3, r3
 800ffa0:	b25a      	sxtb	r2, r3
 800ffa2:	683b      	ldr	r3, [r7, #0]
 800ffa4:	701a      	strb	r2, [r3, #0]
		  	  if(*pMode < min)
 800ffa6:	683b      	ldr	r3, [r7, #0]
 800ffa8:	f993 3000 	ldrsb.w	r3, [r3]
 800ffac:	f997 2007 	ldrsb.w	r2, [r7, #7]
 800ffb0:	429a      	cmp	r2, r3
 800ffb2:	dd02      	ble.n	800ffba <ModeSelect+0xce>
		  	  {
		  	  		  *pMode = max;
 800ffb4:	683b      	ldr	r3, [r7, #0]
 800ffb6:	79ba      	ldrb	r2, [r7, #6]
 800ffb8:	701a      	strb	r2, [r3, #0]
		  	  }
		  	  ChangeLED(*pMode);
 800ffba:	683b      	ldr	r3, [r7, #0]
 800ffbc:	f993 3000 	ldrsb.w	r3, [r3]
 800ffc0:	4618      	mov	r0, r3
 800ffc2:	f7fe ffe1 	bl	800ef88 <ChangeLED>
		  	  TIM3->CNT = INITIAL_PULSE;
 800ffc6:	4b0c      	ldr	r3, [pc, #48]	; (800fff8 <ModeSelect+0x10c>)
 800ffc8:	f247 522f 	movw	r2, #29999	; 0x752f
 800ffcc:	625a      	str	r2, [r3, #36]	; 0x24
	while(gpio_callback_count == 0/**/) //
 800ffce:	4b0b      	ldr	r3, [pc, #44]	; (800fffc <ModeSelect+0x110>)
 800ffd0:	681b      	ldr	r3, [r3, #0]
 800ffd2:	2b00      	cmp	r3, #0
 800ffd4:	d0a5      	beq.n	800ff22 <ModeSelect+0x36>
		  }
	}
	gpio_callback_count = 0;
 800ffd6:	4b09      	ldr	r3, [pc, #36]	; (800fffc <ModeSelect+0x110>)
 800ffd8:	2200      	movs	r2, #0
 800ffda:	601a      	str	r2, [r3, #0]
	HAL_TIM_Encoder_Stop(&htim3,TIM_CHANNEL_1);
 800ffdc:	2100      	movs	r1, #0
 800ffde:	4805      	ldr	r0, [pc, #20]	; (800fff4 <ModeSelect+0x108>)
 800ffe0:	f003 facd 	bl	801357e <HAL_TIM_Encoder_Stop>
	HAL_TIM_Encoder_Stop(&htim3,TIM_CHANNEL_2);
 800ffe4:	2104      	movs	r1, #4
 800ffe6:	4803      	ldr	r0, [pc, #12]	; (800fff4 <ModeSelect+0x108>)
 800ffe8:	f003 fac9 	bl	801357e <HAL_TIM_Encoder_Stop>
}
 800ffec:	bf00      	nop
 800ffee:	3710      	adds	r7, #16
 800fff0:	46bd      	mov	sp, r7
 800fff2:	bd80      	pop	{r7, pc}
 800fff4:	20000c68 	.word	0x20000c68
 800fff8:	40000400 	.word	0x40000400
 800fffc:	200004cc 	.word	0x200004cc
 8010000:	47352f00 	.word	0x47352f00
 8010004:	4654bc00 	.word	0x4654bc00

08010008 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8010008:	f8df d034 	ldr.w	sp, [pc, #52]	; 8010040 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 801000c:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 801000e:	e003      	b.n	8010018 <LoopCopyDataInit>

08010010 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8010010:	4b0c      	ldr	r3, [pc, #48]	; (8010044 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8010012:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8010014:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8010016:	3104      	adds	r1, #4

08010018 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8010018:	480b      	ldr	r0, [pc, #44]	; (8010048 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 801001a:	4b0c      	ldr	r3, [pc, #48]	; (801004c <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 801001c:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 801001e:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8010020:	d3f6      	bcc.n	8010010 <CopyDataInit>
  ldr  r2, =_sbss
 8010022:	4a0b      	ldr	r2, [pc, #44]	; (8010050 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8010024:	e002      	b.n	801002c <LoopFillZerobss>

08010026 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8010026:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8010028:	f842 3b04 	str.w	r3, [r2], #4

0801002c <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 801002c:	4b09      	ldr	r3, [pc, #36]	; (8010054 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 801002e:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8010030:	d3f9      	bcc.n	8010026 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8010032:	f7fe fbe5 	bl	800e800 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8010036:	f005 f87b 	bl	8015130 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 801003a:	f7fd fa77 	bl	800d52c <main>
  bx  lr    
 801003e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8010040:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8010044:	0801a7d4 	.word	0x0801a7d4
  ldr  r0, =_sdata
 8010048:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 801004c:	200001f8 	.word	0x200001f8
  ldr  r2, =_sbss
 8010050:	200001f8 	.word	0x200001f8
  ldr  r3, = _ebss
 8010054:	20000eb0 	.word	0x20000eb0

08010058 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8010058:	e7fe      	b.n	8010058 <ADC_IRQHandler>
	...

0801005c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 801005c:	b580      	push	{r7, lr}
 801005e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8010060:	4b0e      	ldr	r3, [pc, #56]	; (801009c <HAL_Init+0x40>)
 8010062:	681b      	ldr	r3, [r3, #0]
 8010064:	4a0d      	ldr	r2, [pc, #52]	; (801009c <HAL_Init+0x40>)
 8010066:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 801006a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 801006c:	4b0b      	ldr	r3, [pc, #44]	; (801009c <HAL_Init+0x40>)
 801006e:	681b      	ldr	r3, [r3, #0]
 8010070:	4a0a      	ldr	r2, [pc, #40]	; (801009c <HAL_Init+0x40>)
 8010072:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8010076:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8010078:	4b08      	ldr	r3, [pc, #32]	; (801009c <HAL_Init+0x40>)
 801007a:	681b      	ldr	r3, [r3, #0]
 801007c:	4a07      	ldr	r2, [pc, #28]	; (801009c <HAL_Init+0x40>)
 801007e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8010082:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8010084:	2003      	movs	r0, #3
 8010086:	f000 fd8b 	bl	8010ba0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 801008a:	2000      	movs	r0, #0
 801008c:	f000 f808 	bl	80100a0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8010090:	f7fe f81a 	bl	800e0c8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8010094:	2300      	movs	r3, #0
}
 8010096:	4618      	mov	r0, r3
 8010098:	bd80      	pop	{r7, pc}
 801009a:	bf00      	nop
 801009c:	40023c00 	.word	0x40023c00

080100a0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80100a0:	b580      	push	{r7, lr}
 80100a2:	b082      	sub	sp, #8
 80100a4:	af00      	add	r7, sp, #0
 80100a6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80100a8:	4b12      	ldr	r3, [pc, #72]	; (80100f4 <HAL_InitTick+0x54>)
 80100aa:	681a      	ldr	r2, [r3, #0]
 80100ac:	4b12      	ldr	r3, [pc, #72]	; (80100f8 <HAL_InitTick+0x58>)
 80100ae:	781b      	ldrb	r3, [r3, #0]
 80100b0:	4619      	mov	r1, r3
 80100b2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80100b6:	fbb3 f3f1 	udiv	r3, r3, r1
 80100ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80100be:	4618      	mov	r0, r3
 80100c0:	f000 fda3 	bl	8010c0a <HAL_SYSTICK_Config>
 80100c4:	4603      	mov	r3, r0
 80100c6:	2b00      	cmp	r3, #0
 80100c8:	d001      	beq.n	80100ce <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80100ca:	2301      	movs	r3, #1
 80100cc:	e00e      	b.n	80100ec <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80100ce:	687b      	ldr	r3, [r7, #4]
 80100d0:	2b0f      	cmp	r3, #15
 80100d2:	d80a      	bhi.n	80100ea <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80100d4:	2200      	movs	r2, #0
 80100d6:	6879      	ldr	r1, [r7, #4]
 80100d8:	f04f 30ff 	mov.w	r0, #4294967295
 80100dc:	f000 fd6b 	bl	8010bb6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80100e0:	4a06      	ldr	r2, [pc, #24]	; (80100fc <HAL_InitTick+0x5c>)
 80100e2:	687b      	ldr	r3, [r7, #4]
 80100e4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80100e6:	2300      	movs	r3, #0
 80100e8:	e000      	b.n	80100ec <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80100ea:	2301      	movs	r3, #1
}
 80100ec:	4618      	mov	r0, r3
 80100ee:	3708      	adds	r7, #8
 80100f0:	46bd      	mov	sp, r7
 80100f2:	bd80      	pop	{r7, pc}
 80100f4:	2000001c 	.word	0x2000001c
 80100f8:	20000024 	.word	0x20000024
 80100fc:	20000020 	.word	0x20000020

08010100 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8010100:	b480      	push	{r7}
 8010102:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8010104:	4b06      	ldr	r3, [pc, #24]	; (8010120 <HAL_IncTick+0x20>)
 8010106:	781b      	ldrb	r3, [r3, #0]
 8010108:	461a      	mov	r2, r3
 801010a:	4b06      	ldr	r3, [pc, #24]	; (8010124 <HAL_IncTick+0x24>)
 801010c:	681b      	ldr	r3, [r3, #0]
 801010e:	4413      	add	r3, r2
 8010110:	4a04      	ldr	r2, [pc, #16]	; (8010124 <HAL_IncTick+0x24>)
 8010112:	6013      	str	r3, [r2, #0]
}
 8010114:	bf00      	nop
 8010116:	46bd      	mov	sp, r7
 8010118:	f85d 7b04 	ldr.w	r7, [sp], #4
 801011c:	4770      	bx	lr
 801011e:	bf00      	nop
 8010120:	20000024 	.word	0x20000024
 8010124:	20000e88 	.word	0x20000e88

08010128 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8010128:	b480      	push	{r7}
 801012a:	af00      	add	r7, sp, #0
  return uwTick;
 801012c:	4b03      	ldr	r3, [pc, #12]	; (801013c <HAL_GetTick+0x14>)
 801012e:	681b      	ldr	r3, [r3, #0]
}
 8010130:	4618      	mov	r0, r3
 8010132:	46bd      	mov	sp, r7
 8010134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010138:	4770      	bx	lr
 801013a:	bf00      	nop
 801013c:	20000e88 	.word	0x20000e88

08010140 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8010140:	b580      	push	{r7, lr}
 8010142:	b084      	sub	sp, #16
 8010144:	af00      	add	r7, sp, #0
 8010146:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8010148:	f7ff ffee 	bl	8010128 <HAL_GetTick>
 801014c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 801014e:	687b      	ldr	r3, [r7, #4]
 8010150:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8010152:	68fb      	ldr	r3, [r7, #12]
 8010154:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010158:	d005      	beq.n	8010166 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 801015a:	4b09      	ldr	r3, [pc, #36]	; (8010180 <HAL_Delay+0x40>)
 801015c:	781b      	ldrb	r3, [r3, #0]
 801015e:	461a      	mov	r2, r3
 8010160:	68fb      	ldr	r3, [r7, #12]
 8010162:	4413      	add	r3, r2
 8010164:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8010166:	bf00      	nop
 8010168:	f7ff ffde 	bl	8010128 <HAL_GetTick>
 801016c:	4602      	mov	r2, r0
 801016e:	68bb      	ldr	r3, [r7, #8]
 8010170:	1ad3      	subs	r3, r2, r3
 8010172:	68fa      	ldr	r2, [r7, #12]
 8010174:	429a      	cmp	r2, r3
 8010176:	d8f7      	bhi.n	8010168 <HAL_Delay+0x28>
  {
  }
}
 8010178:	bf00      	nop
 801017a:	3710      	adds	r7, #16
 801017c:	46bd      	mov	sp, r7
 801017e:	bd80      	pop	{r7, pc}
 8010180:	20000024 	.word	0x20000024

08010184 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8010184:	b580      	push	{r7, lr}
 8010186:	b084      	sub	sp, #16
 8010188:	af00      	add	r7, sp, #0
 801018a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 801018c:	2300      	movs	r3, #0
 801018e:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8010190:	687b      	ldr	r3, [r7, #4]
 8010192:	2b00      	cmp	r3, #0
 8010194:	d101      	bne.n	801019a <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8010196:	2301      	movs	r3, #1
 8010198:	e033      	b.n	8010202 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 801019a:	687b      	ldr	r3, [r7, #4]
 801019c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801019e:	2b00      	cmp	r3, #0
 80101a0:	d109      	bne.n	80101b6 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80101a2:	6878      	ldr	r0, [r7, #4]
 80101a4:	f7fd ffb8 	bl	800e118 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80101a8:	687b      	ldr	r3, [r7, #4]
 80101aa:	2200      	movs	r2, #0
 80101ac:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80101ae:	687b      	ldr	r3, [r7, #4]
 80101b0:	2200      	movs	r2, #0
 80101b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80101b6:	687b      	ldr	r3, [r7, #4]
 80101b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80101ba:	f003 0310 	and.w	r3, r3, #16
 80101be:	2b00      	cmp	r3, #0
 80101c0:	d118      	bne.n	80101f4 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80101c2:	687b      	ldr	r3, [r7, #4]
 80101c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80101c6:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80101ca:	f023 0302 	bic.w	r3, r3, #2
 80101ce:	f043 0202 	orr.w	r2, r3, #2
 80101d2:	687b      	ldr	r3, [r7, #4]
 80101d4:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 80101d6:	6878      	ldr	r0, [r7, #4]
 80101d8:	f000 fa94 	bl	8010704 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80101dc:	687b      	ldr	r3, [r7, #4]
 80101de:	2200      	movs	r2, #0
 80101e0:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80101e2:	687b      	ldr	r3, [r7, #4]
 80101e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80101e6:	f023 0303 	bic.w	r3, r3, #3
 80101ea:	f043 0201 	orr.w	r2, r3, #1
 80101ee:	687b      	ldr	r3, [r7, #4]
 80101f0:	641a      	str	r2, [r3, #64]	; 0x40
 80101f2:	e001      	b.n	80101f8 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80101f4:	2301      	movs	r3, #1
 80101f6:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80101f8:	687b      	ldr	r3, [r7, #4]
 80101fa:	2200      	movs	r2, #0
 80101fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8010200:	7bfb      	ldrb	r3, [r7, #15]
}
 8010202:	4618      	mov	r0, r3
 8010204:	3710      	adds	r7, #16
 8010206:	46bd      	mov	sp, r7
 8010208:	bd80      	pop	{r7, pc}
	...

0801020c <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 801020c:	b580      	push	{r7, lr}
 801020e:	b086      	sub	sp, #24
 8010210:	af00      	add	r7, sp, #0
 8010212:	60f8      	str	r0, [r7, #12]
 8010214:	60b9      	str	r1, [r7, #8]
 8010216:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8010218:	2300      	movs	r3, #0
 801021a:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 801021c:	68fb      	ldr	r3, [r7, #12]
 801021e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8010222:	2b01      	cmp	r3, #1
 8010224:	d101      	bne.n	801022a <HAL_ADC_Start_DMA+0x1e>
 8010226:	2302      	movs	r3, #2
 8010228:	e0cc      	b.n	80103c4 <HAL_ADC_Start_DMA+0x1b8>
 801022a:	68fb      	ldr	r3, [r7, #12]
 801022c:	2201      	movs	r2, #1
 801022e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8010232:	68fb      	ldr	r3, [r7, #12]
 8010234:	681b      	ldr	r3, [r3, #0]
 8010236:	689b      	ldr	r3, [r3, #8]
 8010238:	f003 0301 	and.w	r3, r3, #1
 801023c:	2b01      	cmp	r3, #1
 801023e:	d018      	beq.n	8010272 <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8010240:	68fb      	ldr	r3, [r7, #12]
 8010242:	681b      	ldr	r3, [r3, #0]
 8010244:	689a      	ldr	r2, [r3, #8]
 8010246:	68fb      	ldr	r3, [r7, #12]
 8010248:	681b      	ldr	r3, [r3, #0]
 801024a:	f042 0201 	orr.w	r2, r2, #1
 801024e:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8010250:	4b5e      	ldr	r3, [pc, #376]	; (80103cc <HAL_ADC_Start_DMA+0x1c0>)
 8010252:	681b      	ldr	r3, [r3, #0]
 8010254:	4a5e      	ldr	r2, [pc, #376]	; (80103d0 <HAL_ADC_Start_DMA+0x1c4>)
 8010256:	fba2 2303 	umull	r2, r3, r2, r3
 801025a:	0c9a      	lsrs	r2, r3, #18
 801025c:	4613      	mov	r3, r2
 801025e:	005b      	lsls	r3, r3, #1
 8010260:	4413      	add	r3, r2
 8010262:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8010264:	e002      	b.n	801026c <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8010266:	693b      	ldr	r3, [r7, #16]
 8010268:	3b01      	subs	r3, #1
 801026a:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 801026c:	693b      	ldr	r3, [r7, #16]
 801026e:	2b00      	cmp	r3, #0
 8010270:	d1f9      	bne.n	8010266 <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8010272:	68fb      	ldr	r3, [r7, #12]
 8010274:	681b      	ldr	r3, [r3, #0]
 8010276:	689b      	ldr	r3, [r3, #8]
 8010278:	f003 0301 	and.w	r3, r3, #1
 801027c:	2b01      	cmp	r3, #1
 801027e:	f040 80a0 	bne.w	80103c2 <HAL_ADC_Start_DMA+0x1b6>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8010282:	68fb      	ldr	r3, [r7, #12]
 8010284:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010286:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 801028a:	f023 0301 	bic.w	r3, r3, #1
 801028e:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8010292:	68fb      	ldr	r3, [r7, #12]
 8010294:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8010296:	68fb      	ldr	r3, [r7, #12]
 8010298:	681b      	ldr	r3, [r3, #0]
 801029a:	685b      	ldr	r3, [r3, #4]
 801029c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80102a0:	2b00      	cmp	r3, #0
 80102a2:	d007      	beq.n	80102b4 <HAL_ADC_Start_DMA+0xa8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80102a4:	68fb      	ldr	r3, [r7, #12]
 80102a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80102a8:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80102ac:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80102b0:	68fb      	ldr	r3, [r7, #12]
 80102b2:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80102b4:	68fb      	ldr	r3, [r7, #12]
 80102b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80102b8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80102bc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80102c0:	d106      	bne.n	80102d0 <HAL_ADC_Start_DMA+0xc4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80102c2:	68fb      	ldr	r3, [r7, #12]
 80102c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80102c6:	f023 0206 	bic.w	r2, r3, #6
 80102ca:	68fb      	ldr	r3, [r7, #12]
 80102cc:	645a      	str	r2, [r3, #68]	; 0x44
 80102ce:	e002      	b.n	80102d6 <HAL_ADC_Start_DMA+0xca>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80102d0:	68fb      	ldr	r3, [r7, #12]
 80102d2:	2200      	movs	r2, #0
 80102d4:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 80102d6:	68fb      	ldr	r3, [r7, #12]
 80102d8:	2200      	movs	r2, #0
 80102da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80102de:	4b3d      	ldr	r3, [pc, #244]	; (80103d4 <HAL_ADC_Start_DMA+0x1c8>)
 80102e0:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80102e2:	68fb      	ldr	r3, [r7, #12]
 80102e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80102e6:	4a3c      	ldr	r2, [pc, #240]	; (80103d8 <HAL_ADC_Start_DMA+0x1cc>)
 80102e8:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80102ea:	68fb      	ldr	r3, [r7, #12]
 80102ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80102ee:	4a3b      	ldr	r2, [pc, #236]	; (80103dc <HAL_ADC_Start_DMA+0x1d0>)
 80102f0:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80102f2:	68fb      	ldr	r3, [r7, #12]
 80102f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80102f6:	4a3a      	ldr	r2, [pc, #232]	; (80103e0 <HAL_ADC_Start_DMA+0x1d4>)
 80102f8:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80102fa:	68fb      	ldr	r3, [r7, #12]
 80102fc:	681b      	ldr	r3, [r3, #0]
 80102fe:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8010302:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8010304:	68fb      	ldr	r3, [r7, #12]
 8010306:	681b      	ldr	r3, [r3, #0]
 8010308:	685a      	ldr	r2, [r3, #4]
 801030a:	68fb      	ldr	r3, [r7, #12]
 801030c:	681b      	ldr	r3, [r3, #0]
 801030e:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8010312:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8010314:	68fb      	ldr	r3, [r7, #12]
 8010316:	681b      	ldr	r3, [r3, #0]
 8010318:	689a      	ldr	r2, [r3, #8]
 801031a:	68fb      	ldr	r3, [r7, #12]
 801031c:	681b      	ldr	r3, [r3, #0]
 801031e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8010322:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8010324:	68fb      	ldr	r3, [r7, #12]
 8010326:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8010328:	68fb      	ldr	r3, [r7, #12]
 801032a:	681b      	ldr	r3, [r3, #0]
 801032c:	334c      	adds	r3, #76	; 0x4c
 801032e:	4619      	mov	r1, r3
 8010330:	68ba      	ldr	r2, [r7, #8]
 8010332:	687b      	ldr	r3, [r7, #4]
 8010334:	f000 fd24 	bl	8010d80 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8010338:	697b      	ldr	r3, [r7, #20]
 801033a:	685b      	ldr	r3, [r3, #4]
 801033c:	f003 031f 	and.w	r3, r3, #31
 8010340:	2b00      	cmp	r3, #0
 8010342:	d12a      	bne.n	801039a <HAL_ADC_Start_DMA+0x18e>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8010344:	68fb      	ldr	r3, [r7, #12]
 8010346:	681b      	ldr	r3, [r3, #0]
 8010348:	4a26      	ldr	r2, [pc, #152]	; (80103e4 <HAL_ADC_Start_DMA+0x1d8>)
 801034a:	4293      	cmp	r3, r2
 801034c:	d015      	beq.n	801037a <HAL_ADC_Start_DMA+0x16e>
 801034e:	68fb      	ldr	r3, [r7, #12]
 8010350:	681b      	ldr	r3, [r3, #0]
 8010352:	4a25      	ldr	r2, [pc, #148]	; (80103e8 <HAL_ADC_Start_DMA+0x1dc>)
 8010354:	4293      	cmp	r3, r2
 8010356:	d105      	bne.n	8010364 <HAL_ADC_Start_DMA+0x158>
 8010358:	4b1e      	ldr	r3, [pc, #120]	; (80103d4 <HAL_ADC_Start_DMA+0x1c8>)
 801035a:	685b      	ldr	r3, [r3, #4]
 801035c:	f003 031f 	and.w	r3, r3, #31
 8010360:	2b00      	cmp	r3, #0
 8010362:	d00a      	beq.n	801037a <HAL_ADC_Start_DMA+0x16e>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8010364:	68fb      	ldr	r3, [r7, #12]
 8010366:	681b      	ldr	r3, [r3, #0]
 8010368:	4a20      	ldr	r2, [pc, #128]	; (80103ec <HAL_ADC_Start_DMA+0x1e0>)
 801036a:	4293      	cmp	r3, r2
 801036c:	d129      	bne.n	80103c2 <HAL_ADC_Start_DMA+0x1b6>
 801036e:	4b19      	ldr	r3, [pc, #100]	; (80103d4 <HAL_ADC_Start_DMA+0x1c8>)
 8010370:	685b      	ldr	r3, [r3, #4]
 8010372:	f003 031f 	and.w	r3, r3, #31
 8010376:	2b0f      	cmp	r3, #15
 8010378:	d823      	bhi.n	80103c2 <HAL_ADC_Start_DMA+0x1b6>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 801037a:	68fb      	ldr	r3, [r7, #12]
 801037c:	681b      	ldr	r3, [r3, #0]
 801037e:	689b      	ldr	r3, [r3, #8]
 8010380:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8010384:	2b00      	cmp	r3, #0
 8010386:	d11c      	bne.n	80103c2 <HAL_ADC_Start_DMA+0x1b6>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8010388:	68fb      	ldr	r3, [r7, #12]
 801038a:	681b      	ldr	r3, [r3, #0]
 801038c:	689a      	ldr	r2, [r3, #8]
 801038e:	68fb      	ldr	r3, [r7, #12]
 8010390:	681b      	ldr	r3, [r3, #0]
 8010392:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8010396:	609a      	str	r2, [r3, #8]
 8010398:	e013      	b.n	80103c2 <HAL_ADC_Start_DMA+0x1b6>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 801039a:	68fb      	ldr	r3, [r7, #12]
 801039c:	681b      	ldr	r3, [r3, #0]
 801039e:	4a11      	ldr	r2, [pc, #68]	; (80103e4 <HAL_ADC_Start_DMA+0x1d8>)
 80103a0:	4293      	cmp	r3, r2
 80103a2:	d10e      	bne.n	80103c2 <HAL_ADC_Start_DMA+0x1b6>
 80103a4:	68fb      	ldr	r3, [r7, #12]
 80103a6:	681b      	ldr	r3, [r3, #0]
 80103a8:	689b      	ldr	r3, [r3, #8]
 80103aa:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80103ae:	2b00      	cmp	r3, #0
 80103b0:	d107      	bne.n	80103c2 <HAL_ADC_Start_DMA+0x1b6>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80103b2:	68fb      	ldr	r3, [r7, #12]
 80103b4:	681b      	ldr	r3, [r3, #0]
 80103b6:	689a      	ldr	r2, [r3, #8]
 80103b8:	68fb      	ldr	r3, [r7, #12]
 80103ba:	681b      	ldr	r3, [r3, #0]
 80103bc:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80103c0:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 80103c2:	2300      	movs	r3, #0
}
 80103c4:	4618      	mov	r0, r3
 80103c6:	3718      	adds	r7, #24
 80103c8:	46bd      	mov	sp, r7
 80103ca:	bd80      	pop	{r7, pc}
 80103cc:	2000001c 	.word	0x2000001c
 80103d0:	431bde83 	.word	0x431bde83
 80103d4:	40012300 	.word	0x40012300
 80103d8:	080108fd 	.word	0x080108fd
 80103dc:	080109b7 	.word	0x080109b7
 80103e0:	080109d3 	.word	0x080109d3
 80103e4:	40012000 	.word	0x40012000
 80103e8:	40012100 	.word	0x40012100
 80103ec:	40012200 	.word	0x40012200

080103f0 <HAL_ADC_Stop_DMA>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Stop_DMA(ADC_HandleTypeDef* hadc)
{
 80103f0:	b580      	push	{r7, lr}
 80103f2:	b084      	sub	sp, #16
 80103f4:	af00      	add	r7, sp, #0
 80103f6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80103f8:	2300      	movs	r3, #0
 80103fa:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80103fc:	687b      	ldr	r3, [r7, #4]
 80103fe:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8010402:	2b01      	cmp	r3, #1
 8010404:	d101      	bne.n	801040a <HAL_ADC_Stop_DMA+0x1a>
 8010406:	2302      	movs	r3, #2
 8010408:	e038      	b.n	801047c <HAL_ADC_Stop_DMA+0x8c>
 801040a:	687b      	ldr	r3, [r7, #4]
 801040c:	2201      	movs	r2, #1
 801040e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 8010412:	687b      	ldr	r3, [r7, #4]
 8010414:	681b      	ldr	r3, [r3, #0]
 8010416:	689a      	ldr	r2, [r3, #8]
 8010418:	687b      	ldr	r3, [r7, #4]
 801041a:	681b      	ldr	r3, [r3, #0]
 801041c:	f022 0201 	bic.w	r2, r2, #1
 8010420:	609a      	str	r2, [r3, #8]
  
  /* Check if ADC is effectively disabled */
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 8010422:	687b      	ldr	r3, [r7, #4]
 8010424:	681b      	ldr	r3, [r3, #0]
 8010426:	689b      	ldr	r3, [r3, #8]
 8010428:	f003 0301 	and.w	r3, r3, #1
 801042c:	2b00      	cmp	r3, #0
 801042e:	d120      	bne.n	8010472 <HAL_ADC_Stop_DMA+0x82>
  {
    /* Disable the selected ADC DMA mode */
    hadc->Instance->CR2 &= ~ADC_CR2_DMA;
 8010430:	687b      	ldr	r3, [r7, #4]
 8010432:	681b      	ldr	r3, [r3, #0]
 8010434:	689a      	ldr	r2, [r3, #8]
 8010436:	687b      	ldr	r3, [r7, #4]
 8010438:	681b      	ldr	r3, [r3, #0]
 801043a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 801043e:	609a      	str	r2, [r3, #8]
    
    /* Disable the DMA channel (in case of DMA in circular mode or stop while */
    /* DMA transfer is on going)                                              */
    tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 8010440:	687b      	ldr	r3, [r7, #4]
 8010442:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010444:	4618      	mov	r0, r3
 8010446:	f000 fcf3 	bl	8010e30 <HAL_DMA_Abort>
 801044a:	4603      	mov	r3, r0
 801044c:	73fb      	strb	r3, [r7, #15]
    
    /* Disable ADC overrun interrupt */
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 801044e:	687b      	ldr	r3, [r7, #4]
 8010450:	681b      	ldr	r3, [r3, #0]
 8010452:	685a      	ldr	r2, [r3, #4]
 8010454:	687b      	ldr	r3, [r7, #4]
 8010456:	681b      	ldr	r3, [r3, #0]
 8010458:	f022 6280 	bic.w	r2, r2, #67108864	; 0x4000000
 801045c:	605a      	str	r2, [r3, #4]
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 801045e:	687b      	ldr	r3, [r7, #4]
 8010460:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010462:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8010466:	f023 0301 	bic.w	r3, r3, #1
 801046a:	f043 0201 	orr.w	r2, r3, #1
 801046e:	687b      	ldr	r3, [r7, #4]
 8010470:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8010472:	687b      	ldr	r3, [r7, #4]
 8010474:	2200      	movs	r2, #0
 8010476:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 801047a:	7bfb      	ldrb	r3, [r7, #15]
}
 801047c:	4618      	mov	r0, r3
 801047e:	3710      	adds	r7, #16
 8010480:	46bd      	mov	sp, r7
 8010482:	bd80      	pop	{r7, pc}

08010484 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8010484:	b480      	push	{r7}
 8010486:	b083      	sub	sp, #12
 8010488:	af00      	add	r7, sp, #0
 801048a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 801048c:	bf00      	nop
 801048e:	370c      	adds	r7, #12
 8010490:	46bd      	mov	sp, r7
 8010492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010496:	4770      	bx	lr

08010498 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8010498:	b480      	push	{r7}
 801049a:	b083      	sub	sp, #12
 801049c:	af00      	add	r7, sp, #0
 801049e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 80104a0:	bf00      	nop
 80104a2:	370c      	adds	r7, #12
 80104a4:	46bd      	mov	sp, r7
 80104a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80104aa:	4770      	bx	lr

080104ac <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80104ac:	b480      	push	{r7}
 80104ae:	b083      	sub	sp, #12
 80104b0:	af00      	add	r7, sp, #0
 80104b2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 80104b4:	bf00      	nop
 80104b6:	370c      	adds	r7, #12
 80104b8:	46bd      	mov	sp, r7
 80104ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80104be:	4770      	bx	lr

080104c0 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80104c0:	b480      	push	{r7}
 80104c2:	b085      	sub	sp, #20
 80104c4:	af00      	add	r7, sp, #0
 80104c6:	6078      	str	r0, [r7, #4]
 80104c8:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80104ca:	2300      	movs	r3, #0
 80104cc:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80104ce:	687b      	ldr	r3, [r7, #4]
 80104d0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80104d4:	2b01      	cmp	r3, #1
 80104d6:	d101      	bne.n	80104dc <HAL_ADC_ConfigChannel+0x1c>
 80104d8:	2302      	movs	r3, #2
 80104da:	e105      	b.n	80106e8 <HAL_ADC_ConfigChannel+0x228>
 80104dc:	687b      	ldr	r3, [r7, #4]
 80104de:	2201      	movs	r2, #1
 80104e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80104e4:	683b      	ldr	r3, [r7, #0]
 80104e6:	681b      	ldr	r3, [r3, #0]
 80104e8:	2b09      	cmp	r3, #9
 80104ea:	d925      	bls.n	8010538 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80104ec:	687b      	ldr	r3, [r7, #4]
 80104ee:	681b      	ldr	r3, [r3, #0]
 80104f0:	68d9      	ldr	r1, [r3, #12]
 80104f2:	683b      	ldr	r3, [r7, #0]
 80104f4:	681b      	ldr	r3, [r3, #0]
 80104f6:	b29b      	uxth	r3, r3
 80104f8:	461a      	mov	r2, r3
 80104fa:	4613      	mov	r3, r2
 80104fc:	005b      	lsls	r3, r3, #1
 80104fe:	4413      	add	r3, r2
 8010500:	3b1e      	subs	r3, #30
 8010502:	2207      	movs	r2, #7
 8010504:	fa02 f303 	lsl.w	r3, r2, r3
 8010508:	43da      	mvns	r2, r3
 801050a:	687b      	ldr	r3, [r7, #4]
 801050c:	681b      	ldr	r3, [r3, #0]
 801050e:	400a      	ands	r2, r1
 8010510:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8010512:	687b      	ldr	r3, [r7, #4]
 8010514:	681b      	ldr	r3, [r3, #0]
 8010516:	68d9      	ldr	r1, [r3, #12]
 8010518:	683b      	ldr	r3, [r7, #0]
 801051a:	689a      	ldr	r2, [r3, #8]
 801051c:	683b      	ldr	r3, [r7, #0]
 801051e:	681b      	ldr	r3, [r3, #0]
 8010520:	b29b      	uxth	r3, r3
 8010522:	4618      	mov	r0, r3
 8010524:	4603      	mov	r3, r0
 8010526:	005b      	lsls	r3, r3, #1
 8010528:	4403      	add	r3, r0
 801052a:	3b1e      	subs	r3, #30
 801052c:	409a      	lsls	r2, r3
 801052e:	687b      	ldr	r3, [r7, #4]
 8010530:	681b      	ldr	r3, [r3, #0]
 8010532:	430a      	orrs	r2, r1
 8010534:	60da      	str	r2, [r3, #12]
 8010536:	e022      	b.n	801057e <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8010538:	687b      	ldr	r3, [r7, #4]
 801053a:	681b      	ldr	r3, [r3, #0]
 801053c:	6919      	ldr	r1, [r3, #16]
 801053e:	683b      	ldr	r3, [r7, #0]
 8010540:	681b      	ldr	r3, [r3, #0]
 8010542:	b29b      	uxth	r3, r3
 8010544:	461a      	mov	r2, r3
 8010546:	4613      	mov	r3, r2
 8010548:	005b      	lsls	r3, r3, #1
 801054a:	4413      	add	r3, r2
 801054c:	2207      	movs	r2, #7
 801054e:	fa02 f303 	lsl.w	r3, r2, r3
 8010552:	43da      	mvns	r2, r3
 8010554:	687b      	ldr	r3, [r7, #4]
 8010556:	681b      	ldr	r3, [r3, #0]
 8010558:	400a      	ands	r2, r1
 801055a:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 801055c:	687b      	ldr	r3, [r7, #4]
 801055e:	681b      	ldr	r3, [r3, #0]
 8010560:	6919      	ldr	r1, [r3, #16]
 8010562:	683b      	ldr	r3, [r7, #0]
 8010564:	689a      	ldr	r2, [r3, #8]
 8010566:	683b      	ldr	r3, [r7, #0]
 8010568:	681b      	ldr	r3, [r3, #0]
 801056a:	b29b      	uxth	r3, r3
 801056c:	4618      	mov	r0, r3
 801056e:	4603      	mov	r3, r0
 8010570:	005b      	lsls	r3, r3, #1
 8010572:	4403      	add	r3, r0
 8010574:	409a      	lsls	r2, r3
 8010576:	687b      	ldr	r3, [r7, #4]
 8010578:	681b      	ldr	r3, [r3, #0]
 801057a:	430a      	orrs	r2, r1
 801057c:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 801057e:	683b      	ldr	r3, [r7, #0]
 8010580:	685b      	ldr	r3, [r3, #4]
 8010582:	2b06      	cmp	r3, #6
 8010584:	d824      	bhi.n	80105d0 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8010586:	687b      	ldr	r3, [r7, #4]
 8010588:	681b      	ldr	r3, [r3, #0]
 801058a:	6b59      	ldr	r1, [r3, #52]	; 0x34
 801058c:	683b      	ldr	r3, [r7, #0]
 801058e:	685a      	ldr	r2, [r3, #4]
 8010590:	4613      	mov	r3, r2
 8010592:	009b      	lsls	r3, r3, #2
 8010594:	4413      	add	r3, r2
 8010596:	3b05      	subs	r3, #5
 8010598:	221f      	movs	r2, #31
 801059a:	fa02 f303 	lsl.w	r3, r2, r3
 801059e:	43da      	mvns	r2, r3
 80105a0:	687b      	ldr	r3, [r7, #4]
 80105a2:	681b      	ldr	r3, [r3, #0]
 80105a4:	400a      	ands	r2, r1
 80105a6:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80105a8:	687b      	ldr	r3, [r7, #4]
 80105aa:	681b      	ldr	r3, [r3, #0]
 80105ac:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80105ae:	683b      	ldr	r3, [r7, #0]
 80105b0:	681b      	ldr	r3, [r3, #0]
 80105b2:	b29b      	uxth	r3, r3
 80105b4:	4618      	mov	r0, r3
 80105b6:	683b      	ldr	r3, [r7, #0]
 80105b8:	685a      	ldr	r2, [r3, #4]
 80105ba:	4613      	mov	r3, r2
 80105bc:	009b      	lsls	r3, r3, #2
 80105be:	4413      	add	r3, r2
 80105c0:	3b05      	subs	r3, #5
 80105c2:	fa00 f203 	lsl.w	r2, r0, r3
 80105c6:	687b      	ldr	r3, [r7, #4]
 80105c8:	681b      	ldr	r3, [r3, #0]
 80105ca:	430a      	orrs	r2, r1
 80105cc:	635a      	str	r2, [r3, #52]	; 0x34
 80105ce:	e04c      	b.n	801066a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80105d0:	683b      	ldr	r3, [r7, #0]
 80105d2:	685b      	ldr	r3, [r3, #4]
 80105d4:	2b0c      	cmp	r3, #12
 80105d6:	d824      	bhi.n	8010622 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80105d8:	687b      	ldr	r3, [r7, #4]
 80105da:	681b      	ldr	r3, [r3, #0]
 80105dc:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80105de:	683b      	ldr	r3, [r7, #0]
 80105e0:	685a      	ldr	r2, [r3, #4]
 80105e2:	4613      	mov	r3, r2
 80105e4:	009b      	lsls	r3, r3, #2
 80105e6:	4413      	add	r3, r2
 80105e8:	3b23      	subs	r3, #35	; 0x23
 80105ea:	221f      	movs	r2, #31
 80105ec:	fa02 f303 	lsl.w	r3, r2, r3
 80105f0:	43da      	mvns	r2, r3
 80105f2:	687b      	ldr	r3, [r7, #4]
 80105f4:	681b      	ldr	r3, [r3, #0]
 80105f6:	400a      	ands	r2, r1
 80105f8:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80105fa:	687b      	ldr	r3, [r7, #4]
 80105fc:	681b      	ldr	r3, [r3, #0]
 80105fe:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8010600:	683b      	ldr	r3, [r7, #0]
 8010602:	681b      	ldr	r3, [r3, #0]
 8010604:	b29b      	uxth	r3, r3
 8010606:	4618      	mov	r0, r3
 8010608:	683b      	ldr	r3, [r7, #0]
 801060a:	685a      	ldr	r2, [r3, #4]
 801060c:	4613      	mov	r3, r2
 801060e:	009b      	lsls	r3, r3, #2
 8010610:	4413      	add	r3, r2
 8010612:	3b23      	subs	r3, #35	; 0x23
 8010614:	fa00 f203 	lsl.w	r2, r0, r3
 8010618:	687b      	ldr	r3, [r7, #4]
 801061a:	681b      	ldr	r3, [r3, #0]
 801061c:	430a      	orrs	r2, r1
 801061e:	631a      	str	r2, [r3, #48]	; 0x30
 8010620:	e023      	b.n	801066a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8010622:	687b      	ldr	r3, [r7, #4]
 8010624:	681b      	ldr	r3, [r3, #0]
 8010626:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8010628:	683b      	ldr	r3, [r7, #0]
 801062a:	685a      	ldr	r2, [r3, #4]
 801062c:	4613      	mov	r3, r2
 801062e:	009b      	lsls	r3, r3, #2
 8010630:	4413      	add	r3, r2
 8010632:	3b41      	subs	r3, #65	; 0x41
 8010634:	221f      	movs	r2, #31
 8010636:	fa02 f303 	lsl.w	r3, r2, r3
 801063a:	43da      	mvns	r2, r3
 801063c:	687b      	ldr	r3, [r7, #4]
 801063e:	681b      	ldr	r3, [r3, #0]
 8010640:	400a      	ands	r2, r1
 8010642:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8010644:	687b      	ldr	r3, [r7, #4]
 8010646:	681b      	ldr	r3, [r3, #0]
 8010648:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 801064a:	683b      	ldr	r3, [r7, #0]
 801064c:	681b      	ldr	r3, [r3, #0]
 801064e:	b29b      	uxth	r3, r3
 8010650:	4618      	mov	r0, r3
 8010652:	683b      	ldr	r3, [r7, #0]
 8010654:	685a      	ldr	r2, [r3, #4]
 8010656:	4613      	mov	r3, r2
 8010658:	009b      	lsls	r3, r3, #2
 801065a:	4413      	add	r3, r2
 801065c:	3b41      	subs	r3, #65	; 0x41
 801065e:	fa00 f203 	lsl.w	r2, r0, r3
 8010662:	687b      	ldr	r3, [r7, #4]
 8010664:	681b      	ldr	r3, [r3, #0]
 8010666:	430a      	orrs	r2, r1
 8010668:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 801066a:	4b22      	ldr	r3, [pc, #136]	; (80106f4 <HAL_ADC_ConfigChannel+0x234>)
 801066c:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 801066e:	687b      	ldr	r3, [r7, #4]
 8010670:	681b      	ldr	r3, [r3, #0]
 8010672:	4a21      	ldr	r2, [pc, #132]	; (80106f8 <HAL_ADC_ConfigChannel+0x238>)
 8010674:	4293      	cmp	r3, r2
 8010676:	d109      	bne.n	801068c <HAL_ADC_ConfigChannel+0x1cc>
 8010678:	683b      	ldr	r3, [r7, #0]
 801067a:	681b      	ldr	r3, [r3, #0]
 801067c:	2b12      	cmp	r3, #18
 801067e:	d105      	bne.n	801068c <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8010680:	68fb      	ldr	r3, [r7, #12]
 8010682:	685b      	ldr	r3, [r3, #4]
 8010684:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8010688:	68fb      	ldr	r3, [r7, #12]
 801068a:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 801068c:	687b      	ldr	r3, [r7, #4]
 801068e:	681b      	ldr	r3, [r3, #0]
 8010690:	4a19      	ldr	r2, [pc, #100]	; (80106f8 <HAL_ADC_ConfigChannel+0x238>)
 8010692:	4293      	cmp	r3, r2
 8010694:	d123      	bne.n	80106de <HAL_ADC_ConfigChannel+0x21e>
 8010696:	683b      	ldr	r3, [r7, #0]
 8010698:	681b      	ldr	r3, [r3, #0]
 801069a:	2b10      	cmp	r3, #16
 801069c:	d003      	beq.n	80106a6 <HAL_ADC_ConfigChannel+0x1e6>
 801069e:	683b      	ldr	r3, [r7, #0]
 80106a0:	681b      	ldr	r3, [r3, #0]
 80106a2:	2b11      	cmp	r3, #17
 80106a4:	d11b      	bne.n	80106de <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80106a6:	68fb      	ldr	r3, [r7, #12]
 80106a8:	685b      	ldr	r3, [r3, #4]
 80106aa:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80106ae:	68fb      	ldr	r3, [r7, #12]
 80106b0:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 80106b2:	683b      	ldr	r3, [r7, #0]
 80106b4:	681b      	ldr	r3, [r3, #0]
 80106b6:	2b10      	cmp	r3, #16
 80106b8:	d111      	bne.n	80106de <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80106ba:	4b10      	ldr	r3, [pc, #64]	; (80106fc <HAL_ADC_ConfigChannel+0x23c>)
 80106bc:	681b      	ldr	r3, [r3, #0]
 80106be:	4a10      	ldr	r2, [pc, #64]	; (8010700 <HAL_ADC_ConfigChannel+0x240>)
 80106c0:	fba2 2303 	umull	r2, r3, r2, r3
 80106c4:	0c9a      	lsrs	r2, r3, #18
 80106c6:	4613      	mov	r3, r2
 80106c8:	009b      	lsls	r3, r3, #2
 80106ca:	4413      	add	r3, r2
 80106cc:	005b      	lsls	r3, r3, #1
 80106ce:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80106d0:	e002      	b.n	80106d8 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 80106d2:	68bb      	ldr	r3, [r7, #8]
 80106d4:	3b01      	subs	r3, #1
 80106d6:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80106d8:	68bb      	ldr	r3, [r7, #8]
 80106da:	2b00      	cmp	r3, #0
 80106dc:	d1f9      	bne.n	80106d2 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80106de:	687b      	ldr	r3, [r7, #4]
 80106e0:	2200      	movs	r2, #0
 80106e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80106e6:	2300      	movs	r3, #0
}
 80106e8:	4618      	mov	r0, r3
 80106ea:	3714      	adds	r7, #20
 80106ec:	46bd      	mov	sp, r7
 80106ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80106f2:	4770      	bx	lr
 80106f4:	40012300 	.word	0x40012300
 80106f8:	40012000 	.word	0x40012000
 80106fc:	2000001c 	.word	0x2000001c
 8010700:	431bde83 	.word	0x431bde83

08010704 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8010704:	b480      	push	{r7}
 8010706:	b085      	sub	sp, #20
 8010708:	af00      	add	r7, sp, #0
 801070a:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 801070c:	4b79      	ldr	r3, [pc, #484]	; (80108f4 <ADC_Init+0x1f0>)
 801070e:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8010710:	68fb      	ldr	r3, [r7, #12]
 8010712:	685b      	ldr	r3, [r3, #4]
 8010714:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8010718:	68fb      	ldr	r3, [r7, #12]
 801071a:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 801071c:	68fb      	ldr	r3, [r7, #12]
 801071e:	685a      	ldr	r2, [r3, #4]
 8010720:	687b      	ldr	r3, [r7, #4]
 8010722:	685b      	ldr	r3, [r3, #4]
 8010724:	431a      	orrs	r2, r3
 8010726:	68fb      	ldr	r3, [r7, #12]
 8010728:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 801072a:	687b      	ldr	r3, [r7, #4]
 801072c:	681b      	ldr	r3, [r3, #0]
 801072e:	685a      	ldr	r2, [r3, #4]
 8010730:	687b      	ldr	r3, [r7, #4]
 8010732:	681b      	ldr	r3, [r3, #0]
 8010734:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8010738:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 801073a:	687b      	ldr	r3, [r7, #4]
 801073c:	681b      	ldr	r3, [r3, #0]
 801073e:	6859      	ldr	r1, [r3, #4]
 8010740:	687b      	ldr	r3, [r7, #4]
 8010742:	691b      	ldr	r3, [r3, #16]
 8010744:	021a      	lsls	r2, r3, #8
 8010746:	687b      	ldr	r3, [r7, #4]
 8010748:	681b      	ldr	r3, [r3, #0]
 801074a:	430a      	orrs	r2, r1
 801074c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 801074e:	687b      	ldr	r3, [r7, #4]
 8010750:	681b      	ldr	r3, [r3, #0]
 8010752:	685a      	ldr	r2, [r3, #4]
 8010754:	687b      	ldr	r3, [r7, #4]
 8010756:	681b      	ldr	r3, [r3, #0]
 8010758:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 801075c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 801075e:	687b      	ldr	r3, [r7, #4]
 8010760:	681b      	ldr	r3, [r3, #0]
 8010762:	6859      	ldr	r1, [r3, #4]
 8010764:	687b      	ldr	r3, [r7, #4]
 8010766:	689a      	ldr	r2, [r3, #8]
 8010768:	687b      	ldr	r3, [r7, #4]
 801076a:	681b      	ldr	r3, [r3, #0]
 801076c:	430a      	orrs	r2, r1
 801076e:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8010770:	687b      	ldr	r3, [r7, #4]
 8010772:	681b      	ldr	r3, [r3, #0]
 8010774:	689a      	ldr	r2, [r3, #8]
 8010776:	687b      	ldr	r3, [r7, #4]
 8010778:	681b      	ldr	r3, [r3, #0]
 801077a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 801077e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8010780:	687b      	ldr	r3, [r7, #4]
 8010782:	681b      	ldr	r3, [r3, #0]
 8010784:	6899      	ldr	r1, [r3, #8]
 8010786:	687b      	ldr	r3, [r7, #4]
 8010788:	68da      	ldr	r2, [r3, #12]
 801078a:	687b      	ldr	r3, [r7, #4]
 801078c:	681b      	ldr	r3, [r3, #0]
 801078e:	430a      	orrs	r2, r1
 8010790:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8010792:	687b      	ldr	r3, [r7, #4]
 8010794:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8010796:	4a58      	ldr	r2, [pc, #352]	; (80108f8 <ADC_Init+0x1f4>)
 8010798:	4293      	cmp	r3, r2
 801079a:	d022      	beq.n	80107e2 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 801079c:	687b      	ldr	r3, [r7, #4]
 801079e:	681b      	ldr	r3, [r3, #0]
 80107a0:	689a      	ldr	r2, [r3, #8]
 80107a2:	687b      	ldr	r3, [r7, #4]
 80107a4:	681b      	ldr	r3, [r3, #0]
 80107a6:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80107aa:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80107ac:	687b      	ldr	r3, [r7, #4]
 80107ae:	681b      	ldr	r3, [r3, #0]
 80107b0:	6899      	ldr	r1, [r3, #8]
 80107b2:	687b      	ldr	r3, [r7, #4]
 80107b4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80107b6:	687b      	ldr	r3, [r7, #4]
 80107b8:	681b      	ldr	r3, [r3, #0]
 80107ba:	430a      	orrs	r2, r1
 80107bc:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80107be:	687b      	ldr	r3, [r7, #4]
 80107c0:	681b      	ldr	r3, [r3, #0]
 80107c2:	689a      	ldr	r2, [r3, #8]
 80107c4:	687b      	ldr	r3, [r7, #4]
 80107c6:	681b      	ldr	r3, [r3, #0]
 80107c8:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80107cc:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80107ce:	687b      	ldr	r3, [r7, #4]
 80107d0:	681b      	ldr	r3, [r3, #0]
 80107d2:	6899      	ldr	r1, [r3, #8]
 80107d4:	687b      	ldr	r3, [r7, #4]
 80107d6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80107d8:	687b      	ldr	r3, [r7, #4]
 80107da:	681b      	ldr	r3, [r3, #0]
 80107dc:	430a      	orrs	r2, r1
 80107de:	609a      	str	r2, [r3, #8]
 80107e0:	e00f      	b.n	8010802 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80107e2:	687b      	ldr	r3, [r7, #4]
 80107e4:	681b      	ldr	r3, [r3, #0]
 80107e6:	689a      	ldr	r2, [r3, #8]
 80107e8:	687b      	ldr	r3, [r7, #4]
 80107ea:	681b      	ldr	r3, [r3, #0]
 80107ec:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80107f0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80107f2:	687b      	ldr	r3, [r7, #4]
 80107f4:	681b      	ldr	r3, [r3, #0]
 80107f6:	689a      	ldr	r2, [r3, #8]
 80107f8:	687b      	ldr	r3, [r7, #4]
 80107fa:	681b      	ldr	r3, [r3, #0]
 80107fc:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8010800:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8010802:	687b      	ldr	r3, [r7, #4]
 8010804:	681b      	ldr	r3, [r3, #0]
 8010806:	689a      	ldr	r2, [r3, #8]
 8010808:	687b      	ldr	r3, [r7, #4]
 801080a:	681b      	ldr	r3, [r3, #0]
 801080c:	f022 0202 	bic.w	r2, r2, #2
 8010810:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8010812:	687b      	ldr	r3, [r7, #4]
 8010814:	681b      	ldr	r3, [r3, #0]
 8010816:	6899      	ldr	r1, [r3, #8]
 8010818:	687b      	ldr	r3, [r7, #4]
 801081a:	7e1b      	ldrb	r3, [r3, #24]
 801081c:	005a      	lsls	r2, r3, #1
 801081e:	687b      	ldr	r3, [r7, #4]
 8010820:	681b      	ldr	r3, [r3, #0]
 8010822:	430a      	orrs	r2, r1
 8010824:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8010826:	687b      	ldr	r3, [r7, #4]
 8010828:	f893 3020 	ldrb.w	r3, [r3, #32]
 801082c:	2b00      	cmp	r3, #0
 801082e:	d01b      	beq.n	8010868 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8010830:	687b      	ldr	r3, [r7, #4]
 8010832:	681b      	ldr	r3, [r3, #0]
 8010834:	685a      	ldr	r2, [r3, #4]
 8010836:	687b      	ldr	r3, [r7, #4]
 8010838:	681b      	ldr	r3, [r3, #0]
 801083a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 801083e:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8010840:	687b      	ldr	r3, [r7, #4]
 8010842:	681b      	ldr	r3, [r3, #0]
 8010844:	685a      	ldr	r2, [r3, #4]
 8010846:	687b      	ldr	r3, [r7, #4]
 8010848:	681b      	ldr	r3, [r3, #0]
 801084a:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 801084e:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8010850:	687b      	ldr	r3, [r7, #4]
 8010852:	681b      	ldr	r3, [r3, #0]
 8010854:	6859      	ldr	r1, [r3, #4]
 8010856:	687b      	ldr	r3, [r7, #4]
 8010858:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801085a:	3b01      	subs	r3, #1
 801085c:	035a      	lsls	r2, r3, #13
 801085e:	687b      	ldr	r3, [r7, #4]
 8010860:	681b      	ldr	r3, [r3, #0]
 8010862:	430a      	orrs	r2, r1
 8010864:	605a      	str	r2, [r3, #4]
 8010866:	e007      	b.n	8010878 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8010868:	687b      	ldr	r3, [r7, #4]
 801086a:	681b      	ldr	r3, [r3, #0]
 801086c:	685a      	ldr	r2, [r3, #4]
 801086e:	687b      	ldr	r3, [r7, #4]
 8010870:	681b      	ldr	r3, [r3, #0]
 8010872:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8010876:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8010878:	687b      	ldr	r3, [r7, #4]
 801087a:	681b      	ldr	r3, [r3, #0]
 801087c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801087e:	687b      	ldr	r3, [r7, #4]
 8010880:	681b      	ldr	r3, [r3, #0]
 8010882:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8010886:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8010888:	687b      	ldr	r3, [r7, #4]
 801088a:	681b      	ldr	r3, [r3, #0]
 801088c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 801088e:	687b      	ldr	r3, [r7, #4]
 8010890:	69db      	ldr	r3, [r3, #28]
 8010892:	3b01      	subs	r3, #1
 8010894:	051a      	lsls	r2, r3, #20
 8010896:	687b      	ldr	r3, [r7, #4]
 8010898:	681b      	ldr	r3, [r3, #0]
 801089a:	430a      	orrs	r2, r1
 801089c:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 801089e:	687b      	ldr	r3, [r7, #4]
 80108a0:	681b      	ldr	r3, [r3, #0]
 80108a2:	689a      	ldr	r2, [r3, #8]
 80108a4:	687b      	ldr	r3, [r7, #4]
 80108a6:	681b      	ldr	r3, [r3, #0]
 80108a8:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80108ac:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80108ae:	687b      	ldr	r3, [r7, #4]
 80108b0:	681b      	ldr	r3, [r3, #0]
 80108b2:	6899      	ldr	r1, [r3, #8]
 80108b4:	687b      	ldr	r3, [r7, #4]
 80108b6:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80108ba:	025a      	lsls	r2, r3, #9
 80108bc:	687b      	ldr	r3, [r7, #4]
 80108be:	681b      	ldr	r3, [r3, #0]
 80108c0:	430a      	orrs	r2, r1
 80108c2:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80108c4:	687b      	ldr	r3, [r7, #4]
 80108c6:	681b      	ldr	r3, [r3, #0]
 80108c8:	689a      	ldr	r2, [r3, #8]
 80108ca:	687b      	ldr	r3, [r7, #4]
 80108cc:	681b      	ldr	r3, [r3, #0]
 80108ce:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80108d2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80108d4:	687b      	ldr	r3, [r7, #4]
 80108d6:	681b      	ldr	r3, [r3, #0]
 80108d8:	6899      	ldr	r1, [r3, #8]
 80108da:	687b      	ldr	r3, [r7, #4]
 80108dc:	695b      	ldr	r3, [r3, #20]
 80108de:	029a      	lsls	r2, r3, #10
 80108e0:	687b      	ldr	r3, [r7, #4]
 80108e2:	681b      	ldr	r3, [r3, #0]
 80108e4:	430a      	orrs	r2, r1
 80108e6:	609a      	str	r2, [r3, #8]
}
 80108e8:	bf00      	nop
 80108ea:	3714      	adds	r7, #20
 80108ec:	46bd      	mov	sp, r7
 80108ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80108f2:	4770      	bx	lr
 80108f4:	40012300 	.word	0x40012300
 80108f8:	0f000001 	.word	0x0f000001

080108fc <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 80108fc:	b580      	push	{r7, lr}
 80108fe:	b084      	sub	sp, #16
 8010900:	af00      	add	r7, sp, #0
 8010902:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8010904:	687b      	ldr	r3, [r7, #4]
 8010906:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010908:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 801090a:	68fb      	ldr	r3, [r7, #12]
 801090c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801090e:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8010912:	2b00      	cmp	r3, #0
 8010914:	d13c      	bne.n	8010990 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8010916:	68fb      	ldr	r3, [r7, #12]
 8010918:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801091a:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 801091e:	68fb      	ldr	r3, [r7, #12]
 8010920:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8010922:	68fb      	ldr	r3, [r7, #12]
 8010924:	681b      	ldr	r3, [r3, #0]
 8010926:	689b      	ldr	r3, [r3, #8]
 8010928:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 801092c:	2b00      	cmp	r3, #0
 801092e:	d12b      	bne.n	8010988 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8010930:	68fb      	ldr	r3, [r7, #12]
 8010932:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8010934:	2b00      	cmp	r3, #0
 8010936:	d127      	bne.n	8010988 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8010938:	68fb      	ldr	r3, [r7, #12]
 801093a:	681b      	ldr	r3, [r3, #0]
 801093c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801093e:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8010942:	2b00      	cmp	r3, #0
 8010944:	d006      	beq.n	8010954 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8010946:	68fb      	ldr	r3, [r7, #12]
 8010948:	681b      	ldr	r3, [r3, #0]
 801094a:	689b      	ldr	r3, [r3, #8]
 801094c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8010950:	2b00      	cmp	r3, #0
 8010952:	d119      	bne.n	8010988 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8010954:	68fb      	ldr	r3, [r7, #12]
 8010956:	681b      	ldr	r3, [r3, #0]
 8010958:	685a      	ldr	r2, [r3, #4]
 801095a:	68fb      	ldr	r3, [r7, #12]
 801095c:	681b      	ldr	r3, [r3, #0]
 801095e:	f022 0220 	bic.w	r2, r2, #32
 8010962:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8010964:	68fb      	ldr	r3, [r7, #12]
 8010966:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010968:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 801096c:	68fb      	ldr	r3, [r7, #12]
 801096e:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8010970:	68fb      	ldr	r3, [r7, #12]
 8010972:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010974:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8010978:	2b00      	cmp	r3, #0
 801097a:	d105      	bne.n	8010988 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 801097c:	68fb      	ldr	r3, [r7, #12]
 801097e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010980:	f043 0201 	orr.w	r2, r3, #1
 8010984:	68fb      	ldr	r3, [r7, #12]
 8010986:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8010988:	68f8      	ldr	r0, [r7, #12]
 801098a:	f7ff fd7b 	bl	8010484 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 801098e:	e00e      	b.n	80109ae <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8010990:	68fb      	ldr	r3, [r7, #12]
 8010992:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010994:	f003 0310 	and.w	r3, r3, #16
 8010998:	2b00      	cmp	r3, #0
 801099a:	d003      	beq.n	80109a4 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 801099c:	68f8      	ldr	r0, [r7, #12]
 801099e:	f7ff fd85 	bl	80104ac <HAL_ADC_ErrorCallback>
}
 80109a2:	e004      	b.n	80109ae <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80109a4:	68fb      	ldr	r3, [r7, #12]
 80109a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80109a8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80109aa:	6878      	ldr	r0, [r7, #4]
 80109ac:	4798      	blx	r3
}
 80109ae:	bf00      	nop
 80109b0:	3710      	adds	r7, #16
 80109b2:	46bd      	mov	sp, r7
 80109b4:	bd80      	pop	{r7, pc}

080109b6 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 80109b6:	b580      	push	{r7, lr}
 80109b8:	b084      	sub	sp, #16
 80109ba:	af00      	add	r7, sp, #0
 80109bc:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80109be:	687b      	ldr	r3, [r7, #4]
 80109c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80109c2:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80109c4:	68f8      	ldr	r0, [r7, #12]
 80109c6:	f7ff fd67 	bl	8010498 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80109ca:	bf00      	nop
 80109cc:	3710      	adds	r7, #16
 80109ce:	46bd      	mov	sp, r7
 80109d0:	bd80      	pop	{r7, pc}

080109d2 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 80109d2:	b580      	push	{r7, lr}
 80109d4:	b084      	sub	sp, #16
 80109d6:	af00      	add	r7, sp, #0
 80109d8:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80109da:	687b      	ldr	r3, [r7, #4]
 80109dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80109de:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 80109e0:	68fb      	ldr	r3, [r7, #12]
 80109e2:	2240      	movs	r2, #64	; 0x40
 80109e4:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 80109e6:	68fb      	ldr	r3, [r7, #12]
 80109e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80109ea:	f043 0204 	orr.w	r2, r3, #4
 80109ee:	68fb      	ldr	r3, [r7, #12]
 80109f0:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80109f2:	68f8      	ldr	r0, [r7, #12]
 80109f4:	f7ff fd5a 	bl	80104ac <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80109f8:	bf00      	nop
 80109fa:	3710      	adds	r7, #16
 80109fc:	46bd      	mov	sp, r7
 80109fe:	bd80      	pop	{r7, pc}

08010a00 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8010a00:	b480      	push	{r7}
 8010a02:	b085      	sub	sp, #20
 8010a04:	af00      	add	r7, sp, #0
 8010a06:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8010a08:	687b      	ldr	r3, [r7, #4]
 8010a0a:	f003 0307 	and.w	r3, r3, #7
 8010a0e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8010a10:	4b0c      	ldr	r3, [pc, #48]	; (8010a44 <__NVIC_SetPriorityGrouping+0x44>)
 8010a12:	68db      	ldr	r3, [r3, #12]
 8010a14:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8010a16:	68ba      	ldr	r2, [r7, #8]
 8010a18:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8010a1c:	4013      	ands	r3, r2
 8010a1e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8010a20:	68fb      	ldr	r3, [r7, #12]
 8010a22:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8010a24:	68bb      	ldr	r3, [r7, #8]
 8010a26:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8010a28:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8010a2c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8010a30:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8010a32:	4a04      	ldr	r2, [pc, #16]	; (8010a44 <__NVIC_SetPriorityGrouping+0x44>)
 8010a34:	68bb      	ldr	r3, [r7, #8]
 8010a36:	60d3      	str	r3, [r2, #12]
}
 8010a38:	bf00      	nop
 8010a3a:	3714      	adds	r7, #20
 8010a3c:	46bd      	mov	sp, r7
 8010a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010a42:	4770      	bx	lr
 8010a44:	e000ed00 	.word	0xe000ed00

08010a48 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8010a48:	b480      	push	{r7}
 8010a4a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8010a4c:	4b04      	ldr	r3, [pc, #16]	; (8010a60 <__NVIC_GetPriorityGrouping+0x18>)
 8010a4e:	68db      	ldr	r3, [r3, #12]
 8010a50:	0a1b      	lsrs	r3, r3, #8
 8010a52:	f003 0307 	and.w	r3, r3, #7
}
 8010a56:	4618      	mov	r0, r3
 8010a58:	46bd      	mov	sp, r7
 8010a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010a5e:	4770      	bx	lr
 8010a60:	e000ed00 	.word	0xe000ed00

08010a64 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8010a64:	b480      	push	{r7}
 8010a66:	b083      	sub	sp, #12
 8010a68:	af00      	add	r7, sp, #0
 8010a6a:	4603      	mov	r3, r0
 8010a6c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8010a6e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8010a72:	2b00      	cmp	r3, #0
 8010a74:	db0b      	blt.n	8010a8e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8010a76:	79fb      	ldrb	r3, [r7, #7]
 8010a78:	f003 021f 	and.w	r2, r3, #31
 8010a7c:	4907      	ldr	r1, [pc, #28]	; (8010a9c <__NVIC_EnableIRQ+0x38>)
 8010a7e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8010a82:	095b      	lsrs	r3, r3, #5
 8010a84:	2001      	movs	r0, #1
 8010a86:	fa00 f202 	lsl.w	r2, r0, r2
 8010a8a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8010a8e:	bf00      	nop
 8010a90:	370c      	adds	r7, #12
 8010a92:	46bd      	mov	sp, r7
 8010a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010a98:	4770      	bx	lr
 8010a9a:	bf00      	nop
 8010a9c:	e000e100 	.word	0xe000e100

08010aa0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8010aa0:	b480      	push	{r7}
 8010aa2:	b083      	sub	sp, #12
 8010aa4:	af00      	add	r7, sp, #0
 8010aa6:	4603      	mov	r3, r0
 8010aa8:	6039      	str	r1, [r7, #0]
 8010aaa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8010aac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8010ab0:	2b00      	cmp	r3, #0
 8010ab2:	db0a      	blt.n	8010aca <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8010ab4:	683b      	ldr	r3, [r7, #0]
 8010ab6:	b2da      	uxtb	r2, r3
 8010ab8:	490c      	ldr	r1, [pc, #48]	; (8010aec <__NVIC_SetPriority+0x4c>)
 8010aba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8010abe:	0112      	lsls	r2, r2, #4
 8010ac0:	b2d2      	uxtb	r2, r2
 8010ac2:	440b      	add	r3, r1
 8010ac4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8010ac8:	e00a      	b.n	8010ae0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8010aca:	683b      	ldr	r3, [r7, #0]
 8010acc:	b2da      	uxtb	r2, r3
 8010ace:	4908      	ldr	r1, [pc, #32]	; (8010af0 <__NVIC_SetPriority+0x50>)
 8010ad0:	79fb      	ldrb	r3, [r7, #7]
 8010ad2:	f003 030f 	and.w	r3, r3, #15
 8010ad6:	3b04      	subs	r3, #4
 8010ad8:	0112      	lsls	r2, r2, #4
 8010ada:	b2d2      	uxtb	r2, r2
 8010adc:	440b      	add	r3, r1
 8010ade:	761a      	strb	r2, [r3, #24]
}
 8010ae0:	bf00      	nop
 8010ae2:	370c      	adds	r7, #12
 8010ae4:	46bd      	mov	sp, r7
 8010ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010aea:	4770      	bx	lr
 8010aec:	e000e100 	.word	0xe000e100
 8010af0:	e000ed00 	.word	0xe000ed00

08010af4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8010af4:	b480      	push	{r7}
 8010af6:	b089      	sub	sp, #36	; 0x24
 8010af8:	af00      	add	r7, sp, #0
 8010afa:	60f8      	str	r0, [r7, #12]
 8010afc:	60b9      	str	r1, [r7, #8]
 8010afe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8010b00:	68fb      	ldr	r3, [r7, #12]
 8010b02:	f003 0307 	and.w	r3, r3, #7
 8010b06:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8010b08:	69fb      	ldr	r3, [r7, #28]
 8010b0a:	f1c3 0307 	rsb	r3, r3, #7
 8010b0e:	2b04      	cmp	r3, #4
 8010b10:	bf28      	it	cs
 8010b12:	2304      	movcs	r3, #4
 8010b14:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8010b16:	69fb      	ldr	r3, [r7, #28]
 8010b18:	3304      	adds	r3, #4
 8010b1a:	2b06      	cmp	r3, #6
 8010b1c:	d902      	bls.n	8010b24 <NVIC_EncodePriority+0x30>
 8010b1e:	69fb      	ldr	r3, [r7, #28]
 8010b20:	3b03      	subs	r3, #3
 8010b22:	e000      	b.n	8010b26 <NVIC_EncodePriority+0x32>
 8010b24:	2300      	movs	r3, #0
 8010b26:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8010b28:	f04f 32ff 	mov.w	r2, #4294967295
 8010b2c:	69bb      	ldr	r3, [r7, #24]
 8010b2e:	fa02 f303 	lsl.w	r3, r2, r3
 8010b32:	43da      	mvns	r2, r3
 8010b34:	68bb      	ldr	r3, [r7, #8]
 8010b36:	401a      	ands	r2, r3
 8010b38:	697b      	ldr	r3, [r7, #20]
 8010b3a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8010b3c:	f04f 31ff 	mov.w	r1, #4294967295
 8010b40:	697b      	ldr	r3, [r7, #20]
 8010b42:	fa01 f303 	lsl.w	r3, r1, r3
 8010b46:	43d9      	mvns	r1, r3
 8010b48:	687b      	ldr	r3, [r7, #4]
 8010b4a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8010b4c:	4313      	orrs	r3, r2
         );
}
 8010b4e:	4618      	mov	r0, r3
 8010b50:	3724      	adds	r7, #36	; 0x24
 8010b52:	46bd      	mov	sp, r7
 8010b54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010b58:	4770      	bx	lr
	...

08010b5c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8010b5c:	b580      	push	{r7, lr}
 8010b5e:	b082      	sub	sp, #8
 8010b60:	af00      	add	r7, sp, #0
 8010b62:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8010b64:	687b      	ldr	r3, [r7, #4]
 8010b66:	3b01      	subs	r3, #1
 8010b68:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8010b6c:	d301      	bcc.n	8010b72 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8010b6e:	2301      	movs	r3, #1
 8010b70:	e00f      	b.n	8010b92 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8010b72:	4a0a      	ldr	r2, [pc, #40]	; (8010b9c <SysTick_Config+0x40>)
 8010b74:	687b      	ldr	r3, [r7, #4]
 8010b76:	3b01      	subs	r3, #1
 8010b78:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8010b7a:	210f      	movs	r1, #15
 8010b7c:	f04f 30ff 	mov.w	r0, #4294967295
 8010b80:	f7ff ff8e 	bl	8010aa0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8010b84:	4b05      	ldr	r3, [pc, #20]	; (8010b9c <SysTick_Config+0x40>)
 8010b86:	2200      	movs	r2, #0
 8010b88:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8010b8a:	4b04      	ldr	r3, [pc, #16]	; (8010b9c <SysTick_Config+0x40>)
 8010b8c:	2207      	movs	r2, #7
 8010b8e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8010b90:	2300      	movs	r3, #0
}
 8010b92:	4618      	mov	r0, r3
 8010b94:	3708      	adds	r7, #8
 8010b96:	46bd      	mov	sp, r7
 8010b98:	bd80      	pop	{r7, pc}
 8010b9a:	bf00      	nop
 8010b9c:	e000e010 	.word	0xe000e010

08010ba0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8010ba0:	b580      	push	{r7, lr}
 8010ba2:	b082      	sub	sp, #8
 8010ba4:	af00      	add	r7, sp, #0
 8010ba6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8010ba8:	6878      	ldr	r0, [r7, #4]
 8010baa:	f7ff ff29 	bl	8010a00 <__NVIC_SetPriorityGrouping>
}
 8010bae:	bf00      	nop
 8010bb0:	3708      	adds	r7, #8
 8010bb2:	46bd      	mov	sp, r7
 8010bb4:	bd80      	pop	{r7, pc}

08010bb6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8010bb6:	b580      	push	{r7, lr}
 8010bb8:	b086      	sub	sp, #24
 8010bba:	af00      	add	r7, sp, #0
 8010bbc:	4603      	mov	r3, r0
 8010bbe:	60b9      	str	r1, [r7, #8]
 8010bc0:	607a      	str	r2, [r7, #4]
 8010bc2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8010bc4:	2300      	movs	r3, #0
 8010bc6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8010bc8:	f7ff ff3e 	bl	8010a48 <__NVIC_GetPriorityGrouping>
 8010bcc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8010bce:	687a      	ldr	r2, [r7, #4]
 8010bd0:	68b9      	ldr	r1, [r7, #8]
 8010bd2:	6978      	ldr	r0, [r7, #20]
 8010bd4:	f7ff ff8e 	bl	8010af4 <NVIC_EncodePriority>
 8010bd8:	4602      	mov	r2, r0
 8010bda:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8010bde:	4611      	mov	r1, r2
 8010be0:	4618      	mov	r0, r3
 8010be2:	f7ff ff5d 	bl	8010aa0 <__NVIC_SetPriority>
}
 8010be6:	bf00      	nop
 8010be8:	3718      	adds	r7, #24
 8010bea:	46bd      	mov	sp, r7
 8010bec:	bd80      	pop	{r7, pc}

08010bee <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8010bee:	b580      	push	{r7, lr}
 8010bf0:	b082      	sub	sp, #8
 8010bf2:	af00      	add	r7, sp, #0
 8010bf4:	4603      	mov	r3, r0
 8010bf6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8010bf8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8010bfc:	4618      	mov	r0, r3
 8010bfe:	f7ff ff31 	bl	8010a64 <__NVIC_EnableIRQ>
}
 8010c02:	bf00      	nop
 8010c04:	3708      	adds	r7, #8
 8010c06:	46bd      	mov	sp, r7
 8010c08:	bd80      	pop	{r7, pc}

08010c0a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8010c0a:	b580      	push	{r7, lr}
 8010c0c:	b082      	sub	sp, #8
 8010c0e:	af00      	add	r7, sp, #0
 8010c10:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8010c12:	6878      	ldr	r0, [r7, #4]
 8010c14:	f7ff ffa2 	bl	8010b5c <SysTick_Config>
 8010c18:	4603      	mov	r3, r0
}
 8010c1a:	4618      	mov	r0, r3
 8010c1c:	3708      	adds	r7, #8
 8010c1e:	46bd      	mov	sp, r7
 8010c20:	bd80      	pop	{r7, pc}
	...

08010c24 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8010c24:	b580      	push	{r7, lr}
 8010c26:	b086      	sub	sp, #24
 8010c28:	af00      	add	r7, sp, #0
 8010c2a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8010c2c:	2300      	movs	r3, #0
 8010c2e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8010c30:	f7ff fa7a 	bl	8010128 <HAL_GetTick>
 8010c34:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8010c36:	687b      	ldr	r3, [r7, #4]
 8010c38:	2b00      	cmp	r3, #0
 8010c3a:	d101      	bne.n	8010c40 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8010c3c:	2301      	movs	r3, #1
 8010c3e:	e099      	b.n	8010d74 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8010c40:	687b      	ldr	r3, [r7, #4]
 8010c42:	2200      	movs	r2, #0
 8010c44:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8010c48:	687b      	ldr	r3, [r7, #4]
 8010c4a:	2202      	movs	r2, #2
 8010c4c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8010c50:	687b      	ldr	r3, [r7, #4]
 8010c52:	681b      	ldr	r3, [r3, #0]
 8010c54:	681a      	ldr	r2, [r3, #0]
 8010c56:	687b      	ldr	r3, [r7, #4]
 8010c58:	681b      	ldr	r3, [r3, #0]
 8010c5a:	f022 0201 	bic.w	r2, r2, #1
 8010c5e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8010c60:	e00f      	b.n	8010c82 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8010c62:	f7ff fa61 	bl	8010128 <HAL_GetTick>
 8010c66:	4602      	mov	r2, r0
 8010c68:	693b      	ldr	r3, [r7, #16]
 8010c6a:	1ad3      	subs	r3, r2, r3
 8010c6c:	2b05      	cmp	r3, #5
 8010c6e:	d908      	bls.n	8010c82 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8010c70:	687b      	ldr	r3, [r7, #4]
 8010c72:	2220      	movs	r2, #32
 8010c74:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8010c76:	687b      	ldr	r3, [r7, #4]
 8010c78:	2203      	movs	r2, #3
 8010c7a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8010c7e:	2303      	movs	r3, #3
 8010c80:	e078      	b.n	8010d74 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8010c82:	687b      	ldr	r3, [r7, #4]
 8010c84:	681b      	ldr	r3, [r3, #0]
 8010c86:	681b      	ldr	r3, [r3, #0]
 8010c88:	f003 0301 	and.w	r3, r3, #1
 8010c8c:	2b00      	cmp	r3, #0
 8010c8e:	d1e8      	bne.n	8010c62 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8010c90:	687b      	ldr	r3, [r7, #4]
 8010c92:	681b      	ldr	r3, [r3, #0]
 8010c94:	681b      	ldr	r3, [r3, #0]
 8010c96:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8010c98:	697a      	ldr	r2, [r7, #20]
 8010c9a:	4b38      	ldr	r3, [pc, #224]	; (8010d7c <HAL_DMA_Init+0x158>)
 8010c9c:	4013      	ands	r3, r2
 8010c9e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8010ca0:	687b      	ldr	r3, [r7, #4]
 8010ca2:	685a      	ldr	r2, [r3, #4]
 8010ca4:	687b      	ldr	r3, [r7, #4]
 8010ca6:	689b      	ldr	r3, [r3, #8]
 8010ca8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8010caa:	687b      	ldr	r3, [r7, #4]
 8010cac:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8010cae:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8010cb0:	687b      	ldr	r3, [r7, #4]
 8010cb2:	691b      	ldr	r3, [r3, #16]
 8010cb4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8010cb6:	687b      	ldr	r3, [r7, #4]
 8010cb8:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8010cba:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8010cbc:	687b      	ldr	r3, [r7, #4]
 8010cbe:	699b      	ldr	r3, [r3, #24]
 8010cc0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8010cc2:	687b      	ldr	r3, [r7, #4]
 8010cc4:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8010cc6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8010cc8:	687b      	ldr	r3, [r7, #4]
 8010cca:	6a1b      	ldr	r3, [r3, #32]
 8010ccc:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8010cce:	697a      	ldr	r2, [r7, #20]
 8010cd0:	4313      	orrs	r3, r2
 8010cd2:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8010cd4:	687b      	ldr	r3, [r7, #4]
 8010cd6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010cd8:	2b04      	cmp	r3, #4
 8010cda:	d107      	bne.n	8010cec <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8010cdc:	687b      	ldr	r3, [r7, #4]
 8010cde:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010ce0:	687b      	ldr	r3, [r7, #4]
 8010ce2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010ce4:	4313      	orrs	r3, r2
 8010ce6:	697a      	ldr	r2, [r7, #20]
 8010ce8:	4313      	orrs	r3, r2
 8010cea:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8010cec:	687b      	ldr	r3, [r7, #4]
 8010cee:	681b      	ldr	r3, [r3, #0]
 8010cf0:	697a      	ldr	r2, [r7, #20]
 8010cf2:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8010cf4:	687b      	ldr	r3, [r7, #4]
 8010cf6:	681b      	ldr	r3, [r3, #0]
 8010cf8:	695b      	ldr	r3, [r3, #20]
 8010cfa:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8010cfc:	697b      	ldr	r3, [r7, #20]
 8010cfe:	f023 0307 	bic.w	r3, r3, #7
 8010d02:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8010d04:	687b      	ldr	r3, [r7, #4]
 8010d06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010d08:	697a      	ldr	r2, [r7, #20]
 8010d0a:	4313      	orrs	r3, r2
 8010d0c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8010d0e:	687b      	ldr	r3, [r7, #4]
 8010d10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010d12:	2b04      	cmp	r3, #4
 8010d14:	d117      	bne.n	8010d46 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8010d16:	687b      	ldr	r3, [r7, #4]
 8010d18:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8010d1a:	697a      	ldr	r2, [r7, #20]
 8010d1c:	4313      	orrs	r3, r2
 8010d1e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8010d20:	687b      	ldr	r3, [r7, #4]
 8010d22:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010d24:	2b00      	cmp	r3, #0
 8010d26:	d00e      	beq.n	8010d46 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8010d28:	6878      	ldr	r0, [r7, #4]
 8010d2a:	f000 fadf 	bl	80112ec <DMA_CheckFifoParam>
 8010d2e:	4603      	mov	r3, r0
 8010d30:	2b00      	cmp	r3, #0
 8010d32:	d008      	beq.n	8010d46 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8010d34:	687b      	ldr	r3, [r7, #4]
 8010d36:	2240      	movs	r2, #64	; 0x40
 8010d38:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8010d3a:	687b      	ldr	r3, [r7, #4]
 8010d3c:	2201      	movs	r2, #1
 8010d3e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8010d42:	2301      	movs	r3, #1
 8010d44:	e016      	b.n	8010d74 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8010d46:	687b      	ldr	r3, [r7, #4]
 8010d48:	681b      	ldr	r3, [r3, #0]
 8010d4a:	697a      	ldr	r2, [r7, #20]
 8010d4c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8010d4e:	6878      	ldr	r0, [r7, #4]
 8010d50:	f000 fa96 	bl	8011280 <DMA_CalcBaseAndBitshift>
 8010d54:	4603      	mov	r3, r0
 8010d56:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8010d58:	687b      	ldr	r3, [r7, #4]
 8010d5a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8010d5c:	223f      	movs	r2, #63	; 0x3f
 8010d5e:	409a      	lsls	r2, r3
 8010d60:	68fb      	ldr	r3, [r7, #12]
 8010d62:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8010d64:	687b      	ldr	r3, [r7, #4]
 8010d66:	2200      	movs	r2, #0
 8010d68:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8010d6a:	687b      	ldr	r3, [r7, #4]
 8010d6c:	2201      	movs	r2, #1
 8010d6e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8010d72:	2300      	movs	r3, #0
}
 8010d74:	4618      	mov	r0, r3
 8010d76:	3718      	adds	r7, #24
 8010d78:	46bd      	mov	sp, r7
 8010d7a:	bd80      	pop	{r7, pc}
 8010d7c:	f010803f 	.word	0xf010803f

08010d80 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8010d80:	b580      	push	{r7, lr}
 8010d82:	b086      	sub	sp, #24
 8010d84:	af00      	add	r7, sp, #0
 8010d86:	60f8      	str	r0, [r7, #12]
 8010d88:	60b9      	str	r1, [r7, #8]
 8010d8a:	607a      	str	r2, [r7, #4]
 8010d8c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8010d8e:	2300      	movs	r3, #0
 8010d90:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8010d92:	68fb      	ldr	r3, [r7, #12]
 8010d94:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8010d96:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8010d98:	68fb      	ldr	r3, [r7, #12]
 8010d9a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8010d9e:	2b01      	cmp	r3, #1
 8010da0:	d101      	bne.n	8010da6 <HAL_DMA_Start_IT+0x26>
 8010da2:	2302      	movs	r3, #2
 8010da4:	e040      	b.n	8010e28 <HAL_DMA_Start_IT+0xa8>
 8010da6:	68fb      	ldr	r3, [r7, #12]
 8010da8:	2201      	movs	r2, #1
 8010daa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8010dae:	68fb      	ldr	r3, [r7, #12]
 8010db0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8010db4:	b2db      	uxtb	r3, r3
 8010db6:	2b01      	cmp	r3, #1
 8010db8:	d12f      	bne.n	8010e1a <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8010dba:	68fb      	ldr	r3, [r7, #12]
 8010dbc:	2202      	movs	r2, #2
 8010dbe:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8010dc2:	68fb      	ldr	r3, [r7, #12]
 8010dc4:	2200      	movs	r2, #0
 8010dc6:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8010dc8:	683b      	ldr	r3, [r7, #0]
 8010dca:	687a      	ldr	r2, [r7, #4]
 8010dcc:	68b9      	ldr	r1, [r7, #8]
 8010dce:	68f8      	ldr	r0, [r7, #12]
 8010dd0:	f000 fa28 	bl	8011224 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8010dd4:	68fb      	ldr	r3, [r7, #12]
 8010dd6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8010dd8:	223f      	movs	r2, #63	; 0x3f
 8010dda:	409a      	lsls	r2, r3
 8010ddc:	693b      	ldr	r3, [r7, #16]
 8010dde:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8010de0:	68fb      	ldr	r3, [r7, #12]
 8010de2:	681b      	ldr	r3, [r3, #0]
 8010de4:	681a      	ldr	r2, [r3, #0]
 8010de6:	68fb      	ldr	r3, [r7, #12]
 8010de8:	681b      	ldr	r3, [r3, #0]
 8010dea:	f042 0216 	orr.w	r2, r2, #22
 8010dee:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8010df0:	68fb      	ldr	r3, [r7, #12]
 8010df2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010df4:	2b00      	cmp	r3, #0
 8010df6:	d007      	beq.n	8010e08 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8010df8:	68fb      	ldr	r3, [r7, #12]
 8010dfa:	681b      	ldr	r3, [r3, #0]
 8010dfc:	681a      	ldr	r2, [r3, #0]
 8010dfe:	68fb      	ldr	r3, [r7, #12]
 8010e00:	681b      	ldr	r3, [r3, #0]
 8010e02:	f042 0208 	orr.w	r2, r2, #8
 8010e06:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8010e08:	68fb      	ldr	r3, [r7, #12]
 8010e0a:	681b      	ldr	r3, [r3, #0]
 8010e0c:	681a      	ldr	r2, [r3, #0]
 8010e0e:	68fb      	ldr	r3, [r7, #12]
 8010e10:	681b      	ldr	r3, [r3, #0]
 8010e12:	f042 0201 	orr.w	r2, r2, #1
 8010e16:	601a      	str	r2, [r3, #0]
 8010e18:	e005      	b.n	8010e26 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8010e1a:	68fb      	ldr	r3, [r7, #12]
 8010e1c:	2200      	movs	r2, #0
 8010e1e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8010e22:	2302      	movs	r3, #2
 8010e24:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8010e26:	7dfb      	ldrb	r3, [r7, #23]
}
 8010e28:	4618      	mov	r0, r3
 8010e2a:	3718      	adds	r7, #24
 8010e2c:	46bd      	mov	sp, r7
 8010e2e:	bd80      	pop	{r7, pc}

08010e30 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8010e30:	b580      	push	{r7, lr}
 8010e32:	b084      	sub	sp, #16
 8010e34:	af00      	add	r7, sp, #0
 8010e36:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8010e38:	687b      	ldr	r3, [r7, #4]
 8010e3a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8010e3c:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8010e3e:	f7ff f973 	bl	8010128 <HAL_GetTick>
 8010e42:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8010e44:	687b      	ldr	r3, [r7, #4]
 8010e46:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8010e4a:	b2db      	uxtb	r3, r3
 8010e4c:	2b02      	cmp	r3, #2
 8010e4e:	d008      	beq.n	8010e62 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8010e50:	687b      	ldr	r3, [r7, #4]
 8010e52:	2280      	movs	r2, #128	; 0x80
 8010e54:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8010e56:	687b      	ldr	r3, [r7, #4]
 8010e58:	2200      	movs	r2, #0
 8010e5a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8010e5e:	2301      	movs	r3, #1
 8010e60:	e052      	b.n	8010f08 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8010e62:	687b      	ldr	r3, [r7, #4]
 8010e64:	681b      	ldr	r3, [r3, #0]
 8010e66:	681a      	ldr	r2, [r3, #0]
 8010e68:	687b      	ldr	r3, [r7, #4]
 8010e6a:	681b      	ldr	r3, [r3, #0]
 8010e6c:	f022 0216 	bic.w	r2, r2, #22
 8010e70:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8010e72:	687b      	ldr	r3, [r7, #4]
 8010e74:	681b      	ldr	r3, [r3, #0]
 8010e76:	695a      	ldr	r2, [r3, #20]
 8010e78:	687b      	ldr	r3, [r7, #4]
 8010e7a:	681b      	ldr	r3, [r3, #0]
 8010e7c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8010e80:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8010e82:	687b      	ldr	r3, [r7, #4]
 8010e84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010e86:	2b00      	cmp	r3, #0
 8010e88:	d103      	bne.n	8010e92 <HAL_DMA_Abort+0x62>
 8010e8a:	687b      	ldr	r3, [r7, #4]
 8010e8c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8010e8e:	2b00      	cmp	r3, #0
 8010e90:	d007      	beq.n	8010ea2 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8010e92:	687b      	ldr	r3, [r7, #4]
 8010e94:	681b      	ldr	r3, [r3, #0]
 8010e96:	681a      	ldr	r2, [r3, #0]
 8010e98:	687b      	ldr	r3, [r7, #4]
 8010e9a:	681b      	ldr	r3, [r3, #0]
 8010e9c:	f022 0208 	bic.w	r2, r2, #8
 8010ea0:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8010ea2:	687b      	ldr	r3, [r7, #4]
 8010ea4:	681b      	ldr	r3, [r3, #0]
 8010ea6:	681a      	ldr	r2, [r3, #0]
 8010ea8:	687b      	ldr	r3, [r7, #4]
 8010eaa:	681b      	ldr	r3, [r3, #0]
 8010eac:	f022 0201 	bic.w	r2, r2, #1
 8010eb0:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8010eb2:	e013      	b.n	8010edc <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8010eb4:	f7ff f938 	bl	8010128 <HAL_GetTick>
 8010eb8:	4602      	mov	r2, r0
 8010eba:	68bb      	ldr	r3, [r7, #8]
 8010ebc:	1ad3      	subs	r3, r2, r3
 8010ebe:	2b05      	cmp	r3, #5
 8010ec0:	d90c      	bls.n	8010edc <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8010ec2:	687b      	ldr	r3, [r7, #4]
 8010ec4:	2220      	movs	r2, #32
 8010ec6:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8010ec8:	687b      	ldr	r3, [r7, #4]
 8010eca:	2200      	movs	r2, #0
 8010ecc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8010ed0:	687b      	ldr	r3, [r7, #4]
 8010ed2:	2203      	movs	r2, #3
 8010ed4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_TIMEOUT;
 8010ed8:	2303      	movs	r3, #3
 8010eda:	e015      	b.n	8010f08 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8010edc:	687b      	ldr	r3, [r7, #4]
 8010ede:	681b      	ldr	r3, [r3, #0]
 8010ee0:	681b      	ldr	r3, [r3, #0]
 8010ee2:	f003 0301 	and.w	r3, r3, #1
 8010ee6:	2b00      	cmp	r3, #0
 8010ee8:	d1e4      	bne.n	8010eb4 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8010eea:	687b      	ldr	r3, [r7, #4]
 8010eec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8010eee:	223f      	movs	r2, #63	; 0x3f
 8010ef0:	409a      	lsls	r2, r3
 8010ef2:	68fb      	ldr	r3, [r7, #12]
 8010ef4:	609a      	str	r2, [r3, #8]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8010ef6:	687b      	ldr	r3, [r7, #4]
 8010ef8:	2200      	movs	r2, #0
 8010efa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8010efe:	687b      	ldr	r3, [r7, #4]
 8010f00:	2201      	movs	r2, #1
 8010f02:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  }
  return HAL_OK;
 8010f06:	2300      	movs	r3, #0
}
 8010f08:	4618      	mov	r0, r3
 8010f0a:	3710      	adds	r7, #16
 8010f0c:	46bd      	mov	sp, r7
 8010f0e:	bd80      	pop	{r7, pc}

08010f10 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8010f10:	b580      	push	{r7, lr}
 8010f12:	b086      	sub	sp, #24
 8010f14:	af00      	add	r7, sp, #0
 8010f16:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8010f18:	2300      	movs	r3, #0
 8010f1a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8010f1c:	4b92      	ldr	r3, [pc, #584]	; (8011168 <HAL_DMA_IRQHandler+0x258>)
 8010f1e:	681b      	ldr	r3, [r3, #0]
 8010f20:	4a92      	ldr	r2, [pc, #584]	; (801116c <HAL_DMA_IRQHandler+0x25c>)
 8010f22:	fba2 2303 	umull	r2, r3, r2, r3
 8010f26:	0a9b      	lsrs	r3, r3, #10
 8010f28:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8010f2a:	687b      	ldr	r3, [r7, #4]
 8010f2c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8010f2e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8010f30:	693b      	ldr	r3, [r7, #16]
 8010f32:	681b      	ldr	r3, [r3, #0]
 8010f34:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8010f36:	687b      	ldr	r3, [r7, #4]
 8010f38:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8010f3a:	2208      	movs	r2, #8
 8010f3c:	409a      	lsls	r2, r3
 8010f3e:	68fb      	ldr	r3, [r7, #12]
 8010f40:	4013      	ands	r3, r2
 8010f42:	2b00      	cmp	r3, #0
 8010f44:	d01a      	beq.n	8010f7c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8010f46:	687b      	ldr	r3, [r7, #4]
 8010f48:	681b      	ldr	r3, [r3, #0]
 8010f4a:	681b      	ldr	r3, [r3, #0]
 8010f4c:	f003 0304 	and.w	r3, r3, #4
 8010f50:	2b00      	cmp	r3, #0
 8010f52:	d013      	beq.n	8010f7c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8010f54:	687b      	ldr	r3, [r7, #4]
 8010f56:	681b      	ldr	r3, [r3, #0]
 8010f58:	681a      	ldr	r2, [r3, #0]
 8010f5a:	687b      	ldr	r3, [r7, #4]
 8010f5c:	681b      	ldr	r3, [r3, #0]
 8010f5e:	f022 0204 	bic.w	r2, r2, #4
 8010f62:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8010f64:	687b      	ldr	r3, [r7, #4]
 8010f66:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8010f68:	2208      	movs	r2, #8
 8010f6a:	409a      	lsls	r2, r3
 8010f6c:	693b      	ldr	r3, [r7, #16]
 8010f6e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8010f70:	687b      	ldr	r3, [r7, #4]
 8010f72:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8010f74:	f043 0201 	orr.w	r2, r3, #1
 8010f78:	687b      	ldr	r3, [r7, #4]
 8010f7a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8010f7c:	687b      	ldr	r3, [r7, #4]
 8010f7e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8010f80:	2201      	movs	r2, #1
 8010f82:	409a      	lsls	r2, r3
 8010f84:	68fb      	ldr	r3, [r7, #12]
 8010f86:	4013      	ands	r3, r2
 8010f88:	2b00      	cmp	r3, #0
 8010f8a:	d012      	beq.n	8010fb2 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8010f8c:	687b      	ldr	r3, [r7, #4]
 8010f8e:	681b      	ldr	r3, [r3, #0]
 8010f90:	695b      	ldr	r3, [r3, #20]
 8010f92:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8010f96:	2b00      	cmp	r3, #0
 8010f98:	d00b      	beq.n	8010fb2 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8010f9a:	687b      	ldr	r3, [r7, #4]
 8010f9c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8010f9e:	2201      	movs	r2, #1
 8010fa0:	409a      	lsls	r2, r3
 8010fa2:	693b      	ldr	r3, [r7, #16]
 8010fa4:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8010fa6:	687b      	ldr	r3, [r7, #4]
 8010fa8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8010faa:	f043 0202 	orr.w	r2, r3, #2
 8010fae:	687b      	ldr	r3, [r7, #4]
 8010fb0:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8010fb2:	687b      	ldr	r3, [r7, #4]
 8010fb4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8010fb6:	2204      	movs	r2, #4
 8010fb8:	409a      	lsls	r2, r3
 8010fba:	68fb      	ldr	r3, [r7, #12]
 8010fbc:	4013      	ands	r3, r2
 8010fbe:	2b00      	cmp	r3, #0
 8010fc0:	d012      	beq.n	8010fe8 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8010fc2:	687b      	ldr	r3, [r7, #4]
 8010fc4:	681b      	ldr	r3, [r3, #0]
 8010fc6:	681b      	ldr	r3, [r3, #0]
 8010fc8:	f003 0302 	and.w	r3, r3, #2
 8010fcc:	2b00      	cmp	r3, #0
 8010fce:	d00b      	beq.n	8010fe8 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8010fd0:	687b      	ldr	r3, [r7, #4]
 8010fd2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8010fd4:	2204      	movs	r2, #4
 8010fd6:	409a      	lsls	r2, r3
 8010fd8:	693b      	ldr	r3, [r7, #16]
 8010fda:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8010fdc:	687b      	ldr	r3, [r7, #4]
 8010fde:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8010fe0:	f043 0204 	orr.w	r2, r3, #4
 8010fe4:	687b      	ldr	r3, [r7, #4]
 8010fe6:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8010fe8:	687b      	ldr	r3, [r7, #4]
 8010fea:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8010fec:	2210      	movs	r2, #16
 8010fee:	409a      	lsls	r2, r3
 8010ff0:	68fb      	ldr	r3, [r7, #12]
 8010ff2:	4013      	ands	r3, r2
 8010ff4:	2b00      	cmp	r3, #0
 8010ff6:	d043      	beq.n	8011080 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8010ff8:	687b      	ldr	r3, [r7, #4]
 8010ffa:	681b      	ldr	r3, [r3, #0]
 8010ffc:	681b      	ldr	r3, [r3, #0]
 8010ffe:	f003 0308 	and.w	r3, r3, #8
 8011002:	2b00      	cmp	r3, #0
 8011004:	d03c      	beq.n	8011080 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8011006:	687b      	ldr	r3, [r7, #4]
 8011008:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 801100a:	2210      	movs	r2, #16
 801100c:	409a      	lsls	r2, r3
 801100e:	693b      	ldr	r3, [r7, #16]
 8011010:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8011012:	687b      	ldr	r3, [r7, #4]
 8011014:	681b      	ldr	r3, [r3, #0]
 8011016:	681b      	ldr	r3, [r3, #0]
 8011018:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 801101c:	2b00      	cmp	r3, #0
 801101e:	d018      	beq.n	8011052 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8011020:	687b      	ldr	r3, [r7, #4]
 8011022:	681b      	ldr	r3, [r3, #0]
 8011024:	681b      	ldr	r3, [r3, #0]
 8011026:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 801102a:	2b00      	cmp	r3, #0
 801102c:	d108      	bne.n	8011040 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 801102e:	687b      	ldr	r3, [r7, #4]
 8011030:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8011032:	2b00      	cmp	r3, #0
 8011034:	d024      	beq.n	8011080 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8011036:	687b      	ldr	r3, [r7, #4]
 8011038:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801103a:	6878      	ldr	r0, [r7, #4]
 801103c:	4798      	blx	r3
 801103e:	e01f      	b.n	8011080 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8011040:	687b      	ldr	r3, [r7, #4]
 8011042:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8011044:	2b00      	cmp	r3, #0
 8011046:	d01b      	beq.n	8011080 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8011048:	687b      	ldr	r3, [r7, #4]
 801104a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 801104c:	6878      	ldr	r0, [r7, #4]
 801104e:	4798      	blx	r3
 8011050:	e016      	b.n	8011080 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8011052:	687b      	ldr	r3, [r7, #4]
 8011054:	681b      	ldr	r3, [r3, #0]
 8011056:	681b      	ldr	r3, [r3, #0]
 8011058:	f403 7380 	and.w	r3, r3, #256	; 0x100
 801105c:	2b00      	cmp	r3, #0
 801105e:	d107      	bne.n	8011070 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8011060:	687b      	ldr	r3, [r7, #4]
 8011062:	681b      	ldr	r3, [r3, #0]
 8011064:	681a      	ldr	r2, [r3, #0]
 8011066:	687b      	ldr	r3, [r7, #4]
 8011068:	681b      	ldr	r3, [r3, #0]
 801106a:	f022 0208 	bic.w	r2, r2, #8
 801106e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8011070:	687b      	ldr	r3, [r7, #4]
 8011072:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8011074:	2b00      	cmp	r3, #0
 8011076:	d003      	beq.n	8011080 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8011078:	687b      	ldr	r3, [r7, #4]
 801107a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801107c:	6878      	ldr	r0, [r7, #4]
 801107e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8011080:	687b      	ldr	r3, [r7, #4]
 8011082:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8011084:	2220      	movs	r2, #32
 8011086:	409a      	lsls	r2, r3
 8011088:	68fb      	ldr	r3, [r7, #12]
 801108a:	4013      	ands	r3, r2
 801108c:	2b00      	cmp	r3, #0
 801108e:	f000 808e 	beq.w	80111ae <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8011092:	687b      	ldr	r3, [r7, #4]
 8011094:	681b      	ldr	r3, [r3, #0]
 8011096:	681b      	ldr	r3, [r3, #0]
 8011098:	f003 0310 	and.w	r3, r3, #16
 801109c:	2b00      	cmp	r3, #0
 801109e:	f000 8086 	beq.w	80111ae <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80110a2:	687b      	ldr	r3, [r7, #4]
 80110a4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80110a6:	2220      	movs	r2, #32
 80110a8:	409a      	lsls	r2, r3
 80110aa:	693b      	ldr	r3, [r7, #16]
 80110ac:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80110ae:	687b      	ldr	r3, [r7, #4]
 80110b0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80110b4:	b2db      	uxtb	r3, r3
 80110b6:	2b05      	cmp	r3, #5
 80110b8:	d136      	bne.n	8011128 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80110ba:	687b      	ldr	r3, [r7, #4]
 80110bc:	681b      	ldr	r3, [r3, #0]
 80110be:	681a      	ldr	r2, [r3, #0]
 80110c0:	687b      	ldr	r3, [r7, #4]
 80110c2:	681b      	ldr	r3, [r3, #0]
 80110c4:	f022 0216 	bic.w	r2, r2, #22
 80110c8:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80110ca:	687b      	ldr	r3, [r7, #4]
 80110cc:	681b      	ldr	r3, [r3, #0]
 80110ce:	695a      	ldr	r2, [r3, #20]
 80110d0:	687b      	ldr	r3, [r7, #4]
 80110d2:	681b      	ldr	r3, [r3, #0]
 80110d4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80110d8:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80110da:	687b      	ldr	r3, [r7, #4]
 80110dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80110de:	2b00      	cmp	r3, #0
 80110e0:	d103      	bne.n	80110ea <HAL_DMA_IRQHandler+0x1da>
 80110e2:	687b      	ldr	r3, [r7, #4]
 80110e4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80110e6:	2b00      	cmp	r3, #0
 80110e8:	d007      	beq.n	80110fa <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80110ea:	687b      	ldr	r3, [r7, #4]
 80110ec:	681b      	ldr	r3, [r3, #0]
 80110ee:	681a      	ldr	r2, [r3, #0]
 80110f0:	687b      	ldr	r3, [r7, #4]
 80110f2:	681b      	ldr	r3, [r3, #0]
 80110f4:	f022 0208 	bic.w	r2, r2, #8
 80110f8:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80110fa:	687b      	ldr	r3, [r7, #4]
 80110fc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80110fe:	223f      	movs	r2, #63	; 0x3f
 8011100:	409a      	lsls	r2, r3
 8011102:	693b      	ldr	r3, [r7, #16]
 8011104:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8011106:	687b      	ldr	r3, [r7, #4]
 8011108:	2200      	movs	r2, #0
 801110a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 801110e:	687b      	ldr	r3, [r7, #4]
 8011110:	2201      	movs	r2, #1
 8011112:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8011116:	687b      	ldr	r3, [r7, #4]
 8011118:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 801111a:	2b00      	cmp	r3, #0
 801111c:	d07d      	beq.n	801121a <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 801111e:	687b      	ldr	r3, [r7, #4]
 8011120:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8011122:	6878      	ldr	r0, [r7, #4]
 8011124:	4798      	blx	r3
        }
        return;
 8011126:	e078      	b.n	801121a <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8011128:	687b      	ldr	r3, [r7, #4]
 801112a:	681b      	ldr	r3, [r3, #0]
 801112c:	681b      	ldr	r3, [r3, #0]
 801112e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8011132:	2b00      	cmp	r3, #0
 8011134:	d01c      	beq.n	8011170 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8011136:	687b      	ldr	r3, [r7, #4]
 8011138:	681b      	ldr	r3, [r3, #0]
 801113a:	681b      	ldr	r3, [r3, #0]
 801113c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8011140:	2b00      	cmp	r3, #0
 8011142:	d108      	bne.n	8011156 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8011144:	687b      	ldr	r3, [r7, #4]
 8011146:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8011148:	2b00      	cmp	r3, #0
 801114a:	d030      	beq.n	80111ae <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 801114c:	687b      	ldr	r3, [r7, #4]
 801114e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8011150:	6878      	ldr	r0, [r7, #4]
 8011152:	4798      	blx	r3
 8011154:	e02b      	b.n	80111ae <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8011156:	687b      	ldr	r3, [r7, #4]
 8011158:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801115a:	2b00      	cmp	r3, #0
 801115c:	d027      	beq.n	80111ae <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 801115e:	687b      	ldr	r3, [r7, #4]
 8011160:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8011162:	6878      	ldr	r0, [r7, #4]
 8011164:	4798      	blx	r3
 8011166:	e022      	b.n	80111ae <HAL_DMA_IRQHandler+0x29e>
 8011168:	2000001c 	.word	0x2000001c
 801116c:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8011170:	687b      	ldr	r3, [r7, #4]
 8011172:	681b      	ldr	r3, [r3, #0]
 8011174:	681b      	ldr	r3, [r3, #0]
 8011176:	f403 7380 	and.w	r3, r3, #256	; 0x100
 801117a:	2b00      	cmp	r3, #0
 801117c:	d10f      	bne.n	801119e <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 801117e:	687b      	ldr	r3, [r7, #4]
 8011180:	681b      	ldr	r3, [r3, #0]
 8011182:	681a      	ldr	r2, [r3, #0]
 8011184:	687b      	ldr	r3, [r7, #4]
 8011186:	681b      	ldr	r3, [r3, #0]
 8011188:	f022 0210 	bic.w	r2, r2, #16
 801118c:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 801118e:	687b      	ldr	r3, [r7, #4]
 8011190:	2200      	movs	r2, #0
 8011192:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8011196:	687b      	ldr	r3, [r7, #4]
 8011198:	2201      	movs	r2, #1
 801119a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 801119e:	687b      	ldr	r3, [r7, #4]
 80111a0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80111a2:	2b00      	cmp	r3, #0
 80111a4:	d003      	beq.n	80111ae <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80111a6:	687b      	ldr	r3, [r7, #4]
 80111a8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80111aa:	6878      	ldr	r0, [r7, #4]
 80111ac:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80111ae:	687b      	ldr	r3, [r7, #4]
 80111b0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80111b2:	2b00      	cmp	r3, #0
 80111b4:	d032      	beq.n	801121c <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80111b6:	687b      	ldr	r3, [r7, #4]
 80111b8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80111ba:	f003 0301 	and.w	r3, r3, #1
 80111be:	2b00      	cmp	r3, #0
 80111c0:	d022      	beq.n	8011208 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80111c2:	687b      	ldr	r3, [r7, #4]
 80111c4:	2205      	movs	r2, #5
 80111c6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80111ca:	687b      	ldr	r3, [r7, #4]
 80111cc:	681b      	ldr	r3, [r3, #0]
 80111ce:	681a      	ldr	r2, [r3, #0]
 80111d0:	687b      	ldr	r3, [r7, #4]
 80111d2:	681b      	ldr	r3, [r3, #0]
 80111d4:	f022 0201 	bic.w	r2, r2, #1
 80111d8:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80111da:	68bb      	ldr	r3, [r7, #8]
 80111dc:	3301      	adds	r3, #1
 80111de:	60bb      	str	r3, [r7, #8]
 80111e0:	697a      	ldr	r2, [r7, #20]
 80111e2:	429a      	cmp	r2, r3
 80111e4:	d307      	bcc.n	80111f6 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80111e6:	687b      	ldr	r3, [r7, #4]
 80111e8:	681b      	ldr	r3, [r3, #0]
 80111ea:	681b      	ldr	r3, [r3, #0]
 80111ec:	f003 0301 	and.w	r3, r3, #1
 80111f0:	2b00      	cmp	r3, #0
 80111f2:	d1f2      	bne.n	80111da <HAL_DMA_IRQHandler+0x2ca>
 80111f4:	e000      	b.n	80111f8 <HAL_DMA_IRQHandler+0x2e8>
          break;
 80111f6:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80111f8:	687b      	ldr	r3, [r7, #4]
 80111fa:	2200      	movs	r2, #0
 80111fc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8011200:	687b      	ldr	r3, [r7, #4]
 8011202:	2201      	movs	r2, #1
 8011204:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8011208:	687b      	ldr	r3, [r7, #4]
 801120a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 801120c:	2b00      	cmp	r3, #0
 801120e:	d005      	beq.n	801121c <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8011210:	687b      	ldr	r3, [r7, #4]
 8011212:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8011214:	6878      	ldr	r0, [r7, #4]
 8011216:	4798      	blx	r3
 8011218:	e000      	b.n	801121c <HAL_DMA_IRQHandler+0x30c>
        return;
 801121a:	bf00      	nop
    }
  }
}
 801121c:	3718      	adds	r7, #24
 801121e:	46bd      	mov	sp, r7
 8011220:	bd80      	pop	{r7, pc}
 8011222:	bf00      	nop

08011224 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8011224:	b480      	push	{r7}
 8011226:	b085      	sub	sp, #20
 8011228:	af00      	add	r7, sp, #0
 801122a:	60f8      	str	r0, [r7, #12]
 801122c:	60b9      	str	r1, [r7, #8]
 801122e:	607a      	str	r2, [r7, #4]
 8011230:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8011232:	68fb      	ldr	r3, [r7, #12]
 8011234:	681b      	ldr	r3, [r3, #0]
 8011236:	681a      	ldr	r2, [r3, #0]
 8011238:	68fb      	ldr	r3, [r7, #12]
 801123a:	681b      	ldr	r3, [r3, #0]
 801123c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8011240:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8011242:	68fb      	ldr	r3, [r7, #12]
 8011244:	681b      	ldr	r3, [r3, #0]
 8011246:	683a      	ldr	r2, [r7, #0]
 8011248:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 801124a:	68fb      	ldr	r3, [r7, #12]
 801124c:	689b      	ldr	r3, [r3, #8]
 801124e:	2b40      	cmp	r3, #64	; 0x40
 8011250:	d108      	bne.n	8011264 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8011252:	68fb      	ldr	r3, [r7, #12]
 8011254:	681b      	ldr	r3, [r3, #0]
 8011256:	687a      	ldr	r2, [r7, #4]
 8011258:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 801125a:	68fb      	ldr	r3, [r7, #12]
 801125c:	681b      	ldr	r3, [r3, #0]
 801125e:	68ba      	ldr	r2, [r7, #8]
 8011260:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8011262:	e007      	b.n	8011274 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8011264:	68fb      	ldr	r3, [r7, #12]
 8011266:	681b      	ldr	r3, [r3, #0]
 8011268:	68ba      	ldr	r2, [r7, #8]
 801126a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 801126c:	68fb      	ldr	r3, [r7, #12]
 801126e:	681b      	ldr	r3, [r3, #0]
 8011270:	687a      	ldr	r2, [r7, #4]
 8011272:	60da      	str	r2, [r3, #12]
}
 8011274:	bf00      	nop
 8011276:	3714      	adds	r7, #20
 8011278:	46bd      	mov	sp, r7
 801127a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801127e:	4770      	bx	lr

08011280 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8011280:	b480      	push	{r7}
 8011282:	b085      	sub	sp, #20
 8011284:	af00      	add	r7, sp, #0
 8011286:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8011288:	687b      	ldr	r3, [r7, #4]
 801128a:	681b      	ldr	r3, [r3, #0]
 801128c:	b2db      	uxtb	r3, r3
 801128e:	3b10      	subs	r3, #16
 8011290:	4a14      	ldr	r2, [pc, #80]	; (80112e4 <DMA_CalcBaseAndBitshift+0x64>)
 8011292:	fba2 2303 	umull	r2, r3, r2, r3
 8011296:	091b      	lsrs	r3, r3, #4
 8011298:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 801129a:	4a13      	ldr	r2, [pc, #76]	; (80112e8 <DMA_CalcBaseAndBitshift+0x68>)
 801129c:	68fb      	ldr	r3, [r7, #12]
 801129e:	4413      	add	r3, r2
 80112a0:	781b      	ldrb	r3, [r3, #0]
 80112a2:	461a      	mov	r2, r3
 80112a4:	687b      	ldr	r3, [r7, #4]
 80112a6:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80112a8:	68fb      	ldr	r3, [r7, #12]
 80112aa:	2b03      	cmp	r3, #3
 80112ac:	d909      	bls.n	80112c2 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80112ae:	687b      	ldr	r3, [r7, #4]
 80112b0:	681b      	ldr	r3, [r3, #0]
 80112b2:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80112b6:	f023 0303 	bic.w	r3, r3, #3
 80112ba:	1d1a      	adds	r2, r3, #4
 80112bc:	687b      	ldr	r3, [r7, #4]
 80112be:	659a      	str	r2, [r3, #88]	; 0x58
 80112c0:	e007      	b.n	80112d2 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80112c2:	687b      	ldr	r3, [r7, #4]
 80112c4:	681b      	ldr	r3, [r3, #0]
 80112c6:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80112ca:	f023 0303 	bic.w	r3, r3, #3
 80112ce:	687a      	ldr	r2, [r7, #4]
 80112d0:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80112d2:	687b      	ldr	r3, [r7, #4]
 80112d4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80112d6:	4618      	mov	r0, r3
 80112d8:	3714      	adds	r7, #20
 80112da:	46bd      	mov	sp, r7
 80112dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80112e0:	4770      	bx	lr
 80112e2:	bf00      	nop
 80112e4:	aaaaaaab 	.word	0xaaaaaaab
 80112e8:	0801a484 	.word	0x0801a484

080112ec <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80112ec:	b480      	push	{r7}
 80112ee:	b085      	sub	sp, #20
 80112f0:	af00      	add	r7, sp, #0
 80112f2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80112f4:	2300      	movs	r3, #0
 80112f6:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80112f8:	687b      	ldr	r3, [r7, #4]
 80112fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80112fc:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80112fe:	687b      	ldr	r3, [r7, #4]
 8011300:	699b      	ldr	r3, [r3, #24]
 8011302:	2b00      	cmp	r3, #0
 8011304:	d11f      	bne.n	8011346 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8011306:	68bb      	ldr	r3, [r7, #8]
 8011308:	2b03      	cmp	r3, #3
 801130a:	d855      	bhi.n	80113b8 <DMA_CheckFifoParam+0xcc>
 801130c:	a201      	add	r2, pc, #4	; (adr r2, 8011314 <DMA_CheckFifoParam+0x28>)
 801130e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011312:	bf00      	nop
 8011314:	08011325 	.word	0x08011325
 8011318:	08011337 	.word	0x08011337
 801131c:	08011325 	.word	0x08011325
 8011320:	080113b9 	.word	0x080113b9
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8011324:	687b      	ldr	r3, [r7, #4]
 8011326:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011328:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 801132c:	2b00      	cmp	r3, #0
 801132e:	d045      	beq.n	80113bc <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 8011330:	2301      	movs	r3, #1
 8011332:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8011334:	e042      	b.n	80113bc <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8011336:	687b      	ldr	r3, [r7, #4]
 8011338:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801133a:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 801133e:	d13f      	bne.n	80113c0 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 8011340:	2301      	movs	r3, #1
 8011342:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8011344:	e03c      	b.n	80113c0 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8011346:	687b      	ldr	r3, [r7, #4]
 8011348:	699b      	ldr	r3, [r3, #24]
 801134a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 801134e:	d121      	bne.n	8011394 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8011350:	68bb      	ldr	r3, [r7, #8]
 8011352:	2b03      	cmp	r3, #3
 8011354:	d836      	bhi.n	80113c4 <DMA_CheckFifoParam+0xd8>
 8011356:	a201      	add	r2, pc, #4	; (adr r2, 801135c <DMA_CheckFifoParam+0x70>)
 8011358:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801135c:	0801136d 	.word	0x0801136d
 8011360:	08011373 	.word	0x08011373
 8011364:	0801136d 	.word	0x0801136d
 8011368:	08011385 	.word	0x08011385
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 801136c:	2301      	movs	r3, #1
 801136e:	73fb      	strb	r3, [r7, #15]
      break;
 8011370:	e02f      	b.n	80113d2 <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8011372:	687b      	ldr	r3, [r7, #4]
 8011374:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011376:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 801137a:	2b00      	cmp	r3, #0
 801137c:	d024      	beq.n	80113c8 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 801137e:	2301      	movs	r3, #1
 8011380:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8011382:	e021      	b.n	80113c8 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8011384:	687b      	ldr	r3, [r7, #4]
 8011386:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011388:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 801138c:	d11e      	bne.n	80113cc <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 801138e:	2301      	movs	r3, #1
 8011390:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8011392:	e01b      	b.n	80113cc <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8011394:	68bb      	ldr	r3, [r7, #8]
 8011396:	2b02      	cmp	r3, #2
 8011398:	d902      	bls.n	80113a0 <DMA_CheckFifoParam+0xb4>
 801139a:	2b03      	cmp	r3, #3
 801139c:	d003      	beq.n	80113a6 <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 801139e:	e018      	b.n	80113d2 <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 80113a0:	2301      	movs	r3, #1
 80113a2:	73fb      	strb	r3, [r7, #15]
      break;
 80113a4:	e015      	b.n	80113d2 <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80113a6:	687b      	ldr	r3, [r7, #4]
 80113a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80113aa:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80113ae:	2b00      	cmp	r3, #0
 80113b0:	d00e      	beq.n	80113d0 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 80113b2:	2301      	movs	r3, #1
 80113b4:	73fb      	strb	r3, [r7, #15]
      break;
 80113b6:	e00b      	b.n	80113d0 <DMA_CheckFifoParam+0xe4>
      break;
 80113b8:	bf00      	nop
 80113ba:	e00a      	b.n	80113d2 <DMA_CheckFifoParam+0xe6>
      break;
 80113bc:	bf00      	nop
 80113be:	e008      	b.n	80113d2 <DMA_CheckFifoParam+0xe6>
      break;
 80113c0:	bf00      	nop
 80113c2:	e006      	b.n	80113d2 <DMA_CheckFifoParam+0xe6>
      break;
 80113c4:	bf00      	nop
 80113c6:	e004      	b.n	80113d2 <DMA_CheckFifoParam+0xe6>
      break;
 80113c8:	bf00      	nop
 80113ca:	e002      	b.n	80113d2 <DMA_CheckFifoParam+0xe6>
      break;   
 80113cc:	bf00      	nop
 80113ce:	e000      	b.n	80113d2 <DMA_CheckFifoParam+0xe6>
      break;
 80113d0:	bf00      	nop
    }
  } 
  
  return status; 
 80113d2:	7bfb      	ldrb	r3, [r7, #15]
}
 80113d4:	4618      	mov	r0, r3
 80113d6:	3714      	adds	r7, #20
 80113d8:	46bd      	mov	sp, r7
 80113da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80113de:	4770      	bx	lr

080113e0 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 80113e0:	b480      	push	{r7}
 80113e2:	b083      	sub	sp, #12
 80113e4:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 80113e6:	2300      	movs	r3, #0
 80113e8:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 80113ea:	4b0b      	ldr	r3, [pc, #44]	; (8011418 <HAL_FLASH_Unlock+0x38>)
 80113ec:	691b      	ldr	r3, [r3, #16]
 80113ee:	2b00      	cmp	r3, #0
 80113f0:	da0b      	bge.n	801140a <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 80113f2:	4b09      	ldr	r3, [pc, #36]	; (8011418 <HAL_FLASH_Unlock+0x38>)
 80113f4:	4a09      	ldr	r2, [pc, #36]	; (801141c <HAL_FLASH_Unlock+0x3c>)
 80113f6:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 80113f8:	4b07      	ldr	r3, [pc, #28]	; (8011418 <HAL_FLASH_Unlock+0x38>)
 80113fa:	4a09      	ldr	r2, [pc, #36]	; (8011420 <HAL_FLASH_Unlock+0x40>)
 80113fc:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 80113fe:	4b06      	ldr	r3, [pc, #24]	; (8011418 <HAL_FLASH_Unlock+0x38>)
 8011400:	691b      	ldr	r3, [r3, #16]
 8011402:	2b00      	cmp	r3, #0
 8011404:	da01      	bge.n	801140a <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 8011406:	2301      	movs	r3, #1
 8011408:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 801140a:	79fb      	ldrb	r3, [r7, #7]
}
 801140c:	4618      	mov	r0, r3
 801140e:	370c      	adds	r7, #12
 8011410:	46bd      	mov	sp, r7
 8011412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011416:	4770      	bx	lr
 8011418:	40023c00 	.word	0x40023c00
 801141c:	45670123 	.word	0x45670123
 8011420:	cdef89ab 	.word	0xcdef89ab

08011424 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8011424:	b480      	push	{r7}
 8011426:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  FLASH->CR |= FLASH_CR_LOCK;
 8011428:	4b05      	ldr	r3, [pc, #20]	; (8011440 <HAL_FLASH_Lock+0x1c>)
 801142a:	691b      	ldr	r3, [r3, #16]
 801142c:	4a04      	ldr	r2, [pc, #16]	; (8011440 <HAL_FLASH_Lock+0x1c>)
 801142e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8011432:	6113      	str	r3, [r2, #16]
  
  return HAL_OK;  
 8011434:	2300      	movs	r3, #0
}
 8011436:	4618      	mov	r0, r3
 8011438:	46bd      	mov	sp, r7
 801143a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801143e:	4770      	bx	lr
 8011440:	40023c00 	.word	0x40023c00

08011444 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operationtimeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{ 
 8011444:	b580      	push	{r7, lr}
 8011446:	b084      	sub	sp, #16
 8011448:	af00      	add	r7, sp, #0
 801144a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 801144c:	2300      	movs	r3, #0
 801144e:	60fb      	str	r3, [r7, #12]
  
  /* Clear Error Code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8011450:	4b1a      	ldr	r3, [pc, #104]	; (80114bc <FLASH_WaitForLastOperation+0x78>)
 8011452:	2200      	movs	r2, #0
 8011454:	61da      	str	r2, [r3, #28]
  
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  /* Get tick */
  tickstart = HAL_GetTick();
 8011456:	f7fe fe67 	bl	8010128 <HAL_GetTick>
 801145a:	60f8      	str	r0, [r7, #12]

  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 801145c:	e010      	b.n	8011480 <FLASH_WaitForLastOperation+0x3c>
  { 
    if(Timeout != HAL_MAX_DELAY)
 801145e:	687b      	ldr	r3, [r7, #4]
 8011460:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011464:	d00c      	beq.n	8011480 <FLASH_WaitForLastOperation+0x3c>
    {
      if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 8011466:	687b      	ldr	r3, [r7, #4]
 8011468:	2b00      	cmp	r3, #0
 801146a:	d007      	beq.n	801147c <FLASH_WaitForLastOperation+0x38>
 801146c:	f7fe fe5c 	bl	8010128 <HAL_GetTick>
 8011470:	4602      	mov	r2, r0
 8011472:	68fb      	ldr	r3, [r7, #12]
 8011474:	1ad3      	subs	r3, r2, r3
 8011476:	687a      	ldr	r2, [r7, #4]
 8011478:	429a      	cmp	r2, r3
 801147a:	d201      	bcs.n	8011480 <FLASH_WaitForLastOperation+0x3c>
      {
        return HAL_TIMEOUT;
 801147c:	2303      	movs	r3, #3
 801147e:	e019      	b.n	80114b4 <FLASH_WaitForLastOperation+0x70>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 8011480:	4b0f      	ldr	r3, [pc, #60]	; (80114c0 <FLASH_WaitForLastOperation+0x7c>)
 8011482:	68db      	ldr	r3, [r3, #12]
 8011484:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8011488:	2b00      	cmp	r3, #0
 801148a:	d1e8      	bne.n	801145e <FLASH_WaitForLastOperation+0x1a>
      }
    } 
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 801148c:	4b0c      	ldr	r3, [pc, #48]	; (80114c0 <FLASH_WaitForLastOperation+0x7c>)
 801148e:	68db      	ldr	r3, [r3, #12]
 8011490:	f003 0301 	and.w	r3, r3, #1
 8011494:	2b00      	cmp	r3, #0
 8011496:	d002      	beq.n	801149e <FLASH_WaitForLastOperation+0x5a>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8011498:	4b09      	ldr	r3, [pc, #36]	; (80114c0 <FLASH_WaitForLastOperation+0x7c>)
 801149a:	2201      	movs	r2, #1
 801149c:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR)  
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
                           FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR | FLASH_FLAG_RDERR)) != RESET)
#else
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 801149e:	4b08      	ldr	r3, [pc, #32]	; (80114c0 <FLASH_WaitForLastOperation+0x7c>)
 80114a0:	68db      	ldr	r3, [r3, #12]
 80114a2:	f003 03f2 	and.w	r3, r3, #242	; 0xf2
 80114a6:	2b00      	cmp	r3, #0
 80114a8:	d003      	beq.n	80114b2 <FLASH_WaitForLastOperation+0x6e>
                           FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR)) != RESET)
#endif /* FLASH_SR_RDERR */
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 80114aa:	f000 f80b 	bl	80114c4 <FLASH_SetErrorCode>
    return HAL_ERROR;
 80114ae:	2301      	movs	r3, #1
 80114b0:	e000      	b.n	80114b4 <FLASH_WaitForLastOperation+0x70>
  }

  /* If there is no error flag set */
  return HAL_OK;
 80114b2:	2300      	movs	r3, #0
  
}  
 80114b4:	4618      	mov	r0, r3
 80114b6:	3710      	adds	r7, #16
 80114b8:	46bd      	mov	sp, r7
 80114ba:	bd80      	pop	{r7, pc}
 80114bc:	20000e8c 	.word	0x20000e8c
 80114c0:	40023c00 	.word	0x40023c00

080114c4 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{ 
 80114c4:	b480      	push	{r7}
 80114c6:	af00      	add	r7, sp, #0
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 80114c8:	4b27      	ldr	r3, [pc, #156]	; (8011568 <FLASH_SetErrorCode+0xa4>)
 80114ca:	68db      	ldr	r3, [r3, #12]
 80114cc:	f003 0310 	and.w	r3, r3, #16
 80114d0:	2b00      	cmp	r3, #0
 80114d2:	d008      	beq.n	80114e6 <FLASH_SetErrorCode+0x22>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 80114d4:	4b25      	ldr	r3, [pc, #148]	; (801156c <FLASH_SetErrorCode+0xa8>)
 80114d6:	69db      	ldr	r3, [r3, #28]
 80114d8:	f043 0310 	orr.w	r3, r3, #16
 80114dc:	4a23      	ldr	r2, [pc, #140]	; (801156c <FLASH_SetErrorCode+0xa8>)
 80114de:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH write protection error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 80114e0:	4b21      	ldr	r3, [pc, #132]	; (8011568 <FLASH_SetErrorCode+0xa4>)
 80114e2:	2210      	movs	r2, #16
 80114e4:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 80114e6:	4b20      	ldr	r3, [pc, #128]	; (8011568 <FLASH_SetErrorCode+0xa4>)
 80114e8:	68db      	ldr	r3, [r3, #12]
 80114ea:	f003 0320 	and.w	r3, r3, #32
 80114ee:	2b00      	cmp	r3, #0
 80114f0:	d008      	beq.n	8011504 <FLASH_SetErrorCode+0x40>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 80114f2:	4b1e      	ldr	r3, [pc, #120]	; (801156c <FLASH_SetErrorCode+0xa8>)
 80114f4:	69db      	ldr	r3, [r3, #28]
 80114f6:	f043 0308 	orr.w	r3, r3, #8
 80114fa:	4a1c      	ldr	r2, [pc, #112]	; (801156c <FLASH_SetErrorCode+0xa8>)
 80114fc:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH Programming alignment error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 80114fe:	4b1a      	ldr	r3, [pc, #104]	; (8011568 <FLASH_SetErrorCode+0xa4>)
 8011500:	2220      	movs	r2, #32
 8011502:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 8011504:	4b18      	ldr	r3, [pc, #96]	; (8011568 <FLASH_SetErrorCode+0xa4>)
 8011506:	68db      	ldr	r3, [r3, #12]
 8011508:	f003 0340 	and.w	r3, r3, #64	; 0x40
 801150c:	2b00      	cmp	r3, #0
 801150e:	d008      	beq.n	8011522 <FLASH_SetErrorCode+0x5e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 8011510:	4b16      	ldr	r3, [pc, #88]	; (801156c <FLASH_SetErrorCode+0xa8>)
 8011512:	69db      	ldr	r3, [r3, #28]
 8011514:	f043 0304 	orr.w	r3, r3, #4
 8011518:	4a14      	ldr	r2, [pc, #80]	; (801156c <FLASH_SetErrorCode+0xa8>)
 801151a:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming parallelism error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 801151c:	4b12      	ldr	r3, [pc, #72]	; (8011568 <FLASH_SetErrorCode+0xa4>)
 801151e:	2240      	movs	r2, #64	; 0x40
 8011520:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGSERR) != RESET)
 8011522:	4b11      	ldr	r3, [pc, #68]	; (8011568 <FLASH_SetErrorCode+0xa4>)
 8011524:	68db      	ldr	r3, [r3, #12]
 8011526:	f003 0380 	and.w	r3, r3, #128	; 0x80
 801152a:	2b00      	cmp	r3, #0
 801152c:	d008      	beq.n	8011540 <FLASH_SetErrorCode+0x7c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 801152e:	4b0f      	ldr	r3, [pc, #60]	; (801156c <FLASH_SetErrorCode+0xa8>)
 8011530:	69db      	ldr	r3, [r3, #28]
 8011532:	f043 0302 	orr.w	r3, r3, #2
 8011536:	4a0d      	ldr	r2, [pc, #52]	; (801156c <FLASH_SetErrorCode+0xa8>)
 8011538:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming sequence error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 801153a:	4b0b      	ldr	r3, [pc, #44]	; (8011568 <FLASH_SetErrorCode+0xa4>)
 801153c:	2280      	movs	r2, #128	; 0x80
 801153e:	60da      	str	r2, [r3, #12]
    
    /* Clear FLASH Proprietary readout protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_RDERR);
  }
#endif /* FLASH_SR_RDERR */  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 8011540:	4b09      	ldr	r3, [pc, #36]	; (8011568 <FLASH_SetErrorCode+0xa4>)
 8011542:	68db      	ldr	r3, [r3, #12]
 8011544:	f003 0302 	and.w	r3, r3, #2
 8011548:	2b00      	cmp	r3, #0
 801154a:	d008      	beq.n	801155e <FLASH_SetErrorCode+0x9a>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 801154c:	4b07      	ldr	r3, [pc, #28]	; (801156c <FLASH_SetErrorCode+0xa8>)
 801154e:	69db      	ldr	r3, [r3, #28]
 8011550:	f043 0320 	orr.w	r3, r3, #32
 8011554:	4a05      	ldr	r2, [pc, #20]	; (801156c <FLASH_SetErrorCode+0xa8>)
 8011556:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Operation error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 8011558:	4b03      	ldr	r3, [pc, #12]	; (8011568 <FLASH_SetErrorCode+0xa4>)
 801155a:	2202      	movs	r2, #2
 801155c:	60da      	str	r2, [r3, #12]
  }
}
 801155e:	bf00      	nop
 8011560:	46bd      	mov	sp, r7
 8011562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011566:	4770      	bx	lr
 8011568:	40023c00 	.word	0x40023c00
 801156c:	20000e8c 	.word	0x20000e8c

08011570 <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFFU means that all the sectors have been correctly erased)
  * 
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *SectorError)
{
 8011570:	b580      	push	{r7, lr}
 8011572:	b084      	sub	sp, #16
 8011574:	af00      	add	r7, sp, #0
 8011576:	6078      	str	r0, [r7, #4]
 8011578:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 801157a:	2301      	movs	r3, #1
 801157c:	73fb      	strb	r3, [r7, #15]
  uint32_t index = 0U;
 801157e:	2300      	movs	r3, #0
 8011580:	60bb      	str	r3, [r7, #8]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8011582:	4b31      	ldr	r3, [pc, #196]	; (8011648 <HAL_FLASHEx_Erase+0xd8>)
 8011584:	7e1b      	ldrb	r3, [r3, #24]
 8011586:	2b01      	cmp	r3, #1
 8011588:	d101      	bne.n	801158e <HAL_FLASHEx_Erase+0x1e>
 801158a:	2302      	movs	r3, #2
 801158c:	e058      	b.n	8011640 <HAL_FLASHEx_Erase+0xd0>
 801158e:	4b2e      	ldr	r3, [pc, #184]	; (8011648 <HAL_FLASHEx_Erase+0xd8>)
 8011590:	2201      	movs	r2, #1
 8011592:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8011594:	f24c 3050 	movw	r0, #50000	; 0xc350
 8011598:	f7ff ff54 	bl	8011444 <FLASH_WaitForLastOperation>
 801159c:	4603      	mov	r3, r0
 801159e:	73fb      	strb	r3, [r7, #15]

  if(status == HAL_OK)
 80115a0:	7bfb      	ldrb	r3, [r7, #15]
 80115a2:	2b00      	cmp	r3, #0
 80115a4:	d148      	bne.n	8011638 <HAL_FLASHEx_Erase+0xc8>
  {
    /*Initialization of SectorError variable*/
    *SectorError = 0xFFFFFFFFU;
 80115a6:	683b      	ldr	r3, [r7, #0]
 80115a8:	f04f 32ff 	mov.w	r2, #4294967295
 80115ac:	601a      	str	r2, [r3, #0]
    
    if(pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 80115ae:	687b      	ldr	r3, [r7, #4]
 80115b0:	681b      	ldr	r3, [r3, #0]
 80115b2:	2b01      	cmp	r3, #1
 80115b4:	d115      	bne.n	80115e2 <HAL_FLASHEx_Erase+0x72>
    {
      /*Mass erase to be done*/
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange, pEraseInit->Banks);
 80115b6:	687b      	ldr	r3, [r7, #4]
 80115b8:	691b      	ldr	r3, [r3, #16]
 80115ba:	b2da      	uxtb	r2, r3
 80115bc:	687b      	ldr	r3, [r7, #4]
 80115be:	685b      	ldr	r3, [r3, #4]
 80115c0:	4619      	mov	r1, r3
 80115c2:	4610      	mov	r0, r2
 80115c4:	f000 f844 	bl	8011650 <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80115c8:	f24c 3050 	movw	r0, #50000	; 0xc350
 80115cc:	f7ff ff3a 	bl	8011444 <FLASH_WaitForLastOperation>
 80115d0:	4603      	mov	r3, r0
 80115d2:	73fb      	strb	r3, [r7, #15]
      
      /* if the erase operation is completed, disable the MER Bit */
      FLASH->CR &= (~FLASH_MER_BIT);
 80115d4:	4b1d      	ldr	r3, [pc, #116]	; (801164c <HAL_FLASHEx_Erase+0xdc>)
 80115d6:	691b      	ldr	r3, [r3, #16]
 80115d8:	4a1c      	ldr	r2, [pc, #112]	; (801164c <HAL_FLASHEx_Erase+0xdc>)
 80115da:	f023 0304 	bic.w	r3, r3, #4
 80115de:	6113      	str	r3, [r2, #16]
 80115e0:	e028      	b.n	8011634 <HAL_FLASHEx_Erase+0xc4>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_NBSECTORS(pEraseInit->NbSectors + pEraseInit->Sector));

      /* Erase by sector by sector to be done*/
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 80115e2:	687b      	ldr	r3, [r7, #4]
 80115e4:	689b      	ldr	r3, [r3, #8]
 80115e6:	60bb      	str	r3, [r7, #8]
 80115e8:	e01c      	b.n	8011624 <HAL_FLASHEx_Erase+0xb4>
      {
        FLASH_Erase_Sector(index, (uint8_t) pEraseInit->VoltageRange);
 80115ea:	687b      	ldr	r3, [r7, #4]
 80115ec:	691b      	ldr	r3, [r3, #16]
 80115ee:	b2db      	uxtb	r3, r3
 80115f0:	4619      	mov	r1, r3
 80115f2:	68b8      	ldr	r0, [r7, #8]
 80115f4:	f000 f850 	bl	8011698 <FLASH_Erase_Sector>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80115f8:	f24c 3050 	movw	r0, #50000	; 0xc350
 80115fc:	f7ff ff22 	bl	8011444 <FLASH_WaitForLastOperation>
 8011600:	4603      	mov	r3, r0
 8011602:	73fb      	strb	r3, [r7, #15]
        
        /* If the erase operation is completed, disable the SER and SNB Bits */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB));
 8011604:	4b11      	ldr	r3, [pc, #68]	; (801164c <HAL_FLASHEx_Erase+0xdc>)
 8011606:	691b      	ldr	r3, [r3, #16]
 8011608:	4a10      	ldr	r2, [pc, #64]	; (801164c <HAL_FLASHEx_Erase+0xdc>)
 801160a:	f023 03fa 	bic.w	r3, r3, #250	; 0xfa
 801160e:	6113      	str	r3, [r2, #16]

        if(status != HAL_OK) 
 8011610:	7bfb      	ldrb	r3, [r7, #15]
 8011612:	2b00      	cmp	r3, #0
 8011614:	d003      	beq.n	801161e <HAL_FLASHEx_Erase+0xae>
        {
          /* In case of error, stop erase procedure and return the faulty sector*/
          *SectorError = index;
 8011616:	683b      	ldr	r3, [r7, #0]
 8011618:	68ba      	ldr	r2, [r7, #8]
 801161a:	601a      	str	r2, [r3, #0]
          break;
 801161c:	e00a      	b.n	8011634 <HAL_FLASHEx_Erase+0xc4>
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 801161e:	68bb      	ldr	r3, [r7, #8]
 8011620:	3301      	adds	r3, #1
 8011622:	60bb      	str	r3, [r7, #8]
 8011624:	687b      	ldr	r3, [r7, #4]
 8011626:	68da      	ldr	r2, [r3, #12]
 8011628:	687b      	ldr	r3, [r7, #4]
 801162a:	689b      	ldr	r3, [r3, #8]
 801162c:	4413      	add	r3, r2
 801162e:	68ba      	ldr	r2, [r7, #8]
 8011630:	429a      	cmp	r2, r3
 8011632:	d3da      	bcc.n	80115ea <HAL_FLASHEx_Erase+0x7a>
        }
      }
    }
    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();    
 8011634:	f000 f878 	bl	8011728 <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8011638:	4b03      	ldr	r3, [pc, #12]	; (8011648 <HAL_FLASHEx_Erase+0xd8>)
 801163a:	2200      	movs	r2, #0
 801163c:	761a      	strb	r2, [r3, #24]

  return status;
 801163e:	7bfb      	ldrb	r3, [r7, #15]
}
 8011640:	4618      	mov	r0, r3
 8011642:	3710      	adds	r7, #16
 8011644:	46bd      	mov	sp, r7
 8011646:	bd80      	pop	{r7, pc}
 8011648:	20000e8c 	.word	0x20000e8c
 801164c:	40023c00 	.word	0x40023c00

08011650 <FLASH_MassErase>:
  *            @arg FLASH_BANK_1: Bank1 to be erased
  *
  * @retval None
  */
static void FLASH_MassErase(uint8_t VoltageRange, uint32_t Banks)
{
 8011650:	b480      	push	{r7}
 8011652:	b083      	sub	sp, #12
 8011654:	af00      	add	r7, sp, #0
 8011656:	4603      	mov	r3, r0
 8011658:	6039      	str	r1, [r7, #0]
 801165a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  assert_param(IS_FLASH_BANK(Banks));
  
  /* If the previous operation is completed, proceed to erase all sectors */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 801165c:	4b0d      	ldr	r3, [pc, #52]	; (8011694 <FLASH_MassErase+0x44>)
 801165e:	691b      	ldr	r3, [r3, #16]
 8011660:	4a0c      	ldr	r2, [pc, #48]	; (8011694 <FLASH_MassErase+0x44>)
 8011662:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8011666:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_MER;
 8011668:	4b0a      	ldr	r3, [pc, #40]	; (8011694 <FLASH_MassErase+0x44>)
 801166a:	691b      	ldr	r3, [r3, #16]
 801166c:	4a09      	ldr	r2, [pc, #36]	; (8011694 <FLASH_MassErase+0x44>)
 801166e:	f043 0304 	orr.w	r3, r3, #4
 8011672:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT | ((uint32_t)VoltageRange <<8U);
 8011674:	4b07      	ldr	r3, [pc, #28]	; (8011694 <FLASH_MassErase+0x44>)
 8011676:	691a      	ldr	r2, [r3, #16]
 8011678:	79fb      	ldrb	r3, [r7, #7]
 801167a:	021b      	lsls	r3, r3, #8
 801167c:	4313      	orrs	r3, r2
 801167e:	4a05      	ldr	r2, [pc, #20]	; (8011694 <FLASH_MassErase+0x44>)
 8011680:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8011684:	6113      	str	r3, [r2, #16]
}
 8011686:	bf00      	nop
 8011688:	370c      	adds	r7, #12
 801168a:	46bd      	mov	sp, r7
 801168c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011690:	4770      	bx	lr
 8011692:	bf00      	nop
 8011694:	40023c00 	.word	0x40023c00

08011698 <FLASH_Erase_Sector>:
  *                                  the operation will be done by double word (64-bit)
  * 
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
{
 8011698:	b480      	push	{r7}
 801169a:	b085      	sub	sp, #20
 801169c:	af00      	add	r7, sp, #0
 801169e:	6078      	str	r0, [r7, #4]
 80116a0:	460b      	mov	r3, r1
 80116a2:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0U;
 80116a4:	2300      	movs	r3, #0
 80116a6:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  
  if(VoltageRange == FLASH_VOLTAGE_RANGE_1)
 80116a8:	78fb      	ldrb	r3, [r7, #3]
 80116aa:	2b00      	cmp	r3, #0
 80116ac:	d102      	bne.n	80116b4 <FLASH_Erase_Sector+0x1c>
  {
     tmp_psize = FLASH_PSIZE_BYTE;
 80116ae:	2300      	movs	r3, #0
 80116b0:	60fb      	str	r3, [r7, #12]
 80116b2:	e010      	b.n	80116d6 <FLASH_Erase_Sector+0x3e>
  }
  else if(VoltageRange == FLASH_VOLTAGE_RANGE_2)
 80116b4:	78fb      	ldrb	r3, [r7, #3]
 80116b6:	2b01      	cmp	r3, #1
 80116b8:	d103      	bne.n	80116c2 <FLASH_Erase_Sector+0x2a>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 80116ba:	f44f 7380 	mov.w	r3, #256	; 0x100
 80116be:	60fb      	str	r3, [r7, #12]
 80116c0:	e009      	b.n	80116d6 <FLASH_Erase_Sector+0x3e>
  }
  else if(VoltageRange == FLASH_VOLTAGE_RANGE_3)
 80116c2:	78fb      	ldrb	r3, [r7, #3]
 80116c4:	2b02      	cmp	r3, #2
 80116c6:	d103      	bne.n	80116d0 <FLASH_Erase_Sector+0x38>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 80116c8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80116cc:	60fb      	str	r3, [r7, #12]
 80116ce:	e002      	b.n	80116d6 <FLASH_Erase_Sector+0x3e>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 80116d0:	f44f 7340 	mov.w	r3, #768	; 0x300
 80116d4:	60fb      	str	r3, [r7, #12]
  }

  /* If the previous operation is completed, proceed to erase the sector */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80116d6:	4b13      	ldr	r3, [pc, #76]	; (8011724 <FLASH_Erase_Sector+0x8c>)
 80116d8:	691b      	ldr	r3, [r3, #16]
 80116da:	4a12      	ldr	r2, [pc, #72]	; (8011724 <FLASH_Erase_Sector+0x8c>)
 80116dc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80116e0:	6113      	str	r3, [r2, #16]
  FLASH->CR |= tmp_psize;
 80116e2:	4b10      	ldr	r3, [pc, #64]	; (8011724 <FLASH_Erase_Sector+0x8c>)
 80116e4:	691a      	ldr	r2, [r3, #16]
 80116e6:	490f      	ldr	r1, [pc, #60]	; (8011724 <FLASH_Erase_Sector+0x8c>)
 80116e8:	68fb      	ldr	r3, [r7, #12]
 80116ea:	4313      	orrs	r3, r2
 80116ec:	610b      	str	r3, [r1, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 80116ee:	4b0d      	ldr	r3, [pc, #52]	; (8011724 <FLASH_Erase_Sector+0x8c>)
 80116f0:	691b      	ldr	r3, [r3, #16]
 80116f2:	4a0c      	ldr	r2, [pc, #48]	; (8011724 <FLASH_Erase_Sector+0x8c>)
 80116f4:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 80116f8:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 80116fa:	4b0a      	ldr	r3, [pc, #40]	; (8011724 <FLASH_Erase_Sector+0x8c>)
 80116fc:	691a      	ldr	r2, [r3, #16]
 80116fe:	687b      	ldr	r3, [r7, #4]
 8011700:	00db      	lsls	r3, r3, #3
 8011702:	4313      	orrs	r3, r2
 8011704:	4a07      	ldr	r2, [pc, #28]	; (8011724 <FLASH_Erase_Sector+0x8c>)
 8011706:	f043 0302 	orr.w	r3, r3, #2
 801170a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT;
 801170c:	4b05      	ldr	r3, [pc, #20]	; (8011724 <FLASH_Erase_Sector+0x8c>)
 801170e:	691b      	ldr	r3, [r3, #16]
 8011710:	4a04      	ldr	r2, [pc, #16]	; (8011724 <FLASH_Erase_Sector+0x8c>)
 8011712:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8011716:	6113      	str	r3, [r2, #16]
}
 8011718:	bf00      	nop
 801171a:	3714      	adds	r7, #20
 801171c:	46bd      	mov	sp, r7
 801171e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011722:	4770      	bx	lr
 8011724:	40023c00 	.word	0x40023c00

08011728 <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 8011728:	b480      	push	{r7}
 801172a:	af00      	add	r7, sp, #0
  /* Flush instruction cache  */
  if(READ_BIT(FLASH->ACR, FLASH_ACR_ICEN)!= RESET)
 801172c:	4b20      	ldr	r3, [pc, #128]	; (80117b0 <FLASH_FlushCaches+0x88>)
 801172e:	681b      	ldr	r3, [r3, #0]
 8011730:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8011734:	2b00      	cmp	r3, #0
 8011736:	d017      	beq.n	8011768 <FLASH_FlushCaches+0x40>
  {
    /* Disable instruction cache  */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 8011738:	4b1d      	ldr	r3, [pc, #116]	; (80117b0 <FLASH_FlushCaches+0x88>)
 801173a:	681b      	ldr	r3, [r3, #0]
 801173c:	4a1c      	ldr	r2, [pc, #112]	; (80117b0 <FLASH_FlushCaches+0x88>)
 801173e:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8011742:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 8011744:	4b1a      	ldr	r3, [pc, #104]	; (80117b0 <FLASH_FlushCaches+0x88>)
 8011746:	681b      	ldr	r3, [r3, #0]
 8011748:	4a19      	ldr	r2, [pc, #100]	; (80117b0 <FLASH_FlushCaches+0x88>)
 801174a:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 801174e:	6013      	str	r3, [r2, #0]
 8011750:	4b17      	ldr	r3, [pc, #92]	; (80117b0 <FLASH_FlushCaches+0x88>)
 8011752:	681b      	ldr	r3, [r3, #0]
 8011754:	4a16      	ldr	r2, [pc, #88]	; (80117b0 <FLASH_FlushCaches+0x88>)
 8011756:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 801175a:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 801175c:	4b14      	ldr	r3, [pc, #80]	; (80117b0 <FLASH_FlushCaches+0x88>)
 801175e:	681b      	ldr	r3, [r3, #0]
 8011760:	4a13      	ldr	r2, [pc, #76]	; (80117b0 <FLASH_FlushCaches+0x88>)
 8011762:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8011766:	6013      	str	r3, [r2, #0]
  }
  
  /* Flush data cache */
  if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != RESET)
 8011768:	4b11      	ldr	r3, [pc, #68]	; (80117b0 <FLASH_FlushCaches+0x88>)
 801176a:	681b      	ldr	r3, [r3, #0]
 801176c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8011770:	2b00      	cmp	r3, #0
 8011772:	d017      	beq.n	80117a4 <FLASH_FlushCaches+0x7c>
  {
    /* Disable data cache  */
    __HAL_FLASH_DATA_CACHE_DISABLE();
 8011774:	4b0e      	ldr	r3, [pc, #56]	; (80117b0 <FLASH_FlushCaches+0x88>)
 8011776:	681b      	ldr	r3, [r3, #0]
 8011778:	4a0d      	ldr	r2, [pc, #52]	; (80117b0 <FLASH_FlushCaches+0x88>)
 801177a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 801177e:	6013      	str	r3, [r2, #0]
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 8011780:	4b0b      	ldr	r3, [pc, #44]	; (80117b0 <FLASH_FlushCaches+0x88>)
 8011782:	681b      	ldr	r3, [r3, #0]
 8011784:	4a0a      	ldr	r2, [pc, #40]	; (80117b0 <FLASH_FlushCaches+0x88>)
 8011786:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 801178a:	6013      	str	r3, [r2, #0]
 801178c:	4b08      	ldr	r3, [pc, #32]	; (80117b0 <FLASH_FlushCaches+0x88>)
 801178e:	681b      	ldr	r3, [r3, #0]
 8011790:	4a07      	ldr	r2, [pc, #28]	; (80117b0 <FLASH_FlushCaches+0x88>)
 8011792:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8011796:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 8011798:	4b05      	ldr	r3, [pc, #20]	; (80117b0 <FLASH_FlushCaches+0x88>)
 801179a:	681b      	ldr	r3, [r3, #0]
 801179c:	4a04      	ldr	r2, [pc, #16]	; (80117b0 <FLASH_FlushCaches+0x88>)
 801179e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80117a2:	6013      	str	r3, [r2, #0]
  }
}
 80117a4:	bf00      	nop
 80117a6:	46bd      	mov	sp, r7
 80117a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80117ac:	4770      	bx	lr
 80117ae:	bf00      	nop
 80117b0:	40023c00 	.word	0x40023c00

080117b4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80117b4:	b480      	push	{r7}
 80117b6:	b089      	sub	sp, #36	; 0x24
 80117b8:	af00      	add	r7, sp, #0
 80117ba:	6078      	str	r0, [r7, #4]
 80117bc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80117be:	2300      	movs	r3, #0
 80117c0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80117c2:	2300      	movs	r3, #0
 80117c4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80117c6:	2300      	movs	r3, #0
 80117c8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80117ca:	2300      	movs	r3, #0
 80117cc:	61fb      	str	r3, [r7, #28]
 80117ce:	e16b      	b.n	8011aa8 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80117d0:	2201      	movs	r2, #1
 80117d2:	69fb      	ldr	r3, [r7, #28]
 80117d4:	fa02 f303 	lsl.w	r3, r2, r3
 80117d8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80117da:	683b      	ldr	r3, [r7, #0]
 80117dc:	681b      	ldr	r3, [r3, #0]
 80117de:	697a      	ldr	r2, [r7, #20]
 80117e0:	4013      	ands	r3, r2
 80117e2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80117e4:	693a      	ldr	r2, [r7, #16]
 80117e6:	697b      	ldr	r3, [r7, #20]
 80117e8:	429a      	cmp	r2, r3
 80117ea:	f040 815a 	bne.w	8011aa2 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80117ee:	683b      	ldr	r3, [r7, #0]
 80117f0:	685b      	ldr	r3, [r3, #4]
 80117f2:	2b01      	cmp	r3, #1
 80117f4:	d00b      	beq.n	801180e <HAL_GPIO_Init+0x5a>
 80117f6:	683b      	ldr	r3, [r7, #0]
 80117f8:	685b      	ldr	r3, [r3, #4]
 80117fa:	2b02      	cmp	r3, #2
 80117fc:	d007      	beq.n	801180e <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80117fe:	683b      	ldr	r3, [r7, #0]
 8011800:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8011802:	2b11      	cmp	r3, #17
 8011804:	d003      	beq.n	801180e <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8011806:	683b      	ldr	r3, [r7, #0]
 8011808:	685b      	ldr	r3, [r3, #4]
 801180a:	2b12      	cmp	r3, #18
 801180c:	d130      	bne.n	8011870 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 801180e:	687b      	ldr	r3, [r7, #4]
 8011810:	689b      	ldr	r3, [r3, #8]
 8011812:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8011814:	69fb      	ldr	r3, [r7, #28]
 8011816:	005b      	lsls	r3, r3, #1
 8011818:	2203      	movs	r2, #3
 801181a:	fa02 f303 	lsl.w	r3, r2, r3
 801181e:	43db      	mvns	r3, r3
 8011820:	69ba      	ldr	r2, [r7, #24]
 8011822:	4013      	ands	r3, r2
 8011824:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8011826:	683b      	ldr	r3, [r7, #0]
 8011828:	68da      	ldr	r2, [r3, #12]
 801182a:	69fb      	ldr	r3, [r7, #28]
 801182c:	005b      	lsls	r3, r3, #1
 801182e:	fa02 f303 	lsl.w	r3, r2, r3
 8011832:	69ba      	ldr	r2, [r7, #24]
 8011834:	4313      	orrs	r3, r2
 8011836:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8011838:	687b      	ldr	r3, [r7, #4]
 801183a:	69ba      	ldr	r2, [r7, #24]
 801183c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 801183e:	687b      	ldr	r3, [r7, #4]
 8011840:	685b      	ldr	r3, [r3, #4]
 8011842:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8011844:	2201      	movs	r2, #1
 8011846:	69fb      	ldr	r3, [r7, #28]
 8011848:	fa02 f303 	lsl.w	r3, r2, r3
 801184c:	43db      	mvns	r3, r3
 801184e:	69ba      	ldr	r2, [r7, #24]
 8011850:	4013      	ands	r3, r2
 8011852:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8011854:	683b      	ldr	r3, [r7, #0]
 8011856:	685b      	ldr	r3, [r3, #4]
 8011858:	091b      	lsrs	r3, r3, #4
 801185a:	f003 0201 	and.w	r2, r3, #1
 801185e:	69fb      	ldr	r3, [r7, #28]
 8011860:	fa02 f303 	lsl.w	r3, r2, r3
 8011864:	69ba      	ldr	r2, [r7, #24]
 8011866:	4313      	orrs	r3, r2
 8011868:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 801186a:	687b      	ldr	r3, [r7, #4]
 801186c:	69ba      	ldr	r2, [r7, #24]
 801186e:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8011870:	687b      	ldr	r3, [r7, #4]
 8011872:	68db      	ldr	r3, [r3, #12]
 8011874:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8011876:	69fb      	ldr	r3, [r7, #28]
 8011878:	005b      	lsls	r3, r3, #1
 801187a:	2203      	movs	r2, #3
 801187c:	fa02 f303 	lsl.w	r3, r2, r3
 8011880:	43db      	mvns	r3, r3
 8011882:	69ba      	ldr	r2, [r7, #24]
 8011884:	4013      	ands	r3, r2
 8011886:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8011888:	683b      	ldr	r3, [r7, #0]
 801188a:	689a      	ldr	r2, [r3, #8]
 801188c:	69fb      	ldr	r3, [r7, #28]
 801188e:	005b      	lsls	r3, r3, #1
 8011890:	fa02 f303 	lsl.w	r3, r2, r3
 8011894:	69ba      	ldr	r2, [r7, #24]
 8011896:	4313      	orrs	r3, r2
 8011898:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 801189a:	687b      	ldr	r3, [r7, #4]
 801189c:	69ba      	ldr	r2, [r7, #24]
 801189e:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80118a0:	683b      	ldr	r3, [r7, #0]
 80118a2:	685b      	ldr	r3, [r3, #4]
 80118a4:	2b02      	cmp	r3, #2
 80118a6:	d003      	beq.n	80118b0 <HAL_GPIO_Init+0xfc>
 80118a8:	683b      	ldr	r3, [r7, #0]
 80118aa:	685b      	ldr	r3, [r3, #4]
 80118ac:	2b12      	cmp	r3, #18
 80118ae:	d123      	bne.n	80118f8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80118b0:	69fb      	ldr	r3, [r7, #28]
 80118b2:	08da      	lsrs	r2, r3, #3
 80118b4:	687b      	ldr	r3, [r7, #4]
 80118b6:	3208      	adds	r2, #8
 80118b8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80118bc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80118be:	69fb      	ldr	r3, [r7, #28]
 80118c0:	f003 0307 	and.w	r3, r3, #7
 80118c4:	009b      	lsls	r3, r3, #2
 80118c6:	220f      	movs	r2, #15
 80118c8:	fa02 f303 	lsl.w	r3, r2, r3
 80118cc:	43db      	mvns	r3, r3
 80118ce:	69ba      	ldr	r2, [r7, #24]
 80118d0:	4013      	ands	r3, r2
 80118d2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80118d4:	683b      	ldr	r3, [r7, #0]
 80118d6:	691a      	ldr	r2, [r3, #16]
 80118d8:	69fb      	ldr	r3, [r7, #28]
 80118da:	f003 0307 	and.w	r3, r3, #7
 80118de:	009b      	lsls	r3, r3, #2
 80118e0:	fa02 f303 	lsl.w	r3, r2, r3
 80118e4:	69ba      	ldr	r2, [r7, #24]
 80118e6:	4313      	orrs	r3, r2
 80118e8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80118ea:	69fb      	ldr	r3, [r7, #28]
 80118ec:	08da      	lsrs	r2, r3, #3
 80118ee:	687b      	ldr	r3, [r7, #4]
 80118f0:	3208      	adds	r2, #8
 80118f2:	69b9      	ldr	r1, [r7, #24]
 80118f4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80118f8:	687b      	ldr	r3, [r7, #4]
 80118fa:	681b      	ldr	r3, [r3, #0]
 80118fc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80118fe:	69fb      	ldr	r3, [r7, #28]
 8011900:	005b      	lsls	r3, r3, #1
 8011902:	2203      	movs	r2, #3
 8011904:	fa02 f303 	lsl.w	r3, r2, r3
 8011908:	43db      	mvns	r3, r3
 801190a:	69ba      	ldr	r2, [r7, #24]
 801190c:	4013      	ands	r3, r2
 801190e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8011910:	683b      	ldr	r3, [r7, #0]
 8011912:	685b      	ldr	r3, [r3, #4]
 8011914:	f003 0203 	and.w	r2, r3, #3
 8011918:	69fb      	ldr	r3, [r7, #28]
 801191a:	005b      	lsls	r3, r3, #1
 801191c:	fa02 f303 	lsl.w	r3, r2, r3
 8011920:	69ba      	ldr	r2, [r7, #24]
 8011922:	4313      	orrs	r3, r2
 8011924:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8011926:	687b      	ldr	r3, [r7, #4]
 8011928:	69ba      	ldr	r2, [r7, #24]
 801192a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 801192c:	683b      	ldr	r3, [r7, #0]
 801192e:	685b      	ldr	r3, [r3, #4]
 8011930:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8011934:	2b00      	cmp	r3, #0
 8011936:	f000 80b4 	beq.w	8011aa2 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 801193a:	2300      	movs	r3, #0
 801193c:	60fb      	str	r3, [r7, #12]
 801193e:	4b5f      	ldr	r3, [pc, #380]	; (8011abc <HAL_GPIO_Init+0x308>)
 8011940:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8011942:	4a5e      	ldr	r2, [pc, #376]	; (8011abc <HAL_GPIO_Init+0x308>)
 8011944:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8011948:	6453      	str	r3, [r2, #68]	; 0x44
 801194a:	4b5c      	ldr	r3, [pc, #368]	; (8011abc <HAL_GPIO_Init+0x308>)
 801194c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801194e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8011952:	60fb      	str	r3, [r7, #12]
 8011954:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8011956:	4a5a      	ldr	r2, [pc, #360]	; (8011ac0 <HAL_GPIO_Init+0x30c>)
 8011958:	69fb      	ldr	r3, [r7, #28]
 801195a:	089b      	lsrs	r3, r3, #2
 801195c:	3302      	adds	r3, #2
 801195e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8011962:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8011964:	69fb      	ldr	r3, [r7, #28]
 8011966:	f003 0303 	and.w	r3, r3, #3
 801196a:	009b      	lsls	r3, r3, #2
 801196c:	220f      	movs	r2, #15
 801196e:	fa02 f303 	lsl.w	r3, r2, r3
 8011972:	43db      	mvns	r3, r3
 8011974:	69ba      	ldr	r2, [r7, #24]
 8011976:	4013      	ands	r3, r2
 8011978:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 801197a:	687b      	ldr	r3, [r7, #4]
 801197c:	4a51      	ldr	r2, [pc, #324]	; (8011ac4 <HAL_GPIO_Init+0x310>)
 801197e:	4293      	cmp	r3, r2
 8011980:	d02b      	beq.n	80119da <HAL_GPIO_Init+0x226>
 8011982:	687b      	ldr	r3, [r7, #4]
 8011984:	4a50      	ldr	r2, [pc, #320]	; (8011ac8 <HAL_GPIO_Init+0x314>)
 8011986:	4293      	cmp	r3, r2
 8011988:	d025      	beq.n	80119d6 <HAL_GPIO_Init+0x222>
 801198a:	687b      	ldr	r3, [r7, #4]
 801198c:	4a4f      	ldr	r2, [pc, #316]	; (8011acc <HAL_GPIO_Init+0x318>)
 801198e:	4293      	cmp	r3, r2
 8011990:	d01f      	beq.n	80119d2 <HAL_GPIO_Init+0x21e>
 8011992:	687b      	ldr	r3, [r7, #4]
 8011994:	4a4e      	ldr	r2, [pc, #312]	; (8011ad0 <HAL_GPIO_Init+0x31c>)
 8011996:	4293      	cmp	r3, r2
 8011998:	d019      	beq.n	80119ce <HAL_GPIO_Init+0x21a>
 801199a:	687b      	ldr	r3, [r7, #4]
 801199c:	4a4d      	ldr	r2, [pc, #308]	; (8011ad4 <HAL_GPIO_Init+0x320>)
 801199e:	4293      	cmp	r3, r2
 80119a0:	d013      	beq.n	80119ca <HAL_GPIO_Init+0x216>
 80119a2:	687b      	ldr	r3, [r7, #4]
 80119a4:	4a4c      	ldr	r2, [pc, #304]	; (8011ad8 <HAL_GPIO_Init+0x324>)
 80119a6:	4293      	cmp	r3, r2
 80119a8:	d00d      	beq.n	80119c6 <HAL_GPIO_Init+0x212>
 80119aa:	687b      	ldr	r3, [r7, #4]
 80119ac:	4a4b      	ldr	r2, [pc, #300]	; (8011adc <HAL_GPIO_Init+0x328>)
 80119ae:	4293      	cmp	r3, r2
 80119b0:	d007      	beq.n	80119c2 <HAL_GPIO_Init+0x20e>
 80119b2:	687b      	ldr	r3, [r7, #4]
 80119b4:	4a4a      	ldr	r2, [pc, #296]	; (8011ae0 <HAL_GPIO_Init+0x32c>)
 80119b6:	4293      	cmp	r3, r2
 80119b8:	d101      	bne.n	80119be <HAL_GPIO_Init+0x20a>
 80119ba:	2307      	movs	r3, #7
 80119bc:	e00e      	b.n	80119dc <HAL_GPIO_Init+0x228>
 80119be:	2308      	movs	r3, #8
 80119c0:	e00c      	b.n	80119dc <HAL_GPIO_Init+0x228>
 80119c2:	2306      	movs	r3, #6
 80119c4:	e00a      	b.n	80119dc <HAL_GPIO_Init+0x228>
 80119c6:	2305      	movs	r3, #5
 80119c8:	e008      	b.n	80119dc <HAL_GPIO_Init+0x228>
 80119ca:	2304      	movs	r3, #4
 80119cc:	e006      	b.n	80119dc <HAL_GPIO_Init+0x228>
 80119ce:	2303      	movs	r3, #3
 80119d0:	e004      	b.n	80119dc <HAL_GPIO_Init+0x228>
 80119d2:	2302      	movs	r3, #2
 80119d4:	e002      	b.n	80119dc <HAL_GPIO_Init+0x228>
 80119d6:	2301      	movs	r3, #1
 80119d8:	e000      	b.n	80119dc <HAL_GPIO_Init+0x228>
 80119da:	2300      	movs	r3, #0
 80119dc:	69fa      	ldr	r2, [r7, #28]
 80119de:	f002 0203 	and.w	r2, r2, #3
 80119e2:	0092      	lsls	r2, r2, #2
 80119e4:	4093      	lsls	r3, r2
 80119e6:	69ba      	ldr	r2, [r7, #24]
 80119e8:	4313      	orrs	r3, r2
 80119ea:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80119ec:	4934      	ldr	r1, [pc, #208]	; (8011ac0 <HAL_GPIO_Init+0x30c>)
 80119ee:	69fb      	ldr	r3, [r7, #28]
 80119f0:	089b      	lsrs	r3, r3, #2
 80119f2:	3302      	adds	r3, #2
 80119f4:	69ba      	ldr	r2, [r7, #24]
 80119f6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80119fa:	4b3a      	ldr	r3, [pc, #232]	; (8011ae4 <HAL_GPIO_Init+0x330>)
 80119fc:	681b      	ldr	r3, [r3, #0]
 80119fe:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8011a00:	693b      	ldr	r3, [r7, #16]
 8011a02:	43db      	mvns	r3, r3
 8011a04:	69ba      	ldr	r2, [r7, #24]
 8011a06:	4013      	ands	r3, r2
 8011a08:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8011a0a:	683b      	ldr	r3, [r7, #0]
 8011a0c:	685b      	ldr	r3, [r3, #4]
 8011a0e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8011a12:	2b00      	cmp	r3, #0
 8011a14:	d003      	beq.n	8011a1e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8011a16:	69ba      	ldr	r2, [r7, #24]
 8011a18:	693b      	ldr	r3, [r7, #16]
 8011a1a:	4313      	orrs	r3, r2
 8011a1c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8011a1e:	4a31      	ldr	r2, [pc, #196]	; (8011ae4 <HAL_GPIO_Init+0x330>)
 8011a20:	69bb      	ldr	r3, [r7, #24]
 8011a22:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8011a24:	4b2f      	ldr	r3, [pc, #188]	; (8011ae4 <HAL_GPIO_Init+0x330>)
 8011a26:	685b      	ldr	r3, [r3, #4]
 8011a28:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8011a2a:	693b      	ldr	r3, [r7, #16]
 8011a2c:	43db      	mvns	r3, r3
 8011a2e:	69ba      	ldr	r2, [r7, #24]
 8011a30:	4013      	ands	r3, r2
 8011a32:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8011a34:	683b      	ldr	r3, [r7, #0]
 8011a36:	685b      	ldr	r3, [r3, #4]
 8011a38:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8011a3c:	2b00      	cmp	r3, #0
 8011a3e:	d003      	beq.n	8011a48 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8011a40:	69ba      	ldr	r2, [r7, #24]
 8011a42:	693b      	ldr	r3, [r7, #16]
 8011a44:	4313      	orrs	r3, r2
 8011a46:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8011a48:	4a26      	ldr	r2, [pc, #152]	; (8011ae4 <HAL_GPIO_Init+0x330>)
 8011a4a:	69bb      	ldr	r3, [r7, #24]
 8011a4c:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8011a4e:	4b25      	ldr	r3, [pc, #148]	; (8011ae4 <HAL_GPIO_Init+0x330>)
 8011a50:	689b      	ldr	r3, [r3, #8]
 8011a52:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8011a54:	693b      	ldr	r3, [r7, #16]
 8011a56:	43db      	mvns	r3, r3
 8011a58:	69ba      	ldr	r2, [r7, #24]
 8011a5a:	4013      	ands	r3, r2
 8011a5c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8011a5e:	683b      	ldr	r3, [r7, #0]
 8011a60:	685b      	ldr	r3, [r3, #4]
 8011a62:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8011a66:	2b00      	cmp	r3, #0
 8011a68:	d003      	beq.n	8011a72 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8011a6a:	69ba      	ldr	r2, [r7, #24]
 8011a6c:	693b      	ldr	r3, [r7, #16]
 8011a6e:	4313      	orrs	r3, r2
 8011a70:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8011a72:	4a1c      	ldr	r2, [pc, #112]	; (8011ae4 <HAL_GPIO_Init+0x330>)
 8011a74:	69bb      	ldr	r3, [r7, #24]
 8011a76:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8011a78:	4b1a      	ldr	r3, [pc, #104]	; (8011ae4 <HAL_GPIO_Init+0x330>)
 8011a7a:	68db      	ldr	r3, [r3, #12]
 8011a7c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8011a7e:	693b      	ldr	r3, [r7, #16]
 8011a80:	43db      	mvns	r3, r3
 8011a82:	69ba      	ldr	r2, [r7, #24]
 8011a84:	4013      	ands	r3, r2
 8011a86:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8011a88:	683b      	ldr	r3, [r7, #0]
 8011a8a:	685b      	ldr	r3, [r3, #4]
 8011a8c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8011a90:	2b00      	cmp	r3, #0
 8011a92:	d003      	beq.n	8011a9c <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8011a94:	69ba      	ldr	r2, [r7, #24]
 8011a96:	693b      	ldr	r3, [r7, #16]
 8011a98:	4313      	orrs	r3, r2
 8011a9a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8011a9c:	4a11      	ldr	r2, [pc, #68]	; (8011ae4 <HAL_GPIO_Init+0x330>)
 8011a9e:	69bb      	ldr	r3, [r7, #24]
 8011aa0:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8011aa2:	69fb      	ldr	r3, [r7, #28]
 8011aa4:	3301      	adds	r3, #1
 8011aa6:	61fb      	str	r3, [r7, #28]
 8011aa8:	69fb      	ldr	r3, [r7, #28]
 8011aaa:	2b0f      	cmp	r3, #15
 8011aac:	f67f ae90 	bls.w	80117d0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8011ab0:	bf00      	nop
 8011ab2:	3724      	adds	r7, #36	; 0x24
 8011ab4:	46bd      	mov	sp, r7
 8011ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011aba:	4770      	bx	lr
 8011abc:	40023800 	.word	0x40023800
 8011ac0:	40013800 	.word	0x40013800
 8011ac4:	40020000 	.word	0x40020000
 8011ac8:	40020400 	.word	0x40020400
 8011acc:	40020800 	.word	0x40020800
 8011ad0:	40020c00 	.word	0x40020c00
 8011ad4:	40021000 	.word	0x40021000
 8011ad8:	40021400 	.word	0x40021400
 8011adc:	40021800 	.word	0x40021800
 8011ae0:	40021c00 	.word	0x40021c00
 8011ae4:	40013c00 	.word	0x40013c00

08011ae8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8011ae8:	b480      	push	{r7}
 8011aea:	b083      	sub	sp, #12
 8011aec:	af00      	add	r7, sp, #0
 8011aee:	6078      	str	r0, [r7, #4]
 8011af0:	460b      	mov	r3, r1
 8011af2:	807b      	strh	r3, [r7, #2]
 8011af4:	4613      	mov	r3, r2
 8011af6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8011af8:	787b      	ldrb	r3, [r7, #1]
 8011afa:	2b00      	cmp	r3, #0
 8011afc:	d003      	beq.n	8011b06 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8011afe:	887a      	ldrh	r2, [r7, #2]
 8011b00:	687b      	ldr	r3, [r7, #4]
 8011b02:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8011b04:	e003      	b.n	8011b0e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8011b06:	887b      	ldrh	r3, [r7, #2]
 8011b08:	041a      	lsls	r2, r3, #16
 8011b0a:	687b      	ldr	r3, [r7, #4]
 8011b0c:	619a      	str	r2, [r3, #24]
}
 8011b0e:	bf00      	nop
 8011b10:	370c      	adds	r7, #12
 8011b12:	46bd      	mov	sp, r7
 8011b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011b18:	4770      	bx	lr
	...

08011b1c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8011b1c:	b580      	push	{r7, lr}
 8011b1e:	b082      	sub	sp, #8
 8011b20:	af00      	add	r7, sp, #0
 8011b22:	4603      	mov	r3, r0
 8011b24:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8011b26:	4b08      	ldr	r3, [pc, #32]	; (8011b48 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8011b28:	695a      	ldr	r2, [r3, #20]
 8011b2a:	88fb      	ldrh	r3, [r7, #6]
 8011b2c:	4013      	ands	r3, r2
 8011b2e:	2b00      	cmp	r3, #0
 8011b30:	d006      	beq.n	8011b40 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8011b32:	4a05      	ldr	r2, [pc, #20]	; (8011b48 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8011b34:	88fb      	ldrh	r3, [r7, #6]
 8011b36:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8011b38:	88fb      	ldrh	r3, [r7, #6]
 8011b3a:	4618      	mov	r0, r3
 8011b3c:	f7fe f940 	bl	800fdc0 <HAL_GPIO_EXTI_Callback>
  }
}
 8011b40:	bf00      	nop
 8011b42:	3708      	adds	r7, #8
 8011b44:	46bd      	mov	sp, r7
 8011b46:	bd80      	pop	{r7, pc}
 8011b48:	40013c00 	.word	0x40013c00

08011b4c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8011b4c:	b580      	push	{r7, lr}
 8011b4e:	b086      	sub	sp, #24
 8011b50:	af00      	add	r7, sp, #0
 8011b52:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8011b54:	687b      	ldr	r3, [r7, #4]
 8011b56:	2b00      	cmp	r3, #0
 8011b58:	d101      	bne.n	8011b5e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8011b5a:	2301      	movs	r3, #1
 8011b5c:	e25b      	b.n	8012016 <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8011b5e:	687b      	ldr	r3, [r7, #4]
 8011b60:	681b      	ldr	r3, [r3, #0]
 8011b62:	f003 0301 	and.w	r3, r3, #1
 8011b66:	2b00      	cmp	r3, #0
 8011b68:	d075      	beq.n	8011c56 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8011b6a:	4ba3      	ldr	r3, [pc, #652]	; (8011df8 <HAL_RCC_OscConfig+0x2ac>)
 8011b6c:	689b      	ldr	r3, [r3, #8]
 8011b6e:	f003 030c 	and.w	r3, r3, #12
 8011b72:	2b04      	cmp	r3, #4
 8011b74:	d00c      	beq.n	8011b90 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8011b76:	4ba0      	ldr	r3, [pc, #640]	; (8011df8 <HAL_RCC_OscConfig+0x2ac>)
 8011b78:	689b      	ldr	r3, [r3, #8]
 8011b7a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8011b7e:	2b08      	cmp	r3, #8
 8011b80:	d112      	bne.n	8011ba8 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8011b82:	4b9d      	ldr	r3, [pc, #628]	; (8011df8 <HAL_RCC_OscConfig+0x2ac>)
 8011b84:	685b      	ldr	r3, [r3, #4]
 8011b86:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8011b8a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8011b8e:	d10b      	bne.n	8011ba8 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8011b90:	4b99      	ldr	r3, [pc, #612]	; (8011df8 <HAL_RCC_OscConfig+0x2ac>)
 8011b92:	681b      	ldr	r3, [r3, #0]
 8011b94:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8011b98:	2b00      	cmp	r3, #0
 8011b9a:	d05b      	beq.n	8011c54 <HAL_RCC_OscConfig+0x108>
 8011b9c:	687b      	ldr	r3, [r7, #4]
 8011b9e:	685b      	ldr	r3, [r3, #4]
 8011ba0:	2b00      	cmp	r3, #0
 8011ba2:	d157      	bne.n	8011c54 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8011ba4:	2301      	movs	r3, #1
 8011ba6:	e236      	b.n	8012016 <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8011ba8:	687b      	ldr	r3, [r7, #4]
 8011baa:	685b      	ldr	r3, [r3, #4]
 8011bac:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8011bb0:	d106      	bne.n	8011bc0 <HAL_RCC_OscConfig+0x74>
 8011bb2:	4b91      	ldr	r3, [pc, #580]	; (8011df8 <HAL_RCC_OscConfig+0x2ac>)
 8011bb4:	681b      	ldr	r3, [r3, #0]
 8011bb6:	4a90      	ldr	r2, [pc, #576]	; (8011df8 <HAL_RCC_OscConfig+0x2ac>)
 8011bb8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8011bbc:	6013      	str	r3, [r2, #0]
 8011bbe:	e01d      	b.n	8011bfc <HAL_RCC_OscConfig+0xb0>
 8011bc0:	687b      	ldr	r3, [r7, #4]
 8011bc2:	685b      	ldr	r3, [r3, #4]
 8011bc4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8011bc8:	d10c      	bne.n	8011be4 <HAL_RCC_OscConfig+0x98>
 8011bca:	4b8b      	ldr	r3, [pc, #556]	; (8011df8 <HAL_RCC_OscConfig+0x2ac>)
 8011bcc:	681b      	ldr	r3, [r3, #0]
 8011bce:	4a8a      	ldr	r2, [pc, #552]	; (8011df8 <HAL_RCC_OscConfig+0x2ac>)
 8011bd0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8011bd4:	6013      	str	r3, [r2, #0]
 8011bd6:	4b88      	ldr	r3, [pc, #544]	; (8011df8 <HAL_RCC_OscConfig+0x2ac>)
 8011bd8:	681b      	ldr	r3, [r3, #0]
 8011bda:	4a87      	ldr	r2, [pc, #540]	; (8011df8 <HAL_RCC_OscConfig+0x2ac>)
 8011bdc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8011be0:	6013      	str	r3, [r2, #0]
 8011be2:	e00b      	b.n	8011bfc <HAL_RCC_OscConfig+0xb0>
 8011be4:	4b84      	ldr	r3, [pc, #528]	; (8011df8 <HAL_RCC_OscConfig+0x2ac>)
 8011be6:	681b      	ldr	r3, [r3, #0]
 8011be8:	4a83      	ldr	r2, [pc, #524]	; (8011df8 <HAL_RCC_OscConfig+0x2ac>)
 8011bea:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8011bee:	6013      	str	r3, [r2, #0]
 8011bf0:	4b81      	ldr	r3, [pc, #516]	; (8011df8 <HAL_RCC_OscConfig+0x2ac>)
 8011bf2:	681b      	ldr	r3, [r3, #0]
 8011bf4:	4a80      	ldr	r2, [pc, #512]	; (8011df8 <HAL_RCC_OscConfig+0x2ac>)
 8011bf6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8011bfa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8011bfc:	687b      	ldr	r3, [r7, #4]
 8011bfe:	685b      	ldr	r3, [r3, #4]
 8011c00:	2b00      	cmp	r3, #0
 8011c02:	d013      	beq.n	8011c2c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8011c04:	f7fe fa90 	bl	8010128 <HAL_GetTick>
 8011c08:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8011c0a:	e008      	b.n	8011c1e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8011c0c:	f7fe fa8c 	bl	8010128 <HAL_GetTick>
 8011c10:	4602      	mov	r2, r0
 8011c12:	693b      	ldr	r3, [r7, #16]
 8011c14:	1ad3      	subs	r3, r2, r3
 8011c16:	2b64      	cmp	r3, #100	; 0x64
 8011c18:	d901      	bls.n	8011c1e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8011c1a:	2303      	movs	r3, #3
 8011c1c:	e1fb      	b.n	8012016 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8011c1e:	4b76      	ldr	r3, [pc, #472]	; (8011df8 <HAL_RCC_OscConfig+0x2ac>)
 8011c20:	681b      	ldr	r3, [r3, #0]
 8011c22:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8011c26:	2b00      	cmp	r3, #0
 8011c28:	d0f0      	beq.n	8011c0c <HAL_RCC_OscConfig+0xc0>
 8011c2a:	e014      	b.n	8011c56 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8011c2c:	f7fe fa7c 	bl	8010128 <HAL_GetTick>
 8011c30:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8011c32:	e008      	b.n	8011c46 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8011c34:	f7fe fa78 	bl	8010128 <HAL_GetTick>
 8011c38:	4602      	mov	r2, r0
 8011c3a:	693b      	ldr	r3, [r7, #16]
 8011c3c:	1ad3      	subs	r3, r2, r3
 8011c3e:	2b64      	cmp	r3, #100	; 0x64
 8011c40:	d901      	bls.n	8011c46 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8011c42:	2303      	movs	r3, #3
 8011c44:	e1e7      	b.n	8012016 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8011c46:	4b6c      	ldr	r3, [pc, #432]	; (8011df8 <HAL_RCC_OscConfig+0x2ac>)
 8011c48:	681b      	ldr	r3, [r3, #0]
 8011c4a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8011c4e:	2b00      	cmp	r3, #0
 8011c50:	d1f0      	bne.n	8011c34 <HAL_RCC_OscConfig+0xe8>
 8011c52:	e000      	b.n	8011c56 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8011c54:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8011c56:	687b      	ldr	r3, [r7, #4]
 8011c58:	681b      	ldr	r3, [r3, #0]
 8011c5a:	f003 0302 	and.w	r3, r3, #2
 8011c5e:	2b00      	cmp	r3, #0
 8011c60:	d063      	beq.n	8011d2a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8011c62:	4b65      	ldr	r3, [pc, #404]	; (8011df8 <HAL_RCC_OscConfig+0x2ac>)
 8011c64:	689b      	ldr	r3, [r3, #8]
 8011c66:	f003 030c 	and.w	r3, r3, #12
 8011c6a:	2b00      	cmp	r3, #0
 8011c6c:	d00b      	beq.n	8011c86 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8011c6e:	4b62      	ldr	r3, [pc, #392]	; (8011df8 <HAL_RCC_OscConfig+0x2ac>)
 8011c70:	689b      	ldr	r3, [r3, #8]
 8011c72:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8011c76:	2b08      	cmp	r3, #8
 8011c78:	d11c      	bne.n	8011cb4 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8011c7a:	4b5f      	ldr	r3, [pc, #380]	; (8011df8 <HAL_RCC_OscConfig+0x2ac>)
 8011c7c:	685b      	ldr	r3, [r3, #4]
 8011c7e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8011c82:	2b00      	cmp	r3, #0
 8011c84:	d116      	bne.n	8011cb4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8011c86:	4b5c      	ldr	r3, [pc, #368]	; (8011df8 <HAL_RCC_OscConfig+0x2ac>)
 8011c88:	681b      	ldr	r3, [r3, #0]
 8011c8a:	f003 0302 	and.w	r3, r3, #2
 8011c8e:	2b00      	cmp	r3, #0
 8011c90:	d005      	beq.n	8011c9e <HAL_RCC_OscConfig+0x152>
 8011c92:	687b      	ldr	r3, [r7, #4]
 8011c94:	68db      	ldr	r3, [r3, #12]
 8011c96:	2b01      	cmp	r3, #1
 8011c98:	d001      	beq.n	8011c9e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8011c9a:	2301      	movs	r3, #1
 8011c9c:	e1bb      	b.n	8012016 <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8011c9e:	4b56      	ldr	r3, [pc, #344]	; (8011df8 <HAL_RCC_OscConfig+0x2ac>)
 8011ca0:	681b      	ldr	r3, [r3, #0]
 8011ca2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8011ca6:	687b      	ldr	r3, [r7, #4]
 8011ca8:	691b      	ldr	r3, [r3, #16]
 8011caa:	00db      	lsls	r3, r3, #3
 8011cac:	4952      	ldr	r1, [pc, #328]	; (8011df8 <HAL_RCC_OscConfig+0x2ac>)
 8011cae:	4313      	orrs	r3, r2
 8011cb0:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8011cb2:	e03a      	b.n	8011d2a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8011cb4:	687b      	ldr	r3, [r7, #4]
 8011cb6:	68db      	ldr	r3, [r3, #12]
 8011cb8:	2b00      	cmp	r3, #0
 8011cba:	d020      	beq.n	8011cfe <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8011cbc:	4b4f      	ldr	r3, [pc, #316]	; (8011dfc <HAL_RCC_OscConfig+0x2b0>)
 8011cbe:	2201      	movs	r2, #1
 8011cc0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8011cc2:	f7fe fa31 	bl	8010128 <HAL_GetTick>
 8011cc6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8011cc8:	e008      	b.n	8011cdc <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8011cca:	f7fe fa2d 	bl	8010128 <HAL_GetTick>
 8011cce:	4602      	mov	r2, r0
 8011cd0:	693b      	ldr	r3, [r7, #16]
 8011cd2:	1ad3      	subs	r3, r2, r3
 8011cd4:	2b02      	cmp	r3, #2
 8011cd6:	d901      	bls.n	8011cdc <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8011cd8:	2303      	movs	r3, #3
 8011cda:	e19c      	b.n	8012016 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8011cdc:	4b46      	ldr	r3, [pc, #280]	; (8011df8 <HAL_RCC_OscConfig+0x2ac>)
 8011cde:	681b      	ldr	r3, [r3, #0]
 8011ce0:	f003 0302 	and.w	r3, r3, #2
 8011ce4:	2b00      	cmp	r3, #0
 8011ce6:	d0f0      	beq.n	8011cca <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8011ce8:	4b43      	ldr	r3, [pc, #268]	; (8011df8 <HAL_RCC_OscConfig+0x2ac>)
 8011cea:	681b      	ldr	r3, [r3, #0]
 8011cec:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8011cf0:	687b      	ldr	r3, [r7, #4]
 8011cf2:	691b      	ldr	r3, [r3, #16]
 8011cf4:	00db      	lsls	r3, r3, #3
 8011cf6:	4940      	ldr	r1, [pc, #256]	; (8011df8 <HAL_RCC_OscConfig+0x2ac>)
 8011cf8:	4313      	orrs	r3, r2
 8011cfa:	600b      	str	r3, [r1, #0]
 8011cfc:	e015      	b.n	8011d2a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8011cfe:	4b3f      	ldr	r3, [pc, #252]	; (8011dfc <HAL_RCC_OscConfig+0x2b0>)
 8011d00:	2200      	movs	r2, #0
 8011d02:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8011d04:	f7fe fa10 	bl	8010128 <HAL_GetTick>
 8011d08:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8011d0a:	e008      	b.n	8011d1e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8011d0c:	f7fe fa0c 	bl	8010128 <HAL_GetTick>
 8011d10:	4602      	mov	r2, r0
 8011d12:	693b      	ldr	r3, [r7, #16]
 8011d14:	1ad3      	subs	r3, r2, r3
 8011d16:	2b02      	cmp	r3, #2
 8011d18:	d901      	bls.n	8011d1e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8011d1a:	2303      	movs	r3, #3
 8011d1c:	e17b      	b.n	8012016 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8011d1e:	4b36      	ldr	r3, [pc, #216]	; (8011df8 <HAL_RCC_OscConfig+0x2ac>)
 8011d20:	681b      	ldr	r3, [r3, #0]
 8011d22:	f003 0302 	and.w	r3, r3, #2
 8011d26:	2b00      	cmp	r3, #0
 8011d28:	d1f0      	bne.n	8011d0c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8011d2a:	687b      	ldr	r3, [r7, #4]
 8011d2c:	681b      	ldr	r3, [r3, #0]
 8011d2e:	f003 0308 	and.w	r3, r3, #8
 8011d32:	2b00      	cmp	r3, #0
 8011d34:	d030      	beq.n	8011d98 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8011d36:	687b      	ldr	r3, [r7, #4]
 8011d38:	695b      	ldr	r3, [r3, #20]
 8011d3a:	2b00      	cmp	r3, #0
 8011d3c:	d016      	beq.n	8011d6c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8011d3e:	4b30      	ldr	r3, [pc, #192]	; (8011e00 <HAL_RCC_OscConfig+0x2b4>)
 8011d40:	2201      	movs	r2, #1
 8011d42:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8011d44:	f7fe f9f0 	bl	8010128 <HAL_GetTick>
 8011d48:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8011d4a:	e008      	b.n	8011d5e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8011d4c:	f7fe f9ec 	bl	8010128 <HAL_GetTick>
 8011d50:	4602      	mov	r2, r0
 8011d52:	693b      	ldr	r3, [r7, #16]
 8011d54:	1ad3      	subs	r3, r2, r3
 8011d56:	2b02      	cmp	r3, #2
 8011d58:	d901      	bls.n	8011d5e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8011d5a:	2303      	movs	r3, #3
 8011d5c:	e15b      	b.n	8012016 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8011d5e:	4b26      	ldr	r3, [pc, #152]	; (8011df8 <HAL_RCC_OscConfig+0x2ac>)
 8011d60:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8011d62:	f003 0302 	and.w	r3, r3, #2
 8011d66:	2b00      	cmp	r3, #0
 8011d68:	d0f0      	beq.n	8011d4c <HAL_RCC_OscConfig+0x200>
 8011d6a:	e015      	b.n	8011d98 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8011d6c:	4b24      	ldr	r3, [pc, #144]	; (8011e00 <HAL_RCC_OscConfig+0x2b4>)
 8011d6e:	2200      	movs	r2, #0
 8011d70:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8011d72:	f7fe f9d9 	bl	8010128 <HAL_GetTick>
 8011d76:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8011d78:	e008      	b.n	8011d8c <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8011d7a:	f7fe f9d5 	bl	8010128 <HAL_GetTick>
 8011d7e:	4602      	mov	r2, r0
 8011d80:	693b      	ldr	r3, [r7, #16]
 8011d82:	1ad3      	subs	r3, r2, r3
 8011d84:	2b02      	cmp	r3, #2
 8011d86:	d901      	bls.n	8011d8c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8011d88:	2303      	movs	r3, #3
 8011d8a:	e144      	b.n	8012016 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8011d8c:	4b1a      	ldr	r3, [pc, #104]	; (8011df8 <HAL_RCC_OscConfig+0x2ac>)
 8011d8e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8011d90:	f003 0302 	and.w	r3, r3, #2
 8011d94:	2b00      	cmp	r3, #0
 8011d96:	d1f0      	bne.n	8011d7a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8011d98:	687b      	ldr	r3, [r7, #4]
 8011d9a:	681b      	ldr	r3, [r3, #0]
 8011d9c:	f003 0304 	and.w	r3, r3, #4
 8011da0:	2b00      	cmp	r3, #0
 8011da2:	f000 80a0 	beq.w	8011ee6 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8011da6:	2300      	movs	r3, #0
 8011da8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8011daa:	4b13      	ldr	r3, [pc, #76]	; (8011df8 <HAL_RCC_OscConfig+0x2ac>)
 8011dac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8011dae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8011db2:	2b00      	cmp	r3, #0
 8011db4:	d10f      	bne.n	8011dd6 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8011db6:	2300      	movs	r3, #0
 8011db8:	60bb      	str	r3, [r7, #8]
 8011dba:	4b0f      	ldr	r3, [pc, #60]	; (8011df8 <HAL_RCC_OscConfig+0x2ac>)
 8011dbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8011dbe:	4a0e      	ldr	r2, [pc, #56]	; (8011df8 <HAL_RCC_OscConfig+0x2ac>)
 8011dc0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8011dc4:	6413      	str	r3, [r2, #64]	; 0x40
 8011dc6:	4b0c      	ldr	r3, [pc, #48]	; (8011df8 <HAL_RCC_OscConfig+0x2ac>)
 8011dc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8011dca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8011dce:	60bb      	str	r3, [r7, #8]
 8011dd0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8011dd2:	2301      	movs	r3, #1
 8011dd4:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8011dd6:	4b0b      	ldr	r3, [pc, #44]	; (8011e04 <HAL_RCC_OscConfig+0x2b8>)
 8011dd8:	681b      	ldr	r3, [r3, #0]
 8011dda:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8011dde:	2b00      	cmp	r3, #0
 8011de0:	d121      	bne.n	8011e26 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8011de2:	4b08      	ldr	r3, [pc, #32]	; (8011e04 <HAL_RCC_OscConfig+0x2b8>)
 8011de4:	681b      	ldr	r3, [r3, #0]
 8011de6:	4a07      	ldr	r2, [pc, #28]	; (8011e04 <HAL_RCC_OscConfig+0x2b8>)
 8011de8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8011dec:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8011dee:	f7fe f99b 	bl	8010128 <HAL_GetTick>
 8011df2:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8011df4:	e011      	b.n	8011e1a <HAL_RCC_OscConfig+0x2ce>
 8011df6:	bf00      	nop
 8011df8:	40023800 	.word	0x40023800
 8011dfc:	42470000 	.word	0x42470000
 8011e00:	42470e80 	.word	0x42470e80
 8011e04:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8011e08:	f7fe f98e 	bl	8010128 <HAL_GetTick>
 8011e0c:	4602      	mov	r2, r0
 8011e0e:	693b      	ldr	r3, [r7, #16]
 8011e10:	1ad3      	subs	r3, r2, r3
 8011e12:	2b02      	cmp	r3, #2
 8011e14:	d901      	bls.n	8011e1a <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8011e16:	2303      	movs	r3, #3
 8011e18:	e0fd      	b.n	8012016 <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8011e1a:	4b81      	ldr	r3, [pc, #516]	; (8012020 <HAL_RCC_OscConfig+0x4d4>)
 8011e1c:	681b      	ldr	r3, [r3, #0]
 8011e1e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8011e22:	2b00      	cmp	r3, #0
 8011e24:	d0f0      	beq.n	8011e08 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8011e26:	687b      	ldr	r3, [r7, #4]
 8011e28:	689b      	ldr	r3, [r3, #8]
 8011e2a:	2b01      	cmp	r3, #1
 8011e2c:	d106      	bne.n	8011e3c <HAL_RCC_OscConfig+0x2f0>
 8011e2e:	4b7d      	ldr	r3, [pc, #500]	; (8012024 <HAL_RCC_OscConfig+0x4d8>)
 8011e30:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8011e32:	4a7c      	ldr	r2, [pc, #496]	; (8012024 <HAL_RCC_OscConfig+0x4d8>)
 8011e34:	f043 0301 	orr.w	r3, r3, #1
 8011e38:	6713      	str	r3, [r2, #112]	; 0x70
 8011e3a:	e01c      	b.n	8011e76 <HAL_RCC_OscConfig+0x32a>
 8011e3c:	687b      	ldr	r3, [r7, #4]
 8011e3e:	689b      	ldr	r3, [r3, #8]
 8011e40:	2b05      	cmp	r3, #5
 8011e42:	d10c      	bne.n	8011e5e <HAL_RCC_OscConfig+0x312>
 8011e44:	4b77      	ldr	r3, [pc, #476]	; (8012024 <HAL_RCC_OscConfig+0x4d8>)
 8011e46:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8011e48:	4a76      	ldr	r2, [pc, #472]	; (8012024 <HAL_RCC_OscConfig+0x4d8>)
 8011e4a:	f043 0304 	orr.w	r3, r3, #4
 8011e4e:	6713      	str	r3, [r2, #112]	; 0x70
 8011e50:	4b74      	ldr	r3, [pc, #464]	; (8012024 <HAL_RCC_OscConfig+0x4d8>)
 8011e52:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8011e54:	4a73      	ldr	r2, [pc, #460]	; (8012024 <HAL_RCC_OscConfig+0x4d8>)
 8011e56:	f043 0301 	orr.w	r3, r3, #1
 8011e5a:	6713      	str	r3, [r2, #112]	; 0x70
 8011e5c:	e00b      	b.n	8011e76 <HAL_RCC_OscConfig+0x32a>
 8011e5e:	4b71      	ldr	r3, [pc, #452]	; (8012024 <HAL_RCC_OscConfig+0x4d8>)
 8011e60:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8011e62:	4a70      	ldr	r2, [pc, #448]	; (8012024 <HAL_RCC_OscConfig+0x4d8>)
 8011e64:	f023 0301 	bic.w	r3, r3, #1
 8011e68:	6713      	str	r3, [r2, #112]	; 0x70
 8011e6a:	4b6e      	ldr	r3, [pc, #440]	; (8012024 <HAL_RCC_OscConfig+0x4d8>)
 8011e6c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8011e6e:	4a6d      	ldr	r2, [pc, #436]	; (8012024 <HAL_RCC_OscConfig+0x4d8>)
 8011e70:	f023 0304 	bic.w	r3, r3, #4
 8011e74:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8011e76:	687b      	ldr	r3, [r7, #4]
 8011e78:	689b      	ldr	r3, [r3, #8]
 8011e7a:	2b00      	cmp	r3, #0
 8011e7c:	d015      	beq.n	8011eaa <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8011e7e:	f7fe f953 	bl	8010128 <HAL_GetTick>
 8011e82:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8011e84:	e00a      	b.n	8011e9c <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8011e86:	f7fe f94f 	bl	8010128 <HAL_GetTick>
 8011e8a:	4602      	mov	r2, r0
 8011e8c:	693b      	ldr	r3, [r7, #16]
 8011e8e:	1ad3      	subs	r3, r2, r3
 8011e90:	f241 3288 	movw	r2, #5000	; 0x1388
 8011e94:	4293      	cmp	r3, r2
 8011e96:	d901      	bls.n	8011e9c <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8011e98:	2303      	movs	r3, #3
 8011e9a:	e0bc      	b.n	8012016 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8011e9c:	4b61      	ldr	r3, [pc, #388]	; (8012024 <HAL_RCC_OscConfig+0x4d8>)
 8011e9e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8011ea0:	f003 0302 	and.w	r3, r3, #2
 8011ea4:	2b00      	cmp	r3, #0
 8011ea6:	d0ee      	beq.n	8011e86 <HAL_RCC_OscConfig+0x33a>
 8011ea8:	e014      	b.n	8011ed4 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8011eaa:	f7fe f93d 	bl	8010128 <HAL_GetTick>
 8011eae:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8011eb0:	e00a      	b.n	8011ec8 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8011eb2:	f7fe f939 	bl	8010128 <HAL_GetTick>
 8011eb6:	4602      	mov	r2, r0
 8011eb8:	693b      	ldr	r3, [r7, #16]
 8011eba:	1ad3      	subs	r3, r2, r3
 8011ebc:	f241 3288 	movw	r2, #5000	; 0x1388
 8011ec0:	4293      	cmp	r3, r2
 8011ec2:	d901      	bls.n	8011ec8 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8011ec4:	2303      	movs	r3, #3
 8011ec6:	e0a6      	b.n	8012016 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8011ec8:	4b56      	ldr	r3, [pc, #344]	; (8012024 <HAL_RCC_OscConfig+0x4d8>)
 8011eca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8011ecc:	f003 0302 	and.w	r3, r3, #2
 8011ed0:	2b00      	cmp	r3, #0
 8011ed2:	d1ee      	bne.n	8011eb2 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8011ed4:	7dfb      	ldrb	r3, [r7, #23]
 8011ed6:	2b01      	cmp	r3, #1
 8011ed8:	d105      	bne.n	8011ee6 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8011eda:	4b52      	ldr	r3, [pc, #328]	; (8012024 <HAL_RCC_OscConfig+0x4d8>)
 8011edc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8011ede:	4a51      	ldr	r2, [pc, #324]	; (8012024 <HAL_RCC_OscConfig+0x4d8>)
 8011ee0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8011ee4:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8011ee6:	687b      	ldr	r3, [r7, #4]
 8011ee8:	699b      	ldr	r3, [r3, #24]
 8011eea:	2b00      	cmp	r3, #0
 8011eec:	f000 8092 	beq.w	8012014 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8011ef0:	4b4c      	ldr	r3, [pc, #304]	; (8012024 <HAL_RCC_OscConfig+0x4d8>)
 8011ef2:	689b      	ldr	r3, [r3, #8]
 8011ef4:	f003 030c 	and.w	r3, r3, #12
 8011ef8:	2b08      	cmp	r3, #8
 8011efa:	d05c      	beq.n	8011fb6 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8011efc:	687b      	ldr	r3, [r7, #4]
 8011efe:	699b      	ldr	r3, [r3, #24]
 8011f00:	2b02      	cmp	r3, #2
 8011f02:	d141      	bne.n	8011f88 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8011f04:	4b48      	ldr	r3, [pc, #288]	; (8012028 <HAL_RCC_OscConfig+0x4dc>)
 8011f06:	2200      	movs	r2, #0
 8011f08:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8011f0a:	f7fe f90d 	bl	8010128 <HAL_GetTick>
 8011f0e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8011f10:	e008      	b.n	8011f24 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8011f12:	f7fe f909 	bl	8010128 <HAL_GetTick>
 8011f16:	4602      	mov	r2, r0
 8011f18:	693b      	ldr	r3, [r7, #16]
 8011f1a:	1ad3      	subs	r3, r2, r3
 8011f1c:	2b02      	cmp	r3, #2
 8011f1e:	d901      	bls.n	8011f24 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8011f20:	2303      	movs	r3, #3
 8011f22:	e078      	b.n	8012016 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8011f24:	4b3f      	ldr	r3, [pc, #252]	; (8012024 <HAL_RCC_OscConfig+0x4d8>)
 8011f26:	681b      	ldr	r3, [r3, #0]
 8011f28:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8011f2c:	2b00      	cmp	r3, #0
 8011f2e:	d1f0      	bne.n	8011f12 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8011f30:	687b      	ldr	r3, [r7, #4]
 8011f32:	69da      	ldr	r2, [r3, #28]
 8011f34:	687b      	ldr	r3, [r7, #4]
 8011f36:	6a1b      	ldr	r3, [r3, #32]
 8011f38:	431a      	orrs	r2, r3
 8011f3a:	687b      	ldr	r3, [r7, #4]
 8011f3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8011f3e:	019b      	lsls	r3, r3, #6
 8011f40:	431a      	orrs	r2, r3
 8011f42:	687b      	ldr	r3, [r7, #4]
 8011f44:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8011f46:	085b      	lsrs	r3, r3, #1
 8011f48:	3b01      	subs	r3, #1
 8011f4a:	041b      	lsls	r3, r3, #16
 8011f4c:	431a      	orrs	r2, r3
 8011f4e:	687b      	ldr	r3, [r7, #4]
 8011f50:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011f52:	061b      	lsls	r3, r3, #24
 8011f54:	4933      	ldr	r1, [pc, #204]	; (8012024 <HAL_RCC_OscConfig+0x4d8>)
 8011f56:	4313      	orrs	r3, r2
 8011f58:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8011f5a:	4b33      	ldr	r3, [pc, #204]	; (8012028 <HAL_RCC_OscConfig+0x4dc>)
 8011f5c:	2201      	movs	r2, #1
 8011f5e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8011f60:	f7fe f8e2 	bl	8010128 <HAL_GetTick>
 8011f64:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8011f66:	e008      	b.n	8011f7a <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8011f68:	f7fe f8de 	bl	8010128 <HAL_GetTick>
 8011f6c:	4602      	mov	r2, r0
 8011f6e:	693b      	ldr	r3, [r7, #16]
 8011f70:	1ad3      	subs	r3, r2, r3
 8011f72:	2b02      	cmp	r3, #2
 8011f74:	d901      	bls.n	8011f7a <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8011f76:	2303      	movs	r3, #3
 8011f78:	e04d      	b.n	8012016 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8011f7a:	4b2a      	ldr	r3, [pc, #168]	; (8012024 <HAL_RCC_OscConfig+0x4d8>)
 8011f7c:	681b      	ldr	r3, [r3, #0]
 8011f7e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8011f82:	2b00      	cmp	r3, #0
 8011f84:	d0f0      	beq.n	8011f68 <HAL_RCC_OscConfig+0x41c>
 8011f86:	e045      	b.n	8012014 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8011f88:	4b27      	ldr	r3, [pc, #156]	; (8012028 <HAL_RCC_OscConfig+0x4dc>)
 8011f8a:	2200      	movs	r2, #0
 8011f8c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8011f8e:	f7fe f8cb 	bl	8010128 <HAL_GetTick>
 8011f92:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8011f94:	e008      	b.n	8011fa8 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8011f96:	f7fe f8c7 	bl	8010128 <HAL_GetTick>
 8011f9a:	4602      	mov	r2, r0
 8011f9c:	693b      	ldr	r3, [r7, #16]
 8011f9e:	1ad3      	subs	r3, r2, r3
 8011fa0:	2b02      	cmp	r3, #2
 8011fa2:	d901      	bls.n	8011fa8 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8011fa4:	2303      	movs	r3, #3
 8011fa6:	e036      	b.n	8012016 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8011fa8:	4b1e      	ldr	r3, [pc, #120]	; (8012024 <HAL_RCC_OscConfig+0x4d8>)
 8011faa:	681b      	ldr	r3, [r3, #0]
 8011fac:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8011fb0:	2b00      	cmp	r3, #0
 8011fb2:	d1f0      	bne.n	8011f96 <HAL_RCC_OscConfig+0x44a>
 8011fb4:	e02e      	b.n	8012014 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8011fb6:	687b      	ldr	r3, [r7, #4]
 8011fb8:	699b      	ldr	r3, [r3, #24]
 8011fba:	2b01      	cmp	r3, #1
 8011fbc:	d101      	bne.n	8011fc2 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8011fbe:	2301      	movs	r3, #1
 8011fc0:	e029      	b.n	8012016 <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8011fc2:	4b18      	ldr	r3, [pc, #96]	; (8012024 <HAL_RCC_OscConfig+0x4d8>)
 8011fc4:	685b      	ldr	r3, [r3, #4]
 8011fc6:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8011fc8:	68fb      	ldr	r3, [r7, #12]
 8011fca:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8011fce:	687b      	ldr	r3, [r7, #4]
 8011fd0:	69db      	ldr	r3, [r3, #28]
 8011fd2:	429a      	cmp	r2, r3
 8011fd4:	d11c      	bne.n	8012010 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8011fd6:	68fb      	ldr	r3, [r7, #12]
 8011fd8:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8011fdc:	687b      	ldr	r3, [r7, #4]
 8011fde:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8011fe0:	429a      	cmp	r2, r3
 8011fe2:	d115      	bne.n	8012010 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8011fe4:	68fa      	ldr	r2, [r7, #12]
 8011fe6:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8011fea:	4013      	ands	r3, r2
 8011fec:	687a      	ldr	r2, [r7, #4]
 8011fee:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8011ff0:	4293      	cmp	r3, r2
 8011ff2:	d10d      	bne.n	8012010 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8011ff4:	68fb      	ldr	r3, [r7, #12]
 8011ff6:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8011ffa:	687b      	ldr	r3, [r7, #4]
 8011ffc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8011ffe:	429a      	cmp	r2, r3
 8012000:	d106      	bne.n	8012010 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 8012002:	68fb      	ldr	r3, [r7, #12]
 8012004:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8012008:	687b      	ldr	r3, [r7, #4]
 801200a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 801200c:	429a      	cmp	r2, r3
 801200e:	d001      	beq.n	8012014 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 8012010:	2301      	movs	r3, #1
 8012012:	e000      	b.n	8012016 <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 8012014:	2300      	movs	r3, #0
}
 8012016:	4618      	mov	r0, r3
 8012018:	3718      	adds	r7, #24
 801201a:	46bd      	mov	sp, r7
 801201c:	bd80      	pop	{r7, pc}
 801201e:	bf00      	nop
 8012020:	40007000 	.word	0x40007000
 8012024:	40023800 	.word	0x40023800
 8012028:	42470060 	.word	0x42470060

0801202c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 801202c:	b580      	push	{r7, lr}
 801202e:	b084      	sub	sp, #16
 8012030:	af00      	add	r7, sp, #0
 8012032:	6078      	str	r0, [r7, #4]
 8012034:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8012036:	687b      	ldr	r3, [r7, #4]
 8012038:	2b00      	cmp	r3, #0
 801203a:	d101      	bne.n	8012040 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 801203c:	2301      	movs	r3, #1
 801203e:	e0cc      	b.n	80121da <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8012040:	4b68      	ldr	r3, [pc, #416]	; (80121e4 <HAL_RCC_ClockConfig+0x1b8>)
 8012042:	681b      	ldr	r3, [r3, #0]
 8012044:	f003 030f 	and.w	r3, r3, #15
 8012048:	683a      	ldr	r2, [r7, #0]
 801204a:	429a      	cmp	r2, r3
 801204c:	d90c      	bls.n	8012068 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 801204e:	4b65      	ldr	r3, [pc, #404]	; (80121e4 <HAL_RCC_ClockConfig+0x1b8>)
 8012050:	683a      	ldr	r2, [r7, #0]
 8012052:	b2d2      	uxtb	r2, r2
 8012054:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8012056:	4b63      	ldr	r3, [pc, #396]	; (80121e4 <HAL_RCC_ClockConfig+0x1b8>)
 8012058:	681b      	ldr	r3, [r3, #0]
 801205a:	f003 030f 	and.w	r3, r3, #15
 801205e:	683a      	ldr	r2, [r7, #0]
 8012060:	429a      	cmp	r2, r3
 8012062:	d001      	beq.n	8012068 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8012064:	2301      	movs	r3, #1
 8012066:	e0b8      	b.n	80121da <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8012068:	687b      	ldr	r3, [r7, #4]
 801206a:	681b      	ldr	r3, [r3, #0]
 801206c:	f003 0302 	and.w	r3, r3, #2
 8012070:	2b00      	cmp	r3, #0
 8012072:	d020      	beq.n	80120b6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8012074:	687b      	ldr	r3, [r7, #4]
 8012076:	681b      	ldr	r3, [r3, #0]
 8012078:	f003 0304 	and.w	r3, r3, #4
 801207c:	2b00      	cmp	r3, #0
 801207e:	d005      	beq.n	801208c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8012080:	4b59      	ldr	r3, [pc, #356]	; (80121e8 <HAL_RCC_ClockConfig+0x1bc>)
 8012082:	689b      	ldr	r3, [r3, #8]
 8012084:	4a58      	ldr	r2, [pc, #352]	; (80121e8 <HAL_RCC_ClockConfig+0x1bc>)
 8012086:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 801208a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 801208c:	687b      	ldr	r3, [r7, #4]
 801208e:	681b      	ldr	r3, [r3, #0]
 8012090:	f003 0308 	and.w	r3, r3, #8
 8012094:	2b00      	cmp	r3, #0
 8012096:	d005      	beq.n	80120a4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8012098:	4b53      	ldr	r3, [pc, #332]	; (80121e8 <HAL_RCC_ClockConfig+0x1bc>)
 801209a:	689b      	ldr	r3, [r3, #8]
 801209c:	4a52      	ldr	r2, [pc, #328]	; (80121e8 <HAL_RCC_ClockConfig+0x1bc>)
 801209e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80120a2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80120a4:	4b50      	ldr	r3, [pc, #320]	; (80121e8 <HAL_RCC_ClockConfig+0x1bc>)
 80120a6:	689b      	ldr	r3, [r3, #8]
 80120a8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80120ac:	687b      	ldr	r3, [r7, #4]
 80120ae:	689b      	ldr	r3, [r3, #8]
 80120b0:	494d      	ldr	r1, [pc, #308]	; (80121e8 <HAL_RCC_ClockConfig+0x1bc>)
 80120b2:	4313      	orrs	r3, r2
 80120b4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80120b6:	687b      	ldr	r3, [r7, #4]
 80120b8:	681b      	ldr	r3, [r3, #0]
 80120ba:	f003 0301 	and.w	r3, r3, #1
 80120be:	2b00      	cmp	r3, #0
 80120c0:	d044      	beq.n	801214c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80120c2:	687b      	ldr	r3, [r7, #4]
 80120c4:	685b      	ldr	r3, [r3, #4]
 80120c6:	2b01      	cmp	r3, #1
 80120c8:	d107      	bne.n	80120da <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80120ca:	4b47      	ldr	r3, [pc, #284]	; (80121e8 <HAL_RCC_ClockConfig+0x1bc>)
 80120cc:	681b      	ldr	r3, [r3, #0]
 80120ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80120d2:	2b00      	cmp	r3, #0
 80120d4:	d119      	bne.n	801210a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80120d6:	2301      	movs	r3, #1
 80120d8:	e07f      	b.n	80121da <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80120da:	687b      	ldr	r3, [r7, #4]
 80120dc:	685b      	ldr	r3, [r3, #4]
 80120de:	2b02      	cmp	r3, #2
 80120e0:	d003      	beq.n	80120ea <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80120e2:	687b      	ldr	r3, [r7, #4]
 80120e4:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80120e6:	2b03      	cmp	r3, #3
 80120e8:	d107      	bne.n	80120fa <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80120ea:	4b3f      	ldr	r3, [pc, #252]	; (80121e8 <HAL_RCC_ClockConfig+0x1bc>)
 80120ec:	681b      	ldr	r3, [r3, #0]
 80120ee:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80120f2:	2b00      	cmp	r3, #0
 80120f4:	d109      	bne.n	801210a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80120f6:	2301      	movs	r3, #1
 80120f8:	e06f      	b.n	80121da <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80120fa:	4b3b      	ldr	r3, [pc, #236]	; (80121e8 <HAL_RCC_ClockConfig+0x1bc>)
 80120fc:	681b      	ldr	r3, [r3, #0]
 80120fe:	f003 0302 	and.w	r3, r3, #2
 8012102:	2b00      	cmp	r3, #0
 8012104:	d101      	bne.n	801210a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8012106:	2301      	movs	r3, #1
 8012108:	e067      	b.n	80121da <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 801210a:	4b37      	ldr	r3, [pc, #220]	; (80121e8 <HAL_RCC_ClockConfig+0x1bc>)
 801210c:	689b      	ldr	r3, [r3, #8]
 801210e:	f023 0203 	bic.w	r2, r3, #3
 8012112:	687b      	ldr	r3, [r7, #4]
 8012114:	685b      	ldr	r3, [r3, #4]
 8012116:	4934      	ldr	r1, [pc, #208]	; (80121e8 <HAL_RCC_ClockConfig+0x1bc>)
 8012118:	4313      	orrs	r3, r2
 801211a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 801211c:	f7fe f804 	bl	8010128 <HAL_GetTick>
 8012120:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8012122:	e00a      	b.n	801213a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8012124:	f7fe f800 	bl	8010128 <HAL_GetTick>
 8012128:	4602      	mov	r2, r0
 801212a:	68fb      	ldr	r3, [r7, #12]
 801212c:	1ad3      	subs	r3, r2, r3
 801212e:	f241 3288 	movw	r2, #5000	; 0x1388
 8012132:	4293      	cmp	r3, r2
 8012134:	d901      	bls.n	801213a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8012136:	2303      	movs	r3, #3
 8012138:	e04f      	b.n	80121da <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 801213a:	4b2b      	ldr	r3, [pc, #172]	; (80121e8 <HAL_RCC_ClockConfig+0x1bc>)
 801213c:	689b      	ldr	r3, [r3, #8]
 801213e:	f003 020c 	and.w	r2, r3, #12
 8012142:	687b      	ldr	r3, [r7, #4]
 8012144:	685b      	ldr	r3, [r3, #4]
 8012146:	009b      	lsls	r3, r3, #2
 8012148:	429a      	cmp	r2, r3
 801214a:	d1eb      	bne.n	8012124 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 801214c:	4b25      	ldr	r3, [pc, #148]	; (80121e4 <HAL_RCC_ClockConfig+0x1b8>)
 801214e:	681b      	ldr	r3, [r3, #0]
 8012150:	f003 030f 	and.w	r3, r3, #15
 8012154:	683a      	ldr	r2, [r7, #0]
 8012156:	429a      	cmp	r2, r3
 8012158:	d20c      	bcs.n	8012174 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 801215a:	4b22      	ldr	r3, [pc, #136]	; (80121e4 <HAL_RCC_ClockConfig+0x1b8>)
 801215c:	683a      	ldr	r2, [r7, #0]
 801215e:	b2d2      	uxtb	r2, r2
 8012160:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8012162:	4b20      	ldr	r3, [pc, #128]	; (80121e4 <HAL_RCC_ClockConfig+0x1b8>)
 8012164:	681b      	ldr	r3, [r3, #0]
 8012166:	f003 030f 	and.w	r3, r3, #15
 801216a:	683a      	ldr	r2, [r7, #0]
 801216c:	429a      	cmp	r2, r3
 801216e:	d001      	beq.n	8012174 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8012170:	2301      	movs	r3, #1
 8012172:	e032      	b.n	80121da <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8012174:	687b      	ldr	r3, [r7, #4]
 8012176:	681b      	ldr	r3, [r3, #0]
 8012178:	f003 0304 	and.w	r3, r3, #4
 801217c:	2b00      	cmp	r3, #0
 801217e:	d008      	beq.n	8012192 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8012180:	4b19      	ldr	r3, [pc, #100]	; (80121e8 <HAL_RCC_ClockConfig+0x1bc>)
 8012182:	689b      	ldr	r3, [r3, #8]
 8012184:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8012188:	687b      	ldr	r3, [r7, #4]
 801218a:	68db      	ldr	r3, [r3, #12]
 801218c:	4916      	ldr	r1, [pc, #88]	; (80121e8 <HAL_RCC_ClockConfig+0x1bc>)
 801218e:	4313      	orrs	r3, r2
 8012190:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8012192:	687b      	ldr	r3, [r7, #4]
 8012194:	681b      	ldr	r3, [r3, #0]
 8012196:	f003 0308 	and.w	r3, r3, #8
 801219a:	2b00      	cmp	r3, #0
 801219c:	d009      	beq.n	80121b2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 801219e:	4b12      	ldr	r3, [pc, #72]	; (80121e8 <HAL_RCC_ClockConfig+0x1bc>)
 80121a0:	689b      	ldr	r3, [r3, #8]
 80121a2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80121a6:	687b      	ldr	r3, [r7, #4]
 80121a8:	691b      	ldr	r3, [r3, #16]
 80121aa:	00db      	lsls	r3, r3, #3
 80121ac:	490e      	ldr	r1, [pc, #56]	; (80121e8 <HAL_RCC_ClockConfig+0x1bc>)
 80121ae:	4313      	orrs	r3, r2
 80121b0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80121b2:	f000 f821 	bl	80121f8 <HAL_RCC_GetSysClockFreq>
 80121b6:	4601      	mov	r1, r0
 80121b8:	4b0b      	ldr	r3, [pc, #44]	; (80121e8 <HAL_RCC_ClockConfig+0x1bc>)
 80121ba:	689b      	ldr	r3, [r3, #8]
 80121bc:	091b      	lsrs	r3, r3, #4
 80121be:	f003 030f 	and.w	r3, r3, #15
 80121c2:	4a0a      	ldr	r2, [pc, #40]	; (80121ec <HAL_RCC_ClockConfig+0x1c0>)
 80121c4:	5cd3      	ldrb	r3, [r2, r3]
 80121c6:	fa21 f303 	lsr.w	r3, r1, r3
 80121ca:	4a09      	ldr	r2, [pc, #36]	; (80121f0 <HAL_RCC_ClockConfig+0x1c4>)
 80121cc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80121ce:	4b09      	ldr	r3, [pc, #36]	; (80121f4 <HAL_RCC_ClockConfig+0x1c8>)
 80121d0:	681b      	ldr	r3, [r3, #0]
 80121d2:	4618      	mov	r0, r3
 80121d4:	f7fd ff64 	bl	80100a0 <HAL_InitTick>

  return HAL_OK;
 80121d8:	2300      	movs	r3, #0
}
 80121da:	4618      	mov	r0, r3
 80121dc:	3710      	adds	r7, #16
 80121de:	46bd      	mov	sp, r7
 80121e0:	bd80      	pop	{r7, pc}
 80121e2:	bf00      	nop
 80121e4:	40023c00 	.word	0x40023c00
 80121e8:	40023800 	.word	0x40023800
 80121ec:	0801a464 	.word	0x0801a464
 80121f0:	2000001c 	.word	0x2000001c
 80121f4:	20000020 	.word	0x20000020

080121f8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80121f8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80121fa:	b085      	sub	sp, #20
 80121fc:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80121fe:	2300      	movs	r3, #0
 8012200:	607b      	str	r3, [r7, #4]
 8012202:	2300      	movs	r3, #0
 8012204:	60fb      	str	r3, [r7, #12]
 8012206:	2300      	movs	r3, #0
 8012208:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 801220a:	2300      	movs	r3, #0
 801220c:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 801220e:	4b63      	ldr	r3, [pc, #396]	; (801239c <HAL_RCC_GetSysClockFreq+0x1a4>)
 8012210:	689b      	ldr	r3, [r3, #8]
 8012212:	f003 030c 	and.w	r3, r3, #12
 8012216:	2b04      	cmp	r3, #4
 8012218:	d007      	beq.n	801222a <HAL_RCC_GetSysClockFreq+0x32>
 801221a:	2b08      	cmp	r3, #8
 801221c:	d008      	beq.n	8012230 <HAL_RCC_GetSysClockFreq+0x38>
 801221e:	2b00      	cmp	r3, #0
 8012220:	f040 80b4 	bne.w	801238c <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8012224:	4b5e      	ldr	r3, [pc, #376]	; (80123a0 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8012226:	60bb      	str	r3, [r7, #8]
       break;
 8012228:	e0b3      	b.n	8012392 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 801222a:	4b5e      	ldr	r3, [pc, #376]	; (80123a4 <HAL_RCC_GetSysClockFreq+0x1ac>)
 801222c:	60bb      	str	r3, [r7, #8]
      break;
 801222e:	e0b0      	b.n	8012392 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8012230:	4b5a      	ldr	r3, [pc, #360]	; (801239c <HAL_RCC_GetSysClockFreq+0x1a4>)
 8012232:	685b      	ldr	r3, [r3, #4]
 8012234:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8012238:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 801223a:	4b58      	ldr	r3, [pc, #352]	; (801239c <HAL_RCC_GetSysClockFreq+0x1a4>)
 801223c:	685b      	ldr	r3, [r3, #4]
 801223e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8012242:	2b00      	cmp	r3, #0
 8012244:	d04a      	beq.n	80122dc <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8012246:	4b55      	ldr	r3, [pc, #340]	; (801239c <HAL_RCC_GetSysClockFreq+0x1a4>)
 8012248:	685b      	ldr	r3, [r3, #4]
 801224a:	099b      	lsrs	r3, r3, #6
 801224c:	f04f 0400 	mov.w	r4, #0
 8012250:	f240 11ff 	movw	r1, #511	; 0x1ff
 8012254:	f04f 0200 	mov.w	r2, #0
 8012258:	ea03 0501 	and.w	r5, r3, r1
 801225c:	ea04 0602 	and.w	r6, r4, r2
 8012260:	4629      	mov	r1, r5
 8012262:	4632      	mov	r2, r6
 8012264:	f04f 0300 	mov.w	r3, #0
 8012268:	f04f 0400 	mov.w	r4, #0
 801226c:	0154      	lsls	r4, r2, #5
 801226e:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8012272:	014b      	lsls	r3, r1, #5
 8012274:	4619      	mov	r1, r3
 8012276:	4622      	mov	r2, r4
 8012278:	1b49      	subs	r1, r1, r5
 801227a:	eb62 0206 	sbc.w	r2, r2, r6
 801227e:	f04f 0300 	mov.w	r3, #0
 8012282:	f04f 0400 	mov.w	r4, #0
 8012286:	0194      	lsls	r4, r2, #6
 8012288:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 801228c:	018b      	lsls	r3, r1, #6
 801228e:	1a5b      	subs	r3, r3, r1
 8012290:	eb64 0402 	sbc.w	r4, r4, r2
 8012294:	f04f 0100 	mov.w	r1, #0
 8012298:	f04f 0200 	mov.w	r2, #0
 801229c:	00e2      	lsls	r2, r4, #3
 801229e:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 80122a2:	00d9      	lsls	r1, r3, #3
 80122a4:	460b      	mov	r3, r1
 80122a6:	4614      	mov	r4, r2
 80122a8:	195b      	adds	r3, r3, r5
 80122aa:	eb44 0406 	adc.w	r4, r4, r6
 80122ae:	f04f 0100 	mov.w	r1, #0
 80122b2:	f04f 0200 	mov.w	r2, #0
 80122b6:	0262      	lsls	r2, r4, #9
 80122b8:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 80122bc:	0259      	lsls	r1, r3, #9
 80122be:	460b      	mov	r3, r1
 80122c0:	4614      	mov	r4, r2
 80122c2:	4618      	mov	r0, r3
 80122c4:	4621      	mov	r1, r4
 80122c6:	687b      	ldr	r3, [r7, #4]
 80122c8:	f04f 0400 	mov.w	r4, #0
 80122cc:	461a      	mov	r2, r3
 80122ce:	4623      	mov	r3, r4
 80122d0:	f7f6 fc12 	bl	8008af8 <__aeabi_uldivmod>
 80122d4:	4603      	mov	r3, r0
 80122d6:	460c      	mov	r4, r1
 80122d8:	60fb      	str	r3, [r7, #12]
 80122da:	e049      	b.n	8012370 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80122dc:	4b2f      	ldr	r3, [pc, #188]	; (801239c <HAL_RCC_GetSysClockFreq+0x1a4>)
 80122de:	685b      	ldr	r3, [r3, #4]
 80122e0:	099b      	lsrs	r3, r3, #6
 80122e2:	f04f 0400 	mov.w	r4, #0
 80122e6:	f240 11ff 	movw	r1, #511	; 0x1ff
 80122ea:	f04f 0200 	mov.w	r2, #0
 80122ee:	ea03 0501 	and.w	r5, r3, r1
 80122f2:	ea04 0602 	and.w	r6, r4, r2
 80122f6:	4629      	mov	r1, r5
 80122f8:	4632      	mov	r2, r6
 80122fa:	f04f 0300 	mov.w	r3, #0
 80122fe:	f04f 0400 	mov.w	r4, #0
 8012302:	0154      	lsls	r4, r2, #5
 8012304:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8012308:	014b      	lsls	r3, r1, #5
 801230a:	4619      	mov	r1, r3
 801230c:	4622      	mov	r2, r4
 801230e:	1b49      	subs	r1, r1, r5
 8012310:	eb62 0206 	sbc.w	r2, r2, r6
 8012314:	f04f 0300 	mov.w	r3, #0
 8012318:	f04f 0400 	mov.w	r4, #0
 801231c:	0194      	lsls	r4, r2, #6
 801231e:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8012322:	018b      	lsls	r3, r1, #6
 8012324:	1a5b      	subs	r3, r3, r1
 8012326:	eb64 0402 	sbc.w	r4, r4, r2
 801232a:	f04f 0100 	mov.w	r1, #0
 801232e:	f04f 0200 	mov.w	r2, #0
 8012332:	00e2      	lsls	r2, r4, #3
 8012334:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8012338:	00d9      	lsls	r1, r3, #3
 801233a:	460b      	mov	r3, r1
 801233c:	4614      	mov	r4, r2
 801233e:	195b      	adds	r3, r3, r5
 8012340:	eb44 0406 	adc.w	r4, r4, r6
 8012344:	f04f 0100 	mov.w	r1, #0
 8012348:	f04f 0200 	mov.w	r2, #0
 801234c:	02a2      	lsls	r2, r4, #10
 801234e:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8012352:	0299      	lsls	r1, r3, #10
 8012354:	460b      	mov	r3, r1
 8012356:	4614      	mov	r4, r2
 8012358:	4618      	mov	r0, r3
 801235a:	4621      	mov	r1, r4
 801235c:	687b      	ldr	r3, [r7, #4]
 801235e:	f04f 0400 	mov.w	r4, #0
 8012362:	461a      	mov	r2, r3
 8012364:	4623      	mov	r3, r4
 8012366:	f7f6 fbc7 	bl	8008af8 <__aeabi_uldivmod>
 801236a:	4603      	mov	r3, r0
 801236c:	460c      	mov	r4, r1
 801236e:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8012370:	4b0a      	ldr	r3, [pc, #40]	; (801239c <HAL_RCC_GetSysClockFreq+0x1a4>)
 8012372:	685b      	ldr	r3, [r3, #4]
 8012374:	0c1b      	lsrs	r3, r3, #16
 8012376:	f003 0303 	and.w	r3, r3, #3
 801237a:	3301      	adds	r3, #1
 801237c:	005b      	lsls	r3, r3, #1
 801237e:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8012380:	68fa      	ldr	r2, [r7, #12]
 8012382:	683b      	ldr	r3, [r7, #0]
 8012384:	fbb2 f3f3 	udiv	r3, r2, r3
 8012388:	60bb      	str	r3, [r7, #8]
      break;
 801238a:	e002      	b.n	8012392 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 801238c:	4b04      	ldr	r3, [pc, #16]	; (80123a0 <HAL_RCC_GetSysClockFreq+0x1a8>)
 801238e:	60bb      	str	r3, [r7, #8]
      break;
 8012390:	bf00      	nop
    }
  }
  return sysclockfreq;
 8012392:	68bb      	ldr	r3, [r7, #8]
}
 8012394:	4618      	mov	r0, r3
 8012396:	3714      	adds	r7, #20
 8012398:	46bd      	mov	sp, r7
 801239a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801239c:	40023800 	.word	0x40023800
 80123a0:	00f42400 	.word	0x00f42400
 80123a4:	007a1200 	.word	0x007a1200

080123a8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80123a8:	b480      	push	{r7}
 80123aa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80123ac:	4b03      	ldr	r3, [pc, #12]	; (80123bc <HAL_RCC_GetHCLKFreq+0x14>)
 80123ae:	681b      	ldr	r3, [r3, #0]
}
 80123b0:	4618      	mov	r0, r3
 80123b2:	46bd      	mov	sp, r7
 80123b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80123b8:	4770      	bx	lr
 80123ba:	bf00      	nop
 80123bc:	2000001c 	.word	0x2000001c

080123c0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80123c0:	b580      	push	{r7, lr}
 80123c2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80123c4:	f7ff fff0 	bl	80123a8 <HAL_RCC_GetHCLKFreq>
 80123c8:	4601      	mov	r1, r0
 80123ca:	4b05      	ldr	r3, [pc, #20]	; (80123e0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80123cc:	689b      	ldr	r3, [r3, #8]
 80123ce:	0a9b      	lsrs	r3, r3, #10
 80123d0:	f003 0307 	and.w	r3, r3, #7
 80123d4:	4a03      	ldr	r2, [pc, #12]	; (80123e4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80123d6:	5cd3      	ldrb	r3, [r2, r3]
 80123d8:	fa21 f303 	lsr.w	r3, r1, r3
}
 80123dc:	4618      	mov	r0, r3
 80123de:	bd80      	pop	{r7, pc}
 80123e0:	40023800 	.word	0x40023800
 80123e4:	0801a474 	.word	0x0801a474

080123e8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80123e8:	b580      	push	{r7, lr}
 80123ea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80123ec:	f7ff ffdc 	bl	80123a8 <HAL_RCC_GetHCLKFreq>
 80123f0:	4601      	mov	r1, r0
 80123f2:	4b05      	ldr	r3, [pc, #20]	; (8012408 <HAL_RCC_GetPCLK2Freq+0x20>)
 80123f4:	689b      	ldr	r3, [r3, #8]
 80123f6:	0b5b      	lsrs	r3, r3, #13
 80123f8:	f003 0307 	and.w	r3, r3, #7
 80123fc:	4a03      	ldr	r2, [pc, #12]	; (801240c <HAL_RCC_GetPCLK2Freq+0x24>)
 80123fe:	5cd3      	ldrb	r3, [r2, r3]
 8012400:	fa21 f303 	lsr.w	r3, r1, r3
}
 8012404:	4618      	mov	r0, r3
 8012406:	bd80      	pop	{r7, pc}
 8012408:	40023800 	.word	0x40023800
 801240c:	0801a474 	.word	0x0801a474

08012410 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8012410:	b580      	push	{r7, lr}
 8012412:	b082      	sub	sp, #8
 8012414:	af00      	add	r7, sp, #0
 8012416:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8012418:	687b      	ldr	r3, [r7, #4]
 801241a:	2b00      	cmp	r3, #0
 801241c:	d101      	bne.n	8012422 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 801241e:	2301      	movs	r3, #1
 8012420:	e056      	b.n	80124d0 <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8012422:	687b      	ldr	r3, [r7, #4]
 8012424:	2200      	movs	r2, #0
 8012426:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8012428:	687b      	ldr	r3, [r7, #4]
 801242a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 801242e:	b2db      	uxtb	r3, r3
 8012430:	2b00      	cmp	r3, #0
 8012432:	d106      	bne.n	8012442 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8012434:	687b      	ldr	r3, [r7, #4]
 8012436:	2200      	movs	r2, #0
 8012438:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 801243c:	6878      	ldr	r0, [r7, #4]
 801243e:	f7fb ff63 	bl	800e308 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8012442:	687b      	ldr	r3, [r7, #4]
 8012444:	2202      	movs	r2, #2
 8012446:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 801244a:	687b      	ldr	r3, [r7, #4]
 801244c:	681b      	ldr	r3, [r3, #0]
 801244e:	681a      	ldr	r2, [r3, #0]
 8012450:	687b      	ldr	r3, [r7, #4]
 8012452:	681b      	ldr	r3, [r3, #0]
 8012454:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8012458:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 801245a:	687b      	ldr	r3, [r7, #4]
 801245c:	685a      	ldr	r2, [r3, #4]
 801245e:	687b      	ldr	r3, [r7, #4]
 8012460:	689b      	ldr	r3, [r3, #8]
 8012462:	431a      	orrs	r2, r3
 8012464:	687b      	ldr	r3, [r7, #4]
 8012466:	68db      	ldr	r3, [r3, #12]
 8012468:	431a      	orrs	r2, r3
 801246a:	687b      	ldr	r3, [r7, #4]
 801246c:	691b      	ldr	r3, [r3, #16]
 801246e:	431a      	orrs	r2, r3
 8012470:	687b      	ldr	r3, [r7, #4]
 8012472:	695b      	ldr	r3, [r3, #20]
 8012474:	431a      	orrs	r2, r3
 8012476:	687b      	ldr	r3, [r7, #4]
 8012478:	699b      	ldr	r3, [r3, #24]
 801247a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 801247e:	431a      	orrs	r2, r3
 8012480:	687b      	ldr	r3, [r7, #4]
 8012482:	69db      	ldr	r3, [r3, #28]
 8012484:	431a      	orrs	r2, r3
 8012486:	687b      	ldr	r3, [r7, #4]
 8012488:	6a1b      	ldr	r3, [r3, #32]
 801248a:	ea42 0103 	orr.w	r1, r2, r3
 801248e:	687b      	ldr	r3, [r7, #4]
 8012490:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8012492:	687b      	ldr	r3, [r7, #4]
 8012494:	681b      	ldr	r3, [r3, #0]
 8012496:	430a      	orrs	r2, r1
 8012498:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 801249a:	687b      	ldr	r3, [r7, #4]
 801249c:	699b      	ldr	r3, [r3, #24]
 801249e:	0c1b      	lsrs	r3, r3, #16
 80124a0:	f003 0104 	and.w	r1, r3, #4
 80124a4:	687b      	ldr	r3, [r7, #4]
 80124a6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80124a8:	687b      	ldr	r3, [r7, #4]
 80124aa:	681b      	ldr	r3, [r3, #0]
 80124ac:	430a      	orrs	r2, r1
 80124ae:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80124b0:	687b      	ldr	r3, [r7, #4]
 80124b2:	681b      	ldr	r3, [r3, #0]
 80124b4:	69da      	ldr	r2, [r3, #28]
 80124b6:	687b      	ldr	r3, [r7, #4]
 80124b8:	681b      	ldr	r3, [r3, #0]
 80124ba:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80124be:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80124c0:	687b      	ldr	r3, [r7, #4]
 80124c2:	2200      	movs	r2, #0
 80124c4:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80124c6:	687b      	ldr	r3, [r7, #4]
 80124c8:	2201      	movs	r2, #1
 80124ca:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80124ce:	2300      	movs	r3, #0
}
 80124d0:	4618      	mov	r0, r3
 80124d2:	3708      	adds	r7, #8
 80124d4:	46bd      	mov	sp, r7
 80124d6:	bd80      	pop	{r7, pc}

080124d8 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80124d8:	b580      	push	{r7, lr}
 80124da:	b088      	sub	sp, #32
 80124dc:	af00      	add	r7, sp, #0
 80124de:	60f8      	str	r0, [r7, #12]
 80124e0:	60b9      	str	r1, [r7, #8]
 80124e2:	603b      	str	r3, [r7, #0]
 80124e4:	4613      	mov	r3, r2
 80124e6:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80124e8:	2300      	movs	r3, #0
 80124ea:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80124ec:	68fb      	ldr	r3, [r7, #12]
 80124ee:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80124f2:	2b01      	cmp	r3, #1
 80124f4:	d101      	bne.n	80124fa <HAL_SPI_Transmit+0x22>
 80124f6:	2302      	movs	r3, #2
 80124f8:	e11e      	b.n	8012738 <HAL_SPI_Transmit+0x260>
 80124fa:	68fb      	ldr	r3, [r7, #12]
 80124fc:	2201      	movs	r2, #1
 80124fe:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8012502:	f7fd fe11 	bl	8010128 <HAL_GetTick>
 8012506:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8012508:	88fb      	ldrh	r3, [r7, #6]
 801250a:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 801250c:	68fb      	ldr	r3, [r7, #12]
 801250e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8012512:	b2db      	uxtb	r3, r3
 8012514:	2b01      	cmp	r3, #1
 8012516:	d002      	beq.n	801251e <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8012518:	2302      	movs	r3, #2
 801251a:	77fb      	strb	r3, [r7, #31]
    goto error;
 801251c:	e103      	b.n	8012726 <HAL_SPI_Transmit+0x24e>
  }

  if ((pData == NULL) || (Size == 0U))
 801251e:	68bb      	ldr	r3, [r7, #8]
 8012520:	2b00      	cmp	r3, #0
 8012522:	d002      	beq.n	801252a <HAL_SPI_Transmit+0x52>
 8012524:	88fb      	ldrh	r3, [r7, #6]
 8012526:	2b00      	cmp	r3, #0
 8012528:	d102      	bne.n	8012530 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 801252a:	2301      	movs	r3, #1
 801252c:	77fb      	strb	r3, [r7, #31]
    goto error;
 801252e:	e0fa      	b.n	8012726 <HAL_SPI_Transmit+0x24e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8012530:	68fb      	ldr	r3, [r7, #12]
 8012532:	2203      	movs	r2, #3
 8012534:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8012538:	68fb      	ldr	r3, [r7, #12]
 801253a:	2200      	movs	r2, #0
 801253c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 801253e:	68fb      	ldr	r3, [r7, #12]
 8012540:	68ba      	ldr	r2, [r7, #8]
 8012542:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8012544:	68fb      	ldr	r3, [r7, #12]
 8012546:	88fa      	ldrh	r2, [r7, #6]
 8012548:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 801254a:	68fb      	ldr	r3, [r7, #12]
 801254c:	88fa      	ldrh	r2, [r7, #6]
 801254e:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8012550:	68fb      	ldr	r3, [r7, #12]
 8012552:	2200      	movs	r2, #0
 8012554:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8012556:	68fb      	ldr	r3, [r7, #12]
 8012558:	2200      	movs	r2, #0
 801255a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 801255c:	68fb      	ldr	r3, [r7, #12]
 801255e:	2200      	movs	r2, #0
 8012560:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8012562:	68fb      	ldr	r3, [r7, #12]
 8012564:	2200      	movs	r2, #0
 8012566:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8012568:	68fb      	ldr	r3, [r7, #12]
 801256a:	2200      	movs	r2, #0
 801256c:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 801256e:	68fb      	ldr	r3, [r7, #12]
 8012570:	689b      	ldr	r3, [r3, #8]
 8012572:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8012576:	d107      	bne.n	8012588 <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 8012578:	68fb      	ldr	r3, [r7, #12]
 801257a:	681b      	ldr	r3, [r3, #0]
 801257c:	681a      	ldr	r2, [r3, #0]
 801257e:	68fb      	ldr	r3, [r7, #12]
 8012580:	681b      	ldr	r3, [r3, #0]
 8012582:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8012586:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8012588:	68fb      	ldr	r3, [r7, #12]
 801258a:	681b      	ldr	r3, [r3, #0]
 801258c:	681b      	ldr	r3, [r3, #0]
 801258e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8012592:	2b40      	cmp	r3, #64	; 0x40
 8012594:	d007      	beq.n	80125a6 <HAL_SPI_Transmit+0xce>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8012596:	68fb      	ldr	r3, [r7, #12]
 8012598:	681b      	ldr	r3, [r3, #0]
 801259a:	681a      	ldr	r2, [r3, #0]
 801259c:	68fb      	ldr	r3, [r7, #12]
 801259e:	681b      	ldr	r3, [r3, #0]
 80125a0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80125a4:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80125a6:	68fb      	ldr	r3, [r7, #12]
 80125a8:	68db      	ldr	r3, [r3, #12]
 80125aa:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80125ae:	d14b      	bne.n	8012648 <HAL_SPI_Transmit+0x170>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80125b0:	68fb      	ldr	r3, [r7, #12]
 80125b2:	685b      	ldr	r3, [r3, #4]
 80125b4:	2b00      	cmp	r3, #0
 80125b6:	d002      	beq.n	80125be <HAL_SPI_Transmit+0xe6>
 80125b8:	8afb      	ldrh	r3, [r7, #22]
 80125ba:	2b01      	cmp	r3, #1
 80125bc:	d13e      	bne.n	801263c <HAL_SPI_Transmit+0x164>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80125be:	68fb      	ldr	r3, [r7, #12]
 80125c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80125c2:	881a      	ldrh	r2, [r3, #0]
 80125c4:	68fb      	ldr	r3, [r7, #12]
 80125c6:	681b      	ldr	r3, [r3, #0]
 80125c8:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80125ca:	68fb      	ldr	r3, [r7, #12]
 80125cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80125ce:	1c9a      	adds	r2, r3, #2
 80125d0:	68fb      	ldr	r3, [r7, #12]
 80125d2:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80125d4:	68fb      	ldr	r3, [r7, #12]
 80125d6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80125d8:	b29b      	uxth	r3, r3
 80125da:	3b01      	subs	r3, #1
 80125dc:	b29a      	uxth	r2, r3
 80125de:	68fb      	ldr	r3, [r7, #12]
 80125e0:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80125e2:	e02b      	b.n	801263c <HAL_SPI_Transmit+0x164>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80125e4:	68fb      	ldr	r3, [r7, #12]
 80125e6:	681b      	ldr	r3, [r3, #0]
 80125e8:	689b      	ldr	r3, [r3, #8]
 80125ea:	f003 0302 	and.w	r3, r3, #2
 80125ee:	2b02      	cmp	r3, #2
 80125f0:	d112      	bne.n	8012618 <HAL_SPI_Transmit+0x140>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80125f2:	68fb      	ldr	r3, [r7, #12]
 80125f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80125f6:	881a      	ldrh	r2, [r3, #0]
 80125f8:	68fb      	ldr	r3, [r7, #12]
 80125fa:	681b      	ldr	r3, [r3, #0]
 80125fc:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80125fe:	68fb      	ldr	r3, [r7, #12]
 8012600:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8012602:	1c9a      	adds	r2, r3, #2
 8012604:	68fb      	ldr	r3, [r7, #12]
 8012606:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8012608:	68fb      	ldr	r3, [r7, #12]
 801260a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 801260c:	b29b      	uxth	r3, r3
 801260e:	3b01      	subs	r3, #1
 8012610:	b29a      	uxth	r2, r3
 8012612:	68fb      	ldr	r3, [r7, #12]
 8012614:	86da      	strh	r2, [r3, #54]	; 0x36
 8012616:	e011      	b.n	801263c <HAL_SPI_Transmit+0x164>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8012618:	f7fd fd86 	bl	8010128 <HAL_GetTick>
 801261c:	4602      	mov	r2, r0
 801261e:	69bb      	ldr	r3, [r7, #24]
 8012620:	1ad3      	subs	r3, r2, r3
 8012622:	683a      	ldr	r2, [r7, #0]
 8012624:	429a      	cmp	r2, r3
 8012626:	d803      	bhi.n	8012630 <HAL_SPI_Transmit+0x158>
 8012628:	683b      	ldr	r3, [r7, #0]
 801262a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801262e:	d102      	bne.n	8012636 <HAL_SPI_Transmit+0x15e>
 8012630:	683b      	ldr	r3, [r7, #0]
 8012632:	2b00      	cmp	r3, #0
 8012634:	d102      	bne.n	801263c <HAL_SPI_Transmit+0x164>
        {
          errorcode = HAL_TIMEOUT;
 8012636:	2303      	movs	r3, #3
 8012638:	77fb      	strb	r3, [r7, #31]
          goto error;
 801263a:	e074      	b.n	8012726 <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 801263c:	68fb      	ldr	r3, [r7, #12]
 801263e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8012640:	b29b      	uxth	r3, r3
 8012642:	2b00      	cmp	r3, #0
 8012644:	d1ce      	bne.n	80125e4 <HAL_SPI_Transmit+0x10c>
 8012646:	e04c      	b.n	80126e2 <HAL_SPI_Transmit+0x20a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8012648:	68fb      	ldr	r3, [r7, #12]
 801264a:	685b      	ldr	r3, [r3, #4]
 801264c:	2b00      	cmp	r3, #0
 801264e:	d002      	beq.n	8012656 <HAL_SPI_Transmit+0x17e>
 8012650:	8afb      	ldrh	r3, [r7, #22]
 8012652:	2b01      	cmp	r3, #1
 8012654:	d140      	bne.n	80126d8 <HAL_SPI_Transmit+0x200>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8012656:	68fb      	ldr	r3, [r7, #12]
 8012658:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 801265a:	68fb      	ldr	r3, [r7, #12]
 801265c:	681b      	ldr	r3, [r3, #0]
 801265e:	330c      	adds	r3, #12
 8012660:	7812      	ldrb	r2, [r2, #0]
 8012662:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8012664:	68fb      	ldr	r3, [r7, #12]
 8012666:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8012668:	1c5a      	adds	r2, r3, #1
 801266a:	68fb      	ldr	r3, [r7, #12]
 801266c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 801266e:	68fb      	ldr	r3, [r7, #12]
 8012670:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8012672:	b29b      	uxth	r3, r3
 8012674:	3b01      	subs	r3, #1
 8012676:	b29a      	uxth	r2, r3
 8012678:	68fb      	ldr	r3, [r7, #12]
 801267a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 801267c:	e02c      	b.n	80126d8 <HAL_SPI_Transmit+0x200>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 801267e:	68fb      	ldr	r3, [r7, #12]
 8012680:	681b      	ldr	r3, [r3, #0]
 8012682:	689b      	ldr	r3, [r3, #8]
 8012684:	f003 0302 	and.w	r3, r3, #2
 8012688:	2b02      	cmp	r3, #2
 801268a:	d113      	bne.n	80126b4 <HAL_SPI_Transmit+0x1dc>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 801268c:	68fb      	ldr	r3, [r7, #12]
 801268e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8012690:	68fb      	ldr	r3, [r7, #12]
 8012692:	681b      	ldr	r3, [r3, #0]
 8012694:	330c      	adds	r3, #12
 8012696:	7812      	ldrb	r2, [r2, #0]
 8012698:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 801269a:	68fb      	ldr	r3, [r7, #12]
 801269c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801269e:	1c5a      	adds	r2, r3, #1
 80126a0:	68fb      	ldr	r3, [r7, #12]
 80126a2:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80126a4:	68fb      	ldr	r3, [r7, #12]
 80126a6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80126a8:	b29b      	uxth	r3, r3
 80126aa:	3b01      	subs	r3, #1
 80126ac:	b29a      	uxth	r2, r3
 80126ae:	68fb      	ldr	r3, [r7, #12]
 80126b0:	86da      	strh	r2, [r3, #54]	; 0x36
 80126b2:	e011      	b.n	80126d8 <HAL_SPI_Transmit+0x200>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80126b4:	f7fd fd38 	bl	8010128 <HAL_GetTick>
 80126b8:	4602      	mov	r2, r0
 80126ba:	69bb      	ldr	r3, [r7, #24]
 80126bc:	1ad3      	subs	r3, r2, r3
 80126be:	683a      	ldr	r2, [r7, #0]
 80126c0:	429a      	cmp	r2, r3
 80126c2:	d803      	bhi.n	80126cc <HAL_SPI_Transmit+0x1f4>
 80126c4:	683b      	ldr	r3, [r7, #0]
 80126c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80126ca:	d102      	bne.n	80126d2 <HAL_SPI_Transmit+0x1fa>
 80126cc:	683b      	ldr	r3, [r7, #0]
 80126ce:	2b00      	cmp	r3, #0
 80126d0:	d102      	bne.n	80126d8 <HAL_SPI_Transmit+0x200>
        {
          errorcode = HAL_TIMEOUT;
 80126d2:	2303      	movs	r3, #3
 80126d4:	77fb      	strb	r3, [r7, #31]
          goto error;
 80126d6:	e026      	b.n	8012726 <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 80126d8:	68fb      	ldr	r3, [r7, #12]
 80126da:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80126dc:	b29b      	uxth	r3, r3
 80126de:	2b00      	cmp	r3, #0
 80126e0:	d1cd      	bne.n	801267e <HAL_SPI_Transmit+0x1a6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80126e2:	69ba      	ldr	r2, [r7, #24]
 80126e4:	6839      	ldr	r1, [r7, #0]
 80126e6:	68f8      	ldr	r0, [r7, #12]
 80126e8:	f000 fba4 	bl	8012e34 <SPI_EndRxTxTransaction>
 80126ec:	4603      	mov	r3, r0
 80126ee:	2b00      	cmp	r3, #0
 80126f0:	d002      	beq.n	80126f8 <HAL_SPI_Transmit+0x220>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80126f2:	68fb      	ldr	r3, [r7, #12]
 80126f4:	2220      	movs	r2, #32
 80126f6:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80126f8:	68fb      	ldr	r3, [r7, #12]
 80126fa:	689b      	ldr	r3, [r3, #8]
 80126fc:	2b00      	cmp	r3, #0
 80126fe:	d10a      	bne.n	8012716 <HAL_SPI_Transmit+0x23e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8012700:	2300      	movs	r3, #0
 8012702:	613b      	str	r3, [r7, #16]
 8012704:	68fb      	ldr	r3, [r7, #12]
 8012706:	681b      	ldr	r3, [r3, #0]
 8012708:	68db      	ldr	r3, [r3, #12]
 801270a:	613b      	str	r3, [r7, #16]
 801270c:	68fb      	ldr	r3, [r7, #12]
 801270e:	681b      	ldr	r3, [r3, #0]
 8012710:	689b      	ldr	r3, [r3, #8]
 8012712:	613b      	str	r3, [r7, #16]
 8012714:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8012716:	68fb      	ldr	r3, [r7, #12]
 8012718:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 801271a:	2b00      	cmp	r3, #0
 801271c:	d002      	beq.n	8012724 <HAL_SPI_Transmit+0x24c>
  {
    errorcode = HAL_ERROR;
 801271e:	2301      	movs	r3, #1
 8012720:	77fb      	strb	r3, [r7, #31]
 8012722:	e000      	b.n	8012726 <HAL_SPI_Transmit+0x24e>
  }

error:
 8012724:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8012726:	68fb      	ldr	r3, [r7, #12]
 8012728:	2201      	movs	r2, #1
 801272a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 801272e:	68fb      	ldr	r3, [r7, #12]
 8012730:	2200      	movs	r2, #0
 8012732:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8012736:	7ffb      	ldrb	r3, [r7, #31]
}
 8012738:	4618      	mov	r0, r3
 801273a:	3720      	adds	r7, #32
 801273c:	46bd      	mov	sp, r7
 801273e:	bd80      	pop	{r7, pc}

08012740 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8012740:	b580      	push	{r7, lr}
 8012742:	b088      	sub	sp, #32
 8012744:	af02      	add	r7, sp, #8
 8012746:	60f8      	str	r0, [r7, #12]
 8012748:	60b9      	str	r1, [r7, #8]
 801274a:	603b      	str	r3, [r7, #0]
 801274c:	4613      	mov	r3, r2
 801274e:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8012750:	2300      	movs	r3, #0
 8012752:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8012754:	68fb      	ldr	r3, [r7, #12]
 8012756:	685b      	ldr	r3, [r3, #4]
 8012758:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 801275c:	d112      	bne.n	8012784 <HAL_SPI_Receive+0x44>
 801275e:	68fb      	ldr	r3, [r7, #12]
 8012760:	689b      	ldr	r3, [r3, #8]
 8012762:	2b00      	cmp	r3, #0
 8012764:	d10e      	bne.n	8012784 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8012766:	68fb      	ldr	r3, [r7, #12]
 8012768:	2204      	movs	r2, #4
 801276a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 801276e:	88fa      	ldrh	r2, [r7, #6]
 8012770:	683b      	ldr	r3, [r7, #0]
 8012772:	9300      	str	r3, [sp, #0]
 8012774:	4613      	mov	r3, r2
 8012776:	68ba      	ldr	r2, [r7, #8]
 8012778:	68b9      	ldr	r1, [r7, #8]
 801277a:	68f8      	ldr	r0, [r7, #12]
 801277c:	f000 f8e9 	bl	8012952 <HAL_SPI_TransmitReceive>
 8012780:	4603      	mov	r3, r0
 8012782:	e0e2      	b.n	801294a <HAL_SPI_Receive+0x20a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8012784:	68fb      	ldr	r3, [r7, #12]
 8012786:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 801278a:	2b01      	cmp	r3, #1
 801278c:	d101      	bne.n	8012792 <HAL_SPI_Receive+0x52>
 801278e:	2302      	movs	r3, #2
 8012790:	e0db      	b.n	801294a <HAL_SPI_Receive+0x20a>
 8012792:	68fb      	ldr	r3, [r7, #12]
 8012794:	2201      	movs	r2, #1
 8012796:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 801279a:	f7fd fcc5 	bl	8010128 <HAL_GetTick>
 801279e:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 80127a0:	68fb      	ldr	r3, [r7, #12]
 80127a2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80127a6:	b2db      	uxtb	r3, r3
 80127a8:	2b01      	cmp	r3, #1
 80127aa:	d002      	beq.n	80127b2 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 80127ac:	2302      	movs	r3, #2
 80127ae:	75fb      	strb	r3, [r7, #23]
    goto error;
 80127b0:	e0c2      	b.n	8012938 <HAL_SPI_Receive+0x1f8>
  }

  if ((pData == NULL) || (Size == 0U))
 80127b2:	68bb      	ldr	r3, [r7, #8]
 80127b4:	2b00      	cmp	r3, #0
 80127b6:	d002      	beq.n	80127be <HAL_SPI_Receive+0x7e>
 80127b8:	88fb      	ldrh	r3, [r7, #6]
 80127ba:	2b00      	cmp	r3, #0
 80127bc:	d102      	bne.n	80127c4 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 80127be:	2301      	movs	r3, #1
 80127c0:	75fb      	strb	r3, [r7, #23]
    goto error;
 80127c2:	e0b9      	b.n	8012938 <HAL_SPI_Receive+0x1f8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80127c4:	68fb      	ldr	r3, [r7, #12]
 80127c6:	2204      	movs	r2, #4
 80127c8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80127cc:	68fb      	ldr	r3, [r7, #12]
 80127ce:	2200      	movs	r2, #0
 80127d0:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80127d2:	68fb      	ldr	r3, [r7, #12]
 80127d4:	68ba      	ldr	r2, [r7, #8]
 80127d6:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 80127d8:	68fb      	ldr	r3, [r7, #12]
 80127da:	88fa      	ldrh	r2, [r7, #6]
 80127dc:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 80127de:	68fb      	ldr	r3, [r7, #12]
 80127e0:	88fa      	ldrh	r2, [r7, #6]
 80127e2:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80127e4:	68fb      	ldr	r3, [r7, #12]
 80127e6:	2200      	movs	r2, #0
 80127e8:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 80127ea:	68fb      	ldr	r3, [r7, #12]
 80127ec:	2200      	movs	r2, #0
 80127ee:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 80127f0:	68fb      	ldr	r3, [r7, #12]
 80127f2:	2200      	movs	r2, #0
 80127f4:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 80127f6:	68fb      	ldr	r3, [r7, #12]
 80127f8:	2200      	movs	r2, #0
 80127fa:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80127fc:	68fb      	ldr	r3, [r7, #12]
 80127fe:	2200      	movs	r2, #0
 8012800:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8012802:	68fb      	ldr	r3, [r7, #12]
 8012804:	689b      	ldr	r3, [r3, #8]
 8012806:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 801280a:	d107      	bne.n	801281c <HAL_SPI_Receive+0xdc>
  {
    SPI_1LINE_RX(hspi);
 801280c:	68fb      	ldr	r3, [r7, #12]
 801280e:	681b      	ldr	r3, [r3, #0]
 8012810:	681a      	ldr	r2, [r3, #0]
 8012812:	68fb      	ldr	r3, [r7, #12]
 8012814:	681b      	ldr	r3, [r3, #0]
 8012816:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 801281a:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 801281c:	68fb      	ldr	r3, [r7, #12]
 801281e:	681b      	ldr	r3, [r3, #0]
 8012820:	681b      	ldr	r3, [r3, #0]
 8012822:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8012826:	2b40      	cmp	r3, #64	; 0x40
 8012828:	d007      	beq.n	801283a <HAL_SPI_Receive+0xfa>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 801282a:	68fb      	ldr	r3, [r7, #12]
 801282c:	681b      	ldr	r3, [r3, #0]
 801282e:	681a      	ldr	r2, [r3, #0]
 8012830:	68fb      	ldr	r3, [r7, #12]
 8012832:	681b      	ldr	r3, [r3, #0]
 8012834:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8012838:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 801283a:	68fb      	ldr	r3, [r7, #12]
 801283c:	68db      	ldr	r3, [r3, #12]
 801283e:	2b00      	cmp	r3, #0
 8012840:	d162      	bne.n	8012908 <HAL_SPI_Receive+0x1c8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8012842:	e02e      	b.n	80128a2 <HAL_SPI_Receive+0x162>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8012844:	68fb      	ldr	r3, [r7, #12]
 8012846:	681b      	ldr	r3, [r3, #0]
 8012848:	689b      	ldr	r3, [r3, #8]
 801284a:	f003 0301 	and.w	r3, r3, #1
 801284e:	2b01      	cmp	r3, #1
 8012850:	d115      	bne.n	801287e <HAL_SPI_Receive+0x13e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8012852:	68fb      	ldr	r3, [r7, #12]
 8012854:	681b      	ldr	r3, [r3, #0]
 8012856:	f103 020c 	add.w	r2, r3, #12
 801285a:	68fb      	ldr	r3, [r7, #12]
 801285c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801285e:	7812      	ldrb	r2, [r2, #0]
 8012860:	b2d2      	uxtb	r2, r2
 8012862:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8012864:	68fb      	ldr	r3, [r7, #12]
 8012866:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8012868:	1c5a      	adds	r2, r3, #1
 801286a:	68fb      	ldr	r3, [r7, #12]
 801286c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 801286e:	68fb      	ldr	r3, [r7, #12]
 8012870:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8012872:	b29b      	uxth	r3, r3
 8012874:	3b01      	subs	r3, #1
 8012876:	b29a      	uxth	r2, r3
 8012878:	68fb      	ldr	r3, [r7, #12]
 801287a:	87da      	strh	r2, [r3, #62]	; 0x3e
 801287c:	e011      	b.n	80128a2 <HAL_SPI_Receive+0x162>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 801287e:	f7fd fc53 	bl	8010128 <HAL_GetTick>
 8012882:	4602      	mov	r2, r0
 8012884:	693b      	ldr	r3, [r7, #16]
 8012886:	1ad3      	subs	r3, r2, r3
 8012888:	683a      	ldr	r2, [r7, #0]
 801288a:	429a      	cmp	r2, r3
 801288c:	d803      	bhi.n	8012896 <HAL_SPI_Receive+0x156>
 801288e:	683b      	ldr	r3, [r7, #0]
 8012890:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012894:	d102      	bne.n	801289c <HAL_SPI_Receive+0x15c>
 8012896:	683b      	ldr	r3, [r7, #0]
 8012898:	2b00      	cmp	r3, #0
 801289a:	d102      	bne.n	80128a2 <HAL_SPI_Receive+0x162>
        {
          errorcode = HAL_TIMEOUT;
 801289c:	2303      	movs	r3, #3
 801289e:	75fb      	strb	r3, [r7, #23]
          goto error;
 80128a0:	e04a      	b.n	8012938 <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 80128a2:	68fb      	ldr	r3, [r7, #12]
 80128a4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80128a6:	b29b      	uxth	r3, r3
 80128a8:	2b00      	cmp	r3, #0
 80128aa:	d1cb      	bne.n	8012844 <HAL_SPI_Receive+0x104>
 80128ac:	e031      	b.n	8012912 <HAL_SPI_Receive+0x1d2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80128ae:	68fb      	ldr	r3, [r7, #12]
 80128b0:	681b      	ldr	r3, [r3, #0]
 80128b2:	689b      	ldr	r3, [r3, #8]
 80128b4:	f003 0301 	and.w	r3, r3, #1
 80128b8:	2b01      	cmp	r3, #1
 80128ba:	d113      	bne.n	80128e4 <HAL_SPI_Receive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80128bc:	68fb      	ldr	r3, [r7, #12]
 80128be:	681b      	ldr	r3, [r3, #0]
 80128c0:	68da      	ldr	r2, [r3, #12]
 80128c2:	68fb      	ldr	r3, [r7, #12]
 80128c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80128c6:	b292      	uxth	r2, r2
 80128c8:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80128ca:	68fb      	ldr	r3, [r7, #12]
 80128cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80128ce:	1c9a      	adds	r2, r3, #2
 80128d0:	68fb      	ldr	r3, [r7, #12]
 80128d2:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80128d4:	68fb      	ldr	r3, [r7, #12]
 80128d6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80128d8:	b29b      	uxth	r3, r3
 80128da:	3b01      	subs	r3, #1
 80128dc:	b29a      	uxth	r2, r3
 80128de:	68fb      	ldr	r3, [r7, #12]
 80128e0:	87da      	strh	r2, [r3, #62]	; 0x3e
 80128e2:	e011      	b.n	8012908 <HAL_SPI_Receive+0x1c8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80128e4:	f7fd fc20 	bl	8010128 <HAL_GetTick>
 80128e8:	4602      	mov	r2, r0
 80128ea:	693b      	ldr	r3, [r7, #16]
 80128ec:	1ad3      	subs	r3, r2, r3
 80128ee:	683a      	ldr	r2, [r7, #0]
 80128f0:	429a      	cmp	r2, r3
 80128f2:	d803      	bhi.n	80128fc <HAL_SPI_Receive+0x1bc>
 80128f4:	683b      	ldr	r3, [r7, #0]
 80128f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80128fa:	d102      	bne.n	8012902 <HAL_SPI_Receive+0x1c2>
 80128fc:	683b      	ldr	r3, [r7, #0]
 80128fe:	2b00      	cmp	r3, #0
 8012900:	d102      	bne.n	8012908 <HAL_SPI_Receive+0x1c8>
        {
          errorcode = HAL_TIMEOUT;
 8012902:	2303      	movs	r3, #3
 8012904:	75fb      	strb	r3, [r7, #23]
          goto error;
 8012906:	e017      	b.n	8012938 <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 8012908:	68fb      	ldr	r3, [r7, #12]
 801290a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 801290c:	b29b      	uxth	r3, r3
 801290e:	2b00      	cmp	r3, #0
 8012910:	d1cd      	bne.n	80128ae <HAL_SPI_Receive+0x16e>
    READ_REG(hspi->Instance->DR);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8012912:	693a      	ldr	r2, [r7, #16]
 8012914:	6839      	ldr	r1, [r7, #0]
 8012916:	68f8      	ldr	r0, [r7, #12]
 8012918:	f000 fa27 	bl	8012d6a <SPI_EndRxTransaction>
 801291c:	4603      	mov	r3, r0
 801291e:	2b00      	cmp	r3, #0
 8012920:	d002      	beq.n	8012928 <HAL_SPI_Receive+0x1e8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8012922:	68fb      	ldr	r3, [r7, #12]
 8012924:	2220      	movs	r2, #32
 8012926:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8012928:	68fb      	ldr	r3, [r7, #12]
 801292a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 801292c:	2b00      	cmp	r3, #0
 801292e:	d002      	beq.n	8012936 <HAL_SPI_Receive+0x1f6>
  {
    errorcode = HAL_ERROR;
 8012930:	2301      	movs	r3, #1
 8012932:	75fb      	strb	r3, [r7, #23]
 8012934:	e000      	b.n	8012938 <HAL_SPI_Receive+0x1f8>
  }

error :
 8012936:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8012938:	68fb      	ldr	r3, [r7, #12]
 801293a:	2201      	movs	r2, #1
 801293c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8012940:	68fb      	ldr	r3, [r7, #12]
 8012942:	2200      	movs	r2, #0
 8012944:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8012948:	7dfb      	ldrb	r3, [r7, #23]
}
 801294a:	4618      	mov	r0, r3
 801294c:	3718      	adds	r7, #24
 801294e:	46bd      	mov	sp, r7
 8012950:	bd80      	pop	{r7, pc}

08012952 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8012952:	b580      	push	{r7, lr}
 8012954:	b08c      	sub	sp, #48	; 0x30
 8012956:	af00      	add	r7, sp, #0
 8012958:	60f8      	str	r0, [r7, #12]
 801295a:	60b9      	str	r1, [r7, #8]
 801295c:	607a      	str	r2, [r7, #4]
 801295e:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8012960:	2301      	movs	r3, #1
 8012962:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8012964:	2300      	movs	r3, #0
 8012966:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 801296a:	68fb      	ldr	r3, [r7, #12]
 801296c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8012970:	2b01      	cmp	r3, #1
 8012972:	d101      	bne.n	8012978 <HAL_SPI_TransmitReceive+0x26>
 8012974:	2302      	movs	r3, #2
 8012976:	e18a      	b.n	8012c8e <HAL_SPI_TransmitReceive+0x33c>
 8012978:	68fb      	ldr	r3, [r7, #12]
 801297a:	2201      	movs	r2, #1
 801297c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8012980:	f7fd fbd2 	bl	8010128 <HAL_GetTick>
 8012984:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8012986:	68fb      	ldr	r3, [r7, #12]
 8012988:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 801298c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8012990:	68fb      	ldr	r3, [r7, #12]
 8012992:	685b      	ldr	r3, [r3, #4]
 8012994:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8012996:	887b      	ldrh	r3, [r7, #2]
 8012998:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 801299a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 801299e:	2b01      	cmp	r3, #1
 80129a0:	d00f      	beq.n	80129c2 <HAL_SPI_TransmitReceive+0x70>
 80129a2:	69fb      	ldr	r3, [r7, #28]
 80129a4:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80129a8:	d107      	bne.n	80129ba <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80129aa:	68fb      	ldr	r3, [r7, #12]
 80129ac:	689b      	ldr	r3, [r3, #8]
 80129ae:	2b00      	cmp	r3, #0
 80129b0:	d103      	bne.n	80129ba <HAL_SPI_TransmitReceive+0x68>
 80129b2:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80129b6:	2b04      	cmp	r3, #4
 80129b8:	d003      	beq.n	80129c2 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 80129ba:	2302      	movs	r3, #2
 80129bc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80129c0:	e15b      	b.n	8012c7a <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80129c2:	68bb      	ldr	r3, [r7, #8]
 80129c4:	2b00      	cmp	r3, #0
 80129c6:	d005      	beq.n	80129d4 <HAL_SPI_TransmitReceive+0x82>
 80129c8:	687b      	ldr	r3, [r7, #4]
 80129ca:	2b00      	cmp	r3, #0
 80129cc:	d002      	beq.n	80129d4 <HAL_SPI_TransmitReceive+0x82>
 80129ce:	887b      	ldrh	r3, [r7, #2]
 80129d0:	2b00      	cmp	r3, #0
 80129d2:	d103      	bne.n	80129dc <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 80129d4:	2301      	movs	r3, #1
 80129d6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80129da:	e14e      	b.n	8012c7a <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80129dc:	68fb      	ldr	r3, [r7, #12]
 80129de:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80129e2:	b2db      	uxtb	r3, r3
 80129e4:	2b04      	cmp	r3, #4
 80129e6:	d003      	beq.n	80129f0 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80129e8:	68fb      	ldr	r3, [r7, #12]
 80129ea:	2205      	movs	r2, #5
 80129ec:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80129f0:	68fb      	ldr	r3, [r7, #12]
 80129f2:	2200      	movs	r2, #0
 80129f4:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80129f6:	68fb      	ldr	r3, [r7, #12]
 80129f8:	687a      	ldr	r2, [r7, #4]
 80129fa:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 80129fc:	68fb      	ldr	r3, [r7, #12]
 80129fe:	887a      	ldrh	r2, [r7, #2]
 8012a00:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8012a02:	68fb      	ldr	r3, [r7, #12]
 8012a04:	887a      	ldrh	r2, [r7, #2]
 8012a06:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8012a08:	68fb      	ldr	r3, [r7, #12]
 8012a0a:	68ba      	ldr	r2, [r7, #8]
 8012a0c:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8012a0e:	68fb      	ldr	r3, [r7, #12]
 8012a10:	887a      	ldrh	r2, [r7, #2]
 8012a12:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8012a14:	68fb      	ldr	r3, [r7, #12]
 8012a16:	887a      	ldrh	r2, [r7, #2]
 8012a18:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8012a1a:	68fb      	ldr	r3, [r7, #12]
 8012a1c:	2200      	movs	r2, #0
 8012a1e:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8012a20:	68fb      	ldr	r3, [r7, #12]
 8012a22:	2200      	movs	r2, #0
 8012a24:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8012a26:	68fb      	ldr	r3, [r7, #12]
 8012a28:	681b      	ldr	r3, [r3, #0]
 8012a2a:	681b      	ldr	r3, [r3, #0]
 8012a2c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8012a30:	2b40      	cmp	r3, #64	; 0x40
 8012a32:	d007      	beq.n	8012a44 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8012a34:	68fb      	ldr	r3, [r7, #12]
 8012a36:	681b      	ldr	r3, [r3, #0]
 8012a38:	681a      	ldr	r2, [r3, #0]
 8012a3a:	68fb      	ldr	r3, [r7, #12]
 8012a3c:	681b      	ldr	r3, [r3, #0]
 8012a3e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8012a42:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8012a44:	68fb      	ldr	r3, [r7, #12]
 8012a46:	68db      	ldr	r3, [r3, #12]
 8012a48:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8012a4c:	d178      	bne.n	8012b40 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8012a4e:	68fb      	ldr	r3, [r7, #12]
 8012a50:	685b      	ldr	r3, [r3, #4]
 8012a52:	2b00      	cmp	r3, #0
 8012a54:	d002      	beq.n	8012a5c <HAL_SPI_TransmitReceive+0x10a>
 8012a56:	8b7b      	ldrh	r3, [r7, #26]
 8012a58:	2b01      	cmp	r3, #1
 8012a5a:	d166      	bne.n	8012b2a <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8012a5c:	68fb      	ldr	r3, [r7, #12]
 8012a5e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8012a60:	881a      	ldrh	r2, [r3, #0]
 8012a62:	68fb      	ldr	r3, [r7, #12]
 8012a64:	681b      	ldr	r3, [r3, #0]
 8012a66:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8012a68:	68fb      	ldr	r3, [r7, #12]
 8012a6a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8012a6c:	1c9a      	adds	r2, r3, #2
 8012a6e:	68fb      	ldr	r3, [r7, #12]
 8012a70:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8012a72:	68fb      	ldr	r3, [r7, #12]
 8012a74:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8012a76:	b29b      	uxth	r3, r3
 8012a78:	3b01      	subs	r3, #1
 8012a7a:	b29a      	uxth	r2, r3
 8012a7c:	68fb      	ldr	r3, [r7, #12]
 8012a7e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8012a80:	e053      	b.n	8012b2a <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8012a82:	68fb      	ldr	r3, [r7, #12]
 8012a84:	681b      	ldr	r3, [r3, #0]
 8012a86:	689b      	ldr	r3, [r3, #8]
 8012a88:	f003 0302 	and.w	r3, r3, #2
 8012a8c:	2b02      	cmp	r3, #2
 8012a8e:	d11b      	bne.n	8012ac8 <HAL_SPI_TransmitReceive+0x176>
 8012a90:	68fb      	ldr	r3, [r7, #12]
 8012a92:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8012a94:	b29b      	uxth	r3, r3
 8012a96:	2b00      	cmp	r3, #0
 8012a98:	d016      	beq.n	8012ac8 <HAL_SPI_TransmitReceive+0x176>
 8012a9a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012a9c:	2b01      	cmp	r3, #1
 8012a9e:	d113      	bne.n	8012ac8 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8012aa0:	68fb      	ldr	r3, [r7, #12]
 8012aa2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8012aa4:	881a      	ldrh	r2, [r3, #0]
 8012aa6:	68fb      	ldr	r3, [r7, #12]
 8012aa8:	681b      	ldr	r3, [r3, #0]
 8012aaa:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8012aac:	68fb      	ldr	r3, [r7, #12]
 8012aae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8012ab0:	1c9a      	adds	r2, r3, #2
 8012ab2:	68fb      	ldr	r3, [r7, #12]
 8012ab4:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8012ab6:	68fb      	ldr	r3, [r7, #12]
 8012ab8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8012aba:	b29b      	uxth	r3, r3
 8012abc:	3b01      	subs	r3, #1
 8012abe:	b29a      	uxth	r2, r3
 8012ac0:	68fb      	ldr	r3, [r7, #12]
 8012ac2:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8012ac4:	2300      	movs	r3, #0
 8012ac6:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8012ac8:	68fb      	ldr	r3, [r7, #12]
 8012aca:	681b      	ldr	r3, [r3, #0]
 8012acc:	689b      	ldr	r3, [r3, #8]
 8012ace:	f003 0301 	and.w	r3, r3, #1
 8012ad2:	2b01      	cmp	r3, #1
 8012ad4:	d119      	bne.n	8012b0a <HAL_SPI_TransmitReceive+0x1b8>
 8012ad6:	68fb      	ldr	r3, [r7, #12]
 8012ad8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8012ada:	b29b      	uxth	r3, r3
 8012adc:	2b00      	cmp	r3, #0
 8012ade:	d014      	beq.n	8012b0a <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8012ae0:	68fb      	ldr	r3, [r7, #12]
 8012ae2:	681b      	ldr	r3, [r3, #0]
 8012ae4:	68da      	ldr	r2, [r3, #12]
 8012ae6:	68fb      	ldr	r3, [r7, #12]
 8012ae8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8012aea:	b292      	uxth	r2, r2
 8012aec:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8012aee:	68fb      	ldr	r3, [r7, #12]
 8012af0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8012af2:	1c9a      	adds	r2, r3, #2
 8012af4:	68fb      	ldr	r3, [r7, #12]
 8012af6:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8012af8:	68fb      	ldr	r3, [r7, #12]
 8012afa:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8012afc:	b29b      	uxth	r3, r3
 8012afe:	3b01      	subs	r3, #1
 8012b00:	b29a      	uxth	r2, r3
 8012b02:	68fb      	ldr	r3, [r7, #12]
 8012b04:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8012b06:	2301      	movs	r3, #1
 8012b08:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8012b0a:	f7fd fb0d 	bl	8010128 <HAL_GetTick>
 8012b0e:	4602      	mov	r2, r0
 8012b10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012b12:	1ad3      	subs	r3, r2, r3
 8012b14:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8012b16:	429a      	cmp	r2, r3
 8012b18:	d807      	bhi.n	8012b2a <HAL_SPI_TransmitReceive+0x1d8>
 8012b1a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012b1c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012b20:	d003      	beq.n	8012b2a <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8012b22:	2303      	movs	r3, #3
 8012b24:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8012b28:	e0a7      	b.n	8012c7a <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8012b2a:	68fb      	ldr	r3, [r7, #12]
 8012b2c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8012b2e:	b29b      	uxth	r3, r3
 8012b30:	2b00      	cmp	r3, #0
 8012b32:	d1a6      	bne.n	8012a82 <HAL_SPI_TransmitReceive+0x130>
 8012b34:	68fb      	ldr	r3, [r7, #12]
 8012b36:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8012b38:	b29b      	uxth	r3, r3
 8012b3a:	2b00      	cmp	r3, #0
 8012b3c:	d1a1      	bne.n	8012a82 <HAL_SPI_TransmitReceive+0x130>
 8012b3e:	e07c      	b.n	8012c3a <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8012b40:	68fb      	ldr	r3, [r7, #12]
 8012b42:	685b      	ldr	r3, [r3, #4]
 8012b44:	2b00      	cmp	r3, #0
 8012b46:	d002      	beq.n	8012b4e <HAL_SPI_TransmitReceive+0x1fc>
 8012b48:	8b7b      	ldrh	r3, [r7, #26]
 8012b4a:	2b01      	cmp	r3, #1
 8012b4c:	d16b      	bne.n	8012c26 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8012b4e:	68fb      	ldr	r3, [r7, #12]
 8012b50:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8012b52:	68fb      	ldr	r3, [r7, #12]
 8012b54:	681b      	ldr	r3, [r3, #0]
 8012b56:	330c      	adds	r3, #12
 8012b58:	7812      	ldrb	r2, [r2, #0]
 8012b5a:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8012b5c:	68fb      	ldr	r3, [r7, #12]
 8012b5e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8012b60:	1c5a      	adds	r2, r3, #1
 8012b62:	68fb      	ldr	r3, [r7, #12]
 8012b64:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8012b66:	68fb      	ldr	r3, [r7, #12]
 8012b68:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8012b6a:	b29b      	uxth	r3, r3
 8012b6c:	3b01      	subs	r3, #1
 8012b6e:	b29a      	uxth	r2, r3
 8012b70:	68fb      	ldr	r3, [r7, #12]
 8012b72:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8012b74:	e057      	b.n	8012c26 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8012b76:	68fb      	ldr	r3, [r7, #12]
 8012b78:	681b      	ldr	r3, [r3, #0]
 8012b7a:	689b      	ldr	r3, [r3, #8]
 8012b7c:	f003 0302 	and.w	r3, r3, #2
 8012b80:	2b02      	cmp	r3, #2
 8012b82:	d11c      	bne.n	8012bbe <HAL_SPI_TransmitReceive+0x26c>
 8012b84:	68fb      	ldr	r3, [r7, #12]
 8012b86:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8012b88:	b29b      	uxth	r3, r3
 8012b8a:	2b00      	cmp	r3, #0
 8012b8c:	d017      	beq.n	8012bbe <HAL_SPI_TransmitReceive+0x26c>
 8012b8e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012b90:	2b01      	cmp	r3, #1
 8012b92:	d114      	bne.n	8012bbe <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8012b94:	68fb      	ldr	r3, [r7, #12]
 8012b96:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8012b98:	68fb      	ldr	r3, [r7, #12]
 8012b9a:	681b      	ldr	r3, [r3, #0]
 8012b9c:	330c      	adds	r3, #12
 8012b9e:	7812      	ldrb	r2, [r2, #0]
 8012ba0:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8012ba2:	68fb      	ldr	r3, [r7, #12]
 8012ba4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8012ba6:	1c5a      	adds	r2, r3, #1
 8012ba8:	68fb      	ldr	r3, [r7, #12]
 8012baa:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8012bac:	68fb      	ldr	r3, [r7, #12]
 8012bae:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8012bb0:	b29b      	uxth	r3, r3
 8012bb2:	3b01      	subs	r3, #1
 8012bb4:	b29a      	uxth	r2, r3
 8012bb6:	68fb      	ldr	r3, [r7, #12]
 8012bb8:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8012bba:	2300      	movs	r3, #0
 8012bbc:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8012bbe:	68fb      	ldr	r3, [r7, #12]
 8012bc0:	681b      	ldr	r3, [r3, #0]
 8012bc2:	689b      	ldr	r3, [r3, #8]
 8012bc4:	f003 0301 	and.w	r3, r3, #1
 8012bc8:	2b01      	cmp	r3, #1
 8012bca:	d119      	bne.n	8012c00 <HAL_SPI_TransmitReceive+0x2ae>
 8012bcc:	68fb      	ldr	r3, [r7, #12]
 8012bce:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8012bd0:	b29b      	uxth	r3, r3
 8012bd2:	2b00      	cmp	r3, #0
 8012bd4:	d014      	beq.n	8012c00 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8012bd6:	68fb      	ldr	r3, [r7, #12]
 8012bd8:	681b      	ldr	r3, [r3, #0]
 8012bda:	68da      	ldr	r2, [r3, #12]
 8012bdc:	68fb      	ldr	r3, [r7, #12]
 8012bde:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8012be0:	b2d2      	uxtb	r2, r2
 8012be2:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8012be4:	68fb      	ldr	r3, [r7, #12]
 8012be6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8012be8:	1c5a      	adds	r2, r3, #1
 8012bea:	68fb      	ldr	r3, [r7, #12]
 8012bec:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8012bee:	68fb      	ldr	r3, [r7, #12]
 8012bf0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8012bf2:	b29b      	uxth	r3, r3
 8012bf4:	3b01      	subs	r3, #1
 8012bf6:	b29a      	uxth	r2, r3
 8012bf8:	68fb      	ldr	r3, [r7, #12]
 8012bfa:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8012bfc:	2301      	movs	r3, #1
 8012bfe:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8012c00:	f7fd fa92 	bl	8010128 <HAL_GetTick>
 8012c04:	4602      	mov	r2, r0
 8012c06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012c08:	1ad3      	subs	r3, r2, r3
 8012c0a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8012c0c:	429a      	cmp	r2, r3
 8012c0e:	d803      	bhi.n	8012c18 <HAL_SPI_TransmitReceive+0x2c6>
 8012c10:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012c12:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012c16:	d102      	bne.n	8012c1e <HAL_SPI_TransmitReceive+0x2cc>
 8012c18:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012c1a:	2b00      	cmp	r3, #0
 8012c1c:	d103      	bne.n	8012c26 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8012c1e:	2303      	movs	r3, #3
 8012c20:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8012c24:	e029      	b.n	8012c7a <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8012c26:	68fb      	ldr	r3, [r7, #12]
 8012c28:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8012c2a:	b29b      	uxth	r3, r3
 8012c2c:	2b00      	cmp	r3, #0
 8012c2e:	d1a2      	bne.n	8012b76 <HAL_SPI_TransmitReceive+0x224>
 8012c30:	68fb      	ldr	r3, [r7, #12]
 8012c32:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8012c34:	b29b      	uxth	r3, r3
 8012c36:	2b00      	cmp	r3, #0
 8012c38:	d19d      	bne.n	8012b76 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8012c3a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8012c3c:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8012c3e:	68f8      	ldr	r0, [r7, #12]
 8012c40:	f000 f8f8 	bl	8012e34 <SPI_EndRxTxTransaction>
 8012c44:	4603      	mov	r3, r0
 8012c46:	2b00      	cmp	r3, #0
 8012c48:	d006      	beq.n	8012c58 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8012c4a:	2301      	movs	r3, #1
 8012c4c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8012c50:	68fb      	ldr	r3, [r7, #12]
 8012c52:	2220      	movs	r2, #32
 8012c54:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8012c56:	e010      	b.n	8012c7a <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8012c58:	68fb      	ldr	r3, [r7, #12]
 8012c5a:	689b      	ldr	r3, [r3, #8]
 8012c5c:	2b00      	cmp	r3, #0
 8012c5e:	d10b      	bne.n	8012c78 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8012c60:	2300      	movs	r3, #0
 8012c62:	617b      	str	r3, [r7, #20]
 8012c64:	68fb      	ldr	r3, [r7, #12]
 8012c66:	681b      	ldr	r3, [r3, #0]
 8012c68:	68db      	ldr	r3, [r3, #12]
 8012c6a:	617b      	str	r3, [r7, #20]
 8012c6c:	68fb      	ldr	r3, [r7, #12]
 8012c6e:	681b      	ldr	r3, [r3, #0]
 8012c70:	689b      	ldr	r3, [r3, #8]
 8012c72:	617b      	str	r3, [r7, #20]
 8012c74:	697b      	ldr	r3, [r7, #20]
 8012c76:	e000      	b.n	8012c7a <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8012c78:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8012c7a:	68fb      	ldr	r3, [r7, #12]
 8012c7c:	2201      	movs	r2, #1
 8012c7e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8012c82:	68fb      	ldr	r3, [r7, #12]
 8012c84:	2200      	movs	r2, #0
 8012c86:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8012c8a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8012c8e:	4618      	mov	r0, r3
 8012c90:	3730      	adds	r7, #48	; 0x30
 8012c92:	46bd      	mov	sp, r7
 8012c94:	bd80      	pop	{r7, pc}

08012c96 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8012c96:	b580      	push	{r7, lr}
 8012c98:	b084      	sub	sp, #16
 8012c9a:	af00      	add	r7, sp, #0
 8012c9c:	60f8      	str	r0, [r7, #12]
 8012c9e:	60b9      	str	r1, [r7, #8]
 8012ca0:	603b      	str	r3, [r7, #0]
 8012ca2:	4613      	mov	r3, r2
 8012ca4:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8012ca6:	e04c      	b.n	8012d42 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 8012ca8:	683b      	ldr	r3, [r7, #0]
 8012caa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012cae:	d048      	beq.n	8012d42 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8012cb0:	f7fd fa3a 	bl	8010128 <HAL_GetTick>
 8012cb4:	4602      	mov	r2, r0
 8012cb6:	69bb      	ldr	r3, [r7, #24]
 8012cb8:	1ad3      	subs	r3, r2, r3
 8012cba:	683a      	ldr	r2, [r7, #0]
 8012cbc:	429a      	cmp	r2, r3
 8012cbe:	d902      	bls.n	8012cc6 <SPI_WaitFlagStateUntilTimeout+0x30>
 8012cc0:	683b      	ldr	r3, [r7, #0]
 8012cc2:	2b00      	cmp	r3, #0
 8012cc4:	d13d      	bne.n	8012d42 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8012cc6:	68fb      	ldr	r3, [r7, #12]
 8012cc8:	681b      	ldr	r3, [r3, #0]
 8012cca:	685a      	ldr	r2, [r3, #4]
 8012ccc:	68fb      	ldr	r3, [r7, #12]
 8012cce:	681b      	ldr	r3, [r3, #0]
 8012cd0:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8012cd4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8012cd6:	68fb      	ldr	r3, [r7, #12]
 8012cd8:	685b      	ldr	r3, [r3, #4]
 8012cda:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8012cde:	d111      	bne.n	8012d04 <SPI_WaitFlagStateUntilTimeout+0x6e>
 8012ce0:	68fb      	ldr	r3, [r7, #12]
 8012ce2:	689b      	ldr	r3, [r3, #8]
 8012ce4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8012ce8:	d004      	beq.n	8012cf4 <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8012cea:	68fb      	ldr	r3, [r7, #12]
 8012cec:	689b      	ldr	r3, [r3, #8]
 8012cee:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8012cf2:	d107      	bne.n	8012d04 <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8012cf4:	68fb      	ldr	r3, [r7, #12]
 8012cf6:	681b      	ldr	r3, [r3, #0]
 8012cf8:	681a      	ldr	r2, [r3, #0]
 8012cfa:	68fb      	ldr	r3, [r7, #12]
 8012cfc:	681b      	ldr	r3, [r3, #0]
 8012cfe:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8012d02:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8012d04:	68fb      	ldr	r3, [r7, #12]
 8012d06:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8012d08:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8012d0c:	d10f      	bne.n	8012d2e <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 8012d0e:	68fb      	ldr	r3, [r7, #12]
 8012d10:	681b      	ldr	r3, [r3, #0]
 8012d12:	681a      	ldr	r2, [r3, #0]
 8012d14:	68fb      	ldr	r3, [r7, #12]
 8012d16:	681b      	ldr	r3, [r3, #0]
 8012d18:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8012d1c:	601a      	str	r2, [r3, #0]
 8012d1e:	68fb      	ldr	r3, [r7, #12]
 8012d20:	681b      	ldr	r3, [r3, #0]
 8012d22:	681a      	ldr	r2, [r3, #0]
 8012d24:	68fb      	ldr	r3, [r7, #12]
 8012d26:	681b      	ldr	r3, [r3, #0]
 8012d28:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8012d2c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8012d2e:	68fb      	ldr	r3, [r7, #12]
 8012d30:	2201      	movs	r2, #1
 8012d32:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8012d36:	68fb      	ldr	r3, [r7, #12]
 8012d38:	2200      	movs	r2, #0
 8012d3a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8012d3e:	2303      	movs	r3, #3
 8012d40:	e00f      	b.n	8012d62 <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8012d42:	68fb      	ldr	r3, [r7, #12]
 8012d44:	681b      	ldr	r3, [r3, #0]
 8012d46:	689a      	ldr	r2, [r3, #8]
 8012d48:	68bb      	ldr	r3, [r7, #8]
 8012d4a:	4013      	ands	r3, r2
 8012d4c:	68ba      	ldr	r2, [r7, #8]
 8012d4e:	429a      	cmp	r2, r3
 8012d50:	bf0c      	ite	eq
 8012d52:	2301      	moveq	r3, #1
 8012d54:	2300      	movne	r3, #0
 8012d56:	b2db      	uxtb	r3, r3
 8012d58:	461a      	mov	r2, r3
 8012d5a:	79fb      	ldrb	r3, [r7, #7]
 8012d5c:	429a      	cmp	r2, r3
 8012d5e:	d1a3      	bne.n	8012ca8 <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 8012d60:	2300      	movs	r3, #0
}
 8012d62:	4618      	mov	r0, r3
 8012d64:	3710      	adds	r7, #16
 8012d66:	46bd      	mov	sp, r7
 8012d68:	bd80      	pop	{r7, pc}

08012d6a <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8012d6a:	b580      	push	{r7, lr}
 8012d6c:	b086      	sub	sp, #24
 8012d6e:	af02      	add	r7, sp, #8
 8012d70:	60f8      	str	r0, [r7, #12]
 8012d72:	60b9      	str	r1, [r7, #8]
 8012d74:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8012d76:	68fb      	ldr	r3, [r7, #12]
 8012d78:	685b      	ldr	r3, [r3, #4]
 8012d7a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8012d7e:	d111      	bne.n	8012da4 <SPI_EndRxTransaction+0x3a>
 8012d80:	68fb      	ldr	r3, [r7, #12]
 8012d82:	689b      	ldr	r3, [r3, #8]
 8012d84:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8012d88:	d004      	beq.n	8012d94 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8012d8a:	68fb      	ldr	r3, [r7, #12]
 8012d8c:	689b      	ldr	r3, [r3, #8]
 8012d8e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8012d92:	d107      	bne.n	8012da4 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8012d94:	68fb      	ldr	r3, [r7, #12]
 8012d96:	681b      	ldr	r3, [r3, #0]
 8012d98:	681a      	ldr	r2, [r3, #0]
 8012d9a:	68fb      	ldr	r3, [r7, #12]
 8012d9c:	681b      	ldr	r3, [r3, #0]
 8012d9e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8012da2:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8012da4:	68fb      	ldr	r3, [r7, #12]
 8012da6:	685b      	ldr	r3, [r3, #4]
 8012da8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8012dac:	d12a      	bne.n	8012e04 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8012dae:	68fb      	ldr	r3, [r7, #12]
 8012db0:	689b      	ldr	r3, [r3, #8]
 8012db2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8012db6:	d012      	beq.n	8012dde <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8012db8:	687b      	ldr	r3, [r7, #4]
 8012dba:	9300      	str	r3, [sp, #0]
 8012dbc:	68bb      	ldr	r3, [r7, #8]
 8012dbe:	2200      	movs	r2, #0
 8012dc0:	2180      	movs	r1, #128	; 0x80
 8012dc2:	68f8      	ldr	r0, [r7, #12]
 8012dc4:	f7ff ff67 	bl	8012c96 <SPI_WaitFlagStateUntilTimeout>
 8012dc8:	4603      	mov	r3, r0
 8012dca:	2b00      	cmp	r3, #0
 8012dcc:	d02d      	beq.n	8012e2a <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8012dce:	68fb      	ldr	r3, [r7, #12]
 8012dd0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8012dd2:	f043 0220 	orr.w	r2, r3, #32
 8012dd6:	68fb      	ldr	r3, [r7, #12]
 8012dd8:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8012dda:	2303      	movs	r3, #3
 8012ddc:	e026      	b.n	8012e2c <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8012dde:	687b      	ldr	r3, [r7, #4]
 8012de0:	9300      	str	r3, [sp, #0]
 8012de2:	68bb      	ldr	r3, [r7, #8]
 8012de4:	2200      	movs	r2, #0
 8012de6:	2101      	movs	r1, #1
 8012de8:	68f8      	ldr	r0, [r7, #12]
 8012dea:	f7ff ff54 	bl	8012c96 <SPI_WaitFlagStateUntilTimeout>
 8012dee:	4603      	mov	r3, r0
 8012df0:	2b00      	cmp	r3, #0
 8012df2:	d01a      	beq.n	8012e2a <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8012df4:	68fb      	ldr	r3, [r7, #12]
 8012df6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8012df8:	f043 0220 	orr.w	r2, r3, #32
 8012dfc:	68fb      	ldr	r3, [r7, #12]
 8012dfe:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8012e00:	2303      	movs	r3, #3
 8012e02:	e013      	b.n	8012e2c <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8012e04:	687b      	ldr	r3, [r7, #4]
 8012e06:	9300      	str	r3, [sp, #0]
 8012e08:	68bb      	ldr	r3, [r7, #8]
 8012e0a:	2200      	movs	r2, #0
 8012e0c:	2101      	movs	r1, #1
 8012e0e:	68f8      	ldr	r0, [r7, #12]
 8012e10:	f7ff ff41 	bl	8012c96 <SPI_WaitFlagStateUntilTimeout>
 8012e14:	4603      	mov	r3, r0
 8012e16:	2b00      	cmp	r3, #0
 8012e18:	d007      	beq.n	8012e2a <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8012e1a:	68fb      	ldr	r3, [r7, #12]
 8012e1c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8012e1e:	f043 0220 	orr.w	r2, r3, #32
 8012e22:	68fb      	ldr	r3, [r7, #12]
 8012e24:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8012e26:	2303      	movs	r3, #3
 8012e28:	e000      	b.n	8012e2c <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8012e2a:	2300      	movs	r3, #0
}
 8012e2c:	4618      	mov	r0, r3
 8012e2e:	3710      	adds	r7, #16
 8012e30:	46bd      	mov	sp, r7
 8012e32:	bd80      	pop	{r7, pc}

08012e34 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8012e34:	b580      	push	{r7, lr}
 8012e36:	b088      	sub	sp, #32
 8012e38:	af02      	add	r7, sp, #8
 8012e3a:	60f8      	str	r0, [r7, #12]
 8012e3c:	60b9      	str	r1, [r7, #8]
 8012e3e:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8012e40:	4b1b      	ldr	r3, [pc, #108]	; (8012eb0 <SPI_EndRxTxTransaction+0x7c>)
 8012e42:	681b      	ldr	r3, [r3, #0]
 8012e44:	4a1b      	ldr	r2, [pc, #108]	; (8012eb4 <SPI_EndRxTxTransaction+0x80>)
 8012e46:	fba2 2303 	umull	r2, r3, r2, r3
 8012e4a:	0d5b      	lsrs	r3, r3, #21
 8012e4c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8012e50:	fb02 f303 	mul.w	r3, r2, r3
 8012e54:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8012e56:	68fb      	ldr	r3, [r7, #12]
 8012e58:	685b      	ldr	r3, [r3, #4]
 8012e5a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8012e5e:	d112      	bne.n	8012e86 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8012e60:	687b      	ldr	r3, [r7, #4]
 8012e62:	9300      	str	r3, [sp, #0]
 8012e64:	68bb      	ldr	r3, [r7, #8]
 8012e66:	2200      	movs	r2, #0
 8012e68:	2180      	movs	r1, #128	; 0x80
 8012e6a:	68f8      	ldr	r0, [r7, #12]
 8012e6c:	f7ff ff13 	bl	8012c96 <SPI_WaitFlagStateUntilTimeout>
 8012e70:	4603      	mov	r3, r0
 8012e72:	2b00      	cmp	r3, #0
 8012e74:	d016      	beq.n	8012ea4 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8012e76:	68fb      	ldr	r3, [r7, #12]
 8012e78:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8012e7a:	f043 0220 	orr.w	r2, r3, #32
 8012e7e:	68fb      	ldr	r3, [r7, #12]
 8012e80:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8012e82:	2303      	movs	r3, #3
 8012e84:	e00f      	b.n	8012ea6 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8012e86:	697b      	ldr	r3, [r7, #20]
 8012e88:	2b00      	cmp	r3, #0
 8012e8a:	d00a      	beq.n	8012ea2 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8012e8c:	697b      	ldr	r3, [r7, #20]
 8012e8e:	3b01      	subs	r3, #1
 8012e90:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8012e92:	68fb      	ldr	r3, [r7, #12]
 8012e94:	681b      	ldr	r3, [r3, #0]
 8012e96:	689b      	ldr	r3, [r3, #8]
 8012e98:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8012e9c:	2b80      	cmp	r3, #128	; 0x80
 8012e9e:	d0f2      	beq.n	8012e86 <SPI_EndRxTxTransaction+0x52>
 8012ea0:	e000      	b.n	8012ea4 <SPI_EndRxTxTransaction+0x70>
        break;
 8012ea2:	bf00      	nop
  }

  return HAL_OK;
 8012ea4:	2300      	movs	r3, #0
}
 8012ea6:	4618      	mov	r0, r3
 8012ea8:	3718      	adds	r7, #24
 8012eaa:	46bd      	mov	sp, r7
 8012eac:	bd80      	pop	{r7, pc}
 8012eae:	bf00      	nop
 8012eb0:	2000001c 	.word	0x2000001c
 8012eb4:	165e9f81 	.word	0x165e9f81

08012eb8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8012eb8:	b580      	push	{r7, lr}
 8012eba:	b082      	sub	sp, #8
 8012ebc:	af00      	add	r7, sp, #0
 8012ebe:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8012ec0:	687b      	ldr	r3, [r7, #4]
 8012ec2:	2b00      	cmp	r3, #0
 8012ec4:	d101      	bne.n	8012eca <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8012ec6:	2301      	movs	r3, #1
 8012ec8:	e01d      	b.n	8012f06 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8012eca:	687b      	ldr	r3, [r7, #4]
 8012ecc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8012ed0:	b2db      	uxtb	r3, r3
 8012ed2:	2b00      	cmp	r3, #0
 8012ed4:	d106      	bne.n	8012ee4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8012ed6:	687b      	ldr	r3, [r7, #4]
 8012ed8:	2200      	movs	r2, #0
 8012eda:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8012ede:	6878      	ldr	r0, [r7, #4]
 8012ee0:	f7fb fa5a 	bl	800e398 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8012ee4:	687b      	ldr	r3, [r7, #4]
 8012ee6:	2202      	movs	r2, #2
 8012ee8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8012eec:	687b      	ldr	r3, [r7, #4]
 8012eee:	681a      	ldr	r2, [r3, #0]
 8012ef0:	687b      	ldr	r3, [r7, #4]
 8012ef2:	3304      	adds	r3, #4
 8012ef4:	4619      	mov	r1, r3
 8012ef6:	4610      	mov	r0, r2
 8012ef8:	f000 fe96 	bl	8013c28 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8012efc:	687b      	ldr	r3, [r7, #4]
 8012efe:	2201      	movs	r2, #1
 8012f00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8012f04:	2300      	movs	r3, #0
}
 8012f06:	4618      	mov	r0, r3
 8012f08:	3708      	adds	r7, #8
 8012f0a:	46bd      	mov	sp, r7
 8012f0c:	bd80      	pop	{r7, pc}

08012f0e <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8012f0e:	b480      	push	{r7}
 8012f10:	b085      	sub	sp, #20
 8012f12:	af00      	add	r7, sp, #0
 8012f14:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8012f16:	687b      	ldr	r3, [r7, #4]
 8012f18:	681b      	ldr	r3, [r3, #0]
 8012f1a:	68da      	ldr	r2, [r3, #12]
 8012f1c:	687b      	ldr	r3, [r7, #4]
 8012f1e:	681b      	ldr	r3, [r3, #0]
 8012f20:	f042 0201 	orr.w	r2, r2, #1
 8012f24:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8012f26:	687b      	ldr	r3, [r7, #4]
 8012f28:	681b      	ldr	r3, [r3, #0]
 8012f2a:	689b      	ldr	r3, [r3, #8]
 8012f2c:	f003 0307 	and.w	r3, r3, #7
 8012f30:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8012f32:	68fb      	ldr	r3, [r7, #12]
 8012f34:	2b06      	cmp	r3, #6
 8012f36:	d007      	beq.n	8012f48 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8012f38:	687b      	ldr	r3, [r7, #4]
 8012f3a:	681b      	ldr	r3, [r3, #0]
 8012f3c:	681a      	ldr	r2, [r3, #0]
 8012f3e:	687b      	ldr	r3, [r7, #4]
 8012f40:	681b      	ldr	r3, [r3, #0]
 8012f42:	f042 0201 	orr.w	r2, r2, #1
 8012f46:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8012f48:	2300      	movs	r3, #0
}
 8012f4a:	4618      	mov	r0, r3
 8012f4c:	3714      	adds	r7, #20
 8012f4e:	46bd      	mov	sp, r7
 8012f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012f54:	4770      	bx	lr

08012f56 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8012f56:	b480      	push	{r7}
 8012f58:	b083      	sub	sp, #12
 8012f5a:	af00      	add	r7, sp, #0
 8012f5c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8012f5e:	687b      	ldr	r3, [r7, #4]
 8012f60:	681b      	ldr	r3, [r3, #0]
 8012f62:	68da      	ldr	r2, [r3, #12]
 8012f64:	687b      	ldr	r3, [r7, #4]
 8012f66:	681b      	ldr	r3, [r3, #0]
 8012f68:	f022 0201 	bic.w	r2, r2, #1
 8012f6c:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8012f6e:	687b      	ldr	r3, [r7, #4]
 8012f70:	681b      	ldr	r3, [r3, #0]
 8012f72:	6a1a      	ldr	r2, [r3, #32]
 8012f74:	f241 1311 	movw	r3, #4369	; 0x1111
 8012f78:	4013      	ands	r3, r2
 8012f7a:	2b00      	cmp	r3, #0
 8012f7c:	d10f      	bne.n	8012f9e <HAL_TIM_Base_Stop_IT+0x48>
 8012f7e:	687b      	ldr	r3, [r7, #4]
 8012f80:	681b      	ldr	r3, [r3, #0]
 8012f82:	6a1a      	ldr	r2, [r3, #32]
 8012f84:	f240 4344 	movw	r3, #1092	; 0x444
 8012f88:	4013      	ands	r3, r2
 8012f8a:	2b00      	cmp	r3, #0
 8012f8c:	d107      	bne.n	8012f9e <HAL_TIM_Base_Stop_IT+0x48>
 8012f8e:	687b      	ldr	r3, [r7, #4]
 8012f90:	681b      	ldr	r3, [r3, #0]
 8012f92:	681a      	ldr	r2, [r3, #0]
 8012f94:	687b      	ldr	r3, [r7, #4]
 8012f96:	681b      	ldr	r3, [r3, #0]
 8012f98:	f022 0201 	bic.w	r2, r2, #1
 8012f9c:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8012f9e:	2300      	movs	r3, #0
}
 8012fa0:	4618      	mov	r0, r3
 8012fa2:	370c      	adds	r7, #12
 8012fa4:	46bd      	mov	sp, r7
 8012fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012faa:	4770      	bx	lr

08012fac <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8012fac:	b580      	push	{r7, lr}
 8012fae:	b082      	sub	sp, #8
 8012fb0:	af00      	add	r7, sp, #0
 8012fb2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8012fb4:	687b      	ldr	r3, [r7, #4]
 8012fb6:	2b00      	cmp	r3, #0
 8012fb8:	d101      	bne.n	8012fbe <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 8012fba:	2301      	movs	r3, #1
 8012fbc:	e01d      	b.n	8012ffa <HAL_TIM_OC_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8012fbe:	687b      	ldr	r3, [r7, #4]
 8012fc0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8012fc4:	b2db      	uxtb	r3, r3
 8012fc6:	2b00      	cmp	r3, #0
 8012fc8:	d106      	bne.n	8012fd8 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8012fca:	687b      	ldr	r3, [r7, #4]
 8012fcc:	2200      	movs	r2, #0
 8012fce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 8012fd2:	6878      	ldr	r0, [r7, #4]
 8012fd4:	f000 f815 	bl	8013002 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8012fd8:	687b      	ldr	r3, [r7, #4]
 8012fda:	2202      	movs	r2, #2
 8012fdc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8012fe0:	687b      	ldr	r3, [r7, #4]
 8012fe2:	681a      	ldr	r2, [r3, #0]
 8012fe4:	687b      	ldr	r3, [r7, #4]
 8012fe6:	3304      	adds	r3, #4
 8012fe8:	4619      	mov	r1, r3
 8012fea:	4610      	mov	r0, r2
 8012fec:	f000 fe1c 	bl	8013c28 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8012ff0:	687b      	ldr	r3, [r7, #4]
 8012ff2:	2201      	movs	r2, #1
 8012ff4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8012ff8:	2300      	movs	r3, #0
}
 8012ffa:	4618      	mov	r0, r3
 8012ffc:	3708      	adds	r7, #8
 8012ffe:	46bd      	mov	sp, r7
 8013000:	bd80      	pop	{r7, pc}

08013002 <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 8013002:	b480      	push	{r7}
 8013004:	b083      	sub	sp, #12
 8013006:	af00      	add	r7, sp, #0
 8013008:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 801300a:	bf00      	nop
 801300c:	370c      	adds	r7, #12
 801300e:	46bd      	mov	sp, r7
 8013010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013014:	4770      	bx	lr
	...

08013018 <HAL_TIM_OC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8013018:	b580      	push	{r7, lr}
 801301a:	b084      	sub	sp, #16
 801301c:	af00      	add	r7, sp, #0
 801301e:	6078      	str	r0, [r7, #4]
 8013020:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 8013022:	683b      	ldr	r3, [r7, #0]
 8013024:	2b0c      	cmp	r3, #12
 8013026:	d841      	bhi.n	80130ac <HAL_TIM_OC_Start_IT+0x94>
 8013028:	a201      	add	r2, pc, #4	; (adr r2, 8013030 <HAL_TIM_OC_Start_IT+0x18>)
 801302a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801302e:	bf00      	nop
 8013030:	08013065 	.word	0x08013065
 8013034:	080130ad 	.word	0x080130ad
 8013038:	080130ad 	.word	0x080130ad
 801303c:	080130ad 	.word	0x080130ad
 8013040:	08013077 	.word	0x08013077
 8013044:	080130ad 	.word	0x080130ad
 8013048:	080130ad 	.word	0x080130ad
 801304c:	080130ad 	.word	0x080130ad
 8013050:	08013089 	.word	0x08013089
 8013054:	080130ad 	.word	0x080130ad
 8013058:	080130ad 	.word	0x080130ad
 801305c:	080130ad 	.word	0x080130ad
 8013060:	0801309b 	.word	0x0801309b
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8013064:	687b      	ldr	r3, [r7, #4]
 8013066:	681b      	ldr	r3, [r3, #0]
 8013068:	68da      	ldr	r2, [r3, #12]
 801306a:	687b      	ldr	r3, [r7, #4]
 801306c:	681b      	ldr	r3, [r3, #0]
 801306e:	f042 0202 	orr.w	r2, r2, #2
 8013072:	60da      	str	r2, [r3, #12]
      break;
 8013074:	e01b      	b.n	80130ae <HAL_TIM_OC_Start_IT+0x96>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8013076:	687b      	ldr	r3, [r7, #4]
 8013078:	681b      	ldr	r3, [r3, #0]
 801307a:	68da      	ldr	r2, [r3, #12]
 801307c:	687b      	ldr	r3, [r7, #4]
 801307e:	681b      	ldr	r3, [r3, #0]
 8013080:	f042 0204 	orr.w	r2, r2, #4
 8013084:	60da      	str	r2, [r3, #12]
      break;
 8013086:	e012      	b.n	80130ae <HAL_TIM_OC_Start_IT+0x96>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8013088:	687b      	ldr	r3, [r7, #4]
 801308a:	681b      	ldr	r3, [r3, #0]
 801308c:	68da      	ldr	r2, [r3, #12]
 801308e:	687b      	ldr	r3, [r7, #4]
 8013090:	681b      	ldr	r3, [r3, #0]
 8013092:	f042 0208 	orr.w	r2, r2, #8
 8013096:	60da      	str	r2, [r3, #12]
      break;
 8013098:	e009      	b.n	80130ae <HAL_TIM_OC_Start_IT+0x96>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 801309a:	687b      	ldr	r3, [r7, #4]
 801309c:	681b      	ldr	r3, [r3, #0]
 801309e:	68da      	ldr	r2, [r3, #12]
 80130a0:	687b      	ldr	r3, [r7, #4]
 80130a2:	681b      	ldr	r3, [r3, #0]
 80130a4:	f042 0210 	orr.w	r2, r2, #16
 80130a8:	60da      	str	r2, [r3, #12]
      break;
 80130aa:	e000      	b.n	80130ae <HAL_TIM_OC_Start_IT+0x96>
    }

    default:
      break;
 80130ac:	bf00      	nop
  }

  /* Enable the Output compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80130ae:	687b      	ldr	r3, [r7, #4]
 80130b0:	681b      	ldr	r3, [r3, #0]
 80130b2:	2201      	movs	r2, #1
 80130b4:	6839      	ldr	r1, [r7, #0]
 80130b6:	4618      	mov	r0, r3
 80130b8:	f001 f8a0 	bl	80141fc <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80130bc:	687b      	ldr	r3, [r7, #4]
 80130be:	681b      	ldr	r3, [r3, #0]
 80130c0:	4a15      	ldr	r2, [pc, #84]	; (8013118 <HAL_TIM_OC_Start_IT+0x100>)
 80130c2:	4293      	cmp	r3, r2
 80130c4:	d004      	beq.n	80130d0 <HAL_TIM_OC_Start_IT+0xb8>
 80130c6:	687b      	ldr	r3, [r7, #4]
 80130c8:	681b      	ldr	r3, [r3, #0]
 80130ca:	4a14      	ldr	r2, [pc, #80]	; (801311c <HAL_TIM_OC_Start_IT+0x104>)
 80130cc:	4293      	cmp	r3, r2
 80130ce:	d101      	bne.n	80130d4 <HAL_TIM_OC_Start_IT+0xbc>
 80130d0:	2301      	movs	r3, #1
 80130d2:	e000      	b.n	80130d6 <HAL_TIM_OC_Start_IT+0xbe>
 80130d4:	2300      	movs	r3, #0
 80130d6:	2b00      	cmp	r3, #0
 80130d8:	d007      	beq.n	80130ea <HAL_TIM_OC_Start_IT+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80130da:	687b      	ldr	r3, [r7, #4]
 80130dc:	681b      	ldr	r3, [r3, #0]
 80130de:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80130e0:	687b      	ldr	r3, [r7, #4]
 80130e2:	681b      	ldr	r3, [r3, #0]
 80130e4:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80130e8:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80130ea:	687b      	ldr	r3, [r7, #4]
 80130ec:	681b      	ldr	r3, [r3, #0]
 80130ee:	689b      	ldr	r3, [r3, #8]
 80130f0:	f003 0307 	and.w	r3, r3, #7
 80130f4:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80130f6:	68fb      	ldr	r3, [r7, #12]
 80130f8:	2b06      	cmp	r3, #6
 80130fa:	d007      	beq.n	801310c <HAL_TIM_OC_Start_IT+0xf4>
  {
    __HAL_TIM_ENABLE(htim);
 80130fc:	687b      	ldr	r3, [r7, #4]
 80130fe:	681b      	ldr	r3, [r3, #0]
 8013100:	681a      	ldr	r2, [r3, #0]
 8013102:	687b      	ldr	r3, [r7, #4]
 8013104:	681b      	ldr	r3, [r3, #0]
 8013106:	f042 0201 	orr.w	r2, r2, #1
 801310a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 801310c:	2300      	movs	r3, #0
}
 801310e:	4618      	mov	r0, r3
 8013110:	3710      	adds	r7, #16
 8013112:	46bd      	mov	sp, r7
 8013114:	bd80      	pop	{r7, pc}
 8013116:	bf00      	nop
 8013118:	40010000 	.word	0x40010000
 801311c:	40010400 	.word	0x40010400

08013120 <HAL_TIM_OC_Stop_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8013120:	b580      	push	{r7, lr}
 8013122:	b082      	sub	sp, #8
 8013124:	af00      	add	r7, sp, #0
 8013126:	6078      	str	r0, [r7, #4]
 8013128:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 801312a:	683b      	ldr	r3, [r7, #0]
 801312c:	2b0c      	cmp	r3, #12
 801312e:	d841      	bhi.n	80131b4 <HAL_TIM_OC_Stop_IT+0x94>
 8013130:	a201      	add	r2, pc, #4	; (adr r2, 8013138 <HAL_TIM_OC_Stop_IT+0x18>)
 8013132:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013136:	bf00      	nop
 8013138:	0801316d 	.word	0x0801316d
 801313c:	080131b5 	.word	0x080131b5
 8013140:	080131b5 	.word	0x080131b5
 8013144:	080131b5 	.word	0x080131b5
 8013148:	0801317f 	.word	0x0801317f
 801314c:	080131b5 	.word	0x080131b5
 8013150:	080131b5 	.word	0x080131b5
 8013154:	080131b5 	.word	0x080131b5
 8013158:	08013191 	.word	0x08013191
 801315c:	080131b5 	.word	0x080131b5
 8013160:	080131b5 	.word	0x080131b5
 8013164:	080131b5 	.word	0x080131b5
 8013168:	080131a3 	.word	0x080131a3
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 801316c:	687b      	ldr	r3, [r7, #4]
 801316e:	681b      	ldr	r3, [r3, #0]
 8013170:	68da      	ldr	r2, [r3, #12]
 8013172:	687b      	ldr	r3, [r7, #4]
 8013174:	681b      	ldr	r3, [r3, #0]
 8013176:	f022 0202 	bic.w	r2, r2, #2
 801317a:	60da      	str	r2, [r3, #12]
      break;
 801317c:	e01b      	b.n	80131b6 <HAL_TIM_OC_Stop_IT+0x96>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 801317e:	687b      	ldr	r3, [r7, #4]
 8013180:	681b      	ldr	r3, [r3, #0]
 8013182:	68da      	ldr	r2, [r3, #12]
 8013184:	687b      	ldr	r3, [r7, #4]
 8013186:	681b      	ldr	r3, [r3, #0]
 8013188:	f022 0204 	bic.w	r2, r2, #4
 801318c:	60da      	str	r2, [r3, #12]
      break;
 801318e:	e012      	b.n	80131b6 <HAL_TIM_OC_Stop_IT+0x96>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 8013190:	687b      	ldr	r3, [r7, #4]
 8013192:	681b      	ldr	r3, [r3, #0]
 8013194:	68da      	ldr	r2, [r3, #12]
 8013196:	687b      	ldr	r3, [r7, #4]
 8013198:	681b      	ldr	r3, [r3, #0]
 801319a:	f022 0208 	bic.w	r2, r2, #8
 801319e:	60da      	str	r2, [r3, #12]
      break;
 80131a0:	e009      	b.n	80131b6 <HAL_TIM_OC_Stop_IT+0x96>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 80131a2:	687b      	ldr	r3, [r7, #4]
 80131a4:	681b      	ldr	r3, [r3, #0]
 80131a6:	68da      	ldr	r2, [r3, #12]
 80131a8:	687b      	ldr	r3, [r7, #4]
 80131aa:	681b      	ldr	r3, [r3, #0]
 80131ac:	f022 0210 	bic.w	r2, r2, #16
 80131b0:	60da      	str	r2, [r3, #12]
      break;
 80131b2:	e000      	b.n	80131b6 <HAL_TIM_OC_Stop_IT+0x96>
    }

    default:
      break;
 80131b4:	bf00      	nop
  }

  /* Disable the Output compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 80131b6:	687b      	ldr	r3, [r7, #4]
 80131b8:	681b      	ldr	r3, [r3, #0]
 80131ba:	2200      	movs	r2, #0
 80131bc:	6839      	ldr	r1, [r7, #0]
 80131be:	4618      	mov	r0, r3
 80131c0:	f001 f81c 	bl	80141fc <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80131c4:	687b      	ldr	r3, [r7, #4]
 80131c6:	681b      	ldr	r3, [r3, #0]
 80131c8:	4a20      	ldr	r2, [pc, #128]	; (801324c <HAL_TIM_OC_Stop_IT+0x12c>)
 80131ca:	4293      	cmp	r3, r2
 80131cc:	d004      	beq.n	80131d8 <HAL_TIM_OC_Stop_IT+0xb8>
 80131ce:	687b      	ldr	r3, [r7, #4]
 80131d0:	681b      	ldr	r3, [r3, #0]
 80131d2:	4a1f      	ldr	r2, [pc, #124]	; (8013250 <HAL_TIM_OC_Stop_IT+0x130>)
 80131d4:	4293      	cmp	r3, r2
 80131d6:	d101      	bne.n	80131dc <HAL_TIM_OC_Stop_IT+0xbc>
 80131d8:	2301      	movs	r3, #1
 80131da:	e000      	b.n	80131de <HAL_TIM_OC_Stop_IT+0xbe>
 80131dc:	2300      	movs	r3, #0
 80131de:	2b00      	cmp	r3, #0
 80131e0:	d017      	beq.n	8013212 <HAL_TIM_OC_Stop_IT+0xf2>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 80131e2:	687b      	ldr	r3, [r7, #4]
 80131e4:	681b      	ldr	r3, [r3, #0]
 80131e6:	6a1a      	ldr	r2, [r3, #32]
 80131e8:	f241 1311 	movw	r3, #4369	; 0x1111
 80131ec:	4013      	ands	r3, r2
 80131ee:	2b00      	cmp	r3, #0
 80131f0:	d10f      	bne.n	8013212 <HAL_TIM_OC_Stop_IT+0xf2>
 80131f2:	687b      	ldr	r3, [r7, #4]
 80131f4:	681b      	ldr	r3, [r3, #0]
 80131f6:	6a1a      	ldr	r2, [r3, #32]
 80131f8:	f240 4344 	movw	r3, #1092	; 0x444
 80131fc:	4013      	ands	r3, r2
 80131fe:	2b00      	cmp	r3, #0
 8013200:	d107      	bne.n	8013212 <HAL_TIM_OC_Stop_IT+0xf2>
 8013202:	687b      	ldr	r3, [r7, #4]
 8013204:	681b      	ldr	r3, [r3, #0]
 8013206:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8013208:	687b      	ldr	r3, [r7, #4]
 801320a:	681b      	ldr	r3, [r3, #0]
 801320c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8013210:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8013212:	687b      	ldr	r3, [r7, #4]
 8013214:	681b      	ldr	r3, [r3, #0]
 8013216:	6a1a      	ldr	r2, [r3, #32]
 8013218:	f241 1311 	movw	r3, #4369	; 0x1111
 801321c:	4013      	ands	r3, r2
 801321e:	2b00      	cmp	r3, #0
 8013220:	d10f      	bne.n	8013242 <HAL_TIM_OC_Stop_IT+0x122>
 8013222:	687b      	ldr	r3, [r7, #4]
 8013224:	681b      	ldr	r3, [r3, #0]
 8013226:	6a1a      	ldr	r2, [r3, #32]
 8013228:	f240 4344 	movw	r3, #1092	; 0x444
 801322c:	4013      	ands	r3, r2
 801322e:	2b00      	cmp	r3, #0
 8013230:	d107      	bne.n	8013242 <HAL_TIM_OC_Stop_IT+0x122>
 8013232:	687b      	ldr	r3, [r7, #4]
 8013234:	681b      	ldr	r3, [r3, #0]
 8013236:	681a      	ldr	r2, [r3, #0]
 8013238:	687b      	ldr	r3, [r7, #4]
 801323a:	681b      	ldr	r3, [r3, #0]
 801323c:	f022 0201 	bic.w	r2, r2, #1
 8013240:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8013242:	2300      	movs	r3, #0
}
 8013244:	4618      	mov	r0, r3
 8013246:	3708      	adds	r7, #8
 8013248:	46bd      	mov	sp, r7
 801324a:	bd80      	pop	{r7, pc}
 801324c:	40010000 	.word	0x40010000
 8013250:	40010400 	.word	0x40010400

08013254 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8013254:	b580      	push	{r7, lr}
 8013256:	b082      	sub	sp, #8
 8013258:	af00      	add	r7, sp, #0
 801325a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 801325c:	687b      	ldr	r3, [r7, #4]
 801325e:	2b00      	cmp	r3, #0
 8013260:	d101      	bne.n	8013266 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8013262:	2301      	movs	r3, #1
 8013264:	e01d      	b.n	80132a2 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8013266:	687b      	ldr	r3, [r7, #4]
 8013268:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 801326c:	b2db      	uxtb	r3, r3
 801326e:	2b00      	cmp	r3, #0
 8013270:	d106      	bne.n	8013280 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8013272:	687b      	ldr	r3, [r7, #4]
 8013274:	2200      	movs	r2, #0
 8013276:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 801327a:	6878      	ldr	r0, [r7, #4]
 801327c:	f000 f815 	bl	80132aa <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8013280:	687b      	ldr	r3, [r7, #4]
 8013282:	2202      	movs	r2, #2
 8013284:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8013288:	687b      	ldr	r3, [r7, #4]
 801328a:	681a      	ldr	r2, [r3, #0]
 801328c:	687b      	ldr	r3, [r7, #4]
 801328e:	3304      	adds	r3, #4
 8013290:	4619      	mov	r1, r3
 8013292:	4610      	mov	r0, r2
 8013294:	f000 fcc8 	bl	8013c28 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8013298:	687b      	ldr	r3, [r7, #4]
 801329a:	2201      	movs	r2, #1
 801329c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80132a0:	2300      	movs	r3, #0
}
 80132a2:	4618      	mov	r0, r3
 80132a4:	3708      	adds	r7, #8
 80132a6:	46bd      	mov	sp, r7
 80132a8:	bd80      	pop	{r7, pc}

080132aa <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80132aa:	b480      	push	{r7}
 80132ac:	b083      	sub	sp, #12
 80132ae:	af00      	add	r7, sp, #0
 80132b0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80132b2:	bf00      	nop
 80132b4:	370c      	adds	r7, #12
 80132b6:	46bd      	mov	sp, r7
 80132b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80132bc:	4770      	bx	lr
	...

080132c0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80132c0:	b580      	push	{r7, lr}
 80132c2:	b084      	sub	sp, #16
 80132c4:	af00      	add	r7, sp, #0
 80132c6:	6078      	str	r0, [r7, #4]
 80132c8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80132ca:	687b      	ldr	r3, [r7, #4]
 80132cc:	681b      	ldr	r3, [r3, #0]
 80132ce:	2201      	movs	r2, #1
 80132d0:	6839      	ldr	r1, [r7, #0]
 80132d2:	4618      	mov	r0, r3
 80132d4:	f000 ff92 	bl	80141fc <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80132d8:	687b      	ldr	r3, [r7, #4]
 80132da:	681b      	ldr	r3, [r3, #0]
 80132dc:	4a15      	ldr	r2, [pc, #84]	; (8013334 <HAL_TIM_PWM_Start+0x74>)
 80132de:	4293      	cmp	r3, r2
 80132e0:	d004      	beq.n	80132ec <HAL_TIM_PWM_Start+0x2c>
 80132e2:	687b      	ldr	r3, [r7, #4]
 80132e4:	681b      	ldr	r3, [r3, #0]
 80132e6:	4a14      	ldr	r2, [pc, #80]	; (8013338 <HAL_TIM_PWM_Start+0x78>)
 80132e8:	4293      	cmp	r3, r2
 80132ea:	d101      	bne.n	80132f0 <HAL_TIM_PWM_Start+0x30>
 80132ec:	2301      	movs	r3, #1
 80132ee:	e000      	b.n	80132f2 <HAL_TIM_PWM_Start+0x32>
 80132f0:	2300      	movs	r3, #0
 80132f2:	2b00      	cmp	r3, #0
 80132f4:	d007      	beq.n	8013306 <HAL_TIM_PWM_Start+0x46>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80132f6:	687b      	ldr	r3, [r7, #4]
 80132f8:	681b      	ldr	r3, [r3, #0]
 80132fa:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80132fc:	687b      	ldr	r3, [r7, #4]
 80132fe:	681b      	ldr	r3, [r3, #0]
 8013300:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8013304:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8013306:	687b      	ldr	r3, [r7, #4]
 8013308:	681b      	ldr	r3, [r3, #0]
 801330a:	689b      	ldr	r3, [r3, #8]
 801330c:	f003 0307 	and.w	r3, r3, #7
 8013310:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8013312:	68fb      	ldr	r3, [r7, #12]
 8013314:	2b06      	cmp	r3, #6
 8013316:	d007      	beq.n	8013328 <HAL_TIM_PWM_Start+0x68>
  {
    __HAL_TIM_ENABLE(htim);
 8013318:	687b      	ldr	r3, [r7, #4]
 801331a:	681b      	ldr	r3, [r3, #0]
 801331c:	681a      	ldr	r2, [r3, #0]
 801331e:	687b      	ldr	r3, [r7, #4]
 8013320:	681b      	ldr	r3, [r3, #0]
 8013322:	f042 0201 	orr.w	r2, r2, #1
 8013326:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8013328:	2300      	movs	r3, #0
}
 801332a:	4618      	mov	r0, r3
 801332c:	3710      	adds	r7, #16
 801332e:	46bd      	mov	sp, r7
 8013330:	bd80      	pop	{r7, pc}
 8013332:	bf00      	nop
 8013334:	40010000 	.word	0x40010000
 8013338:	40010400 	.word	0x40010400

0801333c <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 801333c:	b580      	push	{r7, lr}
 801333e:	b082      	sub	sp, #8
 8013340:	af00      	add	r7, sp, #0
 8013342:	6078      	str	r0, [r7, #4]
 8013344:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8013346:	687b      	ldr	r3, [r7, #4]
 8013348:	681b      	ldr	r3, [r3, #0]
 801334a:	2200      	movs	r2, #0
 801334c:	6839      	ldr	r1, [r7, #0]
 801334e:	4618      	mov	r0, r3
 8013350:	f000 ff54 	bl	80141fc <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8013354:	687b      	ldr	r3, [r7, #4]
 8013356:	681b      	ldr	r3, [r3, #0]
 8013358:	4a22      	ldr	r2, [pc, #136]	; (80133e4 <HAL_TIM_PWM_Stop+0xa8>)
 801335a:	4293      	cmp	r3, r2
 801335c:	d004      	beq.n	8013368 <HAL_TIM_PWM_Stop+0x2c>
 801335e:	687b      	ldr	r3, [r7, #4]
 8013360:	681b      	ldr	r3, [r3, #0]
 8013362:	4a21      	ldr	r2, [pc, #132]	; (80133e8 <HAL_TIM_PWM_Stop+0xac>)
 8013364:	4293      	cmp	r3, r2
 8013366:	d101      	bne.n	801336c <HAL_TIM_PWM_Stop+0x30>
 8013368:	2301      	movs	r3, #1
 801336a:	e000      	b.n	801336e <HAL_TIM_PWM_Stop+0x32>
 801336c:	2300      	movs	r3, #0
 801336e:	2b00      	cmp	r3, #0
 8013370:	d017      	beq.n	80133a2 <HAL_TIM_PWM_Stop+0x66>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8013372:	687b      	ldr	r3, [r7, #4]
 8013374:	681b      	ldr	r3, [r3, #0]
 8013376:	6a1a      	ldr	r2, [r3, #32]
 8013378:	f241 1311 	movw	r3, #4369	; 0x1111
 801337c:	4013      	ands	r3, r2
 801337e:	2b00      	cmp	r3, #0
 8013380:	d10f      	bne.n	80133a2 <HAL_TIM_PWM_Stop+0x66>
 8013382:	687b      	ldr	r3, [r7, #4]
 8013384:	681b      	ldr	r3, [r3, #0]
 8013386:	6a1a      	ldr	r2, [r3, #32]
 8013388:	f240 4344 	movw	r3, #1092	; 0x444
 801338c:	4013      	ands	r3, r2
 801338e:	2b00      	cmp	r3, #0
 8013390:	d107      	bne.n	80133a2 <HAL_TIM_PWM_Stop+0x66>
 8013392:	687b      	ldr	r3, [r7, #4]
 8013394:	681b      	ldr	r3, [r3, #0]
 8013396:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8013398:	687b      	ldr	r3, [r7, #4]
 801339a:	681b      	ldr	r3, [r3, #0]
 801339c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80133a0:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80133a2:	687b      	ldr	r3, [r7, #4]
 80133a4:	681b      	ldr	r3, [r3, #0]
 80133a6:	6a1a      	ldr	r2, [r3, #32]
 80133a8:	f241 1311 	movw	r3, #4369	; 0x1111
 80133ac:	4013      	ands	r3, r2
 80133ae:	2b00      	cmp	r3, #0
 80133b0:	d10f      	bne.n	80133d2 <HAL_TIM_PWM_Stop+0x96>
 80133b2:	687b      	ldr	r3, [r7, #4]
 80133b4:	681b      	ldr	r3, [r3, #0]
 80133b6:	6a1a      	ldr	r2, [r3, #32]
 80133b8:	f240 4344 	movw	r3, #1092	; 0x444
 80133bc:	4013      	ands	r3, r2
 80133be:	2b00      	cmp	r3, #0
 80133c0:	d107      	bne.n	80133d2 <HAL_TIM_PWM_Stop+0x96>
 80133c2:	687b      	ldr	r3, [r7, #4]
 80133c4:	681b      	ldr	r3, [r3, #0]
 80133c6:	681a      	ldr	r2, [r3, #0]
 80133c8:	687b      	ldr	r3, [r7, #4]
 80133ca:	681b      	ldr	r3, [r3, #0]
 80133cc:	f022 0201 	bic.w	r2, r2, #1
 80133d0:	601a      	str	r2, [r3, #0]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80133d2:	687b      	ldr	r3, [r7, #4]
 80133d4:	2201      	movs	r2, #1
 80133d6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 80133da:	2300      	movs	r3, #0
}
 80133dc:	4618      	mov	r0, r3
 80133de:	3708      	adds	r7, #8
 80133e0:	46bd      	mov	sp, r7
 80133e2:	bd80      	pop	{r7, pc}
 80133e4:	40010000 	.word	0x40010000
 80133e8:	40010400 	.word	0x40010400

080133ec <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 80133ec:	b580      	push	{r7, lr}
 80133ee:	b086      	sub	sp, #24
 80133f0:	af00      	add	r7, sp, #0
 80133f2:	6078      	str	r0, [r7, #4]
 80133f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 80133f6:	687b      	ldr	r3, [r7, #4]
 80133f8:	2b00      	cmp	r3, #0
 80133fa:	d101      	bne.n	8013400 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 80133fc:	2301      	movs	r3, #1
 80133fe:	e083      	b.n	8013508 <HAL_TIM_Encoder_Init+0x11c>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8013400:	687b      	ldr	r3, [r7, #4]
 8013402:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8013406:	b2db      	uxtb	r3, r3
 8013408:	2b00      	cmp	r3, #0
 801340a:	d106      	bne.n	801341a <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 801340c:	687b      	ldr	r3, [r7, #4]
 801340e:	2200      	movs	r2, #0
 8013410:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8013414:	6878      	ldr	r0, [r7, #4]
 8013416:	f7fb f82f 	bl	800e478 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 801341a:	687b      	ldr	r3, [r7, #4]
 801341c:	2202      	movs	r2, #2
 801341e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8013422:	687b      	ldr	r3, [r7, #4]
 8013424:	681b      	ldr	r3, [r3, #0]
 8013426:	689b      	ldr	r3, [r3, #8]
 8013428:	687a      	ldr	r2, [r7, #4]
 801342a:	6812      	ldr	r2, [r2, #0]
 801342c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8013430:	f023 0307 	bic.w	r3, r3, #7
 8013434:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8013436:	687b      	ldr	r3, [r7, #4]
 8013438:	681a      	ldr	r2, [r3, #0]
 801343a:	687b      	ldr	r3, [r7, #4]
 801343c:	3304      	adds	r3, #4
 801343e:	4619      	mov	r1, r3
 8013440:	4610      	mov	r0, r2
 8013442:	f000 fbf1 	bl	8013c28 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8013446:	687b      	ldr	r3, [r7, #4]
 8013448:	681b      	ldr	r3, [r3, #0]
 801344a:	689b      	ldr	r3, [r3, #8]
 801344c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 801344e:	687b      	ldr	r3, [r7, #4]
 8013450:	681b      	ldr	r3, [r3, #0]
 8013452:	699b      	ldr	r3, [r3, #24]
 8013454:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8013456:	687b      	ldr	r3, [r7, #4]
 8013458:	681b      	ldr	r3, [r3, #0]
 801345a:	6a1b      	ldr	r3, [r3, #32]
 801345c:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 801345e:	683b      	ldr	r3, [r7, #0]
 8013460:	681b      	ldr	r3, [r3, #0]
 8013462:	697a      	ldr	r2, [r7, #20]
 8013464:	4313      	orrs	r3, r2
 8013466:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8013468:	693b      	ldr	r3, [r7, #16]
 801346a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 801346e:	f023 0303 	bic.w	r3, r3, #3
 8013472:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8013474:	683b      	ldr	r3, [r7, #0]
 8013476:	689a      	ldr	r2, [r3, #8]
 8013478:	683b      	ldr	r3, [r7, #0]
 801347a:	699b      	ldr	r3, [r3, #24]
 801347c:	021b      	lsls	r3, r3, #8
 801347e:	4313      	orrs	r3, r2
 8013480:	693a      	ldr	r2, [r7, #16]
 8013482:	4313      	orrs	r3, r2
 8013484:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8013486:	693b      	ldr	r3, [r7, #16]
 8013488:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 801348c:	f023 030c 	bic.w	r3, r3, #12
 8013490:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8013492:	693b      	ldr	r3, [r7, #16]
 8013494:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8013498:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 801349c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 801349e:	683b      	ldr	r3, [r7, #0]
 80134a0:	68da      	ldr	r2, [r3, #12]
 80134a2:	683b      	ldr	r3, [r7, #0]
 80134a4:	69db      	ldr	r3, [r3, #28]
 80134a6:	021b      	lsls	r3, r3, #8
 80134a8:	4313      	orrs	r3, r2
 80134aa:	693a      	ldr	r2, [r7, #16]
 80134ac:	4313      	orrs	r3, r2
 80134ae:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 80134b0:	683b      	ldr	r3, [r7, #0]
 80134b2:	691b      	ldr	r3, [r3, #16]
 80134b4:	011a      	lsls	r2, r3, #4
 80134b6:	683b      	ldr	r3, [r7, #0]
 80134b8:	6a1b      	ldr	r3, [r3, #32]
 80134ba:	031b      	lsls	r3, r3, #12
 80134bc:	4313      	orrs	r3, r2
 80134be:	693a      	ldr	r2, [r7, #16]
 80134c0:	4313      	orrs	r3, r2
 80134c2:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 80134c4:	68fb      	ldr	r3, [r7, #12]
 80134c6:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 80134ca:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 80134cc:	68fb      	ldr	r3, [r7, #12]
 80134ce:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 80134d2:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80134d4:	683b      	ldr	r3, [r7, #0]
 80134d6:	685a      	ldr	r2, [r3, #4]
 80134d8:	683b      	ldr	r3, [r7, #0]
 80134da:	695b      	ldr	r3, [r3, #20]
 80134dc:	011b      	lsls	r3, r3, #4
 80134de:	4313      	orrs	r3, r2
 80134e0:	68fa      	ldr	r2, [r7, #12]
 80134e2:	4313      	orrs	r3, r2
 80134e4:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80134e6:	687b      	ldr	r3, [r7, #4]
 80134e8:	681b      	ldr	r3, [r3, #0]
 80134ea:	697a      	ldr	r2, [r7, #20]
 80134ec:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 80134ee:	687b      	ldr	r3, [r7, #4]
 80134f0:	681b      	ldr	r3, [r3, #0]
 80134f2:	693a      	ldr	r2, [r7, #16]
 80134f4:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 80134f6:	687b      	ldr	r3, [r7, #4]
 80134f8:	681b      	ldr	r3, [r3, #0]
 80134fa:	68fa      	ldr	r2, [r7, #12]
 80134fc:	621a      	str	r2, [r3, #32]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80134fe:	687b      	ldr	r3, [r7, #4]
 8013500:	2201      	movs	r2, #1
 8013502:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8013506:	2300      	movs	r3, #0
}
 8013508:	4618      	mov	r0, r3
 801350a:	3718      	adds	r7, #24
 801350c:	46bd      	mov	sp, r7
 801350e:	bd80      	pop	{r7, pc}

08013510 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8013510:	b580      	push	{r7, lr}
 8013512:	b082      	sub	sp, #8
 8013514:	af00      	add	r7, sp, #0
 8013516:	6078      	str	r0, [r7, #4]
 8013518:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

  /* Enable the encoder interface channels */
  switch (Channel)
 801351a:	683b      	ldr	r3, [r7, #0]
 801351c:	2b00      	cmp	r3, #0
 801351e:	d002      	beq.n	8013526 <HAL_TIM_Encoder_Start+0x16>
 8013520:	2b04      	cmp	r3, #4
 8013522:	d008      	beq.n	8013536 <HAL_TIM_Encoder_Start+0x26>
 8013524:	e00f      	b.n	8013546 <HAL_TIM_Encoder_Start+0x36>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8013526:	687b      	ldr	r3, [r7, #4]
 8013528:	681b      	ldr	r3, [r3, #0]
 801352a:	2201      	movs	r2, #1
 801352c:	2100      	movs	r1, #0
 801352e:	4618      	mov	r0, r3
 8013530:	f000 fe64 	bl	80141fc <TIM_CCxChannelCmd>
      break;
 8013534:	e016      	b.n	8013564 <HAL_TIM_Encoder_Start+0x54>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8013536:	687b      	ldr	r3, [r7, #4]
 8013538:	681b      	ldr	r3, [r3, #0]
 801353a:	2201      	movs	r2, #1
 801353c:	2104      	movs	r1, #4
 801353e:	4618      	mov	r0, r3
 8013540:	f000 fe5c 	bl	80141fc <TIM_CCxChannelCmd>
      break;
 8013544:	e00e      	b.n	8013564 <HAL_TIM_Encoder_Start+0x54>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8013546:	687b      	ldr	r3, [r7, #4]
 8013548:	681b      	ldr	r3, [r3, #0]
 801354a:	2201      	movs	r2, #1
 801354c:	2100      	movs	r1, #0
 801354e:	4618      	mov	r0, r3
 8013550:	f000 fe54 	bl	80141fc <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8013554:	687b      	ldr	r3, [r7, #4]
 8013556:	681b      	ldr	r3, [r3, #0]
 8013558:	2201      	movs	r2, #1
 801355a:	2104      	movs	r1, #4
 801355c:	4618      	mov	r0, r3
 801355e:	f000 fe4d 	bl	80141fc <TIM_CCxChannelCmd>
      break;
 8013562:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8013564:	687b      	ldr	r3, [r7, #4]
 8013566:	681b      	ldr	r3, [r3, #0]
 8013568:	681a      	ldr	r2, [r3, #0]
 801356a:	687b      	ldr	r3, [r7, #4]
 801356c:	681b      	ldr	r3, [r3, #0]
 801356e:	f042 0201 	orr.w	r2, r2, #1
 8013572:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8013574:	2300      	movs	r3, #0
}
 8013576:	4618      	mov	r0, r3
 8013578:	3708      	adds	r7, #8
 801357a:	46bd      	mov	sp, r7
 801357c:	bd80      	pop	{r7, pc}

0801357e <HAL_TIM_Encoder_Stop>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 801357e:	b580      	push	{r7, lr}
 8013580:	b082      	sub	sp, #8
 8013582:	af00      	add	r7, sp, #0
 8013584:	6078      	str	r0, [r7, #4]
 8013586:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

  /* Disable the Input Capture channels 1 and 2
    (in the EncoderInterface the two possible channels that can be used are TIM_CHANNEL_1 and TIM_CHANNEL_2) */
  switch (Channel)
 8013588:	683b      	ldr	r3, [r7, #0]
 801358a:	2b00      	cmp	r3, #0
 801358c:	d002      	beq.n	8013594 <HAL_TIM_Encoder_Stop+0x16>
 801358e:	2b04      	cmp	r3, #4
 8013590:	d008      	beq.n	80135a4 <HAL_TIM_Encoder_Stop+0x26>
 8013592:	e00f      	b.n	80135b4 <HAL_TIM_Encoder_Stop+0x36>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
 8013594:	687b      	ldr	r3, [r7, #4]
 8013596:	681b      	ldr	r3, [r3, #0]
 8013598:	2200      	movs	r2, #0
 801359a:	2100      	movs	r1, #0
 801359c:	4618      	mov	r0, r3
 801359e:	f000 fe2d 	bl	80141fc <TIM_CCxChannelCmd>
      break;
 80135a2:	e016      	b.n	80135d2 <HAL_TIM_Encoder_Stop+0x54>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);
 80135a4:	687b      	ldr	r3, [r7, #4]
 80135a6:	681b      	ldr	r3, [r3, #0]
 80135a8:	2200      	movs	r2, #0
 80135aa:	2104      	movs	r1, #4
 80135ac:	4618      	mov	r0, r3
 80135ae:	f000 fe25 	bl	80141fc <TIM_CCxChannelCmd>
      break;
 80135b2:	e00e      	b.n	80135d2 <HAL_TIM_Encoder_Stop+0x54>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
 80135b4:	687b      	ldr	r3, [r7, #4]
 80135b6:	681b      	ldr	r3, [r3, #0]
 80135b8:	2200      	movs	r2, #0
 80135ba:	2100      	movs	r1, #0
 80135bc:	4618      	mov	r0, r3
 80135be:	f000 fe1d 	bl	80141fc <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);
 80135c2:	687b      	ldr	r3, [r7, #4]
 80135c4:	681b      	ldr	r3, [r3, #0]
 80135c6:	2200      	movs	r2, #0
 80135c8:	2104      	movs	r1, #4
 80135ca:	4618      	mov	r0, r3
 80135cc:	f000 fe16 	bl	80141fc <TIM_CCxChannelCmd>
      break;
 80135d0:	bf00      	nop
    }
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80135d2:	687b      	ldr	r3, [r7, #4]
 80135d4:	681b      	ldr	r3, [r3, #0]
 80135d6:	6a1a      	ldr	r2, [r3, #32]
 80135d8:	f241 1311 	movw	r3, #4369	; 0x1111
 80135dc:	4013      	ands	r3, r2
 80135de:	2b00      	cmp	r3, #0
 80135e0:	d10f      	bne.n	8013602 <HAL_TIM_Encoder_Stop+0x84>
 80135e2:	687b      	ldr	r3, [r7, #4]
 80135e4:	681b      	ldr	r3, [r3, #0]
 80135e6:	6a1a      	ldr	r2, [r3, #32]
 80135e8:	f240 4344 	movw	r3, #1092	; 0x444
 80135ec:	4013      	ands	r3, r2
 80135ee:	2b00      	cmp	r3, #0
 80135f0:	d107      	bne.n	8013602 <HAL_TIM_Encoder_Stop+0x84>
 80135f2:	687b      	ldr	r3, [r7, #4]
 80135f4:	681b      	ldr	r3, [r3, #0]
 80135f6:	681a      	ldr	r2, [r3, #0]
 80135f8:	687b      	ldr	r3, [r7, #4]
 80135fa:	681b      	ldr	r3, [r3, #0]
 80135fc:	f022 0201 	bic.w	r2, r2, #1
 8013600:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8013602:	2300      	movs	r3, #0
}
 8013604:	4618      	mov	r0, r3
 8013606:	3708      	adds	r7, #8
 8013608:	46bd      	mov	sp, r7
 801360a:	bd80      	pop	{r7, pc}

0801360c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 801360c:	b580      	push	{r7, lr}
 801360e:	b082      	sub	sp, #8
 8013610:	af00      	add	r7, sp, #0
 8013612:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8013614:	687b      	ldr	r3, [r7, #4]
 8013616:	681b      	ldr	r3, [r3, #0]
 8013618:	691b      	ldr	r3, [r3, #16]
 801361a:	f003 0302 	and.w	r3, r3, #2
 801361e:	2b02      	cmp	r3, #2
 8013620:	d122      	bne.n	8013668 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8013622:	687b      	ldr	r3, [r7, #4]
 8013624:	681b      	ldr	r3, [r3, #0]
 8013626:	68db      	ldr	r3, [r3, #12]
 8013628:	f003 0302 	and.w	r3, r3, #2
 801362c:	2b02      	cmp	r3, #2
 801362e:	d11b      	bne.n	8013668 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8013630:	687b      	ldr	r3, [r7, #4]
 8013632:	681b      	ldr	r3, [r3, #0]
 8013634:	f06f 0202 	mvn.w	r2, #2
 8013638:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 801363a:	687b      	ldr	r3, [r7, #4]
 801363c:	2201      	movs	r2, #1
 801363e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8013640:	687b      	ldr	r3, [r7, #4]
 8013642:	681b      	ldr	r3, [r3, #0]
 8013644:	699b      	ldr	r3, [r3, #24]
 8013646:	f003 0303 	and.w	r3, r3, #3
 801364a:	2b00      	cmp	r3, #0
 801364c:	d003      	beq.n	8013656 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 801364e:	6878      	ldr	r0, [r7, #4]
 8013650:	f000 facb 	bl	8013bea <HAL_TIM_IC_CaptureCallback>
 8013654:	e005      	b.n	8013662 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8013656:	6878      	ldr	r0, [r7, #4]
 8013658:	f000 fabd 	bl	8013bd6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 801365c:	6878      	ldr	r0, [r7, #4]
 801365e:	f000 face 	bl	8013bfe <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8013662:	687b      	ldr	r3, [r7, #4]
 8013664:	2200      	movs	r2, #0
 8013666:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8013668:	687b      	ldr	r3, [r7, #4]
 801366a:	681b      	ldr	r3, [r3, #0]
 801366c:	691b      	ldr	r3, [r3, #16]
 801366e:	f003 0304 	and.w	r3, r3, #4
 8013672:	2b04      	cmp	r3, #4
 8013674:	d122      	bne.n	80136bc <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8013676:	687b      	ldr	r3, [r7, #4]
 8013678:	681b      	ldr	r3, [r3, #0]
 801367a:	68db      	ldr	r3, [r3, #12]
 801367c:	f003 0304 	and.w	r3, r3, #4
 8013680:	2b04      	cmp	r3, #4
 8013682:	d11b      	bne.n	80136bc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8013684:	687b      	ldr	r3, [r7, #4]
 8013686:	681b      	ldr	r3, [r3, #0]
 8013688:	f06f 0204 	mvn.w	r2, #4
 801368c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 801368e:	687b      	ldr	r3, [r7, #4]
 8013690:	2202      	movs	r2, #2
 8013692:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8013694:	687b      	ldr	r3, [r7, #4]
 8013696:	681b      	ldr	r3, [r3, #0]
 8013698:	699b      	ldr	r3, [r3, #24]
 801369a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 801369e:	2b00      	cmp	r3, #0
 80136a0:	d003      	beq.n	80136aa <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80136a2:	6878      	ldr	r0, [r7, #4]
 80136a4:	f000 faa1 	bl	8013bea <HAL_TIM_IC_CaptureCallback>
 80136a8:	e005      	b.n	80136b6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80136aa:	6878      	ldr	r0, [r7, #4]
 80136ac:	f000 fa93 	bl	8013bd6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80136b0:	6878      	ldr	r0, [r7, #4]
 80136b2:	f000 faa4 	bl	8013bfe <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80136b6:	687b      	ldr	r3, [r7, #4]
 80136b8:	2200      	movs	r2, #0
 80136ba:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80136bc:	687b      	ldr	r3, [r7, #4]
 80136be:	681b      	ldr	r3, [r3, #0]
 80136c0:	691b      	ldr	r3, [r3, #16]
 80136c2:	f003 0308 	and.w	r3, r3, #8
 80136c6:	2b08      	cmp	r3, #8
 80136c8:	d122      	bne.n	8013710 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80136ca:	687b      	ldr	r3, [r7, #4]
 80136cc:	681b      	ldr	r3, [r3, #0]
 80136ce:	68db      	ldr	r3, [r3, #12]
 80136d0:	f003 0308 	and.w	r3, r3, #8
 80136d4:	2b08      	cmp	r3, #8
 80136d6:	d11b      	bne.n	8013710 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80136d8:	687b      	ldr	r3, [r7, #4]
 80136da:	681b      	ldr	r3, [r3, #0]
 80136dc:	f06f 0208 	mvn.w	r2, #8
 80136e0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80136e2:	687b      	ldr	r3, [r7, #4]
 80136e4:	2204      	movs	r2, #4
 80136e6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80136e8:	687b      	ldr	r3, [r7, #4]
 80136ea:	681b      	ldr	r3, [r3, #0]
 80136ec:	69db      	ldr	r3, [r3, #28]
 80136ee:	f003 0303 	and.w	r3, r3, #3
 80136f2:	2b00      	cmp	r3, #0
 80136f4:	d003      	beq.n	80136fe <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80136f6:	6878      	ldr	r0, [r7, #4]
 80136f8:	f000 fa77 	bl	8013bea <HAL_TIM_IC_CaptureCallback>
 80136fc:	e005      	b.n	801370a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80136fe:	6878      	ldr	r0, [r7, #4]
 8013700:	f000 fa69 	bl	8013bd6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8013704:	6878      	ldr	r0, [r7, #4]
 8013706:	f000 fa7a 	bl	8013bfe <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 801370a:	687b      	ldr	r3, [r7, #4]
 801370c:	2200      	movs	r2, #0
 801370e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8013710:	687b      	ldr	r3, [r7, #4]
 8013712:	681b      	ldr	r3, [r3, #0]
 8013714:	691b      	ldr	r3, [r3, #16]
 8013716:	f003 0310 	and.w	r3, r3, #16
 801371a:	2b10      	cmp	r3, #16
 801371c:	d122      	bne.n	8013764 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 801371e:	687b      	ldr	r3, [r7, #4]
 8013720:	681b      	ldr	r3, [r3, #0]
 8013722:	68db      	ldr	r3, [r3, #12]
 8013724:	f003 0310 	and.w	r3, r3, #16
 8013728:	2b10      	cmp	r3, #16
 801372a:	d11b      	bne.n	8013764 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 801372c:	687b      	ldr	r3, [r7, #4]
 801372e:	681b      	ldr	r3, [r3, #0]
 8013730:	f06f 0210 	mvn.w	r2, #16
 8013734:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8013736:	687b      	ldr	r3, [r7, #4]
 8013738:	2208      	movs	r2, #8
 801373a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 801373c:	687b      	ldr	r3, [r7, #4]
 801373e:	681b      	ldr	r3, [r3, #0]
 8013740:	69db      	ldr	r3, [r3, #28]
 8013742:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8013746:	2b00      	cmp	r3, #0
 8013748:	d003      	beq.n	8013752 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 801374a:	6878      	ldr	r0, [r7, #4]
 801374c:	f000 fa4d 	bl	8013bea <HAL_TIM_IC_CaptureCallback>
 8013750:	e005      	b.n	801375e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8013752:	6878      	ldr	r0, [r7, #4]
 8013754:	f000 fa3f 	bl	8013bd6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8013758:	6878      	ldr	r0, [r7, #4]
 801375a:	f000 fa50 	bl	8013bfe <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 801375e:	687b      	ldr	r3, [r7, #4]
 8013760:	2200      	movs	r2, #0
 8013762:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8013764:	687b      	ldr	r3, [r7, #4]
 8013766:	681b      	ldr	r3, [r3, #0]
 8013768:	691b      	ldr	r3, [r3, #16]
 801376a:	f003 0301 	and.w	r3, r3, #1
 801376e:	2b01      	cmp	r3, #1
 8013770:	d10e      	bne.n	8013790 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8013772:	687b      	ldr	r3, [r7, #4]
 8013774:	681b      	ldr	r3, [r3, #0]
 8013776:	68db      	ldr	r3, [r3, #12]
 8013778:	f003 0301 	and.w	r3, r3, #1
 801377c:	2b01      	cmp	r3, #1
 801377e:	d107      	bne.n	8013790 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8013780:	687b      	ldr	r3, [r7, #4]
 8013782:	681b      	ldr	r3, [r3, #0]
 8013784:	f06f 0201 	mvn.w	r2, #1
 8013788:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 801378a:	6878      	ldr	r0, [r7, #4]
 801378c:	f7f7 fd32 	bl	800b1f4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8013790:	687b      	ldr	r3, [r7, #4]
 8013792:	681b      	ldr	r3, [r3, #0]
 8013794:	691b      	ldr	r3, [r3, #16]
 8013796:	f003 0380 	and.w	r3, r3, #128	; 0x80
 801379a:	2b80      	cmp	r3, #128	; 0x80
 801379c:	d10e      	bne.n	80137bc <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 801379e:	687b      	ldr	r3, [r7, #4]
 80137a0:	681b      	ldr	r3, [r3, #0]
 80137a2:	68db      	ldr	r3, [r3, #12]
 80137a4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80137a8:	2b80      	cmp	r3, #128	; 0x80
 80137aa:	d107      	bne.n	80137bc <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80137ac:	687b      	ldr	r3, [r7, #4]
 80137ae:	681b      	ldr	r3, [r3, #0]
 80137b0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80137b4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80137b6:	6878      	ldr	r0, [r7, #4]
 80137b8:	f000 fee8 	bl	801458c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80137bc:	687b      	ldr	r3, [r7, #4]
 80137be:	681b      	ldr	r3, [r3, #0]
 80137c0:	691b      	ldr	r3, [r3, #16]
 80137c2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80137c6:	2b40      	cmp	r3, #64	; 0x40
 80137c8:	d10e      	bne.n	80137e8 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80137ca:	687b      	ldr	r3, [r7, #4]
 80137cc:	681b      	ldr	r3, [r3, #0]
 80137ce:	68db      	ldr	r3, [r3, #12]
 80137d0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80137d4:	2b40      	cmp	r3, #64	; 0x40
 80137d6:	d107      	bne.n	80137e8 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80137d8:	687b      	ldr	r3, [r7, #4]
 80137da:	681b      	ldr	r3, [r3, #0]
 80137dc:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80137e0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80137e2:	6878      	ldr	r0, [r7, #4]
 80137e4:	f000 fa15 	bl	8013c12 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80137e8:	687b      	ldr	r3, [r7, #4]
 80137ea:	681b      	ldr	r3, [r3, #0]
 80137ec:	691b      	ldr	r3, [r3, #16]
 80137ee:	f003 0320 	and.w	r3, r3, #32
 80137f2:	2b20      	cmp	r3, #32
 80137f4:	d10e      	bne.n	8013814 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80137f6:	687b      	ldr	r3, [r7, #4]
 80137f8:	681b      	ldr	r3, [r3, #0]
 80137fa:	68db      	ldr	r3, [r3, #12]
 80137fc:	f003 0320 	and.w	r3, r3, #32
 8013800:	2b20      	cmp	r3, #32
 8013802:	d107      	bne.n	8013814 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8013804:	687b      	ldr	r3, [r7, #4]
 8013806:	681b      	ldr	r3, [r3, #0]
 8013808:	f06f 0220 	mvn.w	r2, #32
 801380c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 801380e:	6878      	ldr	r0, [r7, #4]
 8013810:	f000 feb2 	bl	8014578 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8013814:	bf00      	nop
 8013816:	3708      	adds	r7, #8
 8013818:	46bd      	mov	sp, r7
 801381a:	bd80      	pop	{r7, pc}

0801381c <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 801381c:	b580      	push	{r7, lr}
 801381e:	b084      	sub	sp, #16
 8013820:	af00      	add	r7, sp, #0
 8013822:	60f8      	str	r0, [r7, #12]
 8013824:	60b9      	str	r1, [r7, #8]
 8013826:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8013828:	68fb      	ldr	r3, [r7, #12]
 801382a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 801382e:	2b01      	cmp	r3, #1
 8013830:	d101      	bne.n	8013836 <HAL_TIM_OC_ConfigChannel+0x1a>
 8013832:	2302      	movs	r3, #2
 8013834:	e04e      	b.n	80138d4 <HAL_TIM_OC_ConfigChannel+0xb8>
 8013836:	68fb      	ldr	r3, [r7, #12]
 8013838:	2201      	movs	r2, #1
 801383a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 801383e:	68fb      	ldr	r3, [r7, #12]
 8013840:	2202      	movs	r2, #2
 8013842:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 8013846:	687b      	ldr	r3, [r7, #4]
 8013848:	2b0c      	cmp	r3, #12
 801384a:	d839      	bhi.n	80138c0 <HAL_TIM_OC_ConfigChannel+0xa4>
 801384c:	a201      	add	r2, pc, #4	; (adr r2, 8013854 <HAL_TIM_OC_ConfigChannel+0x38>)
 801384e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013852:	bf00      	nop
 8013854:	08013889 	.word	0x08013889
 8013858:	080138c1 	.word	0x080138c1
 801385c:	080138c1 	.word	0x080138c1
 8013860:	080138c1 	.word	0x080138c1
 8013864:	08013897 	.word	0x08013897
 8013868:	080138c1 	.word	0x080138c1
 801386c:	080138c1 	.word	0x080138c1
 8013870:	080138c1 	.word	0x080138c1
 8013874:	080138a5 	.word	0x080138a5
 8013878:	080138c1 	.word	0x080138c1
 801387c:	080138c1 	.word	0x080138c1
 8013880:	080138c1 	.word	0x080138c1
 8013884:	080138b3 	.word	0x080138b3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8013888:	68fb      	ldr	r3, [r7, #12]
 801388a:	681b      	ldr	r3, [r3, #0]
 801388c:	68b9      	ldr	r1, [r7, #8]
 801388e:	4618      	mov	r0, r3
 8013890:	f000 fa6a 	bl	8013d68 <TIM_OC1_SetConfig>
      break;
 8013894:	e015      	b.n	80138c2 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8013896:	68fb      	ldr	r3, [r7, #12]
 8013898:	681b      	ldr	r3, [r3, #0]
 801389a:	68b9      	ldr	r1, [r7, #8]
 801389c:	4618      	mov	r0, r3
 801389e:	f000 fad3 	bl	8013e48 <TIM_OC2_SetConfig>
      break;
 80138a2:	e00e      	b.n	80138c2 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80138a4:	68fb      	ldr	r3, [r7, #12]
 80138a6:	681b      	ldr	r3, [r3, #0]
 80138a8:	68b9      	ldr	r1, [r7, #8]
 80138aa:	4618      	mov	r0, r3
 80138ac:	f000 fb42 	bl	8013f34 <TIM_OC3_SetConfig>
      break;
 80138b0:	e007      	b.n	80138c2 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80138b2:	68fb      	ldr	r3, [r7, #12]
 80138b4:	681b      	ldr	r3, [r3, #0]
 80138b6:	68b9      	ldr	r1, [r7, #8]
 80138b8:	4618      	mov	r0, r3
 80138ba:	f000 fbaf 	bl	801401c <TIM_OC4_SetConfig>
      break;
 80138be:	e000      	b.n	80138c2 <HAL_TIM_OC_ConfigChannel+0xa6>
    }

    default:
      break;
 80138c0:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 80138c2:	68fb      	ldr	r3, [r7, #12]
 80138c4:	2201      	movs	r2, #1
 80138c6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80138ca:	68fb      	ldr	r3, [r7, #12]
 80138cc:	2200      	movs	r2, #0
 80138ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80138d2:	2300      	movs	r3, #0
}
 80138d4:	4618      	mov	r0, r3
 80138d6:	3710      	adds	r7, #16
 80138d8:	46bd      	mov	sp, r7
 80138da:	bd80      	pop	{r7, pc}

080138dc <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80138dc:	b580      	push	{r7, lr}
 80138de:	b084      	sub	sp, #16
 80138e0:	af00      	add	r7, sp, #0
 80138e2:	60f8      	str	r0, [r7, #12]
 80138e4:	60b9      	str	r1, [r7, #8]
 80138e6:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80138e8:	68fb      	ldr	r3, [r7, #12]
 80138ea:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80138ee:	2b01      	cmp	r3, #1
 80138f0:	d101      	bne.n	80138f6 <HAL_TIM_PWM_ConfigChannel+0x1a>
 80138f2:	2302      	movs	r3, #2
 80138f4:	e0b4      	b.n	8013a60 <HAL_TIM_PWM_ConfigChannel+0x184>
 80138f6:	68fb      	ldr	r3, [r7, #12]
 80138f8:	2201      	movs	r2, #1
 80138fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80138fe:	68fb      	ldr	r3, [r7, #12]
 8013900:	2202      	movs	r2, #2
 8013902:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 8013906:	687b      	ldr	r3, [r7, #4]
 8013908:	2b0c      	cmp	r3, #12
 801390a:	f200 809f 	bhi.w	8013a4c <HAL_TIM_PWM_ConfigChannel+0x170>
 801390e:	a201      	add	r2, pc, #4	; (adr r2, 8013914 <HAL_TIM_PWM_ConfigChannel+0x38>)
 8013910:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013914:	08013949 	.word	0x08013949
 8013918:	08013a4d 	.word	0x08013a4d
 801391c:	08013a4d 	.word	0x08013a4d
 8013920:	08013a4d 	.word	0x08013a4d
 8013924:	08013989 	.word	0x08013989
 8013928:	08013a4d 	.word	0x08013a4d
 801392c:	08013a4d 	.word	0x08013a4d
 8013930:	08013a4d 	.word	0x08013a4d
 8013934:	080139cb 	.word	0x080139cb
 8013938:	08013a4d 	.word	0x08013a4d
 801393c:	08013a4d 	.word	0x08013a4d
 8013940:	08013a4d 	.word	0x08013a4d
 8013944:	08013a0b 	.word	0x08013a0b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8013948:	68fb      	ldr	r3, [r7, #12]
 801394a:	681b      	ldr	r3, [r3, #0]
 801394c:	68b9      	ldr	r1, [r7, #8]
 801394e:	4618      	mov	r0, r3
 8013950:	f000 fa0a 	bl	8013d68 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8013954:	68fb      	ldr	r3, [r7, #12]
 8013956:	681b      	ldr	r3, [r3, #0]
 8013958:	699a      	ldr	r2, [r3, #24]
 801395a:	68fb      	ldr	r3, [r7, #12]
 801395c:	681b      	ldr	r3, [r3, #0]
 801395e:	f042 0208 	orr.w	r2, r2, #8
 8013962:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8013964:	68fb      	ldr	r3, [r7, #12]
 8013966:	681b      	ldr	r3, [r3, #0]
 8013968:	699a      	ldr	r2, [r3, #24]
 801396a:	68fb      	ldr	r3, [r7, #12]
 801396c:	681b      	ldr	r3, [r3, #0]
 801396e:	f022 0204 	bic.w	r2, r2, #4
 8013972:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8013974:	68fb      	ldr	r3, [r7, #12]
 8013976:	681b      	ldr	r3, [r3, #0]
 8013978:	6999      	ldr	r1, [r3, #24]
 801397a:	68bb      	ldr	r3, [r7, #8]
 801397c:	691a      	ldr	r2, [r3, #16]
 801397e:	68fb      	ldr	r3, [r7, #12]
 8013980:	681b      	ldr	r3, [r3, #0]
 8013982:	430a      	orrs	r2, r1
 8013984:	619a      	str	r2, [r3, #24]
      break;
 8013986:	e062      	b.n	8013a4e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8013988:	68fb      	ldr	r3, [r7, #12]
 801398a:	681b      	ldr	r3, [r3, #0]
 801398c:	68b9      	ldr	r1, [r7, #8]
 801398e:	4618      	mov	r0, r3
 8013990:	f000 fa5a 	bl	8013e48 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8013994:	68fb      	ldr	r3, [r7, #12]
 8013996:	681b      	ldr	r3, [r3, #0]
 8013998:	699a      	ldr	r2, [r3, #24]
 801399a:	68fb      	ldr	r3, [r7, #12]
 801399c:	681b      	ldr	r3, [r3, #0]
 801399e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80139a2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80139a4:	68fb      	ldr	r3, [r7, #12]
 80139a6:	681b      	ldr	r3, [r3, #0]
 80139a8:	699a      	ldr	r2, [r3, #24]
 80139aa:	68fb      	ldr	r3, [r7, #12]
 80139ac:	681b      	ldr	r3, [r3, #0]
 80139ae:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80139b2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80139b4:	68fb      	ldr	r3, [r7, #12]
 80139b6:	681b      	ldr	r3, [r3, #0]
 80139b8:	6999      	ldr	r1, [r3, #24]
 80139ba:	68bb      	ldr	r3, [r7, #8]
 80139bc:	691b      	ldr	r3, [r3, #16]
 80139be:	021a      	lsls	r2, r3, #8
 80139c0:	68fb      	ldr	r3, [r7, #12]
 80139c2:	681b      	ldr	r3, [r3, #0]
 80139c4:	430a      	orrs	r2, r1
 80139c6:	619a      	str	r2, [r3, #24]
      break;
 80139c8:	e041      	b.n	8013a4e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80139ca:	68fb      	ldr	r3, [r7, #12]
 80139cc:	681b      	ldr	r3, [r3, #0]
 80139ce:	68b9      	ldr	r1, [r7, #8]
 80139d0:	4618      	mov	r0, r3
 80139d2:	f000 faaf 	bl	8013f34 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80139d6:	68fb      	ldr	r3, [r7, #12]
 80139d8:	681b      	ldr	r3, [r3, #0]
 80139da:	69da      	ldr	r2, [r3, #28]
 80139dc:	68fb      	ldr	r3, [r7, #12]
 80139de:	681b      	ldr	r3, [r3, #0]
 80139e0:	f042 0208 	orr.w	r2, r2, #8
 80139e4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80139e6:	68fb      	ldr	r3, [r7, #12]
 80139e8:	681b      	ldr	r3, [r3, #0]
 80139ea:	69da      	ldr	r2, [r3, #28]
 80139ec:	68fb      	ldr	r3, [r7, #12]
 80139ee:	681b      	ldr	r3, [r3, #0]
 80139f0:	f022 0204 	bic.w	r2, r2, #4
 80139f4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80139f6:	68fb      	ldr	r3, [r7, #12]
 80139f8:	681b      	ldr	r3, [r3, #0]
 80139fa:	69d9      	ldr	r1, [r3, #28]
 80139fc:	68bb      	ldr	r3, [r7, #8]
 80139fe:	691a      	ldr	r2, [r3, #16]
 8013a00:	68fb      	ldr	r3, [r7, #12]
 8013a02:	681b      	ldr	r3, [r3, #0]
 8013a04:	430a      	orrs	r2, r1
 8013a06:	61da      	str	r2, [r3, #28]
      break;
 8013a08:	e021      	b.n	8013a4e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8013a0a:	68fb      	ldr	r3, [r7, #12]
 8013a0c:	681b      	ldr	r3, [r3, #0]
 8013a0e:	68b9      	ldr	r1, [r7, #8]
 8013a10:	4618      	mov	r0, r3
 8013a12:	f000 fb03 	bl	801401c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8013a16:	68fb      	ldr	r3, [r7, #12]
 8013a18:	681b      	ldr	r3, [r3, #0]
 8013a1a:	69da      	ldr	r2, [r3, #28]
 8013a1c:	68fb      	ldr	r3, [r7, #12]
 8013a1e:	681b      	ldr	r3, [r3, #0]
 8013a20:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8013a24:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8013a26:	68fb      	ldr	r3, [r7, #12]
 8013a28:	681b      	ldr	r3, [r3, #0]
 8013a2a:	69da      	ldr	r2, [r3, #28]
 8013a2c:	68fb      	ldr	r3, [r7, #12]
 8013a2e:	681b      	ldr	r3, [r3, #0]
 8013a30:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8013a34:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8013a36:	68fb      	ldr	r3, [r7, #12]
 8013a38:	681b      	ldr	r3, [r3, #0]
 8013a3a:	69d9      	ldr	r1, [r3, #28]
 8013a3c:	68bb      	ldr	r3, [r7, #8]
 8013a3e:	691b      	ldr	r3, [r3, #16]
 8013a40:	021a      	lsls	r2, r3, #8
 8013a42:	68fb      	ldr	r3, [r7, #12]
 8013a44:	681b      	ldr	r3, [r3, #0]
 8013a46:	430a      	orrs	r2, r1
 8013a48:	61da      	str	r2, [r3, #28]
      break;
 8013a4a:	e000      	b.n	8013a4e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 8013a4c:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 8013a4e:	68fb      	ldr	r3, [r7, #12]
 8013a50:	2201      	movs	r2, #1
 8013a52:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8013a56:	68fb      	ldr	r3, [r7, #12]
 8013a58:	2200      	movs	r2, #0
 8013a5a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8013a5e:	2300      	movs	r3, #0
}
 8013a60:	4618      	mov	r0, r3
 8013a62:	3710      	adds	r7, #16
 8013a64:	46bd      	mov	sp, r7
 8013a66:	bd80      	pop	{r7, pc}

08013a68 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8013a68:	b580      	push	{r7, lr}
 8013a6a:	b084      	sub	sp, #16
 8013a6c:	af00      	add	r7, sp, #0
 8013a6e:	6078      	str	r0, [r7, #4]
 8013a70:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8013a72:	687b      	ldr	r3, [r7, #4]
 8013a74:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8013a78:	2b01      	cmp	r3, #1
 8013a7a:	d101      	bne.n	8013a80 <HAL_TIM_ConfigClockSource+0x18>
 8013a7c:	2302      	movs	r3, #2
 8013a7e:	e0a6      	b.n	8013bce <HAL_TIM_ConfigClockSource+0x166>
 8013a80:	687b      	ldr	r3, [r7, #4]
 8013a82:	2201      	movs	r2, #1
 8013a84:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8013a88:	687b      	ldr	r3, [r7, #4]
 8013a8a:	2202      	movs	r2, #2
 8013a8c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8013a90:	687b      	ldr	r3, [r7, #4]
 8013a92:	681b      	ldr	r3, [r3, #0]
 8013a94:	689b      	ldr	r3, [r3, #8]
 8013a96:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8013a98:	68fb      	ldr	r3, [r7, #12]
 8013a9a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8013a9e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8013aa0:	68fb      	ldr	r3, [r7, #12]
 8013aa2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8013aa6:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8013aa8:	687b      	ldr	r3, [r7, #4]
 8013aaa:	681b      	ldr	r3, [r3, #0]
 8013aac:	68fa      	ldr	r2, [r7, #12]
 8013aae:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8013ab0:	683b      	ldr	r3, [r7, #0]
 8013ab2:	681b      	ldr	r3, [r3, #0]
 8013ab4:	2b40      	cmp	r3, #64	; 0x40
 8013ab6:	d067      	beq.n	8013b88 <HAL_TIM_ConfigClockSource+0x120>
 8013ab8:	2b40      	cmp	r3, #64	; 0x40
 8013aba:	d80b      	bhi.n	8013ad4 <HAL_TIM_ConfigClockSource+0x6c>
 8013abc:	2b10      	cmp	r3, #16
 8013abe:	d073      	beq.n	8013ba8 <HAL_TIM_ConfigClockSource+0x140>
 8013ac0:	2b10      	cmp	r3, #16
 8013ac2:	d802      	bhi.n	8013aca <HAL_TIM_ConfigClockSource+0x62>
 8013ac4:	2b00      	cmp	r3, #0
 8013ac6:	d06f      	beq.n	8013ba8 <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8013ac8:	e078      	b.n	8013bbc <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8013aca:	2b20      	cmp	r3, #32
 8013acc:	d06c      	beq.n	8013ba8 <HAL_TIM_ConfigClockSource+0x140>
 8013ace:	2b30      	cmp	r3, #48	; 0x30
 8013ad0:	d06a      	beq.n	8013ba8 <HAL_TIM_ConfigClockSource+0x140>
      break;
 8013ad2:	e073      	b.n	8013bbc <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8013ad4:	2b70      	cmp	r3, #112	; 0x70
 8013ad6:	d00d      	beq.n	8013af4 <HAL_TIM_ConfigClockSource+0x8c>
 8013ad8:	2b70      	cmp	r3, #112	; 0x70
 8013ada:	d804      	bhi.n	8013ae6 <HAL_TIM_ConfigClockSource+0x7e>
 8013adc:	2b50      	cmp	r3, #80	; 0x50
 8013ade:	d033      	beq.n	8013b48 <HAL_TIM_ConfigClockSource+0xe0>
 8013ae0:	2b60      	cmp	r3, #96	; 0x60
 8013ae2:	d041      	beq.n	8013b68 <HAL_TIM_ConfigClockSource+0x100>
      break;
 8013ae4:	e06a      	b.n	8013bbc <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8013ae6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8013aea:	d066      	beq.n	8013bba <HAL_TIM_ConfigClockSource+0x152>
 8013aec:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8013af0:	d017      	beq.n	8013b22 <HAL_TIM_ConfigClockSource+0xba>
      break;
 8013af2:	e063      	b.n	8013bbc <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8013af4:	687b      	ldr	r3, [r7, #4]
 8013af6:	6818      	ldr	r0, [r3, #0]
 8013af8:	683b      	ldr	r3, [r7, #0]
 8013afa:	6899      	ldr	r1, [r3, #8]
 8013afc:	683b      	ldr	r3, [r7, #0]
 8013afe:	685a      	ldr	r2, [r3, #4]
 8013b00:	683b      	ldr	r3, [r7, #0]
 8013b02:	68db      	ldr	r3, [r3, #12]
 8013b04:	f000 fb5a 	bl	80141bc <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8013b08:	687b      	ldr	r3, [r7, #4]
 8013b0a:	681b      	ldr	r3, [r3, #0]
 8013b0c:	689b      	ldr	r3, [r3, #8]
 8013b0e:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8013b10:	68fb      	ldr	r3, [r7, #12]
 8013b12:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8013b16:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8013b18:	687b      	ldr	r3, [r7, #4]
 8013b1a:	681b      	ldr	r3, [r3, #0]
 8013b1c:	68fa      	ldr	r2, [r7, #12]
 8013b1e:	609a      	str	r2, [r3, #8]
      break;
 8013b20:	e04c      	b.n	8013bbc <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8013b22:	687b      	ldr	r3, [r7, #4]
 8013b24:	6818      	ldr	r0, [r3, #0]
 8013b26:	683b      	ldr	r3, [r7, #0]
 8013b28:	6899      	ldr	r1, [r3, #8]
 8013b2a:	683b      	ldr	r3, [r7, #0]
 8013b2c:	685a      	ldr	r2, [r3, #4]
 8013b2e:	683b      	ldr	r3, [r7, #0]
 8013b30:	68db      	ldr	r3, [r3, #12]
 8013b32:	f000 fb43 	bl	80141bc <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8013b36:	687b      	ldr	r3, [r7, #4]
 8013b38:	681b      	ldr	r3, [r3, #0]
 8013b3a:	689a      	ldr	r2, [r3, #8]
 8013b3c:	687b      	ldr	r3, [r7, #4]
 8013b3e:	681b      	ldr	r3, [r3, #0]
 8013b40:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8013b44:	609a      	str	r2, [r3, #8]
      break;
 8013b46:	e039      	b.n	8013bbc <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8013b48:	687b      	ldr	r3, [r7, #4]
 8013b4a:	6818      	ldr	r0, [r3, #0]
 8013b4c:	683b      	ldr	r3, [r7, #0]
 8013b4e:	6859      	ldr	r1, [r3, #4]
 8013b50:	683b      	ldr	r3, [r7, #0]
 8013b52:	68db      	ldr	r3, [r3, #12]
 8013b54:	461a      	mov	r2, r3
 8013b56:	f000 fab7 	bl	80140c8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8013b5a:	687b      	ldr	r3, [r7, #4]
 8013b5c:	681b      	ldr	r3, [r3, #0]
 8013b5e:	2150      	movs	r1, #80	; 0x50
 8013b60:	4618      	mov	r0, r3
 8013b62:	f000 fb10 	bl	8014186 <TIM_ITRx_SetConfig>
      break;
 8013b66:	e029      	b.n	8013bbc <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8013b68:	687b      	ldr	r3, [r7, #4]
 8013b6a:	6818      	ldr	r0, [r3, #0]
 8013b6c:	683b      	ldr	r3, [r7, #0]
 8013b6e:	6859      	ldr	r1, [r3, #4]
 8013b70:	683b      	ldr	r3, [r7, #0]
 8013b72:	68db      	ldr	r3, [r3, #12]
 8013b74:	461a      	mov	r2, r3
 8013b76:	f000 fad6 	bl	8014126 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8013b7a:	687b      	ldr	r3, [r7, #4]
 8013b7c:	681b      	ldr	r3, [r3, #0]
 8013b7e:	2160      	movs	r1, #96	; 0x60
 8013b80:	4618      	mov	r0, r3
 8013b82:	f000 fb00 	bl	8014186 <TIM_ITRx_SetConfig>
      break;
 8013b86:	e019      	b.n	8013bbc <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8013b88:	687b      	ldr	r3, [r7, #4]
 8013b8a:	6818      	ldr	r0, [r3, #0]
 8013b8c:	683b      	ldr	r3, [r7, #0]
 8013b8e:	6859      	ldr	r1, [r3, #4]
 8013b90:	683b      	ldr	r3, [r7, #0]
 8013b92:	68db      	ldr	r3, [r3, #12]
 8013b94:	461a      	mov	r2, r3
 8013b96:	f000 fa97 	bl	80140c8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8013b9a:	687b      	ldr	r3, [r7, #4]
 8013b9c:	681b      	ldr	r3, [r3, #0]
 8013b9e:	2140      	movs	r1, #64	; 0x40
 8013ba0:	4618      	mov	r0, r3
 8013ba2:	f000 faf0 	bl	8014186 <TIM_ITRx_SetConfig>
      break;
 8013ba6:	e009      	b.n	8013bbc <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8013ba8:	687b      	ldr	r3, [r7, #4]
 8013baa:	681a      	ldr	r2, [r3, #0]
 8013bac:	683b      	ldr	r3, [r7, #0]
 8013bae:	681b      	ldr	r3, [r3, #0]
 8013bb0:	4619      	mov	r1, r3
 8013bb2:	4610      	mov	r0, r2
 8013bb4:	f000 fae7 	bl	8014186 <TIM_ITRx_SetConfig>
      break;
 8013bb8:	e000      	b.n	8013bbc <HAL_TIM_ConfigClockSource+0x154>
      break;
 8013bba:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8013bbc:	687b      	ldr	r3, [r7, #4]
 8013bbe:	2201      	movs	r2, #1
 8013bc0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8013bc4:	687b      	ldr	r3, [r7, #4]
 8013bc6:	2200      	movs	r2, #0
 8013bc8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8013bcc:	2300      	movs	r3, #0
}
 8013bce:	4618      	mov	r0, r3
 8013bd0:	3710      	adds	r7, #16
 8013bd2:	46bd      	mov	sp, r7
 8013bd4:	bd80      	pop	{r7, pc}

08013bd6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8013bd6:	b480      	push	{r7}
 8013bd8:	b083      	sub	sp, #12
 8013bda:	af00      	add	r7, sp, #0
 8013bdc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8013bde:	bf00      	nop
 8013be0:	370c      	adds	r7, #12
 8013be2:	46bd      	mov	sp, r7
 8013be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013be8:	4770      	bx	lr

08013bea <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8013bea:	b480      	push	{r7}
 8013bec:	b083      	sub	sp, #12
 8013bee:	af00      	add	r7, sp, #0
 8013bf0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8013bf2:	bf00      	nop
 8013bf4:	370c      	adds	r7, #12
 8013bf6:	46bd      	mov	sp, r7
 8013bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013bfc:	4770      	bx	lr

08013bfe <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8013bfe:	b480      	push	{r7}
 8013c00:	b083      	sub	sp, #12
 8013c02:	af00      	add	r7, sp, #0
 8013c04:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8013c06:	bf00      	nop
 8013c08:	370c      	adds	r7, #12
 8013c0a:	46bd      	mov	sp, r7
 8013c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013c10:	4770      	bx	lr

08013c12 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8013c12:	b480      	push	{r7}
 8013c14:	b083      	sub	sp, #12
 8013c16:	af00      	add	r7, sp, #0
 8013c18:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8013c1a:	bf00      	nop
 8013c1c:	370c      	adds	r7, #12
 8013c1e:	46bd      	mov	sp, r7
 8013c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013c24:	4770      	bx	lr
	...

08013c28 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8013c28:	b480      	push	{r7}
 8013c2a:	b085      	sub	sp, #20
 8013c2c:	af00      	add	r7, sp, #0
 8013c2e:	6078      	str	r0, [r7, #4]
 8013c30:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8013c32:	687b      	ldr	r3, [r7, #4]
 8013c34:	681b      	ldr	r3, [r3, #0]
 8013c36:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8013c38:	687b      	ldr	r3, [r7, #4]
 8013c3a:	4a40      	ldr	r2, [pc, #256]	; (8013d3c <TIM_Base_SetConfig+0x114>)
 8013c3c:	4293      	cmp	r3, r2
 8013c3e:	d013      	beq.n	8013c68 <TIM_Base_SetConfig+0x40>
 8013c40:	687b      	ldr	r3, [r7, #4]
 8013c42:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8013c46:	d00f      	beq.n	8013c68 <TIM_Base_SetConfig+0x40>
 8013c48:	687b      	ldr	r3, [r7, #4]
 8013c4a:	4a3d      	ldr	r2, [pc, #244]	; (8013d40 <TIM_Base_SetConfig+0x118>)
 8013c4c:	4293      	cmp	r3, r2
 8013c4e:	d00b      	beq.n	8013c68 <TIM_Base_SetConfig+0x40>
 8013c50:	687b      	ldr	r3, [r7, #4]
 8013c52:	4a3c      	ldr	r2, [pc, #240]	; (8013d44 <TIM_Base_SetConfig+0x11c>)
 8013c54:	4293      	cmp	r3, r2
 8013c56:	d007      	beq.n	8013c68 <TIM_Base_SetConfig+0x40>
 8013c58:	687b      	ldr	r3, [r7, #4]
 8013c5a:	4a3b      	ldr	r2, [pc, #236]	; (8013d48 <TIM_Base_SetConfig+0x120>)
 8013c5c:	4293      	cmp	r3, r2
 8013c5e:	d003      	beq.n	8013c68 <TIM_Base_SetConfig+0x40>
 8013c60:	687b      	ldr	r3, [r7, #4]
 8013c62:	4a3a      	ldr	r2, [pc, #232]	; (8013d4c <TIM_Base_SetConfig+0x124>)
 8013c64:	4293      	cmp	r3, r2
 8013c66:	d108      	bne.n	8013c7a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8013c68:	68fb      	ldr	r3, [r7, #12]
 8013c6a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8013c6e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8013c70:	683b      	ldr	r3, [r7, #0]
 8013c72:	685b      	ldr	r3, [r3, #4]
 8013c74:	68fa      	ldr	r2, [r7, #12]
 8013c76:	4313      	orrs	r3, r2
 8013c78:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8013c7a:	687b      	ldr	r3, [r7, #4]
 8013c7c:	4a2f      	ldr	r2, [pc, #188]	; (8013d3c <TIM_Base_SetConfig+0x114>)
 8013c7e:	4293      	cmp	r3, r2
 8013c80:	d02b      	beq.n	8013cda <TIM_Base_SetConfig+0xb2>
 8013c82:	687b      	ldr	r3, [r7, #4]
 8013c84:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8013c88:	d027      	beq.n	8013cda <TIM_Base_SetConfig+0xb2>
 8013c8a:	687b      	ldr	r3, [r7, #4]
 8013c8c:	4a2c      	ldr	r2, [pc, #176]	; (8013d40 <TIM_Base_SetConfig+0x118>)
 8013c8e:	4293      	cmp	r3, r2
 8013c90:	d023      	beq.n	8013cda <TIM_Base_SetConfig+0xb2>
 8013c92:	687b      	ldr	r3, [r7, #4]
 8013c94:	4a2b      	ldr	r2, [pc, #172]	; (8013d44 <TIM_Base_SetConfig+0x11c>)
 8013c96:	4293      	cmp	r3, r2
 8013c98:	d01f      	beq.n	8013cda <TIM_Base_SetConfig+0xb2>
 8013c9a:	687b      	ldr	r3, [r7, #4]
 8013c9c:	4a2a      	ldr	r2, [pc, #168]	; (8013d48 <TIM_Base_SetConfig+0x120>)
 8013c9e:	4293      	cmp	r3, r2
 8013ca0:	d01b      	beq.n	8013cda <TIM_Base_SetConfig+0xb2>
 8013ca2:	687b      	ldr	r3, [r7, #4]
 8013ca4:	4a29      	ldr	r2, [pc, #164]	; (8013d4c <TIM_Base_SetConfig+0x124>)
 8013ca6:	4293      	cmp	r3, r2
 8013ca8:	d017      	beq.n	8013cda <TIM_Base_SetConfig+0xb2>
 8013caa:	687b      	ldr	r3, [r7, #4]
 8013cac:	4a28      	ldr	r2, [pc, #160]	; (8013d50 <TIM_Base_SetConfig+0x128>)
 8013cae:	4293      	cmp	r3, r2
 8013cb0:	d013      	beq.n	8013cda <TIM_Base_SetConfig+0xb2>
 8013cb2:	687b      	ldr	r3, [r7, #4]
 8013cb4:	4a27      	ldr	r2, [pc, #156]	; (8013d54 <TIM_Base_SetConfig+0x12c>)
 8013cb6:	4293      	cmp	r3, r2
 8013cb8:	d00f      	beq.n	8013cda <TIM_Base_SetConfig+0xb2>
 8013cba:	687b      	ldr	r3, [r7, #4]
 8013cbc:	4a26      	ldr	r2, [pc, #152]	; (8013d58 <TIM_Base_SetConfig+0x130>)
 8013cbe:	4293      	cmp	r3, r2
 8013cc0:	d00b      	beq.n	8013cda <TIM_Base_SetConfig+0xb2>
 8013cc2:	687b      	ldr	r3, [r7, #4]
 8013cc4:	4a25      	ldr	r2, [pc, #148]	; (8013d5c <TIM_Base_SetConfig+0x134>)
 8013cc6:	4293      	cmp	r3, r2
 8013cc8:	d007      	beq.n	8013cda <TIM_Base_SetConfig+0xb2>
 8013cca:	687b      	ldr	r3, [r7, #4]
 8013ccc:	4a24      	ldr	r2, [pc, #144]	; (8013d60 <TIM_Base_SetConfig+0x138>)
 8013cce:	4293      	cmp	r3, r2
 8013cd0:	d003      	beq.n	8013cda <TIM_Base_SetConfig+0xb2>
 8013cd2:	687b      	ldr	r3, [r7, #4]
 8013cd4:	4a23      	ldr	r2, [pc, #140]	; (8013d64 <TIM_Base_SetConfig+0x13c>)
 8013cd6:	4293      	cmp	r3, r2
 8013cd8:	d108      	bne.n	8013cec <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8013cda:	68fb      	ldr	r3, [r7, #12]
 8013cdc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8013ce0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8013ce2:	683b      	ldr	r3, [r7, #0]
 8013ce4:	68db      	ldr	r3, [r3, #12]
 8013ce6:	68fa      	ldr	r2, [r7, #12]
 8013ce8:	4313      	orrs	r3, r2
 8013cea:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8013cec:	68fb      	ldr	r3, [r7, #12]
 8013cee:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8013cf2:	683b      	ldr	r3, [r7, #0]
 8013cf4:	695b      	ldr	r3, [r3, #20]
 8013cf6:	4313      	orrs	r3, r2
 8013cf8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8013cfa:	687b      	ldr	r3, [r7, #4]
 8013cfc:	68fa      	ldr	r2, [r7, #12]
 8013cfe:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8013d00:	683b      	ldr	r3, [r7, #0]
 8013d02:	689a      	ldr	r2, [r3, #8]
 8013d04:	687b      	ldr	r3, [r7, #4]
 8013d06:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8013d08:	683b      	ldr	r3, [r7, #0]
 8013d0a:	681a      	ldr	r2, [r3, #0]
 8013d0c:	687b      	ldr	r3, [r7, #4]
 8013d0e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8013d10:	687b      	ldr	r3, [r7, #4]
 8013d12:	4a0a      	ldr	r2, [pc, #40]	; (8013d3c <TIM_Base_SetConfig+0x114>)
 8013d14:	4293      	cmp	r3, r2
 8013d16:	d003      	beq.n	8013d20 <TIM_Base_SetConfig+0xf8>
 8013d18:	687b      	ldr	r3, [r7, #4]
 8013d1a:	4a0c      	ldr	r2, [pc, #48]	; (8013d4c <TIM_Base_SetConfig+0x124>)
 8013d1c:	4293      	cmp	r3, r2
 8013d1e:	d103      	bne.n	8013d28 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8013d20:	683b      	ldr	r3, [r7, #0]
 8013d22:	691a      	ldr	r2, [r3, #16]
 8013d24:	687b      	ldr	r3, [r7, #4]
 8013d26:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8013d28:	687b      	ldr	r3, [r7, #4]
 8013d2a:	2201      	movs	r2, #1
 8013d2c:	615a      	str	r2, [r3, #20]
}
 8013d2e:	bf00      	nop
 8013d30:	3714      	adds	r7, #20
 8013d32:	46bd      	mov	sp, r7
 8013d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013d38:	4770      	bx	lr
 8013d3a:	bf00      	nop
 8013d3c:	40010000 	.word	0x40010000
 8013d40:	40000400 	.word	0x40000400
 8013d44:	40000800 	.word	0x40000800
 8013d48:	40000c00 	.word	0x40000c00
 8013d4c:	40010400 	.word	0x40010400
 8013d50:	40014000 	.word	0x40014000
 8013d54:	40014400 	.word	0x40014400
 8013d58:	40014800 	.word	0x40014800
 8013d5c:	40001800 	.word	0x40001800
 8013d60:	40001c00 	.word	0x40001c00
 8013d64:	40002000 	.word	0x40002000

08013d68 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8013d68:	b480      	push	{r7}
 8013d6a:	b087      	sub	sp, #28
 8013d6c:	af00      	add	r7, sp, #0
 8013d6e:	6078      	str	r0, [r7, #4]
 8013d70:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8013d72:	687b      	ldr	r3, [r7, #4]
 8013d74:	6a1b      	ldr	r3, [r3, #32]
 8013d76:	f023 0201 	bic.w	r2, r3, #1
 8013d7a:	687b      	ldr	r3, [r7, #4]
 8013d7c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8013d7e:	687b      	ldr	r3, [r7, #4]
 8013d80:	6a1b      	ldr	r3, [r3, #32]
 8013d82:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8013d84:	687b      	ldr	r3, [r7, #4]
 8013d86:	685b      	ldr	r3, [r3, #4]
 8013d88:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8013d8a:	687b      	ldr	r3, [r7, #4]
 8013d8c:	699b      	ldr	r3, [r3, #24]
 8013d8e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8013d90:	68fb      	ldr	r3, [r7, #12]
 8013d92:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8013d96:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8013d98:	68fb      	ldr	r3, [r7, #12]
 8013d9a:	f023 0303 	bic.w	r3, r3, #3
 8013d9e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8013da0:	683b      	ldr	r3, [r7, #0]
 8013da2:	681b      	ldr	r3, [r3, #0]
 8013da4:	68fa      	ldr	r2, [r7, #12]
 8013da6:	4313      	orrs	r3, r2
 8013da8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8013daa:	697b      	ldr	r3, [r7, #20]
 8013dac:	f023 0302 	bic.w	r3, r3, #2
 8013db0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8013db2:	683b      	ldr	r3, [r7, #0]
 8013db4:	689b      	ldr	r3, [r3, #8]
 8013db6:	697a      	ldr	r2, [r7, #20]
 8013db8:	4313      	orrs	r3, r2
 8013dba:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8013dbc:	687b      	ldr	r3, [r7, #4]
 8013dbe:	4a20      	ldr	r2, [pc, #128]	; (8013e40 <TIM_OC1_SetConfig+0xd8>)
 8013dc0:	4293      	cmp	r3, r2
 8013dc2:	d003      	beq.n	8013dcc <TIM_OC1_SetConfig+0x64>
 8013dc4:	687b      	ldr	r3, [r7, #4]
 8013dc6:	4a1f      	ldr	r2, [pc, #124]	; (8013e44 <TIM_OC1_SetConfig+0xdc>)
 8013dc8:	4293      	cmp	r3, r2
 8013dca:	d10c      	bne.n	8013de6 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8013dcc:	697b      	ldr	r3, [r7, #20]
 8013dce:	f023 0308 	bic.w	r3, r3, #8
 8013dd2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8013dd4:	683b      	ldr	r3, [r7, #0]
 8013dd6:	68db      	ldr	r3, [r3, #12]
 8013dd8:	697a      	ldr	r2, [r7, #20]
 8013dda:	4313      	orrs	r3, r2
 8013ddc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8013dde:	697b      	ldr	r3, [r7, #20]
 8013de0:	f023 0304 	bic.w	r3, r3, #4
 8013de4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8013de6:	687b      	ldr	r3, [r7, #4]
 8013de8:	4a15      	ldr	r2, [pc, #84]	; (8013e40 <TIM_OC1_SetConfig+0xd8>)
 8013dea:	4293      	cmp	r3, r2
 8013dec:	d003      	beq.n	8013df6 <TIM_OC1_SetConfig+0x8e>
 8013dee:	687b      	ldr	r3, [r7, #4]
 8013df0:	4a14      	ldr	r2, [pc, #80]	; (8013e44 <TIM_OC1_SetConfig+0xdc>)
 8013df2:	4293      	cmp	r3, r2
 8013df4:	d111      	bne.n	8013e1a <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8013df6:	693b      	ldr	r3, [r7, #16]
 8013df8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8013dfc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8013dfe:	693b      	ldr	r3, [r7, #16]
 8013e00:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8013e04:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8013e06:	683b      	ldr	r3, [r7, #0]
 8013e08:	695b      	ldr	r3, [r3, #20]
 8013e0a:	693a      	ldr	r2, [r7, #16]
 8013e0c:	4313      	orrs	r3, r2
 8013e0e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8013e10:	683b      	ldr	r3, [r7, #0]
 8013e12:	699b      	ldr	r3, [r3, #24]
 8013e14:	693a      	ldr	r2, [r7, #16]
 8013e16:	4313      	orrs	r3, r2
 8013e18:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8013e1a:	687b      	ldr	r3, [r7, #4]
 8013e1c:	693a      	ldr	r2, [r7, #16]
 8013e1e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8013e20:	687b      	ldr	r3, [r7, #4]
 8013e22:	68fa      	ldr	r2, [r7, #12]
 8013e24:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8013e26:	683b      	ldr	r3, [r7, #0]
 8013e28:	685a      	ldr	r2, [r3, #4]
 8013e2a:	687b      	ldr	r3, [r7, #4]
 8013e2c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8013e2e:	687b      	ldr	r3, [r7, #4]
 8013e30:	697a      	ldr	r2, [r7, #20]
 8013e32:	621a      	str	r2, [r3, #32]
}
 8013e34:	bf00      	nop
 8013e36:	371c      	adds	r7, #28
 8013e38:	46bd      	mov	sp, r7
 8013e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013e3e:	4770      	bx	lr
 8013e40:	40010000 	.word	0x40010000
 8013e44:	40010400 	.word	0x40010400

08013e48 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8013e48:	b480      	push	{r7}
 8013e4a:	b087      	sub	sp, #28
 8013e4c:	af00      	add	r7, sp, #0
 8013e4e:	6078      	str	r0, [r7, #4]
 8013e50:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8013e52:	687b      	ldr	r3, [r7, #4]
 8013e54:	6a1b      	ldr	r3, [r3, #32]
 8013e56:	f023 0210 	bic.w	r2, r3, #16
 8013e5a:	687b      	ldr	r3, [r7, #4]
 8013e5c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8013e5e:	687b      	ldr	r3, [r7, #4]
 8013e60:	6a1b      	ldr	r3, [r3, #32]
 8013e62:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8013e64:	687b      	ldr	r3, [r7, #4]
 8013e66:	685b      	ldr	r3, [r3, #4]
 8013e68:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8013e6a:	687b      	ldr	r3, [r7, #4]
 8013e6c:	699b      	ldr	r3, [r3, #24]
 8013e6e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8013e70:	68fb      	ldr	r3, [r7, #12]
 8013e72:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8013e76:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8013e78:	68fb      	ldr	r3, [r7, #12]
 8013e7a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8013e7e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8013e80:	683b      	ldr	r3, [r7, #0]
 8013e82:	681b      	ldr	r3, [r3, #0]
 8013e84:	021b      	lsls	r3, r3, #8
 8013e86:	68fa      	ldr	r2, [r7, #12]
 8013e88:	4313      	orrs	r3, r2
 8013e8a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8013e8c:	697b      	ldr	r3, [r7, #20]
 8013e8e:	f023 0320 	bic.w	r3, r3, #32
 8013e92:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8013e94:	683b      	ldr	r3, [r7, #0]
 8013e96:	689b      	ldr	r3, [r3, #8]
 8013e98:	011b      	lsls	r3, r3, #4
 8013e9a:	697a      	ldr	r2, [r7, #20]
 8013e9c:	4313      	orrs	r3, r2
 8013e9e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8013ea0:	687b      	ldr	r3, [r7, #4]
 8013ea2:	4a22      	ldr	r2, [pc, #136]	; (8013f2c <TIM_OC2_SetConfig+0xe4>)
 8013ea4:	4293      	cmp	r3, r2
 8013ea6:	d003      	beq.n	8013eb0 <TIM_OC2_SetConfig+0x68>
 8013ea8:	687b      	ldr	r3, [r7, #4]
 8013eaa:	4a21      	ldr	r2, [pc, #132]	; (8013f30 <TIM_OC2_SetConfig+0xe8>)
 8013eac:	4293      	cmp	r3, r2
 8013eae:	d10d      	bne.n	8013ecc <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8013eb0:	697b      	ldr	r3, [r7, #20]
 8013eb2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8013eb6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8013eb8:	683b      	ldr	r3, [r7, #0]
 8013eba:	68db      	ldr	r3, [r3, #12]
 8013ebc:	011b      	lsls	r3, r3, #4
 8013ebe:	697a      	ldr	r2, [r7, #20]
 8013ec0:	4313      	orrs	r3, r2
 8013ec2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8013ec4:	697b      	ldr	r3, [r7, #20]
 8013ec6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8013eca:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8013ecc:	687b      	ldr	r3, [r7, #4]
 8013ece:	4a17      	ldr	r2, [pc, #92]	; (8013f2c <TIM_OC2_SetConfig+0xe4>)
 8013ed0:	4293      	cmp	r3, r2
 8013ed2:	d003      	beq.n	8013edc <TIM_OC2_SetConfig+0x94>
 8013ed4:	687b      	ldr	r3, [r7, #4]
 8013ed6:	4a16      	ldr	r2, [pc, #88]	; (8013f30 <TIM_OC2_SetConfig+0xe8>)
 8013ed8:	4293      	cmp	r3, r2
 8013eda:	d113      	bne.n	8013f04 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8013edc:	693b      	ldr	r3, [r7, #16]
 8013ede:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8013ee2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8013ee4:	693b      	ldr	r3, [r7, #16]
 8013ee6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8013eea:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8013eec:	683b      	ldr	r3, [r7, #0]
 8013eee:	695b      	ldr	r3, [r3, #20]
 8013ef0:	009b      	lsls	r3, r3, #2
 8013ef2:	693a      	ldr	r2, [r7, #16]
 8013ef4:	4313      	orrs	r3, r2
 8013ef6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8013ef8:	683b      	ldr	r3, [r7, #0]
 8013efa:	699b      	ldr	r3, [r3, #24]
 8013efc:	009b      	lsls	r3, r3, #2
 8013efe:	693a      	ldr	r2, [r7, #16]
 8013f00:	4313      	orrs	r3, r2
 8013f02:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8013f04:	687b      	ldr	r3, [r7, #4]
 8013f06:	693a      	ldr	r2, [r7, #16]
 8013f08:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8013f0a:	687b      	ldr	r3, [r7, #4]
 8013f0c:	68fa      	ldr	r2, [r7, #12]
 8013f0e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8013f10:	683b      	ldr	r3, [r7, #0]
 8013f12:	685a      	ldr	r2, [r3, #4]
 8013f14:	687b      	ldr	r3, [r7, #4]
 8013f16:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8013f18:	687b      	ldr	r3, [r7, #4]
 8013f1a:	697a      	ldr	r2, [r7, #20]
 8013f1c:	621a      	str	r2, [r3, #32]
}
 8013f1e:	bf00      	nop
 8013f20:	371c      	adds	r7, #28
 8013f22:	46bd      	mov	sp, r7
 8013f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013f28:	4770      	bx	lr
 8013f2a:	bf00      	nop
 8013f2c:	40010000 	.word	0x40010000
 8013f30:	40010400 	.word	0x40010400

08013f34 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8013f34:	b480      	push	{r7}
 8013f36:	b087      	sub	sp, #28
 8013f38:	af00      	add	r7, sp, #0
 8013f3a:	6078      	str	r0, [r7, #4]
 8013f3c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8013f3e:	687b      	ldr	r3, [r7, #4]
 8013f40:	6a1b      	ldr	r3, [r3, #32]
 8013f42:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8013f46:	687b      	ldr	r3, [r7, #4]
 8013f48:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8013f4a:	687b      	ldr	r3, [r7, #4]
 8013f4c:	6a1b      	ldr	r3, [r3, #32]
 8013f4e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8013f50:	687b      	ldr	r3, [r7, #4]
 8013f52:	685b      	ldr	r3, [r3, #4]
 8013f54:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8013f56:	687b      	ldr	r3, [r7, #4]
 8013f58:	69db      	ldr	r3, [r3, #28]
 8013f5a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8013f5c:	68fb      	ldr	r3, [r7, #12]
 8013f5e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8013f62:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8013f64:	68fb      	ldr	r3, [r7, #12]
 8013f66:	f023 0303 	bic.w	r3, r3, #3
 8013f6a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8013f6c:	683b      	ldr	r3, [r7, #0]
 8013f6e:	681b      	ldr	r3, [r3, #0]
 8013f70:	68fa      	ldr	r2, [r7, #12]
 8013f72:	4313      	orrs	r3, r2
 8013f74:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8013f76:	697b      	ldr	r3, [r7, #20]
 8013f78:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8013f7c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8013f7e:	683b      	ldr	r3, [r7, #0]
 8013f80:	689b      	ldr	r3, [r3, #8]
 8013f82:	021b      	lsls	r3, r3, #8
 8013f84:	697a      	ldr	r2, [r7, #20]
 8013f86:	4313      	orrs	r3, r2
 8013f88:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8013f8a:	687b      	ldr	r3, [r7, #4]
 8013f8c:	4a21      	ldr	r2, [pc, #132]	; (8014014 <TIM_OC3_SetConfig+0xe0>)
 8013f8e:	4293      	cmp	r3, r2
 8013f90:	d003      	beq.n	8013f9a <TIM_OC3_SetConfig+0x66>
 8013f92:	687b      	ldr	r3, [r7, #4]
 8013f94:	4a20      	ldr	r2, [pc, #128]	; (8014018 <TIM_OC3_SetConfig+0xe4>)
 8013f96:	4293      	cmp	r3, r2
 8013f98:	d10d      	bne.n	8013fb6 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8013f9a:	697b      	ldr	r3, [r7, #20]
 8013f9c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8013fa0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8013fa2:	683b      	ldr	r3, [r7, #0]
 8013fa4:	68db      	ldr	r3, [r3, #12]
 8013fa6:	021b      	lsls	r3, r3, #8
 8013fa8:	697a      	ldr	r2, [r7, #20]
 8013faa:	4313      	orrs	r3, r2
 8013fac:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8013fae:	697b      	ldr	r3, [r7, #20]
 8013fb0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8013fb4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8013fb6:	687b      	ldr	r3, [r7, #4]
 8013fb8:	4a16      	ldr	r2, [pc, #88]	; (8014014 <TIM_OC3_SetConfig+0xe0>)
 8013fba:	4293      	cmp	r3, r2
 8013fbc:	d003      	beq.n	8013fc6 <TIM_OC3_SetConfig+0x92>
 8013fbe:	687b      	ldr	r3, [r7, #4]
 8013fc0:	4a15      	ldr	r2, [pc, #84]	; (8014018 <TIM_OC3_SetConfig+0xe4>)
 8013fc2:	4293      	cmp	r3, r2
 8013fc4:	d113      	bne.n	8013fee <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8013fc6:	693b      	ldr	r3, [r7, #16]
 8013fc8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8013fcc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8013fce:	693b      	ldr	r3, [r7, #16]
 8013fd0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8013fd4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8013fd6:	683b      	ldr	r3, [r7, #0]
 8013fd8:	695b      	ldr	r3, [r3, #20]
 8013fda:	011b      	lsls	r3, r3, #4
 8013fdc:	693a      	ldr	r2, [r7, #16]
 8013fde:	4313      	orrs	r3, r2
 8013fe0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8013fe2:	683b      	ldr	r3, [r7, #0]
 8013fe4:	699b      	ldr	r3, [r3, #24]
 8013fe6:	011b      	lsls	r3, r3, #4
 8013fe8:	693a      	ldr	r2, [r7, #16]
 8013fea:	4313      	orrs	r3, r2
 8013fec:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8013fee:	687b      	ldr	r3, [r7, #4]
 8013ff0:	693a      	ldr	r2, [r7, #16]
 8013ff2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8013ff4:	687b      	ldr	r3, [r7, #4]
 8013ff6:	68fa      	ldr	r2, [r7, #12]
 8013ff8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8013ffa:	683b      	ldr	r3, [r7, #0]
 8013ffc:	685a      	ldr	r2, [r3, #4]
 8013ffe:	687b      	ldr	r3, [r7, #4]
 8014000:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8014002:	687b      	ldr	r3, [r7, #4]
 8014004:	697a      	ldr	r2, [r7, #20]
 8014006:	621a      	str	r2, [r3, #32]
}
 8014008:	bf00      	nop
 801400a:	371c      	adds	r7, #28
 801400c:	46bd      	mov	sp, r7
 801400e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014012:	4770      	bx	lr
 8014014:	40010000 	.word	0x40010000
 8014018:	40010400 	.word	0x40010400

0801401c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 801401c:	b480      	push	{r7}
 801401e:	b087      	sub	sp, #28
 8014020:	af00      	add	r7, sp, #0
 8014022:	6078      	str	r0, [r7, #4]
 8014024:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8014026:	687b      	ldr	r3, [r7, #4]
 8014028:	6a1b      	ldr	r3, [r3, #32]
 801402a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 801402e:	687b      	ldr	r3, [r7, #4]
 8014030:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8014032:	687b      	ldr	r3, [r7, #4]
 8014034:	6a1b      	ldr	r3, [r3, #32]
 8014036:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8014038:	687b      	ldr	r3, [r7, #4]
 801403a:	685b      	ldr	r3, [r3, #4]
 801403c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 801403e:	687b      	ldr	r3, [r7, #4]
 8014040:	69db      	ldr	r3, [r3, #28]
 8014042:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8014044:	68fb      	ldr	r3, [r7, #12]
 8014046:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 801404a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 801404c:	68fb      	ldr	r3, [r7, #12]
 801404e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8014052:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8014054:	683b      	ldr	r3, [r7, #0]
 8014056:	681b      	ldr	r3, [r3, #0]
 8014058:	021b      	lsls	r3, r3, #8
 801405a:	68fa      	ldr	r2, [r7, #12]
 801405c:	4313      	orrs	r3, r2
 801405e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8014060:	693b      	ldr	r3, [r7, #16]
 8014062:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8014066:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8014068:	683b      	ldr	r3, [r7, #0]
 801406a:	689b      	ldr	r3, [r3, #8]
 801406c:	031b      	lsls	r3, r3, #12
 801406e:	693a      	ldr	r2, [r7, #16]
 8014070:	4313      	orrs	r3, r2
 8014072:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8014074:	687b      	ldr	r3, [r7, #4]
 8014076:	4a12      	ldr	r2, [pc, #72]	; (80140c0 <TIM_OC4_SetConfig+0xa4>)
 8014078:	4293      	cmp	r3, r2
 801407a:	d003      	beq.n	8014084 <TIM_OC4_SetConfig+0x68>
 801407c:	687b      	ldr	r3, [r7, #4]
 801407e:	4a11      	ldr	r2, [pc, #68]	; (80140c4 <TIM_OC4_SetConfig+0xa8>)
 8014080:	4293      	cmp	r3, r2
 8014082:	d109      	bne.n	8014098 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8014084:	697b      	ldr	r3, [r7, #20]
 8014086:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 801408a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 801408c:	683b      	ldr	r3, [r7, #0]
 801408e:	695b      	ldr	r3, [r3, #20]
 8014090:	019b      	lsls	r3, r3, #6
 8014092:	697a      	ldr	r2, [r7, #20]
 8014094:	4313      	orrs	r3, r2
 8014096:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8014098:	687b      	ldr	r3, [r7, #4]
 801409a:	697a      	ldr	r2, [r7, #20]
 801409c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 801409e:	687b      	ldr	r3, [r7, #4]
 80140a0:	68fa      	ldr	r2, [r7, #12]
 80140a2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80140a4:	683b      	ldr	r3, [r7, #0]
 80140a6:	685a      	ldr	r2, [r3, #4]
 80140a8:	687b      	ldr	r3, [r7, #4]
 80140aa:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80140ac:	687b      	ldr	r3, [r7, #4]
 80140ae:	693a      	ldr	r2, [r7, #16]
 80140b0:	621a      	str	r2, [r3, #32]
}
 80140b2:	bf00      	nop
 80140b4:	371c      	adds	r7, #28
 80140b6:	46bd      	mov	sp, r7
 80140b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80140bc:	4770      	bx	lr
 80140be:	bf00      	nop
 80140c0:	40010000 	.word	0x40010000
 80140c4:	40010400 	.word	0x40010400

080140c8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80140c8:	b480      	push	{r7}
 80140ca:	b087      	sub	sp, #28
 80140cc:	af00      	add	r7, sp, #0
 80140ce:	60f8      	str	r0, [r7, #12]
 80140d0:	60b9      	str	r1, [r7, #8]
 80140d2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80140d4:	68fb      	ldr	r3, [r7, #12]
 80140d6:	6a1b      	ldr	r3, [r3, #32]
 80140d8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80140da:	68fb      	ldr	r3, [r7, #12]
 80140dc:	6a1b      	ldr	r3, [r3, #32]
 80140de:	f023 0201 	bic.w	r2, r3, #1
 80140e2:	68fb      	ldr	r3, [r7, #12]
 80140e4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80140e6:	68fb      	ldr	r3, [r7, #12]
 80140e8:	699b      	ldr	r3, [r3, #24]
 80140ea:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80140ec:	693b      	ldr	r3, [r7, #16]
 80140ee:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80140f2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80140f4:	687b      	ldr	r3, [r7, #4]
 80140f6:	011b      	lsls	r3, r3, #4
 80140f8:	693a      	ldr	r2, [r7, #16]
 80140fa:	4313      	orrs	r3, r2
 80140fc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80140fe:	697b      	ldr	r3, [r7, #20]
 8014100:	f023 030a 	bic.w	r3, r3, #10
 8014104:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8014106:	697a      	ldr	r2, [r7, #20]
 8014108:	68bb      	ldr	r3, [r7, #8]
 801410a:	4313      	orrs	r3, r2
 801410c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 801410e:	68fb      	ldr	r3, [r7, #12]
 8014110:	693a      	ldr	r2, [r7, #16]
 8014112:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8014114:	68fb      	ldr	r3, [r7, #12]
 8014116:	697a      	ldr	r2, [r7, #20]
 8014118:	621a      	str	r2, [r3, #32]
}
 801411a:	bf00      	nop
 801411c:	371c      	adds	r7, #28
 801411e:	46bd      	mov	sp, r7
 8014120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014124:	4770      	bx	lr

08014126 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8014126:	b480      	push	{r7}
 8014128:	b087      	sub	sp, #28
 801412a:	af00      	add	r7, sp, #0
 801412c:	60f8      	str	r0, [r7, #12]
 801412e:	60b9      	str	r1, [r7, #8]
 8014130:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8014132:	68fb      	ldr	r3, [r7, #12]
 8014134:	6a1b      	ldr	r3, [r3, #32]
 8014136:	f023 0210 	bic.w	r2, r3, #16
 801413a:	68fb      	ldr	r3, [r7, #12]
 801413c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 801413e:	68fb      	ldr	r3, [r7, #12]
 8014140:	699b      	ldr	r3, [r3, #24]
 8014142:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8014144:	68fb      	ldr	r3, [r7, #12]
 8014146:	6a1b      	ldr	r3, [r3, #32]
 8014148:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 801414a:	697b      	ldr	r3, [r7, #20]
 801414c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8014150:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8014152:	687b      	ldr	r3, [r7, #4]
 8014154:	031b      	lsls	r3, r3, #12
 8014156:	697a      	ldr	r2, [r7, #20]
 8014158:	4313      	orrs	r3, r2
 801415a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 801415c:	693b      	ldr	r3, [r7, #16]
 801415e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8014162:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8014164:	68bb      	ldr	r3, [r7, #8]
 8014166:	011b      	lsls	r3, r3, #4
 8014168:	693a      	ldr	r2, [r7, #16]
 801416a:	4313      	orrs	r3, r2
 801416c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 801416e:	68fb      	ldr	r3, [r7, #12]
 8014170:	697a      	ldr	r2, [r7, #20]
 8014172:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8014174:	68fb      	ldr	r3, [r7, #12]
 8014176:	693a      	ldr	r2, [r7, #16]
 8014178:	621a      	str	r2, [r3, #32]
}
 801417a:	bf00      	nop
 801417c:	371c      	adds	r7, #28
 801417e:	46bd      	mov	sp, r7
 8014180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014184:	4770      	bx	lr

08014186 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8014186:	b480      	push	{r7}
 8014188:	b085      	sub	sp, #20
 801418a:	af00      	add	r7, sp, #0
 801418c:	6078      	str	r0, [r7, #4]
 801418e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8014190:	687b      	ldr	r3, [r7, #4]
 8014192:	689b      	ldr	r3, [r3, #8]
 8014194:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8014196:	68fb      	ldr	r3, [r7, #12]
 8014198:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 801419c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 801419e:	683a      	ldr	r2, [r7, #0]
 80141a0:	68fb      	ldr	r3, [r7, #12]
 80141a2:	4313      	orrs	r3, r2
 80141a4:	f043 0307 	orr.w	r3, r3, #7
 80141a8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80141aa:	687b      	ldr	r3, [r7, #4]
 80141ac:	68fa      	ldr	r2, [r7, #12]
 80141ae:	609a      	str	r2, [r3, #8]
}
 80141b0:	bf00      	nop
 80141b2:	3714      	adds	r7, #20
 80141b4:	46bd      	mov	sp, r7
 80141b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80141ba:	4770      	bx	lr

080141bc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80141bc:	b480      	push	{r7}
 80141be:	b087      	sub	sp, #28
 80141c0:	af00      	add	r7, sp, #0
 80141c2:	60f8      	str	r0, [r7, #12]
 80141c4:	60b9      	str	r1, [r7, #8]
 80141c6:	607a      	str	r2, [r7, #4]
 80141c8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80141ca:	68fb      	ldr	r3, [r7, #12]
 80141cc:	689b      	ldr	r3, [r3, #8]
 80141ce:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80141d0:	697b      	ldr	r3, [r7, #20]
 80141d2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80141d6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80141d8:	683b      	ldr	r3, [r7, #0]
 80141da:	021a      	lsls	r2, r3, #8
 80141dc:	687b      	ldr	r3, [r7, #4]
 80141de:	431a      	orrs	r2, r3
 80141e0:	68bb      	ldr	r3, [r7, #8]
 80141e2:	4313      	orrs	r3, r2
 80141e4:	697a      	ldr	r2, [r7, #20]
 80141e6:	4313      	orrs	r3, r2
 80141e8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80141ea:	68fb      	ldr	r3, [r7, #12]
 80141ec:	697a      	ldr	r2, [r7, #20]
 80141ee:	609a      	str	r2, [r3, #8]
}
 80141f0:	bf00      	nop
 80141f2:	371c      	adds	r7, #28
 80141f4:	46bd      	mov	sp, r7
 80141f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80141fa:	4770      	bx	lr

080141fc <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80141fc:	b480      	push	{r7}
 80141fe:	b087      	sub	sp, #28
 8014200:	af00      	add	r7, sp, #0
 8014202:	60f8      	str	r0, [r7, #12]
 8014204:	60b9      	str	r1, [r7, #8]
 8014206:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8014208:	68bb      	ldr	r3, [r7, #8]
 801420a:	f003 031f 	and.w	r3, r3, #31
 801420e:	2201      	movs	r2, #1
 8014210:	fa02 f303 	lsl.w	r3, r2, r3
 8014214:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8014216:	68fb      	ldr	r3, [r7, #12]
 8014218:	6a1a      	ldr	r2, [r3, #32]
 801421a:	697b      	ldr	r3, [r7, #20]
 801421c:	43db      	mvns	r3, r3
 801421e:	401a      	ands	r2, r3
 8014220:	68fb      	ldr	r3, [r7, #12]
 8014222:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8014224:	68fb      	ldr	r3, [r7, #12]
 8014226:	6a1a      	ldr	r2, [r3, #32]
 8014228:	68bb      	ldr	r3, [r7, #8]
 801422a:	f003 031f 	and.w	r3, r3, #31
 801422e:	6879      	ldr	r1, [r7, #4]
 8014230:	fa01 f303 	lsl.w	r3, r1, r3
 8014234:	431a      	orrs	r2, r3
 8014236:	68fb      	ldr	r3, [r7, #12]
 8014238:	621a      	str	r2, [r3, #32]
}
 801423a:	bf00      	nop
 801423c:	371c      	adds	r7, #28
 801423e:	46bd      	mov	sp, r7
 8014240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014244:	4770      	bx	lr

08014246 <HAL_TIMEx_OCN_Start_IT>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_OCN_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8014246:	b580      	push	{r7, lr}
 8014248:	b084      	sub	sp, #16
 801424a:	af00      	add	r7, sp, #0
 801424c:	6078      	str	r0, [r7, #4]
 801424e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 8014250:	683b      	ldr	r3, [r7, #0]
 8014252:	2b04      	cmp	r3, #4
 8014254:	d00d      	beq.n	8014272 <HAL_TIMEx_OCN_Start_IT+0x2c>
 8014256:	2b08      	cmp	r3, #8
 8014258:	d014      	beq.n	8014284 <HAL_TIMEx_OCN_Start_IT+0x3e>
 801425a:	2b00      	cmp	r3, #0
 801425c:	d000      	beq.n	8014260 <HAL_TIMEx_OCN_Start_IT+0x1a>
      break;
    }


    default:
      break;
 801425e:	e01a      	b.n	8014296 <HAL_TIMEx_OCN_Start_IT+0x50>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8014260:	687b      	ldr	r3, [r7, #4]
 8014262:	681b      	ldr	r3, [r3, #0]
 8014264:	68da      	ldr	r2, [r3, #12]
 8014266:	687b      	ldr	r3, [r7, #4]
 8014268:	681b      	ldr	r3, [r3, #0]
 801426a:	f042 0202 	orr.w	r2, r2, #2
 801426e:	60da      	str	r2, [r3, #12]
      break;
 8014270:	e011      	b.n	8014296 <HAL_TIMEx_OCN_Start_IT+0x50>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8014272:	687b      	ldr	r3, [r7, #4]
 8014274:	681b      	ldr	r3, [r3, #0]
 8014276:	68da      	ldr	r2, [r3, #12]
 8014278:	687b      	ldr	r3, [r7, #4]
 801427a:	681b      	ldr	r3, [r3, #0]
 801427c:	f042 0204 	orr.w	r2, r2, #4
 8014280:	60da      	str	r2, [r3, #12]
      break;
 8014282:	e008      	b.n	8014296 <HAL_TIMEx_OCN_Start_IT+0x50>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8014284:	687b      	ldr	r3, [r7, #4]
 8014286:	681b      	ldr	r3, [r3, #0]
 8014288:	68da      	ldr	r2, [r3, #12]
 801428a:	687b      	ldr	r3, [r7, #4]
 801428c:	681b      	ldr	r3, [r3, #0]
 801428e:	f042 0208 	orr.w	r2, r2, #8
 8014292:	60da      	str	r2, [r3, #12]
      break;
 8014294:	bf00      	nop
  }

  /* Enable the TIM Break interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_BREAK);
 8014296:	687b      	ldr	r3, [r7, #4]
 8014298:	681b      	ldr	r3, [r3, #0]
 801429a:	68da      	ldr	r2, [r3, #12]
 801429c:	687b      	ldr	r3, [r7, #4]
 801429e:	681b      	ldr	r3, [r3, #0]
 80142a0:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80142a4:	60da      	str	r2, [r3, #12]

  /* Enable the Capture compare channel N */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 80142a6:	687b      	ldr	r3, [r7, #4]
 80142a8:	681b      	ldr	r3, [r3, #0]
 80142aa:	2204      	movs	r2, #4
 80142ac:	6839      	ldr	r1, [r7, #0]
 80142ae:	4618      	mov	r0, r3
 80142b0:	f000 f976 	bl	80145a0 <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 80142b4:	687b      	ldr	r3, [r7, #4]
 80142b6:	681b      	ldr	r3, [r3, #0]
 80142b8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80142ba:	687b      	ldr	r3, [r7, #4]
 80142bc:	681b      	ldr	r3, [r3, #0]
 80142be:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80142c2:	645a      	str	r2, [r3, #68]	; 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80142c4:	687b      	ldr	r3, [r7, #4]
 80142c6:	681b      	ldr	r3, [r3, #0]
 80142c8:	689b      	ldr	r3, [r3, #8]
 80142ca:	f003 0307 	and.w	r3, r3, #7
 80142ce:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80142d0:	68fb      	ldr	r3, [r7, #12]
 80142d2:	2b06      	cmp	r3, #6
 80142d4:	d007      	beq.n	80142e6 <HAL_TIMEx_OCN_Start_IT+0xa0>
  {
    __HAL_TIM_ENABLE(htim);
 80142d6:	687b      	ldr	r3, [r7, #4]
 80142d8:	681b      	ldr	r3, [r3, #0]
 80142da:	681a      	ldr	r2, [r3, #0]
 80142dc:	687b      	ldr	r3, [r7, #4]
 80142de:	681b      	ldr	r3, [r3, #0]
 80142e0:	f042 0201 	orr.w	r2, r2, #1
 80142e4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80142e6:	2300      	movs	r3, #0
}
 80142e8:	4618      	mov	r0, r3
 80142ea:	3710      	adds	r7, #16
 80142ec:	46bd      	mov	sp, r7
 80142ee:	bd80      	pop	{r7, pc}

080142f0 <HAL_TIMEx_OCN_Stop_IT>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_OCN_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80142f0:	b580      	push	{r7, lr}
 80142f2:	b084      	sub	sp, #16
 80142f4:	af00      	add	r7, sp, #0
 80142f6:	6078      	str	r0, [r7, #4]
 80142f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccer;
  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 80142fa:	683b      	ldr	r3, [r7, #0]
 80142fc:	2b04      	cmp	r3, #4
 80142fe:	d00d      	beq.n	801431c <HAL_TIMEx_OCN_Stop_IT+0x2c>
 8014300:	2b08      	cmp	r3, #8
 8014302:	d014      	beq.n	801432e <HAL_TIMEx_OCN_Stop_IT+0x3e>
 8014304:	2b00      	cmp	r3, #0
 8014306:	d000      	beq.n	801430a <HAL_TIMEx_OCN_Stop_IT+0x1a>
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
      break;
    }

    default:
      break;
 8014308:	e01a      	b.n	8014340 <HAL_TIMEx_OCN_Stop_IT+0x50>
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 801430a:	687b      	ldr	r3, [r7, #4]
 801430c:	681b      	ldr	r3, [r3, #0]
 801430e:	68da      	ldr	r2, [r3, #12]
 8014310:	687b      	ldr	r3, [r7, #4]
 8014312:	681b      	ldr	r3, [r3, #0]
 8014314:	f022 0202 	bic.w	r2, r2, #2
 8014318:	60da      	str	r2, [r3, #12]
      break;
 801431a:	e011      	b.n	8014340 <HAL_TIMEx_OCN_Stop_IT+0x50>
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 801431c:	687b      	ldr	r3, [r7, #4]
 801431e:	681b      	ldr	r3, [r3, #0]
 8014320:	68da      	ldr	r2, [r3, #12]
 8014322:	687b      	ldr	r3, [r7, #4]
 8014324:	681b      	ldr	r3, [r3, #0]
 8014326:	f022 0204 	bic.w	r2, r2, #4
 801432a:	60da      	str	r2, [r3, #12]
      break;
 801432c:	e008      	b.n	8014340 <HAL_TIMEx_OCN_Stop_IT+0x50>
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 801432e:	687b      	ldr	r3, [r7, #4]
 8014330:	681b      	ldr	r3, [r3, #0]
 8014332:	68da      	ldr	r2, [r3, #12]
 8014334:	687b      	ldr	r3, [r7, #4]
 8014336:	681b      	ldr	r3, [r3, #0]
 8014338:	f022 0208 	bic.w	r2, r2, #8
 801433c:	60da      	str	r2, [r3, #12]
      break;
 801433e:	bf00      	nop
  }

  /* Disable the Capture compare channel N */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_DISABLE);
 8014340:	687b      	ldr	r3, [r7, #4]
 8014342:	681b      	ldr	r3, [r3, #0]
 8014344:	2200      	movs	r2, #0
 8014346:	6839      	ldr	r1, [r7, #0]
 8014348:	4618      	mov	r0, r3
 801434a:	f000 f929 	bl	80145a0 <TIM_CCxNChannelCmd>

  /* Disable the TIM Break interrupt (only if no more channel is active) */
  tmpccer = htim->Instance->CCER;
 801434e:	687b      	ldr	r3, [r7, #4]
 8014350:	681b      	ldr	r3, [r3, #0]
 8014352:	6a1b      	ldr	r3, [r3, #32]
 8014354:	60fb      	str	r3, [r7, #12]
  if ((tmpccer & (TIM_CCER_CC1NE | TIM_CCER_CC2NE | TIM_CCER_CC3NE)) == (uint32_t)RESET)
 8014356:	68fa      	ldr	r2, [r7, #12]
 8014358:	f240 4344 	movw	r3, #1092	; 0x444
 801435c:	4013      	ands	r3, r2
 801435e:	2b00      	cmp	r3, #0
 8014360:	d107      	bne.n	8014372 <HAL_TIMEx_OCN_Stop_IT+0x82>
  {
    __HAL_TIM_DISABLE_IT(htim, TIM_IT_BREAK);
 8014362:	687b      	ldr	r3, [r7, #4]
 8014364:	681b      	ldr	r3, [r3, #0]
 8014366:	68da      	ldr	r2, [r3, #12]
 8014368:	687b      	ldr	r3, [r7, #4]
 801436a:	681b      	ldr	r3, [r3, #0]
 801436c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8014370:	60da      	str	r2, [r3, #12]
  }

  /* Disable the Main Output */
  __HAL_TIM_MOE_DISABLE(htim);
 8014372:	687b      	ldr	r3, [r7, #4]
 8014374:	681b      	ldr	r3, [r3, #0]
 8014376:	6a1a      	ldr	r2, [r3, #32]
 8014378:	f241 1311 	movw	r3, #4369	; 0x1111
 801437c:	4013      	ands	r3, r2
 801437e:	2b00      	cmp	r3, #0
 8014380:	d10f      	bne.n	80143a2 <HAL_TIMEx_OCN_Stop_IT+0xb2>
 8014382:	687b      	ldr	r3, [r7, #4]
 8014384:	681b      	ldr	r3, [r3, #0]
 8014386:	6a1a      	ldr	r2, [r3, #32]
 8014388:	f240 4344 	movw	r3, #1092	; 0x444
 801438c:	4013      	ands	r3, r2
 801438e:	2b00      	cmp	r3, #0
 8014390:	d107      	bne.n	80143a2 <HAL_TIMEx_OCN_Stop_IT+0xb2>
 8014392:	687b      	ldr	r3, [r7, #4]
 8014394:	681b      	ldr	r3, [r3, #0]
 8014396:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8014398:	687b      	ldr	r3, [r7, #4]
 801439a:	681b      	ldr	r3, [r3, #0]
 801439c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80143a0:	645a      	str	r2, [r3, #68]	; 0x44

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80143a2:	687b      	ldr	r3, [r7, #4]
 80143a4:	681b      	ldr	r3, [r3, #0]
 80143a6:	6a1a      	ldr	r2, [r3, #32]
 80143a8:	f241 1311 	movw	r3, #4369	; 0x1111
 80143ac:	4013      	ands	r3, r2
 80143ae:	2b00      	cmp	r3, #0
 80143b0:	d10f      	bne.n	80143d2 <HAL_TIMEx_OCN_Stop_IT+0xe2>
 80143b2:	687b      	ldr	r3, [r7, #4]
 80143b4:	681b      	ldr	r3, [r3, #0]
 80143b6:	6a1a      	ldr	r2, [r3, #32]
 80143b8:	f240 4344 	movw	r3, #1092	; 0x444
 80143bc:	4013      	ands	r3, r2
 80143be:	2b00      	cmp	r3, #0
 80143c0:	d107      	bne.n	80143d2 <HAL_TIMEx_OCN_Stop_IT+0xe2>
 80143c2:	687b      	ldr	r3, [r7, #4]
 80143c4:	681b      	ldr	r3, [r3, #0]
 80143c6:	681a      	ldr	r2, [r3, #0]
 80143c8:	687b      	ldr	r3, [r7, #4]
 80143ca:	681b      	ldr	r3, [r3, #0]
 80143cc:	f022 0201 	bic.w	r2, r2, #1
 80143d0:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80143d2:	2300      	movs	r3, #0
}
 80143d4:	4618      	mov	r0, r3
 80143d6:	3710      	adds	r7, #16
 80143d8:	46bd      	mov	sp, r7
 80143da:	bd80      	pop	{r7, pc}

080143dc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80143dc:	b480      	push	{r7}
 80143de:	b085      	sub	sp, #20
 80143e0:	af00      	add	r7, sp, #0
 80143e2:	6078      	str	r0, [r7, #4]
 80143e4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80143e6:	687b      	ldr	r3, [r7, #4]
 80143e8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80143ec:	2b01      	cmp	r3, #1
 80143ee:	d101      	bne.n	80143f4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80143f0:	2302      	movs	r3, #2
 80143f2:	e05a      	b.n	80144aa <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80143f4:	687b      	ldr	r3, [r7, #4]
 80143f6:	2201      	movs	r2, #1
 80143f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80143fc:	687b      	ldr	r3, [r7, #4]
 80143fe:	2202      	movs	r2, #2
 8014400:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8014404:	687b      	ldr	r3, [r7, #4]
 8014406:	681b      	ldr	r3, [r3, #0]
 8014408:	685b      	ldr	r3, [r3, #4]
 801440a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 801440c:	687b      	ldr	r3, [r7, #4]
 801440e:	681b      	ldr	r3, [r3, #0]
 8014410:	689b      	ldr	r3, [r3, #8]
 8014412:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8014414:	68fb      	ldr	r3, [r7, #12]
 8014416:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 801441a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 801441c:	683b      	ldr	r3, [r7, #0]
 801441e:	681b      	ldr	r3, [r3, #0]
 8014420:	68fa      	ldr	r2, [r7, #12]
 8014422:	4313      	orrs	r3, r2
 8014424:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8014426:	687b      	ldr	r3, [r7, #4]
 8014428:	681b      	ldr	r3, [r3, #0]
 801442a:	68fa      	ldr	r2, [r7, #12]
 801442c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 801442e:	687b      	ldr	r3, [r7, #4]
 8014430:	681b      	ldr	r3, [r3, #0]
 8014432:	4a21      	ldr	r2, [pc, #132]	; (80144b8 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8014434:	4293      	cmp	r3, r2
 8014436:	d022      	beq.n	801447e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8014438:	687b      	ldr	r3, [r7, #4]
 801443a:	681b      	ldr	r3, [r3, #0]
 801443c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8014440:	d01d      	beq.n	801447e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8014442:	687b      	ldr	r3, [r7, #4]
 8014444:	681b      	ldr	r3, [r3, #0]
 8014446:	4a1d      	ldr	r2, [pc, #116]	; (80144bc <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8014448:	4293      	cmp	r3, r2
 801444a:	d018      	beq.n	801447e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 801444c:	687b      	ldr	r3, [r7, #4]
 801444e:	681b      	ldr	r3, [r3, #0]
 8014450:	4a1b      	ldr	r2, [pc, #108]	; (80144c0 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8014452:	4293      	cmp	r3, r2
 8014454:	d013      	beq.n	801447e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8014456:	687b      	ldr	r3, [r7, #4]
 8014458:	681b      	ldr	r3, [r3, #0]
 801445a:	4a1a      	ldr	r2, [pc, #104]	; (80144c4 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 801445c:	4293      	cmp	r3, r2
 801445e:	d00e      	beq.n	801447e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8014460:	687b      	ldr	r3, [r7, #4]
 8014462:	681b      	ldr	r3, [r3, #0]
 8014464:	4a18      	ldr	r2, [pc, #96]	; (80144c8 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8014466:	4293      	cmp	r3, r2
 8014468:	d009      	beq.n	801447e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 801446a:	687b      	ldr	r3, [r7, #4]
 801446c:	681b      	ldr	r3, [r3, #0]
 801446e:	4a17      	ldr	r2, [pc, #92]	; (80144cc <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8014470:	4293      	cmp	r3, r2
 8014472:	d004      	beq.n	801447e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8014474:	687b      	ldr	r3, [r7, #4]
 8014476:	681b      	ldr	r3, [r3, #0]
 8014478:	4a15      	ldr	r2, [pc, #84]	; (80144d0 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 801447a:	4293      	cmp	r3, r2
 801447c:	d10c      	bne.n	8014498 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 801447e:	68bb      	ldr	r3, [r7, #8]
 8014480:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8014484:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8014486:	683b      	ldr	r3, [r7, #0]
 8014488:	685b      	ldr	r3, [r3, #4]
 801448a:	68ba      	ldr	r2, [r7, #8]
 801448c:	4313      	orrs	r3, r2
 801448e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8014490:	687b      	ldr	r3, [r7, #4]
 8014492:	681b      	ldr	r3, [r3, #0]
 8014494:	68ba      	ldr	r2, [r7, #8]
 8014496:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8014498:	687b      	ldr	r3, [r7, #4]
 801449a:	2201      	movs	r2, #1
 801449c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80144a0:	687b      	ldr	r3, [r7, #4]
 80144a2:	2200      	movs	r2, #0
 80144a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80144a8:	2300      	movs	r3, #0
}
 80144aa:	4618      	mov	r0, r3
 80144ac:	3714      	adds	r7, #20
 80144ae:	46bd      	mov	sp, r7
 80144b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80144b4:	4770      	bx	lr
 80144b6:	bf00      	nop
 80144b8:	40010000 	.word	0x40010000
 80144bc:	40000400 	.word	0x40000400
 80144c0:	40000800 	.word	0x40000800
 80144c4:	40000c00 	.word	0x40000c00
 80144c8:	40010400 	.word	0x40010400
 80144cc:	40014000 	.word	0x40014000
 80144d0:	40001800 	.word	0x40001800

080144d4 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80144d4:	b480      	push	{r7}
 80144d6:	b085      	sub	sp, #20
 80144d8:	af00      	add	r7, sp, #0
 80144da:	6078      	str	r0, [r7, #4]
 80144dc:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80144de:	2300      	movs	r3, #0
 80144e0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80144e2:	687b      	ldr	r3, [r7, #4]
 80144e4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80144e8:	2b01      	cmp	r3, #1
 80144ea:	d101      	bne.n	80144f0 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80144ec:	2302      	movs	r3, #2
 80144ee:	e03d      	b.n	801456c <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 80144f0:	687b      	ldr	r3, [r7, #4]
 80144f2:	2201      	movs	r2, #1
 80144f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80144f8:	68fb      	ldr	r3, [r7, #12]
 80144fa:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 80144fe:	683b      	ldr	r3, [r7, #0]
 8014500:	68db      	ldr	r3, [r3, #12]
 8014502:	4313      	orrs	r3, r2
 8014504:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8014506:	68fb      	ldr	r3, [r7, #12]
 8014508:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 801450c:	683b      	ldr	r3, [r7, #0]
 801450e:	689b      	ldr	r3, [r3, #8]
 8014510:	4313      	orrs	r3, r2
 8014512:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8014514:	68fb      	ldr	r3, [r7, #12]
 8014516:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 801451a:	683b      	ldr	r3, [r7, #0]
 801451c:	685b      	ldr	r3, [r3, #4]
 801451e:	4313      	orrs	r3, r2
 8014520:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8014522:	68fb      	ldr	r3, [r7, #12]
 8014524:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8014528:	683b      	ldr	r3, [r7, #0]
 801452a:	681b      	ldr	r3, [r3, #0]
 801452c:	4313      	orrs	r3, r2
 801452e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8014530:	68fb      	ldr	r3, [r7, #12]
 8014532:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8014536:	683b      	ldr	r3, [r7, #0]
 8014538:	691b      	ldr	r3, [r3, #16]
 801453a:	4313      	orrs	r3, r2
 801453c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 801453e:	68fb      	ldr	r3, [r7, #12]
 8014540:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8014544:	683b      	ldr	r3, [r7, #0]
 8014546:	695b      	ldr	r3, [r3, #20]
 8014548:	4313      	orrs	r3, r2
 801454a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 801454c:	68fb      	ldr	r3, [r7, #12]
 801454e:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8014552:	683b      	ldr	r3, [r7, #0]
 8014554:	69db      	ldr	r3, [r3, #28]
 8014556:	4313      	orrs	r3, r2
 8014558:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 801455a:	687b      	ldr	r3, [r7, #4]
 801455c:	681b      	ldr	r3, [r3, #0]
 801455e:	68fa      	ldr	r2, [r7, #12]
 8014560:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8014562:	687b      	ldr	r3, [r7, #4]
 8014564:	2200      	movs	r2, #0
 8014566:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 801456a:	2300      	movs	r3, #0
}
 801456c:	4618      	mov	r0, r3
 801456e:	3714      	adds	r7, #20
 8014570:	46bd      	mov	sp, r7
 8014572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014576:	4770      	bx	lr

08014578 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8014578:	b480      	push	{r7}
 801457a:	b083      	sub	sp, #12
 801457c:	af00      	add	r7, sp, #0
 801457e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8014580:	bf00      	nop
 8014582:	370c      	adds	r7, #12
 8014584:	46bd      	mov	sp, r7
 8014586:	f85d 7b04 	ldr.w	r7, [sp], #4
 801458a:	4770      	bx	lr

0801458c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 801458c:	b480      	push	{r7}
 801458e:	b083      	sub	sp, #12
 8014590:	af00      	add	r7, sp, #0
 8014592:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8014594:	bf00      	nop
 8014596:	370c      	adds	r7, #12
 8014598:	46bd      	mov	sp, r7
 801459a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801459e:	4770      	bx	lr

080145a0 <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 80145a0:	b480      	push	{r7}
 80145a2:	b087      	sub	sp, #28
 80145a4:	af00      	add	r7, sp, #0
 80145a6:	60f8      	str	r0, [r7, #12]
 80145a8:	60b9      	str	r1, [r7, #8]
 80145aa:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80145ac:	68bb      	ldr	r3, [r7, #8]
 80145ae:	f003 031f 	and.w	r3, r3, #31
 80145b2:	2204      	movs	r2, #4
 80145b4:	fa02 f303 	lsl.w	r3, r2, r3
 80145b8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 80145ba:	68fb      	ldr	r3, [r7, #12]
 80145bc:	6a1a      	ldr	r2, [r3, #32]
 80145be:	697b      	ldr	r3, [r7, #20]
 80145c0:	43db      	mvns	r3, r3
 80145c2:	401a      	ands	r2, r3
 80145c4:	68fb      	ldr	r3, [r7, #12]
 80145c6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80145c8:	68fb      	ldr	r3, [r7, #12]
 80145ca:	6a1a      	ldr	r2, [r3, #32]
 80145cc:	68bb      	ldr	r3, [r7, #8]
 80145ce:	f003 031f 	and.w	r3, r3, #31
 80145d2:	6879      	ldr	r1, [r7, #4]
 80145d4:	fa01 f303 	lsl.w	r3, r1, r3
 80145d8:	431a      	orrs	r2, r3
 80145da:	68fb      	ldr	r3, [r7, #12]
 80145dc:	621a      	str	r2, [r3, #32]
}
 80145de:	bf00      	nop
 80145e0:	371c      	adds	r7, #28
 80145e2:	46bd      	mov	sp, r7
 80145e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80145e8:	4770      	bx	lr

080145ea <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80145ea:	b580      	push	{r7, lr}
 80145ec:	b082      	sub	sp, #8
 80145ee:	af00      	add	r7, sp, #0
 80145f0:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80145f2:	687b      	ldr	r3, [r7, #4]
 80145f4:	2b00      	cmp	r3, #0
 80145f6:	d101      	bne.n	80145fc <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80145f8:	2301      	movs	r3, #1
 80145fa:	e03f      	b.n	801467c <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80145fc:	687b      	ldr	r3, [r7, #4]
 80145fe:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8014602:	b2db      	uxtb	r3, r3
 8014604:	2b00      	cmp	r3, #0
 8014606:	d106      	bne.n	8014616 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8014608:	687b      	ldr	r3, [r7, #4]
 801460a:	2200      	movs	r2, #0
 801460c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8014610:	6878      	ldr	r0, [r7, #4]
 8014612:	f7fa f853 	bl	800e6bc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8014616:	687b      	ldr	r3, [r7, #4]
 8014618:	2224      	movs	r2, #36	; 0x24
 801461a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 801461e:	687b      	ldr	r3, [r7, #4]
 8014620:	681b      	ldr	r3, [r3, #0]
 8014622:	68da      	ldr	r2, [r3, #12]
 8014624:	687b      	ldr	r3, [r7, #4]
 8014626:	681b      	ldr	r3, [r3, #0]
 8014628:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 801462c:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 801462e:	6878      	ldr	r0, [r7, #4]
 8014630:	f000 f9b2 	bl	8014998 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8014634:	687b      	ldr	r3, [r7, #4]
 8014636:	681b      	ldr	r3, [r3, #0]
 8014638:	691a      	ldr	r2, [r3, #16]
 801463a:	687b      	ldr	r3, [r7, #4]
 801463c:	681b      	ldr	r3, [r3, #0]
 801463e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8014642:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8014644:	687b      	ldr	r3, [r7, #4]
 8014646:	681b      	ldr	r3, [r3, #0]
 8014648:	695a      	ldr	r2, [r3, #20]
 801464a:	687b      	ldr	r3, [r7, #4]
 801464c:	681b      	ldr	r3, [r3, #0]
 801464e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8014652:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8014654:	687b      	ldr	r3, [r7, #4]
 8014656:	681b      	ldr	r3, [r3, #0]
 8014658:	68da      	ldr	r2, [r3, #12]
 801465a:	687b      	ldr	r3, [r7, #4]
 801465c:	681b      	ldr	r3, [r3, #0]
 801465e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8014662:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8014664:	687b      	ldr	r3, [r7, #4]
 8014666:	2200      	movs	r2, #0
 8014668:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 801466a:	687b      	ldr	r3, [r7, #4]
 801466c:	2220      	movs	r2, #32
 801466e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8014672:	687b      	ldr	r3, [r7, #4]
 8014674:	2220      	movs	r2, #32
 8014676:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 801467a:	2300      	movs	r3, #0
}
 801467c:	4618      	mov	r0, r3
 801467e:	3708      	adds	r7, #8
 8014680:	46bd      	mov	sp, r7
 8014682:	bd80      	pop	{r7, pc}

08014684 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8014684:	b580      	push	{r7, lr}
 8014686:	b088      	sub	sp, #32
 8014688:	af02      	add	r7, sp, #8
 801468a:	60f8      	str	r0, [r7, #12]
 801468c:	60b9      	str	r1, [r7, #8]
 801468e:	603b      	str	r3, [r7, #0]
 8014690:	4613      	mov	r3, r2
 8014692:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 8014694:	2300      	movs	r3, #0
 8014696:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8014698:	68fb      	ldr	r3, [r7, #12]
 801469a:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 801469e:	b2db      	uxtb	r3, r3
 80146a0:	2b20      	cmp	r3, #32
 80146a2:	f040 8083 	bne.w	80147ac <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 80146a6:	68bb      	ldr	r3, [r7, #8]
 80146a8:	2b00      	cmp	r3, #0
 80146aa:	d002      	beq.n	80146b2 <HAL_UART_Transmit+0x2e>
 80146ac:	88fb      	ldrh	r3, [r7, #6]
 80146ae:	2b00      	cmp	r3, #0
 80146b0:	d101      	bne.n	80146b6 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 80146b2:	2301      	movs	r3, #1
 80146b4:	e07b      	b.n	80147ae <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80146b6:	68fb      	ldr	r3, [r7, #12]
 80146b8:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80146bc:	2b01      	cmp	r3, #1
 80146be:	d101      	bne.n	80146c4 <HAL_UART_Transmit+0x40>
 80146c0:	2302      	movs	r3, #2
 80146c2:	e074      	b.n	80147ae <HAL_UART_Transmit+0x12a>
 80146c4:	68fb      	ldr	r3, [r7, #12]
 80146c6:	2201      	movs	r2, #1
 80146c8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80146cc:	68fb      	ldr	r3, [r7, #12]
 80146ce:	2200      	movs	r2, #0
 80146d0:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80146d2:	68fb      	ldr	r3, [r7, #12]
 80146d4:	2221      	movs	r2, #33	; 0x21
 80146d6:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 80146da:	f7fb fd25 	bl	8010128 <HAL_GetTick>
 80146de:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80146e0:	68fb      	ldr	r3, [r7, #12]
 80146e2:	88fa      	ldrh	r2, [r7, #6]
 80146e4:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80146e6:	68fb      	ldr	r3, [r7, #12]
 80146e8:	88fa      	ldrh	r2, [r7, #6]
 80146ea:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80146ec:	68fb      	ldr	r3, [r7, #12]
 80146ee:	2200      	movs	r2, #0
 80146f0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 80146f4:	e042      	b.n	801477c <HAL_UART_Transmit+0xf8>
    {
      huart->TxXferCount--;
 80146f6:	68fb      	ldr	r3, [r7, #12]
 80146f8:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80146fa:	b29b      	uxth	r3, r3
 80146fc:	3b01      	subs	r3, #1
 80146fe:	b29a      	uxth	r2, r3
 8014700:	68fb      	ldr	r3, [r7, #12]
 8014702:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8014704:	68fb      	ldr	r3, [r7, #12]
 8014706:	689b      	ldr	r3, [r3, #8]
 8014708:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 801470c:	d122      	bne.n	8014754 <HAL_UART_Transmit+0xd0>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 801470e:	683b      	ldr	r3, [r7, #0]
 8014710:	9300      	str	r3, [sp, #0]
 8014712:	697b      	ldr	r3, [r7, #20]
 8014714:	2200      	movs	r2, #0
 8014716:	2180      	movs	r1, #128	; 0x80
 8014718:	68f8      	ldr	r0, [r7, #12]
 801471a:	f000 f8f2 	bl	8014902 <UART_WaitOnFlagUntilTimeout>
 801471e:	4603      	mov	r3, r0
 8014720:	2b00      	cmp	r3, #0
 8014722:	d001      	beq.n	8014728 <HAL_UART_Transmit+0xa4>
        {
          return HAL_TIMEOUT;
 8014724:	2303      	movs	r3, #3
 8014726:	e042      	b.n	80147ae <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 8014728:	68bb      	ldr	r3, [r7, #8]
 801472a:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 801472c:	693b      	ldr	r3, [r7, #16]
 801472e:	881b      	ldrh	r3, [r3, #0]
 8014730:	461a      	mov	r2, r3
 8014732:	68fb      	ldr	r3, [r7, #12]
 8014734:	681b      	ldr	r3, [r3, #0]
 8014736:	f3c2 0208 	ubfx	r2, r2, #0, #9
 801473a:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 801473c:	68fb      	ldr	r3, [r7, #12]
 801473e:	691b      	ldr	r3, [r3, #16]
 8014740:	2b00      	cmp	r3, #0
 8014742:	d103      	bne.n	801474c <HAL_UART_Transmit+0xc8>
        {
          pData += 2U;
 8014744:	68bb      	ldr	r3, [r7, #8]
 8014746:	3302      	adds	r3, #2
 8014748:	60bb      	str	r3, [r7, #8]
 801474a:	e017      	b.n	801477c <HAL_UART_Transmit+0xf8>
        }
        else
        {
          pData += 1U;
 801474c:	68bb      	ldr	r3, [r7, #8]
 801474e:	3301      	adds	r3, #1
 8014750:	60bb      	str	r3, [r7, #8]
 8014752:	e013      	b.n	801477c <HAL_UART_Transmit+0xf8>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8014754:	683b      	ldr	r3, [r7, #0]
 8014756:	9300      	str	r3, [sp, #0]
 8014758:	697b      	ldr	r3, [r7, #20]
 801475a:	2200      	movs	r2, #0
 801475c:	2180      	movs	r1, #128	; 0x80
 801475e:	68f8      	ldr	r0, [r7, #12]
 8014760:	f000 f8cf 	bl	8014902 <UART_WaitOnFlagUntilTimeout>
 8014764:	4603      	mov	r3, r0
 8014766:	2b00      	cmp	r3, #0
 8014768:	d001      	beq.n	801476e <HAL_UART_Transmit+0xea>
        {
          return HAL_TIMEOUT;
 801476a:	2303      	movs	r3, #3
 801476c:	e01f      	b.n	80147ae <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 801476e:	68bb      	ldr	r3, [r7, #8]
 8014770:	1c5a      	adds	r2, r3, #1
 8014772:	60ba      	str	r2, [r7, #8]
 8014774:	781a      	ldrb	r2, [r3, #0]
 8014776:	68fb      	ldr	r3, [r7, #12]
 8014778:	681b      	ldr	r3, [r3, #0]
 801477a:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 801477c:	68fb      	ldr	r3, [r7, #12]
 801477e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8014780:	b29b      	uxth	r3, r3
 8014782:	2b00      	cmp	r3, #0
 8014784:	d1b7      	bne.n	80146f6 <HAL_UART_Transmit+0x72>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8014786:	683b      	ldr	r3, [r7, #0]
 8014788:	9300      	str	r3, [sp, #0]
 801478a:	697b      	ldr	r3, [r7, #20]
 801478c:	2200      	movs	r2, #0
 801478e:	2140      	movs	r1, #64	; 0x40
 8014790:	68f8      	ldr	r0, [r7, #12]
 8014792:	f000 f8b6 	bl	8014902 <UART_WaitOnFlagUntilTimeout>
 8014796:	4603      	mov	r3, r0
 8014798:	2b00      	cmp	r3, #0
 801479a:	d001      	beq.n	80147a0 <HAL_UART_Transmit+0x11c>
    {
      return HAL_TIMEOUT;
 801479c:	2303      	movs	r3, #3
 801479e:	e006      	b.n	80147ae <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80147a0:	68fb      	ldr	r3, [r7, #12]
 80147a2:	2220      	movs	r2, #32
 80147a4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 80147a8:	2300      	movs	r3, #0
 80147aa:	e000      	b.n	80147ae <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 80147ac:	2302      	movs	r3, #2
  }
}
 80147ae:	4618      	mov	r0, r3
 80147b0:	3718      	adds	r7, #24
 80147b2:	46bd      	mov	sp, r7
 80147b4:	bd80      	pop	{r7, pc}

080147b6 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80147b6:	b580      	push	{r7, lr}
 80147b8:	b088      	sub	sp, #32
 80147ba:	af02      	add	r7, sp, #8
 80147bc:	60f8      	str	r0, [r7, #12]
 80147be:	60b9      	str	r1, [r7, #8]
 80147c0:	603b      	str	r3, [r7, #0]
 80147c2:	4613      	mov	r3, r2
 80147c4:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 80147c6:	2300      	movs	r3, #0
 80147c8:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80147ca:	68fb      	ldr	r3, [r7, #12]
 80147cc:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 80147d0:	b2db      	uxtb	r3, r3
 80147d2:	2b20      	cmp	r3, #32
 80147d4:	f040 8090 	bne.w	80148f8 <HAL_UART_Receive+0x142>
  {
    if ((pData == NULL) || (Size == 0U))
 80147d8:	68bb      	ldr	r3, [r7, #8]
 80147da:	2b00      	cmp	r3, #0
 80147dc:	d002      	beq.n	80147e4 <HAL_UART_Receive+0x2e>
 80147de:	88fb      	ldrh	r3, [r7, #6]
 80147e0:	2b00      	cmp	r3, #0
 80147e2:	d101      	bne.n	80147e8 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 80147e4:	2301      	movs	r3, #1
 80147e6:	e088      	b.n	80148fa <HAL_UART_Receive+0x144>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80147e8:	68fb      	ldr	r3, [r7, #12]
 80147ea:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80147ee:	2b01      	cmp	r3, #1
 80147f0:	d101      	bne.n	80147f6 <HAL_UART_Receive+0x40>
 80147f2:	2302      	movs	r3, #2
 80147f4:	e081      	b.n	80148fa <HAL_UART_Receive+0x144>
 80147f6:	68fb      	ldr	r3, [r7, #12]
 80147f8:	2201      	movs	r2, #1
 80147fa:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80147fe:	68fb      	ldr	r3, [r7, #12]
 8014800:	2200      	movs	r2, #0
 8014802:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8014804:	68fb      	ldr	r3, [r7, #12]
 8014806:	2222      	movs	r2, #34	; 0x22
 8014808:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 801480c:	f7fb fc8c 	bl	8010128 <HAL_GetTick>
 8014810:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8014812:	68fb      	ldr	r3, [r7, #12]
 8014814:	88fa      	ldrh	r2, [r7, #6]
 8014816:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8014818:	68fb      	ldr	r3, [r7, #12]
 801481a:	88fa      	ldrh	r2, [r7, #6]
 801481c:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 801481e:	68fb      	ldr	r3, [r7, #12]
 8014820:	2200      	movs	r2, #0
 8014822:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8014826:	e05c      	b.n	80148e2 <HAL_UART_Receive+0x12c>
    {
      huart->RxXferCount--;
 8014828:	68fb      	ldr	r3, [r7, #12]
 801482a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 801482c:	b29b      	uxth	r3, r3
 801482e:	3b01      	subs	r3, #1
 8014830:	b29a      	uxth	r2, r3
 8014832:	68fb      	ldr	r3, [r7, #12]
 8014834:	85da      	strh	r2, [r3, #46]	; 0x2e
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8014836:	68fb      	ldr	r3, [r7, #12]
 8014838:	689b      	ldr	r3, [r3, #8]
 801483a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 801483e:	d12b      	bne.n	8014898 <HAL_UART_Receive+0xe2>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8014840:	683b      	ldr	r3, [r7, #0]
 8014842:	9300      	str	r3, [sp, #0]
 8014844:	697b      	ldr	r3, [r7, #20]
 8014846:	2200      	movs	r2, #0
 8014848:	2120      	movs	r1, #32
 801484a:	68f8      	ldr	r0, [r7, #12]
 801484c:	f000 f859 	bl	8014902 <UART_WaitOnFlagUntilTimeout>
 8014850:	4603      	mov	r3, r0
 8014852:	2b00      	cmp	r3, #0
 8014854:	d001      	beq.n	801485a <HAL_UART_Receive+0xa4>
        {
          return HAL_TIMEOUT;
 8014856:	2303      	movs	r3, #3
 8014858:	e04f      	b.n	80148fa <HAL_UART_Receive+0x144>
        }
        tmp = (uint16_t *) pData;
 801485a:	68bb      	ldr	r3, [r7, #8]
 801485c:	613b      	str	r3, [r7, #16]
        if (huart->Init.Parity == UART_PARITY_NONE)
 801485e:	68fb      	ldr	r3, [r7, #12]
 8014860:	691b      	ldr	r3, [r3, #16]
 8014862:	2b00      	cmp	r3, #0
 8014864:	d10c      	bne.n	8014880 <HAL_UART_Receive+0xca>
        {
          *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8014866:	68fb      	ldr	r3, [r7, #12]
 8014868:	681b      	ldr	r3, [r3, #0]
 801486a:	685b      	ldr	r3, [r3, #4]
 801486c:	b29b      	uxth	r3, r3
 801486e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8014872:	b29a      	uxth	r2, r3
 8014874:	693b      	ldr	r3, [r7, #16]
 8014876:	801a      	strh	r2, [r3, #0]
          pData += 2U;
 8014878:	68bb      	ldr	r3, [r7, #8]
 801487a:	3302      	adds	r3, #2
 801487c:	60bb      	str	r3, [r7, #8]
 801487e:	e030      	b.n	80148e2 <HAL_UART_Receive+0x12c>
        }
        else
        {
          *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8014880:	68fb      	ldr	r3, [r7, #12]
 8014882:	681b      	ldr	r3, [r3, #0]
 8014884:	685b      	ldr	r3, [r3, #4]
 8014886:	b29b      	uxth	r3, r3
 8014888:	b2db      	uxtb	r3, r3
 801488a:	b29a      	uxth	r2, r3
 801488c:	693b      	ldr	r3, [r7, #16]
 801488e:	801a      	strh	r2, [r3, #0]
          pData += 1U;
 8014890:	68bb      	ldr	r3, [r7, #8]
 8014892:	3301      	adds	r3, #1
 8014894:	60bb      	str	r3, [r7, #8]
 8014896:	e024      	b.n	80148e2 <HAL_UART_Receive+0x12c>
        }

      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8014898:	683b      	ldr	r3, [r7, #0]
 801489a:	9300      	str	r3, [sp, #0]
 801489c:	697b      	ldr	r3, [r7, #20]
 801489e:	2200      	movs	r2, #0
 80148a0:	2120      	movs	r1, #32
 80148a2:	68f8      	ldr	r0, [r7, #12]
 80148a4:	f000 f82d 	bl	8014902 <UART_WaitOnFlagUntilTimeout>
 80148a8:	4603      	mov	r3, r0
 80148aa:	2b00      	cmp	r3, #0
 80148ac:	d001      	beq.n	80148b2 <HAL_UART_Receive+0xfc>
        {
          return HAL_TIMEOUT;
 80148ae:	2303      	movs	r3, #3
 80148b0:	e023      	b.n	80148fa <HAL_UART_Receive+0x144>
        }
        if (huart->Init.Parity == UART_PARITY_NONE)
 80148b2:	68fb      	ldr	r3, [r7, #12]
 80148b4:	691b      	ldr	r3, [r3, #16]
 80148b6:	2b00      	cmp	r3, #0
 80148b8:	d108      	bne.n	80148cc <HAL_UART_Receive+0x116>
        {
          *pData++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80148ba:	68fb      	ldr	r3, [r7, #12]
 80148bc:	681b      	ldr	r3, [r3, #0]
 80148be:	6859      	ldr	r1, [r3, #4]
 80148c0:	68bb      	ldr	r3, [r7, #8]
 80148c2:	1c5a      	adds	r2, r3, #1
 80148c4:	60ba      	str	r2, [r7, #8]
 80148c6:	b2ca      	uxtb	r2, r1
 80148c8:	701a      	strb	r2, [r3, #0]
 80148ca:	e00a      	b.n	80148e2 <HAL_UART_Receive+0x12c>
        }
        else
        {
          *pData++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80148cc:	68fb      	ldr	r3, [r7, #12]
 80148ce:	681b      	ldr	r3, [r3, #0]
 80148d0:	685b      	ldr	r3, [r3, #4]
 80148d2:	b2da      	uxtb	r2, r3
 80148d4:	68bb      	ldr	r3, [r7, #8]
 80148d6:	1c59      	adds	r1, r3, #1
 80148d8:	60b9      	str	r1, [r7, #8]
 80148da:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80148de:	b2d2      	uxtb	r2, r2
 80148e0:	701a      	strb	r2, [r3, #0]
    while (huart->RxXferCount > 0U)
 80148e2:	68fb      	ldr	r3, [r7, #12]
 80148e4:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80148e6:	b29b      	uxth	r3, r3
 80148e8:	2b00      	cmp	r3, #0
 80148ea:	d19d      	bne.n	8014828 <HAL_UART_Receive+0x72>

      }
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80148ec:	68fb      	ldr	r3, [r7, #12]
 80148ee:	2220      	movs	r2, #32
 80148f0:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    return HAL_OK;
 80148f4:	2300      	movs	r3, #0
 80148f6:	e000      	b.n	80148fa <HAL_UART_Receive+0x144>
  }
  else
  {
    return HAL_BUSY;
 80148f8:	2302      	movs	r3, #2
  }
}
 80148fa:	4618      	mov	r0, r3
 80148fc:	3718      	adds	r7, #24
 80148fe:	46bd      	mov	sp, r7
 8014900:	bd80      	pop	{r7, pc}

08014902 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8014902:	b580      	push	{r7, lr}
 8014904:	b084      	sub	sp, #16
 8014906:	af00      	add	r7, sp, #0
 8014908:	60f8      	str	r0, [r7, #12]
 801490a:	60b9      	str	r1, [r7, #8]
 801490c:	603b      	str	r3, [r7, #0]
 801490e:	4613      	mov	r3, r2
 8014910:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8014912:	e02c      	b.n	801496e <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8014914:	69bb      	ldr	r3, [r7, #24]
 8014916:	f1b3 3fff 	cmp.w	r3, #4294967295
 801491a:	d028      	beq.n	801496e <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 801491c:	69bb      	ldr	r3, [r7, #24]
 801491e:	2b00      	cmp	r3, #0
 8014920:	d007      	beq.n	8014932 <UART_WaitOnFlagUntilTimeout+0x30>
 8014922:	f7fb fc01 	bl	8010128 <HAL_GetTick>
 8014926:	4602      	mov	r2, r0
 8014928:	683b      	ldr	r3, [r7, #0]
 801492a:	1ad3      	subs	r3, r2, r3
 801492c:	69ba      	ldr	r2, [r7, #24]
 801492e:	429a      	cmp	r2, r3
 8014930:	d21d      	bcs.n	801496e <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8014932:	68fb      	ldr	r3, [r7, #12]
 8014934:	681b      	ldr	r3, [r3, #0]
 8014936:	68da      	ldr	r2, [r3, #12]
 8014938:	68fb      	ldr	r3, [r7, #12]
 801493a:	681b      	ldr	r3, [r3, #0]
 801493c:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8014940:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8014942:	68fb      	ldr	r3, [r7, #12]
 8014944:	681b      	ldr	r3, [r3, #0]
 8014946:	695a      	ldr	r2, [r3, #20]
 8014948:	68fb      	ldr	r3, [r7, #12]
 801494a:	681b      	ldr	r3, [r3, #0]
 801494c:	f022 0201 	bic.w	r2, r2, #1
 8014950:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8014952:	68fb      	ldr	r3, [r7, #12]
 8014954:	2220      	movs	r2, #32
 8014956:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 801495a:	68fb      	ldr	r3, [r7, #12]
 801495c:	2220      	movs	r2, #32
 801495e:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8014962:	68fb      	ldr	r3, [r7, #12]
 8014964:	2200      	movs	r2, #0
 8014966:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 801496a:	2303      	movs	r3, #3
 801496c:	e00f      	b.n	801498e <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 801496e:	68fb      	ldr	r3, [r7, #12]
 8014970:	681b      	ldr	r3, [r3, #0]
 8014972:	681a      	ldr	r2, [r3, #0]
 8014974:	68bb      	ldr	r3, [r7, #8]
 8014976:	4013      	ands	r3, r2
 8014978:	68ba      	ldr	r2, [r7, #8]
 801497a:	429a      	cmp	r2, r3
 801497c:	bf0c      	ite	eq
 801497e:	2301      	moveq	r3, #1
 8014980:	2300      	movne	r3, #0
 8014982:	b2db      	uxtb	r3, r3
 8014984:	461a      	mov	r2, r3
 8014986:	79fb      	ldrb	r3, [r7, #7]
 8014988:	429a      	cmp	r2, r3
 801498a:	d0c3      	beq.n	8014914 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 801498c:	2300      	movs	r3, #0
}
 801498e:	4618      	mov	r0, r3
 8014990:	3710      	adds	r7, #16
 8014992:	46bd      	mov	sp, r7
 8014994:	bd80      	pop	{r7, pc}
	...

08014998 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8014998:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801499c:	b085      	sub	sp, #20
 801499e:	af00      	add	r7, sp, #0
 80149a0:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80149a2:	687b      	ldr	r3, [r7, #4]
 80149a4:	681b      	ldr	r3, [r3, #0]
 80149a6:	691b      	ldr	r3, [r3, #16]
 80149a8:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80149ac:	687b      	ldr	r3, [r7, #4]
 80149ae:	68da      	ldr	r2, [r3, #12]
 80149b0:	687b      	ldr	r3, [r7, #4]
 80149b2:	681b      	ldr	r3, [r3, #0]
 80149b4:	430a      	orrs	r2, r1
 80149b6:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80149b8:	687b      	ldr	r3, [r7, #4]
 80149ba:	689a      	ldr	r2, [r3, #8]
 80149bc:	687b      	ldr	r3, [r7, #4]
 80149be:	691b      	ldr	r3, [r3, #16]
 80149c0:	431a      	orrs	r2, r3
 80149c2:	687b      	ldr	r3, [r7, #4]
 80149c4:	695b      	ldr	r3, [r3, #20]
 80149c6:	431a      	orrs	r2, r3
 80149c8:	687b      	ldr	r3, [r7, #4]
 80149ca:	69db      	ldr	r3, [r3, #28]
 80149cc:	4313      	orrs	r3, r2
 80149ce:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 80149d0:	687b      	ldr	r3, [r7, #4]
 80149d2:	681b      	ldr	r3, [r3, #0]
 80149d4:	68db      	ldr	r3, [r3, #12]
 80149d6:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 80149da:	f023 030c 	bic.w	r3, r3, #12
 80149de:	687a      	ldr	r2, [r7, #4]
 80149e0:	6812      	ldr	r2, [r2, #0]
 80149e2:	68f9      	ldr	r1, [r7, #12]
 80149e4:	430b      	orrs	r3, r1
 80149e6:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80149e8:	687b      	ldr	r3, [r7, #4]
 80149ea:	681b      	ldr	r3, [r3, #0]
 80149ec:	695b      	ldr	r3, [r3, #20]
 80149ee:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80149f2:	687b      	ldr	r3, [r7, #4]
 80149f4:	699a      	ldr	r2, [r3, #24]
 80149f6:	687b      	ldr	r3, [r7, #4]
 80149f8:	681b      	ldr	r3, [r3, #0]
 80149fa:	430a      	orrs	r2, r1
 80149fc:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80149fe:	687b      	ldr	r3, [r7, #4]
 8014a00:	69db      	ldr	r3, [r3, #28]
 8014a02:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8014a06:	f040 818b 	bne.w	8014d20 <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8014a0a:	687b      	ldr	r3, [r7, #4]
 8014a0c:	681b      	ldr	r3, [r3, #0]
 8014a0e:	4ac1      	ldr	r2, [pc, #772]	; (8014d14 <UART_SetConfig+0x37c>)
 8014a10:	4293      	cmp	r3, r2
 8014a12:	d005      	beq.n	8014a20 <UART_SetConfig+0x88>
 8014a14:	687b      	ldr	r3, [r7, #4]
 8014a16:	681b      	ldr	r3, [r3, #0]
 8014a18:	4abf      	ldr	r2, [pc, #764]	; (8014d18 <UART_SetConfig+0x380>)
 8014a1a:	4293      	cmp	r3, r2
 8014a1c:	f040 80bd 	bne.w	8014b9a <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8014a20:	f7fd fce2 	bl	80123e8 <HAL_RCC_GetPCLK2Freq>
 8014a24:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8014a26:	68bb      	ldr	r3, [r7, #8]
 8014a28:	461d      	mov	r5, r3
 8014a2a:	f04f 0600 	mov.w	r6, #0
 8014a2e:	46a8      	mov	r8, r5
 8014a30:	46b1      	mov	r9, r6
 8014a32:	eb18 0308 	adds.w	r3, r8, r8
 8014a36:	eb49 0409 	adc.w	r4, r9, r9
 8014a3a:	4698      	mov	r8, r3
 8014a3c:	46a1      	mov	r9, r4
 8014a3e:	eb18 0805 	adds.w	r8, r8, r5
 8014a42:	eb49 0906 	adc.w	r9, r9, r6
 8014a46:	f04f 0100 	mov.w	r1, #0
 8014a4a:	f04f 0200 	mov.w	r2, #0
 8014a4e:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8014a52:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8014a56:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8014a5a:	4688      	mov	r8, r1
 8014a5c:	4691      	mov	r9, r2
 8014a5e:	eb18 0005 	adds.w	r0, r8, r5
 8014a62:	eb49 0106 	adc.w	r1, r9, r6
 8014a66:	687b      	ldr	r3, [r7, #4]
 8014a68:	685b      	ldr	r3, [r3, #4]
 8014a6a:	461d      	mov	r5, r3
 8014a6c:	f04f 0600 	mov.w	r6, #0
 8014a70:	196b      	adds	r3, r5, r5
 8014a72:	eb46 0406 	adc.w	r4, r6, r6
 8014a76:	461a      	mov	r2, r3
 8014a78:	4623      	mov	r3, r4
 8014a7a:	f7f4 f83d 	bl	8008af8 <__aeabi_uldivmod>
 8014a7e:	4603      	mov	r3, r0
 8014a80:	460c      	mov	r4, r1
 8014a82:	461a      	mov	r2, r3
 8014a84:	4ba5      	ldr	r3, [pc, #660]	; (8014d1c <UART_SetConfig+0x384>)
 8014a86:	fba3 2302 	umull	r2, r3, r3, r2
 8014a8a:	095b      	lsrs	r3, r3, #5
 8014a8c:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8014a90:	68bb      	ldr	r3, [r7, #8]
 8014a92:	461d      	mov	r5, r3
 8014a94:	f04f 0600 	mov.w	r6, #0
 8014a98:	46a9      	mov	r9, r5
 8014a9a:	46b2      	mov	sl, r6
 8014a9c:	eb19 0309 	adds.w	r3, r9, r9
 8014aa0:	eb4a 040a 	adc.w	r4, sl, sl
 8014aa4:	4699      	mov	r9, r3
 8014aa6:	46a2      	mov	sl, r4
 8014aa8:	eb19 0905 	adds.w	r9, r9, r5
 8014aac:	eb4a 0a06 	adc.w	sl, sl, r6
 8014ab0:	f04f 0100 	mov.w	r1, #0
 8014ab4:	f04f 0200 	mov.w	r2, #0
 8014ab8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8014abc:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8014ac0:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8014ac4:	4689      	mov	r9, r1
 8014ac6:	4692      	mov	sl, r2
 8014ac8:	eb19 0005 	adds.w	r0, r9, r5
 8014acc:	eb4a 0106 	adc.w	r1, sl, r6
 8014ad0:	687b      	ldr	r3, [r7, #4]
 8014ad2:	685b      	ldr	r3, [r3, #4]
 8014ad4:	461d      	mov	r5, r3
 8014ad6:	f04f 0600 	mov.w	r6, #0
 8014ada:	196b      	adds	r3, r5, r5
 8014adc:	eb46 0406 	adc.w	r4, r6, r6
 8014ae0:	461a      	mov	r2, r3
 8014ae2:	4623      	mov	r3, r4
 8014ae4:	f7f4 f808 	bl	8008af8 <__aeabi_uldivmod>
 8014ae8:	4603      	mov	r3, r0
 8014aea:	460c      	mov	r4, r1
 8014aec:	461a      	mov	r2, r3
 8014aee:	4b8b      	ldr	r3, [pc, #556]	; (8014d1c <UART_SetConfig+0x384>)
 8014af0:	fba3 1302 	umull	r1, r3, r3, r2
 8014af4:	095b      	lsrs	r3, r3, #5
 8014af6:	2164      	movs	r1, #100	; 0x64
 8014af8:	fb01 f303 	mul.w	r3, r1, r3
 8014afc:	1ad3      	subs	r3, r2, r3
 8014afe:	00db      	lsls	r3, r3, #3
 8014b00:	3332      	adds	r3, #50	; 0x32
 8014b02:	4a86      	ldr	r2, [pc, #536]	; (8014d1c <UART_SetConfig+0x384>)
 8014b04:	fba2 2303 	umull	r2, r3, r2, r3
 8014b08:	095b      	lsrs	r3, r3, #5
 8014b0a:	005b      	lsls	r3, r3, #1
 8014b0c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8014b10:	4498      	add	r8, r3
 8014b12:	68bb      	ldr	r3, [r7, #8]
 8014b14:	461d      	mov	r5, r3
 8014b16:	f04f 0600 	mov.w	r6, #0
 8014b1a:	46a9      	mov	r9, r5
 8014b1c:	46b2      	mov	sl, r6
 8014b1e:	eb19 0309 	adds.w	r3, r9, r9
 8014b22:	eb4a 040a 	adc.w	r4, sl, sl
 8014b26:	4699      	mov	r9, r3
 8014b28:	46a2      	mov	sl, r4
 8014b2a:	eb19 0905 	adds.w	r9, r9, r5
 8014b2e:	eb4a 0a06 	adc.w	sl, sl, r6
 8014b32:	f04f 0100 	mov.w	r1, #0
 8014b36:	f04f 0200 	mov.w	r2, #0
 8014b3a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8014b3e:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8014b42:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8014b46:	4689      	mov	r9, r1
 8014b48:	4692      	mov	sl, r2
 8014b4a:	eb19 0005 	adds.w	r0, r9, r5
 8014b4e:	eb4a 0106 	adc.w	r1, sl, r6
 8014b52:	687b      	ldr	r3, [r7, #4]
 8014b54:	685b      	ldr	r3, [r3, #4]
 8014b56:	461d      	mov	r5, r3
 8014b58:	f04f 0600 	mov.w	r6, #0
 8014b5c:	196b      	adds	r3, r5, r5
 8014b5e:	eb46 0406 	adc.w	r4, r6, r6
 8014b62:	461a      	mov	r2, r3
 8014b64:	4623      	mov	r3, r4
 8014b66:	f7f3 ffc7 	bl	8008af8 <__aeabi_uldivmod>
 8014b6a:	4603      	mov	r3, r0
 8014b6c:	460c      	mov	r4, r1
 8014b6e:	461a      	mov	r2, r3
 8014b70:	4b6a      	ldr	r3, [pc, #424]	; (8014d1c <UART_SetConfig+0x384>)
 8014b72:	fba3 1302 	umull	r1, r3, r3, r2
 8014b76:	095b      	lsrs	r3, r3, #5
 8014b78:	2164      	movs	r1, #100	; 0x64
 8014b7a:	fb01 f303 	mul.w	r3, r1, r3
 8014b7e:	1ad3      	subs	r3, r2, r3
 8014b80:	00db      	lsls	r3, r3, #3
 8014b82:	3332      	adds	r3, #50	; 0x32
 8014b84:	4a65      	ldr	r2, [pc, #404]	; (8014d1c <UART_SetConfig+0x384>)
 8014b86:	fba2 2303 	umull	r2, r3, r2, r3
 8014b8a:	095b      	lsrs	r3, r3, #5
 8014b8c:	f003 0207 	and.w	r2, r3, #7
 8014b90:	687b      	ldr	r3, [r7, #4]
 8014b92:	681b      	ldr	r3, [r3, #0]
 8014b94:	4442      	add	r2, r8
 8014b96:	609a      	str	r2, [r3, #8]
 8014b98:	e26f      	b.n	801507a <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8014b9a:	f7fd fc11 	bl	80123c0 <HAL_RCC_GetPCLK1Freq>
 8014b9e:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8014ba0:	68bb      	ldr	r3, [r7, #8]
 8014ba2:	461d      	mov	r5, r3
 8014ba4:	f04f 0600 	mov.w	r6, #0
 8014ba8:	46a8      	mov	r8, r5
 8014baa:	46b1      	mov	r9, r6
 8014bac:	eb18 0308 	adds.w	r3, r8, r8
 8014bb0:	eb49 0409 	adc.w	r4, r9, r9
 8014bb4:	4698      	mov	r8, r3
 8014bb6:	46a1      	mov	r9, r4
 8014bb8:	eb18 0805 	adds.w	r8, r8, r5
 8014bbc:	eb49 0906 	adc.w	r9, r9, r6
 8014bc0:	f04f 0100 	mov.w	r1, #0
 8014bc4:	f04f 0200 	mov.w	r2, #0
 8014bc8:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8014bcc:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8014bd0:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8014bd4:	4688      	mov	r8, r1
 8014bd6:	4691      	mov	r9, r2
 8014bd8:	eb18 0005 	adds.w	r0, r8, r5
 8014bdc:	eb49 0106 	adc.w	r1, r9, r6
 8014be0:	687b      	ldr	r3, [r7, #4]
 8014be2:	685b      	ldr	r3, [r3, #4]
 8014be4:	461d      	mov	r5, r3
 8014be6:	f04f 0600 	mov.w	r6, #0
 8014bea:	196b      	adds	r3, r5, r5
 8014bec:	eb46 0406 	adc.w	r4, r6, r6
 8014bf0:	461a      	mov	r2, r3
 8014bf2:	4623      	mov	r3, r4
 8014bf4:	f7f3 ff80 	bl	8008af8 <__aeabi_uldivmod>
 8014bf8:	4603      	mov	r3, r0
 8014bfa:	460c      	mov	r4, r1
 8014bfc:	461a      	mov	r2, r3
 8014bfe:	4b47      	ldr	r3, [pc, #284]	; (8014d1c <UART_SetConfig+0x384>)
 8014c00:	fba3 2302 	umull	r2, r3, r3, r2
 8014c04:	095b      	lsrs	r3, r3, #5
 8014c06:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8014c0a:	68bb      	ldr	r3, [r7, #8]
 8014c0c:	461d      	mov	r5, r3
 8014c0e:	f04f 0600 	mov.w	r6, #0
 8014c12:	46a9      	mov	r9, r5
 8014c14:	46b2      	mov	sl, r6
 8014c16:	eb19 0309 	adds.w	r3, r9, r9
 8014c1a:	eb4a 040a 	adc.w	r4, sl, sl
 8014c1e:	4699      	mov	r9, r3
 8014c20:	46a2      	mov	sl, r4
 8014c22:	eb19 0905 	adds.w	r9, r9, r5
 8014c26:	eb4a 0a06 	adc.w	sl, sl, r6
 8014c2a:	f04f 0100 	mov.w	r1, #0
 8014c2e:	f04f 0200 	mov.w	r2, #0
 8014c32:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8014c36:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8014c3a:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8014c3e:	4689      	mov	r9, r1
 8014c40:	4692      	mov	sl, r2
 8014c42:	eb19 0005 	adds.w	r0, r9, r5
 8014c46:	eb4a 0106 	adc.w	r1, sl, r6
 8014c4a:	687b      	ldr	r3, [r7, #4]
 8014c4c:	685b      	ldr	r3, [r3, #4]
 8014c4e:	461d      	mov	r5, r3
 8014c50:	f04f 0600 	mov.w	r6, #0
 8014c54:	196b      	adds	r3, r5, r5
 8014c56:	eb46 0406 	adc.w	r4, r6, r6
 8014c5a:	461a      	mov	r2, r3
 8014c5c:	4623      	mov	r3, r4
 8014c5e:	f7f3 ff4b 	bl	8008af8 <__aeabi_uldivmod>
 8014c62:	4603      	mov	r3, r0
 8014c64:	460c      	mov	r4, r1
 8014c66:	461a      	mov	r2, r3
 8014c68:	4b2c      	ldr	r3, [pc, #176]	; (8014d1c <UART_SetConfig+0x384>)
 8014c6a:	fba3 1302 	umull	r1, r3, r3, r2
 8014c6e:	095b      	lsrs	r3, r3, #5
 8014c70:	2164      	movs	r1, #100	; 0x64
 8014c72:	fb01 f303 	mul.w	r3, r1, r3
 8014c76:	1ad3      	subs	r3, r2, r3
 8014c78:	00db      	lsls	r3, r3, #3
 8014c7a:	3332      	adds	r3, #50	; 0x32
 8014c7c:	4a27      	ldr	r2, [pc, #156]	; (8014d1c <UART_SetConfig+0x384>)
 8014c7e:	fba2 2303 	umull	r2, r3, r2, r3
 8014c82:	095b      	lsrs	r3, r3, #5
 8014c84:	005b      	lsls	r3, r3, #1
 8014c86:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8014c8a:	4498      	add	r8, r3
 8014c8c:	68bb      	ldr	r3, [r7, #8]
 8014c8e:	461d      	mov	r5, r3
 8014c90:	f04f 0600 	mov.w	r6, #0
 8014c94:	46a9      	mov	r9, r5
 8014c96:	46b2      	mov	sl, r6
 8014c98:	eb19 0309 	adds.w	r3, r9, r9
 8014c9c:	eb4a 040a 	adc.w	r4, sl, sl
 8014ca0:	4699      	mov	r9, r3
 8014ca2:	46a2      	mov	sl, r4
 8014ca4:	eb19 0905 	adds.w	r9, r9, r5
 8014ca8:	eb4a 0a06 	adc.w	sl, sl, r6
 8014cac:	f04f 0100 	mov.w	r1, #0
 8014cb0:	f04f 0200 	mov.w	r2, #0
 8014cb4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8014cb8:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8014cbc:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8014cc0:	4689      	mov	r9, r1
 8014cc2:	4692      	mov	sl, r2
 8014cc4:	eb19 0005 	adds.w	r0, r9, r5
 8014cc8:	eb4a 0106 	adc.w	r1, sl, r6
 8014ccc:	687b      	ldr	r3, [r7, #4]
 8014cce:	685b      	ldr	r3, [r3, #4]
 8014cd0:	461d      	mov	r5, r3
 8014cd2:	f04f 0600 	mov.w	r6, #0
 8014cd6:	196b      	adds	r3, r5, r5
 8014cd8:	eb46 0406 	adc.w	r4, r6, r6
 8014cdc:	461a      	mov	r2, r3
 8014cde:	4623      	mov	r3, r4
 8014ce0:	f7f3 ff0a 	bl	8008af8 <__aeabi_uldivmod>
 8014ce4:	4603      	mov	r3, r0
 8014ce6:	460c      	mov	r4, r1
 8014ce8:	461a      	mov	r2, r3
 8014cea:	4b0c      	ldr	r3, [pc, #48]	; (8014d1c <UART_SetConfig+0x384>)
 8014cec:	fba3 1302 	umull	r1, r3, r3, r2
 8014cf0:	095b      	lsrs	r3, r3, #5
 8014cf2:	2164      	movs	r1, #100	; 0x64
 8014cf4:	fb01 f303 	mul.w	r3, r1, r3
 8014cf8:	1ad3      	subs	r3, r2, r3
 8014cfa:	00db      	lsls	r3, r3, #3
 8014cfc:	3332      	adds	r3, #50	; 0x32
 8014cfe:	4a07      	ldr	r2, [pc, #28]	; (8014d1c <UART_SetConfig+0x384>)
 8014d00:	fba2 2303 	umull	r2, r3, r2, r3
 8014d04:	095b      	lsrs	r3, r3, #5
 8014d06:	f003 0207 	and.w	r2, r3, #7
 8014d0a:	687b      	ldr	r3, [r7, #4]
 8014d0c:	681b      	ldr	r3, [r3, #0]
 8014d0e:	4442      	add	r2, r8
 8014d10:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 8014d12:	e1b2      	b.n	801507a <UART_SetConfig+0x6e2>
 8014d14:	40011000 	.word	0x40011000
 8014d18:	40011400 	.word	0x40011400
 8014d1c:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8014d20:	687b      	ldr	r3, [r7, #4]
 8014d22:	681b      	ldr	r3, [r3, #0]
 8014d24:	4ad7      	ldr	r2, [pc, #860]	; (8015084 <UART_SetConfig+0x6ec>)
 8014d26:	4293      	cmp	r3, r2
 8014d28:	d005      	beq.n	8014d36 <UART_SetConfig+0x39e>
 8014d2a:	687b      	ldr	r3, [r7, #4]
 8014d2c:	681b      	ldr	r3, [r3, #0]
 8014d2e:	4ad6      	ldr	r2, [pc, #856]	; (8015088 <UART_SetConfig+0x6f0>)
 8014d30:	4293      	cmp	r3, r2
 8014d32:	f040 80d1 	bne.w	8014ed8 <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 8014d36:	f7fd fb57 	bl	80123e8 <HAL_RCC_GetPCLK2Freq>
 8014d3a:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8014d3c:	68bb      	ldr	r3, [r7, #8]
 8014d3e:	469a      	mov	sl, r3
 8014d40:	f04f 0b00 	mov.w	fp, #0
 8014d44:	46d0      	mov	r8, sl
 8014d46:	46d9      	mov	r9, fp
 8014d48:	eb18 0308 	adds.w	r3, r8, r8
 8014d4c:	eb49 0409 	adc.w	r4, r9, r9
 8014d50:	4698      	mov	r8, r3
 8014d52:	46a1      	mov	r9, r4
 8014d54:	eb18 080a 	adds.w	r8, r8, sl
 8014d58:	eb49 090b 	adc.w	r9, r9, fp
 8014d5c:	f04f 0100 	mov.w	r1, #0
 8014d60:	f04f 0200 	mov.w	r2, #0
 8014d64:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8014d68:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8014d6c:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8014d70:	4688      	mov	r8, r1
 8014d72:	4691      	mov	r9, r2
 8014d74:	eb1a 0508 	adds.w	r5, sl, r8
 8014d78:	eb4b 0609 	adc.w	r6, fp, r9
 8014d7c:	687b      	ldr	r3, [r7, #4]
 8014d7e:	685b      	ldr	r3, [r3, #4]
 8014d80:	4619      	mov	r1, r3
 8014d82:	f04f 0200 	mov.w	r2, #0
 8014d86:	f04f 0300 	mov.w	r3, #0
 8014d8a:	f04f 0400 	mov.w	r4, #0
 8014d8e:	0094      	lsls	r4, r2, #2
 8014d90:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8014d94:	008b      	lsls	r3, r1, #2
 8014d96:	461a      	mov	r2, r3
 8014d98:	4623      	mov	r3, r4
 8014d9a:	4628      	mov	r0, r5
 8014d9c:	4631      	mov	r1, r6
 8014d9e:	f7f3 feab 	bl	8008af8 <__aeabi_uldivmod>
 8014da2:	4603      	mov	r3, r0
 8014da4:	460c      	mov	r4, r1
 8014da6:	461a      	mov	r2, r3
 8014da8:	4bb8      	ldr	r3, [pc, #736]	; (801508c <UART_SetConfig+0x6f4>)
 8014daa:	fba3 2302 	umull	r2, r3, r3, r2
 8014dae:	095b      	lsrs	r3, r3, #5
 8014db0:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8014db4:	68bb      	ldr	r3, [r7, #8]
 8014db6:	469b      	mov	fp, r3
 8014db8:	f04f 0c00 	mov.w	ip, #0
 8014dbc:	46d9      	mov	r9, fp
 8014dbe:	46e2      	mov	sl, ip
 8014dc0:	eb19 0309 	adds.w	r3, r9, r9
 8014dc4:	eb4a 040a 	adc.w	r4, sl, sl
 8014dc8:	4699      	mov	r9, r3
 8014dca:	46a2      	mov	sl, r4
 8014dcc:	eb19 090b 	adds.w	r9, r9, fp
 8014dd0:	eb4a 0a0c 	adc.w	sl, sl, ip
 8014dd4:	f04f 0100 	mov.w	r1, #0
 8014dd8:	f04f 0200 	mov.w	r2, #0
 8014ddc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8014de0:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8014de4:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8014de8:	4689      	mov	r9, r1
 8014dea:	4692      	mov	sl, r2
 8014dec:	eb1b 0509 	adds.w	r5, fp, r9
 8014df0:	eb4c 060a 	adc.w	r6, ip, sl
 8014df4:	687b      	ldr	r3, [r7, #4]
 8014df6:	685b      	ldr	r3, [r3, #4]
 8014df8:	4619      	mov	r1, r3
 8014dfa:	f04f 0200 	mov.w	r2, #0
 8014dfe:	f04f 0300 	mov.w	r3, #0
 8014e02:	f04f 0400 	mov.w	r4, #0
 8014e06:	0094      	lsls	r4, r2, #2
 8014e08:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8014e0c:	008b      	lsls	r3, r1, #2
 8014e0e:	461a      	mov	r2, r3
 8014e10:	4623      	mov	r3, r4
 8014e12:	4628      	mov	r0, r5
 8014e14:	4631      	mov	r1, r6
 8014e16:	f7f3 fe6f 	bl	8008af8 <__aeabi_uldivmod>
 8014e1a:	4603      	mov	r3, r0
 8014e1c:	460c      	mov	r4, r1
 8014e1e:	461a      	mov	r2, r3
 8014e20:	4b9a      	ldr	r3, [pc, #616]	; (801508c <UART_SetConfig+0x6f4>)
 8014e22:	fba3 1302 	umull	r1, r3, r3, r2
 8014e26:	095b      	lsrs	r3, r3, #5
 8014e28:	2164      	movs	r1, #100	; 0x64
 8014e2a:	fb01 f303 	mul.w	r3, r1, r3
 8014e2e:	1ad3      	subs	r3, r2, r3
 8014e30:	011b      	lsls	r3, r3, #4
 8014e32:	3332      	adds	r3, #50	; 0x32
 8014e34:	4a95      	ldr	r2, [pc, #596]	; (801508c <UART_SetConfig+0x6f4>)
 8014e36:	fba2 2303 	umull	r2, r3, r2, r3
 8014e3a:	095b      	lsrs	r3, r3, #5
 8014e3c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8014e40:	4498      	add	r8, r3
 8014e42:	68bb      	ldr	r3, [r7, #8]
 8014e44:	469b      	mov	fp, r3
 8014e46:	f04f 0c00 	mov.w	ip, #0
 8014e4a:	46d9      	mov	r9, fp
 8014e4c:	46e2      	mov	sl, ip
 8014e4e:	eb19 0309 	adds.w	r3, r9, r9
 8014e52:	eb4a 040a 	adc.w	r4, sl, sl
 8014e56:	4699      	mov	r9, r3
 8014e58:	46a2      	mov	sl, r4
 8014e5a:	eb19 090b 	adds.w	r9, r9, fp
 8014e5e:	eb4a 0a0c 	adc.w	sl, sl, ip
 8014e62:	f04f 0100 	mov.w	r1, #0
 8014e66:	f04f 0200 	mov.w	r2, #0
 8014e6a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8014e6e:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8014e72:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8014e76:	4689      	mov	r9, r1
 8014e78:	4692      	mov	sl, r2
 8014e7a:	eb1b 0509 	adds.w	r5, fp, r9
 8014e7e:	eb4c 060a 	adc.w	r6, ip, sl
 8014e82:	687b      	ldr	r3, [r7, #4]
 8014e84:	685b      	ldr	r3, [r3, #4]
 8014e86:	4619      	mov	r1, r3
 8014e88:	f04f 0200 	mov.w	r2, #0
 8014e8c:	f04f 0300 	mov.w	r3, #0
 8014e90:	f04f 0400 	mov.w	r4, #0
 8014e94:	0094      	lsls	r4, r2, #2
 8014e96:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8014e9a:	008b      	lsls	r3, r1, #2
 8014e9c:	461a      	mov	r2, r3
 8014e9e:	4623      	mov	r3, r4
 8014ea0:	4628      	mov	r0, r5
 8014ea2:	4631      	mov	r1, r6
 8014ea4:	f7f3 fe28 	bl	8008af8 <__aeabi_uldivmod>
 8014ea8:	4603      	mov	r3, r0
 8014eaa:	460c      	mov	r4, r1
 8014eac:	461a      	mov	r2, r3
 8014eae:	4b77      	ldr	r3, [pc, #476]	; (801508c <UART_SetConfig+0x6f4>)
 8014eb0:	fba3 1302 	umull	r1, r3, r3, r2
 8014eb4:	095b      	lsrs	r3, r3, #5
 8014eb6:	2164      	movs	r1, #100	; 0x64
 8014eb8:	fb01 f303 	mul.w	r3, r1, r3
 8014ebc:	1ad3      	subs	r3, r2, r3
 8014ebe:	011b      	lsls	r3, r3, #4
 8014ec0:	3332      	adds	r3, #50	; 0x32
 8014ec2:	4a72      	ldr	r2, [pc, #456]	; (801508c <UART_SetConfig+0x6f4>)
 8014ec4:	fba2 2303 	umull	r2, r3, r2, r3
 8014ec8:	095b      	lsrs	r3, r3, #5
 8014eca:	f003 020f 	and.w	r2, r3, #15
 8014ece:	687b      	ldr	r3, [r7, #4]
 8014ed0:	681b      	ldr	r3, [r3, #0]
 8014ed2:	4442      	add	r2, r8
 8014ed4:	609a      	str	r2, [r3, #8]
 8014ed6:	e0d0      	b.n	801507a <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 8014ed8:	f7fd fa72 	bl	80123c0 <HAL_RCC_GetPCLK1Freq>
 8014edc:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8014ede:	68bb      	ldr	r3, [r7, #8]
 8014ee0:	469a      	mov	sl, r3
 8014ee2:	f04f 0b00 	mov.w	fp, #0
 8014ee6:	46d0      	mov	r8, sl
 8014ee8:	46d9      	mov	r9, fp
 8014eea:	eb18 0308 	adds.w	r3, r8, r8
 8014eee:	eb49 0409 	adc.w	r4, r9, r9
 8014ef2:	4698      	mov	r8, r3
 8014ef4:	46a1      	mov	r9, r4
 8014ef6:	eb18 080a 	adds.w	r8, r8, sl
 8014efa:	eb49 090b 	adc.w	r9, r9, fp
 8014efe:	f04f 0100 	mov.w	r1, #0
 8014f02:	f04f 0200 	mov.w	r2, #0
 8014f06:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8014f0a:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8014f0e:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8014f12:	4688      	mov	r8, r1
 8014f14:	4691      	mov	r9, r2
 8014f16:	eb1a 0508 	adds.w	r5, sl, r8
 8014f1a:	eb4b 0609 	adc.w	r6, fp, r9
 8014f1e:	687b      	ldr	r3, [r7, #4]
 8014f20:	685b      	ldr	r3, [r3, #4]
 8014f22:	4619      	mov	r1, r3
 8014f24:	f04f 0200 	mov.w	r2, #0
 8014f28:	f04f 0300 	mov.w	r3, #0
 8014f2c:	f04f 0400 	mov.w	r4, #0
 8014f30:	0094      	lsls	r4, r2, #2
 8014f32:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8014f36:	008b      	lsls	r3, r1, #2
 8014f38:	461a      	mov	r2, r3
 8014f3a:	4623      	mov	r3, r4
 8014f3c:	4628      	mov	r0, r5
 8014f3e:	4631      	mov	r1, r6
 8014f40:	f7f3 fdda 	bl	8008af8 <__aeabi_uldivmod>
 8014f44:	4603      	mov	r3, r0
 8014f46:	460c      	mov	r4, r1
 8014f48:	461a      	mov	r2, r3
 8014f4a:	4b50      	ldr	r3, [pc, #320]	; (801508c <UART_SetConfig+0x6f4>)
 8014f4c:	fba3 2302 	umull	r2, r3, r3, r2
 8014f50:	095b      	lsrs	r3, r3, #5
 8014f52:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8014f56:	68bb      	ldr	r3, [r7, #8]
 8014f58:	469b      	mov	fp, r3
 8014f5a:	f04f 0c00 	mov.w	ip, #0
 8014f5e:	46d9      	mov	r9, fp
 8014f60:	46e2      	mov	sl, ip
 8014f62:	eb19 0309 	adds.w	r3, r9, r9
 8014f66:	eb4a 040a 	adc.w	r4, sl, sl
 8014f6a:	4699      	mov	r9, r3
 8014f6c:	46a2      	mov	sl, r4
 8014f6e:	eb19 090b 	adds.w	r9, r9, fp
 8014f72:	eb4a 0a0c 	adc.w	sl, sl, ip
 8014f76:	f04f 0100 	mov.w	r1, #0
 8014f7a:	f04f 0200 	mov.w	r2, #0
 8014f7e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8014f82:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8014f86:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8014f8a:	4689      	mov	r9, r1
 8014f8c:	4692      	mov	sl, r2
 8014f8e:	eb1b 0509 	adds.w	r5, fp, r9
 8014f92:	eb4c 060a 	adc.w	r6, ip, sl
 8014f96:	687b      	ldr	r3, [r7, #4]
 8014f98:	685b      	ldr	r3, [r3, #4]
 8014f9a:	4619      	mov	r1, r3
 8014f9c:	f04f 0200 	mov.w	r2, #0
 8014fa0:	f04f 0300 	mov.w	r3, #0
 8014fa4:	f04f 0400 	mov.w	r4, #0
 8014fa8:	0094      	lsls	r4, r2, #2
 8014faa:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8014fae:	008b      	lsls	r3, r1, #2
 8014fb0:	461a      	mov	r2, r3
 8014fb2:	4623      	mov	r3, r4
 8014fb4:	4628      	mov	r0, r5
 8014fb6:	4631      	mov	r1, r6
 8014fb8:	f7f3 fd9e 	bl	8008af8 <__aeabi_uldivmod>
 8014fbc:	4603      	mov	r3, r0
 8014fbe:	460c      	mov	r4, r1
 8014fc0:	461a      	mov	r2, r3
 8014fc2:	4b32      	ldr	r3, [pc, #200]	; (801508c <UART_SetConfig+0x6f4>)
 8014fc4:	fba3 1302 	umull	r1, r3, r3, r2
 8014fc8:	095b      	lsrs	r3, r3, #5
 8014fca:	2164      	movs	r1, #100	; 0x64
 8014fcc:	fb01 f303 	mul.w	r3, r1, r3
 8014fd0:	1ad3      	subs	r3, r2, r3
 8014fd2:	011b      	lsls	r3, r3, #4
 8014fd4:	3332      	adds	r3, #50	; 0x32
 8014fd6:	4a2d      	ldr	r2, [pc, #180]	; (801508c <UART_SetConfig+0x6f4>)
 8014fd8:	fba2 2303 	umull	r2, r3, r2, r3
 8014fdc:	095b      	lsrs	r3, r3, #5
 8014fde:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8014fe2:	4498      	add	r8, r3
 8014fe4:	68bb      	ldr	r3, [r7, #8]
 8014fe6:	469b      	mov	fp, r3
 8014fe8:	f04f 0c00 	mov.w	ip, #0
 8014fec:	46d9      	mov	r9, fp
 8014fee:	46e2      	mov	sl, ip
 8014ff0:	eb19 0309 	adds.w	r3, r9, r9
 8014ff4:	eb4a 040a 	adc.w	r4, sl, sl
 8014ff8:	4699      	mov	r9, r3
 8014ffa:	46a2      	mov	sl, r4
 8014ffc:	eb19 090b 	adds.w	r9, r9, fp
 8015000:	eb4a 0a0c 	adc.w	sl, sl, ip
 8015004:	f04f 0100 	mov.w	r1, #0
 8015008:	f04f 0200 	mov.w	r2, #0
 801500c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8015010:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8015014:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8015018:	4689      	mov	r9, r1
 801501a:	4692      	mov	sl, r2
 801501c:	eb1b 0509 	adds.w	r5, fp, r9
 8015020:	eb4c 060a 	adc.w	r6, ip, sl
 8015024:	687b      	ldr	r3, [r7, #4]
 8015026:	685b      	ldr	r3, [r3, #4]
 8015028:	4619      	mov	r1, r3
 801502a:	f04f 0200 	mov.w	r2, #0
 801502e:	f04f 0300 	mov.w	r3, #0
 8015032:	f04f 0400 	mov.w	r4, #0
 8015036:	0094      	lsls	r4, r2, #2
 8015038:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 801503c:	008b      	lsls	r3, r1, #2
 801503e:	461a      	mov	r2, r3
 8015040:	4623      	mov	r3, r4
 8015042:	4628      	mov	r0, r5
 8015044:	4631      	mov	r1, r6
 8015046:	f7f3 fd57 	bl	8008af8 <__aeabi_uldivmod>
 801504a:	4603      	mov	r3, r0
 801504c:	460c      	mov	r4, r1
 801504e:	461a      	mov	r2, r3
 8015050:	4b0e      	ldr	r3, [pc, #56]	; (801508c <UART_SetConfig+0x6f4>)
 8015052:	fba3 1302 	umull	r1, r3, r3, r2
 8015056:	095b      	lsrs	r3, r3, #5
 8015058:	2164      	movs	r1, #100	; 0x64
 801505a:	fb01 f303 	mul.w	r3, r1, r3
 801505e:	1ad3      	subs	r3, r2, r3
 8015060:	011b      	lsls	r3, r3, #4
 8015062:	3332      	adds	r3, #50	; 0x32
 8015064:	4a09      	ldr	r2, [pc, #36]	; (801508c <UART_SetConfig+0x6f4>)
 8015066:	fba2 2303 	umull	r2, r3, r2, r3
 801506a:	095b      	lsrs	r3, r3, #5
 801506c:	f003 020f 	and.w	r2, r3, #15
 8015070:	687b      	ldr	r3, [r7, #4]
 8015072:	681b      	ldr	r3, [r3, #0]
 8015074:	4442      	add	r2, r8
 8015076:	609a      	str	r2, [r3, #8]
}
 8015078:	e7ff      	b.n	801507a <UART_SetConfig+0x6e2>
 801507a:	bf00      	nop
 801507c:	3714      	adds	r7, #20
 801507e:	46bd      	mov	sp, r7
 8015080:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015084:	40011000 	.word	0x40011000
 8015088:	40011400 	.word	0x40011400
 801508c:	51eb851f 	.word	0x51eb851f

08015090 <round>:
 8015090:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015092:	ec57 6b10 	vmov	r6, r7, d0
 8015096:	f3c7 500a 	ubfx	r0, r7, #20, #11
 801509a:	f2a0 34ff 	subw	r4, r0, #1023	; 0x3ff
 801509e:	2c13      	cmp	r4, #19
 80150a0:	463b      	mov	r3, r7
 80150a2:	463d      	mov	r5, r7
 80150a4:	dc17      	bgt.n	80150d6 <round+0x46>
 80150a6:	2c00      	cmp	r4, #0
 80150a8:	da09      	bge.n	80150be <round+0x2e>
 80150aa:	3401      	adds	r4, #1
 80150ac:	f007 4300 	and.w	r3, r7, #2147483648	; 0x80000000
 80150b0:	d103      	bne.n	80150ba <round+0x2a>
 80150b2:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 80150b6:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 80150ba:	2100      	movs	r1, #0
 80150bc:	e02c      	b.n	8015118 <round+0x88>
 80150be:	4a18      	ldr	r2, [pc, #96]	; (8015120 <round+0x90>)
 80150c0:	4122      	asrs	r2, r4
 80150c2:	4217      	tst	r7, r2
 80150c4:	d100      	bne.n	80150c8 <round+0x38>
 80150c6:	b19e      	cbz	r6, 80150f0 <round+0x60>
 80150c8:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80150cc:	4123      	asrs	r3, r4
 80150ce:	442b      	add	r3, r5
 80150d0:	ea23 0302 	bic.w	r3, r3, r2
 80150d4:	e7f1      	b.n	80150ba <round+0x2a>
 80150d6:	2c33      	cmp	r4, #51	; 0x33
 80150d8:	dd0d      	ble.n	80150f6 <round+0x66>
 80150da:	f5b4 6f80 	cmp.w	r4, #1024	; 0x400
 80150de:	d107      	bne.n	80150f0 <round+0x60>
 80150e0:	4630      	mov	r0, r6
 80150e2:	4639      	mov	r1, r7
 80150e4:	ee10 2a10 	vmov	r2, s0
 80150e8:	f7f3 f808 	bl	80080fc <__adddf3>
 80150ec:	4606      	mov	r6, r0
 80150ee:	460f      	mov	r7, r1
 80150f0:	ec47 6b10 	vmov	d0, r6, r7
 80150f4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80150f6:	f2a0 4213 	subw	r2, r0, #1043	; 0x413
 80150fa:	f04f 30ff 	mov.w	r0, #4294967295
 80150fe:	40d0      	lsrs	r0, r2
 8015100:	4206      	tst	r6, r0
 8015102:	d0f5      	beq.n	80150f0 <round+0x60>
 8015104:	2201      	movs	r2, #1
 8015106:	f1c4 0433 	rsb	r4, r4, #51	; 0x33
 801510a:	fa02 f404 	lsl.w	r4, r2, r4
 801510e:	1931      	adds	r1, r6, r4
 8015110:	bf28      	it	cs
 8015112:	189b      	addcs	r3, r3, r2
 8015114:	ea21 0100 	bic.w	r1, r1, r0
 8015118:	461f      	mov	r7, r3
 801511a:	460e      	mov	r6, r1
 801511c:	e7e8      	b.n	80150f0 <round+0x60>
 801511e:	bf00      	nop
 8015120:	000fffff 	.word	0x000fffff

08015124 <__errno>:
 8015124:	4b01      	ldr	r3, [pc, #4]	; (801512c <__errno+0x8>)
 8015126:	6818      	ldr	r0, [r3, #0]
 8015128:	4770      	bx	lr
 801512a:	bf00      	nop
 801512c:	20000028 	.word	0x20000028

08015130 <__libc_init_array>:
 8015130:	b570      	push	{r4, r5, r6, lr}
 8015132:	4e0d      	ldr	r6, [pc, #52]	; (8015168 <__libc_init_array+0x38>)
 8015134:	4c0d      	ldr	r4, [pc, #52]	; (801516c <__libc_init_array+0x3c>)
 8015136:	1ba4      	subs	r4, r4, r6
 8015138:	10a4      	asrs	r4, r4, #2
 801513a:	2500      	movs	r5, #0
 801513c:	42a5      	cmp	r5, r4
 801513e:	d109      	bne.n	8015154 <__libc_init_array+0x24>
 8015140:	4e0b      	ldr	r6, [pc, #44]	; (8015170 <__libc_init_array+0x40>)
 8015142:	4c0c      	ldr	r4, [pc, #48]	; (8015174 <__libc_init_array+0x44>)
 8015144:	f005 f83c 	bl	801a1c0 <_init>
 8015148:	1ba4      	subs	r4, r4, r6
 801514a:	10a4      	asrs	r4, r4, #2
 801514c:	2500      	movs	r5, #0
 801514e:	42a5      	cmp	r5, r4
 8015150:	d105      	bne.n	801515e <__libc_init_array+0x2e>
 8015152:	bd70      	pop	{r4, r5, r6, pc}
 8015154:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8015158:	4798      	blx	r3
 801515a:	3501      	adds	r5, #1
 801515c:	e7ee      	b.n	801513c <__libc_init_array+0xc>
 801515e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8015162:	4798      	blx	r3
 8015164:	3501      	adds	r5, #1
 8015166:	e7f2      	b.n	801514e <__libc_init_array+0x1e>
 8015168:	0801a7cc 	.word	0x0801a7cc
 801516c:	0801a7cc 	.word	0x0801a7cc
 8015170:	0801a7cc 	.word	0x0801a7cc
 8015174:	0801a7d0 	.word	0x0801a7d0

08015178 <memcpy>:
 8015178:	b510      	push	{r4, lr}
 801517a:	1e43      	subs	r3, r0, #1
 801517c:	440a      	add	r2, r1
 801517e:	4291      	cmp	r1, r2
 8015180:	d100      	bne.n	8015184 <memcpy+0xc>
 8015182:	bd10      	pop	{r4, pc}
 8015184:	f811 4b01 	ldrb.w	r4, [r1], #1
 8015188:	f803 4f01 	strb.w	r4, [r3, #1]!
 801518c:	e7f7      	b.n	801517e <memcpy+0x6>

0801518e <memset>:
 801518e:	4402      	add	r2, r0
 8015190:	4603      	mov	r3, r0
 8015192:	4293      	cmp	r3, r2
 8015194:	d100      	bne.n	8015198 <memset+0xa>
 8015196:	4770      	bx	lr
 8015198:	f803 1b01 	strb.w	r1, [r3], #1
 801519c:	e7f9      	b.n	8015192 <memset+0x4>

0801519e <__cvt>:
 801519e:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80151a2:	ec55 4b10 	vmov	r4, r5, d0
 80151a6:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 80151a8:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80151ac:	2d00      	cmp	r5, #0
 80151ae:	460e      	mov	r6, r1
 80151b0:	4691      	mov	r9, r2
 80151b2:	4619      	mov	r1, r3
 80151b4:	bfb8      	it	lt
 80151b6:	4622      	movlt	r2, r4
 80151b8:	462b      	mov	r3, r5
 80151ba:	f027 0720 	bic.w	r7, r7, #32
 80151be:	bfbb      	ittet	lt
 80151c0:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80151c4:	461d      	movlt	r5, r3
 80151c6:	2300      	movge	r3, #0
 80151c8:	232d      	movlt	r3, #45	; 0x2d
 80151ca:	bfb8      	it	lt
 80151cc:	4614      	movlt	r4, r2
 80151ce:	2f46      	cmp	r7, #70	; 0x46
 80151d0:	700b      	strb	r3, [r1, #0]
 80151d2:	d004      	beq.n	80151de <__cvt+0x40>
 80151d4:	2f45      	cmp	r7, #69	; 0x45
 80151d6:	d100      	bne.n	80151da <__cvt+0x3c>
 80151d8:	3601      	adds	r6, #1
 80151da:	2102      	movs	r1, #2
 80151dc:	e000      	b.n	80151e0 <__cvt+0x42>
 80151de:	2103      	movs	r1, #3
 80151e0:	ab03      	add	r3, sp, #12
 80151e2:	9301      	str	r3, [sp, #4]
 80151e4:	ab02      	add	r3, sp, #8
 80151e6:	9300      	str	r3, [sp, #0]
 80151e8:	4632      	mov	r2, r6
 80151ea:	4653      	mov	r3, sl
 80151ec:	ec45 4b10 	vmov	d0, r4, r5
 80151f0:	f001 ff82 	bl	80170f8 <_dtoa_r>
 80151f4:	2f47      	cmp	r7, #71	; 0x47
 80151f6:	4680      	mov	r8, r0
 80151f8:	d102      	bne.n	8015200 <__cvt+0x62>
 80151fa:	f019 0f01 	tst.w	r9, #1
 80151fe:	d026      	beq.n	801524e <__cvt+0xb0>
 8015200:	2f46      	cmp	r7, #70	; 0x46
 8015202:	eb08 0906 	add.w	r9, r8, r6
 8015206:	d111      	bne.n	801522c <__cvt+0x8e>
 8015208:	f898 3000 	ldrb.w	r3, [r8]
 801520c:	2b30      	cmp	r3, #48	; 0x30
 801520e:	d10a      	bne.n	8015226 <__cvt+0x88>
 8015210:	2200      	movs	r2, #0
 8015212:	2300      	movs	r3, #0
 8015214:	4620      	mov	r0, r4
 8015216:	4629      	mov	r1, r5
 8015218:	f7f3 fb8e 	bl	8008938 <__aeabi_dcmpeq>
 801521c:	b918      	cbnz	r0, 8015226 <__cvt+0x88>
 801521e:	f1c6 0601 	rsb	r6, r6, #1
 8015222:	f8ca 6000 	str.w	r6, [sl]
 8015226:	f8da 3000 	ldr.w	r3, [sl]
 801522a:	4499      	add	r9, r3
 801522c:	2200      	movs	r2, #0
 801522e:	2300      	movs	r3, #0
 8015230:	4620      	mov	r0, r4
 8015232:	4629      	mov	r1, r5
 8015234:	f7f3 fb80 	bl	8008938 <__aeabi_dcmpeq>
 8015238:	b938      	cbnz	r0, 801524a <__cvt+0xac>
 801523a:	2230      	movs	r2, #48	; 0x30
 801523c:	9b03      	ldr	r3, [sp, #12]
 801523e:	454b      	cmp	r3, r9
 8015240:	d205      	bcs.n	801524e <__cvt+0xb0>
 8015242:	1c59      	adds	r1, r3, #1
 8015244:	9103      	str	r1, [sp, #12]
 8015246:	701a      	strb	r2, [r3, #0]
 8015248:	e7f8      	b.n	801523c <__cvt+0x9e>
 801524a:	f8cd 900c 	str.w	r9, [sp, #12]
 801524e:	9b03      	ldr	r3, [sp, #12]
 8015250:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8015252:	eba3 0308 	sub.w	r3, r3, r8
 8015256:	4640      	mov	r0, r8
 8015258:	6013      	str	r3, [r2, #0]
 801525a:	b004      	add	sp, #16
 801525c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08015260 <__exponent>:
 8015260:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8015262:	2900      	cmp	r1, #0
 8015264:	4604      	mov	r4, r0
 8015266:	bfba      	itte	lt
 8015268:	4249      	neglt	r1, r1
 801526a:	232d      	movlt	r3, #45	; 0x2d
 801526c:	232b      	movge	r3, #43	; 0x2b
 801526e:	2909      	cmp	r1, #9
 8015270:	f804 2b02 	strb.w	r2, [r4], #2
 8015274:	7043      	strb	r3, [r0, #1]
 8015276:	dd20      	ble.n	80152ba <__exponent+0x5a>
 8015278:	f10d 0307 	add.w	r3, sp, #7
 801527c:	461f      	mov	r7, r3
 801527e:	260a      	movs	r6, #10
 8015280:	fb91 f5f6 	sdiv	r5, r1, r6
 8015284:	fb06 1115 	mls	r1, r6, r5, r1
 8015288:	3130      	adds	r1, #48	; 0x30
 801528a:	2d09      	cmp	r5, #9
 801528c:	f803 1c01 	strb.w	r1, [r3, #-1]
 8015290:	f103 32ff 	add.w	r2, r3, #4294967295
 8015294:	4629      	mov	r1, r5
 8015296:	dc09      	bgt.n	80152ac <__exponent+0x4c>
 8015298:	3130      	adds	r1, #48	; 0x30
 801529a:	3b02      	subs	r3, #2
 801529c:	f802 1c01 	strb.w	r1, [r2, #-1]
 80152a0:	42bb      	cmp	r3, r7
 80152a2:	4622      	mov	r2, r4
 80152a4:	d304      	bcc.n	80152b0 <__exponent+0x50>
 80152a6:	1a10      	subs	r0, r2, r0
 80152a8:	b003      	add	sp, #12
 80152aa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80152ac:	4613      	mov	r3, r2
 80152ae:	e7e7      	b.n	8015280 <__exponent+0x20>
 80152b0:	f813 2b01 	ldrb.w	r2, [r3], #1
 80152b4:	f804 2b01 	strb.w	r2, [r4], #1
 80152b8:	e7f2      	b.n	80152a0 <__exponent+0x40>
 80152ba:	2330      	movs	r3, #48	; 0x30
 80152bc:	4419      	add	r1, r3
 80152be:	7083      	strb	r3, [r0, #2]
 80152c0:	1d02      	adds	r2, r0, #4
 80152c2:	70c1      	strb	r1, [r0, #3]
 80152c4:	e7ef      	b.n	80152a6 <__exponent+0x46>
	...

080152c8 <_printf_float>:
 80152c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80152cc:	b08d      	sub	sp, #52	; 0x34
 80152ce:	460c      	mov	r4, r1
 80152d0:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 80152d4:	4616      	mov	r6, r2
 80152d6:	461f      	mov	r7, r3
 80152d8:	4605      	mov	r5, r0
 80152da:	f003 f9a7 	bl	801862c <_localeconv_r>
 80152de:	6803      	ldr	r3, [r0, #0]
 80152e0:	9304      	str	r3, [sp, #16]
 80152e2:	4618      	mov	r0, r3
 80152e4:	f7f2 feac 	bl	8008040 <strlen>
 80152e8:	2300      	movs	r3, #0
 80152ea:	930a      	str	r3, [sp, #40]	; 0x28
 80152ec:	f8d8 3000 	ldr.w	r3, [r8]
 80152f0:	9005      	str	r0, [sp, #20]
 80152f2:	3307      	adds	r3, #7
 80152f4:	f023 0307 	bic.w	r3, r3, #7
 80152f8:	f103 0208 	add.w	r2, r3, #8
 80152fc:	f894 a018 	ldrb.w	sl, [r4, #24]
 8015300:	f8d4 b000 	ldr.w	fp, [r4]
 8015304:	f8c8 2000 	str.w	r2, [r8]
 8015308:	e9d3 2300 	ldrd	r2, r3, [r3]
 801530c:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8015310:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8015314:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8015318:	9307      	str	r3, [sp, #28]
 801531a:	f8cd 8018 	str.w	r8, [sp, #24]
 801531e:	f04f 32ff 	mov.w	r2, #4294967295
 8015322:	4ba7      	ldr	r3, [pc, #668]	; (80155c0 <_printf_float+0x2f8>)
 8015324:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8015328:	f7f3 fb38 	bl	800899c <__aeabi_dcmpun>
 801532c:	bb70      	cbnz	r0, 801538c <_printf_float+0xc4>
 801532e:	f04f 32ff 	mov.w	r2, #4294967295
 8015332:	4ba3      	ldr	r3, [pc, #652]	; (80155c0 <_printf_float+0x2f8>)
 8015334:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8015338:	f7f3 fb12 	bl	8008960 <__aeabi_dcmple>
 801533c:	bb30      	cbnz	r0, 801538c <_printf_float+0xc4>
 801533e:	2200      	movs	r2, #0
 8015340:	2300      	movs	r3, #0
 8015342:	4640      	mov	r0, r8
 8015344:	4649      	mov	r1, r9
 8015346:	f7f3 fb01 	bl	800894c <__aeabi_dcmplt>
 801534a:	b110      	cbz	r0, 8015352 <_printf_float+0x8a>
 801534c:	232d      	movs	r3, #45	; 0x2d
 801534e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8015352:	4a9c      	ldr	r2, [pc, #624]	; (80155c4 <_printf_float+0x2fc>)
 8015354:	4b9c      	ldr	r3, [pc, #624]	; (80155c8 <_printf_float+0x300>)
 8015356:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 801535a:	bf8c      	ite	hi
 801535c:	4690      	movhi	r8, r2
 801535e:	4698      	movls	r8, r3
 8015360:	2303      	movs	r3, #3
 8015362:	f02b 0204 	bic.w	r2, fp, #4
 8015366:	6123      	str	r3, [r4, #16]
 8015368:	6022      	str	r2, [r4, #0]
 801536a:	f04f 0900 	mov.w	r9, #0
 801536e:	9700      	str	r7, [sp, #0]
 8015370:	4633      	mov	r3, r6
 8015372:	aa0b      	add	r2, sp, #44	; 0x2c
 8015374:	4621      	mov	r1, r4
 8015376:	4628      	mov	r0, r5
 8015378:	f000 f9e6 	bl	8015748 <_printf_common>
 801537c:	3001      	adds	r0, #1
 801537e:	f040 808d 	bne.w	801549c <_printf_float+0x1d4>
 8015382:	f04f 30ff 	mov.w	r0, #4294967295
 8015386:	b00d      	add	sp, #52	; 0x34
 8015388:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801538c:	4642      	mov	r2, r8
 801538e:	464b      	mov	r3, r9
 8015390:	4640      	mov	r0, r8
 8015392:	4649      	mov	r1, r9
 8015394:	f7f3 fb02 	bl	800899c <__aeabi_dcmpun>
 8015398:	b110      	cbz	r0, 80153a0 <_printf_float+0xd8>
 801539a:	4a8c      	ldr	r2, [pc, #560]	; (80155cc <_printf_float+0x304>)
 801539c:	4b8c      	ldr	r3, [pc, #560]	; (80155d0 <_printf_float+0x308>)
 801539e:	e7da      	b.n	8015356 <_printf_float+0x8e>
 80153a0:	6861      	ldr	r1, [r4, #4]
 80153a2:	1c4b      	adds	r3, r1, #1
 80153a4:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 80153a8:	a80a      	add	r0, sp, #40	; 0x28
 80153aa:	d13e      	bne.n	801542a <_printf_float+0x162>
 80153ac:	2306      	movs	r3, #6
 80153ae:	6063      	str	r3, [r4, #4]
 80153b0:	2300      	movs	r3, #0
 80153b2:	e9cd 0302 	strd	r0, r3, [sp, #8]
 80153b6:	ab09      	add	r3, sp, #36	; 0x24
 80153b8:	9300      	str	r3, [sp, #0]
 80153ba:	ec49 8b10 	vmov	d0, r8, r9
 80153be:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80153c2:	6022      	str	r2, [r4, #0]
 80153c4:	f8cd a004 	str.w	sl, [sp, #4]
 80153c8:	6861      	ldr	r1, [r4, #4]
 80153ca:	4628      	mov	r0, r5
 80153cc:	f7ff fee7 	bl	801519e <__cvt>
 80153d0:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 80153d4:	2b47      	cmp	r3, #71	; 0x47
 80153d6:	4680      	mov	r8, r0
 80153d8:	d109      	bne.n	80153ee <_printf_float+0x126>
 80153da:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80153dc:	1cd8      	adds	r0, r3, #3
 80153de:	db02      	blt.n	80153e6 <_printf_float+0x11e>
 80153e0:	6862      	ldr	r2, [r4, #4]
 80153e2:	4293      	cmp	r3, r2
 80153e4:	dd47      	ble.n	8015476 <_printf_float+0x1ae>
 80153e6:	f1aa 0a02 	sub.w	sl, sl, #2
 80153ea:	fa5f fa8a 	uxtb.w	sl, sl
 80153ee:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 80153f2:	9909      	ldr	r1, [sp, #36]	; 0x24
 80153f4:	d824      	bhi.n	8015440 <_printf_float+0x178>
 80153f6:	3901      	subs	r1, #1
 80153f8:	4652      	mov	r2, sl
 80153fa:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80153fe:	9109      	str	r1, [sp, #36]	; 0x24
 8015400:	f7ff ff2e 	bl	8015260 <__exponent>
 8015404:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8015406:	1813      	adds	r3, r2, r0
 8015408:	2a01      	cmp	r2, #1
 801540a:	4681      	mov	r9, r0
 801540c:	6123      	str	r3, [r4, #16]
 801540e:	dc02      	bgt.n	8015416 <_printf_float+0x14e>
 8015410:	6822      	ldr	r2, [r4, #0]
 8015412:	07d1      	lsls	r1, r2, #31
 8015414:	d501      	bpl.n	801541a <_printf_float+0x152>
 8015416:	3301      	adds	r3, #1
 8015418:	6123      	str	r3, [r4, #16]
 801541a:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 801541e:	2b00      	cmp	r3, #0
 8015420:	d0a5      	beq.n	801536e <_printf_float+0xa6>
 8015422:	232d      	movs	r3, #45	; 0x2d
 8015424:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8015428:	e7a1      	b.n	801536e <_printf_float+0xa6>
 801542a:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 801542e:	f000 8177 	beq.w	8015720 <_printf_float+0x458>
 8015432:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8015436:	d1bb      	bne.n	80153b0 <_printf_float+0xe8>
 8015438:	2900      	cmp	r1, #0
 801543a:	d1b9      	bne.n	80153b0 <_printf_float+0xe8>
 801543c:	2301      	movs	r3, #1
 801543e:	e7b6      	b.n	80153ae <_printf_float+0xe6>
 8015440:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 8015444:	d119      	bne.n	801547a <_printf_float+0x1b2>
 8015446:	2900      	cmp	r1, #0
 8015448:	6863      	ldr	r3, [r4, #4]
 801544a:	dd0c      	ble.n	8015466 <_printf_float+0x19e>
 801544c:	6121      	str	r1, [r4, #16]
 801544e:	b913      	cbnz	r3, 8015456 <_printf_float+0x18e>
 8015450:	6822      	ldr	r2, [r4, #0]
 8015452:	07d2      	lsls	r2, r2, #31
 8015454:	d502      	bpl.n	801545c <_printf_float+0x194>
 8015456:	3301      	adds	r3, #1
 8015458:	440b      	add	r3, r1
 801545a:	6123      	str	r3, [r4, #16]
 801545c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801545e:	65a3      	str	r3, [r4, #88]	; 0x58
 8015460:	f04f 0900 	mov.w	r9, #0
 8015464:	e7d9      	b.n	801541a <_printf_float+0x152>
 8015466:	b913      	cbnz	r3, 801546e <_printf_float+0x1a6>
 8015468:	6822      	ldr	r2, [r4, #0]
 801546a:	07d0      	lsls	r0, r2, #31
 801546c:	d501      	bpl.n	8015472 <_printf_float+0x1aa>
 801546e:	3302      	adds	r3, #2
 8015470:	e7f3      	b.n	801545a <_printf_float+0x192>
 8015472:	2301      	movs	r3, #1
 8015474:	e7f1      	b.n	801545a <_printf_float+0x192>
 8015476:	f04f 0a67 	mov.w	sl, #103	; 0x67
 801547a:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 801547e:	4293      	cmp	r3, r2
 8015480:	db05      	blt.n	801548e <_printf_float+0x1c6>
 8015482:	6822      	ldr	r2, [r4, #0]
 8015484:	6123      	str	r3, [r4, #16]
 8015486:	07d1      	lsls	r1, r2, #31
 8015488:	d5e8      	bpl.n	801545c <_printf_float+0x194>
 801548a:	3301      	adds	r3, #1
 801548c:	e7e5      	b.n	801545a <_printf_float+0x192>
 801548e:	2b00      	cmp	r3, #0
 8015490:	bfd4      	ite	le
 8015492:	f1c3 0302 	rsble	r3, r3, #2
 8015496:	2301      	movgt	r3, #1
 8015498:	4413      	add	r3, r2
 801549a:	e7de      	b.n	801545a <_printf_float+0x192>
 801549c:	6823      	ldr	r3, [r4, #0]
 801549e:	055a      	lsls	r2, r3, #21
 80154a0:	d407      	bmi.n	80154b2 <_printf_float+0x1ea>
 80154a2:	6923      	ldr	r3, [r4, #16]
 80154a4:	4642      	mov	r2, r8
 80154a6:	4631      	mov	r1, r6
 80154a8:	4628      	mov	r0, r5
 80154aa:	47b8      	blx	r7
 80154ac:	3001      	adds	r0, #1
 80154ae:	d12b      	bne.n	8015508 <_printf_float+0x240>
 80154b0:	e767      	b.n	8015382 <_printf_float+0xba>
 80154b2:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 80154b6:	f240 80dc 	bls.w	8015672 <_printf_float+0x3aa>
 80154ba:	2200      	movs	r2, #0
 80154bc:	2300      	movs	r3, #0
 80154be:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80154c2:	f7f3 fa39 	bl	8008938 <__aeabi_dcmpeq>
 80154c6:	2800      	cmp	r0, #0
 80154c8:	d033      	beq.n	8015532 <_printf_float+0x26a>
 80154ca:	2301      	movs	r3, #1
 80154cc:	4a41      	ldr	r2, [pc, #260]	; (80155d4 <_printf_float+0x30c>)
 80154ce:	4631      	mov	r1, r6
 80154d0:	4628      	mov	r0, r5
 80154d2:	47b8      	blx	r7
 80154d4:	3001      	adds	r0, #1
 80154d6:	f43f af54 	beq.w	8015382 <_printf_float+0xba>
 80154da:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80154de:	429a      	cmp	r2, r3
 80154e0:	db02      	blt.n	80154e8 <_printf_float+0x220>
 80154e2:	6823      	ldr	r3, [r4, #0]
 80154e4:	07d8      	lsls	r0, r3, #31
 80154e6:	d50f      	bpl.n	8015508 <_printf_float+0x240>
 80154e8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80154ec:	4631      	mov	r1, r6
 80154ee:	4628      	mov	r0, r5
 80154f0:	47b8      	blx	r7
 80154f2:	3001      	adds	r0, #1
 80154f4:	f43f af45 	beq.w	8015382 <_printf_float+0xba>
 80154f8:	f04f 0800 	mov.w	r8, #0
 80154fc:	f104 091a 	add.w	r9, r4, #26
 8015500:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8015502:	3b01      	subs	r3, #1
 8015504:	4543      	cmp	r3, r8
 8015506:	dc09      	bgt.n	801551c <_printf_float+0x254>
 8015508:	6823      	ldr	r3, [r4, #0]
 801550a:	079b      	lsls	r3, r3, #30
 801550c:	f100 8103 	bmi.w	8015716 <_printf_float+0x44e>
 8015510:	68e0      	ldr	r0, [r4, #12]
 8015512:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8015514:	4298      	cmp	r0, r3
 8015516:	bfb8      	it	lt
 8015518:	4618      	movlt	r0, r3
 801551a:	e734      	b.n	8015386 <_printf_float+0xbe>
 801551c:	2301      	movs	r3, #1
 801551e:	464a      	mov	r2, r9
 8015520:	4631      	mov	r1, r6
 8015522:	4628      	mov	r0, r5
 8015524:	47b8      	blx	r7
 8015526:	3001      	adds	r0, #1
 8015528:	f43f af2b 	beq.w	8015382 <_printf_float+0xba>
 801552c:	f108 0801 	add.w	r8, r8, #1
 8015530:	e7e6      	b.n	8015500 <_printf_float+0x238>
 8015532:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8015534:	2b00      	cmp	r3, #0
 8015536:	dc2b      	bgt.n	8015590 <_printf_float+0x2c8>
 8015538:	2301      	movs	r3, #1
 801553a:	4a26      	ldr	r2, [pc, #152]	; (80155d4 <_printf_float+0x30c>)
 801553c:	4631      	mov	r1, r6
 801553e:	4628      	mov	r0, r5
 8015540:	47b8      	blx	r7
 8015542:	3001      	adds	r0, #1
 8015544:	f43f af1d 	beq.w	8015382 <_printf_float+0xba>
 8015548:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801554a:	b923      	cbnz	r3, 8015556 <_printf_float+0x28e>
 801554c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801554e:	b913      	cbnz	r3, 8015556 <_printf_float+0x28e>
 8015550:	6823      	ldr	r3, [r4, #0]
 8015552:	07d9      	lsls	r1, r3, #31
 8015554:	d5d8      	bpl.n	8015508 <_printf_float+0x240>
 8015556:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801555a:	4631      	mov	r1, r6
 801555c:	4628      	mov	r0, r5
 801555e:	47b8      	blx	r7
 8015560:	3001      	adds	r0, #1
 8015562:	f43f af0e 	beq.w	8015382 <_printf_float+0xba>
 8015566:	f04f 0900 	mov.w	r9, #0
 801556a:	f104 0a1a 	add.w	sl, r4, #26
 801556e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8015570:	425b      	negs	r3, r3
 8015572:	454b      	cmp	r3, r9
 8015574:	dc01      	bgt.n	801557a <_printf_float+0x2b2>
 8015576:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8015578:	e794      	b.n	80154a4 <_printf_float+0x1dc>
 801557a:	2301      	movs	r3, #1
 801557c:	4652      	mov	r2, sl
 801557e:	4631      	mov	r1, r6
 8015580:	4628      	mov	r0, r5
 8015582:	47b8      	blx	r7
 8015584:	3001      	adds	r0, #1
 8015586:	f43f aefc 	beq.w	8015382 <_printf_float+0xba>
 801558a:	f109 0901 	add.w	r9, r9, #1
 801558e:	e7ee      	b.n	801556e <_printf_float+0x2a6>
 8015590:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8015592:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8015594:	429a      	cmp	r2, r3
 8015596:	bfa8      	it	ge
 8015598:	461a      	movge	r2, r3
 801559a:	2a00      	cmp	r2, #0
 801559c:	4691      	mov	r9, r2
 801559e:	dd07      	ble.n	80155b0 <_printf_float+0x2e8>
 80155a0:	4613      	mov	r3, r2
 80155a2:	4631      	mov	r1, r6
 80155a4:	4642      	mov	r2, r8
 80155a6:	4628      	mov	r0, r5
 80155a8:	47b8      	blx	r7
 80155aa:	3001      	adds	r0, #1
 80155ac:	f43f aee9 	beq.w	8015382 <_printf_float+0xba>
 80155b0:	f104 031a 	add.w	r3, r4, #26
 80155b4:	f04f 0b00 	mov.w	fp, #0
 80155b8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80155bc:	9306      	str	r3, [sp, #24]
 80155be:	e015      	b.n	80155ec <_printf_float+0x324>
 80155c0:	7fefffff 	.word	0x7fefffff
 80155c4:	0801a494 	.word	0x0801a494
 80155c8:	0801a490 	.word	0x0801a490
 80155cc:	0801a49c 	.word	0x0801a49c
 80155d0:	0801a498 	.word	0x0801a498
 80155d4:	0801a6bb 	.word	0x0801a6bb
 80155d8:	2301      	movs	r3, #1
 80155da:	9a06      	ldr	r2, [sp, #24]
 80155dc:	4631      	mov	r1, r6
 80155de:	4628      	mov	r0, r5
 80155e0:	47b8      	blx	r7
 80155e2:	3001      	adds	r0, #1
 80155e4:	f43f aecd 	beq.w	8015382 <_printf_float+0xba>
 80155e8:	f10b 0b01 	add.w	fp, fp, #1
 80155ec:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 80155f0:	ebaa 0309 	sub.w	r3, sl, r9
 80155f4:	455b      	cmp	r3, fp
 80155f6:	dcef      	bgt.n	80155d8 <_printf_float+0x310>
 80155f8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80155fc:	429a      	cmp	r2, r3
 80155fe:	44d0      	add	r8, sl
 8015600:	db15      	blt.n	801562e <_printf_float+0x366>
 8015602:	6823      	ldr	r3, [r4, #0]
 8015604:	07da      	lsls	r2, r3, #31
 8015606:	d412      	bmi.n	801562e <_printf_float+0x366>
 8015608:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801560a:	9909      	ldr	r1, [sp, #36]	; 0x24
 801560c:	eba3 020a 	sub.w	r2, r3, sl
 8015610:	eba3 0a01 	sub.w	sl, r3, r1
 8015614:	4592      	cmp	sl, r2
 8015616:	bfa8      	it	ge
 8015618:	4692      	movge	sl, r2
 801561a:	f1ba 0f00 	cmp.w	sl, #0
 801561e:	dc0e      	bgt.n	801563e <_printf_float+0x376>
 8015620:	f04f 0800 	mov.w	r8, #0
 8015624:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8015628:	f104 091a 	add.w	r9, r4, #26
 801562c:	e019      	b.n	8015662 <_printf_float+0x39a>
 801562e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8015632:	4631      	mov	r1, r6
 8015634:	4628      	mov	r0, r5
 8015636:	47b8      	blx	r7
 8015638:	3001      	adds	r0, #1
 801563a:	d1e5      	bne.n	8015608 <_printf_float+0x340>
 801563c:	e6a1      	b.n	8015382 <_printf_float+0xba>
 801563e:	4653      	mov	r3, sl
 8015640:	4642      	mov	r2, r8
 8015642:	4631      	mov	r1, r6
 8015644:	4628      	mov	r0, r5
 8015646:	47b8      	blx	r7
 8015648:	3001      	adds	r0, #1
 801564a:	d1e9      	bne.n	8015620 <_printf_float+0x358>
 801564c:	e699      	b.n	8015382 <_printf_float+0xba>
 801564e:	2301      	movs	r3, #1
 8015650:	464a      	mov	r2, r9
 8015652:	4631      	mov	r1, r6
 8015654:	4628      	mov	r0, r5
 8015656:	47b8      	blx	r7
 8015658:	3001      	adds	r0, #1
 801565a:	f43f ae92 	beq.w	8015382 <_printf_float+0xba>
 801565e:	f108 0801 	add.w	r8, r8, #1
 8015662:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8015666:	1a9b      	subs	r3, r3, r2
 8015668:	eba3 030a 	sub.w	r3, r3, sl
 801566c:	4543      	cmp	r3, r8
 801566e:	dcee      	bgt.n	801564e <_printf_float+0x386>
 8015670:	e74a      	b.n	8015508 <_printf_float+0x240>
 8015672:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8015674:	2a01      	cmp	r2, #1
 8015676:	dc01      	bgt.n	801567c <_printf_float+0x3b4>
 8015678:	07db      	lsls	r3, r3, #31
 801567a:	d53a      	bpl.n	80156f2 <_printf_float+0x42a>
 801567c:	2301      	movs	r3, #1
 801567e:	4642      	mov	r2, r8
 8015680:	4631      	mov	r1, r6
 8015682:	4628      	mov	r0, r5
 8015684:	47b8      	blx	r7
 8015686:	3001      	adds	r0, #1
 8015688:	f43f ae7b 	beq.w	8015382 <_printf_float+0xba>
 801568c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8015690:	4631      	mov	r1, r6
 8015692:	4628      	mov	r0, r5
 8015694:	47b8      	blx	r7
 8015696:	3001      	adds	r0, #1
 8015698:	f108 0801 	add.w	r8, r8, #1
 801569c:	f43f ae71 	beq.w	8015382 <_printf_float+0xba>
 80156a0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80156a2:	2200      	movs	r2, #0
 80156a4:	f103 3aff 	add.w	sl, r3, #4294967295
 80156a8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80156ac:	2300      	movs	r3, #0
 80156ae:	f7f3 f943 	bl	8008938 <__aeabi_dcmpeq>
 80156b2:	b9c8      	cbnz	r0, 80156e8 <_printf_float+0x420>
 80156b4:	4653      	mov	r3, sl
 80156b6:	4642      	mov	r2, r8
 80156b8:	4631      	mov	r1, r6
 80156ba:	4628      	mov	r0, r5
 80156bc:	47b8      	blx	r7
 80156be:	3001      	adds	r0, #1
 80156c0:	d10e      	bne.n	80156e0 <_printf_float+0x418>
 80156c2:	e65e      	b.n	8015382 <_printf_float+0xba>
 80156c4:	2301      	movs	r3, #1
 80156c6:	4652      	mov	r2, sl
 80156c8:	4631      	mov	r1, r6
 80156ca:	4628      	mov	r0, r5
 80156cc:	47b8      	blx	r7
 80156ce:	3001      	adds	r0, #1
 80156d0:	f43f ae57 	beq.w	8015382 <_printf_float+0xba>
 80156d4:	f108 0801 	add.w	r8, r8, #1
 80156d8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80156da:	3b01      	subs	r3, #1
 80156dc:	4543      	cmp	r3, r8
 80156de:	dcf1      	bgt.n	80156c4 <_printf_float+0x3fc>
 80156e0:	464b      	mov	r3, r9
 80156e2:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80156e6:	e6de      	b.n	80154a6 <_printf_float+0x1de>
 80156e8:	f04f 0800 	mov.w	r8, #0
 80156ec:	f104 0a1a 	add.w	sl, r4, #26
 80156f0:	e7f2      	b.n	80156d8 <_printf_float+0x410>
 80156f2:	2301      	movs	r3, #1
 80156f4:	e7df      	b.n	80156b6 <_printf_float+0x3ee>
 80156f6:	2301      	movs	r3, #1
 80156f8:	464a      	mov	r2, r9
 80156fa:	4631      	mov	r1, r6
 80156fc:	4628      	mov	r0, r5
 80156fe:	47b8      	blx	r7
 8015700:	3001      	adds	r0, #1
 8015702:	f43f ae3e 	beq.w	8015382 <_printf_float+0xba>
 8015706:	f108 0801 	add.w	r8, r8, #1
 801570a:	68e3      	ldr	r3, [r4, #12]
 801570c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 801570e:	1a9b      	subs	r3, r3, r2
 8015710:	4543      	cmp	r3, r8
 8015712:	dcf0      	bgt.n	80156f6 <_printf_float+0x42e>
 8015714:	e6fc      	b.n	8015510 <_printf_float+0x248>
 8015716:	f04f 0800 	mov.w	r8, #0
 801571a:	f104 0919 	add.w	r9, r4, #25
 801571e:	e7f4      	b.n	801570a <_printf_float+0x442>
 8015720:	2900      	cmp	r1, #0
 8015722:	f43f ae8b 	beq.w	801543c <_printf_float+0x174>
 8015726:	2300      	movs	r3, #0
 8015728:	e9cd 0302 	strd	r0, r3, [sp, #8]
 801572c:	ab09      	add	r3, sp, #36	; 0x24
 801572e:	9300      	str	r3, [sp, #0]
 8015730:	ec49 8b10 	vmov	d0, r8, r9
 8015734:	6022      	str	r2, [r4, #0]
 8015736:	f8cd a004 	str.w	sl, [sp, #4]
 801573a:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 801573e:	4628      	mov	r0, r5
 8015740:	f7ff fd2d 	bl	801519e <__cvt>
 8015744:	4680      	mov	r8, r0
 8015746:	e648      	b.n	80153da <_printf_float+0x112>

08015748 <_printf_common>:
 8015748:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801574c:	4691      	mov	r9, r2
 801574e:	461f      	mov	r7, r3
 8015750:	688a      	ldr	r2, [r1, #8]
 8015752:	690b      	ldr	r3, [r1, #16]
 8015754:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8015758:	4293      	cmp	r3, r2
 801575a:	bfb8      	it	lt
 801575c:	4613      	movlt	r3, r2
 801575e:	f8c9 3000 	str.w	r3, [r9]
 8015762:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8015766:	4606      	mov	r6, r0
 8015768:	460c      	mov	r4, r1
 801576a:	b112      	cbz	r2, 8015772 <_printf_common+0x2a>
 801576c:	3301      	adds	r3, #1
 801576e:	f8c9 3000 	str.w	r3, [r9]
 8015772:	6823      	ldr	r3, [r4, #0]
 8015774:	0699      	lsls	r1, r3, #26
 8015776:	bf42      	ittt	mi
 8015778:	f8d9 3000 	ldrmi.w	r3, [r9]
 801577c:	3302      	addmi	r3, #2
 801577e:	f8c9 3000 	strmi.w	r3, [r9]
 8015782:	6825      	ldr	r5, [r4, #0]
 8015784:	f015 0506 	ands.w	r5, r5, #6
 8015788:	d107      	bne.n	801579a <_printf_common+0x52>
 801578a:	f104 0a19 	add.w	sl, r4, #25
 801578e:	68e3      	ldr	r3, [r4, #12]
 8015790:	f8d9 2000 	ldr.w	r2, [r9]
 8015794:	1a9b      	subs	r3, r3, r2
 8015796:	42ab      	cmp	r3, r5
 8015798:	dc28      	bgt.n	80157ec <_printf_common+0xa4>
 801579a:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 801579e:	6822      	ldr	r2, [r4, #0]
 80157a0:	3300      	adds	r3, #0
 80157a2:	bf18      	it	ne
 80157a4:	2301      	movne	r3, #1
 80157a6:	0692      	lsls	r2, r2, #26
 80157a8:	d42d      	bmi.n	8015806 <_printf_common+0xbe>
 80157aa:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80157ae:	4639      	mov	r1, r7
 80157b0:	4630      	mov	r0, r6
 80157b2:	47c0      	blx	r8
 80157b4:	3001      	adds	r0, #1
 80157b6:	d020      	beq.n	80157fa <_printf_common+0xb2>
 80157b8:	6823      	ldr	r3, [r4, #0]
 80157ba:	68e5      	ldr	r5, [r4, #12]
 80157bc:	f8d9 2000 	ldr.w	r2, [r9]
 80157c0:	f003 0306 	and.w	r3, r3, #6
 80157c4:	2b04      	cmp	r3, #4
 80157c6:	bf08      	it	eq
 80157c8:	1aad      	subeq	r5, r5, r2
 80157ca:	68a3      	ldr	r3, [r4, #8]
 80157cc:	6922      	ldr	r2, [r4, #16]
 80157ce:	bf0c      	ite	eq
 80157d0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80157d4:	2500      	movne	r5, #0
 80157d6:	4293      	cmp	r3, r2
 80157d8:	bfc4      	itt	gt
 80157da:	1a9b      	subgt	r3, r3, r2
 80157dc:	18ed      	addgt	r5, r5, r3
 80157de:	f04f 0900 	mov.w	r9, #0
 80157e2:	341a      	adds	r4, #26
 80157e4:	454d      	cmp	r5, r9
 80157e6:	d11a      	bne.n	801581e <_printf_common+0xd6>
 80157e8:	2000      	movs	r0, #0
 80157ea:	e008      	b.n	80157fe <_printf_common+0xb6>
 80157ec:	2301      	movs	r3, #1
 80157ee:	4652      	mov	r2, sl
 80157f0:	4639      	mov	r1, r7
 80157f2:	4630      	mov	r0, r6
 80157f4:	47c0      	blx	r8
 80157f6:	3001      	adds	r0, #1
 80157f8:	d103      	bne.n	8015802 <_printf_common+0xba>
 80157fa:	f04f 30ff 	mov.w	r0, #4294967295
 80157fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8015802:	3501      	adds	r5, #1
 8015804:	e7c3      	b.n	801578e <_printf_common+0x46>
 8015806:	18e1      	adds	r1, r4, r3
 8015808:	1c5a      	adds	r2, r3, #1
 801580a:	2030      	movs	r0, #48	; 0x30
 801580c:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8015810:	4422      	add	r2, r4
 8015812:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8015816:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 801581a:	3302      	adds	r3, #2
 801581c:	e7c5      	b.n	80157aa <_printf_common+0x62>
 801581e:	2301      	movs	r3, #1
 8015820:	4622      	mov	r2, r4
 8015822:	4639      	mov	r1, r7
 8015824:	4630      	mov	r0, r6
 8015826:	47c0      	blx	r8
 8015828:	3001      	adds	r0, #1
 801582a:	d0e6      	beq.n	80157fa <_printf_common+0xb2>
 801582c:	f109 0901 	add.w	r9, r9, #1
 8015830:	e7d8      	b.n	80157e4 <_printf_common+0x9c>
	...

08015834 <_printf_i>:
 8015834:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8015838:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 801583c:	460c      	mov	r4, r1
 801583e:	7e09      	ldrb	r1, [r1, #24]
 8015840:	b085      	sub	sp, #20
 8015842:	296e      	cmp	r1, #110	; 0x6e
 8015844:	4617      	mov	r7, r2
 8015846:	4606      	mov	r6, r0
 8015848:	4698      	mov	r8, r3
 801584a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 801584c:	f000 80b3 	beq.w	80159b6 <_printf_i+0x182>
 8015850:	d822      	bhi.n	8015898 <_printf_i+0x64>
 8015852:	2963      	cmp	r1, #99	; 0x63
 8015854:	d036      	beq.n	80158c4 <_printf_i+0x90>
 8015856:	d80a      	bhi.n	801586e <_printf_i+0x3a>
 8015858:	2900      	cmp	r1, #0
 801585a:	f000 80b9 	beq.w	80159d0 <_printf_i+0x19c>
 801585e:	2958      	cmp	r1, #88	; 0x58
 8015860:	f000 8083 	beq.w	801596a <_printf_i+0x136>
 8015864:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8015868:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 801586c:	e032      	b.n	80158d4 <_printf_i+0xa0>
 801586e:	2964      	cmp	r1, #100	; 0x64
 8015870:	d001      	beq.n	8015876 <_printf_i+0x42>
 8015872:	2969      	cmp	r1, #105	; 0x69
 8015874:	d1f6      	bne.n	8015864 <_printf_i+0x30>
 8015876:	6820      	ldr	r0, [r4, #0]
 8015878:	6813      	ldr	r3, [r2, #0]
 801587a:	0605      	lsls	r5, r0, #24
 801587c:	f103 0104 	add.w	r1, r3, #4
 8015880:	d52a      	bpl.n	80158d8 <_printf_i+0xa4>
 8015882:	681b      	ldr	r3, [r3, #0]
 8015884:	6011      	str	r1, [r2, #0]
 8015886:	2b00      	cmp	r3, #0
 8015888:	da03      	bge.n	8015892 <_printf_i+0x5e>
 801588a:	222d      	movs	r2, #45	; 0x2d
 801588c:	425b      	negs	r3, r3
 801588e:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8015892:	486f      	ldr	r0, [pc, #444]	; (8015a50 <_printf_i+0x21c>)
 8015894:	220a      	movs	r2, #10
 8015896:	e039      	b.n	801590c <_printf_i+0xd8>
 8015898:	2973      	cmp	r1, #115	; 0x73
 801589a:	f000 809d 	beq.w	80159d8 <_printf_i+0x1a4>
 801589e:	d808      	bhi.n	80158b2 <_printf_i+0x7e>
 80158a0:	296f      	cmp	r1, #111	; 0x6f
 80158a2:	d020      	beq.n	80158e6 <_printf_i+0xb2>
 80158a4:	2970      	cmp	r1, #112	; 0x70
 80158a6:	d1dd      	bne.n	8015864 <_printf_i+0x30>
 80158a8:	6823      	ldr	r3, [r4, #0]
 80158aa:	f043 0320 	orr.w	r3, r3, #32
 80158ae:	6023      	str	r3, [r4, #0]
 80158b0:	e003      	b.n	80158ba <_printf_i+0x86>
 80158b2:	2975      	cmp	r1, #117	; 0x75
 80158b4:	d017      	beq.n	80158e6 <_printf_i+0xb2>
 80158b6:	2978      	cmp	r1, #120	; 0x78
 80158b8:	d1d4      	bne.n	8015864 <_printf_i+0x30>
 80158ba:	2378      	movs	r3, #120	; 0x78
 80158bc:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80158c0:	4864      	ldr	r0, [pc, #400]	; (8015a54 <_printf_i+0x220>)
 80158c2:	e055      	b.n	8015970 <_printf_i+0x13c>
 80158c4:	6813      	ldr	r3, [r2, #0]
 80158c6:	1d19      	adds	r1, r3, #4
 80158c8:	681b      	ldr	r3, [r3, #0]
 80158ca:	6011      	str	r1, [r2, #0]
 80158cc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80158d0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80158d4:	2301      	movs	r3, #1
 80158d6:	e08c      	b.n	80159f2 <_printf_i+0x1be>
 80158d8:	681b      	ldr	r3, [r3, #0]
 80158da:	6011      	str	r1, [r2, #0]
 80158dc:	f010 0f40 	tst.w	r0, #64	; 0x40
 80158e0:	bf18      	it	ne
 80158e2:	b21b      	sxthne	r3, r3
 80158e4:	e7cf      	b.n	8015886 <_printf_i+0x52>
 80158e6:	6813      	ldr	r3, [r2, #0]
 80158e8:	6825      	ldr	r5, [r4, #0]
 80158ea:	1d18      	adds	r0, r3, #4
 80158ec:	6010      	str	r0, [r2, #0]
 80158ee:	0628      	lsls	r0, r5, #24
 80158f0:	d501      	bpl.n	80158f6 <_printf_i+0xc2>
 80158f2:	681b      	ldr	r3, [r3, #0]
 80158f4:	e002      	b.n	80158fc <_printf_i+0xc8>
 80158f6:	0668      	lsls	r0, r5, #25
 80158f8:	d5fb      	bpl.n	80158f2 <_printf_i+0xbe>
 80158fa:	881b      	ldrh	r3, [r3, #0]
 80158fc:	4854      	ldr	r0, [pc, #336]	; (8015a50 <_printf_i+0x21c>)
 80158fe:	296f      	cmp	r1, #111	; 0x6f
 8015900:	bf14      	ite	ne
 8015902:	220a      	movne	r2, #10
 8015904:	2208      	moveq	r2, #8
 8015906:	2100      	movs	r1, #0
 8015908:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 801590c:	6865      	ldr	r5, [r4, #4]
 801590e:	60a5      	str	r5, [r4, #8]
 8015910:	2d00      	cmp	r5, #0
 8015912:	f2c0 8095 	blt.w	8015a40 <_printf_i+0x20c>
 8015916:	6821      	ldr	r1, [r4, #0]
 8015918:	f021 0104 	bic.w	r1, r1, #4
 801591c:	6021      	str	r1, [r4, #0]
 801591e:	2b00      	cmp	r3, #0
 8015920:	d13d      	bne.n	801599e <_printf_i+0x16a>
 8015922:	2d00      	cmp	r5, #0
 8015924:	f040 808e 	bne.w	8015a44 <_printf_i+0x210>
 8015928:	4665      	mov	r5, ip
 801592a:	2a08      	cmp	r2, #8
 801592c:	d10b      	bne.n	8015946 <_printf_i+0x112>
 801592e:	6823      	ldr	r3, [r4, #0]
 8015930:	07db      	lsls	r3, r3, #31
 8015932:	d508      	bpl.n	8015946 <_printf_i+0x112>
 8015934:	6923      	ldr	r3, [r4, #16]
 8015936:	6862      	ldr	r2, [r4, #4]
 8015938:	429a      	cmp	r2, r3
 801593a:	bfde      	ittt	le
 801593c:	2330      	movle	r3, #48	; 0x30
 801593e:	f805 3c01 	strble.w	r3, [r5, #-1]
 8015942:	f105 35ff 	addle.w	r5, r5, #4294967295
 8015946:	ebac 0305 	sub.w	r3, ip, r5
 801594a:	6123      	str	r3, [r4, #16]
 801594c:	f8cd 8000 	str.w	r8, [sp]
 8015950:	463b      	mov	r3, r7
 8015952:	aa03      	add	r2, sp, #12
 8015954:	4621      	mov	r1, r4
 8015956:	4630      	mov	r0, r6
 8015958:	f7ff fef6 	bl	8015748 <_printf_common>
 801595c:	3001      	adds	r0, #1
 801595e:	d14d      	bne.n	80159fc <_printf_i+0x1c8>
 8015960:	f04f 30ff 	mov.w	r0, #4294967295
 8015964:	b005      	add	sp, #20
 8015966:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801596a:	4839      	ldr	r0, [pc, #228]	; (8015a50 <_printf_i+0x21c>)
 801596c:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8015970:	6813      	ldr	r3, [r2, #0]
 8015972:	6821      	ldr	r1, [r4, #0]
 8015974:	1d1d      	adds	r5, r3, #4
 8015976:	681b      	ldr	r3, [r3, #0]
 8015978:	6015      	str	r5, [r2, #0]
 801597a:	060a      	lsls	r2, r1, #24
 801597c:	d50b      	bpl.n	8015996 <_printf_i+0x162>
 801597e:	07ca      	lsls	r2, r1, #31
 8015980:	bf44      	itt	mi
 8015982:	f041 0120 	orrmi.w	r1, r1, #32
 8015986:	6021      	strmi	r1, [r4, #0]
 8015988:	b91b      	cbnz	r3, 8015992 <_printf_i+0x15e>
 801598a:	6822      	ldr	r2, [r4, #0]
 801598c:	f022 0220 	bic.w	r2, r2, #32
 8015990:	6022      	str	r2, [r4, #0]
 8015992:	2210      	movs	r2, #16
 8015994:	e7b7      	b.n	8015906 <_printf_i+0xd2>
 8015996:	064d      	lsls	r5, r1, #25
 8015998:	bf48      	it	mi
 801599a:	b29b      	uxthmi	r3, r3
 801599c:	e7ef      	b.n	801597e <_printf_i+0x14a>
 801599e:	4665      	mov	r5, ip
 80159a0:	fbb3 f1f2 	udiv	r1, r3, r2
 80159a4:	fb02 3311 	mls	r3, r2, r1, r3
 80159a8:	5cc3      	ldrb	r3, [r0, r3]
 80159aa:	f805 3d01 	strb.w	r3, [r5, #-1]!
 80159ae:	460b      	mov	r3, r1
 80159b0:	2900      	cmp	r1, #0
 80159b2:	d1f5      	bne.n	80159a0 <_printf_i+0x16c>
 80159b4:	e7b9      	b.n	801592a <_printf_i+0xf6>
 80159b6:	6813      	ldr	r3, [r2, #0]
 80159b8:	6825      	ldr	r5, [r4, #0]
 80159ba:	6961      	ldr	r1, [r4, #20]
 80159bc:	1d18      	adds	r0, r3, #4
 80159be:	6010      	str	r0, [r2, #0]
 80159c0:	0628      	lsls	r0, r5, #24
 80159c2:	681b      	ldr	r3, [r3, #0]
 80159c4:	d501      	bpl.n	80159ca <_printf_i+0x196>
 80159c6:	6019      	str	r1, [r3, #0]
 80159c8:	e002      	b.n	80159d0 <_printf_i+0x19c>
 80159ca:	066a      	lsls	r2, r5, #25
 80159cc:	d5fb      	bpl.n	80159c6 <_printf_i+0x192>
 80159ce:	8019      	strh	r1, [r3, #0]
 80159d0:	2300      	movs	r3, #0
 80159d2:	6123      	str	r3, [r4, #16]
 80159d4:	4665      	mov	r5, ip
 80159d6:	e7b9      	b.n	801594c <_printf_i+0x118>
 80159d8:	6813      	ldr	r3, [r2, #0]
 80159da:	1d19      	adds	r1, r3, #4
 80159dc:	6011      	str	r1, [r2, #0]
 80159de:	681d      	ldr	r5, [r3, #0]
 80159e0:	6862      	ldr	r2, [r4, #4]
 80159e2:	2100      	movs	r1, #0
 80159e4:	4628      	mov	r0, r5
 80159e6:	f7f2 fb33 	bl	8008050 <memchr>
 80159ea:	b108      	cbz	r0, 80159f0 <_printf_i+0x1bc>
 80159ec:	1b40      	subs	r0, r0, r5
 80159ee:	6060      	str	r0, [r4, #4]
 80159f0:	6863      	ldr	r3, [r4, #4]
 80159f2:	6123      	str	r3, [r4, #16]
 80159f4:	2300      	movs	r3, #0
 80159f6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80159fa:	e7a7      	b.n	801594c <_printf_i+0x118>
 80159fc:	6923      	ldr	r3, [r4, #16]
 80159fe:	462a      	mov	r2, r5
 8015a00:	4639      	mov	r1, r7
 8015a02:	4630      	mov	r0, r6
 8015a04:	47c0      	blx	r8
 8015a06:	3001      	adds	r0, #1
 8015a08:	d0aa      	beq.n	8015960 <_printf_i+0x12c>
 8015a0a:	6823      	ldr	r3, [r4, #0]
 8015a0c:	079b      	lsls	r3, r3, #30
 8015a0e:	d413      	bmi.n	8015a38 <_printf_i+0x204>
 8015a10:	68e0      	ldr	r0, [r4, #12]
 8015a12:	9b03      	ldr	r3, [sp, #12]
 8015a14:	4298      	cmp	r0, r3
 8015a16:	bfb8      	it	lt
 8015a18:	4618      	movlt	r0, r3
 8015a1a:	e7a3      	b.n	8015964 <_printf_i+0x130>
 8015a1c:	2301      	movs	r3, #1
 8015a1e:	464a      	mov	r2, r9
 8015a20:	4639      	mov	r1, r7
 8015a22:	4630      	mov	r0, r6
 8015a24:	47c0      	blx	r8
 8015a26:	3001      	adds	r0, #1
 8015a28:	d09a      	beq.n	8015960 <_printf_i+0x12c>
 8015a2a:	3501      	adds	r5, #1
 8015a2c:	68e3      	ldr	r3, [r4, #12]
 8015a2e:	9a03      	ldr	r2, [sp, #12]
 8015a30:	1a9b      	subs	r3, r3, r2
 8015a32:	42ab      	cmp	r3, r5
 8015a34:	dcf2      	bgt.n	8015a1c <_printf_i+0x1e8>
 8015a36:	e7eb      	b.n	8015a10 <_printf_i+0x1dc>
 8015a38:	2500      	movs	r5, #0
 8015a3a:	f104 0919 	add.w	r9, r4, #25
 8015a3e:	e7f5      	b.n	8015a2c <_printf_i+0x1f8>
 8015a40:	2b00      	cmp	r3, #0
 8015a42:	d1ac      	bne.n	801599e <_printf_i+0x16a>
 8015a44:	7803      	ldrb	r3, [r0, #0]
 8015a46:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8015a4a:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8015a4e:	e76c      	b.n	801592a <_printf_i+0xf6>
 8015a50:	0801a4a0 	.word	0x0801a4a0
 8015a54:	0801a4b1 	.word	0x0801a4b1

08015a58 <_scanf_float>:
 8015a58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015a5c:	469a      	mov	sl, r3
 8015a5e:	688b      	ldr	r3, [r1, #8]
 8015a60:	4616      	mov	r6, r2
 8015a62:	1e5a      	subs	r2, r3, #1
 8015a64:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8015a68:	b087      	sub	sp, #28
 8015a6a:	bf83      	ittte	hi
 8015a6c:	f46f 72ae 	mvnhi.w	r2, #348	; 0x15c
 8015a70:	189b      	addhi	r3, r3, r2
 8015a72:	9301      	strhi	r3, [sp, #4]
 8015a74:	2300      	movls	r3, #0
 8015a76:	bf86      	itte	hi
 8015a78:	f240 135d 	movwhi	r3, #349	; 0x15d
 8015a7c:	608b      	strhi	r3, [r1, #8]
 8015a7e:	9301      	strls	r3, [sp, #4]
 8015a80:	680b      	ldr	r3, [r1, #0]
 8015a82:	4688      	mov	r8, r1
 8015a84:	f04f 0b00 	mov.w	fp, #0
 8015a88:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8015a8c:	f848 3b1c 	str.w	r3, [r8], #28
 8015a90:	e9cd bb03 	strd	fp, fp, [sp, #12]
 8015a94:	4607      	mov	r7, r0
 8015a96:	460c      	mov	r4, r1
 8015a98:	4645      	mov	r5, r8
 8015a9a:	465a      	mov	r2, fp
 8015a9c:	46d9      	mov	r9, fp
 8015a9e:	f8cd b008 	str.w	fp, [sp, #8]
 8015aa2:	68a1      	ldr	r1, [r4, #8]
 8015aa4:	b181      	cbz	r1, 8015ac8 <_scanf_float+0x70>
 8015aa6:	6833      	ldr	r3, [r6, #0]
 8015aa8:	781b      	ldrb	r3, [r3, #0]
 8015aaa:	2b49      	cmp	r3, #73	; 0x49
 8015aac:	d071      	beq.n	8015b92 <_scanf_float+0x13a>
 8015aae:	d84d      	bhi.n	8015b4c <_scanf_float+0xf4>
 8015ab0:	2b39      	cmp	r3, #57	; 0x39
 8015ab2:	d840      	bhi.n	8015b36 <_scanf_float+0xde>
 8015ab4:	2b31      	cmp	r3, #49	; 0x31
 8015ab6:	f080 8088 	bcs.w	8015bca <_scanf_float+0x172>
 8015aba:	2b2d      	cmp	r3, #45	; 0x2d
 8015abc:	f000 8090 	beq.w	8015be0 <_scanf_float+0x188>
 8015ac0:	d815      	bhi.n	8015aee <_scanf_float+0x96>
 8015ac2:	2b2b      	cmp	r3, #43	; 0x2b
 8015ac4:	f000 808c 	beq.w	8015be0 <_scanf_float+0x188>
 8015ac8:	f1b9 0f00 	cmp.w	r9, #0
 8015acc:	d003      	beq.n	8015ad6 <_scanf_float+0x7e>
 8015ace:	6823      	ldr	r3, [r4, #0]
 8015ad0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8015ad4:	6023      	str	r3, [r4, #0]
 8015ad6:	3a01      	subs	r2, #1
 8015ad8:	2a01      	cmp	r2, #1
 8015ada:	f200 80ea 	bhi.w	8015cb2 <_scanf_float+0x25a>
 8015ade:	4545      	cmp	r5, r8
 8015ae0:	f200 80dc 	bhi.w	8015c9c <_scanf_float+0x244>
 8015ae4:	2601      	movs	r6, #1
 8015ae6:	4630      	mov	r0, r6
 8015ae8:	b007      	add	sp, #28
 8015aea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015aee:	2b2e      	cmp	r3, #46	; 0x2e
 8015af0:	f000 809f 	beq.w	8015c32 <_scanf_float+0x1da>
 8015af4:	2b30      	cmp	r3, #48	; 0x30
 8015af6:	d1e7      	bne.n	8015ac8 <_scanf_float+0x70>
 8015af8:	6820      	ldr	r0, [r4, #0]
 8015afa:	f410 7f80 	tst.w	r0, #256	; 0x100
 8015afe:	d064      	beq.n	8015bca <_scanf_float+0x172>
 8015b00:	9b01      	ldr	r3, [sp, #4]
 8015b02:	f020 0080 	bic.w	r0, r0, #128	; 0x80
 8015b06:	6020      	str	r0, [r4, #0]
 8015b08:	f109 0901 	add.w	r9, r9, #1
 8015b0c:	b11b      	cbz	r3, 8015b16 <_scanf_float+0xbe>
 8015b0e:	3b01      	subs	r3, #1
 8015b10:	3101      	adds	r1, #1
 8015b12:	9301      	str	r3, [sp, #4]
 8015b14:	60a1      	str	r1, [r4, #8]
 8015b16:	68a3      	ldr	r3, [r4, #8]
 8015b18:	3b01      	subs	r3, #1
 8015b1a:	60a3      	str	r3, [r4, #8]
 8015b1c:	6923      	ldr	r3, [r4, #16]
 8015b1e:	3301      	adds	r3, #1
 8015b20:	6123      	str	r3, [r4, #16]
 8015b22:	6873      	ldr	r3, [r6, #4]
 8015b24:	3b01      	subs	r3, #1
 8015b26:	2b00      	cmp	r3, #0
 8015b28:	6073      	str	r3, [r6, #4]
 8015b2a:	f340 80ac 	ble.w	8015c86 <_scanf_float+0x22e>
 8015b2e:	6833      	ldr	r3, [r6, #0]
 8015b30:	3301      	adds	r3, #1
 8015b32:	6033      	str	r3, [r6, #0]
 8015b34:	e7b5      	b.n	8015aa2 <_scanf_float+0x4a>
 8015b36:	2b45      	cmp	r3, #69	; 0x45
 8015b38:	f000 8085 	beq.w	8015c46 <_scanf_float+0x1ee>
 8015b3c:	2b46      	cmp	r3, #70	; 0x46
 8015b3e:	d06a      	beq.n	8015c16 <_scanf_float+0x1be>
 8015b40:	2b41      	cmp	r3, #65	; 0x41
 8015b42:	d1c1      	bne.n	8015ac8 <_scanf_float+0x70>
 8015b44:	2a01      	cmp	r2, #1
 8015b46:	d1bf      	bne.n	8015ac8 <_scanf_float+0x70>
 8015b48:	2202      	movs	r2, #2
 8015b4a:	e046      	b.n	8015bda <_scanf_float+0x182>
 8015b4c:	2b65      	cmp	r3, #101	; 0x65
 8015b4e:	d07a      	beq.n	8015c46 <_scanf_float+0x1ee>
 8015b50:	d818      	bhi.n	8015b84 <_scanf_float+0x12c>
 8015b52:	2b54      	cmp	r3, #84	; 0x54
 8015b54:	d066      	beq.n	8015c24 <_scanf_float+0x1cc>
 8015b56:	d811      	bhi.n	8015b7c <_scanf_float+0x124>
 8015b58:	2b4e      	cmp	r3, #78	; 0x4e
 8015b5a:	d1b5      	bne.n	8015ac8 <_scanf_float+0x70>
 8015b5c:	2a00      	cmp	r2, #0
 8015b5e:	d146      	bne.n	8015bee <_scanf_float+0x196>
 8015b60:	f1b9 0f00 	cmp.w	r9, #0
 8015b64:	d145      	bne.n	8015bf2 <_scanf_float+0x19a>
 8015b66:	6821      	ldr	r1, [r4, #0]
 8015b68:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 8015b6c:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 8015b70:	d13f      	bne.n	8015bf2 <_scanf_float+0x19a>
 8015b72:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 8015b76:	6021      	str	r1, [r4, #0]
 8015b78:	2201      	movs	r2, #1
 8015b7a:	e02e      	b.n	8015bda <_scanf_float+0x182>
 8015b7c:	2b59      	cmp	r3, #89	; 0x59
 8015b7e:	d01e      	beq.n	8015bbe <_scanf_float+0x166>
 8015b80:	2b61      	cmp	r3, #97	; 0x61
 8015b82:	e7de      	b.n	8015b42 <_scanf_float+0xea>
 8015b84:	2b6e      	cmp	r3, #110	; 0x6e
 8015b86:	d0e9      	beq.n	8015b5c <_scanf_float+0x104>
 8015b88:	d815      	bhi.n	8015bb6 <_scanf_float+0x15e>
 8015b8a:	2b66      	cmp	r3, #102	; 0x66
 8015b8c:	d043      	beq.n	8015c16 <_scanf_float+0x1be>
 8015b8e:	2b69      	cmp	r3, #105	; 0x69
 8015b90:	d19a      	bne.n	8015ac8 <_scanf_float+0x70>
 8015b92:	f1bb 0f00 	cmp.w	fp, #0
 8015b96:	d138      	bne.n	8015c0a <_scanf_float+0x1b2>
 8015b98:	f1b9 0f00 	cmp.w	r9, #0
 8015b9c:	d197      	bne.n	8015ace <_scanf_float+0x76>
 8015b9e:	6821      	ldr	r1, [r4, #0]
 8015ba0:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 8015ba4:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 8015ba8:	d195      	bne.n	8015ad6 <_scanf_float+0x7e>
 8015baa:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 8015bae:	6021      	str	r1, [r4, #0]
 8015bb0:	f04f 0b01 	mov.w	fp, #1
 8015bb4:	e011      	b.n	8015bda <_scanf_float+0x182>
 8015bb6:	2b74      	cmp	r3, #116	; 0x74
 8015bb8:	d034      	beq.n	8015c24 <_scanf_float+0x1cc>
 8015bba:	2b79      	cmp	r3, #121	; 0x79
 8015bbc:	d184      	bne.n	8015ac8 <_scanf_float+0x70>
 8015bbe:	f1bb 0f07 	cmp.w	fp, #7
 8015bc2:	d181      	bne.n	8015ac8 <_scanf_float+0x70>
 8015bc4:	f04f 0b08 	mov.w	fp, #8
 8015bc8:	e007      	b.n	8015bda <_scanf_float+0x182>
 8015bca:	eb12 0f0b 	cmn.w	r2, fp
 8015bce:	f47f af7b 	bne.w	8015ac8 <_scanf_float+0x70>
 8015bd2:	6821      	ldr	r1, [r4, #0]
 8015bd4:	f421 71c0 	bic.w	r1, r1, #384	; 0x180
 8015bd8:	6021      	str	r1, [r4, #0]
 8015bda:	702b      	strb	r3, [r5, #0]
 8015bdc:	3501      	adds	r5, #1
 8015bde:	e79a      	b.n	8015b16 <_scanf_float+0xbe>
 8015be0:	6821      	ldr	r1, [r4, #0]
 8015be2:	0608      	lsls	r0, r1, #24
 8015be4:	f57f af70 	bpl.w	8015ac8 <_scanf_float+0x70>
 8015be8:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8015bec:	e7f4      	b.n	8015bd8 <_scanf_float+0x180>
 8015bee:	2a02      	cmp	r2, #2
 8015bf0:	d047      	beq.n	8015c82 <_scanf_float+0x22a>
 8015bf2:	f1bb 0f01 	cmp.w	fp, #1
 8015bf6:	d003      	beq.n	8015c00 <_scanf_float+0x1a8>
 8015bf8:	f1bb 0f04 	cmp.w	fp, #4
 8015bfc:	f47f af64 	bne.w	8015ac8 <_scanf_float+0x70>
 8015c00:	f10b 0b01 	add.w	fp, fp, #1
 8015c04:	fa5f fb8b 	uxtb.w	fp, fp
 8015c08:	e7e7      	b.n	8015bda <_scanf_float+0x182>
 8015c0a:	f1bb 0f03 	cmp.w	fp, #3
 8015c0e:	d0f7      	beq.n	8015c00 <_scanf_float+0x1a8>
 8015c10:	f1bb 0f05 	cmp.w	fp, #5
 8015c14:	e7f2      	b.n	8015bfc <_scanf_float+0x1a4>
 8015c16:	f1bb 0f02 	cmp.w	fp, #2
 8015c1a:	f47f af55 	bne.w	8015ac8 <_scanf_float+0x70>
 8015c1e:	f04f 0b03 	mov.w	fp, #3
 8015c22:	e7da      	b.n	8015bda <_scanf_float+0x182>
 8015c24:	f1bb 0f06 	cmp.w	fp, #6
 8015c28:	f47f af4e 	bne.w	8015ac8 <_scanf_float+0x70>
 8015c2c:	f04f 0b07 	mov.w	fp, #7
 8015c30:	e7d3      	b.n	8015bda <_scanf_float+0x182>
 8015c32:	6821      	ldr	r1, [r4, #0]
 8015c34:	0588      	lsls	r0, r1, #22
 8015c36:	f57f af47 	bpl.w	8015ac8 <_scanf_float+0x70>
 8015c3a:	f421 7120 	bic.w	r1, r1, #640	; 0x280
 8015c3e:	6021      	str	r1, [r4, #0]
 8015c40:	f8cd 9008 	str.w	r9, [sp, #8]
 8015c44:	e7c9      	b.n	8015bda <_scanf_float+0x182>
 8015c46:	6821      	ldr	r1, [r4, #0]
 8015c48:	f401 60a0 	and.w	r0, r1, #1280	; 0x500
 8015c4c:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
 8015c50:	d006      	beq.n	8015c60 <_scanf_float+0x208>
 8015c52:	0548      	lsls	r0, r1, #21
 8015c54:	f57f af38 	bpl.w	8015ac8 <_scanf_float+0x70>
 8015c58:	f1b9 0f00 	cmp.w	r9, #0
 8015c5c:	f43f af3b 	beq.w	8015ad6 <_scanf_float+0x7e>
 8015c60:	0588      	lsls	r0, r1, #22
 8015c62:	bf58      	it	pl
 8015c64:	9802      	ldrpl	r0, [sp, #8]
 8015c66:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 8015c6a:	bf58      	it	pl
 8015c6c:	eba9 0000 	subpl.w	r0, r9, r0
 8015c70:	f441 71c0 	orr.w	r1, r1, #384	; 0x180
 8015c74:	bf58      	it	pl
 8015c76:	e9cd 0503 	strdpl	r0, r5, [sp, #12]
 8015c7a:	6021      	str	r1, [r4, #0]
 8015c7c:	f04f 0900 	mov.w	r9, #0
 8015c80:	e7ab      	b.n	8015bda <_scanf_float+0x182>
 8015c82:	2203      	movs	r2, #3
 8015c84:	e7a9      	b.n	8015bda <_scanf_float+0x182>
 8015c86:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8015c8a:	9205      	str	r2, [sp, #20]
 8015c8c:	4631      	mov	r1, r6
 8015c8e:	4638      	mov	r0, r7
 8015c90:	4798      	blx	r3
 8015c92:	9a05      	ldr	r2, [sp, #20]
 8015c94:	2800      	cmp	r0, #0
 8015c96:	f43f af04 	beq.w	8015aa2 <_scanf_float+0x4a>
 8015c9a:	e715      	b.n	8015ac8 <_scanf_float+0x70>
 8015c9c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8015ca0:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8015ca4:	4632      	mov	r2, r6
 8015ca6:	4638      	mov	r0, r7
 8015ca8:	4798      	blx	r3
 8015caa:	6923      	ldr	r3, [r4, #16]
 8015cac:	3b01      	subs	r3, #1
 8015cae:	6123      	str	r3, [r4, #16]
 8015cb0:	e715      	b.n	8015ade <_scanf_float+0x86>
 8015cb2:	f10b 33ff 	add.w	r3, fp, #4294967295
 8015cb6:	2b06      	cmp	r3, #6
 8015cb8:	d80a      	bhi.n	8015cd0 <_scanf_float+0x278>
 8015cba:	f1bb 0f02 	cmp.w	fp, #2
 8015cbe:	d968      	bls.n	8015d92 <_scanf_float+0x33a>
 8015cc0:	f1ab 0b03 	sub.w	fp, fp, #3
 8015cc4:	fa5f fb8b 	uxtb.w	fp, fp
 8015cc8:	eba5 0b0b 	sub.w	fp, r5, fp
 8015ccc:	455d      	cmp	r5, fp
 8015cce:	d14b      	bne.n	8015d68 <_scanf_float+0x310>
 8015cd0:	6823      	ldr	r3, [r4, #0]
 8015cd2:	05da      	lsls	r2, r3, #23
 8015cd4:	d51f      	bpl.n	8015d16 <_scanf_float+0x2be>
 8015cd6:	055b      	lsls	r3, r3, #21
 8015cd8:	d468      	bmi.n	8015dac <_scanf_float+0x354>
 8015cda:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8015cde:	6923      	ldr	r3, [r4, #16]
 8015ce0:	2965      	cmp	r1, #101	; 0x65
 8015ce2:	f103 33ff 	add.w	r3, r3, #4294967295
 8015ce6:	f105 3bff 	add.w	fp, r5, #4294967295
 8015cea:	6123      	str	r3, [r4, #16]
 8015cec:	d00d      	beq.n	8015d0a <_scanf_float+0x2b2>
 8015cee:	2945      	cmp	r1, #69	; 0x45
 8015cf0:	d00b      	beq.n	8015d0a <_scanf_float+0x2b2>
 8015cf2:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8015cf6:	4632      	mov	r2, r6
 8015cf8:	4638      	mov	r0, r7
 8015cfa:	4798      	blx	r3
 8015cfc:	6923      	ldr	r3, [r4, #16]
 8015cfe:	f815 1c02 	ldrb.w	r1, [r5, #-2]
 8015d02:	3b01      	subs	r3, #1
 8015d04:	f1a5 0b02 	sub.w	fp, r5, #2
 8015d08:	6123      	str	r3, [r4, #16]
 8015d0a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8015d0e:	4632      	mov	r2, r6
 8015d10:	4638      	mov	r0, r7
 8015d12:	4798      	blx	r3
 8015d14:	465d      	mov	r5, fp
 8015d16:	6826      	ldr	r6, [r4, #0]
 8015d18:	f016 0610 	ands.w	r6, r6, #16
 8015d1c:	d17a      	bne.n	8015e14 <_scanf_float+0x3bc>
 8015d1e:	702e      	strb	r6, [r5, #0]
 8015d20:	6823      	ldr	r3, [r4, #0]
 8015d22:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8015d26:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8015d2a:	d142      	bne.n	8015db2 <_scanf_float+0x35a>
 8015d2c:	9b02      	ldr	r3, [sp, #8]
 8015d2e:	eba9 0303 	sub.w	r3, r9, r3
 8015d32:	425a      	negs	r2, r3
 8015d34:	2b00      	cmp	r3, #0
 8015d36:	d149      	bne.n	8015dcc <_scanf_float+0x374>
 8015d38:	2200      	movs	r2, #0
 8015d3a:	4641      	mov	r1, r8
 8015d3c:	4638      	mov	r0, r7
 8015d3e:	f000 ffef 	bl	8016d20 <_strtod_r>
 8015d42:	6825      	ldr	r5, [r4, #0]
 8015d44:	f8da 3000 	ldr.w	r3, [sl]
 8015d48:	f015 0f02 	tst.w	r5, #2
 8015d4c:	f103 0204 	add.w	r2, r3, #4
 8015d50:	ec59 8b10 	vmov	r8, r9, d0
 8015d54:	f8ca 2000 	str.w	r2, [sl]
 8015d58:	d043      	beq.n	8015de2 <_scanf_float+0x38a>
 8015d5a:	681b      	ldr	r3, [r3, #0]
 8015d5c:	e9c3 8900 	strd	r8, r9, [r3]
 8015d60:	68e3      	ldr	r3, [r4, #12]
 8015d62:	3301      	adds	r3, #1
 8015d64:	60e3      	str	r3, [r4, #12]
 8015d66:	e6be      	b.n	8015ae6 <_scanf_float+0x8e>
 8015d68:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8015d6c:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8015d70:	4632      	mov	r2, r6
 8015d72:	4638      	mov	r0, r7
 8015d74:	4798      	blx	r3
 8015d76:	6923      	ldr	r3, [r4, #16]
 8015d78:	3b01      	subs	r3, #1
 8015d7a:	6123      	str	r3, [r4, #16]
 8015d7c:	e7a6      	b.n	8015ccc <_scanf_float+0x274>
 8015d7e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8015d82:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8015d86:	4632      	mov	r2, r6
 8015d88:	4638      	mov	r0, r7
 8015d8a:	4798      	blx	r3
 8015d8c:	6923      	ldr	r3, [r4, #16]
 8015d8e:	3b01      	subs	r3, #1
 8015d90:	6123      	str	r3, [r4, #16]
 8015d92:	4545      	cmp	r5, r8
 8015d94:	d8f3      	bhi.n	8015d7e <_scanf_float+0x326>
 8015d96:	e6a5      	b.n	8015ae4 <_scanf_float+0x8c>
 8015d98:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8015d9c:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8015da0:	4632      	mov	r2, r6
 8015da2:	4638      	mov	r0, r7
 8015da4:	4798      	blx	r3
 8015da6:	6923      	ldr	r3, [r4, #16]
 8015da8:	3b01      	subs	r3, #1
 8015daa:	6123      	str	r3, [r4, #16]
 8015dac:	4545      	cmp	r5, r8
 8015dae:	d8f3      	bhi.n	8015d98 <_scanf_float+0x340>
 8015db0:	e698      	b.n	8015ae4 <_scanf_float+0x8c>
 8015db2:	9b03      	ldr	r3, [sp, #12]
 8015db4:	2b00      	cmp	r3, #0
 8015db6:	d0bf      	beq.n	8015d38 <_scanf_float+0x2e0>
 8015db8:	9904      	ldr	r1, [sp, #16]
 8015dba:	230a      	movs	r3, #10
 8015dbc:	4632      	mov	r2, r6
 8015dbe:	3101      	adds	r1, #1
 8015dc0:	4638      	mov	r0, r7
 8015dc2:	f001 f839 	bl	8016e38 <_strtol_r>
 8015dc6:	9b03      	ldr	r3, [sp, #12]
 8015dc8:	9d04      	ldr	r5, [sp, #16]
 8015dca:	1ac2      	subs	r2, r0, r3
 8015dcc:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8015dd0:	429d      	cmp	r5, r3
 8015dd2:	bf28      	it	cs
 8015dd4:	f504 75b7 	addcs.w	r5, r4, #366	; 0x16e
 8015dd8:	490f      	ldr	r1, [pc, #60]	; (8015e18 <_scanf_float+0x3c0>)
 8015dda:	4628      	mov	r0, r5
 8015ddc:	f000 f96e 	bl	80160bc <siprintf>
 8015de0:	e7aa      	b.n	8015d38 <_scanf_float+0x2e0>
 8015de2:	f015 0504 	ands.w	r5, r5, #4
 8015de6:	d1b8      	bne.n	8015d5a <_scanf_float+0x302>
 8015de8:	681f      	ldr	r7, [r3, #0]
 8015dea:	ee10 2a10 	vmov	r2, s0
 8015dee:	464b      	mov	r3, r9
 8015df0:	ee10 0a10 	vmov	r0, s0
 8015df4:	4649      	mov	r1, r9
 8015df6:	f7f2 fdd1 	bl	800899c <__aeabi_dcmpun>
 8015dfa:	b128      	cbz	r0, 8015e08 <_scanf_float+0x3b0>
 8015dfc:	4628      	mov	r0, r5
 8015dfe:	f000 f957 	bl	80160b0 <nanf>
 8015e02:	ed87 0a00 	vstr	s0, [r7]
 8015e06:	e7ab      	b.n	8015d60 <_scanf_float+0x308>
 8015e08:	4640      	mov	r0, r8
 8015e0a:	4649      	mov	r1, r9
 8015e0c:	f7f2 fe24 	bl	8008a58 <__aeabi_d2f>
 8015e10:	6038      	str	r0, [r7, #0]
 8015e12:	e7a5      	b.n	8015d60 <_scanf_float+0x308>
 8015e14:	2600      	movs	r6, #0
 8015e16:	e666      	b.n	8015ae6 <_scanf_float+0x8e>
 8015e18:	0801a4c2 	.word	0x0801a4c2

08015e1c <iprintf>:
 8015e1c:	b40f      	push	{r0, r1, r2, r3}
 8015e1e:	4b0a      	ldr	r3, [pc, #40]	; (8015e48 <iprintf+0x2c>)
 8015e20:	b513      	push	{r0, r1, r4, lr}
 8015e22:	681c      	ldr	r4, [r3, #0]
 8015e24:	b124      	cbz	r4, 8015e30 <iprintf+0x14>
 8015e26:	69a3      	ldr	r3, [r4, #24]
 8015e28:	b913      	cbnz	r3, 8015e30 <iprintf+0x14>
 8015e2a:	4620      	mov	r0, r4
 8015e2c:	f002 f81e 	bl	8017e6c <__sinit>
 8015e30:	ab05      	add	r3, sp, #20
 8015e32:	9a04      	ldr	r2, [sp, #16]
 8015e34:	68a1      	ldr	r1, [r4, #8]
 8015e36:	9301      	str	r3, [sp, #4]
 8015e38:	4620      	mov	r0, r4
 8015e3a:	f003 fab5 	bl	80193a8 <_vfiprintf_r>
 8015e3e:	b002      	add	sp, #8
 8015e40:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8015e44:	b004      	add	sp, #16
 8015e46:	4770      	bx	lr
 8015e48:	20000028 	.word	0x20000028

08015e4c <_puts_r>:
 8015e4c:	b570      	push	{r4, r5, r6, lr}
 8015e4e:	460e      	mov	r6, r1
 8015e50:	4605      	mov	r5, r0
 8015e52:	b118      	cbz	r0, 8015e5c <_puts_r+0x10>
 8015e54:	6983      	ldr	r3, [r0, #24]
 8015e56:	b90b      	cbnz	r3, 8015e5c <_puts_r+0x10>
 8015e58:	f002 f808 	bl	8017e6c <__sinit>
 8015e5c:	69ab      	ldr	r3, [r5, #24]
 8015e5e:	68ac      	ldr	r4, [r5, #8]
 8015e60:	b913      	cbnz	r3, 8015e68 <_puts_r+0x1c>
 8015e62:	4628      	mov	r0, r5
 8015e64:	f002 f802 	bl	8017e6c <__sinit>
 8015e68:	4b23      	ldr	r3, [pc, #140]	; (8015ef8 <_puts_r+0xac>)
 8015e6a:	429c      	cmp	r4, r3
 8015e6c:	d117      	bne.n	8015e9e <_puts_r+0x52>
 8015e6e:	686c      	ldr	r4, [r5, #4]
 8015e70:	89a3      	ldrh	r3, [r4, #12]
 8015e72:	071b      	lsls	r3, r3, #28
 8015e74:	d51d      	bpl.n	8015eb2 <_puts_r+0x66>
 8015e76:	6923      	ldr	r3, [r4, #16]
 8015e78:	b1db      	cbz	r3, 8015eb2 <_puts_r+0x66>
 8015e7a:	3e01      	subs	r6, #1
 8015e7c:	68a3      	ldr	r3, [r4, #8]
 8015e7e:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8015e82:	3b01      	subs	r3, #1
 8015e84:	60a3      	str	r3, [r4, #8]
 8015e86:	b9e9      	cbnz	r1, 8015ec4 <_puts_r+0x78>
 8015e88:	2b00      	cmp	r3, #0
 8015e8a:	da2e      	bge.n	8015eea <_puts_r+0x9e>
 8015e8c:	4622      	mov	r2, r4
 8015e8e:	210a      	movs	r1, #10
 8015e90:	4628      	mov	r0, r5
 8015e92:	f000 ffe3 	bl	8016e5c <__swbuf_r>
 8015e96:	3001      	adds	r0, #1
 8015e98:	d011      	beq.n	8015ebe <_puts_r+0x72>
 8015e9a:	200a      	movs	r0, #10
 8015e9c:	e011      	b.n	8015ec2 <_puts_r+0x76>
 8015e9e:	4b17      	ldr	r3, [pc, #92]	; (8015efc <_puts_r+0xb0>)
 8015ea0:	429c      	cmp	r4, r3
 8015ea2:	d101      	bne.n	8015ea8 <_puts_r+0x5c>
 8015ea4:	68ac      	ldr	r4, [r5, #8]
 8015ea6:	e7e3      	b.n	8015e70 <_puts_r+0x24>
 8015ea8:	4b15      	ldr	r3, [pc, #84]	; (8015f00 <_puts_r+0xb4>)
 8015eaa:	429c      	cmp	r4, r3
 8015eac:	bf08      	it	eq
 8015eae:	68ec      	ldreq	r4, [r5, #12]
 8015eb0:	e7de      	b.n	8015e70 <_puts_r+0x24>
 8015eb2:	4621      	mov	r1, r4
 8015eb4:	4628      	mov	r0, r5
 8015eb6:	f001 f823 	bl	8016f00 <__swsetup_r>
 8015eba:	2800      	cmp	r0, #0
 8015ebc:	d0dd      	beq.n	8015e7a <_puts_r+0x2e>
 8015ebe:	f04f 30ff 	mov.w	r0, #4294967295
 8015ec2:	bd70      	pop	{r4, r5, r6, pc}
 8015ec4:	2b00      	cmp	r3, #0
 8015ec6:	da04      	bge.n	8015ed2 <_puts_r+0x86>
 8015ec8:	69a2      	ldr	r2, [r4, #24]
 8015eca:	429a      	cmp	r2, r3
 8015ecc:	dc06      	bgt.n	8015edc <_puts_r+0x90>
 8015ece:	290a      	cmp	r1, #10
 8015ed0:	d004      	beq.n	8015edc <_puts_r+0x90>
 8015ed2:	6823      	ldr	r3, [r4, #0]
 8015ed4:	1c5a      	adds	r2, r3, #1
 8015ed6:	6022      	str	r2, [r4, #0]
 8015ed8:	7019      	strb	r1, [r3, #0]
 8015eda:	e7cf      	b.n	8015e7c <_puts_r+0x30>
 8015edc:	4622      	mov	r2, r4
 8015ede:	4628      	mov	r0, r5
 8015ee0:	f000 ffbc 	bl	8016e5c <__swbuf_r>
 8015ee4:	3001      	adds	r0, #1
 8015ee6:	d1c9      	bne.n	8015e7c <_puts_r+0x30>
 8015ee8:	e7e9      	b.n	8015ebe <_puts_r+0x72>
 8015eea:	6823      	ldr	r3, [r4, #0]
 8015eec:	200a      	movs	r0, #10
 8015eee:	1c5a      	adds	r2, r3, #1
 8015ef0:	6022      	str	r2, [r4, #0]
 8015ef2:	7018      	strb	r0, [r3, #0]
 8015ef4:	e7e5      	b.n	8015ec2 <_puts_r+0x76>
 8015ef6:	bf00      	nop
 8015ef8:	0801a548 	.word	0x0801a548
 8015efc:	0801a568 	.word	0x0801a568
 8015f00:	0801a528 	.word	0x0801a528

08015f04 <puts>:
 8015f04:	4b02      	ldr	r3, [pc, #8]	; (8015f10 <puts+0xc>)
 8015f06:	4601      	mov	r1, r0
 8015f08:	6818      	ldr	r0, [r3, #0]
 8015f0a:	f7ff bf9f 	b.w	8015e4c <_puts_r>
 8015f0e:	bf00      	nop
 8015f10:	20000028 	.word	0x20000028

08015f14 <iscanf>:
 8015f14:	b40f      	push	{r0, r1, r2, r3}
 8015f16:	4b0a      	ldr	r3, [pc, #40]	; (8015f40 <iscanf+0x2c>)
 8015f18:	b513      	push	{r0, r1, r4, lr}
 8015f1a:	681c      	ldr	r4, [r3, #0]
 8015f1c:	b124      	cbz	r4, 8015f28 <iscanf+0x14>
 8015f1e:	69a3      	ldr	r3, [r4, #24]
 8015f20:	b913      	cbnz	r3, 8015f28 <iscanf+0x14>
 8015f22:	4620      	mov	r0, r4
 8015f24:	f001 ffa2 	bl	8017e6c <__sinit>
 8015f28:	ab05      	add	r3, sp, #20
 8015f2a:	9a04      	ldr	r2, [sp, #16]
 8015f2c:	6861      	ldr	r1, [r4, #4]
 8015f2e:	9301      	str	r3, [sp, #4]
 8015f30:	4620      	mov	r0, r4
 8015f32:	f003 fc9f 	bl	8019874 <_vfiscanf_r>
 8015f36:	b002      	add	sp, #8
 8015f38:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8015f3c:	b004      	add	sp, #16
 8015f3e:	4770      	bx	lr
 8015f40:	20000028 	.word	0x20000028

08015f44 <setbuf>:
 8015f44:	2900      	cmp	r1, #0
 8015f46:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8015f4a:	bf0c      	ite	eq
 8015f4c:	2202      	moveq	r2, #2
 8015f4e:	2200      	movne	r2, #0
 8015f50:	f000 b800 	b.w	8015f54 <setvbuf>

08015f54 <setvbuf>:
 8015f54:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8015f58:	461d      	mov	r5, r3
 8015f5a:	4b51      	ldr	r3, [pc, #324]	; (80160a0 <setvbuf+0x14c>)
 8015f5c:	681e      	ldr	r6, [r3, #0]
 8015f5e:	4604      	mov	r4, r0
 8015f60:	460f      	mov	r7, r1
 8015f62:	4690      	mov	r8, r2
 8015f64:	b126      	cbz	r6, 8015f70 <setvbuf+0x1c>
 8015f66:	69b3      	ldr	r3, [r6, #24]
 8015f68:	b913      	cbnz	r3, 8015f70 <setvbuf+0x1c>
 8015f6a:	4630      	mov	r0, r6
 8015f6c:	f001 ff7e 	bl	8017e6c <__sinit>
 8015f70:	4b4c      	ldr	r3, [pc, #304]	; (80160a4 <setvbuf+0x150>)
 8015f72:	429c      	cmp	r4, r3
 8015f74:	d152      	bne.n	801601c <setvbuf+0xc8>
 8015f76:	6874      	ldr	r4, [r6, #4]
 8015f78:	f1b8 0f02 	cmp.w	r8, #2
 8015f7c:	d006      	beq.n	8015f8c <setvbuf+0x38>
 8015f7e:	f1b8 0f01 	cmp.w	r8, #1
 8015f82:	f200 8089 	bhi.w	8016098 <setvbuf+0x144>
 8015f86:	2d00      	cmp	r5, #0
 8015f88:	f2c0 8086 	blt.w	8016098 <setvbuf+0x144>
 8015f8c:	4621      	mov	r1, r4
 8015f8e:	4630      	mov	r0, r6
 8015f90:	f001 fef0 	bl	8017d74 <_fflush_r>
 8015f94:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8015f96:	b141      	cbz	r1, 8015faa <setvbuf+0x56>
 8015f98:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8015f9c:	4299      	cmp	r1, r3
 8015f9e:	d002      	beq.n	8015fa6 <setvbuf+0x52>
 8015fa0:	4630      	mov	r0, r6
 8015fa2:	f002 ffdd 	bl	8018f60 <_free_r>
 8015fa6:	2300      	movs	r3, #0
 8015fa8:	6363      	str	r3, [r4, #52]	; 0x34
 8015faa:	2300      	movs	r3, #0
 8015fac:	61a3      	str	r3, [r4, #24]
 8015fae:	6063      	str	r3, [r4, #4]
 8015fb0:	89a3      	ldrh	r3, [r4, #12]
 8015fb2:	061b      	lsls	r3, r3, #24
 8015fb4:	d503      	bpl.n	8015fbe <setvbuf+0x6a>
 8015fb6:	6921      	ldr	r1, [r4, #16]
 8015fb8:	4630      	mov	r0, r6
 8015fba:	f002 ffd1 	bl	8018f60 <_free_r>
 8015fbe:	89a3      	ldrh	r3, [r4, #12]
 8015fc0:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 8015fc4:	f023 0303 	bic.w	r3, r3, #3
 8015fc8:	f1b8 0f02 	cmp.w	r8, #2
 8015fcc:	81a3      	strh	r3, [r4, #12]
 8015fce:	d05d      	beq.n	801608c <setvbuf+0x138>
 8015fd0:	ab01      	add	r3, sp, #4
 8015fd2:	466a      	mov	r2, sp
 8015fd4:	4621      	mov	r1, r4
 8015fd6:	4630      	mov	r0, r6
 8015fd8:	f002 fb36 	bl	8018648 <__swhatbuf_r>
 8015fdc:	89a3      	ldrh	r3, [r4, #12]
 8015fde:	4318      	orrs	r0, r3
 8015fe0:	81a0      	strh	r0, [r4, #12]
 8015fe2:	bb2d      	cbnz	r5, 8016030 <setvbuf+0xdc>
 8015fe4:	9d00      	ldr	r5, [sp, #0]
 8015fe6:	4628      	mov	r0, r5
 8015fe8:	f002 fb92 	bl	8018710 <malloc>
 8015fec:	4607      	mov	r7, r0
 8015fee:	2800      	cmp	r0, #0
 8015ff0:	d14e      	bne.n	8016090 <setvbuf+0x13c>
 8015ff2:	f8dd 9000 	ldr.w	r9, [sp]
 8015ff6:	45a9      	cmp	r9, r5
 8015ff8:	d13c      	bne.n	8016074 <setvbuf+0x120>
 8015ffa:	f04f 30ff 	mov.w	r0, #4294967295
 8015ffe:	89a3      	ldrh	r3, [r4, #12]
 8016000:	f043 0302 	orr.w	r3, r3, #2
 8016004:	81a3      	strh	r3, [r4, #12]
 8016006:	2300      	movs	r3, #0
 8016008:	60a3      	str	r3, [r4, #8]
 801600a:	f104 0347 	add.w	r3, r4, #71	; 0x47
 801600e:	6023      	str	r3, [r4, #0]
 8016010:	6123      	str	r3, [r4, #16]
 8016012:	2301      	movs	r3, #1
 8016014:	6163      	str	r3, [r4, #20]
 8016016:	b003      	add	sp, #12
 8016018:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801601c:	4b22      	ldr	r3, [pc, #136]	; (80160a8 <setvbuf+0x154>)
 801601e:	429c      	cmp	r4, r3
 8016020:	d101      	bne.n	8016026 <setvbuf+0xd2>
 8016022:	68b4      	ldr	r4, [r6, #8]
 8016024:	e7a8      	b.n	8015f78 <setvbuf+0x24>
 8016026:	4b21      	ldr	r3, [pc, #132]	; (80160ac <setvbuf+0x158>)
 8016028:	429c      	cmp	r4, r3
 801602a:	bf08      	it	eq
 801602c:	68f4      	ldreq	r4, [r6, #12]
 801602e:	e7a3      	b.n	8015f78 <setvbuf+0x24>
 8016030:	2f00      	cmp	r7, #0
 8016032:	d0d8      	beq.n	8015fe6 <setvbuf+0x92>
 8016034:	69b3      	ldr	r3, [r6, #24]
 8016036:	b913      	cbnz	r3, 801603e <setvbuf+0xea>
 8016038:	4630      	mov	r0, r6
 801603a:	f001 ff17 	bl	8017e6c <__sinit>
 801603e:	f1b8 0f01 	cmp.w	r8, #1
 8016042:	bf08      	it	eq
 8016044:	89a3      	ldrheq	r3, [r4, #12]
 8016046:	6027      	str	r7, [r4, #0]
 8016048:	bf04      	itt	eq
 801604a:	f043 0301 	orreq.w	r3, r3, #1
 801604e:	81a3      	strheq	r3, [r4, #12]
 8016050:	89a3      	ldrh	r3, [r4, #12]
 8016052:	f013 0008 	ands.w	r0, r3, #8
 8016056:	e9c4 7504 	strd	r7, r5, [r4, #16]
 801605a:	d01b      	beq.n	8016094 <setvbuf+0x140>
 801605c:	f013 0001 	ands.w	r0, r3, #1
 8016060:	bf18      	it	ne
 8016062:	426d      	negne	r5, r5
 8016064:	f04f 0300 	mov.w	r3, #0
 8016068:	bf1d      	ittte	ne
 801606a:	60a3      	strne	r3, [r4, #8]
 801606c:	61a5      	strne	r5, [r4, #24]
 801606e:	4618      	movne	r0, r3
 8016070:	60a5      	streq	r5, [r4, #8]
 8016072:	e7d0      	b.n	8016016 <setvbuf+0xc2>
 8016074:	4648      	mov	r0, r9
 8016076:	f002 fb4b 	bl	8018710 <malloc>
 801607a:	4607      	mov	r7, r0
 801607c:	2800      	cmp	r0, #0
 801607e:	d0bc      	beq.n	8015ffa <setvbuf+0xa6>
 8016080:	89a3      	ldrh	r3, [r4, #12]
 8016082:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8016086:	81a3      	strh	r3, [r4, #12]
 8016088:	464d      	mov	r5, r9
 801608a:	e7d3      	b.n	8016034 <setvbuf+0xe0>
 801608c:	2000      	movs	r0, #0
 801608e:	e7b6      	b.n	8015ffe <setvbuf+0xaa>
 8016090:	46a9      	mov	r9, r5
 8016092:	e7f5      	b.n	8016080 <setvbuf+0x12c>
 8016094:	60a0      	str	r0, [r4, #8]
 8016096:	e7be      	b.n	8016016 <setvbuf+0xc2>
 8016098:	f04f 30ff 	mov.w	r0, #4294967295
 801609c:	e7bb      	b.n	8016016 <setvbuf+0xc2>
 801609e:	bf00      	nop
 80160a0:	20000028 	.word	0x20000028
 80160a4:	0801a548 	.word	0x0801a548
 80160a8:	0801a568 	.word	0x0801a568
 80160ac:	0801a528 	.word	0x0801a528

080160b0 <nanf>:
 80160b0:	ed9f 0a01 	vldr	s0, [pc, #4]	; 80160b8 <nanf+0x8>
 80160b4:	4770      	bx	lr
 80160b6:	bf00      	nop
 80160b8:	7fc00000 	.word	0x7fc00000

080160bc <siprintf>:
 80160bc:	b40e      	push	{r1, r2, r3}
 80160be:	b500      	push	{lr}
 80160c0:	b09c      	sub	sp, #112	; 0x70
 80160c2:	ab1d      	add	r3, sp, #116	; 0x74
 80160c4:	9002      	str	r0, [sp, #8]
 80160c6:	9006      	str	r0, [sp, #24]
 80160c8:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80160cc:	4809      	ldr	r0, [pc, #36]	; (80160f4 <siprintf+0x38>)
 80160ce:	9107      	str	r1, [sp, #28]
 80160d0:	9104      	str	r1, [sp, #16]
 80160d2:	4909      	ldr	r1, [pc, #36]	; (80160f8 <siprintf+0x3c>)
 80160d4:	f853 2b04 	ldr.w	r2, [r3], #4
 80160d8:	9105      	str	r1, [sp, #20]
 80160da:	6800      	ldr	r0, [r0, #0]
 80160dc:	9301      	str	r3, [sp, #4]
 80160de:	a902      	add	r1, sp, #8
 80160e0:	f003 f840 	bl	8019164 <_svfiprintf_r>
 80160e4:	9b02      	ldr	r3, [sp, #8]
 80160e6:	2200      	movs	r2, #0
 80160e8:	701a      	strb	r2, [r3, #0]
 80160ea:	b01c      	add	sp, #112	; 0x70
 80160ec:	f85d eb04 	ldr.w	lr, [sp], #4
 80160f0:	b003      	add	sp, #12
 80160f2:	4770      	bx	lr
 80160f4:	20000028 	.word	0x20000028
 80160f8:	ffff0208 	.word	0xffff0208

080160fc <sulp>:
 80160fc:	b570      	push	{r4, r5, r6, lr}
 80160fe:	4604      	mov	r4, r0
 8016100:	460d      	mov	r5, r1
 8016102:	ec45 4b10 	vmov	d0, r4, r5
 8016106:	4616      	mov	r6, r2
 8016108:	f002 fde8 	bl	8018cdc <__ulp>
 801610c:	ec51 0b10 	vmov	r0, r1, d0
 8016110:	b17e      	cbz	r6, 8016132 <sulp+0x36>
 8016112:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8016116:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 801611a:	2b00      	cmp	r3, #0
 801611c:	dd09      	ble.n	8016132 <sulp+0x36>
 801611e:	051b      	lsls	r3, r3, #20
 8016120:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8016124:	2400      	movs	r4, #0
 8016126:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 801612a:	4622      	mov	r2, r4
 801612c:	462b      	mov	r3, r5
 801612e:	f7f2 f99b 	bl	8008468 <__aeabi_dmul>
 8016132:	bd70      	pop	{r4, r5, r6, pc}
 8016134:	0000      	movs	r0, r0
	...

08016138 <_strtod_l>:
 8016138:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801613c:	461f      	mov	r7, r3
 801613e:	b0a1      	sub	sp, #132	; 0x84
 8016140:	2300      	movs	r3, #0
 8016142:	4681      	mov	r9, r0
 8016144:	4638      	mov	r0, r7
 8016146:	460e      	mov	r6, r1
 8016148:	9217      	str	r2, [sp, #92]	; 0x5c
 801614a:	931c      	str	r3, [sp, #112]	; 0x70
 801614c:	f002 fa6c 	bl	8018628 <__localeconv_l>
 8016150:	4680      	mov	r8, r0
 8016152:	6800      	ldr	r0, [r0, #0]
 8016154:	f7f1 ff74 	bl	8008040 <strlen>
 8016158:	f04f 0a00 	mov.w	sl, #0
 801615c:	4604      	mov	r4, r0
 801615e:	f04f 0b00 	mov.w	fp, #0
 8016162:	961b      	str	r6, [sp, #108]	; 0x6c
 8016164:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8016166:	781a      	ldrb	r2, [r3, #0]
 8016168:	2a0d      	cmp	r2, #13
 801616a:	d832      	bhi.n	80161d2 <_strtod_l+0x9a>
 801616c:	2a09      	cmp	r2, #9
 801616e:	d236      	bcs.n	80161de <_strtod_l+0xa6>
 8016170:	2a00      	cmp	r2, #0
 8016172:	d03e      	beq.n	80161f2 <_strtod_l+0xba>
 8016174:	2300      	movs	r3, #0
 8016176:	930d      	str	r3, [sp, #52]	; 0x34
 8016178:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 801617a:	782b      	ldrb	r3, [r5, #0]
 801617c:	2b30      	cmp	r3, #48	; 0x30
 801617e:	f040 80ac 	bne.w	80162da <_strtod_l+0x1a2>
 8016182:	786b      	ldrb	r3, [r5, #1]
 8016184:	2b58      	cmp	r3, #88	; 0x58
 8016186:	d001      	beq.n	801618c <_strtod_l+0x54>
 8016188:	2b78      	cmp	r3, #120	; 0x78
 801618a:	d167      	bne.n	801625c <_strtod_l+0x124>
 801618c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801618e:	9301      	str	r3, [sp, #4]
 8016190:	ab1c      	add	r3, sp, #112	; 0x70
 8016192:	9300      	str	r3, [sp, #0]
 8016194:	9702      	str	r7, [sp, #8]
 8016196:	ab1d      	add	r3, sp, #116	; 0x74
 8016198:	4a88      	ldr	r2, [pc, #544]	; (80163bc <_strtod_l+0x284>)
 801619a:	a91b      	add	r1, sp, #108	; 0x6c
 801619c:	4648      	mov	r0, r9
 801619e:	f001 ff5a 	bl	8018056 <__gethex>
 80161a2:	f010 0407 	ands.w	r4, r0, #7
 80161a6:	4606      	mov	r6, r0
 80161a8:	d005      	beq.n	80161b6 <_strtod_l+0x7e>
 80161aa:	2c06      	cmp	r4, #6
 80161ac:	d12b      	bne.n	8016206 <_strtod_l+0xce>
 80161ae:	3501      	adds	r5, #1
 80161b0:	2300      	movs	r3, #0
 80161b2:	951b      	str	r5, [sp, #108]	; 0x6c
 80161b4:	930d      	str	r3, [sp, #52]	; 0x34
 80161b6:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80161b8:	2b00      	cmp	r3, #0
 80161ba:	f040 859a 	bne.w	8016cf2 <_strtod_l+0xbba>
 80161be:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80161c0:	b1e3      	cbz	r3, 80161fc <_strtod_l+0xc4>
 80161c2:	4652      	mov	r2, sl
 80161c4:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 80161c8:	ec43 2b10 	vmov	d0, r2, r3
 80161cc:	b021      	add	sp, #132	; 0x84
 80161ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80161d2:	2a2b      	cmp	r2, #43	; 0x2b
 80161d4:	d015      	beq.n	8016202 <_strtod_l+0xca>
 80161d6:	2a2d      	cmp	r2, #45	; 0x2d
 80161d8:	d004      	beq.n	80161e4 <_strtod_l+0xac>
 80161da:	2a20      	cmp	r2, #32
 80161dc:	d1ca      	bne.n	8016174 <_strtod_l+0x3c>
 80161de:	3301      	adds	r3, #1
 80161e0:	931b      	str	r3, [sp, #108]	; 0x6c
 80161e2:	e7bf      	b.n	8016164 <_strtod_l+0x2c>
 80161e4:	2201      	movs	r2, #1
 80161e6:	920d      	str	r2, [sp, #52]	; 0x34
 80161e8:	1c5a      	adds	r2, r3, #1
 80161ea:	921b      	str	r2, [sp, #108]	; 0x6c
 80161ec:	785b      	ldrb	r3, [r3, #1]
 80161ee:	2b00      	cmp	r3, #0
 80161f0:	d1c2      	bne.n	8016178 <_strtod_l+0x40>
 80161f2:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80161f4:	961b      	str	r6, [sp, #108]	; 0x6c
 80161f6:	2b00      	cmp	r3, #0
 80161f8:	f040 8579 	bne.w	8016cee <_strtod_l+0xbb6>
 80161fc:	4652      	mov	r2, sl
 80161fe:	465b      	mov	r3, fp
 8016200:	e7e2      	b.n	80161c8 <_strtod_l+0x90>
 8016202:	2200      	movs	r2, #0
 8016204:	e7ef      	b.n	80161e6 <_strtod_l+0xae>
 8016206:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8016208:	b13a      	cbz	r2, 801621a <_strtod_l+0xe2>
 801620a:	2135      	movs	r1, #53	; 0x35
 801620c:	a81e      	add	r0, sp, #120	; 0x78
 801620e:	f002 fe5d 	bl	8018ecc <__copybits>
 8016212:	991c      	ldr	r1, [sp, #112]	; 0x70
 8016214:	4648      	mov	r0, r9
 8016216:	f002 fac9 	bl	80187ac <_Bfree>
 801621a:	3c01      	subs	r4, #1
 801621c:	2c04      	cmp	r4, #4
 801621e:	d806      	bhi.n	801622e <_strtod_l+0xf6>
 8016220:	e8df f004 	tbb	[pc, r4]
 8016224:	1714030a 	.word	0x1714030a
 8016228:	0a          	.byte	0x0a
 8016229:	00          	.byte	0x00
 801622a:	e9dd ab1e 	ldrd	sl, fp, [sp, #120]	; 0x78
 801622e:	0730      	lsls	r0, r6, #28
 8016230:	d5c1      	bpl.n	80161b6 <_strtod_l+0x7e>
 8016232:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 8016236:	e7be      	b.n	80161b6 <_strtod_l+0x7e>
 8016238:	e9dd a31e 	ldrd	sl, r3, [sp, #120]	; 0x78
 801623c:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 801623e:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8016242:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8016246:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 801624a:	e7f0      	b.n	801622e <_strtod_l+0xf6>
 801624c:	f8df b170 	ldr.w	fp, [pc, #368]	; 80163c0 <_strtod_l+0x288>
 8016250:	e7ed      	b.n	801622e <_strtod_l+0xf6>
 8016252:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 8016256:	f04f 3aff 	mov.w	sl, #4294967295
 801625a:	e7e8      	b.n	801622e <_strtod_l+0xf6>
 801625c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 801625e:	1c5a      	adds	r2, r3, #1
 8016260:	921b      	str	r2, [sp, #108]	; 0x6c
 8016262:	785b      	ldrb	r3, [r3, #1]
 8016264:	2b30      	cmp	r3, #48	; 0x30
 8016266:	d0f9      	beq.n	801625c <_strtod_l+0x124>
 8016268:	2b00      	cmp	r3, #0
 801626a:	d0a4      	beq.n	80161b6 <_strtod_l+0x7e>
 801626c:	2301      	movs	r3, #1
 801626e:	2500      	movs	r5, #0
 8016270:	9306      	str	r3, [sp, #24]
 8016272:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8016274:	9308      	str	r3, [sp, #32]
 8016276:	9507      	str	r5, [sp, #28]
 8016278:	9505      	str	r5, [sp, #20]
 801627a:	220a      	movs	r2, #10
 801627c:	981b      	ldr	r0, [sp, #108]	; 0x6c
 801627e:	7807      	ldrb	r7, [r0, #0]
 8016280:	f1a7 0330 	sub.w	r3, r7, #48	; 0x30
 8016284:	b2d9      	uxtb	r1, r3
 8016286:	2909      	cmp	r1, #9
 8016288:	d929      	bls.n	80162de <_strtod_l+0x1a6>
 801628a:	4622      	mov	r2, r4
 801628c:	f8d8 1000 	ldr.w	r1, [r8]
 8016290:	f003 fd8b 	bl	8019daa <strncmp>
 8016294:	2800      	cmp	r0, #0
 8016296:	d031      	beq.n	80162fc <_strtod_l+0x1c4>
 8016298:	2000      	movs	r0, #0
 801629a:	9c05      	ldr	r4, [sp, #20]
 801629c:	9004      	str	r0, [sp, #16]
 801629e:	463b      	mov	r3, r7
 80162a0:	4602      	mov	r2, r0
 80162a2:	2b65      	cmp	r3, #101	; 0x65
 80162a4:	d001      	beq.n	80162aa <_strtod_l+0x172>
 80162a6:	2b45      	cmp	r3, #69	; 0x45
 80162a8:	d114      	bne.n	80162d4 <_strtod_l+0x19c>
 80162aa:	b924      	cbnz	r4, 80162b6 <_strtod_l+0x17e>
 80162ac:	b910      	cbnz	r0, 80162b4 <_strtod_l+0x17c>
 80162ae:	9b06      	ldr	r3, [sp, #24]
 80162b0:	2b00      	cmp	r3, #0
 80162b2:	d09e      	beq.n	80161f2 <_strtod_l+0xba>
 80162b4:	2400      	movs	r4, #0
 80162b6:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
 80162b8:	1c73      	adds	r3, r6, #1
 80162ba:	931b      	str	r3, [sp, #108]	; 0x6c
 80162bc:	7873      	ldrb	r3, [r6, #1]
 80162be:	2b2b      	cmp	r3, #43	; 0x2b
 80162c0:	d078      	beq.n	80163b4 <_strtod_l+0x27c>
 80162c2:	2b2d      	cmp	r3, #45	; 0x2d
 80162c4:	d070      	beq.n	80163a8 <_strtod_l+0x270>
 80162c6:	f04f 0c00 	mov.w	ip, #0
 80162ca:	f1a3 0730 	sub.w	r7, r3, #48	; 0x30
 80162ce:	2f09      	cmp	r7, #9
 80162d0:	d97c      	bls.n	80163cc <_strtod_l+0x294>
 80162d2:	961b      	str	r6, [sp, #108]	; 0x6c
 80162d4:	f04f 0e00 	mov.w	lr, #0
 80162d8:	e09a      	b.n	8016410 <_strtod_l+0x2d8>
 80162da:	2300      	movs	r3, #0
 80162dc:	e7c7      	b.n	801626e <_strtod_l+0x136>
 80162de:	9905      	ldr	r1, [sp, #20]
 80162e0:	2908      	cmp	r1, #8
 80162e2:	bfdd      	ittte	le
 80162e4:	9907      	ldrle	r1, [sp, #28]
 80162e6:	fb02 3301 	mlale	r3, r2, r1, r3
 80162ea:	9307      	strle	r3, [sp, #28]
 80162ec:	fb02 3505 	mlagt	r5, r2, r5, r3
 80162f0:	9b05      	ldr	r3, [sp, #20]
 80162f2:	3001      	adds	r0, #1
 80162f4:	3301      	adds	r3, #1
 80162f6:	9305      	str	r3, [sp, #20]
 80162f8:	901b      	str	r0, [sp, #108]	; 0x6c
 80162fa:	e7bf      	b.n	801627c <_strtod_l+0x144>
 80162fc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80162fe:	191a      	adds	r2, r3, r4
 8016300:	921b      	str	r2, [sp, #108]	; 0x6c
 8016302:	9a05      	ldr	r2, [sp, #20]
 8016304:	5d1b      	ldrb	r3, [r3, r4]
 8016306:	2a00      	cmp	r2, #0
 8016308:	d037      	beq.n	801637a <_strtod_l+0x242>
 801630a:	9c05      	ldr	r4, [sp, #20]
 801630c:	4602      	mov	r2, r0
 801630e:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8016312:	2909      	cmp	r1, #9
 8016314:	d913      	bls.n	801633e <_strtod_l+0x206>
 8016316:	2101      	movs	r1, #1
 8016318:	9104      	str	r1, [sp, #16]
 801631a:	e7c2      	b.n	80162a2 <_strtod_l+0x16a>
 801631c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 801631e:	1c5a      	adds	r2, r3, #1
 8016320:	921b      	str	r2, [sp, #108]	; 0x6c
 8016322:	785b      	ldrb	r3, [r3, #1]
 8016324:	3001      	adds	r0, #1
 8016326:	2b30      	cmp	r3, #48	; 0x30
 8016328:	d0f8      	beq.n	801631c <_strtod_l+0x1e4>
 801632a:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 801632e:	2a08      	cmp	r2, #8
 8016330:	f200 84e4 	bhi.w	8016cfc <_strtod_l+0xbc4>
 8016334:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8016336:	9208      	str	r2, [sp, #32]
 8016338:	4602      	mov	r2, r0
 801633a:	2000      	movs	r0, #0
 801633c:	4604      	mov	r4, r0
 801633e:	f1b3 0e30 	subs.w	lr, r3, #48	; 0x30
 8016342:	f100 0101 	add.w	r1, r0, #1
 8016346:	d012      	beq.n	801636e <_strtod_l+0x236>
 8016348:	440a      	add	r2, r1
 801634a:	eb00 0c04 	add.w	ip, r0, r4
 801634e:	4621      	mov	r1, r4
 8016350:	270a      	movs	r7, #10
 8016352:	458c      	cmp	ip, r1
 8016354:	d113      	bne.n	801637e <_strtod_l+0x246>
 8016356:	1821      	adds	r1, r4, r0
 8016358:	2908      	cmp	r1, #8
 801635a:	f104 0401 	add.w	r4, r4, #1
 801635e:	4404      	add	r4, r0
 8016360:	dc19      	bgt.n	8016396 <_strtod_l+0x25e>
 8016362:	9b07      	ldr	r3, [sp, #28]
 8016364:	210a      	movs	r1, #10
 8016366:	fb01 e303 	mla	r3, r1, r3, lr
 801636a:	9307      	str	r3, [sp, #28]
 801636c:	2100      	movs	r1, #0
 801636e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8016370:	1c58      	adds	r0, r3, #1
 8016372:	901b      	str	r0, [sp, #108]	; 0x6c
 8016374:	785b      	ldrb	r3, [r3, #1]
 8016376:	4608      	mov	r0, r1
 8016378:	e7c9      	b.n	801630e <_strtod_l+0x1d6>
 801637a:	9805      	ldr	r0, [sp, #20]
 801637c:	e7d3      	b.n	8016326 <_strtod_l+0x1ee>
 801637e:	2908      	cmp	r1, #8
 8016380:	f101 0101 	add.w	r1, r1, #1
 8016384:	dc03      	bgt.n	801638e <_strtod_l+0x256>
 8016386:	9b07      	ldr	r3, [sp, #28]
 8016388:	437b      	muls	r3, r7
 801638a:	9307      	str	r3, [sp, #28]
 801638c:	e7e1      	b.n	8016352 <_strtod_l+0x21a>
 801638e:	2910      	cmp	r1, #16
 8016390:	bfd8      	it	le
 8016392:	437d      	mulle	r5, r7
 8016394:	e7dd      	b.n	8016352 <_strtod_l+0x21a>
 8016396:	2c10      	cmp	r4, #16
 8016398:	bfdc      	itt	le
 801639a:	210a      	movle	r1, #10
 801639c:	fb01 e505 	mlale	r5, r1, r5, lr
 80163a0:	e7e4      	b.n	801636c <_strtod_l+0x234>
 80163a2:	2301      	movs	r3, #1
 80163a4:	9304      	str	r3, [sp, #16]
 80163a6:	e781      	b.n	80162ac <_strtod_l+0x174>
 80163a8:	f04f 0c01 	mov.w	ip, #1
 80163ac:	1cb3      	adds	r3, r6, #2
 80163ae:	931b      	str	r3, [sp, #108]	; 0x6c
 80163b0:	78b3      	ldrb	r3, [r6, #2]
 80163b2:	e78a      	b.n	80162ca <_strtod_l+0x192>
 80163b4:	f04f 0c00 	mov.w	ip, #0
 80163b8:	e7f8      	b.n	80163ac <_strtod_l+0x274>
 80163ba:	bf00      	nop
 80163bc:	0801a4c8 	.word	0x0801a4c8
 80163c0:	7ff00000 	.word	0x7ff00000
 80163c4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80163c6:	1c5f      	adds	r7, r3, #1
 80163c8:	971b      	str	r7, [sp, #108]	; 0x6c
 80163ca:	785b      	ldrb	r3, [r3, #1]
 80163cc:	2b30      	cmp	r3, #48	; 0x30
 80163ce:	d0f9      	beq.n	80163c4 <_strtod_l+0x28c>
 80163d0:	f1a3 0731 	sub.w	r7, r3, #49	; 0x31
 80163d4:	2f08      	cmp	r7, #8
 80163d6:	f63f af7d 	bhi.w	80162d4 <_strtod_l+0x19c>
 80163da:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 80163de:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80163e0:	930a      	str	r3, [sp, #40]	; 0x28
 80163e2:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80163e4:	1c5f      	adds	r7, r3, #1
 80163e6:	971b      	str	r7, [sp, #108]	; 0x6c
 80163e8:	785b      	ldrb	r3, [r3, #1]
 80163ea:	f1a3 0830 	sub.w	r8, r3, #48	; 0x30
 80163ee:	f1b8 0f09 	cmp.w	r8, #9
 80163f2:	d937      	bls.n	8016464 <_strtod_l+0x32c>
 80163f4:	990a      	ldr	r1, [sp, #40]	; 0x28
 80163f6:	1a7f      	subs	r7, r7, r1
 80163f8:	2f08      	cmp	r7, #8
 80163fa:	f644 671f 	movw	r7, #19999	; 0x4e1f
 80163fe:	dc37      	bgt.n	8016470 <_strtod_l+0x338>
 8016400:	45be      	cmp	lr, r7
 8016402:	bfa8      	it	ge
 8016404:	46be      	movge	lr, r7
 8016406:	f1bc 0f00 	cmp.w	ip, #0
 801640a:	d001      	beq.n	8016410 <_strtod_l+0x2d8>
 801640c:	f1ce 0e00 	rsb	lr, lr, #0
 8016410:	2c00      	cmp	r4, #0
 8016412:	d151      	bne.n	80164b8 <_strtod_l+0x380>
 8016414:	2800      	cmp	r0, #0
 8016416:	f47f aece 	bne.w	80161b6 <_strtod_l+0x7e>
 801641a:	9a06      	ldr	r2, [sp, #24]
 801641c:	2a00      	cmp	r2, #0
 801641e:	f47f aeca 	bne.w	80161b6 <_strtod_l+0x7e>
 8016422:	9a04      	ldr	r2, [sp, #16]
 8016424:	2a00      	cmp	r2, #0
 8016426:	f47f aee4 	bne.w	80161f2 <_strtod_l+0xba>
 801642a:	2b4e      	cmp	r3, #78	; 0x4e
 801642c:	d027      	beq.n	801647e <_strtod_l+0x346>
 801642e:	dc21      	bgt.n	8016474 <_strtod_l+0x33c>
 8016430:	2b49      	cmp	r3, #73	; 0x49
 8016432:	f47f aede 	bne.w	80161f2 <_strtod_l+0xba>
 8016436:	49a0      	ldr	r1, [pc, #640]	; (80166b8 <_strtod_l+0x580>)
 8016438:	a81b      	add	r0, sp, #108	; 0x6c
 801643a:	f002 f83f 	bl	80184bc <__match>
 801643e:	2800      	cmp	r0, #0
 8016440:	f43f aed7 	beq.w	80161f2 <_strtod_l+0xba>
 8016444:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8016446:	499d      	ldr	r1, [pc, #628]	; (80166bc <_strtod_l+0x584>)
 8016448:	3b01      	subs	r3, #1
 801644a:	a81b      	add	r0, sp, #108	; 0x6c
 801644c:	931b      	str	r3, [sp, #108]	; 0x6c
 801644e:	f002 f835 	bl	80184bc <__match>
 8016452:	b910      	cbnz	r0, 801645a <_strtod_l+0x322>
 8016454:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8016456:	3301      	adds	r3, #1
 8016458:	931b      	str	r3, [sp, #108]	; 0x6c
 801645a:	f8df b274 	ldr.w	fp, [pc, #628]	; 80166d0 <_strtod_l+0x598>
 801645e:	f04f 0a00 	mov.w	sl, #0
 8016462:	e6a8      	b.n	80161b6 <_strtod_l+0x7e>
 8016464:	210a      	movs	r1, #10
 8016466:	fb01 3e0e 	mla	lr, r1, lr, r3
 801646a:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 801646e:	e7b8      	b.n	80163e2 <_strtod_l+0x2aa>
 8016470:	46be      	mov	lr, r7
 8016472:	e7c8      	b.n	8016406 <_strtod_l+0x2ce>
 8016474:	2b69      	cmp	r3, #105	; 0x69
 8016476:	d0de      	beq.n	8016436 <_strtod_l+0x2fe>
 8016478:	2b6e      	cmp	r3, #110	; 0x6e
 801647a:	f47f aeba 	bne.w	80161f2 <_strtod_l+0xba>
 801647e:	4990      	ldr	r1, [pc, #576]	; (80166c0 <_strtod_l+0x588>)
 8016480:	a81b      	add	r0, sp, #108	; 0x6c
 8016482:	f002 f81b 	bl	80184bc <__match>
 8016486:	2800      	cmp	r0, #0
 8016488:	f43f aeb3 	beq.w	80161f2 <_strtod_l+0xba>
 801648c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 801648e:	781b      	ldrb	r3, [r3, #0]
 8016490:	2b28      	cmp	r3, #40	; 0x28
 8016492:	d10e      	bne.n	80164b2 <_strtod_l+0x37a>
 8016494:	aa1e      	add	r2, sp, #120	; 0x78
 8016496:	498b      	ldr	r1, [pc, #556]	; (80166c4 <_strtod_l+0x58c>)
 8016498:	a81b      	add	r0, sp, #108	; 0x6c
 801649a:	f002 f823 	bl	80184e4 <__hexnan>
 801649e:	2805      	cmp	r0, #5
 80164a0:	d107      	bne.n	80164b2 <_strtod_l+0x37a>
 80164a2:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80164a4:	f8dd a078 	ldr.w	sl, [sp, #120]	; 0x78
 80164a8:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 80164ac:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 80164b0:	e681      	b.n	80161b6 <_strtod_l+0x7e>
 80164b2:	f8df b224 	ldr.w	fp, [pc, #548]	; 80166d8 <_strtod_l+0x5a0>
 80164b6:	e7d2      	b.n	801645e <_strtod_l+0x326>
 80164b8:	ebae 0302 	sub.w	r3, lr, r2
 80164bc:	9306      	str	r3, [sp, #24]
 80164be:	9b05      	ldr	r3, [sp, #20]
 80164c0:	9807      	ldr	r0, [sp, #28]
 80164c2:	2b00      	cmp	r3, #0
 80164c4:	bf08      	it	eq
 80164c6:	4623      	moveq	r3, r4
 80164c8:	2c10      	cmp	r4, #16
 80164ca:	9305      	str	r3, [sp, #20]
 80164cc:	46a0      	mov	r8, r4
 80164ce:	bfa8      	it	ge
 80164d0:	f04f 0810 	movge.w	r8, #16
 80164d4:	f7f1 ff4e 	bl	8008374 <__aeabi_ui2d>
 80164d8:	2c09      	cmp	r4, #9
 80164da:	4682      	mov	sl, r0
 80164dc:	468b      	mov	fp, r1
 80164de:	dc13      	bgt.n	8016508 <_strtod_l+0x3d0>
 80164e0:	9b06      	ldr	r3, [sp, #24]
 80164e2:	2b00      	cmp	r3, #0
 80164e4:	f43f ae67 	beq.w	80161b6 <_strtod_l+0x7e>
 80164e8:	9b06      	ldr	r3, [sp, #24]
 80164ea:	dd7a      	ble.n	80165e2 <_strtod_l+0x4aa>
 80164ec:	2b16      	cmp	r3, #22
 80164ee:	dc61      	bgt.n	80165b4 <_strtod_l+0x47c>
 80164f0:	4a75      	ldr	r2, [pc, #468]	; (80166c8 <_strtod_l+0x590>)
 80164f2:	eb02 0ec3 	add.w	lr, r2, r3, lsl #3
 80164f6:	e9de 0100 	ldrd	r0, r1, [lr]
 80164fa:	4652      	mov	r2, sl
 80164fc:	465b      	mov	r3, fp
 80164fe:	f7f1 ffb3 	bl	8008468 <__aeabi_dmul>
 8016502:	4682      	mov	sl, r0
 8016504:	468b      	mov	fp, r1
 8016506:	e656      	b.n	80161b6 <_strtod_l+0x7e>
 8016508:	4b6f      	ldr	r3, [pc, #444]	; (80166c8 <_strtod_l+0x590>)
 801650a:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 801650e:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8016512:	f7f1 ffa9 	bl	8008468 <__aeabi_dmul>
 8016516:	4606      	mov	r6, r0
 8016518:	4628      	mov	r0, r5
 801651a:	460f      	mov	r7, r1
 801651c:	f7f1 ff2a 	bl	8008374 <__aeabi_ui2d>
 8016520:	4602      	mov	r2, r0
 8016522:	460b      	mov	r3, r1
 8016524:	4630      	mov	r0, r6
 8016526:	4639      	mov	r1, r7
 8016528:	f7f1 fde8 	bl	80080fc <__adddf3>
 801652c:	2c0f      	cmp	r4, #15
 801652e:	4682      	mov	sl, r0
 8016530:	468b      	mov	fp, r1
 8016532:	ddd5      	ble.n	80164e0 <_strtod_l+0x3a8>
 8016534:	9b06      	ldr	r3, [sp, #24]
 8016536:	eba4 0808 	sub.w	r8, r4, r8
 801653a:	4498      	add	r8, r3
 801653c:	f1b8 0f00 	cmp.w	r8, #0
 8016540:	f340 8096 	ble.w	8016670 <_strtod_l+0x538>
 8016544:	f018 030f 	ands.w	r3, r8, #15
 8016548:	d00a      	beq.n	8016560 <_strtod_l+0x428>
 801654a:	495f      	ldr	r1, [pc, #380]	; (80166c8 <_strtod_l+0x590>)
 801654c:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8016550:	4652      	mov	r2, sl
 8016552:	465b      	mov	r3, fp
 8016554:	e9d1 0100 	ldrd	r0, r1, [r1]
 8016558:	f7f1 ff86 	bl	8008468 <__aeabi_dmul>
 801655c:	4682      	mov	sl, r0
 801655e:	468b      	mov	fp, r1
 8016560:	f038 080f 	bics.w	r8, r8, #15
 8016564:	d073      	beq.n	801664e <_strtod_l+0x516>
 8016566:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 801656a:	dd47      	ble.n	80165fc <_strtod_l+0x4c4>
 801656c:	2400      	movs	r4, #0
 801656e:	46a0      	mov	r8, r4
 8016570:	9407      	str	r4, [sp, #28]
 8016572:	9405      	str	r4, [sp, #20]
 8016574:	2322      	movs	r3, #34	; 0x22
 8016576:	f8df b158 	ldr.w	fp, [pc, #344]	; 80166d0 <_strtod_l+0x598>
 801657a:	f8c9 3000 	str.w	r3, [r9]
 801657e:	f04f 0a00 	mov.w	sl, #0
 8016582:	9b07      	ldr	r3, [sp, #28]
 8016584:	2b00      	cmp	r3, #0
 8016586:	f43f ae16 	beq.w	80161b6 <_strtod_l+0x7e>
 801658a:	991c      	ldr	r1, [sp, #112]	; 0x70
 801658c:	4648      	mov	r0, r9
 801658e:	f002 f90d 	bl	80187ac <_Bfree>
 8016592:	9905      	ldr	r1, [sp, #20]
 8016594:	4648      	mov	r0, r9
 8016596:	f002 f909 	bl	80187ac <_Bfree>
 801659a:	4641      	mov	r1, r8
 801659c:	4648      	mov	r0, r9
 801659e:	f002 f905 	bl	80187ac <_Bfree>
 80165a2:	9907      	ldr	r1, [sp, #28]
 80165a4:	4648      	mov	r0, r9
 80165a6:	f002 f901 	bl	80187ac <_Bfree>
 80165aa:	4621      	mov	r1, r4
 80165ac:	4648      	mov	r0, r9
 80165ae:	f002 f8fd 	bl	80187ac <_Bfree>
 80165b2:	e600      	b.n	80161b6 <_strtod_l+0x7e>
 80165b4:	9a06      	ldr	r2, [sp, #24]
 80165b6:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 80165ba:	4293      	cmp	r3, r2
 80165bc:	dbba      	blt.n	8016534 <_strtod_l+0x3fc>
 80165be:	4d42      	ldr	r5, [pc, #264]	; (80166c8 <_strtod_l+0x590>)
 80165c0:	f1c4 040f 	rsb	r4, r4, #15
 80165c4:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 80165c8:	4652      	mov	r2, sl
 80165ca:	465b      	mov	r3, fp
 80165cc:	e9d1 0100 	ldrd	r0, r1, [r1]
 80165d0:	f7f1 ff4a 	bl	8008468 <__aeabi_dmul>
 80165d4:	9b06      	ldr	r3, [sp, #24]
 80165d6:	1b1c      	subs	r4, r3, r4
 80165d8:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 80165dc:	e9d5 2300 	ldrd	r2, r3, [r5]
 80165e0:	e78d      	b.n	80164fe <_strtod_l+0x3c6>
 80165e2:	f113 0f16 	cmn.w	r3, #22
 80165e6:	dba5      	blt.n	8016534 <_strtod_l+0x3fc>
 80165e8:	4a37      	ldr	r2, [pc, #220]	; (80166c8 <_strtod_l+0x590>)
 80165ea:	eba2 02c3 	sub.w	r2, r2, r3, lsl #3
 80165ee:	e9d2 2300 	ldrd	r2, r3, [r2]
 80165f2:	4650      	mov	r0, sl
 80165f4:	4659      	mov	r1, fp
 80165f6:	f7f2 f861 	bl	80086bc <__aeabi_ddiv>
 80165fa:	e782      	b.n	8016502 <_strtod_l+0x3ca>
 80165fc:	2300      	movs	r3, #0
 80165fe:	4e33      	ldr	r6, [pc, #204]	; (80166cc <_strtod_l+0x594>)
 8016600:	ea4f 1828 	mov.w	r8, r8, asr #4
 8016604:	4650      	mov	r0, sl
 8016606:	4659      	mov	r1, fp
 8016608:	461d      	mov	r5, r3
 801660a:	f1b8 0f01 	cmp.w	r8, #1
 801660e:	dc21      	bgt.n	8016654 <_strtod_l+0x51c>
 8016610:	b10b      	cbz	r3, 8016616 <_strtod_l+0x4de>
 8016612:	4682      	mov	sl, r0
 8016614:	468b      	mov	fp, r1
 8016616:	4b2d      	ldr	r3, [pc, #180]	; (80166cc <_strtod_l+0x594>)
 8016618:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 801661c:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 8016620:	4652      	mov	r2, sl
 8016622:	465b      	mov	r3, fp
 8016624:	e9d5 0100 	ldrd	r0, r1, [r5]
 8016628:	f7f1 ff1e 	bl	8008468 <__aeabi_dmul>
 801662c:	4b28      	ldr	r3, [pc, #160]	; (80166d0 <_strtod_l+0x598>)
 801662e:	460a      	mov	r2, r1
 8016630:	400b      	ands	r3, r1
 8016632:	4928      	ldr	r1, [pc, #160]	; (80166d4 <_strtod_l+0x59c>)
 8016634:	428b      	cmp	r3, r1
 8016636:	4682      	mov	sl, r0
 8016638:	d898      	bhi.n	801656c <_strtod_l+0x434>
 801663a:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 801663e:	428b      	cmp	r3, r1
 8016640:	bf86      	itte	hi
 8016642:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 80166dc <_strtod_l+0x5a4>
 8016646:	f04f 3aff 	movhi.w	sl, #4294967295
 801664a:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 801664e:	2300      	movs	r3, #0
 8016650:	9304      	str	r3, [sp, #16]
 8016652:	e077      	b.n	8016744 <_strtod_l+0x60c>
 8016654:	f018 0f01 	tst.w	r8, #1
 8016658:	d006      	beq.n	8016668 <_strtod_l+0x530>
 801665a:	eb06 03c5 	add.w	r3, r6, r5, lsl #3
 801665e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016662:	f7f1 ff01 	bl	8008468 <__aeabi_dmul>
 8016666:	2301      	movs	r3, #1
 8016668:	3501      	adds	r5, #1
 801666a:	ea4f 0868 	mov.w	r8, r8, asr #1
 801666e:	e7cc      	b.n	801660a <_strtod_l+0x4d2>
 8016670:	d0ed      	beq.n	801664e <_strtod_l+0x516>
 8016672:	f1c8 0800 	rsb	r8, r8, #0
 8016676:	f018 020f 	ands.w	r2, r8, #15
 801667a:	d00a      	beq.n	8016692 <_strtod_l+0x55a>
 801667c:	4b12      	ldr	r3, [pc, #72]	; (80166c8 <_strtod_l+0x590>)
 801667e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8016682:	4650      	mov	r0, sl
 8016684:	4659      	mov	r1, fp
 8016686:	e9d3 2300 	ldrd	r2, r3, [r3]
 801668a:	f7f2 f817 	bl	80086bc <__aeabi_ddiv>
 801668e:	4682      	mov	sl, r0
 8016690:	468b      	mov	fp, r1
 8016692:	ea5f 1828 	movs.w	r8, r8, asr #4
 8016696:	d0da      	beq.n	801664e <_strtod_l+0x516>
 8016698:	f1b8 0f1f 	cmp.w	r8, #31
 801669c:	dd20      	ble.n	80166e0 <_strtod_l+0x5a8>
 801669e:	2400      	movs	r4, #0
 80166a0:	46a0      	mov	r8, r4
 80166a2:	9407      	str	r4, [sp, #28]
 80166a4:	9405      	str	r4, [sp, #20]
 80166a6:	2322      	movs	r3, #34	; 0x22
 80166a8:	f04f 0a00 	mov.w	sl, #0
 80166ac:	f04f 0b00 	mov.w	fp, #0
 80166b0:	f8c9 3000 	str.w	r3, [r9]
 80166b4:	e765      	b.n	8016582 <_strtod_l+0x44a>
 80166b6:	bf00      	nop
 80166b8:	0801a495 	.word	0x0801a495
 80166bc:	0801a51b 	.word	0x0801a51b
 80166c0:	0801a49d 	.word	0x0801a49d
 80166c4:	0801a4dc 	.word	0x0801a4dc
 80166c8:	0801a5c0 	.word	0x0801a5c0
 80166cc:	0801a598 	.word	0x0801a598
 80166d0:	7ff00000 	.word	0x7ff00000
 80166d4:	7ca00000 	.word	0x7ca00000
 80166d8:	fff80000 	.word	0xfff80000
 80166dc:	7fefffff 	.word	0x7fefffff
 80166e0:	f018 0310 	ands.w	r3, r8, #16
 80166e4:	bf18      	it	ne
 80166e6:	236a      	movne	r3, #106	; 0x6a
 80166e8:	4da0      	ldr	r5, [pc, #640]	; (801696c <_strtod_l+0x834>)
 80166ea:	9304      	str	r3, [sp, #16]
 80166ec:	4650      	mov	r0, sl
 80166ee:	4659      	mov	r1, fp
 80166f0:	2300      	movs	r3, #0
 80166f2:	f1b8 0f00 	cmp.w	r8, #0
 80166f6:	f300 810a 	bgt.w	801690e <_strtod_l+0x7d6>
 80166fa:	b10b      	cbz	r3, 8016700 <_strtod_l+0x5c8>
 80166fc:	4682      	mov	sl, r0
 80166fe:	468b      	mov	fp, r1
 8016700:	9b04      	ldr	r3, [sp, #16]
 8016702:	b1bb      	cbz	r3, 8016734 <_strtod_l+0x5fc>
 8016704:	f3cb 530a 	ubfx	r3, fp, #20, #11
 8016708:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 801670c:	2b00      	cmp	r3, #0
 801670e:	4659      	mov	r1, fp
 8016710:	dd10      	ble.n	8016734 <_strtod_l+0x5fc>
 8016712:	2b1f      	cmp	r3, #31
 8016714:	f340 8107 	ble.w	8016926 <_strtod_l+0x7ee>
 8016718:	2b34      	cmp	r3, #52	; 0x34
 801671a:	bfde      	ittt	le
 801671c:	3b20      	suble	r3, #32
 801671e:	f04f 32ff 	movle.w	r2, #4294967295
 8016722:	fa02 f303 	lslle.w	r3, r2, r3
 8016726:	f04f 0a00 	mov.w	sl, #0
 801672a:	bfcc      	ite	gt
 801672c:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 8016730:	ea03 0b01 	andle.w	fp, r3, r1
 8016734:	2200      	movs	r2, #0
 8016736:	2300      	movs	r3, #0
 8016738:	4650      	mov	r0, sl
 801673a:	4659      	mov	r1, fp
 801673c:	f7f2 f8fc 	bl	8008938 <__aeabi_dcmpeq>
 8016740:	2800      	cmp	r0, #0
 8016742:	d1ac      	bne.n	801669e <_strtod_l+0x566>
 8016744:	9b07      	ldr	r3, [sp, #28]
 8016746:	9300      	str	r3, [sp, #0]
 8016748:	9a05      	ldr	r2, [sp, #20]
 801674a:	9908      	ldr	r1, [sp, #32]
 801674c:	4623      	mov	r3, r4
 801674e:	4648      	mov	r0, r9
 8016750:	f002 f87e 	bl	8018850 <__s2b>
 8016754:	9007      	str	r0, [sp, #28]
 8016756:	2800      	cmp	r0, #0
 8016758:	f43f af08 	beq.w	801656c <_strtod_l+0x434>
 801675c:	9a06      	ldr	r2, [sp, #24]
 801675e:	9b06      	ldr	r3, [sp, #24]
 8016760:	2a00      	cmp	r2, #0
 8016762:	f1c3 0300 	rsb	r3, r3, #0
 8016766:	bfa8      	it	ge
 8016768:	2300      	movge	r3, #0
 801676a:	930e      	str	r3, [sp, #56]	; 0x38
 801676c:	2400      	movs	r4, #0
 801676e:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8016772:	9316      	str	r3, [sp, #88]	; 0x58
 8016774:	46a0      	mov	r8, r4
 8016776:	9b07      	ldr	r3, [sp, #28]
 8016778:	4648      	mov	r0, r9
 801677a:	6859      	ldr	r1, [r3, #4]
 801677c:	f001 ffe2 	bl	8018744 <_Balloc>
 8016780:	9005      	str	r0, [sp, #20]
 8016782:	2800      	cmp	r0, #0
 8016784:	f43f aef6 	beq.w	8016574 <_strtod_l+0x43c>
 8016788:	9b07      	ldr	r3, [sp, #28]
 801678a:	691a      	ldr	r2, [r3, #16]
 801678c:	3202      	adds	r2, #2
 801678e:	f103 010c 	add.w	r1, r3, #12
 8016792:	0092      	lsls	r2, r2, #2
 8016794:	300c      	adds	r0, #12
 8016796:	f7fe fcef 	bl	8015178 <memcpy>
 801679a:	aa1e      	add	r2, sp, #120	; 0x78
 801679c:	a91d      	add	r1, sp, #116	; 0x74
 801679e:	ec4b ab10 	vmov	d0, sl, fp
 80167a2:	4648      	mov	r0, r9
 80167a4:	e9cd ab08 	strd	sl, fp, [sp, #32]
 80167a8:	f002 fb0e 	bl	8018dc8 <__d2b>
 80167ac:	901c      	str	r0, [sp, #112]	; 0x70
 80167ae:	2800      	cmp	r0, #0
 80167b0:	f43f aee0 	beq.w	8016574 <_strtod_l+0x43c>
 80167b4:	2101      	movs	r1, #1
 80167b6:	4648      	mov	r0, r9
 80167b8:	f002 f8d6 	bl	8018968 <__i2b>
 80167bc:	4680      	mov	r8, r0
 80167be:	2800      	cmp	r0, #0
 80167c0:	f43f aed8 	beq.w	8016574 <_strtod_l+0x43c>
 80167c4:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 80167c6:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 80167c8:	2e00      	cmp	r6, #0
 80167ca:	bfab      	itete	ge
 80167cc:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 80167ce:	9b16      	ldrlt	r3, [sp, #88]	; 0x58
 80167d0:	9d16      	ldrge	r5, [sp, #88]	; 0x58
 80167d2:	9f0e      	ldrlt	r7, [sp, #56]	; 0x38
 80167d4:	bfac      	ite	ge
 80167d6:	18f7      	addge	r7, r6, r3
 80167d8:	1b9d      	sublt	r5, r3, r6
 80167da:	9b04      	ldr	r3, [sp, #16]
 80167dc:	1af6      	subs	r6, r6, r3
 80167de:	4416      	add	r6, r2
 80167e0:	4b63      	ldr	r3, [pc, #396]	; (8016970 <_strtod_l+0x838>)
 80167e2:	3e01      	subs	r6, #1
 80167e4:	429e      	cmp	r6, r3
 80167e6:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 80167ea:	f280 80af 	bge.w	801694c <_strtod_l+0x814>
 80167ee:	1b9b      	subs	r3, r3, r6
 80167f0:	2b1f      	cmp	r3, #31
 80167f2:	eba2 0203 	sub.w	r2, r2, r3
 80167f6:	f04f 0101 	mov.w	r1, #1
 80167fa:	f300 809b 	bgt.w	8016934 <_strtod_l+0x7fc>
 80167fe:	fa01 f303 	lsl.w	r3, r1, r3
 8016802:	930f      	str	r3, [sp, #60]	; 0x3c
 8016804:	2300      	movs	r3, #0
 8016806:	930a      	str	r3, [sp, #40]	; 0x28
 8016808:	18be      	adds	r6, r7, r2
 801680a:	9b04      	ldr	r3, [sp, #16]
 801680c:	42b7      	cmp	r7, r6
 801680e:	4415      	add	r5, r2
 8016810:	441d      	add	r5, r3
 8016812:	463b      	mov	r3, r7
 8016814:	bfa8      	it	ge
 8016816:	4633      	movge	r3, r6
 8016818:	42ab      	cmp	r3, r5
 801681a:	bfa8      	it	ge
 801681c:	462b      	movge	r3, r5
 801681e:	2b00      	cmp	r3, #0
 8016820:	bfc2      	ittt	gt
 8016822:	1af6      	subgt	r6, r6, r3
 8016824:	1aed      	subgt	r5, r5, r3
 8016826:	1aff      	subgt	r7, r7, r3
 8016828:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801682a:	b1bb      	cbz	r3, 801685c <_strtod_l+0x724>
 801682c:	4641      	mov	r1, r8
 801682e:	461a      	mov	r2, r3
 8016830:	4648      	mov	r0, r9
 8016832:	f002 f939 	bl	8018aa8 <__pow5mult>
 8016836:	4680      	mov	r8, r0
 8016838:	2800      	cmp	r0, #0
 801683a:	f43f ae9b 	beq.w	8016574 <_strtod_l+0x43c>
 801683e:	4601      	mov	r1, r0
 8016840:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8016842:	4648      	mov	r0, r9
 8016844:	f002 f899 	bl	801897a <__multiply>
 8016848:	900c      	str	r0, [sp, #48]	; 0x30
 801684a:	2800      	cmp	r0, #0
 801684c:	f43f ae92 	beq.w	8016574 <_strtod_l+0x43c>
 8016850:	991c      	ldr	r1, [sp, #112]	; 0x70
 8016852:	4648      	mov	r0, r9
 8016854:	f001 ffaa 	bl	80187ac <_Bfree>
 8016858:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801685a:	931c      	str	r3, [sp, #112]	; 0x70
 801685c:	2e00      	cmp	r6, #0
 801685e:	dc7a      	bgt.n	8016956 <_strtod_l+0x81e>
 8016860:	9b06      	ldr	r3, [sp, #24]
 8016862:	2b00      	cmp	r3, #0
 8016864:	dd08      	ble.n	8016878 <_strtod_l+0x740>
 8016866:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8016868:	9905      	ldr	r1, [sp, #20]
 801686a:	4648      	mov	r0, r9
 801686c:	f002 f91c 	bl	8018aa8 <__pow5mult>
 8016870:	9005      	str	r0, [sp, #20]
 8016872:	2800      	cmp	r0, #0
 8016874:	f43f ae7e 	beq.w	8016574 <_strtod_l+0x43c>
 8016878:	2d00      	cmp	r5, #0
 801687a:	dd08      	ble.n	801688e <_strtod_l+0x756>
 801687c:	462a      	mov	r2, r5
 801687e:	9905      	ldr	r1, [sp, #20]
 8016880:	4648      	mov	r0, r9
 8016882:	f002 f95f 	bl	8018b44 <__lshift>
 8016886:	9005      	str	r0, [sp, #20]
 8016888:	2800      	cmp	r0, #0
 801688a:	f43f ae73 	beq.w	8016574 <_strtod_l+0x43c>
 801688e:	2f00      	cmp	r7, #0
 8016890:	dd08      	ble.n	80168a4 <_strtod_l+0x76c>
 8016892:	4641      	mov	r1, r8
 8016894:	463a      	mov	r2, r7
 8016896:	4648      	mov	r0, r9
 8016898:	f002 f954 	bl	8018b44 <__lshift>
 801689c:	4680      	mov	r8, r0
 801689e:	2800      	cmp	r0, #0
 80168a0:	f43f ae68 	beq.w	8016574 <_strtod_l+0x43c>
 80168a4:	9a05      	ldr	r2, [sp, #20]
 80168a6:	991c      	ldr	r1, [sp, #112]	; 0x70
 80168a8:	4648      	mov	r0, r9
 80168aa:	f002 f9b9 	bl	8018c20 <__mdiff>
 80168ae:	4604      	mov	r4, r0
 80168b0:	2800      	cmp	r0, #0
 80168b2:	f43f ae5f 	beq.w	8016574 <_strtod_l+0x43c>
 80168b6:	68c3      	ldr	r3, [r0, #12]
 80168b8:	930c      	str	r3, [sp, #48]	; 0x30
 80168ba:	2300      	movs	r3, #0
 80168bc:	60c3      	str	r3, [r0, #12]
 80168be:	4641      	mov	r1, r8
 80168c0:	f002 f994 	bl	8018bec <__mcmp>
 80168c4:	2800      	cmp	r0, #0
 80168c6:	da55      	bge.n	8016974 <_strtod_l+0x83c>
 80168c8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80168ca:	b9e3      	cbnz	r3, 8016906 <_strtod_l+0x7ce>
 80168cc:	f1ba 0f00 	cmp.w	sl, #0
 80168d0:	d119      	bne.n	8016906 <_strtod_l+0x7ce>
 80168d2:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80168d6:	b9b3      	cbnz	r3, 8016906 <_strtod_l+0x7ce>
 80168d8:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80168dc:	0d1b      	lsrs	r3, r3, #20
 80168de:	051b      	lsls	r3, r3, #20
 80168e0:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 80168e4:	d90f      	bls.n	8016906 <_strtod_l+0x7ce>
 80168e6:	6963      	ldr	r3, [r4, #20]
 80168e8:	b913      	cbnz	r3, 80168f0 <_strtod_l+0x7b8>
 80168ea:	6923      	ldr	r3, [r4, #16]
 80168ec:	2b01      	cmp	r3, #1
 80168ee:	dd0a      	ble.n	8016906 <_strtod_l+0x7ce>
 80168f0:	4621      	mov	r1, r4
 80168f2:	2201      	movs	r2, #1
 80168f4:	4648      	mov	r0, r9
 80168f6:	f002 f925 	bl	8018b44 <__lshift>
 80168fa:	4641      	mov	r1, r8
 80168fc:	4604      	mov	r4, r0
 80168fe:	f002 f975 	bl	8018bec <__mcmp>
 8016902:	2800      	cmp	r0, #0
 8016904:	dc67      	bgt.n	80169d6 <_strtod_l+0x89e>
 8016906:	9b04      	ldr	r3, [sp, #16]
 8016908:	2b00      	cmp	r3, #0
 801690a:	d171      	bne.n	80169f0 <_strtod_l+0x8b8>
 801690c:	e63d      	b.n	801658a <_strtod_l+0x452>
 801690e:	f018 0f01 	tst.w	r8, #1
 8016912:	d004      	beq.n	801691e <_strtod_l+0x7e6>
 8016914:	e9d5 2300 	ldrd	r2, r3, [r5]
 8016918:	f7f1 fda6 	bl	8008468 <__aeabi_dmul>
 801691c:	2301      	movs	r3, #1
 801691e:	ea4f 0868 	mov.w	r8, r8, asr #1
 8016922:	3508      	adds	r5, #8
 8016924:	e6e5      	b.n	80166f2 <_strtod_l+0x5ba>
 8016926:	f04f 32ff 	mov.w	r2, #4294967295
 801692a:	fa02 f303 	lsl.w	r3, r2, r3
 801692e:	ea03 0a0a 	and.w	sl, r3, sl
 8016932:	e6ff      	b.n	8016734 <_strtod_l+0x5fc>
 8016934:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 8016938:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 801693c:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 8016940:	36e2      	adds	r6, #226	; 0xe2
 8016942:	fa01 f306 	lsl.w	r3, r1, r6
 8016946:	930a      	str	r3, [sp, #40]	; 0x28
 8016948:	910f      	str	r1, [sp, #60]	; 0x3c
 801694a:	e75d      	b.n	8016808 <_strtod_l+0x6d0>
 801694c:	2300      	movs	r3, #0
 801694e:	930a      	str	r3, [sp, #40]	; 0x28
 8016950:	2301      	movs	r3, #1
 8016952:	930f      	str	r3, [sp, #60]	; 0x3c
 8016954:	e758      	b.n	8016808 <_strtod_l+0x6d0>
 8016956:	4632      	mov	r2, r6
 8016958:	991c      	ldr	r1, [sp, #112]	; 0x70
 801695a:	4648      	mov	r0, r9
 801695c:	f002 f8f2 	bl	8018b44 <__lshift>
 8016960:	901c      	str	r0, [sp, #112]	; 0x70
 8016962:	2800      	cmp	r0, #0
 8016964:	f47f af7c 	bne.w	8016860 <_strtod_l+0x728>
 8016968:	e604      	b.n	8016574 <_strtod_l+0x43c>
 801696a:	bf00      	nop
 801696c:	0801a4f0 	.word	0x0801a4f0
 8016970:	fffffc02 	.word	0xfffffc02
 8016974:	465d      	mov	r5, fp
 8016976:	f040 8086 	bne.w	8016a86 <_strtod_l+0x94e>
 801697a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 801697c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8016980:	b32a      	cbz	r2, 80169ce <_strtod_l+0x896>
 8016982:	4aaf      	ldr	r2, [pc, #700]	; (8016c40 <_strtod_l+0xb08>)
 8016984:	4293      	cmp	r3, r2
 8016986:	d153      	bne.n	8016a30 <_strtod_l+0x8f8>
 8016988:	9b04      	ldr	r3, [sp, #16]
 801698a:	4650      	mov	r0, sl
 801698c:	b1d3      	cbz	r3, 80169c4 <_strtod_l+0x88c>
 801698e:	4aad      	ldr	r2, [pc, #692]	; (8016c44 <_strtod_l+0xb0c>)
 8016990:	402a      	ands	r2, r5
 8016992:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 8016996:	f04f 31ff 	mov.w	r1, #4294967295
 801699a:	d816      	bhi.n	80169ca <_strtod_l+0x892>
 801699c:	0d12      	lsrs	r2, r2, #20
 801699e:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 80169a2:	fa01 f303 	lsl.w	r3, r1, r3
 80169a6:	4298      	cmp	r0, r3
 80169a8:	d142      	bne.n	8016a30 <_strtod_l+0x8f8>
 80169aa:	4ba7      	ldr	r3, [pc, #668]	; (8016c48 <_strtod_l+0xb10>)
 80169ac:	429d      	cmp	r5, r3
 80169ae:	d102      	bne.n	80169b6 <_strtod_l+0x87e>
 80169b0:	3001      	adds	r0, #1
 80169b2:	f43f addf 	beq.w	8016574 <_strtod_l+0x43c>
 80169b6:	4ba3      	ldr	r3, [pc, #652]	; (8016c44 <_strtod_l+0xb0c>)
 80169b8:	402b      	ands	r3, r5
 80169ba:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 80169be:	f04f 0a00 	mov.w	sl, #0
 80169c2:	e7a0      	b.n	8016906 <_strtod_l+0x7ce>
 80169c4:	f04f 33ff 	mov.w	r3, #4294967295
 80169c8:	e7ed      	b.n	80169a6 <_strtod_l+0x86e>
 80169ca:	460b      	mov	r3, r1
 80169cc:	e7eb      	b.n	80169a6 <_strtod_l+0x86e>
 80169ce:	bb7b      	cbnz	r3, 8016a30 <_strtod_l+0x8f8>
 80169d0:	f1ba 0f00 	cmp.w	sl, #0
 80169d4:	d12c      	bne.n	8016a30 <_strtod_l+0x8f8>
 80169d6:	9904      	ldr	r1, [sp, #16]
 80169d8:	4a9a      	ldr	r2, [pc, #616]	; (8016c44 <_strtod_l+0xb0c>)
 80169da:	465b      	mov	r3, fp
 80169dc:	b1f1      	cbz	r1, 8016a1c <_strtod_l+0x8e4>
 80169de:	ea02 010b 	and.w	r1, r2, fp
 80169e2:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 80169e6:	dc19      	bgt.n	8016a1c <_strtod_l+0x8e4>
 80169e8:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 80169ec:	f77f ae5b 	ble.w	80166a6 <_strtod_l+0x56e>
 80169f0:	4a96      	ldr	r2, [pc, #600]	; (8016c4c <_strtod_l+0xb14>)
 80169f2:	2300      	movs	r3, #0
 80169f4:	e9cd 3214 	strd	r3, r2, [sp, #80]	; 0x50
 80169f8:	4650      	mov	r0, sl
 80169fa:	4659      	mov	r1, fp
 80169fc:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8016a00:	f7f1 fd32 	bl	8008468 <__aeabi_dmul>
 8016a04:	4682      	mov	sl, r0
 8016a06:	468b      	mov	fp, r1
 8016a08:	2900      	cmp	r1, #0
 8016a0a:	f47f adbe 	bne.w	801658a <_strtod_l+0x452>
 8016a0e:	2800      	cmp	r0, #0
 8016a10:	f47f adbb 	bne.w	801658a <_strtod_l+0x452>
 8016a14:	2322      	movs	r3, #34	; 0x22
 8016a16:	f8c9 3000 	str.w	r3, [r9]
 8016a1a:	e5b6      	b.n	801658a <_strtod_l+0x452>
 8016a1c:	4013      	ands	r3, r2
 8016a1e:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8016a22:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8016a26:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8016a2a:	f04f 3aff 	mov.w	sl, #4294967295
 8016a2e:	e76a      	b.n	8016906 <_strtod_l+0x7ce>
 8016a30:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8016a32:	b193      	cbz	r3, 8016a5a <_strtod_l+0x922>
 8016a34:	422b      	tst	r3, r5
 8016a36:	f43f af66 	beq.w	8016906 <_strtod_l+0x7ce>
 8016a3a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8016a3c:	9a04      	ldr	r2, [sp, #16]
 8016a3e:	4650      	mov	r0, sl
 8016a40:	4659      	mov	r1, fp
 8016a42:	b173      	cbz	r3, 8016a62 <_strtod_l+0x92a>
 8016a44:	f7ff fb5a 	bl	80160fc <sulp>
 8016a48:	4602      	mov	r2, r0
 8016a4a:	460b      	mov	r3, r1
 8016a4c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8016a50:	f7f1 fb54 	bl	80080fc <__adddf3>
 8016a54:	4682      	mov	sl, r0
 8016a56:	468b      	mov	fp, r1
 8016a58:	e755      	b.n	8016906 <_strtod_l+0x7ce>
 8016a5a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8016a5c:	ea13 0f0a 	tst.w	r3, sl
 8016a60:	e7e9      	b.n	8016a36 <_strtod_l+0x8fe>
 8016a62:	f7ff fb4b 	bl	80160fc <sulp>
 8016a66:	4602      	mov	r2, r0
 8016a68:	460b      	mov	r3, r1
 8016a6a:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8016a6e:	f7f1 fb43 	bl	80080f8 <__aeabi_dsub>
 8016a72:	2200      	movs	r2, #0
 8016a74:	2300      	movs	r3, #0
 8016a76:	4682      	mov	sl, r0
 8016a78:	468b      	mov	fp, r1
 8016a7a:	f7f1 ff5d 	bl	8008938 <__aeabi_dcmpeq>
 8016a7e:	2800      	cmp	r0, #0
 8016a80:	f47f ae11 	bne.w	80166a6 <_strtod_l+0x56e>
 8016a84:	e73f      	b.n	8016906 <_strtod_l+0x7ce>
 8016a86:	4641      	mov	r1, r8
 8016a88:	4620      	mov	r0, r4
 8016a8a:	f002 f9ec 	bl	8018e66 <__ratio>
 8016a8e:	ec57 6b10 	vmov	r6, r7, d0
 8016a92:	2200      	movs	r2, #0
 8016a94:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8016a98:	ee10 0a10 	vmov	r0, s0
 8016a9c:	4639      	mov	r1, r7
 8016a9e:	f7f1 ff5f 	bl	8008960 <__aeabi_dcmple>
 8016aa2:	2800      	cmp	r0, #0
 8016aa4:	d077      	beq.n	8016b96 <_strtod_l+0xa5e>
 8016aa6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8016aa8:	2b00      	cmp	r3, #0
 8016aaa:	d04a      	beq.n	8016b42 <_strtod_l+0xa0a>
 8016aac:	4b68      	ldr	r3, [pc, #416]	; (8016c50 <_strtod_l+0xb18>)
 8016aae:	2200      	movs	r2, #0
 8016ab0:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8016ab4:	4f66      	ldr	r7, [pc, #408]	; (8016c50 <_strtod_l+0xb18>)
 8016ab6:	2600      	movs	r6, #0
 8016ab8:	4b62      	ldr	r3, [pc, #392]	; (8016c44 <_strtod_l+0xb0c>)
 8016aba:	402b      	ands	r3, r5
 8016abc:	930f      	str	r3, [sp, #60]	; 0x3c
 8016abe:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8016ac0:	4b64      	ldr	r3, [pc, #400]	; (8016c54 <_strtod_l+0xb1c>)
 8016ac2:	429a      	cmp	r2, r3
 8016ac4:	f040 80ce 	bne.w	8016c64 <_strtod_l+0xb2c>
 8016ac8:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8016acc:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8016ad0:	f1a5 7b54 	sub.w	fp, r5, #55574528	; 0x3500000
 8016ad4:	ec4b ab10 	vmov	d0, sl, fp
 8016ad8:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
 8016adc:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8016ae0:	f002 f8fc 	bl	8018cdc <__ulp>
 8016ae4:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8016ae8:	ec53 2b10 	vmov	r2, r3, d0
 8016aec:	f7f1 fcbc 	bl	8008468 <__aeabi_dmul>
 8016af0:	4652      	mov	r2, sl
 8016af2:	465b      	mov	r3, fp
 8016af4:	f7f1 fb02 	bl	80080fc <__adddf3>
 8016af8:	460b      	mov	r3, r1
 8016afa:	4952      	ldr	r1, [pc, #328]	; (8016c44 <_strtod_l+0xb0c>)
 8016afc:	4a56      	ldr	r2, [pc, #344]	; (8016c58 <_strtod_l+0xb20>)
 8016afe:	4019      	ands	r1, r3
 8016b00:	4291      	cmp	r1, r2
 8016b02:	4682      	mov	sl, r0
 8016b04:	d95b      	bls.n	8016bbe <_strtod_l+0xa86>
 8016b06:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8016b08:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8016b0c:	4293      	cmp	r3, r2
 8016b0e:	d103      	bne.n	8016b18 <_strtod_l+0x9e0>
 8016b10:	9b08      	ldr	r3, [sp, #32]
 8016b12:	3301      	adds	r3, #1
 8016b14:	f43f ad2e 	beq.w	8016574 <_strtod_l+0x43c>
 8016b18:	f8df b12c 	ldr.w	fp, [pc, #300]	; 8016c48 <_strtod_l+0xb10>
 8016b1c:	f04f 3aff 	mov.w	sl, #4294967295
 8016b20:	991c      	ldr	r1, [sp, #112]	; 0x70
 8016b22:	4648      	mov	r0, r9
 8016b24:	f001 fe42 	bl	80187ac <_Bfree>
 8016b28:	9905      	ldr	r1, [sp, #20]
 8016b2a:	4648      	mov	r0, r9
 8016b2c:	f001 fe3e 	bl	80187ac <_Bfree>
 8016b30:	4641      	mov	r1, r8
 8016b32:	4648      	mov	r0, r9
 8016b34:	f001 fe3a 	bl	80187ac <_Bfree>
 8016b38:	4621      	mov	r1, r4
 8016b3a:	4648      	mov	r0, r9
 8016b3c:	f001 fe36 	bl	80187ac <_Bfree>
 8016b40:	e619      	b.n	8016776 <_strtod_l+0x63e>
 8016b42:	f1ba 0f00 	cmp.w	sl, #0
 8016b46:	d11a      	bne.n	8016b7e <_strtod_l+0xa46>
 8016b48:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8016b4c:	b9eb      	cbnz	r3, 8016b8a <_strtod_l+0xa52>
 8016b4e:	2200      	movs	r2, #0
 8016b50:	4b3f      	ldr	r3, [pc, #252]	; (8016c50 <_strtod_l+0xb18>)
 8016b52:	4630      	mov	r0, r6
 8016b54:	4639      	mov	r1, r7
 8016b56:	f7f1 fef9 	bl	800894c <__aeabi_dcmplt>
 8016b5a:	b9c8      	cbnz	r0, 8016b90 <_strtod_l+0xa58>
 8016b5c:	4630      	mov	r0, r6
 8016b5e:	4639      	mov	r1, r7
 8016b60:	2200      	movs	r2, #0
 8016b62:	4b3e      	ldr	r3, [pc, #248]	; (8016c5c <_strtod_l+0xb24>)
 8016b64:	f7f1 fc80 	bl	8008468 <__aeabi_dmul>
 8016b68:	4606      	mov	r6, r0
 8016b6a:	460f      	mov	r7, r1
 8016b6c:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 8016b70:	9618      	str	r6, [sp, #96]	; 0x60
 8016b72:	9319      	str	r3, [sp, #100]	; 0x64
 8016b74:	e9dd 2318 	ldrd	r2, r3, [sp, #96]	; 0x60
 8016b78:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8016b7c:	e79c      	b.n	8016ab8 <_strtod_l+0x980>
 8016b7e:	f1ba 0f01 	cmp.w	sl, #1
 8016b82:	d102      	bne.n	8016b8a <_strtod_l+0xa52>
 8016b84:	2d00      	cmp	r5, #0
 8016b86:	f43f ad8e 	beq.w	80166a6 <_strtod_l+0x56e>
 8016b8a:	2200      	movs	r2, #0
 8016b8c:	4b34      	ldr	r3, [pc, #208]	; (8016c60 <_strtod_l+0xb28>)
 8016b8e:	e78f      	b.n	8016ab0 <_strtod_l+0x978>
 8016b90:	2600      	movs	r6, #0
 8016b92:	4f32      	ldr	r7, [pc, #200]	; (8016c5c <_strtod_l+0xb24>)
 8016b94:	e7ea      	b.n	8016b6c <_strtod_l+0xa34>
 8016b96:	4b31      	ldr	r3, [pc, #196]	; (8016c5c <_strtod_l+0xb24>)
 8016b98:	4630      	mov	r0, r6
 8016b9a:	4639      	mov	r1, r7
 8016b9c:	2200      	movs	r2, #0
 8016b9e:	f7f1 fc63 	bl	8008468 <__aeabi_dmul>
 8016ba2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8016ba4:	4606      	mov	r6, r0
 8016ba6:	460f      	mov	r7, r1
 8016ba8:	b933      	cbnz	r3, 8016bb8 <_strtod_l+0xa80>
 8016baa:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8016bae:	9010      	str	r0, [sp, #64]	; 0x40
 8016bb0:	9311      	str	r3, [sp, #68]	; 0x44
 8016bb2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8016bb6:	e7df      	b.n	8016b78 <_strtod_l+0xa40>
 8016bb8:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 8016bbc:	e7f9      	b.n	8016bb2 <_strtod_l+0xa7a>
 8016bbe:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 8016bc2:	9b04      	ldr	r3, [sp, #16]
 8016bc4:	2b00      	cmp	r3, #0
 8016bc6:	d1ab      	bne.n	8016b20 <_strtod_l+0x9e8>
 8016bc8:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8016bcc:	0d1b      	lsrs	r3, r3, #20
 8016bce:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8016bd0:	051b      	lsls	r3, r3, #20
 8016bd2:	429a      	cmp	r2, r3
 8016bd4:	465d      	mov	r5, fp
 8016bd6:	d1a3      	bne.n	8016b20 <_strtod_l+0x9e8>
 8016bd8:	4639      	mov	r1, r7
 8016bda:	4630      	mov	r0, r6
 8016bdc:	f7f1 fef4 	bl	80089c8 <__aeabi_d2iz>
 8016be0:	f7f1 fbd8 	bl	8008394 <__aeabi_i2d>
 8016be4:	460b      	mov	r3, r1
 8016be6:	4602      	mov	r2, r0
 8016be8:	4639      	mov	r1, r7
 8016bea:	4630      	mov	r0, r6
 8016bec:	f7f1 fa84 	bl	80080f8 <__aeabi_dsub>
 8016bf0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8016bf2:	4606      	mov	r6, r0
 8016bf4:	460f      	mov	r7, r1
 8016bf6:	b933      	cbnz	r3, 8016c06 <_strtod_l+0xace>
 8016bf8:	f1ba 0f00 	cmp.w	sl, #0
 8016bfc:	d103      	bne.n	8016c06 <_strtod_l+0xace>
 8016bfe:	f3cb 0513 	ubfx	r5, fp, #0, #20
 8016c02:	2d00      	cmp	r5, #0
 8016c04:	d06d      	beq.n	8016ce2 <_strtod_l+0xbaa>
 8016c06:	a30a      	add	r3, pc, #40	; (adr r3, 8016c30 <_strtod_l+0xaf8>)
 8016c08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016c0c:	4630      	mov	r0, r6
 8016c0e:	4639      	mov	r1, r7
 8016c10:	f7f1 fe9c 	bl	800894c <__aeabi_dcmplt>
 8016c14:	2800      	cmp	r0, #0
 8016c16:	f47f acb8 	bne.w	801658a <_strtod_l+0x452>
 8016c1a:	a307      	add	r3, pc, #28	; (adr r3, 8016c38 <_strtod_l+0xb00>)
 8016c1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016c20:	4630      	mov	r0, r6
 8016c22:	4639      	mov	r1, r7
 8016c24:	f7f1 feb0 	bl	8008988 <__aeabi_dcmpgt>
 8016c28:	2800      	cmp	r0, #0
 8016c2a:	f43f af79 	beq.w	8016b20 <_strtod_l+0x9e8>
 8016c2e:	e4ac      	b.n	801658a <_strtod_l+0x452>
 8016c30:	94a03595 	.word	0x94a03595
 8016c34:	3fdfffff 	.word	0x3fdfffff
 8016c38:	35afe535 	.word	0x35afe535
 8016c3c:	3fe00000 	.word	0x3fe00000
 8016c40:	000fffff 	.word	0x000fffff
 8016c44:	7ff00000 	.word	0x7ff00000
 8016c48:	7fefffff 	.word	0x7fefffff
 8016c4c:	39500000 	.word	0x39500000
 8016c50:	3ff00000 	.word	0x3ff00000
 8016c54:	7fe00000 	.word	0x7fe00000
 8016c58:	7c9fffff 	.word	0x7c9fffff
 8016c5c:	3fe00000 	.word	0x3fe00000
 8016c60:	bff00000 	.word	0xbff00000
 8016c64:	9b04      	ldr	r3, [sp, #16]
 8016c66:	b333      	cbz	r3, 8016cb6 <_strtod_l+0xb7e>
 8016c68:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8016c6a:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8016c6e:	d822      	bhi.n	8016cb6 <_strtod_l+0xb7e>
 8016c70:	a327      	add	r3, pc, #156	; (adr r3, 8016d10 <_strtod_l+0xbd8>)
 8016c72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016c76:	4630      	mov	r0, r6
 8016c78:	4639      	mov	r1, r7
 8016c7a:	f7f1 fe71 	bl	8008960 <__aeabi_dcmple>
 8016c7e:	b1a0      	cbz	r0, 8016caa <_strtod_l+0xb72>
 8016c80:	4639      	mov	r1, r7
 8016c82:	4630      	mov	r0, r6
 8016c84:	f7f1 fec8 	bl	8008a18 <__aeabi_d2uiz>
 8016c88:	2800      	cmp	r0, #0
 8016c8a:	bf08      	it	eq
 8016c8c:	2001      	moveq	r0, #1
 8016c8e:	f7f1 fb71 	bl	8008374 <__aeabi_ui2d>
 8016c92:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8016c94:	4606      	mov	r6, r0
 8016c96:	460f      	mov	r7, r1
 8016c98:	bb03      	cbnz	r3, 8016cdc <_strtod_l+0xba4>
 8016c9a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8016c9e:	9012      	str	r0, [sp, #72]	; 0x48
 8016ca0:	9313      	str	r3, [sp, #76]	; 0x4c
 8016ca2:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 8016ca6:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8016caa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8016cac:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8016cae:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8016cb2:	1a9b      	subs	r3, r3, r2
 8016cb4:	930b      	str	r3, [sp, #44]	; 0x2c
 8016cb6:	ed9d 0b08 	vldr	d0, [sp, #32]
 8016cba:	e9dd ab0a 	ldrd	sl, fp, [sp, #40]	; 0x28
 8016cbe:	f002 f80d 	bl	8018cdc <__ulp>
 8016cc2:	4650      	mov	r0, sl
 8016cc4:	ec53 2b10 	vmov	r2, r3, d0
 8016cc8:	4659      	mov	r1, fp
 8016cca:	f7f1 fbcd 	bl	8008468 <__aeabi_dmul>
 8016cce:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8016cd2:	f7f1 fa13 	bl	80080fc <__adddf3>
 8016cd6:	4682      	mov	sl, r0
 8016cd8:	468b      	mov	fp, r1
 8016cda:	e772      	b.n	8016bc2 <_strtod_l+0xa8a>
 8016cdc:	e9cd 6712 	strd	r6, r7, [sp, #72]	; 0x48
 8016ce0:	e7df      	b.n	8016ca2 <_strtod_l+0xb6a>
 8016ce2:	a30d      	add	r3, pc, #52	; (adr r3, 8016d18 <_strtod_l+0xbe0>)
 8016ce4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016ce8:	f7f1 fe30 	bl	800894c <__aeabi_dcmplt>
 8016cec:	e79c      	b.n	8016c28 <_strtod_l+0xaf0>
 8016cee:	2300      	movs	r3, #0
 8016cf0:	930d      	str	r3, [sp, #52]	; 0x34
 8016cf2:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8016cf4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8016cf6:	6013      	str	r3, [r2, #0]
 8016cf8:	f7ff ba61 	b.w	80161be <_strtod_l+0x86>
 8016cfc:	2b65      	cmp	r3, #101	; 0x65
 8016cfe:	f04f 0200 	mov.w	r2, #0
 8016d02:	f43f ab4e 	beq.w	80163a2 <_strtod_l+0x26a>
 8016d06:	2101      	movs	r1, #1
 8016d08:	4614      	mov	r4, r2
 8016d0a:	9104      	str	r1, [sp, #16]
 8016d0c:	f7ff bacb 	b.w	80162a6 <_strtod_l+0x16e>
 8016d10:	ffc00000 	.word	0xffc00000
 8016d14:	41dfffff 	.word	0x41dfffff
 8016d18:	94a03595 	.word	0x94a03595
 8016d1c:	3fcfffff 	.word	0x3fcfffff

08016d20 <_strtod_r>:
 8016d20:	4b05      	ldr	r3, [pc, #20]	; (8016d38 <_strtod_r+0x18>)
 8016d22:	681b      	ldr	r3, [r3, #0]
 8016d24:	b410      	push	{r4}
 8016d26:	6a1b      	ldr	r3, [r3, #32]
 8016d28:	4c04      	ldr	r4, [pc, #16]	; (8016d3c <_strtod_r+0x1c>)
 8016d2a:	2b00      	cmp	r3, #0
 8016d2c:	bf08      	it	eq
 8016d2e:	4623      	moveq	r3, r4
 8016d30:	f85d 4b04 	ldr.w	r4, [sp], #4
 8016d34:	f7ff ba00 	b.w	8016138 <_strtod_l>
 8016d38:	20000028 	.word	0x20000028
 8016d3c:	2000008c 	.word	0x2000008c

08016d40 <_strtol_l.isra.0>:
 8016d40:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8016d44:	4680      	mov	r8, r0
 8016d46:	4689      	mov	r9, r1
 8016d48:	4692      	mov	sl, r2
 8016d4a:	461e      	mov	r6, r3
 8016d4c:	460f      	mov	r7, r1
 8016d4e:	463d      	mov	r5, r7
 8016d50:	9808      	ldr	r0, [sp, #32]
 8016d52:	f815 4b01 	ldrb.w	r4, [r5], #1
 8016d56:	f001 fc55 	bl	8018604 <__locale_ctype_ptr_l>
 8016d5a:	4420      	add	r0, r4
 8016d5c:	7843      	ldrb	r3, [r0, #1]
 8016d5e:	f013 0308 	ands.w	r3, r3, #8
 8016d62:	d132      	bne.n	8016dca <_strtol_l.isra.0+0x8a>
 8016d64:	2c2d      	cmp	r4, #45	; 0x2d
 8016d66:	d132      	bne.n	8016dce <_strtol_l.isra.0+0x8e>
 8016d68:	787c      	ldrb	r4, [r7, #1]
 8016d6a:	1cbd      	adds	r5, r7, #2
 8016d6c:	2201      	movs	r2, #1
 8016d6e:	2e00      	cmp	r6, #0
 8016d70:	d05d      	beq.n	8016e2e <_strtol_l.isra.0+0xee>
 8016d72:	2e10      	cmp	r6, #16
 8016d74:	d109      	bne.n	8016d8a <_strtol_l.isra.0+0x4a>
 8016d76:	2c30      	cmp	r4, #48	; 0x30
 8016d78:	d107      	bne.n	8016d8a <_strtol_l.isra.0+0x4a>
 8016d7a:	782b      	ldrb	r3, [r5, #0]
 8016d7c:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8016d80:	2b58      	cmp	r3, #88	; 0x58
 8016d82:	d14f      	bne.n	8016e24 <_strtol_l.isra.0+0xe4>
 8016d84:	786c      	ldrb	r4, [r5, #1]
 8016d86:	2610      	movs	r6, #16
 8016d88:	3502      	adds	r5, #2
 8016d8a:	2a00      	cmp	r2, #0
 8016d8c:	bf14      	ite	ne
 8016d8e:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 8016d92:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 8016d96:	2700      	movs	r7, #0
 8016d98:	fbb1 fcf6 	udiv	ip, r1, r6
 8016d9c:	4638      	mov	r0, r7
 8016d9e:	fb06 1e1c 	mls	lr, r6, ip, r1
 8016da2:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 8016da6:	2b09      	cmp	r3, #9
 8016da8:	d817      	bhi.n	8016dda <_strtol_l.isra.0+0x9a>
 8016daa:	461c      	mov	r4, r3
 8016dac:	42a6      	cmp	r6, r4
 8016dae:	dd23      	ble.n	8016df8 <_strtol_l.isra.0+0xb8>
 8016db0:	1c7b      	adds	r3, r7, #1
 8016db2:	d007      	beq.n	8016dc4 <_strtol_l.isra.0+0x84>
 8016db4:	4584      	cmp	ip, r0
 8016db6:	d31c      	bcc.n	8016df2 <_strtol_l.isra.0+0xb2>
 8016db8:	d101      	bne.n	8016dbe <_strtol_l.isra.0+0x7e>
 8016dba:	45a6      	cmp	lr, r4
 8016dbc:	db19      	blt.n	8016df2 <_strtol_l.isra.0+0xb2>
 8016dbe:	fb00 4006 	mla	r0, r0, r6, r4
 8016dc2:	2701      	movs	r7, #1
 8016dc4:	f815 4b01 	ldrb.w	r4, [r5], #1
 8016dc8:	e7eb      	b.n	8016da2 <_strtol_l.isra.0+0x62>
 8016dca:	462f      	mov	r7, r5
 8016dcc:	e7bf      	b.n	8016d4e <_strtol_l.isra.0+0xe>
 8016dce:	2c2b      	cmp	r4, #43	; 0x2b
 8016dd0:	bf04      	itt	eq
 8016dd2:	1cbd      	addeq	r5, r7, #2
 8016dd4:	787c      	ldrbeq	r4, [r7, #1]
 8016dd6:	461a      	mov	r2, r3
 8016dd8:	e7c9      	b.n	8016d6e <_strtol_l.isra.0+0x2e>
 8016dda:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 8016dde:	2b19      	cmp	r3, #25
 8016de0:	d801      	bhi.n	8016de6 <_strtol_l.isra.0+0xa6>
 8016de2:	3c37      	subs	r4, #55	; 0x37
 8016de4:	e7e2      	b.n	8016dac <_strtol_l.isra.0+0x6c>
 8016de6:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 8016dea:	2b19      	cmp	r3, #25
 8016dec:	d804      	bhi.n	8016df8 <_strtol_l.isra.0+0xb8>
 8016dee:	3c57      	subs	r4, #87	; 0x57
 8016df0:	e7dc      	b.n	8016dac <_strtol_l.isra.0+0x6c>
 8016df2:	f04f 37ff 	mov.w	r7, #4294967295
 8016df6:	e7e5      	b.n	8016dc4 <_strtol_l.isra.0+0x84>
 8016df8:	1c7b      	adds	r3, r7, #1
 8016dfa:	d108      	bne.n	8016e0e <_strtol_l.isra.0+0xce>
 8016dfc:	2322      	movs	r3, #34	; 0x22
 8016dfe:	f8c8 3000 	str.w	r3, [r8]
 8016e02:	4608      	mov	r0, r1
 8016e04:	f1ba 0f00 	cmp.w	sl, #0
 8016e08:	d107      	bne.n	8016e1a <_strtol_l.isra.0+0xda>
 8016e0a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8016e0e:	b102      	cbz	r2, 8016e12 <_strtol_l.isra.0+0xd2>
 8016e10:	4240      	negs	r0, r0
 8016e12:	f1ba 0f00 	cmp.w	sl, #0
 8016e16:	d0f8      	beq.n	8016e0a <_strtol_l.isra.0+0xca>
 8016e18:	b10f      	cbz	r7, 8016e1e <_strtol_l.isra.0+0xde>
 8016e1a:	f105 39ff 	add.w	r9, r5, #4294967295
 8016e1e:	f8ca 9000 	str.w	r9, [sl]
 8016e22:	e7f2      	b.n	8016e0a <_strtol_l.isra.0+0xca>
 8016e24:	2430      	movs	r4, #48	; 0x30
 8016e26:	2e00      	cmp	r6, #0
 8016e28:	d1af      	bne.n	8016d8a <_strtol_l.isra.0+0x4a>
 8016e2a:	2608      	movs	r6, #8
 8016e2c:	e7ad      	b.n	8016d8a <_strtol_l.isra.0+0x4a>
 8016e2e:	2c30      	cmp	r4, #48	; 0x30
 8016e30:	d0a3      	beq.n	8016d7a <_strtol_l.isra.0+0x3a>
 8016e32:	260a      	movs	r6, #10
 8016e34:	e7a9      	b.n	8016d8a <_strtol_l.isra.0+0x4a>
	...

08016e38 <_strtol_r>:
 8016e38:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8016e3a:	4c06      	ldr	r4, [pc, #24]	; (8016e54 <_strtol_r+0x1c>)
 8016e3c:	4d06      	ldr	r5, [pc, #24]	; (8016e58 <_strtol_r+0x20>)
 8016e3e:	6824      	ldr	r4, [r4, #0]
 8016e40:	6a24      	ldr	r4, [r4, #32]
 8016e42:	2c00      	cmp	r4, #0
 8016e44:	bf08      	it	eq
 8016e46:	462c      	moveq	r4, r5
 8016e48:	9400      	str	r4, [sp, #0]
 8016e4a:	f7ff ff79 	bl	8016d40 <_strtol_l.isra.0>
 8016e4e:	b003      	add	sp, #12
 8016e50:	bd30      	pop	{r4, r5, pc}
 8016e52:	bf00      	nop
 8016e54:	20000028 	.word	0x20000028
 8016e58:	2000008c 	.word	0x2000008c

08016e5c <__swbuf_r>:
 8016e5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8016e5e:	460e      	mov	r6, r1
 8016e60:	4614      	mov	r4, r2
 8016e62:	4605      	mov	r5, r0
 8016e64:	b118      	cbz	r0, 8016e6e <__swbuf_r+0x12>
 8016e66:	6983      	ldr	r3, [r0, #24]
 8016e68:	b90b      	cbnz	r3, 8016e6e <__swbuf_r+0x12>
 8016e6a:	f000 ffff 	bl	8017e6c <__sinit>
 8016e6e:	4b21      	ldr	r3, [pc, #132]	; (8016ef4 <__swbuf_r+0x98>)
 8016e70:	429c      	cmp	r4, r3
 8016e72:	d12a      	bne.n	8016eca <__swbuf_r+0x6e>
 8016e74:	686c      	ldr	r4, [r5, #4]
 8016e76:	69a3      	ldr	r3, [r4, #24]
 8016e78:	60a3      	str	r3, [r4, #8]
 8016e7a:	89a3      	ldrh	r3, [r4, #12]
 8016e7c:	071a      	lsls	r2, r3, #28
 8016e7e:	d52e      	bpl.n	8016ede <__swbuf_r+0x82>
 8016e80:	6923      	ldr	r3, [r4, #16]
 8016e82:	b363      	cbz	r3, 8016ede <__swbuf_r+0x82>
 8016e84:	6923      	ldr	r3, [r4, #16]
 8016e86:	6820      	ldr	r0, [r4, #0]
 8016e88:	1ac0      	subs	r0, r0, r3
 8016e8a:	6963      	ldr	r3, [r4, #20]
 8016e8c:	b2f6      	uxtb	r6, r6
 8016e8e:	4283      	cmp	r3, r0
 8016e90:	4637      	mov	r7, r6
 8016e92:	dc04      	bgt.n	8016e9e <__swbuf_r+0x42>
 8016e94:	4621      	mov	r1, r4
 8016e96:	4628      	mov	r0, r5
 8016e98:	f000 ff6c 	bl	8017d74 <_fflush_r>
 8016e9c:	bb28      	cbnz	r0, 8016eea <__swbuf_r+0x8e>
 8016e9e:	68a3      	ldr	r3, [r4, #8]
 8016ea0:	3b01      	subs	r3, #1
 8016ea2:	60a3      	str	r3, [r4, #8]
 8016ea4:	6823      	ldr	r3, [r4, #0]
 8016ea6:	1c5a      	adds	r2, r3, #1
 8016ea8:	6022      	str	r2, [r4, #0]
 8016eaa:	701e      	strb	r6, [r3, #0]
 8016eac:	6963      	ldr	r3, [r4, #20]
 8016eae:	3001      	adds	r0, #1
 8016eb0:	4283      	cmp	r3, r0
 8016eb2:	d004      	beq.n	8016ebe <__swbuf_r+0x62>
 8016eb4:	89a3      	ldrh	r3, [r4, #12]
 8016eb6:	07db      	lsls	r3, r3, #31
 8016eb8:	d519      	bpl.n	8016eee <__swbuf_r+0x92>
 8016eba:	2e0a      	cmp	r6, #10
 8016ebc:	d117      	bne.n	8016eee <__swbuf_r+0x92>
 8016ebe:	4621      	mov	r1, r4
 8016ec0:	4628      	mov	r0, r5
 8016ec2:	f000 ff57 	bl	8017d74 <_fflush_r>
 8016ec6:	b190      	cbz	r0, 8016eee <__swbuf_r+0x92>
 8016ec8:	e00f      	b.n	8016eea <__swbuf_r+0x8e>
 8016eca:	4b0b      	ldr	r3, [pc, #44]	; (8016ef8 <__swbuf_r+0x9c>)
 8016ecc:	429c      	cmp	r4, r3
 8016ece:	d101      	bne.n	8016ed4 <__swbuf_r+0x78>
 8016ed0:	68ac      	ldr	r4, [r5, #8]
 8016ed2:	e7d0      	b.n	8016e76 <__swbuf_r+0x1a>
 8016ed4:	4b09      	ldr	r3, [pc, #36]	; (8016efc <__swbuf_r+0xa0>)
 8016ed6:	429c      	cmp	r4, r3
 8016ed8:	bf08      	it	eq
 8016eda:	68ec      	ldreq	r4, [r5, #12]
 8016edc:	e7cb      	b.n	8016e76 <__swbuf_r+0x1a>
 8016ede:	4621      	mov	r1, r4
 8016ee0:	4628      	mov	r0, r5
 8016ee2:	f000 f80d 	bl	8016f00 <__swsetup_r>
 8016ee6:	2800      	cmp	r0, #0
 8016ee8:	d0cc      	beq.n	8016e84 <__swbuf_r+0x28>
 8016eea:	f04f 37ff 	mov.w	r7, #4294967295
 8016eee:	4638      	mov	r0, r7
 8016ef0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8016ef2:	bf00      	nop
 8016ef4:	0801a548 	.word	0x0801a548
 8016ef8:	0801a568 	.word	0x0801a568
 8016efc:	0801a528 	.word	0x0801a528

08016f00 <__swsetup_r>:
 8016f00:	4b32      	ldr	r3, [pc, #200]	; (8016fcc <__swsetup_r+0xcc>)
 8016f02:	b570      	push	{r4, r5, r6, lr}
 8016f04:	681d      	ldr	r5, [r3, #0]
 8016f06:	4606      	mov	r6, r0
 8016f08:	460c      	mov	r4, r1
 8016f0a:	b125      	cbz	r5, 8016f16 <__swsetup_r+0x16>
 8016f0c:	69ab      	ldr	r3, [r5, #24]
 8016f0e:	b913      	cbnz	r3, 8016f16 <__swsetup_r+0x16>
 8016f10:	4628      	mov	r0, r5
 8016f12:	f000 ffab 	bl	8017e6c <__sinit>
 8016f16:	4b2e      	ldr	r3, [pc, #184]	; (8016fd0 <__swsetup_r+0xd0>)
 8016f18:	429c      	cmp	r4, r3
 8016f1a:	d10f      	bne.n	8016f3c <__swsetup_r+0x3c>
 8016f1c:	686c      	ldr	r4, [r5, #4]
 8016f1e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8016f22:	b29a      	uxth	r2, r3
 8016f24:	0715      	lsls	r5, r2, #28
 8016f26:	d42c      	bmi.n	8016f82 <__swsetup_r+0x82>
 8016f28:	06d0      	lsls	r0, r2, #27
 8016f2a:	d411      	bmi.n	8016f50 <__swsetup_r+0x50>
 8016f2c:	2209      	movs	r2, #9
 8016f2e:	6032      	str	r2, [r6, #0]
 8016f30:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8016f34:	81a3      	strh	r3, [r4, #12]
 8016f36:	f04f 30ff 	mov.w	r0, #4294967295
 8016f3a:	e03e      	b.n	8016fba <__swsetup_r+0xba>
 8016f3c:	4b25      	ldr	r3, [pc, #148]	; (8016fd4 <__swsetup_r+0xd4>)
 8016f3e:	429c      	cmp	r4, r3
 8016f40:	d101      	bne.n	8016f46 <__swsetup_r+0x46>
 8016f42:	68ac      	ldr	r4, [r5, #8]
 8016f44:	e7eb      	b.n	8016f1e <__swsetup_r+0x1e>
 8016f46:	4b24      	ldr	r3, [pc, #144]	; (8016fd8 <__swsetup_r+0xd8>)
 8016f48:	429c      	cmp	r4, r3
 8016f4a:	bf08      	it	eq
 8016f4c:	68ec      	ldreq	r4, [r5, #12]
 8016f4e:	e7e6      	b.n	8016f1e <__swsetup_r+0x1e>
 8016f50:	0751      	lsls	r1, r2, #29
 8016f52:	d512      	bpl.n	8016f7a <__swsetup_r+0x7a>
 8016f54:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8016f56:	b141      	cbz	r1, 8016f6a <__swsetup_r+0x6a>
 8016f58:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8016f5c:	4299      	cmp	r1, r3
 8016f5e:	d002      	beq.n	8016f66 <__swsetup_r+0x66>
 8016f60:	4630      	mov	r0, r6
 8016f62:	f001 fffd 	bl	8018f60 <_free_r>
 8016f66:	2300      	movs	r3, #0
 8016f68:	6363      	str	r3, [r4, #52]	; 0x34
 8016f6a:	89a3      	ldrh	r3, [r4, #12]
 8016f6c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8016f70:	81a3      	strh	r3, [r4, #12]
 8016f72:	2300      	movs	r3, #0
 8016f74:	6063      	str	r3, [r4, #4]
 8016f76:	6923      	ldr	r3, [r4, #16]
 8016f78:	6023      	str	r3, [r4, #0]
 8016f7a:	89a3      	ldrh	r3, [r4, #12]
 8016f7c:	f043 0308 	orr.w	r3, r3, #8
 8016f80:	81a3      	strh	r3, [r4, #12]
 8016f82:	6923      	ldr	r3, [r4, #16]
 8016f84:	b94b      	cbnz	r3, 8016f9a <__swsetup_r+0x9a>
 8016f86:	89a3      	ldrh	r3, [r4, #12]
 8016f88:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8016f8c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8016f90:	d003      	beq.n	8016f9a <__swsetup_r+0x9a>
 8016f92:	4621      	mov	r1, r4
 8016f94:	4630      	mov	r0, r6
 8016f96:	f001 fb7b 	bl	8018690 <__smakebuf_r>
 8016f9a:	89a2      	ldrh	r2, [r4, #12]
 8016f9c:	f012 0301 	ands.w	r3, r2, #1
 8016fa0:	d00c      	beq.n	8016fbc <__swsetup_r+0xbc>
 8016fa2:	2300      	movs	r3, #0
 8016fa4:	60a3      	str	r3, [r4, #8]
 8016fa6:	6963      	ldr	r3, [r4, #20]
 8016fa8:	425b      	negs	r3, r3
 8016faa:	61a3      	str	r3, [r4, #24]
 8016fac:	6923      	ldr	r3, [r4, #16]
 8016fae:	b953      	cbnz	r3, 8016fc6 <__swsetup_r+0xc6>
 8016fb0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8016fb4:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8016fb8:	d1ba      	bne.n	8016f30 <__swsetup_r+0x30>
 8016fba:	bd70      	pop	{r4, r5, r6, pc}
 8016fbc:	0792      	lsls	r2, r2, #30
 8016fbe:	bf58      	it	pl
 8016fc0:	6963      	ldrpl	r3, [r4, #20]
 8016fc2:	60a3      	str	r3, [r4, #8]
 8016fc4:	e7f2      	b.n	8016fac <__swsetup_r+0xac>
 8016fc6:	2000      	movs	r0, #0
 8016fc8:	e7f7      	b.n	8016fba <__swsetup_r+0xba>
 8016fca:	bf00      	nop
 8016fcc:	20000028 	.word	0x20000028
 8016fd0:	0801a548 	.word	0x0801a548
 8016fd4:	0801a568 	.word	0x0801a568
 8016fd8:	0801a528 	.word	0x0801a528

08016fdc <quorem>:
 8016fdc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016fe0:	6903      	ldr	r3, [r0, #16]
 8016fe2:	690c      	ldr	r4, [r1, #16]
 8016fe4:	42a3      	cmp	r3, r4
 8016fe6:	4680      	mov	r8, r0
 8016fe8:	f2c0 8082 	blt.w	80170f0 <quorem+0x114>
 8016fec:	3c01      	subs	r4, #1
 8016fee:	f101 0714 	add.w	r7, r1, #20
 8016ff2:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 8016ff6:	f100 0614 	add.w	r6, r0, #20
 8016ffa:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8016ffe:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8017002:	eb06 030c 	add.w	r3, r6, ip
 8017006:	3501      	adds	r5, #1
 8017008:	eb07 090c 	add.w	r9, r7, ip
 801700c:	9301      	str	r3, [sp, #4]
 801700e:	fbb0 f5f5 	udiv	r5, r0, r5
 8017012:	b395      	cbz	r5, 801707a <quorem+0x9e>
 8017014:	f04f 0a00 	mov.w	sl, #0
 8017018:	4638      	mov	r0, r7
 801701a:	46b6      	mov	lr, r6
 801701c:	46d3      	mov	fp, sl
 801701e:	f850 2b04 	ldr.w	r2, [r0], #4
 8017022:	b293      	uxth	r3, r2
 8017024:	fb05 a303 	mla	r3, r5, r3, sl
 8017028:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801702c:	b29b      	uxth	r3, r3
 801702e:	ebab 0303 	sub.w	r3, fp, r3
 8017032:	0c12      	lsrs	r2, r2, #16
 8017034:	f8de b000 	ldr.w	fp, [lr]
 8017038:	fb05 a202 	mla	r2, r5, r2, sl
 801703c:	fa13 f38b 	uxtah	r3, r3, fp
 8017040:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8017044:	fa1f fb82 	uxth.w	fp, r2
 8017048:	f8de 2000 	ldr.w	r2, [lr]
 801704c:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8017050:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8017054:	b29b      	uxth	r3, r3
 8017056:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801705a:	4581      	cmp	r9, r0
 801705c:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8017060:	f84e 3b04 	str.w	r3, [lr], #4
 8017064:	d2db      	bcs.n	801701e <quorem+0x42>
 8017066:	f856 300c 	ldr.w	r3, [r6, ip]
 801706a:	b933      	cbnz	r3, 801707a <quorem+0x9e>
 801706c:	9b01      	ldr	r3, [sp, #4]
 801706e:	3b04      	subs	r3, #4
 8017070:	429e      	cmp	r6, r3
 8017072:	461a      	mov	r2, r3
 8017074:	d330      	bcc.n	80170d8 <quorem+0xfc>
 8017076:	f8c8 4010 	str.w	r4, [r8, #16]
 801707a:	4640      	mov	r0, r8
 801707c:	f001 fdb6 	bl	8018bec <__mcmp>
 8017080:	2800      	cmp	r0, #0
 8017082:	db25      	blt.n	80170d0 <quorem+0xf4>
 8017084:	3501      	adds	r5, #1
 8017086:	4630      	mov	r0, r6
 8017088:	f04f 0c00 	mov.w	ip, #0
 801708c:	f857 2b04 	ldr.w	r2, [r7], #4
 8017090:	f8d0 e000 	ldr.w	lr, [r0]
 8017094:	b293      	uxth	r3, r2
 8017096:	ebac 0303 	sub.w	r3, ip, r3
 801709a:	0c12      	lsrs	r2, r2, #16
 801709c:	fa13 f38e 	uxtah	r3, r3, lr
 80170a0:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80170a4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80170a8:	b29b      	uxth	r3, r3
 80170aa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80170ae:	45b9      	cmp	r9, r7
 80170b0:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80170b4:	f840 3b04 	str.w	r3, [r0], #4
 80170b8:	d2e8      	bcs.n	801708c <quorem+0xb0>
 80170ba:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 80170be:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 80170c2:	b92a      	cbnz	r2, 80170d0 <quorem+0xf4>
 80170c4:	3b04      	subs	r3, #4
 80170c6:	429e      	cmp	r6, r3
 80170c8:	461a      	mov	r2, r3
 80170ca:	d30b      	bcc.n	80170e4 <quorem+0x108>
 80170cc:	f8c8 4010 	str.w	r4, [r8, #16]
 80170d0:	4628      	mov	r0, r5
 80170d2:	b003      	add	sp, #12
 80170d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80170d8:	6812      	ldr	r2, [r2, #0]
 80170da:	3b04      	subs	r3, #4
 80170dc:	2a00      	cmp	r2, #0
 80170de:	d1ca      	bne.n	8017076 <quorem+0x9a>
 80170e0:	3c01      	subs	r4, #1
 80170e2:	e7c5      	b.n	8017070 <quorem+0x94>
 80170e4:	6812      	ldr	r2, [r2, #0]
 80170e6:	3b04      	subs	r3, #4
 80170e8:	2a00      	cmp	r2, #0
 80170ea:	d1ef      	bne.n	80170cc <quorem+0xf0>
 80170ec:	3c01      	subs	r4, #1
 80170ee:	e7ea      	b.n	80170c6 <quorem+0xea>
 80170f0:	2000      	movs	r0, #0
 80170f2:	e7ee      	b.n	80170d2 <quorem+0xf6>
 80170f4:	0000      	movs	r0, r0
	...

080170f8 <_dtoa_r>:
 80170f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80170fc:	ec57 6b10 	vmov	r6, r7, d0
 8017100:	b097      	sub	sp, #92	; 0x5c
 8017102:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8017104:	9106      	str	r1, [sp, #24]
 8017106:	4604      	mov	r4, r0
 8017108:	920b      	str	r2, [sp, #44]	; 0x2c
 801710a:	9312      	str	r3, [sp, #72]	; 0x48
 801710c:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8017110:	e9cd 6700 	strd	r6, r7, [sp]
 8017114:	b93d      	cbnz	r5, 8017126 <_dtoa_r+0x2e>
 8017116:	2010      	movs	r0, #16
 8017118:	f001 fafa 	bl	8018710 <malloc>
 801711c:	6260      	str	r0, [r4, #36]	; 0x24
 801711e:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8017122:	6005      	str	r5, [r0, #0]
 8017124:	60c5      	str	r5, [r0, #12]
 8017126:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8017128:	6819      	ldr	r1, [r3, #0]
 801712a:	b151      	cbz	r1, 8017142 <_dtoa_r+0x4a>
 801712c:	685a      	ldr	r2, [r3, #4]
 801712e:	604a      	str	r2, [r1, #4]
 8017130:	2301      	movs	r3, #1
 8017132:	4093      	lsls	r3, r2
 8017134:	608b      	str	r3, [r1, #8]
 8017136:	4620      	mov	r0, r4
 8017138:	f001 fb38 	bl	80187ac <_Bfree>
 801713c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801713e:	2200      	movs	r2, #0
 8017140:	601a      	str	r2, [r3, #0]
 8017142:	1e3b      	subs	r3, r7, #0
 8017144:	bfbb      	ittet	lt
 8017146:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 801714a:	9301      	strlt	r3, [sp, #4]
 801714c:	2300      	movge	r3, #0
 801714e:	2201      	movlt	r2, #1
 8017150:	bfac      	ite	ge
 8017152:	f8c8 3000 	strge.w	r3, [r8]
 8017156:	f8c8 2000 	strlt.w	r2, [r8]
 801715a:	4baf      	ldr	r3, [pc, #700]	; (8017418 <_dtoa_r+0x320>)
 801715c:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8017160:	ea33 0308 	bics.w	r3, r3, r8
 8017164:	d114      	bne.n	8017190 <_dtoa_r+0x98>
 8017166:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8017168:	f242 730f 	movw	r3, #9999	; 0x270f
 801716c:	6013      	str	r3, [r2, #0]
 801716e:	9b00      	ldr	r3, [sp, #0]
 8017170:	b923      	cbnz	r3, 801717c <_dtoa_r+0x84>
 8017172:	f3c8 0013 	ubfx	r0, r8, #0, #20
 8017176:	2800      	cmp	r0, #0
 8017178:	f000 8542 	beq.w	8017c00 <_dtoa_r+0xb08>
 801717c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801717e:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 801742c <_dtoa_r+0x334>
 8017182:	2b00      	cmp	r3, #0
 8017184:	f000 8544 	beq.w	8017c10 <_dtoa_r+0xb18>
 8017188:	f10b 0303 	add.w	r3, fp, #3
 801718c:	f000 bd3e 	b.w	8017c0c <_dtoa_r+0xb14>
 8017190:	e9dd 6700 	ldrd	r6, r7, [sp]
 8017194:	2200      	movs	r2, #0
 8017196:	2300      	movs	r3, #0
 8017198:	4630      	mov	r0, r6
 801719a:	4639      	mov	r1, r7
 801719c:	f7f1 fbcc 	bl	8008938 <__aeabi_dcmpeq>
 80171a0:	4681      	mov	r9, r0
 80171a2:	b168      	cbz	r0, 80171c0 <_dtoa_r+0xc8>
 80171a4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80171a6:	2301      	movs	r3, #1
 80171a8:	6013      	str	r3, [r2, #0]
 80171aa:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80171ac:	2b00      	cmp	r3, #0
 80171ae:	f000 8524 	beq.w	8017bfa <_dtoa_r+0xb02>
 80171b2:	4b9a      	ldr	r3, [pc, #616]	; (801741c <_dtoa_r+0x324>)
 80171b4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80171b6:	f103 3bff 	add.w	fp, r3, #4294967295
 80171ba:	6013      	str	r3, [r2, #0]
 80171bc:	f000 bd28 	b.w	8017c10 <_dtoa_r+0xb18>
 80171c0:	aa14      	add	r2, sp, #80	; 0x50
 80171c2:	a915      	add	r1, sp, #84	; 0x54
 80171c4:	ec47 6b10 	vmov	d0, r6, r7
 80171c8:	4620      	mov	r0, r4
 80171ca:	f001 fdfd 	bl	8018dc8 <__d2b>
 80171ce:	f3c8 550a 	ubfx	r5, r8, #20, #11
 80171d2:	9004      	str	r0, [sp, #16]
 80171d4:	2d00      	cmp	r5, #0
 80171d6:	d07c      	beq.n	80172d2 <_dtoa_r+0x1da>
 80171d8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80171dc:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 80171e0:	46b2      	mov	sl, r6
 80171e2:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 80171e6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80171ea:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 80171ee:	2200      	movs	r2, #0
 80171f0:	4b8b      	ldr	r3, [pc, #556]	; (8017420 <_dtoa_r+0x328>)
 80171f2:	4650      	mov	r0, sl
 80171f4:	4659      	mov	r1, fp
 80171f6:	f7f0 ff7f 	bl	80080f8 <__aeabi_dsub>
 80171fa:	a381      	add	r3, pc, #516	; (adr r3, 8017400 <_dtoa_r+0x308>)
 80171fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017200:	f7f1 f932 	bl	8008468 <__aeabi_dmul>
 8017204:	a380      	add	r3, pc, #512	; (adr r3, 8017408 <_dtoa_r+0x310>)
 8017206:	e9d3 2300 	ldrd	r2, r3, [r3]
 801720a:	f7f0 ff77 	bl	80080fc <__adddf3>
 801720e:	4606      	mov	r6, r0
 8017210:	4628      	mov	r0, r5
 8017212:	460f      	mov	r7, r1
 8017214:	f7f1 f8be 	bl	8008394 <__aeabi_i2d>
 8017218:	a37d      	add	r3, pc, #500	; (adr r3, 8017410 <_dtoa_r+0x318>)
 801721a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801721e:	f7f1 f923 	bl	8008468 <__aeabi_dmul>
 8017222:	4602      	mov	r2, r0
 8017224:	460b      	mov	r3, r1
 8017226:	4630      	mov	r0, r6
 8017228:	4639      	mov	r1, r7
 801722a:	f7f0 ff67 	bl	80080fc <__adddf3>
 801722e:	4606      	mov	r6, r0
 8017230:	460f      	mov	r7, r1
 8017232:	f7f1 fbc9 	bl	80089c8 <__aeabi_d2iz>
 8017236:	2200      	movs	r2, #0
 8017238:	4682      	mov	sl, r0
 801723a:	2300      	movs	r3, #0
 801723c:	4630      	mov	r0, r6
 801723e:	4639      	mov	r1, r7
 8017240:	f7f1 fb84 	bl	800894c <__aeabi_dcmplt>
 8017244:	b148      	cbz	r0, 801725a <_dtoa_r+0x162>
 8017246:	4650      	mov	r0, sl
 8017248:	f7f1 f8a4 	bl	8008394 <__aeabi_i2d>
 801724c:	4632      	mov	r2, r6
 801724e:	463b      	mov	r3, r7
 8017250:	f7f1 fb72 	bl	8008938 <__aeabi_dcmpeq>
 8017254:	b908      	cbnz	r0, 801725a <_dtoa_r+0x162>
 8017256:	f10a 3aff 	add.w	sl, sl, #4294967295
 801725a:	f1ba 0f16 	cmp.w	sl, #22
 801725e:	d859      	bhi.n	8017314 <_dtoa_r+0x21c>
 8017260:	4970      	ldr	r1, [pc, #448]	; (8017424 <_dtoa_r+0x32c>)
 8017262:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8017266:	e9dd 2300 	ldrd	r2, r3, [sp]
 801726a:	e9d1 0100 	ldrd	r0, r1, [r1]
 801726e:	f7f1 fb8b 	bl	8008988 <__aeabi_dcmpgt>
 8017272:	2800      	cmp	r0, #0
 8017274:	d050      	beq.n	8017318 <_dtoa_r+0x220>
 8017276:	f10a 3aff 	add.w	sl, sl, #4294967295
 801727a:	2300      	movs	r3, #0
 801727c:	930f      	str	r3, [sp, #60]	; 0x3c
 801727e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8017280:	1b5d      	subs	r5, r3, r5
 8017282:	f1b5 0801 	subs.w	r8, r5, #1
 8017286:	bf49      	itett	mi
 8017288:	f1c5 0301 	rsbmi	r3, r5, #1
 801728c:	2300      	movpl	r3, #0
 801728e:	9305      	strmi	r3, [sp, #20]
 8017290:	f04f 0800 	movmi.w	r8, #0
 8017294:	bf58      	it	pl
 8017296:	9305      	strpl	r3, [sp, #20]
 8017298:	f1ba 0f00 	cmp.w	sl, #0
 801729c:	db3e      	blt.n	801731c <_dtoa_r+0x224>
 801729e:	2300      	movs	r3, #0
 80172a0:	44d0      	add	r8, sl
 80172a2:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 80172a6:	9307      	str	r3, [sp, #28]
 80172a8:	9b06      	ldr	r3, [sp, #24]
 80172aa:	2b09      	cmp	r3, #9
 80172ac:	f200 8090 	bhi.w	80173d0 <_dtoa_r+0x2d8>
 80172b0:	2b05      	cmp	r3, #5
 80172b2:	bfc4      	itt	gt
 80172b4:	3b04      	subgt	r3, #4
 80172b6:	9306      	strgt	r3, [sp, #24]
 80172b8:	9b06      	ldr	r3, [sp, #24]
 80172ba:	f1a3 0302 	sub.w	r3, r3, #2
 80172be:	bfcc      	ite	gt
 80172c0:	2500      	movgt	r5, #0
 80172c2:	2501      	movle	r5, #1
 80172c4:	2b03      	cmp	r3, #3
 80172c6:	f200 808f 	bhi.w	80173e8 <_dtoa_r+0x2f0>
 80172ca:	e8df f003 	tbb	[pc, r3]
 80172ce:	7f7d      	.short	0x7f7d
 80172d0:	7131      	.short	0x7131
 80172d2:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 80172d6:	441d      	add	r5, r3
 80172d8:	f205 4032 	addw	r0, r5, #1074	; 0x432
 80172dc:	2820      	cmp	r0, #32
 80172de:	dd13      	ble.n	8017308 <_dtoa_r+0x210>
 80172e0:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 80172e4:	9b00      	ldr	r3, [sp, #0]
 80172e6:	fa08 f800 	lsl.w	r8, r8, r0
 80172ea:	f205 4012 	addw	r0, r5, #1042	; 0x412
 80172ee:	fa23 f000 	lsr.w	r0, r3, r0
 80172f2:	ea48 0000 	orr.w	r0, r8, r0
 80172f6:	f7f1 f83d 	bl	8008374 <__aeabi_ui2d>
 80172fa:	2301      	movs	r3, #1
 80172fc:	4682      	mov	sl, r0
 80172fe:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 8017302:	3d01      	subs	r5, #1
 8017304:	9313      	str	r3, [sp, #76]	; 0x4c
 8017306:	e772      	b.n	80171ee <_dtoa_r+0xf6>
 8017308:	9b00      	ldr	r3, [sp, #0]
 801730a:	f1c0 0020 	rsb	r0, r0, #32
 801730e:	fa03 f000 	lsl.w	r0, r3, r0
 8017312:	e7f0      	b.n	80172f6 <_dtoa_r+0x1fe>
 8017314:	2301      	movs	r3, #1
 8017316:	e7b1      	b.n	801727c <_dtoa_r+0x184>
 8017318:	900f      	str	r0, [sp, #60]	; 0x3c
 801731a:	e7b0      	b.n	801727e <_dtoa_r+0x186>
 801731c:	9b05      	ldr	r3, [sp, #20]
 801731e:	eba3 030a 	sub.w	r3, r3, sl
 8017322:	9305      	str	r3, [sp, #20]
 8017324:	f1ca 0300 	rsb	r3, sl, #0
 8017328:	9307      	str	r3, [sp, #28]
 801732a:	2300      	movs	r3, #0
 801732c:	930e      	str	r3, [sp, #56]	; 0x38
 801732e:	e7bb      	b.n	80172a8 <_dtoa_r+0x1b0>
 8017330:	2301      	movs	r3, #1
 8017332:	930a      	str	r3, [sp, #40]	; 0x28
 8017334:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8017336:	2b00      	cmp	r3, #0
 8017338:	dd59      	ble.n	80173ee <_dtoa_r+0x2f6>
 801733a:	9302      	str	r3, [sp, #8]
 801733c:	4699      	mov	r9, r3
 801733e:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8017340:	2200      	movs	r2, #0
 8017342:	6072      	str	r2, [r6, #4]
 8017344:	2204      	movs	r2, #4
 8017346:	f102 0014 	add.w	r0, r2, #20
 801734a:	4298      	cmp	r0, r3
 801734c:	6871      	ldr	r1, [r6, #4]
 801734e:	d953      	bls.n	80173f8 <_dtoa_r+0x300>
 8017350:	4620      	mov	r0, r4
 8017352:	f001 f9f7 	bl	8018744 <_Balloc>
 8017356:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8017358:	6030      	str	r0, [r6, #0]
 801735a:	f1b9 0f0e 	cmp.w	r9, #14
 801735e:	f8d3 b000 	ldr.w	fp, [r3]
 8017362:	f200 80e6 	bhi.w	8017532 <_dtoa_r+0x43a>
 8017366:	2d00      	cmp	r5, #0
 8017368:	f000 80e3 	beq.w	8017532 <_dtoa_r+0x43a>
 801736c:	ed9d 7b00 	vldr	d7, [sp]
 8017370:	f1ba 0f00 	cmp.w	sl, #0
 8017374:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 8017378:	dd74      	ble.n	8017464 <_dtoa_r+0x36c>
 801737a:	4a2a      	ldr	r2, [pc, #168]	; (8017424 <_dtoa_r+0x32c>)
 801737c:	f00a 030f 	and.w	r3, sl, #15
 8017380:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8017384:	ed93 7b00 	vldr	d7, [r3]
 8017388:	ea4f 162a 	mov.w	r6, sl, asr #4
 801738c:	06f0      	lsls	r0, r6, #27
 801738e:	ed8d 7b08 	vstr	d7, [sp, #32]
 8017392:	d565      	bpl.n	8017460 <_dtoa_r+0x368>
 8017394:	4b24      	ldr	r3, [pc, #144]	; (8017428 <_dtoa_r+0x330>)
 8017396:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 801739a:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 801739e:	f7f1 f98d 	bl	80086bc <__aeabi_ddiv>
 80173a2:	e9cd 0100 	strd	r0, r1, [sp]
 80173a6:	f006 060f 	and.w	r6, r6, #15
 80173aa:	2503      	movs	r5, #3
 80173ac:	4f1e      	ldr	r7, [pc, #120]	; (8017428 <_dtoa_r+0x330>)
 80173ae:	e04c      	b.n	801744a <_dtoa_r+0x352>
 80173b0:	2301      	movs	r3, #1
 80173b2:	930a      	str	r3, [sp, #40]	; 0x28
 80173b4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80173b6:	4453      	add	r3, sl
 80173b8:	f103 0901 	add.w	r9, r3, #1
 80173bc:	9302      	str	r3, [sp, #8]
 80173be:	464b      	mov	r3, r9
 80173c0:	2b01      	cmp	r3, #1
 80173c2:	bfb8      	it	lt
 80173c4:	2301      	movlt	r3, #1
 80173c6:	e7ba      	b.n	801733e <_dtoa_r+0x246>
 80173c8:	2300      	movs	r3, #0
 80173ca:	e7b2      	b.n	8017332 <_dtoa_r+0x23a>
 80173cc:	2300      	movs	r3, #0
 80173ce:	e7f0      	b.n	80173b2 <_dtoa_r+0x2ba>
 80173d0:	2501      	movs	r5, #1
 80173d2:	2300      	movs	r3, #0
 80173d4:	9306      	str	r3, [sp, #24]
 80173d6:	950a      	str	r5, [sp, #40]	; 0x28
 80173d8:	f04f 33ff 	mov.w	r3, #4294967295
 80173dc:	9302      	str	r3, [sp, #8]
 80173de:	4699      	mov	r9, r3
 80173e0:	2200      	movs	r2, #0
 80173e2:	2312      	movs	r3, #18
 80173e4:	920b      	str	r2, [sp, #44]	; 0x2c
 80173e6:	e7aa      	b.n	801733e <_dtoa_r+0x246>
 80173e8:	2301      	movs	r3, #1
 80173ea:	930a      	str	r3, [sp, #40]	; 0x28
 80173ec:	e7f4      	b.n	80173d8 <_dtoa_r+0x2e0>
 80173ee:	2301      	movs	r3, #1
 80173f0:	9302      	str	r3, [sp, #8]
 80173f2:	4699      	mov	r9, r3
 80173f4:	461a      	mov	r2, r3
 80173f6:	e7f5      	b.n	80173e4 <_dtoa_r+0x2ec>
 80173f8:	3101      	adds	r1, #1
 80173fa:	6071      	str	r1, [r6, #4]
 80173fc:	0052      	lsls	r2, r2, #1
 80173fe:	e7a2      	b.n	8017346 <_dtoa_r+0x24e>
 8017400:	636f4361 	.word	0x636f4361
 8017404:	3fd287a7 	.word	0x3fd287a7
 8017408:	8b60c8b3 	.word	0x8b60c8b3
 801740c:	3fc68a28 	.word	0x3fc68a28
 8017410:	509f79fb 	.word	0x509f79fb
 8017414:	3fd34413 	.word	0x3fd34413
 8017418:	7ff00000 	.word	0x7ff00000
 801741c:	0801a6bc 	.word	0x0801a6bc
 8017420:	3ff80000 	.word	0x3ff80000
 8017424:	0801a5c0 	.word	0x0801a5c0
 8017428:	0801a598 	.word	0x0801a598
 801742c:	0801a521 	.word	0x0801a521
 8017430:	07f1      	lsls	r1, r6, #31
 8017432:	d508      	bpl.n	8017446 <_dtoa_r+0x34e>
 8017434:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8017438:	e9d7 2300 	ldrd	r2, r3, [r7]
 801743c:	f7f1 f814 	bl	8008468 <__aeabi_dmul>
 8017440:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8017444:	3501      	adds	r5, #1
 8017446:	1076      	asrs	r6, r6, #1
 8017448:	3708      	adds	r7, #8
 801744a:	2e00      	cmp	r6, #0
 801744c:	d1f0      	bne.n	8017430 <_dtoa_r+0x338>
 801744e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8017452:	e9dd 0100 	ldrd	r0, r1, [sp]
 8017456:	f7f1 f931 	bl	80086bc <__aeabi_ddiv>
 801745a:	e9cd 0100 	strd	r0, r1, [sp]
 801745e:	e01a      	b.n	8017496 <_dtoa_r+0x39e>
 8017460:	2502      	movs	r5, #2
 8017462:	e7a3      	b.n	80173ac <_dtoa_r+0x2b4>
 8017464:	f000 80a0 	beq.w	80175a8 <_dtoa_r+0x4b0>
 8017468:	f1ca 0600 	rsb	r6, sl, #0
 801746c:	4b9f      	ldr	r3, [pc, #636]	; (80176ec <_dtoa_r+0x5f4>)
 801746e:	4fa0      	ldr	r7, [pc, #640]	; (80176f0 <_dtoa_r+0x5f8>)
 8017470:	f006 020f 	and.w	r2, r6, #15
 8017474:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8017478:	e9d3 2300 	ldrd	r2, r3, [r3]
 801747c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8017480:	f7f0 fff2 	bl	8008468 <__aeabi_dmul>
 8017484:	e9cd 0100 	strd	r0, r1, [sp]
 8017488:	1136      	asrs	r6, r6, #4
 801748a:	2300      	movs	r3, #0
 801748c:	2502      	movs	r5, #2
 801748e:	2e00      	cmp	r6, #0
 8017490:	d17f      	bne.n	8017592 <_dtoa_r+0x49a>
 8017492:	2b00      	cmp	r3, #0
 8017494:	d1e1      	bne.n	801745a <_dtoa_r+0x362>
 8017496:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8017498:	2b00      	cmp	r3, #0
 801749a:	f000 8087 	beq.w	80175ac <_dtoa_r+0x4b4>
 801749e:	e9dd 6700 	ldrd	r6, r7, [sp]
 80174a2:	2200      	movs	r2, #0
 80174a4:	4b93      	ldr	r3, [pc, #588]	; (80176f4 <_dtoa_r+0x5fc>)
 80174a6:	4630      	mov	r0, r6
 80174a8:	4639      	mov	r1, r7
 80174aa:	f7f1 fa4f 	bl	800894c <__aeabi_dcmplt>
 80174ae:	2800      	cmp	r0, #0
 80174b0:	d07c      	beq.n	80175ac <_dtoa_r+0x4b4>
 80174b2:	f1b9 0f00 	cmp.w	r9, #0
 80174b6:	d079      	beq.n	80175ac <_dtoa_r+0x4b4>
 80174b8:	9b02      	ldr	r3, [sp, #8]
 80174ba:	2b00      	cmp	r3, #0
 80174bc:	dd35      	ble.n	801752a <_dtoa_r+0x432>
 80174be:	f10a 33ff 	add.w	r3, sl, #4294967295
 80174c2:	9308      	str	r3, [sp, #32]
 80174c4:	4639      	mov	r1, r7
 80174c6:	2200      	movs	r2, #0
 80174c8:	4b8b      	ldr	r3, [pc, #556]	; (80176f8 <_dtoa_r+0x600>)
 80174ca:	4630      	mov	r0, r6
 80174cc:	f7f0 ffcc 	bl	8008468 <__aeabi_dmul>
 80174d0:	e9cd 0100 	strd	r0, r1, [sp]
 80174d4:	9f02      	ldr	r7, [sp, #8]
 80174d6:	3501      	adds	r5, #1
 80174d8:	4628      	mov	r0, r5
 80174da:	f7f0 ff5b 	bl	8008394 <__aeabi_i2d>
 80174de:	e9dd 2300 	ldrd	r2, r3, [sp]
 80174e2:	f7f0 ffc1 	bl	8008468 <__aeabi_dmul>
 80174e6:	2200      	movs	r2, #0
 80174e8:	4b84      	ldr	r3, [pc, #528]	; (80176fc <_dtoa_r+0x604>)
 80174ea:	f7f0 fe07 	bl	80080fc <__adddf3>
 80174ee:	4605      	mov	r5, r0
 80174f0:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 80174f4:	2f00      	cmp	r7, #0
 80174f6:	d15d      	bne.n	80175b4 <_dtoa_r+0x4bc>
 80174f8:	2200      	movs	r2, #0
 80174fa:	4b81      	ldr	r3, [pc, #516]	; (8017700 <_dtoa_r+0x608>)
 80174fc:	e9dd 0100 	ldrd	r0, r1, [sp]
 8017500:	f7f0 fdfa 	bl	80080f8 <__aeabi_dsub>
 8017504:	462a      	mov	r2, r5
 8017506:	4633      	mov	r3, r6
 8017508:	e9cd 0100 	strd	r0, r1, [sp]
 801750c:	f7f1 fa3c 	bl	8008988 <__aeabi_dcmpgt>
 8017510:	2800      	cmp	r0, #0
 8017512:	f040 8288 	bne.w	8017a26 <_dtoa_r+0x92e>
 8017516:	462a      	mov	r2, r5
 8017518:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 801751c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8017520:	f7f1 fa14 	bl	800894c <__aeabi_dcmplt>
 8017524:	2800      	cmp	r0, #0
 8017526:	f040 827c 	bne.w	8017a22 <_dtoa_r+0x92a>
 801752a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 801752e:	e9cd 2300 	strd	r2, r3, [sp]
 8017532:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8017534:	2b00      	cmp	r3, #0
 8017536:	f2c0 8150 	blt.w	80177da <_dtoa_r+0x6e2>
 801753a:	f1ba 0f0e 	cmp.w	sl, #14
 801753e:	f300 814c 	bgt.w	80177da <_dtoa_r+0x6e2>
 8017542:	4b6a      	ldr	r3, [pc, #424]	; (80176ec <_dtoa_r+0x5f4>)
 8017544:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8017548:	ed93 7b00 	vldr	d7, [r3]
 801754c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801754e:	2b00      	cmp	r3, #0
 8017550:	ed8d 7b02 	vstr	d7, [sp, #8]
 8017554:	f280 80d8 	bge.w	8017708 <_dtoa_r+0x610>
 8017558:	f1b9 0f00 	cmp.w	r9, #0
 801755c:	f300 80d4 	bgt.w	8017708 <_dtoa_r+0x610>
 8017560:	f040 825e 	bne.w	8017a20 <_dtoa_r+0x928>
 8017564:	2200      	movs	r2, #0
 8017566:	4b66      	ldr	r3, [pc, #408]	; (8017700 <_dtoa_r+0x608>)
 8017568:	ec51 0b17 	vmov	r0, r1, d7
 801756c:	f7f0 ff7c 	bl	8008468 <__aeabi_dmul>
 8017570:	e9dd 2300 	ldrd	r2, r3, [sp]
 8017574:	f7f1 f9fe 	bl	8008974 <__aeabi_dcmpge>
 8017578:	464f      	mov	r7, r9
 801757a:	464e      	mov	r6, r9
 801757c:	2800      	cmp	r0, #0
 801757e:	f040 8234 	bne.w	80179ea <_dtoa_r+0x8f2>
 8017582:	2331      	movs	r3, #49	; 0x31
 8017584:	f10b 0501 	add.w	r5, fp, #1
 8017588:	f88b 3000 	strb.w	r3, [fp]
 801758c:	f10a 0a01 	add.w	sl, sl, #1
 8017590:	e22f      	b.n	80179f2 <_dtoa_r+0x8fa>
 8017592:	07f2      	lsls	r2, r6, #31
 8017594:	d505      	bpl.n	80175a2 <_dtoa_r+0x4aa>
 8017596:	e9d7 2300 	ldrd	r2, r3, [r7]
 801759a:	f7f0 ff65 	bl	8008468 <__aeabi_dmul>
 801759e:	3501      	adds	r5, #1
 80175a0:	2301      	movs	r3, #1
 80175a2:	1076      	asrs	r6, r6, #1
 80175a4:	3708      	adds	r7, #8
 80175a6:	e772      	b.n	801748e <_dtoa_r+0x396>
 80175a8:	2502      	movs	r5, #2
 80175aa:	e774      	b.n	8017496 <_dtoa_r+0x39e>
 80175ac:	f8cd a020 	str.w	sl, [sp, #32]
 80175b0:	464f      	mov	r7, r9
 80175b2:	e791      	b.n	80174d8 <_dtoa_r+0x3e0>
 80175b4:	4b4d      	ldr	r3, [pc, #308]	; (80176ec <_dtoa_r+0x5f4>)
 80175b6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80175ba:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 80175be:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80175c0:	2b00      	cmp	r3, #0
 80175c2:	d047      	beq.n	8017654 <_dtoa_r+0x55c>
 80175c4:	4602      	mov	r2, r0
 80175c6:	460b      	mov	r3, r1
 80175c8:	2000      	movs	r0, #0
 80175ca:	494e      	ldr	r1, [pc, #312]	; (8017704 <_dtoa_r+0x60c>)
 80175cc:	f7f1 f876 	bl	80086bc <__aeabi_ddiv>
 80175d0:	462a      	mov	r2, r5
 80175d2:	4633      	mov	r3, r6
 80175d4:	f7f0 fd90 	bl	80080f8 <__aeabi_dsub>
 80175d8:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 80175dc:	465d      	mov	r5, fp
 80175de:	e9dd 0100 	ldrd	r0, r1, [sp]
 80175e2:	f7f1 f9f1 	bl	80089c8 <__aeabi_d2iz>
 80175e6:	4606      	mov	r6, r0
 80175e8:	f7f0 fed4 	bl	8008394 <__aeabi_i2d>
 80175ec:	4602      	mov	r2, r0
 80175ee:	460b      	mov	r3, r1
 80175f0:	e9dd 0100 	ldrd	r0, r1, [sp]
 80175f4:	f7f0 fd80 	bl	80080f8 <__aeabi_dsub>
 80175f8:	3630      	adds	r6, #48	; 0x30
 80175fa:	f805 6b01 	strb.w	r6, [r5], #1
 80175fe:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8017602:	e9cd 0100 	strd	r0, r1, [sp]
 8017606:	f7f1 f9a1 	bl	800894c <__aeabi_dcmplt>
 801760a:	2800      	cmp	r0, #0
 801760c:	d163      	bne.n	80176d6 <_dtoa_r+0x5de>
 801760e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8017612:	2000      	movs	r0, #0
 8017614:	4937      	ldr	r1, [pc, #220]	; (80176f4 <_dtoa_r+0x5fc>)
 8017616:	f7f0 fd6f 	bl	80080f8 <__aeabi_dsub>
 801761a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 801761e:	f7f1 f995 	bl	800894c <__aeabi_dcmplt>
 8017622:	2800      	cmp	r0, #0
 8017624:	f040 80b7 	bne.w	8017796 <_dtoa_r+0x69e>
 8017628:	eba5 030b 	sub.w	r3, r5, fp
 801762c:	429f      	cmp	r7, r3
 801762e:	f77f af7c 	ble.w	801752a <_dtoa_r+0x432>
 8017632:	2200      	movs	r2, #0
 8017634:	4b30      	ldr	r3, [pc, #192]	; (80176f8 <_dtoa_r+0x600>)
 8017636:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 801763a:	f7f0 ff15 	bl	8008468 <__aeabi_dmul>
 801763e:	2200      	movs	r2, #0
 8017640:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8017644:	4b2c      	ldr	r3, [pc, #176]	; (80176f8 <_dtoa_r+0x600>)
 8017646:	e9dd 0100 	ldrd	r0, r1, [sp]
 801764a:	f7f0 ff0d 	bl	8008468 <__aeabi_dmul>
 801764e:	e9cd 0100 	strd	r0, r1, [sp]
 8017652:	e7c4      	b.n	80175de <_dtoa_r+0x4e6>
 8017654:	462a      	mov	r2, r5
 8017656:	4633      	mov	r3, r6
 8017658:	f7f0 ff06 	bl	8008468 <__aeabi_dmul>
 801765c:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8017660:	eb0b 0507 	add.w	r5, fp, r7
 8017664:	465e      	mov	r6, fp
 8017666:	e9dd 0100 	ldrd	r0, r1, [sp]
 801766a:	f7f1 f9ad 	bl	80089c8 <__aeabi_d2iz>
 801766e:	4607      	mov	r7, r0
 8017670:	f7f0 fe90 	bl	8008394 <__aeabi_i2d>
 8017674:	3730      	adds	r7, #48	; 0x30
 8017676:	4602      	mov	r2, r0
 8017678:	460b      	mov	r3, r1
 801767a:	e9dd 0100 	ldrd	r0, r1, [sp]
 801767e:	f7f0 fd3b 	bl	80080f8 <__aeabi_dsub>
 8017682:	f806 7b01 	strb.w	r7, [r6], #1
 8017686:	42ae      	cmp	r6, r5
 8017688:	e9cd 0100 	strd	r0, r1, [sp]
 801768c:	f04f 0200 	mov.w	r2, #0
 8017690:	d126      	bne.n	80176e0 <_dtoa_r+0x5e8>
 8017692:	4b1c      	ldr	r3, [pc, #112]	; (8017704 <_dtoa_r+0x60c>)
 8017694:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8017698:	f7f0 fd30 	bl	80080fc <__adddf3>
 801769c:	4602      	mov	r2, r0
 801769e:	460b      	mov	r3, r1
 80176a0:	e9dd 0100 	ldrd	r0, r1, [sp]
 80176a4:	f7f1 f970 	bl	8008988 <__aeabi_dcmpgt>
 80176a8:	2800      	cmp	r0, #0
 80176aa:	d174      	bne.n	8017796 <_dtoa_r+0x69e>
 80176ac:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80176b0:	2000      	movs	r0, #0
 80176b2:	4914      	ldr	r1, [pc, #80]	; (8017704 <_dtoa_r+0x60c>)
 80176b4:	f7f0 fd20 	bl	80080f8 <__aeabi_dsub>
 80176b8:	4602      	mov	r2, r0
 80176ba:	460b      	mov	r3, r1
 80176bc:	e9dd 0100 	ldrd	r0, r1, [sp]
 80176c0:	f7f1 f944 	bl	800894c <__aeabi_dcmplt>
 80176c4:	2800      	cmp	r0, #0
 80176c6:	f43f af30 	beq.w	801752a <_dtoa_r+0x432>
 80176ca:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80176ce:	2b30      	cmp	r3, #48	; 0x30
 80176d0:	f105 32ff 	add.w	r2, r5, #4294967295
 80176d4:	d002      	beq.n	80176dc <_dtoa_r+0x5e4>
 80176d6:	f8dd a020 	ldr.w	sl, [sp, #32]
 80176da:	e04a      	b.n	8017772 <_dtoa_r+0x67a>
 80176dc:	4615      	mov	r5, r2
 80176de:	e7f4      	b.n	80176ca <_dtoa_r+0x5d2>
 80176e0:	4b05      	ldr	r3, [pc, #20]	; (80176f8 <_dtoa_r+0x600>)
 80176e2:	f7f0 fec1 	bl	8008468 <__aeabi_dmul>
 80176e6:	e9cd 0100 	strd	r0, r1, [sp]
 80176ea:	e7bc      	b.n	8017666 <_dtoa_r+0x56e>
 80176ec:	0801a5c0 	.word	0x0801a5c0
 80176f0:	0801a598 	.word	0x0801a598
 80176f4:	3ff00000 	.word	0x3ff00000
 80176f8:	40240000 	.word	0x40240000
 80176fc:	401c0000 	.word	0x401c0000
 8017700:	40140000 	.word	0x40140000
 8017704:	3fe00000 	.word	0x3fe00000
 8017708:	e9dd 6700 	ldrd	r6, r7, [sp]
 801770c:	465d      	mov	r5, fp
 801770e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8017712:	4630      	mov	r0, r6
 8017714:	4639      	mov	r1, r7
 8017716:	f7f0 ffd1 	bl	80086bc <__aeabi_ddiv>
 801771a:	f7f1 f955 	bl	80089c8 <__aeabi_d2iz>
 801771e:	4680      	mov	r8, r0
 8017720:	f7f0 fe38 	bl	8008394 <__aeabi_i2d>
 8017724:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8017728:	f7f0 fe9e 	bl	8008468 <__aeabi_dmul>
 801772c:	4602      	mov	r2, r0
 801772e:	460b      	mov	r3, r1
 8017730:	4630      	mov	r0, r6
 8017732:	4639      	mov	r1, r7
 8017734:	f108 0630 	add.w	r6, r8, #48	; 0x30
 8017738:	f7f0 fcde 	bl	80080f8 <__aeabi_dsub>
 801773c:	f805 6b01 	strb.w	r6, [r5], #1
 8017740:	eba5 060b 	sub.w	r6, r5, fp
 8017744:	45b1      	cmp	r9, r6
 8017746:	4602      	mov	r2, r0
 8017748:	460b      	mov	r3, r1
 801774a:	d139      	bne.n	80177c0 <_dtoa_r+0x6c8>
 801774c:	f7f0 fcd6 	bl	80080fc <__adddf3>
 8017750:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8017754:	4606      	mov	r6, r0
 8017756:	460f      	mov	r7, r1
 8017758:	f7f1 f916 	bl	8008988 <__aeabi_dcmpgt>
 801775c:	b9c8      	cbnz	r0, 8017792 <_dtoa_r+0x69a>
 801775e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8017762:	4630      	mov	r0, r6
 8017764:	4639      	mov	r1, r7
 8017766:	f7f1 f8e7 	bl	8008938 <__aeabi_dcmpeq>
 801776a:	b110      	cbz	r0, 8017772 <_dtoa_r+0x67a>
 801776c:	f018 0f01 	tst.w	r8, #1
 8017770:	d10f      	bne.n	8017792 <_dtoa_r+0x69a>
 8017772:	9904      	ldr	r1, [sp, #16]
 8017774:	4620      	mov	r0, r4
 8017776:	f001 f819 	bl	80187ac <_Bfree>
 801777a:	2300      	movs	r3, #0
 801777c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 801777e:	702b      	strb	r3, [r5, #0]
 8017780:	f10a 0301 	add.w	r3, sl, #1
 8017784:	6013      	str	r3, [r2, #0]
 8017786:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8017788:	2b00      	cmp	r3, #0
 801778a:	f000 8241 	beq.w	8017c10 <_dtoa_r+0xb18>
 801778e:	601d      	str	r5, [r3, #0]
 8017790:	e23e      	b.n	8017c10 <_dtoa_r+0xb18>
 8017792:	f8cd a020 	str.w	sl, [sp, #32]
 8017796:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 801779a:	2a39      	cmp	r2, #57	; 0x39
 801779c:	f105 33ff 	add.w	r3, r5, #4294967295
 80177a0:	d108      	bne.n	80177b4 <_dtoa_r+0x6bc>
 80177a2:	459b      	cmp	fp, r3
 80177a4:	d10a      	bne.n	80177bc <_dtoa_r+0x6c4>
 80177a6:	9b08      	ldr	r3, [sp, #32]
 80177a8:	3301      	adds	r3, #1
 80177aa:	9308      	str	r3, [sp, #32]
 80177ac:	2330      	movs	r3, #48	; 0x30
 80177ae:	f88b 3000 	strb.w	r3, [fp]
 80177b2:	465b      	mov	r3, fp
 80177b4:	781a      	ldrb	r2, [r3, #0]
 80177b6:	3201      	adds	r2, #1
 80177b8:	701a      	strb	r2, [r3, #0]
 80177ba:	e78c      	b.n	80176d6 <_dtoa_r+0x5de>
 80177bc:	461d      	mov	r5, r3
 80177be:	e7ea      	b.n	8017796 <_dtoa_r+0x69e>
 80177c0:	2200      	movs	r2, #0
 80177c2:	4b9b      	ldr	r3, [pc, #620]	; (8017a30 <_dtoa_r+0x938>)
 80177c4:	f7f0 fe50 	bl	8008468 <__aeabi_dmul>
 80177c8:	2200      	movs	r2, #0
 80177ca:	2300      	movs	r3, #0
 80177cc:	4606      	mov	r6, r0
 80177ce:	460f      	mov	r7, r1
 80177d0:	f7f1 f8b2 	bl	8008938 <__aeabi_dcmpeq>
 80177d4:	2800      	cmp	r0, #0
 80177d6:	d09a      	beq.n	801770e <_dtoa_r+0x616>
 80177d8:	e7cb      	b.n	8017772 <_dtoa_r+0x67a>
 80177da:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80177dc:	2a00      	cmp	r2, #0
 80177de:	f000 808b 	beq.w	80178f8 <_dtoa_r+0x800>
 80177e2:	9a06      	ldr	r2, [sp, #24]
 80177e4:	2a01      	cmp	r2, #1
 80177e6:	dc6e      	bgt.n	80178c6 <_dtoa_r+0x7ce>
 80177e8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80177ea:	2a00      	cmp	r2, #0
 80177ec:	d067      	beq.n	80178be <_dtoa_r+0x7c6>
 80177ee:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80177f2:	9f07      	ldr	r7, [sp, #28]
 80177f4:	9d05      	ldr	r5, [sp, #20]
 80177f6:	9a05      	ldr	r2, [sp, #20]
 80177f8:	2101      	movs	r1, #1
 80177fa:	441a      	add	r2, r3
 80177fc:	4620      	mov	r0, r4
 80177fe:	9205      	str	r2, [sp, #20]
 8017800:	4498      	add	r8, r3
 8017802:	f001 f8b1 	bl	8018968 <__i2b>
 8017806:	4606      	mov	r6, r0
 8017808:	2d00      	cmp	r5, #0
 801780a:	dd0c      	ble.n	8017826 <_dtoa_r+0x72e>
 801780c:	f1b8 0f00 	cmp.w	r8, #0
 8017810:	dd09      	ble.n	8017826 <_dtoa_r+0x72e>
 8017812:	4545      	cmp	r5, r8
 8017814:	9a05      	ldr	r2, [sp, #20]
 8017816:	462b      	mov	r3, r5
 8017818:	bfa8      	it	ge
 801781a:	4643      	movge	r3, r8
 801781c:	1ad2      	subs	r2, r2, r3
 801781e:	9205      	str	r2, [sp, #20]
 8017820:	1aed      	subs	r5, r5, r3
 8017822:	eba8 0803 	sub.w	r8, r8, r3
 8017826:	9b07      	ldr	r3, [sp, #28]
 8017828:	b1eb      	cbz	r3, 8017866 <_dtoa_r+0x76e>
 801782a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801782c:	2b00      	cmp	r3, #0
 801782e:	d067      	beq.n	8017900 <_dtoa_r+0x808>
 8017830:	b18f      	cbz	r7, 8017856 <_dtoa_r+0x75e>
 8017832:	4631      	mov	r1, r6
 8017834:	463a      	mov	r2, r7
 8017836:	4620      	mov	r0, r4
 8017838:	f001 f936 	bl	8018aa8 <__pow5mult>
 801783c:	9a04      	ldr	r2, [sp, #16]
 801783e:	4601      	mov	r1, r0
 8017840:	4606      	mov	r6, r0
 8017842:	4620      	mov	r0, r4
 8017844:	f001 f899 	bl	801897a <__multiply>
 8017848:	9904      	ldr	r1, [sp, #16]
 801784a:	9008      	str	r0, [sp, #32]
 801784c:	4620      	mov	r0, r4
 801784e:	f000 ffad 	bl	80187ac <_Bfree>
 8017852:	9b08      	ldr	r3, [sp, #32]
 8017854:	9304      	str	r3, [sp, #16]
 8017856:	9b07      	ldr	r3, [sp, #28]
 8017858:	1bda      	subs	r2, r3, r7
 801785a:	d004      	beq.n	8017866 <_dtoa_r+0x76e>
 801785c:	9904      	ldr	r1, [sp, #16]
 801785e:	4620      	mov	r0, r4
 8017860:	f001 f922 	bl	8018aa8 <__pow5mult>
 8017864:	9004      	str	r0, [sp, #16]
 8017866:	2101      	movs	r1, #1
 8017868:	4620      	mov	r0, r4
 801786a:	f001 f87d 	bl	8018968 <__i2b>
 801786e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8017870:	4607      	mov	r7, r0
 8017872:	2b00      	cmp	r3, #0
 8017874:	f000 81d0 	beq.w	8017c18 <_dtoa_r+0xb20>
 8017878:	461a      	mov	r2, r3
 801787a:	4601      	mov	r1, r0
 801787c:	4620      	mov	r0, r4
 801787e:	f001 f913 	bl	8018aa8 <__pow5mult>
 8017882:	9b06      	ldr	r3, [sp, #24]
 8017884:	2b01      	cmp	r3, #1
 8017886:	4607      	mov	r7, r0
 8017888:	dc40      	bgt.n	801790c <_dtoa_r+0x814>
 801788a:	9b00      	ldr	r3, [sp, #0]
 801788c:	2b00      	cmp	r3, #0
 801788e:	d139      	bne.n	8017904 <_dtoa_r+0x80c>
 8017890:	9b01      	ldr	r3, [sp, #4]
 8017892:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8017896:	2b00      	cmp	r3, #0
 8017898:	d136      	bne.n	8017908 <_dtoa_r+0x810>
 801789a:	9b01      	ldr	r3, [sp, #4]
 801789c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80178a0:	0d1b      	lsrs	r3, r3, #20
 80178a2:	051b      	lsls	r3, r3, #20
 80178a4:	b12b      	cbz	r3, 80178b2 <_dtoa_r+0x7ba>
 80178a6:	9b05      	ldr	r3, [sp, #20]
 80178a8:	3301      	adds	r3, #1
 80178aa:	9305      	str	r3, [sp, #20]
 80178ac:	f108 0801 	add.w	r8, r8, #1
 80178b0:	2301      	movs	r3, #1
 80178b2:	9307      	str	r3, [sp, #28]
 80178b4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80178b6:	2b00      	cmp	r3, #0
 80178b8:	d12a      	bne.n	8017910 <_dtoa_r+0x818>
 80178ba:	2001      	movs	r0, #1
 80178bc:	e030      	b.n	8017920 <_dtoa_r+0x828>
 80178be:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80178c0:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80178c4:	e795      	b.n	80177f2 <_dtoa_r+0x6fa>
 80178c6:	9b07      	ldr	r3, [sp, #28]
 80178c8:	f109 37ff 	add.w	r7, r9, #4294967295
 80178cc:	42bb      	cmp	r3, r7
 80178ce:	bfbf      	itttt	lt
 80178d0:	9b07      	ldrlt	r3, [sp, #28]
 80178d2:	9707      	strlt	r7, [sp, #28]
 80178d4:	1afa      	sublt	r2, r7, r3
 80178d6:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 80178d8:	bfbb      	ittet	lt
 80178da:	189b      	addlt	r3, r3, r2
 80178dc:	930e      	strlt	r3, [sp, #56]	; 0x38
 80178de:	1bdf      	subge	r7, r3, r7
 80178e0:	2700      	movlt	r7, #0
 80178e2:	f1b9 0f00 	cmp.w	r9, #0
 80178e6:	bfb5      	itete	lt
 80178e8:	9b05      	ldrlt	r3, [sp, #20]
 80178ea:	9d05      	ldrge	r5, [sp, #20]
 80178ec:	eba3 0509 	sublt.w	r5, r3, r9
 80178f0:	464b      	movge	r3, r9
 80178f2:	bfb8      	it	lt
 80178f4:	2300      	movlt	r3, #0
 80178f6:	e77e      	b.n	80177f6 <_dtoa_r+0x6fe>
 80178f8:	9f07      	ldr	r7, [sp, #28]
 80178fa:	9d05      	ldr	r5, [sp, #20]
 80178fc:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 80178fe:	e783      	b.n	8017808 <_dtoa_r+0x710>
 8017900:	9a07      	ldr	r2, [sp, #28]
 8017902:	e7ab      	b.n	801785c <_dtoa_r+0x764>
 8017904:	2300      	movs	r3, #0
 8017906:	e7d4      	b.n	80178b2 <_dtoa_r+0x7ba>
 8017908:	9b00      	ldr	r3, [sp, #0]
 801790a:	e7d2      	b.n	80178b2 <_dtoa_r+0x7ba>
 801790c:	2300      	movs	r3, #0
 801790e:	9307      	str	r3, [sp, #28]
 8017910:	693b      	ldr	r3, [r7, #16]
 8017912:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 8017916:	6918      	ldr	r0, [r3, #16]
 8017918:	f000 ffd8 	bl	80188cc <__hi0bits>
 801791c:	f1c0 0020 	rsb	r0, r0, #32
 8017920:	4440      	add	r0, r8
 8017922:	f010 001f 	ands.w	r0, r0, #31
 8017926:	d047      	beq.n	80179b8 <_dtoa_r+0x8c0>
 8017928:	f1c0 0320 	rsb	r3, r0, #32
 801792c:	2b04      	cmp	r3, #4
 801792e:	dd3b      	ble.n	80179a8 <_dtoa_r+0x8b0>
 8017930:	9b05      	ldr	r3, [sp, #20]
 8017932:	f1c0 001c 	rsb	r0, r0, #28
 8017936:	4403      	add	r3, r0
 8017938:	9305      	str	r3, [sp, #20]
 801793a:	4405      	add	r5, r0
 801793c:	4480      	add	r8, r0
 801793e:	9b05      	ldr	r3, [sp, #20]
 8017940:	2b00      	cmp	r3, #0
 8017942:	dd05      	ble.n	8017950 <_dtoa_r+0x858>
 8017944:	461a      	mov	r2, r3
 8017946:	9904      	ldr	r1, [sp, #16]
 8017948:	4620      	mov	r0, r4
 801794a:	f001 f8fb 	bl	8018b44 <__lshift>
 801794e:	9004      	str	r0, [sp, #16]
 8017950:	f1b8 0f00 	cmp.w	r8, #0
 8017954:	dd05      	ble.n	8017962 <_dtoa_r+0x86a>
 8017956:	4639      	mov	r1, r7
 8017958:	4642      	mov	r2, r8
 801795a:	4620      	mov	r0, r4
 801795c:	f001 f8f2 	bl	8018b44 <__lshift>
 8017960:	4607      	mov	r7, r0
 8017962:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8017964:	b353      	cbz	r3, 80179bc <_dtoa_r+0x8c4>
 8017966:	4639      	mov	r1, r7
 8017968:	9804      	ldr	r0, [sp, #16]
 801796a:	f001 f93f 	bl	8018bec <__mcmp>
 801796e:	2800      	cmp	r0, #0
 8017970:	da24      	bge.n	80179bc <_dtoa_r+0x8c4>
 8017972:	2300      	movs	r3, #0
 8017974:	220a      	movs	r2, #10
 8017976:	9904      	ldr	r1, [sp, #16]
 8017978:	4620      	mov	r0, r4
 801797a:	f000 ff2e 	bl	80187da <__multadd>
 801797e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8017980:	9004      	str	r0, [sp, #16]
 8017982:	f10a 3aff 	add.w	sl, sl, #4294967295
 8017986:	2b00      	cmp	r3, #0
 8017988:	f000 814d 	beq.w	8017c26 <_dtoa_r+0xb2e>
 801798c:	2300      	movs	r3, #0
 801798e:	4631      	mov	r1, r6
 8017990:	220a      	movs	r2, #10
 8017992:	4620      	mov	r0, r4
 8017994:	f000 ff21 	bl	80187da <__multadd>
 8017998:	9b02      	ldr	r3, [sp, #8]
 801799a:	2b00      	cmp	r3, #0
 801799c:	4606      	mov	r6, r0
 801799e:	dc4f      	bgt.n	8017a40 <_dtoa_r+0x948>
 80179a0:	9b06      	ldr	r3, [sp, #24]
 80179a2:	2b02      	cmp	r3, #2
 80179a4:	dd4c      	ble.n	8017a40 <_dtoa_r+0x948>
 80179a6:	e011      	b.n	80179cc <_dtoa_r+0x8d4>
 80179a8:	d0c9      	beq.n	801793e <_dtoa_r+0x846>
 80179aa:	9a05      	ldr	r2, [sp, #20]
 80179ac:	331c      	adds	r3, #28
 80179ae:	441a      	add	r2, r3
 80179b0:	9205      	str	r2, [sp, #20]
 80179b2:	441d      	add	r5, r3
 80179b4:	4498      	add	r8, r3
 80179b6:	e7c2      	b.n	801793e <_dtoa_r+0x846>
 80179b8:	4603      	mov	r3, r0
 80179ba:	e7f6      	b.n	80179aa <_dtoa_r+0x8b2>
 80179bc:	f1b9 0f00 	cmp.w	r9, #0
 80179c0:	dc38      	bgt.n	8017a34 <_dtoa_r+0x93c>
 80179c2:	9b06      	ldr	r3, [sp, #24]
 80179c4:	2b02      	cmp	r3, #2
 80179c6:	dd35      	ble.n	8017a34 <_dtoa_r+0x93c>
 80179c8:	f8cd 9008 	str.w	r9, [sp, #8]
 80179cc:	9b02      	ldr	r3, [sp, #8]
 80179ce:	b963      	cbnz	r3, 80179ea <_dtoa_r+0x8f2>
 80179d0:	4639      	mov	r1, r7
 80179d2:	2205      	movs	r2, #5
 80179d4:	4620      	mov	r0, r4
 80179d6:	f000 ff00 	bl	80187da <__multadd>
 80179da:	4601      	mov	r1, r0
 80179dc:	4607      	mov	r7, r0
 80179de:	9804      	ldr	r0, [sp, #16]
 80179e0:	f001 f904 	bl	8018bec <__mcmp>
 80179e4:	2800      	cmp	r0, #0
 80179e6:	f73f adcc 	bgt.w	8017582 <_dtoa_r+0x48a>
 80179ea:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80179ec:	465d      	mov	r5, fp
 80179ee:	ea6f 0a03 	mvn.w	sl, r3
 80179f2:	f04f 0900 	mov.w	r9, #0
 80179f6:	4639      	mov	r1, r7
 80179f8:	4620      	mov	r0, r4
 80179fa:	f000 fed7 	bl	80187ac <_Bfree>
 80179fe:	2e00      	cmp	r6, #0
 8017a00:	f43f aeb7 	beq.w	8017772 <_dtoa_r+0x67a>
 8017a04:	f1b9 0f00 	cmp.w	r9, #0
 8017a08:	d005      	beq.n	8017a16 <_dtoa_r+0x91e>
 8017a0a:	45b1      	cmp	r9, r6
 8017a0c:	d003      	beq.n	8017a16 <_dtoa_r+0x91e>
 8017a0e:	4649      	mov	r1, r9
 8017a10:	4620      	mov	r0, r4
 8017a12:	f000 fecb 	bl	80187ac <_Bfree>
 8017a16:	4631      	mov	r1, r6
 8017a18:	4620      	mov	r0, r4
 8017a1a:	f000 fec7 	bl	80187ac <_Bfree>
 8017a1e:	e6a8      	b.n	8017772 <_dtoa_r+0x67a>
 8017a20:	2700      	movs	r7, #0
 8017a22:	463e      	mov	r6, r7
 8017a24:	e7e1      	b.n	80179ea <_dtoa_r+0x8f2>
 8017a26:	f8dd a020 	ldr.w	sl, [sp, #32]
 8017a2a:	463e      	mov	r6, r7
 8017a2c:	e5a9      	b.n	8017582 <_dtoa_r+0x48a>
 8017a2e:	bf00      	nop
 8017a30:	40240000 	.word	0x40240000
 8017a34:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8017a36:	f8cd 9008 	str.w	r9, [sp, #8]
 8017a3a:	2b00      	cmp	r3, #0
 8017a3c:	f000 80fa 	beq.w	8017c34 <_dtoa_r+0xb3c>
 8017a40:	2d00      	cmp	r5, #0
 8017a42:	dd05      	ble.n	8017a50 <_dtoa_r+0x958>
 8017a44:	4631      	mov	r1, r6
 8017a46:	462a      	mov	r2, r5
 8017a48:	4620      	mov	r0, r4
 8017a4a:	f001 f87b 	bl	8018b44 <__lshift>
 8017a4e:	4606      	mov	r6, r0
 8017a50:	9b07      	ldr	r3, [sp, #28]
 8017a52:	2b00      	cmp	r3, #0
 8017a54:	d04c      	beq.n	8017af0 <_dtoa_r+0x9f8>
 8017a56:	6871      	ldr	r1, [r6, #4]
 8017a58:	4620      	mov	r0, r4
 8017a5a:	f000 fe73 	bl	8018744 <_Balloc>
 8017a5e:	6932      	ldr	r2, [r6, #16]
 8017a60:	3202      	adds	r2, #2
 8017a62:	4605      	mov	r5, r0
 8017a64:	0092      	lsls	r2, r2, #2
 8017a66:	f106 010c 	add.w	r1, r6, #12
 8017a6a:	300c      	adds	r0, #12
 8017a6c:	f7fd fb84 	bl	8015178 <memcpy>
 8017a70:	2201      	movs	r2, #1
 8017a72:	4629      	mov	r1, r5
 8017a74:	4620      	mov	r0, r4
 8017a76:	f001 f865 	bl	8018b44 <__lshift>
 8017a7a:	9b00      	ldr	r3, [sp, #0]
 8017a7c:	f8cd b014 	str.w	fp, [sp, #20]
 8017a80:	f003 0301 	and.w	r3, r3, #1
 8017a84:	46b1      	mov	r9, r6
 8017a86:	9307      	str	r3, [sp, #28]
 8017a88:	4606      	mov	r6, r0
 8017a8a:	4639      	mov	r1, r7
 8017a8c:	9804      	ldr	r0, [sp, #16]
 8017a8e:	f7ff faa5 	bl	8016fdc <quorem>
 8017a92:	4649      	mov	r1, r9
 8017a94:	4605      	mov	r5, r0
 8017a96:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8017a9a:	9804      	ldr	r0, [sp, #16]
 8017a9c:	f001 f8a6 	bl	8018bec <__mcmp>
 8017aa0:	4632      	mov	r2, r6
 8017aa2:	9000      	str	r0, [sp, #0]
 8017aa4:	4639      	mov	r1, r7
 8017aa6:	4620      	mov	r0, r4
 8017aa8:	f001 f8ba 	bl	8018c20 <__mdiff>
 8017aac:	68c3      	ldr	r3, [r0, #12]
 8017aae:	4602      	mov	r2, r0
 8017ab0:	bb03      	cbnz	r3, 8017af4 <_dtoa_r+0x9fc>
 8017ab2:	4601      	mov	r1, r0
 8017ab4:	9008      	str	r0, [sp, #32]
 8017ab6:	9804      	ldr	r0, [sp, #16]
 8017ab8:	f001 f898 	bl	8018bec <__mcmp>
 8017abc:	9a08      	ldr	r2, [sp, #32]
 8017abe:	4603      	mov	r3, r0
 8017ac0:	4611      	mov	r1, r2
 8017ac2:	4620      	mov	r0, r4
 8017ac4:	9308      	str	r3, [sp, #32]
 8017ac6:	f000 fe71 	bl	80187ac <_Bfree>
 8017aca:	9b08      	ldr	r3, [sp, #32]
 8017acc:	b9a3      	cbnz	r3, 8017af8 <_dtoa_r+0xa00>
 8017ace:	9a06      	ldr	r2, [sp, #24]
 8017ad0:	b992      	cbnz	r2, 8017af8 <_dtoa_r+0xa00>
 8017ad2:	9a07      	ldr	r2, [sp, #28]
 8017ad4:	b982      	cbnz	r2, 8017af8 <_dtoa_r+0xa00>
 8017ad6:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8017ada:	d029      	beq.n	8017b30 <_dtoa_r+0xa38>
 8017adc:	9b00      	ldr	r3, [sp, #0]
 8017ade:	2b00      	cmp	r3, #0
 8017ae0:	dd01      	ble.n	8017ae6 <_dtoa_r+0x9ee>
 8017ae2:	f105 0831 	add.w	r8, r5, #49	; 0x31
 8017ae6:	9b05      	ldr	r3, [sp, #20]
 8017ae8:	1c5d      	adds	r5, r3, #1
 8017aea:	f883 8000 	strb.w	r8, [r3]
 8017aee:	e782      	b.n	80179f6 <_dtoa_r+0x8fe>
 8017af0:	4630      	mov	r0, r6
 8017af2:	e7c2      	b.n	8017a7a <_dtoa_r+0x982>
 8017af4:	2301      	movs	r3, #1
 8017af6:	e7e3      	b.n	8017ac0 <_dtoa_r+0x9c8>
 8017af8:	9a00      	ldr	r2, [sp, #0]
 8017afa:	2a00      	cmp	r2, #0
 8017afc:	db04      	blt.n	8017b08 <_dtoa_r+0xa10>
 8017afe:	d125      	bne.n	8017b4c <_dtoa_r+0xa54>
 8017b00:	9a06      	ldr	r2, [sp, #24]
 8017b02:	bb1a      	cbnz	r2, 8017b4c <_dtoa_r+0xa54>
 8017b04:	9a07      	ldr	r2, [sp, #28]
 8017b06:	bb0a      	cbnz	r2, 8017b4c <_dtoa_r+0xa54>
 8017b08:	2b00      	cmp	r3, #0
 8017b0a:	ddec      	ble.n	8017ae6 <_dtoa_r+0x9ee>
 8017b0c:	2201      	movs	r2, #1
 8017b0e:	9904      	ldr	r1, [sp, #16]
 8017b10:	4620      	mov	r0, r4
 8017b12:	f001 f817 	bl	8018b44 <__lshift>
 8017b16:	4639      	mov	r1, r7
 8017b18:	9004      	str	r0, [sp, #16]
 8017b1a:	f001 f867 	bl	8018bec <__mcmp>
 8017b1e:	2800      	cmp	r0, #0
 8017b20:	dc03      	bgt.n	8017b2a <_dtoa_r+0xa32>
 8017b22:	d1e0      	bne.n	8017ae6 <_dtoa_r+0x9ee>
 8017b24:	f018 0f01 	tst.w	r8, #1
 8017b28:	d0dd      	beq.n	8017ae6 <_dtoa_r+0x9ee>
 8017b2a:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8017b2e:	d1d8      	bne.n	8017ae2 <_dtoa_r+0x9ea>
 8017b30:	9b05      	ldr	r3, [sp, #20]
 8017b32:	9a05      	ldr	r2, [sp, #20]
 8017b34:	1c5d      	adds	r5, r3, #1
 8017b36:	2339      	movs	r3, #57	; 0x39
 8017b38:	7013      	strb	r3, [r2, #0]
 8017b3a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8017b3e:	2b39      	cmp	r3, #57	; 0x39
 8017b40:	f105 32ff 	add.w	r2, r5, #4294967295
 8017b44:	d04f      	beq.n	8017be6 <_dtoa_r+0xaee>
 8017b46:	3301      	adds	r3, #1
 8017b48:	7013      	strb	r3, [r2, #0]
 8017b4a:	e754      	b.n	80179f6 <_dtoa_r+0x8fe>
 8017b4c:	9a05      	ldr	r2, [sp, #20]
 8017b4e:	2b00      	cmp	r3, #0
 8017b50:	f102 0501 	add.w	r5, r2, #1
 8017b54:	dd06      	ble.n	8017b64 <_dtoa_r+0xa6c>
 8017b56:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8017b5a:	d0e9      	beq.n	8017b30 <_dtoa_r+0xa38>
 8017b5c:	f108 0801 	add.w	r8, r8, #1
 8017b60:	9b05      	ldr	r3, [sp, #20]
 8017b62:	e7c2      	b.n	8017aea <_dtoa_r+0x9f2>
 8017b64:	9a02      	ldr	r2, [sp, #8]
 8017b66:	f805 8c01 	strb.w	r8, [r5, #-1]
 8017b6a:	eba5 030b 	sub.w	r3, r5, fp
 8017b6e:	4293      	cmp	r3, r2
 8017b70:	d021      	beq.n	8017bb6 <_dtoa_r+0xabe>
 8017b72:	2300      	movs	r3, #0
 8017b74:	220a      	movs	r2, #10
 8017b76:	9904      	ldr	r1, [sp, #16]
 8017b78:	4620      	mov	r0, r4
 8017b7a:	f000 fe2e 	bl	80187da <__multadd>
 8017b7e:	45b1      	cmp	r9, r6
 8017b80:	9004      	str	r0, [sp, #16]
 8017b82:	f04f 0300 	mov.w	r3, #0
 8017b86:	f04f 020a 	mov.w	r2, #10
 8017b8a:	4649      	mov	r1, r9
 8017b8c:	4620      	mov	r0, r4
 8017b8e:	d105      	bne.n	8017b9c <_dtoa_r+0xaa4>
 8017b90:	f000 fe23 	bl	80187da <__multadd>
 8017b94:	4681      	mov	r9, r0
 8017b96:	4606      	mov	r6, r0
 8017b98:	9505      	str	r5, [sp, #20]
 8017b9a:	e776      	b.n	8017a8a <_dtoa_r+0x992>
 8017b9c:	f000 fe1d 	bl	80187da <__multadd>
 8017ba0:	4631      	mov	r1, r6
 8017ba2:	4681      	mov	r9, r0
 8017ba4:	2300      	movs	r3, #0
 8017ba6:	220a      	movs	r2, #10
 8017ba8:	4620      	mov	r0, r4
 8017baa:	f000 fe16 	bl	80187da <__multadd>
 8017bae:	4606      	mov	r6, r0
 8017bb0:	e7f2      	b.n	8017b98 <_dtoa_r+0xaa0>
 8017bb2:	f04f 0900 	mov.w	r9, #0
 8017bb6:	2201      	movs	r2, #1
 8017bb8:	9904      	ldr	r1, [sp, #16]
 8017bba:	4620      	mov	r0, r4
 8017bbc:	f000 ffc2 	bl	8018b44 <__lshift>
 8017bc0:	4639      	mov	r1, r7
 8017bc2:	9004      	str	r0, [sp, #16]
 8017bc4:	f001 f812 	bl	8018bec <__mcmp>
 8017bc8:	2800      	cmp	r0, #0
 8017bca:	dcb6      	bgt.n	8017b3a <_dtoa_r+0xa42>
 8017bcc:	d102      	bne.n	8017bd4 <_dtoa_r+0xadc>
 8017bce:	f018 0f01 	tst.w	r8, #1
 8017bd2:	d1b2      	bne.n	8017b3a <_dtoa_r+0xa42>
 8017bd4:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8017bd8:	2b30      	cmp	r3, #48	; 0x30
 8017bda:	f105 32ff 	add.w	r2, r5, #4294967295
 8017bde:	f47f af0a 	bne.w	80179f6 <_dtoa_r+0x8fe>
 8017be2:	4615      	mov	r5, r2
 8017be4:	e7f6      	b.n	8017bd4 <_dtoa_r+0xadc>
 8017be6:	4593      	cmp	fp, r2
 8017be8:	d105      	bne.n	8017bf6 <_dtoa_r+0xafe>
 8017bea:	2331      	movs	r3, #49	; 0x31
 8017bec:	f10a 0a01 	add.w	sl, sl, #1
 8017bf0:	f88b 3000 	strb.w	r3, [fp]
 8017bf4:	e6ff      	b.n	80179f6 <_dtoa_r+0x8fe>
 8017bf6:	4615      	mov	r5, r2
 8017bf8:	e79f      	b.n	8017b3a <_dtoa_r+0xa42>
 8017bfa:	f8df b064 	ldr.w	fp, [pc, #100]	; 8017c60 <_dtoa_r+0xb68>
 8017bfe:	e007      	b.n	8017c10 <_dtoa_r+0xb18>
 8017c00:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8017c02:	f8df b060 	ldr.w	fp, [pc, #96]	; 8017c64 <_dtoa_r+0xb6c>
 8017c06:	b11b      	cbz	r3, 8017c10 <_dtoa_r+0xb18>
 8017c08:	f10b 0308 	add.w	r3, fp, #8
 8017c0c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8017c0e:	6013      	str	r3, [r2, #0]
 8017c10:	4658      	mov	r0, fp
 8017c12:	b017      	add	sp, #92	; 0x5c
 8017c14:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017c18:	9b06      	ldr	r3, [sp, #24]
 8017c1a:	2b01      	cmp	r3, #1
 8017c1c:	f77f ae35 	ble.w	801788a <_dtoa_r+0x792>
 8017c20:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8017c22:	9307      	str	r3, [sp, #28]
 8017c24:	e649      	b.n	80178ba <_dtoa_r+0x7c2>
 8017c26:	9b02      	ldr	r3, [sp, #8]
 8017c28:	2b00      	cmp	r3, #0
 8017c2a:	dc03      	bgt.n	8017c34 <_dtoa_r+0xb3c>
 8017c2c:	9b06      	ldr	r3, [sp, #24]
 8017c2e:	2b02      	cmp	r3, #2
 8017c30:	f73f aecc 	bgt.w	80179cc <_dtoa_r+0x8d4>
 8017c34:	465d      	mov	r5, fp
 8017c36:	4639      	mov	r1, r7
 8017c38:	9804      	ldr	r0, [sp, #16]
 8017c3a:	f7ff f9cf 	bl	8016fdc <quorem>
 8017c3e:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8017c42:	f805 8b01 	strb.w	r8, [r5], #1
 8017c46:	9a02      	ldr	r2, [sp, #8]
 8017c48:	eba5 030b 	sub.w	r3, r5, fp
 8017c4c:	429a      	cmp	r2, r3
 8017c4e:	ddb0      	ble.n	8017bb2 <_dtoa_r+0xaba>
 8017c50:	2300      	movs	r3, #0
 8017c52:	220a      	movs	r2, #10
 8017c54:	9904      	ldr	r1, [sp, #16]
 8017c56:	4620      	mov	r0, r4
 8017c58:	f000 fdbf 	bl	80187da <__multadd>
 8017c5c:	9004      	str	r0, [sp, #16]
 8017c5e:	e7ea      	b.n	8017c36 <_dtoa_r+0xb3e>
 8017c60:	0801a6bb 	.word	0x0801a6bb
 8017c64:	0801a518 	.word	0x0801a518

08017c68 <__sflush_r>:
 8017c68:	898a      	ldrh	r2, [r1, #12]
 8017c6a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8017c6e:	4605      	mov	r5, r0
 8017c70:	0710      	lsls	r0, r2, #28
 8017c72:	460c      	mov	r4, r1
 8017c74:	d458      	bmi.n	8017d28 <__sflush_r+0xc0>
 8017c76:	684b      	ldr	r3, [r1, #4]
 8017c78:	2b00      	cmp	r3, #0
 8017c7a:	dc05      	bgt.n	8017c88 <__sflush_r+0x20>
 8017c7c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8017c7e:	2b00      	cmp	r3, #0
 8017c80:	dc02      	bgt.n	8017c88 <__sflush_r+0x20>
 8017c82:	2000      	movs	r0, #0
 8017c84:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8017c88:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8017c8a:	2e00      	cmp	r6, #0
 8017c8c:	d0f9      	beq.n	8017c82 <__sflush_r+0x1a>
 8017c8e:	2300      	movs	r3, #0
 8017c90:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8017c94:	682f      	ldr	r7, [r5, #0]
 8017c96:	6a21      	ldr	r1, [r4, #32]
 8017c98:	602b      	str	r3, [r5, #0]
 8017c9a:	d032      	beq.n	8017d02 <__sflush_r+0x9a>
 8017c9c:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8017c9e:	89a3      	ldrh	r3, [r4, #12]
 8017ca0:	075a      	lsls	r2, r3, #29
 8017ca2:	d505      	bpl.n	8017cb0 <__sflush_r+0x48>
 8017ca4:	6863      	ldr	r3, [r4, #4]
 8017ca6:	1ac0      	subs	r0, r0, r3
 8017ca8:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8017caa:	b10b      	cbz	r3, 8017cb0 <__sflush_r+0x48>
 8017cac:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8017cae:	1ac0      	subs	r0, r0, r3
 8017cb0:	2300      	movs	r3, #0
 8017cb2:	4602      	mov	r2, r0
 8017cb4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8017cb6:	6a21      	ldr	r1, [r4, #32]
 8017cb8:	4628      	mov	r0, r5
 8017cba:	47b0      	blx	r6
 8017cbc:	1c43      	adds	r3, r0, #1
 8017cbe:	89a3      	ldrh	r3, [r4, #12]
 8017cc0:	d106      	bne.n	8017cd0 <__sflush_r+0x68>
 8017cc2:	6829      	ldr	r1, [r5, #0]
 8017cc4:	291d      	cmp	r1, #29
 8017cc6:	d848      	bhi.n	8017d5a <__sflush_r+0xf2>
 8017cc8:	4a29      	ldr	r2, [pc, #164]	; (8017d70 <__sflush_r+0x108>)
 8017cca:	40ca      	lsrs	r2, r1
 8017ccc:	07d6      	lsls	r6, r2, #31
 8017cce:	d544      	bpl.n	8017d5a <__sflush_r+0xf2>
 8017cd0:	2200      	movs	r2, #0
 8017cd2:	6062      	str	r2, [r4, #4]
 8017cd4:	04d9      	lsls	r1, r3, #19
 8017cd6:	6922      	ldr	r2, [r4, #16]
 8017cd8:	6022      	str	r2, [r4, #0]
 8017cda:	d504      	bpl.n	8017ce6 <__sflush_r+0x7e>
 8017cdc:	1c42      	adds	r2, r0, #1
 8017cde:	d101      	bne.n	8017ce4 <__sflush_r+0x7c>
 8017ce0:	682b      	ldr	r3, [r5, #0]
 8017ce2:	b903      	cbnz	r3, 8017ce6 <__sflush_r+0x7e>
 8017ce4:	6560      	str	r0, [r4, #84]	; 0x54
 8017ce6:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8017ce8:	602f      	str	r7, [r5, #0]
 8017cea:	2900      	cmp	r1, #0
 8017cec:	d0c9      	beq.n	8017c82 <__sflush_r+0x1a>
 8017cee:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8017cf2:	4299      	cmp	r1, r3
 8017cf4:	d002      	beq.n	8017cfc <__sflush_r+0x94>
 8017cf6:	4628      	mov	r0, r5
 8017cf8:	f001 f932 	bl	8018f60 <_free_r>
 8017cfc:	2000      	movs	r0, #0
 8017cfe:	6360      	str	r0, [r4, #52]	; 0x34
 8017d00:	e7c0      	b.n	8017c84 <__sflush_r+0x1c>
 8017d02:	2301      	movs	r3, #1
 8017d04:	4628      	mov	r0, r5
 8017d06:	47b0      	blx	r6
 8017d08:	1c41      	adds	r1, r0, #1
 8017d0a:	d1c8      	bne.n	8017c9e <__sflush_r+0x36>
 8017d0c:	682b      	ldr	r3, [r5, #0]
 8017d0e:	2b00      	cmp	r3, #0
 8017d10:	d0c5      	beq.n	8017c9e <__sflush_r+0x36>
 8017d12:	2b1d      	cmp	r3, #29
 8017d14:	d001      	beq.n	8017d1a <__sflush_r+0xb2>
 8017d16:	2b16      	cmp	r3, #22
 8017d18:	d101      	bne.n	8017d1e <__sflush_r+0xb6>
 8017d1a:	602f      	str	r7, [r5, #0]
 8017d1c:	e7b1      	b.n	8017c82 <__sflush_r+0x1a>
 8017d1e:	89a3      	ldrh	r3, [r4, #12]
 8017d20:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8017d24:	81a3      	strh	r3, [r4, #12]
 8017d26:	e7ad      	b.n	8017c84 <__sflush_r+0x1c>
 8017d28:	690f      	ldr	r7, [r1, #16]
 8017d2a:	2f00      	cmp	r7, #0
 8017d2c:	d0a9      	beq.n	8017c82 <__sflush_r+0x1a>
 8017d2e:	0793      	lsls	r3, r2, #30
 8017d30:	680e      	ldr	r6, [r1, #0]
 8017d32:	bf08      	it	eq
 8017d34:	694b      	ldreq	r3, [r1, #20]
 8017d36:	600f      	str	r7, [r1, #0]
 8017d38:	bf18      	it	ne
 8017d3a:	2300      	movne	r3, #0
 8017d3c:	eba6 0807 	sub.w	r8, r6, r7
 8017d40:	608b      	str	r3, [r1, #8]
 8017d42:	f1b8 0f00 	cmp.w	r8, #0
 8017d46:	dd9c      	ble.n	8017c82 <__sflush_r+0x1a>
 8017d48:	4643      	mov	r3, r8
 8017d4a:	463a      	mov	r2, r7
 8017d4c:	6a21      	ldr	r1, [r4, #32]
 8017d4e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8017d50:	4628      	mov	r0, r5
 8017d52:	47b0      	blx	r6
 8017d54:	2800      	cmp	r0, #0
 8017d56:	dc06      	bgt.n	8017d66 <__sflush_r+0xfe>
 8017d58:	89a3      	ldrh	r3, [r4, #12]
 8017d5a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8017d5e:	81a3      	strh	r3, [r4, #12]
 8017d60:	f04f 30ff 	mov.w	r0, #4294967295
 8017d64:	e78e      	b.n	8017c84 <__sflush_r+0x1c>
 8017d66:	4407      	add	r7, r0
 8017d68:	eba8 0800 	sub.w	r8, r8, r0
 8017d6c:	e7e9      	b.n	8017d42 <__sflush_r+0xda>
 8017d6e:	bf00      	nop
 8017d70:	20400001 	.word	0x20400001

08017d74 <_fflush_r>:
 8017d74:	b538      	push	{r3, r4, r5, lr}
 8017d76:	690b      	ldr	r3, [r1, #16]
 8017d78:	4605      	mov	r5, r0
 8017d7a:	460c      	mov	r4, r1
 8017d7c:	b1db      	cbz	r3, 8017db6 <_fflush_r+0x42>
 8017d7e:	b118      	cbz	r0, 8017d88 <_fflush_r+0x14>
 8017d80:	6983      	ldr	r3, [r0, #24]
 8017d82:	b90b      	cbnz	r3, 8017d88 <_fflush_r+0x14>
 8017d84:	f000 f872 	bl	8017e6c <__sinit>
 8017d88:	4b0c      	ldr	r3, [pc, #48]	; (8017dbc <_fflush_r+0x48>)
 8017d8a:	429c      	cmp	r4, r3
 8017d8c:	d109      	bne.n	8017da2 <_fflush_r+0x2e>
 8017d8e:	686c      	ldr	r4, [r5, #4]
 8017d90:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8017d94:	b17b      	cbz	r3, 8017db6 <_fflush_r+0x42>
 8017d96:	4621      	mov	r1, r4
 8017d98:	4628      	mov	r0, r5
 8017d9a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8017d9e:	f7ff bf63 	b.w	8017c68 <__sflush_r>
 8017da2:	4b07      	ldr	r3, [pc, #28]	; (8017dc0 <_fflush_r+0x4c>)
 8017da4:	429c      	cmp	r4, r3
 8017da6:	d101      	bne.n	8017dac <_fflush_r+0x38>
 8017da8:	68ac      	ldr	r4, [r5, #8]
 8017daa:	e7f1      	b.n	8017d90 <_fflush_r+0x1c>
 8017dac:	4b05      	ldr	r3, [pc, #20]	; (8017dc4 <_fflush_r+0x50>)
 8017dae:	429c      	cmp	r4, r3
 8017db0:	bf08      	it	eq
 8017db2:	68ec      	ldreq	r4, [r5, #12]
 8017db4:	e7ec      	b.n	8017d90 <_fflush_r+0x1c>
 8017db6:	2000      	movs	r0, #0
 8017db8:	bd38      	pop	{r3, r4, r5, pc}
 8017dba:	bf00      	nop
 8017dbc:	0801a548 	.word	0x0801a548
 8017dc0:	0801a568 	.word	0x0801a568
 8017dc4:	0801a528 	.word	0x0801a528

08017dc8 <fflush>:
 8017dc8:	4601      	mov	r1, r0
 8017dca:	b920      	cbnz	r0, 8017dd6 <fflush+0xe>
 8017dcc:	4b04      	ldr	r3, [pc, #16]	; (8017de0 <fflush+0x18>)
 8017dce:	4905      	ldr	r1, [pc, #20]	; (8017de4 <fflush+0x1c>)
 8017dd0:	6818      	ldr	r0, [r3, #0]
 8017dd2:	f000 b8d3 	b.w	8017f7c <_fwalk_reent>
 8017dd6:	4b04      	ldr	r3, [pc, #16]	; (8017de8 <fflush+0x20>)
 8017dd8:	6818      	ldr	r0, [r3, #0]
 8017dda:	f7ff bfcb 	b.w	8017d74 <_fflush_r>
 8017dde:	bf00      	nop
 8017de0:	0801a48c 	.word	0x0801a48c
 8017de4:	08017d75 	.word	0x08017d75
 8017de8:	20000028 	.word	0x20000028

08017dec <std>:
 8017dec:	2300      	movs	r3, #0
 8017dee:	b510      	push	{r4, lr}
 8017df0:	4604      	mov	r4, r0
 8017df2:	e9c0 3300 	strd	r3, r3, [r0]
 8017df6:	6083      	str	r3, [r0, #8]
 8017df8:	8181      	strh	r1, [r0, #12]
 8017dfa:	6643      	str	r3, [r0, #100]	; 0x64
 8017dfc:	81c2      	strh	r2, [r0, #14]
 8017dfe:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8017e02:	6183      	str	r3, [r0, #24]
 8017e04:	4619      	mov	r1, r3
 8017e06:	2208      	movs	r2, #8
 8017e08:	305c      	adds	r0, #92	; 0x5c
 8017e0a:	f7fd f9c0 	bl	801518e <memset>
 8017e0e:	4b05      	ldr	r3, [pc, #20]	; (8017e24 <std+0x38>)
 8017e10:	6263      	str	r3, [r4, #36]	; 0x24
 8017e12:	4b05      	ldr	r3, [pc, #20]	; (8017e28 <std+0x3c>)
 8017e14:	62a3      	str	r3, [r4, #40]	; 0x28
 8017e16:	4b05      	ldr	r3, [pc, #20]	; (8017e2c <std+0x40>)
 8017e18:	62e3      	str	r3, [r4, #44]	; 0x2c
 8017e1a:	4b05      	ldr	r3, [pc, #20]	; (8017e30 <std+0x44>)
 8017e1c:	6224      	str	r4, [r4, #32]
 8017e1e:	6323      	str	r3, [r4, #48]	; 0x30
 8017e20:	bd10      	pop	{r4, pc}
 8017e22:	bf00      	nop
 8017e24:	08019d25 	.word	0x08019d25
 8017e28:	08019d47 	.word	0x08019d47
 8017e2c:	08019d7f 	.word	0x08019d7f
 8017e30:	08019da3 	.word	0x08019da3

08017e34 <_cleanup_r>:
 8017e34:	4901      	ldr	r1, [pc, #4]	; (8017e3c <_cleanup_r+0x8>)
 8017e36:	f000 b8a1 	b.w	8017f7c <_fwalk_reent>
 8017e3a:	bf00      	nop
 8017e3c:	08017d75 	.word	0x08017d75

08017e40 <__sfmoreglue>:
 8017e40:	b570      	push	{r4, r5, r6, lr}
 8017e42:	1e4a      	subs	r2, r1, #1
 8017e44:	2568      	movs	r5, #104	; 0x68
 8017e46:	4355      	muls	r5, r2
 8017e48:	460e      	mov	r6, r1
 8017e4a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8017e4e:	f001 f8d5 	bl	8018ffc <_malloc_r>
 8017e52:	4604      	mov	r4, r0
 8017e54:	b140      	cbz	r0, 8017e68 <__sfmoreglue+0x28>
 8017e56:	2100      	movs	r1, #0
 8017e58:	e9c0 1600 	strd	r1, r6, [r0]
 8017e5c:	300c      	adds	r0, #12
 8017e5e:	60a0      	str	r0, [r4, #8]
 8017e60:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8017e64:	f7fd f993 	bl	801518e <memset>
 8017e68:	4620      	mov	r0, r4
 8017e6a:	bd70      	pop	{r4, r5, r6, pc}

08017e6c <__sinit>:
 8017e6c:	6983      	ldr	r3, [r0, #24]
 8017e6e:	b510      	push	{r4, lr}
 8017e70:	4604      	mov	r4, r0
 8017e72:	bb33      	cbnz	r3, 8017ec2 <__sinit+0x56>
 8017e74:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 8017e78:	6503      	str	r3, [r0, #80]	; 0x50
 8017e7a:	4b12      	ldr	r3, [pc, #72]	; (8017ec4 <__sinit+0x58>)
 8017e7c:	4a12      	ldr	r2, [pc, #72]	; (8017ec8 <__sinit+0x5c>)
 8017e7e:	681b      	ldr	r3, [r3, #0]
 8017e80:	6282      	str	r2, [r0, #40]	; 0x28
 8017e82:	4298      	cmp	r0, r3
 8017e84:	bf04      	itt	eq
 8017e86:	2301      	moveq	r3, #1
 8017e88:	6183      	streq	r3, [r0, #24]
 8017e8a:	f000 f81f 	bl	8017ecc <__sfp>
 8017e8e:	6060      	str	r0, [r4, #4]
 8017e90:	4620      	mov	r0, r4
 8017e92:	f000 f81b 	bl	8017ecc <__sfp>
 8017e96:	60a0      	str	r0, [r4, #8]
 8017e98:	4620      	mov	r0, r4
 8017e9a:	f000 f817 	bl	8017ecc <__sfp>
 8017e9e:	2200      	movs	r2, #0
 8017ea0:	60e0      	str	r0, [r4, #12]
 8017ea2:	2104      	movs	r1, #4
 8017ea4:	6860      	ldr	r0, [r4, #4]
 8017ea6:	f7ff ffa1 	bl	8017dec <std>
 8017eaa:	2201      	movs	r2, #1
 8017eac:	2109      	movs	r1, #9
 8017eae:	68a0      	ldr	r0, [r4, #8]
 8017eb0:	f7ff ff9c 	bl	8017dec <std>
 8017eb4:	2202      	movs	r2, #2
 8017eb6:	2112      	movs	r1, #18
 8017eb8:	68e0      	ldr	r0, [r4, #12]
 8017eba:	f7ff ff97 	bl	8017dec <std>
 8017ebe:	2301      	movs	r3, #1
 8017ec0:	61a3      	str	r3, [r4, #24]
 8017ec2:	bd10      	pop	{r4, pc}
 8017ec4:	0801a48c 	.word	0x0801a48c
 8017ec8:	08017e35 	.word	0x08017e35

08017ecc <__sfp>:
 8017ecc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8017ece:	4b1b      	ldr	r3, [pc, #108]	; (8017f3c <__sfp+0x70>)
 8017ed0:	681e      	ldr	r6, [r3, #0]
 8017ed2:	69b3      	ldr	r3, [r6, #24]
 8017ed4:	4607      	mov	r7, r0
 8017ed6:	b913      	cbnz	r3, 8017ede <__sfp+0x12>
 8017ed8:	4630      	mov	r0, r6
 8017eda:	f7ff ffc7 	bl	8017e6c <__sinit>
 8017ede:	3648      	adds	r6, #72	; 0x48
 8017ee0:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8017ee4:	3b01      	subs	r3, #1
 8017ee6:	d503      	bpl.n	8017ef0 <__sfp+0x24>
 8017ee8:	6833      	ldr	r3, [r6, #0]
 8017eea:	b133      	cbz	r3, 8017efa <__sfp+0x2e>
 8017eec:	6836      	ldr	r6, [r6, #0]
 8017eee:	e7f7      	b.n	8017ee0 <__sfp+0x14>
 8017ef0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8017ef4:	b16d      	cbz	r5, 8017f12 <__sfp+0x46>
 8017ef6:	3468      	adds	r4, #104	; 0x68
 8017ef8:	e7f4      	b.n	8017ee4 <__sfp+0x18>
 8017efa:	2104      	movs	r1, #4
 8017efc:	4638      	mov	r0, r7
 8017efe:	f7ff ff9f 	bl	8017e40 <__sfmoreglue>
 8017f02:	6030      	str	r0, [r6, #0]
 8017f04:	2800      	cmp	r0, #0
 8017f06:	d1f1      	bne.n	8017eec <__sfp+0x20>
 8017f08:	230c      	movs	r3, #12
 8017f0a:	603b      	str	r3, [r7, #0]
 8017f0c:	4604      	mov	r4, r0
 8017f0e:	4620      	mov	r0, r4
 8017f10:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8017f12:	4b0b      	ldr	r3, [pc, #44]	; (8017f40 <__sfp+0x74>)
 8017f14:	6665      	str	r5, [r4, #100]	; 0x64
 8017f16:	e9c4 5500 	strd	r5, r5, [r4]
 8017f1a:	60a5      	str	r5, [r4, #8]
 8017f1c:	e9c4 3503 	strd	r3, r5, [r4, #12]
 8017f20:	e9c4 5505 	strd	r5, r5, [r4, #20]
 8017f24:	2208      	movs	r2, #8
 8017f26:	4629      	mov	r1, r5
 8017f28:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8017f2c:	f7fd f92f 	bl	801518e <memset>
 8017f30:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8017f34:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8017f38:	e7e9      	b.n	8017f0e <__sfp+0x42>
 8017f3a:	bf00      	nop
 8017f3c:	0801a48c 	.word	0x0801a48c
 8017f40:	ffff0001 	.word	0xffff0001

08017f44 <_fwalk>:
 8017f44:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8017f48:	4688      	mov	r8, r1
 8017f4a:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8017f4e:	2600      	movs	r6, #0
 8017f50:	b914      	cbnz	r4, 8017f58 <_fwalk+0x14>
 8017f52:	4630      	mov	r0, r6
 8017f54:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8017f58:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 8017f5c:	3f01      	subs	r7, #1
 8017f5e:	d501      	bpl.n	8017f64 <_fwalk+0x20>
 8017f60:	6824      	ldr	r4, [r4, #0]
 8017f62:	e7f5      	b.n	8017f50 <_fwalk+0xc>
 8017f64:	89ab      	ldrh	r3, [r5, #12]
 8017f66:	2b01      	cmp	r3, #1
 8017f68:	d906      	bls.n	8017f78 <_fwalk+0x34>
 8017f6a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8017f6e:	3301      	adds	r3, #1
 8017f70:	d002      	beq.n	8017f78 <_fwalk+0x34>
 8017f72:	4628      	mov	r0, r5
 8017f74:	47c0      	blx	r8
 8017f76:	4306      	orrs	r6, r0
 8017f78:	3568      	adds	r5, #104	; 0x68
 8017f7a:	e7ef      	b.n	8017f5c <_fwalk+0x18>

08017f7c <_fwalk_reent>:
 8017f7c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8017f80:	4680      	mov	r8, r0
 8017f82:	4689      	mov	r9, r1
 8017f84:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8017f88:	2600      	movs	r6, #0
 8017f8a:	b914      	cbnz	r4, 8017f92 <_fwalk_reent+0x16>
 8017f8c:	4630      	mov	r0, r6
 8017f8e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8017f92:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 8017f96:	3f01      	subs	r7, #1
 8017f98:	d501      	bpl.n	8017f9e <_fwalk_reent+0x22>
 8017f9a:	6824      	ldr	r4, [r4, #0]
 8017f9c:	e7f5      	b.n	8017f8a <_fwalk_reent+0xe>
 8017f9e:	89ab      	ldrh	r3, [r5, #12]
 8017fa0:	2b01      	cmp	r3, #1
 8017fa2:	d907      	bls.n	8017fb4 <_fwalk_reent+0x38>
 8017fa4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8017fa8:	3301      	adds	r3, #1
 8017faa:	d003      	beq.n	8017fb4 <_fwalk_reent+0x38>
 8017fac:	4629      	mov	r1, r5
 8017fae:	4640      	mov	r0, r8
 8017fb0:	47c8      	blx	r9
 8017fb2:	4306      	orrs	r6, r0
 8017fb4:	3568      	adds	r5, #104	; 0x68
 8017fb6:	e7ee      	b.n	8017f96 <_fwalk_reent+0x1a>

08017fb8 <rshift>:
 8017fb8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8017fba:	6906      	ldr	r6, [r0, #16]
 8017fbc:	114b      	asrs	r3, r1, #5
 8017fbe:	429e      	cmp	r6, r3
 8017fc0:	f100 0414 	add.w	r4, r0, #20
 8017fc4:	dd30      	ble.n	8018028 <rshift+0x70>
 8017fc6:	f011 011f 	ands.w	r1, r1, #31
 8017fca:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 8017fce:	eb04 0283 	add.w	r2, r4, r3, lsl #2
 8017fd2:	d108      	bne.n	8017fe6 <rshift+0x2e>
 8017fd4:	4621      	mov	r1, r4
 8017fd6:	42b2      	cmp	r2, r6
 8017fd8:	460b      	mov	r3, r1
 8017fda:	d211      	bcs.n	8018000 <rshift+0x48>
 8017fdc:	f852 3b04 	ldr.w	r3, [r2], #4
 8017fe0:	f841 3b04 	str.w	r3, [r1], #4
 8017fe4:	e7f7      	b.n	8017fd6 <rshift+0x1e>
 8017fe6:	f854 5023 	ldr.w	r5, [r4, r3, lsl #2]
 8017fea:	f1c1 0c20 	rsb	ip, r1, #32
 8017fee:	40cd      	lsrs	r5, r1
 8017ff0:	3204      	adds	r2, #4
 8017ff2:	4623      	mov	r3, r4
 8017ff4:	42b2      	cmp	r2, r6
 8017ff6:	4617      	mov	r7, r2
 8017ff8:	d30c      	bcc.n	8018014 <rshift+0x5c>
 8017ffa:	601d      	str	r5, [r3, #0]
 8017ffc:	b105      	cbz	r5, 8018000 <rshift+0x48>
 8017ffe:	3304      	adds	r3, #4
 8018000:	1b1a      	subs	r2, r3, r4
 8018002:	42a3      	cmp	r3, r4
 8018004:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8018008:	bf08      	it	eq
 801800a:	2300      	moveq	r3, #0
 801800c:	6102      	str	r2, [r0, #16]
 801800e:	bf08      	it	eq
 8018010:	6143      	streq	r3, [r0, #20]
 8018012:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8018014:	683f      	ldr	r7, [r7, #0]
 8018016:	fa07 f70c 	lsl.w	r7, r7, ip
 801801a:	433d      	orrs	r5, r7
 801801c:	f843 5b04 	str.w	r5, [r3], #4
 8018020:	f852 5b04 	ldr.w	r5, [r2], #4
 8018024:	40cd      	lsrs	r5, r1
 8018026:	e7e5      	b.n	8017ff4 <rshift+0x3c>
 8018028:	4623      	mov	r3, r4
 801802a:	e7e9      	b.n	8018000 <rshift+0x48>

0801802c <__hexdig_fun>:
 801802c:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8018030:	2b09      	cmp	r3, #9
 8018032:	d802      	bhi.n	801803a <__hexdig_fun+0xe>
 8018034:	3820      	subs	r0, #32
 8018036:	b2c0      	uxtb	r0, r0
 8018038:	4770      	bx	lr
 801803a:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 801803e:	2b05      	cmp	r3, #5
 8018040:	d801      	bhi.n	8018046 <__hexdig_fun+0x1a>
 8018042:	3847      	subs	r0, #71	; 0x47
 8018044:	e7f7      	b.n	8018036 <__hexdig_fun+0xa>
 8018046:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 801804a:	2b05      	cmp	r3, #5
 801804c:	d801      	bhi.n	8018052 <__hexdig_fun+0x26>
 801804e:	3827      	subs	r0, #39	; 0x27
 8018050:	e7f1      	b.n	8018036 <__hexdig_fun+0xa>
 8018052:	2000      	movs	r0, #0
 8018054:	4770      	bx	lr

08018056 <__gethex>:
 8018056:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801805a:	b08b      	sub	sp, #44	; 0x2c
 801805c:	468a      	mov	sl, r1
 801805e:	9002      	str	r0, [sp, #8]
 8018060:	9816      	ldr	r0, [sp, #88]	; 0x58
 8018062:	9306      	str	r3, [sp, #24]
 8018064:	4690      	mov	r8, r2
 8018066:	f000 fadf 	bl	8018628 <__localeconv_l>
 801806a:	6803      	ldr	r3, [r0, #0]
 801806c:	9303      	str	r3, [sp, #12]
 801806e:	4618      	mov	r0, r3
 8018070:	f7ef ffe6 	bl	8008040 <strlen>
 8018074:	9b03      	ldr	r3, [sp, #12]
 8018076:	9001      	str	r0, [sp, #4]
 8018078:	4403      	add	r3, r0
 801807a:	f04f 0b00 	mov.w	fp, #0
 801807e:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8018082:	9307      	str	r3, [sp, #28]
 8018084:	f8da 3000 	ldr.w	r3, [sl]
 8018088:	3302      	adds	r3, #2
 801808a:	461f      	mov	r7, r3
 801808c:	f813 0b01 	ldrb.w	r0, [r3], #1
 8018090:	2830      	cmp	r0, #48	; 0x30
 8018092:	d06c      	beq.n	801816e <__gethex+0x118>
 8018094:	f7ff ffca 	bl	801802c <__hexdig_fun>
 8018098:	4604      	mov	r4, r0
 801809a:	2800      	cmp	r0, #0
 801809c:	d16a      	bne.n	8018174 <__gethex+0x11e>
 801809e:	9a01      	ldr	r2, [sp, #4]
 80180a0:	9903      	ldr	r1, [sp, #12]
 80180a2:	4638      	mov	r0, r7
 80180a4:	f001 fe81 	bl	8019daa <strncmp>
 80180a8:	2800      	cmp	r0, #0
 80180aa:	d166      	bne.n	801817a <__gethex+0x124>
 80180ac:	9b01      	ldr	r3, [sp, #4]
 80180ae:	5cf8      	ldrb	r0, [r7, r3]
 80180b0:	18fe      	adds	r6, r7, r3
 80180b2:	f7ff ffbb 	bl	801802c <__hexdig_fun>
 80180b6:	2800      	cmp	r0, #0
 80180b8:	d062      	beq.n	8018180 <__gethex+0x12a>
 80180ba:	4633      	mov	r3, r6
 80180bc:	7818      	ldrb	r0, [r3, #0]
 80180be:	2830      	cmp	r0, #48	; 0x30
 80180c0:	461f      	mov	r7, r3
 80180c2:	f103 0301 	add.w	r3, r3, #1
 80180c6:	d0f9      	beq.n	80180bc <__gethex+0x66>
 80180c8:	f7ff ffb0 	bl	801802c <__hexdig_fun>
 80180cc:	fab0 f580 	clz	r5, r0
 80180d0:	096d      	lsrs	r5, r5, #5
 80180d2:	4634      	mov	r4, r6
 80180d4:	f04f 0b01 	mov.w	fp, #1
 80180d8:	463a      	mov	r2, r7
 80180da:	4616      	mov	r6, r2
 80180dc:	3201      	adds	r2, #1
 80180de:	7830      	ldrb	r0, [r6, #0]
 80180e0:	f7ff ffa4 	bl	801802c <__hexdig_fun>
 80180e4:	2800      	cmp	r0, #0
 80180e6:	d1f8      	bne.n	80180da <__gethex+0x84>
 80180e8:	9a01      	ldr	r2, [sp, #4]
 80180ea:	9903      	ldr	r1, [sp, #12]
 80180ec:	4630      	mov	r0, r6
 80180ee:	f001 fe5c 	bl	8019daa <strncmp>
 80180f2:	b950      	cbnz	r0, 801810a <__gethex+0xb4>
 80180f4:	b954      	cbnz	r4, 801810c <__gethex+0xb6>
 80180f6:	9b01      	ldr	r3, [sp, #4]
 80180f8:	18f4      	adds	r4, r6, r3
 80180fa:	4622      	mov	r2, r4
 80180fc:	4616      	mov	r6, r2
 80180fe:	3201      	adds	r2, #1
 8018100:	7830      	ldrb	r0, [r6, #0]
 8018102:	f7ff ff93 	bl	801802c <__hexdig_fun>
 8018106:	2800      	cmp	r0, #0
 8018108:	d1f8      	bne.n	80180fc <__gethex+0xa6>
 801810a:	b10c      	cbz	r4, 8018110 <__gethex+0xba>
 801810c:	1ba4      	subs	r4, r4, r6
 801810e:	00a4      	lsls	r4, r4, #2
 8018110:	7833      	ldrb	r3, [r6, #0]
 8018112:	2b50      	cmp	r3, #80	; 0x50
 8018114:	d001      	beq.n	801811a <__gethex+0xc4>
 8018116:	2b70      	cmp	r3, #112	; 0x70
 8018118:	d140      	bne.n	801819c <__gethex+0x146>
 801811a:	7873      	ldrb	r3, [r6, #1]
 801811c:	2b2b      	cmp	r3, #43	; 0x2b
 801811e:	d031      	beq.n	8018184 <__gethex+0x12e>
 8018120:	2b2d      	cmp	r3, #45	; 0x2d
 8018122:	d033      	beq.n	801818c <__gethex+0x136>
 8018124:	1c71      	adds	r1, r6, #1
 8018126:	f04f 0900 	mov.w	r9, #0
 801812a:	7808      	ldrb	r0, [r1, #0]
 801812c:	f7ff ff7e 	bl	801802c <__hexdig_fun>
 8018130:	1e43      	subs	r3, r0, #1
 8018132:	b2db      	uxtb	r3, r3
 8018134:	2b18      	cmp	r3, #24
 8018136:	d831      	bhi.n	801819c <__gethex+0x146>
 8018138:	f1a0 0210 	sub.w	r2, r0, #16
 801813c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8018140:	f7ff ff74 	bl	801802c <__hexdig_fun>
 8018144:	1e43      	subs	r3, r0, #1
 8018146:	b2db      	uxtb	r3, r3
 8018148:	2b18      	cmp	r3, #24
 801814a:	d922      	bls.n	8018192 <__gethex+0x13c>
 801814c:	f1b9 0f00 	cmp.w	r9, #0
 8018150:	d000      	beq.n	8018154 <__gethex+0xfe>
 8018152:	4252      	negs	r2, r2
 8018154:	4414      	add	r4, r2
 8018156:	f8ca 1000 	str.w	r1, [sl]
 801815a:	b30d      	cbz	r5, 80181a0 <__gethex+0x14a>
 801815c:	f1bb 0f00 	cmp.w	fp, #0
 8018160:	bf0c      	ite	eq
 8018162:	2706      	moveq	r7, #6
 8018164:	2700      	movne	r7, #0
 8018166:	4638      	mov	r0, r7
 8018168:	b00b      	add	sp, #44	; 0x2c
 801816a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801816e:	f10b 0b01 	add.w	fp, fp, #1
 8018172:	e78a      	b.n	801808a <__gethex+0x34>
 8018174:	2500      	movs	r5, #0
 8018176:	462c      	mov	r4, r5
 8018178:	e7ae      	b.n	80180d8 <__gethex+0x82>
 801817a:	463e      	mov	r6, r7
 801817c:	2501      	movs	r5, #1
 801817e:	e7c7      	b.n	8018110 <__gethex+0xba>
 8018180:	4604      	mov	r4, r0
 8018182:	e7fb      	b.n	801817c <__gethex+0x126>
 8018184:	f04f 0900 	mov.w	r9, #0
 8018188:	1cb1      	adds	r1, r6, #2
 801818a:	e7ce      	b.n	801812a <__gethex+0xd4>
 801818c:	f04f 0901 	mov.w	r9, #1
 8018190:	e7fa      	b.n	8018188 <__gethex+0x132>
 8018192:	230a      	movs	r3, #10
 8018194:	fb03 0202 	mla	r2, r3, r2, r0
 8018198:	3a10      	subs	r2, #16
 801819a:	e7cf      	b.n	801813c <__gethex+0xe6>
 801819c:	4631      	mov	r1, r6
 801819e:	e7da      	b.n	8018156 <__gethex+0x100>
 80181a0:	1bf3      	subs	r3, r6, r7
 80181a2:	3b01      	subs	r3, #1
 80181a4:	4629      	mov	r1, r5
 80181a6:	2b07      	cmp	r3, #7
 80181a8:	dc49      	bgt.n	801823e <__gethex+0x1e8>
 80181aa:	9802      	ldr	r0, [sp, #8]
 80181ac:	f000 faca 	bl	8018744 <_Balloc>
 80181b0:	9b01      	ldr	r3, [sp, #4]
 80181b2:	f100 0914 	add.w	r9, r0, #20
 80181b6:	f04f 0b00 	mov.w	fp, #0
 80181ba:	f1c3 0301 	rsb	r3, r3, #1
 80181be:	4605      	mov	r5, r0
 80181c0:	f8cd 9010 	str.w	r9, [sp, #16]
 80181c4:	46da      	mov	sl, fp
 80181c6:	9308      	str	r3, [sp, #32]
 80181c8:	42b7      	cmp	r7, r6
 80181ca:	d33b      	bcc.n	8018244 <__gethex+0x1ee>
 80181cc:	9804      	ldr	r0, [sp, #16]
 80181ce:	f840 ab04 	str.w	sl, [r0], #4
 80181d2:	eba0 0009 	sub.w	r0, r0, r9
 80181d6:	1080      	asrs	r0, r0, #2
 80181d8:	6128      	str	r0, [r5, #16]
 80181da:	0147      	lsls	r7, r0, #5
 80181dc:	4650      	mov	r0, sl
 80181de:	f000 fb75 	bl	80188cc <__hi0bits>
 80181e2:	f8d8 6000 	ldr.w	r6, [r8]
 80181e6:	1a3f      	subs	r7, r7, r0
 80181e8:	42b7      	cmp	r7, r6
 80181ea:	dd64      	ble.n	80182b6 <__gethex+0x260>
 80181ec:	1bbf      	subs	r7, r7, r6
 80181ee:	4639      	mov	r1, r7
 80181f0:	4628      	mov	r0, r5
 80181f2:	f000 fe85 	bl	8018f00 <__any_on>
 80181f6:	4682      	mov	sl, r0
 80181f8:	b178      	cbz	r0, 801821a <__gethex+0x1c4>
 80181fa:	1e7b      	subs	r3, r7, #1
 80181fc:	1159      	asrs	r1, r3, #5
 80181fe:	f003 021f 	and.w	r2, r3, #31
 8018202:	f04f 0a01 	mov.w	sl, #1
 8018206:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 801820a:	fa0a f202 	lsl.w	r2, sl, r2
 801820e:	420a      	tst	r2, r1
 8018210:	d003      	beq.n	801821a <__gethex+0x1c4>
 8018212:	4553      	cmp	r3, sl
 8018214:	dc46      	bgt.n	80182a4 <__gethex+0x24e>
 8018216:	f04f 0a02 	mov.w	sl, #2
 801821a:	4639      	mov	r1, r7
 801821c:	4628      	mov	r0, r5
 801821e:	f7ff fecb 	bl	8017fb8 <rshift>
 8018222:	443c      	add	r4, r7
 8018224:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8018228:	42a3      	cmp	r3, r4
 801822a:	da52      	bge.n	80182d2 <__gethex+0x27c>
 801822c:	4629      	mov	r1, r5
 801822e:	9802      	ldr	r0, [sp, #8]
 8018230:	f000 fabc 	bl	80187ac <_Bfree>
 8018234:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8018236:	2300      	movs	r3, #0
 8018238:	6013      	str	r3, [r2, #0]
 801823a:	27a3      	movs	r7, #163	; 0xa3
 801823c:	e793      	b.n	8018166 <__gethex+0x110>
 801823e:	3101      	adds	r1, #1
 8018240:	105b      	asrs	r3, r3, #1
 8018242:	e7b0      	b.n	80181a6 <__gethex+0x150>
 8018244:	1e73      	subs	r3, r6, #1
 8018246:	9305      	str	r3, [sp, #20]
 8018248:	9a07      	ldr	r2, [sp, #28]
 801824a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 801824e:	4293      	cmp	r3, r2
 8018250:	d018      	beq.n	8018284 <__gethex+0x22e>
 8018252:	f1bb 0f20 	cmp.w	fp, #32
 8018256:	d107      	bne.n	8018268 <__gethex+0x212>
 8018258:	9b04      	ldr	r3, [sp, #16]
 801825a:	f8c3 a000 	str.w	sl, [r3]
 801825e:	3304      	adds	r3, #4
 8018260:	f04f 0a00 	mov.w	sl, #0
 8018264:	9304      	str	r3, [sp, #16]
 8018266:	46d3      	mov	fp, sl
 8018268:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 801826c:	f7ff fede 	bl	801802c <__hexdig_fun>
 8018270:	f000 000f 	and.w	r0, r0, #15
 8018274:	fa00 f00b 	lsl.w	r0, r0, fp
 8018278:	ea4a 0a00 	orr.w	sl, sl, r0
 801827c:	f10b 0b04 	add.w	fp, fp, #4
 8018280:	9b05      	ldr	r3, [sp, #20]
 8018282:	e00d      	b.n	80182a0 <__gethex+0x24a>
 8018284:	9b05      	ldr	r3, [sp, #20]
 8018286:	9a08      	ldr	r2, [sp, #32]
 8018288:	4413      	add	r3, r2
 801828a:	42bb      	cmp	r3, r7
 801828c:	d3e1      	bcc.n	8018252 <__gethex+0x1fc>
 801828e:	4618      	mov	r0, r3
 8018290:	9a01      	ldr	r2, [sp, #4]
 8018292:	9903      	ldr	r1, [sp, #12]
 8018294:	9309      	str	r3, [sp, #36]	; 0x24
 8018296:	f001 fd88 	bl	8019daa <strncmp>
 801829a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801829c:	2800      	cmp	r0, #0
 801829e:	d1d8      	bne.n	8018252 <__gethex+0x1fc>
 80182a0:	461e      	mov	r6, r3
 80182a2:	e791      	b.n	80181c8 <__gethex+0x172>
 80182a4:	1eb9      	subs	r1, r7, #2
 80182a6:	4628      	mov	r0, r5
 80182a8:	f000 fe2a 	bl	8018f00 <__any_on>
 80182ac:	2800      	cmp	r0, #0
 80182ae:	d0b2      	beq.n	8018216 <__gethex+0x1c0>
 80182b0:	f04f 0a03 	mov.w	sl, #3
 80182b4:	e7b1      	b.n	801821a <__gethex+0x1c4>
 80182b6:	da09      	bge.n	80182cc <__gethex+0x276>
 80182b8:	1bf7      	subs	r7, r6, r7
 80182ba:	4629      	mov	r1, r5
 80182bc:	463a      	mov	r2, r7
 80182be:	9802      	ldr	r0, [sp, #8]
 80182c0:	f000 fc40 	bl	8018b44 <__lshift>
 80182c4:	1be4      	subs	r4, r4, r7
 80182c6:	4605      	mov	r5, r0
 80182c8:	f100 0914 	add.w	r9, r0, #20
 80182cc:	f04f 0a00 	mov.w	sl, #0
 80182d0:	e7a8      	b.n	8018224 <__gethex+0x1ce>
 80182d2:	f8d8 0004 	ldr.w	r0, [r8, #4]
 80182d6:	42a0      	cmp	r0, r4
 80182d8:	dd6a      	ble.n	80183b0 <__gethex+0x35a>
 80182da:	1b04      	subs	r4, r0, r4
 80182dc:	42a6      	cmp	r6, r4
 80182de:	dc2e      	bgt.n	801833e <__gethex+0x2e8>
 80182e0:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80182e4:	2b02      	cmp	r3, #2
 80182e6:	d022      	beq.n	801832e <__gethex+0x2d8>
 80182e8:	2b03      	cmp	r3, #3
 80182ea:	d024      	beq.n	8018336 <__gethex+0x2e0>
 80182ec:	2b01      	cmp	r3, #1
 80182ee:	d115      	bne.n	801831c <__gethex+0x2c6>
 80182f0:	42a6      	cmp	r6, r4
 80182f2:	d113      	bne.n	801831c <__gethex+0x2c6>
 80182f4:	2e01      	cmp	r6, #1
 80182f6:	dc0b      	bgt.n	8018310 <__gethex+0x2ba>
 80182f8:	9a06      	ldr	r2, [sp, #24]
 80182fa:	f8d8 3004 	ldr.w	r3, [r8, #4]
 80182fe:	6013      	str	r3, [r2, #0]
 8018300:	2301      	movs	r3, #1
 8018302:	612b      	str	r3, [r5, #16]
 8018304:	f8c9 3000 	str.w	r3, [r9]
 8018308:	9b14      	ldr	r3, [sp, #80]	; 0x50
 801830a:	2762      	movs	r7, #98	; 0x62
 801830c:	601d      	str	r5, [r3, #0]
 801830e:	e72a      	b.n	8018166 <__gethex+0x110>
 8018310:	1e71      	subs	r1, r6, #1
 8018312:	4628      	mov	r0, r5
 8018314:	f000 fdf4 	bl	8018f00 <__any_on>
 8018318:	2800      	cmp	r0, #0
 801831a:	d1ed      	bne.n	80182f8 <__gethex+0x2a2>
 801831c:	4629      	mov	r1, r5
 801831e:	9802      	ldr	r0, [sp, #8]
 8018320:	f000 fa44 	bl	80187ac <_Bfree>
 8018324:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8018326:	2300      	movs	r3, #0
 8018328:	6013      	str	r3, [r2, #0]
 801832a:	2750      	movs	r7, #80	; 0x50
 801832c:	e71b      	b.n	8018166 <__gethex+0x110>
 801832e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8018330:	2b00      	cmp	r3, #0
 8018332:	d0e1      	beq.n	80182f8 <__gethex+0x2a2>
 8018334:	e7f2      	b.n	801831c <__gethex+0x2c6>
 8018336:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8018338:	2b00      	cmp	r3, #0
 801833a:	d1dd      	bne.n	80182f8 <__gethex+0x2a2>
 801833c:	e7ee      	b.n	801831c <__gethex+0x2c6>
 801833e:	1e67      	subs	r7, r4, #1
 8018340:	f1ba 0f00 	cmp.w	sl, #0
 8018344:	d131      	bne.n	80183aa <__gethex+0x354>
 8018346:	b127      	cbz	r7, 8018352 <__gethex+0x2fc>
 8018348:	4639      	mov	r1, r7
 801834a:	4628      	mov	r0, r5
 801834c:	f000 fdd8 	bl	8018f00 <__any_on>
 8018350:	4682      	mov	sl, r0
 8018352:	117a      	asrs	r2, r7, #5
 8018354:	2301      	movs	r3, #1
 8018356:	f007 071f 	and.w	r7, r7, #31
 801835a:	fa03 f707 	lsl.w	r7, r3, r7
 801835e:	f859 3022 	ldr.w	r3, [r9, r2, lsl #2]
 8018362:	4621      	mov	r1, r4
 8018364:	421f      	tst	r7, r3
 8018366:	4628      	mov	r0, r5
 8018368:	bf18      	it	ne
 801836a:	f04a 0a02 	orrne.w	sl, sl, #2
 801836e:	1b36      	subs	r6, r6, r4
 8018370:	f7ff fe22 	bl	8017fb8 <rshift>
 8018374:	f8d8 4004 	ldr.w	r4, [r8, #4]
 8018378:	2702      	movs	r7, #2
 801837a:	f1ba 0f00 	cmp.w	sl, #0
 801837e:	d048      	beq.n	8018412 <__gethex+0x3bc>
 8018380:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8018384:	2b02      	cmp	r3, #2
 8018386:	d015      	beq.n	80183b4 <__gethex+0x35e>
 8018388:	2b03      	cmp	r3, #3
 801838a:	d017      	beq.n	80183bc <__gethex+0x366>
 801838c:	2b01      	cmp	r3, #1
 801838e:	d109      	bne.n	80183a4 <__gethex+0x34e>
 8018390:	f01a 0f02 	tst.w	sl, #2
 8018394:	d006      	beq.n	80183a4 <__gethex+0x34e>
 8018396:	f8d9 3000 	ldr.w	r3, [r9]
 801839a:	ea4a 0a03 	orr.w	sl, sl, r3
 801839e:	f01a 0f01 	tst.w	sl, #1
 80183a2:	d10e      	bne.n	80183c2 <__gethex+0x36c>
 80183a4:	f047 0710 	orr.w	r7, r7, #16
 80183a8:	e033      	b.n	8018412 <__gethex+0x3bc>
 80183aa:	f04f 0a01 	mov.w	sl, #1
 80183ae:	e7d0      	b.n	8018352 <__gethex+0x2fc>
 80183b0:	2701      	movs	r7, #1
 80183b2:	e7e2      	b.n	801837a <__gethex+0x324>
 80183b4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80183b6:	f1c3 0301 	rsb	r3, r3, #1
 80183ba:	9315      	str	r3, [sp, #84]	; 0x54
 80183bc:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80183be:	2b00      	cmp	r3, #0
 80183c0:	d0f0      	beq.n	80183a4 <__gethex+0x34e>
 80183c2:	f8d5 9010 	ldr.w	r9, [r5, #16]
 80183c6:	f105 0314 	add.w	r3, r5, #20
 80183ca:	ea4f 0a89 	mov.w	sl, r9, lsl #2
 80183ce:	eb03 010a 	add.w	r1, r3, sl
 80183d2:	f04f 0c00 	mov.w	ip, #0
 80183d6:	4618      	mov	r0, r3
 80183d8:	f853 2b04 	ldr.w	r2, [r3], #4
 80183dc:	f1b2 3fff 	cmp.w	r2, #4294967295
 80183e0:	d01c      	beq.n	801841c <__gethex+0x3c6>
 80183e2:	3201      	adds	r2, #1
 80183e4:	6002      	str	r2, [r0, #0]
 80183e6:	2f02      	cmp	r7, #2
 80183e8:	f105 0314 	add.w	r3, r5, #20
 80183ec:	d138      	bne.n	8018460 <__gethex+0x40a>
 80183ee:	f8d8 2000 	ldr.w	r2, [r8]
 80183f2:	3a01      	subs	r2, #1
 80183f4:	42b2      	cmp	r2, r6
 80183f6:	d10a      	bne.n	801840e <__gethex+0x3b8>
 80183f8:	1171      	asrs	r1, r6, #5
 80183fa:	2201      	movs	r2, #1
 80183fc:	f006 061f 	and.w	r6, r6, #31
 8018400:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8018404:	fa02 f606 	lsl.w	r6, r2, r6
 8018408:	421e      	tst	r6, r3
 801840a:	bf18      	it	ne
 801840c:	4617      	movne	r7, r2
 801840e:	f047 0720 	orr.w	r7, r7, #32
 8018412:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8018414:	601d      	str	r5, [r3, #0]
 8018416:	9b06      	ldr	r3, [sp, #24]
 8018418:	601c      	str	r4, [r3, #0]
 801841a:	e6a4      	b.n	8018166 <__gethex+0x110>
 801841c:	4299      	cmp	r1, r3
 801841e:	f843 cc04 	str.w	ip, [r3, #-4]
 8018422:	d8d8      	bhi.n	80183d6 <__gethex+0x380>
 8018424:	68ab      	ldr	r3, [r5, #8]
 8018426:	4599      	cmp	r9, r3
 8018428:	db12      	blt.n	8018450 <__gethex+0x3fa>
 801842a:	6869      	ldr	r1, [r5, #4]
 801842c:	9802      	ldr	r0, [sp, #8]
 801842e:	3101      	adds	r1, #1
 8018430:	f000 f988 	bl	8018744 <_Balloc>
 8018434:	692a      	ldr	r2, [r5, #16]
 8018436:	3202      	adds	r2, #2
 8018438:	f105 010c 	add.w	r1, r5, #12
 801843c:	4683      	mov	fp, r0
 801843e:	0092      	lsls	r2, r2, #2
 8018440:	300c      	adds	r0, #12
 8018442:	f7fc fe99 	bl	8015178 <memcpy>
 8018446:	4629      	mov	r1, r5
 8018448:	9802      	ldr	r0, [sp, #8]
 801844a:	f000 f9af 	bl	80187ac <_Bfree>
 801844e:	465d      	mov	r5, fp
 8018450:	692b      	ldr	r3, [r5, #16]
 8018452:	1c5a      	adds	r2, r3, #1
 8018454:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8018458:	612a      	str	r2, [r5, #16]
 801845a:	2201      	movs	r2, #1
 801845c:	615a      	str	r2, [r3, #20]
 801845e:	e7c2      	b.n	80183e6 <__gethex+0x390>
 8018460:	692a      	ldr	r2, [r5, #16]
 8018462:	454a      	cmp	r2, r9
 8018464:	dd0b      	ble.n	801847e <__gethex+0x428>
 8018466:	2101      	movs	r1, #1
 8018468:	4628      	mov	r0, r5
 801846a:	f7ff fda5 	bl	8017fb8 <rshift>
 801846e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8018472:	3401      	adds	r4, #1
 8018474:	42a3      	cmp	r3, r4
 8018476:	f6ff aed9 	blt.w	801822c <__gethex+0x1d6>
 801847a:	2701      	movs	r7, #1
 801847c:	e7c7      	b.n	801840e <__gethex+0x3b8>
 801847e:	f016 061f 	ands.w	r6, r6, #31
 8018482:	d0fa      	beq.n	801847a <__gethex+0x424>
 8018484:	449a      	add	sl, r3
 8018486:	f1c6 0620 	rsb	r6, r6, #32
 801848a:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 801848e:	f000 fa1d 	bl	80188cc <__hi0bits>
 8018492:	42b0      	cmp	r0, r6
 8018494:	dbe7      	blt.n	8018466 <__gethex+0x410>
 8018496:	e7f0      	b.n	801847a <__gethex+0x424>

08018498 <L_shift>:
 8018498:	f1c2 0208 	rsb	r2, r2, #8
 801849c:	0092      	lsls	r2, r2, #2
 801849e:	b570      	push	{r4, r5, r6, lr}
 80184a0:	f1c2 0620 	rsb	r6, r2, #32
 80184a4:	6843      	ldr	r3, [r0, #4]
 80184a6:	6804      	ldr	r4, [r0, #0]
 80184a8:	fa03 f506 	lsl.w	r5, r3, r6
 80184ac:	432c      	orrs	r4, r5
 80184ae:	40d3      	lsrs	r3, r2
 80184b0:	6004      	str	r4, [r0, #0]
 80184b2:	f840 3f04 	str.w	r3, [r0, #4]!
 80184b6:	4288      	cmp	r0, r1
 80184b8:	d3f4      	bcc.n	80184a4 <L_shift+0xc>
 80184ba:	bd70      	pop	{r4, r5, r6, pc}

080184bc <__match>:
 80184bc:	b530      	push	{r4, r5, lr}
 80184be:	6803      	ldr	r3, [r0, #0]
 80184c0:	3301      	adds	r3, #1
 80184c2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80184c6:	b914      	cbnz	r4, 80184ce <__match+0x12>
 80184c8:	6003      	str	r3, [r0, #0]
 80184ca:	2001      	movs	r0, #1
 80184cc:	bd30      	pop	{r4, r5, pc}
 80184ce:	f813 2b01 	ldrb.w	r2, [r3], #1
 80184d2:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 80184d6:	2d19      	cmp	r5, #25
 80184d8:	bf98      	it	ls
 80184da:	3220      	addls	r2, #32
 80184dc:	42a2      	cmp	r2, r4
 80184de:	d0f0      	beq.n	80184c2 <__match+0x6>
 80184e0:	2000      	movs	r0, #0
 80184e2:	e7f3      	b.n	80184cc <__match+0x10>

080184e4 <__hexnan>:
 80184e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80184e8:	680b      	ldr	r3, [r1, #0]
 80184ea:	6801      	ldr	r1, [r0, #0]
 80184ec:	115f      	asrs	r7, r3, #5
 80184ee:	eb02 0787 	add.w	r7, r2, r7, lsl #2
 80184f2:	f013 031f 	ands.w	r3, r3, #31
 80184f6:	b087      	sub	sp, #28
 80184f8:	bf18      	it	ne
 80184fa:	3704      	addne	r7, #4
 80184fc:	2500      	movs	r5, #0
 80184fe:	1f3e      	subs	r6, r7, #4
 8018500:	4682      	mov	sl, r0
 8018502:	4690      	mov	r8, r2
 8018504:	9301      	str	r3, [sp, #4]
 8018506:	f847 5c04 	str.w	r5, [r7, #-4]
 801850a:	46b1      	mov	r9, r6
 801850c:	4634      	mov	r4, r6
 801850e:	9502      	str	r5, [sp, #8]
 8018510:	46ab      	mov	fp, r5
 8018512:	784a      	ldrb	r2, [r1, #1]
 8018514:	1c4b      	adds	r3, r1, #1
 8018516:	9303      	str	r3, [sp, #12]
 8018518:	b342      	cbz	r2, 801856c <__hexnan+0x88>
 801851a:	4610      	mov	r0, r2
 801851c:	9105      	str	r1, [sp, #20]
 801851e:	9204      	str	r2, [sp, #16]
 8018520:	f7ff fd84 	bl	801802c <__hexdig_fun>
 8018524:	2800      	cmp	r0, #0
 8018526:	d143      	bne.n	80185b0 <__hexnan+0xcc>
 8018528:	9a04      	ldr	r2, [sp, #16]
 801852a:	9905      	ldr	r1, [sp, #20]
 801852c:	2a20      	cmp	r2, #32
 801852e:	d818      	bhi.n	8018562 <__hexnan+0x7e>
 8018530:	9b02      	ldr	r3, [sp, #8]
 8018532:	459b      	cmp	fp, r3
 8018534:	dd13      	ble.n	801855e <__hexnan+0x7a>
 8018536:	454c      	cmp	r4, r9
 8018538:	d206      	bcs.n	8018548 <__hexnan+0x64>
 801853a:	2d07      	cmp	r5, #7
 801853c:	dc04      	bgt.n	8018548 <__hexnan+0x64>
 801853e:	462a      	mov	r2, r5
 8018540:	4649      	mov	r1, r9
 8018542:	4620      	mov	r0, r4
 8018544:	f7ff ffa8 	bl	8018498 <L_shift>
 8018548:	4544      	cmp	r4, r8
 801854a:	d944      	bls.n	80185d6 <__hexnan+0xf2>
 801854c:	2300      	movs	r3, #0
 801854e:	f1a4 0904 	sub.w	r9, r4, #4
 8018552:	f844 3c04 	str.w	r3, [r4, #-4]
 8018556:	f8cd b008 	str.w	fp, [sp, #8]
 801855a:	464c      	mov	r4, r9
 801855c:	461d      	mov	r5, r3
 801855e:	9903      	ldr	r1, [sp, #12]
 8018560:	e7d7      	b.n	8018512 <__hexnan+0x2e>
 8018562:	2a29      	cmp	r2, #41	; 0x29
 8018564:	d14a      	bne.n	80185fc <__hexnan+0x118>
 8018566:	3102      	adds	r1, #2
 8018568:	f8ca 1000 	str.w	r1, [sl]
 801856c:	f1bb 0f00 	cmp.w	fp, #0
 8018570:	d044      	beq.n	80185fc <__hexnan+0x118>
 8018572:	454c      	cmp	r4, r9
 8018574:	d206      	bcs.n	8018584 <__hexnan+0xa0>
 8018576:	2d07      	cmp	r5, #7
 8018578:	dc04      	bgt.n	8018584 <__hexnan+0xa0>
 801857a:	462a      	mov	r2, r5
 801857c:	4649      	mov	r1, r9
 801857e:	4620      	mov	r0, r4
 8018580:	f7ff ff8a 	bl	8018498 <L_shift>
 8018584:	4544      	cmp	r4, r8
 8018586:	d928      	bls.n	80185da <__hexnan+0xf6>
 8018588:	4643      	mov	r3, r8
 801858a:	f854 2b04 	ldr.w	r2, [r4], #4
 801858e:	f843 2b04 	str.w	r2, [r3], #4
 8018592:	42a6      	cmp	r6, r4
 8018594:	d2f9      	bcs.n	801858a <__hexnan+0xa6>
 8018596:	2200      	movs	r2, #0
 8018598:	f843 2b04 	str.w	r2, [r3], #4
 801859c:	429e      	cmp	r6, r3
 801859e:	d2fb      	bcs.n	8018598 <__hexnan+0xb4>
 80185a0:	6833      	ldr	r3, [r6, #0]
 80185a2:	b91b      	cbnz	r3, 80185ac <__hexnan+0xc8>
 80185a4:	4546      	cmp	r6, r8
 80185a6:	d127      	bne.n	80185f8 <__hexnan+0x114>
 80185a8:	2301      	movs	r3, #1
 80185aa:	6033      	str	r3, [r6, #0]
 80185ac:	2005      	movs	r0, #5
 80185ae:	e026      	b.n	80185fe <__hexnan+0x11a>
 80185b0:	3501      	adds	r5, #1
 80185b2:	2d08      	cmp	r5, #8
 80185b4:	f10b 0b01 	add.w	fp, fp, #1
 80185b8:	dd06      	ble.n	80185c8 <__hexnan+0xe4>
 80185ba:	4544      	cmp	r4, r8
 80185bc:	d9cf      	bls.n	801855e <__hexnan+0x7a>
 80185be:	2300      	movs	r3, #0
 80185c0:	f844 3c04 	str.w	r3, [r4, #-4]
 80185c4:	2501      	movs	r5, #1
 80185c6:	3c04      	subs	r4, #4
 80185c8:	6822      	ldr	r2, [r4, #0]
 80185ca:	f000 000f 	and.w	r0, r0, #15
 80185ce:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 80185d2:	6020      	str	r0, [r4, #0]
 80185d4:	e7c3      	b.n	801855e <__hexnan+0x7a>
 80185d6:	2508      	movs	r5, #8
 80185d8:	e7c1      	b.n	801855e <__hexnan+0x7a>
 80185da:	9b01      	ldr	r3, [sp, #4]
 80185dc:	2b00      	cmp	r3, #0
 80185de:	d0df      	beq.n	80185a0 <__hexnan+0xbc>
 80185e0:	f04f 32ff 	mov.w	r2, #4294967295
 80185e4:	f1c3 0320 	rsb	r3, r3, #32
 80185e8:	fa22 f303 	lsr.w	r3, r2, r3
 80185ec:	f857 2c04 	ldr.w	r2, [r7, #-4]
 80185f0:	401a      	ands	r2, r3
 80185f2:	f847 2c04 	str.w	r2, [r7, #-4]
 80185f6:	e7d3      	b.n	80185a0 <__hexnan+0xbc>
 80185f8:	3e04      	subs	r6, #4
 80185fa:	e7d1      	b.n	80185a0 <__hexnan+0xbc>
 80185fc:	2004      	movs	r0, #4
 80185fe:	b007      	add	sp, #28
 8018600:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08018604 <__locale_ctype_ptr_l>:
 8018604:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 8018608:	4770      	bx	lr
	...

0801860c <__locale_ctype_ptr>:
 801860c:	4b04      	ldr	r3, [pc, #16]	; (8018620 <__locale_ctype_ptr+0x14>)
 801860e:	4a05      	ldr	r2, [pc, #20]	; (8018624 <__locale_ctype_ptr+0x18>)
 8018610:	681b      	ldr	r3, [r3, #0]
 8018612:	6a1b      	ldr	r3, [r3, #32]
 8018614:	2b00      	cmp	r3, #0
 8018616:	bf08      	it	eq
 8018618:	4613      	moveq	r3, r2
 801861a:	f8d3 00ec 	ldr.w	r0, [r3, #236]	; 0xec
 801861e:	4770      	bx	lr
 8018620:	20000028 	.word	0x20000028
 8018624:	2000008c 	.word	0x2000008c

08018628 <__localeconv_l>:
 8018628:	30f0      	adds	r0, #240	; 0xf0
 801862a:	4770      	bx	lr

0801862c <_localeconv_r>:
 801862c:	4b04      	ldr	r3, [pc, #16]	; (8018640 <_localeconv_r+0x14>)
 801862e:	681b      	ldr	r3, [r3, #0]
 8018630:	6a18      	ldr	r0, [r3, #32]
 8018632:	4b04      	ldr	r3, [pc, #16]	; (8018644 <_localeconv_r+0x18>)
 8018634:	2800      	cmp	r0, #0
 8018636:	bf08      	it	eq
 8018638:	4618      	moveq	r0, r3
 801863a:	30f0      	adds	r0, #240	; 0xf0
 801863c:	4770      	bx	lr
 801863e:	bf00      	nop
 8018640:	20000028 	.word	0x20000028
 8018644:	2000008c 	.word	0x2000008c

08018648 <__swhatbuf_r>:
 8018648:	b570      	push	{r4, r5, r6, lr}
 801864a:	460e      	mov	r6, r1
 801864c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8018650:	2900      	cmp	r1, #0
 8018652:	b096      	sub	sp, #88	; 0x58
 8018654:	4614      	mov	r4, r2
 8018656:	461d      	mov	r5, r3
 8018658:	da07      	bge.n	801866a <__swhatbuf_r+0x22>
 801865a:	2300      	movs	r3, #0
 801865c:	602b      	str	r3, [r5, #0]
 801865e:	89b3      	ldrh	r3, [r6, #12]
 8018660:	061a      	lsls	r2, r3, #24
 8018662:	d410      	bmi.n	8018686 <__swhatbuf_r+0x3e>
 8018664:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8018668:	e00e      	b.n	8018688 <__swhatbuf_r+0x40>
 801866a:	466a      	mov	r2, sp
 801866c:	f001 fd18 	bl	801a0a0 <_fstat_r>
 8018670:	2800      	cmp	r0, #0
 8018672:	dbf2      	blt.n	801865a <__swhatbuf_r+0x12>
 8018674:	9a01      	ldr	r2, [sp, #4]
 8018676:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 801867a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 801867e:	425a      	negs	r2, r3
 8018680:	415a      	adcs	r2, r3
 8018682:	602a      	str	r2, [r5, #0]
 8018684:	e7ee      	b.n	8018664 <__swhatbuf_r+0x1c>
 8018686:	2340      	movs	r3, #64	; 0x40
 8018688:	2000      	movs	r0, #0
 801868a:	6023      	str	r3, [r4, #0]
 801868c:	b016      	add	sp, #88	; 0x58
 801868e:	bd70      	pop	{r4, r5, r6, pc}

08018690 <__smakebuf_r>:
 8018690:	898b      	ldrh	r3, [r1, #12]
 8018692:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8018694:	079d      	lsls	r5, r3, #30
 8018696:	4606      	mov	r6, r0
 8018698:	460c      	mov	r4, r1
 801869a:	d507      	bpl.n	80186ac <__smakebuf_r+0x1c>
 801869c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80186a0:	6023      	str	r3, [r4, #0]
 80186a2:	6123      	str	r3, [r4, #16]
 80186a4:	2301      	movs	r3, #1
 80186a6:	6163      	str	r3, [r4, #20]
 80186a8:	b002      	add	sp, #8
 80186aa:	bd70      	pop	{r4, r5, r6, pc}
 80186ac:	ab01      	add	r3, sp, #4
 80186ae:	466a      	mov	r2, sp
 80186b0:	f7ff ffca 	bl	8018648 <__swhatbuf_r>
 80186b4:	9900      	ldr	r1, [sp, #0]
 80186b6:	4605      	mov	r5, r0
 80186b8:	4630      	mov	r0, r6
 80186ba:	f000 fc9f 	bl	8018ffc <_malloc_r>
 80186be:	b948      	cbnz	r0, 80186d4 <__smakebuf_r+0x44>
 80186c0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80186c4:	059a      	lsls	r2, r3, #22
 80186c6:	d4ef      	bmi.n	80186a8 <__smakebuf_r+0x18>
 80186c8:	f023 0303 	bic.w	r3, r3, #3
 80186cc:	f043 0302 	orr.w	r3, r3, #2
 80186d0:	81a3      	strh	r3, [r4, #12]
 80186d2:	e7e3      	b.n	801869c <__smakebuf_r+0xc>
 80186d4:	4b0d      	ldr	r3, [pc, #52]	; (801870c <__smakebuf_r+0x7c>)
 80186d6:	62b3      	str	r3, [r6, #40]	; 0x28
 80186d8:	89a3      	ldrh	r3, [r4, #12]
 80186da:	6020      	str	r0, [r4, #0]
 80186dc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80186e0:	81a3      	strh	r3, [r4, #12]
 80186e2:	9b00      	ldr	r3, [sp, #0]
 80186e4:	6163      	str	r3, [r4, #20]
 80186e6:	9b01      	ldr	r3, [sp, #4]
 80186e8:	6120      	str	r0, [r4, #16]
 80186ea:	b15b      	cbz	r3, 8018704 <__smakebuf_r+0x74>
 80186ec:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80186f0:	4630      	mov	r0, r6
 80186f2:	f001 fce7 	bl	801a0c4 <_isatty_r>
 80186f6:	b128      	cbz	r0, 8018704 <__smakebuf_r+0x74>
 80186f8:	89a3      	ldrh	r3, [r4, #12]
 80186fa:	f023 0303 	bic.w	r3, r3, #3
 80186fe:	f043 0301 	orr.w	r3, r3, #1
 8018702:	81a3      	strh	r3, [r4, #12]
 8018704:	89a3      	ldrh	r3, [r4, #12]
 8018706:	431d      	orrs	r5, r3
 8018708:	81a5      	strh	r5, [r4, #12]
 801870a:	e7cd      	b.n	80186a8 <__smakebuf_r+0x18>
 801870c:	08017e35 	.word	0x08017e35

08018710 <malloc>:
 8018710:	4b02      	ldr	r3, [pc, #8]	; (801871c <malloc+0xc>)
 8018712:	4601      	mov	r1, r0
 8018714:	6818      	ldr	r0, [r3, #0]
 8018716:	f000 bc71 	b.w	8018ffc <_malloc_r>
 801871a:	bf00      	nop
 801871c:	20000028 	.word	0x20000028

08018720 <__ascii_mbtowc>:
 8018720:	b082      	sub	sp, #8
 8018722:	b901      	cbnz	r1, 8018726 <__ascii_mbtowc+0x6>
 8018724:	a901      	add	r1, sp, #4
 8018726:	b142      	cbz	r2, 801873a <__ascii_mbtowc+0x1a>
 8018728:	b14b      	cbz	r3, 801873e <__ascii_mbtowc+0x1e>
 801872a:	7813      	ldrb	r3, [r2, #0]
 801872c:	600b      	str	r3, [r1, #0]
 801872e:	7812      	ldrb	r2, [r2, #0]
 8018730:	1c10      	adds	r0, r2, #0
 8018732:	bf18      	it	ne
 8018734:	2001      	movne	r0, #1
 8018736:	b002      	add	sp, #8
 8018738:	4770      	bx	lr
 801873a:	4610      	mov	r0, r2
 801873c:	e7fb      	b.n	8018736 <__ascii_mbtowc+0x16>
 801873e:	f06f 0001 	mvn.w	r0, #1
 8018742:	e7f8      	b.n	8018736 <__ascii_mbtowc+0x16>

08018744 <_Balloc>:
 8018744:	b570      	push	{r4, r5, r6, lr}
 8018746:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8018748:	4604      	mov	r4, r0
 801874a:	460e      	mov	r6, r1
 801874c:	b93d      	cbnz	r5, 801875e <_Balloc+0x1a>
 801874e:	2010      	movs	r0, #16
 8018750:	f7ff ffde 	bl	8018710 <malloc>
 8018754:	6260      	str	r0, [r4, #36]	; 0x24
 8018756:	e9c0 5501 	strd	r5, r5, [r0, #4]
 801875a:	6005      	str	r5, [r0, #0]
 801875c:	60c5      	str	r5, [r0, #12]
 801875e:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8018760:	68eb      	ldr	r3, [r5, #12]
 8018762:	b183      	cbz	r3, 8018786 <_Balloc+0x42>
 8018764:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8018766:	68db      	ldr	r3, [r3, #12]
 8018768:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 801876c:	b9b8      	cbnz	r0, 801879e <_Balloc+0x5a>
 801876e:	2101      	movs	r1, #1
 8018770:	fa01 f506 	lsl.w	r5, r1, r6
 8018774:	1d6a      	adds	r2, r5, #5
 8018776:	0092      	lsls	r2, r2, #2
 8018778:	4620      	mov	r0, r4
 801877a:	f000 fbe2 	bl	8018f42 <_calloc_r>
 801877e:	b160      	cbz	r0, 801879a <_Balloc+0x56>
 8018780:	e9c0 6501 	strd	r6, r5, [r0, #4]
 8018784:	e00e      	b.n	80187a4 <_Balloc+0x60>
 8018786:	2221      	movs	r2, #33	; 0x21
 8018788:	2104      	movs	r1, #4
 801878a:	4620      	mov	r0, r4
 801878c:	f000 fbd9 	bl	8018f42 <_calloc_r>
 8018790:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8018792:	60e8      	str	r0, [r5, #12]
 8018794:	68db      	ldr	r3, [r3, #12]
 8018796:	2b00      	cmp	r3, #0
 8018798:	d1e4      	bne.n	8018764 <_Balloc+0x20>
 801879a:	2000      	movs	r0, #0
 801879c:	bd70      	pop	{r4, r5, r6, pc}
 801879e:	6802      	ldr	r2, [r0, #0]
 80187a0:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 80187a4:	2300      	movs	r3, #0
 80187a6:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80187aa:	e7f7      	b.n	801879c <_Balloc+0x58>

080187ac <_Bfree>:
 80187ac:	b570      	push	{r4, r5, r6, lr}
 80187ae:	6a44      	ldr	r4, [r0, #36]	; 0x24
 80187b0:	4606      	mov	r6, r0
 80187b2:	460d      	mov	r5, r1
 80187b4:	b93c      	cbnz	r4, 80187c6 <_Bfree+0x1a>
 80187b6:	2010      	movs	r0, #16
 80187b8:	f7ff ffaa 	bl	8018710 <malloc>
 80187bc:	6270      	str	r0, [r6, #36]	; 0x24
 80187be:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80187c2:	6004      	str	r4, [r0, #0]
 80187c4:	60c4      	str	r4, [r0, #12]
 80187c6:	b13d      	cbz	r5, 80187d8 <_Bfree+0x2c>
 80187c8:	6a73      	ldr	r3, [r6, #36]	; 0x24
 80187ca:	686a      	ldr	r2, [r5, #4]
 80187cc:	68db      	ldr	r3, [r3, #12]
 80187ce:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80187d2:	6029      	str	r1, [r5, #0]
 80187d4:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 80187d8:	bd70      	pop	{r4, r5, r6, pc}

080187da <__multadd>:
 80187da:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80187de:	690d      	ldr	r5, [r1, #16]
 80187e0:	461f      	mov	r7, r3
 80187e2:	4606      	mov	r6, r0
 80187e4:	460c      	mov	r4, r1
 80187e6:	f101 0c14 	add.w	ip, r1, #20
 80187ea:	2300      	movs	r3, #0
 80187ec:	f8dc 0000 	ldr.w	r0, [ip]
 80187f0:	b281      	uxth	r1, r0
 80187f2:	fb02 7101 	mla	r1, r2, r1, r7
 80187f6:	0c0f      	lsrs	r7, r1, #16
 80187f8:	0c00      	lsrs	r0, r0, #16
 80187fa:	fb02 7000 	mla	r0, r2, r0, r7
 80187fe:	b289      	uxth	r1, r1
 8018800:	3301      	adds	r3, #1
 8018802:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8018806:	429d      	cmp	r5, r3
 8018808:	ea4f 4710 	mov.w	r7, r0, lsr #16
 801880c:	f84c 1b04 	str.w	r1, [ip], #4
 8018810:	dcec      	bgt.n	80187ec <__multadd+0x12>
 8018812:	b1d7      	cbz	r7, 801884a <__multadd+0x70>
 8018814:	68a3      	ldr	r3, [r4, #8]
 8018816:	42ab      	cmp	r3, r5
 8018818:	dc12      	bgt.n	8018840 <__multadd+0x66>
 801881a:	6861      	ldr	r1, [r4, #4]
 801881c:	4630      	mov	r0, r6
 801881e:	3101      	adds	r1, #1
 8018820:	f7ff ff90 	bl	8018744 <_Balloc>
 8018824:	6922      	ldr	r2, [r4, #16]
 8018826:	3202      	adds	r2, #2
 8018828:	f104 010c 	add.w	r1, r4, #12
 801882c:	4680      	mov	r8, r0
 801882e:	0092      	lsls	r2, r2, #2
 8018830:	300c      	adds	r0, #12
 8018832:	f7fc fca1 	bl	8015178 <memcpy>
 8018836:	4621      	mov	r1, r4
 8018838:	4630      	mov	r0, r6
 801883a:	f7ff ffb7 	bl	80187ac <_Bfree>
 801883e:	4644      	mov	r4, r8
 8018840:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8018844:	3501      	adds	r5, #1
 8018846:	615f      	str	r7, [r3, #20]
 8018848:	6125      	str	r5, [r4, #16]
 801884a:	4620      	mov	r0, r4
 801884c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08018850 <__s2b>:
 8018850:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8018854:	460c      	mov	r4, r1
 8018856:	4615      	mov	r5, r2
 8018858:	461f      	mov	r7, r3
 801885a:	2209      	movs	r2, #9
 801885c:	3308      	adds	r3, #8
 801885e:	4606      	mov	r6, r0
 8018860:	fb93 f3f2 	sdiv	r3, r3, r2
 8018864:	2100      	movs	r1, #0
 8018866:	2201      	movs	r2, #1
 8018868:	429a      	cmp	r2, r3
 801886a:	db20      	blt.n	80188ae <__s2b+0x5e>
 801886c:	4630      	mov	r0, r6
 801886e:	f7ff ff69 	bl	8018744 <_Balloc>
 8018872:	9b08      	ldr	r3, [sp, #32]
 8018874:	6143      	str	r3, [r0, #20]
 8018876:	2d09      	cmp	r5, #9
 8018878:	f04f 0301 	mov.w	r3, #1
 801887c:	6103      	str	r3, [r0, #16]
 801887e:	dd19      	ble.n	80188b4 <__s2b+0x64>
 8018880:	f104 0809 	add.w	r8, r4, #9
 8018884:	46c1      	mov	r9, r8
 8018886:	442c      	add	r4, r5
 8018888:	f819 3b01 	ldrb.w	r3, [r9], #1
 801888c:	4601      	mov	r1, r0
 801888e:	3b30      	subs	r3, #48	; 0x30
 8018890:	220a      	movs	r2, #10
 8018892:	4630      	mov	r0, r6
 8018894:	f7ff ffa1 	bl	80187da <__multadd>
 8018898:	45a1      	cmp	r9, r4
 801889a:	d1f5      	bne.n	8018888 <__s2b+0x38>
 801889c:	eb08 0405 	add.w	r4, r8, r5
 80188a0:	3c08      	subs	r4, #8
 80188a2:	1b2d      	subs	r5, r5, r4
 80188a4:	1963      	adds	r3, r4, r5
 80188a6:	42bb      	cmp	r3, r7
 80188a8:	db07      	blt.n	80188ba <__s2b+0x6a>
 80188aa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80188ae:	0052      	lsls	r2, r2, #1
 80188b0:	3101      	adds	r1, #1
 80188b2:	e7d9      	b.n	8018868 <__s2b+0x18>
 80188b4:	340a      	adds	r4, #10
 80188b6:	2509      	movs	r5, #9
 80188b8:	e7f3      	b.n	80188a2 <__s2b+0x52>
 80188ba:	f814 3b01 	ldrb.w	r3, [r4], #1
 80188be:	4601      	mov	r1, r0
 80188c0:	3b30      	subs	r3, #48	; 0x30
 80188c2:	220a      	movs	r2, #10
 80188c4:	4630      	mov	r0, r6
 80188c6:	f7ff ff88 	bl	80187da <__multadd>
 80188ca:	e7eb      	b.n	80188a4 <__s2b+0x54>

080188cc <__hi0bits>:
 80188cc:	0c02      	lsrs	r2, r0, #16
 80188ce:	0412      	lsls	r2, r2, #16
 80188d0:	4603      	mov	r3, r0
 80188d2:	b9b2      	cbnz	r2, 8018902 <__hi0bits+0x36>
 80188d4:	0403      	lsls	r3, r0, #16
 80188d6:	2010      	movs	r0, #16
 80188d8:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 80188dc:	bf04      	itt	eq
 80188de:	021b      	lsleq	r3, r3, #8
 80188e0:	3008      	addeq	r0, #8
 80188e2:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 80188e6:	bf04      	itt	eq
 80188e8:	011b      	lsleq	r3, r3, #4
 80188ea:	3004      	addeq	r0, #4
 80188ec:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 80188f0:	bf04      	itt	eq
 80188f2:	009b      	lsleq	r3, r3, #2
 80188f4:	3002      	addeq	r0, #2
 80188f6:	2b00      	cmp	r3, #0
 80188f8:	db06      	blt.n	8018908 <__hi0bits+0x3c>
 80188fa:	005b      	lsls	r3, r3, #1
 80188fc:	d503      	bpl.n	8018906 <__hi0bits+0x3a>
 80188fe:	3001      	adds	r0, #1
 8018900:	4770      	bx	lr
 8018902:	2000      	movs	r0, #0
 8018904:	e7e8      	b.n	80188d8 <__hi0bits+0xc>
 8018906:	2020      	movs	r0, #32
 8018908:	4770      	bx	lr

0801890a <__lo0bits>:
 801890a:	6803      	ldr	r3, [r0, #0]
 801890c:	f013 0207 	ands.w	r2, r3, #7
 8018910:	4601      	mov	r1, r0
 8018912:	d00b      	beq.n	801892c <__lo0bits+0x22>
 8018914:	07da      	lsls	r2, r3, #31
 8018916:	d423      	bmi.n	8018960 <__lo0bits+0x56>
 8018918:	0798      	lsls	r0, r3, #30
 801891a:	bf49      	itett	mi
 801891c:	085b      	lsrmi	r3, r3, #1
 801891e:	089b      	lsrpl	r3, r3, #2
 8018920:	2001      	movmi	r0, #1
 8018922:	600b      	strmi	r3, [r1, #0]
 8018924:	bf5c      	itt	pl
 8018926:	600b      	strpl	r3, [r1, #0]
 8018928:	2002      	movpl	r0, #2
 801892a:	4770      	bx	lr
 801892c:	b298      	uxth	r0, r3
 801892e:	b9a8      	cbnz	r0, 801895c <__lo0bits+0x52>
 8018930:	0c1b      	lsrs	r3, r3, #16
 8018932:	2010      	movs	r0, #16
 8018934:	f013 0fff 	tst.w	r3, #255	; 0xff
 8018938:	bf04      	itt	eq
 801893a:	0a1b      	lsreq	r3, r3, #8
 801893c:	3008      	addeq	r0, #8
 801893e:	071a      	lsls	r2, r3, #28
 8018940:	bf04      	itt	eq
 8018942:	091b      	lsreq	r3, r3, #4
 8018944:	3004      	addeq	r0, #4
 8018946:	079a      	lsls	r2, r3, #30
 8018948:	bf04      	itt	eq
 801894a:	089b      	lsreq	r3, r3, #2
 801894c:	3002      	addeq	r0, #2
 801894e:	07da      	lsls	r2, r3, #31
 8018950:	d402      	bmi.n	8018958 <__lo0bits+0x4e>
 8018952:	085b      	lsrs	r3, r3, #1
 8018954:	d006      	beq.n	8018964 <__lo0bits+0x5a>
 8018956:	3001      	adds	r0, #1
 8018958:	600b      	str	r3, [r1, #0]
 801895a:	4770      	bx	lr
 801895c:	4610      	mov	r0, r2
 801895e:	e7e9      	b.n	8018934 <__lo0bits+0x2a>
 8018960:	2000      	movs	r0, #0
 8018962:	4770      	bx	lr
 8018964:	2020      	movs	r0, #32
 8018966:	4770      	bx	lr

08018968 <__i2b>:
 8018968:	b510      	push	{r4, lr}
 801896a:	460c      	mov	r4, r1
 801896c:	2101      	movs	r1, #1
 801896e:	f7ff fee9 	bl	8018744 <_Balloc>
 8018972:	2201      	movs	r2, #1
 8018974:	6144      	str	r4, [r0, #20]
 8018976:	6102      	str	r2, [r0, #16]
 8018978:	bd10      	pop	{r4, pc}

0801897a <__multiply>:
 801897a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801897e:	4614      	mov	r4, r2
 8018980:	690a      	ldr	r2, [r1, #16]
 8018982:	6923      	ldr	r3, [r4, #16]
 8018984:	429a      	cmp	r2, r3
 8018986:	bfb8      	it	lt
 8018988:	460b      	movlt	r3, r1
 801898a:	4688      	mov	r8, r1
 801898c:	bfbc      	itt	lt
 801898e:	46a0      	movlt	r8, r4
 8018990:	461c      	movlt	r4, r3
 8018992:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8018996:	f8d4 9010 	ldr.w	r9, [r4, #16]
 801899a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 801899e:	f8d8 1004 	ldr.w	r1, [r8, #4]
 80189a2:	eb07 0609 	add.w	r6, r7, r9
 80189a6:	42b3      	cmp	r3, r6
 80189a8:	bfb8      	it	lt
 80189aa:	3101      	addlt	r1, #1
 80189ac:	f7ff feca 	bl	8018744 <_Balloc>
 80189b0:	f100 0514 	add.w	r5, r0, #20
 80189b4:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 80189b8:	462b      	mov	r3, r5
 80189ba:	2200      	movs	r2, #0
 80189bc:	4573      	cmp	r3, lr
 80189be:	d316      	bcc.n	80189ee <__multiply+0x74>
 80189c0:	f104 0214 	add.w	r2, r4, #20
 80189c4:	f108 0114 	add.w	r1, r8, #20
 80189c8:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 80189cc:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 80189d0:	9300      	str	r3, [sp, #0]
 80189d2:	9b00      	ldr	r3, [sp, #0]
 80189d4:	9201      	str	r2, [sp, #4]
 80189d6:	4293      	cmp	r3, r2
 80189d8:	d80c      	bhi.n	80189f4 <__multiply+0x7a>
 80189da:	2e00      	cmp	r6, #0
 80189dc:	dd03      	ble.n	80189e6 <__multiply+0x6c>
 80189de:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 80189e2:	2b00      	cmp	r3, #0
 80189e4:	d05d      	beq.n	8018aa2 <__multiply+0x128>
 80189e6:	6106      	str	r6, [r0, #16]
 80189e8:	b003      	add	sp, #12
 80189ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80189ee:	f843 2b04 	str.w	r2, [r3], #4
 80189f2:	e7e3      	b.n	80189bc <__multiply+0x42>
 80189f4:	f8b2 b000 	ldrh.w	fp, [r2]
 80189f8:	f1bb 0f00 	cmp.w	fp, #0
 80189fc:	d023      	beq.n	8018a46 <__multiply+0xcc>
 80189fe:	4689      	mov	r9, r1
 8018a00:	46ac      	mov	ip, r5
 8018a02:	f04f 0800 	mov.w	r8, #0
 8018a06:	f859 4b04 	ldr.w	r4, [r9], #4
 8018a0a:	f8dc a000 	ldr.w	sl, [ip]
 8018a0e:	b2a3      	uxth	r3, r4
 8018a10:	fa1f fa8a 	uxth.w	sl, sl
 8018a14:	fb0b a303 	mla	r3, fp, r3, sl
 8018a18:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8018a1c:	f8dc 4000 	ldr.w	r4, [ip]
 8018a20:	4443      	add	r3, r8
 8018a22:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8018a26:	fb0b 840a 	mla	r4, fp, sl, r8
 8018a2a:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 8018a2e:	46e2      	mov	sl, ip
 8018a30:	b29b      	uxth	r3, r3
 8018a32:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8018a36:	454f      	cmp	r7, r9
 8018a38:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8018a3c:	f84a 3b04 	str.w	r3, [sl], #4
 8018a40:	d82b      	bhi.n	8018a9a <__multiply+0x120>
 8018a42:	f8cc 8004 	str.w	r8, [ip, #4]
 8018a46:	9b01      	ldr	r3, [sp, #4]
 8018a48:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 8018a4c:	3204      	adds	r2, #4
 8018a4e:	f1ba 0f00 	cmp.w	sl, #0
 8018a52:	d020      	beq.n	8018a96 <__multiply+0x11c>
 8018a54:	682b      	ldr	r3, [r5, #0]
 8018a56:	4689      	mov	r9, r1
 8018a58:	46a8      	mov	r8, r5
 8018a5a:	f04f 0b00 	mov.w	fp, #0
 8018a5e:	f8b9 c000 	ldrh.w	ip, [r9]
 8018a62:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 8018a66:	fb0a 440c 	mla	r4, sl, ip, r4
 8018a6a:	445c      	add	r4, fp
 8018a6c:	46c4      	mov	ip, r8
 8018a6e:	b29b      	uxth	r3, r3
 8018a70:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8018a74:	f84c 3b04 	str.w	r3, [ip], #4
 8018a78:	f859 3b04 	ldr.w	r3, [r9], #4
 8018a7c:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 8018a80:	0c1b      	lsrs	r3, r3, #16
 8018a82:	fb0a b303 	mla	r3, sl, r3, fp
 8018a86:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 8018a8a:	454f      	cmp	r7, r9
 8018a8c:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 8018a90:	d805      	bhi.n	8018a9e <__multiply+0x124>
 8018a92:	f8c8 3004 	str.w	r3, [r8, #4]
 8018a96:	3504      	adds	r5, #4
 8018a98:	e79b      	b.n	80189d2 <__multiply+0x58>
 8018a9a:	46d4      	mov	ip, sl
 8018a9c:	e7b3      	b.n	8018a06 <__multiply+0x8c>
 8018a9e:	46e0      	mov	r8, ip
 8018aa0:	e7dd      	b.n	8018a5e <__multiply+0xe4>
 8018aa2:	3e01      	subs	r6, #1
 8018aa4:	e799      	b.n	80189da <__multiply+0x60>
	...

08018aa8 <__pow5mult>:
 8018aa8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8018aac:	4615      	mov	r5, r2
 8018aae:	f012 0203 	ands.w	r2, r2, #3
 8018ab2:	4606      	mov	r6, r0
 8018ab4:	460f      	mov	r7, r1
 8018ab6:	d007      	beq.n	8018ac8 <__pow5mult+0x20>
 8018ab8:	3a01      	subs	r2, #1
 8018aba:	4c21      	ldr	r4, [pc, #132]	; (8018b40 <__pow5mult+0x98>)
 8018abc:	2300      	movs	r3, #0
 8018abe:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8018ac2:	f7ff fe8a 	bl	80187da <__multadd>
 8018ac6:	4607      	mov	r7, r0
 8018ac8:	10ad      	asrs	r5, r5, #2
 8018aca:	d035      	beq.n	8018b38 <__pow5mult+0x90>
 8018acc:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8018ace:	b93c      	cbnz	r4, 8018ae0 <__pow5mult+0x38>
 8018ad0:	2010      	movs	r0, #16
 8018ad2:	f7ff fe1d 	bl	8018710 <malloc>
 8018ad6:	6270      	str	r0, [r6, #36]	; 0x24
 8018ad8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8018adc:	6004      	str	r4, [r0, #0]
 8018ade:	60c4      	str	r4, [r0, #12]
 8018ae0:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8018ae4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8018ae8:	b94c      	cbnz	r4, 8018afe <__pow5mult+0x56>
 8018aea:	f240 2171 	movw	r1, #625	; 0x271
 8018aee:	4630      	mov	r0, r6
 8018af0:	f7ff ff3a 	bl	8018968 <__i2b>
 8018af4:	2300      	movs	r3, #0
 8018af6:	f8c8 0008 	str.w	r0, [r8, #8]
 8018afa:	4604      	mov	r4, r0
 8018afc:	6003      	str	r3, [r0, #0]
 8018afe:	f04f 0800 	mov.w	r8, #0
 8018b02:	07eb      	lsls	r3, r5, #31
 8018b04:	d50a      	bpl.n	8018b1c <__pow5mult+0x74>
 8018b06:	4639      	mov	r1, r7
 8018b08:	4622      	mov	r2, r4
 8018b0a:	4630      	mov	r0, r6
 8018b0c:	f7ff ff35 	bl	801897a <__multiply>
 8018b10:	4639      	mov	r1, r7
 8018b12:	4681      	mov	r9, r0
 8018b14:	4630      	mov	r0, r6
 8018b16:	f7ff fe49 	bl	80187ac <_Bfree>
 8018b1a:	464f      	mov	r7, r9
 8018b1c:	106d      	asrs	r5, r5, #1
 8018b1e:	d00b      	beq.n	8018b38 <__pow5mult+0x90>
 8018b20:	6820      	ldr	r0, [r4, #0]
 8018b22:	b938      	cbnz	r0, 8018b34 <__pow5mult+0x8c>
 8018b24:	4622      	mov	r2, r4
 8018b26:	4621      	mov	r1, r4
 8018b28:	4630      	mov	r0, r6
 8018b2a:	f7ff ff26 	bl	801897a <__multiply>
 8018b2e:	6020      	str	r0, [r4, #0]
 8018b30:	f8c0 8000 	str.w	r8, [r0]
 8018b34:	4604      	mov	r4, r0
 8018b36:	e7e4      	b.n	8018b02 <__pow5mult+0x5a>
 8018b38:	4638      	mov	r0, r7
 8018b3a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8018b3e:	bf00      	nop
 8018b40:	0801a688 	.word	0x0801a688

08018b44 <__lshift>:
 8018b44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8018b48:	460c      	mov	r4, r1
 8018b4a:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8018b4e:	6923      	ldr	r3, [r4, #16]
 8018b50:	6849      	ldr	r1, [r1, #4]
 8018b52:	eb0a 0903 	add.w	r9, sl, r3
 8018b56:	68a3      	ldr	r3, [r4, #8]
 8018b58:	4607      	mov	r7, r0
 8018b5a:	4616      	mov	r6, r2
 8018b5c:	f109 0501 	add.w	r5, r9, #1
 8018b60:	42ab      	cmp	r3, r5
 8018b62:	db32      	blt.n	8018bca <__lshift+0x86>
 8018b64:	4638      	mov	r0, r7
 8018b66:	f7ff fded 	bl	8018744 <_Balloc>
 8018b6a:	2300      	movs	r3, #0
 8018b6c:	4680      	mov	r8, r0
 8018b6e:	f100 0114 	add.w	r1, r0, #20
 8018b72:	461a      	mov	r2, r3
 8018b74:	4553      	cmp	r3, sl
 8018b76:	db2b      	blt.n	8018bd0 <__lshift+0x8c>
 8018b78:	6920      	ldr	r0, [r4, #16]
 8018b7a:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8018b7e:	f104 0314 	add.w	r3, r4, #20
 8018b82:	f016 021f 	ands.w	r2, r6, #31
 8018b86:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8018b8a:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8018b8e:	d025      	beq.n	8018bdc <__lshift+0x98>
 8018b90:	f1c2 0e20 	rsb	lr, r2, #32
 8018b94:	2000      	movs	r0, #0
 8018b96:	681e      	ldr	r6, [r3, #0]
 8018b98:	468a      	mov	sl, r1
 8018b9a:	4096      	lsls	r6, r2
 8018b9c:	4330      	orrs	r0, r6
 8018b9e:	f84a 0b04 	str.w	r0, [sl], #4
 8018ba2:	f853 0b04 	ldr.w	r0, [r3], #4
 8018ba6:	459c      	cmp	ip, r3
 8018ba8:	fa20 f00e 	lsr.w	r0, r0, lr
 8018bac:	d814      	bhi.n	8018bd8 <__lshift+0x94>
 8018bae:	6048      	str	r0, [r1, #4]
 8018bb0:	b108      	cbz	r0, 8018bb6 <__lshift+0x72>
 8018bb2:	f109 0502 	add.w	r5, r9, #2
 8018bb6:	3d01      	subs	r5, #1
 8018bb8:	4638      	mov	r0, r7
 8018bba:	f8c8 5010 	str.w	r5, [r8, #16]
 8018bbe:	4621      	mov	r1, r4
 8018bc0:	f7ff fdf4 	bl	80187ac <_Bfree>
 8018bc4:	4640      	mov	r0, r8
 8018bc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8018bca:	3101      	adds	r1, #1
 8018bcc:	005b      	lsls	r3, r3, #1
 8018bce:	e7c7      	b.n	8018b60 <__lshift+0x1c>
 8018bd0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8018bd4:	3301      	adds	r3, #1
 8018bd6:	e7cd      	b.n	8018b74 <__lshift+0x30>
 8018bd8:	4651      	mov	r1, sl
 8018bda:	e7dc      	b.n	8018b96 <__lshift+0x52>
 8018bdc:	3904      	subs	r1, #4
 8018bde:	f853 2b04 	ldr.w	r2, [r3], #4
 8018be2:	f841 2f04 	str.w	r2, [r1, #4]!
 8018be6:	459c      	cmp	ip, r3
 8018be8:	d8f9      	bhi.n	8018bde <__lshift+0x9a>
 8018bea:	e7e4      	b.n	8018bb6 <__lshift+0x72>

08018bec <__mcmp>:
 8018bec:	6903      	ldr	r3, [r0, #16]
 8018bee:	690a      	ldr	r2, [r1, #16]
 8018bf0:	1a9b      	subs	r3, r3, r2
 8018bf2:	b530      	push	{r4, r5, lr}
 8018bf4:	d10c      	bne.n	8018c10 <__mcmp+0x24>
 8018bf6:	0092      	lsls	r2, r2, #2
 8018bf8:	3014      	adds	r0, #20
 8018bfa:	3114      	adds	r1, #20
 8018bfc:	1884      	adds	r4, r0, r2
 8018bfe:	4411      	add	r1, r2
 8018c00:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8018c04:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8018c08:	4295      	cmp	r5, r2
 8018c0a:	d003      	beq.n	8018c14 <__mcmp+0x28>
 8018c0c:	d305      	bcc.n	8018c1a <__mcmp+0x2e>
 8018c0e:	2301      	movs	r3, #1
 8018c10:	4618      	mov	r0, r3
 8018c12:	bd30      	pop	{r4, r5, pc}
 8018c14:	42a0      	cmp	r0, r4
 8018c16:	d3f3      	bcc.n	8018c00 <__mcmp+0x14>
 8018c18:	e7fa      	b.n	8018c10 <__mcmp+0x24>
 8018c1a:	f04f 33ff 	mov.w	r3, #4294967295
 8018c1e:	e7f7      	b.n	8018c10 <__mcmp+0x24>

08018c20 <__mdiff>:
 8018c20:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8018c24:	460d      	mov	r5, r1
 8018c26:	4607      	mov	r7, r0
 8018c28:	4611      	mov	r1, r2
 8018c2a:	4628      	mov	r0, r5
 8018c2c:	4614      	mov	r4, r2
 8018c2e:	f7ff ffdd 	bl	8018bec <__mcmp>
 8018c32:	1e06      	subs	r6, r0, #0
 8018c34:	d108      	bne.n	8018c48 <__mdiff+0x28>
 8018c36:	4631      	mov	r1, r6
 8018c38:	4638      	mov	r0, r7
 8018c3a:	f7ff fd83 	bl	8018744 <_Balloc>
 8018c3e:	2301      	movs	r3, #1
 8018c40:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8018c44:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8018c48:	bfa4      	itt	ge
 8018c4a:	4623      	movge	r3, r4
 8018c4c:	462c      	movge	r4, r5
 8018c4e:	4638      	mov	r0, r7
 8018c50:	6861      	ldr	r1, [r4, #4]
 8018c52:	bfa6      	itte	ge
 8018c54:	461d      	movge	r5, r3
 8018c56:	2600      	movge	r6, #0
 8018c58:	2601      	movlt	r6, #1
 8018c5a:	f7ff fd73 	bl	8018744 <_Balloc>
 8018c5e:	692b      	ldr	r3, [r5, #16]
 8018c60:	60c6      	str	r6, [r0, #12]
 8018c62:	6926      	ldr	r6, [r4, #16]
 8018c64:	f105 0914 	add.w	r9, r5, #20
 8018c68:	f104 0214 	add.w	r2, r4, #20
 8018c6c:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8018c70:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8018c74:	f100 0514 	add.w	r5, r0, #20
 8018c78:	f04f 0e00 	mov.w	lr, #0
 8018c7c:	f852 ab04 	ldr.w	sl, [r2], #4
 8018c80:	f859 4b04 	ldr.w	r4, [r9], #4
 8018c84:	fa1e f18a 	uxtah	r1, lr, sl
 8018c88:	b2a3      	uxth	r3, r4
 8018c8a:	1ac9      	subs	r1, r1, r3
 8018c8c:	0c23      	lsrs	r3, r4, #16
 8018c8e:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 8018c92:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8018c96:	b289      	uxth	r1, r1
 8018c98:	ea4f 4e23 	mov.w	lr, r3, asr #16
 8018c9c:	45c8      	cmp	r8, r9
 8018c9e:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8018ca2:	4694      	mov	ip, r2
 8018ca4:	f845 3b04 	str.w	r3, [r5], #4
 8018ca8:	d8e8      	bhi.n	8018c7c <__mdiff+0x5c>
 8018caa:	45bc      	cmp	ip, r7
 8018cac:	d304      	bcc.n	8018cb8 <__mdiff+0x98>
 8018cae:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 8018cb2:	b183      	cbz	r3, 8018cd6 <__mdiff+0xb6>
 8018cb4:	6106      	str	r6, [r0, #16]
 8018cb6:	e7c5      	b.n	8018c44 <__mdiff+0x24>
 8018cb8:	f85c 1b04 	ldr.w	r1, [ip], #4
 8018cbc:	fa1e f381 	uxtah	r3, lr, r1
 8018cc0:	141a      	asrs	r2, r3, #16
 8018cc2:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8018cc6:	b29b      	uxth	r3, r3
 8018cc8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8018ccc:	ea4f 4e22 	mov.w	lr, r2, asr #16
 8018cd0:	f845 3b04 	str.w	r3, [r5], #4
 8018cd4:	e7e9      	b.n	8018caa <__mdiff+0x8a>
 8018cd6:	3e01      	subs	r6, #1
 8018cd8:	e7e9      	b.n	8018cae <__mdiff+0x8e>
	...

08018cdc <__ulp>:
 8018cdc:	4b12      	ldr	r3, [pc, #72]	; (8018d28 <__ulp+0x4c>)
 8018cde:	ee10 2a90 	vmov	r2, s1
 8018ce2:	401a      	ands	r2, r3
 8018ce4:	f1a2 7350 	sub.w	r3, r2, #54525952	; 0x3400000
 8018ce8:	2b00      	cmp	r3, #0
 8018cea:	dd04      	ble.n	8018cf6 <__ulp+0x1a>
 8018cec:	2000      	movs	r0, #0
 8018cee:	4619      	mov	r1, r3
 8018cf0:	ec41 0b10 	vmov	d0, r0, r1
 8018cf4:	4770      	bx	lr
 8018cf6:	425b      	negs	r3, r3
 8018cf8:	151b      	asrs	r3, r3, #20
 8018cfa:	2b13      	cmp	r3, #19
 8018cfc:	f04f 0000 	mov.w	r0, #0
 8018d00:	f04f 0100 	mov.w	r1, #0
 8018d04:	dc04      	bgt.n	8018d10 <__ulp+0x34>
 8018d06:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8018d0a:	fa42 f103 	asr.w	r1, r2, r3
 8018d0e:	e7ef      	b.n	8018cf0 <__ulp+0x14>
 8018d10:	3b14      	subs	r3, #20
 8018d12:	2b1e      	cmp	r3, #30
 8018d14:	f04f 0201 	mov.w	r2, #1
 8018d18:	bfda      	itte	le
 8018d1a:	f1c3 031f 	rsble	r3, r3, #31
 8018d1e:	fa02 f303 	lslle.w	r3, r2, r3
 8018d22:	4613      	movgt	r3, r2
 8018d24:	4618      	mov	r0, r3
 8018d26:	e7e3      	b.n	8018cf0 <__ulp+0x14>
 8018d28:	7ff00000 	.word	0x7ff00000

08018d2c <__b2d>:
 8018d2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8018d2e:	6905      	ldr	r5, [r0, #16]
 8018d30:	f100 0714 	add.w	r7, r0, #20
 8018d34:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 8018d38:	1f2e      	subs	r6, r5, #4
 8018d3a:	f855 4c04 	ldr.w	r4, [r5, #-4]
 8018d3e:	4620      	mov	r0, r4
 8018d40:	f7ff fdc4 	bl	80188cc <__hi0bits>
 8018d44:	f1c0 0320 	rsb	r3, r0, #32
 8018d48:	280a      	cmp	r0, #10
 8018d4a:	600b      	str	r3, [r1, #0]
 8018d4c:	f8df c074 	ldr.w	ip, [pc, #116]	; 8018dc4 <__b2d+0x98>
 8018d50:	dc14      	bgt.n	8018d7c <__b2d+0x50>
 8018d52:	f1c0 0e0b 	rsb	lr, r0, #11
 8018d56:	fa24 f10e 	lsr.w	r1, r4, lr
 8018d5a:	42b7      	cmp	r7, r6
 8018d5c:	ea41 030c 	orr.w	r3, r1, ip
 8018d60:	bf34      	ite	cc
 8018d62:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8018d66:	2100      	movcs	r1, #0
 8018d68:	3015      	adds	r0, #21
 8018d6a:	fa04 f000 	lsl.w	r0, r4, r0
 8018d6e:	fa21 f10e 	lsr.w	r1, r1, lr
 8018d72:	ea40 0201 	orr.w	r2, r0, r1
 8018d76:	ec43 2b10 	vmov	d0, r2, r3
 8018d7a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8018d7c:	42b7      	cmp	r7, r6
 8018d7e:	bf3a      	itte	cc
 8018d80:	f1a5 0608 	subcc.w	r6, r5, #8
 8018d84:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8018d88:	2100      	movcs	r1, #0
 8018d8a:	380b      	subs	r0, #11
 8018d8c:	d015      	beq.n	8018dba <__b2d+0x8e>
 8018d8e:	4084      	lsls	r4, r0
 8018d90:	f1c0 0520 	rsb	r5, r0, #32
 8018d94:	f044 547f 	orr.w	r4, r4, #1069547520	; 0x3fc00000
 8018d98:	f444 1440 	orr.w	r4, r4, #3145728	; 0x300000
 8018d9c:	42be      	cmp	r6, r7
 8018d9e:	fa21 fc05 	lsr.w	ip, r1, r5
 8018da2:	ea44 030c 	orr.w	r3, r4, ip
 8018da6:	bf8c      	ite	hi
 8018da8:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 8018dac:	2400      	movls	r4, #0
 8018dae:	fa01 f000 	lsl.w	r0, r1, r0
 8018db2:	40ec      	lsrs	r4, r5
 8018db4:	ea40 0204 	orr.w	r2, r0, r4
 8018db8:	e7dd      	b.n	8018d76 <__b2d+0x4a>
 8018dba:	ea44 030c 	orr.w	r3, r4, ip
 8018dbe:	460a      	mov	r2, r1
 8018dc0:	e7d9      	b.n	8018d76 <__b2d+0x4a>
 8018dc2:	bf00      	nop
 8018dc4:	3ff00000 	.word	0x3ff00000

08018dc8 <__d2b>:
 8018dc8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8018dcc:	460e      	mov	r6, r1
 8018dce:	2101      	movs	r1, #1
 8018dd0:	ec59 8b10 	vmov	r8, r9, d0
 8018dd4:	4615      	mov	r5, r2
 8018dd6:	f7ff fcb5 	bl	8018744 <_Balloc>
 8018dda:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8018dde:	4607      	mov	r7, r0
 8018de0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8018de4:	bb34      	cbnz	r4, 8018e34 <__d2b+0x6c>
 8018de6:	9301      	str	r3, [sp, #4]
 8018de8:	f1b8 0300 	subs.w	r3, r8, #0
 8018dec:	d027      	beq.n	8018e3e <__d2b+0x76>
 8018dee:	a802      	add	r0, sp, #8
 8018df0:	f840 3d08 	str.w	r3, [r0, #-8]!
 8018df4:	f7ff fd89 	bl	801890a <__lo0bits>
 8018df8:	9900      	ldr	r1, [sp, #0]
 8018dfa:	b1f0      	cbz	r0, 8018e3a <__d2b+0x72>
 8018dfc:	9a01      	ldr	r2, [sp, #4]
 8018dfe:	f1c0 0320 	rsb	r3, r0, #32
 8018e02:	fa02 f303 	lsl.w	r3, r2, r3
 8018e06:	430b      	orrs	r3, r1
 8018e08:	40c2      	lsrs	r2, r0
 8018e0a:	617b      	str	r3, [r7, #20]
 8018e0c:	9201      	str	r2, [sp, #4]
 8018e0e:	9b01      	ldr	r3, [sp, #4]
 8018e10:	61bb      	str	r3, [r7, #24]
 8018e12:	2b00      	cmp	r3, #0
 8018e14:	bf14      	ite	ne
 8018e16:	2102      	movne	r1, #2
 8018e18:	2101      	moveq	r1, #1
 8018e1a:	6139      	str	r1, [r7, #16]
 8018e1c:	b1c4      	cbz	r4, 8018e50 <__d2b+0x88>
 8018e1e:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8018e22:	4404      	add	r4, r0
 8018e24:	6034      	str	r4, [r6, #0]
 8018e26:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8018e2a:	6028      	str	r0, [r5, #0]
 8018e2c:	4638      	mov	r0, r7
 8018e2e:	b003      	add	sp, #12
 8018e30:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8018e34:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8018e38:	e7d5      	b.n	8018de6 <__d2b+0x1e>
 8018e3a:	6179      	str	r1, [r7, #20]
 8018e3c:	e7e7      	b.n	8018e0e <__d2b+0x46>
 8018e3e:	a801      	add	r0, sp, #4
 8018e40:	f7ff fd63 	bl	801890a <__lo0bits>
 8018e44:	9b01      	ldr	r3, [sp, #4]
 8018e46:	617b      	str	r3, [r7, #20]
 8018e48:	2101      	movs	r1, #1
 8018e4a:	6139      	str	r1, [r7, #16]
 8018e4c:	3020      	adds	r0, #32
 8018e4e:	e7e5      	b.n	8018e1c <__d2b+0x54>
 8018e50:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8018e54:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8018e58:	6030      	str	r0, [r6, #0]
 8018e5a:	6918      	ldr	r0, [r3, #16]
 8018e5c:	f7ff fd36 	bl	80188cc <__hi0bits>
 8018e60:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8018e64:	e7e1      	b.n	8018e2a <__d2b+0x62>

08018e66 <__ratio>:
 8018e66:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018e6a:	4688      	mov	r8, r1
 8018e6c:	4669      	mov	r1, sp
 8018e6e:	4681      	mov	r9, r0
 8018e70:	f7ff ff5c 	bl	8018d2c <__b2d>
 8018e74:	a901      	add	r1, sp, #4
 8018e76:	4640      	mov	r0, r8
 8018e78:	ec57 6b10 	vmov	r6, r7, d0
 8018e7c:	f7ff ff56 	bl	8018d2c <__b2d>
 8018e80:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8018e84:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8018e88:	eba3 0c02 	sub.w	ip, r3, r2
 8018e8c:	e9dd 3200 	ldrd	r3, r2, [sp]
 8018e90:	1a9b      	subs	r3, r3, r2
 8018e92:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8018e96:	ec5b ab10 	vmov	sl, fp, d0
 8018e9a:	2b00      	cmp	r3, #0
 8018e9c:	bfce      	itee	gt
 8018e9e:	463a      	movgt	r2, r7
 8018ea0:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8018ea4:	465a      	movle	r2, fp
 8018ea6:	4659      	mov	r1, fp
 8018ea8:	463d      	mov	r5, r7
 8018eaa:	bfd4      	ite	le
 8018eac:	eb02 5103 	addle.w	r1, r2, r3, lsl #20
 8018eb0:	eb02 5503 	addgt.w	r5, r2, r3, lsl #20
 8018eb4:	4630      	mov	r0, r6
 8018eb6:	ee10 2a10 	vmov	r2, s0
 8018eba:	460b      	mov	r3, r1
 8018ebc:	4629      	mov	r1, r5
 8018ebe:	f7ef fbfd 	bl	80086bc <__aeabi_ddiv>
 8018ec2:	ec41 0b10 	vmov	d0, r0, r1
 8018ec6:	b003      	add	sp, #12
 8018ec8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08018ecc <__copybits>:
 8018ecc:	3901      	subs	r1, #1
 8018ece:	b510      	push	{r4, lr}
 8018ed0:	1149      	asrs	r1, r1, #5
 8018ed2:	6914      	ldr	r4, [r2, #16]
 8018ed4:	3101      	adds	r1, #1
 8018ed6:	f102 0314 	add.w	r3, r2, #20
 8018eda:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8018ede:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8018ee2:	42a3      	cmp	r3, r4
 8018ee4:	4602      	mov	r2, r0
 8018ee6:	d303      	bcc.n	8018ef0 <__copybits+0x24>
 8018ee8:	2300      	movs	r3, #0
 8018eea:	428a      	cmp	r2, r1
 8018eec:	d305      	bcc.n	8018efa <__copybits+0x2e>
 8018eee:	bd10      	pop	{r4, pc}
 8018ef0:	f853 2b04 	ldr.w	r2, [r3], #4
 8018ef4:	f840 2b04 	str.w	r2, [r0], #4
 8018ef8:	e7f3      	b.n	8018ee2 <__copybits+0x16>
 8018efa:	f842 3b04 	str.w	r3, [r2], #4
 8018efe:	e7f4      	b.n	8018eea <__copybits+0x1e>

08018f00 <__any_on>:
 8018f00:	f100 0214 	add.w	r2, r0, #20
 8018f04:	6900      	ldr	r0, [r0, #16]
 8018f06:	114b      	asrs	r3, r1, #5
 8018f08:	4298      	cmp	r0, r3
 8018f0a:	b510      	push	{r4, lr}
 8018f0c:	db11      	blt.n	8018f32 <__any_on+0x32>
 8018f0e:	dd0a      	ble.n	8018f26 <__any_on+0x26>
 8018f10:	f011 011f 	ands.w	r1, r1, #31
 8018f14:	d007      	beq.n	8018f26 <__any_on+0x26>
 8018f16:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8018f1a:	fa24 f001 	lsr.w	r0, r4, r1
 8018f1e:	fa00 f101 	lsl.w	r1, r0, r1
 8018f22:	428c      	cmp	r4, r1
 8018f24:	d10b      	bne.n	8018f3e <__any_on+0x3e>
 8018f26:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8018f2a:	4293      	cmp	r3, r2
 8018f2c:	d803      	bhi.n	8018f36 <__any_on+0x36>
 8018f2e:	2000      	movs	r0, #0
 8018f30:	bd10      	pop	{r4, pc}
 8018f32:	4603      	mov	r3, r0
 8018f34:	e7f7      	b.n	8018f26 <__any_on+0x26>
 8018f36:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8018f3a:	2900      	cmp	r1, #0
 8018f3c:	d0f5      	beq.n	8018f2a <__any_on+0x2a>
 8018f3e:	2001      	movs	r0, #1
 8018f40:	e7f6      	b.n	8018f30 <__any_on+0x30>

08018f42 <_calloc_r>:
 8018f42:	b538      	push	{r3, r4, r5, lr}
 8018f44:	fb02 f401 	mul.w	r4, r2, r1
 8018f48:	4621      	mov	r1, r4
 8018f4a:	f000 f857 	bl	8018ffc <_malloc_r>
 8018f4e:	4605      	mov	r5, r0
 8018f50:	b118      	cbz	r0, 8018f5a <_calloc_r+0x18>
 8018f52:	4622      	mov	r2, r4
 8018f54:	2100      	movs	r1, #0
 8018f56:	f7fc f91a 	bl	801518e <memset>
 8018f5a:	4628      	mov	r0, r5
 8018f5c:	bd38      	pop	{r3, r4, r5, pc}
	...

08018f60 <_free_r>:
 8018f60:	b538      	push	{r3, r4, r5, lr}
 8018f62:	4605      	mov	r5, r0
 8018f64:	2900      	cmp	r1, #0
 8018f66:	d045      	beq.n	8018ff4 <_free_r+0x94>
 8018f68:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8018f6c:	1f0c      	subs	r4, r1, #4
 8018f6e:	2b00      	cmp	r3, #0
 8018f70:	bfb8      	it	lt
 8018f72:	18e4      	addlt	r4, r4, r3
 8018f74:	f001 f8e1 	bl	801a13a <__malloc_lock>
 8018f78:	4a1f      	ldr	r2, [pc, #124]	; (8018ff8 <_free_r+0x98>)
 8018f7a:	6813      	ldr	r3, [r2, #0]
 8018f7c:	4610      	mov	r0, r2
 8018f7e:	b933      	cbnz	r3, 8018f8e <_free_r+0x2e>
 8018f80:	6063      	str	r3, [r4, #4]
 8018f82:	6014      	str	r4, [r2, #0]
 8018f84:	4628      	mov	r0, r5
 8018f86:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8018f8a:	f001 b8d7 	b.w	801a13c <__malloc_unlock>
 8018f8e:	42a3      	cmp	r3, r4
 8018f90:	d90c      	bls.n	8018fac <_free_r+0x4c>
 8018f92:	6821      	ldr	r1, [r4, #0]
 8018f94:	1862      	adds	r2, r4, r1
 8018f96:	4293      	cmp	r3, r2
 8018f98:	bf04      	itt	eq
 8018f9a:	681a      	ldreq	r2, [r3, #0]
 8018f9c:	685b      	ldreq	r3, [r3, #4]
 8018f9e:	6063      	str	r3, [r4, #4]
 8018fa0:	bf04      	itt	eq
 8018fa2:	1852      	addeq	r2, r2, r1
 8018fa4:	6022      	streq	r2, [r4, #0]
 8018fa6:	6004      	str	r4, [r0, #0]
 8018fa8:	e7ec      	b.n	8018f84 <_free_r+0x24>
 8018faa:	4613      	mov	r3, r2
 8018fac:	685a      	ldr	r2, [r3, #4]
 8018fae:	b10a      	cbz	r2, 8018fb4 <_free_r+0x54>
 8018fb0:	42a2      	cmp	r2, r4
 8018fb2:	d9fa      	bls.n	8018faa <_free_r+0x4a>
 8018fb4:	6819      	ldr	r1, [r3, #0]
 8018fb6:	1858      	adds	r0, r3, r1
 8018fb8:	42a0      	cmp	r0, r4
 8018fba:	d10b      	bne.n	8018fd4 <_free_r+0x74>
 8018fbc:	6820      	ldr	r0, [r4, #0]
 8018fbe:	4401      	add	r1, r0
 8018fc0:	1858      	adds	r0, r3, r1
 8018fc2:	4282      	cmp	r2, r0
 8018fc4:	6019      	str	r1, [r3, #0]
 8018fc6:	d1dd      	bne.n	8018f84 <_free_r+0x24>
 8018fc8:	6810      	ldr	r0, [r2, #0]
 8018fca:	6852      	ldr	r2, [r2, #4]
 8018fcc:	605a      	str	r2, [r3, #4]
 8018fce:	4401      	add	r1, r0
 8018fd0:	6019      	str	r1, [r3, #0]
 8018fd2:	e7d7      	b.n	8018f84 <_free_r+0x24>
 8018fd4:	d902      	bls.n	8018fdc <_free_r+0x7c>
 8018fd6:	230c      	movs	r3, #12
 8018fd8:	602b      	str	r3, [r5, #0]
 8018fda:	e7d3      	b.n	8018f84 <_free_r+0x24>
 8018fdc:	6820      	ldr	r0, [r4, #0]
 8018fde:	1821      	adds	r1, r4, r0
 8018fe0:	428a      	cmp	r2, r1
 8018fe2:	bf04      	itt	eq
 8018fe4:	6811      	ldreq	r1, [r2, #0]
 8018fe6:	6852      	ldreq	r2, [r2, #4]
 8018fe8:	6062      	str	r2, [r4, #4]
 8018fea:	bf04      	itt	eq
 8018fec:	1809      	addeq	r1, r1, r0
 8018fee:	6021      	streq	r1, [r4, #0]
 8018ff0:	605c      	str	r4, [r3, #4]
 8018ff2:	e7c7      	b.n	8018f84 <_free_r+0x24>
 8018ff4:	bd38      	pop	{r3, r4, r5, pc}
 8018ff6:	bf00      	nop
 8018ff8:	200004d0 	.word	0x200004d0

08018ffc <_malloc_r>:
 8018ffc:	b570      	push	{r4, r5, r6, lr}
 8018ffe:	1ccd      	adds	r5, r1, #3
 8019000:	f025 0503 	bic.w	r5, r5, #3
 8019004:	3508      	adds	r5, #8
 8019006:	2d0c      	cmp	r5, #12
 8019008:	bf38      	it	cc
 801900a:	250c      	movcc	r5, #12
 801900c:	2d00      	cmp	r5, #0
 801900e:	4606      	mov	r6, r0
 8019010:	db01      	blt.n	8019016 <_malloc_r+0x1a>
 8019012:	42a9      	cmp	r1, r5
 8019014:	d903      	bls.n	801901e <_malloc_r+0x22>
 8019016:	230c      	movs	r3, #12
 8019018:	6033      	str	r3, [r6, #0]
 801901a:	2000      	movs	r0, #0
 801901c:	bd70      	pop	{r4, r5, r6, pc}
 801901e:	f001 f88c 	bl	801a13a <__malloc_lock>
 8019022:	4a21      	ldr	r2, [pc, #132]	; (80190a8 <_malloc_r+0xac>)
 8019024:	6814      	ldr	r4, [r2, #0]
 8019026:	4621      	mov	r1, r4
 8019028:	b991      	cbnz	r1, 8019050 <_malloc_r+0x54>
 801902a:	4c20      	ldr	r4, [pc, #128]	; (80190ac <_malloc_r+0xb0>)
 801902c:	6823      	ldr	r3, [r4, #0]
 801902e:	b91b      	cbnz	r3, 8019038 <_malloc_r+0x3c>
 8019030:	4630      	mov	r0, r6
 8019032:	f000 fe35 	bl	8019ca0 <_sbrk_r>
 8019036:	6020      	str	r0, [r4, #0]
 8019038:	4629      	mov	r1, r5
 801903a:	4630      	mov	r0, r6
 801903c:	f000 fe30 	bl	8019ca0 <_sbrk_r>
 8019040:	1c43      	adds	r3, r0, #1
 8019042:	d124      	bne.n	801908e <_malloc_r+0x92>
 8019044:	230c      	movs	r3, #12
 8019046:	6033      	str	r3, [r6, #0]
 8019048:	4630      	mov	r0, r6
 801904a:	f001 f877 	bl	801a13c <__malloc_unlock>
 801904e:	e7e4      	b.n	801901a <_malloc_r+0x1e>
 8019050:	680b      	ldr	r3, [r1, #0]
 8019052:	1b5b      	subs	r3, r3, r5
 8019054:	d418      	bmi.n	8019088 <_malloc_r+0x8c>
 8019056:	2b0b      	cmp	r3, #11
 8019058:	d90f      	bls.n	801907a <_malloc_r+0x7e>
 801905a:	600b      	str	r3, [r1, #0]
 801905c:	50cd      	str	r5, [r1, r3]
 801905e:	18cc      	adds	r4, r1, r3
 8019060:	4630      	mov	r0, r6
 8019062:	f001 f86b 	bl	801a13c <__malloc_unlock>
 8019066:	f104 000b 	add.w	r0, r4, #11
 801906a:	1d23      	adds	r3, r4, #4
 801906c:	f020 0007 	bic.w	r0, r0, #7
 8019070:	1ac3      	subs	r3, r0, r3
 8019072:	d0d3      	beq.n	801901c <_malloc_r+0x20>
 8019074:	425a      	negs	r2, r3
 8019076:	50e2      	str	r2, [r4, r3]
 8019078:	e7d0      	b.n	801901c <_malloc_r+0x20>
 801907a:	428c      	cmp	r4, r1
 801907c:	684b      	ldr	r3, [r1, #4]
 801907e:	bf16      	itet	ne
 8019080:	6063      	strne	r3, [r4, #4]
 8019082:	6013      	streq	r3, [r2, #0]
 8019084:	460c      	movne	r4, r1
 8019086:	e7eb      	b.n	8019060 <_malloc_r+0x64>
 8019088:	460c      	mov	r4, r1
 801908a:	6849      	ldr	r1, [r1, #4]
 801908c:	e7cc      	b.n	8019028 <_malloc_r+0x2c>
 801908e:	1cc4      	adds	r4, r0, #3
 8019090:	f024 0403 	bic.w	r4, r4, #3
 8019094:	42a0      	cmp	r0, r4
 8019096:	d005      	beq.n	80190a4 <_malloc_r+0xa8>
 8019098:	1a21      	subs	r1, r4, r0
 801909a:	4630      	mov	r0, r6
 801909c:	f000 fe00 	bl	8019ca0 <_sbrk_r>
 80190a0:	3001      	adds	r0, #1
 80190a2:	d0cf      	beq.n	8019044 <_malloc_r+0x48>
 80190a4:	6025      	str	r5, [r4, #0]
 80190a6:	e7db      	b.n	8019060 <_malloc_r+0x64>
 80190a8:	200004d0 	.word	0x200004d0
 80190ac:	200004d4 	.word	0x200004d4

080190b0 <__ssputs_r>:
 80190b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80190b4:	688e      	ldr	r6, [r1, #8]
 80190b6:	429e      	cmp	r6, r3
 80190b8:	4682      	mov	sl, r0
 80190ba:	460c      	mov	r4, r1
 80190bc:	4690      	mov	r8, r2
 80190be:	4699      	mov	r9, r3
 80190c0:	d837      	bhi.n	8019132 <__ssputs_r+0x82>
 80190c2:	898a      	ldrh	r2, [r1, #12]
 80190c4:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80190c8:	d031      	beq.n	801912e <__ssputs_r+0x7e>
 80190ca:	6825      	ldr	r5, [r4, #0]
 80190cc:	6909      	ldr	r1, [r1, #16]
 80190ce:	1a6f      	subs	r7, r5, r1
 80190d0:	6965      	ldr	r5, [r4, #20]
 80190d2:	2302      	movs	r3, #2
 80190d4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80190d8:	fb95 f5f3 	sdiv	r5, r5, r3
 80190dc:	f109 0301 	add.w	r3, r9, #1
 80190e0:	443b      	add	r3, r7
 80190e2:	429d      	cmp	r5, r3
 80190e4:	bf38      	it	cc
 80190e6:	461d      	movcc	r5, r3
 80190e8:	0553      	lsls	r3, r2, #21
 80190ea:	d530      	bpl.n	801914e <__ssputs_r+0x9e>
 80190ec:	4629      	mov	r1, r5
 80190ee:	f7ff ff85 	bl	8018ffc <_malloc_r>
 80190f2:	4606      	mov	r6, r0
 80190f4:	b950      	cbnz	r0, 801910c <__ssputs_r+0x5c>
 80190f6:	230c      	movs	r3, #12
 80190f8:	f8ca 3000 	str.w	r3, [sl]
 80190fc:	89a3      	ldrh	r3, [r4, #12]
 80190fe:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8019102:	81a3      	strh	r3, [r4, #12]
 8019104:	f04f 30ff 	mov.w	r0, #4294967295
 8019108:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801910c:	463a      	mov	r2, r7
 801910e:	6921      	ldr	r1, [r4, #16]
 8019110:	f7fc f832 	bl	8015178 <memcpy>
 8019114:	89a3      	ldrh	r3, [r4, #12]
 8019116:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 801911a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801911e:	81a3      	strh	r3, [r4, #12]
 8019120:	6126      	str	r6, [r4, #16]
 8019122:	6165      	str	r5, [r4, #20]
 8019124:	443e      	add	r6, r7
 8019126:	1bed      	subs	r5, r5, r7
 8019128:	6026      	str	r6, [r4, #0]
 801912a:	60a5      	str	r5, [r4, #8]
 801912c:	464e      	mov	r6, r9
 801912e:	454e      	cmp	r6, r9
 8019130:	d900      	bls.n	8019134 <__ssputs_r+0x84>
 8019132:	464e      	mov	r6, r9
 8019134:	4632      	mov	r2, r6
 8019136:	4641      	mov	r1, r8
 8019138:	6820      	ldr	r0, [r4, #0]
 801913a:	f000 ffe5 	bl	801a108 <memmove>
 801913e:	68a3      	ldr	r3, [r4, #8]
 8019140:	1b9b      	subs	r3, r3, r6
 8019142:	60a3      	str	r3, [r4, #8]
 8019144:	6823      	ldr	r3, [r4, #0]
 8019146:	441e      	add	r6, r3
 8019148:	6026      	str	r6, [r4, #0]
 801914a:	2000      	movs	r0, #0
 801914c:	e7dc      	b.n	8019108 <__ssputs_r+0x58>
 801914e:	462a      	mov	r2, r5
 8019150:	f000 fff5 	bl	801a13e <_realloc_r>
 8019154:	4606      	mov	r6, r0
 8019156:	2800      	cmp	r0, #0
 8019158:	d1e2      	bne.n	8019120 <__ssputs_r+0x70>
 801915a:	6921      	ldr	r1, [r4, #16]
 801915c:	4650      	mov	r0, sl
 801915e:	f7ff feff 	bl	8018f60 <_free_r>
 8019162:	e7c8      	b.n	80190f6 <__ssputs_r+0x46>

08019164 <_svfiprintf_r>:
 8019164:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019168:	461d      	mov	r5, r3
 801916a:	898b      	ldrh	r3, [r1, #12]
 801916c:	061f      	lsls	r7, r3, #24
 801916e:	b09d      	sub	sp, #116	; 0x74
 8019170:	4680      	mov	r8, r0
 8019172:	460c      	mov	r4, r1
 8019174:	4616      	mov	r6, r2
 8019176:	d50f      	bpl.n	8019198 <_svfiprintf_r+0x34>
 8019178:	690b      	ldr	r3, [r1, #16]
 801917a:	b96b      	cbnz	r3, 8019198 <_svfiprintf_r+0x34>
 801917c:	2140      	movs	r1, #64	; 0x40
 801917e:	f7ff ff3d 	bl	8018ffc <_malloc_r>
 8019182:	6020      	str	r0, [r4, #0]
 8019184:	6120      	str	r0, [r4, #16]
 8019186:	b928      	cbnz	r0, 8019194 <_svfiprintf_r+0x30>
 8019188:	230c      	movs	r3, #12
 801918a:	f8c8 3000 	str.w	r3, [r8]
 801918e:	f04f 30ff 	mov.w	r0, #4294967295
 8019192:	e0c8      	b.n	8019326 <_svfiprintf_r+0x1c2>
 8019194:	2340      	movs	r3, #64	; 0x40
 8019196:	6163      	str	r3, [r4, #20]
 8019198:	2300      	movs	r3, #0
 801919a:	9309      	str	r3, [sp, #36]	; 0x24
 801919c:	2320      	movs	r3, #32
 801919e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80191a2:	2330      	movs	r3, #48	; 0x30
 80191a4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80191a8:	9503      	str	r5, [sp, #12]
 80191aa:	f04f 0b01 	mov.w	fp, #1
 80191ae:	4637      	mov	r7, r6
 80191b0:	463d      	mov	r5, r7
 80191b2:	f815 3b01 	ldrb.w	r3, [r5], #1
 80191b6:	b10b      	cbz	r3, 80191bc <_svfiprintf_r+0x58>
 80191b8:	2b25      	cmp	r3, #37	; 0x25
 80191ba:	d13e      	bne.n	801923a <_svfiprintf_r+0xd6>
 80191bc:	ebb7 0a06 	subs.w	sl, r7, r6
 80191c0:	d00b      	beq.n	80191da <_svfiprintf_r+0x76>
 80191c2:	4653      	mov	r3, sl
 80191c4:	4632      	mov	r2, r6
 80191c6:	4621      	mov	r1, r4
 80191c8:	4640      	mov	r0, r8
 80191ca:	f7ff ff71 	bl	80190b0 <__ssputs_r>
 80191ce:	3001      	adds	r0, #1
 80191d0:	f000 80a4 	beq.w	801931c <_svfiprintf_r+0x1b8>
 80191d4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80191d6:	4453      	add	r3, sl
 80191d8:	9309      	str	r3, [sp, #36]	; 0x24
 80191da:	783b      	ldrb	r3, [r7, #0]
 80191dc:	2b00      	cmp	r3, #0
 80191de:	f000 809d 	beq.w	801931c <_svfiprintf_r+0x1b8>
 80191e2:	2300      	movs	r3, #0
 80191e4:	f04f 32ff 	mov.w	r2, #4294967295
 80191e8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80191ec:	9304      	str	r3, [sp, #16]
 80191ee:	9307      	str	r3, [sp, #28]
 80191f0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80191f4:	931a      	str	r3, [sp, #104]	; 0x68
 80191f6:	462f      	mov	r7, r5
 80191f8:	2205      	movs	r2, #5
 80191fa:	f817 1b01 	ldrb.w	r1, [r7], #1
 80191fe:	4850      	ldr	r0, [pc, #320]	; (8019340 <_svfiprintf_r+0x1dc>)
 8019200:	f7ee ff26 	bl	8008050 <memchr>
 8019204:	9b04      	ldr	r3, [sp, #16]
 8019206:	b9d0      	cbnz	r0, 801923e <_svfiprintf_r+0xda>
 8019208:	06d9      	lsls	r1, r3, #27
 801920a:	bf44      	itt	mi
 801920c:	2220      	movmi	r2, #32
 801920e:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8019212:	071a      	lsls	r2, r3, #28
 8019214:	bf44      	itt	mi
 8019216:	222b      	movmi	r2, #43	; 0x2b
 8019218:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 801921c:	782a      	ldrb	r2, [r5, #0]
 801921e:	2a2a      	cmp	r2, #42	; 0x2a
 8019220:	d015      	beq.n	801924e <_svfiprintf_r+0xea>
 8019222:	9a07      	ldr	r2, [sp, #28]
 8019224:	462f      	mov	r7, r5
 8019226:	2000      	movs	r0, #0
 8019228:	250a      	movs	r5, #10
 801922a:	4639      	mov	r1, r7
 801922c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8019230:	3b30      	subs	r3, #48	; 0x30
 8019232:	2b09      	cmp	r3, #9
 8019234:	d94d      	bls.n	80192d2 <_svfiprintf_r+0x16e>
 8019236:	b1b8      	cbz	r0, 8019268 <_svfiprintf_r+0x104>
 8019238:	e00f      	b.n	801925a <_svfiprintf_r+0xf6>
 801923a:	462f      	mov	r7, r5
 801923c:	e7b8      	b.n	80191b0 <_svfiprintf_r+0x4c>
 801923e:	4a40      	ldr	r2, [pc, #256]	; (8019340 <_svfiprintf_r+0x1dc>)
 8019240:	1a80      	subs	r0, r0, r2
 8019242:	fa0b f000 	lsl.w	r0, fp, r0
 8019246:	4318      	orrs	r0, r3
 8019248:	9004      	str	r0, [sp, #16]
 801924a:	463d      	mov	r5, r7
 801924c:	e7d3      	b.n	80191f6 <_svfiprintf_r+0x92>
 801924e:	9a03      	ldr	r2, [sp, #12]
 8019250:	1d11      	adds	r1, r2, #4
 8019252:	6812      	ldr	r2, [r2, #0]
 8019254:	9103      	str	r1, [sp, #12]
 8019256:	2a00      	cmp	r2, #0
 8019258:	db01      	blt.n	801925e <_svfiprintf_r+0xfa>
 801925a:	9207      	str	r2, [sp, #28]
 801925c:	e004      	b.n	8019268 <_svfiprintf_r+0x104>
 801925e:	4252      	negs	r2, r2
 8019260:	f043 0302 	orr.w	r3, r3, #2
 8019264:	9207      	str	r2, [sp, #28]
 8019266:	9304      	str	r3, [sp, #16]
 8019268:	783b      	ldrb	r3, [r7, #0]
 801926a:	2b2e      	cmp	r3, #46	; 0x2e
 801926c:	d10c      	bne.n	8019288 <_svfiprintf_r+0x124>
 801926e:	787b      	ldrb	r3, [r7, #1]
 8019270:	2b2a      	cmp	r3, #42	; 0x2a
 8019272:	d133      	bne.n	80192dc <_svfiprintf_r+0x178>
 8019274:	9b03      	ldr	r3, [sp, #12]
 8019276:	1d1a      	adds	r2, r3, #4
 8019278:	681b      	ldr	r3, [r3, #0]
 801927a:	9203      	str	r2, [sp, #12]
 801927c:	2b00      	cmp	r3, #0
 801927e:	bfb8      	it	lt
 8019280:	f04f 33ff 	movlt.w	r3, #4294967295
 8019284:	3702      	adds	r7, #2
 8019286:	9305      	str	r3, [sp, #20]
 8019288:	4d2e      	ldr	r5, [pc, #184]	; (8019344 <_svfiprintf_r+0x1e0>)
 801928a:	7839      	ldrb	r1, [r7, #0]
 801928c:	2203      	movs	r2, #3
 801928e:	4628      	mov	r0, r5
 8019290:	f7ee fede 	bl	8008050 <memchr>
 8019294:	b138      	cbz	r0, 80192a6 <_svfiprintf_r+0x142>
 8019296:	2340      	movs	r3, #64	; 0x40
 8019298:	1b40      	subs	r0, r0, r5
 801929a:	fa03 f000 	lsl.w	r0, r3, r0
 801929e:	9b04      	ldr	r3, [sp, #16]
 80192a0:	4303      	orrs	r3, r0
 80192a2:	3701      	adds	r7, #1
 80192a4:	9304      	str	r3, [sp, #16]
 80192a6:	7839      	ldrb	r1, [r7, #0]
 80192a8:	4827      	ldr	r0, [pc, #156]	; (8019348 <_svfiprintf_r+0x1e4>)
 80192aa:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80192ae:	2206      	movs	r2, #6
 80192b0:	1c7e      	adds	r6, r7, #1
 80192b2:	f7ee fecd 	bl	8008050 <memchr>
 80192b6:	2800      	cmp	r0, #0
 80192b8:	d038      	beq.n	801932c <_svfiprintf_r+0x1c8>
 80192ba:	4b24      	ldr	r3, [pc, #144]	; (801934c <_svfiprintf_r+0x1e8>)
 80192bc:	bb13      	cbnz	r3, 8019304 <_svfiprintf_r+0x1a0>
 80192be:	9b03      	ldr	r3, [sp, #12]
 80192c0:	3307      	adds	r3, #7
 80192c2:	f023 0307 	bic.w	r3, r3, #7
 80192c6:	3308      	adds	r3, #8
 80192c8:	9303      	str	r3, [sp, #12]
 80192ca:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80192cc:	444b      	add	r3, r9
 80192ce:	9309      	str	r3, [sp, #36]	; 0x24
 80192d0:	e76d      	b.n	80191ae <_svfiprintf_r+0x4a>
 80192d2:	fb05 3202 	mla	r2, r5, r2, r3
 80192d6:	2001      	movs	r0, #1
 80192d8:	460f      	mov	r7, r1
 80192da:	e7a6      	b.n	801922a <_svfiprintf_r+0xc6>
 80192dc:	2300      	movs	r3, #0
 80192de:	3701      	adds	r7, #1
 80192e0:	9305      	str	r3, [sp, #20]
 80192e2:	4619      	mov	r1, r3
 80192e4:	250a      	movs	r5, #10
 80192e6:	4638      	mov	r0, r7
 80192e8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80192ec:	3a30      	subs	r2, #48	; 0x30
 80192ee:	2a09      	cmp	r2, #9
 80192f0:	d903      	bls.n	80192fa <_svfiprintf_r+0x196>
 80192f2:	2b00      	cmp	r3, #0
 80192f4:	d0c8      	beq.n	8019288 <_svfiprintf_r+0x124>
 80192f6:	9105      	str	r1, [sp, #20]
 80192f8:	e7c6      	b.n	8019288 <_svfiprintf_r+0x124>
 80192fa:	fb05 2101 	mla	r1, r5, r1, r2
 80192fe:	2301      	movs	r3, #1
 8019300:	4607      	mov	r7, r0
 8019302:	e7f0      	b.n	80192e6 <_svfiprintf_r+0x182>
 8019304:	ab03      	add	r3, sp, #12
 8019306:	9300      	str	r3, [sp, #0]
 8019308:	4622      	mov	r2, r4
 801930a:	4b11      	ldr	r3, [pc, #68]	; (8019350 <_svfiprintf_r+0x1ec>)
 801930c:	a904      	add	r1, sp, #16
 801930e:	4640      	mov	r0, r8
 8019310:	f7fb ffda 	bl	80152c8 <_printf_float>
 8019314:	f1b0 3fff 	cmp.w	r0, #4294967295
 8019318:	4681      	mov	r9, r0
 801931a:	d1d6      	bne.n	80192ca <_svfiprintf_r+0x166>
 801931c:	89a3      	ldrh	r3, [r4, #12]
 801931e:	065b      	lsls	r3, r3, #25
 8019320:	f53f af35 	bmi.w	801918e <_svfiprintf_r+0x2a>
 8019324:	9809      	ldr	r0, [sp, #36]	; 0x24
 8019326:	b01d      	add	sp, #116	; 0x74
 8019328:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801932c:	ab03      	add	r3, sp, #12
 801932e:	9300      	str	r3, [sp, #0]
 8019330:	4622      	mov	r2, r4
 8019332:	4b07      	ldr	r3, [pc, #28]	; (8019350 <_svfiprintf_r+0x1ec>)
 8019334:	a904      	add	r1, sp, #16
 8019336:	4640      	mov	r0, r8
 8019338:	f7fc fa7c 	bl	8015834 <_printf_i>
 801933c:	e7ea      	b.n	8019314 <_svfiprintf_r+0x1b0>
 801933e:	bf00      	nop
 8019340:	0801a694 	.word	0x0801a694
 8019344:	0801a69a 	.word	0x0801a69a
 8019348:	0801a69e 	.word	0x0801a69e
 801934c:	080152c9 	.word	0x080152c9
 8019350:	080190b1 	.word	0x080190b1

08019354 <__sfputc_r>:
 8019354:	6893      	ldr	r3, [r2, #8]
 8019356:	3b01      	subs	r3, #1
 8019358:	2b00      	cmp	r3, #0
 801935a:	b410      	push	{r4}
 801935c:	6093      	str	r3, [r2, #8]
 801935e:	da08      	bge.n	8019372 <__sfputc_r+0x1e>
 8019360:	6994      	ldr	r4, [r2, #24]
 8019362:	42a3      	cmp	r3, r4
 8019364:	db01      	blt.n	801936a <__sfputc_r+0x16>
 8019366:	290a      	cmp	r1, #10
 8019368:	d103      	bne.n	8019372 <__sfputc_r+0x1e>
 801936a:	f85d 4b04 	ldr.w	r4, [sp], #4
 801936e:	f7fd bd75 	b.w	8016e5c <__swbuf_r>
 8019372:	6813      	ldr	r3, [r2, #0]
 8019374:	1c58      	adds	r0, r3, #1
 8019376:	6010      	str	r0, [r2, #0]
 8019378:	7019      	strb	r1, [r3, #0]
 801937a:	4608      	mov	r0, r1
 801937c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8019380:	4770      	bx	lr

08019382 <__sfputs_r>:
 8019382:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8019384:	4606      	mov	r6, r0
 8019386:	460f      	mov	r7, r1
 8019388:	4614      	mov	r4, r2
 801938a:	18d5      	adds	r5, r2, r3
 801938c:	42ac      	cmp	r4, r5
 801938e:	d101      	bne.n	8019394 <__sfputs_r+0x12>
 8019390:	2000      	movs	r0, #0
 8019392:	e007      	b.n	80193a4 <__sfputs_r+0x22>
 8019394:	463a      	mov	r2, r7
 8019396:	f814 1b01 	ldrb.w	r1, [r4], #1
 801939a:	4630      	mov	r0, r6
 801939c:	f7ff ffda 	bl	8019354 <__sfputc_r>
 80193a0:	1c43      	adds	r3, r0, #1
 80193a2:	d1f3      	bne.n	801938c <__sfputs_r+0xa>
 80193a4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080193a8 <_vfiprintf_r>:
 80193a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80193ac:	460c      	mov	r4, r1
 80193ae:	b09d      	sub	sp, #116	; 0x74
 80193b0:	4617      	mov	r7, r2
 80193b2:	461d      	mov	r5, r3
 80193b4:	4606      	mov	r6, r0
 80193b6:	b118      	cbz	r0, 80193c0 <_vfiprintf_r+0x18>
 80193b8:	6983      	ldr	r3, [r0, #24]
 80193ba:	b90b      	cbnz	r3, 80193c0 <_vfiprintf_r+0x18>
 80193bc:	f7fe fd56 	bl	8017e6c <__sinit>
 80193c0:	4b7c      	ldr	r3, [pc, #496]	; (80195b4 <_vfiprintf_r+0x20c>)
 80193c2:	429c      	cmp	r4, r3
 80193c4:	d158      	bne.n	8019478 <_vfiprintf_r+0xd0>
 80193c6:	6874      	ldr	r4, [r6, #4]
 80193c8:	89a3      	ldrh	r3, [r4, #12]
 80193ca:	0718      	lsls	r0, r3, #28
 80193cc:	d55e      	bpl.n	801948c <_vfiprintf_r+0xe4>
 80193ce:	6923      	ldr	r3, [r4, #16]
 80193d0:	2b00      	cmp	r3, #0
 80193d2:	d05b      	beq.n	801948c <_vfiprintf_r+0xe4>
 80193d4:	2300      	movs	r3, #0
 80193d6:	9309      	str	r3, [sp, #36]	; 0x24
 80193d8:	2320      	movs	r3, #32
 80193da:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80193de:	2330      	movs	r3, #48	; 0x30
 80193e0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80193e4:	9503      	str	r5, [sp, #12]
 80193e6:	f04f 0b01 	mov.w	fp, #1
 80193ea:	46b8      	mov	r8, r7
 80193ec:	4645      	mov	r5, r8
 80193ee:	f815 3b01 	ldrb.w	r3, [r5], #1
 80193f2:	b10b      	cbz	r3, 80193f8 <_vfiprintf_r+0x50>
 80193f4:	2b25      	cmp	r3, #37	; 0x25
 80193f6:	d154      	bne.n	80194a2 <_vfiprintf_r+0xfa>
 80193f8:	ebb8 0a07 	subs.w	sl, r8, r7
 80193fc:	d00b      	beq.n	8019416 <_vfiprintf_r+0x6e>
 80193fe:	4653      	mov	r3, sl
 8019400:	463a      	mov	r2, r7
 8019402:	4621      	mov	r1, r4
 8019404:	4630      	mov	r0, r6
 8019406:	f7ff ffbc 	bl	8019382 <__sfputs_r>
 801940a:	3001      	adds	r0, #1
 801940c:	f000 80c2 	beq.w	8019594 <_vfiprintf_r+0x1ec>
 8019410:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8019412:	4453      	add	r3, sl
 8019414:	9309      	str	r3, [sp, #36]	; 0x24
 8019416:	f898 3000 	ldrb.w	r3, [r8]
 801941a:	2b00      	cmp	r3, #0
 801941c:	f000 80ba 	beq.w	8019594 <_vfiprintf_r+0x1ec>
 8019420:	2300      	movs	r3, #0
 8019422:	f04f 32ff 	mov.w	r2, #4294967295
 8019426:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801942a:	9304      	str	r3, [sp, #16]
 801942c:	9307      	str	r3, [sp, #28]
 801942e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8019432:	931a      	str	r3, [sp, #104]	; 0x68
 8019434:	46a8      	mov	r8, r5
 8019436:	2205      	movs	r2, #5
 8019438:	f818 1b01 	ldrb.w	r1, [r8], #1
 801943c:	485e      	ldr	r0, [pc, #376]	; (80195b8 <_vfiprintf_r+0x210>)
 801943e:	f7ee fe07 	bl	8008050 <memchr>
 8019442:	9b04      	ldr	r3, [sp, #16]
 8019444:	bb78      	cbnz	r0, 80194a6 <_vfiprintf_r+0xfe>
 8019446:	06d9      	lsls	r1, r3, #27
 8019448:	bf44      	itt	mi
 801944a:	2220      	movmi	r2, #32
 801944c:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8019450:	071a      	lsls	r2, r3, #28
 8019452:	bf44      	itt	mi
 8019454:	222b      	movmi	r2, #43	; 0x2b
 8019456:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 801945a:	782a      	ldrb	r2, [r5, #0]
 801945c:	2a2a      	cmp	r2, #42	; 0x2a
 801945e:	d02a      	beq.n	80194b6 <_vfiprintf_r+0x10e>
 8019460:	9a07      	ldr	r2, [sp, #28]
 8019462:	46a8      	mov	r8, r5
 8019464:	2000      	movs	r0, #0
 8019466:	250a      	movs	r5, #10
 8019468:	4641      	mov	r1, r8
 801946a:	f811 3b01 	ldrb.w	r3, [r1], #1
 801946e:	3b30      	subs	r3, #48	; 0x30
 8019470:	2b09      	cmp	r3, #9
 8019472:	d969      	bls.n	8019548 <_vfiprintf_r+0x1a0>
 8019474:	b360      	cbz	r0, 80194d0 <_vfiprintf_r+0x128>
 8019476:	e024      	b.n	80194c2 <_vfiprintf_r+0x11a>
 8019478:	4b50      	ldr	r3, [pc, #320]	; (80195bc <_vfiprintf_r+0x214>)
 801947a:	429c      	cmp	r4, r3
 801947c:	d101      	bne.n	8019482 <_vfiprintf_r+0xda>
 801947e:	68b4      	ldr	r4, [r6, #8]
 8019480:	e7a2      	b.n	80193c8 <_vfiprintf_r+0x20>
 8019482:	4b4f      	ldr	r3, [pc, #316]	; (80195c0 <_vfiprintf_r+0x218>)
 8019484:	429c      	cmp	r4, r3
 8019486:	bf08      	it	eq
 8019488:	68f4      	ldreq	r4, [r6, #12]
 801948a:	e79d      	b.n	80193c8 <_vfiprintf_r+0x20>
 801948c:	4621      	mov	r1, r4
 801948e:	4630      	mov	r0, r6
 8019490:	f7fd fd36 	bl	8016f00 <__swsetup_r>
 8019494:	2800      	cmp	r0, #0
 8019496:	d09d      	beq.n	80193d4 <_vfiprintf_r+0x2c>
 8019498:	f04f 30ff 	mov.w	r0, #4294967295
 801949c:	b01d      	add	sp, #116	; 0x74
 801949e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80194a2:	46a8      	mov	r8, r5
 80194a4:	e7a2      	b.n	80193ec <_vfiprintf_r+0x44>
 80194a6:	4a44      	ldr	r2, [pc, #272]	; (80195b8 <_vfiprintf_r+0x210>)
 80194a8:	1a80      	subs	r0, r0, r2
 80194aa:	fa0b f000 	lsl.w	r0, fp, r0
 80194ae:	4318      	orrs	r0, r3
 80194b0:	9004      	str	r0, [sp, #16]
 80194b2:	4645      	mov	r5, r8
 80194b4:	e7be      	b.n	8019434 <_vfiprintf_r+0x8c>
 80194b6:	9a03      	ldr	r2, [sp, #12]
 80194b8:	1d11      	adds	r1, r2, #4
 80194ba:	6812      	ldr	r2, [r2, #0]
 80194bc:	9103      	str	r1, [sp, #12]
 80194be:	2a00      	cmp	r2, #0
 80194c0:	db01      	blt.n	80194c6 <_vfiprintf_r+0x11e>
 80194c2:	9207      	str	r2, [sp, #28]
 80194c4:	e004      	b.n	80194d0 <_vfiprintf_r+0x128>
 80194c6:	4252      	negs	r2, r2
 80194c8:	f043 0302 	orr.w	r3, r3, #2
 80194cc:	9207      	str	r2, [sp, #28]
 80194ce:	9304      	str	r3, [sp, #16]
 80194d0:	f898 3000 	ldrb.w	r3, [r8]
 80194d4:	2b2e      	cmp	r3, #46	; 0x2e
 80194d6:	d10e      	bne.n	80194f6 <_vfiprintf_r+0x14e>
 80194d8:	f898 3001 	ldrb.w	r3, [r8, #1]
 80194dc:	2b2a      	cmp	r3, #42	; 0x2a
 80194de:	d138      	bne.n	8019552 <_vfiprintf_r+0x1aa>
 80194e0:	9b03      	ldr	r3, [sp, #12]
 80194e2:	1d1a      	adds	r2, r3, #4
 80194e4:	681b      	ldr	r3, [r3, #0]
 80194e6:	9203      	str	r2, [sp, #12]
 80194e8:	2b00      	cmp	r3, #0
 80194ea:	bfb8      	it	lt
 80194ec:	f04f 33ff 	movlt.w	r3, #4294967295
 80194f0:	f108 0802 	add.w	r8, r8, #2
 80194f4:	9305      	str	r3, [sp, #20]
 80194f6:	4d33      	ldr	r5, [pc, #204]	; (80195c4 <_vfiprintf_r+0x21c>)
 80194f8:	f898 1000 	ldrb.w	r1, [r8]
 80194fc:	2203      	movs	r2, #3
 80194fe:	4628      	mov	r0, r5
 8019500:	f7ee fda6 	bl	8008050 <memchr>
 8019504:	b140      	cbz	r0, 8019518 <_vfiprintf_r+0x170>
 8019506:	2340      	movs	r3, #64	; 0x40
 8019508:	1b40      	subs	r0, r0, r5
 801950a:	fa03 f000 	lsl.w	r0, r3, r0
 801950e:	9b04      	ldr	r3, [sp, #16]
 8019510:	4303      	orrs	r3, r0
 8019512:	f108 0801 	add.w	r8, r8, #1
 8019516:	9304      	str	r3, [sp, #16]
 8019518:	f898 1000 	ldrb.w	r1, [r8]
 801951c:	482a      	ldr	r0, [pc, #168]	; (80195c8 <_vfiprintf_r+0x220>)
 801951e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8019522:	2206      	movs	r2, #6
 8019524:	f108 0701 	add.w	r7, r8, #1
 8019528:	f7ee fd92 	bl	8008050 <memchr>
 801952c:	2800      	cmp	r0, #0
 801952e:	d037      	beq.n	80195a0 <_vfiprintf_r+0x1f8>
 8019530:	4b26      	ldr	r3, [pc, #152]	; (80195cc <_vfiprintf_r+0x224>)
 8019532:	bb1b      	cbnz	r3, 801957c <_vfiprintf_r+0x1d4>
 8019534:	9b03      	ldr	r3, [sp, #12]
 8019536:	3307      	adds	r3, #7
 8019538:	f023 0307 	bic.w	r3, r3, #7
 801953c:	3308      	adds	r3, #8
 801953e:	9303      	str	r3, [sp, #12]
 8019540:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8019542:	444b      	add	r3, r9
 8019544:	9309      	str	r3, [sp, #36]	; 0x24
 8019546:	e750      	b.n	80193ea <_vfiprintf_r+0x42>
 8019548:	fb05 3202 	mla	r2, r5, r2, r3
 801954c:	2001      	movs	r0, #1
 801954e:	4688      	mov	r8, r1
 8019550:	e78a      	b.n	8019468 <_vfiprintf_r+0xc0>
 8019552:	2300      	movs	r3, #0
 8019554:	f108 0801 	add.w	r8, r8, #1
 8019558:	9305      	str	r3, [sp, #20]
 801955a:	4619      	mov	r1, r3
 801955c:	250a      	movs	r5, #10
 801955e:	4640      	mov	r0, r8
 8019560:	f810 2b01 	ldrb.w	r2, [r0], #1
 8019564:	3a30      	subs	r2, #48	; 0x30
 8019566:	2a09      	cmp	r2, #9
 8019568:	d903      	bls.n	8019572 <_vfiprintf_r+0x1ca>
 801956a:	2b00      	cmp	r3, #0
 801956c:	d0c3      	beq.n	80194f6 <_vfiprintf_r+0x14e>
 801956e:	9105      	str	r1, [sp, #20]
 8019570:	e7c1      	b.n	80194f6 <_vfiprintf_r+0x14e>
 8019572:	fb05 2101 	mla	r1, r5, r1, r2
 8019576:	2301      	movs	r3, #1
 8019578:	4680      	mov	r8, r0
 801957a:	e7f0      	b.n	801955e <_vfiprintf_r+0x1b6>
 801957c:	ab03      	add	r3, sp, #12
 801957e:	9300      	str	r3, [sp, #0]
 8019580:	4622      	mov	r2, r4
 8019582:	4b13      	ldr	r3, [pc, #76]	; (80195d0 <_vfiprintf_r+0x228>)
 8019584:	a904      	add	r1, sp, #16
 8019586:	4630      	mov	r0, r6
 8019588:	f7fb fe9e 	bl	80152c8 <_printf_float>
 801958c:	f1b0 3fff 	cmp.w	r0, #4294967295
 8019590:	4681      	mov	r9, r0
 8019592:	d1d5      	bne.n	8019540 <_vfiprintf_r+0x198>
 8019594:	89a3      	ldrh	r3, [r4, #12]
 8019596:	065b      	lsls	r3, r3, #25
 8019598:	f53f af7e 	bmi.w	8019498 <_vfiprintf_r+0xf0>
 801959c:	9809      	ldr	r0, [sp, #36]	; 0x24
 801959e:	e77d      	b.n	801949c <_vfiprintf_r+0xf4>
 80195a0:	ab03      	add	r3, sp, #12
 80195a2:	9300      	str	r3, [sp, #0]
 80195a4:	4622      	mov	r2, r4
 80195a6:	4b0a      	ldr	r3, [pc, #40]	; (80195d0 <_vfiprintf_r+0x228>)
 80195a8:	a904      	add	r1, sp, #16
 80195aa:	4630      	mov	r0, r6
 80195ac:	f7fc f942 	bl	8015834 <_printf_i>
 80195b0:	e7ec      	b.n	801958c <_vfiprintf_r+0x1e4>
 80195b2:	bf00      	nop
 80195b4:	0801a548 	.word	0x0801a548
 80195b8:	0801a694 	.word	0x0801a694
 80195bc:	0801a568 	.word	0x0801a568
 80195c0:	0801a528 	.word	0x0801a528
 80195c4:	0801a69a 	.word	0x0801a69a
 80195c8:	0801a69e 	.word	0x0801a69e
 80195cc:	080152c9 	.word	0x080152c9
 80195d0:	08019383 	.word	0x08019383

080195d4 <__svfiscanf_r>:
 80195d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80195d8:	f5ad 7d23 	sub.w	sp, sp, #652	; 0x28c
 80195dc:	460c      	mov	r4, r1
 80195de:	2100      	movs	r1, #0
 80195e0:	9144      	str	r1, [sp, #272]	; 0x110
 80195e2:	9145      	str	r1, [sp, #276]	; 0x114
 80195e4:	499f      	ldr	r1, [pc, #636]	; (8019864 <__svfiscanf_r+0x290>)
 80195e6:	91a0      	str	r1, [sp, #640]	; 0x280
 80195e8:	f10d 0804 	add.w	r8, sp, #4
 80195ec:	499e      	ldr	r1, [pc, #632]	; (8019868 <__svfiscanf_r+0x294>)
 80195ee:	f8df 927c 	ldr.w	r9, [pc, #636]	; 801986c <__svfiscanf_r+0x298>
 80195f2:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 80195f6:	4606      	mov	r6, r0
 80195f8:	4692      	mov	sl, r2
 80195fa:	91a1      	str	r1, [sp, #644]	; 0x284
 80195fc:	9300      	str	r3, [sp, #0]
 80195fe:	270a      	movs	r7, #10
 8019600:	f89a 3000 	ldrb.w	r3, [sl]
 8019604:	2b00      	cmp	r3, #0
 8019606:	f000 812a 	beq.w	801985e <__svfiscanf_r+0x28a>
 801960a:	4655      	mov	r5, sl
 801960c:	f7fe fffe 	bl	801860c <__locale_ctype_ptr>
 8019610:	f815 bb01 	ldrb.w	fp, [r5], #1
 8019614:	4458      	add	r0, fp
 8019616:	7843      	ldrb	r3, [r0, #1]
 8019618:	f013 0308 	ands.w	r3, r3, #8
 801961c:	d01c      	beq.n	8019658 <__svfiscanf_r+0x84>
 801961e:	6863      	ldr	r3, [r4, #4]
 8019620:	2b00      	cmp	r3, #0
 8019622:	dd12      	ble.n	801964a <__svfiscanf_r+0x76>
 8019624:	f7fe fff2 	bl	801860c <__locale_ctype_ptr>
 8019628:	6823      	ldr	r3, [r4, #0]
 801962a:	781a      	ldrb	r2, [r3, #0]
 801962c:	4410      	add	r0, r2
 801962e:	7842      	ldrb	r2, [r0, #1]
 8019630:	0712      	lsls	r2, r2, #28
 8019632:	d401      	bmi.n	8019638 <__svfiscanf_r+0x64>
 8019634:	46aa      	mov	sl, r5
 8019636:	e7e3      	b.n	8019600 <__svfiscanf_r+0x2c>
 8019638:	9a45      	ldr	r2, [sp, #276]	; 0x114
 801963a:	3201      	adds	r2, #1
 801963c:	9245      	str	r2, [sp, #276]	; 0x114
 801963e:	6862      	ldr	r2, [r4, #4]
 8019640:	3301      	adds	r3, #1
 8019642:	3a01      	subs	r2, #1
 8019644:	6062      	str	r2, [r4, #4]
 8019646:	6023      	str	r3, [r4, #0]
 8019648:	e7e9      	b.n	801961e <__svfiscanf_r+0x4a>
 801964a:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 801964c:	4621      	mov	r1, r4
 801964e:	4630      	mov	r0, r6
 8019650:	4798      	blx	r3
 8019652:	2800      	cmp	r0, #0
 8019654:	d0e6      	beq.n	8019624 <__svfiscanf_r+0x50>
 8019656:	e7ed      	b.n	8019634 <__svfiscanf_r+0x60>
 8019658:	f1bb 0f25 	cmp.w	fp, #37	; 0x25
 801965c:	f040 8082 	bne.w	8019764 <__svfiscanf_r+0x190>
 8019660:	9343      	str	r3, [sp, #268]	; 0x10c
 8019662:	9341      	str	r3, [sp, #260]	; 0x104
 8019664:	f89a 3001 	ldrb.w	r3, [sl, #1]
 8019668:	2b2a      	cmp	r3, #42	; 0x2a
 801966a:	d103      	bne.n	8019674 <__svfiscanf_r+0xa0>
 801966c:	2310      	movs	r3, #16
 801966e:	9341      	str	r3, [sp, #260]	; 0x104
 8019670:	f10a 0502 	add.w	r5, sl, #2
 8019674:	46aa      	mov	sl, r5
 8019676:	f815 1b01 	ldrb.w	r1, [r5], #1
 801967a:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 801967e:	2a09      	cmp	r2, #9
 8019680:	d922      	bls.n	80196c8 <__svfiscanf_r+0xf4>
 8019682:	2203      	movs	r2, #3
 8019684:	4879      	ldr	r0, [pc, #484]	; (801986c <__svfiscanf_r+0x298>)
 8019686:	f7ee fce3 	bl	8008050 <memchr>
 801968a:	b138      	cbz	r0, 801969c <__svfiscanf_r+0xc8>
 801968c:	eba0 0309 	sub.w	r3, r0, r9
 8019690:	2001      	movs	r0, #1
 8019692:	4098      	lsls	r0, r3
 8019694:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8019696:	4318      	orrs	r0, r3
 8019698:	9041      	str	r0, [sp, #260]	; 0x104
 801969a:	46aa      	mov	sl, r5
 801969c:	f89a 3000 	ldrb.w	r3, [sl]
 80196a0:	2b67      	cmp	r3, #103	; 0x67
 80196a2:	f10a 0501 	add.w	r5, sl, #1
 80196a6:	d82b      	bhi.n	8019700 <__svfiscanf_r+0x12c>
 80196a8:	2b65      	cmp	r3, #101	; 0x65
 80196aa:	f080 809f 	bcs.w	80197ec <__svfiscanf_r+0x218>
 80196ae:	2b47      	cmp	r3, #71	; 0x47
 80196b0:	d810      	bhi.n	80196d4 <__svfiscanf_r+0x100>
 80196b2:	2b45      	cmp	r3, #69	; 0x45
 80196b4:	f080 809a 	bcs.w	80197ec <__svfiscanf_r+0x218>
 80196b8:	2b00      	cmp	r3, #0
 80196ba:	d06c      	beq.n	8019796 <__svfiscanf_r+0x1c2>
 80196bc:	2b25      	cmp	r3, #37	; 0x25
 80196be:	d051      	beq.n	8019764 <__svfiscanf_r+0x190>
 80196c0:	2303      	movs	r3, #3
 80196c2:	9347      	str	r3, [sp, #284]	; 0x11c
 80196c4:	9742      	str	r7, [sp, #264]	; 0x108
 80196c6:	e027      	b.n	8019718 <__svfiscanf_r+0x144>
 80196c8:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 80196ca:	fb07 1303 	mla	r3, r7, r3, r1
 80196ce:	3b30      	subs	r3, #48	; 0x30
 80196d0:	9343      	str	r3, [sp, #268]	; 0x10c
 80196d2:	e7cf      	b.n	8019674 <__svfiscanf_r+0xa0>
 80196d4:	2b5b      	cmp	r3, #91	; 0x5b
 80196d6:	d06a      	beq.n	80197ae <__svfiscanf_r+0x1da>
 80196d8:	d80c      	bhi.n	80196f4 <__svfiscanf_r+0x120>
 80196da:	2b58      	cmp	r3, #88	; 0x58
 80196dc:	d1f0      	bne.n	80196c0 <__svfiscanf_r+0xec>
 80196de:	9a41      	ldr	r2, [sp, #260]	; 0x104
 80196e0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80196e4:	9241      	str	r2, [sp, #260]	; 0x104
 80196e6:	2210      	movs	r2, #16
 80196e8:	9242      	str	r2, [sp, #264]	; 0x108
 80196ea:	2b6e      	cmp	r3, #110	; 0x6e
 80196ec:	bf8c      	ite	hi
 80196ee:	2304      	movhi	r3, #4
 80196f0:	2303      	movls	r3, #3
 80196f2:	e010      	b.n	8019716 <__svfiscanf_r+0x142>
 80196f4:	2b63      	cmp	r3, #99	; 0x63
 80196f6:	d065      	beq.n	80197c4 <__svfiscanf_r+0x1f0>
 80196f8:	2b64      	cmp	r3, #100	; 0x64
 80196fa:	d1e1      	bne.n	80196c0 <__svfiscanf_r+0xec>
 80196fc:	9742      	str	r7, [sp, #264]	; 0x108
 80196fe:	e7f4      	b.n	80196ea <__svfiscanf_r+0x116>
 8019700:	2b70      	cmp	r3, #112	; 0x70
 8019702:	d04b      	beq.n	801979c <__svfiscanf_r+0x1c8>
 8019704:	d826      	bhi.n	8019754 <__svfiscanf_r+0x180>
 8019706:	2b6e      	cmp	r3, #110	; 0x6e
 8019708:	d062      	beq.n	80197d0 <__svfiscanf_r+0x1fc>
 801970a:	d84c      	bhi.n	80197a6 <__svfiscanf_r+0x1d2>
 801970c:	2b69      	cmp	r3, #105	; 0x69
 801970e:	d1d7      	bne.n	80196c0 <__svfiscanf_r+0xec>
 8019710:	2300      	movs	r3, #0
 8019712:	9342      	str	r3, [sp, #264]	; 0x108
 8019714:	2303      	movs	r3, #3
 8019716:	9347      	str	r3, [sp, #284]	; 0x11c
 8019718:	6863      	ldr	r3, [r4, #4]
 801971a:	2b00      	cmp	r3, #0
 801971c:	dd68      	ble.n	80197f0 <__svfiscanf_r+0x21c>
 801971e:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8019720:	0659      	lsls	r1, r3, #25
 8019722:	d407      	bmi.n	8019734 <__svfiscanf_r+0x160>
 8019724:	f7fe ff72 	bl	801860c <__locale_ctype_ptr>
 8019728:	6823      	ldr	r3, [r4, #0]
 801972a:	781a      	ldrb	r2, [r3, #0]
 801972c:	4410      	add	r0, r2
 801972e:	7842      	ldrb	r2, [r0, #1]
 8019730:	0712      	lsls	r2, r2, #28
 8019732:	d464      	bmi.n	80197fe <__svfiscanf_r+0x22a>
 8019734:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 8019736:	2b02      	cmp	r3, #2
 8019738:	dc73      	bgt.n	8019822 <__svfiscanf_r+0x24e>
 801973a:	466b      	mov	r3, sp
 801973c:	4622      	mov	r2, r4
 801973e:	a941      	add	r1, sp, #260	; 0x104
 8019740:	4630      	mov	r0, r6
 8019742:	f000 f8bf 	bl	80198c4 <_scanf_chars>
 8019746:	2801      	cmp	r0, #1
 8019748:	f000 8089 	beq.w	801985e <__svfiscanf_r+0x28a>
 801974c:	2802      	cmp	r0, #2
 801974e:	f47f af71 	bne.w	8019634 <__svfiscanf_r+0x60>
 8019752:	e01d      	b.n	8019790 <__svfiscanf_r+0x1bc>
 8019754:	2b75      	cmp	r3, #117	; 0x75
 8019756:	d0d1      	beq.n	80196fc <__svfiscanf_r+0x128>
 8019758:	2b78      	cmp	r3, #120	; 0x78
 801975a:	d0c0      	beq.n	80196de <__svfiscanf_r+0x10a>
 801975c:	2b73      	cmp	r3, #115	; 0x73
 801975e:	d1af      	bne.n	80196c0 <__svfiscanf_r+0xec>
 8019760:	2302      	movs	r3, #2
 8019762:	e7d8      	b.n	8019716 <__svfiscanf_r+0x142>
 8019764:	6863      	ldr	r3, [r4, #4]
 8019766:	2b00      	cmp	r3, #0
 8019768:	dd0c      	ble.n	8019784 <__svfiscanf_r+0x1b0>
 801976a:	6823      	ldr	r3, [r4, #0]
 801976c:	781a      	ldrb	r2, [r3, #0]
 801976e:	455a      	cmp	r2, fp
 8019770:	d175      	bne.n	801985e <__svfiscanf_r+0x28a>
 8019772:	3301      	adds	r3, #1
 8019774:	6862      	ldr	r2, [r4, #4]
 8019776:	6023      	str	r3, [r4, #0]
 8019778:	9b45      	ldr	r3, [sp, #276]	; 0x114
 801977a:	3a01      	subs	r2, #1
 801977c:	3301      	adds	r3, #1
 801977e:	6062      	str	r2, [r4, #4]
 8019780:	9345      	str	r3, [sp, #276]	; 0x114
 8019782:	e757      	b.n	8019634 <__svfiscanf_r+0x60>
 8019784:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8019786:	4621      	mov	r1, r4
 8019788:	4630      	mov	r0, r6
 801978a:	4798      	blx	r3
 801978c:	2800      	cmp	r0, #0
 801978e:	d0ec      	beq.n	801976a <__svfiscanf_r+0x196>
 8019790:	9844      	ldr	r0, [sp, #272]	; 0x110
 8019792:	2800      	cmp	r0, #0
 8019794:	d159      	bne.n	801984a <__svfiscanf_r+0x276>
 8019796:	f04f 30ff 	mov.w	r0, #4294967295
 801979a:	e05c      	b.n	8019856 <__svfiscanf_r+0x282>
 801979c:	9a41      	ldr	r2, [sp, #260]	; 0x104
 801979e:	f042 0220 	orr.w	r2, r2, #32
 80197a2:	9241      	str	r2, [sp, #260]	; 0x104
 80197a4:	e79b      	b.n	80196de <__svfiscanf_r+0x10a>
 80197a6:	2308      	movs	r3, #8
 80197a8:	9342      	str	r3, [sp, #264]	; 0x108
 80197aa:	2304      	movs	r3, #4
 80197ac:	e7b3      	b.n	8019716 <__svfiscanf_r+0x142>
 80197ae:	4629      	mov	r1, r5
 80197b0:	4640      	mov	r0, r8
 80197b2:	f000 fa85 	bl	8019cc0 <__sccl>
 80197b6:	9b41      	ldr	r3, [sp, #260]	; 0x104
 80197b8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80197bc:	9341      	str	r3, [sp, #260]	; 0x104
 80197be:	4605      	mov	r5, r0
 80197c0:	2301      	movs	r3, #1
 80197c2:	e7a8      	b.n	8019716 <__svfiscanf_r+0x142>
 80197c4:	9b41      	ldr	r3, [sp, #260]	; 0x104
 80197c6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80197ca:	9341      	str	r3, [sp, #260]	; 0x104
 80197cc:	2300      	movs	r3, #0
 80197ce:	e7a2      	b.n	8019716 <__svfiscanf_r+0x142>
 80197d0:	9841      	ldr	r0, [sp, #260]	; 0x104
 80197d2:	06c3      	lsls	r3, r0, #27
 80197d4:	f53f af2e 	bmi.w	8019634 <__svfiscanf_r+0x60>
 80197d8:	9b00      	ldr	r3, [sp, #0]
 80197da:	9a45      	ldr	r2, [sp, #276]	; 0x114
 80197dc:	1d19      	adds	r1, r3, #4
 80197de:	9100      	str	r1, [sp, #0]
 80197e0:	681b      	ldr	r3, [r3, #0]
 80197e2:	07c0      	lsls	r0, r0, #31
 80197e4:	bf4c      	ite	mi
 80197e6:	801a      	strhmi	r2, [r3, #0]
 80197e8:	601a      	strpl	r2, [r3, #0]
 80197ea:	e723      	b.n	8019634 <__svfiscanf_r+0x60>
 80197ec:	2305      	movs	r3, #5
 80197ee:	e792      	b.n	8019716 <__svfiscanf_r+0x142>
 80197f0:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 80197f2:	4621      	mov	r1, r4
 80197f4:	4630      	mov	r0, r6
 80197f6:	4798      	blx	r3
 80197f8:	2800      	cmp	r0, #0
 80197fa:	d090      	beq.n	801971e <__svfiscanf_r+0x14a>
 80197fc:	e7c8      	b.n	8019790 <__svfiscanf_r+0x1bc>
 80197fe:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8019800:	3201      	adds	r2, #1
 8019802:	9245      	str	r2, [sp, #276]	; 0x114
 8019804:	6862      	ldr	r2, [r4, #4]
 8019806:	3a01      	subs	r2, #1
 8019808:	2a00      	cmp	r2, #0
 801980a:	6062      	str	r2, [r4, #4]
 801980c:	dd02      	ble.n	8019814 <__svfiscanf_r+0x240>
 801980e:	3301      	adds	r3, #1
 8019810:	6023      	str	r3, [r4, #0]
 8019812:	e787      	b.n	8019724 <__svfiscanf_r+0x150>
 8019814:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8019816:	4621      	mov	r1, r4
 8019818:	4630      	mov	r0, r6
 801981a:	4798      	blx	r3
 801981c:	2800      	cmp	r0, #0
 801981e:	d081      	beq.n	8019724 <__svfiscanf_r+0x150>
 8019820:	e7b6      	b.n	8019790 <__svfiscanf_r+0x1bc>
 8019822:	2b04      	cmp	r3, #4
 8019824:	dc06      	bgt.n	8019834 <__svfiscanf_r+0x260>
 8019826:	466b      	mov	r3, sp
 8019828:	4622      	mov	r2, r4
 801982a:	a941      	add	r1, sp, #260	; 0x104
 801982c:	4630      	mov	r0, r6
 801982e:	f000 f8ad 	bl	801998c <_scanf_i>
 8019832:	e788      	b.n	8019746 <__svfiscanf_r+0x172>
 8019834:	4b0e      	ldr	r3, [pc, #56]	; (8019870 <__svfiscanf_r+0x29c>)
 8019836:	2b00      	cmp	r3, #0
 8019838:	f43f aefc 	beq.w	8019634 <__svfiscanf_r+0x60>
 801983c:	466b      	mov	r3, sp
 801983e:	4622      	mov	r2, r4
 8019840:	a941      	add	r1, sp, #260	; 0x104
 8019842:	4630      	mov	r0, r6
 8019844:	f7fc f908 	bl	8015a58 <_scanf_float>
 8019848:	e77d      	b.n	8019746 <__svfiscanf_r+0x172>
 801984a:	89a3      	ldrh	r3, [r4, #12]
 801984c:	f013 0f40 	tst.w	r3, #64	; 0x40
 8019850:	bf18      	it	ne
 8019852:	f04f 30ff 	movne.w	r0, #4294967295
 8019856:	f50d 7d23 	add.w	sp, sp, #652	; 0x28c
 801985a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801985e:	9844      	ldr	r0, [sp, #272]	; 0x110
 8019860:	e7f9      	b.n	8019856 <__svfiscanf_r+0x282>
 8019862:	bf00      	nop
 8019864:	08019f5d 	.word	0x08019f5d
 8019868:	08019b89 	.word	0x08019b89
 801986c:	0801a69a 	.word	0x0801a69a
 8019870:	08015a59 	.word	0x08015a59

08019874 <_vfiscanf_r>:
 8019874:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8019878:	460c      	mov	r4, r1
 801987a:	4616      	mov	r6, r2
 801987c:	461f      	mov	r7, r3
 801987e:	4605      	mov	r5, r0
 8019880:	b118      	cbz	r0, 801988a <_vfiscanf_r+0x16>
 8019882:	6983      	ldr	r3, [r0, #24]
 8019884:	b90b      	cbnz	r3, 801988a <_vfiscanf_r+0x16>
 8019886:	f7fe faf1 	bl	8017e6c <__sinit>
 801988a:	4b0b      	ldr	r3, [pc, #44]	; (80198b8 <_vfiscanf_r+0x44>)
 801988c:	429c      	cmp	r4, r3
 801988e:	d108      	bne.n	80198a2 <_vfiscanf_r+0x2e>
 8019890:	686c      	ldr	r4, [r5, #4]
 8019892:	463b      	mov	r3, r7
 8019894:	4632      	mov	r2, r6
 8019896:	4621      	mov	r1, r4
 8019898:	4628      	mov	r0, r5
 801989a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801989e:	f7ff be99 	b.w	80195d4 <__svfiscanf_r>
 80198a2:	4b06      	ldr	r3, [pc, #24]	; (80198bc <_vfiscanf_r+0x48>)
 80198a4:	429c      	cmp	r4, r3
 80198a6:	d101      	bne.n	80198ac <_vfiscanf_r+0x38>
 80198a8:	68ac      	ldr	r4, [r5, #8]
 80198aa:	e7f2      	b.n	8019892 <_vfiscanf_r+0x1e>
 80198ac:	4b04      	ldr	r3, [pc, #16]	; (80198c0 <_vfiscanf_r+0x4c>)
 80198ae:	429c      	cmp	r4, r3
 80198b0:	bf08      	it	eq
 80198b2:	68ec      	ldreq	r4, [r5, #12]
 80198b4:	e7ed      	b.n	8019892 <_vfiscanf_r+0x1e>
 80198b6:	bf00      	nop
 80198b8:	0801a548 	.word	0x0801a548
 80198bc:	0801a568 	.word	0x0801a568
 80198c0:	0801a528 	.word	0x0801a528

080198c4 <_scanf_chars>:
 80198c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80198c8:	4615      	mov	r5, r2
 80198ca:	688a      	ldr	r2, [r1, #8]
 80198cc:	4680      	mov	r8, r0
 80198ce:	460c      	mov	r4, r1
 80198d0:	b932      	cbnz	r2, 80198e0 <_scanf_chars+0x1c>
 80198d2:	698a      	ldr	r2, [r1, #24]
 80198d4:	2a00      	cmp	r2, #0
 80198d6:	bf14      	ite	ne
 80198d8:	f04f 32ff 	movne.w	r2, #4294967295
 80198dc:	2201      	moveq	r2, #1
 80198de:	608a      	str	r2, [r1, #8]
 80198e0:	6822      	ldr	r2, [r4, #0]
 80198e2:	06d1      	lsls	r1, r2, #27
 80198e4:	bf5f      	itttt	pl
 80198e6:	681a      	ldrpl	r2, [r3, #0]
 80198e8:	1d11      	addpl	r1, r2, #4
 80198ea:	6019      	strpl	r1, [r3, #0]
 80198ec:	6817      	ldrpl	r7, [r2, #0]
 80198ee:	2600      	movs	r6, #0
 80198f0:	69a3      	ldr	r3, [r4, #24]
 80198f2:	b1db      	cbz	r3, 801992c <_scanf_chars+0x68>
 80198f4:	2b01      	cmp	r3, #1
 80198f6:	d107      	bne.n	8019908 <_scanf_chars+0x44>
 80198f8:	682b      	ldr	r3, [r5, #0]
 80198fa:	6962      	ldr	r2, [r4, #20]
 80198fc:	781b      	ldrb	r3, [r3, #0]
 80198fe:	5cd3      	ldrb	r3, [r2, r3]
 8019900:	b9a3      	cbnz	r3, 801992c <_scanf_chars+0x68>
 8019902:	2e00      	cmp	r6, #0
 8019904:	d132      	bne.n	801996c <_scanf_chars+0xa8>
 8019906:	e006      	b.n	8019916 <_scanf_chars+0x52>
 8019908:	2b02      	cmp	r3, #2
 801990a:	d007      	beq.n	801991c <_scanf_chars+0x58>
 801990c:	2e00      	cmp	r6, #0
 801990e:	d12d      	bne.n	801996c <_scanf_chars+0xa8>
 8019910:	69a3      	ldr	r3, [r4, #24]
 8019912:	2b01      	cmp	r3, #1
 8019914:	d12a      	bne.n	801996c <_scanf_chars+0xa8>
 8019916:	2001      	movs	r0, #1
 8019918:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801991c:	f7fe fe76 	bl	801860c <__locale_ctype_ptr>
 8019920:	682b      	ldr	r3, [r5, #0]
 8019922:	781b      	ldrb	r3, [r3, #0]
 8019924:	4418      	add	r0, r3
 8019926:	7843      	ldrb	r3, [r0, #1]
 8019928:	071b      	lsls	r3, r3, #28
 801992a:	d4ef      	bmi.n	801990c <_scanf_chars+0x48>
 801992c:	6823      	ldr	r3, [r4, #0]
 801992e:	06da      	lsls	r2, r3, #27
 8019930:	bf5e      	ittt	pl
 8019932:	682b      	ldrpl	r3, [r5, #0]
 8019934:	781b      	ldrbpl	r3, [r3, #0]
 8019936:	703b      	strbpl	r3, [r7, #0]
 8019938:	682a      	ldr	r2, [r5, #0]
 801993a:	686b      	ldr	r3, [r5, #4]
 801993c:	f102 0201 	add.w	r2, r2, #1
 8019940:	602a      	str	r2, [r5, #0]
 8019942:	68a2      	ldr	r2, [r4, #8]
 8019944:	f103 33ff 	add.w	r3, r3, #4294967295
 8019948:	f102 32ff 	add.w	r2, r2, #4294967295
 801994c:	606b      	str	r3, [r5, #4]
 801994e:	f106 0601 	add.w	r6, r6, #1
 8019952:	bf58      	it	pl
 8019954:	3701      	addpl	r7, #1
 8019956:	60a2      	str	r2, [r4, #8]
 8019958:	b142      	cbz	r2, 801996c <_scanf_chars+0xa8>
 801995a:	2b00      	cmp	r3, #0
 801995c:	dcc8      	bgt.n	80198f0 <_scanf_chars+0x2c>
 801995e:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8019962:	4629      	mov	r1, r5
 8019964:	4640      	mov	r0, r8
 8019966:	4798      	blx	r3
 8019968:	2800      	cmp	r0, #0
 801996a:	d0c1      	beq.n	80198f0 <_scanf_chars+0x2c>
 801996c:	6823      	ldr	r3, [r4, #0]
 801996e:	f013 0310 	ands.w	r3, r3, #16
 8019972:	d105      	bne.n	8019980 <_scanf_chars+0xbc>
 8019974:	68e2      	ldr	r2, [r4, #12]
 8019976:	3201      	adds	r2, #1
 8019978:	60e2      	str	r2, [r4, #12]
 801997a:	69a2      	ldr	r2, [r4, #24]
 801997c:	b102      	cbz	r2, 8019980 <_scanf_chars+0xbc>
 801997e:	703b      	strb	r3, [r7, #0]
 8019980:	6923      	ldr	r3, [r4, #16]
 8019982:	441e      	add	r6, r3
 8019984:	6126      	str	r6, [r4, #16]
 8019986:	2000      	movs	r0, #0
 8019988:	e7c6      	b.n	8019918 <_scanf_chars+0x54>
	...

0801998c <_scanf_i>:
 801998c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019990:	469a      	mov	sl, r3
 8019992:	4b74      	ldr	r3, [pc, #464]	; (8019b64 <_scanf_i+0x1d8>)
 8019994:	460c      	mov	r4, r1
 8019996:	4683      	mov	fp, r0
 8019998:	4616      	mov	r6, r2
 801999a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 801999e:	b087      	sub	sp, #28
 80199a0:	ab03      	add	r3, sp, #12
 80199a2:	68a7      	ldr	r7, [r4, #8]
 80199a4:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 80199a8:	4b6f      	ldr	r3, [pc, #444]	; (8019b68 <_scanf_i+0x1dc>)
 80199aa:	69a1      	ldr	r1, [r4, #24]
 80199ac:	4a6f      	ldr	r2, [pc, #444]	; (8019b6c <_scanf_i+0x1e0>)
 80199ae:	2903      	cmp	r1, #3
 80199b0:	bf08      	it	eq
 80199b2:	461a      	moveq	r2, r3
 80199b4:	1e7b      	subs	r3, r7, #1
 80199b6:	f5b3 7fae 	cmp.w	r3, #348	; 0x15c
 80199ba:	bf84      	itt	hi
 80199bc:	f240 135d 	movwhi	r3, #349	; 0x15d
 80199c0:	60a3      	strhi	r3, [r4, #8]
 80199c2:	6823      	ldr	r3, [r4, #0]
 80199c4:	9200      	str	r2, [sp, #0]
 80199c6:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 80199ca:	bf88      	it	hi
 80199cc:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 80199d0:	f104 091c 	add.w	r9, r4, #28
 80199d4:	6023      	str	r3, [r4, #0]
 80199d6:	bf8c      	ite	hi
 80199d8:	197f      	addhi	r7, r7, r5
 80199da:	2700      	movls	r7, #0
 80199dc:	464b      	mov	r3, r9
 80199de:	f04f 0800 	mov.w	r8, #0
 80199e2:	9301      	str	r3, [sp, #4]
 80199e4:	6831      	ldr	r1, [r6, #0]
 80199e6:	ab03      	add	r3, sp, #12
 80199e8:	2202      	movs	r2, #2
 80199ea:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 80199ee:	7809      	ldrb	r1, [r1, #0]
 80199f0:	f7ee fb2e 	bl	8008050 <memchr>
 80199f4:	9b01      	ldr	r3, [sp, #4]
 80199f6:	b330      	cbz	r0, 8019a46 <_scanf_i+0xba>
 80199f8:	f1b8 0f01 	cmp.w	r8, #1
 80199fc:	d15a      	bne.n	8019ab4 <_scanf_i+0x128>
 80199fe:	6862      	ldr	r2, [r4, #4]
 8019a00:	b92a      	cbnz	r2, 8019a0e <_scanf_i+0x82>
 8019a02:	6822      	ldr	r2, [r4, #0]
 8019a04:	2108      	movs	r1, #8
 8019a06:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8019a0a:	6061      	str	r1, [r4, #4]
 8019a0c:	6022      	str	r2, [r4, #0]
 8019a0e:	6822      	ldr	r2, [r4, #0]
 8019a10:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 8019a14:	6022      	str	r2, [r4, #0]
 8019a16:	68a2      	ldr	r2, [r4, #8]
 8019a18:	1e51      	subs	r1, r2, #1
 8019a1a:	60a1      	str	r1, [r4, #8]
 8019a1c:	b19a      	cbz	r2, 8019a46 <_scanf_i+0xba>
 8019a1e:	6832      	ldr	r2, [r6, #0]
 8019a20:	1c51      	adds	r1, r2, #1
 8019a22:	6031      	str	r1, [r6, #0]
 8019a24:	7812      	ldrb	r2, [r2, #0]
 8019a26:	701a      	strb	r2, [r3, #0]
 8019a28:	1c5d      	adds	r5, r3, #1
 8019a2a:	6873      	ldr	r3, [r6, #4]
 8019a2c:	3b01      	subs	r3, #1
 8019a2e:	2b00      	cmp	r3, #0
 8019a30:	6073      	str	r3, [r6, #4]
 8019a32:	dc07      	bgt.n	8019a44 <_scanf_i+0xb8>
 8019a34:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8019a38:	4631      	mov	r1, r6
 8019a3a:	4658      	mov	r0, fp
 8019a3c:	4798      	blx	r3
 8019a3e:	2800      	cmp	r0, #0
 8019a40:	f040 8086 	bne.w	8019b50 <_scanf_i+0x1c4>
 8019a44:	462b      	mov	r3, r5
 8019a46:	f108 0801 	add.w	r8, r8, #1
 8019a4a:	f1b8 0f03 	cmp.w	r8, #3
 8019a4e:	d1c8      	bne.n	80199e2 <_scanf_i+0x56>
 8019a50:	6862      	ldr	r2, [r4, #4]
 8019a52:	b90a      	cbnz	r2, 8019a58 <_scanf_i+0xcc>
 8019a54:	220a      	movs	r2, #10
 8019a56:	6062      	str	r2, [r4, #4]
 8019a58:	6862      	ldr	r2, [r4, #4]
 8019a5a:	4945      	ldr	r1, [pc, #276]	; (8019b70 <_scanf_i+0x1e4>)
 8019a5c:	6960      	ldr	r0, [r4, #20]
 8019a5e:	9301      	str	r3, [sp, #4]
 8019a60:	1a89      	subs	r1, r1, r2
 8019a62:	f000 f92d 	bl	8019cc0 <__sccl>
 8019a66:	9b01      	ldr	r3, [sp, #4]
 8019a68:	f04f 0800 	mov.w	r8, #0
 8019a6c:	461d      	mov	r5, r3
 8019a6e:	68a3      	ldr	r3, [r4, #8]
 8019a70:	6822      	ldr	r2, [r4, #0]
 8019a72:	2b00      	cmp	r3, #0
 8019a74:	d03a      	beq.n	8019aec <_scanf_i+0x160>
 8019a76:	6831      	ldr	r1, [r6, #0]
 8019a78:	6960      	ldr	r0, [r4, #20]
 8019a7a:	f891 c000 	ldrb.w	ip, [r1]
 8019a7e:	f810 000c 	ldrb.w	r0, [r0, ip]
 8019a82:	2800      	cmp	r0, #0
 8019a84:	d032      	beq.n	8019aec <_scanf_i+0x160>
 8019a86:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 8019a8a:	d121      	bne.n	8019ad0 <_scanf_i+0x144>
 8019a8c:	0510      	lsls	r0, r2, #20
 8019a8e:	d51f      	bpl.n	8019ad0 <_scanf_i+0x144>
 8019a90:	f108 0801 	add.w	r8, r8, #1
 8019a94:	b117      	cbz	r7, 8019a9c <_scanf_i+0x110>
 8019a96:	3301      	adds	r3, #1
 8019a98:	3f01      	subs	r7, #1
 8019a9a:	60a3      	str	r3, [r4, #8]
 8019a9c:	6873      	ldr	r3, [r6, #4]
 8019a9e:	3b01      	subs	r3, #1
 8019aa0:	2b00      	cmp	r3, #0
 8019aa2:	6073      	str	r3, [r6, #4]
 8019aa4:	dd1b      	ble.n	8019ade <_scanf_i+0x152>
 8019aa6:	6833      	ldr	r3, [r6, #0]
 8019aa8:	3301      	adds	r3, #1
 8019aaa:	6033      	str	r3, [r6, #0]
 8019aac:	68a3      	ldr	r3, [r4, #8]
 8019aae:	3b01      	subs	r3, #1
 8019ab0:	60a3      	str	r3, [r4, #8]
 8019ab2:	e7dc      	b.n	8019a6e <_scanf_i+0xe2>
 8019ab4:	f1b8 0f02 	cmp.w	r8, #2
 8019ab8:	d1ad      	bne.n	8019a16 <_scanf_i+0x8a>
 8019aba:	6822      	ldr	r2, [r4, #0]
 8019abc:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 8019ac0:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 8019ac4:	d1bf      	bne.n	8019a46 <_scanf_i+0xba>
 8019ac6:	2110      	movs	r1, #16
 8019ac8:	6061      	str	r1, [r4, #4]
 8019aca:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8019ace:	e7a1      	b.n	8019a14 <_scanf_i+0x88>
 8019ad0:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 8019ad4:	6022      	str	r2, [r4, #0]
 8019ad6:	780b      	ldrb	r3, [r1, #0]
 8019ad8:	702b      	strb	r3, [r5, #0]
 8019ada:	3501      	adds	r5, #1
 8019adc:	e7de      	b.n	8019a9c <_scanf_i+0x110>
 8019ade:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8019ae2:	4631      	mov	r1, r6
 8019ae4:	4658      	mov	r0, fp
 8019ae6:	4798      	blx	r3
 8019ae8:	2800      	cmp	r0, #0
 8019aea:	d0df      	beq.n	8019aac <_scanf_i+0x120>
 8019aec:	6823      	ldr	r3, [r4, #0]
 8019aee:	05d9      	lsls	r1, r3, #23
 8019af0:	d50c      	bpl.n	8019b0c <_scanf_i+0x180>
 8019af2:	454d      	cmp	r5, r9
 8019af4:	d908      	bls.n	8019b08 <_scanf_i+0x17c>
 8019af6:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8019afa:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8019afe:	4632      	mov	r2, r6
 8019b00:	4658      	mov	r0, fp
 8019b02:	4798      	blx	r3
 8019b04:	1e6f      	subs	r7, r5, #1
 8019b06:	463d      	mov	r5, r7
 8019b08:	454d      	cmp	r5, r9
 8019b0a:	d029      	beq.n	8019b60 <_scanf_i+0x1d4>
 8019b0c:	6822      	ldr	r2, [r4, #0]
 8019b0e:	f012 0210 	ands.w	r2, r2, #16
 8019b12:	d113      	bne.n	8019b3c <_scanf_i+0x1b0>
 8019b14:	702a      	strb	r2, [r5, #0]
 8019b16:	6863      	ldr	r3, [r4, #4]
 8019b18:	9e00      	ldr	r6, [sp, #0]
 8019b1a:	4649      	mov	r1, r9
 8019b1c:	4658      	mov	r0, fp
 8019b1e:	47b0      	blx	r6
 8019b20:	f8da 3000 	ldr.w	r3, [sl]
 8019b24:	6821      	ldr	r1, [r4, #0]
 8019b26:	1d1a      	adds	r2, r3, #4
 8019b28:	f8ca 2000 	str.w	r2, [sl]
 8019b2c:	f011 0f20 	tst.w	r1, #32
 8019b30:	681b      	ldr	r3, [r3, #0]
 8019b32:	d010      	beq.n	8019b56 <_scanf_i+0x1ca>
 8019b34:	6018      	str	r0, [r3, #0]
 8019b36:	68e3      	ldr	r3, [r4, #12]
 8019b38:	3301      	adds	r3, #1
 8019b3a:	60e3      	str	r3, [r4, #12]
 8019b3c:	eba5 0509 	sub.w	r5, r5, r9
 8019b40:	44a8      	add	r8, r5
 8019b42:	6925      	ldr	r5, [r4, #16]
 8019b44:	4445      	add	r5, r8
 8019b46:	6125      	str	r5, [r4, #16]
 8019b48:	2000      	movs	r0, #0
 8019b4a:	b007      	add	sp, #28
 8019b4c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8019b50:	f04f 0800 	mov.w	r8, #0
 8019b54:	e7ca      	b.n	8019aec <_scanf_i+0x160>
 8019b56:	07ca      	lsls	r2, r1, #31
 8019b58:	bf4c      	ite	mi
 8019b5a:	8018      	strhmi	r0, [r3, #0]
 8019b5c:	6018      	strpl	r0, [r3, #0]
 8019b5e:	e7ea      	b.n	8019b36 <_scanf_i+0x1aa>
 8019b60:	2001      	movs	r0, #1
 8019b62:	e7f2      	b.n	8019b4a <_scanf_i+0x1be>
 8019b64:	0801a458 	.word	0x0801a458
 8019b68:	08016e39 	.word	0x08016e39
 8019b6c:	08019ec5 	.word	0x08019ec5
 8019b70:	0801a6b5 	.word	0x0801a6b5

08019b74 <lflush>:
 8019b74:	8983      	ldrh	r3, [r0, #12]
 8019b76:	f003 0309 	and.w	r3, r3, #9
 8019b7a:	2b09      	cmp	r3, #9
 8019b7c:	d101      	bne.n	8019b82 <lflush+0xe>
 8019b7e:	f7fe b923 	b.w	8017dc8 <fflush>
 8019b82:	2000      	movs	r0, #0
 8019b84:	4770      	bx	lr
	...

08019b88 <__srefill_r>:
 8019b88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8019b8a:	460c      	mov	r4, r1
 8019b8c:	4605      	mov	r5, r0
 8019b8e:	b118      	cbz	r0, 8019b98 <__srefill_r+0x10>
 8019b90:	6983      	ldr	r3, [r0, #24]
 8019b92:	b90b      	cbnz	r3, 8019b98 <__srefill_r+0x10>
 8019b94:	f7fe f96a 	bl	8017e6c <__sinit>
 8019b98:	4b3c      	ldr	r3, [pc, #240]	; (8019c8c <__srefill_r+0x104>)
 8019b9a:	429c      	cmp	r4, r3
 8019b9c:	d10a      	bne.n	8019bb4 <__srefill_r+0x2c>
 8019b9e:	686c      	ldr	r4, [r5, #4]
 8019ba0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8019ba4:	2300      	movs	r3, #0
 8019ba6:	6063      	str	r3, [r4, #4]
 8019ba8:	b293      	uxth	r3, r2
 8019baa:	069e      	lsls	r6, r3, #26
 8019bac:	d50c      	bpl.n	8019bc8 <__srefill_r+0x40>
 8019bae:	f04f 30ff 	mov.w	r0, #4294967295
 8019bb2:	e067      	b.n	8019c84 <__srefill_r+0xfc>
 8019bb4:	4b36      	ldr	r3, [pc, #216]	; (8019c90 <__srefill_r+0x108>)
 8019bb6:	429c      	cmp	r4, r3
 8019bb8:	d101      	bne.n	8019bbe <__srefill_r+0x36>
 8019bba:	68ac      	ldr	r4, [r5, #8]
 8019bbc:	e7f0      	b.n	8019ba0 <__srefill_r+0x18>
 8019bbe:	4b35      	ldr	r3, [pc, #212]	; (8019c94 <__srefill_r+0x10c>)
 8019bc0:	429c      	cmp	r4, r3
 8019bc2:	bf08      	it	eq
 8019bc4:	68ec      	ldreq	r4, [r5, #12]
 8019bc6:	e7eb      	b.n	8019ba0 <__srefill_r+0x18>
 8019bc8:	0758      	lsls	r0, r3, #29
 8019bca:	d449      	bmi.n	8019c60 <__srefill_r+0xd8>
 8019bcc:	06d9      	lsls	r1, r3, #27
 8019bce:	d405      	bmi.n	8019bdc <__srefill_r+0x54>
 8019bd0:	2309      	movs	r3, #9
 8019bd2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8019bd6:	602b      	str	r3, [r5, #0]
 8019bd8:	81a2      	strh	r2, [r4, #12]
 8019bda:	e7e8      	b.n	8019bae <__srefill_r+0x26>
 8019bdc:	071a      	lsls	r2, r3, #28
 8019bde:	d50b      	bpl.n	8019bf8 <__srefill_r+0x70>
 8019be0:	4621      	mov	r1, r4
 8019be2:	4628      	mov	r0, r5
 8019be4:	f7fe f8c6 	bl	8017d74 <_fflush_r>
 8019be8:	2800      	cmp	r0, #0
 8019bea:	d1e0      	bne.n	8019bae <__srefill_r+0x26>
 8019bec:	89a3      	ldrh	r3, [r4, #12]
 8019bee:	60a0      	str	r0, [r4, #8]
 8019bf0:	f023 0308 	bic.w	r3, r3, #8
 8019bf4:	81a3      	strh	r3, [r4, #12]
 8019bf6:	61a0      	str	r0, [r4, #24]
 8019bf8:	89a3      	ldrh	r3, [r4, #12]
 8019bfa:	f043 0304 	orr.w	r3, r3, #4
 8019bfe:	81a3      	strh	r3, [r4, #12]
 8019c00:	6923      	ldr	r3, [r4, #16]
 8019c02:	b91b      	cbnz	r3, 8019c0c <__srefill_r+0x84>
 8019c04:	4621      	mov	r1, r4
 8019c06:	4628      	mov	r0, r5
 8019c08:	f7fe fd42 	bl	8018690 <__smakebuf_r>
 8019c0c:	f9b4 700c 	ldrsh.w	r7, [r4, #12]
 8019c10:	b2be      	uxth	r6, r7
 8019c12:	07b3      	lsls	r3, r6, #30
 8019c14:	d00f      	beq.n	8019c36 <__srefill_r+0xae>
 8019c16:	2301      	movs	r3, #1
 8019c18:	81a3      	strh	r3, [r4, #12]
 8019c1a:	4b1f      	ldr	r3, [pc, #124]	; (8019c98 <__srefill_r+0x110>)
 8019c1c:	491f      	ldr	r1, [pc, #124]	; (8019c9c <__srefill_r+0x114>)
 8019c1e:	6818      	ldr	r0, [r3, #0]
 8019c20:	f006 0609 	and.w	r6, r6, #9
 8019c24:	f7fe f98e 	bl	8017f44 <_fwalk>
 8019c28:	2e09      	cmp	r6, #9
 8019c2a:	81a7      	strh	r7, [r4, #12]
 8019c2c:	d103      	bne.n	8019c36 <__srefill_r+0xae>
 8019c2e:	4621      	mov	r1, r4
 8019c30:	4628      	mov	r0, r5
 8019c32:	f7fe f819 	bl	8017c68 <__sflush_r>
 8019c36:	6922      	ldr	r2, [r4, #16]
 8019c38:	6022      	str	r2, [r4, #0]
 8019c3a:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8019c3c:	6963      	ldr	r3, [r4, #20]
 8019c3e:	6a21      	ldr	r1, [r4, #32]
 8019c40:	4628      	mov	r0, r5
 8019c42:	47b0      	blx	r6
 8019c44:	2800      	cmp	r0, #0
 8019c46:	6060      	str	r0, [r4, #4]
 8019c48:	dc1d      	bgt.n	8019c86 <__srefill_r+0xfe>
 8019c4a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8019c4e:	bf17      	itett	ne
 8019c50:	2200      	movne	r2, #0
 8019c52:	f043 0320 	orreq.w	r3, r3, #32
 8019c56:	f043 0340 	orrne.w	r3, r3, #64	; 0x40
 8019c5a:	6062      	strne	r2, [r4, #4]
 8019c5c:	81a3      	strh	r3, [r4, #12]
 8019c5e:	e7a6      	b.n	8019bae <__srefill_r+0x26>
 8019c60:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8019c62:	2900      	cmp	r1, #0
 8019c64:	d0cc      	beq.n	8019c00 <__srefill_r+0x78>
 8019c66:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8019c6a:	4299      	cmp	r1, r3
 8019c6c:	d002      	beq.n	8019c74 <__srefill_r+0xec>
 8019c6e:	4628      	mov	r0, r5
 8019c70:	f7ff f976 	bl	8018f60 <_free_r>
 8019c74:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8019c76:	6063      	str	r3, [r4, #4]
 8019c78:	2000      	movs	r0, #0
 8019c7a:	6360      	str	r0, [r4, #52]	; 0x34
 8019c7c:	2b00      	cmp	r3, #0
 8019c7e:	d0bf      	beq.n	8019c00 <__srefill_r+0x78>
 8019c80:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8019c82:	6023      	str	r3, [r4, #0]
 8019c84:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8019c86:	2000      	movs	r0, #0
 8019c88:	e7fc      	b.n	8019c84 <__srefill_r+0xfc>
 8019c8a:	bf00      	nop
 8019c8c:	0801a548 	.word	0x0801a548
 8019c90:	0801a568 	.word	0x0801a568
 8019c94:	0801a528 	.word	0x0801a528
 8019c98:	0801a48c 	.word	0x0801a48c
 8019c9c:	08019b75 	.word	0x08019b75

08019ca0 <_sbrk_r>:
 8019ca0:	b538      	push	{r3, r4, r5, lr}
 8019ca2:	4c06      	ldr	r4, [pc, #24]	; (8019cbc <_sbrk_r+0x1c>)
 8019ca4:	2300      	movs	r3, #0
 8019ca6:	4605      	mov	r5, r0
 8019ca8:	4608      	mov	r0, r1
 8019caa:	6023      	str	r3, [r4, #0]
 8019cac:	f7f4 fe2c 	bl	800e908 <_sbrk>
 8019cb0:	1c43      	adds	r3, r0, #1
 8019cb2:	d102      	bne.n	8019cba <_sbrk_r+0x1a>
 8019cb4:	6823      	ldr	r3, [r4, #0]
 8019cb6:	b103      	cbz	r3, 8019cba <_sbrk_r+0x1a>
 8019cb8:	602b      	str	r3, [r5, #0]
 8019cba:	bd38      	pop	{r3, r4, r5, pc}
 8019cbc:	20000eac 	.word	0x20000eac

08019cc0 <__sccl>:
 8019cc0:	b570      	push	{r4, r5, r6, lr}
 8019cc2:	780b      	ldrb	r3, [r1, #0]
 8019cc4:	2b5e      	cmp	r3, #94	; 0x5e
 8019cc6:	bf13      	iteet	ne
 8019cc8:	1c4a      	addne	r2, r1, #1
 8019cca:	1c8a      	addeq	r2, r1, #2
 8019ccc:	784b      	ldrbeq	r3, [r1, #1]
 8019cce:	2100      	movne	r1, #0
 8019cd0:	bf08      	it	eq
 8019cd2:	2101      	moveq	r1, #1
 8019cd4:	1e44      	subs	r4, r0, #1
 8019cd6:	f100 05ff 	add.w	r5, r0, #255	; 0xff
 8019cda:	f804 1f01 	strb.w	r1, [r4, #1]!
 8019cde:	42ac      	cmp	r4, r5
 8019ce0:	d1fb      	bne.n	8019cda <__sccl+0x1a>
 8019ce2:	b913      	cbnz	r3, 8019cea <__sccl+0x2a>
 8019ce4:	3a01      	subs	r2, #1
 8019ce6:	4610      	mov	r0, r2
 8019ce8:	bd70      	pop	{r4, r5, r6, pc}
 8019cea:	f081 0401 	eor.w	r4, r1, #1
 8019cee:	54c4      	strb	r4, [r0, r3]
 8019cf0:	1c51      	adds	r1, r2, #1
 8019cf2:	f811 5c01 	ldrb.w	r5, [r1, #-1]
 8019cf6:	2d2d      	cmp	r5, #45	; 0x2d
 8019cf8:	f101 36ff 	add.w	r6, r1, #4294967295
 8019cfc:	460a      	mov	r2, r1
 8019cfe:	d006      	beq.n	8019d0e <__sccl+0x4e>
 8019d00:	2d5d      	cmp	r5, #93	; 0x5d
 8019d02:	d0f0      	beq.n	8019ce6 <__sccl+0x26>
 8019d04:	b90d      	cbnz	r5, 8019d0a <__sccl+0x4a>
 8019d06:	4632      	mov	r2, r6
 8019d08:	e7ed      	b.n	8019ce6 <__sccl+0x26>
 8019d0a:	462b      	mov	r3, r5
 8019d0c:	e7ef      	b.n	8019cee <__sccl+0x2e>
 8019d0e:	780e      	ldrb	r6, [r1, #0]
 8019d10:	2e5d      	cmp	r6, #93	; 0x5d
 8019d12:	d0fa      	beq.n	8019d0a <__sccl+0x4a>
 8019d14:	42b3      	cmp	r3, r6
 8019d16:	dcf8      	bgt.n	8019d0a <__sccl+0x4a>
 8019d18:	3301      	adds	r3, #1
 8019d1a:	429e      	cmp	r6, r3
 8019d1c:	54c4      	strb	r4, [r0, r3]
 8019d1e:	dcfb      	bgt.n	8019d18 <__sccl+0x58>
 8019d20:	3102      	adds	r1, #2
 8019d22:	e7e6      	b.n	8019cf2 <__sccl+0x32>

08019d24 <__sread>:
 8019d24:	b510      	push	{r4, lr}
 8019d26:	460c      	mov	r4, r1
 8019d28:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8019d2c:	f000 fa2e 	bl	801a18c <_read_r>
 8019d30:	2800      	cmp	r0, #0
 8019d32:	bfab      	itete	ge
 8019d34:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8019d36:	89a3      	ldrhlt	r3, [r4, #12]
 8019d38:	181b      	addge	r3, r3, r0
 8019d3a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8019d3e:	bfac      	ite	ge
 8019d40:	6563      	strge	r3, [r4, #84]	; 0x54
 8019d42:	81a3      	strhlt	r3, [r4, #12]
 8019d44:	bd10      	pop	{r4, pc}

08019d46 <__swrite>:
 8019d46:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8019d4a:	461f      	mov	r7, r3
 8019d4c:	898b      	ldrh	r3, [r1, #12]
 8019d4e:	05db      	lsls	r3, r3, #23
 8019d50:	4605      	mov	r5, r0
 8019d52:	460c      	mov	r4, r1
 8019d54:	4616      	mov	r6, r2
 8019d56:	d505      	bpl.n	8019d64 <__swrite+0x1e>
 8019d58:	2302      	movs	r3, #2
 8019d5a:	2200      	movs	r2, #0
 8019d5c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8019d60:	f000 f9c0 	bl	801a0e4 <_lseek_r>
 8019d64:	89a3      	ldrh	r3, [r4, #12]
 8019d66:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8019d6a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8019d6e:	81a3      	strh	r3, [r4, #12]
 8019d70:	4632      	mov	r2, r6
 8019d72:	463b      	mov	r3, r7
 8019d74:	4628      	mov	r0, r5
 8019d76:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8019d7a:	f000 b96f 	b.w	801a05c <_write_r>

08019d7e <__sseek>:
 8019d7e:	b510      	push	{r4, lr}
 8019d80:	460c      	mov	r4, r1
 8019d82:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8019d86:	f000 f9ad 	bl	801a0e4 <_lseek_r>
 8019d8a:	1c43      	adds	r3, r0, #1
 8019d8c:	89a3      	ldrh	r3, [r4, #12]
 8019d8e:	bf15      	itete	ne
 8019d90:	6560      	strne	r0, [r4, #84]	; 0x54
 8019d92:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8019d96:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8019d9a:	81a3      	strheq	r3, [r4, #12]
 8019d9c:	bf18      	it	ne
 8019d9e:	81a3      	strhne	r3, [r4, #12]
 8019da0:	bd10      	pop	{r4, pc}

08019da2 <__sclose>:
 8019da2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8019da6:	f000 b96b 	b.w	801a080 <_close_r>

08019daa <strncmp>:
 8019daa:	b510      	push	{r4, lr}
 8019dac:	b16a      	cbz	r2, 8019dca <strncmp+0x20>
 8019dae:	3901      	subs	r1, #1
 8019db0:	1884      	adds	r4, r0, r2
 8019db2:	f810 3b01 	ldrb.w	r3, [r0], #1
 8019db6:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8019dba:	4293      	cmp	r3, r2
 8019dbc:	d103      	bne.n	8019dc6 <strncmp+0x1c>
 8019dbe:	42a0      	cmp	r0, r4
 8019dc0:	d001      	beq.n	8019dc6 <strncmp+0x1c>
 8019dc2:	2b00      	cmp	r3, #0
 8019dc4:	d1f5      	bne.n	8019db2 <strncmp+0x8>
 8019dc6:	1a98      	subs	r0, r3, r2
 8019dc8:	bd10      	pop	{r4, pc}
 8019dca:	4610      	mov	r0, r2
 8019dcc:	e7fc      	b.n	8019dc8 <strncmp+0x1e>

08019dce <_strtoul_l.isra.0>:
 8019dce:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8019dd2:	4680      	mov	r8, r0
 8019dd4:	4689      	mov	r9, r1
 8019dd6:	4692      	mov	sl, r2
 8019dd8:	461e      	mov	r6, r3
 8019dda:	460f      	mov	r7, r1
 8019ddc:	463d      	mov	r5, r7
 8019dde:	9808      	ldr	r0, [sp, #32]
 8019de0:	f815 4b01 	ldrb.w	r4, [r5], #1
 8019de4:	f7fe fc0e 	bl	8018604 <__locale_ctype_ptr_l>
 8019de8:	4420      	add	r0, r4
 8019dea:	7843      	ldrb	r3, [r0, #1]
 8019dec:	f013 0308 	ands.w	r3, r3, #8
 8019df0:	d130      	bne.n	8019e54 <_strtoul_l.isra.0+0x86>
 8019df2:	2c2d      	cmp	r4, #45	; 0x2d
 8019df4:	d130      	bne.n	8019e58 <_strtoul_l.isra.0+0x8a>
 8019df6:	787c      	ldrb	r4, [r7, #1]
 8019df8:	1cbd      	adds	r5, r7, #2
 8019dfa:	2101      	movs	r1, #1
 8019dfc:	2e00      	cmp	r6, #0
 8019dfe:	d05c      	beq.n	8019eba <_strtoul_l.isra.0+0xec>
 8019e00:	2e10      	cmp	r6, #16
 8019e02:	d109      	bne.n	8019e18 <_strtoul_l.isra.0+0x4a>
 8019e04:	2c30      	cmp	r4, #48	; 0x30
 8019e06:	d107      	bne.n	8019e18 <_strtoul_l.isra.0+0x4a>
 8019e08:	782b      	ldrb	r3, [r5, #0]
 8019e0a:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8019e0e:	2b58      	cmp	r3, #88	; 0x58
 8019e10:	d14e      	bne.n	8019eb0 <_strtoul_l.isra.0+0xe2>
 8019e12:	786c      	ldrb	r4, [r5, #1]
 8019e14:	2610      	movs	r6, #16
 8019e16:	3502      	adds	r5, #2
 8019e18:	f04f 32ff 	mov.w	r2, #4294967295
 8019e1c:	2300      	movs	r3, #0
 8019e1e:	fbb2 f2f6 	udiv	r2, r2, r6
 8019e22:	fb06 fc02 	mul.w	ip, r6, r2
 8019e26:	ea6f 0c0c 	mvn.w	ip, ip
 8019e2a:	4618      	mov	r0, r3
 8019e2c:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 8019e30:	2f09      	cmp	r7, #9
 8019e32:	d817      	bhi.n	8019e64 <_strtoul_l.isra.0+0x96>
 8019e34:	463c      	mov	r4, r7
 8019e36:	42a6      	cmp	r6, r4
 8019e38:	dd23      	ble.n	8019e82 <_strtoul_l.isra.0+0xb4>
 8019e3a:	2b00      	cmp	r3, #0
 8019e3c:	db1e      	blt.n	8019e7c <_strtoul_l.isra.0+0xae>
 8019e3e:	4282      	cmp	r2, r0
 8019e40:	d31c      	bcc.n	8019e7c <_strtoul_l.isra.0+0xae>
 8019e42:	d101      	bne.n	8019e48 <_strtoul_l.isra.0+0x7a>
 8019e44:	45a4      	cmp	ip, r4
 8019e46:	db19      	blt.n	8019e7c <_strtoul_l.isra.0+0xae>
 8019e48:	fb00 4006 	mla	r0, r0, r6, r4
 8019e4c:	2301      	movs	r3, #1
 8019e4e:	f815 4b01 	ldrb.w	r4, [r5], #1
 8019e52:	e7eb      	b.n	8019e2c <_strtoul_l.isra.0+0x5e>
 8019e54:	462f      	mov	r7, r5
 8019e56:	e7c1      	b.n	8019ddc <_strtoul_l.isra.0+0xe>
 8019e58:	2c2b      	cmp	r4, #43	; 0x2b
 8019e5a:	bf04      	itt	eq
 8019e5c:	1cbd      	addeq	r5, r7, #2
 8019e5e:	787c      	ldrbeq	r4, [r7, #1]
 8019e60:	4619      	mov	r1, r3
 8019e62:	e7cb      	b.n	8019dfc <_strtoul_l.isra.0+0x2e>
 8019e64:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 8019e68:	2f19      	cmp	r7, #25
 8019e6a:	d801      	bhi.n	8019e70 <_strtoul_l.isra.0+0xa2>
 8019e6c:	3c37      	subs	r4, #55	; 0x37
 8019e6e:	e7e2      	b.n	8019e36 <_strtoul_l.isra.0+0x68>
 8019e70:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 8019e74:	2f19      	cmp	r7, #25
 8019e76:	d804      	bhi.n	8019e82 <_strtoul_l.isra.0+0xb4>
 8019e78:	3c57      	subs	r4, #87	; 0x57
 8019e7a:	e7dc      	b.n	8019e36 <_strtoul_l.isra.0+0x68>
 8019e7c:	f04f 33ff 	mov.w	r3, #4294967295
 8019e80:	e7e5      	b.n	8019e4e <_strtoul_l.isra.0+0x80>
 8019e82:	2b00      	cmp	r3, #0
 8019e84:	da09      	bge.n	8019e9a <_strtoul_l.isra.0+0xcc>
 8019e86:	2322      	movs	r3, #34	; 0x22
 8019e88:	f8c8 3000 	str.w	r3, [r8]
 8019e8c:	f04f 30ff 	mov.w	r0, #4294967295
 8019e90:	f1ba 0f00 	cmp.w	sl, #0
 8019e94:	d107      	bne.n	8019ea6 <_strtoul_l.isra.0+0xd8>
 8019e96:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8019e9a:	b101      	cbz	r1, 8019e9e <_strtoul_l.isra.0+0xd0>
 8019e9c:	4240      	negs	r0, r0
 8019e9e:	f1ba 0f00 	cmp.w	sl, #0
 8019ea2:	d0f8      	beq.n	8019e96 <_strtoul_l.isra.0+0xc8>
 8019ea4:	b10b      	cbz	r3, 8019eaa <_strtoul_l.isra.0+0xdc>
 8019ea6:	f105 39ff 	add.w	r9, r5, #4294967295
 8019eaa:	f8ca 9000 	str.w	r9, [sl]
 8019eae:	e7f2      	b.n	8019e96 <_strtoul_l.isra.0+0xc8>
 8019eb0:	2430      	movs	r4, #48	; 0x30
 8019eb2:	2e00      	cmp	r6, #0
 8019eb4:	d1b0      	bne.n	8019e18 <_strtoul_l.isra.0+0x4a>
 8019eb6:	2608      	movs	r6, #8
 8019eb8:	e7ae      	b.n	8019e18 <_strtoul_l.isra.0+0x4a>
 8019eba:	2c30      	cmp	r4, #48	; 0x30
 8019ebc:	d0a4      	beq.n	8019e08 <_strtoul_l.isra.0+0x3a>
 8019ebe:	260a      	movs	r6, #10
 8019ec0:	e7aa      	b.n	8019e18 <_strtoul_l.isra.0+0x4a>
	...

08019ec4 <_strtoul_r>:
 8019ec4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8019ec6:	4c06      	ldr	r4, [pc, #24]	; (8019ee0 <_strtoul_r+0x1c>)
 8019ec8:	4d06      	ldr	r5, [pc, #24]	; (8019ee4 <_strtoul_r+0x20>)
 8019eca:	6824      	ldr	r4, [r4, #0]
 8019ecc:	6a24      	ldr	r4, [r4, #32]
 8019ece:	2c00      	cmp	r4, #0
 8019ed0:	bf08      	it	eq
 8019ed2:	462c      	moveq	r4, r5
 8019ed4:	9400      	str	r4, [sp, #0]
 8019ed6:	f7ff ff7a 	bl	8019dce <_strtoul_l.isra.0>
 8019eda:	b003      	add	sp, #12
 8019edc:	bd30      	pop	{r4, r5, pc}
 8019ede:	bf00      	nop
 8019ee0:	20000028 	.word	0x20000028
 8019ee4:	2000008c 	.word	0x2000008c

08019ee8 <__submore>:
 8019ee8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8019eec:	460c      	mov	r4, r1
 8019eee:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8019ef0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8019ef4:	4299      	cmp	r1, r3
 8019ef6:	d11d      	bne.n	8019f34 <__submore+0x4c>
 8019ef8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8019efc:	f7ff f87e 	bl	8018ffc <_malloc_r>
 8019f00:	b918      	cbnz	r0, 8019f0a <__submore+0x22>
 8019f02:	f04f 30ff 	mov.w	r0, #4294967295
 8019f06:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8019f0a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8019f0e:	63a3      	str	r3, [r4, #56]	; 0x38
 8019f10:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 8019f14:	6360      	str	r0, [r4, #52]	; 0x34
 8019f16:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 8019f1a:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8019f1e:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 8019f22:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8019f26:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 8019f2a:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 8019f2e:	6020      	str	r0, [r4, #0]
 8019f30:	2000      	movs	r0, #0
 8019f32:	e7e8      	b.n	8019f06 <__submore+0x1e>
 8019f34:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 8019f36:	0077      	lsls	r7, r6, #1
 8019f38:	463a      	mov	r2, r7
 8019f3a:	f000 f900 	bl	801a13e <_realloc_r>
 8019f3e:	4605      	mov	r5, r0
 8019f40:	2800      	cmp	r0, #0
 8019f42:	d0de      	beq.n	8019f02 <__submore+0x1a>
 8019f44:	eb00 0806 	add.w	r8, r0, r6
 8019f48:	4601      	mov	r1, r0
 8019f4a:	4632      	mov	r2, r6
 8019f4c:	4640      	mov	r0, r8
 8019f4e:	f7fb f913 	bl	8015178 <memcpy>
 8019f52:	f8c4 8000 	str.w	r8, [r4]
 8019f56:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 8019f5a:	e7e9      	b.n	8019f30 <__submore+0x48>

08019f5c <_ungetc_r>:
 8019f5c:	1c4b      	adds	r3, r1, #1
 8019f5e:	b570      	push	{r4, r5, r6, lr}
 8019f60:	4606      	mov	r6, r0
 8019f62:	460d      	mov	r5, r1
 8019f64:	4614      	mov	r4, r2
 8019f66:	d103      	bne.n	8019f70 <_ungetc_r+0x14>
 8019f68:	f04f 35ff 	mov.w	r5, #4294967295
 8019f6c:	4628      	mov	r0, r5
 8019f6e:	bd70      	pop	{r4, r5, r6, pc}
 8019f70:	b118      	cbz	r0, 8019f7a <_ungetc_r+0x1e>
 8019f72:	6983      	ldr	r3, [r0, #24]
 8019f74:	b90b      	cbnz	r3, 8019f7a <_ungetc_r+0x1e>
 8019f76:	f7fd ff79 	bl	8017e6c <__sinit>
 8019f7a:	4b2e      	ldr	r3, [pc, #184]	; (801a034 <_ungetc_r+0xd8>)
 8019f7c:	429c      	cmp	r4, r3
 8019f7e:	d12c      	bne.n	8019fda <_ungetc_r+0x7e>
 8019f80:	6874      	ldr	r4, [r6, #4]
 8019f82:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8019f86:	f023 0320 	bic.w	r3, r3, #32
 8019f8a:	81a3      	strh	r3, [r4, #12]
 8019f8c:	b29b      	uxth	r3, r3
 8019f8e:	0759      	lsls	r1, r3, #29
 8019f90:	d413      	bmi.n	8019fba <_ungetc_r+0x5e>
 8019f92:	06da      	lsls	r2, r3, #27
 8019f94:	d5e8      	bpl.n	8019f68 <_ungetc_r+0xc>
 8019f96:	071b      	lsls	r3, r3, #28
 8019f98:	d50b      	bpl.n	8019fb2 <_ungetc_r+0x56>
 8019f9a:	4621      	mov	r1, r4
 8019f9c:	4630      	mov	r0, r6
 8019f9e:	f7fd fee9 	bl	8017d74 <_fflush_r>
 8019fa2:	2800      	cmp	r0, #0
 8019fa4:	d1e0      	bne.n	8019f68 <_ungetc_r+0xc>
 8019fa6:	89a3      	ldrh	r3, [r4, #12]
 8019fa8:	60a0      	str	r0, [r4, #8]
 8019faa:	f023 0308 	bic.w	r3, r3, #8
 8019fae:	81a3      	strh	r3, [r4, #12]
 8019fb0:	61a0      	str	r0, [r4, #24]
 8019fb2:	89a3      	ldrh	r3, [r4, #12]
 8019fb4:	f043 0304 	orr.w	r3, r3, #4
 8019fb8:	81a3      	strh	r3, [r4, #12]
 8019fba:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8019fbc:	6862      	ldr	r2, [r4, #4]
 8019fbe:	b2ed      	uxtb	r5, r5
 8019fc0:	b1e3      	cbz	r3, 8019ffc <_ungetc_r+0xa0>
 8019fc2:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8019fc4:	4293      	cmp	r3, r2
 8019fc6:	dd12      	ble.n	8019fee <_ungetc_r+0x92>
 8019fc8:	6823      	ldr	r3, [r4, #0]
 8019fca:	1e5a      	subs	r2, r3, #1
 8019fcc:	6022      	str	r2, [r4, #0]
 8019fce:	f803 5c01 	strb.w	r5, [r3, #-1]
 8019fd2:	6863      	ldr	r3, [r4, #4]
 8019fd4:	3301      	adds	r3, #1
 8019fd6:	6063      	str	r3, [r4, #4]
 8019fd8:	e7c8      	b.n	8019f6c <_ungetc_r+0x10>
 8019fda:	4b17      	ldr	r3, [pc, #92]	; (801a038 <_ungetc_r+0xdc>)
 8019fdc:	429c      	cmp	r4, r3
 8019fde:	d101      	bne.n	8019fe4 <_ungetc_r+0x88>
 8019fe0:	68b4      	ldr	r4, [r6, #8]
 8019fe2:	e7ce      	b.n	8019f82 <_ungetc_r+0x26>
 8019fe4:	4b15      	ldr	r3, [pc, #84]	; (801a03c <_ungetc_r+0xe0>)
 8019fe6:	429c      	cmp	r4, r3
 8019fe8:	bf08      	it	eq
 8019fea:	68f4      	ldreq	r4, [r6, #12]
 8019fec:	e7c9      	b.n	8019f82 <_ungetc_r+0x26>
 8019fee:	4621      	mov	r1, r4
 8019ff0:	4630      	mov	r0, r6
 8019ff2:	f7ff ff79 	bl	8019ee8 <__submore>
 8019ff6:	2800      	cmp	r0, #0
 8019ff8:	d0e6      	beq.n	8019fc8 <_ungetc_r+0x6c>
 8019ffa:	e7b5      	b.n	8019f68 <_ungetc_r+0xc>
 8019ffc:	6921      	ldr	r1, [r4, #16]
 8019ffe:	6823      	ldr	r3, [r4, #0]
 801a000:	b151      	cbz	r1, 801a018 <_ungetc_r+0xbc>
 801a002:	4299      	cmp	r1, r3
 801a004:	d208      	bcs.n	801a018 <_ungetc_r+0xbc>
 801a006:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 801a00a:	42a9      	cmp	r1, r5
 801a00c:	d104      	bne.n	801a018 <_ungetc_r+0xbc>
 801a00e:	3b01      	subs	r3, #1
 801a010:	3201      	adds	r2, #1
 801a012:	6023      	str	r3, [r4, #0]
 801a014:	6062      	str	r2, [r4, #4]
 801a016:	e7a9      	b.n	8019f6c <_ungetc_r+0x10>
 801a018:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 801a01c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801a020:	6363      	str	r3, [r4, #52]	; 0x34
 801a022:	2303      	movs	r3, #3
 801a024:	63a3      	str	r3, [r4, #56]	; 0x38
 801a026:	4623      	mov	r3, r4
 801a028:	f803 5f46 	strb.w	r5, [r3, #70]!
 801a02c:	6023      	str	r3, [r4, #0]
 801a02e:	2301      	movs	r3, #1
 801a030:	e7d1      	b.n	8019fd6 <_ungetc_r+0x7a>
 801a032:	bf00      	nop
 801a034:	0801a548 	.word	0x0801a548
 801a038:	0801a568 	.word	0x0801a568
 801a03c:	0801a528 	.word	0x0801a528

0801a040 <__ascii_wctomb>:
 801a040:	b149      	cbz	r1, 801a056 <__ascii_wctomb+0x16>
 801a042:	2aff      	cmp	r2, #255	; 0xff
 801a044:	bf85      	ittet	hi
 801a046:	238a      	movhi	r3, #138	; 0x8a
 801a048:	6003      	strhi	r3, [r0, #0]
 801a04a:	700a      	strbls	r2, [r1, #0]
 801a04c:	f04f 30ff 	movhi.w	r0, #4294967295
 801a050:	bf98      	it	ls
 801a052:	2001      	movls	r0, #1
 801a054:	4770      	bx	lr
 801a056:	4608      	mov	r0, r1
 801a058:	4770      	bx	lr
	...

0801a05c <_write_r>:
 801a05c:	b538      	push	{r3, r4, r5, lr}
 801a05e:	4c07      	ldr	r4, [pc, #28]	; (801a07c <_write_r+0x20>)
 801a060:	4605      	mov	r5, r0
 801a062:	4608      	mov	r0, r1
 801a064:	4611      	mov	r1, r2
 801a066:	2200      	movs	r2, #0
 801a068:	6022      	str	r2, [r4, #0]
 801a06a:	461a      	mov	r2, r3
 801a06c:	f7f4 fbfb 	bl	800e866 <_write>
 801a070:	1c43      	adds	r3, r0, #1
 801a072:	d102      	bne.n	801a07a <_write_r+0x1e>
 801a074:	6823      	ldr	r3, [r4, #0]
 801a076:	b103      	cbz	r3, 801a07a <_write_r+0x1e>
 801a078:	602b      	str	r3, [r5, #0]
 801a07a:	bd38      	pop	{r3, r4, r5, pc}
 801a07c:	20000eac 	.word	0x20000eac

0801a080 <_close_r>:
 801a080:	b538      	push	{r3, r4, r5, lr}
 801a082:	4c06      	ldr	r4, [pc, #24]	; (801a09c <_close_r+0x1c>)
 801a084:	2300      	movs	r3, #0
 801a086:	4605      	mov	r5, r0
 801a088:	4608      	mov	r0, r1
 801a08a:	6023      	str	r3, [r4, #0]
 801a08c:	f7f4 fc07 	bl	800e89e <_close>
 801a090:	1c43      	adds	r3, r0, #1
 801a092:	d102      	bne.n	801a09a <_close_r+0x1a>
 801a094:	6823      	ldr	r3, [r4, #0]
 801a096:	b103      	cbz	r3, 801a09a <_close_r+0x1a>
 801a098:	602b      	str	r3, [r5, #0]
 801a09a:	bd38      	pop	{r3, r4, r5, pc}
 801a09c:	20000eac 	.word	0x20000eac

0801a0a0 <_fstat_r>:
 801a0a0:	b538      	push	{r3, r4, r5, lr}
 801a0a2:	4c07      	ldr	r4, [pc, #28]	; (801a0c0 <_fstat_r+0x20>)
 801a0a4:	2300      	movs	r3, #0
 801a0a6:	4605      	mov	r5, r0
 801a0a8:	4608      	mov	r0, r1
 801a0aa:	4611      	mov	r1, r2
 801a0ac:	6023      	str	r3, [r4, #0]
 801a0ae:	f7f4 fc02 	bl	800e8b6 <_fstat>
 801a0b2:	1c43      	adds	r3, r0, #1
 801a0b4:	d102      	bne.n	801a0bc <_fstat_r+0x1c>
 801a0b6:	6823      	ldr	r3, [r4, #0]
 801a0b8:	b103      	cbz	r3, 801a0bc <_fstat_r+0x1c>
 801a0ba:	602b      	str	r3, [r5, #0]
 801a0bc:	bd38      	pop	{r3, r4, r5, pc}
 801a0be:	bf00      	nop
 801a0c0:	20000eac 	.word	0x20000eac

0801a0c4 <_isatty_r>:
 801a0c4:	b538      	push	{r3, r4, r5, lr}
 801a0c6:	4c06      	ldr	r4, [pc, #24]	; (801a0e0 <_isatty_r+0x1c>)
 801a0c8:	2300      	movs	r3, #0
 801a0ca:	4605      	mov	r5, r0
 801a0cc:	4608      	mov	r0, r1
 801a0ce:	6023      	str	r3, [r4, #0]
 801a0d0:	f7f4 fc01 	bl	800e8d6 <_isatty>
 801a0d4:	1c43      	adds	r3, r0, #1
 801a0d6:	d102      	bne.n	801a0de <_isatty_r+0x1a>
 801a0d8:	6823      	ldr	r3, [r4, #0]
 801a0da:	b103      	cbz	r3, 801a0de <_isatty_r+0x1a>
 801a0dc:	602b      	str	r3, [r5, #0]
 801a0de:	bd38      	pop	{r3, r4, r5, pc}
 801a0e0:	20000eac 	.word	0x20000eac

0801a0e4 <_lseek_r>:
 801a0e4:	b538      	push	{r3, r4, r5, lr}
 801a0e6:	4c07      	ldr	r4, [pc, #28]	; (801a104 <_lseek_r+0x20>)
 801a0e8:	4605      	mov	r5, r0
 801a0ea:	4608      	mov	r0, r1
 801a0ec:	4611      	mov	r1, r2
 801a0ee:	2200      	movs	r2, #0
 801a0f0:	6022      	str	r2, [r4, #0]
 801a0f2:	461a      	mov	r2, r3
 801a0f4:	f7f4 fbfa 	bl	800e8ec <_lseek>
 801a0f8:	1c43      	adds	r3, r0, #1
 801a0fa:	d102      	bne.n	801a102 <_lseek_r+0x1e>
 801a0fc:	6823      	ldr	r3, [r4, #0]
 801a0fe:	b103      	cbz	r3, 801a102 <_lseek_r+0x1e>
 801a100:	602b      	str	r3, [r5, #0]
 801a102:	bd38      	pop	{r3, r4, r5, pc}
 801a104:	20000eac 	.word	0x20000eac

0801a108 <memmove>:
 801a108:	4288      	cmp	r0, r1
 801a10a:	b510      	push	{r4, lr}
 801a10c:	eb01 0302 	add.w	r3, r1, r2
 801a110:	d807      	bhi.n	801a122 <memmove+0x1a>
 801a112:	1e42      	subs	r2, r0, #1
 801a114:	4299      	cmp	r1, r3
 801a116:	d00a      	beq.n	801a12e <memmove+0x26>
 801a118:	f811 4b01 	ldrb.w	r4, [r1], #1
 801a11c:	f802 4f01 	strb.w	r4, [r2, #1]!
 801a120:	e7f8      	b.n	801a114 <memmove+0xc>
 801a122:	4283      	cmp	r3, r0
 801a124:	d9f5      	bls.n	801a112 <memmove+0xa>
 801a126:	1881      	adds	r1, r0, r2
 801a128:	1ad2      	subs	r2, r2, r3
 801a12a:	42d3      	cmn	r3, r2
 801a12c:	d100      	bne.n	801a130 <memmove+0x28>
 801a12e:	bd10      	pop	{r4, pc}
 801a130:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801a134:	f801 4d01 	strb.w	r4, [r1, #-1]!
 801a138:	e7f7      	b.n	801a12a <memmove+0x22>

0801a13a <__malloc_lock>:
 801a13a:	4770      	bx	lr

0801a13c <__malloc_unlock>:
 801a13c:	4770      	bx	lr

0801a13e <_realloc_r>:
 801a13e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801a140:	4607      	mov	r7, r0
 801a142:	4614      	mov	r4, r2
 801a144:	460e      	mov	r6, r1
 801a146:	b921      	cbnz	r1, 801a152 <_realloc_r+0x14>
 801a148:	4611      	mov	r1, r2
 801a14a:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 801a14e:	f7fe bf55 	b.w	8018ffc <_malloc_r>
 801a152:	b922      	cbnz	r2, 801a15e <_realloc_r+0x20>
 801a154:	f7fe ff04 	bl	8018f60 <_free_r>
 801a158:	4625      	mov	r5, r4
 801a15a:	4628      	mov	r0, r5
 801a15c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801a15e:	f000 f827 	bl	801a1b0 <_malloc_usable_size_r>
 801a162:	42a0      	cmp	r0, r4
 801a164:	d20f      	bcs.n	801a186 <_realloc_r+0x48>
 801a166:	4621      	mov	r1, r4
 801a168:	4638      	mov	r0, r7
 801a16a:	f7fe ff47 	bl	8018ffc <_malloc_r>
 801a16e:	4605      	mov	r5, r0
 801a170:	2800      	cmp	r0, #0
 801a172:	d0f2      	beq.n	801a15a <_realloc_r+0x1c>
 801a174:	4631      	mov	r1, r6
 801a176:	4622      	mov	r2, r4
 801a178:	f7fa fffe 	bl	8015178 <memcpy>
 801a17c:	4631      	mov	r1, r6
 801a17e:	4638      	mov	r0, r7
 801a180:	f7fe feee 	bl	8018f60 <_free_r>
 801a184:	e7e9      	b.n	801a15a <_realloc_r+0x1c>
 801a186:	4635      	mov	r5, r6
 801a188:	e7e7      	b.n	801a15a <_realloc_r+0x1c>
	...

0801a18c <_read_r>:
 801a18c:	b538      	push	{r3, r4, r5, lr}
 801a18e:	4c07      	ldr	r4, [pc, #28]	; (801a1ac <_read_r+0x20>)
 801a190:	4605      	mov	r5, r0
 801a192:	4608      	mov	r0, r1
 801a194:	4611      	mov	r1, r2
 801a196:	2200      	movs	r2, #0
 801a198:	6022      	str	r2, [r4, #0]
 801a19a:	461a      	mov	r2, r3
 801a19c:	f7f4 fb46 	bl	800e82c <_read>
 801a1a0:	1c43      	adds	r3, r0, #1
 801a1a2:	d102      	bne.n	801a1aa <_read_r+0x1e>
 801a1a4:	6823      	ldr	r3, [r4, #0]
 801a1a6:	b103      	cbz	r3, 801a1aa <_read_r+0x1e>
 801a1a8:	602b      	str	r3, [r5, #0]
 801a1aa:	bd38      	pop	{r3, r4, r5, pc}
 801a1ac:	20000eac 	.word	0x20000eac

0801a1b0 <_malloc_usable_size_r>:
 801a1b0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801a1b4:	1f18      	subs	r0, r3, #4
 801a1b6:	2b00      	cmp	r3, #0
 801a1b8:	bfbc      	itt	lt
 801a1ba:	580b      	ldrlt	r3, [r1, r0]
 801a1bc:	18c0      	addlt	r0, r0, r3
 801a1be:	4770      	bx	lr

0801a1c0 <_init>:
 801a1c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801a1c2:	bf00      	nop
 801a1c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801a1c6:	bc08      	pop	{r3}
 801a1c8:	469e      	mov	lr, r3
 801a1ca:	4770      	bx	lr

0801a1cc <_fini>:
 801a1cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801a1ce:	bf00      	nop
 801a1d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801a1d2:	bc08      	pop	{r3}
 801a1d4:	469e      	mov	lr, r3
 801a1d6:	4770      	bx	lr
