<?xml version="1.0"?>
<Checkpoint Version="19" Minor="0">
	<BUILD_NUMBER Name="3671981"/>
	<FULL_BUILD Name="SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022"/>
	<PRODUCT Name="Vivado v2022.2 (64-bit)"/>
	<Part Name="xc7a35ticsg324-1L"/>
	<BoardPart Name="digilentinc.com:arty:part0:1.1"/>
	<Top Name="final"/>
	<DisableAutoIOBuffers Name="0"/>
	<OutOfContext Name="0"/>
	<RunGenerated Name="1"/>
	<HDPlatform Name="0"/>
	<File Type="VERILOG_STUB" Name="final_stub.v" ModTime="1672335537"/>
	<File Type="VHDL_STUB" Name="final_stub.vhdl" ModTime="1672335537"/>
	<File Type="SHAPE" Name="final.shape" ModTime="1672335537"/>
	<File Type="EDIF" Name="final.edf" ModTime="1672335537"/>
	<File Type="XN" Name="final.xn" ModTime="1672335537"/>
	<File Type="INCR" Name="final.incr" ModTime="1672335537"/>
	<File Type="RDA" Name="final.rda" ModTime="1672335537"/>
	<File Type="JSON_RDA" Name="final_rda.json" ModTime="1672335537"/>
	<File Type="WDF" Name="final.wdf" ModTime="1672335537"/>
	<File Type="SYNTH" Name="final.synth" ModTime="1672335537"/>
</Checkpoint>

