Analysis & Synthesis report for ReCOP-DE2
Tue Apr 29 20:01:11 2025
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. General Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Source assignments for program_mem_module:IM|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_ppb1:auto_generated
 14. Source assignments for DataMemoryModule:DMM|data_mem:data_mem_inst|altsyncram:altsyncram_component|altsyncram_a0d1:auto_generated
 15. Parameter Settings for User Entity Instance: program_mem_module:IM|prog_mem:prog_mem_inst|altsyncram:altsyncram_component
 16. Parameter Settings for User Entity Instance: DataMemoryModule:DMM|data_mem:data_mem_inst|altsyncram:altsyncram_component
 17. Parameter Settings for User Entity Instance: recop_pll:CLOCK|altpll:altpll_component
 18. altsyncram Parameter Settings by Entity Instance
 19. altpll Parameter Settings by Entity Instance
 20. Port Connectivity Checks: "registers:REG"
 21. Port Connectivity Checks: "alu:definitelyTheALU"
 22. Port Connectivity Checks: "comparator:COMP"
 23. Port Connectivity Checks: "regfile:REGF"
 24. Port Connectivity Checks: "ControlUnit:CU"
 25. Post-Synthesis Netlist Statistics for Top Partition
 26. Elapsed Time Per Partition
 27. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Apr 29 20:01:11 2025           ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Revision Name                      ; ReCOP-DE2                                       ;
; Top-level Entity Name              ; datapath                                        ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 1,111                                           ;
;     Total combinational functions  ; 820                                             ;
;     Dedicated logic registers      ; 381                                             ;
; Total registers                    ; 381                                             ;
; Total pins                         ; 69                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 589,824                                         ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 1                                               ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; datapath           ; ReCOP-DE2          ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 20          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
;     Processors 9-12        ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                               ;
+----------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                 ; Library ;
+----------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------+---------+
; various_constants.vhd            ; yes             ; User VHDL File                         ; C:/Users/Jwes823/Documents/GitHub/COMPSYS701/DE2-FPGA/various_constants.vhd  ;         ;
; registers.vhd                    ; yes             ; User VHDL File                         ; C:/Users/Jwes823/Documents/GitHub/COMPSYS701/DE2-FPGA/registers.vhd          ;         ;
; regfile.vhd                      ; yes             ; User VHDL File                         ; C:/Users/Jwes823/Documents/GitHub/COMPSYS701/DE2-FPGA/regfile.vhd            ;         ;
; recop_types.vhd                  ; yes             ; User VHDL File                         ; C:/Users/Jwes823/Documents/GitHub/COMPSYS701/DE2-FPGA/recop_types.vhd        ;         ;
; recop_pll.vhd                    ; yes             ; User Wizard-Generated File             ; C:/Users/Jwes823/Documents/GitHub/COMPSYS701/DE2-FPGA/recop_pll.vhd          ;         ;
; ProgramCounter.vhd               ; yes             ; User VHDL File                         ; C:/Users/Jwes823/Documents/GitHub/COMPSYS701/DE2-FPGA/ProgramCounter.vhd     ;         ;
; prog_mem.vhd                     ; yes             ; User Wizard-Generated File             ; C:/Users/Jwes823/Documents/GitHub/COMPSYS701/DE2-FPGA/prog_mem.vhd           ;         ;
; opcodes.vhd                      ; yes             ; User VHDL File                         ; C:/Users/Jwes823/Documents/GitHub/COMPSYS701/DE2-FPGA/opcodes.vhd            ;         ;
; Instruction.vhd                  ; yes             ; User VHDL File                         ; C:/Users/Jwes823/Documents/GitHub/COMPSYS701/DE2-FPGA/Instruction.vhd        ;         ;
; datapath.vhd                     ; yes             ; User VHDL File                         ; C:/Users/Jwes823/Documents/GitHub/COMPSYS701/DE2-FPGA/datapath.vhd           ;         ;
; DataMemoryModule.vhd             ; yes             ; User VHDL File                         ; C:/Users/Jwes823/Documents/GitHub/COMPSYS701/DE2-FPGA/DataMemoryModule.vhd   ;         ;
; data_mem.vhd                     ; yes             ; User Wizard-Generated File             ; C:/Users/Jwes823/Documents/GitHub/COMPSYS701/DE2-FPGA/data_mem.vhd           ;         ;
; ControlUnit.vhd                  ; yes             ; User VHDL File                         ; C:/Users/Jwes823/Documents/GitHub/COMPSYS701/DE2-FPGA/ControlUnit.vhd        ;         ;
; comparator.vhd                   ; yes             ; User VHDL File                         ; C:/Users/Jwes823/Documents/GitHub/COMPSYS701/DE2-FPGA/comparator.vhd         ;         ;
; ALU.vhd                          ; yes             ; User VHDL File                         ; C:/Users/Jwes823/Documents/GitHub/COMPSYS701/DE2-FPGA/ALU.vhd                ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf             ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; c:/intelfpga/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc      ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mux.inc                ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_decode.inc             ;         ;
; aglobal181.inc                   ; yes             ; Megafunction                           ; c:/intelfpga/18.1/quartus/libraries/megafunctions/aglobal181.inc             ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; c:/intelfpga/18.1/quartus/libraries/megafunctions/a_rdenreg.inc              ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; c:/intelfpga/18.1/quartus/libraries/megafunctions/altrom.inc                 ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; c:/intelfpga/18.1/quartus/libraries/megafunctions/altram.inc                 ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; c:/intelfpga/18.1/quartus/libraries/megafunctions/altdpram.inc               ;         ;
; db/altsyncram_ppb1.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jwes823/Documents/GitHub/COMPSYS701/DE2-FPGA/db/altsyncram_ppb1.tdf ;         ;
; program.mif                      ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Jwes823/Documents/GitHub/COMPSYS701/DE2-FPGA/program.mif            ;         ;
; db/decode_k8a.tdf                ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jwes823/Documents/GitHub/COMPSYS701/DE2-FPGA/db/decode_k8a.tdf      ;         ;
; db/mux_qob.tdf                   ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jwes823/Documents/GitHub/COMPSYS701/DE2-FPGA/db/mux_qob.tdf         ;         ;
; db/altsyncram_a0d1.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jwes823/Documents/GitHub/COMPSYS701/DE2-FPGA/db/altsyncram_a0d1.tdf ;         ;
; altpll.tdf                       ; yes             ; Megafunction                           ; c:/intelfpga/18.1/quartus/libraries/megafunctions/altpll.tdf                 ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                           ; c:/intelfpga/18.1/quartus/libraries/megafunctions/stratix_pll.inc            ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                           ; c:/intelfpga/18.1/quartus/libraries/megafunctions/stratixii_pll.inc          ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                           ; c:/intelfpga/18.1/quartus/libraries/megafunctions/cycloneii_pll.inc          ;         ;
+----------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                 ;
+---------------------------------------------+-----------------------------------------------+
; Resource                                    ; Usage                                         ;
+---------------------------------------------+-----------------------------------------------+
; Estimated Total logic elements              ; 1,111                                         ;
;                                             ;                                               ;
; Total combinational functions               ; 820                                           ;
; Logic element usage by number of LUT inputs ;                                               ;
;     -- 4 input functions                    ; 672                                           ;
;     -- 3 input functions                    ; 106                                           ;
;     -- <=2 input functions                  ; 42                                            ;
;                                             ;                                               ;
; Logic elements by mode                      ;                                               ;
;     -- normal mode                          ; 774                                           ;
;     -- arithmetic mode                      ; 46                                            ;
;                                             ;                                               ;
; Total registers                             ; 381                                           ;
;     -- Dedicated logic registers            ; 381                                           ;
;     -- I/O registers                        ; 0                                             ;
;                                             ;                                               ;
; I/O pins                                    ; 69                                            ;
; Total memory bits                           ; 589824                                        ;
;                                             ;                                               ;
; Embedded Multiplier 9-bit elements          ; 0                                             ;
;                                             ;                                               ;
; Total PLLs                                  ; 1                                             ;
;     -- PLLs                                 ; 1                                             ;
;                                             ;                                               ;
; Maximum fan-out node                        ; recop_pll:CLOCK|altpll:altpll_component|_clk0 ;
; Maximum fan-out                             ; 526                                           ;
; Total fan-out                               ; 6671                                          ;
; Average fan-out                             ; 4.50                                          ;
+---------------------------------------------+-----------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                        ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------------+--------------+
; Compilation Hierarchy Node                   ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                          ; Entity Name        ; Library Name ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------------+--------------+
; |datapath                                    ; 820 (28)            ; 381 (0)                   ; 589824      ; 0            ; 0       ; 0         ; 69   ; 0            ; |datapath                                                                                                                                    ; datapath           ; work         ;
;    |ControlUnit:CU|                          ; 73 (73)             ; 25 (25)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|ControlUnit:CU                                                                                                                     ; ControlUnit        ; work         ;
;    |DataMemoryModule:DMM|                    ; 56 (56)             ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|DataMemoryModule:DMM                                                                                                               ; DataMemoryModule   ; work         ;
;       |data_mem:data_mem_inst|               ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|DataMemoryModule:DMM|data_mem:data_mem_inst                                                                                        ; data_mem           ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|DataMemoryModule:DMM|data_mem:data_mem_inst|altsyncram:altsyncram_component                                                        ; altsyncram         ; work         ;
;             |altsyncram_a0d1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|DataMemoryModule:DMM|data_mem:data_mem_inst|altsyncram:altsyncram_component|altsyncram_a0d1:auto_generated                         ; altsyncram_a0d1    ; work         ;
;    |ProgramCounter:PC|                       ; 48 (48)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|ProgramCounter:PC                                                                                                                  ; ProgramCounter     ; work         ;
;    |alu:definitelyTheALU|                    ; 132 (132)           ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:definitelyTheALU                                                                                                               ; alu                ; work         ;
;    |program_mem_module:IM|                   ; 88 (0)              ; 35 (32)                   ; 524288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|program_mem_module:IM                                                                                                              ; program_mem_module ; work         ;
;       |prog_mem:prog_mem_inst|               ; 88 (0)              ; 3 (0)                     ; 524288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|program_mem_module:IM|prog_mem:prog_mem_inst                                                                                       ; prog_mem           ; work         ;
;          |altsyncram:altsyncram_component|   ; 88 (0)              ; 3 (0)                     ; 524288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|program_mem_module:IM|prog_mem:prog_mem_inst|altsyncram:altsyncram_component                                                       ; altsyncram         ; work         ;
;             |altsyncram_ppb1:auto_generated| ; 88 (0)              ; 3 (3)                     ; 524288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|program_mem_module:IM|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_ppb1:auto_generated                        ; altsyncram_ppb1    ; work         ;
;                |decode_k8a:rden_decode|      ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|program_mem_module:IM|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_ppb1:auto_generated|decode_k8a:rden_decode ; decode_k8a         ; work         ;
;                |mux_qob:mux2|                ; 80 (80)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|program_mem_module:IM|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_ppb1:auto_generated|mux_qob:mux2           ; mux_qob            ; work         ;
;    |recop_pll:CLOCK|                         ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|recop_pll:CLOCK                                                                                                                    ; recop_pll          ; work         ;
;       |altpll:altpll_component|              ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|recop_pll:CLOCK|altpll:altpll_component                                                                                            ; altpll             ; work         ;
;    |regfile:REGF|                            ; 395 (395)           ; 256 (256)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|regfile:REGF                                                                                                                       ; regfile            ; work         ;
;    |registers:REG|                           ; 0 (0)               ; 48 (48)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|registers:REG                                                                                                                      ; registers          ; work         ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+--------+-------------+
; Name                                                                                                                   ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF         ;
+------------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+--------+-------------+
; DataMemoryModule:DMM|data_mem:data_mem_inst|altsyncram:altsyncram_component|altsyncram_a0d1:auto_generated|ALTSYNCRAM  ; AUTO ; Single Port ; 4096         ; 16           ; --           ; --           ; 65536  ; None        ;
; program_mem_module:IM|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_ppb1:auto_generated|ALTSYNCRAM ; AUTO ; ROM         ; 32768        ; 16           ; --           ; --           ; 524288 ; program.mif ;
+------------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+--------+-------------+


+--------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                             ;
+---------------------------------------+----------------------------------------+
; Register name                         ; Reason for Removal                     ;
+---------------------------------------+----------------------------------------+
; ControlUnit:CU|ALU_Select[1]          ; Stuck at GND due to stuck port data_in ;
; registers:REG|er                      ; Stuck at GND due to stuck port data_in ;
; ControlUnit:CU|ER_Clear               ; Lost fanout                            ;
; Total Number of Removed Registers = 3 ;                                        ;
+---------------------------------------+----------------------------------------+


+---------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                           ;
+------------------+---------------------------+----------------------------------------+
; Register name    ; Reason for Removal        ; Registers Removed due to This Register ;
+------------------+---------------------------+----------------------------------------+
; registers:REG|er ; Stuck at GND              ; ControlUnit:CU|ER_Clear                ;
;                  ; due to stuck port data_in ;                                        ;
+------------------+---------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 381   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 337   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 336   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------+
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |datapath|ProgramCounter:PC|PC_SIG[14]  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |datapath|ControlUnit:CU|Data_Select[0] ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |datapath|ControlUnit:CU|Reg_Select[0]  ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; Yes        ; |datapath|ControlUnit:CU|FSM_STATE[0]   ;
; 10:1               ; 3 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; Yes        ; |datapath|ControlUnit:CU|ALU_OP[0]      ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |datapath|DataMemoryModule:DMM|Mux13    ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |datapath|DataMemoryModule:DMM|Mux11    ;
; 8:1                ; 16 bits   ; 80 LEs        ; 48 LEs               ; 32 LEs                 ; No         ; |datapath|regfile:REGF|Mux13            ;
; 16:1               ; 16 bits   ; 160 LEs       ; 160 LEs              ; 0 LEs                  ; No         ; |datapath|regfile:REGF|Mux23            ;
; 16:1               ; 16 bits   ; 160 LEs       ; 160 LEs              ; 0 LEs                  ; No         ; |datapath|regfile:REGF|Mux40            ;
; 9:1                ; 16 bits   ; 96 LEs        ; 48 LEs               ; 48 LEs                 ; No         ; |datapath|alu:definitelyTheALU|Mux31    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for program_mem_module:IM|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_ppb1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                   ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                    ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DataMemoryModule:DMM|data_mem:data_mem_inst|altsyncram:altsyncram_component|altsyncram_a0d1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                  ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                   ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: program_mem_module:IM|prog_mem:prog_mem_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                          ;
+------------------------------------+----------------------+---------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                       ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                       ;
; WIDTH_A                            ; 16                   ; Signed Integer                                                ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                                                ;
; NUMWORDS_A                         ; 32768                ; Signed Integer                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                       ;
; WIDTH_B                            ; 1                    ; Untyped                                                       ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                       ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                       ;
; RAM_BLOCK_TYPE                     ; M4K                  ; Untyped                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                       ;
; INIT_FILE                          ; program.mif          ; Untyped                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                       ;
; MAXIMUM_DEPTH                      ; 4096                 ; Signed Integer                                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                       ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                       ;
; CBXI_PARAMETER                     ; altsyncram_ppb1      ; Untyped                                                       ;
+------------------------------------+----------------------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DataMemoryModule:DMM|data_mem:data_mem_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                         ;
+------------------------------------+----------------------+--------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                      ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                      ;
; WIDTH_A                            ; 16                   ; Signed Integer                                               ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                               ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; WIDTH_B                            ; 1                    ; Untyped                                                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                      ;
; RAM_BLOCK_TYPE                     ; M4K                  ; Untyped                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                      ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                      ;
; CBXI_PARAMETER                     ; altsyncram_a0d1      ; Untyped                                                      ;
+------------------------------------+----------------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: recop_pll:CLOCK|altpll:altpll_component ;
+-------------------------------+-----------------------------+------------------------+
; Parameter Name                ; Value                       ; Type                   ;
+-------------------------------+-----------------------------+------------------------+
; OPERATION_MODE                ; NORMAL                      ; Untyped                ;
; PLL_TYPE                      ; AUTO                        ; Untyped                ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=recop_pll ; Untyped                ;
; QUALIFY_CONF_DONE             ; OFF                         ; Untyped                ;
; COMPENSATE_CLOCK              ; CLK0                        ; Untyped                ;
; SCAN_CHAIN                    ; LONG                        ; Untyped                ;
; PRIMARY_CLOCK                 ; INCLK0                      ; Untyped                ;
; INCLK0_INPUT_FREQUENCY        ; 20000                       ; Signed Integer         ;
; INCLK1_INPUT_FREQUENCY        ; 0                           ; Untyped                ;
; GATE_LOCK_SIGNAL              ; NO                          ; Untyped                ;
; GATE_LOCK_COUNTER             ; 0                           ; Untyped                ;
; LOCK_HIGH                     ; 1                           ; Untyped                ;
; LOCK_LOW                      ; 1                           ; Untyped                ;
; VALID_LOCK_MULTIPLIER         ; 1                           ; Untyped                ;
; INVALID_LOCK_MULTIPLIER       ; 5                           ; Untyped                ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                         ; Untyped                ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                         ; Untyped                ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                         ; Untyped                ;
; SKIP_VCO                      ; OFF                         ; Untyped                ;
; SWITCH_OVER_COUNTER           ; 0                           ; Untyped                ;
; SWITCH_OVER_TYPE              ; AUTO                        ; Untyped                ;
; FEEDBACK_SOURCE               ; EXTCLK0                     ; Untyped                ;
; BANDWIDTH                     ; 0                           ; Untyped                ;
; BANDWIDTH_TYPE                ; AUTO                        ; Untyped                ;
; SPREAD_FREQUENCY              ; 0                           ; Untyped                ;
; DOWN_SPREAD                   ; 0                           ; Untyped                ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                         ; Untyped                ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                         ; Untyped                ;
; CLK9_MULTIPLY_BY              ; 0                           ; Untyped                ;
; CLK8_MULTIPLY_BY              ; 0                           ; Untyped                ;
; CLK7_MULTIPLY_BY              ; 0                           ; Untyped                ;
; CLK6_MULTIPLY_BY              ; 0                           ; Untyped                ;
; CLK5_MULTIPLY_BY              ; 1                           ; Untyped                ;
; CLK4_MULTIPLY_BY              ; 1                           ; Untyped                ;
; CLK3_MULTIPLY_BY              ; 1                           ; Untyped                ;
; CLK2_MULTIPLY_BY              ; 1                           ; Untyped                ;
; CLK1_MULTIPLY_BY              ; 1                           ; Untyped                ;
; CLK0_MULTIPLY_BY              ; 8                           ; Signed Integer         ;
; CLK9_DIVIDE_BY                ; 0                           ; Untyped                ;
; CLK8_DIVIDE_BY                ; 0                           ; Untyped                ;
; CLK7_DIVIDE_BY                ; 0                           ; Untyped                ;
; CLK6_DIVIDE_BY                ; 0                           ; Untyped                ;
; CLK5_DIVIDE_BY                ; 1                           ; Untyped                ;
; CLK4_DIVIDE_BY                ; 1                           ; Untyped                ;
; CLK3_DIVIDE_BY                ; 1                           ; Untyped                ;
; CLK2_DIVIDE_BY                ; 1                           ; Untyped                ;
; CLK1_DIVIDE_BY                ; 1                           ; Untyped                ;
; CLK0_DIVIDE_BY                ; 5                           ; Signed Integer         ;
; CLK9_PHASE_SHIFT              ; 0                           ; Untyped                ;
; CLK8_PHASE_SHIFT              ; 0                           ; Untyped                ;
; CLK7_PHASE_SHIFT              ; 0                           ; Untyped                ;
; CLK6_PHASE_SHIFT              ; 0                           ; Untyped                ;
; CLK5_PHASE_SHIFT              ; 0                           ; Untyped                ;
; CLK4_PHASE_SHIFT              ; 0                           ; Untyped                ;
; CLK3_PHASE_SHIFT              ; 0                           ; Untyped                ;
; CLK2_PHASE_SHIFT              ; 0                           ; Untyped                ;
; CLK1_PHASE_SHIFT              ; 0                           ; Untyped                ;
; CLK0_PHASE_SHIFT              ; 0                           ; Untyped                ;
; CLK5_TIME_DELAY               ; 0                           ; Untyped                ;
; CLK4_TIME_DELAY               ; 0                           ; Untyped                ;
; CLK3_TIME_DELAY               ; 0                           ; Untyped                ;
; CLK2_TIME_DELAY               ; 0                           ; Untyped                ;
; CLK1_TIME_DELAY               ; 0                           ; Untyped                ;
; CLK0_TIME_DELAY               ; 0                           ; Untyped                ;
; CLK9_DUTY_CYCLE               ; 50                          ; Untyped                ;
; CLK8_DUTY_CYCLE               ; 50                          ; Untyped                ;
; CLK7_DUTY_CYCLE               ; 50                          ; Untyped                ;
; CLK6_DUTY_CYCLE               ; 50                          ; Untyped                ;
; CLK5_DUTY_CYCLE               ; 50                          ; Untyped                ;
; CLK4_DUTY_CYCLE               ; 50                          ; Untyped                ;
; CLK3_DUTY_CYCLE               ; 50                          ; Untyped                ;
; CLK2_DUTY_CYCLE               ; 50                          ; Untyped                ;
; CLK1_DUTY_CYCLE               ; 50                          ; Untyped                ;
; CLK0_DUTY_CYCLE               ; 50                          ; Signed Integer         ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                ;
; LOCK_WINDOW_UI                ;  0.05                       ; Untyped                ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                      ; Untyped                ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                      ; Untyped                ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                      ; Untyped                ;
; DPA_MULTIPLY_BY               ; 0                           ; Untyped                ;
; DPA_DIVIDE_BY                 ; 1                           ; Untyped                ;
; DPA_DIVIDER                   ; 0                           ; Untyped                ;
; EXTCLK3_MULTIPLY_BY           ; 1                           ; Untyped                ;
; EXTCLK2_MULTIPLY_BY           ; 1                           ; Untyped                ;
; EXTCLK1_MULTIPLY_BY           ; 1                           ; Untyped                ;
; EXTCLK0_MULTIPLY_BY           ; 1                           ; Untyped                ;
; EXTCLK3_DIVIDE_BY             ; 1                           ; Untyped                ;
; EXTCLK2_DIVIDE_BY             ; 1                           ; Untyped                ;
; EXTCLK1_DIVIDE_BY             ; 1                           ; Untyped                ;
; EXTCLK0_DIVIDE_BY             ; 1                           ; Untyped                ;
; EXTCLK3_PHASE_SHIFT           ; 0                           ; Untyped                ;
; EXTCLK2_PHASE_SHIFT           ; 0                           ; Untyped                ;
; EXTCLK1_PHASE_SHIFT           ; 0                           ; Untyped                ;
; EXTCLK0_PHASE_SHIFT           ; 0                           ; Untyped                ;
; EXTCLK3_TIME_DELAY            ; 0                           ; Untyped                ;
; EXTCLK2_TIME_DELAY            ; 0                           ; Untyped                ;
; EXTCLK1_TIME_DELAY            ; 0                           ; Untyped                ;
; EXTCLK0_TIME_DELAY            ; 0                           ; Untyped                ;
; EXTCLK3_DUTY_CYCLE            ; 50                          ; Untyped                ;
; EXTCLK2_DUTY_CYCLE            ; 50                          ; Untyped                ;
; EXTCLK1_DUTY_CYCLE            ; 50                          ; Untyped                ;
; EXTCLK0_DUTY_CYCLE            ; 50                          ; Untyped                ;
; VCO_MULTIPLY_BY               ; 0                           ; Untyped                ;
; VCO_DIVIDE_BY                 ; 0                           ; Untyped                ;
; SCLKOUT0_PHASE_SHIFT          ; 0                           ; Untyped                ;
; SCLKOUT1_PHASE_SHIFT          ; 0                           ; Untyped                ;
; VCO_MIN                       ; 0                           ; Untyped                ;
; VCO_MAX                       ; 0                           ; Untyped                ;
; VCO_CENTER                    ; 0                           ; Untyped                ;
; PFD_MIN                       ; 0                           ; Untyped                ;
; PFD_MAX                       ; 0                           ; Untyped                ;
; M_INITIAL                     ; 0                           ; Untyped                ;
; M                             ; 0                           ; Untyped                ;
; N                             ; 1                           ; Untyped                ;
; M2                            ; 1                           ; Untyped                ;
; N2                            ; 1                           ; Untyped                ;
; SS                            ; 1                           ; Untyped                ;
; C0_HIGH                       ; 0                           ; Untyped                ;
; C1_HIGH                       ; 0                           ; Untyped                ;
; C2_HIGH                       ; 0                           ; Untyped                ;
; C3_HIGH                       ; 0                           ; Untyped                ;
; C4_HIGH                       ; 0                           ; Untyped                ;
; C5_HIGH                       ; 0                           ; Untyped                ;
; C6_HIGH                       ; 0                           ; Untyped                ;
; C7_HIGH                       ; 0                           ; Untyped                ;
; C8_HIGH                       ; 0                           ; Untyped                ;
; C9_HIGH                       ; 0                           ; Untyped                ;
; C0_LOW                        ; 0                           ; Untyped                ;
; C1_LOW                        ; 0                           ; Untyped                ;
; C2_LOW                        ; 0                           ; Untyped                ;
; C3_LOW                        ; 0                           ; Untyped                ;
; C4_LOW                        ; 0                           ; Untyped                ;
; C5_LOW                        ; 0                           ; Untyped                ;
; C6_LOW                        ; 0                           ; Untyped                ;
; C7_LOW                        ; 0                           ; Untyped                ;
; C8_LOW                        ; 0                           ; Untyped                ;
; C9_LOW                        ; 0                           ; Untyped                ;
; C0_INITIAL                    ; 0                           ; Untyped                ;
; C1_INITIAL                    ; 0                           ; Untyped                ;
; C2_INITIAL                    ; 0                           ; Untyped                ;
; C3_INITIAL                    ; 0                           ; Untyped                ;
; C4_INITIAL                    ; 0                           ; Untyped                ;
; C5_INITIAL                    ; 0                           ; Untyped                ;
; C6_INITIAL                    ; 0                           ; Untyped                ;
; C7_INITIAL                    ; 0                           ; Untyped                ;
; C8_INITIAL                    ; 0                           ; Untyped                ;
; C9_INITIAL                    ; 0                           ; Untyped                ;
; C0_MODE                       ; BYPASS                      ; Untyped                ;
; C1_MODE                       ; BYPASS                      ; Untyped                ;
; C2_MODE                       ; BYPASS                      ; Untyped                ;
; C3_MODE                       ; BYPASS                      ; Untyped                ;
; C4_MODE                       ; BYPASS                      ; Untyped                ;
; C5_MODE                       ; BYPASS                      ; Untyped                ;
; C6_MODE                       ; BYPASS                      ; Untyped                ;
; C7_MODE                       ; BYPASS                      ; Untyped                ;
; C8_MODE                       ; BYPASS                      ; Untyped                ;
; C9_MODE                       ; BYPASS                      ; Untyped                ;
; C0_PH                         ; 0                           ; Untyped                ;
; C1_PH                         ; 0                           ; Untyped                ;
; C2_PH                         ; 0                           ; Untyped                ;
; C3_PH                         ; 0                           ; Untyped                ;
; C4_PH                         ; 0                           ; Untyped                ;
; C5_PH                         ; 0                           ; Untyped                ;
; C6_PH                         ; 0                           ; Untyped                ;
; C7_PH                         ; 0                           ; Untyped                ;
; C8_PH                         ; 0                           ; Untyped                ;
; C9_PH                         ; 0                           ; Untyped                ;
; L0_HIGH                       ; 1                           ; Untyped                ;
; L1_HIGH                       ; 1                           ; Untyped                ;
; G0_HIGH                       ; 1                           ; Untyped                ;
; G1_HIGH                       ; 1                           ; Untyped                ;
; G2_HIGH                       ; 1                           ; Untyped                ;
; G3_HIGH                       ; 1                           ; Untyped                ;
; E0_HIGH                       ; 1                           ; Untyped                ;
; E1_HIGH                       ; 1                           ; Untyped                ;
; E2_HIGH                       ; 1                           ; Untyped                ;
; E3_HIGH                       ; 1                           ; Untyped                ;
; L0_LOW                        ; 1                           ; Untyped                ;
; L1_LOW                        ; 1                           ; Untyped                ;
; G0_LOW                        ; 1                           ; Untyped                ;
; G1_LOW                        ; 1                           ; Untyped                ;
; G2_LOW                        ; 1                           ; Untyped                ;
; G3_LOW                        ; 1                           ; Untyped                ;
; E0_LOW                        ; 1                           ; Untyped                ;
; E1_LOW                        ; 1                           ; Untyped                ;
; E2_LOW                        ; 1                           ; Untyped                ;
; E3_LOW                        ; 1                           ; Untyped                ;
; L0_INITIAL                    ; 1                           ; Untyped                ;
; L1_INITIAL                    ; 1                           ; Untyped                ;
; G0_INITIAL                    ; 1                           ; Untyped                ;
; G1_INITIAL                    ; 1                           ; Untyped                ;
; G2_INITIAL                    ; 1                           ; Untyped                ;
; G3_INITIAL                    ; 1                           ; Untyped                ;
; E0_INITIAL                    ; 1                           ; Untyped                ;
; E1_INITIAL                    ; 1                           ; Untyped                ;
; E2_INITIAL                    ; 1                           ; Untyped                ;
; E3_INITIAL                    ; 1                           ; Untyped                ;
; L0_MODE                       ; BYPASS                      ; Untyped                ;
; L1_MODE                       ; BYPASS                      ; Untyped                ;
; G0_MODE                       ; BYPASS                      ; Untyped                ;
; G1_MODE                       ; BYPASS                      ; Untyped                ;
; G2_MODE                       ; BYPASS                      ; Untyped                ;
; G3_MODE                       ; BYPASS                      ; Untyped                ;
; E0_MODE                       ; BYPASS                      ; Untyped                ;
; E1_MODE                       ; BYPASS                      ; Untyped                ;
; E2_MODE                       ; BYPASS                      ; Untyped                ;
; E3_MODE                       ; BYPASS                      ; Untyped                ;
; L0_PH                         ; 0                           ; Untyped                ;
; L1_PH                         ; 0                           ; Untyped                ;
; G0_PH                         ; 0                           ; Untyped                ;
; G1_PH                         ; 0                           ; Untyped                ;
; G2_PH                         ; 0                           ; Untyped                ;
; G3_PH                         ; 0                           ; Untyped                ;
; E0_PH                         ; 0                           ; Untyped                ;
; E1_PH                         ; 0                           ; Untyped                ;
; E2_PH                         ; 0                           ; Untyped                ;
; E3_PH                         ; 0                           ; Untyped                ;
; M_PH                          ; 0                           ; Untyped                ;
; C1_USE_CASC_IN                ; OFF                         ; Untyped                ;
; C2_USE_CASC_IN                ; OFF                         ; Untyped                ;
; C3_USE_CASC_IN                ; OFF                         ; Untyped                ;
; C4_USE_CASC_IN                ; OFF                         ; Untyped                ;
; C5_USE_CASC_IN                ; OFF                         ; Untyped                ;
; C6_USE_CASC_IN                ; OFF                         ; Untyped                ;
; C7_USE_CASC_IN                ; OFF                         ; Untyped                ;
; C8_USE_CASC_IN                ; OFF                         ; Untyped                ;
; C9_USE_CASC_IN                ; OFF                         ; Untyped                ;
; CLK0_COUNTER                  ; G0                          ; Untyped                ;
; CLK1_COUNTER                  ; G0                          ; Untyped                ;
; CLK2_COUNTER                  ; G0                          ; Untyped                ;
; CLK3_COUNTER                  ; G0                          ; Untyped                ;
; CLK4_COUNTER                  ; G0                          ; Untyped                ;
; CLK5_COUNTER                  ; G0                          ; Untyped                ;
; CLK6_COUNTER                  ; E0                          ; Untyped                ;
; CLK7_COUNTER                  ; E1                          ; Untyped                ;
; CLK8_COUNTER                  ; E2                          ; Untyped                ;
; CLK9_COUNTER                  ; E3                          ; Untyped                ;
; L0_TIME_DELAY                 ; 0                           ; Untyped                ;
; L1_TIME_DELAY                 ; 0                           ; Untyped                ;
; G0_TIME_DELAY                 ; 0                           ; Untyped                ;
; G1_TIME_DELAY                 ; 0                           ; Untyped                ;
; G2_TIME_DELAY                 ; 0                           ; Untyped                ;
; G3_TIME_DELAY                 ; 0                           ; Untyped                ;
; E0_TIME_DELAY                 ; 0                           ; Untyped                ;
; E1_TIME_DELAY                 ; 0                           ; Untyped                ;
; E2_TIME_DELAY                 ; 0                           ; Untyped                ;
; E3_TIME_DELAY                 ; 0                           ; Untyped                ;
; M_TIME_DELAY                  ; 0                           ; Untyped                ;
; N_TIME_DELAY                  ; 0                           ; Untyped                ;
; EXTCLK3_COUNTER               ; E3                          ; Untyped                ;
; EXTCLK2_COUNTER               ; E2                          ; Untyped                ;
; EXTCLK1_COUNTER               ; E1                          ; Untyped                ;
; EXTCLK0_COUNTER               ; E0                          ; Untyped                ;
; ENABLE0_COUNTER               ; L0                          ; Untyped                ;
; ENABLE1_COUNTER               ; L0                          ; Untyped                ;
; CHARGE_PUMP_CURRENT           ; 2                           ; Untyped                ;
; LOOP_FILTER_R                 ;  1.000000                   ; Untyped                ;
; LOOP_FILTER_C                 ; 5                           ; Untyped                ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                        ; Untyped                ;
; LOOP_FILTER_R_BITS            ; 9999                        ; Untyped                ;
; LOOP_FILTER_C_BITS            ; 9999                        ; Untyped                ;
; VCO_POST_SCALE                ; 0                           ; Untyped                ;
; CLK2_OUTPUT_FREQUENCY         ; 0                           ; Untyped                ;
; CLK1_OUTPUT_FREQUENCY         ; 0                           ; Untyped                ;
; CLK0_OUTPUT_FREQUENCY         ; 0                           ; Untyped                ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II                  ; Untyped                ;
; PORT_CLKENA0                  ; PORT_UNUSED                 ; Untyped                ;
; PORT_CLKENA1                  ; PORT_UNUSED                 ; Untyped                ;
; PORT_CLKENA2                  ; PORT_UNUSED                 ; Untyped                ;
; PORT_CLKENA3                  ; PORT_UNUSED                 ; Untyped                ;
; PORT_CLKENA4                  ; PORT_UNUSED                 ; Untyped                ;
; PORT_CLKENA5                  ; PORT_UNUSED                 ; Untyped                ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY           ; Untyped                ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY           ; Untyped                ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY           ; Untyped                ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY           ; Untyped                ;
; PORT_EXTCLK0                  ; PORT_UNUSED                 ; Untyped                ;
; PORT_EXTCLK1                  ; PORT_UNUSED                 ; Untyped                ;
; PORT_EXTCLK2                  ; PORT_UNUSED                 ; Untyped                ;
; PORT_EXTCLK3                  ; PORT_UNUSED                 ; Untyped                ;
; PORT_CLKBAD0                  ; PORT_UNUSED                 ; Untyped                ;
; PORT_CLKBAD1                  ; PORT_UNUSED                 ; Untyped                ;
; PORT_CLK0                     ; PORT_USED                   ; Untyped                ;
; PORT_CLK1                     ; PORT_UNUSED                 ; Untyped                ;
; PORT_CLK2                     ; PORT_UNUSED                 ; Untyped                ;
; PORT_CLK3                     ; PORT_UNUSED                 ; Untyped                ;
; PORT_CLK4                     ; PORT_UNUSED                 ; Untyped                ;
; PORT_CLK5                     ; PORT_UNUSED                 ; Untyped                ;
; PORT_CLK6                     ; PORT_UNUSED                 ; Untyped                ;
; PORT_CLK7                     ; PORT_UNUSED                 ; Untyped                ;
; PORT_CLK8                     ; PORT_UNUSED                 ; Untyped                ;
; PORT_CLK9                     ; PORT_UNUSED                 ; Untyped                ;
; PORT_SCANDATA                 ; PORT_UNUSED                 ; Untyped                ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                 ; Untyped                ;
; PORT_SCANDONE                 ; PORT_UNUSED                 ; Untyped                ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY           ; Untyped                ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY           ; Untyped                ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                 ; Untyped                ;
; PORT_CLKLOSS                  ; PORT_UNUSED                 ; Untyped                ;
; PORT_INCLK1                   ; PORT_UNUSED                 ; Untyped                ;
; PORT_INCLK0                   ; PORT_USED                   ; Untyped                ;
; PORT_FBIN                     ; PORT_UNUSED                 ; Untyped                ;
; PORT_PLLENA                   ; PORT_UNUSED                 ; Untyped                ;
; PORT_CLKSWITCH                ; PORT_UNUSED                 ; Untyped                ;
; PORT_ARESET                   ; PORT_UNUSED                 ; Untyped                ;
; PORT_PFDENA                   ; PORT_UNUSED                 ; Untyped                ;
; PORT_SCANCLK                  ; PORT_UNUSED                 ; Untyped                ;
; PORT_SCANACLR                 ; PORT_UNUSED                 ; Untyped                ;
; PORT_SCANREAD                 ; PORT_UNUSED                 ; Untyped                ;
; PORT_SCANWRITE                ; PORT_UNUSED                 ; Untyped                ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY           ; Untyped                ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY           ; Untyped                ;
; PORT_LOCKED                   ; PORT_UNUSED                 ; Untyped                ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                 ; Untyped                ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY           ; Untyped                ;
; PORT_PHASEDONE                ; PORT_UNUSED                 ; Untyped                ;
; PORT_PHASESTEP                ; PORT_UNUSED                 ; Untyped                ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                 ; Untyped                ;
; PORT_SCANCLKENA               ; PORT_UNUSED                 ; Untyped                ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                 ; Untyped                ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY           ; Untyped                ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY           ; Untyped                ;
; M_TEST_SOURCE                 ; 5                           ; Untyped                ;
; C0_TEST_SOURCE                ; 5                           ; Untyped                ;
; C1_TEST_SOURCE                ; 5                           ; Untyped                ;
; C2_TEST_SOURCE                ; 5                           ; Untyped                ;
; C3_TEST_SOURCE                ; 5                           ; Untyped                ;
; C4_TEST_SOURCE                ; 5                           ; Untyped                ;
; C5_TEST_SOURCE                ; 5                           ; Untyped                ;
; C6_TEST_SOURCE                ; 5                           ; Untyped                ;
; C7_TEST_SOURCE                ; 5                           ; Untyped                ;
; C8_TEST_SOURCE                ; 5                           ; Untyped                ;
; C9_TEST_SOURCE                ; 5                           ; Untyped                ;
; CBXI_PARAMETER                ; NOTHING                     ; Untyped                ;
; VCO_FREQUENCY_CONTROL         ; AUTO                        ; Untyped                ;
; VCO_PHASE_SHIFT_STEP          ; 0                           ; Untyped                ;
; WIDTH_CLOCK                   ; 6                           ; Untyped                ;
; WIDTH_PHASECOUNTERSELECT      ; 4                           ; Untyped                ;
; USING_FBMIMICBIDIR_PORT       ; OFF                         ; Untyped                ;
; DEVICE_FAMILY                 ; Cyclone IV E                ; Untyped                ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                      ; Untyped                ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                         ; Untyped                ;
; AUTO_CARRY_CHAINS             ; ON                          ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS          ; OFF                         ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS           ; ON                          ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS        ; OFF                         ; IGNORE_CASCADE         ;
+-------------------------------+-----------------------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                         ;
+-------------------------------------------+------------------------------------------------------------------------------+
; Name                                      ; Value                                                                        ;
+-------------------------------------------+------------------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                            ;
; Entity Instance                           ; program_mem_module:IM|prog_mem:prog_mem_inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                          ;
;     -- WIDTH_A                            ; 16                                                                           ;
;     -- NUMWORDS_A                         ; 32768                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                 ;
;     -- WIDTH_B                            ; 1                                                                            ;
;     -- NUMWORDS_B                         ; 1                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; M4K                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                    ;
; Entity Instance                           ; DataMemoryModule:DMM|data_mem:data_mem_inst|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                  ;
;     -- WIDTH_A                            ; 16                                                                           ;
;     -- NUMWORDS_A                         ; 4096                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                 ;
;     -- WIDTH_B                            ; 1                                                                            ;
;     -- NUMWORDS_B                         ; 1                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; M4K                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                    ;
+-------------------------------------------+------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                            ;
+-------------------------------+-----------------------------------------+
; Name                          ; Value                                   ;
+-------------------------------+-----------------------------------------+
; Number of entity instances    ; 1                                       ;
; Entity Instance               ; recop_pll:CLOCK|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                  ;
;     -- PLL_TYPE               ; AUTO                                    ;
;     -- PRIMARY_CLOCK          ; INCLK0                                  ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                   ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                       ;
;     -- VCO_MULTIPLY_BY        ; 0                                       ;
;     -- VCO_DIVIDE_BY          ; 0                                       ;
+-------------------------------+-----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "registers:REG"                                                                            ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; dpcr       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; er_wr      ; Input  ; Info     ; Stuck at GND                                                                        ;
; eot        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dprr       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; irq_wr     ; Input  ; Info     ; Stuck at GND                                                                        ;
; irq_clr    ; Input  ; Info     ; Stuck at GND                                                                        ;
; result_wen ; Input  ; Info     ; Stuck at GND                                                                        ;
; result     ; Input  ; Info     ; Stuck at GND                                                                        ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------+
; Port Connectivity Checks: "alu:definitelyTheALU" ;
+-----------+-------+----------+-------------------+
; Port      ; Type  ; Severity ; Details           ;
+-----------+-------+----------+-------------------+
; alu_carry ; Input ; Info     ; Stuck at GND      ;
+-----------+-------+----------+-------------------+


+---------------------------------------------+
; Port Connectivity Checks: "comparator:COMP" ;
+------+-------+----------+-------------------+
; Port ; Type  ; Severity ; Details           ;
+------+-------+----------+-------------------+
; b    ; Input ; Info     ; Stuck at GND      ;
+------+-------+----------+-------------------+


+------------------------------------------------+
; Port Connectivity Checks: "regfile:REGF"       ;
+--------------+-------+----------+--------------+
; Port         ; Type  ; Severity ; Details      ;
+--------------+-------+----------+--------------+
; dprr_res     ; Input ; Info     ; Stuck at GND ;
; dprr_res_reg ; Input ; Info     ; Stuck at GND ;
; dprr_wren    ; Input ; Info     ; Stuck at GND ;
+--------------+-------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ControlUnit:CU"                                                                                           ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                  ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; reset ; Input  ; Info     ; Stuck at GND                                                                                             ;
; state ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 69                          ;
; cycloneiii_ff         ; 381                         ;
;     CLR               ; 17                          ;
;     ENA               ; 16                          ;
;     ENA CLR           ; 320                         ;
;     plain             ; 28                          ;
; cycloneiii_lcell_comb ; 825                         ;
;     arith             ; 46                          ;
;         2 data inputs ; 16                          ;
;         3 data inputs ; 30                          ;
;     normal            ; 779                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 5                           ;
;         2 data inputs ; 25                          ;
;         3 data inputs ; 76                          ;
;         4 data inputs ; 672                         ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 144                         ;
;                       ;                             ;
; Max LUT depth         ; 12.70                       ;
; Average LUT depth     ; 7.64                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Processing started: Tue Apr 29 20:01:01 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ReCOP-DE2 -c ReCOP-DE2
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (12021): Found 1 design units, including 0 entities, in source file various_constants.vhd
    Info (12022): Found design unit 1: various_constants File: C:/Users/Jwes823/Documents/GitHub/COMPSYS701/DE2-FPGA/various_constants.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file registers.vhd
    Info (12022): Found design unit 1: registers-beh File: C:/Users/Jwes823/Documents/GitHub/COMPSYS701/DE2-FPGA/registers.vhd Line: 48
    Info (12023): Found entity 1: registers File: C:/Users/Jwes823/Documents/GitHub/COMPSYS701/DE2-FPGA/registers.vhd Line: 12
Info (12021): Found 2 design units, including 1 entities, in source file registerfile.vhd
    Info (12022): Found design unit 1: registerfile-SYN File: C:/Users/Jwes823/Documents/GitHub/COMPSYS701/DE2-FPGA/registerfile.vhd Line: 60
    Info (12023): Found entity 1: registerfile File: C:/Users/Jwes823/Documents/GitHub/COMPSYS701/DE2-FPGA/registerfile.vhd Line: 44
Info (12021): Found 2 design units, including 1 entities, in source file regfile.vhd
    Info (12022): Found design unit 1: regfile-beh File: C:/Users/Jwes823/Documents/GitHub/COMPSYS701/DE2-FPGA/regfile.vhd Line: 41
    Info (12023): Found entity 1: regfile File: C:/Users/Jwes823/Documents/GitHub/COMPSYS701/DE2-FPGA/regfile.vhd Line: 12
Info (12021): Found 1 design units, including 0 entities, in source file recop_types.vhd
    Info (12022): Found design unit 1: recop_types File: C:/Users/Jwes823/Documents/GitHub/COMPSYS701/DE2-FPGA/recop_types.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file recop_pll.vhd
    Info (12022): Found design unit 1: recop_pll-SYN File: C:/Users/Jwes823/Documents/GitHub/COMPSYS701/DE2-FPGA/recop_pll.vhd Line: 52
    Info (12023): Found entity 1: recop_pll File: C:/Users/Jwes823/Documents/GitHub/COMPSYS701/DE2-FPGA/recop_pll.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file programcounter.vhd
    Info (12022): Found design unit 1: ProgramCounter-behavior File: C:/Users/Jwes823/Documents/GitHub/COMPSYS701/DE2-FPGA/ProgramCounter.vhd Line: 16
    Info (12023): Found entity 1: ProgramCounter File: C:/Users/Jwes823/Documents/GitHub/COMPSYS701/DE2-FPGA/ProgramCounter.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file prog_mem.vhd
    Info (12022): Found design unit 1: prog_mem-SYN File: C:/Users/Jwes823/Documents/GitHub/COMPSYS701/DE2-FPGA/prog_mem.vhd Line: 53
    Info (12023): Found entity 1: prog_mem File: C:/Users/Jwes823/Documents/GitHub/COMPSYS701/DE2-FPGA/prog_mem.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file pll.vhd
    Info (12022): Found design unit 1: pll-SYN File: C:/Users/Jwes823/Documents/GitHub/COMPSYS701/DE2-FPGA/pll.vhd Line: 52
    Info (12023): Found entity 1: pll File: C:/Users/Jwes823/Documents/GitHub/COMPSYS701/DE2-FPGA/pll.vhd Line: 42
Info (12021): Found 1 design units, including 0 entities, in source file opcodes.vhd
    Info (12022): Found design unit 1: opcodes File: C:/Users/Jwes823/Documents/GitHub/COMPSYS701/DE2-FPGA/opcodes.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file memory_model.vhd
    Info (12022): Found design unit 1: memory-beh File: C:/Users/Jwes823/Documents/GitHub/COMPSYS701/DE2-FPGA/memory_model.vhd Line: 27
    Info (12023): Found entity 1: memory File: C:/Users/Jwes823/Documents/GitHub/COMPSYS701/DE2-FPGA/memory_model.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file memory_arbiter.vhd
    Info (12022): Found design unit 1: memory_arbiter-behaviour File: C:/Users/Jwes823/Documents/GitHub/COMPSYS701/DE2-FPGA/memory_arbiter.vhd Line: 35
    Info (12023): Found entity 1: memory_arbiter File: C:/Users/Jwes823/Documents/GitHub/COMPSYS701/DE2-FPGA/memory_arbiter.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file instruction.vhd
    Info (12022): Found design unit 1: program_mem_module-rtl File: C:/Users/Jwes823/Documents/GitHub/COMPSYS701/DE2-FPGA/Instruction.vhd Line: 17
    Info (12023): Found entity 1: program_mem_module File: C:/Users/Jwes823/Documents/GitHub/COMPSYS701/DE2-FPGA/Instruction.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file half_adder.vhd
    Info (12022): Found design unit 1: half_adder-behavior File: C:/Users/Jwes823/Documents/GitHub/COMPSYS701/DE2-FPGA/half_adder.vhd Line: 16
    Info (12023): Found entity 1: half_adder File: C:/Users/Jwes823/Documents/GitHub/COMPSYS701/DE2-FPGA/half_adder.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file full_adder.vhd
    Info (12022): Found design unit 1: full_adder-behavior File: C:/Users/Jwes823/Documents/GitHub/COMPSYS701/DE2-FPGA/full_adder.vhd Line: 17
    Info (12023): Found entity 1: full_adder File: C:/Users/Jwes823/Documents/GitHub/COMPSYS701/DE2-FPGA/full_adder.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file datapath.vhd
    Info (12022): Found design unit 1: datapath-behavior File: C:/Users/Jwes823/Documents/GitHub/COMPSYS701/DE2-FPGA/datapath.vhd Line: 26
    Info (12023): Found entity 1: datapath File: C:/Users/Jwes823/Documents/GitHub/COMPSYS701/DE2-FPGA/datapath.vhd Line: 12
Info (12021): Found 2 design units, including 1 entities, in source file datamemorymodule.vhd
    Info (12022): Found design unit 1: DataMemoryModule-behavior File: C:/Users/Jwes823/Documents/GitHub/COMPSYS701/DE2-FPGA/DataMemoryModule.vhd Line: 23
    Info (12023): Found entity 1: DataMemoryModule File: C:/Users/Jwes823/Documents/GitHub/COMPSYS701/DE2-FPGA/DataMemoryModule.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file data_mem.vhd
    Info (12022): Found design unit 1: data_mem-SYN File: C:/Users/Jwes823/Documents/GitHub/COMPSYS701/DE2-FPGA/data_mem.vhd Line: 55
    Info (12023): Found entity 1: data_mem File: C:/Users/Jwes823/Documents/GitHub/COMPSYS701/DE2-FPGA/data_mem.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file controlunit.vhd
    Info (12022): Found design unit 1: ControlUnit-behavior File: C:/Users/Jwes823/Documents/GitHub/COMPSYS701/DE2-FPGA/ControlUnit.vhd Line: 53
    Info (12023): Found entity 1: ControlUnit File: C:/Users/Jwes823/Documents/GitHub/COMPSYS701/DE2-FPGA/ControlUnit.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file comparator.vhd
    Info (12022): Found design unit 1: comparator-behavior File: C:/Users/Jwes823/Documents/GitHub/COMPSYS701/DE2-FPGA/comparator.vhd Line: 15
    Info (12023): Found entity 1: comparator File: C:/Users/Jwes823/Documents/GitHub/COMPSYS701/DE2-FPGA/comparator.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file arithmaticlogic.vhd
    Info (12022): Found design unit 1: ArithmaticLogicUnit-behavior File: C:/Users/Jwes823/Documents/GitHub/COMPSYS701/DE2-FPGA/arithmaticlogic.vhd Line: 35
    Info (12023): Found entity 1: ArithmaticLogicUnit File: C:/Users/Jwes823/Documents/GitHub/COMPSYS701/DE2-FPGA/arithmaticlogic.vhd Line: 12
Info (12021): Found 2 design units, including 1 entities, in source file alu.vhd
    Info (12022): Found design unit 1: alu-combined File: C:/Users/Jwes823/Documents/GitHub/COMPSYS701/DE2-FPGA/ALU.vhd Line: 34
    Info (12023): Found entity 1: alu File: C:/Users/Jwes823/Documents/GitHub/COMPSYS701/DE2-FPGA/ALU.vhd Line: 13
Info (12127): Elaborating entity "datapath" for the top level hierarchy
Info (12128): Elaborating entity "ProgramCounter" for hierarchy "ProgramCounter:PC" File: C:/Users/Jwes823/Documents/GitHub/COMPSYS701/DE2-FPGA/datapath.vhd Line: 288
Info (12128): Elaborating entity "program_mem_module" for hierarchy "program_mem_module:IM" File: C:/Users/Jwes823/Documents/GitHub/COMPSYS701/DE2-FPGA/datapath.vhd Line: 298
Warning (10036): Verilog HDL or VHDL warning at Instruction.vhd(31): object "notCLK" assigned a value but never read File: C:/Users/Jwes823/Documents/GitHub/COMPSYS701/DE2-FPGA/Instruction.vhd Line: 31
Info (12128): Elaborating entity "prog_mem" for hierarchy "program_mem_module:IM|prog_mem:prog_mem_inst" File: C:/Users/Jwes823/Documents/GitHub/COMPSYS701/DE2-FPGA/Instruction.vhd Line: 35
Info (12128): Elaborating entity "altsyncram" for hierarchy "program_mem_module:IM|prog_mem:prog_mem_inst|altsyncram:altsyncram_component" File: C:/Users/Jwes823/Documents/GitHub/COMPSYS701/DE2-FPGA/prog_mem.vhd Line: 87
Info (12130): Elaborated megafunction instantiation "program_mem_module:IM|prog_mem:prog_mem_inst|altsyncram:altsyncram_component" File: C:/Users/Jwes823/Documents/GitHub/COMPSYS701/DE2-FPGA/prog_mem.vhd Line: 87
Info (12133): Instantiated megafunction "program_mem_module:IM|prog_mem:prog_mem_inst|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Jwes823/Documents/GitHub/COMPSYS701/DE2-FPGA/prog_mem.vhd Line: 87
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "program.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "4096"
    Info (12134): Parameter "numwords_a" = "32768"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "M4K"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Warning (287001): Assertion warning: Device family Cyclone IV E does not have M4K blocks -- using available memory blocks File: C:/Users/Jwes823/Documents/GitHub/COMPSYS701/DE2-FPGA/db/altsyncram_ppb1.tdf Line: 2619
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ppb1.tdf
    Info (12023): Found entity 1: altsyncram_ppb1 File: C:/Users/Jwes823/Documents/GitHub/COMPSYS701/DE2-FPGA/db/altsyncram_ppb1.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_ppb1" for hierarchy "program_mem_module:IM|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_ppb1:auto_generated" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_k8a.tdf
    Info (12023): Found entity 1: decode_k8a File: C:/Users/Jwes823/Documents/GitHub/COMPSYS701/DE2-FPGA/db/decode_k8a.tdf Line: 22
Info (12128): Elaborating entity "decode_k8a" for hierarchy "program_mem_module:IM|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_ppb1:auto_generated|decode_k8a:rden_decode" File: C:/Users/Jwes823/Documents/GitHub/COMPSYS701/DE2-FPGA/db/altsyncram_ppb1.tdf Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_qob.tdf
    Info (12023): Found entity 1: mux_qob File: C:/Users/Jwes823/Documents/GitHub/COMPSYS701/DE2-FPGA/db/mux_qob.tdf Line: 22
Info (12128): Elaborating entity "mux_qob" for hierarchy "program_mem_module:IM|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_ppb1:auto_generated|mux_qob:mux2" File: C:/Users/Jwes823/Documents/GitHub/COMPSYS701/DE2-FPGA/db/altsyncram_ppb1.tdf Line: 40
Info (12128): Elaborating entity "ControlUnit" for hierarchy "ControlUnit:CU" File: C:/Users/Jwes823/Documents/GitHub/COMPSYS701/DE2-FPGA/datapath.vhd Line: 309
Info (12128): Elaborating entity "regfile" for hierarchy "regfile:REGF" File: C:/Users/Jwes823/Documents/GitHub/COMPSYS701/DE2-FPGA/datapath.vhd Line: 347
Info (12128): Elaborating entity "comparator" for hierarchy "comparator:COMP" File: C:/Users/Jwes823/Documents/GitHub/COMPSYS701/DE2-FPGA/datapath.vhd Line: 368
Info (12128): Elaborating entity "alu" for hierarchy "alu:definitelyTheALU" File: C:/Users/Jwes823/Documents/GitHub/COMPSYS701/DE2-FPGA/datapath.vhd Line: 375
Warning (10492): VHDL Process Statement warning at ALU.vhd(94): signal "reset" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Jwes823/Documents/GitHub/COMPSYS701/DE2-FPGA/ALU.vhd Line: 94
Info (12128): Elaborating entity "registers" for hierarchy "registers:REG" File: C:/Users/Jwes823/Documents/GitHub/COMPSYS701/DE2-FPGA/datapath.vhd Line: 395
Info (12128): Elaborating entity "DataMemoryModule" for hierarchy "DataMemoryModule:DMM" File: C:/Users/Jwes823/Documents/GitHub/COMPSYS701/DE2-FPGA/datapath.vhd Line: 432
Info (12128): Elaborating entity "data_mem" for hierarchy "DataMemoryModule:DMM|data_mem:data_mem_inst" File: C:/Users/Jwes823/Documents/GitHub/COMPSYS701/DE2-FPGA/DataMemoryModule.vhd Line: 39
Info (12128): Elaborating entity "altsyncram" for hierarchy "DataMemoryModule:DMM|data_mem:data_mem_inst|altsyncram:altsyncram_component" File: C:/Users/Jwes823/Documents/GitHub/COMPSYS701/DE2-FPGA/data_mem.vhd Line: 90
Info (12130): Elaborated megafunction instantiation "DataMemoryModule:DMM|data_mem:data_mem_inst|altsyncram:altsyncram_component" File: C:/Users/Jwes823/Documents/GitHub/COMPSYS701/DE2-FPGA/data_mem.vhd Line: 90
Info (12133): Instantiated megafunction "DataMemoryModule:DMM|data_mem:data_mem_inst|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Jwes823/Documents/GitHub/COMPSYS701/DE2-FPGA/data_mem.vhd Line: 90
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M4K"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Warning (287001): Assertion warning: Device family Cyclone IV E does not have M4K blocks -- using available memory blocks File: C:/Users/Jwes823/Documents/GitHub/COMPSYS701/DE2-FPGA/db/altsyncram_a0d1.tdf Line: 413
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_a0d1.tdf
    Info (12023): Found entity 1: altsyncram_a0d1 File: C:/Users/Jwes823/Documents/GitHub/COMPSYS701/DE2-FPGA/db/altsyncram_a0d1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_a0d1" for hierarchy "DataMemoryModule:DMM|data_mem:data_mem_inst|altsyncram:altsyncram_component|altsyncram_a0d1:auto_generated" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "recop_pll" for hierarchy "recop_pll:CLOCK" File: C:/Users/Jwes823/Documents/GitHub/COMPSYS701/DE2-FPGA/datapath.vhd Line: 446
Info (12128): Elaborating entity "altpll" for hierarchy "recop_pll:CLOCK|altpll:altpll_component" File: C:/Users/Jwes823/Documents/GitHub/COMPSYS701/DE2-FPGA/recop_pll.vhd Line: 131
Info (12130): Elaborated megafunction instantiation "recop_pll:CLOCK|altpll:altpll_component" File: C:/Users/Jwes823/Documents/GitHub/COMPSYS701/DE2-FPGA/recop_pll.vhd Line: 131
Info (12133): Instantiated megafunction "recop_pll:CLOCK|altpll:altpll_component" with the following parameter: File: C:/Users/Jwes823/Documents/GitHub/COMPSYS701/DE2-FPGA/recop_pll.vhd Line: 131
    Info (12134): Parameter "clk0_divide_by" = "5"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "8"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=recop_pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[16]" is stuck at GND File: C:/Users/Jwes823/Documents/GitHub/COMPSYS701/DE2-FPGA/datapath.vhd Line: 18
    Warning (13410): Pin "LEDR[17]" is stuck at GND File: C:/Users/Jwes823/Documents/GitHub/COMPSYS701/DE2-FPGA/datapath.vhd Line: 18
Info (286030): Timing-Driven Synthesis is running
Info (17049): 1 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 5 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[16]" File: C:/Users/Jwes823/Documents/GitHub/COMPSYS701/DE2-FPGA/datapath.vhd Line: 15
    Warning (15610): No output dependent on input pin "SW[17]" File: C:/Users/Jwes823/Documents/GitHub/COMPSYS701/DE2-FPGA/datapath.vhd Line: 15
    Warning (15610): No output dependent on input pin "KEY[1]" File: C:/Users/Jwes823/Documents/GitHub/COMPSYS701/DE2-FPGA/datapath.vhd Line: 16
    Warning (15610): No output dependent on input pin "KEY[2]" File: C:/Users/Jwes823/Documents/GitHub/COMPSYS701/DE2-FPGA/datapath.vhd Line: 16
    Warning (15610): No output dependent on input pin "KEY[3]" File: C:/Users/Jwes823/Documents/GitHub/COMPSYS701/DE2-FPGA/datapath.vhd Line: 16
Info (21057): Implemented 1373 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 23 input pins
    Info (21059): Implemented 46 output pins
    Info (21061): Implemented 1159 logic cells
    Info (21064): Implemented 144 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 15 warnings
    Info: Peak virtual memory: 4917 megabytes
    Info: Processing ended: Tue Apr 29 20:01:11 2025
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:04


