{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1684236522692 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1684236522693 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 16 05:28:42 2023 " "Processing started: Tue May 16 05:28:42 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1684236522693 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1684236522693 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off tessia-x -c TOP --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off tessia-x -c TOP --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1684236522693 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1684236523245 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1684236523245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "utils/frecuencydivider.sv 1 1 " "Found 1 design units, including 1 entities, in source file utils/frecuencydivider.sv" { { "Info" "ISGN_ENTITY_NAME" "1 frequencyDivider " "Found entity 1: frequencyDivider" {  } { { "utils/frecuencyDivider.sv" "" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/earce_computer_architecture_1_2023_grupal/TessiaX/utils/frecuencyDivider.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684236531762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1684236531762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/vgax.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/vgax.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGAX " "Found entity 1: VGAX" {  } { { "VGA/VGAX.sv" "" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/earce_computer_architecture_1_2023_grupal/TessiaX/VGA/VGAX.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684236531766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1684236531766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/alu_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/alu_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_tb " "Found entity 1: ALU_tb" {  } { { "testbenches/ALU_tb.sv" "" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/earce_computer_architecture_1_2023_grupal/TessiaX/testbenches/ALU_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684236531769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1684236531769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/vgacontroller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/vgacontroller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGAController " "Found entity 1: VGAController" {  } { { "VGA/VGAController.sv" "" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/earce_computer_architecture_1_2023_grupal/TessiaX/VGA/VGAController.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684236531773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1684236531773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/vga_clk.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/vga_clk.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_clk " "Found entity 1: vga_clk" {  } { { "VGA/vga_clk.sv" "" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/earce_computer_architecture_1_2023_grupal/TessiaX/VGA/vga_clk.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684236531776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1684236531776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/vertical_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/vertical_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vertical_counter " "Found entity 1: vertical_counter" {  } { { "VGA/vertical_counter.sv" "" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/earce_computer_architecture_1_2023_grupal/TessiaX/VGA/vertical_counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684236531780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1684236531780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/horizontal_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/horizontal_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 horizontal_counter " "Found entity 1: horizontal_counter" {  } { { "VGA/horizontal_counter.sv" "" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/earce_computer_architecture_1_2023_grupal/TessiaX/VGA/horizontal_counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684236531783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1684236531783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode-stage/registerfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file decode-stage/registerfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "decode-stage/RegisterFile.sv" "" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/earce_computer_architecture_1_2023_grupal/TessiaX/decode-stage/RegisterFile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684236531787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1684236531787 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ExtendImmediate.sv(19) " "Verilog HDL warning at ExtendImmediate.sv(19): extended using \"x\" or \"z\"" {  } { { "decode-stage/ExtendImmediate.sv" "" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/earce_computer_architecture_1_2023_grupal/TessiaX/decode-stage/ExtendImmediate.sv" 19 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1684236531789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode-stage/extendimmediate.sv 1 1 " "Found 1 design units, including 1 entities, in source file decode-stage/extendimmediate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ExtendImmediate " "Found entity 1: ExtendImmediate" {  } { { "decode-stage/ExtendImmediate.sv" "" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/earce_computer_architecture_1_2023_grupal/TessiaX/decode-stage/ExtendImmediate.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684236531791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1684236531791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode-stage/decode.sv 1 1 " "Found 1 design units, including 1 entities, in source file decode-stage/decode.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decode " "Found entity 1: decode" {  } { { "decode-stage/decode.sv" "" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/earce_computer_architecture_1_2023_grupal/TessiaX/decode-stage/decode.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684236531794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1684236531794 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ControlUnit.sv(74) " "Verilog HDL warning at ControlUnit.sv(74): extended using \"x\" or \"z\"" {  } { { "decode-stage/ControlUnit.sv" "" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/earce_computer_architecture_1_2023_grupal/TessiaX/decode-stage/ControlUnit.sv" 74 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1684236531797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode-stage/controlunit.sv 1 1 " "Found 1 design units, including 1 entities, in source file decode-stage/controlunit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "decode-stage/ControlUnit.sv" "" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/earce_computer_architecture_1_2023_grupal/TessiaX/decode-stage/ControlUnit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684236531798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1684236531798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "execute-stage/execute.sv 1 1 " "Found 1 design units, including 1 entities, in source file execute-stage/execute.sv" { { "Info" "ISGN_ENTITY_NAME" "1 execute " "Found entity 1: execute" {  } { { "execute-stage/execute.sv" "" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/earce_computer_architecture_1_2023_grupal/TessiaX/execute-stage/execute.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684236531801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1684236531801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "execute-stage/conditioncheck.sv 1 1 " "Found 1 design units, including 1 entities, in source file execute-stage/conditioncheck.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ConditionCheck " "Found entity 1: ConditionCheck" {  } { { "execute-stage/ConditionCheck.sv" "" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/earce_computer_architecture_1_2023_grupal/TessiaX/execute-stage/ConditionCheck.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684236531806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1684236531806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "execute-stage/conditionalunit.sv 1 1 " "Found 1 design units, including 1 entities, in source file execute-stage/conditionalunit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ConditionalUnit " "Found entity 1: ConditionalUnit" {  } { { "execute-stage/ConditionalUnit.sv" "" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/earce_computer_architecture_1_2023_grupal/TessiaX/execute-stage/ConditionalUnit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684236531809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1684236531809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "execute-stage/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file execute-stage/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "execute-stage/ALU.sv" "" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/earce_computer_architecture_1_2023_grupal/TessiaX/execute-stage/ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684236531813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1684236531813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetch-stage/fetch.sv 1 1 " "Found 1 design units, including 1 entities, in source file fetch-stage/fetch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fetch " "Found entity 1: fetch" {  } { { "fetch-stage/fetch.sv" "" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/earce_computer_architecture_1_2023_grupal/TessiaX/fetch-stage/fetch.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684236531817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1684236531817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hazards/hazardunit.sv 1 1 " "Found 1 design units, including 1 entities, in source file hazards/hazardunit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HazardUnit " "Found entity 1: HazardUnit" {  } { { "hazards/HazardUnit.sv" "" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/earce_computer_architecture_1_2023_grupal/TessiaX/hazards/HazardUnit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684236531821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1684236531821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory/instructionmemory.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory/instructionmemory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionMemory " "Found entity 1: InstructionMemory" {  } { { "memory/InstructionMemory.sv" "" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/earce_computer_architecture_1_2023_grupal/TessiaX/memory/InstructionMemory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684236531824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1684236531824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory/datamemory.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory/datamemory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DataMemory " "Found entity 1: DataMemory" {  } { { "memory/DataMemory.sv" "" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/earce_computer_architecture_1_2023_grupal/TessiaX/memory/DataMemory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684236531828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1684236531828 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "testbench.sv(48) " "Verilog HDL information at testbench.sv(48): always construct contains both blocking and non-blocking assignments" {  } { { "testbenches/testbench.sv" "" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/earce_computer_architecture_1_2023_grupal/TessiaX/testbenches/testbench.sv" 48 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1684236531831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbenches/testbench.sv" "" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/earce_computer_architecture_1_2023_grupal/TessiaX/testbenches/testbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684236531832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1684236531832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "utils/mux3to1.sv 1 1 " "Found 1 design units, including 1 entities, in source file utils/mux3to1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux3to1 " "Found entity 1: mux3to1" {  } { { "utils/mux3to1.sv" "" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/earce_computer_architecture_1_2023_grupal/TessiaX/utils/mux3to1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684236531835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1684236531835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "utils/mux2to1.sv 1 1 " "Found 1 design units, including 1 entities, in source file utils/mux2to1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2to1 " "Found entity 1: mux2to1" {  } { { "utils/mux2to1.sv" "" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/earce_computer_architecture_1_2023_grupal/TessiaX/utils/mux2to1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684236531839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1684236531839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "utils/flopr.sv 1 1 " "Found 1 design units, including 1 entities, in source file utils/flopr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flopr " "Found entity 1: flopr" {  } { { "utils/flopr.sv" "" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/earce_computer_architecture_1_2023_grupal/TessiaX/utils/flopr.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684236531842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1684236531842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "utils/flopenrc.sv 1 1 " "Found 1 design units, including 1 entities, in source file utils/flopenrc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flopenrc " "Found entity 1: flopenrc" {  } { { "utils/flopenrc.sv" "" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/earce_computer_architecture_1_2023_grupal/TessiaX/utils/flopenrc.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684236531846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1684236531846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "utils/flopenr.sv 1 1 " "Found 1 design units, including 1 entities, in source file utils/flopenr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flopenr " "Found entity 1: flopenr" {  } { { "utils/flopenr.sv" "" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/earce_computer_architecture_1_2023_grupal/TessiaX/utils/flopenr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684236531850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1684236531850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "utils/adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file utils/adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "utils/adder.sv" "" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/earce_computer_architecture_1_2023_grupal/TessiaX/utils/adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684236531853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1684236531853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "write-back-stage/writeback.sv 1 1 " "Found 1 design units, including 1 entities, in source file write-back-stage/writeback.sv" { { "Info" "ISGN_ENTITY_NAME" "1 WriteBack " "Found entity 1: WriteBack" {  } { { "write-back-stage/WriteBack.sv" "" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/earce_computer_architecture_1_2023_grupal/TessiaX/write-back-stage/WriteBack.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684236531857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1684236531857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.sv 1 1 " "Found 1 design units, including 1 entities, in source file top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TOP " "Found entity 1: TOP" {  } { { "TOP.sv" "" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/earce_computer_architecture_1_2023_grupal/TessiaX/TOP.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684236531869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1684236531869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tessia.sv 1 1 " "Found 1 design units, including 1 entities, in source file tessia.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Tessia " "Found entity 1: Tessia" {  } { { "Tessia.sv" "" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/earce_computer_architecture_1_2023_grupal/TessiaX/Tessia.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684236531873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1684236531873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/pixelfetcher.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/pixelfetcher.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PixelFetcher " "Found entity 1: PixelFetcher" {  } { { "VGA/PixelFetcher.sv" "" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/earce_computer_architecture_1_2023_grupal/TessiaX/VGA/PixelFetcher.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684236531877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1684236531877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/imageram.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/imageram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ImageRAM " "Found entity 1: ImageRAM" {  } { { "VGA/ImageRAM.sv" "" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/earce_computer_architecture_1_2023_grupal/TessiaX/VGA/ImageRAM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684236531881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1684236531881 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TOP " "Elaborating entity \"TOP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1684236531964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Tessia Tessia:tess " "Elaborating entity \"Tessia\" for hierarchy \"Tessia:tess\"" {  } { { "TOP.sv" "tess" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/earce_computer_architecture_1_2023_grupal/TessiaX/TOP.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1684236532018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionMemory Tessia:tess\|InstructionMemory:imem " "Elaborating entity \"InstructionMemory\" for hierarchy \"Tessia:tess\|InstructionMemory:imem\"" {  } { { "Tessia.sv" "imem" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/earce_computer_architecture_1_2023_grupal/TessiaX/Tessia.sv" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1684236532022 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM.data_a 0 InstructionMemory.sv(7) " "Net \"ROM.data_a\" at InstructionMemory.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "memory/InstructionMemory.sv" "" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/earce_computer_architecture_1_2023_grupal/TessiaX/memory/InstructionMemory.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1684236532023 "|TOP|Tessia:tess|InstructionMemory:imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM.waddr_a 0 InstructionMemory.sv(7) " "Net \"ROM.waddr_a\" at InstructionMemory.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "memory/InstructionMemory.sv" "" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/earce_computer_architecture_1_2023_grupal/TessiaX/memory/InstructionMemory.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1684236532023 "|TOP|Tessia:tess|InstructionMemory:imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM.we_a 0 InstructionMemory.sv(7) " "Net \"ROM.we_a\" at InstructionMemory.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "memory/InstructionMemory.sv" "" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/earce_computer_architecture_1_2023_grupal/TessiaX/memory/InstructionMemory.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1684236532023 "|TOP|Tessia:tess|InstructionMemory:imem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fetch Tessia:tess\|fetch:Fetch " "Elaborating entity \"fetch\" for hierarchy \"Tessia:tess\|fetch:Fetch\"" {  } { { "Tessia.sv" "Fetch" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/earce_computer_architecture_1_2023_grupal/TessiaX/Tessia.sv" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1684236532025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1 Tessia:tess\|fetch:Fetch\|mux2to1:prepcmux " "Elaborating entity \"mux2to1\" for hierarchy \"Tessia:tess\|fetch:Fetch\|mux2to1:prepcmux\"" {  } { { "fetch-stage/fetch.sv" "prepcmux" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/earce_computer_architecture_1_2023_grupal/TessiaX/fetch-stage/fetch.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1684236532027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopenrc Tessia:tess\|fetch:Fetch\|flopenrc:pcregister " "Elaborating entity \"flopenrc\" for hierarchy \"Tessia:tess\|fetch:Fetch\|flopenrc:pcregister\"" {  } { { "fetch-stage/fetch.sv" "pcregister" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/earce_computer_architecture_1_2023_grupal/TessiaX/fetch-stage/fetch.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1684236532030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder Tessia:tess\|fetch:Fetch\|adder:pcadd1 " "Elaborating entity \"adder\" for hierarchy \"Tessia:tess\|fetch:Fetch\|adder:pcadd1\"" {  } { { "fetch-stage/fetch.sv" "pcadd1" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/earce_computer_architecture_1_2023_grupal/TessiaX/fetch-stage/fetch.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1684236532033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit Tessia:tess\|ControlUnit:controlunit " "Elaborating entity \"ControlUnit\" for hierarchy \"Tessia:tess\|ControlUnit:controlunit\"" {  } { { "Tessia.sv" "controlunit" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/earce_computer_architecture_1_2023_grupal/TessiaX/Tessia.sv" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1684236532037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode Tessia:tess\|decode:Decode " "Elaborating entity \"decode\" for hierarchy \"Tessia:tess\|decode:Decode\"" {  } { { "Tessia.sv" "Decode" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/earce_computer_architecture_1_2023_grupal/TessiaX/Tessia.sv" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1684236532039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1 Tessia:tess\|decode:Decode\|mux2to1:ra1mux " "Elaborating entity \"mux2to1\" for hierarchy \"Tessia:tess\|decode:Decode\|mux2to1:ra1mux\"" {  } { { "decode-stage/decode.sv" "ra1mux" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/earce_computer_architecture_1_2023_grupal/TessiaX/decode-stage/decode.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1684236532041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile Tessia:tess\|decode:Decode\|RegisterFile:RF " "Elaborating entity \"RegisterFile\" for hierarchy \"Tessia:tess\|decode:Decode\|RegisterFile:RF\"" {  } { { "decode-stage/decode.sv" "RF" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/earce_computer_architecture_1_2023_grupal/TessiaX/decode-stage/decode.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1684236532044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ExtendImmediate Tessia:tess\|decode:Decode\|ExtendImmediate:EI " "Elaborating entity \"ExtendImmediate\" for hierarchy \"Tessia:tess\|decode:Decode\|ExtendImmediate:EI\"" {  } { { "decode-stage/decode.sv" "EI" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/earce_computer_architecture_1_2023_grupal/TessiaX/decode-stage/decode.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1684236532047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopenrc Tessia:tess\|flopenrc:DecodeExecuteFlipFlop " "Elaborating entity \"flopenrc\" for hierarchy \"Tessia:tess\|flopenrc:DecodeExecuteFlipFlop\"" {  } { { "Tessia.sv" "DecodeExecuteFlipFlop" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/earce_computer_architecture_1_2023_grupal/TessiaX/Tessia.sv" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1684236532049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ConditionalUnit Tessia:tess\|ConditionalUnit:CondUnit " "Elaborating entity \"ConditionalUnit\" for hierarchy \"Tessia:tess\|ConditionalUnit:CondUnit\"" {  } { { "Tessia.sv" "CondUnit" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/earce_computer_architecture_1_2023_grupal/TessiaX/Tessia.sv" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1684236532052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ConditionCheck Tessia:tess\|ConditionalUnit:CondUnit\|ConditionCheck:cc " "Elaborating entity \"ConditionCheck\" for hierarchy \"Tessia:tess\|ConditionalUnit:CondUnit\|ConditionCheck:cc\"" {  } { { "execute-stage/ConditionalUnit.sv" "cc" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/earce_computer_architecture_1_2023_grupal/TessiaX/execute-stage/ConditionalUnit.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1684236532054 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "carry ConditionCheck.sv(6) " "Verilog HDL or VHDL warning at ConditionCheck.sv(6): object \"carry\" assigned a value but never read" {  } { { "execute-stage/ConditionCheck.sv" "" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/earce_computer_architecture_1_2023_grupal/TessiaX/execute-stage/ConditionCheck.sv" 6 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1684236532055 "|TOP|Tessia:tess|ConditionalUnit:CondUnit|ConditionCheck:cc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ge ConditionCheck.sv(6) " "Verilog HDL or VHDL warning at ConditionCheck.sv(6): object \"ge\" assigned a value but never read" {  } { { "execute-stage/ConditionCheck.sv" "" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/earce_computer_architecture_1_2023_grupal/TessiaX/execute-stage/ConditionCheck.sv" 6 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1684236532055 "|TOP|Tessia:tess|ConditionalUnit:CondUnit|ConditionCheck:cc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3to1 Tessia:tess\|mux3to1:forwmulA " "Elaborating entity \"mux3to1\" for hierarchy \"Tessia:tess\|mux3to1:forwmulA\"" {  } { { "Tessia.sv" "forwmulA" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/earce_computer_architecture_1_2023_grupal/TessiaX/Tessia.sv" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1684236532056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HazardUnit Tessia:tess\|HazardUnit:hazards " "Elaborating entity \"HazardUnit\" for hierarchy \"Tessia:tess\|HazardUnit:hazards\"" {  } { { "Tessia.sv" "hazards" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/earce_computer_architecture_1_2023_grupal/TessiaX/Tessia.sv" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1684236532059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "execute Tessia:tess\|execute:Execute " "Elaborating entity \"execute\" for hierarchy \"Tessia:tess\|execute:Execute\"" {  } { { "Tessia.sv" "Execute" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/earce_computer_architecture_1_2023_grupal/TessiaX/Tessia.sv" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1684236532061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU Tessia:tess\|execute:Execute\|ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"Tessia:tess\|execute:Execute\|ALU:alu\"" {  } { { "execute-stage/execute.sv" "alu" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/earce_computer_architecture_1_2023_grupal/TessiaX/execute-stage/execute.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1684236532065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopenrc Tessia:tess\|flopenrc:ExecuteMemoryFlipFlop " "Elaborating entity \"flopenrc\" for hierarchy \"Tessia:tess\|flopenrc:ExecuteMemoryFlipFlop\"" {  } { { "Tessia.sv" "ExecuteMemoryFlipFlop" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/earce_computer_architecture_1_2023_grupal/TessiaX/Tessia.sv" 278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1684236532068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataMemory Tessia:tess\|DataMemory:dmem " "Elaborating entity \"DataMemory\" for hierarchy \"Tessia:tess\|DataMemory:dmem\"" {  } { { "Tessia.sv" "dmem" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/earce_computer_architecture_1_2023_grupal/TessiaX/Tessia.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1684236532070 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "64 0 64 DataMemory.sv(7) " "Verilog HDL warning at DataMemory.sv(7): number of words (64) in memory file does not match the number of elements in the address range \[0:64\]" {  } { { "memory/DataMemory.sv" "" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/earce_computer_architecture_1_2023_grupal/TessiaX/memory/DataMemory.sv" 7 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Design Software" 0 -1 1684236532071 "|TOP|Tessia:tess|DataMemory:dmem"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "DataMemory.sv(12) " "Verilog HDL warning at DataMemory.sv(12): ignoring unsupported system task" {  } { { "memory/DataMemory.sv" "" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/earce_computer_architecture_1_2023_grupal/TessiaX/memory/DataMemory.sv" 12 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Design Software" 0 -1 1684236532071 "|TOP|Tessia:tess|DataMemory:dmem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopenrc Tessia:tess\|flopenrc:MemoryWriteBackFlipFlop " "Elaborating entity \"flopenrc\" for hierarchy \"Tessia:tess\|flopenrc:MemoryWriteBackFlipFlop\"" {  } { { "Tessia.sv" "MemoryWriteBackFlipFlop" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/earce_computer_architecture_1_2023_grupal/TessiaX/Tessia.sv" 309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1684236532073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WriteBack Tessia:tess\|WriteBack:writeback " "Elaborating entity \"WriteBack\" for hierarchy \"Tessia:tess\|WriteBack:writeback\"" {  } { { "Tessia.sv" "writeback" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/earce_computer_architecture_1_2023_grupal/TessiaX/Tessia.sv" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1684236532076 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/kevii/OneDrive/Escritorio/GitHub/earce_computer_architecture_1_2023_grupal/TessiaX/output_files/TOP.map.smsg " "Generated suppressed messages file C:/Users/kevii/OneDrive/Escritorio/GitHub/earce_computer_architecture_1_2023_grupal/TessiaX/output_files/TOP.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1684236532242 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4786 " "Peak virtual memory: 4786 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1684236532254 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 16 05:28:52 2023 " "Processing ended: Tue May 16 05:28:52 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1684236532254 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1684236532254 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1684236532254 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1684236532254 ""}
