Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri Jun 16 19:21:10 2023
| Host         : DESKTOP-PPMEIR6 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file game_module_timing_summary_routed.rpt -pb game_module_timing_summary_routed.pb -rpx game_module_timing_summary_routed.rpx -warn_on_violation
| Design       : game_module
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                              Violations  
---------  ----------------  ---------------------------------------  ----------  
TIMING-8   Critical Warning  No common period between related clocks  1           
LUTAR-1    Warning           LUT drives async reset alert             8           
TIMING-18  Warning           Missing input or output delay            1           
TIMING-20  Warning           Non-clocked latch                        11          
LATCH-1    Advisory          Existing latches in the design           1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (45)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (11)
5. checking no_input_delay (2)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (45)
-------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: reborn (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: s0/FSM_sequential_state_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: s0/FSM_sequential_state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: s0/count_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: s0/count_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: s0/count_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: s0/countdown_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: s0/countdown_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: s0/countdown_reg[3]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (11)
-------------------------------------------------
 There are 11 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.398        0.000                      0                   57        0.000        0.000                      0                   57        3.500        0.000                       0                    50  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)                     Period(ns)      Frequency(MHz)
-----        ------------                     ----------      --------------
sys_clk_pin  {0.000 4.000}                    8.000           125.000         
  clk_div    {0.000 500000000.000}            1000000000.000  0.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                WNS(ns)         TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints         WHS(ns)         THS(ns)  THS Failing Endpoints  THS Total Endpoints        WPWS(ns)        TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                -------         -------  ---------------------  -------------------         -------         -------  ---------------------  -------------------        --------        --------  ----------------------  --------------------  
sys_clk_pin            4.398           0.000                      0                   27           0.257           0.000                      0                   27           3.500           0.000                       0                    28  
  clk_div     1000000000.000           0.000                      0                   22           0.218           0.000                      0                   22   500000000.000           0.000                       0                    22  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock             WNS(ns)         TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints         WHS(ns)         THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------             -------         -------  ---------------------  -------------------         -------         -------  ---------------------  -------------------  
clk_div       sys_clk_pin            5.145           0.000                      0                    1           0.000           0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock                  WNS(ns)         TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints         WHS(ns)         THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------                  -------         -------  ---------------------  -------------------         -------         -------  ---------------------  -------------------  
**async_default**  clk_div            clk_div            1000000000.000           0.000                      0                    8           0.535           0.000                      0                    8  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_div                     
(none)                      clk_div       
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.398ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.257ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.398ns  (required time - arrival time)
  Source:                 clk_div_0/cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div_0/cnt_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.572ns  (logic 1.841ns (51.538%)  route 1.731ns (48.462%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.448ns = ( 13.448 - 8.000 ) 
    Source Clock Delay      (SCD):    5.937ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.863     5.937    clk_div_0/clk_div_reg_0
    SLICE_X109Y95        FDCE                                         r  clk_div_0/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y95        FDCE (Prop_fdce_C_Q)         0.456     6.393 r  clk_div_0/cnt_reg[9]/Q
                         net (fo=3, routed)           0.874     7.266    clk_div_0/cnt[9]
    SLICE_X108Y95        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.903 r  clk_div_0/cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.903    clk_div_0/cnt0_carry__1_n_0
    SLICE_X108Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.020 r  clk_div_0/cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.020    clk_div_0/cnt0_carry__2_n_0
    SLICE_X108Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.137 r  clk_div_0/cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.137    clk_div_0/cnt0_carry__3_n_0
    SLICE_X108Y98        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.356 r  clk_div_0/cnt0_carry__4/O[0]
                         net (fo=1, routed)           0.857     9.214    clk_div_0/data0[21]
    SLICE_X109Y98        LUT6 (Prop_lut6_I5_O)        0.295     9.509 r  clk_div_0/cnt[21]_i_1/O
                         net (fo=1, routed)           0.000     9.509    clk_div_0/cnt_0[21]
    SLICE_X109Y98        FDCE                                         r  clk_div_0/cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.684    13.448    clk_div_0/clk_div_reg_0
    SLICE_X109Y98        FDCE                                         r  clk_div_0/cnt_reg[21]/C
                         clock pessimism              0.464    13.913    
                         clock uncertainty           -0.035    13.877    
    SLICE_X109Y98        FDCE (Setup_fdce_C_D)        0.029    13.906    clk_div_0/cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         13.906    
                         arrival time                          -9.509    
  -------------------------------------------------------------------
                         slack                                  4.398    

Slack (MET) :             4.459ns  (required time - arrival time)
  Source:                 clk_div_0/cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div_0/cnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.509ns  (logic 0.704ns (20.060%)  route 2.805ns (79.940%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.447ns = ( 13.447 - 8.000 ) 
    Source Clock Delay      (SCD):    5.937ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.863     5.937    clk_div_0/clk_div_reg_0
    SLICE_X109Y93        FDCE                                         r  clk_div_0/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y93        FDCE (Prop_fdce_C_Q)         0.456     6.393 f  clk_div_0/cnt_reg[4]/Q
                         net (fo=3, routed)           1.005     7.397    clk_div_0/cnt[4]
    SLICE_X110Y96        LUT4 (Prop_lut4_I0_O)        0.124     7.521 r  clk_div_0/cnt[25]_i_3/O
                         net (fo=25, routed)          1.801     9.322    clk_div_0/cnt[25]_i_3_n_0
    SLICE_X107Y95        LUT6 (Prop_lut6_I1_O)        0.124     9.446 r  clk_div_0/cnt[10]_i_1/O
                         net (fo=1, routed)           0.000     9.446    clk_div_0/cnt_0[10]
    SLICE_X107Y95        FDCE                                         r  clk_div_0/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.683    13.447    clk_div_0/clk_div_reg_0
    SLICE_X107Y95        FDCE                                         r  clk_div_0/cnt_reg[10]/C
                         clock pessimism              0.464    13.912    
                         clock uncertainty           -0.035    13.876    
    SLICE_X107Y95        FDCE (Setup_fdce_C_D)        0.029    13.905    clk_div_0/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         13.905    
                         arrival time                          -9.446    
  -------------------------------------------------------------------
                         slack                                  4.459    

Slack (MET) :             4.462ns  (required time - arrival time)
  Source:                 clk_div_0/cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div_0/cnt_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.510ns  (logic 1.949ns (55.522%)  route 1.561ns (44.478%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.448ns = ( 13.448 - 8.000 ) 
    Source Clock Delay      (SCD):    5.937ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.863     5.937    clk_div_0/clk_div_reg_0
    SLICE_X109Y95        FDCE                                         r  clk_div_0/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y95        FDCE (Prop_fdce_C_Q)         0.456     6.393 r  clk_div_0/cnt_reg[9]/Q
                         net (fo=3, routed)           0.874     7.266    clk_div_0/cnt[9]
    SLICE_X108Y95        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.903 r  clk_div_0/cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.903    clk_div_0/cnt0_carry__1_n_0
    SLICE_X108Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.020 r  clk_div_0/cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.020    clk_div_0/cnt0_carry__2_n_0
    SLICE_X108Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.137 r  clk_div_0/cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.137    clk_div_0/cnt0_carry__3_n_0
    SLICE_X108Y98        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.452 r  clk_div_0/cnt0_carry__4/O[3]
                         net (fo=1, routed)           0.688     9.140    clk_div_0/data0[24]
    SLICE_X109Y98        LUT6 (Prop_lut6_I5_O)        0.307     9.447 r  clk_div_0/cnt[24]_i_1/O
                         net (fo=1, routed)           0.000     9.447    clk_div_0/cnt_0[24]
    SLICE_X109Y98        FDCE                                         r  clk_div_0/cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.684    13.448    clk_div_0/clk_div_reg_0
    SLICE_X109Y98        FDCE                                         r  clk_div_0/cnt_reg[24]/C
                         clock pessimism              0.464    13.913    
                         clock uncertainty           -0.035    13.877    
    SLICE_X109Y98        FDCE (Setup_fdce_C_D)        0.032    13.909    clk_div_0/cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         13.909    
                         arrival time                          -9.447    
  -------------------------------------------------------------------
                         slack                                  4.462    

Slack (MET) :             4.540ns  (required time - arrival time)
  Source:                 clk_div_0/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div_0/cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.429ns  (logic 0.828ns (24.150%)  route 2.601ns (75.850%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.447ns = ( 13.447 - 8.000 ) 
    Source Clock Delay      (SCD):    5.937ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.863     5.937    clk_div_0/clk_div_reg_0
    SLICE_X109Y93        FDCE                                         r  clk_div_0/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y93        FDCE (Prop_fdce_C_Q)         0.456     6.393 f  clk_div_0/cnt_reg[3]/Q
                         net (fo=2, routed)           0.833     7.226    clk_div_0/cnt[3]
    SLICE_X110Y93        LUT5 (Prop_lut5_I2_O)        0.124     7.350 r  clk_div_0/cnt[25]_i_7/O
                         net (fo=1, routed)           0.587     7.937    clk_div_0/cnt[25]_i_7_n_0
    SLICE_X109Y97        LUT6 (Prop_lut6_I5_O)        0.124     8.061 r  clk_div_0/cnt[25]_i_4/O
                         net (fo=26, routed)          1.180     9.241    clk_div_0/cnt[25]_i_4_n_0
    SLICE_X107Y94        LUT6 (Prop_lut6_I2_O)        0.124     9.365 r  clk_div_0/cnt[8]_i_1/O
                         net (fo=1, routed)           0.000     9.365    clk_div_0/cnt_0[8]
    SLICE_X107Y94        FDCE                                         r  clk_div_0/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.683    13.447    clk_div_0/clk_div_reg_0
    SLICE_X107Y94        FDCE                                         r  clk_div_0/cnt_reg[8]/C
                         clock pessimism              0.464    13.912    
                         clock uncertainty           -0.035    13.876    
    SLICE_X107Y94        FDCE (Setup_fdce_C_D)        0.029    13.905    clk_div_0/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         13.905    
                         arrival time                          -9.365    
  -------------------------------------------------------------------
                         slack                                  4.540    

Slack (MET) :             4.565ns  (required time - arrival time)
  Source:                 clk_div_0/cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div_0/cnt_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.406ns  (logic 1.958ns (57.478%)  route 1.448ns (42.522%))
  Logic Levels:           6  (CARRY4=5 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.448ns = ( 13.448 - 8.000 ) 
    Source Clock Delay      (SCD):    5.937ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.863     5.937    clk_div_0/clk_div_reg_0
    SLICE_X109Y95        FDCE                                         r  clk_div_0/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y95        FDCE (Prop_fdce_C_Q)         0.456     6.393 r  clk_div_0/cnt_reg[9]/Q
                         net (fo=3, routed)           0.874     7.266    clk_div_0/cnt[9]
    SLICE_X108Y95        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.903 r  clk_div_0/cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.903    clk_div_0/cnt0_carry__1_n_0
    SLICE_X108Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.020 r  clk_div_0/cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.020    clk_div_0/cnt0_carry__2_n_0
    SLICE_X108Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.137 r  clk_div_0/cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.137    clk_div_0/cnt0_carry__3_n_0
    SLICE_X108Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.254 r  clk_div_0/cnt0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.254    clk_div_0/cnt0_carry__4_n_0
    SLICE_X108Y99        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.473 r  clk_div_0/cnt0_carry__5/O[0]
                         net (fo=1, routed)           0.575     9.048    clk_div_0/data0[25]
    SLICE_X109Y97        LUT6 (Prop_lut6_I5_O)        0.295     9.343 r  clk_div_0/cnt[25]_i_1/O
                         net (fo=1, routed)           0.000     9.343    clk_div_0/cnt_0[25]
    SLICE_X109Y97        FDCE                                         r  clk_div_0/cnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.684    13.448    clk_div_0/clk_div_reg_0
    SLICE_X109Y97        FDCE                                         r  clk_div_0/cnt_reg[25]/C
                         clock pessimism              0.464    13.913    
                         clock uncertainty           -0.035    13.877    
    SLICE_X109Y97        FDCE (Setup_fdce_C_D)        0.031    13.908    clk_div_0/cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         13.908    
                         arrival time                          -9.343    
  -------------------------------------------------------------------
                         slack                                  4.565    

Slack (MET) :             4.570ns  (required time - arrival time)
  Source:                 clk_div_0/cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div_0/cnt_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.399ns  (logic 1.724ns (50.717%)  route 1.675ns (49.283%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.448ns = ( 13.448 - 8.000 ) 
    Source Clock Delay      (SCD):    5.937ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.863     5.937    clk_div_0/clk_div_reg_0
    SLICE_X109Y95        FDCE                                         r  clk_div_0/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y95        FDCE (Prop_fdce_C_Q)         0.456     6.393 r  clk_div_0/cnt_reg[9]/Q
                         net (fo=3, routed)           0.874     7.266    clk_div_0/cnt[9]
    SLICE_X108Y95        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.903 r  clk_div_0/cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.903    clk_div_0/cnt0_carry__1_n_0
    SLICE_X108Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.020 r  clk_div_0/cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.020    clk_div_0/cnt0_carry__2_n_0
    SLICE_X108Y97        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.239 r  clk_div_0/cnt0_carry__3/O[0]
                         net (fo=1, routed)           0.802     9.041    clk_div_0/data0[17]
    SLICE_X107Y97        LUT6 (Prop_lut6_I5_O)        0.295     9.336 r  clk_div_0/cnt[17]_i_1/O
                         net (fo=1, routed)           0.000     9.336    clk_div_0/cnt_0[17]
    SLICE_X107Y97        FDCE                                         r  clk_div_0/cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.684    13.448    clk_div_0/clk_div_reg_0
    SLICE_X107Y97        FDCE                                         r  clk_div_0/cnt_reg[17]/C
                         clock pessimism              0.464    13.913    
                         clock uncertainty           -0.035    13.877    
    SLICE_X107Y97        FDCE (Setup_fdce_C_D)        0.029    13.906    clk_div_0/cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         13.906    
                         arrival time                          -9.336    
  -------------------------------------------------------------------
                         slack                                  4.570    

Slack (MET) :             4.608ns  (required time - arrival time)
  Source:                 clk_div_0/cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div_0/cnt_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.364ns  (logic 1.832ns (54.458%)  route 1.532ns (45.542%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.448ns = ( 13.448 - 8.000 ) 
    Source Clock Delay      (SCD):    5.937ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.863     5.937    clk_div_0/clk_div_reg_0
    SLICE_X109Y95        FDCE                                         r  clk_div_0/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y95        FDCE (Prop_fdce_C_Q)         0.456     6.393 r  clk_div_0/cnt_reg[9]/Q
                         net (fo=3, routed)           0.874     7.266    clk_div_0/cnt[9]
    SLICE_X108Y95        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.903 r  clk_div_0/cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.903    clk_div_0/cnt0_carry__1_n_0
    SLICE_X108Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.020 r  clk_div_0/cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.020    clk_div_0/cnt0_carry__2_n_0
    SLICE_X108Y97        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.335 r  clk_div_0/cnt0_carry__3/O[3]
                         net (fo=1, routed)           0.658     8.994    clk_div_0/data0[20]
    SLICE_X109Y97        LUT6 (Prop_lut6_I5_O)        0.307     9.301 r  clk_div_0/cnt[20]_i_1/O
                         net (fo=1, routed)           0.000     9.301    clk_div_0/cnt_0[20]
    SLICE_X109Y97        FDCE                                         r  clk_div_0/cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.684    13.448    clk_div_0/clk_div_reg_0
    SLICE_X109Y97        FDCE                                         r  clk_div_0/cnt_reg[20]/C
                         clock pessimism              0.464    13.913    
                         clock uncertainty           -0.035    13.877    
    SLICE_X109Y97        FDCE (Setup_fdce_C_D)        0.031    13.908    clk_div_0/cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         13.908    
                         arrival time                          -9.301    
  -------------------------------------------------------------------
                         slack                                  4.608    

Slack (MET) :             4.656ns  (required time - arrival time)
  Source:                 clk_div_0/cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div_0/cnt_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.315ns  (logic 1.867ns (56.316%)  route 1.448ns (43.684%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.448ns = ( 13.448 - 8.000 ) 
    Source Clock Delay      (SCD):    5.937ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.863     5.937    clk_div_0/clk_div_reg_0
    SLICE_X109Y95        FDCE                                         r  clk_div_0/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y95        FDCE (Prop_fdce_C_Q)         0.456     6.393 r  clk_div_0/cnt_reg[9]/Q
                         net (fo=3, routed)           0.874     7.266    clk_div_0/cnt[9]
    SLICE_X108Y95        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.903 r  clk_div_0/cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.903    clk_div_0/cnt0_carry__1_n_0
    SLICE_X108Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.020 r  clk_div_0/cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.020    clk_div_0/cnt0_carry__2_n_0
    SLICE_X108Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.137 r  clk_div_0/cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.137    clk_div_0/cnt0_carry__3_n_0
    SLICE_X108Y98        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.376 r  clk_div_0/cnt0_carry__4/O[2]
                         net (fo=1, routed)           0.575     8.951    clk_div_0/data0[23]
    SLICE_X109Y98        LUT6 (Prop_lut6_I5_O)        0.301     9.252 r  clk_div_0/cnt[23]_i_1/O
                         net (fo=1, routed)           0.000     9.252    clk_div_0/cnt_0[23]
    SLICE_X109Y98        FDCE                                         r  clk_div_0/cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.684    13.448    clk_div_0/clk_div_reg_0
    SLICE_X109Y98        FDCE                                         r  clk_div_0/cnt_reg[23]/C
                         clock pessimism              0.464    13.913    
                         clock uncertainty           -0.035    13.877    
    SLICE_X109Y98        FDCE (Setup_fdce_C_D)        0.031    13.908    clk_div_0/cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         13.908    
                         arrival time                          -9.252    
  -------------------------------------------------------------------
                         slack                                  4.656    

Slack (MET) :             4.686ns  (required time - arrival time)
  Source:                 clk_div_0/cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div_0/cnt_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.282ns  (logic 1.607ns (48.961%)  route 1.675ns (51.039%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.447ns = ( 13.447 - 8.000 ) 
    Source Clock Delay      (SCD):    5.937ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.863     5.937    clk_div_0/clk_div_reg_0
    SLICE_X109Y95        FDCE                                         r  clk_div_0/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y95        FDCE (Prop_fdce_C_Q)         0.456     6.393 r  clk_div_0/cnt_reg[9]/Q
                         net (fo=3, routed)           0.874     7.266    clk_div_0/cnt[9]
    SLICE_X108Y95        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.903 r  clk_div_0/cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.903    clk_div_0/cnt0_carry__1_n_0
    SLICE_X108Y96        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.122 r  clk_div_0/cnt0_carry__2/O[0]
                         net (fo=1, routed)           0.802     8.924    clk_div_0/data0[13]
    SLICE_X107Y96        LUT6 (Prop_lut6_I5_O)        0.295     9.219 r  clk_div_0/cnt[13]_i_1/O
                         net (fo=1, routed)           0.000     9.219    clk_div_0/cnt_0[13]
    SLICE_X107Y96        FDCE                                         r  clk_div_0/cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.683    13.447    clk_div_0/clk_div_reg_0
    SLICE_X107Y96        FDCE                                         r  clk_div_0/cnt_reg[13]/C
                         clock pessimism              0.464    13.912    
                         clock uncertainty           -0.035    13.876    
    SLICE_X107Y96        FDCE (Setup_fdce_C_D)        0.029    13.905    clk_div_0/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         13.905    
                         arrival time                          -9.219    
  -------------------------------------------------------------------
                         slack                                  4.686    

Slack (MET) :             4.724ns  (required time - arrival time)
  Source:                 clk_div_0/cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div_0/cnt_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.247ns  (logic 1.715ns (52.817%)  route 1.532ns (47.183%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.447ns = ( 13.447 - 8.000 ) 
    Source Clock Delay      (SCD):    5.937ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.863     5.937    clk_div_0/clk_div_reg_0
    SLICE_X109Y95        FDCE                                         r  clk_div_0/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y95        FDCE (Prop_fdce_C_Q)         0.456     6.393 r  clk_div_0/cnt_reg[9]/Q
                         net (fo=3, routed)           0.874     7.266    clk_div_0/cnt[9]
    SLICE_X108Y95        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.903 r  clk_div_0/cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.903    clk_div_0/cnt0_carry__1_n_0
    SLICE_X108Y96        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.218 r  clk_div_0/cnt0_carry__2/O[3]
                         net (fo=1, routed)           0.658     8.877    clk_div_0/data0[16]
    SLICE_X109Y96        LUT6 (Prop_lut6_I5_O)        0.307     9.184 r  clk_div_0/cnt[16]_i_1/O
                         net (fo=1, routed)           0.000     9.184    clk_div_0/cnt_0[16]
    SLICE_X109Y96        FDCE                                         r  clk_div_0/cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.683    13.447    clk_div_0/clk_div_reg_0
    SLICE_X109Y96        FDCE                                         r  clk_div_0/cnt_reg[16]/C
                         clock pessimism              0.464    13.912    
                         clock uncertainty           -0.035    13.876    
    SLICE_X109Y96        FDCE (Setup_fdce_C_D)        0.031    13.907    clk_div_0/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         13.907    
                         arrival time                          -9.184    
  -------------------------------------------------------------------
                         slack                                  4.724    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 clk_div_0/cnt_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div_0/cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.967%)  route 0.179ns (49.033%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.247ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.635     1.721    clk_div_0/clk_div_reg_0
    SLICE_X109Y95        FDCE                                         r  clk_div_0/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y95        FDCE (Prop_fdce_C_Q)         0.141     1.862 r  clk_div_0/cnt_reg[12]/Q
                         net (fo=27, routed)          0.179     2.041    clk_div_0/cnt[12]
    SLICE_X109Y94        LUT6 (Prop_lut6_I3_O)        0.045     2.086 r  clk_div_0/cnt[7]_i_1/O
                         net (fo=1, routed)           0.000     2.086    clk_div_0/cnt_0[7]
    SLICE_X109Y94        FDCE                                         r  clk_div_0/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.905     2.247    clk_div_0/clk_div_reg_0
    SLICE_X109Y94        FDCE                                         r  clk_div_0/cnt_reg[7]/C
                         clock pessimism             -0.510     1.737    
    SLICE_X109Y94        FDCE (Hold_fdce_C_D)         0.092     1.829    clk_div_0/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           2.086    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 clk_div_0/cnt_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div_0/cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.827%)  route 0.180ns (49.173%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.247ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.635     1.721    clk_div_0/clk_div_reg_0
    SLICE_X109Y95        FDCE                                         r  clk_div_0/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y95        FDCE (Prop_fdce_C_Q)         0.141     1.862 r  clk_div_0/cnt_reg[12]/Q
                         net (fo=27, routed)          0.180     2.042    clk_div_0/cnt[12]
    SLICE_X109Y94        LUT6 (Prop_lut6_I3_O)        0.045     2.087 r  clk_div_0/cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     2.087    clk_div_0/cnt_0[6]
    SLICE_X109Y94        FDCE                                         r  clk_div_0/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.905     2.247    clk_div_0/clk_div_reg_0
    SLICE_X109Y94        FDCE                                         r  clk_div_0/cnt_reg[6]/C
                         clock pessimism             -0.510     1.737    
    SLICE_X109Y94        FDCE (Hold_fdce_C_D)         0.091     1.828    clk_div_0/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           2.087    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 clk_div_0/cnt_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div_0/cnt_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.186ns (47.740%)  route 0.204ns (52.260%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.247ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.635     1.721    clk_div_0/clk_div_reg_0
    SLICE_X107Y96        FDCE                                         r  clk_div_0/cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y96        FDCE (Prop_fdce_C_Q)         0.141     1.862 f  clk_div_0/cnt_reg[13]/Q
                         net (fo=27, routed)          0.204     2.066    clk_div_0/cnt[13]
    SLICE_X107Y96        LUT6 (Prop_lut6_I4_O)        0.045     2.111 r  clk_div_0/cnt[13]_i_1/O
                         net (fo=1, routed)           0.000     2.111    clk_div_0/cnt_0[13]
    SLICE_X107Y96        FDCE                                         r  clk_div_0/cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.905     2.247    clk_div_0/clk_div_reg_0
    SLICE_X107Y96        FDCE                                         r  clk_div_0/cnt_reg[13]/C
                         clock pessimism             -0.526     1.721    
    SLICE_X107Y96        FDCE (Hold_fdce_C_D)         0.091     1.812    clk_div_0/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.812    
                         arrival time                           2.111    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 clk_div_0/cnt_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div_0/cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.186ns (47.496%)  route 0.206ns (52.504%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.247ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.635     1.721    clk_div_0/clk_div_reg_0
    SLICE_X107Y96        FDCE                                         r  clk_div_0/cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y96        FDCE (Prop_fdce_C_Q)         0.141     1.862 f  clk_div_0/cnt_reg[13]/Q
                         net (fo=27, routed)          0.206     2.068    clk_div_0/cnt[13]
    SLICE_X107Y96        LUT6 (Prop_lut6_I4_O)        0.045     2.113 r  clk_div_0/cnt[15]_i_1/O
                         net (fo=1, routed)           0.000     2.113    clk_div_0/cnt_0[15]
    SLICE_X107Y96        FDCE                                         r  clk_div_0/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.905     2.247    clk_div_0/clk_div_reg_0
    SLICE_X107Y96        FDCE                                         r  clk_div_0/cnt_reg[15]/C
                         clock pessimism             -0.526     1.721    
    SLICE_X107Y96        FDCE (Hold_fdce_C_D)         0.092     1.813    clk_div_0/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.813    
                         arrival time                           2.113    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 clk_div_0/cnt_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div_0/cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.186ns (41.789%)  route 0.259ns (58.211%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.247ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.635     1.721    clk_div_0/clk_div_reg_0
    SLICE_X109Y95        FDCE                                         r  clk_div_0/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y95        FDCE (Prop_fdce_C_Q)         0.141     1.862 r  clk_div_0/cnt_reg[12]/Q
                         net (fo=27, routed)          0.259     2.121    clk_div_0/cnt[12]
    SLICE_X109Y93        LUT6 (Prop_lut6_I3_O)        0.045     2.166 r  clk_div_0/cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     2.166    clk_div_0/cnt_0[2]
    SLICE_X109Y93        FDCE                                         r  clk_div_0/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.905     2.247    clk_div_0/clk_div_reg_0
    SLICE_X109Y93        FDCE                                         r  clk_div_0/cnt_reg[2]/C
                         clock pessimism             -0.510     1.737    
    SLICE_X109Y93        FDCE (Hold_fdce_C_D)         0.092     1.829    clk_div_0/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           2.166    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 clk_div_0/cnt_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div_0/cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.186ns (41.660%)  route 0.260ns (58.340%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.247ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.635     1.721    clk_div_0/clk_div_reg_0
    SLICE_X107Y96        FDCE                                         r  clk_div_0/cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y96        FDCE (Prop_fdce_C_Q)         0.141     1.862 f  clk_div_0/cnt_reg[13]/Q
                         net (fo=27, routed)          0.260     2.123    clk_div_0/cnt[13]
    SLICE_X109Y95        LUT6 (Prop_lut6_I4_O)        0.045     2.168 r  clk_div_0/cnt[9]_i_1/O
                         net (fo=1, routed)           0.000     2.168    clk_div_0/cnt_0[9]
    SLICE_X109Y95        FDCE                                         r  clk_div_0/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.905     2.247    clk_div_0/clk_div_reg_0
    SLICE_X109Y95        FDCE                                         r  clk_div_0/cnt_reg[9]/C
                         clock pessimism             -0.510     1.737    
    SLICE_X109Y95        FDCE (Hold_fdce_C_D)         0.092     1.829    clk_div_0/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           2.168    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 clk_div_0/cnt_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div_0/cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.186ns (41.695%)  route 0.260ns (58.305%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.247ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.635     1.721    clk_div_0/clk_div_reg_0
    SLICE_X109Y95        FDCE                                         r  clk_div_0/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y95        FDCE (Prop_fdce_C_Q)         0.141     1.862 r  clk_div_0/cnt_reg[12]/Q
                         net (fo=27, routed)          0.260     2.122    clk_div_0/cnt[12]
    SLICE_X109Y93        LUT6 (Prop_lut6_I3_O)        0.045     2.167 r  clk_div_0/cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     2.167    clk_div_0/cnt_0[1]
    SLICE_X109Y93        FDCE                                         r  clk_div_0/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.905     2.247    clk_div_0/clk_div_reg_0
    SLICE_X109Y93        FDCE                                         r  clk_div_0/cnt_reg[1]/C
                         clock pessimism             -0.510     1.737    
    SLICE_X109Y93        FDCE (Hold_fdce_C_D)         0.091     1.828    clk_div_0/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           2.167    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 clk_div_0/cnt_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div_0/cnt_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.186ns (41.475%)  route 0.262ns (58.525%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.248ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.635     1.721    clk_div_0/clk_div_reg_0
    SLICE_X107Y96        FDCE                                         r  clk_div_0/cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y96        FDCE (Prop_fdce_C_Q)         0.141     1.862 f  clk_div_0/cnt_reg[13]/Q
                         net (fo=27, routed)          0.262     2.125    clk_div_0/cnt[13]
    SLICE_X109Y97        LUT6 (Prop_lut6_I4_O)        0.045     2.170 r  clk_div_0/cnt[25]_i_1/O
                         net (fo=1, routed)           0.000     2.170    clk_div_0/cnt_0[25]
    SLICE_X109Y97        FDCE                                         r  clk_div_0/cnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.906     2.248    clk_div_0/clk_div_reg_0
    SLICE_X109Y97        FDCE                                         r  clk_div_0/cnt_reg[25]/C
                         clock pessimism             -0.510     1.738    
    SLICE_X109Y97        FDCE (Hold_fdce_C_D)         0.092     1.830    clk_div_0/cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           2.170    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 clk_div_0/cnt_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div_0/cnt_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.186ns (41.198%)  route 0.265ns (58.802%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.247ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.635     1.721    clk_div_0/clk_div_reg_0
    SLICE_X107Y96        FDCE                                         r  clk_div_0/cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y96        FDCE (Prop_fdce_C_Q)         0.141     1.862 f  clk_div_0/cnt_reg[13]/Q
                         net (fo=27, routed)          0.265     2.128    clk_div_0/cnt[13]
    SLICE_X109Y96        LUT6 (Prop_lut6_I4_O)        0.045     2.173 r  clk_div_0/cnt[16]_i_1/O
                         net (fo=1, routed)           0.000     2.173    clk_div_0/cnt_0[16]
    SLICE_X109Y96        FDCE                                         r  clk_div_0/cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.905     2.247    clk_div_0/clk_div_reg_0
    SLICE_X109Y96        FDCE                                         r  clk_div_0/cnt_reg[16]/C
                         clock pessimism             -0.510     1.737    
    SLICE_X109Y96        FDCE (Hold_fdce_C_D)         0.092     1.829    clk_div_0/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           2.173    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 clk_div_0/cnt_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div_0/cnt_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.186ns (40.922%)  route 0.269ns (59.078%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.248ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.635     1.721    clk_div_0/clk_div_reg_0
    SLICE_X107Y96        FDCE                                         r  clk_div_0/cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y96        FDCE (Prop_fdce_C_Q)         0.141     1.862 f  clk_div_0/cnt_reg[13]/Q
                         net (fo=27, routed)          0.269     2.131    clk_div_0/cnt[13]
    SLICE_X107Y97        LUT6 (Prop_lut6_I4_O)        0.045     2.176 r  clk_div_0/cnt[17]_i_1/O
                         net (fo=1, routed)           0.000     2.176    clk_div_0/cnt_0[17]
    SLICE_X107Y97        FDCE                                         r  clk_div_0/cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.906     2.248    clk_div_0/clk_div_reg_0
    SLICE_X107Y97        FDCE                                         r  clk_div_0/cnt_reg[17]/C
                         clock pessimism             -0.510     1.738    
    SLICE_X107Y97        FDCE (Hold_fdce_C_D)         0.091     1.829    clk_div_0/cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           2.176    
  -------------------------------------------------------------------
                         slack                                  0.347    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X109Y92   clk_div_0/clk_div_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X108Y93   clk_div_0/cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X107Y95   clk_div_0/cnt_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X109Y95   clk_div_0/cnt_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X109Y95   clk_div_0/cnt_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X107Y96   clk_div_0/cnt_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X109Y96   clk_div_0/cnt_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X107Y96   clk_div_0/cnt_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X109Y96   clk_div_0/cnt_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X109Y92   clk_div_0/clk_div_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X109Y92   clk_div_0/clk_div_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X108Y93   clk_div_0/cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X108Y93   clk_div_0/cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X107Y95   clk_div_0/cnt_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X107Y95   clk_div_0/cnt_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X109Y95   clk_div_0/cnt_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X109Y95   clk_div_0/cnt_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X109Y95   clk_div_0/cnt_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X109Y95   clk_div_0/cnt_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X109Y92   clk_div_0/clk_div_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X109Y92   clk_div_0/clk_div_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X108Y93   clk_div_0/cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X108Y93   clk_div_0/cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X107Y95   clk_div_0/cnt_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X107Y95   clk_div_0/cnt_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X109Y95   clk_div_0/cnt_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X109Y95   clk_div_0/cnt_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X109Y95   clk_div_0/cnt_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X109Y95   clk_div_0/cnt_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_div
  To Clock:  clk_div

Setup :            0  Failing Endpoints,  Worst Slack 1000000000.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.218ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack 500000000.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1000000000.000ns  (required time - arrival time)
  Source:                 s0/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Destination:            s0/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Path Group:             clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000000000.000ns  (clk_div rise@1000000000.000ns - clk_div rise@0.000ns)
  Data Path Delay:        1.709ns  (logic 0.642ns (37.570%)  route 1.067ns (62.430%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.545ns = ( 1000000000.000 - 1000000000.000 ) 
    Source Clock Delay      (SCD):    7.235ns
    Clock Pessimism Removal (CPR):    0.690ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.862     5.936    clk_div_0/clk_div_reg_0
    SLICE_X109Y92        FDCE (Prop_fdce_C_Q)         0.456     6.392 r  clk_div_0/clk_div_reg/Q
                         net (fo=23, routed)          0.844     7.235    s0/CLK
    SLICE_X112Y93        FDCE                                         r  s0/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y93        FDCE (Prop_fdce_C_Q)         0.518     7.753 r  s0/FSM_sequential_state_reg[0]/Q
                         net (fo=14, routed)          1.067     8.820    s0/state[0]
    SLICE_X112Y93        LUT6 (Prop_lut6_I0_O)        0.124     8.944 r  s0/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     8.944    s0/next__0[0]
    SLICE_X112Y93        FDCE                                         r  s0/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)1000000000.000 1000000000.000 r  
    H16                                               0.000 1000000000.000 r  clk (IN)
                         net (fo=0)                   0.000 1000000000.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380 1000000000.000 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293 1000000000.000    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 1000000000.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.682 1000000000.000    clk_div_0/clk_div_reg_0
    SLICE_X109Y92        FDCE (Prop_fdce_C_Q)         0.367 1000000000.000 r  clk_div_0/clk_div_reg/Q
                         net (fo=23, routed)          0.732 1000000000.000    s0/CLK
    SLICE_X112Y93        FDCE                                         r  s0/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.690 1000000000.000    
                         clock uncertainty           -0.035 1000000000.000    
    SLICE_X112Y93        FDCE (Setup_fdce_C_D)        0.077 1000000000.000    s0/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                      1000000000.000    
                         arrival time                          -8.944    
  -------------------------------------------------------------------
                         slack                              1000000000.000    

Slack (MET) :             1000000000.000ns  (required time - arrival time)
  Source:                 s0/countdown_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Destination:            s0/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Path Group:             clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000000000.000ns  (clk_div rise@1000000000.000ns - clk_div rise@0.000ns)
  Data Path Delay:        2.408ns  (logic 0.842ns (34.960%)  route 1.566ns (65.040%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.522ns = ( 1000000000.000 - 1000000000.000 ) 
    Source Clock Delay      (SCD):    7.164ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.862     5.936    clk_div_0/clk_div_reg_0
    SLICE_X109Y92        FDCE (Prop_fdce_C_Q)         0.456     6.392 r  clk_div_0/clk_div_reg/Q
                         net (fo=23, routed)          0.772     7.164    s0/CLK
    SLICE_X111Y95        FDPE                                         r  s0/countdown_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y95        FDPE (Prop_fdpe_C_Q)         0.419     7.583 f  s0/countdown_reg[0]/Q
                         net (fo=13, routed)          0.752     8.335    s0/countdown_reg[0]
    SLICE_X111Y95        LUT4 (Prop_lut4_I2_O)        0.299     8.634 r  s0/FSM_sequential_state[1]_i_2/O
                         net (fo=1, routed)           0.814     9.448    s0/FSM_sequential_state[1]_i_2_n_0
    SLICE_X113Y96        LUT4 (Prop_lut4_I2_O)        0.124     9.572 r  s0/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     9.572    s0/next__0[1]
    SLICE_X113Y96        FDCE                                         r  s0/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)1000000000.000 1000000000.000 r  
    H16                                               0.000 1000000000.000 r  clk (IN)
                         net (fo=0)                   0.000 1000000000.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380 1000000000.000 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293 1000000000.000    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 1000000000.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.682 1000000000.000    clk_div_0/clk_div_reg_0
    SLICE_X109Y92        FDCE (Prop_fdce_C_Q)         0.367 1000000000.000 r  clk_div_0/clk_div_reg/Q
                         net (fo=23, routed)          0.709 1000000000.000    s0/CLK
    SLICE_X113Y96        FDCE                                         r  s0/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.609 1000000000.000    
                         clock uncertainty           -0.035 1000000000.000    
    SLICE_X113Y96        FDCE (Setup_fdce_C_D)        0.029 1000000000.000    s0/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                      1000000000.000    
                         arrival time                          -9.572    
  -------------------------------------------------------------------
                         slack                              1000000000.000    

Slack (MET) :             1000000000.000ns  (required time - arrival time)
  Source:                 s0/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Destination:            s0/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Path Group:             clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000000000.000ns  (clk_div rise@1000000000.000ns - clk_div rise@0.000ns)
  Data Path Delay:        1.318ns  (logic 0.642ns (48.698%)  route 0.676ns (51.302%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.537ns = ( 1000000000.000 - 1000000000.000 ) 
    Source Clock Delay      (SCD):    7.226ns
    Clock Pessimism Removal (CPR):    0.689ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.862     5.936    clk_div_0/clk_div_reg_0
    SLICE_X109Y92        FDCE (Prop_fdce_C_Q)         0.456     6.392 r  clk_div_0/clk_div_reg/Q
                         net (fo=23, routed)          0.835     7.226    s0/CLK
    SLICE_X112Y94        FDRE                                         r  s0/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y94        FDRE (Prop_fdre_C_Q)         0.518     7.744 r  s0/count_reg[0]/Q
                         net (fo=5, routed)           0.676     8.421    s0/count_reg_n_0_[0]
    SLICE_X112Y94        LUT2 (Prop_lut2_I1_O)        0.124     8.545 r  s0/count[0]_i_1/O
                         net (fo=1, routed)           0.000     8.545    s0/count[0]_i_1_n_0
    SLICE_X112Y94        FDRE                                         r  s0/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)1000000000.000 1000000000.000 r  
    H16                                               0.000 1000000000.000 r  clk (IN)
                         net (fo=0)                   0.000 1000000000.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380 1000000000.000 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293 1000000000.000    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 1000000000.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.682 1000000000.000    clk_div_0/clk_div_reg_0
    SLICE_X109Y92        FDCE (Prop_fdce_C_Q)         0.367 1000000000.000 r  clk_div_0/clk_div_reg/Q
                         net (fo=23, routed)          0.724 1000000000.000    s0/CLK
    SLICE_X112Y94        FDRE                                         r  s0/count_reg[0]/C
                         clock pessimism              0.689 1000000000.000    
                         clock uncertainty           -0.035 1000000000.000    
    SLICE_X112Y94        FDRE (Setup_fdre_C_D)        0.081 1000000000.000    s0/count_reg[0]
  -------------------------------------------------------------------
                         required time                      1000000000.000    
                         arrival time                          -8.545    
  -------------------------------------------------------------------
                         slack                              1000000000.000    

Slack (MET) :             1000000000.000ns  (required time - arrival time)
  Source:                 s0/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Destination:            s0/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Path Group:             clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000000000.000ns  (clk_div rise@1000000000.000ns - clk_div rise@0.000ns)
  Data Path Delay:        1.326ns  (logic 0.642ns (48.404%)  route 0.684ns (51.596%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.537ns = ( 1000000000.000 - 1000000000.000 ) 
    Source Clock Delay      (SCD):    7.226ns
    Clock Pessimism Removal (CPR):    0.689ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.862     5.936    clk_div_0/clk_div_reg_0
    SLICE_X109Y92        FDCE (Prop_fdce_C_Q)         0.456     6.392 r  clk_div_0/clk_div_reg/Q
                         net (fo=23, routed)          0.835     7.226    s0/CLK
    SLICE_X112Y94        FDRE                                         r  s0/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y94        FDRE (Prop_fdre_C_Q)         0.518     7.744 r  s0/count_reg[0]/Q
                         net (fo=5, routed)           0.684     8.429    s0/count_reg_n_0_[0]
    SLICE_X112Y94        LUT3 (Prop_lut3_I0_O)        0.124     8.553 r  s0/count[1]_i_1/O
                         net (fo=1, routed)           0.000     8.553    s0/count[1]_i_1_n_0
    SLICE_X112Y94        FDRE                                         r  s0/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)1000000000.000 1000000000.000 r  
    H16                                               0.000 1000000000.000 r  clk (IN)
                         net (fo=0)                   0.000 1000000000.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380 1000000000.000 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293 1000000000.000    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 1000000000.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.682 1000000000.000    clk_div_0/clk_div_reg_0
    SLICE_X109Y92        FDCE (Prop_fdce_C_Q)         0.367 1000000000.000 r  clk_div_0/clk_div_reg/Q
                         net (fo=23, routed)          0.724 1000000000.000    s0/CLK
    SLICE_X112Y94        FDRE                                         r  s0/count_reg[1]/C
                         clock pessimism              0.689 1000000000.000    
                         clock uncertainty           -0.035 1000000000.000    
    SLICE_X112Y94        FDRE (Setup_fdre_C_D)        0.077 1000000000.000    s0/count_reg[1]
  -------------------------------------------------------------------
                         required time                      1000000000.000    
                         arrival time                          -8.553    
  -------------------------------------------------------------------
                         slack                              1000000000.000    

Slack (MET) :             1000000000.000ns  (required time - arrival time)
  Source:                 s0/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Destination:            s0/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Path Group:             clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000000000.000ns  (clk_div rise@1000000000.000ns - clk_div rise@0.000ns)
  Data Path Delay:        1.949ns  (logic 0.799ns (40.992%)  route 1.150ns (59.008%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.537ns = ( 1000000000.000 - 1000000000.000 ) 
    Source Clock Delay      (SCD):    7.226ns
    Clock Pessimism Removal (CPR):    0.689ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.862     5.936    clk_div_0/clk_div_reg_0
    SLICE_X109Y92        FDCE (Prop_fdce_C_Q)         0.456     6.392 r  clk_div_0/clk_div_reg/Q
                         net (fo=23, routed)          0.835     7.226    s0/CLK
    SLICE_X112Y94        FDRE                                         r  s0/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y94        FDRE (Prop_fdre_C_Q)         0.478     7.704 r  s0/count_reg[2]/Q
                         net (fo=5, routed)           1.150     8.854    s0/count_reg_n_0_[2]
    SLICE_X112Y94        LUT4 (Prop_lut4_I3_O)        0.321     9.175 r  s0/count[2]_i_1/O
                         net (fo=1, routed)           0.000     9.175    s0/count[2]_i_1_n_0
    SLICE_X112Y94        FDRE                                         r  s0/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)1000000000.000 1000000000.000 r  
    H16                                               0.000 1000000000.000 r  clk (IN)
                         net (fo=0)                   0.000 1000000000.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380 1000000000.000 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293 1000000000.000    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 1000000000.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.682 1000000000.000    clk_div_0/clk_div_reg_0
    SLICE_X109Y92        FDCE (Prop_fdce_C_Q)         0.367 1000000000.000 r  clk_div_0/clk_div_reg/Q
                         net (fo=23, routed)          0.724 1000000000.000    s0/CLK
    SLICE_X112Y94        FDRE                                         r  s0/count_reg[2]/C
                         clock pessimism              0.689 1000000000.000    
                         clock uncertainty           -0.035 1000000000.000    
    SLICE_X112Y94        FDRE (Setup_fdre_C_D)        0.118 1000000000.000    s0/count_reg[2]
  -------------------------------------------------------------------
                         required time                      1000000000.000    
                         arrival time                          -9.175    
  -------------------------------------------------------------------
                         slack                              1000000000.000    

Slack (MET) :             1000000000.000ns  (required time - arrival time)
  Source:                 s0/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Destination:            s0/countdown_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Path Group:             clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000000000.000ns  (clk_div rise@1000000000.000ns - clk_div rise@0.000ns)
  Data Path Delay:        4.057ns  (logic 1.651ns (40.698%)  route 2.406ns (59.302%))
  Logic Levels:           3  (LDCE=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.488ns = ( 1000000000.000 - 1000000000.000 ) 
    Source Clock Delay      (SCD):    7.226ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.862     5.936    clk_div_0/clk_div_reg_0
    SLICE_X109Y92        FDCE (Prop_fdce_C_Q)         0.456     6.392 r  clk_div_0/clk_div_reg/Q
                         net (fo=23, routed)          0.835     7.226    s0/CLK
    SLICE_X112Y94        FDRE                                         r  s0/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y94        FDRE (Prop_fdre_C_Q)         0.518     7.744 f  s0/count_reg[0]/Q
                         net (fo=5, routed)           0.429     8.174    s0/count_reg_n_0_[0]
    SLICE_X111Y94        LUT2 (Prop_lut2_I1_O)        0.124     8.298 r  s0/i_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.640     8.938    s0/i_reg[0]_LDC_i_2_n_0
    SLICE_X111Y91        LDCE (SetClr_ldce_CLR_Q)     0.885     9.823 f  s0/i_reg[0]_LDC/Q
                         net (fo=2, routed)           0.938    10.761    s0/i_reg[0]_LDC_n_0
    SLICE_X110Y95        LUT5 (Prop_lut5_I1_O)        0.124    10.885 r  s0/countdown[0]_i_1/O
                         net (fo=1, routed)           0.398    11.283    s0/p_0_in[0]
    SLICE_X111Y95        FDPE                                         r  s0/countdown_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)1000000000.000 1000000000.000 r  
    H16                                               0.000 1000000000.000 r  clk (IN)
                         net (fo=0)                   0.000 1000000000.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380 1000000000.000 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293 1000000000.000    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 1000000000.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.682 1000000000.000    clk_div_0/clk_div_reg_0
    SLICE_X109Y92        FDCE (Prop_fdce_C_Q)         0.367 1000000000.000 r  clk_div_0/clk_div_reg/Q
                         net (fo=23, routed)          0.675 1000000000.000    s0/CLK
    SLICE_X111Y95        FDPE                                         r  s0/countdown_reg[0]/C
                         clock pessimism              0.578 1000000000.000    
                         clock uncertainty           -0.035 1000000000.000    
    SLICE_X111Y95        FDPE (Setup_fdpe_C_D)       -0.047 1000000000.000    s0/countdown_reg[0]
  -------------------------------------------------------------------
                         required time                      1000000000.000    
                         arrival time                         -11.283    
  -------------------------------------------------------------------
                         slack                              1000000000.000    

Slack (MET) :             1000000000.000ns  (required time - arrival time)
  Source:                 s0/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Destination:            s0/countdown_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Path Group:             clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000000000.000ns  (clk_div rise@1000000000.000ns - clk_div rise@0.000ns)
  Data Path Delay:        3.900ns  (logic 1.664ns (42.668%)  route 2.236ns (57.332%))
  Logic Levels:           3  (LDCE=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.488ns = ( 1000000000.000 - 1000000000.000 ) 
    Source Clock Delay      (SCD):    7.226ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.862     5.936    clk_div_0/clk_div_reg_0
    SLICE_X109Y92        FDCE (Prop_fdce_C_Q)         0.456     6.392 r  clk_div_0/clk_div_reg/Q
                         net (fo=23, routed)          0.835     7.226    s0/CLK
    SLICE_X112Y94        FDRE                                         r  s0/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y94        FDRE (Prop_fdre_C_Q)         0.518     7.744 r  s0/count_reg[1]/Q
                         net (fo=8, routed)           0.846     8.591    s0/count_reg_n_0_[1]
    SLICE_X112Y95        LUT2 (Prop_lut2_I1_O)        0.124     8.715 r  s0/i_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.588     9.303    s0/i_reg[1]_LDC_i_2_n_0
    SLICE_X112Y95        LDCE (SetClr_ldce_CLR_Q)     0.898    10.201 f  s0/i_reg[1]_LDC/Q
                         net (fo=2, routed)           0.801    11.002    s0/i_reg[1]_LDC_n_0
    SLICE_X111Y95        LUT6 (Prop_lut6_I1_O)        0.124    11.126 r  s0/countdown[1]_i_1/O
                         net (fo=1, routed)           0.000    11.126    s0/p_0_in[1]
    SLICE_X111Y95        FDCE                                         r  s0/countdown_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)1000000000.000 1000000000.000 r  
    H16                                               0.000 1000000000.000 r  clk (IN)
                         net (fo=0)                   0.000 1000000000.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380 1000000000.000 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293 1000000000.000    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 1000000000.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.682 1000000000.000    clk_div_0/clk_div_reg_0
    SLICE_X109Y92        FDCE (Prop_fdce_C_Q)         0.367 1000000000.000 r  clk_div_0/clk_div_reg/Q
                         net (fo=23, routed)          0.675 1000000000.000    s0/CLK
    SLICE_X111Y95        FDCE                                         r  s0/countdown_reg[1]/C
                         clock pessimism              0.578 1000000000.000    
                         clock uncertainty           -0.035 1000000000.000    
    SLICE_X111Y95        FDCE (Setup_fdce_C_D)        0.029 1000000000.000    s0/countdown_reg[1]
  -------------------------------------------------------------------
                         required time                      1000000000.000    
                         arrival time                         -11.126    
  -------------------------------------------------------------------
                         slack                              1000000000.000    

Slack (MET) :             1000000000.000ns  (required time - arrival time)
  Source:                 s0/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Destination:            s0/countdown_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Path Group:             clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000000000.000ns  (clk_div rise@1000000000.000ns - clk_div rise@0.000ns)
  Data Path Delay:        4.335ns  (logic 1.919ns (44.271%)  route 2.416ns (55.729%))
  Logic Levels:           4  (LDCE=1 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.488ns = ( 1000000000.000 - 1000000000.000 ) 
    Source Clock Delay      (SCD):    7.226ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.862     5.936    clk_div_0/clk_div_reg_0
    SLICE_X109Y92        FDCE (Prop_fdce_C_Q)         0.456     6.392 r  clk_div_0/clk_div_reg/Q
                         net (fo=23, routed)          0.835     7.226    s0/CLK
    SLICE_X112Y94        FDRE                                         r  s0/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y94        FDRE (Prop_fdre_C_Q)         0.478     7.704 r  s0/count_reg[2]/Q
                         net (fo=5, routed)           0.817     8.522    s0/count_reg_n_0_[2]
    SLICE_X111Y94        LUT3 (Prop_lut3_I1_O)        0.295     8.817 r  s0/i_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.497     9.313    s0/i_reg[2]_LDC_i_2_n_0
    SLICE_X108Y95        LDCE (SetClr_ldce_CLR_Q)     0.898    10.211 f  s0/i_reg[2]_LDC/Q
                         net (fo=1, routed)           0.593    10.804    s0/i_reg[2]_LDC_n_0
    SLICE_X110Y95        LUT3 (Prop_lut3_I1_O)        0.124    10.928 r  s0/i[2]_C_i_1/O
                         net (fo=3, routed)           0.509    11.437    s0/i[2]
    SLICE_X111Y95        LUT5 (Prop_lut5_I0_O)        0.124    11.561 r  s0/countdown[2]_i_1/O
                         net (fo=1, routed)           0.000    11.561    s0/p_0_in[2]
    SLICE_X111Y95        FDPE                                         r  s0/countdown_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)1000000000.000 1000000000.000 r  
    H16                                               0.000 1000000000.000 r  clk (IN)
                         net (fo=0)                   0.000 1000000000.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380 1000000000.000 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293 1000000000.000    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 1000000000.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.682 1000000000.000    clk_div_0/clk_div_reg_0
    SLICE_X109Y92        FDCE (Prop_fdce_C_Q)         0.367 1000000000.000 r  clk_div_0/clk_div_reg/Q
                         net (fo=23, routed)          0.675 1000000000.000    s0/CLK
    SLICE_X111Y95        FDPE                                         r  s0/countdown_reg[2]/C
                         clock pessimism              0.578 1000000000.000    
                         clock uncertainty           -0.035 1000000000.000    
    SLICE_X111Y95        FDPE (Setup_fdpe_C_D)        0.031 1000000000.000    s0/countdown_reg[2]
  -------------------------------------------------------------------
                         required time                      1000000000.000    
                         arrival time                         -11.561    
  -------------------------------------------------------------------
                         slack                              1000000000.000    

Slack (MET) :             1000000000.000ns  (required time - arrival time)
  Source:                 s0/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Destination:            s0/countdown_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Path Group:             clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000000000.000ns  (clk_div rise@1000000000.000ns - clk_div rise@0.000ns)
  Data Path Delay:        5.183ns  (logic 1.906ns (36.774%)  route 3.277ns (63.226%))
  Logic Levels:           4  (LDCE=1 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.488ns = ( 1000000000.000 - 1000000000.000 ) 
    Source Clock Delay      (SCD):    7.226ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.862     5.936    clk_div_0/clk_div_reg_0
    SLICE_X109Y92        FDCE (Prop_fdce_C_Q)         0.456     6.392 r  clk_div_0/clk_div_reg/Q
                         net (fo=23, routed)          0.835     7.226    s0/CLK
    SLICE_X112Y94        FDRE                                         r  s0/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y94        FDRE (Prop_fdre_C_Q)         0.478     7.704 f  s0/count_reg[2]/Q
                         net (fo=5, routed)           1.277     8.981    s0/count_reg_n_0_[2]
    SLICE_X113Y93        LUT3 (Prop_lut3_I2_O)        0.295     9.276 r  s0/i_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           0.668     9.944    s0/i_reg[3]_LDC_i_2_n_0
    SLICE_X111Y94        LDCE (SetClr_ldce_CLR_Q)     0.885    10.829 f  s0/i_reg[3]_LDC/Q
                         net (fo=1, routed)           0.276    11.105    s0/i_reg[3]_LDC_n_0
    SLICE_X110Y94        LUT3 (Prop_lut3_I1_O)        0.124    11.229 r  s0/i[3]_C_i_1/O
                         net (fo=3, routed)           0.651    11.879    s0/i[3]
    SLICE_X110Y95        LUT5 (Prop_lut5_I0_O)        0.124    12.003 r  s0/countdown[3]_i_1/O
                         net (fo=1, routed)           0.406    12.409    s0/p_0_in[3]
    SLICE_X111Y95        FDCE                                         r  s0/countdown_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)1000000000.000 1000000000.000 r  
    H16                                               0.000 1000000000.000 r  clk (IN)
                         net (fo=0)                   0.000 1000000000.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380 1000000000.000 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293 1000000000.000    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 1000000000.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.682 1000000000.000    clk_div_0/clk_div_reg_0
    SLICE_X109Y92        FDCE (Prop_fdce_C_Q)         0.367 1000000000.000 r  clk_div_0/clk_div_reg/Q
                         net (fo=23, routed)          0.675 1000000000.000    s0/CLK
    SLICE_X111Y95        FDCE                                         r  s0/countdown_reg[3]/C
                         clock pessimism              0.578 1000000000.000    
                         clock uncertainty           -0.035 1000000000.000    
    SLICE_X111Y95        FDCE (Setup_fdce_C_D)       -0.058 1000000000.000    s0/countdown_reg[3]
  -------------------------------------------------------------------
                         required time                      1000000000.000    
                         arrival time                         -12.409    
  -------------------------------------------------------------------
                         slack                              1000000000.000    

Slack (MET) :             1000000000.000ns  (required time - arrival time)
  Source:                 s0/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Destination:            s0/i_reg[0]_C/D
                            (rising edge-triggered cell FDCE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Path Group:             clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000000000.000ns  (clk_div rise@1000000000.000ns - clk_div rise@0.000ns)
  Data Path Delay:        3.448ns  (logic 1.651ns (47.886%)  route 1.797ns (52.114%))
  Logic Levels:           3  (LDCE=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.459ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.189ns = ( 1000000000.000 - 1000000000.000 ) 
    Source Clock Delay      (SCD):    7.226ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.862     5.936    clk_div_0/clk_div_reg_0
    SLICE_X109Y92        FDCE (Prop_fdce_C_Q)         0.456     6.392 r  clk_div_0/clk_div_reg/Q
                         net (fo=23, routed)          0.835     7.226    s0/CLK
    SLICE_X112Y94        FDRE                                         r  s0/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y94        FDRE (Prop_fdre_C_Q)         0.518     7.744 f  s0/count_reg[0]/Q
                         net (fo=5, routed)           0.429     8.174    s0/count_reg_n_0_[0]
    SLICE_X111Y94        LUT2 (Prop_lut2_I1_O)        0.124     8.298 r  s0/i_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.640     8.938    s0/i_reg[0]_LDC_i_2_n_0
    SLICE_X111Y91        LDCE (SetClr_ldce_CLR_Q)     0.885     9.823 f  s0/i_reg[0]_LDC/Q
                         net (fo=2, routed)           0.727    10.550    s0/i_reg[0]_LDC_n_0
    SLICE_X111Y92        LUT3 (Prop_lut3_I1_O)        0.124    10.674 r  s0/i[0]_C_i_1/O
                         net (fo=2, routed)           0.000    10.674    s0/i[0]
    SLICE_X111Y92        FDCE                                         r  s0/i_reg[0]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)1000000000.000 1000000000.000 r  
    H16                                               0.000 1000000000.000 r  clk (IN)
                         net (fo=0)                   0.000 1000000000.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380 1000000000.000 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293 1000000000.000    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 1000000000.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.682 1000000000.000    clk_div_0/clk_div_reg_0
    SLICE_X109Y92        FDCE (Prop_fdce_C_Q)         0.367 1000000000.000 r  clk_div_0/clk_div_reg/Q
                         net (fo=23, routed)          0.375 1000000000.000    s0/CLK
    SLICE_X111Y92        FDCE                                         r  s0/i_reg[0]_C/C
                         clock pessimism              0.578 1000000000.000    
                         clock uncertainty           -0.035 1000000000.000    
    SLICE_X111Y92        FDCE (Setup_fdce_C_D)        0.029 1000000000.000    s0/i_reg[0]_C
  -------------------------------------------------------------------
                         required time                      1000000000.000    
                         arrival time                         -10.674    
  -------------------------------------------------------------------
                         slack                              1000000000.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 s0/countdown_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Destination:            s0/countdown_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Path Group:             clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div rise@0.000ns - clk_div rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.227ns (73.156%)  route 0.083ns (26.844%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.832ns
    Source Clock Delay      (SCD):    2.227ns
    Clock Pessimism Removal (CPR):    0.605ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.634     1.720    clk_div_0/clk_div_reg_0
    SLICE_X109Y92        FDCE (Prop_fdce_C_Q)         0.141     1.861 r  clk_div_0/clk_div_reg/Q
                         net (fo=23, routed)          0.366     2.227    s0/CLK
    SLICE_X111Y95        FDPE                                         r  s0/countdown_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y95        FDPE (Prop_fdpe_C_Q)         0.128     2.355 r  s0/countdown_reg[0]/Q
                         net (fo=13, routed)          0.083     2.439    s0/countdown_reg[0]
    SLICE_X111Y95        LUT5 (Prop_lut5_I3_O)        0.099     2.538 r  s0/countdown[2]_i_1/O
                         net (fo=1, routed)           0.000     2.538    s0/p_0_in[2]
    SLICE_X111Y95        FDPE                                         r  s0/countdown_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.904     2.246    clk_div_0/clk_div_reg_0
    SLICE_X109Y92        FDCE (Prop_fdce_C_Q)         0.175     2.421 r  clk_div_0/clk_div_reg/Q
                         net (fo=23, routed)          0.411     2.832    s0/CLK
    SLICE_X111Y95        FDPE                                         r  s0/countdown_reg[2]/C
                         clock pessimism             -0.605     2.227    
    SLICE_X111Y95        FDPE (Hold_fdpe_C_D)         0.092     2.319    s0/countdown_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.319    
                         arrival time                           2.538    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 shift_0/out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Destination:            shift_0/out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Path Group:             clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div rise@0.000ns - clk_div rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.227ns (72.248%)  route 0.087ns (27.752%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.840ns
    Source Clock Delay      (SCD):    2.230ns
    Clock Pessimism Removal (CPR):    0.610ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.634     1.720    clk_div_0/clk_div_reg_0
    SLICE_X109Y92        FDCE (Prop_fdce_C_Q)         0.141     1.861 r  clk_div_0/clk_div_reg/Q
                         net (fo=23, routed)          0.369     2.230    shift_0/CLK
    SLICE_X113Y94        FDCE                                         r  shift_0/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y94        FDCE (Prop_fdce_C_Q)         0.128     2.358 f  shift_0/out_reg[1]/Q
                         net (fo=3, routed)           0.087     2.445    shift_0/Q[1]
    SLICE_X113Y94        LUT4 (Prop_lut4_I0_O)        0.099     2.544 r  shift_0/out[0]_i_1/O
                         net (fo=1, routed)           0.000     2.544    shift_0/out[0]_i_1_n_0
    SLICE_X113Y94        FDCE                                         r  shift_0/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.904     2.246    clk_div_0/clk_div_reg_0
    SLICE_X109Y92        FDCE (Prop_fdce_C_Q)         0.175     2.421 r  clk_div_0/clk_div_reg/Q
                         net (fo=23, routed)          0.419     2.840    shift_0/CLK
    SLICE_X113Y94        FDCE                                         r  shift_0/out_reg[0]/C
                         clock pessimism             -0.610     2.230    
    SLICE_X113Y94        FDCE (Hold_fdce_C_D)         0.091     2.321    shift_0/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.321    
                         arrival time                           2.544    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 s0/i_reg[0]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Destination:            s0/i_reg[0]_P/D
                            (rising edge-triggered cell FDPE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Path Group:             clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div rise@0.000ns - clk_div rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.186ns (39.967%)  route 0.279ns (60.033%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.158ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.793ns
    Source Clock Delay      (SCD):    2.075ns
    Clock Pessimism Removal (CPR):    0.560ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.634     1.720    clk_div_0/clk_div_reg_0
    SLICE_X109Y92        FDCE (Prop_fdce_C_Q)         0.141     1.861 r  clk_div_0/clk_div_reg/Q
                         net (fo=23, routed)          0.213     2.075    s0/CLK
    SLICE_X111Y92        FDCE                                         r  s0/i_reg[0]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y92        FDCE (Prop_fdce_C_Q)         0.141     2.216 r  s0/i_reg[0]_C/Q
                         net (fo=2, routed)           0.168     2.384    s0/i_reg[0]_C_n_0
    SLICE_X111Y92        LUT3 (Prop_lut3_I2_O)        0.045     2.429 r  s0/i[0]_C_i_1/O
                         net (fo=2, routed)           0.111     2.540    s0/i[0]
    SLICE_X111Y93        FDPE                                         r  s0/i_reg[0]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.904     2.246    clk_div_0/clk_div_reg_0
    SLICE_X109Y92        FDCE (Prop_fdce_C_Q)         0.175     2.421 r  clk_div_0/clk_div_reg/Q
                         net (fo=23, routed)          0.371     2.793    s0/CLK
    SLICE_X111Y93        FDPE                                         r  s0/i_reg[0]_P/C
                         clock pessimism             -0.560     2.233    
    SLICE_X111Y93        FDPE (Hold_fdpe_C_D)         0.070     2.303    s0/i_reg[0]_P
  -------------------------------------------------------------------
                         required time                         -2.303    
                         arrival time                           2.540    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 s0/i_reg[1]_P/C
                            (rising edge-triggered cell FDPE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Destination:            s0/countdown_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Path Group:             clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div rise@0.000ns - clk_div rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.186ns (46.819%)  route 0.211ns (53.181%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.832ns
    Source Clock Delay      (SCD):    2.223ns
    Clock Pessimism Removal (CPR):    0.560ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.634     1.720    clk_div_0/clk_div_reg_0
    SLICE_X109Y92        FDCE (Prop_fdce_C_Q)         0.141     1.861 r  clk_div_0/clk_div_reg/Q
                         net (fo=23, routed)          0.362     2.223    s0/CLK
    SLICE_X113Y95        FDPE                                         r  s0/i_reg[1]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y95        FDPE (Prop_fdpe_C_Q)         0.141     2.364 r  s0/i_reg[1]_P/Q
                         net (fo=2, routed)           0.211     2.576    s0/i_reg[1]_P_n_0
    SLICE_X111Y95        LUT6 (Prop_lut6_I0_O)        0.045     2.621 r  s0/countdown[1]_i_1/O
                         net (fo=1, routed)           0.000     2.621    s0/p_0_in[1]
    SLICE_X111Y95        FDCE                                         r  s0/countdown_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.904     2.246    clk_div_0/clk_div_reg_0
    SLICE_X109Y92        FDCE (Prop_fdce_C_Q)         0.175     2.421 r  clk_div_0/clk_div_reg/Q
                         net (fo=23, routed)          0.411     2.832    s0/CLK
    SLICE_X111Y95        FDCE                                         r  s0/countdown_reg[1]/C
                         clock pessimism             -0.560     2.272    
    SLICE_X111Y95        FDCE (Hold_fdce_C_D)         0.091     2.363    s0/countdown_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.363    
                         arrival time                           2.621    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 s0/i_reg[0]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Destination:            s0/i_reg[0]_C/D
                            (rising edge-triggered cell FDCE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Path Group:             clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div rise@0.000ns - clk_div rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.656ns
    Source Clock Delay      (SCD):    2.075ns
    Clock Pessimism Removal (CPR):    0.581ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.634     1.720    clk_div_0/clk_div_reg_0
    SLICE_X109Y92        FDCE (Prop_fdce_C_Q)         0.141     1.861 r  clk_div_0/clk_div_reg/Q
                         net (fo=23, routed)          0.213     2.075    s0/CLK
    SLICE_X111Y92        FDCE                                         r  s0/i_reg[0]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y92        FDCE (Prop_fdce_C_Q)         0.141     2.216 r  s0/i_reg[0]_C/Q
                         net (fo=2, routed)           0.168     2.384    s0/i_reg[0]_C_n_0
    SLICE_X111Y92        LUT3 (Prop_lut3_I2_O)        0.045     2.429 r  s0/i[0]_C_i_1/O
                         net (fo=2, routed)           0.000     2.429    s0/i[0]
    SLICE_X111Y92        FDCE                                         r  s0/i_reg[0]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.904     2.246    clk_div_0/clk_div_reg_0
    SLICE_X109Y92        FDCE (Prop_fdce_C_Q)         0.175     2.421 r  clk_div_0/clk_div_reg/Q
                         net (fo=23, routed)          0.234     2.656    s0/CLK
    SLICE_X111Y92        FDCE                                         r  s0/i_reg[0]_C/C
                         clock pessimism             -0.581     2.075    
    SLICE_X111Y92        FDCE (Hold_fdce_C_D)         0.091     2.166    s0/i_reg[0]_C
  -------------------------------------------------------------------
                         required time                         -2.166    
                         arrival time                           2.429    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 s0/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Destination:            s0/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Path Group:             clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div rise@0.000ns - clk_div rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.186ns (43.147%)  route 0.245ns (56.853%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.835ns
    Source Clock Delay      (SCD):    2.230ns
    Clock Pessimism Removal (CPR):    0.560ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.634     1.720    clk_div_0/clk_div_reg_0
    SLICE_X109Y92        FDCE (Prop_fdce_C_Q)         0.141     1.861 r  clk_div_0/clk_div_reg/Q
                         net (fo=23, routed)          0.369     2.230    s0/CLK
    SLICE_X113Y96        FDCE                                         r  s0/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y96        FDCE (Prop_fdce_C_Q)         0.141     2.371 r  s0/FSM_sequential_state_reg[1]/Q
                         net (fo=15, routed)          0.245     2.616    s0/Q[0]
    SLICE_X112Y93        LUT6 (Prop_lut6_I1_O)        0.045     2.661 r  s0/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     2.661    s0/next__0[0]
    SLICE_X112Y93        FDCE                                         r  s0/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.904     2.246    clk_div_0/clk_div_reg_0
    SLICE_X109Y92        FDCE (Prop_fdce_C_Q)         0.175     2.421 r  clk_div_0/clk_div_reg/Q
                         net (fo=23, routed)          0.414     2.835    s0/CLK
    SLICE_X112Y93        FDCE                                         r  s0/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.560     2.275    
    SLICE_X112Y93        FDCE (Hold_fdce_C_D)         0.120     2.395    s0/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.395    
                         arrival time                           2.661    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 s0/i_reg[2]_P/C
                            (rising edge-triggered cell FDPE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Destination:            s0/i_reg[2]_P/D
                            (rising edge-triggered cell FDPE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Path Group:             clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div rise@0.000ns - clk_div rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.869%)  route 0.173ns (48.131%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.832ns
    Source Clock Delay      (SCD):    2.227ns
    Clock Pessimism Removal (CPR):    0.605ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.634     1.720    clk_div_0/clk_div_reg_0
    SLICE_X109Y92        FDCE (Prop_fdce_C_Q)         0.141     1.861 r  clk_div_0/clk_div_reg/Q
                         net (fo=23, routed)          0.366     2.227    s0/CLK
    SLICE_X110Y95        FDPE                                         r  s0/i_reg[2]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y95        FDPE (Prop_fdpe_C_Q)         0.141     2.368 r  s0/i_reg[2]_P/Q
                         net (fo=1, routed)           0.173     2.541    s0/i_reg[2]_P_n_0
    SLICE_X110Y95        LUT3 (Prop_lut3_I0_O)        0.045     2.586 r  s0/i[2]_C_i_1/O
                         net (fo=3, routed)           0.000     2.586    s0/i[2]
    SLICE_X110Y95        FDPE                                         r  s0/i_reg[2]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.904     2.246    clk_div_0/clk_div_reg_0
    SLICE_X109Y92        FDCE (Prop_fdce_C_Q)         0.175     2.421 r  clk_div_0/clk_div_reg/Q
                         net (fo=23, routed)          0.411     2.832    s0/CLK
    SLICE_X110Y95        FDPE                                         r  s0/i_reg[2]_P/C
                         clock pessimism             -0.605     2.227    
    SLICE_X110Y95        FDPE (Hold_fdpe_C_D)         0.091     2.318    s0/i_reg[2]_P
  -------------------------------------------------------------------
                         required time                         -2.318    
                         arrival time                           2.586    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 s0/i_reg[3]_P/C
                            (rising edge-triggered cell FDPE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Destination:            s0/i_reg[3]_P/D
                            (rising edge-triggered cell FDPE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Path Group:             clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div rise@0.000ns - clk_div rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.869%)  route 0.173ns (48.131%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.769ns
    Source Clock Delay      (SCD):    2.167ns
    Clock Pessimism Removal (CPR):    0.602ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.634     1.720    clk_div_0/clk_div_reg_0
    SLICE_X109Y92        FDCE (Prop_fdce_C_Q)         0.141     1.861 r  clk_div_0/clk_div_reg/Q
                         net (fo=23, routed)          0.306     2.167    s0/CLK
    SLICE_X110Y94        FDPE                                         r  s0/i_reg[3]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y94        FDPE (Prop_fdpe_C_Q)         0.141     2.308 r  s0/i_reg[3]_P/Q
                         net (fo=1, routed)           0.173     2.481    s0/i_reg[3]_P_n_0
    SLICE_X110Y94        LUT3 (Prop_lut3_I0_O)        0.045     2.526 r  s0/i[3]_C_i_1/O
                         net (fo=3, routed)           0.000     2.526    s0/i[3]
    SLICE_X110Y94        FDPE                                         r  s0/i_reg[3]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.904     2.246    clk_div_0/clk_div_reg_0
    SLICE_X109Y92        FDCE (Prop_fdce_C_Q)         0.175     2.421 r  clk_div_0/clk_div_reg/Q
                         net (fo=23, routed)          0.348     2.769    s0/CLK
    SLICE_X110Y94        FDPE                                         r  s0/i_reg[3]_P/C
                         clock pessimism             -0.602     2.167    
    SLICE_X110Y94        FDPE (Hold_fdpe_C_D)         0.091     2.258    s0/i_reg[3]_P
  -------------------------------------------------------------------
                         required time                         -2.258    
                         arrival time                           2.526    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 shift_0/out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Destination:            shift_0/out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Path Group:             clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div rise@0.000ns - clk_div rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.128ns (45.639%)  route 0.152ns (54.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.840ns
    Source Clock Delay      (SCD):    2.230ns
    Clock Pessimism Removal (CPR):    0.610ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.634     1.720    clk_div_0/clk_div_reg_0
    SLICE_X109Y92        FDCE (Prop_fdce_C_Q)         0.141     1.861 r  clk_div_0/clk_div_reg/Q
                         net (fo=23, routed)          0.369     2.230    shift_0/CLK
    SLICE_X113Y94        FDCE                                         r  shift_0/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y94        FDCE (Prop_fdce_C_Q)         0.128     2.358 r  shift_0/out_reg[1]/Q
                         net (fo=3, routed)           0.152     2.510    shift_0/Q[1]
    SLICE_X113Y94        FDCE                                         r  shift_0/out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.904     2.246    clk_div_0/clk_div_reg_0
    SLICE_X109Y92        FDCE (Prop_fdce_C_Q)         0.175     2.421 r  clk_div_0/clk_div_reg/Q
                         net (fo=23, routed)          0.419     2.840    shift_0/CLK
    SLICE_X113Y94        FDCE                                         r  shift_0/out_reg[2]/C
                         clock pessimism             -0.610     2.230    
    SLICE_X113Y94        FDCE (Hold_fdce_C_D)         0.012     2.242    shift_0/out_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.242    
                         arrival time                           2.510    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 s0/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Destination:            s0/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Path Group:             clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div rise@0.000ns - clk_div rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.207ns (51.077%)  route 0.198ns (48.923%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.840ns
    Source Clock Delay      (SCD):    2.230ns
    Clock Pessimism Removal (CPR):    0.610ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.634     1.720    clk_div_0/clk_div_reg_0
    SLICE_X109Y92        FDCE (Prop_fdce_C_Q)         0.141     1.861 r  clk_div_0/clk_div_reg/Q
                         net (fo=23, routed)          0.369     2.230    s0/CLK
    SLICE_X112Y94        FDRE                                         r  s0/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y94        FDRE (Prop_fdre_C_Q)         0.164     2.394 r  s0/count_reg[1]/Q
                         net (fo=8, routed)           0.198     2.592    s0/count_reg_n_0_[1]
    SLICE_X112Y94        LUT4 (Prop_lut4_I0_O)        0.043     2.635 r  s0/count[2]_i_1/O
                         net (fo=1, routed)           0.000     2.635    s0/count[2]_i_1_n_0
    SLICE_X112Y94        FDRE                                         r  s0/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.904     2.246    clk_div_0/clk_div_reg_0
    SLICE_X109Y92        FDCE (Prop_fdce_C_Q)         0.175     2.421 r  clk_div_0/clk_div_reg/Q
                         net (fo=23, routed)          0.419     2.840    s0/CLK
    SLICE_X112Y94        FDRE                                         r  s0/count_reg[2]/C
                         clock pessimism             -0.610     2.230    
    SLICE_X112Y94        FDRE (Hold_fdre_C_D)         0.131     2.361    s0/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.361    
                         arrival time                           2.635    
  -------------------------------------------------------------------
                         slack                                  0.274    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_div
Waveform(ns):       { 0.000 500000000.000 }
Period(ns):         1000000000.000
Sources:            { clk_div_0/clk_div_reg/Q }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)      Slack(ns)       Location       Pin
Min Period        n/a     FDCE/C   n/a            1.000         1000000000.000  1000000000.000  SLICE_X112Y93  s0/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         1000000000.000  1000000000.000  SLICE_X113Y96  s0/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         1000000000.000  1000000000.000  SLICE_X112Y94  s0/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         1000000000.000  1000000000.000  SLICE_X112Y94  s0/count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         1000000000.000  1000000000.000  SLICE_X112Y94  s0/count_reg[2]/C
Min Period        n/a     FDPE/C   n/a            1.000         1000000000.000  1000000000.000  SLICE_X111Y95  s0/countdown_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         1000000000.000  1000000000.000  SLICE_X111Y95  s0/countdown_reg[1]/C
Min Period        n/a     FDPE/C   n/a            1.000         1000000000.000  1000000000.000  SLICE_X111Y95  s0/countdown_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         1000000000.000  1000000000.000  SLICE_X111Y95  s0/countdown_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         1000000000.000  1000000000.000  SLICE_X111Y92  s0/i_reg[0]_C/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         500000000.000   500000000.000   SLICE_X112Y93  s0/FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         500000000.000   500000000.000   SLICE_X112Y93  s0/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         500000000.000   500000000.000   SLICE_X113Y96  s0/FSM_sequential_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         500000000.000   500000000.000   SLICE_X113Y96  s0/FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         500000000.000   500000000.000   SLICE_X112Y94  s0/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         500000000.000   500000000.000   SLICE_X112Y94  s0/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         500000000.000   500000000.000   SLICE_X112Y94  s0/count_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         500000000.000   500000000.000   SLICE_X112Y94  s0/count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         500000000.000   500000000.000   SLICE_X112Y94  s0/count_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         500000000.000   500000000.000   SLICE_X112Y94  s0/count_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         500000000.000   500000000.000   SLICE_X112Y93  s0/FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         500000000.000   500000000.000   SLICE_X112Y93  s0/FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         500000000.000   500000000.000   SLICE_X113Y96  s0/FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         500000000.000   500000000.000   SLICE_X113Y96  s0/FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         500000000.000   500000000.000   SLICE_X112Y94  s0/count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         500000000.000   500000000.000   SLICE_X112Y94  s0/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         500000000.000   500000000.000   SLICE_X112Y94  s0/count_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         500000000.000   500000000.000   SLICE_X112Y94  s0/count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         500000000.000   500000000.000   SLICE_X112Y94  s0/count_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         500000000.000   500000000.000   SLICE_X112Y94  s0/count_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_div
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.145ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.145ns  (required time - arrival time)
  Source:                 clk_div_0/clk_div_reg/Q
                            (clock source 'clk_div'  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Destination:            clk_div_0/clk_div_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - clk_div rise@0.000ns)
  Data Path Delay:        2.212ns  (logic 0.124ns (5.606%)  route 2.088ns (94.394%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.636ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.446ns = ( 13.446 - 8.000 ) 
    Source Clock Delay      (SCD):    6.392ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.862     5.936    clk_div_0/clk_div_reg_0
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y92        FDCE (Prop_fdce_C_Q)         0.456     6.392 r  clk_div_0/clk_div_reg/Q
                         net (fo=23, routed)          2.088     8.480    clk_div_0/CLK
    SLICE_X109Y92        LUT3 (Prop_lut3_I2_O)        0.124     8.604 r  clk_div_0/clk_div_i_1/O
                         net (fo=1, routed)           0.000     8.604    clk_div_0/clk_div_i_1_n_0
    SLICE_X109Y92        FDCE                                         r  clk_div_0/clk_div_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.682    13.446    clk_div_0/clk_div_reg_0
    SLICE_X109Y92        FDCE                                         r  clk_div_0/clk_div_reg/C
                         clock pessimism              0.309    13.755    
                         clock uncertainty           -0.035    13.720    
    SLICE_X109Y92        FDCE (Setup_fdce_C_D)        0.029    13.749    clk_div_0/clk_div_reg
  -------------------------------------------------------------------
                         required time                         13.749    
                         arrival time                          -8.604    
  -------------------------------------------------------------------
                         slack                                  5.145    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (arrival time - required time)
  Source:                 clk_div_0/clk_div_reg/Q
                            (clock source 'clk_div'  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Destination:            clk_div_0/clk_div_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@500000000.000ns - clk_div fall@500000000.000ns)
  Data Path Delay:        0.000ns  (logic 0.100ns (0.000%)  route 1.751ns (0.000%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.626ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.936ns = ( 500000000.000 - 500000000.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 500000000.000 - 500000000.000 ) 
    Clock Pessimism Removal (CPR):    0.309ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div fall edge)500000000.000 500000000.000 f  
    H16                                               0.000 500000000.000 r  clk (IN)
                         net (fo=0)                   0.000 500000000.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380 500000000.000 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293 500000000.000    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 500000000.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.682 500000000.000    clk_div_0/clk_div_reg_0
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y92        FDCE (Prop_fdce_C_Q)         0.367 500000000.000 f  clk_div_0/clk_div_reg/Q
                         net (fo=23, routed)          1.751 500000000.000    clk_div_0/CLK
    SLICE_X109Y92        LUT3 (Prop_lut3_I2_O)        0.100 500000000.000 r  clk_div_0/clk_div_i_1/O
                         net (fo=1, routed)           0.000 500000000.000    clk_div_0/clk_div_i_1_n_0
    SLICE_X109Y92        FDCE                                         r  clk_div_0/clk_div_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  500000000.000 500000000.000 r  
    H16                                               0.000 500000000.000 r  clk (IN)
                         net (fo=0)                   0.000 500000000.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451 500000000.000 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522 500000000.000    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101 500000000.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.862 500000000.000    clk_div_0/clk_div_reg_0
    SLICE_X109Y92        FDCE                                         r  clk_div_0/clk_div_reg/C
                         clock pessimism             -0.309 500000000.000    
    SLICE_X109Y92        FDCE (Hold_fdce_C_D)         0.269 500000000.000    clk_div_0/clk_div_reg
  -------------------------------------------------------------------
                         required time                      -500000000.000    
                         arrival time                       500000000.000    
  -------------------------------------------------------------------
                         slack                                  0.000    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_div
  To Clock:  clk_div

Setup :            0  Failing Endpoints,  Worst Slack 1000000000.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.535ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1000000000.000ns  (required time - arrival time)
  Source:                 s0/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Destination:            s0/i_reg[0]_C/CLR
                            (recovery check against rising-edge clock clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1000000000.000ns  (clk_div rise@1000000000.000ns - clk_div rise@0.000ns)
  Data Path Delay:        1.571ns  (logic 0.642ns (40.878%)  route 0.929ns (59.122%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.459ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.189ns = ( 1000000000.000 - 1000000000.000 ) 
    Source Clock Delay      (SCD):    7.226ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.862     5.936    clk_div_0/clk_div_reg_0
    SLICE_X109Y92        FDCE (Prop_fdce_C_Q)         0.456     6.392 r  clk_div_0/clk_div_reg/Q
                         net (fo=23, routed)          0.835     7.226    s0/CLK
    SLICE_X112Y94        FDRE                                         r  s0/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y94        FDRE (Prop_fdre_C_Q)         0.518     7.744 r  s0/count_reg[0]/Q
                         net (fo=5, routed)           0.429     8.174    s0/count_reg_n_0_[0]
    SLICE_X111Y94        LUT2 (Prop_lut2_I1_O)        0.124     8.298 f  s0/i_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.499     8.797    s0/i_reg[0]_LDC_i_2_n_0
    SLICE_X111Y92        FDCE                                         f  s0/i_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)1000000000.000 1000000000.000 r  
    H16                                               0.000 1000000000.000 r  clk (IN)
                         net (fo=0)                   0.000 1000000000.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380 1000000000.000 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293 1000000000.000    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 1000000000.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.682 1000000000.000    clk_div_0/clk_div_reg_0
    SLICE_X109Y92        FDCE (Prop_fdce_C_Q)         0.367 1000000000.000 r  clk_div_0/clk_div_reg/Q
                         net (fo=23, routed)          0.375 1000000000.000    s0/CLK
    SLICE_X111Y92        FDCE                                         r  s0/i_reg[0]_C/C
                         clock pessimism              0.578 1000000000.000    
                         clock uncertainty           -0.035 1000000000.000    
    SLICE_X111Y92        FDCE (Recov_fdce_C_CLR)     -0.405 1000000000.000    s0/i_reg[0]_C
  -------------------------------------------------------------------
                         required time                      1000000000.000    
                         arrival time                          -8.797    
  -------------------------------------------------------------------
                         slack                              1000000000.000    

Slack (MET) :             1000000000.000ns  (required time - arrival time)
  Source:                 s0/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Destination:            s0/i_reg[0]_P/PRE
                            (recovery check against rising-edge clock clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1000000000.000ns  (clk_div rise@1000000000.000ns - clk_div rise@0.000ns)
  Data Path Delay:        1.663ns  (logic 0.642ns (38.612%)  route 1.021ns (61.388%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.434ns = ( 1000000000.000 - 1000000000.000 ) 
    Source Clock Delay      (SCD):    7.226ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.862     5.936    clk_div_0/clk_div_reg_0
    SLICE_X109Y92        FDCE (Prop_fdce_C_Q)         0.456     6.392 r  clk_div_0/clk_div_reg/Q
                         net (fo=23, routed)          0.835     7.226    s0/CLK
    SLICE_X112Y94        FDRE                                         r  s0/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y94        FDRE (Prop_fdre_C_Q)         0.518     7.744 f  s0/count_reg[0]/Q
                         net (fo=5, routed)           0.662     8.407    s0/count_reg_n_0_[0]
    SLICE_X110Y94        LUT2 (Prop_lut2_I1_O)        0.124     8.531 f  s0/i_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.358     8.889    s0/i_reg[0]_LDC_i_1_n_0
    SLICE_X111Y93        FDPE                                         f  s0/i_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)1000000000.000 1000000000.000 r  
    H16                                               0.000 1000000000.000 r  clk (IN)
                         net (fo=0)                   0.000 1000000000.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380 1000000000.000 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293 1000000000.000    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 1000000000.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.682 1000000000.000    clk_div_0/clk_div_reg_0
    SLICE_X109Y92        FDCE (Prop_fdce_C_Q)         0.367 1000000000.000 r  clk_div_0/clk_div_reg/Q
                         net (fo=23, routed)          0.620 1000000000.000    s0/CLK
    SLICE_X111Y93        FDPE                                         r  s0/i_reg[0]_P/C
                         clock pessimism              0.578 1000000000.000    
                         clock uncertainty           -0.035 1000000000.000    
    SLICE_X111Y93        FDPE (Recov_fdpe_C_PRE)     -0.359 1000000000.000    s0/i_reg[0]_P
  -------------------------------------------------------------------
                         required time                      1000000000.000    
                         arrival time                          -8.889    
  -------------------------------------------------------------------
                         slack                              1000000000.000    

Slack (MET) :             1000000000.000ns  (required time - arrival time)
  Source:                 s0/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Destination:            s0/i_reg[1]_C/CLR
                            (recovery check against rising-edge clock clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1000000000.000ns  (clk_div rise@1000000000.000ns - clk_div rise@0.000ns)
  Data Path Delay:        1.838ns  (logic 0.642ns (34.923%)  route 1.196ns (65.077%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.522ns = ( 1000000000.000 - 1000000000.000 ) 
    Source Clock Delay      (SCD):    7.226ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.862     5.936    clk_div_0/clk_div_reg_0
    SLICE_X109Y92        FDCE (Prop_fdce_C_Q)         0.456     6.392 r  clk_div_0/clk_div_reg/Q
                         net (fo=23, routed)          0.835     7.226    s0/CLK
    SLICE_X112Y94        FDRE                                         r  s0/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y94        FDRE (Prop_fdre_C_Q)         0.518     7.744 f  s0/count_reg[1]/Q
                         net (fo=8, routed)           0.846     8.591    s0/count_reg_n_0_[1]
    SLICE_X112Y95        LUT2 (Prop_lut2_I1_O)        0.124     8.715 f  s0/i_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.350     9.065    s0/i_reg[1]_LDC_i_2_n_0
    SLICE_X112Y96        FDCE                                         f  s0/i_reg[1]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)1000000000.000 1000000000.000 r  
    H16                                               0.000 1000000000.000 r  clk (IN)
                         net (fo=0)                   0.000 1000000000.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380 1000000000.000 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293 1000000000.000    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 1000000000.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.682 1000000000.000    clk_div_0/clk_div_reg_0
    SLICE_X109Y92        FDCE (Prop_fdce_C_Q)         0.367 1000000000.000 r  clk_div_0/clk_div_reg/Q
                         net (fo=23, routed)          0.709 1000000000.000    s0/CLK
    SLICE_X112Y96        FDCE                                         r  s0/i_reg[1]_C/C
                         clock pessimism              0.578 1000000000.000    
                         clock uncertainty           -0.035 1000000000.000    
    SLICE_X112Y96        FDCE (Recov_fdce_C_CLR)     -0.319 1000000000.000    s0/i_reg[1]_C
  -------------------------------------------------------------------
                         required time                      1000000000.000    
                         arrival time                          -9.065    
  -------------------------------------------------------------------
                         slack                              1000000000.000    

Slack (MET) :             1000000000.000ns  (required time - arrival time)
  Source:                 s0/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Destination:            s0/i_reg[1]_P/PRE
                            (recovery check against rising-edge clock clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1000000000.000ns  (clk_div rise@1000000000.000ns - clk_div rise@0.000ns)
  Data Path Delay:        1.376ns  (logic 0.642ns (46.659%)  route 0.734ns (53.341%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.541ns = ( 1000000000.000 - 1000000000.000 ) 
    Source Clock Delay      (SCD):    7.226ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.862     5.936    clk_div_0/clk_div_reg_0
    SLICE_X109Y92        FDCE (Prop_fdce_C_Q)         0.456     6.392 r  clk_div_0/clk_div_reg/Q
                         net (fo=23, routed)          0.835     7.226    s0/CLK
    SLICE_X112Y94        FDRE                                         r  s0/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y94        FDRE (Prop_fdre_C_Q)         0.518     7.744 r  s0/count_reg[1]/Q
                         net (fo=8, routed)           0.386     8.130    s0/count_reg_n_0_[1]
    SLICE_X112Y94        LUT2 (Prop_lut2_I1_O)        0.124     8.254 f  s0/i_reg[1]_LDC_i_1/O
                         net (fo=2, routed)           0.348     8.602    s0/i_reg[1]_LDC_i_1_n_0
    SLICE_X113Y95        FDPE                                         f  s0/i_reg[1]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)1000000000.000 1000000000.000 r  
    H16                                               0.000 1000000000.000 r  clk (IN)
                         net (fo=0)                   0.000 1000000000.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380 1000000000.000 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293 1000000000.000    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 1000000000.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.682 1000000000.000    clk_div_0/clk_div_reg_0
    SLICE_X109Y92        FDCE (Prop_fdce_C_Q)         0.367 1000000000.000 r  clk_div_0/clk_div_reg/Q
                         net (fo=23, routed)          0.728 1000000000.000    s0/CLK
    SLICE_X113Y95        FDPE                                         r  s0/i_reg[1]_P/C
                         clock pessimism              0.578 1000000000.000    
                         clock uncertainty           -0.035 1000000000.000    
    SLICE_X113Y95        FDPE (Recov_fdpe_C_PRE)     -0.359 1000000000.000    s0/i_reg[1]_P
  -------------------------------------------------------------------
                         required time                      1000000000.000    
                         arrival time                          -8.602    
  -------------------------------------------------------------------
                         slack                              1000000000.000    

Slack (MET) :             1000000000.000ns  (required time - arrival time)
  Source:                 s0/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Destination:            s0/i_reg[2]_C/CLR
                            (recovery check against rising-edge clock clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1000000000.000ns  (clk_div rise@1000000000.000ns - clk_div rise@0.000ns)
  Data Path Delay:        2.267ns  (logic 0.773ns (34.098%)  route 1.494ns (65.902%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.344ns = ( 1000000000.000 - 1000000000.000 ) 
    Source Clock Delay      (SCD):    7.226ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.862     5.936    clk_div_0/clk_div_reg_0
    SLICE_X109Y92        FDCE (Prop_fdce_C_Q)         0.456     6.392 r  clk_div_0/clk_div_reg/Q
                         net (fo=23, routed)          0.835     7.226    s0/CLK
    SLICE_X112Y94        FDRE                                         r  s0/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y94        FDRE (Prop_fdre_C_Q)         0.478     7.704 r  s0/count_reg[2]/Q
                         net (fo=5, routed)           0.817     8.522    s0/count_reg_n_0_[2]
    SLICE_X111Y94        LUT3 (Prop_lut3_I1_O)        0.295     8.817 f  s0/i_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.677     9.493    s0/i_reg[2]_LDC_i_2_n_0
    SLICE_X110Y96        FDCE                                         f  s0/i_reg[2]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)1000000000.000 1000000000.000 r  
    H16                                               0.000 1000000000.000 r  clk (IN)
                         net (fo=0)                   0.000 1000000000.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380 1000000000.000 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293 1000000000.000    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 1000000000.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.682 1000000000.000    clk_div_0/clk_div_reg_0
    SLICE_X109Y92        FDCE (Prop_fdce_C_Q)         0.367 1000000000.000 r  clk_div_0/clk_div_reg/Q
                         net (fo=23, routed)          0.531 1000000000.000    s0/CLK
    SLICE_X110Y96        FDCE                                         r  s0/i_reg[2]_C/C
                         clock pessimism              0.578 1000000000.000    
                         clock uncertainty           -0.035 1000000000.000    
    SLICE_X110Y96        FDCE (Recov_fdce_C_CLR)     -0.405 1000000000.000    s0/i_reg[2]_C
  -------------------------------------------------------------------
                         required time                      1000000000.000    
                         arrival time                          -9.493    
  -------------------------------------------------------------------
                         slack                              1000000000.000    

Slack (MET) :             1000000000.000ns  (required time - arrival time)
  Source:                 s0/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Destination:            s0/i_reg[2]_P/PRE
                            (recovery check against rising-edge clock clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1000000000.000ns  (clk_div rise@1000000000.000ns - clk_div rise@0.000ns)
  Data Path Delay:        2.080ns  (logic 0.773ns (37.166%)  route 1.307ns (62.834%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.488ns = ( 1000000000.000 - 1000000000.000 ) 
    Source Clock Delay      (SCD):    7.226ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.862     5.936    clk_div_0/clk_div_reg_0
    SLICE_X109Y92        FDCE (Prop_fdce_C_Q)         0.456     6.392 r  clk_div_0/clk_div_reg/Q
                         net (fo=23, routed)          0.835     7.226    s0/CLK
    SLICE_X112Y94        FDRE                                         r  s0/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y94        FDRE (Prop_fdre_C_Q)         0.478     7.704 r  s0/count_reg[2]/Q
                         net (fo=5, routed)           0.762     8.467    s0/count_reg_n_0_[2]
    SLICE_X111Y94        LUT3 (Prop_lut3_I1_O)        0.295     8.762 f  s0/i_reg[2]_LDC_i_1/O
                         net (fo=2, routed)           0.545     9.306    s0/i_reg[2]_LDC_i_1_n_0
    SLICE_X110Y95        FDPE                                         f  s0/i_reg[2]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)1000000000.000 1000000000.000 r  
    H16                                               0.000 1000000000.000 r  clk (IN)
                         net (fo=0)                   0.000 1000000000.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380 1000000000.000 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293 1000000000.000    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 1000000000.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.682 1000000000.000    clk_div_0/clk_div_reg_0
    SLICE_X109Y92        FDCE (Prop_fdce_C_Q)         0.367 1000000000.000 r  clk_div_0/clk_div_reg/Q
                         net (fo=23, routed)          0.675 1000000000.000    s0/CLK
    SLICE_X110Y95        FDPE                                         r  s0/i_reg[2]_P/C
                         clock pessimism              0.578 1000000000.000    
                         clock uncertainty           -0.035 1000000000.000    
    SLICE_X110Y95        FDPE (Recov_fdpe_C_PRE)     -0.359 1000000000.000    s0/i_reg[2]_P
  -------------------------------------------------------------------
                         required time                      1000000000.000    
                         arrival time                          -9.306    
  -------------------------------------------------------------------
                         slack                              1000000000.000    

Slack (MET) :             1000000000.000ns  (required time - arrival time)
  Source:                 s0/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Destination:            s0/i_reg[3]_C/CLR
                            (recovery check against rising-edge clock clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1000000000.000ns  (clk_div rise@1000000000.000ns - clk_div rise@0.000ns)
  Data Path Delay:        2.396ns  (logic 0.773ns (32.265%)  route 1.623ns (67.735%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.434ns = ( 1000000000.000 - 1000000000.000 ) 
    Source Clock Delay      (SCD):    7.226ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.862     5.936    clk_div_0/clk_div_reg_0
    SLICE_X109Y92        FDCE (Prop_fdce_C_Q)         0.456     6.392 r  clk_div_0/clk_div_reg/Q
                         net (fo=23, routed)          0.835     7.226    s0/CLK
    SLICE_X112Y94        FDRE                                         r  s0/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y94        FDRE (Prop_fdre_C_Q)         0.478     7.704 r  s0/count_reg[2]/Q
                         net (fo=5, routed)           1.277     8.981    s0/count_reg_n_0_[2]
    SLICE_X113Y93        LUT3 (Prop_lut3_I2_O)        0.295     9.276 f  s0/i_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           0.346     9.622    s0/i_reg[3]_LDC_i_2_n_0
    SLICE_X110Y93        FDCE                                         f  s0/i_reg[3]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)1000000000.000 1000000000.000 r  
    H16                                               0.000 1000000000.000 r  clk (IN)
                         net (fo=0)                   0.000 1000000000.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380 1000000000.000 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293 1000000000.000    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 1000000000.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.682 1000000000.000    clk_div_0/clk_div_reg_0
    SLICE_X109Y92        FDCE (Prop_fdce_C_Q)         0.367 1000000000.000 r  clk_div_0/clk_div_reg/Q
                         net (fo=23, routed)          0.620 1000000000.000    s0/CLK
    SLICE_X110Y93        FDCE                                         r  s0/i_reg[3]_C/C
                         clock pessimism              0.578 1000000000.000    
                         clock uncertainty           -0.035 1000000000.000    
    SLICE_X110Y93        FDCE (Recov_fdce_C_CLR)     -0.405 1000000000.000    s0/i_reg[3]_C
  -------------------------------------------------------------------
                         required time                      1000000000.000    
                         arrival time                          -9.622    
  -------------------------------------------------------------------
                         slack                              1000000000.000    

Slack (MET) :             1000000000.000ns  (required time - arrival time)
  Source:                 s0/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Destination:            s0/i_reg[3]_P/PRE
                            (recovery check against rising-edge clock clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1000000000.000ns  (clk_div rise@1000000000.000ns - clk_div rise@0.000ns)
  Data Path Delay:        2.175ns  (logic 0.773ns (35.545%)  route 1.402ns (64.455%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.406ns = ( 1000000000.000 - 1000000000.000 ) 
    Source Clock Delay      (SCD):    7.226ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.862     5.936    clk_div_0/clk_div_reg_0
    SLICE_X109Y92        FDCE (Prop_fdce_C_Q)         0.456     6.392 r  clk_div_0/clk_div_reg/Q
                         net (fo=23, routed)          0.835     7.226    s0/CLK
    SLICE_X112Y94        FDRE                                         r  s0/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y94        FDRE (Prop_fdre_C_Q)         0.478     7.704 f  s0/count_reg[2]/Q
                         net (fo=5, routed)           0.817     8.522    s0/count_reg_n_0_[2]
    SLICE_X111Y94        LUT3 (Prop_lut3_I2_O)        0.295     8.817 f  s0/i_reg[3]_LDC_i_1/O
                         net (fo=2, routed)           0.584     9.401    s0/i_reg[3]_LDC_i_1_n_0
    SLICE_X110Y94        FDPE                                         f  s0/i_reg[3]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)1000000000.000 1000000000.000 r  
    H16                                               0.000 1000000000.000 r  clk (IN)
                         net (fo=0)                   0.000 1000000000.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380 1000000000.000 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293 1000000000.000    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 1000000000.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.682 1000000000.000    clk_div_0/clk_div_reg_0
    SLICE_X109Y92        FDCE (Prop_fdce_C_Q)         0.367 1000000000.000 r  clk_div_0/clk_div_reg/Q
                         net (fo=23, routed)          0.593 1000000000.000    s0/CLK
    SLICE_X110Y94        FDPE                                         r  s0/i_reg[3]_P/C
                         clock pessimism              0.578 1000000000.000    
                         clock uncertainty           -0.035 1000000000.000    
    SLICE_X110Y94        FDPE (Recov_fdpe_C_PRE)     -0.359 1000000000.000    s0/i_reg[3]_P
  -------------------------------------------------------------------
                         required time                      1000000000.000    
                         arrival time                          -9.401    
  -------------------------------------------------------------------
                         slack                              1000000000.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.535ns  (arrival time - required time)
  Source:                 s0/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Destination:            s0/i_reg[1]_P/PRE
                            (removal check against rising-edge clock clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div rise@0.000ns - clk_div rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.209ns (43.277%)  route 0.274ns (56.724%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.833ns
    Source Clock Delay      (SCD):    2.230ns
    Clock Pessimism Removal (CPR):    0.560ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.634     1.720    clk_div_0/clk_div_reg_0
    SLICE_X109Y92        FDCE (Prop_fdce_C_Q)         0.141     1.861 r  clk_div_0/clk_div_reg/Q
                         net (fo=23, routed)          0.369     2.230    s0/CLK
    SLICE_X112Y94        FDRE                                         r  s0/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y94        FDRE (Prop_fdre_C_Q)         0.164     2.394 r  s0/count_reg[1]/Q
                         net (fo=8, routed)           0.150     2.544    s0/count_reg_n_0_[1]
    SLICE_X112Y94        LUT2 (Prop_lut2_I1_O)        0.045     2.589 f  s0/i_reg[1]_LDC_i_1/O
                         net (fo=2, routed)           0.124     2.713    s0/i_reg[1]_LDC_i_1_n_0
    SLICE_X113Y95        FDPE                                         f  s0/i_reg[1]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.904     2.246    clk_div_0/clk_div_reg_0
    SLICE_X109Y92        FDCE (Prop_fdce_C_Q)         0.175     2.421 r  clk_div_0/clk_div_reg/Q
                         net (fo=23, routed)          0.412     2.833    s0/CLK
    SLICE_X113Y95        FDPE                                         r  s0/i_reg[1]_P/C
                         clock pessimism             -0.560     2.273    
    SLICE_X113Y95        FDPE (Remov_fdpe_C_PRE)     -0.095     2.178    s0/i_reg[1]_P
  -------------------------------------------------------------------
                         required time                         -2.178    
                         arrival time                           2.713    
  -------------------------------------------------------------------
                         slack                                  0.535    

Slack (MET) :             0.661ns  (arrival time - required time)
  Source:                 s0/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Destination:            s0/i_reg[0]_P/PRE
                            (removal check against rising-edge clock clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div rise@0.000ns - clk_div rise@0.000ns)
  Data Path Delay:        0.569ns  (logic 0.209ns (36.751%)  route 0.360ns (63.249%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.793ns
    Source Clock Delay      (SCD):    2.230ns
    Clock Pessimism Removal (CPR):    0.560ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.634     1.720    clk_div_0/clk_div_reg_0
    SLICE_X109Y92        FDCE (Prop_fdce_C_Q)         0.141     1.861 r  clk_div_0/clk_div_reg/Q
                         net (fo=23, routed)          0.369     2.230    s0/CLK
    SLICE_X112Y94        FDRE                                         r  s0/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y94        FDRE (Prop_fdre_C_Q)         0.164     2.394 f  s0/count_reg[0]/Q
                         net (fo=5, routed)           0.233     2.627    s0/count_reg_n_0_[0]
    SLICE_X110Y94        LUT2 (Prop_lut2_I1_O)        0.045     2.672 f  s0/i_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.126     2.799    s0/i_reg[0]_LDC_i_1_n_0
    SLICE_X111Y93        FDPE                                         f  s0/i_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.904     2.246    clk_div_0/clk_div_reg_0
    SLICE_X109Y92        FDCE (Prop_fdce_C_Q)         0.175     2.421 r  clk_div_0/clk_div_reg/Q
                         net (fo=23, routed)          0.371     2.793    s0/CLK
    SLICE_X111Y93        FDPE                                         r  s0/i_reg[0]_P/C
                         clock pessimism             -0.560     2.233    
    SLICE_X111Y93        FDPE (Remov_fdpe_C_PRE)     -0.095     2.138    s0/i_reg[0]_P
  -------------------------------------------------------------------
                         required time                         -2.138    
                         arrival time                           2.799    
  -------------------------------------------------------------------
                         slack                                  0.661    

Slack (MET) :             0.670ns  (arrival time - required time)
  Source:                 s0/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Destination:            s0/i_reg[1]_C/CLR
                            (removal check against rising-edge clock clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div rise@0.000ns - clk_div rise@0.000ns)
  Data Path Delay:        0.650ns  (logic 0.209ns (32.138%)  route 0.441ns (67.862%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.837ns
    Source Clock Delay      (SCD):    2.230ns
    Clock Pessimism Removal (CPR):    0.560ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.634     1.720    clk_div_0/clk_div_reg_0
    SLICE_X109Y92        FDCE (Prop_fdce_C_Q)         0.141     1.861 r  clk_div_0/clk_div_reg/Q
                         net (fo=23, routed)          0.369     2.230    s0/CLK
    SLICE_X112Y94        FDRE                                         r  s0/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y94        FDRE (Prop_fdre_C_Q)         0.164     2.394 f  s0/count_reg[1]/Q
                         net (fo=8, routed)           0.315     2.709    s0/count_reg_n_0_[1]
    SLICE_X112Y95        LUT2 (Prop_lut2_I1_O)        0.045     2.754 f  s0/i_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.126     2.880    s0/i_reg[1]_LDC_i_2_n_0
    SLICE_X112Y96        FDCE                                         f  s0/i_reg[1]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.904     2.246    clk_div_0/clk_div_reg_0
    SLICE_X109Y92        FDCE (Prop_fdce_C_Q)         0.175     2.421 r  clk_div_0/clk_div_reg/Q
                         net (fo=23, routed)          0.416     2.837    s0/CLK
    SLICE_X112Y96        FDCE                                         r  s0/i_reg[1]_C/C
                         clock pessimism             -0.560     2.277    
    SLICE_X112Y96        FDCE (Remov_fdce_C_CLR)     -0.067     2.210    s0/i_reg[1]_C
  -------------------------------------------------------------------
                         required time                         -2.210    
                         arrival time                           2.880    
  -------------------------------------------------------------------
                         slack                                  0.670    

Slack (MET) :             0.695ns  (arrival time - required time)
  Source:                 s0/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Destination:            s0/i_reg[2]_P/PRE
                            (removal check against rising-edge clock clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div rise@0.000ns - clk_div rise@0.000ns)
  Data Path Delay:        0.643ns  (logic 0.209ns (32.516%)  route 0.434ns (67.484%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.832ns
    Source Clock Delay      (SCD):    2.230ns
    Clock Pessimism Removal (CPR):    0.560ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.634     1.720    clk_div_0/clk_div_reg_0
    SLICE_X109Y92        FDCE (Prop_fdce_C_Q)         0.141     1.861 r  clk_div_0/clk_div_reg/Q
                         net (fo=23, routed)          0.369     2.230    s0/CLK
    SLICE_X112Y94        FDRE                                         r  s0/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y94        FDRE (Prop_fdre_C_Q)         0.164     2.394 r  s0/count_reg[1]/Q
                         net (fo=8, routed)           0.242     2.636    s0/count_reg_n_0_[1]
    SLICE_X111Y94        LUT3 (Prop_lut3_I2_O)        0.045     2.681 f  s0/i_reg[2]_LDC_i_1/O
                         net (fo=2, routed)           0.192     2.873    s0/i_reg[2]_LDC_i_1_n_0
    SLICE_X110Y95        FDPE                                         f  s0/i_reg[2]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.904     2.246    clk_div_0/clk_div_reg_0
    SLICE_X109Y92        FDCE (Prop_fdce_C_Q)         0.175     2.421 r  clk_div_0/clk_div_reg/Q
                         net (fo=23, routed)          0.411     2.832    s0/CLK
    SLICE_X110Y95        FDPE                                         r  s0/i_reg[2]_P/C
                         clock pessimism             -0.560     2.272    
    SLICE_X110Y95        FDPE (Remov_fdpe_C_PRE)     -0.095     2.177    s0/i_reg[2]_P
  -------------------------------------------------------------------
                         required time                         -2.177    
                         arrival time                           2.873    
  -------------------------------------------------------------------
                         slack                                  0.695    

Slack (MET) :             0.725ns  (arrival time - required time)
  Source:                 s0/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Destination:            s0/i_reg[3]_C/CLR
                            (removal check against rising-edge clock clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div rise@0.000ns - clk_div rise@0.000ns)
  Data Path Delay:        0.636ns  (logic 0.209ns (32.881%)  route 0.427ns (67.119%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.793ns
    Source Clock Delay      (SCD):    2.230ns
    Clock Pessimism Removal (CPR):    0.560ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.634     1.720    clk_div_0/clk_div_reg_0
    SLICE_X109Y92        FDCE (Prop_fdce_C_Q)         0.141     1.861 r  clk_div_0/clk_div_reg/Q
                         net (fo=23, routed)          0.369     2.230    s0/CLK
    SLICE_X112Y94        FDRE                                         r  s0/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y94        FDRE (Prop_fdre_C_Q)         0.164     2.394 r  s0/count_reg[1]/Q
                         net (fo=8, routed)           0.308     2.702    s0/count_reg_n_0_[1]
    SLICE_X113Y93        LUT3 (Prop_lut3_I1_O)        0.045     2.747 f  s0/i_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           0.119     2.865    s0/i_reg[3]_LDC_i_2_n_0
    SLICE_X110Y93        FDCE                                         f  s0/i_reg[3]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.904     2.246    clk_div_0/clk_div_reg_0
    SLICE_X109Y92        FDCE (Prop_fdce_C_Q)         0.175     2.421 r  clk_div_0/clk_div_reg/Q
                         net (fo=23, routed)          0.371     2.793    s0/CLK
    SLICE_X110Y93        FDCE                                         r  s0/i_reg[3]_C/C
                         clock pessimism             -0.560     2.233    
    SLICE_X110Y93        FDCE (Remov_fdce_C_CLR)     -0.092     2.141    s0/i_reg[3]_C
  -------------------------------------------------------------------
                         required time                         -2.141    
                         arrival time                           2.865    
  -------------------------------------------------------------------
                         slack                                  0.725    

Slack (MET) :             0.774ns  (arrival time - required time)
  Source:                 s0/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Destination:            s0/i_reg[0]_C/CLR
                            (removal check against rising-edge clock clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div rise@0.000ns - clk_div rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.209ns (38.172%)  route 0.339ns (61.828%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.134ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.656ns
    Source Clock Delay      (SCD):    2.230ns
    Clock Pessimism Removal (CPR):    0.560ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.634     1.720    clk_div_0/clk_div_reg_0
    SLICE_X109Y92        FDCE (Prop_fdce_C_Q)         0.141     1.861 r  clk_div_0/clk_div_reg/Q
                         net (fo=23, routed)          0.369     2.230    s0/CLK
    SLICE_X112Y94        FDRE                                         r  s0/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y94        FDRE (Prop_fdre_C_Q)         0.164     2.394 r  s0/count_reg[0]/Q
                         net (fo=5, routed)           0.158     2.552    s0/count_reg_n_0_[0]
    SLICE_X111Y94        LUT2 (Prop_lut2_I1_O)        0.045     2.597 f  s0/i_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.180     2.777    s0/i_reg[0]_LDC_i_2_n_0
    SLICE_X111Y92        FDCE                                         f  s0/i_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.904     2.246    clk_div_0/clk_div_reg_0
    SLICE_X109Y92        FDCE (Prop_fdce_C_Q)         0.175     2.421 r  clk_div_0/clk_div_reg/Q
                         net (fo=23, routed)          0.234     2.656    s0/CLK
    SLICE_X111Y92        FDCE                                         r  s0/i_reg[0]_C/C
                         clock pessimism             -0.560     2.096    
    SLICE_X111Y92        FDCE (Remov_fdce_C_CLR)     -0.092     2.004    s0/i_reg[0]_C
  -------------------------------------------------------------------
                         required time                         -2.004    
                         arrival time                           2.777    
  -------------------------------------------------------------------
                         slack                                  0.774    

Slack (MET) :             0.774ns  (arrival time - required time)
  Source:                 s0/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Destination:            s0/i_reg[3]_P/PRE
                            (removal check against rising-edge clock clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div rise@0.000ns - clk_div rise@0.000ns)
  Data Path Delay:        0.659ns  (logic 0.209ns (31.736%)  route 0.450ns (68.264%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.769ns
    Source Clock Delay      (SCD):    2.230ns
    Clock Pessimism Removal (CPR):    0.560ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.634     1.720    clk_div_0/clk_div_reg_0
    SLICE_X109Y92        FDCE (Prop_fdce_C_Q)         0.141     1.861 r  clk_div_0/clk_div_reg/Q
                         net (fo=23, routed)          0.369     2.230    s0/CLK
    SLICE_X112Y94        FDRE                                         r  s0/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y94        FDRE (Prop_fdre_C_Q)         0.164     2.394 f  s0/count_reg[1]/Q
                         net (fo=8, routed)           0.244     2.638    s0/count_reg_n_0_[1]
    SLICE_X111Y94        LUT3 (Prop_lut3_I1_O)        0.045     2.683 f  s0/i_reg[3]_LDC_i_1/O
                         net (fo=2, routed)           0.205     2.888    s0/i_reg[3]_LDC_i_1_n_0
    SLICE_X110Y94        FDPE                                         f  s0/i_reg[3]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.904     2.246    clk_div_0/clk_div_reg_0
    SLICE_X109Y92        FDCE (Prop_fdce_C_Q)         0.175     2.421 r  clk_div_0/clk_div_reg/Q
                         net (fo=23, routed)          0.348     2.769    s0/CLK
    SLICE_X110Y94        FDPE                                         r  s0/i_reg[3]_P/C
                         clock pessimism             -0.560     2.209    
    SLICE_X110Y94        FDPE (Remov_fdpe_C_PRE)     -0.095     2.114    s0/i_reg[3]_P
  -------------------------------------------------------------------
                         required time                         -2.114    
                         arrival time                           2.888    
  -------------------------------------------------------------------
                         slack                                  0.774    

Slack (MET) :             0.847ns  (arrival time - required time)
  Source:                 s0/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Destination:            s0/i_reg[2]_C/CLR
                            (removal check against rising-edge clock clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div rise@0.000ns - clk_div rise@0.000ns)
  Data Path Delay:        0.706ns  (logic 0.209ns (29.610%)  route 0.497ns (70.390%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.741ns
    Source Clock Delay      (SCD):    2.230ns
    Clock Pessimism Removal (CPR):    0.560ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.634     1.720    clk_div_0/clk_div_reg_0
    SLICE_X109Y92        FDCE (Prop_fdce_C_Q)         0.141     1.861 r  clk_div_0/clk_div_reg/Q
                         net (fo=23, routed)          0.369     2.230    s0/CLK
    SLICE_X112Y94        FDRE                                         r  s0/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y94        FDRE (Prop_fdre_C_Q)         0.164     2.394 r  s0/count_reg[1]/Q
                         net (fo=8, routed)           0.242     2.636    s0/count_reg_n_0_[1]
    SLICE_X111Y94        LUT3 (Prop_lut3_I2_O)        0.045     2.681 f  s0/i_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.255     2.936    s0/i_reg[2]_LDC_i_2_n_0
    SLICE_X110Y96        FDCE                                         f  s0/i_reg[2]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.904     2.246    clk_div_0/clk_div_reg_0
    SLICE_X109Y92        FDCE (Prop_fdce_C_Q)         0.175     2.421 r  clk_div_0/clk_div_reg/Q
                         net (fo=23, routed)          0.320     2.741    s0/CLK
    SLICE_X110Y96        FDCE                                         r  s0/i_reg[2]_C/C
                         clock pessimism             -0.560     2.181    
    SLICE_X110Y96        FDCE (Remov_fdce_C_CLR)     -0.092     2.089    s0/i_reg[2]_C
  -------------------------------------------------------------------
                         required time                         -2.089    
                         arrival time                           2.936    
  -------------------------------------------------------------------
                         slack                                  0.847    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 s0/seg_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.959ns  (logic 4.093ns (58.813%)  route 2.866ns (41.187%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y93        LDCE                         0.000     0.000 r  s0/seg_reg[6]/G
    SLICE_X113Y93        LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  s0/seg_reg[6]/Q
                         net (fo=1, routed)           2.866     3.425    seg_OBUF[6]
    R16                  OBUF (Prop_obuf_I_O)         3.534     6.959 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.959    seg[6]
    R16                                                               r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reborn
                            (input port)
  Destination:            s0/i_reg[3]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.394ns  (logic 1.587ns (24.826%)  route 4.807ns (75.174%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  reborn (IN)
                         net (fo=0)                   0.000     0.000    reborn
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reborn_IBUF_inst/O
                         net (fo=49, routed)          4.139     5.602    s0/reborn_IBUF
    SLICE_X113Y93        LUT3 (Prop_lut3_I0_O)        0.124     5.726 f  s0/i_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           0.668     6.394    s0/i_reg[3]_LDC_i_2_n_0
    SLICE_X111Y94        LDCE                                         f  s0/i_reg[3]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s0/seg_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.328ns  (logic 4.258ns (67.288%)  route 2.070ns (32.712%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y92        LDCE                         0.000     0.000 r  s0/seg_reg[4]/G
    SLICE_X112Y92        LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  s0/seg_reg[4]/Q
                         net (fo=1, routed)           2.070     2.695    seg_OBUF[4]
    V15                  OBUF (Prop_obuf_I_O)         3.633     6.328 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.328    seg[4]
    V15                                                               r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s0/seg_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.107ns  (logic 4.203ns (68.830%)  route 1.903ns (31.170%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y92        LDCE                         0.000     0.000 r  s0/seg_reg[5]/G
    SLICE_X112Y92        LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  s0/seg_reg[5]/Q
                         net (fo=1, routed)           1.903     2.528    seg_OBUF[5]
    T15                  OBUF (Prop_obuf_I_O)         3.578     6.107 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.107    seg[5]
    T15                                                               r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s0/seg_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.056ns  (logic 4.249ns (70.156%)  route 1.807ns (29.845%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y92        LDCE                         0.000     0.000 r  s0/seg_reg[2]/G
    SLICE_X112Y92        LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  s0/seg_reg[2]/Q
                         net (fo=1, routed)           1.807     2.432    seg_OBUF[2]
    U13                  OBUF (Prop_obuf_I_O)         3.624     6.056 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.056    seg[2]
    U13                                                               r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s0/seg_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.955ns  (logic 4.142ns (69.559%)  route 1.813ns (30.441%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y93        LDCE                         0.000     0.000 r  s0/seg_reg[0]/G
    SLICE_X113Y93        LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  s0/seg_reg[0]/Q
                         net (fo=1, routed)           1.813     2.372    seg_OBUF[0]
    T14                  OBUF (Prop_obuf_I_O)         3.583     5.955 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.955    seg[0]
    T14                                                               r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s0/seg_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.918ns  (logic 4.250ns (71.818%)  route 1.668ns (28.182%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y92        LDCE                         0.000     0.000 r  s0/seg_reg[3]/G
    SLICE_X112Y92        LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  s0/seg_reg[3]/Q
                         net (fo=1, routed)           1.668     2.293    seg_OBUF[3]
    V13                  OBUF (Prop_obuf_I_O)         3.625     5.918 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.918    seg[3]
    V13                                                               r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s0/seg_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.853ns  (logic 4.185ns (71.499%)  route 1.668ns (28.501%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y93        LDCE                         0.000     0.000 r  s0/seg_reg[1]/G
    SLICE_X113Y93        LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  s0/seg_reg[1]/Q
                         net (fo=1, routed)           1.668     2.227    seg_OBUF[1]
    U12                  OBUF (Prop_obuf_I_O)         3.626     5.853 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.853    seg[1]
    U12                                                               r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reborn
                            (input port)
  Destination:            s0/i_reg[1]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.756ns  (logic 1.587ns (27.579%)  route 4.168ns (72.421%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  reborn (IN)
                         net (fo=0)                   0.000     0.000    reborn
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reborn_IBUF_inst/O
                         net (fo=49, routed)          3.580     5.044    s0/reborn_IBUF
    SLICE_X112Y95        LUT2 (Prop_lut2_I0_O)        0.124     5.168 f  s0/i_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.588     5.756    s0/i_reg[1]_LDC_i_2_n_0
    SLICE_X112Y95        LDCE                                         f  s0/i_reg[1]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reborn
                            (input port)
  Destination:            s0/i_reg[2]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.706ns  (logic 1.587ns (27.818%)  route 4.119ns (72.182%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  reborn (IN)
                         net (fo=0)                   0.000     0.000    reborn
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reborn_IBUF_inst/O
                         net (fo=49, routed)          3.622     5.086    s0/reborn_IBUF
    SLICE_X111Y94        LUT3 (Prop_lut3_I0_O)        0.124     5.210 f  s0/i_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.497     5.706    s0/i_reg[2]_LDC_i_2_n_0
    SLICE_X108Y95        LDCE                                         f  s0/i_reg[2]_LDC/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 s0/seg_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.822ns  (logic 1.442ns (79.147%)  route 0.380ns (20.853%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y93        LDCE                         0.000     0.000 r  s0/seg_reg[0]/G
    SLICE_X113Y93        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  s0/seg_reg[0]/Q
                         net (fo=1, routed)           0.380     0.538    seg_OBUF[0]
    T14                  OBUF (Prop_obuf_I_O)         1.284     1.822 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.822    seg[0]
    T14                                                               r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s0/seg_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.824ns  (logic 1.483ns (81.309%)  route 0.341ns (18.691%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y93        LDCE                         0.000     0.000 r  s0/seg_reg[1]/G
    SLICE_X113Y93        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  s0/seg_reg[1]/Q
                         net (fo=1, routed)           0.341     0.499    seg_OBUF[1]
    U12                  OBUF (Prop_obuf_I_O)         1.325     1.824 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.824    seg[1]
    U12                                                               r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s0/seg_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.840ns  (logic 1.503ns (81.695%)  route 0.337ns (18.305%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y92        LDCE                         0.000     0.000 r  s0/seg_reg[3]/G
    SLICE_X112Y92        LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  s0/seg_reg[3]/Q
                         net (fo=1, routed)           0.337     0.515    seg_OBUF[3]
    V13                  OBUF (Prop_obuf_I_O)         1.325     1.840 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.840    seg[3]
    V13                                                               r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s0/seg_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.457ns (77.808%)  route 0.415ns (22.192%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y92        LDCE                         0.000     0.000 r  s0/seg_reg[5]/G
    SLICE_X112Y92        LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  s0/seg_reg[5]/Q
                         net (fo=1, routed)           0.415     0.593    seg_OBUF[5]
    T15                  OBUF (Prop_obuf_I_O)         1.279     1.872 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.872    seg[5]
    T15                                                               r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s0/seg_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.894ns  (logic 1.502ns (79.282%)  route 0.392ns (20.718%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y92        LDCE                         0.000     0.000 r  s0/seg_reg[2]/G
    SLICE_X112Y92        LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  s0/seg_reg[2]/Q
                         net (fo=1, routed)           0.392     0.570    seg_OBUF[2]
    U13                  OBUF (Prop_obuf_I_O)         1.324     1.894 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.894    seg[2]
    U13                                                               r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reborn
                            (input port)
  Destination:            s0/i_reg[0]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.966ns  (logic 0.276ns (14.062%)  route 1.689ns (85.938%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  reborn (IN)
                         net (fo=0)                   0.000     0.000    reborn
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  reborn_IBUF_inst/O
                         net (fo=49, routed)          1.455     1.687    s0/reborn_IBUF
    SLICE_X111Y94        LUT2 (Prop_lut2_I0_O)        0.045     1.732 f  s0/i_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.234     1.966    s0/i_reg[0]_LDC_i_2_n_0
    SLICE_X111Y91        LDCE                                         f  s0/i_reg[0]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reborn
                            (input port)
  Destination:            s0/i_reg[1]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.970ns  (logic 0.276ns (14.032%)  route 1.693ns (85.968%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  reborn (IN)
                         net (fo=0)                   0.000     0.000    reborn
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  reborn_IBUF_inst/O
                         net (fo=49, routed)          1.502     1.734    s0/reborn_IBUF
    SLICE_X112Y95        LUT2 (Prop_lut2_I0_O)        0.045     1.779 f  s0/i_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.191     1.970    s0/i_reg[1]_LDC_i_2_n_0
    SLICE_X112Y95        LDCE                                         f  s0/i_reg[1]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reborn
                            (input port)
  Destination:            s0/i_reg[2]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.001ns  (logic 0.276ns (13.810%)  route 1.725ns (86.190%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  reborn (IN)
                         net (fo=0)                   0.000     0.000    reborn
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  reborn_IBUF_inst/O
                         net (fo=49, routed)          1.541     1.773    s0/reborn_IBUF
    SLICE_X111Y94        LUT3 (Prop_lut3_I0_O)        0.045     1.818 f  s0/i_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.184     2.001    s0/i_reg[2]_LDC_i_2_n_0
    SLICE_X108Y95        LDCE                                         f  s0/i_reg[2]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s0/seg_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.016ns  (logic 1.511ns (74.949%)  route 0.505ns (25.051%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y92        LDCE                         0.000     0.000 r  s0/seg_reg[4]/G
    SLICE_X112Y92        LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  s0/seg_reg[4]/Q
                         net (fo=1, routed)           0.505     0.683    seg_OBUF[4]
    V15                  OBUF (Prop_obuf_I_O)         1.333     2.016 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.016    seg[4]
    V15                                                               r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reborn
                            (input port)
  Destination:            s0/i_reg[3]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.242ns  (logic 0.276ns (12.328%)  route 1.966ns (87.672%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  reborn (IN)
                         net (fo=0)                   0.000     0.000    reborn
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  reborn_IBUF_inst/O
                         net (fo=49, routed)          1.740     1.971    s0/reborn_IBUF
    SLICE_X113Y93        LUT3 (Prop_lut3_I0_O)        0.045     2.016 f  s0/i_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           0.226     2.242    s0/i_reg[3]_LDC_i_2_n_0
    SLICE_X111Y94        LDCE                                         f  s0/i_reg[3]_LDC/CLR
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_div
  To Clock:  

Max Delay            20 Endpoints
Min Delay            20 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 s0/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Destination:            alive
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.177ns  (logic 4.433ns (61.768%)  route 2.744ns (38.232%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.862     5.936    clk_div_0/clk_div_reg_0
    SLICE_X109Y92        FDCE (Prop_fdce_C_Q)         0.456     6.392 r  clk_div_0/clk_div_reg/Q
                         net (fo=23, routed)          0.844     7.235    s0/CLK
    SLICE_X112Y93        FDCE                                         r  s0/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y93        FDCE (Prop_fdce_C_Q)         0.518     7.753 r  s0/FSM_sequential_state_reg[0]/Q
                         net (fo=14, routed)          0.937     8.690    s0/state[0]
    SLICE_X113Y104       LUT2 (Prop_lut2_I0_O)        0.118     8.808 r  s0/alive_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.807    10.615    alive_OBUF
    L14                  OBUF (Prop_obuf_I_O)         3.797    14.413 r  alive_OBUF_inst/O
                         net (fo=0)                   0.000    14.413    alive
    L14                                                               r  alive (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s0/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Destination:            falling
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.026ns  (logic 4.217ns (60.017%)  route 2.809ns (39.983%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.862     5.936    clk_div_0/clk_div_reg_0
    SLICE_X109Y92        FDCE (Prop_fdce_C_Q)         0.456     6.392 r  clk_div_0/clk_div_reg/Q
                         net (fo=23, routed)          0.844     7.235    s0/CLK
    SLICE_X112Y93        FDCE                                         r  s0/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y93        FDCE (Prop_fdce_C_Q)         0.518     7.753 r  s0/FSM_sequential_state_reg[0]/Q
                         net (fo=14, routed)          0.937     8.690    s0/state[0]
    SLICE_X113Y104       LUT2 (Prop_lut2_I0_O)        0.124     8.814 r  s0/falling_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.872    10.687    falling_OBUF
    N15                  OBUF (Prop_obuf_I_O)         3.575    14.262 r  falling_OBUF_inst/O
                         net (fo=0)                   0.000    14.262    falling
    N15                                                               r  falling (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s0/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Destination:            no_heartbeat
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.908ns  (logic 4.225ns (61.157%)  route 2.683ns (38.843%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.862     5.936    clk_div_0/clk_div_reg_0
    SLICE_X109Y92        FDCE (Prop_fdce_C_Q)         0.456     6.392 r  clk_div_0/clk_div_reg/Q
                         net (fo=23, routed)          0.844     7.235    s0/CLK
    SLICE_X112Y93        FDCE                                         r  s0/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y93        FDCE (Prop_fdce_C_Q)         0.518     7.753 f  s0/FSM_sequential_state_reg[0]/Q
                         net (fo=14, routed)          1.019     8.772    s0/state[0]
    SLICE_X113Y103       LUT2 (Prop_lut2_I1_O)        0.124     8.896 r  s0/no_heartbeat_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.664    10.561    no_heartbeat_OBUF
    M15                  OBUF (Prop_obuf_I_O)         3.583    14.143 r  no_heartbeat_OBUF_inst/O
                         net (fo=0)                   0.000    14.143    no_heartbeat
    M15                                                               r  no_heartbeat (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s0/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Destination:            flying
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.823ns  (logic 4.214ns (61.766%)  route 2.609ns (38.234%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.862     5.936    clk_div_0/clk_div_reg_0
    SLICE_X109Y92        FDCE (Prop_fdce_C_Q)         0.456     6.392 r  clk_div_0/clk_div_reg/Q
                         net (fo=23, routed)          0.844     7.235    s0/CLK
    SLICE_X112Y93        FDCE                                         r  s0/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y93        FDCE (Prop_fdce_C_Q)         0.518     7.753 f  s0/FSM_sequential_state_reg[0]/Q
                         net (fo=14, routed)          0.941     8.694    s0/state[0]
    SLICE_X113Y104       LUT2 (Prop_lut2_I0_O)        0.124     8.818 r  s0/flying_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.668    10.486    flying_OBUF
    L15                  OBUF (Prop_obuf_I_O)         3.572    14.058 r  flying_OBUF_inst/O
                         net (fo=0)                   0.000    14.058    flying
    L15                                                               r  flying (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s0/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Destination:            ground
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.559ns  (logic 3.969ns (60.512%)  route 2.590ns (39.488%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.862     5.936    clk_div_0/clk_div_reg_0
    SLICE_X109Y92        FDCE (Prop_fdce_C_Q)         0.456     6.392 r  clk_div_0/clk_div_reg/Q
                         net (fo=23, routed)          0.816     7.208    s0/CLK
    SLICE_X113Y96        FDCE                                         r  s0/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y96        FDCE (Prop_fdce_C_Q)         0.456     7.664 r  s0/FSM_sequential_state_reg[1]/Q
                         net (fo=15, routed)          2.590    10.254    ground_OBUF
    G17                  OBUF (Prop_obuf_I_O)         3.513    13.766 r  ground_OBUF_inst/O
                         net (fo=0)                   0.000    13.766    ground
    G17                                                               r  ground (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shift_0/out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.162ns  (logic 4.028ns (65.379%)  route 2.133ns (34.621%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.862     5.936    clk_div_0/clk_div_reg_0
    SLICE_X109Y92        FDCE (Prop_fdce_C_Q)         0.456     6.392 r  clk_div_0/clk_div_reg/Q
                         net (fo=23, routed)          0.835     7.226    shift_0/CLK
    SLICE_X113Y94        FDCE                                         r  shift_0/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y94        FDCE (Prop_fdce_C_Q)         0.456     7.682 r  shift_0/out_reg[2]/Q
                         net (fo=4, routed)           2.133     9.816    led_OBUF[2]
    N16                  OBUF (Prop_obuf_I_O)         3.572    13.388 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.388    led[2]
    N16                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shift_0/out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.049ns  (logic 3.986ns (65.888%)  route 2.064ns (34.112%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.862     5.936    clk_div_0/clk_div_reg_0
    SLICE_X109Y92        FDCE (Prop_fdce_C_Q)         0.456     6.392 r  clk_div_0/clk_div_reg/Q
                         net (fo=23, routed)          0.835     7.226    shift_0/CLK
    SLICE_X113Y94        FDCE                                         r  shift_0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y94        FDCE (Prop_fdce_C_Q)         0.456     7.682 r  shift_0/out_reg[0]/Q
                         net (fo=3, routed)           2.064     9.746    led_OBUF[0]
    R14                  OBUF (Prop_obuf_I_O)         3.530    13.276 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.276    led[0]
    R14                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shift_0/out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.049ns  (logic 4.151ns (68.627%)  route 1.898ns (31.373%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.862     5.936    clk_div_0/clk_div_reg_0
    SLICE_X109Y92        FDCE (Prop_fdce_C_Q)         0.456     6.392 r  clk_div_0/clk_div_reg/Q
                         net (fo=23, routed)          0.835     7.226    shift_0/CLK
    SLICE_X113Y94        FDCE                                         r  shift_0/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y94        FDCE (Prop_fdce_C_Q)         0.419     7.645 r  shift_0/out_reg[1]/Q
                         net (fo=3, routed)           1.898     9.543    led_OBUF[1]
    P14                  OBUF (Prop_obuf_I_O)         3.732    13.275 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.275    led[1]
    P14                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shift_0/out_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.900ns  (logic 4.037ns (68.428%)  route 1.863ns (31.572%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.862     5.936    clk_div_0/clk_div_reg_0
    SLICE_X109Y92        FDCE (Prop_fdce_C_Q)         0.456     6.392 r  clk_div_0/clk_div_reg/Q
                         net (fo=23, routed)          0.907     7.299    shift_0/CLK
    SLICE_X113Y98        FDCE                                         r  shift_0/out_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y98        FDCE (Prop_fdce_C_Q)         0.456     7.755 r  shift_0/out_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           1.863     9.618    lopt
    M14                  OBUF (Prop_obuf_I_O)         3.581    13.199 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.199    led[3]
    M14                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s0/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Destination:            s0/i_reg[3]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.718ns  (logic 0.773ns (28.443%)  route 1.945ns (71.557%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.862     5.936    clk_div_0/clk_div_reg_0
    SLICE_X109Y92        FDCE (Prop_fdce_C_Q)         0.456     6.392 r  clk_div_0/clk_div_reg/Q
                         net (fo=23, routed)          0.835     7.226    s0/CLK
    SLICE_X112Y94        FDRE                                         r  s0/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y94        FDRE (Prop_fdre_C_Q)         0.478     7.704 r  s0/count_reg[2]/Q
                         net (fo=5, routed)           1.277     8.981    s0/count_reg_n_0_[2]
    SLICE_X113Y93        LUT3 (Prop_lut3_I2_O)        0.295     9.276 f  s0/i_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           0.668     9.944    s0/i_reg[3]_LDC_i_2_n_0
    SLICE_X111Y94        LDCE                                         f  s0/i_reg[3]_LDC/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 s0/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Destination:            s0/seg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.487ns  (logic 0.209ns (42.948%)  route 0.278ns (57.052%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.634     1.720    clk_div_0/clk_div_reg_0
    SLICE_X109Y92        FDCE (Prop_fdce_C_Q)         0.141     1.861 r  clk_div_0/clk_div_reg/Q
                         net (fo=23, routed)          0.365     2.226    s0/CLK
    SLICE_X112Y93        FDCE                                         r  s0/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y93        FDCE (Prop_fdce_C_Q)         0.164     2.390 r  s0/FSM_sequential_state_reg[0]/Q
                         net (fo=14, routed)          0.162     2.552    s0/state[0]
    SLICE_X112Y92        LUT6 (Prop_lut6_I5_O)        0.045     2.597 r  s0/seg_reg[2]_i_1/O
                         net (fo=1, routed)           0.116     2.713    s0/seg_reg[2]_i_1_n_0
    SLICE_X112Y92        LDCE                                         r  s0/seg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s0/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Destination:            s0/seg_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.555ns  (logic 0.209ns (37.678%)  route 0.346ns (62.322%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.634     1.720    clk_div_0/clk_div_reg_0
    SLICE_X109Y92        FDCE (Prop_fdce_C_Q)         0.141     1.861 r  clk_div_0/clk_div_reg/Q
                         net (fo=23, routed)          0.365     2.226    s0/CLK
    SLICE_X112Y93        FDCE                                         r  s0/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y93        FDCE (Prop_fdce_C_Q)         0.164     2.390 r  s0/FSM_sequential_state_reg[0]/Q
                         net (fo=14, routed)          0.230     2.620    s0/state[0]
    SLICE_X112Y92        LUT6 (Prop_lut6_I5_O)        0.045     2.665 r  s0/seg_reg[4]_i_1/O
                         net (fo=1, routed)           0.116     2.781    s0/seg_reg[4]_i_1_n_0
    SLICE_X112Y92        LDCE                                         r  s0/seg_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s0/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Destination:            s0/seg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.571ns  (logic 0.209ns (36.629%)  route 0.362ns (63.371%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.634     1.720    clk_div_0/clk_div_reg_0
    SLICE_X109Y92        FDCE (Prop_fdce_C_Q)         0.141     1.861 r  clk_div_0/clk_div_reg/Q
                         net (fo=23, routed)          0.365     2.226    s0/CLK
    SLICE_X112Y93        FDCE                                         r  s0/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y93        FDCE (Prop_fdce_C_Q)         0.164     2.390 r  s0/FSM_sequential_state_reg[0]/Q
                         net (fo=14, routed)          0.246     2.636    s0/state[0]
    SLICE_X112Y92        LUT6 (Prop_lut6_I5_O)        0.045     2.681 r  s0/seg_reg[3]_i_1/O
                         net (fo=1, routed)           0.116     2.796    s0/seg_reg[3]_i_1_n_0
    SLICE_X112Y92        LDCE                                         r  s0/seg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s0/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Destination:            s0/i_reg[0]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.601ns  (logic 0.209ns (34.753%)  route 0.392ns (65.247%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.634     1.720    clk_div_0/clk_div_reg_0
    SLICE_X109Y92        FDCE (Prop_fdce_C_Q)         0.141     1.861 r  clk_div_0/clk_div_reg/Q
                         net (fo=23, routed)          0.369     2.230    s0/CLK
    SLICE_X112Y94        FDRE                                         r  s0/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y94        FDRE (Prop_fdre_C_Q)         0.164     2.394 r  s0/count_reg[0]/Q
                         net (fo=5, routed)           0.158     2.552    s0/count_reg_n_0_[0]
    SLICE_X111Y94        LUT2 (Prop_lut2_I1_O)        0.045     2.597 f  s0/i_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.234     2.831    s0/i_reg[0]_LDC_i_2_n_0
    SLICE_X111Y91        LDCE                                         f  s0/i_reg[0]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s0/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Destination:            s0/seg_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.632ns  (logic 0.209ns (33.069%)  route 0.423ns (66.931%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.634     1.720    clk_div_0/clk_div_reg_0
    SLICE_X109Y92        FDCE (Prop_fdce_C_Q)         0.141     1.861 r  clk_div_0/clk_div_reg/Q
                         net (fo=23, routed)          0.365     2.226    s0/CLK
    SLICE_X112Y93        FDCE                                         r  s0/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y93        FDCE (Prop_fdce_C_Q)         0.164     2.390 r  s0/FSM_sequential_state_reg[0]/Q
                         net (fo=14, routed)          0.251     2.641    s0/state[0]
    SLICE_X112Y93        LUT6 (Prop_lut6_I0_O)        0.045     2.686 r  s0/seg_reg[6]_i_1/O
                         net (fo=1, routed)           0.172     2.858    s0/seg_reg[6]_i_1_n_0
    SLICE_X113Y93        LDCE                                         r  s0/seg_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s0/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Destination:            s0/i_reg[2]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.635ns  (logic 0.209ns (32.920%)  route 0.426ns (67.080%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.634     1.720    clk_div_0/clk_div_reg_0
    SLICE_X109Y92        FDCE (Prop_fdce_C_Q)         0.141     1.861 r  clk_div_0/clk_div_reg/Q
                         net (fo=23, routed)          0.369     2.230    s0/CLK
    SLICE_X112Y94        FDRE                                         r  s0/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y94        FDRE (Prop_fdre_C_Q)         0.164     2.394 r  s0/count_reg[1]/Q
                         net (fo=8, routed)           0.242     2.636    s0/count_reg_n_0_[1]
    SLICE_X111Y94        LUT3 (Prop_lut3_I2_O)        0.045     2.681 f  s0/i_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.184     2.865    s0/i_reg[2]_LDC_i_2_n_0
    SLICE_X108Y95        LDCE                                         f  s0/i_reg[2]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s0/countdown_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Destination:            s0/seg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.642ns  (logic 0.227ns (35.333%)  route 0.415ns (64.667%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.634     1.720    clk_div_0/clk_div_reg_0
    SLICE_X109Y92        FDCE (Prop_fdce_C_Q)         0.141     1.861 r  clk_div_0/clk_div_reg/Q
                         net (fo=23, routed)          0.366     2.227    s0/CLK
    SLICE_X111Y95        FDPE                                         r  s0/countdown_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y95        FDPE (Prop_fdpe_C_Q)         0.128     2.355 r  s0/countdown_reg[0]/Q
                         net (fo=13, routed)          0.239     2.594    s0/countdown_reg[0]
    SLICE_X112Y93        LUT6 (Prop_lut6_I0_O)        0.099     2.693 r  s0/seg_reg[1]_i_1/O
                         net (fo=1, routed)           0.176     2.870    s0/seg_reg[1]_i_1_n_0
    SLICE_X113Y93        LDCE                                         r  s0/seg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s0/countdown_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Destination:            s0/seg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.643ns  (logic 0.227ns (35.330%)  route 0.416ns (64.670%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.634     1.720    clk_div_0/clk_div_reg_0
    SLICE_X109Y92        FDCE (Prop_fdce_C_Q)         0.141     1.861 r  clk_div_0/clk_div_reg/Q
                         net (fo=23, routed)          0.366     2.227    s0/CLK
    SLICE_X111Y95        FDPE                                         r  s0/countdown_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y95        FDPE (Prop_fdpe_C_Q)         0.128     2.355 r  s0/countdown_reg[0]/Q
                         net (fo=13, routed)          0.239     2.594    s0/countdown_reg[0]
    SLICE_X112Y93        LUT6 (Prop_lut6_I0_O)        0.099     2.693 r  s0/seg_reg[0]_i_1/O
                         net (fo=1, routed)           0.176     2.870    s0/seg_reg[0]_i_1_n_0
    SLICE_X113Y93        LDCE                                         r  s0/seg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s0/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Destination:            s0/i_reg[1]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.716ns  (logic 0.209ns (29.207%)  route 0.507ns (70.793%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.634     1.720    clk_div_0/clk_div_reg_0
    SLICE_X109Y92        FDCE (Prop_fdce_C_Q)         0.141     1.861 r  clk_div_0/clk_div_reg/Q
                         net (fo=23, routed)          0.369     2.230    s0/CLK
    SLICE_X112Y94        FDRE                                         r  s0/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y94        FDRE (Prop_fdre_C_Q)         0.164     2.394 f  s0/count_reg[1]/Q
                         net (fo=8, routed)           0.315     2.709    s0/count_reg_n_0_[1]
    SLICE_X112Y95        LUT2 (Prop_lut2_I1_O)        0.045     2.754 f  s0/i_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.191     2.945    s0/i_reg[1]_LDC_i_2_n_0
    SLICE_X112Y95        LDCE                                         f  s0/i_reg[1]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s0/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Destination:            s0/i_reg[3]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.743ns  (logic 0.209ns (28.146%)  route 0.534ns (71.854%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.634     1.720    clk_div_0/clk_div_reg_0
    SLICE_X109Y92        FDCE (Prop_fdce_C_Q)         0.141     1.861 r  clk_div_0/clk_div_reg/Q
                         net (fo=23, routed)          0.369     2.230    s0/CLK
    SLICE_X112Y94        FDRE                                         r  s0/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y94        FDRE (Prop_fdre_C_Q)         0.164     2.394 r  s0/count_reg[1]/Q
                         net (fo=8, routed)           0.308     2.702    s0/count_reg_n_0_[1]
    SLICE_X113Y93        LUT3 (Prop_lut3_I1_O)        0.045     2.747 f  s0/i_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           0.226     2.972    s0/i_reg[3]_LDC_i_2_n_0
    SLICE_X111Y94        LDCE                                         f  s0/i_reg[3]_LDC/CLR
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_div

Max Delay            35 Endpoints
Min Delay            35 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reborn
                            (input port)
  Destination:            s0/countdown_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.859ns  (logic 2.720ns (30.707%)  route 6.139ns (69.293%))
  Logic Levels:           5  (IBUF=1 LDCE=1 LUT3=2 LUT5=1)
  Clock Path Skew:        6.488ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.488ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  reborn (IN)
                         net (fo=0)                   0.000     0.000    reborn
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reborn_IBUF_inst/O
                         net (fo=49, routed)          4.139     5.602    s0/reborn_IBUF
    SLICE_X113Y93        LUT3 (Prop_lut3_I0_O)        0.124     5.726 r  s0/i_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           0.668     6.394    s0/i_reg[3]_LDC_i_2_n_0
    SLICE_X111Y94        LDCE (SetClr_ldce_CLR_Q)     0.885     7.279 f  s0/i_reg[3]_LDC/Q
                         net (fo=1, routed)           0.276     7.555    s0/i_reg[3]_LDC_n_0
    SLICE_X110Y94        LUT3 (Prop_lut3_I1_O)        0.124     7.679 r  s0/i[3]_C_i_1/O
                         net (fo=3, routed)           0.651     8.329    s0/i[3]
    SLICE_X110Y95        LUT5 (Prop_lut5_I0_O)        0.124     8.453 r  s0/countdown[3]_i_1/O
                         net (fo=1, routed)           0.406     8.859    s0/p_0_in[3]
    SLICE_X111Y95        FDCE                                         r  s0/countdown_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.682     5.446    clk_div_0/clk_div_reg_0
    SLICE_X109Y92        FDCE (Prop_fdce_C_Q)         0.367     5.813 r  clk_div_0/clk_div_reg/Q
                         net (fo=23, routed)          0.675     6.488    s0/CLK
    SLICE_X111Y95        FDCE                                         r  s0/countdown_reg[3]/C

Slack:                    inf
  Source:                 reborn
                            (input port)
  Destination:            s0/i_reg[3]_C/D
                            (rising edge-triggered cell FDCE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.216ns  (logic 2.596ns (31.600%)  route 5.620ns (68.400%))
  Logic Levels:           4  (IBUF=1 LDCE=1 LUT3=2)
  Clock Path Skew:        6.434ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.434ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  reborn (IN)
                         net (fo=0)                   0.000     0.000    reborn
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reborn_IBUF_inst/O
                         net (fo=49, routed)          4.139     5.602    s0/reborn_IBUF
    SLICE_X113Y93        LUT3 (Prop_lut3_I0_O)        0.124     5.726 r  s0/i_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           0.668     6.394    s0/i_reg[3]_LDC_i_2_n_0
    SLICE_X111Y94        LDCE (SetClr_ldce_CLR_Q)     0.885     7.279 f  s0/i_reg[3]_LDC/Q
                         net (fo=1, routed)           0.276     7.555    s0/i_reg[3]_LDC_n_0
    SLICE_X110Y94        LUT3 (Prop_lut3_I1_O)        0.124     7.679 r  s0/i[3]_C_i_1/O
                         net (fo=3, routed)           0.538     8.216    s0/i[3]
    SLICE_X110Y93        FDCE                                         r  s0/i_reg[3]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.682     5.446    clk_div_0/clk_div_reg_0
    SLICE_X109Y92        FDCE (Prop_fdce_C_Q)         0.367     5.813 r  clk_div_0/clk_div_reg/Q
                         net (fo=23, routed)          0.620     6.434    s0/CLK
    SLICE_X110Y93        FDCE                                         r  s0/i_reg[3]_C/C

Slack:                    inf
  Source:                 reborn
                            (input port)
  Destination:            s0/countdown_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.954ns  (logic 2.733ns (34.365%)  route 5.221ns (65.635%))
  Logic Levels:           5  (IBUF=1 LDCE=1 LUT3=2 LUT5=1)
  Clock Path Skew:        6.488ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.488ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  reborn (IN)
                         net (fo=0)                   0.000     0.000    reborn
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reborn_IBUF_inst/O
                         net (fo=49, routed)          3.622     5.086    s0/reborn_IBUF
    SLICE_X111Y94        LUT3 (Prop_lut3_I0_O)        0.124     5.210 r  s0/i_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.497     5.706    s0/i_reg[2]_LDC_i_2_n_0
    SLICE_X108Y95        LDCE (SetClr_ldce_CLR_Q)     0.898     6.604 f  s0/i_reg[2]_LDC/Q
                         net (fo=1, routed)           0.593     7.197    s0/i_reg[2]_LDC_n_0
    SLICE_X110Y95        LUT3 (Prop_lut3_I1_O)        0.124     7.321 r  s0/i[2]_C_i_1/O
                         net (fo=3, routed)           0.509     7.830    s0/i[2]
    SLICE_X111Y95        LUT5 (Prop_lut5_I0_O)        0.124     7.954 r  s0/countdown[2]_i_1/O
                         net (fo=1, routed)           0.000     7.954    s0/p_0_in[2]
    SLICE_X111Y95        FDPE                                         r  s0/countdown_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.682     5.446    clk_div_0/clk_div_reg_0
    SLICE_X109Y92        FDCE (Prop_fdce_C_Q)         0.367     5.813 r  clk_div_0/clk_div_reg/Q
                         net (fo=23, routed)          0.675     6.488    s0/CLK
    SLICE_X111Y95        FDPE                                         r  s0/countdown_reg[2]/C

Slack:                    inf
  Source:                 reborn
                            (input port)
  Destination:            s0/countdown_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.916ns  (logic 2.596ns (32.800%)  route 5.319ns (67.200%))
  Logic Levels:           4  (IBUF=1 LDCE=1 LUT2=1 LUT5=1)
  Clock Path Skew:        6.488ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.488ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  reborn (IN)
                         net (fo=0)                   0.000     0.000    reborn
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reborn_IBUF_inst/O
                         net (fo=49, routed)          3.343     4.807    s0/reborn_IBUF
    SLICE_X111Y94        LUT2 (Prop_lut2_I0_O)        0.124     4.931 r  s0/i_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.640     5.571    s0/i_reg[0]_LDC_i_2_n_0
    SLICE_X111Y91        LDCE (SetClr_ldce_CLR_Q)     0.885     6.456 f  s0/i_reg[0]_LDC/Q
                         net (fo=2, routed)           0.938     7.394    s0/i_reg[0]_LDC_n_0
    SLICE_X110Y95        LUT5 (Prop_lut5_I1_O)        0.124     7.518 r  s0/countdown[0]_i_1/O
                         net (fo=1, routed)           0.398     7.916    s0/p_0_in[0]
    SLICE_X111Y95        FDPE                                         r  s0/countdown_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.682     5.446    clk_div_0/clk_div_reg_0
    SLICE_X109Y92        FDCE (Prop_fdce_C_Q)         0.367     5.813 r  clk_div_0/clk_div_reg/Q
                         net (fo=23, routed)          0.675     6.488    s0/CLK
    SLICE_X111Y95        FDPE                                         r  s0/countdown_reg[0]/C

Slack:                    inf
  Source:                 reborn
                            (input port)
  Destination:            s0/i_reg[1]_C/D
                            (rising edge-triggered cell FDCE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.888ns  (logic 2.609ns (33.080%)  route 5.279ns (66.920%))
  Logic Levels:           4  (IBUF=1 LDCE=1 LUT2=1 LUT3=1)
  Clock Path Skew:        6.522ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.522ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  reborn (IN)
                         net (fo=0)                   0.000     0.000    reborn
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reborn_IBUF_inst/O
                         net (fo=49, routed)          3.580     5.044    s0/reborn_IBUF
    SLICE_X112Y95        LUT2 (Prop_lut2_I0_O)        0.124     5.168 r  s0/i_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.588     5.756    s0/i_reg[1]_LDC_i_2_n_0
    SLICE_X112Y95        LDCE (SetClr_ldce_CLR_Q)     0.898     6.654 f  s0/i_reg[1]_LDC/Q
                         net (fo=2, routed)           0.531     7.185    s0/i_reg[1]_LDC_n_0
    SLICE_X112Y95        LUT3 (Prop_lut3_I1_O)        0.124     7.309 r  s0/i[1]_C_i_1/O
                         net (fo=2, routed)           0.579     7.888    s0/i[1]
    SLICE_X112Y96        FDCE                                         r  s0/i_reg[1]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.682     5.446    clk_div_0/clk_div_reg_0
    SLICE_X109Y92        FDCE (Prop_fdce_C_Q)         0.367     5.813 r  clk_div_0/clk_div_reg/Q
                         net (fo=23, routed)          0.709     6.522    s0/CLK
    SLICE_X112Y96        FDCE                                         r  s0/i_reg[1]_C/C

Slack:                    inf
  Source:                 reborn
                            (input port)
  Destination:            s0/i_reg[1]_P/D
                            (rising edge-triggered cell FDPE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.888ns  (logic 2.609ns (33.080%)  route 5.279ns (66.920%))
  Logic Levels:           4  (IBUF=1 LDCE=1 LUT2=1 LUT3=1)
  Clock Path Skew:        6.541ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.541ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  reborn (IN)
                         net (fo=0)                   0.000     0.000    reborn
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reborn_IBUF_inst/O
                         net (fo=49, routed)          3.580     5.044    s0/reborn_IBUF
    SLICE_X112Y95        LUT2 (Prop_lut2_I0_O)        0.124     5.168 r  s0/i_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.588     5.756    s0/i_reg[1]_LDC_i_2_n_0
    SLICE_X112Y95        LDCE (SetClr_ldce_CLR_Q)     0.898     6.654 f  s0/i_reg[1]_LDC/Q
                         net (fo=2, routed)           0.531     7.185    s0/i_reg[1]_LDC_n_0
    SLICE_X112Y95        LUT3 (Prop_lut3_I1_O)        0.124     7.309 r  s0/i[1]_C_i_1/O
                         net (fo=2, routed)           0.579     7.888    s0/i[1]
    SLICE_X113Y95        FDPE                                         r  s0/i_reg[1]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.682     5.446    clk_div_0/clk_div_reg_0
    SLICE_X109Y92        FDCE (Prop_fdce_C_Q)         0.367     5.813 r  clk_div_0/clk_div_reg/Q
                         net (fo=23, routed)          0.728     6.541    s0/CLK
    SLICE_X113Y95        FDPE                                         r  s0/i_reg[1]_P/C

Slack:                    inf
  Source:                 reborn
                            (input port)
  Destination:            s0/i_reg[3]_P/D
                            (rising edge-triggered cell FDPE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.679ns  (logic 2.596ns (33.812%)  route 5.082ns (66.188%))
  Logic Levels:           4  (IBUF=1 LDCE=1 LUT3=2)
  Clock Path Skew:        6.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.406ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  reborn (IN)
                         net (fo=0)                   0.000     0.000    reborn
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reborn_IBUF_inst/O
                         net (fo=49, routed)          4.139     5.602    s0/reborn_IBUF
    SLICE_X113Y93        LUT3 (Prop_lut3_I0_O)        0.124     5.726 r  s0/i_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           0.668     6.394    s0/i_reg[3]_LDC_i_2_n_0
    SLICE_X111Y94        LDCE (SetClr_ldce_CLR_Q)     0.885     7.279 f  s0/i_reg[3]_LDC/Q
                         net (fo=1, routed)           0.276     7.555    s0/i_reg[3]_LDC_n_0
    SLICE_X110Y94        LUT3 (Prop_lut3_I1_O)        0.124     7.679 r  s0/i[3]_C_i_1/O
                         net (fo=3, routed)           0.000     7.679    s0/i[3]
    SLICE_X110Y94        FDPE                                         r  s0/i_reg[3]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.682     5.446    clk_div_0/clk_div_reg_0
    SLICE_X109Y92        FDCE (Prop_fdce_C_Q)         0.367     5.813 r  clk_div_0/clk_div_reg/Q
                         net (fo=23, routed)          0.593     6.406    s0/CLK
    SLICE_X110Y94        FDPE                                         r  s0/i_reg[3]_P/C

Slack:                    inf
  Source:                 reborn
                            (input port)
  Destination:            s0/i_reg[2]_C/D
                            (rising edge-triggered cell FDCE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.669ns  (logic 2.609ns (34.027%)  route 5.059ns (65.973%))
  Logic Levels:           4  (IBUF=1 LDCE=1 LUT3=2)
  Clock Path Skew:        6.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.344ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  reborn (IN)
                         net (fo=0)                   0.000     0.000    reborn
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reborn_IBUF_inst/O
                         net (fo=49, routed)          3.622     5.086    s0/reborn_IBUF
    SLICE_X111Y94        LUT3 (Prop_lut3_I0_O)        0.124     5.210 r  s0/i_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.497     5.706    s0/i_reg[2]_LDC_i_2_n_0
    SLICE_X108Y95        LDCE (SetClr_ldce_CLR_Q)     0.898     6.604 f  s0/i_reg[2]_LDC/Q
                         net (fo=1, routed)           0.593     7.197    s0/i_reg[2]_LDC_n_0
    SLICE_X110Y95        LUT3 (Prop_lut3_I1_O)        0.124     7.321 r  s0/i[2]_C_i_1/O
                         net (fo=3, routed)           0.347     7.669    s0/i[2]
    SLICE_X110Y96        FDCE                                         r  s0/i_reg[2]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.682     5.446    clk_div_0/clk_div_reg_0
    SLICE_X109Y92        FDCE (Prop_fdce_C_Q)         0.367     5.813 r  clk_div_0/clk_div_reg/Q
                         net (fo=23, routed)          0.531     6.344    s0/CLK
    SLICE_X110Y96        FDCE                                         r  s0/i_reg[2]_C/C

Slack:                    inf
  Source:                 reborn
                            (input port)
  Destination:            s0/i_reg[0]_P/D
                            (rising edge-triggered cell FDPE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.638ns  (logic 2.596ns (33.993%)  route 5.042ns (66.007%))
  Logic Levels:           4  (IBUF=1 LDCE=1 LUT2=1 LUT3=1)
  Clock Path Skew:        6.434ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.434ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  reborn (IN)
                         net (fo=0)                   0.000     0.000    reborn
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reborn_IBUF_inst/O
                         net (fo=49, routed)          3.343     4.807    s0/reborn_IBUF
    SLICE_X111Y94        LUT2 (Prop_lut2_I0_O)        0.124     4.931 r  s0/i_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.640     5.571    s0/i_reg[0]_LDC_i_2_n_0
    SLICE_X111Y91        LDCE (SetClr_ldce_CLR_Q)     0.885     6.456 f  s0/i_reg[0]_LDC/Q
                         net (fo=2, routed)           0.727     7.183    s0/i_reg[0]_LDC_n_0
    SLICE_X111Y92        LUT3 (Prop_lut3_I1_O)        0.124     7.307 r  s0/i[0]_C_i_1/O
                         net (fo=2, routed)           0.331     7.638    s0/i[0]
    SLICE_X111Y93        FDPE                                         r  s0/i_reg[0]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.682     5.446    clk_div_0/clk_div_reg_0
    SLICE_X109Y92        FDCE (Prop_fdce_C_Q)         0.367     5.813 r  clk_div_0/clk_div_reg/Q
                         net (fo=23, routed)          0.620     6.434    s0/CLK
    SLICE_X111Y93        FDPE                                         r  s0/i_reg[0]_P/C

Slack:                    inf
  Source:                 reborn
                            (input port)
  Destination:            s0/countdown_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.579ns  (logic 2.609ns (34.429%)  route 4.970ns (65.571%))
  Logic Levels:           4  (IBUF=1 LDCE=1 LUT2=1 LUT6=1)
  Clock Path Skew:        6.488ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.488ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  reborn (IN)
                         net (fo=0)                   0.000     0.000    reborn
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reborn_IBUF_inst/O
                         net (fo=49, routed)          3.580     5.044    s0/reborn_IBUF
    SLICE_X112Y95        LUT2 (Prop_lut2_I0_O)        0.124     5.168 r  s0/i_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.588     5.756    s0/i_reg[1]_LDC_i_2_n_0
    SLICE_X112Y95        LDCE (SetClr_ldce_CLR_Q)     0.898     6.654 f  s0/i_reg[1]_LDC/Q
                         net (fo=2, routed)           0.801     7.455    s0/i_reg[1]_LDC_n_0
    SLICE_X111Y95        LUT6 (Prop_lut6_I1_O)        0.124     7.579 r  s0/countdown[1]_i_1/O
                         net (fo=1, routed)           0.000     7.579    s0/p_0_in[1]
    SLICE_X111Y95        FDCE                                         r  s0/countdown_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.682     5.446    clk_div_0/clk_div_reg_0
    SLICE_X109Y92        FDCE (Prop_fdce_C_Q)         0.367     5.813 r  clk_div_0/clk_div_reg/Q
                         net (fo=23, routed)          0.675     6.488    s0/CLK
    SLICE_X111Y95        FDCE                                         r  s0/countdown_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 s0/i_reg[3]_LDC/G
                            (positive level-sensitive latch)
  Destination:            s0/i_reg[3]_P/D
                            (rising edge-triggered cell FDPE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.300ns  (logic 0.203ns (67.697%)  route 0.097ns (32.303%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y94        LDCE                         0.000     0.000 r  s0/i_reg[3]_LDC/G
    SLICE_X111Y94        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  s0/i_reg[3]_LDC/Q
                         net (fo=1, routed)           0.097     0.255    s0/i_reg[3]_LDC_n_0
    SLICE_X110Y94        LUT3 (Prop_lut3_I1_O)        0.045     0.300 r  s0/i[3]_C_i_1/O
                         net (fo=3, routed)           0.000     0.300    s0/i[3]
    SLICE_X110Y94        FDPE                                         r  s0/i_reg[3]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.904     2.246    clk_div_0/clk_div_reg_0
    SLICE_X109Y92        FDCE (Prop_fdce_C_Q)         0.175     2.421 r  clk_div_0/clk_div_reg/Q
                         net (fo=23, routed)          0.348     2.769    s0/CLK
    SLICE_X110Y94        FDPE                                         r  s0/i_reg[3]_P/C

Slack:                    inf
  Source:                 s0/i_reg[2]_LDC/G
                            (positive level-sensitive latch)
  Destination:            s0/i_reg[2]_P/D
                            (rising edge-triggered cell FDPE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.430ns  (logic 0.223ns (51.861%)  route 0.207ns (48.139%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y95        LDCE                         0.000     0.000 r  s0/i_reg[2]_LDC/G
    SLICE_X108Y95        LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  s0/i_reg[2]_LDC/Q
                         net (fo=1, routed)           0.207     0.385    s0/i_reg[2]_LDC_n_0
    SLICE_X110Y95        LUT3 (Prop_lut3_I1_O)        0.045     0.430 r  s0/i[2]_C_i_1/O
                         net (fo=3, routed)           0.000     0.430    s0/i[2]
    SLICE_X110Y95        FDPE                                         r  s0/i_reg[2]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.904     2.246    clk_div_0/clk_div_reg_0
    SLICE_X109Y92        FDCE (Prop_fdce_C_Q)         0.175     2.421 r  clk_div_0/clk_div_reg/Q
                         net (fo=23, routed)          0.411     2.832    s0/CLK
    SLICE_X110Y95        FDPE                                         r  s0/i_reg[2]_P/C

Slack:                    inf
  Source:                 s0/i_reg[0]_LDC/G
                            (positive level-sensitive latch)
  Destination:            s0/i_reg[0]_C/D
                            (rising edge-triggered cell FDCE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.464ns  (logic 0.203ns (43.714%)  route 0.261ns (56.286%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y91        LDCE                         0.000     0.000 r  s0/i_reg[0]_LDC/G
    SLICE_X111Y91        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  s0/i_reg[0]_LDC/Q
                         net (fo=2, routed)           0.261     0.419    s0/i_reg[0]_LDC_n_0
    SLICE_X111Y92        LUT3 (Prop_lut3_I1_O)        0.045     0.464 r  s0/i[0]_C_i_1/O
                         net (fo=2, routed)           0.000     0.464    s0/i[0]
    SLICE_X111Y92        FDCE                                         r  s0/i_reg[0]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.904     2.246    clk_div_0/clk_div_reg_0
    SLICE_X109Y92        FDCE (Prop_fdce_C_Q)         0.175     2.421 r  clk_div_0/clk_div_reg/Q
                         net (fo=23, routed)          0.234     2.656    s0/CLK
    SLICE_X111Y92        FDCE                                         r  s0/i_reg[0]_C/C

Slack:                    inf
  Source:                 s0/i_reg[3]_LDC/G
                            (positive level-sensitive latch)
  Destination:            s0/i_reg[3]_C/D
                            (rising edge-triggered cell FDCE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.488ns  (logic 0.203ns (41.564%)  route 0.285ns (58.436%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y94        LDCE                         0.000     0.000 r  s0/i_reg[3]_LDC/G
    SLICE_X111Y94        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  s0/i_reg[3]_LDC/Q
                         net (fo=1, routed)           0.097     0.255    s0/i_reg[3]_LDC_n_0
    SLICE_X110Y94        LUT3 (Prop_lut3_I1_O)        0.045     0.300 r  s0/i[3]_C_i_1/O
                         net (fo=3, routed)           0.189     0.488    s0/i[3]
    SLICE_X110Y93        FDCE                                         r  s0/i_reg[3]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.904     2.246    clk_div_0/clk_div_reg_0
    SLICE_X109Y92        FDCE (Prop_fdce_C_Q)         0.175     2.421 r  clk_div_0/clk_div_reg/Q
                         net (fo=23, routed)          0.371     2.793    s0/CLK
    SLICE_X110Y93        FDCE                                         r  s0/i_reg[3]_C/C

Slack:                    inf
  Source:                 s0/i_reg[1]_LDC/G
                            (positive level-sensitive latch)
  Destination:            s0/countdown_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.498ns  (logic 0.223ns (44.754%)  route 0.275ns (55.246%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y95        LDCE                         0.000     0.000 r  s0/i_reg[1]_LDC/G
    SLICE_X112Y95        LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  s0/i_reg[1]_LDC/Q
                         net (fo=2, routed)           0.275     0.453    s0/i_reg[1]_LDC_n_0
    SLICE_X111Y95        LUT6 (Prop_lut6_I1_O)        0.045     0.498 r  s0/countdown[1]_i_1/O
                         net (fo=1, routed)           0.000     0.498    s0/p_0_in[1]
    SLICE_X111Y95        FDCE                                         r  s0/countdown_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.904     2.246    clk_div_0/clk_div_reg_0
    SLICE_X109Y92        FDCE (Prop_fdce_C_Q)         0.175     2.421 r  clk_div_0/clk_div_reg/Q
                         net (fo=23, routed)          0.411     2.832    s0/CLK
    SLICE_X111Y95        FDCE                                         r  s0/countdown_reg[1]/C

Slack:                    inf
  Source:                 s0/i_reg[2]_LDC/G
                            (positive level-sensitive latch)
  Destination:            s0/i_reg[2]_C/D
                            (rising edge-triggered cell FDCE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.557ns  (logic 0.223ns (40.014%)  route 0.334ns (59.986%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y95        LDCE                         0.000     0.000 r  s0/i_reg[2]_LDC/G
    SLICE_X108Y95        LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  s0/i_reg[2]_LDC/Q
                         net (fo=1, routed)           0.207     0.385    s0/i_reg[2]_LDC_n_0
    SLICE_X110Y95        LUT3 (Prop_lut3_I1_O)        0.045     0.430 r  s0/i[2]_C_i_1/O
                         net (fo=3, routed)           0.127     0.557    s0/i[2]
    SLICE_X110Y96        FDCE                                         r  s0/i_reg[2]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.904     2.246    clk_div_0/clk_div_reg_0
    SLICE_X109Y92        FDCE (Prop_fdce_C_Q)         0.175     2.421 r  clk_div_0/clk_div_reg/Q
                         net (fo=23, routed)          0.320     2.741    s0/CLK
    SLICE_X110Y96        FDCE                                         r  s0/i_reg[2]_C/C

Slack:                    inf
  Source:                 s0/i_reg[0]_LDC/G
                            (positive level-sensitive latch)
  Destination:            s0/i_reg[0]_P/D
                            (rising edge-triggered cell FDPE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.576ns  (logic 0.203ns (35.273%)  route 0.373ns (64.727%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y91        LDCE                         0.000     0.000 r  s0/i_reg[0]_LDC/G
    SLICE_X111Y91        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  s0/i_reg[0]_LDC/Q
                         net (fo=2, routed)           0.261     0.419    s0/i_reg[0]_LDC_n_0
    SLICE_X111Y92        LUT3 (Prop_lut3_I1_O)        0.045     0.464 r  s0/i[0]_C_i_1/O
                         net (fo=2, routed)           0.111     0.576    s0/i[0]
    SLICE_X111Y93        FDPE                                         r  s0/i_reg[0]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.904     2.246    clk_div_0/clk_div_reg_0
    SLICE_X109Y92        FDCE (Prop_fdce_C_Q)         0.175     2.421 r  clk_div_0/clk_div_reg/Q
                         net (fo=23, routed)          0.371     2.793    s0/CLK
    SLICE_X111Y93        FDPE                                         r  s0/i_reg[0]_P/C

Slack:                    inf
  Source:                 s0/i_reg[1]_LDC/G
                            (positive level-sensitive latch)
  Destination:            s0/i_reg[1]_C/D
                            (rising edge-triggered cell FDCE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.585ns  (logic 0.223ns (38.102%)  route 0.362ns (61.898%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y95        LDCE                         0.000     0.000 r  s0/i_reg[1]_LDC/G
    SLICE_X112Y95        LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  s0/i_reg[1]_LDC/Q
                         net (fo=2, routed)           0.175     0.353    s0/i_reg[1]_LDC_n_0
    SLICE_X112Y95        LUT3 (Prop_lut3_I1_O)        0.045     0.398 r  s0/i[1]_C_i_1/O
                         net (fo=2, routed)           0.187     0.585    s0/i[1]
    SLICE_X112Y96        FDCE                                         r  s0/i_reg[1]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.904     2.246    clk_div_0/clk_div_reg_0
    SLICE_X109Y92        FDCE (Prop_fdce_C_Q)         0.175     2.421 r  clk_div_0/clk_div_reg/Q
                         net (fo=23, routed)          0.416     2.837    s0/CLK
    SLICE_X112Y96        FDCE                                         r  s0/i_reg[1]_C/C

Slack:                    inf
  Source:                 s0/i_reg[1]_LDC/G
                            (positive level-sensitive latch)
  Destination:            s0/i_reg[1]_P/D
                            (rising edge-triggered cell FDPE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.585ns  (logic 0.223ns (38.102%)  route 0.362ns (61.898%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y95        LDCE                         0.000     0.000 r  s0/i_reg[1]_LDC/G
    SLICE_X112Y95        LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  s0/i_reg[1]_LDC/Q
                         net (fo=2, routed)           0.175     0.353    s0/i_reg[1]_LDC_n_0
    SLICE_X112Y95        LUT3 (Prop_lut3_I1_O)        0.045     0.398 r  s0/i[1]_C_i_1/O
                         net (fo=2, routed)           0.187     0.585    s0/i[1]
    SLICE_X113Y95        FDPE                                         r  s0/i_reg[1]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.904     2.246    clk_div_0/clk_div_reg_0
    SLICE_X109Y92        FDCE (Prop_fdce_C_Q)         0.175     2.421 r  clk_div_0/clk_div_reg/Q
                         net (fo=23, routed)          0.412     2.833    s0/CLK
    SLICE_X113Y95        FDPE                                         r  s0/i_reg[1]_P/C

Slack:                    inf
  Source:                 s0/i_reg[2]_LDC/G
                            (positive level-sensitive latch)
  Destination:            s0/countdown_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.644ns  (logic 0.268ns (41.642%)  route 0.376ns (58.358%))
  Logic Levels:           3  (LDCE=1 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y95        LDCE                         0.000     0.000 r  s0/i_reg[2]_LDC/G
    SLICE_X108Y95        LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  s0/i_reg[2]_LDC/Q
                         net (fo=1, routed)           0.207     0.385    s0/i_reg[2]_LDC_n_0
    SLICE_X110Y95        LUT3 (Prop_lut3_I1_O)        0.045     0.430 r  s0/i[2]_C_i_1/O
                         net (fo=3, routed)           0.169     0.599    s0/i[2]
    SLICE_X111Y95        LUT5 (Prop_lut5_I0_O)        0.045     0.644 r  s0/countdown[2]_i_1/O
                         net (fo=1, routed)           0.000     0.644    s0/p_0_in[2]
    SLICE_X111Y95        FDPE                                         r  s0/countdown_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.904     2.246    clk_div_0/clk_div_reg_0
    SLICE_X109Y92        FDCE (Prop_fdce_C_Q)         0.175     2.421 r  clk_div_0/clk_div_reg/Q
                         net (fo=23, routed)          0.411     2.832    s0/CLK
    SLICE_X111Y95        FDPE                                         r  s0/countdown_reg[2]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            27 Endpoints
Min Delay            27 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reborn
                            (input port)
  Destination:            clk_div_0/clk_div_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.448ns  (logic 1.463ns (26.860%)  route 3.985ns (73.140%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.446ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  reborn (IN)
                         net (fo=0)                   0.000     0.000    reborn
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reborn_IBUF_inst/O
                         net (fo=49, routed)          3.985     5.448    clk_div_0/reborn_IBUF
    SLICE_X109Y92        FDCE                                         f  clk_div_0/clk_div_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.682     5.446    clk_div_0/clk_div_reg_0
    SLICE_X109Y92        FDCE                                         r  clk_div_0/clk_div_reg/C

Slack:                    inf
  Source:                 reborn
                            (input port)
  Destination:            clk_div_0/cnt_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.448ns  (logic 1.463ns (26.860%)  route 3.985ns (73.140%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.446ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  reborn (IN)
                         net (fo=0)                   0.000     0.000    reborn
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reborn_IBUF_inst/O
                         net (fo=49, routed)          3.985     5.448    clk_div_0/reborn_IBUF
    SLICE_X109Y92        FDCE                                         f  clk_div_0/cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.682     5.446    clk_div_0/clk_div_reg_0
    SLICE_X109Y92        FDCE                                         r  clk_div_0/cnt_reg[5]/C

Slack:                    inf
  Source:                 reborn
                            (input port)
  Destination:            clk_div_0/cnt_reg[17]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.431ns  (logic 1.463ns (26.947%)  route 3.967ns (73.053%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.448ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.448ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  reborn (IN)
                         net (fo=0)                   0.000     0.000    reborn
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reborn_IBUF_inst/O
                         net (fo=49, routed)          3.967     5.431    clk_div_0/reborn_IBUF
    SLICE_X107Y97        FDCE                                         f  clk_div_0/cnt_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.684     5.448    clk_div_0/clk_div_reg_0
    SLICE_X107Y97        FDCE                                         r  clk_div_0/cnt_reg[17]/C

Slack:                    inf
  Source:                 reborn
                            (input port)
  Destination:            clk_div_0/cnt_reg[19]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.431ns  (logic 1.463ns (26.947%)  route 3.967ns (73.053%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.448ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.448ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  reborn (IN)
                         net (fo=0)                   0.000     0.000    reborn
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reborn_IBUF_inst/O
                         net (fo=49, routed)          3.967     5.431    clk_div_0/reborn_IBUF
    SLICE_X107Y97        FDCE                                         f  clk_div_0/cnt_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.684     5.448    clk_div_0/clk_div_reg_0
    SLICE_X107Y97        FDCE                                         r  clk_div_0/cnt_reg[19]/C

Slack:                    inf
  Source:                 reborn
                            (input port)
  Destination:            clk_div_0/cnt_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.227ns  (logic 1.463ns (27.999%)  route 3.763ns (72.001%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.447ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.447ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  reborn (IN)
                         net (fo=0)                   0.000     0.000    reborn
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reborn_IBUF_inst/O
                         net (fo=49, routed)          3.763     5.227    clk_div_0/reborn_IBUF
    SLICE_X109Y94        FDCE                                         f  clk_div_0/cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.683     5.447    clk_div_0/clk_div_reg_0
    SLICE_X109Y94        FDCE                                         r  clk_div_0/cnt_reg[6]/C

Slack:                    inf
  Source:                 reborn
                            (input port)
  Destination:            clk_div_0/cnt_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.227ns  (logic 1.463ns (27.999%)  route 3.763ns (72.001%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.447ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.447ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  reborn (IN)
                         net (fo=0)                   0.000     0.000    reborn
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reborn_IBUF_inst/O
                         net (fo=49, routed)          3.763     5.227    clk_div_0/reborn_IBUF
    SLICE_X109Y94        FDCE                                         f  clk_div_0/cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.683     5.447    clk_div_0/clk_div_reg_0
    SLICE_X109Y94        FDCE                                         r  clk_div_0/cnt_reg[7]/C

Slack:                    inf
  Source:                 reborn
                            (input port)
  Destination:            clk_div_0/cnt_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.169ns  (logic 1.463ns (28.312%)  route 3.705ns (71.688%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.447ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.447ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  reborn (IN)
                         net (fo=0)                   0.000     0.000    reborn
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reborn_IBUF_inst/O
                         net (fo=49, routed)          3.705     5.169    clk_div_0/reborn_IBUF
    SLICE_X108Y93        FDCE                                         f  clk_div_0/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.683     5.447    clk_div_0/clk_div_reg_0
    SLICE_X108Y93        FDCE                                         r  clk_div_0/cnt_reg[0]/C

Slack:                    inf
  Source:                 reborn
                            (input port)
  Destination:            clk_div_0/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.169ns  (logic 1.463ns (28.312%)  route 3.705ns (71.688%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.447ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.447ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  reborn (IN)
                         net (fo=0)                   0.000     0.000    reborn
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reborn_IBUF_inst/O
                         net (fo=49, routed)          3.705     5.169    clk_div_0/reborn_IBUF
    SLICE_X109Y93        FDCE                                         f  clk_div_0/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.683     5.447    clk_div_0/clk_div_reg_0
    SLICE_X109Y93        FDCE                                         r  clk_div_0/cnt_reg[1]/C

Slack:                    inf
  Source:                 reborn
                            (input port)
  Destination:            clk_div_0/cnt_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.169ns  (logic 1.463ns (28.312%)  route 3.705ns (71.688%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.447ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.447ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  reborn (IN)
                         net (fo=0)                   0.000     0.000    reborn
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reborn_IBUF_inst/O
                         net (fo=49, routed)          3.705     5.169    clk_div_0/reborn_IBUF
    SLICE_X109Y93        FDCE                                         f  clk_div_0/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.683     5.447    clk_div_0/clk_div_reg_0
    SLICE_X109Y93        FDCE                                         r  clk_div_0/cnt_reg[2]/C

Slack:                    inf
  Source:                 reborn
                            (input port)
  Destination:            clk_div_0/cnt_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.169ns  (logic 1.463ns (28.312%)  route 3.705ns (71.688%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.447ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.447ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  reborn (IN)
                         net (fo=0)                   0.000     0.000    reborn
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reborn_IBUF_inst/O
                         net (fo=49, routed)          3.705     5.169    clk_div_0/reborn_IBUF
    SLICE_X109Y93        FDCE                                         f  clk_div_0/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.683     5.447    clk_div_0/clk_div_reg_0
    SLICE_X109Y93        FDCE                                         r  clk_div_0/cnt_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reborn
                            (input port)
  Destination:            clk_div_0/cnt_reg[21]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.414ns  (logic 0.231ns (16.361%)  route 1.183ns (83.639%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.248ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.248ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  reborn (IN)
                         net (fo=0)                   0.000     0.000    reborn
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  reborn_IBUF_inst/O
                         net (fo=49, routed)          1.183     1.414    clk_div_0/reborn_IBUF
    SLICE_X109Y98        FDCE                                         f  clk_div_0/cnt_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.906     2.248    clk_div_0/clk_div_reg_0
    SLICE_X109Y98        FDCE                                         r  clk_div_0/cnt_reg[21]/C

Slack:                    inf
  Source:                 reborn
                            (input port)
  Destination:            clk_div_0/cnt_reg[22]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.414ns  (logic 0.231ns (16.361%)  route 1.183ns (83.639%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.248ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.248ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  reborn (IN)
                         net (fo=0)                   0.000     0.000    reborn
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  reborn_IBUF_inst/O
                         net (fo=49, routed)          1.183     1.414    clk_div_0/reborn_IBUF
    SLICE_X109Y98        FDCE                                         f  clk_div_0/cnt_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.906     2.248    clk_div_0/clk_div_reg_0
    SLICE_X109Y98        FDCE                                         r  clk_div_0/cnt_reg[22]/C

Slack:                    inf
  Source:                 reborn
                            (input port)
  Destination:            clk_div_0/cnt_reg[23]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.414ns  (logic 0.231ns (16.361%)  route 1.183ns (83.639%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.248ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.248ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  reborn (IN)
                         net (fo=0)                   0.000     0.000    reborn
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  reborn_IBUF_inst/O
                         net (fo=49, routed)          1.183     1.414    clk_div_0/reborn_IBUF
    SLICE_X109Y98        FDCE                                         f  clk_div_0/cnt_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.906     2.248    clk_div_0/clk_div_reg_0
    SLICE_X109Y98        FDCE                                         r  clk_div_0/cnt_reg[23]/C

Slack:                    inf
  Source:                 reborn
                            (input port)
  Destination:            clk_div_0/cnt_reg[24]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.414ns  (logic 0.231ns (16.361%)  route 1.183ns (83.639%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.248ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.248ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  reborn (IN)
                         net (fo=0)                   0.000     0.000    reborn
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  reborn_IBUF_inst/O
                         net (fo=49, routed)          1.183     1.414    clk_div_0/reborn_IBUF
    SLICE_X109Y98        FDCE                                         f  clk_div_0/cnt_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.906     2.248    clk_div_0/clk_div_reg_0
    SLICE_X109Y98        FDCE                                         r  clk_div_0/cnt_reg[24]/C

Slack:                    inf
  Source:                 reborn
                            (input port)
  Destination:            clk_div_0/cnt_reg[18]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.479ns  (logic 0.231ns (15.649%)  route 1.247ns (84.351%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.248ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.248ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  reborn (IN)
                         net (fo=0)                   0.000     0.000    reborn
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  reborn_IBUF_inst/O
                         net (fo=49, routed)          1.247     1.479    clk_div_0/reborn_IBUF
    SLICE_X109Y97        FDCE                                         f  clk_div_0/cnt_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.906     2.248    clk_div_0/clk_div_reg_0
    SLICE_X109Y97        FDCE                                         r  clk_div_0/cnt_reg[18]/C

Slack:                    inf
  Source:                 reborn
                            (input port)
  Destination:            clk_div_0/cnt_reg[20]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.479ns  (logic 0.231ns (15.649%)  route 1.247ns (84.351%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.248ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.248ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  reborn (IN)
                         net (fo=0)                   0.000     0.000    reborn
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  reborn_IBUF_inst/O
                         net (fo=49, routed)          1.247     1.479    clk_div_0/reborn_IBUF
    SLICE_X109Y97        FDCE                                         f  clk_div_0/cnt_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.906     2.248    clk_div_0/clk_div_reg_0
    SLICE_X109Y97        FDCE                                         r  clk_div_0/cnt_reg[20]/C

Slack:                    inf
  Source:                 reborn
                            (input port)
  Destination:            clk_div_0/cnt_reg[25]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.479ns  (logic 0.231ns (15.649%)  route 1.247ns (84.351%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.248ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.248ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  reborn (IN)
                         net (fo=0)                   0.000     0.000    reborn
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  reborn_IBUF_inst/O
                         net (fo=49, routed)          1.247     1.479    clk_div_0/reborn_IBUF
    SLICE_X109Y97        FDCE                                         f  clk_div_0/cnt_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.906     2.248    clk_div_0/clk_div_reg_0
    SLICE_X109Y97        FDCE                                         r  clk_div_0/cnt_reg[25]/C

Slack:                    inf
  Source:                 reborn
                            (input port)
  Destination:            clk_div_0/cnt_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.636ns  (logic 0.231ns (14.148%)  route 1.404ns (85.852%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.247ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  reborn (IN)
                         net (fo=0)                   0.000     0.000    reborn
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  reborn_IBUF_inst/O
                         net (fo=49, routed)          1.404     1.636    clk_div_0/reborn_IBUF
    SLICE_X109Y95        FDCE                                         f  clk_div_0/cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.905     2.247    clk_div_0/clk_div_reg_0
    SLICE_X109Y95        FDCE                                         r  clk_div_0/cnt_reg[11]/C

Slack:                    inf
  Source:                 reborn
                            (input port)
  Destination:            clk_div_0/cnt_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.636ns  (logic 0.231ns (14.148%)  route 1.404ns (85.852%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.247ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  reborn (IN)
                         net (fo=0)                   0.000     0.000    reborn
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  reborn_IBUF_inst/O
                         net (fo=49, routed)          1.404     1.636    clk_div_0/reborn_IBUF
    SLICE_X109Y95        FDCE                                         f  clk_div_0/cnt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.905     2.247    clk_div_0/clk_div_reg_0
    SLICE_X109Y95        FDCE                                         r  clk_div_0/cnt_reg[12]/C

Slack:                    inf
  Source:                 reborn
                            (input port)
  Destination:            clk_div_0/cnt_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.636ns  (logic 0.231ns (14.148%)  route 1.404ns (85.852%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.247ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  reborn (IN)
                         net (fo=0)                   0.000     0.000    reborn
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  reborn_IBUF_inst/O
                         net (fo=49, routed)          1.404     1.636    clk_div_0/reborn_IBUF
    SLICE_X109Y95        FDCE                                         f  clk_div_0/cnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.905     2.247    clk_div_0/clk_div_reg_0
    SLICE_X109Y95        FDCE                                         r  clk_div_0/cnt_reg[9]/C





