***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45c1d1df
==> Correct value is = 32'h45c1d0df

==> Fault Tolerant Logic is enabled so continue the simulation...

