{
  "Features": {
    "Bitness": 32,
    "EnabledHostFeatures": [],
    "DisabledHostFeatures": [
      "SVE128",
      "SVE256",
      "FlagM",
      "FlagM2"
    ]
  },
  "Instructions": {
    "push es": {
      "ExpectedInstructionCount": 5,
      "Comment": "0x06",
      "ExpectedArm64ASM": [
        "mov w20, w8",
        "ldrh w21, [x28, #136]",
        "mov w22, w20",
        "str w21, [x22, #-4]!",
        "mov w8, w22"
      ]
    },
    "pop es": {
      "ExpectedInstructionCount": 9,
      "Comment": "0x07",
      "ExpectedArm64ASM": [
        "mov w20, w8",
        "ldr w21, [x20]",
        "add x22, x20, #0x4 (4)",
        "mov w8, w22",
        "strh w21, [x28, #136]",
        "ubfx w20, w21, #3, #13",
        "add x0, x28, x20, lsl #2",
        "ldr w21, [x0, #896]",
        "str w21, [x28, #152]"
      ]
    },
    "push cs": {
      "ExpectedInstructionCount": 5,
      "Comment": "0x0e",
      "ExpectedArm64ASM": [
        "mov w20, w8",
        "ldrh w21, [x28, #138]",
        "mov w22, w20",
        "str w21, [x22, #-4]!",
        "mov w8, w22"
      ]
    },
    "push ss": {
      "ExpectedInstructionCount": 5,
      "Comment": "0x16",
      "ExpectedArm64ASM": [
        "mov w20, w8",
        "ldrh w21, [x28, #140]",
        "mov w22, w20",
        "str w21, [x22, #-4]!",
        "mov w8, w22"
      ]
    },
    "pop ss": {
      "ExpectedInstructionCount": 9,
      "Comment": "0x17",
      "ExpectedArm64ASM": [
        "mov w20, w8",
        "ldr w21, [x20]",
        "add x22, x20, #0x4 (4)",
        "mov w8, w22",
        "strh w21, [x28, #140]",
        "ubfx w20, w21, #3, #13",
        "add x0, x28, x20, lsl #2",
        "ldr w21, [x0, #896]",
        "str w21, [x28, #160]"
      ]
    },
    "push ds": {
      "ExpectedInstructionCount": 5,
      "Comment": "0x1e",
      "ExpectedArm64ASM": [
        "mov w20, w8",
        "ldrh w21, [x28, #142]",
        "mov w22, w20",
        "str w21, [x22, #-4]!",
        "mov w8, w22"
      ]
    },
    "pop ds": {
      "ExpectedInstructionCount": 9,
      "Comment": "0x1f",
      "ExpectedArm64ASM": [
        "mov w20, w8",
        "ldr w21, [x20]",
        "add x22, x20, #0x4 (4)",
        "mov w8, w22",
        "strh w21, [x28, #142]",
        "ubfx w20, w21, #3, #13",
        "add x0, x28, x20, lsl #2",
        "ldr w21, [x0, #896]",
        "str w21, [x28, #164]"
      ]
    },
    "daa": {
      "ExpectedInstructionCount": 30,
      "Comment": "0x27",
      "ExpectedArm64ASM": [
        "mov w20, w4",
        "uxtb w21, w20",
        "cset w22, hs",
        "and x23, x21, #0xf",
        "cmp x23, #0x9 (9)",
        "cset x24, hi",
        "mov w23, w27",
        "mov w25, w26",
        "eor w12, w23, w25",
        "ubfx w23, w12, #4, #1",
        "orr x25, x23, x24",
        "cmp x21, #0x99 (153)",
        "cset x23, hi",
        "orr x24, x22, x23",
        "add x22, x21, #0x6 (6)",
        "cmp x25, #0x0 (0)",
        "csel x23, x22, x21, ne",
        "add x21, x23, #0x60 (96)",
        "cmp x24, #0x0 (0)",
        "csel x22, x21, x23, ne",
        "mov w21, w20",
        "bfxil w21, w22, #0, #8",
        "mov w4, w21",
        "cmn wzr, w22, lsl #24",
        "mrs x20, nzcv",
        "orr w21, w20, w24, lsl #29",
        "mov w26, w22",
        "eor w20, w22, w25, lsl #4",
        "mov w27, w20",
        "msr nzcv, x21"
      ]
    },
    "das": {
      "ExpectedInstructionCount": 33,
      "Comment": "0x2f",
      "ExpectedArm64ASM": [
        "mov w20, w4",
        "uxtb w21, w20",
        "cset w22, hs",
        "and x23, x21, #0xf",
        "cmp x23, #0x9 (9)",
        "cset x24, hi",
        "mov w23, w27",
        "mov w25, w26",
        "eor w12, w23, w25",
        "ubfx w23, w12, #4, #1",
        "orr x25, x23, x24",
        "cmp x21, #0x99 (153)",
        "cset x23, hi",
        "orr x24, x22, x23",
        "cmp x21, #0x6 (6)",
        "csel x22, x25, x24, lo",
        "orr w23, w24, w22",
        "sub x22, x21, #0x6 (6)",
        "cmp x25, #0x0 (0)",
        "csel x12, x22, x21, ne",
        "sub x21, x12, #0x60 (96)",
        "cmp x24, #0x0 (0)",
        "csel x22, x21, x12, ne",
        "mov w21, w20",
        "bfxil w21, w22, #0, #8",
        "mov w4, w21",
        "cmn wzr, w22, lsl #24",
        "mrs x20, nzcv",
        "orr w21, w20, w23, lsl #29",
        "mov w26, w22",
        "eor w20, w22, w25, lsl #4",
        "mov w27, w20",
        "msr nzcv, x21"
      ]
    },
    "aaa": {
      "ExpectedInstructionCount": 20,
      "Comment": "0x37",
      "ExpectedArm64ASM": [
        "mov w20, w4",
        "and x21, x20, #0xf",
        "cmp x21, #0x9 (9)",
        "cset x22, hi",
        "mov w21, w27",
        "mov w23, w26",
        "eor w24, w21, w23",
        "ubfx w21, w24, #4, #1",
        "orr x24, x21, x22",
        "lsl x21, x24, #29",
        "eor w22, w23, w24, lsl #4",
        "mov w27, w22",
        "msr nzcv, x21",
        "add w21, w20, #0x106 (262)",
        "csel w22, w21, w20, hs",
        "mov w21, #0xff0f",
        "and w23, w22, w21",
        "mov w21, w20",
        "bfxil w21, w23, #0, #16",
        "mov w4, w21"
      ]
    },
    "aas": {
      "ExpectedInstructionCount": 20,
      "Comment": "0x3f",
      "ExpectedArm64ASM": [
        "mov w20, w4",
        "and x21, x20, #0xf",
        "cmp x21, #0x9 (9)",
        "cset x22, hi",
        "mov w21, w27",
        "mov w23, w26",
        "eor w24, w21, w23",
        "ubfx w21, w24, #4, #1",
        "orr x24, x21, x22",
        "lsl x21, x24, #29",
        "eor w22, w23, w24, lsl #4",
        "mov w27, w22",
        "msr nzcv, x21",
        "sub w21, w20, #0x106 (262)",
        "csel w22, w21, w20, hs",
        "mov w21, #0xff0f",
        "and w23, w22, w21",
        "mov w21, w20",
        "bfxil w21, w23, #0, #16",
        "mov w4, w21"
      ]
    },
    "inc ax": {
      "ExpectedInstructionCount": 16,
      "Comment": "0x40",
      "ExpectedArm64ASM": [
        "mov w20, #0x1",
        "mov w21, w4",
        "uxth w22, w21",
        "cset w23, hs",
        "mov w27, w22",
        "lsl w0, w22, #16",
        "cmn w0, w20, lsl #16",
        "add w20, w22, #0x1 (1)",
        "mov w26, w20",
        "mrs x22, nzcv",
        "mov w24, w22",
        "bfi w24, w23, #29, #1",
        "mov w22, w21",
        "bfxil w22, w20, #0, #16",
        "mov w4, w22",
        "msr nzcv, x24"
      ]
    },
    "inc eax": {
      "ExpectedInstructionCount": 10,
      "Comment": "0x40",
      "ExpectedArm64ASM": [
        "mov w20, w4",
        "cset w21, hs",
        "mov w27, w20",
        "adds w22, w20, #0x1 (1)",
        "mov w26, w22",
        "mrs x20, nzcv",
        "mov w23, w20",
        "bfi w23, w21, #29, #1",
        "mov w4, w22",
        "msr nzcv, x23"
      ]
    },
    "dec ax": {
      "ExpectedInstructionCount": 16,
      "Comment": "0x48",
      "ExpectedArm64ASM": [
        "mov w20, #0x1",
        "mov w21, w4",
        "uxth w22, w21",
        "cset w23, hs",
        "mov w27, w22",
        "lsl w0, w22, #16",
        "cmp w0, w20, lsl #16",
        "sub w20, w22, #0x1 (1)",
        "mov w26, w20",
        "mrs x22, nzcv",
        "mov w24, w22",
        "bfi w24, w23, #29, #1",
        "mov w22, w21",
        "bfxil w22, w20, #0, #16",
        "mov w4, w22",
        "msr nzcv, x24"
      ]
    },
    "push ax": {
      "ExpectedInstructionCount": 5,
      "Comment": "0x50",
      "ExpectedArm64ASM": [
        "mov w20, w4",
        "mov w21, w8",
        "mov w22, w21",
        "strh w20, [x22, #-2]!",
        "mov w8, w22"
      ]
    },
    "push eax": {
      "ExpectedInstructionCount": 5,
      "Comment": "0x50",
      "ExpectedArm64ASM": [
        "mov w20, w4",
        "mov w21, w8",
        "mov w22, w21",
        "str w20, [x22, #-4]!",
        "mov w8, w22"
      ]
    },
    "dec eax": {
      "ExpectedInstructionCount": 10,
      "Comment": "0x48",
      "ExpectedArm64ASM": [
        "mov w20, w4",
        "cset w21, hs",
        "mov w27, w20",
        "subs w22, w20, #0x1 (1)",
        "mov w26, w22",
        "mrs x20, nzcv",
        "mov w23, w20",
        "bfi w23, w21, #29, #1",
        "mov w4, w22",
        "msr nzcv, x23"
      ]
    },
    "pusha": {
      "ExpectedInstructionCount": 25,
      "Comment": "0x60",
      "ExpectedArm64ASM": [
        "mov w20, w8",
        "mov w21, w4",
        "mov w22, w20",
        "str w21, [x22, #-4]!",
        "mov w21, w5",
        "mov w23, w22",
        "str w21, [x23, #-4]!",
        "mov w21, w6",
        "mov w22, w23",
        "str w21, [x22, #-4]!",
        "mov w21, w7",
        "mov w23, w22",
        "str w21, [x23, #-4]!",
        "mov w21, w23",
        "str w20, [x21, #-4]!",
        "mov w20, w9",
        "mov w22, w21",
        "str w20, [x22, #-4]!",
        "mov w20, w10",
        "mov w21, w22",
        "str w20, [x21, #-4]!",
        "mov w20, w11",
        "mov w22, w21",
        "str w20, [x22, #-4]!",
        "mov w8, w22"
      ]
    },
    "pushad": {
      "ExpectedInstructionCount": 25,
      "Comment": "0x60",
      "ExpectedArm64ASM": [
        "mov w20, w8",
        "mov w21, w4",
        "mov w22, w20",
        "str w21, [x22, #-4]!",
        "mov w21, w5",
        "mov w23, w22",
        "str w21, [x23, #-4]!",
        "mov w21, w6",
        "mov w22, w23",
        "str w21, [x22, #-4]!",
        "mov w21, w7",
        "mov w23, w22",
        "str w21, [x23, #-4]!",
        "mov w21, w23",
        "str w20, [x21, #-4]!",
        "mov w20, w9",
        "mov w22, w21",
        "str w20, [x22, #-4]!",
        "mov w20, w10",
        "mov w21, w22",
        "str w20, [x21, #-4]!",
        "mov w20, w11",
        "mov w22, w21",
        "str w20, [x22, #-4]!",
        "mov w8, w22"
      ]
    },
    "popa": {
      "ExpectedInstructionCount": 23,
      "Comment": "0x61",
      "ExpectedArm64ASM": [
        "mov w20, w8",
        "ldr w21, [x20]",
        "mov w11, w21",
        "add x21, x20, #0x4 (4)",
        "ldr w20, [x21]",
        "mov w10, w20",
        "add x20, x21, #0x4 (4)",
        "ldr w21, [x20]",
        "mov w9, w21",
        "add x21, x20, #0x8 (8)",
        "ldr w20, [x21]",
        "mov w7, w20",
        "add x20, x21, #0x4 (4)",
        "ldr w21, [x20]",
        "mov w6, w21",
        "add x21, x20, #0x4 (4)",
        "ldr w20, [x21]",
        "mov w5, w20",
        "add x20, x21, #0x4 (4)",
        "ldr w21, [x20]",
        "mov w4, w21",
        "add x21, x20, #0x4 (4)",
        "mov w8, w21"
      ]
    },
    "popad": {
      "ExpectedInstructionCount": 23,
      "Comment": "0x61",
      "ExpectedArm64ASM": [
        "mov w20, w8",
        "ldr w21, [x20]",
        "mov w11, w21",
        "add x21, x20, #0x4 (4)",
        "ldr w20, [x21]",
        "mov w10, w20",
        "add x20, x21, #0x4 (4)",
        "ldr w21, [x20]",
        "mov w9, w21",
        "add x21, x20, #0x8 (8)",
        "ldr w20, [x21]",
        "mov w7, w20",
        "add x20, x21, #0x4 (4)",
        "ldr w21, [x20]",
        "mov w6, w21",
        "add x21, x20, #0x4 (4)",
        "ldr w20, [x21]",
        "mov w5, w20",
        "add x20, x21, #0x4 (4)",
        "ldr w21, [x20]",
        "mov w4, w21",
        "add x21, x20, #0x4 (4)",
        "mov w8, w21"
      ]
    },
    "aam": {
      "ExpectedInstructionCount": 12,
      "Comment": "0xd4",
      "ExpectedArm64ASM": [
        "mov w20, w4",
        "uxtb w21, w20",
        "mov w22, #0xa",
        "udiv x23, x21, x22",
        "udiv x2, x21, x22",
        "msub x24, x2, x22, x21",
        "add x21, x24, x23, lsl #8",
        "mov w22, w20",
        "bfxil w22, w21, #0, #16",
        "mov w4, w22",
        "cmn wzr, w21, lsl #24",
        "mov w26, w21"
      ]
    },
    "aad": {
      "ExpectedInstructionCount": 11,
      "Comment": "0xd5",
      "ExpectedArm64ASM": [
        "mov w20, w4",
        "lsr w21, w20, #8",
        "mov w22, #0xa",
        "mul x23, x21, x22",
        "add x21, x20, x23",
        "and x22, x21, #0xff",
        "mov w21, w20",
        "bfxil w21, w22, #0, #16",
        "mov w4, w21",
        "cmn wzr, w22, lsl #24",
        "mov w26, w22"
      ]
    },
    "db 0xd4, 0x40": {
      "ExpectedInstructionCount": 12,
      "Comment": [
        "aam with a different immediate byte base",
        "0xd4"
      ],
      "ExpectedArm64ASM": [
        "mov w20, w4",
        "uxtb w21, w20",
        "mov w22, #0x40",
        "udiv x23, x21, x22",
        "udiv x2, x21, x22",
        "msub x24, x2, x22, x21",
        "add x21, x24, x23, lsl #8",
        "mov w22, w20",
        "bfxil w22, w21, #0, #16",
        "mov w4, w22",
        "cmn wzr, w21, lsl #24",
        "mov w26, w21"
      ]
    },
    "db 0xd5, 0x40": {
      "ExpectedInstructionCount": 10,
      "Comment": [
        "aad with a different immediate byte base",
        "0xd5"
      ],
      "ExpectedArm64ASM": [
        "mov w20, w4",
        "lsr w21, w20, #8",
        "lsl x22, x21, #6",
        "add x21, x20, x22",
        "and x22, x21, #0xff",
        "mov w21, w20",
        "bfxil w21, w22, #0, #16",
        "mov w4, w21",
        "cmn wzr, w22, lsl #24",
        "mov w26, w22"
      ]
    },
    "salc": {
      "ExpectedInstructionCount": 5,
      "Comment": "0xd6",
      "ExpectedArm64ASM": [
        "csetm w20, hs",
        "mov w21, w4",
        "mov w22, w21",
        "bfxil w22, w20, #0, #8",
        "mov w4, w22"
      ]
    }
  }
}
