#ifndef __UZRU10A_H__
#define __UZRU10A_H__

#include "stdint.h"

typedef enum {
  UZRU10A_OFF = 0xFF000000,
  
  STAGE_MASK = 0x000000FF,
  MODE_GLOBAL = 0x00000000,
  MODE_STAGE1 = 0x00000001,
  MODE_STAGE2 = 0x00000002,
  MODE_STAGE3 = 0x00000003,
  MODE_STAGE4 = 0x00000004,
  MODE_STAGE5 = 0x00000005,
  MODE_STAGE6 = 0x00000006,
  MODE_STAGE7 = 0x00000007,
  MODE_STAGE8 = 0x00000008,
  MODE_STAGE9 = 0x00000009,
  
  MENU_MODE_MASK = 0x00FF0000,
  MENU_MODE_WORKS = 0x00010000,
  MENU_MODE_PAUSED = 0x00020000,
  MENU_MODE_STOPPED = 0x00040000,
  
  STATE_MASK = 0x0000FF00,
  STATE_START = 0x00000100,
  STATE_WAIT_START = 0x000200,
  STATE_STAGE = 0x00000300,
  STATE_PAUSE = 0x00000400,
  STATE_WAIT_PAUSE = 0x00000500,
  STATE_PAUSED = 0x00000600,
  STATE_STOP = 0x00000700,
  STATE_WAIT_STOP = 0x00000800,
  STATE_STOPPED = 0x00000900,
  STATE_CLEAR = 0x00000A00,
  
  CHARGE_MODE_MASK = 0xFF000000,
  CONST_U_CHARGE_MASK = 0x01000000,
  CONST_I_CHARGE_MASK = 0x02000000,
  FAST_COMBINE_CHARGE_MASK = 0x03000000,
  SLOW_COMBINE_CHARGE_MASK = 0x04000000,
  CONST_I_WITH_LIMIT_U_CHARGE_MASK = 0x05000000,
  ASIMM_CHARGE_MASK = 0x06000000,
  CONTROL_DISCHARGE_MASK = 0x07000000,
  CTC_MASK = 0x08000000,
  SIMPLE_CONST_U_CHARGE_MASK = 0x09000000,
  SIMPLE_CONST_I_CHARGE_MASK = 0x0A000000,
  SIMPLE_FAST_COMBINE_CHARGE_MASK = 0x0B000000,
  SIMPLE_CONTROL_DISCHARGE_MASK = 0x0C000000,
  SIMPLE_CTC_MASK = 0x0D000000,
  
  BATTERY_VOLTAGE_MEASURE_CALIBRATION_MASK = 0x0E000000,
  CHARGE_CURRENT_MEASURE_CALIBRATION_MASK = 0x0F000000,
  DISCHARGE_CURRENT_MEASURE_CALIBRATION_MASK = 0x10000000,
  CHARGE_VOLTAGE_CALIBRATIONS_MASK = 0x11000000,
  CHARGE_CURRENT_CALIBRATION_MASK = 0x12000000,
  
  
  UZRU10A_CONST_U_CHARGE_START_STAGE1      = MENU_MODE_WORKS | CONST_U_CHARGE_MASK | STATE_START | MODE_STAGE1,
  UZRU10A_CONST_U_CHARGE_WAIT_START_STAGE1 = MENU_MODE_WORKS | CONST_U_CHARGE_MASK | STATE_WAIT_START | MODE_STAGE1,
  UZRU10A_CONST_U_CHARGE_STAGE1            = MENU_MODE_WORKS | CONST_U_CHARGE_MASK | STATE_STAGE | MODE_STAGE1,
  UZRU10A_CONST_U_CHARGE_PAUSE_STAGE1      = MENU_MODE_PAUSED | CONST_U_CHARGE_MASK | STATE_PAUSE | MODE_STAGE1,
  UZRU10A_CONST_U_CHARGE_WAIT_PAUSE_STAGE1 = MENU_MODE_PAUSED | CONST_U_CHARGE_MASK | STATE_WAIT_PAUSE | MODE_STAGE1,
  UZRU10A_CONST_U_CHARGE_STAGE1_PAUSED     = MENU_MODE_PAUSED | CONST_U_CHARGE_MASK | STATE_PAUSED | MODE_STAGE1,
  UZRU10A_STOP_CONST_U_CHARGE              = MENU_MODE_STOPPED | CONST_U_CHARGE_MASK | STATE_STOP | MODE_GLOBAL,
  UZRU10A_WAIT_STOP_CONST_U_CHARGE         = MENU_MODE_STOPPED | CONST_U_CHARGE_MASK | STATE_WAIT_STOP | MODE_GLOBAL,
  UZRU10A_CONST_U_CHARGE_STOPPED           = MENU_MODE_STOPPED | CONST_U_CHARGE_MASK | STATE_STOPPED | MODE_GLOBAL,
  UZRU10A_CLEAR_CONST_U_CHARGE             = MENU_MODE_STOPPED | CONST_U_CHARGE_MASK | STATE_CLEAR | MODE_GLOBAL,

  UZRU10A_CONST_I_CHARGE_START_STAGE1      = MENU_MODE_WORKS + CONST_I_CHARGE_MASK + STATE_START + MODE_STAGE1,
  UZRU10A_CONST_I_CHARGE_WAIT_START_STAGE1 = MENU_MODE_WORKS + CONST_I_CHARGE_MASK + STATE_WAIT_START + MODE_STAGE1,
  UZRU10A_CONST_I_CHARGE_STAGE1            = MENU_MODE_WORKS + CONST_I_CHARGE_MASK + STATE_STAGE + MODE_STAGE1,
  UZRU10A_CONST_I_CHARGE_PAUSE_STAGE1      = MENU_MODE_PAUSED + CONST_I_CHARGE_MASK + STATE_PAUSE + MODE_STAGE1,
  UZRU10A_CONST_I_CHARGE_WAIT_PAUSE_STAGE1 = MENU_MODE_PAUSED + CONST_I_CHARGE_MASK + STATE_WAIT_PAUSE + MODE_STAGE1,
  UZRU10A_CONST_I_CHARGE_STAGE1_PAUSED     = MENU_MODE_PAUSED + CONST_I_CHARGE_MASK + STATE_PAUSED + MODE_STAGE1,
  UZRU10A_CONST_I_CHARGE_START_STAGE2      = MENU_MODE_WORKS + CONST_I_CHARGE_MASK + STATE_START + MODE_STAGE2,
  UZRU10A_CONST_I_CHARGE_WAIT_START_STAGE2 = MENU_MODE_WORKS + CONST_I_CHARGE_MASK + STATE_WAIT_START + MODE_STAGE2,
  UZRU10A_CONST_I_CHARGE_STAGE2            = MENU_MODE_WORKS + CONST_I_CHARGE_MASK + STATE_STAGE + MODE_STAGE2,
  UZRU10A_CONST_I_CHARGE_PAUSE_STAGE2      = MENU_MODE_PAUSED + CONST_I_CHARGE_MASK + STATE_PAUSE + MODE_STAGE2,
  UZRU10A_CONST_I_CHARGE_WAIT_PAUSE_STAGE2 = MENU_MODE_PAUSED + CONST_I_CHARGE_MASK + STATE_WAIT_PAUSE + MODE_STAGE2,
  UZRU10A_CONST_I_CHARGE_STAGE2_PAUSED     = MENU_MODE_PAUSED + CONST_I_CHARGE_MASK + STATE_PAUSED + MODE_STAGE2,
  UZRU10A_CONST_I_CHARGE_START_STAGE3      = MENU_MODE_WORKS + CONST_I_CHARGE_MASK + STATE_START + MODE_STAGE3,
  UZRU10A_CONST_I_CHARGE_WAIT_START_STAGE3 = MENU_MODE_WORKS + CONST_I_CHARGE_MASK + STATE_WAIT_START + MODE_STAGE3,
  UZRU10A_CONST_I_CHARGE_STAGE3            = MENU_MODE_WORKS + CONST_I_CHARGE_MASK + STATE_STAGE + MODE_STAGE3,
  UZRU10A_CONST_I_CHARGE_PAUSE_STAGE3      = MENU_MODE_PAUSED + CONST_I_CHARGE_MASK + STATE_PAUSE + MODE_STAGE3,
  UZRU10A_CONST_I_CHARGE_WAIT_PAUSE_STAGE3 = MENU_MODE_PAUSED + CONST_I_CHARGE_MASK + STATE_WAIT_PAUSE + MODE_STAGE3,
  UZRU10A_CONST_I_CHARGE_STAGE3_PAUSED     = MENU_MODE_PAUSED + CONST_I_CHARGE_MASK + STATE_PAUSED + MODE_STAGE3,
  UZRU10A_STOP_CONST_I_CHARGE              = MENU_MODE_STOPPED + CONST_I_CHARGE_MASK + STATE_STOP + MODE_GLOBAL,
  UZRU10A_WAIT_STOP_CONST_I_CHARGE         = MENU_MODE_STOPPED + CONST_I_CHARGE_MASK + STATE_WAIT_STOP + MODE_GLOBAL,
  UZRU10A_CONST_I_CHARGE_STOPPED           = MENU_MODE_STOPPED + CONST_I_CHARGE_MASK + STATE_STOPPED + MODE_GLOBAL,
  UZRU10A_CLEAR_CONST_I_CHARGE             = MENU_MODE_STOPPED + CONST_I_CHARGE_MASK + STATE_CLEAR + MODE_GLOBAL,
  
  UZRU10A_FAST_COMBINE_CHARGE_START_STAGE1      = MENU_MODE_WORKS + FAST_COMBINE_CHARGE_MASK + STATE_START + MODE_STAGE1,
  UZRU10A_FAST_COMBINE_CHARGE_WAIT_START_STAGE1 = MENU_MODE_WORKS + FAST_COMBINE_CHARGE_MASK + STATE_WAIT_START + MODE_STAGE1,
  UZRU10A_FAST_COMBINE_CHARGE_STAGE1            = MENU_MODE_WORKS + FAST_COMBINE_CHARGE_MASK + STATE_STAGE + MODE_STAGE1,
  UZRU10A_FAST_COMBINE_CHARGE_PAUSE_STAGE1      = MENU_MODE_PAUSED + FAST_COMBINE_CHARGE_MASK + STATE_PAUSE + MODE_STAGE1,
  UZRU10A_FAST_COMBINE_CHARGE_WAIT_PAUSE_STAGE1 = MENU_MODE_PAUSED + FAST_COMBINE_CHARGE_MASK + STATE_WAIT_PAUSE + MODE_STAGE1,
  UZRU10A_FAST_COMBINE_CHARGE_STAGE1_PAUSED     = MENU_MODE_PAUSED + FAST_COMBINE_CHARGE_MASK + STATE_PAUSED + MODE_STAGE1,
  UZRU10A_FAST_COMBINE_CHARGE_START_STAGE2      = MENU_MODE_WORKS + FAST_COMBINE_CHARGE_MASK + STATE_START + MODE_STAGE2,
  UZRU10A_FAST_COMBINE_CHARGE_WAIT_START_STAGE2 = MENU_MODE_WORKS + FAST_COMBINE_CHARGE_MASK + STATE_WAIT_START + MODE_STAGE2,
  UZRU10A_FAST_COMBINE_CHARGE_STAGE2            = MENU_MODE_WORKS + FAST_COMBINE_CHARGE_MASK + STATE_STAGE + MODE_STAGE2,
  UZRU10A_FAST_COMBINE_CHARGE_PAUSE_STAGE2      = MENU_MODE_PAUSED + FAST_COMBINE_CHARGE_MASK + STATE_PAUSE + MODE_STAGE2,
  UZRU10A_FAST_COMBINE_CHARGE_WAIT_PAUSE_STAGE2 = MENU_MODE_PAUSED + FAST_COMBINE_CHARGE_MASK + STATE_WAIT_PAUSE + MODE_STAGE2,
  UZRU10A_FAST_COMBINE_CHARGE_STAGE2_PAUSED     = MENU_MODE_PAUSED + FAST_COMBINE_CHARGE_MASK + STATE_PAUSED + MODE_STAGE2,
  UZRU10A_FAST_COMBINE_CHARGE_START_STAGE3      = MENU_MODE_WORKS + FAST_COMBINE_CHARGE_MASK + STATE_START + MODE_STAGE3,
  UZRU10A_FAST_COMBINE_CHARGE_WAIT_START_STAGE3 = MENU_MODE_WORKS + FAST_COMBINE_CHARGE_MASK + STATE_WAIT_START + MODE_STAGE3,
  UZRU10A_FAST_COMBINE_CHARGE_STAGE3            = MENU_MODE_WORKS + FAST_COMBINE_CHARGE_MASK + STATE_STAGE + MODE_STAGE3,
  UZRU10A_FAST_COMBINE_CHARGE_PAUSE_STAGE3      = MENU_MODE_PAUSED + FAST_COMBINE_CHARGE_MASK + STATE_PAUSE + MODE_STAGE3,
  UZRU10A_FAST_COMBINE_CHARGE_WAIT_PAUSE_STAGE3 = MENU_MODE_PAUSED + FAST_COMBINE_CHARGE_MASK + STATE_WAIT_PAUSE + MODE_STAGE3,
  UZRU10A_FAST_COMBINE_CHARGE_STAGE3_PAUSED     = MENU_MODE_PAUSED + FAST_COMBINE_CHARGE_MASK + STATE_PAUSED + MODE_STAGE3,
  UZRU10A_FAST_COMBINE_CHARGE_START_STAGE4      = MENU_MODE_WORKS + FAST_COMBINE_CHARGE_MASK + STATE_START + MODE_STAGE4,
  UZRU10A_FAST_COMBINE_CHARGE_WAIT_START_STAGE4 = MENU_MODE_WORKS + FAST_COMBINE_CHARGE_MASK + STATE_WAIT_START + MODE_STAGE4,
  UZRU10A_FAST_COMBINE_CHARGE_STAGE4            = MENU_MODE_WORKS + FAST_COMBINE_CHARGE_MASK + STATE_STAGE + MODE_STAGE4,
  UZRU10A_FAST_COMBINE_CHARGE_PAUSE_STAGE4      = MENU_MODE_PAUSED + FAST_COMBINE_CHARGE_MASK + STATE_PAUSE + MODE_STAGE4,
  UZRU10A_FAST_COMBINE_CHARGE_WAIT_PAUSE_STAGE4 = MENU_MODE_PAUSED + FAST_COMBINE_CHARGE_MASK + STATE_WAIT_PAUSE + MODE_STAGE4,
  UZRU10A_FAST_COMBINE_CHARGE_STAGE4_PAUSED     = MENU_MODE_PAUSED + FAST_COMBINE_CHARGE_MASK + STATE_PAUSED + MODE_STAGE4,
  UZRU10A_STOP_FAST_COMBINE_CHARGE              = MENU_MODE_STOPPED + FAST_COMBINE_CHARGE_MASK + STATE_STOP + MODE_GLOBAL,
  UZRU10A_WAIT_STOP_FAST_COMBINE_CHARGE         = MENU_MODE_STOPPED + FAST_COMBINE_CHARGE_MASK + STATE_WAIT_STOP + MODE_GLOBAL,
  UZRU10A_FAST_COMBINE_CHARGE_STOPPED           = MENU_MODE_STOPPED + FAST_COMBINE_CHARGE_MASK + STATE_STOPPED + MODE_GLOBAL,
  UZRU10A_CLEAR_FAST_COMBINE_CHARGE             = MENU_MODE_STOPPED + FAST_COMBINE_CHARGE_MASK + STATE_CLEAR + MODE_GLOBAL,
  
  UZRU10A_CONTROL_DISCHARGE_START_DISCHARGE      = MENU_MODE_WORKS + CONTROL_DISCHARGE_MASK + STATE_START + MODE_STAGE1,
  UZRU10A_CONTROL_DISCHARGE_WAIT_START_DISCHARGE = MENU_MODE_WORKS + CONTROL_DISCHARGE_MASK + STATE_WAIT_START + MODE_STAGE1,
  UZRU10A_CONTROL_DISCHARGE_DISCHARGE            = MENU_MODE_WORKS + CONTROL_DISCHARGE_MASK + STATE_STAGE + MODE_STAGE1,
  UZRU10A_CONTROL_DISCHARGE_PAUSE_DISCHARGE      = MENU_MODE_PAUSED + CONTROL_DISCHARGE_MASK + STATE_PAUSE + MODE_STAGE1,
  UZRU10A_CONTROL_DISCHARGE_WAIT_PAUSE_DISCHARGE = MENU_MODE_PAUSED + CONTROL_DISCHARGE_MASK + STATE_WAIT_PAUSE + MODE_STAGE1,
  UZRU10A_CONTROL_DISCHARGE_DISCHARGE_PAUSED     = MENU_MODE_PAUSED + CONTROL_DISCHARGE_MASK + STATE_PAUSED + MODE_STAGE1,
  UZRU10A_STOP_CONTROL_DISCHARGE                 = MENU_MODE_STOPPED + CONTROL_DISCHARGE_MASK + STATE_STOP + MODE_GLOBAL,
  UZRU10A_WAIT_STOP_CONTROL_DISCHARGE            = MENU_MODE_STOPPED + CONTROL_DISCHARGE_MASK + STATE_WAIT_STOP + MODE_GLOBAL,
  UZRU10A_CONTROL_DISCHARGE_STOPPED              = MENU_MODE_STOPPED + CONTROL_DISCHARGE_MASK + STATE_STOPPED + MODE_GLOBAL,
  UZRU10A_CLEAR_CONTROL_DISCHARGE                = MENU_MODE_STOPPED + CONTROL_DISCHARGE_MASK + STATE_CLEAR + MODE_GLOBAL,

  UZRU10A_SLOW_COMBINE_CHARGE_START_STAGE1      = MENU_MODE_WORKS + SLOW_COMBINE_CHARGE_MASK + STATE_START + MODE_STAGE1,
  UZRU10A_SLOW_COMBINE_CHARGE_WAIT_START_STAGE1 = MENU_MODE_WORKS + SLOW_COMBINE_CHARGE_MASK + STATE_WAIT_START + MODE_STAGE1,
  UZRU10A_SLOW_COMBINE_CHARGE_STAGE1            = MENU_MODE_WORKS + SLOW_COMBINE_CHARGE_MASK + STATE_STAGE + MODE_STAGE1,
  UZRU10A_SLOW_COMBINE_CHARGE_PAUSE_STAGE1      = MENU_MODE_PAUSED + SLOW_COMBINE_CHARGE_MASK + STATE_PAUSE + MODE_STAGE1,
  UZRU10A_SLOW_COMBINE_CHARGE_WAIT_PAUSE_STAGE1 = MENU_MODE_PAUSED + SLOW_COMBINE_CHARGE_MASK + STATE_WAIT_PAUSE + MODE_STAGE1,
  UZRU10A_SLOW_COMBINE_CHARGE_STAGE1_PAUSED     = MENU_MODE_PAUSED + SLOW_COMBINE_CHARGE_MASK + STATE_PAUSED + MODE_STAGE1,
  UZRU10A_SLOW_COMBINE_CHARGE_START_STAGE2      = MENU_MODE_WORKS + SLOW_COMBINE_CHARGE_MASK + STATE_START + MODE_STAGE2,
  UZRU10A_SLOW_COMBINE_CHARGE_WAIT_START_STAGE2 = MENU_MODE_WORKS + SLOW_COMBINE_CHARGE_MASK + STATE_WAIT_START + MODE_STAGE2,
  UZRU10A_SLOW_COMBINE_CHARGE_STAGE2            = MENU_MODE_WORKS + SLOW_COMBINE_CHARGE_MASK + STATE_STAGE + MODE_STAGE2,
  UZRU10A_SLOW_COMBINE_CHARGE_PAUSE_STAGE2      = MENU_MODE_PAUSED + SLOW_COMBINE_CHARGE_MASK + STATE_PAUSE + MODE_STAGE2,
  UZRU10A_SLOW_COMBINE_CHARGE_WAIT_PAUSE_STAGE2 = MENU_MODE_PAUSED + SLOW_COMBINE_CHARGE_MASK + STATE_WAIT_PAUSE + MODE_STAGE2,
  UZRU10A_SLOW_COMBINE_CHARGE_STAGE2_PAUSED     = MENU_MODE_PAUSED + SLOW_COMBINE_CHARGE_MASK + STATE_PAUSED + MODE_STAGE2,
  UZRU10A_SLOW_COMBINE_CHARGE_START_STAGE3      = MENU_MODE_WORKS + SLOW_COMBINE_CHARGE_MASK + STATE_START + MODE_STAGE3,
  UZRU10A_SLOW_COMBINE_CHARGE_WAIT_START_STAGE3 = MENU_MODE_WORKS + SLOW_COMBINE_CHARGE_MASK + STATE_WAIT_START + MODE_STAGE3,
  UZRU10A_SLOW_COMBINE_CHARGE_STAGE3            = MENU_MODE_WORKS + SLOW_COMBINE_CHARGE_MASK + STATE_STAGE + MODE_STAGE3,
  UZRU10A_SLOW_COMBINE_CHARGE_PAUSE_STAGE3      = MENU_MODE_PAUSED + SLOW_COMBINE_CHARGE_MASK + STATE_PAUSE + MODE_STAGE3,
  UZRU10A_SLOW_COMBINE_CHARGE_WAIT_PAUSE_STAGE3 = MENU_MODE_PAUSED + SLOW_COMBINE_CHARGE_MASK + STATE_WAIT_PAUSE + MODE_STAGE3,
  UZRU10A_SLOW_COMBINE_CHARGE_STAGE3_PAUSED     = MENU_MODE_PAUSED + SLOW_COMBINE_CHARGE_MASK + STATE_PAUSED + MODE_STAGE3,
  UZRU10A_SLOW_COMBINE_CHARGE_START_STAGE4      = MENU_MODE_WORKS + SLOW_COMBINE_CHARGE_MASK + STATE_START + MODE_STAGE4,
  UZRU10A_SLOW_COMBINE_CHARGE_WAIT_START_STAGE4 = MENU_MODE_WORKS + SLOW_COMBINE_CHARGE_MASK + STATE_WAIT_START + MODE_STAGE4,
  UZRU10A_SLOW_COMBINE_CHARGE_STAGE4            = MENU_MODE_WORKS + SLOW_COMBINE_CHARGE_MASK + STATE_STAGE + MODE_STAGE4,
  UZRU10A_SLOW_COMBINE_CHARGE_PAUSE_STAGE4      = MENU_MODE_PAUSED + SLOW_COMBINE_CHARGE_MASK + STATE_PAUSE + MODE_STAGE4,
  UZRU10A_SLOW_COMBINE_CHARGE_WAIT_PAUSE_STAGE4 = MENU_MODE_PAUSED + SLOW_COMBINE_CHARGE_MASK + STATE_WAIT_PAUSE + MODE_STAGE4,
  UZRU10A_SLOW_COMBINE_CHARGE_STAGE4_PAUSED     = MENU_MODE_PAUSED + SLOW_COMBINE_CHARGE_MASK + STATE_PAUSED + MODE_STAGE4,
  UZRU10A_STOP_SLOW_COMBINE_CHARGE              = MENU_MODE_STOPPED + SLOW_COMBINE_CHARGE_MASK + STATE_STOP + MODE_GLOBAL,
  UZRU10A_WAIT_STOP_SLOW_COMBINE_CHARGE         = MENU_MODE_STOPPED + SLOW_COMBINE_CHARGE_MASK + STATE_WAIT_STOP + MODE_GLOBAL,
  UZRU10A_SLOW_COMBINE_CHARGE_STOPPED           = MENU_MODE_STOPPED + SLOW_COMBINE_CHARGE_MASK + STATE_STOPPED + MODE_GLOBAL,
  UZRU10A_CLEAR_SLOW_COMBINE_CHARGE             = MENU_MODE_STOPPED + SLOW_COMBINE_CHARGE_MASK + STATE_CLEAR + MODE_GLOBAL,

  UZRU10A_ASIMM_CHARGE_START_STAGE1      = MENU_MODE_WORKS + ASIMM_CHARGE_MASK + STATE_START + MODE_STAGE1,
  UZRU10A_ASIMM_CHARGE_WAIT_START_STAGE1 = MENU_MODE_WORKS + ASIMM_CHARGE_MASK + STATE_WAIT_START + MODE_STAGE1,
  UZRU10A_ASIMM_CHARGE_STAGE1            = MENU_MODE_WORKS + ASIMM_CHARGE_MASK + STATE_STAGE + MODE_STAGE1,
  UZRU10A_ASIMM_CHARGE_PAUSE_STAGE1      = MENU_MODE_PAUSED + ASIMM_CHARGE_MASK + STATE_PAUSE + MODE_STAGE1,
  UZRU10A_ASIMM_CHARGE_WAIT_PAUSE_STAGE1 = MENU_MODE_PAUSED + ASIMM_CHARGE_MASK + STATE_WAIT_PAUSE + MODE_STAGE1,
  UZRU10A_ASIMM_CHARGE_STAGE1_PAUSED     = MENU_MODE_PAUSED + ASIMM_CHARGE_MASK + STATE_PAUSED + MODE_STAGE1,
  UZRU10A_ASIMM_CHARGE_START_STAGE2      = MENU_MODE_WORKS + ASIMM_CHARGE_MASK + STATE_START + MODE_STAGE2,
  UZRU10A_ASIMM_CHARGE_WAIT_START_STAGE2 = MENU_MODE_WORKS + ASIMM_CHARGE_MASK + STATE_WAIT_START + MODE_STAGE2,
  UZRU10A_ASIMM_CHARGE_STAGE2            = MENU_MODE_WORKS + ASIMM_CHARGE_MASK + STATE_STAGE + MODE_STAGE2,
  UZRU10A_ASIMM_CHARGE_PAUSE_STAGE2      = MENU_MODE_PAUSED + ASIMM_CHARGE_MASK + STATE_PAUSE + MODE_STAGE2,
  UZRU10A_ASIMM_CHARGE_WAIT_PAUSE_STAGE2 = MENU_MODE_PAUSED + ASIMM_CHARGE_MASK + STATE_WAIT_PAUSE + MODE_STAGE2,
  UZRU10A_ASIMM_CHARGE_STAGE2_PAUSED     = MENU_MODE_PAUSED + ASIMM_CHARGE_MASK + STATE_PAUSED + MODE_STAGE2,
  UZRU10A_ASIMM_CHARGE_START_STAGE3      = MENU_MODE_WORKS + ASIMM_CHARGE_MASK + STATE_START + MODE_STAGE3,
  UZRU10A_ASIMM_CHARGE_WAIT_START_STAGE3 = MENU_MODE_WORKS + ASIMM_CHARGE_MASK + STATE_WAIT_START + MODE_STAGE3,
  UZRU10A_ASIMM_CHARGE_STAGE3            = MENU_MODE_WORKS + ASIMM_CHARGE_MASK + STATE_STAGE + MODE_STAGE3,
  UZRU10A_ASIMM_CHARGE_PAUSE_STAGE3      = MENU_MODE_PAUSED + ASIMM_CHARGE_MASK + STATE_PAUSE + MODE_STAGE3,
  UZRU10A_ASIMM_CHARGE_WAIT_PAUSE_STAGE3 = MENU_MODE_PAUSED + ASIMM_CHARGE_MASK + STATE_WAIT_PAUSE + MODE_STAGE3,
  UZRU10A_ASIMM_CHARGE_STAGE3_PAUSED     = MENU_MODE_PAUSED + ASIMM_CHARGE_MASK + STATE_PAUSED + MODE_STAGE3,
  UZRU10A_ASIMM_CHARGE_START_STAGE4      = MENU_MODE_WORKS + ASIMM_CHARGE_MASK + STATE_START + MODE_STAGE4,
  UZRU10A_ASIMM_CHARGE_WAIT_START_STAGE4 = MENU_MODE_WORKS + ASIMM_CHARGE_MASK + STATE_WAIT_START + MODE_STAGE4,
  UZRU10A_ASIMM_CHARGE_STAGE4            = MENU_MODE_WORKS + ASIMM_CHARGE_MASK + STATE_STAGE + MODE_STAGE4,
  UZRU10A_ASIMM_CHARGE_PAUSE_STAGE4      = MENU_MODE_PAUSED + ASIMM_CHARGE_MASK + STATE_PAUSE + MODE_STAGE4,
  UZRU10A_ASIMM_CHARGE_WAIT_PAUSE_STAGE4 = MENU_MODE_PAUSED + ASIMM_CHARGE_MASK + STATE_WAIT_PAUSE + MODE_STAGE4,
  UZRU10A_ASIMM_CHARGE_STAGE4_PAUSED     = MENU_MODE_PAUSED + ASIMM_CHARGE_MASK + STATE_PAUSED + MODE_STAGE4,
  UZRU10A_STOP_ASIMM_CHARGE              = MENU_MODE_STOPPED + ASIMM_CHARGE_MASK + STATE_STOP + MODE_GLOBAL,
  UZRU10A_WAIT_STOP_ASIMM_CHARGE         = MENU_MODE_STOPPED + ASIMM_CHARGE_MASK + STATE_WAIT_STOP + MODE_GLOBAL,
  UZRU10A_ASIMM_CHARGE_STOPPED           = MENU_MODE_STOPPED + ASIMM_CHARGE_MASK + STATE_STOPPED + MODE_GLOBAL,
  UZRU10A_CLEAR_ASIMM_CHARGE             = MENU_MODE_STOPPED + ASIMM_CHARGE_MASK + STATE_CLEAR + MODE_GLOBAL,
  
  UZRU10A_CTC_START_STAGE1      = MENU_MODE_WORKS + CTC_MASK + STATE_START + MODE_STAGE1,
  UZRU10A_CTC_WAIT_START_STAGE1 = MENU_MODE_WORKS + CTC_MASK + STATE_WAIT_START + MODE_STAGE1,
  UZRU10A_CTC_STAGE1            = MENU_MODE_WORKS + CTC_MASK + STATE_STAGE + MODE_STAGE1,
  UZRU10A_CTC_PAUSE_STAGE1      = MENU_MODE_PAUSED + CTC_MASK + STATE_PAUSE + MODE_STAGE1,
  UZRU10A_CTC_WAIT_PAUSE_STAGE1 = MENU_MODE_PAUSED + CTC_MASK + STATE_WAIT_PAUSE + MODE_STAGE1,
  UZRU10A_CTC_STAGE1_PAUSED     = MENU_MODE_PAUSED + CTC_MASK + STATE_PAUSED + MODE_STAGE1,
  UZRU10A_CTC_START_STAGE2      = MENU_MODE_WORKS + CTC_MASK + STATE_START + MODE_STAGE2,
  UZRU10A_CTC_WAIT_START_STAGE2 = MENU_MODE_WORKS + CTC_MASK + STATE_WAIT_START + MODE_STAGE2,
  UZRU10A_CTC_STAGE2            = MENU_MODE_WORKS + CTC_MASK + STATE_STAGE + MODE_STAGE2,
  UZRU10A_CTC_PAUSE_STAGE2      = MENU_MODE_PAUSED + CTC_MASK + STATE_PAUSE + MODE_STAGE2,
  UZRU10A_CTC_WAIT_PAUSE_STAGE2 = MENU_MODE_PAUSED + CTC_MASK + STATE_WAIT_PAUSE + MODE_STAGE2,
  UZRU10A_CTC_STAGE2_PAUSED     = MENU_MODE_PAUSED + CTC_MASK + STATE_PAUSED + MODE_STAGE2,
  UZRU10A_CTC_START_STAGE3      = MENU_MODE_WORKS + CTC_MASK + STATE_START + MODE_STAGE3,
  UZRU10A_CTC_WAIT_START_STAGE3 = MENU_MODE_WORKS + CTC_MASK + STATE_WAIT_START + MODE_STAGE3,
  UZRU10A_CTC_STAGE3            = MENU_MODE_WORKS + CTC_MASK + STATE_STAGE + MODE_STAGE3,
  UZRU10A_CTC_PAUSE_STAGE3      = MENU_MODE_PAUSED + CTC_MASK + STATE_PAUSE + MODE_STAGE3,
  UZRU10A_CTC_WAIT_PAUSE_STAGE3 = MENU_MODE_PAUSED + CTC_MASK + STATE_WAIT_PAUSE + MODE_STAGE3,
  UZRU10A_CTC_STAGE3_PAUSED     = MENU_MODE_PAUSED + CTC_MASK + STATE_PAUSED + MODE_STAGE3,
  UZRU10A_CTC_START_STAGE4      = MENU_MODE_WORKS + CTC_MASK + STATE_START + MODE_STAGE4,
  UZRU10A_CTC_WAIT_START_STAGE4 = MENU_MODE_WORKS + CTC_MASK + STATE_WAIT_START + MODE_STAGE4,
  UZRU10A_CTC_STAGE4            = MENU_MODE_WORKS + CTC_MASK + STATE_STAGE + MODE_STAGE4,
  UZRU10A_CTC_PAUSE_STAGE4      = MENU_MODE_PAUSED + CTC_MASK + STATE_PAUSE + MODE_STAGE4,
  UZRU10A_CTC_WAIT_PAUSE_STAGE4 = MENU_MODE_PAUSED + CTC_MASK + STATE_WAIT_PAUSE + MODE_STAGE4,
  UZRU10A_CTC_STAGE4_PAUSED     = MENU_MODE_PAUSED + CTC_MASK + STATE_PAUSED + MODE_STAGE4,
  UZRU10A_CTC_START_STAGE5      = MENU_MODE_WORKS + CTC_MASK + STATE_START + MODE_STAGE5,
  UZRU10A_CTC_WAIT_START_STAGE5 = MENU_MODE_WORKS + CTC_MASK + STATE_WAIT_START + MODE_STAGE5,
  UZRU10A_CTC_STAGE5            = MENU_MODE_WORKS + CTC_MASK + STATE_STAGE + MODE_STAGE5,
  UZRU10A_CTC_PAUSE_STAGE5      = MENU_MODE_PAUSED + CTC_MASK + STATE_PAUSE + MODE_STAGE5,
  UZRU10A_CTC_WAIT_PAUSE_STAGE5 = MENU_MODE_PAUSED + CTC_MASK + STATE_WAIT_PAUSE + MODE_STAGE5,
  UZRU10A_CTC_STAGE5_PAUSED     = MENU_MODE_PAUSED + CTC_MASK + STATE_PAUSED + MODE_STAGE5,
  UZRU10A_CTC_START_STAGE6      = MENU_MODE_WORKS + CTC_MASK + STATE_START + MODE_STAGE6,
  UZRU10A_CTC_WAIT_START_STAGE6 = MENU_MODE_WORKS + CTC_MASK + STATE_WAIT_START + MODE_STAGE6,
  UZRU10A_CTC_STAGE6            = MENU_MODE_WORKS + CTC_MASK + STATE_STAGE + MODE_STAGE6,
  UZRU10A_CTC_PAUSE_STAGE6      = MENU_MODE_PAUSED + CTC_MASK + STATE_PAUSE + MODE_STAGE6,
  UZRU10A_CTC_WAIT_PAUSE_STAGE6 = MENU_MODE_PAUSED + CTC_MASK + STATE_WAIT_PAUSE + MODE_STAGE6,
  UZRU10A_CTC_STAGE6_PAUSED     = MENU_MODE_PAUSED + CTC_MASK + STATE_PAUSED + MODE_STAGE6,
  UZRU10A_CTC_START_STAGE7      = MENU_MODE_WORKS + CTC_MASK + STATE_START + MODE_STAGE7,
  UZRU10A_CTC_WAIT_START_STAGE7 = MENU_MODE_WORKS + CTC_MASK + STATE_WAIT_START + MODE_STAGE7,
  UZRU10A_CTC_STAGE7            = MENU_MODE_WORKS + CTC_MASK + STATE_STAGE + MODE_STAGE7,
  UZRU10A_CTC_PAUSE_STAGE7      = MENU_MODE_PAUSED + CTC_MASK + STATE_PAUSE + MODE_STAGE7,
  UZRU10A_CTC_WAIT_PAUSE_STAGE7 = MENU_MODE_PAUSED + CTC_MASK + STATE_WAIT_PAUSE + MODE_STAGE7,
  UZRU10A_CTC_STAGE7_PAUSED     = MENU_MODE_PAUSED + CTC_MASK + STATE_PAUSED + MODE_STAGE7,
  UZRU10A_CTC_START_STAGE8      = MENU_MODE_WORKS + CTC_MASK + STATE_START + MODE_STAGE8,
  UZRU10A_CTC_WAIT_START_STAGE8 = MENU_MODE_WORKS + CTC_MASK + STATE_WAIT_START + MODE_STAGE8,
  UZRU10A_CTC_STAGE8            = MENU_MODE_WORKS + CTC_MASK + STATE_STAGE + MODE_STAGE8,
  UZRU10A_CTC_PAUSE_STAGE8      = MENU_MODE_PAUSED + CTC_MASK + STATE_PAUSE + MODE_STAGE8,
  UZRU10A_CTC_WAIT_PAUSE_STAGE8 = MENU_MODE_PAUSED + CTC_MASK + STATE_WAIT_PAUSE + MODE_STAGE8,
  UZRU10A_CTC_STAGE8_PAUSED     = MENU_MODE_PAUSED + CTC_MASK + STATE_PAUSED + MODE_STAGE8,
  UZRU10A_CTC_START_STAGE9      = MENU_MODE_WORKS + CTC_MASK + STATE_START + MODE_STAGE9,
  UZRU10A_CTC_WAIT_START_STAGE9 = MENU_MODE_WORKS + CTC_MASK + STATE_WAIT_START + MODE_STAGE9,
  UZRU10A_CTC_STAGE9            = MENU_MODE_WORKS + CTC_MASK + STATE_STAGE + MODE_STAGE9,
  UZRU10A_CTC_PAUSE_STAGE9      = MENU_MODE_PAUSED + CTC_MASK + STATE_PAUSE + MODE_STAGE9,
  UZRU10A_CTC_WAIT_PAUSE_STAGE9 = MENU_MODE_PAUSED + CTC_MASK + STATE_WAIT_PAUSE + MODE_STAGE9,
  UZRU10A_CTC_STAGE9_PAUSED     = MENU_MODE_PAUSED + CTC_MASK + STATE_PAUSED + MODE_STAGE9,
  UZRU10A_STOP_CTC              = MENU_MODE_STOPPED + CTC_MASK + STATE_STOP + MODE_GLOBAL,
  UZRU10A_WAIT_STOP_CTC         = MENU_MODE_STOPPED + CTC_MASK + STATE_WAIT_STOP + MODE_GLOBAL,
  UZRU10A_CTC_STOPPED           = MENU_MODE_STOPPED + CTC_MASK + STATE_STOPPED + MODE_GLOBAL,
  UZRU10A_CLEAR_CTC             = MENU_MODE_STOPPED + CTC_MASK + STATE_CLEAR + MODE_GLOBAL,
  
  UZRU10A_CONST_I_WITH_LIMIT_U_CHARGE_START_STAGE1      = MENU_MODE_WORKS + CONST_I_WITH_LIMIT_U_CHARGE_MASK + STATE_START + MODE_STAGE1,
  UZRU10A_CONST_I_WITH_LIMIT_U_CHARGE_WAIT_START_STAGE1 = MENU_MODE_WORKS + CONST_I_WITH_LIMIT_U_CHARGE_MASK + STATE_WAIT_START + MODE_STAGE1,
  UZRU10A_CONST_I_WITH_LIMIT_U_CHARGE_STAGE1            = MENU_MODE_WORKS + CONST_I_WITH_LIMIT_U_CHARGE_MASK + STATE_STAGE + MODE_STAGE1,
  UZRU10A_CONST_I_WITH_LIMIT_U_CHARGE_PAUSE_STAGE1      = MENU_MODE_PAUSED + CONST_I_WITH_LIMIT_U_CHARGE_MASK + STATE_PAUSE + MODE_STAGE1,
  UZRU10A_CONST_I_WITH_LIMIT_U_CHARGE_WAIT_PAUSE_STAGE1 = MENU_MODE_PAUSED + CONST_I_WITH_LIMIT_U_CHARGE_MASK + STATE_WAIT_PAUSE + MODE_STAGE1,
  UZRU10A_CONST_I_WITH_LIMIT_U_CHARGE_STAGE1_PAUSED     = MENU_MODE_PAUSED + CONST_I_WITH_LIMIT_U_CHARGE_MASK + STATE_PAUSED + MODE_STAGE1,
  UZRU10A_CONST_I_WITH_LIMIT_U_CHARGE_START_STAGE2      = MENU_MODE_WORKS + CONST_I_WITH_LIMIT_U_CHARGE_MASK + STATE_START + MODE_STAGE2,
  UZRU10A_CONST_I_WITH_LIMIT_U_CHARGE_WAIT_START_STAGE2 = MENU_MODE_WORKS + CONST_I_WITH_LIMIT_U_CHARGE_MASK + STATE_WAIT_START + MODE_STAGE2,
  UZRU10A_CONST_I_WITH_LIMIT_U_CHARGE_STAGE2            = MENU_MODE_WORKS + CONST_I_WITH_LIMIT_U_CHARGE_MASK + STATE_STAGE + MODE_STAGE2,
  UZRU10A_CONST_I_WITH_LIMIT_U_CHARGE_PAUSE_STAGE2      = MENU_MODE_PAUSED + CONST_I_WITH_LIMIT_U_CHARGE_MASK + STATE_PAUSE + MODE_STAGE2,
  UZRU10A_CONST_I_WITH_LIMIT_U_CHARGE_WAIT_PAUSE_STAGE2 = MENU_MODE_PAUSED + CONST_I_WITH_LIMIT_U_CHARGE_MASK + STATE_WAIT_PAUSE + MODE_STAGE2,
  UZRU10A_CONST_I_WITH_LIMIT_U_CHARGE_STAGE2_PAUSED     = MENU_MODE_PAUSED + CONST_I_WITH_LIMIT_U_CHARGE_MASK + STATE_PAUSED + MODE_STAGE2,
  UZRU10A_CONST_I_WITH_LIMIT_U_CHARGE_START_STAGE3      = MENU_MODE_WORKS + CONST_I_WITH_LIMIT_U_CHARGE_MASK + STATE_START + MODE_STAGE3,
  UZRU10A_CONST_I_WITH_LIMIT_U_CHARGE_WAIT_START_STAGE3 = MENU_MODE_WORKS + CONST_I_WITH_LIMIT_U_CHARGE_MASK + STATE_WAIT_START + MODE_STAGE3,
  UZRU10A_CONST_I_WITH_LIMIT_U_CHARGE_STAGE3            = MENU_MODE_WORKS + CONST_I_WITH_LIMIT_U_CHARGE_MASK + STATE_STAGE + MODE_STAGE3,
  UZRU10A_CONST_I_WITH_LIMIT_U_CHARGE_PAUSE_STAGE3      = MENU_MODE_PAUSED + CONST_I_WITH_LIMIT_U_CHARGE_MASK + STATE_PAUSE + MODE_STAGE3,
  UZRU10A_CONST_I_WITH_LIMIT_U_CHARGE_WAIT_PAUSE_STAGE3 = MENU_MODE_PAUSED + CONST_I_WITH_LIMIT_U_CHARGE_MASK + STATE_WAIT_PAUSE + MODE_STAGE3,
  UZRU10A_CONST_I_WITH_LIMIT_U_CHARGE_STAGE3_PAUSED     = MENU_MODE_PAUSED + CONST_I_WITH_LIMIT_U_CHARGE_MASK + STATE_PAUSED + MODE_STAGE3,
  UZRU10A_CONST_I_WITH_LIMIT_U_CHARGE_START_STAGE4      = MENU_MODE_WORKS + CONST_I_WITH_LIMIT_U_CHARGE_MASK + STATE_START + MODE_STAGE4,
  UZRU10A_CONST_I_WITH_LIMIT_U_CHARGE_WAIT_START_STAGE4 = MENU_MODE_WORKS + CONST_I_WITH_LIMIT_U_CHARGE_MASK + STATE_WAIT_START + MODE_STAGE4,
  UZRU10A_CONST_I_WITH_LIMIT_U_CHARGE_STAGE4            = MENU_MODE_WORKS + CONST_I_WITH_LIMIT_U_CHARGE_MASK + STATE_STAGE + MODE_STAGE4,
  UZRU10A_CONST_I_WITH_LIMIT_U_CHARGE_PAUSE_STAGE4      = MENU_MODE_PAUSED + CONST_I_WITH_LIMIT_U_CHARGE_MASK + STATE_PAUSE + MODE_STAGE4,
  UZRU10A_CONST_I_WITH_LIMIT_U_CHARGE_WAIT_PAUSE_STAGE4 = MENU_MODE_PAUSED + CONST_I_WITH_LIMIT_U_CHARGE_MASK + STATE_WAIT_PAUSE + MODE_STAGE4,
  UZRU10A_CONST_I_WITH_LIMIT_U_CHARGE_STAGE4_PAUSED     = MENU_MODE_PAUSED + CONST_I_WITH_LIMIT_U_CHARGE_MASK + STATE_PAUSED + MODE_STAGE4,
  UZRU10A_STOP_CONST_I_WITH_LIMIT_U_CHARGE              = MENU_MODE_STOPPED + CONST_I_WITH_LIMIT_U_CHARGE_MASK + STATE_STOP + MODE_GLOBAL,
  UZRU10A_WAIT_STOP_CONST_I_WITH_LIMIT_U_CHARGE         = MENU_MODE_STOPPED + CONST_I_WITH_LIMIT_U_CHARGE_MASK + STATE_WAIT_STOP + MODE_GLOBAL,
  UZRU10A_CONST_I_WITH_LIMIT_U_CHARGE_STOPPED           = MENU_MODE_STOPPED + CONST_I_WITH_LIMIT_U_CHARGE_MASK + STATE_STOPPED + MODE_GLOBAL,
  UZRU10A_CLEAR_CONST_I_WITH_LIMIT_U_CHARGE             = MENU_MODE_STOPPED + CONST_I_WITH_LIMIT_U_CHARGE_MASK + STATE_CLEAR + MODE_GLOBAL,
  
  UZRU10A_SIMPLE_CONST_U_CHARGE_START_STAGE1      = MENU_MODE_WORKS | SIMPLE_CONST_U_CHARGE_MASK | STATE_START | MODE_STAGE1,
  UZRU10A_SIMPLE_CONST_U_CHARGE_WAIT_START_STAGE1 = MENU_MODE_WORKS | SIMPLE_CONST_U_CHARGE_MASK | STATE_WAIT_START | MODE_STAGE1,
  UZRU10A_SIMPLE_CONST_U_CHARGE_STAGE1            = MENU_MODE_WORKS | SIMPLE_CONST_U_CHARGE_MASK | STATE_STAGE | MODE_STAGE1,
  UZRU10A_SIMPLE_CONST_U_CHARGE_PAUSE_STAGE1      = MENU_MODE_PAUSED | SIMPLE_CONST_U_CHARGE_MASK | STATE_PAUSE | MODE_STAGE1,
  UZRU10A_SIMPLE_CONST_U_CHARGE_WAIT_PAUSE_STAGE1 = MENU_MODE_PAUSED | SIMPLE_CONST_U_CHARGE_MASK | STATE_WAIT_PAUSE | MODE_STAGE1,
  UZRU10A_SIMPLE_CONST_U_CHARGE_STAGE1_PAUSED     = MENU_MODE_PAUSED | SIMPLE_CONST_U_CHARGE_MASK | STATE_PAUSED | MODE_STAGE1,
  UZRU10A_STOP_SIMPLE_CONST_U_CHARGE              = MENU_MODE_STOPPED | SIMPLE_CONST_U_CHARGE_MASK | STATE_STOP | MODE_GLOBAL,
  UZRU10A_WAIT_STOP_SIMPLE_CONST_U_CHARGE         = MENU_MODE_STOPPED | SIMPLE_CONST_U_CHARGE_MASK | STATE_WAIT_STOP | MODE_GLOBAL,
  UZRU10A_SIMPLE_CONST_U_CHARGE_STOPPED           = MENU_MODE_STOPPED | SIMPLE_CONST_U_CHARGE_MASK | STATE_STOPPED | MODE_GLOBAL,
  UZRU10A_CLEAR_SIMPLE_CONST_U_CHARGE             = MENU_MODE_STOPPED | SIMPLE_CONST_U_CHARGE_MASK | STATE_CLEAR | MODE_GLOBAL,

  UZRU10A_SIMPLE_CONST_I_CHARGE_START_STAGE1      = MENU_MODE_WORKS + SIMPLE_CONST_I_CHARGE_MASK + STATE_START + MODE_STAGE1,
  UZRU10A_SIMPLE_CONST_I_CHARGE_WAIT_START_STAGE1 = MENU_MODE_WORKS + SIMPLE_CONST_I_CHARGE_MASK + STATE_WAIT_START + MODE_STAGE1,
  UZRU10A_SIMPLE_CONST_I_CHARGE_STAGE1            = MENU_MODE_WORKS + SIMPLE_CONST_I_CHARGE_MASK + STATE_STAGE + MODE_STAGE1,
  UZRU10A_SIMPLE_CONST_I_CHARGE_PAUSE_STAGE1      = MENU_MODE_PAUSED + SIMPLE_CONST_I_CHARGE_MASK + STATE_PAUSE + MODE_STAGE1,
  UZRU10A_SIMPLE_CONST_I_CHARGE_WAIT_PAUSE_STAGE1 = MENU_MODE_PAUSED + SIMPLE_CONST_I_CHARGE_MASK + STATE_WAIT_PAUSE + MODE_STAGE1,
  UZRU10A_SIMPLE_CONST_I_CHARGE_STAGE1_PAUSED     = MENU_MODE_PAUSED + SIMPLE_CONST_I_CHARGE_MASK + STATE_PAUSED + MODE_STAGE1,
  UZRU10A_SIMPLE_CONST_I_CHARGE_START_STAGE2      = MENU_MODE_WORKS + SIMPLE_CONST_I_CHARGE_MASK + STATE_START + MODE_STAGE2,
  UZRU10A_SIMPLE_CONST_I_CHARGE_WAIT_START_STAGE2 = MENU_MODE_WORKS + SIMPLE_CONST_I_CHARGE_MASK + STATE_WAIT_START + MODE_STAGE2,
  UZRU10A_SIMPLE_CONST_I_CHARGE_STAGE2            = MENU_MODE_WORKS + SIMPLE_CONST_I_CHARGE_MASK + STATE_STAGE + MODE_STAGE2,
  UZRU10A_SIMPLE_CONST_I_CHARGE_PAUSE_STAGE2      = MENU_MODE_PAUSED + SIMPLE_CONST_I_CHARGE_MASK + STATE_PAUSE + MODE_STAGE2,
  UZRU10A_SIMPLE_CONST_I_CHARGE_WAIT_PAUSE_STAGE2 = MENU_MODE_PAUSED + SIMPLE_CONST_I_CHARGE_MASK + STATE_WAIT_PAUSE + MODE_STAGE2,
  UZRU10A_SIMPLE_CONST_I_CHARGE_STAGE2_PAUSED     = MENU_MODE_PAUSED + SIMPLE_CONST_I_CHARGE_MASK + STATE_PAUSED + MODE_STAGE2,
  UZRU10A_STOP_SIMPLE_CONST_I_CHARGE              = MENU_MODE_STOPPED + SIMPLE_CONST_I_CHARGE_MASK + STATE_STOP + MODE_GLOBAL,
  UZRU10A_WAIT_STOP_SIMPLE_CONST_I_CHARGE         = MENU_MODE_STOPPED + SIMPLE_CONST_I_CHARGE_MASK + STATE_WAIT_STOP + MODE_GLOBAL,
  UZRU10A_SIMPLE_CONST_I_CHARGE_STOPPED           = MENU_MODE_STOPPED + SIMPLE_CONST_I_CHARGE_MASK + STATE_STOPPED + MODE_GLOBAL,
  UZRU10A_CLEAR_SIMPLE_CONST_I_CHARGE             = MENU_MODE_STOPPED + SIMPLE_CONST_I_CHARGE_MASK + STATE_CLEAR + MODE_GLOBAL,
  
  UZRU10A_SIMPLE_FAST_COMBINE_CHARGE_START_STAGE1      = MENU_MODE_WORKS + SIMPLE_FAST_COMBINE_CHARGE_MASK + STATE_START + MODE_STAGE1,
  UZRU10A_SIMPLE_FAST_COMBINE_CHARGE_WAIT_START_STAGE1 = MENU_MODE_WORKS + SIMPLE_FAST_COMBINE_CHARGE_MASK + STATE_WAIT_START + MODE_STAGE1,
  UZRU10A_SIMPLE_FAST_COMBINE_CHARGE_STAGE1            = MENU_MODE_WORKS + SIMPLE_FAST_COMBINE_CHARGE_MASK + STATE_STAGE + MODE_STAGE1,
  UZRU10A_SIMPLE_FAST_COMBINE_CHARGE_PAUSE_STAGE1      = MENU_MODE_PAUSED + SIMPLE_FAST_COMBINE_CHARGE_MASK + STATE_PAUSE + MODE_STAGE1,
  UZRU10A_SIMPLE_FAST_COMBINE_CHARGE_WAIT_PAUSE_STAGE1 = MENU_MODE_PAUSED + SIMPLE_FAST_COMBINE_CHARGE_MASK + STATE_WAIT_PAUSE + MODE_STAGE1,
  UZRU10A_SIMPLE_FAST_COMBINE_CHARGE_STAGE1_PAUSED     = MENU_MODE_PAUSED + SIMPLE_FAST_COMBINE_CHARGE_MASK + STATE_PAUSED + MODE_STAGE1,
  UZRU10A_SIMPLE_FAST_COMBINE_CHARGE_START_STAGE2      = MENU_MODE_WORKS + SIMPLE_FAST_COMBINE_CHARGE_MASK + STATE_START + MODE_STAGE2,
  UZRU10A_SIMPLE_FAST_COMBINE_CHARGE_WAIT_START_STAGE2 = MENU_MODE_WORKS + SIMPLE_FAST_COMBINE_CHARGE_MASK + STATE_WAIT_START + MODE_STAGE2,
  UZRU10A_SIMPLE_FAST_COMBINE_CHARGE_STAGE2            = MENU_MODE_WORKS + SIMPLE_FAST_COMBINE_CHARGE_MASK + STATE_STAGE + MODE_STAGE2,
  UZRU10A_SIMPLE_FAST_COMBINE_CHARGE_PAUSE_STAGE2      = MENU_MODE_PAUSED + SIMPLE_FAST_COMBINE_CHARGE_MASK + STATE_PAUSE + MODE_STAGE2,
  UZRU10A_SIMPLE_FAST_COMBINE_CHARGE_WAIT_PAUSE_STAGE2 = MENU_MODE_PAUSED + SIMPLE_FAST_COMBINE_CHARGE_MASK + STATE_WAIT_PAUSE + MODE_STAGE2,
  UZRU10A_SIMPLE_FAST_COMBINE_CHARGE_STAGE2_PAUSED     = MENU_MODE_PAUSED + SIMPLE_FAST_COMBINE_CHARGE_MASK + STATE_PAUSED + MODE_STAGE2,
  UZRU10A_STOP_SIMPLE_FAST_COMBINE_CHARGE              = MENU_MODE_STOPPED + SIMPLE_FAST_COMBINE_CHARGE_MASK + STATE_STOP + MODE_GLOBAL,
  UZRU10A_WAIT_STOP_SIMPLE_FAST_COMBINE_CHARGE         = MENU_MODE_STOPPED + SIMPLE_FAST_COMBINE_CHARGE_MASK + STATE_WAIT_STOP + MODE_GLOBAL,
  UZRU10A_SIMPLE_FAST_COMBINE_CHARGE_STOPPED           = MENU_MODE_STOPPED + SIMPLE_FAST_COMBINE_CHARGE_MASK + STATE_STOPPED + MODE_GLOBAL,
  UZRU10A_CLEAR_SIMPLE_FAST_COMBINE_CHARGE             = MENU_MODE_STOPPED + SIMPLE_FAST_COMBINE_CHARGE_MASK + STATE_CLEAR + MODE_GLOBAL,
  
  UZRU10A_SIMPLE_CONTROL_DISCHARGE_START_DISCHARGE      = MENU_MODE_WORKS + SIMPLE_CONTROL_DISCHARGE_MASK + STATE_START + MODE_STAGE1,
  UZRU10A_SIMPLE_CONTROL_DISCHARGE_WAIT_START_DISCHARGE = MENU_MODE_WORKS + SIMPLE_CONTROL_DISCHARGE_MASK + STATE_WAIT_START + MODE_STAGE1,
  UZRU10A_SIMPLE_CONTROL_DISCHARGE_DISCHARGE            = MENU_MODE_WORKS + SIMPLE_CONTROL_DISCHARGE_MASK + STATE_STAGE + MODE_STAGE1,
  UZRU10A_SIMPLE_CONTROL_DISCHARGE_PAUSE_DISCHARGE      = MENU_MODE_PAUSED + SIMPLE_CONTROL_DISCHARGE_MASK + STATE_PAUSE + MODE_STAGE1,
  UZRU10A_SIMPLE_CONTROL_DISCHARGE_WAIT_PAUSE_DISCHARGE = MENU_MODE_PAUSED + SIMPLE_CONTROL_DISCHARGE_MASK + STATE_WAIT_PAUSE + MODE_STAGE1,
  UZRU10A_SIMPLE_CONTROL_DISCHARGE_PAUSED               = MENU_MODE_PAUSED + SIMPLE_CONTROL_DISCHARGE_MASK + STATE_PAUSED + MODE_STAGE1,
  UZRU10A_STOP_SIMPLE_CONTROL_DISCHARGE              = MENU_MODE_STOPPED + SIMPLE_CONTROL_DISCHARGE_MASK + STATE_STOP + MODE_GLOBAL,
  UZRU10A_WAIT_STOP_SIMPLE_CONTROL_DISCHARGE         = MENU_MODE_STOPPED + SIMPLE_CONTROL_DISCHARGE_MASK + STATE_WAIT_STOP + MODE_GLOBAL,
  UZRU10A_SIMPLE_CONTROL_DISCHARGE_STOPPED           = MENU_MODE_STOPPED + SIMPLE_CONTROL_DISCHARGE_MASK + STATE_STOPPED + MODE_GLOBAL,
  UZRU10A_CLEAR_SIMPLE_CONTROL_DISCHARGE             = MENU_MODE_STOPPED + SIMPLE_CONTROL_DISCHARGE_MASK + STATE_CLEAR + MODE_GLOBAL,
  
  UZRU10A_SIMPLE_CTC_START_STAGE1      = MENU_MODE_WORKS + SIMPLE_CTC_MASK + STATE_START + MODE_STAGE1,
  UZRU10A_SIMPLE_CTC_WAIT_START_STAGE1 = MENU_MODE_WORKS + SIMPLE_CTC_MASK + STATE_WAIT_START + MODE_STAGE1,
  UZRU10A_SIMPLE_CTC_STAGE1            = MENU_MODE_WORKS + SIMPLE_CTC_MASK + STATE_STAGE + MODE_STAGE1,
  UZRU10A_SIMPLE_CTC_PAUSE_STAGE1      = MENU_MODE_PAUSED + SIMPLE_CTC_MASK + STATE_PAUSE + MODE_STAGE1,
  UZRU10A_SIMPLE_CTC_WAIT_PAUSE_STAGE1 = MENU_MODE_PAUSED + SIMPLE_CTC_MASK + STATE_WAIT_PAUSE + MODE_STAGE1,
  UZRU10A_SIMPLE_CTC_STAGE1_PAUSED     = MENU_MODE_PAUSED + SIMPLE_CTC_MASK + STATE_PAUSED + MODE_STAGE1,
  UZRU10A_SIMPLE_CTC_START_STAGE2      = MENU_MODE_WORKS + SIMPLE_CTC_MASK + STATE_START + MODE_STAGE2,
  UZRU10A_SIMPLE_CTC_WAIT_START_STAGE2 = MENU_MODE_WORKS + SIMPLE_CTC_MASK + STATE_WAIT_START + MODE_STAGE2,
  UZRU10A_SIMPLE_CTC_STAGE2            = MENU_MODE_WORKS + SIMPLE_CTC_MASK + STATE_STAGE + MODE_STAGE2,
  UZRU10A_SIMPLE_CTC_PAUSE_STAGE2      = MENU_MODE_PAUSED + SIMPLE_CTC_MASK + STATE_PAUSE + MODE_STAGE2,
  UZRU10A_SIMPLE_CTC_WAIT_PAUSE_STAGE2 = MENU_MODE_PAUSED + SIMPLE_CTC_MASK + STATE_WAIT_PAUSE + MODE_STAGE2,
  UZRU10A_SIMPLE_CTC_STAGE2_PAUSED     = MENU_MODE_PAUSED + SIMPLE_CTC_MASK + STATE_PAUSED + MODE_STAGE2,
  UZRU10A_SIMPLE_CTC_START_STAGE3      = MENU_MODE_WORKS + SIMPLE_CTC_MASK + STATE_START + MODE_STAGE3,
  UZRU10A_SIMPLE_CTC_WAIT_START_STAGE3 = MENU_MODE_WORKS + SIMPLE_CTC_MASK + STATE_WAIT_START + MODE_STAGE3,
  UZRU10A_SIMPLE_CTC_STAGE3            = MENU_MODE_WORKS + SIMPLE_CTC_MASK + STATE_STAGE + MODE_STAGE3,
  UZRU10A_SIMPLE_CTC_PAUSE_STAGE3      = MENU_MODE_PAUSED + SIMPLE_CTC_MASK + STATE_PAUSE + MODE_STAGE3,
  UZRU10A_SIMPLE_CTC_WAIT_PAUSE_STAGE3 = MENU_MODE_PAUSED + SIMPLE_CTC_MASK + STATE_WAIT_PAUSE + MODE_STAGE3,
  UZRU10A_SIMPLE_CTC_STAGE3_PAUSED     = MENU_MODE_PAUSED + SIMPLE_CTC_MASK + STATE_PAUSED + MODE_STAGE3,
  UZRU10A_SIMPLE_CTC_START_STAGE4      = MENU_MODE_WORKS + SIMPLE_CTC_MASK + STATE_START + MODE_STAGE4,
  UZRU10A_SIMPLE_CTC_WAIT_START_STAGE4 = MENU_MODE_WORKS + SIMPLE_CTC_MASK + STATE_WAIT_START + MODE_STAGE4,
  UZRU10A_SIMPLE_CTC_STAGE4            = MENU_MODE_WORKS + SIMPLE_CTC_MASK + STATE_STAGE + MODE_STAGE4,
  UZRU10A_SIMPLE_CTC_PAUSE_STAGE4      = MENU_MODE_PAUSED + SIMPLE_CTC_MASK + STATE_PAUSE + MODE_STAGE4,
  UZRU10A_SIMPLE_CTC_WAIT_PAUSE_STAGE4 = MENU_MODE_PAUSED + SIMPLE_CTC_MASK + STATE_WAIT_PAUSE + MODE_STAGE4,
  UZRU10A_SIMPLE_CTC_STAGE4_PAUSED     = MENU_MODE_PAUSED + SIMPLE_CTC_MASK + STATE_PAUSED + MODE_STAGE4,
  UZRU10A_SIMPLE_CTC_START_STAGE5      = MENU_MODE_WORKS + SIMPLE_CTC_MASK + STATE_START + MODE_STAGE5,
  UZRU10A_SIMPLE_CTC_WAIT_START_STAGE5 = MENU_MODE_WORKS + SIMPLE_CTC_MASK + STATE_WAIT_START + MODE_STAGE5,
  UZRU10A_SIMPLE_CTC_STAGE5            = MENU_MODE_WORKS + SIMPLE_CTC_MASK + STATE_STAGE + MODE_STAGE5,
  UZRU10A_SIMPLE_CTC_PAUSE_STAGE5      = MENU_MODE_PAUSED + SIMPLE_CTC_MASK + STATE_PAUSE + MODE_STAGE5,
  UZRU10A_SIMPLE_CTC_WAIT_PAUSE_STAGE5 = MENU_MODE_PAUSED + SIMPLE_CTC_MASK + STATE_WAIT_PAUSE + MODE_STAGE5,
  UZRU10A_SIMPLE_CTC_STAGE5_PAUSED     = MENU_MODE_PAUSED + SIMPLE_CTC_MASK + STATE_PAUSED + MODE_STAGE5,
  UZRU10A_SIMPLE_CTC_START_STAGE6      = MENU_MODE_WORKS + SIMPLE_CTC_MASK + STATE_START + MODE_STAGE6,
  UZRU10A_SIMPLE_CTC_WAIT_START_STAGE6 = MENU_MODE_WORKS + SIMPLE_CTC_MASK + STATE_WAIT_START + MODE_STAGE6,
  UZRU10A_SIMPLE_CTC_STAGE6            = MENU_MODE_WORKS + SIMPLE_CTC_MASK + STATE_STAGE + MODE_STAGE6,
  UZRU10A_SIMPLE_CTC_PAUSE_STAGE6      = MENU_MODE_PAUSED + SIMPLE_CTC_MASK + STATE_PAUSE + MODE_STAGE6,
  UZRU10A_SIMPLE_CTC_WAIT_PAUSE_STAGE6 = MENU_MODE_PAUSED + SIMPLE_CTC_MASK + STATE_WAIT_PAUSE + MODE_STAGE6,
  UZRU10A_SIMPLE_CTC_STAGE6_PAUSED     = MENU_MODE_PAUSED + SIMPLE_CTC_MASK + STATE_PAUSED + MODE_STAGE6,
  UZRU10A_SIMPLE_CTC_START_STAGE7      = MENU_MODE_WORKS + SIMPLE_CTC_MASK + STATE_START + MODE_STAGE7,
  UZRU10A_SIMPLE_CTC_WAIT_START_STAGE7 = MENU_MODE_WORKS + SIMPLE_CTC_MASK + STATE_WAIT_START + MODE_STAGE7,
  UZRU10A_SIMPLE_CTC_STAGE7            = MENU_MODE_WORKS + SIMPLE_CTC_MASK + STATE_STAGE + MODE_STAGE7,
  UZRU10A_SIMPLE_CTC_PAUSE_STAGE7      = MENU_MODE_PAUSED + SIMPLE_CTC_MASK + STATE_PAUSE + MODE_STAGE7,
  UZRU10A_SIMPLE_CTC_WAIT_PAUSE_STAGE7 = MENU_MODE_PAUSED + SIMPLE_CTC_MASK + STATE_WAIT_PAUSE + MODE_STAGE7,
  UZRU10A_SIMPLE_CTC_STAGE7_PAUSED     = MENU_MODE_PAUSED + SIMPLE_CTC_MASK + STATE_PAUSED + MODE_STAGE7,
  UZRU10A_STOP_SIMPLE_CTC              = MENU_MODE_STOPPED + SIMPLE_CTC_MASK + STATE_STOP + MODE_GLOBAL,
  UZRU10A_WAIT_STOP_SIMPLE_CTC         = MENU_MODE_STOPPED + SIMPLE_CTC_MASK + STATE_WAIT_STOP + MODE_GLOBAL,
  UZRU10A_SIMPLE_CTC_STOPPED           = MENU_MODE_STOPPED + SIMPLE_CTC_MASK + STATE_STOPPED + MODE_GLOBAL,
  UZRU10A_CLEAR_SIMPLE_CTC             = MENU_MODE_STOPPED + SIMPLE_CTC_MASK + STATE_CLEAR + MODE_GLOBAL,
  
  UZRU10A_START_BATTERY_VOLTAGE_MEASURE_CALIBRATION = BATTERY_VOLTAGE_MEASURE_CALIBRATION_MASK + STATE_START,
  UZRU10A_WAIT_START_BATTERY_VOLTAGE_MEASURE_CALIBRATION = BATTERY_VOLTAGE_MEASURE_CALIBRATION_MASK + STATE_WAIT_START,
  UZRU10A_BATTERY_VOLTAGE_MEASURE_CALIBRATION = BATTERY_VOLTAGE_MEASURE_CALIBRATION_MASK + STATE_STAGE,
  UZRU10A_STOP_BATTERY_VOLTAGE_MEASURE_CALIBRATION = BATTERY_VOLTAGE_MEASURE_CALIBRATION_MASK + STATE_STOP,
  UZRU10A_WAIT_STOP_BATTERY_VOLTAGE_MEASURE_CALIBRATION = BATTERY_VOLTAGE_MEASURE_CALIBRATION_MASK + STATE_WAIT_STOP,
  
  UZRU10A_START_CHARGE_CURRENT_MEASURE_CALIBRATION = CHARGE_CURRENT_MEASURE_CALIBRATION_MASK + STATE_START,
  UZRU10A_WAIT_START_CHARGE_CURRENT_MEASURE_CALIBRATION = CHARGE_CURRENT_MEASURE_CALIBRATION_MASK + STATE_WAIT_START,
  UZRU10A_CHARGE_CURRENT_MEASURE_CALIBRATION = CHARGE_CURRENT_MEASURE_CALIBRATION_MASK + STATE_STAGE,
  UZRU10A_STOP_CHARGE_CURRENT_MEASURE_CALIBRATION = CHARGE_CURRENT_MEASURE_CALIBRATION_MASK + STATE_STOP,
  UZRU10A_WAIT_STOP_CHARGE_CURRENT_MEASURE_CALIBRATION = CHARGE_CURRENT_MEASURE_CALIBRATION_MASK + STATE_WAIT_STOP,
  
  UZRU10A_START_DISCHARGE_CURRENT_MEASURE_CALIBRATION = DISCHARGE_CURRENT_MEASURE_CALIBRATION_MASK + STATE_START,
  UZRU10A_WAIT_START_DISCHARGE_CURRENT_MEASURE_CALIBRATION = DISCHARGE_CURRENT_MEASURE_CALIBRATION_MASK + STATE_WAIT_START,
  UZRU10A_DISCHARGE_CURRENT_MEASURE_CALIBRATION = DISCHARGE_CURRENT_MEASURE_CALIBRATION_MASK + STATE_STAGE,
  UZRU10A_STOP_DISCHARGE_CURRENT_MEASURE_CALIBRATION = DISCHARGE_CURRENT_MEASURE_CALIBRATION_MASK + STATE_STOP,
  UZRU10A_WAIT_STOP_DISCHARGE_CURRENT_MEASURE_CALIBRATION = DISCHARGE_CURRENT_MEASURE_CALIBRATION_MASK + STATE_WAIT_STOP,
  
  UZRU10A_CLEAR = STATE_CLEAR
  
} eUzru10aStates;

void ChargeControllerStartDischarge ();
void ChargeControllerStopDischarge ();
void ChargeControllerStartCharge ();
void ChargeControllerStopCharge ();

#endif // __UZRU10A_H__
