--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml top_level.twx top_level.ncd -o top_level.twr top_level.pcf
-ucf Nexys3_master.ucf

Design file:              top_level.ncd
Physical constraint file: top_level.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock Clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
HS          |         5.979(R)|      SLOW  |         3.694(R)|      FAST  |pixel_clk         |   0.000|
VS          |         6.561(R)|      SLOW  |         4.052(R)|      FAST  |pixel_clk         |   0.000|
rgb<0>      |        13.002(R)|      SLOW  |         5.022(R)|      FAST  |pixel_clk         |   0.000|
rgb<1>      |        15.439(R)|      SLOW  |         4.902(R)|      FAST  |pixel_clk         |   0.000|
rgb<2>      |        15.179(R)|      SLOW  |         4.883(R)|      FAST  |pixel_clk         |   0.000|
rgb<3>      |        15.360(R)|      SLOW  |         4.937(R)|      FAST  |pixel_clk         |   0.000|
rgb<4>      |        15.284(R)|      SLOW  |         4.897(R)|      FAST  |pixel_clk         |   0.000|
rgb<5>      |        15.372(R)|      SLOW  |         4.861(R)|      FAST  |pixel_clk         |   0.000|
rgb<6>      |        15.180(R)|      SLOW  |         4.880(R)|      FAST  |pixel_clk         |   0.000|
rgb<7>      |        15.064(R)|      SLOW  |         4.774(R)|      FAST  |pixel_clk         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |    7.117|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Mon May 07 19:31:01 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 227 MB



