{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1571869485943 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1571869485943 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 23 19:24:45 2019 " "Processing started: Wed Oct 23 19:24:45 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1571869485943 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1571869485943 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cap10 -c cap10 " "Command: quartus_map --read_settings_files=on --write_settings_files=off cap10 -c cap10" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1571869485943 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1571869486552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fulladder-structural " "Found design unit 1: fulladder-structural" {  } { { "fulladder.vhd" "" { Text "C:/Users/alunos/Downloads/EEL7123-master/EEL7123-master/Codigos/Cap10/fulladder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1571869487242 ""} { "Info" "ISGN_ENTITY_NAME" "1 fulladder " "Found entity 1: fulladder" {  } { { "fulladder.vhd" "" { Text "C:/Users/alunos/Downloads/EEL7123-master/EEL7123-master/Codigos/Cap10/fulladder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1571869487242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1571869487242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fuctions.vhd 2 0 " "Found 2 design units, including 0 entities, in source file fuctions.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fuctions " "Found design unit 1: fuctions" {  } { { "fuctions.vhd" "" { Text "C:/Users/alunos/Downloads/EEL7123-master/EEL7123-master/Codigos/Cap10/fuctions.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1571869487257 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 fuctions-body " "Found design unit 2: fuctions-body" {  } { { "fuctions.vhd" "" { Text "C:/Users/alunos/Downloads/EEL7123-master/EEL7123-master/Codigos/Cap10/fuctions.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1571869487257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1571869487257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux4_1-bhv " "Found design unit 1: Mux4_1-bhv" {  } { { "Mux4_1.vhd" "" { Text "C:/Users/alunos/Downloads/EEL7123-master/EEL7123-master/Codigos/Cap10/Mux4_1.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1571869487257 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux4_1 " "Found entity 1: Mux4_1" {  } { { "Mux4_1.vhd" "" { Text "C:/Users/alunos/Downloads/EEL7123-master/EEL7123-master/Codigos/Cap10/Mux4_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1571869487257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1571869487257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "csa.vhd 2 1 " "Found 2 design units, including 1 entities, in source file csa.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CSA_trunc-circuito_logico " "Found design unit 1: CSA_trunc-circuito_logico" {  } { { "CSA.vhd" "" { Text "C:/Users/alunos/Downloads/EEL7123-master/EEL7123-master/Codigos/Cap10/CSA.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1571869487257 ""} { "Info" "ISGN_ENTITY_NAME" "1 CSA_trunc " "Found entity 1: CSA_trunc" {  } { { "CSA.vhd" "" { Text "C:/Users/alunos/Downloads/EEL7123-master/EEL7123-master/Codigos/Cap10/CSA.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1571869487257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1571869487257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpa.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpa.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPA-circuito_logico " "Found design unit 1: CPA-circuito_logico" {  } { { "CPA.vhd" "" { Text "C:/Users/alunos/Downloads/EEL7123-master/EEL7123-master/Codigos/Cap10/CPA.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1571869487273 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPA " "Found entity 1: CPA" {  } { { "CPA.vhd" "" { Text "C:/Users/alunos/Downloads/EEL7123-master/EEL7123-master/Codigos/Cap10/CPA.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1571869487273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1571869487273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cap10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cap10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cap10-Structural " "Found design unit 1: cap10-Structural" {  } { { "cap10.vhd" "" { Text "C:/Users/alunos/Downloads/EEL7123-master/EEL7123-master/Codigos/Cap10/cap10.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1571869487273 ""} { "Info" "ISGN_ENTITY_NAME" "1 cap10 " "Found entity 1: cap10" {  } { { "cap10.vhd" "" { Text "C:/Users/alunos/Downloads/EEL7123-master/EEL7123-master/Codigos/Cap10/cap10.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1571869487273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1571869487273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpa_trunc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpa_trunc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPA_trunc-circuito_logico " "Found design unit 1: CPA_trunc-circuito_logico" {  } { { "CPA_trunc.vhd" "" { Text "C:/Users/alunos/Downloads/EEL7123-master/EEL7123-master/Codigos/Cap10/CPA_trunc.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1571869487273 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPA_trunc " "Found entity 1: CPA_trunc" {  } { { "CPA_trunc.vhd" "" { Text "C:/Users/alunos/Downloads/EEL7123-master/EEL7123-master/Codigos/Cap10/CPA_trunc.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1571869487273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1571869487273 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cap10 " "Elaborating entity \"cap10\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1571869487320 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mux2_sig2 cap10.vhd(65) " "Verilog HDL or VHDL warning at cap10.vhd(65): object \"mux2_sig2\" assigned a value but never read" {  } { { "cap10.vhd" "" { Text "C:/Users/alunos/Downloads/EEL7123-master/EEL7123-master/Codigos/Cap10/cap10.vhd" 65 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1571869487320 "|cap10"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mux3_sig2 cap10.vhd(65) " "Verilog HDL or VHDL warning at cap10.vhd(65): object \"mux3_sig2\" assigned a value but never read" {  } { { "cap10.vhd" "" { Text "C:/Users/alunos/Downloads/EEL7123-master/EEL7123-master/Codigos/Cap10/cap10.vhd" 65 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1571869487320 "|cap10"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mux4_sig2 cap10.vhd(65) " "Verilog HDL or VHDL warning at cap10.vhd(65): object \"mux4_sig2\" assigned a value but never read" {  } { { "cap10.vhd" "" { Text "C:/Users/alunos/Downloads/EEL7123-master/EEL7123-master/Codigos/Cap10/cap10.vhd" 65 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1571869487320 "|cap10"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPA_trunc CPA_trunc:\\converter:CPA1 " "Elaborating entity \"CPA_trunc\" for hierarchy \"CPA_trunc:\\converter:CPA1\"" {  } { { "cap10.vhd" "\\converter:CPA1" { Text "C:/Users/alunos/Downloads/EEL7123-master/EEL7123-master/Codigos/Cap10/cap10.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1571869487320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladder CPA_trunc:\\converter:CPA1\|fulladder:\\cpa_1:0:cpa_j " "Elaborating entity \"fulladder\" for hierarchy \"CPA_trunc:\\converter:CPA1\|fulladder:\\cpa_1:0:cpa_j\"" {  } { { "CPA_trunc.vhd" "\\cpa_1:0:cpa_j" { Text "C:/Users/alunos/Downloads/EEL7123-master/EEL7123-master/Codigos/Cap10/CPA_trunc.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1571869487335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux4_1 Mux4_1:\\converter:mux1 " "Elaborating entity \"Mux4_1\" for hierarchy \"Mux4_1:\\converter:mux1\"" {  } { { "cap10.vhd" "\\converter:mux1" { Text "C:/Users/alunos/Downloads/EEL7123-master/EEL7123-master/Codigos/Cap10/cap10.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1571869487351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CSA_trunc CSA_trunc:\\converter:CSA2 " "Elaborating entity \"CSA_trunc\" for hierarchy \"CSA_trunc:\\converter:CSA2\"" {  } { { "cap10.vhd" "\\converter:CSA2" { Text "C:/Users/alunos/Downloads/EEL7123-master/EEL7123-master/Codigos/Cap10/cap10.vhd" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1571869487351 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "cap10.vhd" "" { Text "C:/Users/alunos/Downloads/EEL7123-master/EEL7123-master/Codigos/Cap10/cap10.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1571869488786 "|cap10|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "cap10.vhd" "" { Text "C:/Users/alunos/Downloads/EEL7123-master/EEL7123-master/Codigos/Cap10/cap10.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1571869488786 "|cap10|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "cap10.vhd" "" { Text "C:/Users/alunos/Downloads/EEL7123-master/EEL7123-master/Codigos/Cap10/cap10.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1571869488786 "|cap10|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "cap10.vhd" "" { Text "C:/Users/alunos/Downloads/EEL7123-master/EEL7123-master/Codigos/Cap10/cap10.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1571869488786 "|cap10|LEDR[15]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1571869488786 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1571869489551 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1571869489551 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "170 " "Implemented 170 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1571869489613 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1571869489613 ""} { "Info" "ICUT_CUT_TM_LCELLS" "138 " "Implemented 138 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1571869489613 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1571869489613 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "486 " "Peak virtual memory: 486 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1571869489660 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 23 19:24:49 2019 " "Processing ended: Wed Oct 23 19:24:49 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1571869489660 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1571869489660 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1571869489660 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1571869489660 ""}
