INFO: [VRFC 10-2263] Analyzing Verilog file "/home/VLSI-24/17P61A0405/FlipFlop/T/T.srcs/sources_1/new/T.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module T
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/VLSI-24/17P61A0405/FlipFlop/T/T.srcs/sim_1/new/T_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module T_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/VLSI-24/17P61A0405/FlipFlop/T/T.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
