```verilog
module down_counter #(
    parameter WIDTH = 4
)(
    input  wire             clk,
    input  wire             reset,
    input  wire             enable,
    output reg [WIDTH-1:0]  count
);

    always @(posedge clk) begin
        if (reset)
            count <= {WIDTH{1'b1}};
        else if (enable)
            count <= count - 1'b1;
    end

endmodule
```
