Version 4.0 HI-TECH Software Intermediate Code
[v F6708 `(v ~T0 @X0 0 tf ]
[v F6710 `(v ~T0 @X0 0 tf ]
[v F6712 `(uc ~T0 @X0 0 tf ]
[v F6714 `(v ~T0 @X0 0 tf1`uc ]
[v F6717 `(a ~T0 @X0 0 tf ]
[v F6719 `(a ~T0 @X0 0 tf ]
[v F6721 `(a ~T0 @X0 0 tf ]
[v F6723 `(v ~T0 @X0 0 tf ]
[v F6725 `(v ~T0 @X0 0 tf ]
[v F6727 `(v ~T0 @X0 0 tf1`a ]
[v F6730 `(a ~T0 @X0 0 tf ]
[v F6732 `(a ~T0 @X0 0 tf ]
[v F6734 `(v ~T0 @X0 0 tf1`ul ]
[v F6737 `(ul ~T0 @X0 0 tf ]
[v F6739 `(v ~T0 @X0 0 tf1`ul ]
[v F6742 `(ul ~T0 @X0 0 tf ]
[v F6744 `(ui ~T0 @X0 0 tf ]
[v F6747 `(v ~T0 @X0 0 tf ]
[v F6746 `(v ~T0 @X0 0 tf1`*F6747 ]
[v F6751 `(v ~T0 @X0 0 tf ]
[v F6750 `(v ~T0 @X0 0 tf1`*F6751 ]
[v F6755 `(v ~T0 @X0 0 tf ]
[v F6754 `(v ~T0 @X0 0 tf1`*F6755 ]
[v F6759 `(v ~T0 @X0 0 tf ]
[v F6758 `(v ~T0 @X0 0 tf1`*F6759 ]
[v F6763 `(v ~T0 @X0 0 tf ]
[v F6762 `(v ~T0 @X0 0 tf1`*F6763 ]
[v F6767 `(v ~T0 @X0 0 tf ]
[v F6766 `(v ~T0 @X0 0 tf1`*F6767 ]
[v F6771 `(v ~T0 @X0 0 tf ]
[v F6770 `(v ~T0 @X0 0 tf1`*F6771 ]
"58 D:\Dropbox\Program\ForMicrochip\test\test_5PinDisplay_16F13145\My_MCC_Config\mcc\mcc_generated_files\uart\src/../uart_drv_interface.h
[s S881 `*F6708 1 `*F6710 1 `*F6712 1 `*F6714 1 `*F6717 1 `*F6719 1 `*F6721 1 `*F6723 1 `*F6725 1 `*F6727 1 `*F6730 1 `*F6732 1 `*F6734 1 `*F6737 1 `*F6739 1 `*F6742 1 `*F6744 1 `*F6746 1 `*F6750 1 `*F6754 1 `*F6758 1 `*F6762 1 `*F6766 1 `*F6770 1 ]
[n S881 . Initialize Deinitialize Read Write IsRxReady IsTxReady IsTxDone TransmitEnable TransmitDisable AutoBaudSet AutoBaudQuery AutoBaudEventEnableGet BRGCountSet BRGCountGet BaudRateSet BaudRateGet ErrorGet TxCompleteCallbackRegister RxCompleteCallbackRegister TxCollisionCallbackRegister FramingErrorCallbackRegister OverrunErrorCallbackRegister ParityErrorCallbackRegister EventCallbackRegister ]
"117 D:\Dropbox\Program\ForMicrochip\test\test_5PinDisplay_16F13145\My_MCC_Config\mcc\mcc_generated_files\uart\src/../eusart1.h
[v _EUSART1_Initialize `(v ~T0 @X0 0 ef ]
"125
[v _EUSART1_Deinitialize `(v ~T0 @X0 0 ef ]
"269
[v _EUSART1_Read `(uc ~T0 @X0 0 ef ]
"279
[v _EUSART1_Write `(v ~T0 @X0 0 ef1`uc ]
"233
[v _EUSART1_IsRxReady `(a ~T0 @X0 0 ef ]
"242
[v _EUSART1_IsTxReady `(a ~T0 @X0 0 ef ]
"251
[v _EUSART1_IsTxDone `(a ~T0 @X0 0 ef ]
"150
[v _EUSART1_TransmitEnable `(v ~T0 @X0 0 ef ]
"158
[v _EUSART1_TransmitDisable `(v ~T0 @X0 0 ef ]
"200
[v _EUSART1_AutoBaudSet `(v ~T0 @X0 0 ef1`a ]
"208
[v _EUSART1_AutoBaudQuery `(a ~T0 @X0 0 ef ]
[v F6828 `(a ~T0 @X0 0 tf ]
[v F6829 `(v ~T0 @X0 0 tf1`ul ]
[v F6831 `(ul ~T0 @X0 0 tf ]
[v F6832 `(v ~T0 @X0 0 tf1`ul ]
[v F6834 `(ul ~T0 @X0 0 tf ]
"259
[v _EUSART1_ErrorGet `(ui ~T0 @X0 0 ef ]
[v F6837 `(v ~T0 @X0 0 tf ]
[v F6836 `(v ~T0 @X0 0 tf1`*F6837 ]
[v F6840 `(v ~T0 @X0 0 tf ]
[v F6839 `(v ~T0 @X0 0 tf1`*F6840 ]
[v F6843 `(v ~T0 @X0 0 tf ]
[v F6842 `(v ~T0 @X0 0 tf1`*F6843 ]
[v F6807 `(v ~T0 @X0 0 tf ]
"287
[v _EUSART1_FramingErrorCallbackRegister `(v ~T0 @X0 0 ef1`*F6807 ]
[v F6811 `(v ~T0 @X0 0 tf ]
"295
[v _EUSART1_OverrunErrorCallbackRegister `(v ~T0 @X0 0 ef1`*F6811 ]
[v F6852 `(v ~T0 @X0 0 tf ]
[v F6851 `(v ~T0 @X0 0 tf1`*F6852 ]
[v F6855 `(v ~T0 @X0 0 tf ]
[v F6854 `(v ~T0 @X0 0 tf1`*F6855 ]
"91
[s S883 :1 `uc 1 :1 `uc 1 :1 `uc 1 :5 `uc 1 ]
[n S883 . perr ferr oerr reserved ]
"90
[u S882 `S883 1 `ui 1 ]
[n S882 . . status ]
[v F6859 `(v ~T0 @X0 0 tf ]
[v F6860 `(v ~T0 @X0 0 tf ]
[v F6862 `(v ~T0 @X0 0 tf ]
[v F6863 `(v ~T0 @X0 0 tf ]
"6930 C:/Users/bills/.mchp_packs/Microchip/PIC16F1xxxx_DFP/1.29.444/xc8\pic\include\proc/pic16f13145.h
[v _BAUD1CON `Vuc ~T0 @X0 0 e@1810 ]
"6806
[v _RC1STA `Vuc ~T0 @X0 0 e@1808 ]
"6868
[v _TX1STA `Vuc ~T0 @X0 0 e@1809 ]
"6766
[v _SP1BRGL `Vuc ~T0 @X0 0 e@1806 ]
"6786
[v _SP1BRGH `Vuc ~T0 @X0 0 e@1807 ]
"91 D:\Dropbox\Program\ForMicrochip\test\test_5PinDisplay_16F13145\My_MCC_Config\mcc\mcc_generated_files\uart\src\eusart1.c
[v _EUSART1_DefaultFramingErrorCallback `(v ~T0 @X0 0 sf ]
"92
[v _EUSART1_DefaultOverrunErrorCallback `(v ~T0 @X0 0 sf ]
"6812 C:/Users/bills/.mchp_packs/Microchip/PIC16F1xxxx_DFP/1.29.444/xc8\pic\include\proc/pic16f13145.h
[s S341 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S341 . RX9D OERR FERR ADDEN CREN SREN RX9 SPEN ]
"6811
[u S340 `S341 1 ]
[n S340 . . ]
"6823
[v _RC1STAbits `VS340 ~T0 @X0 0 e@1808 ]
"6874
[s S343 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S343 . TX9D TRMT BRGH SENDB SYNC TXEN TX9 CSRC ]
"6873
[u S342 `S343 1 ]
[n S342 . . ]
"6885
[v _TX1STAbits `VS342 ~T0 @X0 0 e@1809 ]
"6936
[s S345 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S345 . ABDEN WUE . BRG16 SCKP . RCIDL ABDOVF ]
"6935
[u S344 `S345 1 ]
[n S344 . . ]
"6947
[v _BAUD1CONbits `VS344 ~T0 @X0 0 e@1810 ]
"954
[s S57 :2 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S57 . . CLC1IF CLC2IF CLC3IF CLC4IF TX1IF RC1IF ]
"953
[u S56 `S57 1 ]
[n S56 . . ]
"964
[v _PIR4bits `VS56 ~T0 @X0 0 e@144 ]
[v F6888 `(v ~T0 @X0 0 tf ]
[v F6889 `(v ~T0 @X0 0 tf ]
"6719
[v _RC1REG `Vuc ~T0 @X0 0 e@1804 ]
"6739
[v _TX1REG `Vuc ~T0 @X0 0 e@1805 ]
[v F6895 `(v ~T0 @X0 0 tf ]
[v F6897 `(v ~T0 @X0 0 tf ]
[v F6898 `(v ~T0 @X0 0 tf ]
[v F6901 `(v ~T0 @X0 0 tf ]
[v F6903 `(v ~T0 @X0 0 tf ]
[v F6904 `(v ~T0 @X0 0 tf ]
"38 C:/Users/bills/.mchp_packs/Microchip/PIC16F1xxxx_DFP/1.29.444/xc8\pic\include\proc/pic16f13145.h
[; <" INDF0 equ 00h ;# ">
"58
[; <" INDF1 equ 01h ;# ">
"78
[; <" PCL equ 02h ;# ">
"98
[; <" STATUS equ 03h ;# ">
"161
[; <" FSR0L equ 04h ;# ">
"181
[; <" FSR0H equ 05h ;# ">
"205
[; <" FSR1L equ 06h ;# ">
"225
[; <" FSR1H equ 07h ;# ">
"245
[; <" BSR equ 08h ;# ">
"303
[; <" WREG equ 09h ;# ">
"323
[; <" PCLATH equ 0Ah ;# ">
"343
[; <" INTCON equ 0Bh ;# ">
"376
[; <" PORTA equ 0Ch ;# ">
"426
[; <" PORTB equ 0Dh ;# ">
"465
[; <" PORTC equ 0Eh ;# ">
"527
[; <" TRISA equ 012h ;# ">
"572
[; <" TRISB equ 013h ;# ">
"611
[; <" TRISC equ 014h ;# ">
"673
[; <" LATA equ 018h ;# ">
"718
[; <" LATB equ 019h ;# ">
"757
[; <" LATC equ 01Ah ;# ">
"819
[; <" PIR0 equ 08Ch ;# ">
"852
[; <" PIR1 equ 08Dh ;# ">
"909
[; <" PIR2 equ 08Eh ;# ">
"943
[; <" PIR3 equ 08Fh ;# ">
"950
[; <" PIR4 equ 090h ;# ">
"1001
[; <" PIR5 equ 091h ;# ">
"1041
[; <" PIR6 equ 092h ;# ">
"1067
[; <" PIR7 equ 093h ;# ">
"1105
[; <" PIE0 equ 096h ;# ">
"1138
[; <" PIE1 equ 097h ;# ">
"1195
[; <" PIE2 equ 098h ;# ">
"1229
[; <" PIE3 equ 099h ;# ">
"1236
[; <" PIE4 equ 09Ah ;# ">
"1287
[; <" PIE5 equ 09Bh ;# ">
"1327
[; <" PIE6 equ 09Ch ;# ">
"1353
[; <" PIE7 equ 09Dh ;# ">
"1391
[; <" PMD0 equ 010Ch ;# ">
"1443
[; <" PMD1 equ 010Dh ;# ">
"1483
[; <" PMD2 equ 010Eh ;# ">
"1516
[; <" PMD3 equ 010Fh ;# ">
"1568
[; <" PMD4 equ 0110h ;# ">
"1601
[; <" PMD5 equ 0111h ;# ">
"1627
[; <" WDTCON0 equ 018Ch ;# ">
"1738
[; <" WDTCON1 equ 018Dh ;# ">
"1858
[; <" WDTPS equ 018Eh ;# ">
"1865
[; <" WDTPSL equ 018Eh ;# ">
"1943
[; <" WDTPSH equ 018Fh ;# ">
"2021
[; <" WDTTMR equ 0190h ;# ">
"2118
[; <" BORCON equ 0191h ;# ">
"2145
[; <" PCON0 equ 0192h ;# ">
"2207
[; <" PCON1 equ 0193h ;# ">
"2228
[; <" TMR0L equ 019Ch ;# ">
"2233
[; <" TMR0 equ 019Ch ;# ">
"2366
[; <" TMR0H equ 019Dh ;# ">
"2371
[; <" PR0 equ 019Dh ;# ">
"2620
[; <" T0CON0 equ 019Eh ;# ">
"2744
[; <" T0CON1 equ 019Fh ;# ">
"2886
[; <" FVRCON equ 020Ch ;# ">
"2975
[; <" CPCON equ 020Dh ;# ">
"3020
[; <" CPUDOZE equ 028Ch ;# ">
"3065
[; <" OSCCON1 equ 028Dh ;# ">
"3135
[; <" OSCCON2 equ 028Eh ;# ">
"3205
[; <" OSCCON3 equ 028Fh ;# ">
"3239
[; <" OSCSTAT equ 0290h ;# ">
"3296
[; <" OSCEN equ 0291h ;# ">
"3348
[; <" OSCTUNE equ 0292h ;# ">
"3406
[; <" OSCFRQ equ 0293h ;# ">
"3446
[; <" TMR1 equ 030Ch ;# ">
"3453
[; <" TMR1L equ 030Ch ;# ">
"3623
[; <" TMR1H equ 030Dh ;# ">
"3743
[; <" T1CON equ 030Eh ;# ">
"3839
[; <" T1GCON equ 030Fh ;# ">
"3844
[; <" PR1 equ 030Fh ;# ">
"4035
[; <" T1GATE equ 0310h ;# ">
"4040
[; <" TMR1GATE equ 0310h ;# ">
"4201
[; <" T1CLK equ 0311h ;# ">
"4206
[; <" TMR1CLK equ 0311h ;# ">
"4367
[; <" T2TMR equ 038Ch ;# ">
"4372
[; <" TMR2 equ 038Ch ;# ">
"4421
[; <" T2PR equ 038Dh ;# ">
"4426
[; <" PR2 equ 038Dh ;# ">
"4475
[; <" T2CON equ 038Eh ;# ">
"4621
[; <" T2HLT equ 038Fh ;# ">
"4761
[; <" T2CLKCON equ 0390h ;# ">
"4766
[; <" T2CLK equ 0390h ;# ">
"4943
[; <" T2RST equ 0391h ;# ">
"5035
[; <" CCPR1 equ 040Ch ;# ">
"5042
[; <" CCPR1L equ 040Ch ;# ">
"5062
[; <" CCPR1H equ 040Dh ;# ">
"5082
[; <" CCP1CON equ 040Eh ;# ">
"5209
[; <" CCP1CAP equ 040Fh ;# ">
"5289
[; <" CCPR2 equ 0410h ;# ">
"5296
[; <" CCPR2L equ 0410h ;# ">
"5316
[; <" CCPR2H equ 0411h ;# ">
"5336
[; <" CCP2CON equ 0412h ;# ">
"5463
[; <" CCP2CAP equ 0413h ;# ">
"5543
[; <" CCPTMRS0 equ 041Fh ;# ">
"5569
[; <" CLBCON equ 050Ch ;# ">
"5605
[; <" CLBSWINU equ 050Dh ;# ">
"5675
[; <" CLBSWINH equ 050Eh ;# ">
"5745
[; <" CLBSWINM equ 050Fh ;# ">
"5815
[; <" CLBSWINL equ 0510h ;# ">
"5885
[; <" CLBCLK equ 0515h ;# ">
"5931
[; <" CLBPPSCON4 equ 0516h ;# ">
"5957
[; <" CLBPPSCON3 equ 0517h ;# ">
"5983
[; <" CLBPPSCON2 equ 0518h ;# ">
"6009
[; <" CLBPPSCON1 equ 0519h ;# ">
"6035
[; <" CLCnCON equ 068Ch ;# ">
"6100
[; <" CLCnPOL equ 068Dh ;# ">
"6145
[; <" CLCnSEL0 equ 068Eh ;# ">
"6209
[; <" CLCnSEL1 equ 068Fh ;# ">
"6273
[; <" CLCnSEL2 equ 0690h ;# ">
"6337
[; <" CLCnSEL3 equ 0691h ;# ">
"6401
[; <" CLCnGLS0 equ 0692h ;# ">
"6463
[; <" CLCnGLS1 equ 0693h ;# ">
"6525
[; <" CLCnGLS2 equ 0694h ;# ">
"6587
[; <" CLCnGLS3 equ 0695h ;# ">
"6649
[; <" CLCSELECT equ 0696h ;# ">
"6683
[; <" CLCDATA equ 0697h ;# ">
"6721
[; <" RC1REG equ 070Ch ;# ">
"6741
[; <" TX1REG equ 070Dh ;# ">
"6761
[; <" SP1BRG equ 070Eh ;# ">
"6768
[; <" SP1BRGL equ 070Eh ;# ">
"6788
[; <" SP1BRGH equ 070Fh ;# ">
"6808
[; <" RC1STA equ 0710h ;# ">
"6870
[; <" TX1STA equ 0711h ;# ">
"6932
[; <" BAUD1CON equ 0712h ;# ">
"6984
[; <" SSP1BUF equ 078Ch ;# ">
"7004
[; <" SSP1ADD equ 078Dh ;# ">
"7124
[; <" SSP1MSK equ 078Eh ;# ">
"7194
[; <" SSP1STAT equ 078Fh ;# ">
"7558
[; <" SSP1CON1 equ 0790h ;# ">
"7678
[; <" SSP1CON2 equ 0791h ;# ">
"7865
[; <" SSP1CON3 equ 0792h ;# ">
"7927
[; <" CM1CON0 equ 080Ch ;# ">
"8019
[; <" CM1CON1 equ 080Dh ;# ">
"8059
[; <" CM1NCH equ 080Eh ;# ">
"8119
[; <" CM1PCH equ 080Fh ;# ">
"8179
[; <" CM2CON0 equ 0810h ;# ">
"8271
[; <" CM2CON1 equ 0811h ;# ">
"8311
[; <" CM2NCH equ 0812h ;# ">
"8371
[; <" CM2PCH equ 0813h ;# ">
"8431
[; <" CMOUT equ 081Fh ;# ">
"8457
[; <" PWM1DC equ 0820h ;# ">
"8464
[; <" PWM1DCL equ 0820h ;# ">
"8485
[; <" PWM1DCH equ 0821h ;# ">
"8505
[; <" PWM1CON equ 0822h ;# ">
"8561
[; <" PWM2DC equ 0823h ;# ">
"8568
[; <" PWM2DCL equ 0823h ;# ">
"8589
[; <" PWM2DCH equ 0824h ;# ">
"8609
[; <" PWM2CON equ 0825h ;# ">
"8665
[; <" PWMTMRS0 equ 082Fh ;# ">
"8691
[; <" DAC1CON equ 088Ch ;# ">
"8757
[; <" DAC1DATL equ 088Dh ;# ">
"8785
[; <" NVMADR equ 01C8Ch ;# ">
"8792
[; <" NVMADRL equ 01C8Ch ;# ">
"8862
[; <" NVMADRH equ 01C8Dh ;# ">
"8926
[; <" NVMDAT equ 01C8Eh ;# ">
"8933
[; <" NVMDATL equ 01C8Eh ;# ">
"9003
[; <" NVMDATH equ 01C8Fh ;# ">
"9061
[; <" NVMCON1 equ 01C90h ;# ">
"9117
[; <" NVMCON2 equ 01C91h ;# ">
"9137
[; <" SCANCON0 equ 01C92h ;# ">
"9202
[; <" SCANLADR equ 01C93h ;# ">
"9209
[; <" SCANLADRL equ 01C93h ;# ">
"9229
[; <" SCANLADRH equ 01C94h ;# ">
"9249
[; <" SCANHADR equ 01C96h ;# ">
"9256
[; <" SCANHADRL equ 01C96h ;# ">
"9276
[; <" SCANHADRH equ 01C97h ;# ">
"9296
[; <" SCANDPS equ 01C99h ;# ">
"9316
[; <" SCANTRIG equ 01C9Ah ;# ">
"9336
[; <" CRCDATA equ 01C9Dh ;# ">
"9343
[; <" CRCDATAL equ 01C9Dh ;# ">
"9413
[; <" CRCDATAH equ 01C9Eh ;# ">
"9483
[; <" CRCDATAU equ 01C9Fh ;# ">
"9553
[; <" CRCDATAT equ 01CA0h ;# ">
"9623
[; <" CRCOUT equ 01CA1h ;# ">
"9628
[; <" CRCSHFT equ 01CA1h ;# ">
"9632
[; <" CRCXOR equ 01CA1h ;# ">
"9639
[; <" CRCOUTL equ 01CA1h ;# ">
"9709
[; <" CRCSHFTL equ 01CA1h ;# ">
"9714
[; <" CRCSHIFTL equ 01CA1h ;# ">
"9847
[; <" CRCXORL equ 01CA1h ;# ">
"9917
[; <" CRCOUTH equ 01CA2h ;# ">
"9987
[; <" CRCSHFTH equ 01CA2h ;# ">
"9992
[; <" CRCSHIFTH equ 01CA2h ;# ">
"10125
[; <" CRCXORH equ 01CA2h ;# ">
"10195
[; <" CRCOUTU equ 01CA3h ;# ">
"10265
[; <" CRCSHFTU equ 01CA3h ;# ">
"10270
[; <" CRCSHIFTU equ 01CA3h ;# ">
"10403
[; <" CRCXORU equ 01CA3h ;# ">
"10473
[; <" CRCOUTT equ 01CA4h ;# ">
"10543
[; <" CRCSHFTT equ 01CA4h ;# ">
"10548
[; <" CRCSHIFTT equ 01CA4h ;# ">
"10681
[; <" CRCXORT equ 01CA4h ;# ">
"10751
[; <" CRCCON0 equ 01CA5h ;# ">
"10852
[; <" CRCCON1 equ 01CA6h ;# ">
"10904
[; <" CRCCON2 equ 01CA7h ;# ">
"10956
[; <" ADLTH equ 01D0Ch ;# ">
"10963
[; <" ADLTHL equ 01D0Ch ;# ">
"11091
[; <" ADLTHH equ 01D0Dh ;# ">
"11219
[; <" ADUTH equ 01D0Eh ;# ">
"11226
[; <" ADUTHL equ 01D0Eh ;# ">
"11354
[; <" ADUTHH equ 01D0Fh ;# ">
"11482
[; <" ADERR equ 01D10h ;# ">
"11489
[; <" ADERRL equ 01D10h ;# ">
"11617
[; <" ADERRH equ 01D11h ;# ">
"11745
[; <" ADSTPT equ 01D12h ;# ">
"11752
[; <" ADSTPTL equ 01D12h ;# ">
"11880
[; <" ADSTPTH equ 01D13h ;# ">
"12008
[; <" ADFLTR equ 01D14h ;# ">
"12015
[; <" ADFLTRL equ 01D14h ;# ">
"12143
[; <" ADFLTRH equ 01D15h ;# ">
"12273
[; <" ADACC equ 01D16h ;# ">
"12280
[; <" ADACCL equ 01D16h ;# ">
"12408
[; <" ADACCH equ 01D17h ;# ">
"12536
[; <" ADACCU equ 01D18h ;# ">
"12592
[; <" ADCNT equ 01D19h ;# ">
"12720
[; <" ADRPT equ 01D1Ah ;# ">
"12848
[; <" ADPREV equ 01D1Bh ;# ">
"12855
[; <" ADPREVL equ 01D1Bh ;# ">
"12983
[; <" ADPREVH equ 01D1Ch ;# ">
"13111
[; <" ADRES equ 01D1Dh ;# ">
"13118
[; <" ADRESL equ 01D1Dh ;# ">
"13246
[; <" ADRESH equ 01D1Eh ;# ">
"13366
[; <" ADPCH equ 01D1Fh ;# ">
"13424
[; <" ADACQ equ 01D21h ;# ">
"13431
[; <" ADACQL equ 01D21h ;# ">
"13559
[; <" ADACQH equ 01D22h ;# ">
"13651
[; <" ADCAP equ 01D23h ;# ">
"13703
[; <" ADPRE equ 01D24h ;# ">
"13710
[; <" ADPREL equ 01D24h ;# ">
"13838
[; <" ADPREH equ 01D25h ;# ">
"13930
[; <" ADCON0 equ 01D26h ;# ">
"14040
[; <" ADCON1 equ 01D27h ;# ">
"14112
[; <" ADCON2 equ 01D28h ;# ">
"14254
[; <" ADCON3 equ 01D29h ;# ">
"14384
[; <" ADSTAT equ 01D2Ah ;# ">
"14516
[; <" ADREF equ 01D2Bh ;# ">
"14572
[; <" ADACT equ 01D2Ch ;# ">
"14676
[; <" ADCLK equ 01D2Dh ;# ">
"14780
[; <" ADCG1A equ 01D2Eh ;# ">
"14825
[; <" ADCG1B equ 01D2Fh ;# ">
"14864
[; <" ADCG1C equ 01D30h ;# ">
"14926
[; <" RA0PPS equ 01D8Ch ;# ">
"14946
[; <" RA1PPS equ 01D8Dh ;# ">
"14966
[; <" RA2PPS equ 01D8Eh ;# ">
"14986
[; <" RA4PPS equ 01D90h ;# ">
"15006
[; <" RA5PPS equ 01D91h ;# ">
"15026
[; <" RB4PPS equ 01D98h ;# ">
"15046
[; <" RB5PPS equ 01D99h ;# ">
"15066
[; <" RB6PPS equ 01D9Ah ;# ">
"15086
[; <" RB7PPS equ 01D9Bh ;# ">
"15106
[; <" RC0PPS equ 01D9Ch ;# ">
"15126
[; <" RC1PPS equ 01D9Dh ;# ">
"15146
[; <" RC2PPS equ 01D9Eh ;# ">
"15166
[; <" RC3PPS equ 01D9Fh ;# ">
"15186
[; <" RC4PPS equ 01DA0h ;# ">
"15206
[; <" RC5PPS equ 01DA1h ;# ">
"15226
[; <" RC6PPS equ 01DA2h ;# ">
"15246
[; <" RC7PPS equ 01DA3h ;# ">
"15266
[; <" PPSLOCK equ 01E0Ch ;# ">
"15286
[; <" INTPPS equ 01E0Dh ;# ">
"15338
[; <" T0CKIPPS equ 01E0Eh ;# ">
"15390
[; <" T1CKIPPS equ 01E0Fh ;# ">
"15442
[; <" T1GPPS equ 01E10h ;# ">
"15494
[; <" T2INPPS equ 01E19h ;# ">
"15546
[; <" CCP1PPS equ 01E1Eh ;# ">
"15598
[; <" CCP2PPS equ 01E1Fh ;# ">
"15650
[; <" CLCIN0PPS equ 01E3Dh ;# ">
"15702
[; <" CLCIN1PPS equ 01E3Eh ;# ">
"15754
[; <" CLCIN2PPS equ 01E3Fh ;# ">
"15806
[; <" CLCIN3PPS equ 01E40h ;# ">
"15858
[; <" CK1PPS equ 01E41h ;# ">
"15863
[; <" RX1DTPPS equ 01E41h ;# ">
"15896
[; <" RX1PPS equ 01E42h ;# ">
"15901
[; <" TX1CKPPS equ 01E42h ;# ">
"15934
[; <" SSP1CLKPPS equ 01E47h ;# ">
"15986
[; <" SSP1DATPPS equ 01E48h ;# ">
"16038
[; <" SSP1SSPPS equ 01E49h ;# ">
"16090
[; <" ADACTPPS equ 01E50h ;# ">
"16110
[; <" CLBIN0PPS equ 01E57h ;# ">
"16130
[; <" CLBIN1PPS equ 01E58h ;# ">
"16150
[; <" CLBIN2PPS equ 01E59h ;# ">
"16170
[; <" CLBIN3PPS equ 01E5Ah ;# ">
"16190
[; <" ANSELA equ 01E8Ch ;# ">
"16268
[; <" WPUA equ 01E8Dh ;# ">
"16318
[; <" ODCONA equ 01E8Eh ;# ">
"16363
[; <" SLRCONA equ 01E8Fh ;# ">
"16408
[; <" INLVLA equ 01E90h ;# ">
"16458
[; <" IOCAP equ 01E91h ;# ">
"16508
[; <" IOCAN equ 01E92h ;# ">
"16558
[; <" IOCAF equ 01E93h ;# ">
"16608
[; <" ANSELB equ 01E96h ;# ">
"16674
[; <" WPUB equ 01E97h ;# ">
"16713
[; <" ODCONB equ 01E98h ;# ">
"16752
[; <" SLRCONB equ 01E99h ;# ">
"16791
[; <" INLVLB equ 01E9Ah ;# ">
"16830
[; <" IOCBP equ 01E9Bh ;# ">
"16869
[; <" IOCBN equ 01E9Ch ;# ">
"16908
[; <" IOCBF equ 01E9Dh ;# ">
"16947
[; <" ANSELC equ 01EA0h ;# ">
"17059
[; <" WPUC equ 01EA1h ;# ">
"17121
[; <" ODCONC equ 01EA2h ;# ">
"17183
[; <" SLRCONC equ 01EA3h ;# ">
"17245
[; <" INLVLC equ 01EA4h ;# ">
"17307
[; <" IOCCP equ 01EA5h ;# ">
"17369
[; <" IOCCN equ 01EA6h ;# ">
"17431
[; <" IOCCF equ 01EA7h ;# ">
"17493
[; <" RB4I2C equ 01EE5h ;# ">
"17526
[; <" RB6I2C equ 01EE7h ;# ">
"17559
[; <" UMTOAP equ 01F0Ch ;# ">
"17579
[; <" UMTOAL equ 01F0Dh ;# ">
"17599
[; <" UMTOAH equ 01F0Eh ;# ">
"17619
[; <" STATUS_SHAD equ 01FE4h ;# ">
"17659
[; <" WREG_SHAD equ 01FE5h ;# ">
"17679
[; <" BSR_SHAD equ 01FE6h ;# ">
"17699
[; <" PCLATH_SHAD equ 01FE7h ;# ">
"17719
[; <" FSR0_SHAD equ 01FE8h ;# ">
"17726
[; <" FSR0L_SHAD equ 01FE8h ;# ">
"17746
[; <" FSR0H_SHAD equ 01FE9h ;# ">
"17766
[; <" FSR1_SHAD equ 01FEAh ;# ">
"17773
[; <" FSR1L_SHAD equ 01FEAh ;# ">
"17793
[; <" FSR1H_SHAD equ 01FEBh ;# ">
"17813
[; <" STKPTR equ 01FEDh ;# ">
"17857
[; <" TOSL equ 01FEEh ;# ">
"17927
[; <" TOSH equ 01FEFh ;# ">
"47 D:\Dropbox\Program\ForMicrochip\test\test_5PinDisplay_16F13145\My_MCC_Config\mcc\mcc_generated_files\uart\src\eusart1.c
[v _UART1 `CS881 ~T0 @X0 1 e ]
[i _UART1
:U ..
:U ..
&U _EUSART1_Initialize
&U _EUSART1_Deinitialize
&U _EUSART1_Read
&U _EUSART1_Write
&U _EUSART1_IsRxReady
&U _EUSART1_IsTxReady
&U _EUSART1_IsTxDone
&U _EUSART1_TransmitEnable
&U _EUSART1_TransmitDisable
&U _EUSART1_AutoBaudSet
&U _EUSART1_AutoBaudQuery
-> -> -> 0 `i `*v `*F6828
-> -> -> 0 `i `*v `*F6829
-> -> -> 0 `i `*v `*F6831
-> -> -> 0 `i `*v `*F6832
-> -> -> 0 `i `*v `*F6834
&U _EUSART1_ErrorGet
-> -> -> 0 `i `*v `*F6836
-> -> -> 0 `i `*v `*F6839
-> -> -> 0 `i `*v `*F6842
&U _EUSART1_FramingErrorCallbackRegister
&U _EUSART1_OverrunErrorCallbackRegister
-> -> -> 0 `i `*v `*F6851
-> -> -> 0 `i `*v `*F6854
..
..
]
"82
[v _eusart1RxLastError `VS882 ~T0 @X0 1 s ]
"88
[v _EUSART1_FramingErrorHandler `*F6859 ~T0 @X0 1 s ]
[i _EUSART1_FramingErrorHandler
-> -> -> 0 `i `*v `*F6860
]
"89
[v _EUSART1_OverrunErrorHandler `*F6862 ~T0 @X0 1 s ]
[i _EUSART1_OverrunErrorHandler
-> -> -> 0 `i `*v `*F6863
]
"99
[v _EUSART1_Initialize `(v ~T0 @X0 1 ef ]
"100
{
[e :U _EUSART1_Initialize ]
[f ]
"104
[e = _BAUD1CON -> -> 72 `i `uc ]
"106
[e = _RC1STA -> -> 144 `i `uc ]
"108
[e = _TX1STA -> -> 38 `i `uc ]
"110
[e = _SP1BRGL -> -> 68 `i `uc ]
"112
[e = _SP1BRGH -> -> 0 `i `uc ]
"114
[e ( _EUSART1_FramingErrorCallbackRegister (1 &U _EUSART1_DefaultFramingErrorCallback ]
"115
[e ( _EUSART1_OverrunErrorCallbackRegister (1 &U _EUSART1_DefaultOverrunErrorCallback ]
"116
[e = . _eusart1RxLastError 1 -> -> 0 `i `ui ]
"118
[e :UE 884 ]
}
"120
[v _EUSART1_Deinitialize `(v ~T0 @X0 1 ef ]
"121
{
[e :U _EUSART1_Deinitialize ]
[f ]
"122
[e = _BAUD1CON -> -> 0 `i `uc ]
"123
[e = _RC1STA -> -> 0 `i `uc ]
"124
[e = _TX1STA -> -> 0 `i `uc ]
"125
[e = _SP1BRGL -> -> 0 `i `uc ]
"126
[e = _SP1BRGH -> -> 0 `i `uc ]
"127
[e :UE 885 ]
}
"129
[v _EUSART1_Enable `(v ~T0 @X0 1 ef ]
"130
{
[e :U _EUSART1_Enable ]
[f ]
"131
[e = . . _RC1STAbits 0 7 -> -> 1 `i `uc ]
"133
[e :UE 886 ]
}
"135
[v _EUSART1_Disable `(v ~T0 @X0 1 ef ]
"136
{
[e :U _EUSART1_Disable ]
[f ]
"137
[e = . . _RC1STAbits 0 7 -> -> 0 `i `uc ]
"138
[e :UE 887 ]
}
"141
[v _EUSART1_TransmitEnable `(v ~T0 @X0 1 ef ]
"142
{
[e :U _EUSART1_TransmitEnable ]
[f ]
"143
[e = . . _TX1STAbits 0 5 -> -> 1 `i `uc ]
"144
[e :UE 888 ]
}
"146
[v _EUSART1_TransmitDisable `(v ~T0 @X0 1 ef ]
"147
{
[e :U _EUSART1_TransmitDisable ]
[f ]
"148
[e = . . _TX1STAbits 0 5 -> -> 0 `i `uc ]
"149
[e :UE 889 ]
}
"151
[v _EUSART1_ReceiveEnable `(v ~T0 @X0 1 ef ]
"152
{
[e :U _EUSART1_ReceiveEnable ]
[f ]
"153
[e = . . _RC1STAbits 0 4 -> -> 1 `i `uc ]
"154
[e :UE 890 ]
}
"156
[v _EUSART1_ReceiveDisable `(v ~T0 @X0 1 ef ]
"157
{
[e :U _EUSART1_ReceiveDisable ]
[f ]
"158
[e = . . _RC1STAbits 0 4 -> -> 0 `i `uc ]
"159
[e :UE 891 ]
}
"161
[v _EUSART1_SendBreakControlEnable `(v ~T0 @X0 1 ef ]
"162
{
[e :U _EUSART1_SendBreakControlEnable ]
[f ]
"163
[e = . . _TX1STAbits 0 3 -> -> 1 `i `uc ]
"164
[e :UE 892 ]
}
"166
[v _EUSART1_SendBreakControlDisable `(v ~T0 @X0 1 ef ]
"167
{
[e :U _EUSART1_SendBreakControlDisable ]
[f ]
"168
[e = . . _TX1STAbits 0 3 -> -> 0 `i `uc ]
"169
[e :UE 893 ]
}
"171
[v _EUSART1_AutoBaudSet `(v ~T0 @X0 1 ef1`a ]
"172
{
[e :U _EUSART1_AutoBaudSet ]
"171
[v _enable `a ~T0 @X0 1 r1 ]
"172
[f ]
"173
[e $ ! != -> _enable `i -> 0 `i 895  ]
"174
{
"175
[e = . . _BAUD1CONbits 0 0 -> -> 1 `i `uc ]
"176
}
[e $U 896  ]
"177
[e :U 895 ]
"178
{
"179
[e = . . _BAUD1CONbits 0 0 -> -> 0 `i `uc ]
"180
}
[e :U 896 ]
"181
[e :UE 894 ]
}
"183
[v _EUSART1_AutoBaudQuery `(a ~T0 @X0 1 ef ]
"184
{
[e :U _EUSART1_AutoBaudQuery ]
[f ]
"185
[e ) -> -> ! != -> . . _BAUD1CONbits 0 0 `i -> 0 `i `i `a ]
[e $UE 897  ]
"186
[e :UE 897 ]
}
"188
[v _EUSART1_IsAutoBaudDetectOverflow `(a ~T0 @X0 1 ef ]
"189
{
[e :U _EUSART1_IsAutoBaudDetectOverflow ]
[f ]
"190
[e ) -> . . _BAUD1CONbits 0 7 `a ]
[e $UE 898  ]
"191
[e :UE 898 ]
}
"193
[v _EUSART1_AutoBaudDetectOverflowReset `(v ~T0 @X0 1 ef ]
"194
{
[e :U _EUSART1_AutoBaudDetectOverflowReset ]
[f ]
"195
[e = . . _BAUD1CONbits 0 7 -> -> 0 `i `uc ]
"196
[e :UE 899 ]
}
"198
[v _EUSART1_IsRxReady `(a ~T0 @X0 1 ef ]
"199
{
[e :U _EUSART1_IsRxReady ]
[f ]
"200
[e ) -> . . _PIR4bits 0 6 `a ]
[e $UE 900  ]
"201
[e :UE 900 ]
}
"203
[v _EUSART1_IsTxReady `(a ~T0 @X0 1 ef ]
"204
{
[e :U _EUSART1_IsTxReady ]
[f ]
"205
[e ) -> -> && != -> . . _PIR4bits 0 5 `i -> 0 `i != -> . . _TX1STAbits 0 5 `i -> 0 `i `i `a ]
[e $UE 901  ]
"206
[e :UE 901 ]
}
"208
[v _EUSART1_IsTxDone `(a ~T0 @X0 1 ef ]
"209
{
[e :U _EUSART1_IsTxDone ]
[f ]
"210
[e ) -> . . _TX1STAbits 0 1 `a ]
[e $UE 902  ]
"211
[e :UE 902 ]
}
"213
[v _EUSART1_ErrorGet `(ui ~T0 @X0 1 ef ]
"214
{
[e :U _EUSART1_ErrorGet ]
[f ]
"215
[e ) . _eusart1RxLastError 1 ]
[e $UE 903  ]
"216
[e :UE 903 ]
}
"218
[v _EUSART1_Read `(uc ~T0 @X0 1 ef ]
"219
{
[e :U _EUSART1_Read ]
[f ]
"220
[e = . _eusart1RxLastError 1 -> -> 0 `i `ui ]
"221
[e $ ! == -> 1 `i -> . . _RC1STAbits 0 1 `i 905  ]
"222
{
"223
[e = . . _eusart1RxLastError 0 2 -> -> 1 `i `uc ]
"224
[e $ ! != -> -> -> 0 `i `*v `*F6888 _EUSART1_OverrunErrorHandler 906  ]
"225
{
"226
[e ( *U _EUSART1_OverrunErrorHandler ..  ]
"227
}
[e :U 906 ]
"228
}
[e :U 905 ]
"229
[e $ ! == -> 1 `i -> . . _RC1STAbits 0 2 `i 907  ]
"230
{
"231
[e = . . _eusart1RxLastError 0 1 -> -> 1 `i `uc ]
"232
[e $ ! != -> -> -> 0 `i `*v `*F6889 _EUSART1_FramingErrorHandler 908  ]
"233
{
"234
[e ( *U _EUSART1_FramingErrorHandler ..  ]
"235
}
[e :U 908 ]
"236
}
[e :U 907 ]
"237
[e ) _RC1REG ]
[e $UE 904  ]
"238
[e :UE 904 ]
}
"240
[v _EUSART1_Write `(v ~T0 @X0 1 ef1`uc ]
"241
{
[e :U _EUSART1_Write ]
"240
[v _txData `uc ~T0 @X0 1 r1 ]
"241
[f ]
"242
[e = _TX1REG _txData ]
"243
[e :UE 909 ]
}
"245
[v _EUSART1_DefaultFramingErrorCallback `(v ~T0 @X0 1 sf ]
"246
{
[e :U _EUSART1_DefaultFramingErrorCallback ]
[f ]
"248
[e :UE 910 ]
}
"250
[v _EUSART1_DefaultOverrunErrorCallback `(v ~T0 @X0 1 sf ]
"251
{
[e :U _EUSART1_DefaultOverrunErrorCallback ]
[f ]
"253
[e = . . _RC1STAbits 0 4 -> -> 0 `i `uc ]
"254
[e = . . _RC1STAbits 0 4 -> -> 1 `i `uc ]
"255
[e :UE 911 ]
}
"257
[v _EUSART1_FramingErrorCallbackRegister `(v ~T0 @X0 1 ef1`*F6895 ]
"258
{
[e :U _EUSART1_FramingErrorCallbackRegister ]
"257
[v _callbackHandler `*F6897 ~T0 @X0 1 r1 ]
"258
[f ]
"259
[e $ ! != -> -> -> 0 `i `*v `*F6898 _callbackHandler 913  ]
"260
{
"261
[e = _EUSART1_FramingErrorHandler _callbackHandler ]
"262
}
[e :U 913 ]
"263
[e :UE 912 ]
}
"265
[v _EUSART1_OverrunErrorCallbackRegister `(v ~T0 @X0 1 ef1`*F6901 ]
"266
{
[e :U _EUSART1_OverrunErrorCallbackRegister ]
"265
[v _callbackHandler `*F6903 ~T0 @X0 1 r1 ]
"266
[f ]
"267
[e $ ! != -> -> -> 0 `i `*v `*F6904 _callbackHandler 915  ]
"268
{
"269
[e = _EUSART1_OverrunErrorHandler _callbackHandler ]
"270
}
[e :U 915 ]
"271
[e :UE 914 ]
}
