module light(CLK1,CLK2,EN,LIGHT,LED);
input CLK1,CLK2;       //时钟信号
input EN;              //使能信号
input [7:0] LIGHT;     //光照信号
output reg LED;        //LED信号

reg [3:0] pwm;
reg [9:0] count;

always @(posedge CLK1)
begin 
    if(LIGHT<) pwm<=;
	 else if(LIGHT<&LIGHT>) pwm<=;
	 else pwm<=;
end

always @(posedge CLK2)
begin
     if(count==) count<=0;
	  else if(count<pwm) 
	       begin 
			     LED<=1;
				  count<=count+1;
			 end
	  else
	       begin
			     LED<=0;
				  count<=count+1;
			 end
end

endmodule

