-- Copyright (C) 1991-2012 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II 64-Bit"
-- VERSION "Version 12.1 Build 177 11/07/2012 SJ Web Edition"

-- DATE "05/30/2018 19:08:01"

-- 
-- Device: Altera EP2C20F484C6 Package FBGA484
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY CYCLONEII;
LIBRARY IEEE;
USE CYCLONEII.CYCLONEII_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	MIPS IS
    PORT (
	nreset : IN std_logic;
	clock : IN std_logic;
	PC : OUT std_logic_vector(9 DOWNTO 0);
	ALU_result_out : OUT std_logic_vector(31 DOWNTO 0);
	read_data_1_out : OUT std_logic_vector(31 DOWNTO 0);
	read_data_2_out : OUT std_logic_vector(31 DOWNTO 0);
	write_data_out : OUT std_logic_vector(31 DOWNTO 0);
	Instruction_out : OUT std_logic_vector(31 DOWNTO 0);
	Branch_out : OUT std_logic;
	Zero_out : OUT std_logic;
	Memwrite_out : OUT std_logic;
	Regwrite_out : OUT std_logic
	);
END MIPS;

-- Design Ports Information
-- PC[0]	=>  Location: PIN_H15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PC[1]	=>  Location: PIN_H7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PC[2]	=>  Location: PIN_W22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PC[3]	=>  Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PC[4]	=>  Location: PIN_E21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PC[5]	=>  Location: PIN_M19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PC[6]	=>  Location: PIN_G20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PC[7]	=>  Location: PIN_F21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PC[8]	=>  Location: PIN_N21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PC[9]	=>  Location: PIN_H18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_result_out[0]	=>  Location: PIN_R14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_result_out[1]	=>  Location: PIN_R8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_result_out[2]	=>  Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_result_out[3]	=>  Location: PIN_P17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_result_out[4]	=>  Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_result_out[5]	=>  Location: PIN_Y14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_result_out[6]	=>  Location: PIN_W15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_result_out[7]	=>  Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_result_out[8]	=>  Location: PIN_J15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_result_out[9]	=>  Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_result_out[10]	=>  Location: PIN_K20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_result_out[11]	=>  Location: PIN_G22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_result_out[12]	=>  Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_result_out[13]	=>  Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_result_out[14]	=>  Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_result_out[15]	=>  Location: PIN_F20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_result_out[16]	=>  Location: PIN_J18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_result_out[17]	=>  Location: PIN_A15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_result_out[18]	=>  Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_result_out[19]	=>  Location: PIN_G21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_result_out[20]	=>  Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_result_out[21]	=>  Location: PIN_A16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_result_out[22]	=>  Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_result_out[23]	=>  Location: PIN_J20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_result_out[24]	=>  Location: PIN_J19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_result_out[25]	=>  Location: PIN_R11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_result_out[26]	=>  Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_result_out[27]	=>  Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_result_out[28]	=>  Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_result_out[29]	=>  Location: PIN_E14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_result_out[30]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_result_out[31]	=>  Location: PIN_F22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_1_out[0]	=>  Location: PIN_U10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_1_out[1]	=>  Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_1_out[2]	=>  Location: PIN_AB11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_1_out[3]	=>  Location: PIN_P5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_1_out[4]	=>  Location: PIN_W8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_1_out[5]	=>  Location: PIN_AA7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_1_out[6]	=>  Location: PIN_Y9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_1_out[7]	=>  Location: PIN_AA11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_1_out[8]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_1_out[9]	=>  Location: PIN_AA12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_1_out[10]	=>  Location: PIN_R12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_1_out[11]	=>  Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_1_out[12]	=>  Location: PIN_H10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_1_out[13]	=>  Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_1_out[14]	=>  Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_1_out[15]	=>  Location: PIN_R9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_1_out[16]	=>  Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_1_out[17]	=>  Location: PIN_J21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_1_out[18]	=>  Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_1_out[19]	=>  Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_1_out[20]	=>  Location: PIN_H9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_1_out[21]	=>  Location: PIN_AB10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_1_out[22]	=>  Location: PIN_N6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_1_out[23]	=>  Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_1_out[24]	=>  Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_1_out[25]	=>  Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_1_out[26]	=>  Location: PIN_N3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_1_out[27]	=>  Location: PIN_W9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_1_out[28]	=>  Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_1_out[29]	=>  Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_1_out[30]	=>  Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_1_out[31]	=>  Location: PIN_AB16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_2_out[0]	=>  Location: PIN_W11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_2_out[1]	=>  Location: PIN_N4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_2_out[2]	=>  Location: PIN_T11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_2_out[3]	=>  Location: PIN_T1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_2_out[4]	=>  Location: PIN_V8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_2_out[5]	=>  Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_2_out[6]	=>  Location: PIN_AB9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_2_out[7]	=>  Location: PIN_V11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_2_out[8]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_2_out[9]	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_2_out[10]	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_2_out[11]	=>  Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_2_out[12]	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_2_out[13]	=>  Location: PIN_E9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_2_out[14]	=>  Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_2_out[15]	=>  Location: PIN_E11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_2_out[16]	=>  Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_2_out[17]	=>  Location: PIN_E8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_2_out[18]	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_2_out[19]	=>  Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_2_out[20]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_2_out[21]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_2_out[22]	=>  Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_2_out[23]	=>  Location: PIN_U13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_2_out[24]	=>  Location: PIN_H14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_2_out[25]	=>  Location: PIN_C14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_2_out[26]	=>  Location: PIN_AB13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_2_out[27]	=>  Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_2_out[28]	=>  Location: PIN_J4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_2_out[29]	=>  Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_2_out[30]	=>  Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_2_out[31]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- write_data_out[0]	=>  Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- write_data_out[1]	=>  Location: PIN_AB7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- write_data_out[2]	=>  Location: PIN_AA17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- write_data_out[3]	=>  Location: PIN_G18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- write_data_out[4]	=>  Location: PIN_H17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- write_data_out[5]	=>  Location: PIN_H13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- write_data_out[6]	=>  Location: PIN_J22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- write_data_out[7]	=>  Location: PIN_L18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- write_data_out[8]	=>  Location: PIN_R19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- write_data_out[9]	=>  Location: PIN_K22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- write_data_out[10]	=>  Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- write_data_out[11]	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- write_data_out[12]	=>  Location: PIN_T15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- write_data_out[13]	=>  Location: PIN_U14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- write_data_out[14]	=>  Location: PIN_H19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- write_data_out[15]	=>  Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- write_data_out[16]	=>  Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- write_data_out[17]	=>  Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- write_data_out[18]	=>  Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- write_data_out[19]	=>  Location: PIN_U20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- write_data_out[20]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- write_data_out[21]	=>  Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- write_data_out[22]	=>  Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- write_data_out[23]	=>  Location: PIN_AB14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- write_data_out[24]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- write_data_out[25]	=>  Location: PIN_R13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- write_data_out[26]	=>  Location: PIN_M18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- write_data_out[27]	=>  Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- write_data_out[28]	=>  Location: PIN_M6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- write_data_out[29]	=>  Location: PIN_AB17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- write_data_out[30]	=>  Location: PIN_T12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- write_data_out[31]	=>  Location: PIN_N22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_out[0]	=>  Location: PIN_P15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_out[1]	=>  Location: PIN_R21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_out[2]	=>  Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_out[3]	=>  Location: PIN_N15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_out[4]	=>  Location: PIN_R18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_out[5]	=>  Location: PIN_R22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_out[6]	=>  Location: PIN_T21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_out[7]	=>  Location: PIN_R17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_out[8]	=>  Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_out[9]	=>  Location: PIN_U19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_out[10]	=>  Location: PIN_P18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_out[11]	=>  Location: PIN_AA18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_out[12]	=>  Location: PIN_AA16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_out[13]	=>  Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_out[14]	=>  Location: PIN_R15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_out[15]	=>  Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_out[16]	=>  Location: PIN_AA9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_out[17]	=>  Location: PIN_AB8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_out[18]	=>  Location: PIN_U21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_out[19]	=>  Location: PIN_AA8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_out[20]	=>  Location: PIN_W14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_out[21]	=>  Location: PIN_Y10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_out[22]	=>  Location: PIN_R10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_out[23]	=>  Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_out[24]	=>  Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_out[25]	=>  Location: PIN_T22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_out[26]	=>  Location: PIN_D21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_out[27]	=>  Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_out[28]	=>  Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_out[29]	=>  Location: PIN_K21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_out[30]	=>  Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_out[31]	=>  Location: PIN_L19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Branch_out	=>  Location: PIN_R20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Zero_out	=>  Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Memwrite_out	=>  Location: PIN_E22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Regwrite_out	=>  Location: PIN_D22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- nreset	=>  Location: PIN_J17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- clock	=>  Location: PIN_M1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


ARCHITECTURE structure OF MIPS IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_nreset : std_logic;
SIGNAL ww_clock : std_logic;
SIGNAL ww_PC : std_logic_vector(9 DOWNTO 0);
SIGNAL ww_ALU_result_out : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_read_data_1_out : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_read_data_2_out : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_write_data_out : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_Instruction_out : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_Branch_out : std_logic;
SIGNAL ww_Zero_out : std_logic;
SIGNAL ww_Memwrite_out : std_logic;
SIGNAL ww_Regwrite_out : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_out4_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_out4_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_out6_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_out6_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_out8_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_out8_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \MEM|data_memory|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \MEM|data_memory|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \MEM|data_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \MEM|data_memory|auto_generated|ram_block1a18_PORTADATAIN_bus\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \MEM|data_memory|auto_generated|ram_block1a18_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \MEM|data_memory|auto_generated|ram_block1a18_PORTADATAOUT_bus\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \IFE|inst_memory|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \IFE|inst_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \IFE|inst_memory|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \IFE|inst_memory|auto_generated|ram_block1a8_PORTADATAOUT_bus\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult3_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult3_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult3_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult5_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult5_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult5_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult7_DATAA_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult7_DATAB_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult7_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \clock~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \ID|PCBranchD[0]~0_combout\ : std_logic;
SIGNAL \IFE|PC_plus_4_outF[2]~0_combout\ : std_logic;
SIGNAL \ID|PCBranchD[1]~2_combout\ : std_logic;
SIGNAL \ID|PCBranchD[4]~8_combout\ : std_logic;
SIGNAL \ID|PCBranchD[6]~13\ : std_logic;
SIGNAL \ID|PCBranchD[7]~14_combout\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_out4~dataout\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_out4~DATAOUT2\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_out4~DATAOUT5\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_out4~DATAOUT6\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_out4~DATAOUT7\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_out4~DATAOUT8\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_out4~DATAOUT9\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_out4~DATAOUT11\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_out4~DATAOUT14\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_out4~DATAOUT17\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_out4~DATAOUT18\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_out4~DATAOUT22\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_out4~0\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_out4~1\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_out4~2\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_out4~3\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_out4~4\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_out4~5\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_out4~6\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_out4~7\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_out4~8\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_out4~9\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_out4~10\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_out4~11\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_out6~DATAOUT1\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_out6~DATAOUT3\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_out6~DATAOUT4\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_out6~DATAOUT10\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_out6~DATAOUT12\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_out6~DATAOUT13\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_out6~DATAOUT15\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_out6~DATAOUT16\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_out6~DATAOUT18\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_out6~DATAOUT21\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_out6~DATAOUT23\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_out6~0\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_out6~1\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_out6~2\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_out6~3\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_out6~4\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_out6~5\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_out6~6\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_out6~7\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_out6~8\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_out6~9\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_out6~10\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_out6~11\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|add9_result[0]~0_combout\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|add9_result[1]~2_combout\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|add9_result[4]~8_combout\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|add9_result[6]~12_combout\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_out2~DATAOUT20\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_out2~DATAOUT21\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_out2~DATAOUT23\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_out2~DATAOUT25\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_out2~DATAOUT27\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_out2~DATAOUT29\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_out2~DATAOUT33\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_out2~DATAOUT34\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_out8~DATAOUT1\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_out8~DATAOUT2\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_out8~DATAOUT4\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_out8~DATAOUT6\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_out8~DATAOUT8\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_out8~DATAOUT9\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_out8~0\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_out8~1\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_out8~2\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_out8~3\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_out8~4\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_out8~5\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|add9_result[8]~16_combout\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|add9_result[10]~20_combout\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|add9_result[12]~24_combout\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|add9_result[13]~26_combout\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|add9_result[14]~28_combout\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|add9_result[17]~34_combout\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|add9_result[19]~38_combout\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|add9_result[20]~40_combout\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|add9_result[21]~42_combout\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|add9_result[23]~46_combout\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|op_1~14_combout\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|op_1~16_combout\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|op_1~18_combout\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|op_1~20_combout\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|op_1~24_combout\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|op_1~28_combout\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|op_1~40_combout\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|op_1~46_combout\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|op_1~50_combout\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|op_1~52_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|exp_sub_uu|Add0~12_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|exp_sub_uu|Add1~12_combout\ : std_logic;
SIGNAL \EXE|Add0~0_combout\ : std_logic;
SIGNAL \EXE|Add0~2_combout\ : std_logic;
SIGNAL \EXE|Add1~2_combout\ : std_logic;
SIGNAL \EXE|Add0~4_combout\ : std_logic;
SIGNAL \EXE|Add1~4_combout\ : std_logic;
SIGNAL \EXE|Add0~6_combout\ : std_logic;
SIGNAL \EXE|Add1~6_combout\ : std_logic;
SIGNAL \EXE|Add0~8_combout\ : std_logic;
SIGNAL \EXE|Add1~8_combout\ : std_logic;
SIGNAL \EXE|Add1~14_combout\ : std_logic;
SIGNAL \EXE|Add0~16_combout\ : std_logic;
SIGNAL \EXE|Add1~16_combout\ : std_logic;
SIGNAL \EXE|Add0~18_combout\ : std_logic;
SIGNAL \EXE|Add1~18_combout\ : std_logic;
SIGNAL \EXE|Add0~20_combout\ : std_logic;
SIGNAL \EXE|Add0~22_combout\ : std_logic;
SIGNAL \EXE|Add0~24_combout\ : std_logic;
SIGNAL \EXE|Add1~26_combout\ : std_logic;
SIGNAL \EXE|Add1~30_combout\ : std_logic;
SIGNAL \EXE|Add0~30_combout\ : std_logic;
SIGNAL \EXE|Add0~32_combout\ : std_logic;
SIGNAL \EXE|Add1~34_combout\ : std_logic;
SIGNAL \EXE|Add0~34_combout\ : std_logic;
SIGNAL \EXE|Add0~36_combout\ : std_logic;
SIGNAL \EXE|Add1~38_combout\ : std_logic;
SIGNAL \EXE|Add1~40_combout\ : std_logic;
SIGNAL \EXE|Add0~40_combout\ : std_logic;
SIGNAL \EXE|Add1~42_combout\ : std_logic;
SIGNAL \EXE|Add0~42_combout\ : std_logic;
SIGNAL \EXE|Add1~44_combout\ : std_logic;
SIGNAL \EXE|Add0~44_combout\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Add2~0_combout\ : std_logic;
SIGNAL \EXE|Add0~48_combout\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Add0~0_combout\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Add2~2_combout\ : std_logic;
SIGNAL \EXE|Add1~48_combout\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Add0~2_combout\ : std_logic;
SIGNAL \EXE|Add0~50_combout\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Add2~4_combout\ : std_logic;
SIGNAL \EXE|Add1~50_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Select_exp_uu|Add1~4_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Sub_and_bias_uu|Add0~4_combout\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Add0~4_combout\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Add2~6_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Select_exp_uu|Add1~6_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Select_exp_uu|Add0~9_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Sub_and_bias_uu|Add0~6_combout\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Add1~8_combout\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Add2~9\ : std_logic;
SIGNAL \EXE|Add1~54_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Select_exp_uu|Add1~8_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Select_exp_uu|Add0~12_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Sub_and_bias_uu|exp_result[4]~8_combout\ : std_logic;
SIGNAL \EXE|Add0~56_combout\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Add1~10_combout\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Add0~8_combout\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Add2~10_combout\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Add2~11\ : std_logic;
SIGNAL \EXE|Add1~56_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Select_exp_uu|Add1~10_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Select_exp_uu|Add0~15_combout\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Add1~13\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Add0~11\ : std_logic;
SIGNAL \EXE|Add0~58_combout\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Add2~12_combout\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Add2~13\ : std_logic;
SIGNAL \EXE|Add1~59\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Select_exp_uu|Add1~12_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Sub_and_bias_uu|Add0~12_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Sub_and_bias_uu|Add1~2_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Sub_and_bias_uu|exp_result[6]~12_combout\ : std_logic;
SIGNAL \EXE|Add0~60_combout\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Add1~14_combout\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Add0~12_combout\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Add2~14_combout\ : std_logic;
SIGNAL \EXE|Add1~60_combout\ : std_logic;
SIGNAL \EXE|Add1~61\ : std_logic;
SIGNAL \EXE|Add1~62_combout\ : std_logic;
SIGNAL \ID|Mux31~2_combout\ : std_logic;
SIGNAL \ID|Mux31~3_combout\ : std_logic;
SIGNAL \ID|register_array[23][0]~regout\ : std_logic;
SIGNAL \ID|register_array[19][0]~regout\ : std_logic;
SIGNAL \ID|Mux31~7_combout\ : std_logic;
SIGNAL \ID|Mux31~8_combout\ : std_logic;
SIGNAL \ID|register_array[9][0]~regout\ : std_logic;
SIGNAL \ID|register_array[10][0]~regout\ : std_logic;
SIGNAL \ID|register_array[8][0]~regout\ : std_logic;
SIGNAL \ID|Mux31~10_combout\ : std_logic;
SIGNAL \ID|register_array[11][0]~regout\ : std_logic;
SIGNAL \ID|Mux31~11_combout\ : std_logic;
SIGNAL \ID|register_array[5][0]~regout\ : std_logic;
SIGNAL \ID|register_array[4][0]~regout\ : std_logic;
SIGNAL \ID|Mux31~12_combout\ : std_logic;
SIGNAL \ID|Mux31~13_combout\ : std_logic;
SIGNAL \ID|Mux30~0_combout\ : std_logic;
SIGNAL \ID|Mux30~1_combout\ : std_logic;
SIGNAL \ID|register_array[24][1]~regout\ : std_logic;
SIGNAL \ID|register_array[20][1]~regout\ : std_logic;
SIGNAL \ID|register_array[16][1]~regout\ : std_logic;
SIGNAL \ID|Mux30~4_combout\ : std_logic;
SIGNAL \ID|register_array[28][1]~regout\ : std_logic;
SIGNAL \ID|Mux30~5_combout\ : std_logic;
SIGNAL \ID|register_array[5][1]~regout\ : std_logic;
SIGNAL \ID|register_array[4][1]~regout\ : std_logic;
SIGNAL \ID|Mux30~10_combout\ : std_logic;
SIGNAL \ID|Mux30~11_combout\ : std_logic;
SIGNAL \ID|Mux30~12_combout\ : std_logic;
SIGNAL \ID|register_array[21][2]~regout\ : std_logic;
SIGNAL \ID|register_array[17][2]~regout\ : std_logic;
SIGNAL \ID|Mux29~0_combout\ : std_logic;
SIGNAL \ID|Mux29~1_combout\ : std_logic;
SIGNAL \ID|register_array[26][2]~regout\ : std_logic;
SIGNAL \ID|register_array[20][2]~regout\ : std_logic;
SIGNAL \ID|register_array[24][2]~regout\ : std_logic;
SIGNAL \ID|register_array[16][2]~regout\ : std_logic;
SIGNAL \ID|Mux29~4_combout\ : std_logic;
SIGNAL \ID|register_array[28][2]~regout\ : std_logic;
SIGNAL \ID|Mux29~5_combout\ : std_logic;
SIGNAL \ID|register_array[9][2]~regout\ : std_logic;
SIGNAL \ID|register_array[10][2]~regout\ : std_logic;
SIGNAL \ID|register_array[5][2]~regout\ : std_logic;
SIGNAL \ID|register_array[4][2]~regout\ : std_logic;
SIGNAL \ID|Mux29~12_combout\ : std_logic;
SIGNAL \ID|register_array[14][2]~regout\ : std_logic;
SIGNAL \ID|register_array[13][2]~regout\ : std_logic;
SIGNAL \ID|register_array[12][2]~regout\ : std_logic;
SIGNAL \ID|Mux29~17_combout\ : std_logic;
SIGNAL \ID|register_array[15][2]~regout\ : std_logic;
SIGNAL \ID|Mux29~18_combout\ : std_logic;
SIGNAL \ID|register_array[25][3]~regout\ : std_logic;
SIGNAL \ID|register_array[26][3]~regout\ : std_logic;
SIGNAL \ID|register_array[22][3]~regout\ : std_logic;
SIGNAL \ID|register_array[18][3]~regout\ : std_logic;
SIGNAL \ID|Mux28~2_combout\ : std_logic;
SIGNAL \ID|register_array[30][3]~regout\ : std_logic;
SIGNAL \ID|Mux28~3_combout\ : std_logic;
SIGNAL \ID|register_array[24][3]~regout\ : std_logic;
SIGNAL \ID|register_array[20][3]~regout\ : std_logic;
SIGNAL \ID|register_array[16][3]~regout\ : std_logic;
SIGNAL \ID|Mux28~4_combout\ : std_logic;
SIGNAL \ID|register_array[28][3]~regout\ : std_logic;
SIGNAL \ID|Mux28~5_combout\ : std_logic;
SIGNAL \ID|Mux28~6_combout\ : std_logic;
SIGNAL \ID|Mux28~10_combout\ : std_logic;
SIGNAL \ID|Mux28~12_combout\ : std_logic;
SIGNAL \ID|register_array[14][3]~regout\ : std_logic;
SIGNAL \ID|register_array[13][3]~regout\ : std_logic;
SIGNAL \ID|register_array[12][3]~regout\ : std_logic;
SIGNAL \ID|Mux28~17_combout\ : std_logic;
SIGNAL \ID|register_array[15][3]~regout\ : std_logic;
SIGNAL \ID|Mux28~18_combout\ : std_logic;
SIGNAL \ID|register_array[22][4]~regout\ : std_logic;
SIGNAL \ID|register_array[26][4]~regout\ : std_logic;
SIGNAL \ID|register_array[18][4]~regout\ : std_logic;
SIGNAL \ID|Mux27~2_combout\ : std_logic;
SIGNAL \ID|register_array[30][4]~regout\ : std_logic;
SIGNAL \ID|Mux27~3_combout\ : std_logic;
SIGNAL \ID|register_array[20][4]~regout\ : std_logic;
SIGNAL \ID|register_array[24][4]~regout\ : std_logic;
SIGNAL \ID|register_array[16][4]~regout\ : std_logic;
SIGNAL \ID|Mux27~4_combout\ : std_logic;
SIGNAL \ID|register_array[28][4]~regout\ : std_logic;
SIGNAL \ID|Mux27~5_combout\ : std_logic;
SIGNAL \ID|Mux27~6_combout\ : std_logic;
SIGNAL \ID|register_array[10][4]~regout\ : std_logic;
SIGNAL \ID|register_array[5][4]~regout\ : std_logic;
SIGNAL \ID|register_array[14][4]~regout\ : std_logic;
SIGNAL \ID|register_array[12][4]~regout\ : std_logic;
SIGNAL \ID|Mux27~17_combout\ : std_logic;
SIGNAL \ID|Mux27~18_combout\ : std_logic;
SIGNAL \ID|register_array[25][5]~regout\ : std_logic;
SIGNAL \ID|register_array[17][5]~regout\ : std_logic;
SIGNAL \ID|Mux26~0_combout\ : std_logic;
SIGNAL \ID|register_array[26][5]~regout\ : std_logic;
SIGNAL \ID|register_array[22][5]~regout\ : std_logic;
SIGNAL \ID|register_array[18][5]~regout\ : std_logic;
SIGNAL \ID|Mux26~2_combout\ : std_logic;
SIGNAL \ID|register_array[30][5]~regout\ : std_logic;
SIGNAL \ID|Mux26~3_combout\ : std_logic;
SIGNAL \ID|register_array[24][5]~regout\ : std_logic;
SIGNAL \ID|register_array[20][5]~regout\ : std_logic;
SIGNAL \ID|register_array[16][5]~regout\ : std_logic;
SIGNAL \ID|Mux26~4_combout\ : std_logic;
SIGNAL \ID|register_array[28][5]~regout\ : std_logic;
SIGNAL \ID|Mux26~5_combout\ : std_logic;
SIGNAL \ID|Mux26~6_combout\ : std_logic;
SIGNAL \ID|register_array[27][5]~regout\ : std_logic;
SIGNAL \ID|register_array[19][5]~regout\ : std_logic;
SIGNAL \ID|Mux26~7_combout\ : std_logic;
SIGNAL \ID|register_array[5][5]~regout\ : std_logic;
SIGNAL \ID|register_array[10][5]~regout\ : std_logic;
SIGNAL \ID|register_array[11][5]~regout\ : std_logic;
SIGNAL \ID|register_array[13][5]~regout\ : std_logic;
SIGNAL \ID|register_array[12][5]~regout\ : std_logic;
SIGNAL \ID|Mux26~17_combout\ : std_logic;
SIGNAL \ID|Mux26~18_combout\ : std_logic;
SIGNAL \ID|register_array[25][6]~regout\ : std_logic;
SIGNAL \ID|register_array[21][6]~regout\ : std_logic;
SIGNAL \ID|register_array[17][6]~regout\ : std_logic;
SIGNAL \ID|Mux25~0_combout\ : std_logic;
SIGNAL \ID|register_array[29][6]~regout\ : std_logic;
SIGNAL \ID|Mux25~1_combout\ : std_logic;
SIGNAL \ID|register_array[24][6]~regout\ : std_logic;
SIGNAL \ID|register_array[16][6]~regout\ : std_logic;
SIGNAL \ID|Mux25~4_combout\ : std_logic;
SIGNAL \ID|register_array[6][6]~regout\ : std_logic;
SIGNAL \ID|register_array[5][6]~regout\ : std_logic;
SIGNAL \ID|register_array[4][6]~regout\ : std_logic;
SIGNAL \ID|Mux25~12_combout\ : std_logic;
SIGNAL \ID|register_array[7][6]~regout\ : std_logic;
SIGNAL \ID|Mux25~13_combout\ : std_logic;
SIGNAL \ID|register_array[3][6]~regout\ : std_logic;
SIGNAL \ID|register_array[1][6]~regout\ : std_logic;
SIGNAL \ID|Mux25~14_combout\ : std_logic;
SIGNAL \ID|register_array[2][6]~regout\ : std_logic;
SIGNAL \ID|Mux25~15_combout\ : std_logic;
SIGNAL \ID|Mux25~16_combout\ : std_logic;
SIGNAL \ID|register_array[13][6]~regout\ : std_logic;
SIGNAL \ID|register_array[12][6]~regout\ : std_logic;
SIGNAL \ID|Mux25~17_combout\ : std_logic;
SIGNAL \ID|Mux24~0_combout\ : std_logic;
SIGNAL \ID|register_array[26][7]~regout\ : std_logic;
SIGNAL \ID|register_array[22][7]~regout\ : std_logic;
SIGNAL \ID|register_array[18][7]~regout\ : std_logic;
SIGNAL \ID|Mux24~2_combout\ : std_logic;
SIGNAL \ID|register_array[30][7]~regout\ : std_logic;
SIGNAL \ID|Mux24~3_combout\ : std_logic;
SIGNAL \ID|Mux24~4_combout\ : std_logic;
SIGNAL \ID|Mux24~5_combout\ : std_logic;
SIGNAL \ID|Mux24~6_combout\ : std_logic;
SIGNAL \ID|register_array[27][7]~regout\ : std_logic;
SIGNAL \ID|register_array[19][7]~regout\ : std_logic;
SIGNAL \ID|Mux24~7_combout\ : std_logic;
SIGNAL \ID|register_array[6][7]~regout\ : std_logic;
SIGNAL \ID|register_array[9][7]~regout\ : std_logic;
SIGNAL \ID|register_array[10][7]~regout\ : std_logic;
SIGNAL \ID|register_array[8][7]~regout\ : std_logic;
SIGNAL \ID|Mux24~12_combout\ : std_logic;
SIGNAL \ID|register_array[11][7]~regout\ : std_logic;
SIGNAL \ID|Mux24~13_combout\ : std_logic;
SIGNAL \ID|register_array[1][7]~regout\ : std_logic;
SIGNAL \ID|Mux24~14_combout\ : std_logic;
SIGNAL \ID|Mux24~15_combout\ : std_logic;
SIGNAL \ID|Mux24~16_combout\ : std_logic;
SIGNAL \ID|register_array[13][7]~regout\ : std_logic;
SIGNAL \ID|register_array[21][8]~regout\ : std_logic;
SIGNAL \ID|register_array[17][8]~regout\ : std_logic;
SIGNAL \ID|Mux23~0_combout\ : std_logic;
SIGNAL \ID|Mux23~2_combout\ : std_logic;
SIGNAL \ID|Mux23~3_combout\ : std_logic;
SIGNAL \ID|Mux23~7_combout\ : std_logic;
SIGNAL \ID|Mux23~8_combout\ : std_logic;
SIGNAL \ID|register_array[9][8]~regout\ : std_logic;
SIGNAL \ID|register_array[6][8]~regout\ : std_logic;
SIGNAL \ID|register_array[5][8]~regout\ : std_logic;
SIGNAL \ID|register_array[4][8]~regout\ : std_logic;
SIGNAL \ID|Mux23~12_combout\ : std_logic;
SIGNAL \ID|register_array[7][8]~regout\ : std_logic;
SIGNAL \ID|Mux23~13_combout\ : std_logic;
SIGNAL \ID|register_array[3][8]~regout\ : std_logic;
SIGNAL \ID|register_array[1][8]~regout\ : std_logic;
SIGNAL \ID|Mux23~14_combout\ : std_logic;
SIGNAL \ID|register_array[2][8]~regout\ : std_logic;
SIGNAL \ID|Mux23~15_combout\ : std_logic;
SIGNAL \ID|Mux23~16_combout\ : std_logic;
SIGNAL \ID|register_array[13][8]~regout\ : std_logic;
SIGNAL \ID|register_array[12][8]~regout\ : std_logic;
SIGNAL \ID|Mux23~17_combout\ : std_logic;
SIGNAL \ID|register_array[25][9]~regout\ : std_logic;
SIGNAL \ID|register_array[29][9]~regout\ : std_logic;
SIGNAL \ID|register_array[22][9]~regout\ : std_logic;
SIGNAL \ID|register_array[18][9]~regout\ : std_logic;
SIGNAL \ID|Mux22~2_combout\ : std_logic;
SIGNAL \ID|Mux22~3_combout\ : std_logic;
SIGNAL \ID|register_array[24][9]~regout\ : std_logic;
SIGNAL \ID|register_array[20][9]~regout\ : std_logic;
SIGNAL \ID|register_array[16][9]~regout\ : std_logic;
SIGNAL \ID|Mux22~4_combout\ : std_logic;
SIGNAL \ID|register_array[28][9]~regout\ : std_logic;
SIGNAL \ID|Mux22~5_combout\ : std_logic;
SIGNAL \ID|Mux22~6_combout\ : std_logic;
SIGNAL \ID|Mux22~7_combout\ : std_logic;
SIGNAL \ID|register_array[5][9]~regout\ : std_logic;
SIGNAL \ID|register_array[4][9]~regout\ : std_logic;
SIGNAL \ID|Mux22~10_combout\ : std_logic;
SIGNAL \ID|register_array[9][9]~regout\ : std_logic;
SIGNAL \ID|register_array[10][9]~regout\ : std_logic;
SIGNAL \ID|register_array[8][9]~regout\ : std_logic;
SIGNAL \ID|Mux22~12_combout\ : std_logic;
SIGNAL \ID|register_array[11][9]~regout\ : std_logic;
SIGNAL \ID|Mux22~13_combout\ : std_logic;
SIGNAL \ID|register_array[3][9]~regout\ : std_logic;
SIGNAL \ID|register_array[1][9]~regout\ : std_logic;
SIGNAL \ID|Mux22~14_combout\ : std_logic;
SIGNAL \ID|register_array[2][9]~regout\ : std_logic;
SIGNAL \ID|Mux22~15_combout\ : std_logic;
SIGNAL \ID|Mux22~16_combout\ : std_logic;
SIGNAL \ID|register_array[15][9]~regout\ : std_logic;
SIGNAL \ID|Mux21~0_combout\ : std_logic;
SIGNAL \ID|Mux21~1_combout\ : std_logic;
SIGNAL \ID|register_array[22][10]~regout\ : std_logic;
SIGNAL \ID|register_array[26][10]~regout\ : std_logic;
SIGNAL \ID|register_array[18][10]~regout\ : std_logic;
SIGNAL \ID|Mux21~2_combout\ : std_logic;
SIGNAL \ID|register_array[30][10]~regout\ : std_logic;
SIGNAL \ID|Mux21~3_combout\ : std_logic;
SIGNAL \ID|register_array[24][10]~regout\ : std_logic;
SIGNAL \ID|register_array[16][10]~regout\ : std_logic;
SIGNAL \ID|Mux21~4_combout\ : std_logic;
SIGNAL \ID|register_array[6][10]~regout\ : std_logic;
SIGNAL \ID|register_array[5][10]~regout\ : std_logic;
SIGNAL \ID|register_array[4][10]~regout\ : std_logic;
SIGNAL \ID|Mux21~12_combout\ : std_logic;
SIGNAL \ID|register_array[7][10]~regout\ : std_logic;
SIGNAL \ID|Mux21~13_combout\ : std_logic;
SIGNAL \ID|register_array[3][10]~regout\ : std_logic;
SIGNAL \ID|register_array[1][10]~regout\ : std_logic;
SIGNAL \ID|Mux21~14_combout\ : std_logic;
SIGNAL \ID|register_array[13][10]~regout\ : std_logic;
SIGNAL \ID|register_array[12][10]~regout\ : std_logic;
SIGNAL \ID|Mux21~17_combout\ : std_logic;
SIGNAL \ID|Mux21~18_combout\ : std_logic;
SIGNAL \ID|register_array[21][11]~regout\ : std_logic;
SIGNAL \ID|register_array[25][11]~regout\ : std_logic;
SIGNAL \ID|register_array[17][11]~regout\ : std_logic;
SIGNAL \ID|Mux20~0_combout\ : std_logic;
SIGNAL \ID|register_array[29][11]~regout\ : std_logic;
SIGNAL \ID|Mux20~1_combout\ : std_logic;
SIGNAL \ID|register_array[22][11]~regout\ : std_logic;
SIGNAL \ID|register_array[18][11]~regout\ : std_logic;
SIGNAL \ID|Mux20~2_combout\ : std_logic;
SIGNAL \ID|Mux20~4_combout\ : std_logic;
SIGNAL \ID|register_array[28][11]~regout\ : std_logic;
SIGNAL \ID|Mux20~5_combout\ : std_logic;
SIGNAL \ID|Mux20~10_combout\ : std_logic;
SIGNAL \ID|Mux20~11_combout\ : std_logic;
SIGNAL \ID|register_array[10][11]~regout\ : std_logic;
SIGNAL \ID|register_array[8][11]~regout\ : std_logic;
SIGNAL \ID|Mux20~12_combout\ : std_logic;
SIGNAL \ID|register_array[3][11]~regout\ : std_logic;
SIGNAL \ID|register_array[1][11]~regout\ : std_logic;
SIGNAL \ID|Mux20~14_combout\ : std_logic;
SIGNAL \ID|register_array[13][11]~regout\ : std_logic;
SIGNAL \ID|register_array[25][12]~regout\ : std_logic;
SIGNAL \ID|register_array[21][12]~regout\ : std_logic;
SIGNAL \ID|register_array[17][12]~regout\ : std_logic;
SIGNAL \ID|Mux19~0_combout\ : std_logic;
SIGNAL \ID|register_array[29][12]~regout\ : std_logic;
SIGNAL \ID|Mux19~1_combout\ : std_logic;
SIGNAL \ID|register_array[20][12]~regout\ : std_logic;
SIGNAL \ID|register_array[24][12]~regout\ : std_logic;
SIGNAL \ID|register_array[16][12]~regout\ : std_logic;
SIGNAL \ID|Mux19~4_combout\ : std_logic;
SIGNAL \ID|register_array[28][12]~regout\ : std_logic;
SIGNAL \ID|Mux19~5_combout\ : std_logic;
SIGNAL \ID|Mux19~7_combout\ : std_logic;
SIGNAL \ID|register_array[10][12]~regout\ : std_logic;
SIGNAL \ID|register_array[8][12]~regout\ : std_logic;
SIGNAL \ID|Mux19~10_combout\ : std_logic;
SIGNAL \ID|Mux19~17_combout\ : std_logic;
SIGNAL \ID|Mux19~18_combout\ : std_logic;
SIGNAL \ID|register_array[21][13]~regout\ : std_logic;
SIGNAL \ID|Mux18~0_combout\ : std_logic;
SIGNAL \ID|Mux18~1_combout\ : std_logic;
SIGNAL \ID|register_array[20][13]~regout\ : std_logic;
SIGNAL \ID|register_array[16][13]~regout\ : std_logic;
SIGNAL \ID|Mux18~4_combout\ : std_logic;
SIGNAL \ID|register_array[23][13]~regout\ : std_logic;
SIGNAL \ID|register_array[27][13]~regout\ : std_logic;
SIGNAL \ID|register_array[6][13]~regout\ : std_logic;
SIGNAL \ID|register_array[5][13]~regout\ : std_logic;
SIGNAL \ID|register_array[4][13]~regout\ : std_logic;
SIGNAL \ID|Mux18~10_combout\ : std_logic;
SIGNAL \ID|register_array[7][13]~regout\ : std_logic;
SIGNAL \ID|Mux18~11_combout\ : std_logic;
SIGNAL \ID|register_array[10][13]~regout\ : std_logic;
SIGNAL \ID|register_array[8][13]~regout\ : std_logic;
SIGNAL \ID|Mux18~12_combout\ : std_logic;
SIGNAL \ID|Mux17~2_combout\ : std_logic;
SIGNAL \ID|register_array[24][14]~regout\ : std_logic;
SIGNAL \ID|register_array[16][14]~regout\ : std_logic;
SIGNAL \ID|Mux17~4_combout\ : std_logic;
SIGNAL \ID|register_array[27][14]~regout\ : std_logic;
SIGNAL \ID|Mux17~7_combout\ : std_logic;
SIGNAL \ID|Mux17~8_combout\ : std_logic;
SIGNAL \ID|register_array[9][14]~regout\ : std_logic;
SIGNAL \ID|register_array[8][14]~regout\ : std_logic;
SIGNAL \ID|Mux17~10_combout\ : std_logic;
SIGNAL \ID|Mux17~11_combout\ : std_logic;
SIGNAL \ID|register_array[5][14]~regout\ : std_logic;
SIGNAL \ID|register_array[4][14]~regout\ : std_logic;
SIGNAL \ID|Mux17~12_combout\ : std_logic;
SIGNAL \ID|Mux17~13_combout\ : std_logic;
SIGNAL \ID|register_array[1][14]~regout\ : std_logic;
SIGNAL \ID|Mux17~14_combout\ : std_logic;
SIGNAL \ID|register_array[13][14]~regout\ : std_logic;
SIGNAL \ID|register_array[12][14]~regout\ : std_logic;
SIGNAL \ID|Mux17~17_combout\ : std_logic;
SIGNAL \ID|Mux16~0_combout\ : std_logic;
SIGNAL \ID|register_array[26][15]~regout\ : std_logic;
SIGNAL \ID|register_array[22][15]~regout\ : std_logic;
SIGNAL \ID|register_array[18][15]~regout\ : std_logic;
SIGNAL \ID|Mux16~2_combout\ : std_logic;
SIGNAL \ID|register_array[30][15]~regout\ : std_logic;
SIGNAL \ID|Mux16~3_combout\ : std_logic;
SIGNAL \ID|register_array[20][15]~regout\ : std_logic;
SIGNAL \ID|register_array[16][15]~regout\ : std_logic;
SIGNAL \ID|Mux16~4_combout\ : std_logic;
SIGNAL \ID|Mux16~5_combout\ : std_logic;
SIGNAL \ID|Mux16~6_combout\ : std_logic;
SIGNAL \ID|register_array[27][15]~regout\ : std_logic;
SIGNAL \ID|register_array[19][15]~regout\ : std_logic;
SIGNAL \ID|Mux16~7_combout\ : std_logic;
SIGNAL \ID|register_array[10][15]~regout\ : std_logic;
SIGNAL \ID|register_array[8][15]~regout\ : std_logic;
SIGNAL \ID|Mux16~12_combout\ : std_logic;
SIGNAL \ID|Mux16~13_combout\ : std_logic;
SIGNAL \ID|Mux16~14_combout\ : std_logic;
SIGNAL \ID|register_array[2][15]~regout\ : std_logic;
SIGNAL \ID|Mux16~15_combout\ : std_logic;
SIGNAL \ID|Mux16~16_combout\ : std_logic;
SIGNAL \ID|register_array[15][15]~regout\ : std_logic;
SIGNAL \ID|Mux15~0_combout\ : std_logic;
SIGNAL \ID|register_array[26][16]~regout\ : std_logic;
SIGNAL \ID|register_array[18][16]~regout\ : std_logic;
SIGNAL \ID|Mux15~2_combout\ : std_logic;
SIGNAL \ID|register_array[20][16]~regout\ : std_logic;
SIGNAL \ID|Mux15~7_combout\ : std_logic;
SIGNAL \ID|Mux15~8_combout\ : std_logic;
SIGNAL \ID|register_array[10][16]~regout\ : std_logic;
SIGNAL \ID|register_array[8][16]~regout\ : std_logic;
SIGNAL \ID|Mux15~10_combout\ : std_logic;
SIGNAL \ID|Mux15~11_combout\ : std_logic;
SIGNAL \ID|register_array[5][16]~regout\ : std_logic;
SIGNAL \ID|register_array[4][16]~regout\ : std_logic;
SIGNAL \ID|Mux15~12_combout\ : std_logic;
SIGNAL \ID|register_array[3][16]~regout\ : std_logic;
SIGNAL \ID|register_array[1][16]~regout\ : std_logic;
SIGNAL \ID|Mux15~14_combout\ : std_logic;
SIGNAL \ID|register_array[2][16]~regout\ : std_logic;
SIGNAL \ID|Mux15~15_combout\ : std_logic;
SIGNAL \ID|Mux15~17_combout\ : std_logic;
SIGNAL \ID|Mux14~4_combout\ : std_logic;
SIGNAL \ID|register_array[23][17]~regout\ : std_logic;
SIGNAL \ID|register_array[27][17]~regout\ : std_logic;
SIGNAL \ID|register_array[19][17]~regout\ : std_logic;
SIGNAL \ID|Mux14~7_combout\ : std_logic;
SIGNAL \ID|register_array[31][17]~regout\ : std_logic;
SIGNAL \ID|Mux14~8_combout\ : std_logic;
SIGNAL \ID|register_array[9][17]~regout\ : std_logic;
SIGNAL \ID|register_array[10][17]~regout\ : std_logic;
SIGNAL \ID|register_array[8][17]~regout\ : std_logic;
SIGNAL \ID|Mux14~12_combout\ : std_logic;
SIGNAL \ID|register_array[11][17]~regout\ : std_logic;
SIGNAL \ID|Mux14~13_combout\ : std_logic;
SIGNAL \ID|register_array[3][17]~regout\ : std_logic;
SIGNAL \ID|register_array[1][17]~regout\ : std_logic;
SIGNAL \ID|Mux14~14_combout\ : std_logic;
SIGNAL \ID|register_array[14][17]~regout\ : std_logic;
SIGNAL \ID|register_array[13][17]~regout\ : std_logic;
SIGNAL \ID|register_array[12][17]~regout\ : std_logic;
SIGNAL \ID|Mux14~17_combout\ : std_logic;
SIGNAL \ID|register_array[15][17]~regout\ : std_logic;
SIGNAL \ID|Mux14~18_combout\ : std_logic;
SIGNAL \ID|register_array[22][18]~regout\ : std_logic;
SIGNAL \ID|register_array[26][18]~regout\ : std_logic;
SIGNAL \ID|register_array[18][18]~regout\ : std_logic;
SIGNAL \ID|Mux13~2_combout\ : std_logic;
SIGNAL \ID|register_array[30][18]~regout\ : std_logic;
SIGNAL \ID|Mux13~3_combout\ : std_logic;
SIGNAL \ID|Mux13~4_combout\ : std_logic;
SIGNAL \ID|Mux13~5_combout\ : std_logic;
SIGNAL \ID|Mux13~6_combout\ : std_logic;
SIGNAL \ID|register_array[13][18]~regout\ : std_logic;
SIGNAL \ID|register_array[12][18]~regout\ : std_logic;
SIGNAL \ID|Mux13~17_combout\ : std_logic;
SIGNAL \ID|Mux13~18_combout\ : std_logic;
SIGNAL \ID|register_array[21][19]~regout\ : std_logic;
SIGNAL \ID|register_array[25][19]~regout\ : std_logic;
SIGNAL \ID|register_array[17][19]~regout\ : std_logic;
SIGNAL \ID|Mux12~0_combout\ : std_logic;
SIGNAL \ID|register_array[29][19]~regout\ : std_logic;
SIGNAL \ID|Mux12~1_combout\ : std_logic;
SIGNAL \ID|register_array[20][19]~regout\ : std_logic;
SIGNAL \ID|register_array[16][19]~regout\ : std_logic;
SIGNAL \ID|Mux12~4_combout\ : std_logic;
SIGNAL \ID|Mux12~5_combout\ : std_logic;
SIGNAL \ID|register_array[27][19]~regout\ : std_logic;
SIGNAL \ID|register_array[19][19]~regout\ : std_logic;
SIGNAL \ID|Mux12~7_combout\ : std_logic;
SIGNAL \ID|register_array[10][19]~regout\ : std_logic;
SIGNAL \ID|register_array[3][19]~regout\ : std_logic;
SIGNAL \ID|register_array[1][19]~regout\ : std_logic;
SIGNAL \ID|Mux12~14_combout\ : std_logic;
SIGNAL \ID|register_array[2][19]~regout\ : std_logic;
SIGNAL \ID|Mux12~15_combout\ : std_logic;
SIGNAL \ID|Mux12~17_combout\ : std_logic;
SIGNAL \ID|register_array[15][19]~regout\ : std_logic;
SIGNAL \ID|Mux12~18_combout\ : std_logic;
SIGNAL \ID|register_array[21][20]~regout\ : std_logic;
SIGNAL \ID|register_array[17][20]~regout\ : std_logic;
SIGNAL \ID|Mux11~0_combout\ : std_logic;
SIGNAL \ID|Mux11~2_combout\ : std_logic;
SIGNAL \ID|register_array[28][20]~regout\ : std_logic;
SIGNAL \ID|register_array[23][20]~regout\ : std_logic;
SIGNAL \ID|register_array[19][20]~regout\ : std_logic;
SIGNAL \ID|Mux11~7_combout\ : std_logic;
SIGNAL \ID|Mux11~8_combout\ : std_logic;
SIGNAL \ID|register_array[3][20]~regout\ : std_logic;
SIGNAL \ID|register_array[1][20]~regout\ : std_logic;
SIGNAL \ID|Mux11~14_combout\ : std_logic;
SIGNAL \ID|register_array[14][20]~regout\ : std_logic;
SIGNAL \ID|Mux11~17_combout\ : std_logic;
SIGNAL \ID|Mux11~18_combout\ : std_logic;
SIGNAL \ID|register_array[25][21]~regout\ : std_logic;
SIGNAL \ID|register_array[17][21]~regout\ : std_logic;
SIGNAL \ID|Mux10~0_combout\ : std_logic;
SIGNAL \ID|register_array[26][21]~regout\ : std_logic;
SIGNAL \ID|register_array[22][21]~regout\ : std_logic;
SIGNAL \ID|register_array[18][21]~regout\ : std_logic;
SIGNAL \ID|Mux10~2_combout\ : std_logic;
SIGNAL \ID|register_array[30][21]~regout\ : std_logic;
SIGNAL \ID|Mux10~3_combout\ : std_logic;
SIGNAL \ID|register_array[20][21]~regout\ : std_logic;
SIGNAL \ID|register_array[16][21]~regout\ : std_logic;
SIGNAL \ID|Mux10~4_combout\ : std_logic;
SIGNAL \ID|Mux10~5_combout\ : std_logic;
SIGNAL \ID|Mux10~6_combout\ : std_logic;
SIGNAL \ID|register_array[19][21]~regout\ : std_logic;
SIGNAL \ID|Mux10~7_combout\ : std_logic;
SIGNAL \ID|register_array[9][21]~regout\ : std_logic;
SIGNAL \ID|register_array[10][21]~regout\ : std_logic;
SIGNAL \ID|register_array[8][21]~regout\ : std_logic;
SIGNAL \ID|Mux10~12_combout\ : std_logic;
SIGNAL \ID|register_array[11][21]~regout\ : std_logic;
SIGNAL \ID|Mux10~13_combout\ : std_logic;
SIGNAL \ID|register_array[3][21]~regout\ : std_logic;
SIGNAL \ID|register_array[1][21]~regout\ : std_logic;
SIGNAL \ID|Mux10~14_combout\ : std_logic;
SIGNAL \ID|Mux10~15_combout\ : std_logic;
SIGNAL \ID|Mux10~16_combout\ : std_logic;
SIGNAL \ID|register_array[13][21]~regout\ : std_logic;
SIGNAL \ID|register_array[12][21]~regout\ : std_logic;
SIGNAL \ID|Mux10~17_combout\ : std_logic;
SIGNAL \ID|register_array[17][22]~regout\ : std_logic;
SIGNAL \ID|Mux9~0_combout\ : std_logic;
SIGNAL \ID|Mux9~1_combout\ : std_logic;
SIGNAL \ID|register_array[22][22]~regout\ : std_logic;
SIGNAL \ID|register_array[26][22]~regout\ : std_logic;
SIGNAL \ID|register_array[18][22]~regout\ : std_logic;
SIGNAL \ID|Mux9~2_combout\ : std_logic;
SIGNAL \ID|register_array[30][22]~regout\ : std_logic;
SIGNAL \ID|Mux9~3_combout\ : std_logic;
SIGNAL \ID|Mux9~12_combout\ : std_logic;
SIGNAL \ID|register_array[3][22]~regout\ : std_logic;
SIGNAL \ID|register_array[1][22]~regout\ : std_logic;
SIGNAL \ID|Mux9~14_combout\ : std_logic;
SIGNAL \ID|register_array[2][22]~regout\ : std_logic;
SIGNAL \ID|Mux9~15_combout\ : std_logic;
SIGNAL \ID|register_array[14][22]~regout\ : std_logic;
SIGNAL \ID|register_array[13][22]~regout\ : std_logic;
SIGNAL \ID|register_array[12][22]~regout\ : std_logic;
SIGNAL \ID|Mux9~17_combout\ : std_logic;
SIGNAL \ID|register_array[15][22]~regout\ : std_logic;
SIGNAL \ID|Mux9~18_combout\ : std_logic;
SIGNAL \ID|register_array[21][23]~regout\ : std_logic;
SIGNAL \ID|register_array[22][23]~regout\ : std_logic;
SIGNAL \ID|register_array[18][23]~regout\ : std_logic;
SIGNAL \ID|Mux8~2_combout\ : std_logic;
SIGNAL \ID|Mux8~3_combout\ : std_logic;
SIGNAL \ID|register_array[20][23]~regout\ : std_logic;
SIGNAL \ID|register_array[27][23]~regout\ : std_logic;
SIGNAL \ID|register_array[19][23]~regout\ : std_logic;
SIGNAL \ID|Mux8~7_combout\ : std_logic;
SIGNAL \ID|Mux8~8_combout\ : std_logic;
SIGNAL \ID|register_array[9][23]~regout\ : std_logic;
SIGNAL \ID|register_array[10][23]~regout\ : std_logic;
SIGNAL \ID|register_array[8][23]~regout\ : std_logic;
SIGNAL \ID|Mux8~12_combout\ : std_logic;
SIGNAL \ID|register_array[11][23]~regout\ : std_logic;
SIGNAL \ID|Mux8~13_combout\ : std_logic;
SIGNAL \ID|register_array[3][23]~regout\ : std_logic;
SIGNAL \ID|register_array[1][23]~regout\ : std_logic;
SIGNAL \ID|Mux8~14_combout\ : std_logic;
SIGNAL \ID|register_array[2][23]~regout\ : std_logic;
SIGNAL \ID|Mux8~15_combout\ : std_logic;
SIGNAL \ID|Mux8~16_combout\ : std_logic;
SIGNAL \ID|register_array[13][23]~regout\ : std_logic;
SIGNAL \ID|register_array[22][24]~regout\ : std_logic;
SIGNAL \ID|register_array[26][24]~regout\ : std_logic;
SIGNAL \ID|register_array[18][24]~regout\ : std_logic;
SIGNAL \ID|Mux7~2_combout\ : std_logic;
SIGNAL \ID|register_array[30][24]~regout\ : std_logic;
SIGNAL \ID|Mux7~3_combout\ : std_logic;
SIGNAL \ID|register_array[24][24]~regout\ : std_logic;
SIGNAL \ID|register_array[16][24]~regout\ : std_logic;
SIGNAL \ID|Mux7~4_combout\ : std_logic;
SIGNAL \ID|Mux7~5_combout\ : std_logic;
SIGNAL \ID|Mux7~6_combout\ : std_logic;
SIGNAL \ID|register_array[23][24]~regout\ : std_logic;
SIGNAL \ID|register_array[9][24]~regout\ : std_logic;
SIGNAL \ID|register_array[10][24]~regout\ : std_logic;
SIGNAL \ID|register_array[8][24]~regout\ : std_logic;
SIGNAL \ID|Mux7~10_combout\ : std_logic;
SIGNAL \ID|register_array[11][24]~regout\ : std_logic;
SIGNAL \ID|Mux7~11_combout\ : std_logic;
SIGNAL \ID|register_array[6][24]~regout\ : std_logic;
SIGNAL \ID|Mux7~12_combout\ : std_logic;
SIGNAL \ID|Mux7~13_combout\ : std_logic;
SIGNAL \ID|Mux6~0_combout\ : std_logic;
SIGNAL \ID|Mux6~2_combout\ : std_logic;
SIGNAL \ID|Mux6~3_combout\ : std_logic;
SIGNAL \ID|Mux6~4_combout\ : std_logic;
SIGNAL \ID|Mux6~5_combout\ : std_logic;
SIGNAL \ID|Mux6~6_combout\ : std_logic;
SIGNAL \ID|register_array[5][25]~regout\ : std_logic;
SIGNAL \ID|register_array[4][25]~regout\ : std_logic;
SIGNAL \ID|Mux6~10_combout\ : std_logic;
SIGNAL \ID|Mux6~11_combout\ : std_logic;
SIGNAL \ID|register_array[10][25]~regout\ : std_logic;
SIGNAL \ID|register_array[8][25]~regout\ : std_logic;
SIGNAL \ID|Mux6~12_combout\ : std_logic;
SIGNAL \ID|register_array[3][25]~regout\ : std_logic;
SIGNAL \ID|register_array[13][25]~regout\ : std_logic;
SIGNAL \ID|register_array[12][25]~regout\ : std_logic;
SIGNAL \ID|Mux6~17_combout\ : std_logic;
SIGNAL \ID|Mux5~0_combout\ : std_logic;
SIGNAL \ID|Mux5~1_combout\ : std_logic;
SIGNAL \ID|register_array[22][26]~regout\ : std_logic;
SIGNAL \ID|register_array[26][26]~regout\ : std_logic;
SIGNAL \ID|register_array[18][26]~regout\ : std_logic;
SIGNAL \ID|Mux5~2_combout\ : std_logic;
SIGNAL \ID|register_array[30][26]~regout\ : std_logic;
SIGNAL \ID|Mux5~3_combout\ : std_logic;
SIGNAL \ID|register_array[28][26]~regout\ : std_logic;
SIGNAL \ID|register_array[10][26]~regout\ : std_logic;
SIGNAL \ID|register_array[5][26]~regout\ : std_logic;
SIGNAL \ID|register_array[3][26]~regout\ : std_logic;
SIGNAL \ID|register_array[1][26]~regout\ : std_logic;
SIGNAL \ID|Mux5~14_combout\ : std_logic;
SIGNAL \ID|Mux4~0_combout\ : std_logic;
SIGNAL \ID|Mux4~1_combout\ : std_logic;
SIGNAL \ID|register_array[26][27]~regout\ : std_logic;
SIGNAL \ID|register_array[22][27]~regout\ : std_logic;
SIGNAL \ID|register_array[18][27]~regout\ : std_logic;
SIGNAL \ID|Mux4~2_combout\ : std_logic;
SIGNAL \ID|register_array[30][27]~regout\ : std_logic;
SIGNAL \ID|Mux4~3_combout\ : std_logic;
SIGNAL \ID|register_array[27][27]~regout\ : std_logic;
SIGNAL \ID|register_array[19][27]~regout\ : std_logic;
SIGNAL \ID|Mux4~7_combout\ : std_logic;
SIGNAL \ID|register_array[5][27]~regout\ : std_logic;
SIGNAL \ID|register_array[4][27]~regout\ : std_logic;
SIGNAL \ID|Mux4~10_combout\ : std_logic;
SIGNAL \ID|Mux4~12_combout\ : std_logic;
SIGNAL \ID|register_array[3][27]~regout\ : std_logic;
SIGNAL \ID|register_array[1][27]~regout\ : std_logic;
SIGNAL \ID|Mux4~14_combout\ : std_logic;
SIGNAL \ID|Mux4~15_combout\ : std_logic;
SIGNAL \ID|Mux4~17_combout\ : std_logic;
SIGNAL \ID|register_array[15][27]~regout\ : std_logic;
SIGNAL \ID|Mux4~18_combout\ : std_logic;
SIGNAL \ID|register_array[21][28]~regout\ : std_logic;
SIGNAL \ID|register_array[17][28]~regout\ : std_logic;
SIGNAL \ID|Mux3~0_combout\ : std_logic;
SIGNAL \ID|Mux3~4_combout\ : std_logic;
SIGNAL \ID|Mux3~7_combout\ : std_logic;
SIGNAL \ID|Mux3~8_combout\ : std_logic;
SIGNAL \ID|register_array[10][28]~regout\ : std_logic;
SIGNAL \ID|register_array[3][28]~regout\ : std_logic;
SIGNAL \ID|register_array[1][28]~regout\ : std_logic;
SIGNAL \ID|Mux3~14_combout\ : std_logic;
SIGNAL \ID|register_array[2][28]~regout\ : std_logic;
SIGNAL \ID|Mux3~15_combout\ : std_logic;
SIGNAL \ID|register_array[13][28]~regout\ : std_logic;
SIGNAL \ID|register_array[12][28]~regout\ : std_logic;
SIGNAL \ID|Mux3~17_combout\ : std_logic;
SIGNAL \ID|Mux3~18_combout\ : std_logic;
SIGNAL \ID|register_array[25][29]~regout\ : std_logic;
SIGNAL \ID|register_array[29][29]~regout\ : std_logic;
SIGNAL \ID|register_array[26][29]~regout\ : std_logic;
SIGNAL \ID|register_array[22][29]~regout\ : std_logic;
SIGNAL \ID|register_array[18][29]~regout\ : std_logic;
SIGNAL \ID|Mux2~2_combout\ : std_logic;
SIGNAL \ID|register_array[30][29]~regout\ : std_logic;
SIGNAL \ID|Mux2~3_combout\ : std_logic;
SIGNAL \ID|register_array[27][29]~regout\ : std_logic;
SIGNAL \ID|register_array[19][29]~regout\ : std_logic;
SIGNAL \ID|Mux2~7_combout\ : std_logic;
SIGNAL \ID|Mux2~8_combout\ : std_logic;
SIGNAL \ID|register_array[6][29]~regout\ : std_logic;
SIGNAL \ID|register_array[10][29]~regout\ : std_logic;
SIGNAL \ID|register_array[8][29]~regout\ : std_logic;
SIGNAL \ID|Mux2~12_combout\ : std_logic;
SIGNAL \ID|register_array[14][29]~regout\ : std_logic;
SIGNAL \ID|register_array[13][29]~regout\ : std_logic;
SIGNAL \ID|register_array[12][29]~regout\ : std_logic;
SIGNAL \ID|Mux2~17_combout\ : std_logic;
SIGNAL \ID|register_array[15][29]~regout\ : std_logic;
SIGNAL \ID|Mux2~18_combout\ : std_logic;
SIGNAL \ID|register_array[21][30]~regout\ : std_logic;
SIGNAL \ID|register_array[22][30]~regout\ : std_logic;
SIGNAL \ID|register_array[26][30]~regout\ : std_logic;
SIGNAL \ID|register_array[18][30]~regout\ : std_logic;
SIGNAL \ID|Mux1~2_combout\ : std_logic;
SIGNAL \ID|register_array[30][30]~regout\ : std_logic;
SIGNAL \ID|Mux1~3_combout\ : std_logic;
SIGNAL \ID|register_array[20][30]~regout\ : std_logic;
SIGNAL \ID|register_array[24][30]~regout\ : std_logic;
SIGNAL \ID|register_array[16][30]~regout\ : std_logic;
SIGNAL \ID|Mux1~4_combout\ : std_logic;
SIGNAL \ID|register_array[28][30]~regout\ : std_logic;
SIGNAL \ID|Mux1~5_combout\ : std_logic;
SIGNAL \ID|Mux1~6_combout\ : std_logic;
SIGNAL \ID|register_array[19][30]~regout\ : std_logic;
SIGNAL \ID|Mux1~7_combout\ : std_logic;
SIGNAL \ID|register_array[10][30]~regout\ : std_logic;
SIGNAL \ID|register_array[8][30]~regout\ : std_logic;
SIGNAL \ID|Mux1~10_combout\ : std_logic;
SIGNAL \ID|register_array[6][30]~regout\ : std_logic;
SIGNAL \ID|register_array[4][30]~regout\ : std_logic;
SIGNAL \ID|Mux1~12_combout\ : std_logic;
SIGNAL \ID|Mux1~13_combout\ : std_logic;
SIGNAL \ID|register_array[3][30]~regout\ : std_logic;
SIGNAL \ID|register_array[1][30]~regout\ : std_logic;
SIGNAL \ID|Mux1~14_combout\ : std_logic;
SIGNAL \ID|register_array[2][30]~regout\ : std_logic;
SIGNAL \ID|Mux1~15_combout\ : std_logic;
SIGNAL \ID|Mux1~16_combout\ : std_logic;
SIGNAL \ID|register_array[21][31]~regout\ : std_logic;
SIGNAL \ID|register_array[24][31]~regout\ : std_logic;
SIGNAL \ID|Mux0~4_combout\ : std_logic;
SIGNAL \ID|Mux0~5_combout\ : std_logic;
SIGNAL \ID|Mux0~7_combout\ : std_logic;
SIGNAL \ID|Mux0~8_combout\ : std_logic;
SIGNAL \ID|register_array[5][31]~regout\ : std_logic;
SIGNAL \ID|register_array[4][31]~regout\ : std_logic;
SIGNAL \ID|Mux0~10_combout\ : std_logic;
SIGNAL \ID|Mux0~12_combout\ : std_logic;
SIGNAL \ID|Mux0~14_combout\ : std_logic;
SIGNAL \ID|Mux0~15_combout\ : std_logic;
SIGNAL \ID|register_array[14][31]~regout\ : std_logic;
SIGNAL \ID|register_array[12][31]~regout\ : std_logic;
SIGNAL \ID|Mux0~17_combout\ : std_logic;
SIGNAL \ID|Mux0~18_combout\ : std_logic;
SIGNAL \ID|Mux63~0_combout\ : std_logic;
SIGNAL \ID|Mux63~1_combout\ : std_logic;
SIGNAL \ID|Mux63~7_combout\ : std_logic;
SIGNAL \ID|Mux63~10_combout\ : std_logic;
SIGNAL \ID|Mux63~11_combout\ : std_logic;
SIGNAL \ID|Mux63~12_combout\ : std_logic;
SIGNAL \ID|Mux62~2_combout\ : std_logic;
SIGNAL \ID|Mux62~3_combout\ : std_logic;
SIGNAL \ID|Mux62~4_combout\ : std_logic;
SIGNAL \ID|Mux62~5_combout\ : std_logic;
SIGNAL \ID|Mux62~6_combout\ : std_logic;
SIGNAL \ID|Mux62~10_combout\ : std_logic;
SIGNAL \ID|Mux62~14_combout\ : std_logic;
SIGNAL \ID|Mux62~15_combout\ : std_logic;
SIGNAL \ID|Mux61~0_combout\ : std_logic;
SIGNAL \ID|Mux61~2_combout\ : std_logic;
SIGNAL \ID|Mux61~3_combout\ : std_logic;
SIGNAL \ID|Mux61~4_combout\ : std_logic;
SIGNAL \ID|Mux61~5_combout\ : std_logic;
SIGNAL \ID|Mux61~6_combout\ : std_logic;
SIGNAL \ID|Mux61~10_combout\ : std_logic;
SIGNAL \ID|Mux61~11_combout\ : std_logic;
SIGNAL \ID|Mux61~12_combout\ : std_logic;
SIGNAL \ID|Mux61~13_combout\ : std_logic;
SIGNAL \ID|Mux61~14_combout\ : std_logic;
SIGNAL \ID|Mux61~15_combout\ : std_logic;
SIGNAL \ID|Mux61~16_combout\ : std_logic;
SIGNAL \ID|Mux61~17_combout\ : std_logic;
SIGNAL \ID|Mux61~18_combout\ : std_logic;
SIGNAL \ID|Mux61~19_combout\ : std_logic;
SIGNAL \ID|Mux60~0_combout\ : std_logic;
SIGNAL \ID|Mux60~2_combout\ : std_logic;
SIGNAL \ID|Mux60~3_combout\ : std_logic;
SIGNAL \ID|Mux60~4_combout\ : std_logic;
SIGNAL \ID|Mux60~5_combout\ : std_logic;
SIGNAL \ID|Mux60~6_combout\ : std_logic;
SIGNAL \ID|Mux60~17_combout\ : std_logic;
SIGNAL \ID|Mux60~18_combout\ : std_logic;
SIGNAL \ID|Mux59~2_combout\ : std_logic;
SIGNAL \ID|Mux59~3_combout\ : std_logic;
SIGNAL \ID|Mux59~4_combout\ : std_logic;
SIGNAL \ID|Mux59~5_combout\ : std_logic;
SIGNAL \ID|Mux59~6_combout\ : std_logic;
SIGNAL \ID|Mux59~10_combout\ : std_logic;
SIGNAL \ID|Mux59~12_combout\ : std_logic;
SIGNAL \ID|Mux59~13_combout\ : std_logic;
SIGNAL \ID|Mux59~14_combout\ : std_logic;
SIGNAL \ID|Mux59~15_combout\ : std_logic;
SIGNAL \ID|Mux59~16_combout\ : std_logic;
SIGNAL \ID|Mux58~0_combout\ : std_logic;
SIGNAL \ID|Mux58~2_combout\ : std_logic;
SIGNAL \ID|Mux58~3_combout\ : std_logic;
SIGNAL \ID|Mux58~4_combout\ : std_logic;
SIGNAL \ID|Mux58~5_combout\ : std_logic;
SIGNAL \ID|Mux58~6_combout\ : std_logic;
SIGNAL \ID|Mux58~7_combout\ : std_logic;
SIGNAL \ID|Mux58~10_combout\ : std_logic;
SIGNAL \ID|Mux58~12_combout\ : std_logic;
SIGNAL \ID|Mux58~13_combout\ : std_logic;
SIGNAL \ID|Mux58~14_combout\ : std_logic;
SIGNAL \ID|Mux58~15_combout\ : std_logic;
SIGNAL \ID|Mux58~16_combout\ : std_logic;
SIGNAL \ID|Mux58~17_combout\ : std_logic;
SIGNAL \ID|Mux57~0_combout\ : std_logic;
SIGNAL \ID|Mux57~1_combout\ : std_logic;
SIGNAL \ID|Mux57~2_combout\ : std_logic;
SIGNAL \ID|Mux57~3_combout\ : std_logic;
SIGNAL \ID|Mux57~4_combout\ : std_logic;
SIGNAL \ID|Mux57~5_combout\ : std_logic;
SIGNAL \ID|Mux57~6_combout\ : std_logic;
SIGNAL \ID|Mux57~7_combout\ : std_logic;
SIGNAL \ID|Mux57~8_combout\ : std_logic;
SIGNAL \ID|Mux57~9_combout\ : std_logic;
SIGNAL \ID|Mux57~12_combout\ : std_logic;
SIGNAL \ID|Mux57~13_combout\ : std_logic;
SIGNAL \ID|Mux57~14_combout\ : std_logic;
SIGNAL \ID|Mux57~15_combout\ : std_logic;
SIGNAL \ID|Mux57~16_combout\ : std_logic;
SIGNAL \ID|Mux57~17_combout\ : std_logic;
SIGNAL \ID|Mux56~2_combout\ : std_logic;
SIGNAL \ID|Mux56~3_combout\ : std_logic;
SIGNAL \ID|Mux56~7_combout\ : std_logic;
SIGNAL \ID|Mux56~8_combout\ : std_logic;
SIGNAL \ID|Mux56~10_combout\ : std_logic;
SIGNAL \ID|Mux56~11_combout\ : std_logic;
SIGNAL \ID|Mux56~12_combout\ : std_logic;
SIGNAL \ID|Mux56~13_combout\ : std_logic;
SIGNAL \ID|Mux56~17_combout\ : std_logic;
SIGNAL \ID|Mux55~0_combout\ : std_logic;
SIGNAL \ID|Mux55~1_combout\ : std_logic;
SIGNAL \ID|Mux55~4_combout\ : std_logic;
SIGNAL \ID|Mux55~5_combout\ : std_logic;
SIGNAL \ID|Mux55~10_combout\ : std_logic;
SIGNAL \ID|Mux55~11_combout\ : std_logic;
SIGNAL \ID|Mux55~12_combout\ : std_logic;
SIGNAL \ID|Mux55~13_combout\ : std_logic;
SIGNAL \ID|Mux55~14_combout\ : std_logic;
SIGNAL \ID|Mux55~15_combout\ : std_logic;
SIGNAL \ID|Mux55~16_combout\ : std_logic;
SIGNAL \ID|Mux55~17_combout\ : std_logic;
SIGNAL \ID|Mux55~18_combout\ : std_logic;
SIGNAL \ID|Mux55~19_combout\ : std_logic;
SIGNAL \ID|Mux54~0_combout\ : std_logic;
SIGNAL \ID|Mux54~1_combout\ : std_logic;
SIGNAL \ID|Mux54~2_combout\ : std_logic;
SIGNAL \ID|Mux54~4_combout\ : std_logic;
SIGNAL \ID|Mux54~5_combout\ : std_logic;
SIGNAL \ID|Mux54~10_combout\ : std_logic;
SIGNAL \ID|Mux54~12_combout\ : std_logic;
SIGNAL \ID|Mux54~13_combout\ : std_logic;
SIGNAL \ID|Mux54~14_combout\ : std_logic;
SIGNAL \ID|Mux54~15_combout\ : std_logic;
SIGNAL \ID|Mux54~16_combout\ : std_logic;
SIGNAL \ID|Mux53~2_combout\ : std_logic;
SIGNAL \ID|Mux53~3_combout\ : std_logic;
SIGNAL \ID|Mux53~4_combout\ : std_logic;
SIGNAL \ID|Mux53~5_combout\ : std_logic;
SIGNAL \ID|Mux53~6_combout\ : std_logic;
SIGNAL \ID|Mux53~12_combout\ : std_logic;
SIGNAL \ID|Mux53~13_combout\ : std_logic;
SIGNAL \ID|Mux53~14_combout\ : std_logic;
SIGNAL \ID|Mux53~15_combout\ : std_logic;
SIGNAL \ID|Mux53~16_combout\ : std_logic;
SIGNAL \ID|Mux53~17_combout\ : std_logic;
SIGNAL \ID|Mux52~0_combout\ : std_logic;
SIGNAL \ID|Mux52~1_combout\ : std_logic;
SIGNAL \ID|Mux52~2_combout\ : std_logic;
SIGNAL \ID|Mux52~3_combout\ : std_logic;
SIGNAL \ID|Mux52~12_combout\ : std_logic;
SIGNAL \ID|Mux52~14_combout\ : std_logic;
SIGNAL \ID|Mux52~15_combout\ : std_logic;
SIGNAL \ID|Mux52~17_combout\ : std_logic;
SIGNAL \ID|Mux52~18_combout\ : std_logic;
SIGNAL \ID|Mux51~0_combout\ : std_logic;
SIGNAL \ID|Mux51~1_combout\ : std_logic;
SIGNAL \ID|Mux51~2_combout\ : std_logic;
SIGNAL \ID|Mux51~4_combout\ : std_logic;
SIGNAL \ID|Mux51~5_combout\ : std_logic;
SIGNAL \ID|Mux51~10_combout\ : std_logic;
SIGNAL \ID|Mux51~11_combout\ : std_logic;
SIGNAL \ID|Mux51~12_combout\ : std_logic;
SIGNAL \ID|Mux51~14_combout\ : std_logic;
SIGNAL \ID|Mux50~2_combout\ : std_logic;
SIGNAL \ID|Mux50~3_combout\ : std_logic;
SIGNAL \ID|Mux50~4_combout\ : std_logic;
SIGNAL \ID|Mux50~7_combout\ : std_logic;
SIGNAL \ID|Mux50~8_combout\ : std_logic;
SIGNAL \ID|Mux50~10_combout\ : std_logic;
SIGNAL \ID|Mux50~11_combout\ : std_logic;
SIGNAL \ID|Mux50~12_combout\ : std_logic;
SIGNAL \ID|Mux49~0_combout\ : std_logic;
SIGNAL \ID|Mux49~1_combout\ : std_logic;
SIGNAL \ID|Mux49~4_combout\ : std_logic;
SIGNAL \ID|Mux49~12_combout\ : std_logic;
SIGNAL \ID|Mux49~17_combout\ : std_logic;
SIGNAL \ID|Mux49~18_combout\ : std_logic;
SIGNAL \ID|Mux48~2_combout\ : std_logic;
SIGNAL \ID|Mux48~3_combout\ : std_logic;
SIGNAL \ID|Mux48~4_combout\ : std_logic;
SIGNAL \ID|Mux48~7_combout\ : std_logic;
SIGNAL \ID|Mux48~10_combout\ : std_logic;
SIGNAL \ID|Mux48~12_combout\ : std_logic;
SIGNAL \ID|Mux47~2_combout\ : std_logic;
SIGNAL \ID|Mux47~3_combout\ : std_logic;
SIGNAL \ID|Mux47~4_combout\ : std_logic;
SIGNAL \ID|Mux47~5_combout\ : std_logic;
SIGNAL \ID|Mux47~6_combout\ : std_logic;
SIGNAL \ID|Mux47~10_combout\ : std_logic;
SIGNAL \ID|Mux47~12_combout\ : std_logic;
SIGNAL \ID|Mux47~13_combout\ : std_logic;
SIGNAL \ID|Mux47~14_combout\ : std_logic;
SIGNAL \ID|Mux47~15_combout\ : std_logic;
SIGNAL \ID|Mux47~16_combout\ : std_logic;
SIGNAL \ID|Mux46~7_combout\ : std_logic;
SIGNAL \ID|Mux46~8_combout\ : std_logic;
SIGNAL \ID|Mux46~10_combout\ : std_logic;
SIGNAL \ID|Mux46~11_combout\ : std_logic;
SIGNAL \ID|Mux46~12_combout\ : std_logic;
SIGNAL \ID|Mux46~13_combout\ : std_logic;
SIGNAL \ID|Mux46~14_combout\ : std_logic;
SIGNAL \ID|Mux46~15_combout\ : std_logic;
SIGNAL \ID|Mux46~16_combout\ : std_logic;
SIGNAL \ID|Mux46~17_combout\ : std_logic;
SIGNAL \ID|Mux46~18_combout\ : std_logic;
SIGNAL \ID|Mux46~19_combout\ : std_logic;
SIGNAL \ID|Mux45~2_combout\ : std_logic;
SIGNAL \ID|Mux45~3_combout\ : std_logic;
SIGNAL \ID|Mux45~12_combout\ : std_logic;
SIGNAL \ID|Mux45~14_combout\ : std_logic;
SIGNAL \ID|Mux45~17_combout\ : std_logic;
SIGNAL \ID|Mux44~0_combout\ : std_logic;
SIGNAL \ID|Mux44~1_combout\ : std_logic;
SIGNAL \ID|Mux44~2_combout\ : std_logic;
SIGNAL \ID|Mux44~3_combout\ : std_logic;
SIGNAL \ID|Mux44~4_combout\ : std_logic;
SIGNAL \ID|Mux44~7_combout\ : std_logic;
SIGNAL \ID|Mux44~10_combout\ : std_logic;
SIGNAL \ID|Mux44~11_combout\ : std_logic;
SIGNAL \ID|Mux44~12_combout\ : std_logic;
SIGNAL \ID|Mux44~14_combout\ : std_logic;
SIGNAL \ID|Mux44~15_combout\ : std_logic;
SIGNAL \ID|Mux43~0_combout\ : std_logic;
SIGNAL \ID|Mux43~1_combout\ : std_logic;
SIGNAL \ID|Mux43~4_combout\ : std_logic;
SIGNAL \ID|Mux43~5_combout\ : std_logic;
SIGNAL \ID|Mux43~7_combout\ : std_logic;
SIGNAL \ID|Mux43~10_combout\ : std_logic;
SIGNAL \ID|Mux43~11_combout\ : std_logic;
SIGNAL \ID|Mux43~12_combout\ : std_logic;
SIGNAL \ID|Mux43~14_combout\ : std_logic;
SIGNAL \ID|Mux42~0_combout\ : std_logic;
SIGNAL \ID|Mux42~1_combout\ : std_logic;
SIGNAL \ID|Mux42~2_combout\ : std_logic;
SIGNAL \ID|Mux42~3_combout\ : std_logic;
SIGNAL \ID|Mux42~4_combout\ : std_logic;
SIGNAL \ID|Mux42~10_combout\ : std_logic;
SIGNAL \ID|Mux42~11_combout\ : std_logic;
SIGNAL \ID|Mux42~12_combout\ : std_logic;
SIGNAL \ID|Mux42~13_combout\ : std_logic;
SIGNAL \ID|Mux42~14_combout\ : std_logic;
SIGNAL \ID|Mux42~17_combout\ : std_logic;
SIGNAL \ID|Mux41~2_combout\ : std_logic;
SIGNAL \ID|Mux41~3_combout\ : std_logic;
SIGNAL \ID|Mux41~4_combout\ : std_logic;
SIGNAL \ID|Mux41~5_combout\ : std_logic;
SIGNAL \ID|Mux41~6_combout\ : std_logic;
SIGNAL \ID|Mux41~10_combout\ : std_logic;
SIGNAL \ID|Mux41~14_combout\ : std_logic;
SIGNAL \ID|Mux41~15_combout\ : std_logic;
SIGNAL \ID|Mux41~17_combout\ : std_logic;
SIGNAL \ID|Mux41~18_combout\ : std_logic;
SIGNAL \ID|Mux40~0_combout\ : std_logic;
SIGNAL \ID|Mux40~1_combout\ : std_logic;
SIGNAL \ID|Mux40~2_combout\ : std_logic;
SIGNAL \ID|Mux40~4_combout\ : std_logic;
SIGNAL \ID|Mux40~5_combout\ : std_logic;
SIGNAL \ID|Mux40~7_combout\ : std_logic;
SIGNAL \ID|Mux40~10_combout\ : std_logic;
SIGNAL \ID|Mux40~12_combout\ : std_logic;
SIGNAL \ID|Mux40~13_combout\ : std_logic;
SIGNAL \ID|Mux40~14_combout\ : std_logic;
SIGNAL \ID|Mux40~15_combout\ : std_logic;
SIGNAL \ID|Mux40~16_combout\ : std_logic;
SIGNAL \ID|Mux40~17_combout\ : std_logic;
SIGNAL \ID|Mux39~2_combout\ : std_logic;
SIGNAL \ID|Mux39~3_combout\ : std_logic;
SIGNAL \ID|Mux39~4_combout\ : std_logic;
SIGNAL \ID|Mux39~7_combout\ : std_logic;
SIGNAL \ID|Mux39~10_combout\ : std_logic;
SIGNAL \ID|Mux39~11_combout\ : std_logic;
SIGNAL \ID|Mux38~7_combout\ : std_logic;
SIGNAL \ID|Mux38~10_combout\ : std_logic;
SIGNAL \ID|Mux38~12_combout\ : std_logic;
SIGNAL \ID|Mux38~13_combout\ : std_logic;
SIGNAL \ID|Mux38~14_combout\ : std_logic;
SIGNAL \ID|Mux38~15_combout\ : std_logic;
SIGNAL \ID|Mux38~16_combout\ : std_logic;
SIGNAL \ID|Mux38~17_combout\ : std_logic;
SIGNAL \ID|Mux37~2_combout\ : std_logic;
SIGNAL \ID|Mux37~3_combout\ : std_logic;
SIGNAL \ID|Mux37~4_combout\ : std_logic;
SIGNAL \ID|Mux37~5_combout\ : std_logic;
SIGNAL \ID|Mux37~6_combout\ : std_logic;
SIGNAL \ID|Mux37~10_combout\ : std_logic;
SIGNAL \ID|Mux37~12_combout\ : std_logic;
SIGNAL \ID|Mux37~13_combout\ : std_logic;
SIGNAL \ID|Mux37~14_combout\ : std_logic;
SIGNAL \ID|Mux37~15_combout\ : std_logic;
SIGNAL \ID|Mux37~16_combout\ : std_logic;
SIGNAL \ID|Mux36~2_combout\ : std_logic;
SIGNAL \ID|Mux36~3_combout\ : std_logic;
SIGNAL \ID|Mux36~7_combout\ : std_logic;
SIGNAL \ID|Mux36~8_combout\ : std_logic;
SIGNAL \ID|Mux36~10_combout\ : std_logic;
SIGNAL \ID|Mux36~11_combout\ : std_logic;
SIGNAL \ID|Mux36~14_combout\ : std_logic;
SIGNAL \ID|Mux35~0_combout\ : std_logic;
SIGNAL \ID|Mux35~1_combout\ : std_logic;
SIGNAL \ID|Mux35~10_combout\ : std_logic;
SIGNAL \ID|Mux35~12_combout\ : std_logic;
SIGNAL \ID|Mux35~13_combout\ : std_logic;
SIGNAL \ID|Mux35~14_combout\ : std_logic;
SIGNAL \ID|Mux35~15_combout\ : std_logic;
SIGNAL \ID|Mux35~16_combout\ : std_logic;
SIGNAL \ID|Mux35~17_combout\ : std_logic;
SIGNAL \ID|Mux34~0_combout\ : std_logic;
SIGNAL \ID|Mux34~1_combout\ : std_logic;
SIGNAL \ID|Mux34~2_combout\ : std_logic;
SIGNAL \ID|Mux34~3_combout\ : std_logic;
SIGNAL \ID|Mux34~4_combout\ : std_logic;
SIGNAL \ID|Mux34~7_combout\ : std_logic;
SIGNAL \ID|Mux34~10_combout\ : std_logic;
SIGNAL \ID|Mux34~11_combout\ : std_logic;
SIGNAL \ID|Mux34~12_combout\ : std_logic;
SIGNAL \ID|Mux34~13_combout\ : std_logic;
SIGNAL \ID|Mux34~14_combout\ : std_logic;
SIGNAL \ID|Mux34~15_combout\ : std_logic;
SIGNAL \ID|Mux34~16_combout\ : std_logic;
SIGNAL \ID|Mux34~17_combout\ : std_logic;
SIGNAL \ID|Mux34~18_combout\ : std_logic;
SIGNAL \ID|Mux34~19_combout\ : std_logic;
SIGNAL \ID|Mux33~0_combout\ : std_logic;
SIGNAL \ID|Mux33~2_combout\ : std_logic;
SIGNAL \ID|Mux33~3_combout\ : std_logic;
SIGNAL \ID|Mux33~4_combout\ : std_logic;
SIGNAL \ID|Mux33~5_combout\ : std_logic;
SIGNAL \ID|Mux33~6_combout\ : std_logic;
SIGNAL \ID|Mux33~10_combout\ : std_logic;
SIGNAL \ID|Mux33~14_combout\ : std_logic;
SIGNAL \ID|Mux33~15_combout\ : std_logic;
SIGNAL \ID|Mux32~0_combout\ : std_logic;
SIGNAL \ID|Mux32~1_combout\ : std_logic;
SIGNAL \ID|Mux32~10_combout\ : std_logic;
SIGNAL \ID|Mux32~11_combout\ : std_logic;
SIGNAL \HU|ForwardBD~1_combout\ : std_logic;
SIGNAL \HU|ForwardAD~0_combout\ : std_logic;
SIGNAL \HU|ForwardAD~1_combout\ : std_logic;
SIGNAL \HU|ForwardAD~2_combout\ : std_logic;
SIGNAL \ID|muxEqua1[1]~1_combout\ : std_logic;
SIGNAL \ID|Equal0~1_combout\ : std_logic;
SIGNAL \ID|muxEqua1[6]~6_combout\ : std_logic;
SIGNAL \ID|muxEqua1[7]~7_combout\ : std_logic;
SIGNAL \ID|Equal0~8_combout\ : std_logic;
SIGNAL \ID|muxEqua1[8]~8_combout\ : std_logic;
SIGNAL \ID|muxEqua1[9]~9_combout\ : std_logic;
SIGNAL \ID|muxEqua1[10]~10_combout\ : std_logic;
SIGNAL \ID|Equal0~12_combout\ : std_logic;
SIGNAL \ID|muxEqua1[12]~12_combout\ : std_logic;
SIGNAL \ID|Equal0~15_combout\ : std_logic;
SIGNAL \ID|muxEqua1[13]~13_combout\ : std_logic;
SIGNAL \ID|Equal0~16_combout\ : std_logic;
SIGNAL \ID|muxEqua1[14]~14_combout\ : std_logic;
SIGNAL \ID|Equal0~17_combout\ : std_logic;
SIGNAL \ID|muxEqua1[15]~15_combout\ : std_logic;
SIGNAL \ID|Equal0~18_combout\ : std_logic;
SIGNAL \ID|Equal0~19_combout\ : std_logic;
SIGNAL \ID|muxEqua1[18]~18_combout\ : std_logic;
SIGNAL \ID|Equal0~23_combout\ : std_logic;
SIGNAL \ID|muxEqua1[20]~20_combout\ : std_logic;
SIGNAL \ID|Equal0~26_combout\ : std_logic;
SIGNAL \ID|muxEqua1[21]~21_combout\ : std_logic;
SIGNAL \ID|Equal0~27_combout\ : std_logic;
SIGNAL \ID|muxEqua1[22]~22_combout\ : std_logic;
SIGNAL \ID|Equal0~28_combout\ : std_logic;
SIGNAL \ID|muxEqua1[23]~23_combout\ : std_logic;
SIGNAL \ID|Equal0~29_combout\ : std_logic;
SIGNAL \ID|Equal0~30_combout\ : std_logic;
SIGNAL \ID|muxEqua1[26]~26_combout\ : std_logic;
SIGNAL \ID|Equal0~33_combout\ : std_logic;
SIGNAL \ID|muxEqua1[30]~30_combout\ : std_logic;
SIGNAL \ID|Equal0~38_combout\ : std_logic;
SIGNAL \CTL|Im_c~0_combout\ : std_logic;
SIGNAL \HU|StallF~0_combout\ : std_logic;
SIGNAL \EXE|WriteRegE[1]~0_combout\ : std_logic;
SIGNAL \HU|Equal2~0_combout\ : std_logic;
SIGNAL \HU|StallF~1_combout\ : std_logic;
SIGNAL \EXE|WriteRegE[2]~1_combout\ : std_logic;
SIGNAL \EXE|WriteRegE[3]~2_combout\ : std_logic;
SIGNAL \HU|StallF~2_combout\ : std_logic;
SIGNAL \EXE|WriteRegE[4]~3_combout\ : std_logic;
SIGNAL \HU|StallF~3_combout\ : std_logic;
SIGNAL \HU|StallF~4_combout\ : std_logic;
SIGNAL \HU|Equal3~0_combout\ : std_logic;
SIGNAL \HU|StallF~5_combout\ : std_logic;
SIGNAL \HU|StallF~6_combout\ : std_logic;
SIGNAL \HU|StallF~7_combout\ : std_logic;
SIGNAL \HU|StallF~9_combout\ : std_logic;
SIGNAL \ID|Add0~0_combout\ : std_logic;
SIGNAL \ID|Add0~2_combout\ : std_logic;
SIGNAL \ID|Add0~8_combout\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Equal0~0_combout\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Equal0~1_combout\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Equal0~2_combout\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Equal0~3_combout\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Equal0~4_combout\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Equal0~5_combout\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Equal0~6_combout\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Equal0~7_combout\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Equal0~8_combout\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Equal0~9_combout\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Equal1~0_combout\ : std_logic;
SIGNAL \DF2|q[59]~_Duplicate_2_regout\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Equal1~6_combout\ : std_logic;
SIGNAL \EXE|IEEE_MUL|C[0]~0_combout\ : std_logic;
SIGNAL \EXE|IEEE_MUL|C[0]~1_combout\ : std_logic;
SIGNAL \HU|ForwardAE~0_combout\ : std_logic;
SIGNAL \HU|ForwardAE[1]~1_combout\ : std_logic;
SIGNAL \HU|ForwardBE~4_combout\ : std_logic;
SIGNAL \EXE|Equal2~0_combout\ : std_logic;
SIGNAL \EXE|WriteDataE[0]~0_combout\ : std_logic;
SIGNAL \EXE|WriteDataE[0]~1_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~31_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~32_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~33_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~42_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~47_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~66_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~67_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|swap2_uu|exit2[21]~1_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~83_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~85_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~86_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~88_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~100_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~101_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~103_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~104_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~117_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~118_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~119_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|swap2_uu|exit2[9]~13_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|swap2_uu|exit2[6]~16_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~139_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~140_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|swap_uu|exit1[4]~19_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~146_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~147_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|swap2_uu|exit2[3]~19_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~149_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~150_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~151_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~152_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~153_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|swap2_uu|exit1[3]~4_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|swap2_uu|exit1[3]~5_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|swap2_uu|exit1[4]~6_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|swap2_uu|exit1[7]~9_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|swap2_uu|exit1[10]~12_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~2_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:22:xor_gatej|C~0_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:2:full_adderi|xor1|C~combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~22_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[3]~17_combout\ : std_logic;
SIGNAL \EXE|WriteDataE[30]~5_combout\ : std_logic;
SIGNAL \EXE|WriteDataE[28]~9_combout\ : std_logic;
SIGNAL \EXE|WriteDataE[27]~10_combout\ : std_logic;
SIGNAL \EXE|WriteDataE[27]~11_combout\ : std_logic;
SIGNAL \EXE|Binput[27]~4_combout\ : std_logic;
SIGNAL \EXE|Ainput[26]~10_combout\ : std_logic;
SIGNAL \EXE|Ainput[26]~11_combout\ : std_logic;
SIGNAL \EXE|WriteDataE[24]~16_combout\ : std_logic;
SIGNAL \EXE|WriteDataE[24]~17_combout\ : std_logic;
SIGNAL \EXE|WriteDataE[23]~18_combout\ : std_logic;
SIGNAL \EXE|Equal6~2_combout\ : std_logic;
SIGNAL \EXE|WriteDataE[21]~23_combout\ : std_logic;
SIGNAL \EXE|WriteDataE[19]~27_combout\ : std_logic;
SIGNAL \EXE|WriteDataE[15]~34_combout\ : std_logic;
SIGNAL \EXE|WriteDataE[13]~39_combout\ : std_logic;
SIGNAL \EXE|WriteDataE[12]~40_combout\ : std_logic;
SIGNAL \EXE|WriteDataE[12]~41_combout\ : std_logic;
SIGNAL \EXE|Ainput[11]~40_combout\ : std_logic;
SIGNAL \EXE|Ainput[10]~42_combout\ : std_logic;
SIGNAL \EXE|WriteDataE[9]~47_combout\ : std_logic;
SIGNAL \EXE|WriteDataE[8]~48_combout\ : std_logic;
SIGNAL \EXE|WriteDataE[6]~52_combout\ : std_logic;
SIGNAL \EXE|WriteDataE[2]~61_combout\ : std_logic;
SIGNAL \EXE|Mux31~5_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~27_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~28_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~29_combout\ : std_logic;
SIGNAL \DF3|q~34_combout\ : std_logic;
SIGNAL \DF3|q~35_combout\ : std_logic;
SIGNAL \DF3|q~38_combout\ : std_logic;
SIGNAL \DF3|q~39_combout\ : std_logic;
SIGNAL \DF3|q~43_combout\ : std_logic;
SIGNAL \DF3|q~44_combout\ : std_logic;
SIGNAL \DF3|q~47_combout\ : std_logic;
SIGNAL \DF3|q~48_combout\ : std_logic;
SIGNAL \DF3|q~49_combout\ : std_logic;
SIGNAL \DF3|q~52_combout\ : std_logic;
SIGNAL \DF3|q~53_combout\ : std_logic;
SIGNAL \DF3|q~54_combout\ : std_logic;
SIGNAL \DF3|q~55_combout\ : std_logic;
SIGNAL \DF3|q~56_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~41_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~42_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~45_combout\ : std_logic;
SIGNAL \DF3|q~73_combout\ : std_logic;
SIGNAL \DF3|q~74_combout\ : std_logic;
SIGNAL \DF3|q~75_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~50_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~51_combout\ : std_logic;
SIGNAL \DF3|q~76_combout\ : std_logic;
SIGNAL \DF3|q[51]~79_combout\ : std_logic;
SIGNAL \DF3|q~80_combout\ : std_logic;
SIGNAL \DF3|q~81_combout\ : std_logic;
SIGNAL \DF3|q~82_combout\ : std_logic;
SIGNAL \DF3|q~88_combout\ : std_logic;
SIGNAL \DF3|q~94_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~61_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~63_combout\ : std_logic;
SIGNAL \DF3|q~100_combout\ : std_logic;
SIGNAL \EXE|Mux17~1_combout\ : std_logic;
SIGNAL \EXE|Mux17~2_combout\ : std_logic;
SIGNAL \EXE|Mux17~4_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~72_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~73_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:16:full_adderi|xor1|C~combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~74_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~75_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~76_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~77_combout\ : std_logic;
SIGNAL \EXE|ALU_output_mux~0_combout\ : std_logic;
SIGNAL \EXE|ALU_output_mux~1_combout\ : std_logic;
SIGNAL \EXE|Mux16~3_combout\ : std_logic;
SIGNAL \EXE|Mux16~4_combout\ : std_logic;
SIGNAL \DF3|q[56]~106_combout\ : std_logic;
SIGNAL \DF3|q~112_combout\ : std_logic;
SIGNAL \DF3|q~113_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~82_combout\ : std_logic;
SIGNAL \DF3|q~114_combout\ : std_logic;
SIGNAL \DF3|q~115_combout\ : std_logic;
SIGNAL \DF3|q~116_combout\ : std_logic;
SIGNAL \DF3|q~127_combout\ : std_logic;
SIGNAL \DF3|q~132_combout\ : std_logic;
SIGNAL \DF3|q~133_combout\ : std_logic;
SIGNAL \DF3|q~134_combout\ : std_logic;
SIGNAL \DF3|q~135_combout\ : std_logic;
SIGNAL \DF3|q~136_combout\ : std_logic;
SIGNAL \DF3|q~137_combout\ : std_logic;
SIGNAL \DF3|q[61]~138_combout\ : std_logic;
SIGNAL \DF3|q~139_combout\ : std_logic;
SIGNAL \DF3|q~140_combout\ : std_logic;
SIGNAL \DF3|q~141_combout\ : std_logic;
SIGNAL \DF3|q~142_combout\ : std_logic;
SIGNAL \DF3|q~145_combout\ : std_logic;
SIGNAL \DF3|q~146_combout\ : std_logic;
SIGNAL \DF3|q~149_combout\ : std_logic;
SIGNAL \DF3|q~155_combout\ : std_logic;
SIGNAL \DF3|q~164_combout\ : std_logic;
SIGNAL \DF3|q~168_combout\ : std_logic;
SIGNAL \DF3|q~169_combout\ : std_logic;
SIGNAL \DF3|q~173_combout\ : std_logic;
SIGNAL \DF3|q~174_combout\ : std_logic;
SIGNAL \DF3|q~177_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Select_exp_uu|Add0~11_combout\ : std_logic;
SIGNAL \DF3|q~179_combout\ : std_logic;
SIGNAL \DF3|q~180_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Select_exp_uu|Add0~14_combout\ : std_logic;
SIGNAL \DF3|q~186_combout\ : std_logic;
SIGNAL \DF3|q~187_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Select_exp_uu|Add0~17_combout\ : std_logic;
SIGNAL \DF3|q~191_combout\ : std_logic;
SIGNAL \DF3|q~195_combout\ : std_logic;
SIGNAL \DF3|q~196_combout\ : std_logic;
SIGNAL \EXE|IEEE_MUL|C~2_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~156_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~157_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~159_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~160_combout\ : std_logic;
SIGNAL \EXE|Mux0~1_combout\ : std_logic;
SIGNAL \ID|Decoder0~3_combout\ : std_logic;
SIGNAL \ID|Decoder0~4_combout\ : std_logic;
SIGNAL \ID|Decoder0~5_combout\ : std_logic;
SIGNAL \ID|Decoder0~10_combout\ : std_logic;
SIGNAL \ID|Decoder0~11_combout\ : std_logic;
SIGNAL \DF4|q~11_combout\ : std_logic;
SIGNAL \DF4|q~16_combout\ : std_logic;
SIGNAL \DF4|q~22_combout\ : std_logic;
SIGNAL \DF4|q~27_combout\ : std_logic;
SIGNAL \DF4|q~32_combout\ : std_logic;
SIGNAL \DF4|q~38_combout\ : std_logic;
SIGNAL \DF4|q~42_combout\ : std_logic;
SIGNAL \DF4|q~57_combout\ : std_logic;
SIGNAL \DF4|q~59_combout\ : std_logic;
SIGNAL \DF2|q~134_combout\ : std_logic;
SIGNAL \DF2|q~138_combout\ : std_logic;
SIGNAL \DF1|q~40_combout\ : std_logic;
SIGNAL \DF2|q~145_combout\ : std_logic;
SIGNAL \DF2|q~151_combout\ : std_logic;
SIGNAL \DF2|q~155_combout\ : std_logic;
SIGNAL \DF2|q~158_combout\ : std_logic;
SIGNAL \DF2|q~160_combout\ : std_logic;
SIGNAL \DF3|q~207_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:9:xor_gatej|C~3_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:10:xor_gatej|C~3_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~89_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~165_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~166_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~167_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~168_combout\ : std_logic;
SIGNAL \DF2|q~229_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~90_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~92_combout\ : std_logic;
SIGNAL \clock~combout\ : std_logic;
SIGNAL \clock~clkctrl_outclk\ : std_logic;
SIGNAL \nreset~combout\ : std_logic;
SIGNAL \DF4|q~34_combout\ : std_logic;
SIGNAL \DF4|q~33_combout\ : std_logic;
SIGNAL \ID|register_array~53_combout\ : std_logic;
SIGNAL \DF3|q~200_combout\ : std_logic;
SIGNAL \DF4|q~65_combout\ : std_logic;
SIGNAL \CTL|PCSrcD~combout\ : std_logic;
SIGNAL \IFE|PCDFF[2]~0_combout\ : std_logic;
SIGNAL \ID|Add0~3_combout\ : std_logic;
SIGNAL \IFE|PC_plus_4_outF[2]~1\ : std_logic;
SIGNAL \IFE|PC_plus_4_outF[3]~3\ : std_logic;
SIGNAL \IFE|PC_plus_4_outF[4]~4_combout\ : std_logic;
SIGNAL \DF1|q~35_combout\ : std_logic;
SIGNAL \DF1|q[21]~1_combout\ : std_logic;
SIGNAL \IFE|PC_plus_4_outF[3]~2_combout\ : std_logic;
SIGNAL \DF1|q~34_combout\ : std_logic;
SIGNAL \DF1|q~33_combout\ : std_logic;
SIGNAL \ID|PCBranchD[0]~1\ : std_logic;
SIGNAL \ID|PCBranchD[1]~3\ : std_logic;
SIGNAL \ID|PCBranchD[2]~4_combout\ : std_logic;
SIGNAL \ID|Add0~4_combout\ : std_logic;
SIGNAL \ID|Add0~5_combout\ : std_logic;
SIGNAL \IFE|PC_plus_4_outF[4]~5\ : std_logic;
SIGNAL \IFE|PC_plus_4_outF[5]~6_combout\ : std_logic;
SIGNAL \DF1|q~36_combout\ : std_logic;
SIGNAL \ID|PCBranchD[2]~5\ : std_logic;
SIGNAL \ID|PCBranchD[3]~6_combout\ : std_logic;
SIGNAL \ID|Add0~6_combout\ : std_logic;
SIGNAL \ID|Add0~7_combout\ : std_logic;
SIGNAL \ID|Add0~9_combout\ : std_logic;
SIGNAL \IFE|PC_plus_4_outF[5]~7\ : std_logic;
SIGNAL \IFE|PC_plus_4_outF[6]~9\ : std_logic;
SIGNAL \IFE|PC_plus_4_outF[7]~10_combout\ : std_logic;
SIGNAL \DF1|q~38_combout\ : std_logic;
SIGNAL \IFE|PC_plus_4_outF[6]~8_combout\ : std_logic;
SIGNAL \DF1|q~37_combout\ : std_logic;
SIGNAL \ID|PCBranchD[3]~7\ : std_logic;
SIGNAL \ID|PCBranchD[4]~9\ : std_logic;
SIGNAL \ID|PCBranchD[5]~10_combout\ : std_logic;
SIGNAL \ID|Add0~10_combout\ : std_logic;
SIGNAL \ID|Add0~11_combout\ : std_logic;
SIGNAL \IFE|PC_plus_4_outF[7]~11\ : std_logic;
SIGNAL \IFE|PC_plus_4_outF[8]~12_combout\ : std_logic;
SIGNAL \DF1|q~39_combout\ : std_logic;
SIGNAL \ID|PCBranchD[5]~11\ : std_logic;
SIGNAL \ID|PCBranchD[6]~12_combout\ : std_logic;
SIGNAL \ID|Add0~12_combout\ : std_logic;
SIGNAL \ID|Add0~13_combout\ : std_logic;
SIGNAL \IFE|PC_plus_4_outF[8]~13\ : std_logic;
SIGNAL \IFE|PC_plus_4_outF[9]~14_combout\ : std_logic;
SIGNAL \ID|Add0~14_combout\ : std_logic;
SIGNAL \ID|Add0~15_combout\ : std_logic;
SIGNAL \DF1|q[40]~31_combout\ : std_logic;
SIGNAL \DF1|q[37]~28_combout\ : std_logic;
SIGNAL \DF1|q[41]~32_combout\ : std_logic;
SIGNAL \CTL|Equal0~0_combout\ : std_logic;
SIGNAL \DF1|q[38]~29_combout\ : std_logic;
SIGNAL \CTL|Equal3~0_combout\ : std_logic;
SIGNAL \DF1|q~16_combout\ : std_logic;
SIGNAL \DF2|q~156_combout\ : std_logic;
SIGNAL \DF1|q~6_combout\ : std_logic;
SIGNAL \DF2|q~142_combout\ : std_logic;
SIGNAL \DF1|q~7_combout\ : std_logic;
SIGNAL \DF2|q~140_combout\ : std_logic;
SIGNAL \HU|Equal14~0_combout\ : std_logic;
SIGNAL \DF2|q~141_combout\ : std_logic;
SIGNAL \DF3|q~204_combout\ : std_logic;
SIGNAL \DF1|q~24_combout\ : std_logic;
SIGNAL \DF2|q~139_combout\ : std_logic;
SIGNAL \DF3|q~203_combout\ : std_logic;
SIGNAL \HU|ForwardBE[1]~2_combout\ : std_logic;
SIGNAL \DF1|q~8_combout\ : std_logic;
SIGNAL \DF2|q~137_combout\ : std_logic;
SIGNAL \DF2|q~163_combout\ : std_logic;
SIGNAL \DF3|q~202_combout\ : std_logic;
SIGNAL \HU|ForwardBE[1]~1_combout\ : std_logic;
SIGNAL \HU|ForwardBE[1]~3_combout\ : std_logic;
SIGNAL \DF3|q~206_combout\ : std_logic;
SIGNAL \DF4|q~2_combout\ : std_logic;
SIGNAL \ResultW[5]~5_combout\ : std_logic;
SIGNAL \DF3|q~201_combout\ : std_logic;
SIGNAL \DF4|q~69_combout\ : std_logic;
SIGNAL \DF4|q~70_combout\ : std_logic;
SIGNAL \DF4|q~66_combout\ : std_logic;
SIGNAL \ID|Decoder0~13_combout\ : std_logic;
SIGNAL \ID|register_array[23][5]~15_combout\ : std_logic;
SIGNAL \ID|register_array[23][5]~regout\ : std_logic;
SIGNAL \ID|Decoder0~15_combout\ : std_logic;
SIGNAL \ID|register_array[31][24]~17_combout\ : std_logic;
SIGNAL \ID|register_array[31][5]~regout\ : std_logic;
SIGNAL \ID|Mux58~8_combout\ : std_logic;
SIGNAL \ID|Decoder0~1_combout\ : std_logic;
SIGNAL \ID|register_array[21][27]~2_combout\ : std_logic;
SIGNAL \ID|register_array[21][5]~regout\ : std_logic;
SIGNAL \ID|register_array[29][19]~4_combout\ : std_logic;
SIGNAL \ID|register_array[29][5]~regout\ : std_logic;
SIGNAL \ID|Mux58~1_combout\ : std_logic;
SIGNAL \ID|Mux58~9_combout\ : std_logic;
SIGNAL \DF2|q~201_combout\ : std_logic;
SIGNAL \DF2|q[60]~_Duplicate_2_regout\ : std_logic;
SIGNAL \EXE|WriteDataE[5]~54_combout\ : std_logic;
SIGNAL \EXE|WriteDataE[5]~55_combout\ : std_logic;
SIGNAL \CTL|Equal1~0_combout\ : std_logic;
SIGNAL \CTL|Equal1~1_combout\ : std_logic;
SIGNAL \DF1|q[39]~30_combout\ : std_logic;
SIGNAL \CTL|Im_c~1_combout\ : std_logic;
SIGNAL \CTL|Equal2~0_combout\ : std_logic;
SIGNAL \CTL|ALUSrcD~combout\ : std_logic;
SIGNAL \DF3|q~58_combout\ : std_logic;
SIGNAL \DF1|q~13_combout\ : std_logic;
SIGNAL \DF3|q[46]~36_combout\ : std_logic;
SIGNAL \DF1|q~2_combout\ : std_logic;
SIGNAL \ID|Mux26~8_combout\ : std_logic;
SIGNAL \ID|Mux26~1_combout\ : std_logic;
SIGNAL \DF1|q~3_combout\ : std_logic;
SIGNAL \ID|Mux26~9_combout\ : std_logic;
SIGNAL \ID|Decoder0~2_combout\ : std_logic;
SIGNAL \ID|register_array[1][5]~28_combout\ : std_logic;
SIGNAL \ID|register_array[1][5]~regout\ : std_logic;
SIGNAL \ID|Decoder0~14_combout\ : std_logic;
SIGNAL \ID|register_array[3][19]~27_combout\ : std_logic;
SIGNAL \ID|register_array[3][5]~regout\ : std_logic;
SIGNAL \ID|Mux26~14_combout\ : std_logic;
SIGNAL \ID|Decoder0~6_combout\ : std_logic;
SIGNAL \ID|register_array[2][0]~29_combout\ : std_logic;
SIGNAL \ID|register_array[2][5]~regout\ : std_logic;
SIGNAL \ID|Mux26~15_combout\ : std_logic;
SIGNAL \ID|Decoder0~0_combout\ : std_logic;
SIGNAL \ID|register_array[9][9]~19_combout\ : std_logic;
SIGNAL \ID|register_array[9][5]~regout\ : std_logic;
SIGNAL \DF1|q~4_combout\ : std_logic;
SIGNAL \ID|Decoder0~9_combout\ : std_logic;
SIGNAL \ID|register_array[8][16]~21_combout\ : std_logic;
SIGNAL \ID|register_array[8][5]~regout\ : std_logic;
SIGNAL \ID|Mux26~12_combout\ : std_logic;
SIGNAL \ID|Mux26~13_combout\ : std_logic;
SIGNAL \DF1|q~0_combout\ : std_logic;
SIGNAL \ID|Mux26~16_combout\ : std_logic;
SIGNAL \ID|Decoder0~8_combout\ : std_logic;
SIGNAL \ID|register_array[4][1]~25_combout\ : std_logic;
SIGNAL \ID|register_array[4][5]~regout\ : std_logic;
SIGNAL \ID|Mux26~10_combout\ : std_logic;
SIGNAL \ID|register_array[7][16]~26_combout\ : std_logic;
SIGNAL \ID|register_array[7][5]~regout\ : std_logic;
SIGNAL \ID|Mux26~11_combout\ : std_logic;
SIGNAL \ID|Mux26~19_combout\ : std_logic;
SIGNAL \DF1|q~5_combout\ : std_logic;
SIGNAL \DF2|q~170_combout\ : std_logic;
SIGNAL \DF2|q[92]~_Duplicate_2_regout\ : std_logic;
SIGNAL \DF2|q~149_combout\ : std_logic;
SIGNAL \DF2|q~146_combout\ : std_logic;
SIGNAL \DF2|q~147_combout\ : std_logic;
SIGNAL \DF2|q~148_combout\ : std_logic;
SIGNAL \HU|Equal11~0_combout\ : std_logic;
SIGNAL \HU|ForwardAE[1]~2_combout\ : std_logic;
SIGNAL \HU|ForwardAE[1]~3_combout\ : std_logic;
SIGNAL \EXE|Ainput[5]~52_combout\ : std_logic;
SIGNAL \EXE|Ainput[5]~53_combout\ : std_logic;
SIGNAL \DF3|q~59_combout\ : std_logic;
SIGNAL \DF1|q~11_combout\ : std_logic;
SIGNAL \CTL|Equal0~1_combout\ : std_logic;
SIGNAL \CTL|ALUControlID[0]~0_combout\ : std_logic;
SIGNAL \EXE|ALU_ResultE[14]~0_combout\ : std_logic;
SIGNAL \DF3|q[46]~37_combout\ : std_logic;
SIGNAL \DF4|q~61_combout\ : std_logic;
SIGNAL \ID|register_array~67_combout\ : std_logic;
SIGNAL \ID|register_array[15][11]~33_combout\ : std_logic;
SIGNAL \ID|register_array[15][30]~regout\ : std_logic;
SIGNAL \ID|Decoder0~7_combout\ : std_logic;
SIGNAL \ID|register_array[14][24]~30_combout\ : std_logic;
SIGNAL \ID|register_array[14][30]~regout\ : std_logic;
SIGNAL \ID|register_array[13][4]~31_combout\ : std_logic;
SIGNAL \ID|register_array[13][30]~regout\ : std_logic;
SIGNAL \ID|register_array[12][10]~32_combout\ : std_logic;
SIGNAL \ID|register_array[12][30]~regout\ : std_logic;
SIGNAL \ID|Mux1~17_combout\ : std_logic;
SIGNAL \ID|Mux1~18_combout\ : std_logic;
SIGNAL \ID|register_array[9][30]~regout\ : std_logic;
SIGNAL \ID|Decoder0~12_combout\ : std_logic;
SIGNAL \ID|register_array[11][6]~22_combout\ : std_logic;
SIGNAL \ID|register_array[11][30]~regout\ : std_logic;
SIGNAL \ID|Mux1~11_combout\ : std_logic;
SIGNAL \ID|Mux1~19_combout\ : std_logic;
SIGNAL \DF2|q~193_combout\ : std_logic;
SIGNAL \DF3|q[69]~15_combout\ : std_logic;
SIGNAL \DF1|q~26_combout\ : std_logic;
SIGNAL \DF2|q~143_combout\ : std_logic;
SIGNAL \EXE|WriteDataE[29]~7_combout\ : std_logic;
SIGNAL \EXE|Binput[29]~2_combout\ : std_logic;
SIGNAL \DF2|q~135_combout\ : std_logic;
SIGNAL \DF3|q[68]~14_combout\ : std_logic;
SIGNAL \DF4|q~63_combout\ : std_logic;
SIGNAL \ID|register_array~68_combout\ : std_logic;
SIGNAL \ID|register_array[18][11]~8_combout\ : std_logic;
SIGNAL \ID|register_array[18][31]~regout\ : std_logic;
SIGNAL \ID|register_array[22][23]~6_combout\ : std_logic;
SIGNAL \ID|register_array[22][31]~regout\ : std_logic;
SIGNAL \ID|Mux32~2_combout\ : std_logic;
SIGNAL \ID|register_array[30][20]~9_combout\ : std_logic;
SIGNAL \ID|register_array[30][31]~regout\ : std_logic;
SIGNAL \ID|register_array[26][25]~7_combout\ : std_logic;
SIGNAL \ID|register_array[26][31]~regout\ : std_logic;
SIGNAL \ID|Mux32~3_combout\ : std_logic;
SIGNAL \ID|register_array[16][6]~12_combout\ : std_logic;
SIGNAL \ID|register_array[16][31]~regout\ : std_logic;
SIGNAL \ID|register_array[20][26]~10_combout\ : std_logic;
SIGNAL \ID|register_array[20][31]~regout\ : std_logic;
SIGNAL \ID|Mux32~4_combout\ : std_logic;
SIGNAL \ID|register_array[28][13]~13_combout\ : std_logic;
SIGNAL \ID|register_array[28][31]~regout\ : std_logic;
SIGNAL \ID|Mux32~5_combout\ : std_logic;
SIGNAL \ID|Mux32~6_combout\ : std_logic;
SIGNAL \ID|register_array[23][31]~regout\ : std_logic;
SIGNAL \ID|register_array[31][31]~regout\ : std_logic;
SIGNAL \ID|register_array[27][12]~14_combout\ : std_logic;
SIGNAL \ID|register_array[27][31]~regout\ : std_logic;
SIGNAL \ID|register_array[19][28]~16_combout\ : std_logic;
SIGNAL \ID|register_array[19][31]~regout\ : std_logic;
SIGNAL \ID|Mux32~7_combout\ : std_logic;
SIGNAL \ID|Mux32~8_combout\ : std_logic;
SIGNAL \ID|Mux32~9_combout\ : std_logic;
SIGNAL \ID|register_array[15][31]~regout\ : std_logic;
SIGNAL \ID|register_array[13][31]~regout\ : std_logic;
SIGNAL \ID|Mux32~17_combout\ : std_logic;
SIGNAL \ID|Mux32~18_combout\ : std_logic;
SIGNAL \ID|register_array[8][31]~regout\ : std_logic;
SIGNAL \ID|register_array[10][10]~20_combout\ : std_logic;
SIGNAL \ID|register_array[10][31]~regout\ : std_logic;
SIGNAL \ID|Mux32~12_combout\ : std_logic;
SIGNAL \ID|register_array[9][31]~regout\ : std_logic;
SIGNAL \ID|register_array[11][31]~regout\ : std_logic;
SIGNAL \ID|Mux32~13_combout\ : std_logic;
SIGNAL \ID|register_array[1][31]~regout\ : std_logic;
SIGNAL \ID|register_array[3][31]~regout\ : std_logic;
SIGNAL \ID|Mux32~14_combout\ : std_logic;
SIGNAL \ID|register_array[2][31]~regout\ : std_logic;
SIGNAL \ID|Mux32~15_combout\ : std_logic;
SIGNAL \ID|Mux32~16_combout\ : std_logic;
SIGNAL \ID|Mux32~19_combout\ : std_logic;
SIGNAL \DF2|q~227_combout\ : std_logic;
SIGNAL \ID|Mux0~13_combout\ : std_logic;
SIGNAL \ID|Mux0~16_combout\ : std_logic;
SIGNAL \ID|register_array[6][31]~regout\ : std_logic;
SIGNAL \ID|register_array[7][31]~regout\ : std_logic;
SIGNAL \ID|Mux0~11_combout\ : std_logic;
SIGNAL \ID|Mux0~19_combout\ : std_logic;
SIGNAL \DF2|q~228_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|swap2_uu|should_swap~0_combout\ : std_logic;
SIGNAL \DF3|q~240_combout\ : std_logic;
SIGNAL \ID|Mux33~11_combout\ : std_logic;
SIGNAL \ID|Mux33~17_combout\ : std_logic;
SIGNAL \ID|Mux33~18_combout\ : std_logic;
SIGNAL \ID|register_array[5][20]~24_combout\ : std_logic;
SIGNAL \ID|register_array[5][30]~regout\ : std_logic;
SIGNAL \ID|Mux33~12_combout\ : std_logic;
SIGNAL \ID|register_array[7][30]~regout\ : std_logic;
SIGNAL \ID|Mux33~13_combout\ : std_logic;
SIGNAL \ID|Mux33~16_combout\ : std_logic;
SIGNAL \ID|Mux33~19_combout\ : std_logic;
SIGNAL \ID|register_array[23][30]~regout\ : std_logic;
SIGNAL \ID|Mux33~7_combout\ : std_logic;
SIGNAL \ID|register_array[31][30]~regout\ : std_logic;
SIGNAL \ID|register_array[27][30]~regout\ : std_logic;
SIGNAL \ID|Mux33~8_combout\ : std_logic;
SIGNAL \ID|register_array[29][30]~regout\ : std_logic;
SIGNAL \ID|register_array[25][6]~1_combout\ : std_logic;
SIGNAL \ID|register_array[25][30]~regout\ : std_logic;
SIGNAL \ID|Mux33~1_combout\ : std_logic;
SIGNAL \ID|Mux33~9_combout\ : std_logic;
SIGNAL \DF2|q~224_combout\ : std_logic;
SIGNAL \ID|register_array[21][29]~regout\ : std_logic;
SIGNAL \ID|register_array[17][18]~3_combout\ : std_logic;
SIGNAL \ID|register_array[17][29]~regout\ : std_logic;
SIGNAL \ID|Mux2~0_combout\ : std_logic;
SIGNAL \ID|Mux2~1_combout\ : std_logic;
SIGNAL \ID|register_array[16][29]~regout\ : std_logic;
SIGNAL \ID|register_array[20][29]~regout\ : std_logic;
SIGNAL \ID|Mux2~4_combout\ : std_logic;
SIGNAL \ID|register_array[24][28]~11_combout\ : std_logic;
SIGNAL \ID|register_array[24][29]~regout\ : std_logic;
SIGNAL \ID|Mux2~5_combout\ : std_logic;
SIGNAL \ID|Mux2~6_combout\ : std_logic;
SIGNAL \ID|Mux2~9_combout\ : std_logic;
SIGNAL \ID|register_array[5][29]~regout\ : std_logic;
SIGNAL \ID|register_array[4][29]~regout\ : std_logic;
SIGNAL \ID|Mux2~10_combout\ : std_logic;
SIGNAL \ID|register_array[7][29]~regout\ : std_logic;
SIGNAL \ID|Mux2~11_combout\ : std_logic;
SIGNAL \ID|register_array[9][29]~regout\ : std_logic;
SIGNAL \ID|register_array[11][29]~regout\ : std_logic;
SIGNAL \ID|Mux2~13_combout\ : std_logic;
SIGNAL \ID|register_array[1][29]~regout\ : std_logic;
SIGNAL \ID|register_array[3][29]~regout\ : std_logic;
SIGNAL \ID|Mux2~14_combout\ : std_logic;
SIGNAL \ID|register_array[2][29]~regout\ : std_logic;
SIGNAL \ID|Mux2~15_combout\ : std_logic;
SIGNAL \ID|Mux2~16_combout\ : std_logic;
SIGNAL \ID|Mux2~19_combout\ : std_logic;
SIGNAL \DF2|q~194_combout\ : std_logic;
SIGNAL \DF4|q~55_combout\ : std_logic;
SIGNAL \DF4|q~67_combout\ : std_logic;
SIGNAL \HU|ForwardBE~0_combout\ : std_logic;
SIGNAL \EXE|Equal2~1_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~36_combout\ : std_logic;
SIGNAL \HU|ForwardAE~4_combout\ : std_logic;
SIGNAL \EXE|Equal4~0_combout\ : std_logic;
SIGNAL \EXE|Equal4~1_combout\ : std_logic;
SIGNAL \DF4|q~8_combout\ : std_logic;
SIGNAL \EXE|WriteDataE[6]~53_combout\ : std_logic;
SIGNAL \EXE|Binput[6]~17_combout\ : std_logic;
SIGNAL \~GND~combout\ : std_logic;
SIGNAL \DF4|q~4_combout\ : std_logic;
SIGNAL \ID|register_array~34_combout\ : std_logic;
SIGNAL \ID|register_array[12][1]~regout\ : std_logic;
SIGNAL \ID|register_array[13][1]~regout\ : std_logic;
SIGNAL \ID|Mux62~17_combout\ : std_logic;
SIGNAL \DF4|q~6_combout\ : std_logic;
SIGNAL \ID|register_array~36_combout\ : std_logic;
SIGNAL \ID|register_array[25][2]~regout\ : std_logic;
SIGNAL \DF4|q~5_combout\ : std_logic;
SIGNAL \ID|register_array~37_combout\ : std_logic;
SIGNAL \ID|register_array[29][2]~regout\ : std_logic;
SIGNAL \ID|Mux61~1_combout\ : std_logic;
SIGNAL \ID|register_array[31][2]~regout\ : std_logic;
SIGNAL \ID|register_array[19][2]~regout\ : std_logic;
SIGNAL \ID|register_array[23][2]~regout\ : std_logic;
SIGNAL \ID|Mux61~7_combout\ : std_logic;
SIGNAL \ID|Mux61~8_combout\ : std_logic;
SIGNAL \ID|Mux61~9_combout\ : std_logic;
SIGNAL \DF2|q~199_combout\ : std_logic;
SIGNAL \DF2|q[57]~_Duplicate_2_regout\ : std_logic;
SIGNAL \EXE|WriteDataE[2]~60_combout\ : std_logic;
SIGNAL \DF3|q~210_combout\ : std_logic;
SIGNAL \ID|register_array~38_combout\ : std_logic;
SIGNAL \ID|register_array[7][3]~regout\ : std_logic;
SIGNAL \ID|register_array[4][3]~regout\ : std_logic;
SIGNAL \ID|register_array[5][3]~regout\ : std_logic;
SIGNAL \ID|Mux60~10_combout\ : std_logic;
SIGNAL \ID|Mux60~11_combout\ : std_logic;
SIGNAL \ID|register_array[3][3]~regout\ : std_logic;
SIGNAL \ID|register_array[1][3]~regout\ : std_logic;
SIGNAL \ID|Mux60~14_combout\ : std_logic;
SIGNAL \ID|register_array[2][3]~regout\ : std_logic;
SIGNAL \ID|Mux60~15_combout\ : std_logic;
SIGNAL \ID|register_array~39_combout\ : std_logic;
SIGNAL \ID|register_array[11][3]~regout\ : std_logic;
SIGNAL \ID|register_array[8][3]~regout\ : std_logic;
SIGNAL \ID|register_array[10][3]~regout\ : std_logic;
SIGNAL \ID|Mux60~12_combout\ : std_logic;
SIGNAL \ID|Mux60~13_combout\ : std_logic;
SIGNAL \ID|Mux60~16_combout\ : std_logic;
SIGNAL \ID|Mux60~19_combout\ : std_logic;
SIGNAL \DF2|q~198_combout\ : std_logic;
SIGNAL \DF2|q[58]~_Duplicate_2_regout\ : std_logic;
SIGNAL \EXE|WriteDataE[3]~58_combout\ : std_logic;
SIGNAL \DF3|q~211_combout\ : std_logic;
SIGNAL \DF3|q~212_combout\ : std_logic;
SIGNAL \DF3|q~213_combout\ : std_logic;
SIGNAL \DF3|q~214_combout\ : std_logic;
SIGNAL \DF1|q~19_combout\ : std_logic;
SIGNAL \DF2|q~153_combout\ : std_logic;
SIGNAL \EXE|WriteDataE[8]~49_combout\ : std_logic;
SIGNAL \DF3|q[64]~10_combout\ : std_logic;
SIGNAL \DF3|q~170_combout\ : std_logic;
SIGNAL \DF3|q~171_combout\ : std_logic;
SIGNAL \ID|register_array[12][24]~regout\ : std_logic;
SIGNAL \ID|register_array[13][24]~regout\ : std_logic;
SIGNAL \ID|Mux7~17_combout\ : std_logic;
SIGNAL \ID|register_array[15][24]~regout\ : std_logic;
SIGNAL \ID|register_array[14][24]~regout\ : std_logic;
SIGNAL \ID|Mux7~18_combout\ : std_logic;
SIGNAL \ID|register_array[3][24]~regout\ : std_logic;
SIGNAL \ID|register_array[1][24]~regout\ : std_logic;
SIGNAL \ID|Mux7~14_combout\ : std_logic;
SIGNAL \ID|register_array[2][24]~regout\ : std_logic;
SIGNAL \ID|Mux7~15_combout\ : std_logic;
SIGNAL \ID|Mux7~16_combout\ : std_logic;
SIGNAL \ID|Mux7~19_combout\ : std_logic;
SIGNAL \ID|register_array[19][24]~regout\ : std_logic;
SIGNAL \ID|Mux7~7_combout\ : std_logic;
SIGNAL \ID|Mux7~8_combout\ : std_logic;
SIGNAL \ID|register_array[25][24]~regout\ : std_logic;
SIGNAL \ID|register_array[29][24]~regout\ : std_logic;
SIGNAL \ID|register_array[17][24]~regout\ : std_logic;
SIGNAL \ID|Mux7~0_combout\ : std_logic;
SIGNAL \ID|Mux7~1_combout\ : std_logic;
SIGNAL \ID|Mux7~9_combout\ : std_logic;
SIGNAL \DF2|q~192_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Select_exp_uu|Add0~1\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Select_exp_uu|Add0~3_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Select_exp_uu|Add1~1\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Select_exp_uu|Add1~2_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Select_exp_uu|Add0~5_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Select_exp_uu|Add0~0_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Select_exp_uu|Add1~0_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Select_exp_uu|Add0~2_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Sub_and_bias_uu|Add0~1\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Sub_and_bias_uu|Add0~2_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Sub_and_bias_uu|Add0~0_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Sub_and_bias_uu|exp_result[0]~1\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Sub_and_bias_uu|exp_result[1]~2_combout\ : std_logic;
SIGNAL \DF3|q~172_combout\ : std_logic;
SIGNAL \DF3|q[63]~166_combout\ : std_logic;
SIGNAL \DF3|q[56]~111_combout\ : std_logic;
SIGNAL \DF3|q[63]~167_combout\ : std_logic;
SIGNAL \DF2|q~161_combout\ : std_logic;
SIGNAL \DF2|q~162_combout\ : std_logic;
SIGNAL \DF4|q~50_combout\ : std_logic;
SIGNAL \ID|register_array~61_combout\ : std_logic;
SIGNAL \ID|register_array[31][24]~regout\ : std_logic;
SIGNAL \ID|register_array[27][24]~regout\ : std_logic;
SIGNAL \ID|Mux39~8_combout\ : std_logic;
SIGNAL \ID|register_array[20][24]~regout\ : std_logic;
SIGNAL \ID|register_array[28][24]~regout\ : std_logic;
SIGNAL \ID|Mux39~5_combout\ : std_logic;
SIGNAL \ID|Mux39~6_combout\ : std_logic;
SIGNAL \ID|register_array[21][24]~regout\ : std_logic;
SIGNAL \ID|Mux39~0_combout\ : std_logic;
SIGNAL \ID|Mux39~1_combout\ : std_logic;
SIGNAL \ID|Mux39~9_combout\ : std_logic;
SIGNAL \ID|register_array[5][24]~regout\ : std_logic;
SIGNAL \ID|register_array[4][24]~regout\ : std_logic;
SIGNAL \ID|Mux39~12_combout\ : std_logic;
SIGNAL \ID|register_array[7][24]~regout\ : std_logic;
SIGNAL \ID|Mux39~13_combout\ : std_logic;
SIGNAL \ID|Mux39~14_combout\ : std_logic;
SIGNAL \ID|Mux39~15_combout\ : std_logic;
SIGNAL \ID|Mux39~16_combout\ : std_logic;
SIGNAL \ID|Mux39~17_combout\ : std_logic;
SIGNAL \ID|Mux39~18_combout\ : std_logic;
SIGNAL \ID|Mux39~19_combout\ : std_logic;
SIGNAL \DF2|q~223_combout\ : std_logic;
SIGNAL \EXE|Binput[19]~12_combout\ : std_logic;
SIGNAL \DF3|q[56]~246_combout\ : std_logic;
SIGNAL \ID|register_array[27][18]~regout\ : std_logic;
SIGNAL \ID|register_array[31][18]~regout\ : std_logic;
SIGNAL \ID|register_array[19][18]~regout\ : std_logic;
SIGNAL \ID|Mux13~7_combout\ : std_logic;
SIGNAL \ID|Mux13~8_combout\ : std_logic;
SIGNAL \ID|register_array[25][18]~regout\ : std_logic;
SIGNAL \ID|register_array[29][18]~regout\ : std_logic;
SIGNAL \ID|register_array[17][18]~regout\ : std_logic;
SIGNAL \ID|register_array[21][18]~regout\ : std_logic;
SIGNAL \ID|Mux13~0_combout\ : std_logic;
SIGNAL \ID|Mux13~1_combout\ : std_logic;
SIGNAL \ID|Mux13~9_combout\ : std_logic;
SIGNAL \ID|register_array[5][18]~regout\ : std_logic;
SIGNAL \ID|register_array[4][18]~regout\ : std_logic;
SIGNAL \ID|Mux13~12_combout\ : std_logic;
SIGNAL \ID|register_array[7][18]~regout\ : std_logic;
SIGNAL \ID|register_array[6][18]~regout\ : std_logic;
SIGNAL \ID|Mux13~13_combout\ : std_logic;
SIGNAL \ID|register_array[1][18]~regout\ : std_logic;
SIGNAL \ID|register_array[3][18]~regout\ : std_logic;
SIGNAL \ID|Mux13~14_combout\ : std_logic;
SIGNAL \ID|Mux13~15_combout\ : std_logic;
SIGNAL \ID|Mux13~16_combout\ : std_logic;
SIGNAL \ID|register_array[11][18]~regout\ : std_logic;
SIGNAL \ID|register_array[9][18]~regout\ : std_logic;
SIGNAL \ID|register_array[10][18]~regout\ : std_logic;
SIGNAL \ID|register_array[8][18]~regout\ : std_logic;
SIGNAL \ID|Mux13~10_combout\ : std_logic;
SIGNAL \ID|Mux13~11_combout\ : std_logic;
SIGNAL \ID|Mux13~19_combout\ : std_logic;
SIGNAL \DF2|q~183_combout\ : std_logic;
SIGNAL \ID|register_array[30][19]~regout\ : std_logic;
SIGNAL \ID|register_array[26][19]~regout\ : std_logic;
SIGNAL \ID|register_array[18][19]~regout\ : std_logic;
SIGNAL \ID|register_array[22][19]~regout\ : std_logic;
SIGNAL \ID|Mux12~2_combout\ : std_logic;
SIGNAL \ID|Mux12~3_combout\ : std_logic;
SIGNAL \ID|Mux12~6_combout\ : std_logic;
SIGNAL \ID|register_array[31][19]~regout\ : std_logic;
SIGNAL \ID|register_array[23][19]~regout\ : std_logic;
SIGNAL \ID|Mux12~8_combout\ : std_logic;
SIGNAL \ID|Mux12~9_combout\ : std_logic;
SIGNAL \ID|register_array[7][19]~regout\ : std_logic;
SIGNAL \ID|register_array[6][19]~regout\ : std_logic;
SIGNAL \ID|register_array[5][19]~regout\ : std_logic;
SIGNAL \ID|register_array[4][19]~regout\ : std_logic;
SIGNAL \ID|Mux12~10_combout\ : std_logic;
SIGNAL \ID|Mux12~11_combout\ : std_logic;
SIGNAL \ID|register_array[11][19]~regout\ : std_logic;
SIGNAL \ID|register_array[8][19]~regout\ : std_logic;
SIGNAL \ID|Mux12~12_combout\ : std_logic;
SIGNAL \ID|Mux12~13_combout\ : std_logic;
SIGNAL \ID|Mux12~16_combout\ : std_logic;
SIGNAL \ID|Mux12~19_combout\ : std_logic;
SIGNAL \DF2|q~181_combout\ : std_logic;
SIGNAL \ID|register_array[15][20]~regout\ : std_logic;
SIGNAL \ID|register_array[13][20]~regout\ : std_logic;
SIGNAL \ID|register_array[12][20]~regout\ : std_logic;
SIGNAL \ID|Mux43~17_combout\ : std_logic;
SIGNAL \ID|Mux43~18_combout\ : std_logic;
SIGNAL \ID|register_array[2][20]~regout\ : std_logic;
SIGNAL \ID|Mux43~15_combout\ : std_logic;
SIGNAL \ID|register_array[6][20]~regout\ : std_logic;
SIGNAL \ID|register_array[7][20]~regout\ : std_logic;
SIGNAL \ID|Mux43~13_combout\ : std_logic;
SIGNAL \ID|Mux43~16_combout\ : std_logic;
SIGNAL \ID|Mux43~19_combout\ : std_logic;
SIGNAL \ID|register_array[27][20]~regout\ : std_logic;
SIGNAL \ID|register_array[31][20]~regout\ : std_logic;
SIGNAL \ID|Mux43~8_combout\ : std_logic;
SIGNAL \ID|register_array[18][20]~regout\ : std_logic;
SIGNAL \ID|register_array[26][20]~regout\ : std_logic;
SIGNAL \ID|Mux43~2_combout\ : std_logic;
SIGNAL \ID|register_array[22][20]~regout\ : std_logic;
SIGNAL \ID|register_array[30][20]~regout\ : std_logic;
SIGNAL \ID|Mux43~3_combout\ : std_logic;
SIGNAL \ID|Mux43~6_combout\ : std_logic;
SIGNAL \ID|Mux43~9_combout\ : std_logic;
SIGNAL \DF2|q~219_combout\ : std_logic;
SIGNAL \ResultW[20]~20_combout\ : std_logic;
SIGNAL \EXE|WriteDataE[20]~24_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|adder_uu|Array_Of_FAs:24:full_adderi|and2|C~combout\ : std_logic;
SIGNAL \EXE|Equal0~0_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Sign_computation_uu|sign_substract~combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|swap_uu|exit1[5]~18_combout\ : std_logic;
SIGNAL \ID|register_array[16][27]~regout\ : std_logic;
SIGNAL \ID|register_array[20][27]~regout\ : std_logic;
SIGNAL \ID|Mux4~4_combout\ : std_logic;
SIGNAL \ID|register_array[24][27]~regout\ : std_logic;
SIGNAL \ID|Mux4~5_combout\ : std_logic;
SIGNAL \ID|Mux4~6_combout\ : std_logic;
SIGNAL \ID|register_array[23][27]~regout\ : std_logic;
SIGNAL \ID|register_array[31][27]~regout\ : std_logic;
SIGNAL \ID|Mux4~8_combout\ : std_logic;
SIGNAL \ID|Mux4~9_combout\ : std_logic;
SIGNAL \ID|register_array[11][27]~regout\ : std_logic;
SIGNAL \ID|register_array[9][27]~regout\ : std_logic;
SIGNAL \ID|Mux4~13_combout\ : std_logic;
SIGNAL \ID|Mux4~16_combout\ : std_logic;
SIGNAL \ID|register_array[7][27]~regout\ : std_logic;
SIGNAL \ID|register_array[6][27]~regout\ : std_logic;
SIGNAL \ID|Mux4~11_combout\ : std_logic;
SIGNAL \ID|Mux4~19_combout\ : std_logic;
SIGNAL \DF2|q~189_combout\ : std_logic;
SIGNAL \DF4|q~54_combout\ : std_logic;
SIGNAL \DF4|q~53_combout\ : std_logic;
SIGNAL \ID|register_array~63_combout\ : std_logic;
SIGNAL \ID|register_array[16][26]~regout\ : std_logic;
SIGNAL \ID|register_array[24][26]~regout\ : std_logic;
SIGNAL \ID|Mux5~4_combout\ : std_logic;
SIGNAL \ID|register_array[20][26]~regout\ : std_logic;
SIGNAL \ID|Mux5~5_combout\ : std_logic;
SIGNAL \ID|Mux5~6_combout\ : std_logic;
SIGNAL \ID|register_array[31][26]~regout\ : std_logic;
SIGNAL \ID|register_array[27][26]~regout\ : std_logic;
SIGNAL \ID|register_array[23][26]~regout\ : std_logic;
SIGNAL \ID|register_array[19][26]~regout\ : std_logic;
SIGNAL \ID|Mux5~7_combout\ : std_logic;
SIGNAL \ID|Mux5~8_combout\ : std_logic;
SIGNAL \ID|Mux5~9_combout\ : std_logic;
SIGNAL \DF2|q~190_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|exp_sub_uu|Add1~3\ : std_logic;
SIGNAL \EXE|IEEE_ADD|exp_sub_uu|Add1~5\ : std_logic;
SIGNAL \EXE|IEEE_ADD|exp_sub_uu|Add1~7\ : std_logic;
SIGNAL \EXE|IEEE_ADD|exp_sub_uu|Add1~9\ : std_logic;
SIGNAL \EXE|IEEE_ADD|exp_sub_uu|Add1~11\ : std_logic;
SIGNAL \EXE|IEEE_ADD|exp_sub_uu|Add1~13\ : std_logic;
SIGNAL \EXE|IEEE_ADD|exp_sub_uu|Add1~14_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|exp_sub_uu|Add1~10_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~29_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~133_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|swap2_uu|exit2[5]~17_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~57_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|exp_sub_uu|Add0~0_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~162_combout\ : std_logic;
SIGNAL \ResultW[21]~21_combout\ : std_logic;
SIGNAL \EXE|WriteDataE[21]~22_combout\ : std_logic;
SIGNAL \DF3|q~229_combout\ : std_logic;
SIGNAL \ResultW[22]~22_combout\ : std_logic;
SIGNAL \EXE|WriteDataE[22]~20_combout\ : std_logic;
SIGNAL \ID|register_array[29][21]~regout\ : std_logic;
SIGNAL \ID|register_array[21][21]~regout\ : std_logic;
SIGNAL \ID|Mux10~1_combout\ : std_logic;
SIGNAL \ID|register_array[31][21]~regout\ : std_logic;
SIGNAL \ID|Mux10~8_combout\ : std_logic;
SIGNAL \ID|Mux10~9_combout\ : std_logic;
SIGNAL \DF2|q~186_combout\ : std_logic;
SIGNAL \ID|register_array[7][22]~regout\ : std_logic;
SIGNAL \ID|register_array[6][22]~regout\ : std_logic;
SIGNAL \ID|Mux9~13_combout\ : std_logic;
SIGNAL \ID|Mux9~16_combout\ : std_logic;
SIGNAL \ID|register_array[11][22]~regout\ : std_logic;
SIGNAL \ID|register_array[9][22]~regout\ : std_logic;
SIGNAL \ID|register_array[8][22]~regout\ : std_logic;
SIGNAL \ID|register_array[10][22]~regout\ : std_logic;
SIGNAL \ID|Mux9~10_combout\ : std_logic;
SIGNAL \ID|Mux9~11_combout\ : std_logic;
SIGNAL \ID|Mux9~19_combout\ : std_logic;
SIGNAL \DF2|q~187_combout\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult7~DATAOUT1\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult7~DATAOUT2\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult7~DATAOUT3\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult7~DATAOUT4\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult7~DATAOUT5\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult7~DATAOUT6\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult7~DATAOUT7\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult7~DATAOUT8\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult7~DATAOUT9\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult7~DATAOUT10\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult7~DATAOUT11\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult7~0\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult7~1\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult7~2\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult7~3\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult7~4\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult7~5\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_out8~DATAOUT7\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_out8~DATAOUT5\ : std_logic;
SIGNAL \DF4|q~25_combout\ : std_logic;
SIGNAL \DF3|q~96_combout\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_out8~dataout\ : std_logic;
SIGNAL \DF4|q~28_combout\ : std_logic;
SIGNAL \ID|register_array~50_combout\ : std_logic;
SIGNAL \ID|register_array[9][13]~regout\ : std_logic;
SIGNAL \ID|register_array[11][13]~regout\ : std_logic;
SIGNAL \ID|Mux50~13_combout\ : std_logic;
SIGNAL \ID|register_array[1][13]~regout\ : std_logic;
SIGNAL \ID|register_array[3][13]~regout\ : std_logic;
SIGNAL \ID|Mux50~14_combout\ : std_logic;
SIGNAL \ID|Mux50~15_combout\ : std_logic;
SIGNAL \ID|Mux50~16_combout\ : std_logic;
SIGNAL \ID|register_array[12][13]~regout\ : std_logic;
SIGNAL \ID|register_array[13][13]~regout\ : std_logic;
SIGNAL \ID|Mux50~17_combout\ : std_logic;
SIGNAL \ID|register_array[15][13]~regout\ : std_logic;
SIGNAL \ID|Mux50~18_combout\ : std_logic;
SIGNAL \ID|Mux50~19_combout\ : std_logic;
SIGNAL \ID|register_array[24][13]~regout\ : std_logic;
SIGNAL \ID|register_array[28][13]~regout\ : std_logic;
SIGNAL \ID|Mux50~5_combout\ : std_logic;
SIGNAL \ID|Mux50~6_combout\ : std_logic;
SIGNAL \ID|register_array[25][13]~regout\ : std_logic;
SIGNAL \ID|register_array[17][13]~regout\ : std_logic;
SIGNAL \ID|Mux50~0_combout\ : std_logic;
SIGNAL \ID|register_array[29][13]~regout\ : std_logic;
SIGNAL \ID|Mux50~1_combout\ : std_logic;
SIGNAL \ID|Mux50~9_combout\ : std_logic;
SIGNAL \DF2|q~210_combout\ : std_logic;
SIGNAL \DF3|q~219_combout\ : std_logic;
SIGNAL \DF3|q~220_combout\ : std_logic;
SIGNAL \DF2|q[68]~_Duplicate_2_regout\ : std_logic;
SIGNAL \EXE|WriteDataE[13]~38_combout\ : std_logic;
SIGNAL \DF3|q~221_combout\ : std_logic;
SIGNAL \DF3|q~222_combout\ : std_logic;
SIGNAL \ID|register_array[3][1]~regout\ : std_logic;
SIGNAL \ID|register_array[1][1]~regout\ : std_logic;
SIGNAL \ID|Mux30~14_combout\ : std_logic;
SIGNAL \ID|register_array[2][1]~regout\ : std_logic;
SIGNAL \ID|Mux30~15_combout\ : std_logic;
SIGNAL \ID|register_array[11][1]~regout\ : std_logic;
SIGNAL \ID|register_array[9][1]~regout\ : std_logic;
SIGNAL \ID|Mux30~13_combout\ : std_logic;
SIGNAL \ID|Mux30~16_combout\ : std_logic;
SIGNAL \ID|Mux30~17_combout\ : std_logic;
SIGNAL \ID|register_array[15][1]~regout\ : std_logic;
SIGNAL \ID|Mux30~18_combout\ : std_logic;
SIGNAL \ID|Mux30~19_combout\ : std_logic;
SIGNAL \ID|register_array[19][1]~regout\ : std_logic;
SIGNAL \ID|register_array[27][1]~regout\ : std_logic;
SIGNAL \ID|Mux30~7_combout\ : std_logic;
SIGNAL \ID|register_array[31][1]~regout\ : std_logic;
SIGNAL \ID|Mux30~8_combout\ : std_logic;
SIGNAL \ID|register_array[22][1]~regout\ : std_logic;
SIGNAL \ID|register_array[18][1]~regout\ : std_logic;
SIGNAL \ID|Mux30~2_combout\ : std_logic;
SIGNAL \ID|register_array[30][1]~regout\ : std_logic;
SIGNAL \ID|register_array[26][1]~regout\ : std_logic;
SIGNAL \ID|Mux30~3_combout\ : std_logic;
SIGNAL \ID|Mux30~6_combout\ : std_logic;
SIGNAL \ID|Mux30~9_combout\ : std_logic;
SIGNAL \DF2|q~166_combout\ : std_logic;
SIGNAL \ID|register_array[18][2]~regout\ : std_logic;
SIGNAL \ID|Mux29~2_combout\ : std_logic;
SIGNAL \ID|register_array[30][2]~regout\ : std_logic;
SIGNAL \ID|register_array[22][2]~regout\ : std_logic;
SIGNAL \ID|Mux29~3_combout\ : std_logic;
SIGNAL \ID|Mux29~6_combout\ : std_logic;
SIGNAL \ID|register_array[27][2]~regout\ : std_logic;
SIGNAL \ID|Mux29~7_combout\ : std_logic;
SIGNAL \ID|Mux29~8_combout\ : std_logic;
SIGNAL \ID|Mux29~9_combout\ : std_logic;
SIGNAL \ID|register_array[11][2]~regout\ : std_logic;
SIGNAL \ID|register_array[8][2]~regout\ : std_logic;
SIGNAL \ID|Mux29~10_combout\ : std_logic;
SIGNAL \ID|Mux29~11_combout\ : std_logic;
SIGNAL \ID|register_array[6][2]~regout\ : std_logic;
SIGNAL \ID|register_array[7][2]~regout\ : std_logic;
SIGNAL \ID|Mux29~13_combout\ : std_logic;
SIGNAL \ID|register_array[3][2]~regout\ : std_logic;
SIGNAL \ID|register_array[1][2]~regout\ : std_logic;
SIGNAL \ID|Mux29~14_combout\ : std_logic;
SIGNAL \ID|register_array[2][2]~regout\ : std_logic;
SIGNAL \ID|Mux29~15_combout\ : std_logic;
SIGNAL \ID|Mux29~16_combout\ : std_logic;
SIGNAL \ID|Mux29~19_combout\ : std_logic;
SIGNAL \DF2|q~168_combout\ : std_logic;
SIGNAL \ID|register_array[29][3]~regout\ : std_logic;
SIGNAL \ID|register_array[17][3]~regout\ : std_logic;
SIGNAL \ID|Mux28~0_combout\ : std_logic;
SIGNAL \ID|Mux28~1_combout\ : std_logic;
SIGNAL \ID|register_array[19][3]~regout\ : std_logic;
SIGNAL \ID|register_array[27][3]~regout\ : std_logic;
SIGNAL \ID|Mux28~7_combout\ : std_logic;
SIGNAL \ID|register_array[31][3]~regout\ : std_logic;
SIGNAL \ID|Mux28~8_combout\ : std_logic;
SIGNAL \ID|Mux28~9_combout\ : std_logic;
SIGNAL \ID|register_array[6][3]~regout\ : std_logic;
SIGNAL \ID|Mux28~11_combout\ : std_logic;
SIGNAL \ID|Mux28~14_combout\ : std_logic;
SIGNAL \ID|Mux28~15_combout\ : std_logic;
SIGNAL \ID|register_array[9][3]~regout\ : std_logic;
SIGNAL \ID|Mux28~13_combout\ : std_logic;
SIGNAL \ID|Mux28~16_combout\ : std_logic;
SIGNAL \ID|Mux28~19_combout\ : std_logic;
SIGNAL \DF2|q~167_combout\ : std_logic;
SIGNAL \DF4|q~9_combout\ : std_logic;
SIGNAL \ID|register_array~41_combout\ : std_logic;
SIGNAL \ID|register_array[4][4]~regout\ : std_logic;
SIGNAL \ID|Mux27~12_combout\ : std_logic;
SIGNAL \ID|register_array[6][4]~regout\ : std_logic;
SIGNAL \ID|register_array[7][4]~regout\ : std_logic;
SIGNAL \ID|Mux27~13_combout\ : std_logic;
SIGNAL \ID|register_array[3][4]~regout\ : std_logic;
SIGNAL \ID|register_array[1][4]~regout\ : std_logic;
SIGNAL \ID|Mux27~14_combout\ : std_logic;
SIGNAL \ID|register_array[2][4]~regout\ : std_logic;
SIGNAL \ID|Mux27~15_combout\ : std_logic;
SIGNAL \ID|Mux27~16_combout\ : std_logic;
SIGNAL \ID|register_array[11][4]~regout\ : std_logic;
SIGNAL \ID|register_array[8][4]~regout\ : std_logic;
SIGNAL \ID|Mux27~10_combout\ : std_logic;
SIGNAL \ID|Mux27~11_combout\ : std_logic;
SIGNAL \ID|Mux27~19_combout\ : std_logic;
SIGNAL \ID|register_array~40_combout\ : std_logic;
SIGNAL \ID|register_array[19][4]~regout\ : std_logic;
SIGNAL \ID|Mux27~7_combout\ : std_logic;
SIGNAL \ID|register_array[27][4]~regout\ : std_logic;
SIGNAL \ID|register_array[31][4]~regout\ : std_logic;
SIGNAL \ID|Mux27~8_combout\ : std_logic;
SIGNAL \ID|register_array[17][4]~regout\ : std_logic;
SIGNAL \ID|Mux27~0_combout\ : std_logic;
SIGNAL \ID|register_array[29][4]~regout\ : std_logic;
SIGNAL \ID|register_array[25][4]~regout\ : std_logic;
SIGNAL \ID|Mux27~1_combout\ : std_logic;
SIGNAL \ID|Mux27~9_combout\ : std_logic;
SIGNAL \DF2|q~172_combout\ : std_logic;
SIGNAL \DF4|q~14_combout\ : std_logic;
SIGNAL \ID|register_array~43_combout\ : std_logic;
SIGNAL \ID|register_array[26][6]~regout\ : std_logic;
SIGNAL \ID|register_array[18][6]~regout\ : std_logic;
SIGNAL \ID|Mux25~2_combout\ : std_logic;
SIGNAL \ID|register_array[22][6]~regout\ : std_logic;
SIGNAL \ID|register_array[30][6]~regout\ : std_logic;
SIGNAL \ID|Mux25~3_combout\ : std_logic;
SIGNAL \ID|register_array[28][6]~regout\ : std_logic;
SIGNAL \ID|register_array[20][6]~regout\ : std_logic;
SIGNAL \ID|Mux25~5_combout\ : std_logic;
SIGNAL \ID|Mux25~6_combout\ : std_logic;
SIGNAL \ID|register_array[31][6]~regout\ : std_logic;
SIGNAL \ID|register_array[27][6]~regout\ : std_logic;
SIGNAL \ID|register_array[23][6]~regout\ : std_logic;
SIGNAL \ID|register_array[19][6]~regout\ : std_logic;
SIGNAL \ID|Mux25~7_combout\ : std_logic;
SIGNAL \ID|Mux25~8_combout\ : std_logic;
SIGNAL \ID|Mux25~9_combout\ : std_logic;
SIGNAL \DF2|q~171_combout\ : std_logic;
SIGNAL \ID|register_array~44_combout\ : std_logic;
SIGNAL \ID|register_array[31][7]~regout\ : std_logic;
SIGNAL \ID|register_array[23][7]~regout\ : std_logic;
SIGNAL \ID|Mux24~8_combout\ : std_logic;
SIGNAL \ID|register_array[21][7]~regout\ : std_logic;
SIGNAL \ID|register_array[29][7]~regout\ : std_logic;
SIGNAL \ID|Mux24~1_combout\ : std_logic;
SIGNAL \ID|Mux24~9_combout\ : std_logic;
SIGNAL \ID|register_array[5][7]~regout\ : std_logic;
SIGNAL \ID|register_array[4][7]~regout\ : std_logic;
SIGNAL \ID|Mux24~10_combout\ : std_logic;
SIGNAL \ID|register_array[7][7]~regout\ : std_logic;
SIGNAL \ID|Mux24~11_combout\ : std_logic;
SIGNAL \ID|register_array[12][7]~regout\ : std_logic;
SIGNAL \ID|Mux24~17_combout\ : std_logic;
SIGNAL \ID|register_array[15][7]~regout\ : std_logic;
SIGNAL \ID|Mux24~18_combout\ : std_logic;
SIGNAL \ID|Mux24~19_combout\ : std_logic;
SIGNAL \DF2|q~169_combout\ : std_logic;
SIGNAL \DF4|q~18_combout\ : std_logic;
SIGNAL \ID|register_array~45_combout\ : std_logic;
SIGNAL \ID|register_array[10][8]~regout\ : std_logic;
SIGNAL \ID|register_array[8][8]~regout\ : std_logic;
SIGNAL \ID|Mux23~10_combout\ : std_logic;
SIGNAL \ID|register_array[11][8]~regout\ : std_logic;
SIGNAL \ID|Mux23~11_combout\ : std_logic;
SIGNAL \ID|register_array[15][8]~regout\ : std_logic;
SIGNAL \ID|register_array[14][8]~regout\ : std_logic;
SIGNAL \ID|Mux23~18_combout\ : std_logic;
SIGNAL \ID|Mux23~19_combout\ : std_logic;
SIGNAL \ID|register_array[25][8]~regout\ : std_logic;
SIGNAL \ID|register_array[29][8]~regout\ : std_logic;
SIGNAL \ID|Mux23~1_combout\ : std_logic;
SIGNAL \ID|register_array[24][8]~regout\ : std_logic;
SIGNAL \ID|register_array[16][8]~regout\ : std_logic;
SIGNAL \ID|Mux23~4_combout\ : std_logic;
SIGNAL \ID|register_array[20][8]~regout\ : std_logic;
SIGNAL \ID|register_array[28][8]~regout\ : std_logic;
SIGNAL \ID|Mux23~5_combout\ : std_logic;
SIGNAL \ID|Mux23~6_combout\ : std_logic;
SIGNAL \ID|Mux23~9_combout\ : std_logic;
SIGNAL \DF2|q~173_combout\ : std_logic;
SIGNAL \ID|register_array~47_combout\ : std_logic;
SIGNAL \ID|register_array[19][10]~regout\ : std_logic;
SIGNAL \ID|register_array[23][10]~regout\ : std_logic;
SIGNAL \ID|Mux21~7_combout\ : std_logic;
SIGNAL \ID|register_array[31][10]~regout\ : std_logic;
SIGNAL \ID|Mux21~8_combout\ : std_logic;
SIGNAL \ID|register_array[20][10]~regout\ : std_logic;
SIGNAL \ID|register_array[28][10]~regout\ : std_logic;
SIGNAL \ID|Mux21~5_combout\ : std_logic;
SIGNAL \ID|Mux21~6_combout\ : std_logic;
SIGNAL \ID|Mux21~9_combout\ : std_logic;
SIGNAL \DF2|q~176_combout\ : std_logic;
SIGNAL \ID|register_array~48_combout\ : std_logic;
SIGNAL \ID|register_array[30][11]~regout\ : std_logic;
SIGNAL \ID|register_array[26][11]~regout\ : std_logic;
SIGNAL \ID|Mux20~3_combout\ : std_logic;
SIGNAL \ID|Mux20~6_combout\ : std_logic;
SIGNAL \ID|register_array[19][11]~regout\ : std_logic;
SIGNAL \ID|Mux20~7_combout\ : std_logic;
SIGNAL \ID|register_array[31][11]~regout\ : std_logic;
SIGNAL \ID|Mux20~8_combout\ : std_logic;
SIGNAL \ID|Mux20~9_combout\ : std_logic;
SIGNAL \DF2|q~174_combout\ : std_logic;
SIGNAL \ID|register_array[26][12]~regout\ : std_logic;
SIGNAL \ID|register_array[18][12]~regout\ : std_logic;
SIGNAL \ID|Mux19~2_combout\ : std_logic;
SIGNAL \ID|register_array[30][12]~regout\ : std_logic;
SIGNAL \ID|Mux19~3_combout\ : std_logic;
SIGNAL \ID|Mux19~6_combout\ : std_logic;
SIGNAL \ID|register_array[31][12]~regout\ : std_logic;
SIGNAL \ID|register_array[27][12]~regout\ : std_logic;
SIGNAL \ID|Mux19~8_combout\ : std_logic;
SIGNAL \ID|Mux19~9_combout\ : std_logic;
SIGNAL \ID|register_array[5][12]~regout\ : std_logic;
SIGNAL \ID|register_array[4][12]~regout\ : std_logic;
SIGNAL \ID|Mux19~12_combout\ : std_logic;
SIGNAL \ID|register_array[7][12]~regout\ : std_logic;
SIGNAL \ID|register_array[6][12]~regout\ : std_logic;
SIGNAL \ID|Mux19~13_combout\ : std_logic;
SIGNAL \ID|register_array[3][12]~regout\ : std_logic;
SIGNAL \ID|register_array[1][12]~regout\ : std_logic;
SIGNAL \ID|Mux19~14_combout\ : std_logic;
SIGNAL \ID|Mux19~15_combout\ : std_logic;
SIGNAL \ID|Mux19~16_combout\ : std_logic;
SIGNAL \ID|register_array[9][12]~regout\ : std_logic;
SIGNAL \ID|register_array[11][12]~regout\ : std_logic;
SIGNAL \ID|Mux19~11_combout\ : std_logic;
SIGNAL \ID|Mux19~19_combout\ : std_logic;
SIGNAL \DF2|q~177_combout\ : std_logic;
SIGNAL \ID|register_array[14][13]~regout\ : std_logic;
SIGNAL \ID|Mux18~17_combout\ : std_logic;
SIGNAL \ID|Mux18~18_combout\ : std_logic;
SIGNAL \ID|Mux18~14_combout\ : std_logic;
SIGNAL \ID|register_array[2][13]~regout\ : std_logic;
SIGNAL \ID|Mux18~15_combout\ : std_logic;
SIGNAL \ID|Mux18~13_combout\ : std_logic;
SIGNAL \ID|Mux18~16_combout\ : std_logic;
SIGNAL \ID|Mux18~19_combout\ : std_logic;
SIGNAL \ID|register_array[18][13]~regout\ : std_logic;
SIGNAL \ID|register_array[22][13]~regout\ : std_logic;
SIGNAL \ID|Mux18~2_combout\ : std_logic;
SIGNAL \ID|register_array[26][13]~regout\ : std_logic;
SIGNAL \ID|register_array[30][13]~regout\ : std_logic;
SIGNAL \ID|Mux18~3_combout\ : std_logic;
SIGNAL \ID|Mux18~5_combout\ : std_logic;
SIGNAL \ID|Mux18~6_combout\ : std_logic;
SIGNAL \ID|register_array[19][13]~regout\ : std_logic;
SIGNAL \ID|Mux18~7_combout\ : std_logic;
SIGNAL \ID|register_array[31][13]~regout\ : std_logic;
SIGNAL \ID|Mux18~8_combout\ : std_logic;
SIGNAL \ID|Mux18~9_combout\ : std_logic;
SIGNAL \DF2|q~179_combout\ : std_logic;
SIGNAL \ID|register_array[20][14]~regout\ : std_logic;
SIGNAL \ID|register_array[28][14]~regout\ : std_logic;
SIGNAL \ID|Mux17~5_combout\ : std_logic;
SIGNAL \ID|register_array[30][14]~regout\ : std_logic;
SIGNAL \ID|register_array[22][14]~regout\ : std_logic;
SIGNAL \ID|Mux17~3_combout\ : std_logic;
SIGNAL \ID|Mux17~6_combout\ : std_logic;
SIGNAL \ID|register_array[21][14]~regout\ : std_logic;
SIGNAL \ID|register_array[17][14]~regout\ : std_logic;
SIGNAL \ID|Mux17~0_combout\ : std_logic;
SIGNAL \ID|register_array[29][14]~regout\ : std_logic;
SIGNAL \ID|register_array[25][14]~regout\ : std_logic;
SIGNAL \ID|Mux17~1_combout\ : std_logic;
SIGNAL \ID|Mux17~9_combout\ : std_logic;
SIGNAL \DF2|q~180_combout\ : std_logic;
SIGNAL \ID|register_array[4][15]~regout\ : std_logic;
SIGNAL \ID|register_array[5][15]~regout\ : std_logic;
SIGNAL \ID|Mux16~10_combout\ : std_logic;
SIGNAL \ID|register_array[7][15]~regout\ : std_logic;
SIGNAL \ID|register_array[6][15]~regout\ : std_logic;
SIGNAL \ID|Mux16~11_combout\ : std_logic;
SIGNAL \ID|register_array[13][15]~regout\ : std_logic;
SIGNAL \ID|register_array[12][15]~regout\ : std_logic;
SIGNAL \ID|Mux16~17_combout\ : std_logic;
SIGNAL \ID|register_array[14][15]~regout\ : std_logic;
SIGNAL \ID|Mux16~18_combout\ : std_logic;
SIGNAL \ID|Mux16~19_combout\ : std_logic;
SIGNAL \DF2|q~178_combout\ : std_logic;
SIGNAL \ID|register_array[16][16]~regout\ : std_logic;
SIGNAL \ID|register_array[24][16]~regout\ : std_logic;
SIGNAL \ID|Mux15~4_combout\ : std_logic;
SIGNAL \ID|register_array[28][16]~regout\ : std_logic;
SIGNAL \ID|Mux15~5_combout\ : std_logic;
SIGNAL \ID|register_array[30][16]~regout\ : std_logic;
SIGNAL \ID|register_array[22][16]~regout\ : std_logic;
SIGNAL \ID|Mux15~3_combout\ : std_logic;
SIGNAL \ID|Mux15~6_combout\ : std_logic;
SIGNAL \ID|register_array[25][16]~regout\ : std_logic;
SIGNAL \ID|register_array[29][16]~regout\ : std_logic;
SIGNAL \ID|Mux15~1_combout\ : std_logic;
SIGNAL \ID|Mux15~9_combout\ : std_logic;
SIGNAL \DF2|q~184_combout\ : std_logic;
SIGNAL \EXE|WriteDataE[1]~63_combout\ : std_logic;
SIGNAL \DF3|q[57]~5_combout\ : std_logic;
SIGNAL \ID|register_array[26][17]~regout\ : std_logic;
SIGNAL \ID|register_array[30][17]~regout\ : std_logic;
SIGNAL \ID|register_array[18][17]~regout\ : std_logic;
SIGNAL \ID|register_array[22][17]~regout\ : std_logic;
SIGNAL \ID|Mux46~2_combout\ : std_logic;
SIGNAL \ID|Mux46~3_combout\ : std_logic;
SIGNAL \ID|register_array[16][17]~regout\ : std_logic;
SIGNAL \ID|register_array[20][17]~regout\ : std_logic;
SIGNAL \ID|Mux46~4_combout\ : std_logic;
SIGNAL \ID|register_array[28][17]~regout\ : std_logic;
SIGNAL \ID|Mux46~5_combout\ : std_logic;
SIGNAL \ID|Mux46~6_combout\ : std_logic;
SIGNAL \ID|register_array[17][17]~regout\ : std_logic;
SIGNAL \ID|register_array[25][17]~regout\ : std_logic;
SIGNAL \ID|Mux46~0_combout\ : std_logic;
SIGNAL \ID|register_array[21][17]~regout\ : std_logic;
SIGNAL \ID|Mux46~1_combout\ : std_logic;
SIGNAL \ID|Mux46~9_combout\ : std_logic;
SIGNAL \DF2|q~213_combout\ : std_logic;
SIGNAL \DF2|q[72]~_Duplicate_2_regout\ : std_logic;
SIGNAL \EXE|WriteDataE[17]~31_combout\ : std_logic;
SIGNAL \EXE|WriteDataE[17]~30_combout\ : std_logic;
SIGNAL \EXE|Binput[17]~14_combout\ : std_logic;
SIGNAL \DF4|q~35_combout\ : std_logic;
SIGNAL \ResultW[17]~17_combout\ : std_logic;
SIGNAL \DF2|q[104]~_Duplicate_2_regout\ : std_logic;
SIGNAL \EXE|Ainput[17]~28_combout\ : std_logic;
SIGNAL \EXE|Ainput[17]~29_combout\ : std_logic;
SIGNAL \DF3|q~117_combout\ : std_logic;
SIGNAL \DF4|q~36_combout\ : std_logic;
SIGNAL \ID|register_array~54_combout\ : std_logic;
SIGNAL \ID|register_array[24][17]~regout\ : std_logic;
SIGNAL \ID|Mux14~5_combout\ : std_logic;
SIGNAL \ID|Mux14~2_combout\ : std_logic;
SIGNAL \ID|Mux14~3_combout\ : std_logic;
SIGNAL \ID|Mux14~6_combout\ : std_logic;
SIGNAL \ID|register_array[29][17]~regout\ : std_logic;
SIGNAL \ID|Mux14~0_combout\ : std_logic;
SIGNAL \ID|Mux14~1_combout\ : std_logic;
SIGNAL \ID|Mux14~9_combout\ : std_logic;
SIGNAL \ID|register_array[6][17]~regout\ : std_logic;
SIGNAL \ID|register_array[7][17]~regout\ : std_logic;
SIGNAL \ID|register_array[5][17]~regout\ : std_logic;
SIGNAL \ID|register_array[4][17]~regout\ : std_logic;
SIGNAL \ID|Mux14~10_combout\ : std_logic;
SIGNAL \ID|Mux14~11_combout\ : std_logic;
SIGNAL \ID|register_array[2][17]~regout\ : std_logic;
SIGNAL \ID|Mux14~15_combout\ : std_logic;
SIGNAL \ID|Mux14~16_combout\ : std_logic;
SIGNAL \ID|Mux14~19_combout\ : std_logic;
SIGNAL \DF2|q~182_combout\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult3~dataout\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult3~DATAOUT1\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult3~DATAOUT2\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult3~DATAOUT3\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult3~DATAOUT4\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult3~DATAOUT5\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult3~DATAOUT6\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult3~DATAOUT7\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult3~DATAOUT8\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult3~DATAOUT9\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult3~DATAOUT10\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult3~DATAOUT11\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult3~DATAOUT12\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult3~DATAOUT13\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult3~DATAOUT14\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult3~DATAOUT15\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult3~DATAOUT16\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult3~DATAOUT17\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult3~DATAOUT18\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult3~DATAOUT19\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult3~DATAOUT20\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult3~DATAOUT21\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult3~DATAOUT22\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult3~DATAOUT23\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult3~0\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult3~1\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult3~2\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult3~3\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult3~4\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult3~5\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult3~6\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult3~7\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult3~8\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult3~9\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult3~10\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult3~11\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_out4~DATAOUT21\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_out4~DATAOUT20\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_out4~DATAOUT19\ : std_logic;
SIGNAL \DF4|q~1_combout\ : std_logic;
SIGNAL \ID|register_array~5_combout\ : std_logic;
SIGNAL \ID|register_array[30][0]~regout\ : std_logic;
SIGNAL \ID|register_array[22][0]~regout\ : std_logic;
SIGNAL \ID|register_array[26][0]~regout\ : std_logic;
SIGNAL \ID|register_array[18][0]~regout\ : std_logic;
SIGNAL \ID|Mux63~2_combout\ : std_logic;
SIGNAL \ID|Mux63~3_combout\ : std_logic;
SIGNAL \ID|register_array[24][0]~regout\ : std_logic;
SIGNAL \ID|register_array[16][0]~regout\ : std_logic;
SIGNAL \ID|Mux63~4_combout\ : std_logic;
SIGNAL \ID|register_array[28][0]~regout\ : std_logic;
SIGNAL \ID|Mux63~5_combout\ : std_logic;
SIGNAL \ID|Mux63~6_combout\ : std_logic;
SIGNAL \ID|register_array[31][0]~regout\ : std_logic;
SIGNAL \ID|register_array[27][0]~regout\ : std_logic;
SIGNAL \ID|Mux63~8_combout\ : std_logic;
SIGNAL \ID|Mux63~9_combout\ : std_logic;
SIGNAL \ID|register_array[13][0]~regout\ : std_logic;
SIGNAL \ID|Mux63~17_combout\ : std_logic;
SIGNAL \ID|Mux63~18_combout\ : std_logic;
SIGNAL \ID|register_array[6][0]~regout\ : std_logic;
SIGNAL \ID|register_array[7][0]~regout\ : std_logic;
SIGNAL \ID|Mux63~13_combout\ : std_logic;
SIGNAL \ID|register_array[3][0]~regout\ : std_logic;
SIGNAL \ID|register_array[1][0]~regout\ : std_logic;
SIGNAL \ID|Mux63~14_combout\ : std_logic;
SIGNAL \ID|register_array[2][0]~regout\ : std_logic;
SIGNAL \ID|Mux63~15_combout\ : std_logic;
SIGNAL \ID|Mux63~16_combout\ : std_logic;
SIGNAL \ID|Mux63~19_combout\ : std_logic;
SIGNAL \DF2|q~196_combout\ : std_logic;
SIGNAL \ID|register_array[15][4]~regout\ : std_logic;
SIGNAL \ID|register_array[13][4]~regout\ : std_logic;
SIGNAL \ID|Mux59~17_combout\ : std_logic;
SIGNAL \ID|Mux59~18_combout\ : std_logic;
SIGNAL \ID|register_array[9][4]~regout\ : std_logic;
SIGNAL \ID|Mux59~11_combout\ : std_logic;
SIGNAL \ID|Mux59~19_combout\ : std_logic;
SIGNAL \ID|register_array[23][4]~regout\ : std_logic;
SIGNAL \ID|Mux59~7_combout\ : std_logic;
SIGNAL \ID|Mux59~8_combout\ : std_logic;
SIGNAL \ID|register_array[21][4]~regout\ : std_logic;
SIGNAL \ID|Mux59~0_combout\ : std_logic;
SIGNAL \ID|Mux59~1_combout\ : std_logic;
SIGNAL \ID|Mux59~9_combout\ : std_logic;
SIGNAL \DF2|q~203_combout\ : std_logic;
SIGNAL \ID|register_array[9][6]~regout\ : std_logic;
SIGNAL \ID|register_array[11][6]~regout\ : std_logic;
SIGNAL \ID|register_array[10][6]~regout\ : std_logic;
SIGNAL \ID|register_array[8][6]~regout\ : std_logic;
SIGNAL \ID|Mux57~10_combout\ : std_logic;
SIGNAL \ID|Mux57~11_combout\ : std_logic;
SIGNAL \ID|register_array[15][6]~regout\ : std_logic;
SIGNAL \ID|register_array[14][6]~regout\ : std_logic;
SIGNAL \ID|Mux57~18_combout\ : std_logic;
SIGNAL \ID|Mux57~19_combout\ : std_logic;
SIGNAL \DF2|q~202_combout\ : std_logic;
SIGNAL \ID|register_array[14][7]~regout\ : std_logic;
SIGNAL \ID|Mux56~18_combout\ : std_logic;
SIGNAL \ID|register_array[2][7]~regout\ : std_logic;
SIGNAL \ID|register_array[3][7]~regout\ : std_logic;
SIGNAL \ID|Mux56~14_combout\ : std_logic;
SIGNAL \ID|Mux56~15_combout\ : std_logic;
SIGNAL \ID|Mux56~16_combout\ : std_logic;
SIGNAL \ID|Mux56~19_combout\ : std_logic;
SIGNAL \ID|register_array[17][7]~regout\ : std_logic;
SIGNAL \ID|register_array[25][7]~regout\ : std_logic;
SIGNAL \ID|Mux56~0_combout\ : std_logic;
SIGNAL \ID|Mux56~1_combout\ : std_logic;
SIGNAL \ID|register_array[16][7]~regout\ : std_logic;
SIGNAL \ID|register_array[20][7]~regout\ : std_logic;
SIGNAL \ID|Mux56~4_combout\ : std_logic;
SIGNAL \ID|register_array[28][7]~regout\ : std_logic;
SIGNAL \ID|register_array[24][7]~regout\ : std_logic;
SIGNAL \ID|Mux56~5_combout\ : std_logic;
SIGNAL \ID|Mux56~6_combout\ : std_logic;
SIGNAL \ID|Mux56~9_combout\ : std_logic;
SIGNAL \DF2|q~200_combout\ : std_logic;
SIGNAL \ID|register_array[18][8]~regout\ : std_logic;
SIGNAL \ID|register_array[26][8]~regout\ : std_logic;
SIGNAL \ID|Mux55~2_combout\ : std_logic;
SIGNAL \ID|register_array[30][8]~regout\ : std_logic;
SIGNAL \ID|register_array[22][8]~regout\ : std_logic;
SIGNAL \ID|Mux55~3_combout\ : std_logic;
SIGNAL \ID|Mux55~6_combout\ : std_logic;
SIGNAL \ID|register_array[27][8]~regout\ : std_logic;
SIGNAL \ID|register_array[31][8]~regout\ : std_logic;
SIGNAL \ID|register_array[19][8]~regout\ : std_logic;
SIGNAL \ID|register_array[23][8]~regout\ : std_logic;
SIGNAL \ID|Mux55~7_combout\ : std_logic;
SIGNAL \ID|Mux55~8_combout\ : std_logic;
SIGNAL \ID|Mux55~9_combout\ : std_logic;
SIGNAL \DF2|q~204_combout\ : std_logic;
SIGNAL \ID|register_array[31][9]~regout\ : std_logic;
SIGNAL \ID|register_array[19][9]~regout\ : std_logic;
SIGNAL \ID|register_array[27][9]~regout\ : std_logic;
SIGNAL \ID|Mux54~7_combout\ : std_logic;
SIGNAL \ID|Mux54~8_combout\ : std_logic;
SIGNAL \ID|register_array[26][9]~regout\ : std_logic;
SIGNAL \ID|register_array[30][9]~regout\ : std_logic;
SIGNAL \ID|Mux54~3_combout\ : std_logic;
SIGNAL \ID|Mux54~6_combout\ : std_logic;
SIGNAL \ID|Mux54~9_combout\ : std_logic;
SIGNAL \ID|register_array[13][9]~regout\ : std_logic;
SIGNAL \ID|Mux54~17_combout\ : std_logic;
SIGNAL \ID|register_array[14][9]~regout\ : std_logic;
SIGNAL \ID|Mux54~18_combout\ : std_logic;
SIGNAL \ID|register_array[6][9]~regout\ : std_logic;
SIGNAL \ID|register_array[7][9]~regout\ : std_logic;
SIGNAL \ID|Mux54~11_combout\ : std_logic;
SIGNAL \ID|Mux54~19_combout\ : std_logic;
SIGNAL \DF2|q~206_combout\ : std_logic;
SIGNAL \ID|Mux53~7_combout\ : std_logic;
SIGNAL \ID|register_array[27][10]~regout\ : std_logic;
SIGNAL \ID|Mux53~8_combout\ : std_logic;
SIGNAL \ID|register_array[25][10]~regout\ : std_logic;
SIGNAL \ID|register_array[29][10]~regout\ : std_logic;
SIGNAL \ID|register_array[21][10]~regout\ : std_logic;
SIGNAL \ID|register_array[17][10]~regout\ : std_logic;
SIGNAL \ID|Mux53~0_combout\ : std_logic;
SIGNAL \ID|Mux53~1_combout\ : std_logic;
SIGNAL \ID|Mux53~9_combout\ : std_logic;
SIGNAL \DF2|q~207_combout\ : std_logic;
SIGNAL \ID|register_array[9][11]~regout\ : std_logic;
SIGNAL \ID|register_array[11][11]~regout\ : std_logic;
SIGNAL \ID|Mux52~13_combout\ : std_logic;
SIGNAL \ID|Mux52~16_combout\ : std_logic;
SIGNAL \ID|register_array[7][11]~regout\ : std_logic;
SIGNAL \ID|register_array[6][11]~regout\ : std_logic;
SIGNAL \ID|register_array[5][11]~regout\ : std_logic;
SIGNAL \ID|register_array[4][11]~regout\ : std_logic;
SIGNAL \ID|Mux52~10_combout\ : std_logic;
SIGNAL \ID|Mux52~11_combout\ : std_logic;
SIGNAL \ID|Mux52~19_combout\ : std_logic;
SIGNAL \ID|register_array[27][11]~regout\ : std_logic;
SIGNAL \ID|Mux52~7_combout\ : std_logic;
SIGNAL \ID|register_array[23][11]~regout\ : std_logic;
SIGNAL \ID|Mux52~8_combout\ : std_logic;
SIGNAL \ID|register_array[16][11]~regout\ : std_logic;
SIGNAL \ID|register_array[20][11]~regout\ : std_logic;
SIGNAL \ID|Mux52~4_combout\ : std_logic;
SIGNAL \ID|register_array[24][11]~regout\ : std_logic;
SIGNAL \ID|Mux52~5_combout\ : std_logic;
SIGNAL \ID|Mux52~6_combout\ : std_logic;
SIGNAL \ID|Mux52~9_combout\ : std_logic;
SIGNAL \DF2|q~205_combout\ : std_logic;
SIGNAL \ID|register_array[21][16]~regout\ : std_logic;
SIGNAL \ID|register_array[17][16]~regout\ : std_logic;
SIGNAL \ID|Mux47~0_combout\ : std_logic;
SIGNAL \ID|Mux47~1_combout\ : std_logic;
SIGNAL \ID|register_array[23][16]~regout\ : std_logic;
SIGNAL \ID|register_array[19][16]~regout\ : std_logic;
SIGNAL \ID|Mux47~7_combout\ : std_logic;
SIGNAL \ID|register_array[27][16]~regout\ : std_logic;
SIGNAL \ID|register_array[31][16]~regout\ : std_logic;
SIGNAL \ID|Mux47~8_combout\ : std_logic;
SIGNAL \ID|Mux47~9_combout\ : std_logic;
SIGNAL \ID|register_array[12][16]~regout\ : std_logic;
SIGNAL \ID|register_array[13][16]~regout\ : std_logic;
SIGNAL \ID|Mux47~17_combout\ : std_logic;
SIGNAL \ID|register_array[15][16]~regout\ : std_logic;
SIGNAL \ID|Mux47~18_combout\ : std_logic;
SIGNAL \ID|register_array[11][16]~regout\ : std_logic;
SIGNAL \ID|register_array[9][16]~regout\ : std_logic;
SIGNAL \ID|Mux47~11_combout\ : std_logic;
SIGNAL \ID|Mux47~19_combout\ : std_logic;
SIGNAL \DF2|q~215_combout\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult1~DATAOUT16\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult1~DATAOUT17\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult1~DATAOUT18\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult1~DATAOUT19\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult1~DATAOUT20\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult1~DATAOUT21\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult1~DATAOUT22\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult1~DATAOUT23\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult1~DATAOUT24\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult1~DATAOUT25\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult1~DATAOUT26\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult1~DATAOUT27\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult1~DATAOUT28\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult1~DATAOUT29\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult1~DATAOUT30\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult1~DATAOUT31\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult1~DATAOUT32\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult1~DATAOUT33\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult1~DATAOUT34\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult1~DATAOUT35\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_out2~DATAOUT35\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_out4~DATAOUT16\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_out4~DATAOUT15\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult5~DATAOUT2\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult5~DATAOUT3\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult5~DATAOUT4\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult5~DATAOUT5\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult5~DATAOUT6\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult5~DATAOUT7\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult5~DATAOUT8\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult5~DATAOUT9\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult5~DATAOUT10\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult5~DATAOUT11\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult5~DATAOUT12\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult5~DATAOUT13\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult5~DATAOUT14\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult5~DATAOUT15\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult5~DATAOUT16\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult5~DATAOUT17\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult5~DATAOUT18\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult5~DATAOUT19\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult5~DATAOUT20\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult5~DATAOUT21\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult5~DATAOUT22\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult5~DATAOUT23\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult5~0\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult5~1\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult5~2\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult5~3\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult5~4\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult5~5\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult5~6\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult5~7\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult5~8\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult5~9\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult5~10\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult5~11\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_out6~DATAOUT14\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_out4~DATAOUT13\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_out4~DATAOUT12\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_out6~DATAOUT11\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_out4~DATAOUT10\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_out6~DATAOUT9\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_out6~DATAOUT8\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_out6~DATAOUT7\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_out6~DATAOUT6\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_out6~DATAOUT5\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_out4~DATAOUT4\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_out4~DATAOUT3\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_out6~DATAOUT2\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_out4~DATAOUT1\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_out6~dataout\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|add9_result[0]~1\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|add9_result[1]~3\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|add9_result[2]~5\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|add9_result[3]~7\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|add9_result[4]~9\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|add9_result[5]~11\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|add9_result[6]~13\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|add9_result[7]~15\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|add9_result[8]~17\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|add9_result[9]~19\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|add9_result[10]~21\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|add9_result[11]~23\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|add9_result[12]~25\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|add9_result[13]~27\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|add9_result[14]~29\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|add9_result[15]~31\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|add9_result[16]~32_combout\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|add9_result[15]~30_combout\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_out2~DATAOUT32\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_out2~DATAOUT30\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|add9_result[11]~22_combout\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_out2~DATAOUT28\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|add9_result[9]~18_combout\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_out2~DATAOUT26\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|add9_result[7]~14_combout\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_out2~DATAOUT24\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|add9_result[5]~10_combout\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_out2~DATAOUT22\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|add9_result[3]~6_combout\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|add9_result[2]~4_combout\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_out2~DATAOUT19\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_out2~DATAOUT18\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|op_1~1_cout\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|op_1~3_cout\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|op_1~5_cout\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|op_1~7_cout\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|op_1~9_cout\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|op_1~11\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|op_1~13\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|op_1~15\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|op_1~17\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|op_1~19\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|op_1~21\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|op_1~23\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|op_1~25\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|op_1~27\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|op_1~29\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|op_1~31\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|op_1~33\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|op_1~35\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|op_1~37\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|op_1~39\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|op_1~41\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|op_1~42_combout\ : std_logic;
SIGNAL \ID|register_array[15][28]~regout\ : std_logic;
SIGNAL \ID|register_array[14][28]~regout\ : std_logic;
SIGNAL \ID|Mux35~18_combout\ : std_logic;
SIGNAL \ID|register_array[9][28]~regout\ : std_logic;
SIGNAL \ID|register_array[11][28]~regout\ : std_logic;
SIGNAL \ID|Mux35~11_combout\ : std_logic;
SIGNAL \ID|Mux35~19_combout\ : std_logic;
SIGNAL \ID|register_array[19][28]~regout\ : std_logic;
SIGNAL \ID|register_array[23][28]~regout\ : std_logic;
SIGNAL \ID|Mux35~7_combout\ : std_logic;
SIGNAL \ID|register_array[31][28]~regout\ : std_logic;
SIGNAL \ID|register_array[27][28]~regout\ : std_logic;
SIGNAL \ID|Mux35~8_combout\ : std_logic;
SIGNAL \ID|register_array[16][28]~regout\ : std_logic;
SIGNAL \ID|register_array[24][28]~regout\ : std_logic;
SIGNAL \ID|Mux35~4_combout\ : std_logic;
SIGNAL \ID|register_array[28][28]~regout\ : std_logic;
SIGNAL \ID|Mux35~5_combout\ : std_logic;
SIGNAL \ID|register_array[26][28]~regout\ : std_logic;
SIGNAL \ID|register_array[18][28]~regout\ : std_logic;
SIGNAL \ID|Mux35~2_combout\ : std_logic;
SIGNAL \ID|register_array[22][28]~regout\ : std_logic;
SIGNAL \ID|register_array[30][28]~regout\ : std_logic;
SIGNAL \ID|Mux35~3_combout\ : std_logic;
SIGNAL \ID|Mux35~6_combout\ : std_logic;
SIGNAL \ID|Mux35~9_combout\ : std_logic;
SIGNAL \DF2|q~226_combout\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Equal1~8_combout\ : std_logic;
SIGNAL \DF2|q[71]~_Duplicate_2_regout\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Equal1~5_combout\ : std_logic;
SIGNAL \ID|register_array[14][25]~regout\ : std_logic;
SIGNAL \ID|Mux38~18_combout\ : std_logic;
SIGNAL \ID|register_array[6][25]~regout\ : std_logic;
SIGNAL \ID|register_array[7][25]~regout\ : std_logic;
SIGNAL \ID|Mux38~11_combout\ : std_logic;
SIGNAL \ID|Mux38~19_combout\ : std_logic;
SIGNAL \DF2|q~222_combout\ : std_logic;
SIGNAL \ID|register_array[15][26]~regout\ : std_logic;
SIGNAL \ID|register_array[12][26]~regout\ : std_logic;
SIGNAL \ID|register_array[13][26]~regout\ : std_logic;
SIGNAL \ID|Mux37~17_combout\ : std_logic;
SIGNAL \ID|Mux37~18_combout\ : std_logic;
SIGNAL \ID|register_array[9][26]~regout\ : std_logic;
SIGNAL \ID|register_array[11][26]~regout\ : std_logic;
SIGNAL \ID|Mux37~11_combout\ : std_logic;
SIGNAL \ID|Mux37~19_combout\ : std_logic;
SIGNAL \DF2|q~221_combout\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Equal1~7_combout\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Equal1~9_combout\ : std_logic;
SIGNAL \EXE|Mux17~0_combout\ : std_logic;
SIGNAL \EXE|Mux16~0_combout\ : std_logic;
SIGNAL \EXE|Mux16~1_combout\ : std_logic;
SIGNAL \EXE|Mux16~2_combout\ : std_logic;
SIGNAL \EXE|ALU_ResultE[15]~2_combout\ : std_logic;
SIGNAL \DF3|q~223_combout\ : std_logic;
SIGNAL \ResultW[16]~16_combout\ : std_logic;
SIGNAL \EXE|WriteDataE[16]~32_combout\ : std_logic;
SIGNAL \DF2|q~150_combout\ : std_logic;
SIGNAL \DF3|q[56]~4_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~25_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~80_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|exp_sub_uu|size[2]~4_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~87_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|exp_sub_uu|Add1~8_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|exp_sub_uu|Add0~1\ : std_logic;
SIGNAL \EXE|IEEE_ADD|exp_sub_uu|Add0~3\ : std_logic;
SIGNAL \EXE|IEEE_ADD|exp_sub_uu|Add0~5\ : std_logic;
SIGNAL \EXE|IEEE_ADD|exp_sub_uu|Add0~7\ : std_logic;
SIGNAL \EXE|IEEE_ADD|exp_sub_uu|Add0~8_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|exp_sub_uu|size[4]~1_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|exp_sub_uu|Add1~6_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|exp_sub_uu|Add0~6_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|exp_sub_uu|size[3]~0_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~46_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|swap2_uu|exit1[2]~2_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~77_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|swap2_uu|exit1[2]~3_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|adder_uu|Array_Of_FAs:0:full_adderi|or0|C~0_combout\ : std_logic;
SIGNAL \DF2|q[88]~_Duplicate_2_regout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|swap_uu|exit1[1]~22_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|adder_uu|Array_Of_Xor:1:xor_gatej|C~combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|adder_uu|Array_Of_FAs:1:full_adderi|or1|C~0_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|adder_uu|Array_Of_FAs:2:full_adderi|or1|C~0_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~64_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|exp_sub_uu|Add1~0_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|exp_sub_uu|size[0]~2_combout\ : std_logic;
SIGNAL \DF2|q[101]~_Duplicate_2_regout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~62_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~105_combout\ : std_logic;
SIGNAL \DF2|q[98]~_Duplicate_2_regout\ : std_logic;
SIGNAL \DF2|q[66]~_Duplicate_2_regout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~68_combout\ : std_logic;
SIGNAL \DF2|q[99]~_Duplicate_2_regout\ : std_logic;
SIGNAL \DF2|q[67]~_Duplicate_2_regout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~65_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~113_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~114_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~51_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~96_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~112_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~115_combout\ : std_logic;
SIGNAL \DF2|q[61]~_Duplicate_2_regout\ : std_logic;
SIGNAL \DF2|q[93]~_Duplicate_2_regout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~39_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~138_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~145_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~148_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|swap2_uu|exit2[3]~20_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:3:xor_gatej|C~0_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|adder_uu|Array_Of_FAs:3:full_adderi|or1|C~0_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:4:xor_gatej|C~0_combout\ : std_logic;
SIGNAL \DF2|q[89]~_Duplicate_2_regout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|swap_uu|exit1[2]~21_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|swap2_uu|exit2[2]~21_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|swap2_uu|exit2[2]~22_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:2:xor_gatej|C~0_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[1]~1_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:5:full_adderi|xor1|C~combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~30_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~48_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~49_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~53_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~58_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~91_combout\ : std_logic;
SIGNAL \DF2|q[103]~_Duplicate_2_regout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|swap_uu|exit1[16]~7_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|swap2_uu|exit1[16]~18_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|swap2_uu|exit2[16]~6_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:16:xor_gatej|C~0_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|swap_uu|exit1[14]~9_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|swap2_uu|exit2[14]~8_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~52_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~109_combout\ : std_logic;
SIGNAL \DF2|q[70]~_Duplicate_2_regout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~61_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~63_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~102_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~110_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~111_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|swap_uu|exit1[12]~11_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|swap2_uu|exit2[12]~10_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|swap_uu|exit1[11]~12_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~116_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|swap2_uu|exit2[11]~11_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|swap2_uu|exit1[11]~13_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|adder_uu|Array_Of_FAs:11:full_adderi|or1|C~0_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|adder_uu|Array_Of_FAs:12:full_adderi|or1|C~0_combout\ : std_logic;
SIGNAL \DF2|q[100]~_Duplicate_2_regout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|swap_uu|exit1[13]~10_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~55_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~95_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~97_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~50_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~93_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~106_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~107_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~108_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|swap2_uu|exit1[13]~15_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|swap2_uu|exit2[13]~9_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|adder_uu|Array_Of_FAs:13:full_adderi|or1|C~0_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|adder_uu|Array_Of_FAs:14:full_adderi|or1|C~0_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~84_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~94_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~98_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~92_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~99_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|swap2_uu|exit1[15]~17_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|adder_uu|Array_Of_FAs:15:full_adderi|or1|C~0_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|adder_uu|Array_Of_FAs:16:full_adderi|or1|C~0_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~80_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~89_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~90_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|swap_uu|exit1[17]~6_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|swap2_uu|exit1[17]~19_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:17:xor_gatej|C~0_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|swap2_uu|exit1[14]~16_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:14:xor_gatej|C~0_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:13:xor_gatej|C~0_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:14:full_adderi|and2|C~combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:17:full_adderi|xor1|C~combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:17:full_adderi|and2|C~combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|swap2_uu|exit2[17]~5_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|adder_uu|Array_Of_FAs:17:full_adderi|or1|C~0_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|swap2_uu|exit2[18]~4_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|swap2_uu|exit1[18]~20_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:18:xor_gatej|C~0_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|swap_uu|exit1[20]~3_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|swap2_uu|exit1[20]~22_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|swap2_uu|exit2[20]~2_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:20:xor_gatej|C~0_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~1_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~3_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:23:xor_gatej|C~0_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~81_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|swap_uu|exit1[21]~2_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|swap2_uu|exit1[21]~23_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|adder_uu|Array_Of_FAs:18:full_adderi|or1|C~0_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|swap_uu|exit1[19]~4_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|swap2_uu|exit1[19]~21_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|adder_uu|Array_Of_FAs:19:full_adderi|or1|C~0_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|adder_uu|Array_Of_FAs:20:full_adderi|or1|C~0_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:21:xor_gatej|C~0_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:23:full_adderi|xor1|C~combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:21:full_adderi|xor1|C~combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:22:full_adderi|xor1|C~combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~4_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~5_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[2]~13_combout\ : std_logic;
SIGNAL \DF2|q[63]~_Duplicate_2_regout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|swap_uu|exit1[8]~15_combout\ : std_logic;
SIGNAL \DF2|q[65]~_Duplicate_2_regout\ : std_logic;
SIGNAL \DF2|q[97]~_Duplicate_2_regout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~69_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~70_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~72_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~73_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~74_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~75_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~126_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~127_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|swap2_uu|exit1[8]~10_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|swap2_uu|exit2[8]~14_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|adder_uu|Array_Of_FAs:8:full_adderi|or1|C~0_combout\ : std_logic;
SIGNAL \DF2|q[64]~_Duplicate_2_regout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~71_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~122_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~123_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~124_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~125_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|swap_uu|exit1[9]~14_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|swap2_uu|exit1[9]~11_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|adder_uu|Array_Of_FAs:9:full_adderi|or1|C~0_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:10:xor_gatej|C~2_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:10:full_adderi|and2|C~0_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:9:xor_gatej|C~2_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:10:full_adderi|and2|C~combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|swap2_uu|exit1[12]~14_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:12:xor_gatej|C~0_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:7:full_adderi|and2|C~0_combout\ : std_logic;
SIGNAL \DF2|q[94]~_Duplicate_2_regout\ : std_logic;
SIGNAL \DF2|q[62]~_Duplicate_2_regout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~38_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~129_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~130_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~128_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~131_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~78_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~132_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|swap2_uu|exit2[7]~15_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|swap_uu|exit1[6]~17_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~164_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~134_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~135_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~136_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~137_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|swap2_uu|exit1[6]~8_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|adder_uu|Array_Of_FAs:6:full_adderi|or1|C~0_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|adder_uu|Array_Of_FAs:7:full_adderi|or1|C~0_combout\ : std_logic;
SIGNAL \DF2|q[95]~_Duplicate_2_regout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:8:xor_gatej|C~3_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:8:xor_gatej|C~2_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:10:full_adderi|xor1|C~combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~6_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[2]~14_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:9:full_adderi|xor1|C~combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~0_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~7_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[2]~15_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[2]~16_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|NandR_uu|Add0~0_combout\ : std_logic;
SIGNAL \DF3|q[56]~105_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~78_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~79_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|swap_uu|exit1[10]~13_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|swap2_uu|exit2[10]~12_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|adder_uu|Array_Of_FAs:10:full_adderi|or1|C~0_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:11:xor_gatej|C~0_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~55_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~62_combout\ : std_logic;
SIGNAL \DF3|q~107_combout\ : std_logic;
SIGNAL \DF3|q~108_combout\ : std_logic;
SIGNAL \EXE|Ainput[16]~30_combout\ : std_logic;
SIGNAL \EXE|Ainput[16]~31_combout\ : std_logic;
SIGNAL \EXE|WriteDataE[15]~35_combout\ : std_logic;
SIGNAL \EXE|Binput[15]~16_combout\ : std_logic;
SIGNAL \EXE|Ainput[11]~41_combout\ : std_logic;
SIGNAL \DF2|q[87]~_Duplicate_2_regout\ : std_logic;
SIGNAL \DF2|q[55]~_Duplicate_2_regout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:0:full_adderi|xor1|C~2_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~30_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:1:full_adderi|xor1|C~0_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~85_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:4:full_adderi|xor1|C~combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~31_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~32_combout\ : std_logic;
SIGNAL \DF3|q[50]~0_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~43_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~49_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~56_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~57_combout\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|op_1~30_combout\ : std_logic;
SIGNAL \DF3|q~86_combout\ : std_logic;
SIGNAL \DF1|q~20_combout\ : std_logic;
SIGNAL \DF2|q~152_combout\ : std_logic;
SIGNAL \DF3|q[65]~11_combout\ : std_logic;
SIGNAL \EXE|WriteDataE[7]~51_combout\ : std_logic;
SIGNAL \DF1|q~18_combout\ : std_logic;
SIGNAL \DF2|q~154_combout\ : std_logic;
SIGNAL \DF3|q[63]~9_combout\ : std_logic;
SIGNAL \EXE|Add1~11\ : std_logic;
SIGNAL \EXE|Add1~13\ : std_logic;
SIGNAL \EXE|Add1~15\ : std_logic;
SIGNAL \EXE|Add1~17\ : std_logic;
SIGNAL \EXE|Add1~19\ : std_logic;
SIGNAL \EXE|Add1~20_combout\ : std_logic;
SIGNAL \DF3|q~87_combout\ : std_logic;
SIGNAL \DF3|q~89_combout\ : std_logic;
SIGNAL \DF3|q[51]~70_combout\ : std_logic;
SIGNAL \DF3|q[51]~71_combout\ : std_logic;
SIGNAL \EXE|Ainput[10]~43_combout\ : std_logic;
SIGNAL \EXE|Add1~21\ : std_logic;
SIGNAL \EXE|Add1~23\ : std_logic;
SIGNAL \EXE|Add1~25\ : std_logic;
SIGNAL \EXE|Add1~27\ : std_logic;
SIGNAL \EXE|Add1~29\ : std_logic;
SIGNAL \EXE|Add1~31\ : std_logic;
SIGNAL \EXE|Add1~32_combout\ : std_logic;
SIGNAL \DF3|q[56]~102_combout\ : std_logic;
SIGNAL \DF3|q~103_combout\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_out8~DATAOUT3\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_out6~DATAOUT20\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_out6~DATAOUT19\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|add9_result[18]~37\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|add9_result[19]~39\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|add9_result[20]~41\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|add9_result[21]~43\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|add9_result[22]~44_combout\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|op_1~43\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|op_1~44_combout\ : std_logic;
SIGNAL \DF3|q~104_combout\ : std_logic;
SIGNAL \DF3|q~109_combout\ : std_logic;
SIGNAL \EXE|WriteDataE[16]~33_combout\ : std_logic;
SIGNAL \EXE|Binput[16]~15_combout\ : std_logic;
SIGNAL \DF3|q~110_combout\ : std_logic;
SIGNAL \DF3|q~224_combout\ : std_logic;
SIGNAL \DF3|q~225_combout\ : std_logic;
SIGNAL \DF4|q~21_combout\ : std_logic;
SIGNAL \ResultW[10]~10_combout\ : std_logic;
SIGNAL \EXE|WriteDataE[10]~44_combout\ : std_logic;
SIGNAL \DF3|q~218_combout\ : std_logic;
SIGNAL \DF4|q~19_combout\ : std_logic;
SIGNAL \ID|register_array~46_combout\ : std_logic;
SIGNAL \ID|register_array[23][9]~regout\ : std_logic;
SIGNAL \ID|Mux22~8_combout\ : std_logic;
SIGNAL \ID|register_array[21][9]~regout\ : std_logic;
SIGNAL \ID|register_array[17][9]~regout\ : std_logic;
SIGNAL \ID|Mux22~0_combout\ : std_logic;
SIGNAL \ID|Mux22~1_combout\ : std_logic;
SIGNAL \ID|Mux22~9_combout\ : std_logic;
SIGNAL \DF2|q~175_combout\ : std_logic;
SIGNAL \DF2|q[96]~_Duplicate_2_regout\ : std_logic;
SIGNAL \EXE|Ainput[9]~44_combout\ : std_logic;
SIGNAL \EXE|Ainput[9]~45_combout\ : std_logic;
SIGNAL \DF3|q~83_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~52_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~88_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~53_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~40_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~54_combout\ : std_logic;
SIGNAL \DF3|q~84_combout\ : std_logic;
SIGNAL \DF3|q~85_combout\ : std_logic;
SIGNAL \DF4|q~20_combout\ : std_logic;
SIGNAL \ResultW[9]~9_combout\ : std_logic;
SIGNAL \EXE|WriteDataE[9]~46_combout\ : std_logic;
SIGNAL \DF3|q~217_combout\ : std_logic;
SIGNAL \DF4|q~31_combout\ : std_logic;
SIGNAL \ID|register_array~52_combout\ : std_logic;
SIGNAL \ID|register_array[17][15]~regout\ : std_logic;
SIGNAL \ID|register_array[25][15]~regout\ : std_logic;
SIGNAL \ID|Mux48~0_combout\ : std_logic;
SIGNAL \ID|register_array[29][15]~regout\ : std_logic;
SIGNAL \ID|Mux48~1_combout\ : std_logic;
SIGNAL \ID|register_array[31][15]~regout\ : std_logic;
SIGNAL \ID|register_array[23][15]~regout\ : std_logic;
SIGNAL \ID|Mux48~8_combout\ : std_logic;
SIGNAL \ID|register_array[28][15]~regout\ : std_logic;
SIGNAL \ID|register_array[24][15]~regout\ : std_logic;
SIGNAL \ID|Mux48~5_combout\ : std_logic;
SIGNAL \ID|Mux48~6_combout\ : std_logic;
SIGNAL \ID|Mux48~9_combout\ : std_logic;
SIGNAL \ID|register_array[1][15]~regout\ : std_logic;
SIGNAL \ID|register_array[3][15]~regout\ : std_logic;
SIGNAL \ID|Mux48~14_combout\ : std_logic;
SIGNAL \ID|Mux48~15_combout\ : std_logic;
SIGNAL \ID|register_array[11][15]~regout\ : std_logic;
SIGNAL \ID|register_array[9][15]~regout\ : std_logic;
SIGNAL \ID|Mux48~13_combout\ : std_logic;
SIGNAL \ID|Mux48~16_combout\ : std_logic;
SIGNAL \ID|Mux48~17_combout\ : std_logic;
SIGNAL \ID|Mux48~18_combout\ : std_logic;
SIGNAL \ID|Mux48~11_combout\ : std_logic;
SIGNAL \ID|Mux48~19_combout\ : std_logic;
SIGNAL \DF2|q~209_combout\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult5~DATAOUT1\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_out6~DATAOUT17\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|add9_result[16]~33\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|add9_result[17]~35\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|add9_result[18]~36_combout\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|op_1~36_combout\ : std_logic;
SIGNAL \EXE|Add1~24_combout\ : std_logic;
SIGNAL \DF3|q~95_combout\ : std_logic;
SIGNAL \DF3|q~97_combout\ : std_logic;
SIGNAL \DF4|q~26_combout\ : std_logic;
SIGNAL \ID|register_array~49_combout\ : std_logic;
SIGNAL \ID|register_array[2][12]~regout\ : std_logic;
SIGNAL \ID|Mux51~15_combout\ : std_logic;
SIGNAL \ID|Mux51~13_combout\ : std_logic;
SIGNAL \ID|Mux51~16_combout\ : std_logic;
SIGNAL \ID|register_array[15][12]~regout\ : std_logic;
SIGNAL \ID|register_array[12][12]~regout\ : std_logic;
SIGNAL \ID|register_array[13][12]~regout\ : std_logic;
SIGNAL \ID|Mux51~17_combout\ : std_logic;
SIGNAL \ID|register_array[14][12]~regout\ : std_logic;
SIGNAL \ID|Mux51~18_combout\ : std_logic;
SIGNAL \ID|Mux51~19_combout\ : std_logic;
SIGNAL \ID|register_array[22][12]~regout\ : std_logic;
SIGNAL \ID|Mux51~3_combout\ : std_logic;
SIGNAL \ID|Mux51~6_combout\ : std_logic;
SIGNAL \ID|register_array[19][12]~regout\ : std_logic;
SIGNAL \ID|register_array[23][12]~regout\ : std_logic;
SIGNAL \ID|Mux51~7_combout\ : std_logic;
SIGNAL \ID|Mux51~8_combout\ : std_logic;
SIGNAL \ID|Mux51~9_combout\ : std_logic;
SIGNAL \DF2|q~208_combout\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult5~dataout\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_out6~DATAOUT22\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|add9_result[22]~45\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|add9_result[23]~47\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|add9_result[24]~48_combout\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_out4~DATAOUT23\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|op_1~45\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|op_1~47\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|op_1~49\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|op_1~51\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|op_1~53\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|op_1~54_combout\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_out8~DATAOUT10\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|op_1~55\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|op_1~56_combout\ : std_logic;
SIGNAL \DF3|q~156_combout\ : std_logic;
SIGNAL \DF3|q[61]~69_combout\ : std_logic;
SIGNAL \DF3|q[61]~143_combout\ : std_logic;
SIGNAL \DF3|q[61]~144_combout\ : std_logic;
SIGNAL \DF3|q~157_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~46_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:18:full_adderi|and2|C~combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|swap2_uu|exit2[19]~3_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:19:xor_gatej|C~0_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:20:full_adderi|xor1|C~combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~83_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~84_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:23:full_adderi|and2|C~combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:24:full_adderi|xor1|C~combout\ : std_logic;
SIGNAL \DF3|q~153_combout\ : std_logic;
SIGNAL \DF3|q~154_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~67_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~68_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~69_combout\ : std_logic;
SIGNAL \DF3|q~158_combout\ : std_logic;
SIGNAL \EXE|Ainput[22]~18_combout\ : std_logic;
SIGNAL \EXE|Ainput[22]~19_combout\ : std_logic;
SIGNAL \DF3|q[61]~148_combout\ : std_logic;
SIGNAL \DF3|q[61]~147_combout\ : std_logic;
SIGNAL \DF3|q~159_combout\ : std_logic;
SIGNAL \DF3|q~160_combout\ : std_logic;
SIGNAL \DF3|q~161_combout\ : std_logic;
SIGNAL \DF3|q~230_combout\ : std_logic;
SIGNAL \EXE|WriteDataE[23]~19_combout\ : std_logic;
SIGNAL \EXE|Binput[23]~8_combout\ : std_logic;
SIGNAL \EXE|WriteDataE[22]~21_combout\ : std_logic;
SIGNAL \EXE|Binput[22]~9_combout\ : std_logic;
SIGNAL \EXE|Ainput[21]~20_combout\ : std_logic;
SIGNAL \EXE|Ainput[21]~21_combout\ : std_logic;
SIGNAL \EXE|WriteDataE[20]~25_combout\ : std_logic;
SIGNAL \EXE|Binput[20]~11_combout\ : std_logic;
SIGNAL \DF3|q~232_combout\ : std_logic;
SIGNAL \EXE|Ainput[25]~12_combout\ : std_logic;
SIGNAL \EXE|Ainput[25]~13_combout\ : std_logic;
SIGNAL \DF3|q~175_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Sub_and_bias_uu|exp_result[1]~3\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Sub_and_bias_uu|exp_result[2]~4_combout\ : std_logic;
SIGNAL \DF3|q~176_combout\ : std_logic;
SIGNAL \DF4|q~52_combout\ : std_logic;
SIGNAL \ResultW[25]~25_combout\ : std_logic;
SIGNAL \EXE|WriteDataE[25]~15_combout\ : std_logic;
SIGNAL \DF3|q~233_combout\ : std_logic;
SIGNAL \ResultW[26]~26_combout\ : std_logic;
SIGNAL \EXE|WriteDataE[26]~12_combout\ : std_logic;
SIGNAL \EXE|WriteDataE[10]~45_combout\ : std_logic;
SIGNAL \DF3|q[66]~12_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Sub_and_bias_uu|exp_result[2]~5\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Sub_and_bias_uu|exp_result[3]~6_combout\ : std_logic;
SIGNAL \EXE|WriteDataE[26]~13_combout\ : std_logic;
SIGNAL \EXE|Binput[26]~5_combout\ : std_logic;
SIGNAL \EXE|WriteDataE[25]~14_combout\ : std_logic;
SIGNAL \EXE|Binput[25]~6_combout\ : std_logic;
SIGNAL \DF4|q~49_combout\ : std_logic;
SIGNAL \ResultW[24]~24_combout\ : std_logic;
SIGNAL \EXE|Ainput[24]~14_combout\ : std_logic;
SIGNAL \EXE|Ainput[24]~15_combout\ : std_logic;
SIGNAL \EXE|Binput[21]~10_combout\ : std_logic;
SIGNAL \ResultW[18]~18_combout\ : std_logic;
SIGNAL \EXE|Ainput[18]~26_combout\ : std_logic;
SIGNAL \DF2|q~159_combout\ : std_logic;
SIGNAL \DF3|q[58]~6_combout\ : std_logic;
SIGNAL \EXE|Add1~33\ : std_logic;
SIGNAL \EXE|Add1~35\ : std_logic;
SIGNAL \EXE|Add1~36_combout\ : std_logic;
SIGNAL \DF3|q~118_combout\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|op_1~48_combout\ : std_logic;
SIGNAL \DF3|q~119_combout\ : std_logic;
SIGNAL \DF3|q~120_combout\ : std_logic;
SIGNAL \DF3|q~121_combout\ : std_logic;
SIGNAL \DF3|q~122_combout\ : std_logic;
SIGNAL \EXE|WriteDataE[18]~29_combout\ : std_logic;
SIGNAL \EXE|Binput[18]~13_combout\ : std_logic;
SIGNAL \DF3|q~123_combout\ : std_logic;
SIGNAL \EXE|Ainput[18]~27_combout\ : std_logic;
SIGNAL \EXE|Add1~37\ : std_logic;
SIGNAL \EXE|Add1~39\ : std_logic;
SIGNAL \EXE|Add1~41\ : std_logic;
SIGNAL \EXE|Add1~43\ : std_logic;
SIGNAL \EXE|Add1~45\ : std_logic;
SIGNAL \EXE|Add1~47\ : std_logic;
SIGNAL \EXE|Add1~49\ : std_logic;
SIGNAL \EXE|Add1~51\ : std_logic;
SIGNAL \EXE|Add1~52_combout\ : std_logic;
SIGNAL \EXE|Add0~47\ : std_logic;
SIGNAL \EXE|Add0~49\ : std_logic;
SIGNAL \EXE|Add0~51\ : std_logic;
SIGNAL \EXE|Add0~52_combout\ : std_logic;
SIGNAL \DF3|q~178_combout\ : std_logic;
SIGNAL \DF3|q~181_combout\ : std_logic;
SIGNAL \DF3|q~234_combout\ : std_logic;
SIGNAL \DF3|q~235_combout\ : std_logic;
SIGNAL \ResultW[28]~28_combout\ : std_logic;
SIGNAL \EXE|WriteDataE[28]~8_combout\ : std_logic;
SIGNAL \DF3|q~236_combout\ : std_logic;
SIGNAL \ResultW[29]~29_combout\ : std_logic;
SIGNAL \EXE|WriteDataE[29]~6_combout\ : std_logic;
SIGNAL \DF3|q~237_combout\ : std_logic;
SIGNAL \EXE|WriteDataE[30]~4_combout\ : std_logic;
SIGNAL \DF3|q~197_combout\ : std_logic;
SIGNAL \DF3|q~198_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Select_exp_uu|Add1~3\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Select_exp_uu|Add1~5\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Select_exp_uu|Add1~7\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Select_exp_uu|Add1~9\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Select_exp_uu|Add1~11\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Select_exp_uu|Add1~13\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Select_exp_uu|Add1~14_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Select_exp_uu|Add0~4\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Select_exp_uu|Add0~7\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Select_exp_uu|Add0~10\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Select_exp_uu|Add0~13\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Select_exp_uu|Add0~16\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Select_exp_uu|Add0~19\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Select_exp_uu|Add0~21_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Select_exp_uu|Add0~23_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Select_exp_uu|Add0~18_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Select_exp_uu|Add0~20_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Sub_and_bias_uu|Add0~11\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Sub_and_bias_uu|Add0~13\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Sub_and_bias_uu|Add0~14_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Sub_and_bias_uu|Add1~1\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Sub_and_bias_uu|Add1~3\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Sub_and_bias_uu|Add1~4_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Select_exp_uu|Add0~6_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Select_exp_uu|Add0~8_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Sub_and_bias_uu|Add0~3\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Sub_and_bias_uu|Add0~5\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Sub_and_bias_uu|Add0~7\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Sub_and_bias_uu|Add0~8_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Sub_and_bias_uu|exp_result[3]~7\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Sub_and_bias_uu|exp_result[4]~9\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Sub_and_bias_uu|exp_result[5]~11\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Sub_and_bias_uu|exp_result[6]~13\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Sub_and_bias_uu|exp_result[7]~14_combout\ : std_logic;
SIGNAL \DF3|q~199_combout\ : std_logic;
SIGNAL \DF3|q~238_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Sign_computation_uu|Sr~0_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|swap_uu|exit1[18]~5_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~158_combout\ : std_logic;
SIGNAL \DF2|q[102]~_Duplicate_2_regout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|swap_uu|exit1[15]~8_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~120_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|swap_uu|exit1[7]~16_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~169_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~170_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~171_combout\ : std_logic;
SIGNAL \DF2|q[90]~_Duplicate_2_regout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|swap_uu|exit1[3]~20_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~155_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~59_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~35_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~34_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~36_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~37_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~45_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~76_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|signTag_uu|LessThan0~1_cout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|signTag_uu|LessThan0~3_cout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|signTag_uu|LessThan0~5_cout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|signTag_uu|LessThan0~7_cout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|signTag_uu|LessThan0~9_cout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|signTag_uu|LessThan0~11_cout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|signTag_uu|LessThan0~13_cout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|signTag_uu|LessThan0~15_cout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|signTag_uu|LessThan0~17_cout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|signTag_uu|LessThan0~19_cout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|signTag_uu|LessThan0~21_cout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|signTag_uu|LessThan0~23_cout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|signTag_uu|LessThan0~25_cout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|signTag_uu|LessThan0~27_cout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|signTag_uu|LessThan0~29_cout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|signTag_uu|LessThan0~31_cout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|signTag_uu|LessThan0~33_cout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|signTag_uu|LessThan0~35_cout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|signTag_uu|LessThan0~37_cout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|signTag_uu|LessThan0~39_cout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|signTag_uu|LessThan0~41_cout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|signTag_uu|LessThan0~43_cout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|signTag_uu|LessThan0~44_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Sign_computation_uu|Sr~1_combout\ : std_logic;
SIGNAL \EXE|ALU_ResultE[31]~3_combout\ : std_logic;
SIGNAL \EXE|ALU_ResultE[31]~4_combout\ : std_logic;
SIGNAL \EXE|Mux0~0_combout\ : std_logic;
SIGNAL \EXE|WriteDataE[31]~2_combout\ : std_logic;
SIGNAL \DF4|q~64_combout\ : std_logic;
SIGNAL \ResultW[31]~31_combout\ : std_logic;
SIGNAL \EXE|WriteDataE[31]~3_combout\ : std_logic;
SIGNAL \EXE|Binput[31]~0_combout\ : std_logic;
SIGNAL \EXE|Ainput[31]~62_combout\ : std_logic;
SIGNAL \EXE|Ainput[31]~63_combout\ : std_logic;
SIGNAL \EXE|Ainput[30]~2_combout\ : std_logic;
SIGNAL \EXE|Ainput[30]~3_combout\ : std_logic;
SIGNAL \EXE|Binput[28]~3_combout\ : std_logic;
SIGNAL \ResultW[27]~27_combout\ : std_logic;
SIGNAL \EXE|Ainput[27]~8_combout\ : std_logic;
SIGNAL \EXE|Ainput[27]~9_combout\ : std_logic;
SIGNAL \EXE|Add0~53\ : std_logic;
SIGNAL \EXE|Add0~55\ : std_logic;
SIGNAL \EXE|Add0~57\ : std_logic;
SIGNAL \EXE|Add0~59\ : std_logic;
SIGNAL \EXE|Add0~61\ : std_logic;
SIGNAL \EXE|Add0~62_combout\ : std_logic;
SIGNAL \EXE|Mux0~2_combout\ : std_logic;
SIGNAL \EXE|ALU_ResultE[31]~5_combout\ : std_logic;
SIGNAL \EXE|ALU_ResultE[31]~6_combout\ : std_logic;
SIGNAL \DF3|q~239_combout\ : std_logic;
SIGNAL \DF4|q~39_combout\ : std_logic;
SIGNAL \ResultW[19]~19_combout\ : std_logic;
SIGNAL \EXE|Ainput[19]~24_combout\ : std_logic;
SIGNAL \EXE|Ainput[19]~25_combout\ : std_logic;
SIGNAL \ResultW[15]~15_combout\ : std_logic;
SIGNAL \EXE|Ainput[15]~32_combout\ : std_logic;
SIGNAL \EXE|Ainput[15]~33_combout\ : std_logic;
SIGNAL \EXE|Ainput[14]~34_combout\ : std_logic;
SIGNAL \EXE|Ainput[14]~35_combout\ : std_logic;
SIGNAL \ResultW[13]~13_combout\ : std_logic;
SIGNAL \EXE|Ainput[13]~36_combout\ : std_logic;
SIGNAL \EXE|Ainput[13]~37_combout\ : std_logic;
SIGNAL \EXE|Ainput[8]~46_combout\ : std_logic;
SIGNAL \EXE|Ainput[8]~47_combout\ : std_logic;
SIGNAL \EXE|Ainput[7]~48_combout\ : std_logic;
SIGNAL \EXE|Ainput[7]~49_combout\ : std_logic;
SIGNAL \EXE|Binput[5]~18_combout\ : std_logic;
SIGNAL \DF2|q[91]~_Duplicate_2_regout\ : std_logic;
SIGNAL \EXE|Ainput[4]~54_combout\ : std_logic;
SIGNAL \EXE|Ainput[4]~55_combout\ : std_logic;
SIGNAL \EXE|WriteDataE[3]~59_combout\ : std_logic;
SIGNAL \EXE|Binput[3]~20_combout\ : std_logic;
SIGNAL \EXE|Add0~1\ : std_logic;
SIGNAL \EXE|Add0~3\ : std_logic;
SIGNAL \EXE|Add0~5\ : std_logic;
SIGNAL \EXE|Add0~7\ : std_logic;
SIGNAL \EXE|Add0~9\ : std_logic;
SIGNAL \EXE|Add0~11\ : std_logic;
SIGNAL \EXE|Add0~13\ : std_logic;
SIGNAL \EXE|Add0~15\ : std_logic;
SIGNAL \EXE|Add0~17\ : std_logic;
SIGNAL \EXE|Add0~19\ : std_logic;
SIGNAL \EXE|Add0~21\ : std_logic;
SIGNAL \EXE|Add0~23\ : std_logic;
SIGNAL \EXE|Add0~25\ : std_logic;
SIGNAL \EXE|Add0~27\ : std_logic;
SIGNAL \EXE|Add0~29\ : std_logic;
SIGNAL \EXE|Add0~31\ : std_logic;
SIGNAL \EXE|Add0~33\ : std_logic;
SIGNAL \EXE|Add0~35\ : std_logic;
SIGNAL \EXE|Add0~37\ : std_logic;
SIGNAL \EXE|Add0~39\ : std_logic;
SIGNAL \EXE|Add0~41\ : std_logic;
SIGNAL \EXE|Add0~43\ : std_logic;
SIGNAL \EXE|Add0~45\ : std_logic;
SIGNAL \EXE|Add0~46_combout\ : std_logic;
SIGNAL \DF3|q~162_combout\ : std_logic;
SIGNAL \EXE|Add1~46_combout\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Add1~0_combout\ : std_logic;
SIGNAL \DF3|q~163_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Sub_and_bias_uu|exp_result[0]~0_combout\ : std_logic;
SIGNAL \DF3|q~165_combout\ : std_logic;
SIGNAL \DF3|q~231_combout\ : std_logic;
SIGNAL \DF4|q~43_combout\ : std_logic;
SIGNAL \DF3|q~150_combout\ : std_logic;
SIGNAL \DF3|q~151_combout\ : std_logic;
SIGNAL \DF3|q~152_combout\ : std_logic;
SIGNAL \DF4|q~44_combout\ : std_logic;
SIGNAL \ID|register_array~58_combout\ : std_logic;
SIGNAL \ID|register_array[23][21]~regout\ : std_logic;
SIGNAL \ID|register_array[27][21]~regout\ : std_logic;
SIGNAL \ID|Mux42~7_combout\ : std_logic;
SIGNAL \ID|Mux42~8_combout\ : std_logic;
SIGNAL \ID|register_array[24][21]~regout\ : std_logic;
SIGNAL \ID|register_array[28][21]~regout\ : std_logic;
SIGNAL \ID|Mux42~5_combout\ : std_logic;
SIGNAL \ID|Mux42~6_combout\ : std_logic;
SIGNAL \ID|Mux42~9_combout\ : std_logic;
SIGNAL \ID|register_array[2][21]~regout\ : std_logic;
SIGNAL \ID|Mux42~15_combout\ : std_logic;
SIGNAL \ID|Mux42~16_combout\ : std_logic;
SIGNAL \ID|register_array[15][21]~regout\ : std_logic;
SIGNAL \ID|register_array[14][21]~regout\ : std_logic;
SIGNAL \ID|Mux42~18_combout\ : std_logic;
SIGNAL \ID|Mux42~19_combout\ : std_logic;
SIGNAL \DF2|q~217_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~54_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~56_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~82_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~40_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~41_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~43_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~44_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~143_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~144_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|swap2_uu|exit2[4]~18_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|adder_uu|Array_Of_FAs:4:full_adderi|or1|C~0_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|adder_uu|Array_Of_FAs:5:full_adderi|or1|C~0_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:6:xor_gatej|C~0_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~91_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~37_combout\ : std_logic;
SIGNAL \DF3|q[52]~2_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~38_combout\ : std_logic;
SIGNAL \DF3|q[59]~131_combout\ : std_logic;
SIGNAL \DF3|q[60]~8_combout\ : std_logic;
SIGNAL \DF3|q~228_combout\ : std_logic;
SIGNAL \DF4|q~41_combout\ : std_logic;
SIGNAL \ID|register_array~57_combout\ : std_logic;
SIGNAL \ID|register_array[29][20]~regout\ : std_logic;
SIGNAL \ID|register_array[25][20]~regout\ : std_logic;
SIGNAL \ID|Mux11~1_combout\ : std_logic;
SIGNAL \ID|register_array[24][20]~regout\ : std_logic;
SIGNAL \ID|register_array[16][20]~regout\ : std_logic;
SIGNAL \ID|Mux11~4_combout\ : std_logic;
SIGNAL \ID|register_array[20][20]~regout\ : std_logic;
SIGNAL \ID|Mux11~5_combout\ : std_logic;
SIGNAL \ID|Mux11~3_combout\ : std_logic;
SIGNAL \ID|Mux11~6_combout\ : std_logic;
SIGNAL \ID|Mux11~9_combout\ : std_logic;
SIGNAL \DF2|q~188_combout\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult7~dataout\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_out8~DATAOUT11\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|op_1~57\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|op_1~58_combout\ : std_logic;
SIGNAL \DF3|q[46]~33_combout\ : std_logic;
SIGNAL \EXE|Add0~38_combout\ : std_logic;
SIGNAL \DF3|q~124_combout\ : std_logic;
SIGNAL \DF3|q~125_combout\ : std_logic;
SIGNAL \DF3|q[59]~126_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~59_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:6:full_adderi|xor1|C~combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~8_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~39_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~47_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~60_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~81_combout\ : std_logic;
SIGNAL \DF3|q~128_combout\ : std_logic;
SIGNAL \DF3|q~129_combout\ : std_logic;
SIGNAL \DF3|q~130_combout\ : std_logic;
SIGNAL \DF3|q[59]~7_combout\ : std_logic;
SIGNAL \DF4|q~40_combout\ : std_logic;
SIGNAL \ID|register_array~56_combout\ : std_logic;
SIGNAL \ID|register_array[12][19]~regout\ : std_logic;
SIGNAL \ID|register_array[13][19]~regout\ : std_logic;
SIGNAL \ID|Mux44~17_combout\ : std_logic;
SIGNAL \ID|register_array[14][19]~regout\ : std_logic;
SIGNAL \ID|Mux44~18_combout\ : std_logic;
SIGNAL \ID|register_array[9][19]~regout\ : std_logic;
SIGNAL \ID|Mux44~13_combout\ : std_logic;
SIGNAL \ID|Mux44~16_combout\ : std_logic;
SIGNAL \ID|Mux44~19_combout\ : std_logic;
SIGNAL \DF2|q~212_combout\ : std_logic;
SIGNAL \EXE|WriteDataE[19]~26_combout\ : std_logic;
SIGNAL \DF3|q~227_combout\ : std_logic;
SIGNAL \DF4|q~47_combout\ : std_logic;
SIGNAL \ID|register_array~60_combout\ : std_logic;
SIGNAL \ID|register_array[7][23]~regout\ : std_logic;
SIGNAL \ID|register_array[6][23]~regout\ : std_logic;
SIGNAL \ID|Mux40~11_combout\ : std_logic;
SIGNAL \ID|register_array[14][23]~regout\ : std_logic;
SIGNAL \ID|register_array[15][23]~regout\ : std_logic;
SIGNAL \ID|Mux40~18_combout\ : std_logic;
SIGNAL \ID|Mux40~19_combout\ : std_logic;
SIGNAL \DF2|q~216_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|exp_sub_uu|Add1~1\ : std_logic;
SIGNAL \EXE|IEEE_ADD|exp_sub_uu|Add1~2_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|exp_sub_uu|Add0~2_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|exp_sub_uu|size[1]~3_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~121_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~60_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~154_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|swap2_uu|exit1[1]~0_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|swap2_uu|exit1[1]~1_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|swap2_uu|exit2[1]~23_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:1:xor_gatej|C~0_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:1:full_adderi|and2|C~combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~11_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~9_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~12_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[2]~3_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[0]~4_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~10_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|swap2_uu|exit2[15]~7_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:15:xor_gatej|C~0_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~17_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~15_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~16_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~19_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:13:full_adderi|xor1|C~combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~13_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~14_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~20_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~21_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[0]~5_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|NandR_uu|Add0~2_combout\ : std_logic;
SIGNAL \DF3|q~77_combout\ : std_logic;
SIGNAL \DF3|q~78_combout\ : std_logic;
SIGNAL \DF3|q~216_combout\ : std_logic;
SIGNAL \DF4|q~15_combout\ : std_logic;
SIGNAL \ResultW[7]~7_combout\ : std_logic;
SIGNAL \EXE|WriteDataE[7]~50_combout\ : std_logic;
SIGNAL \DF3|q~215_combout\ : std_logic;
SIGNAL \DF4|q~3_combout\ : std_logic;
SIGNAL \ID|register_array~35_combout\ : std_logic;
SIGNAL \ID|register_array[14][1]~regout\ : std_logic;
SIGNAL \ID|Mux62~18_combout\ : std_logic;
SIGNAL \ID|register_array[7][1]~regout\ : std_logic;
SIGNAL \ID|register_array[6][1]~regout\ : std_logic;
SIGNAL \ID|Mux62~11_combout\ : std_logic;
SIGNAL \ID|register_array[8][1]~regout\ : std_logic;
SIGNAL \ID|register_array[10][1]~regout\ : std_logic;
SIGNAL \ID|Mux62~12_combout\ : std_logic;
SIGNAL \ID|Mux62~13_combout\ : std_logic;
SIGNAL \ID|Mux62~16_combout\ : std_logic;
SIGNAL \ID|Mux62~19_combout\ : std_logic;
SIGNAL \DF2|q~197_combout\ : std_logic;
SIGNAL \DF2|q[56]~_Duplicate_2_regout\ : std_logic;
SIGNAL \EXE|WriteDataE[1]~62_combout\ : std_logic;
SIGNAL \DF3|q~209_combout\ : std_logic;
SIGNAL \DF4|q~0_combout\ : std_logic;
SIGNAL \ID|register_array~0_combout\ : std_logic;
SIGNAL \ID|register_array[15][0]~regout\ : std_logic;
SIGNAL \ID|register_array[14][0]~regout\ : std_logic;
SIGNAL \ID|register_array[12][0]~regout\ : std_logic;
SIGNAL \ID|Mux31~17_combout\ : std_logic;
SIGNAL \ID|Mux31~18_combout\ : std_logic;
SIGNAL \ID|Mux31~14_combout\ : std_logic;
SIGNAL \ID|Mux31~15_combout\ : std_logic;
SIGNAL \ID|Mux31~16_combout\ : std_logic;
SIGNAL \ID|Mux31~19_combout\ : std_logic;
SIGNAL \ID|Mux31~4_combout\ : std_logic;
SIGNAL \ID|register_array[20][0]~regout\ : std_logic;
SIGNAL \ID|Mux31~5_combout\ : std_logic;
SIGNAL \ID|Mux31~6_combout\ : std_logic;
SIGNAL \ID|register_array[25][0]~regout\ : std_logic;
SIGNAL \ID|register_array[29][0]~regout\ : std_logic;
SIGNAL \ID|register_array[17][0]~regout\ : std_logic;
SIGNAL \ID|register_array[21][0]~regout\ : std_logic;
SIGNAL \ID|Mux31~0_combout\ : std_logic;
SIGNAL \ID|Mux31~1_combout\ : std_logic;
SIGNAL \ID|Mux31~9_combout\ : std_logic;
SIGNAL \DF2|q~165_combout\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|mac_out2~DATAOUT31\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|op_1~26_combout\ : std_logic;
SIGNAL \DF3|q~65_combout\ : std_logic;
SIGNAL \EXE|Add0~14_combout\ : std_logic;
SIGNAL \DF3|q~66_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~48_combout\ : std_logic;
SIGNAL \DF3|q~67_combout\ : std_logic;
SIGNAL \DF3|q~68_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~87_combout\ : std_logic;
SIGNAL \DF3|q~72_combout\ : std_logic;
SIGNAL \DF4|q~13_combout\ : std_logic;
SIGNAL \ResultW[6]~6_combout\ : std_logic;
SIGNAL \EXE|Ainput[6]~50_combout\ : std_logic;
SIGNAL \EXE|Ainput[6]~51_combout\ : std_logic;
SIGNAL \DF3|q~63_combout\ : std_logic;
SIGNAL \EXE|Add1~12_combout\ : std_logic;
SIGNAL \EXE|Add0~12_combout\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|op_1~22_combout\ : std_logic;
SIGNAL \DF3|q~61_combout\ : std_logic;
SIGNAL \DF3|q~62_combout\ : std_logic;
SIGNAL \DF3|q~64_combout\ : std_logic;
SIGNAL \DF3|q~245_combout\ : std_logic;
SIGNAL \DF4|q~7_combout\ : std_logic;
SIGNAL \ResultW[3]~3_combout\ : std_logic;
SIGNAL \EXE|Ainput[3]~56_combout\ : std_logic;
SIGNAL \EXE|Ainput[3]~57_combout\ : std_logic;
SIGNAL \DF3|q~50_combout\ : std_logic;
SIGNAL \DF3|q~51_combout\ : std_logic;
SIGNAL \DF3|q~242_combout\ : std_logic;
SIGNAL \DF4|q~51_combout\ : std_logic;
SIGNAL \ID|register_array~62_combout\ : std_logic;
SIGNAL \ID|register_array[15][25]~regout\ : std_logic;
SIGNAL \ID|Mux6~18_combout\ : std_logic;
SIGNAL \ID|register_array[1][25]~regout\ : std_logic;
SIGNAL \ID|Mux6~14_combout\ : std_logic;
SIGNAL \ID|register_array[2][25]~regout\ : std_logic;
SIGNAL \ID|Mux6~15_combout\ : std_logic;
SIGNAL \ID|register_array[11][25]~regout\ : std_logic;
SIGNAL \ID|register_array[9][25]~regout\ : std_logic;
SIGNAL \ID|Mux6~13_combout\ : std_logic;
SIGNAL \ID|Mux6~16_combout\ : std_logic;
SIGNAL \ID|Mux6~19_combout\ : std_logic;
SIGNAL \ID|register_array[29][25]~regout\ : std_logic;
SIGNAL \ID|register_array[21][25]~regout\ : std_logic;
SIGNAL \ID|Mux6~1_combout\ : std_logic;
SIGNAL \ID|register_array[31][25]~regout\ : std_logic;
SIGNAL \ID|register_array[23][25]~regout\ : std_logic;
SIGNAL \ID|register_array[27][25]~regout\ : std_logic;
SIGNAL \ID|register_array[19][25]~regout\ : std_logic;
SIGNAL \ID|Mux6~7_combout\ : std_logic;
SIGNAL \ID|Mux6~8_combout\ : std_logic;
SIGNAL \ID|Mux6~9_combout\ : std_logic;
SIGNAL \DF2|q~191_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|exp_sub_uu|Add0~4_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|exp_sub_uu|Add1~4_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~163_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~141_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~142_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|swap2_uu|exit1[5]~7_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:5:xor_gatej|C~0_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~86_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~35_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~34_combout\ : std_logic;
SIGNAL \DF3|q[51]~1_combout\ : std_logic;
SIGNAL \DF3|q~92_combout\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|op_1~32_combout\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|op_1~34_combout\ : std_logic;
SIGNAL \DF3|q~90_combout\ : std_logic;
SIGNAL \EXE|Add1~22_combout\ : std_logic;
SIGNAL \DF3|q~91_combout\ : std_logic;
SIGNAL \DF3|q~93_combout\ : std_logic;
SIGNAL \DF4|q~24_combout\ : std_logic;
SIGNAL \DF4|q~23_combout\ : std_logic;
SIGNAL \ResultW[11]~11_combout\ : std_logic;
SIGNAL \EXE|WriteDataE[11]~42_combout\ : std_logic;
SIGNAL \EXE|WriteDataE[11]~43_combout\ : std_logic;
SIGNAL \DF3|q[67]~13_combout\ : std_logic;
SIGNAL \DF3|q~184_combout\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Add1~1\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Add1~3\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Add1~5\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Add1~6_combout\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Add1~2_combout\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Add0~1\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Add0~3\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Add0~5\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Add0~6_combout\ : std_logic;
SIGNAL \EXE|Add0~54_combout\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Add1~4_combout\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Add2~1\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Add2~3\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Add2~5\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Add2~7\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Add2~8_combout\ : std_logic;
SIGNAL \DF3|q~182_combout\ : std_logic;
SIGNAL \DF3|q~183_combout\ : std_logic;
SIGNAL \DF3|q~185_combout\ : std_logic;
SIGNAL \DF4|q~56_combout\ : std_logic;
SIGNAL \ID|register_array~64_combout\ : std_logic;
SIGNAL \ID|register_array[8][27]~regout\ : std_logic;
SIGNAL \ID|register_array[10][27]~regout\ : std_logic;
SIGNAL \ID|Mux36~12_combout\ : std_logic;
SIGNAL \ID|Mux36~13_combout\ : std_logic;
SIGNAL \ID|register_array[2][27]~regout\ : std_logic;
SIGNAL \ID|Mux36~15_combout\ : std_logic;
SIGNAL \ID|Mux36~16_combout\ : std_logic;
SIGNAL \ID|register_array[12][27]~regout\ : std_logic;
SIGNAL \ID|register_array[13][27]~regout\ : std_logic;
SIGNAL \ID|Mux36~17_combout\ : std_logic;
SIGNAL \ID|register_array[14][27]~regout\ : std_logic;
SIGNAL \ID|Mux36~18_combout\ : std_logic;
SIGNAL \ID|Mux36~19_combout\ : std_logic;
SIGNAL \DF2|q~220_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|exp_sub_uu|Add0~9\ : std_logic;
SIGNAL \EXE|IEEE_ADD|exp_sub_uu|Add0~11\ : std_logic;
SIGNAL \EXE|IEEE_ADD|exp_sub_uu|Add0~13\ : std_logic;
SIGNAL \EXE|IEEE_ADD|exp_sub_uu|Add0~14_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|exp_sub_uu|Add0~10_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~28_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~161_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|adder_uu|Array_Of_FAs:23:full_adderi|or1|C~0_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[3]~18_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~27_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[3]~19_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|NandR_uu|Add0~3_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~33_combout\ : std_logic;
SIGNAL \DF3|q~45_combout\ : std_logic;
SIGNAL \DF3|q~46_combout\ : std_logic;
SIGNAL \DF3|q~241_combout\ : std_logic;
SIGNAL \DF4|q~37_combout\ : std_logic;
SIGNAL \ID|register_array~55_combout\ : std_logic;
SIGNAL \ID|register_array[2][18]~regout\ : std_logic;
SIGNAL \ID|Mux45~15_combout\ : std_logic;
SIGNAL \ID|Mux45~13_combout\ : std_logic;
SIGNAL \ID|Mux45~16_combout\ : std_logic;
SIGNAL \ID|Mux45~10_combout\ : std_logic;
SIGNAL \ID|Mux45~11_combout\ : std_logic;
SIGNAL \ID|register_array[14][18]~regout\ : std_logic;
SIGNAL \ID|register_array[15][18]~regout\ : std_logic;
SIGNAL \ID|Mux45~18_combout\ : std_logic;
SIGNAL \ID|Mux45~19_combout\ : std_logic;
SIGNAL \ID|register_array[23][18]~regout\ : std_logic;
SIGNAL \ID|Mux45~7_combout\ : std_logic;
SIGNAL \ID|Mux45~8_combout\ : std_logic;
SIGNAL \ID|Mux45~0_combout\ : std_logic;
SIGNAL \ID|Mux45~1_combout\ : std_logic;
SIGNAL \ID|register_array[16][18]~regout\ : std_logic;
SIGNAL \ID|register_array[24][18]~regout\ : std_logic;
SIGNAL \ID|Mux45~4_combout\ : std_logic;
SIGNAL \ID|register_array[20][18]~regout\ : std_logic;
SIGNAL \ID|register_array[28][18]~regout\ : std_logic;
SIGNAL \ID|Mux45~5_combout\ : std_logic;
SIGNAL \ID|Mux45~6_combout\ : std_logic;
SIGNAL \ID|Mux45~9_combout\ : std_logic;
SIGNAL \DF2|q~214_combout\ : std_logic;
SIGNAL \EXE|WriteDataE[18]~28_combout\ : std_logic;
SIGNAL \DF3|q~226_combout\ : std_logic;
SIGNAL \DF4|q~45_combout\ : std_logic;
SIGNAL \DF4|q~46_combout\ : std_logic;
SIGNAL \ID|register_array~59_combout\ : std_logic;
SIGNAL \ID|register_array[4][22]~regout\ : std_logic;
SIGNAL \ID|register_array[5][22]~regout\ : std_logic;
SIGNAL \ID|Mux41~12_combout\ : std_logic;
SIGNAL \ID|Mux41~13_combout\ : std_logic;
SIGNAL \ID|Mux41~16_combout\ : std_logic;
SIGNAL \ID|Mux41~11_combout\ : std_logic;
SIGNAL \ID|Mux41~19_combout\ : std_logic;
SIGNAL \DF2|q~218_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|swap_uu|exit1[22]~1_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~79_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|swap2_uu|exit1[22]~24_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|adder_uu|Array_Of_FAs:21:full_adderi|or1|C~0_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|swap2_uu|exit2[22]~0_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|adder_uu|Array_Of_FAs:22:full_adderi|or1|C~0_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:0:xor_gatej|C~0_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:0:xor_gatej|C~1_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[4]~11_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[4]~12_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Sub_and_bias_uu|Add0~9\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Sub_and_bias_uu|Add0~10_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Sub_and_bias_uu|Add1~0_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Sub_and_bias_uu|exp_result[5]~10_combout\ : std_logic;
SIGNAL \DF3|q~188_combout\ : std_logic;
SIGNAL \DF3|q~189_combout\ : std_logic;
SIGNAL \DF3|q~190_combout\ : std_logic;
SIGNAL \DF4|q~58_combout\ : std_logic;
SIGNAL \ID|register_array~65_combout\ : std_logic;
SIGNAL \ID|register_array[6][28]~regout\ : std_logic;
SIGNAL \ID|register_array[7][28]~regout\ : std_logic;
SIGNAL \ID|register_array[5][28]~regout\ : std_logic;
SIGNAL \ID|register_array[4][28]~regout\ : std_logic;
SIGNAL \ID|Mux3~12_combout\ : std_logic;
SIGNAL \ID|Mux3~13_combout\ : std_logic;
SIGNAL \ID|Mux3~16_combout\ : std_logic;
SIGNAL \ID|register_array[8][28]~regout\ : std_logic;
SIGNAL \ID|Mux3~10_combout\ : std_logic;
SIGNAL \ID|Mux3~11_combout\ : std_logic;
SIGNAL \ID|Mux3~19_combout\ : std_logic;
SIGNAL \DF2|q~195_combout\ : std_logic;
SIGNAL \EXE|Ainput[28]~6_combout\ : std_logic;
SIGNAL \EXE|Ainput[28]~7_combout\ : std_logic;
SIGNAL \EXE|Add1~53\ : std_logic;
SIGNAL \EXE|Add1~55\ : std_logic;
SIGNAL \EXE|Add1~57\ : std_logic;
SIGNAL \EXE|Add1~58_combout\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Add1~7\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Add1~9\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Add1~11\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Add1~12_combout\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Add0~7\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Add0~9\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Add0~10_combout\ : std_logic;
SIGNAL \DF3|q~192_combout\ : std_logic;
SIGNAL \EXE|Ainput[29]~4_combout\ : std_logic;
SIGNAL \EXE|Ainput[29]~5_combout\ : std_logic;
SIGNAL \DF3|q~193_combout\ : std_logic;
SIGNAL \DF3|q~194_combout\ : std_logic;
SIGNAL \DF4|q~60_combout\ : std_logic;
SIGNAL \ID|register_array~66_combout\ : std_logic;
SIGNAL \ID|register_array[28][29]~regout\ : std_logic;
SIGNAL \ID|Mux34~5_combout\ : std_logic;
SIGNAL \ID|Mux34~6_combout\ : std_logic;
SIGNAL \ID|register_array[23][29]~regout\ : std_logic;
SIGNAL \ID|register_array[31][29]~regout\ : std_logic;
SIGNAL \ID|Mux34~8_combout\ : std_logic;
SIGNAL \ID|Mux34~9_combout\ : std_logic;
SIGNAL \DF2|q~225_combout\ : std_logic;
SIGNAL \ID|register_array[4][23]~regout\ : std_logic;
SIGNAL \ID|register_array[5][23]~regout\ : std_logic;
SIGNAL \ID|Mux8~10_combout\ : std_logic;
SIGNAL \ID|Mux8~11_combout\ : std_logic;
SIGNAL \ID|register_array[12][23]~regout\ : std_logic;
SIGNAL \ID|Mux8~17_combout\ : std_logic;
SIGNAL \ID|Mux8~18_combout\ : std_logic;
SIGNAL \ID|Mux8~19_combout\ : std_logic;
SIGNAL \ID|register_array[29][23]~regout\ : std_logic;
SIGNAL \ID|register_array[17][23]~regout\ : std_logic;
SIGNAL \ID|register_array[25][23]~regout\ : std_logic;
SIGNAL \ID|Mux8~0_combout\ : std_logic;
SIGNAL \ID|Mux8~1_combout\ : std_logic;
SIGNAL \ID|register_array[16][23]~regout\ : std_logic;
SIGNAL \ID|Mux8~4_combout\ : std_logic;
SIGNAL \ID|register_array[28][23]~regout\ : std_logic;
SIGNAL \ID|register_array[24][23]~regout\ : std_logic;
SIGNAL \ID|Mux8~5_combout\ : std_logic;
SIGNAL \ID|Mux8~6_combout\ : std_logic;
SIGNAL \ID|Mux8~9_combout\ : std_logic;
SIGNAL \DF2|q~185_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|exp_sub_uu|LessThan0~1_cout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|exp_sub_uu|LessThan0~3_cout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|exp_sub_uu|LessThan0~5_cout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|exp_sub_uu|LessThan0~7_cout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|exp_sub_uu|LessThan0~9_cout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|exp_sub_uu|LessThan0~11_cout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|exp_sub_uu|LessThan0~13_cout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|exp_sub_uu|LessThan0~14_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|swap_uu|exit1[0]~0_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|adder_uu|Array_Of_FAs:0:full_adderi|and2|C~combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|adder_uu|Array_Of_FAs:1:full_adderi|xor1|C~combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[0]~0_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[0]~2_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:7:xor_gatej|C~0_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:6:full_adderi|and2|C~combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[1]~7_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~18_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~23_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~24_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~25_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~26_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[1]~6_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[1]~8_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:2:full_adderi|and2|C~combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[1]~9_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[1]~10_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~24_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|NandR_uu|Add0~1_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~26_combout\ : std_logic;
SIGNAL \EXE|Mux31~2_combout\ : std_logic;
SIGNAL \EXE|Mux31~3_combout\ : std_logic;
SIGNAL \EXE|Ainput[20]~22_combout\ : std_logic;
SIGNAL \EXE|Ainput[20]~23_combout\ : std_logic;
SIGNAL \ResultW[12]~12_combout\ : std_logic;
SIGNAL \EXE|Ainput[12]~38_combout\ : std_logic;
SIGNAL \EXE|Ainput[12]~39_combout\ : std_logic;
SIGNAL \EXE|Ainput[2]~58_combout\ : std_logic;
SIGNAL \EXE|Ainput[2]~59_combout\ : std_logic;
SIGNAL \ResultW[1]~1_combout\ : std_logic;
SIGNAL \EXE|Ainput[1]~60_combout\ : std_logic;
SIGNAL \EXE|Ainput[1]~61_combout\ : std_logic;
SIGNAL \EXE|LessThan3~1_cout\ : std_logic;
SIGNAL \EXE|LessThan3~3_cout\ : std_logic;
SIGNAL \EXE|LessThan3~5_cout\ : std_logic;
SIGNAL \EXE|LessThan3~7_cout\ : std_logic;
SIGNAL \EXE|LessThan3~9_cout\ : std_logic;
SIGNAL \EXE|LessThan3~11_cout\ : std_logic;
SIGNAL \EXE|LessThan3~13_cout\ : std_logic;
SIGNAL \EXE|LessThan3~15_cout\ : std_logic;
SIGNAL \EXE|LessThan3~17_cout\ : std_logic;
SIGNAL \EXE|LessThan3~19_cout\ : std_logic;
SIGNAL \EXE|LessThan3~21_cout\ : std_logic;
SIGNAL \EXE|LessThan3~23_cout\ : std_logic;
SIGNAL \EXE|LessThan3~25_cout\ : std_logic;
SIGNAL \EXE|LessThan3~27_cout\ : std_logic;
SIGNAL \EXE|LessThan3~29_cout\ : std_logic;
SIGNAL \EXE|LessThan3~31_cout\ : std_logic;
SIGNAL \EXE|LessThan3~33_cout\ : std_logic;
SIGNAL \EXE|LessThan3~35_cout\ : std_logic;
SIGNAL \EXE|LessThan3~37_cout\ : std_logic;
SIGNAL \EXE|LessThan3~39_cout\ : std_logic;
SIGNAL \EXE|LessThan3~41_cout\ : std_logic;
SIGNAL \EXE|LessThan3~43_cout\ : std_logic;
SIGNAL \EXE|LessThan3~44_combout\ : std_logic;
SIGNAL \EXE|Binput[30]~1_combout\ : std_logic;
SIGNAL \EXE|Binput[24]~7_combout\ : std_logic;
SIGNAL \DF4|q~48_combout\ : std_logic;
SIGNAL \ResultW[23]~23_combout\ : std_logic;
SIGNAL \EXE|Ainput[23]~16_combout\ : std_logic;
SIGNAL \EXE|Ainput[23]~17_combout\ : std_logic;
SIGNAL \EXE|LessThan1~1_cout\ : std_logic;
SIGNAL \EXE|LessThan1~3_cout\ : std_logic;
SIGNAL \EXE|LessThan1~5_cout\ : std_logic;
SIGNAL \EXE|LessThan1~7_cout\ : std_logic;
SIGNAL \EXE|LessThan1~9_cout\ : std_logic;
SIGNAL \EXE|LessThan1~11_cout\ : std_logic;
SIGNAL \EXE|LessThan1~13_cout\ : std_logic;
SIGNAL \EXE|LessThan1~14_combout\ : std_logic;
SIGNAL \EXE|Equal6~0_combout\ : std_logic;
SIGNAL \EXE|Equal6~3_combout\ : std_logic;
SIGNAL \EXE|Equal6~1_combout\ : std_logic;
SIGNAL \EXE|Equal6~4_combout\ : std_logic;
SIGNAL \EXE|SLT~0_combout\ : std_logic;
SIGNAL \ResultW[0]~0_combout\ : std_logic;
SIGNAL \EXE|Ainput[0]~0_combout\ : std_logic;
SIGNAL \EXE|Ainput[0]~1_combout\ : std_logic;
SIGNAL \EXE|LessThan2~1_cout\ : std_logic;
SIGNAL \EXE|LessThan2~3_cout\ : std_logic;
SIGNAL \EXE|LessThan2~5_cout\ : std_logic;
SIGNAL \EXE|LessThan2~7_cout\ : std_logic;
SIGNAL \EXE|LessThan2~9_cout\ : std_logic;
SIGNAL \EXE|LessThan2~11_cout\ : std_logic;
SIGNAL \EXE|LessThan2~13_cout\ : std_logic;
SIGNAL \EXE|LessThan2~15_cout\ : std_logic;
SIGNAL \EXE|LessThan2~17_cout\ : std_logic;
SIGNAL \EXE|LessThan2~19_cout\ : std_logic;
SIGNAL \EXE|LessThan2~21_cout\ : std_logic;
SIGNAL \EXE|LessThan2~23_cout\ : std_logic;
SIGNAL \EXE|LessThan2~25_cout\ : std_logic;
SIGNAL \EXE|LessThan2~27_cout\ : std_logic;
SIGNAL \EXE|LessThan2~29_cout\ : std_logic;
SIGNAL \EXE|LessThan2~31_cout\ : std_logic;
SIGNAL \EXE|LessThan2~33_cout\ : std_logic;
SIGNAL \EXE|LessThan2~35_cout\ : std_logic;
SIGNAL \EXE|LessThan2~37_cout\ : std_logic;
SIGNAL \EXE|LessThan2~39_cout\ : std_logic;
SIGNAL \EXE|LessThan2~41_cout\ : std_logic;
SIGNAL \EXE|LessThan2~43_cout\ : std_logic;
SIGNAL \EXE|LessThan2~44_combout\ : std_logic;
SIGNAL \EXE|LessThan0~1_cout\ : std_logic;
SIGNAL \EXE|LessThan0~3_cout\ : std_logic;
SIGNAL \EXE|LessThan0~5_cout\ : std_logic;
SIGNAL \EXE|LessThan0~7_cout\ : std_logic;
SIGNAL \EXE|LessThan0~9_cout\ : std_logic;
SIGNAL \EXE|LessThan0~11_cout\ : std_logic;
SIGNAL \EXE|LessThan0~13_cout\ : std_logic;
SIGNAL \EXE|LessThan0~14_combout\ : std_logic;
SIGNAL \EXE|SLT~1_combout\ : std_logic;
SIGNAL \EXE|SLT~2_combout\ : std_logic;
SIGNAL \EXE|Add1~0_combout\ : std_logic;
SIGNAL \EXE|Mux31~0_combout\ : std_logic;
SIGNAL \EXE|Mux31~1_combout\ : std_logic;
SIGNAL \EXE|Mux31~4_combout\ : std_logic;
SIGNAL \EXE|Mux31~6_combout\ : std_logic;
SIGNAL \DF3|q~208_combout\ : std_logic;
SIGNAL \DF4|q~29_combout\ : std_logic;
SIGNAL \ResultW[14]~14_combout\ : std_logic;
SIGNAL \EXE|WriteDataE[14]~36_combout\ : std_logic;
SIGNAL \EXE|WriteDataE[14]~37_combout\ : std_logic;
SIGNAL \DF3|q[70]~16_combout\ : std_logic;
SIGNAL \EXE|Add1~28_combout\ : std_logic;
SIGNAL \EXE|Mux17~3_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~70_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~44_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~71_combout\ : std_logic;
SIGNAL \EXE|Add0~28_combout\ : std_logic;
SIGNAL \EXE|Mux17~5_combout\ : std_logic;
SIGNAL \EXE|ALU_ResultE[14]~1_combout\ : std_logic;
SIGNAL \DF4|q~30_combout\ : std_logic;
SIGNAL \ID|register_array~51_combout\ : std_logic;
SIGNAL \ID|register_array[26][14]~regout\ : std_logic;
SIGNAL \ID|register_array[18][14]~regout\ : std_logic;
SIGNAL \ID|Mux49~2_combout\ : std_logic;
SIGNAL \ID|Mux49~3_combout\ : std_logic;
SIGNAL \ID|Mux49~5_combout\ : std_logic;
SIGNAL \ID|Mux49~6_combout\ : std_logic;
SIGNAL \ID|register_array[19][14]~regout\ : std_logic;
SIGNAL \ID|register_array[23][14]~regout\ : std_logic;
SIGNAL \ID|Mux49~7_combout\ : std_logic;
SIGNAL \ID|register_array[31][14]~regout\ : std_logic;
SIGNAL \ID|Mux49~8_combout\ : std_logic;
SIGNAL \ID|Mux49~9_combout\ : std_logic;
SIGNAL \DF2|q~211_combout\ : std_logic;
SIGNAL \DF2|q[69]~_Duplicate_2_regout\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Equal1~3_combout\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Equal1~1_combout\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Equal1~2_combout\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Equal1~4_combout\ : std_logic;
SIGNAL \DF3|q[46]~40_combout\ : std_logic;
SIGNAL \DF3|q[46]~41_combout\ : std_logic;
SIGNAL \DF3|q[46]~42_combout\ : std_logic;
SIGNAL \DF3|q~243_combout\ : std_logic;
SIGNAL \DF4|q~10_combout\ : std_logic;
SIGNAL \ResultW[4]~4_combout\ : std_logic;
SIGNAL \EXE|WriteDataE[4]~56_combout\ : std_logic;
SIGNAL \EXE|WriteDataE[4]~57_combout\ : std_logic;
SIGNAL \DF1|q~15_combout\ : std_logic;
SIGNAL \DF2|q~157_combout\ : std_logic;
SIGNAL \EXE|Binput[4]~19_combout\ : std_logic;
SIGNAL \EXE|Add1~1\ : std_logic;
SIGNAL \EXE|Add1~3\ : std_logic;
SIGNAL \EXE|Add1~5\ : std_logic;
SIGNAL \EXE|Add1~7\ : std_logic;
SIGNAL \EXE|Add1~9\ : std_logic;
SIGNAL \EXE|Add1~10_combout\ : std_logic;
SIGNAL \EXE|Add0~10_combout\ : std_logic;
SIGNAL \DF3|q~57_combout\ : std_logic;
SIGNAL \DF3|q~60_combout\ : std_logic;
SIGNAL \DF3|q~244_combout\ : std_logic;
SIGNAL \DF4|q~12_combout\ : std_logic;
SIGNAL \ID|register_array~42_combout\ : std_logic;
SIGNAL \ID|register_array[6][5]~regout\ : std_logic;
SIGNAL \ID|Mux58~11_combout\ : std_logic;
SIGNAL \ID|register_array[15][5]~regout\ : std_logic;
SIGNAL \ID|register_array[14][5]~regout\ : std_logic;
SIGNAL \ID|Mux58~18_combout\ : std_logic;
SIGNAL \ID|Mux58~19_combout\ : std_logic;
SIGNAL \ID|Mux58~20_combout\ : std_logic;
SIGNAL \ID|Mux26~20_combout\ : std_logic;
SIGNAL \ID|muxEqua1[5]~5_combout\ : std_logic;
SIGNAL \ID|Equal0~6_combout\ : std_logic;
SIGNAL \HU|Equal8~0_combout\ : std_logic;
SIGNAL \HU|ForwardBD~0_combout\ : std_logic;
SIGNAL \HU|ForwardBD~2_combout\ : std_logic;
SIGNAL \HU|ForwardBD~3_combout\ : std_logic;
SIGNAL \ID|Mux57~20_combout\ : std_logic;
SIGNAL \ID|Equal0~7_combout\ : std_logic;
SIGNAL \ID|Mux59~20_combout\ : std_logic;
SIGNAL \ID|Mux27~20_combout\ : std_logic;
SIGNAL \ID|muxEqua1[4]~4_combout\ : std_logic;
SIGNAL \ID|Equal0~5_combout\ : std_logic;
SIGNAL \ID|Equal0~9_combout\ : std_logic;
SIGNAL \HU|Equal6~0_combout\ : std_logic;
SIGNAL \HU|ForwardAD~3_combout\ : std_logic;
SIGNAL \ID|Mux29~20_combout\ : std_logic;
SIGNAL \ID|muxEqua1[2]~2_combout\ : std_logic;
SIGNAL \ID|Mux61~20_combout\ : std_logic;
SIGNAL \ID|Equal0~2_combout\ : std_logic;
SIGNAL \ID|Mux28~20_combout\ : std_logic;
SIGNAL \ID|muxEqua1[3]~3_combout\ : std_logic;
SIGNAL \ID|Equal0~3_combout\ : std_logic;
SIGNAL \ID|Mux31~20_combout\ : std_logic;
SIGNAL \ID|muxEqua1[0]~0_combout\ : std_logic;
SIGNAL \ID|Mux63~20_combout\ : std_logic;
SIGNAL \ID|Equal0~0_combout\ : std_logic;
SIGNAL \ID|Equal0~4_combout\ : std_logic;
SIGNAL \ID|Mux54~20_combout\ : std_logic;
SIGNAL \ID|Equal0~11_combout\ : std_logic;
SIGNAL \ID|register_array[15][11]~regout\ : std_logic;
SIGNAL \ID|register_array[14][11]~regout\ : std_logic;
SIGNAL \ID|register_array[12][11]~regout\ : std_logic;
SIGNAL \ID|Mux20~17_combout\ : std_logic;
SIGNAL \ID|Mux20~18_combout\ : std_logic;
SIGNAL \ID|register_array[2][11]~regout\ : std_logic;
SIGNAL \ID|Mux20~15_combout\ : std_logic;
SIGNAL \ID|Mux20~13_combout\ : std_logic;
SIGNAL \ID|Mux20~16_combout\ : std_logic;
SIGNAL \ID|Mux20~19_combout\ : std_logic;
SIGNAL \ID|Mux20~20_combout\ : std_logic;
SIGNAL \ID|muxEqua1[11]~11_combout\ : std_logic;
SIGNAL \ID|Equal0~13_combout\ : std_logic;
SIGNAL \ID|Mux55~20_combout\ : std_logic;
SIGNAL \ID|Equal0~10_combout\ : std_logic;
SIGNAL \ID|Equal0~14_combout\ : std_logic;
SIGNAL \ID|Equal0~20_combout\ : std_logic;
SIGNAL \DF1|q~10_combout\ : std_logic;
SIGNAL \DF2|q~144_combout\ : std_logic;
SIGNAL \DF3|q~205_combout\ : std_logic;
SIGNAL \DF4|q~68_combout\ : std_logic;
SIGNAL \ID|register_array[9][9]~18_combout\ : std_logic;
SIGNAL \ID|register_array[6][5]~23_combout\ : std_logic;
SIGNAL \ID|register_array[6][16]~regout\ : std_logic;
SIGNAL \ID|register_array[7][16]~regout\ : std_logic;
SIGNAL \ID|Mux15~13_combout\ : std_logic;
SIGNAL \ID|Mux15~16_combout\ : std_logic;
SIGNAL \ID|register_array[14][16]~regout\ : std_logic;
SIGNAL \ID|Mux15~18_combout\ : std_logic;
SIGNAL \ID|Mux15~19_combout\ : std_logic;
SIGNAL \ID|Mux15~20_combout\ : std_logic;
SIGNAL \ID|muxEqua1[16]~16_combout\ : std_logic;
SIGNAL \ID|Equal0~21_combout\ : std_logic;
SIGNAL \ID|Mux14~20_combout\ : std_logic;
SIGNAL \ID|muxEqua1[17]~17_combout\ : std_logic;
SIGNAL \ID|Mux46~20_combout\ : std_logic;
SIGNAL \ID|Equal0~22_combout\ : std_logic;
SIGNAL \ID|Mux12~20_combout\ : std_logic;
SIGNAL \ID|muxEqua1[19]~19_combout\ : std_logic;
SIGNAL \ID|Equal0~24_combout\ : std_logic;
SIGNAL \ID|Equal0~25_combout\ : std_logic;
SIGNAL \ID|Mux2~20_combout\ : std_logic;
SIGNAL \ID|muxEqua1[29]~29_combout\ : std_logic;
SIGNAL \ID|Mux34~20_combout\ : std_logic;
SIGNAL \ID|Equal0~37_combout\ : std_logic;
SIGNAL \ID|Mux0~2_combout\ : std_logic;
SIGNAL \ID|Mux0~3_combout\ : std_logic;
SIGNAL \ID|Mux0~6_combout\ : std_logic;
SIGNAL \ID|register_array[29][31]~regout\ : std_logic;
SIGNAL \ID|register_array[25][31]~regout\ : std_logic;
SIGNAL \ID|register_array[17][31]~regout\ : std_logic;
SIGNAL \ID|Mux0~0_combout\ : std_logic;
SIGNAL \ID|Mux0~1_combout\ : std_logic;
SIGNAL \ID|Mux0~9_combout\ : std_logic;
SIGNAL \ID|Mux0~20_combout\ : std_logic;
SIGNAL \ID|muxEqua1[31]~31_combout\ : std_logic;
SIGNAL \ID|Mux32~20_combout\ : std_logic;
SIGNAL \ID|Equal0~39_combout\ : std_logic;
SIGNAL \ID|Mux35~20_combout\ : std_logic;
SIGNAL \ID|register_array[20][28]~regout\ : std_logic;
SIGNAL \ID|Mux3~5_combout\ : std_logic;
SIGNAL \ID|Mux3~2_combout\ : std_logic;
SIGNAL \ID|Mux3~3_combout\ : std_logic;
SIGNAL \ID|Mux3~6_combout\ : std_logic;
SIGNAL \ID|register_array[29][28]~regout\ : std_logic;
SIGNAL \ID|register_array[25][28]~regout\ : std_logic;
SIGNAL \ID|Mux3~1_combout\ : std_logic;
SIGNAL \ID|Mux3~9_combout\ : std_logic;
SIGNAL \ID|Mux3~20_combout\ : std_logic;
SIGNAL \ID|muxEqua1[28]~28_combout\ : std_logic;
SIGNAL \ID|Equal0~36_combout\ : std_logic;
SIGNAL \ID|Equal0~40_combout\ : std_logic;
SIGNAL \ID|Mux7~20_combout\ : std_logic;
SIGNAL \ID|muxEqua1[24]~24_combout\ : std_logic;
SIGNAL \ID|Equal0~31_combout\ : std_logic;
SIGNAL \ID|Mux38~8_combout\ : std_logic;
SIGNAL \ID|register_array[22][25]~regout\ : std_logic;
SIGNAL \ID|register_array[18][25]~regout\ : std_logic;
SIGNAL \ID|Mux38~2_combout\ : std_logic;
SIGNAL \ID|register_array[26][25]~regout\ : std_logic;
SIGNAL \ID|register_array[30][25]~regout\ : std_logic;
SIGNAL \ID|Mux38~3_combout\ : std_logic;
SIGNAL \ID|register_array[28][25]~regout\ : std_logic;
SIGNAL \ID|register_array[24][25]~regout\ : std_logic;
SIGNAL \ID|register_array[20][25]~regout\ : std_logic;
SIGNAL \ID|register_array[16][25]~regout\ : std_logic;
SIGNAL \ID|Mux38~4_combout\ : std_logic;
SIGNAL \ID|Mux38~5_combout\ : std_logic;
SIGNAL \ID|Mux38~6_combout\ : std_logic;
SIGNAL \ID|register_array[17][25]~regout\ : std_logic;
SIGNAL \ID|register_array[25][25]~regout\ : std_logic;
SIGNAL \ID|Mux38~0_combout\ : std_logic;
SIGNAL \ID|Mux38~1_combout\ : std_logic;
SIGNAL \ID|Mux38~9_combout\ : std_logic;
SIGNAL \ID|Mux38~20_combout\ : std_logic;
SIGNAL \ID|Mux6~20_combout\ : std_logic;
SIGNAL \ID|muxEqua1[25]~25_combout\ : std_logic;
SIGNAL \ID|Equal0~32_combout\ : std_logic;
SIGNAL \ID|Mux4~20_combout\ : std_logic;
SIGNAL \ID|muxEqua1[27]~27_combout\ : std_logic;
SIGNAL \ID|Mux36~4_combout\ : std_logic;
SIGNAL \ID|register_array[28][27]~regout\ : std_logic;
SIGNAL \ID|Mux36~5_combout\ : std_logic;
SIGNAL \ID|Mux36~6_combout\ : std_logic;
SIGNAL \ID|register_array[17][27]~regout\ : std_logic;
SIGNAL \ID|register_array[25][27]~regout\ : std_logic;
SIGNAL \ID|Mux36~0_combout\ : std_logic;
SIGNAL \ID|register_array[29][27]~regout\ : std_logic;
SIGNAL \ID|register_array[21][27]~regout\ : std_logic;
SIGNAL \ID|Mux36~1_combout\ : std_logic;
SIGNAL \ID|Mux36~9_combout\ : std_logic;
SIGNAL \ID|Mux36~20_combout\ : std_logic;
SIGNAL \ID|Equal0~34_combout\ : std_logic;
SIGNAL \ID|Equal0~35_combout\ : std_logic;
SIGNAL \ID|Equal0~41_combout\ : std_logic;
SIGNAL \DF1|q~9_combout\ : std_logic;
SIGNAL \DF2|q~136_combout\ : std_logic;
SIGNAL \HU|StallF~8_combout\ : std_logic;
SIGNAL \HU|StallF~10_combout\ : std_logic;
SIGNAL \DF2|q~164_combout\ : std_logic;
SIGNAL \HU|StallF~11_combout\ : std_logic;
SIGNAL \HU|StallF~12_combout\ : std_logic;
SIGNAL \HU|StallF~13_combout\ : std_logic;
SIGNAL \HU|StallF~14_combout\ : std_logic;
SIGNAL \ID|Add0~1_combout\ : std_logic;
SIGNAL \DF3|q[53]~3_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:12:full_adderi|xor1|C~combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~58_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:14:full_adderi|xor1|C~combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~64_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~65_combout\ : std_logic;
SIGNAL \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~66_combout\ : std_logic;
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|op_1~38_combout\ : std_logic;
SIGNAL \DF3|q~98_combout\ : std_logic;
SIGNAL \EXE|Add0~26_combout\ : std_logic;
SIGNAL \DF3|q~99_combout\ : std_logic;
SIGNAL \DF3|q~101_combout\ : std_logic;
SIGNAL \ID|Mux30~20_combout\ : std_logic;
SIGNAL \ID|Mux25~18_combout\ : std_logic;
SIGNAL \ID|Mux25~10_combout\ : std_logic;
SIGNAL \ID|Mux25~11_combout\ : std_logic;
SIGNAL \ID|Mux25~19_combout\ : std_logic;
SIGNAL \ID|Mux25~20_combout\ : std_logic;
SIGNAL \ID|Mux24~20_combout\ : std_logic;
SIGNAL \ID|Mux23~20_combout\ : std_logic;
SIGNAL \ID|Mux22~11_combout\ : std_logic;
SIGNAL \ID|register_array[12][9]~regout\ : std_logic;
SIGNAL \ID|Mux22~17_combout\ : std_logic;
SIGNAL \ID|Mux22~18_combout\ : std_logic;
SIGNAL \ID|Mux22~19_combout\ : std_logic;
SIGNAL \ID|Mux22~20_combout\ : std_logic;
SIGNAL \ID|register_array[9][10]~regout\ : std_logic;
SIGNAL \ID|register_array[10][10]~regout\ : std_logic;
SIGNAL \ID|register_array[8][10]~regout\ : std_logic;
SIGNAL \ID|Mux21~10_combout\ : std_logic;
SIGNAL \ID|Mux21~11_combout\ : std_logic;
SIGNAL \ID|register_array[2][10]~regout\ : std_logic;
SIGNAL \ID|Mux21~15_combout\ : std_logic;
SIGNAL \ID|Mux21~16_combout\ : std_logic;
SIGNAL \ID|Mux21~19_combout\ : std_logic;
SIGNAL \ID|Mux21~20_combout\ : std_logic;
SIGNAL \ID|Mux19~20_combout\ : std_logic;
SIGNAL \ID|Mux18~20_combout\ : std_logic;
SIGNAL \ID|register_array[15][14]~regout\ : std_logic;
SIGNAL \ID|register_array[14][14]~regout\ : std_logic;
SIGNAL \ID|Mux17~18_combout\ : std_logic;
SIGNAL \ID|register_array[2][14]~regout\ : std_logic;
SIGNAL \ID|Mux17~15_combout\ : std_logic;
SIGNAL \ID|Mux17~16_combout\ : std_logic;
SIGNAL \ID|Mux17~19_combout\ : std_logic;
SIGNAL \ID|Mux17~20_combout\ : std_logic;
SIGNAL \ID|Mux16~8_combout\ : std_logic;
SIGNAL \ID|register_array[21][15]~regout\ : std_logic;
SIGNAL \ID|Mux16~1_combout\ : std_logic;
SIGNAL \ID|Mux16~9_combout\ : std_logic;
SIGNAL \ID|Mux16~20_combout\ : std_logic;
SIGNAL \ID|Mux13~20_combout\ : std_logic;
SIGNAL \ID|register_array[5][20]~regout\ : std_logic;
SIGNAL \ID|register_array[4][20]~regout\ : std_logic;
SIGNAL \ID|Mux11~12_combout\ : std_logic;
SIGNAL \ID|Mux11~13_combout\ : std_logic;
SIGNAL \ID|Mux11~15_combout\ : std_logic;
SIGNAL \ID|Mux11~16_combout\ : std_logic;
SIGNAL \ID|register_array[9][20]~regout\ : std_logic;
SIGNAL \ID|register_array[11][20]~regout\ : std_logic;
SIGNAL \ID|register_array[10][20]~regout\ : std_logic;
SIGNAL \ID|register_array[8][20]~regout\ : std_logic;
SIGNAL \ID|Mux11~10_combout\ : std_logic;
SIGNAL \ID|Mux11~11_combout\ : std_logic;
SIGNAL \ID|Mux11~19_combout\ : std_logic;
SIGNAL \ID|Mux11~20_combout\ : std_logic;
SIGNAL \ID|Mux10~18_combout\ : std_logic;
SIGNAL \ID|register_array[6][21]~regout\ : std_logic;
SIGNAL \ID|register_array[7][21]~regout\ : std_logic;
SIGNAL \ID|register_array[5][21]~regout\ : std_logic;
SIGNAL \ID|register_array[4][21]~regout\ : std_logic;
SIGNAL \ID|Mux10~10_combout\ : std_logic;
SIGNAL \ID|Mux10~11_combout\ : std_logic;
SIGNAL \ID|Mux10~19_combout\ : std_logic;
SIGNAL \ID|Mux10~20_combout\ : std_logic;
SIGNAL \ID|register_array[20][22]~regout\ : std_logic;
SIGNAL \ID|register_array[28][22]~regout\ : std_logic;
SIGNAL \ID|register_array[24][22]~regout\ : std_logic;
SIGNAL \ID|register_array[16][22]~regout\ : std_logic;
SIGNAL \ID|Mux9~4_combout\ : std_logic;
SIGNAL \ID|Mux9~5_combout\ : std_logic;
SIGNAL \ID|Mux9~6_combout\ : std_logic;
SIGNAL \ID|register_array[19][22]~regout\ : std_logic;
SIGNAL \ID|register_array[23][22]~regout\ : std_logic;
SIGNAL \ID|Mux9~7_combout\ : std_logic;
SIGNAL \ID|register_array[31][22]~regout\ : std_logic;
SIGNAL \ID|register_array[27][22]~regout\ : std_logic;
SIGNAL \ID|Mux9~8_combout\ : std_logic;
SIGNAL \ID|Mux9~9_combout\ : std_logic;
SIGNAL \ID|Mux9~20_combout\ : std_logic;
SIGNAL \ID|Mux8~20_combout\ : std_logic;
SIGNAL \ID|Mux5~17_combout\ : std_logic;
SIGNAL \ID|register_array[14][26]~regout\ : std_logic;
SIGNAL \ID|Mux5~18_combout\ : std_logic;
SIGNAL \ID|register_array[4][26]~regout\ : std_logic;
SIGNAL \ID|Mux5~12_combout\ : std_logic;
SIGNAL \ID|register_array[6][26]~regout\ : std_logic;
SIGNAL \ID|register_array[7][26]~regout\ : std_logic;
SIGNAL \ID|Mux5~13_combout\ : std_logic;
SIGNAL \ID|register_array[2][26]~regout\ : std_logic;
SIGNAL \ID|Mux5~15_combout\ : std_logic;
SIGNAL \ID|Mux5~16_combout\ : std_logic;
SIGNAL \ID|register_array[8][26]~regout\ : std_logic;
SIGNAL \ID|Mux5~10_combout\ : std_logic;
SIGNAL \ID|Mux5~11_combout\ : std_logic;
SIGNAL \ID|Mux5~19_combout\ : std_logic;
SIGNAL \ID|Mux5~20_combout\ : std_logic;
SIGNAL \ID|register_array[17][30]~regout\ : std_logic;
SIGNAL \ID|Mux1~0_combout\ : std_logic;
SIGNAL \ID|Mux1~1_combout\ : std_logic;
SIGNAL \ID|Mux1~8_combout\ : std_logic;
SIGNAL \ID|Mux1~9_combout\ : std_logic;
SIGNAL \ID|Mux1~20_combout\ : std_logic;
SIGNAL \ID|register_array[29][1]~regout\ : std_logic;
SIGNAL \ID|register_array[21][1]~regout\ : std_logic;
SIGNAL \ID|register_array[17][1]~regout\ : std_logic;
SIGNAL \ID|register_array[25][1]~regout\ : std_logic;
SIGNAL \ID|Mux62~0_combout\ : std_logic;
SIGNAL \ID|Mux62~1_combout\ : std_logic;
SIGNAL \ID|Mux62~7_combout\ : std_logic;
SIGNAL \ID|register_array[23][1]~regout\ : std_logic;
SIGNAL \ID|Mux62~8_combout\ : std_logic;
SIGNAL \ID|Mux62~9_combout\ : std_logic;
SIGNAL \ID|Mux62~20_combout\ : std_logic;
SIGNAL \ID|register_array[21][3]~regout\ : std_logic;
SIGNAL \ID|Mux60~1_combout\ : std_logic;
SIGNAL \ID|register_array[23][3]~regout\ : std_logic;
SIGNAL \ID|Mux60~7_combout\ : std_logic;
SIGNAL \ID|Mux60~8_combout\ : std_logic;
SIGNAL \ID|Mux60~9_combout\ : std_logic;
SIGNAL \ID|Mux60~20_combout\ : std_logic;
SIGNAL \ID|Mux56~20_combout\ : std_logic;
SIGNAL \ID|Mux53~10_combout\ : std_logic;
SIGNAL \ID|register_array[11][10]~regout\ : std_logic;
SIGNAL \ID|Mux53~11_combout\ : std_logic;
SIGNAL \ID|register_array[15][10]~regout\ : std_logic;
SIGNAL \ID|register_array[14][10]~regout\ : std_logic;
SIGNAL \ID|Mux53~18_combout\ : std_logic;
SIGNAL \ID|Mux53~19_combout\ : std_logic;
SIGNAL \ID|Mux53~20_combout\ : std_logic;
SIGNAL \ID|Mux52~20_combout\ : std_logic;
SIGNAL \ID|Mux51~20_combout\ : std_logic;
SIGNAL \ID|Mux50~20_combout\ : std_logic;
SIGNAL \ID|register_array[3][14]~regout\ : std_logic;
SIGNAL \ID|Mux49~14_combout\ : std_logic;
SIGNAL \ID|Mux49~15_combout\ : std_logic;
SIGNAL \ID|register_array[7][14]~regout\ : std_logic;
SIGNAL \ID|register_array[6][14]~regout\ : std_logic;
SIGNAL \ID|Mux49~13_combout\ : std_logic;
SIGNAL \ID|Mux49~16_combout\ : std_logic;
SIGNAL \ID|register_array[10][14]~regout\ : std_logic;
SIGNAL \ID|Mux49~10_combout\ : std_logic;
SIGNAL \ID|register_array[11][14]~regout\ : std_logic;
SIGNAL \ID|Mux49~11_combout\ : std_logic;
SIGNAL \ID|Mux49~19_combout\ : std_logic;
SIGNAL \ID|Mux49~20_combout\ : std_logic;
SIGNAL \ID|Mux48~20_combout\ : std_logic;
SIGNAL \ID|Mux47~20_combout\ : std_logic;
SIGNAL \ID|Mux45~20_combout\ : std_logic;
SIGNAL \ID|Mux44~8_combout\ : std_logic;
SIGNAL \ID|register_array[28][19]~regout\ : std_logic;
SIGNAL \ID|register_array[24][19]~regout\ : std_logic;
SIGNAL \ID|Mux44~5_combout\ : std_logic;
SIGNAL \ID|Mux44~6_combout\ : std_logic;
SIGNAL \ID|Mux44~9_combout\ : std_logic;
SIGNAL \ID|Mux44~20_combout\ : std_logic;
SIGNAL \ID|Mux43~20_combout\ : std_logic;
SIGNAL \ID|Mux42~20_combout\ : std_logic;
SIGNAL \ID|Mux41~7_combout\ : std_logic;
SIGNAL \ID|Mux41~8_combout\ : std_logic;
SIGNAL \ID|register_array[21][22]~regout\ : std_logic;
SIGNAL \ID|Mux41~0_combout\ : std_logic;
SIGNAL \ID|register_array[25][22]~regout\ : std_logic;
SIGNAL \ID|register_array[29][22]~regout\ : std_logic;
SIGNAL \ID|Mux41~1_combout\ : std_logic;
SIGNAL \ID|Mux41~9_combout\ : std_logic;
SIGNAL \ID|Mux41~20_combout\ : std_logic;
SIGNAL \ID|register_array[30][23]~regout\ : std_logic;
SIGNAL \ID|register_array[26][23]~regout\ : std_logic;
SIGNAL \ID|Mux40~3_combout\ : std_logic;
SIGNAL \ID|Mux40~6_combout\ : std_logic;
SIGNAL \ID|register_array[23][23]~regout\ : std_logic;
SIGNAL \ID|register_array[31][23]~regout\ : std_logic;
SIGNAL \ID|Mux40~8_combout\ : std_logic;
SIGNAL \ID|Mux40~9_combout\ : std_logic;
SIGNAL \ID|Mux40~20_combout\ : std_logic;
SIGNAL \ID|Mux39~20_combout\ : std_logic;
SIGNAL \ID|register_array[17][26]~regout\ : std_logic;
SIGNAL \ID|register_array[21][26]~regout\ : std_logic;
SIGNAL \ID|Mux37~0_combout\ : std_logic;
SIGNAL \ID|register_array[29][26]~regout\ : std_logic;
SIGNAL \ID|register_array[25][26]~regout\ : std_logic;
SIGNAL \ID|Mux37~1_combout\ : std_logic;
SIGNAL \ID|Mux37~7_combout\ : std_logic;
SIGNAL \ID|Mux37~8_combout\ : std_logic;
SIGNAL \ID|Mux37~9_combout\ : std_logic;
SIGNAL \ID|Mux37~20_combout\ : std_logic;
SIGNAL \ID|Mux33~20_combout\ : std_logic;
SIGNAL \ResultW[2]~2_combout\ : std_logic;
SIGNAL \DF4|q~17_combout\ : std_logic;
SIGNAL \ResultW[8]~8_combout\ : std_logic;
SIGNAL \DF4|q~62_combout\ : std_logic;
SIGNAL \ResultW[30]~30_combout\ : std_logic;
SIGNAL \DF1|q~12_combout\ : std_logic;
SIGNAL \DF1|q~14_combout\ : std_logic;
SIGNAL \DF1|q~17_combout\ : std_logic;
SIGNAL \DF1|q~21_combout\ : std_logic;
SIGNAL \DF1|q~22_combout\ : std_logic;
SIGNAL \DF1|q~23_combout\ : std_logic;
SIGNAL \DF1|q~25_combout\ : std_logic;
SIGNAL \DF1|q[36]~27_combout\ : std_logic;
SIGNAL \ID|Equal0~42_combout\ : std_logic;
SIGNAL \CTL|RegWriteD~combout\ : std_logic;
SIGNAL \IFE|PCDFF\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \IFE|inst_memory|auto_generated|q_a\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \DF1|q\ : std_logic_vector(41 DOWNTO 0);
SIGNAL \CTL|ALUControlID\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \DF2|q\ : std_logic_vector(119 DOWNTO 0);
SIGNAL \DF3|q\ : std_logic_vector(71 DOWNTO 0);
SIGNAL \MEM|data_memory|auto_generated|q_a\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \DF4|q\ : std_logic_vector(70 DOWNTO 0);
SIGNAL \HU|ForwardBE\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \HU|ForwardAE\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \EXE|IEEE_MUL|Mult0|auto_generated|w385w\ : std_logic_vector(48 DOWNTO 0);
SIGNAL \ALT_INV_clock~clkctrl_outclk\ : std_logic;
SIGNAL \DF2|ALT_INV_q\ : std_logic_vector(119 DOWNTO 119);

BEGIN

ww_nreset <= nreset;
ww_clock <= clock;
PC <= ww_PC;
ALU_result_out <= ww_ALU_result_out;
read_data_1_out <= ww_read_data_1_out;
read_data_2_out <= ww_read_data_2_out;
write_data_out <= ww_write_data_out;
Instruction_out <= ww_Instruction_out;
Branch_out <= ww_Branch_out;
Zero_out <= ww_Zero_out;
Memwrite_out <= ww_Memwrite_out;
Regwrite_out <= ww_Regwrite_out;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\EXE|IEEE_MUL|Mult0|auto_generated|mac_out4_DATAA_bus\ <= (\EXE|IEEE_MUL|Mult0|auto_generated|mac_mult3~DATAOUT23\ & \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult3~DATAOUT22\ & \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult3~DATAOUT21\ & 
\EXE|IEEE_MUL|Mult0|auto_generated|mac_mult3~DATAOUT20\ & \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult3~DATAOUT19\ & \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult3~DATAOUT18\ & \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult3~DATAOUT17\ & 
\EXE|IEEE_MUL|Mult0|auto_generated|mac_mult3~DATAOUT16\ & \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult3~DATAOUT15\ & \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult3~DATAOUT14\ & \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult3~DATAOUT13\ & 
\EXE|IEEE_MUL|Mult0|auto_generated|mac_mult3~DATAOUT12\ & \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult3~DATAOUT11\ & \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult3~DATAOUT10\ & \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult3~DATAOUT9\ & 
\EXE|IEEE_MUL|Mult0|auto_generated|mac_mult3~DATAOUT8\ & \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult3~DATAOUT7\ & \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult3~DATAOUT6\ & \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult3~DATAOUT5\ & 
\EXE|IEEE_MUL|Mult0|auto_generated|mac_mult3~DATAOUT4\ & \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult3~DATAOUT3\ & \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult3~DATAOUT2\ & \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult3~DATAOUT1\ & 
\EXE|IEEE_MUL|Mult0|auto_generated|mac_mult3~dataout\ & \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult3~11\ & \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult3~10\ & \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult3~9\ & \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult3~8\
& \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult3~7\ & \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult3~6\ & \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult3~5\ & \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult3~4\ & \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult3~3\ & 
\EXE|IEEE_MUL|Mult0|auto_generated|mac_mult3~2\ & \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult3~1\ & \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult3~0\);

\EXE|IEEE_MUL|Mult0|auto_generated|mac_out4~0\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_out4_DATAOUT_bus\(0);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_out4~1\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_out4_DATAOUT_bus\(1);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_out4~2\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_out4_DATAOUT_bus\(2);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_out4~3\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_out4_DATAOUT_bus\(3);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_out4~4\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_out4_DATAOUT_bus\(4);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_out4~5\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_out4_DATAOUT_bus\(5);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_out4~6\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_out4_DATAOUT_bus\(6);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_out4~7\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_out4_DATAOUT_bus\(7);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_out4~8\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_out4_DATAOUT_bus\(8);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_out4~9\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_out4_DATAOUT_bus\(9);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_out4~10\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_out4_DATAOUT_bus\(10);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_out4~11\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_out4_DATAOUT_bus\(11);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_out4~dataout\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_out4_DATAOUT_bus\(12);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_out4~DATAOUT1\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_out4_DATAOUT_bus\(13);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_out4~DATAOUT2\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_out4_DATAOUT_bus\(14);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_out4~DATAOUT3\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_out4_DATAOUT_bus\(15);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_out4~DATAOUT4\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_out4_DATAOUT_bus\(16);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_out4~DATAOUT5\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_out4_DATAOUT_bus\(17);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_out4~DATAOUT6\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_out4_DATAOUT_bus\(18);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_out4~DATAOUT7\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_out4_DATAOUT_bus\(19);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_out4~DATAOUT8\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_out4_DATAOUT_bus\(20);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_out4~DATAOUT9\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_out4_DATAOUT_bus\(21);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_out4~DATAOUT10\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_out4_DATAOUT_bus\(22);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_out4~DATAOUT11\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_out4_DATAOUT_bus\(23);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_out4~DATAOUT12\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_out4_DATAOUT_bus\(24);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_out4~DATAOUT13\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_out4_DATAOUT_bus\(25);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_out4~DATAOUT14\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_out4_DATAOUT_bus\(26);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_out4~DATAOUT15\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_out4_DATAOUT_bus\(27);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_out4~DATAOUT16\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_out4_DATAOUT_bus\(28);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_out4~DATAOUT17\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_out4_DATAOUT_bus\(29);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_out4~DATAOUT18\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_out4_DATAOUT_bus\(30);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_out4~DATAOUT19\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_out4_DATAOUT_bus\(31);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_out4~DATAOUT20\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_out4_DATAOUT_bus\(32);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_out4~DATAOUT21\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_out4_DATAOUT_bus\(33);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_out4~DATAOUT22\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_out4_DATAOUT_bus\(34);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_out4~DATAOUT23\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_out4_DATAOUT_bus\(35);

\EXE|IEEE_MUL|Mult0|auto_generated|mac_out6_DATAA_bus\ <= (\EXE|IEEE_MUL|Mult0|auto_generated|mac_mult5~DATAOUT23\ & \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult5~DATAOUT22\ & \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult5~DATAOUT21\ & 
\EXE|IEEE_MUL|Mult0|auto_generated|mac_mult5~DATAOUT20\ & \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult5~DATAOUT19\ & \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult5~DATAOUT18\ & \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult5~DATAOUT17\ & 
\EXE|IEEE_MUL|Mult0|auto_generated|mac_mult5~DATAOUT16\ & \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult5~DATAOUT15\ & \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult5~DATAOUT14\ & \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult5~DATAOUT13\ & 
\EXE|IEEE_MUL|Mult0|auto_generated|mac_mult5~DATAOUT12\ & \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult5~DATAOUT11\ & \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult5~DATAOUT10\ & \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult5~DATAOUT9\ & 
\EXE|IEEE_MUL|Mult0|auto_generated|mac_mult5~DATAOUT8\ & \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult5~DATAOUT7\ & \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult5~DATAOUT6\ & \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult5~DATAOUT5\ & 
\EXE|IEEE_MUL|Mult0|auto_generated|mac_mult5~DATAOUT4\ & \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult5~DATAOUT3\ & \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult5~DATAOUT2\ & \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult5~DATAOUT1\ & 
\EXE|IEEE_MUL|Mult0|auto_generated|mac_mult5~dataout\ & \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult5~11\ & \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult5~10\ & \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult5~9\ & \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult5~8\
& \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult5~7\ & \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult5~6\ & \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult5~5\ & \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult5~4\ & \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult5~3\ & 
\EXE|IEEE_MUL|Mult0|auto_generated|mac_mult5~2\ & \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult5~1\ & \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult5~0\);

\EXE|IEEE_MUL|Mult0|auto_generated|mac_out6~0\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_out6_DATAOUT_bus\(0);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_out6~1\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_out6_DATAOUT_bus\(1);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_out6~2\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_out6_DATAOUT_bus\(2);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_out6~3\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_out6_DATAOUT_bus\(3);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_out6~4\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_out6_DATAOUT_bus\(4);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_out6~5\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_out6_DATAOUT_bus\(5);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_out6~6\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_out6_DATAOUT_bus\(6);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_out6~7\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_out6_DATAOUT_bus\(7);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_out6~8\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_out6_DATAOUT_bus\(8);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_out6~9\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_out6_DATAOUT_bus\(9);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_out6~10\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_out6_DATAOUT_bus\(10);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_out6~11\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_out6_DATAOUT_bus\(11);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_out6~dataout\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_out6_DATAOUT_bus\(12);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_out6~DATAOUT1\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_out6_DATAOUT_bus\(13);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_out6~DATAOUT2\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_out6_DATAOUT_bus\(14);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_out6~DATAOUT3\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_out6_DATAOUT_bus\(15);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_out6~DATAOUT4\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_out6_DATAOUT_bus\(16);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_out6~DATAOUT5\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_out6_DATAOUT_bus\(17);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_out6~DATAOUT6\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_out6_DATAOUT_bus\(18);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_out6~DATAOUT7\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_out6_DATAOUT_bus\(19);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_out6~DATAOUT8\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_out6_DATAOUT_bus\(20);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_out6~DATAOUT9\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_out6_DATAOUT_bus\(21);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_out6~DATAOUT10\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_out6_DATAOUT_bus\(22);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_out6~DATAOUT11\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_out6_DATAOUT_bus\(23);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_out6~DATAOUT12\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_out6_DATAOUT_bus\(24);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_out6~DATAOUT13\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_out6_DATAOUT_bus\(25);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_out6~DATAOUT14\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_out6_DATAOUT_bus\(26);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_out6~DATAOUT15\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_out6_DATAOUT_bus\(27);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_out6~DATAOUT16\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_out6_DATAOUT_bus\(28);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_out6~DATAOUT17\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_out6_DATAOUT_bus\(29);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_out6~DATAOUT18\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_out6_DATAOUT_bus\(30);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_out6~DATAOUT19\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_out6_DATAOUT_bus\(31);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_out6~DATAOUT20\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_out6_DATAOUT_bus\(32);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_out6~DATAOUT21\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_out6_DATAOUT_bus\(33);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_out6~DATAOUT22\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_out6_DATAOUT_bus\(34);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_out6~DATAOUT23\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_out6_DATAOUT_bus\(35);

\EXE|IEEE_MUL|Mult0|auto_generated|mac_out2_DATAA_bus\ <= (\EXE|IEEE_MUL|Mult0|auto_generated|mac_mult1~DATAOUT35\ & \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult1~DATAOUT34\ & \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult1~DATAOUT33\ & 
\EXE|IEEE_MUL|Mult0|auto_generated|mac_mult1~DATAOUT32\ & \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult1~DATAOUT31\ & \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult1~DATAOUT30\ & \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult1~DATAOUT29\ & 
\EXE|IEEE_MUL|Mult0|auto_generated|mac_mult1~DATAOUT28\ & \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult1~DATAOUT27\ & \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult1~DATAOUT26\ & \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult1~DATAOUT25\ & 
\EXE|IEEE_MUL|Mult0|auto_generated|mac_mult1~DATAOUT24\ & \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult1~DATAOUT23\ & \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult1~DATAOUT22\ & \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult1~DATAOUT21\ & 
\EXE|IEEE_MUL|Mult0|auto_generated|mac_mult1~DATAOUT20\ & \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult1~DATAOUT19\ & \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult1~DATAOUT18\ & \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult1~DATAOUT17\ & 
\EXE|IEEE_MUL|Mult0|auto_generated|mac_mult1~DATAOUT16\ & \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult1~DATAOUT15\ & \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult1~DATAOUT14\ & \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult1~DATAOUT13\ & 
\EXE|IEEE_MUL|Mult0|auto_generated|mac_mult1~DATAOUT12\ & \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult1~DATAOUT11\ & \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult1~DATAOUT10\ & \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult1~DATAOUT9\ & 
\EXE|IEEE_MUL|Mult0|auto_generated|mac_mult1~DATAOUT8\ & \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult1~DATAOUT7\ & \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult1~DATAOUT6\ & \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult1~DATAOUT5\ & 
\EXE|IEEE_MUL|Mult0|auto_generated|mac_mult1~DATAOUT4\ & \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult1~DATAOUT3\ & \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult1~DATAOUT2\ & \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult1~DATAOUT1\ & 
\EXE|IEEE_MUL|Mult0|auto_generated|mac_mult1~dataout\);

\EXE|IEEE_MUL|Mult0|auto_generated|w385w\(0) <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_out2_DATAOUT_bus\(0);
\EXE|IEEE_MUL|Mult0|auto_generated|w385w\(1) <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_out2_DATAOUT_bus\(1);
\EXE|IEEE_MUL|Mult0|auto_generated|w385w\(2) <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_out2_DATAOUT_bus\(2);
\EXE|IEEE_MUL|Mult0|auto_generated|w385w\(3) <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_out2_DATAOUT_bus\(3);
\EXE|IEEE_MUL|Mult0|auto_generated|w385w\(4) <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_out2_DATAOUT_bus\(4);
\EXE|IEEE_MUL|Mult0|auto_generated|w385w\(5) <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_out2_DATAOUT_bus\(5);
\EXE|IEEE_MUL|Mult0|auto_generated|w385w\(6) <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_out2_DATAOUT_bus\(6);
\EXE|IEEE_MUL|Mult0|auto_generated|w385w\(7) <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_out2_DATAOUT_bus\(7);
\EXE|IEEE_MUL|Mult0|auto_generated|w385w\(8) <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_out2_DATAOUT_bus\(8);
\EXE|IEEE_MUL|Mult0|auto_generated|w385w\(9) <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_out2_DATAOUT_bus\(9);
\EXE|IEEE_MUL|Mult0|auto_generated|w385w\(10) <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_out2_DATAOUT_bus\(10);
\EXE|IEEE_MUL|Mult0|auto_generated|w385w\(11) <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_out2_DATAOUT_bus\(11);
\EXE|IEEE_MUL|Mult0|auto_generated|w385w\(12) <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_out2_DATAOUT_bus\(12);
\EXE|IEEE_MUL|Mult0|auto_generated|w385w\(13) <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_out2_DATAOUT_bus\(13);
\EXE|IEEE_MUL|Mult0|auto_generated|w385w\(14) <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_out2_DATAOUT_bus\(14);
\EXE|IEEE_MUL|Mult0|auto_generated|w385w\(15) <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_out2_DATAOUT_bus\(15);
\EXE|IEEE_MUL|Mult0|auto_generated|w385w\(16) <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_out2_DATAOUT_bus\(16);
\EXE|IEEE_MUL|Mult0|auto_generated|w385w\(17) <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_out2_DATAOUT_bus\(17);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_out2~DATAOUT18\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_out2_DATAOUT_bus\(18);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_out2~DATAOUT19\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_out2_DATAOUT_bus\(19);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_out2~DATAOUT20\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_out2_DATAOUT_bus\(20);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_out2~DATAOUT21\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_out2_DATAOUT_bus\(21);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_out2~DATAOUT22\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_out2_DATAOUT_bus\(22);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_out2~DATAOUT23\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_out2_DATAOUT_bus\(23);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_out2~DATAOUT24\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_out2_DATAOUT_bus\(24);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_out2~DATAOUT25\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_out2_DATAOUT_bus\(25);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_out2~DATAOUT26\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_out2_DATAOUT_bus\(26);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_out2~DATAOUT27\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_out2_DATAOUT_bus\(27);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_out2~DATAOUT28\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_out2_DATAOUT_bus\(28);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_out2~DATAOUT29\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_out2_DATAOUT_bus\(29);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_out2~DATAOUT30\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_out2_DATAOUT_bus\(30);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_out2~DATAOUT31\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_out2_DATAOUT_bus\(31);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_out2~DATAOUT32\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_out2_DATAOUT_bus\(32);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_out2~DATAOUT33\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_out2_DATAOUT_bus\(33);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_out2~DATAOUT34\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_out2_DATAOUT_bus\(34);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_out2~DATAOUT35\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_out2_DATAOUT_bus\(35);

\EXE|IEEE_MUL|Mult0|auto_generated|mac_out8_DATAA_bus\ <= (\EXE|IEEE_MUL|Mult0|auto_generated|mac_mult7~DATAOUT11\ & \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult7~DATAOUT10\ & \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult7~DATAOUT9\ & 
\EXE|IEEE_MUL|Mult0|auto_generated|mac_mult7~DATAOUT8\ & \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult7~DATAOUT7\ & \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult7~DATAOUT6\ & \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult7~DATAOUT5\ & 
\EXE|IEEE_MUL|Mult0|auto_generated|mac_mult7~DATAOUT4\ & \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult7~DATAOUT3\ & \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult7~DATAOUT2\ & \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult7~DATAOUT1\ & 
\EXE|IEEE_MUL|Mult0|auto_generated|mac_mult7~dataout\ & \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult7~5\ & \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult7~4\ & \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult7~3\ & \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult7~2\
& \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult7~1\ & \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult7~0\);

\EXE|IEEE_MUL|Mult0|auto_generated|mac_out8~0\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_out8_DATAOUT_bus\(0);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_out8~1\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_out8_DATAOUT_bus\(1);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_out8~2\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_out8_DATAOUT_bus\(2);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_out8~3\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_out8_DATAOUT_bus\(3);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_out8~4\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_out8_DATAOUT_bus\(4);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_out8~5\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_out8_DATAOUT_bus\(5);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_out8~dataout\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_out8_DATAOUT_bus\(6);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_out8~DATAOUT1\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_out8_DATAOUT_bus\(7);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_out8~DATAOUT2\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_out8_DATAOUT_bus\(8);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_out8~DATAOUT3\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_out8_DATAOUT_bus\(9);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_out8~DATAOUT4\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_out8_DATAOUT_bus\(10);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_out8~DATAOUT5\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_out8_DATAOUT_bus\(11);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_out8~DATAOUT6\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_out8_DATAOUT_bus\(12);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_out8~DATAOUT7\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_out8_DATAOUT_bus\(13);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_out8~DATAOUT8\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_out8_DATAOUT_bus\(14);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_out8~DATAOUT9\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_out8_DATAOUT_bus\(15);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_out8~DATAOUT10\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_out8_DATAOUT_bus\(16);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_out8~DATAOUT11\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_out8_DATAOUT_bus\(17);

\MEM|data_memory|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (\DF3|q\(25) & \DF3|q\(24) & \DF3|q\(23) & \DF3|q\(22) & \DF3|q\(21) & \DF3|q\(20) & \DF3|q\(19) & \DF3|q\(18) & \DF3|q\(17) & \DF3|q\(16) & \DF3|q\(15) & \DF3|q\(14) & 
\DF3|q\(13) & \DF3|q\(12) & \DF3|q\(11) & \DF3|q\(10) & \DF3|q\(9) & \DF3|q\(8));

\MEM|data_memory|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\DF3|q\(47) & \DF3|q\(46) & \DF3|q\(45) & \DF3|q\(44) & \DF3|q\(43) & \DF3|q\(42) & \DF3|q\(41) & \DF3|q\(40));

\MEM|data_memory|auto_generated|q_a\(0) <= \MEM|data_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\MEM|data_memory|auto_generated|q_a\(1) <= \MEM|data_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\MEM|data_memory|auto_generated|q_a\(2) <= \MEM|data_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\MEM|data_memory|auto_generated|q_a\(3) <= \MEM|data_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\MEM|data_memory|auto_generated|q_a\(4) <= \MEM|data_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\MEM|data_memory|auto_generated|q_a\(5) <= \MEM|data_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\MEM|data_memory|auto_generated|q_a\(6) <= \MEM|data_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\MEM|data_memory|auto_generated|q_a\(7) <= \MEM|data_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);
\MEM|data_memory|auto_generated|q_a\(8) <= \MEM|data_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus\(8);
\MEM|data_memory|auto_generated|q_a\(9) <= \MEM|data_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus\(9);
\MEM|data_memory|auto_generated|q_a\(10) <= \MEM|data_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus\(10);
\MEM|data_memory|auto_generated|q_a\(11) <= \MEM|data_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus\(11);
\MEM|data_memory|auto_generated|q_a\(12) <= \MEM|data_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus\(12);
\MEM|data_memory|auto_generated|q_a\(13) <= \MEM|data_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus\(13);
\MEM|data_memory|auto_generated|q_a\(14) <= \MEM|data_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus\(14);
\MEM|data_memory|auto_generated|q_a\(15) <= \MEM|data_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus\(15);
\MEM|data_memory|auto_generated|q_a\(16) <= \MEM|data_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus\(16);
\MEM|data_memory|auto_generated|q_a\(17) <= \MEM|data_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus\(17);

\MEM|data_memory|auto_generated|ram_block1a18_PORTADATAIN_bus\ <= (\DF3|q\(39) & \DF3|q\(38) & \DF3|q\(37) & \DF3|q\(36) & \DF3|q\(35) & \DF3|q\(34) & \DF3|q\(33) & \DF3|q\(32) & \DF3|q\(31) & \DF3|q\(30) & \DF3|q\(29) & \DF3|q\(28) & 
\DF3|q\(27) & \DF3|q\(26));

\MEM|data_memory|auto_generated|ram_block1a18_PORTAADDR_bus\ <= (\DF3|q\(47) & \DF3|q\(46) & \DF3|q\(45) & \DF3|q\(44) & \DF3|q\(43) & \DF3|q\(42) & \DF3|q\(41) & \DF3|q\(40));

\MEM|data_memory|auto_generated|q_a\(18) <= \MEM|data_memory|auto_generated|ram_block1a18_PORTADATAOUT_bus\(0);
\MEM|data_memory|auto_generated|q_a\(19) <= \MEM|data_memory|auto_generated|ram_block1a18_PORTADATAOUT_bus\(1);
\MEM|data_memory|auto_generated|q_a\(20) <= \MEM|data_memory|auto_generated|ram_block1a18_PORTADATAOUT_bus\(2);
\MEM|data_memory|auto_generated|q_a\(21) <= \MEM|data_memory|auto_generated|ram_block1a18_PORTADATAOUT_bus\(3);
\MEM|data_memory|auto_generated|q_a\(22) <= \MEM|data_memory|auto_generated|ram_block1a18_PORTADATAOUT_bus\(4);
\MEM|data_memory|auto_generated|q_a\(23) <= \MEM|data_memory|auto_generated|ram_block1a18_PORTADATAOUT_bus\(5);
\MEM|data_memory|auto_generated|q_a\(24) <= \MEM|data_memory|auto_generated|ram_block1a18_PORTADATAOUT_bus\(6);
\MEM|data_memory|auto_generated|q_a\(25) <= \MEM|data_memory|auto_generated|ram_block1a18_PORTADATAOUT_bus\(7);
\MEM|data_memory|auto_generated|q_a\(26) <= \MEM|data_memory|auto_generated|ram_block1a18_PORTADATAOUT_bus\(8);
\MEM|data_memory|auto_generated|q_a\(27) <= \MEM|data_memory|auto_generated|ram_block1a18_PORTADATAOUT_bus\(9);
\MEM|data_memory|auto_generated|q_a\(28) <= \MEM|data_memory|auto_generated|ram_block1a18_PORTADATAOUT_bus\(10);
\MEM|data_memory|auto_generated|q_a\(29) <= \MEM|data_memory|auto_generated|ram_block1a18_PORTADATAOUT_bus\(11);
\MEM|data_memory|auto_generated|q_a\(30) <= \MEM|data_memory|auto_generated|ram_block1a18_PORTADATAOUT_bus\(12);
\MEM|data_memory|auto_generated|q_a\(31) <= \MEM|data_memory|auto_generated|ram_block1a18_PORTADATAOUT_bus\(13);

\IFE|inst_memory|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\ID|Add0~15_combout\ & \ID|Add0~13_combout\ & \ID|Add0~11_combout\ & \ID|Add0~9_combout\ & \ID|Add0~7_combout\ & \ID|Add0~5_combout\ & \ID|Add0~3_combout\ & \ID|Add0~1_combout\);

\IFE|inst_memory|auto_generated|q_a\(0) <= \IFE|inst_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\IFE|inst_memory|auto_generated|q_a\(1) <= \IFE|inst_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\IFE|inst_memory|auto_generated|q_a\(2) <= \IFE|inst_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\IFE|inst_memory|auto_generated|q_a\(3) <= \IFE|inst_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\IFE|inst_memory|auto_generated|q_a\(4) <= \IFE|inst_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\IFE|inst_memory|auto_generated|q_a\(5) <= \IFE|inst_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\IFE|inst_memory|auto_generated|q_a\(6) <= \IFE|inst_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\IFE|inst_memory|auto_generated|q_a\(7) <= \IFE|inst_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);
\IFE|inst_memory|auto_generated|q_a\(16) <= \IFE|inst_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus\(8);
\IFE|inst_memory|auto_generated|q_a\(17) <= \IFE|inst_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus\(9);
\IFE|inst_memory|auto_generated|q_a\(18) <= \IFE|inst_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus\(10);
\IFE|inst_memory|auto_generated|q_a\(19) <= \IFE|inst_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus\(11);
\IFE|inst_memory|auto_generated|q_a\(20) <= \IFE|inst_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus\(12);
\IFE|inst_memory|auto_generated|q_a\(21) <= \IFE|inst_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus\(13);
\IFE|inst_memory|auto_generated|q_a\(22) <= \IFE|inst_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus\(14);
\IFE|inst_memory|auto_generated|q_a\(23) <= \IFE|inst_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus\(15);
\IFE|inst_memory|auto_generated|q_a\(24) <= \IFE|inst_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus\(16);
\IFE|inst_memory|auto_generated|q_a\(25) <= \IFE|inst_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus\(17);

\IFE|inst_memory|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (\ID|Add0~15_combout\ & \ID|Add0~13_combout\ & \ID|Add0~11_combout\ & \ID|Add0~9_combout\ & \ID|Add0~7_combout\ & \ID|Add0~5_combout\ & \ID|Add0~3_combout\ & \ID|Add0~1_combout\);

\IFE|inst_memory|auto_generated|q_a\(8) <= \IFE|inst_memory|auto_generated|ram_block1a8_PORTADATAOUT_bus\(0);
\IFE|inst_memory|auto_generated|q_a\(9) <= \IFE|inst_memory|auto_generated|ram_block1a8_PORTADATAOUT_bus\(1);
\IFE|inst_memory|auto_generated|q_a\(10) <= \IFE|inst_memory|auto_generated|ram_block1a8_PORTADATAOUT_bus\(2);
\IFE|inst_memory|auto_generated|q_a\(11) <= \IFE|inst_memory|auto_generated|ram_block1a8_PORTADATAOUT_bus\(3);
\IFE|inst_memory|auto_generated|q_a\(12) <= \IFE|inst_memory|auto_generated|ram_block1a8_PORTADATAOUT_bus\(4);
\IFE|inst_memory|auto_generated|q_a\(13) <= \IFE|inst_memory|auto_generated|ram_block1a8_PORTADATAOUT_bus\(5);
\IFE|inst_memory|auto_generated|q_a\(14) <= \IFE|inst_memory|auto_generated|ram_block1a8_PORTADATAOUT_bus\(6);
\IFE|inst_memory|auto_generated|q_a\(15) <= \IFE|inst_memory|auto_generated|ram_block1a8_PORTADATAOUT_bus\(7);
\IFE|inst_memory|auto_generated|q_a\(26) <= \IFE|inst_memory|auto_generated|ram_block1a8_PORTADATAOUT_bus\(8);
\IFE|inst_memory|auto_generated|q_a\(27) <= \IFE|inst_memory|auto_generated|ram_block1a8_PORTADATAOUT_bus\(9);
\IFE|inst_memory|auto_generated|q_a\(28) <= \IFE|inst_memory|auto_generated|ram_block1a8_PORTADATAOUT_bus\(10);
\IFE|inst_memory|auto_generated|q_a\(29) <= \IFE|inst_memory|auto_generated|ram_block1a8_PORTADATAOUT_bus\(11);
\IFE|inst_memory|auto_generated|q_a\(30) <= \IFE|inst_memory|auto_generated|ram_block1a8_PORTADATAOUT_bus\(12);
\IFE|inst_memory|auto_generated|q_a\(31) <= \IFE|inst_memory|auto_generated|ram_block1a8_PORTADATAOUT_bus\(13);

\EXE|IEEE_MUL|Mult0|auto_generated|mac_mult3_DATAA_bus\ <= (\DF2|q~182_combout\ & \DF2|q~184_combout\ & \DF2|q~178_combout\ & \DF2|q~180_combout\ & \DF2|q~179_combout\ & \DF2|q~177_combout\ & \DF2|q~174_combout\ & \DF2|q~176_combout\ & \DF2|q~175_combout\
& \DF2|q~173_combout\ & \DF2|q~169_combout\ & \DF2|q~171_combout\ & \DF2|q~170_combout\ & \DF2|q~172_combout\ & \DF2|q~167_combout\ & \DF2|q~168_combout\ & \DF2|q~166_combout\ & \DF2|q~165_combout\);

\EXE|IEEE_MUL|Mult0|auto_generated|mac_mult3_DATAB_bus\ <= (vcc & \DF2|q\(77) & \DF2|q\(76) & \DF2|q\(75) & \DF2|q\(74) & \DF2|q\(73) & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

\EXE|IEEE_MUL|Mult0|auto_generated|mac_mult3~0\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(0);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_mult3~1\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(1);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_mult3~2\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(2);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_mult3~3\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(3);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_mult3~4\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(4);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_mult3~5\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(5);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_mult3~6\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(6);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_mult3~7\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(7);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_mult3~8\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(8);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_mult3~9\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(9);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_mult3~10\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(10);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_mult3~11\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(11);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_mult3~dataout\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(12);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_mult3~DATAOUT1\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(13);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_mult3~DATAOUT2\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(14);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_mult3~DATAOUT3\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(15);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_mult3~DATAOUT4\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(16);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_mult3~DATAOUT5\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(17);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_mult3~DATAOUT6\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(18);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_mult3~DATAOUT7\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(19);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_mult3~DATAOUT8\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(20);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_mult3~DATAOUT9\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(21);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_mult3~DATAOUT10\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(22);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_mult3~DATAOUT11\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(23);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_mult3~DATAOUT12\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(24);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_mult3~DATAOUT13\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(25);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_mult3~DATAOUT14\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(26);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_mult3~DATAOUT15\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(27);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_mult3~DATAOUT16\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(28);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_mult3~DATAOUT17\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(29);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_mult3~DATAOUT18\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(30);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_mult3~DATAOUT19\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(31);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_mult3~DATAOUT20\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(32);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_mult3~DATAOUT21\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(33);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_mult3~DATAOUT22\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(34);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_mult3~DATAOUT23\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(35);

\EXE|IEEE_MUL|Mult0|auto_generated|mac_mult5_DATAA_bus\ <= (\DF2|q~213_combout\ & \DF2|q~215_combout\ & \DF2|q~209_combout\ & \DF2|q~211_combout\ & \DF2|q~210_combout\ & \DF2|q~208_combout\ & \DF2|q~205_combout\ & \DF2|q~207_combout\ & \DF2|q~206_combout\
& \DF2|q~204_combout\ & \DF2|q~200_combout\ & \DF2|q~202_combout\ & \DF2|q~201_combout\ & \DF2|q~203_combout\ & \DF2|q~198_combout\ & \DF2|q~199_combout\ & \DF2|q~197_combout\ & \DF2|q~196_combout\);

\EXE|IEEE_MUL|Mult0|auto_generated|mac_mult5_DATAB_bus\ <= (vcc & \DF2|q\(109) & \DF2|q\(108) & \DF2|q\(107) & \DF2|q\(106) & \DF2|q\(105) & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

\EXE|IEEE_MUL|Mult0|auto_generated|mac_mult5~0\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(0);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_mult5~1\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(1);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_mult5~2\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(2);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_mult5~3\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(3);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_mult5~4\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(4);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_mult5~5\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(5);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_mult5~6\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(6);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_mult5~7\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(7);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_mult5~8\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(8);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_mult5~9\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(9);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_mult5~10\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(10);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_mult5~11\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(11);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_mult5~dataout\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(12);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_mult5~DATAOUT1\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(13);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_mult5~DATAOUT2\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(14);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_mult5~DATAOUT3\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(15);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_mult5~DATAOUT4\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(16);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_mult5~DATAOUT5\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(17);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_mult5~DATAOUT6\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(18);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_mult5~DATAOUT7\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(19);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_mult5~DATAOUT8\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(20);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_mult5~DATAOUT9\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(21);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_mult5~DATAOUT10\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(22);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_mult5~DATAOUT11\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(23);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_mult5~DATAOUT12\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(24);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_mult5~DATAOUT13\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(25);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_mult5~DATAOUT14\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(26);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_mult5~DATAOUT15\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(27);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_mult5~DATAOUT16\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(28);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_mult5~DATAOUT17\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(29);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_mult5~DATAOUT18\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(30);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_mult5~DATAOUT19\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(31);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_mult5~DATAOUT20\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(32);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_mult5~DATAOUT21\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(33);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_mult5~DATAOUT22\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(34);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_mult5~DATAOUT23\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(35);

\EXE|IEEE_MUL|Mult0|auto_generated|mac_mult1_DATAA_bus\ <= (\DF2|q~182_combout\ & \DF2|q~184_combout\ & \DF2|q~178_combout\ & \DF2|q~180_combout\ & \DF2|q~179_combout\ & \DF2|q~177_combout\ & \DF2|q~174_combout\ & \DF2|q~176_combout\ & \DF2|q~175_combout\
& \DF2|q~173_combout\ & \DF2|q~169_combout\ & \DF2|q~171_combout\ & \DF2|q~170_combout\ & \DF2|q~172_combout\ & \DF2|q~167_combout\ & \DF2|q~168_combout\ & \DF2|q~166_combout\ & \DF2|q~165_combout\);

\EXE|IEEE_MUL|Mult0|auto_generated|mac_mult1_DATAB_bus\ <= (\DF2|q~213_combout\ & \DF2|q~215_combout\ & \DF2|q~209_combout\ & \DF2|q~211_combout\ & \DF2|q~210_combout\ & \DF2|q~208_combout\ & \DF2|q~205_combout\ & \DF2|q~207_combout\ & \DF2|q~206_combout\
& \DF2|q~204_combout\ & \DF2|q~200_combout\ & \DF2|q~202_combout\ & \DF2|q~201_combout\ & \DF2|q~203_combout\ & \DF2|q~198_combout\ & \DF2|q~199_combout\ & \DF2|q~197_combout\ & \DF2|q~196_combout\);

\EXE|IEEE_MUL|Mult0|auto_generated|mac_mult1~dataout\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(0);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_mult1~DATAOUT1\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(1);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_mult1~DATAOUT2\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(2);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_mult1~DATAOUT3\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(3);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_mult1~DATAOUT4\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(4);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_mult1~DATAOUT5\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(5);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_mult1~DATAOUT6\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(6);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_mult1~DATAOUT7\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(7);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_mult1~DATAOUT8\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(8);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_mult1~DATAOUT9\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(9);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_mult1~DATAOUT10\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(10);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_mult1~DATAOUT11\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(11);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_mult1~DATAOUT12\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(12);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_mult1~DATAOUT13\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(13);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_mult1~DATAOUT14\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(14);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_mult1~DATAOUT15\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(15);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_mult1~DATAOUT16\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(16);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_mult1~DATAOUT17\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(17);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_mult1~DATAOUT18\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(18);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_mult1~DATAOUT19\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(19);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_mult1~DATAOUT20\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(20);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_mult1~DATAOUT21\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(21);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_mult1~DATAOUT22\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(22);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_mult1~DATAOUT23\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(23);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_mult1~DATAOUT24\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(24);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_mult1~DATAOUT25\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(25);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_mult1~DATAOUT26\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(26);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_mult1~DATAOUT27\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(27);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_mult1~DATAOUT28\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(28);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_mult1~DATAOUT29\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(29);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_mult1~DATAOUT30\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(30);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_mult1~DATAOUT31\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(31);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_mult1~DATAOUT32\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(32);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_mult1~DATAOUT33\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(33);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_mult1~DATAOUT34\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(34);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_mult1~DATAOUT35\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(35);

\EXE|IEEE_MUL|Mult0|auto_generated|mac_mult7_DATAA_bus\ <= (vcc & \DF2|q\(109) & \DF2|q\(108) & \DF2|q\(107) & \DF2|q\(106) & \DF2|q\(105) & gnd & gnd & gnd);

\EXE|IEEE_MUL|Mult0|auto_generated|mac_mult7_DATAB_bus\ <= (vcc & \DF2|q\(77) & \DF2|q\(76) & \DF2|q\(75) & \DF2|q\(74) & \DF2|q\(73) & gnd & gnd & gnd);

\EXE|IEEE_MUL|Mult0|auto_generated|mac_mult7~0\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(0);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_mult7~1\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(1);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_mult7~2\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(2);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_mult7~3\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(3);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_mult7~4\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(4);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_mult7~5\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(5);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_mult7~dataout\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(6);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_mult7~DATAOUT1\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(7);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_mult7~DATAOUT2\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(8);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_mult7~DATAOUT3\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(9);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_mult7~DATAOUT4\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(10);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_mult7~DATAOUT5\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(11);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_mult7~DATAOUT6\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(12);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_mult7~DATAOUT7\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(13);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_mult7~DATAOUT8\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(14);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_mult7~DATAOUT9\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(15);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_mult7~DATAOUT10\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(16);
\EXE|IEEE_MUL|Mult0|auto_generated|mac_mult7~DATAOUT11\ <= \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(17);

\clock~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \clock~combout\);
\ALT_INV_clock~clkctrl_outclk\ <= NOT \clock~clkctrl_outclk\;
\DF2|ALT_INV_q\(119) <= NOT \DF2|q\(119);

-- Location: LCCOMB_X43_Y13_N12
\ID|PCBranchD[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|PCBranchD[0]~0_combout\ = (\DF1|q\(10) & (\DF1|q\(2) $ (VCC))) # (!\DF1|q\(10) & (\DF1|q\(2) & VCC))
-- \ID|PCBranchD[0]~1\ = CARRY((\DF1|q\(10) & \DF1|q\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(10),
	datab => \DF1|q\(2),
	datad => VCC,
	combout => \ID|PCBranchD[0]~0_combout\,
	cout => \ID|PCBranchD[0]~1\);

-- Location: LCCOMB_X42_Y13_N0
\IFE|PC_plus_4_outF[2]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \IFE|PC_plus_4_outF[2]~0_combout\ = \IFE|PCDFF\(2) $ (VCC)
-- \IFE|PC_plus_4_outF[2]~1\ = CARRY(\IFE|PCDFF\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|PCDFF\(2),
	datad => VCC,
	combout => \IFE|PC_plus_4_outF[2]~0_combout\,
	cout => \IFE|PC_plus_4_outF[2]~1\);

-- Location: LCCOMB_X43_Y13_N14
\ID|PCBranchD[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|PCBranchD[1]~2_combout\ = (\DF1|q\(11) & ((\DF1|q\(3) & (\ID|PCBranchD[0]~1\ & VCC)) # (!\DF1|q\(3) & (!\ID|PCBranchD[0]~1\)))) # (!\DF1|q\(11) & ((\DF1|q\(3) & (!\ID|PCBranchD[0]~1\)) # (!\DF1|q\(3) & ((\ID|PCBranchD[0]~1\) # (GND)))))
-- \ID|PCBranchD[1]~3\ = CARRY((\DF1|q\(11) & (!\DF1|q\(3) & !\ID|PCBranchD[0]~1\)) # (!\DF1|q\(11) & ((!\ID|PCBranchD[0]~1\) # (!\DF1|q\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(11),
	datab => \DF1|q\(3),
	datad => VCC,
	cin => \ID|PCBranchD[0]~1\,
	combout => \ID|PCBranchD[1]~2_combout\,
	cout => \ID|PCBranchD[1]~3\);

-- Location: LCCOMB_X43_Y13_N20
\ID|PCBranchD[4]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|PCBranchD[4]~8_combout\ = ((\DF1|q\(14) $ (\DF1|q\(6) $ (!\ID|PCBranchD[3]~7\)))) # (GND)
-- \ID|PCBranchD[4]~9\ = CARRY((\DF1|q\(14) & ((\DF1|q\(6)) # (!\ID|PCBranchD[3]~7\))) # (!\DF1|q\(14) & (\DF1|q\(6) & !\ID|PCBranchD[3]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(14),
	datab => \DF1|q\(6),
	datad => VCC,
	cin => \ID|PCBranchD[3]~7\,
	combout => \ID|PCBranchD[4]~8_combout\,
	cout => \ID|PCBranchD[4]~9\);

-- Location: LCCOMB_X43_Y13_N24
\ID|PCBranchD[6]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|PCBranchD[6]~12_combout\ = ((\DF1|q\(16) $ (\DF1|q\(8) $ (!\ID|PCBranchD[5]~11\)))) # (GND)
-- \ID|PCBranchD[6]~13\ = CARRY((\DF1|q\(16) & ((\DF1|q\(8)) # (!\ID|PCBranchD[5]~11\))) # (!\DF1|q\(16) & (\DF1|q\(8) & !\ID|PCBranchD[5]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(16),
	datab => \DF1|q\(8),
	datad => VCC,
	cin => \ID|PCBranchD[5]~11\,
	combout => \ID|PCBranchD[6]~12_combout\,
	cout => \ID|PCBranchD[6]~13\);

-- Location: LCCOMB_X43_Y13_N26
\ID|PCBranchD[7]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|PCBranchD[7]~14_combout\ = \DF1|q\(17) $ (\ID|PCBranchD[6]~13\ $ (\DF1|q\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DF1|q\(17),
	datad => \DF1|q\(9),
	cin => \ID|PCBranchD[6]~13\,
	combout => \ID|PCBranchD[7]~14_combout\);

-- Location: DSPOUT_X28_Y19_N2
\EXE|IEEE_MUL|Mult0|auto_generated|mac_out4\ : cycloneii_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_MUL|Mult0|auto_generated|mac_out4_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \EXE|IEEE_MUL|Mult0|auto_generated|mac_out4_DATAOUT_bus\);

-- Location: DSPOUT_X28_Y15_N2
\EXE|IEEE_MUL|Mult0|auto_generated|mac_out6\ : cycloneii_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_MUL|Mult0|auto_generated|mac_out6_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \EXE|IEEE_MUL|Mult0|auto_generated|mac_out6_DATAOUT_bus\);

-- Location: LCCOMB_X27_Y19_N8
\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_MUL|Mult0|auto_generated|add9_result[0]~0_combout\ = (\EXE|IEEE_MUL|Mult0|auto_generated|mac_out4~dataout\ & (\EXE|IEEE_MUL|Mult0|auto_generated|mac_out6~dataout\ $ (VCC))) # (!\EXE|IEEE_MUL|Mult0|auto_generated|mac_out4~dataout\ & 
-- (\EXE|IEEE_MUL|Mult0|auto_generated|mac_out6~dataout\ & VCC))
-- \EXE|IEEE_MUL|Mult0|auto_generated|add9_result[0]~1\ = CARRY((\EXE|IEEE_MUL|Mult0|auto_generated|mac_out4~dataout\ & \EXE|IEEE_MUL|Mult0|auto_generated|mac_out6~dataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_MUL|Mult0|auto_generated|mac_out4~dataout\,
	datab => \EXE|IEEE_MUL|Mult0|auto_generated|mac_out6~dataout\,
	datad => VCC,
	combout => \EXE|IEEE_MUL|Mult0|auto_generated|add9_result[0]~0_combout\,
	cout => \EXE|IEEE_MUL|Mult0|auto_generated|add9_result[0]~1\);

-- Location: LCCOMB_X27_Y19_N10
\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_MUL|Mult0|auto_generated|add9_result[1]~2_combout\ = (\EXE|IEEE_MUL|Mult0|auto_generated|mac_out6~DATAOUT1\ & ((\EXE|IEEE_MUL|Mult0|auto_generated|mac_out4~DATAOUT1\ & (\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[0]~1\ & VCC)) # 
-- (!\EXE|IEEE_MUL|Mult0|auto_generated|mac_out4~DATAOUT1\ & (!\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[0]~1\)))) # (!\EXE|IEEE_MUL|Mult0|auto_generated|mac_out6~DATAOUT1\ & ((\EXE|IEEE_MUL|Mult0|auto_generated|mac_out4~DATAOUT1\ & 
-- (!\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[0]~1\)) # (!\EXE|IEEE_MUL|Mult0|auto_generated|mac_out4~DATAOUT1\ & ((\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[0]~1\) # (GND)))))
-- \EXE|IEEE_MUL|Mult0|auto_generated|add9_result[1]~3\ = CARRY((\EXE|IEEE_MUL|Mult0|auto_generated|mac_out6~DATAOUT1\ & (!\EXE|IEEE_MUL|Mult0|auto_generated|mac_out4~DATAOUT1\ & !\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[0]~1\)) # 
-- (!\EXE|IEEE_MUL|Mult0|auto_generated|mac_out6~DATAOUT1\ & ((!\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[0]~1\) # (!\EXE|IEEE_MUL|Mult0|auto_generated|mac_out4~DATAOUT1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_MUL|Mult0|auto_generated|mac_out6~DATAOUT1\,
	datab => \EXE|IEEE_MUL|Mult0|auto_generated|mac_out4~DATAOUT1\,
	datad => VCC,
	cin => \EXE|IEEE_MUL|Mult0|auto_generated|add9_result[0]~1\,
	combout => \EXE|IEEE_MUL|Mult0|auto_generated|add9_result[1]~2_combout\,
	cout => \EXE|IEEE_MUL|Mult0|auto_generated|add9_result[1]~3\);

-- Location: LCCOMB_X27_Y19_N16
\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[4]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_MUL|Mult0|auto_generated|add9_result[4]~8_combout\ = ((\EXE|IEEE_MUL|Mult0|auto_generated|mac_out6~DATAOUT4\ $ (\EXE|IEEE_MUL|Mult0|auto_generated|mac_out4~DATAOUT4\ $ (!\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[3]~7\)))) # (GND)
-- \EXE|IEEE_MUL|Mult0|auto_generated|add9_result[4]~9\ = CARRY((\EXE|IEEE_MUL|Mult0|auto_generated|mac_out6~DATAOUT4\ & ((\EXE|IEEE_MUL|Mult0|auto_generated|mac_out4~DATAOUT4\) # (!\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[3]~7\))) # 
-- (!\EXE|IEEE_MUL|Mult0|auto_generated|mac_out6~DATAOUT4\ & (\EXE|IEEE_MUL|Mult0|auto_generated|mac_out4~DATAOUT4\ & !\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[3]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_MUL|Mult0|auto_generated|mac_out6~DATAOUT4\,
	datab => \EXE|IEEE_MUL|Mult0|auto_generated|mac_out4~DATAOUT4\,
	datad => VCC,
	cin => \EXE|IEEE_MUL|Mult0|auto_generated|add9_result[3]~7\,
	combout => \EXE|IEEE_MUL|Mult0|auto_generated|add9_result[4]~8_combout\,
	cout => \EXE|IEEE_MUL|Mult0|auto_generated|add9_result[4]~9\);

-- Location: LCCOMB_X27_Y19_N20
\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[6]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_MUL|Mult0|auto_generated|add9_result[6]~12_combout\ = ((\EXE|IEEE_MUL|Mult0|auto_generated|mac_out4~DATAOUT6\ $ (\EXE|IEEE_MUL|Mult0|auto_generated|mac_out6~DATAOUT6\ $ (!\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[5]~11\)))) # (GND)
-- \EXE|IEEE_MUL|Mult0|auto_generated|add9_result[6]~13\ = CARRY((\EXE|IEEE_MUL|Mult0|auto_generated|mac_out4~DATAOUT6\ & ((\EXE|IEEE_MUL|Mult0|auto_generated|mac_out6~DATAOUT6\) # (!\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[5]~11\))) # 
-- (!\EXE|IEEE_MUL|Mult0|auto_generated|mac_out4~DATAOUT6\ & (\EXE|IEEE_MUL|Mult0|auto_generated|mac_out6~DATAOUT6\ & !\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[5]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_MUL|Mult0|auto_generated|mac_out4~DATAOUT6\,
	datab => \EXE|IEEE_MUL|Mult0|auto_generated|mac_out6~DATAOUT6\,
	datad => VCC,
	cin => \EXE|IEEE_MUL|Mult0|auto_generated|add9_result[5]~11\,
	combout => \EXE|IEEE_MUL|Mult0|auto_generated|add9_result[6]~12_combout\,
	cout => \EXE|IEEE_MUL|Mult0|auto_generated|add9_result[6]~13\);

-- Location: DSPOUT_X28_Y16_N2
\EXE|IEEE_MUL|Mult0|auto_generated|mac_out2\ : cycloneii_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_MUL|Mult0|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \EXE|IEEE_MUL|Mult0|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: LCCOMB_X29_Y19_N12
\EXE|IEEE_MUL|Mult0|auto_generated|op_1~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_MUL|Mult0|auto_generated|op_1~10_combout\ = (\EXE|IEEE_MUL|Mult0|auto_generated|mac_out2~DATAOUT23\ & ((\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[5]~10_combout\ & (\EXE|IEEE_MUL|Mult0|auto_generated|op_1~9_cout\ & VCC)) # 
-- (!\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[5]~10_combout\ & (!\EXE|IEEE_MUL|Mult0|auto_generated|op_1~9_cout\)))) # (!\EXE|IEEE_MUL|Mult0|auto_generated|mac_out2~DATAOUT23\ & ((\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[5]~10_combout\ & 
-- (!\EXE|IEEE_MUL|Mult0|auto_generated|op_1~9_cout\)) # (!\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[5]~10_combout\ & ((\EXE|IEEE_MUL|Mult0|auto_generated|op_1~9_cout\) # (GND)))))
-- \EXE|IEEE_MUL|Mult0|auto_generated|op_1~11\ = CARRY((\EXE|IEEE_MUL|Mult0|auto_generated|mac_out2~DATAOUT23\ & (!\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[5]~10_combout\ & !\EXE|IEEE_MUL|Mult0|auto_generated|op_1~9_cout\)) # 
-- (!\EXE|IEEE_MUL|Mult0|auto_generated|mac_out2~DATAOUT23\ & ((!\EXE|IEEE_MUL|Mult0|auto_generated|op_1~9_cout\) # (!\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[5]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_MUL|Mult0|auto_generated|mac_out2~DATAOUT23\,
	datab => \EXE|IEEE_MUL|Mult0|auto_generated|add9_result[5]~10_combout\,
	datad => VCC,
	cin => \EXE|IEEE_MUL|Mult0|auto_generated|op_1~9_cout\,
	combout => \EXE|IEEE_MUL|Mult0|auto_generated|op_1~10_combout\,
	cout => \EXE|IEEE_MUL|Mult0|auto_generated|op_1~11\);

-- Location: LCCOMB_X29_Y19_N14
\EXE|IEEE_MUL|Mult0|auto_generated|op_1~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_MUL|Mult0|auto_generated|op_1~12_combout\ = ((\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[6]~12_combout\ $ (\EXE|IEEE_MUL|Mult0|auto_generated|mac_out2~DATAOUT24\ $ (!\EXE|IEEE_MUL|Mult0|auto_generated|op_1~11\)))) # (GND)
-- \EXE|IEEE_MUL|Mult0|auto_generated|op_1~13\ = CARRY((\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[6]~12_combout\ & ((\EXE|IEEE_MUL|Mult0|auto_generated|mac_out2~DATAOUT24\) # (!\EXE|IEEE_MUL|Mult0|auto_generated|op_1~11\))) # 
-- (!\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[6]~12_combout\ & (\EXE|IEEE_MUL|Mult0|auto_generated|mac_out2~DATAOUT24\ & !\EXE|IEEE_MUL|Mult0|auto_generated|op_1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_MUL|Mult0|auto_generated|add9_result[6]~12_combout\,
	datab => \EXE|IEEE_MUL|Mult0|auto_generated|mac_out2~DATAOUT24\,
	datad => VCC,
	cin => \EXE|IEEE_MUL|Mult0|auto_generated|op_1~11\,
	combout => \EXE|IEEE_MUL|Mult0|auto_generated|op_1~12_combout\,
	cout => \EXE|IEEE_MUL|Mult0|auto_generated|op_1~13\);

-- Location: DSPOUT_X28_Y18_N2
\EXE|IEEE_MUL|Mult0|auto_generated|mac_out8\ : cycloneii_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 18,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_MUL|Mult0|auto_generated|mac_out8_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \EXE|IEEE_MUL|Mult0|auto_generated|mac_out8_DATAOUT_bus\);

-- Location: LCCOMB_X27_Y19_N24
\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[8]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_MUL|Mult0|auto_generated|add9_result[8]~16_combout\ = ((\EXE|IEEE_MUL|Mult0|auto_generated|mac_out4~DATAOUT8\ $ (\EXE|IEEE_MUL|Mult0|auto_generated|mac_out6~DATAOUT8\ $ (!\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[7]~15\)))) # (GND)
-- \EXE|IEEE_MUL|Mult0|auto_generated|add9_result[8]~17\ = CARRY((\EXE|IEEE_MUL|Mult0|auto_generated|mac_out4~DATAOUT8\ & ((\EXE|IEEE_MUL|Mult0|auto_generated|mac_out6~DATAOUT8\) # (!\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[7]~15\))) # 
-- (!\EXE|IEEE_MUL|Mult0|auto_generated|mac_out4~DATAOUT8\ & (\EXE|IEEE_MUL|Mult0|auto_generated|mac_out6~DATAOUT8\ & !\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[7]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_MUL|Mult0|auto_generated|mac_out4~DATAOUT8\,
	datab => \EXE|IEEE_MUL|Mult0|auto_generated|mac_out6~DATAOUT8\,
	datad => VCC,
	cin => \EXE|IEEE_MUL|Mult0|auto_generated|add9_result[7]~15\,
	combout => \EXE|IEEE_MUL|Mult0|auto_generated|add9_result[8]~16_combout\,
	cout => \EXE|IEEE_MUL|Mult0|auto_generated|add9_result[8]~17\);

-- Location: LCCOMB_X27_Y19_N28
\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[10]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_MUL|Mult0|auto_generated|add9_result[10]~20_combout\ = ((\EXE|IEEE_MUL|Mult0|auto_generated|mac_out6~DATAOUT10\ $ (\EXE|IEEE_MUL|Mult0|auto_generated|mac_out4~DATAOUT10\ $ (!\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[9]~19\)))) # (GND)
-- \EXE|IEEE_MUL|Mult0|auto_generated|add9_result[10]~21\ = CARRY((\EXE|IEEE_MUL|Mult0|auto_generated|mac_out6~DATAOUT10\ & ((\EXE|IEEE_MUL|Mult0|auto_generated|mac_out4~DATAOUT10\) # (!\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[9]~19\))) # 
-- (!\EXE|IEEE_MUL|Mult0|auto_generated|mac_out6~DATAOUT10\ & (\EXE|IEEE_MUL|Mult0|auto_generated|mac_out4~DATAOUT10\ & !\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[9]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_MUL|Mult0|auto_generated|mac_out6~DATAOUT10\,
	datab => \EXE|IEEE_MUL|Mult0|auto_generated|mac_out4~DATAOUT10\,
	datad => VCC,
	cin => \EXE|IEEE_MUL|Mult0|auto_generated|add9_result[9]~19\,
	combout => \EXE|IEEE_MUL|Mult0|auto_generated|add9_result[10]~20_combout\,
	cout => \EXE|IEEE_MUL|Mult0|auto_generated|add9_result[10]~21\);

-- Location: LCCOMB_X27_Y18_N0
\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[12]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_MUL|Mult0|auto_generated|add9_result[12]~24_combout\ = ((\EXE|IEEE_MUL|Mult0|auto_generated|mac_out6~DATAOUT12\ $ (\EXE|IEEE_MUL|Mult0|auto_generated|mac_out4~DATAOUT12\ $ (!\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[11]~23\)))) # (GND)
-- \EXE|IEEE_MUL|Mult0|auto_generated|add9_result[12]~25\ = CARRY((\EXE|IEEE_MUL|Mult0|auto_generated|mac_out6~DATAOUT12\ & ((\EXE|IEEE_MUL|Mult0|auto_generated|mac_out4~DATAOUT12\) # (!\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[11]~23\))) # 
-- (!\EXE|IEEE_MUL|Mult0|auto_generated|mac_out6~DATAOUT12\ & (\EXE|IEEE_MUL|Mult0|auto_generated|mac_out4~DATAOUT12\ & !\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[11]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_MUL|Mult0|auto_generated|mac_out6~DATAOUT12\,
	datab => \EXE|IEEE_MUL|Mult0|auto_generated|mac_out4~DATAOUT12\,
	datad => VCC,
	cin => \EXE|IEEE_MUL|Mult0|auto_generated|add9_result[11]~23\,
	combout => \EXE|IEEE_MUL|Mult0|auto_generated|add9_result[12]~24_combout\,
	cout => \EXE|IEEE_MUL|Mult0|auto_generated|add9_result[12]~25\);

-- Location: LCCOMB_X27_Y18_N2
\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[13]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_MUL|Mult0|auto_generated|add9_result[13]~26_combout\ = (\EXE|IEEE_MUL|Mult0|auto_generated|mac_out6~DATAOUT13\ & ((\EXE|IEEE_MUL|Mult0|auto_generated|mac_out4~DATAOUT13\ & (\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[12]~25\ & VCC)) # 
-- (!\EXE|IEEE_MUL|Mult0|auto_generated|mac_out4~DATAOUT13\ & (!\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[12]~25\)))) # (!\EXE|IEEE_MUL|Mult0|auto_generated|mac_out6~DATAOUT13\ & ((\EXE|IEEE_MUL|Mult0|auto_generated|mac_out4~DATAOUT13\ & 
-- (!\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[12]~25\)) # (!\EXE|IEEE_MUL|Mult0|auto_generated|mac_out4~DATAOUT13\ & ((\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[12]~25\) # (GND)))))
-- \EXE|IEEE_MUL|Mult0|auto_generated|add9_result[13]~27\ = CARRY((\EXE|IEEE_MUL|Mult0|auto_generated|mac_out6~DATAOUT13\ & (!\EXE|IEEE_MUL|Mult0|auto_generated|mac_out4~DATAOUT13\ & !\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[12]~25\)) # 
-- (!\EXE|IEEE_MUL|Mult0|auto_generated|mac_out6~DATAOUT13\ & ((!\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[12]~25\) # (!\EXE|IEEE_MUL|Mult0|auto_generated|mac_out4~DATAOUT13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_MUL|Mult0|auto_generated|mac_out6~DATAOUT13\,
	datab => \EXE|IEEE_MUL|Mult0|auto_generated|mac_out4~DATAOUT13\,
	datad => VCC,
	cin => \EXE|IEEE_MUL|Mult0|auto_generated|add9_result[12]~25\,
	combout => \EXE|IEEE_MUL|Mult0|auto_generated|add9_result[13]~26_combout\,
	cout => \EXE|IEEE_MUL|Mult0|auto_generated|add9_result[13]~27\);

-- Location: LCCOMB_X27_Y18_N4
\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[14]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_MUL|Mult0|auto_generated|add9_result[14]~28_combout\ = ((\EXE|IEEE_MUL|Mult0|auto_generated|mac_out4~DATAOUT14\ $ (\EXE|IEEE_MUL|Mult0|auto_generated|mac_out6~DATAOUT14\ $ (!\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[13]~27\)))) # (GND)
-- \EXE|IEEE_MUL|Mult0|auto_generated|add9_result[14]~29\ = CARRY((\EXE|IEEE_MUL|Mult0|auto_generated|mac_out4~DATAOUT14\ & ((\EXE|IEEE_MUL|Mult0|auto_generated|mac_out6~DATAOUT14\) # (!\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[13]~27\))) # 
-- (!\EXE|IEEE_MUL|Mult0|auto_generated|mac_out4~DATAOUT14\ & (\EXE|IEEE_MUL|Mult0|auto_generated|mac_out6~DATAOUT14\ & !\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[13]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_MUL|Mult0|auto_generated|mac_out4~DATAOUT14\,
	datab => \EXE|IEEE_MUL|Mult0|auto_generated|mac_out6~DATAOUT14\,
	datad => VCC,
	cin => \EXE|IEEE_MUL|Mult0|auto_generated|add9_result[13]~27\,
	combout => \EXE|IEEE_MUL|Mult0|auto_generated|add9_result[14]~28_combout\,
	cout => \EXE|IEEE_MUL|Mult0|auto_generated|add9_result[14]~29\);

-- Location: LCCOMB_X27_Y18_N10
\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[17]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_MUL|Mult0|auto_generated|add9_result[17]~34_combout\ = (\EXE|IEEE_MUL|Mult0|auto_generated|mac_out4~DATAOUT17\ & ((\EXE|IEEE_MUL|Mult0|auto_generated|mac_out6~DATAOUT17\ & (\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[16]~33\ & VCC)) # 
-- (!\EXE|IEEE_MUL|Mult0|auto_generated|mac_out6~DATAOUT17\ & (!\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[16]~33\)))) # (!\EXE|IEEE_MUL|Mult0|auto_generated|mac_out4~DATAOUT17\ & ((\EXE|IEEE_MUL|Mult0|auto_generated|mac_out6~DATAOUT17\ & 
-- (!\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[16]~33\)) # (!\EXE|IEEE_MUL|Mult0|auto_generated|mac_out6~DATAOUT17\ & ((\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[16]~33\) # (GND)))))
-- \EXE|IEEE_MUL|Mult0|auto_generated|add9_result[17]~35\ = CARRY((\EXE|IEEE_MUL|Mult0|auto_generated|mac_out4~DATAOUT17\ & (!\EXE|IEEE_MUL|Mult0|auto_generated|mac_out6~DATAOUT17\ & !\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[16]~33\)) # 
-- (!\EXE|IEEE_MUL|Mult0|auto_generated|mac_out4~DATAOUT17\ & ((!\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[16]~33\) # (!\EXE|IEEE_MUL|Mult0|auto_generated|mac_out6~DATAOUT17\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_MUL|Mult0|auto_generated|mac_out4~DATAOUT17\,
	datab => \EXE|IEEE_MUL|Mult0|auto_generated|mac_out6~DATAOUT17\,
	datad => VCC,
	cin => \EXE|IEEE_MUL|Mult0|auto_generated|add9_result[16]~33\,
	combout => \EXE|IEEE_MUL|Mult0|auto_generated|add9_result[17]~34_combout\,
	cout => \EXE|IEEE_MUL|Mult0|auto_generated|add9_result[17]~35\);

-- Location: LCCOMB_X27_Y18_N14
\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[19]~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_MUL|Mult0|auto_generated|add9_result[19]~38_combout\ = (\EXE|IEEE_MUL|Mult0|auto_generated|mac_out8~DATAOUT1\ & ((\EXE|IEEE_MUL|Mult0|auto_generated|mac_out6~DATAOUT19\ & (\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[18]~37\ & VCC)) # 
-- (!\EXE|IEEE_MUL|Mult0|auto_generated|mac_out6~DATAOUT19\ & (!\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[18]~37\)))) # (!\EXE|IEEE_MUL|Mult0|auto_generated|mac_out8~DATAOUT1\ & ((\EXE|IEEE_MUL|Mult0|auto_generated|mac_out6~DATAOUT19\ & 
-- (!\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[18]~37\)) # (!\EXE|IEEE_MUL|Mult0|auto_generated|mac_out6~DATAOUT19\ & ((\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[18]~37\) # (GND)))))
-- \EXE|IEEE_MUL|Mult0|auto_generated|add9_result[19]~39\ = CARRY((\EXE|IEEE_MUL|Mult0|auto_generated|mac_out8~DATAOUT1\ & (!\EXE|IEEE_MUL|Mult0|auto_generated|mac_out6~DATAOUT19\ & !\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[18]~37\)) # 
-- (!\EXE|IEEE_MUL|Mult0|auto_generated|mac_out8~DATAOUT1\ & ((!\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[18]~37\) # (!\EXE|IEEE_MUL|Mult0|auto_generated|mac_out6~DATAOUT19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_MUL|Mult0|auto_generated|mac_out8~DATAOUT1\,
	datab => \EXE|IEEE_MUL|Mult0|auto_generated|mac_out6~DATAOUT19\,
	datad => VCC,
	cin => \EXE|IEEE_MUL|Mult0|auto_generated|add9_result[18]~37\,
	combout => \EXE|IEEE_MUL|Mult0|auto_generated|add9_result[19]~38_combout\,
	cout => \EXE|IEEE_MUL|Mult0|auto_generated|add9_result[19]~39\);

-- Location: LCCOMB_X27_Y18_N16
\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[20]~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_MUL|Mult0|auto_generated|add9_result[20]~40_combout\ = ((\EXE|IEEE_MUL|Mult0|auto_generated|mac_out8~DATAOUT2\ $ (\EXE|IEEE_MUL|Mult0|auto_generated|mac_out6~DATAOUT20\ $ (!\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[19]~39\)))) # (GND)
-- \EXE|IEEE_MUL|Mult0|auto_generated|add9_result[20]~41\ = CARRY((\EXE|IEEE_MUL|Mult0|auto_generated|mac_out8~DATAOUT2\ & ((\EXE|IEEE_MUL|Mult0|auto_generated|mac_out6~DATAOUT20\) # (!\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[19]~39\))) # 
-- (!\EXE|IEEE_MUL|Mult0|auto_generated|mac_out8~DATAOUT2\ & (\EXE|IEEE_MUL|Mult0|auto_generated|mac_out6~DATAOUT20\ & !\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[19]~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_MUL|Mult0|auto_generated|mac_out8~DATAOUT2\,
	datab => \EXE|IEEE_MUL|Mult0|auto_generated|mac_out6~DATAOUT20\,
	datad => VCC,
	cin => \EXE|IEEE_MUL|Mult0|auto_generated|add9_result[19]~39\,
	combout => \EXE|IEEE_MUL|Mult0|auto_generated|add9_result[20]~40_combout\,
	cout => \EXE|IEEE_MUL|Mult0|auto_generated|add9_result[20]~41\);

-- Location: LCCOMB_X27_Y18_N18
\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[21]~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_MUL|Mult0|auto_generated|add9_result[21]~42_combout\ = (\EXE|IEEE_MUL|Mult0|auto_generated|mac_out6~DATAOUT21\ & ((\EXE|IEEE_MUL|Mult0|auto_generated|mac_out8~DATAOUT3\ & (\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[20]~41\ & VCC)) # 
-- (!\EXE|IEEE_MUL|Mult0|auto_generated|mac_out8~DATAOUT3\ & (!\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[20]~41\)))) # (!\EXE|IEEE_MUL|Mult0|auto_generated|mac_out6~DATAOUT21\ & ((\EXE|IEEE_MUL|Mult0|auto_generated|mac_out8~DATAOUT3\ & 
-- (!\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[20]~41\)) # (!\EXE|IEEE_MUL|Mult0|auto_generated|mac_out8~DATAOUT3\ & ((\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[20]~41\) # (GND)))))
-- \EXE|IEEE_MUL|Mult0|auto_generated|add9_result[21]~43\ = CARRY((\EXE|IEEE_MUL|Mult0|auto_generated|mac_out6~DATAOUT21\ & (!\EXE|IEEE_MUL|Mult0|auto_generated|mac_out8~DATAOUT3\ & !\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[20]~41\)) # 
-- (!\EXE|IEEE_MUL|Mult0|auto_generated|mac_out6~DATAOUT21\ & ((!\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[20]~41\) # (!\EXE|IEEE_MUL|Mult0|auto_generated|mac_out8~DATAOUT3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_MUL|Mult0|auto_generated|mac_out6~DATAOUT21\,
	datab => \EXE|IEEE_MUL|Mult0|auto_generated|mac_out8~DATAOUT3\,
	datad => VCC,
	cin => \EXE|IEEE_MUL|Mult0|auto_generated|add9_result[20]~41\,
	combout => \EXE|IEEE_MUL|Mult0|auto_generated|add9_result[21]~42_combout\,
	cout => \EXE|IEEE_MUL|Mult0|auto_generated|add9_result[21]~43\);

-- Location: LCCOMB_X27_Y18_N22
\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[23]~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_MUL|Mult0|auto_generated|add9_result[23]~46_combout\ = (\EXE|IEEE_MUL|Mult0|auto_generated|mac_out6~DATAOUT23\ & ((\EXE|IEEE_MUL|Mult0|auto_generated|mac_out8~DATAOUT5\ & (\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[22]~45\ & VCC)) # 
-- (!\EXE|IEEE_MUL|Mult0|auto_generated|mac_out8~DATAOUT5\ & (!\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[22]~45\)))) # (!\EXE|IEEE_MUL|Mult0|auto_generated|mac_out6~DATAOUT23\ & ((\EXE|IEEE_MUL|Mult0|auto_generated|mac_out8~DATAOUT5\ & 
-- (!\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[22]~45\)) # (!\EXE|IEEE_MUL|Mult0|auto_generated|mac_out8~DATAOUT5\ & ((\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[22]~45\) # (GND)))))
-- \EXE|IEEE_MUL|Mult0|auto_generated|add9_result[23]~47\ = CARRY((\EXE|IEEE_MUL|Mult0|auto_generated|mac_out6~DATAOUT23\ & (!\EXE|IEEE_MUL|Mult0|auto_generated|mac_out8~DATAOUT5\ & !\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[22]~45\)) # 
-- (!\EXE|IEEE_MUL|Mult0|auto_generated|mac_out6~DATAOUT23\ & ((!\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[22]~45\) # (!\EXE|IEEE_MUL|Mult0|auto_generated|mac_out8~DATAOUT5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_MUL|Mult0|auto_generated|mac_out6~DATAOUT23\,
	datab => \EXE|IEEE_MUL|Mult0|auto_generated|mac_out8~DATAOUT5\,
	datad => VCC,
	cin => \EXE|IEEE_MUL|Mult0|auto_generated|add9_result[22]~45\,
	combout => \EXE|IEEE_MUL|Mult0|auto_generated|add9_result[23]~46_combout\,
	cout => \EXE|IEEE_MUL|Mult0|auto_generated|add9_result[23]~47\);

-- Location: LCCOMB_X29_Y19_N16
\EXE|IEEE_MUL|Mult0|auto_generated|op_1~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_MUL|Mult0|auto_generated|op_1~14_combout\ = (\EXE|IEEE_MUL|Mult0|auto_generated|mac_out2~DATAOUT25\ & ((\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[7]~14_combout\ & (\EXE|IEEE_MUL|Mult0|auto_generated|op_1~13\ & VCC)) # 
-- (!\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[7]~14_combout\ & (!\EXE|IEEE_MUL|Mult0|auto_generated|op_1~13\)))) # (!\EXE|IEEE_MUL|Mult0|auto_generated|mac_out2~DATAOUT25\ & ((\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[7]~14_combout\ & 
-- (!\EXE|IEEE_MUL|Mult0|auto_generated|op_1~13\)) # (!\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[7]~14_combout\ & ((\EXE|IEEE_MUL|Mult0|auto_generated|op_1~13\) # (GND)))))
-- \EXE|IEEE_MUL|Mult0|auto_generated|op_1~15\ = CARRY((\EXE|IEEE_MUL|Mult0|auto_generated|mac_out2~DATAOUT25\ & (!\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[7]~14_combout\ & !\EXE|IEEE_MUL|Mult0|auto_generated|op_1~13\)) # 
-- (!\EXE|IEEE_MUL|Mult0|auto_generated|mac_out2~DATAOUT25\ & ((!\EXE|IEEE_MUL|Mult0|auto_generated|op_1~13\) # (!\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[7]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_MUL|Mult0|auto_generated|mac_out2~DATAOUT25\,
	datab => \EXE|IEEE_MUL|Mult0|auto_generated|add9_result[7]~14_combout\,
	datad => VCC,
	cin => \EXE|IEEE_MUL|Mult0|auto_generated|op_1~13\,
	combout => \EXE|IEEE_MUL|Mult0|auto_generated|op_1~14_combout\,
	cout => \EXE|IEEE_MUL|Mult0|auto_generated|op_1~15\);

-- Location: LCCOMB_X29_Y19_N18
\EXE|IEEE_MUL|Mult0|auto_generated|op_1~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_MUL|Mult0|auto_generated|op_1~16_combout\ = ((\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[8]~16_combout\ $ (\EXE|IEEE_MUL|Mult0|auto_generated|mac_out2~DATAOUT26\ $ (!\EXE|IEEE_MUL|Mult0|auto_generated|op_1~15\)))) # (GND)
-- \EXE|IEEE_MUL|Mult0|auto_generated|op_1~17\ = CARRY((\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[8]~16_combout\ & ((\EXE|IEEE_MUL|Mult0|auto_generated|mac_out2~DATAOUT26\) # (!\EXE|IEEE_MUL|Mult0|auto_generated|op_1~15\))) # 
-- (!\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[8]~16_combout\ & (\EXE|IEEE_MUL|Mult0|auto_generated|mac_out2~DATAOUT26\ & !\EXE|IEEE_MUL|Mult0|auto_generated|op_1~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_MUL|Mult0|auto_generated|add9_result[8]~16_combout\,
	datab => \EXE|IEEE_MUL|Mult0|auto_generated|mac_out2~DATAOUT26\,
	datad => VCC,
	cin => \EXE|IEEE_MUL|Mult0|auto_generated|op_1~15\,
	combout => \EXE|IEEE_MUL|Mult0|auto_generated|op_1~16_combout\,
	cout => \EXE|IEEE_MUL|Mult0|auto_generated|op_1~17\);

-- Location: LCCOMB_X29_Y19_N20
\EXE|IEEE_MUL|Mult0|auto_generated|op_1~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_MUL|Mult0|auto_generated|op_1~18_combout\ = (\EXE|IEEE_MUL|Mult0|auto_generated|mac_out2~DATAOUT27\ & ((\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[9]~18_combout\ & (\EXE|IEEE_MUL|Mult0|auto_generated|op_1~17\ & VCC)) # 
-- (!\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[9]~18_combout\ & (!\EXE|IEEE_MUL|Mult0|auto_generated|op_1~17\)))) # (!\EXE|IEEE_MUL|Mult0|auto_generated|mac_out2~DATAOUT27\ & ((\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[9]~18_combout\ & 
-- (!\EXE|IEEE_MUL|Mult0|auto_generated|op_1~17\)) # (!\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[9]~18_combout\ & ((\EXE|IEEE_MUL|Mult0|auto_generated|op_1~17\) # (GND)))))
-- \EXE|IEEE_MUL|Mult0|auto_generated|op_1~19\ = CARRY((\EXE|IEEE_MUL|Mult0|auto_generated|mac_out2~DATAOUT27\ & (!\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[9]~18_combout\ & !\EXE|IEEE_MUL|Mult0|auto_generated|op_1~17\)) # 
-- (!\EXE|IEEE_MUL|Mult0|auto_generated|mac_out2~DATAOUT27\ & ((!\EXE|IEEE_MUL|Mult0|auto_generated|op_1~17\) # (!\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[9]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_MUL|Mult0|auto_generated|mac_out2~DATAOUT27\,
	datab => \EXE|IEEE_MUL|Mult0|auto_generated|add9_result[9]~18_combout\,
	datad => VCC,
	cin => \EXE|IEEE_MUL|Mult0|auto_generated|op_1~17\,
	combout => \EXE|IEEE_MUL|Mult0|auto_generated|op_1~18_combout\,
	cout => \EXE|IEEE_MUL|Mult0|auto_generated|op_1~19\);

-- Location: LCCOMB_X29_Y19_N22
\EXE|IEEE_MUL|Mult0|auto_generated|op_1~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_MUL|Mult0|auto_generated|op_1~20_combout\ = ((\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[10]~20_combout\ $ (\EXE|IEEE_MUL|Mult0|auto_generated|mac_out2~DATAOUT28\ $ (!\EXE|IEEE_MUL|Mult0|auto_generated|op_1~19\)))) # (GND)
-- \EXE|IEEE_MUL|Mult0|auto_generated|op_1~21\ = CARRY((\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[10]~20_combout\ & ((\EXE|IEEE_MUL|Mult0|auto_generated|mac_out2~DATAOUT28\) # (!\EXE|IEEE_MUL|Mult0|auto_generated|op_1~19\))) # 
-- (!\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[10]~20_combout\ & (\EXE|IEEE_MUL|Mult0|auto_generated|mac_out2~DATAOUT28\ & !\EXE|IEEE_MUL|Mult0|auto_generated|op_1~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_MUL|Mult0|auto_generated|add9_result[10]~20_combout\,
	datab => \EXE|IEEE_MUL|Mult0|auto_generated|mac_out2~DATAOUT28\,
	datad => VCC,
	cin => \EXE|IEEE_MUL|Mult0|auto_generated|op_1~19\,
	combout => \EXE|IEEE_MUL|Mult0|auto_generated|op_1~20_combout\,
	cout => \EXE|IEEE_MUL|Mult0|auto_generated|op_1~21\);

-- Location: LCCOMB_X29_Y19_N26
\EXE|IEEE_MUL|Mult0|auto_generated|op_1~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_MUL|Mult0|auto_generated|op_1~24_combout\ = ((\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[12]~24_combout\ $ (\EXE|IEEE_MUL|Mult0|auto_generated|mac_out2~DATAOUT30\ $ (!\EXE|IEEE_MUL|Mult0|auto_generated|op_1~23\)))) # (GND)
-- \EXE|IEEE_MUL|Mult0|auto_generated|op_1~25\ = CARRY((\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[12]~24_combout\ & ((\EXE|IEEE_MUL|Mult0|auto_generated|mac_out2~DATAOUT30\) # (!\EXE|IEEE_MUL|Mult0|auto_generated|op_1~23\))) # 
-- (!\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[12]~24_combout\ & (\EXE|IEEE_MUL|Mult0|auto_generated|mac_out2~DATAOUT30\ & !\EXE|IEEE_MUL|Mult0|auto_generated|op_1~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_MUL|Mult0|auto_generated|add9_result[12]~24_combout\,
	datab => \EXE|IEEE_MUL|Mult0|auto_generated|mac_out2~DATAOUT30\,
	datad => VCC,
	cin => \EXE|IEEE_MUL|Mult0|auto_generated|op_1~23\,
	combout => \EXE|IEEE_MUL|Mult0|auto_generated|op_1~24_combout\,
	cout => \EXE|IEEE_MUL|Mult0|auto_generated|op_1~25\);

-- Location: LCCOMB_X29_Y19_N30
\EXE|IEEE_MUL|Mult0|auto_generated|op_1~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_MUL|Mult0|auto_generated|op_1~28_combout\ = ((\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[14]~28_combout\ $ (\EXE|IEEE_MUL|Mult0|auto_generated|mac_out2~DATAOUT32\ $ (!\EXE|IEEE_MUL|Mult0|auto_generated|op_1~27\)))) # (GND)
-- \EXE|IEEE_MUL|Mult0|auto_generated|op_1~29\ = CARRY((\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[14]~28_combout\ & ((\EXE|IEEE_MUL|Mult0|auto_generated|mac_out2~DATAOUT32\) # (!\EXE|IEEE_MUL|Mult0|auto_generated|op_1~27\))) # 
-- (!\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[14]~28_combout\ & (\EXE|IEEE_MUL|Mult0|auto_generated|mac_out2~DATAOUT32\ & !\EXE|IEEE_MUL|Mult0|auto_generated|op_1~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_MUL|Mult0|auto_generated|add9_result[14]~28_combout\,
	datab => \EXE|IEEE_MUL|Mult0|auto_generated|mac_out2~DATAOUT32\,
	datad => VCC,
	cin => \EXE|IEEE_MUL|Mult0|auto_generated|op_1~27\,
	combout => \EXE|IEEE_MUL|Mult0|auto_generated|op_1~28_combout\,
	cout => \EXE|IEEE_MUL|Mult0|auto_generated|op_1~29\);

-- Location: LCCOMB_X29_Y18_N10
\EXE|IEEE_MUL|Mult0|auto_generated|op_1~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_MUL|Mult0|auto_generated|op_1~40_combout\ = ((\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[20]~40_combout\ $ (\EXE|IEEE_MUL|Mult0|auto_generated|mac_out4~DATAOUT20\ $ (!\EXE|IEEE_MUL|Mult0|auto_generated|op_1~39\)))) # (GND)
-- \EXE|IEEE_MUL|Mult0|auto_generated|op_1~41\ = CARRY((\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[20]~40_combout\ & ((\EXE|IEEE_MUL|Mult0|auto_generated|mac_out4~DATAOUT20\) # (!\EXE|IEEE_MUL|Mult0|auto_generated|op_1~39\))) # 
-- (!\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[20]~40_combout\ & (\EXE|IEEE_MUL|Mult0|auto_generated|mac_out4~DATAOUT20\ & !\EXE|IEEE_MUL|Mult0|auto_generated|op_1~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_MUL|Mult0|auto_generated|add9_result[20]~40_combout\,
	datab => \EXE|IEEE_MUL|Mult0|auto_generated|mac_out4~DATAOUT20\,
	datad => VCC,
	cin => \EXE|IEEE_MUL|Mult0|auto_generated|op_1~39\,
	combout => \EXE|IEEE_MUL|Mult0|auto_generated|op_1~40_combout\,
	cout => \EXE|IEEE_MUL|Mult0|auto_generated|op_1~41\);

-- Location: LCCOMB_X29_Y18_N16
\EXE|IEEE_MUL|Mult0|auto_generated|op_1~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_MUL|Mult0|auto_generated|op_1~46_combout\ = (\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[23]~46_combout\ & ((\EXE|IEEE_MUL|Mult0|auto_generated|mac_out4~DATAOUT23\ & (\EXE|IEEE_MUL|Mult0|auto_generated|op_1~45\ & VCC)) # 
-- (!\EXE|IEEE_MUL|Mult0|auto_generated|mac_out4~DATAOUT23\ & (!\EXE|IEEE_MUL|Mult0|auto_generated|op_1~45\)))) # (!\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[23]~46_combout\ & ((\EXE|IEEE_MUL|Mult0|auto_generated|mac_out4~DATAOUT23\ & 
-- (!\EXE|IEEE_MUL|Mult0|auto_generated|op_1~45\)) # (!\EXE|IEEE_MUL|Mult0|auto_generated|mac_out4~DATAOUT23\ & ((\EXE|IEEE_MUL|Mult0|auto_generated|op_1~45\) # (GND)))))
-- \EXE|IEEE_MUL|Mult0|auto_generated|op_1~47\ = CARRY((\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[23]~46_combout\ & (!\EXE|IEEE_MUL|Mult0|auto_generated|mac_out4~DATAOUT23\ & !\EXE|IEEE_MUL|Mult0|auto_generated|op_1~45\)) # 
-- (!\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[23]~46_combout\ & ((!\EXE|IEEE_MUL|Mult0|auto_generated|op_1~45\) # (!\EXE|IEEE_MUL|Mult0|auto_generated|mac_out4~DATAOUT23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_MUL|Mult0|auto_generated|add9_result[23]~46_combout\,
	datab => \EXE|IEEE_MUL|Mult0|auto_generated|mac_out4~DATAOUT23\,
	datad => VCC,
	cin => \EXE|IEEE_MUL|Mult0|auto_generated|op_1~45\,
	combout => \EXE|IEEE_MUL|Mult0|auto_generated|op_1~46_combout\,
	cout => \EXE|IEEE_MUL|Mult0|auto_generated|op_1~47\);

-- Location: LCCOMB_X29_Y18_N20
\EXE|IEEE_MUL|Mult0|auto_generated|op_1~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_MUL|Mult0|auto_generated|op_1~50_combout\ = (\EXE|IEEE_MUL|Mult0|auto_generated|mac_out8~DATAOUT7\ & (!\EXE|IEEE_MUL|Mult0|auto_generated|op_1~49\)) # (!\EXE|IEEE_MUL|Mult0|auto_generated|mac_out8~DATAOUT7\ & 
-- ((\EXE|IEEE_MUL|Mult0|auto_generated|op_1~49\) # (GND)))
-- \EXE|IEEE_MUL|Mult0|auto_generated|op_1~51\ = CARRY((!\EXE|IEEE_MUL|Mult0|auto_generated|op_1~49\) # (!\EXE|IEEE_MUL|Mult0|auto_generated|mac_out8~DATAOUT7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \EXE|IEEE_MUL|Mult0|auto_generated|mac_out8~DATAOUT7\,
	datad => VCC,
	cin => \EXE|IEEE_MUL|Mult0|auto_generated|op_1~49\,
	combout => \EXE|IEEE_MUL|Mult0|auto_generated|op_1~50_combout\,
	cout => \EXE|IEEE_MUL|Mult0|auto_generated|op_1~51\);

-- Location: LCCOMB_X29_Y18_N22
\EXE|IEEE_MUL|Mult0|auto_generated|op_1~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_MUL|Mult0|auto_generated|op_1~52_combout\ = (\EXE|IEEE_MUL|Mult0|auto_generated|mac_out8~DATAOUT8\ & (\EXE|IEEE_MUL|Mult0|auto_generated|op_1~51\ $ (GND))) # (!\EXE|IEEE_MUL|Mult0|auto_generated|mac_out8~DATAOUT8\ & 
-- (!\EXE|IEEE_MUL|Mult0|auto_generated|op_1~51\ & VCC))
-- \EXE|IEEE_MUL|Mult0|auto_generated|op_1~53\ = CARRY((\EXE|IEEE_MUL|Mult0|auto_generated|mac_out8~DATAOUT8\ & !\EXE|IEEE_MUL|Mult0|auto_generated|op_1~51\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_MUL|Mult0|auto_generated|mac_out8~DATAOUT8\,
	datad => VCC,
	cin => \EXE|IEEE_MUL|Mult0|auto_generated|op_1~51\,
	combout => \EXE|IEEE_MUL|Mult0|auto_generated|op_1~52_combout\,
	cout => \EXE|IEEE_MUL|Mult0|auto_generated|op_1~53\);

-- Location: LCCOMB_X31_Y14_N28
\EXE|IEEE_ADD|exp_sub_uu|Add0~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|exp_sub_uu|Add0~12_combout\ = ((\DF2|q\(84) $ (\DF2|q\(116) $ (\EXE|IEEE_ADD|exp_sub_uu|Add0~11\)))) # (GND)
-- \EXE|IEEE_ADD|exp_sub_uu|Add0~13\ = CARRY((\DF2|q\(84) & (\DF2|q\(116) & !\EXE|IEEE_ADD|exp_sub_uu|Add0~11\)) # (!\DF2|q\(84) & ((\DF2|q\(116)) # (!\EXE|IEEE_ADD|exp_sub_uu|Add0~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DF2|q\(84),
	datab => \DF2|q\(116),
	datad => VCC,
	cin => \EXE|IEEE_ADD|exp_sub_uu|Add0~11\,
	combout => \EXE|IEEE_ADD|exp_sub_uu|Add0~12_combout\,
	cout => \EXE|IEEE_ADD|exp_sub_uu|Add0~13\);

-- Location: LCCOMB_X31_Y17_N20
\EXE|IEEE_ADD|exp_sub_uu|Add1~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|exp_sub_uu|Add1~12_combout\ = ((\DF2|q\(116) $ (\DF2|q\(84) $ (\EXE|IEEE_ADD|exp_sub_uu|Add1~11\)))) # (GND)
-- \EXE|IEEE_ADD|exp_sub_uu|Add1~13\ = CARRY((\DF2|q\(116) & (\DF2|q\(84) & !\EXE|IEEE_ADD|exp_sub_uu|Add1~11\)) # (!\DF2|q\(116) & ((\DF2|q\(84)) # (!\EXE|IEEE_ADD|exp_sub_uu|Add1~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DF2|q\(116),
	datab => \DF2|q\(84),
	datad => VCC,
	cin => \EXE|IEEE_ADD|exp_sub_uu|Add1~11\,
	combout => \EXE|IEEE_ADD|exp_sub_uu|Add1~12_combout\,
	cout => \EXE|IEEE_ADD|exp_sub_uu|Add1~13\);

-- Location: LCCOMB_X33_Y13_N0
\EXE|Add0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add0~0_combout\ = (\EXE|Ainput[0]~1_combout\ & (\DF3|q[56]~4_combout\ $ (VCC))) # (!\EXE|Ainput[0]~1_combout\ & (\DF3|q[56]~4_combout\ & VCC))
-- \EXE|Add0~1\ = CARRY((\EXE|Ainput[0]~1_combout\ & \DF3|q[56]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Ainput[0]~1_combout\,
	datab => \DF3|q[56]~4_combout\,
	datad => VCC,
	combout => \EXE|Add0~0_combout\,
	cout => \EXE|Add0~1\);

-- Location: LCCOMB_X33_Y13_N2
\EXE|Add0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add0~2_combout\ = (\EXE|Ainput[1]~61_combout\ & ((\DF3|q[57]~5_combout\ & (\EXE|Add0~1\ & VCC)) # (!\DF3|q[57]~5_combout\ & (!\EXE|Add0~1\)))) # (!\EXE|Ainput[1]~61_combout\ & ((\DF3|q[57]~5_combout\ & (!\EXE|Add0~1\)) # (!\DF3|q[57]~5_combout\ & 
-- ((\EXE|Add0~1\) # (GND)))))
-- \EXE|Add0~3\ = CARRY((\EXE|Ainput[1]~61_combout\ & (!\DF3|q[57]~5_combout\ & !\EXE|Add0~1\)) # (!\EXE|Ainput[1]~61_combout\ & ((!\EXE|Add0~1\) # (!\DF3|q[57]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Ainput[1]~61_combout\,
	datab => \DF3|q[57]~5_combout\,
	datad => VCC,
	cin => \EXE|Add0~1\,
	combout => \EXE|Add0~2_combout\,
	cout => \EXE|Add0~3\);

-- Location: LCCOMB_X34_Y13_N2
\EXE|Add1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add1~2_combout\ = (\EXE|Ainput[1]~61_combout\ & ((\DF3|q[57]~5_combout\ & (!\EXE|Add1~1\)) # (!\DF3|q[57]~5_combout\ & (\EXE|Add1~1\ & VCC)))) # (!\EXE|Ainput[1]~61_combout\ & ((\DF3|q[57]~5_combout\ & ((\EXE|Add1~1\) # (GND))) # 
-- (!\DF3|q[57]~5_combout\ & (!\EXE|Add1~1\))))
-- \EXE|Add1~3\ = CARRY((\EXE|Ainput[1]~61_combout\ & (\DF3|q[57]~5_combout\ & !\EXE|Add1~1\)) # (!\EXE|Ainput[1]~61_combout\ & ((\DF3|q[57]~5_combout\) # (!\EXE|Add1~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Ainput[1]~61_combout\,
	datab => \DF3|q[57]~5_combout\,
	datad => VCC,
	cin => \EXE|Add1~1\,
	combout => \EXE|Add1~2_combout\,
	cout => \EXE|Add1~3\);

-- Location: LCCOMB_X33_Y13_N4
\EXE|Add0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add0~4_combout\ = ((\EXE|Ainput[2]~59_combout\ $ (\DF3|q[58]~6_combout\ $ (!\EXE|Add0~3\)))) # (GND)
-- \EXE|Add0~5\ = CARRY((\EXE|Ainput[2]~59_combout\ & ((\DF3|q[58]~6_combout\) # (!\EXE|Add0~3\))) # (!\EXE|Ainput[2]~59_combout\ & (\DF3|q[58]~6_combout\ & !\EXE|Add0~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Ainput[2]~59_combout\,
	datab => \DF3|q[58]~6_combout\,
	datad => VCC,
	cin => \EXE|Add0~3\,
	combout => \EXE|Add0~4_combout\,
	cout => \EXE|Add0~5\);

-- Location: LCCOMB_X34_Y13_N4
\EXE|Add1~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add1~4_combout\ = ((\EXE|Ainput[2]~59_combout\ $ (\DF3|q[58]~6_combout\ $ (\EXE|Add1~3\)))) # (GND)
-- \EXE|Add1~5\ = CARRY((\EXE|Ainput[2]~59_combout\ & ((!\EXE|Add1~3\) # (!\DF3|q[58]~6_combout\))) # (!\EXE|Ainput[2]~59_combout\ & (!\DF3|q[58]~6_combout\ & !\EXE|Add1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Ainput[2]~59_combout\,
	datab => \DF3|q[58]~6_combout\,
	datad => VCC,
	cin => \EXE|Add1~3\,
	combout => \EXE|Add1~4_combout\,
	cout => \EXE|Add1~5\);

-- Location: LCCOMB_X33_Y13_N6
\EXE|Add0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add0~6_combout\ = (\EXE|Ainput[3]~57_combout\ & ((\EXE|Binput[3]~20_combout\ & (\EXE|Add0~5\ & VCC)) # (!\EXE|Binput[3]~20_combout\ & (!\EXE|Add0~5\)))) # (!\EXE|Ainput[3]~57_combout\ & ((\EXE|Binput[3]~20_combout\ & (!\EXE|Add0~5\)) # 
-- (!\EXE|Binput[3]~20_combout\ & ((\EXE|Add0~5\) # (GND)))))
-- \EXE|Add0~7\ = CARRY((\EXE|Ainput[3]~57_combout\ & (!\EXE|Binput[3]~20_combout\ & !\EXE|Add0~5\)) # (!\EXE|Ainput[3]~57_combout\ & ((!\EXE|Add0~5\) # (!\EXE|Binput[3]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Ainput[3]~57_combout\,
	datab => \EXE|Binput[3]~20_combout\,
	datad => VCC,
	cin => \EXE|Add0~5\,
	combout => \EXE|Add0~6_combout\,
	cout => \EXE|Add0~7\);

-- Location: LCCOMB_X34_Y13_N6
\EXE|Add1~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add1~6_combout\ = (\EXE|Binput[3]~20_combout\ & ((\EXE|Ainput[3]~57_combout\ & (!\EXE|Add1~5\)) # (!\EXE|Ainput[3]~57_combout\ & ((\EXE|Add1~5\) # (GND))))) # (!\EXE|Binput[3]~20_combout\ & ((\EXE|Ainput[3]~57_combout\ & (\EXE|Add1~5\ & VCC)) # 
-- (!\EXE|Ainput[3]~57_combout\ & (!\EXE|Add1~5\))))
-- \EXE|Add1~7\ = CARRY((\EXE|Binput[3]~20_combout\ & ((!\EXE|Add1~5\) # (!\EXE|Ainput[3]~57_combout\))) # (!\EXE|Binput[3]~20_combout\ & (!\EXE|Ainput[3]~57_combout\ & !\EXE|Add1~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Binput[3]~20_combout\,
	datab => \EXE|Ainput[3]~57_combout\,
	datad => VCC,
	cin => \EXE|Add1~5\,
	combout => \EXE|Add1~6_combout\,
	cout => \EXE|Add1~7\);

-- Location: LCCOMB_X33_Y13_N8
\EXE|Add0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add0~8_combout\ = ((\EXE|Binput[4]~19_combout\ $ (\EXE|Ainput[4]~55_combout\ $ (!\EXE|Add0~7\)))) # (GND)
-- \EXE|Add0~9\ = CARRY((\EXE|Binput[4]~19_combout\ & ((\EXE|Ainput[4]~55_combout\) # (!\EXE|Add0~7\))) # (!\EXE|Binput[4]~19_combout\ & (\EXE|Ainput[4]~55_combout\ & !\EXE|Add0~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Binput[4]~19_combout\,
	datab => \EXE|Ainput[4]~55_combout\,
	datad => VCC,
	cin => \EXE|Add0~7\,
	combout => \EXE|Add0~8_combout\,
	cout => \EXE|Add0~9\);

-- Location: LCCOMB_X34_Y13_N8
\EXE|Add1~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add1~8_combout\ = ((\EXE|Ainput[4]~55_combout\ $ (\EXE|Binput[4]~19_combout\ $ (\EXE|Add1~7\)))) # (GND)
-- \EXE|Add1~9\ = CARRY((\EXE|Ainput[4]~55_combout\ & ((!\EXE|Add1~7\) # (!\EXE|Binput[4]~19_combout\))) # (!\EXE|Ainput[4]~55_combout\ & (!\EXE|Binput[4]~19_combout\ & !\EXE|Add1~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Ainput[4]~55_combout\,
	datab => \EXE|Binput[4]~19_combout\,
	datad => VCC,
	cin => \EXE|Add1~7\,
	combout => \EXE|Add1~8_combout\,
	cout => \EXE|Add1~9\);

-- Location: LCCOMB_X34_Y13_N14
\EXE|Add1~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add1~14_combout\ = (\EXE|Ainput[7]~49_combout\ & ((\DF3|q[63]~9_combout\ & (!\EXE|Add1~13\)) # (!\DF3|q[63]~9_combout\ & (\EXE|Add1~13\ & VCC)))) # (!\EXE|Ainput[7]~49_combout\ & ((\DF3|q[63]~9_combout\ & ((\EXE|Add1~13\) # (GND))) # 
-- (!\DF3|q[63]~9_combout\ & (!\EXE|Add1~13\))))
-- \EXE|Add1~15\ = CARRY((\EXE|Ainput[7]~49_combout\ & (\DF3|q[63]~9_combout\ & !\EXE|Add1~13\)) # (!\EXE|Ainput[7]~49_combout\ & ((\DF3|q[63]~9_combout\) # (!\EXE|Add1~13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Ainput[7]~49_combout\,
	datab => \DF3|q[63]~9_combout\,
	datad => VCC,
	cin => \EXE|Add1~13\,
	combout => \EXE|Add1~14_combout\,
	cout => \EXE|Add1~15\);

-- Location: LCCOMB_X33_Y13_N16
\EXE|Add0~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add0~16_combout\ = ((\DF3|q[64]~10_combout\ $ (\EXE|Ainput[8]~47_combout\ $ (!\EXE|Add0~15\)))) # (GND)
-- \EXE|Add0~17\ = CARRY((\DF3|q[64]~10_combout\ & ((\EXE|Ainput[8]~47_combout\) # (!\EXE|Add0~15\))) # (!\DF3|q[64]~10_combout\ & (\EXE|Ainput[8]~47_combout\ & !\EXE|Add0~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DF3|q[64]~10_combout\,
	datab => \EXE|Ainput[8]~47_combout\,
	datad => VCC,
	cin => \EXE|Add0~15\,
	combout => \EXE|Add0~16_combout\,
	cout => \EXE|Add0~17\);

-- Location: LCCOMB_X34_Y13_N16
\EXE|Add1~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add1~16_combout\ = ((\EXE|Ainput[8]~47_combout\ $ (\DF3|q[64]~10_combout\ $ (\EXE|Add1~15\)))) # (GND)
-- \EXE|Add1~17\ = CARRY((\EXE|Ainput[8]~47_combout\ & ((!\EXE|Add1~15\) # (!\DF3|q[64]~10_combout\))) # (!\EXE|Ainput[8]~47_combout\ & (!\DF3|q[64]~10_combout\ & !\EXE|Add1~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Ainput[8]~47_combout\,
	datab => \DF3|q[64]~10_combout\,
	datad => VCC,
	cin => \EXE|Add1~15\,
	combout => \EXE|Add1~16_combout\,
	cout => \EXE|Add1~17\);

-- Location: LCCOMB_X33_Y13_N18
\EXE|Add0~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add0~18_combout\ = (\EXE|Ainput[9]~45_combout\ & ((\DF3|q[65]~11_combout\ & (\EXE|Add0~17\ & VCC)) # (!\DF3|q[65]~11_combout\ & (!\EXE|Add0~17\)))) # (!\EXE|Ainput[9]~45_combout\ & ((\DF3|q[65]~11_combout\ & (!\EXE|Add0~17\)) # 
-- (!\DF3|q[65]~11_combout\ & ((\EXE|Add0~17\) # (GND)))))
-- \EXE|Add0~19\ = CARRY((\EXE|Ainput[9]~45_combout\ & (!\DF3|q[65]~11_combout\ & !\EXE|Add0~17\)) # (!\EXE|Ainput[9]~45_combout\ & ((!\EXE|Add0~17\) # (!\DF3|q[65]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Ainput[9]~45_combout\,
	datab => \DF3|q[65]~11_combout\,
	datad => VCC,
	cin => \EXE|Add0~17\,
	combout => \EXE|Add0~18_combout\,
	cout => \EXE|Add0~19\);

-- Location: LCCOMB_X34_Y13_N18
\EXE|Add1~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add1~18_combout\ = (\EXE|Ainput[9]~45_combout\ & ((\DF3|q[65]~11_combout\ & (!\EXE|Add1~17\)) # (!\DF3|q[65]~11_combout\ & (\EXE|Add1~17\ & VCC)))) # (!\EXE|Ainput[9]~45_combout\ & ((\DF3|q[65]~11_combout\ & ((\EXE|Add1~17\) # (GND))) # 
-- (!\DF3|q[65]~11_combout\ & (!\EXE|Add1~17\))))
-- \EXE|Add1~19\ = CARRY((\EXE|Ainput[9]~45_combout\ & (\DF3|q[65]~11_combout\ & !\EXE|Add1~17\)) # (!\EXE|Ainput[9]~45_combout\ & ((\DF3|q[65]~11_combout\) # (!\EXE|Add1~17\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Ainput[9]~45_combout\,
	datab => \DF3|q[65]~11_combout\,
	datad => VCC,
	cin => \EXE|Add1~17\,
	combout => \EXE|Add1~18_combout\,
	cout => \EXE|Add1~19\);

-- Location: LCCOMB_X33_Y13_N20
\EXE|Add0~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add0~20_combout\ = ((\DF3|q[66]~12_combout\ $ (\EXE|Ainput[10]~43_combout\ $ (!\EXE|Add0~19\)))) # (GND)
-- \EXE|Add0~21\ = CARRY((\DF3|q[66]~12_combout\ & ((\EXE|Ainput[10]~43_combout\) # (!\EXE|Add0~19\))) # (!\DF3|q[66]~12_combout\ & (\EXE|Ainput[10]~43_combout\ & !\EXE|Add0~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DF3|q[66]~12_combout\,
	datab => \EXE|Ainput[10]~43_combout\,
	datad => VCC,
	cin => \EXE|Add0~19\,
	combout => \EXE|Add0~20_combout\,
	cout => \EXE|Add0~21\);

-- Location: LCCOMB_X33_Y13_N22
\EXE|Add0~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add0~22_combout\ = (\EXE|Ainput[11]~41_combout\ & ((\DF3|q[67]~13_combout\ & (\EXE|Add0~21\ & VCC)) # (!\DF3|q[67]~13_combout\ & (!\EXE|Add0~21\)))) # (!\EXE|Ainput[11]~41_combout\ & ((\DF3|q[67]~13_combout\ & (!\EXE|Add0~21\)) # 
-- (!\DF3|q[67]~13_combout\ & ((\EXE|Add0~21\) # (GND)))))
-- \EXE|Add0~23\ = CARRY((\EXE|Ainput[11]~41_combout\ & (!\DF3|q[67]~13_combout\ & !\EXE|Add0~21\)) # (!\EXE|Ainput[11]~41_combout\ & ((!\EXE|Add0~21\) # (!\DF3|q[67]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Ainput[11]~41_combout\,
	datab => \DF3|q[67]~13_combout\,
	datad => VCC,
	cin => \EXE|Add0~21\,
	combout => \EXE|Add0~22_combout\,
	cout => \EXE|Add0~23\);

-- Location: LCCOMB_X33_Y13_N24
\EXE|Add0~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add0~24_combout\ = ((\EXE|Ainput[12]~39_combout\ $ (\DF3|q[68]~14_combout\ $ (!\EXE|Add0~23\)))) # (GND)
-- \EXE|Add0~25\ = CARRY((\EXE|Ainput[12]~39_combout\ & ((\DF3|q[68]~14_combout\) # (!\EXE|Add0~23\))) # (!\EXE|Ainput[12]~39_combout\ & (\DF3|q[68]~14_combout\ & !\EXE|Add0~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Ainput[12]~39_combout\,
	datab => \DF3|q[68]~14_combout\,
	datad => VCC,
	cin => \EXE|Add0~23\,
	combout => \EXE|Add0~24_combout\,
	cout => \EXE|Add0~25\);

-- Location: LCCOMB_X34_Y13_N26
\EXE|Add1~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add1~26_combout\ = (\EXE|Ainput[13]~37_combout\ & ((\DF3|q[69]~15_combout\ & (!\EXE|Add1~25\)) # (!\DF3|q[69]~15_combout\ & (\EXE|Add1~25\ & VCC)))) # (!\EXE|Ainput[13]~37_combout\ & ((\DF3|q[69]~15_combout\ & ((\EXE|Add1~25\) # (GND))) # 
-- (!\DF3|q[69]~15_combout\ & (!\EXE|Add1~25\))))
-- \EXE|Add1~27\ = CARRY((\EXE|Ainput[13]~37_combout\ & (\DF3|q[69]~15_combout\ & !\EXE|Add1~25\)) # (!\EXE|Ainput[13]~37_combout\ & ((\DF3|q[69]~15_combout\) # (!\EXE|Add1~25\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Ainput[13]~37_combout\,
	datab => \DF3|q[69]~15_combout\,
	datad => VCC,
	cin => \EXE|Add1~25\,
	combout => \EXE|Add1~26_combout\,
	cout => \EXE|Add1~27\);

-- Location: LCCOMB_X34_Y13_N30
\EXE|Add1~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add1~30_combout\ = (\EXE|Ainput[15]~33_combout\ & ((\EXE|Binput[15]~16_combout\ & (!\EXE|Add1~29\)) # (!\EXE|Binput[15]~16_combout\ & (\EXE|Add1~29\ & VCC)))) # (!\EXE|Ainput[15]~33_combout\ & ((\EXE|Binput[15]~16_combout\ & ((\EXE|Add1~29\) # 
-- (GND))) # (!\EXE|Binput[15]~16_combout\ & (!\EXE|Add1~29\))))
-- \EXE|Add1~31\ = CARRY((\EXE|Ainput[15]~33_combout\ & (\EXE|Binput[15]~16_combout\ & !\EXE|Add1~29\)) # (!\EXE|Ainput[15]~33_combout\ & ((\EXE|Binput[15]~16_combout\) # (!\EXE|Add1~29\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Ainput[15]~33_combout\,
	datab => \EXE|Binput[15]~16_combout\,
	datad => VCC,
	cin => \EXE|Add1~29\,
	combout => \EXE|Add1~30_combout\,
	cout => \EXE|Add1~31\);

-- Location: LCCOMB_X33_Y13_N30
\EXE|Add0~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add0~30_combout\ = (\EXE|Binput[15]~16_combout\ & ((\EXE|Ainput[15]~33_combout\ & (\EXE|Add0~29\ & VCC)) # (!\EXE|Ainput[15]~33_combout\ & (!\EXE|Add0~29\)))) # (!\EXE|Binput[15]~16_combout\ & ((\EXE|Ainput[15]~33_combout\ & (!\EXE|Add0~29\)) # 
-- (!\EXE|Ainput[15]~33_combout\ & ((\EXE|Add0~29\) # (GND)))))
-- \EXE|Add0~31\ = CARRY((\EXE|Binput[15]~16_combout\ & (!\EXE|Ainput[15]~33_combout\ & !\EXE|Add0~29\)) # (!\EXE|Binput[15]~16_combout\ & ((!\EXE|Add0~29\) # (!\EXE|Ainput[15]~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Binput[15]~16_combout\,
	datab => \EXE|Ainput[15]~33_combout\,
	datad => VCC,
	cin => \EXE|Add0~29\,
	combout => \EXE|Add0~30_combout\,
	cout => \EXE|Add0~31\);

-- Location: LCCOMB_X33_Y12_N0
\EXE|Add0~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add0~32_combout\ = ((\EXE|Ainput[16]~31_combout\ $ (\EXE|Binput[16]~15_combout\ $ (!\EXE|Add0~31\)))) # (GND)
-- \EXE|Add0~33\ = CARRY((\EXE|Ainput[16]~31_combout\ & ((\EXE|Binput[16]~15_combout\) # (!\EXE|Add0~31\))) # (!\EXE|Ainput[16]~31_combout\ & (\EXE|Binput[16]~15_combout\ & !\EXE|Add0~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Ainput[16]~31_combout\,
	datab => \EXE|Binput[16]~15_combout\,
	datad => VCC,
	cin => \EXE|Add0~31\,
	combout => \EXE|Add0~32_combout\,
	cout => \EXE|Add0~33\);

-- Location: LCCOMB_X34_Y12_N2
\EXE|Add1~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add1~34_combout\ = (\EXE|Binput[17]~14_combout\ & ((\EXE|Ainput[17]~29_combout\ & (!\EXE|Add1~33\)) # (!\EXE|Ainput[17]~29_combout\ & ((\EXE|Add1~33\) # (GND))))) # (!\EXE|Binput[17]~14_combout\ & ((\EXE|Ainput[17]~29_combout\ & (\EXE|Add1~33\ & 
-- VCC)) # (!\EXE|Ainput[17]~29_combout\ & (!\EXE|Add1~33\))))
-- \EXE|Add1~35\ = CARRY((\EXE|Binput[17]~14_combout\ & ((!\EXE|Add1~33\) # (!\EXE|Ainput[17]~29_combout\))) # (!\EXE|Binput[17]~14_combout\ & (!\EXE|Ainput[17]~29_combout\ & !\EXE|Add1~33\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Binput[17]~14_combout\,
	datab => \EXE|Ainput[17]~29_combout\,
	datad => VCC,
	cin => \EXE|Add1~33\,
	combout => \EXE|Add1~34_combout\,
	cout => \EXE|Add1~35\);

-- Location: LCCOMB_X33_Y12_N2
\EXE|Add0~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add0~34_combout\ = (\EXE|Binput[17]~14_combout\ & ((\EXE|Ainput[17]~29_combout\ & (\EXE|Add0~33\ & VCC)) # (!\EXE|Ainput[17]~29_combout\ & (!\EXE|Add0~33\)))) # (!\EXE|Binput[17]~14_combout\ & ((\EXE|Ainput[17]~29_combout\ & (!\EXE|Add0~33\)) # 
-- (!\EXE|Ainput[17]~29_combout\ & ((\EXE|Add0~33\) # (GND)))))
-- \EXE|Add0~35\ = CARRY((\EXE|Binput[17]~14_combout\ & (!\EXE|Ainput[17]~29_combout\ & !\EXE|Add0~33\)) # (!\EXE|Binput[17]~14_combout\ & ((!\EXE|Add0~33\) # (!\EXE|Ainput[17]~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Binput[17]~14_combout\,
	datab => \EXE|Ainput[17]~29_combout\,
	datad => VCC,
	cin => \EXE|Add0~33\,
	combout => \EXE|Add0~34_combout\,
	cout => \EXE|Add0~35\);

-- Location: LCCOMB_X33_Y12_N4
\EXE|Add0~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add0~36_combout\ = ((\EXE|Ainput[18]~27_combout\ $ (\EXE|Binput[18]~13_combout\ $ (!\EXE|Add0~35\)))) # (GND)
-- \EXE|Add0~37\ = CARRY((\EXE|Ainput[18]~27_combout\ & ((\EXE|Binput[18]~13_combout\) # (!\EXE|Add0~35\))) # (!\EXE|Ainput[18]~27_combout\ & (\EXE|Binput[18]~13_combout\ & !\EXE|Add0~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Ainput[18]~27_combout\,
	datab => \EXE|Binput[18]~13_combout\,
	datad => VCC,
	cin => \EXE|Add0~35\,
	combout => \EXE|Add0~36_combout\,
	cout => \EXE|Add0~37\);

-- Location: LCCOMB_X34_Y12_N6
\EXE|Add1~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add1~38_combout\ = (\EXE|Ainput[19]~25_combout\ & ((\EXE|Binput[19]~12_combout\ & (!\EXE|Add1~37\)) # (!\EXE|Binput[19]~12_combout\ & (\EXE|Add1~37\ & VCC)))) # (!\EXE|Ainput[19]~25_combout\ & ((\EXE|Binput[19]~12_combout\ & ((\EXE|Add1~37\) # 
-- (GND))) # (!\EXE|Binput[19]~12_combout\ & (!\EXE|Add1~37\))))
-- \EXE|Add1~39\ = CARRY((\EXE|Ainput[19]~25_combout\ & (\EXE|Binput[19]~12_combout\ & !\EXE|Add1~37\)) # (!\EXE|Ainput[19]~25_combout\ & ((\EXE|Binput[19]~12_combout\) # (!\EXE|Add1~37\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Ainput[19]~25_combout\,
	datab => \EXE|Binput[19]~12_combout\,
	datad => VCC,
	cin => \EXE|Add1~37\,
	combout => \EXE|Add1~38_combout\,
	cout => \EXE|Add1~39\);

-- Location: LCCOMB_X34_Y12_N8
\EXE|Add1~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add1~40_combout\ = ((\EXE|Ainput[20]~23_combout\ $ (\EXE|Binput[20]~11_combout\ $ (\EXE|Add1~39\)))) # (GND)
-- \EXE|Add1~41\ = CARRY((\EXE|Ainput[20]~23_combout\ & ((!\EXE|Add1~39\) # (!\EXE|Binput[20]~11_combout\))) # (!\EXE|Ainput[20]~23_combout\ & (!\EXE|Binput[20]~11_combout\ & !\EXE|Add1~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Ainput[20]~23_combout\,
	datab => \EXE|Binput[20]~11_combout\,
	datad => VCC,
	cin => \EXE|Add1~39\,
	combout => \EXE|Add1~40_combout\,
	cout => \EXE|Add1~41\);

-- Location: LCCOMB_X33_Y12_N8
\EXE|Add0~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add0~40_combout\ = ((\EXE|Ainput[20]~23_combout\ $ (\EXE|Binput[20]~11_combout\ $ (!\EXE|Add0~39\)))) # (GND)
-- \EXE|Add0~41\ = CARRY((\EXE|Ainput[20]~23_combout\ & ((\EXE|Binput[20]~11_combout\) # (!\EXE|Add0~39\))) # (!\EXE|Ainput[20]~23_combout\ & (\EXE|Binput[20]~11_combout\ & !\EXE|Add0~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Ainput[20]~23_combout\,
	datab => \EXE|Binput[20]~11_combout\,
	datad => VCC,
	cin => \EXE|Add0~39\,
	combout => \EXE|Add0~40_combout\,
	cout => \EXE|Add0~41\);

-- Location: LCCOMB_X34_Y12_N10
\EXE|Add1~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add1~42_combout\ = (\EXE|Ainput[21]~21_combout\ & ((\EXE|Binput[21]~10_combout\ & (!\EXE|Add1~41\)) # (!\EXE|Binput[21]~10_combout\ & (\EXE|Add1~41\ & VCC)))) # (!\EXE|Ainput[21]~21_combout\ & ((\EXE|Binput[21]~10_combout\ & ((\EXE|Add1~41\) # 
-- (GND))) # (!\EXE|Binput[21]~10_combout\ & (!\EXE|Add1~41\))))
-- \EXE|Add1~43\ = CARRY((\EXE|Ainput[21]~21_combout\ & (\EXE|Binput[21]~10_combout\ & !\EXE|Add1~41\)) # (!\EXE|Ainput[21]~21_combout\ & ((\EXE|Binput[21]~10_combout\) # (!\EXE|Add1~41\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Ainput[21]~21_combout\,
	datab => \EXE|Binput[21]~10_combout\,
	datad => VCC,
	cin => \EXE|Add1~41\,
	combout => \EXE|Add1~42_combout\,
	cout => \EXE|Add1~43\);

-- Location: LCCOMB_X33_Y12_N10
\EXE|Add0~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add0~42_combout\ = (\EXE|Binput[21]~10_combout\ & ((\EXE|Ainput[21]~21_combout\ & (\EXE|Add0~41\ & VCC)) # (!\EXE|Ainput[21]~21_combout\ & (!\EXE|Add0~41\)))) # (!\EXE|Binput[21]~10_combout\ & ((\EXE|Ainput[21]~21_combout\ & (!\EXE|Add0~41\)) # 
-- (!\EXE|Ainput[21]~21_combout\ & ((\EXE|Add0~41\) # (GND)))))
-- \EXE|Add0~43\ = CARRY((\EXE|Binput[21]~10_combout\ & (!\EXE|Ainput[21]~21_combout\ & !\EXE|Add0~41\)) # (!\EXE|Binput[21]~10_combout\ & ((!\EXE|Add0~41\) # (!\EXE|Ainput[21]~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Binput[21]~10_combout\,
	datab => \EXE|Ainput[21]~21_combout\,
	datad => VCC,
	cin => \EXE|Add0~41\,
	combout => \EXE|Add0~42_combout\,
	cout => \EXE|Add0~43\);

-- Location: LCCOMB_X34_Y12_N12
\EXE|Add1~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add1~44_combout\ = ((\EXE|Ainput[22]~19_combout\ $ (\EXE|Binput[22]~9_combout\ $ (\EXE|Add1~43\)))) # (GND)
-- \EXE|Add1~45\ = CARRY((\EXE|Ainput[22]~19_combout\ & ((!\EXE|Add1~43\) # (!\EXE|Binput[22]~9_combout\))) # (!\EXE|Ainput[22]~19_combout\ & (!\EXE|Binput[22]~9_combout\ & !\EXE|Add1~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Ainput[22]~19_combout\,
	datab => \EXE|Binput[22]~9_combout\,
	datad => VCC,
	cin => \EXE|Add1~43\,
	combout => \EXE|Add1~44_combout\,
	cout => \EXE|Add1~45\);

-- Location: LCCOMB_X33_Y12_N12
\EXE|Add0~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add0~44_combout\ = ((\EXE|Ainput[22]~19_combout\ $ (\EXE|Binput[22]~9_combout\ $ (!\EXE|Add0~43\)))) # (GND)
-- \EXE|Add0~45\ = CARRY((\EXE|Ainput[22]~19_combout\ & ((\EXE|Binput[22]~9_combout\) # (!\EXE|Add0~43\))) # (!\EXE|Ainput[22]~19_combout\ & (\EXE|Binput[22]~9_combout\ & !\EXE|Add0~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Ainput[22]~19_combout\,
	datab => \EXE|Binput[22]~9_combout\,
	datad => VCC,
	cin => \EXE|Add0~43\,
	combout => \EXE|Add0~44_combout\,
	cout => \EXE|Add0~45\);

-- Location: LCCOMB_X33_Y11_N12
\EXE|IEEE_MUL|Add2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_MUL|Add2~0_combout\ = \EXE|IEEE_MUL|Add1~0_combout\ $ (VCC)
-- \EXE|IEEE_MUL|Add2~1\ = CARRY(\EXE|IEEE_MUL|Add1~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_MUL|Add1~0_combout\,
	datad => VCC,
	combout => \EXE|IEEE_MUL|Add2~0_combout\,
	cout => \EXE|IEEE_MUL|Add2~1\);

-- Location: LCCOMB_X33_Y12_N16
\EXE|Add0~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add0~48_combout\ = ((\EXE|Binput[24]~7_combout\ $ (\EXE|Ainput[24]~15_combout\ $ (!\EXE|Add0~47\)))) # (GND)
-- \EXE|Add0~49\ = CARRY((\EXE|Binput[24]~7_combout\ & ((\EXE|Ainput[24]~15_combout\) # (!\EXE|Add0~47\))) # (!\EXE|Binput[24]~7_combout\ & (\EXE|Ainput[24]~15_combout\ & !\EXE|Add0~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Binput[24]~7_combout\,
	datab => \EXE|Ainput[24]~15_combout\,
	datad => VCC,
	cin => \EXE|Add0~47\,
	combout => \EXE|Add0~48_combout\,
	cout => \EXE|Add0~49\);

-- Location: LCCOMB_X32_Y11_N18
\EXE|IEEE_MUL|Add0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_MUL|Add0~0_combout\ = \EXE|IEEE_MUL|Add1~2_combout\ $ (VCC)
-- \EXE|IEEE_MUL|Add0~1\ = CARRY(\EXE|IEEE_MUL|Add1~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|IEEE_MUL|Add1~2_combout\,
	datad => VCC,
	combout => \EXE|IEEE_MUL|Add0~0_combout\,
	cout => \EXE|IEEE_MUL|Add0~1\);

-- Location: LCCOMB_X33_Y11_N14
\EXE|IEEE_MUL|Add2~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_MUL|Add2~2_combout\ = (\EXE|IEEE_MUL|Add1~2_combout\ & (!\EXE|IEEE_MUL|Add2~1\)) # (!\EXE|IEEE_MUL|Add1~2_combout\ & ((\EXE|IEEE_MUL|Add2~1\) # (GND)))
-- \EXE|IEEE_MUL|Add2~3\ = CARRY((!\EXE|IEEE_MUL|Add2~1\) # (!\EXE|IEEE_MUL|Add1~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \EXE|IEEE_MUL|Add1~2_combout\,
	datad => VCC,
	cin => \EXE|IEEE_MUL|Add2~1\,
	combout => \EXE|IEEE_MUL|Add2~2_combout\,
	cout => \EXE|IEEE_MUL|Add2~3\);

-- Location: LCCOMB_X34_Y12_N16
\EXE|Add1~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add1~48_combout\ = ((\EXE|Binput[24]~7_combout\ $ (\EXE|Ainput[24]~15_combout\ $ (\EXE|Add1~47\)))) # (GND)
-- \EXE|Add1~49\ = CARRY((\EXE|Binput[24]~7_combout\ & (\EXE|Ainput[24]~15_combout\ & !\EXE|Add1~47\)) # (!\EXE|Binput[24]~7_combout\ & ((\EXE|Ainput[24]~15_combout\) # (!\EXE|Add1~47\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Binput[24]~7_combout\,
	datab => \EXE|Ainput[24]~15_combout\,
	datad => VCC,
	cin => \EXE|Add1~47\,
	combout => \EXE|Add1~48_combout\,
	cout => \EXE|Add1~49\);

-- Location: LCCOMB_X32_Y11_N20
\EXE|IEEE_MUL|Add0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_MUL|Add0~2_combout\ = (\EXE|IEEE_MUL|Add1~4_combout\ & (!\EXE|IEEE_MUL|Add0~1\)) # (!\EXE|IEEE_MUL|Add1~4_combout\ & ((\EXE|IEEE_MUL|Add0~1\) # (GND)))
-- \EXE|IEEE_MUL|Add0~3\ = CARRY((!\EXE|IEEE_MUL|Add0~1\) # (!\EXE|IEEE_MUL|Add1~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_MUL|Add1~4_combout\,
	datad => VCC,
	cin => \EXE|IEEE_MUL|Add0~1\,
	combout => \EXE|IEEE_MUL|Add0~2_combout\,
	cout => \EXE|IEEE_MUL|Add0~3\);

-- Location: LCCOMB_X33_Y12_N18
\EXE|Add0~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add0~50_combout\ = (\EXE|Ainput[25]~13_combout\ & ((\EXE|Binput[25]~6_combout\ & (\EXE|Add0~49\ & VCC)) # (!\EXE|Binput[25]~6_combout\ & (!\EXE|Add0~49\)))) # (!\EXE|Ainput[25]~13_combout\ & ((\EXE|Binput[25]~6_combout\ & (!\EXE|Add0~49\)) # 
-- (!\EXE|Binput[25]~6_combout\ & ((\EXE|Add0~49\) # (GND)))))
-- \EXE|Add0~51\ = CARRY((\EXE|Ainput[25]~13_combout\ & (!\EXE|Binput[25]~6_combout\ & !\EXE|Add0~49\)) # (!\EXE|Ainput[25]~13_combout\ & ((!\EXE|Add0~49\) # (!\EXE|Binput[25]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Ainput[25]~13_combout\,
	datab => \EXE|Binput[25]~6_combout\,
	datad => VCC,
	cin => \EXE|Add0~49\,
	combout => \EXE|Add0~50_combout\,
	cout => \EXE|Add0~51\);

-- Location: LCCOMB_X33_Y11_N16
\EXE|IEEE_MUL|Add2~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_MUL|Add2~4_combout\ = (\EXE|IEEE_MUL|Add1~4_combout\ & (\EXE|IEEE_MUL|Add2~3\ $ (GND))) # (!\EXE|IEEE_MUL|Add1~4_combout\ & (!\EXE|IEEE_MUL|Add2~3\ & VCC))
-- \EXE|IEEE_MUL|Add2~5\ = CARRY((\EXE|IEEE_MUL|Add1~4_combout\ & !\EXE|IEEE_MUL|Add2~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \EXE|IEEE_MUL|Add1~4_combout\,
	datad => VCC,
	cin => \EXE|IEEE_MUL|Add2~3\,
	combout => \EXE|IEEE_MUL|Add2~4_combout\,
	cout => \EXE|IEEE_MUL|Add2~5\);

-- Location: LCCOMB_X34_Y12_N18
\EXE|Add1~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add1~50_combout\ = (\EXE|Ainput[25]~13_combout\ & ((\EXE|Binput[25]~6_combout\ & (!\EXE|Add1~49\)) # (!\EXE|Binput[25]~6_combout\ & (\EXE|Add1~49\ & VCC)))) # (!\EXE|Ainput[25]~13_combout\ & ((\EXE|Binput[25]~6_combout\ & ((\EXE|Add1~49\) # (GND))) # 
-- (!\EXE|Binput[25]~6_combout\ & (!\EXE|Add1~49\))))
-- \EXE|Add1~51\ = CARRY((\EXE|Ainput[25]~13_combout\ & (\EXE|Binput[25]~6_combout\ & !\EXE|Add1~49\)) # (!\EXE|Ainput[25]~13_combout\ & ((\EXE|Binput[25]~6_combout\) # (!\EXE|Add1~49\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Ainput[25]~13_combout\,
	datab => \EXE|Binput[25]~6_combout\,
	datad => VCC,
	cin => \EXE|Add1~49\,
	combout => \EXE|Add1~50_combout\,
	cout => \EXE|Add1~51\);

-- Location: LCCOMB_X30_Y18_N14
\EXE|IEEE_ADD|Select_exp_uu|Add1~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Select_exp_uu|Add1~4_combout\ = (\DF2|q\(80) & (\EXE|IEEE_ADD|Select_exp_uu|Add1~3\ $ (GND))) # (!\DF2|q\(80) & (!\EXE|IEEE_ADD|Select_exp_uu|Add1~3\ & VCC))
-- \EXE|IEEE_ADD|Select_exp_uu|Add1~5\ = CARRY((\DF2|q\(80) & !\EXE|IEEE_ADD|Select_exp_uu|Add1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DF2|q\(80),
	datad => VCC,
	cin => \EXE|IEEE_ADD|Select_exp_uu|Add1~3\,
	combout => \EXE|IEEE_ADD|Select_exp_uu|Add1~4_combout\,
	cout => \EXE|IEEE_ADD|Select_exp_uu|Add1~5\);

-- Location: LCCOMB_X32_Y18_N16
\EXE|IEEE_ADD|Sub_and_bias_uu|Add0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Sub_and_bias_uu|Add0~4_combout\ = ((\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[2]~16_combout\ $ (\EXE|IEEE_ADD|Select_exp_uu|Add0~8_combout\ $ (\EXE|IEEE_ADD|Sub_and_bias_uu|Add0~3\)))) # (GND)
-- \EXE|IEEE_ADD|Sub_and_bias_uu|Add0~5\ = CARRY((\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[2]~16_combout\ & (\EXE|IEEE_ADD|Select_exp_uu|Add0~8_combout\ & !\EXE|IEEE_ADD|Sub_and_bias_uu|Add0~3\)) # 
-- (!\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[2]~16_combout\ & ((\EXE|IEEE_ADD|Select_exp_uu|Add0~8_combout\) # (!\EXE|IEEE_ADD|Sub_and_bias_uu|Add0~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[2]~16_combout\,
	datab => \EXE|IEEE_ADD|Select_exp_uu|Add0~8_combout\,
	datad => VCC,
	cin => \EXE|IEEE_ADD|Sub_and_bias_uu|Add0~3\,
	combout => \EXE|IEEE_ADD|Sub_and_bias_uu|Add0~4_combout\,
	cout => \EXE|IEEE_ADD|Sub_and_bias_uu|Add0~5\);

-- Location: LCCOMB_X32_Y11_N22
\EXE|IEEE_MUL|Add0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_MUL|Add0~4_combout\ = (\EXE|IEEE_MUL|Add1~6_combout\ & (\EXE|IEEE_MUL|Add0~3\ $ (GND))) # (!\EXE|IEEE_MUL|Add1~6_combout\ & (!\EXE|IEEE_MUL|Add0~3\ & VCC))
-- \EXE|IEEE_MUL|Add0~5\ = CARRY((\EXE|IEEE_MUL|Add1~6_combout\ & !\EXE|IEEE_MUL|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \EXE|IEEE_MUL|Add1~6_combout\,
	datad => VCC,
	cin => \EXE|IEEE_MUL|Add0~3\,
	combout => \EXE|IEEE_MUL|Add0~4_combout\,
	cout => \EXE|IEEE_MUL|Add0~5\);

-- Location: LCCOMB_X33_Y11_N18
\EXE|IEEE_MUL|Add2~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_MUL|Add2~6_combout\ = (\EXE|IEEE_MUL|Add1~6_combout\ & (!\EXE|IEEE_MUL|Add2~5\)) # (!\EXE|IEEE_MUL|Add1~6_combout\ & ((\EXE|IEEE_MUL|Add2~5\) # (GND)))
-- \EXE|IEEE_MUL|Add2~7\ = CARRY((!\EXE|IEEE_MUL|Add2~5\) # (!\EXE|IEEE_MUL|Add1~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_MUL|Add1~6_combout\,
	datad => VCC,
	cin => \EXE|IEEE_MUL|Add2~5\,
	combout => \EXE|IEEE_MUL|Add2~6_combout\,
	cout => \EXE|IEEE_MUL|Add2~7\);

-- Location: LCCOMB_X30_Y18_N16
\EXE|IEEE_ADD|Select_exp_uu|Add1~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Select_exp_uu|Add1~6_combout\ = (\DF2|q\(81) & (!\EXE|IEEE_ADD|Select_exp_uu|Add1~5\)) # (!\DF2|q\(81) & ((\EXE|IEEE_ADD|Select_exp_uu|Add1~5\) # (GND)))
-- \EXE|IEEE_ADD|Select_exp_uu|Add1~7\ = CARRY((!\EXE|IEEE_ADD|Select_exp_uu|Add1~5\) # (!\DF2|q\(81)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DF2|q\(81),
	datad => VCC,
	cin => \EXE|IEEE_ADD|Select_exp_uu|Add1~5\,
	combout => \EXE|IEEE_ADD|Select_exp_uu|Add1~6_combout\,
	cout => \EXE|IEEE_ADD|Select_exp_uu|Add1~7\);

-- Location: LCCOMB_X31_Y18_N20
\EXE|IEEE_ADD|Select_exp_uu|Add0~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Select_exp_uu|Add0~9_combout\ = (\DF2|q\(113) & (!\EXE|IEEE_ADD|Select_exp_uu|Add0~7\)) # (!\DF2|q\(113) & ((\EXE|IEEE_ADD|Select_exp_uu|Add0~7\) # (GND)))
-- \EXE|IEEE_ADD|Select_exp_uu|Add0~10\ = CARRY((!\EXE|IEEE_ADD|Select_exp_uu|Add0~7\) # (!\DF2|q\(113)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DF2|q\(113),
	datad => VCC,
	cin => \EXE|IEEE_ADD|Select_exp_uu|Add0~7\,
	combout => \EXE|IEEE_ADD|Select_exp_uu|Add0~9_combout\,
	cout => \EXE|IEEE_ADD|Select_exp_uu|Add0~10\);

-- Location: LCCOMB_X32_Y18_N18
\EXE|IEEE_ADD|Sub_and_bias_uu|Add0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Sub_and_bias_uu|Add0~6_combout\ = (\EXE|IEEE_ADD|Select_exp_uu|Add0~11_combout\ & ((\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[3]~19_combout\ & (!\EXE|IEEE_ADD|Sub_and_bias_uu|Add0~5\)) # 
-- (!\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[3]~19_combout\ & (\EXE|IEEE_ADD|Sub_and_bias_uu|Add0~5\ & VCC)))) # (!\EXE|IEEE_ADD|Select_exp_uu|Add0~11_combout\ & ((\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[3]~19_combout\ & 
-- ((\EXE|IEEE_ADD|Sub_and_bias_uu|Add0~5\) # (GND))) # (!\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[3]~19_combout\ & (!\EXE|IEEE_ADD|Sub_and_bias_uu|Add0~5\))))
-- \EXE|IEEE_ADD|Sub_and_bias_uu|Add0~7\ = CARRY((\EXE|IEEE_ADD|Select_exp_uu|Add0~11_combout\ & (\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[3]~19_combout\ & !\EXE|IEEE_ADD|Sub_and_bias_uu|Add0~5\)) # (!\EXE|IEEE_ADD|Select_exp_uu|Add0~11_combout\ & 
-- ((\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[3]~19_combout\) # (!\EXE|IEEE_ADD|Sub_and_bias_uu|Add0~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|Select_exp_uu|Add0~11_combout\,
	datab => \EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[3]~19_combout\,
	datad => VCC,
	cin => \EXE|IEEE_ADD|Sub_and_bias_uu|Add0~5\,
	combout => \EXE|IEEE_ADD|Sub_and_bias_uu|Add0~6_combout\,
	cout => \EXE|IEEE_ADD|Sub_and_bias_uu|Add0~7\);

-- Location: LCCOMB_X32_Y11_N10
\EXE|IEEE_MUL|Add1~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_MUL|Add1~8_combout\ = ((\DF2|q\(82) $ (\DF2|q\(114) $ (!\EXE|IEEE_MUL|Add1~7\)))) # (GND)
-- \EXE|IEEE_MUL|Add1~9\ = CARRY((\DF2|q\(82) & ((\DF2|q\(114)) # (!\EXE|IEEE_MUL|Add1~7\))) # (!\DF2|q\(82) & (\DF2|q\(114) & !\EXE|IEEE_MUL|Add1~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DF2|q\(82),
	datab => \DF2|q\(114),
	datad => VCC,
	cin => \EXE|IEEE_MUL|Add1~7\,
	combout => \EXE|IEEE_MUL|Add1~8_combout\,
	cout => \EXE|IEEE_MUL|Add1~9\);

-- Location: LCCOMB_X33_Y11_N20
\EXE|IEEE_MUL|Add2~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_MUL|Add2~8_combout\ = (\EXE|IEEE_MUL|Add1~8_combout\ & (\EXE|IEEE_MUL|Add2~7\ $ (GND))) # (!\EXE|IEEE_MUL|Add1~8_combout\ & (!\EXE|IEEE_MUL|Add2~7\ & VCC))
-- \EXE|IEEE_MUL|Add2~9\ = CARRY((\EXE|IEEE_MUL|Add1~8_combout\ & !\EXE|IEEE_MUL|Add2~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_MUL|Add1~8_combout\,
	datad => VCC,
	cin => \EXE|IEEE_MUL|Add2~7\,
	combout => \EXE|IEEE_MUL|Add2~8_combout\,
	cout => \EXE|IEEE_MUL|Add2~9\);

-- Location: LCCOMB_X34_Y12_N22
\EXE|Add1~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add1~54_combout\ = (\EXE|Binput[27]~4_combout\ & ((\EXE|Ainput[27]~9_combout\ & (!\EXE|Add1~53\)) # (!\EXE|Ainput[27]~9_combout\ & ((\EXE|Add1~53\) # (GND))))) # (!\EXE|Binput[27]~4_combout\ & ((\EXE|Ainput[27]~9_combout\ & (\EXE|Add1~53\ & VCC)) # 
-- (!\EXE|Ainput[27]~9_combout\ & (!\EXE|Add1~53\))))
-- \EXE|Add1~55\ = CARRY((\EXE|Binput[27]~4_combout\ & ((!\EXE|Add1~53\) # (!\EXE|Ainput[27]~9_combout\))) # (!\EXE|Binput[27]~4_combout\ & (!\EXE|Ainput[27]~9_combout\ & !\EXE|Add1~53\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Binput[27]~4_combout\,
	datab => \EXE|Ainput[27]~9_combout\,
	datad => VCC,
	cin => \EXE|Add1~53\,
	combout => \EXE|Add1~54_combout\,
	cout => \EXE|Add1~55\);

-- Location: LCCOMB_X30_Y18_N18
\EXE|IEEE_ADD|Select_exp_uu|Add1~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Select_exp_uu|Add1~8_combout\ = (\DF2|q\(82) & (\EXE|IEEE_ADD|Select_exp_uu|Add1~7\ $ (GND))) # (!\DF2|q\(82) & (!\EXE|IEEE_ADD|Select_exp_uu|Add1~7\ & VCC))
-- \EXE|IEEE_ADD|Select_exp_uu|Add1~9\ = CARRY((\DF2|q\(82) & !\EXE|IEEE_ADD|Select_exp_uu|Add1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DF2|q\(82),
	datad => VCC,
	cin => \EXE|IEEE_ADD|Select_exp_uu|Add1~7\,
	combout => \EXE|IEEE_ADD|Select_exp_uu|Add1~8_combout\,
	cout => \EXE|IEEE_ADD|Select_exp_uu|Add1~9\);

-- Location: LCCOMB_X31_Y18_N22
\EXE|IEEE_ADD|Select_exp_uu|Add0~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Select_exp_uu|Add0~12_combout\ = (\DF2|q\(114) & (\EXE|IEEE_ADD|Select_exp_uu|Add0~10\ $ (GND))) # (!\DF2|q\(114) & (!\EXE|IEEE_ADD|Select_exp_uu|Add0~10\ & VCC))
-- \EXE|IEEE_ADD|Select_exp_uu|Add0~13\ = CARRY((\DF2|q\(114) & !\EXE|IEEE_ADD|Select_exp_uu|Add0~10\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DF2|q\(114),
	datad => VCC,
	cin => \EXE|IEEE_ADD|Select_exp_uu|Add0~10\,
	combout => \EXE|IEEE_ADD|Select_exp_uu|Add0~12_combout\,
	cout => \EXE|IEEE_ADD|Select_exp_uu|Add0~13\);

-- Location: LCCOMB_X32_Y14_N12
\EXE|IEEE_ADD|Sub_and_bias_uu|exp_result[4]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Sub_and_bias_uu|exp_result[4]~8_combout\ = (\EXE|IEEE_ADD|Sub_and_bias_uu|Add0~8_combout\ & (\EXE|IEEE_ADD|Sub_and_bias_uu|exp_result[3]~7\ $ (GND))) # (!\EXE|IEEE_ADD|Sub_and_bias_uu|Add0~8_combout\ & 
-- (!\EXE|IEEE_ADD|Sub_and_bias_uu|exp_result[3]~7\ & VCC))
-- \EXE|IEEE_ADD|Sub_and_bias_uu|exp_result[4]~9\ = CARRY((\EXE|IEEE_ADD|Sub_and_bias_uu|Add0~8_combout\ & !\EXE|IEEE_ADD|Sub_and_bias_uu|exp_result[3]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \EXE|IEEE_ADD|Sub_and_bias_uu|Add0~8_combout\,
	datad => VCC,
	cin => \EXE|IEEE_ADD|Sub_and_bias_uu|exp_result[3]~7\,
	combout => \EXE|IEEE_ADD|Sub_and_bias_uu|exp_result[4]~8_combout\,
	cout => \EXE|IEEE_ADD|Sub_and_bias_uu|exp_result[4]~9\);

-- Location: LCCOMB_X33_Y12_N24
\EXE|Add0~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add0~56_combout\ = ((\EXE|Ainput[28]~7_combout\ $ (\EXE|Binput[28]~3_combout\ $ (!\EXE|Add0~55\)))) # (GND)
-- \EXE|Add0~57\ = CARRY((\EXE|Ainput[28]~7_combout\ & ((\EXE|Binput[28]~3_combout\) # (!\EXE|Add0~55\))) # (!\EXE|Ainput[28]~7_combout\ & (\EXE|Binput[28]~3_combout\ & !\EXE|Add0~55\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Ainput[28]~7_combout\,
	datab => \EXE|Binput[28]~3_combout\,
	datad => VCC,
	cin => \EXE|Add0~55\,
	combout => \EXE|Add0~56_combout\,
	cout => \EXE|Add0~57\);

-- Location: LCCOMB_X32_Y11_N12
\EXE|IEEE_MUL|Add1~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_MUL|Add1~10_combout\ = (\DF2|q\(83) & ((\DF2|q\(115) & (\EXE|IEEE_MUL|Add1~9\ & VCC)) # (!\DF2|q\(115) & (!\EXE|IEEE_MUL|Add1~9\)))) # (!\DF2|q\(83) & ((\DF2|q\(115) & (!\EXE|IEEE_MUL|Add1~9\)) # (!\DF2|q\(115) & ((\EXE|IEEE_MUL|Add1~9\) # 
-- (GND)))))
-- \EXE|IEEE_MUL|Add1~11\ = CARRY((\DF2|q\(83) & (!\DF2|q\(115) & !\EXE|IEEE_MUL|Add1~9\)) # (!\DF2|q\(83) & ((!\EXE|IEEE_MUL|Add1~9\) # (!\DF2|q\(115)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DF2|q\(83),
	datab => \DF2|q\(115),
	datad => VCC,
	cin => \EXE|IEEE_MUL|Add1~9\,
	combout => \EXE|IEEE_MUL|Add1~10_combout\,
	cout => \EXE|IEEE_MUL|Add1~11\);

-- Location: LCCOMB_X32_Y11_N26
\EXE|IEEE_MUL|Add0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_MUL|Add0~8_combout\ = (\EXE|IEEE_MUL|Add1~10_combout\ & (\EXE|IEEE_MUL|Add0~7\ $ (GND))) # (!\EXE|IEEE_MUL|Add1~10_combout\ & (!\EXE|IEEE_MUL|Add0~7\ & VCC))
-- \EXE|IEEE_MUL|Add0~9\ = CARRY((\EXE|IEEE_MUL|Add1~10_combout\ & !\EXE|IEEE_MUL|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_MUL|Add1~10_combout\,
	datad => VCC,
	cin => \EXE|IEEE_MUL|Add0~7\,
	combout => \EXE|IEEE_MUL|Add0~8_combout\,
	cout => \EXE|IEEE_MUL|Add0~9\);

-- Location: LCCOMB_X33_Y11_N22
\EXE|IEEE_MUL|Add2~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_MUL|Add2~10_combout\ = (\EXE|IEEE_MUL|Add1~10_combout\ & (!\EXE|IEEE_MUL|Add2~9\)) # (!\EXE|IEEE_MUL|Add1~10_combout\ & ((\EXE|IEEE_MUL|Add2~9\) # (GND)))
-- \EXE|IEEE_MUL|Add2~11\ = CARRY((!\EXE|IEEE_MUL|Add2~9\) # (!\EXE|IEEE_MUL|Add1~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_MUL|Add1~10_combout\,
	datad => VCC,
	cin => \EXE|IEEE_MUL|Add2~9\,
	combout => \EXE|IEEE_MUL|Add2~10_combout\,
	cout => \EXE|IEEE_MUL|Add2~11\);

-- Location: LCCOMB_X34_Y12_N24
\EXE|Add1~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add1~56_combout\ = ((\EXE|Binput[28]~3_combout\ $ (\EXE|Ainput[28]~7_combout\ $ (\EXE|Add1~55\)))) # (GND)
-- \EXE|Add1~57\ = CARRY((\EXE|Binput[28]~3_combout\ & (\EXE|Ainput[28]~7_combout\ & !\EXE|Add1~55\)) # (!\EXE|Binput[28]~3_combout\ & ((\EXE|Ainput[28]~7_combout\) # (!\EXE|Add1~55\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Binput[28]~3_combout\,
	datab => \EXE|Ainput[28]~7_combout\,
	datad => VCC,
	cin => \EXE|Add1~55\,
	combout => \EXE|Add1~56_combout\,
	cout => \EXE|Add1~57\);

-- Location: LCCOMB_X30_Y18_N20
\EXE|IEEE_ADD|Select_exp_uu|Add1~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Select_exp_uu|Add1~10_combout\ = (\DF2|q\(83) & (!\EXE|IEEE_ADD|Select_exp_uu|Add1~9\)) # (!\DF2|q\(83) & ((\EXE|IEEE_ADD|Select_exp_uu|Add1~9\) # (GND)))
-- \EXE|IEEE_ADD|Select_exp_uu|Add1~11\ = CARRY((!\EXE|IEEE_ADD|Select_exp_uu|Add1~9\) # (!\DF2|q\(83)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DF2|q\(83),
	datad => VCC,
	cin => \EXE|IEEE_ADD|Select_exp_uu|Add1~9\,
	combout => \EXE|IEEE_ADD|Select_exp_uu|Add1~10_combout\,
	cout => \EXE|IEEE_ADD|Select_exp_uu|Add1~11\);

-- Location: LCCOMB_X31_Y18_N24
\EXE|IEEE_ADD|Select_exp_uu|Add0~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Select_exp_uu|Add0~15_combout\ = (\DF2|q\(115) & (!\EXE|IEEE_ADD|Select_exp_uu|Add0~13\)) # (!\DF2|q\(115) & ((\EXE|IEEE_ADD|Select_exp_uu|Add0~13\) # (GND)))
-- \EXE|IEEE_ADD|Select_exp_uu|Add0~16\ = CARRY((!\EXE|IEEE_ADD|Select_exp_uu|Add0~13\) # (!\DF2|q\(115)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DF2|q\(115),
	datad => VCC,
	cin => \EXE|IEEE_ADD|Select_exp_uu|Add0~13\,
	combout => \EXE|IEEE_ADD|Select_exp_uu|Add0~15_combout\,
	cout => \EXE|IEEE_ADD|Select_exp_uu|Add0~16\);

-- Location: LCCOMB_X32_Y11_N14
\EXE|IEEE_MUL|Add1~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_MUL|Add1~12_combout\ = ((\DF2|q\(84) $ (\DF2|q\(116) $ (!\EXE|IEEE_MUL|Add1~11\)))) # (GND)
-- \EXE|IEEE_MUL|Add1~13\ = CARRY((\DF2|q\(84) & ((\DF2|q\(116)) # (!\EXE|IEEE_MUL|Add1~11\))) # (!\DF2|q\(84) & (\DF2|q\(116) & !\EXE|IEEE_MUL|Add1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DF2|q\(84),
	datab => \DF2|q\(116),
	datad => VCC,
	cin => \EXE|IEEE_MUL|Add1~11\,
	combout => \EXE|IEEE_MUL|Add1~12_combout\,
	cout => \EXE|IEEE_MUL|Add1~13\);

-- Location: LCCOMB_X32_Y11_N28
\EXE|IEEE_MUL|Add0~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_MUL|Add0~10_combout\ = (\EXE|IEEE_MUL|Add1~12_combout\ & (!\EXE|IEEE_MUL|Add0~9\)) # (!\EXE|IEEE_MUL|Add1~12_combout\ & ((\EXE|IEEE_MUL|Add0~9\) # (GND)))
-- \EXE|IEEE_MUL|Add0~11\ = CARRY((!\EXE|IEEE_MUL|Add0~9\) # (!\EXE|IEEE_MUL|Add1~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \EXE|IEEE_MUL|Add1~12_combout\,
	datad => VCC,
	cin => \EXE|IEEE_MUL|Add0~9\,
	combout => \EXE|IEEE_MUL|Add0~10_combout\,
	cout => \EXE|IEEE_MUL|Add0~11\);

-- Location: LCCOMB_X33_Y12_N26
\EXE|Add0~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add0~58_combout\ = (\EXE|Ainput[29]~5_combout\ & ((\EXE|Binput[29]~2_combout\ & (\EXE|Add0~57\ & VCC)) # (!\EXE|Binput[29]~2_combout\ & (!\EXE|Add0~57\)))) # (!\EXE|Ainput[29]~5_combout\ & ((\EXE|Binput[29]~2_combout\ & (!\EXE|Add0~57\)) # 
-- (!\EXE|Binput[29]~2_combout\ & ((\EXE|Add0~57\) # (GND)))))
-- \EXE|Add0~59\ = CARRY((\EXE|Ainput[29]~5_combout\ & (!\EXE|Binput[29]~2_combout\ & !\EXE|Add0~57\)) # (!\EXE|Ainput[29]~5_combout\ & ((!\EXE|Add0~57\) # (!\EXE|Binput[29]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Ainput[29]~5_combout\,
	datab => \EXE|Binput[29]~2_combout\,
	datad => VCC,
	cin => \EXE|Add0~57\,
	combout => \EXE|Add0~58_combout\,
	cout => \EXE|Add0~59\);

-- Location: LCCOMB_X33_Y11_N24
\EXE|IEEE_MUL|Add2~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_MUL|Add2~12_combout\ = (\EXE|IEEE_MUL|Add1~12_combout\ & (\EXE|IEEE_MUL|Add2~11\ $ (GND))) # (!\EXE|IEEE_MUL|Add1~12_combout\ & (!\EXE|IEEE_MUL|Add2~11\ & VCC))
-- \EXE|IEEE_MUL|Add2~13\ = CARRY((\EXE|IEEE_MUL|Add1~12_combout\ & !\EXE|IEEE_MUL|Add2~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_MUL|Add1~12_combout\,
	datad => VCC,
	cin => \EXE|IEEE_MUL|Add2~11\,
	combout => \EXE|IEEE_MUL|Add2~12_combout\,
	cout => \EXE|IEEE_MUL|Add2~13\);

-- Location: LCCOMB_X34_Y12_N26
\EXE|Add1~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add1~58_combout\ = (\EXE|Ainput[29]~5_combout\ & ((\EXE|Binput[29]~2_combout\ & (!\EXE|Add1~57\)) # (!\EXE|Binput[29]~2_combout\ & (\EXE|Add1~57\ & VCC)))) # (!\EXE|Ainput[29]~5_combout\ & ((\EXE|Binput[29]~2_combout\ & ((\EXE|Add1~57\) # (GND))) # 
-- (!\EXE|Binput[29]~2_combout\ & (!\EXE|Add1~57\))))
-- \EXE|Add1~59\ = CARRY((\EXE|Ainput[29]~5_combout\ & (\EXE|Binput[29]~2_combout\ & !\EXE|Add1~57\)) # (!\EXE|Ainput[29]~5_combout\ & ((\EXE|Binput[29]~2_combout\) # (!\EXE|Add1~57\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Ainput[29]~5_combout\,
	datab => \EXE|Binput[29]~2_combout\,
	datad => VCC,
	cin => \EXE|Add1~57\,
	combout => \EXE|Add1~58_combout\,
	cout => \EXE|Add1~59\);

-- Location: LCCOMB_X30_Y18_N22
\EXE|IEEE_ADD|Select_exp_uu|Add1~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Select_exp_uu|Add1~12_combout\ = (\DF2|q\(84) & (\EXE|IEEE_ADD|Select_exp_uu|Add1~11\ $ (GND))) # (!\DF2|q\(84) & (!\EXE|IEEE_ADD|Select_exp_uu|Add1~11\ & VCC))
-- \EXE|IEEE_ADD|Select_exp_uu|Add1~13\ = CARRY((\DF2|q\(84) & !\EXE|IEEE_ADD|Select_exp_uu|Add1~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DF2|q\(84),
	datad => VCC,
	cin => \EXE|IEEE_ADD|Select_exp_uu|Add1~11\,
	combout => \EXE|IEEE_ADD|Select_exp_uu|Add1~12_combout\,
	cout => \EXE|IEEE_ADD|Select_exp_uu|Add1~13\);

-- Location: LCCOMB_X32_Y18_N24
\EXE|IEEE_ADD|Sub_and_bias_uu|Add0~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Sub_and_bias_uu|Add0~12_combout\ = (\EXE|IEEE_ADD|Select_exp_uu|Add0~20_combout\ & (\EXE|IEEE_ADD|Sub_and_bias_uu|Add0~11\ $ (GND))) # (!\EXE|IEEE_ADD|Select_exp_uu|Add0~20_combout\ & (!\EXE|IEEE_ADD|Sub_and_bias_uu|Add0~11\ & VCC))
-- \EXE|IEEE_ADD|Sub_and_bias_uu|Add0~13\ = CARRY((\EXE|IEEE_ADD|Select_exp_uu|Add0~20_combout\ & !\EXE|IEEE_ADD|Sub_and_bias_uu|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \EXE|IEEE_ADD|Select_exp_uu|Add0~20_combout\,
	datad => VCC,
	cin => \EXE|IEEE_ADD|Sub_and_bias_uu|Add0~11\,
	combout => \EXE|IEEE_ADD|Sub_and_bias_uu|Add0~12_combout\,
	cout => \EXE|IEEE_ADD|Sub_and_bias_uu|Add0~13\);

-- Location: LCCOMB_X32_Y18_N6
\EXE|IEEE_ADD|Sub_and_bias_uu|Add1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Sub_and_bias_uu|Add1~2_combout\ = (\EXE|IEEE_ADD|Sub_and_bias_uu|Add0~12_combout\ & (\EXE|IEEE_ADD|Sub_and_bias_uu|Add1~1\ & VCC)) # (!\EXE|IEEE_ADD|Sub_and_bias_uu|Add0~12_combout\ & (!\EXE|IEEE_ADD|Sub_and_bias_uu|Add1~1\))
-- \EXE|IEEE_ADD|Sub_and_bias_uu|Add1~3\ = CARRY((!\EXE|IEEE_ADD|Sub_and_bias_uu|Add0~12_combout\ & !\EXE|IEEE_ADD|Sub_and_bias_uu|Add1~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|Sub_and_bias_uu|Add0~12_combout\,
	datad => VCC,
	cin => \EXE|IEEE_ADD|Sub_and_bias_uu|Add1~1\,
	combout => \EXE|IEEE_ADD|Sub_and_bias_uu|Add1~2_combout\,
	cout => \EXE|IEEE_ADD|Sub_and_bias_uu|Add1~3\);

-- Location: LCCOMB_X32_Y14_N16
\EXE|IEEE_ADD|Sub_and_bias_uu|exp_result[6]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Sub_and_bias_uu|exp_result[6]~12_combout\ = (\EXE|IEEE_ADD|Sub_and_bias_uu|Add1~2_combout\ & (\EXE|IEEE_ADD|Sub_and_bias_uu|exp_result[5]~11\ $ (GND))) # (!\EXE|IEEE_ADD|Sub_and_bias_uu|Add1~2_combout\ & 
-- (!\EXE|IEEE_ADD|Sub_and_bias_uu|exp_result[5]~11\ & VCC))
-- \EXE|IEEE_ADD|Sub_and_bias_uu|exp_result[6]~13\ = CARRY((\EXE|IEEE_ADD|Sub_and_bias_uu|Add1~2_combout\ & !\EXE|IEEE_ADD|Sub_and_bias_uu|exp_result[5]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|Sub_and_bias_uu|Add1~2_combout\,
	datad => VCC,
	cin => \EXE|IEEE_ADD|Sub_and_bias_uu|exp_result[5]~11\,
	combout => \EXE|IEEE_ADD|Sub_and_bias_uu|exp_result[6]~12_combout\,
	cout => \EXE|IEEE_ADD|Sub_and_bias_uu|exp_result[6]~13\);

-- Location: LCCOMB_X33_Y12_N28
\EXE|Add0~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add0~60_combout\ = ((\EXE|Binput[30]~1_combout\ $ (\EXE|Ainput[30]~3_combout\ $ (!\EXE|Add0~59\)))) # (GND)
-- \EXE|Add0~61\ = CARRY((\EXE|Binput[30]~1_combout\ & ((\EXE|Ainput[30]~3_combout\) # (!\EXE|Add0~59\))) # (!\EXE|Binput[30]~1_combout\ & (\EXE|Ainput[30]~3_combout\ & !\EXE|Add0~59\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Binput[30]~1_combout\,
	datab => \EXE|Ainput[30]~3_combout\,
	datad => VCC,
	cin => \EXE|Add0~59\,
	combout => \EXE|Add0~60_combout\,
	cout => \EXE|Add0~61\);

-- Location: LCCOMB_X32_Y11_N16
\EXE|IEEE_MUL|Add1~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_MUL|Add1~14_combout\ = \DF2|q\(85) $ (\EXE|IEEE_MUL|Add1~13\ $ (\DF2|q\(117)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DF2|q\(85),
	datad => \DF2|q\(117),
	cin => \EXE|IEEE_MUL|Add1~13\,
	combout => \EXE|IEEE_MUL|Add1~14_combout\);

-- Location: LCCOMB_X32_Y11_N30
\EXE|IEEE_MUL|Add0~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_MUL|Add0~12_combout\ = \EXE|IEEE_MUL|Add1~14_combout\ $ (\EXE|IEEE_MUL|Add0~11\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_MUL|Add1~14_combout\,
	cin => \EXE|IEEE_MUL|Add0~11\,
	combout => \EXE|IEEE_MUL|Add0~12_combout\);

-- Location: LCCOMB_X33_Y11_N26
\EXE|IEEE_MUL|Add2~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_MUL|Add2~14_combout\ = \EXE|IEEE_MUL|Add2~13\ $ (!\EXE|IEEE_MUL|Add1~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \EXE|IEEE_MUL|Add1~14_combout\,
	cin => \EXE|IEEE_MUL|Add2~13\,
	combout => \EXE|IEEE_MUL|Add2~14_combout\);

-- Location: LCCOMB_X34_Y12_N28
\EXE|Add1~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add1~60_combout\ = ((\EXE|Ainput[30]~3_combout\ $ (\EXE|Binput[30]~1_combout\ $ (\EXE|Add1~59\)))) # (GND)
-- \EXE|Add1~61\ = CARRY((\EXE|Ainput[30]~3_combout\ & ((!\EXE|Add1~59\) # (!\EXE|Binput[30]~1_combout\))) # (!\EXE|Ainput[30]~3_combout\ & (!\EXE|Binput[30]~1_combout\ & !\EXE|Add1~59\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Ainput[30]~3_combout\,
	datab => \EXE|Binput[30]~1_combout\,
	datad => VCC,
	cin => \EXE|Add1~59\,
	combout => \EXE|Add1~60_combout\,
	cout => \EXE|Add1~61\);

-- Location: LCCOMB_X34_Y12_N30
\EXE|Add1~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add1~62_combout\ = \EXE|Binput[31]~0_combout\ $ (\EXE|Add1~61\ $ (!\EXE|Ainput[31]~63_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \EXE|Binput[31]~0_combout\,
	datad => \EXE|Ainput[31]~63_combout\,
	cin => \EXE|Add1~61\,
	combout => \EXE|Add1~62_combout\);

-- Location: M4K_X41_Y12
\MEM|data_memory|auto_generated|ram_block1a0\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002000000000000000007000000000000000005000000000000000005000000000000000004000000000000000005000000000000000002000000000000000001",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/einik.BGU-USERS/Desktop/201553245/Quatrus/dmemory.hex",
	init_file_layout => "port_a",
	logical_ram_name => "dmemory:MEM|altsyncram:data_memory|altsyncram_n3u3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 8,
	port_b_data_width => 18,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \DF3|q\(0),
	clk0 => \ALT_INV_clock~clkctrl_outclk\,
	portadatain => \MEM|data_memory|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \MEM|data_memory|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \MEM|data_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: M4K_X41_Y15
\MEM|data_memory|auto_generated|ram_block1a18\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000000000000004000000000000000000000000040000000000002000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/einik.BGU-USERS/Desktop/201553245/Quatrus/dmemory.hex",
	init_file_layout => "port_a",
	logical_ram_name => "dmemory:MEM|altsyncram:data_memory|altsyncram_n3u3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 14,
	port_a_first_address => 0,
	port_a_first_bit_number => 18,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 8,
	port_b_data_width => 14,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \DF3|q\(0),
	clk0 => \ALT_INV_clock~clkctrl_outclk\,
	portadatain => \MEM|data_memory|auto_generated|ram_block1a18_PORTADATAIN_bus\,
	portaaddr => \MEM|data_memory|auto_generated|ram_block1a18_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \MEM|data_memory|auto_generated|ram_block1a18_PORTADATAOUT_bus\);

-- Location: M4K_X41_Y11
\IFE|inst_memory|auto_generated|ram_block1a0\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101C000000000000000F18000000000000000E14000000000000000D10000000000000000C0C000000000000000B08000000000000000A040000000000",
	mem_init0 => X"000009000000000000000000E700000000000000060000000000000000050700000000000000070300000000000000E12200000000000000010100000000000000C9040000000000000000EE00000000000000C60400000000000000A00300000000000000A12200000000000000010100000000000000C9000000000000000000F500000000000000C60400000000000000A00800000000000000A12200000000000000010100000000000000CA00000000000000000006000000000000020001000000000000000000000000000000012A2A00000000000000CA0400000000000000C900000000000000000707000000000000000600000000000000000507",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/einik.BGU-USERS/Desktop/201553245/Quatrus/program.hex",
	init_file_layout => "port_a",
	logical_ram_name => "Ifetch:IFE|altsyncram:inst_memory|altsyncram_40s3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_a_write_enable_clock => "none",
	port_b_address_width => 8,
	port_b_data_width => 18,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	clk0 => \clock~clkctrl_outclk\,
	portaaddr => \IFE|inst_memory|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \IFE|inst_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: M4K_X41_Y14
\IFE|inst_memory|auto_generated|ram_block1a8\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"000000000000000000230000000000002300000000000023000000000000230000000000002300000000000023000000000000230000000000002300000000000004FF000000000008000000000000080000000000000400000000000000380000000000080000000000002B00000000000004FF0000000000080000000000000400000000000000280000000000080000000000002B00000000000004FF0000000000080000000000000400000000000000280000000000080000000000002B00000000000004000000000000040000000000000000000000000000800000000000230000000000002300000000000008000000000000080000000000000800",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/einik.BGU-USERS/Desktop/201553245/Quatrus/program.hex",
	init_file_layout => "port_a",
	logical_ram_name => "Ifetch:IFE|altsyncram:inst_memory|altsyncram_40s3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 14,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_a_write_enable_clock => "none",
	port_b_address_width => 8,
	port_b_data_width => 14,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	clk0 => \clock~clkctrl_outclk\,
	portaaddr => \IFE|inst_memory|auto_generated|ram_block1a8_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \IFE|inst_memory|auto_generated|ram_block1a8_PORTADATAOUT_bus\);

-- Location: LCCOMB_X22_Y13_N24
\ID|Mux31~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux31~2_combout\ = (\DF1|q\(33) & (\DF1|q\(34))) # (!\DF1|q\(33) & ((\DF1|q\(34) & ((\ID|register_array[26][0]~regout\))) # (!\DF1|q\(34) & (\ID|register_array[18][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(33),
	datab => \DF1|q\(34),
	datac => \ID|register_array[18][0]~regout\,
	datad => \ID|register_array[26][0]~regout\,
	combout => \ID|Mux31~2_combout\);

-- Location: LCCOMB_X23_Y12_N10
\ID|Mux31~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux31~3_combout\ = (\ID|Mux31~2_combout\ & (((\ID|register_array[30][0]~regout\) # (!\DF1|q\(33))))) # (!\ID|Mux31~2_combout\ & (\ID|register_array[22][0]~regout\ & ((\DF1|q\(33)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[22][0]~regout\,
	datab => \ID|Mux31~2_combout\,
	datac => \ID|register_array[30][0]~regout\,
	datad => \DF1|q\(33),
	combout => \ID|Mux31~3_combout\);

-- Location: LCFF_X22_Y14_N1
\ID|register_array[23][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~0_combout\,
	sload => VCC,
	ena => \ID|register_array[23][5]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[23][0]~regout\);

-- Location: LCFF_X22_Y14_N11
\ID|register_array[19][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~0_combout\,
	sload => VCC,
	ena => \ID|register_array[19][28]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[19][0]~regout\);

-- Location: LCCOMB_X22_Y14_N10
\ID|Mux31~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux31~7_combout\ = (\DF1|q\(34) & (((\DF1|q\(33))))) # (!\DF1|q\(34) & ((\DF1|q\(33) & (\ID|register_array[23][0]~regout\)) # (!\DF1|q\(33) & ((\ID|register_array[19][0]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[23][0]~regout\,
	datab => \DF1|q\(34),
	datac => \ID|register_array[19][0]~regout\,
	datad => \DF1|q\(33),
	combout => \ID|Mux31~7_combout\);

-- Location: LCCOMB_X23_Y14_N2
\ID|Mux31~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux31~8_combout\ = (\ID|Mux31~7_combout\ & (((\ID|register_array[31][0]~regout\) # (!\DF1|q\(34))))) # (!\ID|Mux31~7_combout\ & (\ID|register_array[27][0]~regout\ & ((\DF1|q\(34)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux31~7_combout\,
	datab => \ID|register_array[27][0]~regout\,
	datac => \ID|register_array[31][0]~regout\,
	datad => \DF1|q\(34),
	combout => \ID|Mux31~8_combout\);

-- Location: LCFF_X20_Y10_N1
\ID|register_array[9][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~0_combout\,
	sload => VCC,
	ena => \ID|register_array[9][9]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[9][0]~regout\);

-- Location: LCFF_X19_Y10_N9
\ID|register_array[10][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \ID|register_array~5_combout\,
	ena => \ID|register_array[10][10]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[10][0]~regout\);

-- Location: LCFF_X19_Y10_N19
\ID|register_array[8][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~5_combout\,
	sload => VCC,
	ena => \ID|register_array[8][16]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[8][0]~regout\);

-- Location: LCCOMB_X19_Y10_N18
\ID|Mux31~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux31~10_combout\ = (\DF1|q\(32) & ((\ID|register_array[10][0]~regout\) # ((\DF1|q\(31))))) # (!\DF1|q\(32) & (((\ID|register_array[8][0]~regout\ & !\DF1|q\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[10][0]~regout\,
	datab => \DF1|q\(32),
	datac => \ID|register_array[8][0]~regout\,
	datad => \DF1|q\(31),
	combout => \ID|Mux31~10_combout\);

-- Location: LCFF_X20_Y10_N3
\ID|register_array[11][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~0_combout\,
	sload => VCC,
	ena => \ID|register_array[11][6]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[11][0]~regout\);

-- Location: LCCOMB_X20_Y10_N2
\ID|Mux31~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux31~11_combout\ = (\DF1|q\(31) & ((\ID|Mux31~10_combout\ & (\ID|register_array[11][0]~regout\)) # (!\ID|Mux31~10_combout\ & ((\ID|register_array[9][0]~regout\))))) # (!\DF1|q\(31) & (\ID|Mux31~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(31),
	datab => \ID|Mux31~10_combout\,
	datac => \ID|register_array[11][0]~regout\,
	datad => \ID|register_array[9][0]~regout\,
	combout => \ID|Mux31~11_combout\);

-- Location: LCFF_X22_Y8_N9
\ID|register_array[5][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~0_combout\,
	sload => VCC,
	ena => \ID|register_array[5][20]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[5][0]~regout\);

-- Location: LCFF_X22_Y8_N11
\ID|register_array[4][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~5_combout\,
	sload => VCC,
	ena => \ID|register_array[4][1]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[4][0]~regout\);

-- Location: LCCOMB_X22_Y8_N10
\ID|Mux31~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux31~12_combout\ = (\DF1|q\(32) & (((\DF1|q\(31))))) # (!\DF1|q\(32) & ((\DF1|q\(31) & (\ID|register_array[5][0]~regout\)) # (!\DF1|q\(31) & ((\ID|register_array[4][0]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(32),
	datab => \ID|register_array[5][0]~regout\,
	datac => \ID|register_array[4][0]~regout\,
	datad => \DF1|q\(31),
	combout => \ID|Mux31~12_combout\);

-- Location: LCCOMB_X23_Y8_N0
\ID|Mux31~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux31~13_combout\ = (\ID|Mux31~12_combout\ & ((\ID|register_array[7][0]~regout\) # ((!\DF1|q\(32))))) # (!\ID|Mux31~12_combout\ & (((\ID|register_array[6][0]~regout\ & \DF1|q\(32)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux31~12_combout\,
	datab => \ID|register_array[7][0]~regout\,
	datac => \ID|register_array[6][0]~regout\,
	datad => \DF1|q\(32),
	combout => \ID|Mux31~13_combout\);

-- Location: LCCOMB_X19_Y13_N0
\ID|Mux30~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux30~0_combout\ = (\DF1|q\(34) & ((\ID|register_array[25][1]~regout\) # ((\DF1|q\(33))))) # (!\DF1|q\(34) & (((\ID|register_array[17][1]~regout\ & !\DF1|q\(33)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(34),
	datab => \ID|register_array[25][1]~regout\,
	datac => \ID|register_array[17][1]~regout\,
	datad => \DF1|q\(33),
	combout => \ID|Mux30~0_combout\);

-- Location: LCCOMB_X19_Y13_N18
\ID|Mux30~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux30~1_combout\ = (\DF1|q\(33) & ((\ID|Mux30~0_combout\ & ((\ID|register_array[29][1]~regout\))) # (!\ID|Mux30~0_combout\ & (\ID|register_array[21][1]~regout\)))) # (!\DF1|q\(33) & (((\ID|Mux30~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(33),
	datab => \ID|register_array[21][1]~regout\,
	datac => \ID|register_array[29][1]~regout\,
	datad => \ID|Mux30~0_combout\,
	combout => \ID|Mux30~1_combout\);

-- Location: LCFF_X15_Y13_N5
\ID|register_array[24][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~34_combout\,
	sload => VCC,
	ena => \ID|register_array[24][28]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[24][1]~regout\);

-- Location: LCFF_X15_Y16_N25
\ID|register_array[20][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~34_combout\,
	sload => VCC,
	ena => \ID|register_array[20][26]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[20][1]~regout\);

-- Location: LCFF_X16_Y16_N9
\ID|register_array[16][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~34_combout\,
	sload => VCC,
	ena => \ID|register_array[16][6]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[16][1]~regout\);

-- Location: LCCOMB_X16_Y16_N8
\ID|Mux30~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux30~4_combout\ = (\DF1|q\(33) & ((\DF1|q\(34)) # ((\ID|register_array[20][1]~regout\)))) # (!\DF1|q\(33) & (!\DF1|q\(34) & (\ID|register_array[16][1]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(33),
	datab => \DF1|q\(34),
	datac => \ID|register_array[16][1]~regout\,
	datad => \ID|register_array[20][1]~regout\,
	combout => \ID|Mux30~4_combout\);

-- Location: LCFF_X15_Y13_N15
\ID|register_array[28][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~34_combout\,
	sload => VCC,
	ena => \ID|register_array[28][13]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[28][1]~regout\);

-- Location: LCCOMB_X15_Y13_N14
\ID|Mux30~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux30~5_combout\ = (\ID|Mux30~4_combout\ & (((\ID|register_array[28][1]~regout\) # (!\DF1|q\(34))))) # (!\ID|Mux30~4_combout\ & (\ID|register_array[24][1]~regout\ & ((\DF1|q\(34)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux30~4_combout\,
	datab => \ID|register_array[24][1]~regout\,
	datac => \ID|register_array[28][1]~regout\,
	datad => \DF1|q\(34),
	combout => \ID|Mux30~5_combout\);

-- Location: LCFF_X22_Y8_N29
\ID|register_array[5][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~34_combout\,
	sload => VCC,
	ena => \ID|register_array[5][20]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[5][1]~regout\);

-- Location: LCFF_X22_Y8_N15
\ID|register_array[4][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~34_combout\,
	sload => VCC,
	ena => \ID|register_array[4][1]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[4][1]~regout\);

-- Location: LCCOMB_X22_Y8_N14
\ID|Mux30~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux30~10_combout\ = (\DF1|q\(32) & (((\DF1|q\(31))))) # (!\DF1|q\(32) & ((\DF1|q\(31) & (\ID|register_array[5][1]~regout\)) # (!\DF1|q\(31) & ((\ID|register_array[4][1]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(32),
	datab => \ID|register_array[5][1]~regout\,
	datac => \ID|register_array[4][1]~regout\,
	datad => \DF1|q\(31),
	combout => \ID|Mux30~10_combout\);

-- Location: LCCOMB_X23_Y8_N22
\ID|Mux30~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux30~11_combout\ = (\ID|Mux30~10_combout\ & (((\ID|register_array[7][1]~regout\) # (!\DF1|q\(32))))) # (!\ID|Mux30~10_combout\ & (\ID|register_array[6][1]~regout\ & ((\DF1|q\(32)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[6][1]~regout\,
	datab => \ID|Mux30~10_combout\,
	datac => \ID|register_array[7][1]~regout\,
	datad => \DF1|q\(32),
	combout => \ID|Mux30~11_combout\);

-- Location: LCCOMB_X19_Y10_N14
\ID|Mux30~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux30~12_combout\ = (\DF1|q\(32) & ((\ID|register_array[10][1]~regout\) # ((\DF1|q\(31))))) # (!\DF1|q\(32) & (((\ID|register_array[8][1]~regout\ & !\DF1|q\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(32),
	datab => \ID|register_array[10][1]~regout\,
	datac => \ID|register_array[8][1]~regout\,
	datad => \DF1|q\(31),
	combout => \ID|Mux30~12_combout\);

-- Location: LCFF_X19_Y15_N29
\ID|register_array[21][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~37_combout\,
	sload => VCC,
	ena => \ID|register_array[21][27]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[21][2]~regout\);

-- Location: LCFF_X18_Y15_N27
\ID|register_array[17][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~36_combout\,
	sload => VCC,
	ena => \ID|register_array[17][18]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[17][2]~regout\);

-- Location: LCCOMB_X18_Y15_N26
\ID|Mux29~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux29~0_combout\ = (\DF1|q\(34) & (\DF1|q\(33))) # (!\DF1|q\(34) & ((\DF1|q\(33) & ((\ID|register_array[21][2]~regout\))) # (!\DF1|q\(33) & (\ID|register_array[17][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(34),
	datab => \DF1|q\(33),
	datac => \ID|register_array[17][2]~regout\,
	datad => \ID|register_array[21][2]~regout\,
	combout => \ID|Mux29~0_combout\);

-- Location: LCCOMB_X25_Y17_N24
\ID|Mux29~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux29~1_combout\ = (\ID|Mux29~0_combout\ & (((\ID|register_array[29][2]~regout\)) # (!\DF1|q\(34)))) # (!\ID|Mux29~0_combout\ & (\DF1|q\(34) & ((\ID|register_array[25][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux29~0_combout\,
	datab => \DF1|q\(34),
	datac => \ID|register_array[29][2]~regout\,
	datad => \ID|register_array[25][2]~regout\,
	combout => \ID|Mux29~1_combout\);

-- Location: LCFF_X21_Y16_N25
\ID|register_array[26][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~36_combout\,
	sload => VCC,
	ena => \ID|register_array[26][25]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[26][2]~regout\);

-- Location: LCFF_X19_Y16_N27
\ID|register_array[20][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~37_combout\,
	sload => VCC,
	ena => \ID|register_array[20][26]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[20][2]~regout\);

-- Location: LCFF_X16_Y14_N9
\ID|register_array[24][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~36_combout\,
	sload => VCC,
	ena => \ID|register_array[24][28]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[24][2]~regout\);

-- Location: LCFF_X16_Y14_N11
\ID|register_array[16][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~36_combout\,
	sload => VCC,
	ena => \ID|register_array[16][6]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[16][2]~regout\);

-- Location: LCCOMB_X16_Y14_N10
\ID|Mux29~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux29~4_combout\ = (\DF1|q\(34) & ((\ID|register_array[24][2]~regout\) # ((\DF1|q\(33))))) # (!\DF1|q\(34) & (((\ID|register_array[16][2]~regout\ & !\DF1|q\(33)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[24][2]~regout\,
	datab => \DF1|q\(34),
	datac => \ID|register_array[16][2]~regout\,
	datad => \DF1|q\(33),
	combout => \ID|Mux29~4_combout\);

-- Location: LCFF_X19_Y16_N5
\ID|register_array[28][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~37_combout\,
	sload => VCC,
	ena => \ID|register_array[28][13]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[28][2]~regout\);

-- Location: LCCOMB_X19_Y16_N26
\ID|Mux29~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux29~5_combout\ = (\ID|Mux29~4_combout\ & ((\ID|register_array[28][2]~regout\) # ((!\DF1|q\(33))))) # (!\ID|Mux29~4_combout\ & (((\ID|register_array[20][2]~regout\ & \DF1|q\(33)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux29~4_combout\,
	datab => \ID|register_array[28][2]~regout\,
	datac => \ID|register_array[20][2]~regout\,
	datad => \DF1|q\(33),
	combout => \ID|Mux29~5_combout\);

-- Location: LCFF_X20_Y10_N25
\ID|register_array[9][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \ID|register_array~36_combout\,
	ena => \ID|register_array[9][9]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[9][2]~regout\);

-- Location: LCFF_X19_Y10_N1
\ID|register_array[10][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~36_combout\,
	sload => VCC,
	ena => \ID|register_array[10][10]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[10][2]~regout\);

-- Location: LCFF_X22_Y8_N1
\ID|register_array[5][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~37_combout\,
	sload => VCC,
	ena => \ID|register_array[5][20]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[5][2]~regout\);

-- Location: LCFF_X22_Y8_N3
\ID|register_array[4][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~37_combout\,
	sload => VCC,
	ena => \ID|register_array[4][1]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[4][2]~regout\);

-- Location: LCCOMB_X22_Y8_N2
\ID|Mux29~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux29~12_combout\ = (\DF1|q\(31) & ((\DF1|q\(32)) # ((\ID|register_array[5][2]~regout\)))) # (!\DF1|q\(31) & (!\DF1|q\(32) & (\ID|register_array[4][2]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(31),
	datab => \DF1|q\(32),
	datac => \ID|register_array[4][2]~regout\,
	datad => \ID|register_array[5][2]~regout\,
	combout => \ID|Mux29~12_combout\);

-- Location: LCFF_X21_Y8_N25
\ID|register_array[14][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~37_combout\,
	sload => VCC,
	ena => \ID|register_array[14][24]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[14][2]~regout\);

-- Location: LCFF_X20_Y8_N17
\ID|register_array[13][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~37_combout\,
	sload => VCC,
	ena => \ID|register_array[13][4]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[13][2]~regout\);

-- Location: LCFF_X20_Y8_N27
\ID|register_array[12][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~37_combout\,
	sload => VCC,
	ena => \ID|register_array[12][10]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[12][2]~regout\);

-- Location: LCCOMB_X20_Y8_N26
\ID|Mux29~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux29~17_combout\ = (\DF1|q\(32) & (\DF1|q\(31))) # (!\DF1|q\(32) & ((\DF1|q\(31) & ((\ID|register_array[13][2]~regout\))) # (!\DF1|q\(31) & (\ID|register_array[12][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(32),
	datab => \DF1|q\(31),
	datac => \ID|register_array[12][2]~regout\,
	datad => \ID|register_array[13][2]~regout\,
	combout => \ID|Mux29~17_combout\);

-- Location: LCFF_X21_Y8_N11
\ID|register_array[15][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~37_combout\,
	sload => VCC,
	ena => \ID|register_array[15][11]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[15][2]~regout\);

-- Location: LCCOMB_X21_Y8_N10
\ID|Mux29~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux29~18_combout\ = (\ID|Mux29~17_combout\ & (((\ID|register_array[15][2]~regout\) # (!\DF1|q\(32))))) # (!\ID|Mux29~17_combout\ & (\ID|register_array[14][2]~regout\ & ((\DF1|q\(32)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[14][2]~regout\,
	datab => \ID|Mux29~17_combout\,
	datac => \ID|register_array[15][2]~regout\,
	datad => \DF1|q\(32),
	combout => \ID|Mux29~18_combout\);

-- Location: LCFF_X18_Y13_N5
\ID|register_array[25][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~39_combout\,
	sload => VCC,
	ena => \ID|register_array[25][6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[25][3]~regout\);

-- Location: LCFF_X21_Y13_N17
\ID|register_array[26][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~39_combout\,
	sload => VCC,
	ena => \ID|register_array[26][25]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[26][3]~regout\);

-- Location: LCFF_X14_Y11_N9
\ID|register_array[22][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~38_combout\,
	sload => VCC,
	ena => \ID|register_array[22][23]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[22][3]~regout\);

-- Location: LCFF_X14_Y11_N27
\ID|register_array[18][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~38_combout\,
	sload => VCC,
	ena => \ID|register_array[18][11]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[18][3]~regout\);

-- Location: LCCOMB_X14_Y11_N26
\ID|Mux28~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux28~2_combout\ = (\DF1|q\(34) & (((\DF1|q\(33))))) # (!\DF1|q\(34) & ((\DF1|q\(33) & (\ID|register_array[22][3]~regout\)) # (!\DF1|q\(33) & ((\ID|register_array[18][3]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(34),
	datab => \ID|register_array[22][3]~regout\,
	datac => \ID|register_array[18][3]~regout\,
	datad => \DF1|q\(33),
	combout => \ID|Mux28~2_combout\);

-- Location: LCFF_X14_Y13_N9
\ID|register_array[30][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~39_combout\,
	sload => VCC,
	ena => \ID|register_array[30][20]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[30][3]~regout\);

-- Location: LCCOMB_X14_Y13_N8
\ID|Mux28~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux28~3_combout\ = (\ID|Mux28~2_combout\ & (((\ID|register_array[30][3]~regout\)) # (!\DF1|q\(34)))) # (!\ID|Mux28~2_combout\ & (\DF1|q\(34) & ((\ID|register_array[26][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux28~2_combout\,
	datab => \DF1|q\(34),
	datac => \ID|register_array[30][3]~regout\,
	datad => \ID|register_array[26][3]~regout\,
	combout => \ID|Mux28~3_combout\);

-- Location: LCFF_X15_Y12_N1
\ID|register_array[24][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~39_combout\,
	sload => VCC,
	ena => \ID|register_array[24][28]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[24][3]~regout\);

-- Location: LCFF_X15_Y15_N11
\ID|register_array[20][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~38_combout\,
	sload => VCC,
	ena => \ID|register_array[20][26]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[20][3]~regout\);

-- Location: LCFF_X15_Y15_N13
\ID|register_array[16][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~38_combout\,
	sload => VCC,
	ena => \ID|register_array[16][6]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[16][3]~regout\);

-- Location: LCCOMB_X15_Y15_N12
\ID|Mux28~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux28~4_combout\ = (\DF1|q\(34) & (\DF1|q\(33))) # (!\DF1|q\(34) & ((\DF1|q\(33) & ((\ID|register_array[20][3]~regout\))) # (!\DF1|q\(33) & (\ID|register_array[16][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(34),
	datab => \DF1|q\(33),
	datac => \ID|register_array[16][3]~regout\,
	datad => \ID|register_array[20][3]~regout\,
	combout => \ID|Mux28~4_combout\);

-- Location: LCFF_X15_Y12_N27
\ID|register_array[28][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~39_combout\,
	sload => VCC,
	ena => \ID|register_array[28][13]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[28][3]~regout\);

-- Location: LCCOMB_X15_Y12_N26
\ID|Mux28~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux28~5_combout\ = (\ID|Mux28~4_combout\ & (((\ID|register_array[28][3]~regout\)) # (!\DF1|q\(34)))) # (!\ID|Mux28~4_combout\ & (\DF1|q\(34) & ((\ID|register_array[24][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux28~4_combout\,
	datab => \DF1|q\(34),
	datac => \ID|register_array[28][3]~regout\,
	datad => \ID|register_array[24][3]~regout\,
	combout => \ID|Mux28~5_combout\);

-- Location: LCCOMB_X15_Y12_N20
\ID|Mux28~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux28~6_combout\ = (\DF1|q\(31) & (((\DF1|q\(32))))) # (!\DF1|q\(31) & ((\DF1|q\(32) & ((\ID|Mux28~3_combout\))) # (!\DF1|q\(32) & (\ID|Mux28~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(31),
	datab => \ID|Mux28~5_combout\,
	datac => \DF1|q\(32),
	datad => \ID|Mux28~3_combout\,
	combout => \ID|Mux28~6_combout\);

-- Location: LCCOMB_X22_Y8_N6
\ID|Mux28~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux28~10_combout\ = (\DF1|q\(32) & (((\DF1|q\(31))))) # (!\DF1|q\(32) & ((\DF1|q\(31) & (\ID|register_array[5][3]~regout\)) # (!\DF1|q\(31) & ((\ID|register_array[4][3]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(32),
	datab => \ID|register_array[5][3]~regout\,
	datac => \ID|register_array[4][3]~regout\,
	datad => \DF1|q\(31),
	combout => \ID|Mux28~10_combout\);

-- Location: LCCOMB_X19_Y10_N30
\ID|Mux28~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux28~12_combout\ = (\DF1|q\(32) & ((\ID|register_array[10][3]~regout\) # ((\DF1|q\(31))))) # (!\DF1|q\(32) & (((\ID|register_array[8][3]~regout\ & !\DF1|q\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[10][3]~regout\,
	datab => \DF1|q\(32),
	datac => \ID|register_array[8][3]~regout\,
	datad => \DF1|q\(31),
	combout => \ID|Mux28~12_combout\);

-- Location: LCFF_X21_Y8_N5
\ID|register_array[14][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~39_combout\,
	sload => VCC,
	ena => \ID|register_array[14][24]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[14][3]~regout\);

-- Location: LCFF_X20_Y8_N21
\ID|register_array[13][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~39_combout\,
	sload => VCC,
	ena => \ID|register_array[13][4]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[13][3]~regout\);

-- Location: LCFF_X20_Y8_N23
\ID|register_array[12][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~39_combout\,
	sload => VCC,
	ena => \ID|register_array[12][10]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[12][3]~regout\);

-- Location: LCCOMB_X20_Y8_N22
\ID|Mux28~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux28~17_combout\ = (\DF1|q\(31) & ((\ID|register_array[13][3]~regout\) # ((\DF1|q\(32))))) # (!\DF1|q\(31) & (((\ID|register_array[12][3]~regout\ & !\DF1|q\(32)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[13][3]~regout\,
	datab => \DF1|q\(31),
	datac => \ID|register_array[12][3]~regout\,
	datad => \DF1|q\(32),
	combout => \ID|Mux28~17_combout\);

-- Location: LCFF_X30_Y12_N17
\ID|register_array[15][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \ID|register_array~39_combout\,
	ena => \ID|register_array[15][11]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[15][3]~regout\);

-- Location: LCCOMB_X21_Y8_N4
\ID|Mux28~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux28~18_combout\ = (\ID|Mux28~17_combout\ & ((\ID|register_array[15][3]~regout\) # ((!\DF1|q\(32))))) # (!\ID|Mux28~17_combout\ & (((\ID|register_array[14][3]~regout\ & \DF1|q\(32)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[15][3]~regout\,
	datab => \ID|Mux28~17_combout\,
	datac => \ID|register_array[14][3]~regout\,
	datad => \DF1|q\(32),
	combout => \ID|Mux28~18_combout\);

-- Location: LCFF_X20_Y16_N29
\ID|register_array[22][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~40_combout\,
	sload => VCC,
	ena => \ID|register_array[22][23]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[22][4]~regout\);

-- Location: LCFF_X21_Y16_N5
\ID|register_array[26][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~40_combout\,
	sload => VCC,
	ena => \ID|register_array[26][25]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[26][4]~regout\);

-- Location: LCFF_X21_Y16_N7
\ID|register_array[18][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~40_combout\,
	sload => VCC,
	ena => \ID|register_array[18][11]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[18][4]~regout\);

-- Location: LCCOMB_X21_Y16_N6
\ID|Mux27~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux27~2_combout\ = (\DF1|q\(34) & ((\ID|register_array[26][4]~regout\) # ((\DF1|q\(33))))) # (!\DF1|q\(34) & (((\ID|register_array[18][4]~regout\ & !\DF1|q\(33)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(34),
	datab => \ID|register_array[26][4]~regout\,
	datac => \ID|register_array[18][4]~regout\,
	datad => \DF1|q\(33),
	combout => \ID|Mux27~2_combout\);

-- Location: LCFF_X20_Y16_N23
\ID|register_array[30][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~40_combout\,
	sload => VCC,
	ena => \ID|register_array[30][20]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[30][4]~regout\);

-- Location: LCCOMB_X20_Y16_N22
\ID|Mux27~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux27~3_combout\ = (\ID|Mux27~2_combout\ & (((\ID|register_array[30][4]~regout\) # (!\DF1|q\(33))))) # (!\ID|Mux27~2_combout\ & (\ID|register_array[22][4]~regout\ & ((\DF1|q\(33)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux27~2_combout\,
	datab => \ID|register_array[22][4]~regout\,
	datac => \ID|register_array[30][4]~regout\,
	datad => \DF1|q\(33),
	combout => \ID|Mux27~3_combout\);

-- Location: LCFF_X16_Y13_N17
\ID|register_array[20][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~40_combout\,
	sload => VCC,
	ena => \ID|register_array[20][26]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[20][4]~regout\);

-- Location: LCFF_X16_Y14_N21
\ID|register_array[24][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~40_combout\,
	sload => VCC,
	ena => \ID|register_array[24][28]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[24][4]~regout\);

-- Location: LCFF_X16_Y14_N7
\ID|register_array[16][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~40_combout\,
	sload => VCC,
	ena => \ID|register_array[16][6]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[16][4]~regout\);

-- Location: LCCOMB_X16_Y14_N6
\ID|Mux27~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux27~4_combout\ = (\DF1|q\(34) & ((\ID|register_array[24][4]~regout\) # ((\DF1|q\(33))))) # (!\DF1|q\(34) & (((\ID|register_array[16][4]~regout\ & !\DF1|q\(33)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[24][4]~regout\,
	datab => \DF1|q\(34),
	datac => \ID|register_array[16][4]~regout\,
	datad => \DF1|q\(33),
	combout => \ID|Mux27~4_combout\);

-- Location: LCFF_X16_Y13_N11
\ID|register_array[28][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~40_combout\,
	sload => VCC,
	ena => \ID|register_array[28][13]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[28][4]~regout\);

-- Location: LCCOMB_X16_Y13_N10
\ID|Mux27~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux27~5_combout\ = (\ID|Mux27~4_combout\ & (((\ID|register_array[28][4]~regout\) # (!\DF1|q\(33))))) # (!\ID|Mux27~4_combout\ & (\ID|register_array[20][4]~regout\ & ((\DF1|q\(33)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[20][4]~regout\,
	datab => \ID|Mux27~4_combout\,
	datac => \ID|register_array[28][4]~regout\,
	datad => \DF1|q\(33),
	combout => \ID|Mux27~5_combout\);

-- Location: LCCOMB_X16_Y13_N20
\ID|Mux27~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux27~6_combout\ = (\DF1|q\(32) & (((\ID|Mux27~3_combout\) # (\DF1|q\(31))))) # (!\DF1|q\(32) & (\ID|Mux27~5_combout\ & ((!\DF1|q\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux27~5_combout\,
	datab => \DF1|q\(32),
	datac => \ID|Mux27~3_combout\,
	datad => \DF1|q\(31),
	combout => \ID|Mux27~6_combout\);

-- Location: LCFF_X19_Y10_N17
\ID|register_array[10][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~41_combout\,
	sload => VCC,
	ena => \ID|register_array[10][10]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[10][4]~regout\);

-- Location: LCFF_X22_Y8_N17
\ID|register_array[5][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~41_combout\,
	sload => VCC,
	ena => \ID|register_array[5][20]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[5][4]~regout\);

-- Location: LCFF_X25_Y12_N17
\ID|register_array[14][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~41_combout\,
	sload => VCC,
	ena => \ID|register_array[14][24]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[14][4]~regout\);

-- Location: LCFF_X20_Y8_N11
\ID|register_array[12][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~41_combout\,
	sload => VCC,
	ena => \ID|register_array[12][10]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[12][4]~regout\);

-- Location: LCCOMB_X20_Y8_N10
\ID|Mux27~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux27~17_combout\ = (\DF1|q\(32) & (\DF1|q\(31))) # (!\DF1|q\(32) & ((\DF1|q\(31) & ((\ID|register_array[13][4]~regout\))) # (!\DF1|q\(31) & (\ID|register_array[12][4]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(32),
	datab => \DF1|q\(31),
	datac => \ID|register_array[12][4]~regout\,
	datad => \ID|register_array[13][4]~regout\,
	combout => \ID|Mux27~17_combout\);

-- Location: LCCOMB_X25_Y12_N16
\ID|Mux27~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux27~18_combout\ = (\DF1|q\(32) & ((\ID|Mux27~17_combout\ & ((\ID|register_array[15][4]~regout\))) # (!\ID|Mux27~17_combout\ & (\ID|register_array[14][4]~regout\)))) # (!\DF1|q\(32) & (\ID|Mux27~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(32),
	datab => \ID|Mux27~17_combout\,
	datac => \ID|register_array[14][4]~regout\,
	datad => \ID|register_array[15][4]~regout\,
	combout => \ID|Mux27~18_combout\);

-- Location: LCFF_X18_Y13_N1
\ID|register_array[25][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~42_combout\,
	sload => VCC,
	ena => \ID|register_array[25][6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[25][5]~regout\);

-- Location: LCFF_X18_Y15_N31
\ID|register_array[17][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~42_combout\,
	sload => VCC,
	ena => \ID|register_array[17][18]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[17][5]~regout\);

-- Location: LCCOMB_X18_Y15_N30
\ID|Mux26~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux26~0_combout\ = (\DF1|q\(34) & ((\DF1|q\(33)) # ((\ID|register_array[25][5]~regout\)))) # (!\DF1|q\(34) & (!\DF1|q\(33) & (\ID|register_array[17][5]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(34),
	datab => \DF1|q\(33),
	datac => \ID|register_array[17][5]~regout\,
	datad => \ID|register_array[25][5]~regout\,
	combout => \ID|Mux26~0_combout\);

-- Location: LCFF_X21_Y13_N3
\ID|register_array[26][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~42_combout\,
	sload => VCC,
	ena => \ID|register_array[26][25]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[26][5]~regout\);

-- Location: LCFF_X18_Y17_N9
\ID|register_array[22][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~42_combout\,
	sload => VCC,
	ena => \ID|register_array[22][23]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[22][5]~regout\);

-- Location: LCFF_X13_Y13_N17
\ID|register_array[18][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~42_combout\,
	sload => VCC,
	ena => \ID|register_array[18][11]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[18][5]~regout\);

-- Location: LCCOMB_X13_Y13_N16
\ID|Mux26~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux26~2_combout\ = (\DF1|q\(34) & (((\DF1|q\(33))))) # (!\DF1|q\(34) & ((\DF1|q\(33) & (\ID|register_array[22][5]~regout\)) # (!\DF1|q\(33) & ((\ID|register_array[18][5]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(34),
	datab => \ID|register_array[22][5]~regout\,
	datac => \ID|register_array[18][5]~regout\,
	datad => \DF1|q\(33),
	combout => \ID|Mux26~2_combout\);

-- Location: LCFF_X21_Y13_N5
\ID|register_array[30][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~42_combout\,
	sload => VCC,
	ena => \ID|register_array[30][20]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[30][5]~regout\);

-- Location: LCCOMB_X21_Y13_N2
\ID|Mux26~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux26~3_combout\ = (\DF1|q\(34) & ((\ID|Mux26~2_combout\ & (\ID|register_array[30][5]~regout\)) # (!\ID|Mux26~2_combout\ & ((\ID|register_array[26][5]~regout\))))) # (!\DF1|q\(34) & (((\ID|Mux26~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(34),
	datab => \ID|register_array[30][5]~regout\,
	datac => \ID|register_array[26][5]~regout\,
	datad => \ID|Mux26~2_combout\,
	combout => \ID|Mux26~3_combout\);

-- Location: LCFF_X15_Y13_N13
\ID|register_array[24][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~42_combout\,
	sload => VCC,
	ena => \ID|register_array[24][28]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[24][5]~regout\);

-- Location: LCFF_X15_Y16_N3
\ID|register_array[20][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~42_combout\,
	sload => VCC,
	ena => \ID|register_array[20][26]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[20][5]~regout\);

-- Location: LCFF_X14_Y16_N17
\ID|register_array[16][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~42_combout\,
	sload => VCC,
	ena => \ID|register_array[16][6]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[16][5]~regout\);

-- Location: LCCOMB_X14_Y16_N16
\ID|Mux26~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux26~4_combout\ = (\DF1|q\(34) & (((\DF1|q\(33))))) # (!\DF1|q\(34) & ((\DF1|q\(33) & (\ID|register_array[20][5]~regout\)) # (!\DF1|q\(33) & ((\ID|register_array[16][5]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[20][5]~regout\,
	datab => \DF1|q\(34),
	datac => \ID|register_array[16][5]~regout\,
	datad => \DF1|q\(33),
	combout => \ID|Mux26~4_combout\);

-- Location: LCFF_X15_Y13_N31
\ID|register_array[28][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~42_combout\,
	sload => VCC,
	ena => \ID|register_array[28][13]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[28][5]~regout\);

-- Location: LCCOMB_X15_Y13_N30
\ID|Mux26~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux26~5_combout\ = (\ID|Mux26~4_combout\ & (((\ID|register_array[28][5]~regout\) # (!\DF1|q\(34))))) # (!\ID|Mux26~4_combout\ & (\ID|register_array[24][5]~regout\ & ((\DF1|q\(34)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[24][5]~regout\,
	datab => \ID|Mux26~4_combout\,
	datac => \ID|register_array[28][5]~regout\,
	datad => \DF1|q\(34),
	combout => \ID|Mux26~5_combout\);

-- Location: LCCOMB_X15_Y13_N24
\ID|Mux26~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux26~6_combout\ = (\DF1|q\(32) & ((\ID|Mux26~3_combout\) # ((\DF1|q\(31))))) # (!\DF1|q\(32) & (((\ID|Mux26~5_combout\ & !\DF1|q\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux26~3_combout\,
	datab => \ID|Mux26~5_combout\,
	datac => \DF1|q\(32),
	datad => \DF1|q\(31),
	combout => \ID|Mux26~6_combout\);

-- Location: LCFF_X26_Y14_N17
\ID|register_array[27][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~42_combout\,
	sload => VCC,
	ena => \ID|register_array[27][12]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[27][5]~regout\);

-- Location: LCFF_X22_Y14_N15
\ID|register_array[19][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~42_combout\,
	sload => VCC,
	ena => \ID|register_array[19][28]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[19][5]~regout\);

-- Location: LCCOMB_X22_Y14_N14
\ID|Mux26~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux26~7_combout\ = (\DF1|q\(34) & ((\ID|register_array[27][5]~regout\) # ((\DF1|q\(33))))) # (!\DF1|q\(34) & (((\ID|register_array[19][5]~regout\ & !\DF1|q\(33)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(34),
	datab => \ID|register_array[27][5]~regout\,
	datac => \ID|register_array[19][5]~regout\,
	datad => \DF1|q\(33),
	combout => \ID|Mux26~7_combout\);

-- Location: LCFF_X22_Y8_N21
\ID|register_array[5][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~42_combout\,
	sload => VCC,
	ena => \ID|register_array[5][20]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[5][5]~regout\);

-- Location: LCFF_X19_Y10_N13
\ID|register_array[10][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~42_combout\,
	sload => VCC,
	ena => \ID|register_array[10][10]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[10][5]~regout\);

-- Location: LCFF_X18_Y10_N13
\ID|register_array[11][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~42_combout\,
	sload => VCC,
	ena => \ID|register_array[11][6]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[11][5]~regout\);

-- Location: LCFF_X20_Y8_N5
\ID|register_array[13][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~42_combout\,
	sload => VCC,
	ena => \ID|register_array[13][4]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[13][5]~regout\);

-- Location: LCFF_X20_Y8_N31
\ID|register_array[12][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~42_combout\,
	sload => VCC,
	ena => \ID|register_array[12][10]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[12][5]~regout\);

-- Location: LCCOMB_X20_Y8_N30
\ID|Mux26~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux26~17_combout\ = (\DF1|q\(32) & (\DF1|q\(31))) # (!\DF1|q\(32) & ((\DF1|q\(31) & ((\ID|register_array[13][5]~regout\))) # (!\DF1|q\(31) & (\ID|register_array[12][5]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(32),
	datab => \DF1|q\(31),
	datac => \ID|register_array[12][5]~regout\,
	datad => \ID|register_array[13][5]~regout\,
	combout => \ID|Mux26~17_combout\);

-- Location: LCCOMB_X22_Y9_N4
\ID|Mux26~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux26~18_combout\ = (\DF1|q\(32) & ((\ID|Mux26~17_combout\ & ((\ID|register_array[15][5]~regout\))) # (!\ID|Mux26~17_combout\ & (\ID|register_array[14][5]~regout\)))) # (!\DF1|q\(32) & (\ID|Mux26~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(32),
	datab => \ID|Mux26~17_combout\,
	datac => \ID|register_array[14][5]~regout\,
	datad => \ID|register_array[15][5]~regout\,
	combout => \ID|Mux26~18_combout\);

-- Location: LCFF_X20_Y15_N9
\ID|register_array[25][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~43_combout\,
	sload => VCC,
	ena => \ID|register_array[25][6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[25][6]~regout\);

-- Location: LCFF_X19_Y15_N11
\ID|register_array[21][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~43_combout\,
	sload => VCC,
	ena => \ID|register_array[21][27]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[21][6]~regout\);

-- Location: LCFF_X20_Y18_N27
\ID|register_array[17][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~43_combout\,
	sload => VCC,
	ena => \ID|register_array[17][18]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[17][6]~regout\);

-- Location: LCCOMB_X20_Y18_N26
\ID|Mux25~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux25~0_combout\ = (\DF1|q\(33) & ((\ID|register_array[21][6]~regout\) # ((\DF1|q\(34))))) # (!\DF1|q\(33) & (((\ID|register_array[17][6]~regout\ & !\DF1|q\(34)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[21][6]~regout\,
	datab => \DF1|q\(33),
	datac => \ID|register_array[17][6]~regout\,
	datad => \DF1|q\(34),
	combout => \ID|Mux25~0_combout\);

-- Location: LCFF_X20_Y15_N3
\ID|register_array[29][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~43_combout\,
	sload => VCC,
	ena => \ID|register_array[29][19]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[29][6]~regout\);

-- Location: LCCOMB_X20_Y15_N2
\ID|Mux25~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux25~1_combout\ = (\ID|Mux25~0_combout\ & (((\ID|register_array[29][6]~regout\) # (!\DF1|q\(34))))) # (!\ID|Mux25~0_combout\ & (\ID|register_array[25][6]~regout\ & ((\DF1|q\(34)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux25~0_combout\,
	datab => \ID|register_array[25][6]~regout\,
	datac => \ID|register_array[29][6]~regout\,
	datad => \DF1|q\(34),
	combout => \ID|Mux25~1_combout\);

-- Location: LCFF_X16_Y14_N17
\ID|register_array[24][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~43_combout\,
	sload => VCC,
	ena => \ID|register_array[24][28]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[24][6]~regout\);

-- Location: LCFF_X16_Y14_N19
\ID|register_array[16][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~43_combout\,
	sload => VCC,
	ena => \ID|register_array[16][6]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[16][6]~regout\);

-- Location: LCCOMB_X16_Y14_N18
\ID|Mux25~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux25~4_combout\ = (\DF1|q\(34) & ((\ID|register_array[24][6]~regout\) # ((\DF1|q\(33))))) # (!\DF1|q\(34) & (((\ID|register_array[16][6]~regout\ & !\DF1|q\(33)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[24][6]~regout\,
	datab => \DF1|q\(34),
	datac => \ID|register_array[16][6]~regout\,
	datad => \DF1|q\(33),
	combout => \ID|Mux25~4_combout\);

-- Location: LCFF_X26_Y10_N21
\ID|register_array[6][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~43_combout\,
	sload => VCC,
	ena => \ID|register_array[6][5]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[6][6]~regout\);

-- Location: LCFF_X22_Y8_N25
\ID|register_array[5][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~43_combout\,
	sload => VCC,
	ena => \ID|register_array[5][20]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[5][6]~regout\);

-- Location: LCFF_X22_Y8_N27
\ID|register_array[4][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~43_combout\,
	sload => VCC,
	ena => \ID|register_array[4][1]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[4][6]~regout\);

-- Location: LCCOMB_X22_Y8_N26
\ID|Mux25~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux25~12_combout\ = (\DF1|q\(32) & (((\DF1|q\(31))))) # (!\DF1|q\(32) & ((\DF1|q\(31) & (\ID|register_array[5][6]~regout\)) # (!\DF1|q\(31) & ((\ID|register_array[4][6]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[5][6]~regout\,
	datab => \DF1|q\(32),
	datac => \ID|register_array[4][6]~regout\,
	datad => \DF1|q\(31),
	combout => \ID|Mux25~12_combout\);

-- Location: LCFF_X26_Y10_N23
\ID|register_array[7][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~43_combout\,
	sload => VCC,
	ena => \ID|register_array[7][16]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[7][6]~regout\);

-- Location: LCCOMB_X26_Y10_N20
\ID|Mux25~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux25~13_combout\ = (\DF1|q\(32) & ((\ID|Mux25~12_combout\ & (\ID|register_array[7][6]~regout\)) # (!\ID|Mux25~12_combout\ & ((\ID|register_array[6][6]~regout\))))) # (!\DF1|q\(32) & (((\ID|Mux25~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(32),
	datab => \ID|register_array[7][6]~regout\,
	datac => \ID|register_array[6][6]~regout\,
	datad => \ID|Mux25~12_combout\,
	combout => \ID|Mux25~13_combout\);

-- Location: LCFF_X24_Y9_N9
\ID|register_array[3][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~43_combout\,
	sload => VCC,
	ena => \ID|register_array[3][19]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[3][6]~regout\);

-- Location: LCFF_X23_Y9_N13
\ID|register_array[1][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~43_combout\,
	sload => VCC,
	ena => \ID|register_array[1][5]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[1][6]~regout\);

-- Location: LCCOMB_X23_Y9_N12
\ID|Mux25~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux25~14_combout\ = (\DF1|q\(31) & ((\DF1|q\(32) & (\ID|register_array[3][6]~regout\)) # (!\DF1|q\(32) & ((\ID|register_array[1][6]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(32),
	datab => \ID|register_array[3][6]~regout\,
	datac => \ID|register_array[1][6]~regout\,
	datad => \DF1|q\(31),
	combout => \ID|Mux25~14_combout\);

-- Location: LCFF_X23_Y9_N23
\ID|register_array[2][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~43_combout\,
	sload => VCC,
	ena => \ID|register_array[2][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[2][6]~regout\);

-- Location: LCCOMB_X23_Y9_N22
\ID|Mux25~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux25~15_combout\ = (\ID|Mux25~14_combout\) # ((\DF1|q\(32) & (!\DF1|q\(31) & \ID|register_array[2][6]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(32),
	datab => \DF1|q\(31),
	datac => \ID|register_array[2][6]~regout\,
	datad => \ID|Mux25~14_combout\,
	combout => \ID|Mux25~15_combout\);

-- Location: LCCOMB_X18_Y10_N24
\ID|Mux25~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux25~16_combout\ = (\DF1|q\(33) & ((\DF1|q\(34)) # ((\ID|Mux25~13_combout\)))) # (!\DF1|q\(33) & (!\DF1|q\(34) & (\ID|Mux25~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(33),
	datab => \DF1|q\(34),
	datac => \ID|Mux25~15_combout\,
	datad => \ID|Mux25~13_combout\,
	combout => \ID|Mux25~16_combout\);

-- Location: LCFF_X20_Y8_N1
\ID|register_array[13][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~43_combout\,
	sload => VCC,
	ena => \ID|register_array[13][4]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[13][6]~regout\);

-- Location: LCFF_X20_Y8_N3
\ID|register_array[12][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~43_combout\,
	sload => VCC,
	ena => \ID|register_array[12][10]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[12][6]~regout\);

-- Location: LCCOMB_X20_Y8_N2
\ID|Mux25~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux25~17_combout\ = (\DF1|q\(32) & (\DF1|q\(31))) # (!\DF1|q\(32) & ((\DF1|q\(31) & ((\ID|register_array[13][6]~regout\))) # (!\DF1|q\(31) & (\ID|register_array[12][6]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(32),
	datab => \DF1|q\(31),
	datac => \ID|register_array[12][6]~regout\,
	datad => \ID|register_array[13][6]~regout\,
	combout => \ID|Mux25~17_combout\);

-- Location: LCCOMB_X20_Y18_N28
\ID|Mux24~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux24~0_combout\ = (\DF1|q\(34) & ((\DF1|q\(33)) # ((\ID|register_array[25][7]~regout\)))) # (!\DF1|q\(34) & (!\DF1|q\(33) & (\ID|register_array[17][7]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(34),
	datab => \DF1|q\(33),
	datac => \ID|register_array[17][7]~regout\,
	datad => \ID|register_array[25][7]~regout\,
	combout => \ID|Mux24~0_combout\);

-- Location: LCFF_X21_Y13_N23
\ID|register_array[26][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~44_combout\,
	sload => VCC,
	ena => \ID|register_array[26][25]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[26][7]~regout\);

-- Location: LCFF_X22_Y16_N9
\ID|register_array[22][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~44_combout\,
	sload => VCC,
	ena => \ID|register_array[22][23]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[22][7]~regout\);

-- Location: LCFF_X26_Y12_N9
\ID|register_array[18][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \ID|register_array~44_combout\,
	ena => \ID|register_array[18][11]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[18][7]~regout\);

-- Location: LCCOMB_X22_Y16_N8
\ID|Mux24~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux24~2_combout\ = (\DF1|q\(33) & (((\ID|register_array[22][7]~regout\) # (\DF1|q\(34))))) # (!\DF1|q\(33) & (\ID|register_array[18][7]~regout\ & ((!\DF1|q\(34)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[18][7]~regout\,
	datab => \DF1|q\(33),
	datac => \ID|register_array[22][7]~regout\,
	datad => \DF1|q\(34),
	combout => \ID|Mux24~2_combout\);

-- Location: LCFF_X21_Y13_N25
\ID|register_array[30][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~44_combout\,
	sload => VCC,
	ena => \ID|register_array[30][20]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[30][7]~regout\);

-- Location: LCCOMB_X21_Y13_N22
\ID|Mux24~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux24~3_combout\ = (\DF1|q\(34) & ((\ID|Mux24~2_combout\ & ((\ID|register_array[30][7]~regout\))) # (!\ID|Mux24~2_combout\ & (\ID|register_array[26][7]~regout\)))) # (!\DF1|q\(34) & (\ID|Mux24~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(34),
	datab => \ID|Mux24~2_combout\,
	datac => \ID|register_array[26][7]~regout\,
	datad => \ID|register_array[30][7]~regout\,
	combout => \ID|Mux24~3_combout\);

-- Location: LCCOMB_X16_Y16_N20
\ID|Mux24~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux24~4_combout\ = (\DF1|q\(34) & (((\DF1|q\(33))))) # (!\DF1|q\(34) & ((\DF1|q\(33) & (\ID|register_array[20][7]~regout\)) # (!\DF1|q\(33) & ((\ID|register_array[16][7]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[20][7]~regout\,
	datab => \DF1|q\(34),
	datac => \ID|register_array[16][7]~regout\,
	datad => \DF1|q\(33),
	combout => \ID|Mux24~4_combout\);

-- Location: LCCOMB_X16_Y16_N10
\ID|Mux24~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux24~5_combout\ = (\ID|Mux24~4_combout\ & (((\ID|register_array[28][7]~regout\)) # (!\DF1|q\(34)))) # (!\ID|Mux24~4_combout\ & (\DF1|q\(34) & (\ID|register_array[24][7]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux24~4_combout\,
	datab => \DF1|q\(34),
	datac => \ID|register_array[24][7]~regout\,
	datad => \ID|register_array[28][7]~regout\,
	combout => \ID|Mux24~5_combout\);

-- Location: LCCOMB_X23_Y9_N16
\ID|Mux24~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux24~6_combout\ = (\DF1|q\(32) & ((\ID|Mux24~3_combout\) # ((\DF1|q\(31))))) # (!\DF1|q\(32) & (((\ID|Mux24~5_combout\ & !\DF1|q\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux24~3_combout\,
	datab => \ID|Mux24~5_combout\,
	datac => \DF1|q\(32),
	datad => \DF1|q\(31),
	combout => \ID|Mux24~6_combout\);

-- Location: LCFF_X26_Y14_N29
\ID|register_array[27][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~44_combout\,
	sload => VCC,
	ena => \ID|register_array[27][12]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[27][7]~regout\);

-- Location: LCFF_X25_Y14_N11
\ID|register_array[19][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~44_combout\,
	sload => VCC,
	ena => \ID|register_array[19][28]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[19][7]~regout\);

-- Location: LCCOMB_X25_Y14_N10
\ID|Mux24~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux24~7_combout\ = (\DF1|q\(33) & (((\DF1|q\(34))))) # (!\DF1|q\(33) & ((\DF1|q\(34) & (\ID|register_array[27][7]~regout\)) # (!\DF1|q\(34) & ((\ID|register_array[19][7]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(33),
	datab => \ID|register_array[27][7]~regout\,
	datac => \ID|register_array[19][7]~regout\,
	datad => \DF1|q\(34),
	combout => \ID|Mux24~7_combout\);

-- Location: LCFF_X23_Y8_N17
\ID|register_array[6][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~44_combout\,
	sload => VCC,
	ena => \ID|register_array[6][5]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[6][7]~regout\);

-- Location: LCFF_X18_Y11_N17
\ID|register_array[9][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~44_combout\,
	sload => VCC,
	ena => \ID|register_array[9][9]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[9][7]~regout\);

-- Location: LCFF_X15_Y11_N25
\ID|register_array[10][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~44_combout\,
	sload => VCC,
	ena => \ID|register_array[10][10]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[10][7]~regout\);

-- Location: LCFF_X15_Y11_N19
\ID|register_array[8][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~44_combout\,
	sload => VCC,
	ena => \ID|register_array[8][16]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[8][7]~regout\);

-- Location: LCCOMB_X15_Y11_N18
\ID|Mux24~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux24~12_combout\ = (\DF1|q\(32) & ((\ID|register_array[10][7]~regout\) # ((\DF1|q\(31))))) # (!\DF1|q\(32) & (((\ID|register_array[8][7]~regout\ & !\DF1|q\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(32),
	datab => \ID|register_array[10][7]~regout\,
	datac => \ID|register_array[8][7]~regout\,
	datad => \DF1|q\(31),
	combout => \ID|Mux24~12_combout\);

-- Location: LCFF_X18_Y11_N27
\ID|register_array[11][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~44_combout\,
	sload => VCC,
	ena => \ID|register_array[11][6]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[11][7]~regout\);

-- Location: LCCOMB_X18_Y11_N16
\ID|Mux24~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux24~13_combout\ = (\ID|Mux24~12_combout\ & ((\ID|register_array[11][7]~regout\) # ((!\DF1|q\(31))))) # (!\ID|Mux24~12_combout\ & (((\ID|register_array[9][7]~regout\ & \DF1|q\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux24~12_combout\,
	datab => \ID|register_array[11][7]~regout\,
	datac => \ID|register_array[9][7]~regout\,
	datad => \DF1|q\(31),
	combout => \ID|Mux24~13_combout\);

-- Location: LCFF_X24_Y11_N17
\ID|register_array[1][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~44_combout\,
	sload => VCC,
	ena => \ID|register_array[1][5]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[1][7]~regout\);

-- Location: LCCOMB_X24_Y11_N16
\ID|Mux24~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux24~14_combout\ = (\DF1|q\(31) & ((\DF1|q\(32) & (\ID|register_array[3][7]~regout\)) # (!\DF1|q\(32) & ((\ID|register_array[1][7]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(32),
	datab => \ID|register_array[3][7]~regout\,
	datac => \ID|register_array[1][7]~regout\,
	datad => \DF1|q\(31),
	combout => \ID|Mux24~14_combout\);

-- Location: LCCOMB_X24_Y11_N18
\ID|Mux24~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux24~15_combout\ = (\ID|Mux24~14_combout\) # ((\DF1|q\(32) & (\ID|register_array[2][7]~regout\ & !\DF1|q\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux24~14_combout\,
	datab => \DF1|q\(32),
	datac => \ID|register_array[2][7]~regout\,
	datad => \DF1|q\(31),
	combout => \ID|Mux24~15_combout\);

-- Location: LCCOMB_X24_Y11_N20
\ID|Mux24~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux24~16_combout\ = (\DF1|q\(34) & (((\DF1|q\(33)) # (\ID|Mux24~13_combout\)))) # (!\DF1|q\(34) & (\ID|Mux24~15_combout\ & (!\DF1|q\(33))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(34),
	datab => \ID|Mux24~15_combout\,
	datac => \DF1|q\(33),
	datad => \ID|Mux24~13_combout\,
	combout => \ID|Mux24~16_combout\);

-- Location: LCFF_X23_Y11_N27
\ID|register_array[13][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~44_combout\,
	sload => VCC,
	ena => \ID|register_array[13][4]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[13][7]~regout\);

-- Location: LCFF_X19_Y15_N13
\ID|register_array[21][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~45_combout\,
	sload => VCC,
	ena => \ID|register_array[21][27]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[21][8]~regout\);

-- Location: LCFF_X18_Y15_N1
\ID|register_array[17][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~45_combout\,
	sload => VCC,
	ena => \ID|register_array[17][18]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[17][8]~regout\);

-- Location: LCCOMB_X18_Y15_N0
\ID|Mux23~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux23~0_combout\ = (\DF1|q\(34) & (\DF1|q\(33))) # (!\DF1|q\(34) & ((\DF1|q\(33) & ((\ID|register_array[21][8]~regout\))) # (!\DF1|q\(33) & (\ID|register_array[17][8]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(34),
	datab => \DF1|q\(33),
	datac => \ID|register_array[17][8]~regout\,
	datad => \ID|register_array[21][8]~regout\,
	combout => \ID|Mux23~0_combout\);

-- Location: LCCOMB_X22_Y13_N10
\ID|Mux23~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux23~2_combout\ = (\DF1|q\(33) & (((\DF1|q\(34))))) # (!\DF1|q\(33) & ((\DF1|q\(34) & (\ID|register_array[26][8]~regout\)) # (!\DF1|q\(34) & ((\ID|register_array[18][8]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(33),
	datab => \ID|register_array[26][8]~regout\,
	datac => \ID|register_array[18][8]~regout\,
	datad => \DF1|q\(34),
	combout => \ID|Mux23~2_combout\);

-- Location: LCCOMB_X23_Y17_N0
\ID|Mux23~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux23~3_combout\ = (\ID|Mux23~2_combout\ & ((\ID|register_array[30][8]~regout\) # ((!\DF1|q\(33))))) # (!\ID|Mux23~2_combout\ & (((\ID|register_array[22][8]~regout\ & \DF1|q\(33)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux23~2_combout\,
	datab => \ID|register_array[30][8]~regout\,
	datac => \ID|register_array[22][8]~regout\,
	datad => \DF1|q\(33),
	combout => \ID|Mux23~3_combout\);

-- Location: LCCOMB_X25_Y14_N30
\ID|Mux23~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux23~7_combout\ = (\DF1|q\(33) & ((\ID|register_array[23][8]~regout\) # ((\DF1|q\(34))))) # (!\DF1|q\(33) & (((\ID|register_array[19][8]~regout\ & !\DF1|q\(34)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(33),
	datab => \ID|register_array[23][8]~regout\,
	datac => \ID|register_array[19][8]~regout\,
	datad => \DF1|q\(34),
	combout => \ID|Mux23~7_combout\);

-- Location: LCCOMB_X23_Y14_N4
\ID|Mux23~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux23~8_combout\ = (\DF1|q\(34) & ((\ID|Mux23~7_combout\ & (\ID|register_array[31][8]~regout\)) # (!\ID|Mux23~7_combout\ & ((\ID|register_array[27][8]~regout\))))) # (!\DF1|q\(34) & (((\ID|Mux23~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[31][8]~regout\,
	datab => \DF1|q\(34),
	datac => \ID|register_array[27][8]~regout\,
	datad => \ID|Mux23~7_combout\,
	combout => \ID|Mux23~8_combout\);

-- Location: LCFF_X18_Y11_N13
\ID|register_array[9][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~45_combout\,
	sload => VCC,
	ena => \ID|register_array[9][9]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[9][8]~regout\);

-- Location: LCFF_X24_Y10_N1
\ID|register_array[6][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~45_combout\,
	sload => VCC,
	ena => \ID|register_array[6][5]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[6][8]~regout\);

-- Location: LCFF_X23_Y10_N29
\ID|register_array[5][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~45_combout\,
	sload => VCC,
	ena => \ID|register_array[5][20]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[5][8]~regout\);

-- Location: LCFF_X23_Y10_N15
\ID|register_array[4][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~45_combout\,
	sload => VCC,
	ena => \ID|register_array[4][1]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[4][8]~regout\);

-- Location: LCCOMB_X23_Y10_N14
\ID|Mux23~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux23~12_combout\ = (\DF1|q\(32) & (((\DF1|q\(31))))) # (!\DF1|q\(32) & ((\DF1|q\(31) & (\ID|register_array[5][8]~regout\)) # (!\DF1|q\(31) & ((\ID|register_array[4][8]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(32),
	datab => \ID|register_array[5][8]~regout\,
	datac => \ID|register_array[4][8]~regout\,
	datad => \DF1|q\(31),
	combout => \ID|Mux23~12_combout\);

-- Location: LCFF_X24_Y10_N11
\ID|register_array[7][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~45_combout\,
	sload => VCC,
	ena => \ID|register_array[7][16]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[7][8]~regout\);

-- Location: LCCOMB_X24_Y10_N10
\ID|Mux23~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux23~13_combout\ = (\ID|Mux23~12_combout\ & (((\ID|register_array[7][8]~regout\) # (!\DF1|q\(32))))) # (!\ID|Mux23~12_combout\ & (\ID|register_array[6][8]~regout\ & ((\DF1|q\(32)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux23~12_combout\,
	datab => \ID|register_array[6][8]~regout\,
	datac => \ID|register_array[7][8]~regout\,
	datad => \DF1|q\(32),
	combout => \ID|Mux23~13_combout\);

-- Location: LCFF_X25_Y11_N17
\ID|register_array[3][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~45_combout\,
	sload => VCC,
	ena => \ID|register_array[3][19]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[3][8]~regout\);

-- Location: LCFF_X23_Y9_N3
\ID|register_array[1][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~45_combout\,
	sload => VCC,
	ena => \ID|register_array[1][5]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[1][8]~regout\);

-- Location: LCCOMB_X23_Y9_N2
\ID|Mux23~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux23~14_combout\ = (\DF1|q\(31) & ((\DF1|q\(32) & (\ID|register_array[3][8]~regout\)) # (!\DF1|q\(32) & ((\ID|register_array[1][8]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(32),
	datab => \ID|register_array[3][8]~regout\,
	datac => \ID|register_array[1][8]~regout\,
	datad => \DF1|q\(31),
	combout => \ID|Mux23~14_combout\);

-- Location: LCFF_X23_Y9_N21
\ID|register_array[2][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~45_combout\,
	sload => VCC,
	ena => \ID|register_array[2][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[2][8]~regout\);

-- Location: LCCOMB_X23_Y9_N20
\ID|Mux23~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux23~15_combout\ = (\ID|Mux23~14_combout\) # ((\DF1|q\(32) & (\ID|register_array[2][8]~regout\ & !\DF1|q\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(32),
	datab => \ID|Mux23~14_combout\,
	datac => \ID|register_array[2][8]~regout\,
	datad => \DF1|q\(31),
	combout => \ID|Mux23~15_combout\);

-- Location: LCCOMB_X23_Y17_N16
\ID|Mux23~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux23~16_combout\ = (\DF1|q\(34) & (((\DF1|q\(33))))) # (!\DF1|q\(34) & ((\DF1|q\(33) & ((\ID|Mux23~13_combout\))) # (!\DF1|q\(33) & (\ID|Mux23~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux23~15_combout\,
	datab => \DF1|q\(34),
	datac => \ID|Mux23~13_combout\,
	datad => \DF1|q\(33),
	combout => \ID|Mux23~16_combout\);

-- Location: LCFF_X25_Y11_N11
\ID|register_array[13][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~45_combout\,
	sload => VCC,
	ena => \ID|register_array[13][4]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[13][8]~regout\);

-- Location: LCFF_X22_Y11_N7
\ID|register_array[12][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~45_combout\,
	sload => VCC,
	ena => \ID|register_array[12][10]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[12][8]~regout\);

-- Location: LCCOMB_X22_Y11_N6
\ID|Mux23~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux23~17_combout\ = (\DF1|q\(32) & (((\DF1|q\(31))))) # (!\DF1|q\(32) & ((\DF1|q\(31) & (\ID|register_array[13][8]~regout\)) # (!\DF1|q\(31) & ((\ID|register_array[12][8]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[13][8]~regout\,
	datab => \DF1|q\(32),
	datac => \ID|register_array[12][8]~regout\,
	datad => \DF1|q\(31),
	combout => \ID|Mux23~17_combout\);

-- Location: LCFF_X19_Y18_N19
\ID|register_array[25][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~46_combout\,
	sload => VCC,
	ena => \ID|register_array[25][6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[25][9]~regout\);

-- Location: LCFF_X18_Y14_N21
\ID|register_array[29][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~46_combout\,
	sload => VCC,
	ena => \ID|register_array[29][19]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[29][9]~regout\);

-- Location: LCFF_X18_Y17_N27
\ID|register_array[22][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~46_combout\,
	sload => VCC,
	ena => \ID|register_array[22][23]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[22][9]~regout\);

-- Location: LCFF_X19_Y18_N13
\ID|register_array[18][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~46_combout\,
	sload => VCC,
	ena => \ID|register_array[18][11]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[18][9]~regout\);

-- Location: LCCOMB_X19_Y18_N12
\ID|Mux22~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux22~2_combout\ = (\DF1|q\(34) & (((\DF1|q\(33))))) # (!\DF1|q\(34) & ((\DF1|q\(33) & (\ID|register_array[22][9]~regout\)) # (!\DF1|q\(33) & ((\ID|register_array[18][9]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(34),
	datab => \ID|register_array[22][9]~regout\,
	datac => \ID|register_array[18][9]~regout\,
	datad => \DF1|q\(33),
	combout => \ID|Mux22~2_combout\);

-- Location: LCCOMB_X18_Y16_N24
\ID|Mux22~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux22~3_combout\ = (\ID|Mux22~2_combout\ & (((\ID|register_array[30][9]~regout\)) # (!\DF1|q\(34)))) # (!\ID|Mux22~2_combout\ & (\DF1|q\(34) & (\ID|register_array[26][9]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux22~2_combout\,
	datab => \DF1|q\(34),
	datac => \ID|register_array[26][9]~regout\,
	datad => \ID|register_array[30][9]~regout\,
	combout => \ID|Mux22~3_combout\);

-- Location: LCFF_X16_Y16_N31
\ID|register_array[24][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~46_combout\,
	sload => VCC,
	ena => \ID|register_array[24][28]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[24][9]~regout\);

-- Location: LCFF_X15_Y16_N29
\ID|register_array[20][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~46_combout\,
	sload => VCC,
	ena => \ID|register_array[20][26]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[20][9]~regout\);

-- Location: LCFF_X16_Y16_N25
\ID|register_array[16][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~46_combout\,
	sload => VCC,
	ena => \ID|register_array[16][6]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[16][9]~regout\);

-- Location: LCCOMB_X16_Y16_N24
\ID|Mux22~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux22~4_combout\ = (\DF1|q\(33) & ((\DF1|q\(34)) # ((\ID|register_array[20][9]~regout\)))) # (!\DF1|q\(33) & (!\DF1|q\(34) & (\ID|register_array[16][9]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(33),
	datab => \DF1|q\(34),
	datac => \ID|register_array[16][9]~regout\,
	datad => \ID|register_array[20][9]~regout\,
	combout => \ID|Mux22~4_combout\);

-- Location: LCFF_X15_Y16_N15
\ID|register_array[28][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~46_combout\,
	sload => VCC,
	ena => \ID|register_array[28][13]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[28][9]~regout\);

-- Location: LCCOMB_X16_Y16_N30
\ID|Mux22~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux22~5_combout\ = (\ID|Mux22~4_combout\ & (((\ID|register_array[28][9]~regout\)) # (!\DF1|q\(34)))) # (!\ID|Mux22~4_combout\ & (\DF1|q\(34) & (\ID|register_array[24][9]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux22~4_combout\,
	datab => \DF1|q\(34),
	datac => \ID|register_array[24][9]~regout\,
	datad => \ID|register_array[28][9]~regout\,
	combout => \ID|Mux22~5_combout\);

-- Location: LCCOMB_X18_Y16_N12
\ID|Mux22~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux22~6_combout\ = (\DF1|q\(32) & (((\ID|Mux22~3_combout\) # (\DF1|q\(31))))) # (!\DF1|q\(32) & (\ID|Mux22~5_combout\ & ((!\DF1|q\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux22~5_combout\,
	datab => \DF1|q\(32),
	datac => \ID|Mux22~3_combout\,
	datad => \DF1|q\(31),
	combout => \ID|Mux22~6_combout\);

-- Location: LCCOMB_X19_Y12_N28
\ID|Mux22~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux22~7_combout\ = (\DF1|q\(33) & (\DF1|q\(34))) # (!\DF1|q\(33) & ((\DF1|q\(34) & ((\ID|register_array[27][9]~regout\))) # (!\DF1|q\(34) & (\ID|register_array[19][9]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(33),
	datab => \DF1|q\(34),
	datac => \ID|register_array[19][9]~regout\,
	datad => \ID|register_array[27][9]~regout\,
	combout => \ID|Mux22~7_combout\);

-- Location: LCFF_X23_Y10_N17
\ID|register_array[5][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~46_combout\,
	sload => VCC,
	ena => \ID|register_array[5][20]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[5][9]~regout\);

-- Location: LCFF_X23_Y10_N11
\ID|register_array[4][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~46_combout\,
	sload => VCC,
	ena => \ID|register_array[4][1]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[4][9]~regout\);

-- Location: LCCOMB_X23_Y10_N10
\ID|Mux22~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux22~10_combout\ = (\DF1|q\(32) & (((\DF1|q\(31))))) # (!\DF1|q\(32) & ((\DF1|q\(31) & (\ID|register_array[5][9]~regout\)) # (!\DF1|q\(31) & ((\ID|register_array[4][9]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[5][9]~regout\,
	datab => \DF1|q\(32),
	datac => \ID|register_array[4][9]~regout\,
	datad => \DF1|q\(31),
	combout => \ID|Mux22~10_combout\);

-- Location: LCFF_X18_Y11_N9
\ID|register_array[9][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~46_combout\,
	sload => VCC,
	ena => \ID|register_array[9][9]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[9][9]~regout\);

-- Location: LCFF_X15_Y11_N9
\ID|register_array[10][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~46_combout\,
	sload => VCC,
	ena => \ID|register_array[10][10]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[10][9]~regout\);

-- Location: LCFF_X15_Y11_N27
\ID|register_array[8][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~46_combout\,
	sload => VCC,
	ena => \ID|register_array[8][16]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[8][9]~regout\);

-- Location: LCCOMB_X15_Y11_N26
\ID|Mux22~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux22~12_combout\ = (\DF1|q\(32) & ((\ID|register_array[10][9]~regout\) # ((\DF1|q\(31))))) # (!\DF1|q\(32) & (((\ID|register_array[8][9]~regout\ & !\DF1|q\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(32),
	datab => \ID|register_array[10][9]~regout\,
	datac => \ID|register_array[8][9]~regout\,
	datad => \DF1|q\(31),
	combout => \ID|Mux22~12_combout\);

-- Location: LCFF_X18_Y11_N11
\ID|register_array[11][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~46_combout\,
	sload => VCC,
	ena => \ID|register_array[11][6]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[11][9]~regout\);

-- Location: LCCOMB_X18_Y11_N10
\ID|Mux22~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux22~13_combout\ = (\ID|Mux22~12_combout\ & (((\ID|register_array[11][9]~regout\) # (!\DF1|q\(31))))) # (!\ID|Mux22~12_combout\ & (\ID|register_array[9][9]~regout\ & ((\DF1|q\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux22~12_combout\,
	datab => \ID|register_array[9][9]~regout\,
	datac => \ID|register_array[11][9]~regout\,
	datad => \DF1|q\(31),
	combout => \ID|Mux22~13_combout\);

-- Location: LCFF_X25_Y11_N29
\ID|register_array[3][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~46_combout\,
	sload => VCC,
	ena => \ID|register_array[3][19]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[3][9]~regout\);

-- Location: LCFF_X27_Y11_N7
\ID|register_array[1][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~46_combout\,
	sload => VCC,
	ena => \ID|register_array[1][5]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[1][9]~regout\);

-- Location: LCCOMB_X27_Y11_N6
\ID|Mux22~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux22~14_combout\ = (\DF1|q\(31) & ((\DF1|q\(32) & (\ID|register_array[3][9]~regout\)) # (!\DF1|q\(32) & ((\ID|register_array[1][9]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[3][9]~regout\,
	datab => \DF1|q\(32),
	datac => \ID|register_array[1][9]~regout\,
	datad => \DF1|q\(31),
	combout => \ID|Mux22~14_combout\);

-- Location: LCFF_X27_Y11_N17
\ID|register_array[2][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~46_combout\,
	sload => VCC,
	ena => \ID|register_array[2][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[2][9]~regout\);

-- Location: LCCOMB_X27_Y11_N16
\ID|Mux22~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux22~15_combout\ = (\ID|Mux22~14_combout\) # ((\DF1|q\(32) & (\ID|register_array[2][9]~regout\ & !\DF1|q\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux22~14_combout\,
	datab => \DF1|q\(32),
	datac => \ID|register_array[2][9]~regout\,
	datad => \DF1|q\(31),
	combout => \ID|Mux22~15_combout\);

-- Location: LCCOMB_X27_Y11_N10
\ID|Mux22~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux22~16_combout\ = (\DF1|q\(34) & (((\DF1|q\(33)) # (\ID|Mux22~13_combout\)))) # (!\DF1|q\(34) & (\ID|Mux22~15_combout\ & (!\DF1|q\(33))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux22~15_combout\,
	datab => \DF1|q\(34),
	datac => \DF1|q\(33),
	datad => \ID|Mux22~13_combout\,
	combout => \ID|Mux22~16_combout\);

-- Location: LCFF_X29_Y12_N29
\ID|register_array[15][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \ID|register_array~46_combout\,
	ena => \ID|register_array[15][11]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[15][9]~regout\);

-- Location: LCCOMB_X18_Y15_N18
\ID|Mux21~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux21~0_combout\ = (\DF1|q\(34) & (\DF1|q\(33))) # (!\DF1|q\(34) & ((\DF1|q\(33) & ((\ID|register_array[21][10]~regout\))) # (!\DF1|q\(33) & (\ID|register_array[17][10]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(34),
	datab => \DF1|q\(33),
	datac => \ID|register_array[17][10]~regout\,
	datad => \ID|register_array[21][10]~regout\,
	combout => \ID|Mux21~0_combout\);

-- Location: LCCOMB_X19_Y14_N0
\ID|Mux21~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux21~1_combout\ = (\DF1|q\(34) & ((\ID|Mux21~0_combout\ & (\ID|register_array[29][10]~regout\)) # (!\ID|Mux21~0_combout\ & ((\ID|register_array[25][10]~regout\))))) # (!\DF1|q\(34) & (((\ID|Mux21~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[29][10]~regout\,
	datab => \DF1|q\(34),
	datac => \ID|register_array[25][10]~regout\,
	datad => \ID|Mux21~0_combout\,
	combout => \ID|Mux21~1_combout\);

-- Location: LCFF_X20_Y16_N25
\ID|register_array[22][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~47_combout\,
	sload => VCC,
	ena => \ID|register_array[22][23]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[22][10]~regout\);

-- Location: LCFF_X21_Y16_N17
\ID|register_array[26][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~47_combout\,
	sload => VCC,
	ena => \ID|register_array[26][25]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[26][10]~regout\);

-- Location: LCFF_X21_Y16_N3
\ID|register_array[18][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~47_combout\,
	sload => VCC,
	ena => \ID|register_array[18][11]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[18][10]~regout\);

-- Location: LCCOMB_X21_Y16_N2
\ID|Mux21~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux21~2_combout\ = (\DF1|q\(34) & ((\ID|register_array[26][10]~regout\) # ((\DF1|q\(33))))) # (!\DF1|q\(34) & (((\ID|register_array[18][10]~regout\ & !\DF1|q\(33)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[26][10]~regout\,
	datab => \DF1|q\(34),
	datac => \ID|register_array[18][10]~regout\,
	datad => \DF1|q\(33),
	combout => \ID|Mux21~2_combout\);

-- Location: LCFF_X20_Y16_N19
\ID|register_array[30][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~47_combout\,
	sload => VCC,
	ena => \ID|register_array[30][20]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[30][10]~regout\);

-- Location: LCCOMB_X20_Y16_N18
\ID|Mux21~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux21~3_combout\ = (\DF1|q\(33) & ((\ID|Mux21~2_combout\ & ((\ID|register_array[30][10]~regout\))) # (!\ID|Mux21~2_combout\ & (\ID|register_array[22][10]~regout\)))) # (!\DF1|q\(33) & (((\ID|Mux21~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[22][10]~regout\,
	datab => \DF1|q\(33),
	datac => \ID|register_array[30][10]~regout\,
	datad => \ID|Mux21~2_combout\,
	combout => \ID|Mux21~3_combout\);

-- Location: LCFF_X16_Y17_N25
\ID|register_array[24][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~47_combout\,
	sload => VCC,
	ena => \ID|register_array[24][28]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[24][10]~regout\);

-- Location: LCFF_X15_Y15_N23
\ID|register_array[16][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~47_combout\,
	sload => VCC,
	ena => \ID|register_array[16][6]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[16][10]~regout\);

-- Location: LCCOMB_X15_Y15_N22
\ID|Mux21~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux21~4_combout\ = (\DF1|q\(34) & ((\ID|register_array[24][10]~regout\) # ((\DF1|q\(33))))) # (!\DF1|q\(34) & (((\ID|register_array[16][10]~regout\ & !\DF1|q\(33)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(34),
	datab => \ID|register_array[24][10]~regout\,
	datac => \ID|register_array[16][10]~regout\,
	datad => \DF1|q\(33),
	combout => \ID|Mux21~4_combout\);

-- Location: LCFF_X23_Y8_N29
\ID|register_array[6][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~47_combout\,
	sload => VCC,
	ena => \ID|register_array[6][5]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[6][10]~regout\);

-- Location: LCFF_X23_Y10_N21
\ID|register_array[5][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~47_combout\,
	sload => VCC,
	ena => \ID|register_array[5][20]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[5][10]~regout\);

-- Location: LCFF_X23_Y10_N31
\ID|register_array[4][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~47_combout\,
	sload => VCC,
	ena => \ID|register_array[4][1]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[4][10]~regout\);

-- Location: LCCOMB_X23_Y10_N30
\ID|Mux21~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux21~12_combout\ = (\DF1|q\(32) & (((\DF1|q\(31))))) # (!\DF1|q\(32) & ((\DF1|q\(31) & (\ID|register_array[5][10]~regout\)) # (!\DF1|q\(31) & ((\ID|register_array[4][10]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[5][10]~regout\,
	datab => \DF1|q\(32),
	datac => \ID|register_array[4][10]~regout\,
	datad => \DF1|q\(31),
	combout => \ID|Mux21~12_combout\);

-- Location: LCFF_X23_Y8_N31
\ID|register_array[7][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~47_combout\,
	sload => VCC,
	ena => \ID|register_array[7][16]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[7][10]~regout\);

-- Location: LCCOMB_X23_Y8_N30
\ID|Mux21~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux21~13_combout\ = (\ID|Mux21~12_combout\ & (((\ID|register_array[7][10]~regout\) # (!\DF1|q\(32))))) # (!\ID|Mux21~12_combout\ & (\ID|register_array[6][10]~regout\ & ((\DF1|q\(32)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux21~12_combout\,
	datab => \ID|register_array[6][10]~regout\,
	datac => \ID|register_array[7][10]~regout\,
	datad => \DF1|q\(32),
	combout => \ID|Mux21~13_combout\);

-- Location: LCFF_X23_Y11_N21
\ID|register_array[3][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~47_combout\,
	sload => VCC,
	ena => \ID|register_array[3][19]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[3][10]~regout\);

-- Location: LCFF_X21_Y11_N13
\ID|register_array[1][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~47_combout\,
	sload => VCC,
	ena => \ID|register_array[1][5]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[1][10]~regout\);

-- Location: LCCOMB_X21_Y11_N12
\ID|Mux21~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux21~14_combout\ = (\DF1|q\(31) & ((\DF1|q\(32) & (\ID|register_array[3][10]~regout\)) # (!\DF1|q\(32) & ((\ID|register_array[1][10]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[3][10]~regout\,
	datab => \DF1|q\(32),
	datac => \ID|register_array[1][10]~regout\,
	datad => \DF1|q\(31),
	combout => \ID|Mux21~14_combout\);

-- Location: LCFF_X23_Y11_N31
\ID|register_array[13][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~47_combout\,
	sload => VCC,
	ena => \ID|register_array[13][4]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[13][10]~regout\);

-- Location: LCFF_X22_Y11_N15
\ID|register_array[12][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~47_combout\,
	sload => VCC,
	ena => \ID|register_array[12][10]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[12][10]~regout\);

-- Location: LCCOMB_X22_Y11_N14
\ID|Mux21~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux21~17_combout\ = (\DF1|q\(32) & (((\DF1|q\(31))))) # (!\DF1|q\(32) & ((\DF1|q\(31) & (\ID|register_array[13][10]~regout\)) # (!\DF1|q\(31) & ((\ID|register_array[12][10]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[13][10]~regout\,
	datab => \DF1|q\(32),
	datac => \ID|register_array[12][10]~regout\,
	datad => \DF1|q\(31),
	combout => \ID|Mux21~17_combout\);

-- Location: LCCOMB_X22_Y11_N4
\ID|Mux21~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux21~18_combout\ = (\DF1|q\(32) & ((\ID|Mux21~17_combout\ & ((\ID|register_array[15][10]~regout\))) # (!\ID|Mux21~17_combout\ & (\ID|register_array[14][10]~regout\)))) # (!\DF1|q\(32) & (\ID|Mux21~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(32),
	datab => \ID|Mux21~17_combout\,
	datac => \ID|register_array[14][10]~regout\,
	datad => \ID|register_array[15][10]~regout\,
	combout => \ID|Mux21~18_combout\);

-- Location: LCFF_X18_Y14_N15
\ID|register_array[21][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~48_combout\,
	sload => VCC,
	ena => \ID|register_array[21][27]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[21][11]~regout\);

-- Location: LCFF_X19_Y14_N13
\ID|register_array[25][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~48_combout\,
	sload => VCC,
	ena => \ID|register_array[25][6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[25][11]~regout\);

-- Location: LCFF_X20_Y18_N7
\ID|register_array[17][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~48_combout\,
	sload => VCC,
	ena => \ID|register_array[17][18]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[17][11]~regout\);

-- Location: LCCOMB_X20_Y18_N6
\ID|Mux20~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux20~0_combout\ = (\DF1|q\(33) & (((\DF1|q\(34))))) # (!\DF1|q\(33) & ((\DF1|q\(34) & (\ID|register_array[25][11]~regout\)) # (!\DF1|q\(34) & ((\ID|register_array[17][11]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[25][11]~regout\,
	datab => \DF1|q\(33),
	datac => \ID|register_array[17][11]~regout\,
	datad => \DF1|q\(34),
	combout => \ID|Mux20~0_combout\);

-- Location: LCFF_X18_Y14_N9
\ID|register_array[29][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~48_combout\,
	sload => VCC,
	ena => \ID|register_array[29][19]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[29][11]~regout\);

-- Location: LCCOMB_X18_Y14_N14
\ID|Mux20~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux20~1_combout\ = (\ID|Mux20~0_combout\ & (((\ID|register_array[29][11]~regout\)) # (!\DF1|q\(33)))) # (!\ID|Mux20~0_combout\ & (\DF1|q\(33) & (\ID|register_array[21][11]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux20~0_combout\,
	datab => \DF1|q\(33),
	datac => \ID|register_array[21][11]~regout\,
	datad => \ID|register_array[29][11]~regout\,
	combout => \ID|Mux20~1_combout\);

-- Location: LCFF_X18_Y17_N21
\ID|register_array[22][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~48_combout\,
	sload => VCC,
	ena => \ID|register_array[22][23]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[22][11]~regout\);

-- Location: LCFF_X19_Y17_N1
\ID|register_array[18][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~48_combout\,
	sload => VCC,
	ena => \ID|register_array[18][11]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[18][11]~regout\);

-- Location: LCCOMB_X19_Y17_N0
\ID|Mux20~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux20~2_combout\ = (\DF1|q\(34) & (((\DF1|q\(33))))) # (!\DF1|q\(34) & ((\DF1|q\(33) & (\ID|register_array[22][11]~regout\)) # (!\DF1|q\(33) & ((\ID|register_array[18][11]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[22][11]~regout\,
	datab => \DF1|q\(34),
	datac => \ID|register_array[18][11]~regout\,
	datad => \DF1|q\(33),
	combout => \ID|Mux20~2_combout\);

-- Location: LCCOMB_X16_Y16_N26
\ID|Mux20~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux20~4_combout\ = (\DF1|q\(34) & (((\DF1|q\(33))))) # (!\DF1|q\(34) & ((\DF1|q\(33) & (\ID|register_array[20][11]~regout\)) # (!\DF1|q\(33) & ((\ID|register_array[16][11]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[20][11]~regout\,
	datab => \DF1|q\(34),
	datac => \ID|register_array[16][11]~regout\,
	datad => \DF1|q\(33),
	combout => \ID|Mux20~4_combout\);

-- Location: LCFF_X15_Y12_N11
\ID|register_array[28][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~48_combout\,
	sload => VCC,
	ena => \ID|register_array[28][13]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[28][11]~regout\);

-- Location: LCCOMB_X15_Y12_N10
\ID|Mux20~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux20~5_combout\ = (\DF1|q\(34) & ((\ID|Mux20~4_combout\ & ((\ID|register_array[28][11]~regout\))) # (!\ID|Mux20~4_combout\ & (\ID|register_array[24][11]~regout\)))) # (!\DF1|q\(34) & (((\ID|Mux20~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[24][11]~regout\,
	datab => \DF1|q\(34),
	datac => \ID|register_array[28][11]~regout\,
	datad => \ID|Mux20~4_combout\,
	combout => \ID|Mux20~5_combout\);

-- Location: LCCOMB_X23_Y10_N26
\ID|Mux20~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux20~10_combout\ = (\DF1|q\(32) & (((\DF1|q\(31))))) # (!\DF1|q\(32) & ((\DF1|q\(31) & (\ID|register_array[5][11]~regout\)) # (!\DF1|q\(31) & ((\ID|register_array[4][11]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[5][11]~regout\,
	datab => \DF1|q\(32),
	datac => \ID|register_array[4][11]~regout\,
	datad => \DF1|q\(31),
	combout => \ID|Mux20~10_combout\);

-- Location: LCCOMB_X24_Y10_N26
\ID|Mux20~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux20~11_combout\ = (\ID|Mux20~10_combout\ & (((\ID|register_array[7][11]~regout\) # (!\DF1|q\(32))))) # (!\ID|Mux20~10_combout\ & (\ID|register_array[6][11]~regout\ & ((\DF1|q\(32)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[6][11]~regout\,
	datab => \ID|Mux20~10_combout\,
	datac => \ID|register_array[7][11]~regout\,
	datad => \DF1|q\(32),
	combout => \ID|Mux20~11_combout\);

-- Location: LCFF_X15_Y11_N17
\ID|register_array[10][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~48_combout\,
	sload => VCC,
	ena => \ID|register_array[10][10]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[10][11]~regout\);

-- Location: LCFF_X15_Y11_N3
\ID|register_array[8][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~48_combout\,
	sload => VCC,
	ena => \ID|register_array[8][16]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[8][11]~regout\);

-- Location: LCCOMB_X15_Y11_N2
\ID|Mux20~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux20~12_combout\ = (\DF1|q\(32) & ((\ID|register_array[10][11]~regout\) # ((\DF1|q\(31))))) # (!\DF1|q\(32) & (((\ID|register_array[8][11]~regout\ & !\DF1|q\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[10][11]~regout\,
	datab => \DF1|q\(32),
	datac => \ID|register_array[8][11]~regout\,
	datad => \DF1|q\(31),
	combout => \ID|Mux20~12_combout\);

-- Location: LCFF_X23_Y11_N9
\ID|register_array[3][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~48_combout\,
	sload => VCC,
	ena => \ID|register_array[3][19]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[3][11]~regout\);

-- Location: LCFF_X24_Y11_N25
\ID|register_array[1][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~48_combout\,
	sload => VCC,
	ena => \ID|register_array[1][5]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[1][11]~regout\);

-- Location: LCCOMB_X24_Y11_N24
\ID|Mux20~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux20~14_combout\ = (\DF1|q\(31) & ((\DF1|q\(32) & (\ID|register_array[3][11]~regout\)) # (!\DF1|q\(32) & ((\ID|register_array[1][11]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[3][11]~regout\,
	datab => \DF1|q\(32),
	datac => \ID|register_array[1][11]~regout\,
	datad => \DF1|q\(31),
	combout => \ID|Mux20~14_combout\);

-- Location: LCFF_X19_Y11_N25
\ID|register_array[13][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~48_combout\,
	sload => VCC,
	ena => \ID|register_array[13][4]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[13][11]~regout\);

-- Location: LCFF_X19_Y14_N9
\ID|register_array[25][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~49_combout\,
	sload => VCC,
	ena => \ID|register_array[25][6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[25][12]~regout\);

-- Location: LCFF_X20_Y13_N27
\ID|register_array[21][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~49_combout\,
	sload => VCC,
	ena => \ID|register_array[21][27]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[21][12]~regout\);

-- Location: LCFF_X20_Y13_N29
\ID|register_array[17][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~49_combout\,
	sload => VCC,
	ena => \ID|register_array[17][18]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[17][12]~regout\);

-- Location: LCCOMB_X20_Y13_N28
\ID|Mux19~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux19~0_combout\ = (\DF1|q\(33) & ((\ID|register_array[21][12]~regout\) # ((\DF1|q\(34))))) # (!\DF1|q\(33) & (((\ID|register_array[17][12]~regout\ & !\DF1|q\(34)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(33),
	datab => \ID|register_array[21][12]~regout\,
	datac => \ID|register_array[17][12]~regout\,
	datad => \DF1|q\(34),
	combout => \ID|Mux19~0_combout\);

-- Location: LCFF_X19_Y15_N3
\ID|register_array[29][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~49_combout\,
	sload => VCC,
	ena => \ID|register_array[29][19]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[29][12]~regout\);

-- Location: LCCOMB_X19_Y14_N8
\ID|Mux19~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux19~1_combout\ = (\DF1|q\(34) & ((\ID|Mux19~0_combout\ & (\ID|register_array[29][12]~regout\)) # (!\ID|Mux19~0_combout\ & ((\ID|register_array[25][12]~regout\))))) # (!\DF1|q\(34) & (((\ID|Mux19~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[29][12]~regout\,
	datab => \DF1|q\(34),
	datac => \ID|register_array[25][12]~regout\,
	datad => \ID|Mux19~0_combout\,
	combout => \ID|Mux19~1_combout\);

-- Location: LCFF_X20_Y17_N21
\ID|register_array[20][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~49_combout\,
	sload => VCC,
	ena => \ID|register_array[20][26]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[20][12]~regout\);

-- Location: LCFF_X16_Y17_N27
\ID|register_array[24][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~49_combout\,
	sload => VCC,
	ena => \ID|register_array[24][28]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[24][12]~regout\);

-- Location: LCFF_X21_Y15_N9
\ID|register_array[16][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~49_combout\,
	sload => VCC,
	ena => \ID|register_array[16][6]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[16][12]~regout\);

-- Location: LCCOMB_X21_Y15_N8
\ID|Mux19~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux19~4_combout\ = (\DF1|q\(33) & (((\DF1|q\(34))))) # (!\DF1|q\(33) & ((\DF1|q\(34) & (\ID|register_array[24][12]~regout\)) # (!\DF1|q\(34) & ((\ID|register_array[16][12]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[24][12]~regout\,
	datab => \DF1|q\(33),
	datac => \ID|register_array[16][12]~regout\,
	datad => \DF1|q\(34),
	combout => \ID|Mux19~4_combout\);

-- Location: LCFF_X20_Y17_N23
\ID|register_array[28][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~49_combout\,
	sload => VCC,
	ena => \ID|register_array[28][13]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[28][12]~regout\);

-- Location: LCCOMB_X20_Y17_N22
\ID|Mux19~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux19~5_combout\ = (\DF1|q\(33) & ((\ID|Mux19~4_combout\ & (\ID|register_array[28][12]~regout\)) # (!\ID|Mux19~4_combout\ & ((\ID|register_array[20][12]~regout\))))) # (!\DF1|q\(33) & (\ID|Mux19~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(33),
	datab => \ID|Mux19~4_combout\,
	datac => \ID|register_array[28][12]~regout\,
	datad => \ID|register_array[20][12]~regout\,
	combout => \ID|Mux19~5_combout\);

-- Location: LCCOMB_X19_Y14_N18
\ID|Mux19~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux19~7_combout\ = (\DF1|q\(34) & (((\DF1|q\(33))))) # (!\DF1|q\(34) & ((\DF1|q\(33) & (\ID|register_array[23][12]~regout\)) # (!\DF1|q\(33) & ((\ID|register_array[19][12]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[23][12]~regout\,
	datab => \DF1|q\(34),
	datac => \ID|register_array[19][12]~regout\,
	datad => \DF1|q\(33),
	combout => \ID|Mux19~7_combout\);

-- Location: LCFF_X15_Y11_N13
\ID|register_array[10][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~49_combout\,
	sload => VCC,
	ena => \ID|register_array[10][10]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[10][12]~regout\);

-- Location: LCFF_X15_Y11_N15
\ID|register_array[8][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~49_combout\,
	sload => VCC,
	ena => \ID|register_array[8][16]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[8][12]~regout\);

-- Location: LCCOMB_X15_Y11_N14
\ID|Mux19~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux19~10_combout\ = (\DF1|q\(32) & ((\DF1|q\(31)) # ((\ID|register_array[10][12]~regout\)))) # (!\DF1|q\(32) & (!\DF1|q\(31) & (\ID|register_array[8][12]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(32),
	datab => \DF1|q\(31),
	datac => \ID|register_array[8][12]~regout\,
	datad => \ID|register_array[10][12]~regout\,
	combout => \ID|Mux19~10_combout\);

-- Location: LCCOMB_X16_Y8_N16
\ID|Mux19~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux19~17_combout\ = (\DF1|q\(32) & (((\DF1|q\(31))))) # (!\DF1|q\(32) & ((\DF1|q\(31) & (\ID|register_array[13][12]~regout\)) # (!\DF1|q\(31) & ((\ID|register_array[12][12]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(32),
	datab => \ID|register_array[13][12]~regout\,
	datac => \ID|register_array[12][12]~regout\,
	datad => \DF1|q\(31),
	combout => \ID|Mux19~17_combout\);

-- Location: LCCOMB_X25_Y12_N4
\ID|Mux19~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux19~18_combout\ = (\ID|Mux19~17_combout\ & ((\ID|register_array[15][12]~regout\) # ((!\DF1|q\(32))))) # (!\ID|Mux19~17_combout\ & (((\ID|register_array[14][12]~regout\ & \DF1|q\(32)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux19~17_combout\,
	datab => \ID|register_array[15][12]~regout\,
	datac => \ID|register_array[14][12]~regout\,
	datad => \DF1|q\(32),
	combout => \ID|Mux19~18_combout\);

-- Location: LCFF_X21_Y18_N9
\ID|register_array[21][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~50_combout\,
	sload => VCC,
	ena => \ID|register_array[21][27]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[21][13]~regout\);

-- Location: LCCOMB_X18_Y15_N20
\ID|Mux18~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux18~0_combout\ = (\DF1|q\(34) & ((\DF1|q\(33)) # ((\ID|register_array[25][13]~regout\)))) # (!\DF1|q\(34) & (!\DF1|q\(33) & (\ID|register_array[17][13]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(34),
	datab => \DF1|q\(33),
	datac => \ID|register_array[17][13]~regout\,
	datad => \ID|register_array[25][13]~regout\,
	combout => \ID|Mux18~0_combout\);

-- Location: LCCOMB_X21_Y18_N8
\ID|Mux18~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux18~1_combout\ = (\ID|Mux18~0_combout\ & (((\ID|register_array[29][13]~regout\)) # (!\DF1|q\(33)))) # (!\ID|Mux18~0_combout\ & (\DF1|q\(33) & (\ID|register_array[21][13]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux18~0_combout\,
	datab => \DF1|q\(33),
	datac => \ID|register_array[21][13]~regout\,
	datad => \ID|register_array[29][13]~regout\,
	combout => \ID|Mux18~1_combout\);

-- Location: LCFF_X15_Y16_N11
\ID|register_array[20][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~50_combout\,
	sload => VCC,
	ena => \ID|register_array[20][26]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[20][13]~regout\);

-- Location: LCFF_X15_Y15_N1
\ID|register_array[16][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~50_combout\,
	sload => VCC,
	ena => \ID|register_array[16][6]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[16][13]~regout\);

-- Location: LCCOMB_X15_Y15_N0
\ID|Mux18~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux18~4_combout\ = (\DF1|q\(34) & (((\DF1|q\(33))))) # (!\DF1|q\(34) & ((\DF1|q\(33) & (\ID|register_array[20][13]~regout\)) # (!\DF1|q\(33) & ((\ID|register_array[16][13]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(34),
	datab => \ID|register_array[20][13]~regout\,
	datac => \ID|register_array[16][13]~regout\,
	datad => \DF1|q\(33),
	combout => \ID|Mux18~4_combout\);

-- Location: LCFF_X18_Y12_N25
\ID|register_array[23][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~50_combout\,
	sload => VCC,
	ena => \ID|register_array[23][5]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[23][13]~regout\);

-- Location: LCFF_X21_Y14_N5
\ID|register_array[27][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~50_combout\,
	sload => VCC,
	ena => \ID|register_array[27][12]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[27][13]~regout\);

-- Location: LCFF_X22_Y10_N17
\ID|register_array[6][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~50_combout\,
	sload => VCC,
	ena => \ID|register_array[6][5]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[6][13]~regout\);

-- Location: LCFF_X23_Y10_N25
\ID|register_array[5][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~50_combout\,
	sload => VCC,
	ena => \ID|register_array[5][20]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[5][13]~regout\);

-- Location: LCFF_X23_Y10_N3
\ID|register_array[4][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~50_combout\,
	sload => VCC,
	ena => \ID|register_array[4][1]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[4][13]~regout\);

-- Location: LCCOMB_X23_Y10_N2
\ID|Mux18~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux18~10_combout\ = (\DF1|q\(32) & (((\DF1|q\(31))))) # (!\DF1|q\(32) & ((\DF1|q\(31) & (\ID|register_array[5][13]~regout\)) # (!\DF1|q\(31) & ((\ID|register_array[4][13]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[5][13]~regout\,
	datab => \DF1|q\(32),
	datac => \ID|register_array[4][13]~regout\,
	datad => \DF1|q\(31),
	combout => \ID|Mux18~10_combout\);

-- Location: LCFF_X22_Y10_N27
\ID|register_array[7][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~50_combout\,
	sload => VCC,
	ena => \ID|register_array[7][16]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[7][13]~regout\);

-- Location: LCCOMB_X22_Y10_N16
\ID|Mux18~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux18~11_combout\ = (\DF1|q\(32) & ((\ID|Mux18~10_combout\ & (\ID|register_array[7][13]~regout\)) # (!\ID|Mux18~10_combout\ & ((\ID|register_array[6][13]~regout\))))) # (!\DF1|q\(32) & (((\ID|Mux18~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(32),
	datab => \ID|register_array[7][13]~regout\,
	datac => \ID|register_array[6][13]~regout\,
	datad => \ID|Mux18~10_combout\,
	combout => \ID|Mux18~11_combout\);

-- Location: LCFF_X15_Y11_N1
\ID|register_array[10][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~50_combout\,
	sload => VCC,
	ena => \ID|register_array[10][10]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[10][13]~regout\);

-- Location: LCFF_X15_Y11_N11
\ID|register_array[8][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~50_combout\,
	sload => VCC,
	ena => \ID|register_array[8][16]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[8][13]~regout\);

-- Location: LCCOMB_X15_Y11_N10
\ID|Mux18~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux18~12_combout\ = (\DF1|q\(32) & ((\ID|register_array[10][13]~regout\) # ((\DF1|q\(31))))) # (!\DF1|q\(32) & (((\ID|register_array[8][13]~regout\ & !\DF1|q\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(32),
	datab => \ID|register_array[10][13]~regout\,
	datac => \ID|register_array[8][13]~regout\,
	datad => \DF1|q\(31),
	combout => \ID|Mux18~12_combout\);

-- Location: LCCOMB_X19_Y17_N28
\ID|Mux17~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux17~2_combout\ = (\DF1|q\(34) & ((\DF1|q\(33)) # ((\ID|register_array[26][14]~regout\)))) # (!\DF1|q\(34) & (!\DF1|q\(33) & (\ID|register_array[18][14]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(34),
	datab => \DF1|q\(33),
	datac => \ID|register_array[18][14]~regout\,
	datad => \ID|register_array[26][14]~regout\,
	combout => \ID|Mux17~2_combout\);

-- Location: LCFF_X16_Y17_N13
\ID|register_array[24][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~51_combout\,
	sload => VCC,
	ena => \ID|register_array[24][28]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[24][14]~regout\);

-- Location: LCFF_X15_Y15_N27
\ID|register_array[16][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~51_combout\,
	sload => VCC,
	ena => \ID|register_array[16][6]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[16][14]~regout\);

-- Location: LCCOMB_X15_Y15_N26
\ID|Mux17~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux17~4_combout\ = (\DF1|q\(34) & ((\ID|register_array[24][14]~regout\) # ((\DF1|q\(33))))) # (!\DF1|q\(34) & (((\ID|register_array[16][14]~regout\ & !\DF1|q\(33)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(34),
	datab => \ID|register_array[24][14]~regout\,
	datac => \ID|register_array[16][14]~regout\,
	datad => \DF1|q\(33),
	combout => \ID|Mux17~4_combout\);

-- Location: LCFF_X23_Y14_N17
\ID|register_array[27][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~51_combout\,
	sload => VCC,
	ena => \ID|register_array[27][12]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[27][14]~regout\);

-- Location: LCCOMB_X19_Y14_N26
\ID|Mux17~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux17~7_combout\ = (\DF1|q\(34) & (((\DF1|q\(33))))) # (!\DF1|q\(34) & ((\DF1|q\(33) & (\ID|register_array[23][14]~regout\)) # (!\DF1|q\(33) & ((\ID|register_array[19][14]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[23][14]~regout\,
	datab => \DF1|q\(34),
	datac => \ID|register_array[19][14]~regout\,
	datad => \DF1|q\(33),
	combout => \ID|Mux17~7_combout\);

-- Location: LCCOMB_X23_Y14_N16
\ID|Mux17~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux17~8_combout\ = (\ID|Mux17~7_combout\ & ((\ID|register_array[31][14]~regout\) # ((!\DF1|q\(34))))) # (!\ID|Mux17~7_combout\ & (((\ID|register_array[27][14]~regout\ & \DF1|q\(34)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux17~7_combout\,
	datab => \ID|register_array[31][14]~regout\,
	datac => \ID|register_array[27][14]~regout\,
	datad => \DF1|q\(34),
	combout => \ID|Mux17~8_combout\);

-- Location: LCFF_X20_Y11_N17
\ID|register_array[9][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~51_combout\,
	sload => VCC,
	ena => \ID|register_array[9][9]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[9][14]~regout\);

-- Location: LCFF_X15_Y10_N11
\ID|register_array[8][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~51_combout\,
	sload => VCC,
	ena => \ID|register_array[8][16]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[8][14]~regout\);

-- Location: LCCOMB_X15_Y10_N10
\ID|Mux17~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux17~10_combout\ = (\DF1|q\(32) & ((\ID|register_array[10][14]~regout\) # ((\DF1|q\(31))))) # (!\DF1|q\(32) & (((\ID|register_array[8][14]~regout\ & !\DF1|q\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(32),
	datab => \ID|register_array[10][14]~regout\,
	datac => \ID|register_array[8][14]~regout\,
	datad => \DF1|q\(31),
	combout => \ID|Mux17~10_combout\);

-- Location: LCCOMB_X20_Y11_N16
\ID|Mux17~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux17~11_combout\ = (\ID|Mux17~10_combout\ & (((\ID|register_array[11][14]~regout\)) # (!\DF1|q\(31)))) # (!\ID|Mux17~10_combout\ & (\DF1|q\(31) & (\ID|register_array[9][14]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux17~10_combout\,
	datab => \DF1|q\(31),
	datac => \ID|register_array[9][14]~regout\,
	datad => \ID|register_array[11][14]~regout\,
	combout => \ID|Mux17~11_combout\);

-- Location: LCFF_X25_Y10_N17
\ID|register_array[5][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~51_combout\,
	sload => VCC,
	ena => \ID|register_array[5][20]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[5][14]~regout\);

-- Location: LCFF_X25_Y10_N11
\ID|register_array[4][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~51_combout\,
	sload => VCC,
	ena => \ID|register_array[4][1]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[4][14]~regout\);

-- Location: LCCOMB_X25_Y10_N10
\ID|Mux17~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux17~12_combout\ = (\DF1|q\(32) & (((\DF1|q\(31))))) # (!\DF1|q\(32) & ((\DF1|q\(31) & (\ID|register_array[5][14]~regout\)) # (!\DF1|q\(31) & ((\ID|register_array[4][14]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(32),
	datab => \ID|register_array[5][14]~regout\,
	datac => \ID|register_array[4][14]~regout\,
	datad => \DF1|q\(31),
	combout => \ID|Mux17~12_combout\);

-- Location: LCCOMB_X25_Y8_N18
\ID|Mux17~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux17~13_combout\ = (\DF1|q\(32) & ((\ID|Mux17~12_combout\ & ((\ID|register_array[7][14]~regout\))) # (!\ID|Mux17~12_combout\ & (\ID|register_array[6][14]~regout\)))) # (!\DF1|q\(32) & (((\ID|Mux17~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[6][14]~regout\,
	datab => \DF1|q\(32),
	datac => \ID|register_array[7][14]~regout\,
	datad => \ID|Mux17~12_combout\,
	combout => \ID|Mux17~13_combout\);

-- Location: LCFF_X22_Y12_N9
\ID|register_array[1][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~51_combout\,
	sload => VCC,
	ena => \ID|register_array[1][5]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[1][14]~regout\);

-- Location: LCCOMB_X22_Y12_N8
\ID|Mux17~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux17~14_combout\ = (\DF1|q\(31) & ((\DF1|q\(32) & (\ID|register_array[3][14]~regout\)) # (!\DF1|q\(32) & ((\ID|register_array[1][14]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[3][14]~regout\,
	datab => \DF1|q\(32),
	datac => \ID|register_array[1][14]~regout\,
	datad => \DF1|q\(31),
	combout => \ID|Mux17~14_combout\);

-- Location: LCFF_X23_Y11_N3
\ID|register_array[13][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~51_combout\,
	sload => VCC,
	ena => \ID|register_array[13][4]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[13][14]~regout\);

-- Location: LCFF_X22_Y11_N3
\ID|register_array[12][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~51_combout\,
	sload => VCC,
	ena => \ID|register_array[12][10]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[12][14]~regout\);

-- Location: LCCOMB_X22_Y11_N2
\ID|Mux17~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux17~17_combout\ = (\DF1|q\(32) & (((\DF1|q\(31))))) # (!\DF1|q\(32) & ((\DF1|q\(31) & (\ID|register_array[13][14]~regout\)) # (!\DF1|q\(31) & ((\ID|register_array[12][14]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[13][14]~regout\,
	datab => \DF1|q\(32),
	datac => \ID|register_array[12][14]~regout\,
	datad => \DF1|q\(31),
	combout => \ID|Mux17~17_combout\);

-- Location: LCCOMB_X18_Y15_N6
\ID|Mux16~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux16~0_combout\ = (\DF1|q\(34) & ((\DF1|q\(33)) # ((\ID|register_array[25][15]~regout\)))) # (!\DF1|q\(34) & (!\DF1|q\(33) & (\ID|register_array[17][15]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(34),
	datab => \DF1|q\(33),
	datac => \ID|register_array[17][15]~regout\,
	datad => \ID|register_array[25][15]~regout\,
	combout => \ID|Mux16~0_combout\);

-- Location: LCFF_X21_Y13_N11
\ID|register_array[26][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~52_combout\,
	sload => VCC,
	ena => \ID|register_array[26][25]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[26][15]~regout\);

-- Location: LCFF_X22_Y13_N5
\ID|register_array[22][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~52_combout\,
	sload => VCC,
	ena => \ID|register_array[22][23]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[22][15]~regout\);

-- Location: LCFF_X22_Y13_N31
\ID|register_array[18][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~52_combout\,
	sload => VCC,
	ena => \ID|register_array[18][11]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[18][15]~regout\);

-- Location: LCCOMB_X22_Y13_N30
\ID|Mux16~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux16~2_combout\ = (\DF1|q\(33) & ((\ID|register_array[22][15]~regout\) # ((\DF1|q\(34))))) # (!\DF1|q\(33) & (((\ID|register_array[18][15]~regout\ & !\DF1|q\(34)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(33),
	datab => \ID|register_array[22][15]~regout\,
	datac => \ID|register_array[18][15]~regout\,
	datad => \DF1|q\(34),
	combout => \ID|Mux16~2_combout\);

-- Location: LCFF_X21_Y13_N13
\ID|register_array[30][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~52_combout\,
	sload => VCC,
	ena => \ID|register_array[30][20]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[30][15]~regout\);

-- Location: LCCOMB_X21_Y13_N10
\ID|Mux16~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux16~3_combout\ = (\DF1|q\(34) & ((\ID|Mux16~2_combout\ & ((\ID|register_array[30][15]~regout\))) # (!\ID|Mux16~2_combout\ & (\ID|register_array[26][15]~regout\)))) # (!\DF1|q\(34) & (\ID|Mux16~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(34),
	datab => \ID|Mux16~2_combout\,
	datac => \ID|register_array[26][15]~regout\,
	datad => \ID|register_array[30][15]~regout\,
	combout => \ID|Mux16~3_combout\);

-- Location: LCFF_X15_Y16_N5
\ID|register_array[20][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~52_combout\,
	sload => VCC,
	ena => \ID|register_array[20][26]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[20][15]~regout\);

-- Location: LCFF_X15_Y15_N5
\ID|register_array[16][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~52_combout\,
	sload => VCC,
	ena => \ID|register_array[16][6]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[16][15]~regout\);

-- Location: LCCOMB_X15_Y15_N4
\ID|Mux16~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux16~4_combout\ = (\DF1|q\(34) & (((\DF1|q\(33))))) # (!\DF1|q\(34) & ((\DF1|q\(33) & (\ID|register_array[20][15]~regout\)) # (!\DF1|q\(33) & ((\ID|register_array[16][15]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(34),
	datab => \ID|register_array[20][15]~regout\,
	datac => \ID|register_array[16][15]~regout\,
	datad => \DF1|q\(33),
	combout => \ID|Mux16~4_combout\);

-- Location: LCCOMB_X15_Y13_N28
\ID|Mux16~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux16~5_combout\ = (\ID|Mux16~4_combout\ & (((\ID|register_array[28][15]~regout\) # (!\DF1|q\(34))))) # (!\ID|Mux16~4_combout\ & (\ID|register_array[24][15]~regout\ & ((\DF1|q\(34)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux16~4_combout\,
	datab => \ID|register_array[24][15]~regout\,
	datac => \ID|register_array[28][15]~regout\,
	datad => \DF1|q\(34),
	combout => \ID|Mux16~5_combout\);

-- Location: LCCOMB_X21_Y10_N20
\ID|Mux16~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux16~6_combout\ = (\DF1|q\(32) & (((\ID|Mux16~3_combout\) # (\DF1|q\(31))))) # (!\DF1|q\(32) & (\ID|Mux16~5_combout\ & ((!\DF1|q\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux16~5_combout\,
	datab => \DF1|q\(32),
	datac => \ID|Mux16~3_combout\,
	datad => \DF1|q\(31),
	combout => \ID|Mux16~6_combout\);

-- Location: LCFF_X21_Y14_N23
\ID|register_array[27][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~52_combout\,
	sload => VCC,
	ena => \ID|register_array[27][12]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[27][15]~regout\);

-- Location: LCFF_X22_Y14_N25
\ID|register_array[19][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~52_combout\,
	sload => VCC,
	ena => \ID|register_array[19][28]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[19][15]~regout\);

-- Location: LCCOMB_X22_Y14_N24
\ID|Mux16~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux16~7_combout\ = (\DF1|q\(33) & (\DF1|q\(34))) # (!\DF1|q\(33) & ((\DF1|q\(34) & ((\ID|register_array[27][15]~regout\))) # (!\DF1|q\(34) & (\ID|register_array[19][15]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(33),
	datab => \DF1|q\(34),
	datac => \ID|register_array[19][15]~regout\,
	datad => \ID|register_array[27][15]~regout\,
	combout => \ID|Mux16~7_combout\);

-- Location: LCFF_X15_Y10_N13
\ID|register_array[10][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~52_combout\,
	sload => VCC,
	ena => \ID|register_array[10][10]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[10][15]~regout\);

-- Location: LCFF_X15_Y10_N23
\ID|register_array[8][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~52_combout\,
	sload => VCC,
	ena => \ID|register_array[8][16]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[8][15]~regout\);

-- Location: LCCOMB_X15_Y10_N22
\ID|Mux16~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux16~12_combout\ = (\DF1|q\(32) & ((\DF1|q\(31)) # ((\ID|register_array[10][15]~regout\)))) # (!\DF1|q\(32) & (!\DF1|q\(31) & (\ID|register_array[8][15]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(32),
	datab => \DF1|q\(31),
	datac => \ID|register_array[8][15]~regout\,
	datad => \ID|register_array[10][15]~regout\,
	combout => \ID|Mux16~12_combout\);

-- Location: LCCOMB_X18_Y10_N8
\ID|Mux16~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux16~13_combout\ = (\ID|Mux16~12_combout\ & (((\ID|register_array[11][15]~regout\) # (!\DF1|q\(31))))) # (!\ID|Mux16~12_combout\ & (\ID|register_array[9][15]~regout\ & ((\DF1|q\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux16~12_combout\,
	datab => \ID|register_array[9][15]~regout\,
	datac => \ID|register_array[11][15]~regout\,
	datad => \DF1|q\(31),
	combout => \ID|Mux16~13_combout\);

-- Location: LCCOMB_X21_Y10_N0
\ID|Mux16~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux16~14_combout\ = (\DF1|q\(31) & ((\DF1|q\(32) & (\ID|register_array[3][15]~regout\)) # (!\DF1|q\(32) & ((\ID|register_array[1][15]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[3][15]~regout\,
	datab => \DF1|q\(32),
	datac => \ID|register_array[1][15]~regout\,
	datad => \DF1|q\(31),
	combout => \ID|Mux16~14_combout\);

-- Location: LCFF_X21_Y10_N11
\ID|register_array[2][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~52_combout\,
	sload => VCC,
	ena => \ID|register_array[2][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[2][15]~regout\);

-- Location: LCCOMB_X21_Y10_N10
\ID|Mux16~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux16~15_combout\ = (\ID|Mux16~14_combout\) # ((\DF1|q\(32) & (\ID|register_array[2][15]~regout\ & !\DF1|q\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux16~14_combout\,
	datab => \DF1|q\(32),
	datac => \ID|register_array[2][15]~regout\,
	datad => \DF1|q\(31),
	combout => \ID|Mux16~15_combout\);

-- Location: LCCOMB_X21_Y10_N4
\ID|Mux16~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux16~16_combout\ = (\DF1|q\(33) & (((\DF1|q\(34))))) # (!\DF1|q\(33) & ((\DF1|q\(34) & ((\ID|Mux16~13_combout\))) # (!\DF1|q\(34) & (\ID|Mux16~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux16~15_combout\,
	datab => \DF1|q\(33),
	datac => \DF1|q\(34),
	datad => \ID|Mux16~13_combout\,
	combout => \ID|Mux16~16_combout\);

-- Location: LCFF_X27_Y12_N11
\ID|register_array[15][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \ID|register_array~52_combout\,
	ena => \ID|register_array[15][11]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[15][15]~regout\);

-- Location: LCCOMB_X20_Y13_N10
\ID|Mux15~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux15~0_combout\ = (\DF1|q\(33) & ((\ID|register_array[21][16]~regout\) # ((\DF1|q\(34))))) # (!\DF1|q\(33) & (((\ID|register_array[17][16]~regout\ & !\DF1|q\(34)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[21][16]~regout\,
	datab => \DF1|q\(33),
	datac => \ID|register_array[17][16]~regout\,
	datad => \DF1|q\(34),
	combout => \ID|Mux15~0_combout\);

-- Location: LCFF_X21_Y16_N13
\ID|register_array[26][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~53_combout\,
	sload => VCC,
	ena => \ID|register_array[26][25]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[26][16]~regout\);

-- Location: LCFF_X21_Y16_N15
\ID|register_array[18][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~53_combout\,
	sload => VCC,
	ena => \ID|register_array[18][11]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[18][16]~regout\);

-- Location: LCCOMB_X21_Y16_N14
\ID|Mux15~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux15~2_combout\ = (\DF1|q\(34) & ((\DF1|q\(33)) # ((\ID|register_array[26][16]~regout\)))) # (!\DF1|q\(34) & (!\DF1|q\(33) & (\ID|register_array[18][16]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(34),
	datab => \DF1|q\(33),
	datac => \ID|register_array[18][16]~regout\,
	datad => \ID|register_array[26][16]~regout\,
	combout => \ID|Mux15~2_combout\);

-- Location: LCFF_X15_Y17_N9
\ID|register_array[20][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~53_combout\,
	sload => VCC,
	ena => \ID|register_array[20][26]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[20][16]~regout\);

-- Location: LCCOMB_X19_Y14_N22
\ID|Mux15~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux15~7_combout\ = (\DF1|q\(34) & (((\DF1|q\(33))))) # (!\DF1|q\(34) & ((\DF1|q\(33) & (\ID|register_array[23][16]~regout\)) # (!\DF1|q\(33) & ((\ID|register_array[19][16]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[23][16]~regout\,
	datab => \DF1|q\(34),
	datac => \ID|register_array[19][16]~regout\,
	datad => \DF1|q\(33),
	combout => \ID|Mux15~7_combout\);

-- Location: LCCOMB_X24_Y14_N2
\ID|Mux15~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux15~8_combout\ = (\DF1|q\(34) & ((\ID|Mux15~7_combout\ & ((\ID|register_array[31][16]~regout\))) # (!\ID|Mux15~7_combout\ & (\ID|register_array[27][16]~regout\)))) # (!\DF1|q\(34) & (((\ID|Mux15~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(34),
	datab => \ID|register_array[27][16]~regout\,
	datac => \ID|register_array[31][16]~regout\,
	datad => \ID|Mux15~7_combout\,
	combout => \ID|Mux15~8_combout\);

-- Location: LCFF_X15_Y10_N1
\ID|register_array[10][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~53_combout\,
	sload => VCC,
	ena => \ID|register_array[10][10]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[10][16]~regout\);

-- Location: LCFF_X15_Y10_N27
\ID|register_array[8][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~53_combout\,
	sload => VCC,
	ena => \ID|register_array[8][16]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[8][16]~regout\);

-- Location: LCCOMB_X15_Y10_N26
\ID|Mux15~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux15~10_combout\ = (\DF1|q\(32) & ((\ID|register_array[10][16]~regout\) # ((\DF1|q\(31))))) # (!\DF1|q\(32) & (((\ID|register_array[8][16]~regout\ & !\DF1|q\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(32),
	datab => \ID|register_array[10][16]~regout\,
	datac => \ID|register_array[8][16]~regout\,
	datad => \DF1|q\(31),
	combout => \ID|Mux15~10_combout\);

-- Location: LCCOMB_X20_Y11_N14
\ID|Mux15~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux15~11_combout\ = (\DF1|q\(31) & ((\ID|Mux15~10_combout\ & ((\ID|register_array[11][16]~regout\))) # (!\ID|Mux15~10_combout\ & (\ID|register_array[9][16]~regout\)))) # (!\DF1|q\(31) & (((\ID|Mux15~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[9][16]~regout\,
	datab => \DF1|q\(31),
	datac => \ID|register_array[11][16]~regout\,
	datad => \ID|Mux15~10_combout\,
	combout => \ID|Mux15~11_combout\);

-- Location: LCFF_X25_Y10_N1
\ID|register_array[5][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~53_combout\,
	sload => VCC,
	ena => \ID|register_array[5][20]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[5][16]~regout\);

-- Location: LCFF_X25_Y10_N19
\ID|register_array[4][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~53_combout\,
	sload => VCC,
	ena => \ID|register_array[4][1]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[4][16]~regout\);

-- Location: LCCOMB_X25_Y10_N18
\ID|Mux15~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux15~12_combout\ = (\DF1|q\(32) & (((\DF1|q\(31))))) # (!\DF1|q\(32) & ((\DF1|q\(31) & (\ID|register_array[5][16]~regout\)) # (!\DF1|q\(31) & ((\ID|register_array[4][16]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(32),
	datab => \ID|register_array[5][16]~regout\,
	datac => \ID|register_array[4][16]~regout\,
	datad => \DF1|q\(31),
	combout => \ID|Mux15~12_combout\);

-- Location: LCFF_X23_Y11_N23
\ID|register_array[3][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~53_combout\,
	sload => VCC,
	ena => \ID|register_array[3][19]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[3][16]~regout\);

-- Location: LCFF_X27_Y11_N23
\ID|register_array[1][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~53_combout\,
	sload => VCC,
	ena => \ID|register_array[1][5]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[1][16]~regout\);

-- Location: LCCOMB_X27_Y11_N22
\ID|Mux15~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux15~14_combout\ = (\DF1|q\(31) & ((\DF1|q\(32) & (\ID|register_array[3][16]~regout\)) # (!\DF1|q\(32) & ((\ID|register_array[1][16]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[3][16]~regout\,
	datab => \DF1|q\(32),
	datac => \ID|register_array[1][16]~regout\,
	datad => \DF1|q\(31),
	combout => \ID|Mux15~14_combout\);

-- Location: LCFF_X27_Y11_N25
\ID|register_array[2][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~53_combout\,
	sload => VCC,
	ena => \ID|register_array[2][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[2][16]~regout\);

-- Location: LCCOMB_X27_Y11_N24
\ID|Mux15~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux15~15_combout\ = (\ID|Mux15~14_combout\) # ((\DF1|q\(32) & (\ID|register_array[2][16]~regout\ & !\DF1|q\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux15~14_combout\,
	datab => \DF1|q\(32),
	datac => \ID|register_array[2][16]~regout\,
	datad => \DF1|q\(31),
	combout => \ID|Mux15~15_combout\);

-- Location: LCCOMB_X26_Y15_N12
\ID|Mux15~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux15~17_combout\ = (\DF1|q\(32) & (((\DF1|q\(31))))) # (!\DF1|q\(32) & ((\DF1|q\(31) & (\ID|register_array[13][16]~regout\)) # (!\DF1|q\(31) & ((\ID|register_array[12][16]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(32),
	datab => \ID|register_array[13][16]~regout\,
	datac => \ID|register_array[12][16]~regout\,
	datad => \DF1|q\(31),
	combout => \ID|Mux15~17_combout\);

-- Location: LCCOMB_X15_Y15_N16
\ID|Mux14~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux14~4_combout\ = (\DF1|q\(34) & (((\DF1|q\(33))))) # (!\DF1|q\(34) & ((\DF1|q\(33) & (\ID|register_array[20][17]~regout\)) # (!\DF1|q\(33) & ((\ID|register_array[16][17]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(34),
	datab => \ID|register_array[20][17]~regout\,
	datac => \ID|register_array[16][17]~regout\,
	datad => \DF1|q\(33),
	combout => \ID|Mux14~4_combout\);

-- Location: LCFF_X22_Y14_N5
\ID|register_array[23][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~54_combout\,
	sload => VCC,
	ena => \ID|register_array[23][5]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[23][17]~regout\);

-- Location: LCFF_X21_Y14_N11
\ID|register_array[27][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~54_combout\,
	sload => VCC,
	ena => \ID|register_array[27][12]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[27][17]~regout\);

-- Location: LCFF_X22_Y14_N7
\ID|register_array[19][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~54_combout\,
	sload => VCC,
	ena => \ID|register_array[19][28]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[19][17]~regout\);

-- Location: LCCOMB_X22_Y14_N6
\ID|Mux14~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux14~7_combout\ = (\DF1|q\(34) & ((\ID|register_array[27][17]~regout\) # ((\DF1|q\(33))))) # (!\DF1|q\(34) & (((\ID|register_array[19][17]~regout\ & !\DF1|q\(33)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[27][17]~regout\,
	datab => \DF1|q\(34),
	datac => \ID|register_array[19][17]~regout\,
	datad => \DF1|q\(33),
	combout => \ID|Mux14~7_combout\);

-- Location: LCFF_X21_Y14_N29
\ID|register_array[31][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~54_combout\,
	sload => VCC,
	ena => \ID|register_array[31][24]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[31][17]~regout\);

-- Location: LCCOMB_X22_Y14_N4
\ID|Mux14~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux14~8_combout\ = (\DF1|q\(33) & ((\ID|Mux14~7_combout\ & (\ID|register_array[31][17]~regout\)) # (!\ID|Mux14~7_combout\ & ((\ID|register_array[23][17]~regout\))))) # (!\DF1|q\(33) & (((\ID|Mux14~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(33),
	datab => \ID|register_array[31][17]~regout\,
	datac => \ID|register_array[23][17]~regout\,
	datad => \ID|Mux14~7_combout\,
	combout => \ID|Mux14~8_combout\);

-- Location: LCFF_X16_Y10_N9
\ID|register_array[9][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~54_combout\,
	sload => VCC,
	ena => \ID|register_array[9][9]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[9][17]~regout\);

-- Location: LCFF_X15_Y10_N29
\ID|register_array[10][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~54_combout\,
	sload => VCC,
	ena => \ID|register_array[10][10]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[10][17]~regout\);

-- Location: LCFF_X15_Y10_N31
\ID|register_array[8][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~54_combout\,
	sload => VCC,
	ena => \ID|register_array[8][16]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[8][17]~regout\);

-- Location: LCCOMB_X15_Y10_N30
\ID|Mux14~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux14~12_combout\ = (\DF1|q\(32) & ((\ID|register_array[10][17]~regout\) # ((\DF1|q\(31))))) # (!\DF1|q\(32) & (((\ID|register_array[8][17]~regout\ & !\DF1|q\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(32),
	datab => \ID|register_array[10][17]~regout\,
	datac => \ID|register_array[8][17]~regout\,
	datad => \DF1|q\(31),
	combout => \ID|Mux14~12_combout\);

-- Location: LCFF_X16_Y10_N3
\ID|register_array[11][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~54_combout\,
	sload => VCC,
	ena => \ID|register_array[11][6]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[11][17]~regout\);

-- Location: LCCOMB_X16_Y10_N8
\ID|Mux14~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux14~13_combout\ = (\ID|Mux14~12_combout\ & ((\ID|register_array[11][17]~regout\) # ((!\DF1|q\(31))))) # (!\ID|Mux14~12_combout\ & (((\ID|register_array[9][17]~regout\ & \DF1|q\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux14~12_combout\,
	datab => \ID|register_array[11][17]~regout\,
	datac => \ID|register_array[9][17]~regout\,
	datad => \DF1|q\(31),
	combout => \ID|Mux14~13_combout\);

-- Location: LCFF_X25_Y15_N9
\ID|register_array[3][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~54_combout\,
	sload => VCC,
	ena => \ID|register_array[3][19]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[3][17]~regout\);

-- Location: LCFF_X27_Y11_N31
\ID|register_array[1][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~54_combout\,
	sload => VCC,
	ena => \ID|register_array[1][5]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[1][17]~regout\);

-- Location: LCCOMB_X27_Y11_N30
\ID|Mux14~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux14~14_combout\ = (\DF1|q\(31) & ((\DF1|q\(32) & (\ID|register_array[3][17]~regout\)) # (!\DF1|q\(32) & ((\ID|register_array[1][17]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[3][17]~regout\,
	datab => \DF1|q\(32),
	datac => \ID|register_array[1][17]~regout\,
	datad => \DF1|q\(31),
	combout => \ID|Mux14~14_combout\);

-- Location: LCFF_X26_Y15_N15
\ID|register_array[14][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~54_combout\,
	sload => VCC,
	ena => \ID|register_array[14][24]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[14][17]~regout\);

-- Location: LCFF_X25_Y15_N3
\ID|register_array[13][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~54_combout\,
	sload => VCC,
	ena => \ID|register_array[13][4]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[13][17]~regout\);

-- Location: LCFF_X26_Y15_N25
\ID|register_array[12][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~54_combout\,
	sload => VCC,
	ena => \ID|register_array[12][10]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[12][17]~regout\);

-- Location: LCCOMB_X26_Y15_N24
\ID|Mux14~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux14~17_combout\ = (\DF1|q\(32) & (((\DF1|q\(31))))) # (!\DF1|q\(32) & ((\DF1|q\(31) & (\ID|register_array[13][17]~regout\)) # (!\DF1|q\(31) & ((\ID|register_array[12][17]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[13][17]~regout\,
	datab => \DF1|q\(32),
	datac => \ID|register_array[12][17]~regout\,
	datad => \DF1|q\(31),
	combout => \ID|Mux14~17_combout\);

-- Location: LCFF_X30_Y12_N5
\ID|register_array[15][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \ID|register_array~54_combout\,
	ena => \ID|register_array[15][11]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[15][17]~regout\);

-- Location: LCCOMB_X26_Y15_N14
\ID|Mux14~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux14~18_combout\ = (\ID|Mux14~17_combout\ & (((\ID|register_array[15][17]~regout\)) # (!\DF1|q\(32)))) # (!\ID|Mux14~17_combout\ & (\DF1|q\(32) & (\ID|register_array[14][17]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux14~17_combout\,
	datab => \DF1|q\(32),
	datac => \ID|register_array[14][17]~regout\,
	datad => \ID|register_array[15][17]~regout\,
	combout => \ID|Mux14~18_combout\);

-- Location: LCFF_X22_Y16_N27
\ID|register_array[22][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~55_combout\,
	sload => VCC,
	ena => \ID|register_array[22][23]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[22][18]~regout\);

-- Location: LCFF_X21_Y16_N9
\ID|register_array[26][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~55_combout\,
	sload => VCC,
	ena => \ID|register_array[26][25]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[26][18]~regout\);

-- Location: LCFF_X21_Y16_N11
\ID|register_array[18][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~55_combout\,
	sload => VCC,
	ena => \ID|register_array[18][11]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[18][18]~regout\);

-- Location: LCCOMB_X21_Y16_N10
\ID|Mux13~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux13~2_combout\ = (\DF1|q\(34) & ((\ID|register_array[26][18]~regout\) # ((\DF1|q\(33))))) # (!\DF1|q\(34) & (((\ID|register_array[18][18]~regout\ & !\DF1|q\(33)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(34),
	datab => \ID|register_array[26][18]~regout\,
	datac => \ID|register_array[18][18]~regout\,
	datad => \DF1|q\(33),
	combout => \ID|Mux13~2_combout\);

-- Location: LCFF_X22_Y16_N29
\ID|register_array[30][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~55_combout\,
	sload => VCC,
	ena => \ID|register_array[30][20]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[30][18]~regout\);

-- Location: LCCOMB_X22_Y16_N28
\ID|Mux13~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux13~3_combout\ = (\ID|Mux13~2_combout\ & (((\ID|register_array[30][18]~regout\)) # (!\DF1|q\(33)))) # (!\ID|Mux13~2_combout\ & (\DF1|q\(33) & ((\ID|register_array[22][18]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux13~2_combout\,
	datab => \DF1|q\(33),
	datac => \ID|register_array[30][18]~regout\,
	datad => \ID|register_array[22][18]~regout\,
	combout => \ID|Mux13~3_combout\);

-- Location: LCCOMB_X16_Y16_N0
\ID|Mux13~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux13~4_combout\ = (\DF1|q\(33) & (\DF1|q\(34))) # (!\DF1|q\(33) & ((\DF1|q\(34) & ((\ID|register_array[24][18]~regout\))) # (!\DF1|q\(34) & (\ID|register_array[16][18]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(33),
	datab => \DF1|q\(34),
	datac => \ID|register_array[16][18]~regout\,
	datad => \ID|register_array[24][18]~regout\,
	combout => \ID|Mux13~4_combout\);

-- Location: LCCOMB_X20_Y17_N26
\ID|Mux13~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux13~5_combout\ = (\DF1|q\(33) & ((\ID|Mux13~4_combout\ & ((\ID|register_array[28][18]~regout\))) # (!\ID|Mux13~4_combout\ & (\ID|register_array[20][18]~regout\)))) # (!\DF1|q\(33) & (((\ID|Mux13~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(33),
	datab => \ID|register_array[20][18]~regout\,
	datac => \ID|register_array[28][18]~regout\,
	datad => \ID|Mux13~4_combout\,
	combout => \ID|Mux13~5_combout\);

-- Location: LCCOMB_X25_Y16_N16
\ID|Mux13~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux13~6_combout\ = (\DF1|q\(32) & ((\ID|Mux13~3_combout\) # ((\DF1|q\(31))))) # (!\DF1|q\(32) & (((!\DF1|q\(31) & \ID|Mux13~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(32),
	datab => \ID|Mux13~3_combout\,
	datac => \DF1|q\(31),
	datad => \ID|Mux13~5_combout\,
	combout => \ID|Mux13~6_combout\);

-- Location: LCFF_X25_Y15_N7
\ID|register_array[13][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~55_combout\,
	sload => VCC,
	ena => \ID|register_array[13][4]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[13][18]~regout\);

-- Location: LCFF_X26_Y15_N29
\ID|register_array[12][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~55_combout\,
	sload => VCC,
	ena => \ID|register_array[12][10]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[12][18]~regout\);

-- Location: LCCOMB_X26_Y15_N28
\ID|Mux13~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux13~17_combout\ = (\DF1|q\(32) & (((\DF1|q\(31))))) # (!\DF1|q\(32) & ((\DF1|q\(31) & (\ID|register_array[13][18]~regout\)) # (!\DF1|q\(31) & ((\ID|register_array[12][18]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(32),
	datab => \ID|register_array[13][18]~regout\,
	datac => \ID|register_array[12][18]~regout\,
	datad => \DF1|q\(31),
	combout => \ID|Mux13~17_combout\);

-- Location: LCCOMB_X26_Y15_N10
\ID|Mux13~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux13~18_combout\ = (\ID|Mux13~17_combout\ & ((\ID|register_array[15][18]~regout\) # ((!\DF1|q\(32))))) # (!\ID|Mux13~17_combout\ & (((\ID|register_array[14][18]~regout\ & \DF1|q\(32)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[15][18]~regout\,
	datab => \ID|Mux13~17_combout\,
	datac => \ID|register_array[14][18]~regout\,
	datad => \DF1|q\(32),
	combout => \ID|Mux13~18_combout\);

-- Location: LCFF_X20_Y14_N13
\ID|register_array[21][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~56_combout\,
	sload => VCC,
	ena => \ID|register_array[21][27]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[21][19]~regout\);

-- Location: LCFF_X20_Y15_N7
\ID|register_array[25][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~56_combout\,
	sload => VCC,
	ena => \ID|register_array[25][6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[25][19]~regout\);

-- Location: LCFF_X18_Y15_N25
\ID|register_array[17][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~56_combout\,
	sload => VCC,
	ena => \ID|register_array[17][18]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[17][19]~regout\);

-- Location: LCCOMB_X18_Y15_N24
\ID|Mux12~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux12~0_combout\ = (\DF1|q\(33) & (((\DF1|q\(34))))) # (!\DF1|q\(33) & ((\DF1|q\(34) & (\ID|register_array[25][19]~regout\)) # (!\DF1|q\(34) & ((\ID|register_array[17][19]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[25][19]~regout\,
	datab => \DF1|q\(33),
	datac => \ID|register_array[17][19]~regout\,
	datad => \DF1|q\(34),
	combout => \ID|Mux12~0_combout\);

-- Location: LCFF_X20_Y15_N17
\ID|register_array[29][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~56_combout\,
	sload => VCC,
	ena => \ID|register_array[29][19]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[29][19]~regout\);

-- Location: LCCOMB_X20_Y14_N12
\ID|Mux12~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux12~1_combout\ = (\DF1|q\(33) & ((\ID|Mux12~0_combout\ & (\ID|register_array[29][19]~regout\)) # (!\ID|Mux12~0_combout\ & ((\ID|register_array[21][19]~regout\))))) # (!\DF1|q\(33) & (((\ID|Mux12~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[29][19]~regout\,
	datab => \DF1|q\(33),
	datac => \ID|register_array[21][19]~regout\,
	datad => \ID|Mux12~0_combout\,
	combout => \ID|Mux12~1_combout\);

-- Location: LCFF_X15_Y16_N31
\ID|register_array[20][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~56_combout\,
	sload => VCC,
	ena => \ID|register_array[20][26]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[20][19]~regout\);

-- Location: LCFF_X15_Y15_N3
\ID|register_array[16][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~56_combout\,
	sload => VCC,
	ena => \ID|register_array[16][6]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[16][19]~regout\);

-- Location: LCCOMB_X15_Y15_N2
\ID|Mux12~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux12~4_combout\ = (\DF1|q\(34) & (((\DF1|q\(33))))) # (!\DF1|q\(34) & ((\DF1|q\(33) & (\ID|register_array[20][19]~regout\)) # (!\DF1|q\(33) & ((\ID|register_array[16][19]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(34),
	datab => \ID|register_array[20][19]~regout\,
	datac => \ID|register_array[16][19]~regout\,
	datad => \DF1|q\(33),
	combout => \ID|Mux12~4_combout\);

-- Location: LCCOMB_X16_Y17_N18
\ID|Mux12~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux12~5_combout\ = (\DF1|q\(34) & ((\ID|Mux12~4_combout\ & (\ID|register_array[28][19]~regout\)) # (!\ID|Mux12~4_combout\ & ((\ID|register_array[24][19]~regout\))))) # (!\DF1|q\(34) & (\ID|Mux12~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(34),
	datab => \ID|Mux12~4_combout\,
	datac => \ID|register_array[28][19]~regout\,
	datad => \ID|register_array[24][19]~regout\,
	combout => \ID|Mux12~5_combout\);

-- Location: LCFF_X21_Y14_N15
\ID|register_array[27][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~56_combout\,
	sload => VCC,
	ena => \ID|register_array[27][12]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[27][19]~regout\);

-- Location: LCFF_X20_Y14_N31
\ID|register_array[19][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~56_combout\,
	sload => VCC,
	ena => \ID|register_array[19][28]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[19][19]~regout\);

-- Location: LCCOMB_X20_Y14_N30
\ID|Mux12~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux12~7_combout\ = (\DF1|q\(33) & (\DF1|q\(34))) # (!\DF1|q\(33) & ((\DF1|q\(34) & ((\ID|register_array[27][19]~regout\))) # (!\DF1|q\(34) & (\ID|register_array[19][19]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(33),
	datab => \DF1|q\(34),
	datac => \ID|register_array[19][19]~regout\,
	datad => \ID|register_array[27][19]~regout\,
	combout => \ID|Mux12~7_combout\);

-- Location: LCFF_X15_Y10_N21
\ID|register_array[10][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~56_combout\,
	sload => VCC,
	ena => \ID|register_array[10][10]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[10][19]~regout\);

-- Location: LCFF_X25_Y15_N17
\ID|register_array[3][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~56_combout\,
	sload => VCC,
	ena => \ID|register_array[3][19]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[3][19]~regout\);

-- Location: LCFF_X27_Y14_N21
\ID|register_array[1][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~56_combout\,
	sload => VCC,
	ena => \ID|register_array[1][5]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[1][19]~regout\);

-- Location: LCCOMB_X27_Y14_N20
\ID|Mux12~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux12~14_combout\ = (\DF1|q\(31) & ((\DF1|q\(32) & (\ID|register_array[3][19]~regout\)) # (!\DF1|q\(32) & ((\ID|register_array[1][19]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(32),
	datab => \ID|register_array[3][19]~regout\,
	datac => \ID|register_array[1][19]~regout\,
	datad => \DF1|q\(31),
	combout => \ID|Mux12~14_combout\);

-- Location: LCFF_X27_Y14_N7
\ID|register_array[2][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~56_combout\,
	sload => VCC,
	ena => \ID|register_array[2][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[2][19]~regout\);

-- Location: LCCOMB_X27_Y14_N6
\ID|Mux12~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux12~15_combout\ = (\ID|Mux12~14_combout\) # ((\DF1|q\(32) & (\ID|register_array[2][19]~regout\ & !\DF1|q\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux12~14_combout\,
	datab => \DF1|q\(32),
	datac => \ID|register_array[2][19]~regout\,
	datad => \DF1|q\(31),
	combout => \ID|Mux12~15_combout\);

-- Location: LCCOMB_X26_Y15_N8
\ID|Mux12~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux12~17_combout\ = (\DF1|q\(32) & (((\DF1|q\(31))))) # (!\DF1|q\(32) & ((\DF1|q\(31) & (\ID|register_array[13][19]~regout\)) # (!\DF1|q\(31) & ((\ID|register_array[12][19]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(32),
	datab => \ID|register_array[13][19]~regout\,
	datac => \ID|register_array[12][19]~regout\,
	datad => \DF1|q\(31),
	combout => \ID|Mux12~17_combout\);

-- Location: LCFF_X29_Y13_N29
\ID|register_array[15][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \ID|register_array~56_combout\,
	ena => \ID|register_array[15][11]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[15][19]~regout\);

-- Location: LCCOMB_X26_Y15_N22
\ID|Mux12~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux12~18_combout\ = (\ID|Mux12~17_combout\ & ((\ID|register_array[15][19]~regout\) # ((!\DF1|q\(32))))) # (!\ID|Mux12~17_combout\ & (((\ID|register_array[14][19]~regout\ & \DF1|q\(32)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[15][19]~regout\,
	datab => \ID|Mux12~17_combout\,
	datac => \ID|register_array[14][19]~regout\,
	datad => \DF1|q\(32),
	combout => \ID|Mux12~18_combout\);

-- Location: LCFF_X20_Y14_N25
\ID|register_array[21][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~57_combout\,
	sload => VCC,
	ena => \ID|register_array[21][27]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[21][20]~regout\);

-- Location: LCFF_X18_Y15_N11
\ID|register_array[17][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~57_combout\,
	sload => VCC,
	ena => \ID|register_array[17][18]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[17][20]~regout\);

-- Location: LCCOMB_X18_Y15_N10
\ID|Mux11~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux11~0_combout\ = (\DF1|q\(33) & ((\ID|register_array[21][20]~regout\) # ((\DF1|q\(34))))) # (!\DF1|q\(33) & (((\ID|register_array[17][20]~regout\ & !\DF1|q\(34)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[21][20]~regout\,
	datab => \DF1|q\(33),
	datac => \ID|register_array[17][20]~regout\,
	datad => \DF1|q\(34),
	combout => \ID|Mux11~0_combout\);

-- Location: LCCOMB_X21_Y16_N30
\ID|Mux11~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux11~2_combout\ = (\DF1|q\(34) & ((\ID|register_array[26][20]~regout\) # ((\DF1|q\(33))))) # (!\DF1|q\(34) & (((\ID|register_array[18][20]~regout\ & !\DF1|q\(33)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(34),
	datab => \ID|register_array[26][20]~regout\,
	datac => \ID|register_array[18][20]~regout\,
	datad => \DF1|q\(33),
	combout => \ID|Mux11~2_combout\);

-- Location: LCFF_X21_Y17_N25
\ID|register_array[28][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~57_combout\,
	sload => VCC,
	ena => \ID|register_array[28][13]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[28][20]~regout\);

-- Location: LCFF_X23_Y13_N1
\ID|register_array[23][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~57_combout\,
	sload => VCC,
	ena => \ID|register_array[23][5]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[23][20]~regout\);

-- Location: LCFF_X20_Y14_N27
\ID|register_array[19][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~57_combout\,
	sload => VCC,
	ena => \ID|register_array[19][28]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[19][20]~regout\);

-- Location: LCCOMB_X20_Y14_N26
\ID|Mux11~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux11~7_combout\ = (\DF1|q\(33) & ((\DF1|q\(34)) # ((\ID|register_array[23][20]~regout\)))) # (!\DF1|q\(33) & (!\DF1|q\(34) & (\ID|register_array[19][20]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(33),
	datab => \DF1|q\(34),
	datac => \ID|register_array[19][20]~regout\,
	datad => \ID|register_array[23][20]~regout\,
	combout => \ID|Mux11~7_combout\);

-- Location: LCCOMB_X24_Y14_N0
\ID|Mux11~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux11~8_combout\ = (\DF1|q\(34) & ((\ID|Mux11~7_combout\ & ((\ID|register_array[31][20]~regout\))) # (!\ID|Mux11~7_combout\ & (\ID|register_array[27][20]~regout\)))) # (!\DF1|q\(34) & (\ID|Mux11~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(34),
	datab => \ID|Mux11~7_combout\,
	datac => \ID|register_array[27][20]~regout\,
	datad => \ID|register_array[31][20]~regout\,
	combout => \ID|Mux11~8_combout\);

-- Location: LCFF_X25_Y15_N29
\ID|register_array[3][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~57_combout\,
	sload => VCC,
	ena => \ID|register_array[3][19]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[3][20]~regout\);

-- Location: LCFF_X24_Y17_N25
\ID|register_array[1][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~57_combout\,
	sload => VCC,
	ena => \ID|register_array[1][5]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[1][20]~regout\);

-- Location: LCCOMB_X24_Y17_N24
\ID|Mux11~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux11~14_combout\ = (\DF1|q\(31) & ((\DF1|q\(32) & (\ID|register_array[3][20]~regout\)) # (!\DF1|q\(32) & ((\ID|register_array[1][20]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[3][20]~regout\,
	datab => \DF1|q\(31),
	datac => \ID|register_array[1][20]~regout\,
	datad => \DF1|q\(32),
	combout => \ID|Mux11~14_combout\);

-- Location: LCFF_X26_Y15_N3
\ID|register_array[14][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~57_combout\,
	sload => VCC,
	ena => \ID|register_array[14][24]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[14][20]~regout\);

-- Location: LCCOMB_X26_Y15_N4
\ID|Mux11~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux11~17_combout\ = (\DF1|q\(32) & (((\DF1|q\(31))))) # (!\DF1|q\(32) & ((\DF1|q\(31) & (\ID|register_array[13][20]~regout\)) # (!\DF1|q\(31) & ((\ID|register_array[12][20]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[13][20]~regout\,
	datab => \DF1|q\(32),
	datac => \ID|register_array[12][20]~regout\,
	datad => \DF1|q\(31),
	combout => \ID|Mux11~17_combout\);

-- Location: LCCOMB_X26_Y15_N2
\ID|Mux11~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux11~18_combout\ = (\ID|Mux11~17_combout\ & ((\ID|register_array[15][20]~regout\) # ((!\DF1|q\(32))))) # (!\ID|Mux11~17_combout\ & (((\ID|register_array[14][20]~regout\ & \DF1|q\(32)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[15][20]~regout\,
	datab => \ID|Mux11~17_combout\,
	datac => \ID|register_array[14][20]~regout\,
	datad => \DF1|q\(32),
	combout => \ID|Mux11~18_combout\);

-- Location: LCFF_X20_Y15_N31
\ID|register_array[25][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~58_combout\,
	sload => VCC,
	ena => \ID|register_array[25][6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[25][21]~regout\);

-- Location: LCFF_X20_Y18_N23
\ID|register_array[17][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~58_combout\,
	sload => VCC,
	ena => \ID|register_array[17][18]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[17][21]~regout\);

-- Location: LCCOMB_X20_Y18_N22
\ID|Mux10~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux10~0_combout\ = (\DF1|q\(34) & ((\DF1|q\(33)) # ((\ID|register_array[25][21]~regout\)))) # (!\DF1|q\(34) & (!\DF1|q\(33) & (\ID|register_array[17][21]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(34),
	datab => \DF1|q\(33),
	datac => \ID|register_array[17][21]~regout\,
	datad => \ID|register_array[25][21]~regout\,
	combout => \ID|Mux10~0_combout\);

-- Location: LCFF_X23_Y16_N25
\ID|register_array[26][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~58_combout\,
	sload => VCC,
	ena => \ID|register_array[26][25]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[26][21]~regout\);

-- Location: LCFF_X22_Y16_N31
\ID|register_array[22][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~58_combout\,
	sload => VCC,
	ena => \ID|register_array[22][23]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[22][21]~regout\);

-- Location: LCFF_X22_Y13_N3
\ID|register_array[18][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~58_combout\,
	sload => VCC,
	ena => \ID|register_array[18][11]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[18][21]~regout\);

-- Location: LCCOMB_X22_Y13_N2
\ID|Mux10~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux10~2_combout\ = (\DF1|q\(33) & ((\DF1|q\(34)) # ((\ID|register_array[22][21]~regout\)))) # (!\DF1|q\(33) & (!\DF1|q\(34) & (\ID|register_array[18][21]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(33),
	datab => \DF1|q\(34),
	datac => \ID|register_array[18][21]~regout\,
	datad => \ID|register_array[22][21]~regout\,
	combout => \ID|Mux10~2_combout\);

-- Location: LCFF_X23_Y16_N3
\ID|register_array[30][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~58_combout\,
	sload => VCC,
	ena => \ID|register_array[30][20]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[30][21]~regout\);

-- Location: LCCOMB_X23_Y16_N2
\ID|Mux10~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux10~3_combout\ = (\ID|Mux10~2_combout\ & (((\ID|register_array[30][21]~regout\) # (!\DF1|q\(34))))) # (!\ID|Mux10~2_combout\ & (\ID|register_array[26][21]~regout\ & ((\DF1|q\(34)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux10~2_combout\,
	datab => \ID|register_array[26][21]~regout\,
	datac => \ID|register_array[30][21]~regout\,
	datad => \DF1|q\(34),
	combout => \ID|Mux10~3_combout\);

-- Location: LCFF_X15_Y16_N1
\ID|register_array[20][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~58_combout\,
	sload => VCC,
	ena => \ID|register_array[20][26]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[20][21]~regout\);

-- Location: LCFF_X16_Y16_N3
\ID|register_array[16][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~58_combout\,
	sload => VCC,
	ena => \ID|register_array[16][6]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[16][21]~regout\);

-- Location: LCCOMB_X16_Y16_N2
\ID|Mux10~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux10~4_combout\ = (\DF1|q\(34) & (((\DF1|q\(33))))) # (!\DF1|q\(34) & ((\DF1|q\(33) & (\ID|register_array[20][21]~regout\)) # (!\DF1|q\(33) & ((\ID|register_array[16][21]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[20][21]~regout\,
	datab => \DF1|q\(34),
	datac => \ID|register_array[16][21]~regout\,
	datad => \DF1|q\(33),
	combout => \ID|Mux10~4_combout\);

-- Location: LCCOMB_X16_Y17_N22
\ID|Mux10~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux10~5_combout\ = (\ID|Mux10~4_combout\ & ((\ID|register_array[28][21]~regout\) # ((!\DF1|q\(34))))) # (!\ID|Mux10~4_combout\ & (((\ID|register_array[24][21]~regout\ & \DF1|q\(34)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[28][21]~regout\,
	datab => \ID|Mux10~4_combout\,
	datac => \ID|register_array[24][21]~regout\,
	datad => \DF1|q\(34),
	combout => \ID|Mux10~5_combout\);

-- Location: LCCOMB_X23_Y16_N12
\ID|Mux10~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux10~6_combout\ = (\DF1|q\(32) & ((\ID|Mux10~3_combout\) # ((\DF1|q\(31))))) # (!\DF1|q\(32) & (((\ID|Mux10~5_combout\ & !\DF1|q\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(32),
	datab => \ID|Mux10~3_combout\,
	datac => \ID|Mux10~5_combout\,
	datad => \DF1|q\(31),
	combout => \ID|Mux10~6_combout\);

-- Location: LCFF_X20_Y14_N7
\ID|register_array[19][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~58_combout\,
	sload => VCC,
	ena => \ID|register_array[19][28]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[19][21]~regout\);

-- Location: LCCOMB_X20_Y14_N6
\ID|Mux10~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux10~7_combout\ = (\DF1|q\(33) & (\DF1|q\(34))) # (!\DF1|q\(33) & ((\DF1|q\(34) & ((\ID|register_array[27][21]~regout\))) # (!\DF1|q\(34) & (\ID|register_array[19][21]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(33),
	datab => \DF1|q\(34),
	datac => \ID|register_array[19][21]~regout\,
	datad => \ID|register_array[27][21]~regout\,
	combout => \ID|Mux10~7_combout\);

-- Location: LCFF_X16_Y10_N21
\ID|register_array[9][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~58_combout\,
	sload => VCC,
	ena => \ID|register_array[9][9]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[9][21]~regout\);

-- Location: LCFF_X15_Y10_N5
\ID|register_array[10][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~58_combout\,
	sload => VCC,
	ena => \ID|register_array[10][10]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[10][21]~regout\);

-- Location: LCFF_X15_Y10_N15
\ID|register_array[8][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~58_combout\,
	sload => VCC,
	ena => \ID|register_array[8][16]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[8][21]~regout\);

-- Location: LCCOMB_X15_Y10_N14
\ID|Mux10~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux10~12_combout\ = (\DF1|q\(32) & ((\ID|register_array[10][21]~regout\) # ((\DF1|q\(31))))) # (!\DF1|q\(32) & (((\ID|register_array[8][21]~regout\ & !\DF1|q\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(32),
	datab => \ID|register_array[10][21]~regout\,
	datac => \ID|register_array[8][21]~regout\,
	datad => \DF1|q\(31),
	combout => \ID|Mux10~12_combout\);

-- Location: LCFF_X16_Y10_N7
\ID|register_array[11][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~58_combout\,
	sload => VCC,
	ena => \ID|register_array[11][6]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[11][21]~regout\);

-- Location: LCCOMB_X16_Y10_N6
\ID|Mux10~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux10~13_combout\ = (\DF1|q\(31) & ((\ID|Mux10~12_combout\ & ((\ID|register_array[11][21]~regout\))) # (!\ID|Mux10~12_combout\ & (\ID|register_array[9][21]~regout\)))) # (!\DF1|q\(31) & (((\ID|Mux10~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[9][21]~regout\,
	datab => \DF1|q\(31),
	datac => \ID|register_array[11][21]~regout\,
	datad => \ID|Mux10~12_combout\,
	combout => \ID|Mux10~13_combout\);

-- Location: LCFF_X25_Y15_N1
\ID|register_array[3][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~58_combout\,
	sload => VCC,
	ena => \ID|register_array[3][19]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[3][21]~regout\);

-- Location: LCFF_X24_Y17_N13
\ID|register_array[1][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~58_combout\,
	sload => VCC,
	ena => \ID|register_array[1][5]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[1][21]~regout\);

-- Location: LCCOMB_X24_Y17_N12
\ID|Mux10~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux10~14_combout\ = (\DF1|q\(31) & ((\DF1|q\(32) & ((\ID|register_array[3][21]~regout\))) # (!\DF1|q\(32) & (\ID|register_array[1][21]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(32),
	datab => \DF1|q\(31),
	datac => \ID|register_array[1][21]~regout\,
	datad => \ID|register_array[3][21]~regout\,
	combout => \ID|Mux10~14_combout\);

-- Location: LCCOMB_X24_Y17_N30
\ID|Mux10~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux10~15_combout\ = (\ID|Mux10~14_combout\) # ((\DF1|q\(32) & (\ID|register_array[2][21]~regout\ & !\DF1|q\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux10~14_combout\,
	datab => \DF1|q\(32),
	datac => \ID|register_array[2][21]~regout\,
	datad => \DF1|q\(31),
	combout => \ID|Mux10~15_combout\);

-- Location: LCCOMB_X22_Y10_N20
\ID|Mux10~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux10~16_combout\ = (\DF1|q\(34) & (((\DF1|q\(33)) # (\ID|Mux10~13_combout\)))) # (!\DF1|q\(34) & (\ID|Mux10~15_combout\ & (!\DF1|q\(33))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(34),
	datab => \ID|Mux10~15_combout\,
	datac => \DF1|q\(33),
	datad => \ID|Mux10~13_combout\,
	combout => \ID|Mux10~16_combout\);

-- Location: LCFF_X25_Y15_N27
\ID|register_array[13][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~58_combout\,
	sload => VCC,
	ena => \ID|register_array[13][4]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[13][21]~regout\);

-- Location: LCFF_X26_Y15_N1
\ID|register_array[12][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~58_combout\,
	sload => VCC,
	ena => \ID|register_array[12][10]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[12][21]~regout\);

-- Location: LCCOMB_X26_Y15_N0
\ID|Mux10~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux10~17_combout\ = (\DF1|q\(32) & (((\DF1|q\(31))))) # (!\DF1|q\(32) & ((\DF1|q\(31) & (\ID|register_array[13][21]~regout\)) # (!\DF1|q\(31) & ((\ID|register_array[12][21]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(32),
	datab => \ID|register_array[13][21]~regout\,
	datac => \ID|register_array[12][21]~regout\,
	datad => \DF1|q\(31),
	combout => \ID|Mux10~17_combout\);

-- Location: LCFF_X20_Y18_N9
\ID|register_array[17][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~59_combout\,
	sload => VCC,
	ena => \ID|register_array[17][18]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[17][22]~regout\);

-- Location: LCCOMB_X20_Y18_N8
\ID|Mux9~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux9~0_combout\ = (\DF1|q\(34) & (\DF1|q\(33))) # (!\DF1|q\(34) & ((\DF1|q\(33) & ((\ID|register_array[21][22]~regout\))) # (!\DF1|q\(33) & (\ID|register_array[17][22]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(34),
	datab => \DF1|q\(33),
	datac => \ID|register_array[17][22]~regout\,
	datad => \ID|register_array[21][22]~regout\,
	combout => \ID|Mux9~0_combout\);

-- Location: LCCOMB_X20_Y15_N26
\ID|Mux9~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux9~1_combout\ = (\ID|Mux9~0_combout\ & (((\ID|register_array[29][22]~regout\) # (!\DF1|q\(34))))) # (!\ID|Mux9~0_combout\ & (\ID|register_array[25][22]~regout\ & ((\DF1|q\(34)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux9~0_combout\,
	datab => \ID|register_array[25][22]~regout\,
	datac => \ID|register_array[29][22]~regout\,
	datad => \DF1|q\(34),
	combout => \ID|Mux9~1_combout\);

-- Location: LCFF_X22_Y16_N25
\ID|register_array[22][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~59_combout\,
	sload => VCC,
	ena => \ID|register_array[22][23]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[22][22]~regout\);

-- Location: LCFF_X21_Y16_N1
\ID|register_array[26][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~59_combout\,
	sload => VCC,
	ena => \ID|register_array[26][25]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[26][22]~regout\);

-- Location: LCFF_X21_Y16_N27
\ID|register_array[18][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~59_combout\,
	sload => VCC,
	ena => \ID|register_array[18][11]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[18][22]~regout\);

-- Location: LCCOMB_X21_Y16_N26
\ID|Mux9~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux9~2_combout\ = (\DF1|q\(34) & ((\ID|register_array[26][22]~regout\) # ((\DF1|q\(33))))) # (!\DF1|q\(34) & (((\ID|register_array[18][22]~regout\ & !\DF1|q\(33)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(34),
	datab => \ID|register_array[26][22]~regout\,
	datac => \ID|register_array[18][22]~regout\,
	datad => \DF1|q\(33),
	combout => \ID|Mux9~2_combout\);

-- Location: LCFF_X22_Y16_N11
\ID|register_array[30][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~59_combout\,
	sload => VCC,
	ena => \ID|register_array[30][20]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[30][22]~regout\);

-- Location: LCCOMB_X22_Y16_N10
\ID|Mux9~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux9~3_combout\ = (\DF1|q\(33) & ((\ID|Mux9~2_combout\ & ((\ID|register_array[30][22]~regout\))) # (!\ID|Mux9~2_combout\ & (\ID|register_array[22][22]~regout\)))) # (!\DF1|q\(33) & (((\ID|Mux9~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[22][22]~regout\,
	datab => \DF1|q\(33),
	datac => \ID|register_array[30][22]~regout\,
	datad => \ID|Mux9~2_combout\,
	combout => \ID|Mux9~3_combout\);

-- Location: LCCOMB_X24_Y8_N18
\ID|Mux9~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux9~12_combout\ = (\DF1|q\(32) & (((\DF1|q\(31))))) # (!\DF1|q\(32) & ((\DF1|q\(31) & (\ID|register_array[5][22]~regout\)) # (!\DF1|q\(31) & ((\ID|register_array[4][22]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(32),
	datab => \ID|register_array[5][22]~regout\,
	datac => \ID|register_array[4][22]~regout\,
	datad => \DF1|q\(31),
	combout => \ID|Mux9~12_combout\);

-- Location: LCFF_X25_Y15_N5
\ID|register_array[3][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~59_combout\,
	sload => VCC,
	ena => \ID|register_array[3][19]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[3][22]~regout\);

-- Location: LCFF_X24_Y15_N31
\ID|register_array[1][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~59_combout\,
	sload => VCC,
	ena => \ID|register_array[1][5]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[1][22]~regout\);

-- Location: LCCOMB_X24_Y15_N30
\ID|Mux9~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux9~14_combout\ = (\DF1|q\(31) & ((\DF1|q\(32) & (\ID|register_array[3][22]~regout\)) # (!\DF1|q\(32) & ((\ID|register_array[1][22]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[3][22]~regout\,
	datab => \DF1|q\(32),
	datac => \ID|register_array[1][22]~regout\,
	datad => \DF1|q\(31),
	combout => \ID|Mux9~14_combout\);

-- Location: LCFF_X24_Y15_N9
\ID|register_array[2][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~59_combout\,
	sload => VCC,
	ena => \ID|register_array[2][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[2][22]~regout\);

-- Location: LCCOMB_X24_Y15_N8
\ID|Mux9~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux9~15_combout\ = (\ID|Mux9~14_combout\) # ((\DF1|q\(32) & (\ID|register_array[2][22]~regout\ & !\DF1|q\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(32),
	datab => \ID|Mux9~14_combout\,
	datac => \ID|register_array[2][22]~regout\,
	datad => \DF1|q\(31),
	combout => \ID|Mux9~15_combout\);

-- Location: LCFF_X26_Y15_N27
\ID|register_array[14][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~59_combout\,
	sload => VCC,
	ena => \ID|register_array[14][24]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[14][22]~regout\);

-- Location: LCFF_X25_Y15_N15
\ID|register_array[13][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~59_combout\,
	sload => VCC,
	ena => \ID|register_array[13][4]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[13][22]~regout\);

-- Location: LCFF_X26_Y15_N21
\ID|register_array[12][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~59_combout\,
	sload => VCC,
	ena => \ID|register_array[12][10]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[12][22]~regout\);

-- Location: LCCOMB_X26_Y15_N20
\ID|Mux9~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux9~17_combout\ = (\DF1|q\(32) & (((\DF1|q\(31))))) # (!\DF1|q\(32) & ((\DF1|q\(31) & (\ID|register_array[13][22]~regout\)) # (!\DF1|q\(31) & ((\ID|register_array[12][22]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[13][22]~regout\,
	datab => \DF1|q\(32),
	datac => \ID|register_array[12][22]~regout\,
	datad => \DF1|q\(31),
	combout => \ID|Mux9~17_combout\);

-- Location: LCFF_X29_Y14_N1
\ID|register_array[15][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \ID|register_array~59_combout\,
	ena => \ID|register_array[15][11]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[15][22]~regout\);

-- Location: LCCOMB_X26_Y15_N26
\ID|Mux9~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux9~18_combout\ = (\ID|Mux9~17_combout\ & ((\ID|register_array[15][22]~regout\) # ((!\DF1|q\(32))))) # (!\ID|Mux9~17_combout\ & (((\ID|register_array[14][22]~regout\ & \DF1|q\(32)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux9~17_combout\,
	datab => \ID|register_array[15][22]~regout\,
	datac => \ID|register_array[14][22]~regout\,
	datad => \DF1|q\(32),
	combout => \ID|Mux9~18_combout\);

-- Location: LCFF_X22_Y15_N25
\ID|register_array[21][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~60_combout\,
	sload => VCC,
	ena => \ID|register_array[21][27]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[21][23]~regout\);

-- Location: LCFF_X22_Y13_N13
\ID|register_array[22][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~60_combout\,
	sload => VCC,
	ena => \ID|register_array[22][23]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[22][23]~regout\);

-- Location: LCFF_X22_Y13_N23
\ID|register_array[18][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~60_combout\,
	sload => VCC,
	ena => \ID|register_array[18][11]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[18][23]~regout\);

-- Location: LCCOMB_X22_Y13_N22
\ID|Mux8~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux8~2_combout\ = (\DF1|q\(33) & ((\DF1|q\(34)) # ((\ID|register_array[22][23]~regout\)))) # (!\DF1|q\(33) & (!\DF1|q\(34) & (\ID|register_array[18][23]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(33),
	datab => \DF1|q\(34),
	datac => \ID|register_array[18][23]~regout\,
	datad => \ID|register_array[22][23]~regout\,
	combout => \ID|Mux8~2_combout\);

-- Location: LCCOMB_X23_Y16_N26
\ID|Mux8~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux8~3_combout\ = (\ID|Mux8~2_combout\ & (((\ID|register_array[30][23]~regout\) # (!\DF1|q\(34))))) # (!\ID|Mux8~2_combout\ & (\ID|register_array[26][23]~regout\ & ((\DF1|q\(34)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[26][23]~regout\,
	datab => \ID|Mux8~2_combout\,
	datac => \ID|register_array[30][23]~regout\,
	datad => \DF1|q\(34),
	combout => \ID|Mux8~3_combout\);

-- Location: LCFF_X15_Y15_N25
\ID|register_array[20][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~60_combout\,
	sload => VCC,
	ena => \ID|register_array[20][26]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[20][23]~regout\);

-- Location: LCFF_X19_Y12_N15
\ID|register_array[27][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~60_combout\,
	sload => VCC,
	ena => \ID|register_array[27][12]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[27][23]~regout\);

-- Location: LCFF_X20_Y14_N29
\ID|register_array[19][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~60_combout\,
	sload => VCC,
	ena => \ID|register_array[19][28]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[19][23]~regout\);

-- Location: LCCOMB_X20_Y14_N28
\ID|Mux8~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux8~7_combout\ = (\DF1|q\(33) & (((\DF1|q\(34))))) # (!\DF1|q\(33) & ((\DF1|q\(34) & (\ID|register_array[27][23]~regout\)) # (!\DF1|q\(34) & ((\ID|register_array[19][23]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(33),
	datab => \ID|register_array[27][23]~regout\,
	datac => \ID|register_array[19][23]~regout\,
	datad => \DF1|q\(34),
	combout => \ID|Mux8~7_combout\);

-- Location: LCCOMB_X20_Y12_N8
\ID|Mux8~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux8~8_combout\ = (\DF1|q\(33) & ((\ID|Mux8~7_combout\ & ((\ID|register_array[31][23]~regout\))) # (!\ID|Mux8~7_combout\ & (\ID|register_array[23][23]~regout\)))) # (!\DF1|q\(33) & (\ID|Mux8~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(33),
	datab => \ID|Mux8~7_combout\,
	datac => \ID|register_array[23][23]~regout\,
	datad => \ID|register_array[31][23]~regout\,
	combout => \ID|Mux8~8_combout\);

-- Location: LCFF_X18_Y11_N25
\ID|register_array[9][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~60_combout\,
	sload => VCC,
	ena => \ID|register_array[9][9]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[9][23]~regout\);

-- Location: LCFF_X16_Y11_N21
\ID|register_array[10][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~60_combout\,
	sload => VCC,
	ena => \ID|register_array[10][10]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[10][23]~regout\);

-- Location: LCFF_X16_Y11_N7
\ID|register_array[8][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~60_combout\,
	sload => VCC,
	ena => \ID|register_array[8][16]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[8][23]~regout\);

-- Location: LCCOMB_X16_Y11_N6
\ID|Mux8~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux8~12_combout\ = (\DF1|q\(32) & ((\ID|register_array[10][23]~regout\) # ((\DF1|q\(31))))) # (!\DF1|q\(32) & (((\ID|register_array[8][23]~regout\ & !\DF1|q\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[10][23]~regout\,
	datab => \DF1|q\(32),
	datac => \ID|register_array[8][23]~regout\,
	datad => \DF1|q\(31),
	combout => \ID|Mux8~12_combout\);

-- Location: LCFF_X18_Y11_N19
\ID|register_array[11][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~60_combout\,
	sload => VCC,
	ena => \ID|register_array[11][6]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[11][23]~regout\);

-- Location: LCCOMB_X18_Y11_N18
\ID|Mux8~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux8~13_combout\ = (\ID|Mux8~12_combout\ & (((\ID|register_array[11][23]~regout\) # (!\DF1|q\(31))))) # (!\ID|Mux8~12_combout\ & (\ID|register_array[9][23]~regout\ & ((\DF1|q\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[9][23]~regout\,
	datab => \ID|Mux8~12_combout\,
	datac => \ID|register_array[11][23]~regout\,
	datad => \DF1|q\(31),
	combout => \ID|Mux8~13_combout\);

-- Location: LCFF_X25_Y15_N25
\ID|register_array[3][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~60_combout\,
	sload => VCC,
	ena => \ID|register_array[3][19]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[3][23]~regout\);

-- Location: LCFF_X22_Y12_N21
\ID|register_array[1][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~60_combout\,
	sload => VCC,
	ena => \ID|register_array[1][5]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[1][23]~regout\);

-- Location: LCCOMB_X22_Y12_N20
\ID|Mux8~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux8~14_combout\ = (\DF1|q\(31) & ((\DF1|q\(32) & (\ID|register_array[3][23]~regout\)) # (!\DF1|q\(32) & ((\ID|register_array[1][23]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(32),
	datab => \ID|register_array[3][23]~regout\,
	datac => \ID|register_array[1][23]~regout\,
	datad => \DF1|q\(31),
	combout => \ID|Mux8~14_combout\);

-- Location: LCFF_X22_Y12_N23
\ID|register_array[2][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~60_combout\,
	sload => VCC,
	ena => \ID|register_array[2][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[2][23]~regout\);

-- Location: LCCOMB_X22_Y12_N22
\ID|Mux8~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux8~15_combout\ = (\ID|Mux8~14_combout\) # ((\DF1|q\(32) & (\ID|register_array[2][23]~regout\ & !\DF1|q\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux8~14_combout\,
	datab => \DF1|q\(32),
	datac => \ID|register_array[2][23]~regout\,
	datad => \DF1|q\(31),
	combout => \ID|Mux8~15_combout\);

-- Location: LCCOMB_X22_Y12_N16
\ID|Mux8~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux8~16_combout\ = (\DF1|q\(34) & ((\ID|Mux8~13_combout\) # ((\DF1|q\(33))))) # (!\DF1|q\(34) & (((\ID|Mux8~15_combout\ & !\DF1|q\(33)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux8~13_combout\,
	datab => \ID|Mux8~15_combout\,
	datac => \DF1|q\(34),
	datad => \DF1|q\(33),
	combout => \ID|Mux8~16_combout\);

-- Location: LCFF_X25_Y15_N11
\ID|register_array[13][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~60_combout\,
	sload => VCC,
	ena => \ID|register_array[13][4]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[13][23]~regout\);

-- Location: LCFF_X20_Y16_N13
\ID|register_array[22][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~61_combout\,
	sload => VCC,
	ena => \ID|register_array[22][23]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[22][24]~regout\);

-- Location: LCFF_X19_Y17_N9
\ID|register_array[26][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~61_combout\,
	sload => VCC,
	ena => \ID|register_array[26][25]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[26][24]~regout\);

-- Location: LCFF_X19_Y17_N19
\ID|register_array[18][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~61_combout\,
	sload => VCC,
	ena => \ID|register_array[18][11]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[18][24]~regout\);

-- Location: LCCOMB_X19_Y17_N18
\ID|Mux7~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux7~2_combout\ = (\DF1|q\(34) & ((\ID|register_array[26][24]~regout\) # ((\DF1|q\(33))))) # (!\DF1|q\(34) & (((\ID|register_array[18][24]~regout\ & !\DF1|q\(33)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(34),
	datab => \ID|register_array[26][24]~regout\,
	datac => \ID|register_array[18][24]~regout\,
	datad => \DF1|q\(33),
	combout => \ID|Mux7~2_combout\);

-- Location: LCFF_X20_Y16_N7
\ID|register_array[30][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~61_combout\,
	sload => VCC,
	ena => \ID|register_array[30][20]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[30][24]~regout\);

-- Location: LCCOMB_X20_Y16_N6
\ID|Mux7~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux7~3_combout\ = (\ID|Mux7~2_combout\ & (((\ID|register_array[30][24]~regout\)) # (!\DF1|q\(33)))) # (!\ID|Mux7~2_combout\ & (\DF1|q\(33) & ((\ID|register_array[22][24]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux7~2_combout\,
	datab => \DF1|q\(33),
	datac => \ID|register_array[30][24]~regout\,
	datad => \ID|register_array[22][24]~regout\,
	combout => \ID|Mux7~3_combout\);

-- Location: LCFF_X16_Y14_N25
\ID|register_array[24][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~61_combout\,
	sload => VCC,
	ena => \ID|register_array[24][28]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[24][24]~regout\);

-- Location: LCFF_X16_Y14_N3
\ID|register_array[16][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~61_combout\,
	sload => VCC,
	ena => \ID|register_array[16][6]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[16][24]~regout\);

-- Location: LCCOMB_X16_Y14_N2
\ID|Mux7~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux7~4_combout\ = (\DF1|q\(34) & ((\ID|register_array[24][24]~regout\) # ((\DF1|q\(33))))) # (!\DF1|q\(34) & (((\ID|register_array[16][24]~regout\ & !\DF1|q\(33)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[24][24]~regout\,
	datab => \DF1|q\(34),
	datac => \ID|register_array[16][24]~regout\,
	datad => \DF1|q\(33),
	combout => \ID|Mux7~4_combout\);

-- Location: LCCOMB_X21_Y17_N0
\ID|Mux7~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux7~5_combout\ = (\ID|Mux7~4_combout\ & ((\ID|register_array[28][24]~regout\) # ((!\DF1|q\(33))))) # (!\ID|Mux7~4_combout\ & (((\ID|register_array[20][24]~regout\ & \DF1|q\(33)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux7~4_combout\,
	datab => \ID|register_array[28][24]~regout\,
	datac => \ID|register_array[20][24]~regout\,
	datad => \DF1|q\(33),
	combout => \ID|Mux7~5_combout\);

-- Location: LCCOMB_X24_Y16_N24
\ID|Mux7~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux7~6_combout\ = (\DF1|q\(31) & (((\DF1|q\(32))))) # (!\DF1|q\(31) & ((\DF1|q\(32) & ((\ID|Mux7~3_combout\))) # (!\DF1|q\(32) & (\ID|Mux7~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux7~5_combout\,
	datab => \DF1|q\(31),
	datac => \ID|Mux7~3_combout\,
	datad => \DF1|q\(32),
	combout => \ID|Mux7~6_combout\);

-- Location: LCFF_X23_Y18_N9
\ID|register_array[23][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~61_combout\,
	sload => VCC,
	ena => \ID|register_array[23][5]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[23][24]~regout\);

-- Location: LCFF_X16_Y10_N5
\ID|register_array[9][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~61_combout\,
	sload => VCC,
	ena => \ID|register_array[9][9]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[9][24]~regout\);

-- Location: LCFF_X16_Y11_N9
\ID|register_array[10][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~61_combout\,
	sload => VCC,
	ena => \ID|register_array[10][10]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[10][24]~regout\);

-- Location: LCFF_X16_Y11_N19
\ID|register_array[8][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~61_combout\,
	sload => VCC,
	ena => \ID|register_array[8][16]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[8][24]~regout\);

-- Location: LCCOMB_X16_Y11_N18
\ID|Mux7~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux7~10_combout\ = (\DF1|q\(32) & ((\ID|register_array[10][24]~regout\) # ((\DF1|q\(31))))) # (!\DF1|q\(32) & (((\ID|register_array[8][24]~regout\ & !\DF1|q\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(32),
	datab => \ID|register_array[10][24]~regout\,
	datac => \ID|register_array[8][24]~regout\,
	datad => \DF1|q\(31),
	combout => \ID|Mux7~10_combout\);

-- Location: LCFF_X16_Y10_N15
\ID|register_array[11][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~61_combout\,
	sload => VCC,
	ena => \ID|register_array[11][6]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[11][24]~regout\);

-- Location: LCCOMB_X16_Y10_N4
\ID|Mux7~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux7~11_combout\ = (\DF1|q\(31) & ((\ID|Mux7~10_combout\ & (\ID|register_array[11][24]~regout\)) # (!\ID|Mux7~10_combout\ & ((\ID|register_array[9][24]~regout\))))) # (!\DF1|q\(31) & (((\ID|Mux7~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(31),
	datab => \ID|register_array[11][24]~regout\,
	datac => \ID|register_array[9][24]~regout\,
	datad => \ID|Mux7~10_combout\,
	combout => \ID|Mux7~11_combout\);

-- Location: LCFF_X23_Y8_N13
\ID|register_array[6][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~61_combout\,
	sload => VCC,
	ena => \ID|register_array[6][5]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[6][24]~regout\);

-- Location: LCCOMB_X24_Y8_N10
\ID|Mux7~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux7~12_combout\ = (\DF1|q\(32) & (((\DF1|q\(31))))) # (!\DF1|q\(32) & ((\DF1|q\(31) & (\ID|register_array[5][24]~regout\)) # (!\DF1|q\(31) & ((\ID|register_array[4][24]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(32),
	datab => \ID|register_array[5][24]~regout\,
	datac => \ID|register_array[4][24]~regout\,
	datad => \DF1|q\(31),
	combout => \ID|Mux7~12_combout\);

-- Location: LCCOMB_X23_Y8_N12
\ID|Mux7~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux7~13_combout\ = (\ID|Mux7~12_combout\ & ((\ID|register_array[7][24]~regout\) # ((!\DF1|q\(32))))) # (!\ID|Mux7~12_combout\ & (((\ID|register_array[6][24]~regout\ & \DF1|q\(32)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[7][24]~regout\,
	datab => \ID|Mux7~12_combout\,
	datac => \ID|register_array[6][24]~regout\,
	datad => \DF1|q\(32),
	combout => \ID|Mux7~13_combout\);

-- Location: LCCOMB_X18_Y15_N22
\ID|Mux6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux6~0_combout\ = (\DF1|q\(34) & ((\DF1|q\(33)) # ((\ID|register_array[25][25]~regout\)))) # (!\DF1|q\(34) & (!\DF1|q\(33) & (\ID|register_array[17][25]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(34),
	datab => \DF1|q\(33),
	datac => \ID|register_array[17][25]~regout\,
	datad => \ID|register_array[25][25]~regout\,
	combout => \ID|Mux6~0_combout\);

-- Location: LCCOMB_X19_Y17_N30
\ID|Mux6~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux6~2_combout\ = (\DF1|q\(34) & (((\DF1|q\(33))))) # (!\DF1|q\(34) & ((\DF1|q\(33) & (\ID|register_array[22][25]~regout\)) # (!\DF1|q\(33) & ((\ID|register_array[18][25]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(34),
	datab => \ID|register_array[22][25]~regout\,
	datac => \ID|register_array[18][25]~regout\,
	datad => \DF1|q\(33),
	combout => \ID|Mux6~2_combout\);

-- Location: LCCOMB_X18_Y17_N10
\ID|Mux6~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux6~3_combout\ = (\ID|Mux6~2_combout\ & (((\ID|register_array[30][25]~regout\) # (!\DF1|q\(34))))) # (!\ID|Mux6~2_combout\ & (\ID|register_array[26][25]~regout\ & ((\DF1|q\(34)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux6~2_combout\,
	datab => \ID|register_array[26][25]~regout\,
	datac => \ID|register_array[30][25]~regout\,
	datad => \DF1|q\(34),
	combout => \ID|Mux6~3_combout\);

-- Location: LCCOMB_X16_Y16_N14
\ID|Mux6~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux6~4_combout\ = (\DF1|q\(33) & ((\DF1|q\(34)) # ((\ID|register_array[20][25]~regout\)))) # (!\DF1|q\(33) & (!\DF1|q\(34) & (\ID|register_array[16][25]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(33),
	datab => \DF1|q\(34),
	datac => \ID|register_array[16][25]~regout\,
	datad => \ID|register_array[20][25]~regout\,
	combout => \ID|Mux6~4_combout\);

-- Location: LCCOMB_X23_Y15_N2
\ID|Mux6~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux6~5_combout\ = (\DF1|q\(34) & ((\ID|Mux6~4_combout\ & ((\ID|register_array[28][25]~regout\))) # (!\ID|Mux6~4_combout\ & (\ID|register_array[24][25]~regout\)))) # (!\DF1|q\(34) & (((\ID|Mux6~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(34),
	datab => \ID|register_array[24][25]~regout\,
	datac => \ID|register_array[28][25]~regout\,
	datad => \ID|Mux6~4_combout\,
	combout => \ID|Mux6~5_combout\);

-- Location: LCCOMB_X23_Y15_N12
\ID|Mux6~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux6~6_combout\ = (\DF1|q\(31) & (((\DF1|q\(32))))) # (!\DF1|q\(31) & ((\DF1|q\(32) & (\ID|Mux6~3_combout\)) # (!\DF1|q\(32) & ((\ID|Mux6~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux6~3_combout\,
	datab => \ID|Mux6~5_combout\,
	datac => \DF1|q\(31),
	datad => \DF1|q\(32),
	combout => \ID|Mux6~6_combout\);

-- Location: LCFF_X24_Y8_N21
\ID|register_array[5][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~62_combout\,
	sload => VCC,
	ena => \ID|register_array[5][20]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[5][25]~regout\);

-- Location: LCFF_X24_Y8_N15
\ID|register_array[4][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \ID|register_array~62_combout\,
	ena => \ID|register_array[4][1]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[4][25]~regout\);

-- Location: LCCOMB_X24_Y8_N20
\ID|Mux6~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux6~10_combout\ = (\DF1|q\(32) & (((\DF1|q\(31))))) # (!\DF1|q\(32) & ((\DF1|q\(31) & ((\ID|register_array[5][25]~regout\))) # (!\DF1|q\(31) & (\ID|register_array[4][25]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(32),
	datab => \ID|register_array[4][25]~regout\,
	datac => \ID|register_array[5][25]~regout\,
	datad => \DF1|q\(31),
	combout => \ID|Mux6~10_combout\);

-- Location: LCCOMB_X22_Y10_N18
\ID|Mux6~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux6~11_combout\ = (\DF1|q\(32) & ((\ID|Mux6~10_combout\ & (\ID|register_array[7][25]~regout\)) # (!\ID|Mux6~10_combout\ & ((\ID|register_array[6][25]~regout\))))) # (!\DF1|q\(32) & (\ID|Mux6~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(32),
	datab => \ID|Mux6~10_combout\,
	datac => \ID|register_array[7][25]~regout\,
	datad => \ID|register_array[6][25]~regout\,
	combout => \ID|Mux6~11_combout\);

-- Location: LCFF_X16_Y11_N29
\ID|register_array[10][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~62_combout\,
	sload => VCC,
	ena => \ID|register_array[10][10]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[10][25]~regout\);

-- Location: LCFF_X16_Y11_N15
\ID|register_array[8][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~62_combout\,
	sload => VCC,
	ena => \ID|register_array[8][16]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[8][25]~regout\);

-- Location: LCCOMB_X16_Y11_N14
\ID|Mux6~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux6~12_combout\ = (\DF1|q\(31) & (\DF1|q\(32))) # (!\DF1|q\(31) & ((\DF1|q\(32) & ((\ID|register_array[10][25]~regout\))) # (!\DF1|q\(32) & (\ID|register_array[8][25]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(31),
	datab => \DF1|q\(32),
	datac => \ID|register_array[8][25]~regout\,
	datad => \ID|register_array[10][25]~regout\,
	combout => \ID|Mux6~12_combout\);

-- Location: LCFF_X24_Y13_N11
\ID|register_array[3][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~62_combout\,
	sload => VCC,
	ena => \ID|register_array[3][19]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[3][25]~regout\);

-- Location: LCFF_X26_Y13_N25
\ID|register_array[13][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~62_combout\,
	sload => VCC,
	ena => \ID|register_array[13][4]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[13][25]~regout\);

-- Location: LCFF_X26_Y13_N11
\ID|register_array[12][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~62_combout\,
	sload => VCC,
	ena => \ID|register_array[12][10]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[12][25]~regout\);

-- Location: LCCOMB_X26_Y13_N10
\ID|Mux6~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux6~17_combout\ = (\DF1|q\(31) & ((\DF1|q\(32)) # ((\ID|register_array[13][25]~regout\)))) # (!\DF1|q\(31) & (!\DF1|q\(32) & (\ID|register_array[12][25]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(31),
	datab => \DF1|q\(32),
	datac => \ID|register_array[12][25]~regout\,
	datad => \ID|register_array[13][25]~regout\,
	combout => \ID|Mux6~17_combout\);

-- Location: LCCOMB_X20_Y13_N14
\ID|Mux5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux5~0_combout\ = (\DF1|q\(33) & ((\ID|register_array[21][26]~regout\) # ((\DF1|q\(34))))) # (!\DF1|q\(33) & (((\ID|register_array[17][26]~regout\ & !\DF1|q\(34)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[21][26]~regout\,
	datab => \DF1|q\(33),
	datac => \ID|register_array[17][26]~regout\,
	datad => \DF1|q\(34),
	combout => \ID|Mux5~0_combout\);

-- Location: LCCOMB_X24_Y13_N12
\ID|Mux5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux5~1_combout\ = (\ID|Mux5~0_combout\ & (((\ID|register_array[29][26]~regout\)) # (!\DF1|q\(34)))) # (!\ID|Mux5~0_combout\ & (\DF1|q\(34) & (\ID|register_array[25][26]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux5~0_combout\,
	datab => \DF1|q\(34),
	datac => \ID|register_array[25][26]~regout\,
	datad => \ID|register_array[29][26]~regout\,
	combout => \ID|Mux5~1_combout\);

-- Location: LCFF_X20_Y16_N9
\ID|register_array[22][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~63_combout\,
	sload => VCC,
	ena => \ID|register_array[22][23]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[22][26]~regout\);

-- Location: LCFF_X19_Y17_N17
\ID|register_array[26][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~63_combout\,
	sload => VCC,
	ena => \ID|register_array[26][25]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[26][26]~regout\);

-- Location: LCFF_X19_Y17_N3
\ID|register_array[18][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~63_combout\,
	sload => VCC,
	ena => \ID|register_array[18][11]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[18][26]~regout\);

-- Location: LCCOMB_X19_Y17_N2
\ID|Mux5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux5~2_combout\ = (\DF1|q\(34) & ((\ID|register_array[26][26]~regout\) # ((\DF1|q\(33))))) # (!\DF1|q\(34) & (((\ID|register_array[18][26]~regout\ & !\DF1|q\(33)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[26][26]~regout\,
	datab => \DF1|q\(34),
	datac => \ID|register_array[18][26]~regout\,
	datad => \DF1|q\(33),
	combout => \ID|Mux5~2_combout\);

-- Location: LCFF_X20_Y16_N3
\ID|register_array[30][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~63_combout\,
	sload => VCC,
	ena => \ID|register_array[30][20]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[30][26]~regout\);

-- Location: LCCOMB_X20_Y16_N2
\ID|Mux5~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux5~3_combout\ = (\ID|Mux5~2_combout\ & (((\ID|register_array[30][26]~regout\) # (!\DF1|q\(33))))) # (!\ID|Mux5~2_combout\ & (\ID|register_array[22][26]~regout\ & ((\DF1|q\(33)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux5~2_combout\,
	datab => \ID|register_array[22][26]~regout\,
	datac => \ID|register_array[30][26]~regout\,
	datad => \DF1|q\(33),
	combout => \ID|Mux5~3_combout\);

-- Location: LCFF_X21_Y17_N7
\ID|register_array[28][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~63_combout\,
	sload => VCC,
	ena => \ID|register_array[28][13]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[28][26]~regout\);

-- Location: LCFF_X16_Y11_N17
\ID|register_array[10][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~63_combout\,
	sload => VCC,
	ena => \ID|register_array[10][10]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[10][26]~regout\);

-- Location: LCFF_X22_Y8_N13
\ID|register_array[5][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~63_combout\,
	sload => VCC,
	ena => \ID|register_array[5][20]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[5][26]~regout\);

-- Location: LCFF_X24_Y13_N31
\ID|register_array[3][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~63_combout\,
	sload => VCC,
	ena => \ID|register_array[3][19]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[3][26]~regout\);

-- Location: LCFF_X25_Y9_N13
\ID|register_array[1][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~63_combout\,
	sload => VCC,
	ena => \ID|register_array[1][5]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[1][26]~regout\);

-- Location: LCCOMB_X25_Y9_N12
\ID|Mux5~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux5~14_combout\ = (\DF1|q\(31) & ((\DF1|q\(32) & (\ID|register_array[3][26]~regout\)) # (!\DF1|q\(32) & ((\ID|register_array[1][26]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[3][26]~regout\,
	datab => \DF1|q\(31),
	datac => \ID|register_array[1][26]~regout\,
	datad => \DF1|q\(32),
	combout => \ID|Mux5~14_combout\);

-- Location: LCCOMB_X20_Y13_N18
\ID|Mux4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux4~0_combout\ = (\DF1|q\(33) & (((\DF1|q\(34))))) # (!\DF1|q\(33) & ((\DF1|q\(34) & (\ID|register_array[25][27]~regout\)) # (!\DF1|q\(34) & ((\ID|register_array[17][27]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[25][27]~regout\,
	datab => \DF1|q\(33),
	datac => \ID|register_array[17][27]~regout\,
	datad => \DF1|q\(34),
	combout => \ID|Mux4~0_combout\);

-- Location: LCCOMB_X20_Y13_N16
\ID|Mux4~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux4~1_combout\ = (\DF1|q\(33) & ((\ID|Mux4~0_combout\ & (\ID|register_array[29][27]~regout\)) # (!\ID|Mux4~0_combout\ & ((\ID|register_array[21][27]~regout\))))) # (!\DF1|q\(33) & (((\ID|Mux4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[29][27]~regout\,
	datab => \DF1|q\(33),
	datac => \ID|register_array[21][27]~regout\,
	datad => \ID|Mux4~0_combout\,
	combout => \ID|Mux4~1_combout\);

-- Location: LCFF_X21_Y13_N9
\ID|register_array[26][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~64_combout\,
	sload => VCC,
	ena => \ID|register_array[26][25]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[26][27]~regout\);

-- Location: LCFF_X22_Y13_N17
\ID|register_array[22][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~64_combout\,
	sload => VCC,
	ena => \ID|register_array[22][23]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[22][27]~regout\);

-- Location: LCFF_X22_Y13_N19
\ID|register_array[18][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~64_combout\,
	sload => VCC,
	ena => \ID|register_array[18][11]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[18][27]~regout\);

-- Location: LCCOMB_X22_Y13_N18
\ID|Mux4~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux4~2_combout\ = (\DF1|q\(34) & (((\DF1|q\(33))))) # (!\DF1|q\(34) & ((\DF1|q\(33) & (\ID|register_array[22][27]~regout\)) # (!\DF1|q\(33) & ((\ID|register_array[18][27]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[22][27]~regout\,
	datab => \DF1|q\(34),
	datac => \ID|register_array[18][27]~regout\,
	datad => \DF1|q\(33),
	combout => \ID|Mux4~2_combout\);

-- Location: LCFF_X21_Y13_N27
\ID|register_array[30][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~64_combout\,
	sload => VCC,
	ena => \ID|register_array[30][20]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[30][27]~regout\);

-- Location: LCCOMB_X21_Y13_N26
\ID|Mux4~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux4~3_combout\ = (\DF1|q\(34) & ((\ID|Mux4~2_combout\ & ((\ID|register_array[30][27]~regout\))) # (!\ID|Mux4~2_combout\ & (\ID|register_array[26][27]~regout\)))) # (!\DF1|q\(34) & (((\ID|Mux4~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(34),
	datab => \ID|register_array[26][27]~regout\,
	datac => \ID|register_array[30][27]~regout\,
	datad => \ID|Mux4~2_combout\,
	combout => \ID|Mux4~3_combout\);

-- Location: LCFF_X19_Y12_N1
\ID|register_array[27][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~64_combout\,
	sload => VCC,
	ena => \ID|register_array[27][12]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[27][27]~regout\);

-- Location: LCFF_X19_Y12_N27
\ID|register_array[19][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~64_combout\,
	sload => VCC,
	ena => \ID|register_array[19][28]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[19][27]~regout\);

-- Location: LCCOMB_X19_Y12_N26
\ID|Mux4~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux4~7_combout\ = (\DF1|q\(34) & ((\ID|register_array[27][27]~regout\) # ((\DF1|q\(33))))) # (!\DF1|q\(34) & (((\ID|register_array[19][27]~regout\ & !\DF1|q\(33)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(34),
	datab => \ID|register_array[27][27]~regout\,
	datac => \ID|register_array[19][27]~regout\,
	datad => \DF1|q\(33),
	combout => \ID|Mux4~7_combout\);

-- Location: LCFF_X24_Y8_N17
\ID|register_array[5][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~64_combout\,
	sload => VCC,
	ena => \ID|register_array[5][20]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[5][27]~regout\);

-- Location: LCFF_X24_Y8_N27
\ID|register_array[4][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~64_combout\,
	sload => VCC,
	ena => \ID|register_array[4][1]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[4][27]~regout\);

-- Location: LCCOMB_X24_Y8_N26
\ID|Mux4~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux4~10_combout\ = (\DF1|q\(32) & (((\DF1|q\(31))))) # (!\DF1|q\(32) & ((\DF1|q\(31) & (\ID|register_array[5][27]~regout\)) # (!\DF1|q\(31) & ((\ID|register_array[4][27]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(32),
	datab => \ID|register_array[5][27]~regout\,
	datac => \ID|register_array[4][27]~regout\,
	datad => \DF1|q\(31),
	combout => \ID|Mux4~10_combout\);

-- Location: LCCOMB_X15_Y11_N30
\ID|Mux4~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux4~12_combout\ = (\DF1|q\(32) & ((\ID|register_array[10][27]~regout\) # ((\DF1|q\(31))))) # (!\DF1|q\(32) & (((\ID|register_array[8][27]~regout\ & !\DF1|q\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(32),
	datab => \ID|register_array[10][27]~regout\,
	datac => \ID|register_array[8][27]~regout\,
	datad => \DF1|q\(31),
	combout => \ID|Mux4~12_combout\);

-- Location: LCFF_X24_Y13_N19
\ID|register_array[3][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~64_combout\,
	sload => VCC,
	ena => \ID|register_array[3][19]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[3][27]~regout\);

-- Location: LCFF_X21_Y10_N23
\ID|register_array[1][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~64_combout\,
	sload => VCC,
	ena => \ID|register_array[1][5]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[1][27]~regout\);

-- Location: LCCOMB_X21_Y10_N22
\ID|Mux4~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux4~14_combout\ = (\DF1|q\(31) & ((\DF1|q\(32) & (\ID|register_array[3][27]~regout\)) # (!\DF1|q\(32) & ((\ID|register_array[1][27]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[3][27]~regout\,
	datab => \DF1|q\(32),
	datac => \ID|register_array[1][27]~regout\,
	datad => \DF1|q\(31),
	combout => \ID|Mux4~14_combout\);

-- Location: LCCOMB_X21_Y10_N24
\ID|Mux4~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux4~15_combout\ = (\ID|Mux4~14_combout\) # ((\DF1|q\(32) & (\ID|register_array[2][27]~regout\ & !\DF1|q\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(32),
	datab => \ID|Mux4~14_combout\,
	datac => \ID|register_array[2][27]~regout\,
	datad => \DF1|q\(31),
	combout => \ID|Mux4~15_combout\);

-- Location: LCCOMB_X26_Y13_N26
\ID|Mux4~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux4~17_combout\ = (\DF1|q\(32) & (((\DF1|q\(31))))) # (!\DF1|q\(32) & ((\DF1|q\(31) & (\ID|register_array[13][27]~regout\)) # (!\DF1|q\(31) & ((\ID|register_array[12][27]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[13][27]~regout\,
	datab => \DF1|q\(32),
	datac => \ID|register_array[12][27]~regout\,
	datad => \DF1|q\(31),
	combout => \ID|Mux4~17_combout\);

-- Location: LCFF_X25_Y13_N7
\ID|register_array[15][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \ID|register_array~64_combout\,
	ena => \ID|register_array[15][11]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[15][27]~regout\);

-- Location: LCCOMB_X22_Y15_N6
\ID|Mux4~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux4~18_combout\ = (\ID|Mux4~17_combout\ & ((\ID|register_array[15][27]~regout\) # ((!\DF1|q\(32))))) # (!\ID|Mux4~17_combout\ & (((\ID|register_array[14][27]~regout\ & \DF1|q\(32)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[15][27]~regout\,
	datab => \ID|Mux4~17_combout\,
	datac => \ID|register_array[14][27]~regout\,
	datad => \DF1|q\(32),
	combout => \ID|Mux4~18_combout\);

-- Location: LCFF_X20_Y13_N13
\ID|register_array[21][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~65_combout\,
	sload => VCC,
	ena => \ID|register_array[21][27]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[21][28]~regout\);

-- Location: LCFF_X20_Y13_N31
\ID|register_array[17][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~65_combout\,
	sload => VCC,
	ena => \ID|register_array[17][18]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[17][28]~regout\);

-- Location: LCCOMB_X20_Y13_N30
\ID|Mux3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux3~0_combout\ = (\DF1|q\(33) & ((\ID|register_array[21][28]~regout\) # ((\DF1|q\(34))))) # (!\DF1|q\(33) & (((\ID|register_array[17][28]~regout\ & !\DF1|q\(34)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[21][28]~regout\,
	datab => \DF1|q\(33),
	datac => \ID|register_array[17][28]~regout\,
	datad => \DF1|q\(34),
	combout => \ID|Mux3~0_combout\);

-- Location: LCCOMB_X16_Y14_N26
\ID|Mux3~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux3~4_combout\ = (\DF1|q\(33) & (\DF1|q\(34))) # (!\DF1|q\(33) & ((\DF1|q\(34) & ((\ID|register_array[24][28]~regout\))) # (!\DF1|q\(34) & (\ID|register_array[16][28]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(33),
	datab => \DF1|q\(34),
	datac => \ID|register_array[16][28]~regout\,
	datad => \ID|register_array[24][28]~regout\,
	combout => \ID|Mux3~4_combout\);

-- Location: LCCOMB_X19_Y12_N4
\ID|Mux3~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux3~7_combout\ = (\DF1|q\(33) & ((\DF1|q\(34)) # ((\ID|register_array[23][28]~regout\)))) # (!\DF1|q\(33) & (!\DF1|q\(34) & (\ID|register_array[19][28]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(33),
	datab => \DF1|q\(34),
	datac => \ID|register_array[19][28]~regout\,
	datad => \ID|register_array[23][28]~regout\,
	combout => \ID|Mux3~7_combout\);

-- Location: LCCOMB_X23_Y14_N0
\ID|Mux3~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux3~8_combout\ = (\ID|Mux3~7_combout\ & ((\ID|register_array[31][28]~regout\) # ((!\DF1|q\(34))))) # (!\ID|Mux3~7_combout\ & (((\ID|register_array[27][28]~regout\ & \DF1|q\(34)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux3~7_combout\,
	datab => \ID|register_array[31][28]~regout\,
	datac => \ID|register_array[27][28]~regout\,
	datad => \DF1|q\(34),
	combout => \ID|Mux3~8_combout\);

-- Location: LCFF_X16_Y11_N13
\ID|register_array[10][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~65_combout\,
	sload => VCC,
	ena => \ID|register_array[10][10]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[10][28]~regout\);

-- Location: LCFF_X24_Y13_N15
\ID|register_array[3][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~65_combout\,
	sload => VCC,
	ena => \ID|register_array[3][19]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[3][28]~regout\);

-- Location: LCFF_X25_Y16_N19
\ID|register_array[1][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~65_combout\,
	sload => VCC,
	ena => \ID|register_array[1][5]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[1][28]~regout\);

-- Location: LCCOMB_X25_Y16_N18
\ID|Mux3~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux3~14_combout\ = (\DF1|q\(31) & ((\DF1|q\(32) & ((\ID|register_array[3][28]~regout\))) # (!\DF1|q\(32) & (\ID|register_array[1][28]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(32),
	datab => \DF1|q\(31),
	datac => \ID|register_array[1][28]~regout\,
	datad => \ID|register_array[3][28]~regout\,
	combout => \ID|Mux3~14_combout\);

-- Location: LCFF_X25_Y16_N13
\ID|register_array[2][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~65_combout\,
	sload => VCC,
	ena => \ID|register_array[2][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[2][28]~regout\);

-- Location: LCCOMB_X25_Y16_N12
\ID|Mux3~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux3~15_combout\ = (\ID|Mux3~14_combout\) # ((\DF1|q\(32) & (!\DF1|q\(31) & \ID|register_array[2][28]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(32),
	datab => \DF1|q\(31),
	datac => \ID|register_array[2][28]~regout\,
	datad => \ID|Mux3~14_combout\,
	combout => \ID|Mux3~15_combout\);

-- Location: LCFF_X26_Y13_N13
\ID|register_array[13][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~65_combout\,
	sload => VCC,
	ena => \ID|register_array[13][4]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[13][28]~regout\);

-- Location: LCFF_X26_Y13_N23
\ID|register_array[12][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~65_combout\,
	sload => VCC,
	ena => \ID|register_array[12][10]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[12][28]~regout\);

-- Location: LCCOMB_X26_Y13_N22
\ID|Mux3~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux3~17_combout\ = (\DF1|q\(32) & (((\DF1|q\(31))))) # (!\DF1|q\(32) & ((\DF1|q\(31) & (\ID|register_array[13][28]~regout\)) # (!\DF1|q\(31) & ((\ID|register_array[12][28]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[13][28]~regout\,
	datab => \DF1|q\(32),
	datac => \ID|register_array[12][28]~regout\,
	datad => \DF1|q\(31),
	combout => \ID|Mux3~17_combout\);

-- Location: LCCOMB_X27_Y12_N4
\ID|Mux3~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux3~18_combout\ = (\ID|Mux3~17_combout\ & ((\ID|register_array[15][28]~regout\) # ((!\DF1|q\(32))))) # (!\ID|Mux3~17_combout\ & (((\ID|register_array[14][28]~regout\ & \DF1|q\(32)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux3~17_combout\,
	datab => \ID|register_array[15][28]~regout\,
	datac => \ID|register_array[14][28]~regout\,
	datad => \DF1|q\(32),
	combout => \ID|Mux3~18_combout\);

-- Location: LCFF_X24_Y13_N17
\ID|register_array[25][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~66_combout\,
	sload => VCC,
	ena => \ID|register_array[25][6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[25][29]~regout\);

-- Location: LCFF_X21_Y18_N7
\ID|register_array[29][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~66_combout\,
	sload => VCC,
	ena => \ID|register_array[29][19]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[29][29]~regout\);

-- Location: LCFF_X14_Y13_N27
\ID|register_array[26][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~66_combout\,
	sload => VCC,
	ena => \ID|register_array[26][25]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[26][29]~regout\);

-- Location: LCFF_X15_Y18_N17
\ID|register_array[22][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~66_combout\,
	sload => VCC,
	ena => \ID|register_array[22][23]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[22][29]~regout\);

-- Location: LCFF_X19_Y18_N11
\ID|register_array[18][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~66_combout\,
	sload => VCC,
	ena => \ID|register_array[18][11]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[18][29]~regout\);

-- Location: LCCOMB_X19_Y18_N10
\ID|Mux2~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux2~2_combout\ = (\DF1|q\(34) & (((\DF1|q\(33))))) # (!\DF1|q\(34) & ((\DF1|q\(33) & (\ID|register_array[22][29]~regout\)) # (!\DF1|q\(33) & ((\ID|register_array[18][29]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(34),
	datab => \ID|register_array[22][29]~regout\,
	datac => \ID|register_array[18][29]~regout\,
	datad => \DF1|q\(33),
	combout => \ID|Mux2~2_combout\);

-- Location: LCFF_X14_Y13_N5
\ID|register_array[30][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~66_combout\,
	sload => VCC,
	ena => \ID|register_array[30][20]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[30][29]~regout\);

-- Location: LCCOMB_X14_Y13_N4
\ID|Mux2~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux2~3_combout\ = (\ID|Mux2~2_combout\ & (((\ID|register_array[30][29]~regout\)) # (!\DF1|q\(34)))) # (!\ID|Mux2~2_combout\ & (\DF1|q\(34) & ((\ID|register_array[26][29]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux2~2_combout\,
	datab => \DF1|q\(34),
	datac => \ID|register_array[30][29]~regout\,
	datad => \ID|register_array[26][29]~regout\,
	combout => \ID|Mux2~3_combout\);

-- Location: LCFF_X26_Y14_N25
\ID|register_array[27][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~66_combout\,
	sload => VCC,
	ena => \ID|register_array[27][12]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[27][29]~regout\);

-- Location: LCFF_X25_Y14_N19
\ID|register_array[19][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~66_combout\,
	sload => VCC,
	ena => \ID|register_array[19][28]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[19][29]~regout\);

-- Location: LCCOMB_X25_Y14_N18
\ID|Mux2~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux2~7_combout\ = (\DF1|q\(33) & (((\DF1|q\(34))))) # (!\DF1|q\(33) & ((\DF1|q\(34) & (\ID|register_array[27][29]~regout\)) # (!\DF1|q\(34) & ((\ID|register_array[19][29]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(33),
	datab => \ID|register_array[27][29]~regout\,
	datac => \ID|register_array[19][29]~regout\,
	datad => \DF1|q\(34),
	combout => \ID|Mux2~7_combout\);

-- Location: LCCOMB_X25_Y14_N16
\ID|Mux2~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux2~8_combout\ = (\DF1|q\(33) & ((\ID|Mux2~7_combout\ & ((\ID|register_array[31][29]~regout\))) # (!\ID|Mux2~7_combout\ & (\ID|register_array[23][29]~regout\)))) # (!\DF1|q\(33) & (\ID|Mux2~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(33),
	datab => \ID|Mux2~7_combout\,
	datac => \ID|register_array[23][29]~regout\,
	datad => \ID|register_array[31][29]~regout\,
	combout => \ID|Mux2~8_combout\);

-- Location: LCFF_X24_Y10_N21
\ID|register_array[6][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~66_combout\,
	sload => VCC,
	ena => \ID|register_array[6][5]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[6][29]~regout\);

-- Location: LCFF_X16_Y11_N25
\ID|register_array[10][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~66_combout\,
	sload => VCC,
	ena => \ID|register_array[10][10]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[10][29]~regout\);

-- Location: LCFF_X16_Y11_N3
\ID|register_array[8][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~66_combout\,
	sload => VCC,
	ena => \ID|register_array[8][16]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[8][29]~regout\);

-- Location: LCCOMB_X16_Y11_N2
\ID|Mux2~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux2~12_combout\ = (\DF1|q\(32) & ((\ID|register_array[10][29]~regout\) # ((\DF1|q\(31))))) # (!\DF1|q\(32) & (((\ID|register_array[8][29]~regout\ & !\DF1|q\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[10][29]~regout\,
	datab => \DF1|q\(32),
	datac => \ID|register_array[8][29]~regout\,
	datad => \DF1|q\(31),
	combout => \ID|Mux2~12_combout\);

-- Location: LCFF_X27_Y17_N9
\ID|register_array[14][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~66_combout\,
	sload => VCC,
	ena => \ID|register_array[14][24]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[14][29]~regout\);

-- Location: LCFF_X26_Y13_N9
\ID|register_array[13][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~66_combout\,
	sload => VCC,
	ena => \ID|register_array[13][4]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[13][29]~regout\);

-- Location: LCFF_X26_Y13_N19
\ID|register_array[12][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~66_combout\,
	sload => VCC,
	ena => \ID|register_array[12][10]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[12][29]~regout\);

-- Location: LCCOMB_X26_Y13_N18
\ID|Mux2~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux2~17_combout\ = (\DF1|q\(32) & (((\DF1|q\(31))))) # (!\DF1|q\(32) & ((\DF1|q\(31) & (\ID|register_array[13][29]~regout\)) # (!\DF1|q\(31) & ((\ID|register_array[12][29]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[13][29]~regout\,
	datab => \DF1|q\(32),
	datac => \ID|register_array[12][29]~regout\,
	datad => \DF1|q\(31),
	combout => \ID|Mux2~17_combout\);

-- Location: LCFF_X30_Y13_N25
\ID|register_array[15][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \ID|register_array~66_combout\,
	ena => \ID|register_array[15][11]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[15][29]~regout\);

-- Location: LCCOMB_X27_Y17_N8
\ID|Mux2~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux2~18_combout\ = (\DF1|q\(32) & ((\ID|Mux2~17_combout\ & (\ID|register_array[15][29]~regout\)) # (!\ID|Mux2~17_combout\ & ((\ID|register_array[14][29]~regout\))))) # (!\DF1|q\(32) & (((\ID|Mux2~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[15][29]~regout\,
	datab => \DF1|q\(32),
	datac => \ID|register_array[14][29]~regout\,
	datad => \ID|Mux2~17_combout\,
	combout => \ID|Mux2~18_combout\);

-- Location: LCFF_X20_Y13_N1
\ID|register_array[21][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~67_combout\,
	sload => VCC,
	ena => \ID|register_array[21][27]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[21][30]~regout\);

-- Location: LCFF_X23_Y17_N7
\ID|register_array[22][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~67_combout\,
	sload => VCC,
	ena => \ID|register_array[22][23]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[22][30]~regout\);

-- Location: LCFF_X19_Y17_N25
\ID|register_array[26][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~67_combout\,
	sload => VCC,
	ena => \ID|register_array[26][25]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[26][30]~regout\);

-- Location: LCFF_X19_Y17_N27
\ID|register_array[18][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~67_combout\,
	sload => VCC,
	ena => \ID|register_array[18][11]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[18][30]~regout\);

-- Location: LCCOMB_X19_Y17_N26
\ID|Mux1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux1~2_combout\ = (\DF1|q\(34) & ((\ID|register_array[26][30]~regout\) # ((\DF1|q\(33))))) # (!\DF1|q\(34) & (((\ID|register_array[18][30]~regout\ & !\DF1|q\(33)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[26][30]~regout\,
	datab => \DF1|q\(34),
	datac => \ID|register_array[18][30]~regout\,
	datad => \DF1|q\(33),
	combout => \ID|Mux1~2_combout\);

-- Location: LCFF_X23_Y17_N25
\ID|register_array[30][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~67_combout\,
	sload => VCC,
	ena => \ID|register_array[30][20]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[30][30]~regout\);

-- Location: LCCOMB_X23_Y17_N24
\ID|Mux1~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux1~3_combout\ = (\ID|Mux1~2_combout\ & (((\ID|register_array[30][30]~regout\) # (!\DF1|q\(33))))) # (!\ID|Mux1~2_combout\ & (\ID|register_array[22][30]~regout\ & ((\DF1|q\(33)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[22][30]~regout\,
	datab => \ID|Mux1~2_combout\,
	datac => \ID|register_array[30][30]~regout\,
	datad => \DF1|q\(33),
	combout => \ID|Mux1~3_combout\);

-- Location: LCFF_X19_Y16_N25
\ID|register_array[20][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~67_combout\,
	sload => VCC,
	ena => \ID|register_array[20][26]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[20][30]~regout\);

-- Location: LCFF_X16_Y14_N13
\ID|register_array[24][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~67_combout\,
	sload => VCC,
	ena => \ID|register_array[24][28]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[24][30]~regout\);

-- Location: LCFF_X16_Y14_N23
\ID|register_array[16][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~67_combout\,
	sload => VCC,
	ena => \ID|register_array[16][6]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[16][30]~regout\);

-- Location: LCCOMB_X16_Y14_N22
\ID|Mux1~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux1~4_combout\ = (\DF1|q\(34) & ((\ID|register_array[24][30]~regout\) # ((\DF1|q\(33))))) # (!\DF1|q\(34) & (((\ID|register_array[16][30]~regout\ & !\DF1|q\(33)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[24][30]~regout\,
	datab => \DF1|q\(34),
	datac => \ID|register_array[16][30]~regout\,
	datad => \DF1|q\(33),
	combout => \ID|Mux1~4_combout\);

-- Location: LCFF_X19_Y16_N11
\ID|register_array[28][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~67_combout\,
	sload => VCC,
	ena => \ID|register_array[28][13]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[28][30]~regout\);

-- Location: LCCOMB_X19_Y16_N24
\ID|Mux1~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux1~5_combout\ = (\ID|Mux1~4_combout\ & ((\ID|register_array[28][30]~regout\) # ((!\DF1|q\(33))))) # (!\ID|Mux1~4_combout\ & (((\ID|register_array[20][30]~regout\ & \DF1|q\(33)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[28][30]~regout\,
	datab => \ID|Mux1~4_combout\,
	datac => \ID|register_array[20][30]~regout\,
	datad => \DF1|q\(33),
	combout => \ID|Mux1~5_combout\);

-- Location: LCCOMB_X27_Y13_N16
\ID|Mux1~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux1~6_combout\ = (\DF1|q\(32) & ((\ID|Mux1~3_combout\) # ((\DF1|q\(31))))) # (!\DF1|q\(32) & (((\ID|Mux1~5_combout\ & !\DF1|q\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(32),
	datab => \ID|Mux1~3_combout\,
	datac => \ID|Mux1~5_combout\,
	datad => \DF1|q\(31),
	combout => \ID|Mux1~6_combout\);

-- Location: LCFF_X25_Y14_N7
\ID|register_array[19][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~67_combout\,
	sload => VCC,
	ena => \ID|register_array[19][28]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[19][30]~regout\);

-- Location: LCCOMB_X25_Y14_N6
\ID|Mux1~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux1~7_combout\ = (\DF1|q\(34) & (((\DF1|q\(33))))) # (!\DF1|q\(34) & ((\DF1|q\(33) & (\ID|register_array[23][30]~regout\)) # (!\DF1|q\(33) & ((\ID|register_array[19][30]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[23][30]~regout\,
	datab => \DF1|q\(34),
	datac => \ID|register_array[19][30]~regout\,
	datad => \DF1|q\(33),
	combout => \ID|Mux1~7_combout\);

-- Location: LCFF_X16_Y11_N5
\ID|register_array[10][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~67_combout\,
	sload => VCC,
	ena => \ID|register_array[10][10]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[10][30]~regout\);

-- Location: LCFF_X16_Y11_N31
\ID|register_array[8][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~67_combout\,
	sload => VCC,
	ena => \ID|register_array[8][16]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[8][30]~regout\);

-- Location: LCCOMB_X16_Y11_N30
\ID|Mux1~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux1~10_combout\ = (\DF1|q\(31) & (((\DF1|q\(32))))) # (!\DF1|q\(31) & ((\DF1|q\(32) & (\ID|register_array[10][30]~regout\)) # (!\DF1|q\(32) & ((\ID|register_array[8][30]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(31),
	datab => \ID|register_array[10][30]~regout\,
	datac => \ID|register_array[8][30]~regout\,
	datad => \DF1|q\(32),
	combout => \ID|Mux1~10_combout\);

-- Location: LCFF_X20_Y9_N25
\ID|register_array[6][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~67_combout\,
	sload => VCC,
	ena => \ID|register_array[6][5]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[6][30]~regout\);

-- Location: LCFF_X23_Y10_N7
\ID|register_array[4][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~67_combout\,
	sload => VCC,
	ena => \ID|register_array[4][1]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[4][30]~regout\);

-- Location: LCCOMB_X23_Y10_N6
\ID|Mux1~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux1~12_combout\ = (\DF1|q\(32) & (((\DF1|q\(31))))) # (!\DF1|q\(32) & ((\DF1|q\(31) & (\ID|register_array[5][30]~regout\)) # (!\DF1|q\(31) & ((\ID|register_array[4][30]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[5][30]~regout\,
	datab => \DF1|q\(32),
	datac => \ID|register_array[4][30]~regout\,
	datad => \DF1|q\(31),
	combout => \ID|Mux1~12_combout\);

-- Location: LCCOMB_X20_Y9_N24
\ID|Mux1~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux1~13_combout\ = (\ID|Mux1~12_combout\ & ((\ID|register_array[7][30]~regout\) # ((!\DF1|q\(32))))) # (!\ID|Mux1~12_combout\ & (((\ID|register_array[6][30]~regout\ & \DF1|q\(32)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux1~12_combout\,
	datab => \ID|register_array[7][30]~regout\,
	datac => \ID|register_array[6][30]~regout\,
	datad => \DF1|q\(32),
	combout => \ID|Mux1~13_combout\);

-- Location: LCFF_X24_Y13_N23
\ID|register_array[3][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~67_combout\,
	sload => VCC,
	ena => \ID|register_array[3][19]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[3][30]~regout\);

-- Location: LCFF_X21_Y11_N21
\ID|register_array[1][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~67_combout\,
	sload => VCC,
	ena => \ID|register_array[1][5]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[1][30]~regout\);

-- Location: LCCOMB_X21_Y11_N20
\ID|Mux1~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux1~14_combout\ = (\DF1|q\(31) & ((\DF1|q\(32) & ((\ID|register_array[3][30]~regout\))) # (!\DF1|q\(32) & (\ID|register_array[1][30]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(31),
	datab => \DF1|q\(32),
	datac => \ID|register_array[1][30]~regout\,
	datad => \ID|register_array[3][30]~regout\,
	combout => \ID|Mux1~14_combout\);

-- Location: LCFF_X21_Y11_N31
\ID|register_array[2][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~67_combout\,
	sload => VCC,
	ena => \ID|register_array[2][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[2][30]~regout\);

-- Location: LCCOMB_X21_Y11_N30
\ID|Mux1~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux1~15_combout\ = (\ID|Mux1~14_combout\) # ((\DF1|q\(32) & (\ID|register_array[2][30]~regout\ & !\DF1|q\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux1~14_combout\,
	datab => \DF1|q\(32),
	datac => \ID|register_array[2][30]~regout\,
	datad => \DF1|q\(31),
	combout => \ID|Mux1~15_combout\);

-- Location: LCCOMB_X27_Y13_N28
\ID|Mux1~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux1~16_combout\ = (\DF1|q\(34) & (((\DF1|q\(33))))) # (!\DF1|q\(34) & ((\DF1|q\(33) & ((\ID|Mux1~13_combout\))) # (!\DF1|q\(33) & (\ID|Mux1~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(34),
	datab => \ID|Mux1~15_combout\,
	datac => \ID|Mux1~13_combout\,
	datad => \DF1|q\(33),
	combout => \ID|Mux1~16_combout\);

-- Location: LCFF_X18_Y14_N17
\ID|register_array[21][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~68_combout\,
	sload => VCC,
	ena => \ID|register_array[21][27]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[21][31]~regout\);

-- Location: LCFF_X16_Y12_N9
\ID|register_array[24][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~68_combout\,
	sload => VCC,
	ena => \ID|register_array[24][28]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[24][31]~regout\);

-- Location: LCCOMB_X15_Y15_N20
\ID|Mux0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux0~4_combout\ = (\DF1|q\(33) & ((\ID|register_array[20][31]~regout\) # ((\DF1|q\(34))))) # (!\DF1|q\(33) & (((\ID|register_array[16][31]~regout\ & !\DF1|q\(34)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[20][31]~regout\,
	datab => \DF1|q\(33),
	datac => \ID|register_array[16][31]~regout\,
	datad => \DF1|q\(34),
	combout => \ID|Mux0~4_combout\);

-- Location: LCCOMB_X16_Y12_N8
\ID|Mux0~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux0~5_combout\ = (\DF1|q\(34) & ((\ID|Mux0~4_combout\ & (\ID|register_array[28][31]~regout\)) # (!\ID|Mux0~4_combout\ & ((\ID|register_array[24][31]~regout\))))) # (!\DF1|q\(34) & (((\ID|Mux0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[28][31]~regout\,
	datab => \DF1|q\(34),
	datac => \ID|register_array[24][31]~regout\,
	datad => \ID|Mux0~4_combout\,
	combout => \ID|Mux0~5_combout\);

-- Location: LCCOMB_X19_Y12_N30
\ID|Mux0~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux0~7_combout\ = (\DF1|q\(34) & ((\ID|register_array[27][31]~regout\) # ((\DF1|q\(33))))) # (!\DF1|q\(34) & (((\ID|register_array[19][31]~regout\ & !\DF1|q\(33)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(34),
	datab => \ID|register_array[27][31]~regout\,
	datac => \ID|register_array[19][31]~regout\,
	datad => \DF1|q\(33),
	combout => \ID|Mux0~7_combout\);

-- Location: LCCOMB_X18_Y12_N8
\ID|Mux0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux0~8_combout\ = (\ID|Mux0~7_combout\ & ((\ID|register_array[31][31]~regout\) # ((!\DF1|q\(33))))) # (!\ID|Mux0~7_combout\ & (((\ID|register_array[23][31]~regout\ & \DF1|q\(33)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[31][31]~regout\,
	datab => \ID|Mux0~7_combout\,
	datac => \ID|register_array[23][31]~regout\,
	datad => \DF1|q\(33),
	combout => \ID|Mux0~8_combout\);

-- Location: LCFF_X24_Y9_N19
\ID|register_array[5][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~68_combout\,
	sload => VCC,
	ena => \ID|register_array[5][20]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[5][31]~regout\);

-- Location: LCFF_X27_Y9_N9
\ID|register_array[4][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~68_combout\,
	sload => VCC,
	ena => \ID|register_array[4][1]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[4][31]~regout\);

-- Location: LCCOMB_X27_Y9_N8
\ID|Mux0~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux0~10_combout\ = (\DF1|q\(31) & ((\ID|register_array[5][31]~regout\) # ((\DF1|q\(32))))) # (!\DF1|q\(31) & (((\ID|register_array[4][31]~regout\ & !\DF1|q\(32)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[5][31]~regout\,
	datab => \DF1|q\(31),
	datac => \ID|register_array[4][31]~regout\,
	datad => \DF1|q\(32),
	combout => \ID|Mux0~10_combout\);

-- Location: LCCOMB_X19_Y10_N22
\ID|Mux0~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux0~12_combout\ = (\DF1|q\(32) & ((\ID|register_array[10][31]~regout\) # ((\DF1|q\(31))))) # (!\DF1|q\(32) & (((\ID|register_array[8][31]~regout\ & !\DF1|q\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(32),
	datab => \ID|register_array[10][31]~regout\,
	datac => \ID|register_array[8][31]~regout\,
	datad => \DF1|q\(31),
	combout => \ID|Mux0~12_combout\);

-- Location: LCCOMB_X24_Y11_N0
\ID|Mux0~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux0~14_combout\ = (\DF1|q\(31) & ((\DF1|q\(32) & (\ID|register_array[3][31]~regout\)) # (!\DF1|q\(32) & ((\ID|register_array[1][31]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(32),
	datab => \ID|register_array[3][31]~regout\,
	datac => \ID|register_array[1][31]~regout\,
	datad => \DF1|q\(31),
	combout => \ID|Mux0~14_combout\);

-- Location: LCCOMB_X24_Y11_N10
\ID|Mux0~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux0~15_combout\ = (\ID|Mux0~14_combout\) # ((\DF1|q\(32) & (\ID|register_array[2][31]~regout\ & !\DF1|q\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(32),
	datab => \ID|Mux0~14_combout\,
	datac => \ID|register_array[2][31]~regout\,
	datad => \DF1|q\(31),
	combout => \ID|Mux0~15_combout\);

-- Location: LCFF_X24_Y12_N17
\ID|register_array[14][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~68_combout\,
	sload => VCC,
	ena => \ID|register_array[14][24]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[14][31]~regout\);

-- Location: LCFF_X20_Y8_N7
\ID|register_array[12][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~68_combout\,
	sload => VCC,
	ena => \ID|register_array[12][10]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[12][31]~regout\);

-- Location: LCCOMB_X20_Y8_N6
\ID|Mux0~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux0~17_combout\ = (\DF1|q\(32) & (\DF1|q\(31))) # (!\DF1|q\(32) & ((\DF1|q\(31) & ((\ID|register_array[13][31]~regout\))) # (!\DF1|q\(31) & (\ID|register_array[12][31]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(32),
	datab => \DF1|q\(31),
	datac => \ID|register_array[12][31]~regout\,
	datad => \ID|register_array[13][31]~regout\,
	combout => \ID|Mux0~17_combout\);

-- Location: LCCOMB_X24_Y12_N16
\ID|Mux0~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux0~18_combout\ = (\DF1|q\(32) & ((\ID|Mux0~17_combout\ & (\ID|register_array[15][31]~regout\)) # (!\ID|Mux0~17_combout\ & ((\ID|register_array[14][31]~regout\))))) # (!\DF1|q\(32) & (((\ID|Mux0~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[15][31]~regout\,
	datab => \DF1|q\(32),
	datac => \ID|register_array[14][31]~regout\,
	datad => \ID|Mux0~17_combout\,
	combout => \ID|Mux0~18_combout\);

-- Location: LCCOMB_X19_Y15_N24
\ID|Mux63~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux63~0_combout\ = (\DF1|q\(29) & (\DF1|q\(28))) # (!\DF1|q\(29) & ((\DF1|q\(28) & (\ID|register_array[21][0]~regout\)) # (!\DF1|q\(28) & ((\ID|register_array[17][0]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(29),
	datab => \DF1|q\(28),
	datac => \ID|register_array[21][0]~regout\,
	datad => \ID|register_array[17][0]~regout\,
	combout => \ID|Mux63~0_combout\);

-- Location: LCCOMB_X19_Y15_N14
\ID|Mux63~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux63~1_combout\ = (\ID|Mux63~0_combout\ & ((\ID|register_array[29][0]~regout\) # ((!\DF1|q\(29))))) # (!\ID|Mux63~0_combout\ & (((\ID|register_array[25][0]~regout\ & \DF1|q\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux63~0_combout\,
	datab => \ID|register_array[29][0]~regout\,
	datac => \ID|register_array[25][0]~regout\,
	datad => \DF1|q\(29),
	combout => \ID|Mux63~1_combout\);

-- Location: LCCOMB_X22_Y14_N0
\ID|Mux63~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux63~7_combout\ = (\DF1|q\(28) & (((\ID|register_array[23][0]~regout\) # (\DF1|q\(29))))) # (!\DF1|q\(28) & (\ID|register_array[19][0]~regout\ & ((!\DF1|q\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[19][0]~regout\,
	datab => \DF1|q\(28),
	datac => \ID|register_array[23][0]~regout\,
	datad => \DF1|q\(29),
	combout => \ID|Mux63~7_combout\);

-- Location: LCCOMB_X20_Y10_N8
\ID|Mux63~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux63~10_combout\ = (\DF1|q\(27) & (((\DF1|q\(26)) # (\ID|register_array[10][0]~regout\)))) # (!\DF1|q\(27) & (\ID|register_array[8][0]~regout\ & (!\DF1|q\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[8][0]~regout\,
	datab => \DF1|q\(27),
	datac => \DF1|q\(26),
	datad => \ID|register_array[10][0]~regout\,
	combout => \ID|Mux63~10_combout\);

-- Location: LCCOMB_X20_Y10_N0
\ID|Mux63~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux63~11_combout\ = (\DF1|q\(26) & ((\ID|Mux63~10_combout\ & ((\ID|register_array[11][0]~regout\))) # (!\ID|Mux63~10_combout\ & (\ID|register_array[9][0]~regout\)))) # (!\DF1|q\(26) & (\ID|Mux63~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(26),
	datab => \ID|Mux63~10_combout\,
	datac => \ID|register_array[9][0]~regout\,
	datad => \ID|register_array[11][0]~regout\,
	combout => \ID|Mux63~11_combout\);

-- Location: LCCOMB_X22_Y8_N8
\ID|Mux63~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux63~12_combout\ = (\DF1|q\(27) & (((\DF1|q\(26))))) # (!\DF1|q\(27) & ((\DF1|q\(26) & ((\ID|register_array[5][0]~regout\))) # (!\DF1|q\(26) & (\ID|register_array[4][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[4][0]~regout\,
	datab => \DF1|q\(27),
	datac => \ID|register_array[5][0]~regout\,
	datad => \DF1|q\(26),
	combout => \ID|Mux63~12_combout\);

-- Location: LCCOMB_X22_Y13_N26
\ID|Mux62~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux62~2_combout\ = (\DF1|q\(29) & (((\DF1|q\(28))))) # (!\DF1|q\(29) & ((\DF1|q\(28) & ((\ID|register_array[22][1]~regout\))) # (!\DF1|q\(28) & (\ID|register_array[18][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(29),
	datab => \ID|register_array[18][1]~regout\,
	datac => \ID|register_array[22][1]~regout\,
	datad => \DF1|q\(28),
	combout => \ID|Mux62~2_combout\);

-- Location: LCCOMB_X19_Y11_N18
\ID|Mux62~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux62~3_combout\ = (\ID|Mux62~2_combout\ & ((\ID|register_array[30][1]~regout\) # ((!\DF1|q\(29))))) # (!\ID|Mux62~2_combout\ & (((\ID|register_array[26][1]~regout\ & \DF1|q\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux62~2_combout\,
	datab => \ID|register_array[30][1]~regout\,
	datac => \ID|register_array[26][1]~regout\,
	datad => \DF1|q\(29),
	combout => \ID|Mux62~3_combout\);

-- Location: LCCOMB_X15_Y16_N24
\ID|Mux62~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux62~4_combout\ = (\DF1|q\(29) & (((\DF1|q\(28))))) # (!\DF1|q\(29) & ((\DF1|q\(28) & ((\ID|register_array[20][1]~regout\))) # (!\DF1|q\(28) & (\ID|register_array[16][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[16][1]~regout\,
	datab => \DF1|q\(29),
	datac => \ID|register_array[20][1]~regout\,
	datad => \DF1|q\(28),
	combout => \ID|Mux62~4_combout\);

-- Location: LCCOMB_X15_Y13_N4
\ID|Mux62~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux62~5_combout\ = (\ID|Mux62~4_combout\ & ((\ID|register_array[28][1]~regout\) # ((!\DF1|q\(29))))) # (!\ID|Mux62~4_combout\ & (((\ID|register_array[24][1]~regout\ & \DF1|q\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux62~4_combout\,
	datab => \ID|register_array[28][1]~regout\,
	datac => \ID|register_array[24][1]~regout\,
	datad => \DF1|q\(29),
	combout => \ID|Mux62~5_combout\);

-- Location: LCCOMB_X19_Y11_N12
\ID|Mux62~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux62~6_combout\ = (\DF1|q\(27) & (((\ID|Mux62~3_combout\) # (\DF1|q\(26))))) # (!\DF1|q\(27) & (\ID|Mux62~5_combout\ & ((!\DF1|q\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux62~5_combout\,
	datab => \ID|Mux62~3_combout\,
	datac => \DF1|q\(27),
	datad => \DF1|q\(26),
	combout => \ID|Mux62~6_combout\);

-- Location: LCCOMB_X22_Y8_N28
\ID|Mux62~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux62~10_combout\ = (\DF1|q\(27) & (((\DF1|q\(26))))) # (!\DF1|q\(27) & ((\DF1|q\(26) & ((\ID|register_array[5][1]~regout\))) # (!\DF1|q\(26) & (\ID|register_array[4][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(27),
	datab => \ID|register_array[4][1]~regout\,
	datac => \ID|register_array[5][1]~regout\,
	datad => \DF1|q\(26),
	combout => \ID|Mux62~10_combout\);

-- Location: LCCOMB_X24_Y9_N2
\ID|Mux62~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux62~14_combout\ = (\DF1|q\(26) & ((\DF1|q\(27) & ((\ID|register_array[3][1]~regout\))) # (!\DF1|q\(27) & (\ID|register_array[1][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(27),
	datab => \ID|register_array[1][1]~regout\,
	datac => \ID|register_array[3][1]~regout\,
	datad => \DF1|q\(26),
	combout => \ID|Mux62~14_combout\);

-- Location: LCCOMB_X24_Y9_N16
\ID|Mux62~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux62~15_combout\ = (\ID|Mux62~14_combout\) # ((\ID|register_array[2][1]~regout\ & (!\DF1|q\(26) & \DF1|q\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[2][1]~regout\,
	datab => \ID|Mux62~14_combout\,
	datac => \DF1|q\(26),
	datad => \DF1|q\(27),
	combout => \ID|Mux62~15_combout\);

-- Location: LCCOMB_X19_Y15_N28
\ID|Mux61~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux61~0_combout\ = (\DF1|q\(29) & (\DF1|q\(28))) # (!\DF1|q\(29) & ((\DF1|q\(28) & (\ID|register_array[21][2]~regout\)) # (!\DF1|q\(28) & ((\ID|register_array[17][2]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(29),
	datab => \DF1|q\(28),
	datac => \ID|register_array[21][2]~regout\,
	datad => \ID|register_array[17][2]~regout\,
	combout => \ID|Mux61~0_combout\);

-- Location: LCCOMB_X21_Y16_N24
\ID|Mux61~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux61~2_combout\ = (\DF1|q\(29) & (((\ID|register_array[26][2]~regout\) # (\DF1|q\(28))))) # (!\DF1|q\(29) & (\ID|register_array[18][2]~regout\ & ((!\DF1|q\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(29),
	datab => \ID|register_array[18][2]~regout\,
	datac => \ID|register_array[26][2]~regout\,
	datad => \DF1|q\(28),
	combout => \ID|Mux61~2_combout\);

-- Location: LCCOMB_X20_Y16_N0
\ID|Mux61~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux61~3_combout\ = (\ID|Mux61~2_combout\ & ((\ID|register_array[30][2]~regout\) # ((!\DF1|q\(28))))) # (!\ID|Mux61~2_combout\ & (((\ID|register_array[22][2]~regout\ & \DF1|q\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[30][2]~regout\,
	datab => \ID|Mux61~2_combout\,
	datac => \ID|register_array[22][2]~regout\,
	datad => \DF1|q\(28),
	combout => \ID|Mux61~3_combout\);

-- Location: LCCOMB_X16_Y14_N8
\ID|Mux61~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux61~4_combout\ = (\DF1|q\(29) & (((\ID|register_array[24][2]~regout\) # (\DF1|q\(28))))) # (!\DF1|q\(29) & (\ID|register_array[16][2]~regout\ & ((!\DF1|q\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[16][2]~regout\,
	datab => \DF1|q\(29),
	datac => \ID|register_array[24][2]~regout\,
	datad => \DF1|q\(28),
	combout => \ID|Mux61~4_combout\);

-- Location: LCCOMB_X19_Y16_N4
\ID|Mux61~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux61~5_combout\ = (\DF1|q\(28) & ((\ID|Mux61~4_combout\ & (\ID|register_array[28][2]~regout\)) # (!\ID|Mux61~4_combout\ & ((\ID|register_array[20][2]~regout\))))) # (!\DF1|q\(28) & (\ID|Mux61~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(28),
	datab => \ID|Mux61~4_combout\,
	datac => \ID|register_array[28][2]~regout\,
	datad => \ID|register_array[20][2]~regout\,
	combout => \ID|Mux61~5_combout\);

-- Location: LCCOMB_X19_Y16_N20
\ID|Mux61~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux61~6_combout\ = (\DF1|q\(27) & ((\ID|Mux61~3_combout\) # ((\DF1|q\(26))))) # (!\DF1|q\(27) & (((!\DF1|q\(26) & \ID|Mux61~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(27),
	datab => \ID|Mux61~3_combout\,
	datac => \DF1|q\(26),
	datad => \ID|Mux61~5_combout\,
	combout => \ID|Mux61~6_combout\);

-- Location: LCCOMB_X19_Y10_N0
\ID|Mux61~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux61~10_combout\ = (\DF1|q\(27) & (((\ID|register_array[10][2]~regout\) # (\DF1|q\(26))))) # (!\DF1|q\(27) & (\ID|register_array[8][2]~regout\ & ((!\DF1|q\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(27),
	datab => \ID|register_array[8][2]~regout\,
	datac => \ID|register_array[10][2]~regout\,
	datad => \DF1|q\(26),
	combout => \ID|Mux61~10_combout\);

-- Location: LCCOMB_X20_Y10_N18
\ID|Mux61~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux61~11_combout\ = (\ID|Mux61~10_combout\ & ((\ID|register_array[11][2]~regout\) # ((!\DF1|q\(26))))) # (!\ID|Mux61~10_combout\ & (((\ID|register_array[9][2]~regout\ & \DF1|q\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[11][2]~regout\,
	datab => \ID|Mux61~10_combout\,
	datac => \ID|register_array[9][2]~regout\,
	datad => \DF1|q\(26),
	combout => \ID|Mux61~11_combout\);

-- Location: LCCOMB_X22_Y8_N0
\ID|Mux61~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux61~12_combout\ = (\DF1|q\(27) & (((\DF1|q\(26))))) # (!\DF1|q\(27) & ((\DF1|q\(26) & ((\ID|register_array[5][2]~regout\))) # (!\DF1|q\(26) & (\ID|register_array[4][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(27),
	datab => \ID|register_array[4][2]~regout\,
	datac => \ID|register_array[5][2]~regout\,
	datad => \DF1|q\(26),
	combout => \ID|Mux61~12_combout\);

-- Location: LCCOMB_X20_Y9_N0
\ID|Mux61~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux61~13_combout\ = (\ID|Mux61~12_combout\ & ((\ID|register_array[7][2]~regout\) # ((!\DF1|q\(27))))) # (!\ID|Mux61~12_combout\ & (((\ID|register_array[6][2]~regout\ & \DF1|q\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[7][2]~regout\,
	datab => \ID|Mux61~12_combout\,
	datac => \ID|register_array[6][2]~regout\,
	datad => \DF1|q\(27),
	combout => \ID|Mux61~13_combout\);

-- Location: LCCOMB_X24_Y9_N12
\ID|Mux61~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux61~14_combout\ = (\DF1|q\(26) & ((\DF1|q\(27) & (\ID|register_array[3][2]~regout\)) # (!\DF1|q\(27) & ((\ID|register_array[1][2]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(26),
	datab => \DF1|q\(27),
	datac => \ID|register_array[3][2]~regout\,
	datad => \ID|register_array[1][2]~regout\,
	combout => \ID|Mux61~14_combout\);

-- Location: LCCOMB_X24_Y9_N10
\ID|Mux61~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux61~15_combout\ = (\ID|Mux61~14_combout\) # ((\DF1|q\(27) & (!\DF1|q\(26) & \ID|register_array[2][2]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux61~14_combout\,
	datab => \DF1|q\(27),
	datac => \DF1|q\(26),
	datad => \ID|register_array[2][2]~regout\,
	combout => \ID|Mux61~15_combout\);

-- Location: LCCOMB_X20_Y9_N28
\ID|Mux61~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux61~16_combout\ = (\DF1|q\(29) & (((\DF1|q\(28))))) # (!\DF1|q\(29) & ((\DF1|q\(28) & ((\ID|Mux61~13_combout\))) # (!\DF1|q\(28) & (\ID|Mux61~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(29),
	datab => \ID|Mux61~15_combout\,
	datac => \ID|Mux61~13_combout\,
	datad => \DF1|q\(28),
	combout => \ID|Mux61~16_combout\);

-- Location: LCCOMB_X20_Y8_N16
\ID|Mux61~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux61~17_combout\ = (\DF1|q\(27) & (((\DF1|q\(26))))) # (!\DF1|q\(27) & ((\DF1|q\(26) & ((\ID|register_array[13][2]~regout\))) # (!\DF1|q\(26) & (\ID|register_array[12][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(27),
	datab => \ID|register_array[12][2]~regout\,
	datac => \ID|register_array[13][2]~regout\,
	datad => \DF1|q\(26),
	combout => \ID|Mux61~17_combout\);

-- Location: LCCOMB_X21_Y8_N24
\ID|Mux61~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux61~18_combout\ = (\ID|Mux61~17_combout\ & ((\ID|register_array[15][2]~regout\) # ((!\DF1|q\(27))))) # (!\ID|Mux61~17_combout\ & (((\ID|register_array[14][2]~regout\ & \DF1|q\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[15][2]~regout\,
	datab => \ID|Mux61~17_combout\,
	datac => \ID|register_array[14][2]~regout\,
	datad => \DF1|q\(27),
	combout => \ID|Mux61~18_combout\);

-- Location: LCCOMB_X20_Y9_N6
\ID|Mux61~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux61~19_combout\ = (\ID|Mux61~16_combout\ & (((\ID|Mux61~18_combout\) # (!\DF1|q\(29))))) # (!\ID|Mux61~16_combout\ & (\ID|Mux61~11_combout\ & ((\DF1|q\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux61~11_combout\,
	datab => \ID|Mux61~16_combout\,
	datac => \ID|Mux61~18_combout\,
	datad => \DF1|q\(29),
	combout => \ID|Mux61~19_combout\);

-- Location: LCCOMB_X18_Y13_N4
\ID|Mux60~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux60~0_combout\ = (\DF1|q\(28) & (\DF1|q\(29))) # (!\DF1|q\(28) & ((\DF1|q\(29) & (\ID|register_array[25][3]~regout\)) # (!\DF1|q\(29) & ((\ID|register_array[17][3]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(28),
	datab => \DF1|q\(29),
	datac => \ID|register_array[25][3]~regout\,
	datad => \ID|register_array[17][3]~regout\,
	combout => \ID|Mux60~0_combout\);

-- Location: LCCOMB_X14_Y11_N8
\ID|Mux60~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux60~2_combout\ = (\DF1|q\(29) & (((\DF1|q\(28))))) # (!\DF1|q\(29) & ((\DF1|q\(28) & ((\ID|register_array[22][3]~regout\))) # (!\DF1|q\(28) & (\ID|register_array[18][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(29),
	datab => \ID|register_array[18][3]~regout\,
	datac => \ID|register_array[22][3]~regout\,
	datad => \DF1|q\(28),
	combout => \ID|Mux60~2_combout\);

-- Location: LCCOMB_X21_Y13_N16
\ID|Mux60~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux60~3_combout\ = (\DF1|q\(29) & ((\ID|Mux60~2_combout\ & ((\ID|register_array[30][3]~regout\))) # (!\ID|Mux60~2_combout\ & (\ID|register_array[26][3]~regout\)))) # (!\DF1|q\(29) & (\ID|Mux60~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(29),
	datab => \ID|Mux60~2_combout\,
	datac => \ID|register_array[26][3]~regout\,
	datad => \ID|register_array[30][3]~regout\,
	combout => \ID|Mux60~3_combout\);

-- Location: LCCOMB_X15_Y15_N10
\ID|Mux60~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux60~4_combout\ = (\DF1|q\(29) & (((\DF1|q\(28))))) # (!\DF1|q\(29) & ((\DF1|q\(28) & ((\ID|register_array[20][3]~regout\))) # (!\DF1|q\(28) & (\ID|register_array[16][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(29),
	datab => \ID|register_array[16][3]~regout\,
	datac => \ID|register_array[20][3]~regout\,
	datad => \DF1|q\(28),
	combout => \ID|Mux60~4_combout\);

-- Location: LCCOMB_X15_Y12_N0
\ID|Mux60~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux60~5_combout\ = (\ID|Mux60~4_combout\ & ((\ID|register_array[28][3]~regout\) # ((!\DF1|q\(29))))) # (!\ID|Mux60~4_combout\ & (((\ID|register_array[24][3]~regout\ & \DF1|q\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux60~4_combout\,
	datab => \ID|register_array[28][3]~regout\,
	datac => \ID|register_array[24][3]~regout\,
	datad => \DF1|q\(29),
	combout => \ID|Mux60~5_combout\);

-- Location: LCCOMB_X21_Y12_N10
\ID|Mux60~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux60~6_combout\ = (\DF1|q\(27) & (((\ID|Mux60~3_combout\) # (\DF1|q\(26))))) # (!\DF1|q\(27) & (\ID|Mux60~5_combout\ & ((!\DF1|q\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(27),
	datab => \ID|Mux60~5_combout\,
	datac => \ID|Mux60~3_combout\,
	datad => \DF1|q\(26),
	combout => \ID|Mux60~6_combout\);

-- Location: LCCOMB_X20_Y8_N20
\ID|Mux60~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux60~17_combout\ = (\DF1|q\(27) & (((\DF1|q\(26))))) # (!\DF1|q\(27) & ((\DF1|q\(26) & ((\ID|register_array[13][3]~regout\))) # (!\DF1|q\(26) & (\ID|register_array[12][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(27),
	datab => \ID|register_array[12][3]~regout\,
	datac => \ID|register_array[13][3]~regout\,
	datad => \DF1|q\(26),
	combout => \ID|Mux60~17_combout\);

-- Location: LCCOMB_X21_Y8_N30
\ID|Mux60~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux60~18_combout\ = (\ID|Mux60~17_combout\ & ((\ID|register_array[15][3]~regout\) # ((!\DF1|q\(27))))) # (!\ID|Mux60~17_combout\ & (((\ID|register_array[14][3]~regout\ & \DF1|q\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[15][3]~regout\,
	datab => \ID|register_array[14][3]~regout\,
	datac => \ID|Mux60~17_combout\,
	datad => \DF1|q\(27),
	combout => \ID|Mux60~18_combout\);

-- Location: LCCOMB_X21_Y16_N4
\ID|Mux59~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux59~2_combout\ = (\DF1|q\(29) & (((\ID|register_array[26][4]~regout\) # (\DF1|q\(28))))) # (!\DF1|q\(29) & (\ID|register_array[18][4]~regout\ & ((!\DF1|q\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[18][4]~regout\,
	datab => \DF1|q\(29),
	datac => \ID|register_array[26][4]~regout\,
	datad => \DF1|q\(28),
	combout => \ID|Mux59~2_combout\);

-- Location: LCCOMB_X20_Y16_N28
\ID|Mux59~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux59~3_combout\ = (\ID|Mux59~2_combout\ & ((\ID|register_array[30][4]~regout\) # ((!\DF1|q\(28))))) # (!\ID|Mux59~2_combout\ & (((\ID|register_array[22][4]~regout\ & \DF1|q\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux59~2_combout\,
	datab => \ID|register_array[30][4]~regout\,
	datac => \ID|register_array[22][4]~regout\,
	datad => \DF1|q\(28),
	combout => \ID|Mux59~3_combout\);

-- Location: LCCOMB_X16_Y14_N20
\ID|Mux59~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux59~4_combout\ = (\DF1|q\(28) & (((\DF1|q\(29))))) # (!\DF1|q\(28) & ((\DF1|q\(29) & ((\ID|register_array[24][4]~regout\))) # (!\DF1|q\(29) & (\ID|register_array[16][4]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[16][4]~regout\,
	datab => \DF1|q\(28),
	datac => \ID|register_array[24][4]~regout\,
	datad => \DF1|q\(29),
	combout => \ID|Mux59~4_combout\);

-- Location: LCCOMB_X16_Y13_N16
\ID|Mux59~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux59~5_combout\ = (\ID|Mux59~4_combout\ & ((\ID|register_array[28][4]~regout\) # ((!\DF1|q\(28))))) # (!\ID|Mux59~4_combout\ & (((\ID|register_array[20][4]~regout\ & \DF1|q\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[28][4]~regout\,
	datab => \ID|Mux59~4_combout\,
	datac => \ID|register_array[20][4]~regout\,
	datad => \DF1|q\(28),
	combout => \ID|Mux59~5_combout\);

-- Location: LCCOMB_X24_Y9_N20
\ID|Mux59~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux59~6_combout\ = (\DF1|q\(27) & ((\ID|Mux59~3_combout\) # ((\DF1|q\(26))))) # (!\DF1|q\(27) & (((!\DF1|q\(26) & \ID|Mux59~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux59~3_combout\,
	datab => \DF1|q\(27),
	datac => \DF1|q\(26),
	datad => \ID|Mux59~5_combout\,
	combout => \ID|Mux59~6_combout\);

-- Location: LCCOMB_X19_Y10_N16
\ID|Mux59~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux59~10_combout\ = (\DF1|q\(27) & (((\ID|register_array[10][4]~regout\) # (\DF1|q\(26))))) # (!\DF1|q\(27) & (\ID|register_array[8][4]~regout\ & ((!\DF1|q\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(27),
	datab => \ID|register_array[8][4]~regout\,
	datac => \ID|register_array[10][4]~regout\,
	datad => \DF1|q\(26),
	combout => \ID|Mux59~10_combout\);

-- Location: LCCOMB_X22_Y8_N16
\ID|Mux59~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux59~12_combout\ = (\DF1|q\(27) & (((\DF1|q\(26))))) # (!\DF1|q\(27) & ((\DF1|q\(26) & ((\ID|register_array[5][4]~regout\))) # (!\DF1|q\(26) & (\ID|register_array[4][4]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(27),
	datab => \ID|register_array[4][4]~regout\,
	datac => \ID|register_array[5][4]~regout\,
	datad => \DF1|q\(26),
	combout => \ID|Mux59~12_combout\);

-- Location: LCCOMB_X25_Y8_N10
\ID|Mux59~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux59~13_combout\ = (\ID|Mux59~12_combout\ & (((\ID|register_array[7][4]~regout\) # (!\DF1|q\(27))))) # (!\ID|Mux59~12_combout\ & (\ID|register_array[6][4]~regout\ & ((\DF1|q\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux59~12_combout\,
	datab => \ID|register_array[6][4]~regout\,
	datac => \ID|register_array[7][4]~regout\,
	datad => \DF1|q\(27),
	combout => \ID|Mux59~13_combout\);

-- Location: LCCOMB_X22_Y9_N24
\ID|Mux59~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux59~14_combout\ = (\DF1|q\(26) & ((\DF1|q\(27) & ((\ID|register_array[3][4]~regout\))) # (!\DF1|q\(27) & (\ID|register_array[1][4]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(26),
	datab => \ID|register_array[1][4]~regout\,
	datac => \ID|register_array[3][4]~regout\,
	datad => \DF1|q\(27),
	combout => \ID|Mux59~14_combout\);

-- Location: LCCOMB_X22_Y9_N30
\ID|Mux59~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux59~15_combout\ = (\ID|Mux59~14_combout\) # ((\DF1|q\(27) & (\ID|register_array[2][4]~regout\ & !\DF1|q\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux59~14_combout\,
	datab => \DF1|q\(27),
	datac => \ID|register_array[2][4]~regout\,
	datad => \DF1|q\(26),
	combout => \ID|Mux59~15_combout\);

-- Location: LCCOMB_X22_Y9_N16
\ID|Mux59~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux59~16_combout\ = (\DF1|q\(29) & (((\DF1|q\(28))))) # (!\DF1|q\(29) & ((\DF1|q\(28) & ((\ID|Mux59~13_combout\))) # (!\DF1|q\(28) & (\ID|Mux59~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(29),
	datab => \ID|Mux59~15_combout\,
	datac => \ID|Mux59~13_combout\,
	datad => \DF1|q\(28),
	combout => \ID|Mux59~16_combout\);

-- Location: LCCOMB_X18_Y13_N0
\ID|Mux58~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux58~0_combout\ = (\DF1|q\(29) & (((\ID|register_array[25][5]~regout\) # (\DF1|q\(28))))) # (!\DF1|q\(29) & (\ID|register_array[17][5]~regout\ & ((!\DF1|q\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[17][5]~regout\,
	datab => \DF1|q\(29),
	datac => \ID|register_array[25][5]~regout\,
	datad => \DF1|q\(28),
	combout => \ID|Mux58~0_combout\);

-- Location: LCCOMB_X18_Y17_N8
\ID|Mux58~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux58~2_combout\ = (\DF1|q\(29) & (\DF1|q\(28))) # (!\DF1|q\(29) & ((\DF1|q\(28) & (\ID|register_array[22][5]~regout\)) # (!\DF1|q\(28) & ((\ID|register_array[18][5]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(29),
	datab => \DF1|q\(28),
	datac => \ID|register_array[22][5]~regout\,
	datad => \ID|register_array[18][5]~regout\,
	combout => \ID|Mux58~2_combout\);

-- Location: LCCOMB_X21_Y13_N4
\ID|Mux58~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux58~3_combout\ = (\ID|Mux58~2_combout\ & (((\ID|register_array[30][5]~regout\) # (!\DF1|q\(29))))) # (!\ID|Mux58~2_combout\ & (\ID|register_array[26][5]~regout\ & ((\DF1|q\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux58~2_combout\,
	datab => \ID|register_array[26][5]~regout\,
	datac => \ID|register_array[30][5]~regout\,
	datad => \DF1|q\(29),
	combout => \ID|Mux58~3_combout\);

-- Location: LCCOMB_X15_Y16_N2
\ID|Mux58~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux58~4_combout\ = (\DF1|q\(28) & (((\ID|register_array[20][5]~regout\) # (\DF1|q\(29))))) # (!\DF1|q\(28) & (\ID|register_array[16][5]~regout\ & ((!\DF1|q\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[16][5]~regout\,
	datab => \DF1|q\(28),
	datac => \ID|register_array[20][5]~regout\,
	datad => \DF1|q\(29),
	combout => \ID|Mux58~4_combout\);

-- Location: LCCOMB_X15_Y13_N12
\ID|Mux58~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux58~5_combout\ = (\ID|Mux58~4_combout\ & ((\ID|register_array[28][5]~regout\) # ((!\DF1|q\(29))))) # (!\ID|Mux58~4_combout\ & (((\ID|register_array[24][5]~regout\ & \DF1|q\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[28][5]~regout\,
	datab => \ID|Mux58~4_combout\,
	datac => \ID|register_array[24][5]~regout\,
	datad => \DF1|q\(29),
	combout => \ID|Mux58~5_combout\);

-- Location: LCCOMB_X22_Y9_N6
\ID|Mux58~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux58~6_combout\ = (\DF1|q\(26) & (((\DF1|q\(27))))) # (!\DF1|q\(26) & ((\DF1|q\(27) & (\ID|Mux58~3_combout\)) # (!\DF1|q\(27) & ((\ID|Mux58~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(26),
	datab => \ID|Mux58~3_combout\,
	datac => \ID|Mux58~5_combout\,
	datad => \DF1|q\(27),
	combout => \ID|Mux58~6_combout\);

-- Location: LCCOMB_X26_Y14_N16
\ID|Mux58~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux58~7_combout\ = (\DF1|q\(28) & (\DF1|q\(29))) # (!\DF1|q\(28) & ((\DF1|q\(29) & (\ID|register_array[27][5]~regout\)) # (!\DF1|q\(29) & ((\ID|register_array[19][5]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(28),
	datab => \DF1|q\(29),
	datac => \ID|register_array[27][5]~regout\,
	datad => \ID|register_array[19][5]~regout\,
	combout => \ID|Mux58~7_combout\);

-- Location: LCCOMB_X22_Y8_N20
\ID|Mux58~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux58~10_combout\ = (\DF1|q\(27) & (((\DF1|q\(26))))) # (!\DF1|q\(27) & ((\DF1|q\(26) & ((\ID|register_array[5][5]~regout\))) # (!\DF1|q\(26) & (\ID|register_array[4][5]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(27),
	datab => \ID|register_array[4][5]~regout\,
	datac => \ID|register_array[5][5]~regout\,
	datad => \DF1|q\(26),
	combout => \ID|Mux58~10_combout\);

-- Location: LCCOMB_X19_Y10_N12
\ID|Mux58~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux58~12_combout\ = (\DF1|q\(27) & ((\DF1|q\(26)) # ((\ID|register_array[10][5]~regout\)))) # (!\DF1|q\(27) & (!\DF1|q\(26) & ((\ID|register_array[8][5]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(27),
	datab => \DF1|q\(26),
	datac => \ID|register_array[10][5]~regout\,
	datad => \ID|register_array[8][5]~regout\,
	combout => \ID|Mux58~12_combout\);

-- Location: LCCOMB_X18_Y10_N12
\ID|Mux58~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux58~13_combout\ = (\ID|Mux58~12_combout\ & (((\ID|register_array[11][5]~regout\) # (!\DF1|q\(26))))) # (!\ID|Mux58~12_combout\ & (\ID|register_array[9][5]~regout\ & ((\DF1|q\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[9][5]~regout\,
	datab => \ID|Mux58~12_combout\,
	datac => \ID|register_array[11][5]~regout\,
	datad => \DF1|q\(26),
	combout => \ID|Mux58~13_combout\);

-- Location: LCCOMB_X22_Y9_N2
\ID|Mux58~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux58~14_combout\ = (\DF1|q\(26) & ((\DF1|q\(27) & ((\ID|register_array[3][5]~regout\))) # (!\DF1|q\(27) & (\ID|register_array[1][5]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(26),
	datab => \ID|register_array[1][5]~regout\,
	datac => \ID|register_array[3][5]~regout\,
	datad => \DF1|q\(27),
	combout => \ID|Mux58~14_combout\);

-- Location: LCCOMB_X22_Y9_N10
\ID|Mux58~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux58~15_combout\ = (\ID|Mux58~14_combout\) # ((!\DF1|q\(26) & (\ID|register_array[2][5]~regout\ & \DF1|q\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(26),
	datab => \ID|Mux58~14_combout\,
	datac => \ID|register_array[2][5]~regout\,
	datad => \DF1|q\(27),
	combout => \ID|Mux58~15_combout\);

-- Location: LCCOMB_X22_Y9_N12
\ID|Mux58~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux58~16_combout\ = (\DF1|q\(29) & ((\DF1|q\(28)) # ((\ID|Mux58~13_combout\)))) # (!\DF1|q\(29) & (!\DF1|q\(28) & ((\ID|Mux58~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(29),
	datab => \DF1|q\(28),
	datac => \ID|Mux58~13_combout\,
	datad => \ID|Mux58~15_combout\,
	combout => \ID|Mux58~16_combout\);

-- Location: LCCOMB_X20_Y8_N4
\ID|Mux58~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux58~17_combout\ = (\DF1|q\(27) & (((\DF1|q\(26))))) # (!\DF1|q\(27) & ((\DF1|q\(26) & ((\ID|register_array[13][5]~regout\))) # (!\DF1|q\(26) & (\ID|register_array[12][5]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[12][5]~regout\,
	datab => \DF1|q\(27),
	datac => \ID|register_array[13][5]~regout\,
	datad => \DF1|q\(26),
	combout => \ID|Mux58~17_combout\);

-- Location: LCCOMB_X19_Y15_N10
\ID|Mux57~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux57~0_combout\ = (\DF1|q\(28) & (((\ID|register_array[21][6]~regout\) # (\DF1|q\(29))))) # (!\DF1|q\(28) & (\ID|register_array[17][6]~regout\ & ((!\DF1|q\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[17][6]~regout\,
	datab => \DF1|q\(28),
	datac => \ID|register_array[21][6]~regout\,
	datad => \DF1|q\(29),
	combout => \ID|Mux57~0_combout\);

-- Location: LCCOMB_X20_Y15_N8
\ID|Mux57~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux57~1_combout\ = (\ID|Mux57~0_combout\ & ((\ID|register_array[29][6]~regout\) # ((!\DF1|q\(29))))) # (!\ID|Mux57~0_combout\ & (((\ID|register_array[25][6]~regout\ & \DF1|q\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux57~0_combout\,
	datab => \ID|register_array[29][6]~regout\,
	datac => \ID|register_array[25][6]~regout\,
	datad => \DF1|q\(29),
	combout => \ID|Mux57~1_combout\);

-- Location: LCCOMB_X15_Y9_N8
\ID|Mux57~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux57~2_combout\ = (\DF1|q\(29) & (((\ID|register_array[26][6]~regout\) # (\DF1|q\(28))))) # (!\DF1|q\(29) & (\ID|register_array[18][6]~regout\ & ((!\DF1|q\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[18][6]~regout\,
	datab => \DF1|q\(29),
	datac => \ID|register_array[26][6]~regout\,
	datad => \DF1|q\(28),
	combout => \ID|Mux57~2_combout\);

-- Location: LCCOMB_X15_Y9_N26
\ID|Mux57~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux57~3_combout\ = (\ID|Mux57~2_combout\ & (((\ID|register_array[30][6]~regout\) # (!\DF1|q\(28))))) # (!\ID|Mux57~2_combout\ & (\ID|register_array[22][6]~regout\ & ((\DF1|q\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[22][6]~regout\,
	datab => \ID|Mux57~2_combout\,
	datac => \ID|register_array[30][6]~regout\,
	datad => \DF1|q\(28),
	combout => \ID|Mux57~3_combout\);

-- Location: LCCOMB_X16_Y14_N16
\ID|Mux57~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux57~4_combout\ = (\DF1|q\(29) & (((\ID|register_array[24][6]~regout\) # (\DF1|q\(28))))) # (!\DF1|q\(29) & (\ID|register_array[16][6]~regout\ & ((!\DF1|q\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(29),
	datab => \ID|register_array[16][6]~regout\,
	datac => \ID|register_array[24][6]~regout\,
	datad => \DF1|q\(28),
	combout => \ID|Mux57~4_combout\);

-- Location: LCCOMB_X15_Y14_N26
\ID|Mux57~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux57~5_combout\ = (\ID|Mux57~4_combout\ & (((\ID|register_array[28][6]~regout\)) # (!\DF1|q\(28)))) # (!\ID|Mux57~4_combout\ & (\DF1|q\(28) & ((\ID|register_array[20][6]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux57~4_combout\,
	datab => \DF1|q\(28),
	datac => \ID|register_array[28][6]~regout\,
	datad => \ID|register_array[20][6]~regout\,
	combout => \ID|Mux57~5_combout\);

-- Location: LCCOMB_X21_Y9_N26
\ID|Mux57~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux57~6_combout\ = (\DF1|q\(27) & ((\DF1|q\(26)) # ((\ID|Mux57~3_combout\)))) # (!\DF1|q\(27) & (!\DF1|q\(26) & (\ID|Mux57~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(27),
	datab => \DF1|q\(26),
	datac => \ID|Mux57~5_combout\,
	datad => \ID|Mux57~3_combout\,
	combout => \ID|Mux57~6_combout\);

-- Location: LCCOMB_X22_Y14_N8
\ID|Mux57~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux57~7_combout\ = (\DF1|q\(29) & (\DF1|q\(28))) # (!\DF1|q\(29) & ((\DF1|q\(28) & (\ID|register_array[23][6]~regout\)) # (!\DF1|q\(28) & ((\ID|register_array[19][6]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(29),
	datab => \DF1|q\(28),
	datac => \ID|register_array[23][6]~regout\,
	datad => \ID|register_array[19][6]~regout\,
	combout => \ID|Mux57~7_combout\);

-- Location: LCCOMB_X24_Y14_N14
\ID|Mux57~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux57~8_combout\ = (\ID|Mux57~7_combout\ & (((\ID|register_array[31][6]~regout\) # (!\DF1|q\(29))))) # (!\ID|Mux57~7_combout\ & (\ID|register_array[27][6]~regout\ & ((\DF1|q\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux57~7_combout\,
	datab => \ID|register_array[27][6]~regout\,
	datac => \ID|register_array[31][6]~regout\,
	datad => \DF1|q\(29),
	combout => \ID|Mux57~8_combout\);

-- Location: LCCOMB_X21_Y9_N12
\ID|Mux57~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux57~9_combout\ = (\ID|Mux57~6_combout\ & (((\ID|Mux57~8_combout\) # (!\DF1|q\(26))))) # (!\ID|Mux57~6_combout\ & (\ID|Mux57~1_combout\ & (\DF1|q\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux57~6_combout\,
	datab => \ID|Mux57~1_combout\,
	datac => \DF1|q\(26),
	datad => \ID|Mux57~8_combout\,
	combout => \ID|Mux57~9_combout\);

-- Location: LCCOMB_X22_Y8_N24
\ID|Mux57~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux57~12_combout\ = (\DF1|q\(27) & (((\DF1|q\(26))))) # (!\DF1|q\(27) & ((\DF1|q\(26) & ((\ID|register_array[5][6]~regout\))) # (!\DF1|q\(26) & (\ID|register_array[4][6]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(27),
	datab => \ID|register_array[4][6]~regout\,
	datac => \ID|register_array[5][6]~regout\,
	datad => \DF1|q\(26),
	combout => \ID|Mux57~12_combout\);

-- Location: LCCOMB_X26_Y10_N22
\ID|Mux57~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux57~13_combout\ = (\ID|Mux57~12_combout\ & (((\ID|register_array[7][6]~regout\) # (!\DF1|q\(27))))) # (!\ID|Mux57~12_combout\ & (\ID|register_array[6][6]~regout\ & ((\DF1|q\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[6][6]~regout\,
	datab => \ID|Mux57~12_combout\,
	datac => \ID|register_array[7][6]~regout\,
	datad => \DF1|q\(27),
	combout => \ID|Mux57~13_combout\);

-- Location: LCCOMB_X24_Y9_N8
\ID|Mux57~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux57~14_combout\ = (\DF1|q\(26) & ((\DF1|q\(27) & (\ID|register_array[3][6]~regout\)) # (!\DF1|q\(27) & ((\ID|register_array[1][6]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(26),
	datab => \DF1|q\(27),
	datac => \ID|register_array[3][6]~regout\,
	datad => \ID|register_array[1][6]~regout\,
	combout => \ID|Mux57~14_combout\);

-- Location: LCCOMB_X24_Y9_N24
\ID|Mux57~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux57~15_combout\ = (\ID|Mux57~14_combout\) # ((!\DF1|q\(26) & (\DF1|q\(27) & \ID|register_array[2][6]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(26),
	datab => \ID|Mux57~14_combout\,
	datac => \DF1|q\(27),
	datad => \ID|register_array[2][6]~regout\,
	combout => \ID|Mux57~15_combout\);

-- Location: LCCOMB_X21_Y9_N6
\ID|Mux57~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux57~16_combout\ = (\DF1|q\(28) & (((\ID|Mux57~13_combout\) # (\DF1|q\(29))))) # (!\DF1|q\(28) & (\ID|Mux57~15_combout\ & ((!\DF1|q\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux57~15_combout\,
	datab => \ID|Mux57~13_combout\,
	datac => \DF1|q\(28),
	datad => \DF1|q\(29),
	combout => \ID|Mux57~16_combout\);

-- Location: LCCOMB_X20_Y8_N0
\ID|Mux57~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux57~17_combout\ = (\DF1|q\(27) & (((\DF1|q\(26))))) # (!\DF1|q\(27) & ((\DF1|q\(26) & ((\ID|register_array[13][6]~regout\))) # (!\DF1|q\(26) & (\ID|register_array[12][6]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[12][6]~regout\,
	datab => \DF1|q\(27),
	datac => \ID|register_array[13][6]~regout\,
	datad => \DF1|q\(26),
	combout => \ID|Mux57~17_combout\);

-- Location: LCCOMB_X22_Y16_N16
\ID|Mux56~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux56~2_combout\ = (\DF1|q\(29) & (((\DF1|q\(28))))) # (!\DF1|q\(29) & ((\DF1|q\(28) & (\ID|register_array[22][7]~regout\)) # (!\DF1|q\(28) & ((\ID|register_array[18][7]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(29),
	datab => \ID|register_array[22][7]~regout\,
	datac => \DF1|q\(28),
	datad => \ID|register_array[18][7]~regout\,
	combout => \ID|Mux56~2_combout\);

-- Location: LCCOMB_X21_Y13_N24
\ID|Mux56~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux56~3_combout\ = (\DF1|q\(29) & ((\ID|Mux56~2_combout\ & (\ID|register_array[30][7]~regout\)) # (!\ID|Mux56~2_combout\ & ((\ID|register_array[26][7]~regout\))))) # (!\DF1|q\(29) & (\ID|Mux56~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(29),
	datab => \ID|Mux56~2_combout\,
	datac => \ID|register_array[30][7]~regout\,
	datad => \ID|register_array[26][7]~regout\,
	combout => \ID|Mux56~3_combout\);

-- Location: LCCOMB_X26_Y14_N28
\ID|Mux56~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux56~7_combout\ = (\DF1|q\(29) & (((\ID|register_array[27][7]~regout\) # (\DF1|q\(28))))) # (!\DF1|q\(29) & (\ID|register_array[19][7]~regout\ & ((!\DF1|q\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[19][7]~regout\,
	datab => \DF1|q\(29),
	datac => \ID|register_array[27][7]~regout\,
	datad => \DF1|q\(28),
	combout => \ID|Mux56~7_combout\);

-- Location: LCCOMB_X26_Y14_N30
\ID|Mux56~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux56~8_combout\ = (\DF1|q\(28) & ((\ID|Mux56~7_combout\ & ((\ID|register_array[31][7]~regout\))) # (!\ID|Mux56~7_combout\ & (\ID|register_array[23][7]~regout\)))) # (!\DF1|q\(28) & (((\ID|Mux56~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(28),
	datab => \ID|register_array[23][7]~regout\,
	datac => \ID|register_array[31][7]~regout\,
	datad => \ID|Mux56~7_combout\,
	combout => \ID|Mux56~8_combout\);

-- Location: LCCOMB_X23_Y10_N0
\ID|Mux56~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux56~10_combout\ = (\DF1|q\(26) & ((\DF1|q\(27)) # ((\ID|register_array[5][7]~regout\)))) # (!\DF1|q\(26) & (!\DF1|q\(27) & ((\ID|register_array[4][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(26),
	datab => \DF1|q\(27),
	datac => \ID|register_array[5][7]~regout\,
	datad => \ID|register_array[4][7]~regout\,
	combout => \ID|Mux56~10_combout\);

-- Location: LCCOMB_X23_Y8_N16
\ID|Mux56~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux56~11_combout\ = (\ID|Mux56~10_combout\ & ((\ID|register_array[7][7]~regout\) # ((!\DF1|q\(27))))) # (!\ID|Mux56~10_combout\ & (((\ID|register_array[6][7]~regout\ & \DF1|q\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux56~10_combout\,
	datab => \ID|register_array[7][7]~regout\,
	datac => \ID|register_array[6][7]~regout\,
	datad => \DF1|q\(27),
	combout => \ID|Mux56~11_combout\);

-- Location: LCCOMB_X15_Y11_N24
\ID|Mux56~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux56~12_combout\ = (\DF1|q\(27) & (((\ID|register_array[10][7]~regout\) # (\DF1|q\(26))))) # (!\DF1|q\(27) & (\ID|register_array[8][7]~regout\ & ((!\DF1|q\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(27),
	datab => \ID|register_array[8][7]~regout\,
	datac => \ID|register_array[10][7]~regout\,
	datad => \DF1|q\(26),
	combout => \ID|Mux56~12_combout\);

-- Location: LCCOMB_X18_Y11_N26
\ID|Mux56~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux56~13_combout\ = (\ID|Mux56~12_combout\ & (((\ID|register_array[11][7]~regout\) # (!\DF1|q\(26))))) # (!\ID|Mux56~12_combout\ & (\ID|register_array[9][7]~regout\ & ((\DF1|q\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[9][7]~regout\,
	datab => \ID|Mux56~12_combout\,
	datac => \ID|register_array[11][7]~regout\,
	datad => \DF1|q\(26),
	combout => \ID|Mux56~13_combout\);

-- Location: LCCOMB_X23_Y11_N26
\ID|Mux56~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux56~17_combout\ = (\DF1|q\(27) & (((\DF1|q\(26))))) # (!\DF1|q\(27) & ((\DF1|q\(26) & ((\ID|register_array[13][7]~regout\))) # (!\DF1|q\(26) & (\ID|register_array[12][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(27),
	datab => \ID|register_array[12][7]~regout\,
	datac => \ID|register_array[13][7]~regout\,
	datad => \DF1|q\(26),
	combout => \ID|Mux56~17_combout\);

-- Location: LCCOMB_X19_Y15_N12
\ID|Mux55~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux55~0_combout\ = (\DF1|q\(28) & (((\ID|register_array[21][8]~regout\) # (\DF1|q\(29))))) # (!\DF1|q\(28) & (\ID|register_array[17][8]~regout\ & ((!\DF1|q\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[17][8]~regout\,
	datab => \DF1|q\(28),
	datac => \ID|register_array[21][8]~regout\,
	datad => \DF1|q\(29),
	combout => \ID|Mux55~0_combout\);

-- Location: LCCOMB_X20_Y15_N4
\ID|Mux55~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux55~1_combout\ = (\ID|Mux55~0_combout\ & ((\ID|register_array[29][8]~regout\) # ((!\DF1|q\(29))))) # (!\ID|Mux55~0_combout\ & (((\ID|register_array[25][8]~regout\ & \DF1|q\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux55~0_combout\,
	datab => \ID|register_array[29][8]~regout\,
	datac => \ID|register_array[25][8]~regout\,
	datad => \DF1|q\(29),
	combout => \ID|Mux55~1_combout\);

-- Location: LCCOMB_X16_Y14_N4
\ID|Mux55~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux55~4_combout\ = (\DF1|q\(29) & (((\ID|register_array[24][8]~regout\) # (\DF1|q\(28))))) # (!\DF1|q\(29) & (\ID|register_array[16][8]~regout\ & ((!\DF1|q\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(29),
	datab => \ID|register_array[16][8]~regout\,
	datac => \ID|register_array[24][8]~regout\,
	datad => \DF1|q\(28),
	combout => \ID|Mux55~4_combout\);

-- Location: LCCOMB_X20_Y17_N10
\ID|Mux55~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux55~5_combout\ = (\DF1|q\(28) & ((\ID|Mux55~4_combout\ & ((\ID|register_array[28][8]~regout\))) # (!\ID|Mux55~4_combout\ & (\ID|register_array[20][8]~regout\)))) # (!\DF1|q\(28) & (((\ID|Mux55~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(28),
	datab => \ID|register_array[20][8]~regout\,
	datac => \ID|register_array[28][8]~regout\,
	datad => \ID|Mux55~4_combout\,
	combout => \ID|Mux55~5_combout\);

-- Location: LCCOMB_X15_Y11_N28
\ID|Mux55~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux55~10_combout\ = (\DF1|q\(27) & (((\ID|register_array[10][8]~regout\) # (\DF1|q\(26))))) # (!\DF1|q\(27) & (\ID|register_array[8][8]~regout\ & ((!\DF1|q\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(27),
	datab => \ID|register_array[8][8]~regout\,
	datac => \ID|register_array[10][8]~regout\,
	datad => \DF1|q\(26),
	combout => \ID|Mux55~10_combout\);

-- Location: LCCOMB_X18_Y11_N12
\ID|Mux55~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux55~11_combout\ = (\ID|Mux55~10_combout\ & ((\ID|register_array[11][8]~regout\) # ((!\DF1|q\(26))))) # (!\ID|Mux55~10_combout\ & (((\ID|register_array[9][8]~regout\ & \DF1|q\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux55~10_combout\,
	datab => \ID|register_array[11][8]~regout\,
	datac => \ID|register_array[9][8]~regout\,
	datad => \DF1|q\(26),
	combout => \ID|Mux55~11_combout\);

-- Location: LCCOMB_X23_Y10_N28
\ID|Mux55~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux55~12_combout\ = (\DF1|q\(27) & (((\DF1|q\(26))))) # (!\DF1|q\(27) & ((\DF1|q\(26) & ((\ID|register_array[5][8]~regout\))) # (!\DF1|q\(26) & (\ID|register_array[4][8]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[4][8]~regout\,
	datab => \DF1|q\(27),
	datac => \ID|register_array[5][8]~regout\,
	datad => \DF1|q\(26),
	combout => \ID|Mux55~12_combout\);

-- Location: LCCOMB_X24_Y10_N0
\ID|Mux55~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux55~13_combout\ = (\ID|Mux55~12_combout\ & ((\ID|register_array[7][8]~regout\) # ((!\DF1|q\(27))))) # (!\ID|Mux55~12_combout\ & (((\ID|register_array[6][8]~regout\ & \DF1|q\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[7][8]~regout\,
	datab => \ID|Mux55~12_combout\,
	datac => \ID|register_array[6][8]~regout\,
	datad => \DF1|q\(27),
	combout => \ID|Mux55~13_combout\);

-- Location: LCCOMB_X25_Y11_N16
\ID|Mux55~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux55~14_combout\ = (\DF1|q\(26) & ((\DF1|q\(27) & ((\ID|register_array[3][8]~regout\))) # (!\DF1|q\(27) & (\ID|register_array[1][8]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(27),
	datab => \ID|register_array[1][8]~regout\,
	datac => \ID|register_array[3][8]~regout\,
	datad => \DF1|q\(26),
	combout => \ID|Mux55~14_combout\);

-- Location: LCCOMB_X25_Y11_N26
\ID|Mux55~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux55~15_combout\ = (\ID|Mux55~14_combout\) # ((\DF1|q\(27) & (\ID|register_array[2][8]~regout\ & !\DF1|q\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux55~14_combout\,
	datab => \DF1|q\(27),
	datac => \ID|register_array[2][8]~regout\,
	datad => \DF1|q\(26),
	combout => \ID|Mux55~15_combout\);

-- Location: LCCOMB_X25_Y11_N4
\ID|Mux55~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux55~16_combout\ = (\DF1|q\(29) & (((\DF1|q\(28))))) # (!\DF1|q\(29) & ((\DF1|q\(28) & ((\ID|Mux55~13_combout\))) # (!\DF1|q\(28) & (\ID|Mux55~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(29),
	datab => \ID|Mux55~15_combout\,
	datac => \ID|Mux55~13_combout\,
	datad => \DF1|q\(28),
	combout => \ID|Mux55~16_combout\);

-- Location: LCCOMB_X25_Y11_N10
\ID|Mux55~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux55~17_combout\ = (\DF1|q\(27) & (((\DF1|q\(26))))) # (!\DF1|q\(27) & ((\DF1|q\(26) & ((\ID|register_array[13][8]~regout\))) # (!\DF1|q\(26) & (\ID|register_array[12][8]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[12][8]~regout\,
	datab => \DF1|q\(27),
	datac => \ID|register_array[13][8]~regout\,
	datad => \DF1|q\(26),
	combout => \ID|Mux55~17_combout\);

-- Location: LCCOMB_X25_Y11_N6
\ID|Mux55~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux55~18_combout\ = (\ID|Mux55~17_combout\ & ((\ID|register_array[15][8]~regout\) # ((!\DF1|q\(27))))) # (!\ID|Mux55~17_combout\ & (((\DF1|q\(27) & \ID|register_array[14][8]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux55~17_combout\,
	datab => \ID|register_array[15][8]~regout\,
	datac => \DF1|q\(27),
	datad => \ID|register_array[14][8]~regout\,
	combout => \ID|Mux55~18_combout\);

-- Location: LCCOMB_X25_Y11_N8
\ID|Mux55~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux55~19_combout\ = (\ID|Mux55~16_combout\ & ((\ID|Mux55~18_combout\) # ((!\DF1|q\(29))))) # (!\ID|Mux55~16_combout\ & (((\ID|Mux55~11_combout\ & \DF1|q\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux55~18_combout\,
	datab => \ID|Mux55~16_combout\,
	datac => \ID|Mux55~11_combout\,
	datad => \DF1|q\(29),
	combout => \ID|Mux55~19_combout\);

-- Location: LCCOMB_X19_Y18_N18
\ID|Mux54~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux54~0_combout\ = (\DF1|q\(29) & (((\ID|register_array[25][9]~regout\) # (\DF1|q\(28))))) # (!\DF1|q\(29) & (\ID|register_array[17][9]~regout\ & ((!\DF1|q\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(29),
	datab => \ID|register_array[17][9]~regout\,
	datac => \ID|register_array[25][9]~regout\,
	datad => \DF1|q\(28),
	combout => \ID|Mux54~0_combout\);

-- Location: LCCOMB_X18_Y14_N20
\ID|Mux54~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux54~1_combout\ = (\DF1|q\(28) & ((\ID|Mux54~0_combout\ & (\ID|register_array[29][9]~regout\)) # (!\ID|Mux54~0_combout\ & ((\ID|register_array[21][9]~regout\))))) # (!\DF1|q\(28) & (\ID|Mux54~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(28),
	datab => \ID|Mux54~0_combout\,
	datac => \ID|register_array[29][9]~regout\,
	datad => \ID|register_array[21][9]~regout\,
	combout => \ID|Mux54~1_combout\);

-- Location: LCCOMB_X18_Y17_N26
\ID|Mux54~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux54~2_combout\ = (\DF1|q\(29) & (\DF1|q\(28))) # (!\DF1|q\(29) & ((\DF1|q\(28) & (\ID|register_array[22][9]~regout\)) # (!\DF1|q\(28) & ((\ID|register_array[18][9]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(29),
	datab => \DF1|q\(28),
	datac => \ID|register_array[22][9]~regout\,
	datad => \ID|register_array[18][9]~regout\,
	combout => \ID|Mux54~2_combout\);

-- Location: LCCOMB_X15_Y16_N28
\ID|Mux54~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux54~4_combout\ = (\DF1|q\(28) & (((\ID|register_array[20][9]~regout\) # (\DF1|q\(29))))) # (!\DF1|q\(28) & (\ID|register_array[16][9]~regout\ & ((!\DF1|q\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[16][9]~regout\,
	datab => \DF1|q\(28),
	datac => \ID|register_array[20][9]~regout\,
	datad => \DF1|q\(29),
	combout => \ID|Mux54~4_combout\);

-- Location: LCCOMB_X15_Y16_N14
\ID|Mux54~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux54~5_combout\ = (\ID|Mux54~4_combout\ & (((\ID|register_array[28][9]~regout\) # (!\DF1|q\(29))))) # (!\ID|Mux54~4_combout\ & (\ID|register_array[24][9]~regout\ & ((\DF1|q\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[24][9]~regout\,
	datab => \ID|Mux54~4_combout\,
	datac => \ID|register_array[28][9]~regout\,
	datad => \DF1|q\(29),
	combout => \ID|Mux54~5_combout\);

-- Location: LCCOMB_X23_Y10_N16
\ID|Mux54~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux54~10_combout\ = (\DF1|q\(27) & (((\DF1|q\(26))))) # (!\DF1|q\(27) & ((\DF1|q\(26) & ((\ID|register_array[5][9]~regout\))) # (!\DF1|q\(26) & (\ID|register_array[4][9]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[4][9]~regout\,
	datab => \DF1|q\(27),
	datac => \ID|register_array[5][9]~regout\,
	datad => \DF1|q\(26),
	combout => \ID|Mux54~10_combout\);

-- Location: LCCOMB_X15_Y11_N8
\ID|Mux54~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux54~12_combout\ = (\DF1|q\(27) & (((\ID|register_array[10][9]~regout\) # (\DF1|q\(26))))) # (!\DF1|q\(27) & (\ID|register_array[8][9]~regout\ & ((!\DF1|q\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(27),
	datab => \ID|register_array[8][9]~regout\,
	datac => \ID|register_array[10][9]~regout\,
	datad => \DF1|q\(26),
	combout => \ID|Mux54~12_combout\);

-- Location: LCCOMB_X18_Y11_N8
\ID|Mux54~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux54~13_combout\ = (\ID|Mux54~12_combout\ & ((\ID|register_array[11][9]~regout\) # ((!\DF1|q\(26))))) # (!\ID|Mux54~12_combout\ & (((\ID|register_array[9][9]~regout\ & \DF1|q\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[11][9]~regout\,
	datab => \ID|Mux54~12_combout\,
	datac => \ID|register_array[9][9]~regout\,
	datad => \DF1|q\(26),
	combout => \ID|Mux54~13_combout\);

-- Location: LCCOMB_X25_Y11_N28
\ID|Mux54~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux54~14_combout\ = (\DF1|q\(26) & ((\DF1|q\(27) & ((\ID|register_array[3][9]~regout\))) # (!\DF1|q\(27) & (\ID|register_array[1][9]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[1][9]~regout\,
	datab => \DF1|q\(27),
	datac => \ID|register_array[3][9]~regout\,
	datad => \DF1|q\(26),
	combout => \ID|Mux54~14_combout\);

-- Location: LCCOMB_X25_Y11_N2
\ID|Mux54~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux54~15_combout\ = (\ID|Mux54~14_combout\) # ((\ID|register_array[2][9]~regout\ & (\DF1|q\(27) & !\DF1|q\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[2][9]~regout\,
	datab => \ID|Mux54~14_combout\,
	datac => \DF1|q\(27),
	datad => \DF1|q\(26),
	combout => \ID|Mux54~15_combout\);

-- Location: LCCOMB_X25_Y11_N12
\ID|Mux54~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux54~16_combout\ = (\DF1|q\(29) & (((\ID|Mux54~13_combout\) # (\DF1|q\(28))))) # (!\DF1|q\(29) & (\ID|Mux54~15_combout\ & ((!\DF1|q\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(29),
	datab => \ID|Mux54~15_combout\,
	datac => \ID|Mux54~13_combout\,
	datad => \DF1|q\(28),
	combout => \ID|Mux54~16_combout\);

-- Location: LCCOMB_X21_Y16_N16
\ID|Mux53~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux53~2_combout\ = (\DF1|q\(29) & (((\ID|register_array[26][10]~regout\) # (\DF1|q\(28))))) # (!\DF1|q\(29) & (\ID|register_array[18][10]~regout\ & ((!\DF1|q\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(29),
	datab => \ID|register_array[18][10]~regout\,
	datac => \ID|register_array[26][10]~regout\,
	datad => \DF1|q\(28),
	combout => \ID|Mux53~2_combout\);

-- Location: LCCOMB_X20_Y16_N24
\ID|Mux53~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux53~3_combout\ = (\ID|Mux53~2_combout\ & (((\ID|register_array[30][10]~regout\)) # (!\DF1|q\(28)))) # (!\ID|Mux53~2_combout\ & (\DF1|q\(28) & (\ID|register_array[22][10]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux53~2_combout\,
	datab => \DF1|q\(28),
	datac => \ID|register_array[22][10]~regout\,
	datad => \ID|register_array[30][10]~regout\,
	combout => \ID|Mux53~3_combout\);

-- Location: LCCOMB_X16_Y17_N24
\ID|Mux53~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux53~4_combout\ = (\DF1|q\(29) & (((\ID|register_array[24][10]~regout\) # (\DF1|q\(28))))) # (!\DF1|q\(29) & (\ID|register_array[16][10]~regout\ & ((!\DF1|q\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(29),
	datab => \ID|register_array[16][10]~regout\,
	datac => \ID|register_array[24][10]~regout\,
	datad => \DF1|q\(28),
	combout => \ID|Mux53~4_combout\);

-- Location: LCCOMB_X15_Y14_N4
\ID|Mux53~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux53~5_combout\ = (\DF1|q\(28) & ((\ID|Mux53~4_combout\ & ((\ID|register_array[28][10]~regout\))) # (!\ID|Mux53~4_combout\ & (\ID|register_array[20][10]~regout\)))) # (!\DF1|q\(28) & (\ID|Mux53~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(28),
	datab => \ID|Mux53~4_combout\,
	datac => \ID|register_array[20][10]~regout\,
	datad => \ID|register_array[28][10]~regout\,
	combout => \ID|Mux53~5_combout\);

-- Location: LCCOMB_X15_Y14_N12
\ID|Mux53~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux53~6_combout\ = (\DF1|q\(27) & (((\ID|Mux53~3_combout\) # (\DF1|q\(26))))) # (!\DF1|q\(27) & (\ID|Mux53~5_combout\ & ((!\DF1|q\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux53~5_combout\,
	datab => \ID|Mux53~3_combout\,
	datac => \DF1|q\(27),
	datad => \DF1|q\(26),
	combout => \ID|Mux53~6_combout\);

-- Location: LCCOMB_X23_Y10_N20
\ID|Mux53~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux53~12_combout\ = (\DF1|q\(26) & ((\DF1|q\(27)) # ((\ID|register_array[5][10]~regout\)))) # (!\DF1|q\(26) & (!\DF1|q\(27) & ((\ID|register_array[4][10]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(26),
	datab => \DF1|q\(27),
	datac => \ID|register_array[5][10]~regout\,
	datad => \ID|register_array[4][10]~regout\,
	combout => \ID|Mux53~12_combout\);

-- Location: LCCOMB_X23_Y8_N28
\ID|Mux53~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux53~13_combout\ = (\ID|Mux53~12_combout\ & ((\ID|register_array[7][10]~regout\) # ((!\DF1|q\(27))))) # (!\ID|Mux53~12_combout\ & (((\ID|register_array[6][10]~regout\ & \DF1|q\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux53~12_combout\,
	datab => \ID|register_array[7][10]~regout\,
	datac => \ID|register_array[6][10]~regout\,
	datad => \DF1|q\(27),
	combout => \ID|Mux53~13_combout\);

-- Location: LCCOMB_X23_Y11_N20
\ID|Mux53~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux53~14_combout\ = (\DF1|q\(26) & ((\DF1|q\(27) & ((\ID|register_array[3][10]~regout\))) # (!\DF1|q\(27) & (\ID|register_array[1][10]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[1][10]~regout\,
	datab => \DF1|q\(26),
	datac => \ID|register_array[3][10]~regout\,
	datad => \DF1|q\(27),
	combout => \ID|Mux53~14_combout\);

-- Location: LCCOMB_X23_Y7_N12
\ID|Mux53~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux53~15_combout\ = (\ID|Mux53~14_combout\) # ((\DF1|q\(27) & (\ID|register_array[2][10]~regout\ & !\DF1|q\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(27),
	datab => \ID|Mux53~14_combout\,
	datac => \ID|register_array[2][10]~regout\,
	datad => \DF1|q\(26),
	combout => \ID|Mux53~15_combout\);

-- Location: LCCOMB_X23_Y7_N6
\ID|Mux53~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux53~16_combout\ = (\DF1|q\(29) & (((\DF1|q\(28))))) # (!\DF1|q\(29) & ((\DF1|q\(28) & ((\ID|Mux53~13_combout\))) # (!\DF1|q\(28) & (\ID|Mux53~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux53~15_combout\,
	datab => \DF1|q\(29),
	datac => \DF1|q\(28),
	datad => \ID|Mux53~13_combout\,
	combout => \ID|Mux53~16_combout\);

-- Location: LCCOMB_X23_Y11_N30
\ID|Mux53~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux53~17_combout\ = (\DF1|q\(26) & (((\ID|register_array[13][10]~regout\) # (\DF1|q\(27))))) # (!\DF1|q\(26) & (\ID|register_array[12][10]~regout\ & ((!\DF1|q\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[12][10]~regout\,
	datab => \DF1|q\(26),
	datac => \ID|register_array[13][10]~regout\,
	datad => \DF1|q\(27),
	combout => \ID|Mux53~17_combout\);

-- Location: LCCOMB_X19_Y14_N12
\ID|Mux52~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux52~0_combout\ = (\DF1|q\(28) & (((\DF1|q\(29))))) # (!\DF1|q\(28) & ((\DF1|q\(29) & ((\ID|register_array[25][11]~regout\))) # (!\DF1|q\(29) & (\ID|register_array[17][11]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[17][11]~regout\,
	datab => \DF1|q\(28),
	datac => \ID|register_array[25][11]~regout\,
	datad => \DF1|q\(29),
	combout => \ID|Mux52~0_combout\);

-- Location: LCCOMB_X18_Y14_N8
\ID|Mux52~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux52~1_combout\ = (\ID|Mux52~0_combout\ & (((\ID|register_array[29][11]~regout\) # (!\DF1|q\(28))))) # (!\ID|Mux52~0_combout\ & (\ID|register_array[21][11]~regout\ & ((\DF1|q\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux52~0_combout\,
	datab => \ID|register_array[21][11]~regout\,
	datac => \ID|register_array[29][11]~regout\,
	datad => \DF1|q\(28),
	combout => \ID|Mux52~1_combout\);

-- Location: LCCOMB_X18_Y17_N20
\ID|Mux52~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux52~2_combout\ = (\DF1|q\(29) & (\DF1|q\(28))) # (!\DF1|q\(29) & ((\DF1|q\(28) & (\ID|register_array[22][11]~regout\)) # (!\DF1|q\(28) & ((\ID|register_array[18][11]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(29),
	datab => \DF1|q\(28),
	datac => \ID|register_array[22][11]~regout\,
	datad => \ID|register_array[18][11]~regout\,
	combout => \ID|Mux52~2_combout\);

-- Location: LCCOMB_X18_Y16_N0
\ID|Mux52~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux52~3_combout\ = (\ID|Mux52~2_combout\ & ((\ID|register_array[30][11]~regout\) # ((!\DF1|q\(29))))) # (!\ID|Mux52~2_combout\ & (((\ID|register_array[26][11]~regout\ & \DF1|q\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux52~2_combout\,
	datab => \ID|register_array[30][11]~regout\,
	datac => \ID|register_array[26][11]~regout\,
	datad => \DF1|q\(29),
	combout => \ID|Mux52~3_combout\);

-- Location: LCCOMB_X15_Y11_N16
\ID|Mux52~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux52~12_combout\ = (\DF1|q\(27) & (((\ID|register_array[10][11]~regout\) # (\DF1|q\(26))))) # (!\DF1|q\(27) & (\ID|register_array[8][11]~regout\ & ((!\DF1|q\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(27),
	datab => \ID|register_array[8][11]~regout\,
	datac => \ID|register_array[10][11]~regout\,
	datad => \DF1|q\(26),
	combout => \ID|Mux52~12_combout\);

-- Location: LCCOMB_X23_Y11_N8
\ID|Mux52~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux52~14_combout\ = (\DF1|q\(26) & ((\DF1|q\(27) & (\ID|register_array[3][11]~regout\)) # (!\DF1|q\(27) & ((\ID|register_array[1][11]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(27),
	datab => \DF1|q\(26),
	datac => \ID|register_array[3][11]~regout\,
	datad => \ID|register_array[1][11]~regout\,
	combout => \ID|Mux52~14_combout\);

-- Location: LCCOMB_X23_Y11_N18
\ID|Mux52~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux52~15_combout\ = (\ID|Mux52~14_combout\) # ((\ID|register_array[2][11]~regout\ & (\DF1|q\(27) & !\DF1|q\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[2][11]~regout\,
	datab => \DF1|q\(27),
	datac => \ID|Mux52~14_combout\,
	datad => \DF1|q\(26),
	combout => \ID|Mux52~15_combout\);

-- Location: LCCOMB_X19_Y11_N24
\ID|Mux52~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux52~17_combout\ = (\DF1|q\(27) & (((\DF1|q\(26))))) # (!\DF1|q\(27) & ((\DF1|q\(26) & ((\ID|register_array[13][11]~regout\))) # (!\DF1|q\(26) & (\ID|register_array[12][11]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[12][11]~regout\,
	datab => \DF1|q\(27),
	datac => \ID|register_array[13][11]~regout\,
	datad => \DF1|q\(26),
	combout => \ID|Mux52~17_combout\);

-- Location: LCCOMB_X19_Y11_N20
\ID|Mux52~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux52~18_combout\ = (\ID|Mux52~17_combout\ & (((\ID|register_array[15][11]~regout\) # (!\DF1|q\(27))))) # (!\ID|Mux52~17_combout\ & (\ID|register_array[14][11]~regout\ & (\DF1|q\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux52~17_combout\,
	datab => \ID|register_array[14][11]~regout\,
	datac => \DF1|q\(27),
	datad => \ID|register_array[15][11]~regout\,
	combout => \ID|Mux52~18_combout\);

-- Location: LCCOMB_X20_Y13_N26
\ID|Mux51~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux51~0_combout\ = (\DF1|q\(28) & (((\ID|register_array[21][12]~regout\) # (\DF1|q\(29))))) # (!\DF1|q\(28) & (\ID|register_array[17][12]~regout\ & ((!\DF1|q\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(28),
	datab => \ID|register_array[17][12]~regout\,
	datac => \ID|register_array[21][12]~regout\,
	datad => \DF1|q\(29),
	combout => \ID|Mux51~0_combout\);

-- Location: LCCOMB_X19_Y15_N2
\ID|Mux51~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux51~1_combout\ = (\ID|Mux51~0_combout\ & (((\ID|register_array[29][12]~regout\) # (!\DF1|q\(29))))) # (!\ID|Mux51~0_combout\ & (\ID|register_array[25][12]~regout\ & ((\DF1|q\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[25][12]~regout\,
	datab => \ID|Mux51~0_combout\,
	datac => \ID|register_array[29][12]~regout\,
	datad => \DF1|q\(29),
	combout => \ID|Mux51~1_combout\);

-- Location: LCCOMB_X21_Y13_N28
\ID|Mux51~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux51~2_combout\ = (\DF1|q\(28) & (\DF1|q\(29))) # (!\DF1|q\(28) & ((\DF1|q\(29) & (\ID|register_array[26][12]~regout\)) # (!\DF1|q\(29) & ((\ID|register_array[18][12]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(28),
	datab => \DF1|q\(29),
	datac => \ID|register_array[26][12]~regout\,
	datad => \ID|register_array[18][12]~regout\,
	combout => \ID|Mux51~2_combout\);

-- Location: LCCOMB_X16_Y17_N26
\ID|Mux51~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux51~4_combout\ = (\DF1|q\(29) & (((\ID|register_array[24][12]~regout\) # (\DF1|q\(28))))) # (!\DF1|q\(29) & (\ID|register_array[16][12]~regout\ & ((!\DF1|q\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(29),
	datab => \ID|register_array[16][12]~regout\,
	datac => \ID|register_array[24][12]~regout\,
	datad => \DF1|q\(28),
	combout => \ID|Mux51~4_combout\);

-- Location: LCCOMB_X20_Y17_N20
\ID|Mux51~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux51~5_combout\ = (\DF1|q\(28) & ((\ID|Mux51~4_combout\ & ((\ID|register_array[28][12]~regout\))) # (!\ID|Mux51~4_combout\ & (\ID|register_array[20][12]~regout\)))) # (!\DF1|q\(28) & (\ID|Mux51~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(28),
	datab => \ID|Mux51~4_combout\,
	datac => \ID|register_array[20][12]~regout\,
	datad => \ID|register_array[28][12]~regout\,
	combout => \ID|Mux51~5_combout\);

-- Location: LCCOMB_X15_Y11_N12
\ID|Mux51~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux51~10_combout\ = (\DF1|q\(27) & (((\ID|register_array[10][12]~regout\) # (\DF1|q\(26))))) # (!\DF1|q\(27) & (\ID|register_array[8][12]~regout\ & ((!\DF1|q\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(27),
	datab => \ID|register_array[8][12]~regout\,
	datac => \ID|register_array[10][12]~regout\,
	datad => \DF1|q\(26),
	combout => \ID|Mux51~10_combout\);

-- Location: LCCOMB_X18_Y11_N0
\ID|Mux51~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux51~11_combout\ = (\ID|Mux51~10_combout\ & ((\ID|register_array[11][12]~regout\) # ((!\DF1|q\(26))))) # (!\ID|Mux51~10_combout\ & (((\ID|register_array[9][12]~regout\ & \DF1|q\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux51~10_combout\,
	datab => \ID|register_array[11][12]~regout\,
	datac => \ID|register_array[9][12]~regout\,
	datad => \DF1|q\(26),
	combout => \ID|Mux51~11_combout\);

-- Location: LCCOMB_X23_Y10_N4
\ID|Mux51~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux51~12_combout\ = (\DF1|q\(26) & ((\DF1|q\(27)) # ((\ID|register_array[5][12]~regout\)))) # (!\DF1|q\(26) & (!\DF1|q\(27) & ((\ID|register_array[4][12]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(26),
	datab => \DF1|q\(27),
	datac => \ID|register_array[5][12]~regout\,
	datad => \ID|register_array[4][12]~regout\,
	combout => \ID|Mux51~12_combout\);

-- Location: LCCOMB_X23_Y11_N10
\ID|Mux51~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux51~14_combout\ = (\DF1|q\(26) & ((\DF1|q\(27) & ((\ID|register_array[3][12]~regout\))) # (!\DF1|q\(27) & (\ID|register_array[1][12]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(27),
	datab => \ID|register_array[1][12]~regout\,
	datac => \ID|register_array[3][12]~regout\,
	datad => \DF1|q\(26),
	combout => \ID|Mux51~14_combout\);

-- Location: LCCOMB_X18_Y17_N22
\ID|Mux50~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux50~2_combout\ = (\DF1|q\(28) & (((\ID|register_array[22][13]~regout\) # (\DF1|q\(29))))) # (!\DF1|q\(28) & (\ID|register_array[18][13]~regout\ & ((!\DF1|q\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[18][13]~regout\,
	datab => \DF1|q\(28),
	datac => \ID|register_array[22][13]~regout\,
	datad => \DF1|q\(29),
	combout => \ID|Mux50~2_combout\);

-- Location: LCCOMB_X21_Y13_N0
\ID|Mux50~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux50~3_combout\ = (\ID|Mux50~2_combout\ & (((\ID|register_array[30][13]~regout\) # (!\DF1|q\(29))))) # (!\ID|Mux50~2_combout\ & (\ID|register_array[26][13]~regout\ & ((\DF1|q\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[26][13]~regout\,
	datab => \ID|Mux50~2_combout\,
	datac => \ID|register_array[30][13]~regout\,
	datad => \DF1|q\(29),
	combout => \ID|Mux50~3_combout\);

-- Location: LCCOMB_X15_Y16_N10
\ID|Mux50~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux50~4_combout\ = (\DF1|q\(28) & (((\ID|register_array[20][13]~regout\) # (\DF1|q\(29))))) # (!\DF1|q\(28) & (\ID|register_array[16][13]~regout\ & ((!\DF1|q\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(28),
	datab => \ID|register_array[16][13]~regout\,
	datac => \ID|register_array[20][13]~regout\,
	datad => \DF1|q\(29),
	combout => \ID|Mux50~4_combout\);

-- Location: LCCOMB_X21_Y14_N4
\ID|Mux50~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux50~7_combout\ = (\DF1|q\(28) & (((\DF1|q\(29))))) # (!\DF1|q\(28) & ((\DF1|q\(29) & ((\ID|register_array[27][13]~regout\))) # (!\DF1|q\(29) & (\ID|register_array[19][13]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[19][13]~regout\,
	datab => \DF1|q\(28),
	datac => \ID|register_array[27][13]~regout\,
	datad => \DF1|q\(29),
	combout => \ID|Mux50~7_combout\);

-- Location: LCCOMB_X18_Y12_N24
\ID|Mux50~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux50~8_combout\ = (\DF1|q\(28) & ((\ID|Mux50~7_combout\ & ((\ID|register_array[31][13]~regout\))) # (!\ID|Mux50~7_combout\ & (\ID|register_array[23][13]~regout\)))) # (!\DF1|q\(28) & (\ID|Mux50~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(28),
	datab => \ID|Mux50~7_combout\,
	datac => \ID|register_array[23][13]~regout\,
	datad => \ID|register_array[31][13]~regout\,
	combout => \ID|Mux50~8_combout\);

-- Location: LCCOMB_X23_Y10_N24
\ID|Mux50~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux50~10_combout\ = (\DF1|q\(26) & ((\DF1|q\(27)) # ((\ID|register_array[5][13]~regout\)))) # (!\DF1|q\(26) & (!\DF1|q\(27) & ((\ID|register_array[4][13]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(26),
	datab => \DF1|q\(27),
	datac => \ID|register_array[5][13]~regout\,
	datad => \ID|register_array[4][13]~regout\,
	combout => \ID|Mux50~10_combout\);

-- Location: LCCOMB_X22_Y10_N26
\ID|Mux50~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux50~11_combout\ = (\DF1|q\(27) & ((\ID|Mux50~10_combout\ & ((\ID|register_array[7][13]~regout\))) # (!\ID|Mux50~10_combout\ & (\ID|register_array[6][13]~regout\)))) # (!\DF1|q\(27) & (((\ID|Mux50~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[6][13]~regout\,
	datab => \DF1|q\(27),
	datac => \ID|register_array[7][13]~regout\,
	datad => \ID|Mux50~10_combout\,
	combout => \ID|Mux50~11_combout\);

-- Location: LCCOMB_X15_Y11_N0
\ID|Mux50~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux50~12_combout\ = (\DF1|q\(26) & (((\DF1|q\(27))))) # (!\DF1|q\(26) & ((\DF1|q\(27) & ((\ID|register_array[10][13]~regout\))) # (!\DF1|q\(27) & (\ID|register_array[8][13]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[8][13]~regout\,
	datab => \DF1|q\(26),
	datac => \ID|register_array[10][13]~regout\,
	datad => \DF1|q\(27),
	combout => \ID|Mux50~12_combout\);

-- Location: LCCOMB_X20_Y13_N22
\ID|Mux49~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux49~0_combout\ = (\DF1|q\(28) & (((\ID|register_array[21][14]~regout\) # (\DF1|q\(29))))) # (!\DF1|q\(28) & (\ID|register_array[17][14]~regout\ & ((!\DF1|q\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(28),
	datab => \ID|register_array[17][14]~regout\,
	datac => \ID|register_array[21][14]~regout\,
	datad => \DF1|q\(29),
	combout => \ID|Mux49~0_combout\);

-- Location: LCCOMB_X19_Y14_N16
\ID|Mux49~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux49~1_combout\ = (\ID|Mux49~0_combout\ & ((\ID|register_array[29][14]~regout\) # ((!\DF1|q\(29))))) # (!\ID|Mux49~0_combout\ & (((\ID|register_array[25][14]~regout\ & \DF1|q\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[29][14]~regout\,
	datab => \ID|Mux49~0_combout\,
	datac => \ID|register_array[25][14]~regout\,
	datad => \DF1|q\(29),
	combout => \ID|Mux49~1_combout\);

-- Location: LCCOMB_X16_Y17_N12
\ID|Mux49~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux49~4_combout\ = (\DF1|q\(28) & (((\DF1|q\(29))))) # (!\DF1|q\(28) & ((\DF1|q\(29) & ((\ID|register_array[24][14]~regout\))) # (!\DF1|q\(29) & (\ID|register_array[16][14]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[16][14]~regout\,
	datab => \DF1|q\(28),
	datac => \ID|register_array[24][14]~regout\,
	datad => \DF1|q\(29),
	combout => \ID|Mux49~4_combout\);

-- Location: LCCOMB_X25_Y10_N16
\ID|Mux49~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux49~12_combout\ = (\DF1|q\(27) & (((\DF1|q\(26))))) # (!\DF1|q\(27) & ((\DF1|q\(26) & ((\ID|register_array[5][14]~regout\))) # (!\DF1|q\(26) & (\ID|register_array[4][14]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[4][14]~regout\,
	datab => \DF1|q\(27),
	datac => \ID|register_array[5][14]~regout\,
	datad => \DF1|q\(26),
	combout => \ID|Mux49~12_combout\);

-- Location: LCCOMB_X23_Y11_N2
\ID|Mux49~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux49~17_combout\ = (\DF1|q\(26) & (((\ID|register_array[13][14]~regout\) # (\DF1|q\(27))))) # (!\DF1|q\(26) & (\ID|register_array[12][14]~regout\ & ((!\DF1|q\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[12][14]~regout\,
	datab => \DF1|q\(26),
	datac => \ID|register_array[13][14]~regout\,
	datad => \DF1|q\(27),
	combout => \ID|Mux49~17_combout\);

-- Location: LCCOMB_X23_Y11_N12
\ID|Mux49~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux49~18_combout\ = (\ID|Mux49~17_combout\ & ((\ID|register_array[15][14]~regout\) # ((!\DF1|q\(27))))) # (!\ID|Mux49~17_combout\ & (((\DF1|q\(27) & \ID|register_array[14][14]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[15][14]~regout\,
	datab => \ID|Mux49~17_combout\,
	datac => \DF1|q\(27),
	datad => \ID|register_array[14][14]~regout\,
	combout => \ID|Mux49~18_combout\);

-- Location: LCCOMB_X22_Y13_N4
\ID|Mux48~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux48~2_combout\ = (\DF1|q\(29) & (\DF1|q\(28))) # (!\DF1|q\(29) & ((\DF1|q\(28) & (\ID|register_array[22][15]~regout\)) # (!\DF1|q\(28) & ((\ID|register_array[18][15]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(29),
	datab => \DF1|q\(28),
	datac => \ID|register_array[22][15]~regout\,
	datad => \ID|register_array[18][15]~regout\,
	combout => \ID|Mux48~2_combout\);

-- Location: LCCOMB_X21_Y13_N12
\ID|Mux48~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux48~3_combout\ = (\DF1|q\(29) & ((\ID|Mux48~2_combout\ & ((\ID|register_array[30][15]~regout\))) # (!\ID|Mux48~2_combout\ & (\ID|register_array[26][15]~regout\)))) # (!\DF1|q\(29) & (((\ID|Mux48~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[26][15]~regout\,
	datab => \DF1|q\(29),
	datac => \ID|register_array[30][15]~regout\,
	datad => \ID|Mux48~2_combout\,
	combout => \ID|Mux48~3_combout\);

-- Location: LCCOMB_X15_Y16_N4
\ID|Mux48~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux48~4_combout\ = (\DF1|q\(28) & (((\ID|register_array[20][15]~regout\) # (\DF1|q\(29))))) # (!\DF1|q\(28) & (\ID|register_array[16][15]~regout\ & ((!\DF1|q\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[16][15]~regout\,
	datab => \DF1|q\(28),
	datac => \ID|register_array[20][15]~regout\,
	datad => \DF1|q\(29),
	combout => \ID|Mux48~4_combout\);

-- Location: LCCOMB_X21_Y14_N22
\ID|Mux48~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux48~7_combout\ = (\DF1|q\(29) & ((\DF1|q\(28)) # ((\ID|register_array[27][15]~regout\)))) # (!\DF1|q\(29) & (!\DF1|q\(28) & ((\ID|register_array[19][15]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(29),
	datab => \DF1|q\(28),
	datac => \ID|register_array[27][15]~regout\,
	datad => \ID|register_array[19][15]~regout\,
	combout => \ID|Mux48~7_combout\);

-- Location: LCCOMB_X25_Y10_N12
\ID|Mux48~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux48~10_combout\ = (\DF1|q\(27) & (((\DF1|q\(26))))) # (!\DF1|q\(27) & ((\DF1|q\(26) & ((\ID|register_array[5][15]~regout\))) # (!\DF1|q\(26) & (\ID|register_array[4][15]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(27),
	datab => \ID|register_array[4][15]~regout\,
	datac => \ID|register_array[5][15]~regout\,
	datad => \DF1|q\(26),
	combout => \ID|Mux48~10_combout\);

-- Location: LCCOMB_X15_Y10_N12
\ID|Mux48~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux48~12_combout\ = (\DF1|q\(27) & ((\DF1|q\(26)) # ((\ID|register_array[10][15]~regout\)))) # (!\DF1|q\(27) & (!\DF1|q\(26) & ((\ID|register_array[8][15]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(27),
	datab => \DF1|q\(26),
	datac => \ID|register_array[10][15]~regout\,
	datad => \ID|register_array[8][15]~regout\,
	combout => \ID|Mux48~12_combout\);

-- Location: LCCOMB_X21_Y16_N12
\ID|Mux47~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux47~2_combout\ = (\DF1|q\(29) & (((\ID|register_array[26][16]~regout\) # (\DF1|q\(28))))) # (!\DF1|q\(29) & (\ID|register_array[18][16]~regout\ & ((!\DF1|q\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(29),
	datab => \ID|register_array[18][16]~regout\,
	datac => \ID|register_array[26][16]~regout\,
	datad => \DF1|q\(28),
	combout => \ID|Mux47~2_combout\);

-- Location: LCCOMB_X22_Y16_N2
\ID|Mux47~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux47~3_combout\ = (\DF1|q\(28) & ((\ID|Mux47~2_combout\ & (\ID|register_array[30][16]~regout\)) # (!\ID|Mux47~2_combout\ & ((\ID|register_array[22][16]~regout\))))) # (!\DF1|q\(28) & (((\ID|Mux47~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(28),
	datab => \ID|register_array[30][16]~regout\,
	datac => \ID|register_array[22][16]~regout\,
	datad => \ID|Mux47~2_combout\,
	combout => \ID|Mux47~3_combout\);

-- Location: LCCOMB_X16_Y16_N12
\ID|Mux47~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux47~4_combout\ = (\DF1|q\(29) & (((\ID|register_array[24][16]~regout\) # (\DF1|q\(28))))) # (!\DF1|q\(29) & (\ID|register_array[16][16]~regout\ & ((!\DF1|q\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(29),
	datab => \ID|register_array[16][16]~regout\,
	datac => \ID|register_array[24][16]~regout\,
	datad => \DF1|q\(28),
	combout => \ID|Mux47~4_combout\);

-- Location: LCCOMB_X15_Y17_N8
\ID|Mux47~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux47~5_combout\ = (\ID|Mux47~4_combout\ & ((\ID|register_array[28][16]~regout\) # ((!\DF1|q\(28))))) # (!\ID|Mux47~4_combout\ & (((\ID|register_array[20][16]~regout\ & \DF1|q\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[28][16]~regout\,
	datab => \ID|Mux47~4_combout\,
	datac => \ID|register_array[20][16]~regout\,
	datad => \DF1|q\(28),
	combout => \ID|Mux47~5_combout\);

-- Location: LCCOMB_X22_Y18_N12
\ID|Mux47~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux47~6_combout\ = (\DF1|q\(27) & (((\ID|Mux47~3_combout\) # (\DF1|q\(26))))) # (!\DF1|q\(27) & (\ID|Mux47~5_combout\ & ((!\DF1|q\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux47~5_combout\,
	datab => \ID|Mux47~3_combout\,
	datac => \DF1|q\(27),
	datad => \DF1|q\(26),
	combout => \ID|Mux47~6_combout\);

-- Location: LCCOMB_X15_Y10_N0
\ID|Mux47~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux47~10_combout\ = (\DF1|q\(27) & ((\DF1|q\(26)) # ((\ID|register_array[10][16]~regout\)))) # (!\DF1|q\(27) & (!\DF1|q\(26) & ((\ID|register_array[8][16]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(27),
	datab => \DF1|q\(26),
	datac => \ID|register_array[10][16]~regout\,
	datad => \ID|register_array[8][16]~regout\,
	combout => \ID|Mux47~10_combout\);

-- Location: LCCOMB_X25_Y10_N0
\ID|Mux47~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux47~12_combout\ = (\DF1|q\(27) & (((\DF1|q\(26))))) # (!\DF1|q\(27) & ((\DF1|q\(26) & ((\ID|register_array[5][16]~regout\))) # (!\DF1|q\(26) & (\ID|register_array[4][16]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(27),
	datab => \ID|register_array[4][16]~regout\,
	datac => \ID|register_array[5][16]~regout\,
	datad => \DF1|q\(26),
	combout => \ID|Mux47~12_combout\);

-- Location: LCCOMB_X23_Y8_N8
\ID|Mux47~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux47~13_combout\ = (\DF1|q\(27) & ((\ID|Mux47~12_combout\ & ((\ID|register_array[7][16]~regout\))) # (!\ID|Mux47~12_combout\ & (\ID|register_array[6][16]~regout\)))) # (!\DF1|q\(27) & (\ID|Mux47~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(27),
	datab => \ID|Mux47~12_combout\,
	datac => \ID|register_array[6][16]~regout\,
	datad => \ID|register_array[7][16]~regout\,
	combout => \ID|Mux47~13_combout\);

-- Location: LCCOMB_X23_Y11_N22
\ID|Mux47~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux47~14_combout\ = (\DF1|q\(26) & ((\DF1|q\(27) & (\ID|register_array[3][16]~regout\)) # (!\DF1|q\(27) & ((\ID|register_array[1][16]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(27),
	datab => \DF1|q\(26),
	datac => \ID|register_array[3][16]~regout\,
	datad => \ID|register_array[1][16]~regout\,
	combout => \ID|Mux47~14_combout\);

-- Location: LCCOMB_X26_Y11_N26
\ID|Mux47~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux47~15_combout\ = (\ID|Mux47~14_combout\) # ((\ID|register_array[2][16]~regout\ & (\DF1|q\(27) & !\DF1|q\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux47~14_combout\,
	datab => \ID|register_array[2][16]~regout\,
	datac => \DF1|q\(27),
	datad => \DF1|q\(26),
	combout => \ID|Mux47~15_combout\);

-- Location: LCCOMB_X26_Y11_N12
\ID|Mux47~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux47~16_combout\ = (\DF1|q\(29) & (((\DF1|q\(28))))) # (!\DF1|q\(29) & ((\DF1|q\(28) & ((\ID|Mux47~13_combout\))) # (!\DF1|q\(28) & (\ID|Mux47~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(29),
	datab => \ID|Mux47~15_combout\,
	datac => \ID|Mux47~13_combout\,
	datad => \DF1|q\(28),
	combout => \ID|Mux47~16_combout\);

-- Location: LCCOMB_X21_Y14_N10
\ID|Mux46~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux46~7_combout\ = (\DF1|q\(29) & ((\DF1|q\(28)) # ((\ID|register_array[27][17]~regout\)))) # (!\DF1|q\(29) & (!\DF1|q\(28) & ((\ID|register_array[19][17]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(29),
	datab => \DF1|q\(28),
	datac => \ID|register_array[27][17]~regout\,
	datad => \ID|register_array[19][17]~regout\,
	combout => \ID|Mux46~7_combout\);

-- Location: LCCOMB_X21_Y14_N28
\ID|Mux46~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux46~8_combout\ = (\DF1|q\(28) & ((\ID|Mux46~7_combout\ & ((\ID|register_array[31][17]~regout\))) # (!\ID|Mux46~7_combout\ & (\ID|register_array[23][17]~regout\)))) # (!\DF1|q\(28) & (((\ID|Mux46~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[23][17]~regout\,
	datab => \DF1|q\(28),
	datac => \ID|register_array[31][17]~regout\,
	datad => \ID|Mux46~7_combout\,
	combout => \ID|Mux46~8_combout\);

-- Location: LCCOMB_X25_Y10_N28
\ID|Mux46~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux46~10_combout\ = (\DF1|q\(27) & (((\DF1|q\(26))))) # (!\DF1|q\(27) & ((\DF1|q\(26) & ((\ID|register_array[5][17]~regout\))) # (!\DF1|q\(26) & (\ID|register_array[4][17]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(27),
	datab => \ID|register_array[4][17]~regout\,
	datac => \ID|register_array[5][17]~regout\,
	datad => \DF1|q\(26),
	combout => \ID|Mux46~10_combout\);

-- Location: LCCOMB_X26_Y10_N28
\ID|Mux46~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux46~11_combout\ = (\ID|Mux46~10_combout\ & ((\ID|register_array[7][17]~regout\) # ((!\DF1|q\(27))))) # (!\ID|Mux46~10_combout\ & (((\ID|register_array[6][17]~regout\ & \DF1|q\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[7][17]~regout\,
	datab => \ID|Mux46~10_combout\,
	datac => \ID|register_array[6][17]~regout\,
	datad => \DF1|q\(27),
	combout => \ID|Mux46~11_combout\);

-- Location: LCCOMB_X15_Y10_N28
\ID|Mux46~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux46~12_combout\ = (\DF1|q\(27) & ((\DF1|q\(26)) # ((\ID|register_array[10][17]~regout\)))) # (!\DF1|q\(27) & (!\DF1|q\(26) & ((\ID|register_array[8][17]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(27),
	datab => \DF1|q\(26),
	datac => \ID|register_array[10][17]~regout\,
	datad => \ID|register_array[8][17]~regout\,
	combout => \ID|Mux46~12_combout\);

-- Location: LCCOMB_X16_Y10_N2
\ID|Mux46~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux46~13_combout\ = (\DF1|q\(26) & ((\ID|Mux46~12_combout\ & ((\ID|register_array[11][17]~regout\))) # (!\ID|Mux46~12_combout\ & (\ID|register_array[9][17]~regout\)))) # (!\DF1|q\(26) & (((\ID|Mux46~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[9][17]~regout\,
	datab => \DF1|q\(26),
	datac => \ID|register_array[11][17]~regout\,
	datad => \ID|Mux46~12_combout\,
	combout => \ID|Mux46~13_combout\);

-- Location: LCCOMB_X25_Y15_N8
\ID|Mux46~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux46~14_combout\ = (\DF1|q\(26) & ((\DF1|q\(27) & ((\ID|register_array[3][17]~regout\))) # (!\DF1|q\(27) & (\ID|register_array[1][17]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(26),
	datab => \ID|register_array[1][17]~regout\,
	datac => \ID|register_array[3][17]~regout\,
	datad => \DF1|q\(27),
	combout => \ID|Mux46~14_combout\);

-- Location: LCCOMB_X21_Y15_N30
\ID|Mux46~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux46~15_combout\ = (\ID|Mux46~14_combout\) # ((!\DF1|q\(26) & (\ID|register_array[2][17]~regout\ & \DF1|q\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(26),
	datab => \ID|register_array[2][17]~regout\,
	datac => \ID|Mux46~14_combout\,
	datad => \DF1|q\(27),
	combout => \ID|Mux46~15_combout\);

-- Location: LCCOMB_X21_Y15_N16
\ID|Mux46~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux46~16_combout\ = (\DF1|q\(29) & ((\ID|Mux46~13_combout\) # ((\DF1|q\(28))))) # (!\DF1|q\(29) & (((!\DF1|q\(28) & \ID|Mux46~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(29),
	datab => \ID|Mux46~13_combout\,
	datac => \DF1|q\(28),
	datad => \ID|Mux46~15_combout\,
	combout => \ID|Mux46~16_combout\);

-- Location: LCCOMB_X25_Y15_N2
\ID|Mux46~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux46~17_combout\ = (\DF1|q\(26) & (((\ID|register_array[13][17]~regout\) # (\DF1|q\(27))))) # (!\DF1|q\(26) & (\ID|register_array[12][17]~regout\ & ((!\DF1|q\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(26),
	datab => \ID|register_array[12][17]~regout\,
	datac => \ID|register_array[13][17]~regout\,
	datad => \DF1|q\(27),
	combout => \ID|Mux46~17_combout\);

-- Location: LCCOMB_X21_Y15_N18
\ID|Mux46~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux46~18_combout\ = (\ID|Mux46~17_combout\ & (((\ID|register_array[15][17]~regout\) # (!\DF1|q\(27))))) # (!\ID|Mux46~17_combout\ & (\ID|register_array[14][17]~regout\ & ((\DF1|q\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux46~17_combout\,
	datab => \ID|register_array[14][17]~regout\,
	datac => \ID|register_array[15][17]~regout\,
	datad => \DF1|q\(27),
	combout => \ID|Mux46~18_combout\);

-- Location: LCCOMB_X21_Y15_N12
\ID|Mux46~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux46~19_combout\ = (\ID|Mux46~16_combout\ & ((\ID|Mux46~18_combout\) # ((!\DF1|q\(28))))) # (!\ID|Mux46~16_combout\ & (((\DF1|q\(28) & \ID|Mux46~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux46~16_combout\,
	datab => \ID|Mux46~18_combout\,
	datac => \DF1|q\(28),
	datad => \ID|Mux46~11_combout\,
	combout => \ID|Mux46~19_combout\);

-- Location: LCCOMB_X21_Y16_N8
\ID|Mux45~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux45~2_combout\ = (\DF1|q\(29) & (((\ID|register_array[26][18]~regout\) # (\DF1|q\(28))))) # (!\DF1|q\(29) & (\ID|register_array[18][18]~regout\ & ((!\DF1|q\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[18][18]~regout\,
	datab => \DF1|q\(29),
	datac => \ID|register_array[26][18]~regout\,
	datad => \DF1|q\(28),
	combout => \ID|Mux45~2_combout\);

-- Location: LCCOMB_X22_Y16_N26
\ID|Mux45~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux45~3_combout\ = (\DF1|q\(28) & ((\ID|Mux45~2_combout\ & (\ID|register_array[30][18]~regout\)) # (!\ID|Mux45~2_combout\ & ((\ID|register_array[22][18]~regout\))))) # (!\DF1|q\(28) & (((\ID|Mux45~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(28),
	datab => \ID|register_array[30][18]~regout\,
	datac => \ID|register_array[22][18]~regout\,
	datad => \ID|Mux45~2_combout\,
	combout => \ID|Mux45~3_combout\);

-- Location: LCCOMB_X25_Y10_N24
\ID|Mux45~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux45~12_combout\ = (\DF1|q\(27) & (((\DF1|q\(26))))) # (!\DF1|q\(27) & ((\DF1|q\(26) & ((\ID|register_array[5][18]~regout\))) # (!\DF1|q\(26) & (\ID|register_array[4][18]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(27),
	datab => \ID|register_array[4][18]~regout\,
	datac => \ID|register_array[5][18]~regout\,
	datad => \DF1|q\(26),
	combout => \ID|Mux45~12_combout\);

-- Location: LCCOMB_X25_Y15_N12
\ID|Mux45~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux45~14_combout\ = (\DF1|q\(26) & ((\DF1|q\(27) & ((\ID|register_array[3][18]~regout\))) # (!\DF1|q\(27) & (\ID|register_array[1][18]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(26),
	datab => \ID|register_array[1][18]~regout\,
	datac => \ID|register_array[3][18]~regout\,
	datad => \DF1|q\(27),
	combout => \ID|Mux45~14_combout\);

-- Location: LCCOMB_X25_Y15_N6
\ID|Mux45~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux45~17_combout\ = (\DF1|q\(26) & (((\ID|register_array[13][18]~regout\) # (\DF1|q\(27))))) # (!\DF1|q\(26) & (\ID|register_array[12][18]~regout\ & ((!\DF1|q\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(26),
	datab => \ID|register_array[12][18]~regout\,
	datac => \ID|register_array[13][18]~regout\,
	datad => \DF1|q\(27),
	combout => \ID|Mux45~17_combout\);

-- Location: LCCOMB_X20_Y15_N6
\ID|Mux44~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux44~0_combout\ = (\DF1|q\(29) & (((\ID|register_array[25][19]~regout\) # (\DF1|q\(28))))) # (!\DF1|q\(29) & (\ID|register_array[17][19]~regout\ & ((!\DF1|q\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(29),
	datab => \ID|register_array[17][19]~regout\,
	datac => \ID|register_array[25][19]~regout\,
	datad => \DF1|q\(28),
	combout => \ID|Mux44~0_combout\);

-- Location: LCCOMB_X20_Y15_N16
\ID|Mux44~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux44~1_combout\ = (\ID|Mux44~0_combout\ & (((\ID|register_array[29][19]~regout\) # (!\DF1|q\(28))))) # (!\ID|Mux44~0_combout\ & (\ID|register_array[21][19]~regout\ & ((\DF1|q\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux44~0_combout\,
	datab => \ID|register_array[21][19]~regout\,
	datac => \ID|register_array[29][19]~regout\,
	datad => \DF1|q\(28),
	combout => \ID|Mux44~1_combout\);

-- Location: LCCOMB_X22_Y17_N0
\ID|Mux44~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux44~2_combout\ = (\DF1|q\(29) & (((\DF1|q\(28))))) # (!\DF1|q\(29) & ((\DF1|q\(28) & ((\ID|register_array[22][19]~regout\))) # (!\DF1|q\(28) & (\ID|register_array[18][19]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(29),
	datab => \ID|register_array[18][19]~regout\,
	datac => \ID|register_array[22][19]~regout\,
	datad => \DF1|q\(28),
	combout => \ID|Mux44~2_combout\);

-- Location: LCCOMB_X22_Y17_N10
\ID|Mux44~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux44~3_combout\ = (\ID|Mux44~2_combout\ & (((\ID|register_array[30][19]~regout\) # (!\DF1|q\(29))))) # (!\ID|Mux44~2_combout\ & (\ID|register_array[26][19]~regout\ & ((\DF1|q\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[26][19]~regout\,
	datab => \ID|Mux44~2_combout\,
	datac => \ID|register_array[30][19]~regout\,
	datad => \DF1|q\(29),
	combout => \ID|Mux44~3_combout\);

-- Location: LCCOMB_X15_Y16_N30
\ID|Mux44~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux44~4_combout\ = (\DF1|q\(28) & (((\ID|register_array[20][19]~regout\) # (\DF1|q\(29))))) # (!\DF1|q\(28) & (\ID|register_array[16][19]~regout\ & ((!\DF1|q\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[16][19]~regout\,
	datab => \DF1|q\(28),
	datac => \ID|register_array[20][19]~regout\,
	datad => \DF1|q\(29),
	combout => \ID|Mux44~4_combout\);

-- Location: LCCOMB_X21_Y14_N14
\ID|Mux44~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux44~7_combout\ = (\DF1|q\(28) & (((\DF1|q\(29))))) # (!\DF1|q\(28) & ((\DF1|q\(29) & ((\ID|register_array[27][19]~regout\))) # (!\DF1|q\(29) & (\ID|register_array[19][19]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[19][19]~regout\,
	datab => \DF1|q\(28),
	datac => \ID|register_array[27][19]~regout\,
	datad => \DF1|q\(29),
	combout => \ID|Mux44~7_combout\);

-- Location: LCCOMB_X25_Y10_N20
\ID|Mux44~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux44~10_combout\ = (\DF1|q\(27) & (((\DF1|q\(26))))) # (!\DF1|q\(27) & ((\DF1|q\(26) & ((\ID|register_array[5][19]~regout\))) # (!\DF1|q\(26) & (\ID|register_array[4][19]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(27),
	datab => \ID|register_array[4][19]~regout\,
	datac => \ID|register_array[5][19]~regout\,
	datad => \DF1|q\(26),
	combout => \ID|Mux44~10_combout\);

-- Location: LCCOMB_X26_Y10_N26
\ID|Mux44~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux44~11_combout\ = (\ID|Mux44~10_combout\ & (((\ID|register_array[7][19]~regout\) # (!\DF1|q\(27))))) # (!\ID|Mux44~10_combout\ & (\ID|register_array[6][19]~regout\ & ((\DF1|q\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[6][19]~regout\,
	datab => \ID|Mux44~10_combout\,
	datac => \ID|register_array[7][19]~regout\,
	datad => \DF1|q\(27),
	combout => \ID|Mux44~11_combout\);

-- Location: LCCOMB_X15_Y10_N20
\ID|Mux44~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux44~12_combout\ = (\DF1|q\(26) & (((\DF1|q\(27))))) # (!\DF1|q\(26) & ((\DF1|q\(27) & ((\ID|register_array[10][19]~regout\))) # (!\DF1|q\(27) & (\ID|register_array[8][19]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[8][19]~regout\,
	datab => \DF1|q\(26),
	datac => \ID|register_array[10][19]~regout\,
	datad => \DF1|q\(27),
	combout => \ID|Mux44~12_combout\);

-- Location: LCCOMB_X25_Y15_N16
\ID|Mux44~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux44~14_combout\ = (\DF1|q\(26) & ((\DF1|q\(27) & ((\ID|register_array[3][19]~regout\))) # (!\DF1|q\(27) & (\ID|register_array[1][19]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(26),
	datab => \ID|register_array[1][19]~regout\,
	datac => \ID|register_array[3][19]~regout\,
	datad => \DF1|q\(27),
	combout => \ID|Mux44~14_combout\);

-- Location: LCCOMB_X27_Y14_N8
\ID|Mux44~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux44~15_combout\ = (\ID|Mux44~14_combout\) # ((\DF1|q\(27) & (\ID|register_array[2][19]~regout\ & !\DF1|q\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux44~14_combout\,
	datab => \DF1|q\(27),
	datac => \ID|register_array[2][19]~regout\,
	datad => \DF1|q\(26),
	combout => \ID|Mux44~15_combout\);

-- Location: LCCOMB_X20_Y14_N24
\ID|Mux43~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux43~0_combout\ = (\DF1|q\(29) & (((\DF1|q\(28))))) # (!\DF1|q\(29) & ((\DF1|q\(28) & ((\ID|register_array[21][20]~regout\))) # (!\DF1|q\(28) & (\ID|register_array[17][20]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(29),
	datab => \ID|register_array[17][20]~regout\,
	datac => \ID|register_array[21][20]~regout\,
	datad => \DF1|q\(28),
	combout => \ID|Mux43~0_combout\);

-- Location: LCCOMB_X20_Y15_N10
\ID|Mux43~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux43~1_combout\ = (\ID|Mux43~0_combout\ & ((\ID|register_array[29][20]~regout\) # ((!\DF1|q\(29))))) # (!\ID|Mux43~0_combout\ & (((\ID|register_array[25][20]~regout\ & \DF1|q\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux43~0_combout\,
	datab => \ID|register_array[29][20]~regout\,
	datac => \ID|register_array[25][20]~regout\,
	datad => \DF1|q\(29),
	combout => \ID|Mux43~1_combout\);

-- Location: LCCOMB_X16_Y17_N4
\ID|Mux43~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux43~4_combout\ = (\DF1|q\(28) & (((\DF1|q\(29))))) # (!\DF1|q\(28) & ((\DF1|q\(29) & ((\ID|register_array[24][20]~regout\))) # (!\DF1|q\(29) & (\ID|register_array[16][20]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[16][20]~regout\,
	datab => \DF1|q\(28),
	datac => \ID|register_array[24][20]~regout\,
	datad => \DF1|q\(29),
	combout => \ID|Mux43~4_combout\);

-- Location: LCCOMB_X21_Y17_N24
\ID|Mux43~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux43~5_combout\ = (\ID|Mux43~4_combout\ & (((\ID|register_array[28][20]~regout\) # (!\DF1|q\(28))))) # (!\ID|Mux43~4_combout\ & (\ID|register_array[20][20]~regout\ & ((\DF1|q\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux43~4_combout\,
	datab => \ID|register_array[20][20]~regout\,
	datac => \ID|register_array[28][20]~regout\,
	datad => \DF1|q\(28),
	combout => \ID|Mux43~5_combout\);

-- Location: LCCOMB_X23_Y13_N0
\ID|Mux43~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux43~7_combout\ = (\DF1|q\(28) & (((\ID|register_array[23][20]~regout\) # (\DF1|q\(29))))) # (!\DF1|q\(28) & (\ID|register_array[19][20]~regout\ & ((!\DF1|q\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(28),
	datab => \ID|register_array[19][20]~regout\,
	datac => \ID|register_array[23][20]~regout\,
	datad => \DF1|q\(29),
	combout => \ID|Mux43~7_combout\);

-- Location: LCCOMB_X15_Y10_N16
\ID|Mux43~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux43~10_combout\ = (\DF1|q\(27) & ((\DF1|q\(26)) # ((\ID|register_array[10][20]~regout\)))) # (!\DF1|q\(27) & (!\DF1|q\(26) & ((\ID|register_array[8][20]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(27),
	datab => \DF1|q\(26),
	datac => \ID|register_array[10][20]~regout\,
	datad => \ID|register_array[8][20]~regout\,
	combout => \ID|Mux43~10_combout\);

-- Location: LCCOMB_X16_Y10_N24
\ID|Mux43~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux43~11_combout\ = (\DF1|q\(26) & ((\ID|Mux43~10_combout\ & (\ID|register_array[11][20]~regout\)) # (!\ID|Mux43~10_combout\ & ((\ID|register_array[9][20]~regout\))))) # (!\DF1|q\(26) & (((\ID|Mux43~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[11][20]~regout\,
	datab => \DF1|q\(26),
	datac => \ID|register_array[9][20]~regout\,
	datad => \ID|Mux43~10_combout\,
	combout => \ID|Mux43~11_combout\);

-- Location: LCCOMB_X25_Y10_N8
\ID|Mux43~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux43~12_combout\ = (\DF1|q\(27) & (((\DF1|q\(26))))) # (!\DF1|q\(27) & ((\DF1|q\(26) & ((\ID|register_array[5][20]~regout\))) # (!\DF1|q\(26) & (\ID|register_array[4][20]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(27),
	datab => \ID|register_array[4][20]~regout\,
	datac => \ID|register_array[5][20]~regout\,
	datad => \DF1|q\(26),
	combout => \ID|Mux43~12_combout\);

-- Location: LCCOMB_X25_Y15_N28
\ID|Mux43~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux43~14_combout\ = (\DF1|q\(26) & ((\DF1|q\(27) & (\ID|register_array[3][20]~regout\)) # (!\DF1|q\(27) & ((\ID|register_array[1][20]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(26),
	datab => \DF1|q\(27),
	datac => \ID|register_array[3][20]~regout\,
	datad => \ID|register_array[1][20]~regout\,
	combout => \ID|Mux43~14_combout\);

-- Location: LCCOMB_X20_Y15_N30
\ID|Mux42~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux42~0_combout\ = (\DF1|q\(29) & (((\ID|register_array[25][21]~regout\) # (\DF1|q\(28))))) # (!\DF1|q\(29) & (\ID|register_array[17][21]~regout\ & ((!\DF1|q\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(29),
	datab => \ID|register_array[17][21]~regout\,
	datac => \ID|register_array[25][21]~regout\,
	datad => \DF1|q\(28),
	combout => \ID|Mux42~0_combout\);

-- Location: LCCOMB_X19_Y15_N4
\ID|Mux42~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux42~1_combout\ = (\DF1|q\(28) & ((\ID|Mux42~0_combout\ & ((\ID|register_array[29][21]~regout\))) # (!\ID|Mux42~0_combout\ & (\ID|register_array[21][21]~regout\)))) # (!\DF1|q\(28) & (((\ID|Mux42~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[21][21]~regout\,
	datab => \DF1|q\(28),
	datac => \ID|register_array[29][21]~regout\,
	datad => \ID|Mux42~0_combout\,
	combout => \ID|Mux42~1_combout\);

-- Location: LCCOMB_X22_Y16_N30
\ID|Mux42~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux42~2_combout\ = (\DF1|q\(29) & (\DF1|q\(28))) # (!\DF1|q\(29) & ((\DF1|q\(28) & (\ID|register_array[22][21]~regout\)) # (!\DF1|q\(28) & ((\ID|register_array[18][21]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(29),
	datab => \DF1|q\(28),
	datac => \ID|register_array[22][21]~regout\,
	datad => \ID|register_array[18][21]~regout\,
	combout => \ID|Mux42~2_combout\);

-- Location: LCCOMB_X23_Y16_N24
\ID|Mux42~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux42~3_combout\ = (\ID|Mux42~2_combout\ & ((\ID|register_array[30][21]~regout\) # ((!\DF1|q\(29))))) # (!\ID|Mux42~2_combout\ & (((\ID|register_array[26][21]~regout\ & \DF1|q\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux42~2_combout\,
	datab => \ID|register_array[30][21]~regout\,
	datac => \ID|register_array[26][21]~regout\,
	datad => \DF1|q\(29),
	combout => \ID|Mux42~3_combout\);

-- Location: LCCOMB_X15_Y16_N0
\ID|Mux42~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux42~4_combout\ = (\DF1|q\(28) & (((\ID|register_array[20][21]~regout\) # (\DF1|q\(29))))) # (!\DF1|q\(28) & (\ID|register_array[16][21]~regout\ & ((!\DF1|q\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[16][21]~regout\,
	datab => \DF1|q\(28),
	datac => \ID|register_array[20][21]~regout\,
	datad => \DF1|q\(29),
	combout => \ID|Mux42~4_combout\);

-- Location: LCCOMB_X25_Y10_N4
\ID|Mux42~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux42~10_combout\ = (\DF1|q\(27) & (((\DF1|q\(26))))) # (!\DF1|q\(27) & ((\DF1|q\(26) & ((\ID|register_array[5][21]~regout\))) # (!\DF1|q\(26) & (\ID|register_array[4][21]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(27),
	datab => \ID|register_array[4][21]~regout\,
	datac => \ID|register_array[5][21]~regout\,
	datad => \DF1|q\(26),
	combout => \ID|Mux42~10_combout\);

-- Location: LCCOMB_X22_Y10_N8
\ID|Mux42~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux42~11_combout\ = (\ID|Mux42~10_combout\ & (((\ID|register_array[7][21]~regout\)) # (!\DF1|q\(27)))) # (!\ID|Mux42~10_combout\ & (\DF1|q\(27) & (\ID|register_array[6][21]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux42~10_combout\,
	datab => \DF1|q\(27),
	datac => \ID|register_array[6][21]~regout\,
	datad => \ID|register_array[7][21]~regout\,
	combout => \ID|Mux42~11_combout\);

-- Location: LCCOMB_X15_Y10_N4
\ID|Mux42~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux42~12_combout\ = (\DF1|q\(26) & (((\DF1|q\(27))))) # (!\DF1|q\(26) & ((\DF1|q\(27) & ((\ID|register_array[10][21]~regout\))) # (!\DF1|q\(27) & (\ID|register_array[8][21]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[8][21]~regout\,
	datab => \DF1|q\(26),
	datac => \ID|register_array[10][21]~regout\,
	datad => \DF1|q\(27),
	combout => \ID|Mux42~12_combout\);

-- Location: LCCOMB_X16_Y10_N20
\ID|Mux42~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux42~13_combout\ = (\ID|Mux42~12_combout\ & (((\ID|register_array[11][21]~regout\)) # (!\DF1|q\(26)))) # (!\ID|Mux42~12_combout\ & (\DF1|q\(26) & (\ID|register_array[9][21]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux42~12_combout\,
	datab => \DF1|q\(26),
	datac => \ID|register_array[9][21]~regout\,
	datad => \ID|register_array[11][21]~regout\,
	combout => \ID|Mux42~13_combout\);

-- Location: LCCOMB_X25_Y15_N0
\ID|Mux42~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux42~14_combout\ = (\DF1|q\(26) & ((\DF1|q\(27) & ((\ID|register_array[3][21]~regout\))) # (!\DF1|q\(27) & (\ID|register_array[1][21]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(26),
	datab => \ID|register_array[1][21]~regout\,
	datac => \ID|register_array[3][21]~regout\,
	datad => \DF1|q\(27),
	combout => \ID|Mux42~14_combout\);

-- Location: LCCOMB_X25_Y15_N26
\ID|Mux42~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux42~17_combout\ = (\DF1|q\(26) & (((\ID|register_array[13][21]~regout\) # (\DF1|q\(27))))) # (!\DF1|q\(26) & (\ID|register_array[12][21]~regout\ & ((!\DF1|q\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(26),
	datab => \ID|register_array[12][21]~regout\,
	datac => \ID|register_array[13][21]~regout\,
	datad => \DF1|q\(27),
	combout => \ID|Mux42~17_combout\);

-- Location: LCCOMB_X21_Y16_N0
\ID|Mux41~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux41~2_combout\ = (\DF1|q\(29) & (((\ID|register_array[26][22]~regout\) # (\DF1|q\(28))))) # (!\DF1|q\(29) & (\ID|register_array[18][22]~regout\ & ((!\DF1|q\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(29),
	datab => \ID|register_array[18][22]~regout\,
	datac => \ID|register_array[26][22]~regout\,
	datad => \DF1|q\(28),
	combout => \ID|Mux41~2_combout\);

-- Location: LCCOMB_X22_Y16_N24
\ID|Mux41~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux41~3_combout\ = (\ID|Mux41~2_combout\ & (((\ID|register_array[30][22]~regout\)) # (!\DF1|q\(28)))) # (!\ID|Mux41~2_combout\ & (\DF1|q\(28) & (\ID|register_array[22][22]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux41~2_combout\,
	datab => \DF1|q\(28),
	datac => \ID|register_array[22][22]~regout\,
	datad => \ID|register_array[30][22]~regout\,
	combout => \ID|Mux41~3_combout\);

-- Location: LCCOMB_X16_Y17_N16
\ID|Mux41~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux41~4_combout\ = (\DF1|q\(28) & (((\DF1|q\(29))))) # (!\DF1|q\(28) & ((\DF1|q\(29) & ((\ID|register_array[24][22]~regout\))) # (!\DF1|q\(29) & (\ID|register_array[16][22]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[16][22]~regout\,
	datab => \DF1|q\(28),
	datac => \ID|register_array[24][22]~regout\,
	datad => \DF1|q\(29),
	combout => \ID|Mux41~4_combout\);

-- Location: LCCOMB_X20_Y17_N4
\ID|Mux41~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux41~5_combout\ = (\DF1|q\(28) & ((\ID|Mux41~4_combout\ & (\ID|register_array[28][22]~regout\)) # (!\ID|Mux41~4_combout\ & ((\ID|register_array[20][22]~regout\))))) # (!\DF1|q\(28) & (((\ID|Mux41~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(28),
	datab => \ID|register_array[28][22]~regout\,
	datac => \ID|register_array[20][22]~regout\,
	datad => \ID|Mux41~4_combout\,
	combout => \ID|Mux41~5_combout\);

-- Location: LCCOMB_X25_Y12_N20
\ID|Mux41~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux41~6_combout\ = (\DF1|q\(26) & (((\DF1|q\(27))))) # (!\DF1|q\(26) & ((\DF1|q\(27) & ((\ID|Mux41~3_combout\))) # (!\DF1|q\(27) & (\ID|Mux41~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux41~5_combout\,
	datab => \DF1|q\(26),
	datac => \ID|Mux41~3_combout\,
	datad => \DF1|q\(27),
	combout => \ID|Mux41~6_combout\);

-- Location: LCCOMB_X16_Y11_N0
\ID|Mux41~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux41~10_combout\ = (\DF1|q\(27) & (((\ID|register_array[10][22]~regout\) # (\DF1|q\(26))))) # (!\DF1|q\(27) & (\ID|register_array[8][22]~regout\ & ((!\DF1|q\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[8][22]~regout\,
	datab => \DF1|q\(27),
	datac => \ID|register_array[10][22]~regout\,
	datad => \DF1|q\(26),
	combout => \ID|Mux41~10_combout\);

-- Location: LCCOMB_X25_Y15_N4
\ID|Mux41~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux41~14_combout\ = (\DF1|q\(26) & ((\DF1|q\(27) & ((\ID|register_array[3][22]~regout\))) # (!\DF1|q\(27) & (\ID|register_array[1][22]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(26),
	datab => \ID|register_array[1][22]~regout\,
	datac => \ID|register_array[3][22]~regout\,
	datad => \DF1|q\(27),
	combout => \ID|Mux41~14_combout\);

-- Location: LCCOMB_X25_Y12_N24
\ID|Mux41~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux41~15_combout\ = (\ID|Mux41~14_combout\) # ((\ID|register_array[2][22]~regout\ & (!\DF1|q\(26) & \DF1|q\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[2][22]~regout\,
	datab => \DF1|q\(26),
	datac => \ID|Mux41~14_combout\,
	datad => \DF1|q\(27),
	combout => \ID|Mux41~15_combout\);

-- Location: LCCOMB_X25_Y15_N14
\ID|Mux41~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux41~17_combout\ = (\DF1|q\(26) & (((\ID|register_array[13][22]~regout\) # (\DF1|q\(27))))) # (!\DF1|q\(26) & (\ID|register_array[12][22]~regout\ & ((!\DF1|q\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(26),
	datab => \ID|register_array[12][22]~regout\,
	datac => \ID|register_array[13][22]~regout\,
	datad => \DF1|q\(27),
	combout => \ID|Mux41~17_combout\);

-- Location: LCCOMB_X25_Y12_N12
\ID|Mux41~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux41~18_combout\ = (\ID|Mux41~17_combout\ & ((\ID|register_array[15][22]~regout\) # ((!\DF1|q\(27))))) # (!\ID|Mux41~17_combout\ & (((\ID|register_array[14][22]~regout\ & \DF1|q\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux41~17_combout\,
	datab => \ID|register_array[15][22]~regout\,
	datac => \ID|register_array[14][22]~regout\,
	datad => \DF1|q\(27),
	combout => \ID|Mux41~18_combout\);

-- Location: LCCOMB_X19_Y18_N14
\ID|Mux40~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux40~0_combout\ = (\DF1|q\(29) & (((\ID|register_array[25][23]~regout\) # (\DF1|q\(28))))) # (!\DF1|q\(29) & (\ID|register_array[17][23]~regout\ & ((!\DF1|q\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(29),
	datab => \ID|register_array[17][23]~regout\,
	datac => \ID|register_array[25][23]~regout\,
	datad => \DF1|q\(28),
	combout => \ID|Mux40~0_combout\);

-- Location: LCCOMB_X22_Y15_N24
\ID|Mux40~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux40~1_combout\ = (\DF1|q\(28) & ((\ID|Mux40~0_combout\ & (\ID|register_array[29][23]~regout\)) # (!\ID|Mux40~0_combout\ & ((\ID|register_array[21][23]~regout\))))) # (!\DF1|q\(28) & (((\ID|Mux40~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[29][23]~regout\,
	datab => \DF1|q\(28),
	datac => \ID|register_array[21][23]~regout\,
	datad => \ID|Mux40~0_combout\,
	combout => \ID|Mux40~1_combout\);

-- Location: LCCOMB_X22_Y13_N12
\ID|Mux40~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux40~2_combout\ = (\DF1|q\(29) & (((\DF1|q\(28))))) # (!\DF1|q\(29) & ((\DF1|q\(28) & ((\ID|register_array[22][23]~regout\))) # (!\DF1|q\(28) & (\ID|register_array[18][23]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(29),
	datab => \ID|register_array[18][23]~regout\,
	datac => \ID|register_array[22][23]~regout\,
	datad => \DF1|q\(28),
	combout => \ID|Mux40~2_combout\);

-- Location: LCCOMB_X15_Y15_N24
\ID|Mux40~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux40~4_combout\ = (\DF1|q\(29) & (((\DF1|q\(28))))) # (!\DF1|q\(29) & ((\DF1|q\(28) & ((\ID|register_array[20][23]~regout\))) # (!\DF1|q\(28) & (\ID|register_array[16][23]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(29),
	datab => \ID|register_array[16][23]~regout\,
	datac => \ID|register_array[20][23]~regout\,
	datad => \DF1|q\(28),
	combout => \ID|Mux40~4_combout\);

-- Location: LCCOMB_X16_Y15_N28
\ID|Mux40~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux40~5_combout\ = (\DF1|q\(29) & ((\ID|Mux40~4_combout\ & ((\ID|register_array[28][23]~regout\))) # (!\ID|Mux40~4_combout\ & (\ID|register_array[24][23]~regout\)))) # (!\DF1|q\(29) & (\ID|Mux40~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(29),
	datab => \ID|Mux40~4_combout\,
	datac => \ID|register_array[24][23]~regout\,
	datad => \ID|register_array[28][23]~regout\,
	combout => \ID|Mux40~5_combout\);

-- Location: LCCOMB_X19_Y12_N14
\ID|Mux40~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux40~7_combout\ = (\DF1|q\(29) & (((\ID|register_array[27][23]~regout\) # (\DF1|q\(28))))) # (!\DF1|q\(29) & (\ID|register_array[19][23]~regout\ & ((!\DF1|q\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(29),
	datab => \ID|register_array[19][23]~regout\,
	datac => \ID|register_array[27][23]~regout\,
	datad => \DF1|q\(28),
	combout => \ID|Mux40~7_combout\);

-- Location: LCCOMB_X24_Y8_N12
\ID|Mux40~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux40~10_combout\ = (\DF1|q\(27) & (((\DF1|q\(26))))) # (!\DF1|q\(27) & ((\DF1|q\(26) & ((\ID|register_array[5][23]~regout\))) # (!\DF1|q\(26) & (\ID|register_array[4][23]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(27),
	datab => \ID|register_array[4][23]~regout\,
	datac => \ID|register_array[5][23]~regout\,
	datad => \DF1|q\(26),
	combout => \ID|Mux40~10_combout\);

-- Location: LCCOMB_X16_Y11_N20
\ID|Mux40~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux40~12_combout\ = (\DF1|q\(27) & (((\ID|register_array[10][23]~regout\) # (\DF1|q\(26))))) # (!\DF1|q\(27) & (\ID|register_array[8][23]~regout\ & ((!\DF1|q\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[8][23]~regout\,
	datab => \DF1|q\(27),
	datac => \ID|register_array[10][23]~regout\,
	datad => \DF1|q\(26),
	combout => \ID|Mux40~12_combout\);

-- Location: LCCOMB_X18_Y11_N24
\ID|Mux40~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux40~13_combout\ = (\ID|Mux40~12_combout\ & ((\ID|register_array[11][23]~regout\) # ((!\DF1|q\(26))))) # (!\ID|Mux40~12_combout\ & (((\ID|register_array[9][23]~regout\ & \DF1|q\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux40~12_combout\,
	datab => \ID|register_array[11][23]~regout\,
	datac => \ID|register_array[9][23]~regout\,
	datad => \DF1|q\(26),
	combout => \ID|Mux40~13_combout\);

-- Location: LCCOMB_X25_Y15_N24
\ID|Mux40~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux40~14_combout\ = (\DF1|q\(26) & ((\DF1|q\(27) & ((\ID|register_array[3][23]~regout\))) # (!\DF1|q\(27) & (\ID|register_array[1][23]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(26),
	datab => \ID|register_array[1][23]~regout\,
	datac => \ID|register_array[3][23]~regout\,
	datad => \DF1|q\(27),
	combout => \ID|Mux40~14_combout\);

-- Location: LCCOMB_X26_Y11_N28
\ID|Mux40~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux40~15_combout\ = (\ID|Mux40~14_combout\) # ((\ID|register_array[2][23]~regout\ & (\DF1|q\(27) & !\DF1|q\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[2][23]~regout\,
	datab => \ID|Mux40~14_combout\,
	datac => \DF1|q\(27),
	datad => \DF1|q\(26),
	combout => \ID|Mux40~15_combout\);

-- Location: LCCOMB_X26_Y11_N6
\ID|Mux40~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux40~16_combout\ = (\DF1|q\(29) & (((\ID|Mux40~13_combout\) # (\DF1|q\(28))))) # (!\DF1|q\(29) & (\ID|Mux40~15_combout\ & ((!\DF1|q\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(29),
	datab => \ID|Mux40~15_combout\,
	datac => \ID|Mux40~13_combout\,
	datad => \DF1|q\(28),
	combout => \ID|Mux40~16_combout\);

-- Location: LCCOMB_X25_Y15_N10
\ID|Mux40~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux40~17_combout\ = (\DF1|q\(26) & (((\ID|register_array[13][23]~regout\) # (\DF1|q\(27))))) # (!\DF1|q\(26) & (\ID|register_array[12][23]~regout\ & ((!\DF1|q\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(26),
	datab => \ID|register_array[12][23]~regout\,
	datac => \ID|register_array[13][23]~regout\,
	datad => \DF1|q\(27),
	combout => \ID|Mux40~17_combout\);

-- Location: LCCOMB_X19_Y17_N8
\ID|Mux39~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux39~2_combout\ = (\DF1|q\(29) & ((\DF1|q\(28)) # ((\ID|register_array[26][24]~regout\)))) # (!\DF1|q\(29) & (!\DF1|q\(28) & ((\ID|register_array[18][24]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(29),
	datab => \DF1|q\(28),
	datac => \ID|register_array[26][24]~regout\,
	datad => \ID|register_array[18][24]~regout\,
	combout => \ID|Mux39~2_combout\);

-- Location: LCCOMB_X20_Y16_N12
\ID|Mux39~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux39~3_combout\ = (\ID|Mux39~2_combout\ & ((\ID|register_array[30][24]~regout\) # ((!\DF1|q\(28))))) # (!\ID|Mux39~2_combout\ & (((\ID|register_array[22][24]~regout\ & \DF1|q\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[30][24]~regout\,
	datab => \ID|Mux39~2_combout\,
	datac => \ID|register_array[22][24]~regout\,
	datad => \DF1|q\(28),
	combout => \ID|Mux39~3_combout\);

-- Location: LCCOMB_X16_Y14_N24
\ID|Mux39~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux39~4_combout\ = (\DF1|q\(29) & (((\ID|register_array[24][24]~regout\) # (\DF1|q\(28))))) # (!\DF1|q\(29) & (\ID|register_array[16][24]~regout\ & ((!\DF1|q\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(29),
	datab => \ID|register_array[16][24]~regout\,
	datac => \ID|register_array[24][24]~regout\,
	datad => \DF1|q\(28),
	combout => \ID|Mux39~4_combout\);

-- Location: LCCOMB_X23_Y18_N8
\ID|Mux39~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux39~7_combout\ = (\DF1|q\(29) & (((\DF1|q\(28))))) # (!\DF1|q\(29) & ((\DF1|q\(28) & ((\ID|register_array[23][24]~regout\))) # (!\DF1|q\(28) & (\ID|register_array[19][24]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(29),
	datab => \ID|register_array[19][24]~regout\,
	datac => \ID|register_array[23][24]~regout\,
	datad => \DF1|q\(28),
	combout => \ID|Mux39~7_combout\);

-- Location: LCCOMB_X16_Y11_N8
\ID|Mux39~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux39~10_combout\ = (\DF1|q\(27) & (((\ID|register_array[10][24]~regout\) # (\DF1|q\(26))))) # (!\DF1|q\(27) & (\ID|register_array[8][24]~regout\ & ((!\DF1|q\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(27),
	datab => \ID|register_array[8][24]~regout\,
	datac => \ID|register_array[10][24]~regout\,
	datad => \DF1|q\(26),
	combout => \ID|Mux39~10_combout\);

-- Location: LCCOMB_X16_Y10_N14
\ID|Mux39~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux39~11_combout\ = (\DF1|q\(26) & ((\ID|Mux39~10_combout\ & ((\ID|register_array[11][24]~regout\))) # (!\ID|Mux39~10_combout\ & (\ID|register_array[9][24]~regout\)))) # (!\DF1|q\(26) & (((\ID|Mux39~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[9][24]~regout\,
	datab => \DF1|q\(26),
	datac => \ID|register_array[11][24]~regout\,
	datad => \ID|Mux39~10_combout\,
	combout => \ID|Mux39~11_combout\);

-- Location: LCCOMB_X26_Y14_N20
\ID|Mux38~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux38~7_combout\ = (\DF1|q\(29) & (((\ID|register_array[27][25]~regout\) # (\DF1|q\(28))))) # (!\DF1|q\(29) & (\ID|register_array[19][25]~regout\ & ((!\DF1|q\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[19][25]~regout\,
	datab => \DF1|q\(29),
	datac => \ID|register_array[27][25]~regout\,
	datad => \DF1|q\(28),
	combout => \ID|Mux38~7_combout\);

-- Location: LCCOMB_X24_Y8_N4
\ID|Mux38~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux38~10_combout\ = (\DF1|q\(27) & (((\DF1|q\(26))))) # (!\DF1|q\(27) & ((\DF1|q\(26) & (\ID|register_array[5][25]~regout\)) # (!\DF1|q\(26) & ((\ID|register_array[4][25]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[5][25]~regout\,
	datab => \ID|register_array[4][25]~regout\,
	datac => \DF1|q\(27),
	datad => \DF1|q\(26),
	combout => \ID|Mux38~10_combout\);

-- Location: LCCOMB_X16_Y11_N28
\ID|Mux38~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux38~12_combout\ = (\DF1|q\(27) & (((\ID|register_array[10][25]~regout\) # (\DF1|q\(26))))) # (!\DF1|q\(27) & (\ID|register_array[8][25]~regout\ & ((!\DF1|q\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[8][25]~regout\,
	datab => \DF1|q\(27),
	datac => \ID|register_array[10][25]~regout\,
	datad => \DF1|q\(26),
	combout => \ID|Mux38~12_combout\);

-- Location: LCCOMB_X16_Y10_N18
\ID|Mux38~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux38~13_combout\ = (\DF1|q\(26) & ((\ID|Mux38~12_combout\ & ((\ID|register_array[11][25]~regout\))) # (!\ID|Mux38~12_combout\ & (\ID|register_array[9][25]~regout\)))) # (!\DF1|q\(26) & (((\ID|Mux38~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[9][25]~regout\,
	datab => \DF1|q\(26),
	datac => \ID|register_array[11][25]~regout\,
	datad => \ID|Mux38~12_combout\,
	combout => \ID|Mux38~13_combout\);

-- Location: LCCOMB_X24_Y13_N10
\ID|Mux38~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux38~14_combout\ = (\DF1|q\(26) & ((\DF1|q\(27) & ((\ID|register_array[3][25]~regout\))) # (!\DF1|q\(27) & (\ID|register_array[1][25]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(27),
	datab => \ID|register_array[1][25]~regout\,
	datac => \ID|register_array[3][25]~regout\,
	datad => \DF1|q\(26),
	combout => \ID|Mux38~14_combout\);

-- Location: LCCOMB_X24_Y17_N10
\ID|Mux38~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux38~15_combout\ = (\ID|Mux38~14_combout\) # ((\DF1|q\(27) & (\ID|register_array[2][25]~regout\ & !\DF1|q\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(27),
	datab => \ID|register_array[2][25]~regout\,
	datac => \ID|Mux38~14_combout\,
	datad => \DF1|q\(26),
	combout => \ID|Mux38~15_combout\);

-- Location: LCCOMB_X24_Y17_N20
\ID|Mux38~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux38~16_combout\ = (\DF1|q\(28) & (((\DF1|q\(29))))) # (!\DF1|q\(28) & ((\DF1|q\(29) & ((\ID|Mux38~13_combout\))) # (!\DF1|q\(29) & (\ID|Mux38~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux38~15_combout\,
	datab => \ID|Mux38~13_combout\,
	datac => \DF1|q\(28),
	datad => \DF1|q\(29),
	combout => \ID|Mux38~16_combout\);

-- Location: LCCOMB_X26_Y13_N24
\ID|Mux38~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux38~17_combout\ = (\DF1|q\(26) & ((\DF1|q\(27)) # ((\ID|register_array[13][25]~regout\)))) # (!\DF1|q\(26) & (!\DF1|q\(27) & ((\ID|register_array[12][25]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(26),
	datab => \DF1|q\(27),
	datac => \ID|register_array[13][25]~regout\,
	datad => \ID|register_array[12][25]~regout\,
	combout => \ID|Mux38~17_combout\);

-- Location: LCCOMB_X19_Y17_N16
\ID|Mux37~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux37~2_combout\ = (\DF1|q\(29) & ((\DF1|q\(28)) # ((\ID|register_array[26][26]~regout\)))) # (!\DF1|q\(29) & (!\DF1|q\(28) & ((\ID|register_array[18][26]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(29),
	datab => \DF1|q\(28),
	datac => \ID|register_array[26][26]~regout\,
	datad => \ID|register_array[18][26]~regout\,
	combout => \ID|Mux37~2_combout\);

-- Location: LCCOMB_X20_Y16_N8
\ID|Mux37~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux37~3_combout\ = (\ID|Mux37~2_combout\ & ((\ID|register_array[30][26]~regout\) # ((!\DF1|q\(28))))) # (!\ID|Mux37~2_combout\ & (((\ID|register_array[22][26]~regout\ & \DF1|q\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux37~2_combout\,
	datab => \ID|register_array[30][26]~regout\,
	datac => \ID|register_array[22][26]~regout\,
	datad => \DF1|q\(28),
	combout => \ID|Mux37~3_combout\);

-- Location: LCCOMB_X16_Y14_N28
\ID|Mux37~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux37~4_combout\ = (\DF1|q\(29) & (((\ID|register_array[24][26]~regout\) # (\DF1|q\(28))))) # (!\DF1|q\(29) & (\ID|register_array[16][26]~regout\ & ((!\DF1|q\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(29),
	datab => \ID|register_array[16][26]~regout\,
	datac => \ID|register_array[24][26]~regout\,
	datad => \DF1|q\(28),
	combout => \ID|Mux37~4_combout\);

-- Location: LCCOMB_X21_Y17_N6
\ID|Mux37~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux37~5_combout\ = (\ID|Mux37~4_combout\ & (((\ID|register_array[28][26]~regout\) # (!\DF1|q\(28))))) # (!\ID|Mux37~4_combout\ & (\ID|register_array[20][26]~regout\ & ((\DF1|q\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[20][26]~regout\,
	datab => \ID|Mux37~4_combout\,
	datac => \ID|register_array[28][26]~regout\,
	datad => \DF1|q\(28),
	combout => \ID|Mux37~5_combout\);

-- Location: LCCOMB_X27_Y10_N24
\ID|Mux37~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux37~6_combout\ = (\DF1|q\(27) & ((\ID|Mux37~3_combout\) # ((\DF1|q\(26))))) # (!\DF1|q\(27) & (((\ID|Mux37~5_combout\ & !\DF1|q\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux37~3_combout\,
	datab => \ID|Mux37~5_combout\,
	datac => \DF1|q\(27),
	datad => \DF1|q\(26),
	combout => \ID|Mux37~6_combout\);

-- Location: LCCOMB_X16_Y11_N16
\ID|Mux37~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux37~10_combout\ = (\DF1|q\(27) & (((\ID|register_array[10][26]~regout\) # (\DF1|q\(26))))) # (!\DF1|q\(27) & (\ID|register_array[8][26]~regout\ & ((!\DF1|q\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[8][26]~regout\,
	datab => \DF1|q\(27),
	datac => \ID|register_array[10][26]~regout\,
	datad => \DF1|q\(26),
	combout => \ID|Mux37~10_combout\);

-- Location: LCCOMB_X22_Y8_N12
\ID|Mux37~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux37~12_combout\ = (\DF1|q\(27) & (((\DF1|q\(26))))) # (!\DF1|q\(27) & ((\DF1|q\(26) & ((\ID|register_array[5][26]~regout\))) # (!\DF1|q\(26) & (\ID|register_array[4][26]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(27),
	datab => \ID|register_array[4][26]~regout\,
	datac => \ID|register_array[5][26]~regout\,
	datad => \DF1|q\(26),
	combout => \ID|Mux37~12_combout\);

-- Location: LCCOMB_X26_Y10_N2
\ID|Mux37~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux37~13_combout\ = (\ID|Mux37~12_combout\ & (((\ID|register_array[7][26]~regout\) # (!\DF1|q\(27))))) # (!\ID|Mux37~12_combout\ & (\ID|register_array[6][26]~regout\ & ((\DF1|q\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[6][26]~regout\,
	datab => \ID|Mux37~12_combout\,
	datac => \ID|register_array[7][26]~regout\,
	datad => \DF1|q\(27),
	combout => \ID|Mux37~13_combout\);

-- Location: LCCOMB_X24_Y13_N30
\ID|Mux37~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux37~14_combout\ = (\DF1|q\(26) & ((\DF1|q\(27) & ((\ID|register_array[3][26]~regout\))) # (!\DF1|q\(27) & (\ID|register_array[1][26]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(27),
	datab => \ID|register_array[1][26]~regout\,
	datac => \ID|register_array[3][26]~regout\,
	datad => \DF1|q\(26),
	combout => \ID|Mux37~14_combout\);

-- Location: LCCOMB_X27_Y10_N28
\ID|Mux37~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux37~15_combout\ = (\ID|Mux37~14_combout\) # ((\ID|register_array[2][26]~regout\ & (\DF1|q\(27) & !\DF1|q\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[2][26]~regout\,
	datab => \ID|Mux37~14_combout\,
	datac => \DF1|q\(27),
	datad => \DF1|q\(26),
	combout => \ID|Mux37~15_combout\);

-- Location: LCCOMB_X27_Y10_N6
\ID|Mux37~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux37~16_combout\ = (\DF1|q\(28) & ((\ID|Mux37~13_combout\) # ((\DF1|q\(29))))) # (!\DF1|q\(28) & (((\ID|Mux37~15_combout\ & !\DF1|q\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux37~13_combout\,
	datab => \ID|Mux37~15_combout\,
	datac => \DF1|q\(28),
	datad => \DF1|q\(29),
	combout => \ID|Mux37~16_combout\);

-- Location: LCCOMB_X22_Y13_N16
\ID|Mux36~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux36~2_combout\ = (\DF1|q\(29) & (((\DF1|q\(28))))) # (!\DF1|q\(29) & ((\DF1|q\(28) & ((\ID|register_array[22][27]~regout\))) # (!\DF1|q\(28) & (\ID|register_array[18][27]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(29),
	datab => \ID|register_array[18][27]~regout\,
	datac => \ID|register_array[22][27]~regout\,
	datad => \DF1|q\(28),
	combout => \ID|Mux36~2_combout\);

-- Location: LCCOMB_X21_Y13_N8
\ID|Mux36~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux36~3_combout\ = (\ID|Mux36~2_combout\ & ((\ID|register_array[30][27]~regout\) # ((!\DF1|q\(29))))) # (!\ID|Mux36~2_combout\ & (((\ID|register_array[26][27]~regout\ & \DF1|q\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux36~2_combout\,
	datab => \ID|register_array[30][27]~regout\,
	datac => \ID|register_array[26][27]~regout\,
	datad => \DF1|q\(29),
	combout => \ID|Mux36~3_combout\);

-- Location: LCCOMB_X19_Y12_N0
\ID|Mux36~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux36~7_combout\ = (\DF1|q\(29) & (((\ID|register_array[27][27]~regout\) # (\DF1|q\(28))))) # (!\DF1|q\(29) & (\ID|register_array[19][27]~regout\ & ((!\DF1|q\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(29),
	datab => \ID|register_array[19][27]~regout\,
	datac => \ID|register_array[27][27]~regout\,
	datad => \DF1|q\(28),
	combout => \ID|Mux36~7_combout\);

-- Location: LCCOMB_X18_Y12_N28
\ID|Mux36~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux36~8_combout\ = (\DF1|q\(28) & ((\ID|Mux36~7_combout\ & ((\ID|register_array[31][27]~regout\))) # (!\ID|Mux36~7_combout\ & (\ID|register_array[23][27]~regout\)))) # (!\DF1|q\(28) & (\ID|Mux36~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(28),
	datab => \ID|Mux36~7_combout\,
	datac => \ID|register_array[23][27]~regout\,
	datad => \ID|register_array[31][27]~regout\,
	combout => \ID|Mux36~8_combout\);

-- Location: LCCOMB_X24_Y8_N16
\ID|Mux36~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux36~10_combout\ = (\DF1|q\(27) & (((\DF1|q\(26))))) # (!\DF1|q\(27) & ((\DF1|q\(26) & ((\ID|register_array[5][27]~regout\))) # (!\DF1|q\(26) & (\ID|register_array[4][27]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(27),
	datab => \ID|register_array[4][27]~regout\,
	datac => \ID|register_array[5][27]~regout\,
	datad => \DF1|q\(26),
	combout => \ID|Mux36~10_combout\);

-- Location: LCCOMB_X24_Y10_N18
\ID|Mux36~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux36~11_combout\ = (\DF1|q\(27) & ((\ID|Mux36~10_combout\ & ((\ID|register_array[7][27]~regout\))) # (!\ID|Mux36~10_combout\ & (\ID|register_array[6][27]~regout\)))) # (!\DF1|q\(27) & (((\ID|Mux36~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[6][27]~regout\,
	datab => \DF1|q\(27),
	datac => \ID|register_array[7][27]~regout\,
	datad => \ID|Mux36~10_combout\,
	combout => \ID|Mux36~11_combout\);

-- Location: LCCOMB_X24_Y13_N18
\ID|Mux36~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux36~14_combout\ = (\DF1|q\(26) & ((\DF1|q\(27) & ((\ID|register_array[3][27]~regout\))) # (!\DF1|q\(27) & (\ID|register_array[1][27]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(27),
	datab => \ID|register_array[1][27]~regout\,
	datac => \ID|register_array[3][27]~regout\,
	datad => \DF1|q\(26),
	combout => \ID|Mux36~14_combout\);

-- Location: LCCOMB_X20_Y13_N12
\ID|Mux35~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux35~0_combout\ = (\DF1|q\(28) & ((\DF1|q\(29)) # ((\ID|register_array[21][28]~regout\)))) # (!\DF1|q\(28) & (!\DF1|q\(29) & ((\ID|register_array[17][28]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(28),
	datab => \DF1|q\(29),
	datac => \ID|register_array[21][28]~regout\,
	datad => \ID|register_array[17][28]~regout\,
	combout => \ID|Mux35~0_combout\);

-- Location: LCCOMB_X23_Y13_N16
\ID|Mux35~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux35~1_combout\ = (\DF1|q\(29) & ((\ID|Mux35~0_combout\ & (\ID|register_array[29][28]~regout\)) # (!\ID|Mux35~0_combout\ & ((\ID|register_array[25][28]~regout\))))) # (!\DF1|q\(29) & (\ID|Mux35~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(29),
	datab => \ID|Mux35~0_combout\,
	datac => \ID|register_array[29][28]~regout\,
	datad => \ID|register_array[25][28]~regout\,
	combout => \ID|Mux35~1_combout\);

-- Location: LCCOMB_X16_Y11_N12
\ID|Mux35~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux35~10_combout\ = (\DF1|q\(27) & (((\ID|register_array[10][28]~regout\) # (\DF1|q\(26))))) # (!\DF1|q\(27) & (\ID|register_array[8][28]~regout\ & ((!\DF1|q\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[8][28]~regout\,
	datab => \DF1|q\(27),
	datac => \ID|register_array[10][28]~regout\,
	datad => \DF1|q\(26),
	combout => \ID|Mux35~10_combout\);

-- Location: LCCOMB_X24_Y8_N28
\ID|Mux35~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux35~12_combout\ = (\DF1|q\(27) & (((\DF1|q\(26))))) # (!\DF1|q\(27) & ((\DF1|q\(26) & ((\ID|register_array[5][28]~regout\))) # (!\DF1|q\(26) & (\ID|register_array[4][28]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(27),
	datab => \ID|register_array[4][28]~regout\,
	datac => \ID|register_array[5][28]~regout\,
	datad => \DF1|q\(26),
	combout => \ID|Mux35~12_combout\);

-- Location: LCCOMB_X25_Y8_N4
\ID|Mux35~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux35~13_combout\ = (\ID|Mux35~12_combout\ & ((\ID|register_array[7][28]~regout\) # ((!\DF1|q\(27))))) # (!\ID|Mux35~12_combout\ & (((\ID|register_array[6][28]~regout\ & \DF1|q\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[7][28]~regout\,
	datab => \ID|Mux35~12_combout\,
	datac => \ID|register_array[6][28]~regout\,
	datad => \DF1|q\(27),
	combout => \ID|Mux35~13_combout\);

-- Location: LCCOMB_X24_Y13_N14
\ID|Mux35~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux35~14_combout\ = (\DF1|q\(26) & ((\DF1|q\(27) & ((\ID|register_array[3][28]~regout\))) # (!\DF1|q\(27) & (\ID|register_array[1][28]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(27),
	datab => \ID|register_array[1][28]~regout\,
	datac => \ID|register_array[3][28]~regout\,
	datad => \DF1|q\(26),
	combout => \ID|Mux35~14_combout\);

-- Location: LCCOMB_X26_Y16_N4
\ID|Mux35~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux35~15_combout\ = (\ID|Mux35~14_combout\) # ((\ID|register_array[2][28]~regout\ & (\DF1|q\(27) & !\DF1|q\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[2][28]~regout\,
	datab => \DF1|q\(27),
	datac => \DF1|q\(26),
	datad => \ID|Mux35~14_combout\,
	combout => \ID|Mux35~15_combout\);

-- Location: LCCOMB_X26_Y16_N6
\ID|Mux35~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux35~16_combout\ = (\DF1|q\(29) & (((\DF1|q\(28))))) # (!\DF1|q\(29) & ((\DF1|q\(28) & (\ID|Mux35~13_combout\)) # (!\DF1|q\(28) & ((\ID|Mux35~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(29),
	datab => \ID|Mux35~13_combout\,
	datac => \ID|Mux35~15_combout\,
	datad => \DF1|q\(28),
	combout => \ID|Mux35~16_combout\);

-- Location: LCCOMB_X26_Y13_N12
\ID|Mux35~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux35~17_combout\ = (\DF1|q\(26) & ((\DF1|q\(27)) # ((\ID|register_array[13][28]~regout\)))) # (!\DF1|q\(26) & (!\DF1|q\(27) & ((\ID|register_array[12][28]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(26),
	datab => \DF1|q\(27),
	datac => \ID|register_array[13][28]~regout\,
	datad => \ID|register_array[12][28]~regout\,
	combout => \ID|Mux35~17_combout\);

-- Location: LCCOMB_X24_Y13_N16
\ID|Mux34~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux34~0_combout\ = (\DF1|q\(28) & (\DF1|q\(29))) # (!\DF1|q\(28) & ((\DF1|q\(29) & (\ID|register_array[25][29]~regout\)) # (!\DF1|q\(29) & ((\ID|register_array[17][29]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(28),
	datab => \DF1|q\(29),
	datac => \ID|register_array[25][29]~regout\,
	datad => \ID|register_array[17][29]~regout\,
	combout => \ID|Mux34~0_combout\);

-- Location: LCCOMB_X21_Y18_N6
\ID|Mux34~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux34~1_combout\ = (\ID|Mux34~0_combout\ & (((\ID|register_array[29][29]~regout\) # (!\DF1|q\(28))))) # (!\ID|Mux34~0_combout\ & (\ID|register_array[21][29]~regout\ & ((\DF1|q\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[21][29]~regout\,
	datab => \ID|Mux34~0_combout\,
	datac => \ID|register_array[29][29]~regout\,
	datad => \DF1|q\(28),
	combout => \ID|Mux34~1_combout\);

-- Location: LCCOMB_X15_Y18_N16
\ID|Mux34~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux34~2_combout\ = (\DF1|q\(28) & (((\ID|register_array[22][29]~regout\) # (\DF1|q\(29))))) # (!\DF1|q\(28) & (\ID|register_array[18][29]~regout\ & ((!\DF1|q\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[18][29]~regout\,
	datab => \DF1|q\(28),
	datac => \ID|register_array[22][29]~regout\,
	datad => \DF1|q\(29),
	combout => \ID|Mux34~2_combout\);

-- Location: LCCOMB_X14_Y13_N26
\ID|Mux34~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux34~3_combout\ = (\DF1|q\(29) & ((\ID|Mux34~2_combout\ & (\ID|register_array[30][29]~regout\)) # (!\ID|Mux34~2_combout\ & ((\ID|register_array[26][29]~regout\))))) # (!\DF1|q\(29) & (((\ID|Mux34~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(29),
	datab => \ID|register_array[30][29]~regout\,
	datac => \ID|register_array[26][29]~regout\,
	datad => \ID|Mux34~2_combout\,
	combout => \ID|Mux34~3_combout\);

-- Location: LCCOMB_X15_Y16_N22
\ID|Mux34~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux34~4_combout\ = (\DF1|q\(28) & (((\ID|register_array[20][29]~regout\) # (\DF1|q\(29))))) # (!\DF1|q\(28) & (\ID|register_array[16][29]~regout\ & ((!\DF1|q\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[16][29]~regout\,
	datab => \DF1|q\(28),
	datac => \ID|register_array[20][29]~regout\,
	datad => \DF1|q\(29),
	combout => \ID|Mux34~4_combout\);

-- Location: LCCOMB_X26_Y14_N24
\ID|Mux34~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux34~7_combout\ = (\DF1|q\(28) & (\DF1|q\(29))) # (!\DF1|q\(28) & ((\DF1|q\(29) & (\ID|register_array[27][29]~regout\)) # (!\DF1|q\(29) & ((\ID|register_array[19][29]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(28),
	datab => \DF1|q\(29),
	datac => \ID|register_array[27][29]~regout\,
	datad => \ID|register_array[19][29]~regout\,
	combout => \ID|Mux34~7_combout\);

-- Location: LCCOMB_X24_Y8_N24
\ID|Mux34~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux34~10_combout\ = (\DF1|q\(27) & (((\DF1|q\(26))))) # (!\DF1|q\(27) & ((\DF1|q\(26) & ((\ID|register_array[5][29]~regout\))) # (!\DF1|q\(26) & (\ID|register_array[4][29]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(27),
	datab => \ID|register_array[4][29]~regout\,
	datac => \ID|register_array[5][29]~regout\,
	datad => \DF1|q\(26),
	combout => \ID|Mux34~10_combout\);

-- Location: LCCOMB_X24_Y10_N20
\ID|Mux34~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux34~11_combout\ = (\DF1|q\(27) & ((\ID|Mux34~10_combout\ & ((\ID|register_array[7][29]~regout\))) # (!\ID|Mux34~10_combout\ & (\ID|register_array[6][29]~regout\)))) # (!\DF1|q\(27) & (\ID|Mux34~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(27),
	datab => \ID|Mux34~10_combout\,
	datac => \ID|register_array[6][29]~regout\,
	datad => \ID|register_array[7][29]~regout\,
	combout => \ID|Mux34~11_combout\);

-- Location: LCCOMB_X16_Y11_N24
\ID|Mux34~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux34~12_combout\ = (\DF1|q\(27) & (((\ID|register_array[10][29]~regout\) # (\DF1|q\(26))))) # (!\DF1|q\(27) & (\ID|register_array[8][29]~regout\ & ((!\DF1|q\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(27),
	datab => \ID|register_array[8][29]~regout\,
	datac => \ID|register_array[10][29]~regout\,
	datad => \DF1|q\(26),
	combout => \ID|Mux34~12_combout\);

-- Location: LCCOMB_X20_Y11_N10
\ID|Mux34~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux34~13_combout\ = (\ID|Mux34~12_combout\ & (((\ID|register_array[11][29]~regout\) # (!\DF1|q\(26))))) # (!\ID|Mux34~12_combout\ & (\ID|register_array[9][29]~regout\ & ((\DF1|q\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux34~12_combout\,
	datab => \ID|register_array[9][29]~regout\,
	datac => \ID|register_array[11][29]~regout\,
	datad => \DF1|q\(26),
	combout => \ID|Mux34~13_combout\);

-- Location: LCCOMB_X24_Y13_N26
\ID|Mux34~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux34~14_combout\ = (\DF1|q\(26) & ((\DF1|q\(27) & ((\ID|register_array[3][29]~regout\))) # (!\DF1|q\(27) & (\ID|register_array[1][29]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(27),
	datab => \ID|register_array[1][29]~regout\,
	datac => \ID|register_array[3][29]~regout\,
	datad => \DF1|q\(26),
	combout => \ID|Mux34~14_combout\);

-- Location: LCCOMB_X24_Y17_N0
\ID|Mux34~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux34~15_combout\ = (\ID|Mux34~14_combout\) # ((\DF1|q\(27) & (\ID|register_array[2][29]~regout\ & !\DF1|q\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(27),
	datab => \ID|register_array[2][29]~regout\,
	datac => \ID|Mux34~14_combout\,
	datad => \DF1|q\(26),
	combout => \ID|Mux34~15_combout\);

-- Location: LCCOMB_X24_Y17_N2
\ID|Mux34~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux34~16_combout\ = (\DF1|q\(28) & (((\DF1|q\(29))))) # (!\DF1|q\(28) & ((\DF1|q\(29) & (\ID|Mux34~13_combout\)) # (!\DF1|q\(29) & ((\ID|Mux34~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux34~13_combout\,
	datab => \ID|Mux34~15_combout\,
	datac => \DF1|q\(28),
	datad => \DF1|q\(29),
	combout => \ID|Mux34~16_combout\);

-- Location: LCCOMB_X26_Y13_N8
\ID|Mux34~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux34~17_combout\ = (\DF1|q\(26) & (((\ID|register_array[13][29]~regout\) # (\DF1|q\(27))))) # (!\DF1|q\(26) & (\ID|register_array[12][29]~regout\ & ((!\DF1|q\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(26),
	datab => \ID|register_array[12][29]~regout\,
	datac => \ID|register_array[13][29]~regout\,
	datad => \DF1|q\(27),
	combout => \ID|Mux34~17_combout\);

-- Location: LCCOMB_X27_Y17_N2
\ID|Mux34~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux34~18_combout\ = (\DF1|q\(27) & ((\ID|Mux34~17_combout\ & (\ID|register_array[15][29]~regout\)) # (!\ID|Mux34~17_combout\ & ((\ID|register_array[14][29]~regout\))))) # (!\DF1|q\(27) & (((\ID|Mux34~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[15][29]~regout\,
	datab => \DF1|q\(27),
	datac => \ID|register_array[14][29]~regout\,
	datad => \ID|Mux34~17_combout\,
	combout => \ID|Mux34~18_combout\);

-- Location: LCCOMB_X24_Y17_N28
\ID|Mux34~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux34~19_combout\ = (\ID|Mux34~16_combout\ & (((\ID|Mux34~18_combout\) # (!\DF1|q\(28))))) # (!\ID|Mux34~16_combout\ & (\ID|Mux34~11_combout\ & (\DF1|q\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux34~11_combout\,
	datab => \ID|Mux34~16_combout\,
	datac => \DF1|q\(28),
	datad => \ID|Mux34~18_combout\,
	combout => \ID|Mux34~19_combout\);

-- Location: LCCOMB_X20_Y13_N0
\ID|Mux33~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux33~0_combout\ = (\DF1|q\(28) & (((\ID|register_array[21][30]~regout\) # (\DF1|q\(29))))) # (!\DF1|q\(28) & (\ID|register_array[17][30]~regout\ & ((!\DF1|q\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(28),
	datab => \ID|register_array[17][30]~regout\,
	datac => \ID|register_array[21][30]~regout\,
	datad => \DF1|q\(29),
	combout => \ID|Mux33~0_combout\);

-- Location: LCCOMB_X19_Y17_N24
\ID|Mux33~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux33~2_combout\ = (\DF1|q\(29) & ((\DF1|q\(28)) # ((\ID|register_array[26][30]~regout\)))) # (!\DF1|q\(29) & (!\DF1|q\(28) & ((\ID|register_array[18][30]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(29),
	datab => \DF1|q\(28),
	datac => \ID|register_array[26][30]~regout\,
	datad => \ID|register_array[18][30]~regout\,
	combout => \ID|Mux33~2_combout\);

-- Location: LCCOMB_X23_Y17_N6
\ID|Mux33~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux33~3_combout\ = (\DF1|q\(28) & ((\ID|Mux33~2_combout\ & (\ID|register_array[30][30]~regout\)) # (!\ID|Mux33~2_combout\ & ((\ID|register_array[22][30]~regout\))))) # (!\DF1|q\(28) & (((\ID|Mux33~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(28),
	datab => \ID|register_array[30][30]~regout\,
	datac => \ID|register_array[22][30]~regout\,
	datad => \ID|Mux33~2_combout\,
	combout => \ID|Mux33~3_combout\);

-- Location: LCCOMB_X16_Y14_N12
\ID|Mux33~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux33~4_combout\ = (\DF1|q\(29) & (((\ID|register_array[24][30]~regout\) # (\DF1|q\(28))))) # (!\DF1|q\(29) & (\ID|register_array[16][30]~regout\ & ((!\DF1|q\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(29),
	datab => \ID|register_array[16][30]~regout\,
	datac => \ID|register_array[24][30]~regout\,
	datad => \DF1|q\(28),
	combout => \ID|Mux33~4_combout\);

-- Location: LCCOMB_X19_Y16_N10
\ID|Mux33~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux33~5_combout\ = (\DF1|q\(28) & ((\ID|Mux33~4_combout\ & ((\ID|register_array[28][30]~regout\))) # (!\ID|Mux33~4_combout\ & (\ID|register_array[20][30]~regout\)))) # (!\DF1|q\(28) & (((\ID|Mux33~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(28),
	datab => \ID|register_array[20][30]~regout\,
	datac => \ID|register_array[28][30]~regout\,
	datad => \ID|Mux33~4_combout\,
	combout => \ID|Mux33~5_combout\);

-- Location: LCCOMB_X19_Y16_N16
\ID|Mux33~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux33~6_combout\ = (\DF1|q\(27) & ((\ID|Mux33~3_combout\) # ((\DF1|q\(26))))) # (!\DF1|q\(27) & (((!\DF1|q\(26) & \ID|Mux33~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(27),
	datab => \ID|Mux33~3_combout\,
	datac => \DF1|q\(26),
	datad => \ID|Mux33~5_combout\,
	combout => \ID|Mux33~6_combout\);

-- Location: LCCOMB_X16_Y11_N4
\ID|Mux33~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux33~10_combout\ = (\DF1|q\(27) & (((\ID|register_array[10][30]~regout\) # (\DF1|q\(26))))) # (!\DF1|q\(27) & (\ID|register_array[8][30]~regout\ & ((!\DF1|q\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[8][30]~regout\,
	datab => \DF1|q\(27),
	datac => \ID|register_array[10][30]~regout\,
	datad => \DF1|q\(26),
	combout => \ID|Mux33~10_combout\);

-- Location: LCCOMB_X24_Y13_N22
\ID|Mux33~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux33~14_combout\ = (\DF1|q\(26) & ((\DF1|q\(27) & ((\ID|register_array[3][30]~regout\))) # (!\DF1|q\(27) & (\ID|register_array[1][30]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(27),
	datab => \ID|register_array[1][30]~regout\,
	datac => \ID|register_array[3][30]~regout\,
	datad => \DF1|q\(26),
	combout => \ID|Mux33~14_combout\);

-- Location: LCCOMB_X27_Y13_N12
\ID|Mux33~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux33~15_combout\ = (\ID|Mux33~14_combout\) # ((\ID|register_array[2][30]~regout\ & (!\DF1|q\(26) & \DF1|q\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[2][30]~regout\,
	datab => \ID|Mux33~14_combout\,
	datac => \DF1|q\(26),
	datad => \DF1|q\(27),
	combout => \ID|Mux33~15_combout\);

-- Location: LCCOMB_X14_Y14_N0
\ID|Mux32~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux32~0_combout\ = (\DF1|q\(29) & (((\ID|register_array[25][31]~regout\) # (\DF1|q\(28))))) # (!\DF1|q\(29) & (\ID|register_array[17][31]~regout\ & ((!\DF1|q\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(29),
	datab => \ID|register_array[17][31]~regout\,
	datac => \ID|register_array[25][31]~regout\,
	datad => \DF1|q\(28),
	combout => \ID|Mux32~0_combout\);

-- Location: LCCOMB_X18_Y14_N16
\ID|Mux32~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux32~1_combout\ = (\ID|Mux32~0_combout\ & ((\ID|register_array[29][31]~regout\) # ((!\DF1|q\(28))))) # (!\ID|Mux32~0_combout\ & (((\ID|register_array[21][31]~regout\ & \DF1|q\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[29][31]~regout\,
	datab => \ID|Mux32~0_combout\,
	datac => \ID|register_array[21][31]~regout\,
	datad => \DF1|q\(28),
	combout => \ID|Mux32~1_combout\);

-- Location: LCCOMB_X24_Y9_N18
\ID|Mux32~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux32~10_combout\ = (\DF1|q\(27) & (((\DF1|q\(26))))) # (!\DF1|q\(27) & ((\DF1|q\(26) & ((\ID|register_array[5][31]~regout\))) # (!\DF1|q\(26) & (\ID|register_array[4][31]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(27),
	datab => \ID|register_array[4][31]~regout\,
	datac => \ID|register_array[5][31]~regout\,
	datad => \DF1|q\(26),
	combout => \ID|Mux32~10_combout\);

-- Location: LCCOMB_X24_Y10_N8
\ID|Mux32~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux32~11_combout\ = (\DF1|q\(27) & ((\ID|Mux32~10_combout\ & (\ID|register_array[7][31]~regout\)) # (!\ID|Mux32~10_combout\ & ((\ID|register_array[6][31]~regout\))))) # (!\DF1|q\(27) & (((\ID|Mux32~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(27),
	datab => \ID|register_array[7][31]~regout\,
	datac => \ID|register_array[6][31]~regout\,
	datad => \ID|Mux32~10_combout\,
	combout => \ID|Mux32~11_combout\);

-- Location: LCFF_X33_Y10_N1
\DF4|q[44]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF4|q~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF4|q\(44));

-- Location: LCFF_X26_Y12_N21
\DF4|q[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF4|q~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF4|q\(14));

-- Location: LCFF_X30_Y11_N11
\DF4|q[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF4|q~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF4|q\(17));

-- Location: LCFF_X30_Y11_N21
\DF4|q[52]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF4|q~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF4|q\(52));

-- Location: LCFF_X26_Y12_N15
\DF4|q[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF4|q~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF4|q\(22));

-- Location: LCFF_X29_Y15_N25
\DF4|q[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF4|q~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF4|q\(25));

-- Location: LCFF_X29_Y13_N13
\DF4|q[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF4|q~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF4|q\(27));

-- Location: LCFF_X24_Y18_N9
\DF4|q[67]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF4|q~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF4|q\(67));

-- Location: LCFF_X30_Y13_N11
\DF4|q[68]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF4|q~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF4|q\(68));

-- Location: LCCOMB_X35_Y10_N28
\HU|ForwardBD~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \HU|ForwardBD~1_combout\ = (\DF3|q\(5) & (\DF1|q\(28) & (\DF3|q\(6) $ (!\DF1|q\(29))))) # (!\DF3|q\(5) & (!\DF1|q\(28) & (\DF3|q\(6) $ (!\DF1|q\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF3|q\(5),
	datab => \DF3|q\(6),
	datac => \DF1|q\(28),
	datad => \DF1|q\(29),
	combout => \HU|ForwardBD~1_combout\);

-- Location: LCCOMB_X33_Y10_N30
\HU|ForwardAD~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \HU|ForwardAD~0_combout\ = (\DF1|q\(32) & (\DF3|q\(4) & (\DF3|q\(3) $ (!\DF1|q\(31))))) # (!\DF1|q\(32) & (!\DF3|q\(4) & (\DF3|q\(3) $ (!\DF1|q\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(32),
	datab => \DF3|q\(3),
	datac => \DF3|q\(4),
	datad => \DF1|q\(31),
	combout => \HU|ForwardAD~0_combout\);

-- Location: LCCOMB_X35_Y10_N22
\HU|ForwardAD~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \HU|ForwardAD~1_combout\ = (\DF3|q\(6) & (\DF1|q\(34) & (\DF3|q\(5) $ (!\DF1|q\(33))))) # (!\DF3|q\(6) & (!\DF1|q\(34) & (\DF3|q\(5) $ (!\DF1|q\(33)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF3|q\(6),
	datab => \DF3|q\(5),
	datac => \DF1|q\(34),
	datad => \DF1|q\(33),
	combout => \HU|ForwardAD~1_combout\);

-- Location: LCCOMB_X32_Y10_N20
\HU|ForwardAD~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \HU|ForwardAD~2_combout\ = (\HU|ForwardAD~0_combout\ & (\HU|ForwardAD~1_combout\ & (\DF3|q\(7) $ (!\DF1|q\(35)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HU|ForwardAD~0_combout\,
	datab => \DF3|q\(7),
	datac => \HU|ForwardAD~1_combout\,
	datad => \DF1|q\(35),
	combout => \HU|ForwardAD~2_combout\);

-- Location: LCCOMB_X26_Y9_N28
\ID|muxEqua1[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|muxEqua1[1]~1_combout\ = (\HU|ForwardAD~3_combout\ & ((\DF3|q\(41)))) # (!\HU|ForwardAD~3_combout\ & (\ID|Mux30~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HU|ForwardAD~3_combout\,
	datac => \ID|Mux30~20_combout\,
	datad => \DF3|q\(41),
	combout => \ID|muxEqua1[1]~1_combout\);

-- Location: LCCOMB_X26_Y9_N6
\ID|Equal0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Equal0~1_combout\ = \ID|muxEqua1[1]~1_combout\ $ (((\HU|ForwardBD~3_combout\ & ((\DF3|q\(41)))) # (!\HU|ForwardBD~3_combout\ & (\ID|Mux62~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011010011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HU|ForwardBD~3_combout\,
	datab => \ID|muxEqua1[1]~1_combout\,
	datac => \ID|Mux62~20_combout\,
	datad => \DF3|q\(41),
	combout => \ID|Equal0~1_combout\);

-- Location: LCCOMB_X26_Y9_N20
\ID|muxEqua1[6]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|muxEqua1[6]~6_combout\ = (\HU|ForwardAD~3_combout\ & (\DF3|q\(46))) # (!\HU|ForwardAD~3_combout\ & ((\ID|Mux25~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HU|ForwardAD~3_combout\,
	datac => \DF3|q\(46),
	datad => \ID|Mux25~20_combout\,
	combout => \ID|muxEqua1[6]~6_combout\);

-- Location: LCCOMB_X26_Y9_N24
\ID|muxEqua1[7]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|muxEqua1[7]~7_combout\ = (\HU|ForwardAD~3_combout\ & (\DF3|q\(47))) # (!\HU|ForwardAD~3_combout\ & ((\ID|Mux24~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF3|q\(47),
	datac => \HU|ForwardAD~3_combout\,
	datad => \ID|Mux24~20_combout\,
	combout => \ID|muxEqua1[7]~7_combout\);

-- Location: LCCOMB_X26_Y9_N18
\ID|Equal0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Equal0~8_combout\ = \ID|muxEqua1[7]~7_combout\ $ (((\HU|ForwardBD~3_combout\ & (\DF3|q\(47))) # (!\HU|ForwardBD~3_combout\ & ((\ID|Mux56~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001101101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF3|q\(47),
	datab => \ID|muxEqua1[7]~7_combout\,
	datac => \HU|ForwardBD~3_combout\,
	datad => \ID|Mux56~20_combout\,
	combout => \ID|Equal0~8_combout\);

-- Location: LCCOMB_X29_Y11_N16
\ID|muxEqua1[8]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|muxEqua1[8]~8_combout\ = (\HU|ForwardAD~3_combout\ & (\DF3|q\(48))) # (!\HU|ForwardAD~3_combout\ & ((\ID|Mux23~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HU|ForwardAD~3_combout\,
	datac => \DF3|q\(48),
	datad => \ID|Mux23~20_combout\,
	combout => \ID|muxEqua1[8]~8_combout\);

-- Location: LCCOMB_X29_Y11_N12
\ID|muxEqua1[9]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|muxEqua1[9]~9_combout\ = (\HU|ForwardAD~3_combout\ & ((\DF3|q\(49)))) # (!\HU|ForwardAD~3_combout\ & (\ID|Mux22~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HU|ForwardAD~3_combout\,
	datac => \ID|Mux22~20_combout\,
	datad => \DF3|q\(49),
	combout => \ID|muxEqua1[9]~9_combout\);

-- Location: LCCOMB_X29_Y11_N24
\ID|muxEqua1[10]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|muxEqua1[10]~10_combout\ = (\HU|ForwardAD~3_combout\ & ((\DF3|q\(50)))) # (!\HU|ForwardAD~3_combout\ & (\ID|Mux21~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HU|ForwardAD~3_combout\,
	datab => \ID|Mux21~20_combout\,
	datac => \DF3|q\(50),
	combout => \ID|muxEqua1[10]~10_combout\);

-- Location: LCCOMB_X29_Y11_N10
\ID|Equal0~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Equal0~12_combout\ = \ID|muxEqua1[10]~10_combout\ $ (((\HU|ForwardBD~3_combout\ & (\DF3|q\(50))) # (!\HU|ForwardBD~3_combout\ & ((\ID|Mux53~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100101101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|muxEqua1[10]~10_combout\,
	datab => \HU|ForwardBD~3_combout\,
	datac => \DF3|q\(50),
	datad => \ID|Mux53~20_combout\,
	combout => \ID|Equal0~12_combout\);

-- Location: LCCOMB_X26_Y17_N30
\ID|muxEqua1[12]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|muxEqua1[12]~12_combout\ = (\HU|ForwardAD~3_combout\ & (\DF3|q\(52))) # (!\HU|ForwardAD~3_combout\ & ((\ID|Mux19~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF3|q\(52),
	datab => \HU|ForwardAD~3_combout\,
	datad => \ID|Mux19~20_combout\,
	combout => \ID|muxEqua1[12]~12_combout\);

-- Location: LCCOMB_X26_Y17_N24
\ID|Equal0~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Equal0~15_combout\ = \ID|muxEqua1[12]~12_combout\ $ (((\HU|ForwardBD~3_combout\ & (\DF3|q\(52))) # (!\HU|ForwardBD~3_combout\ & ((\ID|Mux51~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001101101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF3|q\(52),
	datab => \ID|muxEqua1[12]~12_combout\,
	datac => \HU|ForwardBD~3_combout\,
	datad => \ID|Mux51~20_combout\,
	combout => \ID|Equal0~15_combout\);

-- Location: LCCOMB_X26_Y17_N26
\ID|muxEqua1[13]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|muxEqua1[13]~13_combout\ = (\HU|ForwardAD~3_combout\ & (\DF3|q\(53))) # (!\HU|ForwardAD~3_combout\ & ((\ID|Mux18~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF3|q\(53),
	datab => \HU|ForwardAD~3_combout\,
	datac => \ID|Mux18~20_combout\,
	combout => \ID|muxEqua1[13]~13_combout\);

-- Location: LCCOMB_X26_Y17_N12
\ID|Equal0~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Equal0~16_combout\ = \ID|muxEqua1[13]~13_combout\ $ (((\HU|ForwardBD~3_combout\ & (\DF3|q\(53))) # (!\HU|ForwardBD~3_combout\ & ((\ID|Mux50~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101001110101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF3|q\(53),
	datab => \ID|Mux50~20_combout\,
	datac => \HU|ForwardBD~3_combout\,
	datad => \ID|muxEqua1[13]~13_combout\,
	combout => \ID|Equal0~16_combout\);

-- Location: LCCOMB_X26_Y17_N22
\ID|muxEqua1[14]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|muxEqua1[14]~14_combout\ = (\HU|ForwardAD~3_combout\ & ((\DF3|q\(54)))) # (!\HU|ForwardAD~3_combout\ & (\ID|Mux17~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \HU|ForwardAD~3_combout\,
	datac => \ID|Mux17~20_combout\,
	datad => \DF3|q\(54),
	combout => \ID|muxEqua1[14]~14_combout\);

-- Location: LCCOMB_X26_Y17_N8
\ID|Equal0~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Equal0~17_combout\ = \ID|muxEqua1[14]~14_combout\ $ (((\HU|ForwardBD~3_combout\ & ((\DF3|q\(54)))) # (!\HU|ForwardBD~3_combout\ & (\ID|Mux49~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011011000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux49~20_combout\,
	datab => \ID|muxEqua1[14]~14_combout\,
	datac => \HU|ForwardBD~3_combout\,
	datad => \DF3|q\(54),
	combout => \ID|Equal0~17_combout\);

-- Location: LCCOMB_X26_Y17_N2
\ID|muxEqua1[15]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|muxEqua1[15]~15_combout\ = (\HU|ForwardAD~3_combout\ & ((\DF3|q\(55)))) # (!\HU|ForwardAD~3_combout\ & (\ID|Mux16~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux16~20_combout\,
	datab => \DF3|q\(55),
	datac => \HU|ForwardAD~3_combout\,
	combout => \ID|muxEqua1[15]~15_combout\);

-- Location: LCCOMB_X26_Y17_N20
\ID|Equal0~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Equal0~18_combout\ = \ID|muxEqua1[15]~15_combout\ $ (((\HU|ForwardBD~3_combout\ & (\DF3|q\(55))) # (!\HU|ForwardBD~3_combout\ & ((\ID|Mux48~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101001110101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF3|q\(55),
	datab => \ID|Mux48~20_combout\,
	datac => \HU|ForwardBD~3_combout\,
	datad => \ID|muxEqua1[15]~15_combout\,
	combout => \ID|Equal0~18_combout\);

-- Location: LCCOMB_X26_Y17_N6
\ID|Equal0~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Equal0~19_combout\ = (!\ID|Equal0~18_combout\ & (!\ID|Equal0~17_combout\ & (!\ID|Equal0~15_combout\ & !\ID|Equal0~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Equal0~18_combout\,
	datab => \ID|Equal0~17_combout\,
	datac => \ID|Equal0~15_combout\,
	datad => \ID|Equal0~16_combout\,
	combout => \ID|Equal0~19_combout\);

-- Location: LCCOMB_X29_Y15_N12
\ID|muxEqua1[18]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|muxEqua1[18]~18_combout\ = (\HU|ForwardAD~3_combout\ & ((\DF3|q\(58)))) # (!\HU|ForwardAD~3_combout\ & (\ID|Mux13~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID|Mux13~20_combout\,
	datac => \HU|ForwardAD~3_combout\,
	datad => \DF3|q\(58),
	combout => \ID|muxEqua1[18]~18_combout\);

-- Location: LCCOMB_X29_Y15_N22
\ID|Equal0~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Equal0~23_combout\ = \ID|muxEqua1[18]~18_combout\ $ (((\HU|ForwardBD~3_combout\ & ((\DF3|q\(58)))) # (!\HU|ForwardBD~3_combout\ & (\ID|Mux45~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011010100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|muxEqua1[18]~18_combout\,
	datab => \ID|Mux45~20_combout\,
	datac => \HU|ForwardBD~3_combout\,
	datad => \DF3|q\(58),
	combout => \ID|Equal0~23_combout\);

-- Location: LCCOMB_X29_Y16_N8
\ID|muxEqua1[20]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|muxEqua1[20]~20_combout\ = (\HU|ForwardAD~3_combout\ & ((\DF3|q\(60)))) # (!\HU|ForwardAD~3_combout\ & (\ID|Mux11~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID|Mux11~20_combout\,
	datac => \DF3|q\(60),
	datad => \HU|ForwardAD~3_combout\,
	combout => \ID|muxEqua1[20]~20_combout\);

-- Location: LCCOMB_X29_Y16_N10
\ID|Equal0~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Equal0~26_combout\ = \ID|muxEqua1[20]~20_combout\ $ (((\HU|ForwardBD~3_combout\ & (\DF3|q\(60))) # (!\HU|ForwardBD~3_combout\ & ((\ID|Mux43~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF3|q\(60),
	datab => \ID|muxEqua1[20]~20_combout\,
	datac => \ID|Mux43~20_combout\,
	datad => \HU|ForwardBD~3_combout\,
	combout => \ID|Equal0~26_combout\);

-- Location: LCCOMB_X29_Y16_N4
\ID|muxEqua1[21]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|muxEqua1[21]~21_combout\ = (\HU|ForwardAD~3_combout\ & (\DF3|q\(61))) # (!\HU|ForwardAD~3_combout\ & ((\ID|Mux10~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF3|q\(61),
	datab => \ID|Mux10~20_combout\,
	datad => \HU|ForwardAD~3_combout\,
	combout => \ID|muxEqua1[21]~21_combout\);

-- Location: LCCOMB_X29_Y16_N14
\ID|Equal0~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Equal0~27_combout\ = \ID|muxEqua1[21]~21_combout\ $ (((\HU|ForwardBD~3_combout\ & ((\DF3|q\(61)))) # (!\HU|ForwardBD~3_combout\ & (\ID|Mux42~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011011000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux42~20_combout\,
	datab => \ID|muxEqua1[21]~21_combout\,
	datac => \HU|ForwardBD~3_combout\,
	datad => \DF3|q\(61),
	combout => \ID|Equal0~27_combout\);

-- Location: LCCOMB_X29_Y14_N2
\ID|muxEqua1[22]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|muxEqua1[22]~22_combout\ = (\HU|ForwardAD~3_combout\ & ((\DF3|q\(62)))) # (!\HU|ForwardAD~3_combout\ & (\ID|Mux9~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \HU|ForwardAD~3_combout\,
	datac => \ID|Mux9~20_combout\,
	datad => \DF3|q\(62),
	combout => \ID|muxEqua1[22]~22_combout\);

-- Location: LCCOMB_X29_Y14_N4
\ID|Equal0~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Equal0~28_combout\ = \ID|muxEqua1[22]~22_combout\ $ (((\HU|ForwardBD~3_combout\ & ((\DF3|q\(62)))) # (!\HU|ForwardBD~3_combout\ & (\ID|Mux41~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011011000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux41~20_combout\,
	datab => \ID|muxEqua1[22]~22_combout\,
	datac => \HU|ForwardBD~3_combout\,
	datad => \DF3|q\(62),
	combout => \ID|Equal0~28_combout\);

-- Location: LCCOMB_X29_Y16_N24
\ID|muxEqua1[23]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|muxEqua1[23]~23_combout\ = (\HU|ForwardAD~3_combout\ & ((\DF3|q\(63)))) # (!\HU|ForwardAD~3_combout\ & (\ID|Mux8~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux8~20_combout\,
	datac => \HU|ForwardAD~3_combout\,
	datad => \DF3|q\(63),
	combout => \ID|muxEqua1[23]~23_combout\);

-- Location: LCCOMB_X29_Y16_N18
\ID|Equal0~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Equal0~29_combout\ = \ID|muxEqua1[23]~23_combout\ $ (((\HU|ForwardBD~3_combout\ & ((\DF3|q\(63)))) # (!\HU|ForwardBD~3_combout\ & (\ID|Mux40~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111010110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HU|ForwardBD~3_combout\,
	datab => \ID|Mux40~20_combout\,
	datac => \ID|muxEqua1[23]~23_combout\,
	datad => \DF3|q\(63),
	combout => \ID|Equal0~29_combout\);

-- Location: LCCOMB_X29_Y16_N20
\ID|Equal0~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Equal0~30_combout\ = (!\ID|Equal0~28_combout\ & (!\ID|Equal0~29_combout\ & (!\ID|Equal0~27_combout\ & !\ID|Equal0~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Equal0~28_combout\,
	datab => \ID|Equal0~29_combout\,
	datac => \ID|Equal0~27_combout\,
	datad => \ID|Equal0~26_combout\,
	combout => \ID|Equal0~30_combout\);

-- Location: LCCOMB_X30_Y16_N6
\ID|muxEqua1[26]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|muxEqua1[26]~26_combout\ = (\HU|ForwardAD~3_combout\ & ((\DF3|q\(66)))) # (!\HU|ForwardAD~3_combout\ & (\ID|Mux5~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HU|ForwardAD~3_combout\,
	datab => \ID|Mux5~20_combout\,
	datad => \DF3|q\(66),
	combout => \ID|muxEqua1[26]~26_combout\);

-- Location: LCCOMB_X30_Y16_N24
\ID|Equal0~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Equal0~33_combout\ = \ID|muxEqua1[26]~26_combout\ $ (((\HU|ForwardBD~3_combout\ & ((\DF3|q\(66)))) # (!\HU|ForwardBD~3_combout\ & (\ID|Mux37~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011010100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|muxEqua1[26]~26_combout\,
	datab => \ID|Mux37~20_combout\,
	datac => \HU|ForwardBD~3_combout\,
	datad => \DF3|q\(66),
	combout => \ID|Equal0~33_combout\);

-- Location: LCCOMB_X27_Y13_N4
\ID|muxEqua1[30]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|muxEqua1[30]~30_combout\ = (\HU|ForwardAD~3_combout\ & ((\DF3|q\(70)))) # (!\HU|ForwardAD~3_combout\ & (\ID|Mux1~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HU|ForwardAD~3_combout\,
	datab => \ID|Mux1~20_combout\,
	datac => \DF3|q\(70),
	combout => \ID|muxEqua1[30]~30_combout\);

-- Location: LCCOMB_X27_Y16_N8
\ID|Equal0~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Equal0~38_combout\ = \ID|muxEqua1[30]~30_combout\ $ (((\HU|ForwardBD~3_combout\ & ((\DF3|q\(70)))) # (!\HU|ForwardBD~3_combout\ & (\ID|Mux33~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|muxEqua1[30]~30_combout\,
	datab => \ID|Mux33~20_combout\,
	datac => \DF3|q\(70),
	datad => \HU|ForwardBD~3_combout\,
	combout => \ID|Equal0~38_combout\);

-- Location: LCCOMB_X40_Y14_N26
\CTL|Im_c~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CTL|Im_c~0_combout\ = (\DF1|q\(38) & ((\DF1|q\(37)) # (\DF1|q\(36)))) # (!\DF1|q\(38) & (!\DF1|q\(37)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DF1|q\(38),
	datac => \DF1|q\(37),
	datad => \DF1|q\(36),
	combout => \CTL|Im_c~0_combout\);

-- Location: LCCOMB_X32_Y10_N16
\HU|StallF~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \HU|StallF~0_combout\ = (\DF3|q\(1) & ((\HU|ForwardAD~2_combout\) # (\HU|ForwardBD~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HU|ForwardAD~2_combout\,
	datab => \HU|ForwardBD~2_combout\,
	datac => \DF3|q\(1),
	combout => \HU|StallF~0_combout\);

-- Location: LCFF_X42_Y14_N9
\DF2|q[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF2|q~134_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF2|q\(7));

-- Location: LCCOMB_X33_Y10_N2
\EXE|WriteRegE[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|WriteRegE[1]~0_combout\ = (\DF2|q\(0) & ((\DF2|q\(20)))) # (!\DF2|q\(0) & (\DF2|q\(46)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DF2|q\(46),
	datac => \DF2|q\(20),
	datad => \DF2|q\(0),
	combout => \EXE|WriteRegE[1]~0_combout\);

-- Location: LCFF_X33_Y10_N5
\DF2|q[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF2|q~138_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF2|q\(19));

-- Location: LCCOMB_X33_Y10_N6
\HU|Equal2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \HU|Equal2~0_combout\ = \DF1|q\(31) $ (((\DF2|q\(0) & ((\DF2|q\(19)))) # (!\DF2|q\(0) & (\DF2|q\(45)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(31),
	datab => \DF2|q\(45),
	datac => \DF2|q\(19),
	datad => \DF2|q\(0),
	combout => \HU|Equal2~0_combout\);

-- Location: LCCOMB_X33_Y10_N8
\HU|StallF~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \HU|StallF~1_combout\ = (!\HU|Equal2~0_combout\ & (\EXE|WriteRegE[1]~0_combout\ $ (!\DF1|q\(32))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000101000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HU|Equal2~0_combout\,
	datab => \EXE|WriteRegE[1]~0_combout\,
	datac => \DF1|q\(32),
	combout => \HU|StallF~1_combout\);

-- Location: LCCOMB_X35_Y10_N2
\EXE|WriteRegE[2]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|WriteRegE[2]~1_combout\ = (\DF2|q\(0) & ((\DF2|q\(21)))) # (!\DF2|q\(0) & (\DF2|q\(47)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DF2|q\(47),
	datac => \DF2|q\(21),
	datad => \DF2|q\(0),
	combout => \EXE|WriteRegE[2]~1_combout\);

-- Location: LCCOMB_X35_Y10_N6
\EXE|WriteRegE[3]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|WriteRegE[3]~2_combout\ = (\DF2|q\(0) & ((\DF2|q\(22)))) # (!\DF2|q\(0) & (\DF2|q\(48)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF2|q\(48),
	datac => \DF2|q\(22),
	datad => \DF2|q\(0),
	combout => \EXE|WriteRegE[3]~2_combout\);

-- Location: LCCOMB_X35_Y10_N0
\HU|StallF~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \HU|StallF~2_combout\ = (\EXE|WriteRegE[3]~2_combout\ & (\DF1|q\(34) & (\EXE|WriteRegE[2]~1_combout\ $ (!\DF1|q\(33))))) # (!\EXE|WriteRegE[3]~2_combout\ & (!\DF1|q\(34) & (\EXE|WriteRegE[2]~1_combout\ $ (!\DF1|q\(33)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|WriteRegE[3]~2_combout\,
	datab => \EXE|WriteRegE[2]~1_combout\,
	datac => \DF1|q\(34),
	datad => \DF1|q\(33),
	combout => \HU|StallF~2_combout\);

-- Location: LCCOMB_X32_Y10_N18
\EXE|WriteRegE[4]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|WriteRegE[4]~3_combout\ = (\DF2|q\(0) & ((\DF2|q\(23)))) # (!\DF2|q\(0) & (\DF2|q\(49)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF2|q\(49),
	datac => \DF2|q\(23),
	datad => \DF2|q\(0),
	combout => \EXE|WriteRegE[4]~3_combout\);

-- Location: LCCOMB_X32_Y10_N12
\HU|StallF~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \HU|StallF~3_combout\ = (\HU|StallF~2_combout\ & (\HU|StallF~1_combout\ & (\EXE|WriteRegE[4]~3_combout\ $ (!\DF1|q\(35)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HU|StallF~2_combout\,
	datab => \EXE|WriteRegE[4]~3_combout\,
	datac => \HU|StallF~1_combout\,
	datad => \DF1|q\(35),
	combout => \HU|StallF~3_combout\);

-- Location: LCCOMB_X35_Y10_N10
\HU|StallF~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \HU|StallF~4_combout\ = (\EXE|WriteRegE[3]~2_combout\ & (\DF1|q\(29) & (\EXE|WriteRegE[2]~1_combout\ $ (!\DF1|q\(28))))) # (!\EXE|WriteRegE[3]~2_combout\ & (!\DF1|q\(29) & (\EXE|WriteRegE[2]~1_combout\ $ (!\DF1|q\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|WriteRegE[3]~2_combout\,
	datab => \EXE|WriteRegE[2]~1_combout\,
	datac => \DF1|q\(28),
	datad => \DF1|q\(29),
	combout => \HU|StallF~4_combout\);

-- Location: LCCOMB_X33_Y10_N26
\HU|Equal3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \HU|Equal3~0_combout\ = \DF1|q\(26) $ (((\DF2|q\(0) & ((\DF2|q\(19)))) # (!\DF2|q\(0) & (\DF2|q\(45)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(26),
	datab => \DF2|q\(45),
	datac => \DF2|q\(19),
	datad => \DF2|q\(0),
	combout => \HU|Equal3~0_combout\);

-- Location: LCCOMB_X33_Y10_N12
\HU|StallF~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \HU|StallF~5_combout\ = (\HU|StallF~4_combout\ & (!\HU|Equal3~0_combout\ & (\EXE|WriteRegE[1]~0_combout\ $ (!\DF1|q\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HU|StallF~4_combout\,
	datab => \EXE|WriteRegE[1]~0_combout\,
	datac => \DF1|q\(27),
	datad => \HU|Equal3~0_combout\,
	combout => \HU|StallF~5_combout\);

-- Location: LCCOMB_X32_Y10_N14
\HU|StallF~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \HU|StallF~6_combout\ = (\HU|StallF~3_combout\) # ((\HU|StallF~5_combout\ & (\DF1|q\(30) $ (!\EXE|WriteRegE[4]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HU|StallF~3_combout\,
	datab => \HU|StallF~5_combout\,
	datac => \DF1|q\(30),
	datad => \EXE|WriteRegE[4]~3_combout\,
	combout => \HU|StallF~6_combout\);

-- Location: LCCOMB_X32_Y10_N0
\HU|StallF~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \HU|StallF~7_combout\ = (\CTL|Equal3~0_combout\ & ((\HU|StallF~0_combout\) # ((\DF2|q\(7) & \HU|StallF~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF2|q\(7),
	datab => \HU|StallF~6_combout\,
	datac => \HU|StallF~0_combout\,
	datad => \CTL|Equal3~0_combout\,
	combout => \HU|StallF~7_combout\);

-- Location: LCCOMB_X35_Y10_N20
\HU|StallF~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \HU|StallF~9_combout\ = (\DF2|q\(48) & (\DF1|q\(34) & (\DF2|q\(47) $ (!\DF1|q\(33))))) # (!\DF2|q\(48) & (!\DF1|q\(34) & (\DF2|q\(47) $ (!\DF1|q\(33)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF2|q\(48),
	datab => \DF2|q\(47),
	datac => \DF1|q\(34),
	datad => \DF1|q\(33),
	combout => \HU|StallF~9_combout\);

-- Location: LCCOMB_X42_Y13_N24
\ID|Add0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Add0~0_combout\ = (!\HU|StallF~14_combout\ & ((\CTL|PCSrcD~combout\ & (\ID|PCBranchD[0]~0_combout\)) # (!\CTL|PCSrcD~combout\ & ((\IFE|PC_plus_4_outF[2]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HU|StallF~14_combout\,
	datab => \CTL|PCSrcD~combout\,
	datac => \ID|PCBranchD[0]~0_combout\,
	datad => \IFE|PC_plus_4_outF[2]~0_combout\,
	combout => \ID|Add0~0_combout\);

-- Location: LCCOMB_X43_Y13_N10
\ID|Add0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Add0~2_combout\ = (!\HU|StallF~14_combout\ & ((\CTL|PCSrcD~combout\ & (\ID|PCBranchD[1]~2_combout\)) # (!\CTL|PCSrcD~combout\ & ((\IFE|PC_plus_4_outF[3]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CTL|PCSrcD~combout\,
	datab => \HU|StallF~14_combout\,
	datac => \ID|PCBranchD[1]~2_combout\,
	datad => \IFE|PC_plus_4_outF[3]~2_combout\,
	combout => \ID|Add0~2_combout\);

-- Location: LCCOMB_X42_Y13_N20
\ID|Add0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Add0~8_combout\ = (!\HU|StallF~14_combout\ & ((\CTL|PCSrcD~combout\ & ((\ID|PCBranchD[4]~8_combout\))) # (!\CTL|PCSrcD~combout\ & (\IFE|PC_plus_4_outF[6]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|PC_plus_4_outF[6]~8_combout\,
	datab => \HU|StallF~14_combout\,
	datac => \CTL|PCSrcD~combout\,
	datad => \ID|PCBranchD[4]~8_combout\,
	combout => \ID|Add0~8_combout\);

-- Location: LCFF_X43_Y13_N31
\DF1|q[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF1|q~40_combout\,
	ena => \DF1|q[21]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF1|q\(9));

-- Location: LCCOMB_X32_Y15_N24
\EXE|IEEE_MUL|Equal0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_MUL|Equal0~0_combout\ = (!\DF2|q[90]~_Duplicate_2_regout\ & (!\DF2|q[87]~_Duplicate_2_regout\ & (!\DF2|q[89]~_Duplicate_2_regout\ & !\DF2|q[88]~_Duplicate_2_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF2|q[90]~_Duplicate_2_regout\,
	datab => \DF2|q[87]~_Duplicate_2_regout\,
	datac => \DF2|q[89]~_Duplicate_2_regout\,
	datad => \DF2|q[88]~_Duplicate_2_regout\,
	combout => \EXE|IEEE_MUL|Equal0~0_combout\);

-- Location: LCCOMB_X27_Y15_N24
\EXE|IEEE_MUL|Equal0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_MUL|Equal0~1_combout\ = (!\DF2|q[94]~_Duplicate_2_regout\ & (!\DF2|q[93]~_Duplicate_2_regout\ & (!\DF2|q[91]~_Duplicate_2_regout\ & !\DF2|q[92]~_Duplicate_2_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF2|q[94]~_Duplicate_2_regout\,
	datab => \DF2|q[93]~_Duplicate_2_regout\,
	datac => \DF2|q[91]~_Duplicate_2_regout\,
	datad => \DF2|q[92]~_Duplicate_2_regout\,
	combout => \EXE|IEEE_MUL|Equal0~1_combout\);

-- Location: LCCOMB_X30_Y15_N16
\EXE|IEEE_MUL|Equal0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_MUL|Equal0~2_combout\ = (!\DF2|q[95]~_Duplicate_2_regout\ & (!\DF2|q[97]~_Duplicate_2_regout\ & (!\DF2|q[98]~_Duplicate_2_regout\ & !\DF2|q[96]~_Duplicate_2_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF2|q[95]~_Duplicate_2_regout\,
	datab => \DF2|q[97]~_Duplicate_2_regout\,
	datac => \DF2|q[98]~_Duplicate_2_regout\,
	datad => \DF2|q[96]~_Duplicate_2_regout\,
	combout => \EXE|IEEE_MUL|Equal0~2_combout\);

-- Location: LCCOMB_X27_Y15_N26
\EXE|IEEE_MUL|Equal0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_MUL|Equal0~3_combout\ = (!\DF2|q[101]~_Duplicate_2_regout\ & (!\DF2|q[99]~_Duplicate_2_regout\ & (!\DF2|q[102]~_Duplicate_2_regout\ & !\DF2|q[100]~_Duplicate_2_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF2|q[101]~_Duplicate_2_regout\,
	datab => \DF2|q[99]~_Duplicate_2_regout\,
	datac => \DF2|q[102]~_Duplicate_2_regout\,
	datad => \DF2|q[100]~_Duplicate_2_regout\,
	combout => \EXE|IEEE_MUL|Equal0~3_combout\);

-- Location: LCCOMB_X27_Y15_N28
\EXE|IEEE_MUL|Equal0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_MUL|Equal0~4_combout\ = (\EXE|IEEE_MUL|Equal0~2_combout\ & (\EXE|IEEE_MUL|Equal0~3_combout\ & (\EXE|IEEE_MUL|Equal0~0_combout\ & \EXE|IEEE_MUL|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_MUL|Equal0~2_combout\,
	datab => \EXE|IEEE_MUL|Equal0~3_combout\,
	datac => \EXE|IEEE_MUL|Equal0~0_combout\,
	datad => \EXE|IEEE_MUL|Equal0~1_combout\,
	combout => \EXE|IEEE_MUL|Equal0~4_combout\);

-- Location: LCCOMB_X31_Y16_N24
\EXE|IEEE_MUL|Equal0~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_MUL|Equal0~5_combout\ = (!\DF2|q[104]~_Duplicate_2_regout\ & (!\DF2|q\(105) & (!\DF2|q\(106) & !\DF2|q[103]~_Duplicate_2_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF2|q[104]~_Duplicate_2_regout\,
	datab => \DF2|q\(105),
	datac => \DF2|q\(106),
	datad => \DF2|q[103]~_Duplicate_2_regout\,
	combout => \EXE|IEEE_MUL|Equal0~5_combout\);

-- Location: LCCOMB_X39_Y14_N0
\EXE|IEEE_MUL|Equal0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_MUL|Equal0~6_combout\ = (!\DF2|q\(108) & (!\DF2|q\(107) & (!\DF2|q\(109) & !\DF2|q\(110))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF2|q\(108),
	datab => \DF2|q\(107),
	datac => \DF2|q\(109),
	datad => \DF2|q\(110),
	combout => \EXE|IEEE_MUL|Equal0~6_combout\);

-- Location: LCCOMB_X31_Y14_N0
\EXE|IEEE_MUL|Equal0~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_MUL|Equal0~7_combout\ = (!\DF2|q\(113) & (!\DF2|q\(112) & (!\DF2|q\(114) & !\DF2|q\(111))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF2|q\(113),
	datab => \DF2|q\(112),
	datac => \DF2|q\(114),
	datad => \DF2|q\(111),
	combout => \EXE|IEEE_MUL|Equal0~7_combout\);

-- Location: LCCOMB_X31_Y14_N10
\EXE|IEEE_MUL|Equal0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_MUL|Equal0~8_combout\ = (\EXE|IEEE_MUL|Equal0~7_combout\ & (!\DF2|q\(115) & (!\DF2|q\(116) & !\DF2|q\(117))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_MUL|Equal0~7_combout\,
	datab => \DF2|q\(115),
	datac => \DF2|q\(116),
	datad => \DF2|q\(117),
	combout => \EXE|IEEE_MUL|Equal0~8_combout\);

-- Location: LCCOMB_X32_Y19_N24
\EXE|IEEE_MUL|Equal0~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_MUL|Equal0~9_combout\ = (\EXE|IEEE_MUL|Equal0~5_combout\ & (\EXE|IEEE_MUL|Equal0~4_combout\ & (\EXE|IEEE_MUL|Equal0~6_combout\ & \EXE|IEEE_MUL|Equal0~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_MUL|Equal0~5_combout\,
	datab => \EXE|IEEE_MUL|Equal0~4_combout\,
	datac => \EXE|IEEE_MUL|Equal0~6_combout\,
	datad => \EXE|IEEE_MUL|Equal0~8_combout\,
	combout => \EXE|IEEE_MUL|Equal0~9_combout\);

-- Location: LCCOMB_X32_Y15_N18
\EXE|IEEE_MUL|Equal1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_MUL|Equal1~0_combout\ = (!\DF2|q[57]~_Duplicate_2_regout\ & (!\DF2|q[56]~_Duplicate_2_regout\ & (!\DF2|q[58]~_Duplicate_2_regout\ & !\DF2|q[55]~_Duplicate_2_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF2|q[57]~_Duplicate_2_regout\,
	datab => \DF2|q[56]~_Duplicate_2_regout\,
	datac => \DF2|q[58]~_Duplicate_2_regout\,
	datad => \DF2|q[55]~_Duplicate_2_regout\,
	combout => \EXE|IEEE_MUL|Equal1~0_combout\);

-- Location: LCFF_X32_Y15_N13
\DF2|q[59]~_Duplicate_2\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \DF2|q~203_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF2|q[59]~_Duplicate_2_regout\);

-- Location: LCCOMB_X31_Y14_N12
\EXE|IEEE_MUL|Equal1~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_MUL|Equal1~6_combout\ = (!\DF2|q\(77) & (!\DF2|q\(78) & (!\DF2|q\(75) & !\DF2|q\(76))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF2|q\(77),
	datab => \DF2|q\(78),
	datac => \DF2|q\(75),
	datad => \DF2|q\(76),
	combout => \EXE|IEEE_MUL|Equal1~6_combout\);

-- Location: LCCOMB_X32_Y19_N12
\EXE|IEEE_MUL|C[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_MUL|C[0]~0_combout\ = (\EXE|IEEE_MUL|Equal0~9_combout\) # ((\EXE|IEEE_MUL|Equal1~9_combout\ & \EXE|IEEE_MUL|Equal1~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|IEEE_MUL|Equal1~9_combout\,
	datac => \EXE|IEEE_MUL|Equal0~9_combout\,
	datad => \EXE|IEEE_MUL|Equal1~4_combout\,
	combout => \EXE|IEEE_MUL|C[0]~0_combout\);

-- Location: LCCOMB_X32_Y19_N22
\EXE|IEEE_MUL|C[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_MUL|C[0]~1_combout\ = (!\EXE|IEEE_MUL|C[0]~0_combout\ & ((\EXE|IEEE_MUL|Mult0|auto_generated|op_1~58_combout\ & ((\EXE|IEEE_MUL|Mult0|auto_generated|op_1~12_combout\))) # (!\EXE|IEEE_MUL|Mult0|auto_generated|op_1~58_combout\ & 
-- (\EXE|IEEE_MUL|Mult0|auto_generated|op_1~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_MUL|Mult0|auto_generated|op_1~10_combout\,
	datab => \EXE|IEEE_MUL|Mult0|auto_generated|op_1~12_combout\,
	datac => \EXE|IEEE_MUL|Mult0|auto_generated|op_1~58_combout\,
	datad => \EXE|IEEE_MUL|C[0]~0_combout\,
	combout => \EXE|IEEE_MUL|C[0]~1_combout\);

-- Location: LCFF_X31_Y10_N11
\DF2|q[52]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF2|q~145_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF2|q\(52));

-- Location: LCCOMB_X31_Y10_N6
\HU|ForwardAE~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \HU|ForwardAE~0_combout\ = (\DF2|q\(52) & (\DF4|q\(2) & (\DF2|q\(53) $ (!\DF4|q\(3))))) # (!\DF2|q\(52) & (!\DF4|q\(2) & (\DF2|q\(53) $ (!\DF4|q\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF2|q\(52),
	datab => \DF4|q\(2),
	datac => \DF2|q\(53),
	datad => \DF4|q\(3),
	combout => \HU|ForwardAE~0_combout\);

-- Location: LCCOMB_X31_Y10_N28
\HU|ForwardAE[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \HU|ForwardAE[1]~1_combout\ = (\DF3|q\(3) & (\DF2|q\(50) & (\DF2|q\(51) $ (!\DF3|q\(4))))) # (!\DF3|q\(3) & (!\DF2|q\(50) & (\DF2|q\(51) $ (!\DF3|q\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF3|q\(3),
	datab => \DF2|q\(50),
	datac => \DF2|q\(51),
	datad => \DF3|q\(4),
	combout => \HU|ForwardAE[1]~1_combout\);

-- Location: LCCOMB_X34_Y10_N2
\HU|ForwardBE~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \HU|ForwardBE~4_combout\ = (\DF2|q\(45) & (\DF4|q\(0) & (\DF4|q\(1) $ (!\DF2|q\(46))))) # (!\DF2|q\(45) & (!\DF4|q\(0) & (\DF4|q\(1) $ (!\DF2|q\(46)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF2|q\(45),
	datab => \DF4|q\(1),
	datac => \DF4|q\(0),
	datad => \DF2|q\(46),
	combout => \HU|ForwardBE~4_combout\);

-- Location: LCCOMB_X34_Y10_N28
\EXE|Equal2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Equal2~0_combout\ = (\HU|ForwardBE~4_combout\ & ((\DF2|q\(49) & ((\DF4|q\(4)))) # (!\DF2|q\(49) & (!\HU|Equal14~0_combout\ & !\DF4|q\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF2|q\(49),
	datab => \HU|Equal14~0_combout\,
	datac => \DF4|q\(4),
	datad => \HU|ForwardBE~4_combout\,
	combout => \EXE|Equal2~0_combout\);

-- Location: LCCOMB_X36_Y13_N12
\EXE|WriteDataE[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|WriteDataE[0]~0_combout\ = (!\HU|ForwardBE\(1) & ((\EXE|Equal2~1_combout\ & (\ResultW[0]~0_combout\)) # (!\EXE|Equal2~1_combout\ & ((\DF2|q[55]~_Duplicate_2_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ResultW[0]~0_combout\,
	datab => \DF2|q[55]~_Duplicate_2_regout\,
	datac => \EXE|Equal2~1_combout\,
	datad => \HU|ForwardBE\(1),
	combout => \EXE|WriteDataE[0]~0_combout\);

-- Location: LCCOMB_X36_Y13_N6
\EXE|WriteDataE[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|WriteDataE[0]~1_combout\ = (\EXE|WriteDataE[0]~0_combout\) # ((\DF3|q\(40) & \HU|ForwardBE\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|WriteDataE[0]~0_combout\,
	datab => \DF3|q\(40),
	datad => \HU|ForwardBE\(1),
	combout => \EXE|WriteDataE[0]~1_combout\);

-- Location: LCCOMB_X32_Y15_N4
\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~31_combout\ = (\EXE|IEEE_ADD|exp_sub_uu|LessThan0~14_combout\ & ((\DF2|q[88]~_Duplicate_2_regout\))) # (!\EXE|IEEE_ADD|exp_sub_uu|LessThan0~14_combout\ & (\DF2|q[56]~_Duplicate_2_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|IEEE_ADD|exp_sub_uu|LessThan0~14_combout\,
	datac => \DF2|q[56]~_Duplicate_2_regout\,
	datad => \DF2|q[88]~_Duplicate_2_regout\,
	combout => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~31_combout\);

-- Location: LCCOMB_X32_Y15_N10
\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~32_combout\ = (\EXE|IEEE_ADD|exp_sub_uu|LessThan0~14_combout\ & ((\DF2|q[87]~_Duplicate_2_regout\))) # (!\EXE|IEEE_ADD|exp_sub_uu|LessThan0~14_combout\ & (\DF2|q[55]~_Duplicate_2_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|IEEE_ADD|exp_sub_uu|LessThan0~14_combout\,
	datac => \DF2|q[55]~_Duplicate_2_regout\,
	datad => \DF2|q[87]~_Duplicate_2_regout\,
	combout => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~32_combout\);

-- Location: LCCOMB_X35_Y16_N16
\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~33_combout\ = (!\EXE|IEEE_ADD|exp_sub_uu|size[1]~3_combout\ & ((\EXE|IEEE_ADD|exp_sub_uu|size[0]~2_combout\ & (\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~31_combout\)) # 
-- (!\EXE|IEEE_ADD|exp_sub_uu|size[0]~2_combout\ & ((\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~32_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~31_combout\,
	datab => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~32_combout\,
	datac => \EXE|IEEE_ADD|exp_sub_uu|size[0]~2_combout\,
	datad => \EXE|IEEE_ADD|exp_sub_uu|size[1]~3_combout\,
	combout => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~33_combout\);

-- Location: LCCOMB_X32_Y15_N12
\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~42_combout\ = (\EXE|IEEE_ADD|exp_sub_uu|LessThan0~14_combout\ & ((\DF2|q[91]~_Duplicate_2_regout\))) # (!\EXE|IEEE_ADD|exp_sub_uu|LessThan0~14_combout\ & (\DF2|q[59]~_Duplicate_2_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|IEEE_ADD|exp_sub_uu|LessThan0~14_combout\,
	datac => \DF2|q[59]~_Duplicate_2_regout\,
	datad => \DF2|q[91]~_Duplicate_2_regout\,
	combout => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~42_combout\);

-- Location: LCCOMB_X36_Y16_N12
\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~47_combout\ = (\EXE|IEEE_ADD|exp_sub_uu|LessThan0~14_combout\ & ((\DF2|q\(106)))) # (!\EXE|IEEE_ADD|exp_sub_uu|LessThan0~14_combout\ & (\DF2|q\(74)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF2|q\(74),
	datab => \DF2|q\(106),
	datac => \EXE|IEEE_ADD|exp_sub_uu|LessThan0~14_combout\,
	combout => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~47_combout\);

-- Location: LCCOMB_X31_Y15_N4
\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~66\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~66_combout\ = (\EXE|IEEE_ADD|exp_sub_uu|size[0]~2_combout\ & (\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~64_combout\)) # (!\EXE|IEEE_ADD|exp_sub_uu|size[0]~2_combout\ & 
-- ((\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~65_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~64_combout\,
	datac => \EXE|IEEE_ADD|exp_sub_uu|size[0]~2_combout\,
	datad => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~65_combout\,
	combout => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~66_combout\);

-- Location: LCCOMB_X35_Y16_N10
\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~67\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~67_combout\ = (\EXE|IEEE_ADD|exp_sub_uu|size[2]~4_combout\ & ((\EXE|IEEE_ADD|exp_sub_uu|size[1]~3_combout\ & ((\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~63_combout\))) # 
-- (!\EXE|IEEE_ADD|exp_sub_uu|size[1]~3_combout\ & (\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~66_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|exp_sub_uu|size[2]~4_combout\,
	datab => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~66_combout\,
	datac => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~63_combout\,
	datad => \EXE|IEEE_ADD|exp_sub_uu|size[1]~3_combout\,
	combout => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~67_combout\);

-- Location: LCCOMB_X38_Y14_N24
\EXE|IEEE_ADD|swap2_uu|exit2[21]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|swap2_uu|exit2[21]~1_combout\ = (\EXE|IEEE_ADD|swap2_uu|should_swap~0_combout\ & ((\EXE|IEEE_ADD|swap_uu|exit1[21]~2_combout\))) # (!\EXE|IEEE_ADD|swap2_uu|should_swap~0_combout\ & 
-- (\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~81_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|swap2_uu|should_swap~0_combout\,
	datac => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~81_combout\,
	datad => \EXE|IEEE_ADD|swap_uu|exit1[21]~2_combout\,
	combout => \EXE|IEEE_ADD|swap2_uu|exit2[21]~1_combout\);

-- Location: LCCOMB_X39_Y16_N20
\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~83\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~83_combout\ = (\EXE|IEEE_ADD|exp_sub_uu|size[0]~2_combout\ & (((!\EXE|IEEE_ADD|exp_sub_uu|size[2]~4_combout\ & \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~55_combout\)))) # 
-- (!\EXE|IEEE_ADD|exp_sub_uu|size[0]~2_combout\ & ((\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~47_combout\) # ((\EXE|IEEE_ADD|exp_sub_uu|size[2]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~47_combout\,
	datab => \EXE|IEEE_ADD|exp_sub_uu|size[0]~2_combout\,
	datac => \EXE|IEEE_ADD|exp_sub_uu|size[2]~4_combout\,
	datad => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~55_combout\,
	combout => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~83_combout\);

-- Location: LCCOMB_X39_Y16_N30
\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~85\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~85_combout\ = (\EXE|IEEE_ADD|exp_sub_uu|size[1]~3_combout\ & (((!\EXE|IEEE_ADD|exp_sub_uu|size[2]~4_combout\ & \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~84_combout\)))) # 
-- (!\EXE|IEEE_ADD|exp_sub_uu|size[1]~3_combout\ & (\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~83_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~83_combout\,
	datab => \EXE|IEEE_ADD|exp_sub_uu|size[1]~3_combout\,
	datac => \EXE|IEEE_ADD|exp_sub_uu|size[2]~4_combout\,
	datad => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~84_combout\,
	combout => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~85_combout\);

-- Location: LCCOMB_X37_Y16_N24
\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~86\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~86_combout\ = (!\EXE|IEEE_ADD|exp_sub_uu|size[1]~3_combout\ & ((\EXE|IEEE_ADD|exp_sub_uu|size[2]~4_combout\ & ((\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~162_combout\))) # 
-- (!\EXE|IEEE_ADD|exp_sub_uu|size[2]~4_combout\ & (\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~49_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~49_combout\,
	datab => \EXE|IEEE_ADD|exp_sub_uu|size[1]~3_combout\,
	datac => \EXE|IEEE_ADD|exp_sub_uu|size[2]~4_combout\,
	datad => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~162_combout\,
	combout => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~86_combout\);

-- Location: LCCOMB_X39_Y16_N24
\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~88\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~88_combout\ = (\EXE|IEEE_ADD|exp_sub_uu|size[1]~3_combout\ & ((\EXE|IEEE_ADD|exp_sub_uu|size[0]~2_combout\ & ((\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~55_combout\))) # 
-- (!\EXE|IEEE_ADD|exp_sub_uu|size[0]~2_combout\ & (\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~47_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~47_combout\,
	datab => \EXE|IEEE_ADD|exp_sub_uu|size[0]~2_combout\,
	datac => \EXE|IEEE_ADD|exp_sub_uu|size[1]~3_combout\,
	datad => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~55_combout\,
	combout => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~88_combout\);

-- Location: LCCOMB_X37_Y16_N4
\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~100\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~100_combout\ = (\EXE|IEEE_ADD|exp_sub_uu|size[3]~0_combout\ & (!\EXE|IEEE_ADD|exp_sub_uu|size[1]~3_combout\ & (!\EXE|IEEE_ADD|exp_sub_uu|size[2]~4_combout\ & 
-- \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~162_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|exp_sub_uu|size[3]~0_combout\,
	datab => \EXE|IEEE_ADD|exp_sub_uu|size[1]~3_combout\,
	datac => \EXE|IEEE_ADD|exp_sub_uu|size[2]~4_combout\,
	datad => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~162_combout\,
	combout => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~100_combout\);

-- Location: LCCOMB_X37_Y16_N6
\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~101\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~101_combout\ = (\EXE|IEEE_ADD|exp_sub_uu|size[1]~3_combout\ & ((\EXE|IEEE_ADD|exp_sub_uu|size[2]~4_combout\ & (\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~56_combout\)) # 
-- (!\EXE|IEEE_ADD|exp_sub_uu|size[2]~4_combout\ & ((\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~52_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~56_combout\,
	datab => \EXE|IEEE_ADD|exp_sub_uu|size[1]~3_combout\,
	datac => \EXE|IEEE_ADD|exp_sub_uu|size[2]~4_combout\,
	datad => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~52_combout\,
	combout => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~101_combout\);

-- Location: LCCOMB_X37_Y16_N16
\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~103\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~103_combout\ = (\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~101_combout\) # ((\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~102_combout\ & !\EXE|IEEE_ADD|exp_sub_uu|size[1]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~102_combout\,
	datab => \EXE|IEEE_ADD|exp_sub_uu|size[1]~3_combout\,
	datad => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~101_combout\,
	combout => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~103_combout\);

-- Location: LCCOMB_X37_Y16_N10
\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~104\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~104_combout\ = (\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~77_combout\ & ((\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~100_combout\) # ((\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~103_combout\ & 
-- !\EXE|IEEE_ADD|exp_sub_uu|size[3]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~103_combout\,
	datab => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~77_combout\,
	datac => \EXE|IEEE_ADD|exp_sub_uu|size[3]~0_combout\,
	datad => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~100_combout\,
	combout => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~104_combout\);

-- Location: LCCOMB_X36_Y16_N14
\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~117\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~117_combout\ = (\EXE|IEEE_ADD|exp_sub_uu|size[2]~4_combout\ & ((\EXE|IEEE_ADD|exp_sub_uu|size[1]~3_combout\ & (\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~52_combout\)) # 
-- (!\EXE|IEEE_ADD|exp_sub_uu|size[1]~3_combout\ & ((\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~63_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~52_combout\,
	datab => \EXE|IEEE_ADD|exp_sub_uu|size[1]~3_combout\,
	datac => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~63_combout\,
	datad => \EXE|IEEE_ADD|exp_sub_uu|size[2]~4_combout\,
	combout => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~117_combout\);

-- Location: LCCOMB_X36_Y16_N8
\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~118\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~118_combout\ = (\EXE|IEEE_ADD|exp_sub_uu|size[1]~3_combout\ & ((\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~66_combout\))) # (!\EXE|IEEE_ADD|exp_sub_uu|size[1]~3_combout\ & 
-- (\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~70_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|IEEE_ADD|exp_sub_uu|size[1]~3_combout\,
	datac => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~70_combout\,
	datad => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~66_combout\,
	combout => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~118_combout\);

-- Location: LCCOMB_X36_Y16_N2
\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~119\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~119_combout\ = (\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~117_combout\) # ((!\EXE|IEEE_ADD|exp_sub_uu|size[2]~4_combout\ & \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~118_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|IEEE_ADD|exp_sub_uu|size[2]~4_combout\,
	datac => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~117_combout\,
	datad => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~118_combout\,
	combout => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~119_combout\);

-- Location: LCCOMB_X38_Y15_N4
\EXE|IEEE_ADD|swap2_uu|exit2[9]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|swap2_uu|exit2[9]~13_combout\ = (\EXE|IEEE_ADD|swap2_uu|should_swap~0_combout\ & ((\EXE|IEEE_ADD|swap_uu|exit1[9]~14_combout\))) # (!\EXE|IEEE_ADD|swap2_uu|should_swap~0_combout\ & 
-- (\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~125_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|swap2_uu|should_swap~0_combout\,
	datab => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~125_combout\,
	datad => \EXE|IEEE_ADD|swap_uu|exit1[9]~14_combout\,
	combout => \EXE|IEEE_ADD|swap2_uu|exit2[9]~13_combout\);

-- Location: LCCOMB_X37_Y16_N8
\EXE|IEEE_ADD|swap2_uu|exit2[6]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|swap2_uu|exit2[6]~16_combout\ = (\EXE|IEEE_ADD|swap2_uu|should_swap~0_combout\ & (\EXE|IEEE_ADD|swap_uu|exit1[6]~17_combout\)) # (!\EXE|IEEE_ADD|swap2_uu|should_swap~0_combout\ & (((\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~137_combout\ 
-- & !\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~133_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|swap2_uu|should_swap~0_combout\,
	datab => \EXE|IEEE_ADD|swap_uu|exit1[6]~17_combout\,
	datac => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~137_combout\,
	datad => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~133_combout\,
	combout => \EXE|IEEE_ADD|swap2_uu|exit2[6]~16_combout\);

-- Location: LCCOMB_X39_Y15_N22
\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~139\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~139_combout\ = (\EXE|IEEE_ADD|exp_sub_uu|size[1]~3_combout\ & ((\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~129_combout\))) # (!\EXE|IEEE_ADD|exp_sub_uu|size[1]~3_combout\ & 
-- (\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~138_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|IEEE_ADD|exp_sub_uu|size[1]~3_combout\,
	datac => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~138_combout\,
	datad => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~129_combout\,
	combout => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~139_combout\);

-- Location: LCCOMB_X38_Y18_N10
\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~140\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~140_combout\ = (\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~164_combout\ & (\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~128_combout\)) # (!\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~164_combout\ & 
-- ((\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~128_combout\ & (\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~123_combout\)) # (!\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~128_combout\ & 
-- ((\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~139_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~164_combout\,
	datab => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~128_combout\,
	datac => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~123_combout\,
	datad => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~139_combout\,
	combout => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~140_combout\);

-- Location: LCCOMB_X36_Y15_N8
\EXE|IEEE_ADD|swap_uu|exit1[4]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|swap_uu|exit1[4]~19_combout\ = (\EXE|IEEE_ADD|exp_sub_uu|LessThan0~14_combout\ & ((\DF2|q[59]~_Duplicate_2_regout\))) # (!\EXE|IEEE_ADD|exp_sub_uu|LessThan0~14_combout\ & (\DF2|q[91]~_Duplicate_2_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|IEEE_ADD|exp_sub_uu|LessThan0~14_combout\,
	datac => \DF2|q[91]~_Duplicate_2_regout\,
	datad => \DF2|q[59]~_Duplicate_2_regout\,
	combout => \EXE|IEEE_ADD|swap_uu|exit1[4]~19_combout\);

-- Location: LCCOMB_X32_Y15_N6
\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~146\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~146_combout\ = (\EXE|IEEE_ADD|exp_sub_uu|size[0]~2_combout\ & (\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~42_combout\)) # (!\EXE|IEEE_ADD|exp_sub_uu|size[0]~2_combout\ & 
-- ((\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~34_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~42_combout\,
	datac => \EXE|IEEE_ADD|exp_sub_uu|size[0]~2_combout\,
	datad => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~34_combout\,
	combout => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~146_combout\);

-- Location: LCCOMB_X39_Y15_N26
\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~147\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~147_combout\ = (\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~163_combout\ & (\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~146_combout\ & ((!\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~145_combout\)))) 
-- # (!\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~163_combout\ & (((\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~130_combout\) # (\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~145_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~146_combout\,
	datab => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~163_combout\,
	datac => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~130_combout\,
	datad => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~145_combout\,
	combout => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~147_combout\);

-- Location: LCCOMB_X39_Y15_N6
\EXE|IEEE_ADD|swap2_uu|exit2[3]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|swap2_uu|exit2[3]~19_combout\ = (\EXE|IEEE_ADD|swap2_uu|should_swap~0_combout\ & (((\EXE|IEEE_ADD|swap_uu|exit1[3]~20_combout\)))) # (!\EXE|IEEE_ADD|swap2_uu|should_swap~0_combout\ & 
-- (\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~85_combout\ & (\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~46_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~85_combout\,
	datab => \EXE|IEEE_ADD|swap2_uu|should_swap~0_combout\,
	datac => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~46_combout\,
	datad => \EXE|IEEE_ADD|swap_uu|exit1[3]~20_combout\,
	combout => \EXE|IEEE_ADD|swap2_uu|exit2[3]~19_combout\);

-- Location: LCCOMB_X36_Y16_N20
\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~149\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~149_combout\ = (\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~163_combout\ & (\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~36_combout\ & ((!\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~145_combout\)))) # 
-- (!\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~163_combout\ & (((\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~134_combout\) # (\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~145_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~36_combout\,
	datab => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~163_combout\,
	datac => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~134_combout\,
	datad => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~145_combout\,
	combout => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~149_combout\);

-- Location: LCCOMB_X36_Y16_N22
\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~150\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~150_combout\ = (\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~149_combout\ & (((\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~119_combout\) # 
-- (!\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~145_combout\)))) # (!\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~149_combout\ & (\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~43_combout\ & 
-- ((\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~145_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~43_combout\,
	datab => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~119_combout\,
	datac => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~149_combout\,
	datad => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~145_combout\,
	combout => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~150_combout\);

-- Location: LCCOMB_X35_Y16_N26
\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~151\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~151_combout\ = (!\EXE|IEEE_ADD|exp_sub_uu|size[1]~3_combout\ & ((\EXE|IEEE_ADD|exp_sub_uu|size[0]~2_combout\ & ((\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~35_combout\))) # 
-- (!\EXE|IEEE_ADD|exp_sub_uu|size[0]~2_combout\ & (\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~31_combout\,
	datab => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~35_combout\,
	datac => \EXE|IEEE_ADD|exp_sub_uu|size[0]~2_combout\,
	datad => \EXE|IEEE_ADD|exp_sub_uu|size[1]~3_combout\,
	combout => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~151_combout\);

-- Location: LCCOMB_X35_Y16_N28
\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~152\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~152_combout\ = (!\EXE|IEEE_ADD|exp_sub_uu|size[2]~4_combout\ & ((\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~151_combout\) # ((\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~146_combout\ & 
-- \EXE|IEEE_ADD|exp_sub_uu|size[1]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~146_combout\,
	datab => \EXE|IEEE_ADD|exp_sub_uu|size[1]~3_combout\,
	datac => \EXE|IEEE_ADD|exp_sub_uu|size[2]~4_combout\,
	datad => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~151_combout\,
	combout => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~152_combout\);

-- Location: LCCOMB_X35_Y16_N6
\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~153\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~153_combout\ = (\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~30_combout\ & ((\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~152_combout\) # ((\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~139_combout\ & 
-- \EXE|IEEE_ADD|exp_sub_uu|size[2]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~139_combout\,
	datab => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~30_combout\,
	datac => \EXE|IEEE_ADD|exp_sub_uu|size[2]~4_combout\,
	datad => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~152_combout\,
	combout => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~153_combout\);

-- Location: LCCOMB_X39_Y15_N18
\EXE|IEEE_ADD|swap2_uu|exit1[3]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|swap2_uu|exit1[3]~4_combout\ = (\EXE|IEEE_ADD|swap2_uu|should_swap~0_combout\ & (\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~85_combout\ & (\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~46_combout\))) # 
-- (!\EXE|IEEE_ADD|swap2_uu|should_swap~0_combout\ & (((\EXE|IEEE_ADD|swap_uu|exit1[3]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~85_combout\,
	datab => \EXE|IEEE_ADD|swap2_uu|should_swap~0_combout\,
	datac => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~46_combout\,
	datad => \EXE|IEEE_ADD|swap_uu|exit1[3]~20_combout\,
	combout => \EXE|IEEE_ADD|swap2_uu|exit1[3]~4_combout\);

-- Location: LCCOMB_X39_Y15_N4
\EXE|IEEE_ADD|swap2_uu|exit1[3]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|swap2_uu|exit1[3]~5_combout\ = (\EXE|IEEE_ADD|swap2_uu|exit1[3]~4_combout\) # ((\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~148_combout\ & (\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~77_combout\ & 
-- \EXE|IEEE_ADD|swap2_uu|should_swap~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~148_combout\,
	datab => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~77_combout\,
	datac => \EXE|IEEE_ADD|swap2_uu|should_swap~0_combout\,
	datad => \EXE|IEEE_ADD|swap2_uu|exit1[3]~4_combout\,
	combout => \EXE|IEEE_ADD|swap2_uu|exit1[3]~5_combout\);

-- Location: LCCOMB_X37_Y18_N8
\EXE|IEEE_ADD|swap2_uu|exit1[4]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|swap2_uu|exit1[4]~6_combout\ = (\EXE|IEEE_ADD|swap2_uu|should_swap~0_combout\ & (((\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~144_combout\ & !\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~133_combout\)))) # 
-- (!\EXE|IEEE_ADD|swap2_uu|should_swap~0_combout\ & (\EXE|IEEE_ADD|swap_uu|exit1[4]~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|swap_uu|exit1[4]~19_combout\,
	datab => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~144_combout\,
	datac => \EXE|IEEE_ADD|swap2_uu|should_swap~0_combout\,
	datad => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~133_combout\,
	combout => \EXE|IEEE_ADD|swap2_uu|exit1[4]~6_combout\);

-- Location: LCCOMB_X39_Y15_N14
\EXE|IEEE_ADD|swap2_uu|exit1[7]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|swap2_uu|exit1[7]~9_combout\ = (\EXE|IEEE_ADD|swap2_uu|should_swap~0_combout\ & (((!\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~133_combout\ & \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~132_combout\)))) # 
-- (!\EXE|IEEE_ADD|swap2_uu|should_swap~0_combout\ & (\EXE|IEEE_ADD|swap_uu|exit1[7]~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|swap_uu|exit1[7]~16_combout\,
	datab => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~133_combout\,
	datac => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~132_combout\,
	datad => \EXE|IEEE_ADD|swap2_uu|should_swap~0_combout\,
	combout => \EXE|IEEE_ADD|swap2_uu|exit1[7]~9_combout\);

-- Location: LCCOMB_X38_Y15_N6
\EXE|IEEE_ADD|swap2_uu|exit1[10]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|swap2_uu|exit1[10]~12_combout\ = (\EXE|IEEE_ADD|swap2_uu|should_swap~0_combout\ & (\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~120_combout\)) # (!\EXE|IEEE_ADD|swap2_uu|should_swap~0_combout\ & 
-- ((\EXE|IEEE_ADD|swap_uu|exit1[10]~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~120_combout\,
	datac => \EXE|IEEE_ADD|swap_uu|exit1[10]~13_combout\,
	datad => \EXE|IEEE_ADD|swap2_uu|should_swap~0_combout\,
	combout => \EXE|IEEE_ADD|swap2_uu|exit1[10]~12_combout\);

-- Location: LCCOMB_X37_Y17_N22
\EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~2_combout\ = (\EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:14:full_adderi|xor1|C~combout\) # ((\EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:16:xor_gatej|C~0_combout\ & 
-- ((!\EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:14:full_adderi|and2|C~combout\) # (!\EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:15:xor_gatej|C~0_combout\))) # (!\EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:16:xor_gatej|C~0_combout\ & 
-- ((\EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:15:xor_gatej|C~0_combout\) # (\EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:14:full_adderi|and2|C~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:16:xor_gatej|C~0_combout\,
	datab => \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:15:xor_gatej|C~0_combout\,
	datac => \EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:14:full_adderi|and2|C~combout\,
	datad => \EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:14:full_adderi|xor1|C~combout\,
	combout => \EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~2_combout\);

-- Location: LCCOMB_X36_Y17_N0
\EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:22:xor_gatej|C~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:22:xor_gatej|C~0_combout\ = \EXE|IEEE_ADD|swap2_uu|exit2[22]~0_combout\ $ (\EXE|IEEE_ADD|swap2_uu|exit1[22]~24_combout\ $ (\EXE|IEEE_ADD|adder_uu|Array_Of_FAs:21:full_adderi|or1|C~0_combout\ $ 
-- (\EXE|IEEE_ADD|adder_uu|Array_Of_FAs:24:full_adderi|and2|C~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|swap2_uu|exit2[22]~0_combout\,
	datab => \EXE|IEEE_ADD|swap2_uu|exit1[22]~24_combout\,
	datac => \EXE|IEEE_ADD|adder_uu|Array_Of_FAs:21:full_adderi|or1|C~0_combout\,
	datad => \EXE|IEEE_ADD|adder_uu|Array_Of_FAs:24:full_adderi|and2|C~combout\,
	combout => \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:22:xor_gatej|C~0_combout\);

-- Location: LCCOMB_X38_Y19_N20
\EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:2:full_adderi|xor1|C\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:2:full_adderi|xor1|C~combout\ = \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:2:xor_gatej|C~0_combout\ $ (\EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:1:full_adderi|and2|C~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:2:xor_gatej|C~0_combout\,
	datad => \EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:1:full_adderi|and2|C~combout\,
	combout => \EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:2:full_adderi|xor1|C~combout\);

-- Location: LCCOMB_X36_Y17_N8
\EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~22_combout\ = (\EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:13:xor_gatej|C~0_combout\) # ((\EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:12:xor_gatej|C~0_combout\ & 
-- (\EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:10:full_adderi|and2|C~combout\ & \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:11:xor_gatej|C~0_combout\)) # (!\EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:12:xor_gatej|C~0_combout\ & 
-- (!\EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:10:full_adderi|and2|C~combout\ & !\EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:11:xor_gatej|C~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:12:xor_gatej|C~0_combout\,
	datab => \EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:10:full_adderi|and2|C~combout\,
	datac => \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:11:xor_gatej|C~0_combout\,
	datad => \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:13:xor_gatej|C~0_combout\,
	combout => \EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~22_combout\);

-- Location: LCCOMB_X34_Y19_N6
\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[3]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[3]~17_combout\ = (\EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~7_combout\ & (!\EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~18_combout\ & 
-- ((!\EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:17:full_adderi|xor1|C~combout\)))) # (!\EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~7_combout\ & (((\EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:9:full_adderi|xor1|C~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~7_combout\,
	datab => \EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~18_combout\,
	datac => \EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:9:full_adderi|xor1|C~combout\,
	datad => \EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:17:full_adderi|xor1|C~combout\,
	combout => \EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[3]~17_combout\);

-- Location: LCCOMB_X30_Y13_N26
\EXE|WriteDataE[30]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|WriteDataE[30]~5_combout\ = (\EXE|WriteDataE[30]~4_combout\) # ((\HU|ForwardBE\(1) & \DF3|q\(70)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HU|ForwardBE\(1),
	datab => \EXE|WriteDataE[30]~4_combout\,
	datad => \DF3|q\(70),
	combout => \EXE|WriteDataE[30]~5_combout\);

-- Location: LCCOMB_X27_Y12_N30
\EXE|WriteDataE[28]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|WriteDataE[28]~9_combout\ = (\EXE|WriteDataE[28]~8_combout\) # ((\HU|ForwardBE\(1) & \DF3|q\(68)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|WriteDataE[28]~8_combout\,
	datac => \HU|ForwardBE\(1),
	datad => \DF3|q\(68),
	combout => \EXE|WriteDataE[28]~9_combout\);

-- Location: LCCOMB_X31_Y12_N12
\EXE|WriteDataE[27]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|WriteDataE[27]~10_combout\ = (!\HU|ForwardBE\(1) & ((\EXE|Equal2~1_combout\ & (\ResultW[27]~27_combout\)) # (!\EXE|Equal2~1_combout\ & ((\DF2|q\(82))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ResultW[27]~27_combout\,
	datab => \HU|ForwardBE\(1),
	datac => \EXE|Equal2~1_combout\,
	datad => \DF2|q\(82),
	combout => \EXE|WriteDataE[27]~10_combout\);

-- Location: LCCOMB_X31_Y12_N30
\EXE|WriteDataE[27]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|WriteDataE[27]~11_combout\ = (\EXE|WriteDataE[27]~10_combout\) # ((\HU|ForwardBE\(1) & \DF3|q\(67)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|WriteDataE[27]~10_combout\,
	datab => \HU|ForwardBE\(1),
	datac => \DF3|q\(67),
	combout => \EXE|WriteDataE[27]~11_combout\);

-- Location: LCCOMB_X31_Y12_N8
\EXE|Binput[27]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Binput[27]~4_combout\ = (\DF2|q\(1) & ((\DF2|q\(23)))) # (!\DF2|q\(1) & (\EXE|WriteDataE[27]~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF2|q\(1),
	datab => \EXE|WriteDataE[27]~11_combout\,
	datad => \DF2|q\(23),
	combout => \EXE|Binput[27]~4_combout\);

-- Location: LCCOMB_X32_Y13_N10
\EXE|Ainput[26]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Ainput[26]~10_combout\ = (!\HU|ForwardAE\(1) & ((\EXE|Equal4~1_combout\ & ((\ResultW[26]~26_combout\))) # (!\EXE|Equal4~1_combout\ & (\DF2|q\(113)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HU|ForwardAE\(1),
	datab => \DF2|q\(113),
	datac => \ResultW[26]~26_combout\,
	datad => \EXE|Equal4~1_combout\,
	combout => \EXE|Ainput[26]~10_combout\);

-- Location: LCCOMB_X32_Y13_N28
\EXE|Ainput[26]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Ainput[26]~11_combout\ = (\EXE|Ainput[26]~10_combout\) # ((\HU|ForwardAE\(1) & \DF3|q\(66)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Ainput[26]~10_combout\,
	datac => \HU|ForwardAE\(1),
	datad => \DF3|q\(66),
	combout => \EXE|Ainput[26]~11_combout\);

-- Location: LCCOMB_X34_Y11_N10
\EXE|WriteDataE[24]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|WriteDataE[24]~16_combout\ = (!\HU|ForwardBE\(1) & ((\EXE|Equal2~1_combout\ & ((\ResultW[24]~24_combout\))) # (!\EXE|Equal2~1_combout\ & (\DF2|q\(79)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Equal2~1_combout\,
	datab => \DF2|q\(79),
	datac => \ResultW[24]~24_combout\,
	datad => \HU|ForwardBE\(1),
	combout => \EXE|WriteDataE[24]~16_combout\);

-- Location: LCCOMB_X34_Y11_N12
\EXE|WriteDataE[24]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|WriteDataE[24]~17_combout\ = (\EXE|WriteDataE[24]~16_combout\) # ((\HU|ForwardBE\(1) & \DF3|q\(64)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|WriteDataE[24]~16_combout\,
	datab => \HU|ForwardBE\(1),
	datad => \DF3|q\(64),
	combout => \EXE|WriteDataE[24]~17_combout\);

-- Location: LCCOMB_X31_Y12_N6
\EXE|WriteDataE[23]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|WriteDataE[23]~18_combout\ = (!\HU|ForwardBE\(1) & ((\EXE|Equal2~1_combout\ & (\ResultW[23]~23_combout\)) # (!\EXE|Equal2~1_combout\ & ((\DF2|q\(78))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ResultW[23]~23_combout\,
	datab => \HU|ForwardBE\(1),
	datac => \EXE|Equal2~1_combout\,
	datad => \DF2|q\(78),
	combout => \EXE|WriteDataE[23]~18_combout\);

-- Location: LCCOMB_X32_Y12_N28
\EXE|Equal6~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Equal6~2_combout\ = (\EXE|Binput[27]~4_combout\ & (\EXE|Ainput[27]~9_combout\ & (\EXE|Ainput[28]~7_combout\ $ (!\EXE|Binput[28]~3_combout\)))) # (!\EXE|Binput[27]~4_combout\ & (!\EXE|Ainput[27]~9_combout\ & (\EXE|Ainput[28]~7_combout\ $ 
-- (!\EXE|Binput[28]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Binput[27]~4_combout\,
	datab => \EXE|Ainput[27]~9_combout\,
	datac => \EXE|Ainput[28]~7_combout\,
	datad => \EXE|Binput[28]~3_combout\,
	combout => \EXE|Equal6~2_combout\);

-- Location: LCCOMB_X31_Y13_N6
\EXE|WriteDataE[21]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|WriteDataE[21]~23_combout\ = (\EXE|WriteDataE[21]~22_combout\) # ((\DF3|q\(61) & \HU|ForwardBE\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF3|q\(61),
	datab => \EXE|WriteDataE[21]~22_combout\,
	datac => \HU|ForwardBE\(1),
	combout => \EXE|WriteDataE[21]~23_combout\);

-- Location: LCCOMB_X37_Y12_N12
\EXE|WriteDataE[19]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|WriteDataE[19]~27_combout\ = (\EXE|WriteDataE[19]~26_combout\) # ((\DF3|q\(59) & \HU|ForwardBE\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF3|q\(59),
	datab => \HU|ForwardBE\(1),
	datad => \EXE|WriteDataE[19]~26_combout\,
	combout => \EXE|WriteDataE[19]~27_combout\);

-- Location: LCCOMB_X37_Y13_N12
\EXE|WriteDataE[15]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|WriteDataE[15]~34_combout\ = (!\HU|ForwardBE\(1) & ((\EXE|Equal2~1_combout\ & (\ResultW[15]~15_combout\)) # (!\EXE|Equal2~1_combout\ & ((\DF2|q[70]~_Duplicate_2_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ResultW[15]~15_combout\,
	datab => \HU|ForwardBE\(1),
	datac => \EXE|Equal2~1_combout\,
	datad => \DF2|q[70]~_Duplicate_2_regout\,
	combout => \EXE|WriteDataE[15]~34_combout\);

-- Location: LCCOMB_X36_Y15_N24
\EXE|WriteDataE[13]~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|WriteDataE[13]~39_combout\ = (\EXE|WriteDataE[13]~38_combout\) # ((\DF3|q\(53) & \HU|ForwardBE\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF3|q\(53),
	datac => \HU|ForwardBE\(1),
	datad => \EXE|WriteDataE[13]~38_combout\,
	combout => \EXE|WriteDataE[13]~39_combout\);

-- Location: LCCOMB_X36_Y15_N6
\EXE|WriteDataE[12]~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|WriteDataE[12]~40_combout\ = (!\HU|ForwardBE\(1) & ((\EXE|Equal2~1_combout\ & (\ResultW[12]~12_combout\)) # (!\EXE|Equal2~1_combout\ & ((\DF2|q[67]~_Duplicate_2_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ResultW[12]~12_combout\,
	datab => \DF2|q[67]~_Duplicate_2_regout\,
	datac => \HU|ForwardBE\(1),
	datad => \EXE|Equal2~1_combout\,
	combout => \EXE|WriteDataE[12]~40_combout\);

-- Location: LCCOMB_X36_Y15_N16
\EXE|WriteDataE[12]~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|WriteDataE[12]~41_combout\ = (\EXE|WriteDataE[12]~40_combout\) # ((\DF3|q\(52) & \HU|ForwardBE\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DF3|q\(52),
	datac => \HU|ForwardBE\(1),
	datad => \EXE|WriteDataE[12]~40_combout\,
	combout => \EXE|WriteDataE[12]~41_combout\);

-- Location: LCCOMB_X30_Y15_N8
\EXE|Ainput[11]~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Ainput[11]~40_combout\ = (!\HU|ForwardAE\(1) & ((\EXE|Equal4~1_combout\ & (\ResultW[11]~11_combout\)) # (!\EXE|Equal4~1_combout\ & ((\DF2|q[98]~_Duplicate_2_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ResultW[11]~11_combout\,
	datab => \HU|ForwardAE\(1),
	datac => \DF2|q[98]~_Duplicate_2_regout\,
	datad => \EXE|Equal4~1_combout\,
	combout => \EXE|Ainput[11]~40_combout\);

-- Location: LCFF_X32_Y13_N13
\DF2|q[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF2|q~151_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF2|q\(18));

-- Location: LCCOMB_X30_Y15_N28
\EXE|Ainput[10]~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Ainput[10]~42_combout\ = (!\HU|ForwardAE\(1) & ((\EXE|Equal4~1_combout\ & (\ResultW[10]~10_combout\)) # (!\EXE|Equal4~1_combout\ & ((\DF2|q[97]~_Duplicate_2_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Equal4~1_combout\,
	datab => \ResultW[10]~10_combout\,
	datac => \HU|ForwardAE\(1),
	datad => \DF2|q[97]~_Duplicate_2_regout\,
	combout => \EXE|Ainput[10]~42_combout\);

-- Location: LCCOMB_X37_Y14_N8
\EXE|WriteDataE[9]~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|WriteDataE[9]~47_combout\ = (\EXE|WriteDataE[9]~46_combout\) # ((\HU|ForwardBE\(1) & \DF3|q\(49)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|WriteDataE[9]~46_combout\,
	datac => \HU|ForwardBE\(1),
	datad => \DF3|q\(49),
	combout => \EXE|WriteDataE[9]~47_combout\);

-- Location: LCCOMB_X37_Y12_N10
\EXE|WriteDataE[8]~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|WriteDataE[8]~48_combout\ = (!\HU|ForwardBE\(1) & ((\EXE|Equal2~1_combout\ & (\ResultW[8]~8_combout\)) # (!\EXE|Equal2~1_combout\ & ((\DF2|q[63]~_Duplicate_2_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ResultW[8]~8_combout\,
	datab => \HU|ForwardBE\(1),
	datac => \EXE|Equal2~1_combout\,
	datad => \DF2|q[63]~_Duplicate_2_regout\,
	combout => \EXE|WriteDataE[8]~48_combout\);

-- Location: LCFF_X36_Y13_N11
\DF2|q[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF2|q~155_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF2|q\(14));

-- Location: LCCOMB_X35_Y15_N26
\EXE|WriteDataE[6]~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|WriteDataE[6]~52_combout\ = (!\HU|ForwardBE\(1) & ((\EXE|Equal2~1_combout\ & (\ResultW[6]~6_combout\)) # (!\EXE|Equal2~1_combout\ & ((\DF2|q[61]~_Duplicate_2_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HU|ForwardBE\(1),
	datab => \ResultW[6]~6_combout\,
	datac => \DF2|q[61]~_Duplicate_2_regout\,
	datad => \EXE|Equal2~1_combout\,
	combout => \EXE|WriteDataE[6]~52_combout\);

-- Location: LCFF_X36_Y14_N11
\DF2|q[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF2|q~158_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF2|q\(11));

-- Location: LCCOMB_X36_Y14_N8
\EXE|WriteDataE[2]~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|WriteDataE[2]~61_combout\ = (\EXE|WriteDataE[2]~60_combout\) # ((\HU|ForwardBE\(1) & \DF3|q\(42)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HU|ForwardBE\(1),
	datab => \DF3|q\(42),
	datad => \EXE|WriteDataE[2]~60_combout\,
	combout => \EXE|WriteDataE[2]~61_combout\);

-- Location: LCFF_X40_Y14_N25
\DF2|q[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF2|q~160_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF2|q\(9));

-- Location: LCCOMB_X35_Y13_N6
\EXE|Mux31~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Mux31~5_combout\ = (\DF2|q\(2) & (\DF2|q\(3) & \DF2|q\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DF2|q\(2),
	datac => \DF2|q\(3),
	datad => \DF2|q\(4),
	combout => \EXE|Mux31~5_combout\);

-- Location: LCCOMB_X34_Y20_N8
\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~27_combout\ = (\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[0]~5_combout\ & ((\EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:1:full_adderi|xor1|C~0_combout\))) # (!\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[0]~5_combout\ & 
-- (\EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:0:full_adderi|xor1|C~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[0]~5_combout\,
	datac => \EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:0:full_adderi|xor1|C~2_combout\,
	datad => \EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:1:full_adderi|xor1|C~0_combout\,
	combout => \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~27_combout\);

-- Location: LCCOMB_X34_Y20_N26
\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~28_combout\ = (\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~90_combout\ & ((\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~27_combout\) # (\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[1]~10_combout\ $ 
-- (!\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[0]~5_combout\)))) # (!\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~90_combout\ & (\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~27_combout\ & (\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[1]~10_combout\ $ 
-- (\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[0]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~90_combout\,
	datab => \EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[1]~10_combout\,
	datac => \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~27_combout\,
	datad => \EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[0]~5_combout\,
	combout => \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~28_combout\);

-- Location: LCCOMB_X34_Y16_N4
\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~29_combout\ = (!\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~25_combout\ & \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~25_combout\,
	datad => \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~28_combout\,
	combout => \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~29_combout\);

-- Location: LCCOMB_X33_Y16_N0
\DF3|q~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q~34_combout\ = (\DF3|q[46]~33_combout\ & (((!\EXE|Equal0~0_combout\)))) # (!\DF3|q[46]~33_combout\ & ((\EXE|Equal0~0_combout\ & (\EXE|IEEE_MUL|Mult0|auto_generated|op_1~12_combout\)) # (!\EXE|Equal0~0_combout\ & ((\EXE|Add0~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111101001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF3|q[46]~33_combout\,
	datab => \EXE|IEEE_MUL|Mult0|auto_generated|op_1~12_combout\,
	datac => \EXE|Equal0~0_combout\,
	datad => \EXE|Add0~2_combout\,
	combout => \DF3|q~34_combout\);

-- Location: LCCOMB_X33_Y16_N18
\DF3|q~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q~35_combout\ = (\DF3|q[46]~33_combout\ & ((\DF3|q~34_combout\ & ((\EXE|Add1~2_combout\))) # (!\DF3|q~34_combout\ & (\EXE|IEEE_MUL|Mult0|auto_generated|op_1~14_combout\)))) # (!\DF3|q[46]~33_combout\ & (((\DF3|q~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF3|q[46]~33_combout\,
	datab => \EXE|IEEE_MUL|Mult0|auto_generated|op_1~14_combout\,
	datac => \EXE|Add1~2_combout\,
	datad => \DF3|q~34_combout\,
	combout => \DF3|q~35_combout\);

-- Location: LCCOMB_X34_Y16_N30
\DF3|q~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q~38_combout\ = (\DF3|q[57]~5_combout\ & ((\DF3|q[46]~37_combout\) # ((\EXE|Ainput[1]~61_combout\ & \DF3|q[46]~36_combout\)))) # (!\DF3|q[57]~5_combout\ & (\DF3|q[46]~37_combout\ & ((\EXE|Ainput[1]~61_combout\) # (!\DF3|q[46]~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF3|q[57]~5_combout\,
	datab => \EXE|Ainput[1]~61_combout\,
	datac => \DF3|q[46]~37_combout\,
	datad => \DF3|q[46]~36_combout\,
	combout => \DF3|q~38_combout\);

-- Location: LCCOMB_X34_Y16_N8
\DF3|q~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q~39_combout\ = (\DF3|q[46]~36_combout\ & (\DF3|q~38_combout\)) # (!\DF3|q[46]~36_combout\ & ((\DF3|q~38_combout\ & (\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~29_combout\)) # (!\DF3|q~38_combout\ & ((\DF3|q~35_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF3|q[46]~36_combout\,
	datab => \DF3|q~38_combout\,
	datac => \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~29_combout\,
	datad => \DF3|q~35_combout\,
	combout => \DF3|q~39_combout\);

-- Location: LCCOMB_X33_Y16_N12
\DF3|q~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q~43_combout\ = (\DF3|q[46]~33_combout\ & (((!\EXE|Equal0~0_combout\)))) # (!\DF3|q[46]~33_combout\ & ((\EXE|Equal0~0_combout\ & (\EXE|IEEE_MUL|Mult0|auto_generated|op_1~14_combout\)) # (!\EXE|Equal0~0_combout\ & ((\EXE|Add0~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111101001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF3|q[46]~33_combout\,
	datab => \EXE|IEEE_MUL|Mult0|auto_generated|op_1~14_combout\,
	datac => \EXE|Equal0~0_combout\,
	datad => \EXE|Add0~4_combout\,
	combout => \DF3|q~43_combout\);

-- Location: LCCOMB_X33_Y16_N22
\DF3|q~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q~44_combout\ = (\DF3|q~43_combout\ & (((\EXE|Add1~4_combout\) # (!\DF3|q[46]~33_combout\)))) # (!\DF3|q~43_combout\ & (\EXE|IEEE_MUL|Mult0|auto_generated|op_1~16_combout\ & (\DF3|q[46]~33_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF3|q~43_combout\,
	datab => \EXE|IEEE_MUL|Mult0|auto_generated|op_1~16_combout\,
	datac => \DF3|q[46]~33_combout\,
	datad => \EXE|Add1~4_combout\,
	combout => \DF3|q~44_combout\);

-- Location: LCCOMB_X33_Y16_N8
\DF3|q~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q~47_combout\ = (\DF3|q[46]~33_combout\ & (((\EXE|IEEE_MUL|Mult0|auto_generated|op_1~18_combout\) # (!\EXE|Equal0~0_combout\)))) # (!\DF3|q[46]~33_combout\ & (\EXE|IEEE_MUL|Mult0|auto_generated|op_1~16_combout\ & (\EXE|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF3|q[46]~33_combout\,
	datab => \EXE|IEEE_MUL|Mult0|auto_generated|op_1~16_combout\,
	datac => \EXE|Equal0~0_combout\,
	datad => \EXE|IEEE_MUL|Mult0|auto_generated|op_1~18_combout\,
	combout => \DF3|q~47_combout\);

-- Location: LCCOMB_X33_Y16_N10
\DF3|q~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q~48_combout\ = (\EXE|Equal0~0_combout\ & (\DF3|q~47_combout\)) # (!\EXE|Equal0~0_combout\ & ((\DF3|q~47_combout\ & (\EXE|Add1~6_combout\)) # (!\DF3|q~47_combout\ & ((\EXE|Add0~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Equal0~0_combout\,
	datab => \DF3|q~47_combout\,
	datac => \EXE|Add1~6_combout\,
	datad => \EXE|Add0~6_combout\,
	combout => \DF3|q~48_combout\);

-- Location: LCCOMB_X36_Y14_N0
\DF3|q~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q~49_combout\ = (\DF2|q\(1) & (\DF2|q\(11))) # (!\DF2|q\(1) & ((\EXE|WriteDataE[3]~59_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF2|q\(11),
	datab => \EXE|WriteDataE[3]~59_combout\,
	datac => \DF2|q\(1),
	combout => \DF3|q~49_combout\);

-- Location: LCCOMB_X33_Y16_N28
\DF3|q~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q~52_combout\ = (\DF3|q[46]~33_combout\ & (((!\EXE|Equal0~0_combout\)))) # (!\DF3|q[46]~33_combout\ & ((\EXE|Equal0~0_combout\ & ((\EXE|IEEE_MUL|Mult0|auto_generated|op_1~18_combout\))) # (!\EXE|Equal0~0_combout\ & (\EXE|Add0~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF3|q[46]~33_combout\,
	datab => \EXE|Add0~8_combout\,
	datac => \EXE|Equal0~0_combout\,
	datad => \EXE|IEEE_MUL|Mult0|auto_generated|op_1~18_combout\,
	combout => \DF3|q~52_combout\);

-- Location: LCCOMB_X33_Y16_N14
\DF3|q~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q~53_combout\ = (\DF3|q[46]~33_combout\ & ((\DF3|q~52_combout\ & ((\EXE|Add1~8_combout\))) # (!\DF3|q~52_combout\ & (\EXE|IEEE_MUL|Mult0|auto_generated|op_1~20_combout\)))) # (!\DF3|q[46]~33_combout\ & (((\DF3|q~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF3|q[46]~33_combout\,
	datab => \EXE|IEEE_MUL|Mult0|auto_generated|op_1~20_combout\,
	datac => \EXE|Add1~8_combout\,
	datad => \DF3|q~52_combout\,
	combout => \DF3|q~53_combout\);

-- Location: LCCOMB_X33_Y15_N8
\DF3|q~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q~54_combout\ = (\DF3|q[46]~37_combout\ & ((\EXE|Binput[4]~19_combout\) # ((\EXE|Ainput[4]~55_combout\) # (!\DF3|q[46]~36_combout\)))) # (!\DF3|q[46]~37_combout\ & (\EXE|Binput[4]~19_combout\ & (\DF3|q[46]~36_combout\ & \EXE|Ainput[4]~55_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF3|q[46]~37_combout\,
	datab => \EXE|Binput[4]~19_combout\,
	datac => \DF3|q[46]~36_combout\,
	datad => \EXE|Ainput[4]~55_combout\,
	combout => \DF3|q~54_combout\);

-- Location: LCCOMB_X34_Y18_N12
\DF3|q~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q~55_combout\ = (\DF3|q~54_combout\ & (((\DF3|q[46]~36_combout\) # (\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~38_combout\)))) # (!\DF3|q~54_combout\ & (\DF3|q~53_combout\ & (!\DF3|q[46]~36_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF3|q~54_combout\,
	datab => \DF3|q~53_combout\,
	datac => \DF3|q[46]~36_combout\,
	datad => \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~38_combout\,
	combout => \DF3|q~55_combout\);

-- Location: LCCOMB_X33_Y16_N16
\DF3|q~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q~56_combout\ = (\DF3|q[46]~33_combout\ & (((\EXE|IEEE_MUL|Mult0|auto_generated|op_1~22_combout\) # (!\EXE|Equal0~0_combout\)))) # (!\DF3|q[46]~33_combout\ & (\EXE|IEEE_MUL|Mult0|auto_generated|op_1~20_combout\ & (\EXE|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF3|q[46]~33_combout\,
	datab => \EXE|IEEE_MUL|Mult0|auto_generated|op_1~20_combout\,
	datac => \EXE|Equal0~0_combout\,
	datad => \EXE|IEEE_MUL|Mult0|auto_generated|op_1~22_combout\,
	combout => \DF3|q~56_combout\);

-- Location: LCCOMB_X33_Y19_N22
\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~41_combout\ = (\DF3|q[53]~3_combout\ & (\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[3]~19_combout\ $ (!\EXE|IEEE_ADD|NandR_uu|Add0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010010000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[3]~19_combout\,
	datab => \DF3|q[53]~3_combout\,
	datac => \EXE|IEEE_ADD|NandR_uu|Add0~0_combout\,
	combout => \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~41_combout\);

-- Location: LCCOMB_X37_Y19_N20
\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~42_combout\ = (\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[0]~5_combout\ & (\EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:8:xor_gatej|C~2_combout\ $ ((\EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:7:full_adderi|and2|C~0_combout\)))) # 
-- (!\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[0]~5_combout\ & (((\EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111101100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:8:xor_gatej|C~2_combout\,
	datab => \EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:7:full_adderi|and2|C~0_combout\,
	datac => \EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[0]~5_combout\,
	datad => \EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~8_combout\,
	combout => \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~42_combout\);

-- Location: LCCOMB_X33_Y18_N12
\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~45_combout\ = (\EXE|IEEE_ADD|NandR_uu|Add0~3_combout\ & (!\EXE|IEEE_ADD|NandR_uu|Add0~2_combout\ & ((\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~30_combout\)))) # (!\EXE|IEEE_ADD|NandR_uu|Add0~3_combout\ & 
-- (((\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|NandR_uu|Add0~2_combout\,
	datab => \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~44_combout\,
	datac => \EXE|IEEE_ADD|NandR_uu|Add0~3_combout\,
	datad => \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~30_combout\,
	combout => \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~45_combout\);

-- Location: LCCOMB_X33_Y17_N12
\DF3|q~73\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q~73_combout\ = (\EXE|Equal0~0_combout\ & (\EXE|IEEE_MUL|Mult0|auto_generated|op_1~26_combout\ & (!\DF3|q[46]~33_combout\))) # (!\EXE|Equal0~0_combout\ & (((\DF3|q[46]~33_combout\) # (\EXE|Add0~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110101011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Equal0~0_combout\,
	datab => \EXE|IEEE_MUL|Mult0|auto_generated|op_1~26_combout\,
	datac => \DF3|q[46]~33_combout\,
	datad => \EXE|Add0~16_combout\,
	combout => \DF3|q~73_combout\);

-- Location: LCCOMB_X33_Y17_N30
\DF3|q~74\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q~74_combout\ = (\DF3|q[46]~33_combout\ & ((\DF3|q~73_combout\ & ((\EXE|Add1~16_combout\))) # (!\DF3|q~73_combout\ & (\EXE|IEEE_MUL|Mult0|auto_generated|op_1~28_combout\)))) # (!\DF3|q[46]~33_combout\ & (((\DF3|q~73_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF3|q[46]~33_combout\,
	datab => \EXE|IEEE_MUL|Mult0|auto_generated|op_1~28_combout\,
	datac => \EXE|Add1~16_combout\,
	datad => \DF3|q~73_combout\,
	combout => \DF3|q~74_combout\);

-- Location: LCCOMB_X33_Y17_N8
\DF3|q~75\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q~75_combout\ = (\EXE|Ainput[8]~47_combout\ & ((\DF3|q[46]~37_combout\) # ((\DF3|q[64]~10_combout\ & \DF3|q[46]~36_combout\)))) # (!\EXE|Ainput[8]~47_combout\ & (\DF3|q[46]~37_combout\ & ((\DF3|q[64]~10_combout\) # (!\DF3|q[46]~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Ainput[8]~47_combout\,
	datab => \DF3|q[64]~10_combout\,
	datac => \DF3|q[46]~37_combout\,
	datad => \DF3|q[46]~36_combout\,
	combout => \DF3|q~75_combout\);

-- Location: LCCOMB_X35_Y19_N18
\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~50_combout\ = (\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[1]~10_combout\ & ((\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[0]~5_combout\ & (\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~49_combout\)) # 
-- (!\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[0]~5_combout\ & ((\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~42_combout\))))) # (!\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[1]~10_combout\ & ((\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[0]~5_combout\ & 
-- ((\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~42_combout\))) # (!\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[0]~5_combout\ & (\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~49_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011010010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[1]~10_combout\,
	datab => \EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[0]~5_combout\,
	datac => \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~49_combout\,
	datad => \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~42_combout\,
	combout => \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~50_combout\);

-- Location: LCCOMB_X34_Y18_N6
\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~51_combout\ = (\EXE|IEEE_ADD|NandR_uu|Add0~2_combout\ & (\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~37_combout\)) # (!\EXE|IEEE_ADD|NandR_uu|Add0~2_combout\ & ((\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~50_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~37_combout\,
	datac => \EXE|IEEE_ADD|NandR_uu|Add0~2_combout\,
	datad => \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~50_combout\,
	combout => \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~51_combout\);

-- Location: LCCOMB_X33_Y17_N10
\DF3|q~76\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q~76_combout\ = (\DF3|q~75_combout\ & ((\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~51_combout\) # ((\DF3|q[46]~36_combout\)))) # (!\DF3|q~75_combout\ & (((\DF3|q~74_combout\ & !\DF3|q[46]~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~51_combout\,
	datab => \DF3|q~74_combout\,
	datac => \DF3|q~75_combout\,
	datad => \DF3|q[46]~36_combout\,
	combout => \DF3|q~76_combout\);

-- Location: LCCOMB_X34_Y19_N24
\DF3|q[51]~79\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q[51]~79_combout\ = (\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[4]~12_combout\ $ (((\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[3]~19_combout\ & \EXE|IEEE_ADD|NandR_uu|Add0~0_combout\)))) # (!\DF3|q[61]~69_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF3|q[61]~69_combout\,
	datab => \EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[3]~19_combout\,
	datac => \EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[4]~12_combout\,
	datad => \EXE|IEEE_ADD|NandR_uu|Add0~0_combout\,
	combout => \DF3|q[51]~79_combout\);

-- Location: LCCOMB_X34_Y17_N12
\DF3|q~80\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q~80_combout\ = (!\DF3|q[51]~79_combout\ & (\EXE|IEEE_ADD|NandR_uu|Add0~3_combout\ & (!\EXE|IEEE_ADD|NandR_uu|Add0~2_combout\ & \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF3|q[51]~79_combout\,
	datab => \EXE|IEEE_ADD|NandR_uu|Add0~3_combout\,
	datac => \EXE|IEEE_ADD|NandR_uu|Add0~2_combout\,
	datad => \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~28_combout\,
	combout => \DF3|q~80_combout\);

-- Location: LCCOMB_X33_Y17_N6
\DF3|q~81\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q~81_combout\ = (\DF3|q[46]~33_combout\ & (((\EXE|IEEE_MUL|Mult0|auto_generated|op_1~30_combout\) # (!\EXE|Equal0~0_combout\)))) # (!\DF3|q[46]~33_combout\ & (\EXE|IEEE_MUL|Mult0|auto_generated|op_1~28_combout\ & ((\EXE|Equal0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF3|q[46]~33_combout\,
	datab => \EXE|IEEE_MUL|Mult0|auto_generated|op_1~28_combout\,
	datac => \EXE|IEEE_MUL|Mult0|auto_generated|op_1~30_combout\,
	datad => \EXE|Equal0~0_combout\,
	combout => \DF3|q~81_combout\);

-- Location: LCCOMB_X34_Y17_N6
\DF3|q~82\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q~82_combout\ = (\EXE|Equal0~0_combout\ & (\DF3|q~81_combout\)) # (!\EXE|Equal0~0_combout\ & ((\DF3|q~81_combout\ & (\EXE|Add1~18_combout\)) # (!\DF3|q~81_combout\ & ((\EXE|Add0~18_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Equal0~0_combout\,
	datab => \DF3|q~81_combout\,
	datac => \EXE|Add1~18_combout\,
	datad => \EXE|Add0~18_combout\,
	combout => \DF3|q~82_combout\);

-- Location: LCCOMB_X32_Y13_N26
\DF3|q~88\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q~88_combout\ = (\DF3|q[66]~12_combout\ & ((\DF3|q[46]~37_combout\) # ((\EXE|Ainput[10]~43_combout\ & \DF3|q[46]~36_combout\)))) # (!\DF3|q[66]~12_combout\ & (\DF3|q[46]~37_combout\ & ((\EXE|Ainput[10]~43_combout\) # (!\DF3|q[46]~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF3|q[66]~12_combout\,
	datab => \EXE|Ainput[10]~43_combout\,
	datac => \DF3|q[46]~36_combout\,
	datad => \DF3|q[46]~37_combout\,
	combout => \DF3|q~88_combout\);

-- Location: LCCOMB_X32_Y17_N6
\DF3|q~94\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q~94_combout\ = (\DF3|q[46]~33_combout\ & (((!\EXE|Equal0~0_combout\)))) # (!\DF3|q[46]~33_combout\ & ((\EXE|Equal0~0_combout\ & ((\EXE|IEEE_MUL|Mult0|auto_generated|op_1~34_combout\))) # (!\EXE|Equal0~0_combout\ & (\EXE|Add0~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF3|q[46]~33_combout\,
	datab => \EXE|Add0~24_combout\,
	datac => \EXE|IEEE_MUL|Mult0|auto_generated|op_1~34_combout\,
	datad => \EXE|Equal0~0_combout\,
	combout => \DF3|q~94_combout\);

-- Location: LCCOMB_X35_Y17_N10
\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~61_combout\ = (\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[0]~5_combout\ & ((\EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:14:full_adderi|xor1|C~combout\))) # (!\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[0]~5_combout\ & 
-- (\EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:13:full_adderi|xor1|C~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:13:full_adderi|xor1|C~combout\,
	datab => \EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[0]~5_combout\,
	datad => \EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:14:full_adderi|xor1|C~combout\,
	combout => \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~61_combout\);

-- Location: LCCOMB_X34_Y18_N16
\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~63\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~63_combout\ = (\EXE|IEEE_ADD|NandR_uu|Add0~2_combout\ & ((\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~50_combout\))) # (!\EXE|IEEE_ADD|NandR_uu|Add0~2_combout\ & (\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~62_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~62_combout\,
	datac => \EXE|IEEE_ADD|NandR_uu|Add0~2_combout\,
	datad => \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~50_combout\,
	combout => \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~63_combout\);

-- Location: LCCOMB_X34_Y14_N28
\DF3|q~100\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q~100_combout\ = (\DF3|q[69]~15_combout\ & ((\DF3|q[46]~37_combout\) # ((\EXE|Ainput[13]~37_combout\ & \DF3|q[46]~36_combout\)))) # (!\DF3|q[69]~15_combout\ & (\DF3|q[46]~37_combout\ & ((\EXE|Ainput[13]~37_combout\) # (!\DF3|q[46]~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF3|q[69]~15_combout\,
	datab => \DF3|q[46]~37_combout\,
	datac => \EXE|Ainput[13]~37_combout\,
	datad => \DF3|q[46]~36_combout\,
	combout => \DF3|q~100_combout\);

-- Location: LCCOMB_X32_Y17_N22
\EXE|Mux17~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Mux17~1_combout\ = (\EXE|Mux17~0_combout\ & ((\EXE|IEEE_MUL|Mult0|auto_generated|op_1~58_combout\ & (\EXE|IEEE_MUL|Mult0|auto_generated|op_1~40_combout\)) # (!\EXE|IEEE_MUL|Mult0|auto_generated|op_1~58_combout\ & 
-- ((\EXE|IEEE_MUL|Mult0|auto_generated|op_1~38_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_MUL|Mult0|auto_generated|op_1~40_combout\,
	datab => \EXE|IEEE_MUL|Mult0|auto_generated|op_1~58_combout\,
	datac => \EXE|IEEE_MUL|Mult0|auto_generated|op_1~38_combout\,
	datad => \EXE|Mux17~0_combout\,
	combout => \EXE|Mux17~1_combout\);

-- Location: LCCOMB_X33_Y18_N20
\EXE|Mux17~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Mux17~2_combout\ = (!\DF2|q\(3) & ((\EXE|Mux17~1_combout\) # ((!\DF2|q\(2) & \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~71_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF2|q\(2),
	datab => \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~71_combout\,
	datac => \EXE|Mux17~1_combout\,
	datad => \DF2|q\(3),
	combout => \EXE|Mux17~2_combout\);

-- Location: LCCOMB_X33_Y14_N30
\EXE|Mux17~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Mux17~4_combout\ = (\DF2|q\(3) & (((\DF2|q\(2))))) # (!\DF2|q\(3) & ((\DF3|q[70]~16_combout\ & ((\DF2|q\(2)) # (\EXE|Ainput[14]~35_combout\))) # (!\DF3|q[70]~16_combout\ & (\DF2|q\(2) & \EXE|Ainput[14]~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF2|q\(3),
	datab => \DF3|q[70]~16_combout\,
	datac => \DF2|q\(2),
	datad => \EXE|Ainput[14]~35_combout\,
	combout => \EXE|Mux17~4_combout\);

-- Location: LCCOMB_X34_Y20_N2
\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~72\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~72_combout\ = (!\EXE|IEEE_ADD|NandR_uu|Add0~3_combout\ & (!\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~46_combout\ & (\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~27_combout\ & \EXE|IEEE_ADD|NandR_uu|Add0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|NandR_uu|Add0~3_combout\,
	datab => \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~46_combout\,
	datac => \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~27_combout\,
	datad => \EXE|IEEE_ADD|NandR_uu|Add0~1_combout\,
	combout => \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~72_combout\);

-- Location: LCCOMB_X34_Y20_N28
\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~73\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~73_combout\ = (\EXE|IEEE_ADD|NandR_uu|Add0~3_combout\ & ((\EXE|IEEE_ADD|NandR_uu|Add0~2_combout\ & (\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~35_combout\)) # (!\EXE|IEEE_ADD|NandR_uu|Add0~2_combout\ & 
-- ((\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~47_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|NandR_uu|Add0~3_combout\,
	datab => \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~35_combout\,
	datac => \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~47_combout\,
	datad => \EXE|IEEE_ADD|NandR_uu|Add0~2_combout\,
	combout => \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~73_combout\);

-- Location: LCCOMB_X35_Y17_N18
\EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:16:full_adderi|xor1|C\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:16:full_adderi|xor1|C~combout\ = \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:16:xor_gatej|C~0_combout\ $ (((\EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:15:xor_gatej|C~0_combout\ & 
-- \EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:14:full_adderi|and2|C~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:15:xor_gatej|C~0_combout\,
	datab => \EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:14:full_adderi|and2|C~combout\,
	datad => \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:16:xor_gatej|C~0_combout\,
	combout => \EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:16:full_adderi|xor1|C~combout\);

-- Location: LCCOMB_X36_Y17_N22
\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~74\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~74_combout\ = (\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[0]~5_combout\ & ((\EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:17:full_adderi|xor1|C~combout\))) # (!\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[0]~5_combout\ & 
-- (\EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:16:full_adderi|xor1|C~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:16:full_adderi|xor1|C~combout\,
	datac => \EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:17:full_adderi|xor1|C~combout\,
	datad => \EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[0]~5_combout\,
	combout => \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~74_combout\);

-- Location: LCCOMB_X34_Y20_N6
\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~75\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~75_combout\ = (\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~64_combout\ & ((\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~74_combout\) # (\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[1]~10_combout\ $ 
-- (\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[0]~5_combout\)))) # (!\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~64_combout\ & (\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~74_combout\ & (\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[1]~10_combout\ $ 
-- (!\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[0]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~64_combout\,
	datab => \EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[1]~10_combout\,
	datac => \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~74_combout\,
	datad => \EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[0]~5_combout\,
	combout => \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~75_combout\);

-- Location: LCCOMB_X34_Y20_N24
\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~76\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~76_combout\ = (!\EXE|IEEE_ADD|NandR_uu|Add0~3_combout\ & ((\EXE|IEEE_ADD|NandR_uu|Add0~2_combout\ & ((\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~59_combout\))) # (!\EXE|IEEE_ADD|NandR_uu|Add0~2_combout\ & 
-- (\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~75_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~75_combout\,
	datab => \EXE|IEEE_ADD|NandR_uu|Add0~2_combout\,
	datac => \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~59_combout\,
	datad => \EXE|IEEE_ADD|NandR_uu|Add0~3_combout\,
	combout => \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~76_combout\);

-- Location: LCCOMB_X34_Y20_N18
\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~77\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~77_combout\ = (\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~72_combout\) # ((!\EXE|IEEE_ADD|NandR_uu|Add0~1_combout\ & ((\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~76_combout\) # (\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~73_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|NandR_uu|Add0~1_combout\,
	datab => \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~72_combout\,
	datac => \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~76_combout\,
	datad => \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~73_combout\,
	combout => \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~77_combout\);

-- Location: LCCOMB_X37_Y13_N2
\EXE|ALU_output_mux~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|ALU_output_mux~0_combout\ = (\EXE|Ainput[15]~33_combout\) # ((\DF2|q\(1) & (\DF2|q\(23))) # (!\DF2|q\(1) & ((\EXE|WriteDataE[15]~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF2|q\(1),
	datab => \DF2|q\(23),
	datac => \EXE|Ainput[15]~33_combout\,
	datad => \EXE|WriteDataE[15]~35_combout\,
	combout => \EXE|ALU_output_mux~0_combout\);

-- Location: LCCOMB_X37_Y13_N28
\EXE|ALU_output_mux~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|ALU_output_mux~1_combout\ = (\EXE|Ainput[15]~33_combout\ & ((\DF2|q\(1) & (\DF2|q\(23))) # (!\DF2|q\(1) & ((\EXE|WriteDataE[15]~35_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF2|q\(1),
	datab => \DF2|q\(23),
	datac => \EXE|Ainput[15]~33_combout\,
	datad => \EXE|WriteDataE[15]~35_combout\,
	combout => \EXE|ALU_output_mux~1_combout\);

-- Location: LCCOMB_X37_Y13_N6
\EXE|Mux16~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Mux16~3_combout\ = (\DF2|q\(2) & (((\DF2|q\(3))))) # (!\DF2|q\(2) & ((\DF2|q\(3) & (\EXE|Add0~30_combout\)) # (!\DF2|q\(3) & ((\EXE|ALU_output_mux~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Add0~30_combout\,
	datab => \DF2|q\(2),
	datac => \DF2|q\(3),
	datad => \EXE|ALU_output_mux~1_combout\,
	combout => \EXE|Mux16~3_combout\);

-- Location: LCCOMB_X37_Y13_N24
\EXE|Mux16~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Mux16~4_combout\ = (\EXE|Mux16~3_combout\ & (((\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~77_combout\)) # (!\DF2|q\(2)))) # (!\EXE|Mux16~3_combout\ & (\DF2|q\(2) & ((\EXE|ALU_output_mux~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Mux16~3_combout\,
	datab => \DF2|q\(2),
	datac => \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~77_combout\,
	datad => \EXE|ALU_output_mux~0_combout\,
	combout => \EXE|Mux16~4_combout\);

-- Location: LCCOMB_X34_Y16_N28
\DF3|q[56]~106\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q[56]~106_combout\ = (\EXE|IEEE_ADD|NandR_uu|Add0~2_combout\ & ((\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[4]~12_combout\) # (\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[3]~19_combout\ $ (!\EXE|IEEE_ADD|NandR_uu|Add0~0_combout\)))) # 
-- (!\EXE|IEEE_ADD|NandR_uu|Add0~2_combout\ & (\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[4]~12_combout\ $ (((\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[3]~19_combout\ & \EXE|IEEE_ADD|NandR_uu|Add0~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[3]~19_combout\,
	datab => \EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[4]~12_combout\,
	datac => \EXE|IEEE_ADD|NandR_uu|Add0~2_combout\,
	datad => \EXE|IEEE_ADD|NandR_uu|Add0~0_combout\,
	combout => \DF3|q[56]~106_combout\);

-- Location: LCCOMB_X32_Y16_N20
\DF3|q~112\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q~112_combout\ = (\DF3|q[56]~102_combout\ & ((\DF3|q[46]~33_combout\ & ((\EXE|Add1~34_combout\))) # (!\DF3|q[46]~33_combout\ & (\EXE|Add0~34_combout\)))) # (!\DF3|q[56]~102_combout\ & (((!\DF3|q[46]~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Add0~34_combout\,
	datab => \DF3|q[56]~102_combout\,
	datac => \EXE|Add1~34_combout\,
	datad => \DF3|q[46]~33_combout\,
	combout => \DF3|q~112_combout\);

-- Location: LCCOMB_X32_Y16_N22
\DF3|q~113\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q~113_combout\ = (\DF3|q~112_combout\ & (((\EXE|IEEE_MUL|Mult0|auto_generated|op_1~44_combout\)) # (!\EXE|Equal0~0_combout\))) # (!\DF3|q~112_combout\ & (\EXE|Equal0~0_combout\ & ((\EXE|IEEE_MUL|Mult0|auto_generated|op_1~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF3|q~112_combout\,
	datab => \EXE|Equal0~0_combout\,
	datac => \EXE|IEEE_MUL|Mult0|auto_generated|op_1~44_combout\,
	datad => \EXE|IEEE_MUL|Mult0|auto_generated|op_1~46_combout\,
	combout => \DF3|q~113_combout\);

-- Location: LCCOMB_X34_Y16_N22
\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~82\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~82_combout\ = (\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~81_combout\ & ((\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~74_combout\) # (\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[0]~5_combout\ $ 
-- (!\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[1]~10_combout\)))) # (!\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~81_combout\ & (\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~74_combout\ & (\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[0]~5_combout\ $ 
-- (\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[1]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111010000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~81_combout\,
	datab => \EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[0]~5_combout\,
	datac => \EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[1]~10_combout\,
	datad => \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~74_combout\,
	combout => \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~82_combout\);

-- Location: LCCOMB_X34_Y16_N16
\DF3|q~114\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q~114_combout\ = (\DF3|q[56]~106_combout\ & (((\DF3|q[56]~105_combout\)))) # (!\DF3|q[56]~106_combout\ & ((\DF3|q[56]~105_combout\ & (\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~54_combout\)) # (!\DF3|q[56]~105_combout\ & 
-- ((\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~82_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~54_combout\,
	datab => \DF3|q[56]~106_combout\,
	datac => \DF3|q[56]~105_combout\,
	datad => \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~82_combout\,
	combout => \DF3|q~114_combout\);

-- Location: LCCOMB_X34_Y16_N26
\DF3|q~115\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q~115_combout\ = (\DF3|q~114_combout\ & (((\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~29_combout\) # (!\DF3|q[56]~106_combout\)))) # (!\DF3|q~114_combout\ & (\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~65_combout\ & ((\DF3|q[56]~106_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~65_combout\,
	datab => \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~29_combout\,
	datac => \DF3|q~114_combout\,
	datad => \DF3|q[56]~106_combout\,
	combout => \DF3|q~115_combout\);

-- Location: LCCOMB_X34_Y16_N12
\DF3|q~116\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q~116_combout\ = (\DF3|q[56]~246_combout\ & ((\DF3|q[46]~37_combout\ & (\DF3|q~115_combout\)) # (!\DF3|q[46]~37_combout\ & ((\DF3|q~113_combout\))))) # (!\DF3|q[56]~246_combout\ & (((\DF3|q[46]~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF3|q[56]~246_combout\,
	datab => \DF3|q~115_combout\,
	datac => \DF3|q[46]~37_combout\,
	datad => \DF3|q~113_combout\,
	combout => \DF3|q~116_combout\);

-- Location: LCCOMB_X35_Y18_N12
\DF3|q~127\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q~127_combout\ = (\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~25_combout\ & ((\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~75_combout\) # ((\DF3|q[59]~126_combout\)))) # (!\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~25_combout\ & (((\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~89_combout\ & 
-- !\DF3|q[59]~126_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~75_combout\,
	datab => \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~25_combout\,
	datac => \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~89_combout\,
	datad => \DF3|q[59]~126_combout\,
	combout => \DF3|q~127_combout\);

-- Location: LCCOMB_X32_Y16_N8
\DF3|q~132\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q~132_combout\ = (\DF3|q[46]~33_combout\ & (\EXE|Add1~40_combout\ & ((\DF3|q[56]~102_combout\)))) # (!\DF3|q[46]~33_combout\ & (((\EXE|Add0~40_combout\) # (!\DF3|q[56]~102_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Add1~40_combout\,
	datab => \DF3|q[46]~33_combout\,
	datac => \EXE|Add0~40_combout\,
	datad => \DF3|q[56]~102_combout\,
	combout => \DF3|q~132_combout\);

-- Location: LCCOMB_X32_Y16_N2
\DF3|q~133\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q~133_combout\ = (\DF3|q~132_combout\ & ((\EXE|IEEE_MUL|Mult0|auto_generated|op_1~50_combout\) # ((!\EXE|Equal0~0_combout\)))) # (!\DF3|q~132_combout\ & (((\EXE|IEEE_MUL|Mult0|auto_generated|op_1~52_combout\ & \EXE|Equal0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_MUL|Mult0|auto_generated|op_1~50_combout\,
	datab => \DF3|q~132_combout\,
	datac => \EXE|IEEE_MUL|Mult0|auto_generated|op_1~52_combout\,
	datad => \EXE|Equal0~0_combout\,
	combout => \DF3|q~133_combout\);

-- Location: LCCOMB_X34_Y18_N14
\DF3|q~134\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q~134_combout\ = (\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~25_combout\ & (((\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~79_combout\) # (\DF3|q[59]~126_combout\)))) # (!\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~25_combout\ & (\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~92_combout\ & 
-- ((!\DF3|q[59]~126_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~25_combout\,
	datab => \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~92_combout\,
	datac => \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~79_combout\,
	datad => \DF3|q[59]~126_combout\,
	combout => \DF3|q~134_combout\);

-- Location: LCCOMB_X34_Y18_N0
\DF3|q~135\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q~135_combout\ = (\DF3|q[59]~126_combout\ & ((\DF3|q~134_combout\ & (\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~63_combout\)) # (!\DF3|q~134_combout\ & ((\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~83_combout\))))) # (!\DF3|q[59]~126_combout\ & 
-- (((\DF3|q~134_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~63_combout\,
	datab => \DF3|q[59]~126_combout\,
	datac => \DF3|q~134_combout\,
	datad => \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~83_combout\,
	combout => \DF3|q~135_combout\);

-- Location: LCCOMB_X34_Y18_N26
\DF3|q~136\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q~136_combout\ = (\DF3|q[56]~246_combout\ & ((\DF3|q[46]~37_combout\ & ((\DF3|q~135_combout\))) # (!\DF3|q[46]~37_combout\ & (\DF3|q~133_combout\)))) # (!\DF3|q[56]~246_combout\ & (((\DF3|q[46]~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF3|q~133_combout\,
	datab => \DF3|q[56]~246_combout\,
	datac => \DF3|q[46]~37_combout\,
	datad => \DF3|q~135_combout\,
	combout => \DF3|q~136_combout\);

-- Location: LCCOMB_X34_Y18_N4
\DF3|q~137\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q~137_combout\ = (\EXE|Ainput[20]~23_combout\ & ((\DF3|q~136_combout\) # ((\DF3|q[46]~36_combout\ & \EXE|Binput[20]~11_combout\)))) # (!\EXE|Ainput[20]~23_combout\ & (\DF3|q~136_combout\ & ((\EXE|Binput[20]~11_combout\) # (!\DF3|q[46]~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Ainput[20]~23_combout\,
	datab => \DF3|q~136_combout\,
	datac => \DF3|q[46]~36_combout\,
	datad => \EXE|Binput[20]~11_combout\,
	combout => \DF3|q~137_combout\);

-- Location: LCCOMB_X32_Y18_N10
\DF3|q[61]~138\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q[61]~138_combout\ = (\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[0]~5_combout\ & (\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[1]~10_combout\ $ (\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[2]~16_combout\))) # 
-- (!\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[0]~5_combout\ & ((\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[2]~16_combout\) # (!\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[1]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111110100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[0]~5_combout\,
	datac => \EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[1]~10_combout\,
	datad => \EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[2]~16_combout\,
	combout => \DF3|q[61]~138_combout\);

-- Location: LCCOMB_X32_Y18_N2
\DF3|q~139\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q~139_combout\ = (\DF3|q[61]~138_combout\ & (\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~46_combout\)) # (!\DF3|q[61]~138_combout\ & ((\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~46_combout\ & (\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~89_combout\)) # 
-- (!\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~46_combout\ & ((\EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:23:full_adderi|xor1|C~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF3|q[61]~138_combout\,
	datab => \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~46_combout\,
	datac => \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~89_combout\,
	datad => \EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:23:full_adderi|xor1|C~combout\,
	combout => \DF3|q~139_combout\);

-- Location: LCCOMB_X33_Y19_N2
\DF3|q~140\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q~140_combout\ = (\DF3|q~139_combout\ & (((\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~82_combout\) # (!\DF3|q[61]~138_combout\)))) # (!\DF3|q~139_combout\ & (\EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:22:full_adderi|xor1|C~combout\ & ((\DF3|q[61]~138_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF3|q~139_combout\,
	datab => \EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:22:full_adderi|xor1|C~combout\,
	datac => \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~82_combout\,
	datad => \DF3|q[61]~138_combout\,
	combout => \DF3|q~140_combout\);

-- Location: LCCOMB_X32_Y16_N12
\DF3|q~141\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q~141_combout\ = (\DF3|q[56]~102_combout\ & ((\DF3|q[46]~33_combout\ & (\EXE|Add1~42_combout\)) # (!\DF3|q[46]~33_combout\ & ((\EXE|Add0~42_combout\))))) # (!\DF3|q[56]~102_combout\ & (((!\DF3|q[46]~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Add1~42_combout\,
	datab => \EXE|Add0~42_combout\,
	datac => \DF3|q[56]~102_combout\,
	datad => \DF3|q[46]~33_combout\,
	combout => \DF3|q~141_combout\);

-- Location: LCCOMB_X32_Y16_N14
\DF3|q~142\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q~142_combout\ = (\DF3|q~141_combout\ & ((\EXE|IEEE_MUL|Mult0|auto_generated|op_1~52_combout\) # ((!\EXE|Equal0~0_combout\)))) # (!\DF3|q~141_combout\ & (((\EXE|Equal0~0_combout\ & \EXE|IEEE_MUL|Mult0|auto_generated|op_1~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF3|q~141_combout\,
	datab => \EXE|IEEE_MUL|Mult0|auto_generated|op_1~52_combout\,
	datac => \EXE|Equal0~0_combout\,
	datad => \EXE|IEEE_MUL|Mult0|auto_generated|op_1~54_combout\,
	combout => \DF3|q~142_combout\);

-- Location: LCCOMB_X33_Y19_N20
\DF3|q~145\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q~145_combout\ = (\DF3|q[61]~143_combout\ & ((\DF3|q[61]~144_combout\ & ((\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~41_combout\))) # (!\DF3|q[61]~144_combout\ & (\DF3|q~142_combout\)))) # (!\DF3|q[61]~143_combout\ & (((\DF3|q[61]~144_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF3|q~142_combout\,
	datab => \DF3|q[61]~143_combout\,
	datac => \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~41_combout\,
	datad => \DF3|q[61]~144_combout\,
	combout => \DF3|q~145_combout\);

-- Location: LCCOMB_X33_Y19_N6
\DF3|q~146\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q~146_combout\ = (\DF3|q~145_combout\ & (((\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~66_combout\) # (\DF3|q[51]~79_combout\)))) # (!\DF3|q~145_combout\ & (\DF3|q~140_combout\ & ((!\DF3|q[51]~79_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF3|q~140_combout\,
	datab => \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~66_combout\,
	datac => \DF3|q~145_combout\,
	datad => \DF3|q[51]~79_combout\,
	combout => \DF3|q~146_combout\);

-- Location: LCCOMB_X31_Y13_N8
\DF3|q~149\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q~149_combout\ = (\DF2|q\(1) & ((\DF2|q\(23)))) # (!\DF2|q\(1) & (\EXE|WriteDataE[21]~23_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|WriteDataE[21]~23_combout\,
	datac => \DF2|q\(23),
	datad => \DF2|q\(1),
	combout => \DF3|q~149_combout\);

-- Location: LCCOMB_X32_Y16_N24
\DF3|q~155\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q~155_combout\ = (\DF3|q[56]~102_combout\ & ((\DF3|q[46]~33_combout\ & (\EXE|Add1~44_combout\)) # (!\DF3|q[46]~33_combout\ & ((\EXE|Add0~44_combout\))))) # (!\DF3|q[56]~102_combout\ & (((!\DF3|q[46]~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Add1~44_combout\,
	datab => \DF3|q[56]~102_combout\,
	datac => \EXE|Add0~44_combout\,
	datad => \DF3|q[46]~33_combout\,
	combout => \DF3|q~155_combout\);

-- Location: LCCOMB_X34_Y11_N20
\DF3|q~164\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q~164_combout\ = (\DF3|q[46]~37_combout\ & ((\EXE|Ainput[23]~17_combout\) # ((\EXE|Binput[23]~8_combout\) # (!\DF3|q[46]~36_combout\)))) # (!\DF3|q[46]~37_combout\ & (\EXE|Ainput[23]~17_combout\ & (\EXE|Binput[23]~8_combout\ & 
-- \DF3|q[46]~36_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF3|q[46]~37_combout\,
	datab => \EXE|Ainput[23]~17_combout\,
	datac => \EXE|Binput[23]~8_combout\,
	datad => \DF3|q[46]~36_combout\,
	combout => \DF3|q~164_combout\);

-- Location: LCCOMB_X33_Y11_N4
\DF3|q~168\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q~168_combout\ = (\DF3|q[46]~33_combout\ & (((\EXE|IEEE_MUL|Add0~0_combout\) # (!\EXE|Equal0~0_combout\)))) # (!\DF3|q[46]~33_combout\ & (\EXE|IEEE_MUL|Add2~2_combout\ & (\EXE|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF3|q[46]~33_combout\,
	datab => \EXE|IEEE_MUL|Add2~2_combout\,
	datac => \EXE|Equal0~0_combout\,
	datad => \EXE|IEEE_MUL|Add0~0_combout\,
	combout => \DF3|q~168_combout\);

-- Location: LCCOMB_X33_Y11_N30
\DF3|q~169\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q~169_combout\ = (\DF3|q~168_combout\ & (((\EXE|Add1~48_combout\) # (\EXE|Equal0~0_combout\)))) # (!\DF3|q~168_combout\ & (\EXE|Add0~48_combout\ & ((!\EXE|Equal0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Add0~48_combout\,
	datab => \EXE|Add1~48_combout\,
	datac => \DF3|q~168_combout\,
	datad => \EXE|Equal0~0_combout\,
	combout => \DF3|q~169_combout\);

-- Location: LCCOMB_X33_Y11_N0
\DF3|q~173\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q~173_combout\ = (\DF3|q[46]~33_combout\ & (((!\EXE|Equal0~0_combout\)))) # (!\DF3|q[46]~33_combout\ & ((\EXE|Equal0~0_combout\ & (\EXE|IEEE_MUL|Add2~4_combout\)) # (!\EXE|Equal0~0_combout\ & ((\EXE|Add0~50_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_MUL|Add2~4_combout\,
	datab => \EXE|Add0~50_combout\,
	datac => \DF3|q[46]~33_combout\,
	datad => \EXE|Equal0~0_combout\,
	combout => \DF3|q~173_combout\);

-- Location: LCCOMB_X35_Y12_N8
\DF3|q~174\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q~174_combout\ = (\DF3|q[46]~33_combout\ & ((\DF3|q~173_combout\ & ((\EXE|Add1~50_combout\))) # (!\DF3|q~173_combout\ & (\EXE|IEEE_MUL|Add0~2_combout\)))) # (!\DF3|q[46]~33_combout\ & (\DF3|q~173_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF3|q[46]~33_combout\,
	datab => \DF3|q~173_combout\,
	datac => \EXE|IEEE_MUL|Add0~2_combout\,
	datad => \EXE|Add1~50_combout\,
	combout => \DF3|q~174_combout\);

-- Location: LCCOMB_X33_Y11_N2
\DF3|q~177\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q~177_combout\ = (\DF3|q[46]~33_combout\ & ((\EXE|IEEE_MUL|Add0~4_combout\) # ((!\EXE|Equal0~0_combout\)))) # (!\DF3|q[46]~33_combout\ & (((\EXE|IEEE_MUL|Add2~6_combout\ & \EXE|Equal0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_MUL|Add0~4_combout\,
	datab => \EXE|IEEE_MUL|Add2~6_combout\,
	datac => \DF3|q[46]~33_combout\,
	datad => \EXE|Equal0~0_combout\,
	combout => \DF3|q~177_combout\);

-- Location: LCCOMB_X31_Y18_N30
\EXE|IEEE_ADD|Select_exp_uu|Add0~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Select_exp_uu|Add0~11_combout\ = (\EXE|IEEE_ADD|exp_sub_uu|LessThan0~14_combout\ & ((\EXE|IEEE_ADD|Select_exp_uu|Add1~6_combout\))) # (!\EXE|IEEE_ADD|exp_sub_uu|LessThan0~14_combout\ & (\EXE|IEEE_ADD|Select_exp_uu|Add0~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|IEEE_ADD|exp_sub_uu|LessThan0~14_combout\,
	datac => \EXE|IEEE_ADD|Select_exp_uu|Add0~9_combout\,
	datad => \EXE|IEEE_ADD|Select_exp_uu|Add1~6_combout\,
	combout => \EXE|IEEE_ADD|Select_exp_uu|Add0~11_combout\);

-- Location: LCCOMB_X32_Y13_N6
\DF3|q~179\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q~179_combout\ = (\DF2|q\(1) & (\DF2|q\(23))) # (!\DF2|q\(1) & ((\EXE|WriteDataE[26]~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DF2|q\(23),
	datac => \EXE|WriteDataE[26]~13_combout\,
	datad => \DF2|q\(1),
	combout => \DF3|q~179_combout\);

-- Location: LCCOMB_X32_Y13_N16
\DF3|q~180\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q~180_combout\ = (\DF3|q~179_combout\ & ((\DF3|q[46]~37_combout\) # ((\EXE|Ainput[26]~11_combout\ & \DF3|q[46]~36_combout\)))) # (!\DF3|q~179_combout\ & (\DF3|q[46]~37_combout\ & ((\EXE|Ainput[26]~11_combout\) # (!\DF3|q[46]~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF3|q~179_combout\,
	datab => \EXE|Ainput[26]~11_combout\,
	datac => \DF3|q[46]~36_combout\,
	datad => \DF3|q[46]~37_combout\,
	combout => \DF3|q~180_combout\);

-- Location: LCCOMB_X31_Y18_N8
\EXE|IEEE_ADD|Select_exp_uu|Add0~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Select_exp_uu|Add0~14_combout\ = (\EXE|IEEE_ADD|exp_sub_uu|LessThan0~14_combout\ & (\EXE|IEEE_ADD|Select_exp_uu|Add1~8_combout\)) # (!\EXE|IEEE_ADD|exp_sub_uu|LessThan0~14_combout\ & ((\EXE|IEEE_ADD|Select_exp_uu|Add0~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|IEEE_ADD|Select_exp_uu|Add1~8_combout\,
	datac => \EXE|IEEE_ADD|exp_sub_uu|LessThan0~14_combout\,
	datad => \EXE|IEEE_ADD|Select_exp_uu|Add0~12_combout\,
	combout => \EXE|IEEE_ADD|Select_exp_uu|Add0~14_combout\);

-- Location: LCCOMB_X33_Y16_N6
\DF3|q~186\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q~186_combout\ = (\DF3|q[46]~33_combout\ & ((\EXE|IEEE_MUL|Add0~8_combout\) # ((!\EXE|Equal0~0_combout\)))) # (!\DF3|q[46]~33_combout\ & (((\EXE|Equal0~0_combout\ & \EXE|IEEE_MUL|Add2~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF3|q[46]~33_combout\,
	datab => \EXE|IEEE_MUL|Add0~8_combout\,
	datac => \EXE|Equal0~0_combout\,
	datad => \EXE|IEEE_MUL|Add2~10_combout\,
	combout => \DF3|q~186_combout\);

-- Location: LCCOMB_X33_Y16_N24
\DF3|q~187\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q~187_combout\ = (\DF3|q~186_combout\ & (((\EXE|Equal0~0_combout\) # (\EXE|Add1~56_combout\)))) # (!\DF3|q~186_combout\ & (\EXE|Add0~56_combout\ & (!\EXE|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF3|q~186_combout\,
	datab => \EXE|Add0~56_combout\,
	datac => \EXE|Equal0~0_combout\,
	datad => \EXE|Add1~56_combout\,
	combout => \DF3|q~187_combout\);

-- Location: LCCOMB_X31_Y18_N10
\EXE|IEEE_ADD|Select_exp_uu|Add0~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Select_exp_uu|Add0~17_combout\ = (\EXE|IEEE_ADD|exp_sub_uu|LessThan0~14_combout\ & (\EXE|IEEE_ADD|Select_exp_uu|Add1~10_combout\)) # (!\EXE|IEEE_ADD|exp_sub_uu|LessThan0~14_combout\ & ((\EXE|IEEE_ADD|Select_exp_uu|Add0~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|Select_exp_uu|Add1~10_combout\,
	datab => \EXE|IEEE_ADD|exp_sub_uu|LessThan0~14_combout\,
	datac => \EXE|IEEE_ADD|Select_exp_uu|Add0~15_combout\,
	combout => \EXE|IEEE_ADD|Select_exp_uu|Add0~17_combout\);

-- Location: LCCOMB_X32_Y17_N10
\DF3|q~191\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q~191_combout\ = (\DF3|q[46]~33_combout\ & (((!\EXE|Equal0~0_combout\)))) # (!\DF3|q[46]~33_combout\ & ((\EXE|Equal0~0_combout\ & ((\EXE|IEEE_MUL|Add2~12_combout\))) # (!\EXE|Equal0~0_combout\ & (\EXE|Add0~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Add0~58_combout\,
	datab => \EXE|IEEE_MUL|Add2~12_combout\,
	datac => \DF3|q[46]~33_combout\,
	datad => \EXE|Equal0~0_combout\,
	combout => \DF3|q~191_combout\);

-- Location: LCCOMB_X33_Y16_N26
\DF3|q~195\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q~195_combout\ = (\DF3|q[46]~33_combout\ & (((\EXE|IEEE_MUL|Add0~12_combout\) # (!\EXE|Equal0~0_combout\)))) # (!\DF3|q[46]~33_combout\ & (\EXE|IEEE_MUL|Add2~14_combout\ & (\EXE|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF3|q[46]~33_combout\,
	datab => \EXE|IEEE_MUL|Add2~14_combout\,
	datac => \EXE|Equal0~0_combout\,
	datad => \EXE|IEEE_MUL|Add0~12_combout\,
	combout => \DF3|q~195_combout\);

-- Location: LCCOMB_X33_Y16_N4
\DF3|q~196\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q~196_combout\ = (\EXE|Equal0~0_combout\ & (((\DF3|q~195_combout\)))) # (!\EXE|Equal0~0_combout\ & ((\DF3|q~195_combout\ & (\EXE|Add1~60_combout\)) # (!\DF3|q~195_combout\ & ((\EXE|Add0~60_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Add1~60_combout\,
	datab => \EXE|Add0~60_combout\,
	datac => \EXE|Equal0~0_combout\,
	datad => \DF3|q~195_combout\,
	combout => \DF3|q~196_combout\);

-- Location: LCCOMB_X38_Y13_N8
\EXE|IEEE_MUL|C~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_MUL|C~2_combout\ = \DF2|q\(86) $ (\DF2|q\(118))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DF2|q\(86),
	datad => \DF2|q\(118),
	combout => \EXE|IEEE_MUL|C~2_combout\);

-- Location: LCCOMB_X39_Y17_N6
\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~156\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~156_combout\ = (\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~85_combout\ & \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~85_combout\,
	datad => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~30_combout\,
	combout => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~156_combout\);

-- Location: LCCOMB_X39_Y17_N16
\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~157\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~157_combout\ = (\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~30_combout\ & \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~87_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~30_combout\,
	datad => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~87_combout\,
	combout => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~157_combout\);

-- Location: LCCOMB_X39_Y17_N18
\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~159\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~159_combout\ = (\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~85_combout\ & ((\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~46_combout\) # ((\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~77_combout\ & 
-- \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~148_combout\)))) # (!\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~85_combout\ & (\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~77_combout\ & (\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~148_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~85_combout\,
	datab => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~77_combout\,
	datac => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~148_combout\,
	datad => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~46_combout\,
	combout => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~159_combout\);

-- Location: LCCOMB_X39_Y17_N20
\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~160\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~160_combout\ = (\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~46_combout\ & ((\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~87_combout\) # ((\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~150_combout\ & 
-- \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~77_combout\)))) # (!\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~46_combout\ & (\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~150_combout\ & (\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~77_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~46_combout\,
	datab => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~150_combout\,
	datac => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~77_combout\,
	datad => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~87_combout\,
	combout => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~160_combout\);

-- Location: LCCOMB_X38_Y13_N12
\EXE|Mux0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Mux0~1_combout\ = (\DF2|q\(3) & (((\DF2|q\(2))))) # (!\DF2|q\(3) & ((\EXE|Ainput[31]~63_combout\ & ((\EXE|Binput[31]~0_combout\) # (\DF2|q\(2)))) # (!\EXE|Ainput[31]~63_combout\ & (\EXE|Binput[31]~0_combout\ & \DF2|q\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF2|q\(3),
	datab => \EXE|Ainput[31]~63_combout\,
	datac => \EXE|Binput[31]~0_combout\,
	datad => \DF2|q\(2),
	combout => \EXE|Mux0~1_combout\);

-- Location: LCCOMB_X16_Y9_N22
\ID|Decoder0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Decoder0~3_combout\ = (\DF4|q\(2) & (!\DF4|q\(1) & (\DF4|q\(0) & \DF4|q\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF4|q\(2),
	datab => \DF4|q\(1),
	datac => \DF4|q\(0),
	datad => \DF4|q\(3),
	combout => \ID|Decoder0~3_combout\);

-- Location: LCCOMB_X16_Y9_N8
\ID|Decoder0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Decoder0~4_combout\ = (\DF4|q\(2) & (\DF4|q\(1) & (!\DF4|q\(0) & !\DF4|q\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF4|q\(2),
	datab => \DF4|q\(1),
	datac => \DF4|q\(0),
	datad => \DF4|q\(3),
	combout => \ID|Decoder0~4_combout\);

-- Location: LCCOMB_X16_Y9_N18
\ID|Decoder0~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Decoder0~5_combout\ = (!\DF4|q\(2) & (\DF4|q\(1) & (!\DF4|q\(0) & \DF4|q\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF4|q\(2),
	datab => \DF4|q\(1),
	datac => \DF4|q\(0),
	datad => \DF4|q\(3),
	combout => \ID|Decoder0~5_combout\);

-- Location: LCCOMB_X16_Y9_N20
\ID|Decoder0~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Decoder0~10_combout\ = (!\DF4|q\(2) & (!\DF4|q\(1) & (!\DF4|q\(0) & !\DF4|q\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF4|q\(2),
	datab => \DF4|q\(1),
	datac => \DF4|q\(0),
	datad => \DF4|q\(3),
	combout => \ID|Decoder0~10_combout\);

-- Location: LCCOMB_X16_Y9_N6
\ID|Decoder0~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Decoder0~11_combout\ = (\DF4|q\(2) & (!\DF4|q\(1) & (!\DF4|q\(0) & \DF4|q\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF4|q\(2),
	datab => \DF4|q\(1),
	datac => \DF4|q\(0),
	datad => \DF4|q\(3),
	combout => \ID|Decoder0~11_combout\);

-- Location: LCCOMB_X33_Y10_N0
\DF4|q~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF4|q~11_combout\ = (!\nreset~combout\ & \MEM|data_memory|auto_generated|q_a\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nreset~combout\,
	datad => \MEM|data_memory|auto_generated|q_a\(5),
	combout => \DF4|q~11_combout\);

-- Location: LCCOMB_X26_Y12_N20
\DF4|q~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF4|q~16_combout\ = (\DF3|q\(47) & !\nreset~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DF3|q\(47),
	datac => \nreset~combout\,
	combout => \DF4|q~16_combout\);

-- Location: LCCOMB_X30_Y11_N10
\DF4|q~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF4|q~22_combout\ = (\DF3|q\(50) & !\nreset~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DF3|q\(50),
	datad => \nreset~combout\,
	combout => \DF4|q~22_combout\);

-- Location: LCCOMB_X30_Y11_N20
\DF4|q~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF4|q~27_combout\ = (\MEM|data_memory|auto_generated|q_a\(13) & !\nreset~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MEM|data_memory|auto_generated|q_a\(13),
	datad => \nreset~combout\,
	combout => \DF4|q~27_combout\);

-- Location: LCCOMB_X26_Y12_N14
\DF4|q~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF4|q~32_combout\ = (\DF3|q\(55) & !\nreset~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DF3|q\(55),
	datac => \nreset~combout\,
	combout => \DF4|q~32_combout\);

-- Location: LCCOMB_X29_Y15_N24
\DF4|q~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF4|q~38_combout\ = (!\nreset~combout\ & \DF3|q\(58))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nreset~combout\,
	datad => \DF3|q\(58),
	combout => \DF4|q~38_combout\);

-- Location: LCCOMB_X29_Y13_N12
\DF4|q~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF4|q~42_combout\ = (\DF3|q\(60) & !\nreset~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DF3|q\(60),
	datad => \nreset~combout\,
	combout => \DF4|q~42_combout\);

-- Location: LCCOMB_X24_Y18_N8
\DF4|q~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF4|q~57_combout\ = (\MEM|data_memory|auto_generated|q_a\(28) & !\nreset~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|data_memory|auto_generated|q_a\(28),
	datad => \nreset~combout\,
	combout => \DF4|q~57_combout\);

-- Location: LCCOMB_X30_Y13_N10
\DF4|q~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF4|q~59_combout\ = (\MEM|data_memory|auto_generated|q_a\(29) & !\nreset~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|data_memory|auto_generated|q_a\(29),
	datad => \nreset~combout\,
	combout => \DF4|q~59_combout\);

-- Location: LCCOMB_X42_Y14_N8
\DF2|q~134\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF2|q~134_combout\ = (!\HU|StallF~14_combout\ & ((\CTL|Equal0~1_combout\) # ((\CTL|Equal1~1_combout\) # (\CTL|Im_c~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CTL|Equal0~1_combout\,
	datab => \CTL|Equal1~1_combout\,
	datac => \CTL|Im_c~1_combout\,
	datad => \HU|StallF~14_combout\,
	combout => \DF2|q~134_combout\);

-- Location: LCCOMB_X33_Y10_N4
\DF2|q~138\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF2|q~138_combout\ = (\DF1|q\(21) & !\HU|StallF~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DF1|q\(21),
	datac => \HU|StallF~14_combout\,
	combout => \DF2|q~138_combout\);

-- Location: LCCOMB_X43_Y13_N30
\DF1|q~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF1|q~40_combout\ = (\IFE|PC_plus_4_outF[9]~14_combout\ & (((!\ID|Equal0~41_combout\) # (!\ID|Equal0~20_combout\)) # (!\CTL|Equal3~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CTL|Equal3~0_combout\,
	datab => \ID|Equal0~20_combout\,
	datac => \ID|Equal0~41_combout\,
	datad => \IFE|PC_plus_4_outF[9]~14_combout\,
	combout => \DF1|q~40_combout\);

-- Location: LCCOMB_X31_Y10_N10
\DF2|q~145\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF2|q~145_combout\ = (!\HU|StallF~14_combout\ & \DF1|q\(33))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \HU|StallF~14_combout\,
	datad => \DF1|q\(33),
	combout => \DF2|q~145_combout\);

-- Location: LCCOMB_X32_Y13_N12
\DF2|q~151\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF2|q~151_combout\ = (!\HU|StallF~14_combout\ & \DF1|q\(20))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \HU|StallF~14_combout\,
	datad => \DF1|q\(20),
	combout => \DF2|q~151_combout\);

-- Location: LCCOMB_X36_Y13_N10
\DF2|q~155\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF2|q~155_combout\ = (!\HU|StallF~14_combout\ & \DF1|q\(16))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HU|StallF~14_combout\,
	datac => \DF1|q\(16),
	combout => \DF2|q~155_combout\);

-- Location: LCCOMB_X36_Y14_N10
\DF2|q~158\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF2|q~158_combout\ = (!\HU|StallF~14_combout\ & \DF1|q\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \HU|StallF~14_combout\,
	datad => \DF1|q\(13),
	combout => \DF2|q~158_combout\);

-- Location: LCCOMB_X40_Y14_N24
\DF2|q~160\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF2|q~160_combout\ = (!\HU|StallF~14_combout\ & \DF1|q\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \HU|StallF~14_combout\,
	datad => \DF1|q\(11),
	combout => \DF2|q~160_combout\);

-- Location: LCFF_X42_Y14_N23
\DF3|q[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF3|q~207_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF3|q\(0));

-- Location: LCFF_X42_Y14_N25
\DF2|q[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF2|q~229_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF2|q\(5));

-- Location: LCCOMB_X42_Y14_N22
\DF3|q~207\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q~207_combout\ = (\DF2|q\(5) & !\nreset~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DF2|q\(5),
	datad => \nreset~combout\,
	combout => \DF3|q~207_combout\);

-- Location: LCCOMB_X38_Y15_N8
\EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:9:xor_gatej|C~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:9:xor_gatej|C~3_combout\ = \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~125_combout\ $ (((\EXE|IEEE_ADD|exp_sub_uu|LessThan0~14_combout\ & (\DF2|q[64]~_Duplicate_2_regout\)) # 
-- (!\EXE|IEEE_ADD|exp_sub_uu|LessThan0~14_combout\ & ((\DF2|q[96]~_Duplicate_2_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100011110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF2|q[64]~_Duplicate_2_regout\,
	datab => \EXE|IEEE_ADD|exp_sub_uu|LessThan0~14_combout\,
	datac => \DF2|q[96]~_Duplicate_2_regout\,
	datad => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~125_combout\,
	combout => \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:9:xor_gatej|C~3_combout\);

-- Location: LCCOMB_X30_Y15_N14
\EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:10:xor_gatej|C~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:10:xor_gatej|C~3_combout\ = \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~120_combout\ $ (((\EXE|IEEE_ADD|exp_sub_uu|LessThan0~14_combout\ & (\DF2|q[65]~_Duplicate_2_regout\)) # 
-- (!\EXE|IEEE_ADD|exp_sub_uu|LessThan0~14_combout\ & ((\DF2|q[97]~_Duplicate_2_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101001110101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF2|q[65]~_Duplicate_2_regout\,
	datab => \DF2|q[97]~_Duplicate_2_regout\,
	datac => \EXE|IEEE_ADD|exp_sub_uu|LessThan0~14_combout\,
	datad => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~120_combout\,
	combout => \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:10:xor_gatej|C~3_combout\);

-- Location: LCCOMB_X35_Y18_N20
\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~89\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~89_combout\ = (\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[0]~5_combout\ & (\EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~3_combout\ $ (((\EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:21:xor_gatej|C~0_combout\))))) # 
-- (!\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[0]~5_combout\ & (((\EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:20:full_adderi|xor1|C~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~3_combout\,
	datab => \EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[0]~5_combout\,
	datac => \EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:20:full_adderi|xor1|C~combout\,
	datad => \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:21:xor_gatej|C~0_combout\,
	combout => \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~89_combout\);

-- Location: LCCOMB_X38_Y16_N28
\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~165\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~165_combout\ = (!\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~29_combout\ & (!\EXE|IEEE_ADD|exp_sub_uu|size[4]~1_combout\ & (\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~82_combout\ & 
-- !\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~29_combout\,
	datab => \EXE|IEEE_ADD|exp_sub_uu|size[4]~1_combout\,
	datac => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~82_combout\,
	datad => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~28_combout\,
	combout => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~165_combout\);

-- Location: LCCOMB_X38_Y18_N20
\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~166\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~166_combout\ = (!\EXE|IEEE_ADD|exp_sub_uu|size[4]~1_combout\ & (!\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~28_combout\ & (!\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~29_combout\ & 
-- \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~108_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|exp_sub_uu|size[4]~1_combout\,
	datab => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~28_combout\,
	datac => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~29_combout\,
	datad => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~108_combout\,
	combout => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~166_combout\);

-- Location: LCCOMB_X38_Y16_N22
\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~167\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~167_combout\ = (!\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~29_combout\ & (!\EXE|IEEE_ADD|exp_sub_uu|size[4]~1_combout\ & (\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~111_combout\ & 
-- !\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~29_combout\,
	datab => \EXE|IEEE_ADD|exp_sub_uu|size[4]~1_combout\,
	datac => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~111_combout\,
	datad => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~28_combout\,
	combout => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~167_combout\);

-- Location: LCCOMB_X38_Y16_N16
\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~168\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~168_combout\ = (!\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~29_combout\ & (\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~132_combout\ & !\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~28_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~29_combout\,
	datab => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~132_combout\,
	datad => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~28_combout\,
	combout => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~168_combout\);

-- Location: LCCOMB_X42_Y14_N24
\DF2|q~229\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF2|q~229_combout\ = (\DF1|q\(39) & (\CTL|Equal1~0_combout\ & (\DF1|q\(41) & !\HU|StallF~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(39),
	datab => \CTL|Equal1~0_combout\,
	datac => \DF1|q\(41),
	datad => \HU|StallF~14_combout\,
	combout => \DF2|q~229_combout\);

-- Location: LCCOMB_X38_Y19_N10
\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~90\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~90_combout\ = (\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[0]~5_combout\ & (\EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:3:xor_gatej|C~0_combout\ $ (((!\EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:1:full_adderi|and2|C~combout\ & 
-- \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:2:xor_gatej|C~0_combout\))))) # (!\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[0]~5_combout\ & (\EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:1:full_adderi|and2|C~combout\ $ 
-- ((!\EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:2:xor_gatej|C~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101101100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[0]~5_combout\,
	datab => \EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:1:full_adderi|and2|C~combout\,
	datac => \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:2:xor_gatej|C~0_combout\,
	datad => \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:3:xor_gatej|C~0_combout\,
	combout => \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~90_combout\);

-- Location: LCCOMB_X36_Y17_N26
\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~92\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~92_combout\ = (\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[0]~5_combout\ & (\EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:22:xor_gatej|C~0_combout\ $ (((\EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:21:xor_gatej|C~0_combout\ & 
-- \EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~3_combout\))))) # (!\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[0]~5_combout\ & (\EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:21:xor_gatej|C~0_combout\ $ ((\EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111010010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:21:xor_gatej|C~0_combout\,
	datab => \EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[0]~5_combout\,
	datac => \EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~3_combout\,
	datad => \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:22:xor_gatej|C~0_combout\,
	combout => \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~92_combout\);

-- Location: PIN_M1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\clock~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_clock,
	combout => \clock~combout\);

-- Location: CLKCTRL_G3
\clock~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \clock~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \clock~clkctrl_outclk\);

-- Location: PIN_J17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\nreset~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_nreset,
	combout => \nreset~combout\);

-- Location: LCCOMB_X29_Y13_N16
\DF4|q~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF4|q~34_combout\ = (\DF3|q\(56) & !\nreset~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF3|q\(56),
	datad => \nreset~combout\,
	combout => \DF4|q~34_combout\);

-- Location: LCFF_X29_Y13_N17
\DF4|q[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF4|q~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF4|q\(23));

-- Location: LCCOMB_X29_Y13_N22
\DF4|q~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF4|q~33_combout\ = (\MEM|data_memory|auto_generated|q_a\(16) & !\nreset~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|data_memory|auto_generated|q_a\(16),
	datad => \nreset~combout\,
	combout => \DF4|q~33_combout\);

-- Location: LCFF_X29_Y13_N23
\DF4|q[55]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF4|q~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF4|q\(55));

-- Location: LCCOMB_X29_Y13_N26
\ID|register_array~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|register_array~53_combout\ = (!\nreset~combout\ & ((\DF4|q\(5) & ((\DF4|q\(55)))) # (!\DF4|q\(5) & (\DF4|q\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF4|q\(5),
	datab => \nreset~combout\,
	datac => \DF4|q\(23),
	datad => \DF4|q\(55),
	combout => \ID|register_array~53_combout\);

-- Location: LCCOMB_X32_Y10_N24
\DF3|q~200\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q~200_combout\ = (\DF2|q\(7) & !\nreset~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF2|q\(7),
	datad => \nreset~combout\,
	combout => \DF3|q~200_combout\);

-- Location: LCFF_X32_Y10_N25
\DF3|q[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF3|q~200_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF3|q\(2));

-- Location: LCCOMB_X32_Y10_N26
\DF4|q~65\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF4|q~65_combout\ = (\DF3|q\(2) & !\nreset~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DF3|q\(2),
	datad => \nreset~combout\,
	combout => \DF4|q~65_combout\);

-- Location: LCFF_X32_Y10_N27
\DF4|q[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF4|q~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF4|q\(6));

-- Location: LCCOMB_X37_Y11_N4
\CTL|PCSrcD\ : cycloneii_lcell_comb
-- Equation(s):
-- \CTL|PCSrcD~combout\ = (\ID|Equal0~41_combout\ & (\ID|Equal0~20_combout\ & \CTL|Equal3~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID|Equal0~41_combout\,
	datac => \ID|Equal0~20_combout\,
	datad => \CTL|Equal3~0_combout\,
	combout => \CTL|PCSrcD~combout\);

-- Location: LCCOMB_X44_Y13_N30
\IFE|PCDFF[2]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \IFE|PCDFF[2]~0_combout\ = (\nreset~combout\) # (!\HU|StallF~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \HU|StallF~14_combout\,
	datad => \nreset~combout\,
	combout => \IFE|PCDFF[2]~0_combout\);

-- Location: LCFF_X44_Y13_N17
\IFE|PCDFF[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \ID|Add0~3_combout\,
	ena => \IFE|PCDFF[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \IFE|PCDFF\(3));

-- Location: LCCOMB_X44_Y13_N16
\ID|Add0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Add0~3_combout\ = (!\nreset~combout\ & ((\ID|Add0~2_combout\) # ((\HU|StallF~14_combout\ & \IFE|PCDFF\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Add0~2_combout\,
	datab => \HU|StallF~14_combout\,
	datac => \IFE|PCDFF\(3),
	datad => \nreset~combout\,
	combout => \ID|Add0~3_combout\);

-- Location: LCFF_X42_Y13_N27
\IFE|PCDFF[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \ID|Add0~5_combout\,
	ena => \IFE|PCDFF[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \IFE|PCDFF\(4));

-- Location: LCCOMB_X42_Y13_N2
\IFE|PC_plus_4_outF[3]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \IFE|PC_plus_4_outF[3]~2_combout\ = (\IFE|PCDFF\(3) & (!\IFE|PC_plus_4_outF[2]~1\)) # (!\IFE|PCDFF\(3) & ((\IFE|PC_plus_4_outF[2]~1\) # (GND)))
-- \IFE|PC_plus_4_outF[3]~3\ = CARRY((!\IFE|PC_plus_4_outF[2]~1\) # (!\IFE|PCDFF\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|PCDFF\(3),
	datad => VCC,
	cin => \IFE|PC_plus_4_outF[2]~1\,
	combout => \IFE|PC_plus_4_outF[3]~2_combout\,
	cout => \IFE|PC_plus_4_outF[3]~3\);

-- Location: LCCOMB_X42_Y13_N4
\IFE|PC_plus_4_outF[4]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \IFE|PC_plus_4_outF[4]~4_combout\ = (\IFE|PCDFF\(4) & (\IFE|PC_plus_4_outF[3]~3\ $ (GND))) # (!\IFE|PCDFF\(4) & (!\IFE|PC_plus_4_outF[3]~3\ & VCC))
-- \IFE|PC_plus_4_outF[4]~5\ = CARRY((\IFE|PCDFF\(4) & !\IFE|PC_plus_4_outF[3]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \IFE|PCDFF\(4),
	datad => VCC,
	cin => \IFE|PC_plus_4_outF[3]~3\,
	combout => \IFE|PC_plus_4_outF[4]~4_combout\,
	cout => \IFE|PC_plus_4_outF[4]~5\);

-- Location: LCCOMB_X40_Y11_N20
\DF1|q~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF1|q~35_combout\ = (\IFE|PC_plus_4_outF[4]~4_combout\ & (((!\ID|Equal0~41_combout\) # (!\CTL|Equal3~0_combout\)) # (!\ID|Equal0~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Equal0~20_combout\,
	datab => \CTL|Equal3~0_combout\,
	datac => \ID|Equal0~41_combout\,
	datad => \IFE|PC_plus_4_outF[4]~4_combout\,
	combout => \DF1|q~35_combout\);

-- Location: LCCOMB_X40_Y11_N22
\DF1|q[21]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF1|q[21]~1_combout\ = ((\ID|Equal0~20_combout\ & (\ID|Equal0~41_combout\ & \CTL|Equal3~0_combout\))) # (!\HU|StallF~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Equal0~20_combout\,
	datab => \ID|Equal0~41_combout\,
	datac => \HU|StallF~14_combout\,
	datad => \CTL|Equal3~0_combout\,
	combout => \DF1|q[21]~1_combout\);

-- Location: LCFF_X40_Y11_N21
\DF1|q[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF1|q~35_combout\,
	ena => \DF1|q[21]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF1|q\(4));

-- Location: LCCOMB_X43_Y13_N0
\DF1|q~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF1|q~34_combout\ = (\IFE|PC_plus_4_outF[3]~2_combout\ & (((!\ID|Equal0~41_combout\) # (!\ID|Equal0~20_combout\)) # (!\CTL|Equal3~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CTL|Equal3~0_combout\,
	datab => \ID|Equal0~20_combout\,
	datac => \ID|Equal0~41_combout\,
	datad => \IFE|PC_plus_4_outF[3]~2_combout\,
	combout => \DF1|q~34_combout\);

-- Location: LCFF_X43_Y13_N1
\DF1|q[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF1|q~34_combout\,
	ena => \DF1|q[21]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF1|q\(3));

-- Location: LCCOMB_X37_Y11_N10
\DF1|q~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF1|q~33_combout\ = (\IFE|PC_plus_4_outF[2]~0_combout\ & (((!\CTL|Equal3~0_combout\) # (!\ID|Equal0~20_combout\)) # (!\ID|Equal0~41_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|PC_plus_4_outF[2]~0_combout\,
	datab => \ID|Equal0~41_combout\,
	datac => \ID|Equal0~20_combout\,
	datad => \CTL|Equal3~0_combout\,
	combout => \DF1|q~33_combout\);

-- Location: LCFF_X37_Y11_N11
\DF1|q[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF1|q~33_combout\,
	ena => \DF1|q[21]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF1|q\(2));

-- Location: LCCOMB_X43_Y13_N16
\ID|PCBranchD[2]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|PCBranchD[2]~4_combout\ = ((\DF1|q\(12) $ (\DF1|q\(4) $ (!\ID|PCBranchD[1]~3\)))) # (GND)
-- \ID|PCBranchD[2]~5\ = CARRY((\DF1|q\(12) & ((\DF1|q\(4)) # (!\ID|PCBranchD[1]~3\))) # (!\DF1|q\(12) & (\DF1|q\(4) & !\ID|PCBranchD[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(12),
	datab => \DF1|q\(4),
	datad => VCC,
	cin => \ID|PCBranchD[1]~3\,
	combout => \ID|PCBranchD[2]~4_combout\,
	cout => \ID|PCBranchD[2]~5\);

-- Location: LCCOMB_X42_Y13_N18
\ID|Add0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Add0~4_combout\ = (!\HU|StallF~14_combout\ & ((\CTL|PCSrcD~combout\ & ((\ID|PCBranchD[2]~4_combout\))) # (!\CTL|PCSrcD~combout\ & (\IFE|PC_plus_4_outF[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|PC_plus_4_outF[4]~4_combout\,
	datab => \CTL|PCSrcD~combout\,
	datac => \ID|PCBranchD[2]~4_combout\,
	datad => \HU|StallF~14_combout\,
	combout => \ID|Add0~4_combout\);

-- Location: LCCOMB_X42_Y13_N26
\ID|Add0~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Add0~5_combout\ = (!\nreset~combout\ & ((\ID|Add0~4_combout\) # ((\HU|StallF~14_combout\ & \IFE|PCDFF\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HU|StallF~14_combout\,
	datab => \ID|Add0~4_combout\,
	datac => \IFE|PCDFF\(4),
	datad => \nreset~combout\,
	combout => \ID|Add0~5_combout\);

-- Location: LCCOMB_X42_Y13_N6
\IFE|PC_plus_4_outF[5]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \IFE|PC_plus_4_outF[5]~6_combout\ = (\IFE|PCDFF\(5) & (!\IFE|PC_plus_4_outF[4]~5\)) # (!\IFE|PCDFF\(5) & ((\IFE|PC_plus_4_outF[4]~5\) # (GND)))
-- \IFE|PC_plus_4_outF[5]~7\ = CARRY((!\IFE|PC_plus_4_outF[4]~5\) # (!\IFE|PCDFF\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|PCDFF\(5),
	datad => VCC,
	cin => \IFE|PC_plus_4_outF[4]~5\,
	combout => \IFE|PC_plus_4_outF[5]~6_combout\,
	cout => \IFE|PC_plus_4_outF[5]~7\);

-- Location: LCCOMB_X43_Y13_N4
\DF1|q~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF1|q~36_combout\ = (\IFE|PC_plus_4_outF[5]~6_combout\ & (((!\ID|Equal0~20_combout\) # (!\ID|Equal0~41_combout\)) # (!\CTL|Equal3~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CTL|Equal3~0_combout\,
	datab => \ID|Equal0~41_combout\,
	datac => \IFE|PC_plus_4_outF[5]~6_combout\,
	datad => \ID|Equal0~20_combout\,
	combout => \DF1|q~36_combout\);

-- Location: LCFF_X43_Y13_N5
\DF1|q[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF1|q~36_combout\,
	ena => \DF1|q[21]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF1|q\(5));

-- Location: LCCOMB_X43_Y13_N18
\ID|PCBranchD[3]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|PCBranchD[3]~6_combout\ = (\DF1|q\(13) & ((\DF1|q\(5) & (\ID|PCBranchD[2]~5\ & VCC)) # (!\DF1|q\(5) & (!\ID|PCBranchD[2]~5\)))) # (!\DF1|q\(13) & ((\DF1|q\(5) & (!\ID|PCBranchD[2]~5\)) # (!\DF1|q\(5) & ((\ID|PCBranchD[2]~5\) # (GND)))))
-- \ID|PCBranchD[3]~7\ = CARRY((\DF1|q\(13) & (!\DF1|q\(5) & !\ID|PCBranchD[2]~5\)) # (!\DF1|q\(13) & ((!\ID|PCBranchD[2]~5\) # (!\DF1|q\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(13),
	datab => \DF1|q\(5),
	datad => VCC,
	cin => \ID|PCBranchD[2]~5\,
	combout => \ID|PCBranchD[3]~6_combout\,
	cout => \ID|PCBranchD[3]~7\);

-- Location: LCCOMB_X43_Y13_N6
\ID|Add0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Add0~6_combout\ = (!\HU|StallF~14_combout\ & ((\CTL|PCSrcD~combout\ & ((\ID|PCBranchD[3]~6_combout\))) # (!\CTL|PCSrcD~combout\ & (\IFE|PC_plus_4_outF[5]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CTL|PCSrcD~combout\,
	datab => \HU|StallF~14_combout\,
	datac => \IFE|PC_plus_4_outF[5]~6_combout\,
	datad => \ID|PCBranchD[3]~6_combout\,
	combout => \ID|Add0~6_combout\);

-- Location: LCFF_X44_Y13_N11
\IFE|PCDFF[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \ID|Add0~7_combout\,
	ena => \IFE|PCDFF[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \IFE|PCDFF\(5));

-- Location: LCCOMB_X44_Y13_N10
\ID|Add0~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Add0~7_combout\ = (!\nreset~combout\ & ((\ID|Add0~6_combout\) # ((\HU|StallF~14_combout\ & \IFE|PCDFF\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HU|StallF~14_combout\,
	datab => \ID|Add0~6_combout\,
	datac => \IFE|PCDFF\(5),
	datad => \nreset~combout\,
	combout => \ID|Add0~7_combout\);

-- Location: LCFF_X42_Y13_N29
\IFE|PCDFF[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \ID|Add0~9_combout\,
	ena => \IFE|PCDFF[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \IFE|PCDFF\(6));

-- Location: LCCOMB_X42_Y13_N28
\ID|Add0~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Add0~9_combout\ = (!\nreset~combout\ & ((\ID|Add0~8_combout\) # ((\HU|StallF~14_combout\ & \IFE|PCDFF\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Add0~8_combout\,
	datab => \HU|StallF~14_combout\,
	datac => \IFE|PCDFF\(6),
	datad => \nreset~combout\,
	combout => \ID|Add0~9_combout\);

-- Location: LCFF_X42_Y14_N19
\IFE|PCDFF[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \ID|Add0~11_combout\,
	ena => \IFE|PCDFF[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \IFE|PCDFF\(7));

-- Location: LCCOMB_X42_Y13_N8
\IFE|PC_plus_4_outF[6]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \IFE|PC_plus_4_outF[6]~8_combout\ = (\IFE|PCDFF\(6) & (\IFE|PC_plus_4_outF[5]~7\ $ (GND))) # (!\IFE|PCDFF\(6) & (!\IFE|PC_plus_4_outF[5]~7\ & VCC))
-- \IFE|PC_plus_4_outF[6]~9\ = CARRY((\IFE|PCDFF\(6) & !\IFE|PC_plus_4_outF[5]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \IFE|PCDFF\(6),
	datad => VCC,
	cin => \IFE|PC_plus_4_outF[5]~7\,
	combout => \IFE|PC_plus_4_outF[6]~8_combout\,
	cout => \IFE|PC_plus_4_outF[6]~9\);

-- Location: LCCOMB_X42_Y13_N10
\IFE|PC_plus_4_outF[7]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \IFE|PC_plus_4_outF[7]~10_combout\ = (\IFE|PCDFF\(7) & (!\IFE|PC_plus_4_outF[6]~9\)) # (!\IFE|PCDFF\(7) & ((\IFE|PC_plus_4_outF[6]~9\) # (GND)))
-- \IFE|PC_plus_4_outF[7]~11\ = CARRY((!\IFE|PC_plus_4_outF[6]~9\) # (!\IFE|PCDFF\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \IFE|PCDFF\(7),
	datad => VCC,
	cin => \IFE|PC_plus_4_outF[6]~9\,
	combout => \IFE|PC_plus_4_outF[7]~10_combout\,
	cout => \IFE|PC_plus_4_outF[7]~11\);

-- Location: LCCOMB_X43_Y13_N8
\DF1|q~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF1|q~38_combout\ = (\IFE|PC_plus_4_outF[7]~10_combout\ & (((!\ID|Equal0~41_combout\) # (!\ID|Equal0~20_combout\)) # (!\CTL|Equal3~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CTL|Equal3~0_combout\,
	datab => \ID|Equal0~20_combout\,
	datac => \ID|Equal0~41_combout\,
	datad => \IFE|PC_plus_4_outF[7]~10_combout\,
	combout => \DF1|q~38_combout\);

-- Location: LCFF_X43_Y13_N9
\DF1|q[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF1|q~38_combout\,
	ena => \DF1|q[21]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF1|q\(7));

-- Location: LCCOMB_X37_Y11_N6
\DF1|q~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF1|q~37_combout\ = (\IFE|PC_plus_4_outF[6]~8_combout\ & (((!\ID|Equal0~20_combout\) # (!\ID|Equal0~41_combout\)) # (!\CTL|Equal3~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CTL|Equal3~0_combout\,
	datab => \ID|Equal0~41_combout\,
	datac => \ID|Equal0~20_combout\,
	datad => \IFE|PC_plus_4_outF[6]~8_combout\,
	combout => \DF1|q~37_combout\);

-- Location: LCFF_X37_Y11_N7
\DF1|q[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF1|q~37_combout\,
	ena => \DF1|q[21]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF1|q\(6));

-- Location: LCCOMB_X43_Y13_N22
\ID|PCBranchD[5]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|PCBranchD[5]~10_combout\ = (\DF1|q\(15) & ((\DF1|q\(7) & (\ID|PCBranchD[4]~9\ & VCC)) # (!\DF1|q\(7) & (!\ID|PCBranchD[4]~9\)))) # (!\DF1|q\(15) & ((\DF1|q\(7) & (!\ID|PCBranchD[4]~9\)) # (!\DF1|q\(7) & ((\ID|PCBranchD[4]~9\) # (GND)))))
-- \ID|PCBranchD[5]~11\ = CARRY((\DF1|q\(15) & (!\DF1|q\(7) & !\ID|PCBranchD[4]~9\)) # (!\DF1|q\(15) & ((!\ID|PCBranchD[4]~9\) # (!\DF1|q\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(15),
	datab => \DF1|q\(7),
	datad => VCC,
	cin => \ID|PCBranchD[4]~9\,
	combout => \ID|PCBranchD[5]~10_combout\,
	cout => \ID|PCBranchD[5]~11\);

-- Location: LCCOMB_X42_Y14_N28
\ID|Add0~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Add0~10_combout\ = (!\HU|StallF~14_combout\ & ((\CTL|PCSrcD~combout\ & ((\ID|PCBranchD[5]~10_combout\))) # (!\CTL|PCSrcD~combout\ & (\IFE|PC_plus_4_outF[7]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|PC_plus_4_outF[7]~10_combout\,
	datab => \CTL|PCSrcD~combout\,
	datac => \ID|PCBranchD[5]~10_combout\,
	datad => \HU|StallF~14_combout\,
	combout => \ID|Add0~10_combout\);

-- Location: LCCOMB_X42_Y14_N18
\ID|Add0~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Add0~11_combout\ = (!\nreset~combout\ & ((\ID|Add0~10_combout\) # ((\IFE|PCDFF\(7) & \HU|StallF~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nreset~combout\,
	datab => \ID|Add0~10_combout\,
	datac => \IFE|PCDFF\(7),
	datad => \HU|StallF~14_combout\,
	combout => \ID|Add0~11_combout\);

-- Location: LCCOMB_X42_Y13_N12
\IFE|PC_plus_4_outF[8]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \IFE|PC_plus_4_outF[8]~12_combout\ = (\IFE|PCDFF\(8) & (\IFE|PC_plus_4_outF[7]~11\ $ (GND))) # (!\IFE|PCDFF\(8) & (!\IFE|PC_plus_4_outF[7]~11\ & VCC))
-- \IFE|PC_plus_4_outF[8]~13\ = CARRY((\IFE|PCDFF\(8) & !\IFE|PC_plus_4_outF[7]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|PCDFF\(8),
	datad => VCC,
	cin => \IFE|PC_plus_4_outF[7]~11\,
	combout => \IFE|PC_plus_4_outF[8]~12_combout\,
	cout => \IFE|PC_plus_4_outF[8]~13\);

-- Location: LCCOMB_X43_Y13_N2
\DF1|q~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF1|q~39_combout\ = (\IFE|PC_plus_4_outF[8]~12_combout\ & (((!\ID|Equal0~41_combout\) # (!\ID|Equal0~20_combout\)) # (!\CTL|Equal3~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CTL|Equal3~0_combout\,
	datab => \ID|Equal0~20_combout\,
	datac => \ID|Equal0~41_combout\,
	datad => \IFE|PC_plus_4_outF[8]~12_combout\,
	combout => \DF1|q~39_combout\);

-- Location: LCFF_X43_Y13_N3
\DF1|q[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF1|q~39_combout\,
	ena => \DF1|q[21]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF1|q\(8));

-- Location: LCCOMB_X43_Y13_N28
\ID|Add0~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Add0~12_combout\ = (!\HU|StallF~14_combout\ & ((\CTL|PCSrcD~combout\ & (\ID|PCBranchD[6]~12_combout\)) # (!\CTL|PCSrcD~combout\ & ((\IFE|PC_plus_4_outF[8]~12_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CTL|PCSrcD~combout\,
	datab => \HU|StallF~14_combout\,
	datac => \ID|PCBranchD[6]~12_combout\,
	datad => \IFE|PC_plus_4_outF[8]~12_combout\,
	combout => \ID|Add0~12_combout\);

-- Location: LCFF_X44_Y13_N21
\IFE|PCDFF[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \ID|Add0~13_combout\,
	ena => \IFE|PCDFF[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \IFE|PCDFF\(8));

-- Location: LCCOMB_X44_Y13_N20
\ID|Add0~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Add0~13_combout\ = (!\nreset~combout\ & ((\ID|Add0~12_combout\) # ((\HU|StallF~14_combout\ & \IFE|PCDFF\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HU|StallF~14_combout\,
	datab => \ID|Add0~12_combout\,
	datac => \IFE|PCDFF\(8),
	datad => \nreset~combout\,
	combout => \ID|Add0~13_combout\);

-- Location: LCFF_X42_Y13_N23
\IFE|PCDFF[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \ID|Add0~15_combout\,
	ena => \IFE|PCDFF[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \IFE|PCDFF\(9));

-- Location: LCCOMB_X42_Y13_N14
\IFE|PC_plus_4_outF[9]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \IFE|PC_plus_4_outF[9]~14_combout\ = \IFE|PC_plus_4_outF[8]~13\ $ (\IFE|PCDFF\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \IFE|PCDFF\(9),
	cin => \IFE|PC_plus_4_outF[8]~13\,
	combout => \IFE|PC_plus_4_outF[9]~14_combout\);

-- Location: LCCOMB_X42_Y13_N30
\ID|Add0~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Add0~14_combout\ = (!\HU|StallF~14_combout\ & ((\CTL|PCSrcD~combout\ & (\ID|PCBranchD[7]~14_combout\)) # (!\CTL|PCSrcD~combout\ & ((\IFE|PC_plus_4_outF[9]~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|PCBranchD[7]~14_combout\,
	datab => \CTL|PCSrcD~combout\,
	datac => \IFE|PC_plus_4_outF[9]~14_combout\,
	datad => \HU|StallF~14_combout\,
	combout => \ID|Add0~14_combout\);

-- Location: LCCOMB_X42_Y13_N22
\ID|Add0~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Add0~15_combout\ = (!\nreset~combout\ & ((\ID|Add0~14_combout\) # ((\IFE|PCDFF\(9) & \HU|StallF~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nreset~combout\,
	datab => \ID|Add0~14_combout\,
	datac => \IFE|PCDFF\(9),
	datad => \HU|StallF~14_combout\,
	combout => \ID|Add0~15_combout\);

-- Location: LCCOMB_X40_Y14_N0
\DF1|q[40]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF1|q[40]~31_combout\ = (!\CTL|PCSrcD~combout\ & ((\HU|StallF~14_combout\ & (\DF1|q\(40))) # (!\HU|StallF~14_combout\ & ((\IFE|inst_memory|auto_generated|q_a\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HU|StallF~14_combout\,
	datab => \CTL|PCSrcD~combout\,
	datac => \DF1|q\(40),
	datad => \IFE|inst_memory|auto_generated|q_a\(30),
	combout => \DF1|q[40]~31_combout\);

-- Location: LCFF_X40_Y14_N1
\DF1|q[40]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF1|q[40]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF1|q\(40));

-- Location: LCCOMB_X40_Y14_N20
\DF1|q[37]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF1|q[37]~28_combout\ = (!\CTL|PCSrcD~combout\ & ((\HU|StallF~14_combout\ & (\DF1|q\(37))) # (!\HU|StallF~14_combout\ & ((\IFE|inst_memory|auto_generated|q_a\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HU|StallF~14_combout\,
	datab => \CTL|PCSrcD~combout\,
	datac => \DF1|q\(37),
	datad => \IFE|inst_memory|auto_generated|q_a\(27),
	combout => \DF1|q[37]~28_combout\);

-- Location: LCFF_X40_Y14_N21
\DF1|q[37]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF1|q[37]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF1|q\(37));

-- Location: LCCOMB_X42_Y14_N14
\DF1|q[41]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF1|q[41]~32_combout\ = (!\CTL|PCSrcD~combout\ & ((\HU|StallF~14_combout\ & (\DF1|q\(41))) # (!\HU|StallF~14_combout\ & ((\IFE|inst_memory|auto_generated|q_a\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HU|StallF~14_combout\,
	datab => \CTL|PCSrcD~combout\,
	datac => \DF1|q\(41),
	datad => \IFE|inst_memory|auto_generated|q_a\(31),
	combout => \DF1|q[41]~32_combout\);

-- Location: LCFF_X42_Y14_N15
\DF1|q[41]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF1|q[41]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF1|q\(41));

-- Location: LCCOMB_X40_Y14_N2
\CTL|Equal0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CTL|Equal0~0_combout\ = (!\DF1|q\(36) & (!\DF1|q\(40) & (!\DF1|q\(37) & !\DF1|q\(41))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(36),
	datab => \DF1|q\(40),
	datac => \DF1|q\(37),
	datad => \DF1|q\(41),
	combout => \CTL|Equal0~0_combout\);

-- Location: LCCOMB_X40_Y14_N22
\DF1|q[38]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF1|q[38]~29_combout\ = (!\CTL|PCSrcD~combout\ & ((\HU|StallF~14_combout\ & (\DF1|q\(38))) # (!\HU|StallF~14_combout\ & ((\IFE|inst_memory|auto_generated|q_a\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HU|StallF~14_combout\,
	datab => \CTL|PCSrcD~combout\,
	datac => \DF1|q\(38),
	datad => \IFE|inst_memory|auto_generated|q_a\(28),
	combout => \DF1|q[38]~29_combout\);

-- Location: LCFF_X40_Y14_N23
\DF1|q[38]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF1|q[38]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF1|q\(38));

-- Location: LCCOMB_X40_Y14_N28
\CTL|Equal3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CTL|Equal3~0_combout\ = (!\DF1|q\(39) & (\CTL|Equal0~0_combout\ & \DF1|q\(38)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(39),
	datab => \CTL|Equal0~0_combout\,
	datad => \DF1|q\(38),
	combout => \CTL|Equal3~0_combout\);

-- Location: LCCOMB_X37_Y11_N24
\DF1|q~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF1|q~16_combout\ = (\IFE|inst_memory|auto_generated|q_a\(5) & (((!\CTL|Equal3~0_combout\) # (!\ID|Equal0~20_combout\)) # (!\ID|Equal0~41_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(5),
	datab => \ID|Equal0~41_combout\,
	datac => \ID|Equal0~20_combout\,
	datad => \CTL|Equal3~0_combout\,
	combout => \DF1|q~16_combout\);

-- Location: LCFF_X37_Y11_N25
\DF1|q[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF1|q~16_combout\,
	ena => \DF1|q[21]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF1|q\(15));

-- Location: LCCOMB_X35_Y14_N28
\DF2|q~156\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF2|q~156_combout\ = (!\HU|StallF~14_combout\ & \DF1|q\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \HU|StallF~14_combout\,
	datad => \DF1|q\(15),
	combout => \DF2|q~156_combout\);

-- Location: LCFF_X35_Y14_N29
\DF2|q[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF2|q~156_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF2|q\(13));

-- Location: LCCOMB_X37_Y11_N14
\DF1|q~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF1|q~6_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & (((!\ID|Equal0~20_combout\) # (!\ID|Equal0~41_combout\)) # (!\CTL|Equal3~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CTL|Equal3~0_combout\,
	datab => \ID|Equal0~41_combout\,
	datac => \ID|Equal0~20_combout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(19),
	combout => \DF1|q~6_combout\);

-- Location: LCFF_X37_Y11_N15
\DF1|q[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF1|q~6_combout\,
	ena => \DF1|q[21]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF1|q\(29));

-- Location: LCCOMB_X35_Y10_N12
\DF2|q~142\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF2|q~142_combout\ = (!\HU|StallF~14_combout\ & \DF1|q\(29))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HU|StallF~14_combout\,
	datad => \DF1|q\(29),
	combout => \DF2|q~142_combout\);

-- Location: LCFF_X35_Y10_N13
\DF2|q[48]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF2|q~142_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF2|q\(48));

-- Location: LCCOMB_X40_Y11_N12
\DF1|q~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF1|q~7_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & (((!\CTL|Equal3~0_combout\) # (!\ID|Equal0~41_combout\)) # (!\ID|Equal0~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Equal0~20_combout\,
	datab => \ID|Equal0~41_combout\,
	datac => \IFE|inst_memory|auto_generated|q_a\(18),
	datad => \CTL|Equal3~0_combout\,
	combout => \DF1|q~7_combout\);

-- Location: LCFF_X40_Y11_N13
\DF1|q[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF1|q~7_combout\,
	ena => \DF1|q[21]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF1|q\(28));

-- Location: LCCOMB_X35_Y10_N24
\DF2|q~140\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF2|q~140_combout\ = (!\HU|StallF~14_combout\ & \DF1|q\(28))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HU|StallF~14_combout\,
	datac => \DF1|q\(28),
	combout => \DF2|q~140_combout\);

-- Location: LCFF_X35_Y10_N25
\DF2|q[47]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF2|q~140_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF2|q\(47));

-- Location: LCCOMB_X34_Y10_N14
\HU|Equal14~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \HU|Equal14~0_combout\ = (!\DF2|q\(45) & (!\DF2|q\(46) & (!\DF2|q\(48) & !\DF2|q\(47))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF2|q\(45),
	datab => \DF2|q\(46),
	datac => \DF2|q\(48),
	datad => \DF2|q\(47),
	combout => \HU|Equal14~0_combout\);

-- Location: LCCOMB_X34_Y11_N28
\DF2|q~141\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF2|q~141_combout\ = (\DF1|q\(24) & !\HU|StallF~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(24),
	datac => \HU|StallF~14_combout\,
	combout => \DF2|q~141_combout\);

-- Location: LCFF_X34_Y11_N29
\DF2|q[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF2|q~141_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF2|q\(22));

-- Location: LCCOMB_X35_Y10_N26
\DF3|q~204\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q~204_combout\ = (!\nreset~combout\ & ((\DF2|q\(0) & ((\DF2|q\(22)))) # (!\DF2|q\(0) & (\DF2|q\(48)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF2|q\(0),
	datab => \DF2|q\(48),
	datac => \DF2|q\(22),
	datad => \nreset~combout\,
	combout => \DF3|q~204_combout\);

-- Location: LCFF_X35_Y10_N27
\DF3|q[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF3|q~204_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF3|q\(6));

-- Location: LCCOMB_X40_Y11_N14
\DF1|q~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF1|q~24_combout\ = (\IFE|inst_memory|auto_generated|q_a\(13) & (((!\ID|Equal0~41_combout\) # (!\CTL|Equal3~0_combout\)) # (!\ID|Equal0~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Equal0~20_combout\,
	datab => \CTL|Equal3~0_combout\,
	datac => \ID|Equal0~41_combout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(13),
	combout => \DF1|q~24_combout\);

-- Location: LCFF_X40_Y11_N15
\DF1|q[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF1|q~24_combout\,
	ena => \DF1|q[21]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF1|q\(23));

-- Location: LCCOMB_X31_Y10_N24
\DF2|q~139\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF2|q~139_combout\ = (\DF1|q\(23) & !\HU|StallF~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DF1|q\(23),
	datac => \HU|StallF~14_combout\,
	combout => \DF2|q~139_combout\);

-- Location: LCFF_X31_Y10_N25
\DF2|q[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF2|q~139_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF2|q\(21));

-- Location: LCCOMB_X35_Y10_N8
\DF3|q~203\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q~203_combout\ = (!\nreset~combout\ & ((\DF2|q\(0) & ((\DF2|q\(21)))) # (!\DF2|q\(0) & (\DF2|q\(47)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF2|q\(0),
	datab => \DF2|q\(47),
	datac => \DF2|q\(21),
	datad => \nreset~combout\,
	combout => \DF3|q~203_combout\);

-- Location: LCFF_X35_Y10_N9
\DF3|q[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF3|q~203_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF3|q\(5));

-- Location: LCCOMB_X35_Y10_N14
\HU|ForwardBE[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \HU|ForwardBE[1]~2_combout\ = (\DF2|q\(48) & (\DF3|q\(6) & (\DF3|q\(5) $ (!\DF2|q\(47))))) # (!\DF2|q\(48) & (!\DF3|q\(6) & (\DF3|q\(5) $ (!\DF2|q\(47)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF2|q\(48),
	datab => \DF3|q\(6),
	datac => \DF3|q\(5),
	datad => \DF2|q\(47),
	combout => \HU|ForwardBE[1]~2_combout\);

-- Location: LCCOMB_X40_Y11_N30
\DF1|q~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF1|q~8_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & (((!\ID|Equal0~41_combout\) # (!\CTL|Equal3~0_combout\)) # (!\ID|Equal0~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Equal0~20_combout\,
	datab => \CTL|Equal3~0_combout\,
	datac => \ID|Equal0~41_combout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(16),
	combout => \DF1|q~8_combout\);

-- Location: LCFF_X40_Y11_N31
\DF1|q[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF1|q~8_combout\,
	ena => \DF1|q[21]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF1|q\(26));

-- Location: LCCOMB_X34_Y10_N12
\DF2|q~137\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF2|q~137_combout\ = (!\HU|StallF~14_combout\ & \DF1|q\(26))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HU|StallF~14_combout\,
	datad => \DF1|q\(26),
	combout => \DF2|q~137_combout\);

-- Location: LCFF_X34_Y10_N13
\DF2|q[45]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF2|q~137_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF2|q\(45));

-- Location: LCCOMB_X40_Y14_N4
\DF2|q~163\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF2|q~163_combout\ = (!\DF1|q\(39) & (\CTL|Equal0~0_combout\ & (!\HU|StallF~14_combout\ & !\DF1|q\(38))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(39),
	datab => \CTL|Equal0~0_combout\,
	datac => \HU|StallF~14_combout\,
	datad => \DF1|q\(38),
	combout => \DF2|q~163_combout\);

-- Location: LCFF_X40_Y14_N5
\DF2|q[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF2|q~163_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF2|q\(0));

-- Location: LCCOMB_X33_Y10_N28
\DF3|q~202\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q~202_combout\ = (!\nreset~combout\ & ((\DF2|q\(0) & (\DF2|q\(19))) # (!\DF2|q\(0) & ((\DF2|q\(45))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF2|q\(19),
	datab => \DF2|q\(45),
	datac => \nreset~combout\,
	datad => \DF2|q\(0),
	combout => \DF3|q~202_combout\);

-- Location: LCFF_X33_Y10_N29
\DF3|q[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF3|q~202_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF3|q\(3));

-- Location: LCCOMB_X33_Y10_N18
\HU|ForwardBE[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \HU|ForwardBE[1]~1_combout\ = (\DF3|q\(4) & (\DF2|q\(46) & (\DF3|q\(3) $ (!\DF2|q\(45))))) # (!\DF3|q\(4) & (!\DF2|q\(46) & (\DF3|q\(3) $ (!\DF2|q\(45)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF3|q\(4),
	datab => \DF3|q\(3),
	datac => \DF2|q\(45),
	datad => \DF2|q\(46),
	combout => \HU|ForwardBE[1]~1_combout\);

-- Location: LCCOMB_X34_Y10_N24
\HU|ForwardBE[1]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \HU|ForwardBE[1]~3_combout\ = (\HU|ForwardBE[1]~2_combout\ & (\HU|ForwardBE[1]~1_combout\ & ((\DF2|q\(49)) # (!\HU|Equal14~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF2|q\(49),
	datab => \HU|Equal14~0_combout\,
	datac => \HU|ForwardBE[1]~2_combout\,
	datad => \HU|ForwardBE[1]~1_combout\,
	combout => \HU|ForwardBE[1]~3_combout\);

-- Location: LCCOMB_X32_Y10_N22
\HU|ForwardBE[1]\ : cycloneii_lcell_comb
-- Equation(s):
-- \HU|ForwardBE\(1) = (\DF3|q\(2) & (\HU|ForwardBE[1]~3_combout\ & (\DF3|q\(7) $ (!\DF2|q\(49)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF3|q\(2),
	datab => \DF3|q\(7),
	datac => \DF2|q\(49),
	datad => \HU|ForwardBE[1]~3_combout\,
	combout => \HU|ForwardBE\(1));

-- Location: LCCOMB_X18_Y13_N6
\DF3|q~206\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q~206_combout\ = (\DF2|q\(6) & !\nreset~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF2|q\(6),
	datac => \nreset~combout\,
	combout => \DF3|q~206_combout\);

-- Location: LCFF_X18_Y13_N7
\DF3|q[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF3|q~206_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF3|q\(1));

-- Location: LCCOMB_X18_Y13_N22
\DF4|q~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF4|q~2_combout\ = (!\nreset~combout\ & \DF3|q\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nreset~combout\,
	datad => \DF3|q\(1),
	combout => \DF4|q~2_combout\);

-- Location: LCFF_X18_Y13_N23
\DF4|q[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF4|q~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF4|q\(5));

-- Location: LCCOMB_X30_Y12_N12
\ResultW[5]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ResultW[5]~5_combout\ = (\DF4|q\(5) & (\DF4|q\(44))) # (!\DF4|q\(5) & ((\DF4|q\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF4|q\(44),
	datac => \DF4|q\(5),
	datad => \DF4|q\(12),
	combout => \ResultW[5]~5_combout\);

-- Location: LCCOMB_X33_Y10_N10
\DF3|q~201\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q~201_combout\ = (!\nreset~combout\ & ((\DF2|q\(0) & (\DF2|q\(20))) # (!\DF2|q\(0) & ((\DF2|q\(46))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF2|q\(20),
	datab => \DF2|q\(46),
	datac => \nreset~combout\,
	datad => \DF2|q\(0),
	combout => \DF3|q~201_combout\);

-- Location: LCFF_X33_Y10_N11
\DF3|q[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF3|q~201_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF3|q\(4));

-- Location: LCCOMB_X33_Y10_N22
\DF4|q~69\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF4|q~69_combout\ = (\DF3|q\(4) & !\nreset~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DF3|q\(4),
	datac => \nreset~combout\,
	combout => \DF4|q~69_combout\);

-- Location: LCFF_X33_Y10_N23
\DF4|q[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF4|q~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF4|q\(1));

-- Location: LCCOMB_X33_Y10_N16
\DF4|q~70\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF4|q~70_combout\ = (!\nreset~combout\ & \DF3|q\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nreset~combout\,
	datad => \DF3|q\(3),
	combout => \DF4|q~70_combout\);

-- Location: LCFF_X33_Y10_N17
\DF4|q[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF4|q~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF4|q\(0));

-- Location: LCCOMB_X35_Y10_N16
\DF4|q~66\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF4|q~66_combout\ = (\DF3|q\(6) & !\nreset~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DF3|q\(6),
	datad => \nreset~combout\,
	combout => \DF4|q~66_combout\);

-- Location: LCFF_X35_Y10_N17
\DF4|q[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF4|q~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF4|q\(3));

-- Location: LCCOMB_X16_Y9_N10
\ID|Decoder0~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Decoder0~13_combout\ = (\DF4|q\(2) & (\DF4|q\(1) & (\DF4|q\(0) & !\DF4|q\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF4|q\(2),
	datab => \DF4|q\(1),
	datac => \DF4|q\(0),
	datad => \DF4|q\(3),
	combout => \ID|Decoder0~13_combout\);

-- Location: LCCOMB_X18_Y9_N6
\ID|register_array[23][5]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|register_array[23][5]~15_combout\ = (\nreset~combout\) # ((\DF4|q\(6) & (\ID|Decoder0~13_combout\ & \DF4|q\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF4|q\(6),
	datab => \ID|Decoder0~13_combout\,
	datac => \DF4|q\(4),
	datad => \nreset~combout\,
	combout => \ID|register_array[23][5]~15_combout\);

-- Location: LCFF_X22_Y14_N21
\ID|register_array[23][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~42_combout\,
	sload => VCC,
	ena => \ID|register_array[23][5]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[23][5]~regout\);

-- Location: LCCOMB_X16_Y9_N30
\ID|Decoder0~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Decoder0~15_combout\ = (\DF4|q\(2) & (\DF4|q\(1) & (\DF4|q\(0) & \DF4|q\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF4|q\(2),
	datab => \DF4|q\(1),
	datac => \DF4|q\(0),
	datad => \DF4|q\(3),
	combout => \ID|Decoder0~15_combout\);

-- Location: LCCOMB_X26_Y12_N2
\ID|register_array[31][24]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|register_array[31][24]~17_combout\ = (\nreset~combout\) # ((\DF4|q\(4) & (\DF4|q\(6) & \ID|Decoder0~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF4|q\(4),
	datab => \DF4|q\(6),
	datac => \nreset~combout\,
	datad => \ID|Decoder0~15_combout\,
	combout => \ID|register_array[31][24]~17_combout\);

-- Location: LCFF_X26_Y14_N11
\ID|register_array[31][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~42_combout\,
	sload => VCC,
	ena => \ID|register_array[31][24]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[31][5]~regout\);

-- Location: LCCOMB_X26_Y14_N10
\ID|Mux58~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux58~8_combout\ = (\ID|Mux58~7_combout\ & (((\ID|register_array[31][5]~regout\) # (!\DF1|q\(28))))) # (!\ID|Mux58~7_combout\ & (\ID|register_array[23][5]~regout\ & ((\DF1|q\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux58~7_combout\,
	datab => \ID|register_array[23][5]~regout\,
	datac => \ID|register_array[31][5]~regout\,
	datad => \DF1|q\(28),
	combout => \ID|Mux58~8_combout\);

-- Location: LCCOMB_X16_Y9_N26
\ID|Decoder0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Decoder0~1_combout\ = (\DF4|q\(2) & (!\DF4|q\(1) & (\DF4|q\(0) & !\DF4|q\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF4|q\(2),
	datab => \DF4|q\(1),
	datac => \DF4|q\(0),
	datad => \DF4|q\(3),
	combout => \ID|Decoder0~1_combout\);

-- Location: LCCOMB_X18_Y9_N18
\ID|register_array[21][27]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|register_array[21][27]~2_combout\ = (\nreset~combout\) # ((\DF4|q\(6) & (\ID|Decoder0~1_combout\ & \DF4|q\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF4|q\(6),
	datab => \ID|Decoder0~1_combout\,
	datac => \DF4|q\(4),
	datad => \nreset~combout\,
	combout => \ID|register_array[21][27]~2_combout\);

-- Location: LCFF_X18_Y14_N23
\ID|register_array[21][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~42_combout\,
	sload => VCC,
	ena => \ID|register_array[21][27]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[21][5]~regout\);

-- Location: LCCOMB_X18_Y9_N14
\ID|register_array[29][19]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|register_array[29][19]~4_combout\ = (\nreset~combout\) # ((\ID|Decoder0~3_combout\ & (\DF4|q\(4) & \DF4|q\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Decoder0~3_combout\,
	datab => \nreset~combout\,
	datac => \DF4|q\(4),
	datad => \DF4|q\(6),
	combout => \ID|register_array[29][19]~4_combout\);

-- Location: LCFF_X18_Y14_N1
\ID|register_array[29][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~42_combout\,
	sload => VCC,
	ena => \ID|register_array[29][19]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[29][5]~regout\);

-- Location: LCCOMB_X18_Y14_N0
\ID|Mux58~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux58~1_combout\ = (\ID|Mux58~0_combout\ & (((\ID|register_array[29][5]~regout\) # (!\DF1|q\(28))))) # (!\ID|Mux58~0_combout\ & (\ID|register_array[21][5]~regout\ & ((\DF1|q\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux58~0_combout\,
	datab => \ID|register_array[21][5]~regout\,
	datac => \ID|register_array[29][5]~regout\,
	datad => \DF1|q\(28),
	combout => \ID|Mux58~1_combout\);

-- Location: LCCOMB_X22_Y9_N8
\ID|Mux58~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux58~9_combout\ = (\ID|Mux58~6_combout\ & ((\ID|Mux58~8_combout\) # ((!\DF1|q\(26))))) # (!\ID|Mux58~6_combout\ & (((\ID|Mux58~1_combout\ & \DF1|q\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux58~6_combout\,
	datab => \ID|Mux58~8_combout\,
	datac => \ID|Mux58~1_combout\,
	datad => \DF1|q\(26),
	combout => \ID|Mux58~9_combout\);

-- Location: LCCOMB_X22_Y9_N28
\DF2|q~201\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF2|q~201_combout\ = (!\HU|StallF~14_combout\ & ((\DF1|q\(30) & (\ID|Mux58~9_combout\)) # (!\DF1|q\(30) & ((\ID|Mux58~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HU|StallF~14_combout\,
	datab => \ID|Mux58~9_combout\,
	datac => \DF1|q\(30),
	datad => \ID|Mux58~19_combout\,
	combout => \DF2|q~201_combout\);

-- Location: LCFF_X37_Y14_N3
\DF2|q[60]~_Duplicate_2\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \DF2|q~201_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF2|q[60]~_Duplicate_2_regout\);

-- Location: LCCOMB_X37_Y14_N26
\EXE|WriteDataE[5]~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|WriteDataE[5]~54_combout\ = (!\HU|ForwardBE\(1) & ((\EXE|Equal2~1_combout\ & (\ResultW[5]~5_combout\)) # (!\EXE|Equal2~1_combout\ & ((\DF2|q[60]~_Duplicate_2_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Equal2~1_combout\,
	datab => \ResultW[5]~5_combout\,
	datac => \HU|ForwardBE\(1),
	datad => \DF2|q[60]~_Duplicate_2_regout\,
	combout => \EXE|WriteDataE[5]~54_combout\);

-- Location: LCCOMB_X37_Y14_N20
\EXE|WriteDataE[5]~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|WriteDataE[5]~55_combout\ = (\EXE|WriteDataE[5]~54_combout\) # ((\DF3|q\(45) & \HU|ForwardBE\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DF3|q\(45),
	datac => \HU|ForwardBE\(1),
	datad => \EXE|WriteDataE[5]~54_combout\,
	combout => \EXE|WriteDataE[5]~55_combout\);

-- Location: LCCOMB_X40_Y14_N30
\CTL|Equal1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CTL|Equal1~0_combout\ = (\DF1|q\(36) & (!\DF1|q\(38) & (\DF1|q\(37) & !\DF1|q\(40))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(36),
	datab => \DF1|q\(38),
	datac => \DF1|q\(37),
	datad => \DF1|q\(40),
	combout => \CTL|Equal1~0_combout\);

-- Location: LCCOMB_X42_Y14_N2
\CTL|Equal1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \CTL|Equal1~1_combout\ = (!\DF1|q\(39) & (\CTL|Equal1~0_combout\ & \DF1|q\(41)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(39),
	datab => \CTL|Equal1~0_combout\,
	datad => \DF1|q\(41),
	combout => \CTL|Equal1~1_combout\);

-- Location: LCCOMB_X42_Y14_N12
\DF1|q[39]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF1|q[39]~30_combout\ = (!\CTL|PCSrcD~combout\ & ((\HU|StallF~14_combout\ & (\DF1|q\(39))) # (!\HU|StallF~14_combout\ & ((\IFE|inst_memory|auto_generated|q_a\(29))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HU|StallF~14_combout\,
	datab => \CTL|PCSrcD~combout\,
	datac => \DF1|q\(39),
	datad => \IFE|inst_memory|auto_generated|q_a\(29),
	combout => \DF1|q[39]~30_combout\);

-- Location: LCFF_X42_Y14_N13
\DF1|q[39]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF1|q[39]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF1|q\(39));

-- Location: LCCOMB_X42_Y14_N4
\CTL|Im_c~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \CTL|Im_c~1_combout\ = (\CTL|Im_c~0_combout\ & (!\DF1|q\(40) & (!\DF1|q\(41) & \DF1|q\(39))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CTL|Im_c~0_combout\,
	datab => \DF1|q\(40),
	datac => \DF1|q\(41),
	datad => \DF1|q\(39),
	combout => \CTL|Im_c~1_combout\);

-- Location: LCCOMB_X42_Y14_N0
\CTL|Equal2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CTL|Equal2~0_combout\ = (\CTL|Equal1~0_combout\ & (\DF1|q\(39) & \DF1|q\(41)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CTL|Equal1~0_combout\,
	datac => \DF1|q\(39),
	datad => \DF1|q\(41),
	combout => \CTL|Equal2~0_combout\);

-- Location: LCCOMB_X42_Y14_N16
\CTL|ALUSrcD\ : cycloneii_lcell_comb
-- Equation(s):
-- \CTL|ALUSrcD~combout\ = (\CTL|Equal1~1_combout\) # ((\CTL|Im_c~1_combout\) # (\CTL|Equal2~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CTL|Equal1~1_combout\,
	datac => \CTL|Im_c~1_combout\,
	datad => \CTL|Equal2~0_combout\,
	combout => \CTL|ALUSrcD~combout\);

-- Location: LCFF_X42_Y14_N17
\DF2|q[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \CTL|ALUSrcD~combout\,
	sclr => \HU|StallF~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF2|q\(1));

-- Location: LCCOMB_X35_Y14_N30
\DF3|q~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q~58_combout\ = (\DF2|q\(1) & (\DF2|q\(13))) # (!\DF2|q\(1) & ((\EXE|WriteDataE[5]~55_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DF2|q\(13),
	datac => \EXE|WriteDataE[5]~55_combout\,
	datad => \DF2|q\(1),
	combout => \DF3|q~58_combout\);

-- Location: LCCOMB_X37_Y11_N22
\DF1|q~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF1|q~13_combout\ = (\IFE|inst_memory|auto_generated|q_a\(2) & (((!\CTL|Equal3~0_combout\) # (!\ID|Equal0~20_combout\)) # (!\ID|Equal0~41_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(2),
	datab => \ID|Equal0~41_combout\,
	datac => \ID|Equal0~20_combout\,
	datad => \CTL|Equal3~0_combout\,
	combout => \DF1|q~13_combout\);

-- Location: LCFF_X37_Y11_N23
\DF1|q[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF1|q~13_combout\,
	ena => \DF1|q[21]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF1|q\(12));

-- Location: LCCOMB_X40_Y14_N12
\CTL|ALUControlID[1]\ : cycloneii_lcell_comb
-- Equation(s):
-- \CTL|ALUControlID\(1) = (\DF1|q\(39)) # (((\DF1|q\(38)) # (!\DF1|q\(12))) # (!\CTL|Equal0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(39),
	datab => \CTL|Equal0~0_combout\,
	datac => \DF1|q\(38),
	datad => \DF1|q\(12),
	combout => \CTL|ALUControlID\(1));

-- Location: LCFF_X38_Y13_N17
\DF2|q[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \CTL|ALUControlID\(1),
	sclr => \HU|StallF~14_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF2|q\(3));

-- Location: LCCOMB_X40_Y14_N16
\CTL|ALUControlID[2]\ : cycloneii_lcell_comb
-- Equation(s):
-- \CTL|ALUControlID\(2) = (\CTL|Equal0~0_combout\ & (!\DF1|q\(39) & ((\DF1|q\(11)) # (\DF1|q\(38)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(11),
	datab => \CTL|Equal0~0_combout\,
	datac => \DF1|q\(38),
	datad => \DF1|q\(39),
	combout => \CTL|ALUControlID\(2));

-- Location: LCFF_X40_Y14_N17
\DF2|q[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \CTL|ALUControlID\(2),
	sclr => \HU|StallF~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF2|q\(4));

-- Location: LCCOMB_X35_Y13_N8
\DF3|q[46]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q[46]~36_combout\ = (!\DF2|q\(3) & !\DF2|q\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DF2|q\(3),
	datad => \DF2|q\(4),
	combout => \DF3|q[46]~36_combout\);

-- Location: LCCOMB_X40_Y11_N16
\DF1|q~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF1|q~2_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & (((!\CTL|Equal3~0_combout\) # (!\ID|Equal0~41_combout\)) # (!\ID|Equal0~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Equal0~20_combout\,
	datab => \ID|Equal0~41_combout\,
	datac => \IFE|inst_memory|auto_generated|q_a\(23),
	datad => \CTL|Equal3~0_combout\,
	combout => \DF1|q~2_combout\);

-- Location: LCFF_X40_Y11_N17
\DF1|q[33]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF1|q~2_combout\,
	ena => \DF1|q[21]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF1|q\(33));

-- Location: LCCOMB_X22_Y14_N20
\ID|Mux26~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux26~8_combout\ = (\ID|Mux26~7_combout\ & ((\ID|register_array[31][5]~regout\) # ((!\DF1|q\(33))))) # (!\ID|Mux26~7_combout\ & (((\ID|register_array[23][5]~regout\ & \DF1|q\(33)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux26~7_combout\,
	datab => \ID|register_array[31][5]~regout\,
	datac => \ID|register_array[23][5]~regout\,
	datad => \DF1|q\(33),
	combout => \ID|Mux26~8_combout\);

-- Location: LCCOMB_X18_Y14_N22
\ID|Mux26~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux26~1_combout\ = (\ID|Mux26~0_combout\ & (((\ID|register_array[29][5]~regout\)) # (!\DF1|q\(33)))) # (!\ID|Mux26~0_combout\ & (\DF1|q\(33) & (\ID|register_array[21][5]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux26~0_combout\,
	datab => \DF1|q\(33),
	datac => \ID|register_array[21][5]~regout\,
	datad => \ID|register_array[29][5]~regout\,
	combout => \ID|Mux26~1_combout\);

-- Location: LCCOMB_X40_Y11_N10
\DF1|q~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF1|q~3_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & (((!\CTL|Equal3~0_combout\) # (!\ID|Equal0~41_combout\)) # (!\ID|Equal0~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Equal0~20_combout\,
	datab => \ID|Equal0~41_combout\,
	datac => \IFE|inst_memory|auto_generated|q_a\(21),
	datad => \CTL|Equal3~0_combout\,
	combout => \DF1|q~3_combout\);

-- Location: LCFF_X40_Y11_N11
\DF1|q[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF1|q~3_combout\,
	ena => \DF1|q[21]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF1|q\(31));

-- Location: LCCOMB_X18_Y10_N0
\ID|Mux26~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux26~9_combout\ = (\ID|Mux26~6_combout\ & ((\ID|Mux26~8_combout\) # ((!\DF1|q\(31))))) # (!\ID|Mux26~6_combout\ & (((\ID|Mux26~1_combout\ & \DF1|q\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux26~6_combout\,
	datab => \ID|Mux26~8_combout\,
	datac => \ID|Mux26~1_combout\,
	datad => \DF1|q\(31),
	combout => \ID|Mux26~9_combout\);

-- Location: LCCOMB_X16_Y9_N12
\ID|Decoder0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Decoder0~2_combout\ = (!\DF4|q\(2) & (!\DF4|q\(1) & (\DF4|q\(0) & !\DF4|q\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF4|q\(2),
	datab => \DF4|q\(1),
	datac => \DF4|q\(0),
	datad => \DF4|q\(3),
	combout => \ID|Decoder0~2_combout\);

-- Location: LCCOMB_X18_Y9_N28
\ID|register_array[1][5]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|register_array[1][5]~28_combout\ = (\nreset~combout\) # ((\ID|register_array[9][9]~18_combout\ & \ID|Decoder0~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[9][9]~18_combout\,
	datab => \ID|Decoder0~2_combout\,
	datad => \nreset~combout\,
	combout => \ID|register_array[1][5]~28_combout\);

-- Location: LCFF_X23_Y9_N1
\ID|register_array[1][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~42_combout\,
	sload => VCC,
	ena => \ID|register_array[1][5]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[1][5]~regout\);

-- Location: LCCOMB_X16_Y9_N4
\ID|Decoder0~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Decoder0~14_combout\ = (!\DF4|q\(2) & (\DF4|q\(1) & (\DF4|q\(0) & !\DF4|q\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF4|q\(2),
	datab => \DF4|q\(1),
	datac => \DF4|q\(0),
	datad => \DF4|q\(3),
	combout => \ID|Decoder0~14_combout\);

-- Location: LCCOMB_X26_Y12_N4
\ID|register_array[3][19]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|register_array[3][19]~27_combout\ = (\nreset~combout\) # ((\ID|Decoder0~14_combout\ & \ID|register_array[9][9]~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nreset~combout\,
	datab => \ID|Decoder0~14_combout\,
	datac => \ID|register_array[9][9]~18_combout\,
	combout => \ID|register_array[3][19]~27_combout\);

-- Location: LCFF_X22_Y9_N3
\ID|register_array[3][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~42_combout\,
	sload => VCC,
	ena => \ID|register_array[3][19]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[3][5]~regout\);

-- Location: LCCOMB_X23_Y9_N0
\ID|Mux26~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux26~14_combout\ = (\DF1|q\(31) & ((\DF1|q\(32) & ((\ID|register_array[3][5]~regout\))) # (!\DF1|q\(32) & (\ID|register_array[1][5]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(32),
	datab => \DF1|q\(31),
	datac => \ID|register_array[1][5]~regout\,
	datad => \ID|register_array[3][5]~regout\,
	combout => \ID|Mux26~14_combout\);

-- Location: LCCOMB_X16_Y9_N28
\ID|Decoder0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Decoder0~6_combout\ = (!\DF4|q\(2) & (\DF4|q\(1) & (!\DF4|q\(0) & !\DF4|q\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF4|q\(2),
	datab => \DF4|q\(1),
	datac => \DF4|q\(0),
	datad => \DF4|q\(3),
	combout => \ID|Decoder0~6_combout\);

-- Location: LCCOMB_X16_Y12_N20
\ID|register_array[2][0]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|register_array[2][0]~29_combout\ = (\nreset~combout\) # ((\ID|Decoder0~6_combout\ & \ID|register_array[9][9]~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nreset~combout\,
	datab => \ID|Decoder0~6_combout\,
	datac => \ID|register_array[9][9]~18_combout\,
	combout => \ID|register_array[2][0]~29_combout\);

-- Location: LCFF_X23_Y9_N11
\ID|register_array[2][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~42_combout\,
	sload => VCC,
	ena => \ID|register_array[2][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[2][5]~regout\);

-- Location: LCCOMB_X23_Y9_N10
\ID|Mux26~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux26~15_combout\ = (\ID|Mux26~14_combout\) # ((\DF1|q\(32) & (\ID|register_array[2][5]~regout\ & !\DF1|q\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(32),
	datab => \ID|Mux26~14_combout\,
	datac => \ID|register_array[2][5]~regout\,
	datad => \DF1|q\(31),
	combout => \ID|Mux26~15_combout\);

-- Location: LCCOMB_X16_Y9_N24
\ID|Decoder0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Decoder0~0_combout\ = (!\DF4|q\(2) & (!\DF4|q\(1) & (\DF4|q\(0) & \DF4|q\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF4|q\(2),
	datab => \DF4|q\(1),
	datac => \DF4|q\(0),
	datad => \DF4|q\(3),
	combout => \ID|Decoder0~0_combout\);

-- Location: LCCOMB_X18_Y9_N16
\ID|register_array[9][9]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|register_array[9][9]~19_combout\ = (\nreset~combout\) # ((\ID|register_array[9][9]~18_combout\ & \ID|Decoder0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[9][9]~18_combout\,
	datab => \ID|Decoder0~0_combout\,
	datad => \nreset~combout\,
	combout => \ID|register_array[9][9]~19_combout\);

-- Location: LCFF_X18_Y10_N11
\ID|register_array[9][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~42_combout\,
	sload => VCC,
	ena => \ID|register_array[9][9]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[9][5]~regout\);

-- Location: LCCOMB_X37_Y11_N26
\DF1|q~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF1|q~4_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & (((!\CTL|Equal3~0_combout\) # (!\ID|Equal0~20_combout\)) # (!\ID|Equal0~41_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(22),
	datab => \ID|Equal0~41_combout\,
	datac => \ID|Equal0~20_combout\,
	datad => \CTL|Equal3~0_combout\,
	combout => \DF1|q~4_combout\);

-- Location: LCFF_X37_Y11_N27
\DF1|q[32]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF1|q~4_combout\,
	ena => \DF1|q[21]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF1|q\(32));

-- Location: LCCOMB_X16_Y9_N2
\ID|Decoder0~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Decoder0~9_combout\ = (!\DF4|q\(2) & (!\DF4|q\(1) & (!\DF4|q\(0) & \DF4|q\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF4|q\(2),
	datab => \DF4|q\(1),
	datac => \DF4|q\(0),
	datad => \DF4|q\(3),
	combout => \ID|Decoder0~9_combout\);

-- Location: LCCOMB_X16_Y12_N16
\ID|register_array[8][16]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|register_array[8][16]~21_combout\ = (\nreset~combout\) # ((\ID|register_array[9][9]~18_combout\ & \ID|Decoder0~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nreset~combout\,
	datab => \ID|register_array[9][9]~18_combout\,
	datac => \ID|Decoder0~9_combout\,
	combout => \ID|register_array[8][16]~21_combout\);

-- Location: LCFF_X19_Y10_N7
\ID|register_array[8][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~42_combout\,
	sload => VCC,
	ena => \ID|register_array[8][16]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[8][5]~regout\);

-- Location: LCCOMB_X19_Y10_N6
\ID|Mux26~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux26~12_combout\ = (\DF1|q\(32) & ((\ID|register_array[10][5]~regout\) # ((\DF1|q\(31))))) # (!\DF1|q\(32) & (((\ID|register_array[8][5]~regout\ & !\DF1|q\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[10][5]~regout\,
	datab => \DF1|q\(32),
	datac => \ID|register_array[8][5]~regout\,
	datad => \DF1|q\(31),
	combout => \ID|Mux26~12_combout\);

-- Location: LCCOMB_X18_Y10_N10
\ID|Mux26~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux26~13_combout\ = (\DF1|q\(31) & ((\ID|Mux26~12_combout\ & (\ID|register_array[11][5]~regout\)) # (!\ID|Mux26~12_combout\ & ((\ID|register_array[9][5]~regout\))))) # (!\DF1|q\(31) & (((\ID|Mux26~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[11][5]~regout\,
	datab => \DF1|q\(31),
	datac => \ID|register_array[9][5]~regout\,
	datad => \ID|Mux26~12_combout\,
	combout => \ID|Mux26~13_combout\);

-- Location: LCCOMB_X37_Y11_N0
\DF1|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF1|q~0_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & (((!\CTL|Equal3~0_combout\) # (!\ID|Equal0~20_combout\)) # (!\ID|Equal0~41_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(24),
	datab => \ID|Equal0~41_combout\,
	datac => \ID|Equal0~20_combout\,
	datad => \CTL|Equal3~0_combout\,
	combout => \DF1|q~0_combout\);

-- Location: LCFF_X37_Y11_N1
\DF1|q[34]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF1|q~0_combout\,
	ena => \DF1|q[21]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF1|q\(34));

-- Location: LCCOMB_X18_Y10_N30
\ID|Mux26~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux26~16_combout\ = (\DF1|q\(33) & (((\DF1|q\(34))))) # (!\DF1|q\(33) & ((\DF1|q\(34) & ((\ID|Mux26~13_combout\))) # (!\DF1|q\(34) & (\ID|Mux26~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(33),
	datab => \ID|Mux26~15_combout\,
	datac => \ID|Mux26~13_combout\,
	datad => \DF1|q\(34),
	combout => \ID|Mux26~16_combout\);

-- Location: LCCOMB_X16_Y9_N16
\ID|Decoder0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Decoder0~8_combout\ = (\DF4|q\(2) & (!\DF4|q\(1) & (!\DF4|q\(0) & !\DF4|q\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF4|q\(2),
	datab => \DF4|q\(1),
	datac => \DF4|q\(0),
	datad => \DF4|q\(3),
	combout => \ID|Decoder0~8_combout\);

-- Location: LCCOMB_X16_Y12_N18
\ID|register_array[4][1]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|register_array[4][1]~25_combout\ = (\nreset~combout\) # ((\ID|register_array[9][9]~18_combout\ & \ID|Decoder0~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nreset~combout\,
	datab => \ID|register_array[9][9]~18_combout\,
	datac => \ID|Decoder0~8_combout\,
	combout => \ID|register_array[4][1]~25_combout\);

-- Location: LCFF_X22_Y8_N31
\ID|register_array[4][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~42_combout\,
	sload => VCC,
	ena => \ID|register_array[4][1]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[4][5]~regout\);

-- Location: LCCOMB_X22_Y8_N30
\ID|Mux26~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux26~10_combout\ = (\DF1|q\(32) & (((\DF1|q\(31))))) # (!\DF1|q\(32) & ((\DF1|q\(31) & (\ID|register_array[5][5]~regout\)) # (!\DF1|q\(31) & ((\ID|register_array[4][5]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[5][5]~regout\,
	datab => \DF1|q\(32),
	datac => \ID|register_array[4][5]~regout\,
	datad => \DF1|q\(31),
	combout => \ID|Mux26~10_combout\);

-- Location: LCCOMB_X18_Y9_N2
\ID|register_array[7][16]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|register_array[7][16]~26_combout\ = (\nreset~combout\) # ((\ID|register_array[9][9]~18_combout\ & \ID|Decoder0~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[9][9]~18_combout\,
	datab => \ID|Decoder0~13_combout\,
	datad => \nreset~combout\,
	combout => \ID|register_array[7][16]~26_combout\);

-- Location: LCFF_X26_Y10_N11
\ID|register_array[7][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~42_combout\,
	sload => VCC,
	ena => \ID|register_array[7][16]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[7][5]~regout\);

-- Location: LCCOMB_X26_Y10_N8
\ID|Mux26~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux26~11_combout\ = (\DF1|q\(32) & ((\ID|Mux26~10_combout\ & ((\ID|register_array[7][5]~regout\))) # (!\ID|Mux26~10_combout\ & (\ID|register_array[6][5]~regout\)))) # (!\DF1|q\(32) & (\ID|Mux26~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(32),
	datab => \ID|Mux26~10_combout\,
	datac => \ID|register_array[6][5]~regout\,
	datad => \ID|register_array[7][5]~regout\,
	combout => \ID|Mux26~11_combout\);

-- Location: LCCOMB_X18_Y10_N16
\ID|Mux26~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux26~19_combout\ = (\ID|Mux26~16_combout\ & ((\ID|Mux26~18_combout\) # ((!\DF1|q\(33))))) # (!\ID|Mux26~16_combout\ & (((\ID|Mux26~11_combout\ & \DF1|q\(33)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux26~18_combout\,
	datab => \ID|Mux26~16_combout\,
	datac => \ID|Mux26~11_combout\,
	datad => \DF1|q\(33),
	combout => \ID|Mux26~19_combout\);

-- Location: LCCOMB_X37_Y11_N12
\DF1|q~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF1|q~5_combout\ = (\IFE|inst_memory|auto_generated|q_a\(25) & (((!\CTL|Equal3~0_combout\) # (!\ID|Equal0~20_combout\)) # (!\ID|Equal0~41_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(25),
	datab => \ID|Equal0~41_combout\,
	datac => \ID|Equal0~20_combout\,
	datad => \CTL|Equal3~0_combout\,
	combout => \DF1|q~5_combout\);

-- Location: LCFF_X37_Y11_N13
\DF1|q[35]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF1|q~5_combout\,
	ena => \DF1|q[21]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF1|q\(35));

-- Location: LCCOMB_X18_Y10_N18
\DF2|q~170\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF2|q~170_combout\ = (!\HU|StallF~14_combout\ & ((\DF1|q\(35) & (\ID|Mux26~9_combout\)) # (!\DF1|q\(35) & ((\ID|Mux26~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HU|StallF~14_combout\,
	datab => \ID|Mux26~9_combout\,
	datac => \ID|Mux26~19_combout\,
	datad => \DF1|q\(35),
	combout => \DF2|q~170_combout\);

-- Location: LCFF_X37_Y14_N1
\DF2|q[92]~_Duplicate_2\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \DF2|q~170_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF2|q[92]~_Duplicate_2_regout\);

-- Location: LCCOMB_X31_Y10_N0
\DF2|q~149\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF2|q~149_combout\ = (!\HU|StallF~14_combout\ & \DF1|q\(35))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \HU|StallF~14_combout\,
	datad => \DF1|q\(35),
	combout => \DF2|q~149_combout\);

-- Location: LCFF_X31_Y10_N1
\DF2|q[54]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF2|q~149_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF2|q\(54));

-- Location: LCCOMB_X31_Y10_N4
\DF2|q~146\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF2|q~146_combout\ = (\DF1|q\(34) & !\HU|StallF~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DF1|q\(34),
	datac => \HU|StallF~14_combout\,
	combout => \DF2|q~146_combout\);

-- Location: LCFF_X31_Y10_N5
\DF2|q[53]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF2|q~146_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF2|q\(53));

-- Location: LCCOMB_X31_Y10_N16
\DF2|q~147\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF2|q~147_combout\ = (\DF1|q\(32) & !\HU|StallF~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DF1|q\(32),
	datac => \HU|StallF~14_combout\,
	combout => \DF2|q~147_combout\);

-- Location: LCFF_X31_Y10_N17
\DF2|q[51]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF2|q~147_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF2|q\(51));

-- Location: LCCOMB_X31_Y10_N26
\DF2|q~148\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF2|q~148_combout\ = (!\HU|StallF~14_combout\ & \DF1|q\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \HU|StallF~14_combout\,
	datad => \DF1|q\(31),
	combout => \DF2|q~148_combout\);

-- Location: LCFF_X31_Y10_N27
\DF2|q[50]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF2|q~148_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF2|q\(50));

-- Location: LCCOMB_X31_Y10_N2
\HU|Equal11~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \HU|Equal11~0_combout\ = (!\DF2|q\(52) & (!\DF2|q\(53) & (!\DF2|q\(51) & !\DF2|q\(50))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF2|q\(52),
	datab => \DF2|q\(53),
	datac => \DF2|q\(51),
	datad => \DF2|q\(50),
	combout => \HU|Equal11~0_combout\);

-- Location: LCCOMB_X31_Y10_N14
\HU|ForwardAE[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \HU|ForwardAE[1]~2_combout\ = (\DF2|q\(52) & (\DF3|q\(5) & (\DF2|q\(53) $ (!\DF3|q\(6))))) # (!\DF2|q\(52) & (!\DF3|q\(5) & (\DF2|q\(53) $ (!\DF3|q\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF2|q\(52),
	datab => \DF3|q\(5),
	datac => \DF2|q\(53),
	datad => \DF3|q\(6),
	combout => \HU|ForwardAE[1]~2_combout\);

-- Location: LCCOMB_X31_Y10_N20
\HU|ForwardAE[1]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \HU|ForwardAE[1]~3_combout\ = (\HU|ForwardAE[1]~1_combout\ & (\HU|ForwardAE[1]~2_combout\ & ((\DF2|q\(54)) # (!\HU|Equal11~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HU|ForwardAE[1]~1_combout\,
	datab => \HU|Equal11~0_combout\,
	datac => \HU|ForwardAE[1]~2_combout\,
	datad => \DF2|q\(54),
	combout => \HU|ForwardAE[1]~3_combout\);

-- Location: LCCOMB_X31_Y10_N30
\HU|ForwardAE[1]\ : cycloneii_lcell_comb
-- Equation(s):
-- \HU|ForwardAE\(1) = (\DF3|q\(2) & (\HU|ForwardAE[1]~3_combout\ & (\DF2|q\(54) $ (!\DF3|q\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF3|q\(2),
	datab => \DF2|q\(54),
	datac => \HU|ForwardAE[1]~3_combout\,
	datad => \DF3|q\(7),
	combout => \HU|ForwardAE\(1));

-- Location: LCCOMB_X37_Y14_N30
\EXE|Ainput[5]~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Ainput[5]~52_combout\ = (!\HU|ForwardAE\(1) & ((\EXE|Equal4~1_combout\ & (\ResultW[5]~5_combout\)) # (!\EXE|Equal4~1_combout\ & ((\DF2|q[92]~_Duplicate_2_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Equal4~1_combout\,
	datab => \ResultW[5]~5_combout\,
	datac => \DF2|q[92]~_Duplicate_2_regout\,
	datad => \HU|ForwardAE\(1),
	combout => \EXE|Ainput[5]~52_combout\);

-- Location: LCCOMB_X37_Y14_N16
\EXE|Ainput[5]~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Ainput[5]~53_combout\ = (\EXE|Ainput[5]~52_combout\) # ((\HU|ForwardAE\(1) & \DF3|q\(45)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HU|ForwardAE\(1),
	datab => \DF3|q\(45),
	datad => \EXE|Ainput[5]~52_combout\,
	combout => \EXE|Ainput[5]~53_combout\);

-- Location: LCCOMB_X35_Y14_N8
\DF3|q~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q~59_combout\ = (\DF3|q[46]~37_combout\ & ((\DF3|q~58_combout\) # ((\EXE|Ainput[5]~53_combout\) # (!\DF3|q[46]~36_combout\)))) # (!\DF3|q[46]~37_combout\ & (\DF3|q~58_combout\ & (\DF3|q[46]~36_combout\ & \EXE|Ainput[5]~53_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF3|q[46]~37_combout\,
	datab => \DF3|q~58_combout\,
	datac => \DF3|q[46]~36_combout\,
	datad => \EXE|Ainput[5]~53_combout\,
	combout => \DF3|q~59_combout\);

-- Location: LCCOMB_X37_Y11_N28
\DF1|q~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF1|q~11_combout\ = (\IFE|inst_memory|auto_generated|q_a\(0) & (((!\CTL|Equal3~0_combout\) # (!\ID|Equal0~20_combout\)) # (!\ID|Equal0~41_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(0),
	datab => \ID|Equal0~41_combout\,
	datac => \ID|Equal0~20_combout\,
	datad => \CTL|Equal3~0_combout\,
	combout => \DF1|q~11_combout\);

-- Location: LCFF_X37_Y11_N29
\DF1|q[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF1|q~11_combout\,
	ena => \DF1|q[21]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF1|q\(10));

-- Location: LCCOMB_X40_Y14_N8
\CTL|Equal0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \CTL|Equal0~1_combout\ = (!\DF1|q\(39) & (\CTL|Equal0~0_combout\ & !\DF1|q\(38)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(39),
	datab => \CTL|Equal0~0_combout\,
	datad => \DF1|q\(38),
	combout => \CTL|Equal0~1_combout\);

-- Location: LCCOMB_X36_Y14_N16
\CTL|ALUControlID[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CTL|ALUControlID[0]~0_combout\ = (\CTL|Equal0~1_combout\ & ((\DF1|q\(13)) # (\DF1|q\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(13),
	datac => \DF1|q\(10),
	datad => \CTL|Equal0~1_combout\,
	combout => \CTL|ALUControlID[0]~0_combout\);

-- Location: LCFF_X36_Y14_N17
\DF2|q[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \CTL|ALUControlID[0]~0_combout\,
	sclr => \HU|StallF~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF2|q\(2));

-- Location: LCCOMB_X35_Y13_N4
\EXE|ALU_ResultE[14]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|ALU_ResultE[14]~0_combout\ = (!\DF2|q\(119) & (((!\DF2|q\(4)) # (!\DF2|q\(3))) # (!\DF2|q\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF2|q\(119),
	datab => \DF2|q\(2),
	datac => \DF2|q\(3),
	datad => \DF2|q\(4),
	combout => \EXE|ALU_ResultE[14]~0_combout\);

-- Location: LCCOMB_X35_Y13_N26
\DF3|q[46]~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q[46]~37_combout\ = (\DF2|q\(2) & ((!\DF2|q\(4)))) # (!\DF2|q\(2) & (!\DF2|q\(3) & \DF2|q\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DF2|q\(2),
	datac => \DF2|q\(3),
	datad => \DF2|q\(4),
	combout => \DF3|q[46]~37_combout\);

-- Location: LCCOMB_X30_Y11_N26
\DF4|q~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF4|q~61_combout\ = (\MEM|data_memory|auto_generated|q_a\(30) & !\nreset~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|data_memory|auto_generated|q_a\(30),
	datad => \nreset~combout\,
	combout => \DF4|q~61_combout\);

-- Location: LCFF_X30_Y11_N27
\DF4|q[69]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF4|q~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF4|q\(69));

-- Location: LCCOMB_X30_Y11_N14
\ID|register_array~67\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|register_array~67_combout\ = (!\nreset~combout\ & ((\DF4|q\(5) & ((\DF4|q\(69)))) # (!\DF4|q\(5) & (\DF4|q\(37)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF4|q\(37),
	datab => \DF4|q\(69),
	datac => \DF4|q\(5),
	datad => \nreset~combout\,
	combout => \ID|register_array~67_combout\);

-- Location: LCCOMB_X26_Y12_N30
\ID|register_array[15][11]~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|register_array[15][11]~33_combout\ = (\nreset~combout\) # ((\ID|register_array[9][9]~18_combout\ & \ID|Decoder0~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nreset~combout\,
	datac => \ID|register_array[9][9]~18_combout\,
	datad => \ID|Decoder0~15_combout\,
	combout => \ID|register_array[15][11]~33_combout\);

-- Location: LCFF_X30_Y11_N15
\ID|register_array[15][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \ID|register_array~67_combout\,
	ena => \ID|register_array[15][11]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[15][30]~regout\);

-- Location: LCCOMB_X16_Y9_N14
\ID|Decoder0~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Decoder0~7_combout\ = (\DF4|q\(2) & (\DF4|q\(1) & (!\DF4|q\(0) & \DF4|q\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF4|q\(2),
	datab => \DF4|q\(1),
	datac => \DF4|q\(0),
	datad => \DF4|q\(3),
	combout => \ID|Decoder0~7_combout\);

-- Location: LCCOMB_X23_Y12_N8
\ID|register_array[14][24]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|register_array[14][24]~30_combout\ = (\nreset~combout\) # ((\ID|register_array[9][9]~18_combout\ & \ID|Decoder0~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID|register_array[9][9]~18_combout\,
	datac => \ID|Decoder0~7_combout\,
	datad => \nreset~combout\,
	combout => \ID|register_array[14][24]~30_combout\);

-- Location: LCFF_X27_Y13_N15
\ID|register_array[14][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~67_combout\,
	sload => VCC,
	ena => \ID|register_array[14][24]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[14][30]~regout\);

-- Location: LCCOMB_X18_Y9_N30
\ID|register_array[13][4]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|register_array[13][4]~31_combout\ = (\nreset~combout\) # ((\ID|Decoder0~3_combout\ & \ID|register_array[9][9]~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Decoder0~3_combout\,
	datab => \nreset~combout\,
	datad => \ID|register_array[9][9]~18_combout\,
	combout => \ID|register_array[13][4]~31_combout\);

-- Location: LCFF_X26_Y13_N29
\ID|register_array[13][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~67_combout\,
	sload => VCC,
	ena => \ID|register_array[13][4]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[13][30]~regout\);

-- Location: LCCOMB_X16_Y12_N22
\ID|register_array[12][10]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|register_array[12][10]~32_combout\ = (\nreset~combout\) # ((\ID|Decoder0~11_combout\ & \ID|register_array[9][9]~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Decoder0~11_combout\,
	datab => \ID|register_array[9][9]~18_combout\,
	datac => \nreset~combout\,
	combout => \ID|register_array[12][10]~32_combout\);

-- Location: LCFF_X26_Y13_N15
\ID|register_array[12][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~67_combout\,
	sload => VCC,
	ena => \ID|register_array[12][10]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[12][30]~regout\);

-- Location: LCCOMB_X26_Y13_N14
\ID|Mux1~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux1~17_combout\ = (\DF1|q\(32) & (((\DF1|q\(31))))) # (!\DF1|q\(32) & ((\DF1|q\(31) & (\ID|register_array[13][30]~regout\)) # (!\DF1|q\(31) & ((\ID|register_array[12][30]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(32),
	datab => \ID|register_array[13][30]~regout\,
	datac => \ID|register_array[12][30]~regout\,
	datad => \DF1|q\(31),
	combout => \ID|Mux1~17_combout\);

-- Location: LCCOMB_X27_Y13_N14
\ID|Mux1~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux1~18_combout\ = (\DF1|q\(32) & ((\ID|Mux1~17_combout\ & (\ID|register_array[15][30]~regout\)) # (!\ID|Mux1~17_combout\ & ((\ID|register_array[14][30]~regout\))))) # (!\DF1|q\(32) & (((\ID|Mux1~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(32),
	datab => \ID|register_array[15][30]~regout\,
	datac => \ID|register_array[14][30]~regout\,
	datad => \ID|Mux1~17_combout\,
	combout => \ID|Mux1~18_combout\);

-- Location: LCFF_X20_Y11_N29
\ID|register_array[9][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~67_combout\,
	sload => VCC,
	ena => \ID|register_array[9][9]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[9][30]~regout\);

-- Location: LCCOMB_X16_Y9_N0
\ID|Decoder0~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Decoder0~12_combout\ = (!\DF4|q\(2) & (\DF4|q\(1) & (\DF4|q\(0) & \DF4|q\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF4|q\(2),
	datab => \DF4|q\(1),
	datac => \DF4|q\(0),
	datad => \DF4|q\(3),
	combout => \ID|Decoder0~12_combout\);

-- Location: LCCOMB_X18_Y9_N20
\ID|register_array[11][6]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|register_array[11][6]~22_combout\ = (\nreset~combout\) # ((\ID|Decoder0~12_combout\ & \ID|register_array[9][9]~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nreset~combout\,
	datac => \ID|Decoder0~12_combout\,
	datad => \ID|register_array[9][9]~18_combout\,
	combout => \ID|register_array[11][6]~22_combout\);

-- Location: LCFF_X20_Y11_N31
\ID|register_array[11][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~67_combout\,
	sload => VCC,
	ena => \ID|register_array[11][6]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[11][30]~regout\);

-- Location: LCCOMB_X20_Y11_N28
\ID|Mux1~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux1~11_combout\ = (\ID|Mux1~10_combout\ & (((\ID|register_array[11][30]~regout\)) # (!\DF1|q\(31)))) # (!\ID|Mux1~10_combout\ & (\DF1|q\(31) & (\ID|register_array[9][30]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux1~10_combout\,
	datab => \DF1|q\(31),
	datac => \ID|register_array[9][30]~regout\,
	datad => \ID|register_array[11][30]~regout\,
	combout => \ID|Mux1~11_combout\);

-- Location: LCCOMB_X27_Y13_N0
\ID|Mux1~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux1~19_combout\ = (\ID|Mux1~16_combout\ & ((\ID|Mux1~18_combout\) # ((!\DF1|q\(34))))) # (!\ID|Mux1~16_combout\ & (((\DF1|q\(34) & \ID|Mux1~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux1~16_combout\,
	datab => \ID|Mux1~18_combout\,
	datac => \DF1|q\(34),
	datad => \ID|Mux1~11_combout\,
	combout => \ID|Mux1~19_combout\);

-- Location: LCCOMB_X27_Y13_N22
\DF2|q~193\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF2|q~193_combout\ = (!\HU|StallF~14_combout\ & ((\DF1|q\(35) & (\ID|Mux1~9_combout\)) # (!\DF1|q\(35) & ((\ID|Mux1~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux1~9_combout\,
	datab => \ID|Mux1~19_combout\,
	datac => \DF1|q\(35),
	datad => \HU|StallF~14_combout\,
	combout => \DF2|q~193_combout\);

-- Location: LCFF_X27_Y13_N23
\DF2|q[117]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF2|q~193_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF2|q\(117));

-- Location: LCCOMB_X32_Y14_N28
\DF3|q[69]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q[69]~15_combout\ = (\DF2|q\(1) & ((\DF2|q\(21)))) # (!\DF2|q\(1) & (\EXE|WriteDataE[13]~39_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|WriteDataE[13]~39_combout\,
	datab => \DF2|q\(21),
	datad => \DF2|q\(1),
	combout => \DF3|q[69]~15_combout\);

-- Location: LCCOMB_X40_Y11_N26
\DF1|q~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF1|q~26_combout\ = (\IFE|inst_memory|auto_generated|q_a\(15) & (((!\ID|Equal0~41_combout\) # (!\CTL|Equal3~0_combout\)) # (!\ID|Equal0~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Equal0~20_combout\,
	datab => \CTL|Equal3~0_combout\,
	datac => \ID|Equal0~41_combout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(15),
	combout => \DF1|q~26_combout\);

-- Location: LCFF_X40_Y11_N27
\DF1|q[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF1|q~26_combout\,
	ena => \DF1|q[21]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF1|q\(25));

-- Location: LCCOMB_X34_Y10_N6
\DF2|q~143\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF2|q~143_combout\ = (!\HU|StallF~14_combout\ & \DF1|q\(25))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HU|StallF~14_combout\,
	datad => \DF1|q\(25),
	combout => \DF2|q~143_combout\);

-- Location: LCFF_X34_Y10_N7
\DF2|q[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF2|q~143_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF2|q\(23));

-- Location: LCCOMB_X30_Y13_N6
\EXE|WriteDataE[29]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|WriteDataE[29]~7_combout\ = (\EXE|WriteDataE[29]~6_combout\) # ((\DF3|q\(69) & \HU|ForwardBE\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|WriteDataE[29]~6_combout\,
	datac => \DF3|q\(69),
	datad => \HU|ForwardBE\(1),
	combout => \EXE|WriteDataE[29]~7_combout\);

-- Location: LCCOMB_X36_Y12_N24
\EXE|Binput[29]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Binput[29]~2_combout\ = (\DF2|q\(1) & (\DF2|q\(23))) # (!\DF2|q\(1) & ((\EXE|WriteDataE[29]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DF2|q\(23),
	datac => \EXE|WriteDataE[29]~7_combout\,
	datad => \DF2|q\(1),
	combout => \EXE|Binput[29]~2_combout\);

-- Location: LCCOMB_X33_Y10_N24
\DF2|q~135\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF2|q~135_combout\ = (\DF1|q\(22) & !\HU|StallF~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(22),
	datac => \HU|StallF~14_combout\,
	combout => \DF2|q~135_combout\);

-- Location: LCFF_X33_Y10_N25
\DF2|q[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF2|q~135_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF2|q\(20));

-- Location: LCCOMB_X32_Y14_N26
\DF3|q[68]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q[68]~14_combout\ = (\DF2|q\(1) & ((\DF2|q\(20)))) # (!\DF2|q\(1) & (\EXE|WriteDataE[12]~41_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|WriteDataE[12]~41_combout\,
	datab => \DF2|q\(20),
	datad => \DF2|q\(1),
	combout => \DF3|q[68]~14_combout\);

-- Location: LCCOMB_X29_Y12_N0
\DF4|q~63\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF4|q~63_combout\ = (\MEM|data_memory|auto_generated|q_a\(31) & !\nreset~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|data_memory|auto_generated|q_a\(31),
	datad => \nreset~combout\,
	combout => \DF4|q~63_combout\);

-- Location: LCFF_X29_Y12_N1
\DF4|q[70]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF4|q~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF4|q\(70));

-- Location: LCCOMB_X29_Y12_N14
\ID|register_array~68\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|register_array~68_combout\ = (!\nreset~combout\ & ((\DF4|q\(5) & ((\DF4|q\(70)))) # (!\DF4|q\(5) & (\DF4|q\(38)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF4|q\(38),
	datab => \DF4|q\(5),
	datac => \DF4|q\(70),
	datad => \nreset~combout\,
	combout => \ID|register_array~68_combout\);

-- Location: LCCOMB_X16_Y12_N28
\ID|register_array[18][11]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|register_array[18][11]~8_combout\ = (\nreset~combout\) # ((\ID|Decoder0~6_combout\ & (\DF4|q\(6) & \DF4|q\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nreset~combout\,
	datab => \ID|Decoder0~6_combout\,
	datac => \DF4|q\(6),
	datad => \DF4|q\(4),
	combout => \ID|register_array[18][11]~8_combout\);

-- Location: LCFF_X22_Y13_N15
\ID|register_array[18][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~68_combout\,
	sload => VCC,
	ena => \ID|register_array[18][11]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[18][31]~regout\);

-- Location: LCCOMB_X18_Y9_N8
\ID|register_array[22][23]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|register_array[22][23]~6_combout\ = (\nreset~combout\) # ((\ID|Decoder0~4_combout\ & (\DF4|q\(4) & \DF4|q\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Decoder0~4_combout\,
	datab => \nreset~combout\,
	datac => \DF4|q\(4),
	datad => \DF4|q\(6),
	combout => \ID|register_array[22][23]~6_combout\);

-- Location: LCFF_X22_Y13_N29
\ID|register_array[22][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~68_combout\,
	sload => VCC,
	ena => \ID|register_array[22][23]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[22][31]~regout\);

-- Location: LCCOMB_X22_Y13_N28
\ID|Mux32~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux32~2_combout\ = (\DF1|q\(29) & (((\DF1|q\(28))))) # (!\DF1|q\(29) & ((\DF1|q\(28) & ((\ID|register_array[22][31]~regout\))) # (!\DF1|q\(28) & (\ID|register_array[18][31]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(29),
	datab => \ID|register_array[18][31]~regout\,
	datac => \ID|register_array[22][31]~regout\,
	datad => \DF1|q\(28),
	combout => \ID|Mux32~2_combout\);

-- Location: LCCOMB_X23_Y12_N14
\ID|register_array[30][20]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|register_array[30][20]~9_combout\ = (\nreset~combout\) # ((\DF4|q\(4) & (\ID|Decoder0~7_combout\ & \DF4|q\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF4|q\(4),
	datab => \nreset~combout\,
	datac => \ID|Decoder0~7_combout\,
	datad => \DF4|q\(6),
	combout => \ID|register_array[30][20]~9_combout\);

-- Location: LCFF_X23_Y12_N27
\ID|register_array[30][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~68_combout\,
	sload => VCC,
	ena => \ID|register_array[30][20]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[30][31]~regout\);

-- Location: LCCOMB_X18_Y9_N10
\ID|register_array[26][25]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|register_array[26][25]~7_combout\ = (\nreset~combout\) # ((\ID|Decoder0~5_combout\ & (\DF4|q\(4) & \DF4|q\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Decoder0~5_combout\,
	datab => \nreset~combout\,
	datac => \DF4|q\(4),
	datad => \DF4|q\(6),
	combout => \ID|register_array[26][25]~7_combout\);

-- Location: LCFF_X23_Y12_N1
\ID|register_array[26][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~68_combout\,
	sload => VCC,
	ena => \ID|register_array[26][25]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[26][31]~regout\);

-- Location: LCCOMB_X23_Y12_N26
\ID|Mux32~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux32~3_combout\ = (\DF1|q\(29) & ((\ID|Mux32~2_combout\ & (\ID|register_array[30][31]~regout\)) # (!\ID|Mux32~2_combout\ & ((\ID|register_array[26][31]~regout\))))) # (!\DF1|q\(29) & (\ID|Mux32~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(29),
	datab => \ID|Mux32~2_combout\,
	datac => \ID|register_array[30][31]~regout\,
	datad => \ID|register_array[26][31]~regout\,
	combout => \ID|Mux32~3_combout\);

-- Location: LCCOMB_X16_Y12_N26
\ID|register_array[16][6]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|register_array[16][6]~12_combout\ = (\nreset~combout\) # ((\ID|Decoder0~10_combout\ & (\DF4|q\(4) & \DF4|q\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Decoder0~10_combout\,
	datab => \DF4|q\(4),
	datac => \nreset~combout\,
	datad => \DF4|q\(6),
	combout => \ID|register_array[16][6]~12_combout\);

-- Location: LCFF_X15_Y15_N21
\ID|register_array[16][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~68_combout\,
	sload => VCC,
	ena => \ID|register_array[16][6]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[16][31]~regout\);

-- Location: LCCOMB_X16_Y12_N30
\ID|register_array[20][26]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|register_array[20][26]~10_combout\ = (\nreset~combout\) # ((\ID|Decoder0~8_combout\ & (\DF4|q\(4) & \DF4|q\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Decoder0~8_combout\,
	datab => \DF4|q\(4),
	datac => \nreset~combout\,
	datad => \DF4|q\(6),
	combout => \ID|register_array[20][26]~10_combout\);

-- Location: LCFF_X15_Y16_N17
\ID|register_array[20][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~68_combout\,
	sload => VCC,
	ena => \ID|register_array[20][26]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[20][31]~regout\);

-- Location: LCCOMB_X15_Y16_N16
\ID|Mux32~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux32~4_combout\ = (\DF1|q\(29) & (((\DF1|q\(28))))) # (!\DF1|q\(29) & ((\DF1|q\(28) & ((\ID|register_array[20][31]~regout\))) # (!\DF1|q\(28) & (\ID|register_array[16][31]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(29),
	datab => \ID|register_array[16][31]~regout\,
	datac => \ID|register_array[20][31]~regout\,
	datad => \DF1|q\(28),
	combout => \ID|Mux32~4_combout\);

-- Location: LCCOMB_X16_Y12_N4
\ID|register_array[28][13]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|register_array[28][13]~13_combout\ = (\nreset~combout\) # ((\ID|Decoder0~11_combout\ & (\DF4|q\(4) & \DF4|q\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Decoder0~11_combout\,
	datab => \DF4|q\(4),
	datac => \nreset~combout\,
	datad => \DF4|q\(6),
	combout => \ID|register_array[28][13]~13_combout\);

-- Location: LCFF_X16_Y12_N11
\ID|register_array[28][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~68_combout\,
	sload => VCC,
	ena => \ID|register_array[28][13]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[28][31]~regout\);

-- Location: LCCOMB_X16_Y12_N10
\ID|Mux32~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux32~5_combout\ = (\ID|Mux32~4_combout\ & (((\ID|register_array[28][31]~regout\) # (!\DF1|q\(29))))) # (!\ID|Mux32~4_combout\ & (\ID|register_array[24][31]~regout\ & ((\DF1|q\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[24][31]~regout\,
	datab => \ID|Mux32~4_combout\,
	datac => \ID|register_array[28][31]~regout\,
	datad => \DF1|q\(29),
	combout => \ID|Mux32~5_combout\);

-- Location: LCCOMB_X24_Y12_N4
\ID|Mux32~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux32~6_combout\ = (\DF1|q\(27) & ((\ID|Mux32~3_combout\) # ((\DF1|q\(26))))) # (!\DF1|q\(27) & (((\ID|Mux32~5_combout\ & !\DF1|q\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(27),
	datab => \ID|Mux32~3_combout\,
	datac => \ID|Mux32~5_combout\,
	datad => \DF1|q\(26),
	combout => \ID|Mux32~6_combout\);

-- Location: LCFF_X18_Y12_N9
\ID|register_array[23][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~68_combout\,
	sload => VCC,
	ena => \ID|register_array[23][5]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[23][31]~regout\);

-- Location: LCFF_X18_Y12_N11
\ID|register_array[31][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~68_combout\,
	sload => VCC,
	ena => \ID|register_array[31][24]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[31][31]~regout\);

-- Location: LCCOMB_X18_Y9_N4
\ID|register_array[27][12]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|register_array[27][12]~14_combout\ = (\nreset~combout\) # ((\DF4|q\(4) & (\ID|Decoder0~12_combout\ & \DF4|q\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF4|q\(4),
	datab => \nreset~combout\,
	datac => \ID|Decoder0~12_combout\,
	datad => \DF4|q\(6),
	combout => \ID|register_array[27][12]~14_combout\);

-- Location: LCFF_X26_Y14_N13
\ID|register_array[27][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~68_combout\,
	sload => VCC,
	ena => \ID|register_array[27][12]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[27][31]~regout\);

-- Location: LCCOMB_X26_Y12_N16
\ID|register_array[19][28]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|register_array[19][28]~16_combout\ = (\nreset~combout\) # ((\DF4|q\(4) & (\DF4|q\(6) & \ID|Decoder0~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF4|q\(4),
	datab => \DF4|q\(6),
	datac => \nreset~combout\,
	datad => \ID|Decoder0~14_combout\,
	combout => \ID|register_array[19][28]~16_combout\);

-- Location: LCFF_X19_Y12_N31
\ID|register_array[19][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~68_combout\,
	sload => VCC,
	ena => \ID|register_array[19][28]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[19][31]~regout\);

-- Location: LCCOMB_X26_Y14_N12
\ID|Mux32~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux32~7_combout\ = (\DF1|q\(28) & (\DF1|q\(29))) # (!\DF1|q\(28) & ((\DF1|q\(29) & (\ID|register_array[27][31]~regout\)) # (!\DF1|q\(29) & ((\ID|register_array[19][31]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(28),
	datab => \DF1|q\(29),
	datac => \ID|register_array[27][31]~regout\,
	datad => \ID|register_array[19][31]~regout\,
	combout => \ID|Mux32~7_combout\);

-- Location: LCCOMB_X18_Y12_N10
\ID|Mux32~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux32~8_combout\ = (\DF1|q\(28) & ((\ID|Mux32~7_combout\ & ((\ID|register_array[31][31]~regout\))) # (!\ID|Mux32~7_combout\ & (\ID|register_array[23][31]~regout\)))) # (!\DF1|q\(28) & (((\ID|Mux32~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(28),
	datab => \ID|register_array[23][31]~regout\,
	datac => \ID|register_array[31][31]~regout\,
	datad => \ID|Mux32~7_combout\,
	combout => \ID|Mux32~8_combout\);

-- Location: LCCOMB_X24_Y12_N30
\ID|Mux32~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux32~9_combout\ = (\ID|Mux32~6_combout\ & (((\ID|Mux32~8_combout\) # (!\DF1|q\(26))))) # (!\ID|Mux32~6_combout\ & (\ID|Mux32~1_combout\ & ((\DF1|q\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux32~1_combout\,
	datab => \ID|Mux32~6_combout\,
	datac => \ID|Mux32~8_combout\,
	datad => \DF1|q\(26),
	combout => \ID|Mux32~9_combout\);

-- Location: LCFF_X29_Y12_N15
\ID|register_array[15][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \ID|register_array~68_combout\,
	ena => \ID|register_array[15][11]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[15][31]~regout\);

-- Location: LCFF_X20_Y8_N13
\ID|register_array[13][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~68_combout\,
	sload => VCC,
	ena => \ID|register_array[13][4]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[13][31]~regout\);

-- Location: LCCOMB_X20_Y8_N12
\ID|Mux32~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux32~17_combout\ = (\DF1|q\(27) & (((\DF1|q\(26))))) # (!\DF1|q\(27) & ((\DF1|q\(26) & ((\ID|register_array[13][31]~regout\))) # (!\DF1|q\(26) & (\ID|register_array[12][31]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[12][31]~regout\,
	datab => \DF1|q\(27),
	datac => \ID|register_array[13][31]~regout\,
	datad => \DF1|q\(26),
	combout => \ID|Mux32~17_combout\);

-- Location: LCCOMB_X24_Y12_N28
\ID|Mux32~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux32~18_combout\ = (\DF1|q\(27) & ((\ID|Mux32~17_combout\ & ((\ID|register_array[15][31]~regout\))) # (!\ID|Mux32~17_combout\ & (\ID|register_array[14][31]~regout\)))) # (!\DF1|q\(27) & (((\ID|Mux32~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[14][31]~regout\,
	datab => \DF1|q\(27),
	datac => \ID|register_array[15][31]~regout\,
	datad => \ID|Mux32~17_combout\,
	combout => \ID|Mux32~18_combout\);

-- Location: LCFF_X19_Y10_N23
\ID|register_array[8][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~68_combout\,
	sload => VCC,
	ena => \ID|register_array[8][16]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[8][31]~regout\);

-- Location: LCCOMB_X18_Y9_N26
\ID|register_array[10][10]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|register_array[10][10]~20_combout\ = (\nreset~combout\) # ((\ID|Decoder0~5_combout\ & \ID|register_array[9][9]~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Decoder0~5_combout\,
	datab => \nreset~combout\,
	datad => \ID|register_array[9][9]~18_combout\,
	combout => \ID|register_array[10][10]~20_combout\);

-- Location: LCFF_X19_Y10_N29
\ID|register_array[10][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~68_combout\,
	sload => VCC,
	ena => \ID|register_array[10][10]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[10][31]~regout\);

-- Location: LCCOMB_X19_Y10_N28
\ID|Mux32~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux32~12_combout\ = (\DF1|q\(27) & (((\ID|register_array[10][31]~regout\) # (\DF1|q\(26))))) # (!\DF1|q\(27) & (\ID|register_array[8][31]~regout\ & ((!\DF1|q\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(27),
	datab => \ID|register_array[8][31]~regout\,
	datac => \ID|register_array[10][31]~regout\,
	datad => \DF1|q\(26),
	combout => \ID|Mux32~12_combout\);

-- Location: LCFF_X20_Y11_N1
\ID|register_array[9][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~68_combout\,
	sload => VCC,
	ena => \ID|register_array[9][9]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[9][31]~regout\);

-- Location: LCFF_X20_Y11_N3
\ID|register_array[11][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~68_combout\,
	sload => VCC,
	ena => \ID|register_array[11][6]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[11][31]~regout\);

-- Location: LCCOMB_X20_Y11_N0
\ID|Mux32~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux32~13_combout\ = (\DF1|q\(26) & ((\ID|Mux32~12_combout\ & ((\ID|register_array[11][31]~regout\))) # (!\ID|Mux32~12_combout\ & (\ID|register_array[9][31]~regout\)))) # (!\DF1|q\(26) & (\ID|Mux32~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(26),
	datab => \ID|Mux32~12_combout\,
	datac => \ID|register_array[9][31]~regout\,
	datad => \ID|register_array[11][31]~regout\,
	combout => \ID|Mux32~13_combout\);

-- Location: LCFF_X24_Y11_N1
\ID|register_array[1][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~68_combout\,
	sload => VCC,
	ena => \ID|register_array[1][5]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[1][31]~regout\);

-- Location: LCFF_X24_Y9_N29
\ID|register_array[3][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~68_combout\,
	sload => VCC,
	ena => \ID|register_array[3][19]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[3][31]~regout\);

-- Location: LCCOMB_X24_Y9_N28
\ID|Mux32~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux32~14_combout\ = (\DF1|q\(26) & ((\DF1|q\(27) & ((\ID|register_array[3][31]~regout\))) # (!\DF1|q\(27) & (\ID|register_array[1][31]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(27),
	datab => \ID|register_array[1][31]~regout\,
	datac => \ID|register_array[3][31]~regout\,
	datad => \DF1|q\(26),
	combout => \ID|Mux32~14_combout\);

-- Location: LCFF_X24_Y11_N11
\ID|register_array[2][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~68_combout\,
	sload => VCC,
	ena => \ID|register_array[2][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[2][31]~regout\);

-- Location: LCCOMB_X24_Y12_N24
\ID|Mux32~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux32~15_combout\ = (\ID|Mux32~14_combout\) # ((\DF1|q\(27) & (\ID|register_array[2][31]~regout\ & !\DF1|q\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(27),
	datab => \ID|Mux32~14_combout\,
	datac => \ID|register_array[2][31]~regout\,
	datad => \DF1|q\(26),
	combout => \ID|Mux32~15_combout\);

-- Location: LCCOMB_X24_Y12_N18
\ID|Mux32~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux32~16_combout\ = (\DF1|q\(28) & (((\DF1|q\(29))))) # (!\DF1|q\(28) & ((\DF1|q\(29) & (\ID|Mux32~13_combout\)) # (!\DF1|q\(29) & ((\ID|Mux32~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(28),
	datab => \ID|Mux32~13_combout\,
	datac => \ID|Mux32~15_combout\,
	datad => \DF1|q\(29),
	combout => \ID|Mux32~16_combout\);

-- Location: LCCOMB_X24_Y12_N22
\ID|Mux32~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux32~19_combout\ = (\ID|Mux32~16_combout\ & (((\ID|Mux32~18_combout\) # (!\DF1|q\(28))))) # (!\ID|Mux32~16_combout\ & (\ID|Mux32~11_combout\ & ((\DF1|q\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux32~11_combout\,
	datab => \ID|Mux32~18_combout\,
	datac => \ID|Mux32~16_combout\,
	datad => \DF1|q\(28),
	combout => \ID|Mux32~19_combout\);

-- Location: LCCOMB_X24_Y12_N20
\DF2|q~227\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF2|q~227_combout\ = (!\HU|StallF~14_combout\ & ((\DF1|q\(30) & (\ID|Mux32~9_combout\)) # (!\DF1|q\(30) & ((\ID|Mux32~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HU|StallF~14_combout\,
	datab => \ID|Mux32~9_combout\,
	datac => \DF1|q\(30),
	datad => \ID|Mux32~19_combout\,
	combout => \DF2|q~227_combout\);

-- Location: LCFF_X24_Y12_N21
\DF2|q[86]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF2|q~227_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF2|q\(86));

-- Location: LCCOMB_X20_Y11_N2
\ID|Mux0~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux0~13_combout\ = (\ID|Mux0~12_combout\ & (((\ID|register_array[11][31]~regout\)) # (!\DF1|q\(31)))) # (!\ID|Mux0~12_combout\ & (\DF1|q\(31) & ((\ID|register_array[9][31]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux0~12_combout\,
	datab => \DF1|q\(31),
	datac => \ID|register_array[11][31]~regout\,
	datad => \ID|register_array[9][31]~regout\,
	combout => \ID|Mux0~13_combout\);

-- Location: LCCOMB_X24_Y11_N28
\ID|Mux0~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux0~16_combout\ = (\DF1|q\(33) & (((\DF1|q\(34))))) # (!\DF1|q\(33) & ((\DF1|q\(34) & ((\ID|Mux0~13_combout\))) # (!\DF1|q\(34) & (\ID|Mux0~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux0~15_combout\,
	datab => \DF1|q\(33),
	datac => \ID|Mux0~13_combout\,
	datad => \DF1|q\(34),
	combout => \ID|Mux0~16_combout\);

-- Location: LCFF_X24_Y10_N9
\ID|register_array[6][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~68_combout\,
	sload => VCC,
	ena => \ID|register_array[6][5]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[6][31]~regout\);

-- Location: LCFF_X24_Y10_N3
\ID|register_array[7][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~68_combout\,
	sload => VCC,
	ena => \ID|register_array[7][16]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[7][31]~regout\);

-- Location: LCCOMB_X24_Y10_N2
\ID|Mux0~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux0~11_combout\ = (\ID|Mux0~10_combout\ & (((\ID|register_array[7][31]~regout\) # (!\DF1|q\(32))))) # (!\ID|Mux0~10_combout\ & (\ID|register_array[6][31]~regout\ & ((\DF1|q\(32)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux0~10_combout\,
	datab => \ID|register_array[6][31]~regout\,
	datac => \ID|register_array[7][31]~regout\,
	datad => \DF1|q\(32),
	combout => \ID|Mux0~11_combout\);

-- Location: LCCOMB_X24_Y11_N14
\ID|Mux0~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux0~19_combout\ = (\ID|Mux0~16_combout\ & ((\ID|Mux0~18_combout\) # ((!\DF1|q\(33))))) # (!\ID|Mux0~16_combout\ & (((\DF1|q\(33) & \ID|Mux0~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux0~18_combout\,
	datab => \ID|Mux0~16_combout\,
	datac => \DF1|q\(33),
	datad => \ID|Mux0~11_combout\,
	combout => \ID|Mux0~19_combout\);

-- Location: LCCOMB_X38_Y13_N10
\DF2|q~228\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF2|q~228_combout\ = (!\HU|StallF~14_combout\ & ((\DF1|q\(35) & (\ID|Mux0~9_combout\)) # (!\DF1|q\(35) & ((\ID|Mux0~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux0~9_combout\,
	datab => \ID|Mux0~19_combout\,
	datac => \HU|StallF~14_combout\,
	datad => \DF1|q\(35),
	combout => \DF2|q~228_combout\);

-- Location: LCFF_X38_Y13_N11
\DF2|q[118]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF2|q~228_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF2|q\(118));

-- Location: LCCOMB_X38_Y13_N6
\EXE|IEEE_ADD|swap2_uu|should_swap~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|swap2_uu|should_swap~0_combout\ = (\EXE|IEEE_ADD|exp_sub_uu|LessThan0~14_combout\ & (\DF2|q\(86))) # (!\EXE|IEEE_ADD|exp_sub_uu|LessThan0~14_combout\ & ((\DF2|q\(118))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|IEEE_ADD|exp_sub_uu|LessThan0~14_combout\,
	datac => \DF2|q\(86),
	datad => \DF2|q\(118),
	combout => \EXE|IEEE_ADD|swap2_uu|should_swap~0_combout\);

-- Location: LCCOMB_X35_Y14_N0
\DF3|q~240\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q~240_combout\ = (\DF3|q~39_combout\ & (\EXE|ALU_ResultE[14]~0_combout\ & (!\DF3|q[46]~42_combout\ & !\nreset~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF3|q~39_combout\,
	datab => \EXE|ALU_ResultE[14]~0_combout\,
	datac => \DF3|q[46]~42_combout\,
	datad => \nreset~combout\,
	combout => \DF3|q~240_combout\);

-- Location: LCFF_X35_Y14_N1
\DF3|q[41]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF3|q~240_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF3|q\(41));

-- Location: LCCOMB_X20_Y11_N30
\ID|Mux33~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux33~11_combout\ = (\ID|Mux33~10_combout\ & (((\ID|register_array[11][30]~regout\) # (!\DF1|q\(26))))) # (!\ID|Mux33~10_combout\ & (\ID|register_array[9][30]~regout\ & ((\DF1|q\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux33~10_combout\,
	datab => \ID|register_array[9][30]~regout\,
	datac => \ID|register_array[11][30]~regout\,
	datad => \DF1|q\(26),
	combout => \ID|Mux33~11_combout\);

-- Location: LCCOMB_X26_Y13_N28
\ID|Mux33~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux33~17_combout\ = (\DF1|q\(26) & (((\ID|register_array[13][30]~regout\) # (\DF1|q\(27))))) # (!\DF1|q\(26) & (\ID|register_array[12][30]~regout\ & ((!\DF1|q\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(26),
	datab => \ID|register_array[12][30]~regout\,
	datac => \ID|register_array[13][30]~regout\,
	datad => \DF1|q\(27),
	combout => \ID|Mux33~17_combout\);

-- Location: LCCOMB_X27_Y13_N24
\ID|Mux33~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux33~18_combout\ = (\ID|Mux33~17_combout\ & (((\ID|register_array[15][30]~regout\) # (!\DF1|q\(27))))) # (!\ID|Mux33~17_combout\ & (\ID|register_array[14][30]~regout\ & ((\DF1|q\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[14][30]~regout\,
	datab => \ID|register_array[15][30]~regout\,
	datac => \ID|Mux33~17_combout\,
	datad => \DF1|q\(27),
	combout => \ID|Mux33~18_combout\);

-- Location: LCCOMB_X18_Y9_N24
\ID|register_array[5][20]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|register_array[5][20]~24_combout\ = (\nreset~combout\) # ((\ID|register_array[9][9]~18_combout\ & \ID|Decoder0~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[9][9]~18_combout\,
	datab => \ID|Decoder0~1_combout\,
	datad => \nreset~combout\,
	combout => \ID|register_array[5][20]~24_combout\);

-- Location: LCFF_X23_Y10_N13
\ID|register_array[5][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~67_combout\,
	sload => VCC,
	ena => \ID|register_array[5][20]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[5][30]~regout\);

-- Location: LCCOMB_X23_Y10_N12
\ID|Mux33~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux33~12_combout\ = (\DF1|q\(27) & (((\DF1|q\(26))))) # (!\DF1|q\(27) & ((\DF1|q\(26) & ((\ID|register_array[5][30]~regout\))) # (!\DF1|q\(26) & (\ID|register_array[4][30]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[4][30]~regout\,
	datab => \DF1|q\(27),
	datac => \ID|register_array[5][30]~regout\,
	datad => \DF1|q\(26),
	combout => \ID|Mux33~12_combout\);

-- Location: LCFF_X20_Y9_N19
\ID|register_array[7][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~67_combout\,
	sload => VCC,
	ena => \ID|register_array[7][16]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[7][30]~regout\);

-- Location: LCCOMB_X20_Y9_N18
\ID|Mux33~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux33~13_combout\ = (\ID|Mux33~12_combout\ & (((\ID|register_array[7][30]~regout\) # (!\DF1|q\(27))))) # (!\ID|Mux33~12_combout\ & (\ID|register_array[6][30]~regout\ & ((\DF1|q\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[6][30]~regout\,
	datab => \ID|Mux33~12_combout\,
	datac => \ID|register_array[7][30]~regout\,
	datad => \DF1|q\(27),
	combout => \ID|Mux33~13_combout\);

-- Location: LCCOMB_X27_Y13_N30
\ID|Mux33~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux33~16_combout\ = (\DF1|q\(28) & (((\ID|Mux33~13_combout\) # (\DF1|q\(29))))) # (!\DF1|q\(28) & (\ID|Mux33~15_combout\ & ((!\DF1|q\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux33~15_combout\,
	datab => \DF1|q\(28),
	datac => \ID|Mux33~13_combout\,
	datad => \DF1|q\(29),
	combout => \ID|Mux33~16_combout\);

-- Location: LCCOMB_X27_Y13_N2
\ID|Mux33~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux33~19_combout\ = (\DF1|q\(29) & ((\ID|Mux33~16_combout\ & ((\ID|Mux33~18_combout\))) # (!\ID|Mux33~16_combout\ & (\ID|Mux33~11_combout\)))) # (!\DF1|q\(29) & (((\ID|Mux33~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(29),
	datab => \ID|Mux33~11_combout\,
	datac => \ID|Mux33~18_combout\,
	datad => \ID|Mux33~16_combout\,
	combout => \ID|Mux33~19_combout\);

-- Location: LCFF_X25_Y14_N21
\ID|register_array[23][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~67_combout\,
	sload => VCC,
	ena => \ID|register_array[23][5]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[23][30]~regout\);

-- Location: LCCOMB_X25_Y14_N20
\ID|Mux33~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux33~7_combout\ = (\DF1|q\(29) & (((\DF1|q\(28))))) # (!\DF1|q\(29) & ((\DF1|q\(28) & ((\ID|register_array[23][30]~regout\))) # (!\DF1|q\(28) & (\ID|register_array[19][30]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[19][30]~regout\,
	datab => \DF1|q\(29),
	datac => \ID|register_array[23][30]~regout\,
	datad => \DF1|q\(28),
	combout => \ID|Mux33~7_combout\);

-- Location: LCFF_X23_Y14_N15
\ID|register_array[31][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~67_combout\,
	sload => VCC,
	ena => \ID|register_array[31][24]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[31][30]~regout\);

-- Location: LCFF_X23_Y14_N29
\ID|register_array[27][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~67_combout\,
	sload => VCC,
	ena => \ID|register_array[27][12]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[27][30]~regout\);

-- Location: LCCOMB_X23_Y14_N14
\ID|Mux33~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux33~8_combout\ = (\DF1|q\(29) & ((\ID|Mux33~7_combout\ & (\ID|register_array[31][30]~regout\)) # (!\ID|Mux33~7_combout\ & ((\ID|register_array[27][30]~regout\))))) # (!\DF1|q\(29) & (\ID|Mux33~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(29),
	datab => \ID|Mux33~7_combout\,
	datac => \ID|register_array[31][30]~regout\,
	datad => \ID|register_array[27][30]~regout\,
	combout => \ID|Mux33~8_combout\);

-- Location: LCFF_X19_Y13_N9
\ID|register_array[29][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~67_combout\,
	sload => VCC,
	ena => \ID|register_array[29][19]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[29][30]~regout\);

-- Location: LCCOMB_X18_Y9_N0
\ID|register_array[25][6]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|register_array[25][6]~1_combout\ = (\nreset~combout\) # ((\DF4|q\(6) & (\ID|Decoder0~0_combout\ & \DF4|q\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF4|q\(6),
	datab => \ID|Decoder0~0_combout\,
	datac => \DF4|q\(4),
	datad => \nreset~combout\,
	combout => \ID|register_array[25][6]~1_combout\);

-- Location: LCFF_X24_Y13_N5
\ID|register_array[25][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~67_combout\,
	sload => VCC,
	ena => \ID|register_array[25][6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[25][30]~regout\);

-- Location: LCCOMB_X24_Y13_N4
\ID|Mux33~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux33~1_combout\ = (\ID|Mux33~0_combout\ & ((\ID|register_array[29][30]~regout\) # ((!\DF1|q\(29))))) # (!\ID|Mux33~0_combout\ & (((\ID|register_array[25][30]~regout\ & \DF1|q\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux33~0_combout\,
	datab => \ID|register_array[29][30]~regout\,
	datac => \ID|register_array[25][30]~regout\,
	datad => \DF1|q\(29),
	combout => \ID|Mux33~1_combout\);

-- Location: LCCOMB_X19_Y16_N2
\ID|Mux33~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux33~9_combout\ = (\ID|Mux33~6_combout\ & ((\ID|Mux33~8_combout\) # ((!\DF1|q\(26))))) # (!\ID|Mux33~6_combout\ & (((\DF1|q\(26) & \ID|Mux33~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux33~6_combout\,
	datab => \ID|Mux33~8_combout\,
	datac => \DF1|q\(26),
	datad => \ID|Mux33~1_combout\,
	combout => \ID|Mux33~9_combout\);

-- Location: LCCOMB_X24_Y12_N2
\DF2|q~224\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF2|q~224_combout\ = (!\HU|StallF~14_combout\ & ((\DF1|q\(30) & ((\ID|Mux33~9_combout\))) # (!\DF1|q\(30) & (\ID|Mux33~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HU|StallF~14_combout\,
	datab => \ID|Mux33~19_combout\,
	datac => \DF1|q\(30),
	datad => \ID|Mux33~9_combout\,
	combout => \DF2|q~224_combout\);

-- Location: LCFF_X24_Y12_N3
\DF2|q[85]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF2|q~224_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF2|q\(85));

-- Location: LCFF_X21_Y18_N13
\ID|register_array[21][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~66_combout\,
	sload => VCC,
	ena => \ID|register_array[21][27]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[21][29]~regout\);

-- Location: LCCOMB_X18_Y9_N12
\ID|register_array[17][18]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|register_array[17][18]~3_combout\ = (\nreset~combout\) # ((\DF4|q\(6) & (\ID|Decoder0~2_combout\ & \DF4|q\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF4|q\(6),
	datab => \ID|Decoder0~2_combout\,
	datac => \DF4|q\(4),
	datad => \nreset~combout\,
	combout => \ID|register_array[17][18]~3_combout\);

-- Location: LCFF_X18_Y15_N9
\ID|register_array[17][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~66_combout\,
	sload => VCC,
	ena => \ID|register_array[17][18]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[17][29]~regout\);

-- Location: LCCOMB_X18_Y15_N8
\ID|Mux2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux2~0_combout\ = (\DF1|q\(33) & (((\DF1|q\(34))))) # (!\DF1|q\(33) & ((\DF1|q\(34) & (\ID|register_array[25][29]~regout\)) # (!\DF1|q\(34) & ((\ID|register_array[17][29]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[25][29]~regout\,
	datab => \DF1|q\(33),
	datac => \ID|register_array[17][29]~regout\,
	datad => \DF1|q\(34),
	combout => \ID|Mux2~0_combout\);

-- Location: LCCOMB_X21_Y18_N12
\ID|Mux2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux2~1_combout\ = (\DF1|q\(33) & ((\ID|Mux2~0_combout\ & (\ID|register_array[29][29]~regout\)) # (!\ID|Mux2~0_combout\ & ((\ID|register_array[21][29]~regout\))))) # (!\DF1|q\(33) & (((\ID|Mux2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[29][29]~regout\,
	datab => \DF1|q\(33),
	datac => \ID|register_array[21][29]~regout\,
	datad => \ID|Mux2~0_combout\,
	combout => \ID|Mux2~1_combout\);

-- Location: LCFF_X16_Y16_N19
\ID|register_array[16][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~66_combout\,
	sload => VCC,
	ena => \ID|register_array[16][6]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[16][29]~regout\);

-- Location: LCFF_X15_Y16_N23
\ID|register_array[20][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~66_combout\,
	sload => VCC,
	ena => \ID|register_array[20][26]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[20][29]~regout\);

-- Location: LCCOMB_X16_Y16_N18
\ID|Mux2~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux2~4_combout\ = (\DF1|q\(33) & ((\DF1|q\(34)) # ((\ID|register_array[20][29]~regout\)))) # (!\DF1|q\(33) & (!\DF1|q\(34) & (\ID|register_array[16][29]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(33),
	datab => \DF1|q\(34),
	datac => \ID|register_array[16][29]~regout\,
	datad => \ID|register_array[20][29]~regout\,
	combout => \ID|Mux2~4_combout\);

-- Location: LCCOMB_X16_Y12_N24
\ID|register_array[24][28]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|register_array[24][28]~11_combout\ = (\nreset~combout\) # ((\ID|Decoder0~9_combout\ & (\DF4|q\(6) & \DF4|q\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nreset~combout\,
	datab => \ID|Decoder0~9_combout\,
	datac => \DF4|q\(6),
	datad => \DF4|q\(4),
	combout => \ID|register_array[24][28]~11_combout\);

-- Location: LCFF_X16_Y17_N11
\ID|register_array[24][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~66_combout\,
	sload => VCC,
	ena => \ID|register_array[24][28]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[24][29]~regout\);

-- Location: LCCOMB_X16_Y17_N10
\ID|Mux2~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux2~5_combout\ = (\ID|Mux2~4_combout\ & ((\ID|register_array[28][29]~regout\) # ((!\DF1|q\(34))))) # (!\ID|Mux2~4_combout\ & (((\ID|register_array[24][29]~regout\ & \DF1|q\(34)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[28][29]~regout\,
	datab => \ID|Mux2~4_combout\,
	datac => \ID|register_array[24][29]~regout\,
	datad => \DF1|q\(34),
	combout => \ID|Mux2~5_combout\);

-- Location: LCCOMB_X25_Y17_N12
\ID|Mux2~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux2~6_combout\ = (\DF1|q\(32) & ((\ID|Mux2~3_combout\) # ((\DF1|q\(31))))) # (!\DF1|q\(32) & (((\ID|Mux2~5_combout\ & !\DF1|q\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux2~3_combout\,
	datab => \ID|Mux2~5_combout\,
	datac => \DF1|q\(32),
	datad => \DF1|q\(31),
	combout => \ID|Mux2~6_combout\);

-- Location: LCCOMB_X25_Y17_N30
\ID|Mux2~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux2~9_combout\ = (\DF1|q\(31) & ((\ID|Mux2~6_combout\ & (\ID|Mux2~8_combout\)) # (!\ID|Mux2~6_combout\ & ((\ID|Mux2~1_combout\))))) # (!\DF1|q\(31) & (((\ID|Mux2~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux2~8_combout\,
	datab => \DF1|q\(31),
	datac => \ID|Mux2~1_combout\,
	datad => \ID|Mux2~6_combout\,
	combout => \ID|Mux2~9_combout\);

-- Location: LCFF_X24_Y8_N25
\ID|register_array[5][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~66_combout\,
	sload => VCC,
	ena => \ID|register_array[5][20]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[5][29]~regout\);

-- Location: LCFF_X24_Y8_N3
\ID|register_array[4][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~66_combout\,
	sload => VCC,
	ena => \ID|register_array[4][1]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[4][29]~regout\);

-- Location: LCCOMB_X24_Y8_N2
\ID|Mux2~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux2~10_combout\ = (\DF1|q\(32) & (((\DF1|q\(31))))) # (!\DF1|q\(32) & ((\DF1|q\(31) & (\ID|register_array[5][29]~regout\)) # (!\DF1|q\(31) & ((\ID|register_array[4][29]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(32),
	datab => \ID|register_array[5][29]~regout\,
	datac => \ID|register_array[4][29]~regout\,
	datad => \DF1|q\(31),
	combout => \ID|Mux2~10_combout\);

-- Location: LCFF_X24_Y10_N23
\ID|register_array[7][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~66_combout\,
	sload => VCC,
	ena => \ID|register_array[7][16]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[7][29]~regout\);

-- Location: LCCOMB_X24_Y10_N22
\ID|Mux2~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux2~11_combout\ = (\ID|Mux2~10_combout\ & (((\ID|register_array[7][29]~regout\) # (!\DF1|q\(32))))) # (!\ID|Mux2~10_combout\ & (\ID|register_array[6][29]~regout\ & ((\DF1|q\(32)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[6][29]~regout\,
	datab => \ID|Mux2~10_combout\,
	datac => \ID|register_array[7][29]~regout\,
	datad => \DF1|q\(32),
	combout => \ID|Mux2~11_combout\);

-- Location: LCFF_X20_Y11_N9
\ID|register_array[9][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~66_combout\,
	sload => VCC,
	ena => \ID|register_array[9][9]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[9][29]~regout\);

-- Location: LCFF_X20_Y11_N11
\ID|register_array[11][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~66_combout\,
	sload => VCC,
	ena => \ID|register_array[11][6]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[11][29]~regout\);

-- Location: LCCOMB_X20_Y11_N8
\ID|Mux2~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux2~13_combout\ = (\ID|Mux2~12_combout\ & (((\ID|register_array[11][29]~regout\)) # (!\DF1|q\(31)))) # (!\ID|Mux2~12_combout\ & (\DF1|q\(31) & (\ID|register_array[9][29]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux2~12_combout\,
	datab => \DF1|q\(31),
	datac => \ID|register_array[9][29]~regout\,
	datad => \ID|register_array[11][29]~regout\,
	combout => \ID|Mux2~13_combout\);

-- Location: LCFF_X24_Y17_N5
\ID|register_array[1][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~66_combout\,
	sload => VCC,
	ena => \ID|register_array[1][5]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[1][29]~regout\);

-- Location: LCFF_X24_Y13_N27
\ID|register_array[3][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~66_combout\,
	sload => VCC,
	ena => \ID|register_array[3][19]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[3][29]~regout\);

-- Location: LCCOMB_X24_Y17_N4
\ID|Mux2~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux2~14_combout\ = (\DF1|q\(31) & ((\DF1|q\(32) & ((\ID|register_array[3][29]~regout\))) # (!\DF1|q\(32) & (\ID|register_array[1][29]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(32),
	datab => \DF1|q\(31),
	datac => \ID|register_array[1][29]~regout\,
	datad => \ID|register_array[3][29]~regout\,
	combout => \ID|Mux2~14_combout\);

-- Location: LCFF_X24_Y17_N23
\ID|register_array[2][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~66_combout\,
	sload => VCC,
	ena => \ID|register_array[2][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[2][29]~regout\);

-- Location: LCCOMB_X24_Y17_N22
\ID|Mux2~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux2~15_combout\ = (\ID|Mux2~14_combout\) # ((\DF1|q\(32) & (\ID|register_array[2][29]~regout\ & !\DF1|q\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(32),
	datab => \ID|Mux2~14_combout\,
	datac => \ID|register_array[2][29]~regout\,
	datad => \DF1|q\(31),
	combout => \ID|Mux2~15_combout\);

-- Location: LCCOMB_X25_Y17_N8
\ID|Mux2~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux2~16_combout\ = (\DF1|q\(33) & (\DF1|q\(34))) # (!\DF1|q\(33) & ((\DF1|q\(34) & (\ID|Mux2~13_combout\)) # (!\DF1|q\(34) & ((\ID|Mux2~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(33),
	datab => \DF1|q\(34),
	datac => \ID|Mux2~13_combout\,
	datad => \ID|Mux2~15_combout\,
	combout => \ID|Mux2~16_combout\);

-- Location: LCCOMB_X25_Y17_N26
\ID|Mux2~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux2~19_combout\ = (\ID|Mux2~16_combout\ & ((\ID|Mux2~18_combout\) # ((!\DF1|q\(33))))) # (!\ID|Mux2~16_combout\ & (((\ID|Mux2~11_combout\ & \DF1|q\(33)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux2~18_combout\,
	datab => \ID|Mux2~11_combout\,
	datac => \ID|Mux2~16_combout\,
	datad => \DF1|q\(33),
	combout => \ID|Mux2~19_combout\);

-- Location: LCCOMB_X25_Y17_N18
\DF2|q~194\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF2|q~194_combout\ = (!\HU|StallF~14_combout\ & ((\DF1|q\(35) & (\ID|Mux2~9_combout\)) # (!\DF1|q\(35) & ((\ID|Mux2~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HU|StallF~14_combout\,
	datab => \ID|Mux2~9_combout\,
	datac => \DF1|q\(35),
	datad => \ID|Mux2~19_combout\,
	combout => \DF2|q~194_combout\);

-- Location: LCFF_X25_Y17_N19
\DF2|q[116]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF2|q~194_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF2|q\(116));

-- Location: LCCOMB_X25_Y13_N2
\DF4|q~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF4|q~55_combout\ = (\MEM|data_memory|auto_generated|q_a\(27) & !\nreset~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|data_memory|auto_generated|q_a\(27),
	datad => \nreset~combout\,
	combout => \DF4|q~55_combout\);

-- Location: LCFF_X25_Y13_N3
\DF4|q[66]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF4|q~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF4|q\(66));

-- Location: LCCOMB_X35_Y10_N18
\DF4|q~67\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF4|q~67_combout\ = (\DF3|q\(5) & !\nreset~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DF3|q\(5),
	datad => \nreset~combout\,
	combout => \DF4|q~67_combout\);

-- Location: LCFF_X35_Y10_N19
\DF4|q[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF4|q~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF4|q\(2));

-- Location: LCCOMB_X35_Y10_N4
\HU|ForwardBE~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \HU|ForwardBE~0_combout\ = (\DF2|q\(48) & (\DF4|q\(3) & (\DF4|q\(2) $ (!\DF2|q\(47))))) # (!\DF2|q\(48) & (!\DF4|q\(3) & (\DF4|q\(2) $ (!\DF2|q\(47)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF2|q\(48),
	datab => \DF4|q\(2),
	datac => \DF4|q\(3),
	datad => \DF2|q\(47),
	combout => \HU|ForwardBE~0_combout\);

-- Location: LCCOMB_X35_Y11_N18
\EXE|Equal2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Equal2~1_combout\ = (\HU|ForwardBE\(1)) # ((\EXE|Equal2~0_combout\ & (\DF4|q\(6) & \HU|ForwardBE~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Equal2~0_combout\,
	datab => \DF4|q\(6),
	datac => \HU|ForwardBE\(1),
	datad => \HU|ForwardBE~0_combout\,
	combout => \EXE|Equal2~1_combout\);

-- Location: LCCOMB_X34_Y17_N30
\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~36_combout\ = (\DF3|q[51]~1_combout\ & !\EXE|IEEE_ADD|NandR_uu|Add0~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF3|q[51]~1_combout\,
	datac => \EXE|IEEE_ADD|NandR_uu|Add0~3_combout\,
	combout => \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~36_combout\);

-- Location: LCCOMB_X31_Y10_N8
\HU|ForwardAE~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \HU|ForwardAE~4_combout\ = (\DF4|q\(0) & (\DF2|q\(50) & (\DF2|q\(51) $ (!\DF4|q\(1))))) # (!\DF4|q\(0) & (!\DF2|q\(50) & (\DF2|q\(51) $ (!\DF4|q\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF4|q\(0),
	datab => \DF2|q\(50),
	datac => \DF2|q\(51),
	datad => \DF4|q\(1),
	combout => \HU|ForwardAE~4_combout\);

-- Location: LCCOMB_X31_Y10_N18
\EXE|Equal4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Equal4~0_combout\ = (\HU|ForwardAE~4_combout\ & ((\DF4|q\(4) & (\DF2|q\(54))) # (!\DF4|q\(4) & (!\DF2|q\(54) & !\HU|Equal11~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF4|q\(4),
	datab => \DF2|q\(54),
	datac => \HU|ForwardAE~4_combout\,
	datad => \HU|Equal11~0_combout\,
	combout => \EXE|Equal4~0_combout\);

-- Location: LCCOMB_X31_Y10_N12
\EXE|Equal4~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Equal4~1_combout\ = (\HU|ForwardAE\(1)) # ((\HU|ForwardAE~0_combout\ & (\EXE|Equal4~0_combout\ & \DF4|q\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HU|ForwardAE~0_combout\,
	datab => \EXE|Equal4~0_combout\,
	datac => \DF4|q\(6),
	datad => \HU|ForwardAE\(1),
	combout => \EXE|Equal4~1_combout\);

-- Location: LCCOMB_X30_Y12_N22
\DF4|q~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF4|q~8_combout\ = (\DF3|q\(43) & !\nreset~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DF3|q\(43),
	datad => \nreset~combout\,
	combout => \DF4|q~8_combout\);

-- Location: LCFF_X30_Y12_N23
\DF4|q[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF4|q~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF4|q\(10));

-- Location: LCCOMB_X36_Y13_N28
\EXE|WriteDataE[6]~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|WriteDataE[6]~53_combout\ = (\EXE|WriteDataE[6]~52_combout\) # ((\DF3|q\(46) & \HU|ForwardBE\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|WriteDataE[6]~52_combout\,
	datab => \DF3|q\(46),
	datad => \HU|ForwardBE\(1),
	combout => \EXE|WriteDataE[6]~53_combout\);

-- Location: LCCOMB_X36_Y13_N22
\EXE|Binput[6]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Binput[6]~17_combout\ = (\DF2|q\(1) & (\DF2|q\(14))) # (!\DF2|q\(1) & ((\EXE|WriteDataE[6]~53_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF2|q\(14),
	datab => \EXE|WriteDataE[6]~53_combout\,
	datad => \DF2|q\(1),
	combout => \EXE|Binput[6]~17_combout\);

-- Location: LCCOMB_X29_Y17_N0
\~GND\ : cycloneii_lcell_comb
-- Equation(s):
-- \~GND~combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \~GND~combout\);

-- Location: LCCOMB_X35_Y14_N22
\DF4|q~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF4|q~4_combout\ = (\DF3|q\(41) & !\nreset~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DF3|q\(41),
	datad => \nreset~combout\,
	combout => \DF4|q~4_combout\);

-- Location: LCFF_X35_Y14_N23
\DF4|q[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF4|q~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF4|q\(8));

-- Location: LCCOMB_X18_Y14_N24
\ID|register_array~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|register_array~34_combout\ = (!\nreset~combout\ & ((\DF4|q\(5) & (\DF4|q\(40))) # (!\DF4|q\(5) & ((\DF4|q\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF4|q\(40),
	datab => \DF4|q\(5),
	datac => \nreset~combout\,
	datad => \DF4|q\(8),
	combout => \ID|register_array~34_combout\);

-- Location: LCFF_X20_Y8_N15
\ID|register_array[12][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~34_combout\,
	sload => VCC,
	ena => \ID|register_array[12][10]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[12][1]~regout\);

-- Location: LCFF_X20_Y8_N29
\ID|register_array[13][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~34_combout\,
	sload => VCC,
	ena => \ID|register_array[13][4]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[13][1]~regout\);

-- Location: LCCOMB_X20_Y8_N28
\ID|Mux62~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux62~17_combout\ = (\DF1|q\(27) & (((\DF1|q\(26))))) # (!\DF1|q\(27) & ((\DF1|q\(26) & ((\ID|register_array[13][1]~regout\))) # (!\DF1|q\(26) & (\ID|register_array[12][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(27),
	datab => \ID|register_array[12][1]~regout\,
	datac => \ID|register_array[13][1]~regout\,
	datad => \DF1|q\(26),
	combout => \ID|Mux62~17_combout\);

-- Location: LCCOMB_X30_Y12_N24
\DF4|q~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF4|q~6_combout\ = (\DF3|q\(42) & !\nreset~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF3|q\(42),
	datad => \nreset~combout\,
	combout => \DF4|q~6_combout\);

-- Location: LCFF_X30_Y12_N25
\DF4|q[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF4|q~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF4|q\(9));

-- Location: LCCOMB_X20_Y10_N24
\ID|register_array~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|register_array~36_combout\ = (!\nreset~combout\ & ((\DF4|q\(5) & (\DF4|q\(41))) # (!\DF4|q\(5) & ((\DF4|q\(9))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF4|q\(41),
	datab => \DF4|q\(9),
	datac => \nreset~combout\,
	datad => \DF4|q\(5),
	combout => \ID|register_array~36_combout\);

-- Location: LCFF_X18_Y13_N11
\ID|register_array[25][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~36_combout\,
	sload => VCC,
	ena => \ID|register_array[25][6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[25][2]~regout\);

-- Location: LCCOMB_X30_Y12_N30
\DF4|q~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF4|q~5_combout\ = (\MEM|data_memory|auto_generated|q_a\(2) & !\nreset~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|data_memory|auto_generated|q_a\(2),
	datad => \nreset~combout\,
	combout => \DF4|q~5_combout\);

-- Location: LCFF_X30_Y12_N31
\DF4|q[41]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF4|q~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF4|q\(41));

-- Location: LCCOMB_X20_Y12_N0
\ID|register_array~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|register_array~37_combout\ = (\nreset~combout\) # ((\DF4|q\(5) & ((\DF4|q\(41)))) # (!\DF4|q\(5) & (\DF4|q\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF4|q\(9),
	datab => \DF4|q\(41),
	datac => \nreset~combout\,
	datad => \DF4|q\(5),
	combout => \ID|register_array~37_combout\);

-- Location: LCFF_X25_Y17_N25
\ID|register_array[29][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~37_combout\,
	sload => VCC,
	ena => \ID|register_array[29][19]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[29][2]~regout\);

-- Location: LCCOMB_X18_Y13_N10
\ID|Mux61~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux61~1_combout\ = (\ID|Mux61~0_combout\ & (((\ID|register_array[29][2]~regout\)) # (!\DF1|q\(29)))) # (!\ID|Mux61~0_combout\ & (\DF1|q\(29) & (\ID|register_array[25][2]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux61~0_combout\,
	datab => \DF1|q\(29),
	datac => \ID|register_array[25][2]~regout\,
	datad => \ID|register_array[29][2]~regout\,
	combout => \ID|Mux61~1_combout\);

-- Location: LCFF_X20_Y12_N1
\ID|register_array[31][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \ID|register_array~37_combout\,
	ena => \ID|register_array[31][24]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[31][2]~regout\);

-- Location: LCFF_X25_Y14_N3
\ID|register_array[19][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~36_combout\,
	sload => VCC,
	ena => \ID|register_array[19][28]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[19][2]~regout\);

-- Location: LCFF_X25_Y14_N1
\ID|register_array[23][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~37_combout\,
	sload => VCC,
	ena => \ID|register_array[23][5]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[23][2]~regout\);

-- Location: LCCOMB_X25_Y14_N0
\ID|Mux61~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux61~7_combout\ = (\DF1|q\(29) & (((\DF1|q\(28))))) # (!\DF1|q\(29) & ((\DF1|q\(28) & ((\ID|register_array[23][2]~regout\))) # (!\DF1|q\(28) & (\ID|register_array[19][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(29),
	datab => \ID|register_array[19][2]~regout\,
	datac => \ID|register_array[23][2]~regout\,
	datad => \DF1|q\(28),
	combout => \ID|Mux61~7_combout\);

-- Location: LCCOMB_X20_Y12_N20
\ID|Mux61~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux61~8_combout\ = (\DF1|q\(29) & ((\ID|Mux61~7_combout\ & ((\ID|register_array[31][2]~regout\))) # (!\ID|Mux61~7_combout\ & (\ID|register_array[27][2]~regout\)))) # (!\DF1|q\(29) & (((\ID|Mux61~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[27][2]~regout\,
	datab => \ID|register_array[31][2]~regout\,
	datac => \DF1|q\(29),
	datad => \ID|Mux61~7_combout\,
	combout => \ID|Mux61~8_combout\);

-- Location: LCCOMB_X19_Y16_N22
\ID|Mux61~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux61~9_combout\ = (\ID|Mux61~6_combout\ & (((\ID|Mux61~8_combout\) # (!\DF1|q\(26))))) # (!\ID|Mux61~6_combout\ & (\ID|Mux61~1_combout\ & (\DF1|q\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux61~6_combout\,
	datab => \ID|Mux61~1_combout\,
	datac => \DF1|q\(26),
	datad => \ID|Mux61~8_combout\,
	combout => \ID|Mux61~9_combout\);

-- Location: LCCOMB_X20_Y9_N16
\DF2|q~199\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF2|q~199_combout\ = (!\HU|StallF~14_combout\ & ((\DF1|q\(30) & ((\ID|Mux61~9_combout\))) # (!\DF1|q\(30) & (\ID|Mux61~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux61~19_combout\,
	datab => \HU|StallF~14_combout\,
	datac => \DF1|q\(30),
	datad => \ID|Mux61~9_combout\,
	combout => \DF2|q~199_combout\);

-- Location: LCFF_X32_Y15_N17
\DF2|q[57]~_Duplicate_2\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \DF2|q~199_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF2|q[57]~_Duplicate_2_regout\);

-- Location: LCCOMB_X36_Y14_N30
\EXE|WriteDataE[2]~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|WriteDataE[2]~60_combout\ = (!\HU|ForwardBE\(1) & ((\EXE|Equal2~1_combout\ & (\ResultW[2]~2_combout\)) # (!\EXE|Equal2~1_combout\ & ((\DF2|q[57]~_Duplicate_2_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ResultW[2]~2_combout\,
	datab => \DF2|q[57]~_Duplicate_2_regout\,
	datac => \EXE|Equal2~1_combout\,
	datad => \HU|ForwardBE\(1),
	combout => \EXE|WriteDataE[2]~60_combout\);

-- Location: LCCOMB_X36_Y14_N12
\DF3|q~210\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q~210_combout\ = (!\nreset~combout\ & ((\EXE|WriteDataE[2]~60_combout\) # ((\HU|ForwardBE\(1) & \DF3|q\(42)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HU|ForwardBE\(1),
	datab => \DF3|q\(42),
	datac => \EXE|WriteDataE[2]~60_combout\,
	datad => \nreset~combout\,
	combout => \DF3|q~210_combout\);

-- Location: LCFF_X36_Y14_N13
\DF3|q[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF3|q~210_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF3|q\(10));

-- Location: LCCOMB_X27_Y11_N26
\ID|register_array~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|register_array~38_combout\ = (!\nreset~combout\ & ((\DF4|q\(5) & ((\DF4|q\(42)))) # (!\DF4|q\(5) & (\DF4|q\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF4|q\(5),
	datab => \DF4|q\(10),
	datac => \nreset~combout\,
	datad => \DF4|q\(42),
	combout => \ID|register_array~38_combout\);

-- Location: LCFF_X20_Y9_N23
\ID|register_array[7][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~38_combout\,
	sload => VCC,
	ena => \ID|register_array[7][16]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[7][3]~regout\);

-- Location: LCFF_X22_Y8_N7
\ID|register_array[4][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~38_combout\,
	sload => VCC,
	ena => \ID|register_array[4][1]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[4][3]~regout\);

-- Location: LCFF_X22_Y8_N5
\ID|register_array[5][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~38_combout\,
	sload => VCC,
	ena => \ID|register_array[5][20]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[5][3]~regout\);

-- Location: LCCOMB_X22_Y8_N4
\ID|Mux60~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux60~10_combout\ = (\DF1|q\(27) & (((\DF1|q\(26))))) # (!\DF1|q\(27) & ((\DF1|q\(26) & ((\ID|register_array[5][3]~regout\))) # (!\DF1|q\(26) & (\ID|register_array[4][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(27),
	datab => \ID|register_array[4][3]~regout\,
	datac => \ID|register_array[5][3]~regout\,
	datad => \DF1|q\(26),
	combout => \ID|Mux60~10_combout\);

-- Location: LCCOMB_X20_Y9_N22
\ID|Mux60~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux60~11_combout\ = (\DF1|q\(27) & ((\ID|Mux60~10_combout\ & ((\ID|register_array[7][3]~regout\))) # (!\ID|Mux60~10_combout\ & (\ID|register_array[6][3]~regout\)))) # (!\DF1|q\(27) & (((\ID|Mux60~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[6][3]~regout\,
	datab => \DF1|q\(27),
	datac => \ID|register_array[7][3]~regout\,
	datad => \ID|Mux60~10_combout\,
	combout => \ID|Mux60~11_combout\);

-- Location: LCFF_X24_Y9_N31
\ID|register_array[3][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~38_combout\,
	sload => VCC,
	ena => \ID|register_array[3][19]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[3][3]~regout\);

-- Location: LCFF_X27_Y11_N1
\ID|register_array[1][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~38_combout\,
	sload => VCC,
	ena => \ID|register_array[1][5]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[1][3]~regout\);

-- Location: LCCOMB_X24_Y9_N30
\ID|Mux60~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux60~14_combout\ = (\DF1|q\(26) & ((\DF1|q\(27) & (\ID|register_array[3][3]~regout\)) # (!\DF1|q\(27) & ((\ID|register_array[1][3]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(26),
	datab => \DF1|q\(27),
	datac => \ID|register_array[3][3]~regout\,
	datad => \ID|register_array[1][3]~regout\,
	combout => \ID|Mux60~14_combout\);

-- Location: LCFF_X27_Y11_N27
\ID|register_array[2][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \ID|register_array~38_combout\,
	ena => \ID|register_array[2][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[2][3]~regout\);

-- Location: LCCOMB_X20_Y9_N26
\ID|Mux60~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux60~15_combout\ = (\ID|Mux60~14_combout\) # ((!\DF1|q\(26) & (\ID|register_array[2][3]~regout\ & \DF1|q\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(26),
	datab => \ID|Mux60~14_combout\,
	datac => \ID|register_array[2][3]~regout\,
	datad => \DF1|q\(27),
	combout => \ID|Mux60~15_combout\);

-- Location: LCCOMB_X30_Y12_N16
\ID|register_array~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|register_array~39_combout\ = (\nreset~combout\) # ((\DF4|q\(5) & (\DF4|q\(42))) # (!\DF4|q\(5) & ((\DF4|q\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF4|q\(42),
	datab => \DF4|q\(10),
	datac => \DF4|q\(5),
	datad => \nreset~combout\,
	combout => \ID|register_array~39_combout\);

-- Location: LCFF_X19_Y9_N27
\ID|register_array[11][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~39_combout\,
	sload => VCC,
	ena => \ID|register_array[11][6]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[11][3]~regout\);

-- Location: LCFF_X19_Y10_N31
\ID|register_array[8][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~39_combout\,
	sload => VCC,
	ena => \ID|register_array[8][16]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[8][3]~regout\);

-- Location: LCFF_X19_Y10_N21
\ID|register_array[10][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~39_combout\,
	sload => VCC,
	ena => \ID|register_array[10][10]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[10][3]~regout\);

-- Location: LCCOMB_X19_Y10_N20
\ID|Mux60~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux60~12_combout\ = (\DF1|q\(27) & (((\ID|register_array[10][3]~regout\) # (\DF1|q\(26))))) # (!\DF1|q\(27) & (\ID|register_array[8][3]~regout\ & ((!\DF1|q\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(27),
	datab => \ID|register_array[8][3]~regout\,
	datac => \ID|register_array[10][3]~regout\,
	datad => \DF1|q\(26),
	combout => \ID|Mux60~12_combout\);

-- Location: LCCOMB_X19_Y9_N26
\ID|Mux60~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux60~13_combout\ = (\DF1|q\(26) & ((\ID|Mux60~12_combout\ & ((\ID|register_array[11][3]~regout\))) # (!\ID|Mux60~12_combout\ & (\ID|register_array[9][3]~regout\)))) # (!\DF1|q\(26) & (((\ID|Mux60~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[9][3]~regout\,
	datab => \DF1|q\(26),
	datac => \ID|register_array[11][3]~regout\,
	datad => \ID|Mux60~12_combout\,
	combout => \ID|Mux60~13_combout\);

-- Location: LCCOMB_X20_Y9_N4
\ID|Mux60~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux60~16_combout\ = (\DF1|q\(29) & (((\ID|Mux60~13_combout\) # (\DF1|q\(28))))) # (!\DF1|q\(29) & (\ID|Mux60~15_combout\ & ((!\DF1|q\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(29),
	datab => \ID|Mux60~15_combout\,
	datac => \ID|Mux60~13_combout\,
	datad => \DF1|q\(28),
	combout => \ID|Mux60~16_combout\);

-- Location: LCCOMB_X20_Y9_N30
\ID|Mux60~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux60~19_combout\ = (\ID|Mux60~16_combout\ & ((\ID|Mux60~18_combout\) # ((!\DF1|q\(28))))) # (!\ID|Mux60~16_combout\ & (((\ID|Mux60~11_combout\ & \DF1|q\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux60~18_combout\,
	datab => \ID|Mux60~11_combout\,
	datac => \ID|Mux60~16_combout\,
	datad => \DF1|q\(28),
	combout => \ID|Mux60~19_combout\);

-- Location: LCCOMB_X21_Y12_N20
\DF2|q~198\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF2|q~198_combout\ = (!\HU|StallF~14_combout\ & ((\DF1|q\(30) & (\ID|Mux60~9_combout\)) # (!\DF1|q\(30) & ((\ID|Mux60~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux60~9_combout\,
	datab => \ID|Mux60~19_combout\,
	datac => \HU|StallF~14_combout\,
	datad => \DF1|q\(30),
	combout => \DF2|q~198_combout\);

-- Location: LCFF_X32_Y15_N23
\DF2|q[58]~_Duplicate_2\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \DF2|q~198_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF2|q[58]~_Duplicate_2_regout\);

-- Location: LCCOMB_X36_Y14_N4
\EXE|WriteDataE[3]~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|WriteDataE[3]~58_combout\ = (!\HU|ForwardBE\(1) & ((\EXE|Equal2~1_combout\ & (\ResultW[3]~3_combout\)) # (!\EXE|Equal2~1_combout\ & ((\DF2|q[58]~_Duplicate_2_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HU|ForwardBE\(1),
	datab => \ResultW[3]~3_combout\,
	datac => \EXE|Equal2~1_combout\,
	datad => \DF2|q[58]~_Duplicate_2_regout\,
	combout => \EXE|WriteDataE[3]~58_combout\);

-- Location: LCCOMB_X36_Y14_N22
\DF3|q~211\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q~211_combout\ = (!\nreset~combout\ & ((\EXE|WriteDataE[3]~58_combout\) # ((\HU|ForwardBE\(1) & \DF3|q\(43)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HU|ForwardBE\(1),
	datab => \DF3|q\(43),
	datac => \EXE|WriteDataE[3]~58_combout\,
	datad => \nreset~combout\,
	combout => \DF3|q~211_combout\);

-- Location: LCFF_X36_Y14_N23
\DF3|q[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF3|q~211_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF3|q\(11));

-- Location: LCCOMB_X35_Y14_N6
\DF3|q~212\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q~212_combout\ = (!\nreset~combout\ & ((\EXE|WriteDataE[4]~56_combout\) # ((\HU|ForwardBE\(1) & \DF3|q\(44)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|WriteDataE[4]~56_combout\,
	datab => \HU|ForwardBE\(1),
	datac => \DF3|q\(44),
	datad => \nreset~combout\,
	combout => \DF3|q~212_combout\);

-- Location: LCFF_X35_Y14_N7
\DF3|q[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF3|q~212_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF3|q\(12));

-- Location: LCCOMB_X37_Y14_N18
\DF3|q~213\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q~213_combout\ = (!\nreset~combout\ & ((\EXE|WriteDataE[5]~54_combout\) # ((\DF3|q\(45) & \HU|ForwardBE\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nreset~combout\,
	datab => \DF3|q\(45),
	datac => \HU|ForwardBE\(1),
	datad => \EXE|WriteDataE[5]~54_combout\,
	combout => \DF3|q~213_combout\);

-- Location: LCFF_X37_Y14_N19
\DF3|q[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF3|q~213_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF3|q\(13));

-- Location: LCCOMB_X36_Y13_N2
\DF3|q~214\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q~214_combout\ = (!\nreset~combout\ & ((\EXE|WriteDataE[6]~52_combout\) # ((\DF3|q\(46) & \HU|ForwardBE\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|WriteDataE[6]~52_combout\,
	datab => \DF3|q\(46),
	datac => \HU|ForwardBE\(1),
	datad => \nreset~combout\,
	combout => \DF3|q~214_combout\);

-- Location: LCFF_X36_Y13_N3
\DF3|q[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF3|q~214_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF3|q\(14));

-- Location: LCCOMB_X40_Y11_N0
\DF1|q~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF1|q~19_combout\ = (\IFE|inst_memory|auto_generated|q_a\(8) & (((!\ID|Equal0~41_combout\) # (!\CTL|Equal3~0_combout\)) # (!\ID|Equal0~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Equal0~20_combout\,
	datab => \CTL|Equal3~0_combout\,
	datac => \ID|Equal0~41_combout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(8),
	combout => \DF1|q~19_combout\);

-- Location: LCFF_X40_Y11_N1
\DF1|q[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF1|q~19_combout\,
	ena => \DF1|q[21]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF1|q\(18));

-- Location: LCCOMB_X34_Y11_N0
\DF2|q~153\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF2|q~153_combout\ = (!\HU|StallF~14_combout\ & \DF1|q\(18))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \HU|StallF~14_combout\,
	datad => \DF1|q\(18),
	combout => \DF2|q~153_combout\);

-- Location: LCFF_X34_Y11_N1
\DF2|q[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF2|q~153_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF2|q\(16));

-- Location: LCCOMB_X37_Y12_N28
\EXE|WriteDataE[8]~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|WriteDataE[8]~49_combout\ = (\EXE|WriteDataE[8]~48_combout\) # ((\HU|ForwardBE\(1) & \DF3|q\(48)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|WriteDataE[8]~48_combout\,
	datab => \HU|ForwardBE\(1),
	datad => \DF3|q\(48),
	combout => \EXE|WriteDataE[8]~49_combout\);

-- Location: LCCOMB_X34_Y11_N2
\DF3|q[64]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q[64]~10_combout\ = (\DF2|q\(1) & (\DF2|q\(16))) # (!\DF2|q\(1) & ((\EXE|WriteDataE[8]~49_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF2|q\(1),
	datab => \DF2|q\(16),
	datad => \EXE|WriteDataE[8]~49_combout\,
	combout => \DF3|q[64]~10_combout\);

-- Location: LCCOMB_X34_Y11_N24
\DF3|q~170\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q~170_combout\ = (\DF2|q\(1) & ((\DF2|q\(23)))) # (!\DF2|q\(1) & (\EXE|WriteDataE[24]~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|WriteDataE[24]~17_combout\,
	datab => \DF2|q\(23),
	datac => \DF2|q\(1),
	combout => \DF3|q~170_combout\);

-- Location: LCCOMB_X34_Y11_N18
\DF3|q~171\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q~171_combout\ = (\EXE|Ainput[24]~15_combout\ & ((\DF3|q[46]~37_combout\) # ((\DF3|q[46]~36_combout\ & \DF3|q~170_combout\)))) # (!\EXE|Ainput[24]~15_combout\ & (\DF3|q[46]~37_combout\ & ((\DF3|q~170_combout\) # (!\DF3|q[46]~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Ainput[24]~15_combout\,
	datab => \DF3|q[46]~36_combout\,
	datac => \DF3|q~170_combout\,
	datad => \DF3|q[46]~37_combout\,
	combout => \DF3|q~171_combout\);

-- Location: LCFF_X18_Y8_N9
\ID|register_array[12][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~61_combout\,
	sload => VCC,
	ena => \ID|register_array[12][10]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[12][24]~regout\);

-- Location: LCFF_X25_Y15_N23
\ID|register_array[13][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~61_combout\,
	sload => VCC,
	ena => \ID|register_array[13][4]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[13][24]~regout\);

-- Location: LCCOMB_X18_Y8_N8
\ID|Mux7~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux7~17_combout\ = (\DF1|q\(32) & (\DF1|q\(31))) # (!\DF1|q\(32) & ((\DF1|q\(31) & ((\ID|register_array[13][24]~regout\))) # (!\DF1|q\(31) & (\ID|register_array[12][24]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(32),
	datab => \DF1|q\(31),
	datac => \ID|register_array[12][24]~regout\,
	datad => \ID|register_array[13][24]~regout\,
	combout => \ID|Mux7~17_combout\);

-- Location: LCFF_X21_Y8_N27
\ID|register_array[15][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~61_combout\,
	sload => VCC,
	ena => \ID|register_array[15][11]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[15][24]~regout\);

-- Location: LCFF_X22_Y15_N23
\ID|register_array[14][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~61_combout\,
	sload => VCC,
	ena => \ID|register_array[14][24]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[14][24]~regout\);

-- Location: LCCOMB_X21_Y8_N26
\ID|Mux7~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux7~18_combout\ = (\DF1|q\(32) & ((\ID|Mux7~17_combout\ & (\ID|register_array[15][24]~regout\)) # (!\ID|Mux7~17_combout\ & ((\ID|register_array[14][24]~regout\))))) # (!\DF1|q\(32) & (\ID|Mux7~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(32),
	datab => \ID|Mux7~17_combout\,
	datac => \ID|register_array[15][24]~regout\,
	datad => \ID|register_array[14][24]~regout\,
	combout => \ID|Mux7~18_combout\);

-- Location: LCFF_X25_Y15_N21
\ID|register_array[3][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~61_combout\,
	sload => VCC,
	ena => \ID|register_array[3][19]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[3][24]~regout\);

-- Location: LCFF_X24_Y16_N29
\ID|register_array[1][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~61_combout\,
	sload => VCC,
	ena => \ID|register_array[1][5]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[1][24]~regout\);

-- Location: LCCOMB_X24_Y16_N28
\ID|Mux7~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux7~14_combout\ = (\DF1|q\(31) & ((\DF1|q\(32) & (\ID|register_array[3][24]~regout\)) # (!\DF1|q\(32) & ((\ID|register_array[1][24]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(31),
	datab => \ID|register_array[3][24]~regout\,
	datac => \ID|register_array[1][24]~regout\,
	datad => \DF1|q\(32),
	combout => \ID|Mux7~14_combout\);

-- Location: LCFF_X24_Y16_N31
\ID|register_array[2][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~61_combout\,
	sload => VCC,
	ena => \ID|register_array[2][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[2][24]~regout\);

-- Location: LCCOMB_X24_Y16_N30
\ID|Mux7~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux7~15_combout\ = (\ID|Mux7~14_combout\) # ((\DF1|q\(32) & (\ID|register_array[2][24]~regout\ & !\DF1|q\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(32),
	datab => \ID|Mux7~14_combout\,
	datac => \ID|register_array[2][24]~regout\,
	datad => \DF1|q\(31),
	combout => \ID|Mux7~15_combout\);

-- Location: LCCOMB_X24_Y16_N8
\ID|Mux7~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux7~16_combout\ = (\DF1|q\(33) & ((\ID|Mux7~13_combout\) # ((\DF1|q\(34))))) # (!\DF1|q\(33) & (((\ID|Mux7~15_combout\ & !\DF1|q\(34)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux7~13_combout\,
	datab => \ID|Mux7~15_combout\,
	datac => \DF1|q\(33),
	datad => \DF1|q\(34),
	combout => \ID|Mux7~16_combout\);

-- Location: LCCOMB_X24_Y16_N26
\ID|Mux7~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux7~19_combout\ = (\ID|Mux7~16_combout\ & (((\ID|Mux7~18_combout\) # (!\DF1|q\(34))))) # (!\ID|Mux7~16_combout\ & (\ID|Mux7~11_combout\ & ((\DF1|q\(34)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux7~11_combout\,
	datab => \ID|Mux7~18_combout\,
	datac => \ID|Mux7~16_combout\,
	datad => \DF1|q\(34),
	combout => \ID|Mux7~19_combout\);

-- Location: LCFF_X20_Y14_N23
\ID|register_array[19][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~61_combout\,
	sload => VCC,
	ena => \ID|register_array[19][28]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[19][24]~regout\);

-- Location: LCCOMB_X20_Y14_N22
\ID|Mux7~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux7~7_combout\ = (\DF1|q\(33) & ((\ID|register_array[23][24]~regout\) # ((\DF1|q\(34))))) # (!\DF1|q\(33) & (((\ID|register_array[19][24]~regout\ & !\DF1|q\(34)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[23][24]~regout\,
	datab => \DF1|q\(33),
	datac => \ID|register_array[19][24]~regout\,
	datad => \DF1|q\(34),
	combout => \ID|Mux7~7_combout\);

-- Location: LCCOMB_X23_Y14_N30
\ID|Mux7~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux7~8_combout\ = (\ID|Mux7~7_combout\ & (((\ID|register_array[31][24]~regout\) # (!\DF1|q\(34))))) # (!\ID|Mux7~7_combout\ & (\ID|register_array[27][24]~regout\ & ((\DF1|q\(34)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[27][24]~regout\,
	datab => \ID|Mux7~7_combout\,
	datac => \ID|register_array[31][24]~regout\,
	datad => \DF1|q\(34),
	combout => \ID|Mux7~8_combout\);

-- Location: LCFF_X19_Y18_N1
\ID|register_array[25][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~61_combout\,
	sload => VCC,
	ena => \ID|register_array[25][6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[25][24]~regout\);

-- Location: LCFF_X20_Y18_N17
\ID|register_array[29][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~61_combout\,
	sload => VCC,
	ena => \ID|register_array[29][19]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[29][24]~regout\);

-- Location: LCFF_X20_Y18_N31
\ID|register_array[17][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~61_combout\,
	sload => VCC,
	ena => \ID|register_array[17][18]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[17][24]~regout\);

-- Location: LCCOMB_X20_Y18_N30
\ID|Mux7~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux7~0_combout\ = (\DF1|q\(33) & ((\ID|register_array[21][24]~regout\) # ((\DF1|q\(34))))) # (!\DF1|q\(33) & (((\ID|register_array[17][24]~regout\ & !\DF1|q\(34)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[21][24]~regout\,
	datab => \DF1|q\(33),
	datac => \ID|register_array[17][24]~regout\,
	datad => \DF1|q\(34),
	combout => \ID|Mux7~0_combout\);

-- Location: LCCOMB_X20_Y18_N16
\ID|Mux7~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux7~1_combout\ = (\DF1|q\(34) & ((\ID|Mux7~0_combout\ & ((\ID|register_array[29][24]~regout\))) # (!\ID|Mux7~0_combout\ & (\ID|register_array[25][24]~regout\)))) # (!\DF1|q\(34) & (((\ID|Mux7~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(34),
	datab => \ID|register_array[25][24]~regout\,
	datac => \ID|register_array[29][24]~regout\,
	datad => \ID|Mux7~0_combout\,
	combout => \ID|Mux7~1_combout\);

-- Location: LCCOMB_X24_Y16_N10
\ID|Mux7~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux7~9_combout\ = (\ID|Mux7~6_combout\ & ((\ID|Mux7~8_combout\) # ((!\DF1|q\(31))))) # (!\ID|Mux7~6_combout\ & (((\ID|Mux7~1_combout\ & \DF1|q\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux7~6_combout\,
	datab => \ID|Mux7~8_combout\,
	datac => \ID|Mux7~1_combout\,
	datad => \DF1|q\(31),
	combout => \ID|Mux7~9_combout\);

-- Location: LCCOMB_X30_Y14_N28
\DF2|q~192\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF2|q~192_combout\ = (!\HU|StallF~14_combout\ & ((\DF1|q\(35) & ((\ID|Mux7~9_combout\))) # (!\DF1|q\(35) & (\ID|Mux7~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HU|StallF~14_combout\,
	datab => \ID|Mux7~19_combout\,
	datac => \ID|Mux7~9_combout\,
	datad => \DF1|q\(35),
	combout => \DF2|q~192_combout\);

-- Location: LCFF_X30_Y14_N29
\DF2|q[111]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF2|q~192_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF2|q\(111));

-- Location: LCCOMB_X31_Y18_N14
\EXE|IEEE_ADD|Select_exp_uu|Add0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Select_exp_uu|Add0~0_combout\ = \DF2|q\(110) $ (VCC)
-- \EXE|IEEE_ADD|Select_exp_uu|Add0~1\ = CARRY(\DF2|q\(110))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF2|q\(110),
	datad => VCC,
	combout => \EXE|IEEE_ADD|Select_exp_uu|Add0~0_combout\,
	cout => \EXE|IEEE_ADD|Select_exp_uu|Add0~1\);

-- Location: LCCOMB_X31_Y18_N16
\EXE|IEEE_ADD|Select_exp_uu|Add0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Select_exp_uu|Add0~3_combout\ = (\DF2|q\(111) & (!\EXE|IEEE_ADD|Select_exp_uu|Add0~1\)) # (!\DF2|q\(111) & ((\EXE|IEEE_ADD|Select_exp_uu|Add0~1\) # (GND)))
-- \EXE|IEEE_ADD|Select_exp_uu|Add0~4\ = CARRY((!\EXE|IEEE_ADD|Select_exp_uu|Add0~1\) # (!\DF2|q\(111)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DF2|q\(111),
	datad => VCC,
	cin => \EXE|IEEE_ADD|Select_exp_uu|Add0~1\,
	combout => \EXE|IEEE_ADD|Select_exp_uu|Add0~3_combout\,
	cout => \EXE|IEEE_ADD|Select_exp_uu|Add0~4\);

-- Location: LCCOMB_X30_Y18_N10
\EXE|IEEE_ADD|Select_exp_uu|Add1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Select_exp_uu|Add1~0_combout\ = \DF2|q\(78) $ (VCC)
-- \EXE|IEEE_ADD|Select_exp_uu|Add1~1\ = CARRY(\DF2|q\(78))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF2|q\(78),
	datad => VCC,
	combout => \EXE|IEEE_ADD|Select_exp_uu|Add1~0_combout\,
	cout => \EXE|IEEE_ADD|Select_exp_uu|Add1~1\);

-- Location: LCCOMB_X30_Y18_N12
\EXE|IEEE_ADD|Select_exp_uu|Add1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Select_exp_uu|Add1~2_combout\ = (\DF2|q\(79) & (!\EXE|IEEE_ADD|Select_exp_uu|Add1~1\)) # (!\DF2|q\(79) & ((\EXE|IEEE_ADD|Select_exp_uu|Add1~1\) # (GND)))
-- \EXE|IEEE_ADD|Select_exp_uu|Add1~3\ = CARRY((!\EXE|IEEE_ADD|Select_exp_uu|Add1~1\) # (!\DF2|q\(79)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DF2|q\(79),
	datad => VCC,
	cin => \EXE|IEEE_ADD|Select_exp_uu|Add1~1\,
	combout => \EXE|IEEE_ADD|Select_exp_uu|Add1~2_combout\,
	cout => \EXE|IEEE_ADD|Select_exp_uu|Add1~3\);

-- Location: LCCOMB_X31_Y18_N2
\EXE|IEEE_ADD|Select_exp_uu|Add0~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Select_exp_uu|Add0~5_combout\ = (\EXE|IEEE_ADD|exp_sub_uu|LessThan0~14_combout\ & ((\EXE|IEEE_ADD|Select_exp_uu|Add1~2_combout\))) # (!\EXE|IEEE_ADD|exp_sub_uu|LessThan0~14_combout\ & (\EXE|IEEE_ADD|Select_exp_uu|Add0~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|IEEE_ADD|exp_sub_uu|LessThan0~14_combout\,
	datac => \EXE|IEEE_ADD|Select_exp_uu|Add0~3_combout\,
	datad => \EXE|IEEE_ADD|Select_exp_uu|Add1~2_combout\,
	combout => \EXE|IEEE_ADD|Select_exp_uu|Add0~5_combout\);

-- Location: LCCOMB_X31_Y18_N0
\EXE|IEEE_ADD|Select_exp_uu|Add0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Select_exp_uu|Add0~2_combout\ = (\EXE|IEEE_ADD|exp_sub_uu|LessThan0~14_combout\ & ((\EXE|IEEE_ADD|Select_exp_uu|Add1~0_combout\))) # (!\EXE|IEEE_ADD|exp_sub_uu|LessThan0~14_combout\ & (\EXE|IEEE_ADD|Select_exp_uu|Add0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|IEEE_ADD|exp_sub_uu|LessThan0~14_combout\,
	datac => \EXE|IEEE_ADD|Select_exp_uu|Add0~0_combout\,
	datad => \EXE|IEEE_ADD|Select_exp_uu|Add1~0_combout\,
	combout => \EXE|IEEE_ADD|Select_exp_uu|Add0~2_combout\);

-- Location: LCCOMB_X32_Y18_N12
\EXE|IEEE_ADD|Sub_and_bias_uu|Add0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Sub_and_bias_uu|Add0~0_combout\ = (\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[0]~5_combout\ & (\EXE|IEEE_ADD|Select_exp_uu|Add0~2_combout\ & VCC)) # (!\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[0]~5_combout\ & 
-- (\EXE|IEEE_ADD|Select_exp_uu|Add0~2_combout\ $ (VCC)))
-- \EXE|IEEE_ADD|Sub_and_bias_uu|Add0~1\ = CARRY((!\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[0]~5_combout\ & \EXE|IEEE_ADD|Select_exp_uu|Add0~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[0]~5_combout\,
	datab => \EXE|IEEE_ADD|Select_exp_uu|Add0~2_combout\,
	datad => VCC,
	combout => \EXE|IEEE_ADD|Sub_and_bias_uu|Add0~0_combout\,
	cout => \EXE|IEEE_ADD|Sub_and_bias_uu|Add0~1\);

-- Location: LCCOMB_X32_Y18_N14
\EXE|IEEE_ADD|Sub_and_bias_uu|Add0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Sub_and_bias_uu|Add0~2_combout\ = (\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[1]~10_combout\ & ((\EXE|IEEE_ADD|Select_exp_uu|Add0~5_combout\ & (!\EXE|IEEE_ADD|Sub_and_bias_uu|Add0~1\)) # (!\EXE|IEEE_ADD|Select_exp_uu|Add0~5_combout\ & 
-- ((\EXE|IEEE_ADD|Sub_and_bias_uu|Add0~1\) # (GND))))) # (!\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[1]~10_combout\ & ((\EXE|IEEE_ADD|Select_exp_uu|Add0~5_combout\ & (\EXE|IEEE_ADD|Sub_and_bias_uu|Add0~1\ & VCC)) # 
-- (!\EXE|IEEE_ADD|Select_exp_uu|Add0~5_combout\ & (!\EXE|IEEE_ADD|Sub_and_bias_uu|Add0~1\))))
-- \EXE|IEEE_ADD|Sub_and_bias_uu|Add0~3\ = CARRY((\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[1]~10_combout\ & ((!\EXE|IEEE_ADD|Sub_and_bias_uu|Add0~1\) # (!\EXE|IEEE_ADD|Select_exp_uu|Add0~5_combout\))) # 
-- (!\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[1]~10_combout\ & (!\EXE|IEEE_ADD|Select_exp_uu|Add0~5_combout\ & !\EXE|IEEE_ADD|Sub_and_bias_uu|Add0~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[1]~10_combout\,
	datab => \EXE|IEEE_ADD|Select_exp_uu|Add0~5_combout\,
	datad => VCC,
	cin => \EXE|IEEE_ADD|Sub_and_bias_uu|Add0~1\,
	combout => \EXE|IEEE_ADD|Sub_and_bias_uu|Add0~2_combout\,
	cout => \EXE|IEEE_ADD|Sub_and_bias_uu|Add0~3\);

-- Location: LCCOMB_X32_Y14_N4
\EXE|IEEE_ADD|Sub_and_bias_uu|exp_result[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Sub_and_bias_uu|exp_result[0]~0_combout\ = \EXE|IEEE_ADD|Sub_and_bias_uu|Add0~0_combout\ $ (VCC)
-- \EXE|IEEE_ADD|Sub_and_bias_uu|exp_result[0]~1\ = CARRY(\EXE|IEEE_ADD|Sub_and_bias_uu|Add0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|IEEE_ADD|Sub_and_bias_uu|Add0~0_combout\,
	datad => VCC,
	combout => \EXE|IEEE_ADD|Sub_and_bias_uu|exp_result[0]~0_combout\,
	cout => \EXE|IEEE_ADD|Sub_and_bias_uu|exp_result[0]~1\);

-- Location: LCCOMB_X32_Y14_N6
\EXE|IEEE_ADD|Sub_and_bias_uu|exp_result[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Sub_and_bias_uu|exp_result[1]~2_combout\ = (\EXE|IEEE_ADD|Sub_and_bias_uu|Add0~2_combout\ & (!\EXE|IEEE_ADD|Sub_and_bias_uu|exp_result[0]~1\)) # (!\EXE|IEEE_ADD|Sub_and_bias_uu|Add0~2_combout\ & 
-- ((\EXE|IEEE_ADD|Sub_and_bias_uu|exp_result[0]~1\) # (GND)))
-- \EXE|IEEE_ADD|Sub_and_bias_uu|exp_result[1]~3\ = CARRY((!\EXE|IEEE_ADD|Sub_and_bias_uu|exp_result[0]~1\) # (!\EXE|IEEE_ADD|Sub_and_bias_uu|Add0~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \EXE|IEEE_ADD|Sub_and_bias_uu|Add0~2_combout\,
	datad => VCC,
	cin => \EXE|IEEE_ADD|Sub_and_bias_uu|exp_result[0]~1\,
	combout => \EXE|IEEE_ADD|Sub_and_bias_uu|exp_result[1]~2_combout\,
	cout => \EXE|IEEE_ADD|Sub_and_bias_uu|exp_result[1]~3\);

-- Location: LCCOMB_X34_Y11_N4
\DF3|q~172\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q~172_combout\ = (\DF3|q~171_combout\ & (((\EXE|IEEE_ADD|Sub_and_bias_uu|exp_result[1]~2_combout\) # (\DF3|q[46]~36_combout\)))) # (!\DF3|q~171_combout\ & (\DF3|q~169_combout\ & ((!\DF3|q[46]~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF3|q~169_combout\,
	datab => \DF3|q~171_combout\,
	datac => \EXE|IEEE_ADD|Sub_and_bias_uu|exp_result[1]~2_combout\,
	datad => \DF3|q[46]~36_combout\,
	combout => \DF3|q~172_combout\);

-- Location: LCCOMB_X35_Y13_N18
\DF3|q[63]~166\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q[63]~166_combout\ = (!\DF2|q\(119) & ((\DF2|q\(2) & ((\DF2|q\(4)))) # (!\DF2|q\(2) & (\DF2|q\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF2|q\(119),
	datab => \DF2|q\(2),
	datac => \DF2|q\(3),
	datad => \DF2|q\(4),
	combout => \DF3|q[63]~166_combout\);

-- Location: LCCOMB_X35_Y13_N0
\DF3|q[56]~111\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q[56]~111_combout\ = (\nreset~combout\) # ((\DF2|q\(3) & (\DF2|q\(4) & \DF2|q\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF2|q\(3),
	datab => \DF2|q\(4),
	datac => \DF2|q\(2),
	datad => \nreset~combout\,
	combout => \DF3|q[56]~111_combout\);

-- Location: LCCOMB_X35_Y13_N12
\DF3|q[63]~167\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q[63]~167_combout\ = (\DF3|q[56]~111_combout\) # ((\DF3|q[63]~166_combout\ & (\EXE|Mux31~5_combout\ $ (!\DF3|q[46]~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Mux31~5_combout\,
	datab => \DF3|q[63]~166_combout\,
	datac => \DF3|q[46]~40_combout\,
	datad => \DF3|q[56]~111_combout\,
	combout => \DF3|q[63]~167_combout\);

-- Location: LCCOMB_X40_Y14_N6
\DF2|q~161\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF2|q~161_combout\ = (\DF1|q\(36) & (!\DF1|q\(41) & (!\DF1|q\(40) & \DF1|q\(39))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(36),
	datab => \DF1|q\(41),
	datac => \DF1|q\(40),
	datad => \DF1|q\(39),
	combout => \DF2|q~161_combout\);

-- Location: LCCOMB_X40_Y14_N18
\DF2|q~162\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF2|q~162_combout\ = (!\HU|StallF~14_combout\ & (\DF1|q\(38) & (\DF1|q\(37) & \DF2|q~161_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HU|StallF~14_combout\,
	datab => \DF1|q\(38),
	datac => \DF1|q\(37),
	datad => \DF2|q~161_combout\,
	combout => \DF2|q~162_combout\);

-- Location: LCFF_X40_Y14_N19
\DF2|q[119]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF2|q~162_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF2|q\(119));

-- Location: LCFF_X34_Y11_N3
\DF3|q[64]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF3|q[64]~10_combout\,
	sdata => \DF3|q~172_combout\,
	sclr => \DF3|q[63]~167_combout\,
	sload => \DF2|ALT_INV_q\(119),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF3|q\(64));

-- Location: LCCOMB_X26_Y12_N12
\DF4|q~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF4|q~50_combout\ = (\DF3|q\(64) & !\nreset~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DF3|q\(64),
	datac => \nreset~combout\,
	combout => \DF4|q~50_combout\);

-- Location: LCFF_X26_Y12_N13
\DF4|q[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF4|q~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF4|q\(31));

-- Location: LCCOMB_X23_Y8_N14
\ID|register_array~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|register_array~61_combout\ = (!\nreset~combout\ & ((\DF4|q\(5) & (\DF4|q\(63))) # (!\DF4|q\(5) & ((\DF4|q\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF4|q\(63),
	datab => \DF4|q\(5),
	datac => \DF4|q\(31),
	datad => \nreset~combout\,
	combout => \ID|register_array~61_combout\);

-- Location: LCFF_X23_Y14_N31
\ID|register_array[31][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~61_combout\,
	sload => VCC,
	ena => \ID|register_array[31][24]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[31][24]~regout\);

-- Location: LCFF_X23_Y14_N21
\ID|register_array[27][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~61_combout\,
	sload => VCC,
	ena => \ID|register_array[27][12]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[27][24]~regout\);

-- Location: LCCOMB_X23_Y14_N20
\ID|Mux39~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux39~8_combout\ = (\ID|Mux39~7_combout\ & ((\ID|register_array[31][24]~regout\) # ((!\DF1|q\(29))))) # (!\ID|Mux39~7_combout\ & (((\ID|register_array[27][24]~regout\ & \DF1|q\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux39~7_combout\,
	datab => \ID|register_array[31][24]~regout\,
	datac => \ID|register_array[27][24]~regout\,
	datad => \DF1|q\(29),
	combout => \ID|Mux39~8_combout\);

-- Location: LCFF_X21_Y17_N1
\ID|register_array[20][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~61_combout\,
	sload => VCC,
	ena => \ID|register_array[20][26]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[20][24]~regout\);

-- Location: LCFF_X21_Y17_N3
\ID|register_array[28][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~61_combout\,
	sload => VCC,
	ena => \ID|register_array[28][13]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[28][24]~regout\);

-- Location: LCCOMB_X21_Y17_N2
\ID|Mux39~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux39~5_combout\ = (\ID|Mux39~4_combout\ & (((\ID|register_array[28][24]~regout\) # (!\DF1|q\(28))))) # (!\ID|Mux39~4_combout\ & (\ID|register_array[20][24]~regout\ & ((\DF1|q\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux39~4_combout\,
	datab => \ID|register_array[20][24]~regout\,
	datac => \ID|register_array[28][24]~regout\,
	datad => \DF1|q\(28),
	combout => \ID|Mux39~5_combout\);

-- Location: LCCOMB_X24_Y16_N20
\ID|Mux39~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux39~6_combout\ = (\DF1|q\(26) & (((\DF1|q\(27))))) # (!\DF1|q\(26) & ((\DF1|q\(27) & (\ID|Mux39~3_combout\)) # (!\DF1|q\(27) & ((\ID|Mux39~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux39~3_combout\,
	datab => \ID|Mux39~5_combout\,
	datac => \DF1|q\(26),
	datad => \DF1|q\(27),
	combout => \ID|Mux39~6_combout\);

-- Location: LCFF_X22_Y15_N5
\ID|register_array[21][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~61_combout\,
	sload => VCC,
	ena => \ID|register_array[21][27]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[21][24]~regout\);

-- Location: LCCOMB_X22_Y15_N4
\ID|Mux39~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux39~0_combout\ = (\DF1|q\(29) & (\DF1|q\(28))) # (!\DF1|q\(29) & ((\DF1|q\(28) & (\ID|register_array[21][24]~regout\)) # (!\DF1|q\(28) & ((\ID|register_array[17][24]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(29),
	datab => \DF1|q\(28),
	datac => \ID|register_array[21][24]~regout\,
	datad => \ID|register_array[17][24]~regout\,
	combout => \ID|Mux39~0_combout\);

-- Location: LCCOMB_X19_Y18_N0
\ID|Mux39~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux39~1_combout\ = (\ID|Mux39~0_combout\ & ((\ID|register_array[29][24]~regout\) # ((!\DF1|q\(29))))) # (!\ID|Mux39~0_combout\ & (((\ID|register_array[25][24]~regout\ & \DF1|q\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[29][24]~regout\,
	datab => \ID|Mux39~0_combout\,
	datac => \ID|register_array[25][24]~regout\,
	datad => \DF1|q\(29),
	combout => \ID|Mux39~1_combout\);

-- Location: LCCOMB_X24_Y16_N22
\ID|Mux39~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux39~9_combout\ = (\DF1|q\(26) & ((\ID|Mux39~6_combout\ & (\ID|Mux39~8_combout\)) # (!\ID|Mux39~6_combout\ & ((\ID|Mux39~1_combout\))))) # (!\DF1|q\(26) & (((\ID|Mux39~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(26),
	datab => \ID|Mux39~8_combout\,
	datac => \ID|Mux39~6_combout\,
	datad => \ID|Mux39~1_combout\,
	combout => \ID|Mux39~9_combout\);

-- Location: LCFF_X24_Y8_N9
\ID|register_array[5][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~61_combout\,
	sload => VCC,
	ena => \ID|register_array[5][20]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[5][24]~regout\);

-- Location: LCFF_X24_Y8_N11
\ID|register_array[4][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~61_combout\,
	sload => VCC,
	ena => \ID|register_array[4][1]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[4][24]~regout\);

-- Location: LCCOMB_X24_Y8_N8
\ID|Mux39~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux39~12_combout\ = (\DF1|q\(27) & (\DF1|q\(26))) # (!\DF1|q\(27) & ((\DF1|q\(26) & (\ID|register_array[5][24]~regout\)) # (!\DF1|q\(26) & ((\ID|register_array[4][24]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(27),
	datab => \DF1|q\(26),
	datac => \ID|register_array[5][24]~regout\,
	datad => \ID|register_array[4][24]~regout\,
	combout => \ID|Mux39~12_combout\);

-- Location: LCFF_X23_Y8_N15
\ID|register_array[7][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \ID|register_array~61_combout\,
	ena => \ID|register_array[7][16]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[7][24]~regout\);

-- Location: LCCOMB_X23_Y8_N24
\ID|Mux39~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux39~13_combout\ = (\DF1|q\(27) & ((\ID|Mux39~12_combout\ & ((\ID|register_array[7][24]~regout\))) # (!\ID|Mux39~12_combout\ & (\ID|register_array[6][24]~regout\)))) # (!\DF1|q\(27) & (((\ID|Mux39~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[6][24]~regout\,
	datab => \DF1|q\(27),
	datac => \ID|Mux39~12_combout\,
	datad => \ID|register_array[7][24]~regout\,
	combout => \ID|Mux39~13_combout\);

-- Location: LCCOMB_X25_Y15_N20
\ID|Mux39~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux39~14_combout\ = (\DF1|q\(26) & ((\DF1|q\(27) & ((\ID|register_array[3][24]~regout\))) # (!\DF1|q\(27) & (\ID|register_array[1][24]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(26),
	datab => \ID|register_array[1][24]~regout\,
	datac => \ID|register_array[3][24]~regout\,
	datad => \DF1|q\(27),
	combout => \ID|Mux39~14_combout\);

-- Location: LCCOMB_X24_Y16_N16
\ID|Mux39~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux39~15_combout\ = (\ID|Mux39~14_combout\) # ((\ID|register_array[2][24]~regout\ & (!\DF1|q\(26) & \DF1|q\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[2][24]~regout\,
	datab => \ID|Mux39~14_combout\,
	datac => \DF1|q\(26),
	datad => \DF1|q\(27),
	combout => \ID|Mux39~15_combout\);

-- Location: LCCOMB_X24_Y16_N18
\ID|Mux39~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux39~16_combout\ = (\DF1|q\(29) & (((\DF1|q\(28))))) # (!\DF1|q\(29) & ((\DF1|q\(28) & (\ID|Mux39~13_combout\)) # (!\DF1|q\(28) & ((\ID|Mux39~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(29),
	datab => \ID|Mux39~13_combout\,
	datac => \ID|Mux39~15_combout\,
	datad => \DF1|q\(28),
	combout => \ID|Mux39~16_combout\);

-- Location: LCCOMB_X25_Y15_N22
\ID|Mux39~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux39~17_combout\ = (\DF1|q\(26) & (((\ID|register_array[13][24]~regout\) # (\DF1|q\(27))))) # (!\DF1|q\(26) & (\ID|register_array[12][24]~regout\ & ((!\DF1|q\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(26),
	datab => \ID|register_array[12][24]~regout\,
	datac => \ID|register_array[13][24]~regout\,
	datad => \DF1|q\(27),
	combout => \ID|Mux39~17_combout\);

-- Location: LCCOMB_X22_Y15_N22
\ID|Mux39~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux39~18_combout\ = (\DF1|q\(27) & ((\ID|Mux39~17_combout\ & (\ID|register_array[15][24]~regout\)) # (!\ID|Mux39~17_combout\ & ((\ID|register_array[14][24]~regout\))))) # (!\DF1|q\(27) & (((\ID|Mux39~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[15][24]~regout\,
	datab => \DF1|q\(27),
	datac => \ID|register_array[14][24]~regout\,
	datad => \ID|Mux39~17_combout\,
	combout => \ID|Mux39~18_combout\);

-- Location: LCCOMB_X24_Y16_N4
\ID|Mux39~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux39~19_combout\ = (\ID|Mux39~16_combout\ & (((\ID|Mux39~18_combout\) # (!\DF1|q\(29))))) # (!\ID|Mux39~16_combout\ & (\ID|Mux39~11_combout\ & ((\DF1|q\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux39~11_combout\,
	datab => \ID|Mux39~16_combout\,
	datac => \ID|Mux39~18_combout\,
	datad => \DF1|q\(29),
	combout => \ID|Mux39~19_combout\);

-- Location: LCCOMB_X30_Y14_N24
\DF2|q~223\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF2|q~223_combout\ = (!\HU|StallF~14_combout\ & ((\DF1|q\(30) & (\ID|Mux39~9_combout\)) # (!\DF1|q\(30) & ((\ID|Mux39~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HU|StallF~14_combout\,
	datab => \ID|Mux39~9_combout\,
	datac => \ID|Mux39~19_combout\,
	datad => \DF1|q\(30),
	combout => \DF2|q~223_combout\);

-- Location: LCFF_X30_Y14_N25
\DF2|q[79]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF2|q~223_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF2|q\(79));

-- Location: LCCOMB_X37_Y12_N6
\EXE|Binput[19]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Binput[19]~12_combout\ = (\DF2|q\(1) & ((\DF2|q\(23)))) # (!\DF2|q\(1) & (\EXE|WriteDataE[19]~27_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|WriteDataE[19]~27_combout\,
	datab => \DF2|q\(23),
	datad => \DF2|q\(1),
	combout => \EXE|Binput[19]~12_combout\);

-- Location: LCCOMB_X32_Y19_N18
\DF3|q[56]~246\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q[56]~246_combout\ = (\DF2|q\(2) & ((\DF2|q\(4) & (\DF3|q[46]~40_combout\)) # (!\DF2|q\(4) & ((\DF2|q\(3)))))) # (!\DF2|q\(2) & ((\DF2|q\(3) & (\DF3|q[46]~40_combout\)) # (!\DF2|q\(3) & ((\DF2|q\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF2|q\(2),
	datab => \DF3|q[46]~40_combout\,
	datac => \DF2|q\(4),
	datad => \DF2|q\(3),
	combout => \DF3|q[56]~246_combout\);

-- Location: LCFF_X24_Y14_N5
\ID|register_array[27][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~55_combout\,
	sload => VCC,
	ena => \ID|register_array[27][12]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[27][18]~regout\);

-- Location: LCFF_X24_Y14_N23
\ID|register_array[31][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~55_combout\,
	sload => VCC,
	ena => \ID|register_array[31][24]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[31][18]~regout\);

-- Location: LCFF_X20_Y14_N19
\ID|register_array[19][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~55_combout\,
	sload => VCC,
	ena => \ID|register_array[19][28]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[19][18]~regout\);

-- Location: LCCOMB_X20_Y14_N18
\ID|Mux13~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux13~7_combout\ = (\DF1|q\(34) & (((\DF1|q\(33))))) # (!\DF1|q\(34) & ((\DF1|q\(33) & (\ID|register_array[23][18]~regout\)) # (!\DF1|q\(33) & ((\ID|register_array[19][18]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[23][18]~regout\,
	datab => \DF1|q\(34),
	datac => \ID|register_array[19][18]~regout\,
	datad => \DF1|q\(33),
	combout => \ID|Mux13~7_combout\);

-- Location: LCCOMB_X24_Y14_N22
\ID|Mux13~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux13~8_combout\ = (\DF1|q\(34) & ((\ID|Mux13~7_combout\ & ((\ID|register_array[31][18]~regout\))) # (!\ID|Mux13~7_combout\ & (\ID|register_array[27][18]~regout\)))) # (!\DF1|q\(34) & (((\ID|Mux13~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(34),
	datab => \ID|register_array[27][18]~regout\,
	datac => \ID|register_array[31][18]~regout\,
	datad => \ID|Mux13~7_combout\,
	combout => \ID|Mux13~8_combout\);

-- Location: LCFF_X20_Y15_N19
\ID|register_array[25][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~55_combout\,
	sload => VCC,
	ena => \ID|register_array[25][6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[25][18]~regout\);

-- Location: LCFF_X20_Y15_N13
\ID|register_array[29][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~55_combout\,
	sload => VCC,
	ena => \ID|register_array[29][19]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[29][18]~regout\);

-- Location: LCFF_X20_Y18_N21
\ID|register_array[17][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~55_combout\,
	sload => VCC,
	ena => \ID|register_array[17][18]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[17][18]~regout\);

-- Location: LCFF_X20_Y14_N1
\ID|register_array[21][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~55_combout\,
	sload => VCC,
	ena => \ID|register_array[21][27]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[21][18]~regout\);

-- Location: LCCOMB_X20_Y18_N20
\ID|Mux13~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux13~0_combout\ = (\DF1|q\(34) & (\DF1|q\(33))) # (!\DF1|q\(34) & ((\DF1|q\(33) & ((\ID|register_array[21][18]~regout\))) # (!\DF1|q\(33) & (\ID|register_array[17][18]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(34),
	datab => \DF1|q\(33),
	datac => \ID|register_array[17][18]~regout\,
	datad => \ID|register_array[21][18]~regout\,
	combout => \ID|Mux13~0_combout\);

-- Location: LCCOMB_X20_Y15_N12
\ID|Mux13~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux13~1_combout\ = (\DF1|q\(34) & ((\ID|Mux13~0_combout\ & ((\ID|register_array[29][18]~regout\))) # (!\ID|Mux13~0_combout\ & (\ID|register_array[25][18]~regout\)))) # (!\DF1|q\(34) & (((\ID|Mux13~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(34),
	datab => \ID|register_array[25][18]~regout\,
	datac => \ID|register_array[29][18]~regout\,
	datad => \ID|Mux13~0_combout\,
	combout => \ID|Mux13~1_combout\);

-- Location: LCCOMB_X25_Y16_N26
\ID|Mux13~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux13~9_combout\ = (\ID|Mux13~6_combout\ & ((\ID|Mux13~8_combout\) # ((!\DF1|q\(31))))) # (!\ID|Mux13~6_combout\ & (((\DF1|q\(31) & \ID|Mux13~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux13~6_combout\,
	datab => \ID|Mux13~8_combout\,
	datac => \DF1|q\(31),
	datad => \ID|Mux13~1_combout\,
	combout => \ID|Mux13~9_combout\);

-- Location: LCFF_X25_Y10_N25
\ID|register_array[5][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~55_combout\,
	sload => VCC,
	ena => \ID|register_array[5][20]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[5][18]~regout\);

-- Location: LCFF_X25_Y10_N3
\ID|register_array[4][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~55_combout\,
	sload => VCC,
	ena => \ID|register_array[4][1]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[4][18]~regout\);

-- Location: LCCOMB_X25_Y10_N2
\ID|Mux13~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux13~12_combout\ = (\DF1|q\(32) & (((\DF1|q\(31))))) # (!\DF1|q\(32) & ((\DF1|q\(31) & (\ID|register_array[5][18]~regout\)) # (!\DF1|q\(31) & ((\ID|register_array[4][18]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(32),
	datab => \ID|register_array[5][18]~regout\,
	datac => \ID|register_array[4][18]~regout\,
	datad => \DF1|q\(31),
	combout => \ID|Mux13~12_combout\);

-- Location: LCFF_X25_Y8_N31
\ID|register_array[7][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~55_combout\,
	sload => VCC,
	ena => \ID|register_array[7][16]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[7][18]~regout\);

-- Location: LCFF_X25_Y8_N29
\ID|register_array[6][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~55_combout\,
	sload => VCC,
	ena => \ID|register_array[6][5]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[6][18]~regout\);

-- Location: LCCOMB_X25_Y8_N30
\ID|Mux13~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux13~13_combout\ = (\DF1|q\(32) & ((\ID|Mux13~12_combout\ & (\ID|register_array[7][18]~regout\)) # (!\ID|Mux13~12_combout\ & ((\ID|register_array[6][18]~regout\))))) # (!\DF1|q\(32) & (\ID|Mux13~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(32),
	datab => \ID|Mux13~12_combout\,
	datac => \ID|register_array[7][18]~regout\,
	datad => \ID|register_array[6][18]~regout\,
	combout => \ID|Mux13~13_combout\);

-- Location: LCFF_X25_Y16_N5
\ID|register_array[1][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~55_combout\,
	sload => VCC,
	ena => \ID|register_array[1][5]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[1][18]~regout\);

-- Location: LCFF_X25_Y15_N13
\ID|register_array[3][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~55_combout\,
	sload => VCC,
	ena => \ID|register_array[3][19]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[3][18]~regout\);

-- Location: LCCOMB_X25_Y16_N4
\ID|Mux13~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux13~14_combout\ = (\DF1|q\(31) & ((\DF1|q\(32) & ((\ID|register_array[3][18]~regout\))) # (!\DF1|q\(32) & (\ID|register_array[1][18]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(32),
	datab => \DF1|q\(31),
	datac => \ID|register_array[1][18]~regout\,
	datad => \ID|register_array[3][18]~regout\,
	combout => \ID|Mux13~14_combout\);

-- Location: LCCOMB_X25_Y16_N6
\ID|Mux13~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux13~15_combout\ = (\ID|Mux13~14_combout\) # ((\DF1|q\(32) & (!\DF1|q\(31) & \ID|register_array[2][18]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(32),
	datab => \DF1|q\(31),
	datac => \ID|register_array[2][18]~regout\,
	datad => \ID|Mux13~14_combout\,
	combout => \ID|Mux13~15_combout\);

-- Location: LCCOMB_X25_Y16_N8
\ID|Mux13~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux13~16_combout\ = (\DF1|q\(34) & (((\DF1|q\(33))))) # (!\DF1|q\(34) & ((\DF1|q\(33) & (\ID|Mux13~13_combout\)) # (!\DF1|q\(33) & ((\ID|Mux13~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(34),
	datab => \ID|Mux13~13_combout\,
	datac => \DF1|q\(33),
	datad => \ID|Mux13~15_combout\,
	combout => \ID|Mux13~16_combout\);

-- Location: LCFF_X16_Y10_N23
\ID|register_array[11][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~55_combout\,
	sload => VCC,
	ena => \ID|register_array[11][6]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[11][18]~regout\);

-- Location: LCFF_X16_Y10_N29
\ID|register_array[9][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~55_combout\,
	sload => VCC,
	ena => \ID|register_array[9][9]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[9][18]~regout\);

-- Location: LCFF_X15_Y10_N25
\ID|register_array[10][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~55_combout\,
	sload => VCC,
	ena => \ID|register_array[10][10]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[10][18]~regout\);

-- Location: LCFF_X15_Y10_N19
\ID|register_array[8][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~55_combout\,
	sload => VCC,
	ena => \ID|register_array[8][16]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[8][18]~regout\);

-- Location: LCCOMB_X15_Y10_N18
\ID|Mux13~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux13~10_combout\ = (\DF1|q\(32) & ((\ID|register_array[10][18]~regout\) # ((\DF1|q\(31))))) # (!\DF1|q\(32) & (((\ID|register_array[8][18]~regout\ & !\DF1|q\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(32),
	datab => \ID|register_array[10][18]~regout\,
	datac => \ID|register_array[8][18]~regout\,
	datad => \DF1|q\(31),
	combout => \ID|Mux13~10_combout\);

-- Location: LCCOMB_X16_Y10_N28
\ID|Mux13~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux13~11_combout\ = (\DF1|q\(31) & ((\ID|Mux13~10_combout\ & (\ID|register_array[11][18]~regout\)) # (!\ID|Mux13~10_combout\ & ((\ID|register_array[9][18]~regout\))))) # (!\DF1|q\(31) & (((\ID|Mux13~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(31),
	datab => \ID|register_array[11][18]~regout\,
	datac => \ID|register_array[9][18]~regout\,
	datad => \ID|Mux13~10_combout\,
	combout => \ID|Mux13~11_combout\);

-- Location: LCCOMB_X25_Y16_N10
\ID|Mux13~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux13~19_combout\ = (\ID|Mux13~16_combout\ & ((\ID|Mux13~18_combout\) # ((!\DF1|q\(34))))) # (!\ID|Mux13~16_combout\ & (((\ID|Mux13~11_combout\ & \DF1|q\(34)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux13~18_combout\,
	datab => \ID|Mux13~16_combout\,
	datac => \ID|Mux13~11_combout\,
	datad => \DF1|q\(34),
	combout => \ID|Mux13~19_combout\);

-- Location: LCCOMB_X31_Y16_N4
\DF2|q~183\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF2|q~183_combout\ = (!\HU|StallF~14_combout\ & ((\DF1|q\(35) & (\ID|Mux13~9_combout\)) # (!\DF1|q\(35) & ((\ID|Mux13~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HU|StallF~14_combout\,
	datab => \ID|Mux13~9_combout\,
	datac => \DF1|q\(35),
	datad => \ID|Mux13~19_combout\,
	combout => \DF2|q~183_combout\);

-- Location: LCFF_X31_Y16_N5
\DF2|q[105]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF2|q~183_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF2|q\(105));

-- Location: LCFF_X22_Y17_N11
\ID|register_array[30][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~56_combout\,
	sload => VCC,
	ena => \ID|register_array[30][20]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[30][19]~regout\);

-- Location: LCFF_X21_Y13_N31
\ID|register_array[26][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~56_combout\,
	sload => VCC,
	ena => \ID|register_array[26][25]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[26][19]~regout\);

-- Location: LCFF_X22_Y13_N9
\ID|register_array[18][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~56_combout\,
	sload => VCC,
	ena => \ID|register_array[18][11]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[18][19]~regout\);

-- Location: LCFF_X22_Y17_N1
\ID|register_array[22][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~56_combout\,
	sload => VCC,
	ena => \ID|register_array[22][23]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[22][19]~regout\);

-- Location: LCCOMB_X22_Y13_N8
\ID|Mux12~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux12~2_combout\ = (\DF1|q\(33) & ((\DF1|q\(34)) # ((\ID|register_array[22][19]~regout\)))) # (!\DF1|q\(33) & (!\DF1|q\(34) & (\ID|register_array[18][19]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(33),
	datab => \DF1|q\(34),
	datac => \ID|register_array[18][19]~regout\,
	datad => \ID|register_array[22][19]~regout\,
	combout => \ID|Mux12~2_combout\);

-- Location: LCCOMB_X21_Y13_N30
\ID|Mux12~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux12~3_combout\ = (\DF1|q\(34) & ((\ID|Mux12~2_combout\ & (\ID|register_array[30][19]~regout\)) # (!\ID|Mux12~2_combout\ & ((\ID|register_array[26][19]~regout\))))) # (!\DF1|q\(34) & (((\ID|Mux12~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(34),
	datab => \ID|register_array[30][19]~regout\,
	datac => \ID|register_array[26][19]~regout\,
	datad => \ID|Mux12~2_combout\,
	combout => \ID|Mux12~3_combout\);

-- Location: LCCOMB_X27_Y14_N0
\ID|Mux12~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux12~6_combout\ = (\DF1|q\(32) & (((\ID|Mux12~3_combout\) # (\DF1|q\(31))))) # (!\DF1|q\(32) & (\ID|Mux12~5_combout\ & ((!\DF1|q\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux12~5_combout\,
	datab => \DF1|q\(32),
	datac => \ID|Mux12~3_combout\,
	datad => \DF1|q\(31),
	combout => \ID|Mux12~6_combout\);

-- Location: LCFF_X21_Y14_N9
\ID|register_array[31][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~56_combout\,
	sload => VCC,
	ena => \ID|register_array[31][24]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[31][19]~regout\);

-- Location: LCFF_X20_Y12_N5
\ID|register_array[23][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~56_combout\,
	sload => VCC,
	ena => \ID|register_array[23][5]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[23][19]~regout\);

-- Location: LCCOMB_X20_Y12_N4
\ID|Mux12~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux12~8_combout\ = (\ID|Mux12~7_combout\ & ((\ID|register_array[31][19]~regout\) # ((!\DF1|q\(33))))) # (!\ID|Mux12~7_combout\ & (((\ID|register_array[23][19]~regout\ & \DF1|q\(33)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux12~7_combout\,
	datab => \ID|register_array[31][19]~regout\,
	datac => \ID|register_array[23][19]~regout\,
	datad => \DF1|q\(33),
	combout => \ID|Mux12~8_combout\);

-- Location: LCCOMB_X27_Y14_N10
\ID|Mux12~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux12~9_combout\ = (\ID|Mux12~6_combout\ & (((\ID|Mux12~8_combout\) # (!\DF1|q\(31))))) # (!\ID|Mux12~6_combout\ & (\ID|Mux12~1_combout\ & (\DF1|q\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux12~1_combout\,
	datab => \ID|Mux12~6_combout\,
	datac => \DF1|q\(31),
	datad => \ID|Mux12~8_combout\,
	combout => \ID|Mux12~9_combout\);

-- Location: LCFF_X26_Y10_N27
\ID|register_array[7][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~56_combout\,
	sload => VCC,
	ena => \ID|register_array[7][16]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[7][19]~regout\);

-- Location: LCFF_X26_Y10_N25
\ID|register_array[6][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~56_combout\,
	sload => VCC,
	ena => \ID|register_array[6][5]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[6][19]~regout\);

-- Location: LCFF_X25_Y10_N21
\ID|register_array[5][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~56_combout\,
	sload => VCC,
	ena => \ID|register_array[5][20]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[5][19]~regout\);

-- Location: LCFF_X25_Y10_N23
\ID|register_array[4][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~56_combout\,
	sload => VCC,
	ena => \ID|register_array[4][1]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[4][19]~regout\);

-- Location: LCCOMB_X25_Y10_N22
\ID|Mux12~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux12~10_combout\ = (\DF1|q\(32) & (((\DF1|q\(31))))) # (!\DF1|q\(32) & ((\DF1|q\(31) & (\ID|register_array[5][19]~regout\)) # (!\DF1|q\(31) & ((\ID|register_array[4][19]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(32),
	datab => \ID|register_array[5][19]~regout\,
	datac => \ID|register_array[4][19]~regout\,
	datad => \DF1|q\(31),
	combout => \ID|Mux12~10_combout\);

-- Location: LCCOMB_X26_Y10_N24
\ID|Mux12~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux12~11_combout\ = (\DF1|q\(32) & ((\ID|Mux12~10_combout\ & (\ID|register_array[7][19]~regout\)) # (!\ID|Mux12~10_combout\ & ((\ID|register_array[6][19]~regout\))))) # (!\DF1|q\(32) & (((\ID|Mux12~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(32),
	datab => \ID|register_array[7][19]~regout\,
	datac => \ID|register_array[6][19]~regout\,
	datad => \ID|Mux12~10_combout\,
	combout => \ID|Mux12~11_combout\);

-- Location: LCFF_X20_Y11_N27
\ID|register_array[11][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~56_combout\,
	sload => VCC,
	ena => \ID|register_array[11][6]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[11][19]~regout\);

-- Location: LCFF_X15_Y10_N7
\ID|register_array[8][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~56_combout\,
	sload => VCC,
	ena => \ID|register_array[8][16]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[8][19]~regout\);

-- Location: LCCOMB_X15_Y10_N6
\ID|Mux12~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux12~12_combout\ = (\DF1|q\(31) & (((\DF1|q\(32))))) # (!\DF1|q\(31) & ((\DF1|q\(32) & (\ID|register_array[10][19]~regout\)) # (!\DF1|q\(32) & ((\ID|register_array[8][19]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[10][19]~regout\,
	datab => \DF1|q\(31),
	datac => \ID|register_array[8][19]~regout\,
	datad => \DF1|q\(32),
	combout => \ID|Mux12~12_combout\);

-- Location: LCCOMB_X20_Y11_N26
\ID|Mux12~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux12~13_combout\ = (\DF1|q\(31) & ((\ID|Mux12~12_combout\ & ((\ID|register_array[11][19]~regout\))) # (!\ID|Mux12~12_combout\ & (\ID|register_array[9][19]~regout\)))) # (!\DF1|q\(31) & (((\ID|Mux12~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[9][19]~regout\,
	datab => \DF1|q\(31),
	datac => \ID|register_array[11][19]~regout\,
	datad => \ID|Mux12~12_combout\,
	combout => \ID|Mux12~13_combout\);

-- Location: LCCOMB_X27_Y14_N24
\ID|Mux12~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux12~16_combout\ = (\DF1|q\(34) & (((\ID|Mux12~13_combout\) # (\DF1|q\(33))))) # (!\DF1|q\(34) & (\ID|Mux12~15_combout\ & ((!\DF1|q\(33)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux12~15_combout\,
	datab => \DF1|q\(34),
	datac => \ID|Mux12~13_combout\,
	datad => \DF1|q\(33),
	combout => \ID|Mux12~16_combout\);

-- Location: LCCOMB_X27_Y14_N26
\ID|Mux12~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux12~19_combout\ = (\ID|Mux12~16_combout\ & ((\ID|Mux12~18_combout\) # ((!\DF1|q\(33))))) # (!\ID|Mux12~16_combout\ & (((\ID|Mux12~11_combout\ & \DF1|q\(33)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux12~18_combout\,
	datab => \ID|Mux12~11_combout\,
	datac => \ID|Mux12~16_combout\,
	datad => \DF1|q\(33),
	combout => \ID|Mux12~19_combout\);

-- Location: LCCOMB_X36_Y13_N0
\DF2|q~181\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF2|q~181_combout\ = (!\HU|StallF~14_combout\ & ((\DF1|q\(35) & (\ID|Mux12~9_combout\)) # (!\DF1|q\(35) & ((\ID|Mux12~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HU|StallF~14_combout\,
	datab => \ID|Mux12~9_combout\,
	datac => \ID|Mux12~19_combout\,
	datad => \DF1|q\(35),
	combout => \DF2|q~181_combout\);

-- Location: LCFF_X36_Y13_N1
\DF2|q[106]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF2|q~181_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF2|q\(106));

-- Location: LCFF_X29_Y13_N31
\ID|register_array[15][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \ID|register_array~57_combout\,
	ena => \ID|register_array[15][11]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[15][20]~regout\);

-- Location: LCFF_X25_Y15_N31
\ID|register_array[13][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~57_combout\,
	sload => VCC,
	ena => \ID|register_array[13][4]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[13][20]~regout\);

-- Location: LCFF_X26_Y15_N5
\ID|register_array[12][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~57_combout\,
	sload => VCC,
	ena => \ID|register_array[12][10]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[12][20]~regout\);

-- Location: LCCOMB_X25_Y15_N30
\ID|Mux43~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux43~17_combout\ = (\DF1|q\(26) & ((\DF1|q\(27)) # ((\ID|register_array[13][20]~regout\)))) # (!\DF1|q\(26) & (!\DF1|q\(27) & ((\ID|register_array[12][20]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(26),
	datab => \DF1|q\(27),
	datac => \ID|register_array[13][20]~regout\,
	datad => \ID|register_array[12][20]~regout\,
	combout => \ID|Mux43~17_combout\);

-- Location: LCCOMB_X22_Y17_N26
\ID|Mux43~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux43~18_combout\ = (\ID|Mux43~17_combout\ & (((\ID|register_array[15][20]~regout\) # (!\DF1|q\(27))))) # (!\ID|Mux43~17_combout\ & (\ID|register_array[14][20]~regout\ & ((\DF1|q\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[14][20]~regout\,
	datab => \ID|register_array[15][20]~regout\,
	datac => \ID|Mux43~17_combout\,
	datad => \DF1|q\(27),
	combout => \ID|Mux43~18_combout\);

-- Location: LCFF_X24_Y17_N19
\ID|register_array[2][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~57_combout\,
	sload => VCC,
	ena => \ID|register_array[2][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[2][20]~regout\);

-- Location: LCCOMB_X22_Y17_N22
\ID|Mux43~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux43~15_combout\ = (\ID|Mux43~14_combout\) # ((\ID|register_array[2][20]~regout\ & (!\DF1|q\(26) & \DF1|q\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux43~14_combout\,
	datab => \ID|register_array[2][20]~regout\,
	datac => \DF1|q\(26),
	datad => \DF1|q\(27),
	combout => \ID|Mux43~15_combout\);

-- Location: LCFF_X26_Y10_N13
\ID|register_array[6][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~57_combout\,
	sload => VCC,
	ena => \ID|register_array[6][5]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[6][20]~regout\);

-- Location: LCFF_X26_Y10_N31
\ID|register_array[7][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~57_combout\,
	sload => VCC,
	ena => \ID|register_array[7][16]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[7][20]~regout\);

-- Location: LCCOMB_X26_Y10_N30
\ID|Mux43~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux43~13_combout\ = (\ID|Mux43~12_combout\ & (((\ID|register_array[7][20]~regout\) # (!\DF1|q\(27))))) # (!\ID|Mux43~12_combout\ & (\ID|register_array[6][20]~regout\ & ((\DF1|q\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux43~12_combout\,
	datab => \ID|register_array[6][20]~regout\,
	datac => \ID|register_array[7][20]~regout\,
	datad => \DF1|q\(27),
	combout => \ID|Mux43~13_combout\);

-- Location: LCCOMB_X22_Y17_N8
\ID|Mux43~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux43~16_combout\ = (\DF1|q\(29) & (((\DF1|q\(28))))) # (!\DF1|q\(29) & ((\DF1|q\(28) & ((\ID|Mux43~13_combout\))) # (!\DF1|q\(28) & (\ID|Mux43~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(29),
	datab => \ID|Mux43~15_combout\,
	datac => \ID|Mux43~13_combout\,
	datad => \DF1|q\(28),
	combout => \ID|Mux43~16_combout\);

-- Location: LCCOMB_X22_Y17_N28
\ID|Mux43~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux43~19_combout\ = (\ID|Mux43~16_combout\ & (((\ID|Mux43~18_combout\) # (!\DF1|q\(29))))) # (!\ID|Mux43~16_combout\ & (\ID|Mux43~11_combout\ & ((\DF1|q\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux43~11_combout\,
	datab => \ID|Mux43~18_combout\,
	datac => \ID|Mux43~16_combout\,
	datad => \DF1|q\(29),
	combout => \ID|Mux43~19_combout\);

-- Location: LCFF_X24_Y14_N1
\ID|register_array[27][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~57_combout\,
	sload => VCC,
	ena => \ID|register_array[27][12]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[27][20]~regout\);

-- Location: LCFF_X24_Y14_N11
\ID|register_array[31][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~57_combout\,
	sload => VCC,
	ena => \ID|register_array[31][24]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[31][20]~regout\);

-- Location: LCCOMB_X24_Y14_N10
\ID|Mux43~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux43~8_combout\ = (\ID|Mux43~7_combout\ & (((\ID|register_array[31][20]~regout\) # (!\DF1|q\(29))))) # (!\ID|Mux43~7_combout\ & (\ID|register_array[27][20]~regout\ & ((\DF1|q\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux43~7_combout\,
	datab => \ID|register_array[27][20]~regout\,
	datac => \ID|register_array[31][20]~regout\,
	datad => \DF1|q\(29),
	combout => \ID|Mux43~8_combout\);

-- Location: LCFF_X21_Y16_N31
\ID|register_array[18][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~57_combout\,
	sload => VCC,
	ena => \ID|register_array[18][11]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[18][20]~regout\);

-- Location: LCFF_X21_Y16_N29
\ID|register_array[26][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~57_combout\,
	sload => VCC,
	ena => \ID|register_array[26][25]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[26][20]~regout\);

-- Location: LCCOMB_X21_Y16_N28
\ID|Mux43~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux43~2_combout\ = (\DF1|q\(29) & (((\ID|register_array[26][20]~regout\) # (\DF1|q\(28))))) # (!\DF1|q\(29) & (\ID|register_array[18][20]~regout\ & ((!\DF1|q\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(29),
	datab => \ID|register_array[18][20]~regout\,
	datac => \ID|register_array[26][20]~regout\,
	datad => \DF1|q\(28),
	combout => \ID|Mux43~2_combout\);

-- Location: LCFF_X22_Y17_N21
\ID|register_array[22][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~57_combout\,
	sload => VCC,
	ena => \ID|register_array[22][23]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[22][20]~regout\);

-- Location: LCFF_X22_Y17_N31
\ID|register_array[30][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~57_combout\,
	sload => VCC,
	ena => \ID|register_array[30][20]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[30][20]~regout\);

-- Location: LCCOMB_X22_Y17_N20
\ID|Mux43~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux43~3_combout\ = (\DF1|q\(28) & ((\ID|Mux43~2_combout\ & ((\ID|register_array[30][20]~regout\))) # (!\ID|Mux43~2_combout\ & (\ID|register_array[22][20]~regout\)))) # (!\DF1|q\(28) & (\ID|Mux43~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(28),
	datab => \ID|Mux43~2_combout\,
	datac => \ID|register_array[22][20]~regout\,
	datad => \ID|register_array[30][20]~regout\,
	combout => \ID|Mux43~3_combout\);

-- Location: LCCOMB_X22_Y17_N2
\ID|Mux43~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux43~6_combout\ = (\DF1|q\(26) & (((\DF1|q\(27))))) # (!\DF1|q\(26) & ((\DF1|q\(27) & ((\ID|Mux43~3_combout\))) # (!\DF1|q\(27) & (\ID|Mux43~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux43~5_combout\,
	datab => \DF1|q\(26),
	datac => \ID|Mux43~3_combout\,
	datad => \DF1|q\(27),
	combout => \ID|Mux43~6_combout\);

-- Location: LCCOMB_X22_Y17_N12
\ID|Mux43~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux43~9_combout\ = (\DF1|q\(26) & ((\ID|Mux43~6_combout\ & ((\ID|Mux43~8_combout\))) # (!\ID|Mux43~6_combout\ & (\ID|Mux43~1_combout\)))) # (!\DF1|q\(26) & (((\ID|Mux43~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux43~1_combout\,
	datab => \ID|Mux43~8_combout\,
	datac => \DF1|q\(26),
	datad => \ID|Mux43~6_combout\,
	combout => \ID|Mux43~9_combout\);

-- Location: LCCOMB_X31_Y13_N26
\DF2|q~219\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF2|q~219_combout\ = (!\HU|StallF~14_combout\ & ((\DF1|q\(30) & ((\ID|Mux43~9_combout\))) # (!\DF1|q\(30) & (\ID|Mux43~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HU|StallF~14_combout\,
	datab => \ID|Mux43~19_combout\,
	datac => \ID|Mux43~9_combout\,
	datad => \DF1|q\(30),
	combout => \DF2|q~219_combout\);

-- Location: LCFF_X31_Y13_N27
\DF2|q[75]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF2|q~219_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF2|q\(75));

-- Location: LCCOMB_X29_Y13_N6
\ResultW[20]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ResultW[20]~20_combout\ = (\DF4|q\(5) & ((\DF4|q\(59)))) # (!\DF4|q\(5) & (\DF4|q\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF4|q\(27),
	datac => \DF4|q\(5),
	datad => \DF4|q\(59),
	combout => \ResultW[20]~20_combout\);

-- Location: LCCOMB_X31_Y13_N30
\EXE|WriteDataE[20]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|WriteDataE[20]~24_combout\ = (!\HU|ForwardBE\(1) & ((\EXE|Equal2~1_combout\ & ((\ResultW[20]~20_combout\))) # (!\EXE|Equal2~1_combout\ & (\DF2|q\(75)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HU|ForwardBE\(1),
	datab => \DF2|q\(75),
	datac => \EXE|Equal2~1_combout\,
	datad => \ResultW[20]~20_combout\,
	combout => \EXE|WriteDataE[20]~24_combout\);

-- Location: LCCOMB_X38_Y17_N12
\EXE|IEEE_ADD|adder_uu|Array_Of_FAs:24:full_adderi|and2|C\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|adder_uu|Array_Of_FAs:24:full_adderi|and2|C~combout\ = (\EXE|IEEE_ADD|Sign_computation_uu|sign_substract~combout\ & ((\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~161_combout\ & (!\EXE|IEEE_ADD|swap2_uu|should_swap~0_combout\)) # 
-- (!\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~161_combout\ & ((\EXE|IEEE_ADD|adder_uu|Array_Of_FAs:22:full_adderi|or1|C~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|Sign_computation_uu|sign_substract~combout\,
	datab => \EXE|IEEE_ADD|swap2_uu|should_swap~0_combout\,
	datac => \EXE|IEEE_ADD|adder_uu|Array_Of_FAs:22:full_adderi|or1|C~0_combout\,
	datad => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~161_combout\,
	combout => \EXE|IEEE_ADD|adder_uu|Array_Of_FAs:24:full_adderi|and2|C~combout\);

-- Location: LCCOMB_X38_Y13_N16
\EXE|Equal0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Equal0~0_combout\ = (!\DF2|q\(3) & \DF2|q\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DF2|q\(3),
	datad => \DF2|q\(4),
	combout => \EXE|Equal0~0_combout\);

-- Location: LCCOMB_X38_Y13_N4
\EXE|IEEE_ADD|Sign_computation_uu|sign_substract\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Sign_computation_uu|sign_substract~combout\ = \DF2|q\(118) $ (\DF2|q\(86) $ (((!\DF2|q\(2) & \EXE|Equal0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF2|q\(118),
	datab => \DF2|q\(2),
	datac => \DF2|q\(86),
	datad => \EXE|Equal0~0_combout\,
	combout => \EXE|IEEE_ADD|Sign_computation_uu|sign_substract~combout\);

-- Location: LCCOMB_X37_Y14_N0
\EXE|IEEE_ADD|swap_uu|exit1[5]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|swap_uu|exit1[5]~18_combout\ = (\EXE|IEEE_ADD|exp_sub_uu|LessThan0~14_combout\ & ((\DF2|q[60]~_Duplicate_2_regout\))) # (!\EXE|IEEE_ADD|exp_sub_uu|LessThan0~14_combout\ & (\DF2|q[92]~_Duplicate_2_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|IEEE_ADD|exp_sub_uu|LessThan0~14_combout\,
	datac => \DF2|q[92]~_Duplicate_2_regout\,
	datad => \DF2|q[60]~_Duplicate_2_regout\,
	combout => \EXE|IEEE_ADD|swap_uu|exit1[5]~18_combout\);

-- Location: LCFF_X16_Y16_N17
\ID|register_array[16][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~64_combout\,
	sload => VCC,
	ena => \ID|register_array[16][6]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[16][27]~regout\);

-- Location: LCFF_X15_Y16_N13
\ID|register_array[20][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~64_combout\,
	sload => VCC,
	ena => \ID|register_array[20][26]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[20][27]~regout\);

-- Location: LCCOMB_X16_Y16_N16
\ID|Mux4~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux4~4_combout\ = (\DF1|q\(33) & ((\DF1|q\(34)) # ((\ID|register_array[20][27]~regout\)))) # (!\DF1|q\(33) & (!\DF1|q\(34) & (\ID|register_array[16][27]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(33),
	datab => \DF1|q\(34),
	datac => \ID|register_array[16][27]~regout\,
	datad => \ID|register_array[20][27]~regout\,
	combout => \ID|Mux4~4_combout\);

-- Location: LCFF_X15_Y13_N23
\ID|register_array[24][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~64_combout\,
	sload => VCC,
	ena => \ID|register_array[24][28]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[24][27]~regout\);

-- Location: LCCOMB_X15_Y13_N22
\ID|Mux4~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux4~5_combout\ = (\ID|Mux4~4_combout\ & ((\ID|register_array[28][27]~regout\) # ((!\DF1|q\(34))))) # (!\ID|Mux4~4_combout\ & (((\ID|register_array[24][27]~regout\ & \DF1|q\(34)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[28][27]~regout\,
	datab => \ID|Mux4~4_combout\,
	datac => \ID|register_array[24][27]~regout\,
	datad => \DF1|q\(34),
	combout => \ID|Mux4~5_combout\);

-- Location: LCCOMB_X21_Y10_N26
\ID|Mux4~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux4~6_combout\ = (\DF1|q\(32) & ((\ID|Mux4~3_combout\) # ((\DF1|q\(31))))) # (!\DF1|q\(32) & (((\ID|Mux4~5_combout\ & !\DF1|q\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux4~3_combout\,
	datab => \DF1|q\(32),
	datac => \ID|Mux4~5_combout\,
	datad => \DF1|q\(31),
	combout => \ID|Mux4~6_combout\);

-- Location: LCFF_X18_Y12_N29
\ID|register_array[23][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~64_combout\,
	sload => VCC,
	ena => \ID|register_array[23][5]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[23][27]~regout\);

-- Location: LCFF_X18_Y12_N23
\ID|register_array[31][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~64_combout\,
	sload => VCC,
	ena => \ID|register_array[31][24]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[31][27]~regout\);

-- Location: LCCOMB_X18_Y12_N22
\ID|Mux4~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux4~8_combout\ = (\ID|Mux4~7_combout\ & (((\ID|register_array[31][27]~regout\) # (!\DF1|q\(33))))) # (!\ID|Mux4~7_combout\ & (\ID|register_array[23][27]~regout\ & ((\DF1|q\(33)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux4~7_combout\,
	datab => \ID|register_array[23][27]~regout\,
	datac => \ID|register_array[31][27]~regout\,
	datad => \DF1|q\(33),
	combout => \ID|Mux4~8_combout\);

-- Location: LCCOMB_X21_Y10_N12
\ID|Mux4~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux4~9_combout\ = (\ID|Mux4~6_combout\ & (((\ID|Mux4~8_combout\) # (!\DF1|q\(31))))) # (!\ID|Mux4~6_combout\ & (\ID|Mux4~1_combout\ & ((\DF1|q\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux4~1_combout\,
	datab => \ID|Mux4~6_combout\,
	datac => \ID|Mux4~8_combout\,
	datad => \DF1|q\(31),
	combout => \ID|Mux4~9_combout\);

-- Location: LCFF_X20_Y10_N15
\ID|register_array[11][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~64_combout\,
	sload => VCC,
	ena => \ID|register_array[11][6]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[11][27]~regout\);

-- Location: LCFF_X20_Y10_N13
\ID|register_array[9][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~64_combout\,
	sload => VCC,
	ena => \ID|register_array[9][9]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[9][27]~regout\);

-- Location: LCCOMB_X20_Y10_N12
\ID|Mux4~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux4~13_combout\ = (\ID|Mux4~12_combout\ & ((\ID|register_array[11][27]~regout\) # ((!\DF1|q\(31))))) # (!\ID|Mux4~12_combout\ & (((\ID|register_array[9][27]~regout\ & \DF1|q\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux4~12_combout\,
	datab => \ID|register_array[11][27]~regout\,
	datac => \ID|register_array[9][27]~regout\,
	datad => \DF1|q\(31),
	combout => \ID|Mux4~13_combout\);

-- Location: LCCOMB_X21_Y10_N18
\ID|Mux4~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux4~16_combout\ = (\DF1|q\(34) & (((\DF1|q\(33)) # (\ID|Mux4~13_combout\)))) # (!\DF1|q\(34) & (\ID|Mux4~15_combout\ & (!\DF1|q\(33))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux4~15_combout\,
	datab => \DF1|q\(34),
	datac => \DF1|q\(33),
	datad => \ID|Mux4~13_combout\,
	combout => \ID|Mux4~16_combout\);

-- Location: LCFF_X24_Y10_N19
\ID|register_array[7][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~64_combout\,
	sload => VCC,
	ena => \ID|register_array[7][16]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[7][27]~regout\);

-- Location: LCFF_X24_Y10_N17
\ID|register_array[6][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~64_combout\,
	sload => VCC,
	ena => \ID|register_array[6][5]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[6][27]~regout\);

-- Location: LCCOMB_X24_Y10_N16
\ID|Mux4~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux4~11_combout\ = (\ID|Mux4~10_combout\ & ((\ID|register_array[7][27]~regout\) # ((!\DF1|q\(32))))) # (!\ID|Mux4~10_combout\ & (((\ID|register_array[6][27]~regout\ & \DF1|q\(32)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux4~10_combout\,
	datab => \ID|register_array[7][27]~regout\,
	datac => \ID|register_array[6][27]~regout\,
	datad => \DF1|q\(32),
	combout => \ID|Mux4~11_combout\);

-- Location: LCCOMB_X21_Y10_N28
\ID|Mux4~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux4~19_combout\ = (\ID|Mux4~16_combout\ & ((\ID|Mux4~18_combout\) # ((!\DF1|q\(33))))) # (!\ID|Mux4~16_combout\ & (((\DF1|q\(33) & \ID|Mux4~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux4~18_combout\,
	datab => \ID|Mux4~16_combout\,
	datac => \DF1|q\(33),
	datad => \ID|Mux4~11_combout\,
	combout => \ID|Mux4~19_combout\);

-- Location: LCCOMB_X30_Y14_N26
\DF2|q~189\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF2|q~189_combout\ = (!\HU|StallF~14_combout\ & ((\DF1|q\(35) & (\ID|Mux4~9_combout\)) # (!\DF1|q\(35) & ((\ID|Mux4~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HU|StallF~14_combout\,
	datab => \ID|Mux4~9_combout\,
	datac => \ID|Mux4~19_combout\,
	datad => \DF1|q\(35),
	combout => \DF2|q~189_combout\);

-- Location: LCFF_X30_Y14_N27
\DF2|q[114]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF2|q~189_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF2|q\(114));

-- Location: LCCOMB_X25_Y13_N22
\DF4|q~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF4|q~54_combout\ = (\DF3|q\(66) & !\nreset~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF3|q\(66),
	datad => \nreset~combout\,
	combout => \DF4|q~54_combout\);

-- Location: LCFF_X25_Y13_N23
\DF4|q[33]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF4|q~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF4|q\(33));

-- Location: LCCOMB_X25_Y13_N28
\DF4|q~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF4|q~53_combout\ = (\MEM|data_memory|auto_generated|q_a\(26) & !\nreset~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|data_memory|auto_generated|q_a\(26),
	datad => \nreset~combout\,
	combout => \DF4|q~53_combout\);

-- Location: LCFF_X25_Y13_N29
\DF4|q[65]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF4|q~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF4|q\(65));

-- Location: LCCOMB_X25_Y13_N12
\ID|register_array~63\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|register_array~63_combout\ = (!\nreset~combout\ & ((\DF4|q\(5) & ((\DF4|q\(65)))) # (!\DF4|q\(5) & (\DF4|q\(33)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nreset~combout\,
	datab => \DF4|q\(33),
	datac => \DF4|q\(5),
	datad => \DF4|q\(65),
	combout => \ID|register_array~63_combout\);

-- Location: LCFF_X16_Y14_N15
\ID|register_array[16][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~63_combout\,
	sload => VCC,
	ena => \ID|register_array[16][6]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[16][26]~regout\);

-- Location: LCFF_X16_Y14_N29
\ID|register_array[24][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~63_combout\,
	sload => VCC,
	ena => \ID|register_array[24][28]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[24][26]~regout\);

-- Location: LCCOMB_X16_Y14_N14
\ID|Mux5~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux5~4_combout\ = (\DF1|q\(33) & (\DF1|q\(34))) # (!\DF1|q\(33) & ((\DF1|q\(34) & ((\ID|register_array[24][26]~regout\))) # (!\DF1|q\(34) & (\ID|register_array[16][26]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(33),
	datab => \DF1|q\(34),
	datac => \ID|register_array[16][26]~regout\,
	datad => \ID|register_array[24][26]~regout\,
	combout => \ID|Mux5~4_combout\);

-- Location: LCFF_X21_Y17_N21
\ID|register_array[20][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~63_combout\,
	sload => VCC,
	ena => \ID|register_array[20][26]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[20][26]~regout\);

-- Location: LCCOMB_X21_Y17_N20
\ID|Mux5~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux5~5_combout\ = (\ID|Mux5~4_combout\ & ((\ID|register_array[28][26]~regout\) # ((!\DF1|q\(33))))) # (!\ID|Mux5~4_combout\ & (((\ID|register_array[20][26]~regout\ & \DF1|q\(33)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[28][26]~regout\,
	datab => \ID|Mux5~4_combout\,
	datac => \ID|register_array[20][26]~regout\,
	datad => \DF1|q\(33),
	combout => \ID|Mux5~5_combout\);

-- Location: LCCOMB_X25_Y9_N8
\ID|Mux5~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux5~6_combout\ = (\DF1|q\(31) & (((\DF1|q\(32))))) # (!\DF1|q\(31) & ((\DF1|q\(32) & (\ID|Mux5~3_combout\)) # (!\DF1|q\(32) & ((\ID|Mux5~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux5~3_combout\,
	datab => \ID|Mux5~5_combout\,
	datac => \DF1|q\(31),
	datad => \DF1|q\(32),
	combout => \ID|Mux5~6_combout\);

-- Location: LCFF_X24_Y14_N19
\ID|register_array[31][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~63_combout\,
	sload => VCC,
	ena => \ID|register_array[31][24]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[31][26]~regout\);

-- Location: LCFF_X24_Y14_N25
\ID|register_array[27][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~63_combout\,
	sload => VCC,
	ena => \ID|register_array[27][12]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[27][26]~regout\);

-- Location: LCFF_X25_Y14_N5
\ID|register_array[23][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~63_combout\,
	sload => VCC,
	ena => \ID|register_array[23][5]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[23][26]~regout\);

-- Location: LCFF_X25_Y14_N15
\ID|register_array[19][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~63_combout\,
	sload => VCC,
	ena => \ID|register_array[19][28]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[19][26]~regout\);

-- Location: LCCOMB_X25_Y14_N14
\ID|Mux5~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux5~7_combout\ = (\DF1|q\(33) & ((\ID|register_array[23][26]~regout\) # ((\DF1|q\(34))))) # (!\DF1|q\(33) & (((\ID|register_array[19][26]~regout\ & !\DF1|q\(34)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(33),
	datab => \ID|register_array[23][26]~regout\,
	datac => \ID|register_array[19][26]~regout\,
	datad => \DF1|q\(34),
	combout => \ID|Mux5~7_combout\);

-- Location: LCCOMB_X24_Y14_N24
\ID|Mux5~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux5~8_combout\ = (\DF1|q\(34) & ((\ID|Mux5~7_combout\ & (\ID|register_array[31][26]~regout\)) # (!\ID|Mux5~7_combout\ & ((\ID|register_array[27][26]~regout\))))) # (!\DF1|q\(34) & (((\ID|Mux5~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(34),
	datab => \ID|register_array[31][26]~regout\,
	datac => \ID|register_array[27][26]~regout\,
	datad => \ID|Mux5~7_combout\,
	combout => \ID|Mux5~8_combout\);

-- Location: LCCOMB_X25_Y9_N26
\ID|Mux5~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux5~9_combout\ = (\ID|Mux5~6_combout\ & (((\ID|Mux5~8_combout\) # (!\DF1|q\(31))))) # (!\ID|Mux5~6_combout\ & (\ID|Mux5~1_combout\ & (\DF1|q\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux5~1_combout\,
	datab => \ID|Mux5~6_combout\,
	datac => \DF1|q\(31),
	datad => \ID|Mux5~8_combout\,
	combout => \ID|Mux5~9_combout\);

-- Location: LCCOMB_X25_Y17_N16
\DF2|q~190\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF2|q~190_combout\ = (!\HU|StallF~14_combout\ & ((\DF1|q\(35) & ((\ID|Mux5~9_combout\))) # (!\DF1|q\(35) & (\ID|Mux5~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux5~19_combout\,
	datab => \ID|Mux5~9_combout\,
	datac => \DF1|q\(35),
	datad => \HU|StallF~14_combout\,
	combout => \DF2|q~190_combout\);

-- Location: LCFF_X25_Y17_N17
\DF2|q[113]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF2|q~190_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF2|q\(113));

-- Location: LCCOMB_X31_Y17_N10
\EXE|IEEE_ADD|exp_sub_uu|Add1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|exp_sub_uu|Add1~2_combout\ = (\DF2|q\(111) & ((\DF2|q\(79) & (!\EXE|IEEE_ADD|exp_sub_uu|Add1~1\)) # (!\DF2|q\(79) & ((\EXE|IEEE_ADD|exp_sub_uu|Add1~1\) # (GND))))) # (!\DF2|q\(111) & ((\DF2|q\(79) & (\EXE|IEEE_ADD|exp_sub_uu|Add1~1\ & VCC)) 
-- # (!\DF2|q\(79) & (!\EXE|IEEE_ADD|exp_sub_uu|Add1~1\))))
-- \EXE|IEEE_ADD|exp_sub_uu|Add1~3\ = CARRY((\DF2|q\(111) & ((!\EXE|IEEE_ADD|exp_sub_uu|Add1~1\) # (!\DF2|q\(79)))) # (!\DF2|q\(111) & (!\DF2|q\(79) & !\EXE|IEEE_ADD|exp_sub_uu|Add1~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DF2|q\(111),
	datab => \DF2|q\(79),
	datad => VCC,
	cin => \EXE|IEEE_ADD|exp_sub_uu|Add1~1\,
	combout => \EXE|IEEE_ADD|exp_sub_uu|Add1~2_combout\,
	cout => \EXE|IEEE_ADD|exp_sub_uu|Add1~3\);

-- Location: LCCOMB_X31_Y17_N12
\EXE|IEEE_ADD|exp_sub_uu|Add1~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|exp_sub_uu|Add1~4_combout\ = ((\DF2|q\(80) $ (\DF2|q\(112) $ (\EXE|IEEE_ADD|exp_sub_uu|Add1~3\)))) # (GND)
-- \EXE|IEEE_ADD|exp_sub_uu|Add1~5\ = CARRY((\DF2|q\(80) & ((!\EXE|IEEE_ADD|exp_sub_uu|Add1~3\) # (!\DF2|q\(112)))) # (!\DF2|q\(80) & (!\DF2|q\(112) & !\EXE|IEEE_ADD|exp_sub_uu|Add1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DF2|q\(80),
	datab => \DF2|q\(112),
	datad => VCC,
	cin => \EXE|IEEE_ADD|exp_sub_uu|Add1~3\,
	combout => \EXE|IEEE_ADD|exp_sub_uu|Add1~4_combout\,
	cout => \EXE|IEEE_ADD|exp_sub_uu|Add1~5\);

-- Location: LCCOMB_X31_Y17_N14
\EXE|IEEE_ADD|exp_sub_uu|Add1~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|exp_sub_uu|Add1~6_combout\ = (\DF2|q\(81) & ((\DF2|q\(113) & (!\EXE|IEEE_ADD|exp_sub_uu|Add1~5\)) # (!\DF2|q\(113) & (\EXE|IEEE_ADD|exp_sub_uu|Add1~5\ & VCC)))) # (!\DF2|q\(81) & ((\DF2|q\(113) & ((\EXE|IEEE_ADD|exp_sub_uu|Add1~5\) # (GND))) 
-- # (!\DF2|q\(113) & (!\EXE|IEEE_ADD|exp_sub_uu|Add1~5\))))
-- \EXE|IEEE_ADD|exp_sub_uu|Add1~7\ = CARRY((\DF2|q\(81) & (\DF2|q\(113) & !\EXE|IEEE_ADD|exp_sub_uu|Add1~5\)) # (!\DF2|q\(81) & ((\DF2|q\(113)) # (!\EXE|IEEE_ADD|exp_sub_uu|Add1~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DF2|q\(81),
	datab => \DF2|q\(113),
	datad => VCC,
	cin => \EXE|IEEE_ADD|exp_sub_uu|Add1~5\,
	combout => \EXE|IEEE_ADD|exp_sub_uu|Add1~6_combout\,
	cout => \EXE|IEEE_ADD|exp_sub_uu|Add1~7\);

-- Location: LCCOMB_X31_Y17_N16
\EXE|IEEE_ADD|exp_sub_uu|Add1~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|exp_sub_uu|Add1~8_combout\ = ((\DF2|q\(82) $ (\DF2|q\(114) $ (\EXE|IEEE_ADD|exp_sub_uu|Add1~7\)))) # (GND)
-- \EXE|IEEE_ADD|exp_sub_uu|Add1~9\ = CARRY((\DF2|q\(82) & ((!\EXE|IEEE_ADD|exp_sub_uu|Add1~7\) # (!\DF2|q\(114)))) # (!\DF2|q\(82) & (!\DF2|q\(114) & !\EXE|IEEE_ADD|exp_sub_uu|Add1~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DF2|q\(82),
	datab => \DF2|q\(114),
	datad => VCC,
	cin => \EXE|IEEE_ADD|exp_sub_uu|Add1~7\,
	combout => \EXE|IEEE_ADD|exp_sub_uu|Add1~8_combout\,
	cout => \EXE|IEEE_ADD|exp_sub_uu|Add1~9\);

-- Location: LCCOMB_X31_Y17_N18
\EXE|IEEE_ADD|exp_sub_uu|Add1~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|exp_sub_uu|Add1~10_combout\ = (\DF2|q\(83) & ((\DF2|q\(115) & (!\EXE|IEEE_ADD|exp_sub_uu|Add1~9\)) # (!\DF2|q\(115) & (\EXE|IEEE_ADD|exp_sub_uu|Add1~9\ & VCC)))) # (!\DF2|q\(83) & ((\DF2|q\(115) & ((\EXE|IEEE_ADD|exp_sub_uu|Add1~9\) # 
-- (GND))) # (!\DF2|q\(115) & (!\EXE|IEEE_ADD|exp_sub_uu|Add1~9\))))
-- \EXE|IEEE_ADD|exp_sub_uu|Add1~11\ = CARRY((\DF2|q\(83) & (\DF2|q\(115) & !\EXE|IEEE_ADD|exp_sub_uu|Add1~9\)) # (!\DF2|q\(83) & ((\DF2|q\(115)) # (!\EXE|IEEE_ADD|exp_sub_uu|Add1~9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DF2|q\(83),
	datab => \DF2|q\(115),
	datad => VCC,
	cin => \EXE|IEEE_ADD|exp_sub_uu|Add1~9\,
	combout => \EXE|IEEE_ADD|exp_sub_uu|Add1~10_combout\,
	cout => \EXE|IEEE_ADD|exp_sub_uu|Add1~11\);

-- Location: LCCOMB_X31_Y17_N22
\EXE|IEEE_ADD|exp_sub_uu|Add1~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|exp_sub_uu|Add1~14_combout\ = \DF2|q\(117) $ (\DF2|q\(85) $ (!\EXE|IEEE_ADD|exp_sub_uu|Add1~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101101001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DF2|q\(117),
	datab => \DF2|q\(85),
	cin => \EXE|IEEE_ADD|exp_sub_uu|Add1~13\,
	combout => \EXE|IEEE_ADD|exp_sub_uu|Add1~14_combout\);

-- Location: LCCOMB_X31_Y17_N6
\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~29_combout\ = (\EXE|IEEE_ADD|exp_sub_uu|LessThan0~14_combout\ & ((\EXE|IEEE_ADD|exp_sub_uu|Add1~12_combout\) # ((\EXE|IEEE_ADD|exp_sub_uu|Add1~14_combout\) # (\EXE|IEEE_ADD|exp_sub_uu|Add1~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|exp_sub_uu|Add1~12_combout\,
	datab => \EXE|IEEE_ADD|exp_sub_uu|Add1~14_combout\,
	datac => \EXE|IEEE_ADD|exp_sub_uu|LessThan0~14_combout\,
	datad => \EXE|IEEE_ADD|exp_sub_uu|Add1~10_combout\,
	combout => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~29_combout\);

-- Location: LCCOMB_X38_Y18_N24
\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~133\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~133_combout\ = (\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~29_combout\) # (\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~29_combout\,
	datad => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~28_combout\,
	combout => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~133_combout\);

-- Location: LCCOMB_X38_Y18_N0
\EXE|IEEE_ADD|swap2_uu|exit2[5]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|swap2_uu|exit2[5]~17_combout\ = (\EXE|IEEE_ADD|swap2_uu|should_swap~0_combout\ & (((\EXE|IEEE_ADD|swap_uu|exit1[5]~18_combout\)))) # (!\EXE|IEEE_ADD|swap2_uu|should_swap~0_combout\ & 
-- (\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~142_combout\ & ((!\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~133_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|swap2_uu|should_swap~0_combout\,
	datab => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~142_combout\,
	datac => \EXE|IEEE_ADD|swap_uu|exit1[5]~18_combout\,
	datad => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~133_combout\,
	combout => \EXE|IEEE_ADD|swap2_uu|exit2[5]~17_combout\);

-- Location: LCCOMB_X39_Y14_N30
\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~57_combout\ = (\EXE|IEEE_ADD|exp_sub_uu|LessThan0~14_combout\ & (!\DF2|q\(109))) # (!\EXE|IEEE_ADD|exp_sub_uu|LessThan0~14_combout\ & ((!\DF2|q\(77))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF2|q\(109),
	datab => \DF2|q\(77),
	datad => \EXE|IEEE_ADD|exp_sub_uu|LessThan0~14_combout\,
	combout => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~57_combout\);

-- Location: LCCOMB_X31_Y14_N16
\EXE|IEEE_ADD|exp_sub_uu|Add0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|exp_sub_uu|Add0~0_combout\ = (\DF2|q\(110) & ((GND) # (!\DF2|q\(78)))) # (!\DF2|q\(110) & (\DF2|q\(78) $ (GND)))
-- \EXE|IEEE_ADD|exp_sub_uu|Add0~1\ = CARRY((\DF2|q\(110)) # (!\DF2|q\(78)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF2|q\(110),
	datab => \DF2|q\(78),
	datad => VCC,
	combout => \EXE|IEEE_ADD|exp_sub_uu|Add0~0_combout\,
	cout => \EXE|IEEE_ADD|exp_sub_uu|Add0~1\);

-- Location: LCCOMB_X39_Y14_N26
\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~162\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~162_combout\ = ((\EXE|IEEE_ADD|exp_sub_uu|LessThan0~14_combout\ & (\EXE|IEEE_ADD|exp_sub_uu|Add1~0_combout\)) # (!\EXE|IEEE_ADD|exp_sub_uu|LessThan0~14_combout\ & 
-- ((\EXE|IEEE_ADD|exp_sub_uu|Add0~0_combout\)))) # (!\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~57_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|exp_sub_uu|Add1~0_combout\,
	datab => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~57_combout\,
	datac => \EXE|IEEE_ADD|exp_sub_uu|Add0~0_combout\,
	datad => \EXE|IEEE_ADD|exp_sub_uu|LessThan0~14_combout\,
	combout => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~162_combout\);

-- Location: LCCOMB_X25_Y13_N4
\ResultW[21]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \ResultW[21]~21_combout\ = (\DF4|q\(5) & ((\DF4|q\(60)))) # (!\DF4|q\(5) & (\DF4|q\(28)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF4|q\(28),
	datac => \DF4|q\(5),
	datad => \DF4|q\(60),
	combout => \ResultW[21]~21_combout\);

-- Location: LCCOMB_X31_Y13_N28
\EXE|WriteDataE[21]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|WriteDataE[21]~22_combout\ = (!\HU|ForwardBE\(1) & ((\EXE|Equal2~1_combout\ & ((\ResultW[21]~21_combout\))) # (!\EXE|Equal2~1_combout\ & (\DF2|q\(76)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HU|ForwardBE\(1),
	datab => \DF2|q\(76),
	datac => \EXE|Equal2~1_combout\,
	datad => \ResultW[21]~21_combout\,
	combout => \EXE|WriteDataE[21]~22_combout\);

-- Location: LCCOMB_X31_Y13_N20
\DF3|q~229\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q~229_combout\ = (!\nreset~combout\ & ((\EXE|WriteDataE[21]~22_combout\) # ((\DF3|q\(61) & \HU|ForwardBE\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF3|q\(61),
	datab => \EXE|WriteDataE[21]~22_combout\,
	datac => \nreset~combout\,
	datad => \HU|ForwardBE\(1),
	combout => \DF3|q~229_combout\);

-- Location: LCFF_X31_Y13_N21
\DF3|q[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF3|q~229_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF3|q\(29));

-- Location: LCCOMB_X29_Y14_N8
\ResultW[22]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \ResultW[22]~22_combout\ = (\DF4|q\(5) & ((\DF4|q\(61)))) # (!\DF4|q\(5) & (\DF4|q\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF4|q\(29),
	datab => \DF4|q\(61),
	datac => \DF4|q\(5),
	combout => \ResultW[22]~22_combout\);

-- Location: LCCOMB_X29_Y14_N30
\EXE|WriteDataE[22]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|WriteDataE[22]~20_combout\ = (!\HU|ForwardBE\(1) & ((\EXE|Equal2~1_combout\ & ((\ResultW[22]~22_combout\))) # (!\EXE|Equal2~1_combout\ & (\DF2|q\(77)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF2|q\(77),
	datab => \HU|ForwardBE\(1),
	datac => \EXE|Equal2~1_combout\,
	datad => \ResultW[22]~22_combout\,
	combout => \EXE|WriteDataE[22]~20_combout\);

-- Location: LCFF_X19_Y15_N5
\ID|register_array[29][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~58_combout\,
	sload => VCC,
	ena => \ID|register_array[29][19]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[29][21]~regout\);

-- Location: LCFF_X20_Y14_N21
\ID|register_array[21][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~58_combout\,
	sload => VCC,
	ena => \ID|register_array[21][27]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[21][21]~regout\);

-- Location: LCCOMB_X20_Y14_N20
\ID|Mux10~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux10~1_combout\ = (\ID|Mux10~0_combout\ & ((\ID|register_array[29][21]~regout\) # ((!\DF1|q\(33))))) # (!\ID|Mux10~0_combout\ & (((\ID|register_array[21][21]~regout\ & \DF1|q\(33)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux10~0_combout\,
	datab => \ID|register_array[29][21]~regout\,
	datac => \ID|register_array[21][21]~regout\,
	datad => \DF1|q\(33),
	combout => \ID|Mux10~1_combout\);

-- Location: LCFF_X26_Y14_N3
\ID|register_array[31][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~58_combout\,
	sload => VCC,
	ena => \ID|register_array[31][24]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[31][21]~regout\);

-- Location: LCCOMB_X26_Y14_N2
\ID|Mux10~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux10~8_combout\ = (\ID|Mux10~7_combout\ & (((\ID|register_array[31][21]~regout\) # (!\DF1|q\(33))))) # (!\ID|Mux10~7_combout\ & (\ID|register_array[23][21]~regout\ & ((\DF1|q\(33)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux10~7_combout\,
	datab => \ID|register_array[23][21]~regout\,
	datac => \ID|register_array[31][21]~regout\,
	datad => \DF1|q\(33),
	combout => \ID|Mux10~8_combout\);

-- Location: LCCOMB_X23_Y16_N14
\ID|Mux10~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux10~9_combout\ = (\ID|Mux10~6_combout\ & (((\ID|Mux10~8_combout\) # (!\DF1|q\(31))))) # (!\ID|Mux10~6_combout\ & (\ID|Mux10~1_combout\ & ((\DF1|q\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux10~6_combout\,
	datab => \ID|Mux10~1_combout\,
	datac => \ID|Mux10~8_combout\,
	datad => \DF1|q\(31),
	combout => \ID|Mux10~9_combout\);

-- Location: LCCOMB_X23_Y15_N16
\DF2|q~186\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF2|q~186_combout\ = (!\HU|StallF~14_combout\ & ((\DF1|q\(35) & ((\ID|Mux10~9_combout\))) # (!\DF1|q\(35) & (\ID|Mux10~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux10~19_combout\,
	datab => \ID|Mux10~9_combout\,
	datac => \DF1|q\(35),
	datad => \HU|StallF~14_combout\,
	combout => \DF2|q~186_combout\);

-- Location: LCFF_X23_Y15_N17
\DF2|q[108]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF2|q~186_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF2|q\(108));

-- Location: LCFF_X24_Y10_N31
\ID|register_array[7][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~59_combout\,
	sload => VCC,
	ena => \ID|register_array[7][16]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[7][22]~regout\);

-- Location: LCFF_X24_Y10_N13
\ID|register_array[6][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~59_combout\,
	sload => VCC,
	ena => \ID|register_array[6][5]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[6][22]~regout\);

-- Location: LCCOMB_X24_Y10_N12
\ID|Mux9~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux9~13_combout\ = (\ID|Mux9~12_combout\ & ((\ID|register_array[7][22]~regout\) # ((!\DF1|q\(32))))) # (!\ID|Mux9~12_combout\ & (((\ID|register_array[6][22]~regout\ & \DF1|q\(32)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux9~12_combout\,
	datab => \ID|register_array[7][22]~regout\,
	datac => \ID|register_array[6][22]~regout\,
	datad => \DF1|q\(32),
	combout => \ID|Mux9~13_combout\);

-- Location: LCCOMB_X24_Y15_N2
\ID|Mux9~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux9~16_combout\ = (\DF1|q\(33) & (((\ID|Mux9~13_combout\) # (\DF1|q\(34))))) # (!\DF1|q\(33) & (\ID|Mux9~15_combout\ & ((!\DF1|q\(34)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux9~15_combout\,
	datab => \DF1|q\(33),
	datac => \ID|Mux9~13_combout\,
	datad => \DF1|q\(34),
	combout => \ID|Mux9~16_combout\);

-- Location: LCFF_X16_Y10_N27
\ID|register_array[11][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~59_combout\,
	sload => VCC,
	ena => \ID|register_array[11][6]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[11][22]~regout\);

-- Location: LCFF_X16_Y10_N1
\ID|register_array[9][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~59_combout\,
	sload => VCC,
	ena => \ID|register_array[9][9]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[9][22]~regout\);

-- Location: LCFF_X16_Y11_N11
\ID|register_array[8][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~59_combout\,
	sload => VCC,
	ena => \ID|register_array[8][16]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[8][22]~regout\);

-- Location: LCFF_X16_Y11_N1
\ID|register_array[10][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~59_combout\,
	sload => VCC,
	ena => \ID|register_array[10][10]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[10][22]~regout\);

-- Location: LCCOMB_X16_Y11_N10
\ID|Mux9~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux9~10_combout\ = (\DF1|q\(31) & (\DF1|q\(32))) # (!\DF1|q\(31) & ((\DF1|q\(32) & ((\ID|register_array[10][22]~regout\))) # (!\DF1|q\(32) & (\ID|register_array[8][22]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(31),
	datab => \DF1|q\(32),
	datac => \ID|register_array[8][22]~regout\,
	datad => \ID|register_array[10][22]~regout\,
	combout => \ID|Mux9~10_combout\);

-- Location: LCCOMB_X16_Y10_N0
\ID|Mux9~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux9~11_combout\ = (\DF1|q\(31) & ((\ID|Mux9~10_combout\ & (\ID|register_array[11][22]~regout\)) # (!\ID|Mux9~10_combout\ & ((\ID|register_array[9][22]~regout\))))) # (!\DF1|q\(31) & (((\ID|Mux9~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(31),
	datab => \ID|register_array[11][22]~regout\,
	datac => \ID|register_array[9][22]~regout\,
	datad => \ID|Mux9~10_combout\,
	combout => \ID|Mux9~11_combout\);

-- Location: LCCOMB_X24_Y15_N28
\ID|Mux9~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux9~19_combout\ = (\ID|Mux9~16_combout\ & ((\ID|Mux9~18_combout\) # ((!\DF1|q\(34))))) # (!\ID|Mux9~16_combout\ & (((\DF1|q\(34) & \ID|Mux9~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux9~18_combout\,
	datab => \ID|Mux9~16_combout\,
	datac => \DF1|q\(34),
	datad => \ID|Mux9~11_combout\,
	combout => \ID|Mux9~19_combout\);

-- Location: LCCOMB_X29_Y14_N22
\DF2|q~187\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF2|q~187_combout\ = (!\HU|StallF~14_combout\ & ((\DF1|q\(35) & (\ID|Mux9~9_combout\)) # (!\DF1|q\(35) & ((\ID|Mux9~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux9~9_combout\,
	datab => \HU|StallF~14_combout\,
	datac => \DF1|q\(35),
	datad => \ID|Mux9~19_combout\,
	combout => \DF2|q~187_combout\);

-- Location: LCFF_X29_Y14_N23
\DF2|q[109]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF2|q~187_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF2|q\(109));

-- Location: DSPMULT_X28_Y18_N0
\EXE|IEEE_MUL|Mult0|auto_generated|mac_mult7\ : cycloneii_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 9,
	datab_clock => "none",
	datab_width => 9,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => \~GND~combout\,
	signb => \~GND~combout\,
	dataa => \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult7_DATAA_bus\,
	datab => \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult7_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult7_DATAOUT_bus\);

-- Location: LCCOMB_X26_Y12_N24
\DF4|q~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF4|q~25_combout\ = (\MEM|data_memory|auto_generated|q_a\(12) & !\nreset~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|data_memory|auto_generated|q_a\(12),
	datac => \nreset~combout\,
	combout => \DF4|q~25_combout\);

-- Location: LCFF_X26_Y12_N25
\DF4|q[51]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF4|q~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF4|q\(51));

-- Location: LCCOMB_X34_Y14_N26
\DF3|q~96\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q~96_combout\ = (\EXE|Ainput[12]~39_combout\ & ((\DF3|q[46]~37_combout\) # ((\DF3|q[68]~14_combout\ & \DF3|q[46]~36_combout\)))) # (!\EXE|Ainput[12]~39_combout\ & (\DF3|q[46]~37_combout\ & ((\DF3|q[68]~14_combout\) # (!\DF3|q[46]~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Ainput[12]~39_combout\,
	datab => \DF3|q[46]~37_combout\,
	datac => \DF3|q[68]~14_combout\,
	datad => \DF3|q[46]~36_combout\,
	combout => \DF3|q~96_combout\);

-- Location: LCCOMB_X30_Y11_N30
\DF4|q~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF4|q~28_combout\ = (\DF3|q\(53) & !\nreset~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF3|q\(53),
	datad => \nreset~combout\,
	combout => \DF4|q~28_combout\);

-- Location: LCFF_X30_Y11_N31
\DF4|q[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF4|q~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF4|q\(20));

-- Location: LCCOMB_X30_Y11_N28
\ID|register_array~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|register_array~50_combout\ = (!\nreset~combout\ & ((\DF4|q\(5) & (\DF4|q\(52))) # (!\DF4|q\(5) & ((\DF4|q\(20))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF4|q\(52),
	datab => \DF4|q\(20),
	datac => \DF4|q\(5),
	datad => \nreset~combout\,
	combout => \ID|register_array~50_combout\);

-- Location: LCFF_X18_Y11_N29
\ID|register_array[9][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~50_combout\,
	sload => VCC,
	ena => \ID|register_array[9][9]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[9][13]~regout\);

-- Location: LCFF_X18_Y11_N31
\ID|register_array[11][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~50_combout\,
	sload => VCC,
	ena => \ID|register_array[11][6]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[11][13]~regout\);

-- Location: LCCOMB_X18_Y11_N30
\ID|Mux50~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux50~13_combout\ = (\ID|Mux50~12_combout\ & (((\ID|register_array[11][13]~regout\) # (!\DF1|q\(26))))) # (!\ID|Mux50~12_combout\ & (\ID|register_array[9][13]~regout\ & ((\DF1|q\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux50~12_combout\,
	datab => \ID|register_array[9][13]~regout\,
	datac => \ID|register_array[11][13]~regout\,
	datad => \DF1|q\(26),
	combout => \ID|Mux50~13_combout\);

-- Location: LCFF_X23_Y9_N19
\ID|register_array[1][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~50_combout\,
	sload => VCC,
	ena => \ID|register_array[1][5]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[1][13]~regout\);

-- Location: LCFF_X23_Y11_N15
\ID|register_array[3][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~50_combout\,
	sload => VCC,
	ena => \ID|register_array[3][19]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[3][13]~regout\);

-- Location: LCCOMB_X23_Y11_N14
\ID|Mux50~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux50~14_combout\ = (\DF1|q\(26) & ((\DF1|q\(27) & ((\ID|register_array[3][13]~regout\))) # (!\DF1|q\(27) & (\ID|register_array[1][13]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(27),
	datab => \ID|register_array[1][13]~regout\,
	datac => \ID|register_array[3][13]~regout\,
	datad => \DF1|q\(26),
	combout => \ID|Mux50~14_combout\);

-- Location: LCCOMB_X26_Y11_N16
\ID|Mux50~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux50~15_combout\ = (\ID|Mux50~14_combout\) # ((\ID|register_array[2][13]~regout\ & (\DF1|q\(27) & !\DF1|q\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[2][13]~regout\,
	datab => \ID|Mux50~14_combout\,
	datac => \DF1|q\(27),
	datad => \DF1|q\(26),
	combout => \ID|Mux50~15_combout\);

-- Location: LCCOMB_X26_Y11_N18
\ID|Mux50~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux50~16_combout\ = (\DF1|q\(29) & ((\ID|Mux50~13_combout\) # ((\DF1|q\(28))))) # (!\DF1|q\(29) & (((\ID|Mux50~15_combout\ & !\DF1|q\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(29),
	datab => \ID|Mux50~13_combout\,
	datac => \ID|Mux50~15_combout\,
	datad => \DF1|q\(28),
	combout => \ID|Mux50~16_combout\);

-- Location: LCFF_X22_Y11_N23
\ID|register_array[12][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~50_combout\,
	sload => VCC,
	ena => \ID|register_array[12][10]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[12][13]~regout\);

-- Location: LCFF_X23_Y11_N1
\ID|register_array[13][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~50_combout\,
	sload => VCC,
	ena => \ID|register_array[13][4]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[13][13]~regout\);

-- Location: LCCOMB_X23_Y11_N0
\ID|Mux50~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux50~17_combout\ = (\DF1|q\(27) & (((\DF1|q\(26))))) # (!\DF1|q\(27) & ((\DF1|q\(26) & ((\ID|register_array[13][13]~regout\))) # (!\DF1|q\(26) & (\ID|register_array[12][13]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(27),
	datab => \ID|register_array[12][13]~regout\,
	datac => \ID|register_array[13][13]~regout\,
	datad => \DF1|q\(26),
	combout => \ID|Mux50~17_combout\);

-- Location: LCFF_X30_Y11_N29
\ID|register_array[15][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \ID|register_array~50_combout\,
	ena => \ID|register_array[15][11]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[15][13]~regout\);

-- Location: LCCOMB_X22_Y11_N30
\ID|Mux50~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux50~18_combout\ = (\ID|Mux50~17_combout\ & (((\ID|register_array[15][13]~regout\) # (!\DF1|q\(27))))) # (!\ID|Mux50~17_combout\ & (\ID|register_array[14][13]~regout\ & ((\DF1|q\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[14][13]~regout\,
	datab => \ID|Mux50~17_combout\,
	datac => \ID|register_array[15][13]~regout\,
	datad => \DF1|q\(27),
	combout => \ID|Mux50~18_combout\);

-- Location: LCCOMB_X26_Y11_N20
\ID|Mux50~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux50~19_combout\ = (\ID|Mux50~16_combout\ & (((\ID|Mux50~18_combout\) # (!\DF1|q\(28))))) # (!\ID|Mux50~16_combout\ & (\ID|Mux50~11_combout\ & ((\DF1|q\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux50~11_combout\,
	datab => \ID|Mux50~16_combout\,
	datac => \ID|Mux50~18_combout\,
	datad => \DF1|q\(28),
	combout => \ID|Mux50~19_combout\);

-- Location: LCFF_X16_Y15_N1
\ID|register_array[24][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~50_combout\,
	sload => VCC,
	ena => \ID|register_array[24][28]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[24][13]~regout\);

-- Location: LCFF_X16_Y15_N27
\ID|register_array[28][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~50_combout\,
	sload => VCC,
	ena => \ID|register_array[28][13]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[28][13]~regout\);

-- Location: LCCOMB_X16_Y15_N26
\ID|Mux50~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux50~5_combout\ = (\ID|Mux50~4_combout\ & (((\ID|register_array[28][13]~regout\) # (!\DF1|q\(29))))) # (!\ID|Mux50~4_combout\ & (\ID|register_array[24][13]~regout\ & ((\DF1|q\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux50~4_combout\,
	datab => \ID|register_array[24][13]~regout\,
	datac => \ID|register_array[28][13]~regout\,
	datad => \DF1|q\(29),
	combout => \ID|Mux50~5_combout\);

-- Location: LCCOMB_X16_Y15_N8
\ID|Mux50~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux50~6_combout\ = (\DF1|q\(26) & (((\DF1|q\(27))))) # (!\DF1|q\(26) & ((\DF1|q\(27) & (\ID|Mux50~3_combout\)) # (!\DF1|q\(27) & ((\ID|Mux50~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux50~3_combout\,
	datab => \ID|Mux50~5_combout\,
	datac => \DF1|q\(26),
	datad => \DF1|q\(27),
	combout => \ID|Mux50~6_combout\);

-- Location: LCFF_X19_Y14_N29
\ID|register_array[25][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~50_combout\,
	sload => VCC,
	ena => \ID|register_array[25][6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[25][13]~regout\);

-- Location: LCFF_X18_Y15_N21
\ID|register_array[17][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~50_combout\,
	sload => VCC,
	ena => \ID|register_array[17][18]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[17][13]~regout\);

-- Location: LCCOMB_X19_Y14_N28
\ID|Mux50~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux50~0_combout\ = (\DF1|q\(29) & ((\DF1|q\(28)) # ((\ID|register_array[25][13]~regout\)))) # (!\DF1|q\(29) & (!\DF1|q\(28) & ((\ID|register_array[17][13]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(29),
	datab => \DF1|q\(28),
	datac => \ID|register_array[25][13]~regout\,
	datad => \ID|register_array[17][13]~regout\,
	combout => \ID|Mux50~0_combout\);

-- Location: LCFF_X18_Y14_N3
\ID|register_array[29][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~50_combout\,
	sload => VCC,
	ena => \ID|register_array[29][19]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[29][13]~regout\);

-- Location: LCCOMB_X18_Y14_N2
\ID|Mux50~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux50~1_combout\ = (\ID|Mux50~0_combout\ & (((\ID|register_array[29][13]~regout\) # (!\DF1|q\(28))))) # (!\ID|Mux50~0_combout\ & (\ID|register_array[21][13]~regout\ & ((\DF1|q\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[21][13]~regout\,
	datab => \ID|Mux50~0_combout\,
	datac => \ID|register_array[29][13]~regout\,
	datad => \DF1|q\(28),
	combout => \ID|Mux50~1_combout\);

-- Location: LCCOMB_X16_Y15_N18
\ID|Mux50~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux50~9_combout\ = (\ID|Mux50~6_combout\ & ((\ID|Mux50~8_combout\) # ((!\DF1|q\(26))))) # (!\ID|Mux50~6_combout\ & (((\DF1|q\(26) & \ID|Mux50~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux50~8_combout\,
	datab => \ID|Mux50~6_combout\,
	datac => \DF1|q\(26),
	datad => \ID|Mux50~1_combout\,
	combout => \ID|Mux50~9_combout\);

-- Location: LCCOMB_X26_Y17_N4
\DF2|q~210\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF2|q~210_combout\ = (!\HU|StallF~14_combout\ & ((\DF1|q\(30) & ((\ID|Mux50~9_combout\))) # (!\DF1|q\(30) & (\ID|Mux50~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HU|StallF~14_combout\,
	datab => \ID|Mux50~19_combout\,
	datac => \ID|Mux50~9_combout\,
	datad => \DF1|q\(30),
	combout => \DF2|q~210_combout\);

-- Location: LCCOMB_X37_Y12_N2
\DF3|q~219\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q~219_combout\ = (!\nreset~combout\ & ((\EXE|WriteDataE[11]~42_combout\) # ((\HU|ForwardBE\(1) & \DF3|q\(51)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nreset~combout\,
	datab => \HU|ForwardBE\(1),
	datac => \EXE|WriteDataE[11]~42_combout\,
	datad => \DF3|q\(51),
	combout => \DF3|q~219_combout\);

-- Location: LCFF_X37_Y12_N3
\DF3|q[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF3|q~219_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF3|q\(19));

-- Location: LCCOMB_X36_Y15_N12
\DF3|q~220\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q~220_combout\ = (!\nreset~combout\ & ((\EXE|WriteDataE[12]~40_combout\) # ((\DF3|q\(52) & \HU|ForwardBE\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|WriteDataE[12]~40_combout\,
	datab => \DF3|q\(52),
	datac => \HU|ForwardBE\(1),
	datad => \nreset~combout\,
	combout => \DF3|q~220_combout\);

-- Location: LCFF_X36_Y15_N13
\DF3|q[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF3|q~220_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF3|q\(20));

-- Location: LCFF_X31_Y15_N9
\DF2|q[68]~_Duplicate_2\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \DF2|q~210_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF2|q[68]~_Duplicate_2_regout\);

-- Location: LCCOMB_X36_Y15_N30
\EXE|WriteDataE[13]~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|WriteDataE[13]~38_combout\ = (!\HU|ForwardBE\(1) & ((\EXE|Equal2~1_combout\ & (\ResultW[13]~13_combout\)) # (!\EXE|Equal2~1_combout\ & ((\DF2|q[68]~_Duplicate_2_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ResultW[13]~13_combout\,
	datab => \DF2|q[68]~_Duplicate_2_regout\,
	datac => \HU|ForwardBE\(1),
	datad => \EXE|Equal2~1_combout\,
	combout => \EXE|WriteDataE[13]~38_combout\);

-- Location: LCCOMB_X36_Y15_N14
\DF3|q~221\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q~221_combout\ = (!\nreset~combout\ & ((\EXE|WriteDataE[13]~38_combout\) # ((\DF3|q\(53) & \HU|ForwardBE\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF3|q\(53),
	datab => \EXE|WriteDataE[13]~38_combout\,
	datac => \HU|ForwardBE\(1),
	datad => \nreset~combout\,
	combout => \DF3|q~221_combout\);

-- Location: LCFF_X36_Y15_N15
\DF3|q[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF3|q~221_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF3|q\(21));

-- Location: LCCOMB_X37_Y14_N6
\DF3|q~222\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q~222_combout\ = (!\nreset~combout\ & ((\EXE|WriteDataE[14]~36_combout\) # ((\HU|ForwardBE\(1) & \DF3|q\(54)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HU|ForwardBE\(1),
	datab => \DF3|q\(54),
	datac => \nreset~combout\,
	datad => \EXE|WriteDataE[14]~36_combout\,
	combout => \DF3|q~222_combout\);

-- Location: LCFF_X37_Y14_N7
\DF3|q[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF3|q~222_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF3|q\(22));

-- Location: LCFF_X24_Y9_N3
\ID|register_array[3][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~35_combout\,
	sload => VCC,
	ena => \ID|register_array[3][19]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[3][1]~regout\);

-- Location: LCFF_X24_Y11_N9
\ID|register_array[1][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~34_combout\,
	sload => VCC,
	ena => \ID|register_array[1][5]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[1][1]~regout\);

-- Location: LCCOMB_X24_Y11_N8
\ID|Mux30~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux30~14_combout\ = (\DF1|q\(31) & ((\DF1|q\(32) & (\ID|register_array[3][1]~regout\)) # (!\DF1|q\(32) & ((\ID|register_array[1][1]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(32),
	datab => \ID|register_array[3][1]~regout\,
	datac => \ID|register_array[1][1]~regout\,
	datad => \DF1|q\(31),
	combout => \ID|Mux30~14_combout\);

-- Location: LCFF_X24_Y11_N27
\ID|register_array[2][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~35_combout\,
	sload => VCC,
	ena => \ID|register_array[2][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[2][1]~regout\);

-- Location: LCCOMB_X24_Y11_N26
\ID|Mux30~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux30~15_combout\ = (\ID|Mux30~14_combout\) # ((\DF1|q\(32) & (\ID|register_array[2][1]~regout\ & !\DF1|q\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(32),
	datab => \ID|Mux30~14_combout\,
	datac => \ID|register_array[2][1]~regout\,
	datad => \DF1|q\(31),
	combout => \ID|Mux30~15_combout\);

-- Location: LCFF_X20_Y10_N31
\ID|register_array[11][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~35_combout\,
	sload => VCC,
	ena => \ID|register_array[11][6]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[11][1]~regout\);

-- Location: LCFF_X20_Y10_N29
\ID|register_array[9][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~34_combout\,
	sload => VCC,
	ena => \ID|register_array[9][9]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[9][1]~regout\);

-- Location: LCCOMB_X20_Y10_N28
\ID|Mux30~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux30~13_combout\ = (\ID|Mux30~12_combout\ & ((\ID|register_array[11][1]~regout\) # ((!\DF1|q\(31))))) # (!\ID|Mux30~12_combout\ & (((\ID|register_array[9][1]~regout\ & \DF1|q\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux30~12_combout\,
	datab => \ID|register_array[11][1]~regout\,
	datac => \ID|register_array[9][1]~regout\,
	datad => \DF1|q\(31),
	combout => \ID|Mux30~13_combout\);

-- Location: LCCOMB_X24_Y11_N4
\ID|Mux30~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux30~16_combout\ = (\DF1|q\(34) & (((\DF1|q\(33)) # (\ID|Mux30~13_combout\)))) # (!\DF1|q\(34) & (\ID|Mux30~15_combout\ & (!\DF1|q\(33))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(34),
	datab => \ID|Mux30~15_combout\,
	datac => \DF1|q\(33),
	datad => \ID|Mux30~13_combout\,
	combout => \ID|Mux30~16_combout\);

-- Location: LCCOMB_X20_Y8_N14
\ID|Mux30~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux30~17_combout\ = (\DF1|q\(32) & (\DF1|q\(31))) # (!\DF1|q\(32) & ((\DF1|q\(31) & ((\ID|register_array[13][1]~regout\))) # (!\DF1|q\(31) & (\ID|register_array[12][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(32),
	datab => \DF1|q\(31),
	datac => \ID|register_array[12][1]~regout\,
	datad => \ID|register_array[13][1]~regout\,
	combout => \ID|Mux30~17_combout\);

-- Location: LCFF_X21_Y8_N7
\ID|register_array[15][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~35_combout\,
	sload => VCC,
	ena => \ID|register_array[15][11]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[15][1]~regout\);

-- Location: LCCOMB_X21_Y8_N6
\ID|Mux30~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux30~18_combout\ = (\ID|Mux30~17_combout\ & (((\ID|register_array[15][1]~regout\) # (!\DF1|q\(32))))) # (!\ID|Mux30~17_combout\ & (\ID|register_array[14][1]~regout\ & ((\DF1|q\(32)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[14][1]~regout\,
	datab => \ID|Mux30~17_combout\,
	datac => \ID|register_array[15][1]~regout\,
	datad => \DF1|q\(32),
	combout => \ID|Mux30~18_combout\);

-- Location: LCCOMB_X24_Y11_N30
\ID|Mux30~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux30~19_combout\ = (\ID|Mux30~16_combout\ & (((\ID|Mux30~18_combout\) # (!\DF1|q\(33))))) # (!\ID|Mux30~16_combout\ & (\ID|Mux30~11_combout\ & (\DF1|q\(33))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux30~11_combout\,
	datab => \ID|Mux30~16_combout\,
	datac => \DF1|q\(33),
	datad => \ID|Mux30~18_combout\,
	combout => \ID|Mux30~19_combout\);

-- Location: LCFF_X19_Y12_N25
\ID|register_array[19][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~35_combout\,
	sload => VCC,
	ena => \ID|register_array[19][28]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[19][1]~regout\);

-- Location: LCFF_X21_Y14_N1
\ID|register_array[27][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~35_combout\,
	sload => VCC,
	ena => \ID|register_array[27][12]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[27][1]~regout\);

-- Location: LCCOMB_X19_Y12_N24
\ID|Mux30~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux30~7_combout\ = (\DF1|q\(33) & (\DF1|q\(34))) # (!\DF1|q\(33) & ((\DF1|q\(34) & ((\ID|register_array[27][1]~regout\))) # (!\DF1|q\(34) & (\ID|register_array[19][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(33),
	datab => \DF1|q\(34),
	datac => \ID|register_array[19][1]~regout\,
	datad => \ID|register_array[27][1]~regout\,
	combout => \ID|Mux30~7_combout\);

-- Location: LCFF_X18_Y12_N27
\ID|register_array[31][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~35_combout\,
	sload => VCC,
	ena => \ID|register_array[31][24]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[31][1]~regout\);

-- Location: LCCOMB_X18_Y12_N26
\ID|Mux30~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux30~8_combout\ = (\ID|Mux30~7_combout\ & (((\ID|register_array[31][1]~regout\) # (!\DF1|q\(33))))) # (!\ID|Mux30~7_combout\ & (\ID|register_array[23][1]~regout\ & ((\DF1|q\(33)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[23][1]~regout\,
	datab => \ID|Mux30~7_combout\,
	datac => \ID|register_array[31][1]~regout\,
	datad => \DF1|q\(33),
	combout => \ID|Mux30~8_combout\);

-- Location: LCFF_X22_Y13_N27
\ID|register_array[22][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~35_combout\,
	sload => VCC,
	ena => \ID|register_array[22][23]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[22][1]~regout\);

-- Location: LCFF_X22_Y13_N21
\ID|register_array[18][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~35_combout\,
	sload => VCC,
	ena => \ID|register_array[18][11]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[18][1]~regout\);

-- Location: LCCOMB_X22_Y13_N20
\ID|Mux30~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux30~2_combout\ = (\DF1|q\(33) & ((\ID|register_array[22][1]~regout\) # ((\DF1|q\(34))))) # (!\DF1|q\(33) & (((\ID|register_array[18][1]~regout\ & !\DF1|q\(34)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(33),
	datab => \ID|register_array[22][1]~regout\,
	datac => \ID|register_array[18][1]~regout\,
	datad => \DF1|q\(34),
	combout => \ID|Mux30~2_combout\);

-- Location: LCFF_X23_Y12_N23
\ID|register_array[30][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~35_combout\,
	sload => VCC,
	ena => \ID|register_array[30][20]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[30][1]~regout\);

-- Location: LCFF_X23_Y12_N29
\ID|register_array[26][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \ID|register_array~35_combout\,
	ena => \ID|register_array[26][25]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[26][1]~regout\);

-- Location: LCCOMB_X23_Y12_N22
\ID|Mux30~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux30~3_combout\ = (\DF1|q\(34) & ((\ID|Mux30~2_combout\ & (\ID|register_array[30][1]~regout\)) # (!\ID|Mux30~2_combout\ & ((\ID|register_array[26][1]~regout\))))) # (!\DF1|q\(34) & (\ID|Mux30~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(34),
	datab => \ID|Mux30~2_combout\,
	datac => \ID|register_array[30][1]~regout\,
	datad => \ID|register_array[26][1]~regout\,
	combout => \ID|Mux30~3_combout\);

-- Location: LCCOMB_X15_Y13_N0
\ID|Mux30~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux30~6_combout\ = (\DF1|q\(32) & (((\ID|Mux30~3_combout\) # (\DF1|q\(31))))) # (!\DF1|q\(32) & (\ID|Mux30~5_combout\ & ((!\DF1|q\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux30~5_combout\,
	datab => \DF1|q\(32),
	datac => \ID|Mux30~3_combout\,
	datad => \DF1|q\(31),
	combout => \ID|Mux30~6_combout\);

-- Location: LCCOMB_X15_Y13_N10
\ID|Mux30~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux30~9_combout\ = (\ID|Mux30~6_combout\ & (((\ID|Mux30~8_combout\) # (!\DF1|q\(31))))) # (!\ID|Mux30~6_combout\ & (\ID|Mux30~1_combout\ & ((\DF1|q\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux30~1_combout\,
	datab => \ID|Mux30~8_combout\,
	datac => \ID|Mux30~6_combout\,
	datad => \DF1|q\(31),
	combout => \ID|Mux30~9_combout\);

-- Location: LCCOMB_X27_Y15_N6
\DF2|q~166\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF2|q~166_combout\ = (!\HU|StallF~14_combout\ & ((\DF1|q\(35) & ((\ID|Mux30~9_combout\))) # (!\DF1|q\(35) & (\ID|Mux30~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HU|StallF~14_combout\,
	datab => \ID|Mux30~19_combout\,
	datac => \ID|Mux30~9_combout\,
	datad => \DF1|q\(35),
	combout => \DF2|q~166_combout\);

-- Location: LCFF_X21_Y16_N19
\ID|register_array[18][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~36_combout\,
	sload => VCC,
	ena => \ID|register_array[18][11]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[18][2]~regout\);

-- Location: LCCOMB_X21_Y16_N18
\ID|Mux29~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux29~2_combout\ = (\DF1|q\(34) & ((\ID|register_array[26][2]~regout\) # ((\DF1|q\(33))))) # (!\DF1|q\(34) & (((\ID|register_array[18][2]~regout\ & !\DF1|q\(33)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[26][2]~regout\,
	datab => \DF1|q\(34),
	datac => \ID|register_array[18][2]~regout\,
	datad => \DF1|q\(33),
	combout => \ID|Mux29~2_combout\);

-- Location: LCFF_X20_Y16_N11
\ID|register_array[30][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~37_combout\,
	sload => VCC,
	ena => \ID|register_array[30][20]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[30][2]~regout\);

-- Location: LCFF_X20_Y16_N1
\ID|register_array[22][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~37_combout\,
	sload => VCC,
	ena => \ID|register_array[22][23]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[22][2]~regout\);

-- Location: LCCOMB_X20_Y16_N10
\ID|Mux29~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux29~3_combout\ = (\DF1|q\(33) & ((\ID|Mux29~2_combout\ & (\ID|register_array[30][2]~regout\)) # (!\ID|Mux29~2_combout\ & ((\ID|register_array[22][2]~regout\))))) # (!\DF1|q\(33) & (\ID|Mux29~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(33),
	datab => \ID|Mux29~2_combout\,
	datac => \ID|register_array[30][2]~regout\,
	datad => \ID|register_array[22][2]~regout\,
	combout => \ID|Mux29~3_combout\);

-- Location: LCCOMB_X25_Y17_N2
\ID|Mux29~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux29~6_combout\ = (\DF1|q\(32) & (((\ID|Mux29~3_combout\) # (\DF1|q\(31))))) # (!\DF1|q\(32) & (\ID|Mux29~5_combout\ & ((!\DF1|q\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux29~5_combout\,
	datab => \ID|Mux29~3_combout\,
	datac => \DF1|q\(32),
	datad => \DF1|q\(31),
	combout => \ID|Mux29~6_combout\);

-- Location: LCFF_X24_Y14_N17
\ID|register_array[27][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~36_combout\,
	sload => VCC,
	ena => \ID|register_array[27][12]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[27][2]~regout\);

-- Location: LCCOMB_X25_Y14_N2
\ID|Mux29~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux29~7_combout\ = (\DF1|q\(33) & ((\ID|register_array[23][2]~regout\) # ((\DF1|q\(34))))) # (!\DF1|q\(33) & (((\ID|register_array[19][2]~regout\ & !\DF1|q\(34)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(33),
	datab => \ID|register_array[23][2]~regout\,
	datac => \ID|register_array[19][2]~regout\,
	datad => \DF1|q\(34),
	combout => \ID|Mux29~7_combout\);

-- Location: LCCOMB_X24_Y14_N16
\ID|Mux29~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux29~8_combout\ = (\DF1|q\(34) & ((\ID|Mux29~7_combout\ & (\ID|register_array[31][2]~regout\)) # (!\ID|Mux29~7_combout\ & ((\ID|register_array[27][2]~regout\))))) # (!\DF1|q\(34) & (((\ID|Mux29~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[31][2]~regout\,
	datab => \DF1|q\(34),
	datac => \ID|register_array[27][2]~regout\,
	datad => \ID|Mux29~7_combout\,
	combout => \ID|Mux29~8_combout\);

-- Location: LCCOMB_X25_Y17_N28
\ID|Mux29~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux29~9_combout\ = (\ID|Mux29~6_combout\ & (((\ID|Mux29~8_combout\) # (!\DF1|q\(31))))) # (!\ID|Mux29~6_combout\ & (\ID|Mux29~1_combout\ & ((\DF1|q\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux29~1_combout\,
	datab => \ID|Mux29~6_combout\,
	datac => \ID|Mux29~8_combout\,
	datad => \DF1|q\(31),
	combout => \ID|Mux29~9_combout\);

-- Location: LCFF_X20_Y10_N11
\ID|register_array[11][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~36_combout\,
	sload => VCC,
	ena => \ID|register_array[11][6]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[11][2]~regout\);

-- Location: LCFF_X19_Y10_N11
\ID|register_array[8][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~36_combout\,
	sload => VCC,
	ena => \ID|register_array[8][16]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[8][2]~regout\);

-- Location: LCCOMB_X19_Y10_N10
\ID|Mux29~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux29~10_combout\ = (\DF1|q\(32) & ((\ID|register_array[10][2]~regout\) # ((\DF1|q\(31))))) # (!\DF1|q\(32) & (((\ID|register_array[8][2]~regout\ & !\DF1|q\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[10][2]~regout\,
	datab => \DF1|q\(32),
	datac => \ID|register_array[8][2]~regout\,
	datad => \DF1|q\(31),
	combout => \ID|Mux29~10_combout\);

-- Location: LCCOMB_X20_Y10_N10
\ID|Mux29~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux29~11_combout\ = (\DF1|q\(31) & ((\ID|Mux29~10_combout\ & ((\ID|register_array[11][2]~regout\))) # (!\ID|Mux29~10_combout\ & (\ID|register_array[9][2]~regout\)))) # (!\DF1|q\(31) & (((\ID|Mux29~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[9][2]~regout\,
	datab => \DF1|q\(31),
	datac => \ID|register_array[11][2]~regout\,
	datad => \ID|Mux29~10_combout\,
	combout => \ID|Mux29~11_combout\);

-- Location: LCFF_X20_Y9_N1
\ID|register_array[6][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~37_combout\,
	sload => VCC,
	ena => \ID|register_array[6][5]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[6][2]~regout\);

-- Location: LCFF_X20_Y9_N11
\ID|register_array[7][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~37_combout\,
	sload => VCC,
	ena => \ID|register_array[7][16]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[7][2]~regout\);

-- Location: LCCOMB_X20_Y9_N10
\ID|Mux29~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux29~13_combout\ = (\ID|Mux29~12_combout\ & (((\ID|register_array[7][2]~regout\) # (!\DF1|q\(32))))) # (!\ID|Mux29~12_combout\ & (\ID|register_array[6][2]~regout\ & ((\DF1|q\(32)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux29~12_combout\,
	datab => \ID|register_array[6][2]~regout\,
	datac => \ID|register_array[7][2]~regout\,
	datad => \DF1|q\(32),
	combout => \ID|Mux29~13_combout\);

-- Location: LCFF_X24_Y9_N13
\ID|register_array[3][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~36_combout\,
	sload => VCC,
	ena => \ID|register_array[3][19]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[3][2]~regout\);

-- Location: LCFF_X23_Y9_N9
\ID|register_array[1][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~36_combout\,
	sload => VCC,
	ena => \ID|register_array[1][5]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[1][2]~regout\);

-- Location: LCCOMB_X23_Y9_N8
\ID|Mux29~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux29~14_combout\ = (\DF1|q\(31) & ((\DF1|q\(32) & (\ID|register_array[3][2]~regout\)) # (!\DF1|q\(32) & ((\ID|register_array[1][2]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(32),
	datab => \ID|register_array[3][2]~regout\,
	datac => \ID|register_array[1][2]~regout\,
	datad => \DF1|q\(31),
	combout => \ID|Mux29~14_combout\);

-- Location: LCFF_X23_Y9_N27
\ID|register_array[2][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~36_combout\,
	sload => VCC,
	ena => \ID|register_array[2][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[2][2]~regout\);

-- Location: LCCOMB_X23_Y9_N26
\ID|Mux29~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux29~15_combout\ = (\ID|Mux29~14_combout\) # ((\DF1|q\(32) & (\ID|register_array[2][2]~regout\ & !\DF1|q\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(32),
	datab => \ID|Mux29~14_combout\,
	datac => \ID|register_array[2][2]~regout\,
	datad => \DF1|q\(31),
	combout => \ID|Mux29~15_combout\);

-- Location: LCCOMB_X19_Y12_N10
\ID|Mux29~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux29~16_combout\ = (\DF1|q\(33) & ((\ID|Mux29~13_combout\) # ((\DF1|q\(34))))) # (!\DF1|q\(33) & (((!\DF1|q\(34) & \ID|Mux29~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(33),
	datab => \ID|Mux29~13_combout\,
	datac => \DF1|q\(34),
	datad => \ID|Mux29~15_combout\,
	combout => \ID|Mux29~16_combout\);

-- Location: LCCOMB_X19_Y12_N12
\ID|Mux29~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux29~19_combout\ = (\DF1|q\(34) & ((\ID|Mux29~16_combout\ & (\ID|Mux29~18_combout\)) # (!\ID|Mux29~16_combout\ & ((\ID|Mux29~11_combout\))))) # (!\DF1|q\(34) & (((\ID|Mux29~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux29~18_combout\,
	datab => \ID|Mux29~11_combout\,
	datac => \DF1|q\(34),
	datad => \ID|Mux29~16_combout\,
	combout => \ID|Mux29~19_combout\);

-- Location: LCCOMB_X25_Y17_N20
\DF2|q~168\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF2|q~168_combout\ = (!\HU|StallF~14_combout\ & ((\DF1|q\(35) & (\ID|Mux29~9_combout\)) # (!\DF1|q\(35) & ((\ID|Mux29~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HU|StallF~14_combout\,
	datab => \ID|Mux29~9_combout\,
	datac => \DF1|q\(35),
	datad => \ID|Mux29~19_combout\,
	combout => \DF2|q~168_combout\);

-- Location: LCFF_X18_Y14_N29
\ID|register_array[29][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~39_combout\,
	sload => VCC,
	ena => \ID|register_array[29][19]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[29][3]~regout\);

-- Location: LCFF_X18_Y15_N5
\ID|register_array[17][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~38_combout\,
	sload => VCC,
	ena => \ID|register_array[17][18]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[17][3]~regout\);

-- Location: LCCOMB_X18_Y15_N4
\ID|Mux28~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux28~0_combout\ = (\DF1|q\(33) & (((\DF1|q\(34))))) # (!\DF1|q\(33) & ((\DF1|q\(34) & (\ID|register_array[25][3]~regout\)) # (!\DF1|q\(34) & ((\ID|register_array[17][3]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[25][3]~regout\,
	datab => \DF1|q\(33),
	datac => \ID|register_array[17][3]~regout\,
	datad => \DF1|q\(34),
	combout => \ID|Mux28~0_combout\);

-- Location: LCCOMB_X18_Y14_N28
\ID|Mux28~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux28~1_combout\ = (\DF1|q\(33) & ((\ID|Mux28~0_combout\ & ((\ID|register_array[29][3]~regout\))) # (!\ID|Mux28~0_combout\ & (\ID|register_array[21][3]~regout\)))) # (!\DF1|q\(33) & (((\ID|Mux28~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[21][3]~regout\,
	datab => \DF1|q\(33),
	datac => \ID|register_array[29][3]~regout\,
	datad => \ID|Mux28~0_combout\,
	combout => \ID|Mux28~1_combout\);

-- Location: LCFF_X19_Y12_N9
\ID|register_array[19][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~38_combout\,
	sload => VCC,
	ena => \ID|register_array[19][28]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[19][3]~regout\);

-- Location: LCFF_X19_Y12_N7
\ID|register_array[27][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~39_combout\,
	sload => VCC,
	ena => \ID|register_array[27][12]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[27][3]~regout\);

-- Location: LCCOMB_X19_Y12_N8
\ID|Mux28~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux28~7_combout\ = (\DF1|q\(33) & (\DF1|q\(34))) # (!\DF1|q\(33) & ((\DF1|q\(34) & ((\ID|register_array[27][3]~regout\))) # (!\DF1|q\(34) & (\ID|register_array[19][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(33),
	datab => \DF1|q\(34),
	datac => \ID|register_array[19][3]~regout\,
	datad => \ID|register_array[27][3]~regout\,
	combout => \ID|Mux28~7_combout\);

-- Location: LCFF_X18_Y12_N31
\ID|register_array[31][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~39_combout\,
	sload => VCC,
	ena => \ID|register_array[31][24]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[31][3]~regout\);

-- Location: LCCOMB_X18_Y12_N30
\ID|Mux28~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux28~8_combout\ = (\ID|Mux28~7_combout\ & (((\ID|register_array[31][3]~regout\) # (!\DF1|q\(33))))) # (!\ID|Mux28~7_combout\ & (\ID|register_array[23][3]~regout\ & ((\DF1|q\(33)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[23][3]~regout\,
	datab => \ID|Mux28~7_combout\,
	datac => \ID|register_array[31][3]~regout\,
	datad => \DF1|q\(33),
	combout => \ID|Mux28~8_combout\);

-- Location: LCCOMB_X15_Y12_N22
\ID|Mux28~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux28~9_combout\ = (\ID|Mux28~6_combout\ & (((\ID|Mux28~8_combout\) # (!\DF1|q\(31))))) # (!\ID|Mux28~6_combout\ & (\ID|Mux28~1_combout\ & ((\DF1|q\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux28~6_combout\,
	datab => \ID|Mux28~1_combout\,
	datac => \ID|Mux28~8_combout\,
	datad => \DF1|q\(31),
	combout => \ID|Mux28~9_combout\);

-- Location: LCFF_X20_Y9_N13
\ID|register_array[6][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~38_combout\,
	sload => VCC,
	ena => \ID|register_array[6][5]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[6][3]~regout\);

-- Location: LCCOMB_X20_Y9_N12
\ID|Mux28~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux28~11_combout\ = (\ID|Mux28~10_combout\ & ((\ID|register_array[7][3]~regout\) # ((!\DF1|q\(32))))) # (!\ID|Mux28~10_combout\ & (((\ID|register_array[6][3]~regout\ & \DF1|q\(32)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux28~10_combout\,
	datab => \ID|register_array[7][3]~regout\,
	datac => \ID|register_array[6][3]~regout\,
	datad => \DF1|q\(32),
	combout => \ID|Mux28~11_combout\);

-- Location: LCCOMB_X27_Y11_N0
\ID|Mux28~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux28~14_combout\ = (\DF1|q\(31) & ((\DF1|q\(32) & (\ID|register_array[3][3]~regout\)) # (!\DF1|q\(32) & ((\ID|register_array[1][3]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[3][3]~regout\,
	datab => \DF1|q\(32),
	datac => \ID|register_array[1][3]~regout\,
	datad => \DF1|q\(31),
	combout => \ID|Mux28~14_combout\);

-- Location: LCCOMB_X27_Y11_N20
\ID|Mux28~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux28~15_combout\ = (\ID|Mux28~14_combout\) # ((!\DF1|q\(31) & (\DF1|q\(32) & \ID|register_array[2][3]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(31),
	datab => \DF1|q\(32),
	datac => \ID|register_array[2][3]~regout\,
	datad => \ID|Mux28~14_combout\,
	combout => \ID|Mux28~15_combout\);

-- Location: LCFF_X19_Y9_N25
\ID|register_array[9][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~39_combout\,
	sload => VCC,
	ena => \ID|register_array[9][9]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[9][3]~regout\);

-- Location: LCCOMB_X19_Y9_N24
\ID|Mux28~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux28~13_combout\ = (\ID|Mux28~12_combout\ & (((\ID|register_array[11][3]~regout\)) # (!\DF1|q\(31)))) # (!\ID|Mux28~12_combout\ & (\DF1|q\(31) & (\ID|register_array[9][3]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux28~12_combout\,
	datab => \DF1|q\(31),
	datac => \ID|register_array[9][3]~regout\,
	datad => \ID|register_array[11][3]~regout\,
	combout => \ID|Mux28~13_combout\);

-- Location: LCCOMB_X19_Y9_N28
\ID|Mux28~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux28~16_combout\ = (\DF1|q\(34) & (((\DF1|q\(33)) # (\ID|Mux28~13_combout\)))) # (!\DF1|q\(34) & (\ID|Mux28~15_combout\ & (!\DF1|q\(33))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(34),
	datab => \ID|Mux28~15_combout\,
	datac => \DF1|q\(33),
	datad => \ID|Mux28~13_combout\,
	combout => \ID|Mux28~16_combout\);

-- Location: LCCOMB_X19_Y9_N6
\ID|Mux28~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux28~19_combout\ = (\DF1|q\(33) & ((\ID|Mux28~16_combout\ & (\ID|Mux28~18_combout\)) # (!\ID|Mux28~16_combout\ & ((\ID|Mux28~11_combout\))))) # (!\DF1|q\(33) & (((\ID|Mux28~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux28~18_combout\,
	datab => \ID|Mux28~11_combout\,
	datac => \DF1|q\(33),
	datad => \ID|Mux28~16_combout\,
	combout => \ID|Mux28~19_combout\);

-- Location: LCCOMB_X19_Y9_N10
\DF2|q~167\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF2|q~167_combout\ = (!\HU|StallF~14_combout\ & ((\DF1|q\(35) & (\ID|Mux28~9_combout\)) # (!\DF1|q\(35) & ((\ID|Mux28~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HU|StallF~14_combout\,
	datab => \ID|Mux28~9_combout\,
	datac => \DF1|q\(35),
	datad => \ID|Mux28~19_combout\,
	combout => \DF2|q~167_combout\);

-- Location: LCCOMB_X30_Y12_N8
\DF4|q~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF4|q~9_combout\ = (\MEM|data_memory|auto_generated|q_a\(4) & !\nreset~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|data_memory|auto_generated|q_a\(4),
	datad => \nreset~combout\,
	combout => \DF4|q~9_combout\);

-- Location: LCFF_X30_Y12_N9
\DF4|q[43]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF4|q~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF4|q\(43));

-- Location: LCCOMB_X25_Y12_N26
\ID|register_array~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|register_array~41_combout\ = (!\nreset~combout\ & ((\DF4|q\(5) & ((\DF4|q\(43)))) # (!\DF4|q\(5) & (\DF4|q\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF4|q\(5),
	datab => \nreset~combout\,
	datac => \DF4|q\(11),
	datad => \DF4|q\(43),
	combout => \ID|register_array~41_combout\);

-- Location: LCFF_X22_Y8_N19
\ID|register_array[4][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~41_combout\,
	sload => VCC,
	ena => \ID|register_array[4][1]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[4][4]~regout\);

-- Location: LCCOMB_X22_Y8_N18
\ID|Mux27~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux27~12_combout\ = (\DF1|q\(31) & ((\ID|register_array[5][4]~regout\) # ((\DF1|q\(32))))) # (!\DF1|q\(31) & (((\ID|register_array[4][4]~regout\ & !\DF1|q\(32)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[5][4]~regout\,
	datab => \DF1|q\(31),
	datac => \ID|register_array[4][4]~regout\,
	datad => \DF1|q\(32),
	combout => \ID|Mux27~12_combout\);

-- Location: LCFF_X25_Y8_N1
\ID|register_array[6][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~41_combout\,
	sload => VCC,
	ena => \ID|register_array[6][5]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[6][4]~regout\);

-- Location: LCFF_X25_Y8_N11
\ID|register_array[7][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~41_combout\,
	sload => VCC,
	ena => \ID|register_array[7][16]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[7][4]~regout\);

-- Location: LCCOMB_X25_Y8_N0
\ID|Mux27~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux27~13_combout\ = (\DF1|q\(32) & ((\ID|Mux27~12_combout\ & ((\ID|register_array[7][4]~regout\))) # (!\ID|Mux27~12_combout\ & (\ID|register_array[6][4]~regout\)))) # (!\DF1|q\(32) & (\ID|Mux27~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(32),
	datab => \ID|Mux27~12_combout\,
	datac => \ID|register_array[6][4]~regout\,
	datad => \ID|register_array[7][4]~regout\,
	combout => \ID|Mux27~13_combout\);

-- Location: LCFF_X22_Y9_N25
\ID|register_array[3][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~41_combout\,
	sload => VCC,
	ena => \ID|register_array[3][19]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[3][4]~regout\);

-- Location: LCFF_X23_Y9_N29
\ID|register_array[1][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~41_combout\,
	sload => VCC,
	ena => \ID|register_array[1][5]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[1][4]~regout\);

-- Location: LCCOMB_X23_Y9_N28
\ID|Mux27~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux27~14_combout\ = (\DF1|q\(31) & ((\DF1|q\(32) & (\ID|register_array[3][4]~regout\)) # (!\DF1|q\(32) & ((\ID|register_array[1][4]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(32),
	datab => \ID|register_array[3][4]~regout\,
	datac => \ID|register_array[1][4]~regout\,
	datad => \DF1|q\(31),
	combout => \ID|Mux27~14_combout\);

-- Location: LCFF_X23_Y9_N31
\ID|register_array[2][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~41_combout\,
	sload => VCC,
	ena => \ID|register_array[2][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[2][4]~regout\);

-- Location: LCCOMB_X23_Y9_N30
\ID|Mux27~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux27~15_combout\ = (\ID|Mux27~14_combout\) # ((\DF1|q\(32) & (\ID|register_array[2][4]~regout\ & !\DF1|q\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(32),
	datab => \ID|Mux27~14_combout\,
	datac => \ID|register_array[2][4]~regout\,
	datad => \DF1|q\(31),
	combout => \ID|Mux27~15_combout\);

-- Location: LCCOMB_X19_Y9_N8
\ID|Mux27~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux27~16_combout\ = (\DF1|q\(34) & (((\DF1|q\(33))))) # (!\DF1|q\(34) & ((\DF1|q\(33) & (\ID|Mux27~13_combout\)) # (!\DF1|q\(33) & ((\ID|Mux27~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(34),
	datab => \ID|Mux27~13_combout\,
	datac => \DF1|q\(33),
	datad => \ID|Mux27~15_combout\,
	combout => \ID|Mux27~16_combout\);

-- Location: LCFF_X19_Y9_N23
\ID|register_array[11][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~41_combout\,
	sload => VCC,
	ena => \ID|register_array[11][6]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[11][4]~regout\);

-- Location: LCFF_X19_Y10_N27
\ID|register_array[8][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~41_combout\,
	sload => VCC,
	ena => \ID|register_array[8][16]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[8][4]~regout\);

-- Location: LCCOMB_X19_Y10_N26
\ID|Mux27~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux27~10_combout\ = (\DF1|q\(32) & ((\ID|register_array[10][4]~regout\) # ((\DF1|q\(31))))) # (!\DF1|q\(32) & (((\ID|register_array[8][4]~regout\ & !\DF1|q\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[10][4]~regout\,
	datab => \DF1|q\(32),
	datac => \ID|register_array[8][4]~regout\,
	datad => \DF1|q\(31),
	combout => \ID|Mux27~10_combout\);

-- Location: LCCOMB_X19_Y9_N22
\ID|Mux27~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux27~11_combout\ = (\DF1|q\(31) & ((\ID|Mux27~10_combout\ & ((\ID|register_array[11][4]~regout\))) # (!\ID|Mux27~10_combout\ & (\ID|register_array[9][4]~regout\)))) # (!\DF1|q\(31) & (((\ID|Mux27~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[9][4]~regout\,
	datab => \DF1|q\(31),
	datac => \ID|register_array[11][4]~regout\,
	datad => \ID|Mux27~10_combout\,
	combout => \ID|Mux27~11_combout\);

-- Location: LCCOMB_X19_Y9_N2
\ID|Mux27~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux27~19_combout\ = (\ID|Mux27~16_combout\ & ((\ID|Mux27~18_combout\) # ((!\DF1|q\(34))))) # (!\ID|Mux27~16_combout\ & (((\DF1|q\(34) & \ID|Mux27~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux27~18_combout\,
	datab => \ID|Mux27~16_combout\,
	datac => \DF1|q\(34),
	datad => \ID|Mux27~11_combout\,
	combout => \ID|Mux27~19_combout\);

-- Location: LCCOMB_X20_Y12_N2
\ID|register_array~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|register_array~40_combout\ = (\nreset~combout\) # ((\DF4|q\(5) & (\DF4|q\(43))) # (!\DF4|q\(5) & ((\DF4|q\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF4|q\(43),
	datab => \DF4|q\(11),
	datac => \nreset~combout\,
	datad => \DF4|q\(5),
	combout => \ID|register_array~40_combout\);

-- Location: LCFF_X25_Y14_N23
\ID|register_array[19][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~40_combout\,
	sload => VCC,
	ena => \ID|register_array[19][28]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[19][4]~regout\);

-- Location: LCCOMB_X25_Y14_N22
\ID|Mux27~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux27~7_combout\ = (\DF1|q\(34) & (((\DF1|q\(33))))) # (!\DF1|q\(34) & ((\DF1|q\(33) & (\ID|register_array[23][4]~regout\)) # (!\DF1|q\(33) & ((\ID|register_array[19][4]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[23][4]~regout\,
	datab => \DF1|q\(34),
	datac => \ID|register_array[19][4]~regout\,
	datad => \DF1|q\(33),
	combout => \ID|Mux27~7_combout\);

-- Location: LCFF_X24_Y14_N27
\ID|register_array[27][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~40_combout\,
	sload => VCC,
	ena => \ID|register_array[27][12]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[27][4]~regout\);

-- Location: LCFF_X20_Y12_N3
\ID|register_array[31][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \ID|register_array~40_combout\,
	ena => \ID|register_array[31][24]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[31][4]~regout\);

-- Location: LCCOMB_X24_Y14_N26
\ID|Mux27~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux27~8_combout\ = (\DF1|q\(34) & ((\ID|Mux27~7_combout\ & ((\ID|register_array[31][4]~regout\))) # (!\ID|Mux27~7_combout\ & (\ID|register_array[27][4]~regout\)))) # (!\DF1|q\(34) & (\ID|Mux27~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(34),
	datab => \ID|Mux27~7_combout\,
	datac => \ID|register_array[27][4]~regout\,
	datad => \ID|register_array[31][4]~regout\,
	combout => \ID|Mux27~8_combout\);

-- Location: LCFF_X20_Y18_N25
\ID|register_array[17][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~40_combout\,
	sload => VCC,
	ena => \ID|register_array[17][18]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[17][4]~regout\);

-- Location: LCCOMB_X20_Y18_N24
\ID|Mux27~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux27~0_combout\ = (\DF1|q\(33) & ((\ID|register_array[21][4]~regout\) # ((\DF1|q\(34))))) # (!\DF1|q\(33) & (((\ID|register_array[17][4]~regout\ & !\DF1|q\(34)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[21][4]~regout\,
	datab => \DF1|q\(33),
	datac => \ID|register_array[17][4]~regout\,
	datad => \DF1|q\(34),
	combout => \ID|Mux27~0_combout\);

-- Location: LCFF_X19_Y15_N9
\ID|register_array[29][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~40_combout\,
	sload => VCC,
	ena => \ID|register_array[29][19]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[29][4]~regout\);

-- Location: LCFF_X18_Y13_N31
\ID|register_array[25][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~40_combout\,
	sload => VCC,
	ena => \ID|register_array[25][6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[25][4]~regout\);

-- Location: LCCOMB_X19_Y15_N8
\ID|Mux27~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux27~1_combout\ = (\DF1|q\(34) & ((\ID|Mux27~0_combout\ & (\ID|register_array[29][4]~regout\)) # (!\ID|Mux27~0_combout\ & ((\ID|register_array[25][4]~regout\))))) # (!\DF1|q\(34) & (\ID|Mux27~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(34),
	datab => \ID|Mux27~0_combout\,
	datac => \ID|register_array[29][4]~regout\,
	datad => \ID|register_array[25][4]~regout\,
	combout => \ID|Mux27~1_combout\);

-- Location: LCCOMB_X19_Y9_N18
\ID|Mux27~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux27~9_combout\ = (\ID|Mux27~6_combout\ & ((\ID|Mux27~8_combout\) # ((!\DF1|q\(31))))) # (!\ID|Mux27~6_combout\ & (((\DF1|q\(31) & \ID|Mux27~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux27~6_combout\,
	datab => \ID|Mux27~8_combout\,
	datac => \DF1|q\(31),
	datad => \ID|Mux27~1_combout\,
	combout => \ID|Mux27~9_combout\);

-- Location: LCCOMB_X19_Y9_N20
\DF2|q~172\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF2|q~172_combout\ = (!\HU|StallF~14_combout\ & ((\DF1|q\(35) & ((\ID|Mux27~9_combout\))) # (!\DF1|q\(35) & (\ID|Mux27~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HU|StallF~14_combout\,
	datab => \ID|Mux27~19_combout\,
	datac => \DF1|q\(35),
	datad => \ID|Mux27~9_combout\,
	combout => \DF2|q~172_combout\);

-- Location: LCCOMB_X29_Y12_N2
\DF4|q~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF4|q~14_combout\ = (\DF3|q\(46) & !\nreset~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DF3|q\(46),
	datad => \nreset~combout\,
	combout => \DF4|q~14_combout\);

-- Location: LCFF_X29_Y12_N3
\DF4|q[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF4|q~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF4|q\(13));

-- Location: LCCOMB_X29_Y12_N8
\ID|register_array~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|register_array~43_combout\ = (!\nreset~combout\ & ((\DF4|q\(5) & (\DF4|q\(45))) # (!\DF4|q\(5) & ((\DF4|q\(13))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF4|q\(45),
	datab => \DF4|q\(13),
	datac => \DF4|q\(5),
	datad => \nreset~combout\,
	combout => \ID|register_array~43_combout\);

-- Location: LCFF_X15_Y9_N9
\ID|register_array[26][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~43_combout\,
	sload => VCC,
	ena => \ID|register_array[26][25]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[26][6]~regout\);

-- Location: LCFF_X22_Y13_N1
\ID|register_array[18][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~43_combout\,
	sload => VCC,
	ena => \ID|register_array[18][11]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[18][6]~regout\);

-- Location: LCCOMB_X22_Y13_N0
\ID|Mux25~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux25~2_combout\ = (\DF1|q\(33) & (((\DF1|q\(34))))) # (!\DF1|q\(33) & ((\DF1|q\(34) & (\ID|register_array[26][6]~regout\)) # (!\DF1|q\(34) & ((\ID|register_array[18][6]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(33),
	datab => \ID|register_array[26][6]~regout\,
	datac => \ID|register_array[18][6]~regout\,
	datad => \DF1|q\(34),
	combout => \ID|Mux25~2_combout\);

-- Location: LCFF_X22_Y13_N7
\ID|register_array[22][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~43_combout\,
	sload => VCC,
	ena => \ID|register_array[22][23]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[22][6]~regout\);

-- Location: LCFF_X15_Y9_N27
\ID|register_array[30][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~43_combout\,
	sload => VCC,
	ena => \ID|register_array[30][20]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[30][6]~regout\);

-- Location: LCCOMB_X22_Y13_N6
\ID|Mux25~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux25~3_combout\ = (\DF1|q\(33) & ((\ID|Mux25~2_combout\ & ((\ID|register_array[30][6]~regout\))) # (!\ID|Mux25~2_combout\ & (\ID|register_array[22][6]~regout\)))) # (!\DF1|q\(33) & (\ID|Mux25~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(33),
	datab => \ID|Mux25~2_combout\,
	datac => \ID|register_array[22][6]~regout\,
	datad => \ID|register_array[30][6]~regout\,
	combout => \ID|Mux25~3_combout\);

-- Location: LCFF_X15_Y14_N27
\ID|register_array[28][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~43_combout\,
	sload => VCC,
	ena => \ID|register_array[28][13]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[28][6]~regout\);

-- Location: LCFF_X15_Y14_N25
\ID|register_array[20][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~43_combout\,
	sload => VCC,
	ena => \ID|register_array[20][26]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[20][6]~regout\);

-- Location: LCCOMB_X15_Y14_N24
\ID|Mux25~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux25~5_combout\ = (\ID|Mux25~4_combout\ & ((\ID|register_array[28][6]~regout\) # ((!\DF1|q\(33))))) # (!\ID|Mux25~4_combout\ & (((\ID|register_array[20][6]~regout\ & \DF1|q\(33)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux25~4_combout\,
	datab => \ID|register_array[28][6]~regout\,
	datac => \ID|register_array[20][6]~regout\,
	datad => \DF1|q\(33),
	combout => \ID|Mux25~5_combout\);

-- Location: LCCOMB_X15_Y14_N28
\ID|Mux25~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux25~6_combout\ = (\DF1|q\(32) & ((\ID|Mux25~3_combout\) # ((\DF1|q\(31))))) # (!\DF1|q\(32) & (((\ID|Mux25~5_combout\ & !\DF1|q\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(32),
	datab => \ID|Mux25~3_combout\,
	datac => \ID|Mux25~5_combout\,
	datad => \DF1|q\(31),
	combout => \ID|Mux25~6_combout\);

-- Location: LCFF_X24_Y14_N15
\ID|register_array[31][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~43_combout\,
	sload => VCC,
	ena => \ID|register_array[31][24]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[31][6]~regout\);

-- Location: LCFF_X24_Y14_N29
\ID|register_array[27][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~43_combout\,
	sload => VCC,
	ena => \ID|register_array[27][12]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[27][6]~regout\);

-- Location: LCFF_X22_Y14_N9
\ID|register_array[23][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~43_combout\,
	sload => VCC,
	ena => \ID|register_array[23][5]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[23][6]~regout\);

-- Location: LCFF_X22_Y14_N19
\ID|register_array[19][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~43_combout\,
	sload => VCC,
	ena => \ID|register_array[19][28]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[19][6]~regout\);

-- Location: LCCOMB_X22_Y14_N18
\ID|Mux25~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux25~7_combout\ = (\DF1|q\(33) & ((\ID|register_array[23][6]~regout\) # ((\DF1|q\(34))))) # (!\DF1|q\(33) & (((\ID|register_array[19][6]~regout\ & !\DF1|q\(34)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(33),
	datab => \ID|register_array[23][6]~regout\,
	datac => \ID|register_array[19][6]~regout\,
	datad => \DF1|q\(34),
	combout => \ID|Mux25~7_combout\);

-- Location: LCCOMB_X24_Y14_N28
\ID|Mux25~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux25~8_combout\ = (\DF1|q\(34) & ((\ID|Mux25~7_combout\ & (\ID|register_array[31][6]~regout\)) # (!\ID|Mux25~7_combout\ & ((\ID|register_array[27][6]~regout\))))) # (!\DF1|q\(34) & (((\ID|Mux25~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(34),
	datab => \ID|register_array[31][6]~regout\,
	datac => \ID|register_array[27][6]~regout\,
	datad => \ID|Mux25~7_combout\,
	combout => \ID|Mux25~8_combout\);

-- Location: LCCOMB_X15_Y14_N14
\ID|Mux25~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux25~9_combout\ = (\ID|Mux25~6_combout\ & (((\ID|Mux25~8_combout\) # (!\DF1|q\(31))))) # (!\ID|Mux25~6_combout\ & (\ID|Mux25~1_combout\ & ((\DF1|q\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux25~1_combout\,
	datab => \ID|Mux25~6_combout\,
	datac => \ID|Mux25~8_combout\,
	datad => \DF1|q\(31),
	combout => \ID|Mux25~9_combout\);

-- Location: LCCOMB_X27_Y15_N22
\DF2|q~171\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF2|q~171_combout\ = (!\HU|StallF~14_combout\ & ((\DF1|q\(35) & ((\ID|Mux25~9_combout\))) # (!\DF1|q\(35) & (\ID|Mux25~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux25~19_combout\,
	datab => \HU|StallF~14_combout\,
	datac => \ID|Mux25~9_combout\,
	datad => \DF1|q\(35),
	combout => \DF2|q~171_combout\);

-- Location: LCCOMB_X26_Y12_N8
\ID|register_array~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|register_array~44_combout\ = (!\nreset~combout\ & ((\DF4|q\(5) & ((\DF4|q\(46)))) # (!\DF4|q\(5) & (\DF4|q\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF4|q\(14),
	datab => \DF4|q\(46),
	datac => \nreset~combout\,
	datad => \DF4|q\(5),
	combout => \ID|register_array~44_combout\);

-- Location: LCFF_X26_Y14_N31
\ID|register_array[31][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~44_combout\,
	sload => VCC,
	ena => \ID|register_array[31][24]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[31][7]~regout\);

-- Location: LCFF_X25_Y14_N25
\ID|register_array[23][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~44_combout\,
	sload => VCC,
	ena => \ID|register_array[23][5]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[23][7]~regout\);

-- Location: LCCOMB_X25_Y14_N24
\ID|Mux24~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux24~8_combout\ = (\ID|Mux24~7_combout\ & ((\ID|register_array[31][7]~regout\) # ((!\DF1|q\(33))))) # (!\ID|Mux24~7_combout\ & (((\ID|register_array[23][7]~regout\ & \DF1|q\(33)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux24~7_combout\,
	datab => \ID|register_array[31][7]~regout\,
	datac => \ID|register_array[23][7]~regout\,
	datad => \DF1|q\(33),
	combout => \ID|Mux24~8_combout\);

-- Location: LCFF_X19_Y8_N1
\ID|register_array[21][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~44_combout\,
	sload => VCC,
	ena => \ID|register_array[21][27]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[21][7]~regout\);

-- Location: LCFF_X19_Y8_N3
\ID|register_array[29][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~44_combout\,
	sload => VCC,
	ena => \ID|register_array[29][19]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[29][7]~regout\);

-- Location: LCCOMB_X19_Y8_N2
\ID|Mux24~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux24~1_combout\ = (\ID|Mux24~0_combout\ & (((\ID|register_array[29][7]~regout\) # (!\DF1|q\(33))))) # (!\ID|Mux24~0_combout\ & (\ID|register_array[21][7]~regout\ & ((\DF1|q\(33)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux24~0_combout\,
	datab => \ID|register_array[21][7]~regout\,
	datac => \ID|register_array[29][7]~regout\,
	datad => \DF1|q\(33),
	combout => \ID|Mux24~1_combout\);

-- Location: LCCOMB_X27_Y15_N18
\ID|Mux24~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux24~9_combout\ = (\ID|Mux24~6_combout\ & ((\ID|Mux24~8_combout\) # ((!\DF1|q\(31))))) # (!\ID|Mux24~6_combout\ & (((\DF1|q\(31) & \ID|Mux24~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux24~6_combout\,
	datab => \ID|Mux24~8_combout\,
	datac => \DF1|q\(31),
	datad => \ID|Mux24~1_combout\,
	combout => \ID|Mux24~9_combout\);

-- Location: LCFF_X23_Y10_N1
\ID|register_array[5][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~44_combout\,
	sload => VCC,
	ena => \ID|register_array[5][20]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[5][7]~regout\);

-- Location: LCFF_X23_Y10_N19
\ID|register_array[4][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~44_combout\,
	sload => VCC,
	ena => \ID|register_array[4][1]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[4][7]~regout\);

-- Location: LCCOMB_X23_Y10_N18
\ID|Mux24~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux24~10_combout\ = (\DF1|q\(32) & (((\DF1|q\(31))))) # (!\DF1|q\(32) & ((\DF1|q\(31) & (\ID|register_array[5][7]~regout\)) # (!\DF1|q\(31) & ((\ID|register_array[4][7]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(32),
	datab => \ID|register_array[5][7]~regout\,
	datac => \ID|register_array[4][7]~regout\,
	datad => \DF1|q\(31),
	combout => \ID|Mux24~10_combout\);

-- Location: LCFF_X23_Y8_N3
\ID|register_array[7][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~44_combout\,
	sload => VCC,
	ena => \ID|register_array[7][16]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[7][7]~regout\);

-- Location: LCCOMB_X23_Y8_N2
\ID|Mux24~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux24~11_combout\ = (\ID|Mux24~10_combout\ & (((\ID|register_array[7][7]~regout\) # (!\DF1|q\(32))))) # (!\ID|Mux24~10_combout\ & (\ID|register_array[6][7]~regout\ & ((\DF1|q\(32)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[6][7]~regout\,
	datab => \ID|Mux24~10_combout\,
	datac => \ID|register_array[7][7]~regout\,
	datad => \DF1|q\(32),
	combout => \ID|Mux24~11_combout\);

-- Location: LCFF_X22_Y11_N19
\ID|register_array[12][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~44_combout\,
	sload => VCC,
	ena => \ID|register_array[12][10]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[12][7]~regout\);

-- Location: LCCOMB_X22_Y11_N18
\ID|Mux24~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux24~17_combout\ = (\DF1|q\(32) & (((\DF1|q\(31))))) # (!\DF1|q\(32) & ((\DF1|q\(31) & (\ID|register_array[13][7]~regout\)) # (!\DF1|q\(31) & ((\ID|register_array[12][7]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[13][7]~regout\,
	datab => \DF1|q\(32),
	datac => \ID|register_array[12][7]~regout\,
	datad => \DF1|q\(31),
	combout => \ID|Mux24~17_combout\);

-- Location: LCFF_X21_Y8_N9
\ID|register_array[15][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~44_combout\,
	sload => VCC,
	ena => \ID|register_array[15][11]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[15][7]~regout\);

-- Location: LCCOMB_X21_Y8_N8
\ID|Mux24~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux24~18_combout\ = (\ID|Mux24~17_combout\ & (((\ID|register_array[15][7]~regout\) # (!\DF1|q\(32))))) # (!\ID|Mux24~17_combout\ & (\ID|register_array[14][7]~regout\ & ((\DF1|q\(32)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[14][7]~regout\,
	datab => \ID|Mux24~17_combout\,
	datac => \ID|register_array[15][7]~regout\,
	datad => \DF1|q\(32),
	combout => \ID|Mux24~18_combout\);

-- Location: LCCOMB_X24_Y11_N6
\ID|Mux24~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux24~19_combout\ = (\ID|Mux24~16_combout\ & (((\ID|Mux24~18_combout\) # (!\DF1|q\(33))))) # (!\ID|Mux24~16_combout\ & (\ID|Mux24~11_combout\ & (\DF1|q\(33))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux24~16_combout\,
	datab => \ID|Mux24~11_combout\,
	datac => \DF1|q\(33),
	datad => \ID|Mux24~18_combout\,
	combout => \ID|Mux24~19_combout\);

-- Location: LCCOMB_X27_Y15_N4
\DF2|q~169\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF2|q~169_combout\ = (!\HU|StallF~14_combout\ & ((\DF1|q\(35) & (\ID|Mux24~9_combout\)) # (!\DF1|q\(35) & ((\ID|Mux24~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HU|StallF~14_combout\,
	datab => \ID|Mux24~9_combout\,
	datac => \ID|Mux24~19_combout\,
	datad => \DF1|q\(35),
	combout => \DF2|q~169_combout\);

-- Location: LCCOMB_X37_Y12_N18
\DF4|q~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF4|q~18_combout\ = (!\nreset~combout\ & \DF3|q\(48))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nreset~combout\,
	datad => \DF3|q\(48),
	combout => \DF4|q~18_combout\);

-- Location: LCFF_X37_Y12_N19
\DF4|q[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF4|q~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF4|q\(15));

-- Location: LCCOMB_X29_Y12_N10
\ID|register_array~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|register_array~45_combout\ = (!\nreset~combout\ & ((\DF4|q\(5) & (\DF4|q\(47))) # (!\DF4|q\(5) & ((\DF4|q\(15))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF4|q\(47),
	datab => \DF4|q\(15),
	datac => \DF4|q\(5),
	datad => \nreset~combout\,
	combout => \ID|register_array~45_combout\);

-- Location: LCFF_X15_Y11_N29
\ID|register_array[10][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~45_combout\,
	sload => VCC,
	ena => \ID|register_array[10][10]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[10][8]~regout\);

-- Location: LCFF_X15_Y11_N23
\ID|register_array[8][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~45_combout\,
	sload => VCC,
	ena => \ID|register_array[8][16]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[8][8]~regout\);

-- Location: LCCOMB_X15_Y11_N22
\ID|Mux23~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux23~10_combout\ = (\DF1|q\(32) & ((\ID|register_array[10][8]~regout\) # ((\DF1|q\(31))))) # (!\DF1|q\(32) & (((\ID|register_array[8][8]~regout\ & !\DF1|q\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(32),
	datab => \ID|register_array[10][8]~regout\,
	datac => \ID|register_array[8][8]~regout\,
	datad => \DF1|q\(31),
	combout => \ID|Mux23~10_combout\);

-- Location: LCFF_X18_Y11_N23
\ID|register_array[11][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~45_combout\,
	sload => VCC,
	ena => \ID|register_array[11][6]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[11][8]~regout\);

-- Location: LCCOMB_X18_Y11_N22
\ID|Mux23~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux23~11_combout\ = (\ID|Mux23~10_combout\ & (((\ID|register_array[11][8]~regout\) # (!\DF1|q\(31))))) # (!\ID|Mux23~10_combout\ & (\ID|register_array[9][8]~regout\ & ((\DF1|q\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[9][8]~regout\,
	datab => \ID|Mux23~10_combout\,
	datac => \ID|register_array[11][8]~regout\,
	datad => \DF1|q\(31),
	combout => \ID|Mux23~11_combout\);

-- Location: LCFF_X29_Y12_N11
\ID|register_array[15][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \ID|register_array~45_combout\,
	ena => \ID|register_array[15][11]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[15][8]~regout\);

-- Location: LCFF_X22_Y11_N29
\ID|register_array[14][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~45_combout\,
	sload => VCC,
	ena => \ID|register_array[14][24]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[14][8]~regout\);

-- Location: LCCOMB_X22_Y11_N28
\ID|Mux23~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux23~18_combout\ = (\ID|Mux23~17_combout\ & ((\ID|register_array[15][8]~regout\) # ((!\DF1|q\(32))))) # (!\ID|Mux23~17_combout\ & (((\ID|register_array[14][8]~regout\ & \DF1|q\(32)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux23~17_combout\,
	datab => \ID|register_array[15][8]~regout\,
	datac => \ID|register_array[14][8]~regout\,
	datad => \DF1|q\(32),
	combout => \ID|Mux23~18_combout\);

-- Location: LCCOMB_X23_Y17_N26
\ID|Mux23~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux23~19_combout\ = (\ID|Mux23~16_combout\ & (((\ID|Mux23~18_combout\) # (!\DF1|q\(34))))) # (!\ID|Mux23~16_combout\ & (\ID|Mux23~11_combout\ & ((\DF1|q\(34)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux23~16_combout\,
	datab => \ID|Mux23~11_combout\,
	datac => \ID|Mux23~18_combout\,
	datad => \DF1|q\(34),
	combout => \ID|Mux23~19_combout\);

-- Location: LCFF_X20_Y15_N5
\ID|register_array[25][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~45_combout\,
	sload => VCC,
	ena => \ID|register_array[25][6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[25][8]~regout\);

-- Location: LCFF_X20_Y15_N15
\ID|register_array[29][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~45_combout\,
	sload => VCC,
	ena => \ID|register_array[29][19]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[29][8]~regout\);

-- Location: LCCOMB_X20_Y15_N14
\ID|Mux23~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux23~1_combout\ = (\ID|Mux23~0_combout\ & (((\ID|register_array[29][8]~regout\) # (!\DF1|q\(34))))) # (!\ID|Mux23~0_combout\ & (\ID|register_array[25][8]~regout\ & ((\DF1|q\(34)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux23~0_combout\,
	datab => \ID|register_array[25][8]~regout\,
	datac => \ID|register_array[29][8]~regout\,
	datad => \DF1|q\(34),
	combout => \ID|Mux23~1_combout\);

-- Location: LCFF_X16_Y14_N5
\ID|register_array[24][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~45_combout\,
	sload => VCC,
	ena => \ID|register_array[24][28]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[24][8]~regout\);

-- Location: LCFF_X16_Y14_N31
\ID|register_array[16][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~45_combout\,
	sload => VCC,
	ena => \ID|register_array[16][6]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[16][8]~regout\);

-- Location: LCCOMB_X16_Y14_N30
\ID|Mux23~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux23~4_combout\ = (\DF1|q\(34) & ((\ID|register_array[24][8]~regout\) # ((\DF1|q\(33))))) # (!\DF1|q\(34) & (((\ID|register_array[16][8]~regout\ & !\DF1|q\(33)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(34),
	datab => \ID|register_array[24][8]~regout\,
	datac => \ID|register_array[16][8]~regout\,
	datad => \DF1|q\(33),
	combout => \ID|Mux23~4_combout\);

-- Location: LCFF_X20_Y17_N1
\ID|register_array[20][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~45_combout\,
	sload => VCC,
	ena => \ID|register_array[20][26]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[20][8]~regout\);

-- Location: LCFF_X20_Y17_N11
\ID|register_array[28][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~45_combout\,
	sload => VCC,
	ena => \ID|register_array[28][13]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[28][8]~regout\);

-- Location: LCCOMB_X20_Y17_N0
\ID|Mux23~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux23~5_combout\ = (\DF1|q\(33) & ((\ID|Mux23~4_combout\ & ((\ID|register_array[28][8]~regout\))) # (!\ID|Mux23~4_combout\ & (\ID|register_array[20][8]~regout\)))) # (!\DF1|q\(33) & (\ID|Mux23~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(33),
	datab => \ID|Mux23~4_combout\,
	datac => \ID|register_array[20][8]~regout\,
	datad => \ID|register_array[28][8]~regout\,
	combout => \ID|Mux23~5_combout\);

-- Location: LCCOMB_X23_Y17_N4
\ID|Mux23~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux23~6_combout\ = (\DF1|q\(31) & (((\DF1|q\(32))))) # (!\DF1|q\(31) & ((\DF1|q\(32) & (\ID|Mux23~3_combout\)) # (!\DF1|q\(32) & ((\ID|Mux23~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux23~3_combout\,
	datab => \ID|Mux23~5_combout\,
	datac => \DF1|q\(31),
	datad => \DF1|q\(32),
	combout => \ID|Mux23~6_combout\);

-- Location: LCCOMB_X23_Y17_N22
\ID|Mux23~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux23~9_combout\ = (\DF1|q\(31) & ((\ID|Mux23~6_combout\ & (\ID|Mux23~8_combout\)) # (!\ID|Mux23~6_combout\ & ((\ID|Mux23~1_combout\))))) # (!\DF1|q\(31) & (((\ID|Mux23~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux23~8_combout\,
	datab => \ID|Mux23~1_combout\,
	datac => \DF1|q\(31),
	datad => \ID|Mux23~6_combout\,
	combout => \ID|Mux23~9_combout\);

-- Location: LCCOMB_X27_Y15_N2
\DF2|q~173\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF2|q~173_combout\ = (!\HU|StallF~14_combout\ & ((\DF1|q\(35) & ((\ID|Mux23~9_combout\))) # (!\DF1|q\(35) & (\ID|Mux23~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HU|StallF~14_combout\,
	datab => \ID|Mux23~19_combout\,
	datac => \ID|Mux23~9_combout\,
	datad => \DF1|q\(35),
	combout => \DF2|q~173_combout\);

-- Location: LCCOMB_X30_Y11_N16
\ID|register_array~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|register_array~47_combout\ = (!\nreset~combout\ & ((\DF4|q\(5) & ((\DF4|q\(49)))) # (!\DF4|q\(5) & (\DF4|q\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF4|q\(17),
	datab => \DF4|q\(5),
	datac => \DF4|q\(49),
	datad => \nreset~combout\,
	combout => \ID|register_array~47_combout\);

-- Location: LCFF_X19_Y14_N11
\ID|register_array[19][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~47_combout\,
	sload => VCC,
	ena => \ID|register_array[19][28]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[19][10]~regout\);

-- Location: LCFF_X22_Y14_N29
\ID|register_array[23][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~47_combout\,
	sload => VCC,
	ena => \ID|register_array[23][5]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[23][10]~regout\);

-- Location: LCCOMB_X19_Y14_N10
\ID|Mux21~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux21~7_combout\ = (\DF1|q\(33) & ((\DF1|q\(34)) # ((\ID|register_array[23][10]~regout\)))) # (!\DF1|q\(33) & (!\DF1|q\(34) & (\ID|register_array[19][10]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(33),
	datab => \DF1|q\(34),
	datac => \ID|register_array[19][10]~regout\,
	datad => \ID|register_array[23][10]~regout\,
	combout => \ID|Mux21~7_combout\);

-- Location: LCFF_X23_Y14_N11
\ID|register_array[31][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~47_combout\,
	sload => VCC,
	ena => \ID|register_array[31][24]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[31][10]~regout\);

-- Location: LCCOMB_X23_Y14_N10
\ID|Mux21~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux21~8_combout\ = (\ID|Mux21~7_combout\ & (((\ID|register_array[31][10]~regout\) # (!\DF1|q\(34))))) # (!\ID|Mux21~7_combout\ & (\ID|register_array[27][10]~regout\ & ((\DF1|q\(34)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[27][10]~regout\,
	datab => \ID|Mux21~7_combout\,
	datac => \ID|register_array[31][10]~regout\,
	datad => \DF1|q\(34),
	combout => \ID|Mux21~8_combout\);

-- Location: LCFF_X15_Y14_N5
\ID|register_array[20][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~47_combout\,
	sload => VCC,
	ena => \ID|register_array[20][26]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[20][10]~regout\);

-- Location: LCFF_X15_Y14_N23
\ID|register_array[28][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~47_combout\,
	sload => VCC,
	ena => \ID|register_array[28][13]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[28][10]~regout\);

-- Location: LCCOMB_X15_Y14_N22
\ID|Mux21~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux21~5_combout\ = (\ID|Mux21~4_combout\ & (((\ID|register_array[28][10]~regout\) # (!\DF1|q\(33))))) # (!\ID|Mux21~4_combout\ & (\ID|register_array[20][10]~regout\ & ((\DF1|q\(33)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux21~4_combout\,
	datab => \ID|register_array[20][10]~regout\,
	datac => \ID|register_array[28][10]~regout\,
	datad => \DF1|q\(33),
	combout => \ID|Mux21~5_combout\);

-- Location: LCCOMB_X21_Y11_N8
\ID|Mux21~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux21~6_combout\ = (\DF1|q\(32) & ((\ID|Mux21~3_combout\) # ((\DF1|q\(31))))) # (!\DF1|q\(32) & (((\ID|Mux21~5_combout\ & !\DF1|q\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux21~3_combout\,
	datab => \DF1|q\(32),
	datac => \ID|Mux21~5_combout\,
	datad => \DF1|q\(31),
	combout => \ID|Mux21~6_combout\);

-- Location: LCCOMB_X21_Y11_N2
\ID|Mux21~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux21~9_combout\ = (\ID|Mux21~6_combout\ & (((\ID|Mux21~8_combout\) # (!\DF1|q\(31))))) # (!\ID|Mux21~6_combout\ & (\ID|Mux21~1_combout\ & ((\DF1|q\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux21~1_combout\,
	datab => \ID|Mux21~8_combout\,
	datac => \ID|Mux21~6_combout\,
	datad => \DF1|q\(31),
	combout => \ID|Mux21~9_combout\);

-- Location: LCCOMB_X30_Y15_N30
\DF2|q~176\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF2|q~176_combout\ = (!\HU|StallF~14_combout\ & ((\DF1|q\(35) & ((\ID|Mux21~9_combout\))) # (!\DF1|q\(35) & (\ID|Mux21~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux21~19_combout\,
	datab => \HU|StallF~14_combout\,
	datac => \ID|Mux21~9_combout\,
	datad => \DF1|q\(35),
	combout => \DF2|q~176_combout\);

-- Location: LCCOMB_X30_Y11_N2
\ID|register_array~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|register_array~48_combout\ = (!\nreset~combout\ & ((\DF4|q\(5) & (\DF4|q\(50))) # (!\DF4|q\(5) & ((\DF4|q\(18))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF4|q\(50),
	datab => \DF4|q\(18),
	datac => \DF4|q\(5),
	datad => \nreset~combout\,
	combout => \ID|register_array~48_combout\);

-- Location: LCFF_X18_Y16_N19
\ID|register_array[30][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~48_combout\,
	sload => VCC,
	ena => \ID|register_array[30][20]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[30][11]~regout\);

-- Location: LCFF_X18_Y16_N1
\ID|register_array[26][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~48_combout\,
	sload => VCC,
	ena => \ID|register_array[26][25]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[26][11]~regout\);

-- Location: LCCOMB_X18_Y16_N18
\ID|Mux20~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux20~3_combout\ = (\ID|Mux20~2_combout\ & (((\ID|register_array[30][11]~regout\)) # (!\DF1|q\(34)))) # (!\ID|Mux20~2_combout\ & (\DF1|q\(34) & ((\ID|register_array[26][11]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux20~2_combout\,
	datab => \DF1|q\(34),
	datac => \ID|register_array[30][11]~regout\,
	datad => \ID|register_array[26][11]~regout\,
	combout => \ID|Mux20~3_combout\);

-- Location: LCCOMB_X15_Y12_N4
\ID|Mux20~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux20~6_combout\ = (\DF1|q\(32) & (((\ID|Mux20~3_combout\) # (\DF1|q\(31))))) # (!\DF1|q\(32) & (\ID|Mux20~5_combout\ & ((!\DF1|q\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux20~5_combout\,
	datab => \ID|Mux20~3_combout\,
	datac => \DF1|q\(32),
	datad => \DF1|q\(31),
	combout => \ID|Mux20~6_combout\);

-- Location: LCFF_X19_Y14_N15
\ID|register_array[19][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~48_combout\,
	sload => VCC,
	ena => \ID|register_array[19][28]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[19][11]~regout\);

-- Location: LCCOMB_X19_Y14_N14
\ID|Mux20~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux20~7_combout\ = (\DF1|q\(34) & ((\ID|register_array[27][11]~regout\) # ((\DF1|q\(33))))) # (!\DF1|q\(34) & (((\ID|register_array[19][11]~regout\ & !\DF1|q\(33)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[27][11]~regout\,
	datab => \DF1|q\(34),
	datac => \ID|register_array[19][11]~regout\,
	datad => \DF1|q\(33),
	combout => \ID|Mux20~7_combout\);

-- Location: LCFF_X18_Y12_N7
\ID|register_array[31][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~48_combout\,
	sload => VCC,
	ena => \ID|register_array[31][24]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[31][11]~regout\);

-- Location: LCCOMB_X18_Y12_N6
\ID|Mux20~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux20~8_combout\ = (\ID|Mux20~7_combout\ & (((\ID|register_array[31][11]~regout\) # (!\DF1|q\(33))))) # (!\ID|Mux20~7_combout\ & (\ID|register_array[23][11]~regout\ & ((\DF1|q\(33)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[23][11]~regout\,
	datab => \ID|Mux20~7_combout\,
	datac => \ID|register_array[31][11]~regout\,
	datad => \DF1|q\(33),
	combout => \ID|Mux20~8_combout\);

-- Location: LCCOMB_X15_Y12_N30
\ID|Mux20~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux20~9_combout\ = (\ID|Mux20~6_combout\ & (((\ID|Mux20~8_combout\) # (!\DF1|q\(31))))) # (!\ID|Mux20~6_combout\ & (\ID|Mux20~1_combout\ & ((\DF1|q\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux20~1_combout\,
	datab => \ID|Mux20~6_combout\,
	datac => \ID|Mux20~8_combout\,
	datad => \DF1|q\(31),
	combout => \ID|Mux20~9_combout\);

-- Location: LCCOMB_X30_Y15_N4
\DF2|q~174\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF2|q~174_combout\ = (!\HU|StallF~14_combout\ & ((\DF1|q\(35) & ((\ID|Mux20~9_combout\))) # (!\DF1|q\(35) & (\ID|Mux20~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux20~19_combout\,
	datab => \HU|StallF~14_combout\,
	datac => \DF1|q\(35),
	datad => \ID|Mux20~9_combout\,
	combout => \DF2|q~174_combout\);

-- Location: LCFF_X21_Y13_N29
\ID|register_array[26][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~49_combout\,
	sload => VCC,
	ena => \ID|register_array[26][25]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[26][12]~regout\);

-- Location: LCFF_X19_Y18_N23
\ID|register_array[18][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~49_combout\,
	sload => VCC,
	ena => \ID|register_array[18][11]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[18][12]~regout\);

-- Location: LCCOMB_X19_Y18_N22
\ID|Mux19~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux19~2_combout\ = (\DF1|q\(34) & ((\ID|register_array[26][12]~regout\) # ((\DF1|q\(33))))) # (!\DF1|q\(34) & (((\ID|register_array[18][12]~regout\ & !\DF1|q\(33)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(34),
	datab => \ID|register_array[26][12]~regout\,
	datac => \ID|register_array[18][12]~regout\,
	datad => \DF1|q\(33),
	combout => \ID|Mux19~2_combout\);

-- Location: LCFF_X20_Y16_N31
\ID|register_array[30][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~49_combout\,
	sload => VCC,
	ena => \ID|register_array[30][20]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[30][12]~regout\);

-- Location: LCCOMB_X20_Y16_N30
\ID|Mux19~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux19~3_combout\ = (\ID|Mux19~2_combout\ & (((\ID|register_array[30][12]~regout\) # (!\DF1|q\(33))))) # (!\ID|Mux19~2_combout\ & (\ID|register_array[22][12]~regout\ & ((\DF1|q\(33)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[22][12]~regout\,
	datab => \ID|Mux19~2_combout\,
	datac => \ID|register_array[30][12]~regout\,
	datad => \DF1|q\(33),
	combout => \ID|Mux19~3_combout\);

-- Location: LCCOMB_X24_Y15_N16
\ID|Mux19~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux19~6_combout\ = (\DF1|q\(32) & (((\ID|Mux19~3_combout\) # (\DF1|q\(31))))) # (!\DF1|q\(32) & (\ID|Mux19~5_combout\ & ((!\DF1|q\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux19~5_combout\,
	datab => \DF1|q\(32),
	datac => \ID|Mux19~3_combout\,
	datad => \DF1|q\(31),
	combout => \ID|Mux19~6_combout\);

-- Location: LCFF_X23_Y14_N23
\ID|register_array[31][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~49_combout\,
	sload => VCC,
	ena => \ID|register_array[31][24]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[31][12]~regout\);

-- Location: LCFF_X23_Y14_N13
\ID|register_array[27][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~49_combout\,
	sload => VCC,
	ena => \ID|register_array[27][12]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[27][12]~regout\);

-- Location: LCCOMB_X23_Y14_N12
\ID|Mux19~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux19~8_combout\ = (\ID|Mux19~7_combout\ & ((\ID|register_array[31][12]~regout\) # ((!\DF1|q\(34))))) # (!\ID|Mux19~7_combout\ & (((\ID|register_array[27][12]~regout\ & \DF1|q\(34)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux19~7_combout\,
	datab => \ID|register_array[31][12]~regout\,
	datac => \ID|register_array[27][12]~regout\,
	datad => \DF1|q\(34),
	combout => \ID|Mux19~8_combout\);

-- Location: LCCOMB_X24_Y15_N18
\ID|Mux19~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux19~9_combout\ = (\DF1|q\(31) & ((\ID|Mux19~6_combout\ & ((\ID|Mux19~8_combout\))) # (!\ID|Mux19~6_combout\ & (\ID|Mux19~1_combout\)))) # (!\DF1|q\(31) & (((\ID|Mux19~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux19~1_combout\,
	datab => \DF1|q\(31),
	datac => \ID|Mux19~6_combout\,
	datad => \ID|Mux19~8_combout\,
	combout => \ID|Mux19~9_combout\);

-- Location: LCFF_X23_Y10_N5
\ID|register_array[5][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~49_combout\,
	sload => VCC,
	ena => \ID|register_array[5][20]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[5][12]~regout\);

-- Location: LCFF_X23_Y10_N23
\ID|register_array[4][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~49_combout\,
	sload => VCC,
	ena => \ID|register_array[4][1]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[4][12]~regout\);

-- Location: LCCOMB_X23_Y10_N22
\ID|Mux19~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux19~12_combout\ = (\DF1|q\(32) & (((\DF1|q\(31))))) # (!\DF1|q\(32) & ((\DF1|q\(31) & (\ID|register_array[5][12]~regout\)) # (!\DF1|q\(31) & ((\ID|register_array[4][12]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(32),
	datab => \ID|register_array[5][12]~regout\,
	datac => \ID|register_array[4][12]~regout\,
	datad => \DF1|q\(31),
	combout => \ID|Mux19~12_combout\);

-- Location: LCFF_X25_Y8_N23
\ID|register_array[7][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~49_combout\,
	sload => VCC,
	ena => \ID|register_array[7][16]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[7][12]~regout\);

-- Location: LCFF_X25_Y8_N13
\ID|register_array[6][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~49_combout\,
	sload => VCC,
	ena => \ID|register_array[6][5]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[6][12]~regout\);

-- Location: LCCOMB_X25_Y8_N22
\ID|Mux19~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux19~13_combout\ = (\DF1|q\(32) & ((\ID|Mux19~12_combout\ & (\ID|register_array[7][12]~regout\)) # (!\ID|Mux19~12_combout\ & ((\ID|register_array[6][12]~regout\))))) # (!\DF1|q\(32) & (\ID|Mux19~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(32),
	datab => \ID|Mux19~12_combout\,
	datac => \ID|register_array[7][12]~regout\,
	datad => \ID|register_array[6][12]~regout\,
	combout => \ID|Mux19~13_combout\);

-- Location: LCFF_X23_Y11_N11
\ID|register_array[3][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~49_combout\,
	sload => VCC,
	ena => \ID|register_array[3][19]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[3][12]~regout\);

-- Location: LCFF_X23_Y9_N7
\ID|register_array[1][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~49_combout\,
	sload => VCC,
	ena => \ID|register_array[1][5]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[1][12]~regout\);

-- Location: LCCOMB_X23_Y9_N6
\ID|Mux19~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux19~14_combout\ = (\DF1|q\(31) & ((\DF1|q\(32) & (\ID|register_array[3][12]~regout\)) # (!\DF1|q\(32) & ((\ID|register_array[1][12]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(32),
	datab => \ID|register_array[3][12]~regout\,
	datac => \ID|register_array[1][12]~regout\,
	datad => \DF1|q\(31),
	combout => \ID|Mux19~14_combout\);

-- Location: LCCOMB_X23_Y9_N24
\ID|Mux19~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux19~15_combout\ = (\ID|Mux19~14_combout\) # ((\DF1|q\(32) & (\ID|register_array[2][12]~regout\ & !\DF1|q\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(32),
	datab => \ID|Mux19~14_combout\,
	datac => \ID|register_array[2][12]~regout\,
	datad => \DF1|q\(31),
	combout => \ID|Mux19~15_combout\);

-- Location: LCCOMB_X24_Y15_N4
\ID|Mux19~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux19~16_combout\ = (\DF1|q\(34) & (((\DF1|q\(33))))) # (!\DF1|q\(34) & ((\DF1|q\(33) & (\ID|Mux19~13_combout\)) # (!\DF1|q\(33) & ((\ID|Mux19~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(34),
	datab => \ID|Mux19~13_combout\,
	datac => \DF1|q\(33),
	datad => \ID|Mux19~15_combout\,
	combout => \ID|Mux19~16_combout\);

-- Location: LCFF_X18_Y11_N1
\ID|register_array[9][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~49_combout\,
	sload => VCC,
	ena => \ID|register_array[9][9]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[9][12]~regout\);

-- Location: LCFF_X18_Y11_N3
\ID|register_array[11][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~49_combout\,
	sload => VCC,
	ena => \ID|register_array[11][6]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[11][12]~regout\);

-- Location: LCCOMB_X18_Y11_N2
\ID|Mux19~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux19~11_combout\ = (\ID|Mux19~10_combout\ & (((\ID|register_array[11][12]~regout\) # (!\DF1|q\(31))))) # (!\ID|Mux19~10_combout\ & (\ID|register_array[9][12]~regout\ & ((\DF1|q\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux19~10_combout\,
	datab => \ID|register_array[9][12]~regout\,
	datac => \ID|register_array[11][12]~regout\,
	datad => \DF1|q\(31),
	combout => \ID|Mux19~11_combout\);

-- Location: LCCOMB_X24_Y15_N22
\ID|Mux19~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux19~19_combout\ = (\ID|Mux19~16_combout\ & ((\ID|Mux19~18_combout\) # ((!\DF1|q\(34))))) # (!\ID|Mux19~16_combout\ & (((\DF1|q\(34) & \ID|Mux19~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux19~18_combout\,
	datab => \ID|Mux19~16_combout\,
	datac => \DF1|q\(34),
	datad => \ID|Mux19~11_combout\,
	combout => \ID|Mux19~19_combout\);

-- Location: LCCOMB_X27_Y15_N30
\DF2|q~177\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF2|q~177_combout\ = (!\HU|StallF~14_combout\ & ((\DF1|q\(35) & (\ID|Mux19~9_combout\)) # (!\DF1|q\(35) & ((\ID|Mux19~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HU|StallF~14_combout\,
	datab => \ID|Mux19~9_combout\,
	datac => \ID|Mux19~19_combout\,
	datad => \DF1|q\(35),
	combout => \DF2|q~177_combout\);

-- Location: LCFF_X22_Y11_N13
\ID|register_array[14][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~50_combout\,
	sload => VCC,
	ena => \ID|register_array[14][24]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[14][13]~regout\);

-- Location: LCCOMB_X22_Y11_N22
\ID|Mux18~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux18~17_combout\ = (\DF1|q\(32) & (((\DF1|q\(31))))) # (!\DF1|q\(32) & ((\DF1|q\(31) & (\ID|register_array[13][13]~regout\)) # (!\DF1|q\(31) & ((\ID|register_array[12][13]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(32),
	datab => \ID|register_array[13][13]~regout\,
	datac => \ID|register_array[12][13]~regout\,
	datad => \DF1|q\(31),
	combout => \ID|Mux18~17_combout\);

-- Location: LCCOMB_X22_Y11_N12
\ID|Mux18~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux18~18_combout\ = (\DF1|q\(32) & ((\ID|Mux18~17_combout\ & (\ID|register_array[15][13]~regout\)) # (!\ID|Mux18~17_combout\ & ((\ID|register_array[14][13]~regout\))))) # (!\DF1|q\(32) & (((\ID|Mux18~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[15][13]~regout\,
	datab => \DF1|q\(32),
	datac => \ID|register_array[14][13]~regout\,
	datad => \ID|Mux18~17_combout\,
	combout => \ID|Mux18~18_combout\);

-- Location: LCCOMB_X23_Y9_N18
\ID|Mux18~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux18~14_combout\ = (\DF1|q\(31) & ((\DF1|q\(32) & (\ID|register_array[3][13]~regout\)) # (!\DF1|q\(32) & ((\ID|register_array[1][13]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(32),
	datab => \ID|register_array[3][13]~regout\,
	datac => \ID|register_array[1][13]~regout\,
	datad => \DF1|q\(31),
	combout => \ID|Mux18~14_combout\);

-- Location: LCFF_X23_Y9_N5
\ID|register_array[2][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~50_combout\,
	sload => VCC,
	ena => \ID|register_array[2][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[2][13]~regout\);

-- Location: LCCOMB_X23_Y9_N4
\ID|Mux18~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux18~15_combout\ = (\ID|Mux18~14_combout\) # ((\DF1|q\(32) & (\ID|register_array[2][13]~regout\ & !\DF1|q\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(32),
	datab => \ID|Mux18~14_combout\,
	datac => \ID|register_array[2][13]~regout\,
	datad => \DF1|q\(31),
	combout => \ID|Mux18~15_combout\);

-- Location: LCCOMB_X18_Y11_N28
\ID|Mux18~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux18~13_combout\ = (\ID|Mux18~12_combout\ & ((\ID|register_array[11][13]~regout\) # ((!\DF1|q\(31))))) # (!\ID|Mux18~12_combout\ & (((\ID|register_array[9][13]~regout\ & \DF1|q\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux18~12_combout\,
	datab => \ID|register_array[11][13]~regout\,
	datac => \ID|register_array[9][13]~regout\,
	datad => \DF1|q\(31),
	combout => \ID|Mux18~13_combout\);

-- Location: LCCOMB_X22_Y10_N28
\ID|Mux18~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux18~16_combout\ = (\DF1|q\(34) & (((\DF1|q\(33)) # (\ID|Mux18~13_combout\)))) # (!\DF1|q\(34) & (\ID|Mux18~15_combout\ & (!\DF1|q\(33))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(34),
	datab => \ID|Mux18~15_combout\,
	datac => \DF1|q\(33),
	datad => \ID|Mux18~13_combout\,
	combout => \ID|Mux18~16_combout\);

-- Location: LCCOMB_X22_Y10_N30
\ID|Mux18~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux18~19_combout\ = (\DF1|q\(33) & ((\ID|Mux18~16_combout\ & ((\ID|Mux18~18_combout\))) # (!\ID|Mux18~16_combout\ & (\ID|Mux18~11_combout\)))) # (!\DF1|q\(33) & (((\ID|Mux18~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux18~11_combout\,
	datab => \ID|Mux18~18_combout\,
	datac => \DF1|q\(33),
	datad => \ID|Mux18~16_combout\,
	combout => \ID|Mux18~19_combout\);

-- Location: LCFF_X18_Y18_N17
\ID|register_array[18][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~50_combout\,
	sload => VCC,
	ena => \ID|register_array[18][11]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[18][13]~regout\);

-- Location: LCFF_X18_Y17_N23
\ID|register_array[22][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~50_combout\,
	sload => VCC,
	ena => \ID|register_array[22][23]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[22][13]~regout\);

-- Location: LCCOMB_X18_Y18_N16
\ID|Mux18~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux18~2_combout\ = (\DF1|q\(34) & (\DF1|q\(33))) # (!\DF1|q\(34) & ((\DF1|q\(33) & ((\ID|register_array[22][13]~regout\))) # (!\DF1|q\(33) & (\ID|register_array[18][13]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(34),
	datab => \DF1|q\(33),
	datac => \ID|register_array[18][13]~regout\,
	datad => \ID|register_array[22][13]~regout\,
	combout => \ID|Mux18~2_combout\);

-- Location: LCFF_X21_Y13_N7
\ID|register_array[26][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~50_combout\,
	sload => VCC,
	ena => \ID|register_array[26][25]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[26][13]~regout\);

-- Location: LCFF_X21_Y13_N1
\ID|register_array[30][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~50_combout\,
	sload => VCC,
	ena => \ID|register_array[30][20]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[30][13]~regout\);

-- Location: LCCOMB_X21_Y13_N6
\ID|Mux18~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux18~3_combout\ = (\DF1|q\(34) & ((\ID|Mux18~2_combout\ & ((\ID|register_array[30][13]~regout\))) # (!\ID|Mux18~2_combout\ & (\ID|register_array[26][13]~regout\)))) # (!\DF1|q\(34) & (\ID|Mux18~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(34),
	datab => \ID|Mux18~2_combout\,
	datac => \ID|register_array[26][13]~regout\,
	datad => \ID|register_array[30][13]~regout\,
	combout => \ID|Mux18~3_combout\);

-- Location: LCCOMB_X16_Y15_N0
\ID|Mux18~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux18~5_combout\ = (\ID|Mux18~4_combout\ & ((\ID|register_array[28][13]~regout\) # ((!\DF1|q\(34))))) # (!\ID|Mux18~4_combout\ & (((\ID|register_array[24][13]~regout\ & \DF1|q\(34)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux18~4_combout\,
	datab => \ID|register_array[28][13]~regout\,
	datac => \ID|register_array[24][13]~regout\,
	datad => \DF1|q\(34),
	combout => \ID|Mux18~5_combout\);

-- Location: LCCOMB_X23_Y15_N18
\ID|Mux18~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux18~6_combout\ = (\DF1|q\(31) & (((\DF1|q\(32))))) # (!\DF1|q\(31) & ((\DF1|q\(32) & (\ID|Mux18~3_combout\)) # (!\DF1|q\(32) & ((\ID|Mux18~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(31),
	datab => \ID|Mux18~3_combout\,
	datac => \DF1|q\(32),
	datad => \ID|Mux18~5_combout\,
	combout => \ID|Mux18~6_combout\);

-- Location: LCFF_X19_Y14_N7
\ID|register_array[19][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~50_combout\,
	sload => VCC,
	ena => \ID|register_array[19][28]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[19][13]~regout\);

-- Location: LCCOMB_X19_Y14_N6
\ID|Mux18~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux18~7_combout\ = (\DF1|q\(34) & ((\ID|register_array[27][13]~regout\) # ((\DF1|q\(33))))) # (!\DF1|q\(34) & (((\ID|register_array[19][13]~regout\ & !\DF1|q\(33)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[27][13]~regout\,
	datab => \DF1|q\(34),
	datac => \ID|register_array[19][13]~regout\,
	datad => \DF1|q\(33),
	combout => \ID|Mux18~7_combout\);

-- Location: LCFF_X18_Y12_N19
\ID|register_array[31][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~50_combout\,
	sload => VCC,
	ena => \ID|register_array[31][24]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[31][13]~regout\);

-- Location: LCCOMB_X18_Y12_N18
\ID|Mux18~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux18~8_combout\ = (\ID|Mux18~7_combout\ & (((\ID|register_array[31][13]~regout\) # (!\DF1|q\(33))))) # (!\ID|Mux18~7_combout\ & (\ID|register_array[23][13]~regout\ & ((\DF1|q\(33)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[23][13]~regout\,
	datab => \ID|Mux18~7_combout\,
	datac => \ID|register_array[31][13]~regout\,
	datad => \DF1|q\(33),
	combout => \ID|Mux18~8_combout\);

-- Location: LCCOMB_X23_Y15_N28
\ID|Mux18~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux18~9_combout\ = (\ID|Mux18~6_combout\ & (((\ID|Mux18~8_combout\) # (!\DF1|q\(31))))) # (!\ID|Mux18~6_combout\ & (\ID|Mux18~1_combout\ & (\DF1|q\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux18~1_combout\,
	datab => \ID|Mux18~6_combout\,
	datac => \DF1|q\(31),
	datad => \ID|Mux18~8_combout\,
	combout => \ID|Mux18~9_combout\);

-- Location: LCCOMB_X23_Y15_N30
\DF2|q~179\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF2|q~179_combout\ = (!\HU|StallF~14_combout\ & ((\DF1|q\(35) & ((\ID|Mux18~9_combout\))) # (!\DF1|q\(35) & (\ID|Mux18~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HU|StallF~14_combout\,
	datab => \ID|Mux18~19_combout\,
	datac => \DF1|q\(35),
	datad => \ID|Mux18~9_combout\,
	combout => \DF2|q~179_combout\);

-- Location: LCFF_X16_Y13_N7
\ID|register_array[20][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~51_combout\,
	sload => VCC,
	ena => \ID|register_array[20][26]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[20][14]~regout\);

-- Location: LCFF_X16_Y13_N9
\ID|register_array[28][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~51_combout\,
	sload => VCC,
	ena => \ID|register_array[28][13]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[28][14]~regout\);

-- Location: LCCOMB_X16_Y13_N8
\ID|Mux17~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux17~5_combout\ = (\ID|Mux17~4_combout\ & (((\ID|register_array[28][14]~regout\) # (!\DF1|q\(33))))) # (!\ID|Mux17~4_combout\ & (\ID|register_array[20][14]~regout\ & ((\DF1|q\(33)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux17~4_combout\,
	datab => \ID|register_array[20][14]~regout\,
	datac => \ID|register_array[28][14]~regout\,
	datad => \DF1|q\(33),
	combout => \ID|Mux17~5_combout\);

-- Location: LCFF_X20_Y16_N27
\ID|register_array[30][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~51_combout\,
	sload => VCC,
	ena => \ID|register_array[30][20]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[30][14]~regout\);

-- Location: LCFF_X20_Y16_N17
\ID|register_array[22][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~51_combout\,
	sload => VCC,
	ena => \ID|register_array[22][23]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[22][14]~regout\);

-- Location: LCCOMB_X20_Y16_N16
\ID|Mux17~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux17~3_combout\ = (\ID|Mux17~2_combout\ & ((\ID|register_array[30][14]~regout\) # ((!\DF1|q\(33))))) # (!\ID|Mux17~2_combout\ & (((\ID|register_array[22][14]~regout\ & \DF1|q\(33)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux17~2_combout\,
	datab => \ID|register_array[30][14]~regout\,
	datac => \ID|register_array[22][14]~regout\,
	datad => \DF1|q\(33),
	combout => \ID|Mux17~3_combout\);

-- Location: LCCOMB_X16_Y13_N26
\ID|Mux17~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux17~6_combout\ = (\DF1|q\(31) & (((\DF1|q\(32))))) # (!\DF1|q\(31) & ((\DF1|q\(32) & ((\ID|Mux17~3_combout\))) # (!\DF1|q\(32) & (\ID|Mux17~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(31),
	datab => \ID|Mux17~5_combout\,
	datac => \ID|Mux17~3_combout\,
	datad => \DF1|q\(32),
	combout => \ID|Mux17~6_combout\);

-- Location: LCFF_X20_Y13_N23
\ID|register_array[21][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~51_combout\,
	sload => VCC,
	ena => \ID|register_array[21][27]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[21][14]~regout\);

-- Location: LCFF_X19_Y13_N5
\ID|register_array[17][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~51_combout\,
	sload => VCC,
	ena => \ID|register_array[17][18]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[17][14]~regout\);

-- Location: LCCOMB_X19_Y13_N4
\ID|Mux17~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux17~0_combout\ = (\DF1|q\(34) & (((\DF1|q\(33))))) # (!\DF1|q\(34) & ((\DF1|q\(33) & (\ID|register_array[21][14]~regout\)) # (!\DF1|q\(33) & ((\ID|register_array[17][14]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(34),
	datab => \ID|register_array[21][14]~regout\,
	datac => \ID|register_array[17][14]~regout\,
	datad => \DF1|q\(33),
	combout => \ID|Mux17~0_combout\);

-- Location: LCFF_X19_Y13_N23
\ID|register_array[29][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~51_combout\,
	sload => VCC,
	ena => \ID|register_array[29][19]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[29][14]~regout\);

-- Location: LCFF_X19_Y14_N17
\ID|register_array[25][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~51_combout\,
	sload => VCC,
	ena => \ID|register_array[25][6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[25][14]~regout\);

-- Location: LCCOMB_X19_Y13_N22
\ID|Mux17~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux17~1_combout\ = (\DF1|q\(34) & ((\ID|Mux17~0_combout\ & (\ID|register_array[29][14]~regout\)) # (!\ID|Mux17~0_combout\ & ((\ID|register_array[25][14]~regout\))))) # (!\DF1|q\(34) & (\ID|Mux17~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(34),
	datab => \ID|Mux17~0_combout\,
	datac => \ID|register_array[29][14]~regout\,
	datad => \ID|register_array[25][14]~regout\,
	combout => \ID|Mux17~1_combout\);

-- Location: LCCOMB_X27_Y15_N16
\ID|Mux17~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux17~9_combout\ = (\ID|Mux17~6_combout\ & ((\ID|Mux17~8_combout\) # ((!\DF1|q\(31))))) # (!\ID|Mux17~6_combout\ & (((\DF1|q\(31) & \ID|Mux17~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux17~8_combout\,
	datab => \ID|Mux17~6_combout\,
	datac => \DF1|q\(31),
	datad => \ID|Mux17~1_combout\,
	combout => \ID|Mux17~9_combout\);

-- Location: LCCOMB_X27_Y15_N0
\DF2|q~180\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF2|q~180_combout\ = (!\HU|StallF~14_combout\ & ((\DF1|q\(35) & ((\ID|Mux17~9_combout\))) # (!\DF1|q\(35) & (\ID|Mux17~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux17~19_combout\,
	datab => \ID|Mux17~9_combout\,
	datac => \HU|StallF~14_combout\,
	datad => \DF1|q\(35),
	combout => \DF2|q~180_combout\);

-- Location: LCFF_X25_Y10_N31
\ID|register_array[4][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~52_combout\,
	sload => VCC,
	ena => \ID|register_array[4][1]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[4][15]~regout\);

-- Location: LCFF_X25_Y10_N13
\ID|register_array[5][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~52_combout\,
	sload => VCC,
	ena => \ID|register_array[5][20]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[5][15]~regout\);

-- Location: LCCOMB_X25_Y10_N30
\ID|Mux16~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux16~10_combout\ = (\DF1|q\(32) & (\DF1|q\(31))) # (!\DF1|q\(32) & ((\DF1|q\(31) & ((\ID|register_array[5][15]~regout\))) # (!\DF1|q\(31) & (\ID|register_array[4][15]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(32),
	datab => \DF1|q\(31),
	datac => \ID|register_array[4][15]~regout\,
	datad => \ID|register_array[5][15]~regout\,
	combout => \ID|Mux16~10_combout\);

-- Location: LCFF_X26_Y10_N19
\ID|register_array[7][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~52_combout\,
	sload => VCC,
	ena => \ID|register_array[7][16]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[7][15]~regout\);

-- Location: LCFF_X26_Y10_N1
\ID|register_array[6][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~52_combout\,
	sload => VCC,
	ena => \ID|register_array[6][5]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[6][15]~regout\);

-- Location: LCCOMB_X26_Y10_N18
\ID|Mux16~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux16~11_combout\ = (\DF1|q\(32) & ((\ID|Mux16~10_combout\ & (\ID|register_array[7][15]~regout\)) # (!\ID|Mux16~10_combout\ & ((\ID|register_array[6][15]~regout\))))) # (!\DF1|q\(32) & (\ID|Mux16~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(32),
	datab => \ID|Mux16~10_combout\,
	datac => \ID|register_array[7][15]~regout\,
	datad => \ID|register_array[6][15]~regout\,
	combout => \ID|Mux16~11_combout\);

-- Location: LCFF_X23_Y11_N29
\ID|register_array[13][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~52_combout\,
	sload => VCC,
	ena => \ID|register_array[13][4]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[13][15]~regout\);

-- Location: LCFF_X26_Y15_N17
\ID|register_array[12][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~52_combout\,
	sload => VCC,
	ena => \ID|register_array[12][10]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[12][15]~regout\);

-- Location: LCCOMB_X26_Y15_N16
\ID|Mux16~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux16~17_combout\ = (\DF1|q\(32) & (((\DF1|q\(31))))) # (!\DF1|q\(32) & ((\DF1|q\(31) & (\ID|register_array[13][15]~regout\)) # (!\DF1|q\(31) & ((\ID|register_array[12][15]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(32),
	datab => \ID|register_array[13][15]~regout\,
	datac => \ID|register_array[12][15]~regout\,
	datad => \DF1|q\(31),
	combout => \ID|Mux16~17_combout\);

-- Location: LCFF_X27_Y12_N25
\ID|register_array[14][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~52_combout\,
	sload => VCC,
	ena => \ID|register_array[14][24]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[14][15]~regout\);

-- Location: LCCOMB_X27_Y12_N24
\ID|Mux16~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux16~18_combout\ = (\ID|Mux16~17_combout\ & ((\ID|register_array[15][15]~regout\) # ((!\DF1|q\(32))))) # (!\ID|Mux16~17_combout\ & (((\ID|register_array[14][15]~regout\ & \DF1|q\(32)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[15][15]~regout\,
	datab => \ID|Mux16~17_combout\,
	datac => \ID|register_array[14][15]~regout\,
	datad => \DF1|q\(32),
	combout => \ID|Mux16~18_combout\);

-- Location: LCCOMB_X21_Y10_N6
\ID|Mux16~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux16~19_combout\ = (\ID|Mux16~16_combout\ & (((\ID|Mux16~18_combout\) # (!\DF1|q\(33))))) # (!\ID|Mux16~16_combout\ & (\ID|Mux16~11_combout\ & (\DF1|q\(33))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux16~16_combout\,
	datab => \ID|Mux16~11_combout\,
	datac => \DF1|q\(33),
	datad => \ID|Mux16~18_combout\,
	combout => \ID|Mux16~19_combout\);

-- Location: LCCOMB_X29_Y10_N24
\DF2|q~178\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF2|q~178_combout\ = (!\HU|StallF~14_combout\ & ((\DF1|q\(35) & (\ID|Mux16~9_combout\)) # (!\DF1|q\(35) & ((\ID|Mux16~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux16~9_combout\,
	datab => \HU|StallF~14_combout\,
	datac => \DF1|q\(35),
	datad => \ID|Mux16~19_combout\,
	combout => \DF2|q~178_combout\);

-- Location: LCFF_X16_Y16_N23
\ID|register_array[16][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~53_combout\,
	sload => VCC,
	ena => \ID|register_array[16][6]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[16][16]~regout\);

-- Location: LCFF_X16_Y16_N13
\ID|register_array[24][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~53_combout\,
	sload => VCC,
	ena => \ID|register_array[24][28]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[24][16]~regout\);

-- Location: LCCOMB_X16_Y16_N22
\ID|Mux15~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux15~4_combout\ = (\DF1|q\(33) & (\DF1|q\(34))) # (!\DF1|q\(33) & ((\DF1|q\(34) & ((\ID|register_array[24][16]~regout\))) # (!\DF1|q\(34) & (\ID|register_array[16][16]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(33),
	datab => \DF1|q\(34),
	datac => \ID|register_array[16][16]~regout\,
	datad => \ID|register_array[24][16]~regout\,
	combout => \ID|Mux15~4_combout\);

-- Location: LCFF_X21_Y17_N9
\ID|register_array[28][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~53_combout\,
	sload => VCC,
	ena => \ID|register_array[28][13]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[28][16]~regout\);

-- Location: LCCOMB_X21_Y17_N8
\ID|Mux15~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux15~5_combout\ = (\ID|Mux15~4_combout\ & (((\ID|register_array[28][16]~regout\) # (!\DF1|q\(33))))) # (!\ID|Mux15~4_combout\ & (\ID|register_array[20][16]~regout\ & ((\DF1|q\(33)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[20][16]~regout\,
	datab => \ID|Mux15~4_combout\,
	datac => \ID|register_array[28][16]~regout\,
	datad => \DF1|q\(33),
	combout => \ID|Mux15~5_combout\);

-- Location: LCFF_X22_Y16_N5
\ID|register_array[30][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~53_combout\,
	sload => VCC,
	ena => \ID|register_array[30][20]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[30][16]~regout\);

-- Location: LCFF_X22_Y16_N3
\ID|register_array[22][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~53_combout\,
	sload => VCC,
	ena => \ID|register_array[22][23]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[22][16]~regout\);

-- Location: LCCOMB_X22_Y16_N4
\ID|Mux15~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux15~3_combout\ = (\ID|Mux15~2_combout\ & (((\ID|register_array[30][16]~regout\)) # (!\DF1|q\(33)))) # (!\ID|Mux15~2_combout\ & (\DF1|q\(33) & ((\ID|register_array[22][16]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux15~2_combout\,
	datab => \DF1|q\(33),
	datac => \ID|register_array[30][16]~regout\,
	datad => \ID|register_array[22][16]~regout\,
	combout => \ID|Mux15~3_combout\);

-- Location: LCCOMB_X21_Y17_N26
\ID|Mux15~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux15~6_combout\ = (\DF1|q\(32) & (((\DF1|q\(31)) # (\ID|Mux15~3_combout\)))) # (!\DF1|q\(32) & (\ID|Mux15~5_combout\ & (!\DF1|q\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(32),
	datab => \ID|Mux15~5_combout\,
	datac => \DF1|q\(31),
	datad => \ID|Mux15~3_combout\,
	combout => \ID|Mux15~6_combout\);

-- Location: LCFF_X19_Y14_N21
\ID|register_array[25][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~53_combout\,
	sload => VCC,
	ena => \ID|register_array[25][6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[25][16]~regout\);

-- Location: LCFF_X20_Y15_N1
\ID|register_array[29][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~53_combout\,
	sload => VCC,
	ena => \ID|register_array[29][19]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[29][16]~regout\);

-- Location: LCCOMB_X20_Y15_N0
\ID|Mux15~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux15~1_combout\ = (\ID|Mux15~0_combout\ & (((\ID|register_array[29][16]~regout\) # (!\DF1|q\(34))))) # (!\ID|Mux15~0_combout\ & (\ID|register_array[25][16]~regout\ & ((\DF1|q\(34)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux15~0_combout\,
	datab => \ID|register_array[25][16]~regout\,
	datac => \ID|register_array[29][16]~regout\,
	datad => \DF1|q\(34),
	combout => \ID|Mux15~1_combout\);

-- Location: LCCOMB_X21_Y17_N28
\ID|Mux15~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux15~9_combout\ = (\ID|Mux15~6_combout\ & ((\ID|Mux15~8_combout\) # ((!\DF1|q\(31))))) # (!\ID|Mux15~6_combout\ & (((\DF1|q\(31) & \ID|Mux15~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux15~8_combout\,
	datab => \ID|Mux15~6_combout\,
	datac => \DF1|q\(31),
	datad => \ID|Mux15~1_combout\,
	combout => \ID|Mux15~9_combout\);

-- Location: LCCOMB_X31_Y16_N22
\DF2|q~184\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF2|q~184_combout\ = (!\HU|StallF~14_combout\ & ((\DF1|q\(35) & ((\ID|Mux15~9_combout\))) # (!\DF1|q\(35) & (\ID|Mux15~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HU|StallF~14_combout\,
	datab => \ID|Mux15~19_combout\,
	datac => \DF1|q\(35),
	datad => \ID|Mux15~9_combout\,
	combout => \DF2|q~184_combout\);

-- Location: LCCOMB_X23_Y12_N24
\EXE|WriteDataE[1]~63\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|WriteDataE[1]~63_combout\ = (\EXE|WriteDataE[1]~62_combout\) # ((\HU|ForwardBE\(1) & \DF3|q\(41)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|WriteDataE[1]~62_combout\,
	datac => \HU|ForwardBE\(1),
	datad => \DF3|q\(41),
	combout => \EXE|WriteDataE[1]~63_combout\);

-- Location: LCCOMB_X34_Y16_N24
\DF3|q[57]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q[57]~5_combout\ = (\DF2|q\(1) & (\DF2|q\(9))) # (!\DF2|q\(1) & ((\EXE|WriteDataE[1]~63_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF2|q\(9),
	datab => \EXE|WriteDataE[1]~63_combout\,
	datad => \DF2|q\(1),
	combout => \DF3|q[57]~5_combout\);

-- Location: LCFF_X19_Y17_N7
\ID|register_array[26][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~54_combout\,
	sload => VCC,
	ena => \ID|register_array[26][25]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[26][17]~regout\);

-- Location: LCFF_X22_Y16_N1
\ID|register_array[30][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~54_combout\,
	sload => VCC,
	ena => \ID|register_array[30][20]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[30][17]~regout\);

-- Location: LCFF_X19_Y18_N21
\ID|register_array[18][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~54_combout\,
	sload => VCC,
	ena => \ID|register_array[18][11]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[18][17]~regout\);

-- Location: LCFF_X22_Y16_N7
\ID|register_array[22][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~54_combout\,
	sload => VCC,
	ena => \ID|register_array[22][23]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[22][17]~regout\);

-- Location: LCCOMB_X22_Y16_N6
\ID|Mux46~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux46~2_combout\ = (\DF1|q\(29) & (((\DF1|q\(28))))) # (!\DF1|q\(29) & ((\DF1|q\(28) & ((\ID|register_array[22][17]~regout\))) # (!\DF1|q\(28) & (\ID|register_array[18][17]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(29),
	datab => \ID|register_array[18][17]~regout\,
	datac => \ID|register_array[22][17]~regout\,
	datad => \DF1|q\(28),
	combout => \ID|Mux46~2_combout\);

-- Location: LCCOMB_X22_Y16_N0
\ID|Mux46~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux46~3_combout\ = (\DF1|q\(29) & ((\ID|Mux46~2_combout\ & ((\ID|register_array[30][17]~regout\))) # (!\ID|Mux46~2_combout\ & (\ID|register_array[26][17]~regout\)))) # (!\DF1|q\(29) & (((\ID|Mux46~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(29),
	datab => \ID|register_array[26][17]~regout\,
	datac => \ID|register_array[30][17]~regout\,
	datad => \ID|Mux46~2_combout\,
	combout => \ID|Mux46~3_combout\);

-- Location: LCFF_X15_Y15_N17
\ID|register_array[16][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~54_combout\,
	sload => VCC,
	ena => \ID|register_array[16][6]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[16][17]~regout\);

-- Location: LCFF_X15_Y15_N31
\ID|register_array[20][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~54_combout\,
	sload => VCC,
	ena => \ID|register_array[20][26]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[20][17]~regout\);

-- Location: LCCOMB_X15_Y15_N30
\ID|Mux46~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux46~4_combout\ = (\DF1|q\(29) & (((\DF1|q\(28))))) # (!\DF1|q\(29) & ((\DF1|q\(28) & ((\ID|register_array[20][17]~regout\))) # (!\DF1|q\(28) & (\ID|register_array[16][17]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(29),
	datab => \ID|register_array[16][17]~regout\,
	datac => \ID|register_array[20][17]~regout\,
	datad => \DF1|q\(28),
	combout => \ID|Mux46~4_combout\);

-- Location: LCFF_X21_Y15_N3
\ID|register_array[28][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~54_combout\,
	sload => VCC,
	ena => \ID|register_array[28][13]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[28][17]~regout\);

-- Location: LCCOMB_X21_Y15_N2
\ID|Mux46~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux46~5_combout\ = (\ID|Mux46~4_combout\ & (((\ID|register_array[28][17]~regout\) # (!\DF1|q\(29))))) # (!\ID|Mux46~4_combout\ & (\ID|register_array[24][17]~regout\ & ((\DF1|q\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[24][17]~regout\,
	datab => \ID|Mux46~4_combout\,
	datac => \ID|register_array[28][17]~regout\,
	datad => \DF1|q\(29),
	combout => \ID|Mux46~5_combout\);

-- Location: LCCOMB_X21_Y15_N26
\ID|Mux46~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux46~6_combout\ = (\DF1|q\(26) & (\DF1|q\(27))) # (!\DF1|q\(26) & ((\DF1|q\(27) & (\ID|Mux46~3_combout\)) # (!\DF1|q\(27) & ((\ID|Mux46~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(26),
	datab => \DF1|q\(27),
	datac => \ID|Mux46~3_combout\,
	datad => \ID|Mux46~5_combout\,
	combout => \ID|Mux46~6_combout\);

-- Location: LCFF_X20_Y18_N1
\ID|register_array[17][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~54_combout\,
	sload => VCC,
	ena => \ID|register_array[17][18]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[17][17]~regout\);

-- Location: LCFF_X19_Y18_N27
\ID|register_array[25][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~54_combout\,
	sload => VCC,
	ena => \ID|register_array[25][6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[25][17]~regout\);

-- Location: LCCOMB_X19_Y18_N26
\ID|Mux46~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux46~0_combout\ = (\DF1|q\(29) & (((\ID|register_array[25][17]~regout\) # (\DF1|q\(28))))) # (!\DF1|q\(29) & (\ID|register_array[17][17]~regout\ & ((!\DF1|q\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(29),
	datab => \ID|register_array[17][17]~regout\,
	datac => \ID|register_array[25][17]~regout\,
	datad => \DF1|q\(28),
	combout => \ID|Mux46~0_combout\);

-- Location: LCFF_X21_Y18_N27
\ID|register_array[21][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~54_combout\,
	sload => VCC,
	ena => \ID|register_array[21][27]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[21][17]~regout\);

-- Location: LCCOMB_X21_Y18_N26
\ID|Mux46~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux46~1_combout\ = (\ID|Mux46~0_combout\ & ((\ID|register_array[29][17]~regout\) # ((!\DF1|q\(28))))) # (!\ID|Mux46~0_combout\ & (((\ID|register_array[21][17]~regout\ & \DF1|q\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[29][17]~regout\,
	datab => \ID|Mux46~0_combout\,
	datac => \ID|register_array[21][17]~regout\,
	datad => \DF1|q\(28),
	combout => \ID|Mux46~1_combout\);

-- Location: LCCOMB_X21_Y15_N28
\ID|Mux46~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux46~9_combout\ = (\ID|Mux46~6_combout\ & ((\ID|Mux46~8_combout\) # ((!\DF1|q\(26))))) # (!\ID|Mux46~6_combout\ & (((\ID|Mux46~1_combout\ & \DF1|q\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux46~8_combout\,
	datab => \ID|Mux46~6_combout\,
	datac => \ID|Mux46~1_combout\,
	datad => \DF1|q\(26),
	combout => \ID|Mux46~9_combout\);

-- Location: LCCOMB_X21_Y15_N0
\DF2|q~213\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF2|q~213_combout\ = (!\HU|StallF~14_combout\ & ((\DF1|q\(30) & ((\ID|Mux46~9_combout\))) # (!\DF1|q\(30) & (\ID|Mux46~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux46~19_combout\,
	datab => \ID|Mux46~9_combout\,
	datac => \HU|StallF~14_combout\,
	datad => \DF1|q\(30),
	combout => \DF2|q~213_combout\);

-- Location: LCFF_X31_Y16_N27
\DF2|q[72]~_Duplicate_2\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \DF2|q~213_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF2|q[72]~_Duplicate_2_regout\);

-- Location: LCCOMB_X31_Y16_N20
\EXE|WriteDataE[17]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|WriteDataE[17]~31_combout\ = (!\HU|ForwardBE\(1) & ((\EXE|Equal2~1_combout\ & (\ResultW[17]~17_combout\)) # (!\EXE|Equal2~1_combout\ & ((\DF2|q[72]~_Duplicate_2_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ResultW[17]~17_combout\,
	datab => \DF2|q[72]~_Duplicate_2_regout\,
	datac => \EXE|Equal2~1_combout\,
	datad => \HU|ForwardBE\(1),
	combout => \EXE|WriteDataE[17]~31_combout\);

-- Location: LCCOMB_X31_Y12_N20
\EXE|WriteDataE[17]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|WriteDataE[17]~30_combout\ = (\HU|ForwardBE\(1) & \DF3|q\(57))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \HU|ForwardBE\(1),
	datad => \DF3|q\(57),
	combout => \EXE|WriteDataE[17]~30_combout\);

-- Location: LCCOMB_X31_Y12_N22
\EXE|Binput[17]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Binput[17]~14_combout\ = (\DF2|q\(1) & (((\DF2|q\(23))))) # (!\DF2|q\(1) & ((\EXE|WriteDataE[17]~31_combout\) # ((\EXE|WriteDataE[17]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF2|q\(1),
	datab => \EXE|WriteDataE[17]~31_combout\,
	datac => \EXE|WriteDataE[17]~30_combout\,
	datad => \DF2|q\(23),
	combout => \EXE|Binput[17]~14_combout\);

-- Location: LCCOMB_X30_Y12_N6
\DF4|q~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF4|q~35_combout\ = (\MEM|data_memory|auto_generated|q_a\(17) & !\nreset~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|data_memory|auto_generated|q_a\(17),
	datad => \nreset~combout\,
	combout => \DF4|q~35_combout\);

-- Location: LCFF_X30_Y12_N7
\DF4|q[56]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF4|q~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF4|q\(56));

-- Location: LCCOMB_X30_Y12_N0
\ResultW[17]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ResultW[17]~17_combout\ = (\DF4|q\(5) & ((\DF4|q\(56)))) # (!\DF4|q\(5) & (\DF4|q\(24)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DF4|q\(24),
	datac => \DF4|q\(5),
	datad => \DF4|q\(56),
	combout => \ResultW[17]~17_combout\);

-- Location: LCFF_X31_Y16_N11
\DF2|q[104]~_Duplicate_2\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF2|q~182_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF2|q[104]~_Duplicate_2_regout\);

-- Location: LCCOMB_X31_Y16_N14
\EXE|Ainput[17]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Ainput[17]~28_combout\ = (!\HU|ForwardAE\(1) & ((\EXE|Equal4~1_combout\ & (\ResultW[17]~17_combout\)) # (!\EXE|Equal4~1_combout\ & ((\DF2|q[104]~_Duplicate_2_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Equal4~1_combout\,
	datab => \HU|ForwardAE\(1),
	datac => \ResultW[17]~17_combout\,
	datad => \DF2|q[104]~_Duplicate_2_regout\,
	combout => \EXE|Ainput[17]~28_combout\);

-- Location: LCCOMB_X33_Y14_N26
\EXE|Ainput[17]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Ainput[17]~29_combout\ = (\EXE|Ainput[17]~28_combout\) # ((\HU|ForwardAE\(1) & \DF3|q\(57)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HU|ForwardAE\(1),
	datac => \EXE|Ainput[17]~28_combout\,
	datad => \DF3|q\(57),
	combout => \EXE|Ainput[17]~29_combout\);

-- Location: LCCOMB_X34_Y16_N14
\DF3|q~117\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q~117_combout\ = (\DF3|q~116_combout\ & ((\EXE|Binput[17]~14_combout\) # ((\EXE|Ainput[17]~29_combout\) # (!\DF3|q[46]~36_combout\)))) # (!\DF3|q~116_combout\ & (\EXE|Binput[17]~14_combout\ & (\DF3|q[46]~36_combout\ & \EXE|Ainput[17]~29_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF3|q~116_combout\,
	datab => \EXE|Binput[17]~14_combout\,
	datac => \DF3|q[46]~36_combout\,
	datad => \EXE|Ainput[17]~29_combout\,
	combout => \DF3|q~117_combout\);

-- Location: LCFF_X34_Y16_N25
\DF3|q[57]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF3|q[57]~5_combout\,
	sdata => \DF3|q~117_combout\,
	sclr => \DF3|q[56]~111_combout\,
	sload => \DF2|ALT_INV_q\(119),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF3|q\(57));

-- Location: LCCOMB_X26_Y12_N0
\DF4|q~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF4|q~36_combout\ = (!\nreset~combout\ & \DF3|q\(57))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nreset~combout\,
	datad => \DF3|q\(57),
	combout => \DF4|q~36_combout\);

-- Location: LCFF_X26_Y12_N1
\DF4|q[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF4|q~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF4|q\(24));

-- Location: LCCOMB_X30_Y12_N4
\ID|register_array~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|register_array~54_combout\ = (!\nreset~combout\ & ((\DF4|q\(5) & (\DF4|q\(56))) # (!\DF4|q\(5) & ((\DF4|q\(24))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF4|q\(56),
	datab => \DF4|q\(24),
	datac => \DF4|q\(5),
	datad => \nreset~combout\,
	combout => \ID|register_array~54_combout\);

-- Location: LCFF_X14_Y15_N17
\ID|register_array[24][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~54_combout\,
	sload => VCC,
	ena => \ID|register_array[24][28]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[24][17]~regout\);

-- Location: LCCOMB_X14_Y15_N16
\ID|Mux14~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux14~5_combout\ = (\ID|Mux14~4_combout\ & (((\ID|register_array[28][17]~regout\)) # (!\DF1|q\(34)))) # (!\ID|Mux14~4_combout\ & (\DF1|q\(34) & (\ID|register_array[24][17]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux14~4_combout\,
	datab => \DF1|q\(34),
	datac => \ID|register_array[24][17]~regout\,
	datad => \ID|register_array[28][17]~regout\,
	combout => \ID|Mux14~5_combout\);

-- Location: LCCOMB_X19_Y18_N20
\ID|Mux14~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux14~2_combout\ = (\DF1|q\(34) & (((\DF1|q\(33))))) # (!\DF1|q\(34) & ((\DF1|q\(33) & (\ID|register_array[22][17]~regout\)) # (!\DF1|q\(33) & ((\ID|register_array[18][17]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(34),
	datab => \ID|register_array[22][17]~regout\,
	datac => \ID|register_array[18][17]~regout\,
	datad => \DF1|q\(33),
	combout => \ID|Mux14~2_combout\);

-- Location: LCCOMB_X19_Y17_N6
\ID|Mux14~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux14~3_combout\ = (\DF1|q\(34) & ((\ID|Mux14~2_combout\ & ((\ID|register_array[30][17]~regout\))) # (!\ID|Mux14~2_combout\ & (\ID|register_array[26][17]~regout\)))) # (!\DF1|q\(34) & (\ID|Mux14~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(34),
	datab => \ID|Mux14~2_combout\,
	datac => \ID|register_array[26][17]~regout\,
	datad => \ID|register_array[30][17]~regout\,
	combout => \ID|Mux14~3_combout\);

-- Location: LCCOMB_X18_Y16_N28
\ID|Mux14~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux14~6_combout\ = (\DF1|q\(31) & (((\DF1|q\(32))))) # (!\DF1|q\(31) & ((\DF1|q\(32) & ((\ID|Mux14~3_combout\))) # (!\DF1|q\(32) & (\ID|Mux14~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(31),
	datab => \ID|Mux14~5_combout\,
	datac => \ID|Mux14~3_combout\,
	datad => \DF1|q\(32),
	combout => \ID|Mux14~6_combout\);

-- Location: LCFF_X20_Y18_N11
\ID|register_array[29][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~54_combout\,
	sload => VCC,
	ena => \ID|register_array[29][19]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[29][17]~regout\);

-- Location: LCCOMB_X20_Y18_N0
\ID|Mux14~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux14~0_combout\ = (\DF1|q\(33) & (((\DF1|q\(34))))) # (!\DF1|q\(33) & ((\DF1|q\(34) & (\ID|register_array[25][17]~regout\)) # (!\DF1|q\(34) & ((\ID|register_array[17][17]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[25][17]~regout\,
	datab => \DF1|q\(33),
	datac => \ID|register_array[17][17]~regout\,
	datad => \DF1|q\(34),
	combout => \ID|Mux14~0_combout\);

-- Location: LCCOMB_X20_Y18_N10
\ID|Mux14~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux14~1_combout\ = (\DF1|q\(33) & ((\ID|Mux14~0_combout\ & ((\ID|register_array[29][17]~regout\))) # (!\ID|Mux14~0_combout\ & (\ID|register_array[21][17]~regout\)))) # (!\DF1|q\(33) & (((\ID|Mux14~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[21][17]~regout\,
	datab => \DF1|q\(33),
	datac => \ID|register_array[29][17]~regout\,
	datad => \ID|Mux14~0_combout\,
	combout => \ID|Mux14~1_combout\);

-- Location: LCCOMB_X18_Y16_N22
\ID|Mux14~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux14~9_combout\ = (\ID|Mux14~6_combout\ & ((\ID|Mux14~8_combout\) # ((!\DF1|q\(31))))) # (!\ID|Mux14~6_combout\ & (((\ID|Mux14~1_combout\ & \DF1|q\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux14~8_combout\,
	datab => \ID|Mux14~6_combout\,
	datac => \ID|Mux14~1_combout\,
	datad => \DF1|q\(31),
	combout => \ID|Mux14~9_combout\);

-- Location: LCFF_X26_Y10_N29
\ID|register_array[6][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~54_combout\,
	sload => VCC,
	ena => \ID|register_array[6][5]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[6][17]~regout\);

-- Location: LCFF_X26_Y10_N7
\ID|register_array[7][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~54_combout\,
	sload => VCC,
	ena => \ID|register_array[7][16]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[7][17]~regout\);

-- Location: LCFF_X25_Y10_N29
\ID|register_array[5][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~54_combout\,
	sload => VCC,
	ena => \ID|register_array[5][20]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[5][17]~regout\);

-- Location: LCFF_X25_Y10_N15
\ID|register_array[4][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~54_combout\,
	sload => VCC,
	ena => \ID|register_array[4][1]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[4][17]~regout\);

-- Location: LCCOMB_X25_Y10_N14
\ID|Mux14~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux14~10_combout\ = (\DF1|q\(32) & (((\DF1|q\(31))))) # (!\DF1|q\(32) & ((\DF1|q\(31) & (\ID|register_array[5][17]~regout\)) # (!\DF1|q\(31) & ((\ID|register_array[4][17]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(32),
	datab => \ID|register_array[5][17]~regout\,
	datac => \ID|register_array[4][17]~regout\,
	datad => \DF1|q\(31),
	combout => \ID|Mux14~10_combout\);

-- Location: LCCOMB_X26_Y10_N6
\ID|Mux14~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux14~11_combout\ = (\DF1|q\(32) & ((\ID|Mux14~10_combout\ & ((\ID|register_array[7][17]~regout\))) # (!\ID|Mux14~10_combout\ & (\ID|register_array[6][17]~regout\)))) # (!\DF1|q\(32) & (((\ID|Mux14~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(32),
	datab => \ID|register_array[6][17]~regout\,
	datac => \ID|register_array[7][17]~regout\,
	datad => \ID|Mux14~10_combout\,
	combout => \ID|Mux14~11_combout\);

-- Location: LCFF_X27_Y11_N9
\ID|register_array[2][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~54_combout\,
	sload => VCC,
	ena => \ID|register_array[2][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[2][17]~regout\);

-- Location: LCCOMB_X27_Y11_N8
\ID|Mux14~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux14~15_combout\ = (\ID|Mux14~14_combout\) # ((\DF1|q\(32) & (\ID|register_array[2][17]~regout\ & !\DF1|q\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux14~14_combout\,
	datab => \DF1|q\(32),
	datac => \ID|register_array[2][17]~regout\,
	datad => \DF1|q\(31),
	combout => \ID|Mux14~15_combout\);

-- Location: LCCOMB_X27_Y11_N2
\ID|Mux14~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux14~16_combout\ = (\DF1|q\(33) & (((\DF1|q\(34))))) # (!\DF1|q\(33) & ((\DF1|q\(34) & (\ID|Mux14~13_combout\)) # (!\DF1|q\(34) & ((\ID|Mux14~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux14~13_combout\,
	datab => \ID|Mux14~15_combout\,
	datac => \DF1|q\(33),
	datad => \DF1|q\(34),
	combout => \ID|Mux14~16_combout\);

-- Location: LCCOMB_X27_Y11_N28
\ID|Mux14~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux14~19_combout\ = (\DF1|q\(33) & ((\ID|Mux14~16_combout\ & (\ID|Mux14~18_combout\)) # (!\ID|Mux14~16_combout\ & ((\ID|Mux14~11_combout\))))) # (!\DF1|q\(33) & (((\ID|Mux14~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux14~18_combout\,
	datab => \ID|Mux14~11_combout\,
	datac => \DF1|q\(33),
	datad => \ID|Mux14~16_combout\,
	combout => \ID|Mux14~19_combout\);

-- Location: LCCOMB_X31_Y16_N10
\DF2|q~182\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF2|q~182_combout\ = (!\HU|StallF~14_combout\ & ((\DF1|q\(35) & (\ID|Mux14~9_combout\)) # (!\DF1|q\(35) & ((\ID|Mux14~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HU|StallF~14_combout\,
	datab => \ID|Mux14~9_combout\,
	datac => \DF1|q\(35),
	datad => \ID|Mux14~19_combout\,
	combout => \DF2|q~182_combout\);

-- Location: DSPMULT_X28_Y19_N0
\EXE|IEEE_MUL|Mult0|auto_generated|mac_mult3\ : cycloneii_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "0",
	dataa_width => 18,
	datab_clock => "none",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => \~GND~combout\,
	signb => \~GND~combout\,
	clk => \clock~clkctrl_outclk\,
	aclr => GND,
	ena => VCC,
	dataa => \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult3_DATAA_bus\,
	datab => \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult3_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult3_DATAOUT_bus\);

-- Location: LCCOMB_X18_Y13_N28
\DF4|q~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF4|q~1_combout\ = (!\nreset~combout\ & \DF3|q\(40))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nreset~combout\,
	datad => \DF3|q\(40),
	combout => \DF4|q~1_combout\);

-- Location: LCFF_X18_Y13_N29
\DF4|q[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF4|q~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF4|q\(7));

-- Location: LCCOMB_X19_Y10_N8
\ID|register_array~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|register_array~5_combout\ = (!\nreset~combout\ & ((\DF4|q\(5) & (\DF4|q\(39))) # (!\DF4|q\(5) & ((\DF4|q\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF4|q\(5),
	datab => \DF4|q\(39),
	datac => \nreset~combout\,
	datad => \DF4|q\(7),
	combout => \ID|register_array~5_combout\);

-- Location: LCFF_X23_Y12_N11
\ID|register_array[30][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~5_combout\,
	sload => VCC,
	ena => \ID|register_array[30][20]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[30][0]~regout\);

-- Location: LCFF_X23_Y7_N1
\ID|register_array[22][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~5_combout\,
	sload => VCC,
	ena => \ID|register_array[22][23]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[22][0]~regout\);

-- Location: LCFF_X23_Y12_N17
\ID|register_array[26][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~5_combout\,
	sload => VCC,
	ena => \ID|register_array[26][25]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[26][0]~regout\);

-- Location: LCFF_X22_Y13_N25
\ID|register_array[18][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~5_combout\,
	sload => VCC,
	ena => \ID|register_array[18][11]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[18][0]~regout\);

-- Location: LCCOMB_X23_Y12_N16
\ID|Mux63~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux63~2_combout\ = (\DF1|q\(29) & ((\DF1|q\(28)) # ((\ID|register_array[26][0]~regout\)))) # (!\DF1|q\(29) & (!\DF1|q\(28) & ((\ID|register_array[18][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(29),
	datab => \DF1|q\(28),
	datac => \ID|register_array[26][0]~regout\,
	datad => \ID|register_array[18][0]~regout\,
	combout => \ID|Mux63~2_combout\);

-- Location: LCCOMB_X23_Y7_N0
\ID|Mux63~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux63~3_combout\ = (\DF1|q\(28) & ((\ID|Mux63~2_combout\ & (\ID|register_array[30][0]~regout\)) # (!\ID|Mux63~2_combout\ & ((\ID|register_array[22][0]~regout\))))) # (!\DF1|q\(28) & (((\ID|Mux63~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(28),
	datab => \ID|register_array[30][0]~regout\,
	datac => \ID|register_array[22][0]~regout\,
	datad => \ID|Mux63~2_combout\,
	combout => \ID|Mux63~3_combout\);

-- Location: LCFF_X15_Y13_N9
\ID|register_array[24][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~5_combout\,
	sload => VCC,
	ena => \ID|register_array[24][28]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[24][0]~regout\);

-- Location: LCFF_X15_Y15_N9
\ID|register_array[16][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~5_combout\,
	sload => VCC,
	ena => \ID|register_array[16][6]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[16][0]~regout\);

-- Location: LCCOMB_X15_Y13_N8
\ID|Mux63~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux63~4_combout\ = (\DF1|q\(29) & ((\DF1|q\(28)) # ((\ID|register_array[24][0]~regout\)))) # (!\DF1|q\(29) & (!\DF1|q\(28) & ((\ID|register_array[16][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(29),
	datab => \DF1|q\(28),
	datac => \ID|register_array[24][0]~regout\,
	datad => \ID|register_array[16][0]~regout\,
	combout => \ID|Mux63~4_combout\);

-- Location: LCFF_X15_Y13_N19
\ID|register_array[28][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~5_combout\,
	sload => VCC,
	ena => \ID|register_array[28][13]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[28][0]~regout\);

-- Location: LCCOMB_X15_Y13_N18
\ID|Mux63~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux63~5_combout\ = (\ID|Mux63~4_combout\ & (((\ID|register_array[28][0]~regout\) # (!\DF1|q\(28))))) # (!\ID|Mux63~4_combout\ & (\ID|register_array[20][0]~regout\ & ((\DF1|q\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[20][0]~regout\,
	datab => \ID|Mux63~4_combout\,
	datac => \ID|register_array[28][0]~regout\,
	datad => \DF1|q\(28),
	combout => \ID|Mux63~5_combout\);

-- Location: LCCOMB_X23_Y7_N26
\ID|Mux63~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux63~6_combout\ = (\DF1|q\(27) & ((\ID|Mux63~3_combout\) # ((\DF1|q\(26))))) # (!\DF1|q\(27) & (((\ID|Mux63~5_combout\ & !\DF1|q\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(27),
	datab => \ID|Mux63~3_combout\,
	datac => \ID|Mux63~5_combout\,
	datad => \DF1|q\(26),
	combout => \ID|Mux63~6_combout\);

-- Location: LCFF_X23_Y14_N3
\ID|register_array[31][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~0_combout\,
	sload => VCC,
	ena => \ID|register_array[31][24]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[31][0]~regout\);

-- Location: LCFF_X23_Y14_N9
\ID|register_array[27][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~0_combout\,
	sload => VCC,
	ena => \ID|register_array[27][12]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[27][0]~regout\);

-- Location: LCCOMB_X23_Y14_N8
\ID|Mux63~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux63~8_combout\ = (\ID|Mux63~7_combout\ & ((\ID|register_array[31][0]~regout\) # ((!\DF1|q\(29))))) # (!\ID|Mux63~7_combout\ & (((\ID|register_array[27][0]~regout\ & \DF1|q\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux63~7_combout\,
	datab => \ID|register_array[31][0]~regout\,
	datac => \ID|register_array[27][0]~regout\,
	datad => \DF1|q\(29),
	combout => \ID|Mux63~8_combout\);

-- Location: LCCOMB_X23_Y7_N28
\ID|Mux63~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux63~9_combout\ = (\ID|Mux63~6_combout\ & (((\ID|Mux63~8_combout\) # (!\DF1|q\(26))))) # (!\ID|Mux63~6_combout\ & (\ID|Mux63~1_combout\ & ((\DF1|q\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux63~1_combout\,
	datab => \ID|Mux63~6_combout\,
	datac => \ID|Mux63~8_combout\,
	datad => \DF1|q\(26),
	combout => \ID|Mux63~9_combout\);

-- Location: LCFF_X20_Y8_N25
\ID|register_array[13][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~0_combout\,
	sload => VCC,
	ena => \ID|register_array[13][4]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[13][0]~regout\);

-- Location: LCCOMB_X20_Y8_N24
\ID|Mux63~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux63~17_combout\ = (\DF1|q\(27) & (((\DF1|q\(26))))) # (!\DF1|q\(27) & ((\DF1|q\(26) & ((\ID|register_array[13][0]~regout\))) # (!\DF1|q\(26) & (\ID|register_array[12][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[12][0]~regout\,
	datab => \DF1|q\(27),
	datac => \ID|register_array[13][0]~regout\,
	datad => \DF1|q\(26),
	combout => \ID|Mux63~17_combout\);

-- Location: LCCOMB_X21_Y8_N18
\ID|Mux63~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux63~18_combout\ = (\ID|Mux63~17_combout\ & (((\ID|register_array[15][0]~regout\) # (!\DF1|q\(27))))) # (!\ID|Mux63~17_combout\ & (\ID|register_array[14][0]~regout\ & ((\DF1|q\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[14][0]~regout\,
	datab => \ID|Mux63~17_combout\,
	datac => \ID|register_array[15][0]~regout\,
	datad => \DF1|q\(27),
	combout => \ID|Mux63~18_combout\);

-- Location: LCFF_X23_Y8_N1
\ID|register_array[6][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~5_combout\,
	sload => VCC,
	ena => \ID|register_array[6][5]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[6][0]~regout\);

-- Location: LCFF_X23_Y8_N27
\ID|register_array[7][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~0_combout\,
	sload => VCC,
	ena => \ID|register_array[7][16]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[7][0]~regout\);

-- Location: LCCOMB_X23_Y8_N26
\ID|Mux63~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux63~13_combout\ = (\ID|Mux63~12_combout\ & (((\ID|register_array[7][0]~regout\) # (!\DF1|q\(27))))) # (!\ID|Mux63~12_combout\ & (\ID|register_array[6][0]~regout\ & ((\DF1|q\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux63~12_combout\,
	datab => \ID|register_array[6][0]~regout\,
	datac => \ID|register_array[7][0]~regout\,
	datad => \DF1|q\(27),
	combout => \ID|Mux63~13_combout\);

-- Location: LCFF_X24_Y9_N1
\ID|register_array[3][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~0_combout\,
	sload => VCC,
	ena => \ID|register_array[3][19]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[3][0]~regout\);

-- Location: LCFF_X21_Y11_N1
\ID|register_array[1][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~0_combout\,
	sload => VCC,
	ena => \ID|register_array[1][5]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[1][0]~regout\);

-- Location: LCCOMB_X24_Y9_N0
\ID|Mux63~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux63~14_combout\ = (\DF1|q\(26) & ((\DF1|q\(27) & (\ID|register_array[3][0]~regout\)) # (!\DF1|q\(27) & ((\ID|register_array[1][0]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(26),
	datab => \DF1|q\(27),
	datac => \ID|register_array[3][0]~regout\,
	datad => \ID|register_array[1][0]~regout\,
	combout => \ID|Mux63~14_combout\);

-- Location: LCFF_X21_Y11_N19
\ID|register_array[2][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~5_combout\,
	sload => VCC,
	ena => \ID|register_array[2][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[2][0]~regout\);

-- Location: LCCOMB_X24_Y9_N14
\ID|Mux63~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux63~15_combout\ = (\ID|Mux63~14_combout\) # ((\DF1|q\(27) & (\ID|register_array[2][0]~regout\ & !\DF1|q\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(27),
	datab => \ID|Mux63~14_combout\,
	datac => \ID|register_array[2][0]~regout\,
	datad => \DF1|q\(26),
	combout => \ID|Mux63~15_combout\);

-- Location: LCCOMB_X23_Y7_N14
\ID|Mux63~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux63~16_combout\ = (\DF1|q\(28) & ((\ID|Mux63~13_combout\) # ((\DF1|q\(29))))) # (!\DF1|q\(28) & (((\ID|Mux63~15_combout\ & !\DF1|q\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(28),
	datab => \ID|Mux63~13_combout\,
	datac => \ID|Mux63~15_combout\,
	datad => \DF1|q\(29),
	combout => \ID|Mux63~16_combout\);

-- Location: LCCOMB_X23_Y7_N16
\ID|Mux63~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux63~19_combout\ = (\ID|Mux63~16_combout\ & (((\ID|Mux63~18_combout\) # (!\DF1|q\(29))))) # (!\ID|Mux63~16_combout\ & (\ID|Mux63~11_combout\ & ((\DF1|q\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux63~11_combout\,
	datab => \ID|Mux63~18_combout\,
	datac => \ID|Mux63~16_combout\,
	datad => \DF1|q\(29),
	combout => \ID|Mux63~19_combout\);

-- Location: LCCOMB_X23_Y7_N20
\DF2|q~196\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF2|q~196_combout\ = (!\HU|StallF~14_combout\ & ((\DF1|q\(30) & (\ID|Mux63~9_combout\)) # (!\DF1|q\(30) & ((\ID|Mux63~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HU|StallF~14_combout\,
	datab => \ID|Mux63~9_combout\,
	datac => \ID|Mux63~19_combout\,
	datad => \DF1|q\(30),
	combout => \DF2|q~196_combout\);

-- Location: LCFF_X25_Y12_N27
\ID|register_array[15][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \ID|register_array~41_combout\,
	ena => \ID|register_array[15][11]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[15][4]~regout\);

-- Location: LCFF_X20_Y8_N9
\ID|register_array[13][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~41_combout\,
	sload => VCC,
	ena => \ID|register_array[13][4]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[13][4]~regout\);

-- Location: LCCOMB_X20_Y8_N8
\ID|Mux59~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux59~17_combout\ = (\DF1|q\(27) & (((\DF1|q\(26))))) # (!\DF1|q\(27) & ((\DF1|q\(26) & ((\ID|register_array[13][4]~regout\))) # (!\DF1|q\(26) & (\ID|register_array[12][4]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[12][4]~regout\,
	datab => \DF1|q\(27),
	datac => \ID|register_array[13][4]~regout\,
	datad => \DF1|q\(26),
	combout => \ID|Mux59~17_combout\);

-- Location: LCCOMB_X25_Y12_N8
\ID|Mux59~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux59~18_combout\ = (\ID|Mux59~17_combout\ & (((\ID|register_array[15][4]~regout\) # (!\DF1|q\(27))))) # (!\ID|Mux59~17_combout\ & (\ID|register_array[14][4]~regout\ & ((\DF1|q\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[14][4]~regout\,
	datab => \ID|register_array[15][4]~regout\,
	datac => \ID|Mux59~17_combout\,
	datad => \DF1|q\(27),
	combout => \ID|Mux59~18_combout\);

-- Location: LCFF_X19_Y9_N5
\ID|register_array[9][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~41_combout\,
	sload => VCC,
	ena => \ID|register_array[9][9]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[9][4]~regout\);

-- Location: LCCOMB_X19_Y9_N4
\ID|Mux59~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux59~11_combout\ = (\ID|Mux59~10_combout\ & (((\ID|register_array[11][4]~regout\)) # (!\DF1|q\(26)))) # (!\ID|Mux59~10_combout\ & (\DF1|q\(26) & (\ID|register_array[9][4]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux59~10_combout\,
	datab => \DF1|q\(26),
	datac => \ID|register_array[9][4]~regout\,
	datad => \ID|register_array[11][4]~regout\,
	combout => \ID|Mux59~11_combout\);

-- Location: LCCOMB_X22_Y9_N26
\ID|Mux59~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux59~19_combout\ = (\ID|Mux59~16_combout\ & ((\ID|Mux59~18_combout\) # ((!\DF1|q\(29))))) # (!\ID|Mux59~16_combout\ & (((\ID|Mux59~11_combout\ & \DF1|q\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux59~16_combout\,
	datab => \ID|Mux59~18_combout\,
	datac => \ID|Mux59~11_combout\,
	datad => \DF1|q\(29),
	combout => \ID|Mux59~19_combout\);

-- Location: LCFF_X25_Y14_N13
\ID|register_array[23][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~40_combout\,
	sload => VCC,
	ena => \ID|register_array[23][5]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[23][4]~regout\);

-- Location: LCCOMB_X25_Y14_N12
\ID|Mux59~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux59~7_combout\ = (\DF1|q\(29) & (((\DF1|q\(28))))) # (!\DF1|q\(29) & ((\DF1|q\(28) & ((\ID|register_array[23][4]~regout\))) # (!\DF1|q\(28) & (\ID|register_array[19][4]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(29),
	datab => \ID|register_array[19][4]~regout\,
	datac => \ID|register_array[23][4]~regout\,
	datad => \DF1|q\(28),
	combout => \ID|Mux59~7_combout\);

-- Location: LCCOMB_X24_Y14_N20
\ID|Mux59~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux59~8_combout\ = (\DF1|q\(29) & ((\ID|Mux59~7_combout\ & ((\ID|register_array[31][4]~regout\))) # (!\ID|Mux59~7_combout\ & (\ID|register_array[27][4]~regout\)))) # (!\DF1|q\(29) & (((\ID|Mux59~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(29),
	datab => \ID|register_array[27][4]~regout\,
	datac => \ID|Mux59~7_combout\,
	datad => \ID|register_array[31][4]~regout\,
	combout => \ID|Mux59~8_combout\);

-- Location: LCFF_X19_Y15_N23
\ID|register_array[21][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~40_combout\,
	sload => VCC,
	ena => \ID|register_array[21][27]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[21][4]~regout\);

-- Location: LCCOMB_X19_Y15_N22
\ID|Mux59~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux59~0_combout\ = (\DF1|q\(28) & (((\ID|register_array[21][4]~regout\) # (\DF1|q\(29))))) # (!\DF1|q\(28) & (\ID|register_array[17][4]~regout\ & ((!\DF1|q\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[17][4]~regout\,
	datab => \DF1|q\(28),
	datac => \ID|register_array[21][4]~regout\,
	datad => \DF1|q\(29),
	combout => \ID|Mux59~0_combout\);

-- Location: LCCOMB_X18_Y13_N30
\ID|Mux59~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux59~1_combout\ = (\DF1|q\(29) & ((\ID|Mux59~0_combout\ & (\ID|register_array[29][4]~regout\)) # (!\ID|Mux59~0_combout\ & ((\ID|register_array[25][4]~regout\))))) # (!\DF1|q\(29) & (((\ID|Mux59~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[29][4]~regout\,
	datab => \DF1|q\(29),
	datac => \ID|register_array[25][4]~regout\,
	datad => \ID|Mux59~0_combout\,
	combout => \ID|Mux59~1_combout\);

-- Location: LCCOMB_X24_Y9_N22
\ID|Mux59~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux59~9_combout\ = (\ID|Mux59~6_combout\ & ((\ID|Mux59~8_combout\) # ((!\DF1|q\(26))))) # (!\ID|Mux59~6_combout\ & (((\DF1|q\(26) & \ID|Mux59~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux59~6_combout\,
	datab => \ID|Mux59~8_combout\,
	datac => \DF1|q\(26),
	datad => \ID|Mux59~1_combout\,
	combout => \ID|Mux59~9_combout\);

-- Location: LCCOMB_X22_Y9_N22
\DF2|q~203\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF2|q~203_combout\ = (!\HU|StallF~14_combout\ & ((\DF1|q\(30) & ((\ID|Mux59~9_combout\))) # (!\DF1|q\(30) & (\ID|Mux59~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HU|StallF~14_combout\,
	datab => \ID|Mux59~19_combout\,
	datac => \DF1|q\(30),
	datad => \ID|Mux59~9_combout\,
	combout => \DF2|q~203_combout\);

-- Location: LCFF_X18_Y10_N29
\ID|register_array[9][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~43_combout\,
	sload => VCC,
	ena => \ID|register_array[9][9]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[9][6]~regout\);

-- Location: LCFF_X18_Y10_N7
\ID|register_array[11][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~43_combout\,
	sload => VCC,
	ena => \ID|register_array[11][6]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[11][6]~regout\);

-- Location: LCFF_X19_Y10_N25
\ID|register_array[10][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~43_combout\,
	sload => VCC,
	ena => \ID|register_array[10][10]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[10][6]~regout\);

-- Location: LCFF_X19_Y10_N3
\ID|register_array[8][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~43_combout\,
	sload => VCC,
	ena => \ID|register_array[8][16]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[8][6]~regout\);

-- Location: LCCOMB_X19_Y10_N24
\ID|Mux57~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux57~10_combout\ = (\DF1|q\(27) & ((\DF1|q\(26)) # ((\ID|register_array[10][6]~regout\)))) # (!\DF1|q\(27) & (!\DF1|q\(26) & ((\ID|register_array[8][6]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(27),
	datab => \DF1|q\(26),
	datac => \ID|register_array[10][6]~regout\,
	datad => \ID|register_array[8][6]~regout\,
	combout => \ID|Mux57~10_combout\);

-- Location: LCCOMB_X18_Y10_N6
\ID|Mux57~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux57~11_combout\ = (\DF1|q\(26) & ((\ID|Mux57~10_combout\ & ((\ID|register_array[11][6]~regout\))) # (!\ID|Mux57~10_combout\ & (\ID|register_array[9][6]~regout\)))) # (!\DF1|q\(26) & (((\ID|Mux57~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(26),
	datab => \ID|register_array[9][6]~regout\,
	datac => \ID|register_array[11][6]~regout\,
	datad => \ID|Mux57~10_combout\,
	combout => \ID|Mux57~11_combout\);

-- Location: LCFF_X29_Y12_N9
\ID|register_array[15][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \ID|register_array~43_combout\,
	ena => \ID|register_array[15][11]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[15][6]~regout\);

-- Location: LCFF_X21_Y8_N23
\ID|register_array[14][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~43_combout\,
	sload => VCC,
	ena => \ID|register_array[14][24]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[14][6]~regout\);

-- Location: LCCOMB_X21_Y9_N16
\ID|Mux57~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux57~18_combout\ = (\ID|Mux57~17_combout\ & ((\ID|register_array[15][6]~regout\) # ((!\DF1|q\(27))))) # (!\ID|Mux57~17_combout\ & (((\DF1|q\(27) & \ID|register_array[14][6]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux57~17_combout\,
	datab => \ID|register_array[15][6]~regout\,
	datac => \DF1|q\(27),
	datad => \ID|register_array[14][6]~regout\,
	combout => \ID|Mux57~18_combout\);

-- Location: LCCOMB_X21_Y9_N2
\ID|Mux57~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux57~19_combout\ = (\ID|Mux57~16_combout\ & (((\ID|Mux57~18_combout\) # (!\DF1|q\(29))))) # (!\ID|Mux57~16_combout\ & (\ID|Mux57~11_combout\ & ((\DF1|q\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux57~16_combout\,
	datab => \ID|Mux57~11_combout\,
	datac => \ID|Mux57~18_combout\,
	datad => \DF1|q\(29),
	combout => \ID|Mux57~19_combout\);

-- Location: LCCOMB_X21_Y9_N28
\DF2|q~202\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF2|q~202_combout\ = (!\HU|StallF~14_combout\ & ((\DF1|q\(30) & (\ID|Mux57~9_combout\)) # (!\DF1|q\(30) & ((\ID|Mux57~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux57~9_combout\,
	datab => \ID|Mux57~19_combout\,
	datac => \DF1|q\(30),
	datad => \HU|StallF~14_combout\,
	combout => \DF2|q~202_combout\);

-- Location: LCFF_X22_Y11_N1
\ID|register_array[14][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~44_combout\,
	sload => VCC,
	ena => \ID|register_array[14][24]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[14][7]~regout\);

-- Location: LCCOMB_X22_Y11_N0
\ID|Mux56~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux56~18_combout\ = (\ID|Mux56~17_combout\ & ((\ID|register_array[15][7]~regout\) # ((!\DF1|q\(27))))) # (!\ID|Mux56~17_combout\ & (((\ID|register_array[14][7]~regout\ & \DF1|q\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux56~17_combout\,
	datab => \ID|register_array[15][7]~regout\,
	datac => \ID|register_array[14][7]~regout\,
	datad => \DF1|q\(27),
	combout => \ID|Mux56~18_combout\);

-- Location: LCFF_X24_Y11_N19
\ID|register_array[2][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~44_combout\,
	sload => VCC,
	ena => \ID|register_array[2][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[2][7]~regout\);

-- Location: LCFF_X23_Y11_N17
\ID|register_array[3][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~44_combout\,
	sload => VCC,
	ena => \ID|register_array[3][19]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[3][7]~regout\);

-- Location: LCCOMB_X23_Y11_N16
\ID|Mux56~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux56~14_combout\ = (\DF1|q\(26) & ((\DF1|q\(27) & ((\ID|register_array[3][7]~regout\))) # (!\DF1|q\(27) & (\ID|register_array[1][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[1][7]~regout\,
	datab => \DF1|q\(27),
	datac => \ID|register_array[3][7]~regout\,
	datad => \DF1|q\(26),
	combout => \ID|Mux56~14_combout\);

-- Location: LCCOMB_X23_Y7_N4
\ID|Mux56~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux56~15_combout\ = (\ID|Mux56~14_combout\) # ((\DF1|q\(27) & (\ID|register_array[2][7]~regout\ & !\DF1|q\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(27),
	datab => \ID|register_array[2][7]~regout\,
	datac => \ID|Mux56~14_combout\,
	datad => \DF1|q\(26),
	combout => \ID|Mux56~15_combout\);

-- Location: LCCOMB_X23_Y7_N30
\ID|Mux56~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux56~16_combout\ = (\DF1|q\(28) & (((\DF1|q\(29))))) # (!\DF1|q\(28) & ((\DF1|q\(29) & (\ID|Mux56~13_combout\)) # (!\DF1|q\(29) & ((\ID|Mux56~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux56~13_combout\,
	datab => \ID|Mux56~15_combout\,
	datac => \DF1|q\(28),
	datad => \DF1|q\(29),
	combout => \ID|Mux56~16_combout\);

-- Location: LCCOMB_X23_Y7_N8
\ID|Mux56~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux56~19_combout\ = (\DF1|q\(28) & ((\ID|Mux56~16_combout\ & ((\ID|Mux56~18_combout\))) # (!\ID|Mux56~16_combout\ & (\ID|Mux56~11_combout\)))) # (!\DF1|q\(28) & (((\ID|Mux56~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux56~11_combout\,
	datab => \ID|Mux56~18_combout\,
	datac => \DF1|q\(28),
	datad => \ID|Mux56~16_combout\,
	combout => \ID|Mux56~19_combout\);

-- Location: LCFF_X20_Y18_N29
\ID|register_array[17][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~44_combout\,
	sload => VCC,
	ena => \ID|register_array[17][18]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[17][7]~regout\);

-- Location: LCFF_X19_Y18_N17
\ID|register_array[25][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~44_combout\,
	sload => VCC,
	ena => \ID|register_array[25][6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[25][7]~regout\);

-- Location: LCCOMB_X19_Y18_N16
\ID|Mux56~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux56~0_combout\ = (\DF1|q\(29) & (((\ID|register_array[25][7]~regout\) # (\DF1|q\(28))))) # (!\DF1|q\(29) & (\ID|register_array[17][7]~regout\ & ((!\DF1|q\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(29),
	datab => \ID|register_array[17][7]~regout\,
	datac => \ID|register_array[25][7]~regout\,
	datad => \DF1|q\(28),
	combout => \ID|Mux56~0_combout\);

-- Location: LCCOMB_X19_Y8_N0
\ID|Mux56~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux56~1_combout\ = (\DF1|q\(28) & ((\ID|Mux56~0_combout\ & ((\ID|register_array[29][7]~regout\))) # (!\ID|Mux56~0_combout\ & (\ID|register_array[21][7]~regout\)))) # (!\DF1|q\(28) & (\ID|Mux56~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(28),
	datab => \ID|Mux56~0_combout\,
	datac => \ID|register_array[21][7]~regout\,
	datad => \ID|register_array[29][7]~regout\,
	combout => \ID|Mux56~1_combout\);

-- Location: LCFF_X16_Y16_N21
\ID|register_array[16][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~44_combout\,
	sload => VCC,
	ena => \ID|register_array[16][6]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[16][7]~regout\);

-- Location: LCFF_X15_Y14_N9
\ID|register_array[20][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~44_combout\,
	sload => VCC,
	ena => \ID|register_array[20][26]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[20][7]~regout\);

-- Location: LCCOMB_X15_Y14_N8
\ID|Mux56~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux56~4_combout\ = (\DF1|q\(28) & (((\ID|register_array[20][7]~regout\) # (\DF1|q\(29))))) # (!\DF1|q\(28) & (\ID|register_array[16][7]~regout\ & ((!\DF1|q\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(28),
	datab => \ID|register_array[16][7]~regout\,
	datac => \ID|register_array[20][7]~regout\,
	datad => \DF1|q\(29),
	combout => \ID|Mux56~4_combout\);

-- Location: LCFF_X15_Y14_N19
\ID|register_array[28][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~44_combout\,
	sload => VCC,
	ena => \ID|register_array[28][13]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[28][7]~regout\);

-- Location: LCFF_X16_Y16_N11
\ID|register_array[24][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~44_combout\,
	sload => VCC,
	ena => \ID|register_array[24][28]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[24][7]~regout\);

-- Location: LCCOMB_X15_Y14_N18
\ID|Mux56~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux56~5_combout\ = (\DF1|q\(29) & ((\ID|Mux56~4_combout\ & (\ID|register_array[28][7]~regout\)) # (!\ID|Mux56~4_combout\ & ((\ID|register_array[24][7]~regout\))))) # (!\DF1|q\(29) & (\ID|Mux56~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(29),
	datab => \ID|Mux56~4_combout\,
	datac => \ID|register_array[28][7]~regout\,
	datad => \ID|register_array[24][7]~regout\,
	combout => \ID|Mux56~5_combout\);

-- Location: LCCOMB_X15_Y14_N16
\ID|Mux56~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux56~6_combout\ = (\DF1|q\(27) & ((\ID|Mux56~3_combout\) # ((\DF1|q\(26))))) # (!\DF1|q\(27) & (((\ID|Mux56~5_combout\ & !\DF1|q\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux56~3_combout\,
	datab => \ID|Mux56~5_combout\,
	datac => \DF1|q\(27),
	datad => \DF1|q\(26),
	combout => \ID|Mux56~6_combout\);

-- Location: LCCOMB_X15_Y14_N10
\ID|Mux56~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux56~9_combout\ = (\ID|Mux56~6_combout\ & ((\ID|Mux56~8_combout\) # ((!\DF1|q\(26))))) # (!\ID|Mux56~6_combout\ & (((\ID|Mux56~1_combout\ & \DF1|q\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux56~8_combout\,
	datab => \ID|Mux56~1_combout\,
	datac => \ID|Mux56~6_combout\,
	datad => \DF1|q\(26),
	combout => \ID|Mux56~9_combout\);

-- Location: LCCOMB_X23_Y7_N22
\DF2|q~200\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF2|q~200_combout\ = (!\HU|StallF~14_combout\ & ((\DF1|q\(30) & ((\ID|Mux56~9_combout\))) # (!\DF1|q\(30) & (\ID|Mux56~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HU|StallF~14_combout\,
	datab => \ID|Mux56~19_combout\,
	datac => \ID|Mux56~9_combout\,
	datad => \DF1|q\(30),
	combout => \DF2|q~200_combout\);

-- Location: LCFF_X22_Y13_N11
\ID|register_array[18][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~45_combout\,
	sload => VCC,
	ena => \ID|register_array[18][11]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[18][8]~regout\);

-- Location: LCFF_X21_Y13_N19
\ID|register_array[26][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~45_combout\,
	sload => VCC,
	ena => \ID|register_array[26][25]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[26][8]~regout\);

-- Location: LCCOMB_X21_Y13_N18
\ID|Mux55~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux55~2_combout\ = (\DF1|q\(28) & (((\DF1|q\(29))))) # (!\DF1|q\(28) & ((\DF1|q\(29) & ((\ID|register_array[26][8]~regout\))) # (!\DF1|q\(29) & (\ID|register_array[18][8]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(28),
	datab => \ID|register_array[18][8]~regout\,
	datac => \ID|register_array[26][8]~regout\,
	datad => \DF1|q\(29),
	combout => \ID|Mux55~2_combout\);

-- Location: LCFF_X23_Y17_N3
\ID|register_array[30][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~45_combout\,
	sload => VCC,
	ena => \ID|register_array[30][20]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[30][8]~regout\);

-- Location: LCFF_X23_Y17_N1
\ID|register_array[22][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~45_combout\,
	sload => VCC,
	ena => \ID|register_array[22][23]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[22][8]~regout\);

-- Location: LCCOMB_X23_Y17_N2
\ID|Mux55~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux55~3_combout\ = (\DF1|q\(28) & ((\ID|Mux55~2_combout\ & (\ID|register_array[30][8]~regout\)) # (!\ID|Mux55~2_combout\ & ((\ID|register_array[22][8]~regout\))))) # (!\DF1|q\(28) & (\ID|Mux55~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(28),
	datab => \ID|Mux55~2_combout\,
	datac => \ID|register_array[30][8]~regout\,
	datad => \ID|register_array[22][8]~regout\,
	combout => \ID|Mux55~3_combout\);

-- Location: LCCOMB_X23_Y17_N18
\ID|Mux55~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux55~6_combout\ = (\DF1|q\(26) & (((\DF1|q\(27))))) # (!\DF1|q\(26) & ((\DF1|q\(27) & ((\ID|Mux55~3_combout\))) # (!\DF1|q\(27) & (\ID|Mux55~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux55~5_combout\,
	datab => \ID|Mux55~3_combout\,
	datac => \DF1|q\(26),
	datad => \DF1|q\(27),
	combout => \ID|Mux55~6_combout\);

-- Location: LCFF_X23_Y14_N5
\ID|register_array[27][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~45_combout\,
	sload => VCC,
	ena => \ID|register_array[27][12]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[27][8]~regout\);

-- Location: LCFF_X23_Y14_N7
\ID|register_array[31][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~45_combout\,
	sload => VCC,
	ena => \ID|register_array[31][24]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[31][8]~regout\);

-- Location: LCFF_X25_Y14_N31
\ID|register_array[19][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~45_combout\,
	sload => VCC,
	ena => \ID|register_array[19][28]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[19][8]~regout\);

-- Location: LCFF_X25_Y14_N29
\ID|register_array[23][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~45_combout\,
	sload => VCC,
	ena => \ID|register_array[23][5]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[23][8]~regout\);

-- Location: LCCOMB_X25_Y14_N28
\ID|Mux55~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux55~7_combout\ = (\DF1|q\(29) & (((\DF1|q\(28))))) # (!\DF1|q\(29) & ((\DF1|q\(28) & ((\ID|register_array[23][8]~regout\))) # (!\DF1|q\(28) & (\ID|register_array[19][8]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(29),
	datab => \ID|register_array[19][8]~regout\,
	datac => \ID|register_array[23][8]~regout\,
	datad => \DF1|q\(28),
	combout => \ID|Mux55~7_combout\);

-- Location: LCCOMB_X23_Y14_N6
\ID|Mux55~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux55~8_combout\ = (\DF1|q\(29) & ((\ID|Mux55~7_combout\ & ((\ID|register_array[31][8]~regout\))) # (!\ID|Mux55~7_combout\ & (\ID|register_array[27][8]~regout\)))) # (!\DF1|q\(29) & (((\ID|Mux55~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(29),
	datab => \ID|register_array[27][8]~regout\,
	datac => \ID|register_array[31][8]~regout\,
	datad => \ID|Mux55~7_combout\,
	combout => \ID|Mux55~8_combout\);

-- Location: LCCOMB_X23_Y17_N12
\ID|Mux55~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux55~9_combout\ = (\ID|Mux55~6_combout\ & (((\ID|Mux55~8_combout\) # (!\DF1|q\(26))))) # (!\ID|Mux55~6_combout\ & (\ID|Mux55~1_combout\ & (\DF1|q\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux55~1_combout\,
	datab => \ID|Mux55~6_combout\,
	datac => \DF1|q\(26),
	datad => \ID|Mux55~8_combout\,
	combout => \ID|Mux55~9_combout\);

-- Location: LCCOMB_X29_Y11_N2
\DF2|q~204\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF2|q~204_combout\ = (!\HU|StallF~14_combout\ & ((\DF1|q\(30) & ((\ID|Mux55~9_combout\))) # (!\DF1|q\(30) & (\ID|Mux55~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux55~19_combout\,
	datab => \HU|StallF~14_combout\,
	datac => \ID|Mux55~9_combout\,
	datad => \DF1|q\(30),
	combout => \DF2|q~204_combout\);

-- Location: LCFF_X18_Y12_N3
\ID|register_array[31][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~46_combout\,
	sload => VCC,
	ena => \ID|register_array[31][24]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[31][9]~regout\);

-- Location: LCFF_X19_Y12_N29
\ID|register_array[19][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~46_combout\,
	sload => VCC,
	ena => \ID|register_array[19][28]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[19][9]~regout\);

-- Location: LCFF_X19_Y12_N3
\ID|register_array[27][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~46_combout\,
	sload => VCC,
	ena => \ID|register_array[27][12]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[27][9]~regout\);

-- Location: LCCOMB_X19_Y12_N2
\ID|Mux54~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux54~7_combout\ = (\DF1|q\(29) & (((\ID|register_array[27][9]~regout\) # (\DF1|q\(28))))) # (!\DF1|q\(29) & (\ID|register_array[19][9]~regout\ & ((!\DF1|q\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(29),
	datab => \ID|register_array[19][9]~regout\,
	datac => \ID|register_array[27][9]~regout\,
	datad => \DF1|q\(28),
	combout => \ID|Mux54~7_combout\);

-- Location: LCCOMB_X18_Y12_N0
\ID|Mux54~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux54~8_combout\ = (\DF1|q\(28) & ((\ID|Mux54~7_combout\ & (\ID|register_array[31][9]~regout\)) # (!\ID|Mux54~7_combout\ & ((\ID|register_array[23][9]~regout\))))) # (!\DF1|q\(28) & (((\ID|Mux54~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(28),
	datab => \ID|register_array[31][9]~regout\,
	datac => \ID|register_array[23][9]~regout\,
	datad => \ID|Mux54~7_combout\,
	combout => \ID|Mux54~8_combout\);

-- Location: LCFF_X18_Y16_N25
\ID|register_array[26][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~46_combout\,
	sload => VCC,
	ena => \ID|register_array[26][25]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[26][9]~regout\);

-- Location: LCFF_X18_Y16_N11
\ID|register_array[30][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~46_combout\,
	sload => VCC,
	ena => \ID|register_array[30][20]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[30][9]~regout\);

-- Location: LCCOMB_X18_Y16_N10
\ID|Mux54~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux54~3_combout\ = (\ID|Mux54~2_combout\ & (((\ID|register_array[30][9]~regout\) # (!\DF1|q\(29))))) # (!\ID|Mux54~2_combout\ & (\ID|register_array[26][9]~regout\ & ((\DF1|q\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux54~2_combout\,
	datab => \ID|register_array[26][9]~regout\,
	datac => \ID|register_array[30][9]~regout\,
	datad => \DF1|q\(29),
	combout => \ID|Mux54~3_combout\);

-- Location: LCCOMB_X18_Y16_N8
\ID|Mux54~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux54~6_combout\ = (\DF1|q\(26) & (((\DF1|q\(27))))) # (!\DF1|q\(26) & ((\DF1|q\(27) & ((\ID|Mux54~3_combout\))) # (!\DF1|q\(27) & (\ID|Mux54~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux54~5_combout\,
	datab => \ID|Mux54~3_combout\,
	datac => \DF1|q\(26),
	datad => \DF1|q\(27),
	combout => \ID|Mux54~6_combout\);

-- Location: LCCOMB_X29_Y11_N26
\ID|Mux54~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux54~9_combout\ = (\ID|Mux54~6_combout\ & (((\ID|Mux54~8_combout\) # (!\DF1|q\(26))))) # (!\ID|Mux54~6_combout\ & (\ID|Mux54~1_combout\ & ((\DF1|q\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux54~1_combout\,
	datab => \ID|Mux54~8_combout\,
	datac => \ID|Mux54~6_combout\,
	datad => \DF1|q\(26),
	combout => \ID|Mux54~9_combout\);

-- Location: LCFF_X25_Y11_N23
\ID|register_array[13][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~46_combout\,
	sload => VCC,
	ena => \ID|register_array[13][4]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[13][9]~regout\);

-- Location: LCCOMB_X25_Y11_N22
\ID|Mux54~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux54~17_combout\ = (\DF1|q\(27) & (((\DF1|q\(26))))) # (!\DF1|q\(27) & ((\DF1|q\(26) & ((\ID|register_array[13][9]~regout\))) # (!\DF1|q\(26) & (\ID|register_array[12][9]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[12][9]~regout\,
	datab => \DF1|q\(27),
	datac => \ID|register_array[13][9]~regout\,
	datad => \DF1|q\(26),
	combout => \ID|Mux54~17_combout\);

-- Location: LCFF_X22_Y11_N25
\ID|register_array[14][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~46_combout\,
	sload => VCC,
	ena => \ID|register_array[14][24]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[14][9]~regout\);

-- Location: LCCOMB_X25_Y11_N14
\ID|Mux54~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux54~18_combout\ = (\ID|Mux54~17_combout\ & ((\ID|register_array[15][9]~regout\) # ((!\DF1|q\(27))))) # (!\ID|Mux54~17_combout\ & (((\DF1|q\(27) & \ID|register_array[14][9]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[15][9]~regout\,
	datab => \ID|Mux54~17_combout\,
	datac => \DF1|q\(27),
	datad => \ID|register_array[14][9]~regout\,
	combout => \ID|Mux54~18_combout\);

-- Location: LCFF_X24_Y10_N29
\ID|register_array[6][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~46_combout\,
	sload => VCC,
	ena => \ID|register_array[6][5]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[6][9]~regout\);

-- Location: LCFF_X24_Y10_N7
\ID|register_array[7][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~46_combout\,
	sload => VCC,
	ena => \ID|register_array[7][16]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[7][9]~regout\);

-- Location: LCCOMB_X24_Y10_N6
\ID|Mux54~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux54~11_combout\ = (\ID|Mux54~10_combout\ & (((\ID|register_array[7][9]~regout\) # (!\DF1|q\(27))))) # (!\ID|Mux54~10_combout\ & (\ID|register_array[6][9]~regout\ & ((\DF1|q\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux54~10_combout\,
	datab => \ID|register_array[6][9]~regout\,
	datac => \ID|register_array[7][9]~regout\,
	datad => \DF1|q\(27),
	combout => \ID|Mux54~11_combout\);

-- Location: LCCOMB_X25_Y11_N0
\ID|Mux54~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux54~19_combout\ = (\ID|Mux54~16_combout\ & ((\ID|Mux54~18_combout\) # ((!\DF1|q\(28))))) # (!\ID|Mux54~16_combout\ & (((\ID|Mux54~11_combout\ & \DF1|q\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux54~16_combout\,
	datab => \ID|Mux54~18_combout\,
	datac => \ID|Mux54~11_combout\,
	datad => \DF1|q\(28),
	combout => \ID|Mux54~19_combout\);

-- Location: LCCOMB_X29_Y11_N20
\DF2|q~206\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF2|q~206_combout\ = (!\HU|StallF~14_combout\ & ((\DF1|q\(30) & (\ID|Mux54~9_combout\)) # (!\DF1|q\(30) & ((\ID|Mux54~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(30),
	datab => \ID|Mux54~9_combout\,
	datac => \ID|Mux54~19_combout\,
	datad => \HU|StallF~14_combout\,
	combout => \DF2|q~206_combout\);

-- Location: LCCOMB_X22_Y14_N28
\ID|Mux53~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux53~7_combout\ = (\DF1|q\(29) & (\DF1|q\(28))) # (!\DF1|q\(29) & ((\DF1|q\(28) & (\ID|register_array[23][10]~regout\)) # (!\DF1|q\(28) & ((\ID|register_array[19][10]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(29),
	datab => \DF1|q\(28),
	datac => \ID|register_array[23][10]~regout\,
	datad => \ID|register_array[19][10]~regout\,
	combout => \ID|Mux53~7_combout\);

-- Location: LCFF_X23_Y14_N25
\ID|register_array[27][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~47_combout\,
	sload => VCC,
	ena => \ID|register_array[27][12]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[27][10]~regout\);

-- Location: LCCOMB_X23_Y14_N24
\ID|Mux53~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux53~8_combout\ = (\ID|Mux53~7_combout\ & ((\ID|register_array[31][10]~regout\) # ((!\DF1|q\(29))))) # (!\ID|Mux53~7_combout\ & (((\ID|register_array[27][10]~regout\ & \DF1|q\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[31][10]~regout\,
	datab => \ID|Mux53~7_combout\,
	datac => \ID|register_array[27][10]~regout\,
	datad => \DF1|q\(29),
	combout => \ID|Mux53~8_combout\);

-- Location: LCFF_X19_Y14_N1
\ID|register_array[25][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~47_combout\,
	sload => VCC,
	ena => \ID|register_array[25][6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[25][10]~regout\);

-- Location: LCFF_X19_Y15_N17
\ID|register_array[29][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~47_combout\,
	sload => VCC,
	ena => \ID|register_array[29][19]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[29][10]~regout\);

-- Location: LCFF_X19_Y15_N31
\ID|register_array[21][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~47_combout\,
	sload => VCC,
	ena => \ID|register_array[21][27]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[21][10]~regout\);

-- Location: LCFF_X18_Y15_N19
\ID|register_array[17][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~47_combout\,
	sload => VCC,
	ena => \ID|register_array[17][18]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[17][10]~regout\);

-- Location: LCCOMB_X19_Y15_N30
\ID|Mux53~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux53~0_combout\ = (\DF1|q\(29) & (\DF1|q\(28))) # (!\DF1|q\(29) & ((\DF1|q\(28) & (\ID|register_array[21][10]~regout\)) # (!\DF1|q\(28) & ((\ID|register_array[17][10]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(29),
	datab => \DF1|q\(28),
	datac => \ID|register_array[21][10]~regout\,
	datad => \ID|register_array[17][10]~regout\,
	combout => \ID|Mux53~0_combout\);

-- Location: LCCOMB_X19_Y15_N16
\ID|Mux53~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux53~1_combout\ = (\DF1|q\(29) & ((\ID|Mux53~0_combout\ & ((\ID|register_array[29][10]~regout\))) # (!\ID|Mux53~0_combout\ & (\ID|register_array[25][10]~regout\)))) # (!\DF1|q\(29) & (((\ID|Mux53~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(29),
	datab => \ID|register_array[25][10]~regout\,
	datac => \ID|register_array[29][10]~regout\,
	datad => \ID|Mux53~0_combout\,
	combout => \ID|Mux53~1_combout\);

-- Location: LCCOMB_X15_Y14_N30
\ID|Mux53~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux53~9_combout\ = (\ID|Mux53~6_combout\ & ((\ID|Mux53~8_combout\) # ((!\DF1|q\(26))))) # (!\ID|Mux53~6_combout\ & (((\ID|Mux53~1_combout\ & \DF1|q\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux53~6_combout\,
	datab => \ID|Mux53~8_combout\,
	datac => \ID|Mux53~1_combout\,
	datad => \DF1|q\(26),
	combout => \ID|Mux53~9_combout\);

-- Location: LCCOMB_X29_Y11_N22
\DF2|q~207\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF2|q~207_combout\ = (!\HU|StallF~14_combout\ & ((\DF1|q\(30) & ((\ID|Mux53~9_combout\))) # (!\DF1|q\(30) & (\ID|Mux53~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux53~19_combout\,
	datab => \HU|StallF~14_combout\,
	datac => \ID|Mux53~9_combout\,
	datad => \DF1|q\(30),
	combout => \DF2|q~207_combout\);

-- Location: LCFF_X19_Y9_N31
\ID|register_array[9][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~48_combout\,
	sload => VCC,
	ena => \ID|register_array[9][9]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[9][11]~regout\);

-- Location: LCFF_X19_Y9_N1
\ID|register_array[11][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~48_combout\,
	sload => VCC,
	ena => \ID|register_array[11][6]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[11][11]~regout\);

-- Location: LCCOMB_X19_Y9_N30
\ID|Mux52~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux52~13_combout\ = (\ID|Mux52~12_combout\ & (((\ID|register_array[11][11]~regout\)) # (!\DF1|q\(26)))) # (!\ID|Mux52~12_combout\ & (\DF1|q\(26) & (\ID|register_array[9][11]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux52~12_combout\,
	datab => \DF1|q\(26),
	datac => \ID|register_array[9][11]~regout\,
	datad => \ID|register_array[11][11]~regout\,
	combout => \ID|Mux52~13_combout\);

-- Location: LCCOMB_X19_Y11_N26
\ID|Mux52~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux52~16_combout\ = (\DF1|q\(29) & (((\ID|Mux52~13_combout\) # (\DF1|q\(28))))) # (!\DF1|q\(29) & (\ID|Mux52~15_combout\ & ((!\DF1|q\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux52~15_combout\,
	datab => \DF1|q\(29),
	datac => \ID|Mux52~13_combout\,
	datad => \DF1|q\(28),
	combout => \ID|Mux52~16_combout\);

-- Location: LCFF_X24_Y10_N27
\ID|register_array[7][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~48_combout\,
	sload => VCC,
	ena => \ID|register_array[7][16]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[7][11]~regout\);

-- Location: LCFF_X24_Y10_N25
\ID|register_array[6][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~48_combout\,
	sload => VCC,
	ena => \ID|register_array[6][5]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[6][11]~regout\);

-- Location: LCFF_X23_Y10_N9
\ID|register_array[5][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~48_combout\,
	sload => VCC,
	ena => \ID|register_array[5][20]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[5][11]~regout\);

-- Location: LCFF_X23_Y10_N27
\ID|register_array[4][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~48_combout\,
	sload => VCC,
	ena => \ID|register_array[4][1]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[4][11]~regout\);

-- Location: LCCOMB_X23_Y10_N8
\ID|Mux52~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux52~10_combout\ = (\DF1|q\(26) & ((\DF1|q\(27)) # ((\ID|register_array[5][11]~regout\)))) # (!\DF1|q\(26) & (!\DF1|q\(27) & ((\ID|register_array[4][11]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(26),
	datab => \DF1|q\(27),
	datac => \ID|register_array[5][11]~regout\,
	datad => \ID|register_array[4][11]~regout\,
	combout => \ID|Mux52~10_combout\);

-- Location: LCCOMB_X24_Y10_N24
\ID|Mux52~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux52~11_combout\ = (\DF1|q\(27) & ((\ID|Mux52~10_combout\ & (\ID|register_array[7][11]~regout\)) # (!\ID|Mux52~10_combout\ & ((\ID|register_array[6][11]~regout\))))) # (!\DF1|q\(27) & (((\ID|Mux52~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(27),
	datab => \ID|register_array[7][11]~regout\,
	datac => \ID|register_array[6][11]~regout\,
	datad => \ID|Mux52~10_combout\,
	combout => \ID|Mux52~11_combout\);

-- Location: LCCOMB_X19_Y11_N30
\ID|Mux52~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux52~19_combout\ = (\ID|Mux52~16_combout\ & ((\ID|Mux52~18_combout\) # ((!\DF1|q\(28))))) # (!\ID|Mux52~16_combout\ & (((\ID|Mux52~11_combout\ & \DF1|q\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux52~18_combout\,
	datab => \ID|Mux52~16_combout\,
	datac => \ID|Mux52~11_combout\,
	datad => \DF1|q\(28),
	combout => \ID|Mux52~19_combout\);

-- Location: LCFF_X21_Y14_N3
\ID|register_array[27][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~48_combout\,
	sload => VCC,
	ena => \ID|register_array[27][12]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[27][11]~regout\);

-- Location: LCCOMB_X21_Y14_N2
\ID|Mux52~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux52~7_combout\ = (\DF1|q\(28) & (((\DF1|q\(29))))) # (!\DF1|q\(28) & ((\DF1|q\(29) & ((\ID|register_array[27][11]~regout\))) # (!\DF1|q\(29) & (\ID|register_array[19][11]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[19][11]~regout\,
	datab => \DF1|q\(28),
	datac => \ID|register_array[27][11]~regout\,
	datad => \DF1|q\(29),
	combout => \ID|Mux52~7_combout\);

-- Location: LCFF_X18_Y12_N13
\ID|register_array[23][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~48_combout\,
	sload => VCC,
	ena => \ID|register_array[23][5]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[23][11]~regout\);

-- Location: LCCOMB_X18_Y12_N12
\ID|Mux52~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux52~8_combout\ = (\DF1|q\(28) & ((\ID|Mux52~7_combout\ & ((\ID|register_array[31][11]~regout\))) # (!\ID|Mux52~7_combout\ & (\ID|register_array[23][11]~regout\)))) # (!\DF1|q\(28) & (\ID|Mux52~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(28),
	datab => \ID|Mux52~7_combout\,
	datac => \ID|register_array[23][11]~regout\,
	datad => \ID|register_array[31][11]~regout\,
	combout => \ID|Mux52~8_combout\);

-- Location: LCFF_X16_Y16_N27
\ID|register_array[16][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~48_combout\,
	sload => VCC,
	ena => \ID|register_array[16][6]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[16][11]~regout\);

-- Location: LCFF_X15_Y16_N9
\ID|register_array[20][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~48_combout\,
	sload => VCC,
	ena => \ID|register_array[20][26]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[20][11]~regout\);

-- Location: LCCOMB_X15_Y16_N8
\ID|Mux52~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux52~4_combout\ = (\DF1|q\(28) & (((\ID|register_array[20][11]~regout\) # (\DF1|q\(29))))) # (!\DF1|q\(28) & (\ID|register_array[16][11]~regout\ & ((!\DF1|q\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(28),
	datab => \ID|register_array[16][11]~regout\,
	datac => \ID|register_array[20][11]~regout\,
	datad => \DF1|q\(29),
	combout => \ID|Mux52~4_combout\);

-- Location: LCFF_X15_Y12_N17
\ID|register_array[24][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~48_combout\,
	sload => VCC,
	ena => \ID|register_array[24][28]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[24][11]~regout\);

-- Location: LCCOMB_X15_Y12_N16
\ID|Mux52~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux52~5_combout\ = (\ID|Mux52~4_combout\ & ((\ID|register_array[28][11]~regout\) # ((!\DF1|q\(29))))) # (!\ID|Mux52~4_combout\ & (((\ID|register_array[24][11]~regout\ & \DF1|q\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[28][11]~regout\,
	datab => \ID|Mux52~4_combout\,
	datac => \ID|register_array[24][11]~regout\,
	datad => \DF1|q\(29),
	combout => \ID|Mux52~5_combout\);

-- Location: LCCOMB_X19_Y11_N14
\ID|Mux52~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux52~6_combout\ = (\DF1|q\(27) & ((\ID|Mux52~3_combout\) # ((\DF1|q\(26))))) # (!\DF1|q\(27) & (((\ID|Mux52~5_combout\ & !\DF1|q\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux52~3_combout\,
	datab => \DF1|q\(27),
	datac => \ID|Mux52~5_combout\,
	datad => \DF1|q\(26),
	combout => \ID|Mux52~6_combout\);

-- Location: LCCOMB_X19_Y11_N8
\ID|Mux52~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux52~9_combout\ = (\ID|Mux52~6_combout\ & (((\ID|Mux52~8_combout\) # (!\DF1|q\(26))))) # (!\ID|Mux52~6_combout\ & (\ID|Mux52~1_combout\ & ((\DF1|q\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux52~1_combout\,
	datab => \ID|Mux52~8_combout\,
	datac => \ID|Mux52~6_combout\,
	datad => \DF1|q\(26),
	combout => \ID|Mux52~9_combout\);

-- Location: LCCOMB_X19_Y11_N28
\DF2|q~205\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF2|q~205_combout\ = (!\HU|StallF~14_combout\ & ((\DF1|q\(30) & ((\ID|Mux52~9_combout\))) # (!\DF1|q\(30) & (\ID|Mux52~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HU|StallF~14_combout\,
	datab => \ID|Mux52~19_combout\,
	datac => \ID|Mux52~9_combout\,
	datad => \DF1|q\(30),
	combout => \DF2|q~205_combout\);

-- Location: LCFF_X20_Y13_N9
\ID|register_array[21][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~53_combout\,
	sload => VCC,
	ena => \ID|register_array[21][27]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[21][16]~regout\);

-- Location: LCFF_X20_Y13_N11
\ID|register_array[17][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~53_combout\,
	sload => VCC,
	ena => \ID|register_array[17][18]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[17][16]~regout\);

-- Location: LCCOMB_X20_Y13_N8
\ID|Mux47~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux47~0_combout\ = (\DF1|q\(28) & ((\DF1|q\(29)) # ((\ID|register_array[21][16]~regout\)))) # (!\DF1|q\(28) & (!\DF1|q\(29) & ((\ID|register_array[17][16]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(28),
	datab => \DF1|q\(29),
	datac => \ID|register_array[21][16]~regout\,
	datad => \ID|register_array[17][16]~regout\,
	combout => \ID|Mux47~0_combout\);

-- Location: LCCOMB_X19_Y14_N20
\ID|Mux47~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux47~1_combout\ = (\DF1|q\(29) & ((\ID|Mux47~0_combout\ & ((\ID|register_array[29][16]~regout\))) # (!\ID|Mux47~0_combout\ & (\ID|register_array[25][16]~regout\)))) # (!\DF1|q\(29) & (\ID|Mux47~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(29),
	datab => \ID|Mux47~0_combout\,
	datac => \ID|register_array[25][16]~regout\,
	datad => \ID|register_array[29][16]~regout\,
	combout => \ID|Mux47~1_combout\);

-- Location: LCFF_X22_Y14_N27
\ID|register_array[23][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~53_combout\,
	sload => VCC,
	ena => \ID|register_array[23][5]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[23][16]~regout\);

-- Location: LCFF_X19_Y14_N23
\ID|register_array[19][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~53_combout\,
	sload => VCC,
	ena => \ID|register_array[19][28]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[19][16]~regout\);

-- Location: LCCOMB_X22_Y14_N26
\ID|Mux47~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux47~7_combout\ = (\DF1|q\(29) & (\DF1|q\(28))) # (!\DF1|q\(29) & ((\DF1|q\(28) & (\ID|register_array[23][16]~regout\)) # (!\DF1|q\(28) & ((\ID|register_array[19][16]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(29),
	datab => \DF1|q\(28),
	datac => \ID|register_array[23][16]~regout\,
	datad => \ID|register_array[19][16]~regout\,
	combout => \ID|Mux47~7_combout\);

-- Location: LCFF_X24_Y14_N9
\ID|register_array[27][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~53_combout\,
	sload => VCC,
	ena => \ID|register_array[27][12]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[27][16]~regout\);

-- Location: LCFF_X24_Y14_N3
\ID|register_array[31][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~53_combout\,
	sload => VCC,
	ena => \ID|register_array[31][24]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[31][16]~regout\);

-- Location: LCCOMB_X24_Y14_N8
\ID|Mux47~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux47~8_combout\ = (\DF1|q\(29) & ((\ID|Mux47~7_combout\ & ((\ID|register_array[31][16]~regout\))) # (!\ID|Mux47~7_combout\ & (\ID|register_array[27][16]~regout\)))) # (!\DF1|q\(29) & (\ID|Mux47~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(29),
	datab => \ID|Mux47~7_combout\,
	datac => \ID|register_array[27][16]~regout\,
	datad => \ID|register_array[31][16]~regout\,
	combout => \ID|Mux47~8_combout\);

-- Location: LCCOMB_X22_Y18_N6
\ID|Mux47~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux47~9_combout\ = (\ID|Mux47~6_combout\ & (((\ID|Mux47~8_combout\) # (!\DF1|q\(26))))) # (!\ID|Mux47~6_combout\ & (\ID|Mux47~1_combout\ & ((\DF1|q\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux47~6_combout\,
	datab => \ID|Mux47~1_combout\,
	datac => \ID|Mux47~8_combout\,
	datad => \DF1|q\(26),
	combout => \ID|Mux47~9_combout\);

-- Location: LCFF_X26_Y15_N13
\ID|register_array[12][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~53_combout\,
	sload => VCC,
	ena => \ID|register_array[12][10]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[12][16]~regout\);

-- Location: LCFF_X23_Y11_N25
\ID|register_array[13][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~53_combout\,
	sload => VCC,
	ena => \ID|register_array[13][4]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[13][16]~regout\);

-- Location: LCCOMB_X23_Y11_N24
\ID|Mux47~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux47~17_combout\ = (\DF1|q\(27) & (((\DF1|q\(26))))) # (!\DF1|q\(27) & ((\DF1|q\(26) & ((\ID|register_array[13][16]~regout\))) # (!\DF1|q\(26) & (\ID|register_array[12][16]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(27),
	datab => \ID|register_array[12][16]~regout\,
	datac => \ID|register_array[13][16]~regout\,
	datad => \DF1|q\(26),
	combout => \ID|Mux47~17_combout\);

-- Location: LCFF_X29_Y13_N27
\ID|register_array[15][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \ID|register_array~53_combout\,
	ena => \ID|register_array[15][11]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[15][16]~regout\);

-- Location: LCCOMB_X26_Y11_N22
\ID|Mux47~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux47~18_combout\ = (\DF1|q\(27) & ((\ID|Mux47~17_combout\ & ((\ID|register_array[15][16]~regout\))) # (!\ID|Mux47~17_combout\ & (\ID|register_array[14][16]~regout\)))) # (!\DF1|q\(27) & (((\ID|Mux47~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[14][16]~regout\,
	datab => \DF1|q\(27),
	datac => \ID|Mux47~17_combout\,
	datad => \ID|register_array[15][16]~regout\,
	combout => \ID|Mux47~18_combout\);

-- Location: LCFF_X20_Y11_N15
\ID|register_array[11][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~53_combout\,
	sload => VCC,
	ena => \ID|register_array[11][6]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[11][16]~regout\);

-- Location: LCFF_X20_Y11_N21
\ID|register_array[9][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~53_combout\,
	sload => VCC,
	ena => \ID|register_array[9][9]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[9][16]~regout\);

-- Location: LCCOMB_X20_Y11_N20
\ID|Mux47~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux47~11_combout\ = (\ID|Mux47~10_combout\ & ((\ID|register_array[11][16]~regout\) # ((!\DF1|q\(26))))) # (!\ID|Mux47~10_combout\ & (((\ID|register_array[9][16]~regout\ & \DF1|q\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux47~10_combout\,
	datab => \ID|register_array[11][16]~regout\,
	datac => \ID|register_array[9][16]~regout\,
	datad => \DF1|q\(26),
	combout => \ID|Mux47~11_combout\);

-- Location: LCCOMB_X26_Y11_N0
\ID|Mux47~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux47~19_combout\ = (\ID|Mux47~16_combout\ & ((\ID|Mux47~18_combout\) # ((!\DF1|q\(29))))) # (!\ID|Mux47~16_combout\ & (((\ID|Mux47~11_combout\ & \DF1|q\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux47~16_combout\,
	datab => \ID|Mux47~18_combout\,
	datac => \ID|Mux47~11_combout\,
	datad => \DF1|q\(29),
	combout => \ID|Mux47~19_combout\);

-- Location: LCCOMB_X24_Y12_N6
\DF2|q~215\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF2|q~215_combout\ = (!\HU|StallF~14_combout\ & ((\DF1|q\(30) & (\ID|Mux47~9_combout\)) # (!\DF1|q\(30) & ((\ID|Mux47~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HU|StallF~14_combout\,
	datab => \ID|Mux47~9_combout\,
	datac => \DF1|q\(30),
	datad => \ID|Mux47~19_combout\,
	combout => \DF2|q~215_combout\);

-- Location: DSPMULT_X28_Y16_N0
\EXE|IEEE_MUL|Mult0|auto_generated|mac_mult1\ : cycloneii_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "0",
	dataa_width => 18,
	datab_clock => "0",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => \~GND~combout\,
	signb => \~GND~combout\,
	clk => \clock~clkctrl_outclk\,
	aclr => GND,
	ena => VCC,
	dataa => \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult1_DATAA_bus\,
	datab => \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: DSPMULT_X28_Y15_N0
\EXE|IEEE_MUL|Mult0|auto_generated|mac_mult5\ : cycloneii_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "0",
	dataa_width => 18,
	datab_clock => "none",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => \~GND~combout\,
	signb => \~GND~combout\,
	clk => \clock~clkctrl_outclk\,
	aclr => GND,
	ena => VCC,
	dataa => \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult5_DATAA_bus\,
	datab => \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult5_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \EXE|IEEE_MUL|Mult0|auto_generated|mac_mult5_DATAOUT_bus\);

-- Location: LCCOMB_X27_Y19_N12
\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[2]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_MUL|Mult0|auto_generated|add9_result[2]~4_combout\ = ((\EXE|IEEE_MUL|Mult0|auto_generated|mac_out4~DATAOUT2\ $ (\EXE|IEEE_MUL|Mult0|auto_generated|mac_out6~DATAOUT2\ $ (!\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[1]~3\)))) # (GND)
-- \EXE|IEEE_MUL|Mult0|auto_generated|add9_result[2]~5\ = CARRY((\EXE|IEEE_MUL|Mult0|auto_generated|mac_out4~DATAOUT2\ & ((\EXE|IEEE_MUL|Mult0|auto_generated|mac_out6~DATAOUT2\) # (!\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[1]~3\))) # 
-- (!\EXE|IEEE_MUL|Mult0|auto_generated|mac_out4~DATAOUT2\ & (\EXE|IEEE_MUL|Mult0|auto_generated|mac_out6~DATAOUT2\ & !\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_MUL|Mult0|auto_generated|mac_out4~DATAOUT2\,
	datab => \EXE|IEEE_MUL|Mult0|auto_generated|mac_out6~DATAOUT2\,
	datad => VCC,
	cin => \EXE|IEEE_MUL|Mult0|auto_generated|add9_result[1]~3\,
	combout => \EXE|IEEE_MUL|Mult0|auto_generated|add9_result[2]~4_combout\,
	cout => \EXE|IEEE_MUL|Mult0|auto_generated|add9_result[2]~5\);

-- Location: LCCOMB_X27_Y19_N14
\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[3]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_MUL|Mult0|auto_generated|add9_result[3]~6_combout\ = (\EXE|IEEE_MUL|Mult0|auto_generated|mac_out6~DATAOUT3\ & ((\EXE|IEEE_MUL|Mult0|auto_generated|mac_out4~DATAOUT3\ & (\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[2]~5\ & VCC)) # 
-- (!\EXE|IEEE_MUL|Mult0|auto_generated|mac_out4~DATAOUT3\ & (!\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[2]~5\)))) # (!\EXE|IEEE_MUL|Mult0|auto_generated|mac_out6~DATAOUT3\ & ((\EXE|IEEE_MUL|Mult0|auto_generated|mac_out4~DATAOUT3\ & 
-- (!\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[2]~5\)) # (!\EXE|IEEE_MUL|Mult0|auto_generated|mac_out4~DATAOUT3\ & ((\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[2]~5\) # (GND)))))
-- \EXE|IEEE_MUL|Mult0|auto_generated|add9_result[3]~7\ = CARRY((\EXE|IEEE_MUL|Mult0|auto_generated|mac_out6~DATAOUT3\ & (!\EXE|IEEE_MUL|Mult0|auto_generated|mac_out4~DATAOUT3\ & !\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[2]~5\)) # 
-- (!\EXE|IEEE_MUL|Mult0|auto_generated|mac_out6~DATAOUT3\ & ((!\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[2]~5\) # (!\EXE|IEEE_MUL|Mult0|auto_generated|mac_out4~DATAOUT3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_MUL|Mult0|auto_generated|mac_out6~DATAOUT3\,
	datab => \EXE|IEEE_MUL|Mult0|auto_generated|mac_out4~DATAOUT3\,
	datad => VCC,
	cin => \EXE|IEEE_MUL|Mult0|auto_generated|add9_result[2]~5\,
	combout => \EXE|IEEE_MUL|Mult0|auto_generated|add9_result[3]~6_combout\,
	cout => \EXE|IEEE_MUL|Mult0|auto_generated|add9_result[3]~7\);

-- Location: LCCOMB_X27_Y19_N18
\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[5]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_MUL|Mult0|auto_generated|add9_result[5]~10_combout\ = (\EXE|IEEE_MUL|Mult0|auto_generated|mac_out4~DATAOUT5\ & ((\EXE|IEEE_MUL|Mult0|auto_generated|mac_out6~DATAOUT5\ & (\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[4]~9\ & VCC)) # 
-- (!\EXE|IEEE_MUL|Mult0|auto_generated|mac_out6~DATAOUT5\ & (!\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[4]~9\)))) # (!\EXE|IEEE_MUL|Mult0|auto_generated|mac_out4~DATAOUT5\ & ((\EXE|IEEE_MUL|Mult0|auto_generated|mac_out6~DATAOUT5\ & 
-- (!\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[4]~9\)) # (!\EXE|IEEE_MUL|Mult0|auto_generated|mac_out6~DATAOUT5\ & ((\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[4]~9\) # (GND)))))
-- \EXE|IEEE_MUL|Mult0|auto_generated|add9_result[5]~11\ = CARRY((\EXE|IEEE_MUL|Mult0|auto_generated|mac_out4~DATAOUT5\ & (!\EXE|IEEE_MUL|Mult0|auto_generated|mac_out6~DATAOUT5\ & !\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[4]~9\)) # 
-- (!\EXE|IEEE_MUL|Mult0|auto_generated|mac_out4~DATAOUT5\ & ((!\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[4]~9\) # (!\EXE|IEEE_MUL|Mult0|auto_generated|mac_out6~DATAOUT5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_MUL|Mult0|auto_generated|mac_out4~DATAOUT5\,
	datab => \EXE|IEEE_MUL|Mult0|auto_generated|mac_out6~DATAOUT5\,
	datad => VCC,
	cin => \EXE|IEEE_MUL|Mult0|auto_generated|add9_result[4]~9\,
	combout => \EXE|IEEE_MUL|Mult0|auto_generated|add9_result[5]~10_combout\,
	cout => \EXE|IEEE_MUL|Mult0|auto_generated|add9_result[5]~11\);

-- Location: LCCOMB_X27_Y19_N22
\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[7]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_MUL|Mult0|auto_generated|add9_result[7]~14_combout\ = (\EXE|IEEE_MUL|Mult0|auto_generated|mac_out4~DATAOUT7\ & ((\EXE|IEEE_MUL|Mult0|auto_generated|mac_out6~DATAOUT7\ & (\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[6]~13\ & VCC)) # 
-- (!\EXE|IEEE_MUL|Mult0|auto_generated|mac_out6~DATAOUT7\ & (!\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[6]~13\)))) # (!\EXE|IEEE_MUL|Mult0|auto_generated|mac_out4~DATAOUT7\ & ((\EXE|IEEE_MUL|Mult0|auto_generated|mac_out6~DATAOUT7\ & 
-- (!\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[6]~13\)) # (!\EXE|IEEE_MUL|Mult0|auto_generated|mac_out6~DATAOUT7\ & ((\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[6]~13\) # (GND)))))
-- \EXE|IEEE_MUL|Mult0|auto_generated|add9_result[7]~15\ = CARRY((\EXE|IEEE_MUL|Mult0|auto_generated|mac_out4~DATAOUT7\ & (!\EXE|IEEE_MUL|Mult0|auto_generated|mac_out6~DATAOUT7\ & !\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[6]~13\)) # 
-- (!\EXE|IEEE_MUL|Mult0|auto_generated|mac_out4~DATAOUT7\ & ((!\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[6]~13\) # (!\EXE|IEEE_MUL|Mult0|auto_generated|mac_out6~DATAOUT7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_MUL|Mult0|auto_generated|mac_out4~DATAOUT7\,
	datab => \EXE|IEEE_MUL|Mult0|auto_generated|mac_out6~DATAOUT7\,
	datad => VCC,
	cin => \EXE|IEEE_MUL|Mult0|auto_generated|add9_result[6]~13\,
	combout => \EXE|IEEE_MUL|Mult0|auto_generated|add9_result[7]~14_combout\,
	cout => \EXE|IEEE_MUL|Mult0|auto_generated|add9_result[7]~15\);

-- Location: LCCOMB_X27_Y19_N26
\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[9]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_MUL|Mult0|auto_generated|add9_result[9]~18_combout\ = (\EXE|IEEE_MUL|Mult0|auto_generated|mac_out4~DATAOUT9\ & ((\EXE|IEEE_MUL|Mult0|auto_generated|mac_out6~DATAOUT9\ & (\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[8]~17\ & VCC)) # 
-- (!\EXE|IEEE_MUL|Mult0|auto_generated|mac_out6~DATAOUT9\ & (!\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[8]~17\)))) # (!\EXE|IEEE_MUL|Mult0|auto_generated|mac_out4~DATAOUT9\ & ((\EXE|IEEE_MUL|Mult0|auto_generated|mac_out6~DATAOUT9\ & 
-- (!\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[8]~17\)) # (!\EXE|IEEE_MUL|Mult0|auto_generated|mac_out6~DATAOUT9\ & ((\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[8]~17\) # (GND)))))
-- \EXE|IEEE_MUL|Mult0|auto_generated|add9_result[9]~19\ = CARRY((\EXE|IEEE_MUL|Mult0|auto_generated|mac_out4~DATAOUT9\ & (!\EXE|IEEE_MUL|Mult0|auto_generated|mac_out6~DATAOUT9\ & !\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[8]~17\)) # 
-- (!\EXE|IEEE_MUL|Mult0|auto_generated|mac_out4~DATAOUT9\ & ((!\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[8]~17\) # (!\EXE|IEEE_MUL|Mult0|auto_generated|mac_out6~DATAOUT9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_MUL|Mult0|auto_generated|mac_out4~DATAOUT9\,
	datab => \EXE|IEEE_MUL|Mult0|auto_generated|mac_out6~DATAOUT9\,
	datad => VCC,
	cin => \EXE|IEEE_MUL|Mult0|auto_generated|add9_result[8]~17\,
	combout => \EXE|IEEE_MUL|Mult0|auto_generated|add9_result[9]~18_combout\,
	cout => \EXE|IEEE_MUL|Mult0|auto_generated|add9_result[9]~19\);

-- Location: LCCOMB_X27_Y19_N30
\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[11]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_MUL|Mult0|auto_generated|add9_result[11]~22_combout\ = (\EXE|IEEE_MUL|Mult0|auto_generated|mac_out4~DATAOUT11\ & ((\EXE|IEEE_MUL|Mult0|auto_generated|mac_out6~DATAOUT11\ & (\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[10]~21\ & VCC)) # 
-- (!\EXE|IEEE_MUL|Mult0|auto_generated|mac_out6~DATAOUT11\ & (!\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[10]~21\)))) # (!\EXE|IEEE_MUL|Mult0|auto_generated|mac_out4~DATAOUT11\ & ((\EXE|IEEE_MUL|Mult0|auto_generated|mac_out6~DATAOUT11\ & 
-- (!\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[10]~21\)) # (!\EXE|IEEE_MUL|Mult0|auto_generated|mac_out6~DATAOUT11\ & ((\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[10]~21\) # (GND)))))
-- \EXE|IEEE_MUL|Mult0|auto_generated|add9_result[11]~23\ = CARRY((\EXE|IEEE_MUL|Mult0|auto_generated|mac_out4~DATAOUT11\ & (!\EXE|IEEE_MUL|Mult0|auto_generated|mac_out6~DATAOUT11\ & !\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[10]~21\)) # 
-- (!\EXE|IEEE_MUL|Mult0|auto_generated|mac_out4~DATAOUT11\ & ((!\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[10]~21\) # (!\EXE|IEEE_MUL|Mult0|auto_generated|mac_out6~DATAOUT11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_MUL|Mult0|auto_generated|mac_out4~DATAOUT11\,
	datab => \EXE|IEEE_MUL|Mult0|auto_generated|mac_out6~DATAOUT11\,
	datad => VCC,
	cin => \EXE|IEEE_MUL|Mult0|auto_generated|add9_result[10]~21\,
	combout => \EXE|IEEE_MUL|Mult0|auto_generated|add9_result[11]~22_combout\,
	cout => \EXE|IEEE_MUL|Mult0|auto_generated|add9_result[11]~23\);

-- Location: LCCOMB_X27_Y18_N6
\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[15]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_MUL|Mult0|auto_generated|add9_result[15]~30_combout\ = (\EXE|IEEE_MUL|Mult0|auto_generated|mac_out6~DATAOUT15\ & ((\EXE|IEEE_MUL|Mult0|auto_generated|mac_out4~DATAOUT15\ & (\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[14]~29\ & VCC)) # 
-- (!\EXE|IEEE_MUL|Mult0|auto_generated|mac_out4~DATAOUT15\ & (!\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[14]~29\)))) # (!\EXE|IEEE_MUL|Mult0|auto_generated|mac_out6~DATAOUT15\ & ((\EXE|IEEE_MUL|Mult0|auto_generated|mac_out4~DATAOUT15\ & 
-- (!\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[14]~29\)) # (!\EXE|IEEE_MUL|Mult0|auto_generated|mac_out4~DATAOUT15\ & ((\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[14]~29\) # (GND)))))
-- \EXE|IEEE_MUL|Mult0|auto_generated|add9_result[15]~31\ = CARRY((\EXE|IEEE_MUL|Mult0|auto_generated|mac_out6~DATAOUT15\ & (!\EXE|IEEE_MUL|Mult0|auto_generated|mac_out4~DATAOUT15\ & !\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[14]~29\)) # 
-- (!\EXE|IEEE_MUL|Mult0|auto_generated|mac_out6~DATAOUT15\ & ((!\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[14]~29\) # (!\EXE|IEEE_MUL|Mult0|auto_generated|mac_out4~DATAOUT15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_MUL|Mult0|auto_generated|mac_out6~DATAOUT15\,
	datab => \EXE|IEEE_MUL|Mult0|auto_generated|mac_out4~DATAOUT15\,
	datad => VCC,
	cin => \EXE|IEEE_MUL|Mult0|auto_generated|add9_result[14]~29\,
	combout => \EXE|IEEE_MUL|Mult0|auto_generated|add9_result[15]~30_combout\,
	cout => \EXE|IEEE_MUL|Mult0|auto_generated|add9_result[15]~31\);

-- Location: LCCOMB_X27_Y18_N8
\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[16]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_MUL|Mult0|auto_generated|add9_result[16]~32_combout\ = ((\EXE|IEEE_MUL|Mult0|auto_generated|mac_out6~DATAOUT16\ $ (\EXE|IEEE_MUL|Mult0|auto_generated|mac_out4~DATAOUT16\ $ (!\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[15]~31\)))) # (GND)
-- \EXE|IEEE_MUL|Mult0|auto_generated|add9_result[16]~33\ = CARRY((\EXE|IEEE_MUL|Mult0|auto_generated|mac_out6~DATAOUT16\ & ((\EXE|IEEE_MUL|Mult0|auto_generated|mac_out4~DATAOUT16\) # (!\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[15]~31\))) # 
-- (!\EXE|IEEE_MUL|Mult0|auto_generated|mac_out6~DATAOUT16\ & (\EXE|IEEE_MUL|Mult0|auto_generated|mac_out4~DATAOUT16\ & !\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[15]~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_MUL|Mult0|auto_generated|mac_out6~DATAOUT16\,
	datab => \EXE|IEEE_MUL|Mult0|auto_generated|mac_out4~DATAOUT16\,
	datad => VCC,
	cin => \EXE|IEEE_MUL|Mult0|auto_generated|add9_result[15]~31\,
	combout => \EXE|IEEE_MUL|Mult0|auto_generated|add9_result[16]~32_combout\,
	cout => \EXE|IEEE_MUL|Mult0|auto_generated|add9_result[16]~33\);

-- Location: LCCOMB_X29_Y19_N2
\EXE|IEEE_MUL|Mult0|auto_generated|op_1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_MUL|Mult0|auto_generated|op_1~1_cout\ = CARRY((\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[0]~0_combout\ & \EXE|IEEE_MUL|Mult0|auto_generated|mac_out2~DATAOUT18\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_MUL|Mult0|auto_generated|add9_result[0]~0_combout\,
	datab => \EXE|IEEE_MUL|Mult0|auto_generated|mac_out2~DATAOUT18\,
	datad => VCC,
	cout => \EXE|IEEE_MUL|Mult0|auto_generated|op_1~1_cout\);

-- Location: LCCOMB_X29_Y19_N4
\EXE|IEEE_MUL|Mult0|auto_generated|op_1~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_MUL|Mult0|auto_generated|op_1~3_cout\ = CARRY((\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[1]~2_combout\ & (!\EXE|IEEE_MUL|Mult0|auto_generated|mac_out2~DATAOUT19\ & !\EXE|IEEE_MUL|Mult0|auto_generated|op_1~1_cout\)) # 
-- (!\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[1]~2_combout\ & ((!\EXE|IEEE_MUL|Mult0|auto_generated|op_1~1_cout\) # (!\EXE|IEEE_MUL|Mult0|auto_generated|mac_out2~DATAOUT19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_MUL|Mult0|auto_generated|add9_result[1]~2_combout\,
	datab => \EXE|IEEE_MUL|Mult0|auto_generated|mac_out2~DATAOUT19\,
	datad => VCC,
	cin => \EXE|IEEE_MUL|Mult0|auto_generated|op_1~1_cout\,
	cout => \EXE|IEEE_MUL|Mult0|auto_generated|op_1~3_cout\);

-- Location: LCCOMB_X29_Y19_N6
\EXE|IEEE_MUL|Mult0|auto_generated|op_1~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_MUL|Mult0|auto_generated|op_1~5_cout\ = CARRY((\EXE|IEEE_MUL|Mult0|auto_generated|mac_out2~DATAOUT20\ & ((\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[2]~4_combout\) # (!\EXE|IEEE_MUL|Mult0|auto_generated|op_1~3_cout\))) # 
-- (!\EXE|IEEE_MUL|Mult0|auto_generated|mac_out2~DATAOUT20\ & (\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[2]~4_combout\ & !\EXE|IEEE_MUL|Mult0|auto_generated|op_1~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_MUL|Mult0|auto_generated|mac_out2~DATAOUT20\,
	datab => \EXE|IEEE_MUL|Mult0|auto_generated|add9_result[2]~4_combout\,
	datad => VCC,
	cin => \EXE|IEEE_MUL|Mult0|auto_generated|op_1~3_cout\,
	cout => \EXE|IEEE_MUL|Mult0|auto_generated|op_1~5_cout\);

-- Location: LCCOMB_X29_Y19_N8
\EXE|IEEE_MUL|Mult0|auto_generated|op_1~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_MUL|Mult0|auto_generated|op_1~7_cout\ = CARRY((\EXE|IEEE_MUL|Mult0|auto_generated|mac_out2~DATAOUT21\ & (!\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[3]~6_combout\ & !\EXE|IEEE_MUL|Mult0|auto_generated|op_1~5_cout\)) # 
-- (!\EXE|IEEE_MUL|Mult0|auto_generated|mac_out2~DATAOUT21\ & ((!\EXE|IEEE_MUL|Mult0|auto_generated|op_1~5_cout\) # (!\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[3]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_MUL|Mult0|auto_generated|mac_out2~DATAOUT21\,
	datab => \EXE|IEEE_MUL|Mult0|auto_generated|add9_result[3]~6_combout\,
	datad => VCC,
	cin => \EXE|IEEE_MUL|Mult0|auto_generated|op_1~5_cout\,
	cout => \EXE|IEEE_MUL|Mult0|auto_generated|op_1~7_cout\);

-- Location: LCCOMB_X29_Y19_N10
\EXE|IEEE_MUL|Mult0|auto_generated|op_1~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_MUL|Mult0|auto_generated|op_1~9_cout\ = CARRY((\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[4]~8_combout\ & ((\EXE|IEEE_MUL|Mult0|auto_generated|mac_out2~DATAOUT22\) # (!\EXE|IEEE_MUL|Mult0|auto_generated|op_1~7_cout\))) # 
-- (!\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[4]~8_combout\ & (\EXE|IEEE_MUL|Mult0|auto_generated|mac_out2~DATAOUT22\ & !\EXE|IEEE_MUL|Mult0|auto_generated|op_1~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_MUL|Mult0|auto_generated|add9_result[4]~8_combout\,
	datab => \EXE|IEEE_MUL|Mult0|auto_generated|mac_out2~DATAOUT22\,
	datad => VCC,
	cin => \EXE|IEEE_MUL|Mult0|auto_generated|op_1~7_cout\,
	cout => \EXE|IEEE_MUL|Mult0|auto_generated|op_1~9_cout\);

-- Location: LCCOMB_X29_Y19_N24
\EXE|IEEE_MUL|Mult0|auto_generated|op_1~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_MUL|Mult0|auto_generated|op_1~22_combout\ = (\EXE|IEEE_MUL|Mult0|auto_generated|mac_out2~DATAOUT29\ & ((\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[11]~22_combout\ & (\EXE|IEEE_MUL|Mult0|auto_generated|op_1~21\ & VCC)) # 
-- (!\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[11]~22_combout\ & (!\EXE|IEEE_MUL|Mult0|auto_generated|op_1~21\)))) # (!\EXE|IEEE_MUL|Mult0|auto_generated|mac_out2~DATAOUT29\ & ((\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[11]~22_combout\ & 
-- (!\EXE|IEEE_MUL|Mult0|auto_generated|op_1~21\)) # (!\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[11]~22_combout\ & ((\EXE|IEEE_MUL|Mult0|auto_generated|op_1~21\) # (GND)))))
-- \EXE|IEEE_MUL|Mult0|auto_generated|op_1~23\ = CARRY((\EXE|IEEE_MUL|Mult0|auto_generated|mac_out2~DATAOUT29\ & (!\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[11]~22_combout\ & !\EXE|IEEE_MUL|Mult0|auto_generated|op_1~21\)) # 
-- (!\EXE|IEEE_MUL|Mult0|auto_generated|mac_out2~DATAOUT29\ & ((!\EXE|IEEE_MUL|Mult0|auto_generated|op_1~21\) # (!\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[11]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_MUL|Mult0|auto_generated|mac_out2~DATAOUT29\,
	datab => \EXE|IEEE_MUL|Mult0|auto_generated|add9_result[11]~22_combout\,
	datad => VCC,
	cin => \EXE|IEEE_MUL|Mult0|auto_generated|op_1~21\,
	combout => \EXE|IEEE_MUL|Mult0|auto_generated|op_1~22_combout\,
	cout => \EXE|IEEE_MUL|Mult0|auto_generated|op_1~23\);

-- Location: LCCOMB_X29_Y19_N28
\EXE|IEEE_MUL|Mult0|auto_generated|op_1~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_MUL|Mult0|auto_generated|op_1~26_combout\ = (\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[13]~26_combout\ & ((\EXE|IEEE_MUL|Mult0|auto_generated|mac_out2~DATAOUT31\ & (\EXE|IEEE_MUL|Mult0|auto_generated|op_1~25\ & VCC)) # 
-- (!\EXE|IEEE_MUL|Mult0|auto_generated|mac_out2~DATAOUT31\ & (!\EXE|IEEE_MUL|Mult0|auto_generated|op_1~25\)))) # (!\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[13]~26_combout\ & ((\EXE|IEEE_MUL|Mult0|auto_generated|mac_out2~DATAOUT31\ & 
-- (!\EXE|IEEE_MUL|Mult0|auto_generated|op_1~25\)) # (!\EXE|IEEE_MUL|Mult0|auto_generated|mac_out2~DATAOUT31\ & ((\EXE|IEEE_MUL|Mult0|auto_generated|op_1~25\) # (GND)))))
-- \EXE|IEEE_MUL|Mult0|auto_generated|op_1~27\ = CARRY((\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[13]~26_combout\ & (!\EXE|IEEE_MUL|Mult0|auto_generated|mac_out2~DATAOUT31\ & !\EXE|IEEE_MUL|Mult0|auto_generated|op_1~25\)) # 
-- (!\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[13]~26_combout\ & ((!\EXE|IEEE_MUL|Mult0|auto_generated|op_1~25\) # (!\EXE|IEEE_MUL|Mult0|auto_generated|mac_out2~DATAOUT31\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_MUL|Mult0|auto_generated|add9_result[13]~26_combout\,
	datab => \EXE|IEEE_MUL|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datad => VCC,
	cin => \EXE|IEEE_MUL|Mult0|auto_generated|op_1~25\,
	combout => \EXE|IEEE_MUL|Mult0|auto_generated|op_1~26_combout\,
	cout => \EXE|IEEE_MUL|Mult0|auto_generated|op_1~27\);

-- Location: LCCOMB_X29_Y18_N0
\EXE|IEEE_MUL|Mult0|auto_generated|op_1~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_MUL|Mult0|auto_generated|op_1~30_combout\ = (\EXE|IEEE_MUL|Mult0|auto_generated|mac_out2~DATAOUT33\ & ((\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[15]~30_combout\ & (\EXE|IEEE_MUL|Mult0|auto_generated|op_1~29\ & VCC)) # 
-- (!\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[15]~30_combout\ & (!\EXE|IEEE_MUL|Mult0|auto_generated|op_1~29\)))) # (!\EXE|IEEE_MUL|Mult0|auto_generated|mac_out2~DATAOUT33\ & ((\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[15]~30_combout\ & 
-- (!\EXE|IEEE_MUL|Mult0|auto_generated|op_1~29\)) # (!\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[15]~30_combout\ & ((\EXE|IEEE_MUL|Mult0|auto_generated|op_1~29\) # (GND)))))
-- \EXE|IEEE_MUL|Mult0|auto_generated|op_1~31\ = CARRY((\EXE|IEEE_MUL|Mult0|auto_generated|mac_out2~DATAOUT33\ & (!\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[15]~30_combout\ & !\EXE|IEEE_MUL|Mult0|auto_generated|op_1~29\)) # 
-- (!\EXE|IEEE_MUL|Mult0|auto_generated|mac_out2~DATAOUT33\ & ((!\EXE|IEEE_MUL|Mult0|auto_generated|op_1~29\) # (!\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[15]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_MUL|Mult0|auto_generated|mac_out2~DATAOUT33\,
	datab => \EXE|IEEE_MUL|Mult0|auto_generated|add9_result[15]~30_combout\,
	datad => VCC,
	cin => \EXE|IEEE_MUL|Mult0|auto_generated|op_1~29\,
	combout => \EXE|IEEE_MUL|Mult0|auto_generated|op_1~30_combout\,
	cout => \EXE|IEEE_MUL|Mult0|auto_generated|op_1~31\);

-- Location: LCCOMB_X29_Y18_N2
\EXE|IEEE_MUL|Mult0|auto_generated|op_1~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_MUL|Mult0|auto_generated|op_1~32_combout\ = ((\EXE|IEEE_MUL|Mult0|auto_generated|mac_out2~DATAOUT34\ $ (\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[16]~32_combout\ $ (!\EXE|IEEE_MUL|Mult0|auto_generated|op_1~31\)))) # (GND)
-- \EXE|IEEE_MUL|Mult0|auto_generated|op_1~33\ = CARRY((\EXE|IEEE_MUL|Mult0|auto_generated|mac_out2~DATAOUT34\ & ((\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[16]~32_combout\) # (!\EXE|IEEE_MUL|Mult0|auto_generated|op_1~31\))) # 
-- (!\EXE|IEEE_MUL|Mult0|auto_generated|mac_out2~DATAOUT34\ & (\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[16]~32_combout\ & !\EXE|IEEE_MUL|Mult0|auto_generated|op_1~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_MUL|Mult0|auto_generated|mac_out2~DATAOUT34\,
	datab => \EXE|IEEE_MUL|Mult0|auto_generated|add9_result[16]~32_combout\,
	datad => VCC,
	cin => \EXE|IEEE_MUL|Mult0|auto_generated|op_1~31\,
	combout => \EXE|IEEE_MUL|Mult0|auto_generated|op_1~32_combout\,
	cout => \EXE|IEEE_MUL|Mult0|auto_generated|op_1~33\);

-- Location: LCCOMB_X29_Y18_N4
\EXE|IEEE_MUL|Mult0|auto_generated|op_1~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_MUL|Mult0|auto_generated|op_1~34_combout\ = (\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[17]~34_combout\ & ((\EXE|IEEE_MUL|Mult0|auto_generated|mac_out2~DATAOUT35\ & (\EXE|IEEE_MUL|Mult0|auto_generated|op_1~33\ & VCC)) # 
-- (!\EXE|IEEE_MUL|Mult0|auto_generated|mac_out2~DATAOUT35\ & (!\EXE|IEEE_MUL|Mult0|auto_generated|op_1~33\)))) # (!\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[17]~34_combout\ & ((\EXE|IEEE_MUL|Mult0|auto_generated|mac_out2~DATAOUT35\ & 
-- (!\EXE|IEEE_MUL|Mult0|auto_generated|op_1~33\)) # (!\EXE|IEEE_MUL|Mult0|auto_generated|mac_out2~DATAOUT35\ & ((\EXE|IEEE_MUL|Mult0|auto_generated|op_1~33\) # (GND)))))
-- \EXE|IEEE_MUL|Mult0|auto_generated|op_1~35\ = CARRY((\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[17]~34_combout\ & (!\EXE|IEEE_MUL|Mult0|auto_generated|mac_out2~DATAOUT35\ & !\EXE|IEEE_MUL|Mult0|auto_generated|op_1~33\)) # 
-- (!\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[17]~34_combout\ & ((!\EXE|IEEE_MUL|Mult0|auto_generated|op_1~33\) # (!\EXE|IEEE_MUL|Mult0|auto_generated|mac_out2~DATAOUT35\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_MUL|Mult0|auto_generated|add9_result[17]~34_combout\,
	datab => \EXE|IEEE_MUL|Mult0|auto_generated|mac_out2~DATAOUT35\,
	datad => VCC,
	cin => \EXE|IEEE_MUL|Mult0|auto_generated|op_1~33\,
	combout => \EXE|IEEE_MUL|Mult0|auto_generated|op_1~34_combout\,
	cout => \EXE|IEEE_MUL|Mult0|auto_generated|op_1~35\);

-- Location: LCCOMB_X29_Y18_N6
\EXE|IEEE_MUL|Mult0|auto_generated|op_1~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_MUL|Mult0|auto_generated|op_1~36_combout\ = ((\EXE|IEEE_MUL|Mult0|auto_generated|mac_out4~DATAOUT18\ $ (\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[18]~36_combout\ $ (!\EXE|IEEE_MUL|Mult0|auto_generated|op_1~35\)))) # (GND)
-- \EXE|IEEE_MUL|Mult0|auto_generated|op_1~37\ = CARRY((\EXE|IEEE_MUL|Mult0|auto_generated|mac_out4~DATAOUT18\ & ((\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[18]~36_combout\) # (!\EXE|IEEE_MUL|Mult0|auto_generated|op_1~35\))) # 
-- (!\EXE|IEEE_MUL|Mult0|auto_generated|mac_out4~DATAOUT18\ & (\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[18]~36_combout\ & !\EXE|IEEE_MUL|Mult0|auto_generated|op_1~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_MUL|Mult0|auto_generated|mac_out4~DATAOUT18\,
	datab => \EXE|IEEE_MUL|Mult0|auto_generated|add9_result[18]~36_combout\,
	datad => VCC,
	cin => \EXE|IEEE_MUL|Mult0|auto_generated|op_1~35\,
	combout => \EXE|IEEE_MUL|Mult0|auto_generated|op_1~36_combout\,
	cout => \EXE|IEEE_MUL|Mult0|auto_generated|op_1~37\);

-- Location: LCCOMB_X29_Y18_N8
\EXE|IEEE_MUL|Mult0|auto_generated|op_1~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_MUL|Mult0|auto_generated|op_1~38_combout\ = (\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[19]~38_combout\ & ((\EXE|IEEE_MUL|Mult0|auto_generated|mac_out4~DATAOUT19\ & (\EXE|IEEE_MUL|Mult0|auto_generated|op_1~37\ & VCC)) # 
-- (!\EXE|IEEE_MUL|Mult0|auto_generated|mac_out4~DATAOUT19\ & (!\EXE|IEEE_MUL|Mult0|auto_generated|op_1~37\)))) # (!\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[19]~38_combout\ & ((\EXE|IEEE_MUL|Mult0|auto_generated|mac_out4~DATAOUT19\ & 
-- (!\EXE|IEEE_MUL|Mult0|auto_generated|op_1~37\)) # (!\EXE|IEEE_MUL|Mult0|auto_generated|mac_out4~DATAOUT19\ & ((\EXE|IEEE_MUL|Mult0|auto_generated|op_1~37\) # (GND)))))
-- \EXE|IEEE_MUL|Mult0|auto_generated|op_1~39\ = CARRY((\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[19]~38_combout\ & (!\EXE|IEEE_MUL|Mult0|auto_generated|mac_out4~DATAOUT19\ & !\EXE|IEEE_MUL|Mult0|auto_generated|op_1~37\)) # 
-- (!\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[19]~38_combout\ & ((!\EXE|IEEE_MUL|Mult0|auto_generated|op_1~37\) # (!\EXE|IEEE_MUL|Mult0|auto_generated|mac_out4~DATAOUT19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_MUL|Mult0|auto_generated|add9_result[19]~38_combout\,
	datab => \EXE|IEEE_MUL|Mult0|auto_generated|mac_out4~DATAOUT19\,
	datad => VCC,
	cin => \EXE|IEEE_MUL|Mult0|auto_generated|op_1~37\,
	combout => \EXE|IEEE_MUL|Mult0|auto_generated|op_1~38_combout\,
	cout => \EXE|IEEE_MUL|Mult0|auto_generated|op_1~39\);

-- Location: LCCOMB_X29_Y18_N12
\EXE|IEEE_MUL|Mult0|auto_generated|op_1~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_MUL|Mult0|auto_generated|op_1~42_combout\ = (\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[21]~42_combout\ & ((\EXE|IEEE_MUL|Mult0|auto_generated|mac_out4~DATAOUT21\ & (\EXE|IEEE_MUL|Mult0|auto_generated|op_1~41\ & VCC)) # 
-- (!\EXE|IEEE_MUL|Mult0|auto_generated|mac_out4~DATAOUT21\ & (!\EXE|IEEE_MUL|Mult0|auto_generated|op_1~41\)))) # (!\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[21]~42_combout\ & ((\EXE|IEEE_MUL|Mult0|auto_generated|mac_out4~DATAOUT21\ & 
-- (!\EXE|IEEE_MUL|Mult0|auto_generated|op_1~41\)) # (!\EXE|IEEE_MUL|Mult0|auto_generated|mac_out4~DATAOUT21\ & ((\EXE|IEEE_MUL|Mult0|auto_generated|op_1~41\) # (GND)))))
-- \EXE|IEEE_MUL|Mult0|auto_generated|op_1~43\ = CARRY((\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[21]~42_combout\ & (!\EXE|IEEE_MUL|Mult0|auto_generated|mac_out4~DATAOUT21\ & !\EXE|IEEE_MUL|Mult0|auto_generated|op_1~41\)) # 
-- (!\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[21]~42_combout\ & ((!\EXE|IEEE_MUL|Mult0|auto_generated|op_1~41\) # (!\EXE|IEEE_MUL|Mult0|auto_generated|mac_out4~DATAOUT21\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_MUL|Mult0|auto_generated|add9_result[21]~42_combout\,
	datab => \EXE|IEEE_MUL|Mult0|auto_generated|mac_out4~DATAOUT21\,
	datad => VCC,
	cin => \EXE|IEEE_MUL|Mult0|auto_generated|op_1~41\,
	combout => \EXE|IEEE_MUL|Mult0|auto_generated|op_1~42_combout\,
	cout => \EXE|IEEE_MUL|Mult0|auto_generated|op_1~43\);

-- Location: LCFF_X27_Y12_N15
\ID|register_array[15][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \ID|register_array~65_combout\,
	ena => \ID|register_array[15][11]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[15][28]~regout\);

-- Location: LCFF_X27_Y12_N5
\ID|register_array[14][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~65_combout\,
	sload => VCC,
	ena => \ID|register_array[14][24]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[14][28]~regout\);

-- Location: LCCOMB_X27_Y12_N26
\ID|Mux35~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux35~18_combout\ = (\ID|Mux35~17_combout\ & ((\ID|register_array[15][28]~regout\) # ((!\DF1|q\(27))))) # (!\ID|Mux35~17_combout\ & (((\ID|register_array[14][28]~regout\ & \DF1|q\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux35~17_combout\,
	datab => \ID|register_array[15][28]~regout\,
	datac => \ID|register_array[14][28]~regout\,
	datad => \DF1|q\(27),
	combout => \ID|Mux35~18_combout\);

-- Location: LCFF_X20_Y11_N13
\ID|register_array[9][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~65_combout\,
	sload => VCC,
	ena => \ID|register_array[9][9]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[9][28]~regout\);

-- Location: LCFF_X20_Y11_N23
\ID|register_array[11][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~65_combout\,
	sload => VCC,
	ena => \ID|register_array[11][6]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[11][28]~regout\);

-- Location: LCCOMB_X20_Y11_N12
\ID|Mux35~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux35~11_combout\ = (\ID|Mux35~10_combout\ & (((\ID|register_array[11][28]~regout\)) # (!\DF1|q\(26)))) # (!\ID|Mux35~10_combout\ & (\DF1|q\(26) & (\ID|register_array[9][28]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux35~10_combout\,
	datab => \DF1|q\(26),
	datac => \ID|register_array[9][28]~regout\,
	datad => \ID|register_array[11][28]~regout\,
	combout => \ID|Mux35~11_combout\);

-- Location: LCCOMB_X26_Y16_N24
\ID|Mux35~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux35~19_combout\ = (\ID|Mux35~16_combout\ & ((\ID|Mux35~18_combout\) # ((!\DF1|q\(29))))) # (!\ID|Mux35~16_combout\ & (((\ID|Mux35~11_combout\ & \DF1|q\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux35~16_combout\,
	datab => \ID|Mux35~18_combout\,
	datac => \ID|Mux35~11_combout\,
	datad => \DF1|q\(29),
	combout => \ID|Mux35~19_combout\);

-- Location: LCFF_X19_Y12_N5
\ID|register_array[19][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~65_combout\,
	sload => VCC,
	ena => \ID|register_array[19][28]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[19][28]~regout\);

-- Location: LCFF_X23_Y13_N27
\ID|register_array[23][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~65_combout\,
	sload => VCC,
	ena => \ID|register_array[23][5]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[23][28]~regout\);

-- Location: LCCOMB_X23_Y13_N26
\ID|Mux35~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux35~7_combout\ = (\DF1|q\(28) & (((\ID|register_array[23][28]~regout\) # (\DF1|q\(29))))) # (!\DF1|q\(28) & (\ID|register_array[19][28]~regout\ & ((!\DF1|q\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(28),
	datab => \ID|register_array[19][28]~regout\,
	datac => \ID|register_array[23][28]~regout\,
	datad => \DF1|q\(29),
	combout => \ID|Mux35~7_combout\);

-- Location: LCFF_X23_Y14_N19
\ID|register_array[31][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~65_combout\,
	sload => VCC,
	ena => \ID|register_array[31][24]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[31][28]~regout\);

-- Location: LCFF_X23_Y14_N1
\ID|register_array[27][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~65_combout\,
	sload => VCC,
	ena => \ID|register_array[27][12]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[27][28]~regout\);

-- Location: LCCOMB_X23_Y14_N18
\ID|Mux35~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux35~8_combout\ = (\DF1|q\(29) & ((\ID|Mux35~7_combout\ & (\ID|register_array[31][28]~regout\)) # (!\ID|Mux35~7_combout\ & ((\ID|register_array[27][28]~regout\))))) # (!\DF1|q\(29) & (\ID|Mux35~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(29),
	datab => \ID|Mux35~7_combout\,
	datac => \ID|register_array[31][28]~regout\,
	datad => \ID|register_array[27][28]~regout\,
	combout => \ID|Mux35~8_combout\);

-- Location: LCFF_X16_Y14_N27
\ID|register_array[16][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~65_combout\,
	sload => VCC,
	ena => \ID|register_array[16][6]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[16][28]~regout\);

-- Location: LCFF_X16_Y14_N1
\ID|register_array[24][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~65_combout\,
	sload => VCC,
	ena => \ID|register_array[24][28]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[24][28]~regout\);

-- Location: LCCOMB_X16_Y14_N0
\ID|Mux35~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux35~4_combout\ = (\DF1|q\(29) & (((\ID|register_array[24][28]~regout\) # (\DF1|q\(28))))) # (!\DF1|q\(29) & (\ID|register_array[16][28]~regout\ & ((!\DF1|q\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(29),
	datab => \ID|register_array[16][28]~regout\,
	datac => \ID|register_array[24][28]~regout\,
	datad => \DF1|q\(28),
	combout => \ID|Mux35~4_combout\);

-- Location: LCFF_X21_Y17_N11
\ID|register_array[28][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~65_combout\,
	sload => VCC,
	ena => \ID|register_array[28][13]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[28][28]~regout\);

-- Location: LCCOMB_X21_Y17_N10
\ID|Mux35~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux35~5_combout\ = (\ID|Mux35~4_combout\ & (((\ID|register_array[28][28]~regout\) # (!\DF1|q\(28))))) # (!\ID|Mux35~4_combout\ & (\ID|register_array[20][28]~regout\ & ((\DF1|q\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[20][28]~regout\,
	datab => \ID|Mux35~4_combout\,
	datac => \ID|register_array[28][28]~regout\,
	datad => \DF1|q\(28),
	combout => \ID|Mux35~5_combout\);

-- Location: LCFF_X19_Y17_N21
\ID|register_array[26][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~65_combout\,
	sload => VCC,
	ena => \ID|register_array[26][25]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[26][28]~regout\);

-- Location: LCFF_X19_Y17_N23
\ID|register_array[18][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~65_combout\,
	sload => VCC,
	ena => \ID|register_array[18][11]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[18][28]~regout\);

-- Location: LCCOMB_X19_Y17_N20
\ID|Mux35~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux35~2_combout\ = (\DF1|q\(29) & ((\DF1|q\(28)) # ((\ID|register_array[26][28]~regout\)))) # (!\DF1|q\(29) & (!\DF1|q\(28) & ((\ID|register_array[18][28]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(29),
	datab => \DF1|q\(28),
	datac => \ID|register_array[26][28]~regout\,
	datad => \ID|register_array[18][28]~regout\,
	combout => \ID|Mux35~2_combout\);

-- Location: LCFF_X22_Y16_N21
\ID|register_array[22][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~65_combout\,
	sload => VCC,
	ena => \ID|register_array[22][23]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[22][28]~regout\);

-- Location: LCFF_X22_Y16_N23
\ID|register_array[30][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~65_combout\,
	sload => VCC,
	ena => \ID|register_array[30][20]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[30][28]~regout\);

-- Location: LCCOMB_X22_Y16_N20
\ID|Mux35~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux35~3_combout\ = (\DF1|q\(28) & ((\ID|Mux35~2_combout\ & ((\ID|register_array[30][28]~regout\))) # (!\ID|Mux35~2_combout\ & (\ID|register_array[22][28]~regout\)))) # (!\DF1|q\(28) & (\ID|Mux35~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(28),
	datab => \ID|Mux35~2_combout\,
	datac => \ID|register_array[22][28]~regout\,
	datad => \ID|register_array[30][28]~regout\,
	combout => \ID|Mux35~3_combout\);

-- Location: LCCOMB_X26_Y16_N0
\ID|Mux35~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux35~6_combout\ = (\DF1|q\(26) & (((\DF1|q\(27))))) # (!\DF1|q\(26) & ((\DF1|q\(27) & ((\ID|Mux35~3_combout\))) # (!\DF1|q\(27) & (\ID|Mux35~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(26),
	datab => \ID|Mux35~5_combout\,
	datac => \DF1|q\(27),
	datad => \ID|Mux35~3_combout\,
	combout => \ID|Mux35~6_combout\);

-- Location: LCCOMB_X26_Y16_N18
\ID|Mux35~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux35~9_combout\ = (\DF1|q\(26) & ((\ID|Mux35~6_combout\ & ((\ID|Mux35~8_combout\))) # (!\ID|Mux35~6_combout\ & (\ID|Mux35~1_combout\)))) # (!\DF1|q\(26) & (((\ID|Mux35~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux35~1_combout\,
	datab => \ID|Mux35~8_combout\,
	datac => \DF1|q\(26),
	datad => \ID|Mux35~6_combout\,
	combout => \ID|Mux35~9_combout\);

-- Location: LCCOMB_X27_Y16_N20
\DF2|q~226\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF2|q~226_combout\ = (!\HU|StallF~14_combout\ & ((\DF1|q\(30) & ((\ID|Mux35~9_combout\))) # (!\DF1|q\(30) & (\ID|Mux35~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(30),
	datab => \ID|Mux35~19_combout\,
	datac => \ID|Mux35~9_combout\,
	datad => \HU|StallF~14_combout\,
	combout => \DF2|q~226_combout\);

-- Location: LCFF_X27_Y16_N21
\DF2|q[83]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF2|q~226_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF2|q\(83));

-- Location: LCCOMB_X31_Y14_N2
\EXE|IEEE_MUL|Equal1~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_MUL|Equal1~8_combout\ = (!\DF2|q\(85) & (!\DF2|q\(86) & (!\DF2|q\(84) & !\DF2|q\(83))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF2|q\(85),
	datab => \DF2|q\(86),
	datac => \DF2|q\(84),
	datad => \DF2|q\(83),
	combout => \EXE|IEEE_MUL|Equal1~8_combout\);

-- Location: LCFF_X36_Y16_N11
\DF2|q[71]~_Duplicate_2\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \DF2|q~215_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF2|q[71]~_Duplicate_2_regout\);

-- Location: LCCOMB_X31_Y16_N28
\EXE|IEEE_MUL|Equal1~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_MUL|Equal1~5_combout\ = (!\DF2|q\(74) & (!\DF2|q[72]~_Duplicate_2_regout\ & (!\DF2|q[71]~_Duplicate_2_regout\ & !\DF2|q\(73))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF2|q\(74),
	datab => \DF2|q[72]~_Duplicate_2_regout\,
	datac => \DF2|q[71]~_Duplicate_2_regout\,
	datad => \DF2|q\(73),
	combout => \EXE|IEEE_MUL|Equal1~5_combout\);

-- Location: LCFF_X22_Y15_N19
\ID|register_array[14][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~62_combout\,
	sload => VCC,
	ena => \ID|register_array[14][24]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[14][25]~regout\);

-- Location: LCCOMB_X21_Y8_N28
\ID|Mux38~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux38~18_combout\ = (\ID|Mux38~17_combout\ & (((\ID|register_array[15][25]~regout\) # (!\DF1|q\(27))))) # (!\ID|Mux38~17_combout\ & (\ID|register_array[14][25]~regout\ & ((\DF1|q\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux38~17_combout\,
	datab => \ID|register_array[14][25]~regout\,
	datac => \ID|register_array[15][25]~regout\,
	datad => \DF1|q\(27),
	combout => \ID|Mux38~18_combout\);

-- Location: LCFF_X22_Y10_N25
\ID|register_array[6][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~62_combout\,
	sload => VCC,
	ena => \ID|register_array[6][5]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[6][25]~regout\);

-- Location: LCFF_X22_Y10_N19
\ID|register_array[7][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~62_combout\,
	sload => VCC,
	ena => \ID|register_array[7][16]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[7][25]~regout\);

-- Location: LCCOMB_X22_Y10_N24
\ID|Mux38~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux38~11_combout\ = (\ID|Mux38~10_combout\ & (((\ID|register_array[7][25]~regout\)) # (!\DF1|q\(27)))) # (!\ID|Mux38~10_combout\ & (\DF1|q\(27) & (\ID|register_array[6][25]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux38~10_combout\,
	datab => \DF1|q\(27),
	datac => \ID|register_array[6][25]~regout\,
	datad => \ID|register_array[7][25]~regout\,
	combout => \ID|Mux38~11_combout\);

-- Location: LCCOMB_X24_Y17_N6
\ID|Mux38~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux38~19_combout\ = (\ID|Mux38~16_combout\ & ((\ID|Mux38~18_combout\) # ((!\DF1|q\(28))))) # (!\ID|Mux38~16_combout\ & (((\DF1|q\(28) & \ID|Mux38~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux38~16_combout\,
	datab => \ID|Mux38~18_combout\,
	datac => \DF1|q\(28),
	datad => \ID|Mux38~11_combout\,
	combout => \ID|Mux38~19_combout\);

-- Location: LCCOMB_X31_Y14_N8
\DF2|q~222\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF2|q~222_combout\ = (!\HU|StallF~14_combout\ & ((\DF1|q\(30) & (\ID|Mux38~9_combout\)) # (!\DF1|q\(30) & ((\ID|Mux38~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux38~9_combout\,
	datab => \HU|StallF~14_combout\,
	datac => \ID|Mux38~19_combout\,
	datad => \DF1|q\(30),
	combout => \DF2|q~222_combout\);

-- Location: LCFF_X31_Y14_N9
\DF2|q[80]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF2|q~222_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF2|q\(80));

-- Location: LCFF_X25_Y13_N13
\ID|register_array[15][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \ID|register_array~63_combout\,
	ena => \ID|register_array[15][11]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[15][26]~regout\);

-- Location: LCFF_X26_Y13_N31
\ID|register_array[12][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~63_combout\,
	sload => VCC,
	ena => \ID|register_array[12][10]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[12][26]~regout\);

-- Location: LCFF_X26_Y13_N21
\ID|register_array[13][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~63_combout\,
	sload => VCC,
	ena => \ID|register_array[13][4]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[13][26]~regout\);

-- Location: LCCOMB_X26_Y13_N20
\ID|Mux37~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux37~17_combout\ = (\DF1|q\(26) & (((\ID|register_array[13][26]~regout\) # (\DF1|q\(27))))) # (!\DF1|q\(26) & (\ID|register_array[12][26]~regout\ & ((!\DF1|q\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(26),
	datab => \ID|register_array[12][26]~regout\,
	datac => \ID|register_array[13][26]~regout\,
	datad => \DF1|q\(27),
	combout => \ID|Mux37~17_combout\);

-- Location: LCCOMB_X27_Y10_N0
\ID|Mux37~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux37~18_combout\ = (\DF1|q\(27) & ((\ID|Mux37~17_combout\ & ((\ID|register_array[15][26]~regout\))) # (!\ID|Mux37~17_combout\ & (\ID|register_array[14][26]~regout\)))) # (!\DF1|q\(27) & (((\ID|Mux37~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[14][26]~regout\,
	datab => \ID|register_array[15][26]~regout\,
	datac => \DF1|q\(27),
	datad => \ID|Mux37~17_combout\,
	combout => \ID|Mux37~18_combout\);

-- Location: LCFF_X16_Y10_N13
\ID|register_array[9][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~63_combout\,
	sload => VCC,
	ena => \ID|register_array[9][9]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[9][26]~regout\);

-- Location: LCFF_X16_Y10_N31
\ID|register_array[11][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~63_combout\,
	sload => VCC,
	ena => \ID|register_array[11][6]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[11][26]~regout\);

-- Location: LCCOMB_X16_Y10_N12
\ID|Mux37~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux37~11_combout\ = (\ID|Mux37~10_combout\ & (((\ID|register_array[11][26]~regout\)) # (!\DF1|q\(26)))) # (!\ID|Mux37~10_combout\ & (\DF1|q\(26) & (\ID|register_array[9][26]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux37~10_combout\,
	datab => \DF1|q\(26),
	datac => \ID|register_array[9][26]~regout\,
	datad => \ID|register_array[11][26]~regout\,
	combout => \ID|Mux37~11_combout\);

-- Location: LCCOMB_X27_Y10_N2
\ID|Mux37~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux37~19_combout\ = (\ID|Mux37~16_combout\ & ((\ID|Mux37~18_combout\) # ((!\DF1|q\(29))))) # (!\ID|Mux37~16_combout\ & (((\ID|Mux37~11_combout\ & \DF1|q\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux37~16_combout\,
	datab => \ID|Mux37~18_combout\,
	datac => \ID|Mux37~11_combout\,
	datad => \DF1|q\(29),
	combout => \ID|Mux37~19_combout\);

-- Location: LCCOMB_X31_Y14_N6
\DF2|q~221\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF2|q~221_combout\ = (!\HU|StallF~14_combout\ & ((\DF1|q\(30) & (\ID|Mux37~9_combout\)) # (!\DF1|q\(30) & ((\ID|Mux37~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux37~9_combout\,
	datab => \HU|StallF~14_combout\,
	datac => \ID|Mux37~19_combout\,
	datad => \DF1|q\(30),
	combout => \DF2|q~221_combout\);

-- Location: LCFF_X31_Y14_N7
\DF2|q[81]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF2|q~221_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF2|q\(81));

-- Location: LCCOMB_X31_Y17_N0
\EXE|IEEE_MUL|Equal1~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_MUL|Equal1~7_combout\ = (!\DF2|q\(82) & (!\DF2|q\(79) & (!\DF2|q\(80) & !\DF2|q\(81))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF2|q\(82),
	datab => \DF2|q\(79),
	datac => \DF2|q\(80),
	datad => \DF2|q\(81),
	combout => \EXE|IEEE_MUL|Equal1~7_combout\);

-- Location: LCCOMB_X31_Y14_N4
\EXE|IEEE_MUL|Equal1~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_MUL|Equal1~9_combout\ = (\EXE|IEEE_MUL|Equal1~6_combout\ & (\EXE|IEEE_MUL|Equal1~8_combout\ & (\EXE|IEEE_MUL|Equal1~5_combout\ & \EXE|IEEE_MUL|Equal1~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_MUL|Equal1~6_combout\,
	datab => \EXE|IEEE_MUL|Equal1~8_combout\,
	datac => \EXE|IEEE_MUL|Equal1~5_combout\,
	datad => \EXE|IEEE_MUL|Equal1~7_combout\,
	combout => \EXE|IEEE_MUL|Equal1~9_combout\);

-- Location: LCCOMB_X32_Y19_N30
\EXE|Mux17~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Mux17~0_combout\ = (!\EXE|IEEE_MUL|Equal0~9_combout\ & (\DF2|q\(2) & ((!\EXE|IEEE_MUL|Equal1~4_combout\) # (!\EXE|IEEE_MUL|Equal1~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_MUL|Equal0~9_combout\,
	datab => \EXE|IEEE_MUL|Equal1~9_combout\,
	datac => \DF2|q\(2),
	datad => \EXE|IEEE_MUL|Equal1~4_combout\,
	combout => \EXE|Mux17~0_combout\);

-- Location: LCCOMB_X32_Y17_N8
\EXE|Mux16~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Mux16~0_combout\ = (\EXE|Mux17~0_combout\ & ((\EXE|IEEE_MUL|Mult0|auto_generated|op_1~58_combout\ & ((\EXE|IEEE_MUL|Mult0|auto_generated|op_1~42_combout\))) # (!\EXE|IEEE_MUL|Mult0|auto_generated|op_1~58_combout\ & 
-- (\EXE|IEEE_MUL|Mult0|auto_generated|op_1~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_MUL|Mult0|auto_generated|op_1~40_combout\,
	datab => \EXE|IEEE_MUL|Mult0|auto_generated|op_1~42_combout\,
	datac => \EXE|IEEE_MUL|Mult0|auto_generated|op_1~58_combout\,
	datad => \EXE|Mux17~0_combout\,
	combout => \EXE|Mux16~0_combout\);

-- Location: LCCOMB_X37_Y13_N22
\EXE|Mux16~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Mux16~1_combout\ = (!\DF2|q\(3) & ((\EXE|Mux16~0_combout\) # ((\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~77_combout\ & !\DF2|q\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~77_combout\,
	datab => \DF2|q\(2),
	datac => \DF2|q\(3),
	datad => \EXE|Mux16~0_combout\,
	combout => \EXE|Mux16~1_combout\);

-- Location: LCCOMB_X37_Y13_N8
\EXE|Mux16~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Mux16~2_combout\ = (\EXE|Mux16~1_combout\) # ((\EXE|Add1~30_combout\ & (!\DF2|q\(2) & \DF2|q\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Add1~30_combout\,
	datab => \DF2|q\(2),
	datac => \DF2|q\(3),
	datad => \EXE|Mux16~1_combout\,
	combout => \EXE|Mux16~2_combout\);

-- Location: LCCOMB_X37_Y13_N0
\EXE|ALU_ResultE[15]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|ALU_ResultE[15]~2_combout\ = (\EXE|ALU_ResultE[14]~0_combout\ & ((\DF2|q\(4) & ((\EXE|Mux16~2_combout\))) # (!\DF2|q\(4) & (\EXE|Mux16~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Mux16~4_combout\,
	datab => \EXE|Mux16~2_combout\,
	datac => \EXE|ALU_ResultE[14]~0_combout\,
	datad => \DF2|q\(4),
	combout => \EXE|ALU_ResultE[15]~2_combout\);

-- Location: LCFF_X37_Y13_N1
\DF3|q[55]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \EXE|ALU_ResultE[15]~2_combout\,
	sclr => \nreset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF3|q\(55));

-- Location: LCCOMB_X37_Y13_N26
\DF3|q~223\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q~223_combout\ = (!\nreset~combout\ & ((\EXE|WriteDataE[15]~34_combout\) # ((\HU|ForwardBE\(1) & \DF3|q\(55)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|WriteDataE[15]~34_combout\,
	datab => \HU|ForwardBE\(1),
	datac => \nreset~combout\,
	datad => \DF3|q\(55),
	combout => \DF3|q~223_combout\);

-- Location: LCFF_X37_Y13_N27
\DF3|q[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF3|q~223_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF3|q\(23));

-- Location: LCCOMB_X29_Y13_N10
\ResultW[16]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ResultW[16]~16_combout\ = (\DF4|q\(5) & ((\DF4|q\(55)))) # (!\DF4|q\(5) & (\DF4|q\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DF4|q\(5),
	datac => \DF4|q\(23),
	datad => \DF4|q\(55),
	combout => \ResultW[16]~16_combout\);

-- Location: LCCOMB_X36_Y12_N28
\EXE|WriteDataE[16]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|WriteDataE[16]~32_combout\ = (!\HU|ForwardBE\(1) & ((\EXE|Equal2~1_combout\ & (\ResultW[16]~16_combout\)) # (!\EXE|Equal2~1_combout\ & ((\DF2|q[71]~_Duplicate_2_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Equal2~1_combout\,
	datab => \HU|ForwardBE\(1),
	datac => \ResultW[16]~16_combout\,
	datad => \DF2|q[71]~_Duplicate_2_regout\,
	combout => \EXE|WriteDataE[16]~32_combout\);

-- Location: LCCOMB_X35_Y11_N0
\DF2|q~150\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF2|q~150_combout\ = (!\HU|StallF~14_combout\ & \DF1|q\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HU|StallF~14_combout\,
	datad => \DF1|q\(10),
	combout => \DF2|q~150_combout\);

-- Location: LCFF_X35_Y11_N1
\DF2|q[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF2|q~150_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF2|q\(8));

-- Location: LCCOMB_X35_Y17_N16
\DF3|q[56]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q[56]~4_combout\ = (\DF2|q\(1) & ((\DF2|q\(8)))) # (!\DF2|q\(1) & (\EXE|WriteDataE[0]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|WriteDataE[0]~1_combout\,
	datab => \DF2|q\(8),
	datad => \DF2|q\(1),
	combout => \DF3|q[56]~4_combout\);

-- Location: LCCOMB_X34_Y18_N20
\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~25_combout\ = (\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[2]~16_combout\ & (((!\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[3]~19_combout\) # (!\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[0]~5_combout\)) # 
-- (!\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[1]~10_combout\))) # (!\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[2]~16_combout\ & ((\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[3]~19_combout\) # 
-- ((\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[1]~10_combout\ & \EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[0]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[2]~16_combout\,
	datab => \EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[1]~10_combout\,
	datac => \EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[0]~5_combout\,
	datad => \EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[3]~19_combout\,
	combout => \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~25_combout\);

-- Location: LCCOMB_X33_Y17_N20
\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~80\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~80_combout\ = (\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~24_combout\ & !\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~25_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~24_combout\,
	datad => \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~25_combout\,
	combout => \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~80_combout\);

-- Location: LCCOMB_X30_Y14_N30
\EXE|IEEE_ADD|exp_sub_uu|size[2]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|exp_sub_uu|size[2]~4_combout\ = (\EXE|IEEE_ADD|exp_sub_uu|LessThan0~14_combout\ & (\EXE|IEEE_ADD|exp_sub_uu|Add1~4_combout\)) # (!\EXE|IEEE_ADD|exp_sub_uu|LessThan0~14_combout\ & ((\EXE|IEEE_ADD|exp_sub_uu|Add0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|exp_sub_uu|Add1~4_combout\,
	datab => \EXE|IEEE_ADD|exp_sub_uu|LessThan0~14_combout\,
	datad => \EXE|IEEE_ADD|exp_sub_uu|Add0~4_combout\,
	combout => \EXE|IEEE_ADD|exp_sub_uu|size[2]~4_combout\);

-- Location: LCCOMB_X37_Y16_N18
\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~87\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~87_combout\ = (\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~86_combout\) # ((\EXE|IEEE_ADD|exp_sub_uu|size[1]~3_combout\ & (!\EXE|IEEE_ADD|exp_sub_uu|size[2]~4_combout\ & 
-- \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~56_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~86_combout\,
	datab => \EXE|IEEE_ADD|exp_sub_uu|size[1]~3_combout\,
	datac => \EXE|IEEE_ADD|exp_sub_uu|size[2]~4_combout\,
	datad => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~56_combout\,
	combout => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~87_combout\);

-- Location: LCCOMB_X31_Y14_N18
\EXE|IEEE_ADD|exp_sub_uu|Add0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|exp_sub_uu|Add0~2_combout\ = (\DF2|q\(79) & ((\DF2|q\(111) & (!\EXE|IEEE_ADD|exp_sub_uu|Add0~1\)) # (!\DF2|q\(111) & ((\EXE|IEEE_ADD|exp_sub_uu|Add0~1\) # (GND))))) # (!\DF2|q\(79) & ((\DF2|q\(111) & (\EXE|IEEE_ADD|exp_sub_uu|Add0~1\ & VCC)) 
-- # (!\DF2|q\(111) & (!\EXE|IEEE_ADD|exp_sub_uu|Add0~1\))))
-- \EXE|IEEE_ADD|exp_sub_uu|Add0~3\ = CARRY((\DF2|q\(79) & ((!\EXE|IEEE_ADD|exp_sub_uu|Add0~1\) # (!\DF2|q\(111)))) # (!\DF2|q\(79) & (!\DF2|q\(111) & !\EXE|IEEE_ADD|exp_sub_uu|Add0~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DF2|q\(79),
	datab => \DF2|q\(111),
	datad => VCC,
	cin => \EXE|IEEE_ADD|exp_sub_uu|Add0~1\,
	combout => \EXE|IEEE_ADD|exp_sub_uu|Add0~2_combout\,
	cout => \EXE|IEEE_ADD|exp_sub_uu|Add0~3\);

-- Location: LCCOMB_X31_Y14_N20
\EXE|IEEE_ADD|exp_sub_uu|Add0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|exp_sub_uu|Add0~4_combout\ = ((\DF2|q\(80) $ (\DF2|q\(112) $ (\EXE|IEEE_ADD|exp_sub_uu|Add0~3\)))) # (GND)
-- \EXE|IEEE_ADD|exp_sub_uu|Add0~5\ = CARRY((\DF2|q\(80) & (\DF2|q\(112) & !\EXE|IEEE_ADD|exp_sub_uu|Add0~3\)) # (!\DF2|q\(80) & ((\DF2|q\(112)) # (!\EXE|IEEE_ADD|exp_sub_uu|Add0~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DF2|q\(80),
	datab => \DF2|q\(112),
	datad => VCC,
	cin => \EXE|IEEE_ADD|exp_sub_uu|Add0~3\,
	combout => \EXE|IEEE_ADD|exp_sub_uu|Add0~4_combout\,
	cout => \EXE|IEEE_ADD|exp_sub_uu|Add0~5\);

-- Location: LCCOMB_X31_Y14_N22
\EXE|IEEE_ADD|exp_sub_uu|Add0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|exp_sub_uu|Add0~6_combout\ = (\DF2|q\(81) & ((\DF2|q\(113) & (!\EXE|IEEE_ADD|exp_sub_uu|Add0~5\)) # (!\DF2|q\(113) & ((\EXE|IEEE_ADD|exp_sub_uu|Add0~5\) # (GND))))) # (!\DF2|q\(81) & ((\DF2|q\(113) & (\EXE|IEEE_ADD|exp_sub_uu|Add0~5\ & VCC)) 
-- # (!\DF2|q\(113) & (!\EXE|IEEE_ADD|exp_sub_uu|Add0~5\))))
-- \EXE|IEEE_ADD|exp_sub_uu|Add0~7\ = CARRY((\DF2|q\(81) & ((!\EXE|IEEE_ADD|exp_sub_uu|Add0~5\) # (!\DF2|q\(113)))) # (!\DF2|q\(81) & (!\DF2|q\(113) & !\EXE|IEEE_ADD|exp_sub_uu|Add0~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DF2|q\(81),
	datab => \DF2|q\(113),
	datad => VCC,
	cin => \EXE|IEEE_ADD|exp_sub_uu|Add0~5\,
	combout => \EXE|IEEE_ADD|exp_sub_uu|Add0~6_combout\,
	cout => \EXE|IEEE_ADD|exp_sub_uu|Add0~7\);

-- Location: LCCOMB_X31_Y14_N24
\EXE|IEEE_ADD|exp_sub_uu|Add0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|exp_sub_uu|Add0~8_combout\ = ((\DF2|q\(114) $ (\DF2|q\(82) $ (\EXE|IEEE_ADD|exp_sub_uu|Add0~7\)))) # (GND)
-- \EXE|IEEE_ADD|exp_sub_uu|Add0~9\ = CARRY((\DF2|q\(114) & ((!\EXE|IEEE_ADD|exp_sub_uu|Add0~7\) # (!\DF2|q\(82)))) # (!\DF2|q\(114) & (!\DF2|q\(82) & !\EXE|IEEE_ADD|exp_sub_uu|Add0~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DF2|q\(114),
	datab => \DF2|q\(82),
	datad => VCC,
	cin => \EXE|IEEE_ADD|exp_sub_uu|Add0~7\,
	combout => \EXE|IEEE_ADD|exp_sub_uu|Add0~8_combout\,
	cout => \EXE|IEEE_ADD|exp_sub_uu|Add0~9\);

-- Location: LCCOMB_X31_Y17_N28
\EXE|IEEE_ADD|exp_sub_uu|size[4]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|exp_sub_uu|size[4]~1_combout\ = (\EXE|IEEE_ADD|exp_sub_uu|LessThan0~14_combout\ & (\EXE|IEEE_ADD|exp_sub_uu|Add1~8_combout\)) # (!\EXE|IEEE_ADD|exp_sub_uu|LessThan0~14_combout\ & ((\EXE|IEEE_ADD|exp_sub_uu|Add0~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|IEEE_ADD|exp_sub_uu|LessThan0~14_combout\,
	datac => \EXE|IEEE_ADD|exp_sub_uu|Add1~8_combout\,
	datad => \EXE|IEEE_ADD|exp_sub_uu|Add0~8_combout\,
	combout => \EXE|IEEE_ADD|exp_sub_uu|size[4]~1_combout\);

-- Location: LCCOMB_X31_Y17_N2
\EXE|IEEE_ADD|exp_sub_uu|size[3]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|exp_sub_uu|size[3]~0_combout\ = (\EXE|IEEE_ADD|exp_sub_uu|LessThan0~14_combout\ & (\EXE|IEEE_ADD|exp_sub_uu|Add1~6_combout\)) # (!\EXE|IEEE_ADD|exp_sub_uu|LessThan0~14_combout\ & ((\EXE|IEEE_ADD|exp_sub_uu|Add0~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|IEEE_ADD|exp_sub_uu|LessThan0~14_combout\,
	datac => \EXE|IEEE_ADD|exp_sub_uu|Add1~6_combout\,
	datad => \EXE|IEEE_ADD|exp_sub_uu|Add0~6_combout\,
	combout => \EXE|IEEE_ADD|exp_sub_uu|size[3]~0_combout\);

-- Location: LCCOMB_X31_Y17_N26
\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~46_combout\ = (!\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~29_combout\ & (\EXE|IEEE_ADD|exp_sub_uu|size[4]~1_combout\ & (!\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~28_combout\ & 
-- !\EXE|IEEE_ADD|exp_sub_uu|size[3]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~29_combout\,
	datab => \EXE|IEEE_ADD|exp_sub_uu|size[4]~1_combout\,
	datac => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~28_combout\,
	datad => \EXE|IEEE_ADD|exp_sub_uu|size[3]~0_combout\,
	combout => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~46_combout\);

-- Location: LCCOMB_X37_Y18_N24
\EXE|IEEE_ADD|swap2_uu|exit1[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|swap2_uu|exit1[2]~2_combout\ = (\EXE|IEEE_ADD|swap2_uu|should_swap~0_combout\ & (((\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~87_combout\ & \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~46_combout\)))) # 
-- (!\EXE|IEEE_ADD|swap2_uu|should_swap~0_combout\ & (\EXE|IEEE_ADD|swap_uu|exit1[2]~21_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|swap_uu|exit1[2]~21_combout\,
	datab => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~87_combout\,
	datac => \EXE|IEEE_ADD|swap2_uu|should_swap~0_combout\,
	datad => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~46_combout\,
	combout => \EXE|IEEE_ADD|swap2_uu|exit1[2]~2_combout\);

-- Location: LCCOMB_X31_Y17_N4
\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~77\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~77_combout\ = (!\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~29_combout\ & (!\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~28_combout\ & !\EXE|IEEE_ADD|exp_sub_uu|size[4]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~29_combout\,
	datac => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~28_combout\,
	datad => \EXE|IEEE_ADD|exp_sub_uu|size[4]~1_combout\,
	combout => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~77_combout\);

-- Location: LCCOMB_X37_Y18_N18
\EXE|IEEE_ADD|swap2_uu|exit1[2]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|swap2_uu|exit1[2]~3_combout\ = (\EXE|IEEE_ADD|swap2_uu|exit1[2]~2_combout\) # ((\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~150_combout\ & (\EXE|IEEE_ADD|swap2_uu|should_swap~0_combout\ & 
-- \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~77_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~150_combout\,
	datab => \EXE|IEEE_ADD|swap2_uu|should_swap~0_combout\,
	datac => \EXE|IEEE_ADD|swap2_uu|exit1[2]~2_combout\,
	datad => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~77_combout\,
	combout => \EXE|IEEE_ADD|swap2_uu|exit1[2]~3_combout\);

-- Location: LCCOMB_X36_Y18_N8
\EXE|IEEE_ADD|adder_uu|Array_Of_FAs:0:full_adderi|or0|C~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|adder_uu|Array_Of_FAs:0:full_adderi|or0|C~0_combout\ = (\EXE|IEEE_ADD|Sign_computation_uu|sign_substract~combout\ & ((\EXE|IEEE_ADD|swap2_uu|should_swap~0_combout\ & (\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~76_combout\)) # 
-- (!\EXE|IEEE_ADD|swap2_uu|should_swap~0_combout\ & ((\EXE|IEEE_ADD|swap_uu|exit1[0]~0_combout\))))) # (!\EXE|IEEE_ADD|Sign_computation_uu|sign_substract~combout\ & (\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~76_combout\ & 
-- (\EXE|IEEE_ADD|swap_uu|exit1[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~76_combout\,
	datab => \EXE|IEEE_ADD|swap_uu|exit1[0]~0_combout\,
	datac => \EXE|IEEE_ADD|Sign_computation_uu|sign_substract~combout\,
	datad => \EXE|IEEE_ADD|swap2_uu|should_swap~0_combout\,
	combout => \EXE|IEEE_ADD|adder_uu|Array_Of_FAs:0:full_adderi|or0|C~0_combout\);

-- Location: LCFF_X32_Y15_N3
\DF2|q[88]~_Duplicate_2\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \DF2|q~166_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF2|q[88]~_Duplicate_2_regout\);

-- Location: LCCOMB_X32_Y15_N2
\EXE|IEEE_ADD|swap_uu|exit1[1]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|swap_uu|exit1[1]~22_combout\ = (\EXE|IEEE_ADD|exp_sub_uu|LessThan0~14_combout\ & (\DF2|q[56]~_Duplicate_2_regout\)) # (!\EXE|IEEE_ADD|exp_sub_uu|LessThan0~14_combout\ & ((\DF2|q[88]~_Duplicate_2_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DF2|q[56]~_Duplicate_2_regout\,
	datac => \DF2|q[88]~_Duplicate_2_regout\,
	datad => \EXE|IEEE_ADD|exp_sub_uu|LessThan0~14_combout\,
	combout => \EXE|IEEE_ADD|swap_uu|exit1[1]~22_combout\);

-- Location: LCCOMB_X36_Y18_N28
\EXE|IEEE_ADD|adder_uu|Array_Of_Xor:1:xor_gatej|C\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|adder_uu|Array_Of_Xor:1:xor_gatej|C~combout\ = \EXE|IEEE_ADD|Sign_computation_uu|sign_substract~combout\ $ (((\EXE|IEEE_ADD|swap2_uu|should_swap~0_combout\ & ((\EXE|IEEE_ADD|swap_uu|exit1[1]~22_combout\))) # 
-- (!\EXE|IEEE_ADD|swap2_uu|should_swap~0_combout\ & (\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~155_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~155_combout\,
	datab => \EXE|IEEE_ADD|swap_uu|exit1[1]~22_combout\,
	datac => \EXE|IEEE_ADD|Sign_computation_uu|sign_substract~combout\,
	datad => \EXE|IEEE_ADD|swap2_uu|should_swap~0_combout\,
	combout => \EXE|IEEE_ADD|adder_uu|Array_Of_Xor:1:xor_gatej|C~combout\);

-- Location: LCCOMB_X36_Y18_N6
\EXE|IEEE_ADD|adder_uu|Array_Of_FAs:1:full_adderi|or1|C~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|adder_uu|Array_Of_FAs:1:full_adderi|or1|C~0_combout\ = (\EXE|IEEE_ADD|swap2_uu|exit1[1]~1_combout\ & ((\EXE|IEEE_ADD|adder_uu|Array_Of_FAs:0:full_adderi|and2|C~combout\) # ((\EXE|IEEE_ADD|adder_uu|Array_Of_FAs:0:full_adderi|or0|C~0_combout\) 
-- # (\EXE|IEEE_ADD|adder_uu|Array_Of_Xor:1:xor_gatej|C~combout\)))) # (!\EXE|IEEE_ADD|swap2_uu|exit1[1]~1_combout\ & (\EXE|IEEE_ADD|adder_uu|Array_Of_Xor:1:xor_gatej|C~combout\ & ((\EXE|IEEE_ADD|adder_uu|Array_Of_FAs:0:full_adderi|and2|C~combout\) # 
-- (\EXE|IEEE_ADD|adder_uu|Array_Of_FAs:0:full_adderi|or0|C~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|swap2_uu|exit1[1]~1_combout\,
	datab => \EXE|IEEE_ADD|adder_uu|Array_Of_FAs:0:full_adderi|and2|C~combout\,
	datac => \EXE|IEEE_ADD|adder_uu|Array_Of_FAs:0:full_adderi|or0|C~0_combout\,
	datad => \EXE|IEEE_ADD|adder_uu|Array_Of_Xor:1:xor_gatej|C~combout\,
	combout => \EXE|IEEE_ADD|adder_uu|Array_Of_FAs:1:full_adderi|or1|C~0_combout\);

-- Location: LCCOMB_X37_Y18_N20
\EXE|IEEE_ADD|adder_uu|Array_Of_FAs:2:full_adderi|or1|C~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|adder_uu|Array_Of_FAs:2:full_adderi|or1|C~0_combout\ = (\EXE|IEEE_ADD|swap2_uu|exit1[2]~3_combout\ & ((\EXE|IEEE_ADD|adder_uu|Array_Of_FAs:1:full_adderi|or1|C~0_combout\) # (\EXE|IEEE_ADD|swap2_uu|exit2[2]~22_combout\ $ 
-- (\EXE|IEEE_ADD|Sign_computation_uu|sign_substract~combout\)))) # (!\EXE|IEEE_ADD|swap2_uu|exit1[2]~3_combout\ & (\EXE|IEEE_ADD|adder_uu|Array_Of_FAs:1:full_adderi|or1|C~0_combout\ & (\EXE|IEEE_ADD|swap2_uu|exit2[2]~22_combout\ $ 
-- (\EXE|IEEE_ADD|Sign_computation_uu|sign_substract~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|swap2_uu|exit2[2]~22_combout\,
	datab => \EXE|IEEE_ADD|swap2_uu|exit1[2]~3_combout\,
	datac => \EXE|IEEE_ADD|adder_uu|Array_Of_FAs:1:full_adderi|or1|C~0_combout\,
	datad => \EXE|IEEE_ADD|Sign_computation_uu|sign_substract~combout\,
	combout => \EXE|IEEE_ADD|adder_uu|Array_Of_FAs:2:full_adderi|or1|C~0_combout\);

-- Location: LCCOMB_X31_Y15_N8
\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~64\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~64_combout\ = (\EXE|IEEE_ADD|exp_sub_uu|LessThan0~14_combout\ & (\DF2|q[100]~_Duplicate_2_regout\)) # (!\EXE|IEEE_ADD|exp_sub_uu|LessThan0~14_combout\ & ((\DF2|q[68]~_Duplicate_2_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF2|q[100]~_Duplicate_2_regout\,
	datac => \DF2|q[68]~_Duplicate_2_regout\,
	datad => \EXE|IEEE_ADD|exp_sub_uu|LessThan0~14_combout\,
	combout => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~64_combout\);

-- Location: LCCOMB_X31_Y17_N8
\EXE|IEEE_ADD|exp_sub_uu|Add1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|exp_sub_uu|Add1~0_combout\ = (\DF2|q\(110) & (\DF2|q\(78) $ (VCC))) # (!\DF2|q\(110) & ((\DF2|q\(78)) # (GND)))
-- \EXE|IEEE_ADD|exp_sub_uu|Add1~1\ = CARRY((\DF2|q\(78)) # (!\DF2|q\(110)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF2|q\(110),
	datab => \DF2|q\(78),
	datad => VCC,
	combout => \EXE|IEEE_ADD|exp_sub_uu|Add1~0_combout\,
	cout => \EXE|IEEE_ADD|exp_sub_uu|Add1~1\);

-- Location: LCCOMB_X30_Y14_N2
\EXE|IEEE_ADD|exp_sub_uu|size[0]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|exp_sub_uu|size[0]~2_combout\ = (\EXE|IEEE_ADD|exp_sub_uu|LessThan0~14_combout\ & ((\EXE|IEEE_ADD|exp_sub_uu|Add1~0_combout\))) # (!\EXE|IEEE_ADD|exp_sub_uu|LessThan0~14_combout\ & (\EXE|IEEE_ADD|exp_sub_uu|Add0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|exp_sub_uu|Add0~0_combout\,
	datac => \EXE|IEEE_ADD|exp_sub_uu|Add1~0_combout\,
	datad => \EXE|IEEE_ADD|exp_sub_uu|LessThan0~14_combout\,
	combout => \EXE|IEEE_ADD|exp_sub_uu|size[0]~2_combout\);

-- Location: LCFF_X27_Y15_N1
\DF2|q[101]~_Duplicate_2\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF2|q~180_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF2|q[101]~_Duplicate_2_regout\);

-- Location: LCCOMB_X31_Y15_N10
\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~62_combout\ = (\EXE|IEEE_ADD|exp_sub_uu|LessThan0~14_combout\ & (\DF2|q[101]~_Duplicate_2_regout\)) # (!\EXE|IEEE_ADD|exp_sub_uu|LessThan0~14_combout\ & ((\DF2|q[69]~_Duplicate_2_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DF2|q[101]~_Duplicate_2_regout\,
	datac => \DF2|q[69]~_Duplicate_2_regout\,
	datad => \EXE|IEEE_ADD|exp_sub_uu|LessThan0~14_combout\,
	combout => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~62_combout\);

-- Location: LCCOMB_X31_Y15_N16
\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~105\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~105_combout\ = (\EXE|IEEE_ADD|exp_sub_uu|size[0]~2_combout\ & ((\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~62_combout\))) # (!\EXE|IEEE_ADD|exp_sub_uu|size[0]~2_combout\ & 
-- (\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~64_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~64_combout\,
	datac => \EXE|IEEE_ADD|exp_sub_uu|size[0]~2_combout\,
	datad => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~62_combout\,
	combout => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~105_combout\);

-- Location: LCFF_X30_Y15_N5
\DF2|q[98]~_Duplicate_2\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF2|q~174_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF2|q[98]~_Duplicate_2_regout\);

-- Location: LCFF_X30_Y15_N27
\DF2|q[66]~_Duplicate_2\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \DF2|q~205_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF2|q[66]~_Duplicate_2_regout\);

-- Location: LCCOMB_X30_Y15_N26
\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~68\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~68_combout\ = (\EXE|IEEE_ADD|exp_sub_uu|LessThan0~14_combout\ & (\DF2|q[98]~_Duplicate_2_regout\)) # (!\EXE|IEEE_ADD|exp_sub_uu|LessThan0~14_combout\ & ((\DF2|q[66]~_Duplicate_2_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DF2|q[98]~_Duplicate_2_regout\,
	datac => \DF2|q[66]~_Duplicate_2_regout\,
	datad => \EXE|IEEE_ADD|exp_sub_uu|LessThan0~14_combout\,
	combout => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~68_combout\);

-- Location: LCFF_X27_Y15_N31
\DF2|q[99]~_Duplicate_2\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF2|q~177_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF2|q[99]~_Duplicate_2_regout\);

-- Location: LCFF_X31_Y15_N23
\DF2|q[67]~_Duplicate_2\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \DF2|q~208_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF2|q[67]~_Duplicate_2_regout\);

-- Location: LCCOMB_X31_Y15_N22
\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~65\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~65_combout\ = (\EXE|IEEE_ADD|exp_sub_uu|LessThan0~14_combout\ & (\DF2|q[99]~_Duplicate_2_regout\)) # (!\EXE|IEEE_ADD|exp_sub_uu|LessThan0~14_combout\ & ((\DF2|q[67]~_Duplicate_2_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DF2|q[99]~_Duplicate_2_regout\,
	datac => \DF2|q[67]~_Duplicate_2_regout\,
	datad => \EXE|IEEE_ADD|exp_sub_uu|LessThan0~14_combout\,
	combout => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~65_combout\);

-- Location: LCCOMB_X31_Y15_N2
\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~113\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~113_combout\ = (\EXE|IEEE_ADD|exp_sub_uu|size[0]~2_combout\ & ((\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~65_combout\))) # (!\EXE|IEEE_ADD|exp_sub_uu|size[0]~2_combout\ & 
-- (\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~68_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~68_combout\,
	datac => \EXE|IEEE_ADD|exp_sub_uu|size[0]~2_combout\,
	datad => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~65_combout\,
	combout => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~113_combout\);

-- Location: LCCOMB_X31_Y15_N12
\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~114\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~114_combout\ = (\EXE|IEEE_ADD|exp_sub_uu|size[1]~3_combout\ & (\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~105_combout\)) # (!\EXE|IEEE_ADD|exp_sub_uu|size[1]~3_combout\ & 
-- ((\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~113_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|IEEE_ADD|exp_sub_uu|size[1]~3_combout\,
	datac => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~105_combout\,
	datad => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~113_combout\,
	combout => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~114_combout\);

-- Location: LCCOMB_X36_Y16_N10
\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~51_combout\ = (\EXE|IEEE_ADD|exp_sub_uu|LessThan0~14_combout\ & (\DF2|q[103]~_Duplicate_2_regout\)) # (!\EXE|IEEE_ADD|exp_sub_uu|LessThan0~14_combout\ & ((\DF2|q[71]~_Duplicate_2_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF2|q[103]~_Duplicate_2_regout\,
	datab => \EXE|IEEE_ADD|exp_sub_uu|LessThan0~14_combout\,
	datac => \DF2|q[71]~_Duplicate_2_regout\,
	combout => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~51_combout\);

-- Location: LCCOMB_X36_Y16_N6
\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~96\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~96_combout\ = (\EXE|IEEE_ADD|exp_sub_uu|size[0]~2_combout\ & ((\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~51_combout\))) # (!\EXE|IEEE_ADD|exp_sub_uu|size[0]~2_combout\ & 
-- (\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~61_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~61_combout\,
	datac => \EXE|IEEE_ADD|exp_sub_uu|size[0]~2_combout\,
	datad => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~51_combout\,
	combout => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~96_combout\);

-- Location: LCCOMB_X39_Y15_N10
\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~112\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~112_combout\ = (\EXE|IEEE_ADD|exp_sub_uu|size[2]~4_combout\ & ((\EXE|IEEE_ADD|exp_sub_uu|size[1]~3_combout\ & (\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~93_combout\)) # 
-- (!\EXE|IEEE_ADD|exp_sub_uu|size[1]~3_combout\ & ((\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~96_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~93_combout\,
	datab => \EXE|IEEE_ADD|exp_sub_uu|size[1]~3_combout\,
	datac => \EXE|IEEE_ADD|exp_sub_uu|size[2]~4_combout\,
	datad => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~96_combout\,
	combout => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~112_combout\);

-- Location: LCCOMB_X39_Y15_N28
\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~115\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~115_combout\ = (\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~112_combout\) # ((\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~114_combout\ & !\EXE|IEEE_ADD|exp_sub_uu|size[2]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~114_combout\,
	datac => \EXE|IEEE_ADD|exp_sub_uu|size[2]~4_combout\,
	datad => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~112_combout\,
	combout => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~115_combout\);

-- Location: LCFF_X35_Y15_N25
\DF2|q[61]~_Duplicate_2\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \DF2|q~202_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF2|q[61]~_Duplicate_2_regout\);

-- Location: LCFF_X27_Y15_N23
\DF2|q[93]~_Duplicate_2\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF2|q~171_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF2|q[93]~_Duplicate_2_regout\);

-- Location: LCCOMB_X35_Y15_N24
\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~39_combout\ = (\EXE|IEEE_ADD|exp_sub_uu|LessThan0~14_combout\ & ((\DF2|q[93]~_Duplicate_2_regout\))) # (!\EXE|IEEE_ADD|exp_sub_uu|LessThan0~14_combout\ & (\DF2|q[61]~_Duplicate_2_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|IEEE_ADD|exp_sub_uu|LessThan0~14_combout\,
	datac => \DF2|q[61]~_Duplicate_2_regout\,
	datad => \DF2|q[93]~_Duplicate_2_regout\,
	combout => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~39_combout\);

-- Location: LCCOMB_X39_Y15_N20
\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~138\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~138_combout\ = (\EXE|IEEE_ADD|exp_sub_uu|size[0]~2_combout\ & ((\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~39_combout\))) # (!\EXE|IEEE_ADD|exp_sub_uu|size[0]~2_combout\ & 
-- (\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~41_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~41_combout\,
	datab => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~39_combout\,
	datac => \EXE|IEEE_ADD|exp_sub_uu|size[0]~2_combout\,
	combout => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~138_combout\);

-- Location: LCCOMB_X39_Y15_N0
\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~145\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~145_combout\ = (\EXE|IEEE_ADD|exp_sub_uu|size[3]~0_combout\) # ((\EXE|IEEE_ADD|exp_sub_uu|size[1]~3_combout\ & !\EXE|IEEE_ADD|exp_sub_uu|size[2]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|IEEE_ADD|exp_sub_uu|size[1]~3_combout\,
	datac => \EXE|IEEE_ADD|exp_sub_uu|size[2]~4_combout\,
	datad => \EXE|IEEE_ADD|exp_sub_uu|size[3]~0_combout\,
	combout => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~145_combout\);

-- Location: LCCOMB_X39_Y15_N12
\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~148\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~148_combout\ = (\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~147_combout\ & ((\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~115_combout\) # 
-- ((!\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~145_combout\)))) # (!\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~147_combout\ & (((\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~138_combout\ & 
-- \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~145_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~147_combout\,
	datab => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~115_combout\,
	datac => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~138_combout\,
	datad => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~145_combout\,
	combout => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~148_combout\);

-- Location: LCCOMB_X39_Y15_N24
\EXE|IEEE_ADD|swap2_uu|exit2[3]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|swap2_uu|exit2[3]~20_combout\ = (\EXE|IEEE_ADD|swap2_uu|exit2[3]~19_combout\) # ((\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~77_combout\ & (!\EXE|IEEE_ADD|swap2_uu|should_swap~0_combout\ & 
-- \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~148_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|swap2_uu|exit2[3]~19_combout\,
	datab => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~77_combout\,
	datac => \EXE|IEEE_ADD|swap2_uu|should_swap~0_combout\,
	datad => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~148_combout\,
	combout => \EXE|IEEE_ADD|swap2_uu|exit2[3]~20_combout\);

-- Location: LCCOMB_X38_Y19_N18
\EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:3:xor_gatej|C~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:3:xor_gatej|C~0_combout\ = \EXE|IEEE_ADD|swap2_uu|exit1[3]~5_combout\ $ (\EXE|IEEE_ADD|adder_uu|Array_Of_FAs:24:full_adderi|and2|C~combout\ $ (\EXE|IEEE_ADD|adder_uu|Array_Of_FAs:2:full_adderi|or1|C~0_combout\ $ 
-- (\EXE|IEEE_ADD|swap2_uu|exit2[3]~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|swap2_uu|exit1[3]~5_combout\,
	datab => \EXE|IEEE_ADD|adder_uu|Array_Of_FAs:24:full_adderi|and2|C~combout\,
	datac => \EXE|IEEE_ADD|adder_uu|Array_Of_FAs:2:full_adderi|or1|C~0_combout\,
	datad => \EXE|IEEE_ADD|swap2_uu|exit2[3]~20_combout\,
	combout => \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:3:xor_gatej|C~0_combout\);

-- Location: LCCOMB_X37_Y18_N14
\EXE|IEEE_ADD|adder_uu|Array_Of_FAs:3:full_adderi|or1|C~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|adder_uu|Array_Of_FAs:3:full_adderi|or1|C~0_combout\ = (\EXE|IEEE_ADD|swap2_uu|exit1[3]~5_combout\ & ((\EXE|IEEE_ADD|adder_uu|Array_Of_FAs:2:full_adderi|or1|C~0_combout\) # (\EXE|IEEE_ADD|Sign_computation_uu|sign_substract~combout\ $ 
-- (\EXE|IEEE_ADD|swap2_uu|exit2[3]~20_combout\)))) # (!\EXE|IEEE_ADD|swap2_uu|exit1[3]~5_combout\ & (\EXE|IEEE_ADD|adder_uu|Array_Of_FAs:2:full_adderi|or1|C~0_combout\ & (\EXE|IEEE_ADD|Sign_computation_uu|sign_substract~combout\ $ 
-- (\EXE|IEEE_ADD|swap2_uu|exit2[3]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|swap2_uu|exit1[3]~5_combout\,
	datab => \EXE|IEEE_ADD|Sign_computation_uu|sign_substract~combout\,
	datac => \EXE|IEEE_ADD|adder_uu|Array_Of_FAs:2:full_adderi|or1|C~0_combout\,
	datad => \EXE|IEEE_ADD|swap2_uu|exit2[3]~20_combout\,
	combout => \EXE|IEEE_ADD|adder_uu|Array_Of_FAs:3:full_adderi|or1|C~0_combout\);

-- Location: LCCOMB_X38_Y19_N28
\EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:4:xor_gatej|C~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:4:xor_gatej|C~0_combout\ = \EXE|IEEE_ADD|swap2_uu|exit1[4]~6_combout\ $ (\EXE|IEEE_ADD|adder_uu|Array_Of_FAs:24:full_adderi|and2|C~combout\ $ (\EXE|IEEE_ADD|adder_uu|Array_Of_FAs:3:full_adderi|or1|C~0_combout\ $ 
-- (\EXE|IEEE_ADD|swap2_uu|exit2[4]~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|swap2_uu|exit1[4]~6_combout\,
	datab => \EXE|IEEE_ADD|adder_uu|Array_Of_FAs:24:full_adderi|and2|C~combout\,
	datac => \EXE|IEEE_ADD|adder_uu|Array_Of_FAs:3:full_adderi|or1|C~0_combout\,
	datad => \EXE|IEEE_ADD|swap2_uu|exit2[4]~18_combout\,
	combout => \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:4:xor_gatej|C~0_combout\);

-- Location: LCFF_X32_Y15_N15
\DF2|q[89]~_Duplicate_2\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \DF2|q~168_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF2|q[89]~_Duplicate_2_regout\);

-- Location: LCCOMB_X32_Y15_N14
\EXE|IEEE_ADD|swap_uu|exit1[2]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|swap_uu|exit1[2]~21_combout\ = (\EXE|IEEE_ADD|exp_sub_uu|LessThan0~14_combout\ & (\DF2|q[57]~_Duplicate_2_regout\)) # (!\EXE|IEEE_ADD|exp_sub_uu|LessThan0~14_combout\ & ((\DF2|q[89]~_Duplicate_2_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF2|q[57]~_Duplicate_2_regout\,
	datab => \EXE|IEEE_ADD|exp_sub_uu|LessThan0~14_combout\,
	datac => \DF2|q[89]~_Duplicate_2_regout\,
	combout => \EXE|IEEE_ADD|swap_uu|exit1[2]~21_combout\);

-- Location: LCCOMB_X37_Y16_N2
\EXE|IEEE_ADD|swap2_uu|exit2[2]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|swap2_uu|exit2[2]~21_combout\ = (\EXE|IEEE_ADD|swap2_uu|should_swap~0_combout\ & (\EXE|IEEE_ADD|swap_uu|exit1[2]~21_combout\)) # (!\EXE|IEEE_ADD|swap2_uu|should_swap~0_combout\ & (((\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~46_combout\ 
-- & \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~87_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|swap2_uu|should_swap~0_combout\,
	datab => \EXE|IEEE_ADD|swap_uu|exit1[2]~21_combout\,
	datac => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~46_combout\,
	datad => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~87_combout\,
	combout => \EXE|IEEE_ADD|swap2_uu|exit2[2]~21_combout\);

-- Location: LCCOMB_X37_Y18_N6
\EXE|IEEE_ADD|swap2_uu|exit2[2]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|swap2_uu|exit2[2]~22_combout\ = (\EXE|IEEE_ADD|swap2_uu|exit2[2]~21_combout\) # ((\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~150_combout\ & (!\EXE|IEEE_ADD|swap2_uu|should_swap~0_combout\ & 
-- \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~77_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~150_combout\,
	datab => \EXE|IEEE_ADD|swap2_uu|exit2[2]~21_combout\,
	datac => \EXE|IEEE_ADD|swap2_uu|should_swap~0_combout\,
	datad => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~77_combout\,
	combout => \EXE|IEEE_ADD|swap2_uu|exit2[2]~22_combout\);

-- Location: LCCOMB_X36_Y18_N10
\EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:2:xor_gatej|C~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:2:xor_gatej|C~0_combout\ = \EXE|IEEE_ADD|adder_uu|Array_Of_FAs:1:full_adderi|or1|C~0_combout\ $ (\EXE|IEEE_ADD|swap2_uu|exit2[2]~22_combout\ $ (\EXE|IEEE_ADD|adder_uu|Array_Of_FAs:24:full_adderi|and2|C~combout\ $ 
-- (\EXE|IEEE_ADD|swap2_uu|exit1[2]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|adder_uu|Array_Of_FAs:1:full_adderi|or1|C~0_combout\,
	datab => \EXE|IEEE_ADD|swap2_uu|exit2[2]~22_combout\,
	datac => \EXE|IEEE_ADD|adder_uu|Array_Of_FAs:24:full_adderi|and2|C~combout\,
	datad => \EXE|IEEE_ADD|swap2_uu|exit1[2]~3_combout\,
	combout => \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:2:xor_gatej|C~0_combout\);

-- Location: LCCOMB_X36_Y18_N22
\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[1]~1_combout\ = (!\EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:1:full_adderi|and2|C~combout\ & (\EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:3:xor_gatej|C~0_combout\ & 
-- (\EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:4:xor_gatej|C~0_combout\ & \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:2:xor_gatej|C~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:1:full_adderi|and2|C~combout\,
	datab => \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:3:xor_gatej|C~0_combout\,
	datac => \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:4:xor_gatej|C~0_combout\,
	datad => \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:2:xor_gatej|C~0_combout\,
	combout => \EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[1]~1_combout\);

-- Location: LCCOMB_X38_Y19_N30
\EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:5:full_adderi|xor1|C\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:5:full_adderi|xor1|C~combout\ = \EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[1]~1_combout\ $ (\EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:5:xor_gatej|C~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[1]~1_combout\,
	datad => \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:5:xor_gatej|C~0_combout\,
	combout => \EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:5:full_adderi|xor1|C~combout\);

-- Location: LCCOMB_X31_Y17_N24
\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~30_combout\ = (!\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~29_combout\ & (!\EXE|IEEE_ADD|exp_sub_uu|size[4]~1_combout\ & (!\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~28_combout\ & 
-- !\EXE|IEEE_ADD|exp_sub_uu|size[3]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~29_combout\,
	datab => \EXE|IEEE_ADD|exp_sub_uu|size[4]~1_combout\,
	datac => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~28_combout\,
	datad => \EXE|IEEE_ADD|exp_sub_uu|size[3]~0_combout\,
	combout => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~30_combout\);

-- Location: LCCOMB_X39_Y16_N0
\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~48_combout\ = (\EXE|IEEE_ADD|exp_sub_uu|LessThan0~14_combout\ & ((\DF2|q\(105)))) # (!\EXE|IEEE_ADD|exp_sub_uu|LessThan0~14_combout\ & (\DF2|q\(73)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DF2|q\(73),
	datac => \EXE|IEEE_ADD|exp_sub_uu|LessThan0~14_combout\,
	datad => \DF2|q\(105),
	combout => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~48_combout\);

-- Location: LCCOMB_X36_Y16_N30
\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~49_combout\ = (\EXE|IEEE_ADD|exp_sub_uu|size[0]~2_combout\ & (\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~47_combout\)) # (!\EXE|IEEE_ADD|exp_sub_uu|size[0]~2_combout\ & 
-- ((\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~48_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~47_combout\,
	datac => \EXE|IEEE_ADD|exp_sub_uu|size[0]~2_combout\,
	datad => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~48_combout\,
	combout => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~49_combout\);

-- Location: LCCOMB_X36_Y16_N26
\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~53_combout\ = (!\EXE|IEEE_ADD|exp_sub_uu|size[2]~4_combout\ & ((\EXE|IEEE_ADD|exp_sub_uu|size[1]~3_combout\ & ((\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~49_combout\))) # 
-- (!\EXE|IEEE_ADD|exp_sub_uu|size[1]~3_combout\ & (\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~52_combout\,
	datab => \EXE|IEEE_ADD|exp_sub_uu|size[1]~3_combout\,
	datac => \EXE|IEEE_ADD|exp_sub_uu|size[2]~4_combout\,
	datad => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~49_combout\,
	combout => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~53_combout\);

-- Location: LCCOMB_X39_Y14_N16
\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~58_combout\ = (\EXE|IEEE_ADD|exp_sub_uu|size[1]~3_combout\ & ((\EXE|IEEE_ADD|exp_sub_uu|size[0]~2_combout\) # ((!\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~57_combout\)))) # 
-- (!\EXE|IEEE_ADD|exp_sub_uu|size[1]~3_combout\ & (((\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|exp_sub_uu|size[0]~2_combout\,
	datab => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~57_combout\,
	datac => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~56_combout\,
	datad => \EXE|IEEE_ADD|exp_sub_uu|size[1]~3_combout\,
	combout => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~58_combout\);

-- Location: LCCOMB_X37_Y15_N0
\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~91\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~91_combout\ = (\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~30_combout\ & ((\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~53_combout\) # ((\EXE|IEEE_ADD|exp_sub_uu|size[2]~4_combout\ & 
-- \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|exp_sub_uu|size[2]~4_combout\,
	datab => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~30_combout\,
	datac => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~53_combout\,
	datad => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~58_combout\,
	combout => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~91_combout\);

-- Location: LCFF_X31_Y16_N23
\DF2|q[103]~_Duplicate_2\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF2|q~184_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF2|q[103]~_Duplicate_2_regout\);

-- Location: LCCOMB_X31_Y16_N18
\EXE|IEEE_ADD|swap_uu|exit1[16]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|swap_uu|exit1[16]~7_combout\ = (\EXE|IEEE_ADD|exp_sub_uu|LessThan0~14_combout\ & ((\DF2|q[71]~_Duplicate_2_regout\))) # (!\EXE|IEEE_ADD|exp_sub_uu|LessThan0~14_combout\ & (\DF2|q[103]~_Duplicate_2_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|exp_sub_uu|LessThan0~14_combout\,
	datab => \DF2|q[103]~_Duplicate_2_regout\,
	datad => \DF2|q[71]~_Duplicate_2_regout\,
	combout => \EXE|IEEE_ADD|swap_uu|exit1[16]~7_combout\);

-- Location: LCCOMB_X37_Y17_N18
\EXE|IEEE_ADD|swap2_uu|exit1[16]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|swap2_uu|exit1[16]~18_combout\ = (\EXE|IEEE_ADD|swap2_uu|should_swap~0_combout\ & (\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~91_combout\)) # (!\EXE|IEEE_ADD|swap2_uu|should_swap~0_combout\ & 
-- ((\EXE|IEEE_ADD|swap_uu|exit1[16]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|swap2_uu|should_swap~0_combout\,
	datab => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~91_combout\,
	datad => \EXE|IEEE_ADD|swap_uu|exit1[16]~7_combout\,
	combout => \EXE|IEEE_ADD|swap2_uu|exit1[16]~18_combout\);

-- Location: LCCOMB_X37_Y17_N16
\EXE|IEEE_ADD|swap2_uu|exit2[16]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|swap2_uu|exit2[16]~6_combout\ = (\EXE|IEEE_ADD|swap2_uu|should_swap~0_combout\ & ((\EXE|IEEE_ADD|swap_uu|exit1[16]~7_combout\))) # (!\EXE|IEEE_ADD|swap2_uu|should_swap~0_combout\ & 
-- (\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~91_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|swap2_uu|should_swap~0_combout\,
	datab => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~91_combout\,
	datad => \EXE|IEEE_ADD|swap_uu|exit1[16]~7_combout\,
	combout => \EXE|IEEE_ADD|swap2_uu|exit2[16]~6_combout\);

-- Location: LCCOMB_X37_Y17_N10
\EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:16:xor_gatej|C~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:16:xor_gatej|C~0_combout\ = \EXE|IEEE_ADD|adder_uu|Array_Of_FAs:15:full_adderi|or1|C~0_combout\ $ (\EXE|IEEE_ADD|swap2_uu|exit1[16]~18_combout\ $ (\EXE|IEEE_ADD|adder_uu|Array_Of_FAs:24:full_adderi|and2|C~combout\ $ 
-- (\EXE|IEEE_ADD|swap2_uu|exit2[16]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|adder_uu|Array_Of_FAs:15:full_adderi|or1|C~0_combout\,
	datab => \EXE|IEEE_ADD|swap2_uu|exit1[16]~18_combout\,
	datac => \EXE|IEEE_ADD|adder_uu|Array_Of_FAs:24:full_adderi|and2|C~combout\,
	datad => \EXE|IEEE_ADD|swap2_uu|exit2[16]~6_combout\,
	combout => \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:16:xor_gatej|C~0_combout\);

-- Location: LCCOMB_X37_Y14_N4
\EXE|IEEE_ADD|swap_uu|exit1[14]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|swap_uu|exit1[14]~9_combout\ = (\EXE|IEEE_ADD|exp_sub_uu|LessThan0~14_combout\ & (\DF2|q[69]~_Duplicate_2_regout\)) # (!\EXE|IEEE_ADD|exp_sub_uu|LessThan0~14_combout\ & ((\DF2|q[101]~_Duplicate_2_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|IEEE_ADD|exp_sub_uu|LessThan0~14_combout\,
	datac => \DF2|q[69]~_Duplicate_2_regout\,
	datad => \DF2|q[101]~_Duplicate_2_regout\,
	combout => \EXE|IEEE_ADD|swap_uu|exit1[14]~9_combout\);

-- Location: LCCOMB_X37_Y17_N4
\EXE|IEEE_ADD|swap2_uu|exit2[14]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|swap2_uu|exit2[14]~8_combout\ = (\EXE|IEEE_ADD|swap2_uu|should_swap~0_combout\ & ((\EXE|IEEE_ADD|swap_uu|exit1[14]~9_combout\))) # (!\EXE|IEEE_ADD|swap2_uu|should_swap~0_combout\ & 
-- (\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~104_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~104_combout\,
	datac => \EXE|IEEE_ADD|swap_uu|exit1[14]~9_combout\,
	datad => \EXE|IEEE_ADD|swap2_uu|should_swap~0_combout\,
	combout => \EXE|IEEE_ADD|swap2_uu|exit2[14]~8_combout\);

-- Location: LCCOMB_X36_Y16_N16
\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~52_combout\ = (\EXE|IEEE_ADD|exp_sub_uu|size[0]~2_combout\ & (\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~50_combout\)) # (!\EXE|IEEE_ADD|exp_sub_uu|size[0]~2_combout\ & 
-- ((\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~51_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~50_combout\,
	datac => \EXE|IEEE_ADD|exp_sub_uu|size[0]~2_combout\,
	datad => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~51_combout\,
	combout => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~52_combout\);

-- Location: LCCOMB_X36_Y16_N18
\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~109\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~109_combout\ = (!\EXE|IEEE_ADD|exp_sub_uu|size[1]~3_combout\ & ((\EXE|IEEE_ADD|exp_sub_uu|size[2]~4_combout\ & ((\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~52_combout\))) # 
-- (!\EXE|IEEE_ADD|exp_sub_uu|size[2]~4_combout\ & (\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~66_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~66_combout\,
	datab => \EXE|IEEE_ADD|exp_sub_uu|size[1]~3_combout\,
	datac => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~52_combout\,
	datad => \EXE|IEEE_ADD|exp_sub_uu|size[2]~4_combout\,
	combout => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~109_combout\);

-- Location: LCFF_X36_Y16_N25
\DF2|q[70]~_Duplicate_2\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \DF2|q~209_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF2|q[70]~_Duplicate_2_regout\);

-- Location: LCCOMB_X36_Y16_N24
\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~61_combout\ = (\EXE|IEEE_ADD|exp_sub_uu|LessThan0~14_combout\ & (\DF2|q[102]~_Duplicate_2_regout\)) # (!\EXE|IEEE_ADD|exp_sub_uu|LessThan0~14_combout\ & ((\DF2|q[70]~_Duplicate_2_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF2|q[102]~_Duplicate_2_regout\,
	datab => \EXE|IEEE_ADD|exp_sub_uu|LessThan0~14_combout\,
	datac => \DF2|q[70]~_Duplicate_2_regout\,
	combout => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~61_combout\);

-- Location: LCCOMB_X36_Y16_N4
\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~63\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~63_combout\ = (\EXE|IEEE_ADD|exp_sub_uu|size[0]~2_combout\ & (\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~61_combout\)) # (!\EXE|IEEE_ADD|exp_sub_uu|size[0]~2_combout\ & 
-- ((\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~62_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|exp_sub_uu|size[0]~2_combout\,
	datac => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~61_combout\,
	datad => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~62_combout\,
	combout => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~63_combout\);

-- Location: LCCOMB_X36_Y16_N0
\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~102\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~102_combout\ = (\EXE|IEEE_ADD|exp_sub_uu|size[2]~4_combout\ & ((\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~49_combout\))) # (!\EXE|IEEE_ADD|exp_sub_uu|size[2]~4_combout\ & 
-- (\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~63_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|IEEE_ADD|exp_sub_uu|size[2]~4_combout\,
	datac => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~63_combout\,
	datad => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~49_combout\,
	combout => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~102_combout\);

-- Location: LCCOMB_X36_Y16_N28
\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~110\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~110_combout\ = (\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~109_combout\) # ((\EXE|IEEE_ADD|exp_sub_uu|size[1]~3_combout\ & \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~102_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|IEEE_ADD|exp_sub_uu|size[1]~3_combout\,
	datac => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~109_combout\,
	datad => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~102_combout\,
	combout => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~110_combout\);

-- Location: LCCOMB_X37_Y15_N28
\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~111\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~111_combout\ = (\EXE|IEEE_ADD|exp_sub_uu|size[3]~0_combout\ & (!\EXE|IEEE_ADD|exp_sub_uu|size[2]~4_combout\ & (\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~58_combout\))) # 
-- (!\EXE|IEEE_ADD|exp_sub_uu|size[3]~0_combout\ & (((\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~110_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|exp_sub_uu|size[2]~4_combout\,
	datab => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~58_combout\,
	datac => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~110_combout\,
	datad => \EXE|IEEE_ADD|exp_sub_uu|size[3]~0_combout\,
	combout => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~111_combout\);

-- Location: LCCOMB_X37_Y15_N10
\EXE|IEEE_ADD|swap_uu|exit1[12]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|swap_uu|exit1[12]~11_combout\ = (\EXE|IEEE_ADD|exp_sub_uu|LessThan0~14_combout\ & (\DF2|q[67]~_Duplicate_2_regout\)) # (!\EXE|IEEE_ADD|exp_sub_uu|LessThan0~14_combout\ & ((\DF2|q[99]~_Duplicate_2_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|exp_sub_uu|LessThan0~14_combout\,
	datac => \DF2|q[67]~_Duplicate_2_regout\,
	datad => \DF2|q[99]~_Duplicate_2_regout\,
	combout => \EXE|IEEE_ADD|swap_uu|exit1[12]~11_combout\);

-- Location: LCCOMB_X37_Y15_N30
\EXE|IEEE_ADD|swap2_uu|exit2[12]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|swap2_uu|exit2[12]~10_combout\ = (\EXE|IEEE_ADD|swap2_uu|should_swap~0_combout\ & (((\EXE|IEEE_ADD|swap_uu|exit1[12]~11_combout\)))) # (!\EXE|IEEE_ADD|swap2_uu|should_swap~0_combout\ & 
-- (\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~77_combout\ & (\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~111_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~77_combout\,
	datab => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~111_combout\,
	datac => \EXE|IEEE_ADD|swap2_uu|should_swap~0_combout\,
	datad => \EXE|IEEE_ADD|swap_uu|exit1[12]~11_combout\,
	combout => \EXE|IEEE_ADD|swap2_uu|exit2[12]~10_combout\);

-- Location: LCCOMB_X30_Y15_N18
\EXE|IEEE_ADD|swap_uu|exit1[11]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|swap_uu|exit1[11]~12_combout\ = (\EXE|IEEE_ADD|exp_sub_uu|LessThan0~14_combout\ & ((\DF2|q[66]~_Duplicate_2_regout\))) # (!\EXE|IEEE_ADD|exp_sub_uu|LessThan0~14_combout\ & (\DF2|q[98]~_Duplicate_2_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DF2|q[98]~_Duplicate_2_regout\,
	datac => \EXE|IEEE_ADD|exp_sub_uu|LessThan0~14_combout\,
	datad => \DF2|q[66]~_Duplicate_2_regout\,
	combout => \EXE|IEEE_ADD|swap_uu|exit1[11]~12_combout\);

-- Location: LCCOMB_X39_Y17_N22
\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~116\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~116_combout\ = (\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~77_combout\ & ((\EXE|IEEE_ADD|exp_sub_uu|size[3]~0_combout\ & (\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~85_combout\)) # 
-- (!\EXE|IEEE_ADD|exp_sub_uu|size[3]~0_combout\ & ((\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~115_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~85_combout\,
	datab => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~77_combout\,
	datac => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~115_combout\,
	datad => \EXE|IEEE_ADD|exp_sub_uu|size[3]~0_combout\,
	combout => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~116_combout\);

-- Location: LCCOMB_X39_Y17_N24
\EXE|IEEE_ADD|swap2_uu|exit2[11]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|swap2_uu|exit2[11]~11_combout\ = (\EXE|IEEE_ADD|swap2_uu|should_swap~0_combout\ & (\EXE|IEEE_ADD|swap_uu|exit1[11]~12_combout\)) # (!\EXE|IEEE_ADD|swap2_uu|should_swap~0_combout\ & 
-- ((\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~116_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|IEEE_ADD|swap2_uu|should_swap~0_combout\,
	datac => \EXE|IEEE_ADD|swap_uu|exit1[11]~12_combout\,
	datad => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~116_combout\,
	combout => \EXE|IEEE_ADD|swap2_uu|exit2[11]~11_combout\);

-- Location: LCCOMB_X39_Y17_N2
\EXE|IEEE_ADD|swap2_uu|exit1[11]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|swap2_uu|exit1[11]~13_combout\ = (\EXE|IEEE_ADD|swap2_uu|should_swap~0_combout\ & ((\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~116_combout\))) # (!\EXE|IEEE_ADD|swap2_uu|should_swap~0_combout\ & 
-- (\EXE|IEEE_ADD|swap_uu|exit1[11]~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|IEEE_ADD|swap2_uu|should_swap~0_combout\,
	datac => \EXE|IEEE_ADD|swap_uu|exit1[11]~12_combout\,
	datad => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~116_combout\,
	combout => \EXE|IEEE_ADD|swap2_uu|exit1[11]~13_combout\);

-- Location: LCCOMB_X38_Y17_N2
\EXE|IEEE_ADD|adder_uu|Array_Of_FAs:11:full_adderi|or1|C~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|adder_uu|Array_Of_FAs:11:full_adderi|or1|C~0_combout\ = (\EXE|IEEE_ADD|adder_uu|Array_Of_FAs:10:full_adderi|or1|C~0_combout\ & ((\EXE|IEEE_ADD|swap2_uu|exit1[11]~13_combout\) # (\EXE|IEEE_ADD|swap2_uu|exit2[11]~11_combout\ $ 
-- (\EXE|IEEE_ADD|Sign_computation_uu|sign_substract~combout\)))) # (!\EXE|IEEE_ADD|adder_uu|Array_Of_FAs:10:full_adderi|or1|C~0_combout\ & (\EXE|IEEE_ADD|swap2_uu|exit1[11]~13_combout\ & (\EXE|IEEE_ADD|swap2_uu|exit2[11]~11_combout\ $ 
-- (\EXE|IEEE_ADD|Sign_computation_uu|sign_substract~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|adder_uu|Array_Of_FAs:10:full_adderi|or1|C~0_combout\,
	datab => \EXE|IEEE_ADD|swap2_uu|exit2[11]~11_combout\,
	datac => \EXE|IEEE_ADD|Sign_computation_uu|sign_substract~combout\,
	datad => \EXE|IEEE_ADD|swap2_uu|exit1[11]~13_combout\,
	combout => \EXE|IEEE_ADD|adder_uu|Array_Of_FAs:11:full_adderi|or1|C~0_combout\);

-- Location: LCCOMB_X38_Y17_N4
\EXE|IEEE_ADD|adder_uu|Array_Of_FAs:12:full_adderi|or1|C~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|adder_uu|Array_Of_FAs:12:full_adderi|or1|C~0_combout\ = (\EXE|IEEE_ADD|swap2_uu|exit1[12]~14_combout\ & ((\EXE|IEEE_ADD|adder_uu|Array_Of_FAs:11:full_adderi|or1|C~0_combout\) # (\EXE|IEEE_ADD|swap2_uu|exit2[12]~10_combout\ $ 
-- (\EXE|IEEE_ADD|Sign_computation_uu|sign_substract~combout\)))) # (!\EXE|IEEE_ADD|swap2_uu|exit1[12]~14_combout\ & (\EXE|IEEE_ADD|adder_uu|Array_Of_FAs:11:full_adderi|or1|C~0_combout\ & (\EXE|IEEE_ADD|swap2_uu|exit2[12]~10_combout\ $ 
-- (\EXE|IEEE_ADD|Sign_computation_uu|sign_substract~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|swap2_uu|exit1[12]~14_combout\,
	datab => \EXE|IEEE_ADD|swap2_uu|exit2[12]~10_combout\,
	datac => \EXE|IEEE_ADD|Sign_computation_uu|sign_substract~combout\,
	datad => \EXE|IEEE_ADD|adder_uu|Array_Of_FAs:11:full_adderi|or1|C~0_combout\,
	combout => \EXE|IEEE_ADD|adder_uu|Array_Of_FAs:12:full_adderi|or1|C~0_combout\);

-- Location: LCFF_X23_Y15_N31
\DF2|q[100]~_Duplicate_2\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF2|q~179_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF2|q[100]~_Duplicate_2_regout\);

-- Location: LCCOMB_X36_Y15_N20
\EXE|IEEE_ADD|swap_uu|exit1[13]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|swap_uu|exit1[13]~10_combout\ = (\EXE|IEEE_ADD|exp_sub_uu|LessThan0~14_combout\ & (\DF2|q[68]~_Duplicate_2_regout\)) # (!\EXE|IEEE_ADD|exp_sub_uu|LessThan0~14_combout\ & ((\DF2|q[100]~_Duplicate_2_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DF2|q[68]~_Duplicate_2_regout\,
	datac => \EXE|IEEE_ADD|exp_sub_uu|LessThan0~14_combout\,
	datad => \DF2|q[100]~_Duplicate_2_regout\,
	combout => \EXE|IEEE_ADD|swap_uu|exit1[13]~10_combout\);

-- Location: LCCOMB_X39_Y16_N10
\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~55_combout\ = (\EXE|IEEE_ADD|exp_sub_uu|LessThan0~14_combout\ & (\DF2|q\(107))) # (!\EXE|IEEE_ADD|exp_sub_uu|LessThan0~14_combout\ & ((\DF2|q\(75))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DF2|q\(107),
	datac => \EXE|IEEE_ADD|exp_sub_uu|LessThan0~14_combout\,
	datad => \DF2|q\(75),
	combout => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~55_combout\);

-- Location: LCCOMB_X39_Y16_N28
\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~95\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~95_combout\ = (\EXE|IEEE_ADD|exp_sub_uu|size[2]~4_combout\ & ((\EXE|IEEE_ADD|exp_sub_uu|size[0]~2_combout\ & ((\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~55_combout\))) # 
-- (!\EXE|IEEE_ADD|exp_sub_uu|size[0]~2_combout\ & (\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~47_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~47_combout\,
	datab => \EXE|IEEE_ADD|exp_sub_uu|size[0]~2_combout\,
	datac => \EXE|IEEE_ADD|exp_sub_uu|size[2]~4_combout\,
	datad => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~55_combout\,
	combout => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~95_combout\);

-- Location: LCCOMB_X39_Y16_N14
\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~97\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~97_combout\ = (\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~95_combout\) # ((!\EXE|IEEE_ADD|exp_sub_uu|size[2]~4_combout\ & \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~96_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|IEEE_ADD|exp_sub_uu|size[2]~4_combout\,
	datac => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~96_combout\,
	datad => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~95_combout\,
	combout => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~97_combout\);

-- Location: LCCOMB_X31_Y16_N26
\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~50_combout\ = (\EXE|IEEE_ADD|exp_sub_uu|LessThan0~14_combout\ & ((\DF2|q[104]~_Duplicate_2_regout\))) # (!\EXE|IEEE_ADD|exp_sub_uu|LessThan0~14_combout\ & (\DF2|q[72]~_Duplicate_2_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|exp_sub_uu|LessThan0~14_combout\,
	datac => \DF2|q[72]~_Duplicate_2_regout\,
	datad => \DF2|q[104]~_Duplicate_2_regout\,
	combout => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~50_combout\);

-- Location: LCCOMB_X39_Y16_N16
\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~93\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~93_combout\ = (\EXE|IEEE_ADD|exp_sub_uu|size[0]~2_combout\ & ((\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~48_combout\))) # (!\EXE|IEEE_ADD|exp_sub_uu|size[0]~2_combout\ & 
-- (\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~50_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|IEEE_ADD|exp_sub_uu|size[0]~2_combout\,
	datac => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~50_combout\,
	datad => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~48_combout\,
	combout => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~93_combout\);

-- Location: LCCOMB_X39_Y16_N12
\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~106\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~106_combout\ = (!\EXE|IEEE_ADD|exp_sub_uu|size[1]~3_combout\ & ((\EXE|IEEE_ADD|exp_sub_uu|size[2]~4_combout\ & ((\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~93_combout\))) # 
-- (!\EXE|IEEE_ADD|exp_sub_uu|size[2]~4_combout\ & (\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~105_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|exp_sub_uu|size[2]~4_combout\,
	datab => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~105_combout\,
	datac => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~93_combout\,
	datad => \EXE|IEEE_ADD|exp_sub_uu|size[1]~3_combout\,
	combout => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~106_combout\);

-- Location: LCCOMB_X39_Y16_N22
\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~107\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~107_combout\ = (\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~106_combout\) # ((\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~97_combout\ & \EXE|IEEE_ADD|exp_sub_uu|size[1]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~97_combout\,
	datac => \EXE|IEEE_ADD|exp_sub_uu|size[1]~3_combout\,
	datad => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~106_combout\,
	combout => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~107_combout\);

-- Location: LCCOMB_X38_Y18_N12
\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~108\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~108_combout\ = (\EXE|IEEE_ADD|exp_sub_uu|size[3]~0_combout\ & (\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~80_combout\ & (!\EXE|IEEE_ADD|exp_sub_uu|size[2]~4_combout\))) # 
-- (!\EXE|IEEE_ADD|exp_sub_uu|size[3]~0_combout\ & (((\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~107_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~80_combout\,
	datab => \EXE|IEEE_ADD|exp_sub_uu|size[3]~0_combout\,
	datac => \EXE|IEEE_ADD|exp_sub_uu|size[2]~4_combout\,
	datad => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~107_combout\,
	combout => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~108_combout\);

-- Location: LCCOMB_X38_Y18_N28
\EXE|IEEE_ADD|swap2_uu|exit1[13]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|swap2_uu|exit1[13]~15_combout\ = (\EXE|IEEE_ADD|swap2_uu|should_swap~0_combout\ & (((\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~77_combout\ & \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~108_combout\)))) # 
-- (!\EXE|IEEE_ADD|swap2_uu|should_swap~0_combout\ & (\EXE|IEEE_ADD|swap_uu|exit1[13]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|swap2_uu|should_swap~0_combout\,
	datab => \EXE|IEEE_ADD|swap_uu|exit1[13]~10_combout\,
	datac => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~77_combout\,
	datad => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~108_combout\,
	combout => \EXE|IEEE_ADD|swap2_uu|exit1[13]~15_combout\);

-- Location: LCCOMB_X38_Y18_N6
\EXE|IEEE_ADD|swap2_uu|exit2[13]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|swap2_uu|exit2[13]~9_combout\ = (\EXE|IEEE_ADD|swap2_uu|should_swap~0_combout\ & (\EXE|IEEE_ADD|swap_uu|exit1[13]~10_combout\)) # (!\EXE|IEEE_ADD|swap2_uu|should_swap~0_combout\ & (((\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~77_combout\ 
-- & \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~108_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|swap2_uu|should_swap~0_combout\,
	datab => \EXE|IEEE_ADD|swap_uu|exit1[13]~10_combout\,
	datac => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~77_combout\,
	datad => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~108_combout\,
	combout => \EXE|IEEE_ADD|swap2_uu|exit2[13]~9_combout\);

-- Location: LCCOMB_X38_Y17_N30
\EXE|IEEE_ADD|adder_uu|Array_Of_FAs:13:full_adderi|or1|C~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|adder_uu|Array_Of_FAs:13:full_adderi|or1|C~0_combout\ = (\EXE|IEEE_ADD|adder_uu|Array_Of_FAs:12:full_adderi|or1|C~0_combout\ & ((\EXE|IEEE_ADD|swap2_uu|exit1[13]~15_combout\) # (\EXE|IEEE_ADD|Sign_computation_uu|sign_substract~combout\ $ 
-- (\EXE|IEEE_ADD|swap2_uu|exit2[13]~9_combout\)))) # (!\EXE|IEEE_ADD|adder_uu|Array_Of_FAs:12:full_adderi|or1|C~0_combout\ & (\EXE|IEEE_ADD|swap2_uu|exit1[13]~15_combout\ & (\EXE|IEEE_ADD|Sign_computation_uu|sign_substract~combout\ $ 
-- (\EXE|IEEE_ADD|swap2_uu|exit2[13]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|Sign_computation_uu|sign_substract~combout\,
	datab => \EXE|IEEE_ADD|adder_uu|Array_Of_FAs:12:full_adderi|or1|C~0_combout\,
	datac => \EXE|IEEE_ADD|swap2_uu|exit1[13]~15_combout\,
	datad => \EXE|IEEE_ADD|swap2_uu|exit2[13]~9_combout\,
	combout => \EXE|IEEE_ADD|adder_uu|Array_Of_FAs:13:full_adderi|or1|C~0_combout\);

-- Location: LCCOMB_X38_Y17_N8
\EXE|IEEE_ADD|adder_uu|Array_Of_FAs:14:full_adderi|or1|C~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|adder_uu|Array_Of_FAs:14:full_adderi|or1|C~0_combout\ = (\EXE|IEEE_ADD|swap2_uu|exit1[14]~16_combout\ & ((\EXE|IEEE_ADD|adder_uu|Array_Of_FAs:13:full_adderi|or1|C~0_combout\) # (\EXE|IEEE_ADD|swap2_uu|exit2[14]~8_combout\ $ 
-- (\EXE|IEEE_ADD|Sign_computation_uu|sign_substract~combout\)))) # (!\EXE|IEEE_ADD|swap2_uu|exit1[14]~16_combout\ & (\EXE|IEEE_ADD|adder_uu|Array_Of_FAs:13:full_adderi|or1|C~0_combout\ & (\EXE|IEEE_ADD|swap2_uu|exit2[14]~8_combout\ $ 
-- (\EXE|IEEE_ADD|Sign_computation_uu|sign_substract~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|swap2_uu|exit1[14]~16_combout\,
	datab => \EXE|IEEE_ADD|swap2_uu|exit2[14]~8_combout\,
	datac => \EXE|IEEE_ADD|Sign_computation_uu|sign_substract~combout\,
	datad => \EXE|IEEE_ADD|adder_uu|Array_Of_FAs:13:full_adderi|or1|C~0_combout\,
	combout => \EXE|IEEE_ADD|adder_uu|Array_Of_FAs:14:full_adderi|or1|C~0_combout\);

-- Location: LCCOMB_X39_Y14_N22
\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~84\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~84_combout\ = (\EXE|IEEE_ADD|exp_sub_uu|size[0]~2_combout\ & (!\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~57_combout\)) # (!\EXE|IEEE_ADD|exp_sub_uu|size[0]~2_combout\ & 
-- ((\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~54_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~57_combout\,
	datac => \EXE|IEEE_ADD|exp_sub_uu|size[0]~2_combout\,
	datad => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~54_combout\,
	combout => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~84_combout\);

-- Location: LCCOMB_X39_Y16_N26
\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~94\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~94_combout\ = (\EXE|IEEE_ADD|exp_sub_uu|size[1]~3_combout\ & ((\EXE|IEEE_ADD|exp_sub_uu|size[2]~4_combout\ & ((\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~84_combout\))) # 
-- (!\EXE|IEEE_ADD|exp_sub_uu|size[2]~4_combout\ & (\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~93_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~93_combout\,
	datab => \EXE|IEEE_ADD|exp_sub_uu|size[1]~3_combout\,
	datac => \EXE|IEEE_ADD|exp_sub_uu|size[2]~4_combout\,
	datad => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~84_combout\,
	combout => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~94_combout\);

-- Location: LCCOMB_X39_Y16_N8
\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~98\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~98_combout\ = (\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~94_combout\) # ((\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~97_combout\ & !\EXE|IEEE_ADD|exp_sub_uu|size[1]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~97_combout\,
	datac => \EXE|IEEE_ADD|exp_sub_uu|size[1]~3_combout\,
	datad => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~94_combout\,
	combout => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~98_combout\);

-- Location: LCCOMB_X39_Y16_N6
\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~92\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~92_combout\ = (!\EXE|IEEE_ADD|exp_sub_uu|size[2]~4_combout\ & (!\EXE|IEEE_ADD|exp_sub_uu|size[0]~2_combout\ & (!\EXE|IEEE_ADD|exp_sub_uu|size[1]~3_combout\ & \EXE|IEEE_ADD|exp_sub_uu|size[3]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|exp_sub_uu|size[2]~4_combout\,
	datab => \EXE|IEEE_ADD|exp_sub_uu|size[0]~2_combout\,
	datac => \EXE|IEEE_ADD|exp_sub_uu|size[1]~3_combout\,
	datad => \EXE|IEEE_ADD|exp_sub_uu|size[3]~0_combout\,
	combout => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~92_combout\);

-- Location: LCCOMB_X39_Y16_N2
\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~99\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~99_combout\ = (\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~77_combout\ & ((\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~92_combout\) # ((!\EXE|IEEE_ADD|exp_sub_uu|size[3]~0_combout\ & 
-- \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~98_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~77_combout\,
	datab => \EXE|IEEE_ADD|exp_sub_uu|size[3]~0_combout\,
	datac => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~98_combout\,
	datad => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~92_combout\,
	combout => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~99_combout\);

-- Location: LCCOMB_X37_Y17_N8
\EXE|IEEE_ADD|swap2_uu|exit1[15]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|swap2_uu|exit1[15]~17_combout\ = (\EXE|IEEE_ADD|swap2_uu|should_swap~0_combout\ & ((\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~99_combout\))) # (!\EXE|IEEE_ADD|swap2_uu|should_swap~0_combout\ & 
-- (\EXE|IEEE_ADD|swap_uu|exit1[15]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|swap_uu|exit1[15]~8_combout\,
	datac => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~99_combout\,
	datad => \EXE|IEEE_ADD|swap2_uu|should_swap~0_combout\,
	combout => \EXE|IEEE_ADD|swap2_uu|exit1[15]~17_combout\);

-- Location: LCCOMB_X38_Y17_N26
\EXE|IEEE_ADD|adder_uu|Array_Of_FAs:15:full_adderi|or1|C~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|adder_uu|Array_Of_FAs:15:full_adderi|or1|C~0_combout\ = (\EXE|IEEE_ADD|adder_uu|Array_Of_FAs:14:full_adderi|or1|C~0_combout\ & ((\EXE|IEEE_ADD|swap2_uu|exit1[15]~17_combout\) # (\EXE|IEEE_ADD|swap2_uu|exit2[15]~7_combout\ $ 
-- (\EXE|IEEE_ADD|Sign_computation_uu|sign_substract~combout\)))) # (!\EXE|IEEE_ADD|adder_uu|Array_Of_FAs:14:full_adderi|or1|C~0_combout\ & (\EXE|IEEE_ADD|swap2_uu|exit1[15]~17_combout\ & (\EXE|IEEE_ADD|swap2_uu|exit2[15]~7_combout\ $ 
-- (\EXE|IEEE_ADD|Sign_computation_uu|sign_substract~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|swap2_uu|exit2[15]~7_combout\,
	datab => \EXE|IEEE_ADD|adder_uu|Array_Of_FAs:14:full_adderi|or1|C~0_combout\,
	datac => \EXE|IEEE_ADD|Sign_computation_uu|sign_substract~combout\,
	datad => \EXE|IEEE_ADD|swap2_uu|exit1[15]~17_combout\,
	combout => \EXE|IEEE_ADD|adder_uu|Array_Of_FAs:15:full_adderi|or1|C~0_combout\);

-- Location: LCCOMB_X38_Y17_N20
\EXE|IEEE_ADD|adder_uu|Array_Of_FAs:16:full_adderi|or1|C~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|adder_uu|Array_Of_FAs:16:full_adderi|or1|C~0_combout\ = (\EXE|IEEE_ADD|swap2_uu|exit1[16]~18_combout\ & ((\EXE|IEEE_ADD|adder_uu|Array_Of_FAs:15:full_adderi|or1|C~0_combout\) # (\EXE|IEEE_ADD|swap2_uu|exit2[16]~6_combout\ $ 
-- (\EXE|IEEE_ADD|Sign_computation_uu|sign_substract~combout\)))) # (!\EXE|IEEE_ADD|swap2_uu|exit1[16]~18_combout\ & (\EXE|IEEE_ADD|adder_uu|Array_Of_FAs:15:full_adderi|or1|C~0_combout\ & (\EXE|IEEE_ADD|swap2_uu|exit2[16]~6_combout\ $ 
-- (\EXE|IEEE_ADD|Sign_computation_uu|sign_substract~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|swap2_uu|exit1[16]~18_combout\,
	datab => \EXE|IEEE_ADD|swap2_uu|exit2[16]~6_combout\,
	datac => \EXE|IEEE_ADD|Sign_computation_uu|sign_substract~combout\,
	datad => \EXE|IEEE_ADD|adder_uu|Array_Of_FAs:15:full_adderi|or1|C~0_combout\,
	combout => \EXE|IEEE_ADD|adder_uu|Array_Of_FAs:16:full_adderi|or1|C~0_combout\);

-- Location: LCCOMB_X39_Y14_N14
\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~80\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~80_combout\ = (\EXE|IEEE_ADD|exp_sub_uu|size[0]~2_combout\ & (!\EXE|IEEE_ADD|exp_sub_uu|size[1]~3_combout\ & (!\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~57_combout\))) # 
-- (!\EXE|IEEE_ADD|exp_sub_uu|size[0]~2_combout\ & ((\EXE|IEEE_ADD|exp_sub_uu|size[1]~3_combout\) # ((\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011101000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|exp_sub_uu|size[0]~2_combout\,
	datab => \EXE|IEEE_ADD|exp_sub_uu|size[1]~3_combout\,
	datac => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~57_combout\,
	datad => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~54_combout\,
	combout => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~80_combout\);

-- Location: LCCOMB_X39_Y16_N18
\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~89\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~89_combout\ = (!\EXE|IEEE_ADD|exp_sub_uu|size[1]~3_combout\ & ((\EXE|IEEE_ADD|exp_sub_uu|size[0]~2_combout\ & ((\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~48_combout\))) # 
-- (!\EXE|IEEE_ADD|exp_sub_uu|size[0]~2_combout\ & (\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~50_combout\,
	datab => \EXE|IEEE_ADD|exp_sub_uu|size[0]~2_combout\,
	datac => \EXE|IEEE_ADD|exp_sub_uu|size[1]~3_combout\,
	datad => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~48_combout\,
	combout => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~89_combout\);

-- Location: LCCOMB_X39_Y16_N4
\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~90\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~90_combout\ = (\EXE|IEEE_ADD|exp_sub_uu|size[2]~4_combout\ & (((\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~80_combout\)))) # (!\EXE|IEEE_ADD|exp_sub_uu|size[2]~4_combout\ & 
-- ((\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~88_combout\) # ((\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~89_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~88_combout\,
	datab => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~80_combout\,
	datac => \EXE|IEEE_ADD|exp_sub_uu|size[2]~4_combout\,
	datad => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~89_combout\,
	combout => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~90_combout\);

-- Location: LCCOMB_X31_Y16_N0
\EXE|IEEE_ADD|swap_uu|exit1[17]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|swap_uu|exit1[17]~6_combout\ = (\EXE|IEEE_ADD|exp_sub_uu|LessThan0~14_combout\ & (\DF2|q[72]~_Duplicate_2_regout\)) # (!\EXE|IEEE_ADD|exp_sub_uu|LessThan0~14_combout\ & ((\DF2|q[104]~_Duplicate_2_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|exp_sub_uu|LessThan0~14_combout\,
	datab => \DF2|q[72]~_Duplicate_2_regout\,
	datad => \DF2|q[104]~_Duplicate_2_regout\,
	combout => \EXE|IEEE_ADD|swap_uu|exit1[17]~6_combout\);

-- Location: LCCOMB_X36_Y17_N12
\EXE|IEEE_ADD|swap2_uu|exit1[17]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|swap2_uu|exit1[17]~19_combout\ = (\EXE|IEEE_ADD|swap2_uu|should_swap~0_combout\ & (\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~30_combout\ & (\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~90_combout\))) # 
-- (!\EXE|IEEE_ADD|swap2_uu|should_swap~0_combout\ & (((\EXE|IEEE_ADD|swap_uu|exit1[17]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~30_combout\,
	datab => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~90_combout\,
	datac => \EXE|IEEE_ADD|swap_uu|exit1[17]~6_combout\,
	datad => \EXE|IEEE_ADD|swap2_uu|should_swap~0_combout\,
	combout => \EXE|IEEE_ADD|swap2_uu|exit1[17]~19_combout\);

-- Location: LCCOMB_X37_Y17_N12
\EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:17:xor_gatej|C~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:17:xor_gatej|C~0_combout\ = \EXE|IEEE_ADD|swap2_uu|exit2[17]~5_combout\ $ (\EXE|IEEE_ADD|adder_uu|Array_Of_FAs:16:full_adderi|or1|C~0_combout\ $ (\EXE|IEEE_ADD|adder_uu|Array_Of_FAs:24:full_adderi|and2|C~combout\ $ 
-- (\EXE|IEEE_ADD|swap2_uu|exit1[17]~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|swap2_uu|exit2[17]~5_combout\,
	datab => \EXE|IEEE_ADD|adder_uu|Array_Of_FAs:16:full_adderi|or1|C~0_combout\,
	datac => \EXE|IEEE_ADD|adder_uu|Array_Of_FAs:24:full_adderi|and2|C~combout\,
	datad => \EXE|IEEE_ADD|swap2_uu|exit1[17]~19_combout\,
	combout => \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:17:xor_gatej|C~0_combout\);

-- Location: LCCOMB_X37_Y17_N14
\EXE|IEEE_ADD|swap2_uu|exit1[14]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|swap2_uu|exit1[14]~16_combout\ = (\EXE|IEEE_ADD|swap2_uu|should_swap~0_combout\ & (\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~104_combout\)) # (!\EXE|IEEE_ADD|swap2_uu|should_swap~0_combout\ & 
-- ((\EXE|IEEE_ADD|swap_uu|exit1[14]~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~104_combout\,
	datac => \EXE|IEEE_ADD|swap_uu|exit1[14]~9_combout\,
	datad => \EXE|IEEE_ADD|swap2_uu|should_swap~0_combout\,
	combout => \EXE|IEEE_ADD|swap2_uu|exit1[14]~16_combout\);

-- Location: LCCOMB_X37_Y17_N30
\EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:14:xor_gatej|C~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:14:xor_gatej|C~0_combout\ = \EXE|IEEE_ADD|swap2_uu|exit2[14]~8_combout\ $ (\EXE|IEEE_ADD|swap2_uu|exit1[14]~16_combout\ $ (\EXE|IEEE_ADD|adder_uu|Array_Of_FAs:24:full_adderi|and2|C~combout\ $ 
-- (\EXE|IEEE_ADD|adder_uu|Array_Of_FAs:13:full_adderi|or1|C~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|swap2_uu|exit2[14]~8_combout\,
	datab => \EXE|IEEE_ADD|swap2_uu|exit1[14]~16_combout\,
	datac => \EXE|IEEE_ADD|adder_uu|Array_Of_FAs:24:full_adderi|and2|C~combout\,
	datad => \EXE|IEEE_ADD|adder_uu|Array_Of_FAs:13:full_adderi|or1|C~0_combout\,
	combout => \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:14:xor_gatej|C~0_combout\);

-- Location: LCCOMB_X38_Y18_N18
\EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:13:xor_gatej|C~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:13:xor_gatej|C~0_combout\ = \EXE|IEEE_ADD|swap2_uu|exit1[13]~15_combout\ $ (\EXE|IEEE_ADD|adder_uu|Array_Of_FAs:24:full_adderi|and2|C~combout\ $ (\EXE|IEEE_ADD|adder_uu|Array_Of_FAs:12:full_adderi|or1|C~0_combout\ $ 
-- (\EXE|IEEE_ADD|swap2_uu|exit2[13]~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|swap2_uu|exit1[13]~15_combout\,
	datab => \EXE|IEEE_ADD|adder_uu|Array_Of_FAs:24:full_adderi|and2|C~combout\,
	datac => \EXE|IEEE_ADD|adder_uu|Array_Of_FAs:12:full_adderi|or1|C~0_combout\,
	datad => \EXE|IEEE_ADD|swap2_uu|exit2[13]~9_combout\,
	combout => \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:13:xor_gatej|C~0_combout\);

-- Location: LCCOMB_X36_Y18_N30
\EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:14:full_adderi|and2|C\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:14:full_adderi|and2|C~combout\ = (\EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~0_combout\ & (\EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:14:xor_gatej|C~0_combout\ & 
-- \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:13:xor_gatej|C~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~0_combout\,
	datac => \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:14:xor_gatej|C~0_combout\,
	datad => \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:13:xor_gatej|C~0_combout\,
	combout => \EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:14:full_adderi|and2|C~combout\);

-- Location: LCCOMB_X36_Y18_N16
\EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:17:full_adderi|xor1|C\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:17:full_adderi|xor1|C~combout\ = \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:17:xor_gatej|C~0_combout\ $ (((\EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:15:xor_gatej|C~0_combout\ & 
-- (\EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:16:xor_gatej|C~0_combout\ & \EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:14:full_adderi|and2|C~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:15:xor_gatej|C~0_combout\,
	datab => \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:16:xor_gatej|C~0_combout\,
	datac => \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:17:xor_gatej|C~0_combout\,
	datad => \EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:14:full_adderi|and2|C~combout\,
	combout => \EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:17:full_adderi|xor1|C~combout\);

-- Location: LCCOMB_X36_Y18_N26
\EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:17:full_adderi|and2|C\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:17:full_adderi|and2|C~combout\ = (\EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:15:xor_gatej|C~0_combout\ & (\EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:16:xor_gatej|C~0_combout\ & 
-- (\EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:17:xor_gatej|C~0_combout\ & \EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:14:full_adderi|and2|C~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:15:xor_gatej|C~0_combout\,
	datab => \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:16:xor_gatej|C~0_combout\,
	datac => \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:17:xor_gatej|C~0_combout\,
	datad => \EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:14:full_adderi|and2|C~combout\,
	combout => \EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:17:full_adderi|and2|C~combout\);

-- Location: LCCOMB_X36_Y17_N18
\EXE|IEEE_ADD|swap2_uu|exit2[17]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|swap2_uu|exit2[17]~5_combout\ = (\EXE|IEEE_ADD|swap2_uu|should_swap~0_combout\ & (((\EXE|IEEE_ADD|swap_uu|exit1[17]~6_combout\)))) # (!\EXE|IEEE_ADD|swap2_uu|should_swap~0_combout\ & 
-- (\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~30_combout\ & (\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~90_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~30_combout\,
	datab => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~90_combout\,
	datac => \EXE|IEEE_ADD|swap_uu|exit1[17]~6_combout\,
	datad => \EXE|IEEE_ADD|swap2_uu|should_swap~0_combout\,
	combout => \EXE|IEEE_ADD|swap2_uu|exit2[17]~5_combout\);

-- Location: LCCOMB_X38_Y17_N22
\EXE|IEEE_ADD|adder_uu|Array_Of_FAs:17:full_adderi|or1|C~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|adder_uu|Array_Of_FAs:17:full_adderi|or1|C~0_combout\ = (\EXE|IEEE_ADD|adder_uu|Array_Of_FAs:16:full_adderi|or1|C~0_combout\ & ((\EXE|IEEE_ADD|swap2_uu|exit1[17]~19_combout\) # (\EXE|IEEE_ADD|Sign_computation_uu|sign_substract~combout\ $ 
-- (\EXE|IEEE_ADD|swap2_uu|exit2[17]~5_combout\)))) # (!\EXE|IEEE_ADD|adder_uu|Array_Of_FAs:16:full_adderi|or1|C~0_combout\ & (\EXE|IEEE_ADD|swap2_uu|exit1[17]~19_combout\ & (\EXE|IEEE_ADD|Sign_computation_uu|sign_substract~combout\ $ 
-- (\EXE|IEEE_ADD|swap2_uu|exit2[17]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|adder_uu|Array_Of_FAs:16:full_adderi|or1|C~0_combout\,
	datab => \EXE|IEEE_ADD|swap2_uu|exit1[17]~19_combout\,
	datac => \EXE|IEEE_ADD|Sign_computation_uu|sign_substract~combout\,
	datad => \EXE|IEEE_ADD|swap2_uu|exit2[17]~5_combout\,
	combout => \EXE|IEEE_ADD|adder_uu|Array_Of_FAs:17:full_adderi|or1|C~0_combout\);

-- Location: LCCOMB_X39_Y17_N4
\EXE|IEEE_ADD|swap2_uu|exit2[18]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|swap2_uu|exit2[18]~4_combout\ = (\EXE|IEEE_ADD|swap2_uu|should_swap~0_combout\ & (\EXE|IEEE_ADD|swap_uu|exit1[18]~5_combout\)) # (!\EXE|IEEE_ADD|swap2_uu|should_swap~0_combout\ & (((\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~30_combout\ 
-- & \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~87_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|swap_uu|exit1[18]~5_combout\,
	datab => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~30_combout\,
	datac => \EXE|IEEE_ADD|swap2_uu|should_swap~0_combout\,
	datad => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~87_combout\,
	combout => \EXE|IEEE_ADD|swap2_uu|exit2[18]~4_combout\);

-- Location: LCCOMB_X39_Y17_N12
\EXE|IEEE_ADD|swap2_uu|exit1[18]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|swap2_uu|exit1[18]~20_combout\ = (\EXE|IEEE_ADD|swap2_uu|should_swap~0_combout\ & (((\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~30_combout\ & \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~87_combout\)))) # 
-- (!\EXE|IEEE_ADD|swap2_uu|should_swap~0_combout\ & (\EXE|IEEE_ADD|swap_uu|exit1[18]~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|swap_uu|exit1[18]~5_combout\,
	datab => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~30_combout\,
	datac => \EXE|IEEE_ADD|swap2_uu|should_swap~0_combout\,
	datad => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~87_combout\,
	combout => \EXE|IEEE_ADD|swap2_uu|exit1[18]~20_combout\);

-- Location: LCCOMB_X39_Y17_N10
\EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:18:xor_gatej|C~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:18:xor_gatej|C~0_combout\ = \EXE|IEEE_ADD|adder_uu|Array_Of_FAs:24:full_adderi|and2|C~combout\ $ (\EXE|IEEE_ADD|adder_uu|Array_Of_FAs:17:full_adderi|or1|C~0_combout\ $ (\EXE|IEEE_ADD|swap2_uu|exit2[18]~4_combout\ $ 
-- (\EXE|IEEE_ADD|swap2_uu|exit1[18]~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|adder_uu|Array_Of_FAs:24:full_adderi|and2|C~combout\,
	datab => \EXE|IEEE_ADD|adder_uu|Array_Of_FAs:17:full_adderi|or1|C~0_combout\,
	datac => \EXE|IEEE_ADD|swap2_uu|exit2[18]~4_combout\,
	datad => \EXE|IEEE_ADD|swap2_uu|exit1[18]~20_combout\,
	combout => \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:18:xor_gatej|C~0_combout\);

-- Location: LCCOMB_X39_Y14_N24
\EXE|IEEE_ADD|swap_uu|exit1[20]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|swap_uu|exit1[20]~3_combout\ = (\EXE|IEEE_ADD|exp_sub_uu|LessThan0~14_combout\ & (\DF2|q\(75))) # (!\EXE|IEEE_ADD|exp_sub_uu|LessThan0~14_combout\ & ((\DF2|q\(107))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF2|q\(75),
	datac => \DF2|q\(107),
	datad => \EXE|IEEE_ADD|exp_sub_uu|LessThan0~14_combout\,
	combout => \EXE|IEEE_ADD|swap_uu|exit1[20]~3_combout\);

-- Location: LCCOMB_X39_Y14_N8
\EXE|IEEE_ADD|swap2_uu|exit1[20]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|swap2_uu|exit1[20]~22_combout\ = (\EXE|IEEE_ADD|swap2_uu|should_swap~0_combout\ & (\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~77_combout\ & ((\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~82_combout\)))) # 
-- (!\EXE|IEEE_ADD|swap2_uu|should_swap~0_combout\ & (((\EXE|IEEE_ADD|swap_uu|exit1[20]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~77_combout\,
	datab => \EXE|IEEE_ADD|swap2_uu|should_swap~0_combout\,
	datac => \EXE|IEEE_ADD|swap_uu|exit1[20]~3_combout\,
	datad => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~82_combout\,
	combout => \EXE|IEEE_ADD|swap2_uu|exit1[20]~22_combout\);

-- Location: LCCOMB_X39_Y14_N12
\EXE|IEEE_ADD|swap2_uu|exit2[20]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|swap2_uu|exit2[20]~2_combout\ = (\EXE|IEEE_ADD|swap2_uu|should_swap~0_combout\ & (((\EXE|IEEE_ADD|swap_uu|exit1[20]~3_combout\)))) # (!\EXE|IEEE_ADD|swap2_uu|should_swap~0_combout\ & 
-- (\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~77_combout\ & ((\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~82_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~77_combout\,
	datab => \EXE|IEEE_ADD|swap2_uu|should_swap~0_combout\,
	datac => \EXE|IEEE_ADD|swap_uu|exit1[20]~3_combout\,
	datad => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~82_combout\,
	combout => \EXE|IEEE_ADD|swap2_uu|exit2[20]~2_combout\);

-- Location: LCCOMB_X35_Y18_N26
\EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:20:xor_gatej|C~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:20:xor_gatej|C~0_combout\ = \EXE|IEEE_ADD|adder_uu|Array_Of_FAs:19:full_adderi|or1|C~0_combout\ $ (\EXE|IEEE_ADD|swap2_uu|exit1[20]~22_combout\ $ (\EXE|IEEE_ADD|adder_uu|Array_Of_FAs:24:full_adderi|and2|C~combout\ $ 
-- (\EXE|IEEE_ADD|swap2_uu|exit2[20]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|adder_uu|Array_Of_FAs:19:full_adderi|or1|C~0_combout\,
	datab => \EXE|IEEE_ADD|swap2_uu|exit1[20]~22_combout\,
	datac => \EXE|IEEE_ADD|adder_uu|Array_Of_FAs:24:full_adderi|and2|C~combout\,
	datad => \EXE|IEEE_ADD|swap2_uu|exit2[20]~2_combout\,
	combout => \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:20:xor_gatej|C~0_combout\);

-- Location: LCCOMB_X36_Y18_N4
\EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~1_combout\ = (\EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:19:xor_gatej|C~0_combout\ & (((!\EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:20:xor_gatej|C~0_combout\) # 
-- (!\EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:18:xor_gatej|C~0_combout\)) # (!\EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:17:full_adderi|and2|C~combout\))) # (!\EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:19:xor_gatej|C~0_combout\ & 
-- ((\EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:17:full_adderi|and2|C~combout\) # ((\EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:18:xor_gatej|C~0_combout\) # (\EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:20:xor_gatej|C~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:19:xor_gatej|C~0_combout\,
	datab => \EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:17:full_adderi|and2|C~combout\,
	datac => \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:18:xor_gatej|C~0_combout\,
	datad => \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:20:xor_gatej|C~0_combout\,
	combout => \EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~1_combout\);

-- Location: LCCOMB_X36_Y18_N14
\EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~3_combout\ = (\EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:19:xor_gatej|C~0_combout\ & (\EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:17:full_adderi|and2|C~combout\ & 
-- (\EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:18:xor_gatej|C~0_combout\ & \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:20:xor_gatej|C~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:19:xor_gatej|C~0_combout\,
	datab => \EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:17:full_adderi|and2|C~combout\,
	datac => \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:18:xor_gatej|C~0_combout\,
	datad => \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:20:xor_gatej|C~0_combout\,
	combout => \EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~3_combout\);

-- Location: LCCOMB_X38_Y16_N8
\EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:23:xor_gatej|C~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:23:xor_gatej|C~0_combout\ = (\EXE|IEEE_ADD|Sign_computation_uu|sign_substract~combout\ & (\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~161_combout\ & (\EXE|IEEE_ADD|swap2_uu|should_swap~0_combout\ $ 
-- (\EXE|IEEE_ADD|adder_uu|Array_Of_FAs:22:full_adderi|or1|C~0_combout\)))) # (!\EXE|IEEE_ADD|Sign_computation_uu|sign_substract~combout\ & ((\EXE|IEEE_ADD|adder_uu|Array_Of_FAs:22:full_adderi|or1|C~0_combout\ $ 
-- (\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~161_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|Sign_computation_uu|sign_substract~combout\,
	datab => \EXE|IEEE_ADD|swap2_uu|should_swap~0_combout\,
	datac => \EXE|IEEE_ADD|adder_uu|Array_Of_FAs:22:full_adderi|or1|C~0_combout\,
	datad => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~161_combout\,
	combout => \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:23:xor_gatej|C~0_combout\);

-- Location: LCCOMB_X38_Y18_N2
\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~81\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~81_combout\ = (\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~163_combout\ & (\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~77_combout\ & \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~80_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~163_combout\,
	datac => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~77_combout\,
	datad => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~80_combout\,
	combout => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~81_combout\);

-- Location: LCCOMB_X39_Y14_N4
\EXE|IEEE_ADD|swap_uu|exit1[21]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|swap_uu|exit1[21]~2_combout\ = (\EXE|IEEE_ADD|exp_sub_uu|LessThan0~14_combout\ & (\DF2|q\(76))) # (!\EXE|IEEE_ADD|exp_sub_uu|LessThan0~14_combout\ & ((\DF2|q\(108))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DF2|q\(76),
	datac => \DF2|q\(108),
	datad => \EXE|IEEE_ADD|exp_sub_uu|LessThan0~14_combout\,
	combout => \EXE|IEEE_ADD|swap_uu|exit1[21]~2_combout\);

-- Location: LCCOMB_X38_Y14_N26
\EXE|IEEE_ADD|swap2_uu|exit1[21]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|swap2_uu|exit1[21]~23_combout\ = (\EXE|IEEE_ADD|swap2_uu|should_swap~0_combout\ & (\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~81_combout\)) # (!\EXE|IEEE_ADD|swap2_uu|should_swap~0_combout\ & 
-- ((\EXE|IEEE_ADD|swap_uu|exit1[21]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|swap2_uu|should_swap~0_combout\,
	datac => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~81_combout\,
	datad => \EXE|IEEE_ADD|swap_uu|exit1[21]~2_combout\,
	combout => \EXE|IEEE_ADD|swap2_uu|exit1[21]~23_combout\);

-- Location: LCCOMB_X38_Y17_N0
\EXE|IEEE_ADD|adder_uu|Array_Of_FAs:18:full_adderi|or1|C~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|adder_uu|Array_Of_FAs:18:full_adderi|or1|C~0_combout\ = (\EXE|IEEE_ADD|swap2_uu|exit1[18]~20_combout\ & ((\EXE|IEEE_ADD|adder_uu|Array_Of_FAs:17:full_adderi|or1|C~0_combout\) # (\EXE|IEEE_ADD|Sign_computation_uu|sign_substract~combout\ $ 
-- (\EXE|IEEE_ADD|swap2_uu|exit2[18]~4_combout\)))) # (!\EXE|IEEE_ADD|swap2_uu|exit1[18]~20_combout\ & (\EXE|IEEE_ADD|adder_uu|Array_Of_FAs:17:full_adderi|or1|C~0_combout\ & (\EXE|IEEE_ADD|Sign_computation_uu|sign_substract~combout\ $ 
-- (\EXE|IEEE_ADD|swap2_uu|exit2[18]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|swap2_uu|exit1[18]~20_combout\,
	datab => \EXE|IEEE_ADD|adder_uu|Array_Of_FAs:17:full_adderi|or1|C~0_combout\,
	datac => \EXE|IEEE_ADD|Sign_computation_uu|sign_substract~combout\,
	datad => \EXE|IEEE_ADD|swap2_uu|exit2[18]~4_combout\,
	combout => \EXE|IEEE_ADD|adder_uu|Array_Of_FAs:18:full_adderi|or1|C~0_combout\);

-- Location: LCCOMB_X39_Y17_N8
\EXE|IEEE_ADD|swap_uu|exit1[19]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|swap_uu|exit1[19]~4_combout\ = (\EXE|IEEE_ADD|exp_sub_uu|LessThan0~14_combout\ & (\DF2|q\(74))) # (!\EXE|IEEE_ADD|exp_sub_uu|LessThan0~14_combout\ & ((\DF2|q\(106))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DF2|q\(74),
	datac => \EXE|IEEE_ADD|exp_sub_uu|LessThan0~14_combout\,
	datad => \DF2|q\(106),
	combout => \EXE|IEEE_ADD|swap_uu|exit1[19]~4_combout\);

-- Location: LCCOMB_X39_Y17_N30
\EXE|IEEE_ADD|swap2_uu|exit1[19]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|swap2_uu|exit1[19]~21_combout\ = (\EXE|IEEE_ADD|swap2_uu|should_swap~0_combout\ & (\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~85_combout\ & ((\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~30_combout\)))) # 
-- (!\EXE|IEEE_ADD|swap2_uu|should_swap~0_combout\ & (((\EXE|IEEE_ADD|swap_uu|exit1[19]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~85_combout\,
	datab => \EXE|IEEE_ADD|swap2_uu|should_swap~0_combout\,
	datac => \EXE|IEEE_ADD|swap_uu|exit1[19]~4_combout\,
	datad => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~30_combout\,
	combout => \EXE|IEEE_ADD|swap2_uu|exit1[19]~21_combout\);

-- Location: LCCOMB_X38_Y17_N18
\EXE|IEEE_ADD|adder_uu|Array_Of_FAs:19:full_adderi|or1|C~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|adder_uu|Array_Of_FAs:19:full_adderi|or1|C~0_combout\ = (\EXE|IEEE_ADD|adder_uu|Array_Of_FAs:18:full_adderi|or1|C~0_combout\ & ((\EXE|IEEE_ADD|swap2_uu|exit1[19]~21_combout\) # (\EXE|IEEE_ADD|swap2_uu|exit2[19]~3_combout\ $ 
-- (\EXE|IEEE_ADD|Sign_computation_uu|sign_substract~combout\)))) # (!\EXE|IEEE_ADD|adder_uu|Array_Of_FAs:18:full_adderi|or1|C~0_combout\ & (\EXE|IEEE_ADD|swap2_uu|exit1[19]~21_combout\ & (\EXE|IEEE_ADD|swap2_uu|exit2[19]~3_combout\ $ 
-- (\EXE|IEEE_ADD|Sign_computation_uu|sign_substract~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|swap2_uu|exit2[19]~3_combout\,
	datab => \EXE|IEEE_ADD|adder_uu|Array_Of_FAs:18:full_adderi|or1|C~0_combout\,
	datac => \EXE|IEEE_ADD|Sign_computation_uu|sign_substract~combout\,
	datad => \EXE|IEEE_ADD|swap2_uu|exit1[19]~21_combout\,
	combout => \EXE|IEEE_ADD|adder_uu|Array_Of_FAs:19:full_adderi|or1|C~0_combout\);

-- Location: LCCOMB_X38_Y17_N28
\EXE|IEEE_ADD|adder_uu|Array_Of_FAs:20:full_adderi|or1|C~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|adder_uu|Array_Of_FAs:20:full_adderi|or1|C~0_combout\ = (\EXE|IEEE_ADD|swap2_uu|exit1[20]~22_combout\ & ((\EXE|IEEE_ADD|adder_uu|Array_Of_FAs:19:full_adderi|or1|C~0_combout\) # (\EXE|IEEE_ADD|Sign_computation_uu|sign_substract~combout\ $ 
-- (\EXE|IEEE_ADD|swap2_uu|exit2[20]~2_combout\)))) # (!\EXE|IEEE_ADD|swap2_uu|exit1[20]~22_combout\ & (\EXE|IEEE_ADD|adder_uu|Array_Of_FAs:19:full_adderi|or1|C~0_combout\ & (\EXE|IEEE_ADD|Sign_computation_uu|sign_substract~combout\ $ 
-- (\EXE|IEEE_ADD|swap2_uu|exit2[20]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|Sign_computation_uu|sign_substract~combout\,
	datab => \EXE|IEEE_ADD|swap2_uu|exit1[20]~22_combout\,
	datac => \EXE|IEEE_ADD|swap2_uu|exit2[20]~2_combout\,
	datad => \EXE|IEEE_ADD|adder_uu|Array_Of_FAs:19:full_adderi|or1|C~0_combout\,
	combout => \EXE|IEEE_ADD|adder_uu|Array_Of_FAs:20:full_adderi|or1|C~0_combout\);

-- Location: LCCOMB_X38_Y14_N28
\EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:21:xor_gatej|C~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:21:xor_gatej|C~0_combout\ = \EXE|IEEE_ADD|swap2_uu|exit2[21]~1_combout\ $ (\EXE|IEEE_ADD|swap2_uu|exit1[21]~23_combout\ $ (\EXE|IEEE_ADD|adder_uu|Array_Of_FAs:24:full_adderi|and2|C~combout\ $ 
-- (\EXE|IEEE_ADD|adder_uu|Array_Of_FAs:20:full_adderi|or1|C~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|swap2_uu|exit2[21]~1_combout\,
	datab => \EXE|IEEE_ADD|swap2_uu|exit1[21]~23_combout\,
	datac => \EXE|IEEE_ADD|adder_uu|Array_Of_FAs:24:full_adderi|and2|C~combout\,
	datad => \EXE|IEEE_ADD|adder_uu|Array_Of_FAs:20:full_adderi|or1|C~0_combout\,
	combout => \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:21:xor_gatej|C~0_combout\);

-- Location: LCCOMB_X36_Y19_N4
\EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:23:full_adderi|xor1|C\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:23:full_adderi|xor1|C~combout\ = \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:23:xor_gatej|C~0_combout\ $ (((\EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:22:xor_gatej|C~0_combout\ & 
-- (\EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~3_combout\ & \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:21:xor_gatej|C~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:22:xor_gatej|C~0_combout\,
	datab => \EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~3_combout\,
	datac => \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:23:xor_gatej|C~0_combout\,
	datad => \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:21:xor_gatej|C~0_combout\,
	combout => \EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:23:full_adderi|xor1|C~combout\);

-- Location: LCCOMB_X36_Y19_N8
\EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:21:full_adderi|xor1|C\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:21:full_adderi|xor1|C~combout\ = \EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~3_combout\ $ (\EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:21:xor_gatej|C~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~3_combout\,
	datad => \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:21:xor_gatej|C~0_combout\,
	combout => \EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:21:full_adderi|xor1|C~combout\);

-- Location: LCCOMB_X36_Y19_N2
\EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:22:full_adderi|xor1|C\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:22:full_adderi|xor1|C~combout\ = \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:22:xor_gatej|C~0_combout\ $ (((\EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~3_combout\ & 
-- \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:21:xor_gatej|C~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:22:xor_gatej|C~0_combout\,
	datab => \EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~3_combout\,
	datad => \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:21:xor_gatej|C~0_combout\,
	combout => \EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:22:full_adderi|xor1|C~combout\);

-- Location: LCCOMB_X36_Y19_N18
\EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~4_combout\ = (!\EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:24:full_adderi|xor1|C~combout\ & (!\EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:23:full_adderi|xor1|C~combout\ & 
-- (!\EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:21:full_adderi|xor1|C~combout\ & !\EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:22:full_adderi|xor1|C~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:24:full_adderi|xor1|C~combout\,
	datab => \EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:23:full_adderi|xor1|C~combout\,
	datac => \EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:21:full_adderi|xor1|C~combout\,
	datad => \EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:22:full_adderi|xor1|C~combout\,
	combout => \EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~4_combout\);

-- Location: LCCOMB_X36_Y19_N28
\EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~5_combout\ = (\EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~2_combout\) # ((\EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:17:full_adderi|xor1|C~combout\) # ((\EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~1_combout\) # 
-- (!\EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~2_combout\,
	datab => \EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:17:full_adderi|xor1|C~combout\,
	datac => \EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~1_combout\,
	datad => \EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~4_combout\,
	combout => \EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~5_combout\);

-- Location: LCCOMB_X34_Y19_N20
\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[2]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[2]~13_combout\ = (\EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~4_combout\ & ((\EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:17:full_adderi|xor1|C~combout\) # (\EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:17:full_adderi|xor1|C~combout\,
	datac => \EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~1_combout\,
	datad => \EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~4_combout\,
	combout => \EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[2]~13_combout\);

-- Location: LCFF_X31_Y15_N19
\DF2|q[63]~_Duplicate_2\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \DF2|q~204_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF2|q[63]~_Duplicate_2_regout\);

-- Location: LCCOMB_X37_Y12_N30
\EXE|IEEE_ADD|swap_uu|exit1[8]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|swap_uu|exit1[8]~15_combout\ = (\EXE|IEEE_ADD|exp_sub_uu|LessThan0~14_combout\ & ((\DF2|q[63]~_Duplicate_2_regout\))) # (!\EXE|IEEE_ADD|exp_sub_uu|LessThan0~14_combout\ & (\DF2|q[95]~_Duplicate_2_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF2|q[95]~_Duplicate_2_regout\,
	datab => \EXE|IEEE_ADD|exp_sub_uu|LessThan0~14_combout\,
	datad => \DF2|q[63]~_Duplicate_2_regout\,
	combout => \EXE|IEEE_ADD|swap_uu|exit1[8]~15_combout\);

-- Location: LCFF_X30_Y15_N13
\DF2|q[65]~_Duplicate_2\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \DF2|q~207_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF2|q[65]~_Duplicate_2_regout\);

-- Location: LCFF_X30_Y15_N31
\DF2|q[97]~_Duplicate_2\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF2|q~176_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF2|q[97]~_Duplicate_2_regout\);

-- Location: LCCOMB_X30_Y15_N12
\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~69\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~69_combout\ = (\EXE|IEEE_ADD|exp_sub_uu|LessThan0~14_combout\ & ((\DF2|q[97]~_Duplicate_2_regout\))) # (!\EXE|IEEE_ADD|exp_sub_uu|LessThan0~14_combout\ & (\DF2|q[65]~_Duplicate_2_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|IEEE_ADD|exp_sub_uu|LessThan0~14_combout\,
	datac => \DF2|q[65]~_Duplicate_2_regout\,
	datad => \DF2|q[97]~_Duplicate_2_regout\,
	combout => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~69_combout\);

-- Location: LCCOMB_X30_Y15_N0
\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~70\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~70_combout\ = (\EXE|IEEE_ADD|exp_sub_uu|size[0]~2_combout\ & (\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~68_combout\)) # (!\EXE|IEEE_ADD|exp_sub_uu|size[0]~2_combout\ & 
-- ((\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~69_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|exp_sub_uu|size[0]~2_combout\,
	datab => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~68_combout\,
	datad => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~69_combout\,
	combout => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~70_combout\);

-- Location: LCCOMB_X31_Y15_N18
\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~72\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~72_combout\ = (\EXE|IEEE_ADD|exp_sub_uu|LessThan0~14_combout\ & (\DF2|q[95]~_Duplicate_2_regout\)) # (!\EXE|IEEE_ADD|exp_sub_uu|LessThan0~14_combout\ & ((\DF2|q[63]~_Duplicate_2_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF2|q[95]~_Duplicate_2_regout\,
	datac => \DF2|q[63]~_Duplicate_2_regout\,
	datad => \EXE|IEEE_ADD|exp_sub_uu|LessThan0~14_combout\,
	combout => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~72_combout\);

-- Location: LCCOMB_X31_Y15_N30
\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~73\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~73_combout\ = (\EXE|IEEE_ADD|exp_sub_uu|size[0]~2_combout\ & (\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~71_combout\)) # (!\EXE|IEEE_ADD|exp_sub_uu|size[0]~2_combout\ & 
-- ((\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~72_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~71_combout\,
	datab => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~72_combout\,
	datac => \EXE|IEEE_ADD|exp_sub_uu|size[0]~2_combout\,
	combout => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~73_combout\);

-- Location: LCCOMB_X35_Y16_N12
\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~74\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~74_combout\ = (\EXE|IEEE_ADD|exp_sub_uu|size[1]~3_combout\ & (\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~70_combout\)) # (!\EXE|IEEE_ADD|exp_sub_uu|size[1]~3_combout\ & 
-- ((\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~73_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|IEEE_ADD|exp_sub_uu|size[1]~3_combout\,
	datac => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~70_combout\,
	datad => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~73_combout\,
	combout => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~74_combout\);

-- Location: LCCOMB_X35_Y16_N30
\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~75\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~75_combout\ = (\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~67_combout\) # ((!\EXE|IEEE_ADD|exp_sub_uu|size[2]~4_combout\ & \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~74_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~67_combout\,
	datac => \EXE|IEEE_ADD|exp_sub_uu|size[2]~4_combout\,
	datad => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~74_combout\,
	combout => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~75_combout\);

-- Location: LCCOMB_X37_Y15_N4
\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~126\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~126_combout\ = (\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~53_combout\) # ((\EXE|IEEE_ADD|exp_sub_uu|size[2]~4_combout\ & \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~58_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~53_combout\,
	datac => \EXE|IEEE_ADD|exp_sub_uu|size[2]~4_combout\,
	datad => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~58_combout\,
	combout => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~126_combout\);

-- Location: LCCOMB_X37_Y15_N6
\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~127\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~127_combout\ = (\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~77_combout\ & ((\EXE|IEEE_ADD|exp_sub_uu|size[3]~0_combout\ & ((\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~126_combout\))) # 
-- (!\EXE|IEEE_ADD|exp_sub_uu|size[3]~0_combout\ & (\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~75_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~77_combout\,
	datab => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~75_combout\,
	datac => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~126_combout\,
	datad => \EXE|IEEE_ADD|exp_sub_uu|size[3]~0_combout\,
	combout => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~127_combout\);

-- Location: LCCOMB_X37_Y15_N26
\EXE|IEEE_ADD|swap2_uu|exit1[8]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|swap2_uu|exit1[8]~10_combout\ = (\EXE|IEEE_ADD|swap2_uu|should_swap~0_combout\ & ((\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~127_combout\))) # (!\EXE|IEEE_ADD|swap2_uu|should_swap~0_combout\ & 
-- (\EXE|IEEE_ADD|swap_uu|exit1[8]~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|IEEE_ADD|swap_uu|exit1[8]~15_combout\,
	datac => \EXE|IEEE_ADD|swap2_uu|should_swap~0_combout\,
	datad => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~127_combout\,
	combout => \EXE|IEEE_ADD|swap2_uu|exit1[8]~10_combout\);

-- Location: LCCOMB_X37_Y15_N24
\EXE|IEEE_ADD|swap2_uu|exit2[8]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|swap2_uu|exit2[8]~14_combout\ = (\EXE|IEEE_ADD|swap2_uu|should_swap~0_combout\ & (\EXE|IEEE_ADD|swap_uu|exit1[8]~15_combout\)) # (!\EXE|IEEE_ADD|swap2_uu|should_swap~0_combout\ & 
-- ((\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~127_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|IEEE_ADD|swap_uu|exit1[8]~15_combout\,
	datac => \EXE|IEEE_ADD|swap2_uu|should_swap~0_combout\,
	datad => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~127_combout\,
	combout => \EXE|IEEE_ADD|swap2_uu|exit2[8]~14_combout\);

-- Location: LCCOMB_X37_Y18_N2
\EXE|IEEE_ADD|adder_uu|Array_Of_FAs:8:full_adderi|or1|C~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|adder_uu|Array_Of_FAs:8:full_adderi|or1|C~0_combout\ = (\EXE|IEEE_ADD|adder_uu|Array_Of_FAs:7:full_adderi|or1|C~0_combout\ & ((\EXE|IEEE_ADD|swap2_uu|exit1[8]~10_combout\) # (\EXE|IEEE_ADD|swap2_uu|exit2[8]~14_combout\ $ 
-- (\EXE|IEEE_ADD|Sign_computation_uu|sign_substract~combout\)))) # (!\EXE|IEEE_ADD|adder_uu|Array_Of_FAs:7:full_adderi|or1|C~0_combout\ & (\EXE|IEEE_ADD|swap2_uu|exit1[8]~10_combout\ & (\EXE|IEEE_ADD|swap2_uu|exit2[8]~14_combout\ $ 
-- (\EXE|IEEE_ADD|Sign_computation_uu|sign_substract~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|adder_uu|Array_Of_FAs:7:full_adderi|or1|C~0_combout\,
	datab => \EXE|IEEE_ADD|swap2_uu|exit1[8]~10_combout\,
	datac => \EXE|IEEE_ADD|swap2_uu|exit2[8]~14_combout\,
	datad => \EXE|IEEE_ADD|Sign_computation_uu|sign_substract~combout\,
	combout => \EXE|IEEE_ADD|adder_uu|Array_Of_FAs:8:full_adderi|or1|C~0_combout\);

-- Location: LCFF_X31_Y15_N21
\DF2|q[64]~_Duplicate_2\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \DF2|q~206_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF2|q[64]~_Duplicate_2_regout\);

-- Location: LCCOMB_X31_Y15_N20
\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~71\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~71_combout\ = (\EXE|IEEE_ADD|exp_sub_uu|LessThan0~14_combout\ & (\DF2|q[96]~_Duplicate_2_regout\)) # (!\EXE|IEEE_ADD|exp_sub_uu|LessThan0~14_combout\ & ((\DF2|q[64]~_Duplicate_2_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DF2|q[96]~_Duplicate_2_regout\,
	datac => \DF2|q[64]~_Duplicate_2_regout\,
	datad => \EXE|IEEE_ADD|exp_sub_uu|LessThan0~14_combout\,
	combout => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~71_combout\);

-- Location: LCCOMB_X31_Y15_N24
\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~122\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~122_combout\ = (\EXE|IEEE_ADD|exp_sub_uu|size[0]~2_combout\ & (\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~69_combout\)) # (!\EXE|IEEE_ADD|exp_sub_uu|size[0]~2_combout\ & 
-- ((\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~71_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~69_combout\,
	datab => \EXE|IEEE_ADD|exp_sub_uu|size[0]~2_combout\,
	datac => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~71_combout\,
	combout => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~122_combout\);

-- Location: LCCOMB_X31_Y15_N26
\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~123\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~123_combout\ = (\EXE|IEEE_ADD|exp_sub_uu|size[1]~3_combout\ & ((\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~113_combout\))) # (!\EXE|IEEE_ADD|exp_sub_uu|size[1]~3_combout\ & 
-- (\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~122_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|IEEE_ADD|exp_sub_uu|size[1]~3_combout\,
	datac => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~122_combout\,
	datad => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~113_combout\,
	combout => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~123_combout\);

-- Location: LCCOMB_X37_Y15_N16
\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~124\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~124_combout\ = (\EXE|IEEE_ADD|exp_sub_uu|size[2]~4_combout\ & (\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~121_combout\)) # (!\EXE|IEEE_ADD|exp_sub_uu|size[2]~4_combout\ & 
-- ((\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~123_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|exp_sub_uu|size[2]~4_combout\,
	datac => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~121_combout\,
	datad => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~123_combout\,
	combout => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~124_combout\);

-- Location: LCCOMB_X37_Y15_N18
\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~125\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~125_combout\ = (\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~77_combout\ & ((\EXE|IEEE_ADD|exp_sub_uu|size[3]~0_combout\ & (\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~90_combout\)) # 
-- (!\EXE|IEEE_ADD|exp_sub_uu|size[3]~0_combout\ & ((\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~124_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~77_combout\,
	datab => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~90_combout\,
	datac => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~124_combout\,
	datad => \EXE|IEEE_ADD|exp_sub_uu|size[3]~0_combout\,
	combout => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~125_combout\);

-- Location: LCCOMB_X38_Y15_N2
\EXE|IEEE_ADD|swap_uu|exit1[9]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|swap_uu|exit1[9]~14_combout\ = (\EXE|IEEE_ADD|exp_sub_uu|LessThan0~14_combout\ & ((\DF2|q[64]~_Duplicate_2_regout\))) # (!\EXE|IEEE_ADD|exp_sub_uu|LessThan0~14_combout\ & (\DF2|q[96]~_Duplicate_2_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF2|q[96]~_Duplicate_2_regout\,
	datab => \DF2|q[64]~_Duplicate_2_regout\,
	datac => \EXE|IEEE_ADD|exp_sub_uu|LessThan0~14_combout\,
	combout => \EXE|IEEE_ADD|swap_uu|exit1[9]~14_combout\);

-- Location: LCCOMB_X37_Y15_N20
\EXE|IEEE_ADD|swap2_uu|exit1[9]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|swap2_uu|exit1[9]~11_combout\ = (\EXE|IEEE_ADD|swap2_uu|should_swap~0_combout\ & (\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~125_combout\)) # (!\EXE|IEEE_ADD|swap2_uu|should_swap~0_combout\ & 
-- ((\EXE|IEEE_ADD|swap_uu|exit1[9]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~125_combout\,
	datac => \EXE|IEEE_ADD|swap2_uu|should_swap~0_combout\,
	datad => \EXE|IEEE_ADD|swap_uu|exit1[9]~14_combout\,
	combout => \EXE|IEEE_ADD|swap2_uu|exit1[9]~11_combout\);

-- Location: LCCOMB_X37_Y18_N12
\EXE|IEEE_ADD|adder_uu|Array_Of_FAs:9:full_adderi|or1|C~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|adder_uu|Array_Of_FAs:9:full_adderi|or1|C~0_combout\ = (\EXE|IEEE_ADD|adder_uu|Array_Of_FAs:8:full_adderi|or1|C~0_combout\ & ((\EXE|IEEE_ADD|swap2_uu|exit1[9]~11_combout\) # (\EXE|IEEE_ADD|swap2_uu|exit2[9]~13_combout\ $ 
-- (\EXE|IEEE_ADD|Sign_computation_uu|sign_substract~combout\)))) # (!\EXE|IEEE_ADD|adder_uu|Array_Of_FAs:8:full_adderi|or1|C~0_combout\ & (\EXE|IEEE_ADD|swap2_uu|exit1[9]~11_combout\ & (\EXE|IEEE_ADD|swap2_uu|exit2[9]~13_combout\ $ 
-- (\EXE|IEEE_ADD|Sign_computation_uu|sign_substract~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|swap2_uu|exit2[9]~13_combout\,
	datab => \EXE|IEEE_ADD|adder_uu|Array_Of_FAs:8:full_adderi|or1|C~0_combout\,
	datac => \EXE|IEEE_ADD|swap2_uu|exit1[9]~11_combout\,
	datad => \EXE|IEEE_ADD|Sign_computation_uu|sign_substract~combout\,
	combout => \EXE|IEEE_ADD|adder_uu|Array_Of_FAs:9:full_adderi|or1|C~0_combout\);

-- Location: LCCOMB_X37_Y19_N16
\EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:10:xor_gatej|C~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:10:xor_gatej|C~2_combout\ = \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:10:xor_gatej|C~3_combout\ $ (\EXE|IEEE_ADD|adder_uu|Array_Of_FAs:9:full_adderi|or1|C~0_combout\ $ 
-- (((\EXE|IEEE_ADD|Sign_computation_uu|sign_substract~combout\ & \EXE|IEEE_ADD|adder_uu|Array_Of_FAs:23:full_adderi|or1|C~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:10:xor_gatej|C~3_combout\,
	datab => \EXE|IEEE_ADD|Sign_computation_uu|sign_substract~combout\,
	datac => \EXE|IEEE_ADD|adder_uu|Array_Of_FAs:9:full_adderi|or1|C~0_combout\,
	datad => \EXE|IEEE_ADD|adder_uu|Array_Of_FAs:23:full_adderi|or1|C~0_combout\,
	combout => \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:10:xor_gatej|C~2_combout\);

-- Location: LCCOMB_X36_Y18_N24
\EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:10:full_adderi|and2|C~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:10:full_adderi|and2|C~0_combout\ = (\EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:7:xor_gatej|C~0_combout\ & (\EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:6:xor_gatej|C~0_combout\ & 
-- (\EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:10:xor_gatej|C~2_combout\ & \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:5:xor_gatej|C~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:7:xor_gatej|C~0_combout\,
	datab => \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:6:xor_gatej|C~0_combout\,
	datac => \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:10:xor_gatej|C~2_combout\,
	datad => \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:5:xor_gatej|C~0_combout\,
	combout => \EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:10:full_adderi|and2|C~0_combout\);

-- Location: LCCOMB_X37_Y19_N8
\EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:9:xor_gatej|C~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:9:xor_gatej|C~2_combout\ = \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:9:xor_gatej|C~3_combout\ $ (\EXE|IEEE_ADD|adder_uu|Array_Of_FAs:8:full_adderi|or1|C~0_combout\ $ 
-- (((\EXE|IEEE_ADD|Sign_computation_uu|sign_substract~combout\ & \EXE|IEEE_ADD|adder_uu|Array_Of_FAs:23:full_adderi|or1|C~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:9:xor_gatej|C~3_combout\,
	datab => \EXE|IEEE_ADD|adder_uu|Array_Of_FAs:8:full_adderi|or1|C~0_combout\,
	datac => \EXE|IEEE_ADD|Sign_computation_uu|sign_substract~combout\,
	datad => \EXE|IEEE_ADD|adder_uu|Array_Of_FAs:23:full_adderi|or1|C~0_combout\,
	combout => \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:9:xor_gatej|C~2_combout\);

-- Location: LCCOMB_X36_Y18_N18
\EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:10:full_adderi|and2|C\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:10:full_adderi|and2|C~combout\ = (\EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:8:xor_gatej|C~2_combout\ & (\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[1]~1_combout\ & 
-- (\EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:10:full_adderi|and2|C~0_combout\ & \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:9:xor_gatej|C~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:8:xor_gatej|C~2_combout\,
	datab => \EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[1]~1_combout\,
	datac => \EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:10:full_adderi|and2|C~0_combout\,
	datad => \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:9:xor_gatej|C~2_combout\,
	combout => \EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:10:full_adderi|and2|C~combout\);

-- Location: LCCOMB_X37_Y15_N22
\EXE|IEEE_ADD|swap2_uu|exit1[12]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|swap2_uu|exit1[12]~14_combout\ = (\EXE|IEEE_ADD|swap2_uu|should_swap~0_combout\ & (\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~77_combout\ & (\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~111_combout\))) # 
-- (!\EXE|IEEE_ADD|swap2_uu|should_swap~0_combout\ & (((\EXE|IEEE_ADD|swap_uu|exit1[12]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~77_combout\,
	datab => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~111_combout\,
	datac => \EXE|IEEE_ADD|swap2_uu|should_swap~0_combout\,
	datad => \EXE|IEEE_ADD|swap_uu|exit1[12]~11_combout\,
	combout => \EXE|IEEE_ADD|swap2_uu|exit1[12]~14_combout\);

-- Location: LCCOMB_X37_Y15_N8
\EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:12:xor_gatej|C~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:12:xor_gatej|C~0_combout\ = \EXE|IEEE_ADD|adder_uu|Array_Of_FAs:24:full_adderi|and2|C~combout\ $ (\EXE|IEEE_ADD|swap2_uu|exit2[12]~10_combout\ $ (\EXE|IEEE_ADD|adder_uu|Array_Of_FAs:11:full_adderi|or1|C~0_combout\ $ 
-- (\EXE|IEEE_ADD|swap2_uu|exit1[12]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|adder_uu|Array_Of_FAs:24:full_adderi|and2|C~combout\,
	datab => \EXE|IEEE_ADD|swap2_uu|exit2[12]~10_combout\,
	datac => \EXE|IEEE_ADD|adder_uu|Array_Of_FAs:11:full_adderi|or1|C~0_combout\,
	datad => \EXE|IEEE_ADD|swap2_uu|exit1[12]~14_combout\,
	combout => \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:12:xor_gatej|C~0_combout\);

-- Location: LCCOMB_X37_Y19_N18
\EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:7:full_adderi|and2|C~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:7:full_adderi|and2|C~0_combout\ = (\EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:7:xor_gatej|C~0_combout\ & (\EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:6:xor_gatej|C~0_combout\ & 
-- (\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[1]~1_combout\ & \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:5:xor_gatej|C~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:7:xor_gatej|C~0_combout\,
	datab => \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:6:xor_gatej|C~0_combout\,
	datac => \EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[1]~1_combout\,
	datad => \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:5:xor_gatej|C~0_combout\,
	combout => \EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:7:full_adderi|and2|C~0_combout\);

-- Location: LCFF_X27_Y15_N5
\DF2|q[94]~_Duplicate_2\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF2|q~169_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF2|q[94]~_Duplicate_2_regout\);

-- Location: LCFF_X31_Y15_N1
\DF2|q[62]~_Duplicate_2\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \DF2|q~200_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF2|q[62]~_Duplicate_2_regout\);

-- Location: LCCOMB_X31_Y15_N0
\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~38_combout\ = (\EXE|IEEE_ADD|exp_sub_uu|LessThan0~14_combout\ & (\DF2|q[94]~_Duplicate_2_regout\)) # (!\EXE|IEEE_ADD|exp_sub_uu|LessThan0~14_combout\ & ((\DF2|q[62]~_Duplicate_2_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DF2|q[94]~_Duplicate_2_regout\,
	datac => \DF2|q[62]~_Duplicate_2_regout\,
	datad => \EXE|IEEE_ADD|exp_sub_uu|LessThan0~14_combout\,
	combout => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~38_combout\);

-- Location: LCCOMB_X31_Y15_N28
\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~129\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~129_combout\ = (\EXE|IEEE_ADD|exp_sub_uu|size[0]~2_combout\ & (\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~72_combout\)) # (!\EXE|IEEE_ADD|exp_sub_uu|size[0]~2_combout\ & 
-- ((\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~38_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~72_combout\,
	datac => \EXE|IEEE_ADD|exp_sub_uu|size[0]~2_combout\,
	datad => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~38_combout\,
	combout => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~129_combout\);

-- Location: LCCOMB_X31_Y15_N14
\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~130\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~130_combout\ = (\EXE|IEEE_ADD|exp_sub_uu|size[1]~3_combout\ & (\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~122_combout\)) # (!\EXE|IEEE_ADD|exp_sub_uu|size[1]~3_combout\ & 
-- ((\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~129_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|IEEE_ADD|exp_sub_uu|size[1]~3_combout\,
	datac => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~122_combout\,
	datad => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~129_combout\,
	combout => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~130_combout\);

-- Location: LCCOMB_X37_Y16_N22
\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~128\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~128_combout\ = (\EXE|IEEE_ADD|exp_sub_uu|size[4]~1_combout\) # ((!\EXE|IEEE_ADD|exp_sub_uu|size[3]~0_combout\ & \EXE|IEEE_ADD|exp_sub_uu|size[2]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|exp_sub_uu|size[3]~0_combout\,
	datab => \EXE|IEEE_ADD|exp_sub_uu|size[4]~1_combout\,
	datac => \EXE|IEEE_ADD|exp_sub_uu|size[2]~4_combout\,
	combout => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~128_combout\);

-- Location: LCCOMB_X39_Y15_N30
\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~131\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~131_combout\ = (\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~164_combout\ & (((\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~128_combout\)))) # (!\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~164_combout\ 
-- & ((\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~128_combout\ & (\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~114_combout\)) # (!\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~128_combout\ & 
-- ((\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~130_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~164_combout\,
	datab => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~114_combout\,
	datac => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~130_combout\,
	datad => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~128_combout\,
	combout => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~131_combout\);

-- Location: LCCOMB_X39_Y15_N16
\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~78\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~78_combout\ = (!\EXE|IEEE_ADD|exp_sub_uu|size[2]~4_combout\ & (!\EXE|IEEE_ADD|exp_sub_uu|size[1]~3_combout\ & (!\EXE|IEEE_ADD|exp_sub_uu|size[0]~2_combout\ & !\EXE|IEEE_ADD|exp_sub_uu|size[3]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|exp_sub_uu|size[2]~4_combout\,
	datab => \EXE|IEEE_ADD|exp_sub_uu|size[1]~3_combout\,
	datac => \EXE|IEEE_ADD|exp_sub_uu|size[0]~2_combout\,
	datad => \EXE|IEEE_ADD|exp_sub_uu|size[3]~0_combout\,
	combout => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~78_combout\);

-- Location: LCCOMB_X39_Y15_N8
\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~132\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~132_combout\ = (\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~164_combout\ & ((\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~131_combout\ & (\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~78_combout\)) # 
-- (!\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~131_combout\ & ((\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~98_combout\))))) # (!\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~164_combout\ & 
-- (\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~131_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~164_combout\,
	datab => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~131_combout\,
	datac => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~78_combout\,
	datad => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~98_combout\,
	combout => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~132_combout\);

-- Location: LCCOMB_X39_Y15_N2
\EXE|IEEE_ADD|swap2_uu|exit2[7]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|swap2_uu|exit2[7]~15_combout\ = (\EXE|IEEE_ADD|swap2_uu|should_swap~0_combout\ & (\EXE|IEEE_ADD|swap_uu|exit1[7]~16_combout\)) # (!\EXE|IEEE_ADD|swap2_uu|should_swap~0_combout\ & 
-- (((!\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~133_combout\ & \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~132_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|swap_uu|exit1[7]~16_combout\,
	datab => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~133_combout\,
	datac => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~132_combout\,
	datad => \EXE|IEEE_ADD|swap2_uu|should_swap~0_combout\,
	combout => \EXE|IEEE_ADD|swap2_uu|exit2[7]~15_combout\);

-- Location: LCCOMB_X35_Y15_N16
\EXE|IEEE_ADD|swap_uu|exit1[6]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|swap_uu|exit1[6]~17_combout\ = (\EXE|IEEE_ADD|exp_sub_uu|LessThan0~14_combout\ & (\DF2|q[61]~_Duplicate_2_regout\)) # (!\EXE|IEEE_ADD|exp_sub_uu|LessThan0~14_combout\ & ((\DF2|q[93]~_Duplicate_2_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|IEEE_ADD|exp_sub_uu|LessThan0~14_combout\,
	datac => \DF2|q[61]~_Duplicate_2_regout\,
	datad => \DF2|q[93]~_Duplicate_2_regout\,
	combout => \EXE|IEEE_ADD|swap_uu|exit1[6]~17_combout\);

-- Location: LCCOMB_X31_Y17_N30
\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~164\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~164_combout\ = (\EXE|IEEE_ADD|exp_sub_uu|size[4]~1_combout\) # ((\EXE|IEEE_ADD|exp_sub_uu|LessThan0~14_combout\ & ((\EXE|IEEE_ADD|exp_sub_uu|Add1~6_combout\))) # 
-- (!\EXE|IEEE_ADD|exp_sub_uu|LessThan0~14_combout\ & (\EXE|IEEE_ADD|exp_sub_uu|Add0~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|exp_sub_uu|LessThan0~14_combout\,
	datab => \EXE|IEEE_ADD|exp_sub_uu|Add0~6_combout\,
	datac => \EXE|IEEE_ADD|exp_sub_uu|Add1~6_combout\,
	datad => \EXE|IEEE_ADD|exp_sub_uu|size[4]~1_combout\,
	combout => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~164_combout\);

-- Location: LCCOMB_X37_Y16_N0
\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~134\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~134_combout\ = (\EXE|IEEE_ADD|exp_sub_uu|size[1]~3_combout\ & ((\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~73_combout\))) # (!\EXE|IEEE_ADD|exp_sub_uu|size[1]~3_combout\ & 
-- (\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~40_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~40_combout\,
	datac => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~73_combout\,
	datad => \EXE|IEEE_ADD|exp_sub_uu|size[1]~3_combout\,
	combout => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~134_combout\);

-- Location: LCCOMB_X37_Y16_N26
\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~135\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~135_combout\ = (\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~128_combout\ & (((\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~164_combout\)))) # (!\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~128_combout\ 
-- & ((\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~164_combout\ & (\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~103_combout\)) # (!\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~164_combout\ & 
-- ((\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~134_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~103_combout\,
	datab => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~128_combout\,
	datac => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~164_combout\,
	datad => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~134_combout\,
	combout => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~135_combout\);

-- Location: LCCOMB_X37_Y16_N20
\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~136\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~136_combout\ = (\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~163_combout\ & (!\EXE|IEEE_ADD|exp_sub_uu|size[1]~3_combout\ & \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~162_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~163_combout\,
	datab => \EXE|IEEE_ADD|exp_sub_uu|size[1]~3_combout\,
	datad => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~162_combout\,
	combout => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~136_combout\);

-- Location: LCCOMB_X37_Y16_N14
\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~137\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~137_combout\ = (\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~135_combout\ & (((\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~136_combout\) # 
-- (!\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~128_combout\)))) # (!\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~135_combout\ & (\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~118_combout\ & 
-- ((\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~128_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~118_combout\,
	datab => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~135_combout\,
	datac => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~136_combout\,
	datad => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~128_combout\,
	combout => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~137_combout\);

-- Location: LCCOMB_X37_Y16_N28
\EXE|IEEE_ADD|swap2_uu|exit1[6]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|swap2_uu|exit1[6]~8_combout\ = (\EXE|IEEE_ADD|swap2_uu|should_swap~0_combout\ & (((\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~137_combout\ & !\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~133_combout\)))) # 
-- (!\EXE|IEEE_ADD|swap2_uu|should_swap~0_combout\ & (\EXE|IEEE_ADD|swap_uu|exit1[6]~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|swap2_uu|should_swap~0_combout\,
	datab => \EXE|IEEE_ADD|swap_uu|exit1[6]~17_combout\,
	datac => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~137_combout\,
	datad => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~133_combout\,
	combout => \EXE|IEEE_ADD|swap2_uu|exit1[6]~8_combout\);

-- Location: LCCOMB_X37_Y18_N22
\EXE|IEEE_ADD|adder_uu|Array_Of_FAs:6:full_adderi|or1|C~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|adder_uu|Array_Of_FAs:6:full_adderi|or1|C~0_combout\ = (\EXE|IEEE_ADD|adder_uu|Array_Of_FAs:5:full_adderi|or1|C~0_combout\ & ((\EXE|IEEE_ADD|swap2_uu|exit1[6]~8_combout\) # (\EXE|IEEE_ADD|swap2_uu|exit2[6]~16_combout\ $ 
-- (\EXE|IEEE_ADD|Sign_computation_uu|sign_substract~combout\)))) # (!\EXE|IEEE_ADD|adder_uu|Array_Of_FAs:5:full_adderi|or1|C~0_combout\ & (\EXE|IEEE_ADD|swap2_uu|exit1[6]~8_combout\ & (\EXE|IEEE_ADD|swap2_uu|exit2[6]~16_combout\ $ 
-- (\EXE|IEEE_ADD|Sign_computation_uu|sign_substract~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|swap2_uu|exit2[6]~16_combout\,
	datab => \EXE|IEEE_ADD|Sign_computation_uu|sign_substract~combout\,
	datac => \EXE|IEEE_ADD|adder_uu|Array_Of_FAs:5:full_adderi|or1|C~0_combout\,
	datad => \EXE|IEEE_ADD|swap2_uu|exit1[6]~8_combout\,
	combout => \EXE|IEEE_ADD|adder_uu|Array_Of_FAs:6:full_adderi|or1|C~0_combout\);

-- Location: LCCOMB_X37_Y18_N0
\EXE|IEEE_ADD|adder_uu|Array_Of_FAs:7:full_adderi|or1|C~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|adder_uu|Array_Of_FAs:7:full_adderi|or1|C~0_combout\ = (\EXE|IEEE_ADD|swap2_uu|exit1[7]~9_combout\ & ((\EXE|IEEE_ADD|adder_uu|Array_Of_FAs:6:full_adderi|or1|C~0_combout\) # (\EXE|IEEE_ADD|Sign_computation_uu|sign_substract~combout\ $ 
-- (\EXE|IEEE_ADD|swap2_uu|exit2[7]~15_combout\)))) # (!\EXE|IEEE_ADD|swap2_uu|exit1[7]~9_combout\ & (\EXE|IEEE_ADD|adder_uu|Array_Of_FAs:6:full_adderi|or1|C~0_combout\ & (\EXE|IEEE_ADD|Sign_computation_uu|sign_substract~combout\ $ 
-- (\EXE|IEEE_ADD|swap2_uu|exit2[7]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|swap2_uu|exit1[7]~9_combout\,
	datab => \EXE|IEEE_ADD|Sign_computation_uu|sign_substract~combout\,
	datac => \EXE|IEEE_ADD|swap2_uu|exit2[7]~15_combout\,
	datad => \EXE|IEEE_ADD|adder_uu|Array_Of_FAs:6:full_adderi|or1|C~0_combout\,
	combout => \EXE|IEEE_ADD|adder_uu|Array_Of_FAs:7:full_adderi|or1|C~0_combout\);

-- Location: LCFF_X27_Y15_N3
\DF2|q[95]~_Duplicate_2\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF2|q~173_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF2|q[95]~_Duplicate_2_regout\);

-- Location: LCCOMB_X37_Y15_N12
\EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:8:xor_gatej|C~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:8:xor_gatej|C~3_combout\ = \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~127_combout\ $ (((\EXE|IEEE_ADD|exp_sub_uu|LessThan0~14_combout\ & ((\DF2|q[63]~_Duplicate_2_regout\))) # 
-- (!\EXE|IEEE_ADD|exp_sub_uu|LessThan0~14_combout\ & (\DF2|q[95]~_Duplicate_2_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|exp_sub_uu|LessThan0~14_combout\,
	datab => \DF2|q[95]~_Duplicate_2_regout\,
	datac => \DF2|q[63]~_Duplicate_2_regout\,
	datad => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~127_combout\,
	combout => \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:8:xor_gatej|C~3_combout\);

-- Location: LCCOMB_X37_Y19_N12
\EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:8:xor_gatej|C~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:8:xor_gatej|C~2_combout\ = \EXE|IEEE_ADD|adder_uu|Array_Of_FAs:7:full_adderi|or1|C~0_combout\ $ (\EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:8:xor_gatej|C~3_combout\ $ 
-- (((\EXE|IEEE_ADD|adder_uu|Array_Of_FAs:23:full_adderi|or1|C~0_combout\ & \EXE|IEEE_ADD|Sign_computation_uu|sign_substract~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|adder_uu|Array_Of_FAs:23:full_adderi|or1|C~0_combout\,
	datab => \EXE|IEEE_ADD|adder_uu|Array_Of_FAs:7:full_adderi|or1|C~0_combout\,
	datac => \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:8:xor_gatej|C~3_combout\,
	datad => \EXE|IEEE_ADD|Sign_computation_uu|sign_substract~combout\,
	combout => \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:8:xor_gatej|C~2_combout\);

-- Location: LCCOMB_X37_Y19_N2
\EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:10:full_adderi|xor1|C\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:10:full_adderi|xor1|C~combout\ = \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:10:xor_gatej|C~2_combout\ $ (((\EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:7:full_adderi|and2|C~0_combout\ & 
-- (\EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:9:xor_gatej|C~2_combout\ & \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:8:xor_gatej|C~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:10:xor_gatej|C~2_combout\,
	datab => \EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:7:full_adderi|and2|C~0_combout\,
	datac => \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:9:xor_gatej|C~2_combout\,
	datad => \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:8:xor_gatej|C~2_combout\,
	combout => \EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:10:full_adderi|xor1|C~combout\);

-- Location: LCCOMB_X37_Y19_N28
\EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~6_combout\ = (\EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:10:full_adderi|xor1|C~combout\) # ((\EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:11:xor_gatej|C~0_combout\ & 
-- ((!\EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:12:xor_gatej|C~0_combout\) # (!\EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:10:full_adderi|and2|C~combout\))) # (!\EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:11:xor_gatej|C~0_combout\ & 
-- ((\EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:10:full_adderi|and2|C~combout\) # (\EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:12:xor_gatej|C~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:11:xor_gatej|C~0_combout\,
	datab => \EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:10:full_adderi|and2|C~combout\,
	datac => \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:12:xor_gatej|C~0_combout\,
	datad => \EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:10:full_adderi|xor1|C~combout\,
	combout => \EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~6_combout\);

-- Location: LCCOMB_X35_Y19_N26
\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[2]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[2]~14_combout\ = (\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[2]~13_combout\) # ((!\EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:13:full_adderi|xor1|C~combout\ & 
-- (!\EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~5_combout\ & \EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:13:full_adderi|xor1|C~combout\,
	datab => \EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~5_combout\,
	datac => \EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[2]~13_combout\,
	datad => \EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~6_combout\,
	combout => \EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[2]~14_combout\);

-- Location: LCCOMB_X37_Y19_N6
\EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:9:full_adderi|xor1|C\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:9:full_adderi|xor1|C~combout\ = \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:9:xor_gatej|C~2_combout\ $ (((\EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:7:full_adderi|and2|C~0_combout\ & 
-- \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:8:xor_gatej|C~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:7:full_adderi|and2|C~0_combout\,
	datac => \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:9:xor_gatej|C~2_combout\,
	datad => \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:8:xor_gatej|C~2_combout\,
	combout => \EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:9:full_adderi|xor1|C~combout\);

-- Location: LCCOMB_X36_Y18_N12
\EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~0_combout\ = (\EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:11:xor_gatej|C~0_combout\ & (\EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:10:full_adderi|and2|C~combout\ & 
-- \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:12:xor_gatej|C~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:11:xor_gatej|C~0_combout\,
	datab => \EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:10:full_adderi|and2|C~combout\,
	datad => \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:12:xor_gatej|C~0_combout\,
	combout => \EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~0_combout\);

-- Location: LCCOMB_X36_Y19_N22
\EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~7_combout\ = (\EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~6_combout\) # ((\EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~5_combout\) # (\EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~0_combout\ $ 
-- (\EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:13:xor_gatej|C~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~6_combout\,
	datab => \EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~0_combout\,
	datac => \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:13:xor_gatej|C~0_combout\,
	datad => \EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~5_combout\,
	combout => \EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~7_combout\);

-- Location: LCCOMB_X35_Y19_N28
\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[2]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[2]~15_combout\ = (\EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~7_combout\ & (((\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[2]~14_combout\)))) # (!\EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~7_combout\ & 
-- ((\EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:9:full_adderi|xor1|C~combout\) # ((\EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~9_combout\ & \EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[2]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~9_combout\,
	datab => \EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[2]~14_combout\,
	datac => \EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:9:full_adderi|xor1|C~combout\,
	datad => \EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~7_combout\,
	combout => \EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[2]~15_combout\);

-- Location: LCCOMB_X35_Y19_N30
\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[2]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[2]~16_combout\ = (\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[0]~2_combout\) # ((\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[2]~15_combout\) # ((\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[2]~3_combout\ & 
-- !\EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:5:full_adderi|xor1|C~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[2]~3_combout\,
	datab => \EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[0]~2_combout\,
	datac => \EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:5:full_adderi|xor1|C~combout\,
	datad => \EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[2]~15_combout\,
	combout => \EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[2]~16_combout\);

-- Location: LCCOMB_X35_Y19_N24
\EXE|IEEE_ADD|NandR_uu|Add0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|NandR_uu|Add0~0_combout\ = (\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[2]~16_combout\ & (\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[1]~10_combout\ & \EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[0]~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[2]~16_combout\,
	datac => \EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[1]~10_combout\,
	datad => \EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[0]~5_combout\,
	combout => \EXE|IEEE_ADD|NandR_uu|Add0~0_combout\);

-- Location: LCCOMB_X34_Y19_N18
\DF3|q[56]~105\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q[56]~105_combout\ = (\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[3]~19_combout\ & ((!\EXE|IEEE_ADD|NandR_uu|Add0~0_combout\) # (!\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[4]~12_combout\))) # 
-- (!\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[3]~19_combout\ & ((\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[4]~12_combout\) # (\EXE|IEEE_ADD|NandR_uu|Add0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[3]~19_combout\,
	datac => \EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[4]~12_combout\,
	datad => \EXE|IEEE_ADD|NandR_uu|Add0~0_combout\,
	combout => \DF3|q[56]~105_combout\);

-- Location: LCCOMB_X35_Y18_N4
\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~78\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~78_combout\ = (\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[0]~5_combout\ & (\EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:17:full_adderi|and2|C~combout\ $ ((\EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:18:xor_gatej|C~0_combout\)))) # 
-- (!\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[0]~5_combout\ & (((\EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:17:full_adderi|xor1|C~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101101001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:17:full_adderi|and2|C~combout\,
	datab => \EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[0]~5_combout\,
	datac => \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:18:xor_gatej|C~0_combout\,
	datad => \EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:17:full_adderi|xor1|C~combout\,
	combout => \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~78_combout\);

-- Location: LCCOMB_X35_Y17_N12
\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~79\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~79_combout\ = (\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~67_combout\ & ((\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~78_combout\) # (\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[1]~10_combout\ $ 
-- (\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[0]~5_combout\)))) # (!\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~67_combout\ & (\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~78_combout\ & (\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[1]~10_combout\ $ 
-- (!\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[0]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~67_combout\,
	datab => \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~78_combout\,
	datac => \EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[1]~10_combout\,
	datad => \EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[0]~5_combout\,
	combout => \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~79_combout\);

-- Location: LCCOMB_X30_Y15_N20
\EXE|IEEE_ADD|swap_uu|exit1[10]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|swap_uu|exit1[10]~13_combout\ = (\EXE|IEEE_ADD|exp_sub_uu|LessThan0~14_combout\ & (\DF2|q[65]~_Duplicate_2_regout\)) # (!\EXE|IEEE_ADD|exp_sub_uu|LessThan0~14_combout\ & ((\DF2|q[97]~_Duplicate_2_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF2|q[65]~_Duplicate_2_regout\,
	datac => \EXE|IEEE_ADD|exp_sub_uu|LessThan0~14_combout\,
	datad => \DF2|q[97]~_Duplicate_2_regout\,
	combout => \EXE|IEEE_ADD|swap_uu|exit1[10]~13_combout\);

-- Location: LCCOMB_X38_Y15_N0
\EXE|IEEE_ADD|swap2_uu|exit2[10]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|swap2_uu|exit2[10]~12_combout\ = (\EXE|IEEE_ADD|swap2_uu|should_swap~0_combout\ & ((\EXE|IEEE_ADD|swap_uu|exit1[10]~13_combout\))) # (!\EXE|IEEE_ADD|swap2_uu|should_swap~0_combout\ & 
-- (\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~120_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~120_combout\,
	datac => \EXE|IEEE_ADD|swap_uu|exit1[10]~13_combout\,
	datad => \EXE|IEEE_ADD|swap2_uu|should_swap~0_combout\,
	combout => \EXE|IEEE_ADD|swap2_uu|exit2[10]~12_combout\);

-- Location: LCCOMB_X38_Y17_N24
\EXE|IEEE_ADD|adder_uu|Array_Of_FAs:10:full_adderi|or1|C~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|adder_uu|Array_Of_FAs:10:full_adderi|or1|C~0_combout\ = (\EXE|IEEE_ADD|swap2_uu|exit1[10]~12_combout\ & ((\EXE|IEEE_ADD|adder_uu|Array_Of_FAs:9:full_adderi|or1|C~0_combout\) # (\EXE|IEEE_ADD|Sign_computation_uu|sign_substract~combout\ $ 
-- (\EXE|IEEE_ADD|swap2_uu|exit2[10]~12_combout\)))) # (!\EXE|IEEE_ADD|swap2_uu|exit1[10]~12_combout\ & (\EXE|IEEE_ADD|adder_uu|Array_Of_FAs:9:full_adderi|or1|C~0_combout\ & (\EXE|IEEE_ADD|Sign_computation_uu|sign_substract~combout\ $ 
-- (\EXE|IEEE_ADD|swap2_uu|exit2[10]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|swap2_uu|exit1[10]~12_combout\,
	datab => \EXE|IEEE_ADD|adder_uu|Array_Of_FAs:9:full_adderi|or1|C~0_combout\,
	datac => \EXE|IEEE_ADD|Sign_computation_uu|sign_substract~combout\,
	datad => \EXE|IEEE_ADD|swap2_uu|exit2[10]~12_combout\,
	combout => \EXE|IEEE_ADD|adder_uu|Array_Of_FAs:10:full_adderi|or1|C~0_combout\);

-- Location: LCCOMB_X39_Y17_N0
\EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:11:xor_gatej|C~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:11:xor_gatej|C~0_combout\ = \EXE|IEEE_ADD|adder_uu|Array_Of_FAs:24:full_adderi|and2|C~combout\ $ (\EXE|IEEE_ADD|swap2_uu|exit1[11]~13_combout\ $ (\EXE|IEEE_ADD|adder_uu|Array_Of_FAs:10:full_adderi|or1|C~0_combout\ $ 
-- (\EXE|IEEE_ADD|swap2_uu|exit2[11]~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|adder_uu|Array_Of_FAs:24:full_adderi|and2|C~combout\,
	datab => \EXE|IEEE_ADD|swap2_uu|exit1[11]~13_combout\,
	datac => \EXE|IEEE_ADD|adder_uu|Array_Of_FAs:10:full_adderi|or1|C~0_combout\,
	datad => \EXE|IEEE_ADD|swap2_uu|exit2[11]~11_combout\,
	combout => \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:11:xor_gatej|C~0_combout\);

-- Location: LCCOMB_X35_Y19_N4
\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~55_combout\ = (\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[0]~5_combout\ & (\EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:12:xor_gatej|C~0_combout\ $ (((\EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:10:full_adderi|and2|C~combout\ & 
-- \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:11:xor_gatej|C~0_combout\))))) # (!\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[0]~5_combout\ & (\EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:10:full_adderi|and2|C~combout\ $ 
-- (((\EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:11:xor_gatej|C~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:10:full_adderi|and2|C~combout\,
	datab => \EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[0]~5_combout\,
	datac => \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:12:xor_gatej|C~0_combout\,
	datad => \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:11:xor_gatej|C~0_combout\,
	combout => \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~55_combout\);

-- Location: LCCOMB_X35_Y17_N4
\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~62_combout\ = (\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~61_combout\ & ((\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~55_combout\) # (\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[1]~10_combout\ $ 
-- (!\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[0]~5_combout\)))) # (!\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~61_combout\ & (\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~55_combout\ & (\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[1]~10_combout\ $ 
-- (\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[0]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~61_combout\,
	datab => \EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[1]~10_combout\,
	datac => \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~55_combout\,
	datad => \EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[0]~5_combout\,
	combout => \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~62_combout\);

-- Location: LCCOMB_X35_Y17_N22
\DF3|q~107\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q~107_combout\ = (\DF3|q[56]~106_combout\ & (((\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~62_combout\) # (\DF3|q[56]~105_combout\)))) # (!\DF3|q[56]~106_combout\ & (\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~79_combout\ & ((!\DF3|q[56]~105_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF3|q[56]~106_combout\,
	datab => \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~79_combout\,
	datac => \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~62_combout\,
	datad => \DF3|q[56]~105_combout\,
	combout => \DF3|q~107_combout\);

-- Location: LCCOMB_X35_Y17_N8
\DF3|q~108\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q~108_combout\ = (\DF3|q[56]~105_combout\ & ((\DF3|q~107_combout\ & ((\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~80_combout\))) # (!\DF3|q~107_combout\ & (\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~51_combout\)))) # (!\DF3|q[56]~105_combout\ & 
-- (((\DF3|q~107_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~51_combout\,
	datab => \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~80_combout\,
	datac => \DF3|q[56]~105_combout\,
	datad => \DF3|q~107_combout\,
	combout => \DF3|q~108_combout\);

-- Location: LCCOMB_X31_Y10_N22
\EXE|Ainput[16]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Ainput[16]~30_combout\ = (!\HU|ForwardAE\(1) & ((\EXE|Equal4~1_combout\ & ((\ResultW[16]~16_combout\))) # (!\EXE|Equal4~1_combout\ & (\DF2|q[103]~_Duplicate_2_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HU|ForwardAE\(1),
	datab => \DF2|q[103]~_Duplicate_2_regout\,
	datac => \ResultW[16]~16_combout\,
	datad => \EXE|Equal4~1_combout\,
	combout => \EXE|Ainput[16]~30_combout\);

-- Location: LCCOMB_X31_Y11_N0
\EXE|Ainput[16]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Ainput[16]~31_combout\ = (\EXE|Ainput[16]~30_combout\) # ((\HU|ForwardAE\(1) & \DF3|q\(56)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|Ainput[16]~30_combout\,
	datac => \HU|ForwardAE\(1),
	datad => \DF3|q\(56),
	combout => \EXE|Ainput[16]~31_combout\);

-- Location: LCCOMB_X37_Y13_N30
\EXE|WriteDataE[15]~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|WriteDataE[15]~35_combout\ = (\EXE|WriteDataE[15]~34_combout\) # ((\HU|ForwardBE\(1) & \DF3|q\(55)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|WriteDataE[15]~34_combout\,
	datac => \HU|ForwardBE\(1),
	datad => \DF3|q\(55),
	combout => \EXE|WriteDataE[15]~35_combout\);

-- Location: LCCOMB_X37_Y13_N16
\EXE|Binput[15]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Binput[15]~16_combout\ = (\DF2|q\(1) & ((\DF2|q\(23)))) # (!\DF2|q\(1) & (\EXE|WriteDataE[15]~35_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|WriteDataE[15]~35_combout\,
	datac => \DF2|q\(23),
	datad => \DF2|q\(1),
	combout => \EXE|Binput[15]~16_combout\);

-- Location: LCCOMB_X33_Y14_N28
\EXE|Ainput[11]~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Ainput[11]~41_combout\ = (\EXE|Ainput[11]~40_combout\) # ((\DF3|q\(51) & \HU|ForwardAE\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Ainput[11]~40_combout\,
	datac => \DF3|q\(51),
	datad => \HU|ForwardAE\(1),
	combout => \EXE|Ainput[11]~41_combout\);

-- Location: LCFF_X32_Y15_N9
\DF2|q[87]~_Duplicate_2\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \DF2|q~165_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF2|q[87]~_Duplicate_2_regout\);

-- Location: LCFF_X32_Y15_N11
\DF2|q[55]~_Duplicate_2\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \DF2|q~196_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF2|q[55]~_Duplicate_2_regout\);

-- Location: LCCOMB_X35_Y15_N8
\EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:0:full_adderi|xor1|C~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:0:full_adderi|xor1|C~2_combout\ = \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~76_combout\ $ (((\EXE|IEEE_ADD|exp_sub_uu|LessThan0~14_combout\ & ((\DF2|q[55]~_Duplicate_2_regout\))) # 
-- (!\EXE|IEEE_ADD|exp_sub_uu|LessThan0~14_combout\ & (\DF2|q[87]~_Duplicate_2_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011010011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~76_combout\,
	datab => \EXE|IEEE_ADD|exp_sub_uu|LessThan0~14_combout\,
	datac => \DF2|q[87]~_Duplicate_2_regout\,
	datad => \DF2|q[55]~_Duplicate_2_regout\,
	combout => \EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:0:full_adderi|xor1|C~2_combout\);

-- Location: LCCOMB_X34_Y20_N12
\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~30_combout\ = (\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[1]~10_combout\ & (\EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:0:full_adderi|xor1|C~2_combout\ & \EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[0]~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[1]~10_combout\,
	datac => \EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:0:full_adderi|xor1|C~2_combout\,
	datad => \EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[0]~5_combout\,
	combout => \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~30_combout\);

-- Location: LCCOMB_X38_Y19_N0
\EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:1:full_adderi|xor1|C~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:1:full_adderi|xor1|C~0_combout\ = \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:1:xor_gatej|C~0_combout\ $ (((\EXE|IEEE_ADD|adder_uu|Array_Of_FAs:24:full_adderi|and2|C~combout\) # 
-- ((\EXE|IEEE_ADD|Sign_computation_uu|sign_substract~combout\ & \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:0:xor_gatej|C~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|Sign_computation_uu|sign_substract~combout\,
	datab => \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:0:xor_gatej|C~1_combout\,
	datac => \EXE|IEEE_ADD|adder_uu|Array_Of_FAs:24:full_adderi|and2|C~combout\,
	datad => \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:1:xor_gatej|C~0_combout\,
	combout => \EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:1:full_adderi|xor1|C~0_combout\);

-- Location: LCCOMB_X38_Y19_N6
\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~85\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~85_combout\ = (\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[0]~5_combout\ & (\EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:1:full_adderi|and2|C~combout\ $ ((!\EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:2:xor_gatej|C~0_combout\)))) # 
-- (!\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[0]~5_combout\ & (((\EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:1:full_adderi|xor1|C~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101011110000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[0]~5_combout\,
	datab => \EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:1:full_adderi|and2|C~combout\,
	datac => \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:2:xor_gatej|C~0_combout\,
	datad => \EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:1:full_adderi|xor1|C~0_combout\,
	combout => \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~85_combout\);

-- Location: LCCOMB_X38_Y19_N8
\EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:4:full_adderi|xor1|C\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:4:full_adderi|xor1|C~combout\ = \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:4:xor_gatej|C~0_combout\ $ (((\EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:3:xor_gatej|C~0_combout\ & 
-- (!\EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:1:full_adderi|and2|C~combout\ & \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:2:xor_gatej|C~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:3:xor_gatej|C~0_combout\,
	datab => \EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:1:full_adderi|and2|C~combout\,
	datac => \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:2:xor_gatej|C~0_combout\,
	datad => \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:4:xor_gatej|C~0_combout\,
	combout => \EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:4:full_adderi|xor1|C~combout\);

-- Location: LCCOMB_X38_Y19_N12
\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~31_combout\ = (\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[0]~5_combout\ & ((\EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:4:full_adderi|xor1|C~combout\))) # (!\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[0]~5_combout\ & 
-- (\EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[0]~5_combout\,
	datab => \EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~11_combout\,
	datac => \EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:4:full_adderi|xor1|C~combout\,
	combout => \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~31_combout\);

-- Location: LCCOMB_X33_Y18_N28
\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~32_combout\ = (\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[0]~5_combout\ & ((\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[1]~10_combout\ & ((\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~31_combout\))) # 
-- (!\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[1]~10_combout\ & (\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~85_combout\)))) # (!\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[0]~5_combout\ & ((\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[1]~10_combout\ & 
-- (\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~85_combout\)) # (!\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[1]~10_combout\ & ((\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~31_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110101001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[0]~5_combout\,
	datab => \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~85_combout\,
	datac => \EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[1]~10_combout\,
	datad => \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~31_combout\,
	combout => \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~32_combout\);

-- Location: LCCOMB_X34_Y17_N24
\DF3|q[50]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q[50]~0_combout\ = (\EXE|IEEE_ADD|NandR_uu|Add0~2_combout\ & (\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~30_combout\)) # (!\EXE|IEEE_ADD|NandR_uu|Add0~2_combout\ & ((\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~32_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|NandR_uu|Add0~2_combout\,
	datab => \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~30_combout\,
	datad => \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~32_combout\,
	combout => \DF3|q[50]~0_combout\);

-- Location: LCCOMB_X33_Y18_N24
\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~43_combout\ = (\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~42_combout\ & ((\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~91_combout\) # (\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[1]~10_combout\ $ 
-- (!\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[0]~5_combout\)))) # (!\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~42_combout\ & (\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~91_combout\ & (\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[1]~10_combout\ $ 
-- (\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[0]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~42_combout\,
	datab => \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~91_combout\,
	datac => \EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[1]~10_combout\,
	datad => \EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[0]~5_combout\,
	combout => \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~43_combout\);

-- Location: LCCOMB_X35_Y19_N8
\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~49_combout\ = (\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[0]~5_combout\ & ((\EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:10:full_adderi|xor1|C~combout\))) # (!\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[0]~5_combout\ & 
-- (\EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:9:full_adderi|xor1|C~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[0]~5_combout\,
	datac => \EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:9:full_adderi|xor1|C~combout\,
	datad => \EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:10:full_adderi|xor1|C~combout\,
	combout => \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~49_combout\);

-- Location: LCCOMB_X35_Y19_N6
\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~56_combout\ = (\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[1]~10_combout\ & ((\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[0]~5_combout\ & (\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~55_combout\)) # 
-- (!\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[0]~5_combout\ & ((\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~49_combout\))))) # (!\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[1]~10_combout\ & ((\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[0]~5_combout\ & 
-- ((\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~49_combout\))) # (!\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[0]~5_combout\ & (\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~55_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[1]~10_combout\,
	datab => \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~55_combout\,
	datac => \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~49_combout\,
	datad => \EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[0]~5_combout\,
	combout => \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~56_combout\);

-- Location: LCCOMB_X34_Y17_N2
\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~57_combout\ = (\EXE|IEEE_ADD|NandR_uu|Add0~2_combout\ & (\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~43_combout\)) # (!\EXE|IEEE_ADD|NandR_uu|Add0~2_combout\ & ((\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~56_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~43_combout\,
	datac => \EXE|IEEE_ADD|NandR_uu|Add0~2_combout\,
	datad => \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~56_combout\,
	combout => \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~57_combout\);

-- Location: LCCOMB_X33_Y17_N24
\DF3|q~86\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q~86_combout\ = (\DF3|q[46]~33_combout\ & (((!\EXE|Equal0~0_combout\)))) # (!\DF3|q[46]~33_combout\ & ((\EXE|Equal0~0_combout\ & ((\EXE|IEEE_MUL|Mult0|auto_generated|op_1~30_combout\))) # (!\EXE|Equal0~0_combout\ & (\EXE|Add0~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Add0~20_combout\,
	datab => \EXE|IEEE_MUL|Mult0|auto_generated|op_1~30_combout\,
	datac => \DF3|q[46]~33_combout\,
	datad => \EXE|Equal0~0_combout\,
	combout => \DF3|q~86_combout\);

-- Location: LCCOMB_X40_Y11_N18
\DF1|q~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF1|q~20_combout\ = (\IFE|inst_memory|auto_generated|q_a\(9) & (((!\CTL|Equal3~0_combout\) # (!\ID|Equal0~41_combout\)) # (!\ID|Equal0~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Equal0~20_combout\,
	datab => \ID|Equal0~41_combout\,
	datac => \IFE|inst_memory|auto_generated|q_a\(9),
	datad => \CTL|Equal3~0_combout\,
	combout => \DF1|q~20_combout\);

-- Location: LCFF_X40_Y11_N19
\DF1|q[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF1|q~20_combout\,
	ena => \DF1|q[21]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF1|q\(19));

-- Location: LCCOMB_X38_Y12_N24
\DF2|q~152\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF2|q~152_combout\ = (!\HU|StallF~14_combout\ & \DF1|q\(19))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HU|StallF~14_combout\,
	datac => \DF1|q\(19),
	combout => \DF2|q~152_combout\);

-- Location: LCFF_X38_Y12_N25
\DF2|q[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF2|q~152_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF2|q\(17));

-- Location: LCCOMB_X35_Y12_N0
\DF3|q[65]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q[65]~11_combout\ = (\DF2|q\(1) & ((\DF2|q\(17)))) # (!\DF2|q\(1) & (\EXE|WriteDataE[9]~47_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|WriteDataE[9]~47_combout\,
	datab => \DF2|q\(17),
	datad => \DF2|q\(1),
	combout => \DF3|q[65]~11_combout\);

-- Location: LCCOMB_X35_Y15_N20
\EXE|WriteDataE[7]~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|WriteDataE[7]~51_combout\ = (\EXE|WriteDataE[7]~50_combout\) # ((\HU|ForwardBE\(1) & \DF3|q\(47)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HU|ForwardBE\(1),
	datac => \DF3|q\(47),
	datad => \EXE|WriteDataE[7]~50_combout\,
	combout => \EXE|WriteDataE[7]~51_combout\);

-- Location: LCCOMB_X37_Y11_N18
\DF1|q~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF1|q~18_combout\ = (\IFE|inst_memory|auto_generated|q_a\(7) & (((!\CTL|Equal3~0_combout\) # (!\ID|Equal0~41_combout\)) # (!\ID|Equal0~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(7),
	datab => \ID|Equal0~20_combout\,
	datac => \ID|Equal0~41_combout\,
	datad => \CTL|Equal3~0_combout\,
	combout => \DF1|q~18_combout\);

-- Location: LCFF_X37_Y11_N19
\DF1|q[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF1|q~18_combout\,
	ena => \DF1|q[21]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF1|q\(17));

-- Location: LCCOMB_X34_Y11_N26
\DF2|q~154\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF2|q~154_combout\ = (!\HU|StallF~14_combout\ & \DF1|q\(17))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \HU|StallF~14_combout\,
	datad => \DF1|q\(17),
	combout => \DF2|q~154_combout\);

-- Location: LCFF_X34_Y11_N27
\DF2|q[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF2|q~154_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF2|q\(15));

-- Location: LCCOMB_X34_Y11_N8
\DF3|q[63]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q[63]~9_combout\ = (\DF2|q\(1) & ((\DF2|q\(15)))) # (!\DF2|q\(1) & (\EXE|WriteDataE[7]~51_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF2|q\(1),
	datab => \EXE|WriteDataE[7]~51_combout\,
	datad => \DF2|q\(15),
	combout => \DF3|q[63]~9_combout\);

-- Location: LCCOMB_X34_Y13_N10
\EXE|Add1~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add1~10_combout\ = (\EXE|Binput[5]~18_combout\ & ((\EXE|Ainput[5]~53_combout\ & (!\EXE|Add1~9\)) # (!\EXE|Ainput[5]~53_combout\ & ((\EXE|Add1~9\) # (GND))))) # (!\EXE|Binput[5]~18_combout\ & ((\EXE|Ainput[5]~53_combout\ & (\EXE|Add1~9\ & VCC)) # 
-- (!\EXE|Ainput[5]~53_combout\ & (!\EXE|Add1~9\))))
-- \EXE|Add1~11\ = CARRY((\EXE|Binput[5]~18_combout\ & ((!\EXE|Add1~9\) # (!\EXE|Ainput[5]~53_combout\))) # (!\EXE|Binput[5]~18_combout\ & (!\EXE|Ainput[5]~53_combout\ & !\EXE|Add1~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Binput[5]~18_combout\,
	datab => \EXE|Ainput[5]~53_combout\,
	datad => VCC,
	cin => \EXE|Add1~9\,
	combout => \EXE|Add1~10_combout\,
	cout => \EXE|Add1~11\);

-- Location: LCCOMB_X34_Y13_N12
\EXE|Add1~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add1~12_combout\ = ((\EXE|Ainput[6]~51_combout\ $ (\EXE|Binput[6]~17_combout\ $ (\EXE|Add1~11\)))) # (GND)
-- \EXE|Add1~13\ = CARRY((\EXE|Ainput[6]~51_combout\ & ((!\EXE|Add1~11\) # (!\EXE|Binput[6]~17_combout\))) # (!\EXE|Ainput[6]~51_combout\ & (!\EXE|Binput[6]~17_combout\ & !\EXE|Add1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Ainput[6]~51_combout\,
	datab => \EXE|Binput[6]~17_combout\,
	datad => VCC,
	cin => \EXE|Add1~11\,
	combout => \EXE|Add1~12_combout\,
	cout => \EXE|Add1~13\);

-- Location: LCCOMB_X34_Y13_N20
\EXE|Add1~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add1~20_combout\ = ((\DF3|q[66]~12_combout\ $ (\EXE|Ainput[10]~43_combout\ $ (\EXE|Add1~19\)))) # (GND)
-- \EXE|Add1~21\ = CARRY((\DF3|q[66]~12_combout\ & (\EXE|Ainput[10]~43_combout\ & !\EXE|Add1~19\)) # (!\DF3|q[66]~12_combout\ & ((\EXE|Ainput[10]~43_combout\) # (!\EXE|Add1~19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DF3|q[66]~12_combout\,
	datab => \EXE|Ainput[10]~43_combout\,
	datad => VCC,
	cin => \EXE|Add1~19\,
	combout => \EXE|Add1~20_combout\,
	cout => \EXE|Add1~21\);

-- Location: LCCOMB_X33_Y17_N18
\DF3|q~87\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q~87_combout\ = (\DF3|q~86_combout\ & (((\EXE|Add1~20_combout\) # (!\DF3|q[46]~33_combout\)))) # (!\DF3|q~86_combout\ & (\EXE|IEEE_MUL|Mult0|auto_generated|op_1~32_combout\ & (\DF3|q[46]~33_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_MUL|Mult0|auto_generated|op_1~32_combout\,
	datab => \DF3|q~86_combout\,
	datac => \DF3|q[46]~33_combout\,
	datad => \EXE|Add1~20_combout\,
	combout => \DF3|q~87_combout\);

-- Location: LCCOMB_X34_Y17_N4
\DF3|q~89\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q~89_combout\ = (\DF3|q~88_combout\ & ((\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~57_combout\) # ((\DF3|q[46]~36_combout\)))) # (!\DF3|q~88_combout\ & (((!\DF3|q[46]~36_combout\ & \DF3|q~87_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF3|q~88_combout\,
	datab => \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~57_combout\,
	datac => \DF3|q[46]~36_combout\,
	datad => \DF3|q~87_combout\,
	combout => \DF3|q~89_combout\);

-- Location: LCCOMB_X34_Y19_N14
\DF3|q[51]~70\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q[51]~70_combout\ = ((\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[4]~12_combout\) # (\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[3]~19_combout\ $ (!\EXE|IEEE_ADD|NandR_uu|Add0~0_combout\))) # (!\DF3|q[61]~69_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF3|q[61]~69_combout\,
	datab => \EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[3]~19_combout\,
	datac => \EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[4]~12_combout\,
	datad => \EXE|IEEE_ADD|NandR_uu|Add0~0_combout\,
	combout => \DF3|q[51]~70_combout\);

-- Location: LCCOMB_X34_Y17_N26
\DF3|q[51]~71\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q[51]~71_combout\ = ((\nreset~combout\) # ((\DF3|q[51]~70_combout\ & \DF3|q[46]~42_combout\))) # (!\EXE|ALU_ResultE[14]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|ALU_ResultE[14]~0_combout\,
	datab => \DF3|q[51]~70_combout\,
	datac => \DF3|q[46]~42_combout\,
	datad => \nreset~combout\,
	combout => \DF3|q[51]~71_combout\);

-- Location: LCFF_X34_Y17_N25
\DF3|q[50]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF3|q[50]~0_combout\,
	sdata => \DF3|q~89_combout\,
	sclr => \DF3|q[51]~71_combout\,
	sload => \DF3|q[51]~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF3|q\(50));

-- Location: LCCOMB_X32_Y13_N24
\EXE|Ainput[10]~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Ainput[10]~43_combout\ = (\EXE|Ainput[10]~42_combout\) # ((\DF3|q\(50) & \HU|ForwardAE\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Ainput[10]~42_combout\,
	datac => \DF3|q\(50),
	datad => \HU|ForwardAE\(1),
	combout => \EXE|Ainput[10]~43_combout\);

-- Location: LCCOMB_X34_Y13_N22
\EXE|Add1~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add1~22_combout\ = (\DF3|q[67]~13_combout\ & ((\EXE|Ainput[11]~41_combout\ & (!\EXE|Add1~21\)) # (!\EXE|Ainput[11]~41_combout\ & ((\EXE|Add1~21\) # (GND))))) # (!\DF3|q[67]~13_combout\ & ((\EXE|Ainput[11]~41_combout\ & (\EXE|Add1~21\ & VCC)) # 
-- (!\EXE|Ainput[11]~41_combout\ & (!\EXE|Add1~21\))))
-- \EXE|Add1~23\ = CARRY((\DF3|q[67]~13_combout\ & ((!\EXE|Add1~21\) # (!\EXE|Ainput[11]~41_combout\))) # (!\DF3|q[67]~13_combout\ & (!\EXE|Ainput[11]~41_combout\ & !\EXE|Add1~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DF3|q[67]~13_combout\,
	datab => \EXE|Ainput[11]~41_combout\,
	datad => VCC,
	cin => \EXE|Add1~21\,
	combout => \EXE|Add1~22_combout\,
	cout => \EXE|Add1~23\);

-- Location: LCCOMB_X34_Y13_N24
\EXE|Add1~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add1~24_combout\ = ((\EXE|Ainput[12]~39_combout\ $ (\DF3|q[68]~14_combout\ $ (\EXE|Add1~23\)))) # (GND)
-- \EXE|Add1~25\ = CARRY((\EXE|Ainput[12]~39_combout\ & ((!\EXE|Add1~23\) # (!\DF3|q[68]~14_combout\))) # (!\EXE|Ainput[12]~39_combout\ & (!\DF3|q[68]~14_combout\ & !\EXE|Add1~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Ainput[12]~39_combout\,
	datab => \DF3|q[68]~14_combout\,
	datad => VCC,
	cin => \EXE|Add1~23\,
	combout => \EXE|Add1~24_combout\,
	cout => \EXE|Add1~25\);

-- Location: LCCOMB_X34_Y13_N28
\EXE|Add1~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add1~28_combout\ = ((\EXE|Ainput[14]~35_combout\ $ (\DF3|q[70]~16_combout\ $ (\EXE|Add1~27\)))) # (GND)
-- \EXE|Add1~29\ = CARRY((\EXE|Ainput[14]~35_combout\ & ((!\EXE|Add1~27\) # (!\DF3|q[70]~16_combout\))) # (!\EXE|Ainput[14]~35_combout\ & (!\DF3|q[70]~16_combout\ & !\EXE|Add1~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Ainput[14]~35_combout\,
	datab => \DF3|q[70]~16_combout\,
	datad => VCC,
	cin => \EXE|Add1~27\,
	combout => \EXE|Add1~28_combout\,
	cout => \EXE|Add1~29\);

-- Location: LCCOMB_X34_Y12_N0
\EXE|Add1~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add1~32_combout\ = ((\EXE|Binput[16]~15_combout\ $ (\EXE|Ainput[16]~31_combout\ $ (\EXE|Add1~31\)))) # (GND)
-- \EXE|Add1~33\ = CARRY((\EXE|Binput[16]~15_combout\ & (\EXE|Ainput[16]~31_combout\ & !\EXE|Add1~31\)) # (!\EXE|Binput[16]~15_combout\ & ((\EXE|Ainput[16]~31_combout\) # (!\EXE|Add1~31\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Binput[16]~15_combout\,
	datab => \EXE|Ainput[16]~31_combout\,
	datad => VCC,
	cin => \EXE|Add1~31\,
	combout => \EXE|Add1~32_combout\,
	cout => \EXE|Add1~33\);

-- Location: LCCOMB_X35_Y13_N30
\DF3|q[56]~102\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q[56]~102_combout\ = ((!\DF2|q\(2) & \DF2|q\(3))) # (!\DF2|q\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DF2|q\(2),
	datac => \DF2|q\(3),
	datad => \DF2|q\(4),
	combout => \DF3|q[56]~102_combout\);

-- Location: LCCOMB_X32_Y16_N0
\DF3|q~103\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q~103_combout\ = (\DF3|q[46]~33_combout\ & (((\EXE|Add1~32_combout\ & \DF3|q[56]~102_combout\)))) # (!\DF3|q[46]~33_combout\ & ((\EXE|Add0~32_combout\) # ((!\DF3|q[56]~102_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Add0~32_combout\,
	datab => \DF3|q[46]~33_combout\,
	datac => \EXE|Add1~32_combout\,
	datad => \DF3|q[56]~102_combout\,
	combout => \DF3|q~103_combout\);

-- Location: LCCOMB_X27_Y18_N12
\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[18]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_MUL|Mult0|auto_generated|add9_result[18]~36_combout\ = ((\EXE|IEEE_MUL|Mult0|auto_generated|mac_out6~DATAOUT18\ $ (\EXE|IEEE_MUL|Mult0|auto_generated|mac_out8~dataout\ $ (!\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[17]~35\)))) # (GND)
-- \EXE|IEEE_MUL|Mult0|auto_generated|add9_result[18]~37\ = CARRY((\EXE|IEEE_MUL|Mult0|auto_generated|mac_out6~DATAOUT18\ & ((\EXE|IEEE_MUL|Mult0|auto_generated|mac_out8~dataout\) # (!\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[17]~35\))) # 
-- (!\EXE|IEEE_MUL|Mult0|auto_generated|mac_out6~DATAOUT18\ & (\EXE|IEEE_MUL|Mult0|auto_generated|mac_out8~dataout\ & !\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[17]~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_MUL|Mult0|auto_generated|mac_out6~DATAOUT18\,
	datab => \EXE|IEEE_MUL|Mult0|auto_generated|mac_out8~dataout\,
	datad => VCC,
	cin => \EXE|IEEE_MUL|Mult0|auto_generated|add9_result[17]~35\,
	combout => \EXE|IEEE_MUL|Mult0|auto_generated|add9_result[18]~36_combout\,
	cout => \EXE|IEEE_MUL|Mult0|auto_generated|add9_result[18]~37\);

-- Location: LCCOMB_X27_Y18_N20
\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[22]~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_MUL|Mult0|auto_generated|add9_result[22]~44_combout\ = ((\EXE|IEEE_MUL|Mult0|auto_generated|mac_out8~DATAOUT4\ $ (\EXE|IEEE_MUL|Mult0|auto_generated|mac_out6~DATAOUT22\ $ (!\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[21]~43\)))) # (GND)
-- \EXE|IEEE_MUL|Mult0|auto_generated|add9_result[22]~45\ = CARRY((\EXE|IEEE_MUL|Mult0|auto_generated|mac_out8~DATAOUT4\ & ((\EXE|IEEE_MUL|Mult0|auto_generated|mac_out6~DATAOUT22\) # (!\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[21]~43\))) # 
-- (!\EXE|IEEE_MUL|Mult0|auto_generated|mac_out8~DATAOUT4\ & (\EXE|IEEE_MUL|Mult0|auto_generated|mac_out6~DATAOUT22\ & !\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[21]~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_MUL|Mult0|auto_generated|mac_out8~DATAOUT4\,
	datab => \EXE|IEEE_MUL|Mult0|auto_generated|mac_out6~DATAOUT22\,
	datad => VCC,
	cin => \EXE|IEEE_MUL|Mult0|auto_generated|add9_result[21]~43\,
	combout => \EXE|IEEE_MUL|Mult0|auto_generated|add9_result[22]~44_combout\,
	cout => \EXE|IEEE_MUL|Mult0|auto_generated|add9_result[22]~45\);

-- Location: LCCOMB_X29_Y18_N14
\EXE|IEEE_MUL|Mult0|auto_generated|op_1~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_MUL|Mult0|auto_generated|op_1~44_combout\ = ((\EXE|IEEE_MUL|Mult0|auto_generated|mac_out4~DATAOUT22\ $ (\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[22]~44_combout\ $ (!\EXE|IEEE_MUL|Mult0|auto_generated|op_1~43\)))) # (GND)
-- \EXE|IEEE_MUL|Mult0|auto_generated|op_1~45\ = CARRY((\EXE|IEEE_MUL|Mult0|auto_generated|mac_out4~DATAOUT22\ & ((\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[22]~44_combout\) # (!\EXE|IEEE_MUL|Mult0|auto_generated|op_1~43\))) # 
-- (!\EXE|IEEE_MUL|Mult0|auto_generated|mac_out4~DATAOUT22\ & (\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[22]~44_combout\ & !\EXE|IEEE_MUL|Mult0|auto_generated|op_1~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_MUL|Mult0|auto_generated|mac_out4~DATAOUT22\,
	datab => \EXE|IEEE_MUL|Mult0|auto_generated|add9_result[22]~44_combout\,
	datad => VCC,
	cin => \EXE|IEEE_MUL|Mult0|auto_generated|op_1~43\,
	combout => \EXE|IEEE_MUL|Mult0|auto_generated|op_1~44_combout\,
	cout => \EXE|IEEE_MUL|Mult0|auto_generated|op_1~45\);

-- Location: LCCOMB_X32_Y16_N26
\DF3|q~104\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q~104_combout\ = (\DF3|q~103_combout\ & ((\EXE|IEEE_MUL|Mult0|auto_generated|op_1~42_combout\) # ((!\EXE|Equal0~0_combout\)))) # (!\DF3|q~103_combout\ & (((\EXE|IEEE_MUL|Mult0|auto_generated|op_1~44_combout\ & \EXE|Equal0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_MUL|Mult0|auto_generated|op_1~42_combout\,
	datab => \DF3|q~103_combout\,
	datac => \EXE|IEEE_MUL|Mult0|auto_generated|op_1~44_combout\,
	datad => \EXE|Equal0~0_combout\,
	combout => \DF3|q~104_combout\);

-- Location: LCCOMB_X35_Y17_N2
\DF3|q~109\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q~109_combout\ = (\DF3|q[56]~246_combout\ & ((\DF3|q[46]~37_combout\ & (\DF3|q~108_combout\)) # (!\DF3|q[46]~37_combout\ & ((\DF3|q~104_combout\))))) # (!\DF3|q[56]~246_combout\ & (((\DF3|q[46]~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF3|q[56]~246_combout\,
	datab => \DF3|q~108_combout\,
	datac => \DF3|q[46]~37_combout\,
	datad => \DF3|q~104_combout\,
	combout => \DF3|q~109_combout\);

-- Location: LCCOMB_X36_Y12_N14
\EXE|WriteDataE[16]~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|WriteDataE[16]~33_combout\ = (\EXE|WriteDataE[16]~32_combout\) # ((\HU|ForwardBE\(1) & \DF3|q\(56)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \HU|ForwardBE\(1),
	datac => \DF3|q\(56),
	datad => \EXE|WriteDataE[16]~32_combout\,
	combout => \EXE|WriteDataE[16]~33_combout\);

-- Location: LCCOMB_X36_Y12_N0
\EXE|Binput[16]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Binput[16]~15_combout\ = (\DF2|q\(1) & (\DF2|q\(23))) # (!\DF2|q\(1) & ((\EXE|WriteDataE[16]~33_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DF2|q\(23),
	datac => \EXE|WriteDataE[16]~33_combout\,
	datad => \DF2|q\(1),
	combout => \EXE|Binput[16]~15_combout\);

-- Location: LCCOMB_X35_Y17_N20
\DF3|q~110\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q~110_combout\ = (\EXE|Ainput[16]~31_combout\ & ((\DF3|q~109_combout\) # ((\EXE|Binput[16]~15_combout\ & \DF3|q[46]~36_combout\)))) # (!\EXE|Ainput[16]~31_combout\ & (\DF3|q~109_combout\ & ((\EXE|Binput[16]~15_combout\) # (!\DF3|q[46]~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Ainput[16]~31_combout\,
	datab => \DF3|q~109_combout\,
	datac => \EXE|Binput[16]~15_combout\,
	datad => \DF3|q[46]~36_combout\,
	combout => \DF3|q~110_combout\);

-- Location: LCFF_X35_Y17_N17
\DF3|q[56]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF3|q[56]~4_combout\,
	sdata => \DF3|q~110_combout\,
	sclr => \DF3|q[56]~111_combout\,
	sload => \DF2|ALT_INV_q\(119),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF3|q\(56));

-- Location: LCCOMB_X36_Y12_N12
\DF3|q~224\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q~224_combout\ = (!\nreset~combout\ & ((\EXE|WriteDataE[16]~32_combout\) # ((\HU|ForwardBE\(1) & \DF3|q\(56)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HU|ForwardBE\(1),
	datab => \EXE|WriteDataE[16]~32_combout\,
	datac => \DF3|q\(56),
	datad => \nreset~combout\,
	combout => \DF3|q~224_combout\);

-- Location: LCFF_X36_Y12_N13
\DF3|q[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF3|q~224_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF3|q\(24));

-- Location: LCCOMB_X31_Y12_N16
\DF3|q~225\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q~225_combout\ = (!\nreset~combout\ & ((\EXE|WriteDataE[17]~31_combout\) # ((\HU|ForwardBE\(1) & \DF3|q\(57)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nreset~combout\,
	datab => \HU|ForwardBE\(1),
	datac => \EXE|WriteDataE[17]~31_combout\,
	datad => \DF3|q\(57),
	combout => \DF3|q~225_combout\);

-- Location: LCFF_X31_Y12_N17
\DF3|q[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF3|q~225_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF3|q\(25));

-- Location: LCCOMB_X30_Y11_N24
\DF4|q~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF4|q~21_combout\ = (\MEM|data_memory|auto_generated|q_a\(10) & !\nreset~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM|data_memory|auto_generated|q_a\(10),
	datad => \nreset~combout\,
	combout => \DF4|q~21_combout\);

-- Location: LCFF_X30_Y11_N25
\DF4|q[49]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF4|q~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF4|q\(49));

-- Location: LCCOMB_X30_Y11_N4
\ResultW[10]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ResultW[10]~10_combout\ = (\DF4|q\(5) & ((\DF4|q\(49)))) # (!\DF4|q\(5) & (\DF4|q\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF4|q\(17),
	datac => \DF4|q\(49),
	datad => \DF4|q\(5),
	combout => \ResultW[10]~10_combout\);

-- Location: LCCOMB_X30_Y15_N2
\EXE|WriteDataE[10]~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|WriteDataE[10]~44_combout\ = (!\HU|ForwardBE\(1) & ((\EXE|Equal2~1_combout\ & (\ResultW[10]~10_combout\)) # (!\EXE|Equal2~1_combout\ & ((\DF2|q[65]~_Duplicate_2_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HU|ForwardBE\(1),
	datab => \EXE|Equal2~1_combout\,
	datac => \ResultW[10]~10_combout\,
	datad => \DF2|q[65]~_Duplicate_2_regout\,
	combout => \EXE|WriteDataE[10]~44_combout\);

-- Location: LCCOMB_X37_Y12_N24
\DF3|q~218\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q~218_combout\ = (!\nreset~combout\ & ((\EXE|WriteDataE[10]~44_combout\) # ((\DF3|q\(50) & \HU|ForwardBE\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF3|q\(50),
	datab => \EXE|WriteDataE[10]~44_combout\,
	datac => \nreset~combout\,
	datad => \HU|ForwardBE\(1),
	combout => \DF3|q~218_combout\);

-- Location: LCFF_X37_Y12_N25
\DF3|q[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF3|q~218_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF3|q\(18));

-- Location: LCCOMB_X29_Y12_N18
\DF4|q~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF4|q~19_combout\ = (!\nreset~combout\ & \MEM|data_memory|auto_generated|q_a\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nreset~combout\,
	datad => \MEM|data_memory|auto_generated|q_a\(9),
	combout => \DF4|q~19_combout\);

-- Location: LCFF_X29_Y12_N19
\DF4|q[48]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF4|q~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF4|q\(48));

-- Location: LCCOMB_X29_Y12_N28
\ID|register_array~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|register_array~46_combout\ = (!\nreset~combout\ & ((\DF4|q\(5) & ((\DF4|q\(48)))) # (!\DF4|q\(5) & (\DF4|q\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF4|q\(16),
	datab => \DF4|q\(48),
	datac => \DF4|q\(5),
	datad => \nreset~combout\,
	combout => \ID|register_array~46_combout\);

-- Location: LCFF_X18_Y12_N1
\ID|register_array[23][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~46_combout\,
	sload => VCC,
	ena => \ID|register_array[23][5]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[23][9]~regout\);

-- Location: LCCOMB_X18_Y12_N2
\ID|Mux22~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux22~8_combout\ = (\ID|Mux22~7_combout\ & (((\ID|register_array[31][9]~regout\) # (!\DF1|q\(33))))) # (!\ID|Mux22~7_combout\ & (\ID|register_array[23][9]~regout\ & ((\DF1|q\(33)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux22~7_combout\,
	datab => \ID|register_array[23][9]~regout\,
	datac => \ID|register_array[31][9]~regout\,
	datad => \DF1|q\(33),
	combout => \ID|Mux22~8_combout\);

-- Location: LCFF_X18_Y14_N19
\ID|register_array[21][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~46_combout\,
	sload => VCC,
	ena => \ID|register_array[21][27]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[21][9]~regout\);

-- Location: LCFF_X20_Y13_N25
\ID|register_array[17][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~46_combout\,
	sload => VCC,
	ena => \ID|register_array[17][18]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[17][9]~regout\);

-- Location: LCCOMB_X20_Y13_N24
\ID|Mux22~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux22~0_combout\ = (\DF1|q\(33) & (((\DF1|q\(34))))) # (!\DF1|q\(33) & ((\DF1|q\(34) & (\ID|register_array[25][9]~regout\)) # (!\DF1|q\(34) & ((\ID|register_array[17][9]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[25][9]~regout\,
	datab => \DF1|q\(33),
	datac => \ID|register_array[17][9]~regout\,
	datad => \DF1|q\(34),
	combout => \ID|Mux22~0_combout\);

-- Location: LCCOMB_X18_Y14_N18
\ID|Mux22~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux22~1_combout\ = (\DF1|q\(33) & ((\ID|Mux22~0_combout\ & (\ID|register_array[29][9]~regout\)) # (!\ID|Mux22~0_combout\ & ((\ID|register_array[21][9]~regout\))))) # (!\DF1|q\(33) & (((\ID|Mux22~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[29][9]~regout\,
	datab => \DF1|q\(33),
	datac => \ID|register_array[21][9]~regout\,
	datad => \ID|Mux22~0_combout\,
	combout => \ID|Mux22~1_combout\);

-- Location: LCCOMB_X18_Y16_N6
\ID|Mux22~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux22~9_combout\ = (\ID|Mux22~6_combout\ & ((\ID|Mux22~8_combout\) # ((!\DF1|q\(31))))) # (!\ID|Mux22~6_combout\ & (((\ID|Mux22~1_combout\ & \DF1|q\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux22~6_combout\,
	datab => \ID|Mux22~8_combout\,
	datac => \ID|Mux22~1_combout\,
	datad => \DF1|q\(31),
	combout => \ID|Mux22~9_combout\);

-- Location: LCCOMB_X27_Y15_N20
\DF2|q~175\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF2|q~175_combout\ = (!\HU|StallF~14_combout\ & ((\DF1|q\(35) & ((\ID|Mux22~9_combout\))) # (!\DF1|q\(35) & (\ID|Mux22~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux22~19_combout\,
	datab => \ID|Mux22~9_combout\,
	datac => \HU|StallF~14_combout\,
	datad => \DF1|q\(35),
	combout => \DF2|q~175_combout\);

-- Location: LCFF_X27_Y15_N21
\DF2|q[96]~_Duplicate_2\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF2|q~175_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF2|q[96]~_Duplicate_2_regout\);

-- Location: LCCOMB_X34_Y15_N0
\EXE|Ainput[9]~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Ainput[9]~44_combout\ = (!\HU|ForwardAE\(1) & ((\EXE|Equal4~1_combout\ & ((\ResultW[9]~9_combout\))) # (!\EXE|Equal4~1_combout\ & (\DF2|q[96]~_Duplicate_2_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HU|ForwardAE\(1),
	datab => \DF2|q[96]~_Duplicate_2_regout\,
	datac => \ResultW[9]~9_combout\,
	datad => \EXE|Equal4~1_combout\,
	combout => \EXE|Ainput[9]~44_combout\);

-- Location: LCCOMB_X34_Y15_N2
\EXE|Ainput[9]~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Ainput[9]~45_combout\ = (\EXE|Ainput[9]~44_combout\) # ((\HU|ForwardAE\(1) & \DF3|q\(49)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HU|ForwardAE\(1),
	datab => \EXE|Ainput[9]~44_combout\,
	datac => \DF3|q\(49),
	combout => \EXE|Ainput[9]~45_combout\);

-- Location: LCCOMB_X33_Y15_N6
\DF3|q~83\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q~83_combout\ = (\DF3|q[65]~11_combout\ & ((\DF3|q[46]~37_combout\) # ((\EXE|Ainput[9]~45_combout\ & \DF3|q[46]~36_combout\)))) # (!\DF3|q[65]~11_combout\ & (\DF3|q[46]~37_combout\ & ((\EXE|Ainput[9]~45_combout\) # (!\DF3|q[46]~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF3|q[65]~11_combout\,
	datab => \EXE|Ainput[9]~45_combout\,
	datac => \DF3|q[46]~37_combout\,
	datad => \DF3|q[46]~36_combout\,
	combout => \DF3|q~83_combout\);

-- Location: LCCOMB_X33_Y19_N0
\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~52_combout\ = (\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[0]~5_combout\ & ((\EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:10:full_adderi|and2|C~combout\ $ (\EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:11:xor_gatej|C~0_combout\)))) # 
-- (!\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[0]~5_combout\ & (\EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:10:full_adderi|xor1|C~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:10:full_adderi|xor1|C~combout\,
	datab => \EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:10:full_adderi|and2|C~combout\,
	datac => \EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[0]~5_combout\,
	datad => \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:11:xor_gatej|C~0_combout\,
	combout => \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~52_combout\);

-- Location: LCCOMB_X37_Y19_N30
\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~88\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~88_combout\ = (\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[0]~5_combout\ & (\EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:9:xor_gatej|C~2_combout\ $ (((\EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:7:full_adderi|and2|C~0_combout\ & 
-- \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:8:xor_gatej|C~2_combout\))))) # (!\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[0]~5_combout\ & (\EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:7:full_adderi|and2|C~0_combout\ $ 
-- (((\EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:8:xor_gatej|C~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[0]~5_combout\,
	datab => \EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:7:full_adderi|and2|C~0_combout\,
	datac => \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:9:xor_gatej|C~2_combout\,
	datad => \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:8:xor_gatej|C~2_combout\,
	combout => \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~88_combout\);

-- Location: LCCOMB_X33_Y19_N18
\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~53_combout\ = (\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[1]~10_combout\ & ((\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[0]~5_combout\ & (\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~52_combout\)) # 
-- (!\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[0]~5_combout\ & ((\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~88_combout\))))) # (!\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[1]~10_combout\ & ((\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[0]~5_combout\ & 
-- ((\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~88_combout\))) # (!\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[0]~5_combout\ & (\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111010000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[1]~10_combout\,
	datab => \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~52_combout\,
	datac => \EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[0]~5_combout\,
	datad => \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~88_combout\,
	combout => \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~53_combout\);

-- Location: LCCOMB_X33_Y19_N28
\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~40_combout\ = (\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~39_combout\ & ((\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~86_combout\) # (\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[0]~5_combout\ $ 
-- (!\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[1]~10_combout\)))) # (!\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~39_combout\ & (\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~86_combout\ & (\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[0]~5_combout\ $ 
-- (\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[1]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111010000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~39_combout\,
	datab => \EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[0]~5_combout\,
	datac => \EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[1]~10_combout\,
	datad => \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~86_combout\,
	combout => \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~40_combout\);

-- Location: LCCOMB_X33_Y19_N12
\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~54_combout\ = (\EXE|IEEE_ADD|NandR_uu|Add0~2_combout\ & ((\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~40_combout\))) # (!\EXE|IEEE_ADD|NandR_uu|Add0~2_combout\ & (\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~53_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~53_combout\,
	datac => \EXE|IEEE_ADD|NandR_uu|Add0~2_combout\,
	datad => \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~40_combout\,
	combout => \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~54_combout\);

-- Location: LCCOMB_X34_Y17_N0
\DF3|q~84\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q~84_combout\ = (\DF3|q~83_combout\ & (((\DF3|q[46]~36_combout\) # (\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~54_combout\)))) # (!\DF3|q~83_combout\ & (\DF3|q~82_combout\ & (!\DF3|q[46]~36_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF3|q~82_combout\,
	datab => \DF3|q~83_combout\,
	datac => \DF3|q[46]~36_combout\,
	datad => \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~54_combout\,
	combout => \DF3|q~84_combout\);

-- Location: LCCOMB_X34_Y17_N16
\DF3|q~85\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q~85_combout\ = (!\DF3|q[51]~71_combout\ & ((\DF3|q~80_combout\) # ((\DF3|q~84_combout\ & \DF3|q[51]~70_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF3|q~80_combout\,
	datab => \DF3|q~84_combout\,
	datac => \DF3|q[51]~70_combout\,
	datad => \DF3|q[51]~71_combout\,
	combout => \DF3|q~85_combout\);

-- Location: LCFF_X34_Y17_N17
\DF3|q[49]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF3|q~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF3|q\(49));

-- Location: LCCOMB_X29_Y12_N20
\DF4|q~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF4|q~20_combout\ = (!\nreset~combout\ & \DF3|q\(49))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nreset~combout\,
	datac => \DF3|q\(49),
	combout => \DF4|q~20_combout\);

-- Location: LCFF_X29_Y12_N21
\DF4|q[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF4|q~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF4|q\(16));

-- Location: LCCOMB_X29_Y12_N22
\ResultW[9]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ResultW[9]~9_combout\ = (\DF4|q\(5) & ((\DF4|q\(48)))) # (!\DF4|q\(5) & (\DF4|q\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DF4|q\(5),
	datac => \DF4|q\(16),
	datad => \DF4|q\(48),
	combout => \ResultW[9]~9_combout\);

-- Location: LCCOMB_X37_Y14_N14
\EXE|WriteDataE[9]~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|WriteDataE[9]~46_combout\ = (!\HU|ForwardBE\(1) & ((\EXE|Equal2~1_combout\ & ((\ResultW[9]~9_combout\))) # (!\EXE|Equal2~1_combout\ & (\DF2|q[64]~_Duplicate_2_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF2|q[64]~_Duplicate_2_regout\,
	datab => \HU|ForwardBE\(1),
	datac => \EXE|Equal2~1_combout\,
	datad => \ResultW[9]~9_combout\,
	combout => \EXE|WriteDataE[9]~46_combout\);

-- Location: LCCOMB_X37_Y14_N12
\DF3|q~217\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q~217_combout\ = (!\nreset~combout\ & ((\EXE|WriteDataE[9]~46_combout\) # ((\HU|ForwardBE\(1) & \DF3|q\(49)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HU|ForwardBE\(1),
	datab => \EXE|WriteDataE[9]~46_combout\,
	datac => \nreset~combout\,
	datad => \DF3|q\(49),
	combout => \DF3|q~217_combout\);

-- Location: LCFF_X37_Y14_N13
\DF3|q[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF3|q~217_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF3|q\(17));

-- Location: LCCOMB_X26_Y12_N28
\DF4|q~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF4|q~31_combout\ = (!\nreset~combout\ & \MEM|data_memory|auto_generated|q_a\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nreset~combout\,
	datac => \MEM|data_memory|auto_generated|q_a\(15),
	combout => \DF4|q~31_combout\);

-- Location: LCFF_X26_Y12_N29
\DF4|q[54]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF4|q~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF4|q\(54));

-- Location: LCCOMB_X27_Y12_N10
\ID|register_array~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|register_array~52_combout\ = (!\nreset~combout\ & ((\DF4|q\(5) & ((\DF4|q\(54)))) # (!\DF4|q\(5) & (\DF4|q\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF4|q\(22),
	datab => \DF4|q\(5),
	datac => \nreset~combout\,
	datad => \DF4|q\(54),
	combout => \ID|register_array~52_combout\);

-- Location: LCFF_X18_Y15_N7
\ID|register_array[17][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~52_combout\,
	sload => VCC,
	ena => \ID|register_array[17][18]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[17][15]~regout\);

-- Location: LCFF_X19_Y18_N25
\ID|register_array[25][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~52_combout\,
	sload => VCC,
	ena => \ID|register_array[25][6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[25][15]~regout\);

-- Location: LCCOMB_X19_Y18_N24
\ID|Mux48~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux48~0_combout\ = (\DF1|q\(29) & (((\ID|register_array[25][15]~regout\) # (\DF1|q\(28))))) # (!\DF1|q\(29) & (\ID|register_array[17][15]~regout\ & ((!\DF1|q\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(29),
	datab => \ID|register_array[17][15]~regout\,
	datac => \ID|register_array[25][15]~regout\,
	datad => \DF1|q\(28),
	combout => \ID|Mux48~0_combout\);

-- Location: LCFF_X18_Y14_N31
\ID|register_array[29][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~52_combout\,
	sload => VCC,
	ena => \ID|register_array[29][19]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[29][15]~regout\);

-- Location: LCCOMB_X18_Y14_N30
\ID|Mux48~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux48~1_combout\ = (\ID|Mux48~0_combout\ & (((\ID|register_array[29][15]~regout\) # (!\DF1|q\(28))))) # (!\ID|Mux48~0_combout\ & (\ID|register_array[21][15]~regout\ & ((\DF1|q\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[21][15]~regout\,
	datab => \ID|Mux48~0_combout\,
	datac => \ID|register_array[29][15]~regout\,
	datad => \DF1|q\(28),
	combout => \ID|Mux48~1_combout\);

-- Location: LCFF_X21_Y14_N25
\ID|register_array[31][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~52_combout\,
	sload => VCC,
	ena => \ID|register_array[31][24]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[31][15]~regout\);

-- Location: LCFF_X22_Y14_N23
\ID|register_array[23][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~52_combout\,
	sload => VCC,
	ena => \ID|register_array[23][5]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[23][15]~regout\);

-- Location: LCCOMB_X21_Y14_N24
\ID|Mux48~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux48~8_combout\ = (\ID|Mux48~7_combout\ & (((\ID|register_array[31][15]~regout\)) # (!\DF1|q\(28)))) # (!\ID|Mux48~7_combout\ & (\DF1|q\(28) & ((\ID|register_array[23][15]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux48~7_combout\,
	datab => \DF1|q\(28),
	datac => \ID|register_array[31][15]~regout\,
	datad => \ID|register_array[23][15]~regout\,
	combout => \ID|Mux48~8_combout\);

-- Location: LCFF_X15_Y13_N29
\ID|register_array[28][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~52_combout\,
	sload => VCC,
	ena => \ID|register_array[28][13]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[28][15]~regout\);

-- Location: LCFF_X15_Y13_N27
\ID|register_array[24][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~52_combout\,
	sload => VCC,
	ena => \ID|register_array[24][28]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[24][15]~regout\);

-- Location: LCCOMB_X15_Y13_N26
\ID|Mux48~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux48~5_combout\ = (\ID|Mux48~4_combout\ & ((\ID|register_array[28][15]~regout\) # ((!\DF1|q\(29))))) # (!\ID|Mux48~4_combout\ & (((\ID|register_array[24][15]~regout\ & \DF1|q\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux48~4_combout\,
	datab => \ID|register_array[28][15]~regout\,
	datac => \ID|register_array[24][15]~regout\,
	datad => \DF1|q\(29),
	combout => \ID|Mux48~5_combout\);

-- Location: LCCOMB_X22_Y18_N0
\ID|Mux48~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux48~6_combout\ = (\DF1|q\(27) & ((\ID|Mux48~3_combout\) # ((\DF1|q\(26))))) # (!\DF1|q\(27) & (((\ID|Mux48~5_combout\ & !\DF1|q\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux48~3_combout\,
	datab => \DF1|q\(27),
	datac => \ID|Mux48~5_combout\,
	datad => \DF1|q\(26),
	combout => \ID|Mux48~6_combout\);

-- Location: LCCOMB_X22_Y18_N18
\ID|Mux48~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux48~9_combout\ = (\DF1|q\(26) & ((\ID|Mux48~6_combout\ & ((\ID|Mux48~8_combout\))) # (!\ID|Mux48~6_combout\ & (\ID|Mux48~1_combout\)))) # (!\DF1|q\(26) & (((\ID|Mux48~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(26),
	datab => \ID|Mux48~1_combout\,
	datac => \ID|Mux48~8_combout\,
	datad => \ID|Mux48~6_combout\,
	combout => \ID|Mux48~9_combout\);

-- Location: LCFF_X21_Y10_N1
\ID|register_array[1][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~52_combout\,
	sload => VCC,
	ena => \ID|register_array[1][5]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[1][15]~regout\);

-- Location: LCFF_X25_Y11_N25
\ID|register_array[3][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~52_combout\,
	sload => VCC,
	ena => \ID|register_array[3][19]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[3][15]~regout\);

-- Location: LCCOMB_X25_Y11_N24
\ID|Mux48~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux48~14_combout\ = (\DF1|q\(26) & ((\DF1|q\(27) & ((\ID|register_array[3][15]~regout\))) # (!\DF1|q\(27) & (\ID|register_array[1][15]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(27),
	datab => \ID|register_array[1][15]~regout\,
	datac => \ID|register_array[3][15]~regout\,
	datad => \DF1|q\(26),
	combout => \ID|Mux48~14_combout\);

-- Location: LCCOMB_X25_Y11_N18
\ID|Mux48~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux48~15_combout\ = (\ID|Mux48~14_combout\) # ((\ID|register_array[2][15]~regout\ & (\DF1|q\(27) & !\DF1|q\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[2][15]~regout\,
	datab => \DF1|q\(27),
	datac => \ID|Mux48~14_combout\,
	datad => \DF1|q\(26),
	combout => \ID|Mux48~15_combout\);

-- Location: LCFF_X18_Y10_N9
\ID|register_array[11][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~52_combout\,
	sload => VCC,
	ena => \ID|register_array[11][6]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[11][15]~regout\);

-- Location: LCFF_X18_Y10_N23
\ID|register_array[9][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~52_combout\,
	sload => VCC,
	ena => \ID|register_array[9][9]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[9][15]~regout\);

-- Location: LCCOMB_X18_Y10_N22
\ID|Mux48~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux48~13_combout\ = (\ID|Mux48~12_combout\ & ((\ID|register_array[11][15]~regout\) # ((!\DF1|q\(26))))) # (!\ID|Mux48~12_combout\ & (((\ID|register_array[9][15]~regout\ & \DF1|q\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux48~12_combout\,
	datab => \ID|register_array[11][15]~regout\,
	datac => \ID|register_array[9][15]~regout\,
	datad => \DF1|q\(26),
	combout => \ID|Mux48~13_combout\);

-- Location: LCCOMB_X26_Y11_N30
\ID|Mux48~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux48~16_combout\ = (\DF1|q\(29) & (((\ID|Mux48~13_combout\) # (\DF1|q\(28))))) # (!\DF1|q\(29) & (\ID|Mux48~15_combout\ & ((!\DF1|q\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(29),
	datab => \ID|Mux48~15_combout\,
	datac => \ID|Mux48~13_combout\,
	datad => \DF1|q\(28),
	combout => \ID|Mux48~16_combout\);

-- Location: LCCOMB_X23_Y11_N28
\ID|Mux48~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux48~17_combout\ = (\DF1|q\(27) & (((\DF1|q\(26))))) # (!\DF1|q\(27) & ((\DF1|q\(26) & ((\ID|register_array[13][15]~regout\))) # (!\DF1|q\(26) & (\ID|register_array[12][15]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(27),
	datab => \ID|register_array[12][15]~regout\,
	datac => \ID|register_array[13][15]~regout\,
	datad => \DF1|q\(26),
	combout => \ID|Mux48~17_combout\);

-- Location: LCCOMB_X27_Y12_N16
\ID|Mux48~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux48~18_combout\ = (\ID|Mux48~17_combout\ & ((\ID|register_array[15][15]~regout\) # ((!\DF1|q\(27))))) # (!\ID|Mux48~17_combout\ & (((\ID|register_array[14][15]~regout\ & \DF1|q\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[15][15]~regout\,
	datab => \ID|Mux48~17_combout\,
	datac => \ID|register_array[14][15]~regout\,
	datad => \DF1|q\(27),
	combout => \ID|Mux48~18_combout\);

-- Location: LCCOMB_X26_Y10_N0
\ID|Mux48~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux48~11_combout\ = (\ID|Mux48~10_combout\ & ((\ID|register_array[7][15]~regout\) # ((!\DF1|q\(27))))) # (!\ID|Mux48~10_combout\ & (((\ID|register_array[6][15]~regout\ & \DF1|q\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux48~10_combout\,
	datab => \ID|register_array[7][15]~regout\,
	datac => \ID|register_array[6][15]~regout\,
	datad => \DF1|q\(27),
	combout => \ID|Mux48~11_combout\);

-- Location: LCCOMB_X26_Y11_N8
\ID|Mux48~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux48~19_combout\ = (\DF1|q\(28) & ((\ID|Mux48~16_combout\ & (\ID|Mux48~18_combout\)) # (!\ID|Mux48~16_combout\ & ((\ID|Mux48~11_combout\))))) # (!\DF1|q\(28) & (\ID|Mux48~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(28),
	datab => \ID|Mux48~16_combout\,
	datac => \ID|Mux48~18_combout\,
	datad => \ID|Mux48~11_combout\,
	combout => \ID|Mux48~19_combout\);

-- Location: LCCOMB_X26_Y17_N10
\DF2|q~209\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF2|q~209_combout\ = (!\HU|StallF~14_combout\ & ((\DF1|q\(30) & (\ID|Mux48~9_combout\)) # (!\DF1|q\(30) & ((\ID|Mux48~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HU|StallF~14_combout\,
	datab => \ID|Mux48~9_combout\,
	datac => \ID|Mux48~19_combout\,
	datad => \DF1|q\(30),
	combout => \DF2|q~209_combout\);

-- Location: LCCOMB_X32_Y17_N0
\DF3|q~95\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q~95_combout\ = (\DF3|q~94_combout\ & (((\EXE|Add1~24_combout\) # (!\DF3|q[46]~33_combout\)))) # (!\DF3|q~94_combout\ & (\EXE|IEEE_MUL|Mult0|auto_generated|op_1~36_combout\ & (\DF3|q[46]~33_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF3|q~94_combout\,
	datab => \EXE|IEEE_MUL|Mult0|auto_generated|op_1~36_combout\,
	datac => \DF3|q[46]~33_combout\,
	datad => \EXE|Add1~24_combout\,
	combout => \DF3|q~95_combout\);

-- Location: LCCOMB_X34_Y18_N2
\DF3|q~97\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q~97_combout\ = (\DF3|q~96_combout\ & ((\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~63_combout\) # ((\DF3|q[46]~36_combout\)))) # (!\DF3|q~96_combout\ & (((!\DF3|q[46]~36_combout\ & \DF3|q~95_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~63_combout\,
	datab => \DF3|q~96_combout\,
	datac => \DF3|q[46]~36_combout\,
	datad => \DF3|q~95_combout\,
	combout => \DF3|q~97_combout\);

-- Location: LCFF_X34_Y18_N25
\DF3|q[52]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF3|q[52]~2_combout\,
	sdata => \DF3|q~97_combout\,
	sclr => \DF3|q[51]~71_combout\,
	sload => \DF3|q[51]~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF3|q\(52));

-- Location: LCCOMB_X26_Y12_N18
\DF4|q~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF4|q~26_combout\ = (!\nreset~combout\ & \DF3|q\(52))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nreset~combout\,
	datad => \DF3|q\(52),
	combout => \DF4|q~26_combout\);

-- Location: LCFF_X26_Y12_N19
\DF4|q[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF4|q~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF4|q\(19));

-- Location: LCCOMB_X25_Y12_N22
\ID|register_array~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|register_array~49_combout\ = (!\nreset~combout\ & ((\DF4|q\(5) & (\DF4|q\(51))) # (!\DF4|q\(5) & ((\DF4|q\(19))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nreset~combout\,
	datab => \DF4|q\(51),
	datac => \DF4|q\(5),
	datad => \DF4|q\(19),
	combout => \ID|register_array~49_combout\);

-- Location: LCFF_X23_Y9_N25
\ID|register_array[2][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~49_combout\,
	sload => VCC,
	ena => \ID|register_array[2][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[2][12]~regout\);

-- Location: LCCOMB_X21_Y15_N20
\ID|Mux51~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux51~15_combout\ = (\ID|Mux51~14_combout\) # ((\DF1|q\(27) & (\ID|register_array[2][12]~regout\ & !\DF1|q\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux51~14_combout\,
	datab => \DF1|q\(27),
	datac => \ID|register_array[2][12]~regout\,
	datad => \DF1|q\(26),
	combout => \ID|Mux51~15_combout\);

-- Location: LCCOMB_X25_Y8_N12
\ID|Mux51~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux51~13_combout\ = (\ID|Mux51~12_combout\ & ((\ID|register_array[7][12]~regout\) # ((!\DF1|q\(27))))) # (!\ID|Mux51~12_combout\ & (((\ID|register_array[6][12]~regout\ & \DF1|q\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux51~12_combout\,
	datab => \ID|register_array[7][12]~regout\,
	datac => \ID|register_array[6][12]~regout\,
	datad => \DF1|q\(27),
	combout => \ID|Mux51~13_combout\);

-- Location: LCCOMB_X21_Y15_N22
\ID|Mux51~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux51~16_combout\ = (\DF1|q\(29) & (\DF1|q\(28))) # (!\DF1|q\(29) & ((\DF1|q\(28) & ((\ID|Mux51~13_combout\))) # (!\DF1|q\(28) & (\ID|Mux51~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(29),
	datab => \DF1|q\(28),
	datac => \ID|Mux51~15_combout\,
	datad => \ID|Mux51~13_combout\,
	combout => \ID|Mux51~16_combout\);

-- Location: LCFF_X25_Y12_N23
\ID|register_array[15][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \ID|register_array~49_combout\,
	ena => \ID|register_array[15][11]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[15][12]~regout\);

-- Location: LCFF_X16_Y8_N17
\ID|register_array[12][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~49_combout\,
	sload => VCC,
	ena => \ID|register_array[12][10]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[12][12]~regout\);

-- Location: LCFF_X23_Y11_N5
\ID|register_array[13][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~49_combout\,
	sload => VCC,
	ena => \ID|register_array[13][4]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[13][12]~regout\);

-- Location: LCCOMB_X23_Y11_N4
\ID|Mux51~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux51~17_combout\ = (\DF1|q\(27) & (((\DF1|q\(26))))) # (!\DF1|q\(27) & ((\DF1|q\(26) & ((\ID|register_array[13][12]~regout\))) # (!\DF1|q\(26) & (\ID|register_array[12][12]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(27),
	datab => \ID|register_array[12][12]~regout\,
	datac => \ID|register_array[13][12]~regout\,
	datad => \DF1|q\(26),
	combout => \ID|Mux51~17_combout\);

-- Location: LCFF_X25_Y12_N5
\ID|register_array[14][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~49_combout\,
	sload => VCC,
	ena => \ID|register_array[14][24]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[14][12]~regout\);

-- Location: LCCOMB_X25_Y12_N10
\ID|Mux51~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux51~18_combout\ = (\DF1|q\(27) & ((\ID|Mux51~17_combout\ & (\ID|register_array[15][12]~regout\)) # (!\ID|Mux51~17_combout\ & ((\ID|register_array[14][12]~regout\))))) # (!\DF1|q\(27) & (((\ID|Mux51~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(27),
	datab => \ID|register_array[15][12]~regout\,
	datac => \ID|Mux51~17_combout\,
	datad => \ID|register_array[14][12]~regout\,
	combout => \ID|Mux51~18_combout\);

-- Location: LCCOMB_X21_Y15_N24
\ID|Mux51~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux51~19_combout\ = (\ID|Mux51~16_combout\ & (((\ID|Mux51~18_combout\) # (!\DF1|q\(29))))) # (!\ID|Mux51~16_combout\ & (\ID|Mux51~11_combout\ & ((\DF1|q\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux51~11_combout\,
	datab => \ID|Mux51~16_combout\,
	datac => \ID|Mux51~18_combout\,
	datad => \DF1|q\(29),
	combout => \ID|Mux51~19_combout\);

-- Location: LCFF_X20_Y16_N21
\ID|register_array[22][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~49_combout\,
	sload => VCC,
	ena => \ID|register_array[22][23]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[22][12]~regout\);

-- Location: LCCOMB_X20_Y16_N20
\ID|Mux51~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux51~3_combout\ = (\ID|Mux51~2_combout\ & ((\ID|register_array[30][12]~regout\) # ((!\DF1|q\(28))))) # (!\ID|Mux51~2_combout\ & (((\ID|register_array[22][12]~regout\ & \DF1|q\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux51~2_combout\,
	datab => \ID|register_array[30][12]~regout\,
	datac => \ID|register_array[22][12]~regout\,
	datad => \DF1|q\(28),
	combout => \ID|Mux51~3_combout\);

-- Location: LCCOMB_X20_Y17_N8
\ID|Mux51~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux51~6_combout\ = (\DF1|q\(27) & (((\ID|Mux51~3_combout\) # (\DF1|q\(26))))) # (!\DF1|q\(27) & (\ID|Mux51~5_combout\ & ((!\DF1|q\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux51~5_combout\,
	datab => \DF1|q\(27),
	datac => \ID|Mux51~3_combout\,
	datad => \DF1|q\(26),
	combout => \ID|Mux51~6_combout\);

-- Location: LCFF_X19_Y14_N19
\ID|register_array[19][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~49_combout\,
	sload => VCC,
	ena => \ID|register_array[19][28]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[19][12]~regout\);

-- Location: LCFF_X25_Y14_N9
\ID|register_array[23][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~49_combout\,
	sload => VCC,
	ena => \ID|register_array[23][5]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[23][12]~regout\);

-- Location: LCCOMB_X25_Y14_N8
\ID|Mux51~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux51~7_combout\ = (\DF1|q\(29) & (((\DF1|q\(28))))) # (!\DF1|q\(29) & ((\DF1|q\(28) & ((\ID|register_array[23][12]~regout\))) # (!\DF1|q\(28) & (\ID|register_array[19][12]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(29),
	datab => \ID|register_array[19][12]~regout\,
	datac => \ID|register_array[23][12]~regout\,
	datad => \DF1|q\(28),
	combout => \ID|Mux51~7_combout\);

-- Location: LCCOMB_X23_Y14_N22
\ID|Mux51~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux51~8_combout\ = (\ID|Mux51~7_combout\ & (((\ID|register_array[31][12]~regout\) # (!\DF1|q\(29))))) # (!\ID|Mux51~7_combout\ & (\ID|register_array[27][12]~regout\ & ((\DF1|q\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[27][12]~regout\,
	datab => \ID|Mux51~7_combout\,
	datac => \ID|register_array[31][12]~regout\,
	datad => \DF1|q\(29),
	combout => \ID|Mux51~8_combout\);

-- Location: LCCOMB_X20_Y17_N18
\ID|Mux51~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux51~9_combout\ = (\ID|Mux51~6_combout\ & (((\ID|Mux51~8_combout\) # (!\DF1|q\(26))))) # (!\ID|Mux51~6_combout\ & (\ID|Mux51~1_combout\ & ((\DF1|q\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux51~1_combout\,
	datab => \ID|Mux51~6_combout\,
	datac => \ID|Mux51~8_combout\,
	datad => \DF1|q\(26),
	combout => \ID|Mux51~9_combout\);

-- Location: LCCOMB_X26_Y17_N16
\DF2|q~208\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF2|q~208_combout\ = (!\HU|StallF~14_combout\ & ((\DF1|q\(30) & ((\ID|Mux51~9_combout\))) # (!\DF1|q\(30) & (\ID|Mux51~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HU|StallF~14_combout\,
	datab => \ID|Mux51~19_combout\,
	datac => \ID|Mux51~9_combout\,
	datad => \DF1|q\(30),
	combout => \DF2|q~208_combout\);

-- Location: LCCOMB_X27_Y18_N24
\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[24]~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_MUL|Mult0|auto_generated|add9_result[24]~48_combout\ = !\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[23]~47\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \EXE|IEEE_MUL|Mult0|auto_generated|add9_result[23]~47\,
	combout => \EXE|IEEE_MUL|Mult0|auto_generated|add9_result[24]~48_combout\);

-- Location: LCCOMB_X29_Y18_N18
\EXE|IEEE_MUL|Mult0|auto_generated|op_1~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_MUL|Mult0|auto_generated|op_1~48_combout\ = ((\EXE|IEEE_MUL|Mult0|auto_generated|mac_out8~DATAOUT6\ $ (\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[24]~48_combout\ $ (!\EXE|IEEE_MUL|Mult0|auto_generated|op_1~47\)))) # (GND)
-- \EXE|IEEE_MUL|Mult0|auto_generated|op_1~49\ = CARRY((\EXE|IEEE_MUL|Mult0|auto_generated|mac_out8~DATAOUT6\ & ((\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[24]~48_combout\) # (!\EXE|IEEE_MUL|Mult0|auto_generated|op_1~47\))) # 
-- (!\EXE|IEEE_MUL|Mult0|auto_generated|mac_out8~DATAOUT6\ & (\EXE|IEEE_MUL|Mult0|auto_generated|add9_result[24]~48_combout\ & !\EXE|IEEE_MUL|Mult0|auto_generated|op_1~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_MUL|Mult0|auto_generated|mac_out8~DATAOUT6\,
	datab => \EXE|IEEE_MUL|Mult0|auto_generated|add9_result[24]~48_combout\,
	datad => VCC,
	cin => \EXE|IEEE_MUL|Mult0|auto_generated|op_1~47\,
	combout => \EXE|IEEE_MUL|Mult0|auto_generated|op_1~48_combout\,
	cout => \EXE|IEEE_MUL|Mult0|auto_generated|op_1~49\);

-- Location: LCCOMB_X29_Y18_N24
\EXE|IEEE_MUL|Mult0|auto_generated|op_1~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_MUL|Mult0|auto_generated|op_1~54_combout\ = (\EXE|IEEE_MUL|Mult0|auto_generated|mac_out8~DATAOUT9\ & (!\EXE|IEEE_MUL|Mult0|auto_generated|op_1~53\)) # (!\EXE|IEEE_MUL|Mult0|auto_generated|mac_out8~DATAOUT9\ & 
-- ((\EXE|IEEE_MUL|Mult0|auto_generated|op_1~53\) # (GND)))
-- \EXE|IEEE_MUL|Mult0|auto_generated|op_1~55\ = CARRY((!\EXE|IEEE_MUL|Mult0|auto_generated|op_1~53\) # (!\EXE|IEEE_MUL|Mult0|auto_generated|mac_out8~DATAOUT9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_MUL|Mult0|auto_generated|mac_out8~DATAOUT9\,
	datad => VCC,
	cin => \EXE|IEEE_MUL|Mult0|auto_generated|op_1~53\,
	combout => \EXE|IEEE_MUL|Mult0|auto_generated|op_1~54_combout\,
	cout => \EXE|IEEE_MUL|Mult0|auto_generated|op_1~55\);

-- Location: LCCOMB_X29_Y18_N26
\EXE|IEEE_MUL|Mult0|auto_generated|op_1~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_MUL|Mult0|auto_generated|op_1~56_combout\ = (\EXE|IEEE_MUL|Mult0|auto_generated|mac_out8~DATAOUT10\ & (\EXE|IEEE_MUL|Mult0|auto_generated|op_1~55\ $ (GND))) # (!\EXE|IEEE_MUL|Mult0|auto_generated|mac_out8~DATAOUT10\ & 
-- (!\EXE|IEEE_MUL|Mult0|auto_generated|op_1~55\ & VCC))
-- \EXE|IEEE_MUL|Mult0|auto_generated|op_1~57\ = CARRY((\EXE|IEEE_MUL|Mult0|auto_generated|mac_out8~DATAOUT10\ & !\EXE|IEEE_MUL|Mult0|auto_generated|op_1~55\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \EXE|IEEE_MUL|Mult0|auto_generated|mac_out8~DATAOUT10\,
	datad => VCC,
	cin => \EXE|IEEE_MUL|Mult0|auto_generated|op_1~55\,
	combout => \EXE|IEEE_MUL|Mult0|auto_generated|op_1~56_combout\,
	cout => \EXE|IEEE_MUL|Mult0|auto_generated|op_1~57\);

-- Location: LCCOMB_X32_Y16_N18
\DF3|q~156\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q~156_combout\ = (\DF3|q~155_combout\ & ((\EXE|IEEE_MUL|Mult0|auto_generated|op_1~54_combout\) # ((!\EXE|Equal0~0_combout\)))) # (!\DF3|q~155_combout\ & (((\EXE|IEEE_MUL|Mult0|auto_generated|op_1~56_combout\ & \EXE|Equal0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF3|q~155_combout\,
	datab => \EXE|IEEE_MUL|Mult0|auto_generated|op_1~54_combout\,
	datac => \EXE|IEEE_MUL|Mult0|auto_generated|op_1~56_combout\,
	datad => \EXE|Equal0~0_combout\,
	combout => \DF3|q~156_combout\);

-- Location: LCCOMB_X32_Y19_N28
\DF3|q[61]~69\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q[61]~69_combout\ = (\DF2|q\(2) & (!\DF2|q\(4) & \DF2|q\(3))) # (!\DF2|q\(2) & (\DF2|q\(4) & !\DF2|q\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF2|q\(2),
	datac => \DF2|q\(4),
	datad => \DF2|q\(3),
	combout => \DF3|q[61]~69_combout\);

-- Location: LCCOMB_X32_Y19_N16
\DF3|q[61]~143\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q[61]~143_combout\ = (\DF3|q[61]~69_combout\ & (\EXE|IEEE_ADD|NandR_uu|Add0~1_combout\)) # (!\DF3|q[61]~69_combout\ & ((\DF3|q[46]~40_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|NandR_uu|Add0~1_combout\,
	datab => \DF3|q[61]~69_combout\,
	datad => \DF3|q[46]~40_combout\,
	combout => \DF3|q[61]~143_combout\);

-- Location: LCCOMB_X34_Y19_N22
\DF3|q[61]~144\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q[61]~144_combout\ = (\DF3|q[61]~69_combout\ & ((\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[3]~19_combout\ & ((!\EXE|IEEE_ADD|NandR_uu|Add0~0_combout\) # (!\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[4]~12_combout\))) # 
-- (!\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[3]~19_combout\ & ((\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[4]~12_combout\) # (\EXE|IEEE_ADD|NandR_uu|Add0~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF3|q[61]~69_combout\,
	datab => \EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[3]~19_combout\,
	datac => \EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[4]~12_combout\,
	datad => \EXE|IEEE_ADD|NandR_uu|Add0~0_combout\,
	combout => \DF3|q[61]~144_combout\);

-- Location: LCCOMB_X33_Y18_N2
\DF3|q~157\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q~157_combout\ = (\DF3|q[61]~143_combout\ & ((\DF3|q[61]~144_combout\ & (\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~45_combout\)) # (!\DF3|q[61]~144_combout\ & ((\DF3|q~156_combout\))))) # (!\DF3|q[61]~143_combout\ & (((\DF3|q[61]~144_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~45_combout\,
	datab => \DF3|q~156_combout\,
	datac => \DF3|q[61]~143_combout\,
	datad => \DF3|q[61]~144_combout\,
	combout => \DF3|q~157_combout\);

-- Location: LCCOMB_X32_Y18_N0
\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~46_combout\ = (\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[0]~5_combout\ & ((!\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[2]~16_combout\) # (!\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[1]~10_combout\))) # 
-- (!\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[0]~5_combout\ & ((\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[1]~10_combout\) # (\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[2]~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[0]~5_combout\,
	datac => \EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[1]~10_combout\,
	datad => \EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[2]~16_combout\,
	combout => \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~46_combout\);

-- Location: LCCOMB_X35_Y18_N28
\EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:18:full_adderi|and2|C\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:18:full_adderi|and2|C~combout\ = (\EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:18:xor_gatej|C~0_combout\ & \EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:17:full_adderi|and2|C~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:18:xor_gatej|C~0_combout\,
	datac => \EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:17:full_adderi|and2|C~combout\,
	combout => \EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:18:full_adderi|and2|C~combout\);

-- Location: LCCOMB_X39_Y17_N26
\EXE|IEEE_ADD|swap2_uu|exit2[19]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|swap2_uu|exit2[19]~3_combout\ = (\EXE|IEEE_ADD|swap2_uu|should_swap~0_combout\ & (((\EXE|IEEE_ADD|swap_uu|exit1[19]~4_combout\)))) # (!\EXE|IEEE_ADD|swap2_uu|should_swap~0_combout\ & 
-- (\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~85_combout\ & ((\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~85_combout\,
	datab => \EXE|IEEE_ADD|swap2_uu|should_swap~0_combout\,
	datac => \EXE|IEEE_ADD|swap_uu|exit1[19]~4_combout\,
	datad => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~30_combout\,
	combout => \EXE|IEEE_ADD|swap2_uu|exit2[19]~3_combout\);

-- Location: LCCOMB_X39_Y17_N28
\EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:19:xor_gatej|C~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:19:xor_gatej|C~0_combout\ = \EXE|IEEE_ADD|adder_uu|Array_Of_FAs:24:full_adderi|and2|C~combout\ $ (\EXE|IEEE_ADD|swap2_uu|exit1[19]~21_combout\ $ (\EXE|IEEE_ADD|adder_uu|Array_Of_FAs:18:full_adderi|or1|C~0_combout\ $ 
-- (\EXE|IEEE_ADD|swap2_uu|exit2[19]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|adder_uu|Array_Of_FAs:24:full_adderi|and2|C~combout\,
	datab => \EXE|IEEE_ADD|swap2_uu|exit1[19]~21_combout\,
	datac => \EXE|IEEE_ADD|adder_uu|Array_Of_FAs:18:full_adderi|or1|C~0_combout\,
	datad => \EXE|IEEE_ADD|swap2_uu|exit2[19]~3_combout\,
	combout => \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:19:xor_gatej|C~0_combout\);

-- Location: LCCOMB_X35_Y18_N8
\EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:20:full_adderi|xor1|C\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:20:full_adderi|xor1|C~combout\ = \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:20:xor_gatej|C~0_combout\ $ (((\EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:18:xor_gatej|C~0_combout\ & 
-- (\EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:19:xor_gatej|C~0_combout\ & \EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:17:full_adderi|and2|C~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:18:xor_gatej|C~0_combout\,
	datab => \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:19:xor_gatej|C~0_combout\,
	datac => \EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:17:full_adderi|and2|C~combout\,
	datad => \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:20:xor_gatej|C~0_combout\,
	combout => \EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:20:full_adderi|xor1|C~combout\);

-- Location: LCCOMB_X35_Y18_N18
\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~83\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~83_combout\ = (\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[0]~5_combout\ & (((\EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:20:full_adderi|xor1|C~combout\)))) # (!\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[0]~5_combout\ & 
-- (\EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:19:xor_gatej|C~0_combout\ $ ((\EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:18:full_adderi|and2|C~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:19:xor_gatej|C~0_combout\,
	datab => \EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:18:full_adderi|and2|C~combout\,
	datac => \EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:20:full_adderi|xor1|C~combout\,
	datad => \EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[0]~5_combout\,
	combout => \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~83_combout\);

-- Location: LCCOMB_X35_Y17_N30
\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~84\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~84_combout\ = (\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~78_combout\ & ((\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~83_combout\) # (\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[1]~10_combout\ $ 
-- (\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[0]~5_combout\)))) # (!\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~78_combout\ & (\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~83_combout\ & (\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[1]~10_combout\ $ 
-- (!\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[0]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~78_combout\,
	datab => \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~83_combout\,
	datac => \EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[1]~10_combout\,
	datad => \EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[0]~5_combout\,
	combout => \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~84_combout\);

-- Location: LCCOMB_X36_Y19_N14
\EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:23:full_adderi|and2|C\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:23:full_adderi|and2|C~combout\ = (\EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:22:xor_gatej|C~0_combout\ & (\EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~3_combout\ & 
-- (\EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:23:xor_gatej|C~0_combout\ & \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:21:xor_gatej|C~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:22:xor_gatej|C~0_combout\,
	datab => \EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~3_combout\,
	datac => \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:23:xor_gatej|C~0_combout\,
	datad => \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:21:xor_gatej|C~0_combout\,
	combout => \EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:23:full_adderi|and2|C~combout\);

-- Location: LCCOMB_X36_Y19_N24
\EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:24:full_adderi|xor1|C\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:24:full_adderi|xor1|C~combout\ = \EXE|IEEE_ADD|adder_uu|Array_Of_FAs:23:full_adderi|or1|C~0_combout\ $ (\EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:23:full_adderi|and2|C~combout\ $ 
-- (\EXE|IEEE_ADD|adder_uu|Array_Of_FAs:24:full_adderi|and2|C~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|adder_uu|Array_Of_FAs:23:full_adderi|or1|C~0_combout\,
	datac => \EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:23:full_adderi|and2|C~combout\,
	datad => \EXE|IEEE_ADD|adder_uu|Array_Of_FAs:24:full_adderi|and2|C~combout\,
	combout => \EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:24:full_adderi|xor1|C~combout\);

-- Location: LCCOMB_X32_Y18_N28
\DF3|q~153\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q~153_combout\ = (\DF3|q[61]~138_combout\ & ((\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~46_combout\) # ((\EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:23:full_adderi|xor1|C~combout\)))) # (!\DF3|q[61]~138_combout\ & (!\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~46_combout\ & 
-- (\EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:24:full_adderi|xor1|C~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF3|q[61]~138_combout\,
	datab => \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~46_combout\,
	datac => \EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:24:full_adderi|xor1|C~combout\,
	datad => \EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:23:full_adderi|xor1|C~combout\,
	combout => \DF3|q~153_combout\);

-- Location: LCCOMB_X32_Y18_N30
\DF3|q~154\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q~154_combout\ = (\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~46_combout\ & ((\DF3|q~153_combout\ & ((\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~84_combout\))) # (!\DF3|q~153_combout\ & (\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~92_combout\)))) # 
-- (!\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~46_combout\ & (((\DF3|q~153_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~92_combout\,
	datab => \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~46_combout\,
	datac => \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~84_combout\,
	datad => \DF3|q~153_combout\,
	combout => \DF3|q~154_combout\);

-- Location: LCCOMB_X35_Y17_N14
\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~67\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~67_combout\ = (\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[0]~5_combout\ & (\EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:16:xor_gatej|C~0_combout\ $ (((\EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:15:xor_gatej|C~0_combout\ & 
-- \EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:14:full_adderi|and2|C~combout\))))) # (!\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[0]~5_combout\ & (\EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:15:xor_gatej|C~0_combout\ $ 
-- ((\EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:14:full_adderi|and2|C~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111010010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:15:xor_gatej|C~0_combout\,
	datab => \EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[0]~5_combout\,
	datac => \EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:14:full_adderi|and2|C~combout\,
	datad => \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:16:xor_gatej|C~0_combout\,
	combout => \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~67_combout\);

-- Location: LCCOMB_X35_Y17_N0
\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~68\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~68_combout\ = (\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~61_combout\ & ((\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~67_combout\) # (\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[1]~10_combout\ $ 
-- (\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[0]~5_combout\)))) # (!\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~61_combout\ & (\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~67_combout\ & (\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[1]~10_combout\ $ 
-- (!\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[0]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~61_combout\,
	datab => \EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[1]~10_combout\,
	datac => \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~67_combout\,
	datad => \EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[0]~5_combout\,
	combout => \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~68_combout\);

-- Location: LCCOMB_X33_Y18_N22
\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~69\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~69_combout\ = (\EXE|IEEE_ADD|NandR_uu|Add0~2_combout\ & ((\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~56_combout\))) # (!\EXE|IEEE_ADD|NandR_uu|Add0~2_combout\ & (\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~68_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|NandR_uu|Add0~2_combout\,
	datac => \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~68_combout\,
	datad => \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~56_combout\,
	combout => \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~69_combout\);

-- Location: LCCOMB_X33_Y18_N4
\DF3|q~158\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q~158_combout\ = (\DF3|q[51]~79_combout\ & (\DF3|q~157_combout\)) # (!\DF3|q[51]~79_combout\ & ((\DF3|q~157_combout\ & ((\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~69_combout\))) # (!\DF3|q~157_combout\ & (\DF3|q~154_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF3|q[51]~79_combout\,
	datab => \DF3|q~157_combout\,
	datac => \DF3|q~154_combout\,
	datad => \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~69_combout\,
	combout => \DF3|q~158_combout\);

-- Location: LCCOMB_X29_Y14_N26
\EXE|Ainput[22]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Ainput[22]~18_combout\ = (!\HU|ForwardAE\(1) & ((\EXE|Equal4~1_combout\ & (\ResultW[22]~22_combout\)) # (!\EXE|Equal4~1_combout\ & ((\DF2|q\(109))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ResultW[22]~22_combout\,
	datab => \DF2|q\(109),
	datac => \EXE|Equal4~1_combout\,
	datad => \HU|ForwardAE\(1),
	combout => \EXE|Ainput[22]~18_combout\);

-- Location: LCCOMB_X29_Y14_N12
\EXE|Ainput[22]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Ainput[22]~19_combout\ = (\EXE|Ainput[22]~18_combout\) # ((\HU|ForwardAE\(1) & \DF3|q\(62)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HU|ForwardAE\(1),
	datab => \EXE|Ainput[22]~18_combout\,
	datad => \DF3|q\(62),
	combout => \EXE|Ainput[22]~19_combout\);

-- Location: LCCOMB_X32_Y19_N20
\DF3|q[61]~148\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q[61]~148_combout\ = (\DF2|q\(119)) # ((!\DF2|q\(3) & (!\DF2|q\(4) & \DF2|q\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF2|q\(119),
	datab => \DF2|q\(3),
	datac => \DF2|q\(4),
	datad => \DF2|q\(2),
	combout => \DF3|q[61]~148_combout\);

-- Location: LCCOMB_X32_Y19_N2
\DF3|q[61]~147\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q[61]~147_combout\ = (\DF2|q\(119)) # ((\DF2|q\(4)) # (\DF2|q\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF2|q\(119),
	datac => \DF2|q\(4),
	datad => \DF2|q\(3),
	combout => \DF3|q[61]~147_combout\);

-- Location: LCCOMB_X32_Y19_N8
\DF3|q~159\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q~159_combout\ = (\EXE|Binput[22]~9_combout\ & ((\DF3|q[61]~148_combout\) # ((\EXE|Ainput[22]~19_combout\ & !\DF3|q[61]~147_combout\)))) # (!\EXE|Binput[22]~9_combout\ & (\DF3|q[61]~148_combout\ & ((\EXE|Ainput[22]~19_combout\) # 
-- (\DF3|q[61]~147_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Binput[22]~9_combout\,
	datab => \EXE|Ainput[22]~19_combout\,
	datac => \DF3|q[61]~148_combout\,
	datad => \DF3|q[61]~147_combout\,
	combout => \DF3|q~159_combout\);

-- Location: LCCOMB_X33_Y18_N14
\DF3|q~160\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q~160_combout\ = (\DF3|q[61]~147_combout\ & ((\DF3|q~159_combout\ & ((\EXE|Binput[6]~17_combout\))) # (!\DF3|q~159_combout\ & (\DF3|q~158_combout\)))) # (!\DF3|q[61]~147_combout\ & (((\DF3|q~159_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF3|q[61]~147_combout\,
	datab => \DF3|q~158_combout\,
	datac => \DF3|q~159_combout\,
	datad => \EXE|Binput[6]~17_combout\,
	combout => \DF3|q~160_combout\);

-- Location: LCCOMB_X33_Y18_N10
\DF3|q~161\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q~161_combout\ = (\DF3|q~160_combout\ & !\DF3|q[56]~111_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DF3|q~160_combout\,
	datad => \DF3|q[56]~111_combout\,
	combout => \DF3|q~161_combout\);

-- Location: LCFF_X33_Y18_N11
\DF3|q[62]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF3|q~161_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF3|q\(62));

-- Location: LCCOMB_X29_Y14_N20
\DF3|q~230\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q~230_combout\ = (!\nreset~combout\ & ((\EXE|WriteDataE[22]~20_combout\) # ((\HU|ForwardBE\(1) & \DF3|q\(62)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HU|ForwardBE\(1),
	datab => \EXE|WriteDataE[22]~20_combout\,
	datac => \nreset~combout\,
	datad => \DF3|q\(62),
	combout => \DF3|q~230_combout\);

-- Location: LCFF_X29_Y14_N21
\DF3|q[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF3|q~230_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF3|q\(30));

-- Location: LCCOMB_X31_Y12_N24
\EXE|WriteDataE[23]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|WriteDataE[23]~19_combout\ = (\EXE|WriteDataE[23]~18_combout\) # ((\DF3|q\(63) & \HU|ForwardBE\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|WriteDataE[23]~18_combout\,
	datac => \DF3|q\(63),
	datad => \HU|ForwardBE\(1),
	combout => \EXE|WriteDataE[23]~19_combout\);

-- Location: LCCOMB_X31_Y12_N18
\EXE|Binput[23]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Binput[23]~8_combout\ = (\DF2|q\(1) & (\DF2|q\(23))) # (!\DF2|q\(1) & ((\EXE|WriteDataE[23]~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DF2|q\(23),
	datac => \EXE|WriteDataE[23]~19_combout\,
	datad => \DF2|q\(1),
	combout => \EXE|Binput[23]~8_combout\);

-- Location: LCCOMB_X29_Y14_N24
\EXE|WriteDataE[22]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|WriteDataE[22]~21_combout\ = (\EXE|WriteDataE[22]~20_combout\) # ((\HU|ForwardBE\(1) & \DF3|q\(62)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|WriteDataE[22]~20_combout\,
	datac => \HU|ForwardBE\(1),
	datad => \DF3|q\(62),
	combout => \EXE|WriteDataE[22]~21_combout\);

-- Location: LCCOMB_X29_Y14_N18
\EXE|Binput[22]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Binput[22]~9_combout\ = (\DF2|q\(1) & (\DF2|q\(23))) # (!\DF2|q\(1) & ((\EXE|WriteDataE[22]~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF2|q\(23),
	datac => \EXE|WriteDataE[22]~21_combout\,
	datad => \DF2|q\(1),
	combout => \EXE|Binput[22]~9_combout\);

-- Location: LCCOMB_X31_Y13_N10
\EXE|Ainput[21]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Ainput[21]~20_combout\ = (!\HU|ForwardAE\(1) & ((\EXE|Equal4~1_combout\ & ((\ResultW[21]~21_combout\))) # (!\EXE|Equal4~1_combout\ & (\DF2|q\(108)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HU|ForwardAE\(1),
	datab => \DF2|q\(108),
	datac => \EXE|Equal4~1_combout\,
	datad => \ResultW[21]~21_combout\,
	combout => \EXE|Ainput[21]~20_combout\);

-- Location: LCCOMB_X31_Y13_N12
\EXE|Ainput[21]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Ainput[21]~21_combout\ = (\EXE|Ainput[21]~20_combout\) # ((\DF3|q\(61) & \HU|ForwardAE\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF3|q\(61),
	datac => \HU|ForwardAE\(1),
	datad => \EXE|Ainput[21]~20_combout\,
	combout => \EXE|Ainput[21]~21_combout\);

-- Location: LCCOMB_X31_Y13_N24
\EXE|WriteDataE[20]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|WriteDataE[20]~25_combout\ = (\EXE|WriteDataE[20]~24_combout\) # ((\HU|ForwardBE\(1) & \DF3|q\(60)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|WriteDataE[20]~24_combout\,
	datac => \HU|ForwardBE\(1),
	datad => \DF3|q\(60),
	combout => \EXE|WriteDataE[20]~25_combout\);

-- Location: LCCOMB_X31_Y13_N2
\EXE|Binput[20]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Binput[20]~11_combout\ = (\DF2|q\(1) & (\DF2|q\(23))) # (!\DF2|q\(1) & ((\EXE|WriteDataE[20]~25_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DF2|q\(23),
	datac => \EXE|WriteDataE[20]~25_combout\,
	datad => \DF2|q\(1),
	combout => \EXE|Binput[20]~11_combout\);

-- Location: LCCOMB_X34_Y11_N22
\DF3|q~232\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q~232_combout\ = (!\nreset~combout\ & ((\EXE|WriteDataE[24]~16_combout\) # ((\HU|ForwardBE\(1) & \DF3|q\(64)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|WriteDataE[24]~16_combout\,
	datab => \HU|ForwardBE\(1),
	datac => \DF3|q\(64),
	datad => \nreset~combout\,
	combout => \DF3|q~232_combout\);

-- Location: LCFF_X34_Y11_N23
\DF3|q[32]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF3|q~232_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF3|q\(32));

-- Location: LCCOMB_X36_Y13_N8
\EXE|Ainput[25]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Ainput[25]~12_combout\ = (!\HU|ForwardAE\(1) & ((\EXE|Equal4~1_combout\ & (\ResultW[25]~25_combout\)) # (!\EXE|Equal4~1_combout\ & ((\DF2|q\(112))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HU|ForwardAE\(1),
	datab => \ResultW[25]~25_combout\,
	datac => \DF2|q\(112),
	datad => \EXE|Equal4~1_combout\,
	combout => \EXE|Ainput[25]~12_combout\);

-- Location: LCCOMB_X36_Y13_N18
\EXE|Ainput[25]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Ainput[25]~13_combout\ = (\EXE|Ainput[25]~12_combout\) # ((\HU|ForwardAE\(1) & \DF3|q\(65)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HU|ForwardAE\(1),
	datab => \EXE|Ainput[25]~12_combout\,
	datad => \DF3|q\(65),
	combout => \EXE|Ainput[25]~13_combout\);

-- Location: LCCOMB_X35_Y12_N2
\DF3|q~175\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q~175_combout\ = (\EXE|Binput[25]~6_combout\ & ((\DF3|q[46]~37_combout\) # ((\DF3|q[46]~36_combout\ & \EXE|Ainput[25]~13_combout\)))) # (!\EXE|Binput[25]~6_combout\ & (\DF3|q[46]~37_combout\ & ((\EXE|Ainput[25]~13_combout\) # 
-- (!\DF3|q[46]~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Binput[25]~6_combout\,
	datab => \DF3|q[46]~36_combout\,
	datac => \DF3|q[46]~37_combout\,
	datad => \EXE|Ainput[25]~13_combout\,
	combout => \DF3|q~175_combout\);

-- Location: LCCOMB_X32_Y14_N8
\EXE|IEEE_ADD|Sub_and_bias_uu|exp_result[2]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Sub_and_bias_uu|exp_result[2]~4_combout\ = (\EXE|IEEE_ADD|Sub_and_bias_uu|Add0~4_combout\ & (\EXE|IEEE_ADD|Sub_and_bias_uu|exp_result[1]~3\ $ (GND))) # (!\EXE|IEEE_ADD|Sub_and_bias_uu|Add0~4_combout\ & 
-- (!\EXE|IEEE_ADD|Sub_and_bias_uu|exp_result[1]~3\ & VCC))
-- \EXE|IEEE_ADD|Sub_and_bias_uu|exp_result[2]~5\ = CARRY((\EXE|IEEE_ADD|Sub_and_bias_uu|Add0~4_combout\ & !\EXE|IEEE_ADD|Sub_and_bias_uu|exp_result[1]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|Sub_and_bias_uu|Add0~4_combout\,
	datad => VCC,
	cin => \EXE|IEEE_ADD|Sub_and_bias_uu|exp_result[1]~3\,
	combout => \EXE|IEEE_ADD|Sub_and_bias_uu|exp_result[2]~4_combout\,
	cout => \EXE|IEEE_ADD|Sub_and_bias_uu|exp_result[2]~5\);

-- Location: LCCOMB_X35_Y12_N4
\DF3|q~176\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q~176_combout\ = (\DF3|q~175_combout\ & (((\EXE|IEEE_ADD|Sub_and_bias_uu|exp_result[2]~4_combout\) # (\DF3|q[46]~36_combout\)))) # (!\DF3|q~175_combout\ & (\DF3|q~174_combout\ & ((!\DF3|q[46]~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF3|q~174_combout\,
	datab => \DF3|q~175_combout\,
	datac => \EXE|IEEE_ADD|Sub_and_bias_uu|exp_result[2]~4_combout\,
	datad => \DF3|q[46]~36_combout\,
	combout => \DF3|q~176_combout\);

-- Location: LCFF_X35_Y12_N1
\DF3|q[65]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF3|q[65]~11_combout\,
	sdata => \DF3|q~176_combout\,
	sclr => \DF3|q[63]~167_combout\,
	sload => \DF2|ALT_INV_q\(119),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF3|q\(65));

-- Location: LCCOMB_X18_Y13_N12
\DF4|q~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF4|q~52_combout\ = (!\nreset~combout\ & \DF3|q\(65))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nreset~combout\,
	datad => \DF3|q\(65),
	combout => \DF4|q~52_combout\);

-- Location: LCFF_X18_Y13_N13
\DF4|q[32]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF4|q~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF4|q\(32));

-- Location: LCCOMB_X24_Y8_N6
\ResultW[25]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \ResultW[25]~25_combout\ = (\DF4|q\(5) & (\DF4|q\(64))) # (!\DF4|q\(5) & ((\DF4|q\(32))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF4|q\(64),
	datab => \DF4|q\(5),
	datad => \DF4|q\(32),
	combout => \ResultW[25]~25_combout\);

-- Location: LCCOMB_X36_Y13_N20
\EXE|WriteDataE[25]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|WriteDataE[25]~15_combout\ = (!\HU|ForwardBE\(1) & ((\EXE|Equal2~1_combout\ & ((\ResultW[25]~25_combout\))) # (!\EXE|Equal2~1_combout\ & (\DF2|q\(80)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF2|q\(80),
	datab => \ResultW[25]~25_combout\,
	datac => \EXE|Equal2~1_combout\,
	datad => \HU|ForwardBE\(1),
	combout => \EXE|WriteDataE[25]~15_combout\);

-- Location: LCCOMB_X36_Y13_N4
\DF3|q~233\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q~233_combout\ = (!\nreset~combout\ & ((\EXE|WriteDataE[25]~15_combout\) # ((\DF3|q\(65) & \HU|ForwardBE\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF3|q\(65),
	datab => \HU|ForwardBE\(1),
	datac => \EXE|WriteDataE[25]~15_combout\,
	datad => \nreset~combout\,
	combout => \DF3|q~233_combout\);

-- Location: LCFF_X36_Y13_N5
\DF3|q[33]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF3|q~233_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF3|q\(33));

-- Location: LCCOMB_X25_Y13_N8
\ResultW[26]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \ResultW[26]~26_combout\ = (\DF4|q\(5) & ((\DF4|q\(65)))) # (!\DF4|q\(5) & (\DF4|q\(33)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DF4|q\(33),
	datac => \DF4|q\(5),
	datad => \DF4|q\(65),
	combout => \ResultW[26]~26_combout\);

-- Location: LCCOMB_X32_Y13_N22
\EXE|WriteDataE[26]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|WriteDataE[26]~12_combout\ = (!\HU|ForwardBE\(1) & ((\EXE|Equal2~1_combout\ & ((\ResultW[26]~26_combout\))) # (!\EXE|Equal2~1_combout\ & (\DF2|q\(81)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF2|q\(81),
	datab => \ResultW[26]~26_combout\,
	datac => \HU|ForwardBE\(1),
	datad => \EXE|Equal2~1_combout\,
	combout => \EXE|WriteDataE[26]~12_combout\);

-- Location: LCCOMB_X32_Y13_N30
\EXE|WriteDataE[10]~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|WriteDataE[10]~45_combout\ = (\EXE|WriteDataE[10]~44_combout\) # ((\HU|ForwardBE\(1) & \DF3|q\(50)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HU|ForwardBE\(1),
	datac => \DF3|q\(50),
	datad => \EXE|WriteDataE[10]~44_combout\,
	combout => \EXE|WriteDataE[10]~45_combout\);

-- Location: LCCOMB_X32_Y13_N0
\DF3|q[66]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q[66]~12_combout\ = (\DF2|q\(1) & (\DF2|q\(18))) # (!\DF2|q\(1) & ((\EXE|WriteDataE[10]~45_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF2|q\(18),
	datab => \EXE|WriteDataE[10]~45_combout\,
	datad => \DF2|q\(1),
	combout => \DF3|q[66]~12_combout\);

-- Location: LCCOMB_X32_Y14_N10
\EXE|IEEE_ADD|Sub_and_bias_uu|exp_result[3]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Sub_and_bias_uu|exp_result[3]~6_combout\ = (\EXE|IEEE_ADD|Sub_and_bias_uu|Add0~6_combout\ & (!\EXE|IEEE_ADD|Sub_and_bias_uu|exp_result[2]~5\)) # (!\EXE|IEEE_ADD|Sub_and_bias_uu|Add0~6_combout\ & 
-- ((\EXE|IEEE_ADD|Sub_and_bias_uu|exp_result[2]~5\) # (GND)))
-- \EXE|IEEE_ADD|Sub_and_bias_uu|exp_result[3]~7\ = CARRY((!\EXE|IEEE_ADD|Sub_and_bias_uu|exp_result[2]~5\) # (!\EXE|IEEE_ADD|Sub_and_bias_uu|Add0~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|Sub_and_bias_uu|Add0~6_combout\,
	datad => VCC,
	cin => \EXE|IEEE_ADD|Sub_and_bias_uu|exp_result[2]~5\,
	combout => \EXE|IEEE_ADD|Sub_and_bias_uu|exp_result[3]~6_combout\,
	cout => \EXE|IEEE_ADD|Sub_and_bias_uu|exp_result[3]~7\);

-- Location: LCCOMB_X32_Y13_N8
\EXE|WriteDataE[26]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|WriteDataE[26]~13_combout\ = (\EXE|WriteDataE[26]~12_combout\) # ((\HU|ForwardBE\(1) & \DF3|q\(66)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|WriteDataE[26]~12_combout\,
	datac => \HU|ForwardBE\(1),
	datad => \DF3|q\(66),
	combout => \EXE|WriteDataE[26]~13_combout\);

-- Location: LCCOMB_X32_Y13_N18
\EXE|Binput[26]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Binput[26]~5_combout\ = (\DF2|q\(1) & (\DF2|q\(23))) # (!\DF2|q\(1) & ((\EXE|WriteDataE[26]~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DF2|q\(23),
	datac => \EXE|WriteDataE[26]~13_combout\,
	datad => \DF2|q\(1),
	combout => \EXE|Binput[26]~5_combout\);

-- Location: LCCOMB_X37_Y12_N8
\EXE|WriteDataE[25]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|WriteDataE[25]~14_combout\ = (\HU|ForwardBE\(1) & \DF3|q\(65))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \HU|ForwardBE\(1),
	datad => \DF3|q\(65),
	combout => \EXE|WriteDataE[25]~14_combout\);

-- Location: LCCOMB_X36_Y13_N14
\EXE|Binput[25]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Binput[25]~6_combout\ = (\DF2|q\(1) & (\DF2|q\(23))) # (!\DF2|q\(1) & (((\EXE|WriteDataE[25]~14_combout\) # (\EXE|WriteDataE[25]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF2|q\(23),
	datab => \EXE|WriteDataE[25]~14_combout\,
	datac => \EXE|WriteDataE[25]~15_combout\,
	datad => \DF2|q\(1),
	combout => \EXE|Binput[25]~6_combout\);

-- Location: LCCOMB_X26_Y12_N10
\DF4|q~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF4|q~49_combout\ = (\MEM|data_memory|auto_generated|q_a\(24) & !\nreset~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|data_memory|auto_generated|q_a\(24),
	datac => \nreset~combout\,
	combout => \DF4|q~49_combout\);

-- Location: LCFF_X26_Y12_N11
\DF4|q[63]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF4|q~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF4|q\(63));

-- Location: LCCOMB_X23_Y8_N10
\ResultW[24]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \ResultW[24]~24_combout\ = (\DF4|q\(5) & ((\DF4|q\(63)))) # (!\DF4|q\(5) & (\DF4|q\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DF4|q\(5),
	datac => \DF4|q\(31),
	datad => \DF4|q\(63),
	combout => \ResultW[24]~24_combout\);

-- Location: LCCOMB_X34_Y11_N30
\EXE|Ainput[24]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Ainput[24]~14_combout\ = (!\HU|ForwardAE\(1) & ((\EXE|Equal4~1_combout\ & ((\ResultW[24]~24_combout\))) # (!\EXE|Equal4~1_combout\ & (\DF2|q\(111)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF2|q\(111),
	datab => \HU|ForwardAE\(1),
	datac => \ResultW[24]~24_combout\,
	datad => \EXE|Equal4~1_combout\,
	combout => \EXE|Ainput[24]~14_combout\);

-- Location: LCCOMB_X34_Y11_N16
\EXE|Ainput[24]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Ainput[24]~15_combout\ = (\EXE|Ainput[24]~14_combout\) # ((\HU|ForwardAE\(1) & \DF3|q\(64)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|Ainput[24]~14_combout\,
	datac => \HU|ForwardAE\(1),
	datad => \DF3|q\(64),
	combout => \EXE|Ainput[24]~15_combout\);

-- Location: LCCOMB_X31_Y13_N16
\EXE|Binput[21]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Binput[21]~10_combout\ = (\DF2|q\(1) & ((\DF2|q\(23)))) # (!\DF2|q\(1) & (\EXE|WriteDataE[21]~23_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|WriteDataE[21]~23_combout\,
	datac => \DF2|q\(23),
	datad => \DF2|q\(1),
	combout => \EXE|Binput[21]~10_combout\);

-- Location: LCCOMB_X29_Y15_N10
\ResultW[18]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ResultW[18]~18_combout\ = (\DF4|q\(5) & ((\DF4|q\(57)))) # (!\DF4|q\(5) & (\DF4|q\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF4|q\(25),
	datab => \DF4|q\(57),
	datad => \DF4|q\(5),
	combout => \ResultW[18]~18_combout\);

-- Location: LCCOMB_X29_Y15_N8
\EXE|Ainput[18]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Ainput[18]~26_combout\ = (!\HU|ForwardAE\(1) & ((\EXE|Equal4~1_combout\ & ((\ResultW[18]~18_combout\))) # (!\EXE|Equal4~1_combout\ & (\DF2|q\(105)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HU|ForwardAE\(1),
	datab => \DF2|q\(105),
	datac => \EXE|Equal4~1_combout\,
	datad => \ResultW[18]~18_combout\,
	combout => \EXE|Ainput[18]~26_combout\);

-- Location: LCCOMB_X40_Y14_N14
\DF2|q~159\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF2|q~159_combout\ = (!\HU|StallF~14_combout\ & \DF1|q\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \HU|StallF~14_combout\,
	datad => \DF1|q\(12),
	combout => \DF2|q~159_combout\);

-- Location: LCFF_X40_Y14_N15
\DF2|q[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF2|q~159_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF2|q\(10));

-- Location: LCCOMB_X34_Y16_N10
\DF3|q[58]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q[58]~6_combout\ = (\DF2|q\(1) & ((\DF2|q\(10)))) # (!\DF2|q\(1) & (\EXE|WriteDataE[2]~61_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|WriteDataE[2]~61_combout\,
	datab => \DF2|q\(10),
	datad => \DF2|q\(1),
	combout => \DF3|q[58]~6_combout\);

-- Location: LCCOMB_X34_Y12_N4
\EXE|Add1~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add1~36_combout\ = ((\EXE|Binput[18]~13_combout\ $ (\EXE|Ainput[18]~27_combout\ $ (\EXE|Add1~35\)))) # (GND)
-- \EXE|Add1~37\ = CARRY((\EXE|Binput[18]~13_combout\ & (\EXE|Ainput[18]~27_combout\ & !\EXE|Add1~35\)) # (!\EXE|Binput[18]~13_combout\ & ((\EXE|Ainput[18]~27_combout\) # (!\EXE|Add1~35\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Binput[18]~13_combout\,
	datab => \EXE|Ainput[18]~27_combout\,
	datad => VCC,
	cin => \EXE|Add1~35\,
	combout => \EXE|Add1~36_combout\,
	cout => \EXE|Add1~37\);

-- Location: LCCOMB_X32_Y16_N16
\DF3|q~118\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q~118_combout\ = (\DF3|q[56]~102_combout\ & ((\DF3|q[46]~33_combout\ & ((\EXE|Add1~36_combout\))) # (!\DF3|q[46]~33_combout\ & (\EXE|Add0~36_combout\)))) # (!\DF3|q[56]~102_combout\ & (((!\DF3|q[46]~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Add0~36_combout\,
	datab => \DF3|q[56]~102_combout\,
	datac => \EXE|Add1~36_combout\,
	datad => \DF3|q[46]~33_combout\,
	combout => \DF3|q~118_combout\);

-- Location: LCCOMB_X32_Y16_N10
\DF3|q~119\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q~119_combout\ = (\DF3|q~118_combout\ & ((\EXE|IEEE_MUL|Mult0|auto_generated|op_1~46_combout\) # ((!\EXE|Equal0~0_combout\)))) # (!\DF3|q~118_combout\ & (((\EXE|IEEE_MUL|Mult0|auto_generated|op_1~48_combout\ & \EXE|Equal0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_MUL|Mult0|auto_generated|op_1~46_combout\,
	datab => \DF3|q~118_combout\,
	datac => \EXE|IEEE_MUL|Mult0|auto_generated|op_1~48_combout\,
	datad => \EXE|Equal0~0_combout\,
	combout => \DF3|q~119_combout\);

-- Location: LCCOMB_X35_Y17_N24
\DF3|q~120\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q~120_combout\ = (\DF3|q[56]~106_combout\ & (((\DF3|q[56]~105_combout\) # (\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~68_combout\)))) # (!\DF3|q[56]~106_combout\ & (\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~84_combout\ & (!\DF3|q[56]~105_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF3|q[56]~106_combout\,
	datab => \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~84_combout\,
	datac => \DF3|q[56]~105_combout\,
	datad => \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~68_combout\,
	combout => \DF3|q~120_combout\);

-- Location: LCCOMB_X35_Y17_N26
\DF3|q~121\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q~121_combout\ = (\DF3|q~120_combout\ & (((\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~33_combout\) # (!\DF3|q[56]~105_combout\)))) # (!\DF3|q~120_combout\ & (\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~57_combout\ & ((\DF3|q[56]~105_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~57_combout\,
	datab => \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~33_combout\,
	datac => \DF3|q~120_combout\,
	datad => \DF3|q[56]~105_combout\,
	combout => \DF3|q~121_combout\);

-- Location: LCCOMB_X35_Y17_N28
\DF3|q~122\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q~122_combout\ = (\DF3|q[46]~37_combout\ & (((\DF3|q~121_combout\) # (!\DF3|q[56]~246_combout\)))) # (!\DF3|q[46]~37_combout\ & (\DF3|q~119_combout\ & (\DF3|q[56]~246_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF3|q[46]~37_combout\,
	datab => \DF3|q~119_combout\,
	datac => \DF3|q[56]~246_combout\,
	datad => \DF3|q~121_combout\,
	combout => \DF3|q~122_combout\);

-- Location: LCCOMB_X29_Y15_N4
\EXE|WriteDataE[18]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|WriteDataE[18]~29_combout\ = (\EXE|WriteDataE[18]~28_combout\) # ((\HU|ForwardBE\(1) & \DF3|q\(58)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|WriteDataE[18]~28_combout\,
	datac => \HU|ForwardBE\(1),
	datad => \DF3|q\(58),
	combout => \EXE|WriteDataE[18]~29_combout\);

-- Location: LCCOMB_X29_Y15_N6
\EXE|Binput[18]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Binput[18]~13_combout\ = (\DF2|q\(1) & (\DF2|q\(23))) # (!\DF2|q\(1) & ((\EXE|WriteDataE[18]~29_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF2|q\(23),
	datac => \EXE|WriteDataE[18]~29_combout\,
	datad => \DF2|q\(1),
	combout => \EXE|Binput[18]~13_combout\);

-- Location: LCCOMB_X35_Y17_N6
\DF3|q~123\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q~123_combout\ = (\EXE|Ainput[18]~27_combout\ & ((\DF3|q~122_combout\) # ((\EXE|Binput[18]~13_combout\ & \DF3|q[46]~36_combout\)))) # (!\EXE|Ainput[18]~27_combout\ & (\DF3|q~122_combout\ & ((\EXE|Binput[18]~13_combout\) # (!\DF3|q[46]~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Ainput[18]~27_combout\,
	datab => \DF3|q~122_combout\,
	datac => \EXE|Binput[18]~13_combout\,
	datad => \DF3|q[46]~36_combout\,
	combout => \DF3|q~123_combout\);

-- Location: LCFF_X34_Y16_N11
\DF3|q[58]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF3|q[58]~6_combout\,
	sdata => \DF3|q~123_combout\,
	sclr => \DF3|q[56]~111_combout\,
	sload => \DF2|ALT_INV_q\(119),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF3|q\(58));

-- Location: LCCOMB_X29_Y15_N18
\EXE|Ainput[18]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Ainput[18]~27_combout\ = (\EXE|Ainput[18]~26_combout\) # ((\HU|ForwardAE\(1) & \DF3|q\(58)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HU|ForwardAE\(1),
	datac => \EXE|Ainput[18]~26_combout\,
	datad => \DF3|q\(58),
	combout => \EXE|Ainput[18]~27_combout\);

-- Location: LCCOMB_X34_Y12_N14
\EXE|Add1~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add1~46_combout\ = (\EXE|Ainput[23]~17_combout\ & ((\EXE|Binput[23]~8_combout\ & (!\EXE|Add1~45\)) # (!\EXE|Binput[23]~8_combout\ & (\EXE|Add1~45\ & VCC)))) # (!\EXE|Ainput[23]~17_combout\ & ((\EXE|Binput[23]~8_combout\ & ((\EXE|Add1~45\) # (GND))) # 
-- (!\EXE|Binput[23]~8_combout\ & (!\EXE|Add1~45\))))
-- \EXE|Add1~47\ = CARRY((\EXE|Ainput[23]~17_combout\ & (\EXE|Binput[23]~8_combout\ & !\EXE|Add1~45\)) # (!\EXE|Ainput[23]~17_combout\ & ((\EXE|Binput[23]~8_combout\) # (!\EXE|Add1~45\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Ainput[23]~17_combout\,
	datab => \EXE|Binput[23]~8_combout\,
	datad => VCC,
	cin => \EXE|Add1~45\,
	combout => \EXE|Add1~46_combout\,
	cout => \EXE|Add1~47\);

-- Location: LCCOMB_X34_Y12_N20
\EXE|Add1~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add1~52_combout\ = ((\EXE|Ainput[26]~11_combout\ $ (\EXE|Binput[26]~5_combout\ $ (\EXE|Add1~51\)))) # (GND)
-- \EXE|Add1~53\ = CARRY((\EXE|Ainput[26]~11_combout\ & ((!\EXE|Add1~51\) # (!\EXE|Binput[26]~5_combout\))) # (!\EXE|Ainput[26]~11_combout\ & (!\EXE|Binput[26]~5_combout\ & !\EXE|Add1~51\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Ainput[26]~11_combout\,
	datab => \EXE|Binput[26]~5_combout\,
	datad => VCC,
	cin => \EXE|Add1~51\,
	combout => \EXE|Add1~52_combout\,
	cout => \EXE|Add1~53\);

-- Location: LCCOMB_X33_Y12_N14
\EXE|Add0~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add0~46_combout\ = (\EXE|Ainput[23]~17_combout\ & ((\EXE|Binput[23]~8_combout\ & (\EXE|Add0~45\ & VCC)) # (!\EXE|Binput[23]~8_combout\ & (!\EXE|Add0~45\)))) # (!\EXE|Ainput[23]~17_combout\ & ((\EXE|Binput[23]~8_combout\ & (!\EXE|Add0~45\)) # 
-- (!\EXE|Binput[23]~8_combout\ & ((\EXE|Add0~45\) # (GND)))))
-- \EXE|Add0~47\ = CARRY((\EXE|Ainput[23]~17_combout\ & (!\EXE|Binput[23]~8_combout\ & !\EXE|Add0~45\)) # (!\EXE|Ainput[23]~17_combout\ & ((!\EXE|Add0~45\) # (!\EXE|Binput[23]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Ainput[23]~17_combout\,
	datab => \EXE|Binput[23]~8_combout\,
	datad => VCC,
	cin => \EXE|Add0~45\,
	combout => \EXE|Add0~46_combout\,
	cout => \EXE|Add0~47\);

-- Location: LCCOMB_X33_Y12_N20
\EXE|Add0~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add0~52_combout\ = ((\EXE|Ainput[26]~11_combout\ $ (\EXE|Binput[26]~5_combout\ $ (!\EXE|Add0~51\)))) # (GND)
-- \EXE|Add0~53\ = CARRY((\EXE|Ainput[26]~11_combout\ & ((\EXE|Binput[26]~5_combout\) # (!\EXE|Add0~51\))) # (!\EXE|Ainput[26]~11_combout\ & (\EXE|Binput[26]~5_combout\ & !\EXE|Add0~51\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Ainput[26]~11_combout\,
	datab => \EXE|Binput[26]~5_combout\,
	datad => VCC,
	cin => \EXE|Add0~51\,
	combout => \EXE|Add0~52_combout\,
	cout => \EXE|Add0~53\);

-- Location: LCCOMB_X32_Y13_N20
\DF3|q~178\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q~178_combout\ = (\DF3|q~177_combout\ & ((\EXE|Add1~52_combout\) # ((\EXE|Equal0~0_combout\)))) # (!\DF3|q~177_combout\ & (((\EXE|Add0~52_combout\ & !\EXE|Equal0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF3|q~177_combout\,
	datab => \EXE|Add1~52_combout\,
	datac => \EXE|Add0~52_combout\,
	datad => \EXE|Equal0~0_combout\,
	combout => \DF3|q~178_combout\);

-- Location: LCCOMB_X32_Y13_N2
\DF3|q~181\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q~181_combout\ = (\DF3|q~180_combout\ & ((\EXE|IEEE_ADD|Sub_and_bias_uu|exp_result[3]~6_combout\) # ((\DF3|q[46]~36_combout\)))) # (!\DF3|q~180_combout\ & (((!\DF3|q[46]~36_combout\ & \DF3|q~178_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF3|q~180_combout\,
	datab => \EXE|IEEE_ADD|Sub_and_bias_uu|exp_result[3]~6_combout\,
	datac => \DF3|q[46]~36_combout\,
	datad => \DF3|q~178_combout\,
	combout => \DF3|q~181_combout\);

-- Location: LCFF_X32_Y13_N1
\DF3|q[66]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF3|q[66]~12_combout\,
	sdata => \DF3|q~181_combout\,
	sclr => \DF3|q[63]~167_combout\,
	sload => \DF2|ALT_INV_q\(119),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF3|q\(66));

-- Location: LCCOMB_X32_Y13_N4
\DF3|q~234\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q~234_combout\ = (!\nreset~combout\ & ((\EXE|WriteDataE[26]~12_combout\) # ((\HU|ForwardBE\(1) & \DF3|q\(66)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HU|ForwardBE\(1),
	datab => \EXE|WriteDataE[26]~12_combout\,
	datac => \nreset~combout\,
	datad => \DF3|q\(66),
	combout => \DF3|q~234_combout\);

-- Location: LCFF_X32_Y13_N5
\DF3|q[34]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF3|q~234_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF3|q\(34));

-- Location: LCCOMB_X31_Y12_N4
\DF3|q~235\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q~235_combout\ = (!\nreset~combout\ & ((\EXE|WriteDataE[27]~10_combout\) # ((\HU|ForwardBE\(1) & \DF3|q\(67)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|WriteDataE[27]~10_combout\,
	datab => \HU|ForwardBE\(1),
	datac => \DF3|q\(67),
	datad => \nreset~combout\,
	combout => \DF3|q~235_combout\);

-- Location: LCFF_X31_Y12_N5
\DF3|q[35]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF3|q~235_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF3|q\(35));

-- Location: LCCOMB_X27_Y12_N22
\ResultW[28]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \ResultW[28]~28_combout\ = (\DF4|q\(5) & (\DF4|q\(67))) # (!\DF4|q\(5) & ((\DF4|q\(35))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF4|q\(67),
	datab => \DF4|q\(35),
	datac => \DF4|q\(5),
	combout => \ResultW[28]~28_combout\);

-- Location: LCCOMB_X27_Y12_N28
\EXE|WriteDataE[28]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|WriteDataE[28]~8_combout\ = (!\HU|ForwardBE\(1) & ((\EXE|Equal2~1_combout\ & ((\ResultW[28]~28_combout\))) # (!\EXE|Equal2~1_combout\ & (\DF2|q\(83)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Equal2~1_combout\,
	datab => \DF2|q\(83),
	datac => \HU|ForwardBE\(1),
	datad => \ResultW[28]~28_combout\,
	combout => \EXE|WriteDataE[28]~8_combout\);

-- Location: LCCOMB_X37_Y12_N14
\DF3|q~236\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q~236_combout\ = (!\nreset~combout\ & ((\EXE|WriteDataE[28]~8_combout\) # ((\HU|ForwardBE\(1) & \DF3|q\(68)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nreset~combout\,
	datab => \HU|ForwardBE\(1),
	datac => \DF3|q\(68),
	datad => \EXE|WriteDataE[28]~8_combout\,
	combout => \DF3|q~236_combout\);

-- Location: LCFF_X37_Y12_N15
\DF3|q[36]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF3|q~236_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF3|q\(36));

-- Location: LCCOMB_X30_Y13_N30
\ResultW[29]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \ResultW[29]~29_combout\ = (\DF4|q\(5) & (\DF4|q\(68))) # (!\DF4|q\(5) & ((\DF4|q\(36))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF4|q\(68),
	datac => \DF4|q\(5),
	datad => \DF4|q\(36),
	combout => \ResultW[29]~29_combout\);

-- Location: LCCOMB_X30_Y13_N12
\EXE|WriteDataE[29]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|WriteDataE[29]~6_combout\ = (!\HU|ForwardBE\(1) & ((\EXE|Equal2~1_combout\ & ((\ResultW[29]~29_combout\))) # (!\EXE|Equal2~1_combout\ & (\DF2|q\(84)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF2|q\(84),
	datab => \ResultW[29]~29_combout\,
	datac => \EXE|Equal2~1_combout\,
	datad => \HU|ForwardBE\(1),
	combout => \EXE|WriteDataE[29]~6_combout\);

-- Location: LCCOMB_X30_Y13_N8
\DF3|q~237\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q~237_combout\ = (!\nreset~combout\ & ((\EXE|WriteDataE[29]~6_combout\) # ((\HU|ForwardBE\(1) & \DF3|q\(69)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HU|ForwardBE\(1),
	datab => \nreset~combout\,
	datac => \DF3|q\(69),
	datad => \EXE|WriteDataE[29]~6_combout\,
	combout => \DF3|q~237_combout\);

-- Location: LCFF_X30_Y13_N9
\DF3|q[37]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF3|q~237_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF3|q\(37));

-- Location: LCCOMB_X30_Y13_N16
\EXE|WriteDataE[30]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|WriteDataE[30]~4_combout\ = (!\HU|ForwardBE\(1) & ((\EXE|Equal2~1_combout\ & (\ResultW[30]~30_combout\)) # (!\EXE|Equal2~1_combout\ & ((\DF2|q\(85))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ResultW[30]~30_combout\,
	datab => \DF2|q\(85),
	datac => \EXE|Equal2~1_combout\,
	datad => \HU|ForwardBE\(1),
	combout => \EXE|WriteDataE[30]~4_combout\);

-- Location: LCCOMB_X32_Y12_N20
\DF3|q~197\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q~197_combout\ = (\DF2|q\(1) & ((\DF2|q\(23)))) # (!\DF2|q\(1) & (\EXE|WriteDataE[30]~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|WriteDataE[30]~5_combout\,
	datab => \DF2|q\(1),
	datac => \DF2|q\(23),
	combout => \DF3|q~197_combout\);

-- Location: LCCOMB_X32_Y12_N30
\DF3|q~198\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q~198_combout\ = (\EXE|Ainput[30]~3_combout\ & ((\DF3|q[46]~37_combout\) # ((\DF3|q[46]~36_combout\ & \DF3|q~197_combout\)))) # (!\EXE|Ainput[30]~3_combout\ & (\DF3|q[46]~37_combout\ & ((\DF3|q~197_combout\) # (!\DF3|q[46]~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Ainput[30]~3_combout\,
	datab => \DF3|q[46]~36_combout\,
	datac => \DF3|q~197_combout\,
	datad => \DF3|q[46]~37_combout\,
	combout => \DF3|q~198_combout\);

-- Location: LCCOMB_X30_Y18_N24
\EXE|IEEE_ADD|Select_exp_uu|Add1~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Select_exp_uu|Add1~14_combout\ = \EXE|IEEE_ADD|Select_exp_uu|Add1~13\ $ (!\DF2|q\(85))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \DF2|q\(85),
	cin => \EXE|IEEE_ADD|Select_exp_uu|Add1~13\,
	combout => \EXE|IEEE_ADD|Select_exp_uu|Add1~14_combout\);

-- Location: LCCOMB_X31_Y18_N18
\EXE|IEEE_ADD|Select_exp_uu|Add0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Select_exp_uu|Add0~6_combout\ = (\DF2|q\(112) & (\EXE|IEEE_ADD|Select_exp_uu|Add0~4\ $ (GND))) # (!\DF2|q\(112) & (!\EXE|IEEE_ADD|Select_exp_uu|Add0~4\ & VCC))
-- \EXE|IEEE_ADD|Select_exp_uu|Add0~7\ = CARRY((\DF2|q\(112) & !\EXE|IEEE_ADD|Select_exp_uu|Add0~4\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DF2|q\(112),
	datad => VCC,
	cin => \EXE|IEEE_ADD|Select_exp_uu|Add0~4\,
	combout => \EXE|IEEE_ADD|Select_exp_uu|Add0~6_combout\,
	cout => \EXE|IEEE_ADD|Select_exp_uu|Add0~7\);

-- Location: LCCOMB_X31_Y18_N26
\EXE|IEEE_ADD|Select_exp_uu|Add0~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Select_exp_uu|Add0~18_combout\ = (\DF2|q\(116) & (\EXE|IEEE_ADD|Select_exp_uu|Add0~16\ $ (GND))) # (!\DF2|q\(116) & (!\EXE|IEEE_ADD|Select_exp_uu|Add0~16\ & VCC))
-- \EXE|IEEE_ADD|Select_exp_uu|Add0~19\ = CARRY((\DF2|q\(116) & !\EXE|IEEE_ADD|Select_exp_uu|Add0~16\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DF2|q\(116),
	datad => VCC,
	cin => \EXE|IEEE_ADD|Select_exp_uu|Add0~16\,
	combout => \EXE|IEEE_ADD|Select_exp_uu|Add0~18_combout\,
	cout => \EXE|IEEE_ADD|Select_exp_uu|Add0~19\);

-- Location: LCCOMB_X31_Y18_N28
\EXE|IEEE_ADD|Select_exp_uu|Add0~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Select_exp_uu|Add0~21_combout\ = \DF2|q\(117) $ (!\EXE|IEEE_ADD|Select_exp_uu|Add0~19\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DF2|q\(117),
	cin => \EXE|IEEE_ADD|Select_exp_uu|Add0~19\,
	combout => \EXE|IEEE_ADD|Select_exp_uu|Add0~21_combout\);

-- Location: LCCOMB_X31_Y18_N6
\EXE|IEEE_ADD|Select_exp_uu|Add0~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Select_exp_uu|Add0~23_combout\ = (\EXE|IEEE_ADD|exp_sub_uu|LessThan0~14_combout\ & (\EXE|IEEE_ADD|Select_exp_uu|Add1~14_combout\)) # (!\EXE|IEEE_ADD|exp_sub_uu|LessThan0~14_combout\ & ((\EXE|IEEE_ADD|Select_exp_uu|Add0~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|IEEE_ADD|Select_exp_uu|Add1~14_combout\,
	datac => \EXE|IEEE_ADD|exp_sub_uu|LessThan0~14_combout\,
	datad => \EXE|IEEE_ADD|Select_exp_uu|Add0~21_combout\,
	combout => \EXE|IEEE_ADD|Select_exp_uu|Add0~23_combout\);

-- Location: LCCOMB_X31_Y18_N4
\EXE|IEEE_ADD|Select_exp_uu|Add0~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Select_exp_uu|Add0~20_combout\ = (\EXE|IEEE_ADD|exp_sub_uu|LessThan0~14_combout\ & (\EXE|IEEE_ADD|Select_exp_uu|Add1~12_combout\)) # (!\EXE|IEEE_ADD|exp_sub_uu|LessThan0~14_combout\ & ((\EXE|IEEE_ADD|Select_exp_uu|Add0~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|Select_exp_uu|Add1~12_combout\,
	datac => \EXE|IEEE_ADD|exp_sub_uu|LessThan0~14_combout\,
	datad => \EXE|IEEE_ADD|Select_exp_uu|Add0~18_combout\,
	combout => \EXE|IEEE_ADD|Select_exp_uu|Add0~20_combout\);

-- Location: LCCOMB_X32_Y18_N22
\EXE|IEEE_ADD|Sub_and_bias_uu|Add0~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Sub_and_bias_uu|Add0~10_combout\ = (\EXE|IEEE_ADD|Select_exp_uu|Add0~17_combout\ & (!\EXE|IEEE_ADD|Sub_and_bias_uu|Add0~9\)) # (!\EXE|IEEE_ADD|Select_exp_uu|Add0~17_combout\ & ((\EXE|IEEE_ADD|Sub_and_bias_uu|Add0~9\) # (GND)))
-- \EXE|IEEE_ADD|Sub_and_bias_uu|Add0~11\ = CARRY((!\EXE|IEEE_ADD|Sub_and_bias_uu|Add0~9\) # (!\EXE|IEEE_ADD|Select_exp_uu|Add0~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|Select_exp_uu|Add0~17_combout\,
	datad => VCC,
	cin => \EXE|IEEE_ADD|Sub_and_bias_uu|Add0~9\,
	combout => \EXE|IEEE_ADD|Sub_and_bias_uu|Add0~10_combout\,
	cout => \EXE|IEEE_ADD|Sub_and_bias_uu|Add0~11\);

-- Location: LCCOMB_X32_Y18_N26
\EXE|IEEE_ADD|Sub_and_bias_uu|Add0~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Sub_and_bias_uu|Add0~14_combout\ = \EXE|IEEE_ADD|Sub_and_bias_uu|Add0~13\ $ (\EXE|IEEE_ADD|Select_exp_uu|Add0~23_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \EXE|IEEE_ADD|Select_exp_uu|Add0~23_combout\,
	cin => \EXE|IEEE_ADD|Sub_and_bias_uu|Add0~13\,
	combout => \EXE|IEEE_ADD|Sub_and_bias_uu|Add0~14_combout\);

-- Location: LCCOMB_X32_Y18_N4
\EXE|IEEE_ADD|Sub_and_bias_uu|Add1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Sub_and_bias_uu|Add1~0_combout\ = \EXE|IEEE_ADD|Sub_and_bias_uu|Add0~10_combout\ $ (VCC)
-- \EXE|IEEE_ADD|Sub_and_bias_uu|Add1~1\ = CARRY(\EXE|IEEE_ADD|Sub_and_bias_uu|Add0~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|IEEE_ADD|Sub_and_bias_uu|Add0~10_combout\,
	datad => VCC,
	combout => \EXE|IEEE_ADD|Sub_and_bias_uu|Add1~0_combout\,
	cout => \EXE|IEEE_ADD|Sub_and_bias_uu|Add1~1\);

-- Location: LCCOMB_X32_Y18_N8
\EXE|IEEE_ADD|Sub_and_bias_uu|Add1~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Sub_and_bias_uu|Add1~4_combout\ = \EXE|IEEE_ADD|Sub_and_bias_uu|Add1~3\ $ (!\EXE|IEEE_ADD|Sub_and_bias_uu|Add0~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \EXE|IEEE_ADD|Sub_and_bias_uu|Add0~14_combout\,
	cin => \EXE|IEEE_ADD|Sub_and_bias_uu|Add1~3\,
	combout => \EXE|IEEE_ADD|Sub_and_bias_uu|Add1~4_combout\);

-- Location: LCCOMB_X31_Y18_N12
\EXE|IEEE_ADD|Select_exp_uu|Add0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Select_exp_uu|Add0~8_combout\ = (\EXE|IEEE_ADD|exp_sub_uu|LessThan0~14_combout\ & (\EXE|IEEE_ADD|Select_exp_uu|Add1~4_combout\)) # (!\EXE|IEEE_ADD|exp_sub_uu|LessThan0~14_combout\ & ((\EXE|IEEE_ADD|Select_exp_uu|Add0~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|Select_exp_uu|Add1~4_combout\,
	datac => \EXE|IEEE_ADD|exp_sub_uu|LessThan0~14_combout\,
	datad => \EXE|IEEE_ADD|Select_exp_uu|Add0~6_combout\,
	combout => \EXE|IEEE_ADD|Select_exp_uu|Add0~8_combout\);

-- Location: LCCOMB_X32_Y18_N20
\EXE|IEEE_ADD|Sub_and_bias_uu|Add0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Sub_and_bias_uu|Add0~8_combout\ = ((\EXE|IEEE_ADD|Select_exp_uu|Add0~14_combout\ $ (\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[4]~12_combout\ $ (\EXE|IEEE_ADD|Sub_and_bias_uu|Add0~7\)))) # (GND)
-- \EXE|IEEE_ADD|Sub_and_bias_uu|Add0~9\ = CARRY((\EXE|IEEE_ADD|Select_exp_uu|Add0~14_combout\ & ((!\EXE|IEEE_ADD|Sub_and_bias_uu|Add0~7\) # (!\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[4]~12_combout\))) # (!\EXE|IEEE_ADD|Select_exp_uu|Add0~14_combout\ & 
-- (!\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[4]~12_combout\ & !\EXE|IEEE_ADD|Sub_and_bias_uu|Add0~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|Select_exp_uu|Add0~14_combout\,
	datab => \EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[4]~12_combout\,
	datad => VCC,
	cin => \EXE|IEEE_ADD|Sub_and_bias_uu|Add0~7\,
	combout => \EXE|IEEE_ADD|Sub_and_bias_uu|Add0~8_combout\,
	cout => \EXE|IEEE_ADD|Sub_and_bias_uu|Add0~9\);

-- Location: LCCOMB_X32_Y14_N14
\EXE|IEEE_ADD|Sub_and_bias_uu|exp_result[5]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Sub_and_bias_uu|exp_result[5]~10_combout\ = (\EXE|IEEE_ADD|Sub_and_bias_uu|Add1~0_combout\ & (!\EXE|IEEE_ADD|Sub_and_bias_uu|exp_result[4]~9\)) # (!\EXE|IEEE_ADD|Sub_and_bias_uu|Add1~0_combout\ & 
-- ((\EXE|IEEE_ADD|Sub_and_bias_uu|exp_result[4]~9\) # (GND)))
-- \EXE|IEEE_ADD|Sub_and_bias_uu|exp_result[5]~11\ = CARRY((!\EXE|IEEE_ADD|Sub_and_bias_uu|exp_result[4]~9\) # (!\EXE|IEEE_ADD|Sub_and_bias_uu|Add1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \EXE|IEEE_ADD|Sub_and_bias_uu|Add1~0_combout\,
	datad => VCC,
	cin => \EXE|IEEE_ADD|Sub_and_bias_uu|exp_result[4]~9\,
	combout => \EXE|IEEE_ADD|Sub_and_bias_uu|exp_result[5]~10_combout\,
	cout => \EXE|IEEE_ADD|Sub_and_bias_uu|exp_result[5]~11\);

-- Location: LCCOMB_X32_Y14_N18
\EXE|IEEE_ADD|Sub_and_bias_uu|exp_result[7]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Sub_and_bias_uu|exp_result[7]~14_combout\ = \EXE|IEEE_ADD|Sub_and_bias_uu|Add1~4_combout\ $ (\EXE|IEEE_ADD|Sub_and_bias_uu|exp_result[6]~13\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \EXE|IEEE_ADD|Sub_and_bias_uu|Add1~4_combout\,
	cin => \EXE|IEEE_ADD|Sub_and_bias_uu|exp_result[6]~13\,
	combout => \EXE|IEEE_ADD|Sub_and_bias_uu|exp_result[7]~14_combout\);

-- Location: LCCOMB_X32_Y14_N30
\DF3|q~199\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q~199_combout\ = (\DF3|q~198_combout\ & (((\DF3|q[46]~36_combout\) # (\EXE|IEEE_ADD|Sub_and_bias_uu|exp_result[7]~14_combout\)))) # (!\DF3|q~198_combout\ & (\DF3|q~196_combout\ & (!\DF3|q[46]~36_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF3|q~196_combout\,
	datab => \DF3|q~198_combout\,
	datac => \DF3|q[46]~36_combout\,
	datad => \EXE|IEEE_ADD|Sub_and_bias_uu|exp_result[7]~14_combout\,
	combout => \DF3|q~199_combout\);

-- Location: LCFF_X32_Y14_N23
\DF3|q[70]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF3|q[70]~16_combout\,
	sdata => \DF3|q~199_combout\,
	sclr => \DF3|q[63]~167_combout\,
	sload => \DF2|ALT_INV_q\(119),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF3|q\(70));

-- Location: LCCOMB_X30_Y13_N2
\DF3|q~238\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q~238_combout\ = (!\nreset~combout\ & ((\EXE|WriteDataE[30]~4_combout\) # ((\HU|ForwardBE\(1) & \DF3|q\(70)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HU|ForwardBE\(1),
	datab => \EXE|WriteDataE[30]~4_combout\,
	datac => \nreset~combout\,
	datad => \DF3|q\(70),
	combout => \DF3|q~238_combout\);

-- Location: LCFF_X30_Y13_N3
\DF3|q[38]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF3|q~238_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF3|q\(38));

-- Location: LCCOMB_X38_Y13_N26
\EXE|IEEE_ADD|Sign_computation_uu|Sr~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Sign_computation_uu|Sr~0_combout\ = \DF2|q\(86) $ (((!\DF2|q\(3) & (!\DF2|q\(2) & \DF2|q\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF2|q\(3),
	datab => \DF2|q\(2),
	datac => \DF2|q\(86),
	datad => \DF2|q\(4),
	combout => \EXE|IEEE_ADD|Sign_computation_uu|Sr~0_combout\);

-- Location: LCCOMB_X31_Y16_N6
\EXE|IEEE_ADD|swap_uu|exit1[18]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|swap_uu|exit1[18]~5_combout\ = (\EXE|IEEE_ADD|exp_sub_uu|LessThan0~14_combout\ & (\DF2|q\(73))) # (!\EXE|IEEE_ADD|exp_sub_uu|LessThan0~14_combout\ & ((\DF2|q\(105))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|exp_sub_uu|LessThan0~14_combout\,
	datab => \DF2|q\(73),
	datac => \DF2|q\(105),
	combout => \EXE|IEEE_ADD|swap_uu|exit1[18]~5_combout\);

-- Location: LCCOMB_X36_Y17_N16
\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~158\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~158_combout\ = (\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~30_combout\ & \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~90_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~30_combout\,
	datad => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~90_combout\,
	combout => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~158_combout\);

-- Location: LCFF_X29_Y10_N25
\DF2|q[102]~_Duplicate_2\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF2|q~178_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF2|q[102]~_Duplicate_2_regout\);

-- Location: LCCOMB_X37_Y13_N10
\EXE|IEEE_ADD|swap_uu|exit1[15]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|swap_uu|exit1[15]~8_combout\ = (\EXE|IEEE_ADD|exp_sub_uu|LessThan0~14_combout\ & ((\DF2|q[70]~_Duplicate_2_regout\))) # (!\EXE|IEEE_ADD|exp_sub_uu|LessThan0~14_combout\ & (\DF2|q[102]~_Duplicate_2_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DF2|q[102]~_Duplicate_2_regout\,
	datac => \EXE|IEEE_ADD|exp_sub_uu|LessThan0~14_combout\,
	datad => \DF2|q[70]~_Duplicate_2_regout\,
	combout => \EXE|IEEE_ADD|swap_uu|exit1[15]~8_combout\);

-- Location: LCCOMB_X37_Y16_N12
\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~120\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~120_combout\ = (\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~77_combout\ & ((\EXE|IEEE_ADD|exp_sub_uu|size[3]~0_combout\ & ((\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~87_combout\))) # 
-- (!\EXE|IEEE_ADD|exp_sub_uu|size[3]~0_combout\ & (\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~119_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~119_combout\,
	datab => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~77_combout\,
	datac => \EXE|IEEE_ADD|exp_sub_uu|size[3]~0_combout\,
	datad => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~87_combout\,
	combout => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~120_combout\);

-- Location: LCCOMB_X35_Y15_N22
\EXE|IEEE_ADD|swap_uu|exit1[7]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|swap_uu|exit1[7]~16_combout\ = (\EXE|IEEE_ADD|exp_sub_uu|LessThan0~14_combout\ & ((\DF2|q[62]~_Duplicate_2_regout\))) # (!\EXE|IEEE_ADD|exp_sub_uu|LessThan0~14_combout\ & (\DF2|q[94]~_Duplicate_2_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|IEEE_ADD|exp_sub_uu|LessThan0~14_combout\,
	datac => \DF2|q[94]~_Duplicate_2_regout\,
	datad => \DF2|q[62]~_Duplicate_2_regout\,
	combout => \EXE|IEEE_ADD|swap_uu|exit1[7]~16_combout\);

-- Location: LCCOMB_X38_Y16_N2
\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~169\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~169_combout\ = (!\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~29_combout\ & (!\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~28_combout\ & \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~137_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~29_combout\,
	datab => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~28_combout\,
	datad => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~137_combout\,
	combout => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~169_combout\);

-- Location: LCCOMB_X38_Y18_N30
\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~170\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~170_combout\ = (!\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~29_combout\ & (\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~142_combout\ & !\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~28_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~29_combout\,
	datac => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~142_combout\,
	datad => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~28_combout\,
	combout => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~170_combout\);

-- Location: LCCOMB_X38_Y16_N20
\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~171\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~171_combout\ = (!\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~29_combout\ & (\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~144_combout\ & !\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~28_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~29_combout\,
	datac => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~144_combout\,
	datad => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~28_combout\,
	combout => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~171_combout\);

-- Location: LCFF_X32_Y15_N29
\DF2|q[90]~_Duplicate_2\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \DF2|q~167_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF2|q[90]~_Duplicate_2_regout\);

-- Location: LCCOMB_X32_Y15_N28
\EXE|IEEE_ADD|swap_uu|exit1[3]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|swap_uu|exit1[3]~20_combout\ = (\EXE|IEEE_ADD|exp_sub_uu|LessThan0~14_combout\ & (\DF2|q[58]~_Duplicate_2_regout\)) # (!\EXE|IEEE_ADD|exp_sub_uu|LessThan0~14_combout\ & ((\DF2|q[90]~_Duplicate_2_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF2|q[58]~_Duplicate_2_regout\,
	datab => \EXE|IEEE_ADD|exp_sub_uu|LessThan0~14_combout\,
	datac => \DF2|q[90]~_Duplicate_2_regout\,
	combout => \EXE|IEEE_ADD|swap_uu|exit1[3]~20_combout\);

-- Location: LCCOMB_X35_Y16_N2
\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~155\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~155_combout\ = (\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~153_combout\) # ((\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~154_combout\) # ((\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~46_combout\ & 
-- \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~90_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~153_combout\,
	datab => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~46_combout\,
	datac => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~154_combout\,
	datad => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~90_combout\,
	combout => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~155_combout\);

-- Location: LCCOMB_X35_Y16_N14
\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~59_combout\ = (\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~46_combout\ & ((\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~53_combout\) # ((\EXE|IEEE_ADD|exp_sub_uu|size[2]~4_combout\ & 
-- \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~53_combout\,
	datab => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~46_combout\,
	datac => \EXE|IEEE_ADD|exp_sub_uu|size[2]~4_combout\,
	datad => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~58_combout\,
	combout => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~59_combout\);

-- Location: LCCOMB_X32_Y15_N16
\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~35_combout\ = (\EXE|IEEE_ADD|exp_sub_uu|LessThan0~14_combout\ & (\DF2|q[89]~_Duplicate_2_regout\)) # (!\EXE|IEEE_ADD|exp_sub_uu|LessThan0~14_combout\ & ((\DF2|q[57]~_Duplicate_2_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DF2|q[89]~_Duplicate_2_regout\,
	datac => \DF2|q[57]~_Duplicate_2_regout\,
	datad => \EXE|IEEE_ADD|exp_sub_uu|LessThan0~14_combout\,
	combout => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~35_combout\);

-- Location: LCCOMB_X32_Y15_N22
\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~34_combout\ = (\EXE|IEEE_ADD|exp_sub_uu|LessThan0~14_combout\ & ((\DF2|q[90]~_Duplicate_2_regout\))) # (!\EXE|IEEE_ADD|exp_sub_uu|LessThan0~14_combout\ & (\DF2|q[58]~_Duplicate_2_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|IEEE_ADD|exp_sub_uu|LessThan0~14_combout\,
	datac => \DF2|q[58]~_Duplicate_2_regout\,
	datad => \DF2|q[90]~_Duplicate_2_regout\,
	combout => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~34_combout\);

-- Location: LCCOMB_X32_Y15_N30
\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~36_combout\ = (\EXE|IEEE_ADD|exp_sub_uu|size[0]~2_combout\ & ((\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~34_combout\))) # (!\EXE|IEEE_ADD|exp_sub_uu|size[0]~2_combout\ & 
-- (\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~35_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~35_combout\,
	datac => \EXE|IEEE_ADD|exp_sub_uu|size[0]~2_combout\,
	datad => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~34_combout\,
	combout => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~36_combout\);

-- Location: LCCOMB_X35_Y16_N18
\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~37_combout\ = (!\EXE|IEEE_ADD|exp_sub_uu|size[2]~4_combout\ & ((\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~33_combout\) # ((\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~36_combout\ & 
-- \EXE|IEEE_ADD|exp_sub_uu|size[1]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~33_combout\,
	datab => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~36_combout\,
	datac => \EXE|IEEE_ADD|exp_sub_uu|size[2]~4_combout\,
	datad => \EXE|IEEE_ADD|exp_sub_uu|size[1]~3_combout\,
	combout => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~37_combout\);

-- Location: LCCOMB_X35_Y16_N20
\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~45_combout\ = (\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~30_combout\ & ((\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~37_combout\) # ((\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~44_combout\ & 
-- \EXE|IEEE_ADD|exp_sub_uu|size[2]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~44_combout\,
	datab => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~30_combout\,
	datac => \EXE|IEEE_ADD|exp_sub_uu|size[2]~4_combout\,
	datad => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~37_combout\,
	combout => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~45_combout\);

-- Location: LCCOMB_X35_Y16_N0
\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~76\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~76_combout\ = (\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~59_combout\) # ((\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~45_combout\) # ((\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~60_combout\ & 
-- \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~75_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~60_combout\,
	datab => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~59_combout\,
	datac => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~45_combout\,
	datad => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~75_combout\,
	combout => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~76_combout\);

-- Location: LCCOMB_X38_Y15_N10
\EXE|IEEE_ADD|signTag_uu|LessThan0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|signTag_uu|LessThan0~1_cout\ = CARRY((!\EXE|IEEE_ADD|swap_uu|exit1[0]~0_combout\ & \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~76_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|swap_uu|exit1[0]~0_combout\,
	datab => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~76_combout\,
	datad => VCC,
	cout => \EXE|IEEE_ADD|signTag_uu|LessThan0~1_cout\);

-- Location: LCCOMB_X38_Y15_N12
\EXE|IEEE_ADD|signTag_uu|LessThan0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|signTag_uu|LessThan0~3_cout\ = CARRY((\EXE|IEEE_ADD|swap_uu|exit1[1]~22_combout\ & ((!\EXE|IEEE_ADD|signTag_uu|LessThan0~1_cout\) # (!\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~155_combout\))) # 
-- (!\EXE|IEEE_ADD|swap_uu|exit1[1]~22_combout\ & (!\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~155_combout\ & !\EXE|IEEE_ADD|signTag_uu|LessThan0~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|swap_uu|exit1[1]~22_combout\,
	datab => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~155_combout\,
	datad => VCC,
	cin => \EXE|IEEE_ADD|signTag_uu|LessThan0~1_cout\,
	cout => \EXE|IEEE_ADD|signTag_uu|LessThan0~3_cout\);

-- Location: LCCOMB_X38_Y15_N14
\EXE|IEEE_ADD|signTag_uu|LessThan0~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|signTag_uu|LessThan0~5_cout\ = CARRY((\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~160_combout\ & ((!\EXE|IEEE_ADD|signTag_uu|LessThan0~3_cout\) # (!\EXE|IEEE_ADD|swap_uu|exit1[2]~21_combout\))) # 
-- (!\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~160_combout\ & (!\EXE|IEEE_ADD|swap_uu|exit1[2]~21_combout\ & !\EXE|IEEE_ADD|signTag_uu|LessThan0~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~160_combout\,
	datab => \EXE|IEEE_ADD|swap_uu|exit1[2]~21_combout\,
	datad => VCC,
	cin => \EXE|IEEE_ADD|signTag_uu|LessThan0~3_cout\,
	cout => \EXE|IEEE_ADD|signTag_uu|LessThan0~5_cout\);

-- Location: LCCOMB_X38_Y15_N16
\EXE|IEEE_ADD|signTag_uu|LessThan0~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|signTag_uu|LessThan0~7_cout\ = CARRY((\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~159_combout\ & (\EXE|IEEE_ADD|swap_uu|exit1[3]~20_combout\ & !\EXE|IEEE_ADD|signTag_uu|LessThan0~5_cout\)) # 
-- (!\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~159_combout\ & ((\EXE|IEEE_ADD|swap_uu|exit1[3]~20_combout\) # (!\EXE|IEEE_ADD|signTag_uu|LessThan0~5_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~159_combout\,
	datab => \EXE|IEEE_ADD|swap_uu|exit1[3]~20_combout\,
	datad => VCC,
	cin => \EXE|IEEE_ADD|signTag_uu|LessThan0~5_cout\,
	cout => \EXE|IEEE_ADD|signTag_uu|LessThan0~7_cout\);

-- Location: LCCOMB_X38_Y15_N18
\EXE|IEEE_ADD|signTag_uu|LessThan0~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|signTag_uu|LessThan0~9_cout\ = CARRY((\EXE|IEEE_ADD|swap_uu|exit1[4]~19_combout\ & (\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~171_combout\ & !\EXE|IEEE_ADD|signTag_uu|LessThan0~7_cout\)) # (!\EXE|IEEE_ADD|swap_uu|exit1[4]~19_combout\ & 
-- ((\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~171_combout\) # (!\EXE|IEEE_ADD|signTag_uu|LessThan0~7_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|swap_uu|exit1[4]~19_combout\,
	datab => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~171_combout\,
	datad => VCC,
	cin => \EXE|IEEE_ADD|signTag_uu|LessThan0~7_cout\,
	cout => \EXE|IEEE_ADD|signTag_uu|LessThan0~9_cout\);

-- Location: LCCOMB_X38_Y15_N20
\EXE|IEEE_ADD|signTag_uu|LessThan0~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|signTag_uu|LessThan0~11_cout\ = CARRY((\EXE|IEEE_ADD|swap_uu|exit1[5]~18_combout\ & ((!\EXE|IEEE_ADD|signTag_uu|LessThan0~9_cout\) # (!\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~170_combout\))) # 
-- (!\EXE|IEEE_ADD|swap_uu|exit1[5]~18_combout\ & (!\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~170_combout\ & !\EXE|IEEE_ADD|signTag_uu|LessThan0~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|swap_uu|exit1[5]~18_combout\,
	datab => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~170_combout\,
	datad => VCC,
	cin => \EXE|IEEE_ADD|signTag_uu|LessThan0~9_cout\,
	cout => \EXE|IEEE_ADD|signTag_uu|LessThan0~11_cout\);

-- Location: LCCOMB_X38_Y15_N22
\EXE|IEEE_ADD|signTag_uu|LessThan0~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|signTag_uu|LessThan0~13_cout\ = CARRY((\EXE|IEEE_ADD|swap_uu|exit1[6]~17_combout\ & (\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~169_combout\ & !\EXE|IEEE_ADD|signTag_uu|LessThan0~11_cout\)) # (!\EXE|IEEE_ADD|swap_uu|exit1[6]~17_combout\ 
-- & ((\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~169_combout\) # (!\EXE|IEEE_ADD|signTag_uu|LessThan0~11_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|swap_uu|exit1[6]~17_combout\,
	datab => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~169_combout\,
	datad => VCC,
	cin => \EXE|IEEE_ADD|signTag_uu|LessThan0~11_cout\,
	cout => \EXE|IEEE_ADD|signTag_uu|LessThan0~13_cout\);

-- Location: LCCOMB_X38_Y15_N24
\EXE|IEEE_ADD|signTag_uu|LessThan0~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|signTag_uu|LessThan0~15_cout\ = CARRY((\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~168_combout\ & (\EXE|IEEE_ADD|swap_uu|exit1[7]~16_combout\ & !\EXE|IEEE_ADD|signTag_uu|LessThan0~13_cout\)) # 
-- (!\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~168_combout\ & ((\EXE|IEEE_ADD|swap_uu|exit1[7]~16_combout\) # (!\EXE|IEEE_ADD|signTag_uu|LessThan0~13_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~168_combout\,
	datab => \EXE|IEEE_ADD|swap_uu|exit1[7]~16_combout\,
	datad => VCC,
	cin => \EXE|IEEE_ADD|signTag_uu|LessThan0~13_cout\,
	cout => \EXE|IEEE_ADD|signTag_uu|LessThan0~15_cout\);

-- Location: LCCOMB_X38_Y15_N26
\EXE|IEEE_ADD|signTag_uu|LessThan0~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|signTag_uu|LessThan0~17_cout\ = CARRY((\EXE|IEEE_ADD|swap_uu|exit1[8]~15_combout\ & (\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~127_combout\ & !\EXE|IEEE_ADD|signTag_uu|LessThan0~15_cout\)) # (!\EXE|IEEE_ADD|swap_uu|exit1[8]~15_combout\ 
-- & ((\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~127_combout\) # (!\EXE|IEEE_ADD|signTag_uu|LessThan0~15_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|swap_uu|exit1[8]~15_combout\,
	datab => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~127_combout\,
	datad => VCC,
	cin => \EXE|IEEE_ADD|signTag_uu|LessThan0~15_cout\,
	cout => \EXE|IEEE_ADD|signTag_uu|LessThan0~17_cout\);

-- Location: LCCOMB_X38_Y15_N28
\EXE|IEEE_ADD|signTag_uu|LessThan0~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|signTag_uu|LessThan0~19_cout\ = CARRY((\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~125_combout\ & (\EXE|IEEE_ADD|swap_uu|exit1[9]~14_combout\ & !\EXE|IEEE_ADD|signTag_uu|LessThan0~17_cout\)) # 
-- (!\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~125_combout\ & ((\EXE|IEEE_ADD|swap_uu|exit1[9]~14_combout\) # (!\EXE|IEEE_ADD|signTag_uu|LessThan0~17_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~125_combout\,
	datab => \EXE|IEEE_ADD|swap_uu|exit1[9]~14_combout\,
	datad => VCC,
	cin => \EXE|IEEE_ADD|signTag_uu|LessThan0~17_cout\,
	cout => \EXE|IEEE_ADD|signTag_uu|LessThan0~19_cout\);

-- Location: LCCOMB_X38_Y15_N30
\EXE|IEEE_ADD|signTag_uu|LessThan0~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|signTag_uu|LessThan0~21_cout\ = CARRY((\EXE|IEEE_ADD|swap_uu|exit1[10]~13_combout\ & (\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~120_combout\ & !\EXE|IEEE_ADD|signTag_uu|LessThan0~19_cout\)) # 
-- (!\EXE|IEEE_ADD|swap_uu|exit1[10]~13_combout\ & ((\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~120_combout\) # (!\EXE|IEEE_ADD|signTag_uu|LessThan0~19_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|swap_uu|exit1[10]~13_combout\,
	datab => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~120_combout\,
	datad => VCC,
	cin => \EXE|IEEE_ADD|signTag_uu|LessThan0~19_cout\,
	cout => \EXE|IEEE_ADD|signTag_uu|LessThan0~21_cout\);

-- Location: LCCOMB_X38_Y14_N0
\EXE|IEEE_ADD|signTag_uu|LessThan0~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|signTag_uu|LessThan0~23_cout\ = CARRY((\EXE|IEEE_ADD|swap_uu|exit1[11]~12_combout\ & ((!\EXE|IEEE_ADD|signTag_uu|LessThan0~21_cout\) # (!\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~116_combout\))) # 
-- (!\EXE|IEEE_ADD|swap_uu|exit1[11]~12_combout\ & (!\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~116_combout\ & !\EXE|IEEE_ADD|signTag_uu|LessThan0~21_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|swap_uu|exit1[11]~12_combout\,
	datab => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~116_combout\,
	datad => VCC,
	cin => \EXE|IEEE_ADD|signTag_uu|LessThan0~21_cout\,
	cout => \EXE|IEEE_ADD|signTag_uu|LessThan0~23_cout\);

-- Location: LCCOMB_X38_Y14_N2
\EXE|IEEE_ADD|signTag_uu|LessThan0~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|signTag_uu|LessThan0~25_cout\ = CARRY((\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~167_combout\ & ((!\EXE|IEEE_ADD|signTag_uu|LessThan0~23_cout\) # (!\EXE|IEEE_ADD|swap_uu|exit1[12]~11_combout\))) # 
-- (!\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~167_combout\ & (!\EXE|IEEE_ADD|swap_uu|exit1[12]~11_combout\ & !\EXE|IEEE_ADD|signTag_uu|LessThan0~23_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~167_combout\,
	datab => \EXE|IEEE_ADD|swap_uu|exit1[12]~11_combout\,
	datad => VCC,
	cin => \EXE|IEEE_ADD|signTag_uu|LessThan0~23_cout\,
	cout => \EXE|IEEE_ADD|signTag_uu|LessThan0~25_cout\);

-- Location: LCCOMB_X38_Y14_N4
\EXE|IEEE_ADD|signTag_uu|LessThan0~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|signTag_uu|LessThan0~27_cout\ = CARRY((\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~166_combout\ & (\EXE|IEEE_ADD|swap_uu|exit1[13]~10_combout\ & !\EXE|IEEE_ADD|signTag_uu|LessThan0~25_cout\)) # 
-- (!\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~166_combout\ & ((\EXE|IEEE_ADD|swap_uu|exit1[13]~10_combout\) # (!\EXE|IEEE_ADD|signTag_uu|LessThan0~25_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~166_combout\,
	datab => \EXE|IEEE_ADD|swap_uu|exit1[13]~10_combout\,
	datad => VCC,
	cin => \EXE|IEEE_ADD|signTag_uu|LessThan0~25_cout\,
	cout => \EXE|IEEE_ADD|signTag_uu|LessThan0~27_cout\);

-- Location: LCCOMB_X38_Y14_N6
\EXE|IEEE_ADD|signTag_uu|LessThan0~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|signTag_uu|LessThan0~29_cout\ = CARRY((\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~104_combout\ & ((!\EXE|IEEE_ADD|signTag_uu|LessThan0~27_cout\) # (!\EXE|IEEE_ADD|swap_uu|exit1[14]~9_combout\))) # 
-- (!\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~104_combout\ & (!\EXE|IEEE_ADD|swap_uu|exit1[14]~9_combout\ & !\EXE|IEEE_ADD|signTag_uu|LessThan0~27_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~104_combout\,
	datab => \EXE|IEEE_ADD|swap_uu|exit1[14]~9_combout\,
	datad => VCC,
	cin => \EXE|IEEE_ADD|signTag_uu|LessThan0~27_cout\,
	cout => \EXE|IEEE_ADD|signTag_uu|LessThan0~29_cout\);

-- Location: LCCOMB_X38_Y14_N8
\EXE|IEEE_ADD|signTag_uu|LessThan0~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|signTag_uu|LessThan0~31_cout\ = CARRY((\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~99_combout\ & (\EXE|IEEE_ADD|swap_uu|exit1[15]~8_combout\ & !\EXE|IEEE_ADD|signTag_uu|LessThan0~29_cout\)) # 
-- (!\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~99_combout\ & ((\EXE|IEEE_ADD|swap_uu|exit1[15]~8_combout\) # (!\EXE|IEEE_ADD|signTag_uu|LessThan0~29_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~99_combout\,
	datab => \EXE|IEEE_ADD|swap_uu|exit1[15]~8_combout\,
	datad => VCC,
	cin => \EXE|IEEE_ADD|signTag_uu|LessThan0~29_cout\,
	cout => \EXE|IEEE_ADD|signTag_uu|LessThan0~31_cout\);

-- Location: LCCOMB_X38_Y14_N10
\EXE|IEEE_ADD|signTag_uu|LessThan0~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|signTag_uu|LessThan0~33_cout\ = CARRY((\EXE|IEEE_ADD|swap_uu|exit1[16]~7_combout\ & (\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~91_combout\ & !\EXE|IEEE_ADD|signTag_uu|LessThan0~31_cout\)) # (!\EXE|IEEE_ADD|swap_uu|exit1[16]~7_combout\ & 
-- ((\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~91_combout\) # (!\EXE|IEEE_ADD|signTag_uu|LessThan0~31_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|swap_uu|exit1[16]~7_combout\,
	datab => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~91_combout\,
	datad => VCC,
	cin => \EXE|IEEE_ADD|signTag_uu|LessThan0~31_cout\,
	cout => \EXE|IEEE_ADD|signTag_uu|LessThan0~33_cout\);

-- Location: LCCOMB_X38_Y14_N12
\EXE|IEEE_ADD|signTag_uu|LessThan0~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|signTag_uu|LessThan0~35_cout\ = CARRY((\EXE|IEEE_ADD|swap_uu|exit1[17]~6_combout\ & ((!\EXE|IEEE_ADD|signTag_uu|LessThan0~33_cout\) # (!\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~158_combout\))) # 
-- (!\EXE|IEEE_ADD|swap_uu|exit1[17]~6_combout\ & (!\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~158_combout\ & !\EXE|IEEE_ADD|signTag_uu|LessThan0~33_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|swap_uu|exit1[17]~6_combout\,
	datab => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~158_combout\,
	datad => VCC,
	cin => \EXE|IEEE_ADD|signTag_uu|LessThan0~33_cout\,
	cout => \EXE|IEEE_ADD|signTag_uu|LessThan0~35_cout\);

-- Location: LCCOMB_X38_Y14_N14
\EXE|IEEE_ADD|signTag_uu|LessThan0~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|signTag_uu|LessThan0~37_cout\ = CARRY((\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~157_combout\ & ((!\EXE|IEEE_ADD|signTag_uu|LessThan0~35_cout\) # (!\EXE|IEEE_ADD|swap_uu|exit1[18]~5_combout\))) # 
-- (!\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~157_combout\ & (!\EXE|IEEE_ADD|swap_uu|exit1[18]~5_combout\ & !\EXE|IEEE_ADD|signTag_uu|LessThan0~35_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~157_combout\,
	datab => \EXE|IEEE_ADD|swap_uu|exit1[18]~5_combout\,
	datad => VCC,
	cin => \EXE|IEEE_ADD|signTag_uu|LessThan0~35_cout\,
	cout => \EXE|IEEE_ADD|signTag_uu|LessThan0~37_cout\);

-- Location: LCCOMB_X38_Y14_N16
\EXE|IEEE_ADD|signTag_uu|LessThan0~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|signTag_uu|LessThan0~39_cout\ = CARRY((\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~156_combout\ & (\EXE|IEEE_ADD|swap_uu|exit1[19]~4_combout\ & !\EXE|IEEE_ADD|signTag_uu|LessThan0~37_cout\)) # 
-- (!\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~156_combout\ & ((\EXE|IEEE_ADD|swap_uu|exit1[19]~4_combout\) # (!\EXE|IEEE_ADD|signTag_uu|LessThan0~37_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~156_combout\,
	datab => \EXE|IEEE_ADD|swap_uu|exit1[19]~4_combout\,
	datad => VCC,
	cin => \EXE|IEEE_ADD|signTag_uu|LessThan0~37_cout\,
	cout => \EXE|IEEE_ADD|signTag_uu|LessThan0~39_cout\);

-- Location: LCCOMB_X38_Y14_N18
\EXE|IEEE_ADD|signTag_uu|LessThan0~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|signTag_uu|LessThan0~41_cout\ = CARRY((\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~165_combout\ & ((!\EXE|IEEE_ADD|signTag_uu|LessThan0~39_cout\) # (!\EXE|IEEE_ADD|swap_uu|exit1[20]~3_combout\))) # 
-- (!\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~165_combout\ & (!\EXE|IEEE_ADD|swap_uu|exit1[20]~3_combout\ & !\EXE|IEEE_ADD|signTag_uu|LessThan0~39_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~165_combout\,
	datab => \EXE|IEEE_ADD|swap_uu|exit1[20]~3_combout\,
	datad => VCC,
	cin => \EXE|IEEE_ADD|signTag_uu|LessThan0~39_cout\,
	cout => \EXE|IEEE_ADD|signTag_uu|LessThan0~41_cout\);

-- Location: LCCOMB_X38_Y14_N20
\EXE|IEEE_ADD|signTag_uu|LessThan0~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|signTag_uu|LessThan0~43_cout\ = CARRY((\EXE|IEEE_ADD|swap_uu|exit1[21]~2_combout\ & ((!\EXE|IEEE_ADD|signTag_uu|LessThan0~41_cout\) # (!\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~81_combout\))) # 
-- (!\EXE|IEEE_ADD|swap_uu|exit1[21]~2_combout\ & (!\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~81_combout\ & !\EXE|IEEE_ADD|signTag_uu|LessThan0~41_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|swap_uu|exit1[21]~2_combout\,
	datab => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~81_combout\,
	datad => VCC,
	cin => \EXE|IEEE_ADD|signTag_uu|LessThan0~41_cout\,
	cout => \EXE|IEEE_ADD|signTag_uu|LessThan0~43_cout\);

-- Location: LCCOMB_X38_Y14_N22
\EXE|IEEE_ADD|signTag_uu|LessThan0~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|signTag_uu|LessThan0~44_combout\ = (\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~79_combout\ & ((!\EXE|IEEE_ADD|swap_uu|exit1[22]~1_combout\) # (!\EXE|IEEE_ADD|signTag_uu|LessThan0~43_cout\))) # 
-- (!\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~79_combout\ & (!\EXE|IEEE_ADD|signTag_uu|LessThan0~43_cout\ & !\EXE|IEEE_ADD|swap_uu|exit1[22]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~79_combout\,
	datad => \EXE|IEEE_ADD|swap_uu|exit1[22]~1_combout\,
	cin => \EXE|IEEE_ADD|signTag_uu|LessThan0~43_cout\,
	combout => \EXE|IEEE_ADD|signTag_uu|LessThan0~44_combout\);

-- Location: LCCOMB_X38_Y13_N28
\EXE|IEEE_ADD|Sign_computation_uu|Sr~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Sign_computation_uu|Sr~1_combout\ = (\EXE|IEEE_ADD|exp_sub_uu|LessThan0~14_combout\ & (((\EXE|IEEE_ADD|Sign_computation_uu|Sr~0_combout\)))) # (!\EXE|IEEE_ADD|exp_sub_uu|LessThan0~14_combout\ & 
-- ((\EXE|IEEE_ADD|signTag_uu|LessThan0~44_combout\ & ((\EXE|IEEE_ADD|Sign_computation_uu|Sr~0_combout\))) # (!\EXE|IEEE_ADD|signTag_uu|LessThan0~44_combout\ & (\DF2|q\(118)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF2|q\(118),
	datab => \EXE|IEEE_ADD|Sign_computation_uu|Sr~0_combout\,
	datac => \EXE|IEEE_ADD|exp_sub_uu|LessThan0~14_combout\,
	datad => \EXE|IEEE_ADD|signTag_uu|LessThan0~44_combout\,
	combout => \EXE|IEEE_ADD|Sign_computation_uu|Sr~1_combout\);

-- Location: LCCOMB_X38_Y13_N30
\EXE|ALU_ResultE[31]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|ALU_ResultE[31]~3_combout\ = (\EXE|IEEE_MUL|C~2_combout\ & ((\EXE|Mux17~0_combout\) # ((!\DF2|q\(2) & \EXE|IEEE_ADD|Sign_computation_uu|Sr~1_combout\)))) # (!\EXE|IEEE_MUL|C~2_combout\ & (!\DF2|q\(2) & 
-- ((\EXE|IEEE_ADD|Sign_computation_uu|Sr~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_MUL|C~2_combout\,
	datab => \DF2|q\(2),
	datac => \EXE|Mux17~0_combout\,
	datad => \EXE|IEEE_ADD|Sign_computation_uu|Sr~1_combout\,
	combout => \EXE|ALU_ResultE[31]~3_combout\);

-- Location: LCCOMB_X38_Y13_N24
\EXE|ALU_ResultE[31]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|ALU_ResultE[31]~4_combout\ = (\DF2|q\(3) & (\EXE|Add1~62_combout\ & (!\DF2|q\(2)))) # (!\DF2|q\(3) & (((\EXE|ALU_ResultE[31]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Add1~62_combout\,
	datab => \DF2|q\(2),
	datac => \DF2|q\(3),
	datad => \EXE|ALU_ResultE[31]~3_combout\,
	combout => \EXE|ALU_ResultE[31]~4_combout\);

-- Location: LCCOMB_X38_Y13_N18
\EXE|Mux0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Mux0~0_combout\ = (\EXE|IEEE_ADD|exp_sub_uu|LessThan0~14_combout\ & (((\DF2|q\(86))))) # (!\EXE|IEEE_ADD|exp_sub_uu|LessThan0~14_combout\ & ((\EXE|IEEE_ADD|signTag_uu|LessThan0~44_combout\ & ((\DF2|q\(86)))) # 
-- (!\EXE|IEEE_ADD|signTag_uu|LessThan0~44_combout\ & (\DF2|q\(118)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF2|q\(118),
	datab => \EXE|IEEE_ADD|exp_sub_uu|LessThan0~14_combout\,
	datac => \DF2|q\(86),
	datad => \EXE|IEEE_ADD|signTag_uu|LessThan0~44_combout\,
	combout => \EXE|Mux0~0_combout\);

-- Location: LCCOMB_X36_Y12_N26
\EXE|WriteDataE[31]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|WriteDataE[31]~2_combout\ = (\HU|ForwardBE\(1) & \DF3|q\(71))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \HU|ForwardBE\(1),
	datad => \DF3|q\(71),
	combout => \EXE|WriteDataE[31]~2_combout\);

-- Location: LCCOMB_X36_Y12_N8
\DF4|q~64\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF4|q~64_combout\ = (\DF3|q\(71) & !\nreset~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DF3|q\(71),
	datad => \nreset~combout\,
	combout => \DF4|q~64_combout\);

-- Location: LCFF_X36_Y12_N9
\DF4|q[38]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF4|q~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF4|q\(38));

-- Location: LCCOMB_X29_Y12_N26
\ResultW[31]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \ResultW[31]~31_combout\ = (\DF4|q\(5) & (\DF4|q\(70))) # (!\DF4|q\(5) & ((\DF4|q\(38))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DF4|q\(70),
	datac => \DF4|q\(5),
	datad => \DF4|q\(38),
	combout => \ResultW[31]~31_combout\);

-- Location: LCCOMB_X36_Y12_N20
\EXE|WriteDataE[31]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|WriteDataE[31]~3_combout\ = (!\HU|ForwardBE\(1) & ((\EXE|Equal2~1_combout\ & ((\ResultW[31]~31_combout\))) # (!\EXE|Equal2~1_combout\ & (\DF2|q\(86)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF2|q\(86),
	datab => \EXE|Equal2~1_combout\,
	datac => \ResultW[31]~31_combout\,
	datad => \HU|ForwardBE\(1),
	combout => \EXE|WriteDataE[31]~3_combout\);

-- Location: LCCOMB_X36_Y12_N6
\EXE|Binput[31]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Binput[31]~0_combout\ = (\DF2|q\(1) & (\DF2|q\(23))) # (!\DF2|q\(1) & (((\EXE|WriteDataE[31]~2_combout\) # (\EXE|WriteDataE[31]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF2|q\(23),
	datab => \EXE|WriteDataE[31]~2_combout\,
	datac => \EXE|WriteDataE[31]~3_combout\,
	datad => \DF2|q\(1),
	combout => \EXE|Binput[31]~0_combout\);

-- Location: LCCOMB_X36_Y12_N30
\EXE|Ainput[31]~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Ainput[31]~62_combout\ = (!\HU|ForwardAE\(1) & ((\EXE|Equal4~1_combout\ & (\ResultW[31]~31_combout\)) # (!\EXE|Equal4~1_combout\ & ((\DF2|q\(118))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HU|ForwardAE\(1),
	datab => \EXE|Equal4~1_combout\,
	datac => \ResultW[31]~31_combout\,
	datad => \DF2|q\(118),
	combout => \EXE|Ainput[31]~62_combout\);

-- Location: LCCOMB_X36_Y12_N16
\EXE|Ainput[31]~63\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Ainput[31]~63_combout\ = (\EXE|Ainput[31]~62_combout\) # ((\HU|ForwardAE\(1) & \DF3|q\(71)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HU|ForwardAE\(1),
	datab => \DF3|q\(71),
	datad => \EXE|Ainput[31]~62_combout\,
	combout => \EXE|Ainput[31]~63_combout\);

-- Location: LCCOMB_X30_Y13_N20
\EXE|Ainput[30]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Ainput[30]~2_combout\ = (!\HU|ForwardAE\(1) & ((\EXE|Equal4~1_combout\ & (\ResultW[30]~30_combout\)) # (!\EXE|Equal4~1_combout\ & ((\DF2|q\(117))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ResultW[30]~30_combout\,
	datab => \DF2|q\(117),
	datac => \HU|ForwardAE\(1),
	datad => \EXE|Equal4~1_combout\,
	combout => \EXE|Ainput[30]~2_combout\);

-- Location: LCCOMB_X30_Y13_N22
\EXE|Ainput[30]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Ainput[30]~3_combout\ = (\EXE|Ainput[30]~2_combout\) # ((\HU|ForwardAE\(1) & \DF3|q\(70)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \HU|ForwardAE\(1),
	datac => \EXE|Ainput[30]~2_combout\,
	datad => \DF3|q\(70),
	combout => \EXE|Ainput[30]~3_combout\);

-- Location: LCCOMB_X32_Y12_N26
\EXE|Binput[28]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Binput[28]~3_combout\ = (\DF2|q\(1) & ((\DF2|q\(23)))) # (!\DF2|q\(1) & (\EXE|WriteDataE[28]~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|WriteDataE[28]~9_combout\,
	datab => \DF2|q\(1),
	datac => \DF2|q\(23),
	combout => \EXE|Binput[28]~3_combout\);

-- Location: LCCOMB_X25_Y13_N30
\ResultW[27]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \ResultW[27]~27_combout\ = (\DF4|q\(5) & ((\DF4|q\(66)))) # (!\DF4|q\(5) & (\DF4|q\(34)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF4|q\(34),
	datab => \DF4|q\(66),
	datac => \DF4|q\(5),
	combout => \ResultW[27]~27_combout\);

-- Location: LCCOMB_X31_Y12_N0
\EXE|Ainput[27]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Ainput[27]~8_combout\ = (!\HU|ForwardAE\(1) & ((\EXE|Equal4~1_combout\ & ((\ResultW[27]~27_combout\))) # (!\EXE|Equal4~1_combout\ & (\DF2|q\(114)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF2|q\(114),
	datab => \EXE|Equal4~1_combout\,
	datac => \ResultW[27]~27_combout\,
	datad => \HU|ForwardAE\(1),
	combout => \EXE|Ainput[27]~8_combout\);

-- Location: LCCOMB_X31_Y12_N26
\EXE|Ainput[27]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Ainput[27]~9_combout\ = (\EXE|Ainput[27]~8_combout\) # ((\DF3|q\(67) & \HU|ForwardAE\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|Ainput[27]~8_combout\,
	datac => \DF3|q\(67),
	datad => \HU|ForwardAE\(1),
	combout => \EXE|Ainput[27]~9_combout\);

-- Location: LCCOMB_X33_Y12_N22
\EXE|Add0~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add0~54_combout\ = (\EXE|Binput[27]~4_combout\ & ((\EXE|Ainput[27]~9_combout\ & (\EXE|Add0~53\ & VCC)) # (!\EXE|Ainput[27]~9_combout\ & (!\EXE|Add0~53\)))) # (!\EXE|Binput[27]~4_combout\ & ((\EXE|Ainput[27]~9_combout\ & (!\EXE|Add0~53\)) # 
-- (!\EXE|Ainput[27]~9_combout\ & ((\EXE|Add0~53\) # (GND)))))
-- \EXE|Add0~55\ = CARRY((\EXE|Binput[27]~4_combout\ & (!\EXE|Ainput[27]~9_combout\ & !\EXE|Add0~53\)) # (!\EXE|Binput[27]~4_combout\ & ((!\EXE|Add0~53\) # (!\EXE|Ainput[27]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Binput[27]~4_combout\,
	datab => \EXE|Ainput[27]~9_combout\,
	datad => VCC,
	cin => \EXE|Add0~53\,
	combout => \EXE|Add0~54_combout\,
	cout => \EXE|Add0~55\);

-- Location: LCCOMB_X33_Y12_N30
\EXE|Add0~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add0~62_combout\ = \EXE|Binput[31]~0_combout\ $ (\EXE|Add0~61\ $ (\EXE|Ainput[31]~63_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \EXE|Binput[31]~0_combout\,
	datad => \EXE|Ainput[31]~63_combout\,
	cin => \EXE|Add0~61\,
	combout => \EXE|Add0~62_combout\);

-- Location: LCCOMB_X38_Y13_N22
\EXE|Mux0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Mux0~2_combout\ = (\EXE|Mux0~1_combout\ & ((\EXE|Mux0~0_combout\) # ((!\DF2|q\(3))))) # (!\EXE|Mux0~1_combout\ & (((\DF2|q\(3) & \EXE|Add0~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Mux0~1_combout\,
	datab => \EXE|Mux0~0_combout\,
	datac => \DF2|q\(3),
	datad => \EXE|Add0~62_combout\,
	combout => \EXE|Mux0~2_combout\);

-- Location: LCCOMB_X35_Y13_N22
\EXE|ALU_ResultE[31]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|ALU_ResultE[31]~5_combout\ = (!\DF2|q\(119) & ((\DF2|q\(4) & (\EXE|ALU_ResultE[31]~4_combout\)) # (!\DF2|q\(4) & ((\EXE|Mux0~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF2|q\(119),
	datab => \EXE|ALU_ResultE[31]~4_combout\,
	datac => \EXE|Mux0~2_combout\,
	datad => \DF2|q\(4),
	combout => \EXE|ALU_ResultE[31]~5_combout\);

-- Location: LCCOMB_X35_Y13_N10
\EXE|ALU_ResultE[31]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|ALU_ResultE[31]~6_combout\ = (!\EXE|Mux31~5_combout\ & ((\EXE|ALU_ResultE[31]~5_combout\) # ((\EXE|Binput[15]~16_combout\ & \DF2|q\(119)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Mux31~5_combout\,
	datab => \EXE|ALU_ResultE[31]~5_combout\,
	datac => \EXE|Binput[15]~16_combout\,
	datad => \DF2|q\(119),
	combout => \EXE|ALU_ResultE[31]~6_combout\);

-- Location: LCFF_X35_Y13_N11
\DF3|q[71]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \EXE|ALU_ResultE[31]~6_combout\,
	sclr => \nreset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF3|q\(71));

-- Location: LCCOMB_X36_Y12_N22
\DF3|q~239\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q~239_combout\ = (!\nreset~combout\ & ((\EXE|WriteDataE[31]~3_combout\) # ((\HU|ForwardBE\(1) & \DF3|q\(71)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HU|ForwardBE\(1),
	datab => \DF3|q\(71),
	datac => \EXE|WriteDataE[31]~3_combout\,
	datad => \nreset~combout\,
	combout => \DF3|q~239_combout\);

-- Location: LCFF_X36_Y12_N23
\DF3|q[39]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF3|q~239_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF3|q\(39));

-- Location: LCCOMB_X29_Y13_N4
\DF4|q~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF4|q~39_combout\ = (\MEM|data_memory|auto_generated|q_a\(19) & !\nreset~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MEM|data_memory|auto_generated|q_a\(19),
	datad => \nreset~combout\,
	combout => \DF4|q~39_combout\);

-- Location: LCFF_X29_Y13_N5
\DF4|q[58]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF4|q~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF4|q\(58));

-- Location: LCCOMB_X29_Y13_N0
\ResultW[19]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ResultW[19]~19_combout\ = (\DF4|q\(5) & ((\DF4|q\(58)))) # (!\DF4|q\(5) & (\DF4|q\(26)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DF4|q\(26),
	datac => \DF4|q\(58),
	datad => \DF4|q\(5),
	combout => \ResultW[19]~19_combout\);

-- Location: LCCOMB_X36_Y13_N24
\EXE|Ainput[19]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Ainput[19]~24_combout\ = (!\HU|ForwardAE\(1) & ((\EXE|Equal4~1_combout\ & ((\ResultW[19]~19_combout\))) # (!\EXE|Equal4~1_combout\ & (\DF2|q\(106)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HU|ForwardAE\(1),
	datab => \DF2|q\(106),
	datac => \ResultW[19]~19_combout\,
	datad => \EXE|Equal4~1_combout\,
	combout => \EXE|Ainput[19]~24_combout\);

-- Location: LCCOMB_X33_Y14_N24
\EXE|Ainput[19]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Ainput[19]~25_combout\ = (\EXE|Ainput[19]~24_combout\) # ((\HU|ForwardAE\(1) & \DF3|q\(59)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HU|ForwardAE\(1),
	datac => \DF3|q\(59),
	datad => \EXE|Ainput[19]~24_combout\,
	combout => \EXE|Ainput[19]~25_combout\);

-- Location: LCCOMB_X27_Y12_N12
\ResultW[15]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ResultW[15]~15_combout\ = (\DF4|q\(5) & ((\DF4|q\(54)))) # (!\DF4|q\(5) & (\DF4|q\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF4|q\(22),
	datab => \DF4|q\(54),
	datac => \DF4|q\(5),
	combout => \ResultW[15]~15_combout\);

-- Location: LCCOMB_X37_Y13_N18
\EXE|Ainput[15]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Ainput[15]~32_combout\ = (!\HU|ForwardAE\(1) & ((\EXE|Equal4~1_combout\ & ((\ResultW[15]~15_combout\))) # (!\EXE|Equal4~1_combout\ & (\DF2|q[102]~_Duplicate_2_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HU|ForwardAE\(1),
	datab => \DF2|q[102]~_Duplicate_2_regout\,
	datac => \EXE|Equal4~1_combout\,
	datad => \ResultW[15]~15_combout\,
	combout => \EXE|Ainput[15]~32_combout\);

-- Location: LCCOMB_X37_Y13_N4
\EXE|Ainput[15]~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Ainput[15]~33_combout\ = (\EXE|Ainput[15]~32_combout\) # ((\HU|ForwardAE\(1) & \DF3|q\(55)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HU|ForwardAE\(1),
	datab => \EXE|Ainput[15]~32_combout\,
	datad => \DF3|q\(55),
	combout => \EXE|Ainput[15]~33_combout\);

-- Location: LCCOMB_X37_Y14_N10
\EXE|Ainput[14]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Ainput[14]~34_combout\ = (!\HU|ForwardAE\(1) & ((\EXE|Equal4~1_combout\ & ((\ResultW[14]~14_combout\))) # (!\EXE|Equal4~1_combout\ & (\DF2|q[101]~_Duplicate_2_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HU|ForwardAE\(1),
	datab => \EXE|Equal4~1_combout\,
	datac => \DF2|q[101]~_Duplicate_2_regout\,
	datad => \ResultW[14]~14_combout\,
	combout => \EXE|Ainput[14]~34_combout\);

-- Location: LCCOMB_X37_Y14_N28
\EXE|Ainput[14]~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Ainput[14]~35_combout\ = (\EXE|Ainput[14]~34_combout\) # ((\HU|ForwardAE\(1) & \DF3|q\(54)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HU|ForwardAE\(1),
	datac => \DF3|q\(54),
	datad => \EXE|Ainput[14]~34_combout\,
	combout => \EXE|Ainput[14]~35_combout\);

-- Location: LCCOMB_X30_Y11_N8
\ResultW[13]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ResultW[13]~13_combout\ = (\DF4|q\(5) & (\DF4|q\(52))) # (!\DF4|q\(5) & ((\DF4|q\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF4|q\(52),
	datab => \DF4|q\(5),
	datad => \DF4|q\(20),
	combout => \ResultW[13]~13_combout\);

-- Location: LCCOMB_X36_Y15_N18
\EXE|Ainput[13]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Ainput[13]~36_combout\ = (!\HU|ForwardAE\(1) & ((\EXE|Equal4~1_combout\ & (\ResultW[13]~13_combout\)) # (!\EXE|Equal4~1_combout\ & ((\DF2|q[100]~_Duplicate_2_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HU|ForwardAE\(1),
	datab => \ResultW[13]~13_combout\,
	datac => \EXE|Equal4~1_combout\,
	datad => \DF2|q[100]~_Duplicate_2_regout\,
	combout => \EXE|Ainput[13]~36_combout\);

-- Location: LCCOMB_X36_Y15_N28
\EXE|Ainput[13]~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Ainput[13]~37_combout\ = (\EXE|Ainput[13]~36_combout\) # ((\DF3|q\(53) & \HU|ForwardAE\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF3|q\(53),
	datab => \EXE|Ainput[13]~36_combout\,
	datad => \HU|ForwardAE\(1),
	combout => \EXE|Ainput[13]~37_combout\);

-- Location: LCCOMB_X34_Y15_N4
\EXE|Ainput[8]~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Ainput[8]~46_combout\ = (!\HU|ForwardAE\(1) & ((\EXE|Equal4~1_combout\ & (\ResultW[8]~8_combout\)) # (!\EXE|Equal4~1_combout\ & ((\DF2|q[95]~_Duplicate_2_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ResultW[8]~8_combout\,
	datab => \DF2|q[95]~_Duplicate_2_regout\,
	datac => \HU|ForwardAE\(1),
	datad => \EXE|Equal4~1_combout\,
	combout => \EXE|Ainput[8]~46_combout\);

-- Location: LCCOMB_X34_Y15_N6
\EXE|Ainput[8]~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Ainput[8]~47_combout\ = (\EXE|Ainput[8]~46_combout\) # ((\DF3|q\(48) & \HU|ForwardAE\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF3|q\(48),
	datab => \EXE|Ainput[8]~46_combout\,
	datac => \HU|ForwardAE\(1),
	combout => \EXE|Ainput[8]~47_combout\);

-- Location: LCCOMB_X35_Y15_N6
\EXE|Ainput[7]~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Ainput[7]~48_combout\ = (!\HU|ForwardAE\(1) & ((\EXE|Equal4~1_combout\ & ((\ResultW[7]~7_combout\))) # (!\EXE|Equal4~1_combout\ & (\DF2|q[94]~_Duplicate_2_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HU|ForwardAE\(1),
	datab => \DF2|q[94]~_Duplicate_2_regout\,
	datac => \EXE|Equal4~1_combout\,
	datad => \ResultW[7]~7_combout\,
	combout => \EXE|Ainput[7]~48_combout\);

-- Location: LCCOMB_X35_Y15_N0
\EXE|Ainput[7]~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Ainput[7]~49_combout\ = (\EXE|Ainput[7]~48_combout\) # ((\HU|ForwardAE\(1) & \DF3|q\(47)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HU|ForwardAE\(1),
	datac => \DF3|q\(47),
	datad => \EXE|Ainput[7]~48_combout\,
	combout => \EXE|Ainput[7]~49_combout\);

-- Location: LCCOMB_X35_Y14_N14
\EXE|Binput[5]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Binput[5]~18_combout\ = (\DF2|q\(1) & (\DF2|q\(13))) # (!\DF2|q\(1) & ((\EXE|WriteDataE[5]~55_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DF2|q\(13),
	datac => \EXE|WriteDataE[5]~55_combout\,
	datad => \DF2|q\(1),
	combout => \EXE|Binput[5]~18_combout\);

-- Location: LCFF_X36_Y15_N9
\DF2|q[91]~_Duplicate_2\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \DF2|q~172_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF2|q[91]~_Duplicate_2_regout\);

-- Location: LCCOMB_X36_Y15_N0
\EXE|Ainput[4]~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Ainput[4]~54_combout\ = (!\HU|ForwardAE\(1) & ((\EXE|Equal4~1_combout\ & ((\ResultW[4]~4_combout\))) # (!\EXE|Equal4~1_combout\ & (\DF2|q[91]~_Duplicate_2_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HU|ForwardAE\(1),
	datab => \EXE|Equal4~1_combout\,
	datac => \DF2|q[91]~_Duplicate_2_regout\,
	datad => \ResultW[4]~4_combout\,
	combout => \EXE|Ainput[4]~54_combout\);

-- Location: LCCOMB_X36_Y15_N26
\EXE|Ainput[4]~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Ainput[4]~55_combout\ = (\EXE|Ainput[4]~54_combout\) # ((\HU|ForwardAE\(1) & \DF3|q\(44)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HU|ForwardAE\(1),
	datab => \EXE|Ainput[4]~54_combout\,
	datad => \DF3|q\(44),
	combout => \EXE|Ainput[4]~55_combout\);

-- Location: LCCOMB_X36_Y14_N14
\EXE|WriteDataE[3]~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|WriteDataE[3]~59_combout\ = (\EXE|WriteDataE[3]~58_combout\) # ((\DF3|q\(43) & \HU|ForwardBE\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DF3|q\(43),
	datac => \EXE|WriteDataE[3]~58_combout\,
	datad => \HU|ForwardBE\(1),
	combout => \EXE|WriteDataE[3]~59_combout\);

-- Location: LCCOMB_X36_Y14_N24
\EXE|Binput[3]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Binput[3]~20_combout\ = (\DF2|q\(1) & (\DF2|q\(11))) # (!\DF2|q\(1) & ((\EXE|WriteDataE[3]~59_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF2|q\(11),
	datab => \EXE|WriteDataE[3]~59_combout\,
	datac => \DF2|q\(1),
	combout => \EXE|Binput[3]~20_combout\);

-- Location: LCCOMB_X33_Y13_N10
\EXE|Add0~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add0~10_combout\ = (\EXE|Ainput[5]~53_combout\ & ((\EXE|Binput[5]~18_combout\ & (\EXE|Add0~9\ & VCC)) # (!\EXE|Binput[5]~18_combout\ & (!\EXE|Add0~9\)))) # (!\EXE|Ainput[5]~53_combout\ & ((\EXE|Binput[5]~18_combout\ & (!\EXE|Add0~9\)) # 
-- (!\EXE|Binput[5]~18_combout\ & ((\EXE|Add0~9\) # (GND)))))
-- \EXE|Add0~11\ = CARRY((\EXE|Ainput[5]~53_combout\ & (!\EXE|Binput[5]~18_combout\ & !\EXE|Add0~9\)) # (!\EXE|Ainput[5]~53_combout\ & ((!\EXE|Add0~9\) # (!\EXE|Binput[5]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Ainput[5]~53_combout\,
	datab => \EXE|Binput[5]~18_combout\,
	datad => VCC,
	cin => \EXE|Add0~9\,
	combout => \EXE|Add0~10_combout\,
	cout => \EXE|Add0~11\);

-- Location: LCCOMB_X33_Y13_N12
\EXE|Add0~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add0~12_combout\ = ((\EXE|Ainput[6]~51_combout\ $ (\EXE|Binput[6]~17_combout\ $ (!\EXE|Add0~11\)))) # (GND)
-- \EXE|Add0~13\ = CARRY((\EXE|Ainput[6]~51_combout\ & ((\EXE|Binput[6]~17_combout\) # (!\EXE|Add0~11\))) # (!\EXE|Ainput[6]~51_combout\ & (\EXE|Binput[6]~17_combout\ & !\EXE|Add0~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Ainput[6]~51_combout\,
	datab => \EXE|Binput[6]~17_combout\,
	datad => VCC,
	cin => \EXE|Add0~11\,
	combout => \EXE|Add0~12_combout\,
	cout => \EXE|Add0~13\);

-- Location: LCCOMB_X33_Y13_N14
\EXE|Add0~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add0~14_combout\ = (\DF3|q[63]~9_combout\ & ((\EXE|Ainput[7]~49_combout\ & (\EXE|Add0~13\ & VCC)) # (!\EXE|Ainput[7]~49_combout\ & (!\EXE|Add0~13\)))) # (!\DF3|q[63]~9_combout\ & ((\EXE|Ainput[7]~49_combout\ & (!\EXE|Add0~13\)) # 
-- (!\EXE|Ainput[7]~49_combout\ & ((\EXE|Add0~13\) # (GND)))))
-- \EXE|Add0~15\ = CARRY((\DF3|q[63]~9_combout\ & (!\EXE|Ainput[7]~49_combout\ & !\EXE|Add0~13\)) # (!\DF3|q[63]~9_combout\ & ((!\EXE|Add0~13\) # (!\EXE|Ainput[7]~49_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DF3|q[63]~9_combout\,
	datab => \EXE|Ainput[7]~49_combout\,
	datad => VCC,
	cin => \EXE|Add0~13\,
	combout => \EXE|Add0~14_combout\,
	cout => \EXE|Add0~15\);

-- Location: LCCOMB_X33_Y13_N26
\EXE|Add0~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add0~26_combout\ = (\DF3|q[69]~15_combout\ & ((\EXE|Ainput[13]~37_combout\ & (\EXE|Add0~25\ & VCC)) # (!\EXE|Ainput[13]~37_combout\ & (!\EXE|Add0~25\)))) # (!\DF3|q[69]~15_combout\ & ((\EXE|Ainput[13]~37_combout\ & (!\EXE|Add0~25\)) # 
-- (!\EXE|Ainput[13]~37_combout\ & ((\EXE|Add0~25\) # (GND)))))
-- \EXE|Add0~27\ = CARRY((\DF3|q[69]~15_combout\ & (!\EXE|Ainput[13]~37_combout\ & !\EXE|Add0~25\)) # (!\DF3|q[69]~15_combout\ & ((!\EXE|Add0~25\) # (!\EXE|Ainput[13]~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DF3|q[69]~15_combout\,
	datab => \EXE|Ainput[13]~37_combout\,
	datad => VCC,
	cin => \EXE|Add0~25\,
	combout => \EXE|Add0~26_combout\,
	cout => \EXE|Add0~27\);

-- Location: LCCOMB_X33_Y13_N28
\EXE|Add0~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add0~28_combout\ = ((\DF3|q[70]~16_combout\ $ (\EXE|Ainput[14]~35_combout\ $ (!\EXE|Add0~27\)))) # (GND)
-- \EXE|Add0~29\ = CARRY((\DF3|q[70]~16_combout\ & ((\EXE|Ainput[14]~35_combout\) # (!\EXE|Add0~27\))) # (!\DF3|q[70]~16_combout\ & (\EXE|Ainput[14]~35_combout\ & !\EXE|Add0~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DF3|q[70]~16_combout\,
	datab => \EXE|Ainput[14]~35_combout\,
	datad => VCC,
	cin => \EXE|Add0~27\,
	combout => \EXE|Add0~28_combout\,
	cout => \EXE|Add0~29\);

-- Location: LCCOMB_X33_Y12_N6
\EXE|Add0~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add0~38_combout\ = (\EXE|Binput[19]~12_combout\ & ((\EXE|Ainput[19]~25_combout\ & (\EXE|Add0~37\ & VCC)) # (!\EXE|Ainput[19]~25_combout\ & (!\EXE|Add0~37\)))) # (!\EXE|Binput[19]~12_combout\ & ((\EXE|Ainput[19]~25_combout\ & (!\EXE|Add0~37\)) # 
-- (!\EXE|Ainput[19]~25_combout\ & ((\EXE|Add0~37\) # (GND)))))
-- \EXE|Add0~39\ = CARRY((\EXE|Binput[19]~12_combout\ & (!\EXE|Ainput[19]~25_combout\ & !\EXE|Add0~37\)) # (!\EXE|Binput[19]~12_combout\ & ((!\EXE|Add0~37\) # (!\EXE|Ainput[19]~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Binput[19]~12_combout\,
	datab => \EXE|Ainput[19]~25_combout\,
	datad => VCC,
	cin => \EXE|Add0~37\,
	combout => \EXE|Add0~38_combout\,
	cout => \EXE|Add0~39\);

-- Location: LCCOMB_X33_Y11_N8
\DF3|q~162\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q~162_combout\ = (\DF3|q[46]~33_combout\ & (((!\EXE|Equal0~0_combout\)))) # (!\DF3|q[46]~33_combout\ & ((\EXE|Equal0~0_combout\ & (\EXE|IEEE_MUL|Add2~0_combout\)) # (!\EXE|Equal0~0_combout\ & ((\EXE|Add0~46_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_MUL|Add2~0_combout\,
	datab => \EXE|Add0~46_combout\,
	datac => \DF3|q[46]~33_combout\,
	datad => \EXE|Equal0~0_combout\,
	combout => \DF3|q~162_combout\);

-- Location: LCCOMB_X32_Y11_N2
\EXE|IEEE_MUL|Add1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_MUL|Add1~0_combout\ = (\DF2|q\(110) & (\DF2|q\(78) $ (VCC))) # (!\DF2|q\(110) & (\DF2|q\(78) & VCC))
-- \EXE|IEEE_MUL|Add1~1\ = CARRY((\DF2|q\(110) & \DF2|q\(78)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF2|q\(110),
	datab => \DF2|q\(78),
	datad => VCC,
	combout => \EXE|IEEE_MUL|Add1~0_combout\,
	cout => \EXE|IEEE_MUL|Add1~1\);

-- Location: LCCOMB_X33_Y11_N10
\DF3|q~163\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q~163_combout\ = (\DF3|q[46]~33_combout\ & ((\DF3|q~162_combout\ & (\EXE|Add1~46_combout\)) # (!\DF3|q~162_combout\ & ((\EXE|IEEE_MUL|Add1~0_combout\))))) # (!\DF3|q[46]~33_combout\ & (\DF3|q~162_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF3|q[46]~33_combout\,
	datab => \DF3|q~162_combout\,
	datac => \EXE|Add1~46_combout\,
	datad => \EXE|IEEE_MUL|Add1~0_combout\,
	combout => \DF3|q~163_combout\);

-- Location: LCCOMB_X34_Y11_N14
\DF3|q~165\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q~165_combout\ = (\DF3|q~164_combout\ & (((\EXE|IEEE_ADD|Sub_and_bias_uu|exp_result[0]~0_combout\) # (\DF3|q[46]~36_combout\)))) # (!\DF3|q~164_combout\ & (\DF3|q~163_combout\ & ((!\DF3|q[46]~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF3|q~164_combout\,
	datab => \DF3|q~163_combout\,
	datac => \EXE|IEEE_ADD|Sub_and_bias_uu|exp_result[0]~0_combout\,
	datad => \DF3|q[46]~36_combout\,
	combout => \DF3|q~165_combout\);

-- Location: LCFF_X34_Y11_N9
\DF3|q[63]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF3|q[63]~9_combout\,
	sdata => \DF3|q~165_combout\,
	sclr => \DF3|q[63]~167_combout\,
	sload => \DF2|ALT_INV_q\(119),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF3|q\(63));

-- Location: LCCOMB_X31_Y12_N10
\DF3|q~231\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q~231_combout\ = (!\nreset~combout\ & ((\EXE|WriteDataE[23]~18_combout\) # ((\HU|ForwardBE\(1) & \DF3|q\(63)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|WriteDataE[23]~18_combout\,
	datab => \HU|ForwardBE\(1),
	datac => \DF3|q\(63),
	datad => \nreset~combout\,
	combout => \DF3|q~231_combout\);

-- Location: LCFF_X31_Y12_N11
\DF3|q[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF3|q~231_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF3|q\(31));

-- Location: LCCOMB_X25_Y13_N0
\DF4|q~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF4|q~43_combout\ = (\MEM|data_memory|auto_generated|q_a\(21) & !\nreset~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MEM|data_memory|auto_generated|q_a\(21),
	datad => \nreset~combout\,
	combout => \DF4|q~43_combout\);

-- Location: LCFF_X25_Y13_N1
\DF4|q[60]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF4|q~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF4|q\(60));

-- Location: LCCOMB_X32_Y19_N6
\DF3|q~150\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q~150_combout\ = (\DF3|q~149_combout\ & ((\DF3|q[61]~148_combout\) # ((!\DF3|q[61]~147_combout\ & \EXE|Ainput[21]~21_combout\)))) # (!\DF3|q~149_combout\ & (\DF3|q[61]~148_combout\ & ((\DF3|q[61]~147_combout\) # (\EXE|Ainput[21]~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF3|q~149_combout\,
	datab => \DF3|q[61]~147_combout\,
	datac => \DF3|q[61]~148_combout\,
	datad => \EXE|Ainput[21]~21_combout\,
	combout => \DF3|q~150_combout\);

-- Location: LCCOMB_X33_Y19_N24
\DF3|q~151\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q~151_combout\ = (\DF3|q~150_combout\ & (((\EXE|Binput[5]~18_combout\) # (!\DF3|q[61]~147_combout\)))) # (!\DF3|q~150_combout\ & (\DF3|q~146_combout\ & ((\DF3|q[61]~147_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF3|q~146_combout\,
	datab => \DF3|q~150_combout\,
	datac => \EXE|Binput[5]~18_combout\,
	datad => \DF3|q[61]~147_combout\,
	combout => \DF3|q~151_combout\);

-- Location: LCCOMB_X33_Y19_N10
\DF3|q~152\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q~152_combout\ = (!\DF3|q[56]~111_combout\ & \DF3|q~151_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DF3|q[56]~111_combout\,
	datac => \DF3|q~151_combout\,
	combout => \DF3|q~152_combout\);

-- Location: LCFF_X33_Y19_N11
\DF3|q[61]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF3|q~152_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF3|q\(61));

-- Location: LCCOMB_X25_Y13_N10
\DF4|q~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF4|q~44_combout\ = (\DF3|q\(61) & !\nreset~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DF3|q\(61),
	datad => \nreset~combout\,
	combout => \DF4|q~44_combout\);

-- Location: LCFF_X25_Y13_N11
\DF4|q[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF4|q~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF4|q\(28));

-- Location: LCCOMB_X25_Y13_N24
\ID|register_array~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|register_array~58_combout\ = (!\nreset~combout\ & ((\DF4|q\(5) & (\DF4|q\(60))) # (!\DF4|q\(5) & ((\DF4|q\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nreset~combout\,
	datab => \DF4|q\(60),
	datac => \DF4|q\(5),
	datad => \DF4|q\(28),
	combout => \ID|register_array~58_combout\);

-- Location: LCFF_X22_Y14_N3
\ID|register_array[23][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~58_combout\,
	sload => VCC,
	ena => \ID|register_array[23][5]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[23][21]~regout\);

-- Location: LCFF_X26_Y14_N9
\ID|register_array[27][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~58_combout\,
	sload => VCC,
	ena => \ID|register_array[27][12]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[27][21]~regout\);

-- Location: LCCOMB_X26_Y14_N8
\ID|Mux42~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux42~7_combout\ = (\DF1|q\(29) & (((\ID|register_array[27][21]~regout\) # (\DF1|q\(28))))) # (!\DF1|q\(29) & (\ID|register_array[19][21]~regout\ & ((!\DF1|q\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[19][21]~regout\,
	datab => \DF1|q\(29),
	datac => \ID|register_array[27][21]~regout\,
	datad => \DF1|q\(28),
	combout => \ID|Mux42~7_combout\);

-- Location: LCCOMB_X22_Y14_N2
\ID|Mux42~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux42~8_combout\ = (\DF1|q\(28) & ((\ID|Mux42~7_combout\ & (\ID|register_array[31][21]~regout\)) # (!\ID|Mux42~7_combout\ & ((\ID|register_array[23][21]~regout\))))) # (!\DF1|q\(28) & (((\ID|Mux42~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[31][21]~regout\,
	datab => \DF1|q\(28),
	datac => \ID|register_array[23][21]~regout\,
	datad => \ID|Mux42~7_combout\,
	combout => \ID|Mux42~8_combout\);

-- Location: LCFF_X16_Y17_N23
\ID|register_array[24][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~58_combout\,
	sload => VCC,
	ena => \ID|register_array[24][28]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[24][21]~regout\);

-- Location: LCFF_X15_Y16_N27
\ID|register_array[28][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~58_combout\,
	sload => VCC,
	ena => \ID|register_array[28][13]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[28][21]~regout\);

-- Location: LCCOMB_X15_Y16_N26
\ID|Mux42~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux42~5_combout\ = (\ID|Mux42~4_combout\ & (((\ID|register_array[28][21]~regout\) # (!\DF1|q\(29))))) # (!\ID|Mux42~4_combout\ & (\ID|register_array[24][21]~regout\ & ((\DF1|q\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux42~4_combout\,
	datab => \ID|register_array[24][21]~regout\,
	datac => \ID|register_array[28][21]~regout\,
	datad => \DF1|q\(29),
	combout => \ID|Mux42~5_combout\);

-- Location: LCCOMB_X23_Y16_N20
\ID|Mux42~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux42~6_combout\ = (\DF1|q\(27) & ((\ID|Mux42~3_combout\) # ((\DF1|q\(26))))) # (!\DF1|q\(27) & (((\ID|Mux42~5_combout\ & !\DF1|q\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux42~3_combout\,
	datab => \ID|Mux42~5_combout\,
	datac => \DF1|q\(27),
	datad => \DF1|q\(26),
	combout => \ID|Mux42~6_combout\);

-- Location: LCCOMB_X23_Y16_N22
\ID|Mux42~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux42~9_combout\ = (\ID|Mux42~6_combout\ & (((\ID|Mux42~8_combout\) # (!\DF1|q\(26))))) # (!\ID|Mux42~6_combout\ & (\ID|Mux42~1_combout\ & ((\DF1|q\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux42~1_combout\,
	datab => \ID|Mux42~8_combout\,
	datac => \ID|Mux42~6_combout\,
	datad => \DF1|q\(26),
	combout => \ID|Mux42~9_combout\);

-- Location: LCFF_X24_Y17_N31
\ID|register_array[2][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~58_combout\,
	sload => VCC,
	ena => \ID|register_array[2][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[2][21]~regout\);

-- Location: LCCOMB_X24_Y17_N16
\ID|Mux42~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux42~15_combout\ = (\ID|Mux42~14_combout\) # ((\ID|register_array[2][21]~regout\ & (\DF1|q\(27) & !\DF1|q\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux42~14_combout\,
	datab => \ID|register_array[2][21]~regout\,
	datac => \DF1|q\(27),
	datad => \DF1|q\(26),
	combout => \ID|Mux42~15_combout\);

-- Location: LCCOMB_X23_Y16_N0
\ID|Mux42~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux42~16_combout\ = (\DF1|q\(28) & (((\DF1|q\(29))))) # (!\DF1|q\(28) & ((\DF1|q\(29) & (\ID|Mux42~13_combout\)) # (!\DF1|q\(29) & ((\ID|Mux42~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux42~13_combout\,
	datab => \ID|Mux42~15_combout\,
	datac => \DF1|q\(28),
	datad => \DF1|q\(29),
	combout => \ID|Mux42~16_combout\);

-- Location: LCFF_X25_Y13_N25
\ID|register_array[15][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \ID|register_array~58_combout\,
	ena => \ID|register_array[15][11]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[15][21]~regout\);

-- Location: LCFF_X26_Y15_N31
\ID|register_array[14][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~58_combout\,
	sload => VCC,
	ena => \ID|register_array[14][24]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[14][21]~regout\);

-- Location: LCCOMB_X23_Y16_N10
\ID|Mux42~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux42~18_combout\ = (\ID|Mux42~17_combout\ & ((\ID|register_array[15][21]~regout\) # ((!\DF1|q\(27))))) # (!\ID|Mux42~17_combout\ & (((\DF1|q\(27) & \ID|register_array[14][21]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux42~17_combout\,
	datab => \ID|register_array[15][21]~regout\,
	datac => \DF1|q\(27),
	datad => \ID|register_array[14][21]~regout\,
	combout => \ID|Mux42~18_combout\);

-- Location: LCCOMB_X23_Y16_N28
\ID|Mux42~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux42~19_combout\ = (\ID|Mux42~16_combout\ & (((\ID|Mux42~18_combout\) # (!\DF1|q\(28))))) # (!\ID|Mux42~16_combout\ & (\ID|Mux42~11_combout\ & (\DF1|q\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux42~11_combout\,
	datab => \ID|Mux42~16_combout\,
	datac => \DF1|q\(28),
	datad => \ID|Mux42~18_combout\,
	combout => \ID|Mux42~19_combout\);

-- Location: LCCOMB_X31_Y13_N0
\DF2|q~217\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF2|q~217_combout\ = (!\HU|StallF~14_combout\ & ((\DF1|q\(30) & (\ID|Mux42~9_combout\)) # (!\DF1|q\(30) & ((\ID|Mux42~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HU|StallF~14_combout\,
	datab => \ID|Mux42~9_combout\,
	datac => \ID|Mux42~19_combout\,
	datad => \DF1|q\(30),
	combout => \DF2|q~217_combout\);

-- Location: LCFF_X31_Y13_N1
\DF2|q[76]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF2|q~217_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF2|q\(76));

-- Location: LCCOMB_X39_Y14_N18
\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~54_combout\ = (\EXE|IEEE_ADD|exp_sub_uu|LessThan0~14_combout\ & ((\DF2|q\(108)))) # (!\EXE|IEEE_ADD|exp_sub_uu|LessThan0~14_combout\ & (\DF2|q\(76)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DF2|q\(76),
	datac => \DF2|q\(108),
	datad => \EXE|IEEE_ADD|exp_sub_uu|LessThan0~14_combout\,
	combout => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~54_combout\);

-- Location: LCCOMB_X39_Y14_N28
\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~56_combout\ = (\EXE|IEEE_ADD|exp_sub_uu|size[0]~2_combout\ & (\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~54_combout\)) # (!\EXE|IEEE_ADD|exp_sub_uu|size[0]~2_combout\ & 
-- ((\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~55_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~54_combout\,
	datac => \EXE|IEEE_ADD|exp_sub_uu|size[0]~2_combout\,
	datad => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~55_combout\,
	combout => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~56_combout\);

-- Location: LCCOMB_X39_Y14_N2
\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~82\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~82_combout\ = (\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~163_combout\ & ((\EXE|IEEE_ADD|exp_sub_uu|size[1]~3_combout\ & (\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~162_combout\)) # 
-- (!\EXE|IEEE_ADD|exp_sub_uu|size[1]~3_combout\ & ((\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~56_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~163_combout\,
	datab => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~162_combout\,
	datac => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~56_combout\,
	datad => \EXE|IEEE_ADD|exp_sub_uu|size[1]~3_combout\,
	combout => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~82_combout\);

-- Location: LCCOMB_X32_Y15_N0
\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~40_combout\ = (\EXE|IEEE_ADD|exp_sub_uu|size[0]~2_combout\ & ((\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~38_combout\))) # (!\EXE|IEEE_ADD|exp_sub_uu|size[0]~2_combout\ & 
-- (\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~39_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~39_combout\,
	datab => \EXE|IEEE_ADD|exp_sub_uu|size[0]~2_combout\,
	datac => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~38_combout\,
	combout => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~40_combout\);

-- Location: LCCOMB_X37_Y14_N2
\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~41_combout\ = (\EXE|IEEE_ADD|exp_sub_uu|LessThan0~14_combout\ & ((\DF2|q[92]~_Duplicate_2_regout\))) # (!\EXE|IEEE_ADD|exp_sub_uu|LessThan0~14_combout\ & (\DF2|q[60]~_Duplicate_2_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|IEEE_ADD|exp_sub_uu|LessThan0~14_combout\,
	datac => \DF2|q[60]~_Duplicate_2_regout\,
	datad => \DF2|q[92]~_Duplicate_2_regout\,
	combout => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~41_combout\);

-- Location: LCCOMB_X32_Y15_N26
\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~43_combout\ = (\EXE|IEEE_ADD|exp_sub_uu|size[0]~2_combout\ & ((\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~41_combout\))) # (!\EXE|IEEE_ADD|exp_sub_uu|size[0]~2_combout\ & 
-- (\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~42_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~42_combout\,
	datac => \EXE|IEEE_ADD|exp_sub_uu|size[0]~2_combout\,
	datad => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~41_combout\,
	combout => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~43_combout\);

-- Location: LCCOMB_X32_Y15_N20
\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~44_combout\ = (\EXE|IEEE_ADD|exp_sub_uu|size[1]~3_combout\ & (\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~40_combout\)) # (!\EXE|IEEE_ADD|exp_sub_uu|size[1]~3_combout\ & 
-- ((\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~43_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|exp_sub_uu|size[1]~3_combout\,
	datab => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~40_combout\,
	datad => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~43_combout\,
	combout => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~44_combout\);

-- Location: LCCOMB_X37_Y18_N16
\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~143\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~143_combout\ = (\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~164_combout\ & (((\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~110_combout\) # (\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~128_combout\)))) 
-- # (!\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~164_combout\ & (\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~44_combout\ & ((!\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~128_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~164_combout\,
	datab => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~44_combout\,
	datac => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~110_combout\,
	datad => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~128_combout\,
	combout => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~143_combout\);

-- Location: LCCOMB_X37_Y18_N26
\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~144\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~144_combout\ = (\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~128_combout\ & ((\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~143_combout\ & (\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~82_combout\)) # 
-- (!\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~143_combout\ & ((\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~74_combout\))))) # (!\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~128_combout\ & 
-- (((\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~143_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~128_combout\,
	datab => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~82_combout\,
	datac => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~143_combout\,
	datad => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~74_combout\,
	combout => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~144_combout\);

-- Location: LCCOMB_X37_Y18_N28
\EXE|IEEE_ADD|swap2_uu|exit2[4]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|swap2_uu|exit2[4]~18_combout\ = (\EXE|IEEE_ADD|swap2_uu|should_swap~0_combout\ & (\EXE|IEEE_ADD|swap_uu|exit1[4]~19_combout\)) # (!\EXE|IEEE_ADD|swap2_uu|should_swap~0_combout\ & (((\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~144_combout\ 
-- & !\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~133_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|swap_uu|exit1[4]~19_combout\,
	datab => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~144_combout\,
	datac => \EXE|IEEE_ADD|swap2_uu|should_swap~0_combout\,
	datad => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~133_combout\,
	combout => \EXE|IEEE_ADD|swap2_uu|exit2[4]~18_combout\);

-- Location: LCCOMB_X37_Y18_N10
\EXE|IEEE_ADD|adder_uu|Array_Of_FAs:4:full_adderi|or1|C~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|adder_uu|Array_Of_FAs:4:full_adderi|or1|C~0_combout\ = (\EXE|IEEE_ADD|swap2_uu|exit1[4]~6_combout\ & ((\EXE|IEEE_ADD|adder_uu|Array_Of_FAs:3:full_adderi|or1|C~0_combout\) # (\EXE|IEEE_ADD|swap2_uu|exit2[4]~18_combout\ $ 
-- (\EXE|IEEE_ADD|Sign_computation_uu|sign_substract~combout\)))) # (!\EXE|IEEE_ADD|swap2_uu|exit1[4]~6_combout\ & (\EXE|IEEE_ADD|adder_uu|Array_Of_FAs:3:full_adderi|or1|C~0_combout\ & (\EXE|IEEE_ADD|swap2_uu|exit2[4]~18_combout\ $ 
-- (\EXE|IEEE_ADD|Sign_computation_uu|sign_substract~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|swap2_uu|exit1[4]~6_combout\,
	datab => \EXE|IEEE_ADD|swap2_uu|exit2[4]~18_combout\,
	datac => \EXE|IEEE_ADD|adder_uu|Array_Of_FAs:3:full_adderi|or1|C~0_combout\,
	datad => \EXE|IEEE_ADD|Sign_computation_uu|sign_substract~combout\,
	combout => \EXE|IEEE_ADD|adder_uu|Array_Of_FAs:4:full_adderi|or1|C~0_combout\);

-- Location: LCCOMB_X37_Y18_N4
\EXE|IEEE_ADD|adder_uu|Array_Of_FAs:5:full_adderi|or1|C~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|adder_uu|Array_Of_FAs:5:full_adderi|or1|C~0_combout\ = (\EXE|IEEE_ADD|swap2_uu|exit1[5]~7_combout\ & ((\EXE|IEEE_ADD|adder_uu|Array_Of_FAs:4:full_adderi|or1|C~0_combout\) # (\EXE|IEEE_ADD|Sign_computation_uu|sign_substract~combout\ $ 
-- (\EXE|IEEE_ADD|swap2_uu|exit2[5]~17_combout\)))) # (!\EXE|IEEE_ADD|swap2_uu|exit1[5]~7_combout\ & (\EXE|IEEE_ADD|adder_uu|Array_Of_FAs:4:full_adderi|or1|C~0_combout\ & (\EXE|IEEE_ADD|Sign_computation_uu|sign_substract~combout\ $ 
-- (\EXE|IEEE_ADD|swap2_uu|exit2[5]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|swap2_uu|exit1[5]~7_combout\,
	datab => \EXE|IEEE_ADD|Sign_computation_uu|sign_substract~combout\,
	datac => \EXE|IEEE_ADD|swap2_uu|exit2[5]~17_combout\,
	datad => \EXE|IEEE_ADD|adder_uu|Array_Of_FAs:4:full_adderi|or1|C~0_combout\,
	combout => \EXE|IEEE_ADD|adder_uu|Array_Of_FAs:5:full_adderi|or1|C~0_combout\);

-- Location: LCCOMB_X37_Y18_N30
\EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:6:xor_gatej|C~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:6:xor_gatej|C~0_combout\ = \EXE|IEEE_ADD|swap2_uu|exit2[6]~16_combout\ $ (\EXE|IEEE_ADD|adder_uu|Array_Of_FAs:24:full_adderi|and2|C~combout\ $ (\EXE|IEEE_ADD|adder_uu|Array_Of_FAs:5:full_adderi|or1|C~0_combout\ $ 
-- (\EXE|IEEE_ADD|swap2_uu|exit1[6]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|swap2_uu|exit2[6]~16_combout\,
	datab => \EXE|IEEE_ADD|adder_uu|Array_Of_FAs:24:full_adderi|and2|C~combout\,
	datac => \EXE|IEEE_ADD|adder_uu|Array_Of_FAs:5:full_adderi|or1|C~0_combout\,
	datad => \EXE|IEEE_ADD|swap2_uu|exit1[6]~8_combout\,
	combout => \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:6:xor_gatej|C~0_combout\);

-- Location: LCCOMB_X34_Y18_N30
\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~91\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~91_combout\ = (\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[0]~5_combout\ & (\EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:6:xor_gatej|C~0_combout\ $ (((\EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:5:xor_gatej|C~0_combout\ & 
-- \EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[1]~1_combout\))))) # (!\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[0]~5_combout\ & ((\EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:5:xor_gatej|C~0_combout\ $ 
-- (\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[0]~5_combout\,
	datab => \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:6:xor_gatej|C~0_combout\,
	datac => \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:5:xor_gatej|C~0_combout\,
	datad => \EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[1]~1_combout\,
	combout => \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~91_combout\);

-- Location: LCCOMB_X34_Y18_N8
\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~37_combout\ = (\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[0]~5_combout\ & ((\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[1]~10_combout\ & (\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~91_combout\)) # 
-- (!\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[1]~10_combout\ & ((\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~31_combout\))))) # (!\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[0]~5_combout\ & ((\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[1]~10_combout\ & 
-- ((\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~31_combout\))) # (!\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[1]~10_combout\ & (\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~91_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111010000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[0]~5_combout\,
	datab => \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~91_combout\,
	datac => \EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[1]~10_combout\,
	datad => \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~31_combout\,
	combout => \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~37_combout\);

-- Location: LCCOMB_X34_Y18_N24
\DF3|q[52]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q[52]~2_combout\ = (\EXE|IEEE_ADD|NandR_uu|Add0~2_combout\ & ((\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~24_combout\))) # (!\EXE|IEEE_ADD|NandR_uu|Add0~2_combout\ & (\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~37_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|NandR_uu|Add0~2_combout\,
	datab => \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~37_combout\,
	datad => \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~24_combout\,
	combout => \DF3|q[52]~2_combout\);

-- Location: LCCOMB_X34_Y18_N10
\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~38_combout\ = (\DF3|q[52]~2_combout\ & !\EXE|IEEE_ADD|NandR_uu|Add0~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DF3|q[52]~2_combout\,
	datad => \EXE|IEEE_ADD|NandR_uu|Add0~3_combout\,
	combout => \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~38_combout\);

-- Location: LCCOMB_X34_Y19_N28
\DF3|q[59]~131\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q[59]~131_combout\ = (\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[4]~12_combout\ $ (((!\EXE|IEEE_ADD|NandR_uu|Add0~0_combout\) # (!\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[3]~19_combout\)))) # (!\DF3|q[61]~69_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101011101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF3|q[61]~69_combout\,
	datab => \EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[3]~19_combout\,
	datac => \EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[4]~12_combout\,
	datad => \EXE|IEEE_ADD|NandR_uu|Add0~0_combout\,
	combout => \DF3|q[59]~131_combout\);

-- Location: LCCOMB_X34_Y19_N16
\DF3|q[60]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q[60]~8_combout\ = (\DF3|q[59]~131_combout\ & (\DF3|q~137_combout\)) # (!\DF3|q[59]~131_combout\ & ((\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~38_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF3|q~137_combout\,
	datab => \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~38_combout\,
	datad => \DF3|q[59]~131_combout\,
	combout => \DF3|q[60]~8_combout\);

-- Location: LCFF_X34_Y19_N17
\DF3|q[60]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF3|q[60]~8_combout\,
	sdata => \EXE|Binput[4]~19_combout\,
	sclr => \DF3|q[56]~111_combout\,
	sload => \DF2|q\(119),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF3|q\(60));

-- Location: LCCOMB_X31_Y13_N18
\DF3|q~228\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q~228_combout\ = (!\nreset~combout\ & ((\EXE|WriteDataE[20]~24_combout\) # ((\HU|ForwardBE\(1) & \DF3|q\(60)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nreset~combout\,
	datab => \EXE|WriteDataE[20]~24_combout\,
	datac => \HU|ForwardBE\(1),
	datad => \DF3|q\(60),
	combout => \DF3|q~228_combout\);

-- Location: LCFF_X31_Y13_N19
\DF3|q[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF3|q~228_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF3|q\(28));

-- Location: LCCOMB_X29_Y13_N18
\DF4|q~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF4|q~41_combout\ = (\MEM|data_memory|auto_generated|q_a\(20) & !\nreset~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MEM|data_memory|auto_generated|q_a\(20),
	datad => \nreset~combout\,
	combout => \DF4|q~41_combout\);

-- Location: LCFF_X29_Y13_N19
\DF4|q[59]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF4|q~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF4|q\(59));

-- Location: LCCOMB_X29_Y13_N30
\ID|register_array~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|register_array~57_combout\ = (!\nreset~combout\ & ((\DF4|q\(5) & ((\DF4|q\(59)))) # (!\DF4|q\(5) & (\DF4|q\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF4|q\(27),
	datab => \DF4|q\(59),
	datac => \DF4|q\(5),
	datad => \nreset~combout\,
	combout => \ID|register_array~57_combout\);

-- Location: LCFF_X20_Y15_N29
\ID|register_array[29][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~57_combout\,
	sload => VCC,
	ena => \ID|register_array[29][19]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[29][20]~regout\);

-- Location: LCFF_X20_Y15_N11
\ID|register_array[25][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~57_combout\,
	sload => VCC,
	ena => \ID|register_array[25][6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[25][20]~regout\);

-- Location: LCCOMB_X20_Y15_N28
\ID|Mux11~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux11~1_combout\ = (\ID|Mux11~0_combout\ & (((\ID|register_array[29][20]~regout\)) # (!\DF1|q\(34)))) # (!\ID|Mux11~0_combout\ & (\DF1|q\(34) & ((\ID|register_array[25][20]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux11~0_combout\,
	datab => \DF1|q\(34),
	datac => \ID|register_array[29][20]~regout\,
	datad => \ID|register_array[25][20]~regout\,
	combout => \ID|Mux11~1_combout\);

-- Location: LCFF_X16_Y17_N5
\ID|register_array[24][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~57_combout\,
	sload => VCC,
	ena => \ID|register_array[24][28]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[24][20]~regout\);

-- Location: LCFF_X15_Y15_N29
\ID|register_array[16][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~57_combout\,
	sload => VCC,
	ena => \ID|register_array[16][6]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[16][20]~regout\);

-- Location: LCCOMB_X15_Y15_N28
\ID|Mux11~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux11~4_combout\ = (\DF1|q\(34) & ((\ID|register_array[24][20]~regout\) # ((\DF1|q\(33))))) # (!\DF1|q\(34) & (((\ID|register_array[16][20]~regout\ & !\DF1|q\(33)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(34),
	datab => \ID|register_array[24][20]~regout\,
	datac => \ID|register_array[16][20]~regout\,
	datad => \DF1|q\(33),
	combout => \ID|Mux11~4_combout\);

-- Location: LCFF_X21_Y17_N31
\ID|register_array[20][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~57_combout\,
	sload => VCC,
	ena => \ID|register_array[20][26]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[20][20]~regout\);

-- Location: LCCOMB_X21_Y17_N30
\ID|Mux11~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux11~5_combout\ = (\ID|Mux11~4_combout\ & ((\ID|register_array[28][20]~regout\) # ((!\DF1|q\(33))))) # (!\ID|Mux11~4_combout\ & (((\ID|register_array[20][20]~regout\ & \DF1|q\(33)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[28][20]~regout\,
	datab => \ID|Mux11~4_combout\,
	datac => \ID|register_array[20][20]~regout\,
	datad => \DF1|q\(33),
	combout => \ID|Mux11~5_combout\);

-- Location: LCCOMB_X22_Y17_N30
\ID|Mux11~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux11~3_combout\ = (\ID|Mux11~2_combout\ & (((\ID|register_array[30][20]~regout\)) # (!\DF1|q\(33)))) # (!\ID|Mux11~2_combout\ & (\DF1|q\(33) & ((\ID|register_array[22][20]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux11~2_combout\,
	datab => \DF1|q\(33),
	datac => \ID|register_array[30][20]~regout\,
	datad => \ID|register_array[22][20]~regout\,
	combout => \ID|Mux11~3_combout\);

-- Location: LCCOMB_X21_Y17_N18
\ID|Mux11~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux11~6_combout\ = (\DF1|q\(32) & (((\DF1|q\(31)) # (\ID|Mux11~3_combout\)))) # (!\DF1|q\(32) & (\ID|Mux11~5_combout\ & (!\DF1|q\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(32),
	datab => \ID|Mux11~5_combout\,
	datac => \DF1|q\(31),
	datad => \ID|Mux11~3_combout\,
	combout => \ID|Mux11~6_combout\);

-- Location: LCCOMB_X21_Y17_N12
\ID|Mux11~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux11~9_combout\ = (\DF1|q\(31) & ((\ID|Mux11~6_combout\ & (\ID|Mux11~8_combout\)) # (!\ID|Mux11~6_combout\ & ((\ID|Mux11~1_combout\))))) # (!\DF1|q\(31) & (((\ID|Mux11~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux11~8_combout\,
	datab => \ID|Mux11~1_combout\,
	datac => \DF1|q\(31),
	datad => \ID|Mux11~6_combout\,
	combout => \ID|Mux11~9_combout\);

-- Location: LCCOMB_X25_Y17_N22
\DF2|q~188\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF2|q~188_combout\ = (!\HU|StallF~14_combout\ & ((\DF1|q\(35) & ((\ID|Mux11~9_combout\))) # (!\DF1|q\(35) & (\ID|Mux11~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux11~19_combout\,
	datab => \ID|Mux11~9_combout\,
	datac => \DF1|q\(35),
	datad => \HU|StallF~14_combout\,
	combout => \DF2|q~188_combout\);

-- Location: LCFF_X25_Y17_N23
\DF2|q[107]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF2|q~188_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF2|q\(107));

-- Location: LCCOMB_X29_Y18_N28
\EXE|IEEE_MUL|Mult0|auto_generated|op_1~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_MUL|Mult0|auto_generated|op_1~58_combout\ = \EXE|IEEE_MUL|Mult0|auto_generated|mac_out8~DATAOUT11\ $ (\EXE|IEEE_MUL|Mult0|auto_generated|op_1~57\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \EXE|IEEE_MUL|Mult0|auto_generated|mac_out8~DATAOUT11\,
	cin => \EXE|IEEE_MUL|Mult0|auto_generated|op_1~57\,
	combout => \EXE|IEEE_MUL|Mult0|auto_generated|op_1~58_combout\);

-- Location: LCCOMB_X32_Y17_N16
\DF3|q[46]~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q[46]~33_combout\ = (\DF2|q\(4) & ((\DF2|q\(3)) # (\EXE|IEEE_MUL|Mult0|auto_generated|op_1~58_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DF2|q\(3),
	datac => \EXE|IEEE_MUL|Mult0|auto_generated|op_1~58_combout\,
	datad => \DF2|q\(4),
	combout => \DF3|q[46]~33_combout\);

-- Location: LCCOMB_X32_Y16_N28
\DF3|q~124\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q~124_combout\ = (\DF3|q[46]~33_combout\ & (\EXE|Add1~38_combout\ & ((\DF3|q[56]~102_combout\)))) # (!\DF3|q[46]~33_combout\ & (((\EXE|Add0~38_combout\) # (!\DF3|q[56]~102_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Add1~38_combout\,
	datab => \DF3|q[46]~33_combout\,
	datac => \EXE|Add0~38_combout\,
	datad => \DF3|q[56]~102_combout\,
	combout => \DF3|q~124_combout\);

-- Location: LCCOMB_X32_Y16_N30
\DF3|q~125\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q~125_combout\ = (\DF3|q~124_combout\ & (((\EXE|IEEE_MUL|Mult0|auto_generated|op_1~48_combout\) # (!\EXE|Equal0~0_combout\)))) # (!\DF3|q~124_combout\ & (\EXE|IEEE_MUL|Mult0|auto_generated|op_1~50_combout\ & ((\EXE|Equal0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_MUL|Mult0|auto_generated|op_1~50_combout\,
	datab => \DF3|q~124_combout\,
	datac => \EXE|IEEE_MUL|Mult0|auto_generated|op_1~48_combout\,
	datad => \EXE|Equal0~0_combout\,
	combout => \DF3|q~125_combout\);

-- Location: LCCOMB_X34_Y18_N28
\DF3|q[59]~126\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q[59]~126_combout\ = (\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[2]~16_combout\ & (\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[3]~19_combout\ $ (((\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[1]~10_combout\ & 
-- \EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[0]~5_combout\))))) # (!\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[2]~16_combout\ & ((\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[3]~19_combout\) # (\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[1]~10_combout\ 
-- $ (\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[0]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111110010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[2]~16_combout\,
	datab => \EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[1]~10_combout\,
	datac => \EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[0]~5_combout\,
	datad => \EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[3]~19_combout\,
	combout => \DF3|q[59]~126_combout\);

-- Location: LCCOMB_X34_Y20_N14
\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~59_combout\ = (\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~58_combout\ & ((\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~52_combout\) # (\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[1]~10_combout\ $ 
-- (!\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[0]~5_combout\)))) # (!\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~58_combout\ & (\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~52_combout\ & (\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[1]~10_combout\ $ 
-- (\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[0]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~58_combout\,
	datab => \EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[1]~10_combout\,
	datac => \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~52_combout\,
	datad => \EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[0]~5_combout\,
	combout => \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~59_combout\);

-- Location: LCCOMB_X37_Y19_N14
\EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:6:full_adderi|xor1|C\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:6:full_adderi|xor1|C~combout\ = \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:6:xor_gatej|C~0_combout\ $ (((\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[1]~1_combout\ & 
-- \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:5:xor_gatej|C~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:6:xor_gatej|C~0_combout\,
	datac => \EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[1]~1_combout\,
	datad => \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:5:xor_gatej|C~0_combout\,
	combout => \EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:6:full_adderi|xor1|C~combout\);

-- Location: LCCOMB_X37_Y19_N0
\EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~8_combout\ = \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:7:xor_gatej|C~0_combout\ $ (((\EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:6:xor_gatej|C~0_combout\ & (\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[1]~1_combout\ & 
-- \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:5:xor_gatej|C~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:7:xor_gatej|C~0_combout\,
	datab => \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:6:xor_gatej|C~0_combout\,
	datac => \EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[1]~1_combout\,
	datad => \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:5:xor_gatej|C~0_combout\,
	combout => \EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~8_combout\);

-- Location: LCCOMB_X37_Y19_N10
\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~39_combout\ = (\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[0]~5_combout\ & ((\EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~8_combout\))) # (!\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[0]~5_combout\ & 
-- (\EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:6:full_adderi|xor1|C~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:6:full_adderi|xor1|C~combout\,
	datac => \EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[0]~5_combout\,
	datad => \EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~8_combout\,
	combout => \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~39_combout\);

-- Location: LCCOMB_X34_Y20_N10
\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~47_combout\ = (\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~88_combout\ & ((\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~39_combout\) # (\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[0]~5_combout\ $ 
-- (!\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[1]~10_combout\)))) # (!\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~88_combout\ & (\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~39_combout\ & (\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[0]~5_combout\ $ 
-- (\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[1]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111010000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~88_combout\,
	datab => \EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[0]~5_combout\,
	datac => \EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[1]~10_combout\,
	datad => \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~39_combout\,
	combout => \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~47_combout\);

-- Location: LCCOMB_X34_Y20_N16
\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~60_combout\ = (\EXE|IEEE_ADD|NandR_uu|Add0~2_combout\ & ((\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~47_combout\))) # (!\EXE|IEEE_ADD|NandR_uu|Add0~2_combout\ & (\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~59_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|IEEE_ADD|NandR_uu|Add0~2_combout\,
	datac => \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~59_combout\,
	datad => \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~47_combout\,
	combout => \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~60_combout\);

-- Location: LCCOMB_X35_Y18_N30
\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~81\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~81_combout\ = (\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[0]~5_combout\ & (\EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:19:xor_gatej|C~0_combout\ $ (((\EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:18:xor_gatej|C~0_combout\ & 
-- \EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:17:full_adderi|and2|C~combout\))))) # (!\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[0]~5_combout\ & (\EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:18:xor_gatej|C~0_combout\ $ 
-- (((\EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:17:full_adderi|and2|C~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:18:xor_gatej|C~0_combout\,
	datab => \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:19:xor_gatej|C~0_combout\,
	datac => \EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:17:full_adderi|and2|C~combout\,
	datad => \EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[0]~5_combout\,
	combout => \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~81_combout\);

-- Location: LCCOMB_X35_Y18_N6
\DF3|q~128\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q~128_combout\ = (\DF3|q~127_combout\ & (((\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~60_combout\)) # (!\DF3|q[59]~126_combout\))) # (!\DF3|q~127_combout\ & (\DF3|q[59]~126_combout\ & ((\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~81_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF3|q~127_combout\,
	datab => \DF3|q[59]~126_combout\,
	datac => \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~60_combout\,
	datad => \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~81_combout\,
	combout => \DF3|q~128_combout\);

-- Location: LCCOMB_X35_Y18_N24
\DF3|q~129\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q~129_combout\ = (\DF3|q[46]~37_combout\ & (((\DF3|q~128_combout\)) # (!\DF3|q[56]~246_combout\))) # (!\DF3|q[46]~37_combout\ & (\DF3|q[56]~246_combout\ & (\DF3|q~125_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF3|q[46]~37_combout\,
	datab => \DF3|q[56]~246_combout\,
	datac => \DF3|q~125_combout\,
	datad => \DF3|q~128_combout\,
	combout => \DF3|q~129_combout\);

-- Location: LCCOMB_X35_Y18_N2
\DF3|q~130\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q~130_combout\ = (\DF3|q[46]~36_combout\ & ((\EXE|Binput[19]~12_combout\ & ((\DF3|q~129_combout\) # (\EXE|Ainput[19]~25_combout\))) # (!\EXE|Binput[19]~12_combout\ & (\DF3|q~129_combout\ & \EXE|Ainput[19]~25_combout\)))) # (!\DF3|q[46]~36_combout\ & 
-- (((\DF3|q~129_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF3|q[46]~36_combout\,
	datab => \EXE|Binput[19]~12_combout\,
	datac => \DF3|q~129_combout\,
	datad => \EXE|Ainput[19]~25_combout\,
	combout => \DF3|q~130_combout\);

-- Location: LCCOMB_X35_Y18_N16
\DF3|q[59]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q[59]~7_combout\ = (\DF3|q[59]~131_combout\ & ((\DF3|q~130_combout\))) # (!\DF3|q[59]~131_combout\ & (\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~36_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF3|q[59]~131_combout\,
	datab => \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~36_combout\,
	datad => \DF3|q~130_combout\,
	combout => \DF3|q[59]~7_combout\);

-- Location: LCFF_X35_Y18_N17
\DF3|q[59]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF3|q[59]~7_combout\,
	sdata => \EXE|Binput[3]~20_combout\,
	sclr => \DF3|q[56]~111_combout\,
	sload => \DF2|q\(119),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF3|q\(59));

-- Location: LCCOMB_X29_Y13_N14
\DF4|q~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF4|q~40_combout\ = (\DF3|q\(59) & !\nreset~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DF3|q\(59),
	datad => \nreset~combout\,
	combout => \DF4|q~40_combout\);

-- Location: LCFF_X29_Y13_N15
\DF4|q[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF4|q~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF4|q\(26));

-- Location: LCCOMB_X29_Y13_N28
\ID|register_array~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|register_array~56_combout\ = (!\nreset~combout\ & ((\DF4|q\(5) & ((\DF4|q\(58)))) # (!\DF4|q\(5) & (\DF4|q\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF4|q\(5),
	datab => \DF4|q\(26),
	datac => \DF4|q\(58),
	datad => \nreset~combout\,
	combout => \ID|register_array~56_combout\);

-- Location: LCFF_X26_Y15_N9
\ID|register_array[12][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~56_combout\,
	sload => VCC,
	ena => \ID|register_array[12][10]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[12][19]~regout\);

-- Location: LCFF_X25_Y15_N19
\ID|register_array[13][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~56_combout\,
	sload => VCC,
	ena => \ID|register_array[13][4]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[13][19]~regout\);

-- Location: LCCOMB_X25_Y15_N18
\ID|Mux44~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux44~17_combout\ = (\DF1|q\(26) & (((\ID|register_array[13][19]~regout\) # (\DF1|q\(27))))) # (!\DF1|q\(26) & (\ID|register_array[12][19]~regout\ & ((!\DF1|q\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(26),
	datab => \ID|register_array[12][19]~regout\,
	datac => \ID|register_array[13][19]~regout\,
	datad => \DF1|q\(27),
	combout => \ID|Mux44~17_combout\);

-- Location: LCFF_X26_Y15_N23
\ID|register_array[14][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~56_combout\,
	sload => VCC,
	ena => \ID|register_array[14][24]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[14][19]~regout\);

-- Location: LCCOMB_X27_Y14_N28
\ID|Mux44~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux44~18_combout\ = (\ID|Mux44~17_combout\ & ((\ID|register_array[15][19]~regout\) # ((!\DF1|q\(27))))) # (!\ID|Mux44~17_combout\ & (((\ID|register_array[14][19]~regout\ & \DF1|q\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[15][19]~regout\,
	datab => \ID|Mux44~17_combout\,
	datac => \ID|register_array[14][19]~regout\,
	datad => \DF1|q\(27),
	combout => \ID|Mux44~18_combout\);

-- Location: LCFF_X20_Y11_N25
\ID|register_array[9][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~56_combout\,
	sload => VCC,
	ena => \ID|register_array[9][9]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[9][19]~regout\);

-- Location: LCCOMB_X20_Y11_N24
\ID|Mux44~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux44~13_combout\ = (\ID|Mux44~12_combout\ & ((\ID|register_array[11][19]~regout\) # ((!\DF1|q\(26))))) # (!\ID|Mux44~12_combout\ & (((\ID|register_array[9][19]~regout\ & \DF1|q\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux44~12_combout\,
	datab => \ID|register_array[11][19]~regout\,
	datac => \ID|register_array[9][19]~regout\,
	datad => \DF1|q\(26),
	combout => \ID|Mux44~13_combout\);

-- Location: LCCOMB_X27_Y14_N2
\ID|Mux44~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux44~16_combout\ = (\DF1|q\(28) & (((\DF1|q\(29))))) # (!\DF1|q\(28) & ((\DF1|q\(29) & ((\ID|Mux44~13_combout\))) # (!\DF1|q\(29) & (\ID|Mux44~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux44~15_combout\,
	datab => \DF1|q\(28),
	datac => \ID|Mux44~13_combout\,
	datad => \DF1|q\(29),
	combout => \ID|Mux44~16_combout\);

-- Location: LCCOMB_X27_Y14_N14
\ID|Mux44~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux44~19_combout\ = (\DF1|q\(28) & ((\ID|Mux44~16_combout\ & ((\ID|Mux44~18_combout\))) # (!\ID|Mux44~16_combout\ & (\ID|Mux44~11_combout\)))) # (!\DF1|q\(28) & (((\ID|Mux44~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux44~11_combout\,
	datab => \ID|Mux44~18_combout\,
	datac => \DF1|q\(28),
	datad => \ID|Mux44~16_combout\,
	combout => \ID|Mux44~19_combout\);

-- Location: LCCOMB_X34_Y10_N20
\DF2|q~212\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF2|q~212_combout\ = (!\HU|StallF~14_combout\ & ((\DF1|q\(30) & (\ID|Mux44~9_combout\)) # (!\DF1|q\(30) & ((\ID|Mux44~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux44~9_combout\,
	datab => \ID|Mux44~19_combout\,
	datac => \DF1|q\(30),
	datad => \HU|StallF~14_combout\,
	combout => \DF2|q~212_combout\);

-- Location: LCFF_X34_Y10_N21
\DF2|q[74]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF2|q~212_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF2|q\(74));

-- Location: LCCOMB_X37_Y12_N26
\EXE|WriteDataE[19]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|WriteDataE[19]~26_combout\ = (!\HU|ForwardBE\(1) & ((\EXE|Equal2~1_combout\ & (\ResultW[19]~19_combout\)) # (!\EXE|Equal2~1_combout\ & ((\DF2|q\(74))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ResultW[19]~19_combout\,
	datab => \EXE|Equal2~1_combout\,
	datac => \DF2|q\(74),
	datad => \HU|ForwardBE\(1),
	combout => \EXE|WriteDataE[19]~26_combout\);

-- Location: LCCOMB_X37_Y12_N4
\DF3|q~227\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q~227_combout\ = (!\nreset~combout\ & ((\EXE|WriteDataE[19]~26_combout\) # ((\DF3|q\(59) & \HU|ForwardBE\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF3|q\(59),
	datab => \HU|ForwardBE\(1),
	datac => \nreset~combout\,
	datad => \EXE|WriteDataE[19]~26_combout\,
	combout => \DF3|q~227_combout\);

-- Location: LCFF_X37_Y12_N5
\DF3|q[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF3|q~227_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF3|q\(27));

-- Location: LCCOMB_X25_Y13_N14
\DF4|q~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF4|q~47_combout\ = (\MEM|data_memory|auto_generated|q_a\(23) & !\nreset~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MEM|data_memory|auto_generated|q_a\(23),
	datad => \nreset~combout\,
	combout => \DF4|q~47_combout\);

-- Location: LCFF_X25_Y13_N15
\DF4|q[62]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF4|q~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF4|q\(62));

-- Location: LCCOMB_X25_Y13_N26
\ID|register_array~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|register_array~60_combout\ = (!\nreset~combout\ & ((\DF4|q\(5) & ((\DF4|q\(62)))) # (!\DF4|q\(5) & (\DF4|q\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF4|q\(30),
	datab => \DF4|q\(5),
	datac => \DF4|q\(62),
	datad => \nreset~combout\,
	combout => \ID|register_array~60_combout\);

-- Location: LCFF_X25_Y8_N27
\ID|register_array[7][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~60_combout\,
	sload => VCC,
	ena => \ID|register_array[7][16]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[7][23]~regout\);

-- Location: LCFF_X25_Y8_N25
\ID|register_array[6][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~60_combout\,
	sload => VCC,
	ena => \ID|register_array[6][5]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[6][23]~regout\);

-- Location: LCCOMB_X25_Y8_N24
\ID|Mux40~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux40~11_combout\ = (\ID|Mux40~10_combout\ & ((\ID|register_array[7][23]~regout\) # ((!\DF1|q\(27))))) # (!\ID|Mux40~10_combout\ & (((\ID|register_array[6][23]~regout\ & \DF1|q\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux40~10_combout\,
	datab => \ID|register_array[7][23]~regout\,
	datac => \ID|register_array[6][23]~regout\,
	datad => \DF1|q\(27),
	combout => \ID|Mux40~11_combout\);

-- Location: LCFF_X22_Y15_N11
\ID|register_array[14][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~60_combout\,
	sload => VCC,
	ena => \ID|register_array[14][24]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[14][23]~regout\);

-- Location: LCFF_X25_Y13_N27
\ID|register_array[15][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \ID|register_array~60_combout\,
	ena => \ID|register_array[15][11]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[15][23]~regout\);

-- Location: LCCOMB_X22_Y15_N8
\ID|Mux40~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux40~18_combout\ = (\ID|Mux40~17_combout\ & (((\ID|register_array[15][23]~regout\) # (!\DF1|q\(27))))) # (!\ID|Mux40~17_combout\ & (\ID|register_array[14][23]~regout\ & (\DF1|q\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux40~17_combout\,
	datab => \ID|register_array[14][23]~regout\,
	datac => \DF1|q\(27),
	datad => \ID|register_array[15][23]~regout\,
	combout => \ID|Mux40~18_combout\);

-- Location: LCCOMB_X26_Y11_N24
\ID|Mux40~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux40~19_combout\ = (\ID|Mux40~16_combout\ & (((\ID|Mux40~18_combout\) # (!\DF1|q\(28))))) # (!\ID|Mux40~16_combout\ & (\ID|Mux40~11_combout\ & ((\DF1|q\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux40~16_combout\,
	datab => \ID|Mux40~11_combout\,
	datac => \ID|Mux40~18_combout\,
	datad => \DF1|q\(28),
	combout => \ID|Mux40~19_combout\);

-- Location: LCCOMB_X30_Y14_N6
\DF2|q~216\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF2|q~216_combout\ = (!\HU|StallF~14_combout\ & ((\DF1|q\(30) & (\ID|Mux40~9_combout\)) # (!\DF1|q\(30) & ((\ID|Mux40~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux40~9_combout\,
	datab => \ID|Mux40~19_combout\,
	datac => \HU|StallF~14_combout\,
	datad => \DF1|q\(30),
	combout => \DF2|q~216_combout\);

-- Location: LCFF_X30_Y14_N7
\DF2|q[78]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF2|q~216_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF2|q\(78));

-- Location: LCCOMB_X30_Y14_N4
\EXE|IEEE_ADD|exp_sub_uu|size[1]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|exp_sub_uu|size[1]~3_combout\ = (\EXE|IEEE_ADD|exp_sub_uu|LessThan0~14_combout\ & (\EXE|IEEE_ADD|exp_sub_uu|Add1~2_combout\)) # (!\EXE|IEEE_ADD|exp_sub_uu|LessThan0~14_combout\ & ((\EXE|IEEE_ADD|exp_sub_uu|Add0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|IEEE_ADD|exp_sub_uu|LessThan0~14_combout\,
	datac => \EXE|IEEE_ADD|exp_sub_uu|Add1~2_combout\,
	datad => \EXE|IEEE_ADD|exp_sub_uu|Add0~2_combout\,
	combout => \EXE|IEEE_ADD|exp_sub_uu|size[1]~3_combout\);

-- Location: LCCOMB_X31_Y15_N6
\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~121\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~121_combout\ = (\EXE|IEEE_ADD|exp_sub_uu|size[1]~3_combout\ & ((\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~96_combout\))) # (!\EXE|IEEE_ADD|exp_sub_uu|size[1]~3_combout\ & 
-- (\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~105_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|IEEE_ADD|exp_sub_uu|size[1]~3_combout\,
	datac => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~105_combout\,
	datad => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~96_combout\,
	combout => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~121_combout\);

-- Location: LCCOMB_X35_Y16_N24
\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~60_combout\ = (!\EXE|IEEE_ADD|exp_sub_uu|size[4]~1_combout\ & (!\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~29_combout\ & (!\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~28_combout\ & 
-- \EXE|IEEE_ADD|exp_sub_uu|size[3]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|exp_sub_uu|size[4]~1_combout\,
	datab => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~29_combout\,
	datac => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~28_combout\,
	datad => \EXE|IEEE_ADD|exp_sub_uu|size[3]~0_combout\,
	combout => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~60_combout\);

-- Location: LCCOMB_X35_Y16_N8
\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~154\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~154_combout\ = (\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~60_combout\ & ((\EXE|IEEE_ADD|exp_sub_uu|size[2]~4_combout\ & (\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~121_combout\)) # 
-- (!\EXE|IEEE_ADD|exp_sub_uu|size[2]~4_combout\ & ((\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~123_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|exp_sub_uu|size[2]~4_combout\,
	datab => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~121_combout\,
	datac => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~60_combout\,
	datad => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~123_combout\,
	combout => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~154_combout\);

-- Location: LCCOMB_X35_Y16_N4
\EXE|IEEE_ADD|swap2_uu|exit1[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|swap2_uu|exit1[1]~0_combout\ = (\EXE|IEEE_ADD|swap2_uu|should_swap~0_combout\ & (\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~46_combout\ & ((\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~90_combout\)))) # 
-- (!\EXE|IEEE_ADD|swap2_uu|should_swap~0_combout\ & (((\EXE|IEEE_ADD|swap_uu|exit1[1]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|swap2_uu|should_swap~0_combout\,
	datab => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~46_combout\,
	datac => \EXE|IEEE_ADD|swap_uu|exit1[1]~22_combout\,
	datad => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~90_combout\,
	combout => \EXE|IEEE_ADD|swap2_uu|exit1[1]~0_combout\);

-- Location: LCCOMB_X35_Y16_N22
\EXE|IEEE_ADD|swap2_uu|exit1[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|swap2_uu|exit1[1]~1_combout\ = (\EXE|IEEE_ADD|swap2_uu|exit1[1]~0_combout\) # ((\EXE|IEEE_ADD|swap2_uu|should_swap~0_combout\ & ((\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~153_combout\) # 
-- (\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~154_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~153_combout\,
	datab => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~154_combout\,
	datac => \EXE|IEEE_ADD|swap2_uu|should_swap~0_combout\,
	datad => \EXE|IEEE_ADD|swap2_uu|exit1[1]~0_combout\,
	combout => \EXE|IEEE_ADD|swap2_uu|exit1[1]~1_combout\);

-- Location: LCCOMB_X36_Y20_N0
\EXE|IEEE_ADD|swap2_uu|exit2[1]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|swap2_uu|exit2[1]~23_combout\ = (\EXE|IEEE_ADD|swap2_uu|should_swap~0_combout\ & ((\EXE|IEEE_ADD|swap_uu|exit1[1]~22_combout\))) # (!\EXE|IEEE_ADD|swap2_uu|should_swap~0_combout\ & 
-- (\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~155_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~155_combout\,
	datab => \EXE|IEEE_ADD|swap_uu|exit1[1]~22_combout\,
	datad => \EXE|IEEE_ADD|swap2_uu|should_swap~0_combout\,
	combout => \EXE|IEEE_ADD|swap2_uu|exit2[1]~23_combout\);

-- Location: LCCOMB_X36_Y20_N26
\EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:1:xor_gatej|C~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:1:xor_gatej|C~0_combout\ = \EXE|IEEE_ADD|swap2_uu|exit1[1]~1_combout\ $ (\EXE|IEEE_ADD|swap2_uu|exit2[1]~23_combout\ $ (((\EXE|IEEE_ADD|adder_uu|Array_Of_FAs:0:full_adderi|or0|C~0_combout\) # 
-- (\EXE|IEEE_ADD|adder_uu|Array_Of_FAs:0:full_adderi|and2|C~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|adder_uu|Array_Of_FAs:0:full_adderi|or0|C~0_combout\,
	datab => \EXE|IEEE_ADD|adder_uu|Array_Of_FAs:0:full_adderi|and2|C~combout\,
	datac => \EXE|IEEE_ADD|swap2_uu|exit1[1]~1_combout\,
	datad => \EXE|IEEE_ADD|swap2_uu|exit2[1]~23_combout\,
	combout => \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:1:xor_gatej|C~0_combout\);

-- Location: LCCOMB_X36_Y18_N20
\EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:1:full_adderi|and2|C\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:1:full_adderi|and2|C~combout\ = (((\EXE|IEEE_ADD|adder_uu|Array_Of_FAs:24:full_adderi|and2|C~combout\) # (!\EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:0:xor_gatej|C~1_combout\)) # 
-- (!\EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:1:xor_gatej|C~0_combout\)) # (!\EXE|IEEE_ADD|Sign_computation_uu|sign_substract~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|Sign_computation_uu|sign_substract~combout\,
	datab => \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:1:xor_gatej|C~0_combout\,
	datac => \EXE|IEEE_ADD|adder_uu|Array_Of_FAs:24:full_adderi|and2|C~combout\,
	datad => \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:0:xor_gatej|C~1_combout\,
	combout => \EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:1:full_adderi|and2|C~combout\);

-- Location: LCCOMB_X38_Y19_N2
\EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~11_combout\ = \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:3:xor_gatej|C~0_combout\ $ (((!\EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:1:full_adderi|and2|C~combout\ & 
-- \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:2:xor_gatej|C~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001101010011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:3:xor_gatej|C~0_combout\,
	datab => \EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:1:full_adderi|and2|C~combout\,
	datac => \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:2:xor_gatej|C~0_combout\,
	combout => \EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~11_combout\);

-- Location: LCCOMB_X37_Y19_N26
\EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~9_combout\ = (\EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:6:full_adderi|xor1|C~combout\) # ((\EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~8_combout\) # (\EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:8:xor_gatej|C~2_combout\ 
-- $ (\EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:7:full_adderi|and2|C~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:8:xor_gatej|C~2_combout\,
	datab => \EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:7:full_adderi|and2|C~0_combout\,
	datac => \EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:6:full_adderi|xor1|C~combout\,
	datad => \EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~8_combout\,
	combout => \EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~9_combout\);

-- Location: LCCOMB_X38_Y19_N22
\EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~12_combout\ = ((\EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~11_combout\) # ((\EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:4:full_adderi|xor1|C~combout\) # 
-- (\EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:5:full_adderi|xor1|C~combout\))) # (!\EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:2:full_adderi|xor1|C~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:2:full_adderi|xor1|C~combout\,
	datab => \EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~11_combout\,
	datac => \EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:4:full_adderi|xor1|C~combout\,
	datad => \EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:5:full_adderi|xor1|C~combout\,
	combout => \EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~12_combout\);

-- Location: LCCOMB_X36_Y19_N20
\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[2]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[2]~3_combout\ = (!\EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:9:full_adderi|xor1|C~combout\ & (!\EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~7_combout\ & (!\EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~9_combout\ & 
-- \EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:9:full_adderi|xor1|C~combout\,
	datab => \EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~7_combout\,
	datac => \EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~9_combout\,
	datad => \EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~12_combout\,
	combout => \EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[2]~3_combout\);

-- Location: LCCOMB_X36_Y19_N30
\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[0]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[0]~4_combout\ = (\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[2]~3_combout\ & ((\EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:5:full_adderi|xor1|C~combout\) # ((\EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~11_combout\ 
-- & !\EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:4:xor_gatej|C~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:5:full_adderi|xor1|C~combout\,
	datab => \EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~11_combout\,
	datac => \EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[2]~3_combout\,
	datad => \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:4:xor_gatej|C~0_combout\,
	combout => \EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[0]~4_combout\);

-- Location: LCCOMB_X36_Y19_N16
\EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~10_combout\ = (\EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~7_combout\) # ((\EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~9_combout\) # (\EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:9:full_adderi|xor1|C~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~7_combout\,
	datac => \EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~9_combout\,
	datad => \EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:9:full_adderi|xor1|C~combout\,
	combout => \EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~10_combout\);

-- Location: LCCOMB_X37_Y17_N2
\EXE|IEEE_ADD|swap2_uu|exit2[15]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|swap2_uu|exit2[15]~7_combout\ = (\EXE|IEEE_ADD|swap2_uu|should_swap~0_combout\ & (\EXE|IEEE_ADD|swap_uu|exit1[15]~8_combout\)) # (!\EXE|IEEE_ADD|swap2_uu|should_swap~0_combout\ & 
-- ((\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~99_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|swap_uu|exit1[15]~8_combout\,
	datac => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~99_combout\,
	datad => \EXE|IEEE_ADD|swap2_uu|should_swap~0_combout\,
	combout => \EXE|IEEE_ADD|swap2_uu|exit2[15]~7_combout\);

-- Location: LCCOMB_X37_Y17_N0
\EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:15:xor_gatej|C~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:15:xor_gatej|C~0_combout\ = \EXE|IEEE_ADD|swap2_uu|exit1[15]~17_combout\ $ (\EXE|IEEE_ADD|adder_uu|Array_Of_FAs:14:full_adderi|or1|C~0_combout\ $ (\EXE|IEEE_ADD|adder_uu|Array_Of_FAs:24:full_adderi|and2|C~combout\ $ 
-- (\EXE|IEEE_ADD|swap2_uu|exit2[15]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|swap2_uu|exit1[15]~17_combout\,
	datab => \EXE|IEEE_ADD|adder_uu|Array_Of_FAs:14:full_adderi|or1|C~0_combout\,
	datac => \EXE|IEEE_ADD|adder_uu|Array_Of_FAs:24:full_adderi|and2|C~combout\,
	datad => \EXE|IEEE_ADD|swap2_uu|exit2[15]~7_combout\,
	combout => \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:15:xor_gatej|C~0_combout\);

-- Location: LCCOMB_X37_Y17_N24
\EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~17_combout\ = (\EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:16:xor_gatej|C~0_combout\ & (\EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:17:xor_gatej|C~0_combout\ $ 
-- (((\EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:15:xor_gatej|C~0_combout\ & \EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:14:full_adderi|and2|C~combout\))))) # (!\EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:16:xor_gatej|C~0_combout\ & 
-- ((\EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:17:xor_gatej|C~0_combout\) # (\EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:15:xor_gatej|C~0_combout\ $ (\EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:14:full_adderi|and2|C~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111110010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:16:xor_gatej|C~0_combout\,
	datab => \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:15:xor_gatej|C~0_combout\,
	datac => \EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:14:full_adderi|and2|C~combout\,
	datad => \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:17:xor_gatej|C~0_combout\,
	combout => \EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~17_combout\);

-- Location: LCCOMB_X35_Y18_N14
\EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~15_combout\ = (\EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:20:xor_gatej|C~0_combout\ & (\EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:21:xor_gatej|C~0_combout\ $ 
-- (((\EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:19:xor_gatej|C~0_combout\ & \EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:18:full_adderi|and2|C~combout\))))) # (!\EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:20:xor_gatej|C~0_combout\ & 
-- ((\EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:21:xor_gatej|C~0_combout\) # (\EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:19:xor_gatej|C~0_combout\ $ (\EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:18:full_adderi|and2|C~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101110111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:21:xor_gatej|C~0_combout\,
	datab => \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:20:xor_gatej|C~0_combout\,
	datac => \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:19:xor_gatej|C~0_combout\,
	datad => \EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:18:full_adderi|and2|C~combout\,
	combout => \EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~15_combout\);

-- Location: LCCOMB_X35_Y18_N0
\EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~16_combout\ = (!\EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:24:full_adderi|xor1|C~combout\ & ((\EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:23:full_adderi|xor1|C~combout\) # 
-- ((\EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~15_combout\ & !\EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:22:full_adderi|xor1|C~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:24:full_adderi|xor1|C~combout\,
	datab => \EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~15_combout\,
	datac => \EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:22:full_adderi|xor1|C~combout\,
	datad => \EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:23:full_adderi|xor1|C~combout\,
	combout => \EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~16_combout\);

-- Location: LCCOMB_X36_Y19_N26
\EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~19_combout\ = (\EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~5_combout\ & ((\EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~18_combout\ & ((\EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~16_combout\))) # 
-- (!\EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~18_combout\ & (\EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~18_combout\,
	datab => \EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~5_combout\,
	datac => \EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~17_combout\,
	datad => \EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~16_combout\,
	combout => \EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~19_combout\);

-- Location: LCCOMB_X36_Y17_N4
\EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:13:full_adderi|xor1|C\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:13:full_adderi|xor1|C~combout\ = \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:13:xor_gatej|C~0_combout\ $ (((\EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:12:xor_gatej|C~0_combout\ & 
-- (\EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:10:full_adderi|and2|C~combout\ & \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:11:xor_gatej|C~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:12:xor_gatej|C~0_combout\,
	datab => \EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:10:full_adderi|and2|C~combout\,
	datac => \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:11:xor_gatej|C~0_combout\,
	datad => \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:13:xor_gatej|C~0_combout\,
	combout => \EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:13:full_adderi|xor1|C~combout\);

-- Location: LCCOMB_X36_Y17_N10
\EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~13_combout\ = (\EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:12:xor_gatej|C~0_combout\ & (\EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:13:xor_gatej|C~0_combout\ $ 
-- (((\EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:10:full_adderi|and2|C~combout\ & \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:11:xor_gatej|C~0_combout\))))) # (!\EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:12:xor_gatej|C~0_combout\ & 
-- ((\EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:13:xor_gatej|C~0_combout\) # (\EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:10:full_adderi|and2|C~combout\ $ (\EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:11:xor_gatej|C~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111110010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:12:xor_gatej|C~0_combout\,
	datab => \EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:10:full_adderi|and2|C~combout\,
	datac => \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:11:xor_gatej|C~0_combout\,
	datad => \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:13:xor_gatej|C~0_combout\,
	combout => \EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~13_combout\);

-- Location: LCCOMB_X36_Y17_N6
\EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~14_combout\ = (!\EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~5_combout\ & (\EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~13_combout\ & ((\EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~6_combout\) # 
-- (\EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:13:full_adderi|xor1|C~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~5_combout\,
	datab => \EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~6_combout\,
	datac => \EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:13:full_adderi|xor1|C~combout\,
	datad => \EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~13_combout\,
	combout => \EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~14_combout\);

-- Location: LCCOMB_X37_Y19_N4
\EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~20_combout\ = (\EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:8:xor_gatej|C~2_combout\ & (\EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:7:full_adderi|and2|C~0_combout\ $ 
-- ((\EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:9:xor_gatej|C~2_combout\)))) # (!\EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:8:xor_gatej|C~2_combout\ & (((\EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:9:xor_gatej|C~2_combout\) # 
-- (\EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110101111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:8:xor_gatej|C~2_combout\,
	datab => \EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:7:full_adderi|and2|C~0_combout\,
	datac => \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:9:xor_gatej|C~2_combout\,
	datad => \EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~8_combout\,
	combout => \EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~20_combout\);

-- Location: LCCOMB_X36_Y19_N12
\EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~21_combout\ = (\EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~19_combout\) # ((\EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~14_combout\) # ((!\EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~7_combout\ & 
-- \EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~7_combout\,
	datab => \EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~19_combout\,
	datac => \EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~14_combout\,
	datad => \EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~20_combout\,
	combout => \EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~21_combout\);

-- Location: LCCOMB_X36_Y19_N6
\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[0]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[0]~5_combout\ = (\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[0]~2_combout\) # ((\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[0]~4_combout\) # ((\EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~10_combout\ & 
-- \EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[0]~2_combout\,
	datab => \EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[0]~4_combout\,
	datac => \EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~10_combout\,
	datad => \EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~21_combout\,
	combout => \EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[0]~5_combout\);

-- Location: LCCOMB_X33_Y18_N6
\EXE|IEEE_ADD|NandR_uu|Add0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|NandR_uu|Add0~2_combout\ = \EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[2]~16_combout\ $ (((\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[0]~5_combout\ & \EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[1]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[0]~5_combout\,
	datac => \EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[1]~10_combout\,
	datad => \EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[2]~16_combout\,
	combout => \EXE|IEEE_ADD|NandR_uu|Add0~2_combout\);

-- Location: LCCOMB_X33_Y17_N28
\DF3|q~77\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q~77_combout\ = (\DF3|q[51]~70_combout\ & (\DF3|q~76_combout\)) # (!\DF3|q[51]~70_combout\ & (((!\EXE|IEEE_ADD|NandR_uu|Add0~2_combout\ & \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF3|q~76_combout\,
	datab => \EXE|IEEE_ADD|NandR_uu|Add0~2_combout\,
	datac => \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~24_combout\,
	datad => \DF3|q[51]~70_combout\,
	combout => \DF3|q~77_combout\);

-- Location: LCCOMB_X33_Y17_N26
\DF3|q~78\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q~78_combout\ = (\DF3|q~77_combout\ & !\DF3|q[51]~71_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DF3|q~77_combout\,
	datac => \DF3|q[51]~71_combout\,
	combout => \DF3|q~78_combout\);

-- Location: LCFF_X33_Y17_N27
\DF3|q[48]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF3|q~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF3|q\(48));

-- Location: LCCOMB_X37_Y12_N22
\DF3|q~216\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q~216_combout\ = (!\nreset~combout\ & ((\EXE|WriteDataE[8]~48_combout\) # ((\DF3|q\(48) & \HU|ForwardBE\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|WriteDataE[8]~48_combout\,
	datab => \DF3|q\(48),
	datac => \nreset~combout\,
	datad => \HU|ForwardBE\(1),
	combout => \DF3|q~216_combout\);

-- Location: LCFF_X37_Y12_N23
\DF3|q[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF3|q~216_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF3|q\(16));

-- Location: LCCOMB_X26_Y12_N26
\DF4|q~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF4|q~15_combout\ = (!\nreset~combout\ & \MEM|data_memory|auto_generated|q_a\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nreset~combout\,
	datac => \MEM|data_memory|auto_generated|q_a\(7),
	combout => \DF4|q~15_combout\);

-- Location: LCFF_X26_Y12_N27
\DF4|q[46]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF4|q~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF4|q\(46));

-- Location: LCCOMB_X26_Y12_N22
\ResultW[7]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ResultW[7]~7_combout\ = (\DF4|q\(5) & ((\DF4|q\(46)))) # (!\DF4|q\(5) & (\DF4|q\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF4|q\(14),
	datab => \DF4|q\(46),
	datad => \DF4|q\(5),
	combout => \ResultW[7]~7_combout\);

-- Location: LCCOMB_X35_Y15_N10
\EXE|WriteDataE[7]~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|WriteDataE[7]~50_combout\ = (!\HU|ForwardBE\(1) & ((\EXE|Equal2~1_combout\ & (\ResultW[7]~7_combout\)) # (!\EXE|Equal2~1_combout\ & ((\DF2|q[62]~_Duplicate_2_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HU|ForwardBE\(1),
	datab => \EXE|Equal2~1_combout\,
	datac => \ResultW[7]~7_combout\,
	datad => \DF2|q[62]~_Duplicate_2_regout\,
	combout => \EXE|WriteDataE[7]~50_combout\);

-- Location: LCCOMB_X35_Y15_N30
\DF3|q~215\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q~215_combout\ = (!\nreset~combout\ & ((\EXE|WriteDataE[7]~50_combout\) # ((\HU|ForwardBE\(1) & \DF3|q\(47)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HU|ForwardBE\(1),
	datab => \nreset~combout\,
	datac => \DF3|q\(47),
	datad => \EXE|WriteDataE[7]~50_combout\,
	combout => \DF3|q~215_combout\);

-- Location: LCFF_X35_Y15_N31
\DF3|q[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF3|q~215_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF3|q\(15));

-- Location: LCCOMB_X37_Y12_N16
\DF4|q~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF4|q~3_combout\ = (!\nreset~combout\ & \MEM|data_memory|auto_generated|q_a\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nreset~combout\,
	datac => \MEM|data_memory|auto_generated|q_a\(1),
	combout => \DF4|q~3_combout\);

-- Location: LCFF_X37_Y12_N17
\DF4|q[40]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF4|q~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF4|q\(40));

-- Location: LCCOMB_X23_Y12_N28
\ID|register_array~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|register_array~35_combout\ = (\nreset~combout\) # ((\DF4|q\(5) & ((\DF4|q\(40)))) # (!\DF4|q\(5) & (\DF4|q\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF4|q\(8),
	datab => \DF4|q\(40),
	datac => \DF4|q\(5),
	datad => \nreset~combout\,
	combout => \ID|register_array~35_combout\);

-- Location: LCFF_X21_Y8_N21
\ID|register_array[14][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~35_combout\,
	sload => VCC,
	ena => \ID|register_array[14][24]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[14][1]~regout\);

-- Location: LCCOMB_X21_Y8_N20
\ID|Mux62~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux62~18_combout\ = (\ID|Mux62~17_combout\ & ((\ID|register_array[15][1]~regout\) # ((!\DF1|q\(27))))) # (!\ID|Mux62~17_combout\ & (((\ID|register_array[14][1]~regout\ & \DF1|q\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[15][1]~regout\,
	datab => \ID|Mux62~17_combout\,
	datac => \ID|register_array[14][1]~regout\,
	datad => \DF1|q\(27),
	combout => \ID|Mux62~18_combout\);

-- Location: LCFF_X23_Y8_N23
\ID|register_array[7][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~35_combout\,
	sload => VCC,
	ena => \ID|register_array[7][16]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[7][1]~regout\);

-- Location: LCFF_X23_Y8_N21
\ID|register_array[6][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~35_combout\,
	sload => VCC,
	ena => \ID|register_array[6][5]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[6][1]~regout\);

-- Location: LCCOMB_X23_Y8_N20
\ID|Mux62~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux62~11_combout\ = (\ID|Mux62~10_combout\ & ((\ID|register_array[7][1]~regout\) # ((!\DF1|q\(27))))) # (!\ID|Mux62~10_combout\ & (((\ID|register_array[6][1]~regout\ & \DF1|q\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux62~10_combout\,
	datab => \ID|register_array[7][1]~regout\,
	datac => \ID|register_array[6][1]~regout\,
	datad => \DF1|q\(27),
	combout => \ID|Mux62~11_combout\);

-- Location: LCFF_X19_Y10_N15
\ID|register_array[8][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~34_combout\,
	sload => VCC,
	ena => \ID|register_array[8][16]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[8][1]~regout\);

-- Location: LCFF_X19_Y10_N5
\ID|register_array[10][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~35_combout\,
	sload => VCC,
	ena => \ID|register_array[10][10]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[10][1]~regout\);

-- Location: LCCOMB_X19_Y10_N4
\ID|Mux62~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux62~12_combout\ = (\DF1|q\(27) & (((\ID|register_array[10][1]~regout\) # (\DF1|q\(26))))) # (!\DF1|q\(27) & (\ID|register_array[8][1]~regout\ & ((!\DF1|q\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(27),
	datab => \ID|register_array[8][1]~regout\,
	datac => \ID|register_array[10][1]~regout\,
	datad => \DF1|q\(26),
	combout => \ID|Mux62~12_combout\);

-- Location: LCCOMB_X20_Y10_N30
\ID|Mux62~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux62~13_combout\ = (\DF1|q\(26) & ((\ID|Mux62~12_combout\ & (\ID|register_array[11][1]~regout\)) # (!\ID|Mux62~12_combout\ & ((\ID|register_array[9][1]~regout\))))) # (!\DF1|q\(26) & (\ID|Mux62~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(26),
	datab => \ID|Mux62~12_combout\,
	datac => \ID|register_array[11][1]~regout\,
	datad => \ID|register_array[9][1]~regout\,
	combout => \ID|Mux62~13_combout\);

-- Location: LCCOMB_X19_Y11_N0
\ID|Mux62~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux62~16_combout\ = (\DF1|q\(29) & (((\ID|Mux62~13_combout\) # (\DF1|q\(28))))) # (!\DF1|q\(29) & (\ID|Mux62~15_combout\ & ((!\DF1|q\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux62~15_combout\,
	datab => \DF1|q\(29),
	datac => \ID|Mux62~13_combout\,
	datad => \DF1|q\(28),
	combout => \ID|Mux62~16_combout\);

-- Location: LCCOMB_X19_Y11_N2
\ID|Mux62~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux62~19_combout\ = (\DF1|q\(28) & ((\ID|Mux62~16_combout\ & (\ID|Mux62~18_combout\)) # (!\ID|Mux62~16_combout\ & ((\ID|Mux62~11_combout\))))) # (!\DF1|q\(28) & (((\ID|Mux62~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(28),
	datab => \ID|Mux62~18_combout\,
	datac => \ID|Mux62~11_combout\,
	datad => \ID|Mux62~16_combout\,
	combout => \ID|Mux62~19_combout\);

-- Location: LCCOMB_X19_Y11_N10
\DF2|q~197\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF2|q~197_combout\ = (!\HU|StallF~14_combout\ & ((\DF1|q\(30) & (\ID|Mux62~9_combout\)) # (!\DF1|q\(30) & ((\ID|Mux62~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux62~9_combout\,
	datab => \ID|Mux62~19_combout\,
	datac => \HU|StallF~14_combout\,
	datad => \DF1|q\(30),
	combout => \DF2|q~197_combout\);

-- Location: LCFF_X32_Y15_N5
\DF2|q[56]~_Duplicate_2\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \DF2|q~197_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF2|q[56]~_Duplicate_2_regout\);

-- Location: LCCOMB_X23_Y12_N30
\EXE|WriteDataE[1]~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|WriteDataE[1]~62_combout\ = (!\HU|ForwardBE\(1) & ((\EXE|Equal2~1_combout\ & (\ResultW[1]~1_combout\)) # (!\EXE|Equal2~1_combout\ & ((\DF2|q[56]~_Duplicate_2_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ResultW[1]~1_combout\,
	datab => \HU|ForwardBE\(1),
	datac => \DF2|q[56]~_Duplicate_2_regout\,
	datad => \EXE|Equal2~1_combout\,
	combout => \EXE|WriteDataE[1]~62_combout\);

-- Location: LCCOMB_X35_Y14_N4
\DF3|q~209\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q~209_combout\ = (!\nreset~combout\ & ((\EXE|WriteDataE[1]~62_combout\) # ((\DF3|q\(41) & \HU|ForwardBE\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF3|q\(41),
	datab => \HU|ForwardBE\(1),
	datac => \EXE|WriteDataE[1]~62_combout\,
	datad => \nreset~combout\,
	combout => \DF3|q~209_combout\);

-- Location: LCFF_X35_Y14_N5
\DF3|q[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF3|q~209_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF3|q\(9));

-- Location: LCCOMB_X18_Y13_N18
\DF4|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF4|q~0_combout\ = (!\nreset~combout\ & \MEM|data_memory|auto_generated|q_a\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nreset~combout\,
	datad => \MEM|data_memory|auto_generated|q_a\(0),
	combout => \DF4|q~0_combout\);

-- Location: LCFF_X18_Y13_N19
\DF4|q[39]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF4|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF4|q\(39));

-- Location: LCCOMB_X18_Y13_N16
\ID|register_array~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|register_array~0_combout\ = (\nreset~combout\) # ((\DF4|q\(5) & ((\DF4|q\(39)))) # (!\DF4|q\(5) & (\DF4|q\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF4|q\(7),
	datab => \DF4|q\(39),
	datac => \nreset~combout\,
	datad => \DF4|q\(5),
	combout => \ID|register_array~0_combout\);

-- Location: LCFF_X21_Y8_N19
\ID|register_array[15][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~0_combout\,
	sload => VCC,
	ena => \ID|register_array[15][11]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[15][0]~regout\);

-- Location: LCFF_X21_Y8_N17
\ID|register_array[14][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~5_combout\,
	sload => VCC,
	ena => \ID|register_array[14][24]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[14][0]~regout\);

-- Location: LCFF_X20_Y8_N19
\ID|register_array[12][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~5_combout\,
	sload => VCC,
	ena => \ID|register_array[12][10]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[12][0]~regout\);

-- Location: LCCOMB_X20_Y8_N18
\ID|Mux31~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux31~17_combout\ = (\DF1|q\(32) & (\DF1|q\(31))) # (!\DF1|q\(32) & ((\DF1|q\(31) & ((\ID|register_array[13][0]~regout\))) # (!\DF1|q\(31) & (\ID|register_array[12][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(32),
	datab => \DF1|q\(31),
	datac => \ID|register_array[12][0]~regout\,
	datad => \ID|register_array[13][0]~regout\,
	combout => \ID|Mux31~17_combout\);

-- Location: LCCOMB_X21_Y8_N16
\ID|Mux31~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux31~18_combout\ = (\DF1|q\(32) & ((\ID|Mux31~17_combout\ & (\ID|register_array[15][0]~regout\)) # (!\ID|Mux31~17_combout\ & ((\ID|register_array[14][0]~regout\))))) # (!\DF1|q\(32) & (((\ID|Mux31~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(32),
	datab => \ID|register_array[15][0]~regout\,
	datac => \ID|register_array[14][0]~regout\,
	datad => \ID|Mux31~17_combout\,
	combout => \ID|Mux31~18_combout\);

-- Location: LCCOMB_X21_Y11_N0
\ID|Mux31~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux31~14_combout\ = (\DF1|q\(31) & ((\DF1|q\(32) & ((\ID|register_array[3][0]~regout\))) # (!\DF1|q\(32) & (\ID|register_array[1][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(31),
	datab => \DF1|q\(32),
	datac => \ID|register_array[1][0]~regout\,
	datad => \ID|register_array[3][0]~regout\,
	combout => \ID|Mux31~14_combout\);

-- Location: LCCOMB_X21_Y11_N18
\ID|Mux31~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux31~15_combout\ = (\ID|Mux31~14_combout\) # ((!\DF1|q\(31) & (\DF1|q\(32) & \ID|register_array[2][0]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(31),
	datab => \DF1|q\(32),
	datac => \ID|register_array[2][0]~regout\,
	datad => \ID|Mux31~14_combout\,
	combout => \ID|Mux31~15_combout\);

-- Location: LCCOMB_X21_Y11_N28
\ID|Mux31~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux31~16_combout\ = (\DF1|q\(33) & ((\ID|Mux31~13_combout\) # ((\DF1|q\(34))))) # (!\DF1|q\(33) & (((\ID|Mux31~15_combout\ & !\DF1|q\(34)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux31~13_combout\,
	datab => \ID|Mux31~15_combout\,
	datac => \DF1|q\(33),
	datad => \DF1|q\(34),
	combout => \ID|Mux31~16_combout\);

-- Location: LCCOMB_X21_Y11_N6
\ID|Mux31~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux31~19_combout\ = (\ID|Mux31~16_combout\ & (((\ID|Mux31~18_combout\) # (!\DF1|q\(34))))) # (!\ID|Mux31~16_combout\ & (\ID|Mux31~11_combout\ & ((\DF1|q\(34)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux31~11_combout\,
	datab => \ID|Mux31~18_combout\,
	datac => \ID|Mux31~16_combout\,
	datad => \DF1|q\(34),
	combout => \ID|Mux31~19_combout\);

-- Location: LCCOMB_X15_Y15_N8
\ID|Mux31~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux31~4_combout\ = (\DF1|q\(34) & ((\ID|register_array[24][0]~regout\) # ((\DF1|q\(33))))) # (!\DF1|q\(34) & (((\ID|register_array[16][0]~regout\ & !\DF1|q\(33)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(34),
	datab => \ID|register_array[24][0]~regout\,
	datac => \ID|register_array[16][0]~regout\,
	datad => \DF1|q\(33),
	combout => \ID|Mux31~4_combout\);

-- Location: LCFF_X19_Y16_N9
\ID|register_array[20][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~5_combout\,
	sload => VCC,
	ena => \ID|register_array[20][26]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[20][0]~regout\);

-- Location: LCCOMB_X19_Y16_N8
\ID|Mux31~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux31~5_combout\ = (\ID|Mux31~4_combout\ & ((\ID|register_array[28][0]~regout\) # ((!\DF1|q\(33))))) # (!\ID|Mux31~4_combout\ & (((\ID|register_array[20][0]~regout\ & \DF1|q\(33)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[28][0]~regout\,
	datab => \ID|Mux31~4_combout\,
	datac => \ID|register_array[20][0]~regout\,
	datad => \DF1|q\(33),
	combout => \ID|Mux31~5_combout\);

-- Location: LCCOMB_X21_Y10_N8
\ID|Mux31~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux31~6_combout\ = (\DF1|q\(32) & ((\ID|Mux31~3_combout\) # ((\DF1|q\(31))))) # (!\DF1|q\(32) & (((\ID|Mux31~5_combout\ & !\DF1|q\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux31~3_combout\,
	datab => \DF1|q\(32),
	datac => \ID|Mux31~5_combout\,
	datad => \DF1|q\(31),
	combout => \ID|Mux31~6_combout\);

-- Location: LCFF_X18_Y13_N17
\ID|register_array[25][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \ID|register_array~0_combout\,
	ena => \ID|register_array[25][6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[25][0]~regout\);

-- Location: LCFF_X19_Y15_N27
\ID|register_array[29][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~0_combout\,
	sload => VCC,
	ena => \ID|register_array[29][19]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[29][0]~regout\);

-- Location: LCFF_X18_Y15_N17
\ID|register_array[17][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~0_combout\,
	sload => VCC,
	ena => \ID|register_array[17][18]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[17][0]~regout\);

-- Location: LCFF_X19_Y15_N25
\ID|register_array[21][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~0_combout\,
	sload => VCC,
	ena => \ID|register_array[21][27]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[21][0]~regout\);

-- Location: LCCOMB_X18_Y15_N16
\ID|Mux31~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux31~0_combout\ = (\DF1|q\(34) & (\DF1|q\(33))) # (!\DF1|q\(34) & ((\DF1|q\(33) & ((\ID|register_array[21][0]~regout\))) # (!\DF1|q\(33) & (\ID|register_array[17][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(34),
	datab => \DF1|q\(33),
	datac => \ID|register_array[17][0]~regout\,
	datad => \ID|register_array[21][0]~regout\,
	combout => \ID|Mux31~0_combout\);

-- Location: LCCOMB_X19_Y15_N26
\ID|Mux31~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux31~1_combout\ = (\DF1|q\(34) & ((\ID|Mux31~0_combout\ & ((\ID|register_array[29][0]~regout\))) # (!\ID|Mux31~0_combout\ & (\ID|register_array[25][0]~regout\)))) # (!\DF1|q\(34) & (((\ID|Mux31~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(34),
	datab => \ID|register_array[25][0]~regout\,
	datac => \ID|register_array[29][0]~regout\,
	datad => \ID|Mux31~0_combout\,
	combout => \ID|Mux31~1_combout\);

-- Location: LCCOMB_X21_Y10_N2
\ID|Mux31~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux31~9_combout\ = (\ID|Mux31~6_combout\ & ((\ID|Mux31~8_combout\) # ((!\DF1|q\(31))))) # (!\ID|Mux31~6_combout\ & (((\ID|Mux31~1_combout\ & \DF1|q\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux31~8_combout\,
	datab => \ID|Mux31~6_combout\,
	datac => \ID|Mux31~1_combout\,
	datad => \DF1|q\(31),
	combout => \ID|Mux31~9_combout\);

-- Location: LCCOMB_X23_Y15_N20
\DF2|q~165\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF2|q~165_combout\ = (!\HU|StallF~14_combout\ & ((\DF1|q\(35) & ((\ID|Mux31~9_combout\))) # (!\DF1|q\(35) & (\ID|Mux31~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(35),
	datab => \ID|Mux31~19_combout\,
	datac => \ID|Mux31~9_combout\,
	datad => \HU|StallF~14_combout\,
	combout => \DF2|q~165_combout\);

-- Location: LCCOMB_X33_Y17_N0
\DF3|q~65\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q~65_combout\ = (\DF3|q[46]~33_combout\ & (((\EXE|IEEE_MUL|Mult0|auto_generated|op_1~26_combout\) # (!\EXE|Equal0~0_combout\)))) # (!\DF3|q[46]~33_combout\ & (\EXE|IEEE_MUL|Mult0|auto_generated|op_1~24_combout\ & ((\EXE|Equal0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_MUL|Mult0|auto_generated|op_1~24_combout\,
	datab => \EXE|IEEE_MUL|Mult0|auto_generated|op_1~26_combout\,
	datac => \DF3|q[46]~33_combout\,
	datad => \EXE|Equal0~0_combout\,
	combout => \DF3|q~65_combout\);

-- Location: LCCOMB_X33_Y17_N2
\DF3|q~66\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q~66_combout\ = (\DF3|q~65_combout\ & ((\EXE|Add1~14_combout\) # ((\EXE|Equal0~0_combout\)))) # (!\DF3|q~65_combout\ & (((\EXE|Add0~14_combout\ & !\EXE|Equal0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Add1~14_combout\,
	datab => \DF3|q~65_combout\,
	datac => \EXE|Add0~14_combout\,
	datad => \EXE|Equal0~0_combout\,
	combout => \DF3|q~66_combout\);

-- Location: LCCOMB_X34_Y20_N20
\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~48_combout\ = (\EXE|IEEE_ADD|NandR_uu|Add0~2_combout\ & ((\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~35_combout\))) # (!\EXE|IEEE_ADD|NandR_uu|Add0~2_combout\ & (\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~47_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~47_combout\,
	datab => \EXE|IEEE_ADD|NandR_uu|Add0~2_combout\,
	datad => \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~35_combout\,
	combout => \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~48_combout\);

-- Location: LCCOMB_X33_Y15_N4
\DF3|q~67\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q~67_combout\ = (\DF3|q[46]~37_combout\ & ((\EXE|Ainput[7]~49_combout\) # ((\DF3|q[63]~9_combout\) # (!\DF3|q[46]~36_combout\)))) # (!\DF3|q[46]~37_combout\ & (\EXE|Ainput[7]~49_combout\ & (\DF3|q[46]~36_combout\ & \DF3|q[63]~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF3|q[46]~37_combout\,
	datab => \EXE|Ainput[7]~49_combout\,
	datac => \DF3|q[46]~36_combout\,
	datad => \DF3|q[63]~9_combout\,
	combout => \DF3|q~67_combout\);

-- Location: LCCOMB_X34_Y19_N4
\DF3|q~68\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q~68_combout\ = (\DF3|q[46]~36_combout\ & (((\DF3|q~67_combout\)))) # (!\DF3|q[46]~36_combout\ & ((\DF3|q~67_combout\ & ((\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~48_combout\))) # (!\DF3|q~67_combout\ & (\DF3|q~66_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF3|q[46]~36_combout\,
	datab => \DF3|q~66_combout\,
	datac => \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~48_combout\,
	datad => \DF3|q~67_combout\,
	combout => \DF3|q~68_combout\);

-- Location: LCCOMB_X34_Y20_N4
\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~87\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~87_combout\ = (!\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~46_combout\ & ((\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[0]~5_combout\ & (\EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:1:full_adderi|xor1|C~0_combout\)) # 
-- (!\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[0]~5_combout\ & ((\EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:0:full_adderi|xor1|C~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:1:full_adderi|xor1|C~0_combout\,
	datab => \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~46_combout\,
	datac => \EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:0:full_adderi|xor1|C~2_combout\,
	datad => \EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[0]~5_combout\,
	combout => \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~87_combout\);

-- Location: LCCOMB_X34_Y19_N10
\DF3|q~72\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q~72_combout\ = (!\DF3|q[51]~71_combout\ & ((\DF3|q[51]~70_combout\ & (\DF3|q~68_combout\)) # (!\DF3|q[51]~70_combout\ & ((\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~87_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF3|q[51]~70_combout\,
	datab => \DF3|q~68_combout\,
	datac => \DF3|q[51]~71_combout\,
	datad => \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~87_combout\,
	combout => \DF3|q~72_combout\);

-- Location: LCFF_X34_Y19_N11
\DF3|q[47]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF3|q~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF3|q\(47));

-- Location: LCCOMB_X29_Y12_N24
\DF4|q~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF4|q~13_combout\ = (!\nreset~combout\ & \MEM|data_memory|auto_generated|q_a\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nreset~combout\,
	datad => \MEM|data_memory|auto_generated|q_a\(6),
	combout => \DF4|q~13_combout\);

-- Location: LCFF_X29_Y12_N25
\DF4|q[45]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF4|q~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF4|q\(45));

-- Location: LCCOMB_X29_Y12_N12
\ResultW[6]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ResultW[6]~6_combout\ = (\DF4|q\(5) & (\DF4|q\(45))) # (!\DF4|q\(5) & ((\DF4|q\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DF4|q\(45),
	datac => \DF4|q\(5),
	datad => \DF4|q\(13),
	combout => \ResultW[6]~6_combout\);

-- Location: LCCOMB_X35_Y15_N4
\EXE|Ainput[6]~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Ainput[6]~50_combout\ = (!\HU|ForwardAE\(1) & ((\EXE|Equal4~1_combout\ & (\ResultW[6]~6_combout\)) # (!\EXE|Equal4~1_combout\ & ((\DF2|q[93]~_Duplicate_2_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HU|ForwardAE\(1),
	datab => \ResultW[6]~6_combout\,
	datac => \EXE|Equal4~1_combout\,
	datad => \DF2|q[93]~_Duplicate_2_regout\,
	combout => \EXE|Ainput[6]~50_combout\);

-- Location: LCCOMB_X34_Y15_N8
\EXE|Ainput[6]~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Ainput[6]~51_combout\ = (\EXE|Ainput[6]~50_combout\) # ((\DF3|q\(46) & \HU|ForwardAE\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF3|q\(46),
	datac => \HU|ForwardAE\(1),
	datad => \EXE|Ainput[6]~50_combout\,
	combout => \EXE|Ainput[6]~51_combout\);

-- Location: LCCOMB_X33_Y15_N2
\DF3|q~63\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q~63_combout\ = (\DF3|q[46]~37_combout\ & ((\EXE|Binput[6]~17_combout\) # ((\EXE|Ainput[6]~51_combout\) # (!\DF3|q[46]~36_combout\)))) # (!\DF3|q[46]~37_combout\ & (\EXE|Binput[6]~17_combout\ & (\DF3|q[46]~36_combout\ & \EXE|Ainput[6]~51_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF3|q[46]~37_combout\,
	datab => \EXE|Binput[6]~17_combout\,
	datac => \DF3|q[46]~36_combout\,
	datad => \EXE|Ainput[6]~51_combout\,
	combout => \DF3|q~63_combout\);

-- Location: LCCOMB_X33_Y16_N20
\DF3|q~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q~61_combout\ = (\DF3|q[46]~33_combout\ & (((!\EXE|Equal0~0_combout\)))) # (!\DF3|q[46]~33_combout\ & ((\EXE|Equal0~0_combout\ & ((\EXE|IEEE_MUL|Mult0|auto_generated|op_1~22_combout\))) # (!\EXE|Equal0~0_combout\ & (\EXE|Add0~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF3|q[46]~33_combout\,
	datab => \EXE|Add0~12_combout\,
	datac => \EXE|Equal0~0_combout\,
	datad => \EXE|IEEE_MUL|Mult0|auto_generated|op_1~22_combout\,
	combout => \DF3|q~61_combout\);

-- Location: LCCOMB_X33_Y17_N4
\DF3|q~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q~62_combout\ = (\DF3|q[46]~33_combout\ & ((\DF3|q~61_combout\ & ((\EXE|Add1~12_combout\))) # (!\DF3|q~61_combout\ & (\EXE|IEEE_MUL|Mult0|auto_generated|op_1~24_combout\)))) # (!\DF3|q[46]~33_combout\ & (((\DF3|q~61_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_MUL|Mult0|auto_generated|op_1~24_combout\,
	datab => \EXE|Add1~12_combout\,
	datac => \DF3|q[46]~33_combout\,
	datad => \DF3|q~61_combout\,
	combout => \DF3|q~62_combout\);

-- Location: LCCOMB_X33_Y17_N22
\DF3|q~64\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q~64_combout\ = (\DF3|q~63_combout\ & ((\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~45_combout\) # ((\DF3|q[46]~36_combout\)))) # (!\DF3|q~63_combout\ & (((\DF3|q~62_combout\ & !\DF3|q[46]~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~45_combout\,
	datab => \DF3|q~63_combout\,
	datac => \DF3|q~62_combout\,
	datad => \DF3|q[46]~36_combout\,
	combout => \DF3|q~64_combout\);

-- Location: LCCOMB_X33_Y17_N16
\DF3|q~245\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q~245_combout\ = (\EXE|ALU_ResultE[14]~0_combout\ & (\DF3|q~64_combout\ & (!\nreset~combout\ & !\DF3|q[46]~42_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|ALU_ResultE[14]~0_combout\,
	datab => \DF3|q~64_combout\,
	datac => \nreset~combout\,
	datad => \DF3|q[46]~42_combout\,
	combout => \DF3|q~245_combout\);

-- Location: LCFF_X33_Y17_N17
\DF3|q[46]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF3|q~245_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF3|q\(46));

-- Location: LCCOMB_X30_Y12_N28
\DF4|q~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF4|q~7_combout\ = (\MEM|data_memory|auto_generated|q_a\(3) & !\nreset~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM|data_memory|auto_generated|q_a\(3),
	datad => \nreset~combout\,
	combout => \DF4|q~7_combout\);

-- Location: LCFF_X30_Y12_N29
\DF4|q[42]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF4|q~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF4|q\(42));

-- Location: LCCOMB_X27_Y11_N14
\ResultW[3]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ResultW[3]~3_combout\ = (\DF4|q\(5) & ((\DF4|q\(42)))) # (!\DF4|q\(5) & (\DF4|q\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF4|q\(5),
	datab => \DF4|q\(10),
	datad => \DF4|q\(42),
	combout => \ResultW[3]~3_combout\);

-- Location: LCCOMB_X36_Y14_N18
\EXE|Ainput[3]~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Ainput[3]~56_combout\ = (!\HU|ForwardAE\(1) & ((\EXE|Equal4~1_combout\ & (\ResultW[3]~3_combout\)) # (!\EXE|Equal4~1_combout\ & ((\DF2|q[90]~_Duplicate_2_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HU|ForwardAE\(1),
	datab => \EXE|Equal4~1_combout\,
	datac => \ResultW[3]~3_combout\,
	datad => \DF2|q[90]~_Duplicate_2_regout\,
	combout => \EXE|Ainput[3]~56_combout\);

-- Location: LCCOMB_X36_Y14_N28
\EXE|Ainput[3]~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Ainput[3]~57_combout\ = (\EXE|Ainput[3]~56_combout\) # ((\HU|ForwardAE\(1) & \DF3|q\(43)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HU|ForwardAE\(1),
	datab => \DF3|q\(43),
	datad => \EXE|Ainput[3]~56_combout\,
	combout => \EXE|Ainput[3]~57_combout\);

-- Location: LCCOMB_X36_Y14_N26
\DF3|q~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q~50_combout\ = (\DF3|q~49_combout\ & ((\DF3|q[46]~37_combout\) # ((\DF3|q[46]~36_combout\ & \EXE|Ainput[3]~57_combout\)))) # (!\DF3|q~49_combout\ & (\DF3|q[46]~37_combout\ & ((\EXE|Ainput[3]~57_combout\) # (!\DF3|q[46]~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF3|q~49_combout\,
	datab => \DF3|q[46]~37_combout\,
	datac => \DF3|q[46]~36_combout\,
	datad => \EXE|Ainput[3]~57_combout\,
	combout => \DF3|q~50_combout\);

-- Location: LCCOMB_X34_Y17_N8
\DF3|q~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q~51_combout\ = (\DF3|q[46]~36_combout\ & (((\DF3|q~50_combout\)))) # (!\DF3|q[46]~36_combout\ & ((\DF3|q~50_combout\ & ((\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~36_combout\))) # (!\DF3|q~50_combout\ & (\DF3|q~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF3|q~48_combout\,
	datab => \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~36_combout\,
	datac => \DF3|q[46]~36_combout\,
	datad => \DF3|q~50_combout\,
	combout => \DF3|q~51_combout\);

-- Location: LCCOMB_X34_Y17_N22
\DF3|q~242\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q~242_combout\ = (\EXE|ALU_ResultE[14]~0_combout\ & (\DF3|q~51_combout\ & (!\DF3|q[46]~42_combout\ & !\nreset~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|ALU_ResultE[14]~0_combout\,
	datab => \DF3|q~51_combout\,
	datac => \DF3|q[46]~42_combout\,
	datad => \nreset~combout\,
	combout => \DF3|q~242_combout\);

-- Location: LCFF_X34_Y17_N23
\DF3|q[43]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF3|q~242_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF3|q\(43));

-- Location: LCCOMB_X26_Y12_N6
\DF4|q~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF4|q~51_combout\ = (!\nreset~combout\ & \MEM|data_memory|auto_generated|q_a\(25))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nreset~combout\,
	datac => \MEM|data_memory|auto_generated|q_a\(25),
	combout => \DF4|q~51_combout\);

-- Location: LCFF_X26_Y12_N7
\DF4|q[64]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF4|q~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF4|q\(64));

-- Location: LCCOMB_X24_Y8_N14
\ID|register_array~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|register_array~62_combout\ = (!\nreset~combout\ & ((\DF4|q\(5) & ((\DF4|q\(64)))) # (!\DF4|q\(5) & (\DF4|q\(32)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF4|q\(32),
	datab => \DF4|q\(5),
	datac => \DF4|q\(64),
	datad => \nreset~combout\,
	combout => \ID|register_array~62_combout\);

-- Location: LCFF_X21_Y8_N29
\ID|register_array[15][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~62_combout\,
	sload => VCC,
	ena => \ID|register_array[15][11]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[15][25]~regout\);

-- Location: LCCOMB_X22_Y15_N18
\ID|Mux6~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux6~18_combout\ = (\ID|Mux6~17_combout\ & ((\ID|register_array[15][25]~regout\) # ((!\DF1|q\(32))))) # (!\ID|Mux6~17_combout\ & (((\ID|register_array[14][25]~regout\ & \DF1|q\(32)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux6~17_combout\,
	datab => \ID|register_array[15][25]~regout\,
	datac => \ID|register_array[14][25]~regout\,
	datad => \DF1|q\(32),
	combout => \ID|Mux6~18_combout\);

-- Location: LCFF_X24_Y17_N9
\ID|register_array[1][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~62_combout\,
	sload => VCC,
	ena => \ID|register_array[1][5]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[1][25]~regout\);

-- Location: LCCOMB_X24_Y17_N8
\ID|Mux6~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux6~14_combout\ = (\DF1|q\(31) & ((\DF1|q\(32) & (\ID|register_array[3][25]~regout\)) # (!\DF1|q\(32) & ((\ID|register_array[1][25]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[3][25]~regout\,
	datab => \DF1|q\(31),
	datac => \ID|register_array[1][25]~regout\,
	datad => \DF1|q\(32),
	combout => \ID|Mux6~14_combout\);

-- Location: LCFF_X24_Y17_N27
\ID|register_array[2][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~62_combout\,
	sload => VCC,
	ena => \ID|register_array[2][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[2][25]~regout\);

-- Location: LCCOMB_X24_Y17_N26
\ID|Mux6~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux6~15_combout\ = (\ID|Mux6~14_combout\) # ((\DF1|q\(32) & (\ID|register_array[2][25]~regout\ & !\DF1|q\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(32),
	datab => \ID|Mux6~14_combout\,
	datac => \ID|register_array[2][25]~regout\,
	datad => \DF1|q\(31),
	combout => \ID|Mux6~15_combout\);

-- Location: LCFF_X16_Y10_N19
\ID|register_array[11][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~62_combout\,
	sload => VCC,
	ena => \ID|register_array[11][6]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[11][25]~regout\);

-- Location: LCFF_X16_Y10_N17
\ID|register_array[9][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~62_combout\,
	sload => VCC,
	ena => \ID|register_array[9][9]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[9][25]~regout\);

-- Location: LCCOMB_X16_Y10_N16
\ID|Mux6~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux6~13_combout\ = (\ID|Mux6~12_combout\ & ((\ID|register_array[11][25]~regout\) # ((!\DF1|q\(31))))) # (!\ID|Mux6~12_combout\ & (((\ID|register_array[9][25]~regout\ & \DF1|q\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux6~12_combout\,
	datab => \ID|register_array[11][25]~regout\,
	datac => \ID|register_array[9][25]~regout\,
	datad => \DF1|q\(31),
	combout => \ID|Mux6~13_combout\);

-- Location: LCCOMB_X23_Y15_N24
\ID|Mux6~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux6~16_combout\ = (\DF1|q\(33) & (((\DF1|q\(34))))) # (!\DF1|q\(33) & ((\DF1|q\(34) & ((\ID|Mux6~13_combout\))) # (!\DF1|q\(34) & (\ID|Mux6~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(33),
	datab => \ID|Mux6~15_combout\,
	datac => \DF1|q\(34),
	datad => \ID|Mux6~13_combout\,
	combout => \ID|Mux6~16_combout\);

-- Location: LCCOMB_X23_Y15_N26
\ID|Mux6~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux6~19_combout\ = (\ID|Mux6~16_combout\ & (((\ID|Mux6~18_combout\) # (!\DF1|q\(33))))) # (!\ID|Mux6~16_combout\ & (\ID|Mux6~11_combout\ & ((\DF1|q\(33)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux6~11_combout\,
	datab => \ID|Mux6~18_combout\,
	datac => \ID|Mux6~16_combout\,
	datad => \DF1|q\(33),
	combout => \ID|Mux6~19_combout\);

-- Location: LCFF_X23_Y13_N11
\ID|register_array[29][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~62_combout\,
	sload => VCC,
	ena => \ID|register_array[29][19]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[29][25]~regout\);

-- Location: LCFF_X22_Y15_N17
\ID|register_array[21][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~62_combout\,
	sload => VCC,
	ena => \ID|register_array[21][27]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[21][25]~regout\);

-- Location: LCCOMB_X22_Y15_N16
\ID|Mux6~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux6~1_combout\ = (\ID|Mux6~0_combout\ & ((\ID|register_array[29][25]~regout\) # ((!\DF1|q\(33))))) # (!\ID|Mux6~0_combout\ & (((\ID|register_array[21][25]~regout\ & \DF1|q\(33)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux6~0_combout\,
	datab => \ID|register_array[29][25]~regout\,
	datac => \ID|register_array[21][25]~regout\,
	datad => \DF1|q\(33),
	combout => \ID|Mux6~1_combout\);

-- Location: LCFF_X26_Y14_N23
\ID|register_array[31][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~62_combout\,
	sload => VCC,
	ena => \ID|register_array[31][24]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[31][25]~regout\);

-- Location: LCFF_X23_Y13_N5
\ID|register_array[23][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~62_combout\,
	sload => VCC,
	ena => \ID|register_array[23][5]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[23][25]~regout\);

-- Location: LCFF_X26_Y14_N21
\ID|register_array[27][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~62_combout\,
	sload => VCC,
	ena => \ID|register_array[27][12]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[27][25]~regout\);

-- Location: LCFF_X20_Y14_N9
\ID|register_array[19][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~62_combout\,
	sload => VCC,
	ena => \ID|register_array[19][28]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[19][25]~regout\);

-- Location: LCCOMB_X20_Y14_N8
\ID|Mux6~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux6~7_combout\ = (\DF1|q\(33) & (((\DF1|q\(34))))) # (!\DF1|q\(33) & ((\DF1|q\(34) & (\ID|register_array[27][25]~regout\)) # (!\DF1|q\(34) & ((\ID|register_array[19][25]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(33),
	datab => \ID|register_array[27][25]~regout\,
	datac => \ID|register_array[19][25]~regout\,
	datad => \DF1|q\(34),
	combout => \ID|Mux6~7_combout\);

-- Location: LCCOMB_X23_Y13_N4
\ID|Mux6~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux6~8_combout\ = (\DF1|q\(33) & ((\ID|Mux6~7_combout\ & (\ID|register_array[31][25]~regout\)) # (!\ID|Mux6~7_combout\ & ((\ID|register_array[23][25]~regout\))))) # (!\DF1|q\(33) & (((\ID|Mux6~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(33),
	datab => \ID|register_array[31][25]~regout\,
	datac => \ID|register_array[23][25]~regout\,
	datad => \ID|Mux6~7_combout\,
	combout => \ID|Mux6~8_combout\);

-- Location: LCCOMB_X23_Y15_N6
\ID|Mux6~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux6~9_combout\ = (\ID|Mux6~6_combout\ & (((\ID|Mux6~8_combout\) # (!\DF1|q\(31))))) # (!\ID|Mux6~6_combout\ & (\ID|Mux6~1_combout\ & (\DF1|q\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux6~6_combout\,
	datab => \ID|Mux6~1_combout\,
	datac => \DF1|q\(31),
	datad => \ID|Mux6~8_combout\,
	combout => \ID|Mux6~9_combout\);

-- Location: LCCOMB_X23_Y15_N10
\DF2|q~191\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF2|q~191_combout\ = (!\HU|StallF~14_combout\ & ((\DF1|q\(35) & ((\ID|Mux6~9_combout\))) # (!\DF1|q\(35) & (\ID|Mux6~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HU|StallF~14_combout\,
	datab => \ID|Mux6~19_combout\,
	datac => \DF1|q\(35),
	datad => \ID|Mux6~9_combout\,
	combout => \DF2|q~191_combout\);

-- Location: LCFF_X23_Y15_N11
\DF2|q[112]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF2|q~191_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF2|q\(112));

-- Location: LCCOMB_X37_Y15_N2
\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~163\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~163_combout\ = (!\EXE|IEEE_ADD|exp_sub_uu|size[3]~0_combout\ & ((\EXE|IEEE_ADD|exp_sub_uu|LessThan0~14_combout\ & ((!\EXE|IEEE_ADD|exp_sub_uu|Add1~4_combout\))) # 
-- (!\EXE|IEEE_ADD|exp_sub_uu|LessThan0~14_combout\ & (!\EXE|IEEE_ADD|exp_sub_uu|Add0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000011011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|exp_sub_uu|LessThan0~14_combout\,
	datab => \EXE|IEEE_ADD|exp_sub_uu|Add0~4_combout\,
	datac => \EXE|IEEE_ADD|exp_sub_uu|Add1~4_combout\,
	datad => \EXE|IEEE_ADD|exp_sub_uu|size[3]~0_combout\,
	combout => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~163_combout\);

-- Location: LCCOMB_X38_Y18_N4
\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~141\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~141_combout\ = (\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~163_combout\ & \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~80_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~163_combout\,
	datad => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~80_combout\,
	combout => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~141_combout\);

-- Location: LCCOMB_X38_Y18_N14
\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~142\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~142_combout\ = (\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~140_combout\ & ((\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~141_combout\) # 
-- ((!\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~164_combout\)))) # (!\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~140_combout\ & (((\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~164_combout\ & 
-- \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~107_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~140_combout\,
	datab => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~141_combout\,
	datac => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~164_combout\,
	datad => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~107_combout\,
	combout => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~142_combout\);

-- Location: LCCOMB_X38_Y18_N26
\EXE|IEEE_ADD|swap2_uu|exit1[5]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|swap2_uu|exit1[5]~7_combout\ = (\EXE|IEEE_ADD|swap2_uu|should_swap~0_combout\ & (\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~142_combout\ & ((!\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~133_combout\)))) # 
-- (!\EXE|IEEE_ADD|swap2_uu|should_swap~0_combout\ & (((\EXE|IEEE_ADD|swap_uu|exit1[5]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|swap2_uu|should_swap~0_combout\,
	datab => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~142_combout\,
	datac => \EXE|IEEE_ADD|swap_uu|exit1[5]~18_combout\,
	datad => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~133_combout\,
	combout => \EXE|IEEE_ADD|swap2_uu|exit1[5]~7_combout\);

-- Location: LCCOMB_X38_Y18_N22
\EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:5:xor_gatej|C~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:5:xor_gatej|C~0_combout\ = \EXE|IEEE_ADD|adder_uu|Array_Of_FAs:4:full_adderi|or1|C~0_combout\ $ (\EXE|IEEE_ADD|swap2_uu|exit1[5]~7_combout\ $ (\EXE|IEEE_ADD|adder_uu|Array_Of_FAs:24:full_adderi|and2|C~combout\ $ 
-- (\EXE|IEEE_ADD|swap2_uu|exit2[5]~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|adder_uu|Array_Of_FAs:4:full_adderi|or1|C~0_combout\,
	datab => \EXE|IEEE_ADD|swap2_uu|exit1[5]~7_combout\,
	datac => \EXE|IEEE_ADD|adder_uu|Array_Of_FAs:24:full_adderi|and2|C~combout\,
	datad => \EXE|IEEE_ADD|swap2_uu|exit2[5]~17_combout\,
	combout => \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:5:xor_gatej|C~0_combout\);

-- Location: LCCOMB_X38_Y19_N16
\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~86\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~86_combout\ = (\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[0]~5_combout\ & (\EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:5:xor_gatej|C~0_combout\ $ (((\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[1]~1_combout\))))) # 
-- (!\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[0]~5_combout\ & (((\EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:4:full_adderi|xor1|C~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[0]~5_combout\,
	datab => \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:5:xor_gatej|C~0_combout\,
	datac => \EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:4:full_adderi|xor1|C~combout\,
	datad => \EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[1]~1_combout\,
	combout => \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~86_combout\);

-- Location: LCCOMB_X34_Y20_N0
\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~35_combout\ = (\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~90_combout\ & ((\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~86_combout\) # (\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[1]~10_combout\ $ 
-- (\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[0]~5_combout\)))) # (!\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~90_combout\ & (\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~86_combout\ & (\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[1]~10_combout\ $ 
-- (!\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[0]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~90_combout\,
	datab => \EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[1]~10_combout\,
	datac => \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~86_combout\,
	datad => \EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[0]~5_combout\,
	combout => \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~35_combout\);

-- Location: LCCOMB_X34_Y20_N22
\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~34_combout\ = (\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[1]~10_combout\ & (\EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:1:full_adderi|xor1|C~0_combout\ & ((\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[0]~5_combout\)))) # 
-- (!\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[1]~10_combout\ & (((\EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:0:full_adderi|xor1|C~2_combout\ & !\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[0]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:1:full_adderi|xor1|C~0_combout\,
	datab => \EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[1]~10_combout\,
	datac => \EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:0:full_adderi|xor1|C~2_combout\,
	datad => \EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[0]~5_combout\,
	combout => \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~34_combout\);

-- Location: LCCOMB_X34_Y17_N10
\DF3|q[51]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q[51]~1_combout\ = (\EXE|IEEE_ADD|NandR_uu|Add0~2_combout\ & ((\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~34_combout\))) # (!\EXE|IEEE_ADD|NandR_uu|Add0~2_combout\ & (\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~35_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|NandR_uu|Add0~2_combout\,
	datab => \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~35_combout\,
	datad => \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~34_combout\,
	combout => \DF3|q[51]~1_combout\);

-- Location: LCCOMB_X34_Y14_N24
\DF3|q~92\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q~92_combout\ = (\DF3|q[46]~36_combout\ & ((\DF3|q[67]~13_combout\ & ((\EXE|Ainput[11]~41_combout\) # (\DF3|q[46]~37_combout\))) # (!\DF3|q[67]~13_combout\ & (\EXE|Ainput[11]~41_combout\ & \DF3|q[46]~37_combout\)))) # (!\DF3|q[46]~36_combout\ & 
-- (((\DF3|q[46]~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF3|q[46]~36_combout\,
	datab => \DF3|q[67]~13_combout\,
	datac => \EXE|Ainput[11]~41_combout\,
	datad => \DF3|q[46]~37_combout\,
	combout => \DF3|q~92_combout\);

-- Location: LCCOMB_X32_Y17_N26
\DF3|q~90\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q~90_combout\ = (\DF3|q[46]~33_combout\ & (((\EXE|IEEE_MUL|Mult0|auto_generated|op_1~34_combout\) # (!\EXE|Equal0~0_combout\)))) # (!\DF3|q[46]~33_combout\ & (\EXE|IEEE_MUL|Mult0|auto_generated|op_1~32_combout\ & ((\EXE|Equal0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF3|q[46]~33_combout\,
	datab => \EXE|IEEE_MUL|Mult0|auto_generated|op_1~32_combout\,
	datac => \EXE|IEEE_MUL|Mult0|auto_generated|op_1~34_combout\,
	datad => \EXE|Equal0~0_combout\,
	combout => \DF3|q~90_combout\);

-- Location: LCCOMB_X32_Y17_N12
\DF3|q~91\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q~91_combout\ = (\DF3|q~90_combout\ & (((\EXE|Add1~22_combout\) # (\EXE|Equal0~0_combout\)))) # (!\DF3|q~90_combout\ & (\EXE|Add0~22_combout\ & ((!\EXE|Equal0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Add0~22_combout\,
	datab => \DF3|q~90_combout\,
	datac => \EXE|Add1~22_combout\,
	datad => \EXE|Equal0~0_combout\,
	combout => \DF3|q~91_combout\);

-- Location: LCCOMB_X34_Y17_N14
\DF3|q~93\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q~93_combout\ = (\DF3|q~92_combout\ & ((\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~60_combout\) # ((\DF3|q[46]~36_combout\)))) # (!\DF3|q~92_combout\ & (((!\DF3|q[46]~36_combout\ & \DF3|q~91_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~60_combout\,
	datab => \DF3|q~92_combout\,
	datac => \DF3|q[46]~36_combout\,
	datad => \DF3|q~91_combout\,
	combout => \DF3|q~93_combout\);

-- Location: LCFF_X34_Y17_N11
\DF3|q[51]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF3|q[51]~1_combout\,
	sdata => \DF3|q~93_combout\,
	sclr => \DF3|q[51]~71_combout\,
	sload => \DF3|q[51]~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF3|q\(51));

-- Location: LCCOMB_X30_Y11_N0
\DF4|q~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF4|q~24_combout\ = (\DF3|q\(51) & !\nreset~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DF3|q\(51),
	datad => \nreset~combout\,
	combout => \DF4|q~24_combout\);

-- Location: LCFF_X30_Y11_N1
\DF4|q[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF4|q~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF4|q\(18));

-- Location: LCCOMB_X30_Y11_N6
\DF4|q~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF4|q~23_combout\ = (\MEM|data_memory|auto_generated|q_a\(11) & !\nreset~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|data_memory|auto_generated|q_a\(11),
	datad => \nreset~combout\,
	combout => \DF4|q~23_combout\);

-- Location: LCFF_X30_Y11_N7
\DF4|q[50]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF4|q~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF4|q\(50));

-- Location: LCCOMB_X30_Y11_N18
\ResultW[11]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ResultW[11]~11_combout\ = (\DF4|q\(5) & ((\DF4|q\(50)))) # (!\DF4|q\(5) & (\DF4|q\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DF4|q\(18),
	datac => \DF4|q\(5),
	datad => \DF4|q\(50),
	combout => \ResultW[11]~11_combout\);

-- Location: LCCOMB_X30_Y15_N22
\EXE|WriteDataE[11]~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|WriteDataE[11]~42_combout\ = (!\HU|ForwardBE\(1) & ((\EXE|Equal2~1_combout\ & (\ResultW[11]~11_combout\)) # (!\EXE|Equal2~1_combout\ & ((\DF2|q[66]~_Duplicate_2_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HU|ForwardBE\(1),
	datab => \EXE|Equal2~1_combout\,
	datac => \ResultW[11]~11_combout\,
	datad => \DF2|q[66]~_Duplicate_2_regout\,
	combout => \EXE|WriteDataE[11]~42_combout\);

-- Location: LCCOMB_X37_Y12_N0
\EXE|WriteDataE[11]~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|WriteDataE[11]~43_combout\ = (\EXE|WriteDataE[11]~42_combout\) # ((\HU|ForwardBE\(1) & \DF3|q\(51)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \HU|ForwardBE\(1),
	datac => \EXE|WriteDataE[11]~42_combout\,
	datad => \DF3|q\(51),
	combout => \EXE|WriteDataE[11]~43_combout\);

-- Location: LCCOMB_X32_Y14_N0
\DF3|q[67]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q[67]~13_combout\ = (\DF2|q\(1) & (\DF2|q\(19))) # (!\DF2|q\(1) & ((\EXE|WriteDataE[11]~43_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF2|q\(19),
	datab => \EXE|WriteDataE[11]~43_combout\,
	datad => \DF2|q\(1),
	combout => \DF3|q[67]~13_combout\);

-- Location: LCCOMB_X32_Y12_N22
\DF3|q~184\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q~184_combout\ = (\EXE|Binput[27]~4_combout\ & ((\DF3|q[46]~37_combout\) # ((\DF3|q[46]~36_combout\ & \EXE|Ainput[27]~9_combout\)))) # (!\EXE|Binput[27]~4_combout\ & (\DF3|q[46]~37_combout\ & ((\EXE|Ainput[27]~9_combout\) # 
-- (!\DF3|q[46]~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Binput[27]~4_combout\,
	datab => \DF3|q[46]~36_combout\,
	datac => \DF3|q[46]~37_combout\,
	datad => \EXE|Ainput[27]~9_combout\,
	combout => \DF3|q~184_combout\);

-- Location: LCCOMB_X32_Y11_N4
\EXE|IEEE_MUL|Add1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_MUL|Add1~2_combout\ = (\DF2|q\(111) & ((\DF2|q\(79) & (\EXE|IEEE_MUL|Add1~1\ & VCC)) # (!\DF2|q\(79) & (!\EXE|IEEE_MUL|Add1~1\)))) # (!\DF2|q\(111) & ((\DF2|q\(79) & (!\EXE|IEEE_MUL|Add1~1\)) # (!\DF2|q\(79) & ((\EXE|IEEE_MUL|Add1~1\) # 
-- (GND)))))
-- \EXE|IEEE_MUL|Add1~3\ = CARRY((\DF2|q\(111) & (!\DF2|q\(79) & !\EXE|IEEE_MUL|Add1~1\)) # (!\DF2|q\(111) & ((!\EXE|IEEE_MUL|Add1~1\) # (!\DF2|q\(79)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DF2|q\(111),
	datab => \DF2|q\(79),
	datad => VCC,
	cin => \EXE|IEEE_MUL|Add1~1\,
	combout => \EXE|IEEE_MUL|Add1~2_combout\,
	cout => \EXE|IEEE_MUL|Add1~3\);

-- Location: LCCOMB_X32_Y11_N6
\EXE|IEEE_MUL|Add1~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_MUL|Add1~4_combout\ = ((\DF2|q\(112) $ (\DF2|q\(80) $ (!\EXE|IEEE_MUL|Add1~3\)))) # (GND)
-- \EXE|IEEE_MUL|Add1~5\ = CARRY((\DF2|q\(112) & ((\DF2|q\(80)) # (!\EXE|IEEE_MUL|Add1~3\))) # (!\DF2|q\(112) & (\DF2|q\(80) & !\EXE|IEEE_MUL|Add1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DF2|q\(112),
	datab => \DF2|q\(80),
	datad => VCC,
	cin => \EXE|IEEE_MUL|Add1~3\,
	combout => \EXE|IEEE_MUL|Add1~4_combout\,
	cout => \EXE|IEEE_MUL|Add1~5\);

-- Location: LCCOMB_X32_Y11_N8
\EXE|IEEE_MUL|Add1~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_MUL|Add1~6_combout\ = (\DF2|q\(113) & ((\DF2|q\(81) & (\EXE|IEEE_MUL|Add1~5\ & VCC)) # (!\DF2|q\(81) & (!\EXE|IEEE_MUL|Add1~5\)))) # (!\DF2|q\(113) & ((\DF2|q\(81) & (!\EXE|IEEE_MUL|Add1~5\)) # (!\DF2|q\(81) & ((\EXE|IEEE_MUL|Add1~5\) # 
-- (GND)))))
-- \EXE|IEEE_MUL|Add1~7\ = CARRY((\DF2|q\(113) & (!\DF2|q\(81) & !\EXE|IEEE_MUL|Add1~5\)) # (!\DF2|q\(113) & ((!\EXE|IEEE_MUL|Add1~5\) # (!\DF2|q\(81)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DF2|q\(113),
	datab => \DF2|q\(81),
	datad => VCC,
	cin => \EXE|IEEE_MUL|Add1~5\,
	combout => \EXE|IEEE_MUL|Add1~6_combout\,
	cout => \EXE|IEEE_MUL|Add1~7\);

-- Location: LCCOMB_X32_Y11_N24
\EXE|IEEE_MUL|Add0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_MUL|Add0~6_combout\ = (\EXE|IEEE_MUL|Add1~8_combout\ & (!\EXE|IEEE_MUL|Add0~5\)) # (!\EXE|IEEE_MUL|Add1~8_combout\ & ((\EXE|IEEE_MUL|Add0~5\) # (GND)))
-- \EXE|IEEE_MUL|Add0~7\ = CARRY((!\EXE|IEEE_MUL|Add0~5\) # (!\EXE|IEEE_MUL|Add1~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_MUL|Add1~8_combout\,
	datad => VCC,
	cin => \EXE|IEEE_MUL|Add0~5\,
	combout => \EXE|IEEE_MUL|Add0~6_combout\,
	cout => \EXE|IEEE_MUL|Add0~7\);

-- Location: LCCOMB_X33_Y11_N28
\DF3|q~182\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q~182_combout\ = (\DF3|q[46]~33_combout\ & (!\EXE|Equal0~0_combout\)) # (!\DF3|q[46]~33_combout\ & ((\EXE|Equal0~0_combout\ & ((\EXE|IEEE_MUL|Add2~8_combout\))) # (!\EXE|Equal0~0_combout\ & (\EXE|Add0~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF3|q[46]~33_combout\,
	datab => \EXE|Equal0~0_combout\,
	datac => \EXE|Add0~54_combout\,
	datad => \EXE|IEEE_MUL|Add2~8_combout\,
	combout => \DF3|q~182_combout\);

-- Location: LCCOMB_X33_Y11_N6
\DF3|q~183\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q~183_combout\ = (\DF3|q[46]~33_combout\ & ((\DF3|q~182_combout\ & (\EXE|Add1~54_combout\)) # (!\DF3|q~182_combout\ & ((\EXE|IEEE_MUL|Add0~6_combout\))))) # (!\DF3|q[46]~33_combout\ & (((\DF3|q~182_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Add1~54_combout\,
	datab => \EXE|IEEE_MUL|Add0~6_combout\,
	datac => \DF3|q[46]~33_combout\,
	datad => \DF3|q~182_combout\,
	combout => \DF3|q~183_combout\);

-- Location: LCCOMB_X32_Y14_N24
\DF3|q~185\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q~185_combout\ = (\DF3|q[46]~36_combout\ & (((\DF3|q~184_combout\)))) # (!\DF3|q[46]~36_combout\ & ((\DF3|q~184_combout\ & (\EXE|IEEE_ADD|Sub_and_bias_uu|exp_result[4]~8_combout\)) # (!\DF3|q~184_combout\ & ((\DF3|q~183_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|Sub_and_bias_uu|exp_result[4]~8_combout\,
	datab => \DF3|q[46]~36_combout\,
	datac => \DF3|q~184_combout\,
	datad => \DF3|q~183_combout\,
	combout => \DF3|q~185_combout\);

-- Location: LCFF_X32_Y14_N1
\DF3|q[67]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF3|q[67]~13_combout\,
	sdata => \DF3|q~185_combout\,
	sclr => \DF3|q[63]~167_combout\,
	sload => \DF2|ALT_INV_q\(119),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF3|q\(67));

-- Location: LCCOMB_X25_Y13_N20
\DF4|q~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF4|q~56_combout\ = (\DF3|q\(67) & !\nreset~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DF3|q\(67),
	datad => \nreset~combout\,
	combout => \DF4|q~56_combout\);

-- Location: LCFF_X25_Y13_N21
\DF4|q[34]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF4|q~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF4|q\(34));

-- Location: LCCOMB_X25_Y13_N6
\ID|register_array~64\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|register_array~64_combout\ = (!\nreset~combout\ & ((\DF4|q\(5) & (\DF4|q\(66))) # (!\DF4|q\(5) & ((\DF4|q\(34))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF4|q\(5),
	datab => \DF4|q\(66),
	datac => \DF4|q\(34),
	datad => \nreset~combout\,
	combout => \ID|register_array~64_combout\);

-- Location: LCFF_X15_Y11_N31
\ID|register_array[8][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~64_combout\,
	sload => VCC,
	ena => \ID|register_array[8][16]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[8][27]~regout\);

-- Location: LCFF_X15_Y11_N5
\ID|register_array[10][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~64_combout\,
	sload => VCC,
	ena => \ID|register_array[10][10]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[10][27]~regout\);

-- Location: LCCOMB_X15_Y11_N4
\ID|Mux36~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux36~12_combout\ = (\DF1|q\(27) & (((\ID|register_array[10][27]~regout\) # (\DF1|q\(26))))) # (!\DF1|q\(27) & (\ID|register_array[8][27]~regout\ & ((!\DF1|q\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(27),
	datab => \ID|register_array[8][27]~regout\,
	datac => \ID|register_array[10][27]~regout\,
	datad => \DF1|q\(26),
	combout => \ID|Mux36~12_combout\);

-- Location: LCCOMB_X20_Y10_N14
\ID|Mux36~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux36~13_combout\ = (\ID|Mux36~12_combout\ & (((\ID|register_array[11][27]~regout\) # (!\DF1|q\(26))))) # (!\ID|Mux36~12_combout\ & (\ID|register_array[9][27]~regout\ & ((\DF1|q\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[9][27]~regout\,
	datab => \ID|Mux36~12_combout\,
	datac => \ID|register_array[11][27]~regout\,
	datad => \DF1|q\(26),
	combout => \ID|Mux36~13_combout\);

-- Location: LCFF_X21_Y10_N25
\ID|register_array[2][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~64_combout\,
	sload => VCC,
	ena => \ID|register_array[2][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[2][27]~regout\);

-- Location: LCCOMB_X21_Y9_N18
\ID|Mux36~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux36~15_combout\ = (\ID|Mux36~14_combout\) # ((!\DF1|q\(26) & (\DF1|q\(27) & \ID|register_array[2][27]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux36~14_combout\,
	datab => \DF1|q\(26),
	datac => \DF1|q\(27),
	datad => \ID|register_array[2][27]~regout\,
	combout => \ID|Mux36~15_combout\);

-- Location: LCCOMB_X21_Y9_N4
\ID|Mux36~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux36~16_combout\ = (\DF1|q\(29) & ((\ID|Mux36~13_combout\) # ((\DF1|q\(28))))) # (!\DF1|q\(29) & (((!\DF1|q\(28) & \ID|Mux36~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(29),
	datab => \ID|Mux36~13_combout\,
	datac => \DF1|q\(28),
	datad => \ID|Mux36~15_combout\,
	combout => \ID|Mux36~16_combout\);

-- Location: LCFF_X26_Y13_N27
\ID|register_array[12][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~64_combout\,
	sload => VCC,
	ena => \ID|register_array[12][10]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[12][27]~regout\);

-- Location: LCFF_X26_Y13_N17
\ID|register_array[13][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~64_combout\,
	sload => VCC,
	ena => \ID|register_array[13][4]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[13][27]~regout\);

-- Location: LCCOMB_X26_Y13_N16
\ID|Mux36~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux36~17_combout\ = (\DF1|q\(26) & (((\ID|register_array[13][27]~regout\) # (\DF1|q\(27))))) # (!\DF1|q\(26) & (\ID|register_array[12][27]~regout\ & ((!\DF1|q\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(26),
	datab => \ID|register_array[12][27]~regout\,
	datac => \ID|register_array[13][27]~regout\,
	datad => \DF1|q\(27),
	combout => \ID|Mux36~17_combout\);

-- Location: LCFF_X22_Y15_N7
\ID|register_array[14][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~64_combout\,
	sload => VCC,
	ena => \ID|register_array[14][24]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[14][27]~regout\);

-- Location: LCCOMB_X22_Y15_N26
\ID|Mux36~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux36~18_combout\ = (\ID|Mux36~17_combout\ & ((\ID|register_array[15][27]~regout\) # ((!\DF1|q\(27))))) # (!\ID|Mux36~17_combout\ & (((\DF1|q\(27) & \ID|register_array[14][27]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[15][27]~regout\,
	datab => \ID|Mux36~17_combout\,
	datac => \DF1|q\(27),
	datad => \ID|register_array[14][27]~regout\,
	combout => \ID|Mux36~18_combout\);

-- Location: LCCOMB_X21_Y9_N22
\ID|Mux36~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux36~19_combout\ = (\ID|Mux36~16_combout\ & (((\ID|Mux36~18_combout\) # (!\DF1|q\(28))))) # (!\ID|Mux36~16_combout\ & (\ID|Mux36~11_combout\ & (\DF1|q\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux36~11_combout\,
	datab => \ID|Mux36~16_combout\,
	datac => \DF1|q\(28),
	datad => \ID|Mux36~18_combout\,
	combout => \ID|Mux36~19_combout\);

-- Location: LCCOMB_X21_Y9_N10
\DF2|q~220\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF2|q~220_combout\ = (!\HU|StallF~14_combout\ & ((\DF1|q\(30) & (\ID|Mux36~9_combout\)) # (!\DF1|q\(30) & ((\ID|Mux36~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux36~9_combout\,
	datab => \ID|Mux36~19_combout\,
	datac => \DF1|q\(30),
	datad => \HU|StallF~14_combout\,
	combout => \DF2|q~220_combout\);

-- Location: LCFF_X21_Y9_N11
\DF2|q[82]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF2|q~220_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF2|q\(82));

-- Location: LCCOMB_X31_Y14_N26
\EXE|IEEE_ADD|exp_sub_uu|Add0~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|exp_sub_uu|Add0~10_combout\ = (\DF2|q\(83) & ((\DF2|q\(115) & (!\EXE|IEEE_ADD|exp_sub_uu|Add0~9\)) # (!\DF2|q\(115) & ((\EXE|IEEE_ADD|exp_sub_uu|Add0~9\) # (GND))))) # (!\DF2|q\(83) & ((\DF2|q\(115) & (\EXE|IEEE_ADD|exp_sub_uu|Add0~9\ & 
-- VCC)) # (!\DF2|q\(115) & (!\EXE|IEEE_ADD|exp_sub_uu|Add0~9\))))
-- \EXE|IEEE_ADD|exp_sub_uu|Add0~11\ = CARRY((\DF2|q\(83) & ((!\EXE|IEEE_ADD|exp_sub_uu|Add0~9\) # (!\DF2|q\(115)))) # (!\DF2|q\(83) & (!\DF2|q\(115) & !\EXE|IEEE_ADD|exp_sub_uu|Add0~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DF2|q\(83),
	datab => \DF2|q\(115),
	datad => VCC,
	cin => \EXE|IEEE_ADD|exp_sub_uu|Add0~9\,
	combout => \EXE|IEEE_ADD|exp_sub_uu|Add0~10_combout\,
	cout => \EXE|IEEE_ADD|exp_sub_uu|Add0~11\);

-- Location: LCCOMB_X31_Y14_N30
\EXE|IEEE_ADD|exp_sub_uu|Add0~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|exp_sub_uu|Add0~14_combout\ = \DF2|q\(117) $ (\EXE|IEEE_ADD|exp_sub_uu|Add0~13\ $ (!\DF2|q\(85)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DF2|q\(117),
	datad => \DF2|q\(85),
	cin => \EXE|IEEE_ADD|exp_sub_uu|Add0~13\,
	combout => \EXE|IEEE_ADD|exp_sub_uu|Add0~14_combout\);

-- Location: LCCOMB_X31_Y14_N14
\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~28_combout\ = (!\EXE|IEEE_ADD|exp_sub_uu|LessThan0~14_combout\ & ((\EXE|IEEE_ADD|exp_sub_uu|Add0~12_combout\) # ((\EXE|IEEE_ADD|exp_sub_uu|Add0~14_combout\) # (\EXE|IEEE_ADD|exp_sub_uu|Add0~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|exp_sub_uu|Add0~12_combout\,
	datab => \EXE|IEEE_ADD|exp_sub_uu|Add0~14_combout\,
	datac => \EXE|IEEE_ADD|exp_sub_uu|LessThan0~14_combout\,
	datad => \EXE|IEEE_ADD|exp_sub_uu|Add0~10_combout\,
	combout => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~28_combout\);

-- Location: LCCOMB_X38_Y16_N10
\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~161\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~161_combout\ = (\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~29_combout\) # ((\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~28_combout\) # ((\EXE|IEEE_ADD|exp_sub_uu|size[4]~1_combout\) # 
-- (!\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~78_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~29_combout\,
	datab => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~28_combout\,
	datac => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~78_combout\,
	datad => \EXE|IEEE_ADD|exp_sub_uu|size[4]~1_combout\,
	combout => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~161_combout\);

-- Location: LCCOMB_X38_Y17_N6
\EXE|IEEE_ADD|adder_uu|Array_Of_FAs:23:full_adderi|or1|C~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|adder_uu|Array_Of_FAs:23:full_adderi|or1|C~0_combout\ = (\EXE|IEEE_ADD|Sign_computation_uu|sign_substract~combout\ & ((\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~161_combout\ & (!\EXE|IEEE_ADD|swap2_uu|should_swap~0_combout\)) # 
-- (!\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~161_combout\ & ((\EXE|IEEE_ADD|adder_uu|Array_Of_FAs:22:full_adderi|or1|C~0_combout\))))) # (!\EXE|IEEE_ADD|Sign_computation_uu|sign_substract~combout\ & 
-- (((\EXE|IEEE_ADD|adder_uu|Array_Of_FAs:22:full_adderi|or1|C~0_combout\) # (!\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~161_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001011110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|Sign_computation_uu|sign_substract~combout\,
	datab => \EXE|IEEE_ADD|swap2_uu|should_swap~0_combout\,
	datac => \EXE|IEEE_ADD|adder_uu|Array_Of_FAs:22:full_adderi|or1|C~0_combout\,
	datad => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~161_combout\,
	combout => \EXE|IEEE_ADD|adder_uu|Array_Of_FAs:23:full_adderi|or1|C~0_combout\);

-- Location: LCCOMB_X34_Y19_N0
\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[3]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[3]~18_combout\ = (\EXE|IEEE_ADD|adder_uu|Array_Of_FAs:1:full_adderi|xor1|C~combout\ & (\EXE|IEEE_ADD|Sign_computation_uu|sign_substract~combout\ & (!\EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:0:xor_gatej|C~1_combout\ 
-- & !\EXE|IEEE_ADD|adder_uu|Array_Of_FAs:23:full_adderi|or1|C~0_combout\))) # (!\EXE|IEEE_ADD|adder_uu|Array_Of_FAs:1:full_adderi|xor1|C~combout\ & (\EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:0:xor_gatej|C~1_combout\ & 
-- ((\EXE|IEEE_ADD|adder_uu|Array_Of_FAs:23:full_adderi|or1|C~0_combout\) # (!\EXE|IEEE_ADD|Sign_computation_uu|sign_substract~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|Sign_computation_uu|sign_substract~combout\,
	datab => \EXE|IEEE_ADD|adder_uu|Array_Of_FAs:1:full_adderi|xor1|C~combout\,
	datac => \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:0:xor_gatej|C~1_combout\,
	datad => \EXE|IEEE_ADD|adder_uu|Array_Of_FAs:23:full_adderi|or1|C~0_combout\,
	combout => \EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[3]~18_combout\);

-- Location: LCCOMB_X34_Y19_N8
\EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~27_combout\ = (\EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:9:full_adderi|xor1|C~combout\) # ((\EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~9_combout\) # ((\EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~7_combout\) # 
-- (\EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:9:full_adderi|xor1|C~combout\,
	datab => \EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~9_combout\,
	datac => \EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~7_combout\,
	datad => \EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~12_combout\,
	combout => \EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~27_combout\);

-- Location: LCCOMB_X34_Y19_N26
\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[3]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[3]~19_combout\ = (\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[3]~17_combout\ & ((\EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~10_combout\) # ((\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[3]~18_combout\ & 
-- !\EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~27_combout\)))) # (!\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[3]~17_combout\ & (\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[3]~18_combout\ & 
-- ((!\EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[3]~17_combout\,
	datab => \EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[3]~18_combout\,
	datac => \EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~10_combout\,
	datad => \EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~27_combout\,
	combout => \EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[3]~19_combout\);

-- Location: LCCOMB_X35_Y19_N22
\EXE|IEEE_ADD|NandR_uu|Add0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|NandR_uu|Add0~3_combout\ = \EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[3]~19_combout\ $ (((\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[0]~5_combout\ & (\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[1]~10_combout\ & 
-- \EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[2]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[0]~5_combout\,
	datab => \EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[3]~19_combout\,
	datac => \EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[1]~10_combout\,
	datad => \EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[2]~16_combout\,
	combout => \EXE|IEEE_ADD|NandR_uu|Add0~3_combout\);

-- Location: LCCOMB_X34_Y17_N18
\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~33_combout\ = (!\EXE|IEEE_ADD|NandR_uu|Add0~3_combout\ & \DF3|q[50]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|IEEE_ADD|NandR_uu|Add0~3_combout\,
	datac => \DF3|q[50]~0_combout\,
	combout => \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~33_combout\);

-- Location: LCCOMB_X36_Y14_N6
\DF3|q~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q~45_combout\ = (\EXE|Ainput[2]~59_combout\ & ((\DF3|q[46]~37_combout\) # ((\DF3|q[46]~36_combout\ & \DF3|q[58]~6_combout\)))) # (!\EXE|Ainput[2]~59_combout\ & (\DF3|q[46]~37_combout\ & ((\DF3|q[58]~6_combout\) # (!\DF3|q[46]~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Ainput[2]~59_combout\,
	datab => \DF3|q[46]~36_combout\,
	datac => \DF3|q[58]~6_combout\,
	datad => \DF3|q[46]~37_combout\,
	combout => \DF3|q~45_combout\);

-- Location: LCCOMB_X34_Y17_N28
\DF3|q~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q~46_combout\ = (\DF3|q~45_combout\ & (((\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~33_combout\) # (\DF3|q[46]~36_combout\)))) # (!\DF3|q~45_combout\ & (\DF3|q~44_combout\ & ((!\DF3|q[46]~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF3|q~44_combout\,
	datab => \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~33_combout\,
	datac => \DF3|q~45_combout\,
	datad => \DF3|q[46]~36_combout\,
	combout => \DF3|q~46_combout\);

-- Location: LCCOMB_X34_Y17_N20
\DF3|q~241\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q~241_combout\ = (\EXE|ALU_ResultE[14]~0_combout\ & (\DF3|q~46_combout\ & (!\DF3|q[46]~42_combout\ & !\nreset~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|ALU_ResultE[14]~0_combout\,
	datab => \DF3|q~46_combout\,
	datac => \DF3|q[46]~42_combout\,
	datad => \nreset~combout\,
	combout => \DF3|q~241_combout\);

-- Location: LCFF_X34_Y17_N21
\DF3|q[42]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF3|q~241_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF3|q\(42));

-- Location: LCCOMB_X29_Y15_N30
\DF4|q~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF4|q~37_combout\ = (!\nreset~combout\ & \MEM|data_memory|auto_generated|q_a\(18))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nreset~combout\,
	datad => \MEM|data_memory|auto_generated|q_a\(18),
	combout => \DF4|q~37_combout\);

-- Location: LCFF_X29_Y15_N31
\DF4|q[57]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF4|q~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF4|q\(57));

-- Location: LCCOMB_X29_Y15_N16
\ID|register_array~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|register_array~55_combout\ = (!\nreset~combout\ & ((\DF4|q\(5) & ((\DF4|q\(57)))) # (!\DF4|q\(5) & (\DF4|q\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF4|q\(25),
	datab => \DF4|q\(5),
	datac => \nreset~combout\,
	datad => \DF4|q\(57),
	combout => \ID|register_array~55_combout\);

-- Location: LCFF_X25_Y16_N7
\ID|register_array[2][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~55_combout\,
	sload => VCC,
	ena => \ID|register_array[2][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[2][18]~regout\);

-- Location: LCCOMB_X26_Y16_N8
\ID|Mux45~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux45~15_combout\ = (\ID|Mux45~14_combout\) # ((\DF1|q\(27) & (!\DF1|q\(26) & \ID|register_array[2][18]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux45~14_combout\,
	datab => \DF1|q\(27),
	datac => \DF1|q\(26),
	datad => \ID|register_array[2][18]~regout\,
	combout => \ID|Mux45~15_combout\);

-- Location: LCCOMB_X25_Y8_N28
\ID|Mux45~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux45~13_combout\ = (\ID|Mux45~12_combout\ & ((\ID|register_array[7][18]~regout\) # ((!\DF1|q\(27))))) # (!\ID|Mux45~12_combout\ & (((\ID|register_array[6][18]~regout\ & \DF1|q\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux45~12_combout\,
	datab => \ID|register_array[7][18]~regout\,
	datac => \ID|register_array[6][18]~regout\,
	datad => \DF1|q\(27),
	combout => \ID|Mux45~13_combout\);

-- Location: LCCOMB_X26_Y16_N2
\ID|Mux45~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux45~16_combout\ = (\DF1|q\(29) & (((\DF1|q\(28))))) # (!\DF1|q\(29) & ((\DF1|q\(28) & ((\ID|Mux45~13_combout\))) # (!\DF1|q\(28) & (\ID|Mux45~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(29),
	datab => \ID|Mux45~15_combout\,
	datac => \ID|Mux45~13_combout\,
	datad => \DF1|q\(28),
	combout => \ID|Mux45~16_combout\);

-- Location: LCCOMB_X15_Y10_N24
\ID|Mux45~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux45~10_combout\ = (\DF1|q\(27) & ((\DF1|q\(26)) # ((\ID|register_array[10][18]~regout\)))) # (!\DF1|q\(27) & (!\DF1|q\(26) & ((\ID|register_array[8][18]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(27),
	datab => \DF1|q\(26),
	datac => \ID|register_array[10][18]~regout\,
	datad => \ID|register_array[8][18]~regout\,
	combout => \ID|Mux45~10_combout\);

-- Location: LCCOMB_X16_Y10_N22
\ID|Mux45~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux45~11_combout\ = (\DF1|q\(26) & ((\ID|Mux45~10_combout\ & (\ID|register_array[11][18]~regout\)) # (!\ID|Mux45~10_combout\ & ((\ID|register_array[9][18]~regout\))))) # (!\DF1|q\(26) & (\ID|Mux45~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(26),
	datab => \ID|Mux45~10_combout\,
	datac => \ID|register_array[11][18]~regout\,
	datad => \ID|register_array[9][18]~regout\,
	combout => \ID|Mux45~11_combout\);

-- Location: LCFF_X26_Y15_N11
\ID|register_array[14][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~55_combout\,
	sload => VCC,
	ena => \ID|register_array[14][24]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[14][18]~regout\);

-- Location: LCFF_X29_Y15_N17
\ID|register_array[15][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \ID|register_array~55_combout\,
	ena => \ID|register_array[15][11]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[15][18]~regout\);

-- Location: LCCOMB_X26_Y16_N28
\ID|Mux45~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux45~18_combout\ = (\ID|Mux45~17_combout\ & (((\ID|register_array[15][18]~regout\) # (!\DF1|q\(27))))) # (!\ID|Mux45~17_combout\ & (\ID|register_array[14][18]~regout\ & (\DF1|q\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux45~17_combout\,
	datab => \ID|register_array[14][18]~regout\,
	datac => \DF1|q\(27),
	datad => \ID|register_array[15][18]~regout\,
	combout => \ID|Mux45~18_combout\);

-- Location: LCCOMB_X26_Y16_N22
\ID|Mux45~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux45~19_combout\ = (\DF1|q\(29) & ((\ID|Mux45~16_combout\ & ((\ID|Mux45~18_combout\))) # (!\ID|Mux45~16_combout\ & (\ID|Mux45~11_combout\)))) # (!\DF1|q\(29) & (\ID|Mux45~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(29),
	datab => \ID|Mux45~16_combout\,
	datac => \ID|Mux45~11_combout\,
	datad => \ID|Mux45~18_combout\,
	combout => \ID|Mux45~19_combout\);

-- Location: LCFF_X22_Y14_N17
\ID|register_array[23][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~55_combout\,
	sload => VCC,
	ena => \ID|register_array[23][5]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[23][18]~regout\);

-- Location: LCCOMB_X22_Y14_N16
\ID|Mux45~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux45~7_combout\ = (\DF1|q\(28) & (((\ID|register_array[23][18]~regout\) # (\DF1|q\(29))))) # (!\DF1|q\(28) & (\ID|register_array[19][18]~regout\ & ((!\DF1|q\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[19][18]~regout\,
	datab => \DF1|q\(28),
	datac => \ID|register_array[23][18]~regout\,
	datad => \DF1|q\(29),
	combout => \ID|Mux45~7_combout\);

-- Location: LCCOMB_X24_Y14_N4
\ID|Mux45~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux45~8_combout\ = (\DF1|q\(29) & ((\ID|Mux45~7_combout\ & ((\ID|register_array[31][18]~regout\))) # (!\ID|Mux45~7_combout\ & (\ID|register_array[27][18]~regout\)))) # (!\DF1|q\(29) & (\ID|Mux45~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(29),
	datab => \ID|Mux45~7_combout\,
	datac => \ID|register_array[27][18]~regout\,
	datad => \ID|register_array[31][18]~regout\,
	combout => \ID|Mux45~8_combout\);

-- Location: LCCOMB_X20_Y14_N0
\ID|Mux45~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux45~0_combout\ = (\DF1|q\(28) & (((\ID|register_array[21][18]~regout\) # (\DF1|q\(29))))) # (!\DF1|q\(28) & (\ID|register_array[17][18]~regout\ & ((!\DF1|q\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[17][18]~regout\,
	datab => \DF1|q\(28),
	datac => \ID|register_array[21][18]~regout\,
	datad => \DF1|q\(29),
	combout => \ID|Mux45~0_combout\);

-- Location: LCCOMB_X20_Y15_N18
\ID|Mux45~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux45~1_combout\ = (\ID|Mux45~0_combout\ & ((\ID|register_array[29][18]~regout\) # ((!\DF1|q\(29))))) # (!\ID|Mux45~0_combout\ & (((\ID|register_array[25][18]~regout\ & \DF1|q\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[29][18]~regout\,
	datab => \ID|Mux45~0_combout\,
	datac => \ID|register_array[25][18]~regout\,
	datad => \DF1|q\(29),
	combout => \ID|Mux45~1_combout\);

-- Location: LCFF_X16_Y16_N1
\ID|register_array[16][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~55_combout\,
	sload => VCC,
	ena => \ID|register_array[16][6]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[16][18]~regout\);

-- Location: LCFF_X16_Y17_N31
\ID|register_array[24][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~55_combout\,
	sload => VCC,
	ena => \ID|register_array[24][28]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[24][18]~regout\);

-- Location: LCCOMB_X16_Y17_N30
\ID|Mux45~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux45~4_combout\ = (\DF1|q\(29) & (((\ID|register_array[24][18]~regout\) # (\DF1|q\(28))))) # (!\DF1|q\(29) & (\ID|register_array[16][18]~regout\ & ((!\DF1|q\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(29),
	datab => \ID|register_array[16][18]~regout\,
	datac => \ID|register_array[24][18]~regout\,
	datad => \DF1|q\(28),
	combout => \ID|Mux45~4_combout\);

-- Location: LCFF_X20_Y17_N17
\ID|register_array[20][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~55_combout\,
	sload => VCC,
	ena => \ID|register_array[20][26]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[20][18]~regout\);

-- Location: LCFF_X20_Y17_N27
\ID|register_array[28][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~55_combout\,
	sload => VCC,
	ena => \ID|register_array[28][13]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[28][18]~regout\);

-- Location: LCCOMB_X20_Y17_N16
\ID|Mux45~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux45~5_combout\ = (\DF1|q\(28) & ((\ID|Mux45~4_combout\ & ((\ID|register_array[28][18]~regout\))) # (!\ID|Mux45~4_combout\ & (\ID|register_array[20][18]~regout\)))) # (!\DF1|q\(28) & (\ID|Mux45~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(28),
	datab => \ID|Mux45~4_combout\,
	datac => \ID|register_array[20][18]~regout\,
	datad => \ID|register_array[28][18]~regout\,
	combout => \ID|Mux45~5_combout\);

-- Location: LCCOMB_X20_Y17_N12
\ID|Mux45~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux45~6_combout\ = (\DF1|q\(27) & ((\ID|Mux45~3_combout\) # ((\DF1|q\(26))))) # (!\DF1|q\(27) & (((\ID|Mux45~5_combout\ & !\DF1|q\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux45~3_combout\,
	datab => \DF1|q\(27),
	datac => \ID|Mux45~5_combout\,
	datad => \DF1|q\(26),
	combout => \ID|Mux45~6_combout\);

-- Location: LCCOMB_X29_Y15_N2
\ID|Mux45~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux45~9_combout\ = (\DF1|q\(26) & ((\ID|Mux45~6_combout\ & (\ID|Mux45~8_combout\)) # (!\ID|Mux45~6_combout\ & ((\ID|Mux45~1_combout\))))) # (!\DF1|q\(26) & (((\ID|Mux45~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(26),
	datab => \ID|Mux45~8_combout\,
	datac => \ID|Mux45~1_combout\,
	datad => \ID|Mux45~6_combout\,
	combout => \ID|Mux45~9_combout\);

-- Location: LCCOMB_X29_Y15_N0
\DF2|q~214\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF2|q~214_combout\ = (!\HU|StallF~14_combout\ & ((\DF1|q\(30) & ((\ID|Mux45~9_combout\))) # (!\DF1|q\(30) & (\ID|Mux45~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(30),
	datab => \ID|Mux45~19_combout\,
	datac => \HU|StallF~14_combout\,
	datad => \ID|Mux45~9_combout\,
	combout => \DF2|q~214_combout\);

-- Location: LCFF_X29_Y15_N1
\DF2|q[73]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF2|q~214_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF2|q\(73));

-- Location: LCCOMB_X29_Y15_N26
\EXE|WriteDataE[18]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|WriteDataE[18]~28_combout\ = (!\HU|ForwardBE\(1) & ((\EXE|Equal2~1_combout\ & (\ResultW[18]~18_combout\)) # (!\EXE|Equal2~1_combout\ & ((\DF2|q\(73))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ResultW[18]~18_combout\,
	datab => \DF2|q\(73),
	datac => \EXE|Equal2~1_combout\,
	datad => \HU|ForwardBE\(1),
	combout => \EXE|WriteDataE[18]~28_combout\);

-- Location: LCCOMB_X29_Y15_N20
\DF3|q~226\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q~226_combout\ = (!\nreset~combout\ & ((\EXE|WriteDataE[18]~28_combout\) # ((\HU|ForwardBE\(1) & \DF3|q\(58)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HU|ForwardBE\(1),
	datab => \EXE|WriteDataE[18]~28_combout\,
	datac => \nreset~combout\,
	datad => \DF3|q\(58),
	combout => \DF3|q~226_combout\);

-- Location: LCFF_X29_Y15_N21
\DF3|q[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF3|q~226_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF3|q\(26));

-- Location: LCCOMB_X29_Y14_N28
\DF4|q~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF4|q~45_combout\ = (!\nreset~combout\ & \MEM|data_memory|auto_generated|q_a\(22))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nreset~combout\,
	datad => \MEM|data_memory|auto_generated|q_a\(22),
	combout => \DF4|q~45_combout\);

-- Location: LCFF_X29_Y14_N29
\DF4|q[61]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF4|q~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF4|q\(61));

-- Location: LCCOMB_X29_Y14_N6
\DF4|q~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF4|q~46_combout\ = (!\nreset~combout\ & \DF3|q\(62))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nreset~combout\,
	datad => \DF3|q\(62),
	combout => \DF4|q~46_combout\);

-- Location: LCFF_X29_Y14_N7
\DF4|q[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF4|q~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF4|q\(29));

-- Location: LCCOMB_X29_Y14_N0
\ID|register_array~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|register_array~59_combout\ = (!\nreset~combout\ & ((\DF4|q\(5) & (\DF4|q\(61))) # (!\DF4|q\(5) & ((\DF4|q\(29))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF4|q\(5),
	datab => \DF4|q\(61),
	datac => \nreset~combout\,
	datad => \DF4|q\(29),
	combout => \ID|register_array~59_combout\);

-- Location: LCFF_X24_Y8_N19
\ID|register_array[4][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~59_combout\,
	sload => VCC,
	ena => \ID|register_array[4][1]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[4][22]~regout\);

-- Location: LCFF_X24_Y8_N1
\ID|register_array[5][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~59_combout\,
	sload => VCC,
	ena => \ID|register_array[5][20]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[5][22]~regout\);

-- Location: LCCOMB_X24_Y8_N0
\ID|Mux41~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux41~12_combout\ = (\DF1|q\(27) & (((\DF1|q\(26))))) # (!\DF1|q\(27) & ((\DF1|q\(26) & ((\ID|register_array[5][22]~regout\))) # (!\DF1|q\(26) & (\ID|register_array[4][22]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(27),
	datab => \ID|register_array[4][22]~regout\,
	datac => \ID|register_array[5][22]~regout\,
	datad => \DF1|q\(26),
	combout => \ID|Mux41~12_combout\);

-- Location: LCCOMB_X24_Y10_N30
\ID|Mux41~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux41~13_combout\ = (\ID|Mux41~12_combout\ & (((\ID|register_array[7][22]~regout\) # (!\DF1|q\(27))))) # (!\ID|Mux41~12_combout\ & (\ID|register_array[6][22]~regout\ & ((\DF1|q\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[6][22]~regout\,
	datab => \ID|Mux41~12_combout\,
	datac => \ID|register_array[7][22]~regout\,
	datad => \DF1|q\(27),
	combout => \ID|Mux41~13_combout\);

-- Location: LCCOMB_X25_Y12_N2
\ID|Mux41~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux41~16_combout\ = (\DF1|q\(29) & (((\DF1|q\(28))))) # (!\DF1|q\(29) & ((\DF1|q\(28) & ((\ID|Mux41~13_combout\))) # (!\DF1|q\(28) & (\ID|Mux41~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux41~15_combout\,
	datab => \DF1|q\(29),
	datac => \ID|Mux41~13_combout\,
	datad => \DF1|q\(28),
	combout => \ID|Mux41~16_combout\);

-- Location: LCCOMB_X16_Y10_N26
\ID|Mux41~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux41~11_combout\ = (\ID|Mux41~10_combout\ & (((\ID|register_array[11][22]~regout\)) # (!\DF1|q\(26)))) # (!\ID|Mux41~10_combout\ & (\DF1|q\(26) & ((\ID|register_array[9][22]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux41~10_combout\,
	datab => \DF1|q\(26),
	datac => \ID|register_array[11][22]~regout\,
	datad => \ID|register_array[9][22]~regout\,
	combout => \ID|Mux41~11_combout\);

-- Location: LCCOMB_X25_Y12_N30
\ID|Mux41~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux41~19_combout\ = (\ID|Mux41~16_combout\ & ((\ID|Mux41~18_combout\) # ((!\DF1|q\(29))))) # (!\ID|Mux41~16_combout\ & (((\ID|Mux41~11_combout\ & \DF1|q\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux41~18_combout\,
	datab => \ID|Mux41~16_combout\,
	datac => \ID|Mux41~11_combout\,
	datad => \DF1|q\(29),
	combout => \ID|Mux41~19_combout\);

-- Location: LCCOMB_X29_Y14_N16
\DF2|q~218\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF2|q~218_combout\ = (!\HU|StallF~14_combout\ & ((\DF1|q\(30) & (\ID|Mux41~9_combout\)) # (!\DF1|q\(30) & ((\ID|Mux41~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux41~9_combout\,
	datab => \HU|StallF~14_combout\,
	datac => \ID|Mux41~19_combout\,
	datad => \DF1|q\(30),
	combout => \DF2|q~218_combout\);

-- Location: LCFF_X29_Y14_N17
\DF2|q[77]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF2|q~218_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF2|q\(77));

-- Location: LCCOMB_X39_Y14_N10
\EXE|IEEE_ADD|swap_uu|exit1[22]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|swap_uu|exit1[22]~1_combout\ = (\EXE|IEEE_ADD|exp_sub_uu|LessThan0~14_combout\ & ((\DF2|q\(77)))) # (!\EXE|IEEE_ADD|exp_sub_uu|LessThan0~14_combout\ & (\DF2|q\(109)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF2|q\(109),
	datab => \DF2|q\(77),
	datad => \EXE|IEEE_ADD|exp_sub_uu|LessThan0~14_combout\,
	combout => \EXE|IEEE_ADD|swap_uu|exit1[22]~1_combout\);

-- Location: LCCOMB_X38_Y18_N16
\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~79\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~79_combout\ = (\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~162_combout\ & (\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~77_combout\ & (!\EXE|IEEE_ADD|exp_sub_uu|size[1]~3_combout\ & 
-- \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~163_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~162_combout\,
	datab => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~77_combout\,
	datac => \EXE|IEEE_ADD|exp_sub_uu|size[1]~3_combout\,
	datad => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~163_combout\,
	combout => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~79_combout\);

-- Location: LCCOMB_X36_Y17_N30
\EXE|IEEE_ADD|swap2_uu|exit1[22]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|swap2_uu|exit1[22]~24_combout\ = (\EXE|IEEE_ADD|swap2_uu|should_swap~0_combout\ & ((\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~79_combout\))) # (!\EXE|IEEE_ADD|swap2_uu|should_swap~0_combout\ & 
-- (\EXE|IEEE_ADD|swap_uu|exit1[22]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|swap2_uu|should_swap~0_combout\,
	datab => \EXE|IEEE_ADD|swap_uu|exit1[22]~1_combout\,
	datac => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~79_combout\,
	combout => \EXE|IEEE_ADD|swap2_uu|exit1[22]~24_combout\);

-- Location: LCCOMB_X38_Y17_N14
\EXE|IEEE_ADD|adder_uu|Array_Of_FAs:21:full_adderi|or1|C~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|adder_uu|Array_Of_FAs:21:full_adderi|or1|C~0_combout\ = (\EXE|IEEE_ADD|swap2_uu|exit1[21]~23_combout\ & ((\EXE|IEEE_ADD|adder_uu|Array_Of_FAs:20:full_adderi|or1|C~0_combout\) # (\EXE|IEEE_ADD|swap2_uu|exit2[21]~1_combout\ $ 
-- (\EXE|IEEE_ADD|Sign_computation_uu|sign_substract~combout\)))) # (!\EXE|IEEE_ADD|swap2_uu|exit1[21]~23_combout\ & (\EXE|IEEE_ADD|adder_uu|Array_Of_FAs:20:full_adderi|or1|C~0_combout\ & (\EXE|IEEE_ADD|swap2_uu|exit2[21]~1_combout\ $ 
-- (\EXE|IEEE_ADD|Sign_computation_uu|sign_substract~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|swap2_uu|exit2[21]~1_combout\,
	datab => \EXE|IEEE_ADD|swap2_uu|exit1[21]~23_combout\,
	datac => \EXE|IEEE_ADD|Sign_computation_uu|sign_substract~combout\,
	datad => \EXE|IEEE_ADD|adder_uu|Array_Of_FAs:20:full_adderi|or1|C~0_combout\,
	combout => \EXE|IEEE_ADD|adder_uu|Array_Of_FAs:21:full_adderi|or1|C~0_combout\);

-- Location: LCCOMB_X36_Y17_N24
\EXE|IEEE_ADD|swap2_uu|exit2[22]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|swap2_uu|exit2[22]~0_combout\ = (\EXE|IEEE_ADD|swap2_uu|should_swap~0_combout\ & (\EXE|IEEE_ADD|swap_uu|exit1[22]~1_combout\)) # (!\EXE|IEEE_ADD|swap2_uu|should_swap~0_combout\ & 
-- ((\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~79_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|swap2_uu|should_swap~0_combout\,
	datab => \EXE|IEEE_ADD|swap_uu|exit1[22]~1_combout\,
	datac => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~79_combout\,
	combout => \EXE|IEEE_ADD|swap2_uu|exit2[22]~0_combout\);

-- Location: LCCOMB_X38_Y17_N16
\EXE|IEEE_ADD|adder_uu|Array_Of_FAs:22:full_adderi|or1|C~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|adder_uu|Array_Of_FAs:22:full_adderi|or1|C~0_combout\ = (\EXE|IEEE_ADD|swap2_uu|exit1[22]~24_combout\ & ((\EXE|IEEE_ADD|adder_uu|Array_Of_FAs:21:full_adderi|or1|C~0_combout\) # (\EXE|IEEE_ADD|Sign_computation_uu|sign_substract~combout\ $ 
-- (\EXE|IEEE_ADD|swap2_uu|exit2[22]~0_combout\)))) # (!\EXE|IEEE_ADD|swap2_uu|exit1[22]~24_combout\ & (\EXE|IEEE_ADD|adder_uu|Array_Of_FAs:21:full_adderi|or1|C~0_combout\ & (\EXE|IEEE_ADD|Sign_computation_uu|sign_substract~combout\ $ 
-- (\EXE|IEEE_ADD|swap2_uu|exit2[22]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|Sign_computation_uu|sign_substract~combout\,
	datab => \EXE|IEEE_ADD|swap2_uu|exit1[22]~24_combout\,
	datac => \EXE|IEEE_ADD|adder_uu|Array_Of_FAs:21:full_adderi|or1|C~0_combout\,
	datad => \EXE|IEEE_ADD|swap2_uu|exit2[22]~0_combout\,
	combout => \EXE|IEEE_ADD|adder_uu|Array_Of_FAs:22:full_adderi|or1|C~0_combout\);

-- Location: LCCOMB_X38_Y17_N10
\EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:0:xor_gatej|C~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:0:xor_gatej|C~0_combout\ = (\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~161_combout\ & (!\EXE|IEEE_ADD|swap2_uu|should_swap~0_combout\)) # (!\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~161_combout\ & 
-- ((\EXE|IEEE_ADD|adder_uu|Array_Of_FAs:22:full_adderi|or1|C~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001001110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~161_combout\,
	datab => \EXE|IEEE_ADD|swap2_uu|should_swap~0_combout\,
	datac => \EXE|IEEE_ADD|adder_uu|Array_Of_FAs:22:full_adderi|or1|C~0_combout\,
	combout => \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:0:xor_gatej|C~0_combout\);

-- Location: LCCOMB_X36_Y18_N0
\EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:0:xor_gatej|C~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:0:xor_gatej|C~1_combout\ = \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~76_combout\ $ (\EXE|IEEE_ADD|swap_uu|exit1[0]~0_combout\ $ (((!\EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:0:xor_gatej|C~0_combout\ & 
-- \EXE|IEEE_ADD|Sign_computation_uu|sign_substract~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010110011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~76_combout\,
	datab => \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:0:xor_gatej|C~0_combout\,
	datac => \EXE|IEEE_ADD|Sign_computation_uu|sign_substract~combout\,
	datad => \EXE|IEEE_ADD|swap_uu|exit1[0]~0_combout\,
	combout => \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:0:xor_gatej|C~1_combout\);

-- Location: LCCOMB_X34_Y19_N30
\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[4]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[4]~11_combout\ = (\EXE|IEEE_ADD|adder_uu|Array_Of_FAs:1:full_adderi|xor1|C~combout\) # (\EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:0:xor_gatej|C~1_combout\ $ 
-- (((\EXE|IEEE_ADD|Sign_computation_uu|sign_substract~combout\ & !\EXE|IEEE_ADD|adder_uu|Array_Of_FAs:23:full_adderi|or1|C~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|Sign_computation_uu|sign_substract~combout\,
	datab => \EXE|IEEE_ADD|adder_uu|Array_Of_FAs:1:full_adderi|xor1|C~combout\,
	datac => \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:0:xor_gatej|C~1_combout\,
	datad => \EXE|IEEE_ADD|adder_uu|Array_Of_FAs:23:full_adderi|or1|C~0_combout\,
	combout => \EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[4]~11_combout\);

-- Location: LCCOMB_X34_Y19_N2
\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[4]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[4]~12_combout\ = (\EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~27_combout\ & (!\EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~7_combout\ & 
-- ((!\EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:9:full_adderi|xor1|C~combout\)))) # (!\EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~27_combout\ & (((\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[4]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~7_combout\,
	datab => \EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[4]~11_combout\,
	datac => \EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:9:full_adderi|xor1|C~combout\,
	datad => \EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~27_combout\,
	combout => \EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[4]~12_combout\);

-- Location: LCCOMB_X32_Y12_N24
\DF3|q~188\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q~188_combout\ = (\DF2|q\(1) & ((\DF2|q\(23)))) # (!\DF2|q\(1) & (\EXE|WriteDataE[28]~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|WriteDataE[28]~9_combout\,
	datab => \DF2|q\(1),
	datac => \DF2|q\(23),
	combout => \DF3|q~188_combout\);

-- Location: LCCOMB_X32_Y12_N2
\DF3|q~189\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q~189_combout\ = (\EXE|Ainput[28]~7_combout\ & ((\DF3|q[46]~37_combout\) # ((\DF3|q[46]~36_combout\ & \DF3|q~188_combout\)))) # (!\EXE|Ainput[28]~7_combout\ & (\DF3|q[46]~37_combout\ & ((\DF3|q~188_combout\) # (!\DF3|q[46]~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Ainput[28]~7_combout\,
	datab => \DF3|q[46]~36_combout\,
	datac => \DF3|q~188_combout\,
	datad => \DF3|q[46]~37_combout\,
	combout => \DF3|q~189_combout\);

-- Location: LCCOMB_X32_Y14_N2
\DF3|q~190\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q~190_combout\ = (\DF3|q[46]~36_combout\ & (((\DF3|q~189_combout\)))) # (!\DF3|q[46]~36_combout\ & ((\DF3|q~189_combout\ & ((\EXE|IEEE_ADD|Sub_and_bias_uu|exp_result[5]~10_combout\))) # (!\DF3|q~189_combout\ & (\DF3|q~187_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF3|q~187_combout\,
	datab => \EXE|IEEE_ADD|Sub_and_bias_uu|exp_result[5]~10_combout\,
	datac => \DF3|q[46]~36_combout\,
	datad => \DF3|q~189_combout\,
	combout => \DF3|q~190_combout\);

-- Location: LCFF_X32_Y14_N27
\DF3|q[68]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF3|q[68]~14_combout\,
	sdata => \DF3|q~190_combout\,
	sclr => \DF3|q[63]~167_combout\,
	sload => \DF2|ALT_INV_q\(119),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF3|q\(68));

-- Location: LCCOMB_X37_Y12_N20
\DF4|q~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF4|q~58_combout\ = (!\nreset~combout\ & \DF3|q\(68))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nreset~combout\,
	datac => \DF3|q\(68),
	combout => \DF4|q~58_combout\);

-- Location: LCFF_X37_Y12_N21
\DF4|q[35]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF4|q~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF4|q\(35));

-- Location: LCCOMB_X27_Y12_N14
\ID|register_array~65\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|register_array~65_combout\ = (!\nreset~combout\ & ((\DF4|q\(5) & (\DF4|q\(67))) # (!\DF4|q\(5) & ((\DF4|q\(35))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF4|q\(67),
	datab => \DF4|q\(5),
	datac => \nreset~combout\,
	datad => \DF4|q\(35),
	combout => \ID|register_array~65_combout\);

-- Location: LCFF_X25_Y8_N5
\ID|register_array[6][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~65_combout\,
	sload => VCC,
	ena => \ID|register_array[6][5]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[6][28]~regout\);

-- Location: LCFF_X25_Y8_N15
\ID|register_array[7][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~65_combout\,
	sload => VCC,
	ena => \ID|register_array[7][16]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[7][28]~regout\);

-- Location: LCFF_X24_Y8_N29
\ID|register_array[5][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~65_combout\,
	sload => VCC,
	ena => \ID|register_array[5][20]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[5][28]~regout\);

-- Location: LCFF_X24_Y8_N31
\ID|register_array[4][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~65_combout\,
	sload => VCC,
	ena => \ID|register_array[4][1]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[4][28]~regout\);

-- Location: LCCOMB_X24_Y8_N30
\ID|Mux3~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux3~12_combout\ = (\DF1|q\(32) & (((\DF1|q\(31))))) # (!\DF1|q\(32) & ((\DF1|q\(31) & (\ID|register_array[5][28]~regout\)) # (!\DF1|q\(31) & ((\ID|register_array[4][28]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(32),
	datab => \ID|register_array[5][28]~regout\,
	datac => \ID|register_array[4][28]~regout\,
	datad => \DF1|q\(31),
	combout => \ID|Mux3~12_combout\);

-- Location: LCCOMB_X25_Y8_N14
\ID|Mux3~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux3~13_combout\ = (\DF1|q\(32) & ((\ID|Mux3~12_combout\ & ((\ID|register_array[7][28]~regout\))) # (!\ID|Mux3~12_combout\ & (\ID|register_array[6][28]~regout\)))) # (!\DF1|q\(32) & (((\ID|Mux3~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(32),
	datab => \ID|register_array[6][28]~regout\,
	datac => \ID|register_array[7][28]~regout\,
	datad => \ID|Mux3~12_combout\,
	combout => \ID|Mux3~13_combout\);

-- Location: LCCOMB_X25_Y16_N30
\ID|Mux3~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux3~16_combout\ = (\DF1|q\(33) & (((\ID|Mux3~13_combout\) # (\DF1|q\(34))))) # (!\DF1|q\(33) & (\ID|Mux3~15_combout\ & ((!\DF1|q\(34)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux3~15_combout\,
	datab => \DF1|q\(33),
	datac => \ID|Mux3~13_combout\,
	datad => \DF1|q\(34),
	combout => \ID|Mux3~16_combout\);

-- Location: LCFF_X16_Y11_N23
\ID|register_array[8][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~65_combout\,
	sload => VCC,
	ena => \ID|register_array[8][16]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[8][28]~regout\);

-- Location: LCCOMB_X16_Y11_N22
\ID|Mux3~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux3~10_combout\ = (\DF1|q\(32) & ((\ID|register_array[10][28]~regout\) # ((\DF1|q\(31))))) # (!\DF1|q\(32) & (((\ID|register_array[8][28]~regout\ & !\DF1|q\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[10][28]~regout\,
	datab => \DF1|q\(32),
	datac => \ID|register_array[8][28]~regout\,
	datad => \DF1|q\(31),
	combout => \ID|Mux3~10_combout\);

-- Location: LCCOMB_X20_Y11_N22
\ID|Mux3~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux3~11_combout\ = (\DF1|q\(31) & ((\ID|Mux3~10_combout\ & ((\ID|register_array[11][28]~regout\))) # (!\ID|Mux3~10_combout\ & (\ID|register_array[9][28]~regout\)))) # (!\DF1|q\(31) & (((\ID|Mux3~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[9][28]~regout\,
	datab => \DF1|q\(31),
	datac => \ID|register_array[11][28]~regout\,
	datad => \ID|Mux3~10_combout\,
	combout => \ID|Mux3~11_combout\);

-- Location: LCCOMB_X25_Y16_N0
\ID|Mux3~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux3~19_combout\ = (\ID|Mux3~16_combout\ & ((\ID|Mux3~18_combout\) # ((!\DF1|q\(34))))) # (!\ID|Mux3~16_combout\ & (((\ID|Mux3~11_combout\ & \DF1|q\(34)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux3~18_combout\,
	datab => \ID|Mux3~16_combout\,
	datac => \ID|Mux3~11_combout\,
	datad => \DF1|q\(34),
	combout => \ID|Mux3~19_combout\);

-- Location: LCCOMB_X27_Y16_N24
\DF2|q~195\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF2|q~195_combout\ = (!\HU|StallF~14_combout\ & ((\DF1|q\(35) & (\ID|Mux3~9_combout\)) # (!\DF1|q\(35) & ((\ID|Mux3~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux3~9_combout\,
	datab => \HU|StallF~14_combout\,
	datac => \ID|Mux3~19_combout\,
	datad => \DF1|q\(35),
	combout => \DF2|q~195_combout\);

-- Location: LCFF_X27_Y16_N25
\DF2|q[115]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF2|q~195_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF2|q\(115));

-- Location: LCCOMB_X27_Y12_N8
\EXE|Ainput[28]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Ainput[28]~6_combout\ = (!\HU|ForwardAE\(1) & ((\EXE|Equal4~1_combout\ & ((\ResultW[28]~28_combout\))) # (!\EXE|Equal4~1_combout\ & (\DF2|q\(115)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HU|ForwardAE\(1),
	datab => \DF2|q\(115),
	datac => \EXE|Equal4~1_combout\,
	datad => \ResultW[28]~28_combout\,
	combout => \EXE|Ainput[28]~6_combout\);

-- Location: LCCOMB_X27_Y12_N18
\EXE|Ainput[28]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Ainput[28]~7_combout\ = (\EXE|Ainput[28]~6_combout\) # ((\HU|ForwardAE\(1) & \DF3|q\(68)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HU|ForwardAE\(1),
	datac => \EXE|Ainput[28]~6_combout\,
	datad => \DF3|q\(68),
	combout => \EXE|Ainput[28]~7_combout\);

-- Location: LCCOMB_X32_Y17_N28
\DF3|q~192\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q~192_combout\ = (\DF3|q~191_combout\ & ((\EXE|Add1~58_combout\) # ((!\DF3|q[46]~33_combout\)))) # (!\DF3|q~191_combout\ & (((\DF3|q[46]~33_combout\ & \EXE|IEEE_MUL|Add0~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF3|q~191_combout\,
	datab => \EXE|Add1~58_combout\,
	datac => \DF3|q[46]~33_combout\,
	datad => \EXE|IEEE_MUL|Add0~10_combout\,
	combout => \DF3|q~192_combout\);

-- Location: LCCOMB_X30_Y13_N0
\EXE|Ainput[29]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Ainput[29]~4_combout\ = (!\HU|ForwardAE\(1) & ((\EXE|Equal4~1_combout\ & (\ResultW[29]~29_combout\)) # (!\EXE|Equal4~1_combout\ & ((\DF2|q\(116))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Equal4~1_combout\,
	datab => \ResultW[29]~29_combout\,
	datac => \HU|ForwardAE\(1),
	datad => \DF2|q\(116),
	combout => \EXE|Ainput[29]~4_combout\);

-- Location: LCCOMB_X30_Y13_N18
\EXE|Ainput[29]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Ainput[29]~5_combout\ = (\EXE|Ainput[29]~4_combout\) # ((\HU|ForwardAE\(1) & \DF3|q\(69)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \HU|ForwardAE\(1),
	datac => \DF3|q\(69),
	datad => \EXE|Ainput[29]~4_combout\,
	combout => \EXE|Ainput[29]~5_combout\);

-- Location: LCCOMB_X35_Y12_N6
\DF3|q~193\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q~193_combout\ = (\DF3|q[46]~37_combout\ & (((\EXE|Ainput[29]~5_combout\) # (\EXE|Binput[29]~2_combout\)) # (!\DF3|q[46]~36_combout\))) # (!\DF3|q[46]~37_combout\ & (\DF3|q[46]~36_combout\ & (\EXE|Ainput[29]~5_combout\ & \EXE|Binput[29]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF3|q[46]~37_combout\,
	datab => \DF3|q[46]~36_combout\,
	datac => \EXE|Ainput[29]~5_combout\,
	datad => \EXE|Binput[29]~2_combout\,
	combout => \DF3|q~193_combout\);

-- Location: LCCOMB_X32_Y14_N20
\DF3|q~194\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q~194_combout\ = (\DF3|q[46]~36_combout\ & (((\DF3|q~193_combout\)))) # (!\DF3|q[46]~36_combout\ & ((\DF3|q~193_combout\ & (\EXE|IEEE_ADD|Sub_and_bias_uu|exp_result[6]~12_combout\)) # (!\DF3|q~193_combout\ & ((\DF3|q~192_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|Sub_and_bias_uu|exp_result[6]~12_combout\,
	datab => \DF3|q~192_combout\,
	datac => \DF3|q[46]~36_combout\,
	datad => \DF3|q~193_combout\,
	combout => \DF3|q~194_combout\);

-- Location: LCFF_X32_Y14_N29
\DF3|q[69]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF3|q[69]~15_combout\,
	sdata => \DF3|q~194_combout\,
	sclr => \DF3|q[63]~167_combout\,
	sload => \DF2|ALT_INV_q\(119),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF3|q\(69));

-- Location: LCCOMB_X30_Y13_N28
\DF4|q~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF4|q~60_combout\ = (\DF3|q\(69) & !\nreset~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DF3|q\(69),
	datad => \nreset~combout\,
	combout => \DF4|q~60_combout\);

-- Location: LCFF_X30_Y13_N29
\DF4|q[36]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF4|q~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF4|q\(36));

-- Location: LCCOMB_X30_Y13_N24
\ID|register_array~66\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|register_array~66_combout\ = (!\nreset~combout\ & ((\DF4|q\(5) & (\DF4|q\(68))) # (!\DF4|q\(5) & ((\DF4|q\(36))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF4|q\(68),
	datab => \DF4|q\(36),
	datac => \DF4|q\(5),
	datad => \nreset~combout\,
	combout => \ID|register_array~66_combout\);

-- Location: LCFF_X16_Y17_N21
\ID|register_array[28][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~66_combout\,
	sload => VCC,
	ena => \ID|register_array[28][13]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[28][29]~regout\);

-- Location: LCCOMB_X16_Y17_N20
\ID|Mux34~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux34~5_combout\ = (\ID|Mux34~4_combout\ & (((\ID|register_array[28][29]~regout\)) # (!\DF1|q\(29)))) # (!\ID|Mux34~4_combout\ & (\DF1|q\(29) & ((\ID|register_array[24][29]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux34~4_combout\,
	datab => \DF1|q\(29),
	datac => \ID|register_array[28][29]~regout\,
	datad => \ID|register_array[24][29]~regout\,
	combout => \ID|Mux34~5_combout\);

-- Location: LCCOMB_X22_Y17_N16
\ID|Mux34~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux34~6_combout\ = (\DF1|q\(26) & (((\DF1|q\(27))))) # (!\DF1|q\(26) & ((\DF1|q\(27) & (\ID|Mux34~3_combout\)) # (!\DF1|q\(27) & ((\ID|Mux34~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux34~3_combout\,
	datab => \ID|Mux34~5_combout\,
	datac => \DF1|q\(26),
	datad => \DF1|q\(27),
	combout => \ID|Mux34~6_combout\);

-- Location: LCFF_X25_Y14_N17
\ID|register_array[23][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~66_combout\,
	sload => VCC,
	ena => \ID|register_array[23][5]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[23][29]~regout\);

-- Location: LCFF_X26_Y14_N19
\ID|register_array[31][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~66_combout\,
	sload => VCC,
	ena => \ID|register_array[31][24]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[31][29]~regout\);

-- Location: LCCOMB_X26_Y14_N18
\ID|Mux34~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux34~8_combout\ = (\ID|Mux34~7_combout\ & (((\ID|register_array[31][29]~regout\) # (!\DF1|q\(28))))) # (!\ID|Mux34~7_combout\ & (\ID|register_array[23][29]~regout\ & ((\DF1|q\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux34~7_combout\,
	datab => \ID|register_array[23][29]~regout\,
	datac => \ID|register_array[31][29]~regout\,
	datad => \DF1|q\(28),
	combout => \ID|Mux34~8_combout\);

-- Location: LCCOMB_X22_Y17_N18
\ID|Mux34~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux34~9_combout\ = (\DF1|q\(26) & ((\ID|Mux34~6_combout\ & ((\ID|Mux34~8_combout\))) # (!\ID|Mux34~6_combout\ & (\ID|Mux34~1_combout\)))) # (!\DF1|q\(26) & (((\ID|Mux34~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux34~1_combout\,
	datab => \DF1|q\(26),
	datac => \ID|Mux34~6_combout\,
	datad => \ID|Mux34~8_combout\,
	combout => \ID|Mux34~9_combout\);

-- Location: LCCOMB_X27_Y16_N18
\DF2|q~225\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF2|q~225_combout\ = (!\HU|StallF~14_combout\ & ((\DF1|q\(30) & ((\ID|Mux34~9_combout\))) # (!\DF1|q\(30) & (\ID|Mux34~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux34~19_combout\,
	datab => \HU|StallF~14_combout\,
	datac => \ID|Mux34~9_combout\,
	datad => \DF1|q\(30),
	combout => \DF2|q~225_combout\);

-- Location: LCFF_X27_Y16_N19
\DF2|q[84]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF2|q~225_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF2|q\(84));

-- Location: LCFF_X24_Y8_N23
\ID|register_array[4][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~60_combout\,
	sload => VCC,
	ena => \ID|register_array[4][1]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[4][23]~regout\);

-- Location: LCFF_X24_Y8_N13
\ID|register_array[5][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~60_combout\,
	sload => VCC,
	ena => \ID|register_array[5][20]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[5][23]~regout\);

-- Location: LCCOMB_X24_Y8_N22
\ID|Mux8~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux8~10_combout\ = (\DF1|q\(32) & (\DF1|q\(31))) # (!\DF1|q\(32) & ((\DF1|q\(31) & ((\ID|register_array[5][23]~regout\))) # (!\DF1|q\(31) & (\ID|register_array[4][23]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(32),
	datab => \DF1|q\(31),
	datac => \ID|register_array[4][23]~regout\,
	datad => \ID|register_array[5][23]~regout\,
	combout => \ID|Mux8~10_combout\);

-- Location: LCCOMB_X25_Y8_N26
\ID|Mux8~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux8~11_combout\ = (\ID|Mux8~10_combout\ & (((\ID|register_array[7][23]~regout\) # (!\DF1|q\(32))))) # (!\ID|Mux8~10_combout\ & (\ID|register_array[6][23]~regout\ & ((\DF1|q\(32)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[6][23]~regout\,
	datab => \ID|Mux8~10_combout\,
	datac => \ID|register_array[7][23]~regout\,
	datad => \DF1|q\(32),
	combout => \ID|Mux8~11_combout\);

-- Location: LCFF_X22_Y11_N21
\ID|register_array[12][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~60_combout\,
	sload => VCC,
	ena => \ID|register_array[12][10]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[12][23]~regout\);

-- Location: LCCOMB_X22_Y11_N20
\ID|Mux8~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux8~17_combout\ = (\DF1|q\(32) & (((\DF1|q\(31))))) # (!\DF1|q\(32) & ((\DF1|q\(31) & (\ID|register_array[13][23]~regout\)) # (!\DF1|q\(31) & ((\ID|register_array[12][23]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[13][23]~regout\,
	datab => \DF1|q\(32),
	datac => \ID|register_array[12][23]~regout\,
	datad => \DF1|q\(31),
	combout => \ID|Mux8~17_combout\);

-- Location: LCCOMB_X22_Y15_N10
\ID|Mux8~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux8~18_combout\ = (\ID|Mux8~17_combout\ & ((\ID|register_array[15][23]~regout\) # ((!\DF1|q\(32))))) # (!\ID|Mux8~17_combout\ & (((\ID|register_array[14][23]~regout\ & \DF1|q\(32)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[15][23]~regout\,
	datab => \ID|Mux8~17_combout\,
	datac => \ID|register_array[14][23]~regout\,
	datad => \DF1|q\(32),
	combout => \ID|Mux8~18_combout\);

-- Location: LCCOMB_X22_Y12_N10
\ID|Mux8~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux8~19_combout\ = (\ID|Mux8~16_combout\ & (((\ID|Mux8~18_combout\) # (!\DF1|q\(33))))) # (!\ID|Mux8~16_combout\ & (\ID|Mux8~11_combout\ & ((\DF1|q\(33)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux8~16_combout\,
	datab => \ID|Mux8~11_combout\,
	datac => \ID|Mux8~18_combout\,
	datad => \DF1|q\(33),
	combout => \ID|Mux8~19_combout\);

-- Location: LCFF_X20_Y18_N13
\ID|register_array[29][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~60_combout\,
	sload => VCC,
	ena => \ID|register_array[29][19]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[29][23]~regout\);

-- Location: LCFF_X20_Y18_N19
\ID|register_array[17][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~60_combout\,
	sload => VCC,
	ena => \ID|register_array[17][18]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[17][23]~regout\);

-- Location: LCFF_X19_Y18_N15
\ID|register_array[25][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~60_combout\,
	sload => VCC,
	ena => \ID|register_array[25][6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[25][23]~regout\);

-- Location: LCCOMB_X20_Y18_N18
\ID|Mux8~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux8~0_combout\ = (\DF1|q\(34) & ((\DF1|q\(33)) # ((\ID|register_array[25][23]~regout\)))) # (!\DF1|q\(34) & (!\DF1|q\(33) & (\ID|register_array[17][23]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(34),
	datab => \DF1|q\(33),
	datac => \ID|register_array[17][23]~regout\,
	datad => \ID|register_array[25][23]~regout\,
	combout => \ID|Mux8~0_combout\);

-- Location: LCCOMB_X20_Y18_N12
\ID|Mux8~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux8~1_combout\ = (\DF1|q\(33) & ((\ID|Mux8~0_combout\ & ((\ID|register_array[29][23]~regout\))) # (!\ID|Mux8~0_combout\ & (\ID|register_array[21][23]~regout\)))) # (!\DF1|q\(33) & (((\ID|Mux8~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[21][23]~regout\,
	datab => \DF1|q\(33),
	datac => \ID|register_array[29][23]~regout\,
	datad => \ID|Mux8~0_combout\,
	combout => \ID|Mux8~1_combout\);

-- Location: LCFF_X15_Y15_N19
\ID|register_array[16][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~60_combout\,
	sload => VCC,
	ena => \ID|register_array[16][6]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[16][23]~regout\);

-- Location: LCCOMB_X15_Y15_N18
\ID|Mux8~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux8~4_combout\ = (\DF1|q\(33) & ((\ID|register_array[20][23]~regout\) # ((\DF1|q\(34))))) # (!\DF1|q\(33) & (((\ID|register_array[16][23]~regout\ & !\DF1|q\(34)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[20][23]~regout\,
	datab => \DF1|q\(33),
	datac => \ID|register_array[16][23]~regout\,
	datad => \DF1|q\(34),
	combout => \ID|Mux8~4_combout\);

-- Location: LCFF_X16_Y15_N23
\ID|register_array[28][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~60_combout\,
	sload => VCC,
	ena => \ID|register_array[28][13]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[28][23]~regout\);

-- Location: LCFF_X16_Y15_N29
\ID|register_array[24][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~60_combout\,
	sload => VCC,
	ena => \ID|register_array[24][28]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[24][23]~regout\);

-- Location: LCCOMB_X16_Y15_N22
\ID|Mux8~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux8~5_combout\ = (\DF1|q\(34) & ((\ID|Mux8~4_combout\ & (\ID|register_array[28][23]~regout\)) # (!\ID|Mux8~4_combout\ & ((\ID|register_array[24][23]~regout\))))) # (!\DF1|q\(34) & (\ID|Mux8~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(34),
	datab => \ID|Mux8~4_combout\,
	datac => \ID|register_array[28][23]~regout\,
	datad => \ID|register_array[24][23]~regout\,
	combout => \ID|Mux8~5_combout\);

-- Location: LCCOMB_X22_Y12_N24
\ID|Mux8~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux8~6_combout\ = (\DF1|q\(32) & ((\ID|Mux8~3_combout\) # ((\DF1|q\(31))))) # (!\DF1|q\(32) & (((\ID|Mux8~5_combout\ & !\DF1|q\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux8~3_combout\,
	datab => \ID|Mux8~5_combout\,
	datac => \DF1|q\(32),
	datad => \DF1|q\(31),
	combout => \ID|Mux8~6_combout\);

-- Location: LCCOMB_X22_Y12_N2
\ID|Mux8~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux8~9_combout\ = (\ID|Mux8~6_combout\ & ((\ID|Mux8~8_combout\) # ((!\DF1|q\(31))))) # (!\ID|Mux8~6_combout\ & (((\ID|Mux8~1_combout\ & \DF1|q\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux8~8_combout\,
	datab => \ID|Mux8~1_combout\,
	datac => \ID|Mux8~6_combout\,
	datad => \DF1|q\(31),
	combout => \ID|Mux8~9_combout\);

-- Location: LCCOMB_X30_Y14_N0
\DF2|q~185\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF2|q~185_combout\ = (!\HU|StallF~14_combout\ & ((\DF1|q\(35) & ((\ID|Mux8~9_combout\))) # (!\DF1|q\(35) & (\ID|Mux8~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HU|StallF~14_combout\,
	datab => \ID|Mux8~19_combout\,
	datac => \ID|Mux8~9_combout\,
	datad => \DF1|q\(35),
	combout => \DF2|q~185_combout\);

-- Location: LCFF_X30_Y14_N1
\DF2|q[110]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF2|q~185_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF2|q\(110));

-- Location: LCCOMB_X30_Y14_N8
\EXE|IEEE_ADD|exp_sub_uu|LessThan0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|exp_sub_uu|LessThan0~1_cout\ = CARRY((\DF2|q\(78) & !\DF2|q\(110)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DF2|q\(78),
	datab => \DF2|q\(110),
	datad => VCC,
	cout => \EXE|IEEE_ADD|exp_sub_uu|LessThan0~1_cout\);

-- Location: LCCOMB_X30_Y14_N10
\EXE|IEEE_ADD|exp_sub_uu|LessThan0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|exp_sub_uu|LessThan0~3_cout\ = CARRY((\DF2|q\(79) & (\DF2|q\(111) & !\EXE|IEEE_ADD|exp_sub_uu|LessThan0~1_cout\)) # (!\DF2|q\(79) & ((\DF2|q\(111)) # (!\EXE|IEEE_ADD|exp_sub_uu|LessThan0~1_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DF2|q\(79),
	datab => \DF2|q\(111),
	datad => VCC,
	cin => \EXE|IEEE_ADD|exp_sub_uu|LessThan0~1_cout\,
	cout => \EXE|IEEE_ADD|exp_sub_uu|LessThan0~3_cout\);

-- Location: LCCOMB_X30_Y14_N12
\EXE|IEEE_ADD|exp_sub_uu|LessThan0~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|exp_sub_uu|LessThan0~5_cout\ = CARRY((\DF2|q\(112) & (\DF2|q\(80) & !\EXE|IEEE_ADD|exp_sub_uu|LessThan0~3_cout\)) # (!\DF2|q\(112) & ((\DF2|q\(80)) # (!\EXE|IEEE_ADD|exp_sub_uu|LessThan0~3_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DF2|q\(112),
	datab => \DF2|q\(80),
	datad => VCC,
	cin => \EXE|IEEE_ADD|exp_sub_uu|LessThan0~3_cout\,
	cout => \EXE|IEEE_ADD|exp_sub_uu|LessThan0~5_cout\);

-- Location: LCCOMB_X30_Y14_N14
\EXE|IEEE_ADD|exp_sub_uu|LessThan0~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|exp_sub_uu|LessThan0~7_cout\ = CARRY((\DF2|q\(81) & (\DF2|q\(113) & !\EXE|IEEE_ADD|exp_sub_uu|LessThan0~5_cout\)) # (!\DF2|q\(81) & ((\DF2|q\(113)) # (!\EXE|IEEE_ADD|exp_sub_uu|LessThan0~5_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DF2|q\(81),
	datab => \DF2|q\(113),
	datad => VCC,
	cin => \EXE|IEEE_ADD|exp_sub_uu|LessThan0~5_cout\,
	cout => \EXE|IEEE_ADD|exp_sub_uu|LessThan0~7_cout\);

-- Location: LCCOMB_X30_Y14_N16
\EXE|IEEE_ADD|exp_sub_uu|LessThan0~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|exp_sub_uu|LessThan0~9_cout\ = CARRY((\DF2|q\(82) & ((!\EXE|IEEE_ADD|exp_sub_uu|LessThan0~7_cout\) # (!\DF2|q\(114)))) # (!\DF2|q\(82) & (!\DF2|q\(114) & !\EXE|IEEE_ADD|exp_sub_uu|LessThan0~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DF2|q\(82),
	datab => \DF2|q\(114),
	datad => VCC,
	cin => \EXE|IEEE_ADD|exp_sub_uu|LessThan0~7_cout\,
	cout => \EXE|IEEE_ADD|exp_sub_uu|LessThan0~9_cout\);

-- Location: LCCOMB_X30_Y14_N18
\EXE|IEEE_ADD|exp_sub_uu|LessThan0~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|exp_sub_uu|LessThan0~11_cout\ = CARRY((\DF2|q\(83) & (\DF2|q\(115) & !\EXE|IEEE_ADD|exp_sub_uu|LessThan0~9_cout\)) # (!\DF2|q\(83) & ((\DF2|q\(115)) # (!\EXE|IEEE_ADD|exp_sub_uu|LessThan0~9_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DF2|q\(83),
	datab => \DF2|q\(115),
	datad => VCC,
	cin => \EXE|IEEE_ADD|exp_sub_uu|LessThan0~9_cout\,
	cout => \EXE|IEEE_ADD|exp_sub_uu|LessThan0~11_cout\);

-- Location: LCCOMB_X30_Y14_N20
\EXE|IEEE_ADD|exp_sub_uu|LessThan0~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|exp_sub_uu|LessThan0~13_cout\ = CARRY((\DF2|q\(116) & (\DF2|q\(84) & !\EXE|IEEE_ADD|exp_sub_uu|LessThan0~11_cout\)) # (!\DF2|q\(116) & ((\DF2|q\(84)) # (!\EXE|IEEE_ADD|exp_sub_uu|LessThan0~11_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DF2|q\(116),
	datab => \DF2|q\(84),
	datad => VCC,
	cin => \EXE|IEEE_ADD|exp_sub_uu|LessThan0~11_cout\,
	cout => \EXE|IEEE_ADD|exp_sub_uu|LessThan0~13_cout\);

-- Location: LCCOMB_X30_Y14_N22
\EXE|IEEE_ADD|exp_sub_uu|LessThan0~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|exp_sub_uu|LessThan0~14_combout\ = (\DF2|q\(85) & ((\EXE|IEEE_ADD|exp_sub_uu|LessThan0~13_cout\) # (!\DF2|q\(117)))) # (!\DF2|q\(85) & (\EXE|IEEE_ADD|exp_sub_uu|LessThan0~13_cout\ & !\DF2|q\(117)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011111010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DF2|q\(85),
	datad => \DF2|q\(117),
	cin => \EXE|IEEE_ADD|exp_sub_uu|LessThan0~13_cout\,
	combout => \EXE|IEEE_ADD|exp_sub_uu|LessThan0~14_combout\);

-- Location: LCCOMB_X32_Y15_N8
\EXE|IEEE_ADD|swap_uu|exit1[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|swap_uu|exit1[0]~0_combout\ = (\EXE|IEEE_ADD|exp_sub_uu|LessThan0~14_combout\ & ((\DF2|q[55]~_Duplicate_2_regout\))) # (!\EXE|IEEE_ADD|exp_sub_uu|LessThan0~14_combout\ & (\DF2|q[87]~_Duplicate_2_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|IEEE_ADD|exp_sub_uu|LessThan0~14_combout\,
	datac => \DF2|q[87]~_Duplicate_2_regout\,
	datad => \DF2|q[55]~_Duplicate_2_regout\,
	combout => \EXE|IEEE_ADD|swap_uu|exit1[0]~0_combout\);

-- Location: LCCOMB_X36_Y18_N2
\EXE|IEEE_ADD|adder_uu|Array_Of_FAs:0:full_adderi|and2|C\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|adder_uu|Array_Of_FAs:0:full_adderi|and2|C~combout\ = (\EXE|IEEE_ADD|Sign_computation_uu|sign_substract~combout\ & ((\EXE|IEEE_ADD|swap2_uu|should_swap~0_combout\ & ((!\EXE|IEEE_ADD|swap_uu|exit1[0]~0_combout\))) # 
-- (!\EXE|IEEE_ADD|swap2_uu|should_swap~0_combout\ & (!\EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~76_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|Alignment_shifter_uu|ShiftRight0~76_combout\,
	datab => \EXE|IEEE_ADD|swap_uu|exit1[0]~0_combout\,
	datac => \EXE|IEEE_ADD|Sign_computation_uu|sign_substract~combout\,
	datad => \EXE|IEEE_ADD|swap2_uu|should_swap~0_combout\,
	combout => \EXE|IEEE_ADD|adder_uu|Array_Of_FAs:0:full_adderi|and2|C~combout\);

-- Location: LCCOMB_X36_Y20_N28
\EXE|IEEE_ADD|adder_uu|Array_Of_FAs:1:full_adderi|xor1|C\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|adder_uu|Array_Of_FAs:1:full_adderi|xor1|C~combout\ = \EXE|IEEE_ADD|swap2_uu|exit1[1]~1_combout\ $ (\EXE|IEEE_ADD|adder_uu|Array_Of_Xor:1:xor_gatej|C~combout\ $ (((\EXE|IEEE_ADD|adder_uu|Array_Of_FAs:0:full_adderi|or0|C~0_combout\) # 
-- (\EXE|IEEE_ADD|adder_uu|Array_Of_FAs:0:full_adderi|and2|C~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|adder_uu|Array_Of_FAs:0:full_adderi|or0|C~0_combout\,
	datab => \EXE|IEEE_ADD|adder_uu|Array_Of_FAs:0:full_adderi|and2|C~combout\,
	datac => \EXE|IEEE_ADD|swap2_uu|exit1[1]~1_combout\,
	datad => \EXE|IEEE_ADD|adder_uu|Array_Of_Xor:1:xor_gatej|C~combout\,
	combout => \EXE|IEEE_ADD|adder_uu|Array_Of_FAs:1:full_adderi|xor1|C~combout\);

-- Location: LCCOMB_X34_Y19_N12
\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[0]~0_combout\ = \EXE|IEEE_ADD|adder_uu|Array_Of_FAs:1:full_adderi|xor1|C~combout\ $ (((\EXE|IEEE_ADD|Sign_computation_uu|sign_substract~combout\ & (!\EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:0:xor_gatej|C~1_combout\ 
-- & !\EXE|IEEE_ADD|adder_uu|Array_Of_FAs:23:full_adderi|or1|C~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|Sign_computation_uu|sign_substract~combout\,
	datab => \EXE|IEEE_ADD|adder_uu|Array_Of_FAs:1:full_adderi|xor1|C~combout\,
	datac => \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:0:xor_gatej|C~1_combout\,
	datad => \EXE|IEEE_ADD|adder_uu|Array_Of_FAs:23:full_adderi|or1|C~0_combout\,
	combout => \EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[0]~0_combout\);

-- Location: LCCOMB_X36_Y19_N10
\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[0]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[0]~2_combout\ = (!\EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~10_combout\ & (\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[0]~0_combout\ & !\EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~10_combout\,
	datac => \EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[0]~0_combout\,
	datad => \EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~12_combout\,
	combout => \EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[0]~2_combout\);

-- Location: LCCOMB_X38_Y18_N8
\EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:7:xor_gatej|C~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:7:xor_gatej|C~0_combout\ = \EXE|IEEE_ADD|swap2_uu|exit1[7]~9_combout\ $ (\EXE|IEEE_ADD|adder_uu|Array_Of_FAs:6:full_adderi|or1|C~0_combout\ $ (\EXE|IEEE_ADD|adder_uu|Array_Of_FAs:24:full_adderi|and2|C~combout\ $ 
-- (\EXE|IEEE_ADD|swap2_uu|exit2[7]~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|swap2_uu|exit1[7]~9_combout\,
	datab => \EXE|IEEE_ADD|adder_uu|Array_Of_FAs:6:full_adderi|or1|C~0_combout\,
	datac => \EXE|IEEE_ADD|adder_uu|Array_Of_FAs:24:full_adderi|and2|C~combout\,
	datad => \EXE|IEEE_ADD|swap2_uu|exit2[7]~15_combout\,
	combout => \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:7:xor_gatej|C~0_combout\);

-- Location: LCCOMB_X37_Y19_N22
\EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:6:full_adderi|and2|C\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:6:full_adderi|and2|C~combout\ = (\EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:6:xor_gatej|C~0_combout\ & (\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[1]~1_combout\ & 
-- \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:5:xor_gatej|C~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:6:xor_gatej|C~0_combout\,
	datac => \EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[1]~1_combout\,
	datad => \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:5:xor_gatej|C~0_combout\,
	combout => \EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:6:full_adderi|and2|C~combout\);

-- Location: LCCOMB_X37_Y19_N24
\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[1]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[1]~7_combout\ = (\EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:9:xor_gatej|C~2_combout\) # ((\EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:8:xor_gatej|C~2_combout\ & (\EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:7:xor_gatej|C~0_combout\ 
-- & \EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:6:full_adderi|and2|C~combout\)) # (!\EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:8:xor_gatej|C~2_combout\ & (!\EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:7:xor_gatej|C~0_combout\ & 
-- !\EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:6:full_adderi|and2|C~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:8:xor_gatej|C~2_combout\,
	datab => \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:9:xor_gatej|C~2_combout\,
	datac => \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:7:xor_gatej|C~0_combout\,
	datad => \EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:6:full_adderi|and2|C~combout\,
	combout => \EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[1]~7_combout\);

-- Location: LCCOMB_X36_Y19_N0
\EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~18_combout\ = (\EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~1_combout\) # (!\EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~4_combout\,
	datac => \EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~1_combout\,
	combout => \EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~18_combout\);

-- Location: LCCOMB_X37_Y17_N26
\EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~23_combout\ = (\EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:17:xor_gatej|C~0_combout\) # ((\EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:16:xor_gatej|C~0_combout\ & 
-- (\EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:15:xor_gatej|C~0_combout\ & \EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:14:full_adderi|and2|C~combout\)) # (!\EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:16:xor_gatej|C~0_combout\ & 
-- (!\EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:15:xor_gatej|C~0_combout\ & !\EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:14:full_adderi|and2|C~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:16:xor_gatej|C~0_combout\,
	datab => \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:15:xor_gatej|C~0_combout\,
	datac => \EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:14:full_adderi|and2|C~combout\,
	datad => \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:17:xor_gatej|C~0_combout\,
	combout => \EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~23_combout\);

-- Location: LCCOMB_X35_Y19_N0
\EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~24_combout\ = (\EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~5_combout\ & (((!\EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~18_combout\ & \EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~23_combout\)))) # 
-- (!\EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~5_combout\ & (\EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~22_combout\,
	datab => \EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~5_combout\,
	datac => \EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~18_combout\,
	datad => \EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~23_combout\,
	combout => \EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~24_combout\);

-- Location: LCCOMB_X35_Y18_N10
\EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~25_combout\ = (\EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:19:xor_gatej|C~0_combout\ & (\EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:18:xor_gatej|C~0_combout\ & 
-- (\EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:17:full_adderi|and2|C~combout\ & \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:20:xor_gatej|C~0_combout\))) # (!\EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:19:xor_gatej|C~0_combout\ & 
-- (!\EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:20:xor_gatej|C~0_combout\ & ((!\EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:17:full_adderi|and2|C~combout\) # (!\EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:18:xor_gatej|C~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:18:xor_gatej|C~0_combout\,
	datab => \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:19:xor_gatej|C~0_combout\,
	datac => \EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:17:full_adderi|and2|C~combout\,
	datad => \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:20:xor_gatej|C~0_combout\,
	combout => \EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~25_combout\);

-- Location: LCCOMB_X35_Y19_N2
\EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~26_combout\ = (\EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~4_combout\ & (((\EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~25_combout\)))) # (!\EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~4_combout\ & 
-- (!\EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:23:full_adderi|xor1|C~combout\ & ((!\EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:24:full_adderi|xor1|C~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:23:full_adderi|xor1|C~combout\,
	datab => \EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~4_combout\,
	datac => \EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~25_combout\,
	datad => \EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:24:full_adderi|xor1|C~combout\,
	combout => \EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~26_combout\);

-- Location: LCCOMB_X35_Y19_N12
\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[1]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[1]~6_combout\ = (\EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~7_combout\ & ((\EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~24_combout\) # ((\EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~18_combout\ & 
-- \EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~18_combout\,
	datab => \EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~24_combout\,
	datac => \EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~26_combout\,
	datad => \EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~7_combout\,
	combout => \EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[1]~6_combout\);

-- Location: LCCOMB_X35_Y19_N14
\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[1]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[1]~8_combout\ = (\EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~10_combout\ & ((\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[1]~6_combout\) # ((!\EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~7_combout\ & 
-- \EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[1]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~10_combout\,
	datab => \EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~7_combout\,
	datac => \EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[1]~7_combout\,
	datad => \EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[1]~6_combout\,
	combout => \EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[1]~8_combout\);

-- Location: LCCOMB_X38_Y19_N24
\EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:2:full_adderi|and2|C\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:2:full_adderi|and2|C~combout\ = (\EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:2:xor_gatej|C~0_combout\ & !\EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:1:full_adderi|and2|C~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:2:xor_gatej|C~0_combout\,
	datad => \EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:1:full_adderi|and2|C~combout\,
	combout => \EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:2:full_adderi|and2|C~combout\);

-- Location: LCCOMB_X38_Y19_N26
\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[1]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[1]~9_combout\ = (\EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:5:xor_gatej|C~0_combout\) # ((\EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:3:xor_gatej|C~0_combout\ & 
-- (\EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:2:full_adderi|and2|C~combout\ & \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:4:xor_gatej|C~0_combout\)) # (!\EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:3:xor_gatej|C~0_combout\ & 
-- (!\EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:2:full_adderi|and2|C~combout\ & !\EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:4:xor_gatej|C~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:3:xor_gatej|C~0_combout\,
	datab => \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:5:xor_gatej|C~0_combout\,
	datac => \EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:2:full_adderi|and2|C~combout\,
	datad => \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:4:xor_gatej|C~0_combout\,
	combout => \EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[1]~9_combout\);

-- Location: LCCOMB_X35_Y19_N16
\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[1]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[1]~10_combout\ = (\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[0]~2_combout\) # ((\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[1]~8_combout\) # ((\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[2]~3_combout\ & 
-- \EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[1]~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[2]~3_combout\,
	datab => \EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[0]~2_combout\,
	datac => \EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[1]~8_combout\,
	datad => \EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[1]~9_combout\,
	combout => \EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[1]~10_combout\);

-- Location: LCCOMB_X34_Y18_N18
\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~24_combout\ = (\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[1]~10_combout\ & (((\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[0]~5_combout\ & \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~85_combout\)))) # 
-- (!\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[1]~10_combout\ & ((\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[0]~5_combout\ & (\EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:0:full_adderi|xor1|C~2_combout\)) # 
-- (!\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[0]~5_combout\ & ((\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~85_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:0:full_adderi|xor1|C~2_combout\,
	datab => \EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[1]~10_combout\,
	datac => \EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[0]~5_combout\,
	datad => \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~85_combout\,
	combout => \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~24_combout\);

-- Location: LCCOMB_X35_Y19_N10
\EXE|IEEE_ADD|NandR_uu|Add0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|NandR_uu|Add0~1_combout\ = \EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[4]~12_combout\ $ (((\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[3]~19_combout\ & \EXE|IEEE_ADD|NandR_uu|Add0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101001101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[4]~12_combout\,
	datab => \EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[3]~19_combout\,
	datac => \EXE|IEEE_ADD|NandR_uu|Add0~0_combout\,
	combout => \EXE|IEEE_ADD|NandR_uu|Add0~1_combout\);

-- Location: LCCOMB_X34_Y18_N22
\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~26_combout\ = (\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~24_combout\ & (!\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~25_combout\ & !\EXE|IEEE_ADD|NandR_uu|Add0~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~24_combout\,
	datac => \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~25_combout\,
	datad => \EXE|IEEE_ADD|NandR_uu|Add0~1_combout\,
	combout => \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~26_combout\);

-- Location: LCCOMB_X35_Y13_N24
\EXE|Mux31~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Mux31~2_combout\ = (\EXE|Ainput[0]~1_combout\ & ((\DF2|q\(2)) # ((\DF3|q[56]~4_combout\ & !\DF2|q\(3))))) # (!\EXE|Ainput[0]~1_combout\ & (\DF2|q\(2) & ((\DF3|q[56]~4_combout\) # (\DF2|q\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Ainput[0]~1_combout\,
	datab => \DF2|q\(2),
	datac => \DF3|q[56]~4_combout\,
	datad => \DF2|q\(3),
	combout => \EXE|Mux31~2_combout\);

-- Location: LCCOMB_X35_Y13_N2
\EXE|Mux31~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Mux31~3_combout\ = (\EXE|Mux31~2_combout\ & (((\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~26_combout\) # (!\DF2|q\(3))))) # (!\EXE|Mux31~2_combout\ & (\EXE|Add0~0_combout\ & ((\DF2|q\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Add0~0_combout\,
	datab => \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~26_combout\,
	datac => \EXE|Mux31~2_combout\,
	datad => \DF2|q\(3),
	combout => \EXE|Mux31~3_combout\);

-- Location: LCCOMB_X31_Y13_N4
\EXE|Ainput[20]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Ainput[20]~22_combout\ = (!\HU|ForwardAE\(1) & ((\EXE|Equal4~1_combout\ & ((\ResultW[20]~20_combout\))) # (!\EXE|Equal4~1_combout\ & (\DF2|q\(107)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HU|ForwardAE\(1),
	datab => \DF2|q\(107),
	datac => \EXE|Equal4~1_combout\,
	datad => \ResultW[20]~20_combout\,
	combout => \EXE|Ainput[20]~22_combout\);

-- Location: LCCOMB_X31_Y13_N14
\EXE|Ainput[20]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Ainput[20]~23_combout\ = (\EXE|Ainput[20]~22_combout\) # ((\DF3|q\(60) & \HU|ForwardAE\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DF3|q\(60),
	datac => \EXE|Ainput[20]~22_combout\,
	datad => \HU|ForwardAE\(1),
	combout => \EXE|Ainput[20]~23_combout\);

-- Location: LCCOMB_X25_Y12_N18
\ResultW[12]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ResultW[12]~12_combout\ = (\DF4|q\(5) & ((\DF4|q\(51)))) # (!\DF4|q\(5) & (\DF4|q\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DF4|q\(19),
	datac => \DF4|q\(5),
	datad => \DF4|q\(51),
	combout => \ResultW[12]~12_combout\);

-- Location: LCCOMB_X36_Y15_N10
\EXE|Ainput[12]~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Ainput[12]~38_combout\ = (!\HU|ForwardAE\(1) & ((\EXE|Equal4~1_combout\ & ((\ResultW[12]~12_combout\))) # (!\EXE|Equal4~1_combout\ & (\DF2|q[99]~_Duplicate_2_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF2|q[99]~_Duplicate_2_regout\,
	datab => \ResultW[12]~12_combout\,
	datac => \EXE|Equal4~1_combout\,
	datad => \HU|ForwardAE\(1),
	combout => \EXE|Ainput[12]~38_combout\);

-- Location: LCCOMB_X36_Y15_N4
\EXE|Ainput[12]~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Ainput[12]~39_combout\ = (\EXE|Ainput[12]~38_combout\) # ((\HU|ForwardAE\(1) & \DF3|q\(52)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HU|ForwardAE\(1),
	datab => \DF3|q\(52),
	datad => \EXE|Ainput[12]~38_combout\,
	combout => \EXE|Ainput[12]~39_combout\);

-- Location: LCCOMB_X36_Y14_N2
\EXE|Ainput[2]~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Ainput[2]~58_combout\ = (!\HU|ForwardAE\(1) & ((\EXE|Equal4~1_combout\ & (\ResultW[2]~2_combout\)) # (!\EXE|Equal4~1_combout\ & ((\DF2|q[89]~_Duplicate_2_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ResultW[2]~2_combout\,
	datab => \EXE|Equal4~1_combout\,
	datac => \HU|ForwardAE\(1),
	datad => \DF2|q[89]~_Duplicate_2_regout\,
	combout => \EXE|Ainput[2]~58_combout\);

-- Location: LCCOMB_X36_Y14_N20
\EXE|Ainput[2]~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Ainput[2]~59_combout\ = (\EXE|Ainput[2]~58_combout\) # ((\HU|ForwardAE\(1) & \DF3|q\(42)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HU|ForwardAE\(1),
	datab => \DF3|q\(42),
	datad => \EXE|Ainput[2]~58_combout\,
	combout => \EXE|Ainput[2]~59_combout\);

-- Location: LCCOMB_X23_Y12_N12
\ResultW[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ResultW[1]~1_combout\ = (\DF4|q\(5) & ((\DF4|q\(40)))) # (!\DF4|q\(5) & (\DF4|q\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF4|q\(8),
	datac => \DF4|q\(5),
	datad => \DF4|q\(40),
	combout => \ResultW[1]~1_combout\);

-- Location: LCCOMB_X23_Y12_N2
\EXE|Ainput[1]~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Ainput[1]~60_combout\ = (!\HU|ForwardAE\(1) & ((\EXE|Equal4~1_combout\ & ((\ResultW[1]~1_combout\))) # (!\EXE|Equal4~1_combout\ & (\DF2|q[88]~_Duplicate_2_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HU|ForwardAE\(1),
	datab => \EXE|Equal4~1_combout\,
	datac => \DF2|q[88]~_Duplicate_2_regout\,
	datad => \ResultW[1]~1_combout\,
	combout => \EXE|Ainput[1]~60_combout\);

-- Location: LCCOMB_X23_Y12_N20
\EXE|Ainput[1]~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Ainput[1]~61_combout\ = (\EXE|Ainput[1]~60_combout\) # ((\HU|ForwardAE\(1) & \DF3|q\(41)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|Ainput[1]~60_combout\,
	datac => \HU|ForwardAE\(1),
	datad => \DF3|q\(41),
	combout => \EXE|Ainput[1]~61_combout\);

-- Location: LCCOMB_X34_Y15_N10
\EXE|LessThan3~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|LessThan3~1_cout\ = CARRY((\EXE|Ainput[0]~1_combout\ & !\DF3|q[56]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Ainput[0]~1_combout\,
	datab => \DF3|q[56]~4_combout\,
	datad => VCC,
	cout => \EXE|LessThan3~1_cout\);

-- Location: LCCOMB_X34_Y15_N12
\EXE|LessThan3~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|LessThan3~3_cout\ = CARRY((\DF3|q[57]~5_combout\ & ((!\EXE|LessThan3~1_cout\) # (!\EXE|Ainput[1]~61_combout\))) # (!\DF3|q[57]~5_combout\ & (!\EXE|Ainput[1]~61_combout\ & !\EXE|LessThan3~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DF3|q[57]~5_combout\,
	datab => \EXE|Ainput[1]~61_combout\,
	datad => VCC,
	cin => \EXE|LessThan3~1_cout\,
	cout => \EXE|LessThan3~3_cout\);

-- Location: LCCOMB_X34_Y15_N14
\EXE|LessThan3~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|LessThan3~5_cout\ = CARRY((\DF3|q[58]~6_combout\ & (\EXE|Ainput[2]~59_combout\ & !\EXE|LessThan3~3_cout\)) # (!\DF3|q[58]~6_combout\ & ((\EXE|Ainput[2]~59_combout\) # (!\EXE|LessThan3~3_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DF3|q[58]~6_combout\,
	datab => \EXE|Ainput[2]~59_combout\,
	datad => VCC,
	cin => \EXE|LessThan3~3_cout\,
	cout => \EXE|LessThan3~5_cout\);

-- Location: LCCOMB_X34_Y15_N16
\EXE|LessThan3~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|LessThan3~7_cout\ = CARRY((\EXE|Binput[3]~20_combout\ & ((!\EXE|LessThan3~5_cout\) # (!\EXE|Ainput[3]~57_combout\))) # (!\EXE|Binput[3]~20_combout\ & (!\EXE|Ainput[3]~57_combout\ & !\EXE|LessThan3~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Binput[3]~20_combout\,
	datab => \EXE|Ainput[3]~57_combout\,
	datad => VCC,
	cin => \EXE|LessThan3~5_cout\,
	cout => \EXE|LessThan3~7_cout\);

-- Location: LCCOMB_X34_Y15_N18
\EXE|LessThan3~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|LessThan3~9_cout\ = CARRY((\EXE|Binput[4]~19_combout\ & (\EXE|Ainput[4]~55_combout\ & !\EXE|LessThan3~7_cout\)) # (!\EXE|Binput[4]~19_combout\ & ((\EXE|Ainput[4]~55_combout\) # (!\EXE|LessThan3~7_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Binput[4]~19_combout\,
	datab => \EXE|Ainput[4]~55_combout\,
	datad => VCC,
	cin => \EXE|LessThan3~7_cout\,
	cout => \EXE|LessThan3~9_cout\);

-- Location: LCCOMB_X34_Y15_N20
\EXE|LessThan3~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|LessThan3~11_cout\ = CARRY((\EXE|Binput[5]~18_combout\ & ((!\EXE|LessThan3~9_cout\) # (!\EXE|Ainput[5]~53_combout\))) # (!\EXE|Binput[5]~18_combout\ & (!\EXE|Ainput[5]~53_combout\ & !\EXE|LessThan3~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Binput[5]~18_combout\,
	datab => \EXE|Ainput[5]~53_combout\,
	datad => VCC,
	cin => \EXE|LessThan3~9_cout\,
	cout => \EXE|LessThan3~11_cout\);

-- Location: LCCOMB_X34_Y15_N22
\EXE|LessThan3~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|LessThan3~13_cout\ = CARRY((\EXE|Ainput[6]~51_combout\ & ((!\EXE|LessThan3~11_cout\) # (!\EXE|Binput[6]~17_combout\))) # (!\EXE|Ainput[6]~51_combout\ & (!\EXE|Binput[6]~17_combout\ & !\EXE|LessThan3~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Ainput[6]~51_combout\,
	datab => \EXE|Binput[6]~17_combout\,
	datad => VCC,
	cin => \EXE|LessThan3~11_cout\,
	cout => \EXE|LessThan3~13_cout\);

-- Location: LCCOMB_X34_Y15_N24
\EXE|LessThan3~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|LessThan3~15_cout\ = CARRY((\EXE|Ainput[7]~49_combout\ & (\DF3|q[63]~9_combout\ & !\EXE|LessThan3~13_cout\)) # (!\EXE|Ainput[7]~49_combout\ & ((\DF3|q[63]~9_combout\) # (!\EXE|LessThan3~13_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Ainput[7]~49_combout\,
	datab => \DF3|q[63]~9_combout\,
	datad => VCC,
	cin => \EXE|LessThan3~13_cout\,
	cout => \EXE|LessThan3~15_cout\);

-- Location: LCCOMB_X34_Y15_N26
\EXE|LessThan3~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|LessThan3~17_cout\ = CARRY((\EXE|Ainput[8]~47_combout\ & ((!\EXE|LessThan3~15_cout\) # (!\DF3|q[64]~10_combout\))) # (!\EXE|Ainput[8]~47_combout\ & (!\DF3|q[64]~10_combout\ & !\EXE|LessThan3~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Ainput[8]~47_combout\,
	datab => \DF3|q[64]~10_combout\,
	datad => VCC,
	cin => \EXE|LessThan3~15_cout\,
	cout => \EXE|LessThan3~17_cout\);

-- Location: LCCOMB_X34_Y15_N28
\EXE|LessThan3~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|LessThan3~19_cout\ = CARRY((\EXE|Ainput[9]~45_combout\ & (\DF3|q[65]~11_combout\ & !\EXE|LessThan3~17_cout\)) # (!\EXE|Ainput[9]~45_combout\ & ((\DF3|q[65]~11_combout\) # (!\EXE|LessThan3~17_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Ainput[9]~45_combout\,
	datab => \DF3|q[65]~11_combout\,
	datad => VCC,
	cin => \EXE|LessThan3~17_cout\,
	cout => \EXE|LessThan3~19_cout\);

-- Location: LCCOMB_X34_Y15_N30
\EXE|LessThan3~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|LessThan3~21_cout\ = CARRY((\EXE|Ainput[10]~43_combout\ & ((!\EXE|LessThan3~19_cout\) # (!\DF3|q[66]~12_combout\))) # (!\EXE|Ainput[10]~43_combout\ & (!\DF3|q[66]~12_combout\ & !\EXE|LessThan3~19_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Ainput[10]~43_combout\,
	datab => \DF3|q[66]~12_combout\,
	datad => VCC,
	cin => \EXE|LessThan3~19_cout\,
	cout => \EXE|LessThan3~21_cout\);

-- Location: LCCOMB_X34_Y14_N0
\EXE|LessThan3~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|LessThan3~23_cout\ = CARRY((\EXE|Ainput[11]~41_combout\ & (\DF3|q[67]~13_combout\ & !\EXE|LessThan3~21_cout\)) # (!\EXE|Ainput[11]~41_combout\ & ((\DF3|q[67]~13_combout\) # (!\EXE|LessThan3~21_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Ainput[11]~41_combout\,
	datab => \DF3|q[67]~13_combout\,
	datad => VCC,
	cin => \EXE|LessThan3~21_cout\,
	cout => \EXE|LessThan3~23_cout\);

-- Location: LCCOMB_X34_Y14_N2
\EXE|LessThan3~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|LessThan3~25_cout\ = CARRY((\DF3|q[68]~14_combout\ & (\EXE|Ainput[12]~39_combout\ & !\EXE|LessThan3~23_cout\)) # (!\DF3|q[68]~14_combout\ & ((\EXE|Ainput[12]~39_combout\) # (!\EXE|LessThan3~23_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DF3|q[68]~14_combout\,
	datab => \EXE|Ainput[12]~39_combout\,
	datad => VCC,
	cin => \EXE|LessThan3~23_cout\,
	cout => \EXE|LessThan3~25_cout\);

-- Location: LCCOMB_X34_Y14_N4
\EXE|LessThan3~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|LessThan3~27_cout\ = CARRY((\DF3|q[69]~15_combout\ & ((!\EXE|LessThan3~25_cout\) # (!\EXE|Ainput[13]~37_combout\))) # (!\DF3|q[69]~15_combout\ & (!\EXE|Ainput[13]~37_combout\ & !\EXE|LessThan3~25_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DF3|q[69]~15_combout\,
	datab => \EXE|Ainput[13]~37_combout\,
	datad => VCC,
	cin => \EXE|LessThan3~25_cout\,
	cout => \EXE|LessThan3~27_cout\);

-- Location: LCCOMB_X34_Y14_N6
\EXE|LessThan3~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|LessThan3~29_cout\ = CARRY((\DF3|q[70]~16_combout\ & (\EXE|Ainput[14]~35_combout\ & !\EXE|LessThan3~27_cout\)) # (!\DF3|q[70]~16_combout\ & ((\EXE|Ainput[14]~35_combout\) # (!\EXE|LessThan3~27_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DF3|q[70]~16_combout\,
	datab => \EXE|Ainput[14]~35_combout\,
	datad => VCC,
	cin => \EXE|LessThan3~27_cout\,
	cout => \EXE|LessThan3~29_cout\);

-- Location: LCCOMB_X34_Y14_N8
\EXE|LessThan3~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|LessThan3~31_cout\ = CARRY((\EXE|Ainput[15]~33_combout\ & (\EXE|Binput[15]~16_combout\ & !\EXE|LessThan3~29_cout\)) # (!\EXE|Ainput[15]~33_combout\ & ((\EXE|Binput[15]~16_combout\) # (!\EXE|LessThan3~29_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Ainput[15]~33_combout\,
	datab => \EXE|Binput[15]~16_combout\,
	datad => VCC,
	cin => \EXE|LessThan3~29_cout\,
	cout => \EXE|LessThan3~31_cout\);

-- Location: LCCOMB_X34_Y14_N10
\EXE|LessThan3~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|LessThan3~33_cout\ = CARRY((\EXE|Ainput[16]~31_combout\ & ((!\EXE|LessThan3~31_cout\) # (!\EXE|Binput[16]~15_combout\))) # (!\EXE|Ainput[16]~31_combout\ & (!\EXE|Binput[16]~15_combout\ & !\EXE|LessThan3~31_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Ainput[16]~31_combout\,
	datab => \EXE|Binput[16]~15_combout\,
	datad => VCC,
	cin => \EXE|LessThan3~31_cout\,
	cout => \EXE|LessThan3~33_cout\);

-- Location: LCCOMB_X34_Y14_N12
\EXE|LessThan3~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|LessThan3~35_cout\ = CARRY((\EXE|Binput[17]~14_combout\ & ((!\EXE|LessThan3~33_cout\) # (!\EXE|Ainput[17]~29_combout\))) # (!\EXE|Binput[17]~14_combout\ & (!\EXE|Ainput[17]~29_combout\ & !\EXE|LessThan3~33_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Binput[17]~14_combout\,
	datab => \EXE|Ainput[17]~29_combout\,
	datad => VCC,
	cin => \EXE|LessThan3~33_cout\,
	cout => \EXE|LessThan3~35_cout\);

-- Location: LCCOMB_X34_Y14_N14
\EXE|LessThan3~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|LessThan3~37_cout\ = CARRY((\EXE|Ainput[18]~27_combout\ & ((!\EXE|LessThan3~35_cout\) # (!\EXE|Binput[18]~13_combout\))) # (!\EXE|Ainput[18]~27_combout\ & (!\EXE|Binput[18]~13_combout\ & !\EXE|LessThan3~35_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Ainput[18]~27_combout\,
	datab => \EXE|Binput[18]~13_combout\,
	datad => VCC,
	cin => \EXE|LessThan3~35_cout\,
	cout => \EXE|LessThan3~37_cout\);

-- Location: LCCOMB_X34_Y14_N16
\EXE|LessThan3~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|LessThan3~39_cout\ = CARRY((\EXE|Ainput[19]~25_combout\ & (\EXE|Binput[19]~12_combout\ & !\EXE|LessThan3~37_cout\)) # (!\EXE|Ainput[19]~25_combout\ & ((\EXE|Binput[19]~12_combout\) # (!\EXE|LessThan3~37_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Ainput[19]~25_combout\,
	datab => \EXE|Binput[19]~12_combout\,
	datad => VCC,
	cin => \EXE|LessThan3~37_cout\,
	cout => \EXE|LessThan3~39_cout\);

-- Location: LCCOMB_X34_Y14_N18
\EXE|LessThan3~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|LessThan3~41_cout\ = CARRY((\EXE|Binput[20]~11_combout\ & (\EXE|Ainput[20]~23_combout\ & !\EXE|LessThan3~39_cout\)) # (!\EXE|Binput[20]~11_combout\ & ((\EXE|Ainput[20]~23_combout\) # (!\EXE|LessThan3~39_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Binput[20]~11_combout\,
	datab => \EXE|Ainput[20]~23_combout\,
	datad => VCC,
	cin => \EXE|LessThan3~39_cout\,
	cout => \EXE|LessThan3~41_cout\);

-- Location: LCCOMB_X34_Y14_N20
\EXE|LessThan3~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|LessThan3~43_cout\ = CARRY((\EXE|Binput[21]~10_combout\ & ((!\EXE|LessThan3~41_cout\) # (!\EXE|Ainput[21]~21_combout\))) # (!\EXE|Binput[21]~10_combout\ & (!\EXE|Ainput[21]~21_combout\ & !\EXE|LessThan3~41_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Binput[21]~10_combout\,
	datab => \EXE|Ainput[21]~21_combout\,
	datad => VCC,
	cin => \EXE|LessThan3~41_cout\,
	cout => \EXE|LessThan3~43_cout\);

-- Location: LCCOMB_X34_Y14_N22
\EXE|LessThan3~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|LessThan3~44_combout\ = (\EXE|Binput[22]~9_combout\ & ((!\EXE|Ainput[22]~19_combout\) # (!\EXE|LessThan3~43_cout\))) # (!\EXE|Binput[22]~9_combout\ & (!\EXE|LessThan3~43_cout\ & !\EXE|Ainput[22]~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \EXE|Binput[22]~9_combout\,
	datad => \EXE|Ainput[22]~19_combout\,
	cin => \EXE|LessThan3~43_cout\,
	combout => \EXE|LessThan3~44_combout\);

-- Location: LCCOMB_X32_Y12_N0
\EXE|Binput[30]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Binput[30]~1_combout\ = (\DF2|q\(1) & ((\DF2|q\(23)))) # (!\DF2|q\(1) & (\EXE|WriteDataE[30]~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|WriteDataE[30]~5_combout\,
	datab => \DF2|q\(1),
	datac => \DF2|q\(23),
	combout => \EXE|Binput[30]~1_combout\);

-- Location: LCCOMB_X34_Y11_N6
\EXE|Binput[24]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Binput[24]~7_combout\ = (\DF2|q\(1) & ((\DF2|q\(23)))) # (!\DF2|q\(1) & (\EXE|WriteDataE[24]~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|WriteDataE[24]~17_combout\,
	datab => \DF2|q\(23),
	datac => \DF2|q\(1),
	combout => \EXE|Binput[24]~7_combout\);

-- Location: LCCOMB_X25_Y13_N16
\DF4|q~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF4|q~48_combout\ = (\DF3|q\(63) & !\nreset~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF3|q\(63),
	datad => \nreset~combout\,
	combout => \DF4|q~48_combout\);

-- Location: LCFF_X25_Y13_N17
\DF4|q[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF4|q~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF4|q\(30));

-- Location: LCCOMB_X25_Y13_N18
\ResultW[23]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \ResultW[23]~23_combout\ = (\DF4|q\(5) & (\DF4|q\(62))) # (!\DF4|q\(5) & ((\DF4|q\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF4|q\(5),
	datab => \DF4|q\(62),
	datac => \DF4|q\(30),
	combout => \ResultW[23]~23_combout\);

-- Location: LCCOMB_X31_Y12_N2
\EXE|Ainput[23]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Ainput[23]~16_combout\ = (!\HU|ForwardAE\(1) & ((\EXE|Equal4~1_combout\ & ((\ResultW[23]~23_combout\))) # (!\EXE|Equal4~1_combout\ & (\DF2|q\(110)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF2|q\(110),
	datab => \EXE|Equal4~1_combout\,
	datac => \ResultW[23]~23_combout\,
	datad => \HU|ForwardAE\(1),
	combout => \EXE|Ainput[23]~16_combout\);

-- Location: LCCOMB_X31_Y12_N28
\EXE|Ainput[23]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Ainput[23]~17_combout\ = (\EXE|Ainput[23]~16_combout\) # ((\HU|ForwardAE\(1) & \DF3|q\(63)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \HU|ForwardAE\(1),
	datac => \DF3|q\(63),
	datad => \EXE|Ainput[23]~16_combout\,
	combout => \EXE|Ainput[23]~17_combout\);

-- Location: LCCOMB_X32_Y12_N4
\EXE|LessThan1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|LessThan1~1_cout\ = CARRY((\EXE|Binput[23]~8_combout\ & !\EXE|Ainput[23]~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Binput[23]~8_combout\,
	datab => \EXE|Ainput[23]~17_combout\,
	datad => VCC,
	cout => \EXE|LessThan1~1_cout\);

-- Location: LCCOMB_X32_Y12_N6
\EXE|LessThan1~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|LessThan1~3_cout\ = CARRY((\EXE|Ainput[24]~15_combout\ & ((!\EXE|LessThan1~1_cout\) # (!\EXE|Binput[24]~7_combout\))) # (!\EXE|Ainput[24]~15_combout\ & (!\EXE|Binput[24]~7_combout\ & !\EXE|LessThan1~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Ainput[24]~15_combout\,
	datab => \EXE|Binput[24]~7_combout\,
	datad => VCC,
	cin => \EXE|LessThan1~1_cout\,
	cout => \EXE|LessThan1~3_cout\);

-- Location: LCCOMB_X32_Y12_N8
\EXE|LessThan1~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|LessThan1~5_cout\ = CARRY((\EXE|Binput[25]~6_combout\ & ((!\EXE|LessThan1~3_cout\) # (!\EXE|Ainput[25]~13_combout\))) # (!\EXE|Binput[25]~6_combout\ & (!\EXE|Ainput[25]~13_combout\ & !\EXE|LessThan1~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Binput[25]~6_combout\,
	datab => \EXE|Ainput[25]~13_combout\,
	datad => VCC,
	cin => \EXE|LessThan1~3_cout\,
	cout => \EXE|LessThan1~5_cout\);

-- Location: LCCOMB_X32_Y12_N10
\EXE|LessThan1~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|LessThan1~7_cout\ = CARRY((\EXE|Ainput[26]~11_combout\ & ((!\EXE|LessThan1~5_cout\) # (!\EXE|Binput[26]~5_combout\))) # (!\EXE|Ainput[26]~11_combout\ & (!\EXE|Binput[26]~5_combout\ & !\EXE|LessThan1~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Ainput[26]~11_combout\,
	datab => \EXE|Binput[26]~5_combout\,
	datad => VCC,
	cin => \EXE|LessThan1~5_cout\,
	cout => \EXE|LessThan1~7_cout\);

-- Location: LCCOMB_X32_Y12_N12
\EXE|LessThan1~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|LessThan1~9_cout\ = CARRY((\EXE|Binput[27]~4_combout\ & ((!\EXE|LessThan1~7_cout\) # (!\EXE|Ainput[27]~9_combout\))) # (!\EXE|Binput[27]~4_combout\ & (!\EXE|Ainput[27]~9_combout\ & !\EXE|LessThan1~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Binput[27]~4_combout\,
	datab => \EXE|Ainput[27]~9_combout\,
	datad => VCC,
	cin => \EXE|LessThan1~7_cout\,
	cout => \EXE|LessThan1~9_cout\);

-- Location: LCCOMB_X32_Y12_N14
\EXE|LessThan1~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|LessThan1~11_cout\ = CARRY((\EXE|Ainput[28]~7_combout\ & ((!\EXE|LessThan1~9_cout\) # (!\EXE|Binput[28]~3_combout\))) # (!\EXE|Ainput[28]~7_combout\ & (!\EXE|Binput[28]~3_combout\ & !\EXE|LessThan1~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Ainput[28]~7_combout\,
	datab => \EXE|Binput[28]~3_combout\,
	datad => VCC,
	cin => \EXE|LessThan1~9_cout\,
	cout => \EXE|LessThan1~11_cout\);

-- Location: LCCOMB_X32_Y12_N16
\EXE|LessThan1~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|LessThan1~13_cout\ = CARRY((\EXE|Ainput[29]~5_combout\ & (\EXE|Binput[29]~2_combout\ & !\EXE|LessThan1~11_cout\)) # (!\EXE|Ainput[29]~5_combout\ & ((\EXE|Binput[29]~2_combout\) # (!\EXE|LessThan1~11_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Ainput[29]~5_combout\,
	datab => \EXE|Binput[29]~2_combout\,
	datad => VCC,
	cin => \EXE|LessThan1~11_cout\,
	cout => \EXE|LessThan1~13_cout\);

-- Location: LCCOMB_X32_Y12_N18
\EXE|LessThan1~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|LessThan1~14_combout\ = (\EXE|Ainput[30]~3_combout\ & ((\EXE|LessThan1~13_cout\) # (!\EXE|Binput[30]~1_combout\))) # (!\EXE|Ainput[30]~3_combout\ & (\EXE|LessThan1~13_cout\ & !\EXE|Binput[30]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011111010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Ainput[30]~3_combout\,
	datad => \EXE|Binput[30]~1_combout\,
	cin => \EXE|LessThan1~13_cout\,
	combout => \EXE|LessThan1~14_combout\);

-- Location: LCCOMB_X35_Y12_N10
\EXE|Equal6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Equal6~0_combout\ = (\EXE|Ainput[23]~17_combout\ & (\EXE|Binput[23]~8_combout\ & (\EXE|Binput[24]~7_combout\ $ (!\EXE|Ainput[24]~15_combout\)))) # (!\EXE|Ainput[23]~17_combout\ & (!\EXE|Binput[23]~8_combout\ & (\EXE|Binput[24]~7_combout\ $ 
-- (!\EXE|Ainput[24]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Ainput[23]~17_combout\,
	datab => \EXE|Binput[24]~7_combout\,
	datac => \EXE|Binput[23]~8_combout\,
	datad => \EXE|Ainput[24]~15_combout\,
	combout => \EXE|Equal6~0_combout\);

-- Location: LCCOMB_X35_Y12_N30
\EXE|Equal6~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Equal6~3_combout\ = (\EXE|Binput[30]~1_combout\ & (\EXE|Ainput[30]~3_combout\ & (\EXE|Ainput[29]~5_combout\ $ (!\EXE|Binput[29]~2_combout\)))) # (!\EXE|Binput[30]~1_combout\ & (!\EXE|Ainput[30]~3_combout\ & (\EXE|Ainput[29]~5_combout\ $ 
-- (!\EXE|Binput[29]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Binput[30]~1_combout\,
	datab => \EXE|Ainput[30]~3_combout\,
	datac => \EXE|Ainput[29]~5_combout\,
	datad => \EXE|Binput[29]~2_combout\,
	combout => \EXE|Equal6~3_combout\);

-- Location: LCCOMB_X35_Y12_N28
\EXE|Equal6~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Equal6~1_combout\ = (\EXE|Ainput[26]~11_combout\ & (\EXE|Binput[26]~5_combout\ & (\EXE|Binput[25]~6_combout\ $ (!\EXE|Ainput[25]~13_combout\)))) # (!\EXE|Ainput[26]~11_combout\ & (!\EXE|Binput[26]~5_combout\ & (\EXE|Binput[25]~6_combout\ $ 
-- (!\EXE|Ainput[25]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Ainput[26]~11_combout\,
	datab => \EXE|Binput[26]~5_combout\,
	datac => \EXE|Binput[25]~6_combout\,
	datad => \EXE|Ainput[25]~13_combout\,
	combout => \EXE|Equal6~1_combout\);

-- Location: LCCOMB_X36_Y12_N18
\EXE|Equal6~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Equal6~4_combout\ = (\EXE|Equal6~2_combout\ & (\EXE|Equal6~0_combout\ & (\EXE|Equal6~3_combout\ & \EXE|Equal6~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Equal6~2_combout\,
	datab => \EXE|Equal6~0_combout\,
	datac => \EXE|Equal6~3_combout\,
	datad => \EXE|Equal6~1_combout\,
	combout => \EXE|Equal6~4_combout\);

-- Location: LCCOMB_X36_Y12_N2
\EXE|SLT~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|SLT~0_combout\ = (\EXE|Binput[31]~0_combout\ & ((\EXE|LessThan1~14_combout\) # ((!\EXE|LessThan3~44_combout\ & \EXE|Equal6~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Binput[31]~0_combout\,
	datab => \EXE|LessThan3~44_combout\,
	datac => \EXE|LessThan1~14_combout\,
	datad => \EXE|Equal6~4_combout\,
	combout => \EXE|SLT~0_combout\);

-- Location: LCCOMB_X18_Y13_N24
\ResultW[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ResultW[0]~0_combout\ = (\DF4|q\(5) & (\DF4|q\(39))) # (!\DF4|q\(5) & ((\DF4|q\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DF4|q\(39),
	datac => \DF4|q\(7),
	datad => \DF4|q\(5),
	combout => \ResultW[0]~0_combout\);

-- Location: LCCOMB_X35_Y15_N12
\EXE|Ainput[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Ainput[0]~0_combout\ = (!\HU|ForwardAE\(1) & ((\EXE|Equal4~1_combout\ & ((\ResultW[0]~0_combout\))) # (!\EXE|Equal4~1_combout\ & (\DF2|q[87]~_Duplicate_2_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HU|ForwardAE\(1),
	datab => \EXE|Equal4~1_combout\,
	datac => \DF2|q[87]~_Duplicate_2_regout\,
	datad => \ResultW[0]~0_combout\,
	combout => \EXE|Ainput[0]~0_combout\);

-- Location: LCCOMB_X36_Y13_N26
\EXE|Ainput[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Ainput[0]~1_combout\ = (\EXE|Ainput[0]~0_combout\) # ((\HU|ForwardAE\(1) & \DF3|q\(40)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HU|ForwardAE\(1),
	datab => \DF3|q\(40),
	datad => \EXE|Ainput[0]~0_combout\,
	combout => \EXE|Ainput[0]~1_combout\);

-- Location: LCCOMB_X33_Y15_N10
\EXE|LessThan2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|LessThan2~1_cout\ = CARRY((\DF3|q[56]~4_combout\ & !\EXE|Ainput[0]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DF3|q[56]~4_combout\,
	datab => \EXE|Ainput[0]~1_combout\,
	datad => VCC,
	cout => \EXE|LessThan2~1_cout\);

-- Location: LCCOMB_X33_Y15_N12
\EXE|LessThan2~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|LessThan2~3_cout\ = CARRY((\EXE|Ainput[1]~61_combout\ & ((!\EXE|LessThan2~1_cout\) # (!\DF3|q[57]~5_combout\))) # (!\EXE|Ainput[1]~61_combout\ & (!\DF3|q[57]~5_combout\ & !\EXE|LessThan2~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Ainput[1]~61_combout\,
	datab => \DF3|q[57]~5_combout\,
	datad => VCC,
	cin => \EXE|LessThan2~1_cout\,
	cout => \EXE|LessThan2~3_cout\);

-- Location: LCCOMB_X33_Y15_N14
\EXE|LessThan2~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|LessThan2~5_cout\ = CARRY((\DF3|q[58]~6_combout\ & ((!\EXE|LessThan2~3_cout\) # (!\EXE|Ainput[2]~59_combout\))) # (!\DF3|q[58]~6_combout\ & (!\EXE|Ainput[2]~59_combout\ & !\EXE|LessThan2~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DF3|q[58]~6_combout\,
	datab => \EXE|Ainput[2]~59_combout\,
	datad => VCC,
	cin => \EXE|LessThan2~3_cout\,
	cout => \EXE|LessThan2~5_cout\);

-- Location: LCCOMB_X33_Y15_N16
\EXE|LessThan2~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|LessThan2~7_cout\ = CARRY((\EXE|Ainput[3]~57_combout\ & ((!\EXE|LessThan2~5_cout\) # (!\EXE|Binput[3]~20_combout\))) # (!\EXE|Ainput[3]~57_combout\ & (!\EXE|Binput[3]~20_combout\ & !\EXE|LessThan2~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Ainput[3]~57_combout\,
	datab => \EXE|Binput[3]~20_combout\,
	datad => VCC,
	cin => \EXE|LessThan2~5_cout\,
	cout => \EXE|LessThan2~7_cout\);

-- Location: LCCOMB_X33_Y15_N18
\EXE|LessThan2~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|LessThan2~9_cout\ = CARRY((\EXE|Ainput[4]~55_combout\ & (\EXE|Binput[4]~19_combout\ & !\EXE|LessThan2~7_cout\)) # (!\EXE|Ainput[4]~55_combout\ & ((\EXE|Binput[4]~19_combout\) # (!\EXE|LessThan2~7_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Ainput[4]~55_combout\,
	datab => \EXE|Binput[4]~19_combout\,
	datad => VCC,
	cin => \EXE|LessThan2~7_cout\,
	cout => \EXE|LessThan2~9_cout\);

-- Location: LCCOMB_X33_Y15_N20
\EXE|LessThan2~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|LessThan2~11_cout\ = CARRY((\EXE|Ainput[5]~53_combout\ & ((!\EXE|LessThan2~9_cout\) # (!\EXE|Binput[5]~18_combout\))) # (!\EXE|Ainput[5]~53_combout\ & (!\EXE|Binput[5]~18_combout\ & !\EXE|LessThan2~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Ainput[5]~53_combout\,
	datab => \EXE|Binput[5]~18_combout\,
	datad => VCC,
	cin => \EXE|LessThan2~9_cout\,
	cout => \EXE|LessThan2~11_cout\);

-- Location: LCCOMB_X33_Y15_N22
\EXE|LessThan2~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|LessThan2~13_cout\ = CARRY((\EXE|Ainput[6]~51_combout\ & (\EXE|Binput[6]~17_combout\ & !\EXE|LessThan2~11_cout\)) # (!\EXE|Ainput[6]~51_combout\ & ((\EXE|Binput[6]~17_combout\) # (!\EXE|LessThan2~11_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Ainput[6]~51_combout\,
	datab => \EXE|Binput[6]~17_combout\,
	datad => VCC,
	cin => \EXE|LessThan2~11_cout\,
	cout => \EXE|LessThan2~13_cout\);

-- Location: LCCOMB_X33_Y15_N24
\EXE|LessThan2~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|LessThan2~15_cout\ = CARRY((\DF3|q[63]~9_combout\ & (\EXE|Ainput[7]~49_combout\ & !\EXE|LessThan2~13_cout\)) # (!\DF3|q[63]~9_combout\ & ((\EXE|Ainput[7]~49_combout\) # (!\EXE|LessThan2~13_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DF3|q[63]~9_combout\,
	datab => \EXE|Ainput[7]~49_combout\,
	datad => VCC,
	cin => \EXE|LessThan2~13_cout\,
	cout => \EXE|LessThan2~15_cout\);

-- Location: LCCOMB_X33_Y15_N26
\EXE|LessThan2~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|LessThan2~17_cout\ = CARRY((\EXE|Ainput[8]~47_combout\ & (\DF3|q[64]~10_combout\ & !\EXE|LessThan2~15_cout\)) # (!\EXE|Ainput[8]~47_combout\ & ((\DF3|q[64]~10_combout\) # (!\EXE|LessThan2~15_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Ainput[8]~47_combout\,
	datab => \DF3|q[64]~10_combout\,
	datad => VCC,
	cin => \EXE|LessThan2~15_cout\,
	cout => \EXE|LessThan2~17_cout\);

-- Location: LCCOMB_X33_Y15_N28
\EXE|LessThan2~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|LessThan2~19_cout\ = CARRY((\DF3|q[65]~11_combout\ & (\EXE|Ainput[9]~45_combout\ & !\EXE|LessThan2~17_cout\)) # (!\DF3|q[65]~11_combout\ & ((\EXE|Ainput[9]~45_combout\) # (!\EXE|LessThan2~17_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DF3|q[65]~11_combout\,
	datab => \EXE|Ainput[9]~45_combout\,
	datad => VCC,
	cin => \EXE|LessThan2~17_cout\,
	cout => \EXE|LessThan2~19_cout\);

-- Location: LCCOMB_X33_Y15_N30
\EXE|LessThan2~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|LessThan2~21_cout\ = CARRY((\DF3|q[66]~12_combout\ & ((!\EXE|LessThan2~19_cout\) # (!\EXE|Ainput[10]~43_combout\))) # (!\DF3|q[66]~12_combout\ & (!\EXE|Ainput[10]~43_combout\ & !\EXE|LessThan2~19_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DF3|q[66]~12_combout\,
	datab => \EXE|Ainput[10]~43_combout\,
	datad => VCC,
	cin => \EXE|LessThan2~19_cout\,
	cout => \EXE|LessThan2~21_cout\);

-- Location: LCCOMB_X33_Y14_N0
\EXE|LessThan2~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|LessThan2~23_cout\ = CARRY((\DF3|q[67]~13_combout\ & (\EXE|Ainput[11]~41_combout\ & !\EXE|LessThan2~21_cout\)) # (!\DF3|q[67]~13_combout\ & ((\EXE|Ainput[11]~41_combout\) # (!\EXE|LessThan2~21_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DF3|q[67]~13_combout\,
	datab => \EXE|Ainput[11]~41_combout\,
	datad => VCC,
	cin => \EXE|LessThan2~21_cout\,
	cout => \EXE|LessThan2~23_cout\);

-- Location: LCCOMB_X33_Y14_N2
\EXE|LessThan2~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|LessThan2~25_cout\ = CARRY((\EXE|Ainput[12]~39_combout\ & (\DF3|q[68]~14_combout\ & !\EXE|LessThan2~23_cout\)) # (!\EXE|Ainput[12]~39_combout\ & ((\DF3|q[68]~14_combout\) # (!\EXE|LessThan2~23_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Ainput[12]~39_combout\,
	datab => \DF3|q[68]~14_combout\,
	datad => VCC,
	cin => \EXE|LessThan2~23_cout\,
	cout => \EXE|LessThan2~25_cout\);

-- Location: LCCOMB_X33_Y14_N4
\EXE|LessThan2~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|LessThan2~27_cout\ = CARRY((\DF3|q[69]~15_combout\ & (\EXE|Ainput[13]~37_combout\ & !\EXE|LessThan2~25_cout\)) # (!\DF3|q[69]~15_combout\ & ((\EXE|Ainput[13]~37_combout\) # (!\EXE|LessThan2~25_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DF3|q[69]~15_combout\,
	datab => \EXE|Ainput[13]~37_combout\,
	datad => VCC,
	cin => \EXE|LessThan2~25_cout\,
	cout => \EXE|LessThan2~27_cout\);

-- Location: LCCOMB_X33_Y14_N6
\EXE|LessThan2~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|LessThan2~29_cout\ = CARRY((\EXE|Ainput[14]~35_combout\ & (\DF3|q[70]~16_combout\ & !\EXE|LessThan2~27_cout\)) # (!\EXE|Ainput[14]~35_combout\ & ((\DF3|q[70]~16_combout\) # (!\EXE|LessThan2~27_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Ainput[14]~35_combout\,
	datab => \DF3|q[70]~16_combout\,
	datad => VCC,
	cin => \EXE|LessThan2~27_cout\,
	cout => \EXE|LessThan2~29_cout\);

-- Location: LCCOMB_X33_Y14_N8
\EXE|LessThan2~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|LessThan2~31_cout\ = CARRY((\EXE|Binput[15]~16_combout\ & (\EXE|Ainput[15]~33_combout\ & !\EXE|LessThan2~29_cout\)) # (!\EXE|Binput[15]~16_combout\ & ((\EXE|Ainput[15]~33_combout\) # (!\EXE|LessThan2~29_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Binput[15]~16_combout\,
	datab => \EXE|Ainput[15]~33_combout\,
	datad => VCC,
	cin => \EXE|LessThan2~29_cout\,
	cout => \EXE|LessThan2~31_cout\);

-- Location: LCCOMB_X33_Y14_N10
\EXE|LessThan2~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|LessThan2~33_cout\ = CARRY((\EXE|Ainput[16]~31_combout\ & (\EXE|Binput[16]~15_combout\ & !\EXE|LessThan2~31_cout\)) # (!\EXE|Ainput[16]~31_combout\ & ((\EXE|Binput[16]~15_combout\) # (!\EXE|LessThan2~31_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Ainput[16]~31_combout\,
	datab => \EXE|Binput[16]~15_combout\,
	datad => VCC,
	cin => \EXE|LessThan2~31_cout\,
	cout => \EXE|LessThan2~33_cout\);

-- Location: LCCOMB_X33_Y14_N12
\EXE|LessThan2~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|LessThan2~35_cout\ = CARRY((\EXE|Binput[17]~14_combout\ & (\EXE|Ainput[17]~29_combout\ & !\EXE|LessThan2~33_cout\)) # (!\EXE|Binput[17]~14_combout\ & ((\EXE|Ainput[17]~29_combout\) # (!\EXE|LessThan2~33_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Binput[17]~14_combout\,
	datab => \EXE|Ainput[17]~29_combout\,
	datad => VCC,
	cin => \EXE|LessThan2~33_cout\,
	cout => \EXE|LessThan2~35_cout\);

-- Location: LCCOMB_X33_Y14_N14
\EXE|LessThan2~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|LessThan2~37_cout\ = CARRY((\EXE|Ainput[18]~27_combout\ & (\EXE|Binput[18]~13_combout\ & !\EXE|LessThan2~35_cout\)) # (!\EXE|Ainput[18]~27_combout\ & ((\EXE|Binput[18]~13_combout\) # (!\EXE|LessThan2~35_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Ainput[18]~27_combout\,
	datab => \EXE|Binput[18]~13_combout\,
	datad => VCC,
	cin => \EXE|LessThan2~35_cout\,
	cout => \EXE|LessThan2~37_cout\);

-- Location: LCCOMB_X33_Y14_N16
\EXE|LessThan2~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|LessThan2~39_cout\ = CARRY((\EXE|Ainput[19]~25_combout\ & ((!\EXE|LessThan2~37_cout\) # (!\EXE|Binput[19]~12_combout\))) # (!\EXE|Ainput[19]~25_combout\ & (!\EXE|Binput[19]~12_combout\ & !\EXE|LessThan2~37_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Ainput[19]~25_combout\,
	datab => \EXE|Binput[19]~12_combout\,
	datad => VCC,
	cin => \EXE|LessThan2~37_cout\,
	cout => \EXE|LessThan2~39_cout\);

-- Location: LCCOMB_X33_Y14_N18
\EXE|LessThan2~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|LessThan2~41_cout\ = CARRY((\EXE|Ainput[20]~23_combout\ & (\EXE|Binput[20]~11_combout\ & !\EXE|LessThan2~39_cout\)) # (!\EXE|Ainput[20]~23_combout\ & ((\EXE|Binput[20]~11_combout\) # (!\EXE|LessThan2~39_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Ainput[20]~23_combout\,
	datab => \EXE|Binput[20]~11_combout\,
	datad => VCC,
	cin => \EXE|LessThan2~39_cout\,
	cout => \EXE|LessThan2~41_cout\);

-- Location: LCCOMB_X33_Y14_N20
\EXE|LessThan2~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|LessThan2~43_cout\ = CARRY((\EXE|Binput[21]~10_combout\ & (\EXE|Ainput[21]~21_combout\ & !\EXE|LessThan2~41_cout\)) # (!\EXE|Binput[21]~10_combout\ & ((\EXE|Ainput[21]~21_combout\) # (!\EXE|LessThan2~41_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Binput[21]~10_combout\,
	datab => \EXE|Ainput[21]~21_combout\,
	datad => VCC,
	cin => \EXE|LessThan2~41_cout\,
	cout => \EXE|LessThan2~43_cout\);

-- Location: LCCOMB_X33_Y14_N22
\EXE|LessThan2~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|LessThan2~44_combout\ = (\EXE|Binput[22]~9_combout\ & (!\EXE|LessThan2~43_cout\ & \EXE|Ainput[22]~19_combout\)) # (!\EXE|Binput[22]~9_combout\ & ((\EXE|Ainput[22]~19_combout\) # (!\EXE|LessThan2~43_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \EXE|Binput[22]~9_combout\,
	datad => \EXE|Ainput[22]~19_combout\,
	cin => \EXE|LessThan2~43_cout\,
	combout => \EXE|LessThan2~44_combout\);

-- Location: LCCOMB_X35_Y12_N12
\EXE|LessThan0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|LessThan0~1_cout\ = CARRY((\EXE|Ainput[23]~17_combout\ & !\EXE|Binput[23]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Ainput[23]~17_combout\,
	datab => \EXE|Binput[23]~8_combout\,
	datad => VCC,
	cout => \EXE|LessThan0~1_cout\);

-- Location: LCCOMB_X35_Y12_N14
\EXE|LessThan0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|LessThan0~3_cout\ = CARRY((\EXE|Ainput[24]~15_combout\ & (\EXE|Binput[24]~7_combout\ & !\EXE|LessThan0~1_cout\)) # (!\EXE|Ainput[24]~15_combout\ & ((\EXE|Binput[24]~7_combout\) # (!\EXE|LessThan0~1_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Ainput[24]~15_combout\,
	datab => \EXE|Binput[24]~7_combout\,
	datad => VCC,
	cin => \EXE|LessThan0~1_cout\,
	cout => \EXE|LessThan0~3_cout\);

-- Location: LCCOMB_X35_Y12_N16
\EXE|LessThan0~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|LessThan0~5_cout\ = CARRY((\EXE|Binput[25]~6_combout\ & (\EXE|Ainput[25]~13_combout\ & !\EXE|LessThan0~3_cout\)) # (!\EXE|Binput[25]~6_combout\ & ((\EXE|Ainput[25]~13_combout\) # (!\EXE|LessThan0~3_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Binput[25]~6_combout\,
	datab => \EXE|Ainput[25]~13_combout\,
	datad => VCC,
	cin => \EXE|LessThan0~3_cout\,
	cout => \EXE|LessThan0~5_cout\);

-- Location: LCCOMB_X35_Y12_N18
\EXE|LessThan0~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|LessThan0~7_cout\ = CARRY((\EXE|Ainput[26]~11_combout\ & (\EXE|Binput[26]~5_combout\ & !\EXE|LessThan0~5_cout\)) # (!\EXE|Ainput[26]~11_combout\ & ((\EXE|Binput[26]~5_combout\) # (!\EXE|LessThan0~5_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Ainput[26]~11_combout\,
	datab => \EXE|Binput[26]~5_combout\,
	datad => VCC,
	cin => \EXE|LessThan0~5_cout\,
	cout => \EXE|LessThan0~7_cout\);

-- Location: LCCOMB_X35_Y12_N20
\EXE|LessThan0~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|LessThan0~9_cout\ = CARRY((\EXE|Binput[27]~4_combout\ & (\EXE|Ainput[27]~9_combout\ & !\EXE|LessThan0~7_cout\)) # (!\EXE|Binput[27]~4_combout\ & ((\EXE|Ainput[27]~9_combout\) # (!\EXE|LessThan0~7_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Binput[27]~4_combout\,
	datab => \EXE|Ainput[27]~9_combout\,
	datad => VCC,
	cin => \EXE|LessThan0~7_cout\,
	cout => \EXE|LessThan0~9_cout\);

-- Location: LCCOMB_X35_Y12_N22
\EXE|LessThan0~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|LessThan0~11_cout\ = CARRY((\EXE|Binput[28]~3_combout\ & ((!\EXE|LessThan0~9_cout\) # (!\EXE|Ainput[28]~7_combout\))) # (!\EXE|Binput[28]~3_combout\ & (!\EXE|Ainput[28]~7_combout\ & !\EXE|LessThan0~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Binput[28]~3_combout\,
	datab => \EXE|Ainput[28]~7_combout\,
	datad => VCC,
	cin => \EXE|LessThan0~9_cout\,
	cout => \EXE|LessThan0~11_cout\);

-- Location: LCCOMB_X35_Y12_N24
\EXE|LessThan0~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|LessThan0~13_cout\ = CARRY((\EXE|Binput[29]~2_combout\ & (\EXE|Ainput[29]~5_combout\ & !\EXE|LessThan0~11_cout\)) # (!\EXE|Binput[29]~2_combout\ & ((\EXE|Ainput[29]~5_combout\) # (!\EXE|LessThan0~11_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Binput[29]~2_combout\,
	datab => \EXE|Ainput[29]~5_combout\,
	datad => VCC,
	cin => \EXE|LessThan0~11_cout\,
	cout => \EXE|LessThan0~13_cout\);

-- Location: LCCOMB_X35_Y12_N26
\EXE|LessThan0~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|LessThan0~14_combout\ = (\EXE|Ainput[30]~3_combout\ & (\EXE|LessThan0~13_cout\ & \EXE|Binput[30]~1_combout\)) # (!\EXE|Ainput[30]~3_combout\ & ((\EXE|LessThan0~13_cout\) # (\EXE|Binput[30]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \EXE|Ainput[30]~3_combout\,
	datad => \EXE|Binput[30]~1_combout\,
	cin => \EXE|LessThan0~13_cout\,
	combout => \EXE|LessThan0~14_combout\);

-- Location: LCCOMB_X36_Y12_N4
\EXE|SLT~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|SLT~1_combout\ = (\EXE|Binput[31]~0_combout\) # ((\EXE|LessThan0~14_combout\) # ((!\EXE|LessThan2~44_combout\ & \EXE|Equal6~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Binput[31]~0_combout\,
	datab => \EXE|LessThan2~44_combout\,
	datac => \EXE|LessThan0~14_combout\,
	datad => \EXE|Equal6~4_combout\,
	combout => \EXE|SLT~1_combout\);

-- Location: LCCOMB_X36_Y12_N10
\EXE|SLT~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|SLT~2_combout\ = (\EXE|SLT~0_combout\) # ((\EXE|SLT~1_combout\ & !\EXE|Ainput[31]~63_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|SLT~0_combout\,
	datac => \EXE|SLT~1_combout\,
	datad => \EXE|Ainput[31]~63_combout\,
	combout => \EXE|SLT~2_combout\);

-- Location: LCCOMB_X34_Y13_N0
\EXE|Add1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add1~0_combout\ = (\EXE|Ainput[0]~1_combout\ & ((GND) # (!\DF3|q[56]~4_combout\))) # (!\EXE|Ainput[0]~1_combout\ & (\DF3|q[56]~4_combout\ $ (GND)))
-- \EXE|Add1~1\ = CARRY((\EXE|Ainput[0]~1_combout\) # (!\DF3|q[56]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Ainput[0]~1_combout\,
	datab => \DF3|q[56]~4_combout\,
	datad => VCC,
	combout => \EXE|Add1~0_combout\,
	cout => \EXE|Add1~1\);

-- Location: LCCOMB_X35_Y13_N20
\EXE|Mux31~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Mux31~0_combout\ = (\DF2|q\(3) & (((\EXE|Add1~0_combout\) # (\DF2|q\(2))))) # (!\DF2|q\(3) & (\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~26_combout\ & ((!\DF2|q\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF2|q\(3),
	datab => \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~26_combout\,
	datac => \EXE|Add1~0_combout\,
	datad => \DF2|q\(2),
	combout => \EXE|Mux31~0_combout\);

-- Location: LCCOMB_X35_Y13_N14
\EXE|Mux31~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Mux31~1_combout\ = (\EXE|Mux31~0_combout\ & (((!\DF2|q\(2)) # (!\EXE|SLT~2_combout\)))) # (!\EXE|Mux31~0_combout\ & (\EXE|IEEE_MUL|C[0]~1_combout\ & ((\DF2|q\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_MUL|C[0]~1_combout\,
	datab => \EXE|SLT~2_combout\,
	datac => \EXE|Mux31~0_combout\,
	datad => \DF2|q\(2),
	combout => \EXE|Mux31~1_combout\);

-- Location: LCCOMB_X35_Y13_N28
\EXE|Mux31~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Mux31~4_combout\ = (!\DF2|q\(119) & ((\DF2|q\(4) & ((\EXE|Mux31~1_combout\))) # (!\DF2|q\(4) & (\EXE|Mux31~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF2|q\(119),
	datab => \EXE|Mux31~3_combout\,
	datac => \EXE|Mux31~1_combout\,
	datad => \DF2|q\(4),
	combout => \EXE|Mux31~4_combout\);

-- Location: LCCOMB_X35_Y13_N16
\EXE|Mux31~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Mux31~6_combout\ = (\EXE|Mux31~4_combout\) # ((\EXE|Mux31~5_combout\ & (!\EXE|SLT~2_combout\ & \DF2|q\(119))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Mux31~5_combout\,
	datab => \EXE|Mux31~4_combout\,
	datac => \EXE|SLT~2_combout\,
	datad => \DF2|q\(119),
	combout => \EXE|Mux31~6_combout\);

-- Location: LCFF_X35_Y13_N17
\DF3|q[40]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \EXE|Mux31~6_combout\,
	sclr => \nreset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF3|q\(40));

-- Location: LCCOMB_X36_Y13_N16
\DF3|q~208\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q~208_combout\ = (!\nreset~combout\ & ((\EXE|WriteDataE[0]~0_combout\) # ((\DF3|q\(40) & \HU|ForwardBE\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|WriteDataE[0]~0_combout\,
	datab => \DF3|q\(40),
	datac => \HU|ForwardBE\(1),
	datad => \nreset~combout\,
	combout => \DF3|q~208_combout\);

-- Location: LCFF_X36_Y13_N17
\DF3|q[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF3|q~208_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF3|q\(8));

-- Location: LCCOMB_X29_Y13_N8
\DF4|q~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF4|q~29_combout\ = (\MEM|data_memory|auto_generated|q_a\(14) & !\nreset~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MEM|data_memory|auto_generated|q_a\(14),
	datad => \nreset~combout\,
	combout => \DF4|q~29_combout\);

-- Location: LCFF_X29_Y13_N9
\DF4|q[53]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF4|q~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF4|q\(53));

-- Location: LCCOMB_X29_Y13_N20
\ResultW[14]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ResultW[14]~14_combout\ = (\DF4|q\(5) & (\DF4|q\(53))) # (!\DF4|q\(5) & ((\DF4|q\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DF4|q\(5),
	datac => \DF4|q\(53),
	datad => \DF4|q\(21),
	combout => \ResultW[14]~14_combout\);

-- Location: LCCOMB_X37_Y14_N22
\EXE|WriteDataE[14]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|WriteDataE[14]~36_combout\ = (!\HU|ForwardBE\(1) & ((\EXE|Equal2~1_combout\ & ((\ResultW[14]~14_combout\))) # (!\EXE|Equal2~1_combout\ & (\DF2|q[69]~_Duplicate_2_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Equal2~1_combout\,
	datab => \HU|ForwardBE\(1),
	datac => \DF2|q[69]~_Duplicate_2_regout\,
	datad => \ResultW[14]~14_combout\,
	combout => \EXE|WriteDataE[14]~36_combout\);

-- Location: LCCOMB_X37_Y14_N24
\EXE|WriteDataE[14]~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|WriteDataE[14]~37_combout\ = (\EXE|WriteDataE[14]~36_combout\) # ((\DF3|q\(54) & \HU|ForwardBE\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DF3|q\(54),
	datac => \HU|ForwardBE\(1),
	datad => \EXE|WriteDataE[14]~36_combout\,
	combout => \EXE|WriteDataE[14]~37_combout\);

-- Location: LCCOMB_X32_Y14_N22
\DF3|q[70]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q[70]~16_combout\ = (\DF2|q\(1) & (\DF2|q\(22))) # (!\DF2|q\(1) & ((\EXE|WriteDataE[14]~37_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF2|q\(22),
	datab => \EXE|WriteDataE[14]~37_combout\,
	datad => \DF2|q\(1),
	combout => \DF3|q[70]~16_combout\);

-- Location: LCCOMB_X33_Y18_N30
\EXE|Mux17~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Mux17~3_combout\ = (\EXE|Mux17~2_combout\) # ((\DF2|q\(3) & (!\DF2|q\(2) & \EXE|Add1~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Mux17~2_combout\,
	datab => \DF2|q\(3),
	datac => \DF2|q\(2),
	datad => \EXE|Add1~28_combout\,
	combout => \EXE|Mux17~3_combout\);

-- Location: LCCOMB_X33_Y18_N8
\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~70\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~70_combout\ = (\EXE|IEEE_ADD|NandR_uu|Add0~1_combout\ & (\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~30_combout\ & ((!\EXE|IEEE_ADD|NandR_uu|Add0~2_combout\)))) # (!\EXE|IEEE_ADD|NandR_uu|Add0~1_combout\ & 
-- (((\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~69_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|NandR_uu|Add0~1_combout\,
	datab => \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~30_combout\,
	datac => \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~69_combout\,
	datad => \EXE|IEEE_ADD|NandR_uu|Add0~2_combout\,
	combout => \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~70_combout\);

-- Location: LCCOMB_X33_Y18_N26
\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~44_combout\ = (\EXE|IEEE_ADD|NandR_uu|Add0~2_combout\ & (\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~32_combout\)) # (!\EXE|IEEE_ADD|NandR_uu|Add0~2_combout\ & ((\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~43_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|NandR_uu|Add0~2_combout\,
	datab => \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~32_combout\,
	datac => \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~43_combout\,
	combout => \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~44_combout\);

-- Location: LCCOMB_X33_Y18_N18
\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~71\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~71_combout\ = (\EXE|IEEE_ADD|NandR_uu|Add0~3_combout\ & (!\EXE|IEEE_ADD|NandR_uu|Add0~1_combout\ & ((\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~44_combout\)))) # (!\EXE|IEEE_ADD|NandR_uu|Add0~3_combout\ & 
-- (((\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~70_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|NandR_uu|Add0~1_combout\,
	datab => \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~70_combout\,
	datac => \EXE|IEEE_ADD|NandR_uu|Add0~3_combout\,
	datad => \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~44_combout\,
	combout => \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~71_combout\);

-- Location: LCCOMB_X33_Y18_N0
\EXE|Mux17~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Mux17~5_combout\ = (\EXE|Mux17~4_combout\ & ((\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~71_combout\) # ((!\DF2|q\(3))))) # (!\EXE|Mux17~4_combout\ & (((\EXE|Add0~28_combout\ & \DF2|q\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Mux17~4_combout\,
	datab => \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~71_combout\,
	datac => \EXE|Add0~28_combout\,
	datad => \DF2|q\(3),
	combout => \EXE|Mux17~5_combout\);

-- Location: LCCOMB_X33_Y18_N16
\EXE|ALU_ResultE[14]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|ALU_ResultE[14]~1_combout\ = (\EXE|ALU_ResultE[14]~0_combout\ & ((\DF2|q\(4) & (\EXE|Mux17~3_combout\)) # (!\DF2|q\(4) & ((\EXE|Mux17~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF2|q\(4),
	datab => \EXE|Mux17~3_combout\,
	datac => \EXE|ALU_ResultE[14]~0_combout\,
	datad => \EXE|Mux17~5_combout\,
	combout => \EXE|ALU_ResultE[14]~1_combout\);

-- Location: LCFF_X33_Y18_N17
\DF3|q[54]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \EXE|ALU_ResultE[14]~1_combout\,
	sclr => \nreset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF3|q\(54));

-- Location: LCCOMB_X29_Y13_N2
\DF4|q~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF4|q~30_combout\ = (\DF3|q\(54) & !\nreset~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DF3|q\(54),
	datad => \nreset~combout\,
	combout => \DF4|q~30_combout\);

-- Location: LCFF_X29_Y13_N3
\DF4|q[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF4|q~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF4|q\(21));

-- Location: LCCOMB_X29_Y13_N24
\ID|register_array~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|register_array~51_combout\ = (!\nreset~combout\ & ((\DF4|q\(5) & ((\DF4|q\(53)))) # (!\DF4|q\(5) & (\DF4|q\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF4|q\(5),
	datab => \DF4|q\(21),
	datac => \DF4|q\(53),
	datad => \nreset~combout\,
	combout => \ID|register_array~51_combout\);

-- Location: LCFF_X19_Y17_N11
\ID|register_array[26][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~51_combout\,
	sload => VCC,
	ena => \ID|register_array[26][25]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[26][14]~regout\);

-- Location: LCFF_X19_Y17_N29
\ID|register_array[18][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~51_combout\,
	sload => VCC,
	ena => \ID|register_array[18][11]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[18][14]~regout\);

-- Location: LCCOMB_X19_Y17_N10
\ID|Mux49~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux49~2_combout\ = (\DF1|q\(29) & ((\DF1|q\(28)) # ((\ID|register_array[26][14]~regout\)))) # (!\DF1|q\(29) & (!\DF1|q\(28) & ((\ID|register_array[18][14]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(29),
	datab => \DF1|q\(28),
	datac => \ID|register_array[26][14]~regout\,
	datad => \ID|register_array[18][14]~regout\,
	combout => \ID|Mux49~2_combout\);

-- Location: LCCOMB_X20_Y16_N26
\ID|Mux49~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux49~3_combout\ = (\ID|Mux49~2_combout\ & (((\ID|register_array[30][14]~regout\) # (!\DF1|q\(28))))) # (!\ID|Mux49~2_combout\ & (\ID|register_array[22][14]~regout\ & ((\DF1|q\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[22][14]~regout\,
	datab => \ID|Mux49~2_combout\,
	datac => \ID|register_array[30][14]~regout\,
	datad => \DF1|q\(28),
	combout => \ID|Mux49~3_combout\);

-- Location: LCCOMB_X16_Y13_N6
\ID|Mux49~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux49~5_combout\ = (\ID|Mux49~4_combout\ & (((\ID|register_array[28][14]~regout\)) # (!\DF1|q\(28)))) # (!\ID|Mux49~4_combout\ & (\DF1|q\(28) & (\ID|register_array[20][14]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux49~4_combout\,
	datab => \DF1|q\(28),
	datac => \ID|register_array[20][14]~regout\,
	datad => \ID|register_array[28][14]~regout\,
	combout => \ID|Mux49~5_combout\);

-- Location: LCCOMB_X21_Y12_N24
\ID|Mux49~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux49~6_combout\ = (\DF1|q\(27) & ((\ID|Mux49~3_combout\) # ((\DF1|q\(26))))) # (!\DF1|q\(27) & (((\ID|Mux49~5_combout\ & !\DF1|q\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(27),
	datab => \ID|Mux49~3_combout\,
	datac => \ID|Mux49~5_combout\,
	datad => \DF1|q\(26),
	combout => \ID|Mux49~6_combout\);

-- Location: LCFF_X19_Y14_N27
\ID|register_array[19][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~51_combout\,
	sload => VCC,
	ena => \ID|register_array[19][28]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[19][14]~regout\);

-- Location: LCFF_X25_Y14_N27
\ID|register_array[23][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~51_combout\,
	sload => VCC,
	ena => \ID|register_array[23][5]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[23][14]~regout\);

-- Location: LCCOMB_X25_Y14_N26
\ID|Mux49~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux49~7_combout\ = (\DF1|q\(29) & (((\DF1|q\(28))))) # (!\DF1|q\(29) & ((\DF1|q\(28) & ((\ID|register_array[23][14]~regout\))) # (!\DF1|q\(28) & (\ID|register_array[19][14]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(29),
	datab => \ID|register_array[19][14]~regout\,
	datac => \ID|register_array[23][14]~regout\,
	datad => \DF1|q\(28),
	combout => \ID|Mux49~7_combout\);

-- Location: LCFF_X23_Y14_N27
\ID|register_array[31][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~51_combout\,
	sload => VCC,
	ena => \ID|register_array[31][24]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[31][14]~regout\);

-- Location: LCCOMB_X23_Y14_N26
\ID|Mux49~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux49~8_combout\ = (\ID|Mux49~7_combout\ & (((\ID|register_array[31][14]~regout\) # (!\DF1|q\(29))))) # (!\ID|Mux49~7_combout\ & (\ID|register_array[27][14]~regout\ & ((\DF1|q\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[27][14]~regout\,
	datab => \ID|Mux49~7_combout\,
	datac => \ID|register_array[31][14]~regout\,
	datad => \DF1|q\(29),
	combout => \ID|Mux49~8_combout\);

-- Location: LCCOMB_X21_Y12_N2
\ID|Mux49~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux49~9_combout\ = (\DF1|q\(26) & ((\ID|Mux49~6_combout\ & ((\ID|Mux49~8_combout\))) # (!\ID|Mux49~6_combout\ & (\ID|Mux49~1_combout\)))) # (!\DF1|q\(26) & (((\ID|Mux49~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux49~1_combout\,
	datab => \DF1|q\(26),
	datac => \ID|Mux49~6_combout\,
	datad => \ID|Mux49~8_combout\,
	combout => \ID|Mux49~9_combout\);

-- Location: LCCOMB_X21_Y12_N22
\DF2|q~211\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF2|q~211_combout\ = (!\HU|StallF~14_combout\ & ((\DF1|q\(30) & ((\ID|Mux49~9_combout\))) # (!\DF1|q\(30) & (\ID|Mux49~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux49~19_combout\,
	datab => \ID|Mux49~9_combout\,
	datac => \HU|StallF~14_combout\,
	datad => \DF1|q\(30),
	combout => \DF2|q~211_combout\);

-- Location: LCFF_X31_Y15_N11
\DF2|q[69]~_Duplicate_2\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \DF2|q~211_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF2|q[69]~_Duplicate_2_regout\);

-- Location: LCCOMB_X36_Y15_N2
\EXE|IEEE_MUL|Equal1~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_MUL|Equal1~3_combout\ = (!\DF2|q[70]~_Duplicate_2_regout\ & (!\DF2|q[69]~_Duplicate_2_regout\ & (!\DF2|q[68]~_Duplicate_2_regout\ & !\DF2|q[67]~_Duplicate_2_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF2|q[70]~_Duplicate_2_regout\,
	datab => \DF2|q[69]~_Duplicate_2_regout\,
	datac => \DF2|q[68]~_Duplicate_2_regout\,
	datad => \DF2|q[67]~_Duplicate_2_regout\,
	combout => \EXE|IEEE_MUL|Equal1~3_combout\);

-- Location: LCCOMB_X35_Y15_N2
\EXE|IEEE_MUL|Equal1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_MUL|Equal1~1_combout\ = (!\DF2|q[59]~_Duplicate_2_regout\ & (!\DF2|q[62]~_Duplicate_2_regout\ & (!\DF2|q[61]~_Duplicate_2_regout\ & !\DF2|q[60]~_Duplicate_2_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF2|q[59]~_Duplicate_2_regout\,
	datab => \DF2|q[62]~_Duplicate_2_regout\,
	datac => \DF2|q[61]~_Duplicate_2_regout\,
	datad => \DF2|q[60]~_Duplicate_2_regout\,
	combout => \EXE|IEEE_MUL|Equal1~1_combout\);

-- Location: LCCOMB_X30_Y15_N6
\EXE|IEEE_MUL|Equal1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_MUL|Equal1~2_combout\ = (!\DF2|q[65]~_Duplicate_2_regout\ & (!\DF2|q[66]~_Duplicate_2_regout\ & (!\DF2|q[64]~_Duplicate_2_regout\ & !\DF2|q[63]~_Duplicate_2_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF2|q[65]~_Duplicate_2_regout\,
	datab => \DF2|q[66]~_Duplicate_2_regout\,
	datac => \DF2|q[64]~_Duplicate_2_regout\,
	datad => \DF2|q[63]~_Duplicate_2_regout\,
	combout => \EXE|IEEE_MUL|Equal1~2_combout\);

-- Location: LCCOMB_X32_Y19_N26
\EXE|IEEE_MUL|Equal1~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_MUL|Equal1~4_combout\ = (\EXE|IEEE_MUL|Equal1~0_combout\ & (\EXE|IEEE_MUL|Equal1~3_combout\ & (\EXE|IEEE_MUL|Equal1~1_combout\ & \EXE|IEEE_MUL|Equal1~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_MUL|Equal1~0_combout\,
	datab => \EXE|IEEE_MUL|Equal1~3_combout\,
	datac => \EXE|IEEE_MUL|Equal1~1_combout\,
	datad => \EXE|IEEE_MUL|Equal1~2_combout\,
	combout => \EXE|IEEE_MUL|Equal1~4_combout\);

-- Location: LCCOMB_X32_Y19_N0
\DF3|q[46]~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q[46]~40_combout\ = ((!\EXE|IEEE_MUL|Equal0~9_combout\ & ((!\EXE|IEEE_MUL|Equal1~9_combout\) # (!\EXE|IEEE_MUL|Equal1~4_combout\)))) # (!\EXE|Equal0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_MUL|Equal0~9_combout\,
	datab => \EXE|IEEE_MUL|Equal1~4_combout\,
	datac => \EXE|IEEE_MUL|Equal1~9_combout\,
	datad => \EXE|Equal0~0_combout\,
	combout => \DF3|q[46]~40_combout\);

-- Location: LCCOMB_X32_Y19_N10
\DF3|q[46]~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q[46]~41_combout\ = (\DF2|q\(2) & (\DF2|q\(3) $ (((!\DF3|q[46]~40_combout\ & \DF2|q\(4)))))) # (!\DF2|q\(2) & ((\DF2|q\(3) & (!\DF3|q[46]~40_combout\)) # (!\DF2|q\(3) & ((\DF2|q\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001101101110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF2|q\(2),
	datab => \DF3|q[46]~40_combout\,
	datac => \DF2|q\(4),
	datad => \DF2|q\(3),
	combout => \DF3|q[46]~41_combout\);

-- Location: LCCOMB_X35_Y19_N20
\DF3|q[46]~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q[46]~42_combout\ = (\DF3|q[46]~41_combout\ & ((\EXE|IEEE_ADD|NandR_uu|Add0~1_combout\) # (!\DF3|q[46]~37_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DF3|q[46]~37_combout\,
	datac => \DF3|q[46]~41_combout\,
	datad => \EXE|IEEE_ADD|NandR_uu|Add0~1_combout\,
	combout => \DF3|q[46]~42_combout\);

-- Location: LCCOMB_X35_Y14_N10
\DF3|q~243\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q~243_combout\ = (\DF3|q~55_combout\ & (\EXE|ALU_ResultE[14]~0_combout\ & (!\DF3|q[46]~42_combout\ & !\nreset~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF3|q~55_combout\,
	datab => \EXE|ALU_ResultE[14]~0_combout\,
	datac => \DF3|q[46]~42_combout\,
	datad => \nreset~combout\,
	combout => \DF3|q~243_combout\);

-- Location: LCFF_X35_Y14_N11
\DF3|q[44]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF3|q~243_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF3|q\(44));

-- Location: LCCOMB_X18_Y13_N26
\DF4|q~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF4|q~10_combout\ = (!\nreset~combout\ & \DF3|q\(44))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nreset~combout\,
	datad => \DF3|q\(44),
	combout => \DF4|q~10_combout\);

-- Location: LCFF_X18_Y13_N27
\DF4|q[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF4|q~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF4|q\(11));

-- Location: LCCOMB_X25_Y12_N0
\ResultW[4]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ResultW[4]~4_combout\ = (\DF4|q\(5) & ((\DF4|q\(43)))) # (!\DF4|q\(5) & (\DF4|q\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF4|q\(5),
	datac => \DF4|q\(11),
	datad => \DF4|q\(43),
	combout => \ResultW[4]~4_combout\);

-- Location: LCCOMB_X36_Y15_N22
\EXE|WriteDataE[4]~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|WriteDataE[4]~56_combout\ = (!\HU|ForwardBE\(1) & ((\EXE|Equal2~1_combout\ & ((\ResultW[4]~4_combout\))) # (!\EXE|Equal2~1_combout\ & (\DF2|q[59]~_Duplicate_2_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF2|q[59]~_Duplicate_2_regout\,
	datab => \ResultW[4]~4_combout\,
	datac => \HU|ForwardBE\(1),
	datad => \EXE|Equal2~1_combout\,
	combout => \EXE|WriteDataE[4]~56_combout\);

-- Location: LCCOMB_X35_Y14_N2
\EXE|WriteDataE[4]~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|WriteDataE[4]~57_combout\ = (\EXE|WriteDataE[4]~56_combout\) # ((\DF3|q\(44) & \HU|ForwardBE\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF3|q\(44),
	datab => \HU|ForwardBE\(1),
	datad => \EXE|WriteDataE[4]~56_combout\,
	combout => \EXE|WriteDataE[4]~57_combout\);

-- Location: LCCOMB_X40_Y11_N4
\DF1|q~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF1|q~15_combout\ = (\IFE|inst_memory|auto_generated|q_a\(4) & (((!\ID|Equal0~41_combout\) # (!\CTL|Equal3~0_combout\)) # (!\ID|Equal0~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Equal0~20_combout\,
	datab => \CTL|Equal3~0_combout\,
	datac => \ID|Equal0~41_combout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(4),
	combout => \DF1|q~15_combout\);

-- Location: LCFF_X40_Y11_N5
\DF1|q[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF1|q~15_combout\,
	ena => \DF1|q[21]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF1|q\(14));

-- Location: LCCOMB_X35_Y14_N16
\DF2|q~157\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF2|q~157_combout\ = (\DF1|q\(14) & !\HU|StallF~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DF1|q\(14),
	datac => \HU|StallF~14_combout\,
	combout => \DF2|q~157_combout\);

-- Location: LCFF_X35_Y14_N17
\DF2|q[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF2|q~157_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF2|q\(12));

-- Location: LCCOMB_X35_Y14_N12
\EXE|Binput[4]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Binput[4]~19_combout\ = (\DF2|q\(1) & ((\DF2|q\(12)))) # (!\DF2|q\(1) & (\EXE|WriteDataE[4]~57_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|WriteDataE[4]~57_combout\,
	datac => \DF2|q\(12),
	datad => \DF2|q\(1),
	combout => \EXE|Binput[4]~19_combout\);

-- Location: LCCOMB_X33_Y16_N2
\DF3|q~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q~57_combout\ = (\DF3|q~56_combout\ & ((\EXE|Add1~10_combout\) # ((\EXE|Equal0~0_combout\)))) # (!\DF3|q~56_combout\ & (((!\EXE|Equal0~0_combout\ & \EXE|Add0~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF3|q~56_combout\,
	datab => \EXE|Add1~10_combout\,
	datac => \EXE|Equal0~0_combout\,
	datad => \EXE|Add0~10_combout\,
	combout => \DF3|q~57_combout\);

-- Location: LCCOMB_X35_Y14_N18
\DF3|q~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q~60_combout\ = (\DF3|q~59_combout\ & ((\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~41_combout\) # ((\DF3|q[46]~36_combout\)))) # (!\DF3|q~59_combout\ & (((!\DF3|q[46]~36_combout\ & \DF3|q~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~41_combout\,
	datab => \DF3|q~59_combout\,
	datac => \DF3|q[46]~36_combout\,
	datad => \DF3|q~57_combout\,
	combout => \DF3|q~60_combout\);

-- Location: LCCOMB_X35_Y14_N20
\DF3|q~244\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q~244_combout\ = (!\nreset~combout\ & (\DF3|q~60_combout\ & (!\DF3|q[46]~42_combout\ & \EXE|ALU_ResultE[14]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nreset~combout\,
	datab => \DF3|q~60_combout\,
	datac => \DF3|q[46]~42_combout\,
	datad => \EXE|ALU_ResultE[14]~0_combout\,
	combout => \DF3|q~244_combout\);

-- Location: LCFF_X35_Y14_N21
\DF3|q[45]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF3|q~244_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF3|q\(45));

-- Location: LCCOMB_X30_Y12_N26
\DF4|q~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF4|q~12_combout\ = (\DF3|q\(45) & !\nreset~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DF3|q\(45),
	datad => \nreset~combout\,
	combout => \DF4|q~12_combout\);

-- Location: LCFF_X30_Y12_N27
\DF4|q[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF4|q~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF4|q\(12));

-- Location: LCCOMB_X30_Y12_N18
\ID|register_array~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|register_array~42_combout\ = (!\nreset~combout\ & ((\DF4|q\(5) & (\DF4|q\(44))) # (!\DF4|q\(5) & ((\DF4|q\(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF4|q\(44),
	datab => \DF4|q\(12),
	datac => \DF4|q\(5),
	datad => \nreset~combout\,
	combout => \ID|register_array~42_combout\);

-- Location: LCFF_X26_Y10_N9
\ID|register_array[6][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~42_combout\,
	sload => VCC,
	ena => \ID|register_array[6][5]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[6][5]~regout\);

-- Location: LCCOMB_X26_Y10_N10
\ID|Mux58~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux58~11_combout\ = (\ID|Mux58~10_combout\ & (((\ID|register_array[7][5]~regout\) # (!\DF1|q\(27))))) # (!\ID|Mux58~10_combout\ & (\ID|register_array[6][5]~regout\ & ((\DF1|q\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux58~10_combout\,
	datab => \ID|register_array[6][5]~regout\,
	datac => \ID|register_array[7][5]~regout\,
	datad => \DF1|q\(27),
	combout => \ID|Mux58~11_combout\);

-- Location: LCFF_X30_Y12_N19
\ID|register_array[15][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \ID|register_array~42_combout\,
	ena => \ID|register_array[15][11]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[15][5]~regout\);

-- Location: LCFF_X22_Y9_N5
\ID|register_array[14][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~42_combout\,
	sload => VCC,
	ena => \ID|register_array[14][24]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[14][5]~regout\);

-- Location: LCCOMB_X22_Y9_N14
\ID|Mux58~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux58~18_combout\ = (\ID|Mux58~17_combout\ & ((\ID|register_array[15][5]~regout\) # ((!\DF1|q\(27))))) # (!\ID|Mux58~17_combout\ & (((\ID|register_array[14][5]~regout\ & \DF1|q\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux58~17_combout\,
	datab => \ID|register_array[15][5]~regout\,
	datac => \ID|register_array[14][5]~regout\,
	datad => \DF1|q\(27),
	combout => \ID|Mux58~18_combout\);

-- Location: LCCOMB_X22_Y9_N0
\ID|Mux58~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux58~19_combout\ = (\ID|Mux58~16_combout\ & (((\ID|Mux58~18_combout\) # (!\DF1|q\(28))))) # (!\ID|Mux58~16_combout\ & (\ID|Mux58~11_combout\ & ((\DF1|q\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux58~16_combout\,
	datab => \ID|Mux58~11_combout\,
	datac => \ID|Mux58~18_combout\,
	datad => \DF1|q\(28),
	combout => \ID|Mux58~19_combout\);

-- Location: LCCOMB_X22_Y9_N18
\ID|Mux58~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux58~20_combout\ = (\DF1|q\(30) & ((\ID|Mux58~9_combout\))) # (!\DF1|q\(30) & (\ID|Mux58~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(30),
	datab => \ID|Mux58~19_combout\,
	datac => \ID|Mux58~9_combout\,
	combout => \ID|Mux58~20_combout\);

-- Location: LCCOMB_X18_Y10_N26
\ID|Mux26~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux26~20_combout\ = (\DF1|q\(35) & (\ID|Mux26~9_combout\)) # (!\DF1|q\(35) & ((\ID|Mux26~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID|Mux26~9_combout\,
	datac => \ID|Mux26~19_combout\,
	datad => \DF1|q\(35),
	combout => \ID|Mux26~20_combout\);

-- Location: LCCOMB_X26_Y9_N16
\ID|muxEqua1[5]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|muxEqua1[5]~5_combout\ = (\HU|ForwardAD~3_combout\ & ((\DF3|q\(45)))) # (!\HU|ForwardAD~3_combout\ & (\ID|Mux26~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HU|ForwardAD~3_combout\,
	datac => \ID|Mux26~20_combout\,
	datad => \DF3|q\(45),
	combout => \ID|muxEqua1[5]~5_combout\);

-- Location: LCCOMB_X26_Y9_N26
\ID|Equal0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Equal0~6_combout\ = \ID|muxEqua1[5]~5_combout\ $ (((\HU|ForwardBD~3_combout\ & ((\DF3|q\(45)))) # (!\HU|ForwardBD~3_combout\ & (\ID|Mux58~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111010110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HU|ForwardBD~3_combout\,
	datab => \ID|Mux58~20_combout\,
	datac => \ID|muxEqua1[5]~5_combout\,
	datad => \DF3|q\(45),
	combout => \ID|Equal0~6_combout\);

-- Location: LCCOMB_X32_Y10_N8
\HU|Equal8~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \HU|Equal8~0_combout\ = (!\DF1|q\(28) & (!\DF1|q\(27) & (!\DF1|q\(29) & !\DF1|q\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(28),
	datab => \DF1|q\(27),
	datac => \DF1|q\(29),
	datad => \DF1|q\(26),
	combout => \HU|Equal8~0_combout\);

-- Location: LCCOMB_X32_Y10_N2
\HU|ForwardBD~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \HU|ForwardBD~0_combout\ = (\DF3|q\(4) & (\DF1|q\(27) & (\DF3|q\(3) $ (!\DF1|q\(26))))) # (!\DF3|q\(4) & (!\DF1|q\(27) & (\DF3|q\(3) $ (!\DF1|q\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF3|q\(4),
	datab => \DF3|q\(3),
	datac => \DF1|q\(27),
	datad => \DF1|q\(26),
	combout => \HU|ForwardBD~0_combout\);

-- Location: LCCOMB_X32_Y10_N30
\HU|ForwardBD~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \HU|ForwardBD~2_combout\ = (\HU|ForwardBD~1_combout\ & (\HU|ForwardBD~0_combout\ & (\DF3|q\(7) $ (!\DF1|q\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HU|ForwardBD~1_combout\,
	datab => \DF3|q\(7),
	datac => \DF1|q\(30),
	datad => \HU|ForwardBD~0_combout\,
	combout => \HU|ForwardBD~2_combout\);

-- Location: LCCOMB_X32_Y10_N10
\HU|ForwardBD~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \HU|ForwardBD~3_combout\ = (\DF3|q\(2) & (\HU|ForwardBD~2_combout\ & ((\DF1|q\(30)) # (!\HU|Equal8~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF3|q\(2),
	datab => \HU|Equal8~0_combout\,
	datac => \DF1|q\(30),
	datad => \HU|ForwardBD~2_combout\,
	combout => \HU|ForwardBD~3_combout\);

-- Location: LCCOMB_X21_Y9_N20
\ID|Mux57~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux57~20_combout\ = (\DF1|q\(30) & (\ID|Mux57~9_combout\)) # (!\DF1|q\(30) & ((\ID|Mux57~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux57~9_combout\,
	datab => \ID|Mux57~19_combout\,
	datac => \DF1|q\(30),
	combout => \ID|Mux57~20_combout\);

-- Location: LCCOMB_X26_Y9_N30
\ID|Equal0~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Equal0~7_combout\ = \ID|muxEqua1[6]~6_combout\ $ (((\HU|ForwardBD~3_combout\ & (\DF3|q\(46))) # (!\HU|ForwardBD~3_combout\ & ((\ID|Mux57~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010101101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|muxEqua1[6]~6_combout\,
	datab => \DF3|q\(46),
	datac => \HU|ForwardBD~3_combout\,
	datad => \ID|Mux57~20_combout\,
	combout => \ID|Equal0~7_combout\);

-- Location: LCCOMB_X22_Y9_N20
\ID|Mux59~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux59~20_combout\ = (\DF1|q\(30) & ((\ID|Mux59~9_combout\))) # (!\DF1|q\(30) & (\ID|Mux59~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(30),
	datab => \ID|Mux59~19_combout\,
	datad => \ID|Mux59~9_combout\,
	combout => \ID|Mux59~20_combout\);

-- Location: LCCOMB_X19_Y9_N12
\ID|Mux27~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux27~20_combout\ = (\DF1|q\(35) & ((\ID|Mux27~9_combout\))) # (!\DF1|q\(35) & (\ID|Mux27~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID|Mux27~19_combout\,
	datac => \DF1|q\(35),
	datad => \ID|Mux27~9_combout\,
	combout => \ID|Mux27~20_combout\);

-- Location: LCCOMB_X35_Y14_N24
\ID|muxEqua1[4]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|muxEqua1[4]~4_combout\ = (\HU|ForwardAD~3_combout\ & ((\DF3|q\(44)))) # (!\HU|ForwardAD~3_combout\ & (\ID|Mux27~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HU|ForwardAD~3_combout\,
	datac => \ID|Mux27~20_combout\,
	datad => \DF3|q\(44),
	combout => \ID|muxEqua1[4]~4_combout\);

-- Location: LCCOMB_X35_Y14_N26
\ID|Equal0~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Equal0~5_combout\ = \ID|muxEqua1[4]~4_combout\ $ (((\HU|ForwardBD~3_combout\ & ((\DF3|q\(44)))) # (!\HU|ForwardBD~3_combout\ & (\ID|Mux59~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111010110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HU|ForwardBD~3_combout\,
	datab => \ID|Mux59~20_combout\,
	datac => \ID|muxEqua1[4]~4_combout\,
	datad => \DF3|q\(44),
	combout => \ID|Equal0~5_combout\);

-- Location: LCCOMB_X26_Y9_N12
\ID|Equal0~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Equal0~9_combout\ = (!\ID|Equal0~8_combout\ & (!\ID|Equal0~6_combout\ & (!\ID|Equal0~7_combout\ & !\ID|Equal0~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Equal0~8_combout\,
	datab => \ID|Equal0~6_combout\,
	datac => \ID|Equal0~7_combout\,
	datad => \ID|Equal0~5_combout\,
	combout => \ID|Equal0~9_combout\);

-- Location: LCCOMB_X21_Y11_N16
\HU|Equal6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \HU|Equal6~0_combout\ = (!\DF1|q\(31) & (!\DF1|q\(32) & (!\DF1|q\(33) & !\DF1|q\(34))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(31),
	datab => \DF1|q\(32),
	datac => \DF1|q\(33),
	datad => \DF1|q\(34),
	combout => \HU|Equal6~0_combout\);

-- Location: LCCOMB_X32_Y10_N6
\HU|ForwardAD~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \HU|ForwardAD~3_combout\ = (\HU|ForwardAD~2_combout\ & (\DF3|q\(2) & ((\DF1|q\(35)) # (!\HU|Equal6~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HU|ForwardAD~2_combout\,
	datab => \HU|Equal6~0_combout\,
	datac => \DF3|q\(2),
	datad => \DF1|q\(35),
	combout => \HU|ForwardAD~3_combout\);

-- Location: LCCOMB_X25_Y17_N14
\ID|Mux29~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux29~20_combout\ = (\DF1|q\(35) & (\ID|Mux29~9_combout\)) # (!\DF1|q\(35) & ((\ID|Mux29~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID|Mux29~9_combout\,
	datac => \DF1|q\(35),
	datad => \ID|Mux29~19_combout\,
	combout => \ID|Mux29~20_combout\);

-- Location: LCCOMB_X26_Y9_N8
\ID|muxEqua1[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|muxEqua1[2]~2_combout\ = (\HU|ForwardAD~3_combout\ & (\DF3|q\(42))) # (!\HU|ForwardAD~3_combout\ & ((\ID|Mux29~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DF3|q\(42),
	datac => \HU|ForwardAD~3_combout\,
	datad => \ID|Mux29~20_combout\,
	combout => \ID|muxEqua1[2]~2_combout\);

-- Location: LCCOMB_X20_Y9_N8
\ID|Mux61~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux61~20_combout\ = (\DF1|q\(30) & ((\ID|Mux61~9_combout\))) # (!\DF1|q\(30) & (\ID|Mux61~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux61~19_combout\,
	datab => \ID|Mux61~9_combout\,
	datad => \DF1|q\(30),
	combout => \ID|Mux61~20_combout\);

-- Location: LCCOMB_X26_Y9_N2
\ID|Equal0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Equal0~2_combout\ = \ID|muxEqua1[2]~2_combout\ $ (((\HU|ForwardBD~3_combout\ & (\DF3|q\(42))) # (!\HU|ForwardBD~3_combout\ & ((\ID|Mux61~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100101101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HU|ForwardBD~3_combout\,
	datab => \ID|muxEqua1[2]~2_combout\,
	datac => \DF3|q\(42),
	datad => \ID|Mux61~20_combout\,
	combout => \ID|Equal0~2_combout\);

-- Location: LCCOMB_X19_Y9_N16
\ID|Mux28~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux28~20_combout\ = (\DF1|q\(35) & (\ID|Mux28~9_combout\)) # (!\DF1|q\(35) & ((\ID|Mux28~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID|Mux28~9_combout\,
	datac => \DF1|q\(35),
	datad => \ID|Mux28~19_combout\,
	combout => \ID|Mux28~20_combout\);

-- Location: LCCOMB_X29_Y9_N16
\ID|muxEqua1[3]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|muxEqua1[3]~3_combout\ = (\HU|ForwardAD~3_combout\ & ((\DF3|q\(43)))) # (!\HU|ForwardAD~3_combout\ & (\ID|Mux28~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \HU|ForwardAD~3_combout\,
	datac => \ID|Mux28~20_combout\,
	datad => \DF3|q\(43),
	combout => \ID|muxEqua1[3]~3_combout\);

-- Location: LCCOMB_X26_Y9_N4
\ID|Equal0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Equal0~3_combout\ = \ID|muxEqua1[3]~3_combout\ $ (((\HU|ForwardBD~3_combout\ & ((\DF3|q\(43)))) # (!\HU|ForwardBD~3_combout\ & (\ID|Mux60~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011011000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux60~20_combout\,
	datab => \ID|muxEqua1[3]~3_combout\,
	datac => \HU|ForwardBD~3_combout\,
	datad => \DF3|q\(43),
	combout => \ID|Equal0~3_combout\);

-- Location: LCCOMB_X23_Y15_N8
\ID|Mux31~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux31~20_combout\ = (\DF1|q\(35) & (\ID|Mux31~9_combout\)) # (!\DF1|q\(35) & ((\ID|Mux31~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(35),
	datac => \ID|Mux31~9_combout\,
	datad => \ID|Mux31~19_combout\,
	combout => \ID|Mux31~20_combout\);

-- Location: LCCOMB_X26_Y9_N0
\ID|muxEqua1[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|muxEqua1[0]~0_combout\ = (\HU|ForwardAD~3_combout\ & (\DF3|q\(40))) # (!\HU|ForwardAD~3_combout\ & ((\ID|Mux31~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DF3|q\(40),
	datac => \HU|ForwardAD~3_combout\,
	datad => \ID|Mux31~20_combout\,
	combout => \ID|muxEqua1[0]~0_combout\);

-- Location: LCCOMB_X23_Y7_N10
\ID|Mux63~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux63~20_combout\ = (\DF1|q\(30) & (\ID|Mux63~9_combout\)) # (!\DF1|q\(30) & ((\ID|Mux63~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID|Mux63~9_combout\,
	datac => \ID|Mux63~19_combout\,
	datad => \DF1|q\(30),
	combout => \ID|Mux63~20_combout\);

-- Location: LCCOMB_X26_Y9_N10
\ID|Equal0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Equal0~0_combout\ = \ID|muxEqua1[0]~0_combout\ $ (((\HU|ForwardBD~3_combout\ & (\DF3|q\(40))) # (!\HU|ForwardBD~3_combout\ & ((\ID|Mux63~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100101101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HU|ForwardBD~3_combout\,
	datab => \ID|muxEqua1[0]~0_combout\,
	datac => \DF3|q\(40),
	datad => \ID|Mux63~20_combout\,
	combout => \ID|Equal0~0_combout\);

-- Location: LCCOMB_X26_Y9_N14
\ID|Equal0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Equal0~4_combout\ = (!\ID|Equal0~1_combout\ & (!\ID|Equal0~2_combout\ & (!\ID|Equal0~3_combout\ & !\ID|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Equal0~1_combout\,
	datab => \ID|Equal0~2_combout\,
	datac => \ID|Equal0~3_combout\,
	datad => \ID|Equal0~0_combout\,
	combout => \ID|Equal0~4_combout\);

-- Location: LCCOMB_X29_Y11_N28
\ID|Mux54~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux54~20_combout\ = (\DF1|q\(30) & (\ID|Mux54~9_combout\)) # (!\DF1|q\(30) & ((\ID|Mux54~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID|Mux54~9_combout\,
	datac => \ID|Mux54~19_combout\,
	datad => \DF1|q\(30),
	combout => \ID|Mux54~20_combout\);

-- Location: LCCOMB_X29_Y11_N30
\ID|Equal0~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Equal0~11_combout\ = \ID|muxEqua1[9]~9_combout\ $ (((\HU|ForwardBD~3_combout\ & ((\DF3|q\(49)))) # (!\HU|ForwardBD~3_combout\ & (\ID|Mux54~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011010100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|muxEqua1[9]~9_combout\,
	datab => \ID|Mux54~20_combout\,
	datac => \HU|ForwardBD~3_combout\,
	datad => \DF3|q\(49),
	combout => \ID|Equal0~11_combout\);

-- Location: LCFF_X30_Y11_N3
\ID|register_array[15][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \ID|register_array~48_combout\,
	ena => \ID|register_array[15][11]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[15][11]~regout\);

-- Location: LCFF_X22_Y11_N17
\ID|register_array[14][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~48_combout\,
	sload => VCC,
	ena => \ID|register_array[14][24]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[14][11]~regout\);

-- Location: LCFF_X22_Y11_N27
\ID|register_array[12][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~48_combout\,
	sload => VCC,
	ena => \ID|register_array[12][10]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[12][11]~regout\);

-- Location: LCCOMB_X22_Y11_N26
\ID|Mux20~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux20~17_combout\ = (\DF1|q\(32) & (((\DF1|q\(31))))) # (!\DF1|q\(32) & ((\DF1|q\(31) & (\ID|register_array[13][11]~regout\)) # (!\DF1|q\(31) & ((\ID|register_array[12][11]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[13][11]~regout\,
	datab => \DF1|q\(32),
	datac => \ID|register_array[12][11]~regout\,
	datad => \DF1|q\(31),
	combout => \ID|Mux20~17_combout\);

-- Location: LCCOMB_X22_Y11_N16
\ID|Mux20~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux20~18_combout\ = (\DF1|q\(32) & ((\ID|Mux20~17_combout\ & (\ID|register_array[15][11]~regout\)) # (!\ID|Mux20~17_combout\ & ((\ID|register_array[14][11]~regout\))))) # (!\DF1|q\(32) & (((\ID|Mux20~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(32),
	datab => \ID|register_array[15][11]~regout\,
	datac => \ID|register_array[14][11]~regout\,
	datad => \ID|Mux20~17_combout\,
	combout => \ID|Mux20~18_combout\);

-- Location: LCFF_X24_Y11_N3
\ID|register_array[2][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~48_combout\,
	sload => VCC,
	ena => \ID|register_array[2][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[2][11]~regout\);

-- Location: LCCOMB_X24_Y11_N2
\ID|Mux20~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux20~15_combout\ = (\ID|Mux20~14_combout\) # ((\DF1|q\(32) & (\ID|register_array[2][11]~regout\ & !\DF1|q\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux20~14_combout\,
	datab => \DF1|q\(32),
	datac => \ID|register_array[2][11]~regout\,
	datad => \DF1|q\(31),
	combout => \ID|Mux20~15_combout\);

-- Location: LCCOMB_X19_Y9_N0
\ID|Mux20~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux20~13_combout\ = (\ID|Mux20~12_combout\ & (((\ID|register_array[11][11]~regout\)) # (!\DF1|q\(31)))) # (!\ID|Mux20~12_combout\ & (\DF1|q\(31) & ((\ID|register_array[9][11]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux20~12_combout\,
	datab => \DF1|q\(31),
	datac => \ID|register_array[11][11]~regout\,
	datad => \ID|register_array[9][11]~regout\,
	combout => \ID|Mux20~13_combout\);

-- Location: LCCOMB_X24_Y11_N12
\ID|Mux20~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux20~16_combout\ = (\DF1|q\(34) & (((\DF1|q\(33)) # (\ID|Mux20~13_combout\)))) # (!\DF1|q\(34) & (\ID|Mux20~15_combout\ & (!\DF1|q\(33))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(34),
	datab => \ID|Mux20~15_combout\,
	datac => \DF1|q\(33),
	datad => \ID|Mux20~13_combout\,
	combout => \ID|Mux20~16_combout\);

-- Location: LCCOMB_X24_Y11_N22
\ID|Mux20~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux20~19_combout\ = (\DF1|q\(33) & ((\ID|Mux20~16_combout\ & ((\ID|Mux20~18_combout\))) # (!\ID|Mux20~16_combout\ & (\ID|Mux20~11_combout\)))) # (!\DF1|q\(33) & (((\ID|Mux20~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux20~11_combout\,
	datab => \ID|Mux20~18_combout\,
	datac => \DF1|q\(33),
	datad => \ID|Mux20~16_combout\,
	combout => \ID|Mux20~19_combout\);

-- Location: LCCOMB_X30_Y15_N10
\ID|Mux20~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux20~20_combout\ = (\DF1|q\(35) & ((\ID|Mux20~9_combout\))) # (!\DF1|q\(35) & (\ID|Mux20~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DF1|q\(35),
	datac => \ID|Mux20~19_combout\,
	datad => \ID|Mux20~9_combout\,
	combout => \ID|Mux20~20_combout\);

-- Location: LCCOMB_X29_Y11_N4
\ID|muxEqua1[11]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|muxEqua1[11]~11_combout\ = (\HU|ForwardAD~3_combout\ & ((\DF3|q\(51)))) # (!\HU|ForwardAD~3_combout\ & (\ID|Mux20~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HU|ForwardAD~3_combout\,
	datac => \ID|Mux20~20_combout\,
	datad => \DF3|q\(51),
	combout => \ID|muxEqua1[11]~11_combout\);

-- Location: LCCOMB_X29_Y11_N14
\ID|Equal0~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Equal0~13_combout\ = \ID|muxEqua1[11]~11_combout\ $ (((\HU|ForwardBD~3_combout\ & ((\DF3|q\(51)))) # (!\HU|ForwardBD~3_combout\ & (\ID|Mux52~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux52~20_combout\,
	datab => \HU|ForwardBD~3_combout\,
	datac => \ID|muxEqua1[11]~11_combout\,
	datad => \DF3|q\(51),
	combout => \ID|Equal0~13_combout\);

-- Location: LCCOMB_X29_Y11_N0
\ID|Mux55~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux55~20_combout\ = (\DF1|q\(30) & ((\ID|Mux55~9_combout\))) # (!\DF1|q\(30) & (\ID|Mux55~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux55~19_combout\,
	datab => \ID|Mux55~9_combout\,
	datad => \DF1|q\(30),
	combout => \ID|Mux55~20_combout\);

-- Location: LCCOMB_X29_Y11_N18
\ID|Equal0~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Equal0~10_combout\ = \ID|muxEqua1[8]~8_combout\ $ (((\HU|ForwardBD~3_combout\ & (\DF3|q\(48))) # (!\HU|ForwardBD~3_combout\ & ((\ID|Mux55~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010101101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|muxEqua1[8]~8_combout\,
	datab => \DF3|q\(48),
	datac => \HU|ForwardBD~3_combout\,
	datad => \ID|Mux55~20_combout\,
	combout => \ID|Equal0~10_combout\);

-- Location: LCCOMB_X29_Y11_N8
\ID|Equal0~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Equal0~14_combout\ = (!\ID|Equal0~12_combout\ & (!\ID|Equal0~11_combout\ & (!\ID|Equal0~13_combout\ & !\ID|Equal0~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Equal0~12_combout\,
	datab => \ID|Equal0~11_combout\,
	datac => \ID|Equal0~13_combout\,
	datad => \ID|Equal0~10_combout\,
	combout => \ID|Equal0~14_combout\);

-- Location: LCCOMB_X26_Y9_N22
\ID|Equal0~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Equal0~20_combout\ = (\ID|Equal0~19_combout\ & (\ID|Equal0~9_combout\ & (\ID|Equal0~4_combout\ & \ID|Equal0~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Equal0~19_combout\,
	datab => \ID|Equal0~9_combout\,
	datac => \ID|Equal0~4_combout\,
	datad => \ID|Equal0~14_combout\,
	combout => \ID|Equal0~20_combout\);

-- Location: LCCOMB_X37_Y11_N2
\DF1|q~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF1|q~10_combout\ = (\IFE|inst_memory|auto_generated|q_a\(20) & (((!\CTL|Equal3~0_combout\) # (!\ID|Equal0~20_combout\)) # (!\ID|Equal0~41_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(20),
	datab => \ID|Equal0~41_combout\,
	datac => \ID|Equal0~20_combout\,
	datad => \CTL|Equal3~0_combout\,
	combout => \DF1|q~10_combout\);

-- Location: LCFF_X37_Y11_N3
\DF1|q[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF1|q~10_combout\,
	ena => \DF1|q[21]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF1|q\(30));

-- Location: LCCOMB_X34_Y10_N16
\DF2|q~144\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF2|q~144_combout\ = (!\HU|StallF~14_combout\ & \DF1|q\(30))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HU|StallF~14_combout\,
	datac => \DF1|q\(30),
	combout => \DF2|q~144_combout\);

-- Location: LCFF_X34_Y10_N17
\DF2|q[49]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF2|q~144_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF2|q\(49));

-- Location: LCCOMB_X32_Y10_N28
\DF3|q~205\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q~205_combout\ = (!\nreset~combout\ & ((\DF2|q\(0) & ((\DF2|q\(23)))) # (!\DF2|q\(0) & (\DF2|q\(49)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF2|q\(0),
	datab => \DF2|q\(49),
	datac => \DF2|q\(23),
	datad => \nreset~combout\,
	combout => \DF3|q~205_combout\);

-- Location: LCFF_X32_Y10_N29
\DF3|q[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF3|q~205_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF3|q\(7));

-- Location: LCCOMB_X32_Y10_N4
\DF4|q~68\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF4|q~68_combout\ = (\DF3|q\(7) & !\nreset~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DF3|q\(7),
	datad => \nreset~combout\,
	combout => \DF4|q~68_combout\);

-- Location: LCFF_X32_Y10_N5
\DF4|q[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF4|q~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF4|q\(4));

-- Location: LCCOMB_X16_Y12_N14
\ID|register_array[9][9]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|register_array[9][9]~18_combout\ = (!\ID|Decoder0~10_combout\ & (\DF4|q\(6) & !\DF4|q\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Decoder0~10_combout\,
	datac => \DF4|q\(6),
	datad => \DF4|q\(4),
	combout => \ID|register_array[9][9]~18_combout\);

-- Location: LCCOMB_X18_Y9_N22
\ID|register_array[6][5]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|register_array[6][5]~23_combout\ = (\nreset~combout\) # ((\ID|Decoder0~4_combout\ & \ID|register_array[9][9]~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Decoder0~4_combout\,
	datab => \nreset~combout\,
	datad => \ID|register_array[9][9]~18_combout\,
	combout => \ID|register_array[6][5]~23_combout\);

-- Location: LCFF_X23_Y8_N9
\ID|register_array[6][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~53_combout\,
	sload => VCC,
	ena => \ID|register_array[6][5]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[6][16]~regout\);

-- Location: LCFF_X23_Y8_N19
\ID|register_array[7][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~53_combout\,
	sload => VCC,
	ena => \ID|register_array[7][16]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[7][16]~regout\);

-- Location: LCCOMB_X23_Y8_N18
\ID|Mux15~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux15~13_combout\ = (\ID|Mux15~12_combout\ & (((\ID|register_array[7][16]~regout\) # (!\DF1|q\(32))))) # (!\ID|Mux15~12_combout\ & (\ID|register_array[6][16]~regout\ & ((\DF1|q\(32)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux15~12_combout\,
	datab => \ID|register_array[6][16]~regout\,
	datac => \ID|register_array[7][16]~regout\,
	datad => \DF1|q\(32),
	combout => \ID|Mux15~13_combout\);

-- Location: LCCOMB_X27_Y11_N18
\ID|Mux15~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux15~16_combout\ = (\DF1|q\(33) & (((\ID|Mux15~13_combout\) # (\DF1|q\(34))))) # (!\DF1|q\(33) & (\ID|Mux15~15_combout\ & ((!\DF1|q\(34)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux15~15_combout\,
	datab => \ID|Mux15~13_combout\,
	datac => \DF1|q\(33),
	datad => \DF1|q\(34),
	combout => \ID|Mux15~16_combout\);

-- Location: LCFF_X26_Y15_N19
\ID|register_array[14][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~53_combout\,
	sload => VCC,
	ena => \ID|register_array[14][24]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[14][16]~regout\);

-- Location: LCCOMB_X26_Y15_N18
\ID|Mux15~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux15~18_combout\ = (\ID|Mux15~17_combout\ & (((\ID|register_array[15][16]~regout\)) # (!\DF1|q\(32)))) # (!\ID|Mux15~17_combout\ & (\DF1|q\(32) & (\ID|register_array[14][16]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux15~17_combout\,
	datab => \DF1|q\(32),
	datac => \ID|register_array[14][16]~regout\,
	datad => \ID|register_array[15][16]~regout\,
	combout => \ID|Mux15~18_combout\);

-- Location: LCCOMB_X27_Y11_N12
\ID|Mux15~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux15~19_combout\ = (\ID|Mux15~16_combout\ & (((\ID|Mux15~18_combout\) # (!\DF1|q\(34))))) # (!\ID|Mux15~16_combout\ & (\ID|Mux15~11_combout\ & ((\DF1|q\(34)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux15~11_combout\,
	datab => \ID|Mux15~16_combout\,
	datac => \ID|Mux15~18_combout\,
	datad => \DF1|q\(34),
	combout => \ID|Mux15~19_combout\);

-- Location: LCCOMB_X29_Y16_N0
\ID|Mux15~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux15~20_combout\ = (\DF1|q\(35) & ((\ID|Mux15~9_combout\))) # (!\DF1|q\(35) & (\ID|Mux15~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(35),
	datab => \ID|Mux15~19_combout\,
	datac => \ID|Mux15~9_combout\,
	combout => \ID|Mux15~20_combout\);

-- Location: LCCOMB_X29_Y16_N26
\ID|muxEqua1[16]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|muxEqua1[16]~16_combout\ = (\HU|ForwardAD~3_combout\ & ((\DF3|q\(56)))) # (!\HU|ForwardAD~3_combout\ & (\ID|Mux15~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID|Mux15~20_combout\,
	datac => \DF3|q\(56),
	datad => \HU|ForwardAD~3_combout\,
	combout => \ID|muxEqua1[16]~16_combout\);

-- Location: LCCOMB_X29_Y16_N28
\ID|Equal0~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Equal0~21_combout\ = \ID|muxEqua1[16]~16_combout\ $ (((\HU|ForwardBD~3_combout\ & ((\DF3|q\(56)))) # (!\HU|ForwardBD~3_combout\ & (\ID|Mux47~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux47~20_combout\,
	datab => \ID|muxEqua1[16]~16_combout\,
	datac => \DF3|q\(56),
	datad => \HU|ForwardBD~3_combout\,
	combout => \ID|Equal0~21_combout\);

-- Location: LCCOMB_X31_Y16_N16
\ID|Mux14~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux14~20_combout\ = (\DF1|q\(35) & ((\ID|Mux14~9_combout\))) # (!\DF1|q\(35) & (\ID|Mux14~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux14~19_combout\,
	datab => \ID|Mux14~9_combout\,
	datac => \DF1|q\(35),
	combout => \ID|Mux14~20_combout\);

-- Location: LCCOMB_X29_Y16_N30
\ID|muxEqua1[17]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|muxEqua1[17]~17_combout\ = (\HU|ForwardAD~3_combout\ & (\DF3|q\(57))) # (!\HU|ForwardAD~3_combout\ & ((\ID|Mux14~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF3|q\(57),
	datab => \ID|Mux14~20_combout\,
	datad => \HU|ForwardAD~3_combout\,
	combout => \ID|muxEqua1[17]~17_combout\);

-- Location: LCCOMB_X21_Y15_N6
\ID|Mux46~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux46~20_combout\ = (\DF1|q\(30) & ((\ID|Mux46~9_combout\))) # (!\DF1|q\(30) & (\ID|Mux46~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux46~19_combout\,
	datab => \ID|Mux46~9_combout\,
	datad => \DF1|q\(30),
	combout => \ID|Mux46~20_combout\);

-- Location: LCCOMB_X29_Y16_N16
\ID|Equal0~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Equal0~22_combout\ = \ID|muxEqua1[17]~17_combout\ $ (((\HU|ForwardBD~3_combout\ & (\DF3|q\(57))) # (!\HU|ForwardBD~3_combout\ & ((\ID|Mux46~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100101101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HU|ForwardBD~3_combout\,
	datab => \ID|muxEqua1[17]~17_combout\,
	datac => \DF3|q\(57),
	datad => \ID|Mux46~20_combout\,
	combout => \ID|Equal0~22_combout\);

-- Location: LCCOMB_X27_Y14_N12
\ID|Mux12~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux12~20_combout\ = (\DF1|q\(35) & (\ID|Mux12~9_combout\)) # (!\DF1|q\(35) & ((\ID|Mux12~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux12~9_combout\,
	datab => \ID|Mux12~19_combout\,
	datac => \DF1|q\(35),
	combout => \ID|Mux12~20_combout\);

-- Location: LCCOMB_X29_Y16_N2
\ID|muxEqua1[19]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|muxEqua1[19]~19_combout\ = (\HU|ForwardAD~3_combout\ & ((\DF3|q\(59)))) # (!\HU|ForwardAD~3_combout\ & (\ID|Mux12~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID|Mux12~20_combout\,
	datac => \HU|ForwardAD~3_combout\,
	datad => \DF3|q\(59),
	combout => \ID|muxEqua1[19]~19_combout\);

-- Location: LCCOMB_X29_Y16_N12
\ID|Equal0~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Equal0~24_combout\ = \ID|muxEqua1[19]~19_combout\ $ (((\HU|ForwardBD~3_combout\ & ((\DF3|q\(59)))) # (!\HU|ForwardBD~3_combout\ & (\ID|Mux44~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011011000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux44~20_combout\,
	datab => \ID|muxEqua1[19]~19_combout\,
	datac => \HU|ForwardBD~3_combout\,
	datad => \DF3|q\(59),
	combout => \ID|Equal0~24_combout\);

-- Location: LCCOMB_X29_Y16_N22
\ID|Equal0~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Equal0~25_combout\ = (!\ID|Equal0~23_combout\ & (!\ID|Equal0~21_combout\ & (!\ID|Equal0~22_combout\ & !\ID|Equal0~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Equal0~23_combout\,
	datab => \ID|Equal0~21_combout\,
	datac => \ID|Equal0~22_combout\,
	datad => \ID|Equal0~24_combout\,
	combout => \ID|Equal0~25_combout\);

-- Location: LCCOMB_X25_Y17_N4
\ID|Mux2~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux2~20_combout\ = (\DF1|q\(35) & ((\ID|Mux2~9_combout\))) # (!\DF1|q\(35) & (\ID|Mux2~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID|Mux2~19_combout\,
	datac => \DF1|q\(35),
	datad => \ID|Mux2~9_combout\,
	combout => \ID|Mux2~20_combout\);

-- Location: LCCOMB_X27_Y16_N4
\ID|muxEqua1[29]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|muxEqua1[29]~29_combout\ = (\HU|ForwardAD~3_combout\ & (\DF3|q\(69))) # (!\HU|ForwardAD~3_combout\ & ((\ID|Mux2~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HU|ForwardAD~3_combout\,
	datac => \DF3|q\(69),
	datad => \ID|Mux2~20_combout\,
	combout => \ID|muxEqua1[29]~29_combout\);

-- Location: LCCOMB_X27_Y16_N30
\ID|Mux34~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux34~20_combout\ = (\DF1|q\(30) & ((\ID|Mux34~9_combout\))) # (!\DF1|q\(30) & (\ID|Mux34~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux34~19_combout\,
	datac => \ID|Mux34~9_combout\,
	datad => \DF1|q\(30),
	combout => \ID|Mux34~20_combout\);

-- Location: LCCOMB_X27_Y16_N22
\ID|Equal0~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Equal0~37_combout\ = \ID|muxEqua1[29]~29_combout\ $ (((\HU|ForwardBD~3_combout\ & (\DF3|q\(69))) # (!\HU|ForwardBD~3_combout\ & ((\ID|Mux34~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100101101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HU|ForwardBD~3_combout\,
	datab => \ID|muxEqua1[29]~29_combout\,
	datac => \DF3|q\(69),
	datad => \ID|Mux34~20_combout\,
	combout => \ID|Equal0~37_combout\);

-- Location: LCCOMB_X22_Y13_N14
\ID|Mux0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux0~2_combout\ = (\DF1|q\(33) & ((\ID|register_array[22][31]~regout\) # ((\DF1|q\(34))))) # (!\DF1|q\(33) & (((\ID|register_array[18][31]~regout\ & !\DF1|q\(34)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(33),
	datab => \ID|register_array[22][31]~regout\,
	datac => \ID|register_array[18][31]~regout\,
	datad => \DF1|q\(34),
	combout => \ID|Mux0~2_combout\);

-- Location: LCCOMB_X23_Y12_N0
\ID|Mux0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux0~3_combout\ = (\DF1|q\(34) & ((\ID|Mux0~2_combout\ & (\ID|register_array[30][31]~regout\)) # (!\ID|Mux0~2_combout\ & ((\ID|register_array[26][31]~regout\))))) # (!\DF1|q\(34) & (((\ID|Mux0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(34),
	datab => \ID|register_array[30][31]~regout\,
	datac => \ID|register_array[26][31]~regout\,
	datad => \ID|Mux0~2_combout\,
	combout => \ID|Mux0~3_combout\);

-- Location: LCCOMB_X14_Y12_N0
\ID|Mux0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux0~6_combout\ = (\DF1|q\(31) & (((\DF1|q\(32))))) # (!\DF1|q\(31) & ((\DF1|q\(32) & ((\ID|Mux0~3_combout\))) # (!\DF1|q\(32) & (\ID|Mux0~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux0~5_combout\,
	datab => \ID|Mux0~3_combout\,
	datac => \DF1|q\(31),
	datad => \DF1|q\(32),
	combout => \ID|Mux0~6_combout\);

-- Location: LCFF_X18_Y14_N11
\ID|register_array[29][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~68_combout\,
	sload => VCC,
	ena => \ID|register_array[29][19]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[29][31]~regout\);

-- Location: LCFF_X14_Y14_N1
\ID|register_array[25][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~68_combout\,
	sload => VCC,
	ena => \ID|register_array[25][6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[25][31]~regout\);

-- Location: LCFF_X14_Y14_N27
\ID|register_array[17][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~68_combout\,
	sload => VCC,
	ena => \ID|register_array[17][18]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[17][31]~regout\);

-- Location: LCCOMB_X14_Y14_N26
\ID|Mux0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux0~0_combout\ = (\DF1|q\(34) & ((\ID|register_array[25][31]~regout\) # ((\DF1|q\(33))))) # (!\DF1|q\(34) & (((\ID|register_array[17][31]~regout\ & !\DF1|q\(33)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(34),
	datab => \ID|register_array[25][31]~regout\,
	datac => \ID|register_array[17][31]~regout\,
	datad => \DF1|q\(33),
	combout => \ID|Mux0~0_combout\);

-- Location: LCCOMB_X18_Y14_N10
\ID|Mux0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux0~1_combout\ = (\DF1|q\(33) & ((\ID|Mux0~0_combout\ & ((\ID|register_array[29][31]~regout\))) # (!\ID|Mux0~0_combout\ & (\ID|register_array[21][31]~regout\)))) # (!\DF1|q\(33) & (((\ID|Mux0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[21][31]~regout\,
	datab => \DF1|q\(33),
	datac => \ID|register_array[29][31]~regout\,
	datad => \ID|Mux0~0_combout\,
	combout => \ID|Mux0~1_combout\);

-- Location: LCCOMB_X14_Y12_N26
\ID|Mux0~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux0~9_combout\ = (\ID|Mux0~6_combout\ & ((\ID|Mux0~8_combout\) # ((!\DF1|q\(31))))) # (!\ID|Mux0~6_combout\ & (((\DF1|q\(31) & \ID|Mux0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux0~8_combout\,
	datab => \ID|Mux0~6_combout\,
	datac => \DF1|q\(31),
	datad => \ID|Mux0~1_combout\,
	combout => \ID|Mux0~9_combout\);

-- Location: LCCOMB_X27_Y16_N2
\ID|Mux0~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux0~20_combout\ = (\DF1|q\(35) & ((\ID|Mux0~9_combout\))) # (!\DF1|q\(35) & (\ID|Mux0~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux0~19_combout\,
	datab => \ID|Mux0~9_combout\,
	datad => \DF1|q\(35),
	combout => \ID|Mux0~20_combout\);

-- Location: LCCOMB_X27_Y16_N10
\ID|muxEqua1[31]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|muxEqua1[31]~31_combout\ = (\HU|ForwardAD~3_combout\ & ((\DF3|q\(71)))) # (!\HU|ForwardAD~3_combout\ & (\ID|Mux0~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID|Mux0~20_combout\,
	datac => \HU|ForwardAD~3_combout\,
	datad => \DF3|q\(71),
	combout => \ID|muxEqua1[31]~31_combout\);

-- Location: LCCOMB_X24_Y12_N0
\ID|Mux32~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux32~20_combout\ = (\DF1|q\(30) & ((\ID|Mux32~9_combout\))) # (!\DF1|q\(30) & (\ID|Mux32~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID|Mux32~19_combout\,
	datac => \DF1|q\(30),
	datad => \ID|Mux32~9_combout\,
	combout => \ID|Mux32~20_combout\);

-- Location: LCCOMB_X27_Y16_N12
\ID|Equal0~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Equal0~39_combout\ = \ID|muxEqua1[31]~31_combout\ $ (((\HU|ForwardBD~3_combout\ & ((\DF3|q\(71)))) # (!\HU|ForwardBD~3_combout\ & (\ID|Mux32~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011010011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HU|ForwardBD~3_combout\,
	datab => \ID|muxEqua1[31]~31_combout\,
	datac => \ID|Mux32~20_combout\,
	datad => \DF3|q\(71),
	combout => \ID|Equal0~39_combout\);

-- Location: LCCOMB_X27_Y16_N28
\ID|Mux35~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux35~20_combout\ = (\DF1|q\(30) & ((\ID|Mux35~9_combout\))) # (!\DF1|q\(30) & (\ID|Mux35~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID|Mux35~19_combout\,
	datac => \ID|Mux35~9_combout\,
	datad => \DF1|q\(30),
	combout => \ID|Mux35~20_combout\);

-- Location: LCFF_X21_Y17_N17
\ID|register_array[20][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~65_combout\,
	sload => VCC,
	ena => \ID|register_array[20][26]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[20][28]~regout\);

-- Location: LCCOMB_X21_Y17_N16
\ID|Mux3~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux3~5_combout\ = (\ID|Mux3~4_combout\ & (((\ID|register_array[28][28]~regout\)) # (!\DF1|q\(33)))) # (!\ID|Mux3~4_combout\ & (\DF1|q\(33) & (\ID|register_array[20][28]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux3~4_combout\,
	datab => \DF1|q\(33),
	datac => \ID|register_array[20][28]~regout\,
	datad => \ID|register_array[28][28]~regout\,
	combout => \ID|Mux3~5_combout\);

-- Location: LCCOMB_X19_Y17_N22
\ID|Mux3~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux3~2_combout\ = (\DF1|q\(34) & ((\ID|register_array[26][28]~regout\) # ((\DF1|q\(33))))) # (!\DF1|q\(34) & (((\ID|register_array[18][28]~regout\ & !\DF1|q\(33)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[26][28]~regout\,
	datab => \DF1|q\(34),
	datac => \ID|register_array[18][28]~regout\,
	datad => \DF1|q\(33),
	combout => \ID|Mux3~2_combout\);

-- Location: LCCOMB_X22_Y16_N22
\ID|Mux3~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux3~3_combout\ = (\DF1|q\(33) & ((\ID|Mux3~2_combout\ & ((\ID|register_array[30][28]~regout\))) # (!\ID|Mux3~2_combout\ & (\ID|register_array[22][28]~regout\)))) # (!\DF1|q\(33) & (((\ID|Mux3~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[22][28]~regout\,
	datab => \DF1|q\(33),
	datac => \ID|register_array[30][28]~regout\,
	datad => \ID|Mux3~2_combout\,
	combout => \ID|Mux3~3_combout\);

-- Location: LCCOMB_X25_Y16_N22
\ID|Mux3~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux3~6_combout\ = (\DF1|q\(31) & (((\DF1|q\(32))))) # (!\DF1|q\(31) & ((\DF1|q\(32) & ((\ID|Mux3~3_combout\))) # (!\DF1|q\(32) & (\ID|Mux3~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(31),
	datab => \ID|Mux3~5_combout\,
	datac => \DF1|q\(32),
	datad => \ID|Mux3~3_combout\,
	combout => \ID|Mux3~6_combout\);

-- Location: LCFF_X23_Y13_N17
\ID|register_array[29][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~65_combout\,
	sload => VCC,
	ena => \ID|register_array[29][19]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[29][28]~regout\);

-- Location: LCFF_X24_Y13_N29
\ID|register_array[25][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~65_combout\,
	sload => VCC,
	ena => \ID|register_array[25][6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[25][28]~regout\);

-- Location: LCCOMB_X24_Y13_N28
\ID|Mux3~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux3~1_combout\ = (\ID|Mux3~0_combout\ & ((\ID|register_array[29][28]~regout\) # ((!\DF1|q\(34))))) # (!\ID|Mux3~0_combout\ & (((\ID|register_array[25][28]~regout\ & \DF1|q\(34)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux3~0_combout\,
	datab => \ID|register_array[29][28]~regout\,
	datac => \ID|register_array[25][28]~regout\,
	datad => \DF1|q\(34),
	combout => \ID|Mux3~1_combout\);

-- Location: LCCOMB_X25_Y16_N24
\ID|Mux3~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux3~9_combout\ = (\ID|Mux3~6_combout\ & ((\ID|Mux3~8_combout\) # ((!\DF1|q\(31))))) # (!\ID|Mux3~6_combout\ & (((\DF1|q\(31) & \ID|Mux3~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux3~8_combout\,
	datab => \ID|Mux3~6_combout\,
	datac => \DF1|q\(31),
	datad => \ID|Mux3~1_combout\,
	combout => \ID|Mux3~9_combout\);

-- Location: LCCOMB_X27_Y16_N0
\ID|Mux3~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux3~20_combout\ = (\DF1|q\(35) & (\ID|Mux3~9_combout\)) # (!\DF1|q\(35) & ((\ID|Mux3~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID|Mux3~9_combout\,
	datac => \ID|Mux3~19_combout\,
	datad => \DF1|q\(35),
	combout => \ID|Mux3~20_combout\);

-- Location: LCCOMB_X27_Y16_N16
\ID|muxEqua1[28]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|muxEqua1[28]~28_combout\ = (\HU|ForwardAD~3_combout\ & ((\DF3|q\(68)))) # (!\HU|ForwardAD~3_combout\ & (\ID|Mux3~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID|Mux3~20_combout\,
	datac => \HU|ForwardAD~3_combout\,
	datad => \DF3|q\(68),
	combout => \ID|muxEqua1[28]~28_combout\);

-- Location: LCCOMB_X27_Y16_N26
\ID|Equal0~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Equal0~36_combout\ = \ID|muxEqua1[28]~28_combout\ $ (((\HU|ForwardBD~3_combout\ & ((\DF3|q\(68)))) # (!\HU|ForwardBD~3_combout\ & (\ID|Mux35~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111010110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HU|ForwardBD~3_combout\,
	datab => \ID|Mux35~20_combout\,
	datac => \ID|muxEqua1[28]~28_combout\,
	datad => \DF3|q\(68),
	combout => \ID|Equal0~36_combout\);

-- Location: LCCOMB_X27_Y16_N6
\ID|Equal0~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Equal0~40_combout\ = (!\ID|Equal0~38_combout\ & (!\ID|Equal0~37_combout\ & (!\ID|Equal0~39_combout\ & !\ID|Equal0~36_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Equal0~38_combout\,
	datab => \ID|Equal0~37_combout\,
	datac => \ID|Equal0~39_combout\,
	datad => \ID|Equal0~36_combout\,
	combout => \ID|Equal0~40_combout\);

-- Location: LCCOMB_X30_Y16_N0
\ID|Mux7~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux7~20_combout\ = (\DF1|q\(35) & (\ID|Mux7~9_combout\)) # (!\DF1|q\(35) & ((\ID|Mux7~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(35),
	datac => \ID|Mux7~9_combout\,
	datad => \ID|Mux7~19_combout\,
	combout => \ID|Mux7~20_combout\);

-- Location: LCCOMB_X30_Y16_N22
\ID|muxEqua1[24]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|muxEqua1[24]~24_combout\ = (\HU|ForwardAD~3_combout\ & ((\DF3|q\(64)))) # (!\HU|ForwardAD~3_combout\ & (\ID|Mux7~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HU|ForwardAD~3_combout\,
	datab => \ID|Mux7~20_combout\,
	datad => \DF3|q\(64),
	combout => \ID|muxEqua1[24]~24_combout\);

-- Location: LCCOMB_X30_Y16_N8
\ID|Equal0~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Equal0~31_combout\ = \ID|muxEqua1[24]~24_combout\ $ (((\HU|ForwardBD~3_combout\ & ((\DF3|q\(64)))) # (!\HU|ForwardBD~3_combout\ & (\ID|Mux39~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011011000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux39~20_combout\,
	datab => \ID|muxEqua1[24]~24_combout\,
	datac => \HU|ForwardBD~3_combout\,
	datad => \DF3|q\(64),
	combout => \ID|Equal0~31_combout\);

-- Location: LCCOMB_X26_Y14_N22
\ID|Mux38~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux38~8_combout\ = (\ID|Mux38~7_combout\ & (((\ID|register_array[31][25]~regout\) # (!\DF1|q\(28))))) # (!\ID|Mux38~7_combout\ & (\ID|register_array[23][25]~regout\ & ((\DF1|q\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux38~7_combout\,
	datab => \ID|register_array[23][25]~regout\,
	datac => \ID|register_array[31][25]~regout\,
	datad => \DF1|q\(28),
	combout => \ID|Mux38~8_combout\);

-- Location: LCFF_X18_Y17_N25
\ID|register_array[22][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~62_combout\,
	sload => VCC,
	ena => \ID|register_array[22][23]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[22][25]~regout\);

-- Location: LCFF_X19_Y17_N31
\ID|register_array[18][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~62_combout\,
	sload => VCC,
	ena => \ID|register_array[18][11]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[18][25]~regout\);

-- Location: LCCOMB_X18_Y17_N24
\ID|Mux38~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux38~2_combout\ = (\DF1|q\(29) & (\DF1|q\(28))) # (!\DF1|q\(29) & ((\DF1|q\(28) & (\ID|register_array[22][25]~regout\)) # (!\DF1|q\(28) & ((\ID|register_array[18][25]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(29),
	datab => \DF1|q\(28),
	datac => \ID|register_array[22][25]~regout\,
	datad => \ID|register_array[18][25]~regout\,
	combout => \ID|Mux38~2_combout\);

-- Location: LCFF_X19_Y17_N5
\ID|register_array[26][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~62_combout\,
	sload => VCC,
	ena => \ID|register_array[26][25]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[26][25]~regout\);

-- Location: LCFF_X18_Y17_N11
\ID|register_array[30][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~62_combout\,
	sload => VCC,
	ena => \ID|register_array[30][20]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[30][25]~regout\);

-- Location: LCCOMB_X19_Y17_N4
\ID|Mux38~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux38~3_combout\ = (\DF1|q\(29) & ((\ID|Mux38~2_combout\ & ((\ID|register_array[30][25]~regout\))) # (!\ID|Mux38~2_combout\ & (\ID|register_array[26][25]~regout\)))) # (!\DF1|q\(29) & (\ID|Mux38~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(29),
	datab => \ID|Mux38~2_combout\,
	datac => \ID|register_array[26][25]~regout\,
	datad => \ID|register_array[30][25]~regout\,
	combout => \ID|Mux38~3_combout\);

-- Location: LCFF_X23_Y15_N3
\ID|register_array[28][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~62_combout\,
	sload => VCC,
	ena => \ID|register_array[28][13]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[28][25]~regout\);

-- Location: LCFF_X16_Y16_N29
\ID|register_array[24][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~62_combout\,
	sload => VCC,
	ena => \ID|register_array[24][28]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[24][25]~regout\);

-- Location: LCFF_X19_Y16_N7
\ID|register_array[20][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~62_combout\,
	sload => VCC,
	ena => \ID|register_array[20][26]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[20][25]~regout\);

-- Location: LCFF_X16_Y16_N15
\ID|register_array[16][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~62_combout\,
	sload => VCC,
	ena => \ID|register_array[16][6]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[16][25]~regout\);

-- Location: LCCOMB_X19_Y16_N6
\ID|Mux38~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux38~4_combout\ = (\DF1|q\(28) & ((\DF1|q\(29)) # ((\ID|register_array[20][25]~regout\)))) # (!\DF1|q\(28) & (!\DF1|q\(29) & ((\ID|register_array[16][25]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(28),
	datab => \DF1|q\(29),
	datac => \ID|register_array[20][25]~regout\,
	datad => \ID|register_array[16][25]~regout\,
	combout => \ID|Mux38~4_combout\);

-- Location: LCCOMB_X16_Y16_N28
\ID|Mux38~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux38~5_combout\ = (\DF1|q\(29) & ((\ID|Mux38~4_combout\ & (\ID|register_array[28][25]~regout\)) # (!\ID|Mux38~4_combout\ & ((\ID|register_array[24][25]~regout\))))) # (!\DF1|q\(29) & (((\ID|Mux38~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(29),
	datab => \ID|register_array[28][25]~regout\,
	datac => \ID|register_array[24][25]~regout\,
	datad => \ID|Mux38~4_combout\,
	combout => \ID|Mux38~5_combout\);

-- Location: LCCOMB_X26_Y13_N0
\ID|Mux38~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux38~6_combout\ = (\DF1|q\(26) & (((\DF1|q\(27))))) # (!\DF1|q\(26) & ((\DF1|q\(27) & (\ID|Mux38~3_combout\)) # (!\DF1|q\(27) & ((\ID|Mux38~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(26),
	datab => \ID|Mux38~3_combout\,
	datac => \ID|Mux38~5_combout\,
	datad => \DF1|q\(27),
	combout => \ID|Mux38~6_combout\);

-- Location: LCFF_X18_Y15_N23
\ID|register_array[17][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~62_combout\,
	sload => VCC,
	ena => \ID|register_array[17][18]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[17][25]~regout\);

-- Location: LCFF_X18_Y15_N29
\ID|register_array[25][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~62_combout\,
	sload => VCC,
	ena => \ID|register_array[25][6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[25][25]~regout\);

-- Location: LCCOMB_X18_Y15_N28
\ID|Mux38~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux38~0_combout\ = (\DF1|q\(29) & (((\ID|register_array[25][25]~regout\) # (\DF1|q\(28))))) # (!\DF1|q\(29) & (\ID|register_array[17][25]~regout\ & ((!\DF1|q\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(29),
	datab => \ID|register_array[17][25]~regout\,
	datac => \ID|register_array[25][25]~regout\,
	datad => \DF1|q\(28),
	combout => \ID|Mux38~0_combout\);

-- Location: LCCOMB_X23_Y13_N10
\ID|Mux38~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux38~1_combout\ = (\DF1|q\(28) & ((\ID|Mux38~0_combout\ & ((\ID|register_array[29][25]~regout\))) # (!\ID|Mux38~0_combout\ & (\ID|register_array[21][25]~regout\)))) # (!\DF1|q\(28) & (((\ID|Mux38~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(28),
	datab => \ID|register_array[21][25]~regout\,
	datac => \ID|register_array[29][25]~regout\,
	datad => \ID|Mux38~0_combout\,
	combout => \ID|Mux38~1_combout\);

-- Location: LCCOMB_X26_Y13_N2
\ID|Mux38~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux38~9_combout\ = (\DF1|q\(26) & ((\ID|Mux38~6_combout\ & (\ID|Mux38~8_combout\)) # (!\ID|Mux38~6_combout\ & ((\ID|Mux38~1_combout\))))) # (!\DF1|q\(26) & (((\ID|Mux38~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(26),
	datab => \ID|Mux38~8_combout\,
	datac => \ID|Mux38~6_combout\,
	datad => \ID|Mux38~1_combout\,
	combout => \ID|Mux38~9_combout\);

-- Location: LCCOMB_X30_Y16_N28
\ID|Mux38~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux38~20_combout\ = (\DF1|q\(30) & ((\ID|Mux38~9_combout\))) # (!\DF1|q\(30) & (\ID|Mux38~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID|Mux38~19_combout\,
	datac => \ID|Mux38~9_combout\,
	datad => \DF1|q\(30),
	combout => \ID|Mux38~20_combout\);

-- Location: LCCOMB_X23_Y15_N4
\ID|Mux6~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux6~20_combout\ = (\DF1|q\(35) & (\ID|Mux6~9_combout\)) # (!\DF1|q\(35) & ((\ID|Mux6~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux6~9_combout\,
	datab => \ID|Mux6~19_combout\,
	datac => \DF1|q\(35),
	combout => \ID|Mux6~20_combout\);

-- Location: LCCOMB_X30_Y16_N18
\ID|muxEqua1[25]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|muxEqua1[25]~25_combout\ = (\HU|ForwardAD~3_combout\ & ((\DF3|q\(65)))) # (!\HU|ForwardAD~3_combout\ & (\ID|Mux6~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HU|ForwardAD~3_combout\,
	datac => \ID|Mux6~20_combout\,
	datad => \DF3|q\(65),
	combout => \ID|muxEqua1[25]~25_combout\);

-- Location: LCCOMB_X30_Y16_N20
\ID|Equal0~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Equal0~32_combout\ = \ID|muxEqua1[25]~25_combout\ $ (((\HU|ForwardBD~3_combout\ & (\DF3|q\(65))) # (!\HU|ForwardBD~3_combout\ & ((\ID|Mux38~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101001110101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF3|q\(65),
	datab => \ID|Mux38~20_combout\,
	datac => \HU|ForwardBD~3_combout\,
	datad => \ID|muxEqua1[25]~25_combout\,
	combout => \ID|Equal0~32_combout\);

-- Location: LCCOMB_X21_Y10_N14
\ID|Mux4~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux4~20_combout\ = (\DF1|q\(35) & (\ID|Mux4~9_combout\)) # (!\DF1|q\(35) & ((\ID|Mux4~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux4~9_combout\,
	datab => \ID|Mux4~19_combout\,
	datad => \DF1|q\(35),
	combout => \ID|Mux4~20_combout\);

-- Location: LCCOMB_X30_Y16_N2
\ID|muxEqua1[27]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|muxEqua1[27]~27_combout\ = (\HU|ForwardAD~3_combout\ & (\DF3|q\(67))) # (!\HU|ForwardAD~3_combout\ & ((\ID|Mux4~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HU|ForwardAD~3_combout\,
	datac => \DF3|q\(67),
	datad => \ID|Mux4~20_combout\,
	combout => \ID|muxEqua1[27]~27_combout\);

-- Location: LCCOMB_X15_Y16_N12
\ID|Mux36~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux36~4_combout\ = (\DF1|q\(28) & (((\ID|register_array[20][27]~regout\) # (\DF1|q\(29))))) # (!\DF1|q\(28) & (\ID|register_array[16][27]~regout\ & ((!\DF1|q\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[16][27]~regout\,
	datab => \DF1|q\(28),
	datac => \ID|register_array[20][27]~regout\,
	datad => \DF1|q\(29),
	combout => \ID|Mux36~4_combout\);

-- Location: LCFF_X15_Y13_N17
\ID|register_array[28][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~64_combout\,
	sload => VCC,
	ena => \ID|register_array[28][13]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[28][27]~regout\);

-- Location: LCCOMB_X15_Y13_N16
\ID|Mux36~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux36~5_combout\ = (\DF1|q\(29) & ((\ID|Mux36~4_combout\ & (\ID|register_array[28][27]~regout\)) # (!\ID|Mux36~4_combout\ & ((\ID|register_array[24][27]~regout\))))) # (!\DF1|q\(29) & (\ID|Mux36~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(29),
	datab => \ID|Mux36~4_combout\,
	datac => \ID|register_array[28][27]~regout\,
	datad => \ID|register_array[24][27]~regout\,
	combout => \ID|Mux36~5_combout\);

-- Location: LCCOMB_X21_Y9_N30
\ID|Mux36~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux36~6_combout\ = (\DF1|q\(26) & (((\DF1|q\(27))))) # (!\DF1|q\(26) & ((\DF1|q\(27) & (\ID|Mux36~3_combout\)) # (!\DF1|q\(27) & ((\ID|Mux36~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux36~3_combout\,
	datab => \DF1|q\(26),
	datac => \DF1|q\(27),
	datad => \ID|Mux36~5_combout\,
	combout => \ID|Mux36~6_combout\);

-- Location: LCFF_X20_Y13_N19
\ID|register_array[17][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~64_combout\,
	sload => VCC,
	ena => \ID|register_array[17][18]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[17][27]~regout\);

-- Location: LCFF_X24_Y13_N9
\ID|register_array[25][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~64_combout\,
	sload => VCC,
	ena => \ID|register_array[25][6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[25][27]~regout\);

-- Location: LCCOMB_X24_Y13_N8
\ID|Mux36~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux36~0_combout\ = (\DF1|q\(28) & (((\DF1|q\(29))))) # (!\DF1|q\(28) & ((\DF1|q\(29) & ((\ID|register_array[25][27]~regout\))) # (!\DF1|q\(29) & (\ID|register_array[17][27]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(28),
	datab => \ID|register_array[17][27]~regout\,
	datac => \ID|register_array[25][27]~regout\,
	datad => \DF1|q\(29),
	combout => \ID|Mux36~0_combout\);

-- Location: LCFF_X21_Y9_N1
\ID|register_array[29][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~64_combout\,
	sload => VCC,
	ena => \ID|register_array[29][19]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[29][27]~regout\);

-- Location: LCFF_X20_Y13_N17
\ID|register_array[21][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~64_combout\,
	sload => VCC,
	ena => \ID|register_array[21][27]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[21][27]~regout\);

-- Location: LCCOMB_X21_Y9_N0
\ID|Mux36~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux36~1_combout\ = (\DF1|q\(28) & ((\ID|Mux36~0_combout\ & (\ID|register_array[29][27]~regout\)) # (!\ID|Mux36~0_combout\ & ((\ID|register_array[21][27]~regout\))))) # (!\DF1|q\(28) & (\ID|Mux36~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(28),
	datab => \ID|Mux36~0_combout\,
	datac => \ID|register_array[29][27]~regout\,
	datad => \ID|register_array[21][27]~regout\,
	combout => \ID|Mux36~1_combout\);

-- Location: LCCOMB_X21_Y9_N24
\ID|Mux36~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux36~9_combout\ = (\ID|Mux36~6_combout\ & ((\ID|Mux36~8_combout\) # ((!\DF1|q\(26))))) # (!\ID|Mux36~6_combout\ & (((\DF1|q\(26) & \ID|Mux36~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux36~8_combout\,
	datab => \ID|Mux36~6_combout\,
	datac => \DF1|q\(26),
	datad => \ID|Mux36~1_combout\,
	combout => \ID|Mux36~9_combout\);

-- Location: LCCOMB_X21_Y9_N8
\ID|Mux36~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux36~20_combout\ = (\DF1|q\(30) & ((\ID|Mux36~9_combout\))) # (!\DF1|q\(30) & (\ID|Mux36~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(30),
	datab => \ID|Mux36~19_combout\,
	datac => \ID|Mux36~9_combout\,
	combout => \ID|Mux36~20_combout\);

-- Location: LCCOMB_X30_Y16_N12
\ID|Equal0~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Equal0~34_combout\ = \ID|muxEqua1[27]~27_combout\ $ (((\HU|ForwardBD~3_combout\ & (\DF3|q\(67))) # (!\HU|ForwardBD~3_combout\ & ((\ID|Mux36~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100101101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HU|ForwardBD~3_combout\,
	datab => \ID|muxEqua1[27]~27_combout\,
	datac => \DF3|q\(67),
	datad => \ID|Mux36~20_combout\,
	combout => \ID|Equal0~34_combout\);

-- Location: LCCOMB_X30_Y16_N30
\ID|Equal0~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Equal0~35_combout\ = (!\ID|Equal0~33_combout\ & (!\ID|Equal0~31_combout\ & (!\ID|Equal0~32_combout\ & !\ID|Equal0~34_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Equal0~33_combout\,
	datab => \ID|Equal0~31_combout\,
	datac => \ID|Equal0~32_combout\,
	datad => \ID|Equal0~34_combout\,
	combout => \ID|Equal0~35_combout\);

-- Location: LCCOMB_X29_Y16_N6
\ID|Equal0~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Equal0~41_combout\ = (\ID|Equal0~30_combout\ & (\ID|Equal0~25_combout\ & (\ID|Equal0~40_combout\ & \ID|Equal0~35_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Equal0~30_combout\,
	datab => \ID|Equal0~25_combout\,
	datac => \ID|Equal0~40_combout\,
	datad => \ID|Equal0~35_combout\,
	combout => \ID|Equal0~41_combout\);

-- Location: LCCOMB_X37_Y11_N16
\DF1|q~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF1|q~9_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & (((!\CTL|Equal3~0_combout\) # (!\ID|Equal0~20_combout\)) # (!\ID|Equal0~41_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(17),
	datab => \ID|Equal0~41_combout\,
	datac => \ID|Equal0~20_combout\,
	datad => \CTL|Equal3~0_combout\,
	combout => \DF1|q~9_combout\);

-- Location: LCFF_X37_Y11_N17
\DF1|q[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF1|q~9_combout\,
	ena => \DF1|q[21]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF1|q\(27));

-- Location: LCCOMB_X34_Y10_N18
\DF2|q~136\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF2|q~136_combout\ = (\DF1|q\(27) & !\HU|StallF~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DF1|q\(27),
	datad => \HU|StallF~14_combout\,
	combout => \DF2|q~136_combout\);

-- Location: LCFF_X34_Y10_N19
\DF2|q[46]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF2|q~136_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF2|q\(46));

-- Location: LCCOMB_X34_Y10_N26
\HU|StallF~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \HU|StallF~8_combout\ = (\DF2|q\(45) & (\DF1|q\(31) & (\DF2|q\(46) $ (!\DF1|q\(32))))) # (!\DF2|q\(45) & (!\DF1|q\(31) & (\DF2|q\(46) $ (!\DF1|q\(32)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF2|q\(45),
	datab => \DF2|q\(46),
	datac => \DF1|q\(31),
	datad => \DF1|q\(32),
	combout => \HU|StallF~8_combout\);

-- Location: LCCOMB_X34_Y10_N4
\HU|StallF~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \HU|StallF~10_combout\ = (\HU|StallF~9_combout\ & (\HU|StallF~8_combout\ & (\DF2|q\(49) $ (!\DF1|q\(35)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HU|StallF~9_combout\,
	datab => \HU|StallF~8_combout\,
	datac => \DF2|q\(49),
	datad => \DF1|q\(35),
	combout => \HU|StallF~10_combout\);

-- Location: LCCOMB_X42_Y14_N10
\DF2|q~164\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF2|q~164_combout\ = (!\DF1|q\(39) & (\CTL|Equal1~0_combout\ & (\DF1|q\(41) & !\HU|StallF~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(39),
	datab => \CTL|Equal1~0_combout\,
	datac => \DF1|q\(41),
	datad => \HU|StallF~14_combout\,
	combout => \DF2|q~164_combout\);

-- Location: LCFF_X42_Y14_N11
\DF2|q[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF2|q~164_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF2|q\(6));

-- Location: LCCOMB_X34_Y10_N30
\HU|StallF~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \HU|StallF~11_combout\ = (\DF2|q\(45) & (\DF1|q\(26) & (\DF2|q\(46) $ (!\DF1|q\(27))))) # (!\DF2|q\(45) & (!\DF1|q\(26) & (\DF2|q\(46) $ (!\DF1|q\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF2|q\(45),
	datab => \DF2|q\(46),
	datac => \DF1|q\(27),
	datad => \DF1|q\(26),
	combout => \HU|StallF~11_combout\);

-- Location: LCCOMB_X35_Y10_N30
\HU|StallF~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \HU|StallF~12_combout\ = (\DF2|q\(48) & (\DF1|q\(29) & (\DF2|q\(47) $ (!\DF1|q\(28))))) # (!\DF2|q\(48) & (!\DF1|q\(29) & (\DF2|q\(47) $ (!\DF1|q\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF2|q\(48),
	datab => \DF2|q\(47),
	datac => \DF1|q\(28),
	datad => \DF1|q\(29),
	combout => \HU|StallF~12_combout\);

-- Location: LCCOMB_X34_Y10_N0
\HU|StallF~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \HU|StallF~13_combout\ = (\HU|StallF~11_combout\ & (\HU|StallF~12_combout\ & (\DF1|q\(30) $ (!\DF2|q\(49)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(30),
	datab => \HU|StallF~11_combout\,
	datac => \DF2|q\(49),
	datad => \HU|StallF~12_combout\,
	combout => \HU|StallF~13_combout\);

-- Location: LCCOMB_X34_Y10_N10
\HU|StallF~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \HU|StallF~14_combout\ = (\HU|StallF~7_combout\) # ((\DF2|q\(6) & ((\HU|StallF~10_combout\) # (\HU|StallF~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HU|StallF~7_combout\,
	datab => \HU|StallF~10_combout\,
	datac => \DF2|q\(6),
	datad => \HU|StallF~13_combout\,
	combout => \HU|StallF~14_combout\);

-- Location: LCCOMB_X42_Y13_N16
\ID|Add0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Add0~1_combout\ = (!\nreset~combout\ & ((\ID|Add0~0_combout\) # ((\HU|StallF~14_combout\ & \IFE|PCDFF\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Add0~0_combout\,
	datab => \HU|StallF~14_combout\,
	datac => \IFE|PCDFF\(2),
	datad => \nreset~combout\,
	combout => \ID|Add0~1_combout\);

-- Location: LCFF_X42_Y13_N17
\IFE|PCDFF[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \ID|Add0~1_combout\,
	ena => \IFE|PCDFF[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \IFE|PCDFF\(2));

-- Location: LCCOMB_X33_Y19_N8
\DF3|q[53]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q[53]~3_combout\ = (\EXE|IEEE_ADD|NandR_uu|Add0~2_combout\ & (\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~28_combout\)) # (!\EXE|IEEE_ADD|NandR_uu|Add0~2_combout\ & ((\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~40_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~28_combout\,
	datab => \EXE|IEEE_ADD|NandR_uu|Add0~2_combout\,
	datad => \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~40_combout\,
	combout => \DF3|q[53]~3_combout\);

-- Location: LCCOMB_X36_Y17_N2
\EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:12:full_adderi|xor1|C\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:12:full_adderi|xor1|C~combout\ = \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:12:xor_gatej|C~0_combout\ $ (((\EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:10:full_adderi|and2|C~combout\ & 
-- \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:11:xor_gatej|C~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:10:full_adderi|and2|C~combout\,
	datac => \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:11:xor_gatej|C~0_combout\,
	datad => \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:12:xor_gatej|C~0_combout\,
	combout => \EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:12:full_adderi|xor1|C~combout\);

-- Location: LCCOMB_X36_Y17_N20
\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~58_combout\ = (\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[0]~5_combout\ & ((\EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:13:full_adderi|xor1|C~combout\))) # (!\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[0]~5_combout\ & 
-- (\EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:12:full_adderi|xor1|C~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:12:full_adderi|xor1|C~combout\,
	datac => \EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:13:full_adderi|xor1|C~combout\,
	datad => \EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[0]~5_combout\,
	combout => \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~58_combout\);

-- Location: LCCOMB_X37_Y17_N28
\EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:14:full_adderi|xor1|C\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:14:full_adderi|xor1|C~combout\ = \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:14:xor_gatej|C~0_combout\ $ (((\EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:13:xor_gatej|C~0_combout\ & 
-- \EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:13:xor_gatej|C~0_combout\,
	datab => \EXE|IEEE_ADD|Lead_zeros_counter_uu|process_0~0_combout\,
	datac => \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:14:xor_gatej|C~0_combout\,
	combout => \EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:14:full_adderi|xor1|C~combout\);

-- Location: LCCOMB_X37_Y17_N20
\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~64\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~64_combout\ = (\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[0]~5_combout\ & (\EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:15:xor_gatej|C~0_combout\ $ ((\EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:14:full_adderi|and2|C~combout\)))) # 
-- (!\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[0]~5_combout\ & (((\EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:14:full_adderi|xor1|C~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110100101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[0]~5_combout\,
	datab => \EXE|IEEE_ADD|adder2_uu|Array_Of_Xor:15:xor_gatej|C~0_combout\,
	datac => \EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:14:full_adderi|and2|C~combout\,
	datad => \EXE|IEEE_ADD|adder2_uu|Array_Of_FAs:14:full_adderi|xor1|C~combout\,
	combout => \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~64_combout\);

-- Location: LCCOMB_X34_Y16_N2
\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~65\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~65_combout\ = (\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[1]~10_combout\ & ((\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[0]~5_combout\ & ((\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~64_combout\))) # 
-- (!\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[0]~5_combout\ & (\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~58_combout\)))) # (!\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[1]~10_combout\ & ((\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[0]~5_combout\ & 
-- (\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~58_combout\)) # (!\EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[0]~5_combout\ & ((\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~64_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110101001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[1]~10_combout\,
	datab => \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~58_combout\,
	datac => \EXE|IEEE_ADD|Lead_zeros_counter_uu|rounding[0]~5_combout\,
	datad => \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~64_combout\,
	combout => \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~65_combout\);

-- Location: LCCOMB_X33_Y19_N30
\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~66\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~66_combout\ = (\EXE|IEEE_ADD|NandR_uu|Add0~2_combout\ & ((\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~53_combout\))) # (!\EXE|IEEE_ADD|NandR_uu|Add0~2_combout\ & (\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~65_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|IEEE_ADD|NandR_uu|Add0~2_combout\,
	datac => \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~65_combout\,
	datad => \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~53_combout\,
	combout => \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~66_combout\);

-- Location: LCCOMB_X32_Y17_N2
\DF3|q~98\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q~98_combout\ = (\DF3|q[46]~33_combout\ & (((\EXE|IEEE_MUL|Mult0|auto_generated|op_1~38_combout\) # (!\EXE|Equal0~0_combout\)))) # (!\DF3|q[46]~33_combout\ & (\EXE|IEEE_MUL|Mult0|auto_generated|op_1~36_combout\ & ((\EXE|Equal0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF3|q[46]~33_combout\,
	datab => \EXE|IEEE_MUL|Mult0|auto_generated|op_1~36_combout\,
	datac => \EXE|IEEE_MUL|Mult0|auto_generated|op_1~38_combout\,
	datad => \EXE|Equal0~0_combout\,
	combout => \DF3|q~98_combout\);

-- Location: LCCOMB_X32_Y17_N20
\DF3|q~99\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q~99_combout\ = (\DF3|q~98_combout\ & ((\EXE|Add1~26_combout\) # ((\EXE|Equal0~0_combout\)))) # (!\DF3|q~98_combout\ & (((\EXE|Add0~26_combout\ & !\EXE|Equal0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Add1~26_combout\,
	datab => \DF3|q~98_combout\,
	datac => \EXE|Add0~26_combout\,
	datad => \EXE|Equal0~0_combout\,
	combout => \DF3|q~99_combout\);

-- Location: LCCOMB_X33_Y19_N16
\DF3|q~101\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF3|q~101_combout\ = (\DF3|q~100_combout\ & ((\EXE|IEEE_ADD|NandR_uu|ShiftLeft0~66_combout\) # ((\DF3|q[46]~36_combout\)))) # (!\DF3|q~100_combout\ & (((\DF3|q~99_combout\ & !\DF3|q[46]~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF3|q~100_combout\,
	datab => \EXE|IEEE_ADD|NandR_uu|ShiftLeft0~66_combout\,
	datac => \DF3|q~99_combout\,
	datad => \DF3|q[46]~36_combout\,
	combout => \DF3|q~101_combout\);

-- Location: LCFF_X33_Y19_N9
\DF3|q[53]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF3|q[53]~3_combout\,
	sdata => \DF3|q~101_combout\,
	sclr => \DF3|q[51]~71_combout\,
	sload => \DF3|q[51]~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF3|q\(53));

-- Location: LCCOMB_X27_Y15_N8
\ID|Mux30~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux30~20_combout\ = (\DF1|q\(35) & (\ID|Mux30~9_combout\)) # (!\DF1|q\(35) & ((\ID|Mux30~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux30~9_combout\,
	datab => \ID|Mux30~19_combout\,
	datad => \DF1|q\(35),
	combout => \ID|Mux30~20_combout\);

-- Location: LCCOMB_X21_Y8_N22
\ID|Mux25~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux25~18_combout\ = (\ID|Mux25~17_combout\ & ((\ID|register_array[15][6]~regout\) # ((!\DF1|q\(32))))) # (!\ID|Mux25~17_combout\ & (((\ID|register_array[14][6]~regout\ & \DF1|q\(32)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux25~17_combout\,
	datab => \ID|register_array[15][6]~regout\,
	datac => \ID|register_array[14][6]~regout\,
	datad => \DF1|q\(32),
	combout => \ID|Mux25~18_combout\);

-- Location: LCCOMB_X19_Y10_N2
\ID|Mux25~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux25~10_combout\ = (\DF1|q\(32) & ((\ID|register_array[10][6]~regout\) # ((\DF1|q\(31))))) # (!\DF1|q\(32) & (((\ID|register_array[8][6]~regout\ & !\DF1|q\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[10][6]~regout\,
	datab => \DF1|q\(32),
	datac => \ID|register_array[8][6]~regout\,
	datad => \DF1|q\(31),
	combout => \ID|Mux25~10_combout\);

-- Location: LCCOMB_X18_Y10_N28
\ID|Mux25~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux25~11_combout\ = (\DF1|q\(31) & ((\ID|Mux25~10_combout\ & (\ID|register_array[11][6]~regout\)) # (!\ID|Mux25~10_combout\ & ((\ID|register_array[9][6]~regout\))))) # (!\DF1|q\(31) & (((\ID|Mux25~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[11][6]~regout\,
	datab => \DF1|q\(31),
	datac => \ID|register_array[9][6]~regout\,
	datad => \ID|Mux25~10_combout\,
	combout => \ID|Mux25~11_combout\);

-- Location: LCCOMB_X18_Y10_N2
\ID|Mux25~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux25~19_combout\ = (\ID|Mux25~16_combout\ & ((\ID|Mux25~18_combout\) # ((!\DF1|q\(34))))) # (!\ID|Mux25~16_combout\ & (((\ID|Mux25~11_combout\ & \DF1|q\(34)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux25~16_combout\,
	datab => \ID|Mux25~18_combout\,
	datac => \ID|Mux25~11_combout\,
	datad => \DF1|q\(34),
	combout => \ID|Mux25~19_combout\);

-- Location: LCCOMB_X18_Y10_N20
\ID|Mux25~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux25~20_combout\ = (\DF1|q\(35) & (\ID|Mux25~9_combout\)) # (!\DF1|q\(35) & ((\ID|Mux25~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux25~9_combout\,
	datab => \ID|Mux25~19_combout\,
	datad => \DF1|q\(35),
	combout => \ID|Mux25~20_combout\);

-- Location: LCCOMB_X27_Y15_N12
\ID|Mux24~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux24~20_combout\ = (\DF1|q\(35) & (\ID|Mux24~9_combout\)) # (!\DF1|q\(35) & ((\ID|Mux24~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID|Mux24~9_combout\,
	datac => \ID|Mux24~19_combout\,
	datad => \DF1|q\(35),
	combout => \ID|Mux24~20_combout\);

-- Location: LCCOMB_X23_Y17_N28
\ID|Mux23~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux23~20_combout\ = (\DF1|q\(35) & (\ID|Mux23~9_combout\)) # (!\DF1|q\(35) & ((\ID|Mux23~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID|Mux23~9_combout\,
	datac => \ID|Mux23~19_combout\,
	datad => \DF1|q\(35),
	combout => \ID|Mux23~20_combout\);

-- Location: LCCOMB_X24_Y10_N28
\ID|Mux22~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux22~11_combout\ = (\ID|Mux22~10_combout\ & (((\ID|register_array[7][9]~regout\)) # (!\DF1|q\(32)))) # (!\ID|Mux22~10_combout\ & (\DF1|q\(32) & (\ID|register_array[6][9]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux22~10_combout\,
	datab => \DF1|q\(32),
	datac => \ID|register_array[6][9]~regout\,
	datad => \ID|register_array[7][9]~regout\,
	combout => \ID|Mux22~11_combout\);

-- Location: LCFF_X22_Y11_N11
\ID|register_array[12][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~46_combout\,
	sload => VCC,
	ena => \ID|register_array[12][10]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[12][9]~regout\);

-- Location: LCCOMB_X22_Y11_N10
\ID|Mux22~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux22~17_combout\ = (\DF1|q\(32) & (((\DF1|q\(31))))) # (!\DF1|q\(32) & ((\DF1|q\(31) & (\ID|register_array[13][9]~regout\)) # (!\DF1|q\(31) & ((\ID|register_array[12][9]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[13][9]~regout\,
	datab => \DF1|q\(32),
	datac => \ID|register_array[12][9]~regout\,
	datad => \DF1|q\(31),
	combout => \ID|Mux22~17_combout\);

-- Location: LCCOMB_X22_Y11_N24
\ID|Mux22~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux22~18_combout\ = (\DF1|q\(32) & ((\ID|Mux22~17_combout\ & (\ID|register_array[15][9]~regout\)) # (!\ID|Mux22~17_combout\ & ((\ID|register_array[14][9]~regout\))))) # (!\DF1|q\(32) & (((\ID|Mux22~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[15][9]~regout\,
	datab => \DF1|q\(32),
	datac => \ID|register_array[14][9]~regout\,
	datad => \ID|Mux22~17_combout\,
	combout => \ID|Mux22~18_combout\);

-- Location: LCCOMB_X27_Y11_N4
\ID|Mux22~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux22~19_combout\ = (\ID|Mux22~16_combout\ & (((\ID|Mux22~18_combout\) # (!\DF1|q\(33))))) # (!\ID|Mux22~16_combout\ & (\ID|Mux22~11_combout\ & (\DF1|q\(33))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux22~16_combout\,
	datab => \ID|Mux22~11_combout\,
	datac => \DF1|q\(33),
	datad => \ID|Mux22~18_combout\,
	combout => \ID|Mux22~19_combout\);

-- Location: LCCOMB_X27_Y15_N14
\ID|Mux22~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux22~20_combout\ = (\DF1|q\(35) & ((\ID|Mux22~9_combout\))) # (!\DF1|q\(35) & (\ID|Mux22~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux22~19_combout\,
	datab => \ID|Mux22~9_combout\,
	datad => \DF1|q\(35),
	combout => \ID|Mux22~20_combout\);

-- Location: LCFF_X18_Y11_N21
\ID|register_array[9][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~47_combout\,
	sload => VCC,
	ena => \ID|register_array[9][9]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[9][10]~regout\);

-- Location: LCFF_X15_Y11_N21
\ID|register_array[10][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~47_combout\,
	sload => VCC,
	ena => \ID|register_array[10][10]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[10][10]~regout\);

-- Location: LCFF_X15_Y11_N7
\ID|register_array[8][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~47_combout\,
	sload => VCC,
	ena => \ID|register_array[8][16]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[8][10]~regout\);

-- Location: LCCOMB_X15_Y11_N6
\ID|Mux21~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux21~10_combout\ = (\DF1|q\(32) & ((\ID|register_array[10][10]~regout\) # ((\DF1|q\(31))))) # (!\DF1|q\(32) & (((\ID|register_array[8][10]~regout\ & !\DF1|q\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(32),
	datab => \ID|register_array[10][10]~regout\,
	datac => \ID|register_array[8][10]~regout\,
	datad => \DF1|q\(31),
	combout => \ID|Mux21~10_combout\);

-- Location: LCCOMB_X18_Y11_N20
\ID|Mux21~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux21~11_combout\ = (\DF1|q\(31) & ((\ID|Mux21~10_combout\ & (\ID|register_array[11][10]~regout\)) # (!\ID|Mux21~10_combout\ & ((\ID|register_array[9][10]~regout\))))) # (!\DF1|q\(31) & (((\ID|Mux21~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[11][10]~regout\,
	datab => \DF1|q\(31),
	datac => \ID|register_array[9][10]~regout\,
	datad => \ID|Mux21~10_combout\,
	combout => \ID|Mux21~11_combout\);

-- Location: LCFF_X21_Y11_N23
\ID|register_array[2][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~47_combout\,
	sload => VCC,
	ena => \ID|register_array[2][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[2][10]~regout\);

-- Location: LCCOMB_X21_Y11_N22
\ID|Mux21~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux21~15_combout\ = (\ID|Mux21~14_combout\) # ((\DF1|q\(32) & (\ID|register_array[2][10]~regout\ & !\DF1|q\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux21~14_combout\,
	datab => \DF1|q\(32),
	datac => \ID|register_array[2][10]~regout\,
	datad => \DF1|q\(31),
	combout => \ID|Mux21~15_combout\);

-- Location: LCCOMB_X21_Y11_N24
\ID|Mux21~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux21~16_combout\ = (\DF1|q\(33) & ((\ID|Mux21~13_combout\) # ((\DF1|q\(34))))) # (!\DF1|q\(33) & (((\ID|Mux21~15_combout\ & !\DF1|q\(34)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux21~13_combout\,
	datab => \ID|Mux21~15_combout\,
	datac => \DF1|q\(33),
	datad => \DF1|q\(34),
	combout => \ID|Mux21~16_combout\);

-- Location: LCCOMB_X21_Y11_N10
\ID|Mux21~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux21~19_combout\ = (\ID|Mux21~16_combout\ & ((\ID|Mux21~18_combout\) # ((!\DF1|q\(34))))) # (!\ID|Mux21~16_combout\ & (((\ID|Mux21~11_combout\ & \DF1|q\(34)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux21~18_combout\,
	datab => \ID|Mux21~11_combout\,
	datac => \ID|Mux21~16_combout\,
	datad => \DF1|q\(34),
	combout => \ID|Mux21~19_combout\);

-- Location: LCCOMB_X30_Y15_N24
\ID|Mux21~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux21~20_combout\ = (\DF1|q\(35) & ((\ID|Mux21~9_combout\))) # (!\DF1|q\(35) & (\ID|Mux21~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux21~19_combout\,
	datab => \ID|Mux21~9_combout\,
	datac => \DF1|q\(35),
	combout => \ID|Mux21~20_combout\);

-- Location: LCCOMB_X24_Y15_N0
\ID|Mux19~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux19~20_combout\ = (\DF1|q\(35) & (\ID|Mux19~9_combout\)) # (!\DF1|q\(35) & ((\ID|Mux19~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID|Mux19~9_combout\,
	datac => \DF1|q\(35),
	datad => \ID|Mux19~19_combout\,
	combout => \ID|Mux19~20_combout\);

-- Location: LCCOMB_X23_Y15_N22
\ID|Mux18~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux18~20_combout\ = (\DF1|q\(35) & ((\ID|Mux18~9_combout\))) # (!\DF1|q\(35) & (\ID|Mux18~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID|Mux18~19_combout\,
	datac => \DF1|q\(35),
	datad => \ID|Mux18~9_combout\,
	combout => \ID|Mux18~20_combout\);

-- Location: LCFF_X29_Y13_N25
\ID|register_array[15][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \ID|register_array~51_combout\,
	ena => \ID|register_array[15][11]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[15][14]~regout\);

-- Location: LCFF_X22_Y11_N9
\ID|register_array[14][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~51_combout\,
	sload => VCC,
	ena => \ID|register_array[14][24]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[14][14]~regout\);

-- Location: LCCOMB_X22_Y11_N8
\ID|Mux17~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux17~18_combout\ = (\ID|Mux17~17_combout\ & ((\ID|register_array[15][14]~regout\) # ((!\DF1|q\(32))))) # (!\ID|Mux17~17_combout\ & (((\ID|register_array[14][14]~regout\ & \DF1|q\(32)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux17~17_combout\,
	datab => \ID|register_array[15][14]~regout\,
	datac => \ID|register_array[14][14]~regout\,
	datad => \DF1|q\(32),
	combout => \ID|Mux17~18_combout\);

-- Location: LCFF_X22_Y12_N27
\ID|register_array[2][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~51_combout\,
	sload => VCC,
	ena => \ID|register_array[2][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[2][14]~regout\);

-- Location: LCCOMB_X22_Y12_N26
\ID|Mux17~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux17~15_combout\ = (\ID|Mux17~14_combout\) # ((\DF1|q\(32) & (\ID|register_array[2][14]~regout\ & !\DF1|q\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux17~14_combout\,
	datab => \DF1|q\(32),
	datac => \ID|register_array[2][14]~regout\,
	datad => \DF1|q\(31),
	combout => \ID|Mux17~15_combout\);

-- Location: LCCOMB_X22_Y12_N12
\ID|Mux17~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux17~16_combout\ = (\DF1|q\(34) & (((\DF1|q\(33))))) # (!\DF1|q\(34) & ((\DF1|q\(33) & (\ID|Mux17~13_combout\)) # (!\DF1|q\(33) & ((\ID|Mux17~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux17~13_combout\,
	datab => \ID|Mux17~15_combout\,
	datac => \DF1|q\(34),
	datad => \DF1|q\(33),
	combout => \ID|Mux17~16_combout\);

-- Location: LCCOMB_X22_Y12_N30
\ID|Mux17~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux17~19_combout\ = (\DF1|q\(34) & ((\ID|Mux17~16_combout\ & ((\ID|Mux17~18_combout\))) # (!\ID|Mux17~16_combout\ & (\ID|Mux17~11_combout\)))) # (!\DF1|q\(34) & (((\ID|Mux17~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux17~11_combout\,
	datab => \ID|Mux17~18_combout\,
	datac => \DF1|q\(34),
	datad => \ID|Mux17~16_combout\,
	combout => \ID|Mux17~19_combout\);

-- Location: LCCOMB_X27_Y15_N10
\ID|Mux17~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux17~20_combout\ = (\DF1|q\(35) & ((\ID|Mux17~9_combout\))) # (!\DF1|q\(35) & (\ID|Mux17~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux17~19_combout\,
	datab => \ID|Mux17~9_combout\,
	datad => \DF1|q\(35),
	combout => \ID|Mux17~20_combout\);

-- Location: LCCOMB_X22_Y14_N22
\ID|Mux16~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux16~8_combout\ = (\ID|Mux16~7_combout\ & ((\ID|register_array[31][15]~regout\) # ((!\DF1|q\(33))))) # (!\ID|Mux16~7_combout\ & (((\ID|register_array[23][15]~regout\ & \DF1|q\(33)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux16~7_combout\,
	datab => \ID|register_array[31][15]~regout\,
	datac => \ID|register_array[23][15]~regout\,
	datad => \DF1|q\(33),
	combout => \ID|Mux16~8_combout\);

-- Location: LCFF_X18_Y14_N13
\ID|register_array[21][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~52_combout\,
	sload => VCC,
	ena => \ID|register_array[21][27]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[21][15]~regout\);

-- Location: LCCOMB_X18_Y14_N12
\ID|Mux16~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux16~1_combout\ = (\ID|Mux16~0_combout\ & (((\ID|register_array[29][15]~regout\)) # (!\DF1|q\(33)))) # (!\ID|Mux16~0_combout\ & (\DF1|q\(33) & (\ID|register_array[21][15]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux16~0_combout\,
	datab => \DF1|q\(33),
	datac => \ID|register_array[21][15]~regout\,
	datad => \ID|register_array[29][15]~regout\,
	combout => \ID|Mux16~1_combout\);

-- Location: LCCOMB_X21_Y10_N30
\ID|Mux16~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux16~9_combout\ = (\ID|Mux16~6_combout\ & ((\ID|Mux16~8_combout\) # ((!\DF1|q\(31))))) # (!\ID|Mux16~6_combout\ & (((\ID|Mux16~1_combout\ & \DF1|q\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux16~6_combout\,
	datab => \ID|Mux16~8_combout\,
	datac => \ID|Mux16~1_combout\,
	datad => \DF1|q\(31),
	combout => \ID|Mux16~9_combout\);

-- Location: LCCOMB_X21_Y10_N16
\ID|Mux16~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux16~20_combout\ = (\DF1|q\(35) & ((\ID|Mux16~9_combout\))) # (!\DF1|q\(35) & (\ID|Mux16~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux16~19_combout\,
	datab => \ID|Mux16~9_combout\,
	datad => \DF1|q\(35),
	combout => \ID|Mux16~20_combout\);

-- Location: LCCOMB_X25_Y16_N28
\ID|Mux13~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux13~20_combout\ = (\DF1|q\(35) & ((\ID|Mux13~9_combout\))) # (!\DF1|q\(35) & (\ID|Mux13~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux13~19_combout\,
	datab => \ID|Mux13~9_combout\,
	datac => \DF1|q\(35),
	combout => \ID|Mux13~20_combout\);

-- Location: LCFF_X25_Y10_N9
\ID|register_array[5][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~57_combout\,
	sload => VCC,
	ena => \ID|register_array[5][20]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[5][20]~regout\);

-- Location: LCFF_X25_Y10_N27
\ID|register_array[4][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~57_combout\,
	sload => VCC,
	ena => \ID|register_array[4][1]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[4][20]~regout\);

-- Location: LCCOMB_X25_Y10_N26
\ID|Mux11~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux11~12_combout\ = (\DF1|q\(32) & (((\DF1|q\(31))))) # (!\DF1|q\(32) & ((\DF1|q\(31) & (\ID|register_array[5][20]~regout\)) # (!\DF1|q\(31) & ((\ID|register_array[4][20]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(32),
	datab => \ID|register_array[5][20]~regout\,
	datac => \ID|register_array[4][20]~regout\,
	datad => \DF1|q\(31),
	combout => \ID|Mux11~12_combout\);

-- Location: LCCOMB_X26_Y10_N12
\ID|Mux11~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux11~13_combout\ = (\DF1|q\(32) & ((\ID|Mux11~12_combout\ & ((\ID|register_array[7][20]~regout\))) # (!\ID|Mux11~12_combout\ & (\ID|register_array[6][20]~regout\)))) # (!\DF1|q\(32) & (\ID|Mux11~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(32),
	datab => \ID|Mux11~12_combout\,
	datac => \ID|register_array[6][20]~regout\,
	datad => \ID|register_array[7][20]~regout\,
	combout => \ID|Mux11~13_combout\);

-- Location: LCCOMB_X24_Y17_N18
\ID|Mux11~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux11~15_combout\ = (\ID|Mux11~14_combout\) # ((!\DF1|q\(31) & (\ID|register_array[2][20]~regout\ & \DF1|q\(32))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux11~14_combout\,
	datab => \DF1|q\(31),
	datac => \ID|register_array[2][20]~regout\,
	datad => \DF1|q\(32),
	combout => \ID|Mux11~15_combout\);

-- Location: LCCOMB_X25_Y17_N0
\ID|Mux11~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux11~16_combout\ = (\DF1|q\(33) & ((\ID|Mux11~13_combout\) # ((\DF1|q\(34))))) # (!\DF1|q\(33) & (((\ID|Mux11~15_combout\ & !\DF1|q\(34)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(33),
	datab => \ID|Mux11~13_combout\,
	datac => \ID|Mux11~15_combout\,
	datad => \DF1|q\(34),
	combout => \ID|Mux11~16_combout\);

-- Location: LCFF_X16_Y10_N25
\ID|register_array[9][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~57_combout\,
	sload => VCC,
	ena => \ID|register_array[9][9]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[9][20]~regout\);

-- Location: LCFF_X16_Y10_N11
\ID|register_array[11][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~57_combout\,
	sload => VCC,
	ena => \ID|register_array[11][6]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[11][20]~regout\);

-- Location: LCFF_X15_Y10_N17
\ID|register_array[10][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~57_combout\,
	sload => VCC,
	ena => \ID|register_array[10][10]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[10][20]~regout\);

-- Location: LCFF_X15_Y10_N3
\ID|register_array[8][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~57_combout\,
	sload => VCC,
	ena => \ID|register_array[8][16]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[8][20]~regout\);

-- Location: LCCOMB_X15_Y10_N2
\ID|Mux11~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux11~10_combout\ = (\DF1|q\(32) & ((\ID|register_array[10][20]~regout\) # ((\DF1|q\(31))))) # (!\DF1|q\(32) & (((\ID|register_array[8][20]~regout\ & !\DF1|q\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(32),
	datab => \ID|register_array[10][20]~regout\,
	datac => \ID|register_array[8][20]~regout\,
	datad => \DF1|q\(31),
	combout => \ID|Mux11~10_combout\);

-- Location: LCCOMB_X16_Y10_N10
\ID|Mux11~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux11~11_combout\ = (\DF1|q\(31) & ((\ID|Mux11~10_combout\ & ((\ID|register_array[11][20]~regout\))) # (!\ID|Mux11~10_combout\ & (\ID|register_array[9][20]~regout\)))) # (!\DF1|q\(31) & (((\ID|Mux11~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(31),
	datab => \ID|register_array[9][20]~regout\,
	datac => \ID|register_array[11][20]~regout\,
	datad => \ID|Mux11~10_combout\,
	combout => \ID|Mux11~11_combout\);

-- Location: LCCOMB_X25_Y17_N10
\ID|Mux11~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux11~19_combout\ = (\ID|Mux11~16_combout\ & ((\ID|Mux11~18_combout\) # ((!\DF1|q\(34))))) # (!\ID|Mux11~16_combout\ & (((\ID|Mux11~11_combout\ & \DF1|q\(34)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux11~18_combout\,
	datab => \ID|Mux11~16_combout\,
	datac => \ID|Mux11~11_combout\,
	datad => \DF1|q\(34),
	combout => \ID|Mux11~19_combout\);

-- Location: LCCOMB_X21_Y17_N14
\ID|Mux11~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux11~20_combout\ = (\DF1|q\(35) & (\ID|Mux11~9_combout\)) # (!\DF1|q\(35) & ((\ID|Mux11~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux11~9_combout\,
	datab => \DF1|q\(35),
	datad => \ID|Mux11~19_combout\,
	combout => \ID|Mux11~20_combout\);

-- Location: LCCOMB_X26_Y15_N30
\ID|Mux10~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux10~18_combout\ = (\ID|Mux10~17_combout\ & ((\ID|register_array[15][21]~regout\) # ((!\DF1|q\(32))))) # (!\ID|Mux10~17_combout\ & (((\ID|register_array[14][21]~regout\ & \DF1|q\(32)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux10~17_combout\,
	datab => \ID|register_array[15][21]~regout\,
	datac => \ID|register_array[14][21]~regout\,
	datad => \DF1|q\(32),
	combout => \ID|Mux10~18_combout\);

-- Location: LCFF_X22_Y10_N9
\ID|register_array[6][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~58_combout\,
	sload => VCC,
	ena => \ID|register_array[6][5]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[6][21]~regout\);

-- Location: LCFF_X22_Y10_N11
\ID|register_array[7][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~58_combout\,
	sload => VCC,
	ena => \ID|register_array[7][16]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[7][21]~regout\);

-- Location: LCFF_X25_Y10_N5
\ID|register_array[5][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~58_combout\,
	sload => VCC,
	ena => \ID|register_array[5][20]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[5][21]~regout\);

-- Location: LCFF_X25_Y10_N7
\ID|register_array[4][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~58_combout\,
	sload => VCC,
	ena => \ID|register_array[4][1]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[4][21]~regout\);

-- Location: LCCOMB_X25_Y10_N6
\ID|Mux10~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux10~10_combout\ = (\DF1|q\(32) & (((\DF1|q\(31))))) # (!\DF1|q\(32) & ((\DF1|q\(31) & (\ID|register_array[5][21]~regout\)) # (!\DF1|q\(31) & ((\ID|register_array[4][21]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(32),
	datab => \ID|register_array[5][21]~regout\,
	datac => \ID|register_array[4][21]~regout\,
	datad => \DF1|q\(31),
	combout => \ID|Mux10~10_combout\);

-- Location: LCCOMB_X22_Y10_N10
\ID|Mux10~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux10~11_combout\ = (\DF1|q\(32) & ((\ID|Mux10~10_combout\ & ((\ID|register_array[7][21]~regout\))) # (!\ID|Mux10~10_combout\ & (\ID|register_array[6][21]~regout\)))) # (!\DF1|q\(32) & (((\ID|Mux10~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(32),
	datab => \ID|register_array[6][21]~regout\,
	datac => \ID|register_array[7][21]~regout\,
	datad => \ID|Mux10~10_combout\,
	combout => \ID|Mux10~11_combout\);

-- Location: LCCOMB_X22_Y10_N22
\ID|Mux10~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux10~19_combout\ = (\ID|Mux10~16_combout\ & ((\ID|Mux10~18_combout\) # ((!\DF1|q\(33))))) # (!\ID|Mux10~16_combout\ & (((\DF1|q\(33) & \ID|Mux10~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux10~16_combout\,
	datab => \ID|Mux10~18_combout\,
	datac => \DF1|q\(33),
	datad => \ID|Mux10~11_combout\,
	combout => \ID|Mux10~19_combout\);

-- Location: LCCOMB_X23_Y15_N0
\ID|Mux10~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux10~20_combout\ = (\DF1|q\(35) & ((\ID|Mux10~9_combout\))) # (!\DF1|q\(35) & (\ID|Mux10~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(35),
	datac => \ID|Mux10~19_combout\,
	datad => \ID|Mux10~9_combout\,
	combout => \ID|Mux10~20_combout\);

-- Location: LCFF_X20_Y17_N5
\ID|register_array[20][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~59_combout\,
	sload => VCC,
	ena => \ID|register_array[20][26]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[20][22]~regout\);

-- Location: LCFF_X20_Y17_N31
\ID|register_array[28][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~59_combout\,
	sload => VCC,
	ena => \ID|register_array[28][13]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[28][22]~regout\);

-- Location: LCFF_X16_Y17_N17
\ID|register_array[24][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~59_combout\,
	sload => VCC,
	ena => \ID|register_array[24][28]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[24][22]~regout\);

-- Location: LCFF_X15_Y15_N15
\ID|register_array[16][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~59_combout\,
	sload => VCC,
	ena => \ID|register_array[16][6]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[16][22]~regout\);

-- Location: LCCOMB_X15_Y15_N14
\ID|Mux9~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux9~4_combout\ = (\DF1|q\(34) & ((\ID|register_array[24][22]~regout\) # ((\DF1|q\(33))))) # (!\DF1|q\(34) & (((\ID|register_array[16][22]~regout\ & !\DF1|q\(33)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(34),
	datab => \ID|register_array[24][22]~regout\,
	datac => \ID|register_array[16][22]~regout\,
	datad => \DF1|q\(33),
	combout => \ID|Mux9~4_combout\);

-- Location: LCCOMB_X20_Y17_N30
\ID|Mux9~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux9~5_combout\ = (\DF1|q\(33) & ((\ID|Mux9~4_combout\ & ((\ID|register_array[28][22]~regout\))) # (!\ID|Mux9~4_combout\ & (\ID|register_array[20][22]~regout\)))) # (!\DF1|q\(33) & (((\ID|Mux9~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(33),
	datab => \ID|register_array[20][22]~regout\,
	datac => \ID|register_array[28][22]~regout\,
	datad => \ID|Mux9~4_combout\,
	combout => \ID|Mux9~5_combout\);

-- Location: LCCOMB_X24_Y15_N26
\ID|Mux9~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux9~6_combout\ = (\DF1|q\(32) & ((\ID|Mux9~3_combout\) # ((\DF1|q\(31))))) # (!\DF1|q\(32) & (((\ID|Mux9~5_combout\ & !\DF1|q\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux9~3_combout\,
	datab => \DF1|q\(32),
	datac => \ID|Mux9~5_combout\,
	datad => \DF1|q\(31),
	combout => \ID|Mux9~6_combout\);

-- Location: LCFF_X20_Y14_N11
\ID|register_array[19][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~59_combout\,
	sload => VCC,
	ena => \ID|register_array[19][28]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[19][22]~regout\);

-- Location: LCFF_X20_Y12_N23
\ID|register_array[23][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~59_combout\,
	sload => VCC,
	ena => \ID|register_array[23][5]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[23][22]~regout\);

-- Location: LCCOMB_X20_Y14_N10
\ID|Mux9~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux9~7_combout\ = (\DF1|q\(33) & ((\DF1|q\(34)) # ((\ID|register_array[23][22]~regout\)))) # (!\DF1|q\(33) & (!\DF1|q\(34) & (\ID|register_array[19][22]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(33),
	datab => \DF1|q\(34),
	datac => \ID|register_array[19][22]~regout\,
	datad => \ID|register_array[23][22]~regout\,
	combout => \ID|Mux9~7_combout\);

-- Location: LCFF_X24_Y14_N31
\ID|register_array[31][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~59_combout\,
	sload => VCC,
	ena => \ID|register_array[31][24]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[31][22]~regout\);

-- Location: LCFF_X24_Y14_N13
\ID|register_array[27][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~59_combout\,
	sload => VCC,
	ena => \ID|register_array[27][12]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[27][22]~regout\);

-- Location: LCCOMB_X24_Y14_N30
\ID|Mux9~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux9~8_combout\ = (\DF1|q\(34) & ((\ID|Mux9~7_combout\ & (\ID|register_array[31][22]~regout\)) # (!\ID|Mux9~7_combout\ & ((\ID|register_array[27][22]~regout\))))) # (!\DF1|q\(34) & (\ID|Mux9~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(34),
	datab => \ID|Mux9~7_combout\,
	datac => \ID|register_array[31][22]~regout\,
	datad => \ID|register_array[27][22]~regout\,
	combout => \ID|Mux9~8_combout\);

-- Location: LCCOMB_X24_Y15_N12
\ID|Mux9~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux9~9_combout\ = (\ID|Mux9~6_combout\ & (((\ID|Mux9~8_combout\) # (!\DF1|q\(31))))) # (!\ID|Mux9~6_combout\ & (\ID|Mux9~1_combout\ & ((\DF1|q\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux9~1_combout\,
	datab => \ID|Mux9~6_combout\,
	datac => \ID|Mux9~8_combout\,
	datad => \DF1|q\(31),
	combout => \ID|Mux9~9_combout\);

-- Location: LCCOMB_X24_Y15_N6
\ID|Mux9~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux9~20_combout\ = (\DF1|q\(35) & ((\ID|Mux9~9_combout\))) # (!\DF1|q\(35) & (\ID|Mux9~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID|Mux9~19_combout\,
	datac => \DF1|q\(35),
	datad => \ID|Mux9~9_combout\,
	combout => \ID|Mux9~20_combout\);

-- Location: LCCOMB_X22_Y12_N28
\ID|Mux8~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux8~20_combout\ = (\DF1|q\(35) & ((\ID|Mux8~9_combout\))) # (!\DF1|q\(35) & (\ID|Mux8~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux8~19_combout\,
	datab => \ID|Mux8~9_combout\,
	datad => \DF1|q\(35),
	combout => \ID|Mux8~20_combout\);

-- Location: LCCOMB_X26_Y13_N30
\ID|Mux5~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux5~17_combout\ = (\DF1|q\(32) & (((\DF1|q\(31))))) # (!\DF1|q\(32) & ((\DF1|q\(31) & (\ID|register_array[13][26]~regout\)) # (!\DF1|q\(31) & ((\ID|register_array[12][26]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[13][26]~regout\,
	datab => \DF1|q\(32),
	datac => \ID|register_array[12][26]~regout\,
	datad => \DF1|q\(31),
	combout => \ID|Mux5~17_combout\);

-- Location: LCFF_X22_Y15_N13
\ID|register_array[14][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~63_combout\,
	sload => VCC,
	ena => \ID|register_array[14][24]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[14][26]~regout\);

-- Location: LCCOMB_X22_Y15_N12
\ID|Mux5~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux5~18_combout\ = (\ID|Mux5~17_combout\ & ((\ID|register_array[15][26]~regout\) # ((!\DF1|q\(32))))) # (!\ID|Mux5~17_combout\ & (((\ID|register_array[14][26]~regout\ & \DF1|q\(32)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[15][26]~regout\,
	datab => \ID|Mux5~17_combout\,
	datac => \ID|register_array[14][26]~regout\,
	datad => \DF1|q\(32),
	combout => \ID|Mux5~18_combout\);

-- Location: LCFF_X22_Y8_N23
\ID|register_array[4][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~63_combout\,
	sload => VCC,
	ena => \ID|register_array[4][1]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[4][26]~regout\);

-- Location: LCCOMB_X22_Y8_N22
\ID|Mux5~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux5~12_combout\ = (\DF1|q\(32) & (((\DF1|q\(31))))) # (!\DF1|q\(32) & ((\DF1|q\(31) & (\ID|register_array[5][26]~regout\)) # (!\DF1|q\(31) & ((\ID|register_array[4][26]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[5][26]~regout\,
	datab => \DF1|q\(32),
	datac => \ID|register_array[4][26]~regout\,
	datad => \DF1|q\(31),
	combout => \ID|Mux5~12_combout\);

-- Location: LCFF_X26_Y10_N17
\ID|register_array[6][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~63_combout\,
	sload => VCC,
	ena => \ID|register_array[6][5]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[6][26]~regout\);

-- Location: LCFF_X26_Y10_N3
\ID|register_array[7][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~63_combout\,
	sload => VCC,
	ena => \ID|register_array[7][16]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[7][26]~regout\);

-- Location: LCCOMB_X26_Y10_N16
\ID|Mux5~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux5~13_combout\ = (\DF1|q\(32) & ((\ID|Mux5~12_combout\ & ((\ID|register_array[7][26]~regout\))) # (!\ID|Mux5~12_combout\ & (\ID|register_array[6][26]~regout\)))) # (!\DF1|q\(32) & (\ID|Mux5~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(32),
	datab => \ID|Mux5~12_combout\,
	datac => \ID|register_array[6][26]~regout\,
	datad => \ID|register_array[7][26]~regout\,
	combout => \ID|Mux5~13_combout\);

-- Location: LCFF_X25_Y9_N23
\ID|register_array[2][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~63_combout\,
	sload => VCC,
	ena => \ID|register_array[2][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[2][26]~regout\);

-- Location: LCCOMB_X25_Y9_N22
\ID|Mux5~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux5~15_combout\ = (\ID|Mux5~14_combout\) # ((!\DF1|q\(31) & (\ID|register_array[2][26]~regout\ & \DF1|q\(32))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux5~14_combout\,
	datab => \DF1|q\(31),
	datac => \ID|register_array[2][26]~regout\,
	datad => \DF1|q\(32),
	combout => \ID|Mux5~15_combout\);

-- Location: LCCOMB_X25_Y9_N16
\ID|Mux5~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux5~16_combout\ = (\DF1|q\(33) & ((\ID|Mux5~13_combout\) # ((\DF1|q\(34))))) # (!\DF1|q\(33) & (((!\DF1|q\(34) & \ID|Mux5~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(33),
	datab => \ID|Mux5~13_combout\,
	datac => \DF1|q\(34),
	datad => \ID|Mux5~15_combout\,
	combout => \ID|Mux5~16_combout\);

-- Location: LCFF_X16_Y11_N27
\ID|register_array[8][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~63_combout\,
	sload => VCC,
	ena => \ID|register_array[8][16]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[8][26]~regout\);

-- Location: LCCOMB_X16_Y11_N26
\ID|Mux5~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux5~10_combout\ = (\DF1|q\(32) & ((\ID|register_array[10][26]~regout\) # ((\DF1|q\(31))))) # (!\DF1|q\(32) & (((\ID|register_array[8][26]~regout\ & !\DF1|q\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[10][26]~regout\,
	datab => \DF1|q\(32),
	datac => \ID|register_array[8][26]~regout\,
	datad => \DF1|q\(31),
	combout => \ID|Mux5~10_combout\);

-- Location: LCCOMB_X16_Y10_N30
\ID|Mux5~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux5~11_combout\ = (\ID|Mux5~10_combout\ & (((\ID|register_array[11][26]~regout\) # (!\DF1|q\(31))))) # (!\ID|Mux5~10_combout\ & (\ID|register_array[9][26]~regout\ & ((\DF1|q\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[9][26]~regout\,
	datab => \ID|Mux5~10_combout\,
	datac => \ID|register_array[11][26]~regout\,
	datad => \DF1|q\(31),
	combout => \ID|Mux5~11_combout\);

-- Location: LCCOMB_X25_Y9_N18
\ID|Mux5~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux5~19_combout\ = (\DF1|q\(34) & ((\ID|Mux5~16_combout\ & (\ID|Mux5~18_combout\)) # (!\ID|Mux5~16_combout\ & ((\ID|Mux5~11_combout\))))) # (!\DF1|q\(34) & (((\ID|Mux5~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(34),
	datab => \ID|Mux5~18_combout\,
	datac => \ID|Mux5~16_combout\,
	datad => \ID|Mux5~11_combout\,
	combout => \ID|Mux5~19_combout\);

-- Location: LCCOMB_X25_Y9_N28
\ID|Mux5~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux5~20_combout\ = (\DF1|q\(35) & ((\ID|Mux5~9_combout\))) # (!\DF1|q\(35) & (\ID|Mux5~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID|Mux5~19_combout\,
	datac => \DF1|q\(35),
	datad => \ID|Mux5~9_combout\,
	combout => \ID|Mux5~20_combout\);

-- Location: LCFF_X20_Y13_N3
\ID|register_array[17][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~67_combout\,
	sload => VCC,
	ena => \ID|register_array[17][18]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[17][30]~regout\);

-- Location: LCCOMB_X20_Y13_N2
\ID|Mux1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux1~0_combout\ = (\DF1|q\(33) & ((\ID|register_array[21][30]~regout\) # ((\DF1|q\(34))))) # (!\DF1|q\(33) & (((\ID|register_array[17][30]~regout\ & !\DF1|q\(34)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[21][30]~regout\,
	datab => \DF1|q\(33),
	datac => \ID|register_array[17][30]~regout\,
	datad => \DF1|q\(34),
	combout => \ID|Mux1~0_combout\);

-- Location: LCCOMB_X19_Y13_N8
\ID|Mux1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux1~1_combout\ = (\DF1|q\(34) & ((\ID|Mux1~0_combout\ & ((\ID|register_array[29][30]~regout\))) # (!\ID|Mux1~0_combout\ & (\ID|register_array[25][30]~regout\)))) # (!\DF1|q\(34) & (((\ID|Mux1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(34),
	datab => \ID|register_array[25][30]~regout\,
	datac => \ID|register_array[29][30]~regout\,
	datad => \ID|Mux1~0_combout\,
	combout => \ID|Mux1~1_combout\);

-- Location: LCCOMB_X23_Y14_N28
\ID|Mux1~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux1~8_combout\ = (\ID|Mux1~7_combout\ & ((\ID|register_array[31][30]~regout\) # ((!\DF1|q\(34))))) # (!\ID|Mux1~7_combout\ & (((\ID|register_array[27][30]~regout\ & \DF1|q\(34)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux1~7_combout\,
	datab => \ID|register_array[31][30]~regout\,
	datac => \ID|register_array[27][30]~regout\,
	datad => \DF1|q\(34),
	combout => \ID|Mux1~8_combout\);

-- Location: LCCOMB_X27_Y13_N10
\ID|Mux1~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux1~9_combout\ = (\ID|Mux1~6_combout\ & (((\ID|Mux1~8_combout\) # (!\DF1|q\(31))))) # (!\ID|Mux1~6_combout\ & (\ID|Mux1~1_combout\ & ((\DF1|q\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux1~6_combout\,
	datab => \ID|Mux1~1_combout\,
	datac => \ID|Mux1~8_combout\,
	datad => \DF1|q\(31),
	combout => \ID|Mux1~9_combout\);

-- Location: LCCOMB_X27_Y13_N18
\ID|Mux1~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux1~20_combout\ = (\DF1|q\(35) & (\ID|Mux1~9_combout\)) # (!\DF1|q\(35) & ((\ID|Mux1~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux1~9_combout\,
	datab => \ID|Mux1~19_combout\,
	datac => \DF1|q\(35),
	combout => \ID|Mux1~20_combout\);

-- Location: LCFF_X19_Y13_N19
\ID|register_array[29][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~34_combout\,
	sload => VCC,
	ena => \ID|register_array[29][19]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[29][1]~regout\);

-- Location: LCFF_X18_Y14_N25
\ID|register_array[21][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \ID|register_array~34_combout\,
	ena => \ID|register_array[21][27]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[21][1]~regout\);

-- Location: LCFF_X19_Y13_N1
\ID|register_array[17][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~34_combout\,
	sload => VCC,
	ena => \ID|register_array[17][18]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[17][1]~regout\);

-- Location: LCFF_X24_Y13_N25
\ID|register_array[25][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~34_combout\,
	sload => VCC,
	ena => \ID|register_array[25][6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[25][1]~regout\);

-- Location: LCCOMB_X24_Y13_N24
\ID|Mux62~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux62~0_combout\ = (\DF1|q\(28) & (((\DF1|q\(29))))) # (!\DF1|q\(28) & ((\DF1|q\(29) & ((\ID|register_array[25][1]~regout\))) # (!\DF1|q\(29) & (\ID|register_array[17][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(28),
	datab => \ID|register_array[17][1]~regout\,
	datac => \ID|register_array[25][1]~regout\,
	datad => \DF1|q\(29),
	combout => \ID|Mux62~0_combout\);

-- Location: LCCOMB_X19_Y13_N10
\ID|Mux62~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux62~1_combout\ = (\DF1|q\(28) & ((\ID|Mux62~0_combout\ & (\ID|register_array[29][1]~regout\)) # (!\ID|Mux62~0_combout\ & ((\ID|register_array[21][1]~regout\))))) # (!\DF1|q\(28) & (((\ID|Mux62~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(28),
	datab => \ID|register_array[29][1]~regout\,
	datac => \ID|register_array[21][1]~regout\,
	datad => \ID|Mux62~0_combout\,
	combout => \ID|Mux62~1_combout\);

-- Location: LCCOMB_X21_Y14_N0
\ID|Mux62~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux62~7_combout\ = (\DF1|q\(29) & ((\DF1|q\(28)) # ((\ID|register_array[27][1]~regout\)))) # (!\DF1|q\(29) & (!\DF1|q\(28) & ((\ID|register_array[19][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(29),
	datab => \DF1|q\(28),
	datac => \ID|register_array[27][1]~regout\,
	datad => \ID|register_array[19][1]~regout\,
	combout => \ID|Mux62~7_combout\);

-- Location: LCFF_X18_Y12_N17
\ID|register_array[23][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~35_combout\,
	sload => VCC,
	ena => \ID|register_array[23][5]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[23][1]~regout\);

-- Location: LCCOMB_X18_Y12_N16
\ID|Mux62~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux62~8_combout\ = (\DF1|q\(28) & ((\ID|Mux62~7_combout\ & ((\ID|register_array[31][1]~regout\))) # (!\ID|Mux62~7_combout\ & (\ID|register_array[23][1]~regout\)))) # (!\DF1|q\(28) & (\ID|Mux62~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(28),
	datab => \ID|Mux62~7_combout\,
	datac => \ID|register_array[23][1]~regout\,
	datad => \ID|register_array[31][1]~regout\,
	combout => \ID|Mux62~8_combout\);

-- Location: LCCOMB_X19_Y11_N6
\ID|Mux62~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux62~9_combout\ = (\ID|Mux62~6_combout\ & (((\ID|Mux62~8_combout\) # (!\DF1|q\(26))))) # (!\ID|Mux62~6_combout\ & (\ID|Mux62~1_combout\ & ((\DF1|q\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux62~6_combout\,
	datab => \ID|Mux62~1_combout\,
	datac => \ID|Mux62~8_combout\,
	datad => \DF1|q\(26),
	combout => \ID|Mux62~9_combout\);

-- Location: LCCOMB_X19_Y11_N4
\ID|Mux62~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux62~20_combout\ = (\DF1|q\(30) & (\ID|Mux62~9_combout\)) # (!\DF1|q\(30) & ((\ID|Mux62~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux62~9_combout\,
	datab => \ID|Mux62~19_combout\,
	datad => \DF1|q\(30),
	combout => \ID|Mux62~20_combout\);

-- Location: LCFF_X18_Y14_N27
\ID|register_array[21][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~38_combout\,
	sload => VCC,
	ena => \ID|register_array[21][27]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[21][3]~regout\);

-- Location: LCCOMB_X18_Y14_N26
\ID|Mux60~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux60~1_combout\ = (\ID|Mux60~0_combout\ & ((\ID|register_array[29][3]~regout\) # ((!\DF1|q\(28))))) # (!\ID|Mux60~0_combout\ & (((\ID|register_array[21][3]~regout\ & \DF1|q\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux60~0_combout\,
	datab => \ID|register_array[29][3]~regout\,
	datac => \ID|register_array[21][3]~regout\,
	datad => \DF1|q\(28),
	combout => \ID|Mux60~1_combout\);

-- Location: LCFF_X18_Y12_N21
\ID|register_array[23][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~38_combout\,
	sload => VCC,
	ena => \ID|register_array[23][5]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[23][3]~regout\);

-- Location: LCCOMB_X19_Y12_N6
\ID|Mux60~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux60~7_combout\ = (\DF1|q\(29) & (((\ID|register_array[27][3]~regout\) # (\DF1|q\(28))))) # (!\DF1|q\(29) & (\ID|register_array[19][3]~regout\ & ((!\DF1|q\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(29),
	datab => \ID|register_array[19][3]~regout\,
	datac => \ID|register_array[27][3]~regout\,
	datad => \DF1|q\(28),
	combout => \ID|Mux60~7_combout\);

-- Location: LCCOMB_X18_Y12_N20
\ID|Mux60~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux60~8_combout\ = (\DF1|q\(28) & ((\ID|Mux60~7_combout\ & (\ID|register_array[31][3]~regout\)) # (!\ID|Mux60~7_combout\ & ((\ID|register_array[23][3]~regout\))))) # (!\DF1|q\(28) & (((\ID|Mux60~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(28),
	datab => \ID|register_array[31][3]~regout\,
	datac => \ID|register_array[23][3]~regout\,
	datad => \ID|Mux60~7_combout\,
	combout => \ID|Mux60~8_combout\);

-- Location: LCCOMB_X21_Y12_N12
\ID|Mux60~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux60~9_combout\ = (\ID|Mux60~6_combout\ & (((\ID|Mux60~8_combout\) # (!\DF1|q\(26))))) # (!\ID|Mux60~6_combout\ & (\ID|Mux60~1_combout\ & ((\DF1|q\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux60~6_combout\,
	datab => \ID|Mux60~1_combout\,
	datac => \ID|Mux60~8_combout\,
	datad => \DF1|q\(26),
	combout => \ID|Mux60~9_combout\);

-- Location: LCCOMB_X21_Y12_N14
\ID|Mux60~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux60~20_combout\ = (\DF1|q\(30) & (\ID|Mux60~9_combout\)) # (!\DF1|q\(30) & ((\ID|Mux60~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux60~9_combout\,
	datab => \ID|Mux60~19_combout\,
	datad => \DF1|q\(30),
	combout => \ID|Mux60~20_combout\);

-- Location: LCCOMB_X23_Y7_N18
\ID|Mux56~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux56~20_combout\ = (\DF1|q\(30) & ((\ID|Mux56~9_combout\))) # (!\DF1|q\(30) & (\ID|Mux56~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID|Mux56~19_combout\,
	datac => \ID|Mux56~9_combout\,
	datad => \DF1|q\(30),
	combout => \ID|Mux56~20_combout\);

-- Location: LCCOMB_X15_Y11_N20
\ID|Mux53~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux53~10_combout\ = (\DF1|q\(27) & ((\DF1|q\(26)) # ((\ID|register_array[10][10]~regout\)))) # (!\DF1|q\(27) & (!\DF1|q\(26) & ((\ID|register_array[8][10]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(27),
	datab => \DF1|q\(26),
	datac => \ID|register_array[10][10]~regout\,
	datad => \ID|register_array[8][10]~regout\,
	combout => \ID|Mux53~10_combout\);

-- Location: LCFF_X18_Y11_N15
\ID|register_array[11][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~47_combout\,
	sload => VCC,
	ena => \ID|register_array[11][6]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[11][10]~regout\);

-- Location: LCCOMB_X18_Y11_N14
\ID|Mux53~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux53~11_combout\ = (\ID|Mux53~10_combout\ & (((\ID|register_array[11][10]~regout\) # (!\DF1|q\(26))))) # (!\ID|Mux53~10_combout\ & (\ID|register_array[9][10]~regout\ & ((\DF1|q\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[9][10]~regout\,
	datab => \ID|Mux53~10_combout\,
	datac => \ID|register_array[11][10]~regout\,
	datad => \DF1|q\(26),
	combout => \ID|Mux53~11_combout\);

-- Location: LCFF_X30_Y11_N17
\ID|register_array[15][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \ID|register_array~47_combout\,
	ena => \ID|register_array[15][11]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[15][10]~regout\);

-- Location: LCFF_X22_Y11_N5
\ID|register_array[14][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~47_combout\,
	sload => VCC,
	ena => \ID|register_array[14][24]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[14][10]~regout\);

-- Location: LCCOMB_X23_Y7_N24
\ID|Mux53~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux53~18_combout\ = (\ID|Mux53~17_combout\ & ((\ID|register_array[15][10]~regout\) # ((!\DF1|q\(27))))) # (!\ID|Mux53~17_combout\ & (((\ID|register_array[14][10]~regout\ & \DF1|q\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux53~17_combout\,
	datab => \ID|register_array[15][10]~regout\,
	datac => \ID|register_array[14][10]~regout\,
	datad => \DF1|q\(27),
	combout => \ID|Mux53~18_combout\);

-- Location: LCCOMB_X23_Y7_N2
\ID|Mux53~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux53~19_combout\ = (\ID|Mux53~16_combout\ & (((\ID|Mux53~18_combout\) # (!\DF1|q\(29))))) # (!\ID|Mux53~16_combout\ & (\ID|Mux53~11_combout\ & ((\DF1|q\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux53~16_combout\,
	datab => \ID|Mux53~11_combout\,
	datac => \ID|Mux53~18_combout\,
	datad => \DF1|q\(29),
	combout => \ID|Mux53~19_combout\);

-- Location: LCCOMB_X29_Y11_N6
\ID|Mux53~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux53~20_combout\ = (\DF1|q\(30) & ((\ID|Mux53~9_combout\))) # (!\DF1|q\(30) & (\ID|Mux53~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux53~19_combout\,
	datab => \ID|Mux53~9_combout\,
	datad => \DF1|q\(30),
	combout => \ID|Mux53~20_combout\);

-- Location: LCCOMB_X19_Y11_N16
\ID|Mux52~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux52~20_combout\ = (\DF1|q\(30) & ((\ID|Mux52~9_combout\))) # (!\DF1|q\(30) & (\ID|Mux52~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID|Mux52~19_combout\,
	datac => \ID|Mux52~9_combout\,
	datad => \DF1|q\(30),
	combout => \ID|Mux52~20_combout\);

-- Location: LCCOMB_X26_Y17_N0
\ID|Mux51~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux51~20_combout\ = (\DF1|q\(30) & ((\ID|Mux51~9_combout\))) # (!\DF1|q\(30) & (\ID|Mux51~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID|Mux51~19_combout\,
	datac => \ID|Mux51~9_combout\,
	datad => \DF1|q\(30),
	combout => \ID|Mux51~20_combout\);

-- Location: LCCOMB_X26_Y17_N18
\ID|Mux50~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux50~20_combout\ = (\DF1|q\(30) & ((\ID|Mux50~9_combout\))) # (!\DF1|q\(30) & (\ID|Mux50~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID|Mux50~19_combout\,
	datac => \ID|Mux50~9_combout\,
	datad => \DF1|q\(30),
	combout => \ID|Mux50~20_combout\);

-- Location: LCFF_X21_Y12_N1
\ID|register_array[3][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~51_combout\,
	sload => VCC,
	ena => \ID|register_array[3][19]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[3][14]~regout\);

-- Location: LCCOMB_X21_Y12_N0
\ID|Mux49~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux49~14_combout\ = (\DF1|q\(26) & ((\DF1|q\(27) & ((\ID|register_array[3][14]~regout\))) # (!\DF1|q\(27) & (\ID|register_array[1][14]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[1][14]~regout\,
	datab => \DF1|q\(26),
	datac => \ID|register_array[3][14]~regout\,
	datad => \DF1|q\(27),
	combout => \ID|Mux49~14_combout\);

-- Location: LCCOMB_X21_Y12_N28
\ID|Mux49~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux49~15_combout\ = (\ID|Mux49~14_combout\) # ((\DF1|q\(27) & (\ID|register_array[2][14]~regout\ & !\DF1|q\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(27),
	datab => \ID|Mux49~14_combout\,
	datac => \ID|register_array[2][14]~regout\,
	datad => \DF1|q\(26),
	combout => \ID|Mux49~15_combout\);

-- Location: LCFF_X25_Y8_N19
\ID|register_array[7][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~51_combout\,
	sload => VCC,
	ena => \ID|register_array[7][16]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[7][14]~regout\);

-- Location: LCFF_X25_Y8_N17
\ID|register_array[6][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~51_combout\,
	sload => VCC,
	ena => \ID|register_array[6][5]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[6][14]~regout\);

-- Location: LCCOMB_X25_Y8_N16
\ID|Mux49~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux49~13_combout\ = (\ID|Mux49~12_combout\ & ((\ID|register_array[7][14]~regout\) # ((!\DF1|q\(27))))) # (!\ID|Mux49~12_combout\ & (((\ID|register_array[6][14]~regout\ & \DF1|q\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux49~12_combout\,
	datab => \ID|register_array[7][14]~regout\,
	datac => \ID|register_array[6][14]~regout\,
	datad => \DF1|q\(27),
	combout => \ID|Mux49~13_combout\);

-- Location: LCCOMB_X21_Y12_N30
\ID|Mux49~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux49~16_combout\ = (\DF1|q\(29) & (((\DF1|q\(28))))) # (!\DF1|q\(29) & ((\DF1|q\(28) & ((\ID|Mux49~13_combout\))) # (!\DF1|q\(28) & (\ID|Mux49~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(29),
	datab => \ID|Mux49~15_combout\,
	datac => \ID|Mux49~13_combout\,
	datad => \DF1|q\(28),
	combout => \ID|Mux49~16_combout\);

-- Location: LCFF_X15_Y10_N9
\ID|register_array[10][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~51_combout\,
	sload => VCC,
	ena => \ID|register_array[10][10]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[10][14]~regout\);

-- Location: LCCOMB_X15_Y10_N8
\ID|Mux49~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux49~10_combout\ = (\DF1|q\(26) & (((\DF1|q\(27))))) # (!\DF1|q\(26) & ((\DF1|q\(27) & ((\ID|register_array[10][14]~regout\))) # (!\DF1|q\(27) & (\ID|register_array[8][14]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[8][14]~regout\,
	datab => \DF1|q\(26),
	datac => \ID|register_array[10][14]~regout\,
	datad => \DF1|q\(27),
	combout => \ID|Mux49~10_combout\);

-- Location: LCFF_X20_Y11_N19
\ID|register_array[11][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~51_combout\,
	sload => VCC,
	ena => \ID|register_array[11][6]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[11][14]~regout\);

-- Location: LCCOMB_X20_Y11_N18
\ID|Mux49~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux49~11_combout\ = (\ID|Mux49~10_combout\ & (((\ID|register_array[11][14]~regout\) # (!\DF1|q\(26))))) # (!\ID|Mux49~10_combout\ & (\ID|register_array[9][14]~regout\ & ((\DF1|q\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[9][14]~regout\,
	datab => \ID|Mux49~10_combout\,
	datac => \ID|register_array[11][14]~regout\,
	datad => \DF1|q\(26),
	combout => \ID|Mux49~11_combout\);

-- Location: LCCOMB_X21_Y12_N16
\ID|Mux49~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux49~19_combout\ = (\ID|Mux49~16_combout\ & ((\ID|Mux49~18_combout\) # ((!\DF1|q\(29))))) # (!\ID|Mux49~16_combout\ & (((\ID|Mux49~11_combout\ & \DF1|q\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux49~18_combout\,
	datab => \ID|Mux49~16_combout\,
	datac => \ID|Mux49~11_combout\,
	datad => \DF1|q\(29),
	combout => \ID|Mux49~19_combout\);

-- Location: LCCOMB_X21_Y12_N26
\ID|Mux49~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux49~20_combout\ = (\DF1|q\(30) & ((\ID|Mux49~9_combout\))) # (!\DF1|q\(30) & (\ID|Mux49~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux49~19_combout\,
	datab => \ID|Mux49~9_combout\,
	datad => \DF1|q\(30),
	combout => \ID|Mux49~20_combout\);

-- Location: LCCOMB_X26_Y17_N28
\ID|Mux48~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux48~20_combout\ = (\DF1|q\(30) & ((\ID|Mux48~9_combout\))) # (!\DF1|q\(30) & (\ID|Mux48~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux48~19_combout\,
	datab => \ID|Mux48~9_combout\,
	datad => \DF1|q\(30),
	combout => \ID|Mux48~20_combout\);

-- Location: LCCOMB_X24_Y12_N10
\ID|Mux47~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux47~20_combout\ = (\DF1|q\(30) & (\ID|Mux47~9_combout\)) # (!\DF1|q\(30) & ((\ID|Mux47~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(30),
	datab => \ID|Mux47~9_combout\,
	datad => \ID|Mux47~19_combout\,
	combout => \ID|Mux47~20_combout\);

-- Location: LCCOMB_X29_Y15_N28
\ID|Mux45~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux45~20_combout\ = (\DF1|q\(30) & (\ID|Mux45~9_combout\)) # (!\DF1|q\(30) & ((\ID|Mux45~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID|Mux45~9_combout\,
	datac => \ID|Mux45~19_combout\,
	datad => \DF1|q\(30),
	combout => \ID|Mux45~20_combout\);

-- Location: LCCOMB_X21_Y14_N8
\ID|Mux44~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux44~8_combout\ = (\ID|Mux44~7_combout\ & (((\ID|register_array[31][19]~regout\)) # (!\DF1|q\(28)))) # (!\ID|Mux44~7_combout\ & (\DF1|q\(28) & ((\ID|register_array[23][19]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux44~7_combout\,
	datab => \DF1|q\(28),
	datac => \ID|register_array[31][19]~regout\,
	datad => \ID|register_array[23][19]~regout\,
	combout => \ID|Mux44~8_combout\);

-- Location: LCFF_X16_Y17_N19
\ID|register_array[28][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~56_combout\,
	sload => VCC,
	ena => \ID|register_array[28][13]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[28][19]~regout\);

-- Location: LCFF_X16_Y17_N9
\ID|register_array[24][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~56_combout\,
	sload => VCC,
	ena => \ID|register_array[24][28]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[24][19]~regout\);

-- Location: LCCOMB_X16_Y17_N8
\ID|Mux44~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux44~5_combout\ = (\ID|Mux44~4_combout\ & ((\ID|register_array[28][19]~regout\) # ((!\DF1|q\(29))))) # (!\ID|Mux44~4_combout\ & (((\ID|register_array[24][19]~regout\ & \DF1|q\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux44~4_combout\,
	datab => \ID|register_array[28][19]~regout\,
	datac => \ID|register_array[24][19]~regout\,
	datad => \DF1|q\(29),
	combout => \ID|Mux44~5_combout\);

-- Location: LCCOMB_X22_Y17_N24
\ID|Mux44~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux44~6_combout\ = (\DF1|q\(26) & (((\DF1|q\(27))))) # (!\DF1|q\(26) & ((\DF1|q\(27) & (\ID|Mux44~3_combout\)) # (!\DF1|q\(27) & ((\ID|Mux44~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux44~3_combout\,
	datab => \ID|Mux44~5_combout\,
	datac => \DF1|q\(26),
	datad => \DF1|q\(27),
	combout => \ID|Mux44~6_combout\);

-- Location: LCCOMB_X27_Y14_N22
\ID|Mux44~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux44~9_combout\ = (\ID|Mux44~6_combout\ & (((\ID|Mux44~8_combout\) # (!\DF1|q\(26))))) # (!\ID|Mux44~6_combout\ & (\ID|Mux44~1_combout\ & ((\DF1|q\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux44~1_combout\,
	datab => \ID|Mux44~8_combout\,
	datac => \ID|Mux44~6_combout\,
	datad => \DF1|q\(26),
	combout => \ID|Mux44~9_combout\);

-- Location: LCCOMB_X34_Y10_N8
\ID|Mux44~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux44~20_combout\ = (\DF1|q\(30) & (\ID|Mux44~9_combout\)) # (!\DF1|q\(30) & ((\ID|Mux44~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(30),
	datac => \ID|Mux44~9_combout\,
	datad => \ID|Mux44~19_combout\,
	combout => \ID|Mux44~20_combout\);

-- Location: LCCOMB_X22_Y17_N6
\ID|Mux43~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux43~20_combout\ = (\DF1|q\(30) & (\ID|Mux43~9_combout\)) # (!\DF1|q\(30) & ((\ID|Mux43~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux43~9_combout\,
	datab => \ID|Mux43~19_combout\,
	datad => \DF1|q\(30),
	combout => \ID|Mux43~20_combout\);

-- Location: LCCOMB_X23_Y16_N30
\ID|Mux42~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux42~20_combout\ = (\DF1|q\(30) & ((\ID|Mux42~9_combout\))) # (!\DF1|q\(30) & (\ID|Mux42~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID|Mux42~19_combout\,
	datac => \DF1|q\(30),
	datad => \ID|Mux42~9_combout\,
	combout => \ID|Mux42~20_combout\);

-- Location: LCCOMB_X20_Y12_N22
\ID|Mux41~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux41~7_combout\ = (\DF1|q\(28) & ((\DF1|q\(29)) # ((\ID|register_array[23][22]~regout\)))) # (!\DF1|q\(28) & (!\DF1|q\(29) & ((\ID|register_array[19][22]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(28),
	datab => \DF1|q\(29),
	datac => \ID|register_array[23][22]~regout\,
	datad => \ID|register_array[19][22]~regout\,
	combout => \ID|Mux41~7_combout\);

-- Location: LCCOMB_X24_Y14_N12
\ID|Mux41~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux41~8_combout\ = (\DF1|q\(29) & ((\ID|Mux41~7_combout\ & ((\ID|register_array[31][22]~regout\))) # (!\ID|Mux41~7_combout\ & (\ID|register_array[27][22]~regout\)))) # (!\DF1|q\(29) & (\ID|Mux41~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(29),
	datab => \ID|Mux41~7_combout\,
	datac => \ID|register_array[27][22]~regout\,
	datad => \ID|register_array[31][22]~regout\,
	combout => \ID|Mux41~8_combout\);

-- Location: LCFF_X20_Y14_N17
\ID|register_array[21][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~59_combout\,
	sload => VCC,
	ena => \ID|register_array[21][27]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[21][22]~regout\);

-- Location: LCCOMB_X20_Y14_N16
\ID|Mux41~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux41~0_combout\ = (\DF1|q\(28) & (((\ID|register_array[21][22]~regout\) # (\DF1|q\(29))))) # (!\DF1|q\(28) & (\ID|register_array[17][22]~regout\ & ((!\DF1|q\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[17][22]~regout\,
	datab => \DF1|q\(28),
	datac => \ID|register_array[21][22]~regout\,
	datad => \DF1|q\(29),
	combout => \ID|Mux41~0_combout\);

-- Location: LCFF_X20_Y15_N25
\ID|register_array[25][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~59_combout\,
	sload => VCC,
	ena => \ID|register_array[25][6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[25][22]~regout\);

-- Location: LCFF_X20_Y15_N27
\ID|register_array[29][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~59_combout\,
	sload => VCC,
	ena => \ID|register_array[29][19]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[29][22]~regout\);

-- Location: LCCOMB_X20_Y15_N24
\ID|Mux41~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux41~1_combout\ = (\DF1|q\(29) & ((\ID|Mux41~0_combout\ & ((\ID|register_array[29][22]~regout\))) # (!\ID|Mux41~0_combout\ & (\ID|register_array[25][22]~regout\)))) # (!\DF1|q\(29) & (\ID|Mux41~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(29),
	datab => \ID|Mux41~0_combout\,
	datac => \ID|register_array[25][22]~regout\,
	datad => \ID|register_array[29][22]~regout\,
	combout => \ID|Mux41~1_combout\);

-- Location: LCCOMB_X25_Y12_N6
\ID|Mux41~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux41~9_combout\ = (\ID|Mux41~6_combout\ & ((\ID|Mux41~8_combout\) # ((!\DF1|q\(26))))) # (!\ID|Mux41~6_combout\ & (((\DF1|q\(26) & \ID|Mux41~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux41~6_combout\,
	datab => \ID|Mux41~8_combout\,
	datac => \DF1|q\(26),
	datad => \ID|Mux41~1_combout\,
	combout => \ID|Mux41~9_combout\);

-- Location: LCCOMB_X29_Y14_N10
\ID|Mux41~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux41~20_combout\ = (\DF1|q\(30) & (\ID|Mux41~9_combout\)) # (!\DF1|q\(30) & ((\ID|Mux41~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux41~9_combout\,
	datac => \ID|Mux41~19_combout\,
	datad => \DF1|q\(30),
	combout => \ID|Mux41~20_combout\);

-- Location: LCFF_X23_Y16_N27
\ID|register_array[30][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~60_combout\,
	sload => VCC,
	ena => \ID|register_array[30][20]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[30][23]~regout\);

-- Location: LCFF_X23_Y16_N9
\ID|register_array[26][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~60_combout\,
	sload => VCC,
	ena => \ID|register_array[26][25]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[26][23]~regout\);

-- Location: LCCOMB_X23_Y16_N8
\ID|Mux40~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux40~3_combout\ = (\ID|Mux40~2_combout\ & ((\ID|register_array[30][23]~regout\) # ((!\DF1|q\(29))))) # (!\ID|Mux40~2_combout\ & (((\ID|register_array[26][23]~regout\ & \DF1|q\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux40~2_combout\,
	datab => \ID|register_array[30][23]~regout\,
	datac => \ID|register_array[26][23]~regout\,
	datad => \DF1|q\(29),
	combout => \ID|Mux40~3_combout\);

-- Location: LCCOMB_X16_Y15_N20
\ID|Mux40~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux40~6_combout\ = (\DF1|q\(26) & (((\DF1|q\(27))))) # (!\DF1|q\(26) & ((\DF1|q\(27) & ((\ID|Mux40~3_combout\))) # (!\DF1|q\(27) & (\ID|Mux40~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux40~5_combout\,
	datab => \ID|Mux40~3_combout\,
	datac => \DF1|q\(26),
	datad => \DF1|q\(27),
	combout => \ID|Mux40~6_combout\);

-- Location: LCFF_X20_Y12_N9
\ID|register_array[23][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~60_combout\,
	sload => VCC,
	ena => \ID|register_array[23][5]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[23][23]~regout\);

-- Location: LCFF_X20_Y12_N27
\ID|register_array[31][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~60_combout\,
	sload => VCC,
	ena => \ID|register_array[31][24]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[31][23]~regout\);

-- Location: LCCOMB_X20_Y12_N26
\ID|Mux40~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux40~8_combout\ = (\ID|Mux40~7_combout\ & (((\ID|register_array[31][23]~regout\) # (!\DF1|q\(28))))) # (!\ID|Mux40~7_combout\ & (\ID|register_array[23][23]~regout\ & ((\DF1|q\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux40~7_combout\,
	datab => \ID|register_array[23][23]~regout\,
	datac => \ID|register_array[31][23]~regout\,
	datad => \DF1|q\(28),
	combout => \ID|Mux40~8_combout\);

-- Location: LCCOMB_X26_Y11_N10
\ID|Mux40~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux40~9_combout\ = (\ID|Mux40~6_combout\ & (((\ID|Mux40~8_combout\) # (!\DF1|q\(26))))) # (!\ID|Mux40~6_combout\ & (\ID|Mux40~1_combout\ & ((\DF1|q\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux40~1_combout\,
	datab => \ID|Mux40~6_combout\,
	datac => \ID|Mux40~8_combout\,
	datad => \DF1|q\(26),
	combout => \ID|Mux40~9_combout\);

-- Location: LCCOMB_X26_Y11_N2
\ID|Mux40~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux40~20_combout\ = (\DF1|q\(30) & (\ID|Mux40~9_combout\)) # (!\DF1|q\(30) & ((\ID|Mux40~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux40~9_combout\,
	datab => \DF1|q\(30),
	datac => \ID|Mux40~19_combout\,
	combout => \ID|Mux40~20_combout\);

-- Location: LCCOMB_X30_Y16_N10
\ID|Mux39~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux39~20_combout\ = (\DF1|q\(30) & ((\ID|Mux39~9_combout\))) # (!\DF1|q\(30) & (\ID|Mux39~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux39~19_combout\,
	datac => \ID|Mux39~9_combout\,
	datad => \DF1|q\(30),
	combout => \ID|Mux39~20_combout\);

-- Location: LCFF_X20_Y13_N15
\ID|register_array[17][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~63_combout\,
	sload => VCC,
	ena => \ID|register_array[17][18]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[17][26]~regout\);

-- Location: LCFF_X20_Y13_N21
\ID|register_array[21][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~63_combout\,
	sload => VCC,
	ena => \ID|register_array[21][27]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[21][26]~regout\);

-- Location: LCCOMB_X20_Y13_N20
\ID|Mux37~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux37~0_combout\ = (\DF1|q\(28) & (((\ID|register_array[21][26]~regout\) # (\DF1|q\(29))))) # (!\DF1|q\(28) & (\ID|register_array[17][26]~regout\ & ((!\DF1|q\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(28),
	datab => \ID|register_array[17][26]~regout\,
	datac => \ID|register_array[21][26]~regout\,
	datad => \DF1|q\(29),
	combout => \ID|Mux37~0_combout\);

-- Location: LCFF_X23_Y13_N15
\ID|register_array[29][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~63_combout\,
	sload => VCC,
	ena => \ID|register_array[29][19]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[29][26]~regout\);

-- Location: LCFF_X24_Y13_N13
\ID|register_array[25][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \ID|register_array~63_combout\,
	sload => VCC,
	ena => \ID|register_array[25][6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[25][26]~regout\);

-- Location: LCCOMB_X23_Y13_N14
\ID|Mux37~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux37~1_combout\ = (\DF1|q\(29) & ((\ID|Mux37~0_combout\ & (\ID|register_array[29][26]~regout\)) # (!\ID|Mux37~0_combout\ & ((\ID|register_array[25][26]~regout\))))) # (!\DF1|q\(29) & (\ID|Mux37~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(29),
	datab => \ID|Mux37~0_combout\,
	datac => \ID|register_array[29][26]~regout\,
	datad => \ID|register_array[25][26]~regout\,
	combout => \ID|Mux37~1_combout\);

-- Location: LCCOMB_X25_Y14_N4
\ID|Mux37~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux37~7_combout\ = (\DF1|q\(29) & (((\DF1|q\(28))))) # (!\DF1|q\(29) & ((\DF1|q\(28) & ((\ID|register_array[23][26]~regout\))) # (!\DF1|q\(28) & (\ID|register_array[19][26]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF1|q\(29),
	datab => \ID|register_array[19][26]~regout\,
	datac => \ID|register_array[23][26]~regout\,
	datad => \DF1|q\(28),
	combout => \ID|Mux37~7_combout\);

-- Location: LCCOMB_X24_Y14_N18
\ID|Mux37~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux37~8_combout\ = (\DF1|q\(29) & ((\ID|Mux37~7_combout\ & ((\ID|register_array[31][26]~regout\))) # (!\ID|Mux37~7_combout\ & (\ID|register_array[27][26]~regout\)))) # (!\DF1|q\(29) & (((\ID|Mux37~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[27][26]~regout\,
	datab => \DF1|q\(29),
	datac => \ID|register_array[31][26]~regout\,
	datad => \ID|Mux37~7_combout\,
	combout => \ID|Mux37~8_combout\);

-- Location: LCCOMB_X27_Y10_N26
\ID|Mux37~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux37~9_combout\ = (\ID|Mux37~6_combout\ & (((\ID|Mux37~8_combout\) # (!\DF1|q\(26))))) # (!\ID|Mux37~6_combout\ & (\ID|Mux37~1_combout\ & ((\DF1|q\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux37~6_combout\,
	datab => \ID|Mux37~1_combout\,
	datac => \ID|Mux37~8_combout\,
	datad => \DF1|q\(26),
	combout => \ID|Mux37~9_combout\);

-- Location: LCCOMB_X27_Y10_N4
\ID|Mux37~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux37~20_combout\ = (\DF1|q\(30) & ((\ID|Mux37~9_combout\))) # (!\DF1|q\(30) & (\ID|Mux37~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID|Mux37~19_combout\,
	datac => \DF1|q\(30),
	datad => \ID|Mux37~9_combout\,
	combout => \ID|Mux37~20_combout\);

-- Location: LCCOMB_X19_Y16_N12
\ID|Mux33~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux33~20_combout\ = (\DF1|q\(30) & (\ID|Mux33~9_combout\)) # (!\DF1|q\(30) & ((\ID|Mux33~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID|Mux33~9_combout\,
	datac => \DF1|q\(30),
	datad => \ID|Mux33~19_combout\,
	combout => \ID|Mux33~20_combout\);

-- Location: LCCOMB_X30_Y12_N10
\ResultW[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ResultW[2]~2_combout\ = (\DF4|q\(5) & ((\DF4|q\(41)))) # (!\DF4|q\(5) & (\DF4|q\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF4|q\(9),
	datac => \DF4|q\(5),
	datad => \DF4|q\(41),
	combout => \ResultW[2]~2_combout\);

-- Location: LCCOMB_X29_Y12_N30
\DF4|q~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF4|q~17_combout\ = (!\nreset~combout\ & \MEM|data_memory|auto_generated|q_a\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nreset~combout\,
	datad => \MEM|data_memory|auto_generated|q_a\(8),
	combout => \DF4|q~17_combout\);

-- Location: LCFF_X29_Y12_N31
\DF4|q[47]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF4|q~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF4|q\(47));

-- Location: LCCOMB_X29_Y12_N16
\ResultW[8]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ResultW[8]~8_combout\ = (\DF4|q\(5) & (\DF4|q\(47))) # (!\DF4|q\(5) & ((\DF4|q\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DF4|q\(47),
	datac => \DF4|q\(5),
	datad => \DF4|q\(15),
	combout => \ResultW[8]~8_combout\);

-- Location: LCCOMB_X30_Y11_N12
\DF4|q~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF4|q~62_combout\ = (\DF3|q\(70) & !\nreset~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DF3|q\(70),
	datad => \nreset~combout\,
	combout => \DF4|q~62_combout\);

-- Location: LCFF_X30_Y11_N13
\DF4|q[37]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF4|q~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF4|q\(37));

-- Location: LCCOMB_X30_Y11_N22
\ResultW[30]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \ResultW[30]~30_combout\ = (\DF4|q\(5) & ((\DF4|q\(69)))) # (!\DF4|q\(5) & (\DF4|q\(37)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DF4|q\(37),
	datab => \DF4|q\(5),
	datad => \DF4|q\(69),
	combout => \ResultW[30]~30_combout\);

-- Location: LCCOMB_X40_Y11_N8
\DF1|q~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF1|q~12_combout\ = (\IFE|inst_memory|auto_generated|q_a\(1) & (((!\ID|Equal0~41_combout\) # (!\CTL|Equal3~0_combout\)) # (!\ID|Equal0~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Equal0~20_combout\,
	datab => \CTL|Equal3~0_combout\,
	datac => \ID|Equal0~41_combout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(1),
	combout => \DF1|q~12_combout\);

-- Location: LCFF_X40_Y11_N9
\DF1|q[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF1|q~12_combout\,
	ena => \DF1|q[21]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF1|q\(11));

-- Location: LCCOMB_X40_Y11_N2
\DF1|q~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF1|q~14_combout\ = (\IFE|inst_memory|auto_generated|q_a\(3) & (((!\ID|Equal0~41_combout\) # (!\CTL|Equal3~0_combout\)) # (!\ID|Equal0~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Equal0~20_combout\,
	datab => \CTL|Equal3~0_combout\,
	datac => \ID|Equal0~41_combout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(3),
	combout => \DF1|q~14_combout\);

-- Location: LCFF_X40_Y11_N3
\DF1|q[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF1|q~14_combout\,
	ena => \DF1|q[21]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF1|q\(13));

-- Location: LCCOMB_X40_Y11_N6
\DF1|q~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF1|q~17_combout\ = (\IFE|inst_memory|auto_generated|q_a\(6) & (((!\CTL|Equal3~0_combout\) # (!\ID|Equal0~41_combout\)) # (!\ID|Equal0~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Equal0~20_combout\,
	datab => \ID|Equal0~41_combout\,
	datac => \IFE|inst_memory|auto_generated|q_a\(6),
	datad => \CTL|Equal3~0_combout\,
	combout => \DF1|q~17_combout\);

-- Location: LCFF_X40_Y11_N7
\DF1|q[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF1|q~17_combout\,
	ena => \DF1|q[21]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF1|q\(16));

-- Location: LCCOMB_X40_Y11_N28
\DF1|q~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF1|q~21_combout\ = (\IFE|inst_memory|auto_generated|q_a\(10) & (((!\CTL|Equal3~0_combout\) # (!\ID|Equal0~41_combout\)) # (!\ID|Equal0~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Equal0~20_combout\,
	datab => \ID|Equal0~41_combout\,
	datac => \IFE|inst_memory|auto_generated|q_a\(10),
	datad => \CTL|Equal3~0_combout\,
	combout => \DF1|q~21_combout\);

-- Location: LCFF_X40_Y11_N29
\DF1|q[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF1|q~21_combout\,
	ena => \DF1|q[21]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF1|q\(20));

-- Location: LCCOMB_X37_Y11_N20
\DF1|q~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF1|q~22_combout\ = (\IFE|inst_memory|auto_generated|q_a\(11) & (((!\CTL|Equal3~0_combout\) # (!\ID|Equal0~20_combout\)) # (!\ID|Equal0~41_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(11),
	datab => \ID|Equal0~41_combout\,
	datac => \ID|Equal0~20_combout\,
	datad => \CTL|Equal3~0_combout\,
	combout => \DF1|q~22_combout\);

-- Location: LCFF_X37_Y11_N21
\DF1|q[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF1|q~22_combout\,
	ena => \DF1|q[21]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF1|q\(21));

-- Location: LCCOMB_X37_Y11_N30
\DF1|q~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF1|q~23_combout\ = (\IFE|inst_memory|auto_generated|q_a\(12) & (((!\CTL|Equal3~0_combout\) # (!\ID|Equal0~20_combout\)) # (!\ID|Equal0~41_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(12),
	datab => \ID|Equal0~41_combout\,
	datac => \ID|Equal0~20_combout\,
	datad => \CTL|Equal3~0_combout\,
	combout => \DF1|q~23_combout\);

-- Location: LCFF_X37_Y11_N31
\DF1|q[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF1|q~23_combout\,
	ena => \DF1|q[21]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF1|q\(22));

-- Location: LCCOMB_X40_Y11_N24
\DF1|q~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF1|q~25_combout\ = (\IFE|inst_memory|auto_generated|q_a\(14) & (((!\CTL|Equal3~0_combout\) # (!\ID|Equal0~41_combout\)) # (!\ID|Equal0~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Equal0~20_combout\,
	datab => \ID|Equal0~41_combout\,
	datac => \CTL|Equal3~0_combout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(14),
	combout => \DF1|q~25_combout\);

-- Location: LCFF_X40_Y11_N25
\DF1|q[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF1|q~25_combout\,
	ena => \DF1|q[21]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF1|q\(24));

-- Location: LCCOMB_X40_Y14_N10
\DF1|q[36]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \DF1|q[36]~27_combout\ = (!\CTL|PCSrcD~combout\ & ((\HU|StallF~14_combout\ & (\DF1|q\(36))) # (!\HU|StallF~14_combout\ & ((\IFE|inst_memory|auto_generated|q_a\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HU|StallF~14_combout\,
	datab => \CTL|PCSrcD~combout\,
	datac => \DF1|q\(36),
	datad => \IFE|inst_memory|auto_generated|q_a\(26),
	combout => \DF1|q[36]~27_combout\);

-- Location: LCFF_X40_Y14_N11
\DF1|q[36]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \DF1|q[36]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DF1|q\(36));

-- Location: LCCOMB_X37_Y11_N8
\ID|Equal0~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Equal0~42_combout\ = (\ID|Equal0~41_combout\ & \ID|Equal0~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID|Equal0~41_combout\,
	datac => \ID|Equal0~20_combout\,
	combout => \ID|Equal0~42_combout\);

-- Location: LCCOMB_X42_Y14_N6
\CTL|RegWriteD\ : cycloneii_lcell_comb
-- Equation(s):
-- \CTL|RegWriteD~combout\ = (\CTL|Equal0~1_combout\) # ((\CTL|Im_c~1_combout\) # (\CTL|Equal1~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CTL|Equal0~1_combout\,
	datac => \CTL|Im_c~1_combout\,
	datad => \CTL|Equal1~1_combout\,
	combout => \CTL|RegWriteD~combout\);

-- Location: PIN_H15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PC[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PC(0));

-- Location: PIN_H7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PC[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PC(1));

-- Location: PIN_W22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PC[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IFE|PCDFF\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PC(2));

-- Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PC[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IFE|PCDFF\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PC(3));

-- Location: PIN_E21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PC[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IFE|PCDFF\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PC(4));

-- Location: PIN_M19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PC[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IFE|PCDFF\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PC(5));

-- Location: PIN_G20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PC[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IFE|PCDFF\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PC(6));

-- Location: PIN_F21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PC[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IFE|PCDFF\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PC(7));

-- Location: PIN_N21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PC[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IFE|PCDFF\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PC(8));

-- Location: PIN_H18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PC[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IFE|PCDFF\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PC(9));

-- Location: PIN_R14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_result_out[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DF3|q\(40),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_result_out(0));

-- Location: PIN_R8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_result_out[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DF3|q\(41),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_result_out(1));

-- Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_result_out[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DF3|q\(42),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_result_out(2));

-- Location: PIN_P17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_result_out[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DF3|q\(43),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_result_out(3));

-- Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_result_out[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DF3|q\(44),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_result_out(4));

-- Location: PIN_Y14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_result_out[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DF3|q\(45),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_result_out(5));

-- Location: PIN_W15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_result_out[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DF3|q\(46),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_result_out(6));

-- Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_result_out[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DF3|q\(47),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_result_out(7));

-- Location: PIN_J15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_result_out[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DF3|q\(48),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_result_out(8));

-- Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_result_out[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DF3|q\(49),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_result_out(9));

-- Location: PIN_K20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_result_out[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DF3|q\(50),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_result_out(10));

-- Location: PIN_G22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_result_out[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DF3|q\(51),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_result_out(11));

-- Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_result_out[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DF3|q\(52),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_result_out(12));

-- Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_result_out[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DF3|q\(53),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_result_out(13));

-- Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_result_out[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DF3|q\(54),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_result_out(14));

-- Location: PIN_F20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_result_out[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DF3|q\(55),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_result_out(15));

-- Location: PIN_J18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_result_out[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DF3|q\(56),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_result_out(16));

-- Location: PIN_A15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_result_out[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DF3|q\(57),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_result_out(17));

-- Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_result_out[18]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DF3|q\(58),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_result_out(18));

-- Location: PIN_G21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_result_out[19]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DF3|q\(59),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_result_out(19));

-- Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_result_out[20]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DF3|q\(60),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_result_out(20));

-- Location: PIN_A16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_result_out[21]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DF3|q\(61),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_result_out(21));

-- Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_result_out[22]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DF3|q\(62),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_result_out(22));

-- Location: PIN_J20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_result_out[23]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DF3|q\(63),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_result_out(23));

-- Location: PIN_J19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_result_out[24]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DF3|q\(64),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_result_out(24));

-- Location: PIN_R11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_result_out[25]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DF3|q\(65),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_result_out(25));

-- Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_result_out[26]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DF3|q\(66),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_result_out(26));

-- Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_result_out[27]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DF3|q\(67),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_result_out(27));

-- Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_result_out[28]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DF3|q\(68),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_result_out(28));

-- Location: PIN_E14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_result_out[29]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DF3|q\(69),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_result_out(29));

-- Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_result_out[30]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DF3|q\(70),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_result_out(30));

-- Location: PIN_F22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_result_out[31]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DF3|q\(71),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_result_out(31));

-- Location: PIN_U10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_1_out[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID|Mux31~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_1_out(0));

-- Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_1_out[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID|Mux30~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_1_out(1));

-- Location: PIN_AB11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_1_out[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID|Mux29~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_1_out(2));

-- Location: PIN_P5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_1_out[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID|Mux28~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_1_out(3));

-- Location: PIN_W8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_1_out[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID|Mux27~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_1_out(4));

-- Location: PIN_AA7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_1_out[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID|Mux26~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_1_out(5));

-- Location: PIN_Y9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_1_out[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID|Mux25~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_1_out(6));

-- Location: PIN_AA11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_1_out[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID|Mux24~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_1_out(7));

-- Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_1_out[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID|Mux23~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_1_out(8));

-- Location: PIN_AA12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_1_out[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID|Mux22~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_1_out(9));

-- Location: PIN_R12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_1_out[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID|Mux21~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_1_out(10));

-- Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_1_out[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID|Mux20~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_1_out(11));

-- Location: PIN_H10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_1_out[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID|Mux19~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_1_out(12));

-- Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_1_out[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID|Mux18~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_1_out(13));

-- Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_1_out[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID|Mux17~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_1_out(14));

-- Location: PIN_R9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_1_out[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID|Mux16~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_1_out(15));

-- Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_1_out[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID|Mux15~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_1_out(16));

-- Location: PIN_J21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_1_out[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID|Mux14~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_1_out(17));

-- Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_1_out[18]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID|Mux13~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_1_out(18));

-- Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_1_out[19]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID|Mux12~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_1_out(19));

-- Location: PIN_H9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_1_out[20]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID|Mux11~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_1_out(20));

-- Location: PIN_AB10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_1_out[21]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID|Mux10~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_1_out(21));

-- Location: PIN_N6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_1_out[22]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID|Mux9~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_1_out(22));

-- Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_1_out[23]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID|Mux8~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_1_out(23));

-- Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_1_out[24]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID|Mux7~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_1_out(24));

-- Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_1_out[25]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID|Mux6~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_1_out(25));

-- Location: PIN_N3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_1_out[26]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID|Mux5~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_1_out(26));

-- Location: PIN_W9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_1_out[27]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID|Mux4~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_1_out(27));

-- Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_1_out[28]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID|Mux3~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_1_out(28));

-- Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_1_out[29]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID|Mux2~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_1_out(29));

-- Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_1_out[30]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID|Mux1~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_1_out(30));

-- Location: PIN_AB16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_1_out[31]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID|Mux0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_1_out(31));

-- Location: PIN_W11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_2_out[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID|Mux63~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_2_out(0));

-- Location: PIN_N4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_2_out[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID|Mux62~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_2_out(1));

-- Location: PIN_T11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_2_out[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID|Mux61~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_2_out(2));

-- Location: PIN_T1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_2_out[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID|Mux60~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_2_out(3));

-- Location: PIN_V8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_2_out[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID|Mux59~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_2_out(4));

-- Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_2_out[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID|Mux58~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_2_out(5));

-- Location: PIN_AB9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_2_out[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID|Mux57~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_2_out(6));

-- Location: PIN_V11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_2_out[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID|Mux56~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_2_out(7));

-- Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_2_out[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID|Mux55~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_2_out(8));

-- Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_2_out[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID|Mux54~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_2_out(9));

-- Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_2_out[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID|Mux53~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_2_out(10));

-- Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_2_out[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID|Mux52~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_2_out(11));

-- Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_2_out[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID|Mux51~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_2_out(12));

-- Location: PIN_E9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_2_out[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID|Mux50~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_2_out(13));

-- Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_2_out[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID|Mux49~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_2_out(14));

-- Location: PIN_E11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_2_out[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID|Mux48~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_2_out(15));

-- Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_2_out[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID|Mux47~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_2_out(16));

-- Location: PIN_E8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_2_out[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID|Mux46~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_2_out(17));

-- Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_2_out[18]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID|Mux45~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_2_out(18));

-- Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_2_out[19]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID|Mux44~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_2_out(19));

-- Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_2_out[20]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID|Mux43~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_2_out(20));

-- Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_2_out[21]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID|Mux42~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_2_out(21));

-- Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_2_out[22]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID|Mux41~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_2_out(22));

-- Location: PIN_U13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_2_out[23]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID|Mux40~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_2_out(23));

-- Location: PIN_H14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_2_out[24]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID|Mux39~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_2_out(24));

-- Location: PIN_C14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_2_out[25]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID|Mux38~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_2_out(25));

-- Location: PIN_AB13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_2_out[26]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID|Mux37~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_2_out(26));

-- Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_2_out[27]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID|Mux36~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_2_out(27));

-- Location: PIN_J4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_2_out[28]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID|Mux35~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_2_out(28));

-- Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_2_out[29]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID|Mux34~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_2_out(29));

-- Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_2_out[30]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID|Mux33~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_2_out(30));

-- Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_2_out[31]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID|Mux32~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_2_out(31));

-- Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\write_data_out[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ResultW[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_write_data_out(0));

-- Location: PIN_AB7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\write_data_out[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ResultW[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_write_data_out(1));

-- Location: PIN_AA17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\write_data_out[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ResultW[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_write_data_out(2));

-- Location: PIN_G18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\write_data_out[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ResultW[3]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_write_data_out(3));

-- Location: PIN_H17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\write_data_out[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ResultW[4]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_write_data_out(4));

-- Location: PIN_H13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\write_data_out[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ResultW[5]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_write_data_out(5));

-- Location: PIN_J22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\write_data_out[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ResultW[6]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_write_data_out(6));

-- Location: PIN_L18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\write_data_out[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ResultW[7]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_write_data_out(7));

-- Location: PIN_R19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\write_data_out[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ResultW[8]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_write_data_out(8));

-- Location: PIN_K22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\write_data_out[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ResultW[9]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_write_data_out(9));

-- Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\write_data_out[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ResultW[10]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_write_data_out(10));

-- Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\write_data_out[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ResultW[11]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_write_data_out(11));

-- Location: PIN_T15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\write_data_out[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ResultW[12]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_write_data_out(12));

-- Location: PIN_U14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\write_data_out[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ResultW[13]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_write_data_out(13));

-- Location: PIN_H19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\write_data_out[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ResultW[14]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_write_data_out(14));

-- Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\write_data_out[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ResultW[15]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_write_data_out(15));

-- Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\write_data_out[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ResultW[16]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_write_data_out(16));

-- Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\write_data_out[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ResultW[17]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_write_data_out(17));

-- Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\write_data_out[18]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ResultW[18]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_write_data_out(18));

-- Location: PIN_U20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\write_data_out[19]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ResultW[19]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_write_data_out(19));

-- Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\write_data_out[20]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ResultW[20]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_write_data_out(20));

-- Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\write_data_out[21]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ResultW[21]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_write_data_out(21));

-- Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\write_data_out[22]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ResultW[22]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_write_data_out(22));

-- Location: PIN_AB14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\write_data_out[23]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ResultW[23]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_write_data_out(23));

-- Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\write_data_out[24]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ResultW[24]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_write_data_out(24));

-- Location: PIN_R13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\write_data_out[25]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ResultW[25]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_write_data_out(25));

-- Location: PIN_M18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\write_data_out[26]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ResultW[26]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_write_data_out(26));

-- Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\write_data_out[27]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ResultW[27]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_write_data_out(27));

-- Location: PIN_M6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\write_data_out[28]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ResultW[28]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_write_data_out(28));

-- Location: PIN_AB17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\write_data_out[29]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ResultW[29]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_write_data_out(29));

-- Location: PIN_T12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\write_data_out[30]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ResultW[30]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_write_data_out(30));

-- Location: PIN_N22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\write_data_out[31]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ResultW[31]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_write_data_out(31));

-- Location: PIN_P15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_out[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DF1|q\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_out(0));

-- Location: PIN_R21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_out[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DF1|q\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_out(1));

-- Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_out[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DF1|q\(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_out(2));

-- Location: PIN_N15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_out[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DF1|q\(13),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_out(3));

-- Location: PIN_R18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_out[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DF1|q\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_out(4));

-- Location: PIN_R22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_out[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DF1|q\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_out(5));

-- Location: PIN_T21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_out[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DF1|q\(16),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_out(6));

-- Location: PIN_R17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_out[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DF1|q\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_out(7));

-- Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_out[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DF1|q\(18),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_out(8));

-- Location: PIN_U19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_out[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DF1|q\(19),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_out(9));

-- Location: PIN_P18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_out[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DF1|q\(20),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_out(10));

-- Location: PIN_AA18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_out[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DF1|q\(21),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_out(11));

-- Location: PIN_AA16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_out[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DF1|q\(22),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_out(12));

-- Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_out[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DF1|q\(23),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_out(13));

-- Location: PIN_R15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_out[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DF1|q\(24),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_out(14));

-- Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_out[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DF1|q\(25),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_out(15));

-- Location: PIN_AA9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_out[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DF1|q\(26),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_out(16));

-- Location: PIN_AB8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_out[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DF1|q\(27),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_out(17));

-- Location: PIN_U21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_out[18]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DF1|q\(28),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_out(18));

-- Location: PIN_AA8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_out[19]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DF1|q\(29),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_out(19));

-- Location: PIN_W14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_out[20]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DF1|q\(30),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_out(20));

-- Location: PIN_Y10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_out[21]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DF1|q\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_out(21));

-- Location: PIN_R10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_out[22]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DF1|q\(32),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_out(22));

-- Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_out[23]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DF1|q\(33),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_out(23));

-- Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_out[24]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DF1|q\(34),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_out(24));

-- Location: PIN_T22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_out[25]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DF1|q\(35),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_out(25));

-- Location: PIN_D21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_out[26]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DF1|q\(36),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_out(26));

-- Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_out[27]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DF1|q\(37),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_out(27));

-- Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_out[28]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DF1|q\(38),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_out(28));

-- Location: PIN_K21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_out[29]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DF1|q\(39),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_out(29));

-- Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_out[30]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DF1|q\(40),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_out(30));

-- Location: PIN_L19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_out[31]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DF1|q\(41),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_out(31));

-- Location: PIN_R20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Branch_out~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \CTL|Equal3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Branch_out);

-- Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Zero_out~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID|Equal0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Zero_out);

-- Location: PIN_E22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Memwrite_out~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \CTL|Equal2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Memwrite_out);

-- Location: PIN_D22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Regwrite_out~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \CTL|RegWriteD~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Regwrite_out);
END structure;


