|main
CLK_50 => pll:u0.inclk0
CLK_50 => Proyecto:u1.clock_bridge_1_in_clk_clk
reset_reset_n => Proyecto:u1.reset_reset_n
sdram_0_wire_dq[0] <> Proyecto:u1.sdram_0_wire_dq[0]
sdram_0_wire_dq[1] <> Proyecto:u1.sdram_0_wire_dq[1]
sdram_0_wire_dq[2] <> Proyecto:u1.sdram_0_wire_dq[2]
sdram_0_wire_dq[3] <> Proyecto:u1.sdram_0_wire_dq[3]
sdram_0_wire_dq[4] <> Proyecto:u1.sdram_0_wire_dq[4]
sdram_0_wire_dq[5] <> Proyecto:u1.sdram_0_wire_dq[5]
sdram_0_wire_dq[6] <> Proyecto:u1.sdram_0_wire_dq[6]
sdram_0_wire_dq[7] <> Proyecto:u1.sdram_0_wire_dq[7]
sdram_0_wire_dq[8] <> Proyecto:u1.sdram_0_wire_dq[8]
sdram_0_wire_dq[9] <> Proyecto:u1.sdram_0_wire_dq[9]
sdram_0_wire_dq[10] <> Proyecto:u1.sdram_0_wire_dq[10]
sdram_0_wire_dq[11] <> Proyecto:u1.sdram_0_wire_dq[11]
sdram_0_wire_dq[12] <> Proyecto:u1.sdram_0_wire_dq[12]
sdram_0_wire_dq[13] <> Proyecto:u1.sdram_0_wire_dq[13]
sdram_0_wire_dq[14] <> Proyecto:u1.sdram_0_wire_dq[14]
sdram_0_wire_dq[15] <> Proyecto:u1.sdram_0_wire_dq[15]
lcd_0_external_data[0] <> Proyecto:u1.lcd_0_external_data[0]
lcd_0_external_data[1] <> Proyecto:u1.lcd_0_external_data[1]
lcd_0_external_data[2] <> Proyecto:u1.lcd_0_external_data[2]
lcd_0_external_data[3] <> Proyecto:u1.lcd_0_external_data[3]
lcd_0_external_data[4] <> Proyecto:u1.lcd_0_external_data[4]
lcd_0_external_data[5] <> Proyecto:u1.lcd_0_external_data[5]
lcd_0_external_data[6] <> Proyecto:u1.lcd_0_external_data[6]
lcd_0_external_data[7] <> Proyecto:u1.lcd_0_external_data[7]
PS2_KBCLK <> Proyecto:u1.ps2_0_conduit_end_clock
PS2_KBDAT <> Proyecto:u1.ps2_0_conduit_end_data
PS2_MSCLK <> Proyecto:u1.ps2_1_conduit_end_clock
PS2_MSDAT <> Proyecto:u1.ps2_1_conduit_end_data
sdram_1_wire_dq[0] <> Proyecto:u1.sdram_1_wire_dq[0]
sdram_1_wire_dq[1] <> Proyecto:u1.sdram_1_wire_dq[1]
sdram_1_wire_dq[2] <> Proyecto:u1.sdram_1_wire_dq[2]
sdram_1_wire_dq[3] <> Proyecto:u1.sdram_1_wire_dq[3]
sdram_1_wire_dq[4] <> Proyecto:u1.sdram_1_wire_dq[4]
sdram_1_wire_dq[5] <> Proyecto:u1.sdram_1_wire_dq[5]
sdram_1_wire_dq[6] <> Proyecto:u1.sdram_1_wire_dq[6]
sdram_1_wire_dq[7] <> Proyecto:u1.sdram_1_wire_dq[7]
sdram_1_wire_dq[8] <> Proyecto:u1.sdram_1_wire_dq[8]
sdram_1_wire_dq[9] <> Proyecto:u1.sdram_1_wire_dq[9]
sdram_1_wire_dq[10] <> Proyecto:u1.sdram_1_wire_dq[10]
sdram_1_wire_dq[11] <> Proyecto:u1.sdram_1_wire_dq[11]
sdram_1_wire_dq[12] <> Proyecto:u1.sdram_1_wire_dq[12]
sdram_1_wire_dq[13] <> Proyecto:u1.sdram_1_wire_dq[13]
sdram_1_wire_dq[14] <> Proyecto:u1.sdram_1_wire_dq[14]
sdram_1_wire_dq[15] <> Proyecto:u1.sdram_1_wire_dq[15]


|main|pll:u0
inclk0 => altpll:altpll_component.inclk[0]


|main|pll:u0|altpll:altpll_component
inclk[0] => pll.CLK
inclk[1] => ~NO_FANOUT~
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>


|main|Proyecto:u1
ps2_0_conduit_end_clock <> ps2:ps2_0.coe_clock
ps2_0_conduit_end_data <> ps2:ps2_0.coe_data
ps2_1_conduit_end_clock <> ps2:ps2_1.coe_clock
ps2_1_conduit_end_data <> ps2:ps2_1.coe_data
lcd_0_external_data[0] <> Proyecto_lcd_0:lcd_0.LCD_data
lcd_0_external_data[1] <> Proyecto_lcd_0:lcd_0.LCD_data
lcd_0_external_data[2] <> Proyecto_lcd_0:lcd_0.LCD_data
lcd_0_external_data[3] <> Proyecto_lcd_0:lcd_0.LCD_data
lcd_0_external_data[4] <> Proyecto_lcd_0:lcd_0.LCD_data
lcd_0_external_data[5] <> Proyecto_lcd_0:lcd_0.LCD_data
lcd_0_external_data[6] <> Proyecto_lcd_0:lcd_0.LCD_data
lcd_0_external_data[7] <> Proyecto_lcd_0:lcd_0.LCD_data
sdram_1_wire_dq[0] <> Proyecto_sdram_0:sdram_1.zs_dq
sdram_1_wire_dq[1] <> Proyecto_sdram_0:sdram_1.zs_dq
sdram_1_wire_dq[2] <> Proyecto_sdram_0:sdram_1.zs_dq
sdram_1_wire_dq[3] <> Proyecto_sdram_0:sdram_1.zs_dq
sdram_1_wire_dq[4] <> Proyecto_sdram_0:sdram_1.zs_dq
sdram_1_wire_dq[5] <> Proyecto_sdram_0:sdram_1.zs_dq
sdram_1_wire_dq[6] <> Proyecto_sdram_0:sdram_1.zs_dq
sdram_1_wire_dq[7] <> Proyecto_sdram_0:sdram_1.zs_dq
sdram_1_wire_dq[8] <> Proyecto_sdram_0:sdram_1.zs_dq
sdram_1_wire_dq[9] <> Proyecto_sdram_0:sdram_1.zs_dq
sdram_1_wire_dq[10] <> Proyecto_sdram_0:sdram_1.zs_dq
sdram_1_wire_dq[11] <> Proyecto_sdram_0:sdram_1.zs_dq
sdram_1_wire_dq[12] <> Proyecto_sdram_0:sdram_1.zs_dq
sdram_1_wire_dq[13] <> Proyecto_sdram_0:sdram_1.zs_dq
sdram_1_wire_dq[14] <> Proyecto_sdram_0:sdram_1.zs_dq
sdram_1_wire_dq[15] <> Proyecto_sdram_0:sdram_1.zs_dq
clock_bridge_1_in_clk_clk => clock_bridge_1_in_clk_clk.IN31
reset_reset_n => _.IN1
reset_reset_n => _.IN1
reset_reset_n => _.IN1
clk_clk => clk_clk.IN136
sdram_0_wire_dq[0] <> Proyecto_sdram_0:sdram_0.zs_dq
sdram_0_wire_dq[1] <> Proyecto_sdram_0:sdram_0.zs_dq
sdram_0_wire_dq[2] <> Proyecto_sdram_0:sdram_0.zs_dq
sdram_0_wire_dq[3] <> Proyecto_sdram_0:sdram_0.zs_dq
sdram_0_wire_dq[4] <> Proyecto_sdram_0:sdram_0.zs_dq
sdram_0_wire_dq[5] <> Proyecto_sdram_0:sdram_0.zs_dq
sdram_0_wire_dq[6] <> Proyecto_sdram_0:sdram_0.zs_dq
sdram_0_wire_dq[7] <> Proyecto_sdram_0:sdram_0.zs_dq
sdram_0_wire_dq[8] <> Proyecto_sdram_0:sdram_0.zs_dq
sdram_0_wire_dq[9] <> Proyecto_sdram_0:sdram_0.zs_dq
sdram_0_wire_dq[10] <> Proyecto_sdram_0:sdram_0.zs_dq
sdram_0_wire_dq[11] <> Proyecto_sdram_0:sdram_0.zs_dq
sdram_0_wire_dq[12] <> Proyecto_sdram_0:sdram_0.zs_dq
sdram_0_wire_dq[13] <> Proyecto_sdram_0:sdram_0.zs_dq
sdram_0_wire_dq[14] <> Proyecto_sdram_0:sdram_0.zs_dq
sdram_0_wire_dq[15] <> Proyecto_sdram_0:sdram_0.zs_dq
clock_bridge_0_in_clk_clk => clock_bridge_0_in_clk_clk.IN4


|main|Proyecto:u1|Proyecto_nios2_qsys_0:nios2_qsys_0
clk => clk.IN11
d_irq[0] => A_ipending_reg_irq0_nxt.IN0
d_irq[1] => A_ipending_reg_irq1_nxt.IN0
d_irq[2] => A_ipending_reg_irq2_nxt.IN0
d_irq[3] => A_ipending_reg_irq3_nxt.IN0
d_irq[4] => A_ipending_reg_irq4_nxt.IN0
d_irq[5] => ~NO_FANOUT~
d_irq[6] => ~NO_FANOUT~
d_irq[7] => ~NO_FANOUT~
d_irq[8] => ~NO_FANOUT~
d_irq[9] => ~NO_FANOUT~
d_irq[10] => ~NO_FANOUT~
d_irq[11] => ~NO_FANOUT~
d_irq[12] => ~NO_FANOUT~
d_irq[13] => ~NO_FANOUT~
d_irq[14] => ~NO_FANOUT~
d_irq[15] => ~NO_FANOUT~
d_irq[16] => ~NO_FANOUT~
d_irq[17] => ~NO_FANOUT~
d_irq[18] => ~NO_FANOUT~
d_irq[19] => ~NO_FANOUT~
d_irq[20] => ~NO_FANOUT~
d_irq[21] => ~NO_FANOUT~
d_irq[22] => ~NO_FANOUT~
d_irq[23] => ~NO_FANOUT~
d_irq[24] => ~NO_FANOUT~
d_irq[25] => ~NO_FANOUT~
d_irq[26] => ~NO_FANOUT~
d_irq[27] => ~NO_FANOUT~
d_irq[28] => ~NO_FANOUT~
d_irq[29] => ~NO_FANOUT~
d_irq[30] => ~NO_FANOUT~
d_irq[31] => ~NO_FANOUT~
d_readdata[0] => d_readdata_d1[0].DATAIN
d_readdata[1] => d_readdata_d1[1].DATAIN
d_readdata[2] => d_readdata_d1[2].DATAIN
d_readdata[3] => d_readdata_d1[3].DATAIN
d_readdata[4] => d_readdata_d1[4].DATAIN
d_readdata[5] => d_readdata_d1[5].DATAIN
d_readdata[6] => d_readdata_d1[6].DATAIN
d_readdata[7] => d_readdata_d1[7].DATAIN
d_readdata[8] => d_readdata_d1[8].DATAIN
d_readdata[9] => d_readdata_d1[9].DATAIN
d_readdata[10] => d_readdata_d1[10].DATAIN
d_readdata[11] => d_readdata_d1[11].DATAIN
d_readdata[12] => d_readdata_d1[12].DATAIN
d_readdata[13] => d_readdata_d1[13].DATAIN
d_readdata[14] => d_readdata_d1[14].DATAIN
d_readdata[15] => d_readdata_d1[15].DATAIN
d_readdata[16] => d_readdata_d1[16].DATAIN
d_readdata[17] => d_readdata_d1[17].DATAIN
d_readdata[18] => d_readdata_d1[18].DATAIN
d_readdata[19] => d_readdata_d1[19].DATAIN
d_readdata[20] => d_readdata_d1[20].DATAIN
d_readdata[21] => d_readdata_d1[21].DATAIN
d_readdata[22] => d_readdata_d1[22].DATAIN
d_readdata[23] => d_readdata_d1[23].DATAIN
d_readdata[24] => d_readdata_d1[24].DATAIN
d_readdata[25] => d_readdata_d1[25].DATAIN
d_readdata[26] => d_readdata_d1[26].DATAIN
d_readdata[27] => d_readdata_d1[27].DATAIN
d_readdata[28] => d_readdata_d1[28].DATAIN
d_readdata[29] => d_readdata_d1[29].DATAIN
d_readdata[30] => d_readdata_d1[30].DATAIN
d_readdata[31] => d_readdata_d1[31].DATAIN
d_readdatavalid => d_readdatavalid_d1.DATAIN
d_waitrequest => d_write_nxt.IN1
d_waitrequest => d_read_nxt.IN1
d_waitrequest => A_dc_wb_update_av_writedata.IN1
d_waitrequest => A_dc_wr_last_transfer.IN1
d_waitrequest => av_wr_data_transfer.IN0
d_waitrequest => av_rd_addr_accepted.IN0
d_waitrequest => av_addr_accepted.IN1
i_readdata[0] => i_readdata_d1[0].DATAIN
i_readdata[1] => i_readdata_d1[1].DATAIN
i_readdata[2] => i_readdata_d1[2].DATAIN
i_readdata[3] => i_readdata_d1[3].DATAIN
i_readdata[4] => i_readdata_d1[4].DATAIN
i_readdata[5] => i_readdata_d1[5].DATAIN
i_readdata[6] => i_readdata_d1[6].DATAIN
i_readdata[7] => i_readdata_d1[7].DATAIN
i_readdata[8] => i_readdata_d1[8].DATAIN
i_readdata[9] => i_readdata_d1[9].DATAIN
i_readdata[10] => i_readdata_d1[10].DATAIN
i_readdata[11] => i_readdata_d1[11].DATAIN
i_readdata[12] => i_readdata_d1[12].DATAIN
i_readdata[13] => i_readdata_d1[13].DATAIN
i_readdata[14] => i_readdata_d1[14].DATAIN
i_readdata[15] => i_readdata_d1[15].DATAIN
i_readdata[16] => i_readdata_d1[16].DATAIN
i_readdata[17] => i_readdata_d1[17].DATAIN
i_readdata[18] => i_readdata_d1[18].DATAIN
i_readdata[19] => i_readdata_d1[19].DATAIN
i_readdata[20] => i_readdata_d1[20].DATAIN
i_readdata[21] => i_readdata_d1[21].DATAIN
i_readdata[22] => i_readdata_d1[22].DATAIN
i_readdata[23] => i_readdata_d1[23].DATAIN
i_readdata[24] => i_readdata_d1[24].DATAIN
i_readdata[25] => i_readdata_d1[25].DATAIN
i_readdata[26] => i_readdata_d1[26].DATAIN
i_readdata[27] => i_readdata_d1[27].DATAIN
i_readdata[28] => i_readdata_d1[28].DATAIN
i_readdata[29] => i_readdata_d1[29].DATAIN
i_readdata[30] => i_readdata_d1[30].DATAIN
i_readdata[31] => i_readdata_d1[31].DATAIN
i_readdatavalid => i_readdatavalid.IN1
i_waitrequest => i_read_nxt.IN1
i_waitrequest => ic_fill_req_accepted.IN0
jtag_debug_module_address[0] => jtag_debug_module_address[0].IN1
jtag_debug_module_address[1] => jtag_debug_module_address[1].IN1
jtag_debug_module_address[2] => jtag_debug_module_address[2].IN1
jtag_debug_module_address[3] => jtag_debug_module_address[3].IN1
jtag_debug_module_address[4] => jtag_debug_module_address[4].IN1
jtag_debug_module_address[5] => jtag_debug_module_address[5].IN1
jtag_debug_module_address[6] => jtag_debug_module_address[6].IN1
jtag_debug_module_address[7] => jtag_debug_module_address[7].IN1
jtag_debug_module_address[8] => jtag_debug_module_address[8].IN1
jtag_debug_module_begintransfer => jtag_debug_module_begintransfer.IN1
jtag_debug_module_byteenable[0] => jtag_debug_module_byteenable[0].IN1
jtag_debug_module_byteenable[1] => jtag_debug_module_byteenable[1].IN1
jtag_debug_module_byteenable[2] => jtag_debug_module_byteenable[2].IN1
jtag_debug_module_byteenable[3] => jtag_debug_module_byteenable[3].IN1
jtag_debug_module_debugaccess => jtag_debug_module_debugaccess.IN1
jtag_debug_module_select => jtag_debug_module_select.IN1
jtag_debug_module_write => jtag_debug_module_write.IN1
jtag_debug_module_writedata[0] => jtag_debug_module_writedata[0].IN1
jtag_debug_module_writedata[1] => jtag_debug_module_writedata[1].IN1
jtag_debug_module_writedata[2] => jtag_debug_module_writedata[2].IN1
jtag_debug_module_writedata[3] => jtag_debug_module_writedata[3].IN1
jtag_debug_module_writedata[4] => jtag_debug_module_writedata[4].IN1
jtag_debug_module_writedata[5] => jtag_debug_module_writedata[5].IN1
jtag_debug_module_writedata[6] => jtag_debug_module_writedata[6].IN1
jtag_debug_module_writedata[7] => jtag_debug_module_writedata[7].IN1
jtag_debug_module_writedata[8] => jtag_debug_module_writedata[8].IN1
jtag_debug_module_writedata[9] => jtag_debug_module_writedata[9].IN1
jtag_debug_module_writedata[10] => jtag_debug_module_writedata[10].IN1
jtag_debug_module_writedata[11] => jtag_debug_module_writedata[11].IN1
jtag_debug_module_writedata[12] => jtag_debug_module_writedata[12].IN1
jtag_debug_module_writedata[13] => jtag_debug_module_writedata[13].IN1
jtag_debug_module_writedata[14] => jtag_debug_module_writedata[14].IN1
jtag_debug_module_writedata[15] => jtag_debug_module_writedata[15].IN1
jtag_debug_module_writedata[16] => jtag_debug_module_writedata[16].IN1
jtag_debug_module_writedata[17] => jtag_debug_module_writedata[17].IN1
jtag_debug_module_writedata[18] => jtag_debug_module_writedata[18].IN1
jtag_debug_module_writedata[19] => jtag_debug_module_writedata[19].IN1
jtag_debug_module_writedata[20] => jtag_debug_module_writedata[20].IN1
jtag_debug_module_writedata[21] => jtag_debug_module_writedata[21].IN1
jtag_debug_module_writedata[22] => jtag_debug_module_writedata[22].IN1
jtag_debug_module_writedata[23] => jtag_debug_module_writedata[23].IN1
jtag_debug_module_writedata[24] => jtag_debug_module_writedata[24].IN1
jtag_debug_module_writedata[25] => jtag_debug_module_writedata[25].IN1
jtag_debug_module_writedata[26] => jtag_debug_module_writedata[26].IN1
jtag_debug_module_writedata[27] => jtag_debug_module_writedata[27].IN1
jtag_debug_module_writedata[28] => jtag_debug_module_writedata[28].IN1
jtag_debug_module_writedata[29] => jtag_debug_module_writedata[29].IN1
jtag_debug_module_writedata[30] => jtag_debug_module_writedata[30].IN1
jtag_debug_module_writedata[31] => jtag_debug_module_writedata[31].IN1
reset_n => reset_n.IN3


|main|Proyecto:u1|Proyecto_nios2_qsys_0:nios2_qsys_0|Proyecto_nios2_qsys_0_test_bench:the_Proyecto_nios2_qsys_0_test_bench
A_bstatus_reg[0] => ~NO_FANOUT~
A_bstatus_reg[1] => ~NO_FANOUT~
A_bstatus_reg[2] => ~NO_FANOUT~
A_bstatus_reg[3] => ~NO_FANOUT~
A_bstatus_reg[4] => ~NO_FANOUT~
A_bstatus_reg[5] => ~NO_FANOUT~
A_bstatus_reg[6] => ~NO_FANOUT~
A_bstatus_reg[7] => ~NO_FANOUT~
A_bstatus_reg[8] => ~NO_FANOUT~
A_bstatus_reg[9] => ~NO_FANOUT~
A_bstatus_reg[10] => ~NO_FANOUT~
A_bstatus_reg[11] => ~NO_FANOUT~
A_bstatus_reg[12] => ~NO_FANOUT~
A_bstatus_reg[13] => ~NO_FANOUT~
A_bstatus_reg[14] => ~NO_FANOUT~
A_bstatus_reg[15] => ~NO_FANOUT~
A_bstatus_reg[16] => ~NO_FANOUT~
A_bstatus_reg[17] => ~NO_FANOUT~
A_bstatus_reg[18] => ~NO_FANOUT~
A_bstatus_reg[19] => ~NO_FANOUT~
A_bstatus_reg[20] => ~NO_FANOUT~
A_bstatus_reg[21] => ~NO_FANOUT~
A_bstatus_reg[22] => ~NO_FANOUT~
A_bstatus_reg[23] => ~NO_FANOUT~
A_bstatus_reg[24] => ~NO_FANOUT~
A_bstatus_reg[25] => ~NO_FANOUT~
A_bstatus_reg[26] => ~NO_FANOUT~
A_bstatus_reg[27] => ~NO_FANOUT~
A_bstatus_reg[28] => ~NO_FANOUT~
A_bstatus_reg[29] => ~NO_FANOUT~
A_bstatus_reg[30] => ~NO_FANOUT~
A_bstatus_reg[31] => ~NO_FANOUT~
A_cmp_result => ~NO_FANOUT~
A_ctrl_exception => ~NO_FANOUT~
A_ctrl_ld_non_bypass => ~NO_FANOUT~
A_dst_regnum[0] => ~NO_FANOUT~
A_dst_regnum[1] => ~NO_FANOUT~
A_dst_regnum[2] => ~NO_FANOUT~
A_dst_regnum[3] => ~NO_FANOUT~
A_dst_regnum[4] => ~NO_FANOUT~
A_en => ~NO_FANOUT~
A_estatus_reg[0] => ~NO_FANOUT~
A_estatus_reg[1] => ~NO_FANOUT~
A_estatus_reg[2] => ~NO_FANOUT~
A_estatus_reg[3] => ~NO_FANOUT~
A_estatus_reg[4] => ~NO_FANOUT~
A_estatus_reg[5] => ~NO_FANOUT~
A_estatus_reg[6] => ~NO_FANOUT~
A_estatus_reg[7] => ~NO_FANOUT~
A_estatus_reg[8] => ~NO_FANOUT~
A_estatus_reg[9] => ~NO_FANOUT~
A_estatus_reg[10] => ~NO_FANOUT~
A_estatus_reg[11] => ~NO_FANOUT~
A_estatus_reg[12] => ~NO_FANOUT~
A_estatus_reg[13] => ~NO_FANOUT~
A_estatus_reg[14] => ~NO_FANOUT~
A_estatus_reg[15] => ~NO_FANOUT~
A_estatus_reg[16] => ~NO_FANOUT~
A_estatus_reg[17] => ~NO_FANOUT~
A_estatus_reg[18] => ~NO_FANOUT~
A_estatus_reg[19] => ~NO_FANOUT~
A_estatus_reg[20] => ~NO_FANOUT~
A_estatus_reg[21] => ~NO_FANOUT~
A_estatus_reg[22] => ~NO_FANOUT~
A_estatus_reg[23] => ~NO_FANOUT~
A_estatus_reg[24] => ~NO_FANOUT~
A_estatus_reg[25] => ~NO_FANOUT~
A_estatus_reg[26] => ~NO_FANOUT~
A_estatus_reg[27] => ~NO_FANOUT~
A_estatus_reg[28] => ~NO_FANOUT~
A_estatus_reg[29] => ~NO_FANOUT~
A_estatus_reg[30] => ~NO_FANOUT~
A_estatus_reg[31] => ~NO_FANOUT~
A_ienable_reg[0] => ~NO_FANOUT~
A_ienable_reg[1] => ~NO_FANOUT~
A_ienable_reg[2] => ~NO_FANOUT~
A_ienable_reg[3] => ~NO_FANOUT~
A_ienable_reg[4] => ~NO_FANOUT~
A_ienable_reg[5] => ~NO_FANOUT~
A_ienable_reg[6] => ~NO_FANOUT~
A_ienable_reg[7] => ~NO_FANOUT~
A_ienable_reg[8] => ~NO_FANOUT~
A_ienable_reg[9] => ~NO_FANOUT~
A_ienable_reg[10] => ~NO_FANOUT~
A_ienable_reg[11] => ~NO_FANOUT~
A_ienable_reg[12] => ~NO_FANOUT~
A_ienable_reg[13] => ~NO_FANOUT~
A_ienable_reg[14] => ~NO_FANOUT~
A_ienable_reg[15] => ~NO_FANOUT~
A_ienable_reg[16] => ~NO_FANOUT~
A_ienable_reg[17] => ~NO_FANOUT~
A_ienable_reg[18] => ~NO_FANOUT~
A_ienable_reg[19] => ~NO_FANOUT~
A_ienable_reg[20] => ~NO_FANOUT~
A_ienable_reg[21] => ~NO_FANOUT~
A_ienable_reg[22] => ~NO_FANOUT~
A_ienable_reg[23] => ~NO_FANOUT~
A_ienable_reg[24] => ~NO_FANOUT~
A_ienable_reg[25] => ~NO_FANOUT~
A_ienable_reg[26] => ~NO_FANOUT~
A_ienable_reg[27] => ~NO_FANOUT~
A_ienable_reg[28] => ~NO_FANOUT~
A_ienable_reg[29] => ~NO_FANOUT~
A_ienable_reg[30] => ~NO_FANOUT~
A_ienable_reg[31] => ~NO_FANOUT~
A_ipending_reg[0] => ~NO_FANOUT~
A_ipending_reg[1] => ~NO_FANOUT~
A_ipending_reg[2] => ~NO_FANOUT~
A_ipending_reg[3] => ~NO_FANOUT~
A_ipending_reg[4] => ~NO_FANOUT~
A_ipending_reg[5] => ~NO_FANOUT~
A_ipending_reg[6] => ~NO_FANOUT~
A_ipending_reg[7] => ~NO_FANOUT~
A_ipending_reg[8] => ~NO_FANOUT~
A_ipending_reg[9] => ~NO_FANOUT~
A_ipending_reg[10] => ~NO_FANOUT~
A_ipending_reg[11] => ~NO_FANOUT~
A_ipending_reg[12] => ~NO_FANOUT~
A_ipending_reg[13] => ~NO_FANOUT~
A_ipending_reg[14] => ~NO_FANOUT~
A_ipending_reg[15] => ~NO_FANOUT~
A_ipending_reg[16] => ~NO_FANOUT~
A_ipending_reg[17] => ~NO_FANOUT~
A_ipending_reg[18] => ~NO_FANOUT~
A_ipending_reg[19] => ~NO_FANOUT~
A_ipending_reg[20] => ~NO_FANOUT~
A_ipending_reg[21] => ~NO_FANOUT~
A_ipending_reg[22] => ~NO_FANOUT~
A_ipending_reg[23] => ~NO_FANOUT~
A_ipending_reg[24] => ~NO_FANOUT~
A_ipending_reg[25] => ~NO_FANOUT~
A_ipending_reg[26] => ~NO_FANOUT~
A_ipending_reg[27] => ~NO_FANOUT~
A_ipending_reg[28] => ~NO_FANOUT~
A_ipending_reg[29] => ~NO_FANOUT~
A_ipending_reg[30] => ~NO_FANOUT~
A_ipending_reg[31] => ~NO_FANOUT~
A_iw[0] => ~NO_FANOUT~
A_iw[1] => ~NO_FANOUT~
A_iw[2] => ~NO_FANOUT~
A_iw[3] => ~NO_FANOUT~
A_iw[4] => ~NO_FANOUT~
A_iw[5] => ~NO_FANOUT~
A_iw[6] => ~NO_FANOUT~
A_iw[7] => ~NO_FANOUT~
A_iw[8] => ~NO_FANOUT~
A_iw[9] => ~NO_FANOUT~
A_iw[10] => ~NO_FANOUT~
A_iw[11] => ~NO_FANOUT~
A_iw[12] => ~NO_FANOUT~
A_iw[13] => ~NO_FANOUT~
A_iw[14] => ~NO_FANOUT~
A_iw[15] => ~NO_FANOUT~
A_iw[16] => ~NO_FANOUT~
A_iw[17] => ~NO_FANOUT~
A_iw[18] => ~NO_FANOUT~
A_iw[19] => ~NO_FANOUT~
A_iw[20] => ~NO_FANOUT~
A_iw[21] => ~NO_FANOUT~
A_iw[22] => ~NO_FANOUT~
A_iw[23] => ~NO_FANOUT~
A_iw[24] => ~NO_FANOUT~
A_iw[25] => ~NO_FANOUT~
A_iw[26] => ~NO_FANOUT~
A_iw[27] => ~NO_FANOUT~
A_iw[28] => ~NO_FANOUT~
A_iw[29] => ~NO_FANOUT~
A_iw[30] => ~NO_FANOUT~
A_iw[31] => ~NO_FANOUT~
A_mem_byte_en[0] => ~NO_FANOUT~
A_mem_byte_en[1] => ~NO_FANOUT~
A_mem_byte_en[2] => ~NO_FANOUT~
A_mem_byte_en[3] => ~NO_FANOUT~
A_op_hbreak => ~NO_FANOUT~
A_op_intr => ~NO_FANOUT~
A_pcb[0] => ~NO_FANOUT~
A_pcb[1] => ~NO_FANOUT~
A_pcb[2] => ~NO_FANOUT~
A_pcb[3] => ~NO_FANOUT~
A_pcb[4] => ~NO_FANOUT~
A_pcb[5] => ~NO_FANOUT~
A_pcb[6] => ~NO_FANOUT~
A_pcb[7] => ~NO_FANOUT~
A_pcb[8] => ~NO_FANOUT~
A_pcb[9] => ~NO_FANOUT~
A_pcb[10] => ~NO_FANOUT~
A_pcb[11] => ~NO_FANOUT~
A_pcb[12] => ~NO_FANOUT~
A_pcb[13] => ~NO_FANOUT~
A_pcb[14] => ~NO_FANOUT~
A_pcb[15] => ~NO_FANOUT~
A_pcb[16] => ~NO_FANOUT~
A_pcb[17] => ~NO_FANOUT~
A_pcb[18] => ~NO_FANOUT~
A_pcb[19] => ~NO_FANOUT~
A_pcb[20] => ~NO_FANOUT~
A_pcb[21] => ~NO_FANOUT~
A_pcb[22] => ~NO_FANOUT~
A_pcb[23] => ~NO_FANOUT~
A_pcb[24] => ~NO_FANOUT~
A_pcb[25] => ~NO_FANOUT~
A_pcb[26] => ~NO_FANOUT~
A_st_data[0] => ~NO_FANOUT~
A_st_data[1] => ~NO_FANOUT~
A_st_data[2] => ~NO_FANOUT~
A_st_data[3] => ~NO_FANOUT~
A_st_data[4] => ~NO_FANOUT~
A_st_data[5] => ~NO_FANOUT~
A_st_data[6] => ~NO_FANOUT~
A_st_data[7] => ~NO_FANOUT~
A_st_data[8] => ~NO_FANOUT~
A_st_data[9] => ~NO_FANOUT~
A_st_data[10] => ~NO_FANOUT~
A_st_data[11] => ~NO_FANOUT~
A_st_data[12] => ~NO_FANOUT~
A_st_data[13] => ~NO_FANOUT~
A_st_data[14] => ~NO_FANOUT~
A_st_data[15] => ~NO_FANOUT~
A_st_data[16] => ~NO_FANOUT~
A_st_data[17] => ~NO_FANOUT~
A_st_data[18] => ~NO_FANOUT~
A_st_data[19] => ~NO_FANOUT~
A_st_data[20] => ~NO_FANOUT~
A_st_data[21] => ~NO_FANOUT~
A_st_data[22] => ~NO_FANOUT~
A_st_data[23] => ~NO_FANOUT~
A_st_data[24] => ~NO_FANOUT~
A_st_data[25] => ~NO_FANOUT~
A_st_data[26] => ~NO_FANOUT~
A_st_data[27] => ~NO_FANOUT~
A_st_data[28] => ~NO_FANOUT~
A_st_data[29] => ~NO_FANOUT~
A_st_data[30] => ~NO_FANOUT~
A_st_data[31] => ~NO_FANOUT~
A_status_reg[0] => ~NO_FANOUT~
A_status_reg[1] => ~NO_FANOUT~
A_status_reg[2] => ~NO_FANOUT~
A_status_reg[3] => ~NO_FANOUT~
A_status_reg[4] => ~NO_FANOUT~
A_status_reg[5] => ~NO_FANOUT~
A_status_reg[6] => ~NO_FANOUT~
A_status_reg[7] => ~NO_FANOUT~
A_status_reg[8] => ~NO_FANOUT~
A_status_reg[9] => ~NO_FANOUT~
A_status_reg[10] => ~NO_FANOUT~
A_status_reg[11] => ~NO_FANOUT~
A_status_reg[12] => ~NO_FANOUT~
A_status_reg[13] => ~NO_FANOUT~
A_status_reg[14] => ~NO_FANOUT~
A_status_reg[15] => ~NO_FANOUT~
A_status_reg[16] => ~NO_FANOUT~
A_status_reg[17] => ~NO_FANOUT~
A_status_reg[18] => ~NO_FANOUT~
A_status_reg[19] => ~NO_FANOUT~
A_status_reg[20] => ~NO_FANOUT~
A_status_reg[21] => ~NO_FANOUT~
A_status_reg[22] => ~NO_FANOUT~
A_status_reg[23] => ~NO_FANOUT~
A_status_reg[24] => ~NO_FANOUT~
A_status_reg[25] => ~NO_FANOUT~
A_status_reg[26] => ~NO_FANOUT~
A_status_reg[27] => ~NO_FANOUT~
A_status_reg[28] => ~NO_FANOUT~
A_status_reg[29] => ~NO_FANOUT~
A_status_reg[30] => ~NO_FANOUT~
A_status_reg[31] => ~NO_FANOUT~
A_valid => ~NO_FANOUT~
A_wr_data_unfiltered[0] => A_wr_data_filtered[0].DATAIN
A_wr_data_unfiltered[1] => A_wr_data_filtered[1].DATAIN
A_wr_data_unfiltered[2] => A_wr_data_filtered[2].DATAIN
A_wr_data_unfiltered[3] => A_wr_data_filtered[3].DATAIN
A_wr_data_unfiltered[4] => A_wr_data_filtered[4].DATAIN
A_wr_data_unfiltered[5] => A_wr_data_filtered[5].DATAIN
A_wr_data_unfiltered[6] => A_wr_data_filtered[6].DATAIN
A_wr_data_unfiltered[7] => A_wr_data_filtered[7].DATAIN
A_wr_data_unfiltered[8] => A_wr_data_filtered[8].DATAIN
A_wr_data_unfiltered[9] => A_wr_data_filtered[9].DATAIN
A_wr_data_unfiltered[10] => A_wr_data_filtered[10].DATAIN
A_wr_data_unfiltered[11] => A_wr_data_filtered[11].DATAIN
A_wr_data_unfiltered[12] => A_wr_data_filtered[12].DATAIN
A_wr_data_unfiltered[13] => A_wr_data_filtered[13].DATAIN
A_wr_data_unfiltered[14] => A_wr_data_filtered[14].DATAIN
A_wr_data_unfiltered[15] => A_wr_data_filtered[15].DATAIN
A_wr_data_unfiltered[16] => A_wr_data_filtered[16].DATAIN
A_wr_data_unfiltered[17] => A_wr_data_filtered[17].DATAIN
A_wr_data_unfiltered[18] => A_wr_data_filtered[18].DATAIN
A_wr_data_unfiltered[19] => A_wr_data_filtered[19].DATAIN
A_wr_data_unfiltered[20] => A_wr_data_filtered[20].DATAIN
A_wr_data_unfiltered[21] => A_wr_data_filtered[21].DATAIN
A_wr_data_unfiltered[22] => A_wr_data_filtered[22].DATAIN
A_wr_data_unfiltered[23] => A_wr_data_filtered[23].DATAIN
A_wr_data_unfiltered[24] => A_wr_data_filtered[24].DATAIN
A_wr_data_unfiltered[25] => A_wr_data_filtered[25].DATAIN
A_wr_data_unfiltered[26] => A_wr_data_filtered[26].DATAIN
A_wr_data_unfiltered[27] => A_wr_data_filtered[27].DATAIN
A_wr_data_unfiltered[28] => A_wr_data_filtered[28].DATAIN
A_wr_data_unfiltered[29] => A_wr_data_filtered[29].DATAIN
A_wr_data_unfiltered[30] => A_wr_data_filtered[30].DATAIN
A_wr_data_unfiltered[31] => A_wr_data_filtered[31].DATAIN
A_wr_dst_reg => ~NO_FANOUT~
E_add_br_to_taken_history_unfiltered => E_add_br_to_taken_history_filtered.DATAIN
E_logic_result[0] => Equal0.IN31
E_logic_result[1] => Equal0.IN30
E_logic_result[2] => Equal0.IN29
E_logic_result[3] => Equal0.IN28
E_logic_result[4] => Equal0.IN27
E_logic_result[5] => Equal0.IN26
E_logic_result[6] => Equal0.IN25
E_logic_result[7] => Equal0.IN24
E_logic_result[8] => Equal0.IN23
E_logic_result[9] => Equal0.IN22
E_logic_result[10] => Equal0.IN21
E_logic_result[11] => Equal0.IN20
E_logic_result[12] => Equal0.IN19
E_logic_result[13] => Equal0.IN18
E_logic_result[14] => Equal0.IN17
E_logic_result[15] => Equal0.IN16
E_logic_result[16] => Equal0.IN15
E_logic_result[17] => Equal0.IN14
E_logic_result[18] => Equal0.IN13
E_logic_result[19] => Equal0.IN12
E_logic_result[20] => Equal0.IN11
E_logic_result[21] => Equal0.IN10
E_logic_result[22] => Equal0.IN9
E_logic_result[23] => Equal0.IN8
E_logic_result[24] => Equal0.IN7
E_logic_result[25] => Equal0.IN6
E_logic_result[26] => Equal0.IN5
E_logic_result[27] => Equal0.IN4
E_logic_result[28] => Equal0.IN3
E_logic_result[29] => Equal0.IN2
E_logic_result[30] => Equal0.IN1
E_logic_result[31] => Equal0.IN0
E_valid => ~NO_FANOUT~
M_bht_ptr_unfiltered[0] => M_bht_ptr_filtered[0].DATAIN
M_bht_ptr_unfiltered[1] => M_bht_ptr_filtered[1].DATAIN
M_bht_ptr_unfiltered[2] => M_bht_ptr_filtered[2].DATAIN
M_bht_ptr_unfiltered[3] => M_bht_ptr_filtered[3].DATAIN
M_bht_ptr_unfiltered[4] => M_bht_ptr_filtered[4].DATAIN
M_bht_ptr_unfiltered[5] => M_bht_ptr_filtered[5].DATAIN
M_bht_ptr_unfiltered[6] => M_bht_ptr_filtered[6].DATAIN
M_bht_ptr_unfiltered[7] => M_bht_ptr_filtered[7].DATAIN
M_bht_wr_data_unfiltered[0] => M_bht_wr_data_filtered[0].DATAIN
M_bht_wr_data_unfiltered[1] => M_bht_wr_data_filtered[1].DATAIN
M_bht_wr_en_unfiltered => M_bht_wr_en_filtered.DATAIN
M_mem_baddr[0] => ~NO_FANOUT~
M_mem_baddr[1] => ~NO_FANOUT~
M_mem_baddr[2] => ~NO_FANOUT~
M_mem_baddr[3] => ~NO_FANOUT~
M_mem_baddr[4] => ~NO_FANOUT~
M_mem_baddr[5] => ~NO_FANOUT~
M_mem_baddr[6] => ~NO_FANOUT~
M_mem_baddr[7] => ~NO_FANOUT~
M_mem_baddr[8] => ~NO_FANOUT~
M_mem_baddr[9] => ~NO_FANOUT~
M_mem_baddr[10] => ~NO_FANOUT~
M_mem_baddr[11] => ~NO_FANOUT~
M_mem_baddr[12] => ~NO_FANOUT~
M_mem_baddr[13] => ~NO_FANOUT~
M_mem_baddr[14] => ~NO_FANOUT~
M_mem_baddr[15] => ~NO_FANOUT~
M_mem_baddr[16] => ~NO_FANOUT~
M_mem_baddr[17] => ~NO_FANOUT~
M_mem_baddr[18] => ~NO_FANOUT~
M_mem_baddr[19] => ~NO_FANOUT~
M_mem_baddr[20] => ~NO_FANOUT~
M_mem_baddr[21] => ~NO_FANOUT~
M_mem_baddr[22] => ~NO_FANOUT~
M_mem_baddr[23] => ~NO_FANOUT~
M_mem_baddr[24] => ~NO_FANOUT~
M_mem_baddr[25] => ~NO_FANOUT~
M_mem_baddr[26] => ~NO_FANOUT~
M_target_pcb[0] => ~NO_FANOUT~
M_target_pcb[1] => ~NO_FANOUT~
M_target_pcb[2] => ~NO_FANOUT~
M_target_pcb[3] => ~NO_FANOUT~
M_target_pcb[4] => ~NO_FANOUT~
M_target_pcb[5] => ~NO_FANOUT~
M_target_pcb[6] => ~NO_FANOUT~
M_target_pcb[7] => ~NO_FANOUT~
M_target_pcb[8] => ~NO_FANOUT~
M_target_pcb[9] => ~NO_FANOUT~
M_target_pcb[10] => ~NO_FANOUT~
M_target_pcb[11] => ~NO_FANOUT~
M_target_pcb[12] => ~NO_FANOUT~
M_target_pcb[13] => ~NO_FANOUT~
M_target_pcb[14] => ~NO_FANOUT~
M_target_pcb[15] => ~NO_FANOUT~
M_target_pcb[16] => ~NO_FANOUT~
M_target_pcb[17] => ~NO_FANOUT~
M_target_pcb[18] => ~NO_FANOUT~
M_target_pcb[19] => ~NO_FANOUT~
M_target_pcb[20] => ~NO_FANOUT~
M_target_pcb[21] => ~NO_FANOUT~
M_target_pcb[22] => ~NO_FANOUT~
M_target_pcb[23] => ~NO_FANOUT~
M_target_pcb[24] => ~NO_FANOUT~
M_target_pcb[25] => ~NO_FANOUT~
M_target_pcb[26] => ~NO_FANOUT~
M_valid => ~NO_FANOUT~
W_dst_regnum[0] => ~NO_FANOUT~
W_dst_regnum[1] => ~NO_FANOUT~
W_dst_regnum[2] => ~NO_FANOUT~
W_dst_regnum[3] => ~NO_FANOUT~
W_dst_regnum[4] => ~NO_FANOUT~
W_iw[0] => ~NO_FANOUT~
W_iw[1] => ~NO_FANOUT~
W_iw[2] => ~NO_FANOUT~
W_iw[3] => ~NO_FANOUT~
W_iw[4] => ~NO_FANOUT~
W_iw[5] => ~NO_FANOUT~
W_iw[6] => ~NO_FANOUT~
W_iw[7] => ~NO_FANOUT~
W_iw[8] => ~NO_FANOUT~
W_iw[9] => ~NO_FANOUT~
W_iw[10] => ~NO_FANOUT~
W_iw[11] => ~NO_FANOUT~
W_iw[12] => ~NO_FANOUT~
W_iw[13] => ~NO_FANOUT~
W_iw[14] => ~NO_FANOUT~
W_iw[15] => ~NO_FANOUT~
W_iw[16] => ~NO_FANOUT~
W_iw[17] => ~NO_FANOUT~
W_iw[18] => ~NO_FANOUT~
W_iw[19] => ~NO_FANOUT~
W_iw[20] => ~NO_FANOUT~
W_iw[21] => ~NO_FANOUT~
W_iw[22] => ~NO_FANOUT~
W_iw[23] => ~NO_FANOUT~
W_iw[24] => ~NO_FANOUT~
W_iw[25] => ~NO_FANOUT~
W_iw[26] => ~NO_FANOUT~
W_iw[27] => ~NO_FANOUT~
W_iw[28] => ~NO_FANOUT~
W_iw[29] => ~NO_FANOUT~
W_iw[30] => ~NO_FANOUT~
W_iw[31] => ~NO_FANOUT~
W_iw_op[0] => ~NO_FANOUT~
W_iw_op[1] => ~NO_FANOUT~
W_iw_op[2] => ~NO_FANOUT~
W_iw_op[3] => ~NO_FANOUT~
W_iw_op[4] => ~NO_FANOUT~
W_iw_op[5] => ~NO_FANOUT~
W_iw_opx[0] => ~NO_FANOUT~
W_iw_opx[1] => ~NO_FANOUT~
W_iw_opx[2] => ~NO_FANOUT~
W_iw_opx[3] => ~NO_FANOUT~
W_iw_opx[4] => ~NO_FANOUT~
W_iw_opx[5] => ~NO_FANOUT~
W_pcb[0] => ~NO_FANOUT~
W_pcb[1] => ~NO_FANOUT~
W_pcb[2] => ~NO_FANOUT~
W_pcb[3] => ~NO_FANOUT~
W_pcb[4] => ~NO_FANOUT~
W_pcb[5] => ~NO_FANOUT~
W_pcb[6] => ~NO_FANOUT~
W_pcb[7] => ~NO_FANOUT~
W_pcb[8] => ~NO_FANOUT~
W_pcb[9] => ~NO_FANOUT~
W_pcb[10] => ~NO_FANOUT~
W_pcb[11] => ~NO_FANOUT~
W_pcb[12] => ~NO_FANOUT~
W_pcb[13] => ~NO_FANOUT~
W_pcb[14] => ~NO_FANOUT~
W_pcb[15] => ~NO_FANOUT~
W_pcb[16] => ~NO_FANOUT~
W_pcb[17] => ~NO_FANOUT~
W_pcb[18] => ~NO_FANOUT~
W_pcb[19] => ~NO_FANOUT~
W_pcb[20] => ~NO_FANOUT~
W_pcb[21] => ~NO_FANOUT~
W_pcb[22] => ~NO_FANOUT~
W_pcb[23] => ~NO_FANOUT~
W_pcb[24] => ~NO_FANOUT~
W_pcb[25] => ~NO_FANOUT~
W_pcb[26] => ~NO_FANOUT~
W_valid => ~NO_FANOUT~
W_vinst[0] => ~NO_FANOUT~
W_vinst[1] => ~NO_FANOUT~
W_vinst[2] => ~NO_FANOUT~
W_vinst[3] => ~NO_FANOUT~
W_vinst[4] => ~NO_FANOUT~
W_vinst[5] => ~NO_FANOUT~
W_vinst[6] => ~NO_FANOUT~
W_vinst[7] => ~NO_FANOUT~
W_vinst[8] => ~NO_FANOUT~
W_vinst[9] => ~NO_FANOUT~
W_vinst[10] => ~NO_FANOUT~
W_vinst[11] => ~NO_FANOUT~
W_vinst[12] => ~NO_FANOUT~
W_vinst[13] => ~NO_FANOUT~
W_vinst[14] => ~NO_FANOUT~
W_vinst[15] => ~NO_FANOUT~
W_vinst[16] => ~NO_FANOUT~
W_vinst[17] => ~NO_FANOUT~
W_vinst[18] => ~NO_FANOUT~
W_vinst[19] => ~NO_FANOUT~
W_vinst[20] => ~NO_FANOUT~
W_vinst[21] => ~NO_FANOUT~
W_vinst[22] => ~NO_FANOUT~
W_vinst[23] => ~NO_FANOUT~
W_vinst[24] => ~NO_FANOUT~
W_vinst[25] => ~NO_FANOUT~
W_vinst[26] => ~NO_FANOUT~
W_vinst[27] => ~NO_FANOUT~
W_vinst[28] => ~NO_FANOUT~
W_vinst[29] => ~NO_FANOUT~
W_vinst[30] => ~NO_FANOUT~
W_vinst[31] => ~NO_FANOUT~
W_vinst[32] => ~NO_FANOUT~
W_vinst[33] => ~NO_FANOUT~
W_vinst[34] => ~NO_FANOUT~
W_vinst[35] => ~NO_FANOUT~
W_vinst[36] => ~NO_FANOUT~
W_vinst[37] => ~NO_FANOUT~
W_vinst[38] => ~NO_FANOUT~
W_vinst[39] => ~NO_FANOUT~
W_vinst[40] => ~NO_FANOUT~
W_vinst[41] => ~NO_FANOUT~
W_vinst[42] => ~NO_FANOUT~
W_vinst[43] => ~NO_FANOUT~
W_vinst[44] => ~NO_FANOUT~
W_vinst[45] => ~NO_FANOUT~
W_vinst[46] => ~NO_FANOUT~
W_vinst[47] => ~NO_FANOUT~
W_vinst[48] => ~NO_FANOUT~
W_vinst[49] => ~NO_FANOUT~
W_vinst[50] => ~NO_FANOUT~
W_vinst[51] => ~NO_FANOUT~
W_vinst[52] => ~NO_FANOUT~
W_vinst[53] => ~NO_FANOUT~
W_vinst[54] => ~NO_FANOUT~
W_vinst[55] => ~NO_FANOUT~
W_wr_dst_reg => ~NO_FANOUT~
clk => ~NO_FANOUT~
d_address[0] => ~NO_FANOUT~
d_address[1] => ~NO_FANOUT~
d_address[2] => ~NO_FANOUT~
d_address[3] => ~NO_FANOUT~
d_address[4] => ~NO_FANOUT~
d_address[5] => ~NO_FANOUT~
d_address[6] => ~NO_FANOUT~
d_address[7] => ~NO_FANOUT~
d_address[8] => ~NO_FANOUT~
d_address[9] => ~NO_FANOUT~
d_address[10] => ~NO_FANOUT~
d_address[11] => ~NO_FANOUT~
d_address[12] => ~NO_FANOUT~
d_address[13] => ~NO_FANOUT~
d_address[14] => ~NO_FANOUT~
d_address[15] => ~NO_FANOUT~
d_address[16] => ~NO_FANOUT~
d_address[17] => ~NO_FANOUT~
d_address[18] => ~NO_FANOUT~
d_address[19] => ~NO_FANOUT~
d_address[20] => ~NO_FANOUT~
d_address[21] => ~NO_FANOUT~
d_address[22] => ~NO_FANOUT~
d_address[23] => ~NO_FANOUT~
d_address[24] => ~NO_FANOUT~
d_address[25] => ~NO_FANOUT~
d_address[26] => ~NO_FANOUT~
d_byteenable[0] => ~NO_FANOUT~
d_byteenable[1] => ~NO_FANOUT~
d_byteenable[2] => ~NO_FANOUT~
d_byteenable[3] => ~NO_FANOUT~
d_read => ~NO_FANOUT~
d_write => ~NO_FANOUT~
i_address[0] => ~NO_FANOUT~
i_address[1] => ~NO_FANOUT~
i_address[2] => ~NO_FANOUT~
i_address[3] => ~NO_FANOUT~
i_address[4] => ~NO_FANOUT~
i_address[5] => ~NO_FANOUT~
i_address[6] => ~NO_FANOUT~
i_address[7] => ~NO_FANOUT~
i_address[8] => ~NO_FANOUT~
i_address[9] => ~NO_FANOUT~
i_address[10] => ~NO_FANOUT~
i_address[11] => ~NO_FANOUT~
i_address[12] => ~NO_FANOUT~
i_address[13] => ~NO_FANOUT~
i_address[14] => ~NO_FANOUT~
i_address[15] => ~NO_FANOUT~
i_address[16] => ~NO_FANOUT~
i_address[17] => ~NO_FANOUT~
i_address[18] => ~NO_FANOUT~
i_address[19] => ~NO_FANOUT~
i_address[20] => ~NO_FANOUT~
i_address[21] => ~NO_FANOUT~
i_address[22] => ~NO_FANOUT~
i_address[23] => ~NO_FANOUT~
i_address[24] => ~NO_FANOUT~
i_address[25] => ~NO_FANOUT~
i_address[26] => ~NO_FANOUT~
i_read => ~NO_FANOUT~
i_readdatavalid => ~NO_FANOUT~
reset_n => ~NO_FANOUT~


|main|Proyecto:u1|Proyecto_nios2_qsys_0:nios2_qsys_0|Proyecto_nios2_qsys_0_ic_data_module:Proyecto_nios2_qsys_0_ic_data
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
rdaddress[8] => rdaddress[8].IN1
rdaddress[9] => rdaddress[9].IN1
rden => rden.IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wraddress[8] => wraddress[8].IN1
wraddress[9] => wraddress[9].IN1
wren => wren.IN1


|main|Proyecto:u1|Proyecto_nios2_qsys_0:nios2_qsys_0|Proyecto_nios2_qsys_0_ic_data_module:Proyecto_nios2_qsys_0_ic_data|altsyncram:the_altsyncram
wren_a => altsyncram_qed1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_qed1:auto_generated.rden_b
data_a[0] => altsyncram_qed1:auto_generated.data_a[0]
data_a[1] => altsyncram_qed1:auto_generated.data_a[1]
data_a[2] => altsyncram_qed1:auto_generated.data_a[2]
data_a[3] => altsyncram_qed1:auto_generated.data_a[3]
data_a[4] => altsyncram_qed1:auto_generated.data_a[4]
data_a[5] => altsyncram_qed1:auto_generated.data_a[5]
data_a[6] => altsyncram_qed1:auto_generated.data_a[6]
data_a[7] => altsyncram_qed1:auto_generated.data_a[7]
data_a[8] => altsyncram_qed1:auto_generated.data_a[8]
data_a[9] => altsyncram_qed1:auto_generated.data_a[9]
data_a[10] => altsyncram_qed1:auto_generated.data_a[10]
data_a[11] => altsyncram_qed1:auto_generated.data_a[11]
data_a[12] => altsyncram_qed1:auto_generated.data_a[12]
data_a[13] => altsyncram_qed1:auto_generated.data_a[13]
data_a[14] => altsyncram_qed1:auto_generated.data_a[14]
data_a[15] => altsyncram_qed1:auto_generated.data_a[15]
data_a[16] => altsyncram_qed1:auto_generated.data_a[16]
data_a[17] => altsyncram_qed1:auto_generated.data_a[17]
data_a[18] => altsyncram_qed1:auto_generated.data_a[18]
data_a[19] => altsyncram_qed1:auto_generated.data_a[19]
data_a[20] => altsyncram_qed1:auto_generated.data_a[20]
data_a[21] => altsyncram_qed1:auto_generated.data_a[21]
data_a[22] => altsyncram_qed1:auto_generated.data_a[22]
data_a[23] => altsyncram_qed1:auto_generated.data_a[23]
data_a[24] => altsyncram_qed1:auto_generated.data_a[24]
data_a[25] => altsyncram_qed1:auto_generated.data_a[25]
data_a[26] => altsyncram_qed1:auto_generated.data_a[26]
data_a[27] => altsyncram_qed1:auto_generated.data_a[27]
data_a[28] => altsyncram_qed1:auto_generated.data_a[28]
data_a[29] => altsyncram_qed1:auto_generated.data_a[29]
data_a[30] => altsyncram_qed1:auto_generated.data_a[30]
data_a[31] => altsyncram_qed1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_qed1:auto_generated.address_a[0]
address_a[1] => altsyncram_qed1:auto_generated.address_a[1]
address_a[2] => altsyncram_qed1:auto_generated.address_a[2]
address_a[3] => altsyncram_qed1:auto_generated.address_a[3]
address_a[4] => altsyncram_qed1:auto_generated.address_a[4]
address_a[5] => altsyncram_qed1:auto_generated.address_a[5]
address_a[6] => altsyncram_qed1:auto_generated.address_a[6]
address_a[7] => altsyncram_qed1:auto_generated.address_a[7]
address_a[8] => altsyncram_qed1:auto_generated.address_a[8]
address_a[9] => altsyncram_qed1:auto_generated.address_a[9]
address_b[0] => altsyncram_qed1:auto_generated.address_b[0]
address_b[1] => altsyncram_qed1:auto_generated.address_b[1]
address_b[2] => altsyncram_qed1:auto_generated.address_b[2]
address_b[3] => altsyncram_qed1:auto_generated.address_b[3]
address_b[4] => altsyncram_qed1:auto_generated.address_b[4]
address_b[5] => altsyncram_qed1:auto_generated.address_b[5]
address_b[6] => altsyncram_qed1:auto_generated.address_b[6]
address_b[7] => altsyncram_qed1:auto_generated.address_b[7]
address_b[8] => altsyncram_qed1:auto_generated.address_b[8]
address_b[9] => altsyncram_qed1:auto_generated.address_b[9]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_qed1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~


|main|Proyecto:u1|Proyecto_nios2_qsys_0:nios2_qsys_0|Proyecto_nios2_qsys_0_ic_data_module:Proyecto_nios2_qsys_0_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[8] => ram_block1a18.PORTBADDR8
address_b[8] => ram_block1a19.PORTBADDR8
address_b[8] => ram_block1a20.PORTBADDR8
address_b[8] => ram_block1a21.PORTBADDR8
address_b[8] => ram_block1a22.PORTBADDR8
address_b[8] => ram_block1a23.PORTBADDR8
address_b[8] => ram_block1a24.PORTBADDR8
address_b[8] => ram_block1a25.PORTBADDR8
address_b[8] => ram_block1a26.PORTBADDR8
address_b[8] => ram_block1a27.PORTBADDR8
address_b[8] => ram_block1a28.PORTBADDR8
address_b[8] => ram_block1a29.PORTBADDR8
address_b[8] => ram_block1a30.PORTBADDR8
address_b[8] => ram_block1a31.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[9] => ram_block1a16.PORTBADDR9
address_b[9] => ram_block1a17.PORTBADDR9
address_b[9] => ram_block1a18.PORTBADDR9
address_b[9] => ram_block1a19.PORTBADDR9
address_b[9] => ram_block1a20.PORTBADDR9
address_b[9] => ram_block1a21.PORTBADDR9
address_b[9] => ram_block1a22.PORTBADDR9
address_b[9] => ram_block1a23.PORTBADDR9
address_b[9] => ram_block1a24.PORTBADDR9
address_b[9] => ram_block1a25.PORTBADDR9
address_b[9] => ram_block1a26.PORTBADDR9
address_b[9] => ram_block1a27.PORTBADDR9
address_b[9] => ram_block1a28.PORTBADDR9
address_b[9] => ram_block1a29.PORTBADDR9
address_b[9] => ram_block1a30.PORTBADDR9
address_b[9] => ram_block1a31.PORTBADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
rden_b => ram_block1a0.PORTBRE
rden_b => ram_block1a1.PORTBRE
rden_b => ram_block1a2.PORTBRE
rden_b => ram_block1a3.PORTBRE
rden_b => ram_block1a4.PORTBRE
rden_b => ram_block1a5.PORTBRE
rden_b => ram_block1a6.PORTBRE
rden_b => ram_block1a7.PORTBRE
rden_b => ram_block1a8.PORTBRE
rden_b => ram_block1a9.PORTBRE
rden_b => ram_block1a10.PORTBRE
rden_b => ram_block1a11.PORTBRE
rden_b => ram_block1a12.PORTBRE
rden_b => ram_block1a13.PORTBRE
rden_b => ram_block1a14.PORTBRE
rden_b => ram_block1a15.PORTBRE
rden_b => ram_block1a16.PORTBRE
rden_b => ram_block1a17.PORTBRE
rden_b => ram_block1a18.PORTBRE
rden_b => ram_block1a19.PORTBRE
rden_b => ram_block1a20.PORTBRE
rden_b => ram_block1a21.PORTBRE
rden_b => ram_block1a22.PORTBRE
rden_b => ram_block1a23.PORTBRE
rden_b => ram_block1a24.PORTBRE
rden_b => ram_block1a25.PORTBRE
rden_b => ram_block1a26.PORTBRE
rden_b => ram_block1a27.PORTBRE
rden_b => ram_block1a28.PORTBRE
rden_b => ram_block1a29.PORTBRE
rden_b => ram_block1a30.PORTBRE
rden_b => ram_block1a31.PORTBRE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|main|Proyecto:u1|Proyecto_nios2_qsys_0:nios2_qsys_0|Proyecto_nios2_qsys_0_ic_tag_module:Proyecto_nios2_qsys_0_ic_tag
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rden => rden.IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wren => wren.IN1


|main|Proyecto:u1|Proyecto_nios2_qsys_0:nios2_qsys_0|Proyecto_nios2_qsys_0_ic_tag_module:Proyecto_nios2_qsys_0_ic_tag|altsyncram:the_altsyncram
wren_a => altsyncram_nqh1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_nqh1:auto_generated.rden_b
data_a[0] => altsyncram_nqh1:auto_generated.data_a[0]
data_a[1] => altsyncram_nqh1:auto_generated.data_a[1]
data_a[2] => altsyncram_nqh1:auto_generated.data_a[2]
data_a[3] => altsyncram_nqh1:auto_generated.data_a[3]
data_a[4] => altsyncram_nqh1:auto_generated.data_a[4]
data_a[5] => altsyncram_nqh1:auto_generated.data_a[5]
data_a[6] => altsyncram_nqh1:auto_generated.data_a[6]
data_a[7] => altsyncram_nqh1:auto_generated.data_a[7]
data_a[8] => altsyncram_nqh1:auto_generated.data_a[8]
data_a[9] => altsyncram_nqh1:auto_generated.data_a[9]
data_a[10] => altsyncram_nqh1:auto_generated.data_a[10]
data_a[11] => altsyncram_nqh1:auto_generated.data_a[11]
data_a[12] => altsyncram_nqh1:auto_generated.data_a[12]
data_a[13] => altsyncram_nqh1:auto_generated.data_a[13]
data_a[14] => altsyncram_nqh1:auto_generated.data_a[14]
data_a[15] => altsyncram_nqh1:auto_generated.data_a[15]
data_a[16] => altsyncram_nqh1:auto_generated.data_a[16]
data_a[17] => altsyncram_nqh1:auto_generated.data_a[17]
data_a[18] => altsyncram_nqh1:auto_generated.data_a[18]
data_a[19] => altsyncram_nqh1:auto_generated.data_a[19]
data_a[20] => altsyncram_nqh1:auto_generated.data_a[20]
data_a[21] => altsyncram_nqh1:auto_generated.data_a[21]
data_a[22] => altsyncram_nqh1:auto_generated.data_a[22]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
address_a[0] => altsyncram_nqh1:auto_generated.address_a[0]
address_a[1] => altsyncram_nqh1:auto_generated.address_a[1]
address_a[2] => altsyncram_nqh1:auto_generated.address_a[2]
address_a[3] => altsyncram_nqh1:auto_generated.address_a[3]
address_a[4] => altsyncram_nqh1:auto_generated.address_a[4]
address_a[5] => altsyncram_nqh1:auto_generated.address_a[5]
address_a[6] => altsyncram_nqh1:auto_generated.address_a[6]
address_b[0] => altsyncram_nqh1:auto_generated.address_b[0]
address_b[1] => altsyncram_nqh1:auto_generated.address_b[1]
address_b[2] => altsyncram_nqh1:auto_generated.address_b[2]
address_b[3] => altsyncram_nqh1:auto_generated.address_b[3]
address_b[4] => altsyncram_nqh1:auto_generated.address_b[4]
address_b[5] => altsyncram_nqh1:auto_generated.address_b[5]
address_b[6] => altsyncram_nqh1:auto_generated.address_b[6]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_nqh1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~


|main|Proyecto:u1|Proyecto_nios2_qsys_0:nios2_qsys_0|Proyecto_nios2_qsys_0_ic_tag_module:Proyecto_nios2_qsys_0_ic_tag|altsyncram:the_altsyncram|altsyncram_nqh1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
rden_b => ram_block1a0.PORTBRE
rden_b => ram_block1a1.PORTBRE
rden_b => ram_block1a2.PORTBRE
rden_b => ram_block1a3.PORTBRE
rden_b => ram_block1a4.PORTBRE
rden_b => ram_block1a5.PORTBRE
rden_b => ram_block1a6.PORTBRE
rden_b => ram_block1a7.PORTBRE
rden_b => ram_block1a8.PORTBRE
rden_b => ram_block1a9.PORTBRE
rden_b => ram_block1a10.PORTBRE
rden_b => ram_block1a11.PORTBRE
rden_b => ram_block1a12.PORTBRE
rden_b => ram_block1a13.PORTBRE
rden_b => ram_block1a14.PORTBRE
rden_b => ram_block1a15.PORTBRE
rden_b => ram_block1a16.PORTBRE
rden_b => ram_block1a17.PORTBRE
rden_b => ram_block1a18.PORTBRE
rden_b => ram_block1a19.PORTBRE
rden_b => ram_block1a20.PORTBRE
rden_b => ram_block1a21.PORTBRE
rden_b => ram_block1a22.PORTBRE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE


|main|Proyecto:u1|Proyecto_nios2_qsys_0:nios2_qsys_0|Proyecto_nios2_qsys_0_bht_module:Proyecto_nios2_qsys_0_bht
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
rden => rden.IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wren => wren.IN1


|main|Proyecto:u1|Proyecto_nios2_qsys_0:nios2_qsys_0|Proyecto_nios2_qsys_0_bht_module:Proyecto_nios2_qsys_0_bht|altsyncram:the_altsyncram
wren_a => altsyncram_eeh1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_eeh1:auto_generated.rden_b
data_a[0] => altsyncram_eeh1:auto_generated.data_a[0]
data_a[1] => altsyncram_eeh1:auto_generated.data_a[1]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
address_a[0] => altsyncram_eeh1:auto_generated.address_a[0]
address_a[1] => altsyncram_eeh1:auto_generated.address_a[1]
address_a[2] => altsyncram_eeh1:auto_generated.address_a[2]
address_a[3] => altsyncram_eeh1:auto_generated.address_a[3]
address_a[4] => altsyncram_eeh1:auto_generated.address_a[4]
address_a[5] => altsyncram_eeh1:auto_generated.address_a[5]
address_a[6] => altsyncram_eeh1:auto_generated.address_a[6]
address_a[7] => altsyncram_eeh1:auto_generated.address_a[7]
address_b[0] => altsyncram_eeh1:auto_generated.address_b[0]
address_b[1] => altsyncram_eeh1:auto_generated.address_b[1]
address_b[2] => altsyncram_eeh1:auto_generated.address_b[2]
address_b[3] => altsyncram_eeh1:auto_generated.address_b[3]
address_b[4] => altsyncram_eeh1:auto_generated.address_b[4]
address_b[5] => altsyncram_eeh1:auto_generated.address_b[5]
address_b[6] => altsyncram_eeh1:auto_generated.address_b[6]
address_b[7] => altsyncram_eeh1:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_eeh1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~


|main|Proyecto:u1|Proyecto_nios2_qsys_0:nios2_qsys_0|Proyecto_nios2_qsys_0_bht_module:Proyecto_nios2_qsys_0_bht|altsyncram:the_altsyncram|altsyncram_eeh1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
rden_b => ram_block1a0.PORTBRE
rden_b => ram_block1a1.PORTBRE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE


|main|Proyecto:u1|Proyecto_nios2_qsys_0:nios2_qsys_0|Proyecto_nios2_qsys_0_register_bank_a_module:Proyecto_nios2_qsys_0_register_bank_a
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wren => wren.IN1


|main|Proyecto:u1|Proyecto_nios2_qsys_0:nios2_qsys_0|Proyecto_nios2_qsys_0_register_bank_a_module:Proyecto_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram
wren_a => altsyncram_esg1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_esg1:auto_generated.data_a[0]
data_a[1] => altsyncram_esg1:auto_generated.data_a[1]
data_a[2] => altsyncram_esg1:auto_generated.data_a[2]
data_a[3] => altsyncram_esg1:auto_generated.data_a[3]
data_a[4] => altsyncram_esg1:auto_generated.data_a[4]
data_a[5] => altsyncram_esg1:auto_generated.data_a[5]
data_a[6] => altsyncram_esg1:auto_generated.data_a[6]
data_a[7] => altsyncram_esg1:auto_generated.data_a[7]
data_a[8] => altsyncram_esg1:auto_generated.data_a[8]
data_a[9] => altsyncram_esg1:auto_generated.data_a[9]
data_a[10] => altsyncram_esg1:auto_generated.data_a[10]
data_a[11] => altsyncram_esg1:auto_generated.data_a[11]
data_a[12] => altsyncram_esg1:auto_generated.data_a[12]
data_a[13] => altsyncram_esg1:auto_generated.data_a[13]
data_a[14] => altsyncram_esg1:auto_generated.data_a[14]
data_a[15] => altsyncram_esg1:auto_generated.data_a[15]
data_a[16] => altsyncram_esg1:auto_generated.data_a[16]
data_a[17] => altsyncram_esg1:auto_generated.data_a[17]
data_a[18] => altsyncram_esg1:auto_generated.data_a[18]
data_a[19] => altsyncram_esg1:auto_generated.data_a[19]
data_a[20] => altsyncram_esg1:auto_generated.data_a[20]
data_a[21] => altsyncram_esg1:auto_generated.data_a[21]
data_a[22] => altsyncram_esg1:auto_generated.data_a[22]
data_a[23] => altsyncram_esg1:auto_generated.data_a[23]
data_a[24] => altsyncram_esg1:auto_generated.data_a[24]
data_a[25] => altsyncram_esg1:auto_generated.data_a[25]
data_a[26] => altsyncram_esg1:auto_generated.data_a[26]
data_a[27] => altsyncram_esg1:auto_generated.data_a[27]
data_a[28] => altsyncram_esg1:auto_generated.data_a[28]
data_a[29] => altsyncram_esg1:auto_generated.data_a[29]
data_a[30] => altsyncram_esg1:auto_generated.data_a[30]
data_a[31] => altsyncram_esg1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_esg1:auto_generated.address_a[0]
address_a[1] => altsyncram_esg1:auto_generated.address_a[1]
address_a[2] => altsyncram_esg1:auto_generated.address_a[2]
address_a[3] => altsyncram_esg1:auto_generated.address_a[3]
address_a[4] => altsyncram_esg1:auto_generated.address_a[4]
address_b[0] => altsyncram_esg1:auto_generated.address_b[0]
address_b[1] => altsyncram_esg1:auto_generated.address_b[1]
address_b[2] => altsyncram_esg1:auto_generated.address_b[2]
address_b[3] => altsyncram_esg1:auto_generated.address_b[3]
address_b[4] => altsyncram_esg1:auto_generated.address_b[4]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_esg1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~


|main|Proyecto:u1|Proyecto_nios2_qsys_0:nios2_qsys_0|Proyecto_nios2_qsys_0_register_bank_a_module:Proyecto_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_esg1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|main|Proyecto:u1|Proyecto_nios2_qsys_0:nios2_qsys_0|Proyecto_nios2_qsys_0_register_bank_b_module:Proyecto_nios2_qsys_0_register_bank_b
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wren => wren.IN1


|main|Proyecto:u1|Proyecto_nios2_qsys_0:nios2_qsys_0|Proyecto_nios2_qsys_0_register_bank_b_module:Proyecto_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram
wren_a => altsyncram_fsg1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_fsg1:auto_generated.data_a[0]
data_a[1] => altsyncram_fsg1:auto_generated.data_a[1]
data_a[2] => altsyncram_fsg1:auto_generated.data_a[2]
data_a[3] => altsyncram_fsg1:auto_generated.data_a[3]
data_a[4] => altsyncram_fsg1:auto_generated.data_a[4]
data_a[5] => altsyncram_fsg1:auto_generated.data_a[5]
data_a[6] => altsyncram_fsg1:auto_generated.data_a[6]
data_a[7] => altsyncram_fsg1:auto_generated.data_a[7]
data_a[8] => altsyncram_fsg1:auto_generated.data_a[8]
data_a[9] => altsyncram_fsg1:auto_generated.data_a[9]
data_a[10] => altsyncram_fsg1:auto_generated.data_a[10]
data_a[11] => altsyncram_fsg1:auto_generated.data_a[11]
data_a[12] => altsyncram_fsg1:auto_generated.data_a[12]
data_a[13] => altsyncram_fsg1:auto_generated.data_a[13]
data_a[14] => altsyncram_fsg1:auto_generated.data_a[14]
data_a[15] => altsyncram_fsg1:auto_generated.data_a[15]
data_a[16] => altsyncram_fsg1:auto_generated.data_a[16]
data_a[17] => altsyncram_fsg1:auto_generated.data_a[17]
data_a[18] => altsyncram_fsg1:auto_generated.data_a[18]
data_a[19] => altsyncram_fsg1:auto_generated.data_a[19]
data_a[20] => altsyncram_fsg1:auto_generated.data_a[20]
data_a[21] => altsyncram_fsg1:auto_generated.data_a[21]
data_a[22] => altsyncram_fsg1:auto_generated.data_a[22]
data_a[23] => altsyncram_fsg1:auto_generated.data_a[23]
data_a[24] => altsyncram_fsg1:auto_generated.data_a[24]
data_a[25] => altsyncram_fsg1:auto_generated.data_a[25]
data_a[26] => altsyncram_fsg1:auto_generated.data_a[26]
data_a[27] => altsyncram_fsg1:auto_generated.data_a[27]
data_a[28] => altsyncram_fsg1:auto_generated.data_a[28]
data_a[29] => altsyncram_fsg1:auto_generated.data_a[29]
data_a[30] => altsyncram_fsg1:auto_generated.data_a[30]
data_a[31] => altsyncram_fsg1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_fsg1:auto_generated.address_a[0]
address_a[1] => altsyncram_fsg1:auto_generated.address_a[1]
address_a[2] => altsyncram_fsg1:auto_generated.address_a[2]
address_a[3] => altsyncram_fsg1:auto_generated.address_a[3]
address_a[4] => altsyncram_fsg1:auto_generated.address_a[4]
address_b[0] => altsyncram_fsg1:auto_generated.address_b[0]
address_b[1] => altsyncram_fsg1:auto_generated.address_b[1]
address_b[2] => altsyncram_fsg1:auto_generated.address_b[2]
address_b[3] => altsyncram_fsg1:auto_generated.address_b[3]
address_b[4] => altsyncram_fsg1:auto_generated.address_b[4]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_fsg1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~


|main|Proyecto:u1|Proyecto_nios2_qsys_0:nios2_qsys_0|Proyecto_nios2_qsys_0_register_bank_b_module:Proyecto_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_fsg1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|main|Proyecto:u1|Proyecto_nios2_qsys_0:nios2_qsys_0|Proyecto_nios2_qsys_0_dc_tag_module:Proyecto_nios2_qsys_0_dc_tag
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wren => wren.IN1


|main|Proyecto:u1|Proyecto_nios2_qsys_0:nios2_qsys_0|Proyecto_nios2_qsys_0_dc_tag_module:Proyecto_nios2_qsys_0_dc_tag|altsyncram:the_altsyncram
wren_a => altsyncram_c3h1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_c3h1:auto_generated.data_a[0]
data_a[1] => altsyncram_c3h1:auto_generated.data_a[1]
data_a[2] => altsyncram_c3h1:auto_generated.data_a[2]
data_a[3] => altsyncram_c3h1:auto_generated.data_a[3]
data_a[4] => altsyncram_c3h1:auto_generated.data_a[4]
data_a[5] => altsyncram_c3h1:auto_generated.data_a[5]
data_a[6] => altsyncram_c3h1:auto_generated.data_a[6]
data_a[7] => altsyncram_c3h1:auto_generated.data_a[7]
data_a[8] => altsyncram_c3h1:auto_generated.data_a[8]
data_a[9] => altsyncram_c3h1:auto_generated.data_a[9]
data_a[10] => altsyncram_c3h1:auto_generated.data_a[10]
data_a[11] => altsyncram_c3h1:auto_generated.data_a[11]
data_a[12] => altsyncram_c3h1:auto_generated.data_a[12]
data_a[13] => altsyncram_c3h1:auto_generated.data_a[13]
data_a[14] => altsyncram_c3h1:auto_generated.data_a[14]
data_a[15] => altsyncram_c3h1:auto_generated.data_a[15]
data_a[16] => altsyncram_c3h1:auto_generated.data_a[16]
data_a[17] => altsyncram_c3h1:auto_generated.data_a[17]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
address_a[0] => altsyncram_c3h1:auto_generated.address_a[0]
address_a[1] => altsyncram_c3h1:auto_generated.address_a[1]
address_a[2] => altsyncram_c3h1:auto_generated.address_a[2]
address_a[3] => altsyncram_c3h1:auto_generated.address_a[3]
address_a[4] => altsyncram_c3h1:auto_generated.address_a[4]
address_a[5] => altsyncram_c3h1:auto_generated.address_a[5]
address_b[0] => altsyncram_c3h1:auto_generated.address_b[0]
address_b[1] => altsyncram_c3h1:auto_generated.address_b[1]
address_b[2] => altsyncram_c3h1:auto_generated.address_b[2]
address_b[3] => altsyncram_c3h1:auto_generated.address_b[3]
address_b[4] => altsyncram_c3h1:auto_generated.address_b[4]
address_b[5] => altsyncram_c3h1:auto_generated.address_b[5]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_c3h1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~


|main|Proyecto:u1|Proyecto_nios2_qsys_0:nios2_qsys_0|Proyecto_nios2_qsys_0_dc_tag_module:Proyecto_nios2_qsys_0_dc_tag|altsyncram:the_altsyncram|altsyncram_c3h1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE


|main|Proyecto:u1|Proyecto_nios2_qsys_0:nios2_qsys_0|Proyecto_nios2_qsys_0_dc_data_module:Proyecto_nios2_qsys_0_dc_data
byteenable[0] => byteenable[0].IN1
byteenable[1] => byteenable[1].IN1
byteenable[2] => byteenable[2].IN1
byteenable[3] => byteenable[3].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
rdaddress[8] => rdaddress[8].IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wraddress[8] => wraddress[8].IN1
wren => wren.IN1


|main|Proyecto:u1|Proyecto_nios2_qsys_0:nios2_qsys_0|Proyecto_nios2_qsys_0_dc_data_module:Proyecto_nios2_qsys_0_dc_data|altsyncram:the_altsyncram
wren_a => altsyncram_29f1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_29f1:auto_generated.data_a[0]
data_a[1] => altsyncram_29f1:auto_generated.data_a[1]
data_a[2] => altsyncram_29f1:auto_generated.data_a[2]
data_a[3] => altsyncram_29f1:auto_generated.data_a[3]
data_a[4] => altsyncram_29f1:auto_generated.data_a[4]
data_a[5] => altsyncram_29f1:auto_generated.data_a[5]
data_a[6] => altsyncram_29f1:auto_generated.data_a[6]
data_a[7] => altsyncram_29f1:auto_generated.data_a[7]
data_a[8] => altsyncram_29f1:auto_generated.data_a[8]
data_a[9] => altsyncram_29f1:auto_generated.data_a[9]
data_a[10] => altsyncram_29f1:auto_generated.data_a[10]
data_a[11] => altsyncram_29f1:auto_generated.data_a[11]
data_a[12] => altsyncram_29f1:auto_generated.data_a[12]
data_a[13] => altsyncram_29f1:auto_generated.data_a[13]
data_a[14] => altsyncram_29f1:auto_generated.data_a[14]
data_a[15] => altsyncram_29f1:auto_generated.data_a[15]
data_a[16] => altsyncram_29f1:auto_generated.data_a[16]
data_a[17] => altsyncram_29f1:auto_generated.data_a[17]
data_a[18] => altsyncram_29f1:auto_generated.data_a[18]
data_a[19] => altsyncram_29f1:auto_generated.data_a[19]
data_a[20] => altsyncram_29f1:auto_generated.data_a[20]
data_a[21] => altsyncram_29f1:auto_generated.data_a[21]
data_a[22] => altsyncram_29f1:auto_generated.data_a[22]
data_a[23] => altsyncram_29f1:auto_generated.data_a[23]
data_a[24] => altsyncram_29f1:auto_generated.data_a[24]
data_a[25] => altsyncram_29f1:auto_generated.data_a[25]
data_a[26] => altsyncram_29f1:auto_generated.data_a[26]
data_a[27] => altsyncram_29f1:auto_generated.data_a[27]
data_a[28] => altsyncram_29f1:auto_generated.data_a[28]
data_a[29] => altsyncram_29f1:auto_generated.data_a[29]
data_a[30] => altsyncram_29f1:auto_generated.data_a[30]
data_a[31] => altsyncram_29f1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_29f1:auto_generated.address_a[0]
address_a[1] => altsyncram_29f1:auto_generated.address_a[1]
address_a[2] => altsyncram_29f1:auto_generated.address_a[2]
address_a[3] => altsyncram_29f1:auto_generated.address_a[3]
address_a[4] => altsyncram_29f1:auto_generated.address_a[4]
address_a[5] => altsyncram_29f1:auto_generated.address_a[5]
address_a[6] => altsyncram_29f1:auto_generated.address_a[6]
address_a[7] => altsyncram_29f1:auto_generated.address_a[7]
address_a[8] => altsyncram_29f1:auto_generated.address_a[8]
address_b[0] => altsyncram_29f1:auto_generated.address_b[0]
address_b[1] => altsyncram_29f1:auto_generated.address_b[1]
address_b[2] => altsyncram_29f1:auto_generated.address_b[2]
address_b[3] => altsyncram_29f1:auto_generated.address_b[3]
address_b[4] => altsyncram_29f1:auto_generated.address_b[4]
address_b[5] => altsyncram_29f1:auto_generated.address_b[5]
address_b[6] => altsyncram_29f1:auto_generated.address_b[6]
address_b[7] => altsyncram_29f1:auto_generated.address_b[7]
address_b[8] => altsyncram_29f1:auto_generated.address_b[8]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_29f1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => altsyncram_29f1:auto_generated.byteena_a[0]
byteena_a[1] => altsyncram_29f1:auto_generated.byteena_a[1]
byteena_a[2] => altsyncram_29f1:auto_generated.byteena_a[2]
byteena_a[3] => altsyncram_29f1:auto_generated.byteena_a[3]
byteena_b[0] => ~NO_FANOUT~


|main|Proyecto:u1|Proyecto_nios2_qsys_0:nios2_qsys_0|Proyecto_nios2_qsys_0_dc_data_module:Proyecto_nios2_qsys_0_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[8] => ram_block1a18.PORTBADDR8
address_b[8] => ram_block1a19.PORTBADDR8
address_b[8] => ram_block1a20.PORTBADDR8
address_b[8] => ram_block1a21.PORTBADDR8
address_b[8] => ram_block1a22.PORTBADDR8
address_b[8] => ram_block1a23.PORTBADDR8
address_b[8] => ram_block1a24.PORTBADDR8
address_b[8] => ram_block1a25.PORTBADDR8
address_b[8] => ram_block1a26.PORTBADDR8
address_b[8] => ram_block1a27.PORTBADDR8
address_b[8] => ram_block1a28.PORTBADDR8
address_b[8] => ram_block1a29.PORTBADDR8
address_b[8] => ram_block1a30.PORTBADDR8
address_b[8] => ram_block1a31.PORTBADDR8
byteena_a[0] => ram_block1a0.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a1.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a2.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a3.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a4.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a5.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a6.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a7.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a8.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a9.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a10.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a11.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a12.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a13.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a14.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a15.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a16.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a17.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a18.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a19.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a20.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a21.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a22.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a23.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a24.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a25.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a26.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a27.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a28.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a29.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a30.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a31.PORTABYTEENAMASKS
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|main|Proyecto:u1|Proyecto_nios2_qsys_0:nios2_qsys_0|Proyecto_nios2_qsys_0_dc_victim_module:Proyecto_nios2_qsys_0_dc_victim
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rden => rden.IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wren => wren.IN1


|main|Proyecto:u1|Proyecto_nios2_qsys_0:nios2_qsys_0|Proyecto_nios2_qsys_0_dc_victim_module:Proyecto_nios2_qsys_0_dc_victim|altsyncram:the_altsyncram
wren_a => altsyncram_9vc1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_9vc1:auto_generated.rden_b
data_a[0] => altsyncram_9vc1:auto_generated.data_a[0]
data_a[1] => altsyncram_9vc1:auto_generated.data_a[1]
data_a[2] => altsyncram_9vc1:auto_generated.data_a[2]
data_a[3] => altsyncram_9vc1:auto_generated.data_a[3]
data_a[4] => altsyncram_9vc1:auto_generated.data_a[4]
data_a[5] => altsyncram_9vc1:auto_generated.data_a[5]
data_a[6] => altsyncram_9vc1:auto_generated.data_a[6]
data_a[7] => altsyncram_9vc1:auto_generated.data_a[7]
data_a[8] => altsyncram_9vc1:auto_generated.data_a[8]
data_a[9] => altsyncram_9vc1:auto_generated.data_a[9]
data_a[10] => altsyncram_9vc1:auto_generated.data_a[10]
data_a[11] => altsyncram_9vc1:auto_generated.data_a[11]
data_a[12] => altsyncram_9vc1:auto_generated.data_a[12]
data_a[13] => altsyncram_9vc1:auto_generated.data_a[13]
data_a[14] => altsyncram_9vc1:auto_generated.data_a[14]
data_a[15] => altsyncram_9vc1:auto_generated.data_a[15]
data_a[16] => altsyncram_9vc1:auto_generated.data_a[16]
data_a[17] => altsyncram_9vc1:auto_generated.data_a[17]
data_a[18] => altsyncram_9vc1:auto_generated.data_a[18]
data_a[19] => altsyncram_9vc1:auto_generated.data_a[19]
data_a[20] => altsyncram_9vc1:auto_generated.data_a[20]
data_a[21] => altsyncram_9vc1:auto_generated.data_a[21]
data_a[22] => altsyncram_9vc1:auto_generated.data_a[22]
data_a[23] => altsyncram_9vc1:auto_generated.data_a[23]
data_a[24] => altsyncram_9vc1:auto_generated.data_a[24]
data_a[25] => altsyncram_9vc1:auto_generated.data_a[25]
data_a[26] => altsyncram_9vc1:auto_generated.data_a[26]
data_a[27] => altsyncram_9vc1:auto_generated.data_a[27]
data_a[28] => altsyncram_9vc1:auto_generated.data_a[28]
data_a[29] => altsyncram_9vc1:auto_generated.data_a[29]
data_a[30] => altsyncram_9vc1:auto_generated.data_a[30]
data_a[31] => altsyncram_9vc1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_9vc1:auto_generated.address_a[0]
address_a[1] => altsyncram_9vc1:auto_generated.address_a[1]
address_a[2] => altsyncram_9vc1:auto_generated.address_a[2]
address_b[0] => altsyncram_9vc1:auto_generated.address_b[0]
address_b[1] => altsyncram_9vc1:auto_generated.address_b[1]
address_b[2] => altsyncram_9vc1:auto_generated.address_b[2]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_9vc1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~


|main|Proyecto:u1|Proyecto_nios2_qsys_0:nios2_qsys_0|Proyecto_nios2_qsys_0_dc_victim_module:Proyecto_nios2_qsys_0_dc_victim|altsyncram:the_altsyncram|altsyncram_9vc1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
rden_b => ram_block1a0.PORTBRE
rden_b => ram_block1a1.PORTBRE
rden_b => ram_block1a2.PORTBRE
rden_b => ram_block1a3.PORTBRE
rden_b => ram_block1a4.PORTBRE
rden_b => ram_block1a5.PORTBRE
rden_b => ram_block1a6.PORTBRE
rden_b => ram_block1a7.PORTBRE
rden_b => ram_block1a8.PORTBRE
rden_b => ram_block1a9.PORTBRE
rden_b => ram_block1a10.PORTBRE
rden_b => ram_block1a11.PORTBRE
rden_b => ram_block1a12.PORTBRE
rden_b => ram_block1a13.PORTBRE
rden_b => ram_block1a14.PORTBRE
rden_b => ram_block1a15.PORTBRE
rden_b => ram_block1a16.PORTBRE
rden_b => ram_block1a17.PORTBRE
rden_b => ram_block1a18.PORTBRE
rden_b => ram_block1a19.PORTBRE
rden_b => ram_block1a20.PORTBRE
rden_b => ram_block1a21.PORTBRE
rden_b => ram_block1a22.PORTBRE
rden_b => ram_block1a23.PORTBRE
rden_b => ram_block1a24.PORTBRE
rden_b => ram_block1a25.PORTBRE
rden_b => ram_block1a26.PORTBRE
rden_b => ram_block1a27.PORTBRE
rden_b => ram_block1a28.PORTBRE
rden_b => ram_block1a29.PORTBRE
rden_b => ram_block1a30.PORTBRE
rden_b => ram_block1a31.PORTBRE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|main|Proyecto:u1|Proyecto_nios2_qsys_0:nios2_qsys_0|Proyecto_nios2_qsys_0_mult_cell:the_Proyecto_nios2_qsys_0_mult_cell
A_mul_src1[0] => A_mul_src1[0].IN1
A_mul_src1[1] => A_mul_src1[1].IN1
A_mul_src1[2] => A_mul_src1[2].IN1
A_mul_src1[3] => A_mul_src1[3].IN1
A_mul_src1[4] => A_mul_src1[4].IN1
A_mul_src1[5] => A_mul_src1[5].IN1
A_mul_src1[6] => A_mul_src1[6].IN1
A_mul_src1[7] => A_mul_src1[7].IN1
A_mul_src1[8] => A_mul_src1[8].IN1
A_mul_src1[9] => A_mul_src1[9].IN1
A_mul_src1[10] => A_mul_src1[10].IN1
A_mul_src1[11] => A_mul_src1[11].IN1
A_mul_src1[12] => A_mul_src1[12].IN1
A_mul_src1[13] => A_mul_src1[13].IN1
A_mul_src1[14] => A_mul_src1[14].IN1
A_mul_src1[15] => A_mul_src1[15].IN1
A_mul_src1[16] => A_mul_src1[16].IN1
A_mul_src1[17] => A_mul_src1[17].IN1
A_mul_src1[18] => A_mul_src1[18].IN1
A_mul_src1[19] => A_mul_src1[19].IN1
A_mul_src1[20] => A_mul_src1[20].IN1
A_mul_src1[21] => A_mul_src1[21].IN1
A_mul_src1[22] => A_mul_src1[22].IN1
A_mul_src1[23] => A_mul_src1[23].IN1
A_mul_src1[24] => A_mul_src1[24].IN1
A_mul_src1[25] => A_mul_src1[25].IN1
A_mul_src1[26] => A_mul_src1[26].IN1
A_mul_src1[27] => A_mul_src1[27].IN1
A_mul_src1[28] => A_mul_src1[28].IN1
A_mul_src1[29] => A_mul_src1[29].IN1
A_mul_src1[30] => A_mul_src1[30].IN1
A_mul_src1[31] => A_mul_src1[31].IN1
A_mul_src2[0] => A_mul_src2[0].IN2
A_mul_src2[1] => A_mul_src2[1].IN2
A_mul_src2[2] => A_mul_src2[2].IN2
A_mul_src2[3] => A_mul_src2[3].IN2
A_mul_src2[4] => A_mul_src2[4].IN2
A_mul_src2[5] => A_mul_src2[5].IN2
A_mul_src2[6] => A_mul_src2[6].IN2
A_mul_src2[7] => A_mul_src2[7].IN2
A_mul_src2[8] => A_mul_src2[8].IN2
A_mul_src2[9] => A_mul_src2[9].IN2
A_mul_src2[10] => A_mul_src2[10].IN2
A_mul_src2[11] => A_mul_src2[11].IN2
A_mul_src2[12] => A_mul_src2[12].IN2
A_mul_src2[13] => A_mul_src2[13].IN2
A_mul_src2[14] => A_mul_src2[14].IN2
A_mul_src2[15] => A_mul_src2[15].IN2
A_mul_src2[16] => ~NO_FANOUT~
A_mul_src2[17] => ~NO_FANOUT~
A_mul_src2[18] => ~NO_FANOUT~
A_mul_src2[19] => ~NO_FANOUT~
A_mul_src2[20] => ~NO_FANOUT~
A_mul_src2[21] => ~NO_FANOUT~
A_mul_src2[22] => ~NO_FANOUT~
A_mul_src2[23] => ~NO_FANOUT~
A_mul_src2[24] => ~NO_FANOUT~
A_mul_src2[25] => ~NO_FANOUT~
A_mul_src2[26] => ~NO_FANOUT~
A_mul_src2[27] => ~NO_FANOUT~
A_mul_src2[28] => ~NO_FANOUT~
A_mul_src2[29] => ~NO_FANOUT~
A_mul_src2[30] => ~NO_FANOUT~
A_mul_src2[31] => ~NO_FANOUT~
clk => clk.IN2
reset_n => mul_clr.IN2


|main|Proyecto:u1|Proyecto_nios2_qsys_0:nios2_qsys_0|Proyecto_nios2_qsys_0_mult_cell:the_Proyecto_nios2_qsys_0_mult_cell|altmult_add:the_altmult_add_part_1
accum_sload => ~NO_FANOUT~
aclr0 => mult_add_4cr2:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
aclr2 => ~NO_FANOUT~
aclr3 => ~NO_FANOUT~
addnsub1 => ~NO_FANOUT~
addnsub1_round => ~NO_FANOUT~
addnsub3 => ~NO_FANOUT~
addnsub3_round => ~NO_FANOUT~
chainin[0] => ~NO_FANOUT~
chainout_round => ~NO_FANOUT~
chainout_saturate => ~NO_FANOUT~
clock0 => mult_add_4cr2:auto_generated.clock0
clock1 => ~NO_FANOUT~
clock2 => ~NO_FANOUT~
clock3 => ~NO_FANOUT~
dataa[0] => mult_add_4cr2:auto_generated.dataa[0]
dataa[1] => mult_add_4cr2:auto_generated.dataa[1]
dataa[2] => mult_add_4cr2:auto_generated.dataa[2]
dataa[3] => mult_add_4cr2:auto_generated.dataa[3]
dataa[4] => mult_add_4cr2:auto_generated.dataa[4]
dataa[5] => mult_add_4cr2:auto_generated.dataa[5]
dataa[6] => mult_add_4cr2:auto_generated.dataa[6]
dataa[7] => mult_add_4cr2:auto_generated.dataa[7]
dataa[8] => mult_add_4cr2:auto_generated.dataa[8]
dataa[9] => mult_add_4cr2:auto_generated.dataa[9]
dataa[10] => mult_add_4cr2:auto_generated.dataa[10]
dataa[11] => mult_add_4cr2:auto_generated.dataa[11]
dataa[12] => mult_add_4cr2:auto_generated.dataa[12]
dataa[13] => mult_add_4cr2:auto_generated.dataa[13]
dataa[14] => mult_add_4cr2:auto_generated.dataa[14]
dataa[15] => mult_add_4cr2:auto_generated.dataa[15]
datab[0] => mult_add_4cr2:auto_generated.datab[0]
datab[1] => mult_add_4cr2:auto_generated.datab[1]
datab[2] => mult_add_4cr2:auto_generated.datab[2]
datab[3] => mult_add_4cr2:auto_generated.datab[3]
datab[4] => mult_add_4cr2:auto_generated.datab[4]
datab[5] => mult_add_4cr2:auto_generated.datab[5]
datab[6] => mult_add_4cr2:auto_generated.datab[6]
datab[7] => mult_add_4cr2:auto_generated.datab[7]
datab[8] => mult_add_4cr2:auto_generated.datab[8]
datab[9] => mult_add_4cr2:auto_generated.datab[9]
datab[10] => mult_add_4cr2:auto_generated.datab[10]
datab[11] => mult_add_4cr2:auto_generated.datab[11]
datab[12] => mult_add_4cr2:auto_generated.datab[12]
datab[13] => mult_add_4cr2:auto_generated.datab[13]
datab[14] => mult_add_4cr2:auto_generated.datab[14]
datab[15] => mult_add_4cr2:auto_generated.datab[15]
ena0 => ~NO_FANOUT~
ena1 => ~NO_FANOUT~
ena2 => ~NO_FANOUT~
ena3 => ~NO_FANOUT~
mult01_round => ~NO_FANOUT~
mult01_saturation => ~NO_FANOUT~
mult23_round => ~NO_FANOUT~
mult23_saturation => ~NO_FANOUT~
output_round => ~NO_FANOUT~
output_saturate => ~NO_FANOUT~
rotate => ~NO_FANOUT~
scanina[0] => ~NO_FANOUT~
scanina[1] => ~NO_FANOUT~
scanina[2] => ~NO_FANOUT~
scanina[3] => ~NO_FANOUT~
scanina[4] => ~NO_FANOUT~
scanina[5] => ~NO_FANOUT~
scanina[6] => ~NO_FANOUT~
scanina[7] => ~NO_FANOUT~
scanina[8] => ~NO_FANOUT~
scanina[9] => ~NO_FANOUT~
scanina[10] => ~NO_FANOUT~
scanina[11] => ~NO_FANOUT~
scanina[12] => ~NO_FANOUT~
scanina[13] => ~NO_FANOUT~
scanina[14] => ~NO_FANOUT~
scanina[15] => ~NO_FANOUT~
scaninb[0] => ~NO_FANOUT~
scaninb[1] => ~NO_FANOUT~
scaninb[2] => ~NO_FANOUT~
scaninb[3] => ~NO_FANOUT~
scaninb[4] => ~NO_FANOUT~
scaninb[5] => ~NO_FANOUT~
scaninb[6] => ~NO_FANOUT~
scaninb[7] => ~NO_FANOUT~
scaninb[8] => ~NO_FANOUT~
scaninb[9] => ~NO_FANOUT~
scaninb[10] => ~NO_FANOUT~
scaninb[11] => ~NO_FANOUT~
scaninb[12] => ~NO_FANOUT~
scaninb[13] => ~NO_FANOUT~
scaninb[14] => ~NO_FANOUT~
scaninb[15] => ~NO_FANOUT~
shift_right => ~NO_FANOUT~
signa => ~NO_FANOUT~
signb => ~NO_FANOUT~
sourcea[0] => ~NO_FANOUT~
sourceb[0] => ~NO_FANOUT~
zero_chainout => ~NO_FANOUT~
zero_loopback => ~NO_FANOUT~
coefsel0[0] => ~NO_FANOUT~
coefsel0[1] => ~NO_FANOUT~
coefsel0[2] => ~NO_FANOUT~
coefsel1[0] => ~NO_FANOUT~
coefsel1[1] => ~NO_FANOUT~
coefsel1[2] => ~NO_FANOUT~
coefsel2[0] => ~NO_FANOUT~
coefsel2[1] => ~NO_FANOUT~
coefsel2[2] => ~NO_FANOUT~
coefsel3[0] => ~NO_FANOUT~
coefsel3[1] => ~NO_FANOUT~
coefsel3[2] => ~NO_FANOUT~
datac[0] => ~NO_FANOUT~
datac[1] => ~NO_FANOUT~
datac[2] => ~NO_FANOUT~
datac[3] => ~NO_FANOUT~
datac[4] => ~NO_FANOUT~
datac[5] => ~NO_FANOUT~
datac[6] => ~NO_FANOUT~
datac[7] => ~NO_FANOUT~
datac[8] => ~NO_FANOUT~
datac[9] => ~NO_FANOUT~
datac[10] => ~NO_FANOUT~
datac[11] => ~NO_FANOUT~
datac[12] => ~NO_FANOUT~
datac[13] => ~NO_FANOUT~
datac[14] => ~NO_FANOUT~
datac[15] => ~NO_FANOUT~
datac[16] => ~NO_FANOUT~
datac[17] => ~NO_FANOUT~
datac[18] => ~NO_FANOUT~
datac[19] => ~NO_FANOUT~
datac[20] => ~NO_FANOUT~
datac[21] => ~NO_FANOUT~


|main|Proyecto:u1|Proyecto_nios2_qsys_0:nios2_qsys_0|Proyecto_nios2_qsys_0_mult_cell:the_Proyecto_nios2_qsys_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated
aclr0 => ded_mult_2o81:ded_mult1.aclr[0]
clock0 => ded_mult_2o81:ded_mult1.clock[0]
dataa[0] => ded_mult_2o81:ded_mult1.dataa[0]
dataa[1] => ded_mult_2o81:ded_mult1.dataa[1]
dataa[2] => ded_mult_2o81:ded_mult1.dataa[2]
dataa[3] => ded_mult_2o81:ded_mult1.dataa[3]
dataa[4] => ded_mult_2o81:ded_mult1.dataa[4]
dataa[5] => ded_mult_2o81:ded_mult1.dataa[5]
dataa[6] => ded_mult_2o81:ded_mult1.dataa[6]
dataa[7] => ded_mult_2o81:ded_mult1.dataa[7]
dataa[8] => ded_mult_2o81:ded_mult1.dataa[8]
dataa[9] => ded_mult_2o81:ded_mult1.dataa[9]
dataa[10] => ded_mult_2o81:ded_mult1.dataa[10]
dataa[11] => ded_mult_2o81:ded_mult1.dataa[11]
dataa[12] => ded_mult_2o81:ded_mult1.dataa[12]
dataa[13] => ded_mult_2o81:ded_mult1.dataa[13]
dataa[14] => ded_mult_2o81:ded_mult1.dataa[14]
dataa[15] => ded_mult_2o81:ded_mult1.dataa[15]
datab[0] => ded_mult_2o81:ded_mult1.datab[0]
datab[1] => ded_mult_2o81:ded_mult1.datab[1]
datab[2] => ded_mult_2o81:ded_mult1.datab[2]
datab[3] => ded_mult_2o81:ded_mult1.datab[3]
datab[4] => ded_mult_2o81:ded_mult1.datab[4]
datab[5] => ded_mult_2o81:ded_mult1.datab[5]
datab[6] => ded_mult_2o81:ded_mult1.datab[6]
datab[7] => ded_mult_2o81:ded_mult1.datab[7]
datab[8] => ded_mult_2o81:ded_mult1.datab[8]
datab[9] => ded_mult_2o81:ded_mult1.datab[9]
datab[10] => ded_mult_2o81:ded_mult1.datab[10]
datab[11] => ded_mult_2o81:ded_mult1.datab[11]
datab[12] => ded_mult_2o81:ded_mult1.datab[12]
datab[13] => ded_mult_2o81:ded_mult1.datab[13]
datab[14] => ded_mult_2o81:ded_mult1.datab[14]
datab[15] => ded_mult_2o81:ded_mult1.datab[15]


|main|Proyecto:u1|Proyecto_nios2_qsys_0:nios2_qsys_0|Proyecto_nios2_qsys_0_mult_cell:the_Proyecto_nios2_qsys_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1
aclr[0] => mac_mult2.ACLR
aclr[0] => mac_out3.ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
clock[0] => mac_mult2.CLK
clock[0] => mac_out3.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult2.DATAA
dataa[1] => mac_mult2.DATAA1
dataa[2] => mac_mult2.DATAA2
dataa[3] => mac_mult2.DATAA3
dataa[4] => mac_mult2.DATAA4
dataa[5] => mac_mult2.DATAA5
dataa[6] => mac_mult2.DATAA6
dataa[7] => mac_mult2.DATAA7
dataa[8] => mac_mult2.DATAA8
dataa[9] => mac_mult2.DATAA9
dataa[10] => mac_mult2.DATAA10
dataa[11] => mac_mult2.DATAA11
dataa[12] => mac_mult2.DATAA12
dataa[13] => mac_mult2.DATAA13
dataa[14] => mac_mult2.DATAA14
dataa[15] => mac_mult2.DATAA15
datab[0] => mac_mult2.DATAB
datab[1] => mac_mult2.DATAB1
datab[2] => mac_mult2.DATAB2
datab[3] => mac_mult2.DATAB3
datab[4] => mac_mult2.DATAB4
datab[5] => mac_mult2.DATAB5
datab[6] => mac_mult2.DATAB6
datab[7] => mac_mult2.DATAB7
datab[8] => mac_mult2.DATAB8
datab[9] => mac_mult2.DATAB9
datab[10] => mac_mult2.DATAB10
datab[11] => mac_mult2.DATAB11
datab[12] => mac_mult2.DATAB12
datab[13] => mac_mult2.DATAB13
datab[14] => mac_mult2.DATAB14
datab[15] => mac_mult2.DATAB15
ena[0] => mac_mult2.ENA
ena[0] => mac_out3.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~


|main|Proyecto:u1|Proyecto_nios2_qsys_0:nios2_qsys_0|Proyecto_nios2_qsys_0_mult_cell:the_Proyecto_nios2_qsys_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|dffpipe_93c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
d[16] => q[16].DATAIN
d[17] => q[17].DATAIN
d[18] => q[18].DATAIN
d[19] => q[19].DATAIN
d[20] => q[20].DATAIN
d[21] => q[21].DATAIN
d[22] => q[22].DATAIN
d[23] => q[23].DATAIN
d[24] => q[24].DATAIN
d[25] => q[25].DATAIN
d[26] => q[26].DATAIN
d[27] => q[27].DATAIN
d[28] => q[28].DATAIN
d[29] => q[29].DATAIN
d[30] => q[30].DATAIN
d[31] => q[31].DATAIN


|main|Proyecto:u1|Proyecto_nios2_qsys_0:nios2_qsys_0|Proyecto_nios2_qsys_0_mult_cell:the_Proyecto_nios2_qsys_0_mult_cell|altmult_add:the_altmult_add_part_2
accum_sload => ~NO_FANOUT~
aclr0 => mult_add_6cr2:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
aclr2 => ~NO_FANOUT~
aclr3 => ~NO_FANOUT~
addnsub1 => ~NO_FANOUT~
addnsub1_round => ~NO_FANOUT~
addnsub3 => ~NO_FANOUT~
addnsub3_round => ~NO_FANOUT~
chainin[0] => ~NO_FANOUT~
chainout_round => ~NO_FANOUT~
chainout_saturate => ~NO_FANOUT~
clock0 => mult_add_6cr2:auto_generated.clock0
clock1 => ~NO_FANOUT~
clock2 => ~NO_FANOUT~
clock3 => ~NO_FANOUT~
dataa[0] => mult_add_6cr2:auto_generated.dataa[0]
dataa[1] => mult_add_6cr2:auto_generated.dataa[1]
dataa[2] => mult_add_6cr2:auto_generated.dataa[2]
dataa[3] => mult_add_6cr2:auto_generated.dataa[3]
dataa[4] => mult_add_6cr2:auto_generated.dataa[4]
dataa[5] => mult_add_6cr2:auto_generated.dataa[5]
dataa[6] => mult_add_6cr2:auto_generated.dataa[6]
dataa[7] => mult_add_6cr2:auto_generated.dataa[7]
dataa[8] => mult_add_6cr2:auto_generated.dataa[8]
dataa[9] => mult_add_6cr2:auto_generated.dataa[9]
dataa[10] => mult_add_6cr2:auto_generated.dataa[10]
dataa[11] => mult_add_6cr2:auto_generated.dataa[11]
dataa[12] => mult_add_6cr2:auto_generated.dataa[12]
dataa[13] => mult_add_6cr2:auto_generated.dataa[13]
dataa[14] => mult_add_6cr2:auto_generated.dataa[14]
dataa[15] => mult_add_6cr2:auto_generated.dataa[15]
datab[0] => mult_add_6cr2:auto_generated.datab[0]
datab[1] => mult_add_6cr2:auto_generated.datab[1]
datab[2] => mult_add_6cr2:auto_generated.datab[2]
datab[3] => mult_add_6cr2:auto_generated.datab[3]
datab[4] => mult_add_6cr2:auto_generated.datab[4]
datab[5] => mult_add_6cr2:auto_generated.datab[5]
datab[6] => mult_add_6cr2:auto_generated.datab[6]
datab[7] => mult_add_6cr2:auto_generated.datab[7]
datab[8] => mult_add_6cr2:auto_generated.datab[8]
datab[9] => mult_add_6cr2:auto_generated.datab[9]
datab[10] => mult_add_6cr2:auto_generated.datab[10]
datab[11] => mult_add_6cr2:auto_generated.datab[11]
datab[12] => mult_add_6cr2:auto_generated.datab[12]
datab[13] => mult_add_6cr2:auto_generated.datab[13]
datab[14] => mult_add_6cr2:auto_generated.datab[14]
datab[15] => mult_add_6cr2:auto_generated.datab[15]
ena0 => ~NO_FANOUT~
ena1 => ~NO_FANOUT~
ena2 => ~NO_FANOUT~
ena3 => ~NO_FANOUT~
mult01_round => ~NO_FANOUT~
mult01_saturation => ~NO_FANOUT~
mult23_round => ~NO_FANOUT~
mult23_saturation => ~NO_FANOUT~
output_round => ~NO_FANOUT~
output_saturate => ~NO_FANOUT~
rotate => ~NO_FANOUT~
scanina[0] => ~NO_FANOUT~
scanina[1] => ~NO_FANOUT~
scanina[2] => ~NO_FANOUT~
scanina[3] => ~NO_FANOUT~
scanina[4] => ~NO_FANOUT~
scanina[5] => ~NO_FANOUT~
scanina[6] => ~NO_FANOUT~
scanina[7] => ~NO_FANOUT~
scanina[8] => ~NO_FANOUT~
scanina[9] => ~NO_FANOUT~
scanina[10] => ~NO_FANOUT~
scanina[11] => ~NO_FANOUT~
scanina[12] => ~NO_FANOUT~
scanina[13] => ~NO_FANOUT~
scanina[14] => ~NO_FANOUT~
scanina[15] => ~NO_FANOUT~
scaninb[0] => ~NO_FANOUT~
scaninb[1] => ~NO_FANOUT~
scaninb[2] => ~NO_FANOUT~
scaninb[3] => ~NO_FANOUT~
scaninb[4] => ~NO_FANOUT~
scaninb[5] => ~NO_FANOUT~
scaninb[6] => ~NO_FANOUT~
scaninb[7] => ~NO_FANOUT~
scaninb[8] => ~NO_FANOUT~
scaninb[9] => ~NO_FANOUT~
scaninb[10] => ~NO_FANOUT~
scaninb[11] => ~NO_FANOUT~
scaninb[12] => ~NO_FANOUT~
scaninb[13] => ~NO_FANOUT~
scaninb[14] => ~NO_FANOUT~
scaninb[15] => ~NO_FANOUT~
shift_right => ~NO_FANOUT~
signa => ~NO_FANOUT~
signb => ~NO_FANOUT~
sourcea[0] => ~NO_FANOUT~
sourceb[0] => ~NO_FANOUT~
zero_chainout => ~NO_FANOUT~
zero_loopback => ~NO_FANOUT~
coefsel0[0] => ~NO_FANOUT~
coefsel0[1] => ~NO_FANOUT~
coefsel0[2] => ~NO_FANOUT~
coefsel1[0] => ~NO_FANOUT~
coefsel1[1] => ~NO_FANOUT~
coefsel1[2] => ~NO_FANOUT~
coefsel2[0] => ~NO_FANOUT~
coefsel2[1] => ~NO_FANOUT~
coefsel2[2] => ~NO_FANOUT~
coefsel3[0] => ~NO_FANOUT~
coefsel3[1] => ~NO_FANOUT~
coefsel3[2] => ~NO_FANOUT~
datac[0] => ~NO_FANOUT~
datac[1] => ~NO_FANOUT~
datac[2] => ~NO_FANOUT~
datac[3] => ~NO_FANOUT~
datac[4] => ~NO_FANOUT~
datac[5] => ~NO_FANOUT~
datac[6] => ~NO_FANOUT~
datac[7] => ~NO_FANOUT~
datac[8] => ~NO_FANOUT~
datac[9] => ~NO_FANOUT~
datac[10] => ~NO_FANOUT~
datac[11] => ~NO_FANOUT~
datac[12] => ~NO_FANOUT~
datac[13] => ~NO_FANOUT~
datac[14] => ~NO_FANOUT~
datac[15] => ~NO_FANOUT~
datac[16] => ~NO_FANOUT~
datac[17] => ~NO_FANOUT~
datac[18] => ~NO_FANOUT~
datac[19] => ~NO_FANOUT~
datac[20] => ~NO_FANOUT~
datac[21] => ~NO_FANOUT~


|main|Proyecto:u1|Proyecto_nios2_qsys_0:nios2_qsys_0|Proyecto_nios2_qsys_0_mult_cell:the_Proyecto_nios2_qsys_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_6cr2:auto_generated
aclr0 => ded_mult_2o81:ded_mult1.aclr[0]
clock0 => ded_mult_2o81:ded_mult1.clock[0]
dataa[0] => ded_mult_2o81:ded_mult1.dataa[0]
dataa[1] => ded_mult_2o81:ded_mult1.dataa[1]
dataa[2] => ded_mult_2o81:ded_mult1.dataa[2]
dataa[3] => ded_mult_2o81:ded_mult1.dataa[3]
dataa[4] => ded_mult_2o81:ded_mult1.dataa[4]
dataa[5] => ded_mult_2o81:ded_mult1.dataa[5]
dataa[6] => ded_mult_2o81:ded_mult1.dataa[6]
dataa[7] => ded_mult_2o81:ded_mult1.dataa[7]
dataa[8] => ded_mult_2o81:ded_mult1.dataa[8]
dataa[9] => ded_mult_2o81:ded_mult1.dataa[9]
dataa[10] => ded_mult_2o81:ded_mult1.dataa[10]
dataa[11] => ded_mult_2o81:ded_mult1.dataa[11]
dataa[12] => ded_mult_2o81:ded_mult1.dataa[12]
dataa[13] => ded_mult_2o81:ded_mult1.dataa[13]
dataa[14] => ded_mult_2o81:ded_mult1.dataa[14]
dataa[15] => ded_mult_2o81:ded_mult1.dataa[15]
datab[0] => ded_mult_2o81:ded_mult1.datab[0]
datab[1] => ded_mult_2o81:ded_mult1.datab[1]
datab[2] => ded_mult_2o81:ded_mult1.datab[2]
datab[3] => ded_mult_2o81:ded_mult1.datab[3]
datab[4] => ded_mult_2o81:ded_mult1.datab[4]
datab[5] => ded_mult_2o81:ded_mult1.datab[5]
datab[6] => ded_mult_2o81:ded_mult1.datab[6]
datab[7] => ded_mult_2o81:ded_mult1.datab[7]
datab[8] => ded_mult_2o81:ded_mult1.datab[8]
datab[9] => ded_mult_2o81:ded_mult1.datab[9]
datab[10] => ded_mult_2o81:ded_mult1.datab[10]
datab[11] => ded_mult_2o81:ded_mult1.datab[11]
datab[12] => ded_mult_2o81:ded_mult1.datab[12]
datab[13] => ded_mult_2o81:ded_mult1.datab[13]
datab[14] => ded_mult_2o81:ded_mult1.datab[14]
datab[15] => ded_mult_2o81:ded_mult1.datab[15]


|main|Proyecto:u1|Proyecto_nios2_qsys_0:nios2_qsys_0|Proyecto_nios2_qsys_0_mult_cell:the_Proyecto_nios2_qsys_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_6cr2:auto_generated|ded_mult_2o81:ded_mult1
aclr[0] => mac_mult2.ACLR
aclr[0] => mac_out3.ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
clock[0] => mac_mult2.CLK
clock[0] => mac_out3.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult2.DATAA
dataa[1] => mac_mult2.DATAA1
dataa[2] => mac_mult2.DATAA2
dataa[3] => mac_mult2.DATAA3
dataa[4] => mac_mult2.DATAA4
dataa[5] => mac_mult2.DATAA5
dataa[6] => mac_mult2.DATAA6
dataa[7] => mac_mult2.DATAA7
dataa[8] => mac_mult2.DATAA8
dataa[9] => mac_mult2.DATAA9
dataa[10] => mac_mult2.DATAA10
dataa[11] => mac_mult2.DATAA11
dataa[12] => mac_mult2.DATAA12
dataa[13] => mac_mult2.DATAA13
dataa[14] => mac_mult2.DATAA14
dataa[15] => mac_mult2.DATAA15
datab[0] => mac_mult2.DATAB
datab[1] => mac_mult2.DATAB1
datab[2] => mac_mult2.DATAB2
datab[3] => mac_mult2.DATAB3
datab[4] => mac_mult2.DATAB4
datab[5] => mac_mult2.DATAB5
datab[6] => mac_mult2.DATAB6
datab[7] => mac_mult2.DATAB7
datab[8] => mac_mult2.DATAB8
datab[9] => mac_mult2.DATAB9
datab[10] => mac_mult2.DATAB10
datab[11] => mac_mult2.DATAB11
datab[12] => mac_mult2.DATAB12
datab[13] => mac_mult2.DATAB13
datab[14] => mac_mult2.DATAB14
datab[15] => mac_mult2.DATAB15
ena[0] => mac_mult2.ENA
ena[0] => mac_out3.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~


|main|Proyecto:u1|Proyecto_nios2_qsys_0:nios2_qsys_0|Proyecto_nios2_qsys_0_mult_cell:the_Proyecto_nios2_qsys_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_6cr2:auto_generated|ded_mult_2o81:ded_mult1|dffpipe_93c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
d[16] => q[16].DATAIN
d[17] => q[17].DATAIN
d[18] => q[18].DATAIN
d[19] => q[19].DATAIN
d[20] => q[20].DATAIN
d[21] => q[21].DATAIN
d[22] => q[22].DATAIN
d[23] => q[23].DATAIN
d[24] => q[24].DATAIN
d[25] => q[25].DATAIN
d[26] => q[26].DATAIN
d[27] => q[27].DATAIN
d[28] => q[28].DATAIN
d[29] => q[29].DATAIN
d[30] => q[30].DATAIN
d[31] => q[31].DATAIN


|main|Proyecto:u1|Proyecto_nios2_qsys_0:nios2_qsys_0|Proyecto_nios2_qsys_0_nios2_oci:the_Proyecto_nios2_qsys_0_nios2_oci
A_cmp_result => A_cmp_result.IN1
A_ctrl_exception => A_ctrl_exception.IN1
A_ctrl_ld => A_ctrl_ld.IN1
A_ctrl_st => A_ctrl_st.IN1
A_en => A_en.IN2
A_mem_baddr[0] => A_mem_baddr[0].IN1
A_mem_baddr[1] => A_mem_baddr[1].IN1
A_mem_baddr[2] => A_mem_baddr[2].IN1
A_mem_baddr[3] => A_mem_baddr[3].IN1
A_mem_baddr[4] => A_mem_baddr[4].IN1
A_mem_baddr[5] => A_mem_baddr[5].IN1
A_mem_baddr[6] => A_mem_baddr[6].IN1
A_mem_baddr[7] => A_mem_baddr[7].IN1
A_mem_baddr[8] => A_mem_baddr[8].IN1
A_mem_baddr[9] => A_mem_baddr[9].IN1
A_mem_baddr[10] => A_mem_baddr[10].IN1
A_mem_baddr[11] => A_mem_baddr[11].IN1
A_mem_baddr[12] => A_mem_baddr[12].IN1
A_mem_baddr[13] => A_mem_baddr[13].IN1
A_mem_baddr[14] => A_mem_baddr[14].IN1
A_mem_baddr[15] => A_mem_baddr[15].IN1
A_mem_baddr[16] => A_mem_baddr[16].IN1
A_mem_baddr[17] => A_mem_baddr[17].IN1
A_mem_baddr[18] => A_mem_baddr[18].IN1
A_mem_baddr[19] => A_mem_baddr[19].IN1
A_mem_baddr[20] => A_mem_baddr[20].IN1
A_mem_baddr[21] => A_mem_baddr[21].IN1
A_mem_baddr[22] => A_mem_baddr[22].IN1
A_mem_baddr[23] => A_mem_baddr[23].IN1
A_mem_baddr[24] => A_mem_baddr[24].IN1
A_mem_baddr[25] => A_mem_baddr[25].IN1
A_mem_baddr[26] => A_mem_baddr[26].IN1
A_op_beq => A_op_beq.IN1
A_op_bge => A_op_bge.IN1
A_op_bgeu => A_op_bgeu.IN1
A_op_blt => A_op_blt.IN1
A_op_bltu => A_op_bltu.IN1
A_op_bne => A_op_bne.IN1
A_op_br => A_op_br.IN1
A_op_bret => A_op_bret.IN1
A_op_call => A_op_call.IN1
A_op_callr => A_op_callr.IN1
A_op_eret => A_op_eret.IN1
A_op_jmp => A_op_jmp.IN1
A_op_jmpi => A_op_jmpi.IN1
A_op_ret => A_op_ret.IN1
A_pcb[0] => A_pcb[0].IN1
A_pcb[1] => A_pcb[1].IN1
A_pcb[2] => A_pcb[2].IN1
A_pcb[3] => A_pcb[3].IN1
A_pcb[4] => A_pcb[4].IN1
A_pcb[5] => A_pcb[5].IN1
A_pcb[6] => A_pcb[6].IN1
A_pcb[7] => A_pcb[7].IN1
A_pcb[8] => A_pcb[8].IN1
A_pcb[9] => A_pcb[9].IN1
A_pcb[10] => A_pcb[10].IN1
A_pcb[11] => A_pcb[11].IN1
A_pcb[12] => A_pcb[12].IN1
A_pcb[13] => A_pcb[13].IN1
A_pcb[14] => A_pcb[14].IN1
A_pcb[15] => A_pcb[15].IN1
A_pcb[16] => A_pcb[16].IN1
A_pcb[17] => A_pcb[17].IN1
A_pcb[18] => A_pcb[18].IN1
A_pcb[19] => A_pcb[19].IN1
A_pcb[20] => A_pcb[20].IN1
A_pcb[21] => A_pcb[21].IN1
A_pcb[22] => A_pcb[22].IN1
A_pcb[23] => A_pcb[23].IN1
A_pcb[24] => A_pcb[24].IN1
A_pcb[25] => A_pcb[25].IN1
A_pcb[26] => A_pcb[26].IN1
A_st_data[0] => A_st_data[0].IN1
A_st_data[1] => A_st_data[1].IN1
A_st_data[2] => A_st_data[2].IN1
A_st_data[3] => A_st_data[3].IN1
A_st_data[4] => A_st_data[4].IN1
A_st_data[5] => A_st_data[5].IN1
A_st_data[6] => A_st_data[6].IN1
A_st_data[7] => A_st_data[7].IN1
A_st_data[8] => A_st_data[8].IN1
A_st_data[9] => A_st_data[9].IN1
A_st_data[10] => A_st_data[10].IN1
A_st_data[11] => A_st_data[11].IN1
A_st_data[12] => A_st_data[12].IN1
A_st_data[13] => A_st_data[13].IN1
A_st_data[14] => A_st_data[14].IN1
A_st_data[15] => A_st_data[15].IN1
A_st_data[16] => A_st_data[16].IN1
A_st_data[17] => A_st_data[17].IN1
A_st_data[18] => A_st_data[18].IN1
A_st_data[19] => A_st_data[19].IN1
A_st_data[20] => A_st_data[20].IN1
A_st_data[21] => A_st_data[21].IN1
A_st_data[22] => A_st_data[22].IN1
A_st_data[23] => A_st_data[23].IN1
A_st_data[24] => A_st_data[24].IN1
A_st_data[25] => A_st_data[25].IN1
A_st_data[26] => A_st_data[26].IN1
A_st_data[27] => A_st_data[27].IN1
A_st_data[28] => A_st_data[28].IN1
A_st_data[29] => A_st_data[29].IN1
A_st_data[30] => A_st_data[30].IN1
A_st_data[31] => A_st_data[31].IN1
A_valid => A_valid.IN2
A_wr_data_filtered[0] => A_wr_data_filtered[0].IN2
A_wr_data_filtered[1] => A_wr_data_filtered[1].IN2
A_wr_data_filtered[2] => A_wr_data_filtered[2].IN2
A_wr_data_filtered[3] => A_wr_data_filtered[3].IN2
A_wr_data_filtered[4] => A_wr_data_filtered[4].IN2
A_wr_data_filtered[5] => A_wr_data_filtered[5].IN2
A_wr_data_filtered[6] => A_wr_data_filtered[6].IN2
A_wr_data_filtered[7] => A_wr_data_filtered[7].IN2
A_wr_data_filtered[8] => A_wr_data_filtered[8].IN2
A_wr_data_filtered[9] => A_wr_data_filtered[9].IN2
A_wr_data_filtered[10] => A_wr_data_filtered[10].IN2
A_wr_data_filtered[11] => A_wr_data_filtered[11].IN2
A_wr_data_filtered[12] => A_wr_data_filtered[12].IN2
A_wr_data_filtered[13] => A_wr_data_filtered[13].IN2
A_wr_data_filtered[14] => A_wr_data_filtered[14].IN2
A_wr_data_filtered[15] => A_wr_data_filtered[15].IN2
A_wr_data_filtered[16] => A_wr_data_filtered[16].IN2
A_wr_data_filtered[17] => A_wr_data_filtered[17].IN2
A_wr_data_filtered[18] => A_wr_data_filtered[18].IN2
A_wr_data_filtered[19] => A_wr_data_filtered[19].IN2
A_wr_data_filtered[20] => A_wr_data_filtered[20].IN2
A_wr_data_filtered[21] => A_wr_data_filtered[21].IN2
A_wr_data_filtered[22] => A_wr_data_filtered[22].IN2
A_wr_data_filtered[23] => A_wr_data_filtered[23].IN2
A_wr_data_filtered[24] => A_wr_data_filtered[24].IN2
A_wr_data_filtered[25] => A_wr_data_filtered[25].IN2
A_wr_data_filtered[26] => A_wr_data_filtered[26].IN2
A_wr_data_filtered[27] => A_wr_data_filtered[27].IN2
A_wr_data_filtered[28] => A_wr_data_filtered[28].IN2
A_wr_data_filtered[29] => A_wr_data_filtered[29].IN2
A_wr_data_filtered[30] => A_wr_data_filtered[30].IN2
A_wr_data_filtered[31] => A_wr_data_filtered[31].IN2
D_en => D_en.IN1
E_en => E_en.IN1
E_valid => E_valid.IN1
F_pc[0] => F_pc[0].IN1
F_pc[1] => F_pc[1].IN1
F_pc[2] => F_pc[2].IN1
F_pc[3] => F_pc[3].IN1
F_pc[4] => F_pc[4].IN1
F_pc[5] => F_pc[5].IN1
F_pc[6] => F_pc[6].IN1
F_pc[7] => F_pc[7].IN1
F_pc[8] => F_pc[8].IN1
F_pc[9] => F_pc[9].IN1
F_pc[10] => F_pc[10].IN1
F_pc[11] => F_pc[11].IN1
F_pc[12] => F_pc[12].IN1
F_pc[13] => F_pc[13].IN1
F_pc[14] => F_pc[14].IN1
F_pc[15] => F_pc[15].IN1
F_pc[16] => F_pc[16].IN1
F_pc[17] => F_pc[17].IN1
F_pc[18] => F_pc[18].IN1
F_pc[19] => F_pc[19].IN1
F_pc[20] => F_pc[20].IN1
F_pc[21] => F_pc[21].IN1
F_pc[22] => F_pc[22].IN1
F_pc[23] => F_pc[23].IN1
F_pc[24] => F_pc[24].IN1
M_en => M_en.IN1
address[0] => address[0].IN2
address[1] => address[1].IN2
address[2] => address[2].IN2
address[3] => address[3].IN2
address[4] => address[4].IN2
address[5] => address[5].IN2
address[6] => address[6].IN2
address[7] => address[7].IN2
address[8] => address[8].IN2
begintransfer => begintransfer.IN1
byteenable[0] => byteenable[0].IN1
byteenable[1] => byteenable[1].IN1
byteenable[2] => byteenable[2].IN1
byteenable[3] => byteenable[3].IN1
chipselect => chipselect.IN2
clk => clk.IN12
debugaccess => debugaccess.IN2
hbreak_enabled => hbreak_enabled.IN1
reset => reset.IN1
reset_n => reset_n.IN8
test_ending => test_ending.IN1
test_has_ended => test_has_ended.IN1
write => write.IN2
writedata[0] => writedata[0].IN2
writedata[1] => writedata[1].IN2
writedata[2] => writedata[2].IN2
writedata[3] => writedata[3].IN2
writedata[4] => writedata[4].IN2
writedata[5] => writedata[5].IN2
writedata[6] => writedata[6].IN2
writedata[7] => writedata[7].IN2
writedata[8] => writedata[8].IN2
writedata[9] => writedata[9].IN2
writedata[10] => writedata[10].IN2
writedata[11] => writedata[11].IN2
writedata[12] => writedata[12].IN2
writedata[13] => writedata[13].IN2
writedata[14] => writedata[14].IN2
writedata[15] => writedata[15].IN2
writedata[16] => writedata[16].IN2
writedata[17] => writedata[17].IN2
writedata[18] => writedata[18].IN2
writedata[19] => writedata[19].IN2
writedata[20] => writedata[20].IN2
writedata[21] => writedata[21].IN2
writedata[22] => writedata[22].IN2
writedata[23] => writedata[23].IN2
writedata[24] => writedata[24].IN2
writedata[25] => writedata[25].IN2
writedata[26] => writedata[26].IN2
writedata[27] => writedata[27].IN2
writedata[28] => writedata[28].IN2
writedata[29] => writedata[29].IN2
writedata[30] => writedata[30].IN2
writedata[31] => writedata[31].IN2


|main|Proyecto:u1|Proyecto_nios2_qsys_0:nios2_qsys_0|Proyecto_nios2_qsys_0_nios2_oci:the_Proyecto_nios2_qsys_0_nios2_oci|Proyecto_nios2_qsys_0_nios2_oci_debug:the_Proyecto_nios2_qsys_0_nios2_oci_debug
clk => monitor_go~reg0.CLK
clk => monitor_error~reg0.CLK
clk => monitor_ready~reg0.CLK
clk => resetlatch~reg0.CLK
clk => jtag_break.CLK
clk => resetrequest~reg0.CLK
clk => probepresent.CLK
dbrk_break => oci_hbreak_req.IN1
debugreq => always0.IN0
debugreq => oci_hbreak_req.IN1
hbreak_enabled => always0.IN1
hbreak_enabled => debugack.DATAIN
jdo[0] => ~NO_FANOUT~
jdo[1] => ~NO_FANOUT~
jdo[2] => ~NO_FANOUT~
jdo[3] => ~NO_FANOUT~
jdo[4] => ~NO_FANOUT~
jdo[5] => ~NO_FANOUT~
jdo[6] => ~NO_FANOUT~
jdo[7] => ~NO_FANOUT~
jdo[8] => ~NO_FANOUT~
jdo[9] => ~NO_FANOUT~
jdo[10] => ~NO_FANOUT~
jdo[11] => ~NO_FANOUT~
jdo[12] => ~NO_FANOUT~
jdo[13] => ~NO_FANOUT~
jdo[14] => ~NO_FANOUT~
jdo[15] => ~NO_FANOUT~
jdo[16] => ~NO_FANOUT~
jdo[17] => ~NO_FANOUT~
jdo[18] => probepresent.OUTPUTSELECT
jdo[19] => probepresent.OUTPUTSELECT
jdo[20] => jtag_break.OUTPUTSELECT
jdo[21] => jtag_break.OUTPUTSELECT
jdo[22] => resetrequest~reg0.DATAIN
jdo[23] => always1.IN0
jdo[24] => resetlatch.OUTPUTSELECT
jdo[25] => always1.IN0
jdo[26] => ~NO_FANOUT~
jdo[27] => ~NO_FANOUT~
jdo[28] => ~NO_FANOUT~
jdo[29] => ~NO_FANOUT~
jdo[30] => ~NO_FANOUT~
jdo[31] => ~NO_FANOUT~
jdo[32] => ~NO_FANOUT~
jdo[33] => ~NO_FANOUT~
jdo[34] => ~NO_FANOUT~
jdo[35] => ~NO_FANOUT~
jdo[36] => ~NO_FANOUT~
jdo[37] => ~NO_FANOUT~
jrst_n => monitor_go~reg0.ACLR
jrst_n => monitor_error~reg0.ACLR
jrst_n => monitor_ready~reg0.ACLR
jrst_n => jtag_break.ACLR
jrst_n => resetrequest~reg0.ACLR
jrst_n => probepresent.ACLR
jrst_n => resetlatch~reg0.ENA
ocireg_ers => always1.IN0
ocireg_mrs => always1.IN0
reset => jtag_break.OUTPUTSELECT
reset => resetlatch.OUTPUTSELECT
st_ready_test_idle => monitor_go.OUTPUTSELECT
take_action_ocimem_a => jtag_break.OUTPUTSELECT
take_action_ocimem_a => resetlatch.OUTPUTSELECT
take_action_ocimem_a => always1.IN1
take_action_ocimem_a => always1.IN1
take_action_ocimem_a => probepresent.ENA
take_action_ocimem_a => resetrequest~reg0.ENA
take_action_ocireg => always1.IN1
take_action_ocireg => always1.IN1
xbrk_break => oci_hbreak_req.IN1


|main|Proyecto:u1|Proyecto_nios2_qsys_0:nios2_qsys_0|Proyecto_nios2_qsys_0_nios2_oci:the_Proyecto_nios2_qsys_0_nios2_oci|Proyecto_nios2_qsys_0_nios2_ocimem:the_Proyecto_nios2_qsys_0_nios2_ocimem
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => comb.IN1
begintransfer => avalon.IN0
byteenable[0] => byteenable[0].IN1
byteenable[1] => byteenable[1].IN1
byteenable[2] => byteenable[2].IN1
byteenable[3] => byteenable[3].IN1
chipselect => comb.IN0
clk => clk.IN2
debugaccess => comb.IN1
jdo[0] => ~NO_FANOUT~
jdo[1] => ~NO_FANOUT~
jdo[2] => ~NO_FANOUT~
jdo[3] => MonDReg.DATAB
jdo[4] => MonDReg.DATAB
jdo[5] => MonDReg.DATAB
jdo[6] => MonDReg.DATAB
jdo[7] => MonDReg.DATAB
jdo[8] => MonDReg.DATAB
jdo[9] => MonDReg.DATAB
jdo[10] => MonDReg.DATAB
jdo[11] => MonDReg.DATAB
jdo[12] => MonDReg.DATAB
jdo[13] => MonDReg.DATAB
jdo[14] => MonDReg.DATAB
jdo[15] => MonDReg.DATAB
jdo[16] => MonDReg.DATAB
jdo[17] => MonDReg.DATAB
jdo[17] => MonAReg.DATAB
jdo[18] => MonDReg.DATAB
jdo[19] => MonDReg.DATAB
jdo[20] => MonDReg.DATAB
jdo[21] => MonDReg.DATAB
jdo[22] => MonDReg.DATAB
jdo[23] => MonDReg.DATAB
jdo[24] => MonDReg.DATAB
jdo[25] => MonDReg.DATAB
jdo[26] => MonDReg.DATAB
jdo[26] => MonAReg.DATAB
jdo[27] => MonDReg.DATAB
jdo[27] => MonAReg.DATAB
jdo[28] => MonDReg.DATAB
jdo[28] => MonAReg.DATAB
jdo[29] => MonDReg.DATAB
jdo[29] => MonAReg.DATAB
jdo[30] => MonDReg.DATAB
jdo[30] => MonAReg.DATAB
jdo[31] => MonDReg.DATAB
jdo[31] => MonAReg.DATAB
jdo[32] => MonDReg.DATAB
jdo[32] => MonAReg.DATAB
jdo[33] => MonDReg.DATAB
jdo[33] => MonAReg.DATAB
jdo[34] => MonDReg.DATAB
jdo[35] => ~NO_FANOUT~
jdo[36] => ~NO_FANOUT~
jdo[37] => ~NO_FANOUT~
jrst_n => MonDReg[0]~reg0.ACLR
jrst_n => MonDReg[1]~reg0.ACLR
jrst_n => MonDReg[2]~reg0.ACLR
jrst_n => MonDReg[3]~reg0.ACLR
jrst_n => MonDReg[4]~reg0.ACLR
jrst_n => MonDReg[5]~reg0.ACLR
jrst_n => MonDReg[6]~reg0.ACLR
jrst_n => MonDReg[7]~reg0.ACLR
jrst_n => MonDReg[8]~reg0.ACLR
jrst_n => MonDReg[9]~reg0.ACLR
jrst_n => MonDReg[10]~reg0.ACLR
jrst_n => MonDReg[11]~reg0.ACLR
jrst_n => MonDReg[12]~reg0.ACLR
jrst_n => MonDReg[13]~reg0.ACLR
jrst_n => MonDReg[14]~reg0.ACLR
jrst_n => MonDReg[15]~reg0.ACLR
jrst_n => MonDReg[16]~reg0.ACLR
jrst_n => MonDReg[17]~reg0.ACLR
jrst_n => MonDReg[18]~reg0.ACLR
jrst_n => MonDReg[19]~reg0.ACLR
jrst_n => MonDReg[20]~reg0.ACLR
jrst_n => MonDReg[21]~reg0.ACLR
jrst_n => MonDReg[22]~reg0.ACLR
jrst_n => MonDReg[23]~reg0.ACLR
jrst_n => MonDReg[24]~reg0.ACLR
jrst_n => MonDReg[25]~reg0.ACLR
jrst_n => MonDReg[26]~reg0.ACLR
jrst_n => MonDReg[27]~reg0.ACLR
jrst_n => MonDReg[28]~reg0.ACLR
jrst_n => MonDReg[29]~reg0.ACLR
jrst_n => MonDReg[30]~reg0.ACLR
jrst_n => MonDReg[31]~reg0.ACLR
jrst_n => MonAReg[2].ACLR
jrst_n => MonAReg[3].ACLR
jrst_n => MonAReg[4].ACLR
jrst_n => MonAReg[5].ACLR
jrst_n => MonAReg[6].ACLR
jrst_n => MonAReg[7].ACLR
jrst_n => MonAReg[8].ACLR
jrst_n => MonAReg[9].ACLR
jrst_n => MonAReg[10].ACLR
jrst_n => MonRd1.ACLR
jrst_n => MonRd.ACLR
jrst_n => MonWr.ACLR
resetrequest => avalon.IN1
take_action_ocimem_a => MonAReg.OUTPUTSELECT
take_action_ocimem_a => MonAReg.OUTPUTSELECT
take_action_ocimem_a => MonAReg.OUTPUTSELECT
take_action_ocimem_a => MonAReg.OUTPUTSELECT
take_action_ocimem_a => MonAReg.OUTPUTSELECT
take_action_ocimem_a => MonAReg.OUTPUTSELECT
take_action_ocimem_a => MonAReg.OUTPUTSELECT
take_action_ocimem_a => MonAReg.OUTPUTSELECT
take_action_ocimem_a => MonAReg.OUTPUTSELECT
take_action_ocimem_a => MonRd.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonWr.OUTPUTSELECT
take_action_ocimem_b => MonAReg.OUTPUTSELECT
take_action_ocimem_b => MonAReg.OUTPUTSELECT
take_action_ocimem_b => MonAReg.OUTPUTSELECT
take_action_ocimem_b => MonAReg.OUTPUTSELECT
take_action_ocimem_b => MonAReg.OUTPUTSELECT
take_action_ocimem_b => MonAReg.OUTPUTSELECT
take_action_ocimem_b => MonAReg.OUTPUTSELECT
take_action_ocimem_b => MonAReg.OUTPUTSELECT
take_action_ocimem_b => MonAReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonWr.OUTPUTSELECT
take_action_ocimem_b => MonRd.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
take_no_action_ocimem_a => MonRd.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonWr.OUTPUTSELECT
write => comb.IN1
writedata[0] => writedata[0].IN1
writedata[1] => writedata[1].IN1
writedata[2] => writedata[2].IN1
writedata[3] => writedata[3].IN1
writedata[4] => writedata[4].IN1
writedata[5] => writedata[5].IN1
writedata[6] => writedata[6].IN1
writedata[7] => writedata[7].IN1
writedata[8] => writedata[8].IN1
writedata[9] => writedata[9].IN1
writedata[10] => writedata[10].IN1
writedata[11] => writedata[11].IN1
writedata[12] => writedata[12].IN1
writedata[13] => writedata[13].IN1
writedata[14] => writedata[14].IN1
writedata[15] => writedata[15].IN1
writedata[16] => writedata[16].IN1
writedata[17] => writedata[17].IN1
writedata[18] => writedata[18].IN1
writedata[19] => writedata[19].IN1
writedata[20] => writedata[20].IN1
writedata[21] => writedata[21].IN1
writedata[22] => writedata[22].IN1
writedata[23] => writedata[23].IN1
writedata[24] => writedata[24].IN1
writedata[25] => writedata[25].IN1
writedata[26] => writedata[26].IN1
writedata[27] => writedata[27].IN1
writedata[28] => writedata[28].IN1
writedata[29] => writedata[29].IN1
writedata[30] => writedata[30].IN1
writedata[31] => writedata[31].IN1


|main|Proyecto:u1|Proyecto_nios2_qsys_0:nios2_qsys_0|Proyecto_nios2_qsys_0_nios2_oci:the_Proyecto_nios2_qsys_0_nios2_oci|Proyecto_nios2_qsys_0_nios2_ocimem:the_Proyecto_nios2_qsys_0_nios2_ocimem|Proyecto_nios2_qsys_0_ociram_lpm_dram_bdp_component_module:Proyecto_nios2_qsys_0_ociram_lpm_dram_bdp_component
address_a[0] => address_a[0].IN1
address_a[1] => address_a[1].IN1
address_a[2] => address_a[2].IN1
address_a[3] => address_a[3].IN1
address_a[4] => address_a[4].IN1
address_a[5] => address_a[5].IN1
address_a[6] => address_a[6].IN1
address_a[7] => address_a[7].IN1
address_b[0] => address_b[0].IN1
address_b[1] => address_b[1].IN1
address_b[2] => address_b[2].IN1
address_b[3] => address_b[3].IN1
address_b[4] => address_b[4].IN1
address_b[5] => address_b[5].IN1
address_b[6] => address_b[6].IN1
address_b[7] => address_b[7].IN1
byteena_a[0] => byteena_a[0].IN1
byteena_a[1] => byteena_a[1].IN1
byteena_a[2] => byteena_a[2].IN1
byteena_a[3] => byteena_a[3].IN1
clock0 => clock0.IN1
clock1 => clock1.IN1
clocken0 => clocken0.IN1
clocken1 => clocken1.IN1
data_a[0] => data_a[0].IN1
data_a[1] => data_a[1].IN1
data_a[2] => data_a[2].IN1
data_a[3] => data_a[3].IN1
data_a[4] => data_a[4].IN1
data_a[5] => data_a[5].IN1
data_a[6] => data_a[6].IN1
data_a[7] => data_a[7].IN1
data_a[8] => data_a[8].IN1
data_a[9] => data_a[9].IN1
data_a[10] => data_a[10].IN1
data_a[11] => data_a[11].IN1
data_a[12] => data_a[12].IN1
data_a[13] => data_a[13].IN1
data_a[14] => data_a[14].IN1
data_a[15] => data_a[15].IN1
data_a[16] => data_a[16].IN1
data_a[17] => data_a[17].IN1
data_a[18] => data_a[18].IN1
data_a[19] => data_a[19].IN1
data_a[20] => data_a[20].IN1
data_a[21] => data_a[21].IN1
data_a[22] => data_a[22].IN1
data_a[23] => data_a[23].IN1
data_a[24] => data_a[24].IN1
data_a[25] => data_a[25].IN1
data_a[26] => data_a[26].IN1
data_a[27] => data_a[27].IN1
data_a[28] => data_a[28].IN1
data_a[29] => data_a[29].IN1
data_a[30] => data_a[30].IN1
data_a[31] => data_a[31].IN1
data_b[0] => data_b[0].IN1
data_b[1] => data_b[1].IN1
data_b[2] => data_b[2].IN1
data_b[3] => data_b[3].IN1
data_b[4] => data_b[4].IN1
data_b[5] => data_b[5].IN1
data_b[6] => data_b[6].IN1
data_b[7] => data_b[7].IN1
data_b[8] => data_b[8].IN1
data_b[9] => data_b[9].IN1
data_b[10] => data_b[10].IN1
data_b[11] => data_b[11].IN1
data_b[12] => data_b[12].IN1
data_b[13] => data_b[13].IN1
data_b[14] => data_b[14].IN1
data_b[15] => data_b[15].IN1
data_b[16] => data_b[16].IN1
data_b[17] => data_b[17].IN1
data_b[18] => data_b[18].IN1
data_b[19] => data_b[19].IN1
data_b[20] => data_b[20].IN1
data_b[21] => data_b[21].IN1
data_b[22] => data_b[22].IN1
data_b[23] => data_b[23].IN1
data_b[24] => data_b[24].IN1
data_b[25] => data_b[25].IN1
data_b[26] => data_b[26].IN1
data_b[27] => data_b[27].IN1
data_b[28] => data_b[28].IN1
data_b[29] => data_b[29].IN1
data_b[30] => data_b[30].IN1
data_b[31] => data_b[31].IN1
wren_a => wren_a.IN1
wren_b => wren_b.IN1


|main|Proyecto:u1|Proyecto_nios2_qsys_0:nios2_qsys_0|Proyecto_nios2_qsys_0_nios2_oci:the_Proyecto_nios2_qsys_0_nios2_oci|Proyecto_nios2_qsys_0_nios2_ocimem:the_Proyecto_nios2_qsys_0_nios2_ocimem|Proyecto_nios2_qsys_0_ociram_lpm_dram_bdp_component_module:Proyecto_nios2_qsys_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram
wren_a => altsyncram_iq82:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_iq82:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_iq82:auto_generated.data_a[0]
data_a[1] => altsyncram_iq82:auto_generated.data_a[1]
data_a[2] => altsyncram_iq82:auto_generated.data_a[2]
data_a[3] => altsyncram_iq82:auto_generated.data_a[3]
data_a[4] => altsyncram_iq82:auto_generated.data_a[4]
data_a[5] => altsyncram_iq82:auto_generated.data_a[5]
data_a[6] => altsyncram_iq82:auto_generated.data_a[6]
data_a[7] => altsyncram_iq82:auto_generated.data_a[7]
data_a[8] => altsyncram_iq82:auto_generated.data_a[8]
data_a[9] => altsyncram_iq82:auto_generated.data_a[9]
data_a[10] => altsyncram_iq82:auto_generated.data_a[10]
data_a[11] => altsyncram_iq82:auto_generated.data_a[11]
data_a[12] => altsyncram_iq82:auto_generated.data_a[12]
data_a[13] => altsyncram_iq82:auto_generated.data_a[13]
data_a[14] => altsyncram_iq82:auto_generated.data_a[14]
data_a[15] => altsyncram_iq82:auto_generated.data_a[15]
data_a[16] => altsyncram_iq82:auto_generated.data_a[16]
data_a[17] => altsyncram_iq82:auto_generated.data_a[17]
data_a[18] => altsyncram_iq82:auto_generated.data_a[18]
data_a[19] => altsyncram_iq82:auto_generated.data_a[19]
data_a[20] => altsyncram_iq82:auto_generated.data_a[20]
data_a[21] => altsyncram_iq82:auto_generated.data_a[21]
data_a[22] => altsyncram_iq82:auto_generated.data_a[22]
data_a[23] => altsyncram_iq82:auto_generated.data_a[23]
data_a[24] => altsyncram_iq82:auto_generated.data_a[24]
data_a[25] => altsyncram_iq82:auto_generated.data_a[25]
data_a[26] => altsyncram_iq82:auto_generated.data_a[26]
data_a[27] => altsyncram_iq82:auto_generated.data_a[27]
data_a[28] => altsyncram_iq82:auto_generated.data_a[28]
data_a[29] => altsyncram_iq82:auto_generated.data_a[29]
data_a[30] => altsyncram_iq82:auto_generated.data_a[30]
data_a[31] => altsyncram_iq82:auto_generated.data_a[31]
data_b[0] => altsyncram_iq82:auto_generated.data_b[0]
data_b[1] => altsyncram_iq82:auto_generated.data_b[1]
data_b[2] => altsyncram_iq82:auto_generated.data_b[2]
data_b[3] => altsyncram_iq82:auto_generated.data_b[3]
data_b[4] => altsyncram_iq82:auto_generated.data_b[4]
data_b[5] => altsyncram_iq82:auto_generated.data_b[5]
data_b[6] => altsyncram_iq82:auto_generated.data_b[6]
data_b[7] => altsyncram_iq82:auto_generated.data_b[7]
data_b[8] => altsyncram_iq82:auto_generated.data_b[8]
data_b[9] => altsyncram_iq82:auto_generated.data_b[9]
data_b[10] => altsyncram_iq82:auto_generated.data_b[10]
data_b[11] => altsyncram_iq82:auto_generated.data_b[11]
data_b[12] => altsyncram_iq82:auto_generated.data_b[12]
data_b[13] => altsyncram_iq82:auto_generated.data_b[13]
data_b[14] => altsyncram_iq82:auto_generated.data_b[14]
data_b[15] => altsyncram_iq82:auto_generated.data_b[15]
data_b[16] => altsyncram_iq82:auto_generated.data_b[16]
data_b[17] => altsyncram_iq82:auto_generated.data_b[17]
data_b[18] => altsyncram_iq82:auto_generated.data_b[18]
data_b[19] => altsyncram_iq82:auto_generated.data_b[19]
data_b[20] => altsyncram_iq82:auto_generated.data_b[20]
data_b[21] => altsyncram_iq82:auto_generated.data_b[21]
data_b[22] => altsyncram_iq82:auto_generated.data_b[22]
data_b[23] => altsyncram_iq82:auto_generated.data_b[23]
data_b[24] => altsyncram_iq82:auto_generated.data_b[24]
data_b[25] => altsyncram_iq82:auto_generated.data_b[25]
data_b[26] => altsyncram_iq82:auto_generated.data_b[26]
data_b[27] => altsyncram_iq82:auto_generated.data_b[27]
data_b[28] => altsyncram_iq82:auto_generated.data_b[28]
data_b[29] => altsyncram_iq82:auto_generated.data_b[29]
data_b[30] => altsyncram_iq82:auto_generated.data_b[30]
data_b[31] => altsyncram_iq82:auto_generated.data_b[31]
address_a[0] => altsyncram_iq82:auto_generated.address_a[0]
address_a[1] => altsyncram_iq82:auto_generated.address_a[1]
address_a[2] => altsyncram_iq82:auto_generated.address_a[2]
address_a[3] => altsyncram_iq82:auto_generated.address_a[3]
address_a[4] => altsyncram_iq82:auto_generated.address_a[4]
address_a[5] => altsyncram_iq82:auto_generated.address_a[5]
address_a[6] => altsyncram_iq82:auto_generated.address_a[6]
address_a[7] => altsyncram_iq82:auto_generated.address_a[7]
address_b[0] => altsyncram_iq82:auto_generated.address_b[0]
address_b[1] => altsyncram_iq82:auto_generated.address_b[1]
address_b[2] => altsyncram_iq82:auto_generated.address_b[2]
address_b[3] => altsyncram_iq82:auto_generated.address_b[3]
address_b[4] => altsyncram_iq82:auto_generated.address_b[4]
address_b[5] => altsyncram_iq82:auto_generated.address_b[5]
address_b[6] => altsyncram_iq82:auto_generated.address_b[6]
address_b[7] => altsyncram_iq82:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_iq82:auto_generated.clock0
clock1 => altsyncram_iq82:auto_generated.clock1
clocken0 => altsyncram_iq82:auto_generated.clocken0
clocken1 => altsyncram_iq82:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => altsyncram_iq82:auto_generated.byteena_a[0]
byteena_a[1] => altsyncram_iq82:auto_generated.byteena_a[1]
byteena_a[2] => altsyncram_iq82:auto_generated.byteena_a[2]
byteena_a[3] => altsyncram_iq82:auto_generated.byteena_a[3]
byteena_b[0] => ~NO_FANOUT~


|main|Proyecto:u1|Proyecto_nios2_qsys_0:nios2_qsys_0|Proyecto_nios2_qsys_0_nios2_oci:the_Proyecto_nios2_qsys_0_nios2_oci|Proyecto_nios2_qsys_0_nios2_ocimem:the_Proyecto_nios2_qsys_0_nios2_ocimem|Proyecto_nios2_qsys_0_ociram_lpm_dram_bdp_component_module:Proyecto_nios2_qsys_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_iq82:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
byteena_a[0] => ram_block1a0.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a1.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a2.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a3.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a4.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a5.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a6.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a7.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a8.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a9.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a10.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a11.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a12.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a13.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a14.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a15.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a16.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a17.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a18.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a19.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a20.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a21.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a22.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a23.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a24.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a25.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a26.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a27.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a28.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a29.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a30.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a31.PORTABYTEENAMASKS
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
clocken0 => ram_block1a21.ENA0
clocken0 => ram_block1a22.ENA0
clocken0 => ram_block1a23.ENA0
clocken0 => ram_block1a24.ENA0
clocken0 => ram_block1a25.ENA0
clocken0 => ram_block1a26.ENA0
clocken0 => ram_block1a27.ENA0
clocken0 => ram_block1a28.ENA0
clocken0 => ram_block1a29.ENA0
clocken0 => ram_block1a30.ENA0
clocken0 => ram_block1a31.ENA0
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
clocken1 => ram_block1a18.ENA1
clocken1 => ram_block1a19.ENA1
clocken1 => ram_block1a20.ENA1
clocken1 => ram_block1a21.ENA1
clocken1 => ram_block1a22.ENA1
clocken1 => ram_block1a23.ENA1
clocken1 => ram_block1a24.ENA1
clocken1 => ram_block1a25.ENA1
clocken1 => ram_block1a26.ENA1
clocken1 => ram_block1a27.ENA1
clocken1 => ram_block1a28.ENA1
clocken1 => ram_block1a29.ENA1
clocken1 => ram_block1a30.ENA1
clocken1 => ram_block1a31.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
data_b[12] => ram_block1a12.PORTBDATAIN
data_b[13] => ram_block1a13.PORTBDATAIN
data_b[14] => ram_block1a14.PORTBDATAIN
data_b[15] => ram_block1a15.PORTBDATAIN
data_b[16] => ram_block1a16.PORTBDATAIN
data_b[17] => ram_block1a17.PORTBDATAIN
data_b[18] => ram_block1a18.PORTBDATAIN
data_b[19] => ram_block1a19.PORTBDATAIN
data_b[20] => ram_block1a20.PORTBDATAIN
data_b[21] => ram_block1a21.PORTBDATAIN
data_b[22] => ram_block1a22.PORTBDATAIN
data_b[23] => ram_block1a23.PORTBDATAIN
data_b[24] => ram_block1a24.PORTBDATAIN
data_b[25] => ram_block1a25.PORTBDATAIN
data_b[26] => ram_block1a26.PORTBDATAIN
data_b[27] => ram_block1a27.PORTBDATAIN
data_b[28] => ram_block1a28.PORTBDATAIN
data_b[29] => ram_block1a29.PORTBDATAIN
data_b[30] => ram_block1a30.PORTBDATAIN
data_b[31] => ram_block1a31.PORTBDATAIN
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE
wren_b => ram_block1a0.PORTBRE
wren_b => ram_block1a1.PORTBRE
wren_b => ram_block1a2.PORTBRE
wren_b => ram_block1a3.PORTBRE
wren_b => ram_block1a4.PORTBRE
wren_b => ram_block1a5.PORTBRE
wren_b => ram_block1a6.PORTBRE
wren_b => ram_block1a7.PORTBRE
wren_b => ram_block1a8.PORTBRE
wren_b => ram_block1a9.PORTBRE
wren_b => ram_block1a10.PORTBRE
wren_b => ram_block1a11.PORTBRE
wren_b => ram_block1a12.PORTBRE
wren_b => ram_block1a13.PORTBRE
wren_b => ram_block1a14.PORTBRE
wren_b => ram_block1a15.PORTBRE
wren_b => ram_block1a16.PORTBRE
wren_b => ram_block1a17.PORTBRE
wren_b => ram_block1a18.PORTBRE
wren_b => ram_block1a19.PORTBRE
wren_b => ram_block1a20.PORTBRE
wren_b => ram_block1a21.PORTBRE
wren_b => ram_block1a22.PORTBRE
wren_b => ram_block1a23.PORTBRE
wren_b => ram_block1a24.PORTBRE
wren_b => ram_block1a25.PORTBRE
wren_b => ram_block1a26.PORTBRE
wren_b => ram_block1a27.PORTBRE
wren_b => ram_block1a28.PORTBRE
wren_b => ram_block1a29.PORTBRE
wren_b => ram_block1a30.PORTBRE
wren_b => ram_block1a31.PORTBRE


|main|Proyecto:u1|Proyecto_nios2_qsys_0:nios2_qsys_0|Proyecto_nios2_qsys_0_nios2_oci:the_Proyecto_nios2_qsys_0_nios2_oci|Proyecto_nios2_qsys_0_nios2_avalon_reg:the_Proyecto_nios2_qsys_0_nios2_avalon_reg
address[0] => Equal0.IN8
address[0] => Equal1.IN1
address[1] => Equal0.IN7
address[1] => Equal1.IN8
address[2] => Equal0.IN6
address[2] => Equal1.IN7
address[3] => Equal0.IN5
address[3] => Equal1.IN6
address[4] => Equal0.IN4
address[4] => Equal1.IN5
address[5] => Equal0.IN3
address[5] => Equal1.IN4
address[6] => Equal0.IN2
address[6] => Equal1.IN3
address[7] => Equal0.IN1
address[7] => Equal1.IN2
address[8] => Equal0.IN0
address[8] => Equal1.IN0
chipselect => write_strobe.IN0
clk => oci_ienable[0]~reg0.CLK
clk => oci_ienable[1]~reg0.CLK
clk => oci_ienable[2]~reg0.CLK
clk => oci_ienable[3]~reg0.CLK
clk => oci_ienable[4]~reg0.CLK
clk => oci_ienable[5]~reg0.CLK
clk => oci_ienable[6]~reg0.CLK
clk => oci_ienable[7]~reg0.CLK
clk => oci_ienable[8]~reg0.CLK
clk => oci_ienable[9]~reg0.CLK
clk => oci_ienable[10]~reg0.CLK
clk => oci_ienable[11]~reg0.CLK
clk => oci_ienable[12]~reg0.CLK
clk => oci_ienable[13]~reg0.CLK
clk => oci_ienable[14]~reg0.CLK
clk => oci_ienable[15]~reg0.CLK
clk => oci_ienable[16]~reg0.CLK
clk => oci_ienable[17]~reg0.CLK
clk => oci_ienable[18]~reg0.CLK
clk => oci_ienable[19]~reg0.CLK
clk => oci_ienable[20]~reg0.CLK
clk => oci_ienable[21]~reg0.CLK
clk => oci_ienable[22]~reg0.CLK
clk => oci_ienable[23]~reg0.CLK
clk => oci_ienable[24]~reg0.CLK
clk => oci_ienable[25]~reg0.CLK
clk => oci_ienable[26]~reg0.CLK
clk => oci_ienable[27]~reg0.CLK
clk => oci_ienable[28]~reg0.CLK
clk => oci_ienable[29]~reg0.CLK
clk => oci_ienable[30]~reg0.CLK
clk => oci_ienable[31]~reg0.CLK
clk => oci_single_step_mode~reg0.CLK
debugaccess => write_strobe.IN1
monitor_error => oci_reg_readdata.DATAB
monitor_go => oci_reg_readdata.DATAB
monitor_ready => oci_reg_readdata.DATAB
reset_n => oci_ienable[0]~reg0.PRESET
reset_n => oci_ienable[1]~reg0.PRESET
reset_n => oci_ienable[2]~reg0.PRESET
reset_n => oci_ienable[3]~reg0.PRESET
reset_n => oci_ienable[4]~reg0.PRESET
reset_n => oci_ienable[5]~reg0.ACLR
reset_n => oci_ienable[6]~reg0.ACLR
reset_n => oci_ienable[7]~reg0.ACLR
reset_n => oci_ienable[8]~reg0.ACLR
reset_n => oci_ienable[9]~reg0.ACLR
reset_n => oci_ienable[10]~reg0.ACLR
reset_n => oci_ienable[11]~reg0.ACLR
reset_n => oci_ienable[12]~reg0.ACLR
reset_n => oci_ienable[13]~reg0.ACLR
reset_n => oci_ienable[14]~reg0.ACLR
reset_n => oci_ienable[15]~reg0.ACLR
reset_n => oci_ienable[16]~reg0.ACLR
reset_n => oci_ienable[17]~reg0.ACLR
reset_n => oci_ienable[18]~reg0.ACLR
reset_n => oci_ienable[19]~reg0.ACLR
reset_n => oci_ienable[20]~reg0.ACLR
reset_n => oci_ienable[21]~reg0.ACLR
reset_n => oci_ienable[22]~reg0.ACLR
reset_n => oci_ienable[23]~reg0.ACLR
reset_n => oci_ienable[24]~reg0.ACLR
reset_n => oci_ienable[25]~reg0.ACLR
reset_n => oci_ienable[26]~reg0.ACLR
reset_n => oci_ienable[27]~reg0.ACLR
reset_n => oci_ienable[28]~reg0.ACLR
reset_n => oci_ienable[29]~reg0.ACLR
reset_n => oci_ienable[30]~reg0.ACLR
reset_n => oci_ienable[31]~reg0.ACLR
reset_n => oci_single_step_mode~reg0.ACLR
write => write_strobe.IN1
writedata[0] => ocireg_mrs.DATAIN
writedata[0] => oci_ienable[0]~reg0.DATAIN
writedata[1] => ocireg_ers.DATAIN
writedata[1] => oci_ienable[1]~reg0.DATAIN
writedata[2] => oci_ienable[2]~reg0.DATAIN
writedata[3] => oci_single_step_mode~reg0.DATAIN
writedata[3] => oci_ienable[3]~reg0.DATAIN
writedata[4] => oci_ienable[4]~reg0.DATAIN
writedata[5] => ~NO_FANOUT~
writedata[6] => ~NO_FANOUT~
writedata[7] => ~NO_FANOUT~
writedata[8] => ~NO_FANOUT~
writedata[9] => ~NO_FANOUT~
writedata[10] => ~NO_FANOUT~
writedata[11] => ~NO_FANOUT~
writedata[12] => ~NO_FANOUT~
writedata[13] => ~NO_FANOUT~
writedata[14] => ~NO_FANOUT~
writedata[15] => ~NO_FANOUT~
writedata[16] => ~NO_FANOUT~
writedata[17] => ~NO_FANOUT~
writedata[18] => ~NO_FANOUT~
writedata[19] => ~NO_FANOUT~
writedata[20] => ~NO_FANOUT~
writedata[21] => ~NO_FANOUT~
writedata[22] => ~NO_FANOUT~
writedata[23] => ~NO_FANOUT~
writedata[24] => ~NO_FANOUT~
writedata[25] => ~NO_FANOUT~
writedata[26] => ~NO_FANOUT~
writedata[27] => ~NO_FANOUT~
writedata[28] => ~NO_FANOUT~
writedata[29] => ~NO_FANOUT~
writedata[30] => ~NO_FANOUT~
writedata[31] => ~NO_FANOUT~


|main|Proyecto:u1|Proyecto_nios2_qsys_0:nios2_qsys_0|Proyecto_nios2_qsys_0_nios2_oci:the_Proyecto_nios2_qsys_0_nios2_oci|Proyecto_nios2_qsys_0_nios2_oci_break:the_Proyecto_nios2_qsys_0_nios2_oci_break
clk => trigger_state.CLK
clk => break_readreg[0]~reg0.CLK
clk => break_readreg[1]~reg0.CLK
clk => break_readreg[2]~reg0.CLK
clk => break_readreg[3]~reg0.CLK
clk => break_readreg[4]~reg0.CLK
clk => break_readreg[5]~reg0.CLK
clk => break_readreg[6]~reg0.CLK
clk => break_readreg[7]~reg0.CLK
clk => break_readreg[8]~reg0.CLK
clk => break_readreg[9]~reg0.CLK
clk => break_readreg[10]~reg0.CLK
clk => break_readreg[11]~reg0.CLK
clk => break_readreg[12]~reg0.CLK
clk => break_readreg[13]~reg0.CLK
clk => break_readreg[14]~reg0.CLK
clk => break_readreg[15]~reg0.CLK
clk => break_readreg[16]~reg0.CLK
clk => break_readreg[17]~reg0.CLK
clk => break_readreg[18]~reg0.CLK
clk => break_readreg[19]~reg0.CLK
clk => break_readreg[20]~reg0.CLK
clk => break_readreg[21]~reg0.CLK
clk => break_readreg[22]~reg0.CLK
clk => break_readreg[23]~reg0.CLK
clk => break_readreg[24]~reg0.CLK
clk => break_readreg[25]~reg0.CLK
clk => break_readreg[26]~reg0.CLK
clk => break_readreg[27]~reg0.CLK
clk => break_readreg[28]~reg0.CLK
clk => break_readreg[29]~reg0.CLK
clk => break_readreg[30]~reg0.CLK
clk => break_readreg[31]~reg0.CLK
clk => trigbrktype~reg0.CLK
dbrk_break => trigbrktype.OUTPUTSELECT
dbrk_goto0 => always2.IN0
dbrk_goto1 => always2.IN0
jdo[0] => break_readreg.DATAB
jdo[0] => break_readreg.DATAB
jdo[0] => break_readreg.DATAB
jdo[1] => break_readreg.DATAB
jdo[1] => break_readreg.DATAB
jdo[1] => break_readreg.DATAB
jdo[2] => break_readreg.DATAB
jdo[2] => break_readreg.DATAB
jdo[2] => break_readreg.DATAB
jdo[3] => break_readreg.DATAB
jdo[3] => break_readreg.DATAB
jdo[3] => break_readreg.DATAB
jdo[4] => break_readreg.DATAB
jdo[4] => break_readreg.DATAB
jdo[4] => break_readreg.DATAB
jdo[5] => break_readreg.DATAB
jdo[5] => break_readreg.DATAB
jdo[5] => break_readreg.DATAB
jdo[6] => break_readreg.DATAB
jdo[6] => break_readreg.DATAB
jdo[6] => break_readreg.DATAB
jdo[7] => break_readreg.DATAB
jdo[7] => break_readreg.DATAB
jdo[7] => break_readreg.DATAB
jdo[8] => break_readreg.DATAB
jdo[8] => break_readreg.DATAB
jdo[8] => break_readreg.DATAB
jdo[9] => break_readreg.DATAB
jdo[9] => break_readreg.DATAB
jdo[9] => break_readreg.DATAB
jdo[10] => break_readreg.DATAB
jdo[10] => break_readreg.DATAB
jdo[10] => break_readreg.DATAB
jdo[11] => break_readreg.DATAB
jdo[11] => break_readreg.DATAB
jdo[11] => break_readreg.DATAB
jdo[12] => break_readreg.DATAB
jdo[12] => break_readreg.DATAB
jdo[12] => break_readreg.DATAB
jdo[13] => break_readreg.DATAB
jdo[13] => break_readreg.DATAB
jdo[13] => break_readreg.DATAB
jdo[14] => break_readreg.DATAB
jdo[14] => break_readreg.DATAB
jdo[14] => break_readreg.DATAB
jdo[15] => break_readreg.DATAB
jdo[15] => break_readreg.DATAB
jdo[15] => break_readreg.DATAB
jdo[16] => break_readreg.DATAB
jdo[16] => break_readreg.DATAB
jdo[16] => break_readreg.DATAB
jdo[17] => break_readreg.DATAB
jdo[17] => break_readreg.DATAB
jdo[17] => break_readreg.DATAB
jdo[18] => break_readreg.DATAB
jdo[18] => break_readreg.DATAB
jdo[18] => break_readreg.DATAB
jdo[19] => break_readreg.DATAB
jdo[19] => break_readreg.DATAB
jdo[19] => break_readreg.DATAB
jdo[20] => break_readreg.DATAB
jdo[20] => break_readreg.DATAB
jdo[20] => break_readreg.DATAB
jdo[21] => break_readreg.DATAB
jdo[21] => break_readreg.DATAB
jdo[21] => break_readreg.DATAB
jdo[22] => break_readreg.DATAB
jdo[22] => break_readreg.DATAB
jdo[22] => break_readreg.DATAB
jdo[23] => break_readreg.DATAB
jdo[23] => break_readreg.DATAB
jdo[23] => break_readreg.DATAB
jdo[24] => break_readreg.DATAB
jdo[24] => break_readreg.DATAB
jdo[24] => break_readreg.DATAB
jdo[25] => break_readreg.DATAB
jdo[25] => break_readreg.DATAB
jdo[25] => break_readreg.DATAB
jdo[26] => break_readreg.DATAB
jdo[26] => break_readreg.DATAB
jdo[26] => break_readreg.DATAB
jdo[27] => break_readreg.DATAB
jdo[27] => break_readreg.DATAB
jdo[27] => break_readreg.DATAB
jdo[28] => break_readreg.DATAB
jdo[28] => break_readreg.DATAB
jdo[28] => break_readreg.DATAB
jdo[29] => break_readreg.DATAB
jdo[29] => break_readreg.DATAB
jdo[29] => break_readreg.DATAB
jdo[30] => break_readreg.DATAB
jdo[30] => break_readreg.DATAB
jdo[30] => break_readreg.DATAB
jdo[31] => break_readreg.DATAB
jdo[31] => break_readreg.DATAB
jdo[31] => break_readreg.DATAB
jdo[32] => ~NO_FANOUT~
jdo[33] => ~NO_FANOUT~
jdo[34] => ~NO_FANOUT~
jdo[35] => ~NO_FANOUT~
jdo[36] => ~NO_FANOUT~
jdo[37] => ~NO_FANOUT~
jrst_n => break_readreg[0]~reg0.ACLR
jrst_n => break_readreg[1]~reg0.ACLR
jrst_n => break_readreg[2]~reg0.ACLR
jrst_n => break_readreg[3]~reg0.ACLR
jrst_n => break_readreg[4]~reg0.ACLR
jrst_n => break_readreg[5]~reg0.ACLR
jrst_n => break_readreg[6]~reg0.ACLR
jrst_n => break_readreg[7]~reg0.ACLR
jrst_n => break_readreg[8]~reg0.ACLR
jrst_n => break_readreg[9]~reg0.ACLR
jrst_n => break_readreg[10]~reg0.ACLR
jrst_n => break_readreg[11]~reg0.ACLR
jrst_n => break_readreg[12]~reg0.ACLR
jrst_n => break_readreg[13]~reg0.ACLR
jrst_n => break_readreg[14]~reg0.ACLR
jrst_n => break_readreg[15]~reg0.ACLR
jrst_n => break_readreg[16]~reg0.ACLR
jrst_n => break_readreg[17]~reg0.ACLR
jrst_n => break_readreg[18]~reg0.ACLR
jrst_n => break_readreg[19]~reg0.ACLR
jrst_n => break_readreg[20]~reg0.ACLR
jrst_n => break_readreg[21]~reg0.ACLR
jrst_n => break_readreg[22]~reg0.ACLR
jrst_n => break_readreg[23]~reg0.ACLR
jrst_n => break_readreg[24]~reg0.ACLR
jrst_n => break_readreg[25]~reg0.ACLR
jrst_n => break_readreg[26]~reg0.ACLR
jrst_n => break_readreg[27]~reg0.ACLR
jrst_n => break_readreg[28]~reg0.ACLR
jrst_n => break_readreg[29]~reg0.ACLR
jrst_n => break_readreg[30]~reg0.ACLR
jrst_n => break_readreg[31]~reg0.ACLR
jrst_n => trigbrktype~reg0.ACLR
reset_n => trigger_state.ACLR
take_action_break_a => take_action_any_break.IN0
take_action_break_b => take_action_any_break.IN1
take_action_break_c => take_action_any_break.IN1
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
xbrk_goto0 => always2.IN1
xbrk_goto1 => always2.IN1


|main|Proyecto:u1|Proyecto_nios2_qsys_0:nios2_qsys_0|Proyecto_nios2_qsys_0_nios2_oci:the_Proyecto_nios2_qsys_0_nios2_oci|Proyecto_nios2_qsys_0_nios2_oci_xbrk:the_Proyecto_nios2_qsys_0_nios2_oci_xbrk
D_en => ~NO_FANOUT~
E_en => xbrk_break~reg0.ENA
E_en => E_xbrk_traceon.ENA
E_en => E_xbrk_traceoff.ENA
E_en => E_xbrk_trigout.ENA
E_en => E_xbrk_goto0.ENA
E_en => E_xbrk_goto1.ENA
E_valid => M_xbrk_traceon.IN1
E_valid => M_xbrk_traceoff.IN1
E_valid => M_xbrk_trigout.IN1
E_valid => M_xbrk_goto0.IN1
E_valid => M_xbrk_goto1.IN1
F_pc[0] => ~NO_FANOUT~
F_pc[1] => ~NO_FANOUT~
F_pc[2] => ~NO_FANOUT~
F_pc[3] => ~NO_FANOUT~
F_pc[4] => ~NO_FANOUT~
F_pc[5] => ~NO_FANOUT~
F_pc[6] => ~NO_FANOUT~
F_pc[7] => ~NO_FANOUT~
F_pc[8] => ~NO_FANOUT~
F_pc[9] => ~NO_FANOUT~
F_pc[10] => ~NO_FANOUT~
F_pc[11] => ~NO_FANOUT~
F_pc[12] => ~NO_FANOUT~
F_pc[13] => ~NO_FANOUT~
F_pc[14] => ~NO_FANOUT~
F_pc[15] => ~NO_FANOUT~
F_pc[16] => ~NO_FANOUT~
F_pc[17] => ~NO_FANOUT~
F_pc[18] => ~NO_FANOUT~
F_pc[19] => ~NO_FANOUT~
F_pc[20] => ~NO_FANOUT~
F_pc[21] => ~NO_FANOUT~
F_pc[22] => ~NO_FANOUT~
F_pc[23] => ~NO_FANOUT~
F_pc[24] => ~NO_FANOUT~
M_en => M_xbrk_traceon.ENA
M_en => M_xbrk_traceoff.ENA
M_en => M_xbrk_trigout.ENA
M_en => M_xbrk_goto0.ENA
M_en => M_xbrk_goto1.ENA
clk => M_xbrk_goto1.CLK
clk => M_xbrk_goto0.CLK
clk => M_xbrk_trigout.CLK
clk => M_xbrk_traceoff.CLK
clk => M_xbrk_traceon.CLK
clk => E_xbrk_goto1.CLK
clk => E_xbrk_goto0.CLK
clk => E_xbrk_trigout.CLK
clk => E_xbrk_traceoff.CLK
clk => E_xbrk_traceon.CLK
clk => xbrk_break~reg0.CLK
reset_n => xbrk_break~reg0.ACLR
reset_n => M_xbrk_goto0.ACLR
reset_n => M_xbrk_goto1.ACLR
reset_n => M_xbrk_traceoff.ACLR
reset_n => M_xbrk_traceon.ACLR
reset_n => M_xbrk_trigout.ACLR
reset_n => E_xbrk_traceon.ACLR
reset_n => E_xbrk_traceoff.ACLR
reset_n => E_xbrk_trigout.ACLR
reset_n => E_xbrk_goto0.ACLR
reset_n => E_xbrk_goto1.ACLR
trigger_state_0 => ~NO_FANOUT~
trigger_state_1 => ~NO_FANOUT~
xbrk_ctrl0[0] => ~NO_FANOUT~
xbrk_ctrl0[1] => ~NO_FANOUT~
xbrk_ctrl0[2] => ~NO_FANOUT~
xbrk_ctrl0[3] => ~NO_FANOUT~
xbrk_ctrl0[4] => ~NO_FANOUT~
xbrk_ctrl0[5] => ~NO_FANOUT~
xbrk_ctrl0[6] => ~NO_FANOUT~
xbrk_ctrl0[7] => ~NO_FANOUT~
xbrk_ctrl1[0] => ~NO_FANOUT~
xbrk_ctrl1[1] => ~NO_FANOUT~
xbrk_ctrl1[2] => ~NO_FANOUT~
xbrk_ctrl1[3] => ~NO_FANOUT~
xbrk_ctrl1[4] => ~NO_FANOUT~
xbrk_ctrl1[5] => ~NO_FANOUT~
xbrk_ctrl1[6] => ~NO_FANOUT~
xbrk_ctrl1[7] => ~NO_FANOUT~
xbrk_ctrl2[0] => ~NO_FANOUT~
xbrk_ctrl2[1] => ~NO_FANOUT~
xbrk_ctrl2[2] => ~NO_FANOUT~
xbrk_ctrl2[3] => ~NO_FANOUT~
xbrk_ctrl2[4] => ~NO_FANOUT~
xbrk_ctrl2[5] => ~NO_FANOUT~
xbrk_ctrl2[6] => ~NO_FANOUT~
xbrk_ctrl2[7] => ~NO_FANOUT~
xbrk_ctrl3[0] => ~NO_FANOUT~
xbrk_ctrl3[1] => ~NO_FANOUT~
xbrk_ctrl3[2] => ~NO_FANOUT~
xbrk_ctrl3[3] => ~NO_FANOUT~
xbrk_ctrl3[4] => ~NO_FANOUT~
xbrk_ctrl3[5] => ~NO_FANOUT~
xbrk_ctrl3[6] => ~NO_FANOUT~
xbrk_ctrl3[7] => ~NO_FANOUT~


|main|Proyecto:u1|Proyecto_nios2_qsys_0:nios2_qsys_0|Proyecto_nios2_qsys_0_nios2_oci:the_Proyecto_nios2_qsys_0_nios2_oci|Proyecto_nios2_qsys_0_nios2_oci_dbrk:the_Proyecto_nios2_qsys_0_nios2_oci_dbrk
A_ctrl_ld => cpu_d_read.IN0
A_ctrl_st => cpu_d_write.IN0
A_en => cpu_d_wait.DATAIN
A_mem_baddr[0] => cpu_d_address[0].DATAIN
A_mem_baddr[1] => cpu_d_address[1].DATAIN
A_mem_baddr[2] => cpu_d_address[2].DATAIN
A_mem_baddr[3] => cpu_d_address[3].DATAIN
A_mem_baddr[4] => cpu_d_address[4].DATAIN
A_mem_baddr[5] => cpu_d_address[5].DATAIN
A_mem_baddr[6] => cpu_d_address[6].DATAIN
A_mem_baddr[7] => cpu_d_address[7].DATAIN
A_mem_baddr[8] => cpu_d_address[8].DATAIN
A_mem_baddr[9] => cpu_d_address[9].DATAIN
A_mem_baddr[10] => cpu_d_address[10].DATAIN
A_mem_baddr[11] => cpu_d_address[11].DATAIN
A_mem_baddr[12] => cpu_d_address[12].DATAIN
A_mem_baddr[13] => cpu_d_address[13].DATAIN
A_mem_baddr[14] => cpu_d_address[14].DATAIN
A_mem_baddr[15] => cpu_d_address[15].DATAIN
A_mem_baddr[16] => cpu_d_address[16].DATAIN
A_mem_baddr[17] => cpu_d_address[17].DATAIN
A_mem_baddr[18] => cpu_d_address[18].DATAIN
A_mem_baddr[19] => cpu_d_address[19].DATAIN
A_mem_baddr[20] => cpu_d_address[20].DATAIN
A_mem_baddr[21] => cpu_d_address[21].DATAIN
A_mem_baddr[22] => cpu_d_address[22].DATAIN
A_mem_baddr[23] => cpu_d_address[23].DATAIN
A_mem_baddr[24] => cpu_d_address[24].DATAIN
A_mem_baddr[25] => cpu_d_address[25].DATAIN
A_mem_baddr[26] => cpu_d_address[26].DATAIN
A_st_data[0] => cpu_d_writedata[0].DATAIN
A_st_data[1] => cpu_d_writedata[1].DATAIN
A_st_data[2] => cpu_d_writedata[2].DATAIN
A_st_data[3] => cpu_d_writedata[3].DATAIN
A_st_data[4] => cpu_d_writedata[4].DATAIN
A_st_data[5] => cpu_d_writedata[5].DATAIN
A_st_data[6] => cpu_d_writedata[6].DATAIN
A_st_data[7] => cpu_d_writedata[7].DATAIN
A_st_data[8] => cpu_d_writedata[8].DATAIN
A_st_data[9] => cpu_d_writedata[9].DATAIN
A_st_data[10] => cpu_d_writedata[10].DATAIN
A_st_data[11] => cpu_d_writedata[11].DATAIN
A_st_data[12] => cpu_d_writedata[12].DATAIN
A_st_data[13] => cpu_d_writedata[13].DATAIN
A_st_data[14] => cpu_d_writedata[14].DATAIN
A_st_data[15] => cpu_d_writedata[15].DATAIN
A_st_data[16] => cpu_d_writedata[16].DATAIN
A_st_data[17] => cpu_d_writedata[17].DATAIN
A_st_data[18] => cpu_d_writedata[18].DATAIN
A_st_data[19] => cpu_d_writedata[19].DATAIN
A_st_data[20] => cpu_d_writedata[20].DATAIN
A_st_data[21] => cpu_d_writedata[21].DATAIN
A_st_data[22] => cpu_d_writedata[22].DATAIN
A_st_data[23] => cpu_d_writedata[23].DATAIN
A_st_data[24] => cpu_d_writedata[24].DATAIN
A_st_data[25] => cpu_d_writedata[25].DATAIN
A_st_data[26] => cpu_d_writedata[26].DATAIN
A_st_data[27] => cpu_d_writedata[27].DATAIN
A_st_data[28] => cpu_d_writedata[28].DATAIN
A_st_data[29] => cpu_d_writedata[29].DATAIN
A_st_data[30] => cpu_d_writedata[30].DATAIN
A_st_data[31] => cpu_d_writedata[31].DATAIN
A_valid => cpu_d_read.IN1
A_valid => cpu_d_write.IN1
A_wr_data_filtered[0] => cpu_d_readdata[0].DATAIN
A_wr_data_filtered[1] => cpu_d_readdata[1].DATAIN
A_wr_data_filtered[2] => cpu_d_readdata[2].DATAIN
A_wr_data_filtered[3] => cpu_d_readdata[3].DATAIN
A_wr_data_filtered[4] => cpu_d_readdata[4].DATAIN
A_wr_data_filtered[5] => cpu_d_readdata[5].DATAIN
A_wr_data_filtered[6] => cpu_d_readdata[6].DATAIN
A_wr_data_filtered[7] => cpu_d_readdata[7].DATAIN
A_wr_data_filtered[8] => cpu_d_readdata[8].DATAIN
A_wr_data_filtered[9] => cpu_d_readdata[9].DATAIN
A_wr_data_filtered[10] => cpu_d_readdata[10].DATAIN
A_wr_data_filtered[11] => cpu_d_readdata[11].DATAIN
A_wr_data_filtered[12] => cpu_d_readdata[12].DATAIN
A_wr_data_filtered[13] => cpu_d_readdata[13].DATAIN
A_wr_data_filtered[14] => cpu_d_readdata[14].DATAIN
A_wr_data_filtered[15] => cpu_d_readdata[15].DATAIN
A_wr_data_filtered[16] => cpu_d_readdata[16].DATAIN
A_wr_data_filtered[17] => cpu_d_readdata[17].DATAIN
A_wr_data_filtered[18] => cpu_d_readdata[18].DATAIN
A_wr_data_filtered[19] => cpu_d_readdata[19].DATAIN
A_wr_data_filtered[20] => cpu_d_readdata[20].DATAIN
A_wr_data_filtered[21] => cpu_d_readdata[21].DATAIN
A_wr_data_filtered[22] => cpu_d_readdata[22].DATAIN
A_wr_data_filtered[23] => cpu_d_readdata[23].DATAIN
A_wr_data_filtered[24] => cpu_d_readdata[24].DATAIN
A_wr_data_filtered[25] => cpu_d_readdata[25].DATAIN
A_wr_data_filtered[26] => cpu_d_readdata[26].DATAIN
A_wr_data_filtered[27] => cpu_d_readdata[27].DATAIN
A_wr_data_filtered[28] => cpu_d_readdata[28].DATAIN
A_wr_data_filtered[29] => cpu_d_readdata[29].DATAIN
A_wr_data_filtered[30] => cpu_d_readdata[30].DATAIN
A_wr_data_filtered[31] => cpu_d_readdata[31].DATAIN
clk => dbrk_goto1~reg0.CLK
clk => dbrk_goto0~reg0.CLK
clk => dbrk_traceme~reg0.CLK
clk => dbrk_traceon~reg0.CLK
clk => dbrk_traceoff~reg0.CLK
clk => dbrk_break_pulse.CLK
clk => dbrk_trigout~reg0.CLK
clk => dbrk_break~reg0.CLK
debugack => dbrk_break.DATAB
reset_n => dbrk_goto1~reg0.ACLR
reset_n => dbrk_goto0~reg0.ACLR
reset_n => dbrk_traceme~reg0.ACLR
reset_n => dbrk_traceon~reg0.ACLR
reset_n => dbrk_traceoff~reg0.ACLR
reset_n => dbrk_break_pulse.ACLR
reset_n => dbrk_trigout~reg0.ACLR
reset_n => dbrk_break~reg0.ACLR


|main|Proyecto:u1|Proyecto_nios2_qsys_0:nios2_qsys_0|Proyecto_nios2_qsys_0_nios2_oci:the_Proyecto_nios2_qsys_0_nios2_oci|Proyecto_nios2_qsys_0_nios2_oci_itrace:the_Proyecto_nios2_qsys_0_nios2_oci_itrace
A_cmp_result => ~NO_FANOUT~
A_ctrl_exception => ~NO_FANOUT~
A_en => instr_retired.IN0
A_op_beq => ~NO_FANOUT~
A_op_bge => ~NO_FANOUT~
A_op_bgeu => ~NO_FANOUT~
A_op_blt => ~NO_FANOUT~
A_op_bltu => ~NO_FANOUT~
A_op_bne => ~NO_FANOUT~
A_op_br => ~NO_FANOUT~
A_op_bret => ~NO_FANOUT~
A_op_call => ~NO_FANOUT~
A_op_callr => ~NO_FANOUT~
A_op_eret => ~NO_FANOUT~
A_op_jmp => ~NO_FANOUT~
A_op_jmpi => ~NO_FANOUT~
A_op_ret => ~NO_FANOUT~
A_pcb[0] => ~NO_FANOUT~
A_pcb[1] => ~NO_FANOUT~
A_pcb[2] => ~NO_FANOUT~
A_pcb[3] => ~NO_FANOUT~
A_pcb[4] => ~NO_FANOUT~
A_pcb[5] => ~NO_FANOUT~
A_pcb[6] => ~NO_FANOUT~
A_pcb[7] => ~NO_FANOUT~
A_pcb[8] => ~NO_FANOUT~
A_pcb[9] => ~NO_FANOUT~
A_pcb[10] => ~NO_FANOUT~
A_pcb[11] => ~NO_FANOUT~
A_pcb[12] => ~NO_FANOUT~
A_pcb[13] => ~NO_FANOUT~
A_pcb[14] => ~NO_FANOUT~
A_pcb[15] => ~NO_FANOUT~
A_pcb[16] => ~NO_FANOUT~
A_pcb[17] => ~NO_FANOUT~
A_pcb[18] => ~NO_FANOUT~
A_pcb[19] => ~NO_FANOUT~
A_pcb[20] => ~NO_FANOUT~
A_pcb[21] => ~NO_FANOUT~
A_pcb[22] => ~NO_FANOUT~
A_pcb[23] => ~NO_FANOUT~
A_pcb[24] => ~NO_FANOUT~
A_pcb[25] => ~NO_FANOUT~
A_pcb[26] => ~NO_FANOUT~
A_valid => instr_retired.IN1
A_wr_data_filtered[0] => ~NO_FANOUT~
A_wr_data_filtered[1] => ~NO_FANOUT~
A_wr_data_filtered[2] => ~NO_FANOUT~
A_wr_data_filtered[3] => ~NO_FANOUT~
A_wr_data_filtered[4] => ~NO_FANOUT~
A_wr_data_filtered[5] => ~NO_FANOUT~
A_wr_data_filtered[6] => ~NO_FANOUT~
A_wr_data_filtered[7] => ~NO_FANOUT~
A_wr_data_filtered[8] => ~NO_FANOUT~
A_wr_data_filtered[9] => ~NO_FANOUT~
A_wr_data_filtered[10] => ~NO_FANOUT~
A_wr_data_filtered[11] => ~NO_FANOUT~
A_wr_data_filtered[12] => ~NO_FANOUT~
A_wr_data_filtered[13] => ~NO_FANOUT~
A_wr_data_filtered[14] => ~NO_FANOUT~
A_wr_data_filtered[15] => ~NO_FANOUT~
A_wr_data_filtered[16] => ~NO_FANOUT~
A_wr_data_filtered[17] => ~NO_FANOUT~
A_wr_data_filtered[18] => ~NO_FANOUT~
A_wr_data_filtered[19] => ~NO_FANOUT~
A_wr_data_filtered[20] => ~NO_FANOUT~
A_wr_data_filtered[21] => ~NO_FANOUT~
A_wr_data_filtered[22] => ~NO_FANOUT~
A_wr_data_filtered[23] => ~NO_FANOUT~
A_wr_data_filtered[24] => ~NO_FANOUT~
A_wr_data_filtered[25] => ~NO_FANOUT~
A_wr_data_filtered[26] => ~NO_FANOUT~
A_wr_data_filtered[27] => ~NO_FANOUT~
A_wr_data_filtered[28] => ~NO_FANOUT~
A_wr_data_filtered[29] => ~NO_FANOUT~
A_wr_data_filtered[30] => ~NO_FANOUT~
A_wr_data_filtered[31] => ~NO_FANOUT~
clk => dct_count[0]~reg0.CLK
clk => dct_count[1]~reg0.CLK
clk => dct_count[2]~reg0.CLK
clk => dct_count[3]~reg0.CLK
clk => dct_buffer[0]~reg0.CLK
clk => dct_buffer[1]~reg0.CLK
clk => dct_buffer[2]~reg0.CLK
clk => dct_buffer[3]~reg0.CLK
clk => dct_buffer[4]~reg0.CLK
clk => dct_buffer[5]~reg0.CLK
clk => dct_buffer[6]~reg0.CLK
clk => dct_buffer[7]~reg0.CLK
clk => dct_buffer[8]~reg0.CLK
clk => dct_buffer[9]~reg0.CLK
clk => dct_buffer[10]~reg0.CLK
clk => dct_buffer[11]~reg0.CLK
clk => dct_buffer[12]~reg0.CLK
clk => dct_buffer[13]~reg0.CLK
clk => dct_buffer[14]~reg0.CLK
clk => dct_buffer[15]~reg0.CLK
clk => dct_buffer[16]~reg0.CLK
clk => dct_buffer[17]~reg0.CLK
clk => dct_buffer[18]~reg0.CLK
clk => dct_buffer[19]~reg0.CLK
clk => dct_buffer[20]~reg0.CLK
clk => dct_buffer[21]~reg0.CLK
clk => dct_buffer[22]~reg0.CLK
clk => dct_buffer[23]~reg0.CLK
clk => dct_buffer[24]~reg0.CLK
clk => dct_buffer[25]~reg0.CLK
clk => dct_buffer[26]~reg0.CLK
clk => dct_buffer[27]~reg0.CLK
clk => dct_buffer[28]~reg0.CLK
clk => dct_buffer[29]~reg0.CLK
clk => itm[0]~reg0.CLK
clk => itm[1]~reg0.CLK
clk => itm[2]~reg0.CLK
clk => itm[3]~reg0.CLK
clk => itm[4]~reg0.CLK
clk => itm[5]~reg0.CLK
clk => itm[6]~reg0.CLK
clk => itm[7]~reg0.CLK
clk => itm[8]~reg0.CLK
clk => itm[9]~reg0.CLK
clk => itm[10]~reg0.CLK
clk => itm[11]~reg0.CLK
clk => itm[12]~reg0.CLK
clk => itm[13]~reg0.CLK
clk => itm[14]~reg0.CLK
clk => itm[15]~reg0.CLK
clk => itm[16]~reg0.CLK
clk => itm[17]~reg0.CLK
clk => itm[18]~reg0.CLK
clk => itm[19]~reg0.CLK
clk => itm[20]~reg0.CLK
clk => itm[21]~reg0.CLK
clk => itm[22]~reg0.CLK
clk => itm[23]~reg0.CLK
clk => itm[24]~reg0.CLK
clk => itm[25]~reg0.CLK
clk => itm[26]~reg0.CLK
clk => itm[27]~reg0.CLK
clk => itm[28]~reg0.CLK
clk => itm[29]~reg0.CLK
clk => itm[30]~reg0.CLK
clk => itm[31]~reg0.CLK
clk => itm[32]~reg0.CLK
clk => itm[33]~reg0.CLK
clk => itm[34]~reg0.CLK
clk => itm[35]~reg0.CLK
clk => d1_debugack.CLK
dbrk_traceoff => ~NO_FANOUT~
dbrk_traceon => ~NO_FANOUT~
debugack => d1_debugack.DATAIN
jdo[0] => ~NO_FANOUT~
jdo[1] => ~NO_FANOUT~
jdo[2] => ~NO_FANOUT~
jdo[3] => ~NO_FANOUT~
jdo[4] => ~NO_FANOUT~
jdo[5] => ~NO_FANOUT~
jdo[6] => ~NO_FANOUT~
jdo[7] => ~NO_FANOUT~
jdo[8] => ~NO_FANOUT~
jdo[9] => ~NO_FANOUT~
jdo[10] => ~NO_FANOUT~
jdo[11] => ~NO_FANOUT~
jdo[12] => ~NO_FANOUT~
jdo[13] => ~NO_FANOUT~
jdo[14] => ~NO_FANOUT~
jdo[15] => ~NO_FANOUT~
jrst_n => dct_count[0]~reg0.ACLR
jrst_n => dct_count[1]~reg0.ACLR
jrst_n => dct_count[2]~reg0.ACLR
jrst_n => dct_count[3]~reg0.ACLR
jrst_n => dct_buffer[0]~reg0.ACLR
jrst_n => dct_buffer[1]~reg0.ACLR
jrst_n => dct_buffer[2]~reg0.ACLR
jrst_n => dct_buffer[3]~reg0.ACLR
jrst_n => dct_buffer[4]~reg0.ACLR
jrst_n => dct_buffer[5]~reg0.ACLR
jrst_n => dct_buffer[6]~reg0.ACLR
jrst_n => dct_buffer[7]~reg0.ACLR
jrst_n => dct_buffer[8]~reg0.ACLR
jrst_n => dct_buffer[9]~reg0.ACLR
jrst_n => dct_buffer[10]~reg0.ACLR
jrst_n => dct_buffer[11]~reg0.ACLR
jrst_n => dct_buffer[12]~reg0.ACLR
jrst_n => dct_buffer[13]~reg0.ACLR
jrst_n => dct_buffer[14]~reg0.ACLR
jrst_n => dct_buffer[15]~reg0.ACLR
jrst_n => dct_buffer[16]~reg0.ACLR
jrst_n => dct_buffer[17]~reg0.ACLR
jrst_n => dct_buffer[18]~reg0.ACLR
jrst_n => dct_buffer[19]~reg0.ACLR
jrst_n => dct_buffer[20]~reg0.ACLR
jrst_n => dct_buffer[21]~reg0.ACLR
jrst_n => dct_buffer[22]~reg0.ACLR
jrst_n => dct_buffer[23]~reg0.ACLR
jrst_n => dct_buffer[24]~reg0.ACLR
jrst_n => dct_buffer[25]~reg0.ACLR
jrst_n => dct_buffer[26]~reg0.ACLR
jrst_n => dct_buffer[27]~reg0.ACLR
jrst_n => dct_buffer[28]~reg0.ACLR
jrst_n => dct_buffer[29]~reg0.ACLR
jrst_n => itm[0]~reg0.ACLR
jrst_n => itm[1]~reg0.ACLR
jrst_n => itm[2]~reg0.ACLR
jrst_n => itm[3]~reg0.ACLR
jrst_n => itm[4]~reg0.ACLR
jrst_n => itm[5]~reg0.ACLR
jrst_n => itm[6]~reg0.ACLR
jrst_n => itm[7]~reg0.ACLR
jrst_n => itm[8]~reg0.ACLR
jrst_n => itm[9]~reg0.ACLR
jrst_n => itm[10]~reg0.ACLR
jrst_n => itm[11]~reg0.ACLR
jrst_n => itm[12]~reg0.ACLR
jrst_n => itm[13]~reg0.ACLR
jrst_n => itm[14]~reg0.ACLR
jrst_n => itm[15]~reg0.ACLR
jrst_n => itm[16]~reg0.ACLR
jrst_n => itm[17]~reg0.ACLR
jrst_n => itm[18]~reg0.ACLR
jrst_n => itm[19]~reg0.ACLR
jrst_n => itm[20]~reg0.ACLR
jrst_n => itm[21]~reg0.ACLR
jrst_n => itm[22]~reg0.ACLR
jrst_n => itm[23]~reg0.ACLR
jrst_n => itm[24]~reg0.ACLR
jrst_n => itm[25]~reg0.ACLR
jrst_n => itm[26]~reg0.ACLR
jrst_n => itm[27]~reg0.ACLR
jrst_n => itm[28]~reg0.ACLR
jrst_n => itm[29]~reg0.ACLR
jrst_n => itm[30]~reg0.ACLR
jrst_n => itm[31]~reg0.ACLR
jrst_n => itm[32]~reg0.ACLR
jrst_n => itm[33]~reg0.ACLR
jrst_n => itm[34]~reg0.ACLR
jrst_n => itm[35]~reg0.ACLR
reset_n => d1_debugack.ACLR
take_action_tracectrl => ~NO_FANOUT~
trc_enb => ~NO_FANOUT~
xbrk_traceoff => ~NO_FANOUT~
xbrk_traceon => ~NO_FANOUT~
xbrk_wrap_traceoff => ~NO_FANOUT~


|main|Proyecto:u1|Proyecto_nios2_qsys_0:nios2_qsys_0|Proyecto_nios2_qsys_0_nios2_oci:the_Proyecto_nios2_qsys_0_nios2_oci|Proyecto_nios2_qsys_0_nios2_oci_dtrace:the_Proyecto_nios2_qsys_0_nios2_oci_dtrace
clk => dtm[0]~reg0.CLK
clk => dtm[1]~reg0.CLK
clk => dtm[2]~reg0.CLK
clk => dtm[3]~reg0.CLK
clk => dtm[4]~reg0.CLK
clk => dtm[5]~reg0.CLK
clk => dtm[6]~reg0.CLK
clk => dtm[7]~reg0.CLK
clk => dtm[8]~reg0.CLK
clk => dtm[9]~reg0.CLK
clk => dtm[10]~reg0.CLK
clk => dtm[11]~reg0.CLK
clk => dtm[12]~reg0.CLK
clk => dtm[13]~reg0.CLK
clk => dtm[14]~reg0.CLK
clk => dtm[15]~reg0.CLK
clk => dtm[16]~reg0.CLK
clk => dtm[17]~reg0.CLK
clk => dtm[18]~reg0.CLK
clk => dtm[19]~reg0.CLK
clk => dtm[20]~reg0.CLK
clk => dtm[21]~reg0.CLK
clk => dtm[22]~reg0.CLK
clk => dtm[23]~reg0.CLK
clk => dtm[24]~reg0.CLK
clk => dtm[25]~reg0.CLK
clk => dtm[26]~reg0.CLK
clk => dtm[27]~reg0.CLK
clk => dtm[28]~reg0.CLK
clk => dtm[29]~reg0.CLK
clk => dtm[30]~reg0.CLK
clk => dtm[31]~reg0.CLK
clk => dtm[32]~reg0.CLK
clk => dtm[33]~reg0.CLK
clk => dtm[34]~reg0.CLK
clk => dtm[35]~reg0.CLK
clk => atm[0]~reg0.CLK
clk => atm[1]~reg0.CLK
clk => atm[2]~reg0.CLK
clk => atm[3]~reg0.CLK
clk => atm[4]~reg0.CLK
clk => atm[5]~reg0.CLK
clk => atm[6]~reg0.CLK
clk => atm[7]~reg0.CLK
clk => atm[8]~reg0.CLK
clk => atm[9]~reg0.CLK
clk => atm[10]~reg0.CLK
clk => atm[11]~reg0.CLK
clk => atm[12]~reg0.CLK
clk => atm[13]~reg0.CLK
clk => atm[14]~reg0.CLK
clk => atm[15]~reg0.CLK
clk => atm[16]~reg0.CLK
clk => atm[17]~reg0.CLK
clk => atm[18]~reg0.CLK
clk => atm[19]~reg0.CLK
clk => atm[20]~reg0.CLK
clk => atm[21]~reg0.CLK
clk => atm[22]~reg0.CLK
clk => atm[23]~reg0.CLK
clk => atm[24]~reg0.CLK
clk => atm[25]~reg0.CLK
clk => atm[26]~reg0.CLK
clk => atm[27]~reg0.CLK
clk => atm[28]~reg0.CLK
clk => atm[29]~reg0.CLK
clk => atm[30]~reg0.CLK
clk => atm[31]~reg0.CLK
clk => atm[32]~reg0.CLK
clk => atm[33]~reg0.CLK
clk => atm[34]~reg0.CLK
clk => atm[35]~reg0.CLK
cpu_d_address[0] => ~NO_FANOUT~
cpu_d_address[1] => ~NO_FANOUT~
cpu_d_address[2] => ~NO_FANOUT~
cpu_d_address[3] => ~NO_FANOUT~
cpu_d_address[4] => ~NO_FANOUT~
cpu_d_address[5] => ~NO_FANOUT~
cpu_d_address[6] => ~NO_FANOUT~
cpu_d_address[7] => ~NO_FANOUT~
cpu_d_address[8] => ~NO_FANOUT~
cpu_d_address[9] => ~NO_FANOUT~
cpu_d_address[10] => ~NO_FANOUT~
cpu_d_address[11] => ~NO_FANOUT~
cpu_d_address[12] => ~NO_FANOUT~
cpu_d_address[13] => ~NO_FANOUT~
cpu_d_address[14] => ~NO_FANOUT~
cpu_d_address[15] => ~NO_FANOUT~
cpu_d_address[16] => ~NO_FANOUT~
cpu_d_address[17] => ~NO_FANOUT~
cpu_d_address[18] => ~NO_FANOUT~
cpu_d_address[19] => ~NO_FANOUT~
cpu_d_address[20] => ~NO_FANOUT~
cpu_d_address[21] => ~NO_FANOUT~
cpu_d_address[22] => ~NO_FANOUT~
cpu_d_address[23] => ~NO_FANOUT~
cpu_d_address[24] => ~NO_FANOUT~
cpu_d_address[25] => ~NO_FANOUT~
cpu_d_address[26] => ~NO_FANOUT~
cpu_d_read => ~NO_FANOUT~
cpu_d_readdata[0] => ~NO_FANOUT~
cpu_d_readdata[1] => ~NO_FANOUT~
cpu_d_readdata[2] => ~NO_FANOUT~
cpu_d_readdata[3] => ~NO_FANOUT~
cpu_d_readdata[4] => ~NO_FANOUT~
cpu_d_readdata[5] => ~NO_FANOUT~
cpu_d_readdata[6] => ~NO_FANOUT~
cpu_d_readdata[7] => ~NO_FANOUT~
cpu_d_readdata[8] => ~NO_FANOUT~
cpu_d_readdata[9] => ~NO_FANOUT~
cpu_d_readdata[10] => ~NO_FANOUT~
cpu_d_readdata[11] => ~NO_FANOUT~
cpu_d_readdata[12] => ~NO_FANOUT~
cpu_d_readdata[13] => ~NO_FANOUT~
cpu_d_readdata[14] => ~NO_FANOUT~
cpu_d_readdata[15] => ~NO_FANOUT~
cpu_d_readdata[16] => ~NO_FANOUT~
cpu_d_readdata[17] => ~NO_FANOUT~
cpu_d_readdata[18] => ~NO_FANOUT~
cpu_d_readdata[19] => ~NO_FANOUT~
cpu_d_readdata[20] => ~NO_FANOUT~
cpu_d_readdata[21] => ~NO_FANOUT~
cpu_d_readdata[22] => ~NO_FANOUT~
cpu_d_readdata[23] => ~NO_FANOUT~
cpu_d_readdata[24] => ~NO_FANOUT~
cpu_d_readdata[25] => ~NO_FANOUT~
cpu_d_readdata[26] => ~NO_FANOUT~
cpu_d_readdata[27] => ~NO_FANOUT~
cpu_d_readdata[28] => ~NO_FANOUT~
cpu_d_readdata[29] => ~NO_FANOUT~
cpu_d_readdata[30] => ~NO_FANOUT~
cpu_d_readdata[31] => ~NO_FANOUT~
cpu_d_wait => ~NO_FANOUT~
cpu_d_write => ~NO_FANOUT~
cpu_d_writedata[0] => ~NO_FANOUT~
cpu_d_writedata[1] => ~NO_FANOUT~
cpu_d_writedata[2] => ~NO_FANOUT~
cpu_d_writedata[3] => ~NO_FANOUT~
cpu_d_writedata[4] => ~NO_FANOUT~
cpu_d_writedata[5] => ~NO_FANOUT~
cpu_d_writedata[6] => ~NO_FANOUT~
cpu_d_writedata[7] => ~NO_FANOUT~
cpu_d_writedata[8] => ~NO_FANOUT~
cpu_d_writedata[9] => ~NO_FANOUT~
cpu_d_writedata[10] => ~NO_FANOUT~
cpu_d_writedata[11] => ~NO_FANOUT~
cpu_d_writedata[12] => ~NO_FANOUT~
cpu_d_writedata[13] => ~NO_FANOUT~
cpu_d_writedata[14] => ~NO_FANOUT~
cpu_d_writedata[15] => ~NO_FANOUT~
cpu_d_writedata[16] => ~NO_FANOUT~
cpu_d_writedata[17] => ~NO_FANOUT~
cpu_d_writedata[18] => ~NO_FANOUT~
cpu_d_writedata[19] => ~NO_FANOUT~
cpu_d_writedata[20] => ~NO_FANOUT~
cpu_d_writedata[21] => ~NO_FANOUT~
cpu_d_writedata[22] => ~NO_FANOUT~
cpu_d_writedata[23] => ~NO_FANOUT~
cpu_d_writedata[24] => ~NO_FANOUT~
cpu_d_writedata[25] => ~NO_FANOUT~
cpu_d_writedata[26] => ~NO_FANOUT~
cpu_d_writedata[27] => ~NO_FANOUT~
cpu_d_writedata[28] => ~NO_FANOUT~
cpu_d_writedata[29] => ~NO_FANOUT~
cpu_d_writedata[30] => ~NO_FANOUT~
cpu_d_writedata[31] => ~NO_FANOUT~
jrst_n => dtm[0]~reg0.ACLR
jrst_n => dtm[1]~reg0.ACLR
jrst_n => dtm[2]~reg0.ACLR
jrst_n => dtm[3]~reg0.ACLR
jrst_n => dtm[4]~reg0.ACLR
jrst_n => dtm[5]~reg0.ACLR
jrst_n => dtm[6]~reg0.ACLR
jrst_n => dtm[7]~reg0.ACLR
jrst_n => dtm[8]~reg0.ACLR
jrst_n => dtm[9]~reg0.ACLR
jrst_n => dtm[10]~reg0.ACLR
jrst_n => dtm[11]~reg0.ACLR
jrst_n => dtm[12]~reg0.ACLR
jrst_n => dtm[13]~reg0.ACLR
jrst_n => dtm[14]~reg0.ACLR
jrst_n => dtm[15]~reg0.ACLR
jrst_n => dtm[16]~reg0.ACLR
jrst_n => dtm[17]~reg0.ACLR
jrst_n => dtm[18]~reg0.ACLR
jrst_n => dtm[19]~reg0.ACLR
jrst_n => dtm[20]~reg0.ACLR
jrst_n => dtm[21]~reg0.ACLR
jrst_n => dtm[22]~reg0.ACLR
jrst_n => dtm[23]~reg0.ACLR
jrst_n => dtm[24]~reg0.ACLR
jrst_n => dtm[25]~reg0.ACLR
jrst_n => dtm[26]~reg0.ACLR
jrst_n => dtm[27]~reg0.ACLR
jrst_n => dtm[28]~reg0.ACLR
jrst_n => dtm[29]~reg0.ACLR
jrst_n => dtm[30]~reg0.ACLR
jrst_n => dtm[31]~reg0.ACLR
jrst_n => dtm[32]~reg0.ACLR
jrst_n => dtm[33]~reg0.ACLR
jrst_n => dtm[34]~reg0.ACLR
jrst_n => dtm[35]~reg0.ACLR
jrst_n => atm[0]~reg0.ACLR
jrst_n => atm[1]~reg0.ACLR
jrst_n => atm[2]~reg0.ACLR
jrst_n => atm[3]~reg0.ACLR
jrst_n => atm[4]~reg0.ACLR
jrst_n => atm[5]~reg0.ACLR
jrst_n => atm[6]~reg0.ACLR
jrst_n => atm[7]~reg0.ACLR
jrst_n => atm[8]~reg0.ACLR
jrst_n => atm[9]~reg0.ACLR
jrst_n => atm[10]~reg0.ACLR
jrst_n => atm[11]~reg0.ACLR
jrst_n => atm[12]~reg0.ACLR
jrst_n => atm[13]~reg0.ACLR
jrst_n => atm[14]~reg0.ACLR
jrst_n => atm[15]~reg0.ACLR
jrst_n => atm[16]~reg0.ACLR
jrst_n => atm[17]~reg0.ACLR
jrst_n => atm[18]~reg0.ACLR
jrst_n => atm[19]~reg0.ACLR
jrst_n => atm[20]~reg0.ACLR
jrst_n => atm[21]~reg0.ACLR
jrst_n => atm[22]~reg0.ACLR
jrst_n => atm[23]~reg0.ACLR
jrst_n => atm[24]~reg0.ACLR
jrst_n => atm[25]~reg0.ACLR
jrst_n => atm[26]~reg0.ACLR
jrst_n => atm[27]~reg0.ACLR
jrst_n => atm[28]~reg0.ACLR
jrst_n => atm[29]~reg0.ACLR
jrst_n => atm[30]~reg0.ACLR
jrst_n => atm[31]~reg0.ACLR
jrst_n => atm[32]~reg0.ACLR
jrst_n => atm[33]~reg0.ACLR
jrst_n => atm[34]~reg0.ACLR
jrst_n => atm[35]~reg0.ACLR
trc_ctrl[0] => trc_ctrl[0].IN1
trc_ctrl[1] => trc_ctrl[1].IN1
trc_ctrl[2] => trc_ctrl[2].IN1
trc_ctrl[3] => trc_ctrl[3].IN1
trc_ctrl[4] => trc_ctrl[4].IN1
trc_ctrl[5] => trc_ctrl[5].IN1
trc_ctrl[6] => trc_ctrl[6].IN1
trc_ctrl[7] => trc_ctrl[7].IN1
trc_ctrl[8] => trc_ctrl[8].IN1
trc_ctrl[9] => ~NO_FANOUT~
trc_ctrl[10] => ~NO_FANOUT~
trc_ctrl[11] => ~NO_FANOUT~
trc_ctrl[12] => ~NO_FANOUT~
trc_ctrl[13] => ~NO_FANOUT~
trc_ctrl[14] => ~NO_FANOUT~
trc_ctrl[15] => ~NO_FANOUT~


|main|Proyecto:u1|Proyecto_nios2_qsys_0:nios2_qsys_0|Proyecto_nios2_qsys_0_nios2_oci:the_Proyecto_nios2_qsys_0_nios2_oci|Proyecto_nios2_qsys_0_nios2_oci_dtrace:the_Proyecto_nios2_qsys_0_nios2_oci_dtrace|Proyecto_nios2_qsys_0_nios2_oci_td_mode:Proyecto_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode
ctrl[0] => ~NO_FANOUT~
ctrl[1] => ~NO_FANOUT~
ctrl[2] => ~NO_FANOUT~
ctrl[3] => ~NO_FANOUT~
ctrl[4] => ~NO_FANOUT~
ctrl[5] => Decoder0.IN2
ctrl[5] => td_mode[3].DATAIN
ctrl[6] => Decoder0.IN1
ctrl[6] => Decoder1.IN1
ctrl[6] => td_mode[2].DATAIN
ctrl[7] => Decoder0.IN0
ctrl[7] => Decoder1.IN0
ctrl[8] => ~NO_FANOUT~


|main|Proyecto:u1|Proyecto_nios2_qsys_0:nios2_qsys_0|Proyecto_nios2_qsys_0_nios2_oci:the_Proyecto_nios2_qsys_0_nios2_oci|Proyecto_nios2_qsys_0_nios2_oci_fifo:the_Proyecto_nios2_qsys_0_nios2_oci_fifo
atm[0] => ~NO_FANOUT~
atm[1] => ~NO_FANOUT~
atm[2] => ~NO_FANOUT~
atm[3] => ~NO_FANOUT~
atm[4] => ~NO_FANOUT~
atm[5] => ~NO_FANOUT~
atm[6] => ~NO_FANOUT~
atm[7] => ~NO_FANOUT~
atm[8] => ~NO_FANOUT~
atm[9] => ~NO_FANOUT~
atm[10] => ~NO_FANOUT~
atm[11] => ~NO_FANOUT~
atm[12] => ~NO_FANOUT~
atm[13] => ~NO_FANOUT~
atm[14] => ~NO_FANOUT~
atm[15] => ~NO_FANOUT~
atm[16] => ~NO_FANOUT~
atm[17] => ~NO_FANOUT~
atm[18] => ~NO_FANOUT~
atm[19] => ~NO_FANOUT~
atm[20] => ~NO_FANOUT~
atm[21] => ~NO_FANOUT~
atm[22] => ~NO_FANOUT~
atm[23] => ~NO_FANOUT~
atm[24] => ~NO_FANOUT~
atm[25] => ~NO_FANOUT~
atm[26] => ~NO_FANOUT~
atm[27] => ~NO_FANOUT~
atm[28] => ~NO_FANOUT~
atm[29] => ~NO_FANOUT~
atm[30] => ~NO_FANOUT~
atm[31] => ~NO_FANOUT~
atm[32] => WideOr1.IN0
atm[33] => WideOr1.IN1
atm[34] => WideOr1.IN2
atm[35] => WideOr1.IN3
clk => fifocount[0].CLK
clk => fifocount[1].CLK
clk => fifocount[2].CLK
clk => fifocount[3].CLK
clk => fifocount[4].CLK
dbrk_traceme => trc_this.IN1
dbrk_traceoff => trc_this.IN0
dbrk_traceon => trc_this.IN1
dct_buffer[0] => dct_buffer[0].IN1
dct_buffer[1] => dct_buffer[1].IN1
dct_buffer[2] => dct_buffer[2].IN1
dct_buffer[3] => dct_buffer[3].IN1
dct_buffer[4] => dct_buffer[4].IN1
dct_buffer[5] => dct_buffer[5].IN1
dct_buffer[6] => dct_buffer[6].IN1
dct_buffer[7] => dct_buffer[7].IN1
dct_buffer[8] => dct_buffer[8].IN1
dct_buffer[9] => dct_buffer[9].IN1
dct_buffer[10] => dct_buffer[10].IN1
dct_buffer[11] => dct_buffer[11].IN1
dct_buffer[12] => dct_buffer[12].IN1
dct_buffer[13] => dct_buffer[13].IN1
dct_buffer[14] => dct_buffer[14].IN1
dct_buffer[15] => dct_buffer[15].IN1
dct_buffer[16] => dct_buffer[16].IN1
dct_buffer[17] => dct_buffer[17].IN1
dct_buffer[18] => dct_buffer[18].IN1
dct_buffer[19] => dct_buffer[19].IN1
dct_buffer[20] => dct_buffer[20].IN1
dct_buffer[21] => dct_buffer[21].IN1
dct_buffer[22] => dct_buffer[22].IN1
dct_buffer[23] => dct_buffer[23].IN1
dct_buffer[24] => dct_buffer[24].IN1
dct_buffer[25] => dct_buffer[25].IN1
dct_buffer[26] => dct_buffer[26].IN1
dct_buffer[27] => dct_buffer[27].IN1
dct_buffer[28] => dct_buffer[28].IN1
dct_buffer[29] => dct_buffer[29].IN1
dct_count[0] => dct_count[0].IN1
dct_count[1] => dct_count[1].IN1
dct_count[2] => dct_count[2].IN1
dct_count[3] => dct_count[3].IN1
dtm[0] => ~NO_FANOUT~
dtm[1] => ~NO_FANOUT~
dtm[2] => ~NO_FANOUT~
dtm[3] => ~NO_FANOUT~
dtm[4] => ~NO_FANOUT~
dtm[5] => ~NO_FANOUT~
dtm[6] => ~NO_FANOUT~
dtm[7] => ~NO_FANOUT~
dtm[8] => ~NO_FANOUT~
dtm[9] => ~NO_FANOUT~
dtm[10] => ~NO_FANOUT~
dtm[11] => ~NO_FANOUT~
dtm[12] => ~NO_FANOUT~
dtm[13] => ~NO_FANOUT~
dtm[14] => ~NO_FANOUT~
dtm[15] => ~NO_FANOUT~
dtm[16] => ~NO_FANOUT~
dtm[17] => ~NO_FANOUT~
dtm[18] => ~NO_FANOUT~
dtm[19] => ~NO_FANOUT~
dtm[20] => ~NO_FANOUT~
dtm[21] => ~NO_FANOUT~
dtm[22] => ~NO_FANOUT~
dtm[23] => ~NO_FANOUT~
dtm[24] => ~NO_FANOUT~
dtm[25] => ~NO_FANOUT~
dtm[26] => ~NO_FANOUT~
dtm[27] => ~NO_FANOUT~
dtm[28] => ~NO_FANOUT~
dtm[29] => ~NO_FANOUT~
dtm[30] => ~NO_FANOUT~
dtm[31] => ~NO_FANOUT~
dtm[32] => WideOr2.IN0
dtm[33] => WideOr2.IN1
dtm[34] => WideOr2.IN2
dtm[35] => WideOr2.IN3
itm[0] => tw[0].DATAIN
itm[1] => tw[1].DATAIN
itm[2] => tw[2].DATAIN
itm[3] => tw[3].DATAIN
itm[4] => tw[4].DATAIN
itm[5] => tw[5].DATAIN
itm[6] => tw[6].DATAIN
itm[7] => tw[7].DATAIN
itm[8] => tw[8].DATAIN
itm[9] => tw[9].DATAIN
itm[10] => tw[10].DATAIN
itm[11] => tw[11].DATAIN
itm[12] => tw[12].DATAIN
itm[13] => tw[13].DATAIN
itm[14] => tw[14].DATAIN
itm[15] => tw[15].DATAIN
itm[16] => tw[16].DATAIN
itm[17] => tw[17].DATAIN
itm[18] => tw[18].DATAIN
itm[19] => tw[19].DATAIN
itm[20] => tw[20].DATAIN
itm[21] => tw[21].DATAIN
itm[22] => tw[22].DATAIN
itm[23] => tw[23].DATAIN
itm[24] => tw[24].DATAIN
itm[25] => tw[25].DATAIN
itm[26] => tw[26].DATAIN
itm[27] => tw[27].DATAIN
itm[28] => tw[28].DATAIN
itm[29] => tw[29].DATAIN
itm[30] => tw[30].DATAIN
itm[31] => tw[31].DATAIN
itm[32] => WideOr0.IN0
itm[32] => tw[32].DATAIN
itm[33] => WideOr0.IN1
itm[33] => tw[33].DATAIN
itm[34] => WideOr0.IN2
itm[34] => tw[34].DATAIN
itm[35] => WideOr0.IN3
itm[35] => tw[35].DATAIN
jrst_n => fifocount[0].ACLR
jrst_n => fifocount[1].ACLR
jrst_n => fifocount[2].ACLR
jrst_n => fifocount[3].ACLR
jrst_n => fifocount[4].ACLR
reset_n => ~NO_FANOUT~
test_ending => test_ending.IN1
test_has_ended => test_has_ended.IN1
trc_on => trc_this.IN1


|main|Proyecto:u1|Proyecto_nios2_qsys_0:nios2_qsys_0|Proyecto_nios2_qsys_0_nios2_oci:the_Proyecto_nios2_qsys_0_nios2_oci|Proyecto_nios2_qsys_0_nios2_oci_fifo:the_Proyecto_nios2_qsys_0_nios2_oci_fifo|Proyecto_nios2_qsys_0_nios2_oci_compute_tm_count:Proyecto_nios2_qsys_0_nios2_oci_compute_tm_count_tm_count
atm_valid => Decoder0.IN1
dtm_valid => Decoder0.IN2
itm_valid => Decoder0.IN0


|main|Proyecto:u1|Proyecto_nios2_qsys_0:nios2_qsys_0|Proyecto_nios2_qsys_0_nios2_oci:the_Proyecto_nios2_qsys_0_nios2_oci|Proyecto_nios2_qsys_0_nios2_oci_fifo:the_Proyecto_nios2_qsys_0_nios2_oci_fifo|Proyecto_nios2_qsys_0_nios2_oci_fifowp_inc:Proyecto_nios2_qsys_0_nios2_oci_fifowp_inc_fifowp
free2 => always0.IN1
free3 => always0.IN1
tm_count[0] => LessThan0.IN4
tm_count[0] => LessThan1.IN4
tm_count[0] => Equal0.IN1
tm_count[1] => LessThan0.IN3
tm_count[1] => LessThan1.IN3
tm_count[1] => Equal0.IN0


|main|Proyecto:u1|Proyecto_nios2_qsys_0:nios2_qsys_0|Proyecto_nios2_qsys_0_nios2_oci:the_Proyecto_nios2_qsys_0_nios2_oci|Proyecto_nios2_qsys_0_nios2_oci_fifo:the_Proyecto_nios2_qsys_0_nios2_oci_fifo|Proyecto_nios2_qsys_0_nios2_oci_fifocount_inc:Proyecto_nios2_qsys_0_nios2_oci_fifocount_inc_fifocount
empty => fifocount_inc.OUTPUTSELECT
empty => fifocount_inc.OUTPUTSELECT
empty => fifocount_inc.OUTPUTSELECT
empty => fifocount_inc.OUTPUTSELECT
empty => fifocount_inc.OUTPUTSELECT
free2 => always0.IN1
free3 => always0.IN1
tm_count[0] => LessThan0.IN4
tm_count[0] => LessThan1.IN4
tm_count[0] => fifocount_inc.DATAB
tm_count[0] => Equal0.IN1
tm_count[1] => LessThan0.IN3
tm_count[1] => LessThan1.IN3
tm_count[1] => fifocount_inc.DATAB
tm_count[1] => Equal0.IN0


|main|Proyecto:u1|Proyecto_nios2_qsys_0:nios2_qsys_0|Proyecto_nios2_qsys_0_nios2_oci:the_Proyecto_nios2_qsys_0_nios2_oci|Proyecto_nios2_qsys_0_nios2_oci_fifo:the_Proyecto_nios2_qsys_0_nios2_oci_fifo|Proyecto_nios2_qsys_0_oci_test_bench:the_Proyecto_nios2_qsys_0_oci_test_bench
dct_buffer[0] => ~NO_FANOUT~
dct_buffer[1] => ~NO_FANOUT~
dct_buffer[2] => ~NO_FANOUT~
dct_buffer[3] => ~NO_FANOUT~
dct_buffer[4] => ~NO_FANOUT~
dct_buffer[5] => ~NO_FANOUT~
dct_buffer[6] => ~NO_FANOUT~
dct_buffer[7] => ~NO_FANOUT~
dct_buffer[8] => ~NO_FANOUT~
dct_buffer[9] => ~NO_FANOUT~
dct_buffer[10] => ~NO_FANOUT~
dct_buffer[11] => ~NO_FANOUT~
dct_buffer[12] => ~NO_FANOUT~
dct_buffer[13] => ~NO_FANOUT~
dct_buffer[14] => ~NO_FANOUT~
dct_buffer[15] => ~NO_FANOUT~
dct_buffer[16] => ~NO_FANOUT~
dct_buffer[17] => ~NO_FANOUT~
dct_buffer[18] => ~NO_FANOUT~
dct_buffer[19] => ~NO_FANOUT~
dct_buffer[20] => ~NO_FANOUT~
dct_buffer[21] => ~NO_FANOUT~
dct_buffer[22] => ~NO_FANOUT~
dct_buffer[23] => ~NO_FANOUT~
dct_buffer[24] => ~NO_FANOUT~
dct_buffer[25] => ~NO_FANOUT~
dct_buffer[26] => ~NO_FANOUT~
dct_buffer[27] => ~NO_FANOUT~
dct_buffer[28] => ~NO_FANOUT~
dct_buffer[29] => ~NO_FANOUT~
dct_count[0] => ~NO_FANOUT~
dct_count[1] => ~NO_FANOUT~
dct_count[2] => ~NO_FANOUT~
dct_count[3] => ~NO_FANOUT~
test_ending => ~NO_FANOUT~
test_has_ended => ~NO_FANOUT~


|main|Proyecto:u1|Proyecto_nios2_qsys_0:nios2_qsys_0|Proyecto_nios2_qsys_0_nios2_oci:the_Proyecto_nios2_qsys_0_nios2_oci|Proyecto_nios2_qsys_0_nios2_oci_pib:the_Proyecto_nios2_qsys_0_nios2_oci_pib
clk => ~NO_FANOUT~
clkx2 => ~NO_FANOUT~
jrst_n => ~NO_FANOUT~
tw[0] => ~NO_FANOUT~
tw[1] => ~NO_FANOUT~
tw[2] => ~NO_FANOUT~
tw[3] => ~NO_FANOUT~
tw[4] => ~NO_FANOUT~
tw[5] => ~NO_FANOUT~
tw[6] => ~NO_FANOUT~
tw[7] => ~NO_FANOUT~
tw[8] => ~NO_FANOUT~
tw[9] => ~NO_FANOUT~
tw[10] => ~NO_FANOUT~
tw[11] => ~NO_FANOUT~
tw[12] => ~NO_FANOUT~
tw[13] => ~NO_FANOUT~
tw[14] => ~NO_FANOUT~
tw[15] => ~NO_FANOUT~
tw[16] => ~NO_FANOUT~
tw[17] => ~NO_FANOUT~
tw[18] => ~NO_FANOUT~
tw[19] => ~NO_FANOUT~
tw[20] => ~NO_FANOUT~
tw[21] => ~NO_FANOUT~
tw[22] => ~NO_FANOUT~
tw[23] => ~NO_FANOUT~
tw[24] => ~NO_FANOUT~
tw[25] => ~NO_FANOUT~
tw[26] => ~NO_FANOUT~
tw[27] => ~NO_FANOUT~
tw[28] => ~NO_FANOUT~
tw[29] => ~NO_FANOUT~
tw[30] => ~NO_FANOUT~
tw[31] => ~NO_FANOUT~
tw[32] => ~NO_FANOUT~
tw[33] => ~NO_FANOUT~
tw[34] => ~NO_FANOUT~
tw[35] => ~NO_FANOUT~


|main|Proyecto:u1|Proyecto_nios2_qsys_0:nios2_qsys_0|Proyecto_nios2_qsys_0_nios2_oci:the_Proyecto_nios2_qsys_0_nios2_oci|Proyecto_nios2_qsys_0_nios2_oci_im:the_Proyecto_nios2_qsys_0_nios2_oci_im
clk => clk.IN2
jdo[0] => ~NO_FANOUT~
jdo[1] => jdo[1].IN1
jdo[2] => jdo[2].IN1
jdo[3] => jdo[3].IN1
jdo[4] => jdo[4].IN1
jdo[5] => jdo[5].IN1
jdo[6] => jdo[6].IN1
jdo[7] => jdo[7].IN1
jdo[8] => jdo[8].IN1
jdo[9] => jdo[9].IN1
jdo[10] => jdo[10].IN1
jdo[11] => jdo[11].IN1
jdo[12] => jdo[12].IN1
jdo[13] => jdo[13].IN1
jdo[14] => jdo[14].IN1
jdo[15] => jdo[15].IN1
jdo[16] => jdo[16].IN1
jdo[17] => jdo[17].IN1
jdo[18] => jdo[18].IN1
jdo[19] => jdo[19].IN1
jdo[20] => jdo[20].IN1
jdo[21] => jdo[21].IN1
jdo[22] => jdo[22].IN1
jdo[23] => jdo[23].IN1
jdo[24] => jdo[24].IN1
jdo[25] => jdo[25].IN1
jdo[26] => jdo[26].IN1
jdo[27] => jdo[27].IN1
jdo[28] => jdo[28].IN1
jdo[29] => jdo[29].IN1
jdo[30] => jdo[30].IN1
jdo[31] => jdo[31].IN1
jdo[32] => jdo[32].IN1
jdo[33] => jdo[33].IN1
jdo[34] => jdo[34].IN1
jdo[35] => jdo[35].IN1
jdo[36] => jdo[36].IN1
jdo[37] => ~NO_FANOUT~
jrst_n => trc_wrap~reg0.ACLR
jrst_n => trc_im_addr[0]~reg0.ACLR
jrst_n => trc_im_addr[1]~reg0.ACLR
jrst_n => trc_im_addr[2]~reg0.ACLR
jrst_n => trc_im_addr[3]~reg0.ACLR
jrst_n => trc_im_addr[4]~reg0.ACLR
jrst_n => trc_im_addr[5]~reg0.ACLR
jrst_n => trc_im_addr[6]~reg0.ACLR
reset_n => trc_jtag_addr[0].ACLR
reset_n => trc_jtag_addr[1].ACLR
reset_n => trc_jtag_addr[2].ACLR
reset_n => trc_jtag_addr[3].ACLR
reset_n => trc_jtag_addr[4].ACLR
reset_n => trc_jtag_addr[5].ACLR
reset_n => trc_jtag_addr[6].ACLR
reset_n => trc_jtag_addr[7].ACLR
reset_n => trc_jtag_addr[8].ACLR
reset_n => trc_jtag_addr[9].ACLR
reset_n => trc_jtag_addr[10].ACLR
reset_n => trc_jtag_addr[11].ACLR
reset_n => trc_jtag_addr[12].ACLR
reset_n => trc_jtag_addr[13].ACLR
reset_n => trc_jtag_addr[14].ACLR
reset_n => trc_jtag_addr[15].ACLR
reset_n => trc_jtag_addr[16].ACLR
take_action_tracectrl => ~NO_FANOUT~
take_action_tracemem_a => always1.IN0
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_b => take_action_tracemem_b.IN1
take_no_action_tracemem_a => always1.IN1
trc_ctrl[0] => comb.IN1
trc_ctrl[0] => trc_enb.DATAIN
trc_ctrl[0] => tracemem_on.DATAIN
trc_ctrl[1] => ~NO_FANOUT~
trc_ctrl[2] => ~NO_FANOUT~
trc_ctrl[3] => ~NO_FANOUT~
trc_ctrl[4] => ~NO_FANOUT~
trc_ctrl[5] => ~NO_FANOUT~
trc_ctrl[6] => ~NO_FANOUT~
trc_ctrl[7] => ~NO_FANOUT~
trc_ctrl[8] => ~NO_FANOUT~
trc_ctrl[9] => ~NO_FANOUT~
trc_ctrl[10] => xbrk_wrap_traceoff.IN1
trc_ctrl[11] => ~NO_FANOUT~
trc_ctrl[12] => ~NO_FANOUT~
trc_ctrl[13] => ~NO_FANOUT~
trc_ctrl[14] => ~NO_FANOUT~
trc_ctrl[15] => ~NO_FANOUT~
tw[0] => trc_im_data[0].IN1
tw[1] => trc_im_data[1].IN1
tw[2] => trc_im_data[2].IN1
tw[3] => trc_im_data[3].IN1
tw[4] => trc_im_data[4].IN1
tw[5] => trc_im_data[5].IN1
tw[6] => trc_im_data[6].IN1
tw[7] => trc_im_data[7].IN1
tw[8] => trc_im_data[8].IN1
tw[9] => trc_im_data[9].IN1
tw[10] => trc_im_data[10].IN1
tw[11] => trc_im_data[11].IN1
tw[12] => trc_im_data[12].IN1
tw[13] => trc_im_data[13].IN1
tw[14] => trc_im_data[14].IN1
tw[15] => trc_im_data[15].IN1
tw[16] => trc_im_data[16].IN1
tw[17] => trc_im_data[17].IN1
tw[18] => trc_im_data[18].IN1
tw[19] => trc_im_data[19].IN1
tw[20] => trc_im_data[20].IN1
tw[21] => trc_im_data[21].IN1
tw[22] => trc_im_data[22].IN1
tw[23] => trc_im_data[23].IN1
tw[24] => trc_im_data[24].IN1
tw[25] => trc_im_data[25].IN1
tw[26] => trc_im_data[26].IN1
tw[27] => trc_im_data[27].IN1
tw[28] => trc_im_data[28].IN1
tw[29] => trc_im_data[29].IN1
tw[30] => trc_im_data[30].IN1
tw[31] => trc_im_data[31].IN1
tw[32] => trc_im_data[32].IN1
tw[33] => trc_im_data[33].IN1
tw[34] => trc_im_data[34].IN1
tw[35] => trc_im_data[35].IN1


|main|Proyecto:u1|Proyecto_nios2_qsys_0:nios2_qsys_0|Proyecto_nios2_qsys_0_nios2_oci:the_Proyecto_nios2_qsys_0_nios2_oci|Proyecto_nios2_qsys_0_nios2_oci_im:the_Proyecto_nios2_qsys_0_nios2_oci_im|Proyecto_nios2_qsys_0_traceram_lpm_dram_bdp_component_module:Proyecto_nios2_qsys_0_traceram_lpm_dram_bdp_component
address_a[0] => address_a[0].IN1
address_a[1] => address_a[1].IN1
address_a[2] => address_a[2].IN1
address_a[3] => address_a[3].IN1
address_a[4] => address_a[4].IN1
address_a[5] => address_a[5].IN1
address_a[6] => address_a[6].IN1
address_b[0] => address_b[0].IN1
address_b[1] => address_b[1].IN1
address_b[2] => address_b[2].IN1
address_b[3] => address_b[3].IN1
address_b[4] => address_b[4].IN1
address_b[5] => address_b[5].IN1
address_b[6] => address_b[6].IN1
clock0 => clock0.IN1
clock1 => clock1.IN1
clocken0 => clocken0.IN1
clocken1 => clocken1.IN1
data_a[0] => data_a[0].IN1
data_a[1] => data_a[1].IN1
data_a[2] => data_a[2].IN1
data_a[3] => data_a[3].IN1
data_a[4] => data_a[4].IN1
data_a[5] => data_a[5].IN1
data_a[6] => data_a[6].IN1
data_a[7] => data_a[7].IN1
data_a[8] => data_a[8].IN1
data_a[9] => data_a[9].IN1
data_a[10] => data_a[10].IN1
data_a[11] => data_a[11].IN1
data_a[12] => data_a[12].IN1
data_a[13] => data_a[13].IN1
data_a[14] => data_a[14].IN1
data_a[15] => data_a[15].IN1
data_a[16] => data_a[16].IN1
data_a[17] => data_a[17].IN1
data_a[18] => data_a[18].IN1
data_a[19] => data_a[19].IN1
data_a[20] => data_a[20].IN1
data_a[21] => data_a[21].IN1
data_a[22] => data_a[22].IN1
data_a[23] => data_a[23].IN1
data_a[24] => data_a[24].IN1
data_a[25] => data_a[25].IN1
data_a[26] => data_a[26].IN1
data_a[27] => data_a[27].IN1
data_a[28] => data_a[28].IN1
data_a[29] => data_a[29].IN1
data_a[30] => data_a[30].IN1
data_a[31] => data_a[31].IN1
data_a[32] => data_a[32].IN1
data_a[33] => data_a[33].IN1
data_a[34] => data_a[34].IN1
data_a[35] => data_a[35].IN1
data_b[0] => data_b[0].IN1
data_b[1] => data_b[1].IN1
data_b[2] => data_b[2].IN1
data_b[3] => data_b[3].IN1
data_b[4] => data_b[4].IN1
data_b[5] => data_b[5].IN1
data_b[6] => data_b[6].IN1
data_b[7] => data_b[7].IN1
data_b[8] => data_b[8].IN1
data_b[9] => data_b[9].IN1
data_b[10] => data_b[10].IN1
data_b[11] => data_b[11].IN1
data_b[12] => data_b[12].IN1
data_b[13] => data_b[13].IN1
data_b[14] => data_b[14].IN1
data_b[15] => data_b[15].IN1
data_b[16] => data_b[16].IN1
data_b[17] => data_b[17].IN1
data_b[18] => data_b[18].IN1
data_b[19] => data_b[19].IN1
data_b[20] => data_b[20].IN1
data_b[21] => data_b[21].IN1
data_b[22] => data_b[22].IN1
data_b[23] => data_b[23].IN1
data_b[24] => data_b[24].IN1
data_b[25] => data_b[25].IN1
data_b[26] => data_b[26].IN1
data_b[27] => data_b[27].IN1
data_b[28] => data_b[28].IN1
data_b[29] => data_b[29].IN1
data_b[30] => data_b[30].IN1
data_b[31] => data_b[31].IN1
data_b[32] => data_b[32].IN1
data_b[33] => data_b[33].IN1
data_b[34] => data_b[34].IN1
data_b[35] => data_b[35].IN1
wren_a => wren_a.IN1
wren_b => wren_b.IN1


|main|Proyecto:u1|Proyecto_nios2_qsys_0:nios2_qsys_0|Proyecto_nios2_qsys_0_nios2_oci:the_Proyecto_nios2_qsys_0_nios2_oci|Proyecto_nios2_qsys_0_nios2_oci_im:the_Proyecto_nios2_qsys_0_nios2_oci_im|Proyecto_nios2_qsys_0_traceram_lpm_dram_bdp_component_module:Proyecto_nios2_qsys_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram
wren_a => altsyncram_e502:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_e502:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_e502:auto_generated.data_a[0]
data_a[1] => altsyncram_e502:auto_generated.data_a[1]
data_a[2] => altsyncram_e502:auto_generated.data_a[2]
data_a[3] => altsyncram_e502:auto_generated.data_a[3]
data_a[4] => altsyncram_e502:auto_generated.data_a[4]
data_a[5] => altsyncram_e502:auto_generated.data_a[5]
data_a[6] => altsyncram_e502:auto_generated.data_a[6]
data_a[7] => altsyncram_e502:auto_generated.data_a[7]
data_a[8] => altsyncram_e502:auto_generated.data_a[8]
data_a[9] => altsyncram_e502:auto_generated.data_a[9]
data_a[10] => altsyncram_e502:auto_generated.data_a[10]
data_a[11] => altsyncram_e502:auto_generated.data_a[11]
data_a[12] => altsyncram_e502:auto_generated.data_a[12]
data_a[13] => altsyncram_e502:auto_generated.data_a[13]
data_a[14] => altsyncram_e502:auto_generated.data_a[14]
data_a[15] => altsyncram_e502:auto_generated.data_a[15]
data_a[16] => altsyncram_e502:auto_generated.data_a[16]
data_a[17] => altsyncram_e502:auto_generated.data_a[17]
data_a[18] => altsyncram_e502:auto_generated.data_a[18]
data_a[19] => altsyncram_e502:auto_generated.data_a[19]
data_a[20] => altsyncram_e502:auto_generated.data_a[20]
data_a[21] => altsyncram_e502:auto_generated.data_a[21]
data_a[22] => altsyncram_e502:auto_generated.data_a[22]
data_a[23] => altsyncram_e502:auto_generated.data_a[23]
data_a[24] => altsyncram_e502:auto_generated.data_a[24]
data_a[25] => altsyncram_e502:auto_generated.data_a[25]
data_a[26] => altsyncram_e502:auto_generated.data_a[26]
data_a[27] => altsyncram_e502:auto_generated.data_a[27]
data_a[28] => altsyncram_e502:auto_generated.data_a[28]
data_a[29] => altsyncram_e502:auto_generated.data_a[29]
data_a[30] => altsyncram_e502:auto_generated.data_a[30]
data_a[31] => altsyncram_e502:auto_generated.data_a[31]
data_a[32] => altsyncram_e502:auto_generated.data_a[32]
data_a[33] => altsyncram_e502:auto_generated.data_a[33]
data_a[34] => altsyncram_e502:auto_generated.data_a[34]
data_a[35] => altsyncram_e502:auto_generated.data_a[35]
data_b[0] => altsyncram_e502:auto_generated.data_b[0]
data_b[1] => altsyncram_e502:auto_generated.data_b[1]
data_b[2] => altsyncram_e502:auto_generated.data_b[2]
data_b[3] => altsyncram_e502:auto_generated.data_b[3]
data_b[4] => altsyncram_e502:auto_generated.data_b[4]
data_b[5] => altsyncram_e502:auto_generated.data_b[5]
data_b[6] => altsyncram_e502:auto_generated.data_b[6]
data_b[7] => altsyncram_e502:auto_generated.data_b[7]
data_b[8] => altsyncram_e502:auto_generated.data_b[8]
data_b[9] => altsyncram_e502:auto_generated.data_b[9]
data_b[10] => altsyncram_e502:auto_generated.data_b[10]
data_b[11] => altsyncram_e502:auto_generated.data_b[11]
data_b[12] => altsyncram_e502:auto_generated.data_b[12]
data_b[13] => altsyncram_e502:auto_generated.data_b[13]
data_b[14] => altsyncram_e502:auto_generated.data_b[14]
data_b[15] => altsyncram_e502:auto_generated.data_b[15]
data_b[16] => altsyncram_e502:auto_generated.data_b[16]
data_b[17] => altsyncram_e502:auto_generated.data_b[17]
data_b[18] => altsyncram_e502:auto_generated.data_b[18]
data_b[19] => altsyncram_e502:auto_generated.data_b[19]
data_b[20] => altsyncram_e502:auto_generated.data_b[20]
data_b[21] => altsyncram_e502:auto_generated.data_b[21]
data_b[22] => altsyncram_e502:auto_generated.data_b[22]
data_b[23] => altsyncram_e502:auto_generated.data_b[23]
data_b[24] => altsyncram_e502:auto_generated.data_b[24]
data_b[25] => altsyncram_e502:auto_generated.data_b[25]
data_b[26] => altsyncram_e502:auto_generated.data_b[26]
data_b[27] => altsyncram_e502:auto_generated.data_b[27]
data_b[28] => altsyncram_e502:auto_generated.data_b[28]
data_b[29] => altsyncram_e502:auto_generated.data_b[29]
data_b[30] => altsyncram_e502:auto_generated.data_b[30]
data_b[31] => altsyncram_e502:auto_generated.data_b[31]
data_b[32] => altsyncram_e502:auto_generated.data_b[32]
data_b[33] => altsyncram_e502:auto_generated.data_b[33]
data_b[34] => altsyncram_e502:auto_generated.data_b[34]
data_b[35] => altsyncram_e502:auto_generated.data_b[35]
address_a[0] => altsyncram_e502:auto_generated.address_a[0]
address_a[1] => altsyncram_e502:auto_generated.address_a[1]
address_a[2] => altsyncram_e502:auto_generated.address_a[2]
address_a[3] => altsyncram_e502:auto_generated.address_a[3]
address_a[4] => altsyncram_e502:auto_generated.address_a[4]
address_a[5] => altsyncram_e502:auto_generated.address_a[5]
address_a[6] => altsyncram_e502:auto_generated.address_a[6]
address_b[0] => altsyncram_e502:auto_generated.address_b[0]
address_b[1] => altsyncram_e502:auto_generated.address_b[1]
address_b[2] => altsyncram_e502:auto_generated.address_b[2]
address_b[3] => altsyncram_e502:auto_generated.address_b[3]
address_b[4] => altsyncram_e502:auto_generated.address_b[4]
address_b[5] => altsyncram_e502:auto_generated.address_b[5]
address_b[6] => altsyncram_e502:auto_generated.address_b[6]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_e502:auto_generated.clock0
clock1 => altsyncram_e502:auto_generated.clock1
clocken0 => altsyncram_e502:auto_generated.clocken0
clocken1 => altsyncram_e502:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~


|main|Proyecto:u1|Proyecto_nios2_qsys_0:nios2_qsys_0|Proyecto_nios2_qsys_0_nios2_oci:the_Proyecto_nios2_qsys_0_nios2_oci|Proyecto_nios2_qsys_0_nios2_oci_im:the_Proyecto_nios2_qsys_0_nios2_oci_im|Proyecto_nios2_qsys_0_traceram_lpm_dram_bdp_component_module:Proyecto_nios2_qsys_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[3] => ram_block1a32.PORTBADDR3
address_b[3] => ram_block1a33.PORTBADDR3
address_b[3] => ram_block1a34.PORTBADDR3
address_b[3] => ram_block1a35.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[4] => ram_block1a32.PORTBADDR4
address_b[4] => ram_block1a33.PORTBADDR4
address_b[4] => ram_block1a34.PORTBADDR4
address_b[4] => ram_block1a35.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[5] => ram_block1a32.PORTBADDR5
address_b[5] => ram_block1a33.PORTBADDR5
address_b[5] => ram_block1a34.PORTBADDR5
address_b[5] => ram_block1a35.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[6] => ram_block1a32.PORTBADDR6
address_b[6] => ram_block1a33.PORTBADDR6
address_b[6] => ram_block1a34.PORTBADDR6
address_b[6] => ram_block1a35.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
clock1 => ram_block1a32.CLK1
clock1 => ram_block1a33.CLK1
clock1 => ram_block1a34.CLK1
clock1 => ram_block1a35.CLK1
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
clocken0 => ram_block1a21.ENA0
clocken0 => ram_block1a22.ENA0
clocken0 => ram_block1a23.ENA0
clocken0 => ram_block1a24.ENA0
clocken0 => ram_block1a25.ENA0
clocken0 => ram_block1a26.ENA0
clocken0 => ram_block1a27.ENA0
clocken0 => ram_block1a28.ENA0
clocken0 => ram_block1a29.ENA0
clocken0 => ram_block1a30.ENA0
clocken0 => ram_block1a31.ENA0
clocken0 => ram_block1a32.ENA0
clocken0 => ram_block1a33.ENA0
clocken0 => ram_block1a34.ENA0
clocken0 => ram_block1a35.ENA0
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
clocken1 => ram_block1a18.ENA1
clocken1 => ram_block1a19.ENA1
clocken1 => ram_block1a20.ENA1
clocken1 => ram_block1a21.ENA1
clocken1 => ram_block1a22.ENA1
clocken1 => ram_block1a23.ENA1
clocken1 => ram_block1a24.ENA1
clocken1 => ram_block1a25.ENA1
clocken1 => ram_block1a26.ENA1
clocken1 => ram_block1a27.ENA1
clocken1 => ram_block1a28.ENA1
clocken1 => ram_block1a29.ENA1
clocken1 => ram_block1a30.ENA1
clocken1 => ram_block1a31.ENA1
clocken1 => ram_block1a32.ENA1
clocken1 => ram_block1a33.ENA1
clocken1 => ram_block1a34.ENA1
clocken1 => ram_block1a35.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[32] => ram_block1a32.PORTADATAIN
data_a[33] => ram_block1a33.PORTADATAIN
data_a[34] => ram_block1a34.PORTADATAIN
data_a[35] => ram_block1a35.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
data_b[12] => ram_block1a12.PORTBDATAIN
data_b[13] => ram_block1a13.PORTBDATAIN
data_b[14] => ram_block1a14.PORTBDATAIN
data_b[15] => ram_block1a15.PORTBDATAIN
data_b[16] => ram_block1a16.PORTBDATAIN
data_b[17] => ram_block1a17.PORTBDATAIN
data_b[18] => ram_block1a18.PORTBDATAIN
data_b[19] => ram_block1a19.PORTBDATAIN
data_b[20] => ram_block1a20.PORTBDATAIN
data_b[21] => ram_block1a21.PORTBDATAIN
data_b[22] => ram_block1a22.PORTBDATAIN
data_b[23] => ram_block1a23.PORTBDATAIN
data_b[24] => ram_block1a24.PORTBDATAIN
data_b[25] => ram_block1a25.PORTBDATAIN
data_b[26] => ram_block1a26.PORTBDATAIN
data_b[27] => ram_block1a27.PORTBDATAIN
data_b[28] => ram_block1a28.PORTBDATAIN
data_b[29] => ram_block1a29.PORTBDATAIN
data_b[30] => ram_block1a30.PORTBDATAIN
data_b[31] => ram_block1a31.PORTBDATAIN
data_b[32] => ram_block1a32.PORTBDATAIN
data_b[33] => ram_block1a33.PORTBDATAIN
data_b[34] => ram_block1a34.PORTBDATAIN
data_b[35] => ram_block1a35.PORTBDATAIN
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a32.PORTAWE
wren_a => ram_block1a33.PORTAWE
wren_a => ram_block1a34.PORTAWE
wren_a => ram_block1a35.PORTAWE
wren_b => ram_block1a0.PORTBRE
wren_b => ram_block1a1.PORTBRE
wren_b => ram_block1a2.PORTBRE
wren_b => ram_block1a3.PORTBRE
wren_b => ram_block1a4.PORTBRE
wren_b => ram_block1a5.PORTBRE
wren_b => ram_block1a6.PORTBRE
wren_b => ram_block1a7.PORTBRE
wren_b => ram_block1a8.PORTBRE
wren_b => ram_block1a9.PORTBRE
wren_b => ram_block1a10.PORTBRE
wren_b => ram_block1a11.PORTBRE
wren_b => ram_block1a12.PORTBRE
wren_b => ram_block1a13.PORTBRE
wren_b => ram_block1a14.PORTBRE
wren_b => ram_block1a15.PORTBRE
wren_b => ram_block1a16.PORTBRE
wren_b => ram_block1a17.PORTBRE
wren_b => ram_block1a18.PORTBRE
wren_b => ram_block1a19.PORTBRE
wren_b => ram_block1a20.PORTBRE
wren_b => ram_block1a21.PORTBRE
wren_b => ram_block1a22.PORTBRE
wren_b => ram_block1a23.PORTBRE
wren_b => ram_block1a24.PORTBRE
wren_b => ram_block1a25.PORTBRE
wren_b => ram_block1a26.PORTBRE
wren_b => ram_block1a27.PORTBRE
wren_b => ram_block1a28.PORTBRE
wren_b => ram_block1a29.PORTBRE
wren_b => ram_block1a30.PORTBRE
wren_b => ram_block1a31.PORTBRE
wren_b => ram_block1a32.PORTBRE
wren_b => ram_block1a33.PORTBRE
wren_b => ram_block1a34.PORTBRE
wren_b => ram_block1a35.PORTBRE


|main|Proyecto:u1|Proyecto_nios2_qsys_0:nios2_qsys_0|Proyecto_nios2_qsys_0_nios2_oci:the_Proyecto_nios2_qsys_0_nios2_oci|Proyecto_nios2_qsys_0_jtag_debug_module_wrapper:the_Proyecto_nios2_qsys_0_jtag_debug_module_wrapper
MonDReg[0] => MonDReg[0].IN1
MonDReg[1] => MonDReg[1].IN1
MonDReg[2] => MonDReg[2].IN1
MonDReg[3] => MonDReg[3].IN1
MonDReg[4] => MonDReg[4].IN1
MonDReg[5] => MonDReg[5].IN1
MonDReg[6] => MonDReg[6].IN1
MonDReg[7] => MonDReg[7].IN1
MonDReg[8] => MonDReg[8].IN1
MonDReg[9] => MonDReg[9].IN1
MonDReg[10] => MonDReg[10].IN1
MonDReg[11] => MonDReg[11].IN1
MonDReg[12] => MonDReg[12].IN1
MonDReg[13] => MonDReg[13].IN1
MonDReg[14] => MonDReg[14].IN1
MonDReg[15] => MonDReg[15].IN1
MonDReg[16] => MonDReg[16].IN1
MonDReg[17] => MonDReg[17].IN1
MonDReg[18] => MonDReg[18].IN1
MonDReg[19] => MonDReg[19].IN1
MonDReg[20] => MonDReg[20].IN1
MonDReg[21] => MonDReg[21].IN1
MonDReg[22] => MonDReg[22].IN1
MonDReg[23] => MonDReg[23].IN1
MonDReg[24] => MonDReg[24].IN1
MonDReg[25] => MonDReg[25].IN1
MonDReg[26] => MonDReg[26].IN1
MonDReg[27] => MonDReg[27].IN1
MonDReg[28] => MonDReg[28].IN1
MonDReg[29] => MonDReg[29].IN1
MonDReg[30] => MonDReg[30].IN1
MonDReg[31] => MonDReg[31].IN1
break_readreg[0] => break_readreg[0].IN1
break_readreg[1] => break_readreg[1].IN1
break_readreg[2] => break_readreg[2].IN1
break_readreg[3] => break_readreg[3].IN1
break_readreg[4] => break_readreg[4].IN1
break_readreg[5] => break_readreg[5].IN1
break_readreg[6] => break_readreg[6].IN1
break_readreg[7] => break_readreg[7].IN1
break_readreg[8] => break_readreg[8].IN1
break_readreg[9] => break_readreg[9].IN1
break_readreg[10] => break_readreg[10].IN1
break_readreg[11] => break_readreg[11].IN1
break_readreg[12] => break_readreg[12].IN1
break_readreg[13] => break_readreg[13].IN1
break_readreg[14] => break_readreg[14].IN1
break_readreg[15] => break_readreg[15].IN1
break_readreg[16] => break_readreg[16].IN1
break_readreg[17] => break_readreg[17].IN1
break_readreg[18] => break_readreg[18].IN1
break_readreg[19] => break_readreg[19].IN1
break_readreg[20] => break_readreg[20].IN1
break_readreg[21] => break_readreg[21].IN1
break_readreg[22] => break_readreg[22].IN1
break_readreg[23] => break_readreg[23].IN1
break_readreg[24] => break_readreg[24].IN1
break_readreg[25] => break_readreg[25].IN1
break_readreg[26] => break_readreg[26].IN1
break_readreg[27] => break_readreg[27].IN1
break_readreg[28] => break_readreg[28].IN1
break_readreg[29] => break_readreg[29].IN1
break_readreg[30] => break_readreg[30].IN1
break_readreg[31] => break_readreg[31].IN1
clk => clk.IN1
dbrk_hit0_latch => dbrk_hit0_latch.IN1
dbrk_hit1_latch => dbrk_hit1_latch.IN1
dbrk_hit2_latch => dbrk_hit2_latch.IN1
dbrk_hit3_latch => dbrk_hit3_latch.IN1
debugack => debugack.IN1
monitor_error => monitor_error.IN1
monitor_ready => monitor_ready.IN1
reset_n => reset_n.IN1
resetlatch => resetlatch.IN1
tracemem_on => tracemem_on.IN1
tracemem_trcdata[0] => tracemem_trcdata[0].IN1
tracemem_trcdata[1] => tracemem_trcdata[1].IN1
tracemem_trcdata[2] => tracemem_trcdata[2].IN1
tracemem_trcdata[3] => tracemem_trcdata[3].IN1
tracemem_trcdata[4] => tracemem_trcdata[4].IN1
tracemem_trcdata[5] => tracemem_trcdata[5].IN1
tracemem_trcdata[6] => tracemem_trcdata[6].IN1
tracemem_trcdata[7] => tracemem_trcdata[7].IN1
tracemem_trcdata[8] => tracemem_trcdata[8].IN1
tracemem_trcdata[9] => tracemem_trcdata[9].IN1
tracemem_trcdata[10] => tracemem_trcdata[10].IN1
tracemem_trcdata[11] => tracemem_trcdata[11].IN1
tracemem_trcdata[12] => tracemem_trcdata[12].IN1
tracemem_trcdata[13] => tracemem_trcdata[13].IN1
tracemem_trcdata[14] => tracemem_trcdata[14].IN1
tracemem_trcdata[15] => tracemem_trcdata[15].IN1
tracemem_trcdata[16] => tracemem_trcdata[16].IN1
tracemem_trcdata[17] => tracemem_trcdata[17].IN1
tracemem_trcdata[18] => tracemem_trcdata[18].IN1
tracemem_trcdata[19] => tracemem_trcdata[19].IN1
tracemem_trcdata[20] => tracemem_trcdata[20].IN1
tracemem_trcdata[21] => tracemem_trcdata[21].IN1
tracemem_trcdata[22] => tracemem_trcdata[22].IN1
tracemem_trcdata[23] => tracemem_trcdata[23].IN1
tracemem_trcdata[24] => tracemem_trcdata[24].IN1
tracemem_trcdata[25] => tracemem_trcdata[25].IN1
tracemem_trcdata[26] => tracemem_trcdata[26].IN1
tracemem_trcdata[27] => tracemem_trcdata[27].IN1
tracemem_trcdata[28] => tracemem_trcdata[28].IN1
tracemem_trcdata[29] => tracemem_trcdata[29].IN1
tracemem_trcdata[30] => tracemem_trcdata[30].IN1
tracemem_trcdata[31] => tracemem_trcdata[31].IN1
tracemem_trcdata[32] => tracemem_trcdata[32].IN1
tracemem_trcdata[33] => tracemem_trcdata[33].IN1
tracemem_trcdata[34] => tracemem_trcdata[34].IN1
tracemem_trcdata[35] => tracemem_trcdata[35].IN1
tracemem_tw => tracemem_tw.IN1
trc_im_addr[0] => trc_im_addr[0].IN1
trc_im_addr[1] => trc_im_addr[1].IN1
trc_im_addr[2] => trc_im_addr[2].IN1
trc_im_addr[3] => trc_im_addr[3].IN1
trc_im_addr[4] => trc_im_addr[4].IN1
trc_im_addr[5] => trc_im_addr[5].IN1
trc_im_addr[6] => trc_im_addr[6].IN1
trc_on => trc_on.IN1
trc_wrap => trc_wrap.IN1
trigbrktype => trigbrktype.IN1
trigger_state_1 => trigger_state_1.IN1


|main|Proyecto:u1|Proyecto_nios2_qsys_0:nios2_qsys_0|Proyecto_nios2_qsys_0_nios2_oci:the_Proyecto_nios2_qsys_0_nios2_oci|Proyecto_nios2_qsys_0_jtag_debug_module_wrapper:the_Proyecto_nios2_qsys_0_jtag_debug_module_wrapper|Proyecto_nios2_qsys_0_jtag_debug_module_tck:the_Proyecto_nios2_qsys_0_jtag_debug_module_tck
MonDReg[0] => Mux36.IN0
MonDReg[1] => Mux35.IN0
MonDReg[2] => Mux34.IN0
MonDReg[3] => Mux33.IN0
MonDReg[4] => Mux32.IN0
MonDReg[5] => Mux31.IN0
MonDReg[6] => Mux30.IN0
MonDReg[7] => Mux29.IN0
MonDReg[8] => Mux28.IN1
MonDReg[9] => Mux27.IN1
MonDReg[10] => Mux26.IN1
MonDReg[11] => Mux25.IN1
MonDReg[12] => Mux24.IN1
MonDReg[13] => Mux23.IN1
MonDReg[14] => Mux22.IN1
MonDReg[15] => Mux21.IN1
MonDReg[16] => Mux20.IN1
MonDReg[17] => Mux19.IN1
MonDReg[18] => Mux18.IN1
MonDReg[19] => Mux17.IN1
MonDReg[20] => Mux16.IN1
MonDReg[21] => Mux15.IN1
MonDReg[22] => Mux14.IN1
MonDReg[23] => Mux13.IN1
MonDReg[24] => Mux12.IN1
MonDReg[25] => Mux11.IN1
MonDReg[26] => Mux10.IN1
MonDReg[27] => Mux9.IN1
MonDReg[28] => Mux8.IN1
MonDReg[29] => Mux7.IN1
MonDReg[30] => Mux6.IN1
MonDReg[31] => Mux5.IN1
break_readreg[0] => Mux36.IN1
break_readreg[1] => Mux35.IN1
break_readreg[2] => Mux34.IN1
break_readreg[3] => Mux33.IN1
break_readreg[4] => Mux32.IN1
break_readreg[5] => Mux31.IN1
break_readreg[6] => Mux30.IN1
break_readreg[7] => Mux29.IN1
break_readreg[8] => Mux28.IN2
break_readreg[9] => Mux27.IN2
break_readreg[10] => Mux26.IN2
break_readreg[11] => Mux25.IN2
break_readreg[12] => Mux24.IN2
break_readreg[13] => Mux23.IN2
break_readreg[14] => Mux22.IN2
break_readreg[15] => Mux21.IN2
break_readreg[16] => Mux20.IN2
break_readreg[17] => Mux19.IN2
break_readreg[18] => Mux18.IN2
break_readreg[19] => Mux17.IN2
break_readreg[20] => Mux16.IN2
break_readreg[21] => Mux15.IN2
break_readreg[22] => Mux14.IN2
break_readreg[23] => Mux13.IN2
break_readreg[24] => Mux12.IN2
break_readreg[25] => Mux11.IN2
break_readreg[26] => Mux10.IN2
break_readreg[27] => Mux9.IN2
break_readreg[28] => Mux8.IN2
break_readreg[29] => Mux7.IN2
break_readreg[30] => Mux6.IN2
break_readreg[31] => Mux5.IN2
dbrk_hit0_latch => Mux4.IN1
dbrk_hit1_latch => Mux3.IN1
dbrk_hit2_latch => Mux2.IN1
dbrk_hit3_latch => Mux1.IN2
debugack => debugack.IN1
ir_in[0] => Mux0.IN3
ir_in[0] => Mux1.IN4
ir_in[0] => Mux2.IN3
ir_in[0] => Mux3.IN3
ir_in[0] => Mux4.IN3
ir_in[0] => Mux5.IN4
ir_in[0] => Mux6.IN4
ir_in[0] => Mux7.IN4
ir_in[0] => Mux8.IN4
ir_in[0] => Mux9.IN4
ir_in[0] => Mux10.IN4
ir_in[0] => Mux11.IN4
ir_in[0] => Mux12.IN4
ir_in[0] => Mux13.IN4
ir_in[0] => Mux14.IN4
ir_in[0] => Mux15.IN4
ir_in[0] => Mux16.IN4
ir_in[0] => Mux17.IN4
ir_in[0] => Mux18.IN4
ir_in[0] => Mux19.IN4
ir_in[0] => Mux20.IN4
ir_in[0] => Mux21.IN4
ir_in[0] => Mux22.IN4
ir_in[0] => Mux23.IN4
ir_in[0] => Mux24.IN4
ir_in[0] => Mux25.IN4
ir_in[0] => Mux26.IN4
ir_in[0] => Mux27.IN4
ir_in[0] => Mux28.IN4
ir_in[0] => Mux29.IN3
ir_in[0] => Mux30.IN3
ir_in[0] => Mux31.IN3
ir_in[0] => Mux32.IN3
ir_in[0] => Mux33.IN3
ir_in[0] => Mux34.IN3
ir_in[0] => Mux35.IN3
ir_in[0] => Mux36.IN3
ir_in[0] => Mux37.IN1
ir_in[0] => Decoder0.IN1
ir_in[1] => Mux0.IN2
ir_in[1] => Mux1.IN3
ir_in[1] => Mux2.IN2
ir_in[1] => Mux3.IN2
ir_in[1] => Mux4.IN2
ir_in[1] => Mux5.IN3
ir_in[1] => Mux6.IN3
ir_in[1] => Mux7.IN3
ir_in[1] => Mux8.IN3
ir_in[1] => Mux9.IN3
ir_in[1] => Mux10.IN3
ir_in[1] => Mux11.IN3
ir_in[1] => Mux12.IN3
ir_in[1] => Mux13.IN3
ir_in[1] => Mux14.IN3
ir_in[1] => Mux15.IN3
ir_in[1] => Mux16.IN3
ir_in[1] => Mux17.IN3
ir_in[1] => Mux18.IN3
ir_in[1] => Mux19.IN3
ir_in[1] => Mux20.IN3
ir_in[1] => Mux21.IN3
ir_in[1] => Mux22.IN3
ir_in[1] => Mux23.IN3
ir_in[1] => Mux24.IN3
ir_in[1] => Mux25.IN3
ir_in[1] => Mux26.IN3
ir_in[1] => Mux27.IN3
ir_in[1] => Mux28.IN3
ir_in[1] => Mux29.IN2
ir_in[1] => Mux30.IN2
ir_in[1] => Mux31.IN2
ir_in[1] => Mux32.IN2
ir_in[1] => Mux33.IN2
ir_in[1] => Mux34.IN2
ir_in[1] => Mux35.IN2
ir_in[1] => Mux36.IN2
ir_in[1] => Mux37.IN0
ir_in[1] => Decoder0.IN0
jtag_state_rti => st_ready_test_idle.DATAIN
monitor_error => Mux3.IN4
monitor_ready => monitor_ready.IN1
reset_n => ~NO_FANOUT~
resetlatch => Mux4.IN4
tck => tck.IN2
tdi => sr.DATAB
tdi => sr.DATAB
tdi => sr.DATAB
tdi => sr.DATAB
tdi => sr.DATAB
tdi => sr.DATAB
tracemem_on => Mux1.IN5
tracemem_trcdata[0] => Mux37.IN2
tracemem_trcdata[1] => Mux36.IN4
tracemem_trcdata[2] => Mux35.IN4
tracemem_trcdata[3] => Mux34.IN4
tracemem_trcdata[4] => Mux33.IN4
tracemem_trcdata[5] => Mux32.IN4
tracemem_trcdata[6] => Mux31.IN4
tracemem_trcdata[7] => Mux30.IN4
tracemem_trcdata[8] => Mux29.IN4
tracemem_trcdata[9] => Mux28.IN5
tracemem_trcdata[10] => Mux27.IN5
tracemem_trcdata[11] => Mux26.IN5
tracemem_trcdata[12] => Mux25.IN5
tracemem_trcdata[13] => Mux24.IN5
tracemem_trcdata[14] => Mux23.IN5
tracemem_trcdata[15] => Mux22.IN5
tracemem_trcdata[16] => Mux21.IN5
tracemem_trcdata[17] => Mux20.IN5
tracemem_trcdata[18] => Mux19.IN5
tracemem_trcdata[19] => Mux18.IN5
tracemem_trcdata[20] => Mux17.IN5
tracemem_trcdata[21] => Mux16.IN5
tracemem_trcdata[22] => Mux15.IN5
tracemem_trcdata[23] => Mux14.IN5
tracemem_trcdata[24] => Mux13.IN5
tracemem_trcdata[25] => Mux12.IN5
tracemem_trcdata[26] => Mux11.IN5
tracemem_trcdata[27] => Mux10.IN5
tracemem_trcdata[28] => Mux9.IN5
tracemem_trcdata[29] => Mux8.IN5
tracemem_trcdata[30] => Mux7.IN5
tracemem_trcdata[31] => Mux6.IN5
tracemem_trcdata[32] => Mux5.IN5
tracemem_trcdata[33] => Mux4.IN5
tracemem_trcdata[34] => Mux3.IN5
tracemem_trcdata[35] => Mux2.IN4
tracemem_tw => Mux0.IN4
trc_im_addr[0] => Mux35.IN5
trc_im_addr[1] => Mux34.IN5
trc_im_addr[2] => Mux33.IN5
trc_im_addr[3] => Mux32.IN5
trc_im_addr[4] => Mux31.IN5
trc_im_addr[5] => Mux30.IN5
trc_im_addr[6] => Mux29.IN5
trc_on => Mux37.IN3
trc_wrap => Mux36.IN5
trigbrktype => Mux37.IN4
trigger_state_1 => Mux0.IN5
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_uir => DRsize.OUTPUTSELECT
vs_uir => DRsize.OUTPUTSELECT
vs_uir => DRsize.OUTPUTSELECT
vs_uir => DRsize.OUTPUTSELECT
vs_uir => DRsize.OUTPUTSELECT
vs_uir => DRsize.OUTPUTSELECT


|main|Proyecto:u1|Proyecto_nios2_qsys_0:nios2_qsys_0|Proyecto_nios2_qsys_0_nios2_oci:the_Proyecto_nios2_qsys_0_nios2_oci|Proyecto_nios2_qsys_0_jtag_debug_module_wrapper:the_Proyecto_nios2_qsys_0_jtag_debug_module_wrapper|Proyecto_nios2_qsys_0_jtag_debug_module_tck:the_Proyecto_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|main|Proyecto:u1|Proyecto_nios2_qsys_0:nios2_qsys_0|Proyecto_nios2_qsys_0_nios2_oci:the_Proyecto_nios2_qsys_0_nios2_oci|Proyecto_nios2_qsys_0_jtag_debug_module_wrapper:the_Proyecto_nios2_qsys_0_jtag_debug_module_wrapper|Proyecto_nios2_qsys_0_jtag_debug_module_tck:the_Proyecto_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|main|Proyecto:u1|Proyecto_nios2_qsys_0:nios2_qsys_0|Proyecto_nios2_qsys_0_nios2_oci:the_Proyecto_nios2_qsys_0_nios2_oci|Proyecto_nios2_qsys_0_jtag_debug_module_wrapper:the_Proyecto_nios2_qsys_0_jtag_debug_module_wrapper|Proyecto_nios2_qsys_0_jtag_debug_module_sysclk:the_Proyecto_nios2_qsys_0_jtag_debug_module_sysclk
clk => clk.IN2
ir_in[0] => ir[0].DATAIN
ir_in[1] => ir[1].DATAIN
sr[0] => jdo[0]~reg0.DATAIN
sr[1] => jdo[1]~reg0.DATAIN
sr[2] => jdo[2]~reg0.DATAIN
sr[3] => jdo[3]~reg0.DATAIN
sr[4] => jdo[4]~reg0.DATAIN
sr[5] => jdo[5]~reg0.DATAIN
sr[6] => jdo[6]~reg0.DATAIN
sr[7] => jdo[7]~reg0.DATAIN
sr[8] => jdo[8]~reg0.DATAIN
sr[9] => jdo[9]~reg0.DATAIN
sr[10] => jdo[10]~reg0.DATAIN
sr[11] => jdo[11]~reg0.DATAIN
sr[12] => jdo[12]~reg0.DATAIN
sr[13] => jdo[13]~reg0.DATAIN
sr[14] => jdo[14]~reg0.DATAIN
sr[15] => jdo[15]~reg0.DATAIN
sr[16] => jdo[16]~reg0.DATAIN
sr[17] => jdo[17]~reg0.DATAIN
sr[18] => jdo[18]~reg0.DATAIN
sr[19] => jdo[19]~reg0.DATAIN
sr[20] => jdo[20]~reg0.DATAIN
sr[21] => jdo[21]~reg0.DATAIN
sr[22] => jdo[22]~reg0.DATAIN
sr[23] => jdo[23]~reg0.DATAIN
sr[24] => jdo[24]~reg0.DATAIN
sr[25] => jdo[25]~reg0.DATAIN
sr[26] => jdo[26]~reg0.DATAIN
sr[27] => jdo[27]~reg0.DATAIN
sr[28] => jdo[28]~reg0.DATAIN
sr[29] => jdo[29]~reg0.DATAIN
sr[30] => jdo[30]~reg0.DATAIN
sr[31] => jdo[31]~reg0.DATAIN
sr[32] => jdo[32]~reg0.DATAIN
sr[33] => jdo[33]~reg0.DATAIN
sr[34] => jdo[34]~reg0.DATAIN
sr[35] => jdo[35]~reg0.DATAIN
sr[36] => jdo[36]~reg0.DATAIN
sr[37] => jdo[37]~reg0.DATAIN
vs_udr => vs_udr.IN1
vs_uir => vs_uir.IN1


|main|Proyecto:u1|Proyecto_nios2_qsys_0:nios2_qsys_0|Proyecto_nios2_qsys_0_nios2_oci:the_Proyecto_nios2_qsys_0_nios2_oci|Proyecto_nios2_qsys_0_jtag_debug_module_wrapper:the_Proyecto_nios2_qsys_0_jtag_debug_module_wrapper|Proyecto_nios2_qsys_0_jtag_debug_module_sysclk:the_Proyecto_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|main|Proyecto:u1|Proyecto_nios2_qsys_0:nios2_qsys_0|Proyecto_nios2_qsys_0_nios2_oci:the_Proyecto_nios2_qsys_0_nios2_oci|Proyecto_nios2_qsys_0_jtag_debug_module_wrapper:the_Proyecto_nios2_qsys_0_jtag_debug_module_wrapper|Proyecto_nios2_qsys_0_jtag_debug_module_sysclk:the_Proyecto_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|main|Proyecto:u1|Proyecto_nios2_qsys_0:nios2_qsys_0|Proyecto_nios2_qsys_0_nios2_oci:the_Proyecto_nios2_qsys_0_nios2_oci|Proyecto_nios2_qsys_0_jtag_debug_module_wrapper:the_Proyecto_nios2_qsys_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:Proyecto_nios2_qsys_0_jtag_debug_module_phy
tdo => tdo.IN1
ir_out[0] => ir_out[0].IN1
ir_out[1] => ir_out[1].IN1


|main|Proyecto:u1|Proyecto_nios2_qsys_0:nios2_qsys_0|Proyecto_nios2_qsys_0_nios2_oci:the_Proyecto_nios2_qsys_0_nios2_oci|Proyecto_nios2_qsys_0_jtag_debug_module_wrapper:the_Proyecto_nios2_qsys_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:Proyecto_nios2_qsys_0_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst
usr_tdo => tdo.DATAIN
usr_ir_out[0] => ir_out[0].DATAIN
usr_ir_out[1] => ir_out[1].DATAIN
raw_tck => usr_tck.DATAIN
raw_tms => usr_tms.DATAIN
tdi => usr_tdi.DATAIN
jtag_state_tlr => usr_jtag_state_tlr.DATAIN
jtag_state_rti => usr_jtag_state_rti.DATAIN
jtag_state_sdrs => usr_jtag_state_sdrs.DATAIN
jtag_state_cdr => virtual_state_cdr.IN1
jtag_state_cdr => usr_virtual_state_cir.DATAIN
jtag_state_cdr => usr_jtag_state_cdr.DATAIN
jtag_state_sdr => virtual_state_sdr.IN1
jtag_state_sdr => usr_jtag_state_sdr.DATAIN
jtag_state_e1dr => virtual_state_e1dr.IN1
jtag_state_e1dr => usr_jtag_state_e1dr.DATAIN
jtag_state_pdr => virtual_state_pdr.IN1
jtag_state_pdr => usr_jtag_state_pdr.DATAIN
jtag_state_e2dr => virtual_state_e2dr.IN1
jtag_state_e2dr => usr_jtag_state_e2dr.DATAIN
jtag_state_udr => virtual_state_udr.IN1
jtag_state_udr => virtual_state_uir.IN1
jtag_state_udr => usr_jtag_state_udr.DATAIN
jtag_state_sirs => usr_jtag_state_sirs.DATAIN
jtag_state_cir => usr_jtag_state_cir.DATAIN
jtag_state_sir => usr_jtag_state_sir.DATAIN
jtag_state_e1ir => usr_jtag_state_e1ir.DATAIN
jtag_state_pir => usr_jtag_state_pir.DATAIN
jtag_state_e2ir => usr_jtag_state_e2ir.DATAIN
jtag_state_uir => usr_jtag_state_uir.DATAIN
usr1 => virtual_ir_scan.IN0
usr1 => virtual_dr_scan.IN0
clr => ~NO_FANOUT~
ena => virtual_dr_scan.IN1
ena => virtual_ir_scan.IN1
ir_in[0] => usr_ir_in[0].DATAIN
ir_in[1] => usr_ir_in[1].DATAIN


|main|Proyecto:u1|Proyecto_sysid_qsys_0:sysid_qsys_0
address => readdata[30].DATAIN
address => readdata[28].DATAIN
address => readdata[25].DATAIN
address => readdata[24].DATAIN
address => readdata[23].DATAIN
address => readdata[20].DATAIN
address => readdata[19].DATAIN
address => readdata[17].DATAIN
address => readdata[16].DATAIN
address => readdata[15].DATAIN
address => readdata[14].DATAIN
address => readdata[13].DATAIN
address => readdata[11].DATAIN
address => readdata[10].DATAIN
address => readdata[5].DATAIN
address => readdata[4].DATAIN
address => readdata[2].DATAIN
clock => ~NO_FANOUT~
reset_n => ~NO_FANOUT~


|main|Proyecto:u1|Proyecto_lcd_0:lcd_0
address[0] => LCD_RW.DATAIN
address[0] => LCD_data[7].OE
address[0] => LCD_data[6].OE
address[0] => LCD_data[5].OE
address[0] => LCD_data[4].OE
address[0] => LCD_data[3].OE
address[0] => LCD_data[2].OE
address[0] => LCD_data[1].OE
address[0] => LCD_data[0].OE
address[1] => LCD_RS.DATAIN
begintransfer => ~NO_FANOUT~
clk => ~NO_FANOUT~
read => LCD_E.IN0
reset_n => ~NO_FANOUT~
write => LCD_E.IN1
writedata[0] => LCD_data[0].DATAIN
writedata[1] => LCD_data[1].DATAIN
writedata[2] => LCD_data[2].DATAIN
writedata[3] => LCD_data[3].DATAIN
writedata[4] => LCD_data[4].DATAIN
writedata[5] => LCD_data[5].DATAIN
writedata[6] => LCD_data[6].DATAIN
writedata[7] => LCD_data[7].DATAIN
LCD_data[0] <> LCD_data[0]
LCD_data[1] <> LCD_data[1]
LCD_data[2] <> LCD_data[2]
LCD_data[3] <> LCD_data[3]
LCD_data[4] <> LCD_data[4]
LCD_data[5] <> LCD_data[5]
LCD_data[6] <> LCD_data[6]
LCD_data[7] <> LCD_data[7]


|main|Proyecto:u1|Proyecto_sdram_0:sdram_0
az_addr[0] => az_addr[0].IN1
az_addr[1] => az_addr[1].IN1
az_addr[2] => az_addr[2].IN1
az_addr[3] => az_addr[3].IN1
az_addr[4] => az_addr[4].IN1
az_addr[5] => az_addr[5].IN1
az_addr[6] => az_addr[6].IN1
az_addr[7] => az_addr[7].IN1
az_addr[8] => az_addr[8].IN1
az_addr[9] => az_addr[9].IN1
az_addr[10] => az_addr[10].IN1
az_addr[11] => az_addr[11].IN1
az_addr[12] => az_addr[12].IN1
az_addr[13] => az_addr[13].IN1
az_addr[14] => az_addr[14].IN1
az_addr[15] => az_addr[15].IN1
az_addr[16] => az_addr[16].IN1
az_addr[17] => az_addr[17].IN1
az_addr[18] => az_addr[18].IN1
az_addr[19] => az_addr[19].IN1
az_addr[20] => az_addr[20].IN1
az_addr[21] => az_addr[21].IN1
az_addr[22] => az_addr[22].IN1
az_addr[23] => az_addr[23].IN1
az_be_n[0] => comb.DATAA
az_be_n[1] => comb.DATAA
az_cs => ~NO_FANOUT~
az_data[0] => az_data[0].IN1
az_data[1] => az_data[1].IN1
az_data[2] => az_data[2].IN1
az_data[3] => az_data[3].IN1
az_data[4] => az_data[4].IN1
az_data[5] => az_data[5].IN1
az_data[6] => az_data[6].IN1
az_data[7] => az_data[7].IN1
az_data[8] => az_data[8].IN1
az_data[9] => az_data[9].IN1
az_data[10] => az_data[10].IN1
az_data[11] => az_data[11].IN1
az_data[12] => az_data[12].IN1
az_data[13] => az_data[13].IN1
az_data[14] => az_data[14].IN1
az_data[15] => az_data[15].IN1
az_rd_n => comb.IN0
az_wr_n => az_wr_n.IN1
clk => clk.IN1
reset_n => reset_n.IN1
zs_dq[0] <> zs_dq[0]
zs_dq[1] <> zs_dq[1]
zs_dq[2] <> zs_dq[2]
zs_dq[3] <> zs_dq[3]
zs_dq[4] <> zs_dq[4]
zs_dq[5] <> zs_dq[5]
zs_dq[6] <> zs_dq[6]
zs_dq[7] <> zs_dq[7]
zs_dq[8] <> zs_dq[8]
zs_dq[9] <> zs_dq[9]
zs_dq[10] <> zs_dq[10]
zs_dq[11] <> zs_dq[11]
zs_dq[12] <> zs_dq[12]
zs_dq[13] <> zs_dq[13]
zs_dq[14] <> zs_dq[14]
zs_dq[15] <> zs_dq[15]


|main|Proyecto:u1|Proyecto_sdram_0:sdram_0|Proyecto_sdram_0_input_efifo_module:the_Proyecto_sdram_0_input_efifo_module
clk => entry_0[0].CLK
clk => entry_0[1].CLK
clk => entry_0[2].CLK
clk => entry_0[3].CLK
clk => entry_0[4].CLK
clk => entry_0[5].CLK
clk => entry_0[6].CLK
clk => entry_0[7].CLK
clk => entry_0[8].CLK
clk => entry_0[9].CLK
clk => entry_0[10].CLK
clk => entry_0[11].CLK
clk => entry_0[12].CLK
clk => entry_0[13].CLK
clk => entry_0[14].CLK
clk => entry_0[15].CLK
clk => entry_0[16].CLK
clk => entry_0[17].CLK
clk => entry_0[18].CLK
clk => entry_0[19].CLK
clk => entry_0[20].CLK
clk => entry_0[21].CLK
clk => entry_0[22].CLK
clk => entry_0[23].CLK
clk => entry_0[24].CLK
clk => entry_0[25].CLK
clk => entry_0[26].CLK
clk => entry_0[27].CLK
clk => entry_0[28].CLK
clk => entry_0[29].CLK
clk => entry_0[30].CLK
clk => entry_0[31].CLK
clk => entry_0[32].CLK
clk => entry_0[33].CLK
clk => entry_0[34].CLK
clk => entry_0[35].CLK
clk => entry_0[36].CLK
clk => entry_0[37].CLK
clk => entry_0[38].CLK
clk => entry_0[39].CLK
clk => entry_0[40].CLK
clk => entry_0[41].CLK
clk => entry_0[42].CLK
clk => entry_1[0].CLK
clk => entry_1[1].CLK
clk => entry_1[2].CLK
clk => entry_1[3].CLK
clk => entry_1[4].CLK
clk => entry_1[5].CLK
clk => entry_1[6].CLK
clk => entry_1[7].CLK
clk => entry_1[8].CLK
clk => entry_1[9].CLK
clk => entry_1[10].CLK
clk => entry_1[11].CLK
clk => entry_1[12].CLK
clk => entry_1[13].CLK
clk => entry_1[14].CLK
clk => entry_1[15].CLK
clk => entry_1[16].CLK
clk => entry_1[17].CLK
clk => entry_1[18].CLK
clk => entry_1[19].CLK
clk => entry_1[20].CLK
clk => entry_1[21].CLK
clk => entry_1[22].CLK
clk => entry_1[23].CLK
clk => entry_1[24].CLK
clk => entry_1[25].CLK
clk => entry_1[26].CLK
clk => entry_1[27].CLK
clk => entry_1[28].CLK
clk => entry_1[29].CLK
clk => entry_1[30].CLK
clk => entry_1[31].CLK
clk => entry_1[32].CLK
clk => entry_1[33].CLK
clk => entry_1[34].CLK
clk => entry_1[35].CLK
clk => entry_1[36].CLK
clk => entry_1[37].CLK
clk => entry_1[38].CLK
clk => entry_1[39].CLK
clk => entry_1[40].CLK
clk => entry_1[41].CLK
clk => entry_1[42].CLK
clk => entries[0].CLK
clk => entries[1].CLK
clk => rd_address.CLK
clk => wr_address.CLK
rd => Mux0.IN2
rd => Mux1.IN4
rd => Mux2.IN4
rd => Mux3.IN4
reset_n => entries[0].ACLR
reset_n => entries[1].ACLR
reset_n => rd_address.ACLR
reset_n => wr_address.ACLR
wr => Mux0.IN3
wr => Mux1.IN5
wr => Mux2.IN5
wr => Mux3.IN5
wr => always2.IN1
wr_data[0] => entry_1.DATAB
wr_data[0] => entry_0.DATAA
wr_data[1] => entry_1.DATAB
wr_data[1] => entry_0.DATAA
wr_data[2] => entry_1.DATAB
wr_data[2] => entry_0.DATAA
wr_data[3] => entry_1.DATAB
wr_data[3] => entry_0.DATAA
wr_data[4] => entry_1.DATAB
wr_data[4] => entry_0.DATAA
wr_data[5] => entry_1.DATAB
wr_data[5] => entry_0.DATAA
wr_data[6] => entry_1.DATAB
wr_data[6] => entry_0.DATAA
wr_data[7] => entry_1.DATAB
wr_data[7] => entry_0.DATAA
wr_data[8] => entry_1.DATAB
wr_data[8] => entry_0.DATAA
wr_data[9] => entry_1.DATAB
wr_data[9] => entry_0.DATAA
wr_data[10] => entry_1.DATAB
wr_data[10] => entry_0.DATAA
wr_data[11] => entry_1.DATAB
wr_data[11] => entry_0.DATAA
wr_data[12] => entry_1.DATAB
wr_data[12] => entry_0.DATAA
wr_data[13] => entry_1.DATAB
wr_data[13] => entry_0.DATAA
wr_data[14] => entry_1.DATAB
wr_data[14] => entry_0.DATAA
wr_data[15] => entry_1.DATAB
wr_data[15] => entry_0.DATAA
wr_data[16] => entry_1.DATAB
wr_data[16] => entry_0.DATAA
wr_data[17] => entry_1.DATAB
wr_data[17] => entry_0.DATAA
wr_data[18] => entry_1.DATAB
wr_data[18] => entry_0.DATAA
wr_data[19] => entry_1.DATAB
wr_data[19] => entry_0.DATAA
wr_data[20] => entry_1.DATAB
wr_data[20] => entry_0.DATAA
wr_data[21] => entry_1.DATAB
wr_data[21] => entry_0.DATAA
wr_data[22] => entry_1.DATAB
wr_data[22] => entry_0.DATAA
wr_data[23] => entry_1.DATAB
wr_data[23] => entry_0.DATAA
wr_data[24] => entry_1.DATAB
wr_data[24] => entry_0.DATAA
wr_data[25] => entry_1.DATAB
wr_data[25] => entry_0.DATAA
wr_data[26] => entry_1.DATAB
wr_data[26] => entry_0.DATAA
wr_data[27] => entry_1.DATAB
wr_data[27] => entry_0.DATAA
wr_data[28] => entry_1.DATAB
wr_data[28] => entry_0.DATAA
wr_data[29] => entry_1.DATAB
wr_data[29] => entry_0.DATAA
wr_data[30] => entry_1.DATAB
wr_data[30] => entry_0.DATAA
wr_data[31] => entry_1.DATAB
wr_data[31] => entry_0.DATAA
wr_data[32] => entry_1.DATAB
wr_data[32] => entry_0.DATAA
wr_data[33] => entry_1.DATAB
wr_data[33] => entry_0.DATAA
wr_data[34] => entry_1.DATAB
wr_data[34] => entry_0.DATAA
wr_data[35] => entry_1.DATAB
wr_data[35] => entry_0.DATAA
wr_data[36] => entry_1.DATAB
wr_data[36] => entry_0.DATAA
wr_data[37] => entry_1.DATAB
wr_data[37] => entry_0.DATAA
wr_data[38] => entry_1.DATAB
wr_data[38] => entry_0.DATAA
wr_data[39] => entry_1.DATAB
wr_data[39] => entry_0.DATAA
wr_data[40] => entry_1.DATAB
wr_data[40] => entry_0.DATAA
wr_data[41] => entry_1.DATAB
wr_data[41] => entry_0.DATAA
wr_data[42] => entry_1.DATAB
wr_data[42] => entry_0.DATAA


|main|Proyecto:u1|Proyecto_sdram_0:sdram_1
az_addr[0] => az_addr[0].IN1
az_addr[1] => az_addr[1].IN1
az_addr[2] => az_addr[2].IN1
az_addr[3] => az_addr[3].IN1
az_addr[4] => az_addr[4].IN1
az_addr[5] => az_addr[5].IN1
az_addr[6] => az_addr[6].IN1
az_addr[7] => az_addr[7].IN1
az_addr[8] => az_addr[8].IN1
az_addr[9] => az_addr[9].IN1
az_addr[10] => az_addr[10].IN1
az_addr[11] => az_addr[11].IN1
az_addr[12] => az_addr[12].IN1
az_addr[13] => az_addr[13].IN1
az_addr[14] => az_addr[14].IN1
az_addr[15] => az_addr[15].IN1
az_addr[16] => az_addr[16].IN1
az_addr[17] => az_addr[17].IN1
az_addr[18] => az_addr[18].IN1
az_addr[19] => az_addr[19].IN1
az_addr[20] => az_addr[20].IN1
az_addr[21] => az_addr[21].IN1
az_addr[22] => az_addr[22].IN1
az_addr[23] => az_addr[23].IN1
az_be_n[0] => comb.DATAA
az_be_n[1] => comb.DATAA
az_cs => ~NO_FANOUT~
az_data[0] => az_data[0].IN1
az_data[1] => az_data[1].IN1
az_data[2] => az_data[2].IN1
az_data[3] => az_data[3].IN1
az_data[4] => az_data[4].IN1
az_data[5] => az_data[5].IN1
az_data[6] => az_data[6].IN1
az_data[7] => az_data[7].IN1
az_data[8] => az_data[8].IN1
az_data[9] => az_data[9].IN1
az_data[10] => az_data[10].IN1
az_data[11] => az_data[11].IN1
az_data[12] => az_data[12].IN1
az_data[13] => az_data[13].IN1
az_data[14] => az_data[14].IN1
az_data[15] => az_data[15].IN1
az_rd_n => comb.IN0
az_wr_n => az_wr_n.IN1
clk => clk.IN1
reset_n => reset_n.IN1
zs_dq[0] <> zs_dq[0]
zs_dq[1] <> zs_dq[1]
zs_dq[2] <> zs_dq[2]
zs_dq[3] <> zs_dq[3]
zs_dq[4] <> zs_dq[4]
zs_dq[5] <> zs_dq[5]
zs_dq[6] <> zs_dq[6]
zs_dq[7] <> zs_dq[7]
zs_dq[8] <> zs_dq[8]
zs_dq[9] <> zs_dq[9]
zs_dq[10] <> zs_dq[10]
zs_dq[11] <> zs_dq[11]
zs_dq[12] <> zs_dq[12]
zs_dq[13] <> zs_dq[13]
zs_dq[14] <> zs_dq[14]
zs_dq[15] <> zs_dq[15]


|main|Proyecto:u1|Proyecto_sdram_0:sdram_1|Proyecto_sdram_0_input_efifo_module:the_Proyecto_sdram_0_input_efifo_module
clk => entry_0[0].CLK
clk => entry_0[1].CLK
clk => entry_0[2].CLK
clk => entry_0[3].CLK
clk => entry_0[4].CLK
clk => entry_0[5].CLK
clk => entry_0[6].CLK
clk => entry_0[7].CLK
clk => entry_0[8].CLK
clk => entry_0[9].CLK
clk => entry_0[10].CLK
clk => entry_0[11].CLK
clk => entry_0[12].CLK
clk => entry_0[13].CLK
clk => entry_0[14].CLK
clk => entry_0[15].CLK
clk => entry_0[16].CLK
clk => entry_0[17].CLK
clk => entry_0[18].CLK
clk => entry_0[19].CLK
clk => entry_0[20].CLK
clk => entry_0[21].CLK
clk => entry_0[22].CLK
clk => entry_0[23].CLK
clk => entry_0[24].CLK
clk => entry_0[25].CLK
clk => entry_0[26].CLK
clk => entry_0[27].CLK
clk => entry_0[28].CLK
clk => entry_0[29].CLK
clk => entry_0[30].CLK
clk => entry_0[31].CLK
clk => entry_0[32].CLK
clk => entry_0[33].CLK
clk => entry_0[34].CLK
clk => entry_0[35].CLK
clk => entry_0[36].CLK
clk => entry_0[37].CLK
clk => entry_0[38].CLK
clk => entry_0[39].CLK
clk => entry_0[40].CLK
clk => entry_0[41].CLK
clk => entry_0[42].CLK
clk => entry_1[0].CLK
clk => entry_1[1].CLK
clk => entry_1[2].CLK
clk => entry_1[3].CLK
clk => entry_1[4].CLK
clk => entry_1[5].CLK
clk => entry_1[6].CLK
clk => entry_1[7].CLK
clk => entry_1[8].CLK
clk => entry_1[9].CLK
clk => entry_1[10].CLK
clk => entry_1[11].CLK
clk => entry_1[12].CLK
clk => entry_1[13].CLK
clk => entry_1[14].CLK
clk => entry_1[15].CLK
clk => entry_1[16].CLK
clk => entry_1[17].CLK
clk => entry_1[18].CLK
clk => entry_1[19].CLK
clk => entry_1[20].CLK
clk => entry_1[21].CLK
clk => entry_1[22].CLK
clk => entry_1[23].CLK
clk => entry_1[24].CLK
clk => entry_1[25].CLK
clk => entry_1[26].CLK
clk => entry_1[27].CLK
clk => entry_1[28].CLK
clk => entry_1[29].CLK
clk => entry_1[30].CLK
clk => entry_1[31].CLK
clk => entry_1[32].CLK
clk => entry_1[33].CLK
clk => entry_1[34].CLK
clk => entry_1[35].CLK
clk => entry_1[36].CLK
clk => entry_1[37].CLK
clk => entry_1[38].CLK
clk => entry_1[39].CLK
clk => entry_1[40].CLK
clk => entry_1[41].CLK
clk => entry_1[42].CLK
clk => entries[0].CLK
clk => entries[1].CLK
clk => rd_address.CLK
clk => wr_address.CLK
rd => Mux0.IN2
rd => Mux1.IN4
rd => Mux2.IN4
rd => Mux3.IN4
reset_n => entries[0].ACLR
reset_n => entries[1].ACLR
reset_n => rd_address.ACLR
reset_n => wr_address.ACLR
wr => Mux0.IN3
wr => Mux1.IN5
wr => Mux2.IN5
wr => Mux3.IN5
wr => always2.IN1
wr_data[0] => entry_1.DATAB
wr_data[0] => entry_0.DATAA
wr_data[1] => entry_1.DATAB
wr_data[1] => entry_0.DATAA
wr_data[2] => entry_1.DATAB
wr_data[2] => entry_0.DATAA
wr_data[3] => entry_1.DATAB
wr_data[3] => entry_0.DATAA
wr_data[4] => entry_1.DATAB
wr_data[4] => entry_0.DATAA
wr_data[5] => entry_1.DATAB
wr_data[5] => entry_0.DATAA
wr_data[6] => entry_1.DATAB
wr_data[6] => entry_0.DATAA
wr_data[7] => entry_1.DATAB
wr_data[7] => entry_0.DATAA
wr_data[8] => entry_1.DATAB
wr_data[8] => entry_0.DATAA
wr_data[9] => entry_1.DATAB
wr_data[9] => entry_0.DATAA
wr_data[10] => entry_1.DATAB
wr_data[10] => entry_0.DATAA
wr_data[11] => entry_1.DATAB
wr_data[11] => entry_0.DATAA
wr_data[12] => entry_1.DATAB
wr_data[12] => entry_0.DATAA
wr_data[13] => entry_1.DATAB
wr_data[13] => entry_0.DATAA
wr_data[14] => entry_1.DATAB
wr_data[14] => entry_0.DATAA
wr_data[15] => entry_1.DATAB
wr_data[15] => entry_0.DATAA
wr_data[16] => entry_1.DATAB
wr_data[16] => entry_0.DATAA
wr_data[17] => entry_1.DATAB
wr_data[17] => entry_0.DATAA
wr_data[18] => entry_1.DATAB
wr_data[18] => entry_0.DATAA
wr_data[19] => entry_1.DATAB
wr_data[19] => entry_0.DATAA
wr_data[20] => entry_1.DATAB
wr_data[20] => entry_0.DATAA
wr_data[21] => entry_1.DATAB
wr_data[21] => entry_0.DATAA
wr_data[22] => entry_1.DATAB
wr_data[22] => entry_0.DATAA
wr_data[23] => entry_1.DATAB
wr_data[23] => entry_0.DATAA
wr_data[24] => entry_1.DATAB
wr_data[24] => entry_0.DATAA
wr_data[25] => entry_1.DATAB
wr_data[25] => entry_0.DATAA
wr_data[26] => entry_1.DATAB
wr_data[26] => entry_0.DATAA
wr_data[27] => entry_1.DATAB
wr_data[27] => entry_0.DATAA
wr_data[28] => entry_1.DATAB
wr_data[28] => entry_0.DATAA
wr_data[29] => entry_1.DATAB
wr_data[29] => entry_0.DATAA
wr_data[30] => entry_1.DATAB
wr_data[30] => entry_0.DATAA
wr_data[31] => entry_1.DATAB
wr_data[31] => entry_0.DATAA
wr_data[32] => entry_1.DATAB
wr_data[32] => entry_0.DATAA
wr_data[33] => entry_1.DATAB
wr_data[33] => entry_0.DATAA
wr_data[34] => entry_1.DATAB
wr_data[34] => entry_0.DATAA
wr_data[35] => entry_1.DATAB
wr_data[35] => entry_0.DATAA
wr_data[36] => entry_1.DATAB
wr_data[36] => entry_0.DATAA
wr_data[37] => entry_1.DATAB
wr_data[37] => entry_0.DATAA
wr_data[38] => entry_1.DATAB
wr_data[38] => entry_0.DATAA
wr_data[39] => entry_1.DATAB
wr_data[39] => entry_0.DATAA
wr_data[40] => entry_1.DATAB
wr_data[40] => entry_0.DATAA
wr_data[41] => entry_1.DATAB
wr_data[41] => entry_0.DATAA
wr_data[42] => entry_1.DATAB
wr_data[42] => entry_0.DATAA


|main|Proyecto:u1|Proyecto_sgdma_0:sgdma_0
clk => clk.IN7
csr_address[0] => csr_address[0].IN1
csr_address[1] => csr_address[1].IN1
csr_address[2] => csr_address[2].IN1
csr_address[3] => csr_address[3].IN1
csr_chipselect => csr_chipselect.IN1
csr_read => csr_read.IN1
csr_write => csr_write.IN1
csr_writedata[0] => csr_writedata[0].IN1
csr_writedata[1] => csr_writedata[1].IN1
csr_writedata[2] => csr_writedata[2].IN1
csr_writedata[3] => csr_writedata[3].IN1
csr_writedata[4] => csr_writedata[4].IN1
csr_writedata[5] => csr_writedata[5].IN1
csr_writedata[6] => csr_writedata[6].IN1
csr_writedata[7] => csr_writedata[7].IN1
csr_writedata[8] => csr_writedata[8].IN1
csr_writedata[9] => csr_writedata[9].IN1
csr_writedata[10] => csr_writedata[10].IN1
csr_writedata[11] => csr_writedata[11].IN1
csr_writedata[12] => csr_writedata[12].IN1
csr_writedata[13] => csr_writedata[13].IN1
csr_writedata[14] => csr_writedata[14].IN1
csr_writedata[15] => csr_writedata[15].IN1
csr_writedata[16] => csr_writedata[16].IN1
csr_writedata[17] => csr_writedata[17].IN1
csr_writedata[18] => csr_writedata[18].IN1
csr_writedata[19] => csr_writedata[19].IN1
csr_writedata[20] => csr_writedata[20].IN1
csr_writedata[21] => csr_writedata[21].IN1
csr_writedata[22] => csr_writedata[22].IN1
csr_writedata[23] => csr_writedata[23].IN1
csr_writedata[24] => csr_writedata[24].IN1
csr_writedata[25] => csr_writedata[25].IN1
csr_writedata[26] => csr_writedata[26].IN1
csr_writedata[27] => csr_writedata[27].IN1
csr_writedata[28] => csr_writedata[28].IN1
csr_writedata[29] => csr_writedata[29].IN1
csr_writedata[30] => csr_writedata[30].IN1
csr_writedata[31] => csr_writedata[31].IN1
descriptor_read_readdata[0] => descriptor_read_readdata[0].IN1
descriptor_read_readdata[1] => descriptor_read_readdata[1].IN1
descriptor_read_readdata[2] => descriptor_read_readdata[2].IN1
descriptor_read_readdata[3] => descriptor_read_readdata[3].IN1
descriptor_read_readdata[4] => descriptor_read_readdata[4].IN1
descriptor_read_readdata[5] => descriptor_read_readdata[5].IN1
descriptor_read_readdata[6] => descriptor_read_readdata[6].IN1
descriptor_read_readdata[7] => descriptor_read_readdata[7].IN1
descriptor_read_readdata[8] => descriptor_read_readdata[8].IN1
descriptor_read_readdata[9] => descriptor_read_readdata[9].IN1
descriptor_read_readdata[10] => descriptor_read_readdata[10].IN1
descriptor_read_readdata[11] => descriptor_read_readdata[11].IN1
descriptor_read_readdata[12] => descriptor_read_readdata[12].IN1
descriptor_read_readdata[13] => descriptor_read_readdata[13].IN1
descriptor_read_readdata[14] => descriptor_read_readdata[14].IN1
descriptor_read_readdata[15] => descriptor_read_readdata[15].IN1
descriptor_read_readdata[16] => descriptor_read_readdata[16].IN1
descriptor_read_readdata[17] => descriptor_read_readdata[17].IN1
descriptor_read_readdata[18] => descriptor_read_readdata[18].IN1
descriptor_read_readdata[19] => descriptor_read_readdata[19].IN1
descriptor_read_readdata[20] => descriptor_read_readdata[20].IN1
descriptor_read_readdata[21] => descriptor_read_readdata[21].IN1
descriptor_read_readdata[22] => descriptor_read_readdata[22].IN1
descriptor_read_readdata[23] => descriptor_read_readdata[23].IN1
descriptor_read_readdata[24] => descriptor_read_readdata[24].IN1
descriptor_read_readdata[25] => descriptor_read_readdata[25].IN1
descriptor_read_readdata[26] => descriptor_read_readdata[26].IN1
descriptor_read_readdata[27] => descriptor_read_readdata[27].IN1
descriptor_read_readdata[28] => descriptor_read_readdata[28].IN1
descriptor_read_readdata[29] => descriptor_read_readdata[29].IN1
descriptor_read_readdata[30] => descriptor_read_readdata[30].IN1
descriptor_read_readdata[31] => descriptor_read_readdata[31].IN1
descriptor_read_readdatavalid => descriptor_read_readdatavalid.IN1
descriptor_read_waitrequest => comb.IN1
descriptor_write_waitrequest => comb.IN1
m_read_readdata[0] => m_read_readdata[0].IN1
m_read_readdata[1] => m_read_readdata[1].IN1
m_read_readdata[2] => m_read_readdata[2].IN1
m_read_readdata[3] => m_read_readdata[3].IN1
m_read_readdata[4] => m_read_readdata[4].IN1
m_read_readdata[5] => m_read_readdata[5].IN1
m_read_readdata[6] => m_read_readdata[6].IN1
m_read_readdata[7] => m_read_readdata[7].IN1
m_read_readdata[8] => m_read_readdata[8].IN1
m_read_readdata[9] => m_read_readdata[9].IN1
m_read_readdata[10] => m_read_readdata[10].IN1
m_read_readdata[11] => m_read_readdata[11].IN1
m_read_readdata[12] => m_read_readdata[12].IN1
m_read_readdata[13] => m_read_readdata[13].IN1
m_read_readdata[14] => m_read_readdata[14].IN1
m_read_readdata[15] => m_read_readdata[15].IN1
m_read_readdata[16] => m_read_readdata[16].IN1
m_read_readdata[17] => m_read_readdata[17].IN1
m_read_readdata[18] => m_read_readdata[18].IN1
m_read_readdata[19] => m_read_readdata[19].IN1
m_read_readdata[20] => m_read_readdata[20].IN1
m_read_readdata[21] => m_read_readdata[21].IN1
m_read_readdata[22] => m_read_readdata[22].IN1
m_read_readdata[23] => m_read_readdata[23].IN1
m_read_readdata[24] => m_read_readdata[24].IN1
m_read_readdata[25] => m_read_readdata[25].IN1
m_read_readdata[26] => m_read_readdata[26].IN1
m_read_readdata[27] => m_read_readdata[27].IN1
m_read_readdata[28] => m_read_readdata[28].IN1
m_read_readdata[29] => m_read_readdata[29].IN1
m_read_readdata[30] => m_read_readdata[30].IN1
m_read_readdata[31] => m_read_readdata[31].IN1
m_read_readdatavalid => m_read_readdatavalid.IN1
m_read_waitrequest => comb.IN1
m_read_waitrequest => comb.IN1
out_ready => source_stream_ready.IN1
system_reset_n => sw_reset_request.ACLR
system_reset_n => reset_n.IN1
system_reset_n => reset_n.ACLR
system_reset_n => sw_reset_d1.ACLR


|main|Proyecto:u1|Proyecto_sgdma_0:sgdma_0|Proyecto_sgdma_0_chain:the_Proyecto_sgdma_0_chain
clk => clk.IN3
command_fifo_empty => command_fifo_empty.IN1
command_fifo_full => command_fifo_full.IN1
csr_address[0] => csr_address[0].IN1
csr_address[1] => csr_address[1].IN1
csr_address[2] => csr_address[2].IN1
csr_address[3] => csr_address[3].IN1
csr_chipselect => csr_chipselect.IN1
csr_read => csr_read.IN1
csr_write => csr_write.IN1
csr_writedata[0] => csr_writedata[0].IN1
csr_writedata[1] => csr_writedata[1].IN1
csr_writedata[2] => csr_writedata[2].IN1
csr_writedata[3] => csr_writedata[3].IN1
csr_writedata[4] => csr_writedata[4].IN1
csr_writedata[5] => csr_writedata[5].IN1
csr_writedata[6] => csr_writedata[6].IN1
csr_writedata[7] => csr_writedata[7].IN1
csr_writedata[8] => csr_writedata[8].IN1
csr_writedata[9] => csr_writedata[9].IN1
csr_writedata[10] => csr_writedata[10].IN1
csr_writedata[11] => csr_writedata[11].IN1
csr_writedata[12] => csr_writedata[12].IN1
csr_writedata[13] => csr_writedata[13].IN1
csr_writedata[14] => csr_writedata[14].IN1
csr_writedata[15] => csr_writedata[15].IN1
csr_writedata[16] => csr_writedata[16].IN1
csr_writedata[17] => csr_writedata[17].IN1
csr_writedata[18] => csr_writedata[18].IN1
csr_writedata[19] => csr_writedata[19].IN1
csr_writedata[20] => csr_writedata[20].IN1
csr_writedata[21] => csr_writedata[21].IN1
csr_writedata[22] => csr_writedata[22].IN1
csr_writedata[23] => csr_writedata[23].IN1
csr_writedata[24] => csr_writedata[24].IN1
csr_writedata[25] => csr_writedata[25].IN1
csr_writedata[26] => csr_writedata[26].IN1
csr_writedata[27] => csr_writedata[27].IN1
csr_writedata[28] => csr_writedata[28].IN1
csr_writedata[29] => csr_writedata[29].IN1
csr_writedata[30] => csr_writedata[30].IN1
csr_writedata[31] => csr_writedata[31].IN1
desc_address_fifo_empty => desc_address_fifo_empty.IN2
desc_address_fifo_full => desc_address_fifo_full.IN1
desc_address_fifo_q[0] => desc_address_fifo_q[0].IN1
desc_address_fifo_q[1] => desc_address_fifo_q[1].IN1
desc_address_fifo_q[2] => desc_address_fifo_q[2].IN1
desc_address_fifo_q[3] => desc_address_fifo_q[3].IN1
desc_address_fifo_q[4] => desc_address_fifo_q[4].IN1
desc_address_fifo_q[5] => desc_address_fifo_q[5].IN1
desc_address_fifo_q[6] => desc_address_fifo_q[6].IN1
desc_address_fifo_q[7] => desc_address_fifo_q[7].IN1
desc_address_fifo_q[8] => desc_address_fifo_q[8].IN1
desc_address_fifo_q[9] => desc_address_fifo_q[9].IN1
desc_address_fifo_q[10] => desc_address_fifo_q[10].IN1
desc_address_fifo_q[11] => desc_address_fifo_q[11].IN1
desc_address_fifo_q[12] => desc_address_fifo_q[12].IN1
desc_address_fifo_q[13] => desc_address_fifo_q[13].IN1
desc_address_fifo_q[14] => desc_address_fifo_q[14].IN1
desc_address_fifo_q[15] => desc_address_fifo_q[15].IN1
desc_address_fifo_q[16] => desc_address_fifo_q[16].IN1
desc_address_fifo_q[17] => desc_address_fifo_q[17].IN1
desc_address_fifo_q[18] => desc_address_fifo_q[18].IN1
desc_address_fifo_q[19] => desc_address_fifo_q[19].IN1
desc_address_fifo_q[20] => desc_address_fifo_q[20].IN1
desc_address_fifo_q[21] => desc_address_fifo_q[21].IN1
desc_address_fifo_q[22] => desc_address_fifo_q[22].IN1
desc_address_fifo_q[23] => desc_address_fifo_q[23].IN1
desc_address_fifo_q[24] => desc_address_fifo_q[24].IN1
desc_address_fifo_q[25] => desc_address_fifo_q[25].IN1
desc_address_fifo_q[26] => desc_address_fifo_q[26].IN1
desc_address_fifo_q[27] => desc_address_fifo_q[27].IN1
desc_address_fifo_q[28] => desc_address_fifo_q[28].IN1
desc_address_fifo_q[29] => desc_address_fifo_q[29].IN1
desc_address_fifo_q[30] => desc_address_fifo_q[30].IN1
desc_address_fifo_q[31] => desc_address_fifo_q[31].IN1
descriptor_read_readdata[0] => descriptor_read_readdata[0].IN1
descriptor_read_readdata[1] => descriptor_read_readdata[1].IN1
descriptor_read_readdata[2] => descriptor_read_readdata[2].IN1
descriptor_read_readdata[3] => descriptor_read_readdata[3].IN1
descriptor_read_readdata[4] => descriptor_read_readdata[4].IN1
descriptor_read_readdata[5] => descriptor_read_readdata[5].IN1
descriptor_read_readdata[6] => descriptor_read_readdata[6].IN1
descriptor_read_readdata[7] => descriptor_read_readdata[7].IN1
descriptor_read_readdata[8] => descriptor_read_readdata[8].IN1
descriptor_read_readdata[9] => descriptor_read_readdata[9].IN1
descriptor_read_readdata[10] => descriptor_read_readdata[10].IN1
descriptor_read_readdata[11] => descriptor_read_readdata[11].IN1
descriptor_read_readdata[12] => descriptor_read_readdata[12].IN1
descriptor_read_readdata[13] => descriptor_read_readdata[13].IN1
descriptor_read_readdata[14] => descriptor_read_readdata[14].IN1
descriptor_read_readdata[15] => descriptor_read_readdata[15].IN1
descriptor_read_readdata[16] => descriptor_read_readdata[16].IN1
descriptor_read_readdata[17] => descriptor_read_readdata[17].IN1
descriptor_read_readdata[18] => descriptor_read_readdata[18].IN1
descriptor_read_readdata[19] => descriptor_read_readdata[19].IN1
descriptor_read_readdata[20] => descriptor_read_readdata[20].IN1
descriptor_read_readdata[21] => descriptor_read_readdata[21].IN1
descriptor_read_readdata[22] => descriptor_read_readdata[22].IN1
descriptor_read_readdata[23] => descriptor_read_readdata[23].IN1
descriptor_read_readdata[24] => descriptor_read_readdata[24].IN1
descriptor_read_readdata[25] => descriptor_read_readdata[25].IN1
descriptor_read_readdata[26] => descriptor_read_readdata[26].IN1
descriptor_read_readdata[27] => descriptor_read_readdata[27].IN1
descriptor_read_readdata[28] => descriptor_read_readdata[28].IN1
descriptor_read_readdata[29] => descriptor_read_readdata[29].IN1
descriptor_read_readdata[30] => descriptor_read_readdata[30].IN1
descriptor_read_readdata[31] => descriptor_read_readdata[31].IN1
descriptor_read_readdatavalid => descriptor_read_readdatavalid.IN1
descriptor_read_waitrequest => descriptor_read_waitrequest.IN1
descriptor_write_waitrequest => descriptor_write_waitrequest.IN1
read_go => read_go.IN1
reset => reset.IN1
reset_n => reset_n.IN3
status_token_fifo_data[0] => status_token_fifo_data[0].IN1
status_token_fifo_data[1] => status_token_fifo_data[1].IN1
status_token_fifo_data[2] => status_token_fifo_data[2].IN1
status_token_fifo_data[3] => status_token_fifo_data[3].IN1
status_token_fifo_data[4] => status_token_fifo_data[4].IN1
status_token_fifo_data[5] => status_token_fifo_data[5].IN1
status_token_fifo_data[6] => status_token_fifo_data[6].IN1
status_token_fifo_data[7] => status_token_fifo_data[7].IN1
status_token_fifo_data[8] => status_token_fifo_data[8].IN1
status_token_fifo_data[9] => status_token_fifo_data[9].IN1
status_token_fifo_data[10] => status_token_fifo_data[10].IN1
status_token_fifo_data[11] => status_token_fifo_data[11].IN1
status_token_fifo_data[12] => status_token_fifo_data[12].IN1
status_token_fifo_data[13] => status_token_fifo_data[13].IN1
status_token_fifo_data[14] => status_token_fifo_data[14].IN1
status_token_fifo_data[15] => status_token_fifo_data[15].IN1
status_token_fifo_data[16] => status_token_fifo_data[16].IN1
status_token_fifo_data[17] => status_token_fifo_data[17].IN1
status_token_fifo_data[18] => status_token_fifo_data[18].IN1
status_token_fifo_data[19] => status_token_fifo_data[19].IN1
status_token_fifo_data[20] => status_token_fifo_data[20].IN1
status_token_fifo_data[21] => status_token_fifo_data[21].IN1
status_token_fifo_data[22] => status_token_fifo_data[22].IN1
status_token_fifo_data[23] => status_token_fifo_data[23].IN1
status_token_fifo_empty => status_token_fifo_empty.IN2
status_token_fifo_q[0] => status_token_fifo_q[0].IN1
status_token_fifo_q[1] => status_token_fifo_q[1].IN1
status_token_fifo_q[2] => status_token_fifo_q[2].IN1
status_token_fifo_q[3] => status_token_fifo_q[3].IN1
status_token_fifo_q[4] => status_token_fifo_q[4].IN1
status_token_fifo_q[5] => status_token_fifo_q[5].IN1
status_token_fifo_q[6] => status_token_fifo_q[6].IN1
status_token_fifo_q[7] => status_token_fifo_q[7].IN1
status_token_fifo_q[8] => status_token_fifo_q[8].IN1
status_token_fifo_q[9] => status_token_fifo_q[9].IN1
status_token_fifo_q[10] => status_token_fifo_q[10].IN1
status_token_fifo_q[11] => status_token_fifo_q[11].IN1
status_token_fifo_q[12] => status_token_fifo_q[12].IN1
status_token_fifo_q[13] => status_token_fifo_q[13].IN1
status_token_fifo_q[14] => status_token_fifo_q[14].IN1
status_token_fifo_q[15] => status_token_fifo_q[15].IN1
status_token_fifo_q[16] => status_token_fifo_q[16].IN1
status_token_fifo_q[17] => status_token_fifo_q[17].IN1
status_token_fifo_q[18] => status_token_fifo_q[18].IN1
status_token_fifo_q[19] => status_token_fifo_q[19].IN1
status_token_fifo_q[20] => status_token_fifo_q[20].IN1
status_token_fifo_q[21] => status_token_fifo_q[21].IN1
status_token_fifo_q[22] => status_token_fifo_q[22].IN1
status_token_fifo_q[23] => status_token_fifo_q[23].IN1


|main|Proyecto:u1|Proyecto_sgdma_0:sgdma_0|Proyecto_sgdma_0_chain:the_Proyecto_sgdma_0_chain|control_status_slave_which_resides_within_Proyecto_sgdma_0:the_control_status_slave_which_resides_within_Proyecto_sgdma_0
atlantic_error => always15.IN1
chain_run => busy.IN1
clk => csr_irq~reg0.CLK
clk => delayed_descriptor_counter[0].CLK
clk => delayed_descriptor_counter[1].CLK
clk => delayed_descriptor_counter[2].CLK
clk => delayed_descriptor_counter[3].CLK
clk => delayed_descriptor_counter[4].CLK
clk => delayed_descriptor_counter[5].CLK
clk => delayed_descriptor_counter[6].CLK
clk => delayed_descriptor_counter[7].CLK
clk => descriptor_counter[0].CLK
clk => descriptor_counter[1].CLK
clk => descriptor_counter[2].CLK
clk => descriptor_counter[3].CLK
clk => descriptor_counter[4].CLK
clk => descriptor_counter[5].CLK
clk => descriptor_counter[6].CLK
clk => descriptor_counter[7].CLK
clk => can_have_new_chain_complete.CLK
clk => delayed_chain_completed_int.CLK
clk => delayed_descriptor_write_write.CLK
clk => delayed_eop_encountered.CLK
clk => error.CLK
clk => descriptor_completed.CLK
clk => delayed_csr_write.CLK
clk => chain_completed_int.CLK
clk => chain_completed.CLK
clk => busy.CLK
clk => descriptor_pointer_lower_reg[0].CLK
clk => descriptor_pointer_lower_reg[1].CLK
clk => descriptor_pointer_lower_reg[2].CLK
clk => descriptor_pointer_lower_reg[3].CLK
clk => descriptor_pointer_lower_reg[4].CLK
clk => descriptor_pointer_lower_reg[5].CLK
clk => descriptor_pointer_lower_reg[6].CLK
clk => descriptor_pointer_lower_reg[7].CLK
clk => descriptor_pointer_lower_reg[8].CLK
clk => descriptor_pointer_lower_reg[9].CLK
clk => descriptor_pointer_lower_reg[10].CLK
clk => descriptor_pointer_lower_reg[11].CLK
clk => descriptor_pointer_lower_reg[12].CLK
clk => descriptor_pointer_lower_reg[13].CLK
clk => descriptor_pointer_lower_reg[14].CLK
clk => descriptor_pointer_lower_reg[15].CLK
clk => descriptor_pointer_lower_reg[16].CLK
clk => descriptor_pointer_lower_reg[17].CLK
clk => descriptor_pointer_lower_reg[18].CLK
clk => descriptor_pointer_lower_reg[19].CLK
clk => descriptor_pointer_lower_reg[20].CLK
clk => descriptor_pointer_lower_reg[21].CLK
clk => descriptor_pointer_lower_reg[22].CLK
clk => descriptor_pointer_lower_reg[23].CLK
clk => descriptor_pointer_lower_reg[24].CLK
clk => descriptor_pointer_lower_reg[25].CLK
clk => descriptor_pointer_lower_reg[26].CLK
clk => descriptor_pointer_lower_reg[27].CLK
clk => descriptor_pointer_lower_reg[28].CLK
clk => descriptor_pointer_lower_reg[29].CLK
clk => descriptor_pointer_lower_reg[30].CLK
clk => descriptor_pointer_lower_reg[31].CLK
clk => descriptor_read_read_r.CLK
clk => descriptor_pointer_upper_reg[0].CLK
clk => descriptor_pointer_upper_reg[1].CLK
clk => descriptor_pointer_upper_reg[2].CLK
clk => descriptor_pointer_upper_reg[3].CLK
clk => descriptor_pointer_upper_reg[4].CLK
clk => descriptor_pointer_upper_reg[5].CLK
clk => descriptor_pointer_upper_reg[6].CLK
clk => descriptor_pointer_upper_reg[7].CLK
clk => descriptor_pointer_upper_reg[8].CLK
clk => descriptor_pointer_upper_reg[9].CLK
clk => descriptor_pointer_upper_reg[10].CLK
clk => descriptor_pointer_upper_reg[11].CLK
clk => descriptor_pointer_upper_reg[12].CLK
clk => descriptor_pointer_upper_reg[13].CLK
clk => descriptor_pointer_upper_reg[14].CLK
clk => descriptor_pointer_upper_reg[15].CLK
clk => descriptor_pointer_upper_reg[16].CLK
clk => descriptor_pointer_upper_reg[17].CLK
clk => descriptor_pointer_upper_reg[18].CLK
clk => descriptor_pointer_upper_reg[19].CLK
clk => descriptor_pointer_upper_reg[20].CLK
clk => descriptor_pointer_upper_reg[21].CLK
clk => descriptor_pointer_upper_reg[22].CLK
clk => descriptor_pointer_upper_reg[23].CLK
clk => descriptor_pointer_upper_reg[24].CLK
clk => descriptor_pointer_upper_reg[25].CLK
clk => descriptor_pointer_upper_reg[26].CLK
clk => descriptor_pointer_upper_reg[27].CLK
clk => descriptor_pointer_upper_reg[28].CLK
clk => descriptor_pointer_upper_reg[29].CLK
clk => descriptor_pointer_upper_reg[30].CLK
clk => descriptor_pointer_upper_reg[31].CLK
clk => control_reg[0].CLK
clk => control_reg[1].CLK
clk => control_reg[2].CLK
clk => control_reg[3].CLK
clk => control_reg[4].CLK
clk => control_reg[5].CLK
clk => control_reg[6].CLK
clk => control_reg[7].CLK
clk => control_reg[8].CLK
clk => control_reg[9].CLK
clk => control_reg[10].CLK
clk => control_reg[11].CLK
clk => control_reg[12].CLK
clk => control_reg[13].CLK
clk => control_reg[14].CLK
clk => control_reg[15].CLK
clk => control_reg[16].CLK
clk => control_reg[17].CLK
clk => control_reg[18].CLK
clk => control_reg[19].CLK
clk => control_reg[20].CLK
clk => control_reg[21].CLK
clk => control_reg[22].CLK
clk => control_reg[23].CLK
clk => control_reg[24].CLK
clk => control_reg[25].CLK
clk => control_reg[26].CLK
clk => control_reg[27].CLK
clk => control_reg[28].CLK
clk => control_reg[29].CLK
clk => control_reg[30].CLK
clk => control_reg[31].CLK
clk => clear_interrupt.CLK
clk => do_restart.CLK
clk => do_restart_compare.CLK
clk => timeout_counter[0].CLK
clk => timeout_counter[1].CLK
clk => timeout_counter[2].CLK
clk => timeout_counter[3].CLK
clk => timeout_counter[4].CLK
clk => timeout_counter[5].CLK
clk => timeout_counter[6].CLK
clk => timeout_counter[7].CLK
clk => timeout_counter[8].CLK
clk => timeout_counter[9].CLK
clk => timeout_counter[10].CLK
clk => timeout_counter[11].CLK
clk => timeout_counter[12].CLK
clk => timeout_counter[13].CLK
clk => timeout_counter[14].CLK
clk => timeout_counter[15].CLK
clk => delayed_run.CLK
clk => csr_readdata[0]~reg0.CLK
clk => csr_readdata[1]~reg0.CLK
clk => csr_readdata[2]~reg0.CLK
clk => csr_readdata[3]~reg0.CLK
clk => csr_readdata[4]~reg0.CLK
clk => csr_readdata[5]~reg0.CLK
clk => csr_readdata[6]~reg0.CLK
clk => csr_readdata[7]~reg0.CLK
clk => csr_readdata[8]~reg0.CLK
clk => csr_readdata[9]~reg0.CLK
clk => csr_readdata[10]~reg0.CLK
clk => csr_readdata[11]~reg0.CLK
clk => csr_readdata[12]~reg0.CLK
clk => csr_readdata[13]~reg0.CLK
clk => csr_readdata[14]~reg0.CLK
clk => csr_readdata[15]~reg0.CLK
clk => csr_readdata[16]~reg0.CLK
clk => csr_readdata[17]~reg0.CLK
clk => csr_readdata[18]~reg0.CLK
clk => csr_readdata[19]~reg0.CLK
clk => csr_readdata[20]~reg0.CLK
clk => csr_readdata[21]~reg0.CLK
clk => csr_readdata[22]~reg0.CLK
clk => csr_readdata[23]~reg0.CLK
clk => csr_readdata[24]~reg0.CLK
clk => csr_readdata[25]~reg0.CLK
clk => csr_readdata[26]~reg0.CLK
clk => csr_readdata[27]~reg0.CLK
clk => csr_readdata[28]~reg0.CLK
clk => csr_readdata[29]~reg0.CLK
clk => csr_readdata[30]~reg0.CLK
clk => csr_readdata[31]~reg0.CLK
command_fifo_empty => busy.IN0
csr_address[0] => Mux0.IN16
csr_address[0] => Mux1.IN16
csr_address[0] => Mux2.IN16
csr_address[0] => Mux3.IN16
csr_address[0] => Mux4.IN16
csr_address[0] => Mux5.IN16
csr_address[0] => Mux6.IN16
csr_address[0] => Mux7.IN16
csr_address[0] => Mux8.IN16
csr_address[0] => Mux9.IN16
csr_address[0] => Mux10.IN16
csr_address[0] => Mux11.IN16
csr_address[0] => Mux12.IN16
csr_address[0] => Mux13.IN16
csr_address[0] => Mux14.IN16
csr_address[0] => Mux15.IN16
csr_address[0] => Mux16.IN16
csr_address[0] => Mux17.IN16
csr_address[0] => Mux18.IN16
csr_address[0] => Mux19.IN16
csr_address[0] => Mux20.IN16
csr_address[0] => Mux21.IN16
csr_address[0] => Mux22.IN16
csr_address[0] => Mux23.IN16
csr_address[0] => Mux24.IN16
csr_address[0] => Mux25.IN16
csr_address[0] => Mux26.IN16
csr_address[0] => Mux27.IN15
csr_address[0] => Mux28.IN15
csr_address[0] => Mux29.IN15
csr_address[0] => Mux30.IN16
csr_address[0] => Mux31.IN15
csr_address[0] => Equal1.IN3
csr_address[0] => Equal2.IN3
csr_address[0] => Equal3.IN3
csr_address[0] => Equal4.IN3
csr_address[1] => Mux0.IN15
csr_address[1] => Mux1.IN15
csr_address[1] => Mux2.IN15
csr_address[1] => Mux3.IN15
csr_address[1] => Mux4.IN15
csr_address[1] => Mux5.IN15
csr_address[1] => Mux6.IN15
csr_address[1] => Mux7.IN15
csr_address[1] => Mux8.IN15
csr_address[1] => Mux9.IN15
csr_address[1] => Mux10.IN15
csr_address[1] => Mux11.IN15
csr_address[1] => Mux12.IN15
csr_address[1] => Mux13.IN15
csr_address[1] => Mux14.IN15
csr_address[1] => Mux15.IN15
csr_address[1] => Mux16.IN15
csr_address[1] => Mux17.IN15
csr_address[1] => Mux18.IN15
csr_address[1] => Mux19.IN15
csr_address[1] => Mux20.IN15
csr_address[1] => Mux21.IN15
csr_address[1] => Mux22.IN15
csr_address[1] => Mux23.IN15
csr_address[1] => Mux24.IN15
csr_address[1] => Mux25.IN15
csr_address[1] => Mux26.IN15
csr_address[1] => Mux27.IN14
csr_address[1] => Mux28.IN14
csr_address[1] => Mux29.IN14
csr_address[1] => Mux30.IN15
csr_address[1] => Mux31.IN14
csr_address[1] => Equal1.IN2
csr_address[1] => Equal2.IN2
csr_address[1] => Equal3.IN2
csr_address[1] => Equal4.IN2
csr_address[2] => Mux0.IN14
csr_address[2] => Mux1.IN14
csr_address[2] => Mux2.IN14
csr_address[2] => Mux3.IN14
csr_address[2] => Mux4.IN14
csr_address[2] => Mux5.IN14
csr_address[2] => Mux6.IN14
csr_address[2] => Mux7.IN14
csr_address[2] => Mux8.IN14
csr_address[2] => Mux9.IN14
csr_address[2] => Mux10.IN14
csr_address[2] => Mux11.IN14
csr_address[2] => Mux12.IN14
csr_address[2] => Mux13.IN14
csr_address[2] => Mux14.IN14
csr_address[2] => Mux15.IN14
csr_address[2] => Mux16.IN14
csr_address[2] => Mux17.IN14
csr_address[2] => Mux18.IN14
csr_address[2] => Mux19.IN14
csr_address[2] => Mux20.IN14
csr_address[2] => Mux21.IN14
csr_address[2] => Mux22.IN14
csr_address[2] => Mux23.IN14
csr_address[2] => Mux24.IN14
csr_address[2] => Mux25.IN14
csr_address[2] => Mux26.IN14
csr_address[2] => Mux27.IN13
csr_address[2] => Mux28.IN13
csr_address[2] => Mux29.IN13
csr_address[2] => Mux30.IN14
csr_address[2] => Mux31.IN13
csr_address[2] => Equal1.IN0
csr_address[2] => Equal2.IN1
csr_address[2] => Equal3.IN1
csr_address[2] => Equal4.IN1
csr_address[3] => Mux0.IN13
csr_address[3] => Mux1.IN13
csr_address[3] => Mux2.IN13
csr_address[3] => Mux3.IN13
csr_address[3] => Mux4.IN13
csr_address[3] => Mux5.IN13
csr_address[3] => Mux6.IN13
csr_address[3] => Mux7.IN13
csr_address[3] => Mux8.IN13
csr_address[3] => Mux9.IN13
csr_address[3] => Mux10.IN13
csr_address[3] => Mux11.IN13
csr_address[3] => Mux12.IN13
csr_address[3] => Mux13.IN13
csr_address[3] => Mux14.IN13
csr_address[3] => Mux15.IN13
csr_address[3] => Mux16.IN13
csr_address[3] => Mux17.IN13
csr_address[3] => Mux18.IN13
csr_address[3] => Mux19.IN13
csr_address[3] => Mux20.IN13
csr_address[3] => Mux21.IN13
csr_address[3] => Mux22.IN13
csr_address[3] => Mux23.IN13
csr_address[3] => Mux24.IN13
csr_address[3] => Mux25.IN13
csr_address[3] => Mux26.IN13
csr_address[3] => Mux27.IN12
csr_address[3] => Mux28.IN12
csr_address[3] => Mux29.IN12
csr_address[3] => Mux30.IN13
csr_address[3] => Mux31.IN12
csr_address[3] => Equal1.IN1
csr_address[3] => Equal2.IN0
csr_address[3] => Equal3.IN0
csr_address[3] => Equal4.IN0
csr_chipselect => control_reg_en.IN1
csr_chipselect => descriptor_pointer_upper_reg_en.IN1
csr_chipselect => descriptor_pointer_lower_reg_en.IN1
csr_chipselect => csr_control.IN0
csr_read => csr_readdata[31]~reg0.ENA
csr_read => csr_readdata[30]~reg0.ENA
csr_read => csr_readdata[29]~reg0.ENA
csr_read => csr_readdata[28]~reg0.ENA
csr_read => csr_readdata[27]~reg0.ENA
csr_read => csr_readdata[26]~reg0.ENA
csr_read => csr_readdata[25]~reg0.ENA
csr_read => csr_readdata[24]~reg0.ENA
csr_read => csr_readdata[23]~reg0.ENA
csr_read => csr_readdata[22]~reg0.ENA
csr_read => csr_readdata[21]~reg0.ENA
csr_read => csr_readdata[20]~reg0.ENA
csr_read => csr_readdata[19]~reg0.ENA
csr_read => csr_readdata[18]~reg0.ENA
csr_read => csr_readdata[17]~reg0.ENA
csr_read => csr_readdata[16]~reg0.ENA
csr_read => csr_readdata[15]~reg0.ENA
csr_read => csr_readdata[14]~reg0.ENA
csr_read => csr_readdata[13]~reg0.ENA
csr_read => csr_readdata[12]~reg0.ENA
csr_read => csr_readdata[11]~reg0.ENA
csr_read => csr_readdata[10]~reg0.ENA
csr_read => csr_readdata[9]~reg0.ENA
csr_read => csr_readdata[8]~reg0.ENA
csr_read => csr_readdata[7]~reg0.ENA
csr_read => csr_readdata[6]~reg0.ENA
csr_read => csr_readdata[5]~reg0.ENA
csr_read => csr_readdata[4]~reg0.ENA
csr_read => csr_readdata[3]~reg0.ENA
csr_read => csr_readdata[2]~reg0.ENA
csr_read => csr_readdata[1]~reg0.ENA
csr_read => csr_readdata[0]~reg0.ENA
csr_write => control_reg_en.IN1
csr_write => descriptor_pointer_upper_reg_en.IN1
csr_write => descriptor_pointer_lower_reg_en.IN1
csr_write => csr_control.IN1
csr_write => delayed_csr_write.DATAIN
csr_writedata[0] => descriptor_pointer_data[0].DATAA
csr_writedata[0] => clear_error.IN1
csr_writedata[0] => control_reg[0].DATAIN
csr_writedata[0] => descriptor_pointer_upper_reg[0].DATAIN
csr_writedata[1] => descriptor_pointer_data[1].DATAA
csr_writedata[1] => control_reg[1].DATAIN
csr_writedata[1] => descriptor_pointer_upper_reg[1].DATAIN
csr_writedata[2] => descriptor_pointer_data[2].DATAA
csr_writedata[2] => clear_descriptor_completed.IN1
csr_writedata[2] => control_reg[2].DATAIN
csr_writedata[2] => descriptor_pointer_upper_reg[2].DATAIN
csr_writedata[3] => descriptor_pointer_data[3].DATAA
csr_writedata[3] => clear_chain_completed.IN1
csr_writedata[3] => control_reg[3].DATAIN
csr_writedata[3] => descriptor_pointer_upper_reg[3].DATAIN
csr_writedata[4] => descriptor_pointer_data[4].DATAA
csr_writedata[4] => control_reg[4].DATAIN
csr_writedata[4] => descriptor_pointer_upper_reg[4].DATAIN
csr_writedata[5] => descriptor_pointer_data[5].DATAA
csr_writedata[5] => clear_run.IN1
csr_writedata[5] => control_reg[5].DATAIN
csr_writedata[5] => descriptor_pointer_upper_reg[5].DATAIN
csr_writedata[6] => descriptor_pointer_data[6].DATAA
csr_writedata[6] => control_reg[6].DATAIN
csr_writedata[6] => descriptor_pointer_upper_reg[6].DATAIN
csr_writedata[7] => descriptor_pointer_data[7].DATAA
csr_writedata[7] => control_reg[7].DATAIN
csr_writedata[7] => descriptor_pointer_upper_reg[7].DATAIN
csr_writedata[8] => descriptor_pointer_data[8].DATAA
csr_writedata[8] => control_reg[8].DATAIN
csr_writedata[8] => descriptor_pointer_upper_reg[8].DATAIN
csr_writedata[9] => descriptor_pointer_data[9].DATAA
csr_writedata[9] => control_reg[9].DATAIN
csr_writedata[9] => descriptor_pointer_upper_reg[9].DATAIN
csr_writedata[10] => descriptor_pointer_data[10].DATAA
csr_writedata[10] => control_reg[10].DATAIN
csr_writedata[10] => descriptor_pointer_upper_reg[10].DATAIN
csr_writedata[11] => descriptor_pointer_data[11].DATAA
csr_writedata[11] => control_reg[11].DATAIN
csr_writedata[11] => descriptor_pointer_upper_reg[11].DATAIN
csr_writedata[12] => descriptor_pointer_data[12].DATAA
csr_writedata[12] => control_reg[12].DATAIN
csr_writedata[12] => descriptor_pointer_upper_reg[12].DATAIN
csr_writedata[13] => descriptor_pointer_data[13].DATAA
csr_writedata[13] => control_reg[13].DATAIN
csr_writedata[13] => descriptor_pointer_upper_reg[13].DATAIN
csr_writedata[14] => descriptor_pointer_data[14].DATAA
csr_writedata[14] => control_reg[14].DATAIN
csr_writedata[14] => descriptor_pointer_upper_reg[14].DATAIN
csr_writedata[15] => descriptor_pointer_data[15].DATAA
csr_writedata[15] => control_reg[15].DATAIN
csr_writedata[15] => descriptor_pointer_upper_reg[15].DATAIN
csr_writedata[16] => descriptor_pointer_data[16].DATAA
csr_writedata[16] => control_reg[16].DATAIN
csr_writedata[16] => descriptor_pointer_upper_reg[16].DATAIN
csr_writedata[17] => descriptor_pointer_data[17].DATAA
csr_writedata[17] => control_reg[17].DATAIN
csr_writedata[17] => descriptor_pointer_upper_reg[17].DATAIN
csr_writedata[18] => descriptor_pointer_data[18].DATAA
csr_writedata[18] => control_reg[18].DATAIN
csr_writedata[18] => descriptor_pointer_upper_reg[18].DATAIN
csr_writedata[19] => descriptor_pointer_data[19].DATAA
csr_writedata[19] => control_reg[19].DATAIN
csr_writedata[19] => descriptor_pointer_upper_reg[19].DATAIN
csr_writedata[20] => descriptor_pointer_data[20].DATAA
csr_writedata[20] => control_reg[20].DATAIN
csr_writedata[20] => descriptor_pointer_upper_reg[20].DATAIN
csr_writedata[21] => descriptor_pointer_data[21].DATAA
csr_writedata[21] => control_reg[21].DATAIN
csr_writedata[21] => descriptor_pointer_upper_reg[21].DATAIN
csr_writedata[22] => descriptor_pointer_data[22].DATAA
csr_writedata[22] => control_reg[22].DATAIN
csr_writedata[22] => descriptor_pointer_upper_reg[22].DATAIN
csr_writedata[23] => descriptor_pointer_data[23].DATAA
csr_writedata[23] => control_reg[23].DATAIN
csr_writedata[23] => descriptor_pointer_upper_reg[23].DATAIN
csr_writedata[24] => descriptor_pointer_data[24].DATAA
csr_writedata[24] => control_reg[24].DATAIN
csr_writedata[24] => descriptor_pointer_upper_reg[24].DATAIN
csr_writedata[25] => descriptor_pointer_data[25].DATAA
csr_writedata[25] => control_reg[25].DATAIN
csr_writedata[25] => descriptor_pointer_upper_reg[25].DATAIN
csr_writedata[26] => descriptor_pointer_data[26].DATAA
csr_writedata[26] => control_reg[26].DATAIN
csr_writedata[26] => descriptor_pointer_upper_reg[26].DATAIN
csr_writedata[27] => descriptor_pointer_data[27].DATAA
csr_writedata[27] => control_reg[27].DATAIN
csr_writedata[27] => descriptor_pointer_upper_reg[27].DATAIN
csr_writedata[28] => descriptor_pointer_data[28].DATAA
csr_writedata[28] => control_reg[28].DATAIN
csr_writedata[28] => descriptor_pointer_upper_reg[28].DATAIN
csr_writedata[29] => descriptor_pointer_data[29].DATAA
csr_writedata[29] => control_reg[29].DATAIN
csr_writedata[29] => descriptor_pointer_upper_reg[29].DATAIN
csr_writedata[30] => descriptor_pointer_data[30].DATAA
csr_writedata[30] => control_reg[30].DATAIN
csr_writedata[30] => descriptor_pointer_upper_reg[30].DATAIN
csr_writedata[31] => clear_interrupt.DATAB
csr_writedata[31] => descriptor_pointer_data[31].DATAA
csr_writedata[31] => descriptor_pointer_upper_reg[31].DATAIN
desc_address_fifo_empty => busy.IN1
descriptor_read_address[0] => descriptor_pointer_data[0].DATAB
descriptor_read_address[1] => descriptor_pointer_data[1].DATAB
descriptor_read_address[2] => descriptor_pointer_data[2].DATAB
descriptor_read_address[3] => descriptor_pointer_data[3].DATAB
descriptor_read_address[4] => descriptor_pointer_data[4].DATAB
descriptor_read_address[5] => descriptor_pointer_data[5].DATAB
descriptor_read_address[6] => descriptor_pointer_data[6].DATAB
descriptor_read_address[7] => descriptor_pointer_data[7].DATAB
descriptor_read_address[8] => descriptor_pointer_data[8].DATAB
descriptor_read_address[9] => descriptor_pointer_data[9].DATAB
descriptor_read_address[10] => descriptor_pointer_data[10].DATAB
descriptor_read_address[11] => descriptor_pointer_data[11].DATAB
descriptor_read_address[12] => descriptor_pointer_data[12].DATAB
descriptor_read_address[13] => descriptor_pointer_data[13].DATAB
descriptor_read_address[14] => descriptor_pointer_data[14].DATAB
descriptor_read_address[15] => descriptor_pointer_data[15].DATAB
descriptor_read_address[16] => descriptor_pointer_data[16].DATAB
descriptor_read_address[17] => descriptor_pointer_data[17].DATAB
descriptor_read_address[18] => descriptor_pointer_data[18].DATAB
descriptor_read_address[19] => descriptor_pointer_data[19].DATAB
descriptor_read_address[20] => descriptor_pointer_data[20].DATAB
descriptor_read_address[21] => descriptor_pointer_data[21].DATAB
descriptor_read_address[22] => descriptor_pointer_data[22].DATAB
descriptor_read_address[23] => descriptor_pointer_data[23].DATAB
descriptor_read_address[24] => descriptor_pointer_data[24].DATAB
descriptor_read_address[25] => descriptor_pointer_data[25].DATAB
descriptor_read_address[26] => descriptor_pointer_data[26].DATAB
descriptor_read_address[27] => descriptor_pointer_data[27].DATAB
descriptor_read_address[28] => descriptor_pointer_data[28].DATAB
descriptor_read_address[29] => descriptor_pointer_data[29].DATAB
descriptor_read_address[30] => descriptor_pointer_data[30].DATAB
descriptor_read_address[31] => descriptor_pointer_data[31].DATAB
descriptor_read_read => descriptor_read_read_rising.IN1
descriptor_read_read => descriptor_read_read_r.DATAIN
descriptor_write_busy => busy.IN1
descriptor_write_write => always19.IN1
descriptor_write_write => delayed_descriptor_write_write.DATAIN
descriptor_write_write => descriptor_write_write_fall.IN1
descriptor_write_write => can_have_new_chain_complete.DATAIN
owned_by_hw => busy.IN1
owned_by_hw => always11.IN1
read_go => busy.IN1
reset_n => csr_readdata[0]~reg0.ACLR
reset_n => csr_readdata[1]~reg0.ACLR
reset_n => csr_readdata[2]~reg0.ACLR
reset_n => csr_readdata[3]~reg0.ACLR
reset_n => csr_readdata[4]~reg0.ACLR
reset_n => csr_readdata[5]~reg0.ACLR
reset_n => csr_readdata[6]~reg0.ACLR
reset_n => csr_readdata[7]~reg0.ACLR
reset_n => csr_readdata[8]~reg0.ACLR
reset_n => csr_readdata[9]~reg0.ACLR
reset_n => csr_readdata[10]~reg0.ACLR
reset_n => csr_readdata[11]~reg0.ACLR
reset_n => csr_readdata[12]~reg0.ACLR
reset_n => csr_readdata[13]~reg0.ACLR
reset_n => csr_readdata[14]~reg0.ACLR
reset_n => csr_readdata[15]~reg0.ACLR
reset_n => csr_readdata[16]~reg0.ACLR
reset_n => csr_readdata[17]~reg0.ACLR
reset_n => csr_readdata[18]~reg0.ACLR
reset_n => csr_readdata[19]~reg0.ACLR
reset_n => csr_readdata[20]~reg0.ACLR
reset_n => csr_readdata[21]~reg0.ACLR
reset_n => csr_readdata[22]~reg0.ACLR
reset_n => csr_readdata[23]~reg0.ACLR
reset_n => csr_readdata[24]~reg0.ACLR
reset_n => csr_readdata[25]~reg0.ACLR
reset_n => csr_readdata[26]~reg0.ACLR
reset_n => csr_readdata[27]~reg0.ACLR
reset_n => csr_readdata[28]~reg0.ACLR
reset_n => csr_readdata[29]~reg0.ACLR
reset_n => csr_readdata[30]~reg0.ACLR
reset_n => csr_readdata[31]~reg0.ACLR
reset_n => csr_irq~reg0.ACLR
reset_n => descriptor_pointer_lower_reg[0].ACLR
reset_n => descriptor_pointer_lower_reg[1].ACLR
reset_n => descriptor_pointer_lower_reg[2].ACLR
reset_n => descriptor_pointer_lower_reg[3].ACLR
reset_n => descriptor_pointer_lower_reg[4].ACLR
reset_n => descriptor_pointer_lower_reg[5].ACLR
reset_n => descriptor_pointer_lower_reg[6].ACLR
reset_n => descriptor_pointer_lower_reg[7].ACLR
reset_n => descriptor_pointer_lower_reg[8].ACLR
reset_n => descriptor_pointer_lower_reg[9].ACLR
reset_n => descriptor_pointer_lower_reg[10].ACLR
reset_n => descriptor_pointer_lower_reg[11].ACLR
reset_n => descriptor_pointer_lower_reg[12].ACLR
reset_n => descriptor_pointer_lower_reg[13].ACLR
reset_n => descriptor_pointer_lower_reg[14].ACLR
reset_n => descriptor_pointer_lower_reg[15].ACLR
reset_n => descriptor_pointer_lower_reg[16].ACLR
reset_n => descriptor_pointer_lower_reg[17].ACLR
reset_n => descriptor_pointer_lower_reg[18].ACLR
reset_n => descriptor_pointer_lower_reg[19].ACLR
reset_n => descriptor_pointer_lower_reg[20].ACLR
reset_n => descriptor_pointer_lower_reg[21].ACLR
reset_n => descriptor_pointer_lower_reg[22].ACLR
reset_n => descriptor_pointer_lower_reg[23].ACLR
reset_n => descriptor_pointer_lower_reg[24].ACLR
reset_n => descriptor_pointer_lower_reg[25].ACLR
reset_n => descriptor_pointer_lower_reg[26].ACLR
reset_n => descriptor_pointer_lower_reg[27].ACLR
reset_n => descriptor_pointer_lower_reg[28].ACLR
reset_n => descriptor_pointer_lower_reg[29].ACLR
reset_n => descriptor_pointer_lower_reg[30].ACLR
reset_n => descriptor_pointer_lower_reg[31].ACLR
reset_n => descriptor_pointer_upper_reg[0].ACLR
reset_n => descriptor_pointer_upper_reg[1].ACLR
reset_n => descriptor_pointer_upper_reg[2].ACLR
reset_n => descriptor_pointer_upper_reg[3].ACLR
reset_n => descriptor_pointer_upper_reg[4].ACLR
reset_n => descriptor_pointer_upper_reg[5].ACLR
reset_n => descriptor_pointer_upper_reg[6].ACLR
reset_n => descriptor_pointer_upper_reg[7].ACLR
reset_n => descriptor_pointer_upper_reg[8].ACLR
reset_n => descriptor_pointer_upper_reg[9].ACLR
reset_n => descriptor_pointer_upper_reg[10].ACLR
reset_n => descriptor_pointer_upper_reg[11].ACLR
reset_n => descriptor_pointer_upper_reg[12].ACLR
reset_n => descriptor_pointer_upper_reg[13].ACLR
reset_n => descriptor_pointer_upper_reg[14].ACLR
reset_n => descriptor_pointer_upper_reg[15].ACLR
reset_n => descriptor_pointer_upper_reg[16].ACLR
reset_n => descriptor_pointer_upper_reg[17].ACLR
reset_n => descriptor_pointer_upper_reg[18].ACLR
reset_n => descriptor_pointer_upper_reg[19].ACLR
reset_n => descriptor_pointer_upper_reg[20].ACLR
reset_n => descriptor_pointer_upper_reg[21].ACLR
reset_n => descriptor_pointer_upper_reg[22].ACLR
reset_n => descriptor_pointer_upper_reg[23].ACLR
reset_n => descriptor_pointer_upper_reg[24].ACLR
reset_n => descriptor_pointer_upper_reg[25].ACLR
reset_n => descriptor_pointer_upper_reg[26].ACLR
reset_n => descriptor_pointer_upper_reg[27].ACLR
reset_n => descriptor_pointer_upper_reg[28].ACLR
reset_n => descriptor_pointer_upper_reg[29].ACLR
reset_n => descriptor_pointer_upper_reg[30].ACLR
reset_n => descriptor_pointer_upper_reg[31].ACLR
reset_n => control_reg[0].ACLR
reset_n => control_reg[1].ACLR
reset_n => control_reg[2].ACLR
reset_n => control_reg[3].ACLR
reset_n => control_reg[4].ACLR
reset_n => control_reg[5].ACLR
reset_n => control_reg[6].ACLR
reset_n => control_reg[7].ACLR
reset_n => control_reg[8].ACLR
reset_n => control_reg[9].ACLR
reset_n => control_reg[10].ACLR
reset_n => control_reg[11].ACLR
reset_n => control_reg[12].ACLR
reset_n => control_reg[13].ACLR
reset_n => control_reg[14].ACLR
reset_n => control_reg[15].ACLR
reset_n => control_reg[16].ACLR
reset_n => control_reg[17].ACLR
reset_n => control_reg[18].ACLR
reset_n => control_reg[19].ACLR
reset_n => control_reg[20].ACLR
reset_n => control_reg[21].ACLR
reset_n => control_reg[22].ACLR
reset_n => control_reg[23].ACLR
reset_n => control_reg[24].ACLR
reset_n => control_reg[25].ACLR
reset_n => control_reg[26].ACLR
reset_n => control_reg[27].ACLR
reset_n => control_reg[28].ACLR
reset_n => control_reg[29].ACLR
reset_n => control_reg[30].ACLR
reset_n => control_reg[31].ACLR
reset_n => delayed_run.ACLR
reset_n => timeout_counter[0].ACLR
reset_n => timeout_counter[1].ACLR
reset_n => timeout_counter[2].ACLR
reset_n => timeout_counter[3].ACLR
reset_n => timeout_counter[4].ACLR
reset_n => timeout_counter[5].ACLR
reset_n => timeout_counter[6].ACLR
reset_n => timeout_counter[7].ACLR
reset_n => timeout_counter[8].ACLR
reset_n => timeout_counter[9].ACLR
reset_n => timeout_counter[10].ACLR
reset_n => timeout_counter[11].ACLR
reset_n => timeout_counter[12].ACLR
reset_n => timeout_counter[13].ACLR
reset_n => timeout_counter[14].ACLR
reset_n => timeout_counter[15].ACLR
reset_n => do_restart_compare.ACLR
reset_n => do_restart.ACLR
reset_n => clear_interrupt.ACLR
reset_n => descriptor_read_read_r.ACLR
reset_n => busy.ACLR
reset_n => chain_completed.ACLR
reset_n => chain_completed_int.ACLR
reset_n => delayed_csr_write.ACLR
reset_n => descriptor_completed.ACLR
reset_n => error.ACLR
reset_n => delayed_eop_encountered.ACLR
reset_n => delayed_descriptor_write_write.ACLR
reset_n => delayed_chain_completed_int.ACLR
reset_n => can_have_new_chain_complete.ACLR
reset_n => descriptor_counter[0].ACLR
reset_n => descriptor_counter[1].ACLR
reset_n => descriptor_counter[2].ACLR
reset_n => descriptor_counter[3].ACLR
reset_n => descriptor_counter[4].ACLR
reset_n => descriptor_counter[5].ACLR
reset_n => descriptor_counter[6].ACLR
reset_n => descriptor_counter[7].ACLR
reset_n => delayed_descriptor_counter[0].ACLR
reset_n => delayed_descriptor_counter[1].ACLR
reset_n => delayed_descriptor_counter[2].ACLR
reset_n => delayed_descriptor_counter[3].ACLR
reset_n => delayed_descriptor_counter[4].ACLR
reset_n => delayed_descriptor_counter[5].ACLR
reset_n => delayed_descriptor_counter[6].ACLR
reset_n => delayed_descriptor_counter[7].ACLR
status_token_fifo_empty => busy.IN1
status_token_fifo_rdreq => descriptor_counter[7].ENA
status_token_fifo_rdreq => descriptor_counter[6].ENA
status_token_fifo_rdreq => descriptor_counter[5].ENA
status_token_fifo_rdreq => descriptor_counter[4].ENA
status_token_fifo_rdreq => descriptor_counter[3].ENA
status_token_fifo_rdreq => descriptor_counter[2].ENA
status_token_fifo_rdreq => descriptor_counter[1].ENA
status_token_fifo_rdreq => descriptor_counter[0].ENA


|main|Proyecto:u1|Proyecto_sgdma_0:sgdma_0|Proyecto_sgdma_0_chain:the_Proyecto_sgdma_0_chain|descriptor_read_which_resides_within_Proyecto_sgdma_0:the_descriptor_read_which_resides_within_Proyecto_sgdma_0
clk => clk.IN1
command_fifo_full => fifos_not_full.IN0
controlbitsfifo_rdreq => controlbitsfifo_rdreq.IN1
desc_address_fifo_full => fifos_not_full.IN1
descriptor_pointer_lower_reg_out[0] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[0] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[1] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[1] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[2] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[2] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[3] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[3] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[4] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[4] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[5] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[5] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[6] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[6] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[7] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[7] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[8] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[8] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[9] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[9] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[10] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[10] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[11] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[11] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[12] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[12] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[13] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[13] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[14] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[14] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[15] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[15] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[16] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[16] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[17] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[17] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[18] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[18] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[19] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[19] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[20] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[20] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[21] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[21] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[22] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[22] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[23] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[23] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[24] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[24] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[25] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[25] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[26] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[26] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[27] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[27] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[28] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[28] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[29] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[29] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[30] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[30] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[31] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[31] => desc_reg.DATAB
descriptor_pointer_upper_reg_out[0] => ~NO_FANOUT~
descriptor_pointer_upper_reg_out[1] => ~NO_FANOUT~
descriptor_pointer_upper_reg_out[2] => ~NO_FANOUT~
descriptor_pointer_upper_reg_out[3] => ~NO_FANOUT~
descriptor_pointer_upper_reg_out[4] => ~NO_FANOUT~
descriptor_pointer_upper_reg_out[5] => ~NO_FANOUT~
descriptor_pointer_upper_reg_out[6] => ~NO_FANOUT~
descriptor_pointer_upper_reg_out[7] => ~NO_FANOUT~
descriptor_pointer_upper_reg_out[8] => ~NO_FANOUT~
descriptor_pointer_upper_reg_out[9] => ~NO_FANOUT~
descriptor_pointer_upper_reg_out[10] => ~NO_FANOUT~
descriptor_pointer_upper_reg_out[11] => ~NO_FANOUT~
descriptor_pointer_upper_reg_out[12] => ~NO_FANOUT~
descriptor_pointer_upper_reg_out[13] => ~NO_FANOUT~
descriptor_pointer_upper_reg_out[14] => ~NO_FANOUT~
descriptor_pointer_upper_reg_out[15] => ~NO_FANOUT~
descriptor_pointer_upper_reg_out[16] => ~NO_FANOUT~
descriptor_pointer_upper_reg_out[17] => ~NO_FANOUT~
descriptor_pointer_upper_reg_out[18] => ~NO_FANOUT~
descriptor_pointer_upper_reg_out[19] => ~NO_FANOUT~
descriptor_pointer_upper_reg_out[20] => ~NO_FANOUT~
descriptor_pointer_upper_reg_out[21] => ~NO_FANOUT~
descriptor_pointer_upper_reg_out[22] => ~NO_FANOUT~
descriptor_pointer_upper_reg_out[23] => ~NO_FANOUT~
descriptor_pointer_upper_reg_out[24] => ~NO_FANOUT~
descriptor_pointer_upper_reg_out[25] => ~NO_FANOUT~
descriptor_pointer_upper_reg_out[26] => ~NO_FANOUT~
descriptor_pointer_upper_reg_out[27] => ~NO_FANOUT~
descriptor_pointer_upper_reg_out[28] => ~NO_FANOUT~
descriptor_pointer_upper_reg_out[29] => ~NO_FANOUT~
descriptor_pointer_upper_reg_out[30] => ~NO_FANOUT~
descriptor_pointer_upper_reg_out[31] => ~NO_FANOUT~
descriptor_read_readdata[0] => desc_assembler[224].DATAIN
descriptor_read_readdata[1] => desc_assembler[225].DATAIN
descriptor_read_readdata[2] => desc_assembler[226].DATAIN
descriptor_read_readdata[3] => desc_assembler[227].DATAIN
descriptor_read_readdata[4] => desc_assembler[228].DATAIN
descriptor_read_readdata[5] => desc_assembler[229].DATAIN
descriptor_read_readdata[6] => desc_assembler[230].DATAIN
descriptor_read_readdata[7] => desc_assembler[231].DATAIN
descriptor_read_readdata[8] => desc_assembler[232].DATAIN
descriptor_read_readdata[9] => desc_assembler[233].DATAIN
descriptor_read_readdata[10] => desc_assembler[234].DATAIN
descriptor_read_readdata[11] => desc_assembler[235].DATAIN
descriptor_read_readdata[12] => desc_assembler[236].DATAIN
descriptor_read_readdata[13] => desc_assembler[237].DATAIN
descriptor_read_readdata[14] => desc_assembler[238].DATAIN
descriptor_read_readdata[15] => desc_assembler[239].DATAIN
descriptor_read_readdata[16] => desc_assembler[240].DATAIN
descriptor_read_readdata[17] => desc_assembler[241].DATAIN
descriptor_read_readdata[18] => desc_assembler[242].DATAIN
descriptor_read_readdata[19] => desc_assembler[243].DATAIN
descriptor_read_readdata[20] => desc_assembler[244].DATAIN
descriptor_read_readdata[21] => desc_assembler[245].DATAIN
descriptor_read_readdata[22] => desc_assembler[246].DATAIN
descriptor_read_readdata[23] => desc_assembler[247].DATAIN
descriptor_read_readdata[24] => desc_assembler[248].DATAIN
descriptor_read_readdata[25] => desc_assembler[249].DATAIN
descriptor_read_readdata[26] => desc_assembler[250].DATAIN
descriptor_read_readdata[27] => desc_assembler[251].DATAIN
descriptor_read_readdata[28] => desc_assembler[252].DATAIN
descriptor_read_readdata[29] => desc_assembler[253].DATAIN
descriptor_read_readdata[30] => desc_assembler[254].DATAIN
descriptor_read_readdata[31] => desc_assembler[255].DATAIN
descriptor_read_readdatavalid => received_desc_counter.OUTPUTSELECT
descriptor_read_readdatavalid => received_desc_counter.OUTPUTSELECT
descriptor_read_readdatavalid => received_desc_counter.OUTPUTSELECT
descriptor_read_readdatavalid => received_desc_counter.OUTPUTSELECT
descriptor_read_readdatavalid => desc_assembler[255].ENA
descriptor_read_readdatavalid => desc_assembler[254].ENA
descriptor_read_readdatavalid => desc_assembler[253].ENA
descriptor_read_readdatavalid => desc_assembler[252].ENA
descriptor_read_readdatavalid => desc_assembler[251].ENA
descriptor_read_readdatavalid => desc_assembler[250].ENA
descriptor_read_readdatavalid => desc_assembler[249].ENA
descriptor_read_readdatavalid => desc_assembler[248].ENA
descriptor_read_readdatavalid => desc_assembler[247].ENA
descriptor_read_readdatavalid => desc_assembler[246].ENA
descriptor_read_readdatavalid => desc_assembler[245].ENA
descriptor_read_readdatavalid => desc_assembler[244].ENA
descriptor_read_readdatavalid => desc_assembler[243].ENA
descriptor_read_readdatavalid => desc_assembler[242].ENA
descriptor_read_readdatavalid => desc_assembler[241].ENA
descriptor_read_readdatavalid => desc_assembler[240].ENA
descriptor_read_readdatavalid => desc_assembler[239].ENA
descriptor_read_readdatavalid => desc_assembler[238].ENA
descriptor_read_readdatavalid => desc_assembler[237].ENA
descriptor_read_readdatavalid => desc_assembler[236].ENA
descriptor_read_readdatavalid => desc_assembler[235].ENA
descriptor_read_readdatavalid => desc_assembler[234].ENA
descriptor_read_readdatavalid => desc_assembler[233].ENA
descriptor_read_readdatavalid => desc_assembler[232].ENA
descriptor_read_readdatavalid => desc_assembler[231].ENA
descriptor_read_readdatavalid => desc_assembler[230].ENA
descriptor_read_readdatavalid => desc_assembler[229].ENA
descriptor_read_readdatavalid => desc_assembler[228].ENA
descriptor_read_readdatavalid => desc_assembler[227].ENA
descriptor_read_readdatavalid => desc_assembler[226].ENA
descriptor_read_readdatavalid => desc_assembler[225].ENA
descriptor_read_readdatavalid => desc_assembler[224].ENA
descriptor_read_readdatavalid => desc_assembler[223].ENA
descriptor_read_readdatavalid => desc_assembler[222].ENA
descriptor_read_readdatavalid => desc_assembler[221].ENA
descriptor_read_readdatavalid => desc_assembler[220].ENA
descriptor_read_readdatavalid => desc_assembler[219].ENA
descriptor_read_readdatavalid => desc_assembler[218].ENA
descriptor_read_readdatavalid => desc_assembler[217].ENA
descriptor_read_readdatavalid => desc_assembler[216].ENA
descriptor_read_readdatavalid => desc_assembler[215].ENA
descriptor_read_readdatavalid => desc_assembler[214].ENA
descriptor_read_readdatavalid => desc_assembler[213].ENA
descriptor_read_readdatavalid => desc_assembler[212].ENA
descriptor_read_readdatavalid => desc_assembler[211].ENA
descriptor_read_readdatavalid => desc_assembler[210].ENA
descriptor_read_readdatavalid => desc_assembler[209].ENA
descriptor_read_readdatavalid => desc_assembler[208].ENA
descriptor_read_readdatavalid => desc_assembler[207].ENA
descriptor_read_readdatavalid => desc_assembler[206].ENA
descriptor_read_readdatavalid => desc_assembler[205].ENA
descriptor_read_readdatavalid => desc_assembler[204].ENA
descriptor_read_readdatavalid => desc_assembler[203].ENA
descriptor_read_readdatavalid => desc_assembler[202].ENA
descriptor_read_readdatavalid => desc_assembler[201].ENA
descriptor_read_readdatavalid => desc_assembler[200].ENA
descriptor_read_readdatavalid => desc_assembler[199].ENA
descriptor_read_readdatavalid => desc_assembler[198].ENA
descriptor_read_readdatavalid => desc_assembler[197].ENA
descriptor_read_readdatavalid => desc_assembler[196].ENA
descriptor_read_readdatavalid => desc_assembler[195].ENA
descriptor_read_readdatavalid => desc_assembler[194].ENA
descriptor_read_readdatavalid => desc_assembler[193].ENA
descriptor_read_readdatavalid => desc_assembler[192].ENA
descriptor_read_readdatavalid => desc_assembler[191].ENA
descriptor_read_readdatavalid => desc_assembler[190].ENA
descriptor_read_readdatavalid => desc_assembler[189].ENA
descriptor_read_readdatavalid => desc_assembler[188].ENA
descriptor_read_readdatavalid => desc_assembler[187].ENA
descriptor_read_readdatavalid => desc_assembler[186].ENA
descriptor_read_readdatavalid => desc_assembler[185].ENA
descriptor_read_readdatavalid => desc_assembler[184].ENA
descriptor_read_readdatavalid => desc_assembler[183].ENA
descriptor_read_readdatavalid => desc_assembler[182].ENA
descriptor_read_readdatavalid => desc_assembler[181].ENA
descriptor_read_readdatavalid => desc_assembler[180].ENA
descriptor_read_readdatavalid => desc_assembler[179].ENA
descriptor_read_readdatavalid => desc_assembler[178].ENA
descriptor_read_readdatavalid => desc_assembler[177].ENA
descriptor_read_readdatavalid => desc_assembler[176].ENA
descriptor_read_readdatavalid => desc_assembler[175].ENA
descriptor_read_readdatavalid => desc_assembler[174].ENA
descriptor_read_readdatavalid => desc_assembler[173].ENA
descriptor_read_readdatavalid => desc_assembler[172].ENA
descriptor_read_readdatavalid => desc_assembler[171].ENA
descriptor_read_readdatavalid => desc_assembler[170].ENA
descriptor_read_readdatavalid => desc_assembler[169].ENA
descriptor_read_readdatavalid => desc_assembler[168].ENA
descriptor_read_readdatavalid => desc_assembler[167].ENA
descriptor_read_readdatavalid => desc_assembler[166].ENA
descriptor_read_readdatavalid => desc_assembler[165].ENA
descriptor_read_readdatavalid => desc_assembler[164].ENA
descriptor_read_readdatavalid => desc_assembler[163].ENA
descriptor_read_readdatavalid => desc_assembler[162].ENA
descriptor_read_readdatavalid => desc_assembler[161].ENA
descriptor_read_readdatavalid => desc_assembler[160].ENA
descriptor_read_readdatavalid => desc_assembler[159].ENA
descriptor_read_readdatavalid => desc_assembler[158].ENA
descriptor_read_readdatavalid => desc_assembler[157].ENA
descriptor_read_readdatavalid => desc_assembler[156].ENA
descriptor_read_readdatavalid => desc_assembler[155].ENA
descriptor_read_readdatavalid => desc_assembler[154].ENA
descriptor_read_readdatavalid => desc_assembler[153].ENA
descriptor_read_readdatavalid => desc_assembler[152].ENA
descriptor_read_readdatavalid => desc_assembler[151].ENA
descriptor_read_readdatavalid => desc_assembler[150].ENA
descriptor_read_readdatavalid => desc_assembler[149].ENA
descriptor_read_readdatavalid => desc_assembler[148].ENA
descriptor_read_readdatavalid => desc_assembler[147].ENA
descriptor_read_readdatavalid => desc_assembler[146].ENA
descriptor_read_readdatavalid => desc_assembler[145].ENA
descriptor_read_readdatavalid => desc_assembler[144].ENA
descriptor_read_readdatavalid => desc_assembler[143].ENA
descriptor_read_readdatavalid => desc_assembler[142].ENA
descriptor_read_readdatavalid => desc_assembler[141].ENA
descriptor_read_readdatavalid => desc_assembler[140].ENA
descriptor_read_readdatavalid => desc_assembler[139].ENA
descriptor_read_readdatavalid => desc_assembler[138].ENA
descriptor_read_readdatavalid => desc_assembler[137].ENA
descriptor_read_readdatavalid => desc_assembler[136].ENA
descriptor_read_readdatavalid => desc_assembler[135].ENA
descriptor_read_readdatavalid => desc_assembler[134].ENA
descriptor_read_readdatavalid => desc_assembler[133].ENA
descriptor_read_readdatavalid => desc_assembler[132].ENA
descriptor_read_readdatavalid => desc_assembler[131].ENA
descriptor_read_readdatavalid => desc_assembler[130].ENA
descriptor_read_readdatavalid => desc_assembler[129].ENA
descriptor_read_readdatavalid => desc_assembler[128].ENA
descriptor_read_readdatavalid => desc_assembler[127].ENA
descriptor_read_readdatavalid => desc_assembler[126].ENA
descriptor_read_readdatavalid => desc_assembler[125].ENA
descriptor_read_readdatavalid => desc_assembler[124].ENA
descriptor_read_readdatavalid => desc_assembler[123].ENA
descriptor_read_readdatavalid => desc_assembler[122].ENA
descriptor_read_readdatavalid => desc_assembler[121].ENA
descriptor_read_readdatavalid => desc_assembler[120].ENA
descriptor_read_readdatavalid => desc_assembler[119].ENA
descriptor_read_readdatavalid => desc_assembler[118].ENA
descriptor_read_readdatavalid => desc_assembler[117].ENA
descriptor_read_readdatavalid => desc_assembler[116].ENA
descriptor_read_readdatavalid => desc_assembler[115].ENA
descriptor_read_readdatavalid => desc_assembler[114].ENA
descriptor_read_readdatavalid => desc_assembler[113].ENA
descriptor_read_readdatavalid => desc_assembler[112].ENA
descriptor_read_readdatavalid => desc_assembler[111].ENA
descriptor_read_readdatavalid => desc_assembler[110].ENA
descriptor_read_readdatavalid => desc_assembler[109].ENA
descriptor_read_readdatavalid => desc_assembler[108].ENA
descriptor_read_readdatavalid => desc_assembler[107].ENA
descriptor_read_readdatavalid => desc_assembler[106].ENA
descriptor_read_readdatavalid => desc_assembler[105].ENA
descriptor_read_readdatavalid => desc_assembler[104].ENA
descriptor_read_readdatavalid => desc_assembler[103].ENA
descriptor_read_readdatavalid => desc_assembler[102].ENA
descriptor_read_readdatavalid => desc_assembler[101].ENA
descriptor_read_readdatavalid => desc_assembler[100].ENA
descriptor_read_readdatavalid => desc_assembler[99].ENA
descriptor_read_readdatavalid => desc_assembler[98].ENA
descriptor_read_readdatavalid => desc_assembler[97].ENA
descriptor_read_readdatavalid => desc_assembler[96].ENA
descriptor_read_readdatavalid => desc_assembler[95].ENA
descriptor_read_readdatavalid => desc_assembler[94].ENA
descriptor_read_readdatavalid => desc_assembler[93].ENA
descriptor_read_readdatavalid => desc_assembler[92].ENA
descriptor_read_readdatavalid => desc_assembler[91].ENA
descriptor_read_readdatavalid => desc_assembler[90].ENA
descriptor_read_readdatavalid => desc_assembler[89].ENA
descriptor_read_readdatavalid => desc_assembler[88].ENA
descriptor_read_readdatavalid => desc_assembler[87].ENA
descriptor_read_readdatavalid => desc_assembler[86].ENA
descriptor_read_readdatavalid => desc_assembler[85].ENA
descriptor_read_readdatavalid => desc_assembler[84].ENA
descriptor_read_readdatavalid => desc_assembler[83].ENA
descriptor_read_readdatavalid => desc_assembler[82].ENA
descriptor_read_readdatavalid => desc_assembler[81].ENA
descriptor_read_readdatavalid => desc_assembler[80].ENA
descriptor_read_readdatavalid => desc_assembler[79].ENA
descriptor_read_readdatavalid => desc_assembler[78].ENA
descriptor_read_readdatavalid => desc_assembler[77].ENA
descriptor_read_readdatavalid => desc_assembler[76].ENA
descriptor_read_readdatavalid => desc_assembler[75].ENA
descriptor_read_readdatavalid => desc_assembler[74].ENA
descriptor_read_readdatavalid => desc_assembler[73].ENA
descriptor_read_readdatavalid => desc_assembler[72].ENA
descriptor_read_readdatavalid => desc_assembler[71].ENA
descriptor_read_readdatavalid => desc_assembler[70].ENA
descriptor_read_readdatavalid => desc_assembler[69].ENA
descriptor_read_readdatavalid => desc_assembler[68].ENA
descriptor_read_readdatavalid => desc_assembler[67].ENA
descriptor_read_readdatavalid => desc_assembler[66].ENA
descriptor_read_readdatavalid => desc_assembler[65].ENA
descriptor_read_readdatavalid => desc_assembler[64].ENA
descriptor_read_readdatavalid => desc_assembler[63].ENA
descriptor_read_readdatavalid => desc_assembler[62].ENA
descriptor_read_readdatavalid => desc_assembler[61].ENA
descriptor_read_readdatavalid => desc_assembler[60].ENA
descriptor_read_readdatavalid => desc_assembler[59].ENA
descriptor_read_readdatavalid => desc_assembler[58].ENA
descriptor_read_readdatavalid => desc_assembler[57].ENA
descriptor_read_readdatavalid => desc_assembler[56].ENA
descriptor_read_readdatavalid => desc_assembler[55].ENA
descriptor_read_readdatavalid => desc_assembler[54].ENA
descriptor_read_readdatavalid => desc_assembler[53].ENA
descriptor_read_readdatavalid => desc_assembler[52].ENA
descriptor_read_readdatavalid => desc_assembler[51].ENA
descriptor_read_readdatavalid => desc_assembler[50].ENA
descriptor_read_readdatavalid => desc_assembler[49].ENA
descriptor_read_readdatavalid => desc_assembler[48].ENA
descriptor_read_readdatavalid => desc_assembler[47].ENA
descriptor_read_readdatavalid => desc_assembler[46].ENA
descriptor_read_readdatavalid => desc_assembler[45].ENA
descriptor_read_readdatavalid => desc_assembler[44].ENA
descriptor_read_readdatavalid => desc_assembler[43].ENA
descriptor_read_readdatavalid => desc_assembler[42].ENA
descriptor_read_readdatavalid => desc_assembler[41].ENA
descriptor_read_readdatavalid => desc_assembler[40].ENA
descriptor_read_readdatavalid => desc_assembler[39].ENA
descriptor_read_readdatavalid => desc_assembler[38].ENA
descriptor_read_readdatavalid => desc_assembler[37].ENA
descriptor_read_readdatavalid => desc_assembler[36].ENA
descriptor_read_readdatavalid => desc_assembler[35].ENA
descriptor_read_readdatavalid => desc_assembler[34].ENA
descriptor_read_readdatavalid => desc_assembler[33].ENA
descriptor_read_readdatavalid => desc_assembler[32].ENA
descriptor_read_readdatavalid => desc_assembler[31].ENA
descriptor_read_readdatavalid => desc_assembler[30].ENA
descriptor_read_readdatavalid => desc_assembler[29].ENA
descriptor_read_readdatavalid => desc_assembler[28].ENA
descriptor_read_readdatavalid => desc_assembler[27].ENA
descriptor_read_readdatavalid => desc_assembler[26].ENA
descriptor_read_readdatavalid => desc_assembler[25].ENA
descriptor_read_readdatavalid => desc_assembler[24].ENA
descriptor_read_readdatavalid => desc_assembler[23].ENA
descriptor_read_readdatavalid => desc_assembler[22].ENA
descriptor_read_readdatavalid => desc_assembler[21].ENA
descriptor_read_readdatavalid => desc_assembler[20].ENA
descriptor_read_readdatavalid => desc_assembler[19].ENA
descriptor_read_readdatavalid => desc_assembler[18].ENA
descriptor_read_readdatavalid => desc_assembler[17].ENA
descriptor_read_readdatavalid => desc_assembler[16].ENA
descriptor_read_readdatavalid => desc_assembler[15].ENA
descriptor_read_readdatavalid => desc_assembler[14].ENA
descriptor_read_readdatavalid => desc_assembler[13].ENA
descriptor_read_readdatavalid => desc_assembler[12].ENA
descriptor_read_readdatavalid => desc_assembler[11].ENA
descriptor_read_readdatavalid => desc_assembler[10].ENA
descriptor_read_readdatavalid => desc_assembler[9].ENA
descriptor_read_readdatavalid => desc_assembler[8].ENA
descriptor_read_readdatavalid => desc_assembler[7].ENA
descriptor_read_readdatavalid => desc_assembler[6].ENA
descriptor_read_readdatavalid => desc_assembler[5].ENA
descriptor_read_readdatavalid => desc_assembler[4].ENA
descriptor_read_readdatavalid => desc_assembler[3].ENA
descriptor_read_readdatavalid => desc_assembler[2].ENA
descriptor_read_readdatavalid => desc_assembler[1].ENA
descriptor_read_readdatavalid => desc_assembler[0].ENA
descriptor_read_waitrequest => posted_desc_counter.IN1
descriptor_read_waitrequest => desc_read_start.ENA
descriptor_read_waitrequest => descriptor_read_read~reg0.ENA
descriptor_read_waitrequest => descriptor_read_address[31]~reg0.ENA
descriptor_read_waitrequest => descriptor_read_address[30]~reg0.ENA
descriptor_read_waitrequest => descriptor_read_address[29]~reg0.ENA
descriptor_read_waitrequest => descriptor_read_address[28]~reg0.ENA
descriptor_read_waitrequest => descriptor_read_address[27]~reg0.ENA
descriptor_read_waitrequest => descriptor_read_address[26]~reg0.ENA
descriptor_read_waitrequest => descriptor_read_address[25]~reg0.ENA
descriptor_read_waitrequest => descriptor_read_address[24]~reg0.ENA
descriptor_read_waitrequest => descriptor_read_address[23]~reg0.ENA
descriptor_read_waitrequest => descriptor_read_address[22]~reg0.ENA
descriptor_read_waitrequest => descriptor_read_address[21]~reg0.ENA
descriptor_read_waitrequest => descriptor_read_address[20]~reg0.ENA
descriptor_read_waitrequest => descriptor_read_address[19]~reg0.ENA
descriptor_read_waitrequest => descriptor_read_address[18]~reg0.ENA
descriptor_read_waitrequest => descriptor_read_address[17]~reg0.ENA
descriptor_read_waitrequest => descriptor_read_address[16]~reg0.ENA
descriptor_read_waitrequest => descriptor_read_address[15]~reg0.ENA
descriptor_read_waitrequest => descriptor_read_address[14]~reg0.ENA
descriptor_read_waitrequest => descriptor_read_address[13]~reg0.ENA
descriptor_read_waitrequest => descriptor_read_address[12]~reg0.ENA
descriptor_read_waitrequest => descriptor_read_address[11]~reg0.ENA
descriptor_read_waitrequest => descriptor_read_address[10]~reg0.ENA
descriptor_read_waitrequest => descriptor_read_address[9]~reg0.ENA
descriptor_read_waitrequest => descriptor_read_address[8]~reg0.ENA
descriptor_read_waitrequest => descriptor_read_address[7]~reg0.ENA
descriptor_read_waitrequest => descriptor_read_address[6]~reg0.ENA
descriptor_read_waitrequest => descriptor_read_address[5]~reg0.ENA
descriptor_read_waitrequest => descriptor_read_address[4]~reg0.ENA
descriptor_read_waitrequest => descriptor_read_address[3]~reg0.ENA
descriptor_read_waitrequest => descriptor_read_address[2]~reg0.ENA
descriptor_read_waitrequest => descriptor_read_address[1]~reg0.ENA
descriptor_read_waitrequest => descriptor_read_address[0]~reg0.ENA
pollen_clear_run => always10.IN1
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
reset => reset.IN1
reset_n => desc_assembler[0].ACLR
reset_n => desc_assembler[1].ACLR
reset_n => desc_assembler[2].ACLR
reset_n => desc_assembler[3].ACLR
reset_n => desc_assembler[4].ACLR
reset_n => desc_assembler[5].ACLR
reset_n => desc_assembler[6].ACLR
reset_n => desc_assembler[7].ACLR
reset_n => desc_assembler[8].ACLR
reset_n => desc_assembler[9].ACLR
reset_n => desc_assembler[10].ACLR
reset_n => desc_assembler[11].ACLR
reset_n => desc_assembler[12].ACLR
reset_n => desc_assembler[13].ACLR
reset_n => desc_assembler[14].ACLR
reset_n => desc_assembler[15].ACLR
reset_n => desc_assembler[16].ACLR
reset_n => desc_assembler[17].ACLR
reset_n => desc_assembler[18].ACLR
reset_n => desc_assembler[19].ACLR
reset_n => desc_assembler[20].ACLR
reset_n => desc_assembler[21].ACLR
reset_n => desc_assembler[22].ACLR
reset_n => desc_assembler[23].ACLR
reset_n => desc_assembler[24].ACLR
reset_n => desc_assembler[25].ACLR
reset_n => desc_assembler[26].ACLR
reset_n => desc_assembler[27].ACLR
reset_n => desc_assembler[28].ACLR
reset_n => desc_assembler[29].ACLR
reset_n => desc_assembler[30].ACLR
reset_n => desc_assembler[31].ACLR
reset_n => desc_assembler[32].ACLR
reset_n => desc_assembler[33].ACLR
reset_n => desc_assembler[34].ACLR
reset_n => desc_assembler[35].ACLR
reset_n => desc_assembler[36].ACLR
reset_n => desc_assembler[37].ACLR
reset_n => desc_assembler[38].ACLR
reset_n => desc_assembler[39].ACLR
reset_n => desc_assembler[40].ACLR
reset_n => desc_assembler[41].ACLR
reset_n => desc_assembler[42].ACLR
reset_n => desc_assembler[43].ACLR
reset_n => desc_assembler[44].ACLR
reset_n => desc_assembler[45].ACLR
reset_n => desc_assembler[46].ACLR
reset_n => desc_assembler[47].ACLR
reset_n => desc_assembler[48].ACLR
reset_n => desc_assembler[49].ACLR
reset_n => desc_assembler[50].ACLR
reset_n => desc_assembler[51].ACLR
reset_n => desc_assembler[52].ACLR
reset_n => desc_assembler[53].ACLR
reset_n => desc_assembler[54].ACLR
reset_n => desc_assembler[55].ACLR
reset_n => desc_assembler[56].ACLR
reset_n => desc_assembler[57].ACLR
reset_n => desc_assembler[58].ACLR
reset_n => desc_assembler[59].ACLR
reset_n => desc_assembler[60].ACLR
reset_n => desc_assembler[61].ACLR
reset_n => desc_assembler[62].ACLR
reset_n => desc_assembler[63].ACLR
reset_n => desc_assembler[64].ACLR
reset_n => desc_assembler[65].ACLR
reset_n => desc_assembler[66].ACLR
reset_n => desc_assembler[67].ACLR
reset_n => desc_assembler[68].ACLR
reset_n => desc_assembler[69].ACLR
reset_n => desc_assembler[70].ACLR
reset_n => desc_assembler[71].ACLR
reset_n => desc_assembler[72].ACLR
reset_n => desc_assembler[73].ACLR
reset_n => desc_assembler[74].ACLR
reset_n => desc_assembler[75].ACLR
reset_n => desc_assembler[76].ACLR
reset_n => desc_assembler[77].ACLR
reset_n => desc_assembler[78].ACLR
reset_n => desc_assembler[79].ACLR
reset_n => desc_assembler[80].ACLR
reset_n => desc_assembler[81].ACLR
reset_n => desc_assembler[82].ACLR
reset_n => desc_assembler[83].ACLR
reset_n => desc_assembler[84].ACLR
reset_n => desc_assembler[85].ACLR
reset_n => desc_assembler[86].ACLR
reset_n => desc_assembler[87].ACLR
reset_n => desc_assembler[88].ACLR
reset_n => desc_assembler[89].ACLR
reset_n => desc_assembler[90].ACLR
reset_n => desc_assembler[91].ACLR
reset_n => desc_assembler[92].ACLR
reset_n => desc_assembler[93].ACLR
reset_n => desc_assembler[94].ACLR
reset_n => desc_assembler[95].ACLR
reset_n => desc_assembler[96].ACLR
reset_n => desc_assembler[97].ACLR
reset_n => desc_assembler[98].ACLR
reset_n => desc_assembler[99].ACLR
reset_n => desc_assembler[100].ACLR
reset_n => desc_assembler[101].ACLR
reset_n => desc_assembler[102].ACLR
reset_n => desc_assembler[103].ACLR
reset_n => desc_assembler[104].ACLR
reset_n => desc_assembler[105].ACLR
reset_n => desc_assembler[106].ACLR
reset_n => desc_assembler[107].ACLR
reset_n => desc_assembler[108].ACLR
reset_n => desc_assembler[109].ACLR
reset_n => desc_assembler[110].ACLR
reset_n => desc_assembler[111].ACLR
reset_n => desc_assembler[112].ACLR
reset_n => desc_assembler[113].ACLR
reset_n => desc_assembler[114].ACLR
reset_n => desc_assembler[115].ACLR
reset_n => desc_assembler[116].ACLR
reset_n => desc_assembler[117].ACLR
reset_n => desc_assembler[118].ACLR
reset_n => desc_assembler[119].ACLR
reset_n => desc_assembler[120].ACLR
reset_n => desc_assembler[121].ACLR
reset_n => desc_assembler[122].ACLR
reset_n => desc_assembler[123].ACLR
reset_n => desc_assembler[124].ACLR
reset_n => desc_assembler[125].ACLR
reset_n => desc_assembler[126].ACLR
reset_n => desc_assembler[127].ACLR
reset_n => desc_assembler[128].ACLR
reset_n => desc_assembler[129].ACLR
reset_n => desc_assembler[130].ACLR
reset_n => desc_assembler[131].ACLR
reset_n => desc_assembler[132].ACLR
reset_n => desc_assembler[133].ACLR
reset_n => desc_assembler[134].ACLR
reset_n => desc_assembler[135].ACLR
reset_n => desc_assembler[136].ACLR
reset_n => desc_assembler[137].ACLR
reset_n => desc_assembler[138].ACLR
reset_n => desc_assembler[139].ACLR
reset_n => desc_assembler[140].ACLR
reset_n => desc_assembler[141].ACLR
reset_n => desc_assembler[142].ACLR
reset_n => desc_assembler[143].ACLR
reset_n => desc_assembler[144].ACLR
reset_n => desc_assembler[145].ACLR
reset_n => desc_assembler[146].ACLR
reset_n => desc_assembler[147].ACLR
reset_n => desc_assembler[148].ACLR
reset_n => desc_assembler[149].ACLR
reset_n => desc_assembler[150].ACLR
reset_n => desc_assembler[151].ACLR
reset_n => desc_assembler[152].ACLR
reset_n => desc_assembler[153].ACLR
reset_n => desc_assembler[154].ACLR
reset_n => desc_assembler[155].ACLR
reset_n => desc_assembler[156].ACLR
reset_n => desc_assembler[157].ACLR
reset_n => desc_assembler[158].ACLR
reset_n => desc_assembler[159].ACLR
reset_n => desc_assembler[160].ACLR
reset_n => desc_assembler[161].ACLR
reset_n => desc_assembler[162].ACLR
reset_n => desc_assembler[163].ACLR
reset_n => desc_assembler[164].ACLR
reset_n => desc_assembler[165].ACLR
reset_n => desc_assembler[166].ACLR
reset_n => desc_assembler[167].ACLR
reset_n => desc_assembler[168].ACLR
reset_n => desc_assembler[169].ACLR
reset_n => desc_assembler[170].ACLR
reset_n => desc_assembler[171].ACLR
reset_n => desc_assembler[172].ACLR
reset_n => desc_assembler[173].ACLR
reset_n => desc_assembler[174].ACLR
reset_n => desc_assembler[175].ACLR
reset_n => desc_assembler[176].ACLR
reset_n => desc_assembler[177].ACLR
reset_n => desc_assembler[178].ACLR
reset_n => desc_assembler[179].ACLR
reset_n => desc_assembler[180].ACLR
reset_n => desc_assembler[181].ACLR
reset_n => desc_assembler[182].ACLR
reset_n => desc_assembler[183].ACLR
reset_n => desc_assembler[184].ACLR
reset_n => desc_assembler[185].ACLR
reset_n => desc_assembler[186].ACLR
reset_n => desc_assembler[187].ACLR
reset_n => desc_assembler[188].ACLR
reset_n => desc_assembler[189].ACLR
reset_n => desc_assembler[190].ACLR
reset_n => desc_assembler[191].ACLR
reset_n => desc_assembler[192].ACLR
reset_n => desc_assembler[193].ACLR
reset_n => desc_assembler[194].ACLR
reset_n => desc_assembler[195].ACLR
reset_n => desc_assembler[196].ACLR
reset_n => desc_assembler[197].ACLR
reset_n => desc_assembler[198].ACLR
reset_n => desc_assembler[199].ACLR
reset_n => desc_assembler[200].ACLR
reset_n => desc_assembler[201].ACLR
reset_n => desc_assembler[202].ACLR
reset_n => desc_assembler[203].ACLR
reset_n => desc_assembler[204].ACLR
reset_n => desc_assembler[205].ACLR
reset_n => desc_assembler[206].ACLR
reset_n => desc_assembler[207].ACLR
reset_n => desc_assembler[208].ACLR
reset_n => desc_assembler[209].ACLR
reset_n => desc_assembler[210].ACLR
reset_n => desc_assembler[211].ACLR
reset_n => desc_assembler[212].ACLR
reset_n => desc_assembler[213].ACLR
reset_n => desc_assembler[214].ACLR
reset_n => desc_assembler[215].ACLR
reset_n => desc_assembler[216].ACLR
reset_n => desc_assembler[217].ACLR
reset_n => desc_assembler[218].ACLR
reset_n => desc_assembler[219].ACLR
reset_n => desc_assembler[220].ACLR
reset_n => desc_assembler[221].ACLR
reset_n => desc_assembler[222].ACLR
reset_n => desc_assembler[223].ACLR
reset_n => desc_assembler[224].ACLR
reset_n => desc_assembler[225].ACLR
reset_n => desc_assembler[226].ACLR
reset_n => desc_assembler[227].ACLR
reset_n => desc_assembler[228].ACLR
reset_n => desc_assembler[229].ACLR
reset_n => desc_assembler[230].ACLR
reset_n => desc_assembler[231].ACLR
reset_n => desc_assembler[232].ACLR
reset_n => desc_assembler[233].ACLR
reset_n => desc_assembler[234].ACLR
reset_n => desc_assembler[235].ACLR
reset_n => desc_assembler[236].ACLR
reset_n => desc_assembler[237].ACLR
reset_n => desc_assembler[238].ACLR
reset_n => desc_assembler[239].ACLR
reset_n => desc_assembler[240].ACLR
reset_n => desc_assembler[241].ACLR
reset_n => desc_assembler[242].ACLR
reset_n => desc_assembler[243].ACLR
reset_n => desc_assembler[244].ACLR
reset_n => desc_assembler[245].ACLR
reset_n => desc_assembler[246].ACLR
reset_n => desc_assembler[247].ACLR
reset_n => desc_assembler[248].ACLR
reset_n => desc_assembler[249].ACLR
reset_n => desc_assembler[250].ACLR
reset_n => desc_assembler[251].ACLR
reset_n => desc_assembler[252].ACLR
reset_n => desc_assembler[253].ACLR
reset_n => desc_assembler[254].ACLR
reset_n => desc_assembler[255].ACLR
reset_n => desc_reg[0].ACLR
reset_n => desc_reg[1].ACLR
reset_n => desc_reg[2].ACLR
reset_n => desc_reg[3].ACLR
reset_n => desc_reg[4].ACLR
reset_n => desc_reg[5].ACLR
reset_n => desc_reg[6].ACLR
reset_n => desc_reg[7].ACLR
reset_n => desc_reg[8].ACLR
reset_n => desc_reg[9].ACLR
reset_n => desc_reg[10].ACLR
reset_n => desc_reg[11].ACLR
reset_n => desc_reg[12].ACLR
reset_n => desc_reg[13].ACLR
reset_n => desc_reg[14].ACLR
reset_n => desc_reg[15].ACLR
reset_n => desc_reg[16].ACLR
reset_n => desc_reg[17].ACLR
reset_n => desc_reg[18].ACLR
reset_n => desc_reg[19].ACLR
reset_n => desc_reg[20].ACLR
reset_n => desc_reg[21].ACLR
reset_n => desc_reg[22].ACLR
reset_n => desc_reg[23].ACLR
reset_n => desc_reg[24].ACLR
reset_n => desc_reg[25].ACLR
reset_n => desc_reg[26].ACLR
reset_n => desc_reg[27].ACLR
reset_n => desc_reg[28].ACLR
reset_n => desc_reg[29].ACLR
reset_n => desc_reg[30].ACLR
reset_n => desc_reg[31].ACLR
reset_n => desc_reg[64].ACLR
reset_n => desc_reg[65].ACLR
reset_n => desc_reg[66].ACLR
reset_n => desc_reg[67].ACLR
reset_n => desc_reg[68].ACLR
reset_n => desc_reg[69].ACLR
reset_n => desc_reg[70].ACLR
reset_n => desc_reg[71].ACLR
reset_n => desc_reg[72].ACLR
reset_n => desc_reg[73].ACLR
reset_n => desc_reg[74].ACLR
reset_n => desc_reg[75].ACLR
reset_n => desc_reg[76].ACLR
reset_n => desc_reg[77].ACLR
reset_n => desc_reg[78].ACLR
reset_n => desc_reg[79].ACLR
reset_n => desc_reg[80].ACLR
reset_n => desc_reg[81].ACLR
reset_n => desc_reg[82].ACLR
reset_n => desc_reg[83].ACLR
reset_n => desc_reg[84].ACLR
reset_n => desc_reg[85].ACLR
reset_n => desc_reg[86].ACLR
reset_n => desc_reg[87].ACLR
reset_n => desc_reg[88].ACLR
reset_n => desc_reg[89].ACLR
reset_n => desc_reg[90].ACLR
reset_n => desc_reg[91].ACLR
reset_n => desc_reg[92].ACLR
reset_n => desc_reg[93].ACLR
reset_n => desc_reg[94].ACLR
reset_n => desc_reg[95].ACLR
reset_n => desc_reg[128].ACLR
reset_n => desc_reg[129].ACLR
reset_n => desc_reg[130].ACLR
reset_n => desc_reg[131].ACLR
reset_n => desc_reg[132].ACLR
reset_n => desc_reg[133].ACLR
reset_n => desc_reg[134].ACLR
reset_n => desc_reg[135].ACLR
reset_n => desc_reg[136].ACLR
reset_n => desc_reg[137].ACLR
reset_n => desc_reg[138].ACLR
reset_n => desc_reg[139].ACLR
reset_n => desc_reg[140].ACLR
reset_n => desc_reg[141].ACLR
reset_n => desc_reg[142].ACLR
reset_n => desc_reg[143].ACLR
reset_n => desc_reg[144].ACLR
reset_n => desc_reg[145].ACLR
reset_n => desc_reg[146].ACLR
reset_n => desc_reg[147].ACLR
reset_n => desc_reg[148].ACLR
reset_n => desc_reg[149].ACLR
reset_n => desc_reg[150].ACLR
reset_n => desc_reg[151].ACLR
reset_n => desc_reg[152].ACLR
reset_n => desc_reg[153].ACLR
reset_n => desc_reg[154].ACLR
reset_n => desc_reg[155].ACLR
reset_n => desc_reg[156].ACLR
reset_n => desc_reg[157].ACLR
reset_n => desc_reg[158].ACLR
reset_n => desc_reg[159].ACLR
reset_n => desc_reg[192].ACLR
reset_n => desc_reg[193].ACLR
reset_n => desc_reg[194].ACLR
reset_n => desc_reg[195].ACLR
reset_n => desc_reg[196].ACLR
reset_n => desc_reg[197].ACLR
reset_n => desc_reg[198].ACLR
reset_n => desc_reg[199].ACLR
reset_n => desc_reg[200].ACLR
reset_n => desc_reg[201].ACLR
reset_n => desc_reg[202].ACLR
reset_n => desc_reg[203].ACLR
reset_n => desc_reg[204].ACLR
reset_n => desc_reg[205].ACLR
reset_n => desc_reg[206].ACLR
reset_n => desc_reg[207].ACLR
reset_n => desc_reg[208].ACLR
reset_n => desc_reg[209].ACLR
reset_n => desc_reg[210].ACLR
reset_n => desc_reg[211].ACLR
reset_n => desc_reg[212].ACLR
reset_n => desc_reg[213].ACLR
reset_n => desc_reg[214].ACLR
reset_n => desc_reg[215].ACLR
reset_n => desc_reg[216].ACLR
reset_n => desc_reg[217].ACLR
reset_n => desc_reg[218].ACLR
reset_n => desc_reg[219].ACLR
reset_n => desc_reg[220].ACLR
reset_n => desc_reg[221].ACLR
reset_n => desc_reg[222].ACLR
reset_n => desc_reg[223].ACLR
reset_n => desc_reg[248].ACLR
reset_n => desc_reg[249].ACLR
reset_n => desc_reg[250].ACLR
reset_n => desc_reg[251].ACLR
reset_n => desc_reg[252].ACLR
reset_n => desc_reg[253].ACLR
reset_n => desc_reg[254].ACLR
reset_n => desc_reg[255].ACLR
reset_n => chain_run~reg0.ACLR
reset_n => desc_address_fifo_data[0]~reg0.ACLR
reset_n => desc_address_fifo_data[1]~reg0.ACLR
reset_n => desc_address_fifo_data[2]~reg0.ACLR
reset_n => desc_address_fifo_data[3]~reg0.ACLR
reset_n => desc_address_fifo_data[4]~reg0.ACLR
reset_n => desc_address_fifo_data[5]~reg0.ACLR
reset_n => desc_address_fifo_data[6]~reg0.ACLR
reset_n => desc_address_fifo_data[7]~reg0.ACLR
reset_n => desc_address_fifo_data[8]~reg0.ACLR
reset_n => desc_address_fifo_data[9]~reg0.ACLR
reset_n => desc_address_fifo_data[10]~reg0.ACLR
reset_n => desc_address_fifo_data[11]~reg0.ACLR
reset_n => desc_address_fifo_data[12]~reg0.ACLR
reset_n => desc_address_fifo_data[13]~reg0.ACLR
reset_n => desc_address_fifo_data[14]~reg0.ACLR
reset_n => desc_address_fifo_data[15]~reg0.ACLR
reset_n => desc_address_fifo_data[16]~reg0.ACLR
reset_n => desc_address_fifo_data[17]~reg0.ACLR
reset_n => desc_address_fifo_data[18]~reg0.ACLR
reset_n => desc_address_fifo_data[19]~reg0.ACLR
reset_n => desc_address_fifo_data[20]~reg0.ACLR
reset_n => desc_address_fifo_data[21]~reg0.ACLR
reset_n => desc_address_fifo_data[22]~reg0.ACLR
reset_n => desc_address_fifo_data[23]~reg0.ACLR
reset_n => desc_address_fifo_data[24]~reg0.ACLR
reset_n => desc_address_fifo_data[25]~reg0.ACLR
reset_n => desc_address_fifo_data[26]~reg0.ACLR
reset_n => desc_address_fifo_data[27]~reg0.ACLR
reset_n => desc_address_fifo_data[28]~reg0.ACLR
reset_n => desc_address_fifo_data[29]~reg0.ACLR
reset_n => desc_address_fifo_data[30]~reg0.ACLR
reset_n => desc_address_fifo_data[31]~reg0.ACLR
reset_n => descriptor_read_address[0]~reg0.ACLR
reset_n => descriptor_read_address[1]~reg0.ACLR
reset_n => descriptor_read_address[2]~reg0.ACLR
reset_n => descriptor_read_address[3]~reg0.ACLR
reset_n => descriptor_read_address[4]~reg0.ACLR
reset_n => descriptor_read_address[5]~reg0.ACLR
reset_n => descriptor_read_address[6]~reg0.ACLR
reset_n => descriptor_read_address[7]~reg0.ACLR
reset_n => descriptor_read_address[8]~reg0.ACLR
reset_n => descriptor_read_address[9]~reg0.ACLR
reset_n => descriptor_read_address[10]~reg0.ACLR
reset_n => descriptor_read_address[11]~reg0.ACLR
reset_n => descriptor_read_address[12]~reg0.ACLR
reset_n => descriptor_read_address[13]~reg0.ACLR
reset_n => descriptor_read_address[14]~reg0.ACLR
reset_n => descriptor_read_address[15]~reg0.ACLR
reset_n => descriptor_read_address[16]~reg0.ACLR
reset_n => descriptor_read_address[17]~reg0.ACLR
reset_n => descriptor_read_address[18]~reg0.ACLR
reset_n => descriptor_read_address[19]~reg0.ACLR
reset_n => descriptor_read_address[20]~reg0.ACLR
reset_n => descriptor_read_address[21]~reg0.ACLR
reset_n => descriptor_read_address[22]~reg0.ACLR
reset_n => descriptor_read_address[23]~reg0.ACLR
reset_n => descriptor_read_address[24]~reg0.ACLR
reset_n => descriptor_read_address[25]~reg0.ACLR
reset_n => descriptor_read_address[26]~reg0.ACLR
reset_n => descriptor_read_address[27]~reg0.ACLR
reset_n => descriptor_read_address[28]~reg0.ACLR
reset_n => descriptor_read_address[29]~reg0.ACLR
reset_n => descriptor_read_address[30]~reg0.ACLR
reset_n => descriptor_read_address[31]~reg0.ACLR
reset_n => descriptor_read_read~reg0.ACLR
reset_n => command_fifo_wrreq~reg0.ACLR
reset_n => delayed_desc_reg_en.ACLR
reset_n => received_desc_counter[0].ACLR
reset_n => received_desc_counter[1].ACLR
reset_n => received_desc_counter[2].ACLR
reset_n => received_desc_counter[3].ACLR
reset_n => posted_desc_counter[0].ACLR
reset_n => posted_desc_counter[1].ACLR
reset_n => posted_desc_counter[2].ACLR
reset_n => posted_desc_counter[3].ACLR
reset_n => desc_read_start.ACLR
reset_n => posted_read_queued.ACLR
reset_n => delayed_run.ACLR
run => chain_run.IN1
run => run_rising_edge_in.IN1
run => delayed_run.DATAIN


|main|Proyecto:u1|Proyecto_sgdma_0:sgdma_0|Proyecto_sgdma_0_chain:the_Proyecto_sgdma_0_chain|descriptor_read_which_resides_within_Proyecto_sgdma_0:the_descriptor_read_which_resides_within_Proyecto_sgdma_0|descriptor_read_which_resides_within_Proyecto_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_Proyecto_sgdma_0_control_bits_fifo
clk => clk.IN1
controlbitsfifo_data[0] => controlbitsfifo_data[0].IN1
controlbitsfifo_data[1] => controlbitsfifo_data[1].IN1
controlbitsfifo_data[2] => controlbitsfifo_data[2].IN1
controlbitsfifo_data[3] => controlbitsfifo_data[3].IN1
controlbitsfifo_data[4] => controlbitsfifo_data[4].IN1
controlbitsfifo_data[5] => controlbitsfifo_data[5].IN1
controlbitsfifo_data[6] => controlbitsfifo_data[6].IN1
controlbitsfifo_rdreq => controlbitsfifo_rdreq.IN1
controlbitsfifo_wrreq => controlbitsfifo_wrreq.IN1
reset => reset.IN1


|main|Proyecto:u1|Proyecto_sgdma_0:sgdma_0|Proyecto_sgdma_0_chain:the_Proyecto_sgdma_0_chain|descriptor_read_which_resides_within_Proyecto_sgdma_0:the_descriptor_read_which_resides_within_Proyecto_sgdma_0|descriptor_read_which_resides_within_Proyecto_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_Proyecto_sgdma_0_control_bits_fifo|scfifo:descriptor_read_which_resides_within_Proyecto_sgdma_0_control_bits_fifo_controlbitsfifo
data[0] => a_fffifo:subfifo.data[0]
data[1] => a_fffifo:subfifo.data[1]
data[2] => a_fffifo:subfifo.data[2]
data[3] => a_fffifo:subfifo.data[3]
data[4] => a_fffifo:subfifo.data[4]
data[5] => a_fffifo:subfifo.data[5]
data[6] => a_fffifo:subfifo.data[6]
wrreq => a_fffifo:subfifo.wreq
rdreq => a_fffifo:subfifo.rreq
clock => a_fffifo:subfifo.clock
aclr => a_fffifo:subfifo.aclr
sclr => a_fffifo:subfifo.sclr


|main|Proyecto:u1|Proyecto_sgdma_0:sgdma_0|Proyecto_sgdma_0_chain:the_Proyecto_sgdma_0_chain|descriptor_read_which_resides_within_Proyecto_sgdma_0:the_descriptor_read_which_resides_within_Proyecto_sgdma_0|descriptor_read_which_resides_within_Proyecto_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_Proyecto_sgdma_0_control_bits_fifo|scfifo:descriptor_read_which_resides_within_Proyecto_sgdma_0_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo
data[0] => lpm_ff:last_data_node[1].data[0]
data[1] => lpm_ff:last_data_node[1].data[1]
data[2] => lpm_ff:last_data_node[1].data[2]
data[3] => lpm_ff:last_data_node[1].data[3]
data[4] => lpm_ff:last_data_node[1].data[4]
data[5] => lpm_ff:last_data_node[1].data[5]
data[6] => lpm_ff:last_data_node[1].data[6]
wreq => valid_wreq.IN0
wreq => a_fefifo:fifo_state.wreq
rreq => valid_rreq.IN0
rreq => a_fefifo:fifo_state.rreq
clock => lpm_ff:last_data_node[1].clock
clock => lpm_ff:last_data_node[0].clock
clock => lpm_counter:rd_ptr.clock
clock => lpm_ff:output_buffer.clock
clock => a_fefifo:fifo_state.clock
aclr => a_fefifo:fifo_state.aclr
aclr => lpm_ff:last_data_node[1].aclr
aclr => lpm_ff:last_data_node[0].aclr
aclr => lpm_counter:rd_ptr.aclr
aclr => lpm_ff:output_buffer.aclr
sclr => lpm_counter:rd_ptr.sclr
sclr => a_fefifo:fifo_state.sclr
threshlevel[0] => ~NO_FANOUT~


|main|Proyecto:u1|Proyecto_sgdma_0:sgdma_0|Proyecto_sgdma_0_chain:the_Proyecto_sgdma_0_chain|descriptor_read_which_resides_within_Proyecto_sgdma_0:the_descriptor_read_which_resides_within_Proyecto_sgdma_0|descriptor_read_which_resides_within_Proyecto_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_Proyecto_sgdma_0_control_bits_fifo|scfifo:descriptor_read_which_resides_within_Proyecto_sgdma_0_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[6].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~


|main|Proyecto:u1|Proyecto_sgdma_0:sgdma_0|Proyecto_sgdma_0_chain:the_Proyecto_sgdma_0_chain|descriptor_read_which_resides_within_Proyecto_sgdma_0:the_descriptor_read_which_resides_within_Proyecto_sgdma_0|descriptor_read_which_resides_within_Proyecto_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_Proyecto_sgdma_0_control_bits_fifo|scfifo:descriptor_read_which_resides_within_Proyecto_sgdma_0_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[6].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~


|main|Proyecto:u1|Proyecto_sgdma_0:sgdma_0|Proyecto_sgdma_0_chain:the_Proyecto_sgdma_0_chain|descriptor_read_which_resides_within_Proyecto_sgdma_0:the_descriptor_read_which_resides_within_Proyecto_sgdma_0|descriptor_read_which_resides_within_Proyecto_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_Proyecto_sgdma_0_control_bits_fifo|scfifo:descriptor_read_which_resides_within_Proyecto_sgdma_0_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux
data[0][0] => mux_rmc:auto_generated.data[0]
data[0][1] => mux_rmc:auto_generated.data[1]
data[0][2] => mux_rmc:auto_generated.data[2]
data[0][3] => mux_rmc:auto_generated.data[3]
data[0][4] => mux_rmc:auto_generated.data[4]
data[0][5] => mux_rmc:auto_generated.data[5]
data[0][6] => mux_rmc:auto_generated.data[6]
data[1][0] => mux_rmc:auto_generated.data[7]
data[1][1] => mux_rmc:auto_generated.data[8]
data[1][2] => mux_rmc:auto_generated.data[9]
data[1][3] => mux_rmc:auto_generated.data[10]
data[1][4] => mux_rmc:auto_generated.data[11]
data[1][5] => mux_rmc:auto_generated.data[12]
data[1][6] => mux_rmc:auto_generated.data[13]
sel[0] => mux_rmc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~


|main|Proyecto:u1|Proyecto_sgdma_0:sgdma_0|Proyecto_sgdma_0_chain:the_Proyecto_sgdma_0_chain|descriptor_read_which_resides_within_Proyecto_sgdma_0:the_descriptor_read_which_resides_within_Proyecto_sgdma_0|descriptor_read_which_resides_within_Proyecto_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_Proyecto_sgdma_0_control_bits_fifo|scfifo:descriptor_read_which_resides_within_Proyecto_sgdma_0_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux|mux_rmc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[0].IN1
data[8] => result_node[1].IN1
data[9] => result_node[2].IN1
data[10] => result_node[3].IN1
data[11] => result_node[4].IN1
data[12] => result_node[5].IN1
data[13] => result_node[6].IN1
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|main|Proyecto:u1|Proyecto_sgdma_0:sgdma_0|Proyecto_sgdma_0_chain:the_Proyecto_sgdma_0_chain|descriptor_read_which_resides_within_Proyecto_sgdma_0:the_descriptor_read_which_resides_within_Proyecto_sgdma_0|descriptor_read_which_resides_within_Proyecto_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_Proyecto_sgdma_0_control_bits_fifo|scfifo:descriptor_read_which_resides_within_Proyecto_sgdma_0_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|lpm_counter:rd_ptr
clock => cntr_e6f:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_e6f:auto_generated.cnt_en
updown => cntr_e6f:auto_generated.updown
aclr => cntr_e6f:auto_generated.aclr
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_e6f:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
cin => ~NO_FANOUT~


|main|Proyecto:u1|Proyecto_sgdma_0:sgdma_0|Proyecto_sgdma_0_chain:the_Proyecto_sgdma_0_chain|descriptor_read_which_resides_within_Proyecto_sgdma_0:the_descriptor_read_which_resides_within_Proyecto_sgdma_0|descriptor_read_which_resides_within_Proyecto_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_Proyecto_sgdma_0_control_bits_fifo|scfifo:descriptor_read_which_resides_within_Proyecto_sgdma_0_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_e6f:auto_generated
aclr => counter_reg_bit1a[0].ACLR
clock => counter_reg_bit1a[0].CLK
cnt_en => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB


|main|Proyecto:u1|Proyecto_sgdma_0:sgdma_0|Proyecto_sgdma_0_chain:the_Proyecto_sgdma_0_chain|descriptor_read_which_resides_within_Proyecto_sgdma_0:the_descriptor_read_which_resides_within_Proyecto_sgdma_0|descriptor_read_which_resides_within_Proyecto_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_Proyecto_sgdma_0_control_bits_fifo|scfifo:descriptor_read_which_resides_within_Proyecto_sgdma_0_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|lpm_ff:output_buffer
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[6].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~


|main|Proyecto:u1|Proyecto_sgdma_0:sgdma_0|Proyecto_sgdma_0_chain:the_Proyecto_sgdma_0_chain|descriptor_read_which_resides_within_Proyecto_sgdma_0:the_descriptor_read_which_resides_within_Proyecto_sgdma_0|descriptor_read_which_resides_within_Proyecto_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_Proyecto_sgdma_0_control_bits_fifo|scfifo:descriptor_read_which_resides_within_Proyecto_sgdma_0_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|a_fefifo:fifo_state
usedw_in[0] => lpm_compare:is_almost_empty_compare.dataa[0]
usedw_in[0] => lpm_compare:is_almost_full_compare.dataa[0]
usedw_in[0] => usedw_out[0].IN0
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
threshlevel[0] => ~NO_FANOUT~
clock => sm_emptyfull.IN1
aclr => sm_emptyfull.IN1
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
usedw_is_1 => ~NO_FANOUT~


|main|Proyecto:u1|Proyecto_sgdma_0:sgdma_0|Proyecto_sgdma_0_chain:the_Proyecto_sgdma_0_chain|descriptor_read_which_resides_within_Proyecto_sgdma_0:the_descriptor_read_which_resides_within_Proyecto_sgdma_0|descriptor_read_which_resides_within_Proyecto_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_Proyecto_sgdma_0_control_bits_fifo|scfifo:descriptor_read_which_resides_within_Proyecto_sgdma_0_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_empty_compare
dataa[0] => cmpr_kag:auto_generated.dataa[0]
datab[0] => cmpr_kag:auto_generated.datab[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~


|main|Proyecto:u1|Proyecto_sgdma_0:sgdma_0|Proyecto_sgdma_0_chain:the_Proyecto_sgdma_0_chain|descriptor_read_which_resides_within_Proyecto_sgdma_0:the_descriptor_read_which_resides_within_Proyecto_sgdma_0|descriptor_read_which_resides_within_Proyecto_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_Proyecto_sgdma_0_control_bits_fifo|scfifo:descriptor_read_which_resides_within_Proyecto_sgdma_0_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_empty_compare|cmpr_kag:auto_generated
dataa[0] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1


|main|Proyecto:u1|Proyecto_sgdma_0:sgdma_0|Proyecto_sgdma_0_chain:the_Proyecto_sgdma_0_chain|descriptor_read_which_resides_within_Proyecto_sgdma_0:the_descriptor_read_which_resides_within_Proyecto_sgdma_0|descriptor_read_which_resides_within_Proyecto_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_Proyecto_sgdma_0_control_bits_fifo|scfifo:descriptor_read_which_resides_within_Proyecto_sgdma_0_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_full_compare
dataa[0] => cmpr_kag:auto_generated.dataa[0]
datab[0] => cmpr_kag:auto_generated.datab[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~


|main|Proyecto:u1|Proyecto_sgdma_0:sgdma_0|Proyecto_sgdma_0_chain:the_Proyecto_sgdma_0_chain|descriptor_read_which_resides_within_Proyecto_sgdma_0:the_descriptor_read_which_resides_within_Proyecto_sgdma_0|descriptor_read_which_resides_within_Proyecto_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_Proyecto_sgdma_0_control_bits_fifo|scfifo:descriptor_read_which_resides_within_Proyecto_sgdma_0_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_full_compare|cmpr_kag:auto_generated
dataa[0] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1


|main|Proyecto:u1|Proyecto_sgdma_0:sgdma_0|Proyecto_sgdma_0_chain:the_Proyecto_sgdma_0_chain|descriptor_write_which_resides_within_Proyecto_sgdma_0:the_descriptor_write_which_resides_within_Proyecto_sgdma_0
clk => status_token_fifo_rdreq~reg0.CLK
clk => descriptor_write_write~reg0.CLK
clk => descriptor_write_write0.CLK
clk => descriptor_write_address[0]~reg0.CLK
clk => descriptor_write_address[1]~reg0.CLK
clk => descriptor_write_address[2]~reg0.CLK
clk => descriptor_write_address[3]~reg0.CLK
clk => descriptor_write_address[4]~reg0.CLK
clk => descriptor_write_address[5]~reg0.CLK
clk => descriptor_write_address[6]~reg0.CLK
clk => descriptor_write_address[7]~reg0.CLK
clk => descriptor_write_address[8]~reg0.CLK
clk => descriptor_write_address[9]~reg0.CLK
clk => descriptor_write_address[10]~reg0.CLK
clk => descriptor_write_address[11]~reg0.CLK
clk => descriptor_write_address[12]~reg0.CLK
clk => descriptor_write_address[13]~reg0.CLK
clk => descriptor_write_address[14]~reg0.CLK
clk => descriptor_write_address[15]~reg0.CLK
clk => descriptor_write_address[16]~reg0.CLK
clk => descriptor_write_address[17]~reg0.CLK
clk => descriptor_write_address[18]~reg0.CLK
clk => descriptor_write_address[19]~reg0.CLK
clk => descriptor_write_address[20]~reg0.CLK
clk => descriptor_write_address[21]~reg0.CLK
clk => descriptor_write_address[22]~reg0.CLK
clk => descriptor_write_address[23]~reg0.CLK
clk => descriptor_write_address[24]~reg0.CLK
clk => descriptor_write_address[25]~reg0.CLK
clk => descriptor_write_address[26]~reg0.CLK
clk => descriptor_write_address[27]~reg0.CLK
clk => descriptor_write_address[28]~reg0.CLK
clk => descriptor_write_address[29]~reg0.CLK
clk => descriptor_write_address[30]~reg0.CLK
clk => descriptor_write_address[31]~reg0.CLK
clk => descriptor_write_writedata[0]~reg0.CLK
clk => descriptor_write_writedata[1]~reg0.CLK
clk => descriptor_write_writedata[2]~reg0.CLK
clk => descriptor_write_writedata[3]~reg0.CLK
clk => descriptor_write_writedata[4]~reg0.CLK
clk => descriptor_write_writedata[5]~reg0.CLK
clk => descriptor_write_writedata[6]~reg0.CLK
clk => descriptor_write_writedata[7]~reg0.CLK
clk => descriptor_write_writedata[8]~reg0.CLK
clk => descriptor_write_writedata[9]~reg0.CLK
clk => descriptor_write_writedata[10]~reg0.CLK
clk => descriptor_write_writedata[11]~reg0.CLK
clk => descriptor_write_writedata[12]~reg0.CLK
clk => descriptor_write_writedata[13]~reg0.CLK
clk => descriptor_write_writedata[14]~reg0.CLK
clk => descriptor_write_writedata[15]~reg0.CLK
clk => descriptor_write_writedata[16]~reg0.CLK
clk => descriptor_write_writedata[17]~reg0.CLK
clk => descriptor_write_writedata[18]~reg0.CLK
clk => descriptor_write_writedata[19]~reg0.CLK
clk => descriptor_write_writedata[20]~reg0.CLK
clk => descriptor_write_writedata[21]~reg0.CLK
clk => descriptor_write_writedata[22]~reg0.CLK
clk => descriptor_write_writedata[23]~reg0.CLK
clk => descriptor_write_writedata[24]~reg0.CLK
clk => descriptor_write_writedata[25]~reg0.CLK
clk => descriptor_write_writedata[26]~reg0.CLK
clk => descriptor_write_writedata[27]~reg0.CLK
clk => descriptor_write_writedata[28]~reg0.CLK
clk => descriptor_write_writedata[29]~reg0.CLK
clk => descriptor_write_writedata[30]~reg0.CLK
clk => descriptor_write_writedata[31]~reg0.CLK
controlbitsfifo_q[0] => descriptor_write_writedata[24]~reg0.DATAIN
controlbitsfifo_q[1] => descriptor_write_writedata[25]~reg0.DATAIN
controlbitsfifo_q[2] => descriptor_write_writedata[26]~reg0.DATAIN
controlbitsfifo_q[3] => descriptor_write_writedata[27]~reg0.DATAIN
controlbitsfifo_q[4] => descriptor_write_writedata[28]~reg0.DATAIN
controlbitsfifo_q[5] => descriptor_write_writedata[29]~reg0.DATAIN
controlbitsfifo_q[6] => descriptor_write_writedata[30]~reg0.DATAIN
desc_address_fifo_empty => fifos_not_empty.IN0
desc_address_fifo_q[0] => descriptor_write_address[0]~reg0.DATAIN
desc_address_fifo_q[1] => descriptor_write_address[1]~reg0.DATAIN
desc_address_fifo_q[2] => Add0.IN60
desc_address_fifo_q[3] => Add0.IN59
desc_address_fifo_q[4] => Add0.IN58
desc_address_fifo_q[5] => Add0.IN57
desc_address_fifo_q[6] => Add0.IN56
desc_address_fifo_q[7] => Add0.IN55
desc_address_fifo_q[8] => Add0.IN54
desc_address_fifo_q[9] => Add0.IN53
desc_address_fifo_q[10] => Add0.IN52
desc_address_fifo_q[11] => Add0.IN51
desc_address_fifo_q[12] => Add0.IN50
desc_address_fifo_q[13] => Add0.IN49
desc_address_fifo_q[14] => Add0.IN48
desc_address_fifo_q[15] => Add0.IN47
desc_address_fifo_q[16] => Add0.IN46
desc_address_fifo_q[17] => Add0.IN45
desc_address_fifo_q[18] => Add0.IN44
desc_address_fifo_q[19] => Add0.IN43
desc_address_fifo_q[20] => Add0.IN42
desc_address_fifo_q[21] => Add0.IN41
desc_address_fifo_q[22] => Add0.IN40
desc_address_fifo_q[23] => Add0.IN39
desc_address_fifo_q[24] => Add0.IN38
desc_address_fifo_q[25] => Add0.IN37
desc_address_fifo_q[26] => Add0.IN36
desc_address_fifo_q[27] => Add0.IN35
desc_address_fifo_q[28] => Add0.IN34
desc_address_fifo_q[29] => Add0.IN33
desc_address_fifo_q[30] => Add0.IN32
desc_address_fifo_q[31] => Add0.IN31
descriptor_write_waitrequest => can_write.IN1
descriptor_write_waitrequest => descriptor_write_writedata[31]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_writedata[30]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_writedata[29]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_writedata[28]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_writedata[27]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_writedata[26]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_writedata[25]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_writedata[24]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_writedata[23]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_writedata[22]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_writedata[21]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_writedata[20]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_writedata[19]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_writedata[18]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_writedata[17]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_writedata[16]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_writedata[15]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_writedata[14]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_writedata[13]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_writedata[12]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_writedata[11]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_writedata[10]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_writedata[9]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_writedata[8]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_writedata[7]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_writedata[6]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_writedata[5]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_writedata[4]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_writedata[3]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_writedata[2]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_writedata[1]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_writedata[0]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_address[31]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_address[30]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_address[29]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_address[28]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_address[27]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_address[26]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_address[25]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_address[24]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_address[23]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_address[22]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_address[21]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_address[20]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_address[19]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_address[18]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_address[17]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_address[16]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_address[15]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_address[14]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_address[13]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_address[12]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_address[11]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_address[10]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_address[9]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_address[8]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_address[7]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_address[6]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_address[5]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_address[4]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_address[3]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_address[2]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_address[1]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_address[0]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_write0.ENA
descriptor_write_waitrequest => descriptor_write_write~reg0.ENA
park => descriptor_write_writedata[31]~reg0.DATAIN
reset_n => descriptor_write_address[0]~reg0.ACLR
reset_n => descriptor_write_address[1]~reg0.ACLR
reset_n => descriptor_write_address[2]~reg0.ACLR
reset_n => descriptor_write_address[3]~reg0.ACLR
reset_n => descriptor_write_address[4]~reg0.ACLR
reset_n => descriptor_write_address[5]~reg0.ACLR
reset_n => descriptor_write_address[6]~reg0.ACLR
reset_n => descriptor_write_address[7]~reg0.ACLR
reset_n => descriptor_write_address[8]~reg0.ACLR
reset_n => descriptor_write_address[9]~reg0.ACLR
reset_n => descriptor_write_address[10]~reg0.ACLR
reset_n => descriptor_write_address[11]~reg0.ACLR
reset_n => descriptor_write_address[12]~reg0.ACLR
reset_n => descriptor_write_address[13]~reg0.ACLR
reset_n => descriptor_write_address[14]~reg0.ACLR
reset_n => descriptor_write_address[15]~reg0.ACLR
reset_n => descriptor_write_address[16]~reg0.ACLR
reset_n => descriptor_write_address[17]~reg0.ACLR
reset_n => descriptor_write_address[18]~reg0.ACLR
reset_n => descriptor_write_address[19]~reg0.ACLR
reset_n => descriptor_write_address[20]~reg0.ACLR
reset_n => descriptor_write_address[21]~reg0.ACLR
reset_n => descriptor_write_address[22]~reg0.ACLR
reset_n => descriptor_write_address[23]~reg0.ACLR
reset_n => descriptor_write_address[24]~reg0.ACLR
reset_n => descriptor_write_address[25]~reg0.ACLR
reset_n => descriptor_write_address[26]~reg0.ACLR
reset_n => descriptor_write_address[27]~reg0.ACLR
reset_n => descriptor_write_address[28]~reg0.ACLR
reset_n => descriptor_write_address[29]~reg0.ACLR
reset_n => descriptor_write_address[30]~reg0.ACLR
reset_n => descriptor_write_address[31]~reg0.ACLR
reset_n => status_token_fifo_rdreq~reg0.ACLR
reset_n => descriptor_write_write~reg0.ACLR
reset_n => descriptor_write_writedata[0]~reg0.ACLR
reset_n => descriptor_write_writedata[1]~reg0.ACLR
reset_n => descriptor_write_writedata[2]~reg0.ACLR
reset_n => descriptor_write_writedata[3]~reg0.ACLR
reset_n => descriptor_write_writedata[4]~reg0.ACLR
reset_n => descriptor_write_writedata[5]~reg0.ACLR
reset_n => descriptor_write_writedata[6]~reg0.ACLR
reset_n => descriptor_write_writedata[7]~reg0.ACLR
reset_n => descriptor_write_writedata[8]~reg0.ACLR
reset_n => descriptor_write_writedata[9]~reg0.ACLR
reset_n => descriptor_write_writedata[10]~reg0.ACLR
reset_n => descriptor_write_writedata[11]~reg0.ACLR
reset_n => descriptor_write_writedata[12]~reg0.ACLR
reset_n => descriptor_write_writedata[13]~reg0.ACLR
reset_n => descriptor_write_writedata[14]~reg0.ACLR
reset_n => descriptor_write_writedata[15]~reg0.ACLR
reset_n => descriptor_write_writedata[16]~reg0.ACLR
reset_n => descriptor_write_writedata[17]~reg0.ACLR
reset_n => descriptor_write_writedata[18]~reg0.ACLR
reset_n => descriptor_write_writedata[19]~reg0.ACLR
reset_n => descriptor_write_writedata[20]~reg0.ACLR
reset_n => descriptor_write_writedata[21]~reg0.ACLR
reset_n => descriptor_write_writedata[22]~reg0.ACLR
reset_n => descriptor_write_writedata[23]~reg0.ACLR
reset_n => descriptor_write_writedata[24]~reg0.ACLR
reset_n => descriptor_write_writedata[25]~reg0.ACLR
reset_n => descriptor_write_writedata[26]~reg0.ACLR
reset_n => descriptor_write_writedata[27]~reg0.ACLR
reset_n => descriptor_write_writedata[28]~reg0.ACLR
reset_n => descriptor_write_writedata[29]~reg0.ACLR
reset_n => descriptor_write_writedata[30]~reg0.ACLR
reset_n => descriptor_write_writedata[31]~reg0.ACLR
reset_n => descriptor_write_write0.ACLR
status_token_fifo_data[0] => ~NO_FANOUT~
status_token_fifo_data[1] => ~NO_FANOUT~
status_token_fifo_data[2] => ~NO_FANOUT~
status_token_fifo_data[3] => ~NO_FANOUT~
status_token_fifo_data[4] => ~NO_FANOUT~
status_token_fifo_data[5] => ~NO_FANOUT~
status_token_fifo_data[6] => ~NO_FANOUT~
status_token_fifo_data[7] => ~NO_FANOUT~
status_token_fifo_data[8] => ~NO_FANOUT~
status_token_fifo_data[9] => ~NO_FANOUT~
status_token_fifo_data[10] => ~NO_FANOUT~
status_token_fifo_data[11] => ~NO_FANOUT~
status_token_fifo_data[12] => ~NO_FANOUT~
status_token_fifo_data[13] => ~NO_FANOUT~
status_token_fifo_data[14] => ~NO_FANOUT~
status_token_fifo_data[15] => ~NO_FANOUT~
status_token_fifo_data[16] => atlantic_error.IN1
status_token_fifo_data[17] => atlantic_error.IN1
status_token_fifo_data[18] => atlantic_error.IN1
status_token_fifo_data[19] => atlantic_error.IN1
status_token_fifo_data[20] => atlantic_error.IN1
status_token_fifo_data[21] => atlantic_error.IN0
status_token_fifo_data[22] => atlantic_error.IN1
status_token_fifo_data[23] => t_eop.DATAIN
status_token_fifo_empty => fifos_not_empty.IN1
status_token_fifo_q[0] => descriptor_write_writedata[0]~reg0.DATAIN
status_token_fifo_q[1] => descriptor_write_writedata[1]~reg0.DATAIN
status_token_fifo_q[2] => descriptor_write_writedata[2]~reg0.DATAIN
status_token_fifo_q[3] => descriptor_write_writedata[3]~reg0.DATAIN
status_token_fifo_q[4] => descriptor_write_writedata[4]~reg0.DATAIN
status_token_fifo_q[5] => descriptor_write_writedata[5]~reg0.DATAIN
status_token_fifo_q[6] => descriptor_write_writedata[6]~reg0.DATAIN
status_token_fifo_q[7] => descriptor_write_writedata[7]~reg0.DATAIN
status_token_fifo_q[8] => descriptor_write_writedata[8]~reg0.DATAIN
status_token_fifo_q[9] => descriptor_write_writedata[9]~reg0.DATAIN
status_token_fifo_q[10] => descriptor_write_writedata[10]~reg0.DATAIN
status_token_fifo_q[11] => descriptor_write_writedata[11]~reg0.DATAIN
status_token_fifo_q[12] => descriptor_write_writedata[12]~reg0.DATAIN
status_token_fifo_q[13] => descriptor_write_writedata[13]~reg0.DATAIN
status_token_fifo_q[14] => descriptor_write_writedata[14]~reg0.DATAIN
status_token_fifo_q[15] => descriptor_write_writedata[15]~reg0.DATAIN
status_token_fifo_q[16] => descriptor_write_writedata[16]~reg0.DATAIN
status_token_fifo_q[17] => descriptor_write_writedata[17]~reg0.DATAIN
status_token_fifo_q[18] => descriptor_write_writedata[18]~reg0.DATAIN
status_token_fifo_q[19] => descriptor_write_writedata[19]~reg0.DATAIN
status_token_fifo_q[20] => descriptor_write_writedata[20]~reg0.DATAIN
status_token_fifo_q[21] => descriptor_write_writedata[21]~reg0.DATAIN
status_token_fifo_q[22] => descriptor_write_writedata[22]~reg0.DATAIN
status_token_fifo_q[23] => descriptor_write_writedata[23]~reg0.DATAIN


|main|Proyecto:u1|Proyecto_sgdma_0:sgdma_0|Proyecto_sgdma_0_command_grabber:the_Proyecto_sgdma_0_command_grabber
clk => command_valid.CLK
clk => delay1_command_valid.CLK
clk => command_fifo_rdreq_reg.CLK
clk => read_command_data[0]~reg0.CLK
clk => read_command_data[1]~reg0.CLK
clk => read_command_data[2]~reg0.CLK
clk => read_command_data[3]~reg0.CLK
clk => read_command_data[4]~reg0.CLK
clk => read_command_data[5]~reg0.CLK
clk => read_command_data[6]~reg0.CLK
clk => read_command_data[7]~reg0.CLK
clk => read_command_data[8]~reg0.CLK
clk => read_command_data[9]~reg0.CLK
clk => read_command_data[10]~reg0.CLK
clk => read_command_data[11]~reg0.CLK
clk => read_command_data[12]~reg0.CLK
clk => read_command_data[13]~reg0.CLK
clk => read_command_data[14]~reg0.CLK
clk => read_command_data[15]~reg0.CLK
clk => read_command_data[16]~reg0.CLK
clk => read_command_data[17]~reg0.CLK
clk => read_command_data[18]~reg0.CLK
clk => read_command_data[19]~reg0.CLK
clk => read_command_data[20]~reg0.CLK
clk => read_command_data[21]~reg0.CLK
clk => read_command_data[22]~reg0.CLK
clk => read_command_data[23]~reg0.CLK
clk => read_command_data[24]~reg0.CLK
clk => read_command_data[25]~reg0.CLK
clk => read_command_data[26]~reg0.CLK
clk => read_command_data[27]~reg0.CLK
clk => read_command_data[28]~reg0.CLK
clk => read_command_data[29]~reg0.CLK
clk => read_command_data[30]~reg0.CLK
clk => read_command_data[31]~reg0.CLK
clk => read_command_data[32]~reg0.CLK
clk => read_command_data[33]~reg0.CLK
clk => read_command_data[34]~reg0.CLK
clk => read_command_data[35]~reg0.CLK
clk => read_command_data[36]~reg0.CLK
clk => read_command_data[37]~reg0.CLK
clk => read_command_data[38]~reg0.CLK
clk => read_command_data[39]~reg0.CLK
clk => read_command_data[40]~reg0.CLK
clk => read_command_data[41]~reg0.CLK
clk => read_command_data[42]~reg0.CLK
clk => read_command_data[43]~reg0.CLK
clk => read_command_data[44]~reg0.CLK
clk => read_command_data[45]~reg0.CLK
clk => read_command_data[46]~reg0.CLK
clk => read_command_data[47]~reg0.CLK
clk => read_command_data[48]~reg0.CLK
clk => read_command_data[49]~reg0.CLK
clk => read_command_data[50]~reg0.CLK
clk => read_command_data[51]~reg0.CLK
clk => read_command_data[52]~reg0.CLK
clk => read_command_data[53]~reg0.CLK
clk => read_command_data[54]~reg0.CLK
clk => read_command_data[55]~reg0.CLK
clk => read_command_data[56]~reg0.CLK
clk => read_command_data[57]~reg0.CLK
clk => read_command_data[58]~reg0.CLK
command_fifo_empty => command_fifo_rdreq_reg.ENA
command_fifo_q[0] => read_command_data[0]~reg0.DATAIN
command_fifo_q[1] => read_command_data[1]~reg0.DATAIN
command_fifo_q[2] => read_command_data[2]~reg0.DATAIN
command_fifo_q[3] => read_command_data[3]~reg0.DATAIN
command_fifo_q[4] => read_command_data[4]~reg0.DATAIN
command_fifo_q[5] => read_command_data[5]~reg0.DATAIN
command_fifo_q[6] => read_command_data[6]~reg0.DATAIN
command_fifo_q[7] => read_command_data[7]~reg0.DATAIN
command_fifo_q[8] => read_command_data[8]~reg0.DATAIN
command_fifo_q[9] => read_command_data[9]~reg0.DATAIN
command_fifo_q[10] => read_command_data[10]~reg0.DATAIN
command_fifo_q[11] => read_command_data[11]~reg0.DATAIN
command_fifo_q[12] => read_command_data[12]~reg0.DATAIN
command_fifo_q[13] => read_command_data[13]~reg0.DATAIN
command_fifo_q[14] => read_command_data[14]~reg0.DATAIN
command_fifo_q[15] => read_command_data[15]~reg0.DATAIN
command_fifo_q[16] => read_command_data[16]~reg0.DATAIN
command_fifo_q[17] => read_command_data[17]~reg0.DATAIN
command_fifo_q[18] => read_command_data[18]~reg0.DATAIN
command_fifo_q[19] => read_command_data[19]~reg0.DATAIN
command_fifo_q[20] => read_command_data[20]~reg0.DATAIN
command_fifo_q[21] => read_command_data[21]~reg0.DATAIN
command_fifo_q[22] => read_command_data[22]~reg0.DATAIN
command_fifo_q[23] => read_command_data[23]~reg0.DATAIN
command_fifo_q[24] => read_command_data[24]~reg0.DATAIN
command_fifo_q[25] => read_command_data[25]~reg0.DATAIN
command_fifo_q[26] => read_command_data[26]~reg0.DATAIN
command_fifo_q[27] => read_command_data[27]~reg0.DATAIN
command_fifo_q[28] => read_command_data[28]~reg0.DATAIN
command_fifo_q[29] => read_command_data[29]~reg0.DATAIN
command_fifo_q[30] => read_command_data[30]~reg0.DATAIN
command_fifo_q[31] => read_command_data[31]~reg0.DATAIN
command_fifo_q[32] => ~NO_FANOUT~
command_fifo_q[33] => ~NO_FANOUT~
command_fifo_q[34] => ~NO_FANOUT~
command_fifo_q[35] => ~NO_FANOUT~
command_fifo_q[36] => ~NO_FANOUT~
command_fifo_q[37] => ~NO_FANOUT~
command_fifo_q[38] => ~NO_FANOUT~
command_fifo_q[39] => ~NO_FANOUT~
command_fifo_q[40] => ~NO_FANOUT~
command_fifo_q[41] => ~NO_FANOUT~
command_fifo_q[42] => ~NO_FANOUT~
command_fifo_q[43] => ~NO_FANOUT~
command_fifo_q[44] => ~NO_FANOUT~
command_fifo_q[45] => ~NO_FANOUT~
command_fifo_q[46] => ~NO_FANOUT~
command_fifo_q[47] => ~NO_FANOUT~
command_fifo_q[48] => ~NO_FANOUT~
command_fifo_q[49] => ~NO_FANOUT~
command_fifo_q[50] => ~NO_FANOUT~
command_fifo_q[51] => ~NO_FANOUT~
command_fifo_q[52] => ~NO_FANOUT~
command_fifo_q[53] => ~NO_FANOUT~
command_fifo_q[54] => ~NO_FANOUT~
command_fifo_q[55] => ~NO_FANOUT~
command_fifo_q[56] => ~NO_FANOUT~
command_fifo_q[57] => ~NO_FANOUT~
command_fifo_q[58] => ~NO_FANOUT~
command_fifo_q[59] => ~NO_FANOUT~
command_fifo_q[60] => ~NO_FANOUT~
command_fifo_q[61] => ~NO_FANOUT~
command_fifo_q[62] => ~NO_FANOUT~
command_fifo_q[63] => ~NO_FANOUT~
command_fifo_q[64] => read_command_data[32]~reg0.DATAIN
command_fifo_q[65] => read_command_data[33]~reg0.DATAIN
command_fifo_q[66] => read_command_data[34]~reg0.DATAIN
command_fifo_q[67] => read_command_data[35]~reg0.DATAIN
command_fifo_q[68] => read_command_data[36]~reg0.DATAIN
command_fifo_q[69] => read_command_data[37]~reg0.DATAIN
command_fifo_q[70] => read_command_data[38]~reg0.DATAIN
command_fifo_q[71] => read_command_data[39]~reg0.DATAIN
command_fifo_q[72] => read_command_data[40]~reg0.DATAIN
command_fifo_q[73] => read_command_data[41]~reg0.DATAIN
command_fifo_q[74] => read_command_data[42]~reg0.DATAIN
command_fifo_q[75] => read_command_data[43]~reg0.DATAIN
command_fifo_q[76] => read_command_data[44]~reg0.DATAIN
command_fifo_q[77] => read_command_data[45]~reg0.DATAIN
command_fifo_q[78] => read_command_data[46]~reg0.DATAIN
command_fifo_q[79] => read_command_data[47]~reg0.DATAIN
command_fifo_q[80] => read_command_data[48]~reg0.DATAIN
command_fifo_q[81] => read_command_data[49]~reg0.DATAIN
command_fifo_q[82] => read_command_data[50]~reg0.DATAIN
command_fifo_q[83] => read_command_data[51]~reg0.DATAIN
command_fifo_q[84] => read_command_data[52]~reg0.DATAIN
command_fifo_q[85] => read_command_data[53]~reg0.DATAIN
command_fifo_q[86] => read_command_data[54]~reg0.DATAIN
command_fifo_q[87] => read_command_data[55]~reg0.DATAIN
command_fifo_q[88] => ~NO_FANOUT~
command_fifo_q[89] => ~NO_FANOUT~
command_fifo_q[90] => ~NO_FANOUT~
command_fifo_q[91] => ~NO_FANOUT~
command_fifo_q[92] => ~NO_FANOUT~
command_fifo_q[93] => ~NO_FANOUT~
command_fifo_q[94] => ~NO_FANOUT~
command_fifo_q[95] => ~NO_FANOUT~
command_fifo_q[96] => read_command_data[57]~reg0.DATAIN
command_fifo_q[97] => read_command_data[56]~reg0.DATAIN
command_fifo_q[98] => read_command_data[58]~reg0.DATAIN
command_fifo_q[99] => ~NO_FANOUT~
command_fifo_q[100] => ~NO_FANOUT~
command_fifo_q[101] => ~NO_FANOUT~
command_fifo_q[102] => ~NO_FANOUT~
command_fifo_q[103] => ~NO_FANOUT~
m_read_waitrequest => command_fifo_rdreq_in.IN0
read_go => command_fifo_rdreq_in.IN1
reset_n => read_command_data[0]~reg0.ACLR
reset_n => read_command_data[1]~reg0.ACLR
reset_n => read_command_data[2]~reg0.ACLR
reset_n => read_command_data[3]~reg0.ACLR
reset_n => read_command_data[4]~reg0.ACLR
reset_n => read_command_data[5]~reg0.ACLR
reset_n => read_command_data[6]~reg0.ACLR
reset_n => read_command_data[7]~reg0.ACLR
reset_n => read_command_data[8]~reg0.ACLR
reset_n => read_command_data[9]~reg0.ACLR
reset_n => read_command_data[10]~reg0.ACLR
reset_n => read_command_data[11]~reg0.ACLR
reset_n => read_command_data[12]~reg0.ACLR
reset_n => read_command_data[13]~reg0.ACLR
reset_n => read_command_data[14]~reg0.ACLR
reset_n => read_command_data[15]~reg0.ACLR
reset_n => read_command_data[16]~reg0.ACLR
reset_n => read_command_data[17]~reg0.ACLR
reset_n => read_command_data[18]~reg0.ACLR
reset_n => read_command_data[19]~reg0.ACLR
reset_n => read_command_data[20]~reg0.ACLR
reset_n => read_command_data[21]~reg0.ACLR
reset_n => read_command_data[22]~reg0.ACLR
reset_n => read_command_data[23]~reg0.ACLR
reset_n => read_command_data[24]~reg0.ACLR
reset_n => read_command_data[25]~reg0.ACLR
reset_n => read_command_data[26]~reg0.ACLR
reset_n => read_command_data[27]~reg0.ACLR
reset_n => read_command_data[28]~reg0.ACLR
reset_n => read_command_data[29]~reg0.ACLR
reset_n => read_command_data[30]~reg0.ACLR
reset_n => read_command_data[31]~reg0.ACLR
reset_n => read_command_data[32]~reg0.ACLR
reset_n => read_command_data[33]~reg0.ACLR
reset_n => read_command_data[34]~reg0.ACLR
reset_n => read_command_data[35]~reg0.ACLR
reset_n => read_command_data[36]~reg0.ACLR
reset_n => read_command_data[37]~reg0.ACLR
reset_n => read_command_data[38]~reg0.ACLR
reset_n => read_command_data[39]~reg0.ACLR
reset_n => read_command_data[40]~reg0.ACLR
reset_n => read_command_data[41]~reg0.ACLR
reset_n => read_command_data[42]~reg0.ACLR
reset_n => read_command_data[43]~reg0.ACLR
reset_n => read_command_data[44]~reg0.ACLR
reset_n => read_command_data[45]~reg0.ACLR
reset_n => read_command_data[46]~reg0.ACLR
reset_n => read_command_data[47]~reg0.ACLR
reset_n => read_command_data[48]~reg0.ACLR
reset_n => read_command_data[49]~reg0.ACLR
reset_n => read_command_data[50]~reg0.ACLR
reset_n => read_command_data[51]~reg0.ACLR
reset_n => read_command_data[52]~reg0.ACLR
reset_n => read_command_data[53]~reg0.ACLR
reset_n => read_command_data[54]~reg0.ACLR
reset_n => read_command_data[55]~reg0.ACLR
reset_n => read_command_data[56]~reg0.ACLR
reset_n => read_command_data[57]~reg0.ACLR
reset_n => read_command_data[58]~reg0.ACLR
reset_n => command_fifo_rdreq_reg.ACLR
reset_n => command_valid.ACLR
reset_n => delay1_command_valid.ACLR


|main|Proyecto:u1|Proyecto_sgdma_0:sgdma_0|Proyecto_sgdma_0_m_read:the_Proyecto_sgdma_0_m_read
clk => status_reg[0].CLK
clk => status_reg[1].CLK
clk => status_reg[2].CLK
clk => status_reg[3].CLK
clk => status_reg[4].CLK
clk => status_reg[5].CLK
clk => status_reg[6].CLK
clk => status_reg[7].CLK
clk => empty_value[0].CLK
clk => empty_value[1].CLK
clk => source_stream_startofpacket~reg0.CLK
clk => m_read_state[0].CLK
clk => m_read_state[1].CLK
clk => m_read_state[2].CLK
clk => m_read_state[3].CLK
clk => m_read_state[4].CLK
clk => m_read_state[5].CLK
clk => m_read_state[6].CLK
clk => remaining_transactions[0].CLK
clk => remaining_transactions[1].CLK
clk => remaining_transactions[2].CLK
clk => remaining_transactions[3].CLK
clk => remaining_transactions[4].CLK
clk => remaining_transactions[5].CLK
clk => remaining_transactions[6].CLK
clk => remaining_transactions[7].CLK
clk => remaining_transactions[8].CLK
clk => remaining_transactions[9].CLK
clk => remaining_transactions[10].CLK
clk => remaining_transactions[11].CLK
clk => remaining_transactions[12].CLK
clk => remaining_transactions[13].CLK
clk => remaining_transactions[14].CLK
clk => remaining_transactions[15].CLK
clk => received_data_counter[0].CLK
clk => received_data_counter[1].CLK
clk => received_data_counter[2].CLK
clk => received_data_counter[3].CLK
clk => received_data_counter[4].CLK
clk => received_data_counter[5].CLK
clk => received_data_counter[6].CLK
clk => received_data_counter[7].CLK
clk => received_data_counter[8].CLK
clk => received_data_counter[9].CLK
clk => received_data_counter[10].CLK
clk => received_data_counter[11].CLK
clk => received_data_counter[12].CLK
clk => received_data_counter[13].CLK
clk => received_data_counter[14].CLK
clk => received_data_counter[15].CLK
clk => m_read_burstcount[0]~reg0.CLK
clk => m_read_burstcount[1]~reg0.CLK
clk => m_read_burstcount[2]~reg0.CLK
clk => m_read_burstcount[3]~reg0.CLK
clk => m_read_address[0]~reg0.CLK
clk => m_read_address[1]~reg0.CLK
clk => m_read_address[2]~reg0.CLK
clk => m_read_address[3]~reg0.CLK
clk => m_read_address[4]~reg0.CLK
clk => m_read_address[5]~reg0.CLK
clk => m_read_address[6]~reg0.CLK
clk => m_read_address[7]~reg0.CLK
clk => m_read_address[8]~reg0.CLK
clk => m_read_address[9]~reg0.CLK
clk => m_read_address[10]~reg0.CLK
clk => m_read_address[11]~reg0.CLK
clk => m_read_address[12]~reg0.CLK
clk => m_read_address[13]~reg0.CLK
clk => m_read_address[14]~reg0.CLK
clk => m_read_address[15]~reg0.CLK
clk => m_read_address[16]~reg0.CLK
clk => m_read_address[17]~reg0.CLK
clk => m_read_address[18]~reg0.CLK
clk => m_read_address[19]~reg0.CLK
clk => m_read_address[20]~reg0.CLK
clk => m_read_address[21]~reg0.CLK
clk => m_read_address[22]~reg0.CLK
clk => m_read_address[23]~reg0.CLK
clk => m_read_address[24]~reg0.CLK
clk => m_read_address[25]~reg0.CLK
clk => m_read_address[26]~reg0.CLK
clk => m_read_address[27]~reg0.CLK
clk => m_read_address[28]~reg0.CLK
clk => m_read_address[29]~reg0.CLK
clk => m_read_address[30]~reg0.CLK
clk => m_read_address[31]~reg0.CLK
clk => m_read_read~reg0.CLK
clk => transactions_in_queue[0].CLK
clk => transactions_in_queue[1].CLK
clk => transactions_in_queue[2].CLK
clk => transactions_in_queue[3].CLK
clk => transactions_in_queue[4].CLK
clk => transactions_in_queue[5].CLK
clk => transactions_left_to_post[0].CLK
clk => transactions_left_to_post[1].CLK
clk => transactions_left_to_post[2].CLK
clk => transactions_left_to_post[3].CLK
clk => transactions_left_to_post[4].CLK
clk => transactions_left_to_post[5].CLK
clk => transactions_left_to_post[6].CLK
clk => transactions_left_to_post[7].CLK
clk => transactions_left_to_post[8].CLK
clk => transactions_left_to_post[9].CLK
clk => transactions_left_to_post[10].CLK
clk => transactions_left_to_post[11].CLK
clk => transactions_left_to_post[12].CLK
clk => transactions_left_to_post[13].CLK
clk => transactions_left_to_post[14].CLK
clk => transactions_left_to_post[15].CLK
clk => read_command_data_reg[2].CLK
clk => read_command_data_reg[3].CLK
clk => read_command_data_reg[4].CLK
clk => read_command_data_reg[5].CLK
clk => read_command_data_reg[6].CLK
clk => read_command_data_reg[7].CLK
clk => read_command_data_reg[8].CLK
clk => read_command_data_reg[9].CLK
clk => read_command_data_reg[10].CLK
clk => read_command_data_reg[11].CLK
clk => read_command_data_reg[12].CLK
clk => read_command_data_reg[13].CLK
clk => read_command_data_reg[14].CLK
clk => read_command_data_reg[15].CLK
clk => read_command_data_reg[16].CLK
clk => read_command_data_reg[17].CLK
clk => read_command_data_reg[18].CLK
clk => read_command_data_reg[19].CLK
clk => read_command_data_reg[20].CLK
clk => read_command_data_reg[21].CLK
clk => read_command_data_reg[22].CLK
clk => read_command_data_reg[23].CLK
clk => read_command_data_reg[24].CLK
clk => read_command_data_reg[25].CLK
clk => read_command_data_reg[26].CLK
clk => read_command_data_reg[27].CLK
clk => read_command_data_reg[28].CLK
clk => read_command_data_reg[29].CLK
clk => read_command_data_reg[30].CLK
clk => read_command_data_reg[31].CLK
clk => read_command_data_reg[32].CLK
clk => read_command_data_reg[33].CLK
clk => read_command_data_reg[34].CLK
clk => read_command_data_reg[35].CLK
clk => read_command_data_reg[36].CLK
clk => read_command_data_reg[37].CLK
clk => read_command_data_reg[38].CLK
clk => read_command_data_reg[39].CLK
clk => read_command_data_reg[40].CLK
clk => read_command_data_reg[41].CLK
clk => read_command_data_reg[42].CLK
clk => read_command_data_reg[43].CLK
clk => read_command_data_reg[44].CLK
clk => read_command_data_reg[45].CLK
clk => read_command_data_reg[46].CLK
clk => read_command_data_reg[47].CLK
clk => read_command_data_reg[56].CLK
clk => read_command_data_reg[57].CLK
clk => read_command_data_reg[58].CLK
m_read_readdata[0] => source_stream_data[0].DATAIN
m_read_readdata[1] => source_stream_data[1].DATAIN
m_read_readdata[2] => source_stream_data[2].DATAIN
m_read_readdata[3] => source_stream_data[3].DATAIN
m_read_readdata[4] => source_stream_data[4].DATAIN
m_read_readdata[5] => source_stream_data[5].DATAIN
m_read_readdata[6] => source_stream_data[6].DATAIN
m_read_readdata[7] => source_stream_data[7].DATAIN
m_read_readdata[8] => source_stream_data[8].DATAIN
m_read_readdata[9] => source_stream_data[9].DATAIN
m_read_readdata[10] => source_stream_data[10].DATAIN
m_read_readdata[11] => source_stream_data[11].DATAIN
m_read_readdata[12] => source_stream_data[12].DATAIN
m_read_readdata[13] => source_stream_data[13].DATAIN
m_read_readdata[14] => source_stream_data[14].DATAIN
m_read_readdata[15] => source_stream_data[15].DATAIN
m_read_readdata[16] => source_stream_data[16].DATAIN
m_read_readdata[17] => source_stream_data[17].DATAIN
m_read_readdata[18] => source_stream_data[18].DATAIN
m_read_readdata[19] => source_stream_data[19].DATAIN
m_read_readdata[20] => source_stream_data[20].DATAIN
m_read_readdata[21] => source_stream_data[21].DATAIN
m_read_readdata[22] => source_stream_data[22].DATAIN
m_read_readdata[23] => source_stream_data[23].DATAIN
m_read_readdata[24] => source_stream_data[24].DATAIN
m_read_readdata[25] => source_stream_data[25].DATAIN
m_read_readdata[26] => source_stream_data[26].DATAIN
m_read_readdata[27] => source_stream_data[27].DATAIN
m_read_readdata[28] => source_stream_data[28].DATAIN
m_read_readdata[29] => source_stream_data[29].DATAIN
m_read_readdata[30] => source_stream_data[30].DATAIN
m_read_readdata[31] => source_stream_data[31].DATAIN
m_read_readdatavalid => transactions_in_queue.IN1
m_read_readdatavalid => transactions_in_queue.IN1
m_read_readdatavalid => received_data_counter.OUTPUTSELECT
m_read_readdatavalid => received_data_counter.OUTPUTSELECT
m_read_readdatavalid => received_data_counter.OUTPUTSELECT
m_read_readdatavalid => received_data_counter.OUTPUTSELECT
m_read_readdatavalid => received_data_counter.OUTPUTSELECT
m_read_readdatavalid => received_data_counter.OUTPUTSELECT
m_read_readdatavalid => received_data_counter.OUTPUTSELECT
m_read_readdatavalid => received_data_counter.OUTPUTSELECT
m_read_readdatavalid => received_data_counter.OUTPUTSELECT
m_read_readdatavalid => received_data_counter.OUTPUTSELECT
m_read_readdatavalid => received_data_counter.OUTPUTSELECT
m_read_readdatavalid => received_data_counter.OUTPUTSELECT
m_read_readdatavalid => received_data_counter.OUTPUTSELECT
m_read_readdatavalid => received_data_counter.OUTPUTSELECT
m_read_readdatavalid => received_data_counter.OUTPUTSELECT
m_read_readdatavalid => received_data_counter.OUTPUTSELECT
m_read_readdatavalid => source_stream_valid.IN1
m_read_readdatavalid => source_stream_endofpacket.IN1
m_read_readdatavalid => transactions_in_queue.IN1
m_read_waitrequest => m_read_address.OUTPUTSELECT
m_read_waitrequest => m_read_address.OUTPUTSELECT
m_read_waitrequest => m_read_address.OUTPUTSELECT
m_read_waitrequest => m_read_address.OUTPUTSELECT
m_read_waitrequest => m_read_address.OUTPUTSELECT
m_read_waitrequest => m_read_address.OUTPUTSELECT
m_read_waitrequest => m_read_address.OUTPUTSELECT
m_read_waitrequest => m_read_address.OUTPUTSELECT
m_read_waitrequest => m_read_address.OUTPUTSELECT
m_read_waitrequest => m_read_address.OUTPUTSELECT
m_read_waitrequest => m_read_address.OUTPUTSELECT
m_read_waitrequest => m_read_address.OUTPUTSELECT
m_read_waitrequest => m_read_address.OUTPUTSELECT
m_read_waitrequest => m_read_address.OUTPUTSELECT
m_read_waitrequest => m_read_address.OUTPUTSELECT
m_read_waitrequest => m_read_address.OUTPUTSELECT
m_read_waitrequest => m_read_address.OUTPUTSELECT
m_read_waitrequest => m_read_address.OUTPUTSELECT
m_read_waitrequest => m_read_address.OUTPUTSELECT
m_read_waitrequest => m_read_address.OUTPUTSELECT
m_read_waitrequest => m_read_address.OUTPUTSELECT
m_read_waitrequest => m_read_address.OUTPUTSELECT
m_read_waitrequest => m_read_address.OUTPUTSELECT
m_read_waitrequest => m_read_address.OUTPUTSELECT
m_read_waitrequest => m_read_address.OUTPUTSELECT
m_read_waitrequest => m_read_address.OUTPUTSELECT
m_read_waitrequest => m_read_address.OUTPUTSELECT
m_read_waitrequest => m_read_address.OUTPUTSELECT
m_read_waitrequest => m_read_address.OUTPUTSELECT
m_read_waitrequest => m_read_address.OUTPUTSELECT
m_read_waitrequest => m_read_address.OUTPUTSELECT
m_read_waitrequest => m_read_address.OUTPUTSELECT
m_read_waitrequest => transactions_left_to_post.OUTPUTSELECT
m_read_waitrequest => transactions_left_to_post.OUTPUTSELECT
m_read_waitrequest => transactions_left_to_post.OUTPUTSELECT
m_read_waitrequest => transactions_left_to_post.OUTPUTSELECT
m_read_waitrequest => transactions_left_to_post.OUTPUTSELECT
m_read_waitrequest => transactions_left_to_post.OUTPUTSELECT
m_read_waitrequest => transactions_left_to_post.OUTPUTSELECT
m_read_waitrequest => transactions_left_to_post.OUTPUTSELECT
m_read_waitrequest => transactions_left_to_post.OUTPUTSELECT
m_read_waitrequest => transactions_left_to_post.OUTPUTSELECT
m_read_waitrequest => transactions_left_to_post.OUTPUTSELECT
m_read_waitrequest => transactions_left_to_post.OUTPUTSELECT
m_read_waitrequest => transactions_left_to_post.OUTPUTSELECT
m_read_waitrequest => transactions_left_to_post.OUTPUTSELECT
m_read_waitrequest => transactions_left_to_post.OUTPUTSELECT
m_read_waitrequest => transactions_left_to_post.OUTPUTSELECT
m_read_waitrequest => read_posted.IN1
m_read_waitrequest => always8.IN1
m_read_waitrequest => always8.IN1
m_read_waitrequest => m_read_read~reg0.ENA
m_read_waitrequest => m_read_burstcount[3]~reg0.ENA
m_read_waitrequest => m_read_burstcount[2]~reg0.ENA
m_read_waitrequest => m_read_burstcount[1]~reg0.ENA
m_read_waitrequest => m_read_burstcount[0]~reg0.ENA
m_readfifo_usedw[0] => Add5.IN5
m_readfifo_usedw[1] => Add5.IN4
m_readfifo_usedw[2] => Add5.IN3
m_readfifo_usedw[3] => Add5.IN2
m_readfifo_usedw[4] => Add5.IN1
read_command_data[0] => ~NO_FANOUT~
read_command_data[1] => ~NO_FANOUT~
read_command_data[2] => read_command_data_reg[2].DATAIN
read_command_data[3] => read_command_data_reg[3].DATAIN
read_command_data[4] => read_command_data_reg[4].DATAIN
read_command_data[5] => read_command_data_reg[5].DATAIN
read_command_data[6] => read_command_data_reg[6].DATAIN
read_command_data[7] => read_command_data_reg[7].DATAIN
read_command_data[8] => read_command_data_reg[8].DATAIN
read_command_data[9] => read_command_data_reg[9].DATAIN
read_command_data[10] => read_command_data_reg[10].DATAIN
read_command_data[11] => read_command_data_reg[11].DATAIN
read_command_data[12] => read_command_data_reg[12].DATAIN
read_command_data[13] => read_command_data_reg[13].DATAIN
read_command_data[14] => read_command_data_reg[14].DATAIN
read_command_data[15] => read_command_data_reg[15].DATAIN
read_command_data[16] => read_command_data_reg[16].DATAIN
read_command_data[17] => read_command_data_reg[17].DATAIN
read_command_data[18] => read_command_data_reg[18].DATAIN
read_command_data[19] => read_command_data_reg[19].DATAIN
read_command_data[20] => read_command_data_reg[20].DATAIN
read_command_data[21] => read_command_data_reg[21].DATAIN
read_command_data[22] => read_command_data_reg[22].DATAIN
read_command_data[23] => read_command_data_reg[23].DATAIN
read_command_data[24] => read_command_data_reg[24].DATAIN
read_command_data[25] => read_command_data_reg[25].DATAIN
read_command_data[26] => read_command_data_reg[26].DATAIN
read_command_data[27] => read_command_data_reg[27].DATAIN
read_command_data[28] => read_command_data_reg[28].DATAIN
read_command_data[29] => read_command_data_reg[29].DATAIN
read_command_data[30] => read_command_data_reg[30].DATAIN
read_command_data[31] => read_command_data_reg[31].DATAIN
read_command_data[32] => read_command_data_reg[32].DATAIN
read_command_data[33] => read_command_data_reg[33].DATAIN
read_command_data[34] => read_command_data_reg[34].DATAIN
read_command_data[35] => read_command_data_reg[35].DATAIN
read_command_data[36] => read_command_data_reg[36].DATAIN
read_command_data[37] => read_command_data_reg[37].DATAIN
read_command_data[38] => read_command_data_reg[38].DATAIN
read_command_data[39] => read_command_data_reg[39].DATAIN
read_command_data[40] => read_command_data_reg[40].DATAIN
read_command_data[41] => read_command_data_reg[41].DATAIN
read_command_data[42] => read_command_data_reg[42].DATAIN
read_command_data[43] => read_command_data_reg[43].DATAIN
read_command_data[44] => read_command_data_reg[44].DATAIN
read_command_data[45] => read_command_data_reg[45].DATAIN
read_command_data[46] => read_command_data_reg[46].DATAIN
read_command_data[47] => read_command_data_reg[47].DATAIN
read_command_data[48] => ~NO_FANOUT~
read_command_data[49] => ~NO_FANOUT~
read_command_data[50] => ~NO_FANOUT~
read_command_data[51] => ~NO_FANOUT~
read_command_data[52] => ~NO_FANOUT~
read_command_data[53] => ~NO_FANOUT~
read_command_data[54] => ~NO_FANOUT~
read_command_data[55] => ~NO_FANOUT~
read_command_data[56] => read_command_data_reg[56].DATAIN
read_command_data[57] => read_command_data_reg[57].DATAIN
read_command_data[58] => read_command_data_reg[58].DATAIN
read_command_valid => m_read_state.OUTPUTSELECT
read_command_valid => m_read_state.OUTPUTSELECT
read_command_valid => m_read_state.OUTPUTSELECT
read_command_valid => m_read_state.OUTPUTSELECT
read_command_valid => m_read_state.OUTPUTSELECT
read_command_valid => m_read_state.OUTPUTSELECT
read_command_valid => m_read_state.OUTPUTSELECT
read_command_valid => read_command_data_reg[58].ENA
read_command_valid => read_command_data_reg[57].ENA
read_command_valid => read_command_data_reg[56].ENA
read_command_valid => read_command_data_reg[47].ENA
read_command_valid => read_command_data_reg[46].ENA
read_command_valid => read_command_data_reg[45].ENA
read_command_valid => read_command_data_reg[44].ENA
read_command_valid => read_command_data_reg[43].ENA
read_command_valid => read_command_data_reg[42].ENA
read_command_valid => read_command_data_reg[41].ENA
read_command_valid => read_command_data_reg[40].ENA
read_command_valid => read_command_data_reg[39].ENA
read_command_valid => read_command_data_reg[38].ENA
read_command_valid => read_command_data_reg[37].ENA
read_command_valid => read_command_data_reg[36].ENA
read_command_valid => read_command_data_reg[35].ENA
read_command_valid => read_command_data_reg[34].ENA
read_command_valid => read_command_data_reg[33].ENA
read_command_valid => read_command_data_reg[32].ENA
read_command_valid => read_command_data_reg[31].ENA
read_command_valid => read_command_data_reg[30].ENA
read_command_valid => read_command_data_reg[29].ENA
read_command_valid => read_command_data_reg[28].ENA
read_command_valid => read_command_data_reg[27].ENA
read_command_valid => read_command_data_reg[26].ENA
read_command_valid => read_command_data_reg[25].ENA
read_command_valid => read_command_data_reg[24].ENA
read_command_valid => read_command_data_reg[23].ENA
read_command_valid => read_command_data_reg[22].ENA
read_command_valid => read_command_data_reg[21].ENA
read_command_valid => read_command_data_reg[20].ENA
read_command_valid => read_command_data_reg[19].ENA
read_command_valid => read_command_data_reg[18].ENA
read_command_valid => read_command_data_reg[17].ENA
read_command_valid => read_command_data_reg[16].ENA
read_command_valid => read_command_data_reg[15].ENA
read_command_valid => read_command_data_reg[14].ENA
read_command_valid => read_command_data_reg[13].ENA
read_command_valid => read_command_data_reg[12].ENA
read_command_valid => read_command_data_reg[11].ENA
read_command_valid => read_command_data_reg[10].ENA
read_command_valid => read_command_data_reg[9].ENA
read_command_valid => read_command_data_reg[8].ENA
read_command_valid => read_command_data_reg[7].ENA
read_command_valid => read_command_data_reg[6].ENA
read_command_valid => read_command_data_reg[5].ENA
read_command_valid => read_command_data_reg[4].ENA
read_command_valid => read_command_data_reg[3].ENA
read_command_valid => read_command_data_reg[2].ENA
reset_n => m_read_address[0]~reg0.ACLR
reset_n => m_read_address[1]~reg0.ACLR
reset_n => m_read_address[2]~reg0.ACLR
reset_n => m_read_address[3]~reg0.ACLR
reset_n => m_read_address[4]~reg0.ACLR
reset_n => m_read_address[5]~reg0.ACLR
reset_n => m_read_address[6]~reg0.ACLR
reset_n => m_read_address[7]~reg0.ACLR
reset_n => m_read_address[8]~reg0.ACLR
reset_n => m_read_address[9]~reg0.ACLR
reset_n => m_read_address[10]~reg0.ACLR
reset_n => m_read_address[11]~reg0.ACLR
reset_n => m_read_address[12]~reg0.ACLR
reset_n => m_read_address[13]~reg0.ACLR
reset_n => m_read_address[14]~reg0.ACLR
reset_n => m_read_address[15]~reg0.ACLR
reset_n => m_read_address[16]~reg0.ACLR
reset_n => m_read_address[17]~reg0.ACLR
reset_n => m_read_address[18]~reg0.ACLR
reset_n => m_read_address[19]~reg0.ACLR
reset_n => m_read_address[20]~reg0.ACLR
reset_n => m_read_address[21]~reg0.ACLR
reset_n => m_read_address[22]~reg0.ACLR
reset_n => m_read_address[23]~reg0.ACLR
reset_n => m_read_address[24]~reg0.ACLR
reset_n => m_read_address[25]~reg0.ACLR
reset_n => m_read_address[26]~reg0.ACLR
reset_n => m_read_address[27]~reg0.ACLR
reset_n => m_read_address[28]~reg0.ACLR
reset_n => m_read_address[29]~reg0.ACLR
reset_n => m_read_address[30]~reg0.ACLR
reset_n => m_read_address[31]~reg0.ACLR
reset_n => m_read_burstcount[0]~reg0.ACLR
reset_n => m_read_burstcount[1]~reg0.ACLR
reset_n => m_read_burstcount[2]~reg0.ACLR
reset_n => m_read_burstcount[3]~reg0.ACLR
reset_n => m_read_read~reg0.ACLR
reset_n => source_stream_startofpacket~reg0.ACLR
reset_n => status_reg[0].ACLR
reset_n => status_reg[1].ACLR
reset_n => status_reg[2].ACLR
reset_n => status_reg[3].ACLR
reset_n => status_reg[4].ACLR
reset_n => status_reg[5].ACLR
reset_n => status_reg[6].ACLR
reset_n => status_reg[7].ACLR
reset_n => received_data_counter[0].ACLR
reset_n => received_data_counter[1].ACLR
reset_n => received_data_counter[2].ACLR
reset_n => received_data_counter[3].ACLR
reset_n => received_data_counter[4].ACLR
reset_n => received_data_counter[5].ACLR
reset_n => received_data_counter[6].ACLR
reset_n => received_data_counter[7].ACLR
reset_n => received_data_counter[8].ACLR
reset_n => received_data_counter[9].ACLR
reset_n => received_data_counter[10].ACLR
reset_n => received_data_counter[11].ACLR
reset_n => received_data_counter[12].ACLR
reset_n => received_data_counter[13].ACLR
reset_n => received_data_counter[14].ACLR
reset_n => received_data_counter[15].ACLR
reset_n => read_command_data_reg[2].ACLR
reset_n => read_command_data_reg[3].ACLR
reset_n => read_command_data_reg[4].ACLR
reset_n => read_command_data_reg[5].ACLR
reset_n => read_command_data_reg[6].ACLR
reset_n => read_command_data_reg[7].ACLR
reset_n => read_command_data_reg[8].ACLR
reset_n => read_command_data_reg[9].ACLR
reset_n => read_command_data_reg[10].ACLR
reset_n => read_command_data_reg[11].ACLR
reset_n => read_command_data_reg[12].ACLR
reset_n => read_command_data_reg[13].ACLR
reset_n => read_command_data_reg[14].ACLR
reset_n => read_command_data_reg[15].ACLR
reset_n => read_command_data_reg[16].ACLR
reset_n => read_command_data_reg[17].ACLR
reset_n => read_command_data_reg[18].ACLR
reset_n => read_command_data_reg[19].ACLR
reset_n => read_command_data_reg[20].ACLR
reset_n => read_command_data_reg[21].ACLR
reset_n => read_command_data_reg[22].ACLR
reset_n => read_command_data_reg[23].ACLR
reset_n => read_command_data_reg[24].ACLR
reset_n => read_command_data_reg[25].ACLR
reset_n => read_command_data_reg[26].ACLR
reset_n => read_command_data_reg[27].ACLR
reset_n => read_command_data_reg[28].ACLR
reset_n => read_command_data_reg[29].ACLR
reset_n => read_command_data_reg[30].ACLR
reset_n => read_command_data_reg[31].ACLR
reset_n => read_command_data_reg[32].ACLR
reset_n => read_command_data_reg[33].ACLR
reset_n => read_command_data_reg[34].ACLR
reset_n => read_command_data_reg[35].ACLR
reset_n => read_command_data_reg[36].ACLR
reset_n => read_command_data_reg[37].ACLR
reset_n => read_command_data_reg[38].ACLR
reset_n => read_command_data_reg[39].ACLR
reset_n => read_command_data_reg[40].ACLR
reset_n => read_command_data_reg[41].ACLR
reset_n => read_command_data_reg[42].ACLR
reset_n => read_command_data_reg[43].ACLR
reset_n => read_command_data_reg[44].ACLR
reset_n => read_command_data_reg[45].ACLR
reset_n => read_command_data_reg[46].ACLR
reset_n => read_command_data_reg[47].ACLR
reset_n => read_command_data_reg[56].ACLR
reset_n => read_command_data_reg[57].ACLR
reset_n => read_command_data_reg[58].ACLR
reset_n => transactions_left_to_post[0].ACLR
reset_n => transactions_left_to_post[1].ACLR
reset_n => transactions_left_to_post[2].ACLR
reset_n => transactions_left_to_post[3].ACLR
reset_n => transactions_left_to_post[4].ACLR
reset_n => transactions_left_to_post[5].ACLR
reset_n => transactions_left_to_post[6].ACLR
reset_n => transactions_left_to_post[7].ACLR
reset_n => transactions_left_to_post[8].ACLR
reset_n => transactions_left_to_post[9].ACLR
reset_n => transactions_left_to_post[10].ACLR
reset_n => transactions_left_to_post[11].ACLR
reset_n => transactions_left_to_post[12].ACLR
reset_n => transactions_left_to_post[13].ACLR
reset_n => transactions_left_to_post[14].ACLR
reset_n => transactions_left_to_post[15].ACLR
reset_n => transactions_in_queue[0].ACLR
reset_n => transactions_in_queue[1].ACLR
reset_n => transactions_in_queue[2].ACLR
reset_n => transactions_in_queue[3].ACLR
reset_n => transactions_in_queue[4].ACLR
reset_n => transactions_in_queue[5].ACLR
reset_n => remaining_transactions[0].ACLR
reset_n => remaining_transactions[1].ACLR
reset_n => remaining_transactions[2].ACLR
reset_n => remaining_transactions[3].ACLR
reset_n => remaining_transactions[4].ACLR
reset_n => remaining_transactions[5].ACLR
reset_n => remaining_transactions[6].ACLR
reset_n => remaining_transactions[7].ACLR
reset_n => remaining_transactions[8].ACLR
reset_n => remaining_transactions[9].ACLR
reset_n => remaining_transactions[10].ACLR
reset_n => remaining_transactions[11].ACLR
reset_n => remaining_transactions[12].ACLR
reset_n => remaining_transactions[13].ACLR
reset_n => remaining_transactions[14].ACLR
reset_n => remaining_transactions[15].ACLR
reset_n => m_read_state[0].PRESET
reset_n => m_read_state[1].ACLR
reset_n => m_read_state[2].ACLR
reset_n => m_read_state[3].ACLR
reset_n => m_read_state[4].ACLR
reset_n => m_read_state[5].ACLR
reset_n => m_read_state[6].ACLR
reset_n => empty_value[0].ACLR
reset_n => empty_value[1].ACLR
source_stream_ready => source_stream_startofpacket.DATAB
status_token_fifo_full => ~NO_FANOUT~


|main|Proyecto:u1|Proyecto_sgdma_0:sgdma_0|Proyecto_sgdma_0_m_readfifo:the_Proyecto_sgdma_0_m_readfifo
clk => clk.IN1
reset => reset.IN1
reset_n => m_readfifo_data[0].ACLR
reset_n => m_readfifo_data[1].ACLR
reset_n => m_readfifo_data[2].ACLR
reset_n => m_readfifo_data[3].ACLR
reset_n => m_readfifo_data[4].ACLR
reset_n => m_readfifo_data[5].ACLR
reset_n => m_readfifo_data[6].ACLR
reset_n => m_readfifo_data[7].ACLR
reset_n => m_readfifo_data[8].ACLR
reset_n => m_readfifo_data[9].ACLR
reset_n => m_readfifo_data[10].ACLR
reset_n => m_readfifo_data[11].ACLR
reset_n => m_readfifo_data[12].ACLR
reset_n => m_readfifo_data[13].ACLR
reset_n => m_readfifo_data[14].ACLR
reset_n => m_readfifo_data[15].ACLR
reset_n => m_readfifo_data[16].ACLR
reset_n => m_readfifo_data[17].ACLR
reset_n => m_readfifo_data[18].ACLR
reset_n => m_readfifo_data[19].ACLR
reset_n => m_readfifo_data[20].ACLR
reset_n => m_readfifo_data[21].ACLR
reset_n => m_readfifo_data[22].ACLR
reset_n => m_readfifo_data[23].ACLR
reset_n => m_readfifo_data[24].ACLR
reset_n => m_readfifo_data[25].ACLR
reset_n => m_readfifo_data[26].ACLR
reset_n => m_readfifo_data[27].ACLR
reset_n => m_readfifo_data[28].ACLR
reset_n => m_readfifo_data[29].ACLR
reset_n => m_readfifo_data[30].ACLR
reset_n => m_readfifo_data[31].ACLR
reset_n => m_readfifo_data[32].ACLR
reset_n => m_readfifo_data[33].ACLR
reset_n => m_readfifo_data[34].ACLR
reset_n => m_readfifo_data[35].ACLR
reset_n => source_stream_valid_reg.ACLR
reset_n => delayed_m_readfifo_empty.ACLR
reset_n => m_readfifo_wrreq.ACLR
reset_n => m_readfifo_rdreq_delay.ACLR
reset_n => transmitted_eop.ACLR
reset_n => source_stream_endofpacket_hold.ACLR
reset_n => source_stream_empty_hold[0].ACLR
reset_n => source_stream_empty_hold[1].ACLR
sink_stream_data[0] => m_readfifo_data[0].DATAIN
sink_stream_data[1] => m_readfifo_data[1].DATAIN
sink_stream_data[2] => m_readfifo_data[2].DATAIN
sink_stream_data[3] => m_readfifo_data[3].DATAIN
sink_stream_data[4] => m_readfifo_data[4].DATAIN
sink_stream_data[5] => m_readfifo_data[5].DATAIN
sink_stream_data[6] => m_readfifo_data[6].DATAIN
sink_stream_data[7] => m_readfifo_data[7].DATAIN
sink_stream_data[8] => m_readfifo_data[8].DATAIN
sink_stream_data[9] => m_readfifo_data[9].DATAIN
sink_stream_data[10] => m_readfifo_data[10].DATAIN
sink_stream_data[11] => m_readfifo_data[11].DATAIN
sink_stream_data[12] => m_readfifo_data[12].DATAIN
sink_stream_data[13] => m_readfifo_data[13].DATAIN
sink_stream_data[14] => m_readfifo_data[14].DATAIN
sink_stream_data[15] => m_readfifo_data[15].DATAIN
sink_stream_data[16] => m_readfifo_data[16].DATAIN
sink_stream_data[17] => m_readfifo_data[17].DATAIN
sink_stream_data[18] => m_readfifo_data[18].DATAIN
sink_stream_data[19] => m_readfifo_data[19].DATAIN
sink_stream_data[20] => m_readfifo_data[20].DATAIN
sink_stream_data[21] => m_readfifo_data[21].DATAIN
sink_stream_data[22] => m_readfifo_data[22].DATAIN
sink_stream_data[23] => m_readfifo_data[23].DATAIN
sink_stream_data[24] => m_readfifo_data[24].DATAIN
sink_stream_data[25] => m_readfifo_data[25].DATAIN
sink_stream_data[26] => m_readfifo_data[26].DATAIN
sink_stream_data[27] => m_readfifo_data[27].DATAIN
sink_stream_data[28] => m_readfifo_data[28].DATAIN
sink_stream_data[29] => m_readfifo_data[29].DATAIN
sink_stream_data[30] => m_readfifo_data[30].DATAIN
sink_stream_data[31] => m_readfifo_data[31].DATAIN
sink_stream_empty[0] => m_readfifo_data[32].DATAIN
sink_stream_empty[1] => m_readfifo_data[33].DATAIN
sink_stream_endofpacket => m_readfifo_data[34].DATAIN
sink_stream_startofpacket => m_readfifo_data[35].DATAIN
sink_stream_valid => m_readfifo_wrreq.DATAIN
source_stream_ready => m_readfifo_rdreq.IN1
source_stream_ready => always1.IN0
source_stream_ready => transmitted_eop.IN1
source_stream_ready => source_stream_endofpacket_hold.OUTPUTSELECT
source_stream_ready => source_stream_empty_hold.OUTPUTSELECT
source_stream_ready => source_stream_empty_hold.OUTPUTSELECT
source_stream_ready => hold_condition.IN1


|main|Proyecto:u1|Proyecto_sgdma_0:sgdma_0|Proyecto_sgdma_0_m_readfifo:the_Proyecto_sgdma_0_m_readfifo|Proyecto_sgdma_0_m_readfifo_m_readfifo:the_Proyecto_sgdma_0_m_readfifo_m_readfifo
clk => clk.IN1
m_readfifo_data[0] => m_readfifo_data[0].IN1
m_readfifo_data[1] => m_readfifo_data[1].IN1
m_readfifo_data[2] => m_readfifo_data[2].IN1
m_readfifo_data[3] => m_readfifo_data[3].IN1
m_readfifo_data[4] => m_readfifo_data[4].IN1
m_readfifo_data[5] => m_readfifo_data[5].IN1
m_readfifo_data[6] => m_readfifo_data[6].IN1
m_readfifo_data[7] => m_readfifo_data[7].IN1
m_readfifo_data[8] => m_readfifo_data[8].IN1
m_readfifo_data[9] => m_readfifo_data[9].IN1
m_readfifo_data[10] => m_readfifo_data[10].IN1
m_readfifo_data[11] => m_readfifo_data[11].IN1
m_readfifo_data[12] => m_readfifo_data[12].IN1
m_readfifo_data[13] => m_readfifo_data[13].IN1
m_readfifo_data[14] => m_readfifo_data[14].IN1
m_readfifo_data[15] => m_readfifo_data[15].IN1
m_readfifo_data[16] => m_readfifo_data[16].IN1
m_readfifo_data[17] => m_readfifo_data[17].IN1
m_readfifo_data[18] => m_readfifo_data[18].IN1
m_readfifo_data[19] => m_readfifo_data[19].IN1
m_readfifo_data[20] => m_readfifo_data[20].IN1
m_readfifo_data[21] => m_readfifo_data[21].IN1
m_readfifo_data[22] => m_readfifo_data[22].IN1
m_readfifo_data[23] => m_readfifo_data[23].IN1
m_readfifo_data[24] => m_readfifo_data[24].IN1
m_readfifo_data[25] => m_readfifo_data[25].IN1
m_readfifo_data[26] => m_readfifo_data[26].IN1
m_readfifo_data[27] => m_readfifo_data[27].IN1
m_readfifo_data[28] => m_readfifo_data[28].IN1
m_readfifo_data[29] => m_readfifo_data[29].IN1
m_readfifo_data[30] => m_readfifo_data[30].IN1
m_readfifo_data[31] => m_readfifo_data[31].IN1
m_readfifo_data[32] => m_readfifo_data[32].IN1
m_readfifo_data[33] => m_readfifo_data[33].IN1
m_readfifo_data[34] => m_readfifo_data[34].IN1
m_readfifo_data[35] => m_readfifo_data[35].IN1
m_readfifo_rdreq => m_readfifo_rdreq.IN1
m_readfifo_wrreq => m_readfifo_wrreq.IN1
reset => reset.IN1


|main|Proyecto:u1|Proyecto_sgdma_0:sgdma_0|Proyecto_sgdma_0_m_readfifo:the_Proyecto_sgdma_0_m_readfifo|Proyecto_sgdma_0_m_readfifo_m_readfifo:the_Proyecto_sgdma_0_m_readfifo_m_readfifo|scfifo:Proyecto_sgdma_0_m_readfifo_m_readfifo_m_readfifo
data[0] => scfifo_3o31:auto_generated.data[0]
data[1] => scfifo_3o31:auto_generated.data[1]
data[2] => scfifo_3o31:auto_generated.data[2]
data[3] => scfifo_3o31:auto_generated.data[3]
data[4] => scfifo_3o31:auto_generated.data[4]
data[5] => scfifo_3o31:auto_generated.data[5]
data[6] => scfifo_3o31:auto_generated.data[6]
data[7] => scfifo_3o31:auto_generated.data[7]
data[8] => scfifo_3o31:auto_generated.data[8]
data[9] => scfifo_3o31:auto_generated.data[9]
data[10] => scfifo_3o31:auto_generated.data[10]
data[11] => scfifo_3o31:auto_generated.data[11]
data[12] => scfifo_3o31:auto_generated.data[12]
data[13] => scfifo_3o31:auto_generated.data[13]
data[14] => scfifo_3o31:auto_generated.data[14]
data[15] => scfifo_3o31:auto_generated.data[15]
data[16] => scfifo_3o31:auto_generated.data[16]
data[17] => scfifo_3o31:auto_generated.data[17]
data[18] => scfifo_3o31:auto_generated.data[18]
data[19] => scfifo_3o31:auto_generated.data[19]
data[20] => scfifo_3o31:auto_generated.data[20]
data[21] => scfifo_3o31:auto_generated.data[21]
data[22] => scfifo_3o31:auto_generated.data[22]
data[23] => scfifo_3o31:auto_generated.data[23]
data[24] => scfifo_3o31:auto_generated.data[24]
data[25] => scfifo_3o31:auto_generated.data[25]
data[26] => scfifo_3o31:auto_generated.data[26]
data[27] => scfifo_3o31:auto_generated.data[27]
data[28] => scfifo_3o31:auto_generated.data[28]
data[29] => scfifo_3o31:auto_generated.data[29]
data[30] => scfifo_3o31:auto_generated.data[30]
data[31] => scfifo_3o31:auto_generated.data[31]
data[32] => scfifo_3o31:auto_generated.data[32]
data[33] => scfifo_3o31:auto_generated.data[33]
data[34] => scfifo_3o31:auto_generated.data[34]
data[35] => scfifo_3o31:auto_generated.data[35]
wrreq => scfifo_3o31:auto_generated.wrreq
rdreq => scfifo_3o31:auto_generated.rdreq
clock => scfifo_3o31:auto_generated.clock
aclr => scfifo_3o31:auto_generated.aclr
sclr => ~NO_FANOUT~


|main|Proyecto:u1|Proyecto_sgdma_0:sgdma_0|Proyecto_sgdma_0_m_readfifo:the_Proyecto_sgdma_0_m_readfifo|Proyecto_sgdma_0_m_readfifo_m_readfifo:the_Proyecto_sgdma_0_m_readfifo_m_readfifo|scfifo:Proyecto_sgdma_0_m_readfifo_m_readfifo_m_readfifo|scfifo_3o31:auto_generated
aclr => a_dpfifo_au31:dpfifo.aclr
clock => a_dpfifo_au31:dpfifo.clock
data[0] => a_dpfifo_au31:dpfifo.data[0]
data[1] => a_dpfifo_au31:dpfifo.data[1]
data[2] => a_dpfifo_au31:dpfifo.data[2]
data[3] => a_dpfifo_au31:dpfifo.data[3]
data[4] => a_dpfifo_au31:dpfifo.data[4]
data[5] => a_dpfifo_au31:dpfifo.data[5]
data[6] => a_dpfifo_au31:dpfifo.data[6]
data[7] => a_dpfifo_au31:dpfifo.data[7]
data[8] => a_dpfifo_au31:dpfifo.data[8]
data[9] => a_dpfifo_au31:dpfifo.data[9]
data[10] => a_dpfifo_au31:dpfifo.data[10]
data[11] => a_dpfifo_au31:dpfifo.data[11]
data[12] => a_dpfifo_au31:dpfifo.data[12]
data[13] => a_dpfifo_au31:dpfifo.data[13]
data[14] => a_dpfifo_au31:dpfifo.data[14]
data[15] => a_dpfifo_au31:dpfifo.data[15]
data[16] => a_dpfifo_au31:dpfifo.data[16]
data[17] => a_dpfifo_au31:dpfifo.data[17]
data[18] => a_dpfifo_au31:dpfifo.data[18]
data[19] => a_dpfifo_au31:dpfifo.data[19]
data[20] => a_dpfifo_au31:dpfifo.data[20]
data[21] => a_dpfifo_au31:dpfifo.data[21]
data[22] => a_dpfifo_au31:dpfifo.data[22]
data[23] => a_dpfifo_au31:dpfifo.data[23]
data[24] => a_dpfifo_au31:dpfifo.data[24]
data[25] => a_dpfifo_au31:dpfifo.data[25]
data[26] => a_dpfifo_au31:dpfifo.data[26]
data[27] => a_dpfifo_au31:dpfifo.data[27]
data[28] => a_dpfifo_au31:dpfifo.data[28]
data[29] => a_dpfifo_au31:dpfifo.data[29]
data[30] => a_dpfifo_au31:dpfifo.data[30]
data[31] => a_dpfifo_au31:dpfifo.data[31]
data[32] => a_dpfifo_au31:dpfifo.data[32]
data[33] => a_dpfifo_au31:dpfifo.data[33]
data[34] => a_dpfifo_au31:dpfifo.data[34]
data[35] => a_dpfifo_au31:dpfifo.data[35]
rdreq => a_dpfifo_au31:dpfifo.rreq
wrreq => a_dpfifo_au31:dpfifo.wreq


|main|Proyecto:u1|Proyecto_sgdma_0:sgdma_0|Proyecto_sgdma_0_m_readfifo:the_Proyecto_sgdma_0_m_readfifo|Proyecto_sgdma_0_m_readfifo_m_readfifo:the_Proyecto_sgdma_0_m_readfifo_m_readfifo|scfifo:Proyecto_sgdma_0_m_readfifo_m_readfifo_m_readfifo|scfifo_3o31:auto_generated|a_dpfifo_au31:dpfifo
aclr => empty_dff.IN0
aclr => full_dff.IN0
aclr => low_addressa[4].IN0
aclr => rd_ptr_lsb.IN0
aclr => usedw_is_0_dff.IN0
aclr => usedw_is_1_dff.IN0
aclr => wrreq_delay.IN0
aclr => cntr_djb:rd_ptr_msb.aclr
aclr => cntr_qj7:usedw_counter.aclr
aclr => cntr_ejb:wr_ptr.aclr
clock => altsyncram_7qd1:FIFOram.clock0
clock => altsyncram_7qd1:FIFOram.clock1
clock => cntr_djb:rd_ptr_msb.clock
clock => cntr_qj7:usedw_counter.clock
clock => cntr_ejb:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => wrreq_delay.CLK
data[0] => altsyncram_7qd1:FIFOram.data_a[0]
data[1] => altsyncram_7qd1:FIFOram.data_a[1]
data[2] => altsyncram_7qd1:FIFOram.data_a[2]
data[3] => altsyncram_7qd1:FIFOram.data_a[3]
data[4] => altsyncram_7qd1:FIFOram.data_a[4]
data[5] => altsyncram_7qd1:FIFOram.data_a[5]
data[6] => altsyncram_7qd1:FIFOram.data_a[6]
data[7] => altsyncram_7qd1:FIFOram.data_a[7]
data[8] => altsyncram_7qd1:FIFOram.data_a[8]
data[9] => altsyncram_7qd1:FIFOram.data_a[9]
data[10] => altsyncram_7qd1:FIFOram.data_a[10]
data[11] => altsyncram_7qd1:FIFOram.data_a[11]
data[12] => altsyncram_7qd1:FIFOram.data_a[12]
data[13] => altsyncram_7qd1:FIFOram.data_a[13]
data[14] => altsyncram_7qd1:FIFOram.data_a[14]
data[15] => altsyncram_7qd1:FIFOram.data_a[15]
data[16] => altsyncram_7qd1:FIFOram.data_a[16]
data[17] => altsyncram_7qd1:FIFOram.data_a[17]
data[18] => altsyncram_7qd1:FIFOram.data_a[18]
data[19] => altsyncram_7qd1:FIFOram.data_a[19]
data[20] => altsyncram_7qd1:FIFOram.data_a[20]
data[21] => altsyncram_7qd1:FIFOram.data_a[21]
data[22] => altsyncram_7qd1:FIFOram.data_a[22]
data[23] => altsyncram_7qd1:FIFOram.data_a[23]
data[24] => altsyncram_7qd1:FIFOram.data_a[24]
data[25] => altsyncram_7qd1:FIFOram.data_a[25]
data[26] => altsyncram_7qd1:FIFOram.data_a[26]
data[27] => altsyncram_7qd1:FIFOram.data_a[27]
data[28] => altsyncram_7qd1:FIFOram.data_a[28]
data[29] => altsyncram_7qd1:FIFOram.data_a[29]
data[30] => altsyncram_7qd1:FIFOram.data_a[30]
data[31] => altsyncram_7qd1:FIFOram.data_a[31]
data[32] => altsyncram_7qd1:FIFOram.data_a[32]
data[33] => altsyncram_7qd1:FIFOram.data_a[33]
data[34] => altsyncram_7qd1:FIFOram.data_a[34]
data[35] => altsyncram_7qd1:FIFOram.data_a[35]
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => cntr_djb:rd_ptr_msb.sclr
sclr => cntr_qj7:usedw_counter.sclr
sclr => cntr_ejb:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
wreq => valid_wreq.IN0


|main|Proyecto:u1|Proyecto_sgdma_0:sgdma_0|Proyecto_sgdma_0_m_readfifo:the_Proyecto_sgdma_0_m_readfifo|Proyecto_sgdma_0_m_readfifo_m_readfifo:the_Proyecto_sgdma_0_m_readfifo_m_readfifo|scfifo:Proyecto_sgdma_0_m_readfifo_m_readfifo_m_readfifo|scfifo_3o31:auto_generated|a_dpfifo_au31:dpfifo|altsyncram_7qd1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[3] => ram_block1a32.PORTBADDR3
address_b[3] => ram_block1a33.PORTBADDR3
address_b[3] => ram_block1a34.PORTBADDR3
address_b[3] => ram_block1a35.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[4] => ram_block1a32.PORTBADDR4
address_b[4] => ram_block1a33.PORTBADDR4
address_b[4] => ram_block1a34.PORTBADDR4
address_b[4] => ram_block1a35.PORTBADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
clock1 => ram_block1a32.CLK1
clock1 => ram_block1a33.CLK1
clock1 => ram_block1a34.CLK1
clock1 => ram_block1a35.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
clocken1 => ram_block1a18.ENA1
clocken1 => ram_block1a19.ENA1
clocken1 => ram_block1a20.ENA1
clocken1 => ram_block1a21.ENA1
clocken1 => ram_block1a22.ENA1
clocken1 => ram_block1a23.ENA1
clocken1 => ram_block1a24.ENA1
clocken1 => ram_block1a25.ENA1
clocken1 => ram_block1a26.ENA1
clocken1 => ram_block1a27.ENA1
clocken1 => ram_block1a28.ENA1
clocken1 => ram_block1a29.ENA1
clocken1 => ram_block1a30.ENA1
clocken1 => ram_block1a31.ENA1
clocken1 => ram_block1a32.ENA1
clocken1 => ram_block1a33.ENA1
clocken1 => ram_block1a34.ENA1
clocken1 => ram_block1a35.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[32] => ram_block1a32.PORTADATAIN
data_a[33] => ram_block1a33.PORTADATAIN
data_a[34] => ram_block1a34.PORTADATAIN
data_a[35] => ram_block1a35.PORTADATAIN
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a24.ENA0
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a25.ENA0
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a26.ENA0
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a27.ENA0
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a28.ENA0
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a29.ENA0
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a30.ENA0
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a31.ENA0
wren_a => ram_block1a32.PORTAWE
wren_a => ram_block1a32.ENA0
wren_a => ram_block1a33.PORTAWE
wren_a => ram_block1a33.ENA0
wren_a => ram_block1a34.PORTAWE
wren_a => ram_block1a34.ENA0
wren_a => ram_block1a35.PORTAWE
wren_a => ram_block1a35.ENA0


|main|Proyecto:u1|Proyecto_sgdma_0:sgdma_0|Proyecto_sgdma_0_m_readfifo:the_Proyecto_sgdma_0_m_readfifo|Proyecto_sgdma_0_m_readfifo_m_readfifo:the_Proyecto_sgdma_0_m_readfifo_m_readfifo|scfifo:Proyecto_sgdma_0_m_readfifo_m_readfifo_m_readfifo|scfifo_3o31:auto_generated|a_dpfifo_au31:dpfifo|cmpr_0o8:almost_full_comparer
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|main|Proyecto:u1|Proyecto_sgdma_0:sgdma_0|Proyecto_sgdma_0_m_readfifo:the_Proyecto_sgdma_0_m_readfifo|Proyecto_sgdma_0_m_readfifo_m_readfifo:the_Proyecto_sgdma_0_m_readfifo_m_readfifo|scfifo:Proyecto_sgdma_0_m_readfifo_m_readfifo_m_readfifo|scfifo_3o31:auto_generated|a_dpfifo_au31:dpfifo|cmpr_0o8:two_comparison
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|main|Proyecto:u1|Proyecto_sgdma_0:sgdma_0|Proyecto_sgdma_0_m_readfifo:the_Proyecto_sgdma_0_m_readfifo|Proyecto_sgdma_0_m_readfifo_m_readfifo:the_Proyecto_sgdma_0_m_readfifo_m_readfifo|scfifo:Proyecto_sgdma_0_m_readfifo_m_readfifo_m_readfifo|scfifo_3o31:auto_generated|a_dpfifo_au31:dpfifo|cntr_djb:rd_ptr_msb
aclr => counter_reg_bit2a[3].ACLR
aclr => counter_reg_bit2a[2].ACLR
aclr => counter_reg_bit2a[1].ACLR
aclr => counter_reg_bit2a[0].ACLR
clock => counter_reg_bit2a[3].CLK
clock => counter_reg_bit2a[2].CLK
clock => counter_reg_bit2a[1].CLK
clock => counter_reg_bit2a[0].CLK
cnt_en => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|main|Proyecto:u1|Proyecto_sgdma_0:sgdma_0|Proyecto_sgdma_0_m_readfifo:the_Proyecto_sgdma_0_m_readfifo|Proyecto_sgdma_0_m_readfifo_m_readfifo:the_Proyecto_sgdma_0_m_readfifo_m_readfifo|scfifo:Proyecto_sgdma_0_m_readfifo_m_readfifo_m_readfifo|scfifo_3o31:auto_generated|a_dpfifo_au31:dpfifo|cntr_qj7:usedw_counter
aclr => counter_reg_bit3a[4].ACLR
aclr => counter_reg_bit3a[3].ACLR
aclr => counter_reg_bit3a[2].ACLR
aclr => counter_reg_bit3a[1].ACLR
aclr => counter_reg_bit3a[0].ACLR
clock => counter_reg_bit3a[4].CLK
clock => counter_reg_bit3a[3].CLK
clock => counter_reg_bit3a[2].CLK
clock => counter_reg_bit3a[1].CLK
clock => counter_reg_bit3a[0].CLK
cnt_en => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB


|main|Proyecto:u1|Proyecto_sgdma_0:sgdma_0|Proyecto_sgdma_0_m_readfifo:the_Proyecto_sgdma_0_m_readfifo|Proyecto_sgdma_0_m_readfifo_m_readfifo:the_Proyecto_sgdma_0_m_readfifo_m_readfifo|scfifo:Proyecto_sgdma_0_m_readfifo_m_readfifo_m_readfifo|scfifo_3o31:auto_generated|a_dpfifo_au31:dpfifo|cntr_ejb:wr_ptr
aclr => counter_reg_bit2a[4].ACLR
aclr => counter_reg_bit2a[3].ACLR
aclr => counter_reg_bit2a[2].ACLR
aclr => counter_reg_bit2a[1].ACLR
aclr => counter_reg_bit2a[0].ACLR
clock => counter_reg_bit2a[4].CLK
clock => counter_reg_bit2a[3].CLK
clock => counter_reg_bit2a[2].CLK
clock => counter_reg_bit2a[1].CLK
clock => counter_reg_bit2a[0].CLK
cnt_en => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|main|Proyecto:u1|Proyecto_sgdma_0:sgdma_0|Proyecto_sgdma_0_command_fifo:the_Proyecto_sgdma_0_command_fifo
clk => clk.IN1
command_fifo_data[0] => command_fifo_data[0].IN1
command_fifo_data[1] => command_fifo_data[1].IN1
command_fifo_data[2] => command_fifo_data[2].IN1
command_fifo_data[3] => command_fifo_data[3].IN1
command_fifo_data[4] => command_fifo_data[4].IN1
command_fifo_data[5] => command_fifo_data[5].IN1
command_fifo_data[6] => command_fifo_data[6].IN1
command_fifo_data[7] => command_fifo_data[7].IN1
command_fifo_data[8] => command_fifo_data[8].IN1
command_fifo_data[9] => command_fifo_data[9].IN1
command_fifo_data[10] => command_fifo_data[10].IN1
command_fifo_data[11] => command_fifo_data[11].IN1
command_fifo_data[12] => command_fifo_data[12].IN1
command_fifo_data[13] => command_fifo_data[13].IN1
command_fifo_data[14] => command_fifo_data[14].IN1
command_fifo_data[15] => command_fifo_data[15].IN1
command_fifo_data[16] => command_fifo_data[16].IN1
command_fifo_data[17] => command_fifo_data[17].IN1
command_fifo_data[18] => command_fifo_data[18].IN1
command_fifo_data[19] => command_fifo_data[19].IN1
command_fifo_data[20] => command_fifo_data[20].IN1
command_fifo_data[21] => command_fifo_data[21].IN1
command_fifo_data[22] => command_fifo_data[22].IN1
command_fifo_data[23] => command_fifo_data[23].IN1
command_fifo_data[24] => command_fifo_data[24].IN1
command_fifo_data[25] => command_fifo_data[25].IN1
command_fifo_data[26] => command_fifo_data[26].IN1
command_fifo_data[27] => command_fifo_data[27].IN1
command_fifo_data[28] => command_fifo_data[28].IN1
command_fifo_data[29] => command_fifo_data[29].IN1
command_fifo_data[30] => command_fifo_data[30].IN1
command_fifo_data[31] => command_fifo_data[31].IN1
command_fifo_data[32] => command_fifo_data[32].IN1
command_fifo_data[33] => command_fifo_data[33].IN1
command_fifo_data[34] => command_fifo_data[34].IN1
command_fifo_data[35] => command_fifo_data[35].IN1
command_fifo_data[36] => command_fifo_data[36].IN1
command_fifo_data[37] => command_fifo_data[37].IN1
command_fifo_data[38] => command_fifo_data[38].IN1
command_fifo_data[39] => command_fifo_data[39].IN1
command_fifo_data[40] => command_fifo_data[40].IN1
command_fifo_data[41] => command_fifo_data[41].IN1
command_fifo_data[42] => command_fifo_data[42].IN1
command_fifo_data[43] => command_fifo_data[43].IN1
command_fifo_data[44] => command_fifo_data[44].IN1
command_fifo_data[45] => command_fifo_data[45].IN1
command_fifo_data[46] => command_fifo_data[46].IN1
command_fifo_data[47] => command_fifo_data[47].IN1
command_fifo_data[48] => command_fifo_data[48].IN1
command_fifo_data[49] => command_fifo_data[49].IN1
command_fifo_data[50] => command_fifo_data[50].IN1
command_fifo_data[51] => command_fifo_data[51].IN1
command_fifo_data[52] => command_fifo_data[52].IN1
command_fifo_data[53] => command_fifo_data[53].IN1
command_fifo_data[54] => command_fifo_data[54].IN1
command_fifo_data[55] => command_fifo_data[55].IN1
command_fifo_data[56] => command_fifo_data[56].IN1
command_fifo_data[57] => command_fifo_data[57].IN1
command_fifo_data[58] => command_fifo_data[58].IN1
command_fifo_data[59] => command_fifo_data[59].IN1
command_fifo_data[60] => command_fifo_data[60].IN1
command_fifo_data[61] => command_fifo_data[61].IN1
command_fifo_data[62] => command_fifo_data[62].IN1
command_fifo_data[63] => command_fifo_data[63].IN1
command_fifo_data[64] => command_fifo_data[64].IN1
command_fifo_data[65] => command_fifo_data[65].IN1
command_fifo_data[66] => command_fifo_data[66].IN1
command_fifo_data[67] => command_fifo_data[67].IN1
command_fifo_data[68] => command_fifo_data[68].IN1
command_fifo_data[69] => command_fifo_data[69].IN1
command_fifo_data[70] => command_fifo_data[70].IN1
command_fifo_data[71] => command_fifo_data[71].IN1
command_fifo_data[72] => command_fifo_data[72].IN1
command_fifo_data[73] => command_fifo_data[73].IN1
command_fifo_data[74] => command_fifo_data[74].IN1
command_fifo_data[75] => command_fifo_data[75].IN1
command_fifo_data[76] => command_fifo_data[76].IN1
command_fifo_data[77] => command_fifo_data[77].IN1
command_fifo_data[78] => command_fifo_data[78].IN1
command_fifo_data[79] => command_fifo_data[79].IN1
command_fifo_data[80] => command_fifo_data[80].IN1
command_fifo_data[81] => command_fifo_data[81].IN1
command_fifo_data[82] => command_fifo_data[82].IN1
command_fifo_data[83] => command_fifo_data[83].IN1
command_fifo_data[84] => command_fifo_data[84].IN1
command_fifo_data[85] => command_fifo_data[85].IN1
command_fifo_data[86] => command_fifo_data[86].IN1
command_fifo_data[87] => command_fifo_data[87].IN1
command_fifo_data[88] => command_fifo_data[88].IN1
command_fifo_data[89] => command_fifo_data[89].IN1
command_fifo_data[90] => command_fifo_data[90].IN1
command_fifo_data[91] => command_fifo_data[91].IN1
command_fifo_data[92] => command_fifo_data[92].IN1
command_fifo_data[93] => command_fifo_data[93].IN1
command_fifo_data[94] => command_fifo_data[94].IN1
command_fifo_data[95] => command_fifo_data[95].IN1
command_fifo_data[96] => command_fifo_data[96].IN1
command_fifo_data[97] => command_fifo_data[97].IN1
command_fifo_data[98] => command_fifo_data[98].IN1
command_fifo_data[99] => command_fifo_data[99].IN1
command_fifo_data[100] => command_fifo_data[100].IN1
command_fifo_data[101] => command_fifo_data[101].IN1
command_fifo_data[102] => command_fifo_data[102].IN1
command_fifo_data[103] => command_fifo_data[103].IN1
command_fifo_rdreq => command_fifo_rdreq.IN1
command_fifo_wrreq => command_fifo_wrreq.IN1
reset => reset.IN1


|main|Proyecto:u1|Proyecto_sgdma_0:sgdma_0|Proyecto_sgdma_0_command_fifo:the_Proyecto_sgdma_0_command_fifo|scfifo:Proyecto_sgdma_0_command_fifo_command_fifo
data[0] => scfifo_g531:auto_generated.data[0]
data[1] => scfifo_g531:auto_generated.data[1]
data[2] => scfifo_g531:auto_generated.data[2]
data[3] => scfifo_g531:auto_generated.data[3]
data[4] => scfifo_g531:auto_generated.data[4]
data[5] => scfifo_g531:auto_generated.data[5]
data[6] => scfifo_g531:auto_generated.data[6]
data[7] => scfifo_g531:auto_generated.data[7]
data[8] => scfifo_g531:auto_generated.data[8]
data[9] => scfifo_g531:auto_generated.data[9]
data[10] => scfifo_g531:auto_generated.data[10]
data[11] => scfifo_g531:auto_generated.data[11]
data[12] => scfifo_g531:auto_generated.data[12]
data[13] => scfifo_g531:auto_generated.data[13]
data[14] => scfifo_g531:auto_generated.data[14]
data[15] => scfifo_g531:auto_generated.data[15]
data[16] => scfifo_g531:auto_generated.data[16]
data[17] => scfifo_g531:auto_generated.data[17]
data[18] => scfifo_g531:auto_generated.data[18]
data[19] => scfifo_g531:auto_generated.data[19]
data[20] => scfifo_g531:auto_generated.data[20]
data[21] => scfifo_g531:auto_generated.data[21]
data[22] => scfifo_g531:auto_generated.data[22]
data[23] => scfifo_g531:auto_generated.data[23]
data[24] => scfifo_g531:auto_generated.data[24]
data[25] => scfifo_g531:auto_generated.data[25]
data[26] => scfifo_g531:auto_generated.data[26]
data[27] => scfifo_g531:auto_generated.data[27]
data[28] => scfifo_g531:auto_generated.data[28]
data[29] => scfifo_g531:auto_generated.data[29]
data[30] => scfifo_g531:auto_generated.data[30]
data[31] => scfifo_g531:auto_generated.data[31]
data[32] => scfifo_g531:auto_generated.data[32]
data[33] => scfifo_g531:auto_generated.data[33]
data[34] => scfifo_g531:auto_generated.data[34]
data[35] => scfifo_g531:auto_generated.data[35]
data[36] => scfifo_g531:auto_generated.data[36]
data[37] => scfifo_g531:auto_generated.data[37]
data[38] => scfifo_g531:auto_generated.data[38]
data[39] => scfifo_g531:auto_generated.data[39]
data[40] => scfifo_g531:auto_generated.data[40]
data[41] => scfifo_g531:auto_generated.data[41]
data[42] => scfifo_g531:auto_generated.data[42]
data[43] => scfifo_g531:auto_generated.data[43]
data[44] => scfifo_g531:auto_generated.data[44]
data[45] => scfifo_g531:auto_generated.data[45]
data[46] => scfifo_g531:auto_generated.data[46]
data[47] => scfifo_g531:auto_generated.data[47]
data[48] => scfifo_g531:auto_generated.data[48]
data[49] => scfifo_g531:auto_generated.data[49]
data[50] => scfifo_g531:auto_generated.data[50]
data[51] => scfifo_g531:auto_generated.data[51]
data[52] => scfifo_g531:auto_generated.data[52]
data[53] => scfifo_g531:auto_generated.data[53]
data[54] => scfifo_g531:auto_generated.data[54]
data[55] => scfifo_g531:auto_generated.data[55]
data[56] => scfifo_g531:auto_generated.data[56]
data[57] => scfifo_g531:auto_generated.data[57]
data[58] => scfifo_g531:auto_generated.data[58]
data[59] => scfifo_g531:auto_generated.data[59]
data[60] => scfifo_g531:auto_generated.data[60]
data[61] => scfifo_g531:auto_generated.data[61]
data[62] => scfifo_g531:auto_generated.data[62]
data[63] => scfifo_g531:auto_generated.data[63]
data[64] => scfifo_g531:auto_generated.data[64]
data[65] => scfifo_g531:auto_generated.data[65]
data[66] => scfifo_g531:auto_generated.data[66]
data[67] => scfifo_g531:auto_generated.data[67]
data[68] => scfifo_g531:auto_generated.data[68]
data[69] => scfifo_g531:auto_generated.data[69]
data[70] => scfifo_g531:auto_generated.data[70]
data[71] => scfifo_g531:auto_generated.data[71]
data[72] => scfifo_g531:auto_generated.data[72]
data[73] => scfifo_g531:auto_generated.data[73]
data[74] => scfifo_g531:auto_generated.data[74]
data[75] => scfifo_g531:auto_generated.data[75]
data[76] => scfifo_g531:auto_generated.data[76]
data[77] => scfifo_g531:auto_generated.data[77]
data[78] => scfifo_g531:auto_generated.data[78]
data[79] => scfifo_g531:auto_generated.data[79]
data[80] => scfifo_g531:auto_generated.data[80]
data[81] => scfifo_g531:auto_generated.data[81]
data[82] => scfifo_g531:auto_generated.data[82]
data[83] => scfifo_g531:auto_generated.data[83]
data[84] => scfifo_g531:auto_generated.data[84]
data[85] => scfifo_g531:auto_generated.data[85]
data[86] => scfifo_g531:auto_generated.data[86]
data[87] => scfifo_g531:auto_generated.data[87]
data[88] => scfifo_g531:auto_generated.data[88]
data[89] => scfifo_g531:auto_generated.data[89]
data[90] => scfifo_g531:auto_generated.data[90]
data[91] => scfifo_g531:auto_generated.data[91]
data[92] => scfifo_g531:auto_generated.data[92]
data[93] => scfifo_g531:auto_generated.data[93]
data[94] => scfifo_g531:auto_generated.data[94]
data[95] => scfifo_g531:auto_generated.data[95]
data[96] => scfifo_g531:auto_generated.data[96]
data[97] => scfifo_g531:auto_generated.data[97]
data[98] => scfifo_g531:auto_generated.data[98]
data[99] => scfifo_g531:auto_generated.data[99]
data[100] => scfifo_g531:auto_generated.data[100]
data[101] => scfifo_g531:auto_generated.data[101]
data[102] => scfifo_g531:auto_generated.data[102]
data[103] => scfifo_g531:auto_generated.data[103]
wrreq => scfifo_g531:auto_generated.wrreq
rdreq => scfifo_g531:auto_generated.rdreq
clock => scfifo_g531:auto_generated.clock
aclr => scfifo_g531:auto_generated.aclr
sclr => ~NO_FANOUT~


|main|Proyecto:u1|Proyecto_sgdma_0:sgdma_0|Proyecto_sgdma_0_command_fifo:the_Proyecto_sgdma_0_command_fifo|scfifo:Proyecto_sgdma_0_command_fifo_command_fifo|scfifo_g531:auto_generated
aclr => a_dpfifo_nb31:dpfifo.aclr
clock => a_dpfifo_nb31:dpfifo.clock
data[0] => a_dpfifo_nb31:dpfifo.data[0]
data[1] => a_dpfifo_nb31:dpfifo.data[1]
data[2] => a_dpfifo_nb31:dpfifo.data[2]
data[3] => a_dpfifo_nb31:dpfifo.data[3]
data[4] => a_dpfifo_nb31:dpfifo.data[4]
data[5] => a_dpfifo_nb31:dpfifo.data[5]
data[6] => a_dpfifo_nb31:dpfifo.data[6]
data[7] => a_dpfifo_nb31:dpfifo.data[7]
data[8] => a_dpfifo_nb31:dpfifo.data[8]
data[9] => a_dpfifo_nb31:dpfifo.data[9]
data[10] => a_dpfifo_nb31:dpfifo.data[10]
data[11] => a_dpfifo_nb31:dpfifo.data[11]
data[12] => a_dpfifo_nb31:dpfifo.data[12]
data[13] => a_dpfifo_nb31:dpfifo.data[13]
data[14] => a_dpfifo_nb31:dpfifo.data[14]
data[15] => a_dpfifo_nb31:dpfifo.data[15]
data[16] => a_dpfifo_nb31:dpfifo.data[16]
data[17] => a_dpfifo_nb31:dpfifo.data[17]
data[18] => a_dpfifo_nb31:dpfifo.data[18]
data[19] => a_dpfifo_nb31:dpfifo.data[19]
data[20] => a_dpfifo_nb31:dpfifo.data[20]
data[21] => a_dpfifo_nb31:dpfifo.data[21]
data[22] => a_dpfifo_nb31:dpfifo.data[22]
data[23] => a_dpfifo_nb31:dpfifo.data[23]
data[24] => a_dpfifo_nb31:dpfifo.data[24]
data[25] => a_dpfifo_nb31:dpfifo.data[25]
data[26] => a_dpfifo_nb31:dpfifo.data[26]
data[27] => a_dpfifo_nb31:dpfifo.data[27]
data[28] => a_dpfifo_nb31:dpfifo.data[28]
data[29] => a_dpfifo_nb31:dpfifo.data[29]
data[30] => a_dpfifo_nb31:dpfifo.data[30]
data[31] => a_dpfifo_nb31:dpfifo.data[31]
data[32] => a_dpfifo_nb31:dpfifo.data[32]
data[33] => a_dpfifo_nb31:dpfifo.data[33]
data[34] => a_dpfifo_nb31:dpfifo.data[34]
data[35] => a_dpfifo_nb31:dpfifo.data[35]
data[36] => a_dpfifo_nb31:dpfifo.data[36]
data[37] => a_dpfifo_nb31:dpfifo.data[37]
data[38] => a_dpfifo_nb31:dpfifo.data[38]
data[39] => a_dpfifo_nb31:dpfifo.data[39]
data[40] => a_dpfifo_nb31:dpfifo.data[40]
data[41] => a_dpfifo_nb31:dpfifo.data[41]
data[42] => a_dpfifo_nb31:dpfifo.data[42]
data[43] => a_dpfifo_nb31:dpfifo.data[43]
data[44] => a_dpfifo_nb31:dpfifo.data[44]
data[45] => a_dpfifo_nb31:dpfifo.data[45]
data[46] => a_dpfifo_nb31:dpfifo.data[46]
data[47] => a_dpfifo_nb31:dpfifo.data[47]
data[48] => a_dpfifo_nb31:dpfifo.data[48]
data[49] => a_dpfifo_nb31:dpfifo.data[49]
data[50] => a_dpfifo_nb31:dpfifo.data[50]
data[51] => a_dpfifo_nb31:dpfifo.data[51]
data[52] => a_dpfifo_nb31:dpfifo.data[52]
data[53] => a_dpfifo_nb31:dpfifo.data[53]
data[54] => a_dpfifo_nb31:dpfifo.data[54]
data[55] => a_dpfifo_nb31:dpfifo.data[55]
data[56] => a_dpfifo_nb31:dpfifo.data[56]
data[57] => a_dpfifo_nb31:dpfifo.data[57]
data[58] => a_dpfifo_nb31:dpfifo.data[58]
data[59] => a_dpfifo_nb31:dpfifo.data[59]
data[60] => a_dpfifo_nb31:dpfifo.data[60]
data[61] => a_dpfifo_nb31:dpfifo.data[61]
data[62] => a_dpfifo_nb31:dpfifo.data[62]
data[63] => a_dpfifo_nb31:dpfifo.data[63]
data[64] => a_dpfifo_nb31:dpfifo.data[64]
data[65] => a_dpfifo_nb31:dpfifo.data[65]
data[66] => a_dpfifo_nb31:dpfifo.data[66]
data[67] => a_dpfifo_nb31:dpfifo.data[67]
data[68] => a_dpfifo_nb31:dpfifo.data[68]
data[69] => a_dpfifo_nb31:dpfifo.data[69]
data[70] => a_dpfifo_nb31:dpfifo.data[70]
data[71] => a_dpfifo_nb31:dpfifo.data[71]
data[72] => a_dpfifo_nb31:dpfifo.data[72]
data[73] => a_dpfifo_nb31:dpfifo.data[73]
data[74] => a_dpfifo_nb31:dpfifo.data[74]
data[75] => a_dpfifo_nb31:dpfifo.data[75]
data[76] => a_dpfifo_nb31:dpfifo.data[76]
data[77] => a_dpfifo_nb31:dpfifo.data[77]
data[78] => a_dpfifo_nb31:dpfifo.data[78]
data[79] => a_dpfifo_nb31:dpfifo.data[79]
data[80] => a_dpfifo_nb31:dpfifo.data[80]
data[81] => a_dpfifo_nb31:dpfifo.data[81]
data[82] => a_dpfifo_nb31:dpfifo.data[82]
data[83] => a_dpfifo_nb31:dpfifo.data[83]
data[84] => a_dpfifo_nb31:dpfifo.data[84]
data[85] => a_dpfifo_nb31:dpfifo.data[85]
data[86] => a_dpfifo_nb31:dpfifo.data[86]
data[87] => a_dpfifo_nb31:dpfifo.data[87]
data[88] => a_dpfifo_nb31:dpfifo.data[88]
data[89] => a_dpfifo_nb31:dpfifo.data[89]
data[90] => a_dpfifo_nb31:dpfifo.data[90]
data[91] => a_dpfifo_nb31:dpfifo.data[91]
data[92] => a_dpfifo_nb31:dpfifo.data[92]
data[93] => a_dpfifo_nb31:dpfifo.data[93]
data[94] => a_dpfifo_nb31:dpfifo.data[94]
data[95] => a_dpfifo_nb31:dpfifo.data[95]
data[96] => a_dpfifo_nb31:dpfifo.data[96]
data[97] => a_dpfifo_nb31:dpfifo.data[97]
data[98] => a_dpfifo_nb31:dpfifo.data[98]
data[99] => a_dpfifo_nb31:dpfifo.data[99]
data[100] => a_dpfifo_nb31:dpfifo.data[100]
data[101] => a_dpfifo_nb31:dpfifo.data[101]
data[102] => a_dpfifo_nb31:dpfifo.data[102]
data[103] => a_dpfifo_nb31:dpfifo.data[103]
rdreq => a_dpfifo_nb31:dpfifo.rreq
wrreq => a_dpfifo_nb31:dpfifo.wreq


|main|Proyecto:u1|Proyecto_sgdma_0:sgdma_0|Proyecto_sgdma_0_command_fifo:the_Proyecto_sgdma_0_command_fifo|scfifo:Proyecto_sgdma_0_command_fifo_command_fifo|scfifo_g531:auto_generated|a_dpfifo_nb31:dpfifo
aclr => empty_dff.IN0
aclr => full_dff.IN0
aclr => low_addressa[0].IN0
aclr => rd_ptr_lsb.IN0
aclr => usedw_is_0_dff.IN0
aclr => usedw_is_1_dff.IN0
aclr => wrreq_delay.IN0
aclr => cntr_mj7:usedw_counter.aclr
aclr => cntr_ajb:wr_ptr.aclr
clock => altsyncram_hpd1:FIFOram.clock0
clock => altsyncram_hpd1:FIFOram.clock1
clock => cntr_mj7:usedw_counter.clock
clock => cntr_ajb:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => wrreq_delay.CLK
data[0] => altsyncram_hpd1:FIFOram.data_a[0]
data[1] => altsyncram_hpd1:FIFOram.data_a[1]
data[2] => altsyncram_hpd1:FIFOram.data_a[2]
data[3] => altsyncram_hpd1:FIFOram.data_a[3]
data[4] => altsyncram_hpd1:FIFOram.data_a[4]
data[5] => altsyncram_hpd1:FIFOram.data_a[5]
data[6] => altsyncram_hpd1:FIFOram.data_a[6]
data[7] => altsyncram_hpd1:FIFOram.data_a[7]
data[8] => altsyncram_hpd1:FIFOram.data_a[8]
data[9] => altsyncram_hpd1:FIFOram.data_a[9]
data[10] => altsyncram_hpd1:FIFOram.data_a[10]
data[11] => altsyncram_hpd1:FIFOram.data_a[11]
data[12] => altsyncram_hpd1:FIFOram.data_a[12]
data[13] => altsyncram_hpd1:FIFOram.data_a[13]
data[14] => altsyncram_hpd1:FIFOram.data_a[14]
data[15] => altsyncram_hpd1:FIFOram.data_a[15]
data[16] => altsyncram_hpd1:FIFOram.data_a[16]
data[17] => altsyncram_hpd1:FIFOram.data_a[17]
data[18] => altsyncram_hpd1:FIFOram.data_a[18]
data[19] => altsyncram_hpd1:FIFOram.data_a[19]
data[20] => altsyncram_hpd1:FIFOram.data_a[20]
data[21] => altsyncram_hpd1:FIFOram.data_a[21]
data[22] => altsyncram_hpd1:FIFOram.data_a[22]
data[23] => altsyncram_hpd1:FIFOram.data_a[23]
data[24] => altsyncram_hpd1:FIFOram.data_a[24]
data[25] => altsyncram_hpd1:FIFOram.data_a[25]
data[26] => altsyncram_hpd1:FIFOram.data_a[26]
data[27] => altsyncram_hpd1:FIFOram.data_a[27]
data[28] => altsyncram_hpd1:FIFOram.data_a[28]
data[29] => altsyncram_hpd1:FIFOram.data_a[29]
data[30] => altsyncram_hpd1:FIFOram.data_a[30]
data[31] => altsyncram_hpd1:FIFOram.data_a[31]
data[32] => altsyncram_hpd1:FIFOram.data_a[32]
data[33] => altsyncram_hpd1:FIFOram.data_a[33]
data[34] => altsyncram_hpd1:FIFOram.data_a[34]
data[35] => altsyncram_hpd1:FIFOram.data_a[35]
data[36] => altsyncram_hpd1:FIFOram.data_a[36]
data[37] => altsyncram_hpd1:FIFOram.data_a[37]
data[38] => altsyncram_hpd1:FIFOram.data_a[38]
data[39] => altsyncram_hpd1:FIFOram.data_a[39]
data[40] => altsyncram_hpd1:FIFOram.data_a[40]
data[41] => altsyncram_hpd1:FIFOram.data_a[41]
data[42] => altsyncram_hpd1:FIFOram.data_a[42]
data[43] => altsyncram_hpd1:FIFOram.data_a[43]
data[44] => altsyncram_hpd1:FIFOram.data_a[44]
data[45] => altsyncram_hpd1:FIFOram.data_a[45]
data[46] => altsyncram_hpd1:FIFOram.data_a[46]
data[47] => altsyncram_hpd1:FIFOram.data_a[47]
data[48] => altsyncram_hpd1:FIFOram.data_a[48]
data[49] => altsyncram_hpd1:FIFOram.data_a[49]
data[50] => altsyncram_hpd1:FIFOram.data_a[50]
data[51] => altsyncram_hpd1:FIFOram.data_a[51]
data[52] => altsyncram_hpd1:FIFOram.data_a[52]
data[53] => altsyncram_hpd1:FIFOram.data_a[53]
data[54] => altsyncram_hpd1:FIFOram.data_a[54]
data[55] => altsyncram_hpd1:FIFOram.data_a[55]
data[56] => altsyncram_hpd1:FIFOram.data_a[56]
data[57] => altsyncram_hpd1:FIFOram.data_a[57]
data[58] => altsyncram_hpd1:FIFOram.data_a[58]
data[59] => altsyncram_hpd1:FIFOram.data_a[59]
data[60] => altsyncram_hpd1:FIFOram.data_a[60]
data[61] => altsyncram_hpd1:FIFOram.data_a[61]
data[62] => altsyncram_hpd1:FIFOram.data_a[62]
data[63] => altsyncram_hpd1:FIFOram.data_a[63]
data[64] => altsyncram_hpd1:FIFOram.data_a[64]
data[65] => altsyncram_hpd1:FIFOram.data_a[65]
data[66] => altsyncram_hpd1:FIFOram.data_a[66]
data[67] => altsyncram_hpd1:FIFOram.data_a[67]
data[68] => altsyncram_hpd1:FIFOram.data_a[68]
data[69] => altsyncram_hpd1:FIFOram.data_a[69]
data[70] => altsyncram_hpd1:FIFOram.data_a[70]
data[71] => altsyncram_hpd1:FIFOram.data_a[71]
data[72] => altsyncram_hpd1:FIFOram.data_a[72]
data[73] => altsyncram_hpd1:FIFOram.data_a[73]
data[74] => altsyncram_hpd1:FIFOram.data_a[74]
data[75] => altsyncram_hpd1:FIFOram.data_a[75]
data[76] => altsyncram_hpd1:FIFOram.data_a[76]
data[77] => altsyncram_hpd1:FIFOram.data_a[77]
data[78] => altsyncram_hpd1:FIFOram.data_a[78]
data[79] => altsyncram_hpd1:FIFOram.data_a[79]
data[80] => altsyncram_hpd1:FIFOram.data_a[80]
data[81] => altsyncram_hpd1:FIFOram.data_a[81]
data[82] => altsyncram_hpd1:FIFOram.data_a[82]
data[83] => altsyncram_hpd1:FIFOram.data_a[83]
data[84] => altsyncram_hpd1:FIFOram.data_a[84]
data[85] => altsyncram_hpd1:FIFOram.data_a[85]
data[86] => altsyncram_hpd1:FIFOram.data_a[86]
data[87] => altsyncram_hpd1:FIFOram.data_a[87]
data[88] => altsyncram_hpd1:FIFOram.data_a[88]
data[89] => altsyncram_hpd1:FIFOram.data_a[89]
data[90] => altsyncram_hpd1:FIFOram.data_a[90]
data[91] => altsyncram_hpd1:FIFOram.data_a[91]
data[92] => altsyncram_hpd1:FIFOram.data_a[92]
data[93] => altsyncram_hpd1:FIFOram.data_a[93]
data[94] => altsyncram_hpd1:FIFOram.data_a[94]
data[95] => altsyncram_hpd1:FIFOram.data_a[95]
data[96] => altsyncram_hpd1:FIFOram.data_a[96]
data[97] => altsyncram_hpd1:FIFOram.data_a[97]
data[98] => altsyncram_hpd1:FIFOram.data_a[98]
data[99] => altsyncram_hpd1:FIFOram.data_a[99]
data[100] => altsyncram_hpd1:FIFOram.data_a[100]
data[101] => altsyncram_hpd1:FIFOram.data_a[101]
data[102] => altsyncram_hpd1:FIFOram.data_a[102]
data[103] => altsyncram_hpd1:FIFOram.data_a[103]
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => cntr_mj7:usedw_counter.sclr
sclr => cntr_ajb:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
wreq => valid_wreq.IN0


|main|Proyecto:u1|Proyecto_sgdma_0:sgdma_0|Proyecto_sgdma_0_command_fifo:the_Proyecto_sgdma_0_command_fifo|scfifo:Proyecto_sgdma_0_command_fifo_command_fifo|scfifo_g531:auto_generated|a_dpfifo_nb31:dpfifo|altsyncram_hpd1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[0] => ram_block1a40.PORTAADDR
address_a[0] => ram_block1a41.PORTAADDR
address_a[0] => ram_block1a42.PORTAADDR
address_a[0] => ram_block1a43.PORTAADDR
address_a[0] => ram_block1a44.PORTAADDR
address_a[0] => ram_block1a45.PORTAADDR
address_a[0] => ram_block1a46.PORTAADDR
address_a[0] => ram_block1a47.PORTAADDR
address_a[0] => ram_block1a48.PORTAADDR
address_a[0] => ram_block1a49.PORTAADDR
address_a[0] => ram_block1a50.PORTAADDR
address_a[0] => ram_block1a51.PORTAADDR
address_a[0] => ram_block1a52.PORTAADDR
address_a[0] => ram_block1a53.PORTAADDR
address_a[0] => ram_block1a54.PORTAADDR
address_a[0] => ram_block1a55.PORTAADDR
address_a[0] => ram_block1a56.PORTAADDR
address_a[0] => ram_block1a57.PORTAADDR
address_a[0] => ram_block1a58.PORTAADDR
address_a[0] => ram_block1a59.PORTAADDR
address_a[0] => ram_block1a60.PORTAADDR
address_a[0] => ram_block1a61.PORTAADDR
address_a[0] => ram_block1a62.PORTAADDR
address_a[0] => ram_block1a63.PORTAADDR
address_a[0] => ram_block1a64.PORTAADDR
address_a[0] => ram_block1a65.PORTAADDR
address_a[0] => ram_block1a66.PORTAADDR
address_a[0] => ram_block1a67.PORTAADDR
address_a[0] => ram_block1a68.PORTAADDR
address_a[0] => ram_block1a69.PORTAADDR
address_a[0] => ram_block1a70.PORTAADDR
address_a[0] => ram_block1a71.PORTAADDR
address_a[0] => ram_block1a72.PORTAADDR
address_a[0] => ram_block1a73.PORTAADDR
address_a[0] => ram_block1a74.PORTAADDR
address_a[0] => ram_block1a75.PORTAADDR
address_a[0] => ram_block1a76.PORTAADDR
address_a[0] => ram_block1a77.PORTAADDR
address_a[0] => ram_block1a78.PORTAADDR
address_a[0] => ram_block1a79.PORTAADDR
address_a[0] => ram_block1a80.PORTAADDR
address_a[0] => ram_block1a81.PORTAADDR
address_a[0] => ram_block1a82.PORTAADDR
address_a[0] => ram_block1a83.PORTAADDR
address_a[0] => ram_block1a84.PORTAADDR
address_a[0] => ram_block1a85.PORTAADDR
address_a[0] => ram_block1a86.PORTAADDR
address_a[0] => ram_block1a87.PORTAADDR
address_a[0] => ram_block1a88.PORTAADDR
address_a[0] => ram_block1a89.PORTAADDR
address_a[0] => ram_block1a90.PORTAADDR
address_a[0] => ram_block1a91.PORTAADDR
address_a[0] => ram_block1a92.PORTAADDR
address_a[0] => ram_block1a93.PORTAADDR
address_a[0] => ram_block1a94.PORTAADDR
address_a[0] => ram_block1a95.PORTAADDR
address_a[0] => ram_block1a96.PORTAADDR
address_a[0] => ram_block1a97.PORTAADDR
address_a[0] => ram_block1a98.PORTAADDR
address_a[0] => ram_block1a99.PORTAADDR
address_a[0] => ram_block1a100.PORTAADDR
address_a[0] => ram_block1a101.PORTAADDR
address_a[0] => ram_block1a102.PORTAADDR
address_a[0] => ram_block1a103.PORTAADDR
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[0] => ram_block1a36.PORTBADDR
address_b[0] => ram_block1a37.PORTBADDR
address_b[0] => ram_block1a38.PORTBADDR
address_b[0] => ram_block1a39.PORTBADDR
address_b[0] => ram_block1a40.PORTBADDR
address_b[0] => ram_block1a41.PORTBADDR
address_b[0] => ram_block1a42.PORTBADDR
address_b[0] => ram_block1a43.PORTBADDR
address_b[0] => ram_block1a44.PORTBADDR
address_b[0] => ram_block1a45.PORTBADDR
address_b[0] => ram_block1a46.PORTBADDR
address_b[0] => ram_block1a47.PORTBADDR
address_b[0] => ram_block1a48.PORTBADDR
address_b[0] => ram_block1a49.PORTBADDR
address_b[0] => ram_block1a50.PORTBADDR
address_b[0] => ram_block1a51.PORTBADDR
address_b[0] => ram_block1a52.PORTBADDR
address_b[0] => ram_block1a53.PORTBADDR
address_b[0] => ram_block1a54.PORTBADDR
address_b[0] => ram_block1a55.PORTBADDR
address_b[0] => ram_block1a56.PORTBADDR
address_b[0] => ram_block1a57.PORTBADDR
address_b[0] => ram_block1a58.PORTBADDR
address_b[0] => ram_block1a59.PORTBADDR
address_b[0] => ram_block1a60.PORTBADDR
address_b[0] => ram_block1a61.PORTBADDR
address_b[0] => ram_block1a62.PORTBADDR
address_b[0] => ram_block1a63.PORTBADDR
address_b[0] => ram_block1a64.PORTBADDR
address_b[0] => ram_block1a65.PORTBADDR
address_b[0] => ram_block1a66.PORTBADDR
address_b[0] => ram_block1a67.PORTBADDR
address_b[0] => ram_block1a68.PORTBADDR
address_b[0] => ram_block1a69.PORTBADDR
address_b[0] => ram_block1a70.PORTBADDR
address_b[0] => ram_block1a71.PORTBADDR
address_b[0] => ram_block1a72.PORTBADDR
address_b[0] => ram_block1a73.PORTBADDR
address_b[0] => ram_block1a74.PORTBADDR
address_b[0] => ram_block1a75.PORTBADDR
address_b[0] => ram_block1a76.PORTBADDR
address_b[0] => ram_block1a77.PORTBADDR
address_b[0] => ram_block1a78.PORTBADDR
address_b[0] => ram_block1a79.PORTBADDR
address_b[0] => ram_block1a80.PORTBADDR
address_b[0] => ram_block1a81.PORTBADDR
address_b[0] => ram_block1a82.PORTBADDR
address_b[0] => ram_block1a83.PORTBADDR
address_b[0] => ram_block1a84.PORTBADDR
address_b[0] => ram_block1a85.PORTBADDR
address_b[0] => ram_block1a86.PORTBADDR
address_b[0] => ram_block1a87.PORTBADDR
address_b[0] => ram_block1a88.PORTBADDR
address_b[0] => ram_block1a89.PORTBADDR
address_b[0] => ram_block1a90.PORTBADDR
address_b[0] => ram_block1a91.PORTBADDR
address_b[0] => ram_block1a92.PORTBADDR
address_b[0] => ram_block1a93.PORTBADDR
address_b[0] => ram_block1a94.PORTBADDR
address_b[0] => ram_block1a95.PORTBADDR
address_b[0] => ram_block1a96.PORTBADDR
address_b[0] => ram_block1a97.PORTBADDR
address_b[0] => ram_block1a98.PORTBADDR
address_b[0] => ram_block1a99.PORTBADDR
address_b[0] => ram_block1a100.PORTBADDR
address_b[0] => ram_block1a101.PORTBADDR
address_b[0] => ram_block1a102.PORTBADDR
address_b[0] => ram_block1a103.PORTBADDR
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a40.CLK0
clock0 => ram_block1a41.CLK0
clock0 => ram_block1a42.CLK0
clock0 => ram_block1a43.CLK0
clock0 => ram_block1a44.CLK0
clock0 => ram_block1a45.CLK0
clock0 => ram_block1a46.CLK0
clock0 => ram_block1a47.CLK0
clock0 => ram_block1a48.CLK0
clock0 => ram_block1a49.CLK0
clock0 => ram_block1a50.CLK0
clock0 => ram_block1a51.CLK0
clock0 => ram_block1a52.CLK0
clock0 => ram_block1a53.CLK0
clock0 => ram_block1a54.CLK0
clock0 => ram_block1a55.CLK0
clock0 => ram_block1a56.CLK0
clock0 => ram_block1a57.CLK0
clock0 => ram_block1a58.CLK0
clock0 => ram_block1a59.CLK0
clock0 => ram_block1a60.CLK0
clock0 => ram_block1a61.CLK0
clock0 => ram_block1a62.CLK0
clock0 => ram_block1a63.CLK0
clock0 => ram_block1a64.CLK0
clock0 => ram_block1a65.CLK0
clock0 => ram_block1a66.CLK0
clock0 => ram_block1a67.CLK0
clock0 => ram_block1a68.CLK0
clock0 => ram_block1a69.CLK0
clock0 => ram_block1a70.CLK0
clock0 => ram_block1a71.CLK0
clock0 => ram_block1a72.CLK0
clock0 => ram_block1a73.CLK0
clock0 => ram_block1a74.CLK0
clock0 => ram_block1a75.CLK0
clock0 => ram_block1a76.CLK0
clock0 => ram_block1a77.CLK0
clock0 => ram_block1a78.CLK0
clock0 => ram_block1a79.CLK0
clock0 => ram_block1a80.CLK0
clock0 => ram_block1a81.CLK0
clock0 => ram_block1a82.CLK0
clock0 => ram_block1a83.CLK0
clock0 => ram_block1a84.CLK0
clock0 => ram_block1a85.CLK0
clock0 => ram_block1a86.CLK0
clock0 => ram_block1a87.CLK0
clock0 => ram_block1a88.CLK0
clock0 => ram_block1a89.CLK0
clock0 => ram_block1a90.CLK0
clock0 => ram_block1a91.CLK0
clock0 => ram_block1a92.CLK0
clock0 => ram_block1a93.CLK0
clock0 => ram_block1a94.CLK0
clock0 => ram_block1a95.CLK0
clock0 => ram_block1a96.CLK0
clock0 => ram_block1a97.CLK0
clock0 => ram_block1a98.CLK0
clock0 => ram_block1a99.CLK0
clock0 => ram_block1a100.CLK0
clock0 => ram_block1a101.CLK0
clock0 => ram_block1a102.CLK0
clock0 => ram_block1a103.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
clock1 => ram_block1a32.CLK1
clock1 => ram_block1a33.CLK1
clock1 => ram_block1a34.CLK1
clock1 => ram_block1a35.CLK1
clock1 => ram_block1a36.CLK1
clock1 => ram_block1a37.CLK1
clock1 => ram_block1a38.CLK1
clock1 => ram_block1a39.CLK1
clock1 => ram_block1a40.CLK1
clock1 => ram_block1a41.CLK1
clock1 => ram_block1a42.CLK1
clock1 => ram_block1a43.CLK1
clock1 => ram_block1a44.CLK1
clock1 => ram_block1a45.CLK1
clock1 => ram_block1a46.CLK1
clock1 => ram_block1a47.CLK1
clock1 => ram_block1a48.CLK1
clock1 => ram_block1a49.CLK1
clock1 => ram_block1a50.CLK1
clock1 => ram_block1a51.CLK1
clock1 => ram_block1a52.CLK1
clock1 => ram_block1a53.CLK1
clock1 => ram_block1a54.CLK1
clock1 => ram_block1a55.CLK1
clock1 => ram_block1a56.CLK1
clock1 => ram_block1a57.CLK1
clock1 => ram_block1a58.CLK1
clock1 => ram_block1a59.CLK1
clock1 => ram_block1a60.CLK1
clock1 => ram_block1a61.CLK1
clock1 => ram_block1a62.CLK1
clock1 => ram_block1a63.CLK1
clock1 => ram_block1a64.CLK1
clock1 => ram_block1a65.CLK1
clock1 => ram_block1a66.CLK1
clock1 => ram_block1a67.CLK1
clock1 => ram_block1a68.CLK1
clock1 => ram_block1a69.CLK1
clock1 => ram_block1a70.CLK1
clock1 => ram_block1a71.CLK1
clock1 => ram_block1a72.CLK1
clock1 => ram_block1a73.CLK1
clock1 => ram_block1a74.CLK1
clock1 => ram_block1a75.CLK1
clock1 => ram_block1a76.CLK1
clock1 => ram_block1a77.CLK1
clock1 => ram_block1a78.CLK1
clock1 => ram_block1a79.CLK1
clock1 => ram_block1a80.CLK1
clock1 => ram_block1a81.CLK1
clock1 => ram_block1a82.CLK1
clock1 => ram_block1a83.CLK1
clock1 => ram_block1a84.CLK1
clock1 => ram_block1a85.CLK1
clock1 => ram_block1a86.CLK1
clock1 => ram_block1a87.CLK1
clock1 => ram_block1a88.CLK1
clock1 => ram_block1a89.CLK1
clock1 => ram_block1a90.CLK1
clock1 => ram_block1a91.CLK1
clock1 => ram_block1a92.CLK1
clock1 => ram_block1a93.CLK1
clock1 => ram_block1a94.CLK1
clock1 => ram_block1a95.CLK1
clock1 => ram_block1a96.CLK1
clock1 => ram_block1a97.CLK1
clock1 => ram_block1a98.CLK1
clock1 => ram_block1a99.CLK1
clock1 => ram_block1a100.CLK1
clock1 => ram_block1a101.CLK1
clock1 => ram_block1a102.CLK1
clock1 => ram_block1a103.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
clocken1 => ram_block1a18.ENA1
clocken1 => ram_block1a19.ENA1
clocken1 => ram_block1a20.ENA1
clocken1 => ram_block1a21.ENA1
clocken1 => ram_block1a22.ENA1
clocken1 => ram_block1a23.ENA1
clocken1 => ram_block1a24.ENA1
clocken1 => ram_block1a25.ENA1
clocken1 => ram_block1a26.ENA1
clocken1 => ram_block1a27.ENA1
clocken1 => ram_block1a28.ENA1
clocken1 => ram_block1a29.ENA1
clocken1 => ram_block1a30.ENA1
clocken1 => ram_block1a31.ENA1
clocken1 => ram_block1a32.ENA1
clocken1 => ram_block1a33.ENA1
clocken1 => ram_block1a34.ENA1
clocken1 => ram_block1a35.ENA1
clocken1 => ram_block1a36.ENA1
clocken1 => ram_block1a37.ENA1
clocken1 => ram_block1a38.ENA1
clocken1 => ram_block1a39.ENA1
clocken1 => ram_block1a40.ENA1
clocken1 => ram_block1a41.ENA1
clocken1 => ram_block1a42.ENA1
clocken1 => ram_block1a43.ENA1
clocken1 => ram_block1a44.ENA1
clocken1 => ram_block1a45.ENA1
clocken1 => ram_block1a46.ENA1
clocken1 => ram_block1a47.ENA1
clocken1 => ram_block1a48.ENA1
clocken1 => ram_block1a49.ENA1
clocken1 => ram_block1a50.ENA1
clocken1 => ram_block1a51.ENA1
clocken1 => ram_block1a52.ENA1
clocken1 => ram_block1a53.ENA1
clocken1 => ram_block1a54.ENA1
clocken1 => ram_block1a55.ENA1
clocken1 => ram_block1a56.ENA1
clocken1 => ram_block1a57.ENA1
clocken1 => ram_block1a58.ENA1
clocken1 => ram_block1a59.ENA1
clocken1 => ram_block1a60.ENA1
clocken1 => ram_block1a61.ENA1
clocken1 => ram_block1a62.ENA1
clocken1 => ram_block1a63.ENA1
clocken1 => ram_block1a64.ENA1
clocken1 => ram_block1a65.ENA1
clocken1 => ram_block1a66.ENA1
clocken1 => ram_block1a67.ENA1
clocken1 => ram_block1a68.ENA1
clocken1 => ram_block1a69.ENA1
clocken1 => ram_block1a70.ENA1
clocken1 => ram_block1a71.ENA1
clocken1 => ram_block1a72.ENA1
clocken1 => ram_block1a73.ENA1
clocken1 => ram_block1a74.ENA1
clocken1 => ram_block1a75.ENA1
clocken1 => ram_block1a76.ENA1
clocken1 => ram_block1a77.ENA1
clocken1 => ram_block1a78.ENA1
clocken1 => ram_block1a79.ENA1
clocken1 => ram_block1a80.ENA1
clocken1 => ram_block1a81.ENA1
clocken1 => ram_block1a82.ENA1
clocken1 => ram_block1a83.ENA1
clocken1 => ram_block1a84.ENA1
clocken1 => ram_block1a85.ENA1
clocken1 => ram_block1a86.ENA1
clocken1 => ram_block1a87.ENA1
clocken1 => ram_block1a88.ENA1
clocken1 => ram_block1a89.ENA1
clocken1 => ram_block1a90.ENA1
clocken1 => ram_block1a91.ENA1
clocken1 => ram_block1a92.ENA1
clocken1 => ram_block1a93.ENA1
clocken1 => ram_block1a94.ENA1
clocken1 => ram_block1a95.ENA1
clocken1 => ram_block1a96.ENA1
clocken1 => ram_block1a97.ENA1
clocken1 => ram_block1a98.ENA1
clocken1 => ram_block1a99.ENA1
clocken1 => ram_block1a100.ENA1
clocken1 => ram_block1a101.ENA1
clocken1 => ram_block1a102.ENA1
clocken1 => ram_block1a103.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[32] => ram_block1a32.PORTADATAIN
data_a[33] => ram_block1a33.PORTADATAIN
data_a[34] => ram_block1a34.PORTADATAIN
data_a[35] => ram_block1a35.PORTADATAIN
data_a[36] => ram_block1a36.PORTADATAIN
data_a[37] => ram_block1a37.PORTADATAIN
data_a[38] => ram_block1a38.PORTADATAIN
data_a[39] => ram_block1a39.PORTADATAIN
data_a[40] => ram_block1a40.PORTADATAIN
data_a[41] => ram_block1a41.PORTADATAIN
data_a[42] => ram_block1a42.PORTADATAIN
data_a[43] => ram_block1a43.PORTADATAIN
data_a[44] => ram_block1a44.PORTADATAIN
data_a[45] => ram_block1a45.PORTADATAIN
data_a[46] => ram_block1a46.PORTADATAIN
data_a[47] => ram_block1a47.PORTADATAIN
data_a[48] => ram_block1a48.PORTADATAIN
data_a[49] => ram_block1a49.PORTADATAIN
data_a[50] => ram_block1a50.PORTADATAIN
data_a[51] => ram_block1a51.PORTADATAIN
data_a[52] => ram_block1a52.PORTADATAIN
data_a[53] => ram_block1a53.PORTADATAIN
data_a[54] => ram_block1a54.PORTADATAIN
data_a[55] => ram_block1a55.PORTADATAIN
data_a[56] => ram_block1a56.PORTADATAIN
data_a[57] => ram_block1a57.PORTADATAIN
data_a[58] => ram_block1a58.PORTADATAIN
data_a[59] => ram_block1a59.PORTADATAIN
data_a[60] => ram_block1a60.PORTADATAIN
data_a[61] => ram_block1a61.PORTADATAIN
data_a[62] => ram_block1a62.PORTADATAIN
data_a[63] => ram_block1a63.PORTADATAIN
data_a[64] => ram_block1a64.PORTADATAIN
data_a[65] => ram_block1a65.PORTADATAIN
data_a[66] => ram_block1a66.PORTADATAIN
data_a[67] => ram_block1a67.PORTADATAIN
data_a[68] => ram_block1a68.PORTADATAIN
data_a[69] => ram_block1a69.PORTADATAIN
data_a[70] => ram_block1a70.PORTADATAIN
data_a[71] => ram_block1a71.PORTADATAIN
data_a[72] => ram_block1a72.PORTADATAIN
data_a[73] => ram_block1a73.PORTADATAIN
data_a[74] => ram_block1a74.PORTADATAIN
data_a[75] => ram_block1a75.PORTADATAIN
data_a[76] => ram_block1a76.PORTADATAIN
data_a[77] => ram_block1a77.PORTADATAIN
data_a[78] => ram_block1a78.PORTADATAIN
data_a[79] => ram_block1a79.PORTADATAIN
data_a[80] => ram_block1a80.PORTADATAIN
data_a[81] => ram_block1a81.PORTADATAIN
data_a[82] => ram_block1a82.PORTADATAIN
data_a[83] => ram_block1a83.PORTADATAIN
data_a[84] => ram_block1a84.PORTADATAIN
data_a[85] => ram_block1a85.PORTADATAIN
data_a[86] => ram_block1a86.PORTADATAIN
data_a[87] => ram_block1a87.PORTADATAIN
data_a[88] => ram_block1a88.PORTADATAIN
data_a[89] => ram_block1a89.PORTADATAIN
data_a[90] => ram_block1a90.PORTADATAIN
data_a[91] => ram_block1a91.PORTADATAIN
data_a[92] => ram_block1a92.PORTADATAIN
data_a[93] => ram_block1a93.PORTADATAIN
data_a[94] => ram_block1a94.PORTADATAIN
data_a[95] => ram_block1a95.PORTADATAIN
data_a[96] => ram_block1a96.PORTADATAIN
data_a[97] => ram_block1a97.PORTADATAIN
data_a[98] => ram_block1a98.PORTADATAIN
data_a[99] => ram_block1a99.PORTADATAIN
data_a[100] => ram_block1a100.PORTADATAIN
data_a[101] => ram_block1a101.PORTADATAIN
data_a[102] => ram_block1a102.PORTADATAIN
data_a[103] => ram_block1a103.PORTADATAIN
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a24.ENA0
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a25.ENA0
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a26.ENA0
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a27.ENA0
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a28.ENA0
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a29.ENA0
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a30.ENA0
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a31.ENA0
wren_a => ram_block1a32.PORTAWE
wren_a => ram_block1a32.ENA0
wren_a => ram_block1a33.PORTAWE
wren_a => ram_block1a33.ENA0
wren_a => ram_block1a34.PORTAWE
wren_a => ram_block1a34.ENA0
wren_a => ram_block1a35.PORTAWE
wren_a => ram_block1a35.ENA0
wren_a => ram_block1a36.PORTAWE
wren_a => ram_block1a36.ENA0
wren_a => ram_block1a37.PORTAWE
wren_a => ram_block1a37.ENA0
wren_a => ram_block1a38.PORTAWE
wren_a => ram_block1a38.ENA0
wren_a => ram_block1a39.PORTAWE
wren_a => ram_block1a39.ENA0
wren_a => ram_block1a40.PORTAWE
wren_a => ram_block1a40.ENA0
wren_a => ram_block1a41.PORTAWE
wren_a => ram_block1a41.ENA0
wren_a => ram_block1a42.PORTAWE
wren_a => ram_block1a42.ENA0
wren_a => ram_block1a43.PORTAWE
wren_a => ram_block1a43.ENA0
wren_a => ram_block1a44.PORTAWE
wren_a => ram_block1a44.ENA0
wren_a => ram_block1a45.PORTAWE
wren_a => ram_block1a45.ENA0
wren_a => ram_block1a46.PORTAWE
wren_a => ram_block1a46.ENA0
wren_a => ram_block1a47.PORTAWE
wren_a => ram_block1a47.ENA0
wren_a => ram_block1a48.PORTAWE
wren_a => ram_block1a48.ENA0
wren_a => ram_block1a49.PORTAWE
wren_a => ram_block1a49.ENA0
wren_a => ram_block1a50.PORTAWE
wren_a => ram_block1a50.ENA0
wren_a => ram_block1a51.PORTAWE
wren_a => ram_block1a51.ENA0
wren_a => ram_block1a52.PORTAWE
wren_a => ram_block1a52.ENA0
wren_a => ram_block1a53.PORTAWE
wren_a => ram_block1a53.ENA0
wren_a => ram_block1a54.PORTAWE
wren_a => ram_block1a54.ENA0
wren_a => ram_block1a55.PORTAWE
wren_a => ram_block1a55.ENA0
wren_a => ram_block1a56.PORTAWE
wren_a => ram_block1a56.ENA0
wren_a => ram_block1a57.PORTAWE
wren_a => ram_block1a57.ENA0
wren_a => ram_block1a58.PORTAWE
wren_a => ram_block1a58.ENA0
wren_a => ram_block1a59.PORTAWE
wren_a => ram_block1a59.ENA0
wren_a => ram_block1a60.PORTAWE
wren_a => ram_block1a60.ENA0
wren_a => ram_block1a61.PORTAWE
wren_a => ram_block1a61.ENA0
wren_a => ram_block1a62.PORTAWE
wren_a => ram_block1a62.ENA0
wren_a => ram_block1a63.PORTAWE
wren_a => ram_block1a63.ENA0
wren_a => ram_block1a64.PORTAWE
wren_a => ram_block1a64.ENA0
wren_a => ram_block1a65.PORTAWE
wren_a => ram_block1a65.ENA0
wren_a => ram_block1a66.PORTAWE
wren_a => ram_block1a66.ENA0
wren_a => ram_block1a67.PORTAWE
wren_a => ram_block1a67.ENA0
wren_a => ram_block1a68.PORTAWE
wren_a => ram_block1a68.ENA0
wren_a => ram_block1a69.PORTAWE
wren_a => ram_block1a69.ENA0
wren_a => ram_block1a70.PORTAWE
wren_a => ram_block1a70.ENA0
wren_a => ram_block1a71.PORTAWE
wren_a => ram_block1a71.ENA0
wren_a => ram_block1a72.PORTAWE
wren_a => ram_block1a72.ENA0
wren_a => ram_block1a73.PORTAWE
wren_a => ram_block1a73.ENA0
wren_a => ram_block1a74.PORTAWE
wren_a => ram_block1a74.ENA0
wren_a => ram_block1a75.PORTAWE
wren_a => ram_block1a75.ENA0
wren_a => ram_block1a76.PORTAWE
wren_a => ram_block1a76.ENA0
wren_a => ram_block1a77.PORTAWE
wren_a => ram_block1a77.ENA0
wren_a => ram_block1a78.PORTAWE
wren_a => ram_block1a78.ENA0
wren_a => ram_block1a79.PORTAWE
wren_a => ram_block1a79.ENA0
wren_a => ram_block1a80.PORTAWE
wren_a => ram_block1a80.ENA0
wren_a => ram_block1a81.PORTAWE
wren_a => ram_block1a81.ENA0
wren_a => ram_block1a82.PORTAWE
wren_a => ram_block1a82.ENA0
wren_a => ram_block1a83.PORTAWE
wren_a => ram_block1a83.ENA0
wren_a => ram_block1a84.PORTAWE
wren_a => ram_block1a84.ENA0
wren_a => ram_block1a85.PORTAWE
wren_a => ram_block1a85.ENA0
wren_a => ram_block1a86.PORTAWE
wren_a => ram_block1a86.ENA0
wren_a => ram_block1a87.PORTAWE
wren_a => ram_block1a87.ENA0
wren_a => ram_block1a88.PORTAWE
wren_a => ram_block1a88.ENA0
wren_a => ram_block1a89.PORTAWE
wren_a => ram_block1a89.ENA0
wren_a => ram_block1a90.PORTAWE
wren_a => ram_block1a90.ENA0
wren_a => ram_block1a91.PORTAWE
wren_a => ram_block1a91.ENA0
wren_a => ram_block1a92.PORTAWE
wren_a => ram_block1a92.ENA0
wren_a => ram_block1a93.PORTAWE
wren_a => ram_block1a93.ENA0
wren_a => ram_block1a94.PORTAWE
wren_a => ram_block1a94.ENA0
wren_a => ram_block1a95.PORTAWE
wren_a => ram_block1a95.ENA0
wren_a => ram_block1a96.PORTAWE
wren_a => ram_block1a96.ENA0
wren_a => ram_block1a97.PORTAWE
wren_a => ram_block1a97.ENA0
wren_a => ram_block1a98.PORTAWE
wren_a => ram_block1a98.ENA0
wren_a => ram_block1a99.PORTAWE
wren_a => ram_block1a99.ENA0
wren_a => ram_block1a100.PORTAWE
wren_a => ram_block1a100.ENA0
wren_a => ram_block1a101.PORTAWE
wren_a => ram_block1a101.ENA0
wren_a => ram_block1a102.PORTAWE
wren_a => ram_block1a102.ENA0
wren_a => ram_block1a103.PORTAWE
wren_a => ram_block1a103.ENA0


|main|Proyecto:u1|Proyecto_sgdma_0:sgdma_0|Proyecto_sgdma_0_command_fifo:the_Proyecto_sgdma_0_command_fifo|scfifo:Proyecto_sgdma_0_command_fifo_command_fifo|scfifo_g531:auto_generated|a_dpfifo_nb31:dpfifo|cmpr_sn8:almost_full_comparer
dataa[0] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1


|main|Proyecto:u1|Proyecto_sgdma_0:sgdma_0|Proyecto_sgdma_0_command_fifo:the_Proyecto_sgdma_0_command_fifo|scfifo:Proyecto_sgdma_0_command_fifo_command_fifo|scfifo_g531:auto_generated|a_dpfifo_nb31:dpfifo|cntr_mj7:usedw_counter
aclr => counter_reg_bit2a[0].ACLR
clock => counter_reg_bit2a[0].CLK
cnt_en => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB


|main|Proyecto:u1|Proyecto_sgdma_0:sgdma_0|Proyecto_sgdma_0_command_fifo:the_Proyecto_sgdma_0_command_fifo|scfifo:Proyecto_sgdma_0_command_fifo_command_fifo|scfifo_g531:auto_generated|a_dpfifo_nb31:dpfifo|cntr_ajb:wr_ptr
aclr => counter_reg_bit3a[0].ACLR
clock => counter_reg_bit3a[0].CLK
cnt_en => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|main|Proyecto:u1|Proyecto_sgdma_0:sgdma_0|Proyecto_sgdma_0_desc_address_fifo:the_Proyecto_sgdma_0_desc_address_fifo
clk => clk.IN1
desc_address_fifo_data[0] => desc_address_fifo_data[0].IN1
desc_address_fifo_data[1] => desc_address_fifo_data[1].IN1
desc_address_fifo_data[2] => desc_address_fifo_data[2].IN1
desc_address_fifo_data[3] => desc_address_fifo_data[3].IN1
desc_address_fifo_data[4] => desc_address_fifo_data[4].IN1
desc_address_fifo_data[5] => desc_address_fifo_data[5].IN1
desc_address_fifo_data[6] => desc_address_fifo_data[6].IN1
desc_address_fifo_data[7] => desc_address_fifo_data[7].IN1
desc_address_fifo_data[8] => desc_address_fifo_data[8].IN1
desc_address_fifo_data[9] => desc_address_fifo_data[9].IN1
desc_address_fifo_data[10] => desc_address_fifo_data[10].IN1
desc_address_fifo_data[11] => desc_address_fifo_data[11].IN1
desc_address_fifo_data[12] => desc_address_fifo_data[12].IN1
desc_address_fifo_data[13] => desc_address_fifo_data[13].IN1
desc_address_fifo_data[14] => desc_address_fifo_data[14].IN1
desc_address_fifo_data[15] => desc_address_fifo_data[15].IN1
desc_address_fifo_data[16] => desc_address_fifo_data[16].IN1
desc_address_fifo_data[17] => desc_address_fifo_data[17].IN1
desc_address_fifo_data[18] => desc_address_fifo_data[18].IN1
desc_address_fifo_data[19] => desc_address_fifo_data[19].IN1
desc_address_fifo_data[20] => desc_address_fifo_data[20].IN1
desc_address_fifo_data[21] => desc_address_fifo_data[21].IN1
desc_address_fifo_data[22] => desc_address_fifo_data[22].IN1
desc_address_fifo_data[23] => desc_address_fifo_data[23].IN1
desc_address_fifo_data[24] => desc_address_fifo_data[24].IN1
desc_address_fifo_data[25] => desc_address_fifo_data[25].IN1
desc_address_fifo_data[26] => desc_address_fifo_data[26].IN1
desc_address_fifo_data[27] => desc_address_fifo_data[27].IN1
desc_address_fifo_data[28] => desc_address_fifo_data[28].IN1
desc_address_fifo_data[29] => desc_address_fifo_data[29].IN1
desc_address_fifo_data[30] => desc_address_fifo_data[30].IN1
desc_address_fifo_data[31] => desc_address_fifo_data[31].IN1
desc_address_fifo_rdreq => desc_address_fifo_rdreq.IN1
desc_address_fifo_wrreq => desc_address_fifo_wrreq.IN1
reset => reset.IN1


|main|Proyecto:u1|Proyecto_sgdma_0:sgdma_0|Proyecto_sgdma_0_desc_address_fifo:the_Proyecto_sgdma_0_desc_address_fifo|scfifo:Proyecto_sgdma_0_desc_address_fifo_desc_address_fifo
data[0] => a_fffifo:subfifo.data[0]
data[1] => a_fffifo:subfifo.data[1]
data[2] => a_fffifo:subfifo.data[2]
data[3] => a_fffifo:subfifo.data[3]
data[4] => a_fffifo:subfifo.data[4]
data[5] => a_fffifo:subfifo.data[5]
data[6] => a_fffifo:subfifo.data[6]
data[7] => a_fffifo:subfifo.data[7]
data[8] => a_fffifo:subfifo.data[8]
data[9] => a_fffifo:subfifo.data[9]
data[10] => a_fffifo:subfifo.data[10]
data[11] => a_fffifo:subfifo.data[11]
data[12] => a_fffifo:subfifo.data[12]
data[13] => a_fffifo:subfifo.data[13]
data[14] => a_fffifo:subfifo.data[14]
data[15] => a_fffifo:subfifo.data[15]
data[16] => a_fffifo:subfifo.data[16]
data[17] => a_fffifo:subfifo.data[17]
data[18] => a_fffifo:subfifo.data[18]
data[19] => a_fffifo:subfifo.data[19]
data[20] => a_fffifo:subfifo.data[20]
data[21] => a_fffifo:subfifo.data[21]
data[22] => a_fffifo:subfifo.data[22]
data[23] => a_fffifo:subfifo.data[23]
data[24] => a_fffifo:subfifo.data[24]
data[25] => a_fffifo:subfifo.data[25]
data[26] => a_fffifo:subfifo.data[26]
data[27] => a_fffifo:subfifo.data[27]
data[28] => a_fffifo:subfifo.data[28]
data[29] => a_fffifo:subfifo.data[29]
data[30] => a_fffifo:subfifo.data[30]
data[31] => a_fffifo:subfifo.data[31]
wrreq => a_fffifo:subfifo.wreq
rdreq => a_fffifo:subfifo.rreq
clock => a_fffifo:subfifo.clock
aclr => a_fffifo:subfifo.aclr
sclr => a_fffifo:subfifo.sclr


|main|Proyecto:u1|Proyecto_sgdma_0:sgdma_0|Proyecto_sgdma_0_desc_address_fifo:the_Proyecto_sgdma_0_desc_address_fifo|scfifo:Proyecto_sgdma_0_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo
data[0] => lpm_ff:last_data_node[1].data[0]
data[1] => lpm_ff:last_data_node[1].data[1]
data[2] => lpm_ff:last_data_node[1].data[2]
data[3] => lpm_ff:last_data_node[1].data[3]
data[4] => lpm_ff:last_data_node[1].data[4]
data[5] => lpm_ff:last_data_node[1].data[5]
data[6] => lpm_ff:last_data_node[1].data[6]
data[7] => lpm_ff:last_data_node[1].data[7]
data[8] => lpm_ff:last_data_node[1].data[8]
data[9] => lpm_ff:last_data_node[1].data[9]
data[10] => lpm_ff:last_data_node[1].data[10]
data[11] => lpm_ff:last_data_node[1].data[11]
data[12] => lpm_ff:last_data_node[1].data[12]
data[13] => lpm_ff:last_data_node[1].data[13]
data[14] => lpm_ff:last_data_node[1].data[14]
data[15] => lpm_ff:last_data_node[1].data[15]
data[16] => lpm_ff:last_data_node[1].data[16]
data[17] => lpm_ff:last_data_node[1].data[17]
data[18] => lpm_ff:last_data_node[1].data[18]
data[19] => lpm_ff:last_data_node[1].data[19]
data[20] => lpm_ff:last_data_node[1].data[20]
data[21] => lpm_ff:last_data_node[1].data[21]
data[22] => lpm_ff:last_data_node[1].data[22]
data[23] => lpm_ff:last_data_node[1].data[23]
data[24] => lpm_ff:last_data_node[1].data[24]
data[25] => lpm_ff:last_data_node[1].data[25]
data[26] => lpm_ff:last_data_node[1].data[26]
data[27] => lpm_ff:last_data_node[1].data[27]
data[28] => lpm_ff:last_data_node[1].data[28]
data[29] => lpm_ff:last_data_node[1].data[29]
data[30] => lpm_ff:last_data_node[1].data[30]
data[31] => lpm_ff:last_data_node[1].data[31]
wreq => valid_wreq.IN0
wreq => a_fefifo:fifo_state.wreq
rreq => valid_rreq.IN0
rreq => a_fefifo:fifo_state.rreq
clock => lpm_ff:last_data_node[1].clock
clock => lpm_ff:last_data_node[0].clock
clock => lpm_counter:rd_ptr.clock
clock => lpm_ff:output_buffer.clock
clock => a_fefifo:fifo_state.clock
aclr => a_fefifo:fifo_state.aclr
aclr => lpm_ff:last_data_node[1].aclr
aclr => lpm_ff:last_data_node[0].aclr
aclr => lpm_counter:rd_ptr.aclr
aclr => lpm_ff:output_buffer.aclr
sclr => lpm_counter:rd_ptr.sclr
sclr => a_fefifo:fifo_state.sclr
threshlevel[0] => ~NO_FANOUT~


|main|Proyecto:u1|Proyecto_sgdma_0:sgdma_0|Proyecto_sgdma_0_desc_address_fifo:the_Proyecto_sgdma_0_desc_address_fifo|scfifo:Proyecto_sgdma_0_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
data[17] => dffs[17].DATAIN
data[18] => dffs[18].DATAIN
data[19] => dffs[19].DATAIN
data[20] => dffs[20].DATAIN
data[21] => dffs[21].DATAIN
data[22] => dffs[22].DATAIN
data[23] => dffs[23].DATAIN
data[24] => dffs[24].DATAIN
data[25] => dffs[25].DATAIN
data[26] => dffs[26].DATAIN
data[27] => dffs[27].DATAIN
data[28] => dffs[28].DATAIN
data[29] => dffs[29].DATAIN
data[30] => dffs[30].DATAIN
data[31] => dffs[31].DATAIN
clock => dffs[31].CLK
clock => dffs[30].CLK
clock => dffs[29].CLK
clock => dffs[28].CLK
clock => dffs[27].CLK
clock => dffs[26].CLK
clock => dffs[25].CLK
clock => dffs[24].CLK
clock => dffs[23].CLK
clock => dffs[22].CLK
clock => dffs[21].CLK
clock => dffs[20].CLK
clock => dffs[19].CLK
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[31].ENA
enable => dffs[30].ENA
enable => dffs[29].ENA
enable => dffs[28].ENA
enable => dffs[27].ENA
enable => dffs[26].ENA
enable => dffs[25].ENA
enable => dffs[24].ENA
enable => dffs[23].ENA
enable => dffs[22].ENA
enable => dffs[21].ENA
enable => dffs[20].ENA
enable => dffs[19].ENA
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[31].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~


|main|Proyecto:u1|Proyecto_sgdma_0:sgdma_0|Proyecto_sgdma_0_desc_address_fifo:the_Proyecto_sgdma_0_desc_address_fifo|scfifo:Proyecto_sgdma_0_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
data[17] => dffs[17].DATAIN
data[18] => dffs[18].DATAIN
data[19] => dffs[19].DATAIN
data[20] => dffs[20].DATAIN
data[21] => dffs[21].DATAIN
data[22] => dffs[22].DATAIN
data[23] => dffs[23].DATAIN
data[24] => dffs[24].DATAIN
data[25] => dffs[25].DATAIN
data[26] => dffs[26].DATAIN
data[27] => dffs[27].DATAIN
data[28] => dffs[28].DATAIN
data[29] => dffs[29].DATAIN
data[30] => dffs[30].DATAIN
data[31] => dffs[31].DATAIN
clock => dffs[31].CLK
clock => dffs[30].CLK
clock => dffs[29].CLK
clock => dffs[28].CLK
clock => dffs[27].CLK
clock => dffs[26].CLK
clock => dffs[25].CLK
clock => dffs[24].CLK
clock => dffs[23].CLK
clock => dffs[22].CLK
clock => dffs[21].CLK
clock => dffs[20].CLK
clock => dffs[19].CLK
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[31].ENA
enable => dffs[30].ENA
enable => dffs[29].ENA
enable => dffs[28].ENA
enable => dffs[27].ENA
enable => dffs[26].ENA
enable => dffs[25].ENA
enable => dffs[24].ENA
enable => dffs[23].ENA
enable => dffs[22].ENA
enable => dffs[21].ENA
enable => dffs[20].ENA
enable => dffs[19].ENA
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[31].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~


|main|Proyecto:u1|Proyecto_sgdma_0:sgdma_0|Proyecto_sgdma_0_desc_address_fifo:the_Proyecto_sgdma_0_desc_address_fifo|scfifo:Proyecto_sgdma_0_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux
data[0][0] => mux_9oc:auto_generated.data[0]
data[0][1] => mux_9oc:auto_generated.data[1]
data[0][2] => mux_9oc:auto_generated.data[2]
data[0][3] => mux_9oc:auto_generated.data[3]
data[0][4] => mux_9oc:auto_generated.data[4]
data[0][5] => mux_9oc:auto_generated.data[5]
data[0][6] => mux_9oc:auto_generated.data[6]
data[0][7] => mux_9oc:auto_generated.data[7]
data[0][8] => mux_9oc:auto_generated.data[8]
data[0][9] => mux_9oc:auto_generated.data[9]
data[0][10] => mux_9oc:auto_generated.data[10]
data[0][11] => mux_9oc:auto_generated.data[11]
data[0][12] => mux_9oc:auto_generated.data[12]
data[0][13] => mux_9oc:auto_generated.data[13]
data[0][14] => mux_9oc:auto_generated.data[14]
data[0][15] => mux_9oc:auto_generated.data[15]
data[0][16] => mux_9oc:auto_generated.data[16]
data[0][17] => mux_9oc:auto_generated.data[17]
data[0][18] => mux_9oc:auto_generated.data[18]
data[0][19] => mux_9oc:auto_generated.data[19]
data[0][20] => mux_9oc:auto_generated.data[20]
data[0][21] => mux_9oc:auto_generated.data[21]
data[0][22] => mux_9oc:auto_generated.data[22]
data[0][23] => mux_9oc:auto_generated.data[23]
data[0][24] => mux_9oc:auto_generated.data[24]
data[0][25] => mux_9oc:auto_generated.data[25]
data[0][26] => mux_9oc:auto_generated.data[26]
data[0][27] => mux_9oc:auto_generated.data[27]
data[0][28] => mux_9oc:auto_generated.data[28]
data[0][29] => mux_9oc:auto_generated.data[29]
data[0][30] => mux_9oc:auto_generated.data[30]
data[0][31] => mux_9oc:auto_generated.data[31]
data[1][0] => mux_9oc:auto_generated.data[32]
data[1][1] => mux_9oc:auto_generated.data[33]
data[1][2] => mux_9oc:auto_generated.data[34]
data[1][3] => mux_9oc:auto_generated.data[35]
data[1][4] => mux_9oc:auto_generated.data[36]
data[1][5] => mux_9oc:auto_generated.data[37]
data[1][6] => mux_9oc:auto_generated.data[38]
data[1][7] => mux_9oc:auto_generated.data[39]
data[1][8] => mux_9oc:auto_generated.data[40]
data[1][9] => mux_9oc:auto_generated.data[41]
data[1][10] => mux_9oc:auto_generated.data[42]
data[1][11] => mux_9oc:auto_generated.data[43]
data[1][12] => mux_9oc:auto_generated.data[44]
data[1][13] => mux_9oc:auto_generated.data[45]
data[1][14] => mux_9oc:auto_generated.data[46]
data[1][15] => mux_9oc:auto_generated.data[47]
data[1][16] => mux_9oc:auto_generated.data[48]
data[1][17] => mux_9oc:auto_generated.data[49]
data[1][18] => mux_9oc:auto_generated.data[50]
data[1][19] => mux_9oc:auto_generated.data[51]
data[1][20] => mux_9oc:auto_generated.data[52]
data[1][21] => mux_9oc:auto_generated.data[53]
data[1][22] => mux_9oc:auto_generated.data[54]
data[1][23] => mux_9oc:auto_generated.data[55]
data[1][24] => mux_9oc:auto_generated.data[56]
data[1][25] => mux_9oc:auto_generated.data[57]
data[1][26] => mux_9oc:auto_generated.data[58]
data[1][27] => mux_9oc:auto_generated.data[59]
data[1][28] => mux_9oc:auto_generated.data[60]
data[1][29] => mux_9oc:auto_generated.data[61]
data[1][30] => mux_9oc:auto_generated.data[62]
data[1][31] => mux_9oc:auto_generated.data[63]
sel[0] => mux_9oc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~


|main|Proyecto:u1|Proyecto_sgdma_0:sgdma_0|Proyecto_sgdma_0_desc_address_fifo:the_Proyecto_sgdma_0_desc_address_fifo|scfifo:Proyecto_sgdma_0_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux|mux_9oc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[16].IN1
data[17] => result_node[17].IN1
data[18] => result_node[18].IN1
data[19] => result_node[19].IN1
data[20] => result_node[20].IN1
data[21] => result_node[21].IN1
data[22] => result_node[22].IN1
data[23] => result_node[23].IN1
data[24] => result_node[24].IN1
data[25] => result_node[25].IN1
data[26] => result_node[26].IN1
data[27] => result_node[27].IN1
data[28] => result_node[28].IN1
data[29] => result_node[29].IN1
data[30] => result_node[30].IN1
data[31] => result_node[31].IN1
data[32] => result_node[0].IN1
data[33] => result_node[1].IN1
data[34] => result_node[2].IN1
data[35] => result_node[3].IN1
data[36] => result_node[4].IN1
data[37] => result_node[5].IN1
data[38] => result_node[6].IN1
data[39] => result_node[7].IN1
data[40] => result_node[8].IN1
data[41] => result_node[9].IN1
data[42] => result_node[10].IN1
data[43] => result_node[11].IN1
data[44] => result_node[12].IN1
data[45] => result_node[13].IN1
data[46] => result_node[14].IN1
data[47] => result_node[15].IN1
data[48] => result_node[16].IN1
data[49] => result_node[17].IN1
data[50] => result_node[18].IN1
data[51] => result_node[19].IN1
data[52] => result_node[20].IN1
data[53] => result_node[21].IN1
data[54] => result_node[22].IN1
data[55] => result_node[23].IN1
data[56] => result_node[24].IN1
data[57] => result_node[25].IN1
data[58] => result_node[26].IN1
data[59] => result_node[27].IN1
data[60] => result_node[28].IN1
data[61] => result_node[29].IN1
data[62] => result_node[30].IN1
data[63] => result_node[31].IN1
sel[0] => result_node[31].IN0
sel[0] => _.IN0
sel[0] => result_node[30].IN0
sel[0] => _.IN0
sel[0] => result_node[29].IN0
sel[0] => _.IN0
sel[0] => result_node[28].IN0
sel[0] => _.IN0
sel[0] => result_node[27].IN0
sel[0] => _.IN0
sel[0] => result_node[26].IN0
sel[0] => _.IN0
sel[0] => result_node[25].IN0
sel[0] => _.IN0
sel[0] => result_node[24].IN0
sel[0] => _.IN0
sel[0] => result_node[23].IN0
sel[0] => _.IN0
sel[0] => result_node[22].IN0
sel[0] => _.IN0
sel[0] => result_node[21].IN0
sel[0] => _.IN0
sel[0] => result_node[20].IN0
sel[0] => _.IN0
sel[0] => result_node[19].IN0
sel[0] => _.IN0
sel[0] => result_node[18].IN0
sel[0] => _.IN0
sel[0] => result_node[17].IN0
sel[0] => _.IN0
sel[0] => result_node[16].IN0
sel[0] => _.IN0
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|main|Proyecto:u1|Proyecto_sgdma_0:sgdma_0|Proyecto_sgdma_0_desc_address_fifo:the_Proyecto_sgdma_0_desc_address_fifo|scfifo:Proyecto_sgdma_0_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_counter:rd_ptr
clock => cntr_e6f:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_e6f:auto_generated.cnt_en
updown => cntr_e6f:auto_generated.updown
aclr => cntr_e6f:auto_generated.aclr
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_e6f:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
cin => ~NO_FANOUT~


|main|Proyecto:u1|Proyecto_sgdma_0:sgdma_0|Proyecto_sgdma_0_desc_address_fifo:the_Proyecto_sgdma_0_desc_address_fifo|scfifo:Proyecto_sgdma_0_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_e6f:auto_generated
aclr => counter_reg_bit1a[0].ACLR
clock => counter_reg_bit1a[0].CLK
cnt_en => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB


|main|Proyecto:u1|Proyecto_sgdma_0:sgdma_0|Proyecto_sgdma_0_desc_address_fifo:the_Proyecto_sgdma_0_desc_address_fifo|scfifo:Proyecto_sgdma_0_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:output_buffer
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
data[17] => dffs[17].DATAIN
data[18] => dffs[18].DATAIN
data[19] => dffs[19].DATAIN
data[20] => dffs[20].DATAIN
data[21] => dffs[21].DATAIN
data[22] => dffs[22].DATAIN
data[23] => dffs[23].DATAIN
data[24] => dffs[24].DATAIN
data[25] => dffs[25].DATAIN
data[26] => dffs[26].DATAIN
data[27] => dffs[27].DATAIN
data[28] => dffs[28].DATAIN
data[29] => dffs[29].DATAIN
data[30] => dffs[30].DATAIN
data[31] => dffs[31].DATAIN
clock => dffs[31].CLK
clock => dffs[30].CLK
clock => dffs[29].CLK
clock => dffs[28].CLK
clock => dffs[27].CLK
clock => dffs[26].CLK
clock => dffs[25].CLK
clock => dffs[24].CLK
clock => dffs[23].CLK
clock => dffs[22].CLK
clock => dffs[21].CLK
clock => dffs[20].CLK
clock => dffs[19].CLK
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[31].ENA
enable => dffs[30].ENA
enable => dffs[29].ENA
enable => dffs[28].ENA
enable => dffs[27].ENA
enable => dffs[26].ENA
enable => dffs[25].ENA
enable => dffs[24].ENA
enable => dffs[23].ENA
enable => dffs[22].ENA
enable => dffs[21].ENA
enable => dffs[20].ENA
enable => dffs[19].ENA
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[31].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~


|main|Proyecto:u1|Proyecto_sgdma_0:sgdma_0|Proyecto_sgdma_0_desc_address_fifo:the_Proyecto_sgdma_0_desc_address_fifo|scfifo:Proyecto_sgdma_0_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|a_fefifo:fifo_state
usedw_in[0] => lpm_compare:is_almost_empty_compare.dataa[0]
usedw_in[0] => lpm_compare:is_almost_full_compare.dataa[0]
usedw_in[0] => usedw_out[0].IN0
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
threshlevel[0] => ~NO_FANOUT~
clock => sm_emptyfull.IN1
aclr => sm_emptyfull.IN1
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
usedw_is_1 => ~NO_FANOUT~


|main|Proyecto:u1|Proyecto_sgdma_0:sgdma_0|Proyecto_sgdma_0_desc_address_fifo:the_Proyecto_sgdma_0_desc_address_fifo|scfifo:Proyecto_sgdma_0_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_empty_compare
dataa[0] => cmpr_kag:auto_generated.dataa[0]
datab[0] => cmpr_kag:auto_generated.datab[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~


|main|Proyecto:u1|Proyecto_sgdma_0:sgdma_0|Proyecto_sgdma_0_desc_address_fifo:the_Proyecto_sgdma_0_desc_address_fifo|scfifo:Proyecto_sgdma_0_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_empty_compare|cmpr_kag:auto_generated
dataa[0] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1


|main|Proyecto:u1|Proyecto_sgdma_0:sgdma_0|Proyecto_sgdma_0_desc_address_fifo:the_Proyecto_sgdma_0_desc_address_fifo|scfifo:Proyecto_sgdma_0_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_full_compare
dataa[0] => cmpr_kag:auto_generated.dataa[0]
datab[0] => cmpr_kag:auto_generated.datab[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~


|main|Proyecto:u1|Proyecto_sgdma_0:sgdma_0|Proyecto_sgdma_0_desc_address_fifo:the_Proyecto_sgdma_0_desc_address_fifo|scfifo:Proyecto_sgdma_0_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_full_compare|cmpr_kag:auto_generated
dataa[0] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1


|main|Proyecto:u1|Proyecto_sgdma_0:sgdma_0|Proyecto_sgdma_0_status_token_fifo:the_Proyecto_sgdma_0_status_token_fifo
clk => clk.IN1
reset => reset.IN1
status_token_fifo_data[0] => status_token_fifo_data[0].IN1
status_token_fifo_data[1] => status_token_fifo_data[1].IN1
status_token_fifo_data[2] => status_token_fifo_data[2].IN1
status_token_fifo_data[3] => status_token_fifo_data[3].IN1
status_token_fifo_data[4] => status_token_fifo_data[4].IN1
status_token_fifo_data[5] => status_token_fifo_data[5].IN1
status_token_fifo_data[6] => status_token_fifo_data[6].IN1
status_token_fifo_data[7] => status_token_fifo_data[7].IN1
status_token_fifo_data[8] => status_token_fifo_data[8].IN1
status_token_fifo_data[9] => status_token_fifo_data[9].IN1
status_token_fifo_data[10] => status_token_fifo_data[10].IN1
status_token_fifo_data[11] => status_token_fifo_data[11].IN1
status_token_fifo_data[12] => status_token_fifo_data[12].IN1
status_token_fifo_data[13] => status_token_fifo_data[13].IN1
status_token_fifo_data[14] => status_token_fifo_data[14].IN1
status_token_fifo_data[15] => status_token_fifo_data[15].IN1
status_token_fifo_data[16] => status_token_fifo_data[16].IN1
status_token_fifo_data[17] => status_token_fifo_data[17].IN1
status_token_fifo_data[18] => status_token_fifo_data[18].IN1
status_token_fifo_data[19] => status_token_fifo_data[19].IN1
status_token_fifo_data[20] => status_token_fifo_data[20].IN1
status_token_fifo_data[21] => status_token_fifo_data[21].IN1
status_token_fifo_data[22] => status_token_fifo_data[22].IN1
status_token_fifo_data[23] => status_token_fifo_data[23].IN1
status_token_fifo_rdreq => status_token_fifo_rdreq.IN1
status_token_fifo_wrreq => status_token_fifo_wrreq.IN1


|main|Proyecto:u1|Proyecto_sgdma_0:sgdma_0|Proyecto_sgdma_0_status_token_fifo:the_Proyecto_sgdma_0_status_token_fifo|scfifo:Proyecto_sgdma_0_status_token_fifo_status_token_fifo
data[0] => scfifo_1431:auto_generated.data[0]
data[1] => scfifo_1431:auto_generated.data[1]
data[2] => scfifo_1431:auto_generated.data[2]
data[3] => scfifo_1431:auto_generated.data[3]
data[4] => scfifo_1431:auto_generated.data[4]
data[5] => scfifo_1431:auto_generated.data[5]
data[6] => scfifo_1431:auto_generated.data[6]
data[7] => scfifo_1431:auto_generated.data[7]
data[8] => scfifo_1431:auto_generated.data[8]
data[9] => scfifo_1431:auto_generated.data[9]
data[10] => scfifo_1431:auto_generated.data[10]
data[11] => scfifo_1431:auto_generated.data[11]
data[12] => scfifo_1431:auto_generated.data[12]
data[13] => scfifo_1431:auto_generated.data[13]
data[14] => scfifo_1431:auto_generated.data[14]
data[15] => scfifo_1431:auto_generated.data[15]
data[16] => scfifo_1431:auto_generated.data[16]
data[17] => scfifo_1431:auto_generated.data[17]
data[18] => scfifo_1431:auto_generated.data[18]
data[19] => scfifo_1431:auto_generated.data[19]
data[20] => scfifo_1431:auto_generated.data[20]
data[21] => scfifo_1431:auto_generated.data[21]
data[22] => scfifo_1431:auto_generated.data[22]
data[23] => scfifo_1431:auto_generated.data[23]
wrreq => scfifo_1431:auto_generated.wrreq
rdreq => scfifo_1431:auto_generated.rdreq
clock => scfifo_1431:auto_generated.clock
aclr => scfifo_1431:auto_generated.aclr
sclr => ~NO_FANOUT~


|main|Proyecto:u1|Proyecto_sgdma_0:sgdma_0|Proyecto_sgdma_0_status_token_fifo:the_Proyecto_sgdma_0_status_token_fifo|scfifo:Proyecto_sgdma_0_status_token_fifo_status_token_fifo|scfifo_1431:auto_generated
aclr => a_dpfifo_8a31:dpfifo.aclr
clock => a_dpfifo_8a31:dpfifo.clock
data[0] => a_dpfifo_8a31:dpfifo.data[0]
data[1] => a_dpfifo_8a31:dpfifo.data[1]
data[2] => a_dpfifo_8a31:dpfifo.data[2]
data[3] => a_dpfifo_8a31:dpfifo.data[3]
data[4] => a_dpfifo_8a31:dpfifo.data[4]
data[5] => a_dpfifo_8a31:dpfifo.data[5]
data[6] => a_dpfifo_8a31:dpfifo.data[6]
data[7] => a_dpfifo_8a31:dpfifo.data[7]
data[8] => a_dpfifo_8a31:dpfifo.data[8]
data[9] => a_dpfifo_8a31:dpfifo.data[9]
data[10] => a_dpfifo_8a31:dpfifo.data[10]
data[11] => a_dpfifo_8a31:dpfifo.data[11]
data[12] => a_dpfifo_8a31:dpfifo.data[12]
data[13] => a_dpfifo_8a31:dpfifo.data[13]
data[14] => a_dpfifo_8a31:dpfifo.data[14]
data[15] => a_dpfifo_8a31:dpfifo.data[15]
data[16] => a_dpfifo_8a31:dpfifo.data[16]
data[17] => a_dpfifo_8a31:dpfifo.data[17]
data[18] => a_dpfifo_8a31:dpfifo.data[18]
data[19] => a_dpfifo_8a31:dpfifo.data[19]
data[20] => a_dpfifo_8a31:dpfifo.data[20]
data[21] => a_dpfifo_8a31:dpfifo.data[21]
data[22] => a_dpfifo_8a31:dpfifo.data[22]
data[23] => a_dpfifo_8a31:dpfifo.data[23]
rdreq => a_dpfifo_8a31:dpfifo.rreq
wrreq => a_dpfifo_8a31:dpfifo.wreq


|main|Proyecto:u1|Proyecto_sgdma_0:sgdma_0|Proyecto_sgdma_0_status_token_fifo:the_Proyecto_sgdma_0_status_token_fifo|scfifo:Proyecto_sgdma_0_status_token_fifo_status_token_fifo|scfifo_1431:auto_generated|a_dpfifo_8a31:dpfifo
aclr => empty_dff.IN0
aclr => full_dff.IN0
aclr => low_addressa[0].IN0
aclr => rd_ptr_lsb.IN0
aclr => usedw_is_0_dff.IN0
aclr => usedw_is_1_dff.IN0
aclr => wrreq_delay.IN0
aclr => cntr_mj7:usedw_counter.aclr
aclr => cntr_ajb:wr_ptr.aclr
clock => altsyncram_jmd1:FIFOram.clock0
clock => altsyncram_jmd1:FIFOram.clock1
clock => cntr_mj7:usedw_counter.clock
clock => cntr_ajb:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => wrreq_delay.CLK
data[0] => altsyncram_jmd1:FIFOram.data_a[0]
data[1] => altsyncram_jmd1:FIFOram.data_a[1]
data[2] => altsyncram_jmd1:FIFOram.data_a[2]
data[3] => altsyncram_jmd1:FIFOram.data_a[3]
data[4] => altsyncram_jmd1:FIFOram.data_a[4]
data[5] => altsyncram_jmd1:FIFOram.data_a[5]
data[6] => altsyncram_jmd1:FIFOram.data_a[6]
data[7] => altsyncram_jmd1:FIFOram.data_a[7]
data[8] => altsyncram_jmd1:FIFOram.data_a[8]
data[9] => altsyncram_jmd1:FIFOram.data_a[9]
data[10] => altsyncram_jmd1:FIFOram.data_a[10]
data[11] => altsyncram_jmd1:FIFOram.data_a[11]
data[12] => altsyncram_jmd1:FIFOram.data_a[12]
data[13] => altsyncram_jmd1:FIFOram.data_a[13]
data[14] => altsyncram_jmd1:FIFOram.data_a[14]
data[15] => altsyncram_jmd1:FIFOram.data_a[15]
data[16] => altsyncram_jmd1:FIFOram.data_a[16]
data[17] => altsyncram_jmd1:FIFOram.data_a[17]
data[18] => altsyncram_jmd1:FIFOram.data_a[18]
data[19] => altsyncram_jmd1:FIFOram.data_a[19]
data[20] => altsyncram_jmd1:FIFOram.data_a[20]
data[21] => altsyncram_jmd1:FIFOram.data_a[21]
data[22] => altsyncram_jmd1:FIFOram.data_a[22]
data[23] => altsyncram_jmd1:FIFOram.data_a[23]
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => cntr_mj7:usedw_counter.sclr
sclr => cntr_ajb:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
wreq => valid_wreq.IN0


|main|Proyecto:u1|Proyecto_sgdma_0:sgdma_0|Proyecto_sgdma_0_status_token_fifo:the_Proyecto_sgdma_0_status_token_fifo|scfifo:Proyecto_sgdma_0_status_token_fifo_status_token_fifo|scfifo_1431:auto_generated|a_dpfifo_8a31:dpfifo|altsyncram_jmd1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
clocken1 => ram_block1a18.ENA1
clocken1 => ram_block1a19.ENA1
clocken1 => ram_block1a20.ENA1
clocken1 => ram_block1a21.ENA1
clocken1 => ram_block1a22.ENA1
clocken1 => ram_block1a23.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0


|main|Proyecto:u1|Proyecto_sgdma_0:sgdma_0|Proyecto_sgdma_0_status_token_fifo:the_Proyecto_sgdma_0_status_token_fifo|scfifo:Proyecto_sgdma_0_status_token_fifo_status_token_fifo|scfifo_1431:auto_generated|a_dpfifo_8a31:dpfifo|cmpr_sn8:almost_full_comparer
dataa[0] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1


|main|Proyecto:u1|Proyecto_sgdma_0:sgdma_0|Proyecto_sgdma_0_status_token_fifo:the_Proyecto_sgdma_0_status_token_fifo|scfifo:Proyecto_sgdma_0_status_token_fifo_status_token_fifo|scfifo_1431:auto_generated|a_dpfifo_8a31:dpfifo|cntr_mj7:usedw_counter
aclr => counter_reg_bit2a[0].ACLR
clock => counter_reg_bit2a[0].CLK
cnt_en => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB


|main|Proyecto:u1|Proyecto_sgdma_0:sgdma_0|Proyecto_sgdma_0_status_token_fifo:the_Proyecto_sgdma_0_status_token_fifo|scfifo:Proyecto_sgdma_0_status_token_fifo_status_token_fifo|scfifo_1431:auto_generated|a_dpfifo_8a31:dpfifo|cntr_ajb:wr_ptr
aclr => counter_reg_bit3a[0].ACLR
clock => counter_reg_bit3a[0].CLK
cnt_en => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|main|Proyecto:u1|Proyecto_onchip_memory2_0:onchip_memory2_0
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
byteenable[0] => byteenable[0].IN1
byteenable[1] => byteenable[1].IN1
byteenable[2] => byteenable[2].IN1
byteenable[3] => byteenable[3].IN1
chipselect => wren.IN0
clk => clk.IN1
clken => clken.IN1
reset => ~NO_FANOUT~
write => wren.IN1
writedata[0] => writedata[0].IN1
writedata[1] => writedata[1].IN1
writedata[2] => writedata[2].IN1
writedata[3] => writedata[3].IN1
writedata[4] => writedata[4].IN1
writedata[5] => writedata[5].IN1
writedata[6] => writedata[6].IN1
writedata[7] => writedata[7].IN1
writedata[8] => writedata[8].IN1
writedata[9] => writedata[9].IN1
writedata[10] => writedata[10].IN1
writedata[11] => writedata[11].IN1
writedata[12] => writedata[12].IN1
writedata[13] => writedata[13].IN1
writedata[14] => writedata[14].IN1
writedata[15] => writedata[15].IN1
writedata[16] => writedata[16].IN1
writedata[17] => writedata[17].IN1
writedata[18] => writedata[18].IN1
writedata[19] => writedata[19].IN1
writedata[20] => writedata[20].IN1
writedata[21] => writedata[21].IN1
writedata[22] => writedata[22].IN1
writedata[23] => writedata[23].IN1
writedata[24] => writedata[24].IN1
writedata[25] => writedata[25].IN1
writedata[26] => writedata[26].IN1
writedata[27] => writedata[27].IN1
writedata[28] => writedata[28].IN1
writedata[29] => writedata[29].IN1
writedata[30] => writedata[30].IN1
writedata[31] => writedata[31].IN1


|main|Proyecto:u1|Proyecto_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram
wren_a => altsyncram_32d1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_32d1:auto_generated.data_a[0]
data_a[1] => altsyncram_32d1:auto_generated.data_a[1]
data_a[2] => altsyncram_32d1:auto_generated.data_a[2]
data_a[3] => altsyncram_32d1:auto_generated.data_a[3]
data_a[4] => altsyncram_32d1:auto_generated.data_a[4]
data_a[5] => altsyncram_32d1:auto_generated.data_a[5]
data_a[6] => altsyncram_32d1:auto_generated.data_a[6]
data_a[7] => altsyncram_32d1:auto_generated.data_a[7]
data_a[8] => altsyncram_32d1:auto_generated.data_a[8]
data_a[9] => altsyncram_32d1:auto_generated.data_a[9]
data_a[10] => altsyncram_32d1:auto_generated.data_a[10]
data_a[11] => altsyncram_32d1:auto_generated.data_a[11]
data_a[12] => altsyncram_32d1:auto_generated.data_a[12]
data_a[13] => altsyncram_32d1:auto_generated.data_a[13]
data_a[14] => altsyncram_32d1:auto_generated.data_a[14]
data_a[15] => altsyncram_32d1:auto_generated.data_a[15]
data_a[16] => altsyncram_32d1:auto_generated.data_a[16]
data_a[17] => altsyncram_32d1:auto_generated.data_a[17]
data_a[18] => altsyncram_32d1:auto_generated.data_a[18]
data_a[19] => altsyncram_32d1:auto_generated.data_a[19]
data_a[20] => altsyncram_32d1:auto_generated.data_a[20]
data_a[21] => altsyncram_32d1:auto_generated.data_a[21]
data_a[22] => altsyncram_32d1:auto_generated.data_a[22]
data_a[23] => altsyncram_32d1:auto_generated.data_a[23]
data_a[24] => altsyncram_32d1:auto_generated.data_a[24]
data_a[25] => altsyncram_32d1:auto_generated.data_a[25]
data_a[26] => altsyncram_32d1:auto_generated.data_a[26]
data_a[27] => altsyncram_32d1:auto_generated.data_a[27]
data_a[28] => altsyncram_32d1:auto_generated.data_a[28]
data_a[29] => altsyncram_32d1:auto_generated.data_a[29]
data_a[30] => altsyncram_32d1:auto_generated.data_a[30]
data_a[31] => altsyncram_32d1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_32d1:auto_generated.address_a[0]
address_a[1] => altsyncram_32d1:auto_generated.address_a[1]
address_a[2] => altsyncram_32d1:auto_generated.address_a[2]
address_a[3] => altsyncram_32d1:auto_generated.address_a[3]
address_a[4] => altsyncram_32d1:auto_generated.address_a[4]
address_a[5] => altsyncram_32d1:auto_generated.address_a[5]
address_a[6] => altsyncram_32d1:auto_generated.address_a[6]
address_a[7] => altsyncram_32d1:auto_generated.address_a[7]
address_a[8] => altsyncram_32d1:auto_generated.address_a[8]
address_a[9] => altsyncram_32d1:auto_generated.address_a[9]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_32d1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_32d1:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => altsyncram_32d1:auto_generated.byteena_a[0]
byteena_a[1] => altsyncram_32d1:auto_generated.byteena_a[1]
byteena_a[2] => altsyncram_32d1:auto_generated.byteena_a[2]
byteena_a[3] => altsyncram_32d1:auto_generated.byteena_a[3]
byteena_b[0] => ~NO_FANOUT~


|main|Proyecto:u1|Proyecto_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_32d1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
byteena_a[0] => ram_block1a0.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a1.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a2.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a3.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a4.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a5.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a6.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a7.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a8.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a9.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a10.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a11.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a12.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a13.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a14.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a15.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a16.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a17.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a18.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a19.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a20.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a21.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a22.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a23.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a24.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a25.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a26.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a27.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a28.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a29.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a30.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a31.PORTABYTEENAMASKS
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
clocken0 => ram_block1a21.ENA0
clocken0 => ram_block1a22.ENA0
clocken0 => ram_block1a23.ENA0
clocken0 => ram_block1a24.ENA0
clocken0 => ram_block1a25.ENA0
clocken0 => ram_block1a26.ENA0
clocken0 => ram_block1a27.ENA0
clocken0 => ram_block1a28.ENA0
clocken0 => ram_block1a29.ENA0
clocken0 => ram_block1a30.ENA0
clocken0 => ram_block1a31.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|main|Proyecto:u1|altera_avalon_dc_fifo:dc_fifo_0
in_clk => in_clk.IN1
in_reset_n => in_reset_n.IN1
out_clk => out_clk.IN1
out_reset_n => out_reset_n.IN1
in_data[0] => mem.data_a[0].DATAIN
in_data[0] => mem.DATAIN
in_data[1] => mem.data_a[1].DATAIN
in_data[1] => mem.DATAIN1
in_data[2] => mem.data_a[2].DATAIN
in_data[2] => mem.DATAIN2
in_data[3] => mem.data_a[3].DATAIN
in_data[3] => mem.DATAIN3
in_data[4] => mem.data_a[4].DATAIN
in_data[4] => mem.DATAIN4
in_data[5] => mem.data_a[5].DATAIN
in_data[5] => mem.DATAIN5
in_data[6] => mem.data_a[6].DATAIN
in_data[6] => mem.DATAIN6
in_data[7] => mem.data_a[7].DATAIN
in_data[7] => mem.DATAIN7
in_data[8] => mem.data_a[8].DATAIN
in_data[8] => mem.DATAIN8
in_data[9] => mem.data_a[9].DATAIN
in_data[9] => mem.DATAIN9
in_data[10] => mem.data_a[10].DATAIN
in_data[10] => mem.DATAIN10
in_data[11] => mem.data_a[11].DATAIN
in_data[11] => mem.DATAIN11
in_data[12] => mem.data_a[12].DATAIN
in_data[12] => mem.DATAIN12
in_data[13] => mem.data_a[13].DATAIN
in_data[13] => mem.DATAIN13
in_data[14] => mem.data_a[14].DATAIN
in_data[14] => mem.DATAIN14
in_data[15] => mem.data_a[15].DATAIN
in_data[15] => mem.DATAIN15
in_data[16] => mem.data_a[16].DATAIN
in_data[16] => mem.DATAIN16
in_data[17] => mem.data_a[17].DATAIN
in_data[17] => mem.DATAIN17
in_data[18] => mem.data_a[18].DATAIN
in_data[18] => mem.DATAIN18
in_data[19] => mem.data_a[19].DATAIN
in_data[19] => mem.DATAIN19
in_data[20] => mem.data_a[20].DATAIN
in_data[20] => mem.DATAIN20
in_data[21] => mem.data_a[21].DATAIN
in_data[21] => mem.DATAIN21
in_data[22] => mem.data_a[22].DATAIN
in_data[22] => mem.DATAIN22
in_data[23] => mem.data_a[23].DATAIN
in_data[23] => mem.DATAIN23
in_data[24] => mem.data_a[24].DATAIN
in_data[24] => mem.DATAIN24
in_data[25] => mem.data_a[25].DATAIN
in_data[25] => mem.DATAIN25
in_data[26] => mem.data_a[26].DATAIN
in_data[26] => mem.DATAIN26
in_data[27] => mem.data_a[27].DATAIN
in_data[27] => mem.DATAIN27
in_data[28] => mem.data_a[28].DATAIN
in_data[28] => mem.DATAIN28
in_data[29] => mem.data_a[29].DATAIN
in_data[29] => mem.DATAIN29
in_data[30] => mem.data_a[30].DATAIN
in_data[30] => mem.DATAIN30
in_data[31] => mem.data_a[31].DATAIN
in_data[31] => mem.DATAIN31
in_valid => next_in_wr_ptr.IN1
in_startofpacket => mem.data_a[35].DATAIN
in_startofpacket => mem.DATAIN35
in_endofpacket => mem.data_a[34].DATAIN
in_endofpacket => mem.DATAIN34
in_empty[0] => mem.data_a[32].DATAIN
in_empty[0] => mem.DATAIN32
in_empty[1] => mem.data_a[33].DATAIN
in_empty[1] => mem.DATAIN33
in_error[0] => ~NO_FANOUT~
in_error[-1] => ~NO_FANOUT~
in_channel[0] => ~NO_FANOUT~
in_channel[-1] => ~NO_FANOUT~
out_ready => internal_out_ready.IN1
in_csr_address => ~NO_FANOUT~
in_csr_write => ~NO_FANOUT~
in_csr_read => ~NO_FANOUT~
in_csr_writedata[0] => ~NO_FANOUT~
in_csr_writedata[1] => ~NO_FANOUT~
in_csr_writedata[2] => ~NO_FANOUT~
in_csr_writedata[3] => ~NO_FANOUT~
in_csr_writedata[4] => ~NO_FANOUT~
in_csr_writedata[5] => ~NO_FANOUT~
in_csr_writedata[6] => ~NO_FANOUT~
in_csr_writedata[7] => ~NO_FANOUT~
in_csr_writedata[8] => ~NO_FANOUT~
in_csr_writedata[9] => ~NO_FANOUT~
in_csr_writedata[10] => ~NO_FANOUT~
in_csr_writedata[11] => ~NO_FANOUT~
in_csr_writedata[12] => ~NO_FANOUT~
in_csr_writedata[13] => ~NO_FANOUT~
in_csr_writedata[14] => ~NO_FANOUT~
in_csr_writedata[15] => ~NO_FANOUT~
in_csr_writedata[16] => ~NO_FANOUT~
in_csr_writedata[17] => ~NO_FANOUT~
in_csr_writedata[18] => ~NO_FANOUT~
in_csr_writedata[19] => ~NO_FANOUT~
in_csr_writedata[20] => ~NO_FANOUT~
in_csr_writedata[21] => ~NO_FANOUT~
in_csr_writedata[22] => ~NO_FANOUT~
in_csr_writedata[23] => ~NO_FANOUT~
in_csr_writedata[24] => ~NO_FANOUT~
in_csr_writedata[25] => ~NO_FANOUT~
in_csr_writedata[26] => ~NO_FANOUT~
in_csr_writedata[27] => ~NO_FANOUT~
in_csr_writedata[28] => ~NO_FANOUT~
in_csr_writedata[29] => ~NO_FANOUT~
in_csr_writedata[30] => ~NO_FANOUT~
in_csr_writedata[31] => ~NO_FANOUT~
out_csr_address => ~NO_FANOUT~
out_csr_write => ~NO_FANOUT~
out_csr_read => ~NO_FANOUT~
out_csr_writedata[0] => ~NO_FANOUT~
out_csr_writedata[1] => ~NO_FANOUT~
out_csr_writedata[2] => ~NO_FANOUT~
out_csr_writedata[3] => ~NO_FANOUT~
out_csr_writedata[4] => ~NO_FANOUT~
out_csr_writedata[5] => ~NO_FANOUT~
out_csr_writedata[6] => ~NO_FANOUT~
out_csr_writedata[7] => ~NO_FANOUT~
out_csr_writedata[8] => ~NO_FANOUT~
out_csr_writedata[9] => ~NO_FANOUT~
out_csr_writedata[10] => ~NO_FANOUT~
out_csr_writedata[11] => ~NO_FANOUT~
out_csr_writedata[12] => ~NO_FANOUT~
out_csr_writedata[13] => ~NO_FANOUT~
out_csr_writedata[14] => ~NO_FANOUT~
out_csr_writedata[15] => ~NO_FANOUT~
out_csr_writedata[16] => ~NO_FANOUT~
out_csr_writedata[17] => ~NO_FANOUT~
out_csr_writedata[18] => ~NO_FANOUT~
out_csr_writedata[19] => ~NO_FANOUT~
out_csr_writedata[20] => ~NO_FANOUT~
out_csr_writedata[21] => ~NO_FANOUT~
out_csr_writedata[22] => ~NO_FANOUT~
out_csr_writedata[23] => ~NO_FANOUT~
out_csr_writedata[24] => ~NO_FANOUT~
out_csr_writedata[25] => ~NO_FANOUT~
out_csr_writedata[26] => ~NO_FANOUT~
out_csr_writedata[27] => ~NO_FANOUT~
out_csr_writedata[28] => ~NO_FANOUT~
out_csr_writedata[29] => ~NO_FANOUT~
out_csr_writedata[30] => ~NO_FANOUT~
out_csr_writedata[31] => ~NO_FANOUT~


|main|Proyecto:u1|altera_avalon_dc_fifo:dc_fifo_0|altera_dcfifo_synchronizer_bundle:write_crosser
clk => clk.IN5
reset_n => reset_n.IN5
din[0] => din[0].IN1
din[1] => din[1].IN1
din[2] => din[2].IN1
din[3] => din[3].IN1
din[4] => din[4].IN1


|main|Proyecto:u1|altera_avalon_dc_fifo:dc_fifo_0|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[0].u
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|main|Proyecto:u1|altera_avalon_dc_fifo:dc_fifo_0|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[1].u
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|main|Proyecto:u1|altera_avalon_dc_fifo:dc_fifo_0|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[2].u
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|main|Proyecto:u1|altera_avalon_dc_fifo:dc_fifo_0|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[3].u
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|main|Proyecto:u1|altera_avalon_dc_fifo:dc_fifo_0|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[4].u
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|main|Proyecto:u1|altera_avalon_dc_fifo:dc_fifo_0|altera_dcfifo_synchronizer_bundle:read_crosser
clk => clk.IN5
reset_n => reset_n.IN5
din[0] => din[0].IN1
din[1] => din[1].IN1
din[2] => din[2].IN1
din[3] => din[3].IN1
din[4] => din[4].IN1


|main|Proyecto:u1|altera_avalon_dc_fifo:dc_fifo_0|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[0].u
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|main|Proyecto:u1|altera_avalon_dc_fifo:dc_fifo_0|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[1].u
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|main|Proyecto:u1|altera_avalon_dc_fifo:dc_fifo_0|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[2].u
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|main|Proyecto:u1|altera_avalon_dc_fifo:dc_fifo_0|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[3].u
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|main|Proyecto:u1|altera_avalon_dc_fifo:dc_fifo_0|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[4].u
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|main|Proyecto:u1|altera_avalon_pixel_converter:pixel_converter_0
clk => ~NO_FANOUT~
reset_n => ~NO_FANOUT~
valid_in => valid_out.DATAIN
data_in[0] => ~NO_FANOUT~
data_in[1] => ~NO_FANOUT~
data_in[2] => ~NO_FANOUT~
data_in[3] => ~NO_FANOUT~
data_in[4] => ~NO_FANOUT~
data_in[5] => ~NO_FANOUT~
data_in[6] => ~NO_FANOUT~
data_in[7] => ~NO_FANOUT~
data_in[8] => data_out[0].DATAIN
data_in[9] => data_out[1].DATAIN
data_in[10] => data_out[2].DATAIN
data_in[11] => data_out[3].DATAIN
data_in[12] => data_out[4].DATAIN
data_in[13] => data_out[5].DATAIN
data_in[14] => data_out[6].DATAIN
data_in[15] => data_out[7].DATAIN
data_in[16] => data_out[8].DATAIN
data_in[17] => data_out[9].DATAIN
data_in[18] => data_out[10].DATAIN
data_in[19] => data_out[11].DATAIN
data_in[20] => data_out[12].DATAIN
data_in[21] => data_out[13].DATAIN
data_in[22] => data_out[14].DATAIN
data_in[23] => data_out[15].DATAIN
data_in[24] => data_out[16].DATAIN
data_in[25] => data_out[17].DATAIN
data_in[26] => data_out[18].DATAIN
data_in[27] => data_out[19].DATAIN
data_in[28] => data_out[20].DATAIN
data_in[29] => data_out[21].DATAIN
data_in[30] => data_out[22].DATAIN
data_in[31] => data_out[23].DATAIN
sop_in => sop_out.DATAIN
eop_in => eop_out.DATAIN
empty_in[0] => empty_out[0].DATAIN
empty_in[1] => ~NO_FANOUT~
ready_in => ready_out.DATAIN


|main|Proyecto:u1|altera_avalon_video_sync_generator:video_sync_generator_0
clk => RGB_OUT[0]~reg0.CLK
clk => RGB_OUT[1]~reg0.CLK
clk => RGB_OUT[2]~reg0.CLK
clk => RGB_OUT[3]~reg0.CLK
clk => RGB_OUT[4]~reg0.CLK
clk => RGB_OUT[5]~reg0.CLK
clk => RGB_OUT[6]~reg0.CLK
clk => RGB_OUT[7]~reg0.CLK
clk => RGB_OUT[8]~reg0.CLK
clk => RGB_OUT[9]~reg0.CLK
clk => RGB_OUT[10]~reg0.CLK
clk => RGB_OUT[11]~reg0.CLK
clk => RGB_OUT[12]~reg0.CLK
clk => RGB_OUT[13]~reg0.CLK
clk => RGB_OUT[14]~reg0.CLK
clk => RGB_OUT[15]~reg0.CLK
clk => RGB_OUT[16]~reg0.CLK
clk => RGB_OUT[17]~reg0.CLK
clk => RGB_OUT[18]~reg0.CLK
clk => RGB_OUT[19]~reg0.CLK
clk => RGB_OUT[20]~reg0.CLK
clk => RGB_OUT[21]~reg0.CLK
clk => RGB_OUT[22]~reg0.CLK
clk => RGB_OUT[23]~reg0.CLK
clk => DEN~reg0.CLK
clk => VD~reg0.CLK
clk => HD~reg0.CLK
clk => row_counter[0].CLK
clk => row_counter[1].CLK
clk => row_counter[2].CLK
clk => row_counter[3].CLK
clk => row_counter[4].CLK
clk => row_counter[5].CLK
clk => row_counter[6].CLK
clk => row_counter[7].CLK
clk => row_counter[8].CLK
clk => row_counter[9].CLK
clk => column_counter[0].CLK
clk => column_counter[1].CLK
clk => column_counter[2].CLK
clk => column_counter[3].CLK
clk => column_counter[4].CLK
clk => column_counter[5].CLK
clk => column_counter[6].CLK
clk => column_counter[7].CLK
clk => column_counter[8].CLK
clk => column_counter[9].CLK
reset_n => RGB_OUT[0]~reg0.ACLR
reset_n => RGB_OUT[1]~reg0.ACLR
reset_n => RGB_OUT[2]~reg0.ACLR
reset_n => RGB_OUT[3]~reg0.ACLR
reset_n => RGB_OUT[4]~reg0.ACLR
reset_n => RGB_OUT[5]~reg0.ACLR
reset_n => RGB_OUT[6]~reg0.ACLR
reset_n => RGB_OUT[7]~reg0.ACLR
reset_n => RGB_OUT[8]~reg0.ACLR
reset_n => RGB_OUT[9]~reg0.ACLR
reset_n => RGB_OUT[10]~reg0.ACLR
reset_n => RGB_OUT[11]~reg0.ACLR
reset_n => RGB_OUT[12]~reg0.ACLR
reset_n => RGB_OUT[13]~reg0.ACLR
reset_n => RGB_OUT[14]~reg0.ACLR
reset_n => RGB_OUT[15]~reg0.ACLR
reset_n => RGB_OUT[16]~reg0.ACLR
reset_n => RGB_OUT[17]~reg0.ACLR
reset_n => RGB_OUT[18]~reg0.ACLR
reset_n => RGB_OUT[19]~reg0.ACLR
reset_n => RGB_OUT[20]~reg0.ACLR
reset_n => RGB_OUT[21]~reg0.ACLR
reset_n => RGB_OUT[22]~reg0.ACLR
reset_n => RGB_OUT[23]~reg0.ACLR
reset_n => DEN~reg0.ACLR
reset_n => VD~reg0.PRESET
reset_n => HD~reg0.PRESET
reset_n => column_counter[0].ACLR
reset_n => column_counter[1].ACLR
reset_n => column_counter[2].ACLR
reset_n => column_counter[3].ACLR
reset_n => column_counter[4].ACLR
reset_n => column_counter[5].ACLR
reset_n => column_counter[6].ACLR
reset_n => column_counter[7].ACLR
reset_n => column_counter[8].ACLR
reset_n => column_counter[9].ACLR
reset_n => row_counter[0].ACLR
reset_n => row_counter[1].ACLR
reset_n => row_counter[2].ACLR
reset_n => row_counter[3].ACLR
reset_n => row_counter[4].ACLR
reset_n => row_counter[5].ACLR
reset_n => row_counter[6].ACLR
reset_n => row_counter[7].ACLR
reset_n => row_counter[8].ACLR
reset_n => row_counter[9].ACLR
valid => ~NO_FANOUT~
data[0] => RGB_OUT[0]~reg0.DATAIN
data[1] => RGB_OUT[1]~reg0.DATAIN
data[2] => RGB_OUT[2]~reg0.DATAIN
data[3] => RGB_OUT[3]~reg0.DATAIN
data[4] => RGB_OUT[4]~reg0.DATAIN
data[5] => RGB_OUT[5]~reg0.DATAIN
data[6] => RGB_OUT[6]~reg0.DATAIN
data[7] => RGB_OUT[7]~reg0.DATAIN
data[8] => RGB_OUT[8]~reg0.DATAIN
data[9] => RGB_OUT[9]~reg0.DATAIN
data[10] => RGB_OUT[10]~reg0.DATAIN
data[11] => RGB_OUT[11]~reg0.DATAIN
data[12] => RGB_OUT[12]~reg0.DATAIN
data[13] => RGB_OUT[13]~reg0.DATAIN
data[14] => RGB_OUT[14]~reg0.DATAIN
data[15] => RGB_OUT[15]~reg0.DATAIN
data[16] => RGB_OUT[16]~reg0.DATAIN
data[17] => RGB_OUT[17]~reg0.DATAIN
data[18] => RGB_OUT[18]~reg0.DATAIN
data[19] => RGB_OUT[19]~reg0.DATAIN
data[20] => RGB_OUT[20]~reg0.DATAIN
data[21] => RGB_OUT[21]~reg0.DATAIN
data[22] => RGB_OUT[22]~reg0.DATAIN
data[23] => RGB_OUT[23]~reg0.DATAIN
sop => comb.IN1
eop => ~NO_FANOUT~
empty => ~NO_FANOUT~


|main|Proyecto:u1|Proyecto_timer_0:timer_0
address[0] => Equal1.IN0
address[0] => Equal2.IN31
address[0] => Equal3.IN31
address[0] => Equal4.IN1
address[1] => Equal1.IN31
address[1] => Equal2.IN30
address[1] => Equal3.IN0
address[1] => Equal4.IN0
address[2] => Equal1.IN30
address[2] => Equal2.IN29
address[2] => Equal3.IN30
address[2] => Equal4.IN31
chipselect => period_l_wr_strobe.IN0
clk => control_register.CLK
clk => readdata[0]~reg0.CLK
clk => readdata[1]~reg0.CLK
clk => readdata[2]~reg0.CLK
clk => readdata[3]~reg0.CLK
clk => readdata[4]~reg0.CLK
clk => readdata[5]~reg0.CLK
clk => readdata[6]~reg0.CLK
clk => readdata[7]~reg0.CLK
clk => readdata[8]~reg0.CLK
clk => readdata[9]~reg0.CLK
clk => readdata[10]~reg0.CLK
clk => readdata[11]~reg0.CLK
clk => readdata[12]~reg0.CLK
clk => readdata[13]~reg0.CLK
clk => readdata[14]~reg0.CLK
clk => readdata[15]~reg0.CLK
clk => timeout_occurred.CLK
clk => delayed_unxcounter_is_zeroxx0.CLK
clk => counter_is_running.CLK
clk => force_reload.CLK
clk => internal_counter[0].CLK
clk => internal_counter[1].CLK
clk => internal_counter[2].CLK
clk => internal_counter[3].CLK
clk => internal_counter[4].CLK
clk => internal_counter[5].CLK
clk => internal_counter[6].CLK
clk => internal_counter[7].CLK
clk => internal_counter[8].CLK
clk => internal_counter[9].CLK
clk => internal_counter[10].CLK
clk => internal_counter[11].CLK
clk => internal_counter[12].CLK
clk => internal_counter[13].CLK
clk => internal_counter[14].CLK
clk => internal_counter[15].CLK
clk => internal_counter[16].CLK
reset_n => readdata[0]~reg0.ACLR
reset_n => readdata[1]~reg0.ACLR
reset_n => readdata[2]~reg0.ACLR
reset_n => readdata[3]~reg0.ACLR
reset_n => readdata[4]~reg0.ACLR
reset_n => readdata[5]~reg0.ACLR
reset_n => readdata[6]~reg0.ACLR
reset_n => readdata[7]~reg0.ACLR
reset_n => readdata[8]~reg0.ACLR
reset_n => readdata[9]~reg0.ACLR
reset_n => readdata[10]~reg0.ACLR
reset_n => readdata[11]~reg0.ACLR
reset_n => readdata[12]~reg0.ACLR
reset_n => readdata[13]~reg0.ACLR
reset_n => readdata[14]~reg0.ACLR
reset_n => readdata[15]~reg0.ACLR
reset_n => internal_counter[0].PRESET
reset_n => internal_counter[1].PRESET
reset_n => internal_counter[2].PRESET
reset_n => internal_counter[3].PRESET
reset_n => internal_counter[4].PRESET
reset_n => internal_counter[5].ACLR
reset_n => internal_counter[6].ACLR
reset_n => internal_counter[7].PRESET
reset_n => internal_counter[8].ACLR
reset_n => internal_counter[9].PRESET
reset_n => internal_counter[10].PRESET
reset_n => internal_counter[11].ACLR
reset_n => internal_counter[12].ACLR
reset_n => internal_counter[13].ACLR
reset_n => internal_counter[14].ACLR
reset_n => internal_counter[15].PRESET
reset_n => internal_counter[16].PRESET
reset_n => force_reload.ACLR
reset_n => counter_is_running.ACLR
reset_n => delayed_unxcounter_is_zeroxx0.ACLR
reset_n => timeout_occurred.ACLR
reset_n => control_register.ACLR
write_n => period_l_wr_strobe.IN1
writedata[0] => control_register.DATAIN
writedata[1] => ~NO_FANOUT~
writedata[2] => ~NO_FANOUT~
writedata[3] => ~NO_FANOUT~
writedata[4] => ~NO_FANOUT~
writedata[5] => ~NO_FANOUT~
writedata[6] => ~NO_FANOUT~
writedata[7] => ~NO_FANOUT~
writedata[8] => ~NO_FANOUT~
writedata[9] => ~NO_FANOUT~
writedata[10] => ~NO_FANOUT~
writedata[11] => ~NO_FANOUT~
writedata[12] => ~NO_FANOUT~
writedata[13] => ~NO_FANOUT~
writedata[14] => ~NO_FANOUT~
writedata[15] => ~NO_FANOUT~


|main|Proyecto:u1|ps2:ps2_0
clk => ack_error.CLK
clk => t[0].CLK
clk => t[1].CLK
clk => t[2].CLK
clk => t[3].CLK
clk => t[4].CLK
clk => t[5].CLK
clk => t[6].CLK
clk => t[7].CLK
clk => t[8].CLK
clk => t[9].CLK
clk => t[10].CLK
clk => t[11].CLK
clk => t[12].CLK
clk => t[13].CLK
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => stop_error.CLK
clk => parity_error.CLK
clk => irq.CLK
clk => bits[0].CLK
clk => bits[1].CLK
clk => bits[2].CLK
clk => bits[3].CLK
clk => coe_data_reg.CLK
clk => coe_clock_reg[1].CLK
clk => coe_clock_reg[0].CLK
clk => shift[0].CLK
clk => shift[1].CLK
clk => shift[2].CLK
clk => shift[3].CLK
clk => shift[4].CLK
clk => shift[5].CLK
clk => shift[6].CLK
clk => shift[7].CLK
clk => shift[8].CLK
clk => shift[9].CLK
clk => avs_readdata[0]~reg0.CLK
clk => avs_readdata[1]~reg0.CLK
clk => avs_readdata[2]~reg0.CLK
clk => avs_readdata[3]~reg0.CLK
clk => avs_readdata[4]~reg0.CLK
clk => avs_readdata[5]~reg0.CLK
clk => avs_readdata[6]~reg0.CLK
clk => avs_readdata[7]~reg0.CLK
clk => avs_readdata[8]~reg0.CLK
clk => avs_readdata[9]~reg0.CLK
clk => avs_readdata[10]~reg0.CLK
clk => avs_readdata[11]~reg0.CLK
clk => state~6.DATAIN
reset => ack_error.ACLR
reset => t[0].ACLR
reset => t[1].ACLR
reset => t[2].ACLR
reset => t[3].ACLR
reset => t[4].ACLR
reset => t[5].ACLR
reset => t[6].ACLR
reset => t[7].ACLR
reset => t[8].ACLR
reset => t[9].ACLR
reset => t[10].ACLR
reset => t[11].ACLR
reset => t[12].ACLR
reset => t[13].ACLR
reset => data[0].ACLR
reset => data[1].ACLR
reset => data[2].ACLR
reset => data[3].ACLR
reset => data[4].ACLR
reset => data[5].ACLR
reset => data[6].ACLR
reset => data[7].ACLR
reset => stop_error.ACLR
reset => parity_error.ACLR
reset => irq.ACLR
reset => bits[0].ACLR
reset => bits[1].ACLR
reset => bits[2].ACLR
reset => bits[3].ACLR
reset => coe_data_reg.PRESET
reset => coe_clock_reg[1].PRESET
reset => coe_clock_reg[0].PRESET
reset => shift[0].ACLR
reset => shift[1].ACLR
reset => shift[2].ACLR
reset => shift[3].ACLR
reset => shift[4].ACLR
reset => shift[5].ACLR
reset => shift[6].ACLR
reset => shift[7].ACLR
reset => shift[8].ACLR
reset => shift[9].ACLR
reset => avs_readdata[0]~reg0.ACLR
reset => avs_readdata[1]~reg0.ACLR
reset => avs_readdata[2]~reg0.ACLR
reset => avs_readdata[3]~reg0.ACLR
reset => avs_readdata[4]~reg0.ACLR
reset => avs_readdata[5]~reg0.ACLR
reset => avs_readdata[6]~reg0.ACLR
reset => avs_readdata[7]~reg0.ACLR
reset => avs_readdata[8]~reg0.ACLR
reset => avs_readdata[9]~reg0.ACLR
reset => avs_readdata[10]~reg0.ACLR
reset => avs_readdata[11]~reg0.ACLR
reset => state~8.DATAIN
avs_byteenable[0] => process_0.IN0
avs_byteenable[0] => process_0.IN0
avs_byteenable[1] => process_0.IN0
avs_byteenable[1] => process_0.IN0
avs_byteenable[2] => ~NO_FANOUT~
avs_byteenable[3] => ~NO_FANOUT~
avs_read => process_0.IN1
avs_read => process_0.IN1
avs_write => process_0.IN1
avs_write => process_0.IN1
avs_writedata[0] => y.IN1
avs_writedata[0] => shift.DATAB
avs_writedata[1] => y.IN1
avs_writedata[1] => shift.DATAB
avs_writedata[2] => y.IN1
avs_writedata[2] => shift.DATAB
avs_writedata[3] => y.IN1
avs_writedata[3] => shift.DATAB
avs_writedata[4] => y.IN1
avs_writedata[4] => shift.DATAB
avs_writedata[5] => y.IN1
avs_writedata[5] => shift.DATAB
avs_writedata[6] => y.IN0
avs_writedata[6] => shift.DATAB
avs_writedata[7] => y.IN1
avs_writedata[7] => shift.DATAB
avs_writedata[8] => irq.DATAB
avs_writedata[9] => parity_error.DATAB
avs_writedata[10] => stop_error.DATAB
avs_writedata[11] => ack_error.DATAB
avs_writedata[12] => ~NO_FANOUT~
avs_writedata[13] => ~NO_FANOUT~
avs_writedata[14] => ~NO_FANOUT~
avs_writedata[15] => ~NO_FANOUT~
avs_writedata[16] => ~NO_FANOUT~
avs_writedata[17] => ~NO_FANOUT~
avs_writedata[18] => ~NO_FANOUT~
avs_writedata[19] => ~NO_FANOUT~
avs_writedata[20] => ~NO_FANOUT~
avs_writedata[21] => ~NO_FANOUT~
avs_writedata[22] => ~NO_FANOUT~
avs_writedata[23] => ~NO_FANOUT~
avs_writedata[24] => ~NO_FANOUT~
avs_writedata[25] => ~NO_FANOUT~
avs_writedata[26] => ~NO_FANOUT~
avs_writedata[27] => ~NO_FANOUT~
avs_writedata[28] => ~NO_FANOUT~
avs_writedata[29] => ~NO_FANOUT~
avs_writedata[30] => ~NO_FANOUT~
avs_writedata[31] => ~NO_FANOUT~
coe_clock <> coe_clock
coe_data <> coe_data


|main|Proyecto:u1|ps2:ps2_1
clk => ack_error.CLK
clk => t[0].CLK
clk => t[1].CLK
clk => t[2].CLK
clk => t[3].CLK
clk => t[4].CLK
clk => t[5].CLK
clk => t[6].CLK
clk => t[7].CLK
clk => t[8].CLK
clk => t[9].CLK
clk => t[10].CLK
clk => t[11].CLK
clk => t[12].CLK
clk => t[13].CLK
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => stop_error.CLK
clk => parity_error.CLK
clk => irq.CLK
clk => bits[0].CLK
clk => bits[1].CLK
clk => bits[2].CLK
clk => bits[3].CLK
clk => coe_data_reg.CLK
clk => coe_clock_reg[1].CLK
clk => coe_clock_reg[0].CLK
clk => shift[0].CLK
clk => shift[1].CLK
clk => shift[2].CLK
clk => shift[3].CLK
clk => shift[4].CLK
clk => shift[5].CLK
clk => shift[6].CLK
clk => shift[7].CLK
clk => shift[8].CLK
clk => shift[9].CLK
clk => avs_readdata[0]~reg0.CLK
clk => avs_readdata[1]~reg0.CLK
clk => avs_readdata[2]~reg0.CLK
clk => avs_readdata[3]~reg0.CLK
clk => avs_readdata[4]~reg0.CLK
clk => avs_readdata[5]~reg0.CLK
clk => avs_readdata[6]~reg0.CLK
clk => avs_readdata[7]~reg0.CLK
clk => avs_readdata[8]~reg0.CLK
clk => avs_readdata[9]~reg0.CLK
clk => avs_readdata[10]~reg0.CLK
clk => avs_readdata[11]~reg0.CLK
clk => state~6.DATAIN
reset => ack_error.ACLR
reset => t[0].ACLR
reset => t[1].ACLR
reset => t[2].ACLR
reset => t[3].ACLR
reset => t[4].ACLR
reset => t[5].ACLR
reset => t[6].ACLR
reset => t[7].ACLR
reset => t[8].ACLR
reset => t[9].ACLR
reset => t[10].ACLR
reset => t[11].ACLR
reset => t[12].ACLR
reset => t[13].ACLR
reset => data[0].ACLR
reset => data[1].ACLR
reset => data[2].ACLR
reset => data[3].ACLR
reset => data[4].ACLR
reset => data[5].ACLR
reset => data[6].ACLR
reset => data[7].ACLR
reset => stop_error.ACLR
reset => parity_error.ACLR
reset => irq.ACLR
reset => bits[0].ACLR
reset => bits[1].ACLR
reset => bits[2].ACLR
reset => bits[3].ACLR
reset => coe_data_reg.PRESET
reset => coe_clock_reg[1].PRESET
reset => coe_clock_reg[0].PRESET
reset => shift[0].ACLR
reset => shift[1].ACLR
reset => shift[2].ACLR
reset => shift[3].ACLR
reset => shift[4].ACLR
reset => shift[5].ACLR
reset => shift[6].ACLR
reset => shift[7].ACLR
reset => shift[8].ACLR
reset => shift[9].ACLR
reset => avs_readdata[0]~reg0.ACLR
reset => avs_readdata[1]~reg0.ACLR
reset => avs_readdata[2]~reg0.ACLR
reset => avs_readdata[3]~reg0.ACLR
reset => avs_readdata[4]~reg0.ACLR
reset => avs_readdata[5]~reg0.ACLR
reset => avs_readdata[6]~reg0.ACLR
reset => avs_readdata[7]~reg0.ACLR
reset => avs_readdata[8]~reg0.ACLR
reset => avs_readdata[9]~reg0.ACLR
reset => avs_readdata[10]~reg0.ACLR
reset => avs_readdata[11]~reg0.ACLR
reset => state~8.DATAIN
avs_byteenable[0] => process_0.IN0
avs_byteenable[0] => process_0.IN0
avs_byteenable[1] => process_0.IN0
avs_byteenable[1] => process_0.IN0
avs_byteenable[2] => ~NO_FANOUT~
avs_byteenable[3] => ~NO_FANOUT~
avs_read => process_0.IN1
avs_read => process_0.IN1
avs_write => process_0.IN1
avs_write => process_0.IN1
avs_writedata[0] => y.IN1
avs_writedata[0] => shift.DATAB
avs_writedata[1] => y.IN1
avs_writedata[1] => shift.DATAB
avs_writedata[2] => y.IN1
avs_writedata[2] => shift.DATAB
avs_writedata[3] => y.IN1
avs_writedata[3] => shift.DATAB
avs_writedata[4] => y.IN1
avs_writedata[4] => shift.DATAB
avs_writedata[5] => y.IN1
avs_writedata[5] => shift.DATAB
avs_writedata[6] => y.IN0
avs_writedata[6] => shift.DATAB
avs_writedata[7] => y.IN1
avs_writedata[7] => shift.DATAB
avs_writedata[8] => irq.DATAB
avs_writedata[9] => parity_error.DATAB
avs_writedata[10] => stop_error.DATAB
avs_writedata[11] => ack_error.DATAB
avs_writedata[12] => ~NO_FANOUT~
avs_writedata[13] => ~NO_FANOUT~
avs_writedata[14] => ~NO_FANOUT~
avs_writedata[15] => ~NO_FANOUT~
avs_writedata[16] => ~NO_FANOUT~
avs_writedata[17] => ~NO_FANOUT~
avs_writedata[18] => ~NO_FANOUT~
avs_writedata[19] => ~NO_FANOUT~
avs_writedata[20] => ~NO_FANOUT~
avs_writedata[21] => ~NO_FANOUT~
avs_writedata[22] => ~NO_FANOUT~
avs_writedata[23] => ~NO_FANOUT~
avs_writedata[24] => ~NO_FANOUT~
avs_writedata[25] => ~NO_FANOUT~
avs_writedata[26] => ~NO_FANOUT~
avs_writedata[27] => ~NO_FANOUT~
avs_writedata[28] => ~NO_FANOUT~
avs_writedata[29] => ~NO_FANOUT~
avs_writedata[30] => ~NO_FANOUT~
avs_writedata[31] => ~NO_FANOUT~
coe_clock <> coe_clock
coe_data <> coe_data


|main|Proyecto:u1|gpu:gpu_0
clk => core:u0.clk
clk => memory~44.CLK
clk => memory~0.CLK
clk => memory~1.CLK
clk => memory~2.CLK
clk => memory~3.CLK
clk => memory~4.CLK
clk => memory~5.CLK
clk => memory~6.CLK
clk => memory~7.CLK
clk => memory~8.CLK
clk => memory~9.CLK
clk => memory~10.CLK
clk => memory~11.CLK
clk => memory~12.CLK
clk => memory~13.CLK
clk => memory~14.CLK
clk => memory~15.CLK
clk => memory~16.CLK
clk => memory~17.CLK
clk => memory~18.CLK
clk => memory~19.CLK
clk => memory~20.CLK
clk => memory~21.CLK
clk => memory~22.CLK
clk => memory~23.CLK
clk => memory~24.CLK
clk => memory~25.CLK
clk => memory~26.CLK
clk => memory~27.CLK
clk => memory~28.CLK
clk => memory~29.CLK
clk => memory~30.CLK
clk => memory~31.CLK
clk => memory~32.CLK
clk => memory~33.CLK
clk => memory~34.CLK
clk => memory~35.CLK
clk => memory~36.CLK
clk => memory~37.CLK
clk => memory~38.CLK
clk => memory~39.CLK
clk => memory~40.CLK
clk => memory~41.CLK
clk => memory~42.CLK
clk => memory~43.CLK
clk => instruction[0].CLK
clk => instruction[1].CLK
clk => instruction[2].CLK
clk => instruction[3].CLK
clk => instruction[4].CLK
clk => instruction[5].CLK
clk => instruction[6].CLK
clk => instruction[7].CLK
clk => instruction[8].CLK
clk => instruction[9].CLK
clk => instruction[10].CLK
clk => instruction[11].CLK
clk => instruction[12].CLK
clk => instruction[13].CLK
clk => instruction[14].CLK
clk => instruction[15].CLK
clk => instruction[16].CLK
clk => instruction[17].CLK
clk => instruction[18].CLK
clk => instruction[19].CLK
clk => instruction[20].CLK
clk => instruction[21].CLK
clk => instruction[22].CLK
clk => instruction[23].CLK
clk => instruction[24].CLK
clk => instruction[25].CLK
clk => instruction[26].CLK
clk => instruction[27].CLK
clk => instruction[28].CLK
clk => instruction[29].CLK
clk => instruction[30].CLK
clk => instruction[31].CLK
clk => control[0].CLK
clk => control[1].CLK
clk => avs_control_slave_readdata[0]~reg0.CLK
clk => avs_control_slave_readdata[1]~reg0.CLK
clk => memory.CLK0
reset => core:u0.reset
reset => instruction[0].ACLR
reset => instruction[1].ACLR
reset => instruction[2].ACLR
reset => instruction[3].ACLR
reset => instruction[4].ACLR
reset => instruction[5].ACLR
reset => instruction[6].ACLR
reset => instruction[7].ACLR
reset => instruction[8].ACLR
reset => instruction[9].ACLR
reset => instruction[10].ACLR
reset => instruction[11].ACLR
reset => instruction[12].ACLR
reset => instruction[13].ACLR
reset => instruction[14].ACLR
reset => instruction[15].ACLR
reset => instruction[16].ACLR
reset => instruction[17].ACLR
reset => instruction[18].ACLR
reset => instruction[19].ACLR
reset => instruction[20].ACLR
reset => instruction[21].ACLR
reset => instruction[22].ACLR
reset => instruction[23].ACLR
reset => instruction[24].ACLR
reset => instruction[25].ACLR
reset => instruction[26].ACLR
reset => instruction[27].ACLR
reset => instruction[28].ACLR
reset => instruction[29].ACLR
reset => instruction[30].ACLR
reset => instruction[31].ACLR
reset => control[0].ACLR
reset => control[1].ACLR
reset => avs_control_slave_readdata[0]~reg0.ACLR
reset => avs_control_slave_readdata[1]~reg0.ACLR
avs_control_slave_read => avs_control_slave_readdata[0]~reg0.ENA
avs_control_slave_read => avs_control_slave_readdata[1]~reg0.ENA
avs_control_slave_write => control.OUTPUTSELECT
avs_control_slave_write => control.OUTPUTSELECT
avs_control_slave_writedata[0] => control.DATAB
avs_control_slave_writedata[1] => control.DATAB
avs_control_slave_writedata[2] => ~NO_FANOUT~
avs_control_slave_writedata[3] => ~NO_FANOUT~
avs_control_slave_writedata[4] => ~NO_FANOUT~
avs_control_slave_writedata[5] => ~NO_FANOUT~
avs_control_slave_writedata[6] => ~NO_FANOUT~
avs_control_slave_writedata[7] => ~NO_FANOUT~
avs_instruction_slave_address[0] => memory~11.DATAIN
avs_instruction_slave_address[0] => memory.WADDR
avs_instruction_slave_address[1] => memory~10.DATAIN
avs_instruction_slave_address[1] => memory.WADDR1
avs_instruction_slave_address[2] => memory~9.DATAIN
avs_instruction_slave_address[2] => memory.WADDR2
avs_instruction_slave_address[3] => memory~8.DATAIN
avs_instruction_slave_address[3] => memory.WADDR3
avs_instruction_slave_address[4] => memory~7.DATAIN
avs_instruction_slave_address[4] => memory.WADDR4
avs_instruction_slave_address[5] => memory~6.DATAIN
avs_instruction_slave_address[5] => memory.WADDR5
avs_instruction_slave_address[6] => memory~5.DATAIN
avs_instruction_slave_address[6] => memory.WADDR6
avs_instruction_slave_address[7] => memory~4.DATAIN
avs_instruction_slave_address[7] => memory.WADDR7
avs_instruction_slave_address[8] => memory~3.DATAIN
avs_instruction_slave_address[8] => memory.WADDR8
avs_instruction_slave_address[9] => memory~2.DATAIN
avs_instruction_slave_address[9] => memory.WADDR9
avs_instruction_slave_address[10] => memory~1.DATAIN
avs_instruction_slave_address[10] => memory.WADDR10
avs_instruction_slave_address[11] => memory~0.DATAIN
avs_instruction_slave_address[11] => memory.WADDR11
avs_instruction_slave_write => memory~44.DATAIN
avs_instruction_slave_write => memory.WE
avs_instruction_slave_writedata[0] => memory~43.DATAIN
avs_instruction_slave_writedata[0] => memory.DATAIN
avs_instruction_slave_writedata[1] => memory~42.DATAIN
avs_instruction_slave_writedata[1] => memory.DATAIN1
avs_instruction_slave_writedata[2] => memory~41.DATAIN
avs_instruction_slave_writedata[2] => memory.DATAIN2
avs_instruction_slave_writedata[3] => memory~40.DATAIN
avs_instruction_slave_writedata[3] => memory.DATAIN3
avs_instruction_slave_writedata[4] => memory~39.DATAIN
avs_instruction_slave_writedata[4] => memory.DATAIN4
avs_instruction_slave_writedata[5] => memory~38.DATAIN
avs_instruction_slave_writedata[5] => memory.DATAIN5
avs_instruction_slave_writedata[6] => memory~37.DATAIN
avs_instruction_slave_writedata[6] => memory.DATAIN6
avs_instruction_slave_writedata[7] => memory~36.DATAIN
avs_instruction_slave_writedata[7] => memory.DATAIN7
avs_instruction_slave_writedata[8] => memory~35.DATAIN
avs_instruction_slave_writedata[8] => memory.DATAIN8
avs_instruction_slave_writedata[9] => memory~34.DATAIN
avs_instruction_slave_writedata[9] => memory.DATAIN9
avs_instruction_slave_writedata[10] => memory~33.DATAIN
avs_instruction_slave_writedata[10] => memory.DATAIN10
avs_instruction_slave_writedata[11] => memory~32.DATAIN
avs_instruction_slave_writedata[11] => memory.DATAIN11
avs_instruction_slave_writedata[12] => memory~31.DATAIN
avs_instruction_slave_writedata[12] => memory.DATAIN12
avs_instruction_slave_writedata[13] => memory~30.DATAIN
avs_instruction_slave_writedata[13] => memory.DATAIN13
avs_instruction_slave_writedata[14] => memory~29.DATAIN
avs_instruction_slave_writedata[14] => memory.DATAIN14
avs_instruction_slave_writedata[15] => memory~28.DATAIN
avs_instruction_slave_writedata[15] => memory.DATAIN15
avs_instruction_slave_writedata[16] => memory~27.DATAIN
avs_instruction_slave_writedata[16] => memory.DATAIN16
avs_instruction_slave_writedata[17] => memory~26.DATAIN
avs_instruction_slave_writedata[17] => memory.DATAIN17
avs_instruction_slave_writedata[18] => memory~25.DATAIN
avs_instruction_slave_writedata[18] => memory.DATAIN18
avs_instruction_slave_writedata[19] => memory~24.DATAIN
avs_instruction_slave_writedata[19] => memory.DATAIN19
avs_instruction_slave_writedata[20] => memory~23.DATAIN
avs_instruction_slave_writedata[20] => memory.DATAIN20
avs_instruction_slave_writedata[21] => memory~22.DATAIN
avs_instruction_slave_writedata[21] => memory.DATAIN21
avs_instruction_slave_writedata[22] => memory~21.DATAIN
avs_instruction_slave_writedata[22] => memory.DATAIN22
avs_instruction_slave_writedata[23] => memory~20.DATAIN
avs_instruction_slave_writedata[23] => memory.DATAIN23
avs_instruction_slave_writedata[24] => memory~19.DATAIN
avs_instruction_slave_writedata[24] => memory.DATAIN24
avs_instruction_slave_writedata[25] => memory~18.DATAIN
avs_instruction_slave_writedata[25] => memory.DATAIN25
avs_instruction_slave_writedata[26] => memory~17.DATAIN
avs_instruction_slave_writedata[26] => memory.DATAIN26
avs_instruction_slave_writedata[27] => memory~16.DATAIN
avs_instruction_slave_writedata[27] => memory.DATAIN27
avs_instruction_slave_writedata[28] => memory~15.DATAIN
avs_instruction_slave_writedata[28] => memory.DATAIN28
avs_instruction_slave_writedata[29] => memory~14.DATAIN
avs_instruction_slave_writedata[29] => memory.DATAIN29
avs_instruction_slave_writedata[30] => memory~13.DATAIN
avs_instruction_slave_writedata[30] => memory.DATAIN30
avs_instruction_slave_writedata[31] => memory~12.DATAIN
avs_instruction_slave_writedata[31] => memory.DATAIN31
avm_data_master_readdata[0] => core:u0.readdata[0]
avm_data_master_readdata[1] => core:u0.readdata[1]
avm_data_master_readdata[2] => core:u0.readdata[2]
avm_data_master_readdata[3] => core:u0.readdata[3]
avm_data_master_readdata[4] => core:u0.readdata[4]
avm_data_master_readdata[5] => core:u0.readdata[5]
avm_data_master_readdata[6] => core:u0.readdata[6]
avm_data_master_readdata[7] => core:u0.readdata[7]
avm_data_master_readdata[8] => core:u0.readdata[8]
avm_data_master_readdata[9] => core:u0.readdata[9]
avm_data_master_readdata[10] => core:u0.readdata[10]
avm_data_master_readdata[11] => core:u0.readdata[11]
avm_data_master_readdata[12] => core:u0.readdata[12]
avm_data_master_readdata[13] => core:u0.readdata[13]
avm_data_master_readdata[14] => core:u0.readdata[14]
avm_data_master_readdata[15] => core:u0.readdata[15]
avm_data_master_readdata[16] => core:u0.readdata[16]
avm_data_master_readdata[17] => core:u0.readdata[17]
avm_data_master_readdata[18] => core:u0.readdata[18]
avm_data_master_readdata[19] => core:u0.readdata[19]
avm_data_master_readdata[20] => core:u0.readdata[20]
avm_data_master_readdata[21] => core:u0.readdata[21]
avm_data_master_readdata[22] => core:u0.readdata[22]
avm_data_master_readdata[23] => core:u0.readdata[23]
avm_data_master_readdata[24] => core:u0.readdata[24]
avm_data_master_readdata[25] => core:u0.readdata[25]
avm_data_master_readdata[26] => core:u0.readdata[26]
avm_data_master_readdata[27] => core:u0.readdata[27]
avm_data_master_readdata[28] => core:u0.readdata[28]
avm_data_master_readdata[29] => core:u0.readdata[29]
avm_data_master_readdata[30] => core:u0.readdata[30]
avm_data_master_readdata[31] => core:u0.readdata[31]
avm_data_master_waitrequest => process_1.IN1
avm_data_master_waitrequest => process_1.IN1


|main|Proyecto:u1|gpu:gpu_0|core:u0
clk => registers:u0.clk
clk => pc_1[0].CLK
clk => pc_1[1].CLK
clk => pc_1[2].CLK
clk => pc_1[3].CLK
clk => pc_1[4].CLK
clk => pc_1[5].CLK
clk => pc_1[6].CLK
clk => pc_1[7].CLK
clk => pc_1[8].CLK
clk => pc_1[9].CLK
clk => pc_1[10].CLK
clk => pc_1[11].CLK
clk => pc_1[12].CLK
clk => pc_1[13].CLK
clk => pc_1[14].CLK
clk => pc_1[15].CLK
clk => pc_1[16].CLK
clk => pc_1[17].CLK
clk => pc_1[18].CLK
clk => pc_1[19].CLK
clk => pc_1[20].CLK
clk => pc_1[21].CLK
clk => pc_1[22].CLK
clk => pc_1[23].CLK
clk => pc_1[24].CLK
clk => pc_1[25].CLK
clk => pc_1[26].CLK
clk => pc_1[27].CLK
clk => pc_1[28].CLK
clk => pc_1[29].CLK
clk => pc_1[30].CLK
clk => pc_1[31].CLK
clk => pc[0]~reg0.CLK
clk => pc[1]~reg0.CLK
clk => pc[2]~reg0.CLK
clk => pc[3]~reg0.CLK
clk => pc[4]~reg0.CLK
clk => pc[5]~reg0.CLK
clk => pc[6]~reg0.CLK
clk => pc[7]~reg0.CLK
clk => pc[8]~reg0.CLK
clk => pc[9]~reg0.CLK
clk => pc[10]~reg0.CLK
clk => pc[11]~reg0.CLK
clk => pc[12]~reg0.CLK
clk => pc[13]~reg0.CLK
clk => pc[14]~reg0.CLK
clk => pc[15]~reg0.CLK
clk => pc[16]~reg0.CLK
clk => pc[17]~reg0.CLK
clk => pc[18]~reg0.CLK
clk => pc[19]~reg0.CLK
clk => pc[20]~reg0.CLK
clk => pc[21]~reg0.CLK
clk => pc[22]~reg0.CLK
clk => pc[23]~reg0.CLK
clk => pc[24]~reg0.CLK
clk => pc[25]~reg0.CLK
clk => pc[26]~reg0.CLK
clk => pc[27]~reg0.CLK
clk => pc[28]~reg0.CLK
clk => pc[29]~reg0.CLK
clk => pc[30]~reg0.CLK
clk => pc[31]~reg0.CLK
clk => address_1[0].CLK
clk => address_1[1].CLK
clk => address_1[2].CLK
clk => address_1[3].CLK
clk => address_1[4].CLK
clk => address_1[5].CLK
clk => address_1[6].CLK
clk => address_1[7].CLK
clk => address_1[8].CLK
clk => address_1[9].CLK
clk => address_1[10].CLK
clk => address_1[11].CLK
clk => address_1[12].CLK
clk => address_1[13].CLK
clk => address_1[14].CLK
clk => address_1[15].CLK
clk => address_1[16].CLK
clk => address_1[17].CLK
clk => address_1[18].CLK
clk => address_1[19].CLK
clk => address_1[20].CLK
clk => address_1[21].CLK
clk => address_1[22].CLK
clk => address_1[23].CLK
clk => address_1[24].CLK
clk => address_1[25].CLK
clk => address_1[26].CLK
clk => address_1[27].CLK
clk => address_1[28].CLK
clk => address_1[29].CLK
clk => address_1[30].CLK
clk => address_1[31].CLK
clk => cr[0].CLK
clk => cr[1].CLK
clk => cr[2].CLK
clk => cr[3].CLK
clk => cr[4].CLK
clk => cr[5].CLK
clk => cr[6].CLK
clk => cr[7].CLK
clk => ploadfu_l[0].CLK
clk => ploadfu_l[1].CLK
clk => ploadfu_l[2].CLK
clk => ploadfu_l[3].CLK
clk => ploadfu_l[4].CLK
clk => ploadfu_l[5].CLK
clk => ploadfu_l[6].CLK
clk => ploadfu_l[7].CLK
clk => ploadfu_l[8].CLK
clk => ploadfu_l[9].CLK
clk => ploadfu_l[10].CLK
clk => ploadfu_l[11].CLK
clk => ploadfu_l[12].CLK
clk => ploadfu_l[13].CLK
clk => ploadfu_l[14].CLK
clk => ploadfu_l[15].CLK
clk => instruction_1[10][0].CLK
clk => instruction_1[10][1].CLK
clk => instruction_1[10][2].CLK
clk => instruction_1[10][3].CLK
clk => instruction_1[10][4].CLK
clk => instruction_1[9][0].CLK
clk => instruction_1[9][1].CLK
clk => instruction_1[9][2].CLK
clk => instruction_1[9][3].CLK
clk => instruction_1[9][4].CLK
clk => instruction_1[8][0].CLK
clk => instruction_1[8][1].CLK
clk => instruction_1[8][2].CLK
clk => instruction_1[8][3].CLK
clk => instruction_1[8][4].CLK
clk => instruction_1[7][0].CLK
clk => instruction_1[7][1].CLK
clk => instruction_1[7][2].CLK
clk => instruction_1[7][3].CLK
clk => instruction_1[7][4].CLK
clk => instruction_1[6][0].CLK
clk => instruction_1[6][1].CLK
clk => instruction_1[6][2].CLK
clk => instruction_1[6][3].CLK
clk => instruction_1[6][4].CLK
clk => instruction_1[5][0].CLK
clk => instruction_1[5][1].CLK
clk => instruction_1[5][2].CLK
clk => instruction_1[5][3].CLK
clk => instruction_1[5][4].CLK
clk => instruction_1[4][0].CLK
clk => instruction_1[4][1].CLK
clk => instruction_1[4][2].CLK
clk => instruction_1[4][3].CLK
clk => instruction_1[4][4].CLK
clk => instruction_1[3][0].CLK
clk => instruction_1[3][1].CLK
clk => instruction_1[3][2].CLK
clk => instruction_1[3][3].CLK
clk => instruction_1[3][4].CLK
clk => instruction_1[2][0].CLK
clk => instruction_1[2][1].CLK
clk => instruction_1[2][2].CLK
clk => instruction_1[2][3].CLK
clk => instruction_1[2][4].CLK
clk => instruction_1[1][0].CLK
clk => instruction_1[1][1].CLK
clk => instruction_1[1][2].CLK
clk => instruction_1[1][3].CLK
clk => instruction_1[1][4].CLK
clk => ie[10][6].CLK
clk => ie[9][6].CLK
clk => ie[8][6].CLK
clk => ie[7][6].CLK
clk => ie[6][6].CLK
clk => ie[5][6].CLK
clk => ie[4][6].CLK
clk => ie[3][6].CLK
clk => ie[2][4].CLK
clk => ie[2][5].CLK
clk => ie[2][6].CLK
clk => ie[1][4].CLK
clk => ie[1][5].CLK
clk => ie[1][6].CLK
clk => fmulp2:u2.clk
clk => fadd_fsub:u3.clk
clk => fmul:u4.clk
clk => fdiv:u5.clk
clk => fcomp_fmin_fmax:u6.clk
clk => trunc_round_ceil_floor:u7.clk
clk => ftou8:u8.clk
clk => ftou16:u9.clk
clk => ftou32:u10.clk
clk => u8tof:u11.clk
clk => u16tof:u12.clk
clk => u32tof:u13.clk
reset => registers:u0.reset
reset => pc_1[0].ACLR
reset => pc_1[1].ACLR
reset => pc_1[2].ACLR
reset => pc_1[3].ACLR
reset => pc_1[4].ACLR
reset => pc_1[5].ACLR
reset => pc_1[6].ACLR
reset => pc_1[7].ACLR
reset => pc_1[8].ACLR
reset => pc_1[9].ACLR
reset => pc_1[10].ACLR
reset => pc_1[11].ACLR
reset => pc_1[12].ACLR
reset => pc_1[13].ACLR
reset => pc_1[14].ACLR
reset => pc_1[15].ACLR
reset => pc_1[16].ACLR
reset => pc_1[17].ACLR
reset => pc_1[18].ACLR
reset => pc_1[19].ACLR
reset => pc_1[20].ACLR
reset => pc_1[21].ACLR
reset => pc_1[22].ACLR
reset => pc_1[23].ACLR
reset => pc_1[24].ACLR
reset => pc_1[25].ACLR
reset => pc_1[26].ACLR
reset => pc_1[27].ACLR
reset => pc_1[28].ACLR
reset => pc_1[29].ACLR
reset => pc_1[30].ACLR
reset => pc_1[31].ACLR
reset => pc[0]~reg0.ACLR
reset => pc[1]~reg0.ACLR
reset => pc[2]~reg0.ACLR
reset => pc[3]~reg0.ACLR
reset => pc[4]~reg0.ACLR
reset => pc[5]~reg0.ACLR
reset => pc[6]~reg0.ACLR
reset => pc[7]~reg0.ACLR
reset => pc[8]~reg0.ACLR
reset => pc[9]~reg0.ACLR
reset => pc[10]~reg0.ACLR
reset => pc[11]~reg0.ACLR
reset => pc[12]~reg0.ACLR
reset => pc[13]~reg0.ACLR
reset => pc[14]~reg0.ACLR
reset => pc[15]~reg0.ACLR
reset => pc[16]~reg0.ACLR
reset => pc[17]~reg0.ACLR
reset => pc[18]~reg0.ACLR
reset => pc[19]~reg0.ACLR
reset => pc[20]~reg0.ACLR
reset => pc[21]~reg0.ACLR
reset => pc[22]~reg0.ACLR
reset => pc[23]~reg0.ACLR
reset => pc[24]~reg0.ACLR
reset => pc[25]~reg0.ACLR
reset => pc[26]~reg0.ACLR
reset => pc[27]~reg0.ACLR
reset => pc[28]~reg0.ACLR
reset => pc[29]~reg0.ACLR
reset => pc[30]~reg0.ACLR
reset => pc[31]~reg0.ACLR
reset => address_1[0].ACLR
reset => address_1[1].ACLR
reset => address_1[2].ACLR
reset => address_1[3].ACLR
reset => address_1[4].ACLR
reset => address_1[5].ACLR
reset => address_1[6].ACLR
reset => address_1[7].ACLR
reset => address_1[8].ACLR
reset => address_1[9].ACLR
reset => address_1[10].ACLR
reset => address_1[11].ACLR
reset => address_1[12].ACLR
reset => address_1[13].ACLR
reset => address_1[14].ACLR
reset => address_1[15].ACLR
reset => address_1[16].ACLR
reset => address_1[17].ACLR
reset => address_1[18].ACLR
reset => address_1[19].ACLR
reset => address_1[20].ACLR
reset => address_1[21].ACLR
reset => address_1[22].ACLR
reset => address_1[23].ACLR
reset => address_1[24].ACLR
reset => address_1[25].ACLR
reset => address_1[26].ACLR
reset => address_1[27].ACLR
reset => address_1[28].ACLR
reset => address_1[29].ACLR
reset => address_1[30].ACLR
reset => address_1[31].ACLR
reset => cr[0].ACLR
reset => cr[1].ACLR
reset => cr[2].ACLR
reset => cr[3].ACLR
reset => cr[4].ACLR
reset => cr[5].ACLR
reset => cr[6].ACLR
reset => cr[7].ACLR
reset => ploadfu_l[0].ACLR
reset => ploadfu_l[1].ACLR
reset => ploadfu_l[2].ACLR
reset => ploadfu_l[3].ACLR
reset => ploadfu_l[4].ACLR
reset => ploadfu_l[5].ACLR
reset => ploadfu_l[6].ACLR
reset => ploadfu_l[7].ACLR
reset => ploadfu_l[8].ACLR
reset => ploadfu_l[9].ACLR
reset => ploadfu_l[10].ACLR
reset => ploadfu_l[11].ACLR
reset => ploadfu_l[12].ACLR
reset => ploadfu_l[13].ACLR
reset => ploadfu_l[14].ACLR
reset => ploadfu_l[15].ACLR
reset => instruction_1[10][0].ACLR
reset => instruction_1[10][1].ACLR
reset => instruction_1[10][2].ACLR
reset => instruction_1[10][3].ACLR
reset => instruction_1[10][4].ACLR
reset => instruction_1[9][0].ACLR
reset => instruction_1[9][1].ACLR
reset => instruction_1[9][2].ACLR
reset => instruction_1[9][3].ACLR
reset => instruction_1[9][4].ACLR
reset => instruction_1[8][0].ACLR
reset => instruction_1[8][1].ACLR
reset => instruction_1[8][2].ACLR
reset => instruction_1[8][3].ACLR
reset => instruction_1[8][4].ACLR
reset => instruction_1[7][0].ACLR
reset => instruction_1[7][1].ACLR
reset => instruction_1[7][2].ACLR
reset => instruction_1[7][3].ACLR
reset => instruction_1[7][4].ACLR
reset => instruction_1[6][0].ACLR
reset => instruction_1[6][1].ACLR
reset => instruction_1[6][2].ACLR
reset => instruction_1[6][3].ACLR
reset => instruction_1[6][4].ACLR
reset => instruction_1[5][0].ACLR
reset => instruction_1[5][1].ACLR
reset => instruction_1[5][2].ACLR
reset => instruction_1[5][3].ACLR
reset => instruction_1[5][4].ACLR
reset => instruction_1[4][0].ACLR
reset => instruction_1[4][1].ACLR
reset => instruction_1[4][2].ACLR
reset => instruction_1[4][3].ACLR
reset => instruction_1[4][4].ACLR
reset => instruction_1[3][0].ACLR
reset => instruction_1[3][1].ACLR
reset => instruction_1[3][2].ACLR
reset => instruction_1[3][3].ACLR
reset => instruction_1[3][4].ACLR
reset => instruction_1[2][0].ACLR
reset => instruction_1[2][1].ACLR
reset => instruction_1[2][2].ACLR
reset => instruction_1[2][3].ACLR
reset => instruction_1[2][4].ACLR
reset => instruction_1[1][0].ACLR
reset => instruction_1[1][1].ACLR
reset => instruction_1[1][2].ACLR
reset => instruction_1[1][3].ACLR
reset => instruction_1[1][4].ACLR
reset => ie[10][6].ACLR
reset => ie[9][6].ACLR
reset => ie[8][6].ACLR
reset => ie[7][6].ACLR
reset => ie[6][6].ACLR
reset => ie[5][6].ACLR
reset => ie[4][6].ACLR
reset => ie[3][6].ACLR
reset => ie[2][4].ACLR
reset => ie[2][5].ACLR
reset => ie[2][6].ACLR
reset => ie[1][4].ACLR
reset => ie[1][5].ACLR
reset => ie[1][6].ACLR
reset => fmulp2:u2.reset
reset => fadd_fsub:u3.reset
reset => fmul:u4.reset
reset => fdiv:u5.reset
reset => fcomp_fmin_fmax:u6.reset
reset => trunc_round_ceil_floor:u7.reset
reset => ftou8:u8.reset
reset => ftou16:u9.reset
reset => ftou32:u10.reset
reset => u8tof:u11.reset
reset => u16tof:u12.reset
reset => u32tof:u13.reset
cke => process_2.IN1
cke => process_4.IN1
cke => process_5.IN1
cke => registers:u0.cke
cke => fmulp2:u2.cke
cke => fadd_fsub:u3.cke
cke => fmul:u4.cke
cke => fdiv:u5.cke
cke => fcomp_fmin_fmax:u6.cke
cke => trunc_round_ceil_floor:u7.cke
cke => ftou8:u8.cke
cke => ftou16:u9.cke
cke => ftou32:u10.cke
cke => u8tof:u11.cke
cke => u16tof:u12.cke
cke => u32tof:u13.cke
cke => ie[1][6].ENA
cke => ie[1][5].ENA
cke => ie[2][6].ENA
cke => ie[2][5].ENA
cke => ie[10][6].ENA
cke => instruction_1[1][4].ENA
cke => instruction_1[1][3].ENA
cke => instruction_1[1][2].ENA
cke => instruction_1[1][1].ENA
cke => instruction_1[1][0].ENA
cke => instruction_1[2][4].ENA
cke => instruction_1[2][3].ENA
cke => instruction_1[2][2].ENA
cke => instruction_1[2][1].ENA
cke => instruction_1[2][0].ENA
cke => instruction_1[3][4].ENA
cke => instruction_1[3][3].ENA
cke => instruction_1[3][2].ENA
cke => instruction_1[3][1].ENA
cke => instruction_1[3][0].ENA
cke => instruction_1[4][4].ENA
cke => instruction_1[4][3].ENA
cke => instruction_1[4][2].ENA
cke => instruction_1[4][1].ENA
cke => instruction_1[4][0].ENA
cke => instruction_1[5][4].ENA
cke => instruction_1[5][3].ENA
cke => instruction_1[5][2].ENA
cke => instruction_1[5][1].ENA
cke => instruction_1[5][0].ENA
cke => instruction_1[6][4].ENA
cke => instruction_1[6][3].ENA
cke => instruction_1[6][2].ENA
cke => instruction_1[6][1].ENA
cke => instruction_1[6][0].ENA
cke => instruction_1[7][4].ENA
cke => instruction_1[7][3].ENA
cke => instruction_1[7][2].ENA
cke => instruction_1[7][1].ENA
cke => instruction_1[7][0].ENA
cke => instruction_1[8][4].ENA
cke => instruction_1[8][3].ENA
cke => instruction_1[8][2].ENA
cke => instruction_1[8][1].ENA
cke => instruction_1[8][0].ENA
cke => instruction_1[9][4].ENA
cke => instruction_1[9][3].ENA
cke => instruction_1[9][2].ENA
cke => instruction_1[9][1].ENA
cke => instruction_1[9][0].ENA
cke => instruction_1[10][4].ENA
cke => instruction_1[10][3].ENA
cke => instruction_1[10][2].ENA
cke => instruction_1[10][1].ENA
cke => ie[1][4].ENA
cke => ie[2][4].ENA
cke => ie[3][6].ENA
cke => ie[4][6].ENA
cke => ie[5][6].ENA
cke => ie[6][6].ENA
cke => ie[7][6].ENA
cke => ie[8][6].ENA
cke => pc[31]~reg0.ENA
cke => pc[30]~reg0.ENA
cke => pc[29]~reg0.ENA
cke => ie[9][6].ENA
cke => pc[28]~reg0.ENA
cke => pc[27]~reg0.ENA
cke => pc[26]~reg0.ENA
cke => pc[25]~reg0.ENA
cke => pc[24]~reg0.ENA
cke => pc[23]~reg0.ENA
cke => pc[22]~reg0.ENA
cke => pc[21]~reg0.ENA
cke => pc[20]~reg0.ENA
cke => pc[19]~reg0.ENA
cke => pc[18]~reg0.ENA
cke => pc[17]~reg0.ENA
cke => pc[16]~reg0.ENA
cke => pc[15]~reg0.ENA
cke => pc[14]~reg0.ENA
cke => pc[13]~reg0.ENA
cke => pc[12]~reg0.ENA
cke => pc[11]~reg0.ENA
cke => pc[10]~reg0.ENA
cke => pc[9]~reg0.ENA
cke => pc[8]~reg0.ENA
cke => pc[7]~reg0.ENA
cke => pc[6]~reg0.ENA
cke => pc[5]~reg0.ENA
cke => pc[4]~reg0.ENA
cke => pc[3]~reg0.ENA
cke => pc[2]~reg0.ENA
cke => pc[1]~reg0.ENA
cke => pc_1[31].ENA
cke => pc_1[30].ENA
cke => pc_1[29].ENA
cke => pc_1[28].ENA
cke => pc_1[27].ENA
cke => pc_1[26].ENA
cke => pc_1[25].ENA
cke => pc_1[24].ENA
cke => pc_1[23].ENA
cke => pc_1[22].ENA
cke => pc_1[21].ENA
cke => pc_1[20].ENA
cke => pc_1[19].ENA
cke => pc_1[18].ENA
cke => pc_1[17].ENA
cke => pc_1[16].ENA
cke => pc_1[15].ENA
cke => pc_1[14].ENA
cke => pc_1[13].ENA
cke => pc_1[12].ENA
cke => pc_1[11].ENA
cke => pc_1[10].ENA
cke => pc_1[9].ENA
cke => pc_1[8].ENA
cke => pc_1[7].ENA
cke => pc_1[6].ENA
cke => pc_1[5].ENA
cke => pc_1[4].ENA
cke => instruction_1[10][0].ENA
cke => pc_1[3].ENA
cke => pc_1[2].ENA
cke => pc_1[1].ENA
cke => pc_1[0].ENA
cke => pc[0]~reg0.ENA
instruction[0] => Decoder1.IN2
instruction[0] => Add2.IN34
instruction[0] => portc_tristate_bridge:u14.iaddrc[16][0]
instruction[0] => portc_tristate_bridge:u14.iaddrc[15][0]
instruction[0] => portc_tristate_bridge:u14.iaddrc[14][0]
instruction[0] => portc_tristate_bridge:u14.iaddrc[10][0]
instruction[0] => portc_tristate_bridge:u14.iaddrc[9][0]
instruction[0] => portc_tristate_bridge:u14.iaddrc[8][0]
instruction[0] => portc_tristate_bridge:u14.iaddrc[7][0]
instruction[0] => portc_tristate_bridge:u14.iaddrc[6][0]
instruction[0] => portc_tristate_bridge:u14.iaddrc[5][0]
instruction[0] => portc_tristate_bridge:u14.iaddrc[4][0]
instruction[0] => portc_tristate_bridge:u14.iaddrc[3][0]
instruction[0] => portc_tristate_bridge:u14.iaddrc[2][0]
instruction[0] => portc_tristate_bridge:u14.iaddrc[1][0]
instruction[0] => portc_tristate_bridge:u14.iaddrc[0][0]
instruction[0] => instruction_1[1][0].DATAIN
instruction[1] => Decoder1.IN1
instruction[1] => Add2.IN33
instruction[1] => portc_tristate_bridge:u14.iaddrc[16][1]
instruction[1] => portc_tristate_bridge:u14.iaddrc[15][1]
instruction[1] => portc_tristate_bridge:u14.iaddrc[14][1]
instruction[1] => portc_tristate_bridge:u14.iaddrc[10][1]
instruction[1] => portc_tristate_bridge:u14.iaddrc[9][1]
instruction[1] => portc_tristate_bridge:u14.iaddrc[8][1]
instruction[1] => portc_tristate_bridge:u14.iaddrc[7][1]
instruction[1] => portc_tristate_bridge:u14.iaddrc[6][1]
instruction[1] => portc_tristate_bridge:u14.iaddrc[5][1]
instruction[1] => portc_tristate_bridge:u14.iaddrc[4][1]
instruction[1] => portc_tristate_bridge:u14.iaddrc[3][1]
instruction[1] => portc_tristate_bridge:u14.iaddrc[2][1]
instruction[1] => portc_tristate_bridge:u14.iaddrc[1][1]
instruction[1] => portc_tristate_bridge:u14.iaddrc[0][1]
instruction[1] => instruction_1[1][1].DATAIN
instruction[2] => Decoder1.IN0
instruction[2] => Add2.IN32
instruction[2] => portc_tristate_bridge:u14.iaddrc[16][2]
instruction[2] => portc_tristate_bridge:u14.iaddrc[15][2]
instruction[2] => portc_tristate_bridge:u14.iaddrc[14][2]
instruction[2] => portc_tristate_bridge:u14.iaddrc[10][2]
instruction[2] => portc_tristate_bridge:u14.iaddrc[9][2]
instruction[2] => portc_tristate_bridge:u14.iaddrc[8][2]
instruction[2] => portc_tristate_bridge:u14.iaddrc[7][2]
instruction[2] => portc_tristate_bridge:u14.iaddrc[6][2]
instruction[2] => portc_tristate_bridge:u14.iaddrc[5][2]
instruction[2] => portc_tristate_bridge:u14.iaddrc[4][2]
instruction[2] => portc_tristate_bridge:u14.iaddrc[3][2]
instruction[2] => portc_tristate_bridge:u14.iaddrc[2][2]
instruction[2] => portc_tristate_bridge:u14.iaddrc[1][2]
instruction[2] => portc_tristate_bridge:u14.iaddrc[0][2]
instruction[2] => instruction_1[1][2].DATAIN
instruction[3] => Add2.IN31
instruction[3] => portc_tristate_bridge:u14.iaddrc[16][3]
instruction[3] => portc_tristate_bridge:u14.iaddrc[15][3]
instruction[3] => portc_tristate_bridge:u14.iaddrc[14][3]
instruction[3] => portc_tristate_bridge:u14.iaddrc[10][3]
instruction[3] => portc_tristate_bridge:u14.iaddrc[9][3]
instruction[3] => portc_tristate_bridge:u14.iaddrc[8][3]
instruction[3] => portc_tristate_bridge:u14.iaddrc[7][3]
instruction[3] => portc_tristate_bridge:u14.iaddrc[6][3]
instruction[3] => portc_tristate_bridge:u14.iaddrc[5][3]
instruction[3] => portc_tristate_bridge:u14.iaddrc[4][3]
instruction[3] => portc_tristate_bridge:u14.iaddrc[3][3]
instruction[3] => portc_tristate_bridge:u14.iaddrc[2][3]
instruction[3] => portc_tristate_bridge:u14.iaddrc[1][3]
instruction[3] => portc_tristate_bridge:u14.iaddrc[0][3]
instruction[3] => instruction_1[1][3].DATAIN
instruction[4] => Add2.IN30
instruction[4] => portc_tristate_bridge:u14.iaddrc[16][4]
instruction[4] => portc_tristate_bridge:u14.iaddrc[15][4]
instruction[4] => portc_tristate_bridge:u14.iaddrc[14][4]
instruction[4] => portc_tristate_bridge:u14.iaddrc[10][4]
instruction[4] => portc_tristate_bridge:u14.iaddrc[9][4]
instruction[4] => portc_tristate_bridge:u14.iaddrc[8][4]
instruction[4] => portc_tristate_bridge:u14.iaddrc[7][4]
instruction[4] => portc_tristate_bridge:u14.iaddrc[6][4]
instruction[4] => portc_tristate_bridge:u14.iaddrc[5][4]
instruction[4] => portc_tristate_bridge:u14.iaddrc[4][4]
instruction[4] => portc_tristate_bridge:u14.iaddrc[3][4]
instruction[4] => portc_tristate_bridge:u14.iaddrc[2][4]
instruction[4] => portc_tristate_bridge:u14.iaddrc[1][4]
instruction[4] => portc_tristate_bridge:u14.iaddrc[0][4]
instruction[4] => instruction_1[1][4].DATAIN
instruction[5] => wec[0].IN1
instruction[5] => Add2.IN29
instruction[5] => registers:u0.addrb[0]
instruction[5] => fmulp2:u2.exponent2[0]
instruction[5] => process_2.IN1
instruction[6] => Add2.IN28
instruction[6] => registers:u0.addrb[1]
instruction[6] => fmulp2:u2.exponent2[1]
instruction[6] => portc_tristate_bridge:u14.idatac[16][16]
instruction[6] => ploadfu_l[0].DATAIN
instruction[7] => Add2.IN27
instruction[7] => registers:u0.addrb[2]
instruction[7] => fmulp2:u2.exponent2[2]
instruction[7] => portc_tristate_bridge:u14.idatac[16][17]
instruction[7] => ploadfu_l[1].DATAIN
instruction[8] => Add2.IN26
instruction[8] => registers:u0.addrb[3]
instruction[8] => fmulp2:u2.exponent2[3]
instruction[8] => portc_tristate_bridge:u14.idatac[16][18]
instruction[8] => ploadfu_l[2].DATAIN
instruction[9] => Add2.IN25
instruction[9] => registers:u0.addrb[4]
instruction[9] => fmulp2:u2.exponent2[4]
instruction[9] => portc_tristate_bridge:u14.idatac[16][19]
instruction[9] => ploadfu_l[3].DATAIN
instruction[10] => Mux1.IN4
instruction[10] => Mux2.IN2
instruction[10] => Add1.IN2
instruction[10] => Add1.IN3
instruction[10] => Add1.IN4
instruction[10] => Add1.IN5
instruction[10] => Add1.IN6
instruction[10] => Add1.IN7
instruction[10] => Add1.IN8
instruction[10] => Add1.IN9
instruction[10] => Add1.IN10
instruction[10] => Add1.IN11
instruction[10] => Add1.IN12
instruction[10] => Add1.IN13
instruction[10] => Add1.IN14
instruction[10] => Add1.IN15
instruction[10] => Add1.IN16
instruction[10] => Add1.IN17
instruction[10] => Add1.IN18
instruction[10] => Add1.IN19
instruction[10] => Add1.IN20
instruction[10] => Add1.IN21
instruction[10] => Add1.IN22
instruction[10] => Add1.IN23
instruction[10] => Add1.IN24
instruction[10] => Add1.IN25
instruction[10] => Add1.IN26
instruction[10] => Add1.IN27
instruction[10] => Add1.IN28
instruction[10] => Add1.IN29
instruction[10] => Add1.IN30
instruction[10] => fmulp2:u2.exponent2[5]
instruction[10] => fadd_fsub:u3.sel
instruction[10] => fcomp_fmin_fmax:u6.sel
instruction[10] => trunc_round_ceil_floor:u7.sel[0]
instruction[10] => ftou8:u8.ll_lh_hl_hh[0]
instruction[10] => ftou16:u9.l_h
instruction[10] => u8tof:u11.ll_lh_hl_hh[0]
instruction[10] => u16tof:u12.l_h
instruction[10] => portc_tristate_bridge:u14.idatac[16][20]
instruction[10] => Add1.IN61
instruction[10] => Add1.IN0
instruction[10] => ploadfu_l[4].DATAIN
instruction[11] => Mux1.IN3
instruction[11] => Mux2.IN1
instruction[11] => fmulp2:u2.exponent2[6]
instruction[11] => trunc_round_ceil_floor:u7.sel[1]
instruction[11] => ftou8:u8.ll_lh_hl_hh[1]
instruction[11] => u8tof:u11.ll_lh_hl_hh[1]
instruction[11] => portc_tristate_bridge:u14.idatac[16][21]
instruction[11] => address_2[31].OUTPUTSELECT
instruction[11] => address_2[30].OUTPUTSELECT
instruction[11] => address_2[29].OUTPUTSELECT
instruction[11] => address_2[28].OUTPUTSELECT
instruction[11] => address_2[27].OUTPUTSELECT
instruction[11] => address_2[26].OUTPUTSELECT
instruction[11] => address_2[25].OUTPUTSELECT
instruction[11] => address_2[24].OUTPUTSELECT
instruction[11] => address_2[23].OUTPUTSELECT
instruction[11] => address_2[22].OUTPUTSELECT
instruction[11] => address_2[21].OUTPUTSELECT
instruction[11] => address_2[20].OUTPUTSELECT
instruction[11] => address_2[19].OUTPUTSELECT
instruction[11] => address_2[18].OUTPUTSELECT
instruction[11] => address_2[17].OUTPUTSELECT
instruction[11] => address_2[16].OUTPUTSELECT
instruction[11] => address_2[15].OUTPUTSELECT
instruction[11] => address_2[14].OUTPUTSELECT
instruction[11] => address_2[13].OUTPUTSELECT
instruction[11] => address_2[12].OUTPUTSELECT
instruction[11] => address_2[11].OUTPUTSELECT
instruction[11] => address_2[10].OUTPUTSELECT
instruction[11] => address_2[9].OUTPUTSELECT
instruction[11] => address_2[8].OUTPUTSELECT
instruction[11] => address_2[7].OUTPUTSELECT
instruction[11] => address_2[6].OUTPUTSELECT
instruction[11] => address_2[5].OUTPUTSELECT
instruction[11] => address_2[4].OUTPUTSELECT
instruction[11] => address_2[3].OUTPUTSELECT
instruction[11] => address_2[2].OUTPUTSELECT
instruction[11] => address_2[1].OUTPUTSELECT
instruction[11] => address_2[0].OUTPUTSELECT
instruction[11] => ploadfu_l[5].DATAIN
instruction[12] => Mux2.IN0
instruction[12] => fmulp2:u2.exponent2[7]
instruction[12] => portc_tristate_bridge:u14.idatac[16][22]
instruction[12] => address.OUTPUTSELECT
instruction[12] => address.OUTPUTSELECT
instruction[12] => address.OUTPUTSELECT
instruction[12] => address.OUTPUTSELECT
instruction[12] => address.OUTPUTSELECT
instruction[12] => address.OUTPUTSELECT
instruction[12] => address.OUTPUTSELECT
instruction[12] => address.OUTPUTSELECT
instruction[12] => address.OUTPUTSELECT
instruction[12] => address.OUTPUTSELECT
instruction[12] => address.OUTPUTSELECT
instruction[12] => address.OUTPUTSELECT
instruction[12] => address.OUTPUTSELECT
instruction[12] => address.OUTPUTSELECT
instruction[12] => address.OUTPUTSELECT
instruction[12] => address.OUTPUTSELECT
instruction[12] => address.OUTPUTSELECT
instruction[12] => address.OUTPUTSELECT
instruction[12] => address.OUTPUTSELECT
instruction[12] => address.OUTPUTSELECT
instruction[12] => address.OUTPUTSELECT
instruction[12] => address.OUTPUTSELECT
instruction[12] => address.OUTPUTSELECT
instruction[12] => address.OUTPUTSELECT
instruction[12] => address.OUTPUTSELECT
instruction[12] => address.OUTPUTSELECT
instruction[12] => address.OUTPUTSELECT
instruction[12] => address.OUTPUTSELECT
instruction[12] => address.OUTPUTSELECT
instruction[12] => address.OUTPUTSELECT
instruction[12] => address.OUTPUTSELECT
instruction[12] => address.OUTPUTSELECT
instruction[12] => ploadfu_l[6].DATAIN
instruction[13] => write.IN1
instruction[13] => fmulp2:u2.exponent2[8]
instruction[13] => portc_tristate_bridge:u14.idatac[16][23]
instruction[13] => ploadfu_l[7].DATAIN
instruction[14] => Add2.IN24
instruction[14] => portc_tristate_bridge:u14.idatac[16][24]
instruction[14] => ploadfu_l[8].DATAIN
instruction[15] => Add2.IN23
instruction[15] => portc_tristate_bridge:u14.idatac[16][25]
instruction[15] => ploadfu_l[9].DATAIN
instruction[16] => Add2.IN22
instruction[16] => registers:u0.addra[0]
instruction[16] => portc_tristate_bridge:u14.idatac[16][26]
instruction[16] => ploadfu_l[10].DATAIN
instruction[16] => k.RADDR
instruction[17] => Add2.IN21
instruction[17] => registers:u0.addra[1]
instruction[17] => portc_tristate_bridge:u14.idatac[16][27]
instruction[17] => ploadfu_l[11].DATAIN
instruction[17] => k.RADDR1
instruction[18] => Add2.IN20
instruction[18] => registers:u0.addra[2]
instruction[18] => portc_tristate_bridge:u14.idatac[16][28]
instruction[18] => ploadfu_l[12].DATAIN
instruction[18] => k.RADDR2
instruction[19] => Add2.IN19
instruction[19] => registers:u0.addra[3]
instruction[19] => portc_tristate_bridge:u14.idatac[16][29]
instruction[19] => ploadfu_l[13].DATAIN
instruction[20] => Add2.IN18
instruction[20] => registers:u0.addra[4]
instruction[20] => portc_tristate_bridge:u14.idatac[16][30]
instruction[20] => ploadfu_l[14].DATAIN
instruction[21] => Add2.IN2
instruction[21] => Add2.IN3
instruction[21] => Add2.IN4
instruction[21] => Add2.IN5
instruction[21] => Add2.IN6
instruction[21] => Add2.IN7
instruction[21] => Add2.IN8
instruction[21] => Add2.IN9
instruction[21] => Add2.IN10
instruction[21] => Add2.IN11
instruction[21] => Add2.IN12
instruction[21] => Add2.IN13
instruction[21] => Add2.IN14
instruction[21] => Add2.IN15
instruction[21] => Add2.IN16
instruction[21] => Add2.IN17
instruction[21] => portc_tristate_bridge:u14.idatac[16][31]
instruction[21] => dataa[31].OUTPUTSELECT
instruction[21] => dataa[30].OUTPUTSELECT
instruction[21] => dataa[29].OUTPUTSELECT
instruction[21] => dataa[28].OUTPUTSELECT
instruction[21] => dataa[27].OUTPUTSELECT
instruction[21] => dataa[26].OUTPUTSELECT
instruction[21] => dataa[25].OUTPUTSELECT
instruction[21] => dataa[24].OUTPUTSELECT
instruction[21] => dataa[23].OUTPUTSELECT
instruction[21] => dataa[22].OUTPUTSELECT
instruction[21] => dataa[21].OUTPUTSELECT
instruction[21] => dataa[20].OUTPUTSELECT
instruction[21] => dataa[19].OUTPUTSELECT
instruction[21] => dataa[18].OUTPUTSELECT
instruction[21] => dataa[17].OUTPUTSELECT
instruction[21] => dataa[16].OUTPUTSELECT
instruction[21] => dataa[15].OUTPUTSELECT
instruction[21] => dataa[14].OUTPUTSELECT
instruction[21] => dataa[13].OUTPUTSELECT
instruction[21] => dataa[12].OUTPUTSELECT
instruction[21] => dataa[11].OUTPUTSELECT
instruction[21] => dataa[10].OUTPUTSELECT
instruction[21] => dataa[9].OUTPUTSELECT
instruction[21] => dataa[8].OUTPUTSELECT
instruction[21] => dataa[7].OUTPUTSELECT
instruction[21] => dataa[6].OUTPUTSELECT
instruction[21] => dataa[5].OUTPUTSELECT
instruction[21] => dataa[4].OUTPUTSELECT
instruction[21] => dataa[3].OUTPUTSELECT
instruction[21] => dataa[2].OUTPUTSELECT
instruction[21] => dataa[1].OUTPUTSELECT
instruction[21] => dataa[0].OUTPUTSELECT
instruction[21] => ploadfu_l[15].DATAIN
instruction[22] => Mux0.IN2
instruction[23] => Mux0.IN1
instruction[24] => Mux0.IN0
instruction[25] => ie_1.IN1
instruction[26] => ie_1[31].IN1
instruction[27] => Decoder0.IN4
instruction[28] => Decoder0.IN3
instruction[29] => Decoder0.IN2
instruction[30] => Decoder0.IN1
instruction[31] => Decoder0.IN0
readdata[0] => pc.DATAB
readdata[0] => portc_tristate_bridge:u14.idatac[0][0]
readdata[1] => pc.DATAB
readdata[1] => portc_tristate_bridge:u14.idatac[0][1]
readdata[2] => pc.DATAB
readdata[2] => portc_tristate_bridge:u14.idatac[0][2]
readdata[3] => pc.DATAB
readdata[3] => portc_tristate_bridge:u14.idatac[0][3]
readdata[4] => pc.DATAB
readdata[4] => portc_tristate_bridge:u14.idatac[0][4]
readdata[5] => pc.DATAB
readdata[5] => portc_tristate_bridge:u14.idatac[0][5]
readdata[6] => pc.DATAB
readdata[6] => portc_tristate_bridge:u14.idatac[0][6]
readdata[7] => pc.DATAB
readdata[7] => portc_tristate_bridge:u14.idatac[0][7]
readdata[8] => pc.DATAB
readdata[8] => portc_tristate_bridge:u14.idatac[0][8]
readdata[9] => pc.DATAB
readdata[9] => portc_tristate_bridge:u14.idatac[0][9]
readdata[10] => pc.DATAB
readdata[10] => portc_tristate_bridge:u14.idatac[0][10]
readdata[11] => pc.DATAB
readdata[11] => portc_tristate_bridge:u14.idatac[0][11]
readdata[12] => pc.DATAB
readdata[12] => portc_tristate_bridge:u14.idatac[0][12]
readdata[13] => pc.DATAB
readdata[13] => portc_tristate_bridge:u14.idatac[0][13]
readdata[14] => pc.DATAB
readdata[14] => portc_tristate_bridge:u14.idatac[0][14]
readdata[15] => pc.DATAB
readdata[15] => portc_tristate_bridge:u14.idatac[0][15]
readdata[16] => pc.DATAB
readdata[16] => portc_tristate_bridge:u14.idatac[0][16]
readdata[17] => pc.DATAB
readdata[17] => portc_tristate_bridge:u14.idatac[0][17]
readdata[18] => pc.DATAB
readdata[18] => portc_tristate_bridge:u14.idatac[0][18]
readdata[19] => pc.DATAB
readdata[19] => portc_tristate_bridge:u14.idatac[0][19]
readdata[20] => pc.DATAB
readdata[20] => portc_tristate_bridge:u14.idatac[0][20]
readdata[21] => pc.DATAB
readdata[21] => portc_tristate_bridge:u14.idatac[0][21]
readdata[22] => pc.DATAB
readdata[22] => portc_tristate_bridge:u14.idatac[0][22]
readdata[23] => pc.DATAB
readdata[23] => portc_tristate_bridge:u14.idatac[0][23]
readdata[24] => pc.DATAB
readdata[24] => portc_tristate_bridge:u14.idatac[0][24]
readdata[25] => pc.DATAB
readdata[25] => portc_tristate_bridge:u14.idatac[0][25]
readdata[26] => pc.DATAB
readdata[26] => portc_tristate_bridge:u14.idatac[0][26]
readdata[27] => pc.DATAB
readdata[27] => portc_tristate_bridge:u14.idatac[0][27]
readdata[28] => pc.DATAB
readdata[28] => portc_tristate_bridge:u14.idatac[0][28]
readdata[29] => pc.DATAB
readdata[29] => portc_tristate_bridge:u14.idatac[0][29]
readdata[30] => pc.DATAB
readdata[30] => portc_tristate_bridge:u14.idatac[0][30]
readdata[31] => pc.DATAB
readdata[31] => portc_tristate_bridge:u14.idatac[0][31]


|main|Proyecto:u1|gpu:gpu_0|core:u0|registers:u0
clk => regs[31][0].CLK
clk => regs[31][1].CLK
clk => regs[31][2].CLK
clk => regs[31][3].CLK
clk => regs[31][4].CLK
clk => regs[31][5].CLK
clk => regs[31][6].CLK
clk => regs[31][7].CLK
clk => regs[31][8].CLK
clk => regs[31][9].CLK
clk => regs[31][10].CLK
clk => regs[31][11].CLK
clk => regs[31][12].CLK
clk => regs[31][13].CLK
clk => regs[31][14].CLK
clk => regs[31][15].CLK
clk => regs[31][16].CLK
clk => regs[31][17].CLK
clk => regs[31][18].CLK
clk => regs[31][19].CLK
clk => regs[31][20].CLK
clk => regs[31][21].CLK
clk => regs[31][22].CLK
clk => regs[31][23].CLK
clk => regs[31][24].CLK
clk => regs[31][25].CLK
clk => regs[31][26].CLK
clk => regs[31][27].CLK
clk => regs[31][28].CLK
clk => regs[31][29].CLK
clk => regs[31][30].CLK
clk => regs[31][31].CLK
clk => regs[30][0].CLK
clk => regs[30][1].CLK
clk => regs[30][2].CLK
clk => regs[30][3].CLK
clk => regs[30][4].CLK
clk => regs[30][5].CLK
clk => regs[30][6].CLK
clk => regs[30][7].CLK
clk => regs[30][8].CLK
clk => regs[30][9].CLK
clk => regs[30][10].CLK
clk => regs[30][11].CLK
clk => regs[30][12].CLK
clk => regs[30][13].CLK
clk => regs[30][14].CLK
clk => regs[30][15].CLK
clk => regs[30][16].CLK
clk => regs[30][17].CLK
clk => regs[30][18].CLK
clk => regs[30][19].CLK
clk => regs[30][20].CLK
clk => regs[30][21].CLK
clk => regs[30][22].CLK
clk => regs[30][23].CLK
clk => regs[30][24].CLK
clk => regs[30][25].CLK
clk => regs[30][26].CLK
clk => regs[30][27].CLK
clk => regs[30][28].CLK
clk => regs[30][29].CLK
clk => regs[30][30].CLK
clk => regs[30][31].CLK
clk => regs[29][0].CLK
clk => regs[29][1].CLK
clk => regs[29][2].CLK
clk => regs[29][3].CLK
clk => regs[29][4].CLK
clk => regs[29][5].CLK
clk => regs[29][6].CLK
clk => regs[29][7].CLK
clk => regs[29][8].CLK
clk => regs[29][9].CLK
clk => regs[29][10].CLK
clk => regs[29][11].CLK
clk => regs[29][12].CLK
clk => regs[29][13].CLK
clk => regs[29][14].CLK
clk => regs[29][15].CLK
clk => regs[29][16].CLK
clk => regs[29][17].CLK
clk => regs[29][18].CLK
clk => regs[29][19].CLK
clk => regs[29][20].CLK
clk => regs[29][21].CLK
clk => regs[29][22].CLK
clk => regs[29][23].CLK
clk => regs[29][24].CLK
clk => regs[29][25].CLK
clk => regs[29][26].CLK
clk => regs[29][27].CLK
clk => regs[29][28].CLK
clk => regs[29][29].CLK
clk => regs[29][30].CLK
clk => regs[29][31].CLK
clk => regs[28][0].CLK
clk => regs[28][1].CLK
clk => regs[28][2].CLK
clk => regs[28][3].CLK
clk => regs[28][4].CLK
clk => regs[28][5].CLK
clk => regs[28][6].CLK
clk => regs[28][7].CLK
clk => regs[28][8].CLK
clk => regs[28][9].CLK
clk => regs[28][10].CLK
clk => regs[28][11].CLK
clk => regs[28][12].CLK
clk => regs[28][13].CLK
clk => regs[28][14].CLK
clk => regs[28][15].CLK
clk => regs[28][16].CLK
clk => regs[28][17].CLK
clk => regs[28][18].CLK
clk => regs[28][19].CLK
clk => regs[28][20].CLK
clk => regs[28][21].CLK
clk => regs[28][22].CLK
clk => regs[28][23].CLK
clk => regs[28][24].CLK
clk => regs[28][25].CLK
clk => regs[28][26].CLK
clk => regs[28][27].CLK
clk => regs[28][28].CLK
clk => regs[28][29].CLK
clk => regs[28][30].CLK
clk => regs[28][31].CLK
clk => regs[27][0].CLK
clk => regs[27][1].CLK
clk => regs[27][2].CLK
clk => regs[27][3].CLK
clk => regs[27][4].CLK
clk => regs[27][5].CLK
clk => regs[27][6].CLK
clk => regs[27][7].CLK
clk => regs[27][8].CLK
clk => regs[27][9].CLK
clk => regs[27][10].CLK
clk => regs[27][11].CLK
clk => regs[27][12].CLK
clk => regs[27][13].CLK
clk => regs[27][14].CLK
clk => regs[27][15].CLK
clk => regs[27][16].CLK
clk => regs[27][17].CLK
clk => regs[27][18].CLK
clk => regs[27][19].CLK
clk => regs[27][20].CLK
clk => regs[27][21].CLK
clk => regs[27][22].CLK
clk => regs[27][23].CLK
clk => regs[27][24].CLK
clk => regs[27][25].CLK
clk => regs[27][26].CLK
clk => regs[27][27].CLK
clk => regs[27][28].CLK
clk => regs[27][29].CLK
clk => regs[27][30].CLK
clk => regs[27][31].CLK
clk => regs[26][0].CLK
clk => regs[26][1].CLK
clk => regs[26][2].CLK
clk => regs[26][3].CLK
clk => regs[26][4].CLK
clk => regs[26][5].CLK
clk => regs[26][6].CLK
clk => regs[26][7].CLK
clk => regs[26][8].CLK
clk => regs[26][9].CLK
clk => regs[26][10].CLK
clk => regs[26][11].CLK
clk => regs[26][12].CLK
clk => regs[26][13].CLK
clk => regs[26][14].CLK
clk => regs[26][15].CLK
clk => regs[26][16].CLK
clk => regs[26][17].CLK
clk => regs[26][18].CLK
clk => regs[26][19].CLK
clk => regs[26][20].CLK
clk => regs[26][21].CLK
clk => regs[26][22].CLK
clk => regs[26][23].CLK
clk => regs[26][24].CLK
clk => regs[26][25].CLK
clk => regs[26][26].CLK
clk => regs[26][27].CLK
clk => regs[26][28].CLK
clk => regs[26][29].CLK
clk => regs[26][30].CLK
clk => regs[26][31].CLK
clk => regs[25][0].CLK
clk => regs[25][1].CLK
clk => regs[25][2].CLK
clk => regs[25][3].CLK
clk => regs[25][4].CLK
clk => regs[25][5].CLK
clk => regs[25][6].CLK
clk => regs[25][7].CLK
clk => regs[25][8].CLK
clk => regs[25][9].CLK
clk => regs[25][10].CLK
clk => regs[25][11].CLK
clk => regs[25][12].CLK
clk => regs[25][13].CLK
clk => regs[25][14].CLK
clk => regs[25][15].CLK
clk => regs[25][16].CLK
clk => regs[25][17].CLK
clk => regs[25][18].CLK
clk => regs[25][19].CLK
clk => regs[25][20].CLK
clk => regs[25][21].CLK
clk => regs[25][22].CLK
clk => regs[25][23].CLK
clk => regs[25][24].CLK
clk => regs[25][25].CLK
clk => regs[25][26].CLK
clk => regs[25][27].CLK
clk => regs[25][28].CLK
clk => regs[25][29].CLK
clk => regs[25][30].CLK
clk => regs[25][31].CLK
clk => regs[24][0].CLK
clk => regs[24][1].CLK
clk => regs[24][2].CLK
clk => regs[24][3].CLK
clk => regs[24][4].CLK
clk => regs[24][5].CLK
clk => regs[24][6].CLK
clk => regs[24][7].CLK
clk => regs[24][8].CLK
clk => regs[24][9].CLK
clk => regs[24][10].CLK
clk => regs[24][11].CLK
clk => regs[24][12].CLK
clk => regs[24][13].CLK
clk => regs[24][14].CLK
clk => regs[24][15].CLK
clk => regs[24][16].CLK
clk => regs[24][17].CLK
clk => regs[24][18].CLK
clk => regs[24][19].CLK
clk => regs[24][20].CLK
clk => regs[24][21].CLK
clk => regs[24][22].CLK
clk => regs[24][23].CLK
clk => regs[24][24].CLK
clk => regs[24][25].CLK
clk => regs[24][26].CLK
clk => regs[24][27].CLK
clk => regs[24][28].CLK
clk => regs[24][29].CLK
clk => regs[24][30].CLK
clk => regs[24][31].CLK
clk => regs[23][0].CLK
clk => regs[23][1].CLK
clk => regs[23][2].CLK
clk => regs[23][3].CLK
clk => regs[23][4].CLK
clk => regs[23][5].CLK
clk => regs[23][6].CLK
clk => regs[23][7].CLK
clk => regs[23][8].CLK
clk => regs[23][9].CLK
clk => regs[23][10].CLK
clk => regs[23][11].CLK
clk => regs[23][12].CLK
clk => regs[23][13].CLK
clk => regs[23][14].CLK
clk => regs[23][15].CLK
clk => regs[23][16].CLK
clk => regs[23][17].CLK
clk => regs[23][18].CLK
clk => regs[23][19].CLK
clk => regs[23][20].CLK
clk => regs[23][21].CLK
clk => regs[23][22].CLK
clk => regs[23][23].CLK
clk => regs[23][24].CLK
clk => regs[23][25].CLK
clk => regs[23][26].CLK
clk => regs[23][27].CLK
clk => regs[23][28].CLK
clk => regs[23][29].CLK
clk => regs[23][30].CLK
clk => regs[23][31].CLK
clk => regs[22][0].CLK
clk => regs[22][1].CLK
clk => regs[22][2].CLK
clk => regs[22][3].CLK
clk => regs[22][4].CLK
clk => regs[22][5].CLK
clk => regs[22][6].CLK
clk => regs[22][7].CLK
clk => regs[22][8].CLK
clk => regs[22][9].CLK
clk => regs[22][10].CLK
clk => regs[22][11].CLK
clk => regs[22][12].CLK
clk => regs[22][13].CLK
clk => regs[22][14].CLK
clk => regs[22][15].CLK
clk => regs[22][16].CLK
clk => regs[22][17].CLK
clk => regs[22][18].CLK
clk => regs[22][19].CLK
clk => regs[22][20].CLK
clk => regs[22][21].CLK
clk => regs[22][22].CLK
clk => regs[22][23].CLK
clk => regs[22][24].CLK
clk => regs[22][25].CLK
clk => regs[22][26].CLK
clk => regs[22][27].CLK
clk => regs[22][28].CLK
clk => regs[22][29].CLK
clk => regs[22][30].CLK
clk => regs[22][31].CLK
clk => regs[21][0].CLK
clk => regs[21][1].CLK
clk => regs[21][2].CLK
clk => regs[21][3].CLK
clk => regs[21][4].CLK
clk => regs[21][5].CLK
clk => regs[21][6].CLK
clk => regs[21][7].CLK
clk => regs[21][8].CLK
clk => regs[21][9].CLK
clk => regs[21][10].CLK
clk => regs[21][11].CLK
clk => regs[21][12].CLK
clk => regs[21][13].CLK
clk => regs[21][14].CLK
clk => regs[21][15].CLK
clk => regs[21][16].CLK
clk => regs[21][17].CLK
clk => regs[21][18].CLK
clk => regs[21][19].CLK
clk => regs[21][20].CLK
clk => regs[21][21].CLK
clk => regs[21][22].CLK
clk => regs[21][23].CLK
clk => regs[21][24].CLK
clk => regs[21][25].CLK
clk => regs[21][26].CLK
clk => regs[21][27].CLK
clk => regs[21][28].CLK
clk => regs[21][29].CLK
clk => regs[21][30].CLK
clk => regs[21][31].CLK
clk => regs[20][0].CLK
clk => regs[20][1].CLK
clk => regs[20][2].CLK
clk => regs[20][3].CLK
clk => regs[20][4].CLK
clk => regs[20][5].CLK
clk => regs[20][6].CLK
clk => regs[20][7].CLK
clk => regs[20][8].CLK
clk => regs[20][9].CLK
clk => regs[20][10].CLK
clk => regs[20][11].CLK
clk => regs[20][12].CLK
clk => regs[20][13].CLK
clk => regs[20][14].CLK
clk => regs[20][15].CLK
clk => regs[20][16].CLK
clk => regs[20][17].CLK
clk => regs[20][18].CLK
clk => regs[20][19].CLK
clk => regs[20][20].CLK
clk => regs[20][21].CLK
clk => regs[20][22].CLK
clk => regs[20][23].CLK
clk => regs[20][24].CLK
clk => regs[20][25].CLK
clk => regs[20][26].CLK
clk => regs[20][27].CLK
clk => regs[20][28].CLK
clk => regs[20][29].CLK
clk => regs[20][30].CLK
clk => regs[20][31].CLK
clk => regs[19][0].CLK
clk => regs[19][1].CLK
clk => regs[19][2].CLK
clk => regs[19][3].CLK
clk => regs[19][4].CLK
clk => regs[19][5].CLK
clk => regs[19][6].CLK
clk => regs[19][7].CLK
clk => regs[19][8].CLK
clk => regs[19][9].CLK
clk => regs[19][10].CLK
clk => regs[19][11].CLK
clk => regs[19][12].CLK
clk => regs[19][13].CLK
clk => regs[19][14].CLK
clk => regs[19][15].CLK
clk => regs[19][16].CLK
clk => regs[19][17].CLK
clk => regs[19][18].CLK
clk => regs[19][19].CLK
clk => regs[19][20].CLK
clk => regs[19][21].CLK
clk => regs[19][22].CLK
clk => regs[19][23].CLK
clk => regs[19][24].CLK
clk => regs[19][25].CLK
clk => regs[19][26].CLK
clk => regs[19][27].CLK
clk => regs[19][28].CLK
clk => regs[19][29].CLK
clk => regs[19][30].CLK
clk => regs[19][31].CLK
clk => regs[18][0].CLK
clk => regs[18][1].CLK
clk => regs[18][2].CLK
clk => regs[18][3].CLK
clk => regs[18][4].CLK
clk => regs[18][5].CLK
clk => regs[18][6].CLK
clk => regs[18][7].CLK
clk => regs[18][8].CLK
clk => regs[18][9].CLK
clk => regs[18][10].CLK
clk => regs[18][11].CLK
clk => regs[18][12].CLK
clk => regs[18][13].CLK
clk => regs[18][14].CLK
clk => regs[18][15].CLK
clk => regs[18][16].CLK
clk => regs[18][17].CLK
clk => regs[18][18].CLK
clk => regs[18][19].CLK
clk => regs[18][20].CLK
clk => regs[18][21].CLK
clk => regs[18][22].CLK
clk => regs[18][23].CLK
clk => regs[18][24].CLK
clk => regs[18][25].CLK
clk => regs[18][26].CLK
clk => regs[18][27].CLK
clk => regs[18][28].CLK
clk => regs[18][29].CLK
clk => regs[18][30].CLK
clk => regs[18][31].CLK
clk => regs[17][0].CLK
clk => regs[17][1].CLK
clk => regs[17][2].CLK
clk => regs[17][3].CLK
clk => regs[17][4].CLK
clk => regs[17][5].CLK
clk => regs[17][6].CLK
clk => regs[17][7].CLK
clk => regs[17][8].CLK
clk => regs[17][9].CLK
clk => regs[17][10].CLK
clk => regs[17][11].CLK
clk => regs[17][12].CLK
clk => regs[17][13].CLK
clk => regs[17][14].CLK
clk => regs[17][15].CLK
clk => regs[17][16].CLK
clk => regs[17][17].CLK
clk => regs[17][18].CLK
clk => regs[17][19].CLK
clk => regs[17][20].CLK
clk => regs[17][21].CLK
clk => regs[17][22].CLK
clk => regs[17][23].CLK
clk => regs[17][24].CLK
clk => regs[17][25].CLK
clk => regs[17][26].CLK
clk => regs[17][27].CLK
clk => regs[17][28].CLK
clk => regs[17][29].CLK
clk => regs[17][30].CLK
clk => regs[17][31].CLK
clk => regs[16][0].CLK
clk => regs[16][1].CLK
clk => regs[16][2].CLK
clk => regs[16][3].CLK
clk => regs[16][4].CLK
clk => regs[16][5].CLK
clk => regs[16][6].CLK
clk => regs[16][7].CLK
clk => regs[16][8].CLK
clk => regs[16][9].CLK
clk => regs[16][10].CLK
clk => regs[16][11].CLK
clk => regs[16][12].CLK
clk => regs[16][13].CLK
clk => regs[16][14].CLK
clk => regs[16][15].CLK
clk => regs[16][16].CLK
clk => regs[16][17].CLK
clk => regs[16][18].CLK
clk => regs[16][19].CLK
clk => regs[16][20].CLK
clk => regs[16][21].CLK
clk => regs[16][22].CLK
clk => regs[16][23].CLK
clk => regs[16][24].CLK
clk => regs[16][25].CLK
clk => regs[16][26].CLK
clk => regs[16][27].CLK
clk => regs[16][28].CLK
clk => regs[16][29].CLK
clk => regs[16][30].CLK
clk => regs[16][31].CLK
clk => regs[15][0].CLK
clk => regs[15][1].CLK
clk => regs[15][2].CLK
clk => regs[15][3].CLK
clk => regs[15][4].CLK
clk => regs[15][5].CLK
clk => regs[15][6].CLK
clk => regs[15][7].CLK
clk => regs[15][8].CLK
clk => regs[15][9].CLK
clk => regs[15][10].CLK
clk => regs[15][11].CLK
clk => regs[15][12].CLK
clk => regs[15][13].CLK
clk => regs[15][14].CLK
clk => regs[15][15].CLK
clk => regs[15][16].CLK
clk => regs[15][17].CLK
clk => regs[15][18].CLK
clk => regs[15][19].CLK
clk => regs[15][20].CLK
clk => regs[15][21].CLK
clk => regs[15][22].CLK
clk => regs[15][23].CLK
clk => regs[15][24].CLK
clk => regs[15][25].CLK
clk => regs[15][26].CLK
clk => regs[15][27].CLK
clk => regs[15][28].CLK
clk => regs[15][29].CLK
clk => regs[15][30].CLK
clk => regs[15][31].CLK
clk => regs[14][0].CLK
clk => regs[14][1].CLK
clk => regs[14][2].CLK
clk => regs[14][3].CLK
clk => regs[14][4].CLK
clk => regs[14][5].CLK
clk => regs[14][6].CLK
clk => regs[14][7].CLK
clk => regs[14][8].CLK
clk => regs[14][9].CLK
clk => regs[14][10].CLK
clk => regs[14][11].CLK
clk => regs[14][12].CLK
clk => regs[14][13].CLK
clk => regs[14][14].CLK
clk => regs[14][15].CLK
clk => regs[14][16].CLK
clk => regs[14][17].CLK
clk => regs[14][18].CLK
clk => regs[14][19].CLK
clk => regs[14][20].CLK
clk => regs[14][21].CLK
clk => regs[14][22].CLK
clk => regs[14][23].CLK
clk => regs[14][24].CLK
clk => regs[14][25].CLK
clk => regs[14][26].CLK
clk => regs[14][27].CLK
clk => regs[14][28].CLK
clk => regs[14][29].CLK
clk => regs[14][30].CLK
clk => regs[14][31].CLK
clk => regs[13][0].CLK
clk => regs[13][1].CLK
clk => regs[13][2].CLK
clk => regs[13][3].CLK
clk => regs[13][4].CLK
clk => regs[13][5].CLK
clk => regs[13][6].CLK
clk => regs[13][7].CLK
clk => regs[13][8].CLK
clk => regs[13][9].CLK
clk => regs[13][10].CLK
clk => regs[13][11].CLK
clk => regs[13][12].CLK
clk => regs[13][13].CLK
clk => regs[13][14].CLK
clk => regs[13][15].CLK
clk => regs[13][16].CLK
clk => regs[13][17].CLK
clk => regs[13][18].CLK
clk => regs[13][19].CLK
clk => regs[13][20].CLK
clk => regs[13][21].CLK
clk => regs[13][22].CLK
clk => regs[13][23].CLK
clk => regs[13][24].CLK
clk => regs[13][25].CLK
clk => regs[13][26].CLK
clk => regs[13][27].CLK
clk => regs[13][28].CLK
clk => regs[13][29].CLK
clk => regs[13][30].CLK
clk => regs[13][31].CLK
clk => regs[12][0].CLK
clk => regs[12][1].CLK
clk => regs[12][2].CLK
clk => regs[12][3].CLK
clk => regs[12][4].CLK
clk => regs[12][5].CLK
clk => regs[12][6].CLK
clk => regs[12][7].CLK
clk => regs[12][8].CLK
clk => regs[12][9].CLK
clk => regs[12][10].CLK
clk => regs[12][11].CLK
clk => regs[12][12].CLK
clk => regs[12][13].CLK
clk => regs[12][14].CLK
clk => regs[12][15].CLK
clk => regs[12][16].CLK
clk => regs[12][17].CLK
clk => regs[12][18].CLK
clk => regs[12][19].CLK
clk => regs[12][20].CLK
clk => regs[12][21].CLK
clk => regs[12][22].CLK
clk => regs[12][23].CLK
clk => regs[12][24].CLK
clk => regs[12][25].CLK
clk => regs[12][26].CLK
clk => regs[12][27].CLK
clk => regs[12][28].CLK
clk => regs[12][29].CLK
clk => regs[12][30].CLK
clk => regs[12][31].CLK
clk => regs[11][0].CLK
clk => regs[11][1].CLK
clk => regs[11][2].CLK
clk => regs[11][3].CLK
clk => regs[11][4].CLK
clk => regs[11][5].CLK
clk => regs[11][6].CLK
clk => regs[11][7].CLK
clk => regs[11][8].CLK
clk => regs[11][9].CLK
clk => regs[11][10].CLK
clk => regs[11][11].CLK
clk => regs[11][12].CLK
clk => regs[11][13].CLK
clk => regs[11][14].CLK
clk => regs[11][15].CLK
clk => regs[11][16].CLK
clk => regs[11][17].CLK
clk => regs[11][18].CLK
clk => regs[11][19].CLK
clk => regs[11][20].CLK
clk => regs[11][21].CLK
clk => regs[11][22].CLK
clk => regs[11][23].CLK
clk => regs[11][24].CLK
clk => regs[11][25].CLK
clk => regs[11][26].CLK
clk => regs[11][27].CLK
clk => regs[11][28].CLK
clk => regs[11][29].CLK
clk => regs[11][30].CLK
clk => regs[11][31].CLK
clk => regs[10][0].CLK
clk => regs[10][1].CLK
clk => regs[10][2].CLK
clk => regs[10][3].CLK
clk => regs[10][4].CLK
clk => regs[10][5].CLK
clk => regs[10][6].CLK
clk => regs[10][7].CLK
clk => regs[10][8].CLK
clk => regs[10][9].CLK
clk => regs[10][10].CLK
clk => regs[10][11].CLK
clk => regs[10][12].CLK
clk => regs[10][13].CLK
clk => regs[10][14].CLK
clk => regs[10][15].CLK
clk => regs[10][16].CLK
clk => regs[10][17].CLK
clk => regs[10][18].CLK
clk => regs[10][19].CLK
clk => regs[10][20].CLK
clk => regs[10][21].CLK
clk => regs[10][22].CLK
clk => regs[10][23].CLK
clk => regs[10][24].CLK
clk => regs[10][25].CLK
clk => regs[10][26].CLK
clk => regs[10][27].CLK
clk => regs[10][28].CLK
clk => regs[10][29].CLK
clk => regs[10][30].CLK
clk => regs[10][31].CLK
clk => regs[9][0].CLK
clk => regs[9][1].CLK
clk => regs[9][2].CLK
clk => regs[9][3].CLK
clk => regs[9][4].CLK
clk => regs[9][5].CLK
clk => regs[9][6].CLK
clk => regs[9][7].CLK
clk => regs[9][8].CLK
clk => regs[9][9].CLK
clk => regs[9][10].CLK
clk => regs[9][11].CLK
clk => regs[9][12].CLK
clk => regs[9][13].CLK
clk => regs[9][14].CLK
clk => regs[9][15].CLK
clk => regs[9][16].CLK
clk => regs[9][17].CLK
clk => regs[9][18].CLK
clk => regs[9][19].CLK
clk => regs[9][20].CLK
clk => regs[9][21].CLK
clk => regs[9][22].CLK
clk => regs[9][23].CLK
clk => regs[9][24].CLK
clk => regs[9][25].CLK
clk => regs[9][26].CLK
clk => regs[9][27].CLK
clk => regs[9][28].CLK
clk => regs[9][29].CLK
clk => regs[9][30].CLK
clk => regs[9][31].CLK
clk => regs[8][0].CLK
clk => regs[8][1].CLK
clk => regs[8][2].CLK
clk => regs[8][3].CLK
clk => regs[8][4].CLK
clk => regs[8][5].CLK
clk => regs[8][6].CLK
clk => regs[8][7].CLK
clk => regs[8][8].CLK
clk => regs[8][9].CLK
clk => regs[8][10].CLK
clk => regs[8][11].CLK
clk => regs[8][12].CLK
clk => regs[8][13].CLK
clk => regs[8][14].CLK
clk => regs[8][15].CLK
clk => regs[8][16].CLK
clk => regs[8][17].CLK
clk => regs[8][18].CLK
clk => regs[8][19].CLK
clk => regs[8][20].CLK
clk => regs[8][21].CLK
clk => regs[8][22].CLK
clk => regs[8][23].CLK
clk => regs[8][24].CLK
clk => regs[8][25].CLK
clk => regs[8][26].CLK
clk => regs[8][27].CLK
clk => regs[8][28].CLK
clk => regs[8][29].CLK
clk => regs[8][30].CLK
clk => regs[8][31].CLK
clk => regs[7][0].CLK
clk => regs[7][1].CLK
clk => regs[7][2].CLK
clk => regs[7][3].CLK
clk => regs[7][4].CLK
clk => regs[7][5].CLK
clk => regs[7][6].CLK
clk => regs[7][7].CLK
clk => regs[7][8].CLK
clk => regs[7][9].CLK
clk => regs[7][10].CLK
clk => regs[7][11].CLK
clk => regs[7][12].CLK
clk => regs[7][13].CLK
clk => regs[7][14].CLK
clk => regs[7][15].CLK
clk => regs[7][16].CLK
clk => regs[7][17].CLK
clk => regs[7][18].CLK
clk => regs[7][19].CLK
clk => regs[7][20].CLK
clk => regs[7][21].CLK
clk => regs[7][22].CLK
clk => regs[7][23].CLK
clk => regs[7][24].CLK
clk => regs[7][25].CLK
clk => regs[7][26].CLK
clk => regs[7][27].CLK
clk => regs[7][28].CLK
clk => regs[7][29].CLK
clk => regs[7][30].CLK
clk => regs[7][31].CLK
clk => regs[6][0].CLK
clk => regs[6][1].CLK
clk => regs[6][2].CLK
clk => regs[6][3].CLK
clk => regs[6][4].CLK
clk => regs[6][5].CLK
clk => regs[6][6].CLK
clk => regs[6][7].CLK
clk => regs[6][8].CLK
clk => regs[6][9].CLK
clk => regs[6][10].CLK
clk => regs[6][11].CLK
clk => regs[6][12].CLK
clk => regs[6][13].CLK
clk => regs[6][14].CLK
clk => regs[6][15].CLK
clk => regs[6][16].CLK
clk => regs[6][17].CLK
clk => regs[6][18].CLK
clk => regs[6][19].CLK
clk => regs[6][20].CLK
clk => regs[6][21].CLK
clk => regs[6][22].CLK
clk => regs[6][23].CLK
clk => regs[6][24].CLK
clk => regs[6][25].CLK
clk => regs[6][26].CLK
clk => regs[6][27].CLK
clk => regs[6][28].CLK
clk => regs[6][29].CLK
clk => regs[6][30].CLK
clk => regs[6][31].CLK
clk => regs[5][0].CLK
clk => regs[5][1].CLK
clk => regs[5][2].CLK
clk => regs[5][3].CLK
clk => regs[5][4].CLK
clk => regs[5][5].CLK
clk => regs[5][6].CLK
clk => regs[5][7].CLK
clk => regs[5][8].CLK
clk => regs[5][9].CLK
clk => regs[5][10].CLK
clk => regs[5][11].CLK
clk => regs[5][12].CLK
clk => regs[5][13].CLK
clk => regs[5][14].CLK
clk => regs[5][15].CLK
clk => regs[5][16].CLK
clk => regs[5][17].CLK
clk => regs[5][18].CLK
clk => regs[5][19].CLK
clk => regs[5][20].CLK
clk => regs[5][21].CLK
clk => regs[5][22].CLK
clk => regs[5][23].CLK
clk => regs[5][24].CLK
clk => regs[5][25].CLK
clk => regs[5][26].CLK
clk => regs[5][27].CLK
clk => regs[5][28].CLK
clk => regs[5][29].CLK
clk => regs[5][30].CLK
clk => regs[5][31].CLK
clk => regs[4][0].CLK
clk => regs[4][1].CLK
clk => regs[4][2].CLK
clk => regs[4][3].CLK
clk => regs[4][4].CLK
clk => regs[4][5].CLK
clk => regs[4][6].CLK
clk => regs[4][7].CLK
clk => regs[4][8].CLK
clk => regs[4][9].CLK
clk => regs[4][10].CLK
clk => regs[4][11].CLK
clk => regs[4][12].CLK
clk => regs[4][13].CLK
clk => regs[4][14].CLK
clk => regs[4][15].CLK
clk => regs[4][16].CLK
clk => regs[4][17].CLK
clk => regs[4][18].CLK
clk => regs[4][19].CLK
clk => regs[4][20].CLK
clk => regs[4][21].CLK
clk => regs[4][22].CLK
clk => regs[4][23].CLK
clk => regs[4][24].CLK
clk => regs[4][25].CLK
clk => regs[4][26].CLK
clk => regs[4][27].CLK
clk => regs[4][28].CLK
clk => regs[4][29].CLK
clk => regs[4][30].CLK
clk => regs[4][31].CLK
clk => regs[3][0].CLK
clk => regs[3][1].CLK
clk => regs[3][2].CLK
clk => regs[3][3].CLK
clk => regs[3][4].CLK
clk => regs[3][5].CLK
clk => regs[3][6].CLK
clk => regs[3][7].CLK
clk => regs[3][8].CLK
clk => regs[3][9].CLK
clk => regs[3][10].CLK
clk => regs[3][11].CLK
clk => regs[3][12].CLK
clk => regs[3][13].CLK
clk => regs[3][14].CLK
clk => regs[3][15].CLK
clk => regs[3][16].CLK
clk => regs[3][17].CLK
clk => regs[3][18].CLK
clk => regs[3][19].CLK
clk => regs[3][20].CLK
clk => regs[3][21].CLK
clk => regs[3][22].CLK
clk => regs[3][23].CLK
clk => regs[3][24].CLK
clk => regs[3][25].CLK
clk => regs[3][26].CLK
clk => regs[3][27].CLK
clk => regs[3][28].CLK
clk => regs[3][29].CLK
clk => regs[3][30].CLK
clk => regs[3][31].CLK
clk => regs[2][0].CLK
clk => regs[2][1].CLK
clk => regs[2][2].CLK
clk => regs[2][3].CLK
clk => regs[2][4].CLK
clk => regs[2][5].CLK
clk => regs[2][6].CLK
clk => regs[2][7].CLK
clk => regs[2][8].CLK
clk => regs[2][9].CLK
clk => regs[2][10].CLK
clk => regs[2][11].CLK
clk => regs[2][12].CLK
clk => regs[2][13].CLK
clk => regs[2][14].CLK
clk => regs[2][15].CLK
clk => regs[2][16].CLK
clk => regs[2][17].CLK
clk => regs[2][18].CLK
clk => regs[2][19].CLK
clk => regs[2][20].CLK
clk => regs[2][21].CLK
clk => regs[2][22].CLK
clk => regs[2][23].CLK
clk => regs[2][24].CLK
clk => regs[2][25].CLK
clk => regs[2][26].CLK
clk => regs[2][27].CLK
clk => regs[2][28].CLK
clk => regs[2][29].CLK
clk => regs[2][30].CLK
clk => regs[2][31].CLK
clk => regs[1][0].CLK
clk => regs[1][1].CLK
clk => regs[1][2].CLK
clk => regs[1][3].CLK
clk => regs[1][4].CLK
clk => regs[1][5].CLK
clk => regs[1][6].CLK
clk => regs[1][7].CLK
clk => regs[1][8].CLK
clk => regs[1][9].CLK
clk => regs[1][10].CLK
clk => regs[1][11].CLK
clk => regs[1][12].CLK
clk => regs[1][13].CLK
clk => regs[1][14].CLK
clk => regs[1][15].CLK
clk => regs[1][16].CLK
clk => regs[1][17].CLK
clk => regs[1][18].CLK
clk => regs[1][19].CLK
clk => regs[1][20].CLK
clk => regs[1][21].CLK
clk => regs[1][22].CLK
clk => regs[1][23].CLK
clk => regs[1][24].CLK
clk => regs[1][25].CLK
clk => regs[1][26].CLK
clk => regs[1][27].CLK
clk => regs[1][28].CLK
clk => regs[1][29].CLK
clk => regs[1][30].CLK
clk => regs[1][31].CLK
clk => regs[0][0].CLK
clk => regs[0][1].CLK
clk => regs[0][2].CLK
clk => regs[0][3].CLK
clk => regs[0][4].CLK
clk => regs[0][5].CLK
clk => regs[0][6].CLK
clk => regs[0][7].CLK
clk => regs[0][8].CLK
clk => regs[0][9].CLK
clk => regs[0][10].CLK
clk => regs[0][11].CLK
clk => regs[0][12].CLK
clk => regs[0][13].CLK
clk => regs[0][14].CLK
clk => regs[0][15].CLK
clk => regs[0][16].CLK
clk => regs[0][17].CLK
clk => regs[0][18].CLK
clk => regs[0][19].CLK
clk => regs[0][20].CLK
clk => regs[0][21].CLK
clk => regs[0][22].CLK
clk => regs[0][23].CLK
clk => regs[0][24].CLK
clk => regs[0][25].CLK
clk => regs[0][26].CLK
clk => regs[0][27].CLK
clk => regs[0][28].CLK
clk => regs[0][29].CLK
clk => regs[0][30].CLK
clk => regs[0][31].CLK
reset => ~NO_FANOUT~
cke => process_0.IN0
addra[0] => Mux0.IN4
addra[0] => Mux1.IN4
addra[0] => Mux2.IN4
addra[0] => Mux3.IN4
addra[0] => Mux4.IN4
addra[0] => Mux5.IN4
addra[0] => Mux6.IN4
addra[0] => Mux7.IN4
addra[0] => Mux8.IN4
addra[0] => Mux9.IN4
addra[0] => Mux10.IN4
addra[0] => Mux11.IN4
addra[0] => Mux12.IN4
addra[0] => Mux13.IN4
addra[0] => Mux14.IN4
addra[0] => Mux15.IN4
addra[0] => Mux16.IN4
addra[0] => Mux17.IN4
addra[0] => Mux18.IN4
addra[0] => Mux19.IN4
addra[0] => Mux20.IN4
addra[0] => Mux21.IN4
addra[0] => Mux22.IN4
addra[0] => Mux23.IN4
addra[0] => Mux24.IN4
addra[0] => Mux25.IN4
addra[0] => Mux26.IN4
addra[0] => Mux27.IN4
addra[0] => Mux28.IN4
addra[0] => Mux29.IN4
addra[0] => Mux30.IN4
addra[0] => Mux31.IN4
addra[1] => Mux0.IN3
addra[1] => Mux1.IN3
addra[1] => Mux2.IN3
addra[1] => Mux3.IN3
addra[1] => Mux4.IN3
addra[1] => Mux5.IN3
addra[1] => Mux6.IN3
addra[1] => Mux7.IN3
addra[1] => Mux8.IN3
addra[1] => Mux9.IN3
addra[1] => Mux10.IN3
addra[1] => Mux11.IN3
addra[1] => Mux12.IN3
addra[1] => Mux13.IN3
addra[1] => Mux14.IN3
addra[1] => Mux15.IN3
addra[1] => Mux16.IN3
addra[1] => Mux17.IN3
addra[1] => Mux18.IN3
addra[1] => Mux19.IN3
addra[1] => Mux20.IN3
addra[1] => Mux21.IN3
addra[1] => Mux22.IN3
addra[1] => Mux23.IN3
addra[1] => Mux24.IN3
addra[1] => Mux25.IN3
addra[1] => Mux26.IN3
addra[1] => Mux27.IN3
addra[1] => Mux28.IN3
addra[1] => Mux29.IN3
addra[1] => Mux30.IN3
addra[1] => Mux31.IN3
addra[2] => Mux0.IN2
addra[2] => Mux1.IN2
addra[2] => Mux2.IN2
addra[2] => Mux3.IN2
addra[2] => Mux4.IN2
addra[2] => Mux5.IN2
addra[2] => Mux6.IN2
addra[2] => Mux7.IN2
addra[2] => Mux8.IN2
addra[2] => Mux9.IN2
addra[2] => Mux10.IN2
addra[2] => Mux11.IN2
addra[2] => Mux12.IN2
addra[2] => Mux13.IN2
addra[2] => Mux14.IN2
addra[2] => Mux15.IN2
addra[2] => Mux16.IN2
addra[2] => Mux17.IN2
addra[2] => Mux18.IN2
addra[2] => Mux19.IN2
addra[2] => Mux20.IN2
addra[2] => Mux21.IN2
addra[2] => Mux22.IN2
addra[2] => Mux23.IN2
addra[2] => Mux24.IN2
addra[2] => Mux25.IN2
addra[2] => Mux26.IN2
addra[2] => Mux27.IN2
addra[2] => Mux28.IN2
addra[2] => Mux29.IN2
addra[2] => Mux30.IN2
addra[2] => Mux31.IN2
addra[3] => Mux0.IN1
addra[3] => Mux1.IN1
addra[3] => Mux2.IN1
addra[3] => Mux3.IN1
addra[3] => Mux4.IN1
addra[3] => Mux5.IN1
addra[3] => Mux6.IN1
addra[3] => Mux7.IN1
addra[3] => Mux8.IN1
addra[3] => Mux9.IN1
addra[3] => Mux10.IN1
addra[3] => Mux11.IN1
addra[3] => Mux12.IN1
addra[3] => Mux13.IN1
addra[3] => Mux14.IN1
addra[3] => Mux15.IN1
addra[3] => Mux16.IN1
addra[3] => Mux17.IN1
addra[3] => Mux18.IN1
addra[3] => Mux19.IN1
addra[3] => Mux20.IN1
addra[3] => Mux21.IN1
addra[3] => Mux22.IN1
addra[3] => Mux23.IN1
addra[3] => Mux24.IN1
addra[3] => Mux25.IN1
addra[3] => Mux26.IN1
addra[3] => Mux27.IN1
addra[3] => Mux28.IN1
addra[3] => Mux29.IN1
addra[3] => Mux30.IN1
addra[3] => Mux31.IN1
addra[4] => Mux0.IN0
addra[4] => Mux1.IN0
addra[4] => Mux2.IN0
addra[4] => Mux3.IN0
addra[4] => Mux4.IN0
addra[4] => Mux5.IN0
addra[4] => Mux6.IN0
addra[4] => Mux7.IN0
addra[4] => Mux8.IN0
addra[4] => Mux9.IN0
addra[4] => Mux10.IN0
addra[4] => Mux11.IN0
addra[4] => Mux12.IN0
addra[4] => Mux13.IN0
addra[4] => Mux14.IN0
addra[4] => Mux15.IN0
addra[4] => Mux16.IN0
addra[4] => Mux17.IN0
addra[4] => Mux18.IN0
addra[4] => Mux19.IN0
addra[4] => Mux20.IN0
addra[4] => Mux21.IN0
addra[4] => Mux22.IN0
addra[4] => Mux23.IN0
addra[4] => Mux24.IN0
addra[4] => Mux25.IN0
addra[4] => Mux26.IN0
addra[4] => Mux27.IN0
addra[4] => Mux28.IN0
addra[4] => Mux29.IN0
addra[4] => Mux30.IN0
addra[4] => Mux31.IN0
addrb[0] => Mux32.IN4
addrb[0] => Mux33.IN4
addrb[0] => Mux34.IN4
addrb[0] => Mux35.IN4
addrb[0] => Mux36.IN4
addrb[0] => Mux37.IN4
addrb[0] => Mux38.IN4
addrb[0] => Mux39.IN4
addrb[0] => Mux40.IN4
addrb[0] => Mux41.IN4
addrb[0] => Mux42.IN4
addrb[0] => Mux43.IN4
addrb[0] => Mux44.IN4
addrb[0] => Mux45.IN4
addrb[0] => Mux46.IN4
addrb[0] => Mux47.IN4
addrb[0] => Mux48.IN4
addrb[0] => Mux49.IN4
addrb[0] => Mux50.IN4
addrb[0] => Mux51.IN4
addrb[0] => Mux52.IN4
addrb[0] => Mux53.IN4
addrb[0] => Mux54.IN4
addrb[0] => Mux55.IN4
addrb[0] => Mux56.IN4
addrb[0] => Mux57.IN4
addrb[0] => Mux58.IN4
addrb[0] => Mux59.IN4
addrb[0] => Mux60.IN4
addrb[0] => Mux61.IN4
addrb[0] => Mux62.IN4
addrb[0] => Mux63.IN4
addrb[1] => Mux32.IN3
addrb[1] => Mux33.IN3
addrb[1] => Mux34.IN3
addrb[1] => Mux35.IN3
addrb[1] => Mux36.IN3
addrb[1] => Mux37.IN3
addrb[1] => Mux38.IN3
addrb[1] => Mux39.IN3
addrb[1] => Mux40.IN3
addrb[1] => Mux41.IN3
addrb[1] => Mux42.IN3
addrb[1] => Mux43.IN3
addrb[1] => Mux44.IN3
addrb[1] => Mux45.IN3
addrb[1] => Mux46.IN3
addrb[1] => Mux47.IN3
addrb[1] => Mux48.IN3
addrb[1] => Mux49.IN3
addrb[1] => Mux50.IN3
addrb[1] => Mux51.IN3
addrb[1] => Mux52.IN3
addrb[1] => Mux53.IN3
addrb[1] => Mux54.IN3
addrb[1] => Mux55.IN3
addrb[1] => Mux56.IN3
addrb[1] => Mux57.IN3
addrb[1] => Mux58.IN3
addrb[1] => Mux59.IN3
addrb[1] => Mux60.IN3
addrb[1] => Mux61.IN3
addrb[1] => Mux62.IN3
addrb[1] => Mux63.IN3
addrb[2] => Mux32.IN2
addrb[2] => Mux33.IN2
addrb[2] => Mux34.IN2
addrb[2] => Mux35.IN2
addrb[2] => Mux36.IN2
addrb[2] => Mux37.IN2
addrb[2] => Mux38.IN2
addrb[2] => Mux39.IN2
addrb[2] => Mux40.IN2
addrb[2] => Mux41.IN2
addrb[2] => Mux42.IN2
addrb[2] => Mux43.IN2
addrb[2] => Mux44.IN2
addrb[2] => Mux45.IN2
addrb[2] => Mux46.IN2
addrb[2] => Mux47.IN2
addrb[2] => Mux48.IN2
addrb[2] => Mux49.IN2
addrb[2] => Mux50.IN2
addrb[2] => Mux51.IN2
addrb[2] => Mux52.IN2
addrb[2] => Mux53.IN2
addrb[2] => Mux54.IN2
addrb[2] => Mux55.IN2
addrb[2] => Mux56.IN2
addrb[2] => Mux57.IN2
addrb[2] => Mux58.IN2
addrb[2] => Mux59.IN2
addrb[2] => Mux60.IN2
addrb[2] => Mux61.IN2
addrb[2] => Mux62.IN2
addrb[2] => Mux63.IN2
addrb[3] => Mux32.IN1
addrb[3] => Mux33.IN1
addrb[3] => Mux34.IN1
addrb[3] => Mux35.IN1
addrb[3] => Mux36.IN1
addrb[3] => Mux37.IN1
addrb[3] => Mux38.IN1
addrb[3] => Mux39.IN1
addrb[3] => Mux40.IN1
addrb[3] => Mux41.IN1
addrb[3] => Mux42.IN1
addrb[3] => Mux43.IN1
addrb[3] => Mux44.IN1
addrb[3] => Mux45.IN1
addrb[3] => Mux46.IN1
addrb[3] => Mux47.IN1
addrb[3] => Mux48.IN1
addrb[3] => Mux49.IN1
addrb[3] => Mux50.IN1
addrb[3] => Mux51.IN1
addrb[3] => Mux52.IN1
addrb[3] => Mux53.IN1
addrb[3] => Mux54.IN1
addrb[3] => Mux55.IN1
addrb[3] => Mux56.IN1
addrb[3] => Mux57.IN1
addrb[3] => Mux58.IN1
addrb[3] => Mux59.IN1
addrb[3] => Mux60.IN1
addrb[3] => Mux61.IN1
addrb[3] => Mux62.IN1
addrb[3] => Mux63.IN1
addrb[4] => Mux32.IN0
addrb[4] => Mux33.IN0
addrb[4] => Mux34.IN0
addrb[4] => Mux35.IN0
addrb[4] => Mux36.IN0
addrb[4] => Mux37.IN0
addrb[4] => Mux38.IN0
addrb[4] => Mux39.IN0
addrb[4] => Mux40.IN0
addrb[4] => Mux41.IN0
addrb[4] => Mux42.IN0
addrb[4] => Mux43.IN0
addrb[4] => Mux44.IN0
addrb[4] => Mux45.IN0
addrb[4] => Mux46.IN0
addrb[4] => Mux47.IN0
addrb[4] => Mux48.IN0
addrb[4] => Mux49.IN0
addrb[4] => Mux50.IN0
addrb[4] => Mux51.IN0
addrb[4] => Mux52.IN0
addrb[4] => Mux53.IN0
addrb[4] => Mux54.IN0
addrb[4] => Mux55.IN0
addrb[4] => Mux56.IN0
addrb[4] => Mux57.IN0
addrb[4] => Mux58.IN0
addrb[4] => Mux59.IN0
addrb[4] => Mux60.IN0
addrb[4] => Mux61.IN0
addrb[4] => Mux62.IN0
addrb[4] => Mux63.IN0
addrc[0] => Decoder0.IN4
addrc[1] => Decoder0.IN3
addrc[2] => Decoder0.IN2
addrc[3] => Decoder0.IN1
addrc[4] => Decoder0.IN0
wec => process_0.IN1
datac[0] => regs.DATAB
datac[0] => regs.DATAB
datac[0] => regs.DATAB
datac[0] => regs.DATAB
datac[0] => regs.DATAB
datac[0] => regs.DATAB
datac[0] => regs.DATAB
datac[0] => regs.DATAB
datac[0] => regs.DATAB
datac[0] => regs.DATAB
datac[0] => regs.DATAB
datac[0] => regs.DATAB
datac[0] => regs.DATAB
datac[0] => regs.DATAB
datac[0] => regs.DATAB
datac[0] => regs.DATAB
datac[0] => regs.DATAB
datac[0] => regs.DATAB
datac[0] => regs.DATAB
datac[0] => regs.DATAB
datac[0] => regs.DATAB
datac[0] => regs.DATAB
datac[0] => regs.DATAB
datac[0] => regs.DATAB
datac[0] => regs.DATAB
datac[0] => regs.DATAB
datac[0] => regs.DATAB
datac[0] => regs.DATAB
datac[0] => regs.DATAB
datac[0] => regs.DATAB
datac[0] => regs.DATAB
datac[0] => regs.DATAB
datac[1] => regs.DATAB
datac[1] => regs.DATAB
datac[1] => regs.DATAB
datac[1] => regs.DATAB
datac[1] => regs.DATAB
datac[1] => regs.DATAB
datac[1] => regs.DATAB
datac[1] => regs.DATAB
datac[1] => regs.DATAB
datac[1] => regs.DATAB
datac[1] => regs.DATAB
datac[1] => regs.DATAB
datac[1] => regs.DATAB
datac[1] => regs.DATAB
datac[1] => regs.DATAB
datac[1] => regs.DATAB
datac[1] => regs.DATAB
datac[1] => regs.DATAB
datac[1] => regs.DATAB
datac[1] => regs.DATAB
datac[1] => regs.DATAB
datac[1] => regs.DATAB
datac[1] => regs.DATAB
datac[1] => regs.DATAB
datac[1] => regs.DATAB
datac[1] => regs.DATAB
datac[1] => regs.DATAB
datac[1] => regs.DATAB
datac[1] => regs.DATAB
datac[1] => regs.DATAB
datac[1] => regs.DATAB
datac[1] => regs.DATAB
datac[2] => regs.DATAB
datac[2] => regs.DATAB
datac[2] => regs.DATAB
datac[2] => regs.DATAB
datac[2] => regs.DATAB
datac[2] => regs.DATAB
datac[2] => regs.DATAB
datac[2] => regs.DATAB
datac[2] => regs.DATAB
datac[2] => regs.DATAB
datac[2] => regs.DATAB
datac[2] => regs.DATAB
datac[2] => regs.DATAB
datac[2] => regs.DATAB
datac[2] => regs.DATAB
datac[2] => regs.DATAB
datac[2] => regs.DATAB
datac[2] => regs.DATAB
datac[2] => regs.DATAB
datac[2] => regs.DATAB
datac[2] => regs.DATAB
datac[2] => regs.DATAB
datac[2] => regs.DATAB
datac[2] => regs.DATAB
datac[2] => regs.DATAB
datac[2] => regs.DATAB
datac[2] => regs.DATAB
datac[2] => regs.DATAB
datac[2] => regs.DATAB
datac[2] => regs.DATAB
datac[2] => regs.DATAB
datac[2] => regs.DATAB
datac[3] => regs.DATAB
datac[3] => regs.DATAB
datac[3] => regs.DATAB
datac[3] => regs.DATAB
datac[3] => regs.DATAB
datac[3] => regs.DATAB
datac[3] => regs.DATAB
datac[3] => regs.DATAB
datac[3] => regs.DATAB
datac[3] => regs.DATAB
datac[3] => regs.DATAB
datac[3] => regs.DATAB
datac[3] => regs.DATAB
datac[3] => regs.DATAB
datac[3] => regs.DATAB
datac[3] => regs.DATAB
datac[3] => regs.DATAB
datac[3] => regs.DATAB
datac[3] => regs.DATAB
datac[3] => regs.DATAB
datac[3] => regs.DATAB
datac[3] => regs.DATAB
datac[3] => regs.DATAB
datac[3] => regs.DATAB
datac[3] => regs.DATAB
datac[3] => regs.DATAB
datac[3] => regs.DATAB
datac[3] => regs.DATAB
datac[3] => regs.DATAB
datac[3] => regs.DATAB
datac[3] => regs.DATAB
datac[3] => regs.DATAB
datac[4] => regs.DATAB
datac[4] => regs.DATAB
datac[4] => regs.DATAB
datac[4] => regs.DATAB
datac[4] => regs.DATAB
datac[4] => regs.DATAB
datac[4] => regs.DATAB
datac[4] => regs.DATAB
datac[4] => regs.DATAB
datac[4] => regs.DATAB
datac[4] => regs.DATAB
datac[4] => regs.DATAB
datac[4] => regs.DATAB
datac[4] => regs.DATAB
datac[4] => regs.DATAB
datac[4] => regs.DATAB
datac[4] => regs.DATAB
datac[4] => regs.DATAB
datac[4] => regs.DATAB
datac[4] => regs.DATAB
datac[4] => regs.DATAB
datac[4] => regs.DATAB
datac[4] => regs.DATAB
datac[4] => regs.DATAB
datac[4] => regs.DATAB
datac[4] => regs.DATAB
datac[4] => regs.DATAB
datac[4] => regs.DATAB
datac[4] => regs.DATAB
datac[4] => regs.DATAB
datac[4] => regs.DATAB
datac[4] => regs.DATAB
datac[5] => regs.DATAB
datac[5] => regs.DATAB
datac[5] => regs.DATAB
datac[5] => regs.DATAB
datac[5] => regs.DATAB
datac[5] => regs.DATAB
datac[5] => regs.DATAB
datac[5] => regs.DATAB
datac[5] => regs.DATAB
datac[5] => regs.DATAB
datac[5] => regs.DATAB
datac[5] => regs.DATAB
datac[5] => regs.DATAB
datac[5] => regs.DATAB
datac[5] => regs.DATAB
datac[5] => regs.DATAB
datac[5] => regs.DATAB
datac[5] => regs.DATAB
datac[5] => regs.DATAB
datac[5] => regs.DATAB
datac[5] => regs.DATAB
datac[5] => regs.DATAB
datac[5] => regs.DATAB
datac[5] => regs.DATAB
datac[5] => regs.DATAB
datac[5] => regs.DATAB
datac[5] => regs.DATAB
datac[5] => regs.DATAB
datac[5] => regs.DATAB
datac[5] => regs.DATAB
datac[5] => regs.DATAB
datac[5] => regs.DATAB
datac[6] => regs.DATAB
datac[6] => regs.DATAB
datac[6] => regs.DATAB
datac[6] => regs.DATAB
datac[6] => regs.DATAB
datac[6] => regs.DATAB
datac[6] => regs.DATAB
datac[6] => regs.DATAB
datac[6] => regs.DATAB
datac[6] => regs.DATAB
datac[6] => regs.DATAB
datac[6] => regs.DATAB
datac[6] => regs.DATAB
datac[6] => regs.DATAB
datac[6] => regs.DATAB
datac[6] => regs.DATAB
datac[6] => regs.DATAB
datac[6] => regs.DATAB
datac[6] => regs.DATAB
datac[6] => regs.DATAB
datac[6] => regs.DATAB
datac[6] => regs.DATAB
datac[6] => regs.DATAB
datac[6] => regs.DATAB
datac[6] => regs.DATAB
datac[6] => regs.DATAB
datac[6] => regs.DATAB
datac[6] => regs.DATAB
datac[6] => regs.DATAB
datac[6] => regs.DATAB
datac[6] => regs.DATAB
datac[6] => regs.DATAB
datac[7] => regs.DATAB
datac[7] => regs.DATAB
datac[7] => regs.DATAB
datac[7] => regs.DATAB
datac[7] => regs.DATAB
datac[7] => regs.DATAB
datac[7] => regs.DATAB
datac[7] => regs.DATAB
datac[7] => regs.DATAB
datac[7] => regs.DATAB
datac[7] => regs.DATAB
datac[7] => regs.DATAB
datac[7] => regs.DATAB
datac[7] => regs.DATAB
datac[7] => regs.DATAB
datac[7] => regs.DATAB
datac[7] => regs.DATAB
datac[7] => regs.DATAB
datac[7] => regs.DATAB
datac[7] => regs.DATAB
datac[7] => regs.DATAB
datac[7] => regs.DATAB
datac[7] => regs.DATAB
datac[7] => regs.DATAB
datac[7] => regs.DATAB
datac[7] => regs.DATAB
datac[7] => regs.DATAB
datac[7] => regs.DATAB
datac[7] => regs.DATAB
datac[7] => regs.DATAB
datac[7] => regs.DATAB
datac[7] => regs.DATAB
datac[8] => regs.DATAB
datac[8] => regs.DATAB
datac[8] => regs.DATAB
datac[8] => regs.DATAB
datac[8] => regs.DATAB
datac[8] => regs.DATAB
datac[8] => regs.DATAB
datac[8] => regs.DATAB
datac[8] => regs.DATAB
datac[8] => regs.DATAB
datac[8] => regs.DATAB
datac[8] => regs.DATAB
datac[8] => regs.DATAB
datac[8] => regs.DATAB
datac[8] => regs.DATAB
datac[8] => regs.DATAB
datac[8] => regs.DATAB
datac[8] => regs.DATAB
datac[8] => regs.DATAB
datac[8] => regs.DATAB
datac[8] => regs.DATAB
datac[8] => regs.DATAB
datac[8] => regs.DATAB
datac[8] => regs.DATAB
datac[8] => regs.DATAB
datac[8] => regs.DATAB
datac[8] => regs.DATAB
datac[8] => regs.DATAB
datac[8] => regs.DATAB
datac[8] => regs.DATAB
datac[8] => regs.DATAB
datac[8] => regs.DATAB
datac[9] => regs.DATAB
datac[9] => regs.DATAB
datac[9] => regs.DATAB
datac[9] => regs.DATAB
datac[9] => regs.DATAB
datac[9] => regs.DATAB
datac[9] => regs.DATAB
datac[9] => regs.DATAB
datac[9] => regs.DATAB
datac[9] => regs.DATAB
datac[9] => regs.DATAB
datac[9] => regs.DATAB
datac[9] => regs.DATAB
datac[9] => regs.DATAB
datac[9] => regs.DATAB
datac[9] => regs.DATAB
datac[9] => regs.DATAB
datac[9] => regs.DATAB
datac[9] => regs.DATAB
datac[9] => regs.DATAB
datac[9] => regs.DATAB
datac[9] => regs.DATAB
datac[9] => regs.DATAB
datac[9] => regs.DATAB
datac[9] => regs.DATAB
datac[9] => regs.DATAB
datac[9] => regs.DATAB
datac[9] => regs.DATAB
datac[9] => regs.DATAB
datac[9] => regs.DATAB
datac[9] => regs.DATAB
datac[9] => regs.DATAB
datac[10] => regs.DATAB
datac[10] => regs.DATAB
datac[10] => regs.DATAB
datac[10] => regs.DATAB
datac[10] => regs.DATAB
datac[10] => regs.DATAB
datac[10] => regs.DATAB
datac[10] => regs.DATAB
datac[10] => regs.DATAB
datac[10] => regs.DATAB
datac[10] => regs.DATAB
datac[10] => regs.DATAB
datac[10] => regs.DATAB
datac[10] => regs.DATAB
datac[10] => regs.DATAB
datac[10] => regs.DATAB
datac[10] => regs.DATAB
datac[10] => regs.DATAB
datac[10] => regs.DATAB
datac[10] => regs.DATAB
datac[10] => regs.DATAB
datac[10] => regs.DATAB
datac[10] => regs.DATAB
datac[10] => regs.DATAB
datac[10] => regs.DATAB
datac[10] => regs.DATAB
datac[10] => regs.DATAB
datac[10] => regs.DATAB
datac[10] => regs.DATAB
datac[10] => regs.DATAB
datac[10] => regs.DATAB
datac[10] => regs.DATAB
datac[11] => regs.DATAB
datac[11] => regs.DATAB
datac[11] => regs.DATAB
datac[11] => regs.DATAB
datac[11] => regs.DATAB
datac[11] => regs.DATAB
datac[11] => regs.DATAB
datac[11] => regs.DATAB
datac[11] => regs.DATAB
datac[11] => regs.DATAB
datac[11] => regs.DATAB
datac[11] => regs.DATAB
datac[11] => regs.DATAB
datac[11] => regs.DATAB
datac[11] => regs.DATAB
datac[11] => regs.DATAB
datac[11] => regs.DATAB
datac[11] => regs.DATAB
datac[11] => regs.DATAB
datac[11] => regs.DATAB
datac[11] => regs.DATAB
datac[11] => regs.DATAB
datac[11] => regs.DATAB
datac[11] => regs.DATAB
datac[11] => regs.DATAB
datac[11] => regs.DATAB
datac[11] => regs.DATAB
datac[11] => regs.DATAB
datac[11] => regs.DATAB
datac[11] => regs.DATAB
datac[11] => regs.DATAB
datac[11] => regs.DATAB
datac[12] => regs.DATAB
datac[12] => regs.DATAB
datac[12] => regs.DATAB
datac[12] => regs.DATAB
datac[12] => regs.DATAB
datac[12] => regs.DATAB
datac[12] => regs.DATAB
datac[12] => regs.DATAB
datac[12] => regs.DATAB
datac[12] => regs.DATAB
datac[12] => regs.DATAB
datac[12] => regs.DATAB
datac[12] => regs.DATAB
datac[12] => regs.DATAB
datac[12] => regs.DATAB
datac[12] => regs.DATAB
datac[12] => regs.DATAB
datac[12] => regs.DATAB
datac[12] => regs.DATAB
datac[12] => regs.DATAB
datac[12] => regs.DATAB
datac[12] => regs.DATAB
datac[12] => regs.DATAB
datac[12] => regs.DATAB
datac[12] => regs.DATAB
datac[12] => regs.DATAB
datac[12] => regs.DATAB
datac[12] => regs.DATAB
datac[12] => regs.DATAB
datac[12] => regs.DATAB
datac[12] => regs.DATAB
datac[12] => regs.DATAB
datac[13] => regs.DATAB
datac[13] => regs.DATAB
datac[13] => regs.DATAB
datac[13] => regs.DATAB
datac[13] => regs.DATAB
datac[13] => regs.DATAB
datac[13] => regs.DATAB
datac[13] => regs.DATAB
datac[13] => regs.DATAB
datac[13] => regs.DATAB
datac[13] => regs.DATAB
datac[13] => regs.DATAB
datac[13] => regs.DATAB
datac[13] => regs.DATAB
datac[13] => regs.DATAB
datac[13] => regs.DATAB
datac[13] => regs.DATAB
datac[13] => regs.DATAB
datac[13] => regs.DATAB
datac[13] => regs.DATAB
datac[13] => regs.DATAB
datac[13] => regs.DATAB
datac[13] => regs.DATAB
datac[13] => regs.DATAB
datac[13] => regs.DATAB
datac[13] => regs.DATAB
datac[13] => regs.DATAB
datac[13] => regs.DATAB
datac[13] => regs.DATAB
datac[13] => regs.DATAB
datac[13] => regs.DATAB
datac[13] => regs.DATAB
datac[14] => regs.DATAB
datac[14] => regs.DATAB
datac[14] => regs.DATAB
datac[14] => regs.DATAB
datac[14] => regs.DATAB
datac[14] => regs.DATAB
datac[14] => regs.DATAB
datac[14] => regs.DATAB
datac[14] => regs.DATAB
datac[14] => regs.DATAB
datac[14] => regs.DATAB
datac[14] => regs.DATAB
datac[14] => regs.DATAB
datac[14] => regs.DATAB
datac[14] => regs.DATAB
datac[14] => regs.DATAB
datac[14] => regs.DATAB
datac[14] => regs.DATAB
datac[14] => regs.DATAB
datac[14] => regs.DATAB
datac[14] => regs.DATAB
datac[14] => regs.DATAB
datac[14] => regs.DATAB
datac[14] => regs.DATAB
datac[14] => regs.DATAB
datac[14] => regs.DATAB
datac[14] => regs.DATAB
datac[14] => regs.DATAB
datac[14] => regs.DATAB
datac[14] => regs.DATAB
datac[14] => regs.DATAB
datac[14] => regs.DATAB
datac[15] => regs.DATAB
datac[15] => regs.DATAB
datac[15] => regs.DATAB
datac[15] => regs.DATAB
datac[15] => regs.DATAB
datac[15] => regs.DATAB
datac[15] => regs.DATAB
datac[15] => regs.DATAB
datac[15] => regs.DATAB
datac[15] => regs.DATAB
datac[15] => regs.DATAB
datac[15] => regs.DATAB
datac[15] => regs.DATAB
datac[15] => regs.DATAB
datac[15] => regs.DATAB
datac[15] => regs.DATAB
datac[15] => regs.DATAB
datac[15] => regs.DATAB
datac[15] => regs.DATAB
datac[15] => regs.DATAB
datac[15] => regs.DATAB
datac[15] => regs.DATAB
datac[15] => regs.DATAB
datac[15] => regs.DATAB
datac[15] => regs.DATAB
datac[15] => regs.DATAB
datac[15] => regs.DATAB
datac[15] => regs.DATAB
datac[15] => regs.DATAB
datac[15] => regs.DATAB
datac[15] => regs.DATAB
datac[15] => regs.DATAB
datac[16] => regs.DATAB
datac[16] => regs.DATAB
datac[16] => regs.DATAB
datac[16] => regs.DATAB
datac[16] => regs.DATAB
datac[16] => regs.DATAB
datac[16] => regs.DATAB
datac[16] => regs.DATAB
datac[16] => regs.DATAB
datac[16] => regs.DATAB
datac[16] => regs.DATAB
datac[16] => regs.DATAB
datac[16] => regs.DATAB
datac[16] => regs.DATAB
datac[16] => regs.DATAB
datac[16] => regs.DATAB
datac[16] => regs.DATAB
datac[16] => regs.DATAB
datac[16] => regs.DATAB
datac[16] => regs.DATAB
datac[16] => regs.DATAB
datac[16] => regs.DATAB
datac[16] => regs.DATAB
datac[16] => regs.DATAB
datac[16] => regs.DATAB
datac[16] => regs.DATAB
datac[16] => regs.DATAB
datac[16] => regs.DATAB
datac[16] => regs.DATAB
datac[16] => regs.DATAB
datac[16] => regs.DATAB
datac[16] => regs.DATAB
datac[17] => regs.DATAB
datac[17] => regs.DATAB
datac[17] => regs.DATAB
datac[17] => regs.DATAB
datac[17] => regs.DATAB
datac[17] => regs.DATAB
datac[17] => regs.DATAB
datac[17] => regs.DATAB
datac[17] => regs.DATAB
datac[17] => regs.DATAB
datac[17] => regs.DATAB
datac[17] => regs.DATAB
datac[17] => regs.DATAB
datac[17] => regs.DATAB
datac[17] => regs.DATAB
datac[17] => regs.DATAB
datac[17] => regs.DATAB
datac[17] => regs.DATAB
datac[17] => regs.DATAB
datac[17] => regs.DATAB
datac[17] => regs.DATAB
datac[17] => regs.DATAB
datac[17] => regs.DATAB
datac[17] => regs.DATAB
datac[17] => regs.DATAB
datac[17] => regs.DATAB
datac[17] => regs.DATAB
datac[17] => regs.DATAB
datac[17] => regs.DATAB
datac[17] => regs.DATAB
datac[17] => regs.DATAB
datac[17] => regs.DATAB
datac[18] => regs.DATAB
datac[18] => regs.DATAB
datac[18] => regs.DATAB
datac[18] => regs.DATAB
datac[18] => regs.DATAB
datac[18] => regs.DATAB
datac[18] => regs.DATAB
datac[18] => regs.DATAB
datac[18] => regs.DATAB
datac[18] => regs.DATAB
datac[18] => regs.DATAB
datac[18] => regs.DATAB
datac[18] => regs.DATAB
datac[18] => regs.DATAB
datac[18] => regs.DATAB
datac[18] => regs.DATAB
datac[18] => regs.DATAB
datac[18] => regs.DATAB
datac[18] => regs.DATAB
datac[18] => regs.DATAB
datac[18] => regs.DATAB
datac[18] => regs.DATAB
datac[18] => regs.DATAB
datac[18] => regs.DATAB
datac[18] => regs.DATAB
datac[18] => regs.DATAB
datac[18] => regs.DATAB
datac[18] => regs.DATAB
datac[18] => regs.DATAB
datac[18] => regs.DATAB
datac[18] => regs.DATAB
datac[18] => regs.DATAB
datac[19] => regs.DATAB
datac[19] => regs.DATAB
datac[19] => regs.DATAB
datac[19] => regs.DATAB
datac[19] => regs.DATAB
datac[19] => regs.DATAB
datac[19] => regs.DATAB
datac[19] => regs.DATAB
datac[19] => regs.DATAB
datac[19] => regs.DATAB
datac[19] => regs.DATAB
datac[19] => regs.DATAB
datac[19] => regs.DATAB
datac[19] => regs.DATAB
datac[19] => regs.DATAB
datac[19] => regs.DATAB
datac[19] => regs.DATAB
datac[19] => regs.DATAB
datac[19] => regs.DATAB
datac[19] => regs.DATAB
datac[19] => regs.DATAB
datac[19] => regs.DATAB
datac[19] => regs.DATAB
datac[19] => regs.DATAB
datac[19] => regs.DATAB
datac[19] => regs.DATAB
datac[19] => regs.DATAB
datac[19] => regs.DATAB
datac[19] => regs.DATAB
datac[19] => regs.DATAB
datac[19] => regs.DATAB
datac[19] => regs.DATAB
datac[20] => regs.DATAB
datac[20] => regs.DATAB
datac[20] => regs.DATAB
datac[20] => regs.DATAB
datac[20] => regs.DATAB
datac[20] => regs.DATAB
datac[20] => regs.DATAB
datac[20] => regs.DATAB
datac[20] => regs.DATAB
datac[20] => regs.DATAB
datac[20] => regs.DATAB
datac[20] => regs.DATAB
datac[20] => regs.DATAB
datac[20] => regs.DATAB
datac[20] => regs.DATAB
datac[20] => regs.DATAB
datac[20] => regs.DATAB
datac[20] => regs.DATAB
datac[20] => regs.DATAB
datac[20] => regs.DATAB
datac[20] => regs.DATAB
datac[20] => regs.DATAB
datac[20] => regs.DATAB
datac[20] => regs.DATAB
datac[20] => regs.DATAB
datac[20] => regs.DATAB
datac[20] => regs.DATAB
datac[20] => regs.DATAB
datac[20] => regs.DATAB
datac[20] => regs.DATAB
datac[20] => regs.DATAB
datac[20] => regs.DATAB
datac[21] => regs.DATAB
datac[21] => regs.DATAB
datac[21] => regs.DATAB
datac[21] => regs.DATAB
datac[21] => regs.DATAB
datac[21] => regs.DATAB
datac[21] => regs.DATAB
datac[21] => regs.DATAB
datac[21] => regs.DATAB
datac[21] => regs.DATAB
datac[21] => regs.DATAB
datac[21] => regs.DATAB
datac[21] => regs.DATAB
datac[21] => regs.DATAB
datac[21] => regs.DATAB
datac[21] => regs.DATAB
datac[21] => regs.DATAB
datac[21] => regs.DATAB
datac[21] => regs.DATAB
datac[21] => regs.DATAB
datac[21] => regs.DATAB
datac[21] => regs.DATAB
datac[21] => regs.DATAB
datac[21] => regs.DATAB
datac[21] => regs.DATAB
datac[21] => regs.DATAB
datac[21] => regs.DATAB
datac[21] => regs.DATAB
datac[21] => regs.DATAB
datac[21] => regs.DATAB
datac[21] => regs.DATAB
datac[21] => regs.DATAB
datac[22] => regs.DATAB
datac[22] => regs.DATAB
datac[22] => regs.DATAB
datac[22] => regs.DATAB
datac[22] => regs.DATAB
datac[22] => regs.DATAB
datac[22] => regs.DATAB
datac[22] => regs.DATAB
datac[22] => regs.DATAB
datac[22] => regs.DATAB
datac[22] => regs.DATAB
datac[22] => regs.DATAB
datac[22] => regs.DATAB
datac[22] => regs.DATAB
datac[22] => regs.DATAB
datac[22] => regs.DATAB
datac[22] => regs.DATAB
datac[22] => regs.DATAB
datac[22] => regs.DATAB
datac[22] => regs.DATAB
datac[22] => regs.DATAB
datac[22] => regs.DATAB
datac[22] => regs.DATAB
datac[22] => regs.DATAB
datac[22] => regs.DATAB
datac[22] => regs.DATAB
datac[22] => regs.DATAB
datac[22] => regs.DATAB
datac[22] => regs.DATAB
datac[22] => regs.DATAB
datac[22] => regs.DATAB
datac[22] => regs.DATAB
datac[23] => regs.DATAB
datac[23] => regs.DATAB
datac[23] => regs.DATAB
datac[23] => regs.DATAB
datac[23] => regs.DATAB
datac[23] => regs.DATAB
datac[23] => regs.DATAB
datac[23] => regs.DATAB
datac[23] => regs.DATAB
datac[23] => regs.DATAB
datac[23] => regs.DATAB
datac[23] => regs.DATAB
datac[23] => regs.DATAB
datac[23] => regs.DATAB
datac[23] => regs.DATAB
datac[23] => regs.DATAB
datac[23] => regs.DATAB
datac[23] => regs.DATAB
datac[23] => regs.DATAB
datac[23] => regs.DATAB
datac[23] => regs.DATAB
datac[23] => regs.DATAB
datac[23] => regs.DATAB
datac[23] => regs.DATAB
datac[23] => regs.DATAB
datac[23] => regs.DATAB
datac[23] => regs.DATAB
datac[23] => regs.DATAB
datac[23] => regs.DATAB
datac[23] => regs.DATAB
datac[23] => regs.DATAB
datac[23] => regs.DATAB
datac[24] => regs.DATAB
datac[24] => regs.DATAB
datac[24] => regs.DATAB
datac[24] => regs.DATAB
datac[24] => regs.DATAB
datac[24] => regs.DATAB
datac[24] => regs.DATAB
datac[24] => regs.DATAB
datac[24] => regs.DATAB
datac[24] => regs.DATAB
datac[24] => regs.DATAB
datac[24] => regs.DATAB
datac[24] => regs.DATAB
datac[24] => regs.DATAB
datac[24] => regs.DATAB
datac[24] => regs.DATAB
datac[24] => regs.DATAB
datac[24] => regs.DATAB
datac[24] => regs.DATAB
datac[24] => regs.DATAB
datac[24] => regs.DATAB
datac[24] => regs.DATAB
datac[24] => regs.DATAB
datac[24] => regs.DATAB
datac[24] => regs.DATAB
datac[24] => regs.DATAB
datac[24] => regs.DATAB
datac[24] => regs.DATAB
datac[24] => regs.DATAB
datac[24] => regs.DATAB
datac[24] => regs.DATAB
datac[24] => regs.DATAB
datac[25] => regs.DATAB
datac[25] => regs.DATAB
datac[25] => regs.DATAB
datac[25] => regs.DATAB
datac[25] => regs.DATAB
datac[25] => regs.DATAB
datac[25] => regs.DATAB
datac[25] => regs.DATAB
datac[25] => regs.DATAB
datac[25] => regs.DATAB
datac[25] => regs.DATAB
datac[25] => regs.DATAB
datac[25] => regs.DATAB
datac[25] => regs.DATAB
datac[25] => regs.DATAB
datac[25] => regs.DATAB
datac[25] => regs.DATAB
datac[25] => regs.DATAB
datac[25] => regs.DATAB
datac[25] => regs.DATAB
datac[25] => regs.DATAB
datac[25] => regs.DATAB
datac[25] => regs.DATAB
datac[25] => regs.DATAB
datac[25] => regs.DATAB
datac[25] => regs.DATAB
datac[25] => regs.DATAB
datac[25] => regs.DATAB
datac[25] => regs.DATAB
datac[25] => regs.DATAB
datac[25] => regs.DATAB
datac[25] => regs.DATAB
datac[26] => regs.DATAB
datac[26] => regs.DATAB
datac[26] => regs.DATAB
datac[26] => regs.DATAB
datac[26] => regs.DATAB
datac[26] => regs.DATAB
datac[26] => regs.DATAB
datac[26] => regs.DATAB
datac[26] => regs.DATAB
datac[26] => regs.DATAB
datac[26] => regs.DATAB
datac[26] => regs.DATAB
datac[26] => regs.DATAB
datac[26] => regs.DATAB
datac[26] => regs.DATAB
datac[26] => regs.DATAB
datac[26] => regs.DATAB
datac[26] => regs.DATAB
datac[26] => regs.DATAB
datac[26] => regs.DATAB
datac[26] => regs.DATAB
datac[26] => regs.DATAB
datac[26] => regs.DATAB
datac[26] => regs.DATAB
datac[26] => regs.DATAB
datac[26] => regs.DATAB
datac[26] => regs.DATAB
datac[26] => regs.DATAB
datac[26] => regs.DATAB
datac[26] => regs.DATAB
datac[26] => regs.DATAB
datac[26] => regs.DATAB
datac[27] => regs.DATAB
datac[27] => regs.DATAB
datac[27] => regs.DATAB
datac[27] => regs.DATAB
datac[27] => regs.DATAB
datac[27] => regs.DATAB
datac[27] => regs.DATAB
datac[27] => regs.DATAB
datac[27] => regs.DATAB
datac[27] => regs.DATAB
datac[27] => regs.DATAB
datac[27] => regs.DATAB
datac[27] => regs.DATAB
datac[27] => regs.DATAB
datac[27] => regs.DATAB
datac[27] => regs.DATAB
datac[27] => regs.DATAB
datac[27] => regs.DATAB
datac[27] => regs.DATAB
datac[27] => regs.DATAB
datac[27] => regs.DATAB
datac[27] => regs.DATAB
datac[27] => regs.DATAB
datac[27] => regs.DATAB
datac[27] => regs.DATAB
datac[27] => regs.DATAB
datac[27] => regs.DATAB
datac[27] => regs.DATAB
datac[27] => regs.DATAB
datac[27] => regs.DATAB
datac[27] => regs.DATAB
datac[27] => regs.DATAB
datac[28] => regs.DATAB
datac[28] => regs.DATAB
datac[28] => regs.DATAB
datac[28] => regs.DATAB
datac[28] => regs.DATAB
datac[28] => regs.DATAB
datac[28] => regs.DATAB
datac[28] => regs.DATAB
datac[28] => regs.DATAB
datac[28] => regs.DATAB
datac[28] => regs.DATAB
datac[28] => regs.DATAB
datac[28] => regs.DATAB
datac[28] => regs.DATAB
datac[28] => regs.DATAB
datac[28] => regs.DATAB
datac[28] => regs.DATAB
datac[28] => regs.DATAB
datac[28] => regs.DATAB
datac[28] => regs.DATAB
datac[28] => regs.DATAB
datac[28] => regs.DATAB
datac[28] => regs.DATAB
datac[28] => regs.DATAB
datac[28] => regs.DATAB
datac[28] => regs.DATAB
datac[28] => regs.DATAB
datac[28] => regs.DATAB
datac[28] => regs.DATAB
datac[28] => regs.DATAB
datac[28] => regs.DATAB
datac[28] => regs.DATAB
datac[29] => regs.DATAB
datac[29] => regs.DATAB
datac[29] => regs.DATAB
datac[29] => regs.DATAB
datac[29] => regs.DATAB
datac[29] => regs.DATAB
datac[29] => regs.DATAB
datac[29] => regs.DATAB
datac[29] => regs.DATAB
datac[29] => regs.DATAB
datac[29] => regs.DATAB
datac[29] => regs.DATAB
datac[29] => regs.DATAB
datac[29] => regs.DATAB
datac[29] => regs.DATAB
datac[29] => regs.DATAB
datac[29] => regs.DATAB
datac[29] => regs.DATAB
datac[29] => regs.DATAB
datac[29] => regs.DATAB
datac[29] => regs.DATAB
datac[29] => regs.DATAB
datac[29] => regs.DATAB
datac[29] => regs.DATAB
datac[29] => regs.DATAB
datac[29] => regs.DATAB
datac[29] => regs.DATAB
datac[29] => regs.DATAB
datac[29] => regs.DATAB
datac[29] => regs.DATAB
datac[29] => regs.DATAB
datac[29] => regs.DATAB
datac[30] => regs.DATAB
datac[30] => regs.DATAB
datac[30] => regs.DATAB
datac[30] => regs.DATAB
datac[30] => regs.DATAB
datac[30] => regs.DATAB
datac[30] => regs.DATAB
datac[30] => regs.DATAB
datac[30] => regs.DATAB
datac[30] => regs.DATAB
datac[30] => regs.DATAB
datac[30] => regs.DATAB
datac[30] => regs.DATAB
datac[30] => regs.DATAB
datac[30] => regs.DATAB
datac[30] => regs.DATAB
datac[30] => regs.DATAB
datac[30] => regs.DATAB
datac[30] => regs.DATAB
datac[30] => regs.DATAB
datac[30] => regs.DATAB
datac[30] => regs.DATAB
datac[30] => regs.DATAB
datac[30] => regs.DATAB
datac[30] => regs.DATAB
datac[30] => regs.DATAB
datac[30] => regs.DATAB
datac[30] => regs.DATAB
datac[30] => regs.DATAB
datac[30] => regs.DATAB
datac[30] => regs.DATAB
datac[30] => regs.DATAB
datac[31] => regs.DATAB
datac[31] => regs.DATAB
datac[31] => regs.DATAB
datac[31] => regs.DATAB
datac[31] => regs.DATAB
datac[31] => regs.DATAB
datac[31] => regs.DATAB
datac[31] => regs.DATAB
datac[31] => regs.DATAB
datac[31] => regs.DATAB
datac[31] => regs.DATAB
datac[31] => regs.DATAB
datac[31] => regs.DATAB
datac[31] => regs.DATAB
datac[31] => regs.DATAB
datac[31] => regs.DATAB
datac[31] => regs.DATAB
datac[31] => regs.DATAB
datac[31] => regs.DATAB
datac[31] => regs.DATAB
datac[31] => regs.DATAB
datac[31] => regs.DATAB
datac[31] => regs.DATAB
datac[31] => regs.DATAB
datac[31] => regs.DATAB
datac[31] => regs.DATAB
datac[31] => regs.DATAB
datac[31] => regs.DATAB
datac[31] => regs.DATAB
datac[31] => regs.DATAB
datac[31] => regs.DATAB
datac[31] => regs.DATAB


|main|Proyecto:u1|gpu:gpu_0|core:u0|fmulp2:u2
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
cke => ~NO_FANOUT~
x1.fraction[0] => x1_c.fraction_or_reduce.IN1
x1.fraction[0] => to_pfloat.DATAA
x1.fraction[1] => y.IN1
x1.fraction[1] => to_pfloat.DATAA
x1.fraction[2] => y.IN1
x1.fraction[2] => to_pfloat.DATAA
x1.fraction[3] => y.IN1
x1.fraction[3] => to_pfloat.DATAA
x1.fraction[4] => y.IN1
x1.fraction[4] => to_pfloat.DATAA
x1.fraction[5] => y.IN1
x1.fraction[5] => to_pfloat.DATAA
x1.fraction[6] => y.IN1
x1.fraction[6] => to_pfloat.DATAA
x1.fraction[7] => y.IN1
x1.fraction[7] => to_pfloat.DATAA
x1.fraction[8] => y.IN1
x1.fraction[8] => to_pfloat.DATAA
x1.fraction[9] => y.IN1
x1.fraction[9] => to_pfloat.DATAA
x1.fraction[10] => y.IN1
x1.fraction[10] => to_pfloat.DATAA
x1.fraction[11] => y.IN1
x1.fraction[11] => to_pfloat.DATAA
x1.fraction[12] => y.IN1
x1.fraction[12] => to_pfloat.DATAA
x1.fraction[13] => y.IN1
x1.fraction[13] => to_pfloat.DATAA
x1.fraction[14] => y.IN1
x1.fraction[14] => to_pfloat.DATAA
x1.fraction[15] => y.IN1
x1.fraction[15] => to_pfloat.DATAA
x1.fraction[16] => y.IN1
x1.fraction[16] => to_pfloat.DATAA
x1.fraction[17] => y.IN1
x1.fraction[17] => to_pfloat.DATAA
x1.fraction[18] => y.IN1
x1.fraction[18] => to_pfloat.DATAA
x1.fraction[19] => y.IN1
x1.fraction[19] => to_pfloat.DATAA
x1.fraction[20] => y.IN1
x1.fraction[20] => to_pfloat.DATAA
x1.fraction[21] => y.IN0
x1.fraction[21] => to_pfloat.DATAA
x1.fraction[22] => y.IN1
x1.fraction[22] => to_pfloat.DATAA
x1.exponent[0] => x1_c.exponent_or_reduce.IN1
x1.exponent[0] => x1_c.exponent_and_reduce.IN1
x1.exponent[0] => Add0.IN10
x1.exponent[1] => y.IN1
x1.exponent[1] => y.IN1
x1.exponent[1] => Add0.IN9
x1.exponent[2] => y.IN1
x1.exponent[2] => y.IN1
x1.exponent[2] => Add0.IN8
x1.exponent[3] => y.IN1
x1.exponent[3] => y.IN1
x1.exponent[3] => Add0.IN7
x1.exponent[4] => y.IN1
x1.exponent[4] => y.IN1
x1.exponent[4] => Add0.IN6
x1.exponent[5] => y.IN1
x1.exponent[5] => y.IN1
x1.exponent[5] => Add0.IN5
x1.exponent[6] => y.IN0
x1.exponent[6] => y.IN0
x1.exponent[6] => Add0.IN4
x1.exponent[7] => y.IN1
x1.exponent[7] => y.IN1
x1.exponent[7] => Add0.IN3
x1.sign => y_1.DATAA
exponent2[0] => Add0.IN20
exponent2[1] => Add0.IN19
exponent2[2] => Add0.IN18
exponent2[3] => Add0.IN17
exponent2[4] => Add0.IN16
exponent2[5] => Add0.IN15
exponent2[6] => Add0.IN14
exponent2[7] => Add0.IN13
exponent2[8] => Add0.IN11
exponent2[8] => Add0.IN12


|main|Proyecto:u1|gpu:gpu_0|core:u0|fadd_fsub:u3
clk => add_sub:u0.clk
clk => y.fraction[0]~reg0.CLK
clk => y.fraction[1]~reg0.CLK
clk => y.fraction[2]~reg0.CLK
clk => y.fraction[3]~reg0.CLK
clk => y.fraction[4]~reg0.CLK
clk => y.fraction[5]~reg0.CLK
clk => y.fraction[6]~reg0.CLK
clk => y.fraction[7]~reg0.CLK
clk => y.fraction[8]~reg0.CLK
clk => y.fraction[9]~reg0.CLK
clk => y.fraction[10]~reg0.CLK
clk => y.fraction[11]~reg0.CLK
clk => y.fraction[12]~reg0.CLK
clk => y.fraction[13]~reg0.CLK
clk => y.fraction[14]~reg0.CLK
clk => y.fraction[15]~reg0.CLK
clk => y.fraction[16]~reg0.CLK
clk => y.fraction[17]~reg0.CLK
clk => y.fraction[18]~reg0.CLK
clk => y.fraction[19]~reg0.CLK
clk => y.fraction[20]~reg0.CLK
clk => y.fraction[21]~reg0.CLK
clk => y.fraction[22]~reg0.CLK
clk => y.exponent[0]~reg0.CLK
clk => y.exponent[1]~reg0.CLK
clk => y.exponent[2]~reg0.CLK
clk => y.exponent[3]~reg0.CLK
clk => y.exponent[4]~reg0.CLK
clk => y.exponent[5]~reg0.CLK
clk => y.exponent[6]~reg0.CLK
clk => y.exponent[7]~reg0.CLK
clk => y.sign~reg0.CLK
clk => exponent[1][0].CLK
clk => exponent[1][1].CLK
clk => exponent[1][2].CLK
clk => exponent[1][3].CLK
clk => exponent[1][4].CLK
clk => exponent[1][5].CLK
clk => exponent[1][6].CLK
clk => exponent[1][7].CLK
clk => exponent[1][8].CLK
clk => exponent[1][9].CLK
clk => sign[1].CLK
clk => x2_c[1].nan.CLK
clk => x2_c[1].infinity.CLK
clk => x1_c[1].nan.CLK
clk => x1_c[1].infinity.CLK
clk => add_sub_sel[1].CLK
reset => add_sub:u0.reset
reset => y.fraction[0]~reg0.ACLR
reset => y.fraction[1]~reg0.ACLR
reset => y.fraction[2]~reg0.ACLR
reset => y.fraction[3]~reg0.ACLR
reset => y.fraction[4]~reg0.ACLR
reset => y.fraction[5]~reg0.ACLR
reset => y.fraction[6]~reg0.ACLR
reset => y.fraction[7]~reg0.ACLR
reset => y.fraction[8]~reg0.ACLR
reset => y.fraction[9]~reg0.ACLR
reset => y.fraction[10]~reg0.ACLR
reset => y.fraction[11]~reg0.ACLR
reset => y.fraction[12]~reg0.ACLR
reset => y.fraction[13]~reg0.ACLR
reset => y.fraction[14]~reg0.ACLR
reset => y.fraction[15]~reg0.ACLR
reset => y.fraction[16]~reg0.ACLR
reset => y.fraction[17]~reg0.ACLR
reset => y.fraction[18]~reg0.ACLR
reset => y.fraction[19]~reg0.ACLR
reset => y.fraction[20]~reg0.ACLR
reset => y.fraction[21]~reg0.ACLR
reset => y.fraction[22]~reg0.ACLR
reset => y.exponent[0]~reg0.ACLR
reset => y.exponent[1]~reg0.ACLR
reset => y.exponent[2]~reg0.ACLR
reset => y.exponent[3]~reg0.ACLR
reset => y.exponent[4]~reg0.ACLR
reset => y.exponent[5]~reg0.ACLR
reset => y.exponent[6]~reg0.ACLR
reset => y.exponent[7]~reg0.ACLR
reset => y.sign~reg0.ACLR
reset => exponent[1][0].ACLR
reset => exponent[1][1].ACLR
reset => exponent[1][2].ACLR
reset => exponent[1][3].ACLR
reset => exponent[1][4].ACLR
reset => exponent[1][5].ACLR
reset => exponent[1][6].ACLR
reset => exponent[1][7].ACLR
reset => exponent[1][8].ACLR
reset => exponent[1][9].ACLR
reset => sign[1].ACLR
reset => x2_c[1].nan.ACLR
reset => x2_c[1].infinity.ACLR
reset => x1_c[1].nan.ACLR
reset => x1_c[1].infinity.ACLR
reset => add_sub_sel[1].ACLR
cke => add_sub:u0.cke
cke => y.fraction[20]~reg0.ENA
cke => y.fraction[19]~reg0.ENA
cke => y.fraction[18]~reg0.ENA
cke => y.fraction[17]~reg0.ENA
cke => y.fraction[16]~reg0.ENA
cke => y.fraction[15]~reg0.ENA
cke => y.fraction[14]~reg0.ENA
cke => y.fraction[13]~reg0.ENA
cke => y.fraction[12]~reg0.ENA
cke => y.fraction[11]~reg0.ENA
cke => y.fraction[10]~reg0.ENA
cke => y.fraction[9]~reg0.ENA
cke => y.fraction[8]~reg0.ENA
cke => y.fraction[7]~reg0.ENA
cke => y.fraction[6]~reg0.ENA
cke => y.fraction[5]~reg0.ENA
cke => y.fraction[4]~reg0.ENA
cke => y.fraction[3]~reg0.ENA
cke => y.fraction[2]~reg0.ENA
cke => y.fraction[1]~reg0.ENA
cke => y.fraction[0]~reg0.ENA
cke => exponent[1][0].ENA
cke => y.fraction[21]~reg0.ENA
cke => y.fraction[22]~reg0.ENA
cke => y.exponent[0]~reg0.ENA
cke => y.exponent[1]~reg0.ENA
cke => y.exponent[2]~reg0.ENA
cke => y.exponent[3]~reg0.ENA
cke => y.exponent[4]~reg0.ENA
cke => y.exponent[5]~reg0.ENA
cke => y.exponent[6]~reg0.ENA
cke => y.exponent[7]~reg0.ENA
cke => y.sign~reg0.ENA
cke => exponent[1][1].ENA
cke => exponent[1][2].ENA
cke => exponent[1][3].ENA
cke => exponent[1][4].ENA
cke => exponent[1][5].ENA
cke => exponent[1][6].ENA
cke => exponent[1][7].ENA
cke => exponent[1][8].ENA
cke => exponent[1][9].ENA
cke => sign[1].ENA
cke => x2_c[1].nan.ENA
cke => x2_c[1].infinity.ENA
cke => x1_c[1].nan.ENA
cke => x1_c[1].infinity.ENA
cke => add_sub_sel[1].ENA
sel => sign.IN0
x1.fraction[0] => LessThan1.IN23
x1.fraction[0] => x1_c[0].fraction_or_reduce.IN1
x1.fraction[0] => fraction1[0].IN1
x1.fraction[1] => LessThan1.IN22
x1.fraction[1] => y.IN1
x1.fraction[1] => fraction1[1].IN1
x1.fraction[2] => LessThan1.IN21
x1.fraction[2] => y.IN1
x1.fraction[2] => fraction1[2].IN1
x1.fraction[3] => LessThan1.IN20
x1.fraction[3] => y.IN1
x1.fraction[3] => fraction1[3].IN1
x1.fraction[4] => LessThan1.IN19
x1.fraction[4] => y.IN1
x1.fraction[4] => fraction1[4].IN1
x1.fraction[5] => LessThan1.IN18
x1.fraction[5] => y.IN1
x1.fraction[5] => fraction1[5].IN1
x1.fraction[6] => LessThan1.IN17
x1.fraction[6] => y.IN1
x1.fraction[6] => fraction1[6].IN1
x1.fraction[7] => LessThan1.IN16
x1.fraction[7] => y.IN1
x1.fraction[7] => fraction1[7].IN1
x1.fraction[8] => LessThan1.IN15
x1.fraction[8] => y.IN1
x1.fraction[8] => fraction1[8].IN1
x1.fraction[9] => LessThan1.IN14
x1.fraction[9] => y.IN1
x1.fraction[9] => fraction1[9].IN1
x1.fraction[10] => LessThan1.IN13
x1.fraction[10] => y.IN1
x1.fraction[10] => fraction1[10].IN1
x1.fraction[11] => LessThan1.IN12
x1.fraction[11] => y.IN1
x1.fraction[11] => fraction1[11].IN1
x1.fraction[12] => LessThan1.IN11
x1.fraction[12] => y.IN1
x1.fraction[12] => fraction1[12].IN1
x1.fraction[13] => LessThan1.IN10
x1.fraction[13] => y.IN1
x1.fraction[13] => fraction1[13].IN1
x1.fraction[14] => LessThan1.IN9
x1.fraction[14] => y.IN1
x1.fraction[14] => fraction1[14].IN1
x1.fraction[15] => LessThan1.IN8
x1.fraction[15] => y.IN1
x1.fraction[15] => fraction1[15].IN1
x1.fraction[16] => LessThan1.IN7
x1.fraction[16] => y.IN1
x1.fraction[16] => fraction1[16].IN1
x1.fraction[17] => LessThan1.IN6
x1.fraction[17] => y.IN1
x1.fraction[17] => fraction1[17].IN1
x1.fraction[18] => LessThan1.IN5
x1.fraction[18] => y.IN1
x1.fraction[18] => fraction1[18].IN1
x1.fraction[19] => LessThan1.IN4
x1.fraction[19] => y.IN1
x1.fraction[19] => fraction1[19].IN1
x1.fraction[20] => LessThan1.IN3
x1.fraction[20] => y.IN1
x1.fraction[20] => fraction1[20].IN1
x1.fraction[21] => LessThan1.IN2
x1.fraction[21] => y.IN0
x1.fraction[21] => fraction1[21].IN1
x1.fraction[22] => LessThan1.IN1
x1.fraction[22] => y.IN1
x1.fraction[22] => fraction1[22].IN1
x1.exponent[0] => LessThan0.IN8
x1.exponent[0] => Equal0.IN7
x1.exponent[0] => x1_c[0].exponent_or_reduce.IN1
x1.exponent[0] => x1_c[0].exponent_and_reduce.IN1
x1.exponent[0] => exponent_1[0].DATAA
x1.exponent[0] => Add1.IN16
x1.exponent[1] => LessThan0.IN7
x1.exponent[1] => Equal0.IN6
x1.exponent[1] => y.IN1
x1.exponent[1] => y.IN1
x1.exponent[1] => exponent_1[1].DATAA
x1.exponent[1] => Add1.IN15
x1.exponent[2] => LessThan0.IN6
x1.exponent[2] => Equal0.IN5
x1.exponent[2] => y.IN1
x1.exponent[2] => y.IN1
x1.exponent[2] => exponent_1[2].DATAA
x1.exponent[2] => Add1.IN14
x1.exponent[3] => LessThan0.IN5
x1.exponent[3] => Equal0.IN4
x1.exponent[3] => y.IN1
x1.exponent[3] => y.IN1
x1.exponent[3] => exponent_1[3].DATAA
x1.exponent[3] => Add1.IN13
x1.exponent[4] => LessThan0.IN4
x1.exponent[4] => Equal0.IN3
x1.exponent[4] => y.IN1
x1.exponent[4] => y.IN1
x1.exponent[4] => exponent_1[4].DATAA
x1.exponent[4] => Add1.IN12
x1.exponent[5] => LessThan0.IN3
x1.exponent[5] => Equal0.IN2
x1.exponent[5] => y.IN1
x1.exponent[5] => y.IN1
x1.exponent[5] => exponent_1[5].DATAA
x1.exponent[5] => Add1.IN11
x1.exponent[6] => LessThan0.IN2
x1.exponent[6] => Equal0.IN1
x1.exponent[6] => y.IN0
x1.exponent[6] => y.IN0
x1.exponent[6] => exponent_1[6].DATAA
x1.exponent[6] => Add1.IN10
x1.exponent[7] => LessThan0.IN1
x1.exponent[7] => Equal0.IN0
x1.exponent[7] => y.IN1
x1.exponent[7] => y.IN1
x1.exponent[7] => exponent_1[7].DATAA
x1.exponent[7] => Add1.IN9
x1.sign => add_sub_sel[0].IN1
x1.sign => sign[0].DATAA
x2.fraction[0] => LessThan1.IN46
x2.fraction[0] => x2_c[0].fraction_or_reduce.IN1
x2.fraction[0] => fraction2[0].IN1
x2.fraction[1] => LessThan1.IN45
x2.fraction[1] => y.IN1
x2.fraction[1] => fraction2[1].IN1
x2.fraction[2] => LessThan1.IN44
x2.fraction[2] => y.IN1
x2.fraction[2] => fraction2[2].IN1
x2.fraction[3] => LessThan1.IN43
x2.fraction[3] => y.IN1
x2.fraction[3] => fraction2[3].IN1
x2.fraction[4] => LessThan1.IN42
x2.fraction[4] => y.IN1
x2.fraction[4] => fraction2[4].IN1
x2.fraction[5] => LessThan1.IN41
x2.fraction[5] => y.IN1
x2.fraction[5] => fraction2[5].IN1
x2.fraction[6] => LessThan1.IN40
x2.fraction[6] => y.IN1
x2.fraction[6] => fraction2[6].IN1
x2.fraction[7] => LessThan1.IN39
x2.fraction[7] => y.IN1
x2.fraction[7] => fraction2[7].IN1
x2.fraction[8] => LessThan1.IN38
x2.fraction[8] => y.IN1
x2.fraction[8] => fraction2[8].IN1
x2.fraction[9] => LessThan1.IN37
x2.fraction[9] => y.IN1
x2.fraction[9] => fraction2[9].IN1
x2.fraction[10] => LessThan1.IN36
x2.fraction[10] => y.IN1
x2.fraction[10] => fraction2[10].IN1
x2.fraction[11] => LessThan1.IN35
x2.fraction[11] => y.IN1
x2.fraction[11] => fraction2[11].IN1
x2.fraction[12] => LessThan1.IN34
x2.fraction[12] => y.IN1
x2.fraction[12] => fraction2[12].IN1
x2.fraction[13] => LessThan1.IN33
x2.fraction[13] => y.IN1
x2.fraction[13] => fraction2[13].IN1
x2.fraction[14] => LessThan1.IN32
x2.fraction[14] => y.IN1
x2.fraction[14] => fraction2[14].IN1
x2.fraction[15] => LessThan1.IN31
x2.fraction[15] => y.IN1
x2.fraction[15] => fraction2[15].IN1
x2.fraction[16] => LessThan1.IN30
x2.fraction[16] => y.IN1
x2.fraction[16] => fraction2[16].IN1
x2.fraction[17] => LessThan1.IN29
x2.fraction[17] => y.IN1
x2.fraction[17] => fraction2[17].IN1
x2.fraction[18] => LessThan1.IN28
x2.fraction[18] => y.IN1
x2.fraction[18] => fraction2[18].IN1
x2.fraction[19] => LessThan1.IN27
x2.fraction[19] => y.IN1
x2.fraction[19] => fraction2[19].IN1
x2.fraction[20] => LessThan1.IN26
x2.fraction[20] => y.IN1
x2.fraction[20] => fraction2[20].IN1
x2.fraction[21] => LessThan1.IN25
x2.fraction[21] => y.IN0
x2.fraction[21] => fraction2[21].IN1
x2.fraction[22] => LessThan1.IN24
x2.fraction[22] => y.IN1
x2.fraction[22] => fraction2[22].IN1
x2.exponent[0] => LessThan0.IN16
x2.exponent[0] => Equal0.IN15
x2.exponent[0] => x2_c[0].exponent_or_reduce.IN1
x2.exponent[0] => x2_c[0].exponent_and_reduce.IN1
x2.exponent[0] => exponent_1[0].DATAB
x2.exponent[0] => Add1.IN8
x2.exponent[1] => LessThan0.IN15
x2.exponent[1] => Equal0.IN14
x2.exponent[1] => y.IN1
x2.exponent[1] => y.IN1
x2.exponent[1] => exponent_1[1].DATAB
x2.exponent[1] => Add1.IN7
x2.exponent[2] => LessThan0.IN14
x2.exponent[2] => Equal0.IN13
x2.exponent[2] => y.IN1
x2.exponent[2] => y.IN1
x2.exponent[2] => exponent_1[2].DATAB
x2.exponent[2] => Add1.IN6
x2.exponent[3] => LessThan0.IN13
x2.exponent[3] => Equal0.IN12
x2.exponent[3] => y.IN1
x2.exponent[3] => y.IN1
x2.exponent[3] => exponent_1[3].DATAB
x2.exponent[3] => Add1.IN5
x2.exponent[4] => LessThan0.IN12
x2.exponent[4] => Equal0.IN11
x2.exponent[4] => y.IN1
x2.exponent[4] => y.IN1
x2.exponent[4] => exponent_1[4].DATAB
x2.exponent[4] => Add1.IN4
x2.exponent[5] => LessThan0.IN11
x2.exponent[5] => Equal0.IN10
x2.exponent[5] => y.IN1
x2.exponent[5] => y.IN1
x2.exponent[5] => exponent_1[5].DATAB
x2.exponent[5] => Add1.IN3
x2.exponent[6] => LessThan0.IN10
x2.exponent[6] => Equal0.IN9
x2.exponent[6] => y.IN0
x2.exponent[6] => y.IN0
x2.exponent[6] => exponent_1[6].DATAB
x2.exponent[6] => Add1.IN2
x2.exponent[7] => LessThan0.IN9
x2.exponent[7] => Equal0.IN8
x2.exponent[7] => y.IN1
x2.exponent[7] => y.IN1
x2.exponent[7] => exponent_1[7].DATAB
x2.exponent[7] => Add1.IN1
x2.sign => sign.IN1


|main|Proyecto:u1|gpu:gpu_0|core:u0|fadd_fsub:u3|add_sub:u0
clk => sticky_1[1].CLK
clk => round_1[1].CLK
clk => y_1[1][0].CLK
clk => y_1[1][1].CLK
clk => y_1[1][2].CLK
clk => y_1[1][3].CLK
clk => y_1[1][4].CLK
clk => y_1[1][5].CLK
clk => y_1[1][6].CLK
clk => y_1[1][7].CLK
clk => y_1[1][8].CLK
clk => y_1[1][9].CLK
clk => y_1[1][10].CLK
clk => y_1[1][11].CLK
clk => y_1[1][12].CLK
clk => y_1[1][13].CLK
clk => y_1[1][14].CLK
clk => y_1[1][15].CLK
clk => y_1[1][16].CLK
clk => y_1[1][17].CLK
clk => y_1[1][18].CLK
clk => y_1[1][19].CLK
clk => y_1[1][20].CLK
clk => y_1[1][21].CLK
clk => y_1[1][22].CLK
clk => y_1[1][23].CLK
clk => y_1[1][24].CLK
clk => y_1[1][25].CLK
reset => sticky_1[1].ACLR
reset => round_1[1].ACLR
reset => y_1[1][0].ACLR
reset => y_1[1][1].ACLR
reset => y_1[1][2].ACLR
reset => y_1[1][3].ACLR
reset => y_1[1][4].ACLR
reset => y_1[1][5].ACLR
reset => y_1[1][6].ACLR
reset => y_1[1][7].ACLR
reset => y_1[1][8].ACLR
reset => y_1[1][9].ACLR
reset => y_1[1][10].ACLR
reset => y_1[1][11].ACLR
reset => y_1[1][12].ACLR
reset => y_1[1][13].ACLR
reset => y_1[1][14].ACLR
reset => y_1[1][15].ACLR
reset => y_1[1][16].ACLR
reset => y_1[1][17].ACLR
reset => y_1[1][18].ACLR
reset => y_1[1][19].ACLR
reset => y_1[1][20].ACLR
reset => y_1[1][21].ACLR
reset => y_1[1][22].ACLR
reset => y_1[1][23].ACLR
reset => y_1[1][24].ACLR
reset => y_1[1][25].ACLR
cke => y_1[1][3].ENA
cke => y_1[1][2].ENA
cke => y_1[1][1].ENA
cke => y_1[1][0].ENA
cke => round_1[1].ENA
cke => sticky_1[1].ENA
cke => y_1[1][4].ENA
cke => y_1[1][5].ENA
cke => y_1[1][6].ENA
cke => y_1[1][7].ENA
cke => y_1[1][8].ENA
cke => y_1[1][9].ENA
cke => y_1[1][10].ENA
cke => y_1[1][11].ENA
cke => y_1[1][12].ENA
cke => y_1[1][13].ENA
cke => y_1[1][14].ENA
cke => y_1[1][15].ENA
cke => y_1[1][16].ENA
cke => y_1[1][17].ENA
cke => y_1[1][18].ENA
cke => y_1[1][19].ENA
cke => y_1[1][20].ENA
cke => y_1[1][21].ENA
cke => y_1[1][22].ENA
cke => y_1[1][23].ENA
cke => y_1[1][24].ENA
cke => y_1[1][25].ENA
sel => RESULT.IN1
sel => RESULT.IN1
sel => RESULT.IN1
sel => RESULT.IN1
sel => RESULT.IN1
sel => RESULT.IN1
sel => RESULT.IN1
sel => RESULT.IN1
sel => RESULT.IN1
sel => RESULT.IN1
sel => RESULT.IN1
sel => RESULT.IN1
sel => RESULT.IN1
sel => RESULT.IN1
sel => RESULT.IN1
sel => RESULT.IN1
sel => RESULT.IN1
sel => RESULT.IN1
sel => RESULT.IN1
sel => RESULT.IN1
sel => RESULT.IN1
sel => RESULT.IN1
sel => RESULT.IN1
sel => RESULT.IN1
sel => RESULT.IN1
sel => RESULT.IN1
sel => Add0.IN29
sel => Add0.IN56
x1[0] => Add0.IN53
x1[1] => Add0.IN52
x1[2] => Add0.IN51
x1[3] => Add0.IN50
x1[4] => Add0.IN49
x1[5] => Add0.IN48
x1[6] => Add0.IN47
x1[7] => Add0.IN46
x1[8] => Add0.IN45
x1[9] => Add0.IN44
x1[10] => Add0.IN43
x1[11] => Add0.IN42
x1[12] => Add0.IN41
x1[13] => Add0.IN40
x1[14] => Add0.IN39
x1[15] => Add0.IN38
x1[16] => Add0.IN37
x1[17] => Add0.IN36
x1[18] => Add0.IN35
x1[19] => Add0.IN34
x1[20] => Add0.IN33
x1[21] => Add0.IN32
x1[22] => Add0.IN31
x1[23] => Add0.IN30
x2[0] => ShiftRight0.IN26
x2[0] => RESULT.IN1
x2[1] => ShiftRight0.IN25
x2[1] => RESULT.IN1
x2[2] => ShiftRight0.IN24
x2[2] => RESULT.IN1
x2[3] => ShiftRight0.IN23
x2[3] => RESULT.IN1
x2[4] => ShiftRight0.IN22
x2[4] => RESULT.IN1
x2[5] => ShiftRight0.IN21
x2[5] => RESULT.IN1
x2[6] => ShiftRight0.IN20
x2[6] => RESULT.IN1
x2[7] => ShiftRight0.IN19
x2[7] => RESULT.IN1
x2[8] => ShiftRight0.IN18
x2[8] => RESULT.IN1
x2[9] => ShiftRight0.IN17
x2[9] => RESULT.IN1
x2[10] => ShiftRight0.IN16
x2[10] => RESULT.IN1
x2[11] => ShiftRight0.IN15
x2[11] => RESULT.IN1
x2[12] => ShiftRight0.IN14
x2[12] => RESULT.IN1
x2[13] => ShiftRight0.IN13
x2[13] => RESULT.IN1
x2[14] => ShiftRight0.IN12
x2[14] => RESULT.IN1
x2[15] => ShiftRight0.IN11
x2[15] => RESULT.IN1
x2[16] => ShiftRight0.IN10
x2[16] => RESULT.IN1
x2[17] => ShiftRight0.IN9
x2[17] => RESULT.IN1
x2[18] => ShiftRight0.IN8
x2[18] => RESULT.IN1
x2[19] => ShiftRight0.IN7
x2[19] => RESULT.IN1
x2[20] => ShiftRight0.IN6
x2[20] => RESULT.IN1
x2[21] => ShiftRight0.IN5
x2[21] => RESULT.IN1
x2[22] => ShiftRight0.IN4
x2[22] => RESULT.IN1
x2[23] => ShiftRight0.IN3
x2[23] => RESULT.IN1
shift[0] => ShiftLeft0.IN34
shift[0] => ShiftRight0.IN34
shift[1] => ShiftLeft0.IN33
shift[1] => ShiftRight0.IN33
shift[2] => ShiftLeft0.IN32
shift[2] => ShiftRight0.IN32
shift[3] => ShiftLeft0.IN31
shift[3] => ShiftRight0.IN31
shift[4] => ShiftLeft0.IN30
shift[4] => ShiftRight0.IN30
shift[5] => ShiftLeft0.IN29
shift[5] => ShiftRight0.IN29
shift[6] => ShiftLeft0.IN28
shift[6] => ShiftRight0.IN28
shift[7] => ShiftLeft0.IN27
shift[7] => ShiftRight0.IN27


|main|Proyecto:u1|gpu:gpu_0|core:u0|fmul:u4
clk => mul:u0.clk
clk => y.fraction[0]~reg0.CLK
clk => y.fraction[1]~reg0.CLK
clk => y.fraction[2]~reg0.CLK
clk => y.fraction[3]~reg0.CLK
clk => y.fraction[4]~reg0.CLK
clk => y.fraction[5]~reg0.CLK
clk => y.fraction[6]~reg0.CLK
clk => y.fraction[7]~reg0.CLK
clk => y.fraction[8]~reg0.CLK
clk => y.fraction[9]~reg0.CLK
clk => y.fraction[10]~reg0.CLK
clk => y.fraction[11]~reg0.CLK
clk => y.fraction[12]~reg0.CLK
clk => y.fraction[13]~reg0.CLK
clk => y.fraction[14]~reg0.CLK
clk => y.fraction[15]~reg0.CLK
clk => y.fraction[16]~reg0.CLK
clk => y.fraction[17]~reg0.CLK
clk => y.fraction[18]~reg0.CLK
clk => y.fraction[19]~reg0.CLK
clk => y.fraction[20]~reg0.CLK
clk => y.fraction[21]~reg0.CLK
clk => y.fraction[22]~reg0.CLK
clk => y.exponent[0]~reg0.CLK
clk => y.exponent[1]~reg0.CLK
clk => y.exponent[2]~reg0.CLK
clk => y.exponent[3]~reg0.CLK
clk => y.exponent[4]~reg0.CLK
clk => y.exponent[5]~reg0.CLK
clk => y.exponent[6]~reg0.CLK
clk => y.exponent[7]~reg0.CLK
clk => y.sign~reg0.CLK
clk => sign[1].CLK
clk => exponent[1][0].CLK
clk => exponent[1][1].CLK
clk => exponent[1][2].CLK
clk => exponent[1][3].CLK
clk => exponent[1][4].CLK
clk => exponent[1][5].CLK
clk => exponent[1][6].CLK
clk => exponent[1][7].CLK
clk => exponent[1][8].CLK
clk => exponent[1][9].CLK
clk => x2_c[1].nan.CLK
clk => x2_c[1].infinity.CLK
clk => x2_c[1].zero.CLK
clk => x1_c[1].nan.CLK
clk => x1_c[1].infinity.CLK
clk => x1_c[1].zero.CLK
reset => mul:u0.reset
reset => y.fraction[0]~reg0.ACLR
reset => y.fraction[1]~reg0.ACLR
reset => y.fraction[2]~reg0.ACLR
reset => y.fraction[3]~reg0.ACLR
reset => y.fraction[4]~reg0.ACLR
reset => y.fraction[5]~reg0.ACLR
reset => y.fraction[6]~reg0.ACLR
reset => y.fraction[7]~reg0.ACLR
reset => y.fraction[8]~reg0.ACLR
reset => y.fraction[9]~reg0.ACLR
reset => y.fraction[10]~reg0.ACLR
reset => y.fraction[11]~reg0.ACLR
reset => y.fraction[12]~reg0.ACLR
reset => y.fraction[13]~reg0.ACLR
reset => y.fraction[14]~reg0.ACLR
reset => y.fraction[15]~reg0.ACLR
reset => y.fraction[16]~reg0.ACLR
reset => y.fraction[17]~reg0.ACLR
reset => y.fraction[18]~reg0.ACLR
reset => y.fraction[19]~reg0.ACLR
reset => y.fraction[20]~reg0.ACLR
reset => y.fraction[21]~reg0.ACLR
reset => y.fraction[22]~reg0.ACLR
reset => y.exponent[0]~reg0.ACLR
reset => y.exponent[1]~reg0.ACLR
reset => y.exponent[2]~reg0.ACLR
reset => y.exponent[3]~reg0.ACLR
reset => y.exponent[4]~reg0.ACLR
reset => y.exponent[5]~reg0.ACLR
reset => y.exponent[6]~reg0.ACLR
reset => y.exponent[7]~reg0.ACLR
reset => y.sign~reg0.ACLR
reset => sign[1].ACLR
reset => exponent[1][0].ACLR
reset => exponent[1][1].ACLR
reset => exponent[1][2].ACLR
reset => exponent[1][3].ACLR
reset => exponent[1][4].ACLR
reset => exponent[1][5].ACLR
reset => exponent[1][6].ACLR
reset => exponent[1][7].ACLR
reset => exponent[1][8].ACLR
reset => exponent[1][9].ACLR
reset => x2_c[1].nan.ACLR
reset => x2_c[1].infinity.ACLR
reset => x2_c[1].zero.ACLR
reset => x1_c[1].nan.ACLR
reset => x1_c[1].infinity.ACLR
reset => x1_c[1].zero.ACLR
cke => mul:u0.cke
cke => exponent[1][2].ENA
cke => exponent[1][1].ENA
cke => exponent[1][0].ENA
cke => y.sign~reg0.ENA
cke => y.exponent[7]~reg0.ENA
cke => y.exponent[6]~reg0.ENA
cke => y.exponent[5]~reg0.ENA
cke => y.exponent[4]~reg0.ENA
cke => y.exponent[3]~reg0.ENA
cke => y.exponent[2]~reg0.ENA
cke => y.exponent[1]~reg0.ENA
cke => y.exponent[0]~reg0.ENA
cke => y.fraction[22]~reg0.ENA
cke => y.fraction[21]~reg0.ENA
cke => y.fraction[20]~reg0.ENA
cke => y.fraction[19]~reg0.ENA
cke => y.fraction[18]~reg0.ENA
cke => y.fraction[17]~reg0.ENA
cke => y.fraction[16]~reg0.ENA
cke => y.fraction[15]~reg0.ENA
cke => y.fraction[14]~reg0.ENA
cke => y.fraction[13]~reg0.ENA
cke => y.fraction[12]~reg0.ENA
cke => y.fraction[11]~reg0.ENA
cke => y.fraction[10]~reg0.ENA
cke => y.fraction[9]~reg0.ENA
cke => y.fraction[8]~reg0.ENA
cke => y.fraction[7]~reg0.ENA
cke => y.fraction[6]~reg0.ENA
cke => y.fraction[5]~reg0.ENA
cke => y.fraction[4]~reg0.ENA
cke => y.fraction[3]~reg0.ENA
cke => y.fraction[2]~reg0.ENA
cke => y.fraction[1]~reg0.ENA
cke => y.fraction[0]~reg0.ENA
cke => sign[1].ENA
cke => exponent[1][3].ENA
cke => exponent[1][4].ENA
cke => exponent[1][5].ENA
cke => exponent[1][6].ENA
cke => exponent[1][7].ENA
cke => exponent[1][8].ENA
cke => exponent[1][9].ENA
cke => x2_c[1].nan.ENA
cke => x2_c[1].infinity.ENA
cke => x2_c[1].zero.ENA
cke => x1_c[1].nan.ENA
cke => x1_c[1].infinity.ENA
cke => x1_c[1].zero.ENA
x1.fraction[0] => x1_c[0].fraction_or_reduce.IN1
x1.fraction[0] => mul:u0.x1[0]
x1.fraction[1] => y.IN1
x1.fraction[1] => mul:u0.x1[1]
x1.fraction[2] => y.IN1
x1.fraction[2] => mul:u0.x1[2]
x1.fraction[3] => y.IN1
x1.fraction[3] => mul:u0.x1[3]
x1.fraction[4] => y.IN1
x1.fraction[4] => mul:u0.x1[4]
x1.fraction[5] => y.IN1
x1.fraction[5] => mul:u0.x1[5]
x1.fraction[6] => y.IN1
x1.fraction[6] => mul:u0.x1[6]
x1.fraction[7] => y.IN1
x1.fraction[7] => mul:u0.x1[7]
x1.fraction[8] => y.IN1
x1.fraction[8] => mul:u0.x1[8]
x1.fraction[9] => y.IN1
x1.fraction[9] => mul:u0.x1[9]
x1.fraction[10] => y.IN1
x1.fraction[10] => mul:u0.x1[10]
x1.fraction[11] => y.IN1
x1.fraction[11] => mul:u0.x1[11]
x1.fraction[12] => y.IN1
x1.fraction[12] => mul:u0.x1[12]
x1.fraction[13] => y.IN1
x1.fraction[13] => mul:u0.x1[13]
x1.fraction[14] => y.IN1
x1.fraction[14] => mul:u0.x1[14]
x1.fraction[15] => y.IN1
x1.fraction[15] => mul:u0.x1[15]
x1.fraction[16] => y.IN1
x1.fraction[16] => mul:u0.x1[16]
x1.fraction[17] => y.IN1
x1.fraction[17] => mul:u0.x1[17]
x1.fraction[18] => y.IN1
x1.fraction[18] => mul:u0.x1[18]
x1.fraction[19] => y.IN1
x1.fraction[19] => mul:u0.x1[19]
x1.fraction[20] => y.IN1
x1.fraction[20] => mul:u0.x1[20]
x1.fraction[21] => y.IN0
x1.fraction[21] => mul:u0.x1[21]
x1.fraction[22] => y.IN1
x1.fraction[22] => mul:u0.x1[22]
x1.exponent[0] => x1_c[0].exponent_or_reduce.IN1
x1.exponent[0] => x1_c[0].exponent_and_reduce.IN1
x1.exponent[0] => Add0.IN8
x1.exponent[1] => y.IN1
x1.exponent[1] => y.IN1
x1.exponent[1] => Add0.IN7
x1.exponent[2] => y.IN1
x1.exponent[2] => y.IN1
x1.exponent[2] => Add0.IN6
x1.exponent[3] => y.IN1
x1.exponent[3] => y.IN1
x1.exponent[3] => Add0.IN5
x1.exponent[4] => y.IN1
x1.exponent[4] => y.IN1
x1.exponent[4] => Add0.IN4
x1.exponent[5] => y.IN1
x1.exponent[5] => y.IN1
x1.exponent[5] => Add0.IN3
x1.exponent[6] => y.IN0
x1.exponent[6] => y.IN0
x1.exponent[6] => Add0.IN2
x1.exponent[7] => y.IN1
x1.exponent[7] => y.IN1
x1.exponent[7] => Add0.IN1
x1.sign => sign[0].IN0
x2.fraction[0] => x2_c[0].fraction_or_reduce.IN1
x2.fraction[0] => mul:u0.x2[0]
x2.fraction[1] => y.IN1
x2.fraction[1] => mul:u0.x2[1]
x2.fraction[2] => y.IN1
x2.fraction[2] => mul:u0.x2[2]
x2.fraction[3] => y.IN1
x2.fraction[3] => mul:u0.x2[3]
x2.fraction[4] => y.IN1
x2.fraction[4] => mul:u0.x2[4]
x2.fraction[5] => y.IN1
x2.fraction[5] => mul:u0.x2[5]
x2.fraction[6] => y.IN1
x2.fraction[6] => mul:u0.x2[6]
x2.fraction[7] => y.IN1
x2.fraction[7] => mul:u0.x2[7]
x2.fraction[8] => y.IN1
x2.fraction[8] => mul:u0.x2[8]
x2.fraction[9] => y.IN1
x2.fraction[9] => mul:u0.x2[9]
x2.fraction[10] => y.IN1
x2.fraction[10] => mul:u0.x2[10]
x2.fraction[11] => y.IN1
x2.fraction[11] => mul:u0.x2[11]
x2.fraction[12] => y.IN1
x2.fraction[12] => mul:u0.x2[12]
x2.fraction[13] => y.IN1
x2.fraction[13] => mul:u0.x2[13]
x2.fraction[14] => y.IN1
x2.fraction[14] => mul:u0.x2[14]
x2.fraction[15] => y.IN1
x2.fraction[15] => mul:u0.x2[15]
x2.fraction[16] => y.IN1
x2.fraction[16] => mul:u0.x2[16]
x2.fraction[17] => y.IN1
x2.fraction[17] => mul:u0.x2[17]
x2.fraction[18] => y.IN1
x2.fraction[18] => mul:u0.x2[18]
x2.fraction[19] => y.IN1
x2.fraction[19] => mul:u0.x2[19]
x2.fraction[20] => y.IN1
x2.fraction[20] => mul:u0.x2[20]
x2.fraction[21] => y.IN0
x2.fraction[21] => mul:u0.x2[21]
x2.fraction[22] => y.IN1
x2.fraction[22] => mul:u0.x2[22]
x2.exponent[0] => x2_c[0].exponent_or_reduce.IN1
x2.exponent[0] => x2_c[0].exponent_and_reduce.IN1
x2.exponent[0] => Add0.IN16
x2.exponent[1] => y.IN1
x2.exponent[1] => y.IN1
x2.exponent[1] => Add0.IN15
x2.exponent[2] => y.IN1
x2.exponent[2] => y.IN1
x2.exponent[2] => Add0.IN14
x2.exponent[3] => y.IN1
x2.exponent[3] => y.IN1
x2.exponent[3] => Add0.IN13
x2.exponent[4] => y.IN1
x2.exponent[4] => y.IN1
x2.exponent[4] => Add0.IN12
x2.exponent[5] => y.IN1
x2.exponent[5] => y.IN1
x2.exponent[5] => Add0.IN11
x2.exponent[6] => y.IN0
x2.exponent[6] => y.IN0
x2.exponent[6] => Add0.IN10
x2.exponent[7] => y.IN1
x2.exponent[7] => y.IN1
x2.exponent[7] => Add0.IN9
x2.sign => sign[0].IN1


|main|Proyecto:u1|gpu:gpu_0|core:u0|fmul:u4|mul:u0
clk => sticky_1[1].CLK
clk => round_1[1].CLK
clk => y_1[1][0].CLK
clk => y_1[1][1].CLK
clk => y_1[1][2].CLK
clk => y_1[1][3].CLK
clk => y_1[1][4].CLK
clk => y_1[1][5].CLK
clk => y_1[1][6].CLK
clk => y_1[1][7].CLK
clk => y_1[1][8].CLK
clk => y_1[1][9].CLK
clk => y_1[1][10].CLK
clk => y_1[1][11].CLK
clk => y_1[1][12].CLK
clk => y_1[1][13].CLK
clk => y_1[1][14].CLK
clk => y_1[1][15].CLK
clk => y_1[1][16].CLK
clk => y_1[1][17].CLK
clk => y_1[1][18].CLK
clk => y_1[1][19].CLK
clk => y_1[1][20].CLK
clk => y_1[1][21].CLK
clk => y_1[1][22].CLK
clk => y_1[1][23].CLK
clk => y_1[1][24].CLK
reset => sticky_1[1].ACLR
reset => round_1[1].ACLR
reset => y_1[1][0].ACLR
reset => y_1[1][1].ACLR
reset => y_1[1][2].ACLR
reset => y_1[1][3].ACLR
reset => y_1[1][4].ACLR
reset => y_1[1][5].ACLR
reset => y_1[1][6].ACLR
reset => y_1[1][7].ACLR
reset => y_1[1][8].ACLR
reset => y_1[1][9].ACLR
reset => y_1[1][10].ACLR
reset => y_1[1][11].ACLR
reset => y_1[1][12].ACLR
reset => y_1[1][13].ACLR
reset => y_1[1][14].ACLR
reset => y_1[1][15].ACLR
reset => y_1[1][16].ACLR
reset => y_1[1][17].ACLR
reset => y_1[1][18].ACLR
reset => y_1[1][19].ACLR
reset => y_1[1][20].ACLR
reset => y_1[1][21].ACLR
reset => y_1[1][22].ACLR
reset => y_1[1][23].ACLR
reset => y_1[1][24].ACLR
cke => sticky_1[1].ENA
cke => round_1[1].ENA
cke => y_1[1][0].ENA
cke => y_1[1][1].ENA
cke => y_1[1][2].ENA
cke => y_1[1][3].ENA
cke => y_1[1][4].ENA
cke => y_1[1][5].ENA
cke => y_1[1][6].ENA
cke => y_1[1][7].ENA
cke => y_1[1][8].ENA
cke => y_1[1][9].ENA
cke => y_1[1][10].ENA
cke => y_1[1][11].ENA
cke => y_1[1][12].ENA
cke => y_1[1][13].ENA
cke => y_1[1][14].ENA
cke => y_1[1][15].ENA
cke => y_1[1][16].ENA
cke => y_1[1][17].ENA
cke => y_1[1][18].ENA
cke => y_1[1][19].ENA
cke => y_1[1][20].ENA
cke => y_1[1][21].ENA
cke => y_1[1][22].ENA
cke => y_1[1][23].ENA
cke => y_1[1][24].ENA
x1[0] => Mult0.IN23
x1[1] => Mult0.IN22
x1[2] => Mult0.IN21
x1[3] => Mult0.IN20
x1[4] => Mult0.IN19
x1[5] => Mult0.IN18
x1[6] => Mult0.IN17
x1[7] => Mult0.IN16
x1[8] => Mult0.IN15
x1[9] => Mult0.IN14
x1[10] => Mult0.IN13
x1[11] => Mult0.IN12
x1[12] => Mult0.IN11
x1[13] => Mult0.IN10
x1[14] => Mult0.IN9
x1[15] => Mult0.IN8
x1[16] => Mult0.IN7
x1[17] => Mult0.IN6
x1[18] => Mult0.IN5
x1[19] => Mult0.IN4
x1[20] => Mult0.IN3
x1[21] => Mult0.IN2
x1[22] => Mult0.IN1
x1[23] => Mult0.IN0
x2[0] => Mult0.IN47
x2[1] => Mult0.IN46
x2[2] => Mult0.IN45
x2[3] => Mult0.IN44
x2[4] => Mult0.IN43
x2[5] => Mult0.IN42
x2[6] => Mult0.IN41
x2[7] => Mult0.IN40
x2[8] => Mult0.IN39
x2[9] => Mult0.IN38
x2[10] => Mult0.IN37
x2[11] => Mult0.IN36
x2[12] => Mult0.IN35
x2[13] => Mult0.IN34
x2[14] => Mult0.IN33
x2[15] => Mult0.IN32
x2[16] => Mult0.IN31
x2[17] => Mult0.IN30
x2[18] => Mult0.IN29
x2[19] => Mult0.IN28
x2[20] => Mult0.IN27
x2[21] => Mult0.IN26
x2[22] => Mult0.IN25
x2[23] => Mult0.IN24


|main|Proyecto:u1|gpu:gpu_0|core:u0|fdiv:u5
clk => div:u0.clk
clk => y.fraction[0]~reg0.CLK
clk => y.fraction[1]~reg0.CLK
clk => y.fraction[2]~reg0.CLK
clk => y.fraction[3]~reg0.CLK
clk => y.fraction[4]~reg0.CLK
clk => y.fraction[5]~reg0.CLK
clk => y.fraction[6]~reg0.CLK
clk => y.fraction[7]~reg0.CLK
clk => y.fraction[8]~reg0.CLK
clk => y.fraction[9]~reg0.CLK
clk => y.fraction[10]~reg0.CLK
clk => y.fraction[11]~reg0.CLK
clk => y.fraction[12]~reg0.CLK
clk => y.fraction[13]~reg0.CLK
clk => y.fraction[14]~reg0.CLK
clk => y.fraction[15]~reg0.CLK
clk => y.fraction[16]~reg0.CLK
clk => y.fraction[17]~reg0.CLK
clk => y.fraction[18]~reg0.CLK
clk => y.fraction[19]~reg0.CLK
clk => y.fraction[20]~reg0.CLK
clk => y.fraction[21]~reg0.CLK
clk => y.fraction[22]~reg0.CLK
clk => y.exponent[0]~reg0.CLK
clk => y.exponent[1]~reg0.CLK
clk => y.exponent[2]~reg0.CLK
clk => y.exponent[3]~reg0.CLK
clk => y.exponent[4]~reg0.CLK
clk => y.exponent[5]~reg0.CLK
clk => y.exponent[6]~reg0.CLK
clk => y.exponent[7]~reg0.CLK
clk => y.sign~reg0.CLK
clk => sign[9].CLK
clk => sign[8].CLK
clk => sign[7].CLK
clk => sign[6].CLK
clk => sign[5].CLK
clk => sign[4].CLK
clk => sign[3].CLK
clk => sign[2].CLK
clk => sign[1].CLK
clk => exponent[9][0].CLK
clk => exponent[9][1].CLK
clk => exponent[9][2].CLK
clk => exponent[9][3].CLK
clk => exponent[9][4].CLK
clk => exponent[9][5].CLK
clk => exponent[9][6].CLK
clk => exponent[9][7].CLK
clk => exponent[9][8].CLK
clk => exponent[9][9].CLK
clk => exponent[8][0].CLK
clk => exponent[8][1].CLK
clk => exponent[8][2].CLK
clk => exponent[8][3].CLK
clk => exponent[8][4].CLK
clk => exponent[8][5].CLK
clk => exponent[8][6].CLK
clk => exponent[8][7].CLK
clk => exponent[8][8].CLK
clk => exponent[8][9].CLK
clk => exponent[7][0].CLK
clk => exponent[7][1].CLK
clk => exponent[7][2].CLK
clk => exponent[7][3].CLK
clk => exponent[7][4].CLK
clk => exponent[7][5].CLK
clk => exponent[7][6].CLK
clk => exponent[7][7].CLK
clk => exponent[7][8].CLK
clk => exponent[7][9].CLK
clk => exponent[6][0].CLK
clk => exponent[6][1].CLK
clk => exponent[6][2].CLK
clk => exponent[6][3].CLK
clk => exponent[6][4].CLK
clk => exponent[6][5].CLK
clk => exponent[6][6].CLK
clk => exponent[6][7].CLK
clk => exponent[6][8].CLK
clk => exponent[6][9].CLK
clk => exponent[5][0].CLK
clk => exponent[5][1].CLK
clk => exponent[5][2].CLK
clk => exponent[5][3].CLK
clk => exponent[5][4].CLK
clk => exponent[5][5].CLK
clk => exponent[5][6].CLK
clk => exponent[5][7].CLK
clk => exponent[5][8].CLK
clk => exponent[5][9].CLK
clk => exponent[4][0].CLK
clk => exponent[4][1].CLK
clk => exponent[4][2].CLK
clk => exponent[4][3].CLK
clk => exponent[4][4].CLK
clk => exponent[4][5].CLK
clk => exponent[4][6].CLK
clk => exponent[4][7].CLK
clk => exponent[4][8].CLK
clk => exponent[4][9].CLK
clk => exponent[3][0].CLK
clk => exponent[3][1].CLK
clk => exponent[3][2].CLK
clk => exponent[3][3].CLK
clk => exponent[3][4].CLK
clk => exponent[3][5].CLK
clk => exponent[3][6].CLK
clk => exponent[3][7].CLK
clk => exponent[3][8].CLK
clk => exponent[3][9].CLK
clk => exponent[2][0].CLK
clk => exponent[2][1].CLK
clk => exponent[2][2].CLK
clk => exponent[2][3].CLK
clk => exponent[2][4].CLK
clk => exponent[2][5].CLK
clk => exponent[2][6].CLK
clk => exponent[2][7].CLK
clk => exponent[2][8].CLK
clk => exponent[2][9].CLK
clk => exponent[1][0].CLK
clk => exponent[1][1].CLK
clk => exponent[1][2].CLK
clk => exponent[1][3].CLK
clk => exponent[1][4].CLK
clk => exponent[1][5].CLK
clk => exponent[1][6].CLK
clk => exponent[1][7].CLK
clk => exponent[1][8].CLK
clk => exponent[1][9].CLK
clk => x2_c[9].nan.CLK
clk => x2_c[9].infinity.CLK
clk => x2_c[9].zero.CLK
clk => x2_c[8].nan.CLK
clk => x2_c[8].infinity.CLK
clk => x2_c[8].zero.CLK
clk => x2_c[7].nan.CLK
clk => x2_c[7].infinity.CLK
clk => x2_c[7].zero.CLK
clk => x2_c[6].nan.CLK
clk => x2_c[6].infinity.CLK
clk => x2_c[6].zero.CLK
clk => x2_c[5].nan.CLK
clk => x2_c[5].infinity.CLK
clk => x2_c[5].zero.CLK
clk => x2_c[4].nan.CLK
clk => x2_c[4].infinity.CLK
clk => x2_c[4].zero.CLK
clk => x2_c[3].nan.CLK
clk => x2_c[3].infinity.CLK
clk => x2_c[3].zero.CLK
clk => x2_c[2].nan.CLK
clk => x2_c[2].infinity.CLK
clk => x2_c[2].zero.CLK
clk => x2_c[1].nan.CLK
clk => x2_c[1].infinity.CLK
clk => x2_c[1].zero.CLK
clk => x1_c[9].nan.CLK
clk => x1_c[9].infinity.CLK
clk => x1_c[9].zero.CLK
clk => x1_c[8].nan.CLK
clk => x1_c[8].infinity.CLK
clk => x1_c[8].zero.CLK
clk => x1_c[7].nan.CLK
clk => x1_c[7].infinity.CLK
clk => x1_c[7].zero.CLK
clk => x1_c[6].nan.CLK
clk => x1_c[6].infinity.CLK
clk => x1_c[6].zero.CLK
clk => x1_c[5].nan.CLK
clk => x1_c[5].infinity.CLK
clk => x1_c[5].zero.CLK
clk => x1_c[4].nan.CLK
clk => x1_c[4].infinity.CLK
clk => x1_c[4].zero.CLK
clk => x1_c[3].nan.CLK
clk => x1_c[3].infinity.CLK
clk => x1_c[3].zero.CLK
clk => x1_c[2].nan.CLK
clk => x1_c[2].infinity.CLK
clk => x1_c[2].zero.CLK
clk => x1_c[1].nan.CLK
clk => x1_c[1].infinity.CLK
clk => x1_c[1].zero.CLK
reset => div:u0.reset
reset => y.fraction[0]~reg0.ACLR
reset => y.fraction[1]~reg0.ACLR
reset => y.fraction[2]~reg0.ACLR
reset => y.fraction[3]~reg0.ACLR
reset => y.fraction[4]~reg0.ACLR
reset => y.fraction[5]~reg0.ACLR
reset => y.fraction[6]~reg0.ACLR
reset => y.fraction[7]~reg0.ACLR
reset => y.fraction[8]~reg0.ACLR
reset => y.fraction[9]~reg0.ACLR
reset => y.fraction[10]~reg0.ACLR
reset => y.fraction[11]~reg0.ACLR
reset => y.fraction[12]~reg0.ACLR
reset => y.fraction[13]~reg0.ACLR
reset => y.fraction[14]~reg0.ACLR
reset => y.fraction[15]~reg0.ACLR
reset => y.fraction[16]~reg0.ACLR
reset => y.fraction[17]~reg0.ACLR
reset => y.fraction[18]~reg0.ACLR
reset => y.fraction[19]~reg0.ACLR
reset => y.fraction[20]~reg0.ACLR
reset => y.fraction[21]~reg0.ACLR
reset => y.fraction[22]~reg0.ACLR
reset => y.exponent[0]~reg0.ACLR
reset => y.exponent[1]~reg0.ACLR
reset => y.exponent[2]~reg0.ACLR
reset => y.exponent[3]~reg0.ACLR
reset => y.exponent[4]~reg0.ACLR
reset => y.exponent[5]~reg0.ACLR
reset => y.exponent[6]~reg0.ACLR
reset => y.exponent[7]~reg0.ACLR
reset => y.sign~reg0.ACLR
reset => sign[9].ACLR
reset => sign[8].ACLR
reset => sign[7].ACLR
reset => sign[6].ACLR
reset => sign[5].ACLR
reset => sign[4].ACLR
reset => sign[3].ACLR
reset => sign[2].ACLR
reset => sign[1].ACLR
reset => exponent[9][0].ACLR
reset => exponent[9][1].ACLR
reset => exponent[9][2].ACLR
reset => exponent[9][3].ACLR
reset => exponent[9][4].ACLR
reset => exponent[9][5].ACLR
reset => exponent[9][6].ACLR
reset => exponent[9][7].ACLR
reset => exponent[9][8].ACLR
reset => exponent[9][9].ACLR
reset => exponent[8][0].ACLR
reset => exponent[8][1].ACLR
reset => exponent[8][2].ACLR
reset => exponent[8][3].ACLR
reset => exponent[8][4].ACLR
reset => exponent[8][5].ACLR
reset => exponent[8][6].ACLR
reset => exponent[8][7].ACLR
reset => exponent[8][8].ACLR
reset => exponent[8][9].ACLR
reset => exponent[7][0].ACLR
reset => exponent[7][1].ACLR
reset => exponent[7][2].ACLR
reset => exponent[7][3].ACLR
reset => exponent[7][4].ACLR
reset => exponent[7][5].ACLR
reset => exponent[7][6].ACLR
reset => exponent[7][7].ACLR
reset => exponent[7][8].ACLR
reset => exponent[7][9].ACLR
reset => exponent[6][0].ACLR
reset => exponent[6][1].ACLR
reset => exponent[6][2].ACLR
reset => exponent[6][3].ACLR
reset => exponent[6][4].ACLR
reset => exponent[6][5].ACLR
reset => exponent[6][6].ACLR
reset => exponent[6][7].ACLR
reset => exponent[6][8].ACLR
reset => exponent[6][9].ACLR
reset => exponent[5][0].ACLR
reset => exponent[5][1].ACLR
reset => exponent[5][2].ACLR
reset => exponent[5][3].ACLR
reset => exponent[5][4].ACLR
reset => exponent[5][5].ACLR
reset => exponent[5][6].ACLR
reset => exponent[5][7].ACLR
reset => exponent[5][8].ACLR
reset => exponent[5][9].ACLR
reset => exponent[4][0].ACLR
reset => exponent[4][1].ACLR
reset => exponent[4][2].ACLR
reset => exponent[4][3].ACLR
reset => exponent[4][4].ACLR
reset => exponent[4][5].ACLR
reset => exponent[4][6].ACLR
reset => exponent[4][7].ACLR
reset => exponent[4][8].ACLR
reset => exponent[4][9].ACLR
reset => exponent[3][0].ACLR
reset => exponent[3][1].ACLR
reset => exponent[3][2].ACLR
reset => exponent[3][3].ACLR
reset => exponent[3][4].ACLR
reset => exponent[3][5].ACLR
reset => exponent[3][6].ACLR
reset => exponent[3][7].ACLR
reset => exponent[3][8].ACLR
reset => exponent[3][9].ACLR
reset => exponent[2][0].ACLR
reset => exponent[2][1].ACLR
reset => exponent[2][2].ACLR
reset => exponent[2][3].ACLR
reset => exponent[2][4].ACLR
reset => exponent[2][5].ACLR
reset => exponent[2][6].ACLR
reset => exponent[2][7].ACLR
reset => exponent[2][8].ACLR
reset => exponent[2][9].ACLR
reset => exponent[1][0].ACLR
reset => exponent[1][1].ACLR
reset => exponent[1][2].ACLR
reset => exponent[1][3].ACLR
reset => exponent[1][4].ACLR
reset => exponent[1][5].ACLR
reset => exponent[1][6].ACLR
reset => exponent[1][7].ACLR
reset => exponent[1][8].ACLR
reset => exponent[1][9].ACLR
reset => x2_c[9].nan.ACLR
reset => x2_c[9].infinity.ACLR
reset => x2_c[9].zero.ACLR
reset => x2_c[8].nan.ACLR
reset => x2_c[8].infinity.ACLR
reset => x2_c[8].zero.ACLR
reset => x2_c[7].nan.ACLR
reset => x2_c[7].infinity.ACLR
reset => x2_c[7].zero.ACLR
reset => x2_c[6].nan.ACLR
reset => x2_c[6].infinity.ACLR
reset => x2_c[6].zero.ACLR
reset => x2_c[5].nan.ACLR
reset => x2_c[5].infinity.ACLR
reset => x2_c[5].zero.ACLR
reset => x2_c[4].nan.ACLR
reset => x2_c[4].infinity.ACLR
reset => x2_c[4].zero.ACLR
reset => x2_c[3].nan.ACLR
reset => x2_c[3].infinity.ACLR
reset => x2_c[3].zero.ACLR
reset => x2_c[2].nan.ACLR
reset => x2_c[2].infinity.ACLR
reset => x2_c[2].zero.ACLR
reset => x2_c[1].nan.ACLR
reset => x2_c[1].infinity.ACLR
reset => x2_c[1].zero.ACLR
reset => x1_c[9].nan.ACLR
reset => x1_c[9].infinity.ACLR
reset => x1_c[9].zero.ACLR
reset => x1_c[8].nan.ACLR
reset => x1_c[8].infinity.ACLR
reset => x1_c[8].zero.ACLR
reset => x1_c[7].nan.ACLR
reset => x1_c[7].infinity.ACLR
reset => x1_c[7].zero.ACLR
reset => x1_c[6].nan.ACLR
reset => x1_c[6].infinity.ACLR
reset => x1_c[6].zero.ACLR
reset => x1_c[5].nan.ACLR
reset => x1_c[5].infinity.ACLR
reset => x1_c[5].zero.ACLR
reset => x1_c[4].nan.ACLR
reset => x1_c[4].infinity.ACLR
reset => x1_c[4].zero.ACLR
reset => x1_c[3].nan.ACLR
reset => x1_c[3].infinity.ACLR
reset => x1_c[3].zero.ACLR
reset => x1_c[2].nan.ACLR
reset => x1_c[2].infinity.ACLR
reset => x1_c[2].zero.ACLR
reset => x1_c[1].nan.ACLR
reset => x1_c[1].infinity.ACLR
reset => x1_c[1].zero.ACLR
cke => div:u0.cke
cke => exponent[5][1].ENA
cke => exponent[5][0].ENA
cke => exponent[6][9].ENA
cke => exponent[6][8].ENA
cke => exponent[6][7].ENA
cke => exponent[6][6].ENA
cke => exponent[6][5].ENA
cke => exponent[6][4].ENA
cke => exponent[6][3].ENA
cke => exponent[6][2].ENA
cke => exponent[6][1].ENA
cke => exponent[6][0].ENA
cke => exponent[7][9].ENA
cke => exponent[7][8].ENA
cke => exponent[7][7].ENA
cke => exponent[7][6].ENA
cke => exponent[7][5].ENA
cke => exponent[7][4].ENA
cke => exponent[7][3].ENA
cke => exponent[7][2].ENA
cke => exponent[7][1].ENA
cke => exponent[7][0].ENA
cke => exponent[8][9].ENA
cke => exponent[8][8].ENA
cke => exponent[8][7].ENA
cke => exponent[8][6].ENA
cke => exponent[8][5].ENA
cke => exponent[8][4].ENA
cke => exponent[8][3].ENA
cke => exponent[8][2].ENA
cke => exponent[8][1].ENA
cke => exponent[8][0].ENA
cke => exponent[9][9].ENA
cke => exponent[9][8].ENA
cke => exponent[9][7].ENA
cke => exponent[9][6].ENA
cke => exponent[9][5].ENA
cke => exponent[9][4].ENA
cke => exponent[9][3].ENA
cke => exponent[9][2].ENA
cke => x1_c[1].nan.ENA
cke => exponent[9][1].ENA
cke => x1_c[2].nan.ENA
cke => exponent[9][0].ENA
cke => x1_c[3].nan.ENA
cke => sign[1].ENA
cke => x1_c[4].nan.ENA
cke => sign[2].ENA
cke => x1_c[5].nan.ENA
cke => sign[3].ENA
cke => x1_c[6].nan.ENA
cke => sign[4].ENA
cke => x1_c[7].nan.ENA
cke => sign[5].ENA
cke => x1_c[8].nan.ENA
cke => sign[6].ENA
cke => sign[7].ENA
cke => sign[8].ENA
cke => y.sign~reg0.ENA
cke => y.exponent[7]~reg0.ENA
cke => y.exponent[6]~reg0.ENA
cke => y.exponent[5]~reg0.ENA
cke => y.exponent[4]~reg0.ENA
cke => y.exponent[3]~reg0.ENA
cke => y.exponent[2]~reg0.ENA
cke => y.exponent[1]~reg0.ENA
cke => y.exponent[0]~reg0.ENA
cke => y.fraction[22]~reg0.ENA
cke => y.fraction[21]~reg0.ENA
cke => y.fraction[20]~reg0.ENA
cke => y.fraction[19]~reg0.ENA
cke => y.fraction[18]~reg0.ENA
cke => y.fraction[17]~reg0.ENA
cke => y.fraction[16]~reg0.ENA
cke => y.fraction[15]~reg0.ENA
cke => y.fraction[14]~reg0.ENA
cke => y.fraction[13]~reg0.ENA
cke => y.fraction[12]~reg0.ENA
cke => y.fraction[11]~reg0.ENA
cke => y.fraction[10]~reg0.ENA
cke => y.fraction[9]~reg0.ENA
cke => y.fraction[8]~reg0.ENA
cke => y.fraction[7]~reg0.ENA
cke => y.fraction[6]~reg0.ENA
cke => y.fraction[5]~reg0.ENA
cke => y.fraction[4]~reg0.ENA
cke => y.fraction[3]~reg0.ENA
cke => y.fraction[2]~reg0.ENA
cke => y.fraction[1]~reg0.ENA
cke => y.fraction[0]~reg0.ENA
cke => sign[9].ENA
cke => exponent[5][2].ENA
cke => exponent[5][3].ENA
cke => exponent[5][4].ENA
cke => exponent[5][5].ENA
cke => exponent[5][6].ENA
cke => exponent[5][7].ENA
cke => exponent[5][8].ENA
cke => exponent[5][9].ENA
cke => exponent[4][0].ENA
cke => exponent[4][1].ENA
cke => exponent[4][2].ENA
cke => exponent[4][3].ENA
cke => exponent[4][4].ENA
cke => exponent[4][5].ENA
cke => exponent[4][6].ENA
cke => exponent[4][7].ENA
cke => exponent[4][8].ENA
cke => exponent[4][9].ENA
cke => exponent[3][0].ENA
cke => exponent[3][1].ENA
cke => exponent[3][2].ENA
cke => exponent[3][3].ENA
cke => exponent[3][4].ENA
cke => exponent[3][5].ENA
cke => exponent[3][6].ENA
cke => exponent[3][7].ENA
cke => exponent[3][8].ENA
cke => exponent[3][9].ENA
cke => exponent[2][0].ENA
cke => exponent[2][1].ENA
cke => exponent[2][2].ENA
cke => exponent[2][3].ENA
cke => exponent[2][4].ENA
cke => exponent[2][5].ENA
cke => exponent[2][6].ENA
cke => exponent[2][7].ENA
cke => exponent[2][8].ENA
cke => exponent[2][9].ENA
cke => exponent[1][0].ENA
cke => exponent[1][1].ENA
cke => exponent[1][2].ENA
cke => exponent[1][3].ENA
cke => exponent[1][4].ENA
cke => exponent[1][5].ENA
cke => exponent[1][6].ENA
cke => exponent[1][7].ENA
cke => exponent[1][8].ENA
cke => exponent[1][9].ENA
cke => x2_c[9].nan.ENA
cke => x2_c[9].infinity.ENA
cke => x2_c[9].zero.ENA
cke => x2_c[8].nan.ENA
cke => x2_c[8].infinity.ENA
cke => x2_c[8].zero.ENA
cke => x2_c[7].nan.ENA
cke => x2_c[7].infinity.ENA
cke => x2_c[7].zero.ENA
cke => x2_c[6].nan.ENA
cke => x2_c[6].infinity.ENA
cke => x2_c[6].zero.ENA
cke => x2_c[5].nan.ENA
cke => x2_c[5].infinity.ENA
cke => x2_c[5].zero.ENA
cke => x2_c[4].nan.ENA
cke => x2_c[4].infinity.ENA
cke => x2_c[4].zero.ENA
cke => x2_c[3].nan.ENA
cke => x2_c[3].infinity.ENA
cke => x2_c[3].zero.ENA
cke => x2_c[2].nan.ENA
cke => x2_c[2].infinity.ENA
cke => x2_c[2].zero.ENA
cke => x2_c[1].nan.ENA
cke => x2_c[1].infinity.ENA
cke => x2_c[1].zero.ENA
cke => x1_c[9].nan.ENA
cke => x1_c[9].infinity.ENA
cke => x1_c[9].zero.ENA
cke => x1_c[8].infinity.ENA
cke => x1_c[8].zero.ENA
cke => x1_c[7].infinity.ENA
cke => x1_c[7].zero.ENA
cke => x1_c[6].infinity.ENA
cke => x1_c[6].zero.ENA
cke => x1_c[5].infinity.ENA
cke => x1_c[5].zero.ENA
cke => x1_c[4].infinity.ENA
cke => x1_c[4].zero.ENA
cke => x1_c[3].infinity.ENA
cke => x1_c[3].zero.ENA
cke => x1_c[2].infinity.ENA
cke => x1_c[2].zero.ENA
cke => x1_c[1].infinity.ENA
cke => x1_c[1].zero.ENA
x1.fraction[0] => x1_c[0].fraction_or_reduce.IN1
x1.fraction[0] => div:u0.x1[0]
x1.fraction[1] => y.IN1
x1.fraction[1] => div:u0.x1[1]
x1.fraction[2] => y.IN1
x1.fraction[2] => div:u0.x1[2]
x1.fraction[3] => y.IN1
x1.fraction[3] => div:u0.x1[3]
x1.fraction[4] => y.IN1
x1.fraction[4] => div:u0.x1[4]
x1.fraction[5] => y.IN1
x1.fraction[5] => div:u0.x1[5]
x1.fraction[6] => y.IN1
x1.fraction[6] => div:u0.x1[6]
x1.fraction[7] => y.IN1
x1.fraction[7] => div:u0.x1[7]
x1.fraction[8] => y.IN1
x1.fraction[8] => div:u0.x1[8]
x1.fraction[9] => y.IN1
x1.fraction[9] => div:u0.x1[9]
x1.fraction[10] => y.IN1
x1.fraction[10] => div:u0.x1[10]
x1.fraction[11] => y.IN1
x1.fraction[11] => div:u0.x1[11]
x1.fraction[12] => y.IN1
x1.fraction[12] => div:u0.x1[12]
x1.fraction[13] => y.IN1
x1.fraction[13] => div:u0.x1[13]
x1.fraction[14] => y.IN1
x1.fraction[14] => div:u0.x1[14]
x1.fraction[15] => y.IN1
x1.fraction[15] => div:u0.x1[15]
x1.fraction[16] => y.IN1
x1.fraction[16] => div:u0.x1[16]
x1.fraction[17] => y.IN1
x1.fraction[17] => div:u0.x1[17]
x1.fraction[18] => y.IN1
x1.fraction[18] => div:u0.x1[18]
x1.fraction[19] => y.IN1
x1.fraction[19] => div:u0.x1[19]
x1.fraction[20] => y.IN1
x1.fraction[20] => div:u0.x1[20]
x1.fraction[21] => y.IN0
x1.fraction[21] => div:u0.x1[21]
x1.fraction[22] => y.IN1
x1.fraction[22] => div:u0.x1[22]
x1.exponent[0] => x1_c[0].exponent_or_reduce.IN1
x1.exponent[0] => x1_c[0].exponent_and_reduce.IN1
x1.exponent[0] => Add0.IN16
x1.exponent[1] => y.IN1
x1.exponent[1] => y.IN1
x1.exponent[1] => Add0.IN15
x1.exponent[2] => y.IN1
x1.exponent[2] => y.IN1
x1.exponent[2] => Add0.IN14
x1.exponent[3] => y.IN1
x1.exponent[3] => y.IN1
x1.exponent[3] => Add0.IN13
x1.exponent[4] => y.IN1
x1.exponent[4] => y.IN1
x1.exponent[4] => Add0.IN12
x1.exponent[5] => y.IN1
x1.exponent[5] => y.IN1
x1.exponent[5] => Add0.IN11
x1.exponent[6] => y.IN0
x1.exponent[6] => y.IN0
x1.exponent[6] => Add0.IN10
x1.exponent[7] => y.IN1
x1.exponent[7] => y.IN1
x1.exponent[7] => Add0.IN9
x1.sign => sign[0].IN0
x2.fraction[0] => x2_c[0].fraction_or_reduce.IN1
x2.fraction[0] => div:u0.x2[0]
x2.fraction[1] => y.IN1
x2.fraction[1] => div:u0.x2[1]
x2.fraction[2] => y.IN1
x2.fraction[2] => div:u0.x2[2]
x2.fraction[3] => y.IN1
x2.fraction[3] => div:u0.x2[3]
x2.fraction[4] => y.IN1
x2.fraction[4] => div:u0.x2[4]
x2.fraction[5] => y.IN1
x2.fraction[5] => div:u0.x2[5]
x2.fraction[6] => y.IN1
x2.fraction[6] => div:u0.x2[6]
x2.fraction[7] => y.IN1
x2.fraction[7] => div:u0.x2[7]
x2.fraction[8] => y.IN1
x2.fraction[8] => div:u0.x2[8]
x2.fraction[9] => y.IN1
x2.fraction[9] => div:u0.x2[9]
x2.fraction[10] => y.IN1
x2.fraction[10] => div:u0.x2[10]
x2.fraction[11] => y.IN1
x2.fraction[11] => div:u0.x2[11]
x2.fraction[12] => y.IN1
x2.fraction[12] => div:u0.x2[12]
x2.fraction[13] => y.IN1
x2.fraction[13] => div:u0.x2[13]
x2.fraction[14] => y.IN1
x2.fraction[14] => div:u0.x2[14]
x2.fraction[15] => y.IN1
x2.fraction[15] => div:u0.x2[15]
x2.fraction[16] => y.IN1
x2.fraction[16] => div:u0.x2[16]
x2.fraction[17] => y.IN1
x2.fraction[17] => div:u0.x2[17]
x2.fraction[18] => y.IN1
x2.fraction[18] => div:u0.x2[18]
x2.fraction[19] => y.IN1
x2.fraction[19] => div:u0.x2[19]
x2.fraction[20] => y.IN1
x2.fraction[20] => div:u0.x2[20]
x2.fraction[21] => y.IN0
x2.fraction[21] => div:u0.x2[21]
x2.fraction[22] => y.IN1
x2.fraction[22] => div:u0.x2[22]
x2.exponent[0] => x2_c[0].exponent_or_reduce.IN1
x2.exponent[0] => x2_c[0].exponent_and_reduce.IN1
x2.exponent[0] => Add0.IN8
x2.exponent[1] => y.IN1
x2.exponent[1] => y.IN1
x2.exponent[1] => Add0.IN7
x2.exponent[2] => y.IN1
x2.exponent[2] => y.IN1
x2.exponent[2] => Add0.IN6
x2.exponent[3] => y.IN1
x2.exponent[3] => y.IN1
x2.exponent[3] => Add0.IN5
x2.exponent[4] => y.IN1
x2.exponent[4] => y.IN1
x2.exponent[4] => Add0.IN4
x2.exponent[5] => y.IN1
x2.exponent[5] => y.IN1
x2.exponent[5] => Add0.IN3
x2.exponent[6] => y.IN0
x2.exponent[6] => y.IN0
x2.exponent[6] => Add0.IN2
x2.exponent[7] => y.IN1
x2.exponent[7] => y.IN1
x2.exponent[7] => Add0.IN1
x2.sign => sign[0].IN1


|main|Proyecto:u1|gpu:gpu_0|core:u0|fdiv:u5|div:u0
clk => sticky_1[0].CLK
clk => x2_reg[2][0].CLK
clk => x2_reg[2][1].CLK
clk => x2_reg[2][2].CLK
clk => x2_reg[2][3].CLK
clk => x2_reg[2][4].CLK
clk => x2_reg[2][5].CLK
clk => x2_reg[2][6].CLK
clk => x2_reg[2][7].CLK
clk => x2_reg[2][8].CLK
clk => x2_reg[2][9].CLK
clk => x2_reg[2][10].CLK
clk => x2_reg[2][11].CLK
clk => x2_reg[2][12].CLK
clk => x2_reg[2][13].CLK
clk => x2_reg[2][14].CLK
clk => x2_reg[2][15].CLK
clk => x2_reg[2][16].CLK
clk => x2_reg[2][17].CLK
clk => x2_reg[2][18].CLK
clk => x2_reg[2][19].CLK
clk => x2_reg[2][20].CLK
clk => x2_reg[2][21].CLK
clk => x2_reg[2][22].CLK
clk => x2_reg[2][23].CLK
clk => x2_reg[5][0].CLK
clk => x2_reg[5][1].CLK
clk => x2_reg[5][2].CLK
clk => x2_reg[5][3].CLK
clk => x2_reg[5][4].CLK
clk => x2_reg[5][5].CLK
clk => x2_reg[5][6].CLK
clk => x2_reg[5][7].CLK
clk => x2_reg[5][8].CLK
clk => x2_reg[5][9].CLK
clk => x2_reg[5][10].CLK
clk => x2_reg[5][11].CLK
clk => x2_reg[5][12].CLK
clk => x2_reg[5][13].CLK
clk => x2_reg[5][14].CLK
clk => x2_reg[5][15].CLK
clk => x2_reg[5][16].CLK
clk => x2_reg[5][17].CLK
clk => x2_reg[5][18].CLK
clk => x2_reg[5][19].CLK
clk => x2_reg[5][20].CLK
clk => x2_reg[5][21].CLK
clk => x2_reg[5][22].CLK
clk => x2_reg[5][23].CLK
clk => x2_reg[8][0].CLK
clk => x2_reg[8][1].CLK
clk => x2_reg[8][2].CLK
clk => x2_reg[8][3].CLK
clk => x2_reg[8][4].CLK
clk => x2_reg[8][5].CLK
clk => x2_reg[8][6].CLK
clk => x2_reg[8][7].CLK
clk => x2_reg[8][8].CLK
clk => x2_reg[8][9].CLK
clk => x2_reg[8][10].CLK
clk => x2_reg[8][11].CLK
clk => x2_reg[8][12].CLK
clk => x2_reg[8][13].CLK
clk => x2_reg[8][14].CLK
clk => x2_reg[8][15].CLK
clk => x2_reg[8][16].CLK
clk => x2_reg[8][17].CLK
clk => x2_reg[8][18].CLK
clk => x2_reg[8][19].CLK
clk => x2_reg[8][20].CLK
clk => x2_reg[8][21].CLK
clk => x2_reg[8][22].CLK
clk => x2_reg[8][23].CLK
clk => x2_reg[11][0].CLK
clk => x2_reg[11][1].CLK
clk => x2_reg[11][2].CLK
clk => x2_reg[11][3].CLK
clk => x2_reg[11][4].CLK
clk => x2_reg[11][5].CLK
clk => x2_reg[11][6].CLK
clk => x2_reg[11][7].CLK
clk => x2_reg[11][8].CLK
clk => x2_reg[11][9].CLK
clk => x2_reg[11][10].CLK
clk => x2_reg[11][11].CLK
clk => x2_reg[11][12].CLK
clk => x2_reg[11][13].CLK
clk => x2_reg[11][14].CLK
clk => x2_reg[11][15].CLK
clk => x2_reg[11][16].CLK
clk => x2_reg[11][17].CLK
clk => x2_reg[11][18].CLK
clk => x2_reg[11][19].CLK
clk => x2_reg[11][20].CLK
clk => x2_reg[11][21].CLK
clk => x2_reg[11][22].CLK
clk => x2_reg[11][23].CLK
clk => x2_reg[14][0].CLK
clk => x2_reg[14][1].CLK
clk => x2_reg[14][2].CLK
clk => x2_reg[14][3].CLK
clk => x2_reg[14][4].CLK
clk => x2_reg[14][5].CLK
clk => x2_reg[14][6].CLK
clk => x2_reg[14][7].CLK
clk => x2_reg[14][8].CLK
clk => x2_reg[14][9].CLK
clk => x2_reg[14][10].CLK
clk => x2_reg[14][11].CLK
clk => x2_reg[14][12].CLK
clk => x2_reg[14][13].CLK
clk => x2_reg[14][14].CLK
clk => x2_reg[14][15].CLK
clk => x2_reg[14][16].CLK
clk => x2_reg[14][17].CLK
clk => x2_reg[14][18].CLK
clk => x2_reg[14][19].CLK
clk => x2_reg[14][20].CLK
clk => x2_reg[14][21].CLK
clk => x2_reg[14][22].CLK
clk => x2_reg[14][23].CLK
clk => x2_reg[17][0].CLK
clk => x2_reg[17][1].CLK
clk => x2_reg[17][2].CLK
clk => x2_reg[17][3].CLK
clk => x2_reg[17][4].CLK
clk => x2_reg[17][5].CLK
clk => x2_reg[17][6].CLK
clk => x2_reg[17][7].CLK
clk => x2_reg[17][8].CLK
clk => x2_reg[17][9].CLK
clk => x2_reg[17][10].CLK
clk => x2_reg[17][11].CLK
clk => x2_reg[17][12].CLK
clk => x2_reg[17][13].CLK
clk => x2_reg[17][14].CLK
clk => x2_reg[17][15].CLK
clk => x2_reg[17][16].CLK
clk => x2_reg[17][17].CLK
clk => x2_reg[17][18].CLK
clk => x2_reg[17][19].CLK
clk => x2_reg[17][20].CLK
clk => x2_reg[17][21].CLK
clk => x2_reg[17][22].CLK
clk => x2_reg[17][23].CLK
clk => x2_reg[20][0].CLK
clk => x2_reg[20][1].CLK
clk => x2_reg[20][2].CLK
clk => x2_reg[20][3].CLK
clk => x2_reg[20][4].CLK
clk => x2_reg[20][5].CLK
clk => x2_reg[20][6].CLK
clk => x2_reg[20][7].CLK
clk => x2_reg[20][8].CLK
clk => x2_reg[20][9].CLK
clk => x2_reg[20][10].CLK
clk => x2_reg[20][11].CLK
clk => x2_reg[20][12].CLK
clk => x2_reg[20][13].CLK
clk => x2_reg[20][14].CLK
clk => x2_reg[20][15].CLK
clk => x2_reg[20][16].CLK
clk => x2_reg[20][17].CLK
clk => x2_reg[20][18].CLK
clk => x2_reg[20][19].CLK
clk => x2_reg[20][20].CLK
clk => x2_reg[20][21].CLK
clk => x2_reg[20][22].CLK
clk => x2_reg[20][23].CLK
clk => x2_reg[23][0].CLK
clk => x2_reg[23][1].CLK
clk => x2_reg[23][2].CLK
clk => x2_reg[23][3].CLK
clk => x2_reg[23][4].CLK
clk => x2_reg[23][5].CLK
clk => x2_reg[23][6].CLK
clk => x2_reg[23][7].CLK
clk => x2_reg[23][8].CLK
clk => x2_reg[23][9].CLK
clk => x2_reg[23][10].CLK
clk => x2_reg[23][11].CLK
clk => x2_reg[23][12].CLK
clk => x2_reg[23][13].CLK
clk => x2_reg[23][14].CLK
clk => x2_reg[23][15].CLK
clk => x2_reg[23][16].CLK
clk => x2_reg[23][17].CLK
clk => x2_reg[23][18].CLK
clk => x2_reg[23][19].CLK
clk => x2_reg[23][20].CLK
clk => x2_reg[23][21].CLK
clk => x2_reg[23][22].CLK
clk => x2_reg[23][23].CLK
clk => y_reg[0][1].CLK
clk => y_reg[0][2].CLK
clk => y_reg[0][3].CLK
clk => y_reg[0][4].CLK
clk => y_reg[0][5].CLK
clk => y_reg[0][6].CLK
clk => y_reg[0][7].CLK
clk => y_reg[0][8].CLK
clk => y_reg[0][9].CLK
clk => y_reg[0][10].CLK
clk => y_reg[0][11].CLK
clk => y_reg[0][12].CLK
clk => y_reg[0][13].CLK
clk => y_reg[0][14].CLK
clk => y_reg[0][15].CLK
clk => y_reg[0][16].CLK
clk => y_reg[0][17].CLK
clk => y_reg[0][18].CLK
clk => y_reg[0][19].CLK
clk => y_reg[0][20].CLK
clk => y_reg[0][21].CLK
clk => y_reg[0][22].CLK
clk => y_reg[0][23].CLK
clk => y_reg[0][24].CLK
clk => y_reg[0][25].CLK
clk => y_reg[2][3].CLK
clk => y_reg[2][4].CLK
clk => y_reg[2][5].CLK
clk => y_reg[2][6].CLK
clk => y_reg[2][7].CLK
clk => y_reg[2][8].CLK
clk => y_reg[2][9].CLK
clk => y_reg[2][10].CLK
clk => y_reg[2][11].CLK
clk => y_reg[2][12].CLK
clk => y_reg[2][13].CLK
clk => y_reg[2][14].CLK
clk => y_reg[2][15].CLK
clk => y_reg[2][16].CLK
clk => y_reg[2][17].CLK
clk => y_reg[2][18].CLK
clk => y_reg[2][19].CLK
clk => y_reg[2][20].CLK
clk => y_reg[2][21].CLK
clk => y_reg[2][22].CLK
clk => y_reg[2][23].CLK
clk => y_reg[2][24].CLK
clk => y_reg[2][25].CLK
clk => y_reg[5][6].CLK
clk => y_reg[5][7].CLK
clk => y_reg[5][8].CLK
clk => y_reg[5][9].CLK
clk => y_reg[5][10].CLK
clk => y_reg[5][11].CLK
clk => y_reg[5][12].CLK
clk => y_reg[5][13].CLK
clk => y_reg[5][14].CLK
clk => y_reg[5][15].CLK
clk => y_reg[5][16].CLK
clk => y_reg[5][17].CLK
clk => y_reg[5][18].CLK
clk => y_reg[5][19].CLK
clk => y_reg[5][20].CLK
clk => y_reg[5][21].CLK
clk => y_reg[5][22].CLK
clk => y_reg[5][23].CLK
clk => y_reg[5][24].CLK
clk => y_reg[5][25].CLK
clk => y_reg[8][9].CLK
clk => y_reg[8][10].CLK
clk => y_reg[8][11].CLK
clk => y_reg[8][12].CLK
clk => y_reg[8][13].CLK
clk => y_reg[8][14].CLK
clk => y_reg[8][15].CLK
clk => y_reg[8][16].CLK
clk => y_reg[8][17].CLK
clk => y_reg[8][18].CLK
clk => y_reg[8][19].CLK
clk => y_reg[8][20].CLK
clk => y_reg[8][21].CLK
clk => y_reg[8][22].CLK
clk => y_reg[8][23].CLK
clk => y_reg[8][24].CLK
clk => y_reg[8][25].CLK
clk => y_reg[11][12].CLK
clk => y_reg[11][13].CLK
clk => y_reg[11][14].CLK
clk => y_reg[11][15].CLK
clk => y_reg[11][16].CLK
clk => y_reg[11][17].CLK
clk => y_reg[11][18].CLK
clk => y_reg[11][19].CLK
clk => y_reg[11][20].CLK
clk => y_reg[11][21].CLK
clk => y_reg[11][22].CLK
clk => y_reg[11][23].CLK
clk => y_reg[11][24].CLK
clk => y_reg[11][25].CLK
clk => y_reg[14][15].CLK
clk => y_reg[14][16].CLK
clk => y_reg[14][17].CLK
clk => y_reg[14][18].CLK
clk => y_reg[14][19].CLK
clk => y_reg[14][20].CLK
clk => y_reg[14][21].CLK
clk => y_reg[14][22].CLK
clk => y_reg[14][23].CLK
clk => y_reg[14][24].CLK
clk => y_reg[14][25].CLK
clk => y_reg[17][18].CLK
clk => y_reg[17][19].CLK
clk => y_reg[17][20].CLK
clk => y_reg[17][21].CLK
clk => y_reg[17][22].CLK
clk => y_reg[17][23].CLK
clk => y_reg[17][24].CLK
clk => y_reg[17][25].CLK
clk => y_reg[20][21].CLK
clk => y_reg[20][22].CLK
clk => y_reg[20][23].CLK
clk => y_reg[20][24].CLK
clk => y_reg[20][25].CLK
clk => y_reg[23][24].CLK
clk => y_reg[23][25].CLK
clk => div_reg[0][25].CLK
clk => div_reg[2][0].CLK
clk => div_reg[2][1].CLK
clk => div_reg[2][2].CLK
clk => div_reg[2][3].CLK
clk => div_reg[2][4].CLK
clk => div_reg[2][5].CLK
clk => div_reg[2][6].CLK
clk => div_reg[2][7].CLK
clk => div_reg[2][8].CLK
clk => div_reg[2][9].CLK
clk => div_reg[2][10].CLK
clk => div_reg[2][11].CLK
clk => div_reg[2][12].CLK
clk => div_reg[2][13].CLK
clk => div_reg[2][14].CLK
clk => div_reg[2][15].CLK
clk => div_reg[2][16].CLK
clk => div_reg[2][17].CLK
clk => div_reg[2][18].CLK
clk => div_reg[2][19].CLK
clk => div_reg[2][20].CLK
clk => div_reg[2][21].CLK
clk => div_reg[2][22].CLK
clk => div_reg[2][23].CLK
clk => div_reg[2][25].CLK
clk => div_reg[5][0].CLK
clk => div_reg[5][1].CLK
clk => div_reg[5][2].CLK
clk => div_reg[5][3].CLK
clk => div_reg[5][4].CLK
clk => div_reg[5][5].CLK
clk => div_reg[5][6].CLK
clk => div_reg[5][7].CLK
clk => div_reg[5][8].CLK
clk => div_reg[5][9].CLK
clk => div_reg[5][10].CLK
clk => div_reg[5][11].CLK
clk => div_reg[5][12].CLK
clk => div_reg[5][13].CLK
clk => div_reg[5][14].CLK
clk => div_reg[5][15].CLK
clk => div_reg[5][16].CLK
clk => div_reg[5][17].CLK
clk => div_reg[5][18].CLK
clk => div_reg[5][19].CLK
clk => div_reg[5][20].CLK
clk => div_reg[5][21].CLK
clk => div_reg[5][22].CLK
clk => div_reg[5][23].CLK
clk => div_reg[5][25].CLK
clk => div_reg[8][0].CLK
clk => div_reg[8][1].CLK
clk => div_reg[8][2].CLK
clk => div_reg[8][3].CLK
clk => div_reg[8][4].CLK
clk => div_reg[8][5].CLK
clk => div_reg[8][6].CLK
clk => div_reg[8][7].CLK
clk => div_reg[8][8].CLK
clk => div_reg[8][9].CLK
clk => div_reg[8][10].CLK
clk => div_reg[8][11].CLK
clk => div_reg[8][12].CLK
clk => div_reg[8][13].CLK
clk => div_reg[8][14].CLK
clk => div_reg[8][15].CLK
clk => div_reg[8][16].CLK
clk => div_reg[8][17].CLK
clk => div_reg[8][18].CLK
clk => div_reg[8][19].CLK
clk => div_reg[8][20].CLK
clk => div_reg[8][21].CLK
clk => div_reg[8][22].CLK
clk => div_reg[8][23].CLK
clk => div_reg[8][25].CLK
clk => div_reg[11][0].CLK
clk => div_reg[11][1].CLK
clk => div_reg[11][2].CLK
clk => div_reg[11][3].CLK
clk => div_reg[11][4].CLK
clk => div_reg[11][5].CLK
clk => div_reg[11][6].CLK
clk => div_reg[11][7].CLK
clk => div_reg[11][8].CLK
clk => div_reg[11][9].CLK
clk => div_reg[11][10].CLK
clk => div_reg[11][11].CLK
clk => div_reg[11][12].CLK
clk => div_reg[11][13].CLK
clk => div_reg[11][14].CLK
clk => div_reg[11][15].CLK
clk => div_reg[11][16].CLK
clk => div_reg[11][17].CLK
clk => div_reg[11][18].CLK
clk => div_reg[11][19].CLK
clk => div_reg[11][20].CLK
clk => div_reg[11][21].CLK
clk => div_reg[11][22].CLK
clk => div_reg[11][23].CLK
clk => div_reg[11][25].CLK
clk => div_reg[14][0].CLK
clk => div_reg[14][1].CLK
clk => div_reg[14][2].CLK
clk => div_reg[14][3].CLK
clk => div_reg[14][4].CLK
clk => div_reg[14][5].CLK
clk => div_reg[14][6].CLK
clk => div_reg[14][7].CLK
clk => div_reg[14][8].CLK
clk => div_reg[14][9].CLK
clk => div_reg[14][10].CLK
clk => div_reg[14][11].CLK
clk => div_reg[14][12].CLK
clk => div_reg[14][13].CLK
clk => div_reg[14][14].CLK
clk => div_reg[14][15].CLK
clk => div_reg[14][16].CLK
clk => div_reg[14][17].CLK
clk => div_reg[14][18].CLK
clk => div_reg[14][19].CLK
clk => div_reg[14][20].CLK
clk => div_reg[14][21].CLK
clk => div_reg[14][22].CLK
clk => div_reg[14][23].CLK
clk => div_reg[14][25].CLK
clk => div_reg[17][0].CLK
clk => div_reg[17][1].CLK
clk => div_reg[17][2].CLK
clk => div_reg[17][3].CLK
clk => div_reg[17][4].CLK
clk => div_reg[17][5].CLK
clk => div_reg[17][6].CLK
clk => div_reg[17][7].CLK
clk => div_reg[17][8].CLK
clk => div_reg[17][9].CLK
clk => div_reg[17][10].CLK
clk => div_reg[17][11].CLK
clk => div_reg[17][12].CLK
clk => div_reg[17][13].CLK
clk => div_reg[17][14].CLK
clk => div_reg[17][15].CLK
clk => div_reg[17][16].CLK
clk => div_reg[17][17].CLK
clk => div_reg[17][18].CLK
clk => div_reg[17][19].CLK
clk => div_reg[17][20].CLK
clk => div_reg[17][21].CLK
clk => div_reg[17][22].CLK
clk => div_reg[17][23].CLK
clk => div_reg[17][25].CLK
clk => div_reg[20][0].CLK
clk => div_reg[20][1].CLK
clk => div_reg[20][2].CLK
clk => div_reg[20][3].CLK
clk => div_reg[20][4].CLK
clk => div_reg[20][5].CLK
clk => div_reg[20][6].CLK
clk => div_reg[20][7].CLK
clk => div_reg[20][8].CLK
clk => div_reg[20][9].CLK
clk => div_reg[20][10].CLK
clk => div_reg[20][11].CLK
clk => div_reg[20][12].CLK
clk => div_reg[20][13].CLK
clk => div_reg[20][14].CLK
clk => div_reg[20][15].CLK
clk => div_reg[20][16].CLK
clk => div_reg[20][17].CLK
clk => div_reg[20][18].CLK
clk => div_reg[20][19].CLK
clk => div_reg[20][20].CLK
clk => div_reg[20][21].CLK
clk => div_reg[20][22].CLK
clk => div_reg[20][23].CLK
clk => div_reg[20][25].CLK
clk => div_reg[23][0].CLK
clk => div_reg[23][1].CLK
clk => div_reg[23][2].CLK
clk => div_reg[23][3].CLK
clk => div_reg[23][4].CLK
clk => div_reg[23][5].CLK
clk => div_reg[23][6].CLK
clk => div_reg[23][7].CLK
clk => div_reg[23][8].CLK
clk => div_reg[23][9].CLK
clk => div_reg[23][10].CLK
clk => div_reg[23][11].CLK
clk => div_reg[23][12].CLK
clk => div_reg[23][13].CLK
clk => div_reg[23][14].CLK
clk => div_reg[23][15].CLK
clk => div_reg[23][16].CLK
clk => div_reg[23][17].CLK
clk => div_reg[23][18].CLK
clk => div_reg[23][19].CLK
clk => div_reg[23][20].CLK
clk => div_reg[23][21].CLK
clk => div_reg[23][22].CLK
clk => div_reg[23][23].CLK
clk => div_reg[23][25].CLK
reset => sticky_1[0].ACLR
reset => x2_reg[2][0].ACLR
reset => x2_reg[2][1].ACLR
reset => x2_reg[2][2].ACLR
reset => x2_reg[2][3].ACLR
reset => x2_reg[2][4].ACLR
reset => x2_reg[2][5].ACLR
reset => x2_reg[2][6].ACLR
reset => x2_reg[2][7].ACLR
reset => x2_reg[2][8].ACLR
reset => x2_reg[2][9].ACLR
reset => x2_reg[2][10].ACLR
reset => x2_reg[2][11].ACLR
reset => x2_reg[2][12].ACLR
reset => x2_reg[2][13].ACLR
reset => x2_reg[2][14].ACLR
reset => x2_reg[2][15].ACLR
reset => x2_reg[2][16].ACLR
reset => x2_reg[2][17].ACLR
reset => x2_reg[2][18].ACLR
reset => x2_reg[2][19].ACLR
reset => x2_reg[2][20].ACLR
reset => x2_reg[2][21].ACLR
reset => x2_reg[2][22].ACLR
reset => x2_reg[2][23].ACLR
reset => x2_reg[5][0].ACLR
reset => x2_reg[5][1].ACLR
reset => x2_reg[5][2].ACLR
reset => x2_reg[5][3].ACLR
reset => x2_reg[5][4].ACLR
reset => x2_reg[5][5].ACLR
reset => x2_reg[5][6].ACLR
reset => x2_reg[5][7].ACLR
reset => x2_reg[5][8].ACLR
reset => x2_reg[5][9].ACLR
reset => x2_reg[5][10].ACLR
reset => x2_reg[5][11].ACLR
reset => x2_reg[5][12].ACLR
reset => x2_reg[5][13].ACLR
reset => x2_reg[5][14].ACLR
reset => x2_reg[5][15].ACLR
reset => x2_reg[5][16].ACLR
reset => x2_reg[5][17].ACLR
reset => x2_reg[5][18].ACLR
reset => x2_reg[5][19].ACLR
reset => x2_reg[5][20].ACLR
reset => x2_reg[5][21].ACLR
reset => x2_reg[5][22].ACLR
reset => x2_reg[5][23].ACLR
reset => x2_reg[8][0].ACLR
reset => x2_reg[8][1].ACLR
reset => x2_reg[8][2].ACLR
reset => x2_reg[8][3].ACLR
reset => x2_reg[8][4].ACLR
reset => x2_reg[8][5].ACLR
reset => x2_reg[8][6].ACLR
reset => x2_reg[8][7].ACLR
reset => x2_reg[8][8].ACLR
reset => x2_reg[8][9].ACLR
reset => x2_reg[8][10].ACLR
reset => x2_reg[8][11].ACLR
reset => x2_reg[8][12].ACLR
reset => x2_reg[8][13].ACLR
reset => x2_reg[8][14].ACLR
reset => x2_reg[8][15].ACLR
reset => x2_reg[8][16].ACLR
reset => x2_reg[8][17].ACLR
reset => x2_reg[8][18].ACLR
reset => x2_reg[8][19].ACLR
reset => x2_reg[8][20].ACLR
reset => x2_reg[8][21].ACLR
reset => x2_reg[8][22].ACLR
reset => x2_reg[8][23].ACLR
reset => x2_reg[11][0].ACLR
reset => x2_reg[11][1].ACLR
reset => x2_reg[11][2].ACLR
reset => x2_reg[11][3].ACLR
reset => x2_reg[11][4].ACLR
reset => x2_reg[11][5].ACLR
reset => x2_reg[11][6].ACLR
reset => x2_reg[11][7].ACLR
reset => x2_reg[11][8].ACLR
reset => x2_reg[11][9].ACLR
reset => x2_reg[11][10].ACLR
reset => x2_reg[11][11].ACLR
reset => x2_reg[11][12].ACLR
reset => x2_reg[11][13].ACLR
reset => x2_reg[11][14].ACLR
reset => x2_reg[11][15].ACLR
reset => x2_reg[11][16].ACLR
reset => x2_reg[11][17].ACLR
reset => x2_reg[11][18].ACLR
reset => x2_reg[11][19].ACLR
reset => x2_reg[11][20].ACLR
reset => x2_reg[11][21].ACLR
reset => x2_reg[11][22].ACLR
reset => x2_reg[11][23].ACLR
reset => x2_reg[14][0].ACLR
reset => x2_reg[14][1].ACLR
reset => x2_reg[14][2].ACLR
reset => x2_reg[14][3].ACLR
reset => x2_reg[14][4].ACLR
reset => x2_reg[14][5].ACLR
reset => x2_reg[14][6].ACLR
reset => x2_reg[14][7].ACLR
reset => x2_reg[14][8].ACLR
reset => x2_reg[14][9].ACLR
reset => x2_reg[14][10].ACLR
reset => x2_reg[14][11].ACLR
reset => x2_reg[14][12].ACLR
reset => x2_reg[14][13].ACLR
reset => x2_reg[14][14].ACLR
reset => x2_reg[14][15].ACLR
reset => x2_reg[14][16].ACLR
reset => x2_reg[14][17].ACLR
reset => x2_reg[14][18].ACLR
reset => x2_reg[14][19].ACLR
reset => x2_reg[14][20].ACLR
reset => x2_reg[14][21].ACLR
reset => x2_reg[14][22].ACLR
reset => x2_reg[14][23].ACLR
reset => x2_reg[17][0].ACLR
reset => x2_reg[17][1].ACLR
reset => x2_reg[17][2].ACLR
reset => x2_reg[17][3].ACLR
reset => x2_reg[17][4].ACLR
reset => x2_reg[17][5].ACLR
reset => x2_reg[17][6].ACLR
reset => x2_reg[17][7].ACLR
reset => x2_reg[17][8].ACLR
reset => x2_reg[17][9].ACLR
reset => x2_reg[17][10].ACLR
reset => x2_reg[17][11].ACLR
reset => x2_reg[17][12].ACLR
reset => x2_reg[17][13].ACLR
reset => x2_reg[17][14].ACLR
reset => x2_reg[17][15].ACLR
reset => x2_reg[17][16].ACLR
reset => x2_reg[17][17].ACLR
reset => x2_reg[17][18].ACLR
reset => x2_reg[17][19].ACLR
reset => x2_reg[17][20].ACLR
reset => x2_reg[17][21].ACLR
reset => x2_reg[17][22].ACLR
reset => x2_reg[17][23].ACLR
reset => x2_reg[20][0].ACLR
reset => x2_reg[20][1].ACLR
reset => x2_reg[20][2].ACLR
reset => x2_reg[20][3].ACLR
reset => x2_reg[20][4].ACLR
reset => x2_reg[20][5].ACLR
reset => x2_reg[20][6].ACLR
reset => x2_reg[20][7].ACLR
reset => x2_reg[20][8].ACLR
reset => x2_reg[20][9].ACLR
reset => x2_reg[20][10].ACLR
reset => x2_reg[20][11].ACLR
reset => x2_reg[20][12].ACLR
reset => x2_reg[20][13].ACLR
reset => x2_reg[20][14].ACLR
reset => x2_reg[20][15].ACLR
reset => x2_reg[20][16].ACLR
reset => x2_reg[20][17].ACLR
reset => x2_reg[20][18].ACLR
reset => x2_reg[20][19].ACLR
reset => x2_reg[20][20].ACLR
reset => x2_reg[20][21].ACLR
reset => x2_reg[20][22].ACLR
reset => x2_reg[20][23].ACLR
reset => x2_reg[23][0].ACLR
reset => x2_reg[23][1].ACLR
reset => x2_reg[23][2].ACLR
reset => x2_reg[23][3].ACLR
reset => x2_reg[23][4].ACLR
reset => x2_reg[23][5].ACLR
reset => x2_reg[23][6].ACLR
reset => x2_reg[23][7].ACLR
reset => x2_reg[23][8].ACLR
reset => x2_reg[23][9].ACLR
reset => x2_reg[23][10].ACLR
reset => x2_reg[23][11].ACLR
reset => x2_reg[23][12].ACLR
reset => x2_reg[23][13].ACLR
reset => x2_reg[23][14].ACLR
reset => x2_reg[23][15].ACLR
reset => x2_reg[23][16].ACLR
reset => x2_reg[23][17].ACLR
reset => x2_reg[23][18].ACLR
reset => x2_reg[23][19].ACLR
reset => x2_reg[23][20].ACLR
reset => x2_reg[23][21].ACLR
reset => x2_reg[23][22].ACLR
reset => x2_reg[23][23].ACLR
reset => y_reg[0][1].ACLR
reset => y_reg[0][2].ACLR
reset => y_reg[0][3].ACLR
reset => y_reg[0][4].ACLR
reset => y_reg[0][5].ACLR
reset => y_reg[0][6].ACLR
reset => y_reg[0][7].ACLR
reset => y_reg[0][8].ACLR
reset => y_reg[0][9].ACLR
reset => y_reg[0][10].ACLR
reset => y_reg[0][11].ACLR
reset => y_reg[0][12].ACLR
reset => y_reg[0][13].ACLR
reset => y_reg[0][14].ACLR
reset => y_reg[0][15].ACLR
reset => y_reg[0][16].ACLR
reset => y_reg[0][17].ACLR
reset => y_reg[0][18].ACLR
reset => y_reg[0][19].ACLR
reset => y_reg[0][20].ACLR
reset => y_reg[0][21].ACLR
reset => y_reg[0][22].ACLR
reset => y_reg[0][23].ACLR
reset => y_reg[0][24].ACLR
reset => y_reg[0][25].ACLR
reset => y_reg[2][3].ACLR
reset => y_reg[2][4].ACLR
reset => y_reg[2][5].ACLR
reset => y_reg[2][6].ACLR
reset => y_reg[2][7].ACLR
reset => y_reg[2][8].ACLR
reset => y_reg[2][9].ACLR
reset => y_reg[2][10].ACLR
reset => y_reg[2][11].ACLR
reset => y_reg[2][12].ACLR
reset => y_reg[2][13].ACLR
reset => y_reg[2][14].ACLR
reset => y_reg[2][15].ACLR
reset => y_reg[2][16].ACLR
reset => y_reg[2][17].ACLR
reset => y_reg[2][18].ACLR
reset => y_reg[2][19].ACLR
reset => y_reg[2][20].ACLR
reset => y_reg[2][21].ACLR
reset => y_reg[2][22].ACLR
reset => y_reg[2][23].ACLR
reset => y_reg[2][24].ACLR
reset => y_reg[2][25].ACLR
reset => y_reg[5][6].ACLR
reset => y_reg[5][7].ACLR
reset => y_reg[5][8].ACLR
reset => y_reg[5][9].ACLR
reset => y_reg[5][10].ACLR
reset => y_reg[5][11].ACLR
reset => y_reg[5][12].ACLR
reset => y_reg[5][13].ACLR
reset => y_reg[5][14].ACLR
reset => y_reg[5][15].ACLR
reset => y_reg[5][16].ACLR
reset => y_reg[5][17].ACLR
reset => y_reg[5][18].ACLR
reset => y_reg[5][19].ACLR
reset => y_reg[5][20].ACLR
reset => y_reg[5][21].ACLR
reset => y_reg[5][22].ACLR
reset => y_reg[5][23].ACLR
reset => y_reg[5][24].ACLR
reset => y_reg[5][25].ACLR
reset => y_reg[8][9].ACLR
reset => y_reg[8][10].ACLR
reset => y_reg[8][11].ACLR
reset => y_reg[8][12].ACLR
reset => y_reg[8][13].ACLR
reset => y_reg[8][14].ACLR
reset => y_reg[8][15].ACLR
reset => y_reg[8][16].ACLR
reset => y_reg[8][17].ACLR
reset => y_reg[8][18].ACLR
reset => y_reg[8][19].ACLR
reset => y_reg[8][20].ACLR
reset => y_reg[8][21].ACLR
reset => y_reg[8][22].ACLR
reset => y_reg[8][23].ACLR
reset => y_reg[8][24].ACLR
reset => y_reg[8][25].ACLR
reset => y_reg[11][12].ACLR
reset => y_reg[11][13].ACLR
reset => y_reg[11][14].ACLR
reset => y_reg[11][15].ACLR
reset => y_reg[11][16].ACLR
reset => y_reg[11][17].ACLR
reset => y_reg[11][18].ACLR
reset => y_reg[11][19].ACLR
reset => y_reg[11][20].ACLR
reset => y_reg[11][21].ACLR
reset => y_reg[11][22].ACLR
reset => y_reg[11][23].ACLR
reset => y_reg[11][24].ACLR
reset => y_reg[11][25].ACLR
reset => y_reg[14][15].ACLR
reset => y_reg[14][16].ACLR
reset => y_reg[14][17].ACLR
reset => y_reg[14][18].ACLR
reset => y_reg[14][19].ACLR
reset => y_reg[14][20].ACLR
reset => y_reg[14][21].ACLR
reset => y_reg[14][22].ACLR
reset => y_reg[14][23].ACLR
reset => y_reg[14][24].ACLR
reset => y_reg[14][25].ACLR
reset => y_reg[17][18].ACLR
reset => y_reg[17][19].ACLR
reset => y_reg[17][20].ACLR
reset => y_reg[17][21].ACLR
reset => y_reg[17][22].ACLR
reset => y_reg[17][23].ACLR
reset => y_reg[17][24].ACLR
reset => y_reg[17][25].ACLR
reset => y_reg[20][21].ACLR
reset => y_reg[20][22].ACLR
reset => y_reg[20][23].ACLR
reset => y_reg[20][24].ACLR
reset => y_reg[20][25].ACLR
reset => y_reg[23][24].ACLR
reset => y_reg[23][25].ACLR
reset => div_reg[0][25].ACLR
reset => div_reg[2][0].ACLR
reset => div_reg[2][1].ACLR
reset => div_reg[2][2].ACLR
reset => div_reg[2][3].ACLR
reset => div_reg[2][4].ACLR
reset => div_reg[2][5].ACLR
reset => div_reg[2][6].ACLR
reset => div_reg[2][7].ACLR
reset => div_reg[2][8].ACLR
reset => div_reg[2][9].ACLR
reset => div_reg[2][10].ACLR
reset => div_reg[2][11].ACLR
reset => div_reg[2][12].ACLR
reset => div_reg[2][13].ACLR
reset => div_reg[2][14].ACLR
reset => div_reg[2][15].ACLR
reset => div_reg[2][16].ACLR
reset => div_reg[2][17].ACLR
reset => div_reg[2][18].ACLR
reset => div_reg[2][19].ACLR
reset => div_reg[2][20].ACLR
reset => div_reg[2][21].ACLR
reset => div_reg[2][22].ACLR
reset => div_reg[2][23].ACLR
reset => div_reg[2][25].ACLR
reset => div_reg[5][0].ACLR
reset => div_reg[5][1].ACLR
reset => div_reg[5][2].ACLR
reset => div_reg[5][3].ACLR
reset => div_reg[5][4].ACLR
reset => div_reg[5][5].ACLR
reset => div_reg[5][6].ACLR
reset => div_reg[5][7].ACLR
reset => div_reg[5][8].ACLR
reset => div_reg[5][9].ACLR
reset => div_reg[5][10].ACLR
reset => div_reg[5][11].ACLR
reset => div_reg[5][12].ACLR
reset => div_reg[5][13].ACLR
reset => div_reg[5][14].ACLR
reset => div_reg[5][15].ACLR
reset => div_reg[5][16].ACLR
reset => div_reg[5][17].ACLR
reset => div_reg[5][18].ACLR
reset => div_reg[5][19].ACLR
reset => div_reg[5][20].ACLR
reset => div_reg[5][21].ACLR
reset => div_reg[5][22].ACLR
reset => div_reg[5][23].ACLR
reset => div_reg[5][25].ACLR
reset => div_reg[8][0].ACLR
reset => div_reg[8][1].ACLR
reset => div_reg[8][2].ACLR
reset => div_reg[8][3].ACLR
reset => div_reg[8][4].ACLR
reset => div_reg[8][5].ACLR
reset => div_reg[8][6].ACLR
reset => div_reg[8][7].ACLR
reset => div_reg[8][8].ACLR
reset => div_reg[8][9].ACLR
reset => div_reg[8][10].ACLR
reset => div_reg[8][11].ACLR
reset => div_reg[8][12].ACLR
reset => div_reg[8][13].ACLR
reset => div_reg[8][14].ACLR
reset => div_reg[8][15].ACLR
reset => div_reg[8][16].ACLR
reset => div_reg[8][17].ACLR
reset => div_reg[8][18].ACLR
reset => div_reg[8][19].ACLR
reset => div_reg[8][20].ACLR
reset => div_reg[8][21].ACLR
reset => div_reg[8][22].ACLR
reset => div_reg[8][23].ACLR
reset => div_reg[8][25].ACLR
reset => div_reg[11][0].ACLR
reset => div_reg[11][1].ACLR
reset => div_reg[11][2].ACLR
reset => div_reg[11][3].ACLR
reset => div_reg[11][4].ACLR
reset => div_reg[11][5].ACLR
reset => div_reg[11][6].ACLR
reset => div_reg[11][7].ACLR
reset => div_reg[11][8].ACLR
reset => div_reg[11][9].ACLR
reset => div_reg[11][10].ACLR
reset => div_reg[11][11].ACLR
reset => div_reg[11][12].ACLR
reset => div_reg[11][13].ACLR
reset => div_reg[11][14].ACLR
reset => div_reg[11][15].ACLR
reset => div_reg[11][16].ACLR
reset => div_reg[11][17].ACLR
reset => div_reg[11][18].ACLR
reset => div_reg[11][19].ACLR
reset => div_reg[11][20].ACLR
reset => div_reg[11][21].ACLR
reset => div_reg[11][22].ACLR
reset => div_reg[11][23].ACLR
reset => div_reg[11][25].ACLR
reset => div_reg[14][0].ACLR
reset => div_reg[14][1].ACLR
reset => div_reg[14][2].ACLR
reset => div_reg[14][3].ACLR
reset => div_reg[14][4].ACLR
reset => div_reg[14][5].ACLR
reset => div_reg[14][6].ACLR
reset => div_reg[14][7].ACLR
reset => div_reg[14][8].ACLR
reset => div_reg[14][9].ACLR
reset => div_reg[14][10].ACLR
reset => div_reg[14][11].ACLR
reset => div_reg[14][12].ACLR
reset => div_reg[14][13].ACLR
reset => div_reg[14][14].ACLR
reset => div_reg[14][15].ACLR
reset => div_reg[14][16].ACLR
reset => div_reg[14][17].ACLR
reset => div_reg[14][18].ACLR
reset => div_reg[14][19].ACLR
reset => div_reg[14][20].ACLR
reset => div_reg[14][21].ACLR
reset => div_reg[14][22].ACLR
reset => div_reg[14][23].ACLR
reset => div_reg[14][25].ACLR
reset => div_reg[17][0].ACLR
reset => div_reg[17][1].ACLR
reset => div_reg[17][2].ACLR
reset => div_reg[17][3].ACLR
reset => div_reg[17][4].ACLR
reset => div_reg[17][5].ACLR
reset => div_reg[17][6].ACLR
reset => div_reg[17][7].ACLR
reset => div_reg[17][8].ACLR
reset => div_reg[17][9].ACLR
reset => div_reg[17][10].ACLR
reset => div_reg[17][11].ACLR
reset => div_reg[17][12].ACLR
reset => div_reg[17][13].ACLR
reset => div_reg[17][14].ACLR
reset => div_reg[17][15].ACLR
reset => div_reg[17][16].ACLR
reset => div_reg[17][17].ACLR
reset => div_reg[17][18].ACLR
reset => div_reg[17][19].ACLR
reset => div_reg[17][20].ACLR
reset => div_reg[17][21].ACLR
reset => div_reg[17][22].ACLR
reset => div_reg[17][23].ACLR
reset => div_reg[17][25].ACLR
reset => div_reg[20][0].ACLR
reset => div_reg[20][1].ACLR
reset => div_reg[20][2].ACLR
reset => div_reg[20][3].ACLR
reset => div_reg[20][4].ACLR
reset => div_reg[20][5].ACLR
reset => div_reg[20][6].ACLR
reset => div_reg[20][7].ACLR
reset => div_reg[20][8].ACLR
reset => div_reg[20][9].ACLR
reset => div_reg[20][10].ACLR
reset => div_reg[20][11].ACLR
reset => div_reg[20][12].ACLR
reset => div_reg[20][13].ACLR
reset => div_reg[20][14].ACLR
reset => div_reg[20][15].ACLR
reset => div_reg[20][16].ACLR
reset => div_reg[20][17].ACLR
reset => div_reg[20][18].ACLR
reset => div_reg[20][19].ACLR
reset => div_reg[20][20].ACLR
reset => div_reg[20][21].ACLR
reset => div_reg[20][22].ACLR
reset => div_reg[20][23].ACLR
reset => div_reg[20][25].ACLR
reset => div_reg[23][0].ACLR
reset => div_reg[23][1].ACLR
reset => div_reg[23][2].ACLR
reset => div_reg[23][3].ACLR
reset => div_reg[23][4].ACLR
reset => div_reg[23][5].ACLR
reset => div_reg[23][6].ACLR
reset => div_reg[23][7].ACLR
reset => div_reg[23][8].ACLR
reset => div_reg[23][9].ACLR
reset => div_reg[23][10].ACLR
reset => div_reg[23][11].ACLR
reset => div_reg[23][12].ACLR
reset => div_reg[23][13].ACLR
reset => div_reg[23][14].ACLR
reset => div_reg[23][15].ACLR
reset => div_reg[23][16].ACLR
reset => div_reg[23][17].ACLR
reset => div_reg[23][18].ACLR
reset => div_reg[23][19].ACLR
reset => div_reg[23][20].ACLR
reset => div_reg[23][21].ACLR
reset => div_reg[23][22].ACLR
reset => div_reg[23][23].ACLR
reset => div_reg[23][25].ACLR
cke => x2_reg[23][11].ENA
cke => x2_reg[23][10].ENA
cke => x2_reg[23][9].ENA
cke => x2_reg[23][8].ENA
cke => x2_reg[23][7].ENA
cke => x2_reg[23][6].ENA
cke => x2_reg[23][5].ENA
cke => x2_reg[23][4].ENA
cke => x2_reg[23][3].ENA
cke => x2_reg[23][2].ENA
cke => x2_reg[23][1].ENA
cke => x2_reg[23][0].ENA
cke => x2_reg[20][23].ENA
cke => x2_reg[20][22].ENA
cke => x2_reg[20][21].ENA
cke => x2_reg[20][20].ENA
cke => x2_reg[20][19].ENA
cke => x2_reg[20][18].ENA
cke => x2_reg[20][17].ENA
cke => x2_reg[20][16].ENA
cke => x2_reg[20][15].ENA
cke => x2_reg[20][14].ENA
cke => x2_reg[20][13].ENA
cke => x2_reg[20][12].ENA
cke => x2_reg[20][11].ENA
cke => x2_reg[20][10].ENA
cke => x2_reg[20][9].ENA
cke => x2_reg[20][8].ENA
cke => x2_reg[20][7].ENA
cke => x2_reg[20][6].ENA
cke => x2_reg[20][5].ENA
cke => x2_reg[20][4].ENA
cke => x2_reg[20][3].ENA
cke => x2_reg[20][2].ENA
cke => x2_reg[20][1].ENA
cke => x2_reg[20][0].ENA
cke => x2_reg[17][23].ENA
cke => x2_reg[17][22].ENA
cke => x2_reg[17][21].ENA
cke => x2_reg[17][20].ENA
cke => x2_reg[17][19].ENA
cke => x2_reg[17][18].ENA
cke => x2_reg[17][17].ENA
cke => x2_reg[17][16].ENA
cke => x2_reg[17][15].ENA
cke => x2_reg[17][14].ENA
cke => x2_reg[17][13].ENA
cke => x2_reg[17][12].ENA
cke => x2_reg[17][11].ENA
cke => x2_reg[17][10].ENA
cke => x2_reg[17][9].ENA
cke => x2_reg[17][8].ENA
cke => x2_reg[17][7].ENA
cke => x2_reg[17][6].ENA
cke => x2_reg[17][5].ENA
cke => x2_reg[17][4].ENA
cke => x2_reg[17][3].ENA
cke => x2_reg[17][2].ENA
cke => x2_reg[17][1].ENA
cke => x2_reg[17][0].ENA
cke => x2_reg[14][23].ENA
cke => x2_reg[14][22].ENA
cke => x2_reg[14][21].ENA
cke => x2_reg[14][20].ENA
cke => x2_reg[14][19].ENA
cke => x2_reg[14][18].ENA
cke => x2_reg[14][17].ENA
cke => x2_reg[14][16].ENA
cke => x2_reg[14][15].ENA
cke => x2_reg[14][14].ENA
cke => x2_reg[14][13].ENA
cke => x2_reg[14][12].ENA
cke => x2_reg[14][11].ENA
cke => x2_reg[14][10].ENA
cke => x2_reg[14][9].ENA
cke => x2_reg[14][8].ENA
cke => x2_reg[14][7].ENA
cke => x2_reg[14][6].ENA
cke => x2_reg[14][5].ENA
cke => x2_reg[14][4].ENA
cke => x2_reg[14][3].ENA
cke => x2_reg[14][2].ENA
cke => x2_reg[14][1].ENA
cke => x2_reg[14][0].ENA
cke => x2_reg[11][23].ENA
cke => x2_reg[11][22].ENA
cke => x2_reg[11][21].ENA
cke => x2_reg[11][20].ENA
cke => x2_reg[11][19].ENA
cke => x2_reg[11][18].ENA
cke => x2_reg[11][17].ENA
cke => x2_reg[11][16].ENA
cke => x2_reg[11][15].ENA
cke => x2_reg[11][14].ENA
cke => x2_reg[11][13].ENA
cke => x2_reg[11][12].ENA
cke => x2_reg[11][11].ENA
cke => x2_reg[11][10].ENA
cke => x2_reg[11][9].ENA
cke => x2_reg[11][8].ENA
cke => x2_reg[11][7].ENA
cke => x2_reg[11][6].ENA
cke => x2_reg[11][5].ENA
cke => x2_reg[11][4].ENA
cke => x2_reg[11][3].ENA
cke => x2_reg[11][2].ENA
cke => x2_reg[11][1].ENA
cke => x2_reg[11][0].ENA
cke => x2_reg[8][23].ENA
cke => x2_reg[8][22].ENA
cke => x2_reg[8][21].ENA
cke => x2_reg[8][20].ENA
cke => x2_reg[8][19].ENA
cke => x2_reg[8][18].ENA
cke => x2_reg[8][17].ENA
cke => x2_reg[8][16].ENA
cke => x2_reg[8][15].ENA
cke => x2_reg[8][14].ENA
cke => x2_reg[8][13].ENA
cke => x2_reg[8][12].ENA
cke => x2_reg[8][11].ENA
cke => x2_reg[8][10].ENA
cke => x2_reg[8][9].ENA
cke => x2_reg[8][8].ENA
cke => x2_reg[8][7].ENA
cke => x2_reg[8][6].ENA
cke => x2_reg[8][5].ENA
cke => x2_reg[8][4].ENA
cke => x2_reg[8][3].ENA
cke => x2_reg[8][2].ENA
cke => x2_reg[8][1].ENA
cke => x2_reg[8][0].ENA
cke => x2_reg[5][23].ENA
cke => x2_reg[5][22].ENA
cke => x2_reg[5][21].ENA
cke => x2_reg[5][20].ENA
cke => x2_reg[5][19].ENA
cke => x2_reg[5][18].ENA
cke => x2_reg[5][17].ENA
cke => x2_reg[5][16].ENA
cke => x2_reg[5][15].ENA
cke => x2_reg[5][14].ENA
cke => x2_reg[5][13].ENA
cke => x2_reg[5][12].ENA
cke => x2_reg[5][11].ENA
cke => x2_reg[5][10].ENA
cke => x2_reg[5][9].ENA
cke => x2_reg[5][8].ENA
cke => x2_reg[5][7].ENA
cke => x2_reg[5][6].ENA
cke => x2_reg[5][5].ENA
cke => x2_reg[5][4].ENA
cke => x2_reg[5][3].ENA
cke => x2_reg[5][2].ENA
cke => x2_reg[5][1].ENA
cke => x2_reg[5][0].ENA
cke => x2_reg[2][23].ENA
cke => x2_reg[2][22].ENA
cke => x2_reg[2][21].ENA
cke => x2_reg[2][20].ENA
cke => x2_reg[2][19].ENA
cke => x2_reg[2][18].ENA
cke => x2_reg[2][17].ENA
cke => x2_reg[2][16].ENA
cke => div_reg[23][0].ENA
cke => div_reg[20][0].ENA
cke => x2_reg[2][15].ENA
cke => div_reg[17][0].ENA
cke => div_reg[14][0].ENA
cke => div_reg[11][0].ENA
cke => div_reg[8][0].ENA
cke => div_reg[5][0].ENA
cke => x2_reg[2][14].ENA
cke => div_reg[2][0].ENA
cke => x2_reg[2][13].ENA
cke => x2_reg[2][12].ENA
cke => x2_reg[2][11].ENA
cke => x2_reg[2][10].ENA
cke => x2_reg[2][9].ENA
cke => x2_reg[2][8].ENA
cke => x2_reg[2][7].ENA
cke => x2_reg[2][6].ENA
cke => x2_reg[2][5].ENA
cke => x2_reg[2][4].ENA
cke => x2_reg[2][3].ENA
cke => x2_reg[2][2].ENA
cke => x2_reg[2][1].ENA
cke => x2_reg[2][0].ENA
cke => sticky_1[0].ENA
cke => x2_reg[23][12].ENA
cke => x2_reg[23][13].ENA
cke => x2_reg[23][14].ENA
cke => x2_reg[23][15].ENA
cke => x2_reg[23][16].ENA
cke => x2_reg[23][17].ENA
cke => x2_reg[23][18].ENA
cke => x2_reg[23][19].ENA
cke => x2_reg[23][20].ENA
cke => x2_reg[23][21].ENA
cke => x2_reg[23][22].ENA
cke => x2_reg[23][23].ENA
cke => y_reg[0][1].ENA
cke => y_reg[0][2].ENA
cke => y_reg[0][3].ENA
cke => y_reg[0][4].ENA
cke => y_reg[0][5].ENA
cke => y_reg[0][6].ENA
cke => y_reg[0][7].ENA
cke => y_reg[0][8].ENA
cke => y_reg[0][9].ENA
cke => y_reg[0][10].ENA
cke => y_reg[0][11].ENA
cke => y_reg[0][12].ENA
cke => y_reg[0][13].ENA
cke => y_reg[0][14].ENA
cke => y_reg[0][15].ENA
cke => y_reg[0][16].ENA
cke => y_reg[0][17].ENA
cke => y_reg[0][18].ENA
cke => y_reg[0][19].ENA
cke => y_reg[0][20].ENA
cke => y_reg[0][21].ENA
cke => y_reg[0][22].ENA
cke => y_reg[0][23].ENA
cke => y_reg[0][24].ENA
cke => y_reg[0][25].ENA
cke => y_reg[2][3].ENA
cke => y_reg[2][4].ENA
cke => y_reg[2][5].ENA
cke => y_reg[2][6].ENA
cke => y_reg[2][7].ENA
cke => y_reg[2][8].ENA
cke => y_reg[2][9].ENA
cke => y_reg[2][10].ENA
cke => y_reg[2][11].ENA
cke => y_reg[2][12].ENA
cke => y_reg[2][13].ENA
cke => y_reg[2][14].ENA
cke => y_reg[2][15].ENA
cke => y_reg[2][16].ENA
cke => y_reg[2][17].ENA
cke => y_reg[2][18].ENA
cke => y_reg[2][19].ENA
cke => y_reg[2][20].ENA
cke => y_reg[2][21].ENA
cke => y_reg[2][22].ENA
cke => y_reg[2][23].ENA
cke => y_reg[2][24].ENA
cke => y_reg[2][25].ENA
cke => y_reg[5][6].ENA
cke => y_reg[5][7].ENA
cke => y_reg[5][8].ENA
cke => y_reg[5][9].ENA
cke => y_reg[5][10].ENA
cke => y_reg[5][11].ENA
cke => y_reg[5][12].ENA
cke => y_reg[5][13].ENA
cke => y_reg[5][14].ENA
cke => y_reg[5][15].ENA
cke => y_reg[5][16].ENA
cke => y_reg[5][17].ENA
cke => y_reg[5][18].ENA
cke => y_reg[5][19].ENA
cke => y_reg[5][20].ENA
cke => y_reg[5][21].ENA
cke => y_reg[5][22].ENA
cke => y_reg[5][23].ENA
cke => y_reg[5][24].ENA
cke => y_reg[5][25].ENA
cke => y_reg[8][9].ENA
cke => y_reg[8][10].ENA
cke => y_reg[8][11].ENA
cke => y_reg[8][12].ENA
cke => y_reg[8][13].ENA
cke => y_reg[8][14].ENA
cke => y_reg[8][15].ENA
cke => y_reg[8][16].ENA
cke => y_reg[8][17].ENA
cke => y_reg[8][18].ENA
cke => y_reg[8][19].ENA
cke => y_reg[8][20].ENA
cke => y_reg[8][21].ENA
cke => y_reg[8][22].ENA
cke => y_reg[8][23].ENA
cke => y_reg[8][24].ENA
cke => y_reg[8][25].ENA
cke => y_reg[11][12].ENA
cke => y_reg[11][13].ENA
cke => y_reg[11][14].ENA
cke => y_reg[11][15].ENA
cke => y_reg[11][16].ENA
cke => y_reg[11][17].ENA
cke => y_reg[11][18].ENA
cke => y_reg[11][19].ENA
cke => y_reg[11][20].ENA
cke => y_reg[11][21].ENA
cke => y_reg[11][22].ENA
cke => y_reg[11][23].ENA
cke => y_reg[11][24].ENA
cke => y_reg[11][25].ENA
cke => y_reg[14][15].ENA
cke => y_reg[14][16].ENA
cke => y_reg[14][17].ENA
cke => y_reg[14][18].ENA
cke => y_reg[14][19].ENA
cke => y_reg[14][20].ENA
cke => y_reg[14][21].ENA
cke => y_reg[14][22].ENA
cke => y_reg[14][23].ENA
cke => y_reg[14][24].ENA
cke => y_reg[14][25].ENA
cke => y_reg[17][18].ENA
cke => y_reg[17][19].ENA
cke => y_reg[17][20].ENA
cke => y_reg[17][21].ENA
cke => y_reg[17][22].ENA
cke => y_reg[17][23].ENA
cke => y_reg[17][24].ENA
cke => y_reg[17][25].ENA
cke => y_reg[20][21].ENA
cke => y_reg[20][22].ENA
cke => y_reg[20][23].ENA
cke => y_reg[20][24].ENA
cke => y_reg[20][25].ENA
cke => y_reg[23][24].ENA
cke => y_reg[23][25].ENA
cke => div_reg[0][25].ENA
cke => div_reg[2][1].ENA
cke => div_reg[2][2].ENA
cke => div_reg[2][3].ENA
cke => div_reg[2][4].ENA
cke => div_reg[2][5].ENA
cke => div_reg[2][6].ENA
cke => div_reg[2][7].ENA
cke => div_reg[2][8].ENA
cke => div_reg[2][9].ENA
cke => div_reg[2][10].ENA
cke => div_reg[2][11].ENA
cke => div_reg[2][12].ENA
cke => div_reg[2][13].ENA
cke => div_reg[2][14].ENA
cke => div_reg[2][15].ENA
cke => div_reg[2][16].ENA
cke => div_reg[2][17].ENA
cke => div_reg[2][18].ENA
cke => div_reg[2][19].ENA
cke => div_reg[2][20].ENA
cke => div_reg[2][21].ENA
cke => div_reg[2][22].ENA
cke => div_reg[2][23].ENA
cke => div_reg[2][25].ENA
cke => div_reg[5][1].ENA
cke => div_reg[5][2].ENA
cke => div_reg[5][3].ENA
cke => div_reg[5][4].ENA
cke => div_reg[5][5].ENA
cke => div_reg[5][6].ENA
cke => div_reg[5][7].ENA
cke => div_reg[5][8].ENA
cke => div_reg[5][9].ENA
cke => div_reg[5][10].ENA
cke => div_reg[5][11].ENA
cke => div_reg[5][12].ENA
cke => div_reg[5][13].ENA
cke => div_reg[5][14].ENA
cke => div_reg[5][15].ENA
cke => div_reg[5][16].ENA
cke => div_reg[5][17].ENA
cke => div_reg[5][18].ENA
cke => div_reg[5][19].ENA
cke => div_reg[5][20].ENA
cke => div_reg[5][21].ENA
cke => div_reg[5][22].ENA
cke => div_reg[5][23].ENA
cke => div_reg[5][25].ENA
cke => div_reg[8][1].ENA
cke => div_reg[8][2].ENA
cke => div_reg[8][3].ENA
cke => div_reg[8][4].ENA
cke => div_reg[8][5].ENA
cke => div_reg[8][6].ENA
cke => div_reg[8][7].ENA
cke => div_reg[8][8].ENA
cke => div_reg[8][9].ENA
cke => div_reg[8][10].ENA
cke => div_reg[8][11].ENA
cke => div_reg[8][12].ENA
cke => div_reg[8][13].ENA
cke => div_reg[8][14].ENA
cke => div_reg[8][15].ENA
cke => div_reg[8][16].ENA
cke => div_reg[8][17].ENA
cke => div_reg[8][18].ENA
cke => div_reg[8][19].ENA
cke => div_reg[8][20].ENA
cke => div_reg[8][21].ENA
cke => div_reg[8][22].ENA
cke => div_reg[8][23].ENA
cke => div_reg[8][25].ENA
cke => div_reg[11][1].ENA
cke => div_reg[11][2].ENA
cke => div_reg[11][3].ENA
cke => div_reg[11][4].ENA
cke => div_reg[11][5].ENA
cke => div_reg[11][6].ENA
cke => div_reg[11][7].ENA
cke => div_reg[11][8].ENA
cke => div_reg[11][9].ENA
cke => div_reg[11][10].ENA
cke => div_reg[11][11].ENA
cke => div_reg[11][12].ENA
cke => div_reg[11][13].ENA
cke => div_reg[11][14].ENA
cke => div_reg[11][15].ENA
cke => div_reg[11][16].ENA
cke => div_reg[11][17].ENA
cke => div_reg[11][18].ENA
cke => div_reg[11][19].ENA
cke => div_reg[11][20].ENA
cke => div_reg[11][21].ENA
cke => div_reg[11][22].ENA
cke => div_reg[11][23].ENA
cke => div_reg[11][25].ENA
cke => div_reg[14][1].ENA
cke => div_reg[14][2].ENA
cke => div_reg[14][3].ENA
cke => div_reg[14][4].ENA
cke => div_reg[14][5].ENA
cke => div_reg[14][6].ENA
cke => div_reg[14][7].ENA
cke => div_reg[14][8].ENA
cke => div_reg[14][9].ENA
cke => div_reg[14][10].ENA
cke => div_reg[14][11].ENA
cke => div_reg[14][12].ENA
cke => div_reg[14][13].ENA
cke => div_reg[14][14].ENA
cke => div_reg[14][15].ENA
cke => div_reg[14][16].ENA
cke => div_reg[14][17].ENA
cke => div_reg[14][18].ENA
cke => div_reg[14][19].ENA
cke => div_reg[14][20].ENA
cke => div_reg[14][21].ENA
cke => div_reg[14][22].ENA
cke => div_reg[14][23].ENA
cke => div_reg[14][25].ENA
cke => div_reg[17][1].ENA
cke => div_reg[17][2].ENA
cke => div_reg[17][3].ENA
cke => div_reg[17][4].ENA
cke => div_reg[17][5].ENA
cke => div_reg[17][6].ENA
cke => div_reg[17][7].ENA
cke => div_reg[17][8].ENA
cke => div_reg[17][9].ENA
cke => div_reg[17][10].ENA
cke => div_reg[17][11].ENA
cke => div_reg[17][12].ENA
cke => div_reg[17][13].ENA
cke => div_reg[17][14].ENA
cke => div_reg[17][15].ENA
cke => div_reg[17][16].ENA
cke => div_reg[17][17].ENA
cke => div_reg[17][18].ENA
cke => div_reg[17][19].ENA
cke => div_reg[17][20].ENA
cke => div_reg[17][21].ENA
cke => div_reg[17][22].ENA
cke => div_reg[17][23].ENA
cke => div_reg[17][25].ENA
cke => div_reg[20][1].ENA
cke => div_reg[20][2].ENA
cke => div_reg[20][3].ENA
cke => div_reg[20][4].ENA
cke => div_reg[20][5].ENA
cke => div_reg[20][6].ENA
cke => div_reg[20][7].ENA
cke => div_reg[20][8].ENA
cke => div_reg[20][9].ENA
cke => div_reg[20][10].ENA
cke => div_reg[20][11].ENA
cke => div_reg[20][12].ENA
cke => div_reg[20][13].ENA
cke => div_reg[20][14].ENA
cke => div_reg[20][15].ENA
cke => div_reg[20][16].ENA
cke => div_reg[20][17].ENA
cke => div_reg[20][18].ENA
cke => div_reg[20][19].ENA
cke => div_reg[20][20].ENA
cke => div_reg[20][21].ENA
cke => div_reg[20][22].ENA
cke => div_reg[20][23].ENA
cke => div_reg[20][25].ENA
cke => div_reg[23][1].ENA
cke => div_reg[23][2].ENA
cke => div_reg[23][3].ENA
cke => div_reg[23][4].ENA
cke => div_reg[23][5].ENA
cke => div_reg[23][6].ENA
cke => div_reg[23][7].ENA
cke => div_reg[23][8].ENA
cke => div_reg[23][9].ENA
cke => div_reg[23][10].ENA
cke => div_reg[23][11].ENA
cke => div_reg[23][12].ENA
cke => div_reg[23][13].ENA
cke => div_reg[23][14].ENA
cke => div_reg[23][15].ENA
cke => div_reg[23][16].ENA
cke => div_reg[23][17].ENA
cke => div_reg[23][18].ENA
cke => div_reg[23][19].ENA
cke => div_reg[23][20].ENA
cke => div_reg[23][21].ENA
cke => div_reg[23][22].ENA
cke => div_reg[23][23].ENA
cke => div_reg[23][25].ENA
x1[0] => Add0.IN27
x1[1] => Add0.IN50
x1[2] => Add0.IN49
x1[3] => Add0.IN48
x1[4] => Add0.IN47
x1[5] => Add0.IN46
x1[6] => Add0.IN45
x1[7] => Add0.IN44
x1[8] => Add0.IN43
x1[9] => Add0.IN42
x1[10] => Add0.IN41
x1[11] => Add0.IN40
x1[12] => Add0.IN39
x1[13] => Add0.IN38
x1[14] => Add0.IN37
x1[15] => Add0.IN36
x1[16] => Add0.IN35
x1[17] => Add0.IN34
x1[18] => Add0.IN33
x1[19] => Add0.IN32
x1[20] => Add0.IN31
x1[21] => Add0.IN30
x1[22] => Add0.IN29
x1[23] => Add0.IN28
x2[0] => RESULT.IN1
x2[0] => RESULT.IN1
x2[0] => Add0.IN3
x2[0] => x2_reg[23][0].DATAIN
x2[1] => RESULT.IN1
x2[1] => RESULT.IN1
x2[1] => Add0.IN4
x2[1] => x2_reg[23][1].DATAIN
x2[2] => RESULT.IN1
x2[2] => RESULT.IN1
x2[2] => Add0.IN5
x2[2] => x2_reg[23][2].DATAIN
x2[3] => RESULT.IN1
x2[3] => RESULT.IN1
x2[3] => Add0.IN6
x2[3] => x2_reg[23][3].DATAIN
x2[4] => RESULT.IN1
x2[4] => RESULT.IN1
x2[4] => Add0.IN7
x2[4] => x2_reg[23][4].DATAIN
x2[5] => RESULT.IN1
x2[5] => RESULT.IN1
x2[5] => Add0.IN8
x2[5] => x2_reg[23][5].DATAIN
x2[6] => RESULT.IN1
x2[6] => RESULT.IN1
x2[6] => Add0.IN9
x2[6] => x2_reg[23][6].DATAIN
x2[7] => RESULT.IN1
x2[7] => RESULT.IN1
x2[7] => Add0.IN10
x2[7] => x2_reg[23][7].DATAIN
x2[8] => RESULT.IN1
x2[8] => RESULT.IN1
x2[8] => Add0.IN11
x2[8] => x2_reg[23][8].DATAIN
x2[9] => RESULT.IN1
x2[9] => RESULT.IN1
x2[9] => Add0.IN12
x2[9] => x2_reg[23][9].DATAIN
x2[10] => RESULT.IN1
x2[10] => RESULT.IN1
x2[10] => Add0.IN13
x2[10] => x2_reg[23][10].DATAIN
x2[11] => RESULT.IN1
x2[11] => RESULT.IN1
x2[11] => Add0.IN14
x2[11] => x2_reg[23][11].DATAIN
x2[12] => RESULT.IN1
x2[12] => RESULT.IN1
x2[12] => Add0.IN15
x2[12] => x2_reg[23][12].DATAIN
x2[13] => RESULT.IN1
x2[13] => RESULT.IN1
x2[13] => Add0.IN16
x2[13] => x2_reg[23][13].DATAIN
x2[14] => RESULT.IN1
x2[14] => RESULT.IN1
x2[14] => Add0.IN17
x2[14] => x2_reg[23][14].DATAIN
x2[15] => RESULT.IN1
x2[15] => RESULT.IN1
x2[15] => Add0.IN18
x2[15] => x2_reg[23][15].DATAIN
x2[16] => RESULT.IN1
x2[16] => RESULT.IN1
x2[16] => Add0.IN19
x2[16] => x2_reg[23][16].DATAIN
x2[17] => RESULT.IN1
x2[17] => RESULT.IN1
x2[17] => Add0.IN20
x2[17] => x2_reg[23][17].DATAIN
x2[18] => RESULT.IN1
x2[18] => RESULT.IN1
x2[18] => Add0.IN21
x2[18] => x2_reg[23][18].DATAIN
x2[19] => RESULT.IN1
x2[19] => RESULT.IN1
x2[19] => Add0.IN22
x2[19] => x2_reg[23][19].DATAIN
x2[20] => RESULT.IN1
x2[20] => RESULT.IN1
x2[20] => Add0.IN23
x2[20] => x2_reg[23][20].DATAIN
x2[21] => RESULT.IN1
x2[21] => RESULT.IN1
x2[21] => Add0.IN24
x2[21] => x2_reg[23][21].DATAIN
x2[22] => RESULT.IN1
x2[22] => RESULT.IN1
x2[22] => Add0.IN25
x2[22] => x2_reg[23][22].DATAIN
x2[23] => RESULT.IN1
x2[23] => RESULT.IN1
x2[23] => Add0.IN26
x2[23] => x2_reg[23][23].DATAIN


|main|Proyecto:u1|gpu:gpu_0|core:u0|fcomp_fmin_fmax:u6
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
cke => ~NO_FANOUT~
x1.fraction[0] => x1_c.fraction_or_reduce.IN1
x1.fraction[0] => LessThan1.IN23
x1.fraction[0] => Equal1.IN22
x1.fraction[0] => y_1.DATAB
x1.fraction[1] => y.IN1
x1.fraction[1] => LessThan1.IN22
x1.fraction[1] => Equal1.IN21
x1.fraction[1] => y_1.DATAB
x1.fraction[2] => y.IN1
x1.fraction[2] => LessThan1.IN21
x1.fraction[2] => Equal1.IN20
x1.fraction[2] => y_1.DATAB
x1.fraction[3] => y.IN1
x1.fraction[3] => LessThan1.IN20
x1.fraction[3] => Equal1.IN19
x1.fraction[3] => y_1.DATAB
x1.fraction[4] => y.IN1
x1.fraction[4] => LessThan1.IN19
x1.fraction[4] => Equal1.IN18
x1.fraction[4] => y_1.DATAB
x1.fraction[5] => y.IN1
x1.fraction[5] => LessThan1.IN18
x1.fraction[5] => Equal1.IN17
x1.fraction[5] => y_1.DATAB
x1.fraction[6] => y.IN1
x1.fraction[6] => LessThan1.IN17
x1.fraction[6] => Equal1.IN16
x1.fraction[6] => y_1.DATAB
x1.fraction[7] => y.IN1
x1.fraction[7] => LessThan1.IN16
x1.fraction[7] => Equal1.IN15
x1.fraction[7] => y_1.DATAB
x1.fraction[8] => y.IN1
x1.fraction[8] => LessThan1.IN15
x1.fraction[8] => Equal1.IN14
x1.fraction[8] => y_1.DATAB
x1.fraction[9] => y.IN1
x1.fraction[9] => LessThan1.IN14
x1.fraction[9] => Equal1.IN13
x1.fraction[9] => y_1.DATAB
x1.fraction[10] => y.IN1
x1.fraction[10] => LessThan1.IN13
x1.fraction[10] => Equal1.IN12
x1.fraction[10] => y_1.DATAB
x1.fraction[11] => y.IN1
x1.fraction[11] => LessThan1.IN12
x1.fraction[11] => Equal1.IN11
x1.fraction[11] => y_1.DATAB
x1.fraction[12] => y.IN1
x1.fraction[12] => LessThan1.IN11
x1.fraction[12] => Equal1.IN10
x1.fraction[12] => y_1.DATAB
x1.fraction[13] => y.IN1
x1.fraction[13] => LessThan1.IN10
x1.fraction[13] => Equal1.IN9
x1.fraction[13] => y_1.DATAB
x1.fraction[14] => y.IN1
x1.fraction[14] => LessThan1.IN9
x1.fraction[14] => Equal1.IN8
x1.fraction[14] => y_1.DATAB
x1.fraction[15] => y.IN1
x1.fraction[15] => LessThan1.IN8
x1.fraction[15] => Equal1.IN7
x1.fraction[15] => y_1.DATAB
x1.fraction[16] => y.IN1
x1.fraction[16] => LessThan1.IN7
x1.fraction[16] => Equal1.IN6
x1.fraction[16] => y_1.DATAB
x1.fraction[17] => y.IN1
x1.fraction[17] => LessThan1.IN6
x1.fraction[17] => Equal1.IN5
x1.fraction[17] => y_1.DATAB
x1.fraction[18] => y.IN1
x1.fraction[18] => LessThan1.IN5
x1.fraction[18] => Equal1.IN4
x1.fraction[18] => y_1.DATAB
x1.fraction[19] => y.IN1
x1.fraction[19] => LessThan1.IN4
x1.fraction[19] => Equal1.IN3
x1.fraction[19] => y_1.DATAB
x1.fraction[20] => y.IN1
x1.fraction[20] => LessThan1.IN3
x1.fraction[20] => Equal1.IN2
x1.fraction[20] => y_1.DATAB
x1.fraction[21] => y.IN0
x1.fraction[21] => LessThan1.IN2
x1.fraction[21] => Equal1.IN1
x1.fraction[21] => y_1.DATAB
x1.fraction[22] => y.IN1
x1.fraction[22] => LessThan1.IN1
x1.fraction[22] => Equal1.IN0
x1.fraction[22] => y_1.DATAB
x1.exponent[0] => x1_c.exponent_or_reduce.IN1
x1.exponent[0] => x1_c.exponent_and_reduce.IN1
x1.exponent[0] => LessThan0.IN8
x1.exponent[0] => Equal0.IN7
x1.exponent[0] => y_1.DATAB
x1.exponent[1] => y.IN1
x1.exponent[1] => y.IN1
x1.exponent[1] => LessThan0.IN7
x1.exponent[1] => Equal0.IN6
x1.exponent[1] => y_1.DATAB
x1.exponent[2] => y.IN1
x1.exponent[2] => y.IN1
x1.exponent[2] => LessThan0.IN6
x1.exponent[2] => Equal0.IN5
x1.exponent[2] => y_1.DATAB
x1.exponent[3] => y.IN1
x1.exponent[3] => y.IN1
x1.exponent[3] => LessThan0.IN5
x1.exponent[3] => Equal0.IN4
x1.exponent[3] => y_1.DATAB
x1.exponent[4] => y.IN1
x1.exponent[4] => y.IN1
x1.exponent[4] => LessThan0.IN4
x1.exponent[4] => Equal0.IN3
x1.exponent[4] => y_1.DATAB
x1.exponent[5] => y.IN1
x1.exponent[5] => y.IN1
x1.exponent[5] => LessThan0.IN3
x1.exponent[5] => Equal0.IN2
x1.exponent[5] => y_1.DATAB
x1.exponent[6] => y.IN0
x1.exponent[6] => y.IN0
x1.exponent[6] => LessThan0.IN2
x1.exponent[6] => Equal0.IN1
x1.exponent[6] => y_1.DATAB
x1.exponent[7] => y.IN1
x1.exponent[7] => y.IN1
x1.exponent[7] => LessThan0.IN1
x1.exponent[7] => Equal0.IN0
x1.exponent[7] => y_1.DATAB
x1.sign => process_0.IN0
x1.sign => comp.DATAA
x1.sign => comp.DATAB
x1.sign => comp.DATAA
x1.sign => comp.DATAB
x1.sign => comp.DATAB
x1.sign => y_1.DATAB
x1.sign => comp.DATAB
x1.sign => comp.DATAB
x1.sign => comp.DATAA
x1.sign => comp.DATAA
x1.sign => comp.DATAB
x2.fraction[0] => x2_c.fraction_or_reduce.IN1
x2.fraction[0] => LessThan1.IN46
x2.fraction[0] => Equal1.IN45
x2.fraction[0] => y_1.DATAA
x2.fraction[1] => y.IN1
x2.fraction[1] => LessThan1.IN45
x2.fraction[1] => Equal1.IN44
x2.fraction[1] => y_1.DATAA
x2.fraction[2] => y.IN1
x2.fraction[2] => LessThan1.IN44
x2.fraction[2] => Equal1.IN43
x2.fraction[2] => y_1.DATAA
x2.fraction[3] => y.IN1
x2.fraction[3] => LessThan1.IN43
x2.fraction[3] => Equal1.IN42
x2.fraction[3] => y_1.DATAA
x2.fraction[4] => y.IN1
x2.fraction[4] => LessThan1.IN42
x2.fraction[4] => Equal1.IN41
x2.fraction[4] => y_1.DATAA
x2.fraction[5] => y.IN1
x2.fraction[5] => LessThan1.IN41
x2.fraction[5] => Equal1.IN40
x2.fraction[5] => y_1.DATAA
x2.fraction[6] => y.IN1
x2.fraction[6] => LessThan1.IN40
x2.fraction[6] => Equal1.IN39
x2.fraction[6] => y_1.DATAA
x2.fraction[7] => y.IN1
x2.fraction[7] => LessThan1.IN39
x2.fraction[7] => Equal1.IN38
x2.fraction[7] => y_1.DATAA
x2.fraction[8] => y.IN1
x2.fraction[8] => LessThan1.IN38
x2.fraction[8] => Equal1.IN37
x2.fraction[8] => y_1.DATAA
x2.fraction[9] => y.IN1
x2.fraction[9] => LessThan1.IN37
x2.fraction[9] => Equal1.IN36
x2.fraction[9] => y_1.DATAA
x2.fraction[10] => y.IN1
x2.fraction[10] => LessThan1.IN36
x2.fraction[10] => Equal1.IN35
x2.fraction[10] => y_1.DATAA
x2.fraction[11] => y.IN1
x2.fraction[11] => LessThan1.IN35
x2.fraction[11] => Equal1.IN34
x2.fraction[11] => y_1.DATAA
x2.fraction[12] => y.IN1
x2.fraction[12] => LessThan1.IN34
x2.fraction[12] => Equal1.IN33
x2.fraction[12] => y_1.DATAA
x2.fraction[13] => y.IN1
x2.fraction[13] => LessThan1.IN33
x2.fraction[13] => Equal1.IN32
x2.fraction[13] => y_1.DATAA
x2.fraction[14] => y.IN1
x2.fraction[14] => LessThan1.IN32
x2.fraction[14] => Equal1.IN31
x2.fraction[14] => y_1.DATAA
x2.fraction[15] => y.IN1
x2.fraction[15] => LessThan1.IN31
x2.fraction[15] => Equal1.IN30
x2.fraction[15] => y_1.DATAA
x2.fraction[16] => y.IN1
x2.fraction[16] => LessThan1.IN30
x2.fraction[16] => Equal1.IN29
x2.fraction[16] => y_1.DATAA
x2.fraction[17] => y.IN1
x2.fraction[17] => LessThan1.IN29
x2.fraction[17] => Equal1.IN28
x2.fraction[17] => y_1.DATAA
x2.fraction[18] => y.IN1
x2.fraction[18] => LessThan1.IN28
x2.fraction[18] => Equal1.IN27
x2.fraction[18] => y_1.DATAA
x2.fraction[19] => y.IN1
x2.fraction[19] => LessThan1.IN27
x2.fraction[19] => Equal1.IN26
x2.fraction[19] => y_1.DATAA
x2.fraction[20] => y.IN1
x2.fraction[20] => LessThan1.IN26
x2.fraction[20] => Equal1.IN25
x2.fraction[20] => y_1.DATAA
x2.fraction[21] => y.IN0
x2.fraction[21] => LessThan1.IN25
x2.fraction[21] => Equal1.IN24
x2.fraction[21] => y_1.DATAA
x2.fraction[22] => y.IN1
x2.fraction[22] => LessThan1.IN24
x2.fraction[22] => Equal1.IN23
x2.fraction[22] => y_1.DATAA
x2.exponent[0] => x2_c.exponent_or_reduce.IN1
x2.exponent[0] => x2_c.exponent_and_reduce.IN1
x2.exponent[0] => LessThan0.IN16
x2.exponent[0] => Equal0.IN15
x2.exponent[0] => y_1.DATAA
x2.exponent[1] => y.IN1
x2.exponent[1] => y.IN1
x2.exponent[1] => LessThan0.IN15
x2.exponent[1] => Equal0.IN14
x2.exponent[1] => y_1.DATAA
x2.exponent[2] => y.IN1
x2.exponent[2] => y.IN1
x2.exponent[2] => LessThan0.IN14
x2.exponent[2] => Equal0.IN13
x2.exponent[2] => y_1.DATAA
x2.exponent[3] => y.IN1
x2.exponent[3] => y.IN1
x2.exponent[3] => LessThan0.IN13
x2.exponent[3] => Equal0.IN12
x2.exponent[3] => y_1.DATAA
x2.exponent[4] => y.IN1
x2.exponent[4] => y.IN1
x2.exponent[4] => LessThan0.IN12
x2.exponent[4] => Equal0.IN11
x2.exponent[4] => y_1.DATAA
x2.exponent[5] => y.IN1
x2.exponent[5] => y.IN1
x2.exponent[5] => LessThan0.IN11
x2.exponent[5] => Equal0.IN10
x2.exponent[5] => y_1.DATAA
x2.exponent[6] => y.IN0
x2.exponent[6] => y.IN0
x2.exponent[6] => LessThan0.IN10
x2.exponent[6] => Equal0.IN9
x2.exponent[6] => y_1.DATAA
x2.exponent[7] => y.IN1
x2.exponent[7] => y.IN1
x2.exponent[7] => LessThan0.IN9
x2.exponent[7] => Equal0.IN8
x2.exponent[7] => y_1.DATAA
x2.sign => process_0.IN1
x2.sign => y_1.DATAA
sel => x1_x2.OUTPUTSELECT


|main|Proyecto:u1|gpu:gpu_0|core:u0|trunc_round_ceil_floor:u7
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
cke => ~NO_FANOUT~
sel[0] => Mux0.IN4
sel[0] => Mux1.IN4
sel[1] => Mux0.IN3
sel[1] => a.IN1
sel[1] => Mux1.IN3
x.fraction[0] => x_c.fraction_or_reduce.IN1
x.fraction[0] => Add2.IN48
x.fraction[0] => y_1.DATAB
x.fraction[1] => y.IN1
x.fraction[1] => Add2.IN47
x.fraction[1] => y_1.DATAB
x.fraction[2] => y.IN1
x.fraction[2] => Add2.IN46
x.fraction[2] => y_1.DATAB
x.fraction[3] => y.IN1
x.fraction[3] => Add2.IN45
x.fraction[3] => y_1.DATAB
x.fraction[4] => y.IN1
x.fraction[4] => Add2.IN44
x.fraction[4] => y_1.DATAB
x.fraction[5] => y.IN1
x.fraction[5] => Add2.IN43
x.fraction[5] => y_1.DATAB
x.fraction[6] => y.IN1
x.fraction[6] => Add2.IN42
x.fraction[6] => y_1.DATAB
x.fraction[7] => y.IN1
x.fraction[7] => Add2.IN41
x.fraction[7] => y_1.DATAB
x.fraction[8] => y.IN1
x.fraction[8] => Add2.IN40
x.fraction[8] => y_1.DATAB
x.fraction[9] => y.IN1
x.fraction[9] => Add2.IN39
x.fraction[9] => y_1.DATAB
x.fraction[10] => y.IN1
x.fraction[10] => Add2.IN38
x.fraction[10] => y_1.DATAB
x.fraction[11] => y.IN1
x.fraction[11] => Add2.IN37
x.fraction[11] => y_1.DATAB
x.fraction[12] => y.IN1
x.fraction[12] => Add2.IN36
x.fraction[12] => y_1.DATAB
x.fraction[13] => y.IN1
x.fraction[13] => Add2.IN35
x.fraction[13] => y_1.DATAB
x.fraction[14] => y.IN1
x.fraction[14] => Add2.IN34
x.fraction[14] => y_1.DATAB
x.fraction[15] => y.IN1
x.fraction[15] => Add2.IN33
x.fraction[15] => y_1.DATAB
x.fraction[16] => y.IN1
x.fraction[16] => Add2.IN32
x.fraction[16] => y_1.DATAB
x.fraction[17] => y.IN1
x.fraction[17] => Add2.IN31
x.fraction[17] => y_1.DATAB
x.fraction[18] => y.IN1
x.fraction[18] => Add2.IN30
x.fraction[18] => y_1.DATAB
x.fraction[19] => y.IN1
x.fraction[19] => Add2.IN29
x.fraction[19] => y_1.DATAB
x.fraction[20] => y.IN1
x.fraction[20] => Add2.IN28
x.fraction[20] => y_1.DATAB
x.fraction[21] => y.IN0
x.fraction[21] => Add2.IN27
x.fraction[21] => y_1.DATAB
x.fraction[22] => y.IN1
x.fraction[22] => Add2.IN26
x.fraction[22] => y_1.DATAB
x.exponent[0] => x_c.exponent_or_reduce.IN1
x.exponent[0] => x_c.exponent_and_reduce.IN1
x.exponent[0] => Add0.IN16
x.exponent[0] => LessThan0.IN16
x.exponent[0] => Equal0.IN15
x.exponent[0] => Add3.IN16
x.exponent[0] => y_1.DATAB
x.exponent[0] => Add1.IN3
x.exponent[1] => y.IN1
x.exponent[1] => y.IN1
x.exponent[1] => Add0.IN15
x.exponent[1] => LessThan0.IN15
x.exponent[1] => Equal0.IN14
x.exponent[1] => Add3.IN15
x.exponent[1] => y_1.DATAB
x.exponent[1] => Add1.IN8
x.exponent[2] => y.IN1
x.exponent[2] => y.IN1
x.exponent[2] => Add0.IN14
x.exponent[2] => LessThan0.IN14
x.exponent[2] => Equal0.IN13
x.exponent[2] => Add3.IN14
x.exponent[2] => y_1.DATAB
x.exponent[2] => Add1.IN7
x.exponent[3] => y.IN1
x.exponent[3] => y.IN1
x.exponent[3] => Add0.IN13
x.exponent[3] => LessThan0.IN13
x.exponent[3] => Equal0.IN12
x.exponent[3] => Add3.IN13
x.exponent[3] => y_1.DATAB
x.exponent[3] => Add1.IN2
x.exponent[4] => y.IN1
x.exponent[4] => y.IN1
x.exponent[4] => Add0.IN12
x.exponent[4] => LessThan0.IN12
x.exponent[4] => Equal0.IN11
x.exponent[4] => Add3.IN12
x.exponent[4] => y_1.DATAB
x.exponent[4] => Add1.IN6
x.exponent[5] => y.IN1
x.exponent[5] => y.IN1
x.exponent[5] => Add0.IN11
x.exponent[5] => LessThan0.IN11
x.exponent[5] => Equal0.IN10
x.exponent[5] => Add3.IN11
x.exponent[5] => y_1.DATAB
x.exponent[5] => Add1.IN1
x.exponent[6] => y.IN0
x.exponent[6] => y.IN0
x.exponent[6] => Add0.IN10
x.exponent[6] => LessThan0.IN10
x.exponent[6] => Equal0.IN9
x.exponent[6] => Add3.IN10
x.exponent[6] => y_1.DATAB
x.exponent[6] => Add1.IN0
x.exponent[7] => y.IN1
x.exponent[7] => y.IN1
x.exponent[7] => Add0.IN9
x.exponent[7] => LessThan0.IN9
x.exponent[7] => Equal0.IN8
x.exponent[7] => Add3.IN9
x.exponent[7] => y_1.DATAB
x.exponent[7] => Add1.IN5
x.sign => Mux0.IN5
x.sign => Mux1.IN5
x.sign => y.sign.DATAIN
x.sign => Mux1.IN2
x.sign => Mux0.IN2


|main|Proyecto:u1|gpu:gpu_0|core:u0|ftou8:u8
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
cke => ~NO_FANOUT~
dataa[0] => y.IN1
dataa[1] => y.IN1
dataa[2] => y.IN1
dataa[3] => y.IN1
dataa[4] => y.IN1
dataa[5] => y.IN1
dataa[6] => y.IN1
dataa[7] => y.IN1
dataa[8] => y.IN1
dataa[9] => y.IN1
dataa[10] => y.IN1
dataa[11] => y.IN1
dataa[12] => y.IN1
dataa[13] => y.IN1
dataa[14] => y.IN1
dataa[15] => y.IN1
dataa[16] => y.IN1
dataa[16] => ShiftRight0.IN16
dataa[17] => y.IN1
dataa[17] => ShiftRight0.IN15
dataa[18] => y.IN1
dataa[18] => ShiftRight0.IN14
dataa[19] => y.IN1
dataa[19] => ShiftRight0.IN13
dataa[20] => y.IN1
dataa[20] => ShiftRight0.IN12
dataa[21] => y.IN0
dataa[21] => ShiftRight0.IN11
dataa[22] => y.IN1
dataa[22] => ShiftRight0.IN10
dataa[23] => y.IN1
dataa[23] => LessThan0.IN16
dataa[23] => Add0.IN4
dataa[24] => y.IN1
dataa[24] => LessThan0.IN15
dataa[24] => Add0.IN8
dataa[25] => y.IN1
dataa[25] => LessThan0.IN14
dataa[25] => Add0.IN7
dataa[26] => y.IN1
dataa[26] => LessThan0.IN13
dataa[26] => Add0.IN3
dataa[27] => y.IN1
dataa[27] => LessThan0.IN12
dataa[27] => Add0.IN2
dataa[28] => y.IN1
dataa[28] => LessThan0.IN11
dataa[28] => Add0.IN1
dataa[29] => y.IN0
dataa[29] => LessThan0.IN10
dataa[29] => Add0.IN0
dataa[30] => y.IN1
dataa[30] => LessThan0.IN9
dataa[30] => Add0.IN6
dataa[31] => to_unsigned.IN1
ll_lh_hl_hh[0] => Mux0.IN1
ll_lh_hl_hh[0] => Mux1.IN1
ll_lh_hl_hh[0] => Mux2.IN1
ll_lh_hl_hh[0] => Mux3.IN1
ll_lh_hl_hh[0] => Mux4.IN1
ll_lh_hl_hh[0] => Mux5.IN1
ll_lh_hl_hh[0] => Mux6.IN1
ll_lh_hl_hh[0] => Mux7.IN1
ll_lh_hl_hh[0] => Mux8.IN1
ll_lh_hl_hh[0] => Mux9.IN1
ll_lh_hl_hh[0] => Mux10.IN1
ll_lh_hl_hh[0] => Mux11.IN1
ll_lh_hl_hh[0] => Mux12.IN1
ll_lh_hl_hh[0] => Mux13.IN1
ll_lh_hl_hh[0] => Mux14.IN1
ll_lh_hl_hh[0] => Mux15.IN1
ll_lh_hl_hh[0] => Mux16.IN1
ll_lh_hl_hh[0] => Mux17.IN1
ll_lh_hl_hh[0] => Mux18.IN1
ll_lh_hl_hh[0] => Mux19.IN1
ll_lh_hl_hh[0] => Mux20.IN1
ll_lh_hl_hh[0] => Mux21.IN1
ll_lh_hl_hh[0] => Mux22.IN1
ll_lh_hl_hh[0] => Mux23.IN1
ll_lh_hl_hh[0] => Mux24.IN1
ll_lh_hl_hh[0] => Mux25.IN1
ll_lh_hl_hh[0] => Mux26.IN1
ll_lh_hl_hh[0] => Mux27.IN1
ll_lh_hl_hh[0] => Mux28.IN1
ll_lh_hl_hh[0] => Mux29.IN1
ll_lh_hl_hh[0] => Mux30.IN1
ll_lh_hl_hh[0] => Mux31.IN1
ll_lh_hl_hh[1] => Mux0.IN0
ll_lh_hl_hh[1] => Mux1.IN0
ll_lh_hl_hh[1] => Mux2.IN0
ll_lh_hl_hh[1] => Mux3.IN0
ll_lh_hl_hh[1] => Mux4.IN0
ll_lh_hl_hh[1] => Mux5.IN0
ll_lh_hl_hh[1] => Mux6.IN0
ll_lh_hl_hh[1] => Mux7.IN0
ll_lh_hl_hh[1] => Mux8.IN0
ll_lh_hl_hh[1] => Mux9.IN0
ll_lh_hl_hh[1] => Mux10.IN0
ll_lh_hl_hh[1] => Mux11.IN0
ll_lh_hl_hh[1] => Mux12.IN0
ll_lh_hl_hh[1] => Mux13.IN0
ll_lh_hl_hh[1] => Mux14.IN0
ll_lh_hl_hh[1] => Mux15.IN0
ll_lh_hl_hh[1] => Mux16.IN0
ll_lh_hl_hh[1] => Mux17.IN0
ll_lh_hl_hh[1] => Mux18.IN0
ll_lh_hl_hh[1] => Mux19.IN0
ll_lh_hl_hh[1] => Mux20.IN0
ll_lh_hl_hh[1] => Mux21.IN0
ll_lh_hl_hh[1] => Mux22.IN0
ll_lh_hl_hh[1] => Mux23.IN0
ll_lh_hl_hh[1] => Mux24.IN0
ll_lh_hl_hh[1] => Mux25.IN0
ll_lh_hl_hh[1] => Mux26.IN0
ll_lh_hl_hh[1] => Mux27.IN0
ll_lh_hl_hh[1] => Mux28.IN0
ll_lh_hl_hh[1] => Mux29.IN0
ll_lh_hl_hh[1] => Mux30.IN0
ll_lh_hl_hh[1] => Mux31.IN0
datab[0] => Mux31.IN2
datab[0] => Mux31.IN3
datab[0] => Mux31.IN4
datab[1] => Mux30.IN2
datab[1] => Mux30.IN3
datab[1] => Mux30.IN4
datab[2] => Mux29.IN2
datab[2] => Mux29.IN3
datab[2] => Mux29.IN4
datab[3] => Mux28.IN2
datab[3] => Mux28.IN3
datab[3] => Mux28.IN4
datab[4] => Mux27.IN2
datab[4] => Mux27.IN3
datab[4] => Mux27.IN4
datab[5] => Mux26.IN2
datab[5] => Mux26.IN3
datab[5] => Mux26.IN4
datab[6] => Mux25.IN2
datab[6] => Mux25.IN3
datab[6] => Mux25.IN4
datab[7] => Mux24.IN2
datab[7] => Mux24.IN3
datab[7] => Mux24.IN4
datab[8] => Mux23.IN2
datab[8] => Mux23.IN3
datab[8] => Mux23.IN4
datab[9] => Mux22.IN2
datab[9] => Mux22.IN3
datab[9] => Mux22.IN4
datab[10] => Mux21.IN2
datab[10] => Mux21.IN3
datab[10] => Mux21.IN4
datab[11] => Mux20.IN2
datab[11] => Mux20.IN3
datab[11] => Mux20.IN4
datab[12] => Mux19.IN2
datab[12] => Mux19.IN3
datab[12] => Mux19.IN4
datab[13] => Mux18.IN2
datab[13] => Mux18.IN3
datab[13] => Mux18.IN4
datab[14] => Mux17.IN2
datab[14] => Mux17.IN3
datab[14] => Mux17.IN4
datab[15] => Mux16.IN2
datab[15] => Mux16.IN3
datab[15] => Mux16.IN4
datab[16] => Mux15.IN2
datab[16] => Mux15.IN3
datab[16] => Mux15.IN4
datab[17] => Mux14.IN2
datab[17] => Mux14.IN3
datab[17] => Mux14.IN4
datab[18] => Mux13.IN2
datab[18] => Mux13.IN3
datab[18] => Mux13.IN4
datab[19] => Mux12.IN2
datab[19] => Mux12.IN3
datab[19] => Mux12.IN4
datab[20] => Mux11.IN2
datab[20] => Mux11.IN3
datab[20] => Mux11.IN4
datab[21] => Mux10.IN2
datab[21] => Mux10.IN3
datab[21] => Mux10.IN4
datab[22] => Mux9.IN2
datab[22] => Mux9.IN3
datab[22] => Mux9.IN4
datab[23] => Mux8.IN2
datab[23] => Mux8.IN3
datab[23] => Mux8.IN4
datab[24] => Mux7.IN2
datab[24] => Mux7.IN3
datab[24] => Mux7.IN4
datab[25] => Mux6.IN2
datab[25] => Mux6.IN3
datab[25] => Mux6.IN4
datab[26] => Mux5.IN2
datab[26] => Mux5.IN3
datab[26] => Mux5.IN4
datab[27] => Mux4.IN2
datab[27] => Mux4.IN3
datab[27] => Mux4.IN4
datab[28] => Mux3.IN2
datab[28] => Mux3.IN3
datab[28] => Mux3.IN4
datab[29] => Mux2.IN2
datab[29] => Mux2.IN3
datab[29] => Mux2.IN4
datab[30] => Mux1.IN2
datab[30] => Mux1.IN3
datab[30] => Mux1.IN4
datab[31] => Mux0.IN2
datab[31] => Mux0.IN3
datab[31] => Mux0.IN4


|main|Proyecto:u1|gpu:gpu_0|core:u0|ftou16:u9
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
cke => ~NO_FANOUT~
dataa[0] => y.IN1
dataa[1] => y.IN1
dataa[2] => y.IN1
dataa[3] => y.IN1
dataa[4] => y.IN1
dataa[5] => y.IN1
dataa[6] => y.IN1
dataa[7] => y.IN1
dataa[8] => y.IN1
dataa[8] => ShiftRight0.IN24
dataa[9] => y.IN1
dataa[9] => ShiftRight0.IN23
dataa[10] => y.IN1
dataa[10] => ShiftRight0.IN22
dataa[11] => y.IN1
dataa[11] => ShiftRight0.IN21
dataa[12] => y.IN1
dataa[12] => ShiftRight0.IN20
dataa[13] => y.IN1
dataa[13] => ShiftRight0.IN19
dataa[14] => y.IN1
dataa[14] => ShiftRight0.IN18
dataa[15] => y.IN1
dataa[15] => ShiftRight0.IN17
dataa[16] => y.IN1
dataa[16] => ShiftRight0.IN16
dataa[17] => y.IN1
dataa[17] => ShiftRight0.IN15
dataa[18] => y.IN1
dataa[18] => ShiftRight0.IN14
dataa[19] => y.IN1
dataa[19] => ShiftRight0.IN13
dataa[20] => y.IN1
dataa[20] => ShiftRight0.IN12
dataa[21] => y.IN0
dataa[21] => ShiftRight0.IN11
dataa[22] => y.IN1
dataa[22] => ShiftRight0.IN10
dataa[23] => y.IN1
dataa[23] => LessThan0.IN16
dataa[23] => Add0.IN3
dataa[24] => y.IN1
dataa[24] => LessThan0.IN15
dataa[24] => Add0.IN8
dataa[25] => y.IN1
dataa[25] => LessThan0.IN14
dataa[25] => Add0.IN7
dataa[26] => y.IN1
dataa[26] => LessThan0.IN13
dataa[26] => Add0.IN6
dataa[27] => y.IN1
dataa[27] => LessThan0.IN12
dataa[27] => Add0.IN2
dataa[28] => y.IN1
dataa[28] => LessThan0.IN11
dataa[28] => Add0.IN1
dataa[29] => y.IN0
dataa[29] => LessThan0.IN10
dataa[29] => Add0.IN0
dataa[30] => y.IN1
dataa[30] => LessThan0.IN9
dataa[30] => Add0.IN5
dataa[31] => to_unsigned.IN1
l_h => datac.OUTPUTSELECT
l_h => datac.OUTPUTSELECT
l_h => datac.OUTPUTSELECT
l_h => datac.OUTPUTSELECT
l_h => datac.OUTPUTSELECT
l_h => datac.OUTPUTSELECT
l_h => datac.OUTPUTSELECT
l_h => datac.OUTPUTSELECT
l_h => datac.OUTPUTSELECT
l_h => datac.OUTPUTSELECT
l_h => datac.OUTPUTSELECT
l_h => datac.OUTPUTSELECT
l_h => datac.OUTPUTSELECT
l_h => datac.OUTPUTSELECT
l_h => datac.OUTPUTSELECT
l_h => datac.OUTPUTSELECT
l_h => datac.OUTPUTSELECT
l_h => datac.OUTPUTSELECT
l_h => datac.OUTPUTSELECT
l_h => datac.OUTPUTSELECT
l_h => datac.OUTPUTSELECT
l_h => datac.OUTPUTSELECT
l_h => datac.OUTPUTSELECT
l_h => datac.OUTPUTSELECT
l_h => datac.OUTPUTSELECT
l_h => datac.OUTPUTSELECT
l_h => datac.OUTPUTSELECT
l_h => datac.OUTPUTSELECT
l_h => datac.OUTPUTSELECT
l_h => datac.OUTPUTSELECT
l_h => datac.OUTPUTSELECT
l_h => datac.OUTPUTSELECT
datab[0] => datac.DATAA
datab[1] => datac.DATAA
datab[2] => datac.DATAA
datab[3] => datac.DATAA
datab[4] => datac.DATAA
datab[5] => datac.DATAA
datab[6] => datac.DATAA
datab[7] => datac.DATAA
datab[8] => datac.DATAA
datab[9] => datac.DATAA
datab[10] => datac.DATAA
datab[11] => datac.DATAA
datab[12] => datac.DATAA
datab[13] => datac.DATAA
datab[14] => datac.DATAA
datab[15] => datac.DATAA
datab[16] => datac.DATAB
datab[17] => datac.DATAB
datab[18] => datac.DATAB
datab[19] => datac.DATAB
datab[20] => datac.DATAB
datab[21] => datac.DATAB
datab[22] => datac.DATAB
datab[23] => datac.DATAB
datab[24] => datac.DATAB
datab[25] => datac.DATAB
datab[26] => datac.DATAB
datab[27] => datac.DATAB
datab[28] => datac.DATAB
datab[29] => datac.DATAB
datab[30] => datac.DATAB
datab[31] => datac.DATAB


|main|Proyecto:u1|gpu:gpu_0|core:u0|ftou32:u10
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
cke => ~NO_FANOUT~
dataa[0] => y.IN1
dataa[0] => ShiftRight0.IN40
dataa[1] => y.IN1
dataa[1] => ShiftRight0.IN39
dataa[2] => y.IN1
dataa[2] => ShiftRight0.IN38
dataa[3] => y.IN1
dataa[3] => ShiftRight0.IN37
dataa[4] => y.IN1
dataa[4] => ShiftRight0.IN36
dataa[5] => y.IN1
dataa[5] => ShiftRight0.IN35
dataa[6] => y.IN1
dataa[6] => ShiftRight0.IN34
dataa[7] => y.IN1
dataa[7] => ShiftRight0.IN33
dataa[8] => y.IN1
dataa[8] => ShiftRight0.IN32
dataa[9] => y.IN1
dataa[9] => ShiftRight0.IN31
dataa[10] => y.IN1
dataa[10] => ShiftRight0.IN30
dataa[11] => y.IN1
dataa[11] => ShiftRight0.IN29
dataa[12] => y.IN1
dataa[12] => ShiftRight0.IN28
dataa[13] => y.IN1
dataa[13] => ShiftRight0.IN27
dataa[14] => y.IN1
dataa[14] => ShiftRight0.IN26
dataa[15] => y.IN1
dataa[15] => ShiftRight0.IN25
dataa[16] => y.IN1
dataa[16] => ShiftRight0.IN24
dataa[17] => y.IN1
dataa[17] => ShiftRight0.IN23
dataa[18] => y.IN1
dataa[18] => ShiftRight0.IN22
dataa[19] => y.IN1
dataa[19] => ShiftRight0.IN21
dataa[20] => y.IN1
dataa[20] => ShiftRight0.IN20
dataa[21] => y.IN0
dataa[21] => ShiftRight0.IN19
dataa[22] => y.IN1
dataa[22] => ShiftRight0.IN18
dataa[23] => y.IN1
dataa[23] => LessThan0.IN16
dataa[23] => Add0.IN2
dataa[24] => y.IN1
dataa[24] => LessThan0.IN15
dataa[24] => Add0.IN8
dataa[25] => y.IN1
dataa[25] => LessThan0.IN14
dataa[25] => Add0.IN7
dataa[26] => y.IN1
dataa[26] => LessThan0.IN13
dataa[26] => Add0.IN6
dataa[27] => y.IN1
dataa[27] => LessThan0.IN12
dataa[27] => Add0.IN5
dataa[28] => y.IN1
dataa[28] => LessThan0.IN11
dataa[28] => Add0.IN1
dataa[29] => y.IN0
dataa[29] => LessThan0.IN10
dataa[29] => Add0.IN0
dataa[30] => y.IN1
dataa[30] => LessThan0.IN9
dataa[30] => Add0.IN4
dataa[31] => to_unsigned.IN1


|main|Proyecto:u1|gpu:gpu_0|core:u0|u8tof:u11
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
cke => ~NO_FANOUT~
ll_lh_hl_hh[0] => Mux0.IN1
ll_lh_hl_hh[0] => Mux1.IN1
ll_lh_hl_hh[0] => Mux2.IN1
ll_lh_hl_hh[0] => Mux3.IN1
ll_lh_hl_hh[0] => Mux4.IN1
ll_lh_hl_hh[0] => Mux5.IN1
ll_lh_hl_hh[0] => Mux6.IN1
ll_lh_hl_hh[0] => Mux7.IN1
ll_lh_hl_hh[1] => Mux0.IN0
ll_lh_hl_hh[1] => Mux1.IN0
ll_lh_hl_hh[1] => Mux2.IN0
ll_lh_hl_hh[1] => Mux3.IN0
ll_lh_hl_hh[1] => Mux4.IN0
ll_lh_hl_hh[1] => Mux5.IN0
ll_lh_hl_hh[1] => Mux6.IN0
ll_lh_hl_hh[1] => Mux7.IN0
datab[0] => Mux7.IN5
datab[1] => Mux6.IN5
datab[2] => Mux5.IN5
datab[3] => Mux4.IN5
datab[4] => Mux3.IN5
datab[5] => Mux2.IN5
datab[6] => Mux1.IN5
datab[7] => Mux0.IN5
datab[8] => Mux7.IN4
datab[9] => Mux6.IN4
datab[10] => Mux5.IN4
datab[11] => Mux4.IN4
datab[12] => Mux3.IN4
datab[13] => Mux2.IN4
datab[14] => Mux1.IN4
datab[15] => Mux0.IN4
datab[16] => Mux7.IN3
datab[17] => Mux6.IN3
datab[18] => Mux5.IN3
datab[19] => Mux4.IN3
datab[20] => Mux3.IN3
datab[21] => Mux2.IN3
datab[22] => Mux1.IN3
datab[23] => Mux0.IN3
datab[24] => Mux7.IN2
datab[25] => Mux6.IN2
datab[26] => Mux5.IN2
datab[27] => Mux4.IN2
datab[28] => Mux3.IN2
datab[29] => Mux2.IN2
datab[30] => Mux1.IN2
datab[31] => Mux0.IN2


|main|Proyecto:u1|gpu:gpu_0|core:u0|u16tof:u12
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
cke => ~NO_FANOUT~
l_h => u16[15].OUTPUTSELECT
l_h => u16[14].OUTPUTSELECT
l_h => u16[13].OUTPUTSELECT
l_h => u16[12].OUTPUTSELECT
l_h => u16[11].OUTPUTSELECT
l_h => u16[10].OUTPUTSELECT
l_h => u16[9].OUTPUTSELECT
l_h => u16[8].OUTPUTSELECT
l_h => u16[7].OUTPUTSELECT
l_h => u16[6].OUTPUTSELECT
l_h => u16[5].OUTPUTSELECT
l_h => u16[4].OUTPUTSELECT
l_h => u16[3].OUTPUTSELECT
l_h => u16[2].OUTPUTSELECT
l_h => u16[1].OUTPUTSELECT
l_h => u16[0].OUTPUTSELECT
datab[0] => u16[0].DATAB
datab[1] => u16[1].DATAB
datab[2] => u16[2].DATAB
datab[3] => u16[3].DATAB
datab[4] => u16[4].DATAB
datab[5] => u16[5].DATAB
datab[6] => u16[6].DATAB
datab[7] => u16[7].DATAB
datab[8] => u16[8].DATAB
datab[9] => u16[9].DATAB
datab[10] => u16[10].DATAB
datab[11] => u16[11].DATAB
datab[12] => u16[12].DATAB
datab[13] => u16[13].DATAB
datab[14] => u16[14].DATAB
datab[15] => u16[15].DATAB
datab[16] => u16[0].DATAA
datab[17] => u16[1].DATAA
datab[18] => u16[2].DATAA
datab[19] => u16[3].DATAA
datab[20] => u16[4].DATAA
datab[21] => u16[5].DATAA
datab[22] => u16[6].DATAA
datab[23] => u16[7].DATAA
datab[24] => u16[8].DATAA
datab[25] => u16[9].DATAA
datab[26] => u16[10].DATAA
datab[27] => u16[11].DATAA
datab[28] => u16[12].DATAA
datab[29] => u16[13].DATAA
datab[30] => u16[14].DATAA
datab[31] => u16[15].DATAA


|main|Proyecto:u1|gpu:gpu_0|core:u0|u32tof:u13
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
cke => ~NO_FANOUT~
datab[0] => y.IN1
datab[0] => ShiftLeft0.IN37
datab[1] => y.IN1
datab[1] => ShiftLeft0.IN36
datab[1] => shift_calc_aux3.DATAA
datab[2] => y.IN1
datab[2] => shift_calc_aux3.OUTPUTSELECT
datab[2] => ShiftLeft0.IN35
datab[2] => shift_calc_aux3.DATAA
datab[3] => y.IN1
datab[3] => shift_calc_aux3.OUTPUTSELECT
datab[3] => shift_calc_aux3.OUTPUTSELECT
datab[3] => ShiftLeft0.IN34
datab[4] => y.IN1
datab[4] => shift_calc_aux3.OUTPUTSELECT
datab[4] => shift_calc_aux3.OUTPUTSELECT
datab[4] => ShiftLeft0.IN33
datab[4] => shift_calc_aux3.DATAA
datab[5] => y.IN1
datab[5] => shift_calc_aux3.OUTPUTSELECT
datab[5] => shift_calc_aux3.OUTPUTSELECT
datab[5] => shift_calc_aux3.OUTPUTSELECT
datab[5] => ShiftLeft0.IN32
datab[6] => y.IN0
datab[6] => shift_calc_aux3.OUTPUTSELECT
datab[6] => shift_calc_aux3.OUTPUTSELECT
datab[6] => shift_calc_aux3.OUTPUTSELECT
datab[6] => ShiftLeft0.IN31
datab[7] => y.IN1
datab[7] => shift_calc_aux3.OUTPUTSELECT
datab[7] => shift_calc_aux3.OUTPUTSELECT
datab[7] => shift_calc_aux3.OUTPUTSELECT
datab[7] => ShiftLeft0.IN30
datab[8] => y.IN1
datab[8] => ShiftLeft0.IN29
datab[9] => y.IN1
datab[9] => ShiftLeft0.IN28
datab[9] => shift_calc_aux3.DATAA
datab[10] => y.IN1
datab[10] => shift_calc_aux3.OUTPUTSELECT
datab[10] => ShiftLeft0.IN27
datab[10] => shift_calc_aux3.DATAA
datab[11] => y.IN1
datab[11] => shift_calc_aux3.OUTPUTSELECT
datab[11] => shift_calc_aux3.OUTPUTSELECT
datab[11] => ShiftLeft0.IN26
datab[12] => y.IN1
datab[12] => shift_calc_aux3.OUTPUTSELECT
datab[12] => shift_calc_aux3.OUTPUTSELECT
datab[12] => ShiftLeft0.IN25
datab[12] => shift_calc_aux3.DATAA
datab[13] => y.IN1
datab[13] => shift_calc_aux3.OUTPUTSELECT
datab[13] => shift_calc_aux3.OUTPUTSELECT
datab[13] => shift_calc_aux3.OUTPUTSELECT
datab[13] => ShiftLeft0.IN24
datab[14] => y.IN0
datab[14] => shift_calc_aux3.OUTPUTSELECT
datab[14] => shift_calc_aux3.OUTPUTSELECT
datab[14] => shift_calc_aux3.OUTPUTSELECT
datab[14] => ShiftLeft0.IN23
datab[15] => y.IN1
datab[15] => shift_calc_aux3.OUTPUTSELECT
datab[15] => shift_calc_aux3.OUTPUTSELECT
datab[15] => shift_calc_aux3.OUTPUTSELECT
datab[15] => ShiftLeft0.IN22
datab[16] => y.IN1
datab[16] => ShiftLeft0.IN21
datab[17] => y.IN1
datab[17] => ShiftLeft0.IN20
datab[17] => shift_calc_aux3.DATAA
datab[18] => y.IN1
datab[18] => shift_calc_aux3.OUTPUTSELECT
datab[18] => ShiftLeft0.IN19
datab[18] => shift_calc_aux3.DATAA
datab[19] => y.IN1
datab[19] => shift_calc_aux3.OUTPUTSELECT
datab[19] => shift_calc_aux3.OUTPUTSELECT
datab[19] => ShiftLeft0.IN18
datab[20] => y.IN1
datab[20] => shift_calc_aux3.OUTPUTSELECT
datab[20] => shift_calc_aux3.OUTPUTSELECT
datab[20] => ShiftLeft0.IN17
datab[20] => shift_calc_aux3.DATAA
datab[21] => y.IN1
datab[21] => shift_calc_aux3.OUTPUTSELECT
datab[21] => shift_calc_aux3.OUTPUTSELECT
datab[21] => shift_calc_aux3.OUTPUTSELECT
datab[21] => ShiftLeft0.IN16
datab[22] => y.IN0
datab[22] => shift_calc_aux3.OUTPUTSELECT
datab[22] => shift_calc_aux3.OUTPUTSELECT
datab[22] => shift_calc_aux3.OUTPUTSELECT
datab[22] => ShiftLeft0.IN15
datab[23] => y.IN1
datab[23] => shift_calc_aux3.OUTPUTSELECT
datab[23] => shift_calc_aux3.OUTPUTSELECT
datab[23] => shift_calc_aux3.OUTPUTSELECT
datab[23] => ShiftLeft0.IN14
datab[24] => y.IN1
datab[24] => ShiftLeft0.IN13
datab[25] => y.IN1
datab[25] => ShiftLeft0.IN12
datab[25] => shift_calc_aux3.DATAA
datab[26] => y.IN1
datab[26] => shift_calc_aux3.OUTPUTSELECT
datab[26] => ShiftLeft0.IN11
datab[26] => shift_calc_aux3.DATAA
datab[27] => y.IN1
datab[27] => shift_calc_aux3.OUTPUTSELECT
datab[27] => shift_calc_aux3.OUTPUTSELECT
datab[27] => ShiftLeft0.IN10
datab[28] => y.IN1
datab[28] => shift_calc_aux3.OUTPUTSELECT
datab[28] => shift_calc_aux3.OUTPUTSELECT
datab[28] => ShiftLeft0.IN9
datab[28] => shift_calc_aux3.DATAA
datab[29] => y.IN1
datab[29] => shift_calc_aux3.OUTPUTSELECT
datab[29] => shift_calc_aux3.OUTPUTSELECT
datab[29] => shift_calc_aux3.OUTPUTSELECT
datab[29] => ShiftLeft0.IN8
datab[30] => y.IN0
datab[30] => shift_calc_aux3.OUTPUTSELECT
datab[30] => shift_calc_aux3.OUTPUTSELECT
datab[30] => shift_calc_aux3.OUTPUTSELECT
datab[30] => ShiftLeft0.IN7
datab[31] => y.IN1
datab[31] => shift_calc_aux3.OUTPUTSELECT
datab[31] => shift_calc_aux3.OUTPUTSELECT
datab[31] => shift_calc_aux3.OUTPUTSELECT
datab[31] => ShiftLeft0.IN6


|main|Proyecto:u1|gpu:gpu_0|core:u0|portc_tristate_bridge:u14
iaddrc[16][0] => oaddrc[0].DATAIN
iaddrc[16][1] => oaddrc[1].DATAIN
iaddrc[16][2] => oaddrc[2].DATAIN
iaddrc[16][3] => oaddrc[3].DATAIN
iaddrc[16][4] => oaddrc[4].DATAIN
iaddrc[15][0] => oaddrc[0].DATAIN
iaddrc[15][1] => oaddrc[1].DATAIN
iaddrc[15][2] => oaddrc[2].DATAIN
iaddrc[15][3] => oaddrc[3].DATAIN
iaddrc[15][4] => oaddrc[4].DATAIN
iaddrc[14][0] => oaddrc[0].DATAIN
iaddrc[14][1] => oaddrc[1].DATAIN
iaddrc[14][2] => oaddrc[2].DATAIN
iaddrc[14][3] => oaddrc[3].DATAIN
iaddrc[14][4] => oaddrc[4].DATAIN
iaddrc[13][0] => oaddrc[0].DATAIN
iaddrc[13][1] => oaddrc[1].DATAIN
iaddrc[13][2] => oaddrc[2].DATAIN
iaddrc[13][3] => oaddrc[3].DATAIN
iaddrc[13][4] => oaddrc[4].DATAIN
iaddrc[12][0] => oaddrc[0].DATAIN
iaddrc[12][1] => oaddrc[1].DATAIN
iaddrc[12][2] => oaddrc[2].DATAIN
iaddrc[12][3] => oaddrc[3].DATAIN
iaddrc[12][4] => oaddrc[4].DATAIN
iaddrc[11][0] => oaddrc[0].DATAIN
iaddrc[11][1] => oaddrc[1].DATAIN
iaddrc[11][2] => oaddrc[2].DATAIN
iaddrc[11][3] => oaddrc[3].DATAIN
iaddrc[11][4] => oaddrc[4].DATAIN
iaddrc[10][0] => oaddrc[0].DATAIN
iaddrc[10][1] => oaddrc[1].DATAIN
iaddrc[10][2] => oaddrc[2].DATAIN
iaddrc[10][3] => oaddrc[3].DATAIN
iaddrc[10][4] => oaddrc[4].DATAIN
iaddrc[9][0] => oaddrc[0].DATAIN
iaddrc[9][1] => oaddrc[1].DATAIN
iaddrc[9][2] => oaddrc[2].DATAIN
iaddrc[9][3] => oaddrc[3].DATAIN
iaddrc[9][4] => oaddrc[4].DATAIN
iaddrc[8][0] => oaddrc[0].DATAIN
iaddrc[8][1] => oaddrc[1].DATAIN
iaddrc[8][2] => oaddrc[2].DATAIN
iaddrc[8][3] => oaddrc[3].DATAIN
iaddrc[8][4] => oaddrc[4].DATAIN
iaddrc[7][0] => oaddrc[0].DATAIN
iaddrc[7][1] => oaddrc[1].DATAIN
iaddrc[7][2] => oaddrc[2].DATAIN
iaddrc[7][3] => oaddrc[3].DATAIN
iaddrc[7][4] => oaddrc[4].DATAIN
iaddrc[6][0] => oaddrc[0].DATAIN
iaddrc[6][1] => oaddrc[1].DATAIN
iaddrc[6][2] => oaddrc[2].DATAIN
iaddrc[6][3] => oaddrc[3].DATAIN
iaddrc[6][4] => oaddrc[4].DATAIN
iaddrc[5][0] => oaddrc[0].DATAIN
iaddrc[5][1] => oaddrc[1].DATAIN
iaddrc[5][2] => oaddrc[2].DATAIN
iaddrc[5][3] => oaddrc[3].DATAIN
iaddrc[5][4] => oaddrc[4].DATAIN
iaddrc[4][0] => oaddrc[0].DATAIN
iaddrc[4][1] => oaddrc[1].DATAIN
iaddrc[4][2] => oaddrc[2].DATAIN
iaddrc[4][3] => oaddrc[3].DATAIN
iaddrc[4][4] => oaddrc[4].DATAIN
iaddrc[3][0] => oaddrc[0].DATAIN
iaddrc[3][1] => oaddrc[1].DATAIN
iaddrc[3][2] => oaddrc[2].DATAIN
iaddrc[3][3] => oaddrc[3].DATAIN
iaddrc[3][4] => oaddrc[4].DATAIN
iaddrc[2][0] => oaddrc[0].DATAIN
iaddrc[2][1] => oaddrc[1].DATAIN
iaddrc[2][2] => oaddrc[2].DATAIN
iaddrc[2][3] => oaddrc[3].DATAIN
iaddrc[2][4] => oaddrc[4].DATAIN
iaddrc[1][0] => oaddrc[0].DATAIN
iaddrc[1][1] => oaddrc[1].DATAIN
iaddrc[1][2] => oaddrc[2].DATAIN
iaddrc[1][3] => oaddrc[3].DATAIN
iaddrc[1][4] => oaddrc[4].DATAIN
iaddrc[0][0] => oaddrc[0].DATAIN
iaddrc[0][1] => oaddrc[1].DATAIN
iaddrc[0][2] => oaddrc[2].DATAIN
iaddrc[0][3] => oaddrc[3].DATAIN
iaddrc[0][4] => oaddrc[4].DATAIN
iwec[16] => owec_1.IN1
iwec[16] => odatac[0].OE
iwec[16] => odatac[1].OE
iwec[16] => odatac[2].OE
iwec[16] => odatac[3].OE
iwec[16] => odatac[4].OE
iwec[16] => odatac[5].OE
iwec[16] => odatac[6].OE
iwec[16] => odatac[7].OE
iwec[16] => odatac[8].OE
iwec[16] => odatac[9].OE
iwec[16] => odatac[10].OE
iwec[16] => odatac[11].OE
iwec[16] => odatac[12].OE
iwec[16] => odatac[13].OE
iwec[16] => odatac[14].OE
iwec[16] => odatac[15].OE
iwec[16] => odatac[16].OE
iwec[16] => odatac[17].OE
iwec[16] => odatac[18].OE
iwec[16] => odatac[19].OE
iwec[16] => odatac[20].OE
iwec[16] => odatac[21].OE
iwec[16] => odatac[22].OE
iwec[16] => odatac[23].OE
iwec[16] => odatac[24].OE
iwec[16] => odatac[25].OE
iwec[16] => odatac[26].OE
iwec[16] => odatac[27].OE
iwec[16] => odatac[28].OE
iwec[16] => odatac[29].OE
iwec[16] => odatac[30].OE
iwec[16] => odatac[31].OE
iwec[16] => oaddrc[0].OE
iwec[16] => oaddrc[1].OE
iwec[16] => oaddrc[2].OE
iwec[16] => oaddrc[3].OE
iwec[16] => oaddrc[4].OE
iwec[15] => owec_1.IN1
iwec[15] => odatac[0].OE
iwec[15] => odatac[1].OE
iwec[15] => odatac[2].OE
iwec[15] => odatac[3].OE
iwec[15] => odatac[4].OE
iwec[15] => odatac[5].OE
iwec[15] => odatac[6].OE
iwec[15] => odatac[7].OE
iwec[15] => odatac[8].OE
iwec[15] => odatac[9].OE
iwec[15] => odatac[10].OE
iwec[15] => odatac[11].OE
iwec[15] => odatac[12].OE
iwec[15] => odatac[13].OE
iwec[15] => odatac[14].OE
iwec[15] => odatac[15].OE
iwec[15] => odatac[16].OE
iwec[15] => odatac[17].OE
iwec[15] => odatac[18].OE
iwec[15] => odatac[19].OE
iwec[15] => odatac[20].OE
iwec[15] => odatac[21].OE
iwec[15] => odatac[22].OE
iwec[15] => odatac[23].OE
iwec[15] => odatac[24].OE
iwec[15] => odatac[25].OE
iwec[15] => odatac[26].OE
iwec[15] => odatac[27].OE
iwec[15] => odatac[28].OE
iwec[15] => odatac[29].OE
iwec[15] => odatac[30].OE
iwec[15] => odatac[31].OE
iwec[15] => oaddrc[0].OE
iwec[15] => oaddrc[1].OE
iwec[15] => oaddrc[2].OE
iwec[15] => oaddrc[3].OE
iwec[15] => oaddrc[4].OE
iwec[14] => owec_1.IN1
iwec[14] => odatac[0].OE
iwec[14] => odatac[1].OE
iwec[14] => odatac[2].OE
iwec[14] => odatac[3].OE
iwec[14] => odatac[4].OE
iwec[14] => odatac[5].OE
iwec[14] => odatac[6].OE
iwec[14] => odatac[7].OE
iwec[14] => odatac[8].OE
iwec[14] => odatac[9].OE
iwec[14] => odatac[10].OE
iwec[14] => odatac[11].OE
iwec[14] => odatac[12].OE
iwec[14] => odatac[13].OE
iwec[14] => odatac[14].OE
iwec[14] => odatac[15].OE
iwec[14] => odatac[16].OE
iwec[14] => odatac[17].OE
iwec[14] => odatac[18].OE
iwec[14] => odatac[19].OE
iwec[14] => odatac[20].OE
iwec[14] => odatac[21].OE
iwec[14] => odatac[22].OE
iwec[14] => odatac[23].OE
iwec[14] => odatac[24].OE
iwec[14] => odatac[25].OE
iwec[14] => odatac[26].OE
iwec[14] => odatac[27].OE
iwec[14] => odatac[28].OE
iwec[14] => odatac[29].OE
iwec[14] => odatac[30].OE
iwec[14] => odatac[31].OE
iwec[14] => oaddrc[0].OE
iwec[14] => oaddrc[1].OE
iwec[14] => oaddrc[2].OE
iwec[14] => oaddrc[3].OE
iwec[14] => oaddrc[4].OE
iwec[13] => owec_1.IN1
iwec[13] => odatac[0].OE
iwec[13] => odatac[1].OE
iwec[13] => odatac[2].OE
iwec[13] => odatac[3].OE
iwec[13] => odatac[4].OE
iwec[13] => odatac[5].OE
iwec[13] => odatac[6].OE
iwec[13] => odatac[7].OE
iwec[13] => odatac[8].OE
iwec[13] => odatac[9].OE
iwec[13] => odatac[10].OE
iwec[13] => odatac[11].OE
iwec[13] => odatac[12].OE
iwec[13] => odatac[13].OE
iwec[13] => odatac[14].OE
iwec[13] => odatac[15].OE
iwec[13] => odatac[16].OE
iwec[13] => odatac[17].OE
iwec[13] => odatac[18].OE
iwec[13] => odatac[19].OE
iwec[13] => odatac[20].OE
iwec[13] => odatac[21].OE
iwec[13] => odatac[22].OE
iwec[13] => odatac[23].OE
iwec[13] => odatac[24].OE
iwec[13] => odatac[25].OE
iwec[13] => odatac[26].OE
iwec[13] => odatac[27].OE
iwec[13] => odatac[28].OE
iwec[13] => odatac[29].OE
iwec[13] => odatac[30].OE
iwec[13] => odatac[31].OE
iwec[13] => oaddrc[0].OE
iwec[13] => oaddrc[1].OE
iwec[13] => oaddrc[2].OE
iwec[13] => oaddrc[3].OE
iwec[13] => oaddrc[4].OE
iwec[12] => owec_1.IN1
iwec[12] => odatac[0].OE
iwec[12] => odatac[1].OE
iwec[12] => odatac[2].OE
iwec[12] => odatac[3].OE
iwec[12] => odatac[4].OE
iwec[12] => odatac[5].OE
iwec[12] => odatac[6].OE
iwec[12] => odatac[7].OE
iwec[12] => odatac[8].OE
iwec[12] => odatac[9].OE
iwec[12] => odatac[10].OE
iwec[12] => odatac[11].OE
iwec[12] => odatac[12].OE
iwec[12] => odatac[13].OE
iwec[12] => odatac[14].OE
iwec[12] => odatac[15].OE
iwec[12] => odatac[16].OE
iwec[12] => odatac[17].OE
iwec[12] => odatac[18].OE
iwec[12] => odatac[19].OE
iwec[12] => odatac[20].OE
iwec[12] => odatac[21].OE
iwec[12] => odatac[22].OE
iwec[12] => odatac[23].OE
iwec[12] => odatac[24].OE
iwec[12] => odatac[25].OE
iwec[12] => odatac[26].OE
iwec[12] => odatac[27].OE
iwec[12] => odatac[28].OE
iwec[12] => odatac[29].OE
iwec[12] => odatac[30].OE
iwec[12] => odatac[31].OE
iwec[12] => oaddrc[0].OE
iwec[12] => oaddrc[1].OE
iwec[12] => oaddrc[2].OE
iwec[12] => oaddrc[3].OE
iwec[12] => oaddrc[4].OE
iwec[11] => owec_1.IN1
iwec[11] => odatac[0].OE
iwec[11] => odatac[1].OE
iwec[11] => odatac[2].OE
iwec[11] => odatac[3].OE
iwec[11] => odatac[4].OE
iwec[11] => odatac[5].OE
iwec[11] => odatac[6].OE
iwec[11] => odatac[7].OE
iwec[11] => odatac[8].OE
iwec[11] => odatac[9].OE
iwec[11] => odatac[10].OE
iwec[11] => odatac[11].OE
iwec[11] => odatac[12].OE
iwec[11] => odatac[13].OE
iwec[11] => odatac[14].OE
iwec[11] => odatac[15].OE
iwec[11] => odatac[16].OE
iwec[11] => odatac[17].OE
iwec[11] => odatac[18].OE
iwec[11] => odatac[19].OE
iwec[11] => odatac[20].OE
iwec[11] => odatac[21].OE
iwec[11] => odatac[22].OE
iwec[11] => odatac[23].OE
iwec[11] => odatac[24].OE
iwec[11] => odatac[25].OE
iwec[11] => odatac[26].OE
iwec[11] => odatac[27].OE
iwec[11] => odatac[28].OE
iwec[11] => odatac[29].OE
iwec[11] => odatac[30].OE
iwec[11] => odatac[31].OE
iwec[11] => oaddrc[0].OE
iwec[11] => oaddrc[1].OE
iwec[11] => oaddrc[2].OE
iwec[11] => oaddrc[3].OE
iwec[11] => oaddrc[4].OE
iwec[10] => owec_1.IN1
iwec[10] => odatac[0].OE
iwec[10] => odatac[1].OE
iwec[10] => odatac[2].OE
iwec[10] => odatac[3].OE
iwec[10] => odatac[4].OE
iwec[10] => odatac[5].OE
iwec[10] => odatac[6].OE
iwec[10] => odatac[7].OE
iwec[10] => odatac[8].OE
iwec[10] => odatac[9].OE
iwec[10] => odatac[10].OE
iwec[10] => odatac[11].OE
iwec[10] => odatac[12].OE
iwec[10] => odatac[13].OE
iwec[10] => odatac[14].OE
iwec[10] => odatac[15].OE
iwec[10] => odatac[16].OE
iwec[10] => odatac[17].OE
iwec[10] => odatac[18].OE
iwec[10] => odatac[19].OE
iwec[10] => odatac[20].OE
iwec[10] => odatac[21].OE
iwec[10] => odatac[22].OE
iwec[10] => odatac[23].OE
iwec[10] => odatac[24].OE
iwec[10] => odatac[25].OE
iwec[10] => odatac[26].OE
iwec[10] => odatac[27].OE
iwec[10] => odatac[28].OE
iwec[10] => odatac[29].OE
iwec[10] => odatac[30].OE
iwec[10] => odatac[31].OE
iwec[10] => oaddrc[0].OE
iwec[10] => oaddrc[1].OE
iwec[10] => oaddrc[2].OE
iwec[10] => oaddrc[3].OE
iwec[10] => oaddrc[4].OE
iwec[9] => owec_1.IN1
iwec[9] => odatac[0].OE
iwec[9] => odatac[1].OE
iwec[9] => odatac[2].OE
iwec[9] => odatac[3].OE
iwec[9] => odatac[4].OE
iwec[9] => odatac[5].OE
iwec[9] => odatac[6].OE
iwec[9] => odatac[7].OE
iwec[9] => odatac[8].OE
iwec[9] => odatac[9].OE
iwec[9] => odatac[10].OE
iwec[9] => odatac[11].OE
iwec[9] => odatac[12].OE
iwec[9] => odatac[13].OE
iwec[9] => odatac[14].OE
iwec[9] => odatac[15].OE
iwec[9] => odatac[16].OE
iwec[9] => odatac[17].OE
iwec[9] => odatac[18].OE
iwec[9] => odatac[19].OE
iwec[9] => odatac[20].OE
iwec[9] => odatac[21].OE
iwec[9] => odatac[22].OE
iwec[9] => odatac[23].OE
iwec[9] => odatac[24].OE
iwec[9] => odatac[25].OE
iwec[9] => odatac[26].OE
iwec[9] => odatac[27].OE
iwec[9] => odatac[28].OE
iwec[9] => odatac[29].OE
iwec[9] => odatac[30].OE
iwec[9] => odatac[31].OE
iwec[9] => oaddrc[0].OE
iwec[9] => oaddrc[1].OE
iwec[9] => oaddrc[2].OE
iwec[9] => oaddrc[3].OE
iwec[9] => oaddrc[4].OE
iwec[8] => owec_1.IN1
iwec[8] => odatac[0].OE
iwec[8] => odatac[1].OE
iwec[8] => odatac[2].OE
iwec[8] => odatac[3].OE
iwec[8] => odatac[4].OE
iwec[8] => odatac[5].OE
iwec[8] => odatac[6].OE
iwec[8] => odatac[7].OE
iwec[8] => odatac[8].OE
iwec[8] => odatac[9].OE
iwec[8] => odatac[10].OE
iwec[8] => odatac[11].OE
iwec[8] => odatac[12].OE
iwec[8] => odatac[13].OE
iwec[8] => odatac[14].OE
iwec[8] => odatac[15].OE
iwec[8] => odatac[16].OE
iwec[8] => odatac[17].OE
iwec[8] => odatac[18].OE
iwec[8] => odatac[19].OE
iwec[8] => odatac[20].OE
iwec[8] => odatac[21].OE
iwec[8] => odatac[22].OE
iwec[8] => odatac[23].OE
iwec[8] => odatac[24].OE
iwec[8] => odatac[25].OE
iwec[8] => odatac[26].OE
iwec[8] => odatac[27].OE
iwec[8] => odatac[28].OE
iwec[8] => odatac[29].OE
iwec[8] => odatac[30].OE
iwec[8] => odatac[31].OE
iwec[8] => oaddrc[0].OE
iwec[8] => oaddrc[1].OE
iwec[8] => oaddrc[2].OE
iwec[8] => oaddrc[3].OE
iwec[8] => oaddrc[4].OE
iwec[7] => owec_1.IN1
iwec[7] => odatac[0].OE
iwec[7] => odatac[1].OE
iwec[7] => odatac[2].OE
iwec[7] => odatac[3].OE
iwec[7] => odatac[4].OE
iwec[7] => odatac[5].OE
iwec[7] => odatac[6].OE
iwec[7] => odatac[7].OE
iwec[7] => odatac[8].OE
iwec[7] => odatac[9].OE
iwec[7] => odatac[10].OE
iwec[7] => odatac[11].OE
iwec[7] => odatac[12].OE
iwec[7] => odatac[13].OE
iwec[7] => odatac[14].OE
iwec[7] => odatac[15].OE
iwec[7] => odatac[16].OE
iwec[7] => odatac[17].OE
iwec[7] => odatac[18].OE
iwec[7] => odatac[19].OE
iwec[7] => odatac[20].OE
iwec[7] => odatac[21].OE
iwec[7] => odatac[22].OE
iwec[7] => odatac[23].OE
iwec[7] => odatac[24].OE
iwec[7] => odatac[25].OE
iwec[7] => odatac[26].OE
iwec[7] => odatac[27].OE
iwec[7] => odatac[28].OE
iwec[7] => odatac[29].OE
iwec[7] => odatac[30].OE
iwec[7] => odatac[31].OE
iwec[7] => oaddrc[0].OE
iwec[7] => oaddrc[1].OE
iwec[7] => oaddrc[2].OE
iwec[7] => oaddrc[3].OE
iwec[7] => oaddrc[4].OE
iwec[6] => owec_1.IN1
iwec[6] => odatac[0].OE
iwec[6] => odatac[1].OE
iwec[6] => odatac[2].OE
iwec[6] => odatac[3].OE
iwec[6] => odatac[4].OE
iwec[6] => odatac[5].OE
iwec[6] => odatac[6].OE
iwec[6] => odatac[7].OE
iwec[6] => odatac[8].OE
iwec[6] => odatac[9].OE
iwec[6] => odatac[10].OE
iwec[6] => odatac[11].OE
iwec[6] => odatac[12].OE
iwec[6] => odatac[13].OE
iwec[6] => odatac[14].OE
iwec[6] => odatac[15].OE
iwec[6] => odatac[16].OE
iwec[6] => odatac[17].OE
iwec[6] => odatac[18].OE
iwec[6] => odatac[19].OE
iwec[6] => odatac[20].OE
iwec[6] => odatac[21].OE
iwec[6] => odatac[22].OE
iwec[6] => odatac[23].OE
iwec[6] => odatac[24].OE
iwec[6] => odatac[25].OE
iwec[6] => odatac[26].OE
iwec[6] => odatac[27].OE
iwec[6] => odatac[28].OE
iwec[6] => odatac[29].OE
iwec[6] => odatac[30].OE
iwec[6] => odatac[31].OE
iwec[6] => oaddrc[0].OE
iwec[6] => oaddrc[1].OE
iwec[6] => oaddrc[2].OE
iwec[6] => oaddrc[3].OE
iwec[6] => oaddrc[4].OE
iwec[5] => owec_1.IN1
iwec[5] => odatac[0].OE
iwec[5] => odatac[1].OE
iwec[5] => odatac[2].OE
iwec[5] => odatac[3].OE
iwec[5] => odatac[4].OE
iwec[5] => odatac[5].OE
iwec[5] => odatac[6].OE
iwec[5] => odatac[7].OE
iwec[5] => odatac[8].OE
iwec[5] => odatac[9].OE
iwec[5] => odatac[10].OE
iwec[5] => odatac[11].OE
iwec[5] => odatac[12].OE
iwec[5] => odatac[13].OE
iwec[5] => odatac[14].OE
iwec[5] => odatac[15].OE
iwec[5] => odatac[16].OE
iwec[5] => odatac[17].OE
iwec[5] => odatac[18].OE
iwec[5] => odatac[19].OE
iwec[5] => odatac[20].OE
iwec[5] => odatac[21].OE
iwec[5] => odatac[22].OE
iwec[5] => odatac[23].OE
iwec[5] => odatac[24].OE
iwec[5] => odatac[25].OE
iwec[5] => odatac[26].OE
iwec[5] => odatac[27].OE
iwec[5] => odatac[28].OE
iwec[5] => odatac[29].OE
iwec[5] => odatac[30].OE
iwec[5] => odatac[31].OE
iwec[5] => oaddrc[0].OE
iwec[5] => oaddrc[1].OE
iwec[5] => oaddrc[2].OE
iwec[5] => oaddrc[3].OE
iwec[5] => oaddrc[4].OE
iwec[4] => owec_1.IN1
iwec[4] => odatac[0].OE
iwec[4] => odatac[1].OE
iwec[4] => odatac[2].OE
iwec[4] => odatac[3].OE
iwec[4] => odatac[4].OE
iwec[4] => odatac[5].OE
iwec[4] => odatac[6].OE
iwec[4] => odatac[7].OE
iwec[4] => odatac[8].OE
iwec[4] => odatac[9].OE
iwec[4] => odatac[10].OE
iwec[4] => odatac[11].OE
iwec[4] => odatac[12].OE
iwec[4] => odatac[13].OE
iwec[4] => odatac[14].OE
iwec[4] => odatac[15].OE
iwec[4] => odatac[16].OE
iwec[4] => odatac[17].OE
iwec[4] => odatac[18].OE
iwec[4] => odatac[19].OE
iwec[4] => odatac[20].OE
iwec[4] => odatac[21].OE
iwec[4] => odatac[22].OE
iwec[4] => odatac[23].OE
iwec[4] => odatac[24].OE
iwec[4] => odatac[25].OE
iwec[4] => odatac[26].OE
iwec[4] => odatac[27].OE
iwec[4] => odatac[28].OE
iwec[4] => odatac[29].OE
iwec[4] => odatac[30].OE
iwec[4] => odatac[31].OE
iwec[4] => oaddrc[0].OE
iwec[4] => oaddrc[1].OE
iwec[4] => oaddrc[2].OE
iwec[4] => oaddrc[3].OE
iwec[4] => oaddrc[4].OE
iwec[3] => owec_1.IN1
iwec[3] => odatac[0].OE
iwec[3] => odatac[1].OE
iwec[3] => odatac[2].OE
iwec[3] => odatac[3].OE
iwec[3] => odatac[4].OE
iwec[3] => odatac[5].OE
iwec[3] => odatac[6].OE
iwec[3] => odatac[7].OE
iwec[3] => odatac[8].OE
iwec[3] => odatac[9].OE
iwec[3] => odatac[10].OE
iwec[3] => odatac[11].OE
iwec[3] => odatac[12].OE
iwec[3] => odatac[13].OE
iwec[3] => odatac[14].OE
iwec[3] => odatac[15].OE
iwec[3] => odatac[16].OE
iwec[3] => odatac[17].OE
iwec[3] => odatac[18].OE
iwec[3] => odatac[19].OE
iwec[3] => odatac[20].OE
iwec[3] => odatac[21].OE
iwec[3] => odatac[22].OE
iwec[3] => odatac[23].OE
iwec[3] => odatac[24].OE
iwec[3] => odatac[25].OE
iwec[3] => odatac[26].OE
iwec[3] => odatac[27].OE
iwec[3] => odatac[28].OE
iwec[3] => odatac[29].OE
iwec[3] => odatac[30].OE
iwec[3] => odatac[31].OE
iwec[3] => oaddrc[0].OE
iwec[3] => oaddrc[1].OE
iwec[3] => oaddrc[2].OE
iwec[3] => oaddrc[3].OE
iwec[3] => oaddrc[4].OE
iwec[2] => owec_1.IN1
iwec[2] => odatac[0].OE
iwec[2] => odatac[1].OE
iwec[2] => odatac[2].OE
iwec[2] => odatac[3].OE
iwec[2] => odatac[4].OE
iwec[2] => odatac[5].OE
iwec[2] => odatac[6].OE
iwec[2] => odatac[7].OE
iwec[2] => odatac[8].OE
iwec[2] => odatac[9].OE
iwec[2] => odatac[10].OE
iwec[2] => odatac[11].OE
iwec[2] => odatac[12].OE
iwec[2] => odatac[13].OE
iwec[2] => odatac[14].OE
iwec[2] => odatac[15].OE
iwec[2] => odatac[16].OE
iwec[2] => odatac[17].OE
iwec[2] => odatac[18].OE
iwec[2] => odatac[19].OE
iwec[2] => odatac[20].OE
iwec[2] => odatac[21].OE
iwec[2] => odatac[22].OE
iwec[2] => odatac[23].OE
iwec[2] => odatac[24].OE
iwec[2] => odatac[25].OE
iwec[2] => odatac[26].OE
iwec[2] => odatac[27].OE
iwec[2] => odatac[28].OE
iwec[2] => odatac[29].OE
iwec[2] => odatac[30].OE
iwec[2] => odatac[31].OE
iwec[2] => oaddrc[0].OE
iwec[2] => oaddrc[1].OE
iwec[2] => oaddrc[2].OE
iwec[2] => oaddrc[3].OE
iwec[2] => oaddrc[4].OE
iwec[1] => owec_1.IN0
iwec[1] => odatac[0].OE
iwec[1] => odatac[1].OE
iwec[1] => odatac[2].OE
iwec[1] => odatac[3].OE
iwec[1] => odatac[4].OE
iwec[1] => odatac[5].OE
iwec[1] => odatac[6].OE
iwec[1] => odatac[7].OE
iwec[1] => odatac[8].OE
iwec[1] => odatac[9].OE
iwec[1] => odatac[10].OE
iwec[1] => odatac[11].OE
iwec[1] => odatac[12].OE
iwec[1] => odatac[13].OE
iwec[1] => odatac[14].OE
iwec[1] => odatac[15].OE
iwec[1] => odatac[16].OE
iwec[1] => odatac[17].OE
iwec[1] => odatac[18].OE
iwec[1] => odatac[19].OE
iwec[1] => odatac[20].OE
iwec[1] => odatac[21].OE
iwec[1] => odatac[22].OE
iwec[1] => odatac[23].OE
iwec[1] => odatac[24].OE
iwec[1] => odatac[25].OE
iwec[1] => odatac[26].OE
iwec[1] => odatac[27].OE
iwec[1] => odatac[28].OE
iwec[1] => odatac[29].OE
iwec[1] => odatac[30].OE
iwec[1] => odatac[31].OE
iwec[1] => oaddrc[0].OE
iwec[1] => oaddrc[1].OE
iwec[1] => oaddrc[2].OE
iwec[1] => oaddrc[3].OE
iwec[1] => oaddrc[4].OE
iwec[0] => owec_1.IN1
iwec[0] => odatac[0].OE
iwec[0] => odatac[1].OE
iwec[0] => odatac[2].OE
iwec[0] => odatac[3].OE
iwec[0] => odatac[4].OE
iwec[0] => odatac[5].OE
iwec[0] => odatac[6].OE
iwec[0] => odatac[7].OE
iwec[0] => odatac[8].OE
iwec[0] => odatac[9].OE
iwec[0] => odatac[10].OE
iwec[0] => odatac[11].OE
iwec[0] => odatac[12].OE
iwec[0] => odatac[13].OE
iwec[0] => odatac[14].OE
iwec[0] => odatac[15].OE
iwec[0] => odatac[16].OE
iwec[0] => odatac[17].OE
iwec[0] => odatac[18].OE
iwec[0] => odatac[19].OE
iwec[0] => odatac[20].OE
iwec[0] => odatac[21].OE
iwec[0] => odatac[22].OE
iwec[0] => odatac[23].OE
iwec[0] => odatac[24].OE
iwec[0] => odatac[25].OE
iwec[0] => odatac[26].OE
iwec[0] => odatac[27].OE
iwec[0] => odatac[28].OE
iwec[0] => odatac[29].OE
iwec[0] => odatac[30].OE
iwec[0] => odatac[31].OE
iwec[0] => oaddrc[0].OE
iwec[0] => oaddrc[1].OE
iwec[0] => oaddrc[2].OE
iwec[0] => oaddrc[3].OE
iwec[0] => oaddrc[4].OE
idatac[16][0] => odatac[0].DATAIN
idatac[16][1] => odatac[1].DATAIN
idatac[16][2] => odatac[2].DATAIN
idatac[16][3] => odatac[3].DATAIN
idatac[16][4] => odatac[4].DATAIN
idatac[16][5] => odatac[5].DATAIN
idatac[16][6] => odatac[6].DATAIN
idatac[16][7] => odatac[7].DATAIN
idatac[16][8] => odatac[8].DATAIN
idatac[16][9] => odatac[9].DATAIN
idatac[16][10] => odatac[10].DATAIN
idatac[16][11] => odatac[11].DATAIN
idatac[16][12] => odatac[12].DATAIN
idatac[16][13] => odatac[13].DATAIN
idatac[16][14] => odatac[14].DATAIN
idatac[16][15] => odatac[15].DATAIN
idatac[16][16] => odatac[16].DATAIN
idatac[16][17] => odatac[17].DATAIN
idatac[16][18] => odatac[18].DATAIN
idatac[16][19] => odatac[19].DATAIN
idatac[16][20] => odatac[20].DATAIN
idatac[16][21] => odatac[21].DATAIN
idatac[16][22] => odatac[22].DATAIN
idatac[16][23] => odatac[23].DATAIN
idatac[16][24] => odatac[24].DATAIN
idatac[16][25] => odatac[25].DATAIN
idatac[16][26] => odatac[26].DATAIN
idatac[16][27] => odatac[27].DATAIN
idatac[16][28] => odatac[28].DATAIN
idatac[16][29] => odatac[29].DATAIN
idatac[16][30] => odatac[30].DATAIN
idatac[16][31] => odatac[31].DATAIN
idatac[15][0] => odatac[0].DATAIN
idatac[15][1] => odatac[1].DATAIN
idatac[15][2] => odatac[2].DATAIN
idatac[15][3] => odatac[3].DATAIN
idatac[15][4] => odatac[4].DATAIN
idatac[15][5] => odatac[5].DATAIN
idatac[15][6] => odatac[6].DATAIN
idatac[15][7] => odatac[7].DATAIN
idatac[15][8] => odatac[8].DATAIN
idatac[15][9] => odatac[9].DATAIN
idatac[15][10] => odatac[10].DATAIN
idatac[15][11] => odatac[11].DATAIN
idatac[15][12] => odatac[12].DATAIN
idatac[15][13] => odatac[13].DATAIN
idatac[15][14] => odatac[14].DATAIN
idatac[15][15] => odatac[15].DATAIN
idatac[15][16] => odatac[16].DATAIN
idatac[15][17] => odatac[17].DATAIN
idatac[15][18] => odatac[18].DATAIN
idatac[15][19] => odatac[19].DATAIN
idatac[15][20] => odatac[20].DATAIN
idatac[15][21] => odatac[21].DATAIN
idatac[15][22] => odatac[22].DATAIN
idatac[15][23] => odatac[23].DATAIN
idatac[15][24] => odatac[24].DATAIN
idatac[15][25] => odatac[25].DATAIN
idatac[15][26] => odatac[26].DATAIN
idatac[15][27] => odatac[27].DATAIN
idatac[15][28] => odatac[28].DATAIN
idatac[15][29] => odatac[29].DATAIN
idatac[15][30] => odatac[30].DATAIN
idatac[15][31] => odatac[31].DATAIN
idatac[14][0] => odatac[0].DATAIN
idatac[14][1] => odatac[1].DATAIN
idatac[14][2] => odatac[2].DATAIN
idatac[14][3] => odatac[3].DATAIN
idatac[14][4] => odatac[4].DATAIN
idatac[14][5] => odatac[5].DATAIN
idatac[14][6] => odatac[6].DATAIN
idatac[14][7] => odatac[7].DATAIN
idatac[14][8] => odatac[8].DATAIN
idatac[14][9] => odatac[9].DATAIN
idatac[14][10] => odatac[10].DATAIN
idatac[14][11] => odatac[11].DATAIN
idatac[14][12] => odatac[12].DATAIN
idatac[14][13] => odatac[13].DATAIN
idatac[14][14] => odatac[14].DATAIN
idatac[14][15] => odatac[15].DATAIN
idatac[14][16] => odatac[16].DATAIN
idatac[14][17] => odatac[17].DATAIN
idatac[14][18] => odatac[18].DATAIN
idatac[14][19] => odatac[19].DATAIN
idatac[14][20] => odatac[20].DATAIN
idatac[14][21] => odatac[21].DATAIN
idatac[14][22] => odatac[22].DATAIN
idatac[14][23] => odatac[23].DATAIN
idatac[14][24] => odatac[24].DATAIN
idatac[14][25] => odatac[25].DATAIN
idatac[14][26] => odatac[26].DATAIN
idatac[14][27] => odatac[27].DATAIN
idatac[14][28] => odatac[28].DATAIN
idatac[14][29] => odatac[29].DATAIN
idatac[14][30] => odatac[30].DATAIN
idatac[14][31] => odatac[31].DATAIN
idatac[13][0] => odatac[0].DATAIN
idatac[13][1] => odatac[1].DATAIN
idatac[13][2] => odatac[2].DATAIN
idatac[13][3] => odatac[3].DATAIN
idatac[13][4] => odatac[4].DATAIN
idatac[13][5] => odatac[5].DATAIN
idatac[13][6] => odatac[6].DATAIN
idatac[13][7] => odatac[7].DATAIN
idatac[13][8] => odatac[8].DATAIN
idatac[13][9] => odatac[9].DATAIN
idatac[13][10] => odatac[10].DATAIN
idatac[13][11] => odatac[11].DATAIN
idatac[13][12] => odatac[12].DATAIN
idatac[13][13] => odatac[13].DATAIN
idatac[13][14] => odatac[14].DATAIN
idatac[13][15] => odatac[15].DATAIN
idatac[13][16] => odatac[16].DATAIN
idatac[13][17] => odatac[17].DATAIN
idatac[13][18] => odatac[18].DATAIN
idatac[13][19] => odatac[19].DATAIN
idatac[13][20] => odatac[20].DATAIN
idatac[13][21] => odatac[21].DATAIN
idatac[13][22] => odatac[22].DATAIN
idatac[13][23] => odatac[23].DATAIN
idatac[13][24] => odatac[24].DATAIN
idatac[13][25] => odatac[25].DATAIN
idatac[13][26] => odatac[26].DATAIN
idatac[13][27] => odatac[27].DATAIN
idatac[13][28] => odatac[28].DATAIN
idatac[13][29] => odatac[29].DATAIN
idatac[13][30] => odatac[30].DATAIN
idatac[13][31] => odatac[31].DATAIN
idatac[12][0] => odatac[0].DATAIN
idatac[12][1] => odatac[1].DATAIN
idatac[12][2] => odatac[2].DATAIN
idatac[12][3] => odatac[3].DATAIN
idatac[12][4] => odatac[4].DATAIN
idatac[12][5] => odatac[5].DATAIN
idatac[12][6] => odatac[6].DATAIN
idatac[12][7] => odatac[7].DATAIN
idatac[12][8] => odatac[8].DATAIN
idatac[12][9] => odatac[9].DATAIN
idatac[12][10] => odatac[10].DATAIN
idatac[12][11] => odatac[11].DATAIN
idatac[12][12] => odatac[12].DATAIN
idatac[12][13] => odatac[13].DATAIN
idatac[12][14] => odatac[14].DATAIN
idatac[12][15] => odatac[15].DATAIN
idatac[12][16] => odatac[16].DATAIN
idatac[12][17] => odatac[17].DATAIN
idatac[12][18] => odatac[18].DATAIN
idatac[12][19] => odatac[19].DATAIN
idatac[12][20] => odatac[20].DATAIN
idatac[12][21] => odatac[21].DATAIN
idatac[12][22] => odatac[22].DATAIN
idatac[12][23] => odatac[23].DATAIN
idatac[12][24] => odatac[24].DATAIN
idatac[12][25] => odatac[25].DATAIN
idatac[12][26] => odatac[26].DATAIN
idatac[12][27] => odatac[27].DATAIN
idatac[12][28] => odatac[28].DATAIN
idatac[12][29] => odatac[29].DATAIN
idatac[12][30] => odatac[30].DATAIN
idatac[12][31] => odatac[31].DATAIN
idatac[11][0] => odatac[0].DATAIN
idatac[11][1] => odatac[1].DATAIN
idatac[11][2] => odatac[2].DATAIN
idatac[11][3] => odatac[3].DATAIN
idatac[11][4] => odatac[4].DATAIN
idatac[11][5] => odatac[5].DATAIN
idatac[11][6] => odatac[6].DATAIN
idatac[11][7] => odatac[7].DATAIN
idatac[11][8] => odatac[8].DATAIN
idatac[11][9] => odatac[9].DATAIN
idatac[11][10] => odatac[10].DATAIN
idatac[11][11] => odatac[11].DATAIN
idatac[11][12] => odatac[12].DATAIN
idatac[11][13] => odatac[13].DATAIN
idatac[11][14] => odatac[14].DATAIN
idatac[11][15] => odatac[15].DATAIN
idatac[11][16] => odatac[16].DATAIN
idatac[11][17] => odatac[17].DATAIN
idatac[11][18] => odatac[18].DATAIN
idatac[11][19] => odatac[19].DATAIN
idatac[11][20] => odatac[20].DATAIN
idatac[11][21] => odatac[21].DATAIN
idatac[11][22] => odatac[22].DATAIN
idatac[11][23] => odatac[23].DATAIN
idatac[11][24] => odatac[24].DATAIN
idatac[11][25] => odatac[25].DATAIN
idatac[11][26] => odatac[26].DATAIN
idatac[11][27] => odatac[27].DATAIN
idatac[11][28] => odatac[28].DATAIN
idatac[11][29] => odatac[29].DATAIN
idatac[11][30] => odatac[30].DATAIN
idatac[11][31] => odatac[31].DATAIN
idatac[10][0] => odatac[0].DATAIN
idatac[10][1] => odatac[1].DATAIN
idatac[10][2] => odatac[2].DATAIN
idatac[10][3] => odatac[3].DATAIN
idatac[10][4] => odatac[4].DATAIN
idatac[10][5] => odatac[5].DATAIN
idatac[10][6] => odatac[6].DATAIN
idatac[10][7] => odatac[7].DATAIN
idatac[10][8] => odatac[8].DATAIN
idatac[10][9] => odatac[9].DATAIN
idatac[10][10] => odatac[10].DATAIN
idatac[10][11] => odatac[11].DATAIN
idatac[10][12] => odatac[12].DATAIN
idatac[10][13] => odatac[13].DATAIN
idatac[10][14] => odatac[14].DATAIN
idatac[10][15] => odatac[15].DATAIN
idatac[10][16] => odatac[16].DATAIN
idatac[10][17] => odatac[17].DATAIN
idatac[10][18] => odatac[18].DATAIN
idatac[10][19] => odatac[19].DATAIN
idatac[10][20] => odatac[20].DATAIN
idatac[10][21] => odatac[21].DATAIN
idatac[10][22] => odatac[22].DATAIN
idatac[10][23] => odatac[23].DATAIN
idatac[10][24] => odatac[24].DATAIN
idatac[10][25] => odatac[25].DATAIN
idatac[10][26] => odatac[26].DATAIN
idatac[10][27] => odatac[27].DATAIN
idatac[10][28] => odatac[28].DATAIN
idatac[10][29] => odatac[29].DATAIN
idatac[10][30] => odatac[30].DATAIN
idatac[10][31] => odatac[31].DATAIN
idatac[9][0] => odatac[0].DATAIN
idatac[9][1] => odatac[1].DATAIN
idatac[9][2] => odatac[2].DATAIN
idatac[9][3] => odatac[3].DATAIN
idatac[9][4] => odatac[4].DATAIN
idatac[9][5] => odatac[5].DATAIN
idatac[9][6] => odatac[6].DATAIN
idatac[9][7] => odatac[7].DATAIN
idatac[9][8] => odatac[8].DATAIN
idatac[9][9] => odatac[9].DATAIN
idatac[9][10] => odatac[10].DATAIN
idatac[9][11] => odatac[11].DATAIN
idatac[9][12] => odatac[12].DATAIN
idatac[9][13] => odatac[13].DATAIN
idatac[9][14] => odatac[14].DATAIN
idatac[9][15] => odatac[15].DATAIN
idatac[9][16] => odatac[16].DATAIN
idatac[9][17] => odatac[17].DATAIN
idatac[9][18] => odatac[18].DATAIN
idatac[9][19] => odatac[19].DATAIN
idatac[9][20] => odatac[20].DATAIN
idatac[9][21] => odatac[21].DATAIN
idatac[9][22] => odatac[22].DATAIN
idatac[9][23] => odatac[23].DATAIN
idatac[9][24] => odatac[24].DATAIN
idatac[9][25] => odatac[25].DATAIN
idatac[9][26] => odatac[26].DATAIN
idatac[9][27] => odatac[27].DATAIN
idatac[9][28] => odatac[28].DATAIN
idatac[9][29] => odatac[29].DATAIN
idatac[9][30] => odatac[30].DATAIN
idatac[9][31] => odatac[31].DATAIN
idatac[8][0] => odatac[0].DATAIN
idatac[8][1] => odatac[1].DATAIN
idatac[8][2] => odatac[2].DATAIN
idatac[8][3] => odatac[3].DATAIN
idatac[8][4] => odatac[4].DATAIN
idatac[8][5] => odatac[5].DATAIN
idatac[8][6] => odatac[6].DATAIN
idatac[8][7] => odatac[7].DATAIN
idatac[8][8] => odatac[8].DATAIN
idatac[8][9] => odatac[9].DATAIN
idatac[8][10] => odatac[10].DATAIN
idatac[8][11] => odatac[11].DATAIN
idatac[8][12] => odatac[12].DATAIN
idatac[8][13] => odatac[13].DATAIN
idatac[8][14] => odatac[14].DATAIN
idatac[8][15] => odatac[15].DATAIN
idatac[8][16] => odatac[16].DATAIN
idatac[8][17] => odatac[17].DATAIN
idatac[8][18] => odatac[18].DATAIN
idatac[8][19] => odatac[19].DATAIN
idatac[8][20] => odatac[20].DATAIN
idatac[8][21] => odatac[21].DATAIN
idatac[8][22] => odatac[22].DATAIN
idatac[8][23] => odatac[23].DATAIN
idatac[8][24] => odatac[24].DATAIN
idatac[8][25] => odatac[25].DATAIN
idatac[8][26] => odatac[26].DATAIN
idatac[8][27] => odatac[27].DATAIN
idatac[8][28] => odatac[28].DATAIN
idatac[8][29] => odatac[29].DATAIN
idatac[8][30] => odatac[30].DATAIN
idatac[8][31] => odatac[31].DATAIN
idatac[7][0] => odatac[0].DATAIN
idatac[7][1] => odatac[1].DATAIN
idatac[7][2] => odatac[2].DATAIN
idatac[7][3] => odatac[3].DATAIN
idatac[7][4] => odatac[4].DATAIN
idatac[7][5] => odatac[5].DATAIN
idatac[7][6] => odatac[6].DATAIN
idatac[7][7] => odatac[7].DATAIN
idatac[7][8] => odatac[8].DATAIN
idatac[7][9] => odatac[9].DATAIN
idatac[7][10] => odatac[10].DATAIN
idatac[7][11] => odatac[11].DATAIN
idatac[7][12] => odatac[12].DATAIN
idatac[7][13] => odatac[13].DATAIN
idatac[7][14] => odatac[14].DATAIN
idatac[7][15] => odatac[15].DATAIN
idatac[7][16] => odatac[16].DATAIN
idatac[7][17] => odatac[17].DATAIN
idatac[7][18] => odatac[18].DATAIN
idatac[7][19] => odatac[19].DATAIN
idatac[7][20] => odatac[20].DATAIN
idatac[7][21] => odatac[21].DATAIN
idatac[7][22] => odatac[22].DATAIN
idatac[7][23] => odatac[23].DATAIN
idatac[7][24] => odatac[24].DATAIN
idatac[7][25] => odatac[25].DATAIN
idatac[7][26] => odatac[26].DATAIN
idatac[7][27] => odatac[27].DATAIN
idatac[7][28] => odatac[28].DATAIN
idatac[7][29] => odatac[29].DATAIN
idatac[7][30] => odatac[30].DATAIN
idatac[7][31] => odatac[31].DATAIN
idatac[6][0] => odatac[0].DATAIN
idatac[6][1] => odatac[1].DATAIN
idatac[6][2] => odatac[2].DATAIN
idatac[6][3] => odatac[3].DATAIN
idatac[6][4] => odatac[4].DATAIN
idatac[6][5] => odatac[5].DATAIN
idatac[6][6] => odatac[6].DATAIN
idatac[6][7] => odatac[7].DATAIN
idatac[6][8] => odatac[8].DATAIN
idatac[6][9] => odatac[9].DATAIN
idatac[6][10] => odatac[10].DATAIN
idatac[6][11] => odatac[11].DATAIN
idatac[6][12] => odatac[12].DATAIN
idatac[6][13] => odatac[13].DATAIN
idatac[6][14] => odatac[14].DATAIN
idatac[6][15] => odatac[15].DATAIN
idatac[6][16] => odatac[16].DATAIN
idatac[6][17] => odatac[17].DATAIN
idatac[6][18] => odatac[18].DATAIN
idatac[6][19] => odatac[19].DATAIN
idatac[6][20] => odatac[20].DATAIN
idatac[6][21] => odatac[21].DATAIN
idatac[6][22] => odatac[22].DATAIN
idatac[6][23] => odatac[23].DATAIN
idatac[6][24] => odatac[24].DATAIN
idatac[6][25] => odatac[25].DATAIN
idatac[6][26] => odatac[26].DATAIN
idatac[6][27] => odatac[27].DATAIN
idatac[6][28] => odatac[28].DATAIN
idatac[6][29] => odatac[29].DATAIN
idatac[6][30] => odatac[30].DATAIN
idatac[6][31] => odatac[31].DATAIN
idatac[5][0] => odatac[0].DATAIN
idatac[5][1] => odatac[1].DATAIN
idatac[5][2] => odatac[2].DATAIN
idatac[5][3] => odatac[3].DATAIN
idatac[5][4] => odatac[4].DATAIN
idatac[5][5] => odatac[5].DATAIN
idatac[5][6] => odatac[6].DATAIN
idatac[5][7] => odatac[7].DATAIN
idatac[5][8] => odatac[8].DATAIN
idatac[5][9] => odatac[9].DATAIN
idatac[5][10] => odatac[10].DATAIN
idatac[5][11] => odatac[11].DATAIN
idatac[5][12] => odatac[12].DATAIN
idatac[5][13] => odatac[13].DATAIN
idatac[5][14] => odatac[14].DATAIN
idatac[5][15] => odatac[15].DATAIN
idatac[5][16] => odatac[16].DATAIN
idatac[5][17] => odatac[17].DATAIN
idatac[5][18] => odatac[18].DATAIN
idatac[5][19] => odatac[19].DATAIN
idatac[5][20] => odatac[20].DATAIN
idatac[5][21] => odatac[21].DATAIN
idatac[5][22] => odatac[22].DATAIN
idatac[5][23] => odatac[23].DATAIN
idatac[5][24] => odatac[24].DATAIN
idatac[5][25] => odatac[25].DATAIN
idatac[5][26] => odatac[26].DATAIN
idatac[5][27] => odatac[27].DATAIN
idatac[5][28] => odatac[28].DATAIN
idatac[5][29] => odatac[29].DATAIN
idatac[5][30] => odatac[30].DATAIN
idatac[5][31] => odatac[31].DATAIN
idatac[4][0] => odatac[0].DATAIN
idatac[4][1] => odatac[1].DATAIN
idatac[4][2] => odatac[2].DATAIN
idatac[4][3] => odatac[3].DATAIN
idatac[4][4] => odatac[4].DATAIN
idatac[4][5] => odatac[5].DATAIN
idatac[4][6] => odatac[6].DATAIN
idatac[4][7] => odatac[7].DATAIN
idatac[4][8] => odatac[8].DATAIN
idatac[4][9] => odatac[9].DATAIN
idatac[4][10] => odatac[10].DATAIN
idatac[4][11] => odatac[11].DATAIN
idatac[4][12] => odatac[12].DATAIN
idatac[4][13] => odatac[13].DATAIN
idatac[4][14] => odatac[14].DATAIN
idatac[4][15] => odatac[15].DATAIN
idatac[4][16] => odatac[16].DATAIN
idatac[4][17] => odatac[17].DATAIN
idatac[4][18] => odatac[18].DATAIN
idatac[4][19] => odatac[19].DATAIN
idatac[4][20] => odatac[20].DATAIN
idatac[4][21] => odatac[21].DATAIN
idatac[4][22] => odatac[22].DATAIN
idatac[4][23] => odatac[23].DATAIN
idatac[4][24] => odatac[24].DATAIN
idatac[4][25] => odatac[25].DATAIN
idatac[4][26] => odatac[26].DATAIN
idatac[4][27] => odatac[27].DATAIN
idatac[4][28] => odatac[28].DATAIN
idatac[4][29] => odatac[29].DATAIN
idatac[4][30] => odatac[30].DATAIN
idatac[4][31] => odatac[31].DATAIN
idatac[3][0] => odatac[0].DATAIN
idatac[3][1] => odatac[1].DATAIN
idatac[3][2] => odatac[2].DATAIN
idatac[3][3] => odatac[3].DATAIN
idatac[3][4] => odatac[4].DATAIN
idatac[3][5] => odatac[5].DATAIN
idatac[3][6] => odatac[6].DATAIN
idatac[3][7] => odatac[7].DATAIN
idatac[3][8] => odatac[8].DATAIN
idatac[3][9] => odatac[9].DATAIN
idatac[3][10] => odatac[10].DATAIN
idatac[3][11] => odatac[11].DATAIN
idatac[3][12] => odatac[12].DATAIN
idatac[3][13] => odatac[13].DATAIN
idatac[3][14] => odatac[14].DATAIN
idatac[3][15] => odatac[15].DATAIN
idatac[3][16] => odatac[16].DATAIN
idatac[3][17] => odatac[17].DATAIN
idatac[3][18] => odatac[18].DATAIN
idatac[3][19] => odatac[19].DATAIN
idatac[3][20] => odatac[20].DATAIN
idatac[3][21] => odatac[21].DATAIN
idatac[3][22] => odatac[22].DATAIN
idatac[3][23] => odatac[23].DATAIN
idatac[3][24] => odatac[24].DATAIN
idatac[3][25] => odatac[25].DATAIN
idatac[3][26] => odatac[26].DATAIN
idatac[3][27] => odatac[27].DATAIN
idatac[3][28] => odatac[28].DATAIN
idatac[3][29] => odatac[29].DATAIN
idatac[3][30] => odatac[30].DATAIN
idatac[3][31] => odatac[31].DATAIN
idatac[2][0] => odatac[0].DATAIN
idatac[2][1] => odatac[1].DATAIN
idatac[2][2] => odatac[2].DATAIN
idatac[2][3] => odatac[3].DATAIN
idatac[2][4] => odatac[4].DATAIN
idatac[2][5] => odatac[5].DATAIN
idatac[2][6] => odatac[6].DATAIN
idatac[2][7] => odatac[7].DATAIN
idatac[2][8] => odatac[8].DATAIN
idatac[2][9] => odatac[9].DATAIN
idatac[2][10] => odatac[10].DATAIN
idatac[2][11] => odatac[11].DATAIN
idatac[2][12] => odatac[12].DATAIN
idatac[2][13] => odatac[13].DATAIN
idatac[2][14] => odatac[14].DATAIN
idatac[2][15] => odatac[15].DATAIN
idatac[2][16] => odatac[16].DATAIN
idatac[2][17] => odatac[17].DATAIN
idatac[2][18] => odatac[18].DATAIN
idatac[2][19] => odatac[19].DATAIN
idatac[2][20] => odatac[20].DATAIN
idatac[2][21] => odatac[21].DATAIN
idatac[2][22] => odatac[22].DATAIN
idatac[2][23] => odatac[23].DATAIN
idatac[2][24] => odatac[24].DATAIN
idatac[2][25] => odatac[25].DATAIN
idatac[2][26] => odatac[26].DATAIN
idatac[2][27] => odatac[27].DATAIN
idatac[2][28] => odatac[28].DATAIN
idatac[2][29] => odatac[29].DATAIN
idatac[2][30] => odatac[30].DATAIN
idatac[2][31] => odatac[31].DATAIN
idatac[1][0] => odatac[0].DATAIN
idatac[1][1] => odatac[1].DATAIN
idatac[1][2] => odatac[2].DATAIN
idatac[1][3] => odatac[3].DATAIN
idatac[1][4] => odatac[4].DATAIN
idatac[1][5] => odatac[5].DATAIN
idatac[1][6] => odatac[6].DATAIN
idatac[1][7] => odatac[7].DATAIN
idatac[1][8] => odatac[8].DATAIN
idatac[1][9] => odatac[9].DATAIN
idatac[1][10] => odatac[10].DATAIN
idatac[1][11] => odatac[11].DATAIN
idatac[1][12] => odatac[12].DATAIN
idatac[1][13] => odatac[13].DATAIN
idatac[1][14] => odatac[14].DATAIN
idatac[1][15] => odatac[15].DATAIN
idatac[1][16] => odatac[16].DATAIN
idatac[1][17] => odatac[17].DATAIN
idatac[1][18] => odatac[18].DATAIN
idatac[1][19] => odatac[19].DATAIN
idatac[1][20] => odatac[20].DATAIN
idatac[1][21] => odatac[21].DATAIN
idatac[1][22] => odatac[22].DATAIN
idatac[1][23] => odatac[23].DATAIN
idatac[1][24] => odatac[24].DATAIN
idatac[1][25] => odatac[25].DATAIN
idatac[1][26] => odatac[26].DATAIN
idatac[1][27] => odatac[27].DATAIN
idatac[1][28] => odatac[28].DATAIN
idatac[1][29] => odatac[29].DATAIN
idatac[1][30] => odatac[30].DATAIN
idatac[1][31] => odatac[31].DATAIN
idatac[0][0] => odatac[0].DATAIN
idatac[0][1] => odatac[1].DATAIN
idatac[0][2] => odatac[2].DATAIN
idatac[0][3] => odatac[3].DATAIN
idatac[0][4] => odatac[4].DATAIN
idatac[0][5] => odatac[5].DATAIN
idatac[0][6] => odatac[6].DATAIN
idatac[0][7] => odatac[7].DATAIN
idatac[0][8] => odatac[8].DATAIN
idatac[0][9] => odatac[9].DATAIN
idatac[0][10] => odatac[10].DATAIN
idatac[0][11] => odatac[11].DATAIN
idatac[0][12] => odatac[12].DATAIN
idatac[0][13] => odatac[13].DATAIN
idatac[0][14] => odatac[14].DATAIN
idatac[0][15] => odatac[15].DATAIN
idatac[0][16] => odatac[16].DATAIN
idatac[0][17] => odatac[17].DATAIN
idatac[0][18] => odatac[18].DATAIN
idatac[0][19] => odatac[19].DATAIN
idatac[0][20] => odatac[20].DATAIN
idatac[0][21] => odatac[21].DATAIN
idatac[0][22] => odatac[22].DATAIN
idatac[0][23] => odatac[23].DATAIN
idatac[0][24] => odatac[24].DATAIN
idatac[0][25] => odatac[25].DATAIN
idatac[0][26] => odatac[26].DATAIN
idatac[0][27] => odatac[27].DATAIN
idatac[0][28] => odatac[28].DATAIN
idatac[0][29] => odatac[29].DATAIN
idatac[0][30] => odatac[30].DATAIN
idatac[0][31] => odatac[31].DATAIN


|main|Proyecto:u1|altera_avalon_mm_bridge:mm_bridge_0
clk => rsp_readdata[0].CLK
clk => rsp_readdata[1].CLK
clk => rsp_readdata[2].CLK
clk => rsp_readdata[3].CLK
clk => rsp_readdata[4].CLK
clk => rsp_readdata[5].CLK
clk => rsp_readdata[6].CLK
clk => rsp_readdata[7].CLK
clk => rsp_readdata[8].CLK
clk => rsp_readdata[9].CLK
clk => rsp_readdata[10].CLK
clk => rsp_readdata[11].CLK
clk => rsp_readdata[12].CLK
clk => rsp_readdata[13].CLK
clk => rsp_readdata[14].CLK
clk => rsp_readdata[15].CLK
clk => rsp_readdata[16].CLK
clk => rsp_readdata[17].CLK
clk => rsp_readdata[18].CLK
clk => rsp_readdata[19].CLK
clk => rsp_readdata[20].CLK
clk => rsp_readdata[21].CLK
clk => rsp_readdata[22].CLK
clk => rsp_readdata[23].CLK
clk => rsp_readdata[24].CLK
clk => rsp_readdata[25].CLK
clk => rsp_readdata[26].CLK
clk => rsp_readdata[27].CLK
clk => rsp_readdata[28].CLK
clk => rsp_readdata[29].CLK
clk => rsp_readdata[30].CLK
clk => rsp_readdata[31].CLK
clk => rsp_readdatavalid.CLK
clk => cmd_debugaccess.CLK
clk => cmd_read.CLK
clk => cmd_write.CLK
clk => cmd_address[0].CLK
clk => cmd_address[1].CLK
clk => cmd_address[2].CLK
clk => cmd_address[3].CLK
clk => cmd_address[4].CLK
clk => cmd_address[5].CLK
clk => cmd_address[6].CLK
clk => cmd_address[7].CLK
clk => cmd_address[8].CLK
clk => cmd_address[9].CLK
clk => cmd_address[10].CLK
clk => cmd_address[11].CLK
clk => cmd_address[12].CLK
clk => cmd_address[13].CLK
clk => cmd_address[14].CLK
clk => cmd_address[15].CLK
clk => cmd_address[16].CLK
clk => cmd_address[17].CLK
clk => cmd_address[18].CLK
clk => cmd_address[19].CLK
clk => cmd_address[20].CLK
clk => cmd_address[21].CLK
clk => cmd_address[22].CLK
clk => cmd_address[23].CLK
clk => cmd_address[24].CLK
clk => cmd_byteenable[0].CLK
clk => cmd_byteenable[1].CLK
clk => cmd_byteenable[2].CLK
clk => cmd_byteenable[3].CLK
clk => cmd_writedata[0].CLK
clk => cmd_writedata[1].CLK
clk => cmd_writedata[2].CLK
clk => cmd_writedata[3].CLK
clk => cmd_writedata[4].CLK
clk => cmd_writedata[5].CLK
clk => cmd_writedata[6].CLK
clk => cmd_writedata[7].CLK
clk => cmd_writedata[8].CLK
clk => cmd_writedata[9].CLK
clk => cmd_writedata[10].CLK
clk => cmd_writedata[11].CLK
clk => cmd_writedata[12].CLK
clk => cmd_writedata[13].CLK
clk => cmd_writedata[14].CLK
clk => cmd_writedata[15].CLK
clk => cmd_writedata[16].CLK
clk => cmd_writedata[17].CLK
clk => cmd_writedata[18].CLK
clk => cmd_writedata[19].CLK
clk => cmd_writedata[20].CLK
clk => cmd_writedata[21].CLK
clk => cmd_writedata[22].CLK
clk => cmd_writedata[23].CLK
clk => cmd_writedata[24].CLK
clk => cmd_writedata[25].CLK
clk => cmd_writedata[26].CLK
clk => cmd_writedata[27].CLK
clk => cmd_writedata[28].CLK
clk => cmd_writedata[29].CLK
clk => cmd_writedata[30].CLK
clk => cmd_writedata[31].CLK
clk => cmd_burstcount[0].CLK
clk => wr_reg_debugaccess.CLK
clk => wr_reg_read.CLK
clk => wr_reg_write.CLK
clk => wr_reg_address[0].CLK
clk => wr_reg_address[1].CLK
clk => wr_reg_address[2].CLK
clk => wr_reg_address[3].CLK
clk => wr_reg_address[4].CLK
clk => wr_reg_address[5].CLK
clk => wr_reg_address[6].CLK
clk => wr_reg_address[7].CLK
clk => wr_reg_address[8].CLK
clk => wr_reg_address[9].CLK
clk => wr_reg_address[10].CLK
clk => wr_reg_address[11].CLK
clk => wr_reg_address[12].CLK
clk => wr_reg_address[13].CLK
clk => wr_reg_address[14].CLK
clk => wr_reg_address[15].CLK
clk => wr_reg_address[16].CLK
clk => wr_reg_address[17].CLK
clk => wr_reg_address[18].CLK
clk => wr_reg_address[19].CLK
clk => wr_reg_address[20].CLK
clk => wr_reg_address[21].CLK
clk => wr_reg_address[22].CLK
clk => wr_reg_address[23].CLK
clk => wr_reg_address[24].CLK
clk => wr_reg_byteenable[0].CLK
clk => wr_reg_byteenable[1].CLK
clk => wr_reg_byteenable[2].CLK
clk => wr_reg_byteenable[3].CLK
clk => wr_reg_writedata[0].CLK
clk => wr_reg_writedata[1].CLK
clk => wr_reg_writedata[2].CLK
clk => wr_reg_writedata[3].CLK
clk => wr_reg_writedata[4].CLK
clk => wr_reg_writedata[5].CLK
clk => wr_reg_writedata[6].CLK
clk => wr_reg_writedata[7].CLK
clk => wr_reg_writedata[8].CLK
clk => wr_reg_writedata[9].CLK
clk => wr_reg_writedata[10].CLK
clk => wr_reg_writedata[11].CLK
clk => wr_reg_writedata[12].CLK
clk => wr_reg_writedata[13].CLK
clk => wr_reg_writedata[14].CLK
clk => wr_reg_writedata[15].CLK
clk => wr_reg_writedata[16].CLK
clk => wr_reg_writedata[17].CLK
clk => wr_reg_writedata[18].CLK
clk => wr_reg_writedata[19].CLK
clk => wr_reg_writedata[20].CLK
clk => wr_reg_writedata[21].CLK
clk => wr_reg_writedata[22].CLK
clk => wr_reg_writedata[23].CLK
clk => wr_reg_writedata[24].CLK
clk => wr_reg_writedata[25].CLK
clk => wr_reg_writedata[26].CLK
clk => wr_reg_writedata[27].CLK
clk => wr_reg_writedata[28].CLK
clk => wr_reg_writedata[29].CLK
clk => wr_reg_writedata[30].CLK
clk => wr_reg_writedata[31].CLK
clk => wr_reg_burstcount[0].CLK
clk => use_reg.CLK
clk => wr_reg_waitrequest.CLK
reset => rsp_readdata[0].ACLR
reset => rsp_readdata[1].ACLR
reset => rsp_readdata[2].ACLR
reset => rsp_readdata[3].ACLR
reset => rsp_readdata[4].ACLR
reset => rsp_readdata[5].ACLR
reset => rsp_readdata[6].ACLR
reset => rsp_readdata[7].ACLR
reset => rsp_readdata[8].ACLR
reset => rsp_readdata[9].ACLR
reset => rsp_readdata[10].ACLR
reset => rsp_readdata[11].ACLR
reset => rsp_readdata[12].ACLR
reset => rsp_readdata[13].ACLR
reset => rsp_readdata[14].ACLR
reset => rsp_readdata[15].ACLR
reset => rsp_readdata[16].ACLR
reset => rsp_readdata[17].ACLR
reset => rsp_readdata[18].ACLR
reset => rsp_readdata[19].ACLR
reset => rsp_readdata[20].ACLR
reset => rsp_readdata[21].ACLR
reset => rsp_readdata[22].ACLR
reset => rsp_readdata[23].ACLR
reset => rsp_readdata[24].ACLR
reset => rsp_readdata[25].ACLR
reset => rsp_readdata[26].ACLR
reset => rsp_readdata[27].ACLR
reset => rsp_readdata[28].ACLR
reset => rsp_readdata[29].ACLR
reset => rsp_readdata[30].ACLR
reset => rsp_readdata[31].ACLR
reset => rsp_readdatavalid.ACLR
reset => cmd_debugaccess.ACLR
reset => cmd_read.ACLR
reset => cmd_write.ACLR
reset => cmd_address[0].ACLR
reset => cmd_address[1].ACLR
reset => cmd_address[2].ACLR
reset => cmd_address[3].ACLR
reset => cmd_address[4].ACLR
reset => cmd_address[5].ACLR
reset => cmd_address[6].ACLR
reset => cmd_address[7].ACLR
reset => cmd_address[8].ACLR
reset => cmd_address[9].ACLR
reset => cmd_address[10].ACLR
reset => cmd_address[11].ACLR
reset => cmd_address[12].ACLR
reset => cmd_address[13].ACLR
reset => cmd_address[14].ACLR
reset => cmd_address[15].ACLR
reset => cmd_address[16].ACLR
reset => cmd_address[17].ACLR
reset => cmd_address[18].ACLR
reset => cmd_address[19].ACLR
reset => cmd_address[20].ACLR
reset => cmd_address[21].ACLR
reset => cmd_address[22].ACLR
reset => cmd_address[23].ACLR
reset => cmd_address[24].ACLR
reset => cmd_byteenable[0].PRESET
reset => cmd_byteenable[1].PRESET
reset => cmd_byteenable[2].PRESET
reset => cmd_byteenable[3].PRESET
reset => cmd_writedata[0].ACLR
reset => cmd_writedata[1].ACLR
reset => cmd_writedata[2].ACLR
reset => cmd_writedata[3].ACLR
reset => cmd_writedata[4].ACLR
reset => cmd_writedata[5].ACLR
reset => cmd_writedata[6].ACLR
reset => cmd_writedata[7].ACLR
reset => cmd_writedata[8].ACLR
reset => cmd_writedata[9].ACLR
reset => cmd_writedata[10].ACLR
reset => cmd_writedata[11].ACLR
reset => cmd_writedata[12].ACLR
reset => cmd_writedata[13].ACLR
reset => cmd_writedata[14].ACLR
reset => cmd_writedata[15].ACLR
reset => cmd_writedata[16].ACLR
reset => cmd_writedata[17].ACLR
reset => cmd_writedata[18].ACLR
reset => cmd_writedata[19].ACLR
reset => cmd_writedata[20].ACLR
reset => cmd_writedata[21].ACLR
reset => cmd_writedata[22].ACLR
reset => cmd_writedata[23].ACLR
reset => cmd_writedata[24].ACLR
reset => cmd_writedata[25].ACLR
reset => cmd_writedata[26].ACLR
reset => cmd_writedata[27].ACLR
reset => cmd_writedata[28].ACLR
reset => cmd_writedata[29].ACLR
reset => cmd_writedata[30].ACLR
reset => cmd_writedata[31].ACLR
reset => cmd_burstcount[0].PRESET
reset => wr_reg_debugaccess.ACLR
reset => wr_reg_read.ACLR
reset => wr_reg_write.ACLR
reset => wr_reg_address[0].ACLR
reset => wr_reg_address[1].ACLR
reset => wr_reg_address[2].ACLR
reset => wr_reg_address[3].ACLR
reset => wr_reg_address[4].ACLR
reset => wr_reg_address[5].ACLR
reset => wr_reg_address[6].ACLR
reset => wr_reg_address[7].ACLR
reset => wr_reg_address[8].ACLR
reset => wr_reg_address[9].ACLR
reset => wr_reg_address[10].ACLR
reset => wr_reg_address[11].ACLR
reset => wr_reg_address[12].ACLR
reset => wr_reg_address[13].ACLR
reset => wr_reg_address[14].ACLR
reset => wr_reg_address[15].ACLR
reset => wr_reg_address[16].ACLR
reset => wr_reg_address[17].ACLR
reset => wr_reg_address[18].ACLR
reset => wr_reg_address[19].ACLR
reset => wr_reg_address[20].ACLR
reset => wr_reg_address[21].ACLR
reset => wr_reg_address[22].ACLR
reset => wr_reg_address[23].ACLR
reset => wr_reg_address[24].ACLR
reset => wr_reg_byteenable[0].PRESET
reset => wr_reg_byteenable[1].PRESET
reset => wr_reg_byteenable[2].PRESET
reset => wr_reg_byteenable[3].PRESET
reset => wr_reg_writedata[0].ACLR
reset => wr_reg_writedata[1].ACLR
reset => wr_reg_writedata[2].ACLR
reset => wr_reg_writedata[3].ACLR
reset => wr_reg_writedata[4].ACLR
reset => wr_reg_writedata[5].ACLR
reset => wr_reg_writedata[6].ACLR
reset => wr_reg_writedata[7].ACLR
reset => wr_reg_writedata[8].ACLR
reset => wr_reg_writedata[9].ACLR
reset => wr_reg_writedata[10].ACLR
reset => wr_reg_writedata[11].ACLR
reset => wr_reg_writedata[12].ACLR
reset => wr_reg_writedata[13].ACLR
reset => wr_reg_writedata[14].ACLR
reset => wr_reg_writedata[15].ACLR
reset => wr_reg_writedata[16].ACLR
reset => wr_reg_writedata[17].ACLR
reset => wr_reg_writedata[18].ACLR
reset => wr_reg_writedata[19].ACLR
reset => wr_reg_writedata[20].ACLR
reset => wr_reg_writedata[21].ACLR
reset => wr_reg_writedata[22].ACLR
reset => wr_reg_writedata[23].ACLR
reset => wr_reg_writedata[24].ACLR
reset => wr_reg_writedata[25].ACLR
reset => wr_reg_writedata[26].ACLR
reset => wr_reg_writedata[27].ACLR
reset => wr_reg_writedata[28].ACLR
reset => wr_reg_writedata[29].ACLR
reset => wr_reg_writedata[30].ACLR
reset => wr_reg_writedata[31].ACLR
reset => wr_reg_burstcount[0].PRESET
reset => use_reg.PRESET
reset => wr_reg_waitrequest.PRESET
s0_burstcount[0] => wr_burstcount[0].DATAA
s0_burstcount[0] => wr_reg_burstcount[0].DATAIN
s0_writedata[0] => wr_writedata[0].DATAA
s0_writedata[0] => wr_reg_writedata[0].DATAIN
s0_writedata[1] => wr_writedata[1].DATAA
s0_writedata[1] => wr_reg_writedata[1].DATAIN
s0_writedata[2] => wr_writedata[2].DATAA
s0_writedata[2] => wr_reg_writedata[2].DATAIN
s0_writedata[3] => wr_writedata[3].DATAA
s0_writedata[3] => wr_reg_writedata[3].DATAIN
s0_writedata[4] => wr_writedata[4].DATAA
s0_writedata[4] => wr_reg_writedata[4].DATAIN
s0_writedata[5] => wr_writedata[5].DATAA
s0_writedata[5] => wr_reg_writedata[5].DATAIN
s0_writedata[6] => wr_writedata[6].DATAA
s0_writedata[6] => wr_reg_writedata[6].DATAIN
s0_writedata[7] => wr_writedata[7].DATAA
s0_writedata[7] => wr_reg_writedata[7].DATAIN
s0_writedata[8] => wr_writedata[8].DATAA
s0_writedata[8] => wr_reg_writedata[8].DATAIN
s0_writedata[9] => wr_writedata[9].DATAA
s0_writedata[9] => wr_reg_writedata[9].DATAIN
s0_writedata[10] => wr_writedata[10].DATAA
s0_writedata[10] => wr_reg_writedata[10].DATAIN
s0_writedata[11] => wr_writedata[11].DATAA
s0_writedata[11] => wr_reg_writedata[11].DATAIN
s0_writedata[12] => wr_writedata[12].DATAA
s0_writedata[12] => wr_reg_writedata[12].DATAIN
s0_writedata[13] => wr_writedata[13].DATAA
s0_writedata[13] => wr_reg_writedata[13].DATAIN
s0_writedata[14] => wr_writedata[14].DATAA
s0_writedata[14] => wr_reg_writedata[14].DATAIN
s0_writedata[15] => wr_writedata[15].DATAA
s0_writedata[15] => wr_reg_writedata[15].DATAIN
s0_writedata[16] => wr_writedata[16].DATAA
s0_writedata[16] => wr_reg_writedata[16].DATAIN
s0_writedata[17] => wr_writedata[17].DATAA
s0_writedata[17] => wr_reg_writedata[17].DATAIN
s0_writedata[18] => wr_writedata[18].DATAA
s0_writedata[18] => wr_reg_writedata[18].DATAIN
s0_writedata[19] => wr_writedata[19].DATAA
s0_writedata[19] => wr_reg_writedata[19].DATAIN
s0_writedata[20] => wr_writedata[20].DATAA
s0_writedata[20] => wr_reg_writedata[20].DATAIN
s0_writedata[21] => wr_writedata[21].DATAA
s0_writedata[21] => wr_reg_writedata[21].DATAIN
s0_writedata[22] => wr_writedata[22].DATAA
s0_writedata[22] => wr_reg_writedata[22].DATAIN
s0_writedata[23] => wr_writedata[23].DATAA
s0_writedata[23] => wr_reg_writedata[23].DATAIN
s0_writedata[24] => wr_writedata[24].DATAA
s0_writedata[24] => wr_reg_writedata[24].DATAIN
s0_writedata[25] => wr_writedata[25].DATAA
s0_writedata[25] => wr_reg_writedata[25].DATAIN
s0_writedata[26] => wr_writedata[26].DATAA
s0_writedata[26] => wr_reg_writedata[26].DATAIN
s0_writedata[27] => wr_writedata[27].DATAA
s0_writedata[27] => wr_reg_writedata[27].DATAIN
s0_writedata[28] => wr_writedata[28].DATAA
s0_writedata[28] => wr_reg_writedata[28].DATAIN
s0_writedata[29] => wr_writedata[29].DATAA
s0_writedata[29] => wr_reg_writedata[29].DATAIN
s0_writedata[30] => wr_writedata[30].DATAA
s0_writedata[30] => wr_reg_writedata[30].DATAIN
s0_writedata[31] => wr_writedata[31].DATAA
s0_writedata[31] => wr_reg_writedata[31].DATAIN
s0_address[0] => wr_address[0].DATAA
s0_address[0] => wr_reg_address[0].DATAIN
s0_address[1] => wr_address[1].DATAA
s0_address[1] => wr_reg_address[1].DATAIN
s0_address[2] => wr_address[2].DATAA
s0_address[2] => wr_reg_address[2].DATAIN
s0_address[3] => wr_address[3].DATAA
s0_address[3] => wr_reg_address[3].DATAIN
s0_address[4] => wr_address[4].DATAA
s0_address[4] => wr_reg_address[4].DATAIN
s0_address[5] => wr_address[5].DATAA
s0_address[5] => wr_reg_address[5].DATAIN
s0_address[6] => wr_address[6].DATAA
s0_address[6] => wr_reg_address[6].DATAIN
s0_address[7] => wr_address[7].DATAA
s0_address[7] => wr_reg_address[7].DATAIN
s0_address[8] => wr_address[8].DATAA
s0_address[8] => wr_reg_address[8].DATAIN
s0_address[9] => wr_address[9].DATAA
s0_address[9] => wr_reg_address[9].DATAIN
s0_address[10] => wr_address[10].DATAA
s0_address[10] => wr_reg_address[10].DATAIN
s0_address[11] => wr_address[11].DATAA
s0_address[11] => wr_reg_address[11].DATAIN
s0_address[12] => wr_address[12].DATAA
s0_address[12] => wr_reg_address[12].DATAIN
s0_address[13] => wr_address[13].DATAA
s0_address[13] => wr_reg_address[13].DATAIN
s0_address[14] => wr_address[14].DATAA
s0_address[14] => wr_reg_address[14].DATAIN
s0_address[15] => wr_address[15].DATAA
s0_address[15] => wr_reg_address[15].DATAIN
s0_address[16] => wr_address[16].DATAA
s0_address[16] => wr_reg_address[16].DATAIN
s0_address[17] => wr_address[17].DATAA
s0_address[17] => wr_reg_address[17].DATAIN
s0_address[18] => wr_address[18].DATAA
s0_address[18] => wr_reg_address[18].DATAIN
s0_address[19] => wr_address[19].DATAA
s0_address[19] => wr_reg_address[19].DATAIN
s0_address[20] => wr_address[20].DATAA
s0_address[20] => wr_reg_address[20].DATAIN
s0_address[21] => wr_address[21].DATAA
s0_address[21] => wr_reg_address[21].DATAIN
s0_address[22] => wr_address[22].DATAA
s0_address[22] => wr_reg_address[22].DATAIN
s0_address[23] => wr_address[23].DATAA
s0_address[23] => wr_reg_address[23].DATAIN
s0_address[24] => wr_address[24].DATAA
s0_address[24] => wr_reg_address[24].DATAIN
s0_write => wr_write.DATAA
s0_write => wr_reg_write.DATAIN
s0_read => wr_read.DATAA
s0_read => wr_reg_read.DATAIN
s0_byteenable[0] => wr_byteenable[0].DATAA
s0_byteenable[0] => wr_reg_byteenable[0].DATAIN
s0_byteenable[1] => wr_byteenable[1].DATAA
s0_byteenable[1] => wr_reg_byteenable[1].DATAIN
s0_byteenable[2] => wr_byteenable[2].DATAA
s0_byteenable[2] => wr_reg_byteenable[2].DATAIN
s0_byteenable[3] => wr_byteenable[3].DATAA
s0_byteenable[3] => wr_reg_byteenable[3].DATAIN
s0_debugaccess => wr_debugaccess.DATAA
s0_debugaccess => wr_reg_debugaccess.DATAIN
m0_waitrequest => cmd_waitrequest.IN1
m0_readdata[0] => rsp_readdata[0].DATAIN
m0_readdata[1] => rsp_readdata[1].DATAIN
m0_readdata[2] => rsp_readdata[2].DATAIN
m0_readdata[3] => rsp_readdata[3].DATAIN
m0_readdata[4] => rsp_readdata[4].DATAIN
m0_readdata[5] => rsp_readdata[5].DATAIN
m0_readdata[6] => rsp_readdata[6].DATAIN
m0_readdata[7] => rsp_readdata[7].DATAIN
m0_readdata[8] => rsp_readdata[8].DATAIN
m0_readdata[9] => rsp_readdata[9].DATAIN
m0_readdata[10] => rsp_readdata[10].DATAIN
m0_readdata[11] => rsp_readdata[11].DATAIN
m0_readdata[12] => rsp_readdata[12].DATAIN
m0_readdata[13] => rsp_readdata[13].DATAIN
m0_readdata[14] => rsp_readdata[14].DATAIN
m0_readdata[15] => rsp_readdata[15].DATAIN
m0_readdata[16] => rsp_readdata[16].DATAIN
m0_readdata[17] => rsp_readdata[17].DATAIN
m0_readdata[18] => rsp_readdata[18].DATAIN
m0_readdata[19] => rsp_readdata[19].DATAIN
m0_readdata[20] => rsp_readdata[20].DATAIN
m0_readdata[21] => rsp_readdata[21].DATAIN
m0_readdata[22] => rsp_readdata[22].DATAIN
m0_readdata[23] => rsp_readdata[23].DATAIN
m0_readdata[24] => rsp_readdata[24].DATAIN
m0_readdata[25] => rsp_readdata[25].DATAIN
m0_readdata[26] => rsp_readdata[26].DATAIN
m0_readdata[27] => rsp_readdata[27].DATAIN
m0_readdata[28] => rsp_readdata[28].DATAIN
m0_readdata[29] => rsp_readdata[29].DATAIN
m0_readdata[30] => rsp_readdata[30].DATAIN
m0_readdata[31] => rsp_readdata[31].DATAIN
m0_readdatavalid => rsp_readdatavalid.DATAIN


|main|Proyecto:u1|Proyecto_onchip_memory2_1:onchip_memory2_1
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
byteenable[0] => byteenable[0].IN1
byteenable[1] => byteenable[1].IN1
byteenable[2] => byteenable[2].IN1
byteenable[3] => byteenable[3].IN1
chipselect => wren.IN0
clk => clk.IN1
clken => clken.IN1
reset => ~NO_FANOUT~
write => wren.IN1
writedata[0] => writedata[0].IN1
writedata[1] => writedata[1].IN1
writedata[2] => writedata[2].IN1
writedata[3] => writedata[3].IN1
writedata[4] => writedata[4].IN1
writedata[5] => writedata[5].IN1
writedata[6] => writedata[6].IN1
writedata[7] => writedata[7].IN1
writedata[8] => writedata[8].IN1
writedata[9] => writedata[9].IN1
writedata[10] => writedata[10].IN1
writedata[11] => writedata[11].IN1
writedata[12] => writedata[12].IN1
writedata[13] => writedata[13].IN1
writedata[14] => writedata[14].IN1
writedata[15] => writedata[15].IN1
writedata[16] => writedata[16].IN1
writedata[17] => writedata[17].IN1
writedata[18] => writedata[18].IN1
writedata[19] => writedata[19].IN1
writedata[20] => writedata[20].IN1
writedata[21] => writedata[21].IN1
writedata[22] => writedata[22].IN1
writedata[23] => writedata[23].IN1
writedata[24] => writedata[24].IN1
writedata[25] => writedata[25].IN1
writedata[26] => writedata[26].IN1
writedata[27] => writedata[27].IN1
writedata[28] => writedata[28].IN1
writedata[29] => writedata[29].IN1
writedata[30] => writedata[30].IN1
writedata[31] => writedata[31].IN1


|main|Proyecto:u1|Proyecto_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram
wren_a => altsyncram_7uc1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_7uc1:auto_generated.data_a[0]
data_a[1] => altsyncram_7uc1:auto_generated.data_a[1]
data_a[2] => altsyncram_7uc1:auto_generated.data_a[2]
data_a[3] => altsyncram_7uc1:auto_generated.data_a[3]
data_a[4] => altsyncram_7uc1:auto_generated.data_a[4]
data_a[5] => altsyncram_7uc1:auto_generated.data_a[5]
data_a[6] => altsyncram_7uc1:auto_generated.data_a[6]
data_a[7] => altsyncram_7uc1:auto_generated.data_a[7]
data_a[8] => altsyncram_7uc1:auto_generated.data_a[8]
data_a[9] => altsyncram_7uc1:auto_generated.data_a[9]
data_a[10] => altsyncram_7uc1:auto_generated.data_a[10]
data_a[11] => altsyncram_7uc1:auto_generated.data_a[11]
data_a[12] => altsyncram_7uc1:auto_generated.data_a[12]
data_a[13] => altsyncram_7uc1:auto_generated.data_a[13]
data_a[14] => altsyncram_7uc1:auto_generated.data_a[14]
data_a[15] => altsyncram_7uc1:auto_generated.data_a[15]
data_a[16] => altsyncram_7uc1:auto_generated.data_a[16]
data_a[17] => altsyncram_7uc1:auto_generated.data_a[17]
data_a[18] => altsyncram_7uc1:auto_generated.data_a[18]
data_a[19] => altsyncram_7uc1:auto_generated.data_a[19]
data_a[20] => altsyncram_7uc1:auto_generated.data_a[20]
data_a[21] => altsyncram_7uc1:auto_generated.data_a[21]
data_a[22] => altsyncram_7uc1:auto_generated.data_a[22]
data_a[23] => altsyncram_7uc1:auto_generated.data_a[23]
data_a[24] => altsyncram_7uc1:auto_generated.data_a[24]
data_a[25] => altsyncram_7uc1:auto_generated.data_a[25]
data_a[26] => altsyncram_7uc1:auto_generated.data_a[26]
data_a[27] => altsyncram_7uc1:auto_generated.data_a[27]
data_a[28] => altsyncram_7uc1:auto_generated.data_a[28]
data_a[29] => altsyncram_7uc1:auto_generated.data_a[29]
data_a[30] => altsyncram_7uc1:auto_generated.data_a[30]
data_a[31] => altsyncram_7uc1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_7uc1:auto_generated.address_a[0]
address_a[1] => altsyncram_7uc1:auto_generated.address_a[1]
address_a[2] => altsyncram_7uc1:auto_generated.address_a[2]
address_a[3] => altsyncram_7uc1:auto_generated.address_a[3]
address_a[4] => altsyncram_7uc1:auto_generated.address_a[4]
address_a[5] => altsyncram_7uc1:auto_generated.address_a[5]
address_a[6] => altsyncram_7uc1:auto_generated.address_a[6]
address_a[7] => altsyncram_7uc1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_7uc1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_7uc1:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => altsyncram_7uc1:auto_generated.byteena_a[0]
byteena_a[1] => altsyncram_7uc1:auto_generated.byteena_a[1]
byteena_a[2] => altsyncram_7uc1:auto_generated.byteena_a[2]
byteena_a[3] => altsyncram_7uc1:auto_generated.byteena_a[3]
byteena_b[0] => ~NO_FANOUT~


|main|Proyecto:u1|Proyecto_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_7uc1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
byteena_a[0] => ram_block1a0.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a1.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a2.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a3.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a4.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a5.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a6.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a7.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a8.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a9.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a10.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a11.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a12.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a13.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a14.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a15.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a16.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a17.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a18.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a19.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a20.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a21.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a22.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a23.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a24.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a25.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a26.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a27.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a28.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a29.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a30.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a31.PORTABYTEENAMASKS
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
clocken0 => ram_block1a21.ENA0
clocken0 => ram_block1a22.ENA0
clocken0 => ram_block1a23.ENA0
clocken0 => ram_block1a24.ENA0
clocken0 => ram_block1a25.ENA0
clocken0 => ram_block1a26.ENA0
clocken0 => ram_block1a27.ENA0
clocken0 => ram_block1a28.ENA0
clocken0 => ram_block1a29.ENA0
clocken0 => ram_block1a30.ENA0
clocken0 => ram_block1a31.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|main|Proyecto:u1|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
uav_readdata[0] => av_readdata[0].DATAIN
uav_readdata[1] => av_readdata[1].DATAIN
uav_readdata[2] => av_readdata[2].DATAIN
uav_readdata[3] => av_readdata[3].DATAIN
uav_readdata[4] => av_readdata[4].DATAIN
uav_readdata[5] => av_readdata[5].DATAIN
uav_readdata[6] => av_readdata[6].DATAIN
uav_readdata[7] => av_readdata[7].DATAIN
uav_readdata[8] => av_readdata[8].DATAIN
uav_readdata[9] => av_readdata[9].DATAIN
uav_readdata[10] => av_readdata[10].DATAIN
uav_readdata[11] => av_readdata[11].DATAIN
uav_readdata[12] => av_readdata[12].DATAIN
uav_readdata[13] => av_readdata[13].DATAIN
uav_readdata[14] => av_readdata[14].DATAIN
uav_readdata[15] => av_readdata[15].DATAIN
uav_readdata[16] => av_readdata[16].DATAIN
uav_readdata[17] => av_readdata[17].DATAIN
uav_readdata[18] => av_readdata[18].DATAIN
uav_readdata[19] => av_readdata[19].DATAIN
uav_readdata[20] => av_readdata[20].DATAIN
uav_readdata[21] => av_readdata[21].DATAIN
uav_readdata[22] => av_readdata[22].DATAIN
uav_readdata[23] => av_readdata[23].DATAIN
uav_readdata[24] => av_readdata[24].DATAIN
uav_readdata[25] => av_readdata[25].DATAIN
uav_readdata[26] => av_readdata[26].DATAIN
uav_readdata[27] => av_readdata[27].DATAIN
uav_readdata[28] => av_readdata[28].DATAIN
uav_readdata[29] => av_readdata[29].DATAIN
uav_readdata[30] => av_readdata[30].DATAIN
uav_readdata[31] => av_readdata[31].DATAIN
uav_readdatavalid => av_readdatavalid.DATAIN
uav_waitrequest => av_waitrequest.DATAIN
av_write => ~NO_FANOUT~
av_read => uav_read.DATAIN
av_address[0] => uav_address[0].DATAIN
av_address[1] => uav_address[1].DATAIN
av_address[2] => uav_address[2].DATAIN
av_address[3] => uav_address[3].DATAIN
av_address[4] => uav_address[4].DATAIN
av_address[5] => uav_address[5].DATAIN
av_address[6] => uav_address[6].DATAIN
av_address[7] => uav_address[7].DATAIN
av_address[8] => uav_address[8].DATAIN
av_address[9] => uav_address[9].DATAIN
av_address[10] => uav_address[10].DATAIN
av_address[11] => uav_address[11].DATAIN
av_address[12] => uav_address[12].DATAIN
av_address[13] => uav_address[13].DATAIN
av_address[14] => uav_address[14].DATAIN
av_address[15] => uav_address[15].DATAIN
av_address[16] => uav_address[16].DATAIN
av_address[17] => uav_address[17].DATAIN
av_address[18] => uav_address[18].DATAIN
av_address[19] => uav_address[19].DATAIN
av_address[20] => uav_address[20].DATAIN
av_address[21] => uav_address[21].DATAIN
av_address[22] => uav_address[22].DATAIN
av_address[23] => uav_address[23].DATAIN
av_address[24] => uav_address[24].DATAIN
av_address[25] => uav_address[25].DATAIN
av_address[26] => uav_address[26].DATAIN
av_byteenable[0] => uav_byteenable[0].DATAIN
av_byteenable[1] => uav_byteenable[1].DATAIN
av_byteenable[2] => uav_byteenable[2].DATAIN
av_byteenable[3] => uav_byteenable[3].DATAIN
av_burstcount[0] => ~NO_FANOUT~
av_writedata[0] => uav_writedata[0].DATAIN
av_writedata[1] => uav_writedata[1].DATAIN
av_writedata[2] => uav_writedata[2].DATAIN
av_writedata[3] => uav_writedata[3].DATAIN
av_writedata[4] => uav_writedata[4].DATAIN
av_writedata[5] => uav_writedata[5].DATAIN
av_writedata[6] => uav_writedata[6].DATAIN
av_writedata[7] => uav_writedata[7].DATAIN
av_writedata[8] => uav_writedata[8].DATAIN
av_writedata[9] => uav_writedata[9].DATAIN
av_writedata[10] => uav_writedata[10].DATAIN
av_writedata[11] => uav_writedata[11].DATAIN
av_writedata[12] => uav_writedata[12].DATAIN
av_writedata[13] => uav_writedata[13].DATAIN
av_writedata[14] => uav_writedata[14].DATAIN
av_writedata[15] => uav_writedata[15].DATAIN
av_writedata[16] => uav_writedata[16].DATAIN
av_writedata[17] => uav_writedata[17].DATAIN
av_writedata[18] => uav_writedata[18].DATAIN
av_writedata[19] => uav_writedata[19].DATAIN
av_writedata[20] => uav_writedata[20].DATAIN
av_writedata[21] => uav_writedata[21].DATAIN
av_writedata[22] => uav_writedata[22].DATAIN
av_writedata[23] => uav_writedata[23].DATAIN
av_writedata[24] => uav_writedata[24].DATAIN
av_writedata[25] => uav_writedata[25].DATAIN
av_writedata[26] => uav_writedata[26].DATAIN
av_writedata[27] => uav_writedata[27].DATAIN
av_writedata[28] => uav_writedata[28].DATAIN
av_writedata[29] => uav_writedata[29].DATAIN
av_writedata[30] => uav_writedata[30].DATAIN
av_writedata[31] => uav_writedata[31].DATAIN
av_begintransfer => ~NO_FANOUT~
av_beginbursttransfer => ~NO_FANOUT~
av_lock => uav_lock.DATAIN
av_chipselect => ~NO_FANOUT~
av_debugaccess => uav_debugaccess.DATAIN
av_clken => uav_clken.DATAIN


|main|Proyecto:u1|altera_merlin_master_translator:nios2_qsys_0_data_master_translator
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
uav_readdata[0] => av_readdata[0].DATAIN
uav_readdata[1] => av_readdata[1].DATAIN
uav_readdata[2] => av_readdata[2].DATAIN
uav_readdata[3] => av_readdata[3].DATAIN
uav_readdata[4] => av_readdata[4].DATAIN
uav_readdata[5] => av_readdata[5].DATAIN
uav_readdata[6] => av_readdata[6].DATAIN
uav_readdata[7] => av_readdata[7].DATAIN
uav_readdata[8] => av_readdata[8].DATAIN
uav_readdata[9] => av_readdata[9].DATAIN
uav_readdata[10] => av_readdata[10].DATAIN
uav_readdata[11] => av_readdata[11].DATAIN
uav_readdata[12] => av_readdata[12].DATAIN
uav_readdata[13] => av_readdata[13].DATAIN
uav_readdata[14] => av_readdata[14].DATAIN
uav_readdata[15] => av_readdata[15].DATAIN
uav_readdata[16] => av_readdata[16].DATAIN
uav_readdata[17] => av_readdata[17].DATAIN
uav_readdata[18] => av_readdata[18].DATAIN
uav_readdata[19] => av_readdata[19].DATAIN
uav_readdata[20] => av_readdata[20].DATAIN
uav_readdata[21] => av_readdata[21].DATAIN
uav_readdata[22] => av_readdata[22].DATAIN
uav_readdata[23] => av_readdata[23].DATAIN
uav_readdata[24] => av_readdata[24].DATAIN
uav_readdata[25] => av_readdata[25].DATAIN
uav_readdata[26] => av_readdata[26].DATAIN
uav_readdata[27] => av_readdata[27].DATAIN
uav_readdata[28] => av_readdata[28].DATAIN
uav_readdata[29] => av_readdata[29].DATAIN
uav_readdata[30] => av_readdata[30].DATAIN
uav_readdata[31] => av_readdata[31].DATAIN
uav_readdatavalid => av_readdatavalid.DATAIN
uav_waitrequest => av_waitrequest.DATAIN
av_write => uav_write.DATAIN
av_read => uav_read.DATAIN
av_address[0] => uav_address[0].DATAIN
av_address[1] => uav_address[1].DATAIN
av_address[2] => uav_address[2].DATAIN
av_address[3] => uav_address[3].DATAIN
av_address[4] => uav_address[4].DATAIN
av_address[5] => uav_address[5].DATAIN
av_address[6] => uav_address[6].DATAIN
av_address[7] => uav_address[7].DATAIN
av_address[8] => uav_address[8].DATAIN
av_address[9] => uav_address[9].DATAIN
av_address[10] => uav_address[10].DATAIN
av_address[11] => uav_address[11].DATAIN
av_address[12] => uav_address[12].DATAIN
av_address[13] => uav_address[13].DATAIN
av_address[14] => uav_address[14].DATAIN
av_address[15] => uav_address[15].DATAIN
av_address[16] => uav_address[16].DATAIN
av_address[17] => uav_address[17].DATAIN
av_address[18] => uav_address[18].DATAIN
av_address[19] => uav_address[19].DATAIN
av_address[20] => uav_address[20].DATAIN
av_address[21] => uav_address[21].DATAIN
av_address[22] => uav_address[22].DATAIN
av_address[23] => uav_address[23].DATAIN
av_address[24] => uav_address[24].DATAIN
av_address[25] => uav_address[25].DATAIN
av_address[26] => uav_address[26].DATAIN
av_byteenable[0] => uav_byteenable[0].DATAIN
av_byteenable[1] => uav_byteenable[1].DATAIN
av_byteenable[2] => uav_byteenable[2].DATAIN
av_byteenable[3] => uav_byteenable[3].DATAIN
av_burstcount[0] => ~NO_FANOUT~
av_writedata[0] => uav_writedata[0].DATAIN
av_writedata[1] => uav_writedata[1].DATAIN
av_writedata[2] => uav_writedata[2].DATAIN
av_writedata[3] => uav_writedata[3].DATAIN
av_writedata[4] => uav_writedata[4].DATAIN
av_writedata[5] => uav_writedata[5].DATAIN
av_writedata[6] => uav_writedata[6].DATAIN
av_writedata[7] => uav_writedata[7].DATAIN
av_writedata[8] => uav_writedata[8].DATAIN
av_writedata[9] => uav_writedata[9].DATAIN
av_writedata[10] => uav_writedata[10].DATAIN
av_writedata[11] => uav_writedata[11].DATAIN
av_writedata[12] => uav_writedata[12].DATAIN
av_writedata[13] => uav_writedata[13].DATAIN
av_writedata[14] => uav_writedata[14].DATAIN
av_writedata[15] => uav_writedata[15].DATAIN
av_writedata[16] => uav_writedata[16].DATAIN
av_writedata[17] => uav_writedata[17].DATAIN
av_writedata[18] => uav_writedata[18].DATAIN
av_writedata[19] => uav_writedata[19].DATAIN
av_writedata[20] => uav_writedata[20].DATAIN
av_writedata[21] => uav_writedata[21].DATAIN
av_writedata[22] => uav_writedata[22].DATAIN
av_writedata[23] => uav_writedata[23].DATAIN
av_writedata[24] => uav_writedata[24].DATAIN
av_writedata[25] => uav_writedata[25].DATAIN
av_writedata[26] => uav_writedata[26].DATAIN
av_writedata[27] => uav_writedata[27].DATAIN
av_writedata[28] => uav_writedata[28].DATAIN
av_writedata[29] => uav_writedata[29].DATAIN
av_writedata[30] => uav_writedata[30].DATAIN
av_writedata[31] => uav_writedata[31].DATAIN
av_begintransfer => ~NO_FANOUT~
av_beginbursttransfer => ~NO_FANOUT~
av_lock => uav_lock.DATAIN
av_chipselect => ~NO_FANOUT~
av_debugaccess => uav_debugaccess.DATAIN
av_clken => uav_clken.DATAIN


|main|Proyecto:u1|altera_merlin_master_translator:gpu_0_data_master_translator
clk => read_accepted.CLK
reset => read_accepted.ACLR
uav_readdata[0] => av_readdata[0].DATAIN
uav_readdata[1] => av_readdata[1].DATAIN
uav_readdata[2] => av_readdata[2].DATAIN
uav_readdata[3] => av_readdata[3].DATAIN
uav_readdata[4] => av_readdata[4].DATAIN
uav_readdata[5] => av_readdata[5].DATAIN
uav_readdata[6] => av_readdata[6].DATAIN
uav_readdata[7] => av_readdata[7].DATAIN
uav_readdata[8] => av_readdata[8].DATAIN
uav_readdata[9] => av_readdata[9].DATAIN
uav_readdata[10] => av_readdata[10].DATAIN
uav_readdata[11] => av_readdata[11].DATAIN
uav_readdata[12] => av_readdata[12].DATAIN
uav_readdata[13] => av_readdata[13].DATAIN
uav_readdata[14] => av_readdata[14].DATAIN
uav_readdata[15] => av_readdata[15].DATAIN
uav_readdata[16] => av_readdata[16].DATAIN
uav_readdata[17] => av_readdata[17].DATAIN
uav_readdata[18] => av_readdata[18].DATAIN
uav_readdata[19] => av_readdata[19].DATAIN
uav_readdata[20] => av_readdata[20].DATAIN
uav_readdata[21] => av_readdata[21].DATAIN
uav_readdata[22] => av_readdata[22].DATAIN
uav_readdata[23] => av_readdata[23].DATAIN
uav_readdata[24] => av_readdata[24].DATAIN
uav_readdata[25] => av_readdata[25].DATAIN
uav_readdata[26] => av_readdata[26].DATAIN
uav_readdata[27] => av_readdata[27].DATAIN
uav_readdata[28] => av_readdata[28].DATAIN
uav_readdata[29] => av_readdata[29].DATAIN
uav_readdata[30] => av_readdata[30].DATAIN
uav_readdata[31] => av_readdata[31].DATAIN
uav_readdatavalid => always4.IN1
uav_readdatavalid => av_readdatavalid.DATAIN
uav_readdatavalid => av_waitrequest.DATAB
uav_waitrequest => av_waitrequest.DATAA
uav_waitrequest => read_accepted.IN0
av_write => uav_write.DATAIN
av_read => read_accepted.IN1
av_read => av_waitrequest.OUTPUTSELECT
av_read => uav_read.IN1
av_address[0] => uav_address[0].DATAIN
av_address[1] => uav_address[1].DATAIN
av_address[2] => uav_address[2].DATAIN
av_address[3] => uav_address[3].DATAIN
av_address[4] => uav_address[4].DATAIN
av_address[5] => uav_address[5].DATAIN
av_address[6] => uav_address[6].DATAIN
av_address[7] => uav_address[7].DATAIN
av_address[8] => uav_address[8].DATAIN
av_address[9] => uav_address[9].DATAIN
av_address[10] => uav_address[10].DATAIN
av_address[11] => uav_address[11].DATAIN
av_address[12] => uav_address[12].DATAIN
av_address[13] => uav_address[13].DATAIN
av_address[14] => uav_address[14].DATAIN
av_address[15] => uav_address[15].DATAIN
av_address[16] => uav_address[16].DATAIN
av_address[17] => uav_address[17].DATAIN
av_address[18] => uav_address[18].DATAIN
av_address[19] => uav_address[19].DATAIN
av_address[20] => uav_address[20].DATAIN
av_address[21] => uav_address[21].DATAIN
av_address[22] => uav_address[22].DATAIN
av_address[23] => uav_address[23].DATAIN
av_address[24] => uav_address[24].DATAIN
av_address[25] => uav_address[25].DATAIN
av_address[26] => uav_address[26].DATAIN
av_address[27] => uav_address[27].DATAIN
av_address[28] => uav_address[28].DATAIN
av_address[29] => uav_address[29].DATAIN
av_address[30] => uav_address[30].DATAIN
av_address[31] => uav_address[31].DATAIN
av_byteenable[0] => uav_byteenable[0].DATAIN
av_byteenable[1] => uav_byteenable[1].DATAIN
av_byteenable[2] => uav_byteenable[2].DATAIN
av_byteenable[3] => uav_byteenable[3].DATAIN
av_burstcount[0] => ~NO_FANOUT~
av_writedata[0] => uav_writedata[0].DATAIN
av_writedata[1] => uav_writedata[1].DATAIN
av_writedata[2] => uav_writedata[2].DATAIN
av_writedata[3] => uav_writedata[3].DATAIN
av_writedata[4] => uav_writedata[4].DATAIN
av_writedata[5] => uav_writedata[5].DATAIN
av_writedata[6] => uav_writedata[6].DATAIN
av_writedata[7] => uav_writedata[7].DATAIN
av_writedata[8] => uav_writedata[8].DATAIN
av_writedata[9] => uav_writedata[9].DATAIN
av_writedata[10] => uav_writedata[10].DATAIN
av_writedata[11] => uav_writedata[11].DATAIN
av_writedata[12] => uav_writedata[12].DATAIN
av_writedata[13] => uav_writedata[13].DATAIN
av_writedata[14] => uav_writedata[14].DATAIN
av_writedata[15] => uav_writedata[15].DATAIN
av_writedata[16] => uav_writedata[16].DATAIN
av_writedata[17] => uav_writedata[17].DATAIN
av_writedata[18] => uav_writedata[18].DATAIN
av_writedata[19] => uav_writedata[19].DATAIN
av_writedata[20] => uav_writedata[20].DATAIN
av_writedata[21] => uav_writedata[21].DATAIN
av_writedata[22] => uav_writedata[22].DATAIN
av_writedata[23] => uav_writedata[23].DATAIN
av_writedata[24] => uav_writedata[24].DATAIN
av_writedata[25] => uav_writedata[25].DATAIN
av_writedata[26] => uav_writedata[26].DATAIN
av_writedata[27] => uav_writedata[27].DATAIN
av_writedata[28] => uav_writedata[28].DATAIN
av_writedata[29] => uav_writedata[29].DATAIN
av_writedata[30] => uav_writedata[30].DATAIN
av_writedata[31] => uav_writedata[31].DATAIN
av_begintransfer => ~NO_FANOUT~
av_beginbursttransfer => ~NO_FANOUT~
av_lock => uav_lock.DATAIN
av_chipselect => ~NO_FANOUT~
av_debugaccess => uav_debugaccess.DATAIN
av_clken => uav_clken.DATAIN


|main|Proyecto:u1|altera_merlin_master_translator:sgdma_0_descriptor_write_translator
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
uav_readdata[0] => av_readdata[0].DATAIN
uav_readdata[1] => av_readdata[1].DATAIN
uav_readdata[2] => av_readdata[2].DATAIN
uav_readdata[3] => av_readdata[3].DATAIN
uav_readdata[4] => av_readdata[4].DATAIN
uav_readdata[5] => av_readdata[5].DATAIN
uav_readdata[6] => av_readdata[6].DATAIN
uav_readdata[7] => av_readdata[7].DATAIN
uav_readdata[8] => av_readdata[8].DATAIN
uav_readdata[9] => av_readdata[9].DATAIN
uav_readdata[10] => av_readdata[10].DATAIN
uav_readdata[11] => av_readdata[11].DATAIN
uav_readdata[12] => av_readdata[12].DATAIN
uav_readdata[13] => av_readdata[13].DATAIN
uav_readdata[14] => av_readdata[14].DATAIN
uav_readdata[15] => av_readdata[15].DATAIN
uav_readdata[16] => av_readdata[16].DATAIN
uav_readdata[17] => av_readdata[17].DATAIN
uav_readdata[18] => av_readdata[18].DATAIN
uav_readdata[19] => av_readdata[19].DATAIN
uav_readdata[20] => av_readdata[20].DATAIN
uav_readdata[21] => av_readdata[21].DATAIN
uav_readdata[22] => av_readdata[22].DATAIN
uav_readdata[23] => av_readdata[23].DATAIN
uav_readdata[24] => av_readdata[24].DATAIN
uav_readdata[25] => av_readdata[25].DATAIN
uav_readdata[26] => av_readdata[26].DATAIN
uav_readdata[27] => av_readdata[27].DATAIN
uav_readdata[28] => av_readdata[28].DATAIN
uav_readdata[29] => av_readdata[29].DATAIN
uav_readdata[30] => av_readdata[30].DATAIN
uav_readdata[31] => av_readdata[31].DATAIN
uav_readdatavalid => av_readdatavalid.DATAIN
uav_waitrequest => av_waitrequest.DATAIN
av_write => uav_write.DATAIN
av_read => ~NO_FANOUT~
av_address[0] => uav_address[0].DATAIN
av_address[1] => uav_address[1].DATAIN
av_address[2] => uav_address[2].DATAIN
av_address[3] => uav_address[3].DATAIN
av_address[4] => uav_address[4].DATAIN
av_address[5] => uav_address[5].DATAIN
av_address[6] => uav_address[6].DATAIN
av_address[7] => uav_address[7].DATAIN
av_address[8] => uav_address[8].DATAIN
av_address[9] => uav_address[9].DATAIN
av_address[10] => uav_address[10].DATAIN
av_address[11] => uav_address[11].DATAIN
av_address[12] => uav_address[12].DATAIN
av_address[13] => uav_address[13].DATAIN
av_address[14] => uav_address[14].DATAIN
av_address[15] => uav_address[15].DATAIN
av_address[16] => uav_address[16].DATAIN
av_address[17] => uav_address[17].DATAIN
av_address[18] => uav_address[18].DATAIN
av_address[19] => uav_address[19].DATAIN
av_address[20] => uav_address[20].DATAIN
av_address[21] => uav_address[21].DATAIN
av_address[22] => uav_address[22].DATAIN
av_address[23] => uav_address[23].DATAIN
av_address[24] => uav_address[24].DATAIN
av_address[25] => uav_address[25].DATAIN
av_address[26] => uav_address[26].DATAIN
av_address[27] => uav_address[27].DATAIN
av_address[28] => uav_address[28].DATAIN
av_address[29] => uav_address[29].DATAIN
av_address[30] => uav_address[30].DATAIN
av_address[31] => uav_address[31].DATAIN
av_byteenable[0] => uav_byteenable[0].DATAIN
av_byteenable[1] => uav_byteenable[1].DATAIN
av_byteenable[2] => uav_byteenable[2].DATAIN
av_byteenable[3] => uav_byteenable[3].DATAIN
av_burstcount[0] => ~NO_FANOUT~
av_writedata[0] => uav_writedata[0].DATAIN
av_writedata[1] => uav_writedata[1].DATAIN
av_writedata[2] => uav_writedata[2].DATAIN
av_writedata[3] => uav_writedata[3].DATAIN
av_writedata[4] => uav_writedata[4].DATAIN
av_writedata[5] => uav_writedata[5].DATAIN
av_writedata[6] => uav_writedata[6].DATAIN
av_writedata[7] => uav_writedata[7].DATAIN
av_writedata[8] => uav_writedata[8].DATAIN
av_writedata[9] => uav_writedata[9].DATAIN
av_writedata[10] => uav_writedata[10].DATAIN
av_writedata[11] => uav_writedata[11].DATAIN
av_writedata[12] => uav_writedata[12].DATAIN
av_writedata[13] => uav_writedata[13].DATAIN
av_writedata[14] => uav_writedata[14].DATAIN
av_writedata[15] => uav_writedata[15].DATAIN
av_writedata[16] => uav_writedata[16].DATAIN
av_writedata[17] => uav_writedata[17].DATAIN
av_writedata[18] => uav_writedata[18].DATAIN
av_writedata[19] => uav_writedata[19].DATAIN
av_writedata[20] => uav_writedata[20].DATAIN
av_writedata[21] => uav_writedata[21].DATAIN
av_writedata[22] => uav_writedata[22].DATAIN
av_writedata[23] => uav_writedata[23].DATAIN
av_writedata[24] => uav_writedata[24].DATAIN
av_writedata[25] => uav_writedata[25].DATAIN
av_writedata[26] => uav_writedata[26].DATAIN
av_writedata[27] => uav_writedata[27].DATAIN
av_writedata[28] => uav_writedata[28].DATAIN
av_writedata[29] => uav_writedata[29].DATAIN
av_writedata[30] => uav_writedata[30].DATAIN
av_writedata[31] => uav_writedata[31].DATAIN
av_begintransfer => ~NO_FANOUT~
av_beginbursttransfer => ~NO_FANOUT~
av_lock => uav_lock.DATAIN
av_chipselect => ~NO_FANOUT~
av_debugaccess => uav_debugaccess.DATAIN
av_clken => uav_clken.DATAIN


|main|Proyecto:u1|altera_merlin_master_translator:sgdma_0_descriptor_read_translator
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
uav_readdata[0] => av_readdata[0].DATAIN
uav_readdata[1] => av_readdata[1].DATAIN
uav_readdata[2] => av_readdata[2].DATAIN
uav_readdata[3] => av_readdata[3].DATAIN
uav_readdata[4] => av_readdata[4].DATAIN
uav_readdata[5] => av_readdata[5].DATAIN
uav_readdata[6] => av_readdata[6].DATAIN
uav_readdata[7] => av_readdata[7].DATAIN
uav_readdata[8] => av_readdata[8].DATAIN
uav_readdata[9] => av_readdata[9].DATAIN
uav_readdata[10] => av_readdata[10].DATAIN
uav_readdata[11] => av_readdata[11].DATAIN
uav_readdata[12] => av_readdata[12].DATAIN
uav_readdata[13] => av_readdata[13].DATAIN
uav_readdata[14] => av_readdata[14].DATAIN
uav_readdata[15] => av_readdata[15].DATAIN
uav_readdata[16] => av_readdata[16].DATAIN
uav_readdata[17] => av_readdata[17].DATAIN
uav_readdata[18] => av_readdata[18].DATAIN
uav_readdata[19] => av_readdata[19].DATAIN
uav_readdata[20] => av_readdata[20].DATAIN
uav_readdata[21] => av_readdata[21].DATAIN
uav_readdata[22] => av_readdata[22].DATAIN
uav_readdata[23] => av_readdata[23].DATAIN
uav_readdata[24] => av_readdata[24].DATAIN
uav_readdata[25] => av_readdata[25].DATAIN
uav_readdata[26] => av_readdata[26].DATAIN
uav_readdata[27] => av_readdata[27].DATAIN
uav_readdata[28] => av_readdata[28].DATAIN
uav_readdata[29] => av_readdata[29].DATAIN
uav_readdata[30] => av_readdata[30].DATAIN
uav_readdata[31] => av_readdata[31].DATAIN
uav_readdatavalid => av_readdatavalid.DATAIN
uav_waitrequest => av_waitrequest.DATAIN
av_write => ~NO_FANOUT~
av_read => uav_read.DATAIN
av_address[0] => uav_address[0].DATAIN
av_address[1] => uav_address[1].DATAIN
av_address[2] => uav_address[2].DATAIN
av_address[3] => uav_address[3].DATAIN
av_address[4] => uav_address[4].DATAIN
av_address[5] => uav_address[5].DATAIN
av_address[6] => uav_address[6].DATAIN
av_address[7] => uav_address[7].DATAIN
av_address[8] => uav_address[8].DATAIN
av_address[9] => uav_address[9].DATAIN
av_address[10] => uav_address[10].DATAIN
av_address[11] => uav_address[11].DATAIN
av_address[12] => uav_address[12].DATAIN
av_address[13] => uav_address[13].DATAIN
av_address[14] => uav_address[14].DATAIN
av_address[15] => uav_address[15].DATAIN
av_address[16] => uav_address[16].DATAIN
av_address[17] => uav_address[17].DATAIN
av_address[18] => uav_address[18].DATAIN
av_address[19] => uav_address[19].DATAIN
av_address[20] => uav_address[20].DATAIN
av_address[21] => uav_address[21].DATAIN
av_address[22] => uav_address[22].DATAIN
av_address[23] => uav_address[23].DATAIN
av_address[24] => uav_address[24].DATAIN
av_address[25] => uav_address[25].DATAIN
av_address[26] => uav_address[26].DATAIN
av_address[27] => uav_address[27].DATAIN
av_address[28] => uav_address[28].DATAIN
av_address[29] => uav_address[29].DATAIN
av_address[30] => uav_address[30].DATAIN
av_address[31] => uav_address[31].DATAIN
av_byteenable[0] => uav_byteenable[0].DATAIN
av_byteenable[1] => uav_byteenable[1].DATAIN
av_byteenable[2] => uav_byteenable[2].DATAIN
av_byteenable[3] => uav_byteenable[3].DATAIN
av_burstcount[0] => ~NO_FANOUT~
av_writedata[0] => uav_writedata[0].DATAIN
av_writedata[1] => uav_writedata[1].DATAIN
av_writedata[2] => uav_writedata[2].DATAIN
av_writedata[3] => uav_writedata[3].DATAIN
av_writedata[4] => uav_writedata[4].DATAIN
av_writedata[5] => uav_writedata[5].DATAIN
av_writedata[6] => uav_writedata[6].DATAIN
av_writedata[7] => uav_writedata[7].DATAIN
av_writedata[8] => uav_writedata[8].DATAIN
av_writedata[9] => uav_writedata[9].DATAIN
av_writedata[10] => uav_writedata[10].DATAIN
av_writedata[11] => uav_writedata[11].DATAIN
av_writedata[12] => uav_writedata[12].DATAIN
av_writedata[13] => uav_writedata[13].DATAIN
av_writedata[14] => uav_writedata[14].DATAIN
av_writedata[15] => uav_writedata[15].DATAIN
av_writedata[16] => uav_writedata[16].DATAIN
av_writedata[17] => uav_writedata[17].DATAIN
av_writedata[18] => uav_writedata[18].DATAIN
av_writedata[19] => uav_writedata[19].DATAIN
av_writedata[20] => uav_writedata[20].DATAIN
av_writedata[21] => uav_writedata[21].DATAIN
av_writedata[22] => uav_writedata[22].DATAIN
av_writedata[23] => uav_writedata[23].DATAIN
av_writedata[24] => uav_writedata[24].DATAIN
av_writedata[25] => uav_writedata[25].DATAIN
av_writedata[26] => uav_writedata[26].DATAIN
av_writedata[27] => uav_writedata[27].DATAIN
av_writedata[28] => uav_writedata[28].DATAIN
av_writedata[29] => uav_writedata[29].DATAIN
av_writedata[30] => uav_writedata[30].DATAIN
av_writedata[31] => uav_writedata[31].DATAIN
av_begintransfer => ~NO_FANOUT~
av_beginbursttransfer => ~NO_FANOUT~
av_lock => uav_lock.DATAIN
av_chipselect => ~NO_FANOUT~
av_debugaccess => uav_debugaccess.DATAIN
av_clken => uav_clken.DATAIN


|main|Proyecto:u1|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator
clk => in_transfer.CLK
clk => end_beginbursttransfer.CLK
clk => end_begintransfer.CLK
clk => av_chipselect_pre.CLK
clk => av_outputenable_pre.CLK
clk => read_latency_shift_reg[0].CLK
clk => av_readdata_pre[0].CLK
clk => av_readdata_pre[1].CLK
clk => av_readdata_pre[2].CLK
clk => av_readdata_pre[3].CLK
clk => av_readdata_pre[4].CLK
clk => av_readdata_pre[5].CLK
clk => av_readdata_pre[6].CLK
clk => av_readdata_pre[7].CLK
clk => av_readdata_pre[8].CLK
clk => av_readdata_pre[9].CLK
clk => av_readdata_pre[10].CLK
clk => av_readdata_pre[11].CLK
clk => av_readdata_pre[12].CLK
clk => av_readdata_pre[13].CLK
clk => av_readdata_pre[14].CLK
clk => av_readdata_pre[15].CLK
clk => av_readdata_pre[16].CLK
clk => av_readdata_pre[17].CLK
clk => av_readdata_pre[18].CLK
clk => av_readdata_pre[19].CLK
clk => av_readdata_pre[20].CLK
clk => av_readdata_pre[21].CLK
clk => av_readdata_pre[22].CLK
clk => av_readdata_pre[23].CLK
clk => av_readdata_pre[24].CLK
clk => av_readdata_pre[25].CLK
clk => av_readdata_pre[26].CLK
clk => av_readdata_pre[27].CLK
clk => av_readdata_pre[28].CLK
clk => av_readdata_pre[29].CLK
clk => av_readdata_pre[30].CLK
clk => av_readdata_pre[31].CLK
clk => waitrequest_reset_override.CLK
clk => wait_latency_counter[0].CLK
clk => wait_latency_counter[1].CLK
reset => in_transfer.ACLR
reset => end_beginbursttransfer.ACLR
reset => end_begintransfer.ACLR
reset => av_chipselect_pre.ACLR
reset => av_outputenable_pre.ACLR
reset => read_latency_shift_reg[0].ACLR
reset => av_readdata_pre[0].ACLR
reset => av_readdata_pre[1].ACLR
reset => av_readdata_pre[2].ACLR
reset => av_readdata_pre[3].ACLR
reset => av_readdata_pre[4].ACLR
reset => av_readdata_pre[5].ACLR
reset => av_readdata_pre[6].ACLR
reset => av_readdata_pre[7].ACLR
reset => av_readdata_pre[8].ACLR
reset => av_readdata_pre[9].ACLR
reset => av_readdata_pre[10].ACLR
reset => av_readdata_pre[11].ACLR
reset => av_readdata_pre[12].ACLR
reset => av_readdata_pre[13].ACLR
reset => av_readdata_pre[14].ACLR
reset => av_readdata_pre[15].ACLR
reset => av_readdata_pre[16].ACLR
reset => av_readdata_pre[17].ACLR
reset => av_readdata_pre[18].ACLR
reset => av_readdata_pre[19].ACLR
reset => av_readdata_pre[20].ACLR
reset => av_readdata_pre[21].ACLR
reset => av_readdata_pre[22].ACLR
reset => av_readdata_pre[23].ACLR
reset => av_readdata_pre[24].ACLR
reset => av_readdata_pre[25].ACLR
reset => av_readdata_pre[26].ACLR
reset => av_readdata_pre[27].ACLR
reset => av_readdata_pre[28].ACLR
reset => av_readdata_pre[29].ACLR
reset => av_readdata_pre[30].ACLR
reset => av_readdata_pre[31].ACLR
reset => waitrequest_reset_override.PRESET
reset => wait_latency_counter[0].ACLR
reset => wait_latency_counter[1].ACLR
uav_address[0] => ~NO_FANOUT~
uav_address[1] => ~NO_FANOUT~
uav_address[2] => av_address[0].DATAIN
uav_address[3] => av_address[1].DATAIN
uav_address[4] => av_address[2].DATAIN
uav_address[5] => av_address[3].DATAIN
uav_address[6] => av_address[4].DATAIN
uav_address[7] => av_address[5].DATAIN
uav_address[8] => av_address[6].DATAIN
uav_address[9] => av_address[7].DATAIN
uav_address[10] => av_address[8].DATAIN
uav_address[11] => ~NO_FANOUT~
uav_address[12] => ~NO_FANOUT~
uav_address[13] => ~NO_FANOUT~
uav_address[14] => ~NO_FANOUT~
uav_address[15] => ~NO_FANOUT~
uav_address[16] => ~NO_FANOUT~
uav_address[17] => ~NO_FANOUT~
uav_address[18] => ~NO_FANOUT~
uav_address[19] => ~NO_FANOUT~
uav_address[20] => ~NO_FANOUT~
uav_address[21] => ~NO_FANOUT~
uav_address[22] => ~NO_FANOUT~
uav_address[23] => ~NO_FANOUT~
uav_address[24] => ~NO_FANOUT~
uav_address[25] => ~NO_FANOUT~
uav_address[26] => ~NO_FANOUT~
uav_address[27] => ~NO_FANOUT~
uav_address[28] => ~NO_FANOUT~
uav_address[29] => ~NO_FANOUT~
uav_address[30] => ~NO_FANOUT~
uav_address[31] => ~NO_FANOUT~
uav_writedata[0] => av_writedata[0].DATAIN
uav_writedata[1] => av_writedata[1].DATAIN
uav_writedata[2] => av_writedata[2].DATAIN
uav_writedata[3] => av_writedata[3].DATAIN
uav_writedata[4] => av_writedata[4].DATAIN
uav_writedata[5] => av_writedata[5].DATAIN
uav_writedata[6] => av_writedata[6].DATAIN
uav_writedata[7] => av_writedata[7].DATAIN
uav_writedata[8] => av_writedata[8].DATAIN
uav_writedata[9] => av_writedata[9].DATAIN
uav_writedata[10] => av_writedata[10].DATAIN
uav_writedata[11] => av_writedata[11].DATAIN
uav_writedata[12] => av_writedata[12].DATAIN
uav_writedata[13] => av_writedata[13].DATAIN
uav_writedata[14] => av_writedata[14].DATAIN
uav_writedata[15] => av_writedata[15].DATAIN
uav_writedata[16] => av_writedata[16].DATAIN
uav_writedata[17] => av_writedata[17].DATAIN
uav_writedata[18] => av_writedata[18].DATAIN
uav_writedata[19] => av_writedata[19].DATAIN
uav_writedata[20] => av_writedata[20].DATAIN
uav_writedata[21] => av_writedata[21].DATAIN
uav_writedata[22] => av_writedata[22].DATAIN
uav_writedata[23] => av_writedata[23].DATAIN
uav_writedata[24] => av_writedata[24].DATAIN
uav_writedata[25] => av_writedata[25].DATAIN
uav_writedata[26] => av_writedata[26].DATAIN
uav_writedata[27] => av_writedata[27].DATAIN
uav_writedata[28] => av_writedata[28].DATAIN
uav_writedata[29] => av_writedata[29].DATAIN
uav_writedata[30] => av_writedata[30].DATAIN
uav_writedata[31] => av_writedata[31].DATAIN
uav_write => av_writebyteenable.IN0
uav_write => av_writebyteenable.IN0
uav_write => av_writebyteenable.IN0
uav_write => av_writebyteenable.IN0
uav_write => av_write.IN1
uav_write => av_waitrequest_generated.OUTPUTSELECT
uav_write => av_begintransfer.IN0
uav_write => end_beginbursttransfer.IN1
uav_write => always19.IN1
uav_write => in_transfer.OUTPUTSELECT
uav_read => av_read.IN1
uav_read => read_latency_shift_reg.IN1
uav_read => av_outputenable.OUTPUTSELECT
uav_read => av_begintransfer.IN1
uav_read => av_beginbursttransfer.OUTPUTSELECT
uav_burstcount[0] => Equal2.IN3
uav_burstcount[1] => Equal2.IN2
uav_burstcount[2] => av_burstcount[0].DATAIN
uav_burstcount[2] => Equal2.IN4
uav_byteenable[0] => av_writebyteenable.IN1
uav_byteenable[0] => av_byteenable[0].DATAIN
uav_byteenable[1] => av_writebyteenable.IN1
uav_byteenable[1] => av_byteenable[1].DATAIN
uav_byteenable[2] => av_writebyteenable.IN1
uav_byteenable[2] => av_byteenable[2].DATAIN
uav_byteenable[3] => av_writebyteenable.IN1
uav_byteenable[3] => av_byteenable[3].DATAIN
uav_lock => av_lock.DATAIN
uav_debugaccess => av_debugaccess.DATAIN
uav_clken => ~NO_FANOUT~
av_readdata[0] => av_readdata_pre[0].DATAIN
av_readdata[1] => av_readdata_pre[1].DATAIN
av_readdata[2] => av_readdata_pre[2].DATAIN
av_readdata[3] => av_readdata_pre[3].DATAIN
av_readdata[4] => av_readdata_pre[4].DATAIN
av_readdata[5] => av_readdata_pre[5].DATAIN
av_readdata[6] => av_readdata_pre[6].DATAIN
av_readdata[7] => av_readdata_pre[7].DATAIN
av_readdata[8] => av_readdata_pre[8].DATAIN
av_readdata[9] => av_readdata_pre[9].DATAIN
av_readdata[10] => av_readdata_pre[10].DATAIN
av_readdata[11] => av_readdata_pre[11].DATAIN
av_readdata[12] => av_readdata_pre[12].DATAIN
av_readdata[13] => av_readdata_pre[13].DATAIN
av_readdata[14] => av_readdata_pre[14].DATAIN
av_readdata[15] => av_readdata_pre[15].DATAIN
av_readdata[16] => av_readdata_pre[16].DATAIN
av_readdata[17] => av_readdata_pre[17].DATAIN
av_readdata[18] => av_readdata_pre[18].DATAIN
av_readdata[19] => av_readdata_pre[19].DATAIN
av_readdata[20] => av_readdata_pre[20].DATAIN
av_readdata[21] => av_readdata_pre[21].DATAIN
av_readdata[22] => av_readdata_pre[22].DATAIN
av_readdata[23] => av_readdata_pre[23].DATAIN
av_readdata[24] => av_readdata_pre[24].DATAIN
av_readdata[25] => av_readdata_pre[25].DATAIN
av_readdata[26] => av_readdata_pre[26].DATAIN
av_readdata[27] => av_readdata_pre[27].DATAIN
av_readdata[28] => av_readdata_pre[28].DATAIN
av_readdata[29] => av_readdata_pre[29].DATAIN
av_readdata[30] => av_readdata_pre[30].DATAIN
av_readdata[31] => av_readdata_pre[31].DATAIN
av_readdatavalid => ~NO_FANOUT~
av_waitrequest => ~NO_FANOUT~


|main|Proyecto:u1|altera_merlin_slave_translator:sdram_0_s1_translator
clk => in_transfer.CLK
clk => end_beginbursttransfer.CLK
clk => end_begintransfer.CLK
clk => av_chipselect_pre.CLK
clk => av_outputenable_pre.CLK
clk => waitrequest_reset_override.CLK
reset => in_transfer.ACLR
reset => end_beginbursttransfer.ACLR
reset => end_begintransfer.ACLR
reset => av_chipselect_pre.ACLR
reset => av_outputenable_pre.ACLR
reset => waitrequest_reset_override.PRESET
uav_address[0] => ~NO_FANOUT~
uav_address[1] => av_address[0].DATAIN
uav_address[2] => av_address[1].DATAIN
uav_address[3] => av_address[2].DATAIN
uav_address[4] => av_address[3].DATAIN
uav_address[5] => av_address[4].DATAIN
uav_address[6] => av_address[5].DATAIN
uav_address[7] => av_address[6].DATAIN
uav_address[8] => av_address[7].DATAIN
uav_address[9] => av_address[8].DATAIN
uav_address[10] => av_address[9].DATAIN
uav_address[11] => av_address[10].DATAIN
uav_address[12] => av_address[11].DATAIN
uav_address[13] => av_address[12].DATAIN
uav_address[14] => av_address[13].DATAIN
uav_address[15] => av_address[14].DATAIN
uav_address[16] => av_address[15].DATAIN
uav_address[17] => av_address[16].DATAIN
uav_address[18] => av_address[17].DATAIN
uav_address[19] => av_address[18].DATAIN
uav_address[20] => av_address[19].DATAIN
uav_address[21] => av_address[20].DATAIN
uav_address[22] => av_address[21].DATAIN
uav_address[23] => av_address[22].DATAIN
uav_address[24] => av_address[23].DATAIN
uav_address[25] => ~NO_FANOUT~
uav_address[26] => ~NO_FANOUT~
uav_address[27] => ~NO_FANOUT~
uav_address[28] => ~NO_FANOUT~
uav_address[29] => ~NO_FANOUT~
uav_address[30] => ~NO_FANOUT~
uav_address[31] => ~NO_FANOUT~
uav_writedata[0] => av_writedata[0].DATAIN
uav_writedata[1] => av_writedata[1].DATAIN
uav_writedata[2] => av_writedata[2].DATAIN
uav_writedata[3] => av_writedata[3].DATAIN
uav_writedata[4] => av_writedata[4].DATAIN
uav_writedata[5] => av_writedata[5].DATAIN
uav_writedata[6] => av_writedata[6].DATAIN
uav_writedata[7] => av_writedata[7].DATAIN
uav_writedata[8] => av_writedata[8].DATAIN
uav_writedata[9] => av_writedata[9].DATAIN
uav_writedata[10] => av_writedata[10].DATAIN
uav_writedata[11] => av_writedata[11].DATAIN
uav_writedata[12] => av_writedata[12].DATAIN
uav_writedata[13] => av_writedata[13].DATAIN
uav_writedata[14] => av_writedata[14].DATAIN
uav_writedata[15] => av_writedata[15].DATAIN
uav_write => av_writebyteenable.IN0
uav_write => av_writebyteenable.IN0
uav_write => av_begintransfer.IN0
uav_write => end_beginbursttransfer.IN1
uav_write => always19.IN1
uav_write => in_transfer.OUTPUTSELECT
uav_write => av_write.DATAIN
uav_read => av_outputenable.OUTPUTSELECT
uav_read => av_begintransfer.IN1
uav_read => av_beginbursttransfer.OUTPUTSELECT
uav_read => av_read.DATAIN
uav_burstcount[0] => Equal0.IN2
uav_burstcount[1] => av_burstcount[0].DATAIN
uav_burstcount[1] => Equal0.IN3
uav_byteenable[0] => av_writebyteenable.IN1
uav_byteenable[0] => av_byteenable[0].DATAIN
uav_byteenable[1] => av_writebyteenable.IN1
uav_byteenable[1] => av_byteenable[1].DATAIN
uav_lock => av_lock.DATAIN
uav_debugaccess => av_debugaccess.DATAIN
uav_clken => ~NO_FANOUT~
av_readdata[0] => uav_readdata[0].DATAIN
av_readdata[1] => uav_readdata[1].DATAIN
av_readdata[2] => uav_readdata[2].DATAIN
av_readdata[3] => uav_readdata[3].DATAIN
av_readdata[4] => uav_readdata[4].DATAIN
av_readdata[5] => uav_readdata[5].DATAIN
av_readdata[6] => uav_readdata[6].DATAIN
av_readdata[7] => uav_readdata[7].DATAIN
av_readdata[8] => uav_readdata[8].DATAIN
av_readdata[9] => uav_readdata[9].DATAIN
av_readdata[10] => uav_readdata[10].DATAIN
av_readdata[11] => uav_readdata[11].DATAIN
av_readdata[12] => uav_readdata[12].DATAIN
av_readdata[13] => uav_readdata[13].DATAIN
av_readdata[14] => uav_readdata[14].DATAIN
av_readdata[15] => uav_readdata[15].DATAIN
av_readdatavalid => uav_readdatavalid.DATAIN
av_waitrequest => always17.IN1
av_waitrequest => end_begintransfer.OUTPUTSELECT
av_waitrequest => uav_waitrequest.DATAIN


|main|Proyecto:u1|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator
clk => in_transfer.CLK
clk => end_beginbursttransfer.CLK
clk => end_begintransfer.CLK
clk => av_chipselect_pre.CLK
clk => av_outputenable_pre.CLK
clk => read_latency_shift_reg[0].CLK
clk => av_readdata_pre[0].CLK
clk => av_readdata_pre[1].CLK
clk => av_readdata_pre[2].CLK
clk => av_readdata_pre[3].CLK
clk => av_readdata_pre[4].CLK
clk => av_readdata_pre[5].CLK
clk => av_readdata_pre[6].CLK
clk => av_readdata_pre[7].CLK
clk => av_readdata_pre[8].CLK
clk => av_readdata_pre[9].CLK
clk => av_readdata_pre[10].CLK
clk => av_readdata_pre[11].CLK
clk => av_readdata_pre[12].CLK
clk => av_readdata_pre[13].CLK
clk => av_readdata_pre[14].CLK
clk => av_readdata_pre[15].CLK
clk => av_readdata_pre[16].CLK
clk => av_readdata_pre[17].CLK
clk => av_readdata_pre[18].CLK
clk => av_readdata_pre[19].CLK
clk => av_readdata_pre[20].CLK
clk => av_readdata_pre[21].CLK
clk => av_readdata_pre[22].CLK
clk => av_readdata_pre[23].CLK
clk => av_readdata_pre[24].CLK
clk => av_readdata_pre[25].CLK
clk => av_readdata_pre[26].CLK
clk => av_readdata_pre[27].CLK
clk => av_readdata_pre[28].CLK
clk => av_readdata_pre[29].CLK
clk => av_readdata_pre[30].CLK
clk => av_readdata_pre[31].CLK
clk => waitrequest_reset_override.CLK
clk => wait_latency_counter[0].CLK
clk => wait_latency_counter[1].CLK
reset => in_transfer.ACLR
reset => end_beginbursttransfer.ACLR
reset => end_begintransfer.ACLR
reset => av_chipselect_pre.ACLR
reset => av_outputenable_pre.ACLR
reset => read_latency_shift_reg[0].ACLR
reset => av_readdata_pre[0].ACLR
reset => av_readdata_pre[1].ACLR
reset => av_readdata_pre[2].ACLR
reset => av_readdata_pre[3].ACLR
reset => av_readdata_pre[4].ACLR
reset => av_readdata_pre[5].ACLR
reset => av_readdata_pre[6].ACLR
reset => av_readdata_pre[7].ACLR
reset => av_readdata_pre[8].ACLR
reset => av_readdata_pre[9].ACLR
reset => av_readdata_pre[10].ACLR
reset => av_readdata_pre[11].ACLR
reset => av_readdata_pre[12].ACLR
reset => av_readdata_pre[13].ACLR
reset => av_readdata_pre[14].ACLR
reset => av_readdata_pre[15].ACLR
reset => av_readdata_pre[16].ACLR
reset => av_readdata_pre[17].ACLR
reset => av_readdata_pre[18].ACLR
reset => av_readdata_pre[19].ACLR
reset => av_readdata_pre[20].ACLR
reset => av_readdata_pre[21].ACLR
reset => av_readdata_pre[22].ACLR
reset => av_readdata_pre[23].ACLR
reset => av_readdata_pre[24].ACLR
reset => av_readdata_pre[25].ACLR
reset => av_readdata_pre[26].ACLR
reset => av_readdata_pre[27].ACLR
reset => av_readdata_pre[28].ACLR
reset => av_readdata_pre[29].ACLR
reset => av_readdata_pre[30].ACLR
reset => av_readdata_pre[31].ACLR
reset => waitrequest_reset_override.PRESET
reset => wait_latency_counter[0].ACLR
reset => wait_latency_counter[1].ACLR
uav_address[0] => ~NO_FANOUT~
uav_address[1] => ~NO_FANOUT~
uav_address[2] => av_address[0].DATAIN
uav_address[3] => ~NO_FANOUT~
uav_address[4] => ~NO_FANOUT~
uav_address[5] => ~NO_FANOUT~
uav_address[6] => ~NO_FANOUT~
uav_address[7] => ~NO_FANOUT~
uav_address[8] => ~NO_FANOUT~
uav_address[9] => ~NO_FANOUT~
uav_address[10] => ~NO_FANOUT~
uav_address[11] => ~NO_FANOUT~
uav_address[12] => ~NO_FANOUT~
uav_address[13] => ~NO_FANOUT~
uav_address[14] => ~NO_FANOUT~
uav_address[15] => ~NO_FANOUT~
uav_address[16] => ~NO_FANOUT~
uav_address[17] => ~NO_FANOUT~
uav_address[18] => ~NO_FANOUT~
uav_address[19] => ~NO_FANOUT~
uav_address[20] => ~NO_FANOUT~
uav_address[21] => ~NO_FANOUT~
uav_address[22] => ~NO_FANOUT~
uav_address[23] => ~NO_FANOUT~
uav_address[24] => ~NO_FANOUT~
uav_address[25] => ~NO_FANOUT~
uav_address[26] => ~NO_FANOUT~
uav_address[27] => ~NO_FANOUT~
uav_address[28] => ~NO_FANOUT~
uav_address[29] => ~NO_FANOUT~
uav_address[30] => ~NO_FANOUT~
uav_address[31] => ~NO_FANOUT~
uav_writedata[0] => av_writedata[0].DATAIN
uav_writedata[1] => av_writedata[1].DATAIN
uav_writedata[2] => av_writedata[2].DATAIN
uav_writedata[3] => av_writedata[3].DATAIN
uav_writedata[4] => av_writedata[4].DATAIN
uav_writedata[5] => av_writedata[5].DATAIN
uav_writedata[6] => av_writedata[6].DATAIN
uav_writedata[7] => av_writedata[7].DATAIN
uav_writedata[8] => av_writedata[8].DATAIN
uav_writedata[9] => av_writedata[9].DATAIN
uav_writedata[10] => av_writedata[10].DATAIN
uav_writedata[11] => av_writedata[11].DATAIN
uav_writedata[12] => av_writedata[12].DATAIN
uav_writedata[13] => av_writedata[13].DATAIN
uav_writedata[14] => av_writedata[14].DATAIN
uav_writedata[15] => av_writedata[15].DATAIN
uav_writedata[16] => av_writedata[16].DATAIN
uav_writedata[17] => av_writedata[17].DATAIN
uav_writedata[18] => av_writedata[18].DATAIN
uav_writedata[19] => av_writedata[19].DATAIN
uav_writedata[20] => av_writedata[20].DATAIN
uav_writedata[21] => av_writedata[21].DATAIN
uav_writedata[22] => av_writedata[22].DATAIN
uav_writedata[23] => av_writedata[23].DATAIN
uav_writedata[24] => av_writedata[24].DATAIN
uav_writedata[25] => av_writedata[25].DATAIN
uav_writedata[26] => av_writedata[26].DATAIN
uav_writedata[27] => av_writedata[27].DATAIN
uav_writedata[28] => av_writedata[28].DATAIN
uav_writedata[29] => av_writedata[29].DATAIN
uav_writedata[30] => av_writedata[30].DATAIN
uav_writedata[31] => av_writedata[31].DATAIN
uav_write => av_writebyteenable.IN0
uav_write => av_writebyteenable.IN0
uav_write => av_writebyteenable.IN0
uav_write => av_writebyteenable.IN0
uav_write => av_write.IN1
uav_write => av_waitrequest_generated.OUTPUTSELECT
uav_write => av_begintransfer.IN0
uav_write => end_beginbursttransfer.IN1
uav_write => always19.IN1
uav_write => in_transfer.OUTPUTSELECT
uav_read => av_read.IN1
uav_read => read_latency_shift_reg.IN1
uav_read => av_outputenable.OUTPUTSELECT
uav_read => av_begintransfer.IN1
uav_read => av_beginbursttransfer.OUTPUTSELECT
uav_burstcount[0] => Equal2.IN3
uav_burstcount[1] => Equal2.IN2
uav_burstcount[2] => av_burstcount[0].DATAIN
uav_burstcount[2] => Equal2.IN4
uav_byteenable[0] => av_writebyteenable.IN1
uav_byteenable[0] => av_byteenable[0].DATAIN
uav_byteenable[1] => av_writebyteenable.IN1
uav_byteenable[1] => av_byteenable[1].DATAIN
uav_byteenable[2] => av_writebyteenable.IN1
uav_byteenable[2] => av_byteenable[2].DATAIN
uav_byteenable[3] => av_writebyteenable.IN1
uav_byteenable[3] => av_byteenable[3].DATAIN
uav_lock => av_lock.DATAIN
uav_debugaccess => av_debugaccess.DATAIN
uav_clken => ~NO_FANOUT~
av_readdata[0] => av_readdata_pre[0].DATAIN
av_readdata[1] => av_readdata_pre[1].DATAIN
av_readdata[2] => av_readdata_pre[2].DATAIN
av_readdata[3] => av_readdata_pre[3].DATAIN
av_readdata[4] => av_readdata_pre[4].DATAIN
av_readdata[5] => av_readdata_pre[5].DATAIN
av_readdata[6] => av_readdata_pre[6].DATAIN
av_readdata[7] => av_readdata_pre[7].DATAIN
av_readdata[8] => av_readdata_pre[8].DATAIN
av_readdata[9] => av_readdata_pre[9].DATAIN
av_readdata[10] => av_readdata_pre[10].DATAIN
av_readdata[11] => av_readdata_pre[11].DATAIN
av_readdata[12] => av_readdata_pre[12].DATAIN
av_readdata[13] => av_readdata_pre[13].DATAIN
av_readdata[14] => av_readdata_pre[14].DATAIN
av_readdata[15] => av_readdata_pre[15].DATAIN
av_readdata[16] => av_readdata_pre[16].DATAIN
av_readdata[17] => av_readdata_pre[17].DATAIN
av_readdata[18] => av_readdata_pre[18].DATAIN
av_readdata[19] => av_readdata_pre[19].DATAIN
av_readdata[20] => av_readdata_pre[20].DATAIN
av_readdata[21] => av_readdata_pre[21].DATAIN
av_readdata[22] => av_readdata_pre[22].DATAIN
av_readdata[23] => av_readdata_pre[23].DATAIN
av_readdata[24] => av_readdata_pre[24].DATAIN
av_readdata[25] => av_readdata_pre[25].DATAIN
av_readdata[26] => av_readdata_pre[26].DATAIN
av_readdata[27] => av_readdata_pre[27].DATAIN
av_readdata[28] => av_readdata_pre[28].DATAIN
av_readdata[29] => av_readdata_pre[29].DATAIN
av_readdata[30] => av_readdata_pre[30].DATAIN
av_readdata[31] => av_readdata_pre[31].DATAIN
av_readdatavalid => ~NO_FANOUT~
av_waitrequest => ~NO_FANOUT~


|main|Proyecto:u1|altera_merlin_slave_translator:lcd_0_control_slave_translator
clk => in_transfer.CLK
clk => end_beginbursttransfer.CLK
clk => end_begintransfer.CLK
clk => av_chipselect_pre.CLK
clk => av_outputenable_pre.CLK
clk => read_latency_shift_reg[0].CLK
clk => av_readdata_pre[0].CLK
clk => av_readdata_pre[1].CLK
clk => av_readdata_pre[2].CLK
clk => av_readdata_pre[3].CLK
clk => av_readdata_pre[4].CLK
clk => av_readdata_pre[5].CLK
clk => av_readdata_pre[6].CLK
clk => av_readdata_pre[7].CLK
clk => waitrequest_reset_override.CLK
clk => wait_latency_counter[0].CLK
clk => wait_latency_counter[1].CLK
clk => wait_latency_counter[2].CLK
clk => wait_latency_counter[3].CLK
clk => wait_latency_counter[4].CLK
clk => wait_latency_counter[5].CLK
clk => wait_latency_counter[6].CLK
reset => in_transfer.ACLR
reset => end_beginbursttransfer.ACLR
reset => end_begintransfer.ACLR
reset => av_chipselect_pre.ACLR
reset => av_outputenable_pre.ACLR
reset => read_latency_shift_reg[0].ACLR
reset => av_readdata_pre[0].ACLR
reset => av_readdata_pre[1].ACLR
reset => av_readdata_pre[2].ACLR
reset => av_readdata_pre[3].ACLR
reset => av_readdata_pre[4].ACLR
reset => av_readdata_pre[5].ACLR
reset => av_readdata_pre[6].ACLR
reset => av_readdata_pre[7].ACLR
reset => waitrequest_reset_override.PRESET
reset => wait_latency_counter[0].ACLR
reset => wait_latency_counter[1].ACLR
reset => wait_latency_counter[2].ACLR
reset => wait_latency_counter[3].ACLR
reset => wait_latency_counter[4].ACLR
reset => wait_latency_counter[5].ACLR
reset => wait_latency_counter[6].ACLR
uav_address[0] => ~NO_FANOUT~
uav_address[1] => ~NO_FANOUT~
uav_address[2] => av_address[0].DATAIN
uav_address[3] => av_address[1].DATAIN
uav_address[4] => ~NO_FANOUT~
uav_address[5] => ~NO_FANOUT~
uav_address[6] => ~NO_FANOUT~
uav_address[7] => ~NO_FANOUT~
uav_address[8] => ~NO_FANOUT~
uav_address[9] => ~NO_FANOUT~
uav_address[10] => ~NO_FANOUT~
uav_address[11] => ~NO_FANOUT~
uav_address[12] => ~NO_FANOUT~
uav_address[13] => ~NO_FANOUT~
uav_address[14] => ~NO_FANOUT~
uav_address[15] => ~NO_FANOUT~
uav_address[16] => ~NO_FANOUT~
uav_address[17] => ~NO_FANOUT~
uav_address[18] => ~NO_FANOUT~
uav_address[19] => ~NO_FANOUT~
uav_address[20] => ~NO_FANOUT~
uav_address[21] => ~NO_FANOUT~
uav_address[22] => ~NO_FANOUT~
uav_address[23] => ~NO_FANOUT~
uav_address[24] => ~NO_FANOUT~
uav_address[25] => ~NO_FANOUT~
uav_address[26] => ~NO_FANOUT~
uav_address[27] => ~NO_FANOUT~
uav_address[28] => ~NO_FANOUT~
uav_address[29] => ~NO_FANOUT~
uav_address[30] => ~NO_FANOUT~
uav_address[31] => ~NO_FANOUT~
uav_writedata[0] => av_writedata[0].DATAIN
uav_writedata[1] => av_writedata[1].DATAIN
uav_writedata[2] => av_writedata[2].DATAIN
uav_writedata[3] => av_writedata[3].DATAIN
uav_writedata[4] => av_writedata[4].DATAIN
uav_writedata[5] => av_writedata[5].DATAIN
uav_writedata[6] => av_writedata[6].DATAIN
uav_writedata[7] => av_writedata[7].DATAIN
uav_writedata[8] => ~NO_FANOUT~
uav_writedata[9] => ~NO_FANOUT~
uav_writedata[10] => ~NO_FANOUT~
uav_writedata[11] => ~NO_FANOUT~
uav_writedata[12] => ~NO_FANOUT~
uav_writedata[13] => ~NO_FANOUT~
uav_writedata[14] => ~NO_FANOUT~
uav_writedata[15] => ~NO_FANOUT~
uav_writedata[16] => ~NO_FANOUT~
uav_writedata[17] => ~NO_FANOUT~
uav_writedata[18] => ~NO_FANOUT~
uav_writedata[19] => ~NO_FANOUT~
uav_writedata[20] => ~NO_FANOUT~
uav_writedata[21] => ~NO_FANOUT~
uav_writedata[22] => ~NO_FANOUT~
uav_writedata[23] => ~NO_FANOUT~
uav_writedata[24] => ~NO_FANOUT~
uav_writedata[25] => ~NO_FANOUT~
uav_writedata[26] => ~NO_FANOUT~
uav_writedata[27] => ~NO_FANOUT~
uav_writedata[28] => ~NO_FANOUT~
uav_writedata[29] => ~NO_FANOUT~
uav_writedata[30] => ~NO_FANOUT~
uav_writedata[31] => ~NO_FANOUT~
uav_write => av_writebyteenable.IN0
uav_write => av_write.IN1
uav_write => av_waitrequest_generated.OUTPUTSELECT
uav_write => av_begintransfer.IN0
uav_write => end_beginbursttransfer.IN1
uav_write => always19.IN1
uav_write => in_transfer.OUTPUTSELECT
uav_read => av_read.IN1
uav_read => read_latency_shift_reg.IN1
uav_read => av_outputenable.OUTPUTSELECT
uav_read => av_begintransfer.IN1
uav_read => av_beginbursttransfer.OUTPUTSELECT
uav_burstcount[0] => Equal2.IN3
uav_burstcount[1] => Equal2.IN2
uav_burstcount[2] => av_burstcount[0].DATAIN
uav_burstcount[2] => Equal2.IN4
uav_byteenable[0] => av_writebyteenable.IN1
uav_byteenable[0] => av_byteenable[0].DATAIN
uav_byteenable[1] => ~NO_FANOUT~
uav_byteenable[2] => ~NO_FANOUT~
uav_byteenable[3] => ~NO_FANOUT~
uav_lock => av_lock.DATAIN
uav_debugaccess => av_debugaccess.DATAIN
uav_clken => ~NO_FANOUT~
av_readdata[0] => av_readdata_pre[0].DATAIN
av_readdata[1] => av_readdata_pre[1].DATAIN
av_readdata[2] => av_readdata_pre[2].DATAIN
av_readdata[3] => av_readdata_pre[3].DATAIN
av_readdata[4] => av_readdata_pre[4].DATAIN
av_readdata[5] => av_readdata_pre[5].DATAIN
av_readdata[6] => av_readdata_pre[6].DATAIN
av_readdata[7] => av_readdata_pre[7].DATAIN
av_readdatavalid => ~NO_FANOUT~
av_waitrequest => ~NO_FANOUT~


|main|Proyecto:u1|altera_merlin_slave_translator:onchip_memory2_0_s1_translator
clk => in_transfer.CLK
clk => end_beginbursttransfer.CLK
clk => end_begintransfer.CLK
clk => av_chipselect_pre.CLK
clk => av_outputenable_pre.CLK
clk => read_latency_shift_reg[0].CLK
clk => waitrequest_reset_override.CLK
reset => in_transfer.ACLR
reset => end_beginbursttransfer.ACLR
reset => end_begintransfer.ACLR
reset => av_chipselect_pre.ACLR
reset => av_outputenable_pre.ACLR
reset => read_latency_shift_reg[0].ACLR
reset => waitrequest_reset_override.PRESET
uav_address[0] => ~NO_FANOUT~
uav_address[1] => ~NO_FANOUT~
uav_address[2] => av_address[0].DATAIN
uav_address[3] => av_address[1].DATAIN
uav_address[4] => av_address[2].DATAIN
uav_address[5] => av_address[3].DATAIN
uav_address[6] => av_address[4].DATAIN
uav_address[7] => av_address[5].DATAIN
uav_address[8] => av_address[6].DATAIN
uav_address[9] => av_address[7].DATAIN
uav_address[10] => av_address[8].DATAIN
uav_address[11] => av_address[9].DATAIN
uav_address[12] => ~NO_FANOUT~
uav_address[13] => ~NO_FANOUT~
uav_address[14] => ~NO_FANOUT~
uav_address[15] => ~NO_FANOUT~
uav_address[16] => ~NO_FANOUT~
uav_address[17] => ~NO_FANOUT~
uav_address[18] => ~NO_FANOUT~
uav_address[19] => ~NO_FANOUT~
uav_address[20] => ~NO_FANOUT~
uav_address[21] => ~NO_FANOUT~
uav_address[22] => ~NO_FANOUT~
uav_address[23] => ~NO_FANOUT~
uav_address[24] => ~NO_FANOUT~
uav_address[25] => ~NO_FANOUT~
uav_address[26] => ~NO_FANOUT~
uav_address[27] => ~NO_FANOUT~
uav_address[28] => ~NO_FANOUT~
uav_address[29] => ~NO_FANOUT~
uav_address[30] => ~NO_FANOUT~
uav_address[31] => ~NO_FANOUT~
uav_writedata[0] => av_writedata[0].DATAIN
uav_writedata[1] => av_writedata[1].DATAIN
uav_writedata[2] => av_writedata[2].DATAIN
uav_writedata[3] => av_writedata[3].DATAIN
uav_writedata[4] => av_writedata[4].DATAIN
uav_writedata[5] => av_writedata[5].DATAIN
uav_writedata[6] => av_writedata[6].DATAIN
uav_writedata[7] => av_writedata[7].DATAIN
uav_writedata[8] => av_writedata[8].DATAIN
uav_writedata[9] => av_writedata[9].DATAIN
uav_writedata[10] => av_writedata[10].DATAIN
uav_writedata[11] => av_writedata[11].DATAIN
uav_writedata[12] => av_writedata[12].DATAIN
uav_writedata[13] => av_writedata[13].DATAIN
uav_writedata[14] => av_writedata[14].DATAIN
uav_writedata[15] => av_writedata[15].DATAIN
uav_writedata[16] => av_writedata[16].DATAIN
uav_writedata[17] => av_writedata[17].DATAIN
uav_writedata[18] => av_writedata[18].DATAIN
uav_writedata[19] => av_writedata[19].DATAIN
uav_writedata[20] => av_writedata[20].DATAIN
uav_writedata[21] => av_writedata[21].DATAIN
uav_writedata[22] => av_writedata[22].DATAIN
uav_writedata[23] => av_writedata[23].DATAIN
uav_writedata[24] => av_writedata[24].DATAIN
uav_writedata[25] => av_writedata[25].DATAIN
uav_writedata[26] => av_writedata[26].DATAIN
uav_writedata[27] => av_writedata[27].DATAIN
uav_writedata[28] => av_writedata[28].DATAIN
uav_writedata[29] => av_writedata[29].DATAIN
uav_writedata[30] => av_writedata[30].DATAIN
uav_writedata[31] => av_writedata[31].DATAIN
uav_write => av_writebyteenable.IN0
uav_write => av_writebyteenable.IN0
uav_write => av_writebyteenable.IN0
uav_write => av_writebyteenable.IN0
uav_write => av_begintransfer.IN0
uav_write => end_beginbursttransfer.IN1
uav_write => always19.IN1
uav_write => in_transfer.OUTPUTSELECT
uav_write => av_write.DATAIN
uav_read => read_latency_shift_reg.IN1
uav_read => av_outputenable.OUTPUTSELECT
uav_read => av_begintransfer.IN1
uav_read => av_beginbursttransfer.OUTPUTSELECT
uav_read => av_read.DATAIN
uav_read => av_outputenable_pre.DATAIN
uav_burstcount[0] => Equal0.IN3
uav_burstcount[1] => Equal0.IN2
uav_burstcount[2] => av_burstcount[0].DATAIN
uav_burstcount[2] => Equal0.IN4
uav_byteenable[0] => av_writebyteenable.IN1
uav_byteenable[0] => av_byteenable[0].DATAIN
uav_byteenable[1] => av_writebyteenable.IN1
uav_byteenable[1] => av_byteenable[1].DATAIN
uav_byteenable[2] => av_writebyteenable.IN1
uav_byteenable[2] => av_byteenable[2].DATAIN
uav_byteenable[3] => av_writebyteenable.IN1
uav_byteenable[3] => av_byteenable[3].DATAIN
uav_lock => av_lock.DATAIN
uav_debugaccess => av_debugaccess.DATAIN
uav_clken => ~NO_FANOUT~
av_readdata[0] => uav_readdata[0].DATAIN
av_readdata[1] => uav_readdata[1].DATAIN
av_readdata[2] => uav_readdata[2].DATAIN
av_readdata[3] => uav_readdata[3].DATAIN
av_readdata[4] => uav_readdata[4].DATAIN
av_readdata[5] => uav_readdata[5].DATAIN
av_readdata[6] => uav_readdata[6].DATAIN
av_readdata[7] => uav_readdata[7].DATAIN
av_readdata[8] => uav_readdata[8].DATAIN
av_readdata[9] => uav_readdata[9].DATAIN
av_readdata[10] => uav_readdata[10].DATAIN
av_readdata[11] => uav_readdata[11].DATAIN
av_readdata[12] => uav_readdata[12].DATAIN
av_readdata[13] => uav_readdata[13].DATAIN
av_readdata[14] => uav_readdata[14].DATAIN
av_readdata[15] => uav_readdata[15].DATAIN
av_readdata[16] => uav_readdata[16].DATAIN
av_readdata[17] => uav_readdata[17].DATAIN
av_readdata[18] => uav_readdata[18].DATAIN
av_readdata[19] => uav_readdata[19].DATAIN
av_readdata[20] => uav_readdata[20].DATAIN
av_readdata[21] => uav_readdata[21].DATAIN
av_readdata[22] => uav_readdata[22].DATAIN
av_readdata[23] => uav_readdata[23].DATAIN
av_readdata[24] => uav_readdata[24].DATAIN
av_readdata[25] => uav_readdata[25].DATAIN
av_readdata[26] => uav_readdata[26].DATAIN
av_readdata[27] => uav_readdata[27].DATAIN
av_readdata[28] => uav_readdata[28].DATAIN
av_readdata[29] => uav_readdata[29].DATAIN
av_readdata[30] => uav_readdata[30].DATAIN
av_readdata[31] => uav_readdata[31].DATAIN
av_readdatavalid => ~NO_FANOUT~
av_waitrequest => ~NO_FANOUT~


|main|Proyecto:u1|altera_merlin_slave_translator:sgdma_0_csr_translator
clk => in_transfer.CLK
clk => end_beginbursttransfer.CLK
clk => end_begintransfer.CLK
clk => av_chipselect_pre.CLK
clk => av_outputenable_pre.CLK
clk => read_latency_shift_reg[0].CLK
clk => av_readdata_pre[0].CLK
clk => av_readdata_pre[1].CLK
clk => av_readdata_pre[2].CLK
clk => av_readdata_pre[3].CLK
clk => av_readdata_pre[4].CLK
clk => av_readdata_pre[5].CLK
clk => av_readdata_pre[6].CLK
clk => av_readdata_pre[7].CLK
clk => av_readdata_pre[8].CLK
clk => av_readdata_pre[9].CLK
clk => av_readdata_pre[10].CLK
clk => av_readdata_pre[11].CLK
clk => av_readdata_pre[12].CLK
clk => av_readdata_pre[13].CLK
clk => av_readdata_pre[14].CLK
clk => av_readdata_pre[15].CLK
clk => av_readdata_pre[16].CLK
clk => av_readdata_pre[17].CLK
clk => av_readdata_pre[18].CLK
clk => av_readdata_pre[19].CLK
clk => av_readdata_pre[20].CLK
clk => av_readdata_pre[21].CLK
clk => av_readdata_pre[22].CLK
clk => av_readdata_pre[23].CLK
clk => av_readdata_pre[24].CLK
clk => av_readdata_pre[25].CLK
clk => av_readdata_pre[26].CLK
clk => av_readdata_pre[27].CLK
clk => av_readdata_pre[28].CLK
clk => av_readdata_pre[29].CLK
clk => av_readdata_pre[30].CLK
clk => av_readdata_pre[31].CLK
clk => waitrequest_reset_override.CLK
clk => wait_latency_counter[0].CLK
clk => wait_latency_counter[1].CLK
reset => in_transfer.ACLR
reset => end_beginbursttransfer.ACLR
reset => end_begintransfer.ACLR
reset => av_chipselect_pre.ACLR
reset => av_outputenable_pre.ACLR
reset => read_latency_shift_reg[0].ACLR
reset => av_readdata_pre[0].ACLR
reset => av_readdata_pre[1].ACLR
reset => av_readdata_pre[2].ACLR
reset => av_readdata_pre[3].ACLR
reset => av_readdata_pre[4].ACLR
reset => av_readdata_pre[5].ACLR
reset => av_readdata_pre[6].ACLR
reset => av_readdata_pre[7].ACLR
reset => av_readdata_pre[8].ACLR
reset => av_readdata_pre[9].ACLR
reset => av_readdata_pre[10].ACLR
reset => av_readdata_pre[11].ACLR
reset => av_readdata_pre[12].ACLR
reset => av_readdata_pre[13].ACLR
reset => av_readdata_pre[14].ACLR
reset => av_readdata_pre[15].ACLR
reset => av_readdata_pre[16].ACLR
reset => av_readdata_pre[17].ACLR
reset => av_readdata_pre[18].ACLR
reset => av_readdata_pre[19].ACLR
reset => av_readdata_pre[20].ACLR
reset => av_readdata_pre[21].ACLR
reset => av_readdata_pre[22].ACLR
reset => av_readdata_pre[23].ACLR
reset => av_readdata_pre[24].ACLR
reset => av_readdata_pre[25].ACLR
reset => av_readdata_pre[26].ACLR
reset => av_readdata_pre[27].ACLR
reset => av_readdata_pre[28].ACLR
reset => av_readdata_pre[29].ACLR
reset => av_readdata_pre[30].ACLR
reset => av_readdata_pre[31].ACLR
reset => waitrequest_reset_override.PRESET
reset => wait_latency_counter[0].ACLR
reset => wait_latency_counter[1].ACLR
uav_address[0] => ~NO_FANOUT~
uav_address[1] => ~NO_FANOUT~
uav_address[2] => av_address[0].DATAIN
uav_address[3] => av_address[1].DATAIN
uav_address[4] => av_address[2].DATAIN
uav_address[5] => av_address[3].DATAIN
uav_address[6] => ~NO_FANOUT~
uav_address[7] => ~NO_FANOUT~
uav_address[8] => ~NO_FANOUT~
uav_address[9] => ~NO_FANOUT~
uav_address[10] => ~NO_FANOUT~
uav_address[11] => ~NO_FANOUT~
uav_address[12] => ~NO_FANOUT~
uav_address[13] => ~NO_FANOUT~
uav_address[14] => ~NO_FANOUT~
uav_address[15] => ~NO_FANOUT~
uav_address[16] => ~NO_FANOUT~
uav_address[17] => ~NO_FANOUT~
uav_address[18] => ~NO_FANOUT~
uav_address[19] => ~NO_FANOUT~
uav_address[20] => ~NO_FANOUT~
uav_address[21] => ~NO_FANOUT~
uav_address[22] => ~NO_FANOUT~
uav_address[23] => ~NO_FANOUT~
uav_address[24] => ~NO_FANOUT~
uav_address[25] => ~NO_FANOUT~
uav_address[26] => ~NO_FANOUT~
uav_address[27] => ~NO_FANOUT~
uav_address[28] => ~NO_FANOUT~
uav_address[29] => ~NO_FANOUT~
uav_address[30] => ~NO_FANOUT~
uav_address[31] => ~NO_FANOUT~
uav_writedata[0] => av_writedata[0].DATAIN
uav_writedata[1] => av_writedata[1].DATAIN
uav_writedata[2] => av_writedata[2].DATAIN
uav_writedata[3] => av_writedata[3].DATAIN
uav_writedata[4] => av_writedata[4].DATAIN
uav_writedata[5] => av_writedata[5].DATAIN
uav_writedata[6] => av_writedata[6].DATAIN
uav_writedata[7] => av_writedata[7].DATAIN
uav_writedata[8] => av_writedata[8].DATAIN
uav_writedata[9] => av_writedata[9].DATAIN
uav_writedata[10] => av_writedata[10].DATAIN
uav_writedata[11] => av_writedata[11].DATAIN
uav_writedata[12] => av_writedata[12].DATAIN
uav_writedata[13] => av_writedata[13].DATAIN
uav_writedata[14] => av_writedata[14].DATAIN
uav_writedata[15] => av_writedata[15].DATAIN
uav_writedata[16] => av_writedata[16].DATAIN
uav_writedata[17] => av_writedata[17].DATAIN
uav_writedata[18] => av_writedata[18].DATAIN
uav_writedata[19] => av_writedata[19].DATAIN
uav_writedata[20] => av_writedata[20].DATAIN
uav_writedata[21] => av_writedata[21].DATAIN
uav_writedata[22] => av_writedata[22].DATAIN
uav_writedata[23] => av_writedata[23].DATAIN
uav_writedata[24] => av_writedata[24].DATAIN
uav_writedata[25] => av_writedata[25].DATAIN
uav_writedata[26] => av_writedata[26].DATAIN
uav_writedata[27] => av_writedata[27].DATAIN
uav_writedata[28] => av_writedata[28].DATAIN
uav_writedata[29] => av_writedata[29].DATAIN
uav_writedata[30] => av_writedata[30].DATAIN
uav_writedata[31] => av_writedata[31].DATAIN
uav_write => av_writebyteenable.IN0
uav_write => av_writebyteenable.IN0
uav_write => av_writebyteenable.IN0
uav_write => av_writebyteenable.IN0
uav_write => av_write.IN1
uav_write => av_waitrequest_generated.OUTPUTSELECT
uav_write => av_begintransfer.IN0
uav_write => end_beginbursttransfer.IN1
uav_write => always19.IN1
uav_write => in_transfer.OUTPUTSELECT
uav_read => av_read.IN1
uav_read => read_latency_shift_reg.IN1
uav_read => av_outputenable.OUTPUTSELECT
uav_read => av_begintransfer.IN1
uav_read => av_beginbursttransfer.OUTPUTSELECT
uav_burstcount[0] => Equal2.IN3
uav_burstcount[1] => Equal2.IN2
uav_burstcount[2] => av_burstcount[0].DATAIN
uav_burstcount[2] => Equal2.IN4
uav_byteenable[0] => av_writebyteenable.IN1
uav_byteenable[0] => av_byteenable[0].DATAIN
uav_byteenable[1] => av_writebyteenable.IN1
uav_byteenable[1] => av_byteenable[1].DATAIN
uav_byteenable[2] => av_writebyteenable.IN1
uav_byteenable[2] => av_byteenable[2].DATAIN
uav_byteenable[3] => av_writebyteenable.IN1
uav_byteenable[3] => av_byteenable[3].DATAIN
uav_lock => av_lock.DATAIN
uav_debugaccess => av_debugaccess.DATAIN
uav_clken => ~NO_FANOUT~
av_readdata[0] => av_readdata_pre[0].DATAIN
av_readdata[1] => av_readdata_pre[1].DATAIN
av_readdata[2] => av_readdata_pre[2].DATAIN
av_readdata[3] => av_readdata_pre[3].DATAIN
av_readdata[4] => av_readdata_pre[4].DATAIN
av_readdata[5] => av_readdata_pre[5].DATAIN
av_readdata[6] => av_readdata_pre[6].DATAIN
av_readdata[7] => av_readdata_pre[7].DATAIN
av_readdata[8] => av_readdata_pre[8].DATAIN
av_readdata[9] => av_readdata_pre[9].DATAIN
av_readdata[10] => av_readdata_pre[10].DATAIN
av_readdata[11] => av_readdata_pre[11].DATAIN
av_readdata[12] => av_readdata_pre[12].DATAIN
av_readdata[13] => av_readdata_pre[13].DATAIN
av_readdata[14] => av_readdata_pre[14].DATAIN
av_readdata[15] => av_readdata_pre[15].DATAIN
av_readdata[16] => av_readdata_pre[16].DATAIN
av_readdata[17] => av_readdata_pre[17].DATAIN
av_readdata[18] => av_readdata_pre[18].DATAIN
av_readdata[19] => av_readdata_pre[19].DATAIN
av_readdata[20] => av_readdata_pre[20].DATAIN
av_readdata[21] => av_readdata_pre[21].DATAIN
av_readdata[22] => av_readdata_pre[22].DATAIN
av_readdata[23] => av_readdata_pre[23].DATAIN
av_readdata[24] => av_readdata_pre[24].DATAIN
av_readdata[25] => av_readdata_pre[25].DATAIN
av_readdata[26] => av_readdata_pre[26].DATAIN
av_readdata[27] => av_readdata_pre[27].DATAIN
av_readdata[28] => av_readdata_pre[28].DATAIN
av_readdata[29] => av_readdata_pre[29].DATAIN
av_readdata[30] => av_readdata_pre[30].DATAIN
av_readdata[31] => av_readdata_pre[31].DATAIN
av_readdatavalid => ~NO_FANOUT~
av_waitrequest => ~NO_FANOUT~


|main|Proyecto:u1|altera_merlin_slave_translator:timer_0_s1_translator
clk => in_transfer.CLK
clk => end_beginbursttransfer.CLK
clk => end_begintransfer.CLK
clk => av_chipselect_pre.CLK
clk => av_outputenable_pre.CLK
clk => read_latency_shift_reg[0].CLK
clk => av_readdata_pre[0].CLK
clk => av_readdata_pre[1].CLK
clk => av_readdata_pre[2].CLK
clk => av_readdata_pre[3].CLK
clk => av_readdata_pre[4].CLK
clk => av_readdata_pre[5].CLK
clk => av_readdata_pre[6].CLK
clk => av_readdata_pre[7].CLK
clk => av_readdata_pre[8].CLK
clk => av_readdata_pre[9].CLK
clk => av_readdata_pre[10].CLK
clk => av_readdata_pre[11].CLK
clk => av_readdata_pre[12].CLK
clk => av_readdata_pre[13].CLK
clk => av_readdata_pre[14].CLK
clk => av_readdata_pre[15].CLK
clk => waitrequest_reset_override.CLK
clk => wait_latency_counter[0].CLK
clk => wait_latency_counter[1].CLK
reset => in_transfer.ACLR
reset => end_beginbursttransfer.ACLR
reset => end_begintransfer.ACLR
reset => av_chipselect_pre.ACLR
reset => av_outputenable_pre.ACLR
reset => read_latency_shift_reg[0].ACLR
reset => av_readdata_pre[0].ACLR
reset => av_readdata_pre[1].ACLR
reset => av_readdata_pre[2].ACLR
reset => av_readdata_pre[3].ACLR
reset => av_readdata_pre[4].ACLR
reset => av_readdata_pre[5].ACLR
reset => av_readdata_pre[6].ACLR
reset => av_readdata_pre[7].ACLR
reset => av_readdata_pre[8].ACLR
reset => av_readdata_pre[9].ACLR
reset => av_readdata_pre[10].ACLR
reset => av_readdata_pre[11].ACLR
reset => av_readdata_pre[12].ACLR
reset => av_readdata_pre[13].ACLR
reset => av_readdata_pre[14].ACLR
reset => av_readdata_pre[15].ACLR
reset => waitrequest_reset_override.PRESET
reset => wait_latency_counter[0].ACLR
reset => wait_latency_counter[1].ACLR
uav_address[0] => ~NO_FANOUT~
uav_address[1] => ~NO_FANOUT~
uav_address[2] => av_address[0].DATAIN
uav_address[3] => av_address[1].DATAIN
uav_address[4] => av_address[2].DATAIN
uav_address[5] => ~NO_FANOUT~
uav_address[6] => ~NO_FANOUT~
uav_address[7] => ~NO_FANOUT~
uav_address[8] => ~NO_FANOUT~
uav_address[9] => ~NO_FANOUT~
uav_address[10] => ~NO_FANOUT~
uav_address[11] => ~NO_FANOUT~
uav_address[12] => ~NO_FANOUT~
uav_address[13] => ~NO_FANOUT~
uav_address[14] => ~NO_FANOUT~
uav_address[15] => ~NO_FANOUT~
uav_address[16] => ~NO_FANOUT~
uav_address[17] => ~NO_FANOUT~
uav_address[18] => ~NO_FANOUT~
uav_address[19] => ~NO_FANOUT~
uav_address[20] => ~NO_FANOUT~
uav_address[21] => ~NO_FANOUT~
uav_address[22] => ~NO_FANOUT~
uav_address[23] => ~NO_FANOUT~
uav_address[24] => ~NO_FANOUT~
uav_address[25] => ~NO_FANOUT~
uav_address[26] => ~NO_FANOUT~
uav_address[27] => ~NO_FANOUT~
uav_address[28] => ~NO_FANOUT~
uav_address[29] => ~NO_FANOUT~
uav_address[30] => ~NO_FANOUT~
uav_address[31] => ~NO_FANOUT~
uav_writedata[0] => av_writedata[0].DATAIN
uav_writedata[1] => av_writedata[1].DATAIN
uav_writedata[2] => av_writedata[2].DATAIN
uav_writedata[3] => av_writedata[3].DATAIN
uav_writedata[4] => av_writedata[4].DATAIN
uav_writedata[5] => av_writedata[5].DATAIN
uav_writedata[6] => av_writedata[6].DATAIN
uav_writedata[7] => av_writedata[7].DATAIN
uav_writedata[8] => av_writedata[8].DATAIN
uav_writedata[9] => av_writedata[9].DATAIN
uav_writedata[10] => av_writedata[10].DATAIN
uav_writedata[11] => av_writedata[11].DATAIN
uav_writedata[12] => av_writedata[12].DATAIN
uav_writedata[13] => av_writedata[13].DATAIN
uav_writedata[14] => av_writedata[14].DATAIN
uav_writedata[15] => av_writedata[15].DATAIN
uav_writedata[16] => ~NO_FANOUT~
uav_writedata[17] => ~NO_FANOUT~
uav_writedata[18] => ~NO_FANOUT~
uav_writedata[19] => ~NO_FANOUT~
uav_writedata[20] => ~NO_FANOUT~
uav_writedata[21] => ~NO_FANOUT~
uav_writedata[22] => ~NO_FANOUT~
uav_writedata[23] => ~NO_FANOUT~
uav_writedata[24] => ~NO_FANOUT~
uav_writedata[25] => ~NO_FANOUT~
uav_writedata[26] => ~NO_FANOUT~
uav_writedata[27] => ~NO_FANOUT~
uav_writedata[28] => ~NO_FANOUT~
uav_writedata[29] => ~NO_FANOUT~
uav_writedata[30] => ~NO_FANOUT~
uav_writedata[31] => ~NO_FANOUT~
uav_write => av_writebyteenable.IN0
uav_write => av_write.IN1
uav_write => av_waitrequest_generated.OUTPUTSELECT
uav_write => av_begintransfer.IN0
uav_write => end_beginbursttransfer.IN1
uav_write => always19.IN1
uav_write => in_transfer.OUTPUTSELECT
uav_read => av_read.IN1
uav_read => read_latency_shift_reg.IN1
uav_read => av_outputenable.OUTPUTSELECT
uav_read => av_begintransfer.IN1
uav_read => av_beginbursttransfer.OUTPUTSELECT
uav_burstcount[0] => Equal2.IN3
uav_burstcount[1] => Equal2.IN2
uav_burstcount[2] => av_burstcount[0].DATAIN
uav_burstcount[2] => Equal2.IN4
uav_byteenable[0] => av_writebyteenable.IN1
uav_byteenable[0] => av_byteenable[0].DATAIN
uav_byteenable[1] => ~NO_FANOUT~
uav_byteenable[2] => ~NO_FANOUT~
uav_byteenable[3] => ~NO_FANOUT~
uav_lock => av_lock.DATAIN
uav_debugaccess => av_debugaccess.DATAIN
uav_clken => ~NO_FANOUT~
av_readdata[0] => av_readdata_pre[0].DATAIN
av_readdata[1] => av_readdata_pre[1].DATAIN
av_readdata[2] => av_readdata_pre[2].DATAIN
av_readdata[3] => av_readdata_pre[3].DATAIN
av_readdata[4] => av_readdata_pre[4].DATAIN
av_readdata[5] => av_readdata_pre[5].DATAIN
av_readdata[6] => av_readdata_pre[6].DATAIN
av_readdata[7] => av_readdata_pre[7].DATAIN
av_readdata[8] => av_readdata_pre[8].DATAIN
av_readdata[9] => av_readdata_pre[9].DATAIN
av_readdata[10] => av_readdata_pre[10].DATAIN
av_readdata[11] => av_readdata_pre[11].DATAIN
av_readdata[12] => av_readdata_pre[12].DATAIN
av_readdata[13] => av_readdata_pre[13].DATAIN
av_readdata[14] => av_readdata_pre[14].DATAIN
av_readdata[15] => av_readdata_pre[15].DATAIN
av_readdatavalid => ~NO_FANOUT~
av_waitrequest => ~NO_FANOUT~


|main|Proyecto:u1|altera_merlin_slave_translator:ps2_0_avalon_slave_translator
clk => in_transfer.CLK
clk => end_beginbursttransfer.CLK
clk => end_begintransfer.CLK
clk => av_chipselect_pre.CLK
clk => av_outputenable_pre.CLK
clk => read_latency_shift_reg[0].CLK
clk => av_readdata_pre[0].CLK
clk => av_readdata_pre[1].CLK
clk => av_readdata_pre[2].CLK
clk => av_readdata_pre[3].CLK
clk => av_readdata_pre[4].CLK
clk => av_readdata_pre[5].CLK
clk => av_readdata_pre[6].CLK
clk => av_readdata_pre[7].CLK
clk => av_readdata_pre[8].CLK
clk => av_readdata_pre[9].CLK
clk => av_readdata_pre[10].CLK
clk => av_readdata_pre[11].CLK
clk => av_readdata_pre[12].CLK
clk => av_readdata_pre[13].CLK
clk => av_readdata_pre[14].CLK
clk => av_readdata_pre[15].CLK
clk => av_readdata_pre[16].CLK
clk => av_readdata_pre[17].CLK
clk => av_readdata_pre[18].CLK
clk => av_readdata_pre[19].CLK
clk => av_readdata_pre[20].CLK
clk => av_readdata_pre[21].CLK
clk => av_readdata_pre[22].CLK
clk => av_readdata_pre[23].CLK
clk => av_readdata_pre[24].CLK
clk => av_readdata_pre[25].CLK
clk => av_readdata_pre[26].CLK
clk => av_readdata_pre[27].CLK
clk => av_readdata_pre[28].CLK
clk => av_readdata_pre[29].CLK
clk => av_readdata_pre[30].CLK
clk => av_readdata_pre[31].CLK
clk => waitrequest_reset_override.CLK
clk => wait_latency_counter[0].CLK
clk => wait_latency_counter[1].CLK
reset => in_transfer.ACLR
reset => end_beginbursttransfer.ACLR
reset => end_begintransfer.ACLR
reset => av_chipselect_pre.ACLR
reset => av_outputenable_pre.ACLR
reset => read_latency_shift_reg[0].ACLR
reset => av_readdata_pre[0].ACLR
reset => av_readdata_pre[1].ACLR
reset => av_readdata_pre[2].ACLR
reset => av_readdata_pre[3].ACLR
reset => av_readdata_pre[4].ACLR
reset => av_readdata_pre[5].ACLR
reset => av_readdata_pre[6].ACLR
reset => av_readdata_pre[7].ACLR
reset => av_readdata_pre[8].ACLR
reset => av_readdata_pre[9].ACLR
reset => av_readdata_pre[10].ACLR
reset => av_readdata_pre[11].ACLR
reset => av_readdata_pre[12].ACLR
reset => av_readdata_pre[13].ACLR
reset => av_readdata_pre[14].ACLR
reset => av_readdata_pre[15].ACLR
reset => av_readdata_pre[16].ACLR
reset => av_readdata_pre[17].ACLR
reset => av_readdata_pre[18].ACLR
reset => av_readdata_pre[19].ACLR
reset => av_readdata_pre[20].ACLR
reset => av_readdata_pre[21].ACLR
reset => av_readdata_pre[22].ACLR
reset => av_readdata_pre[23].ACLR
reset => av_readdata_pre[24].ACLR
reset => av_readdata_pre[25].ACLR
reset => av_readdata_pre[26].ACLR
reset => av_readdata_pre[27].ACLR
reset => av_readdata_pre[28].ACLR
reset => av_readdata_pre[29].ACLR
reset => av_readdata_pre[30].ACLR
reset => av_readdata_pre[31].ACLR
reset => waitrequest_reset_override.PRESET
reset => wait_latency_counter[0].ACLR
reset => wait_latency_counter[1].ACLR
uav_address[0] => ~NO_FANOUT~
uav_address[1] => ~NO_FANOUT~
uav_address[2] => av_address[0].DATAIN
uav_address[3] => ~NO_FANOUT~
uav_address[4] => ~NO_FANOUT~
uav_address[5] => ~NO_FANOUT~
uav_address[6] => ~NO_FANOUT~
uav_address[7] => ~NO_FANOUT~
uav_address[8] => ~NO_FANOUT~
uav_address[9] => ~NO_FANOUT~
uav_address[10] => ~NO_FANOUT~
uav_address[11] => ~NO_FANOUT~
uav_address[12] => ~NO_FANOUT~
uav_address[13] => ~NO_FANOUT~
uav_address[14] => ~NO_FANOUT~
uav_address[15] => ~NO_FANOUT~
uav_address[16] => ~NO_FANOUT~
uav_address[17] => ~NO_FANOUT~
uav_address[18] => ~NO_FANOUT~
uav_address[19] => ~NO_FANOUT~
uav_address[20] => ~NO_FANOUT~
uav_address[21] => ~NO_FANOUT~
uav_address[22] => ~NO_FANOUT~
uav_address[23] => ~NO_FANOUT~
uav_address[24] => ~NO_FANOUT~
uav_address[25] => ~NO_FANOUT~
uav_address[26] => ~NO_FANOUT~
uav_address[27] => ~NO_FANOUT~
uav_address[28] => ~NO_FANOUT~
uav_address[29] => ~NO_FANOUT~
uav_address[30] => ~NO_FANOUT~
uav_address[31] => ~NO_FANOUT~
uav_writedata[0] => av_writedata[0].DATAIN
uav_writedata[1] => av_writedata[1].DATAIN
uav_writedata[2] => av_writedata[2].DATAIN
uav_writedata[3] => av_writedata[3].DATAIN
uav_writedata[4] => av_writedata[4].DATAIN
uav_writedata[5] => av_writedata[5].DATAIN
uav_writedata[6] => av_writedata[6].DATAIN
uav_writedata[7] => av_writedata[7].DATAIN
uav_writedata[8] => av_writedata[8].DATAIN
uav_writedata[9] => av_writedata[9].DATAIN
uav_writedata[10] => av_writedata[10].DATAIN
uav_writedata[11] => av_writedata[11].DATAIN
uav_writedata[12] => av_writedata[12].DATAIN
uav_writedata[13] => av_writedata[13].DATAIN
uav_writedata[14] => av_writedata[14].DATAIN
uav_writedata[15] => av_writedata[15].DATAIN
uav_writedata[16] => av_writedata[16].DATAIN
uav_writedata[17] => av_writedata[17].DATAIN
uav_writedata[18] => av_writedata[18].DATAIN
uav_writedata[19] => av_writedata[19].DATAIN
uav_writedata[20] => av_writedata[20].DATAIN
uav_writedata[21] => av_writedata[21].DATAIN
uav_writedata[22] => av_writedata[22].DATAIN
uav_writedata[23] => av_writedata[23].DATAIN
uav_writedata[24] => av_writedata[24].DATAIN
uav_writedata[25] => av_writedata[25].DATAIN
uav_writedata[26] => av_writedata[26].DATAIN
uav_writedata[27] => av_writedata[27].DATAIN
uav_writedata[28] => av_writedata[28].DATAIN
uav_writedata[29] => av_writedata[29].DATAIN
uav_writedata[30] => av_writedata[30].DATAIN
uav_writedata[31] => av_writedata[31].DATAIN
uav_write => av_writebyteenable.IN0
uav_write => av_writebyteenable.IN0
uav_write => av_writebyteenable.IN0
uav_write => av_writebyteenable.IN0
uav_write => av_write.IN1
uav_write => av_waitrequest_generated.OUTPUTSELECT
uav_write => av_begintransfer.IN0
uav_write => end_beginbursttransfer.IN1
uav_write => always19.IN1
uav_write => in_transfer.OUTPUTSELECT
uav_read => av_read.IN1
uav_read => read_latency_shift_reg.IN1
uav_read => av_outputenable.OUTPUTSELECT
uav_read => av_begintransfer.IN1
uav_read => av_beginbursttransfer.OUTPUTSELECT
uav_burstcount[0] => Equal2.IN3
uav_burstcount[1] => Equal2.IN2
uav_burstcount[2] => av_burstcount[0].DATAIN
uav_burstcount[2] => Equal2.IN4
uav_byteenable[0] => av_writebyteenable.IN1
uav_byteenable[0] => av_byteenable[0].DATAIN
uav_byteenable[1] => av_writebyteenable.IN1
uav_byteenable[1] => av_byteenable[1].DATAIN
uav_byteenable[2] => av_writebyteenable.IN1
uav_byteenable[2] => av_byteenable[2].DATAIN
uav_byteenable[3] => av_writebyteenable.IN1
uav_byteenable[3] => av_byteenable[3].DATAIN
uav_lock => av_lock.DATAIN
uav_debugaccess => av_debugaccess.DATAIN
uav_clken => ~NO_FANOUT~
av_readdata[0] => av_readdata_pre[0].DATAIN
av_readdata[1] => av_readdata_pre[1].DATAIN
av_readdata[2] => av_readdata_pre[2].DATAIN
av_readdata[3] => av_readdata_pre[3].DATAIN
av_readdata[4] => av_readdata_pre[4].DATAIN
av_readdata[5] => av_readdata_pre[5].DATAIN
av_readdata[6] => av_readdata_pre[6].DATAIN
av_readdata[7] => av_readdata_pre[7].DATAIN
av_readdata[8] => av_readdata_pre[8].DATAIN
av_readdata[9] => av_readdata_pre[9].DATAIN
av_readdata[10] => av_readdata_pre[10].DATAIN
av_readdata[11] => av_readdata_pre[11].DATAIN
av_readdata[12] => av_readdata_pre[12].DATAIN
av_readdata[13] => av_readdata_pre[13].DATAIN
av_readdata[14] => av_readdata_pre[14].DATAIN
av_readdata[15] => av_readdata_pre[15].DATAIN
av_readdata[16] => av_readdata_pre[16].DATAIN
av_readdata[17] => av_readdata_pre[17].DATAIN
av_readdata[18] => av_readdata_pre[18].DATAIN
av_readdata[19] => av_readdata_pre[19].DATAIN
av_readdata[20] => av_readdata_pre[20].DATAIN
av_readdata[21] => av_readdata_pre[21].DATAIN
av_readdata[22] => av_readdata_pre[22].DATAIN
av_readdata[23] => av_readdata_pre[23].DATAIN
av_readdata[24] => av_readdata_pre[24].DATAIN
av_readdata[25] => av_readdata_pre[25].DATAIN
av_readdata[26] => av_readdata_pre[26].DATAIN
av_readdata[27] => av_readdata_pre[27].DATAIN
av_readdata[28] => av_readdata_pre[28].DATAIN
av_readdata[29] => av_readdata_pre[29].DATAIN
av_readdata[30] => av_readdata_pre[30].DATAIN
av_readdata[31] => av_readdata_pre[31].DATAIN
av_readdatavalid => ~NO_FANOUT~
av_waitrequest => ~NO_FANOUT~


|main|Proyecto:u1|altera_merlin_slave_translator:ps2_1_avalon_slave_translator
clk => in_transfer.CLK
clk => end_beginbursttransfer.CLK
clk => end_begintransfer.CLK
clk => av_chipselect_pre.CLK
clk => av_outputenable_pre.CLK
clk => read_latency_shift_reg[0].CLK
clk => av_readdata_pre[0].CLK
clk => av_readdata_pre[1].CLK
clk => av_readdata_pre[2].CLK
clk => av_readdata_pre[3].CLK
clk => av_readdata_pre[4].CLK
clk => av_readdata_pre[5].CLK
clk => av_readdata_pre[6].CLK
clk => av_readdata_pre[7].CLK
clk => av_readdata_pre[8].CLK
clk => av_readdata_pre[9].CLK
clk => av_readdata_pre[10].CLK
clk => av_readdata_pre[11].CLK
clk => av_readdata_pre[12].CLK
clk => av_readdata_pre[13].CLK
clk => av_readdata_pre[14].CLK
clk => av_readdata_pre[15].CLK
clk => av_readdata_pre[16].CLK
clk => av_readdata_pre[17].CLK
clk => av_readdata_pre[18].CLK
clk => av_readdata_pre[19].CLK
clk => av_readdata_pre[20].CLK
clk => av_readdata_pre[21].CLK
clk => av_readdata_pre[22].CLK
clk => av_readdata_pre[23].CLK
clk => av_readdata_pre[24].CLK
clk => av_readdata_pre[25].CLK
clk => av_readdata_pre[26].CLK
clk => av_readdata_pre[27].CLK
clk => av_readdata_pre[28].CLK
clk => av_readdata_pre[29].CLK
clk => av_readdata_pre[30].CLK
clk => av_readdata_pre[31].CLK
clk => waitrequest_reset_override.CLK
clk => wait_latency_counter[0].CLK
clk => wait_latency_counter[1].CLK
reset => in_transfer.ACLR
reset => end_beginbursttransfer.ACLR
reset => end_begintransfer.ACLR
reset => av_chipselect_pre.ACLR
reset => av_outputenable_pre.ACLR
reset => read_latency_shift_reg[0].ACLR
reset => av_readdata_pre[0].ACLR
reset => av_readdata_pre[1].ACLR
reset => av_readdata_pre[2].ACLR
reset => av_readdata_pre[3].ACLR
reset => av_readdata_pre[4].ACLR
reset => av_readdata_pre[5].ACLR
reset => av_readdata_pre[6].ACLR
reset => av_readdata_pre[7].ACLR
reset => av_readdata_pre[8].ACLR
reset => av_readdata_pre[9].ACLR
reset => av_readdata_pre[10].ACLR
reset => av_readdata_pre[11].ACLR
reset => av_readdata_pre[12].ACLR
reset => av_readdata_pre[13].ACLR
reset => av_readdata_pre[14].ACLR
reset => av_readdata_pre[15].ACLR
reset => av_readdata_pre[16].ACLR
reset => av_readdata_pre[17].ACLR
reset => av_readdata_pre[18].ACLR
reset => av_readdata_pre[19].ACLR
reset => av_readdata_pre[20].ACLR
reset => av_readdata_pre[21].ACLR
reset => av_readdata_pre[22].ACLR
reset => av_readdata_pre[23].ACLR
reset => av_readdata_pre[24].ACLR
reset => av_readdata_pre[25].ACLR
reset => av_readdata_pre[26].ACLR
reset => av_readdata_pre[27].ACLR
reset => av_readdata_pre[28].ACLR
reset => av_readdata_pre[29].ACLR
reset => av_readdata_pre[30].ACLR
reset => av_readdata_pre[31].ACLR
reset => waitrequest_reset_override.PRESET
reset => wait_latency_counter[0].ACLR
reset => wait_latency_counter[1].ACLR
uav_address[0] => ~NO_FANOUT~
uav_address[1] => ~NO_FANOUT~
uav_address[2] => av_address[0].DATAIN
uav_address[3] => ~NO_FANOUT~
uav_address[4] => ~NO_FANOUT~
uav_address[5] => ~NO_FANOUT~
uav_address[6] => ~NO_FANOUT~
uav_address[7] => ~NO_FANOUT~
uav_address[8] => ~NO_FANOUT~
uav_address[9] => ~NO_FANOUT~
uav_address[10] => ~NO_FANOUT~
uav_address[11] => ~NO_FANOUT~
uav_address[12] => ~NO_FANOUT~
uav_address[13] => ~NO_FANOUT~
uav_address[14] => ~NO_FANOUT~
uav_address[15] => ~NO_FANOUT~
uav_address[16] => ~NO_FANOUT~
uav_address[17] => ~NO_FANOUT~
uav_address[18] => ~NO_FANOUT~
uav_address[19] => ~NO_FANOUT~
uav_address[20] => ~NO_FANOUT~
uav_address[21] => ~NO_FANOUT~
uav_address[22] => ~NO_FANOUT~
uav_address[23] => ~NO_FANOUT~
uav_address[24] => ~NO_FANOUT~
uav_address[25] => ~NO_FANOUT~
uav_address[26] => ~NO_FANOUT~
uav_address[27] => ~NO_FANOUT~
uav_address[28] => ~NO_FANOUT~
uav_address[29] => ~NO_FANOUT~
uav_address[30] => ~NO_FANOUT~
uav_address[31] => ~NO_FANOUT~
uav_writedata[0] => av_writedata[0].DATAIN
uav_writedata[1] => av_writedata[1].DATAIN
uav_writedata[2] => av_writedata[2].DATAIN
uav_writedata[3] => av_writedata[3].DATAIN
uav_writedata[4] => av_writedata[4].DATAIN
uav_writedata[5] => av_writedata[5].DATAIN
uav_writedata[6] => av_writedata[6].DATAIN
uav_writedata[7] => av_writedata[7].DATAIN
uav_writedata[8] => av_writedata[8].DATAIN
uav_writedata[9] => av_writedata[9].DATAIN
uav_writedata[10] => av_writedata[10].DATAIN
uav_writedata[11] => av_writedata[11].DATAIN
uav_writedata[12] => av_writedata[12].DATAIN
uav_writedata[13] => av_writedata[13].DATAIN
uav_writedata[14] => av_writedata[14].DATAIN
uav_writedata[15] => av_writedata[15].DATAIN
uav_writedata[16] => av_writedata[16].DATAIN
uav_writedata[17] => av_writedata[17].DATAIN
uav_writedata[18] => av_writedata[18].DATAIN
uav_writedata[19] => av_writedata[19].DATAIN
uav_writedata[20] => av_writedata[20].DATAIN
uav_writedata[21] => av_writedata[21].DATAIN
uav_writedata[22] => av_writedata[22].DATAIN
uav_writedata[23] => av_writedata[23].DATAIN
uav_writedata[24] => av_writedata[24].DATAIN
uav_writedata[25] => av_writedata[25].DATAIN
uav_writedata[26] => av_writedata[26].DATAIN
uav_writedata[27] => av_writedata[27].DATAIN
uav_writedata[28] => av_writedata[28].DATAIN
uav_writedata[29] => av_writedata[29].DATAIN
uav_writedata[30] => av_writedata[30].DATAIN
uav_writedata[31] => av_writedata[31].DATAIN
uav_write => av_writebyteenable.IN0
uav_write => av_writebyteenable.IN0
uav_write => av_writebyteenable.IN0
uav_write => av_writebyteenable.IN0
uav_write => av_write.IN1
uav_write => av_waitrequest_generated.OUTPUTSELECT
uav_write => av_begintransfer.IN0
uav_write => end_beginbursttransfer.IN1
uav_write => always19.IN1
uav_write => in_transfer.OUTPUTSELECT
uav_read => av_read.IN1
uav_read => read_latency_shift_reg.IN1
uav_read => av_outputenable.OUTPUTSELECT
uav_read => av_begintransfer.IN1
uav_read => av_beginbursttransfer.OUTPUTSELECT
uav_burstcount[0] => Equal2.IN3
uav_burstcount[1] => Equal2.IN2
uav_burstcount[2] => av_burstcount[0].DATAIN
uav_burstcount[2] => Equal2.IN4
uav_byteenable[0] => av_writebyteenable.IN1
uav_byteenable[0] => av_byteenable[0].DATAIN
uav_byteenable[1] => av_writebyteenable.IN1
uav_byteenable[1] => av_byteenable[1].DATAIN
uav_byteenable[2] => av_writebyteenable.IN1
uav_byteenable[2] => av_byteenable[2].DATAIN
uav_byteenable[3] => av_writebyteenable.IN1
uav_byteenable[3] => av_byteenable[3].DATAIN
uav_lock => av_lock.DATAIN
uav_debugaccess => av_debugaccess.DATAIN
uav_clken => ~NO_FANOUT~
av_readdata[0] => av_readdata_pre[0].DATAIN
av_readdata[1] => av_readdata_pre[1].DATAIN
av_readdata[2] => av_readdata_pre[2].DATAIN
av_readdata[3] => av_readdata_pre[3].DATAIN
av_readdata[4] => av_readdata_pre[4].DATAIN
av_readdata[5] => av_readdata_pre[5].DATAIN
av_readdata[6] => av_readdata_pre[6].DATAIN
av_readdata[7] => av_readdata_pre[7].DATAIN
av_readdata[8] => av_readdata_pre[8].DATAIN
av_readdata[9] => av_readdata_pre[9].DATAIN
av_readdata[10] => av_readdata_pre[10].DATAIN
av_readdata[11] => av_readdata_pre[11].DATAIN
av_readdata[12] => av_readdata_pre[12].DATAIN
av_readdata[13] => av_readdata_pre[13].DATAIN
av_readdata[14] => av_readdata_pre[14].DATAIN
av_readdata[15] => av_readdata_pre[15].DATAIN
av_readdata[16] => av_readdata_pre[16].DATAIN
av_readdata[17] => av_readdata_pre[17].DATAIN
av_readdata[18] => av_readdata_pre[18].DATAIN
av_readdata[19] => av_readdata_pre[19].DATAIN
av_readdata[20] => av_readdata_pre[20].DATAIN
av_readdata[21] => av_readdata_pre[21].DATAIN
av_readdata[22] => av_readdata_pre[22].DATAIN
av_readdata[23] => av_readdata_pre[23].DATAIN
av_readdata[24] => av_readdata_pre[24].DATAIN
av_readdata[25] => av_readdata_pre[25].DATAIN
av_readdata[26] => av_readdata_pre[26].DATAIN
av_readdata[27] => av_readdata_pre[27].DATAIN
av_readdata[28] => av_readdata_pre[28].DATAIN
av_readdata[29] => av_readdata_pre[29].DATAIN
av_readdata[30] => av_readdata_pre[30].DATAIN
av_readdata[31] => av_readdata_pre[31].DATAIN
av_readdatavalid => ~NO_FANOUT~
av_waitrequest => ~NO_FANOUT~


|main|Proyecto:u1|altera_merlin_slave_translator:mm_bridge_0_s0_translator
clk => in_transfer.CLK
clk => end_beginbursttransfer.CLK
clk => end_begintransfer.CLK
clk => av_chipselect_pre.CLK
clk => av_outputenable_pre.CLK
clk => read_latency_shift_reg[0].CLK
clk => waitrequest_reset_override.CLK
reset => in_transfer.ACLR
reset => end_beginbursttransfer.ACLR
reset => end_begintransfer.ACLR
reset => av_chipselect_pre.ACLR
reset => av_outputenable_pre.ACLR
reset => read_latency_shift_reg[0].ACLR
reset => waitrequest_reset_override.PRESET
uav_address[0] => av_address[0].DATAIN
uav_address[1] => av_address[1].DATAIN
uav_address[2] => av_address[2].DATAIN
uav_address[3] => av_address[3].DATAIN
uav_address[4] => av_address[4].DATAIN
uav_address[5] => av_address[5].DATAIN
uav_address[6] => av_address[6].DATAIN
uav_address[7] => av_address[7].DATAIN
uav_address[8] => av_address[8].DATAIN
uav_address[9] => av_address[9].DATAIN
uav_address[10] => av_address[10].DATAIN
uav_address[11] => av_address[11].DATAIN
uav_address[12] => av_address[12].DATAIN
uav_address[13] => av_address[13].DATAIN
uav_address[14] => av_address[14].DATAIN
uav_address[15] => av_address[15].DATAIN
uav_address[16] => av_address[16].DATAIN
uav_address[17] => av_address[17].DATAIN
uav_address[18] => av_address[18].DATAIN
uav_address[19] => av_address[19].DATAIN
uav_address[20] => av_address[20].DATAIN
uav_address[21] => av_address[21].DATAIN
uav_address[22] => av_address[22].DATAIN
uav_address[23] => av_address[23].DATAIN
uav_address[24] => av_address[24].DATAIN
uav_address[25] => ~NO_FANOUT~
uav_address[26] => ~NO_FANOUT~
uav_address[27] => ~NO_FANOUT~
uav_address[28] => ~NO_FANOUT~
uav_address[29] => ~NO_FANOUT~
uav_address[30] => ~NO_FANOUT~
uav_address[31] => ~NO_FANOUT~
uav_writedata[0] => av_writedata[0].DATAIN
uav_writedata[1] => av_writedata[1].DATAIN
uav_writedata[2] => av_writedata[2].DATAIN
uav_writedata[3] => av_writedata[3].DATAIN
uav_writedata[4] => av_writedata[4].DATAIN
uav_writedata[5] => av_writedata[5].DATAIN
uav_writedata[6] => av_writedata[6].DATAIN
uav_writedata[7] => av_writedata[7].DATAIN
uav_writedata[8] => av_writedata[8].DATAIN
uav_writedata[9] => av_writedata[9].DATAIN
uav_writedata[10] => av_writedata[10].DATAIN
uav_writedata[11] => av_writedata[11].DATAIN
uav_writedata[12] => av_writedata[12].DATAIN
uav_writedata[13] => av_writedata[13].DATAIN
uav_writedata[14] => av_writedata[14].DATAIN
uav_writedata[15] => av_writedata[15].DATAIN
uav_writedata[16] => av_writedata[16].DATAIN
uav_writedata[17] => av_writedata[17].DATAIN
uav_writedata[18] => av_writedata[18].DATAIN
uav_writedata[19] => av_writedata[19].DATAIN
uav_writedata[20] => av_writedata[20].DATAIN
uav_writedata[21] => av_writedata[21].DATAIN
uav_writedata[22] => av_writedata[22].DATAIN
uav_writedata[23] => av_writedata[23].DATAIN
uav_writedata[24] => av_writedata[24].DATAIN
uav_writedata[25] => av_writedata[25].DATAIN
uav_writedata[26] => av_writedata[26].DATAIN
uav_writedata[27] => av_writedata[27].DATAIN
uav_writedata[28] => av_writedata[28].DATAIN
uav_writedata[29] => av_writedata[29].DATAIN
uav_writedata[30] => av_writedata[30].DATAIN
uav_writedata[31] => av_writedata[31].DATAIN
uav_write => av_writebyteenable.IN0
uav_write => av_writebyteenable.IN0
uav_write => av_writebyteenable.IN0
uav_write => av_writebyteenable.IN0
uav_write => av_begintransfer.IN0
uav_write => end_beginbursttransfer.IN1
uav_write => always19.IN1
uav_write => in_transfer.OUTPUTSELECT
uav_write => av_write.DATAIN
uav_read => read_latency_shift_reg.IN1
uav_read => av_outputenable.OUTPUTSELECT
uav_read => av_begintransfer.IN1
uav_read => av_beginbursttransfer.OUTPUTSELECT
uav_read => av_read.DATAIN
uav_read => av_outputenable_pre.DATAIN
uav_burstcount[0] => Equal0.IN3
uav_burstcount[1] => Equal0.IN2
uav_burstcount[2] => av_burstcount[0].DATAIN
uav_burstcount[2] => Equal0.IN4
uav_byteenable[0] => av_writebyteenable.IN1
uav_byteenable[0] => av_byteenable[0].DATAIN
uav_byteenable[1] => av_writebyteenable.IN1
uav_byteenable[1] => av_byteenable[1].DATAIN
uav_byteenable[2] => av_writebyteenable.IN1
uav_byteenable[2] => av_byteenable[2].DATAIN
uav_byteenable[3] => av_writebyteenable.IN1
uav_byteenable[3] => av_byteenable[3].DATAIN
uav_lock => av_lock.DATAIN
uav_debugaccess => av_debugaccess.DATAIN
uav_clken => ~NO_FANOUT~
av_readdata[0] => uav_readdata[0].DATAIN
av_readdata[1] => uav_readdata[1].DATAIN
av_readdata[2] => uav_readdata[2].DATAIN
av_readdata[3] => uav_readdata[3].DATAIN
av_readdata[4] => uav_readdata[4].DATAIN
av_readdata[5] => uav_readdata[5].DATAIN
av_readdata[6] => uav_readdata[6].DATAIN
av_readdata[7] => uav_readdata[7].DATAIN
av_readdata[8] => uav_readdata[8].DATAIN
av_readdata[9] => uav_readdata[9].DATAIN
av_readdata[10] => uav_readdata[10].DATAIN
av_readdata[11] => uav_readdata[11].DATAIN
av_readdata[12] => uav_readdata[12].DATAIN
av_readdata[13] => uav_readdata[13].DATAIN
av_readdata[14] => uav_readdata[14].DATAIN
av_readdata[15] => uav_readdata[15].DATAIN
av_readdata[16] => uav_readdata[16].DATAIN
av_readdata[17] => uav_readdata[17].DATAIN
av_readdata[18] => uav_readdata[18].DATAIN
av_readdata[19] => uav_readdata[19].DATAIN
av_readdata[20] => uav_readdata[20].DATAIN
av_readdata[21] => uav_readdata[21].DATAIN
av_readdata[22] => uav_readdata[22].DATAIN
av_readdata[23] => uav_readdata[23].DATAIN
av_readdata[24] => uav_readdata[24].DATAIN
av_readdata[25] => uav_readdata[25].DATAIN
av_readdata[26] => uav_readdata[26].DATAIN
av_readdata[27] => uav_readdata[27].DATAIN
av_readdata[28] => uav_readdata[28].DATAIN
av_readdata[29] => uav_readdata[29].DATAIN
av_readdata[30] => uav_readdata[30].DATAIN
av_readdata[31] => uav_readdata[31].DATAIN
av_readdatavalid => uav_readdatavalid.DATAIN
av_waitrequest => always17.IN1
av_waitrequest => end_begintransfer.OUTPUTSELECT
av_waitrequest => uav_waitrequest.DATAIN
av_waitrequest => read_latency_shift_reg.IN1


|main|Proyecto:u1|altera_merlin_slave_translator:gpu_0_instruction_slave_translator
clk => in_transfer.CLK
clk => end_beginbursttransfer.CLK
clk => end_begintransfer.CLK
clk => av_chipselect_pre.CLK
clk => av_outputenable_pre.CLK
clk => read_latency_shift_reg[0].CLK
clk => av_readdata_pre[0].CLK
clk => av_readdata_pre[1].CLK
clk => av_readdata_pre[2].CLK
clk => av_readdata_pre[3].CLK
clk => av_readdata_pre[4].CLK
clk => av_readdata_pre[5].CLK
clk => av_readdata_pre[6].CLK
clk => av_readdata_pre[7].CLK
clk => av_readdata_pre[8].CLK
clk => av_readdata_pre[9].CLK
clk => av_readdata_pre[10].CLK
clk => av_readdata_pre[11].CLK
clk => av_readdata_pre[12].CLK
clk => av_readdata_pre[13].CLK
clk => av_readdata_pre[14].CLK
clk => av_readdata_pre[15].CLK
clk => av_readdata_pre[16].CLK
clk => av_readdata_pre[17].CLK
clk => av_readdata_pre[18].CLK
clk => av_readdata_pre[19].CLK
clk => av_readdata_pre[20].CLK
clk => av_readdata_pre[21].CLK
clk => av_readdata_pre[22].CLK
clk => av_readdata_pre[23].CLK
clk => av_readdata_pre[24].CLK
clk => av_readdata_pre[25].CLK
clk => av_readdata_pre[26].CLK
clk => av_readdata_pre[27].CLK
clk => av_readdata_pre[28].CLK
clk => av_readdata_pre[29].CLK
clk => av_readdata_pre[30].CLK
clk => av_readdata_pre[31].CLK
clk => waitrequest_reset_override.CLK
clk => wait_latency_counter[0].CLK
clk => wait_latency_counter[1].CLK
reset => in_transfer.ACLR
reset => end_beginbursttransfer.ACLR
reset => end_begintransfer.ACLR
reset => av_chipselect_pre.ACLR
reset => av_outputenable_pre.ACLR
reset => read_latency_shift_reg[0].ACLR
reset => av_readdata_pre[0].ACLR
reset => av_readdata_pre[1].ACLR
reset => av_readdata_pre[2].ACLR
reset => av_readdata_pre[3].ACLR
reset => av_readdata_pre[4].ACLR
reset => av_readdata_pre[5].ACLR
reset => av_readdata_pre[6].ACLR
reset => av_readdata_pre[7].ACLR
reset => av_readdata_pre[8].ACLR
reset => av_readdata_pre[9].ACLR
reset => av_readdata_pre[10].ACLR
reset => av_readdata_pre[11].ACLR
reset => av_readdata_pre[12].ACLR
reset => av_readdata_pre[13].ACLR
reset => av_readdata_pre[14].ACLR
reset => av_readdata_pre[15].ACLR
reset => av_readdata_pre[16].ACLR
reset => av_readdata_pre[17].ACLR
reset => av_readdata_pre[18].ACLR
reset => av_readdata_pre[19].ACLR
reset => av_readdata_pre[20].ACLR
reset => av_readdata_pre[21].ACLR
reset => av_readdata_pre[22].ACLR
reset => av_readdata_pre[23].ACLR
reset => av_readdata_pre[24].ACLR
reset => av_readdata_pre[25].ACLR
reset => av_readdata_pre[26].ACLR
reset => av_readdata_pre[27].ACLR
reset => av_readdata_pre[28].ACLR
reset => av_readdata_pre[29].ACLR
reset => av_readdata_pre[30].ACLR
reset => av_readdata_pre[31].ACLR
reset => waitrequest_reset_override.PRESET
reset => wait_latency_counter[0].ACLR
reset => wait_latency_counter[1].ACLR
uav_address[0] => ~NO_FANOUT~
uav_address[1] => ~NO_FANOUT~
uav_address[2] => av_address[0].DATAIN
uav_address[3] => av_address[1].DATAIN
uav_address[4] => av_address[2].DATAIN
uav_address[5] => av_address[3].DATAIN
uav_address[6] => av_address[4].DATAIN
uav_address[7] => av_address[5].DATAIN
uav_address[8] => av_address[6].DATAIN
uav_address[9] => av_address[7].DATAIN
uav_address[10] => av_address[8].DATAIN
uav_address[11] => av_address[9].DATAIN
uav_address[12] => av_address[10].DATAIN
uav_address[13] => av_address[11].DATAIN
uav_address[14] => ~NO_FANOUT~
uav_address[15] => ~NO_FANOUT~
uav_address[16] => ~NO_FANOUT~
uav_address[17] => ~NO_FANOUT~
uav_address[18] => ~NO_FANOUT~
uav_address[19] => ~NO_FANOUT~
uav_address[20] => ~NO_FANOUT~
uav_address[21] => ~NO_FANOUT~
uav_address[22] => ~NO_FANOUT~
uav_address[23] => ~NO_FANOUT~
uav_address[24] => ~NO_FANOUT~
uav_address[25] => ~NO_FANOUT~
uav_address[26] => ~NO_FANOUT~
uav_address[27] => ~NO_FANOUT~
uav_address[28] => ~NO_FANOUT~
uav_address[29] => ~NO_FANOUT~
uav_address[30] => ~NO_FANOUT~
uav_address[31] => ~NO_FANOUT~
uav_writedata[0] => av_writedata[0].DATAIN
uav_writedata[1] => av_writedata[1].DATAIN
uav_writedata[2] => av_writedata[2].DATAIN
uav_writedata[3] => av_writedata[3].DATAIN
uav_writedata[4] => av_writedata[4].DATAIN
uav_writedata[5] => av_writedata[5].DATAIN
uav_writedata[6] => av_writedata[6].DATAIN
uav_writedata[7] => av_writedata[7].DATAIN
uav_writedata[8] => av_writedata[8].DATAIN
uav_writedata[9] => av_writedata[9].DATAIN
uav_writedata[10] => av_writedata[10].DATAIN
uav_writedata[11] => av_writedata[11].DATAIN
uav_writedata[12] => av_writedata[12].DATAIN
uav_writedata[13] => av_writedata[13].DATAIN
uav_writedata[14] => av_writedata[14].DATAIN
uav_writedata[15] => av_writedata[15].DATAIN
uav_writedata[16] => av_writedata[16].DATAIN
uav_writedata[17] => av_writedata[17].DATAIN
uav_writedata[18] => av_writedata[18].DATAIN
uav_writedata[19] => av_writedata[19].DATAIN
uav_writedata[20] => av_writedata[20].DATAIN
uav_writedata[21] => av_writedata[21].DATAIN
uav_writedata[22] => av_writedata[22].DATAIN
uav_writedata[23] => av_writedata[23].DATAIN
uav_writedata[24] => av_writedata[24].DATAIN
uav_writedata[25] => av_writedata[25].DATAIN
uav_writedata[26] => av_writedata[26].DATAIN
uav_writedata[27] => av_writedata[27].DATAIN
uav_writedata[28] => av_writedata[28].DATAIN
uav_writedata[29] => av_writedata[29].DATAIN
uav_writedata[30] => av_writedata[30].DATAIN
uav_writedata[31] => av_writedata[31].DATAIN
uav_write => av_writebyteenable.IN0
uav_write => av_writebyteenable.IN0
uav_write => av_writebyteenable.IN0
uav_write => av_writebyteenable.IN0
uav_write => av_write.IN1
uav_write => av_waitrequest_generated.OUTPUTSELECT
uav_write => av_begintransfer.IN0
uav_write => end_beginbursttransfer.IN1
uav_write => always19.IN1
uav_write => in_transfer.OUTPUTSELECT
uav_read => av_read.IN1
uav_read => read_latency_shift_reg.IN1
uav_read => av_outputenable.OUTPUTSELECT
uav_read => av_begintransfer.IN1
uav_read => av_beginbursttransfer.OUTPUTSELECT
uav_burstcount[0] => Equal2.IN3
uav_burstcount[1] => Equal2.IN2
uav_burstcount[2] => av_burstcount[0].DATAIN
uav_burstcount[2] => Equal2.IN4
uav_byteenable[0] => av_writebyteenable.IN1
uav_byteenable[0] => av_byteenable[0].DATAIN
uav_byteenable[1] => av_writebyteenable.IN1
uav_byteenable[1] => av_byteenable[1].DATAIN
uav_byteenable[2] => av_writebyteenable.IN1
uav_byteenable[2] => av_byteenable[2].DATAIN
uav_byteenable[3] => av_writebyteenable.IN1
uav_byteenable[3] => av_byteenable[3].DATAIN
uav_lock => av_lock.DATAIN
uav_debugaccess => av_debugaccess.DATAIN
uav_clken => ~NO_FANOUT~
av_readdata[0] => av_readdata_pre[0].DATAIN
av_readdata[1] => av_readdata_pre[1].DATAIN
av_readdata[2] => av_readdata_pre[2].DATAIN
av_readdata[3] => av_readdata_pre[3].DATAIN
av_readdata[4] => av_readdata_pre[4].DATAIN
av_readdata[5] => av_readdata_pre[5].DATAIN
av_readdata[6] => av_readdata_pre[6].DATAIN
av_readdata[7] => av_readdata_pre[7].DATAIN
av_readdata[8] => av_readdata_pre[8].DATAIN
av_readdata[9] => av_readdata_pre[9].DATAIN
av_readdata[10] => av_readdata_pre[10].DATAIN
av_readdata[11] => av_readdata_pre[11].DATAIN
av_readdata[12] => av_readdata_pre[12].DATAIN
av_readdata[13] => av_readdata_pre[13].DATAIN
av_readdata[14] => av_readdata_pre[14].DATAIN
av_readdata[15] => av_readdata_pre[15].DATAIN
av_readdata[16] => av_readdata_pre[16].DATAIN
av_readdata[17] => av_readdata_pre[17].DATAIN
av_readdata[18] => av_readdata_pre[18].DATAIN
av_readdata[19] => av_readdata_pre[19].DATAIN
av_readdata[20] => av_readdata_pre[20].DATAIN
av_readdata[21] => av_readdata_pre[21].DATAIN
av_readdata[22] => av_readdata_pre[22].DATAIN
av_readdata[23] => av_readdata_pre[23].DATAIN
av_readdata[24] => av_readdata_pre[24].DATAIN
av_readdata[25] => av_readdata_pre[25].DATAIN
av_readdata[26] => av_readdata_pre[26].DATAIN
av_readdata[27] => av_readdata_pre[27].DATAIN
av_readdata[28] => av_readdata_pre[28].DATAIN
av_readdata[29] => av_readdata_pre[29].DATAIN
av_readdata[30] => av_readdata_pre[30].DATAIN
av_readdata[31] => av_readdata_pre[31].DATAIN
av_readdatavalid => ~NO_FANOUT~
av_waitrequest => ~NO_FANOUT~


|main|Proyecto:u1|altera_merlin_slave_translator:onchip_memory2_1_s1_translator
clk => in_transfer.CLK
clk => end_beginbursttransfer.CLK
clk => end_begintransfer.CLK
clk => av_chipselect_pre.CLK
clk => av_outputenable_pre.CLK
clk => read_latency_shift_reg[0].CLK
clk => waitrequest_reset_override.CLK
reset => in_transfer.ACLR
reset => end_beginbursttransfer.ACLR
reset => end_begintransfer.ACLR
reset => av_chipselect_pre.ACLR
reset => av_outputenable_pre.ACLR
reset => read_latency_shift_reg[0].ACLR
reset => waitrequest_reset_override.PRESET
uav_address[0] => ~NO_FANOUT~
uav_address[1] => ~NO_FANOUT~
uav_address[2] => av_address[0].DATAIN
uav_address[3] => av_address[1].DATAIN
uav_address[4] => av_address[2].DATAIN
uav_address[5] => av_address[3].DATAIN
uav_address[6] => av_address[4].DATAIN
uav_address[7] => av_address[5].DATAIN
uav_address[8] => av_address[6].DATAIN
uav_address[9] => av_address[7].DATAIN
uav_address[10] => ~NO_FANOUT~
uav_address[11] => ~NO_FANOUT~
uav_address[12] => ~NO_FANOUT~
uav_address[13] => ~NO_FANOUT~
uav_address[14] => ~NO_FANOUT~
uav_address[15] => ~NO_FANOUT~
uav_address[16] => ~NO_FANOUT~
uav_address[17] => ~NO_FANOUT~
uav_address[18] => ~NO_FANOUT~
uav_address[19] => ~NO_FANOUT~
uav_address[20] => ~NO_FANOUT~
uav_address[21] => ~NO_FANOUT~
uav_address[22] => ~NO_FANOUT~
uav_address[23] => ~NO_FANOUT~
uav_address[24] => ~NO_FANOUT~
uav_address[25] => ~NO_FANOUT~
uav_address[26] => ~NO_FANOUT~
uav_address[27] => ~NO_FANOUT~
uav_address[28] => ~NO_FANOUT~
uav_address[29] => ~NO_FANOUT~
uav_address[30] => ~NO_FANOUT~
uav_address[31] => ~NO_FANOUT~
uav_writedata[0] => av_writedata[0].DATAIN
uav_writedata[1] => av_writedata[1].DATAIN
uav_writedata[2] => av_writedata[2].DATAIN
uav_writedata[3] => av_writedata[3].DATAIN
uav_writedata[4] => av_writedata[4].DATAIN
uav_writedata[5] => av_writedata[5].DATAIN
uav_writedata[6] => av_writedata[6].DATAIN
uav_writedata[7] => av_writedata[7].DATAIN
uav_writedata[8] => av_writedata[8].DATAIN
uav_writedata[9] => av_writedata[9].DATAIN
uav_writedata[10] => av_writedata[10].DATAIN
uav_writedata[11] => av_writedata[11].DATAIN
uav_writedata[12] => av_writedata[12].DATAIN
uav_writedata[13] => av_writedata[13].DATAIN
uav_writedata[14] => av_writedata[14].DATAIN
uav_writedata[15] => av_writedata[15].DATAIN
uav_writedata[16] => av_writedata[16].DATAIN
uav_writedata[17] => av_writedata[17].DATAIN
uav_writedata[18] => av_writedata[18].DATAIN
uav_writedata[19] => av_writedata[19].DATAIN
uav_writedata[20] => av_writedata[20].DATAIN
uav_writedata[21] => av_writedata[21].DATAIN
uav_writedata[22] => av_writedata[22].DATAIN
uav_writedata[23] => av_writedata[23].DATAIN
uav_writedata[24] => av_writedata[24].DATAIN
uav_writedata[25] => av_writedata[25].DATAIN
uav_writedata[26] => av_writedata[26].DATAIN
uav_writedata[27] => av_writedata[27].DATAIN
uav_writedata[28] => av_writedata[28].DATAIN
uav_writedata[29] => av_writedata[29].DATAIN
uav_writedata[30] => av_writedata[30].DATAIN
uav_writedata[31] => av_writedata[31].DATAIN
uav_write => av_writebyteenable.IN0
uav_write => av_writebyteenable.IN0
uav_write => av_writebyteenable.IN0
uav_write => av_writebyteenable.IN0
uav_write => av_begintransfer.IN0
uav_write => end_beginbursttransfer.IN1
uav_write => always19.IN1
uav_write => in_transfer.OUTPUTSELECT
uav_write => av_write.DATAIN
uav_read => read_latency_shift_reg.IN1
uav_read => av_outputenable.OUTPUTSELECT
uav_read => av_begintransfer.IN1
uav_read => av_beginbursttransfer.OUTPUTSELECT
uav_read => av_read.DATAIN
uav_read => av_outputenable_pre.DATAIN
uav_burstcount[0] => Equal0.IN3
uav_burstcount[1] => Equal0.IN2
uav_burstcount[2] => av_burstcount[0].DATAIN
uav_burstcount[2] => Equal0.IN4
uav_byteenable[0] => av_writebyteenable.IN1
uav_byteenable[0] => av_byteenable[0].DATAIN
uav_byteenable[1] => av_writebyteenable.IN1
uav_byteenable[1] => av_byteenable[1].DATAIN
uav_byteenable[2] => av_writebyteenable.IN1
uav_byteenable[2] => av_byteenable[2].DATAIN
uav_byteenable[3] => av_writebyteenable.IN1
uav_byteenable[3] => av_byteenable[3].DATAIN
uav_lock => av_lock.DATAIN
uav_debugaccess => av_debugaccess.DATAIN
uav_clken => ~NO_FANOUT~
av_readdata[0] => uav_readdata[0].DATAIN
av_readdata[1] => uav_readdata[1].DATAIN
av_readdata[2] => uav_readdata[2].DATAIN
av_readdata[3] => uav_readdata[3].DATAIN
av_readdata[4] => uav_readdata[4].DATAIN
av_readdata[5] => uav_readdata[5].DATAIN
av_readdata[6] => uav_readdata[6].DATAIN
av_readdata[7] => uav_readdata[7].DATAIN
av_readdata[8] => uav_readdata[8].DATAIN
av_readdata[9] => uav_readdata[9].DATAIN
av_readdata[10] => uav_readdata[10].DATAIN
av_readdata[11] => uav_readdata[11].DATAIN
av_readdata[12] => uav_readdata[12].DATAIN
av_readdata[13] => uav_readdata[13].DATAIN
av_readdata[14] => uav_readdata[14].DATAIN
av_readdata[15] => uav_readdata[15].DATAIN
av_readdata[16] => uav_readdata[16].DATAIN
av_readdata[17] => uav_readdata[17].DATAIN
av_readdata[18] => uav_readdata[18].DATAIN
av_readdata[19] => uav_readdata[19].DATAIN
av_readdata[20] => uav_readdata[20].DATAIN
av_readdata[21] => uav_readdata[21].DATAIN
av_readdata[22] => uav_readdata[22].DATAIN
av_readdata[23] => uav_readdata[23].DATAIN
av_readdata[24] => uav_readdata[24].DATAIN
av_readdata[25] => uav_readdata[25].DATAIN
av_readdata[26] => uav_readdata[26].DATAIN
av_readdata[27] => uav_readdata[27].DATAIN
av_readdata[28] => uav_readdata[28].DATAIN
av_readdata[29] => uav_readdata[29].DATAIN
av_readdata[30] => uav_readdata[30].DATAIN
av_readdata[31] => uav_readdata[31].DATAIN
av_readdatavalid => ~NO_FANOUT~
av_waitrequest => ~NO_FANOUT~


|main|Proyecto:u1|altera_merlin_slave_translator:gpu_0_control_slave_translator
clk => in_transfer.CLK
clk => end_beginbursttransfer.CLK
clk => end_begintransfer.CLK
clk => av_chipselect_pre.CLK
clk => av_outputenable_pre.CLK
clk => read_latency_shift_reg[0].CLK
clk => av_readdata_pre[0].CLK
clk => av_readdata_pre[1].CLK
clk => av_readdata_pre[2].CLK
clk => av_readdata_pre[3].CLK
clk => av_readdata_pre[4].CLK
clk => av_readdata_pre[5].CLK
clk => av_readdata_pre[6].CLK
clk => av_readdata_pre[7].CLK
clk => waitrequest_reset_override.CLK
clk => wait_latency_counter[0].CLK
clk => wait_latency_counter[1].CLK
reset => in_transfer.ACLR
reset => end_beginbursttransfer.ACLR
reset => end_begintransfer.ACLR
reset => av_chipselect_pre.ACLR
reset => av_outputenable_pre.ACLR
reset => read_latency_shift_reg[0].ACLR
reset => av_readdata_pre[0].ACLR
reset => av_readdata_pre[1].ACLR
reset => av_readdata_pre[2].ACLR
reset => av_readdata_pre[3].ACLR
reset => av_readdata_pre[4].ACLR
reset => av_readdata_pre[5].ACLR
reset => av_readdata_pre[6].ACLR
reset => av_readdata_pre[7].ACLR
reset => waitrequest_reset_override.PRESET
reset => wait_latency_counter[0].ACLR
reset => wait_latency_counter[1].ACLR
uav_address[0] => av_address[0].DATAIN
uav_address[1] => ~NO_FANOUT~
uav_address[2] => ~NO_FANOUT~
uav_address[3] => ~NO_FANOUT~
uav_address[4] => ~NO_FANOUT~
uav_address[5] => ~NO_FANOUT~
uav_address[6] => ~NO_FANOUT~
uav_address[7] => ~NO_FANOUT~
uav_address[8] => ~NO_FANOUT~
uav_address[9] => ~NO_FANOUT~
uav_address[10] => ~NO_FANOUT~
uav_address[11] => ~NO_FANOUT~
uav_address[12] => ~NO_FANOUT~
uav_address[13] => ~NO_FANOUT~
uav_address[14] => ~NO_FANOUT~
uav_address[15] => ~NO_FANOUT~
uav_address[16] => ~NO_FANOUT~
uav_address[17] => ~NO_FANOUT~
uav_address[18] => ~NO_FANOUT~
uav_address[19] => ~NO_FANOUT~
uav_address[20] => ~NO_FANOUT~
uav_address[21] => ~NO_FANOUT~
uav_address[22] => ~NO_FANOUT~
uav_address[23] => ~NO_FANOUT~
uav_address[24] => ~NO_FANOUT~
uav_address[25] => ~NO_FANOUT~
uav_address[26] => ~NO_FANOUT~
uav_address[27] => ~NO_FANOUT~
uav_address[28] => ~NO_FANOUT~
uav_address[29] => ~NO_FANOUT~
uav_address[30] => ~NO_FANOUT~
uav_address[31] => ~NO_FANOUT~
uav_writedata[0] => av_writedata[0].DATAIN
uav_writedata[1] => av_writedata[1].DATAIN
uav_writedata[2] => av_writedata[2].DATAIN
uav_writedata[3] => av_writedata[3].DATAIN
uav_writedata[4] => av_writedata[4].DATAIN
uav_writedata[5] => av_writedata[5].DATAIN
uav_writedata[6] => av_writedata[6].DATAIN
uav_writedata[7] => av_writedata[7].DATAIN
uav_write => av_writebyteenable.IN0
uav_write => av_write.IN1
uav_write => av_waitrequest_generated.OUTPUTSELECT
uav_write => av_begintransfer.IN0
uav_write => end_beginbursttransfer.IN1
uav_write => always19.IN1
uav_write => in_transfer.OUTPUTSELECT
uav_read => av_read.IN1
uav_read => read_latency_shift_reg.IN1
uav_read => av_outputenable.OUTPUTSELECT
uav_read => av_begintransfer.IN1
uav_read => av_beginbursttransfer.OUTPUTSELECT
uav_burstcount[0] => av_burstcount[0].DATAIN
uav_burstcount[0] => Equal2.IN2
uav_byteenable[0] => av_writebyteenable.IN1
uav_byteenable[0] => av_byteenable[0].DATAIN
uav_lock => av_lock.DATAIN
uav_debugaccess => av_debugaccess.DATAIN
uav_clken => ~NO_FANOUT~
av_readdata[0] => av_readdata_pre[0].DATAIN
av_readdata[1] => av_readdata_pre[1].DATAIN
av_readdata[2] => av_readdata_pre[2].DATAIN
av_readdata[3] => av_readdata_pre[3].DATAIN
av_readdata[4] => av_readdata_pre[4].DATAIN
av_readdata[5] => av_readdata_pre[5].DATAIN
av_readdata[6] => av_readdata_pre[6].DATAIN
av_readdata[7] => av_readdata_pre[7].DATAIN
av_readdatavalid => ~NO_FANOUT~
av_waitrequest => ~NO_FANOUT~


|main|Proyecto:u1|altera_merlin_master_translator:sgdma_0_m_read_translator
clk => end_beginbursttransfer.CLK
clk => end_begintransfer.CLK
clk => burst_stalled.CLK
clk => first_burst_stalled.CLK
clk => burstcount_register[0].CLK
clk => burstcount_register[1].CLK
clk => burstcount_register[2].CLK
clk => burstcount_register[3].CLK
clk => burstcount_register[4].CLK
clk => burstcount_register[5].CLK
clk => address_register[0].CLK
clk => address_register[1].CLK
clk => address_register[2].CLK
clk => address_register[3].CLK
clk => address_register[4].CLK
clk => address_register[5].CLK
clk => address_register[6].CLK
clk => address_register[7].CLK
clk => address_register[8].CLK
clk => address_register[9].CLK
clk => address_register[10].CLK
clk => address_register[11].CLK
clk => address_register[12].CLK
clk => address_register[13].CLK
clk => address_register[14].CLK
clk => address_register[15].CLK
clk => address_register[16].CLK
clk => address_register[17].CLK
clk => address_register[18].CLK
clk => address_register[19].CLK
clk => address_register[20].CLK
clk => address_register[21].CLK
clk => address_register[22].CLK
clk => address_register[23].CLK
clk => address_register[24].CLK
clk => address_register[25].CLK
clk => address_register[26].CLK
clk => address_register[27].CLK
clk => address_register[28].CLK
clk => address_register[29].CLK
clk => address_register[30].CLK
clk => address_register[31].CLK
reset => end_beginbursttransfer.ACLR
reset => end_begintransfer.ACLR
reset => burst_stalled.ACLR
reset => first_burst_stalled.ACLR
reset => burstcount_register[0].ACLR
reset => burstcount_register[1].ACLR
reset => burstcount_register[2].ACLR
reset => burstcount_register[3].ACLR
reset => burstcount_register[4].ACLR
reset => burstcount_register[5].ACLR
reset => address_register[0].ACLR
reset => address_register[1].ACLR
reset => address_register[2].ACLR
reset => address_register[3].ACLR
reset => address_register[4].ACLR
reset => address_register[5].ACLR
reset => address_register[6].ACLR
reset => address_register[7].ACLR
reset => address_register[8].ACLR
reset => address_register[9].ACLR
reset => address_register[10].ACLR
reset => address_register[11].ACLR
reset => address_register[12].ACLR
reset => address_register[13].ACLR
reset => address_register[14].ACLR
reset => address_register[15].ACLR
reset => address_register[16].ACLR
reset => address_register[17].ACLR
reset => address_register[18].ACLR
reset => address_register[19].ACLR
reset => address_register[20].ACLR
reset => address_register[21].ACLR
reset => address_register[22].ACLR
reset => address_register[23].ACLR
reset => address_register[24].ACLR
reset => address_register[25].ACLR
reset => address_register[26].ACLR
reset => address_register[27].ACLR
reset => address_register[28].ACLR
reset => address_register[29].ACLR
reset => address_register[30].ACLR
reset => address_register[31].ACLR
uav_readdata[0] => av_readdata[0].DATAIN
uav_readdata[1] => av_readdata[1].DATAIN
uav_readdata[2] => av_readdata[2].DATAIN
uav_readdata[3] => av_readdata[3].DATAIN
uav_readdata[4] => av_readdata[4].DATAIN
uav_readdata[5] => av_readdata[5].DATAIN
uav_readdata[6] => av_readdata[6].DATAIN
uav_readdata[7] => av_readdata[7].DATAIN
uav_readdata[8] => av_readdata[8].DATAIN
uav_readdata[9] => av_readdata[9].DATAIN
uav_readdata[10] => av_readdata[10].DATAIN
uav_readdata[11] => av_readdata[11].DATAIN
uav_readdata[12] => av_readdata[12].DATAIN
uav_readdata[13] => av_readdata[13].DATAIN
uav_readdata[14] => av_readdata[14].DATAIN
uav_readdata[15] => av_readdata[15].DATAIN
uav_readdata[16] => av_readdata[16].DATAIN
uav_readdata[17] => av_readdata[17].DATAIN
uav_readdata[18] => av_readdata[18].DATAIN
uav_readdata[19] => av_readdata[19].DATAIN
uav_readdata[20] => av_readdata[20].DATAIN
uav_readdata[21] => av_readdata[21].DATAIN
uav_readdata[22] => av_readdata[22].DATAIN
uav_readdata[23] => av_readdata[23].DATAIN
uav_readdata[24] => av_readdata[24].DATAIN
uav_readdata[25] => av_readdata[25].DATAIN
uav_readdata[26] => av_readdata[26].DATAIN
uav_readdata[27] => av_readdata[27].DATAIN
uav_readdata[28] => av_readdata[28].DATAIN
uav_readdata[29] => av_readdata[29].DATAIN
uav_readdata[30] => av_readdata[30].DATAIN
uav_readdata[31] => av_readdata[31].DATAIN
uav_readdatavalid => av_readdatavalid.DATAIN
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => burstcount_register.OUTPUTSELECT
uav_waitrequest => burstcount_register.OUTPUTSELECT
uav_waitrequest => burstcount_register.OUTPUTSELECT
uav_waitrequest => burstcount_register.OUTPUTSELECT
uav_waitrequest => burstcount_register.OUTPUTSELECT
uav_waitrequest => burstcount_register.OUTPUTSELECT
uav_waitrequest => always8.IN1
uav_waitrequest => end_begintransfer.OUTPUTSELECT
uav_waitrequest => burst_stalled.DATAB
uav_waitrequest => av_waitrequest.DATAIN
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => burstcount_register.OUTPUTSELECT
uav_waitrequest => burstcount_register.OUTPUTSELECT
uav_waitrequest => burstcount_register.OUTPUTSELECT
uav_waitrequest => burstcount_register.OUTPUTSELECT
uav_waitrequest => burstcount_register.OUTPUTSELECT
uav_waitrequest => burstcount_register.OUTPUTSELECT
uav_waitrequest => first_burst_stalled.DATAIN
av_write => ~NO_FANOUT~
av_read => internal_beginbursttransfer.OUTPUTSELECT
av_read => always10.IN1
av_read => internal_begintransfer.IN1
av_read => uav_read.DATAIN
av_address[0] => uav_address.DATAA
av_address[0] => address_register[0].DATAIN
av_address[1] => uav_address.DATAA
av_address[1] => address_register[1].DATAIN
av_address[2] => uav_address.DATAA
av_address[2] => Add0.IN60
av_address[2] => address_register.DATAB
av_address[3] => uav_address.DATAA
av_address[3] => Add0.IN59
av_address[3] => address_register.DATAB
av_address[4] => uav_address.DATAA
av_address[4] => Add0.IN58
av_address[4] => address_register.DATAB
av_address[5] => uav_address.DATAA
av_address[5] => Add0.IN57
av_address[5] => address_register.DATAB
av_address[6] => uav_address.DATAA
av_address[6] => Add0.IN56
av_address[6] => address_register.DATAB
av_address[7] => uav_address.DATAA
av_address[7] => Add0.IN55
av_address[7] => address_register.DATAB
av_address[8] => uav_address.DATAA
av_address[8] => Add0.IN54
av_address[8] => address_register.DATAB
av_address[9] => uav_address.DATAA
av_address[9] => Add0.IN53
av_address[9] => address_register.DATAB
av_address[10] => uav_address.DATAA
av_address[10] => Add0.IN52
av_address[10] => address_register.DATAB
av_address[11] => uav_address.DATAA
av_address[11] => Add0.IN51
av_address[11] => address_register.DATAB
av_address[12] => uav_address.DATAA
av_address[12] => Add0.IN50
av_address[12] => address_register.DATAB
av_address[13] => uav_address.DATAA
av_address[13] => Add0.IN49
av_address[13] => address_register.DATAB
av_address[14] => uav_address.DATAA
av_address[14] => Add0.IN48
av_address[14] => address_register.DATAB
av_address[15] => uav_address.DATAA
av_address[15] => Add0.IN47
av_address[15] => address_register.DATAB
av_address[16] => uav_address.DATAA
av_address[16] => Add0.IN46
av_address[16] => address_register.DATAB
av_address[17] => uav_address.DATAA
av_address[17] => Add0.IN45
av_address[17] => address_register.DATAB
av_address[18] => uav_address.DATAA
av_address[18] => Add0.IN44
av_address[18] => address_register.DATAB
av_address[19] => uav_address.DATAA
av_address[19] => Add0.IN43
av_address[19] => address_register.DATAB
av_address[20] => uav_address.DATAA
av_address[20] => Add0.IN42
av_address[20] => address_register.DATAB
av_address[21] => uav_address.DATAA
av_address[21] => Add0.IN41
av_address[21] => address_register.DATAB
av_address[22] => uav_address.DATAA
av_address[22] => Add0.IN40
av_address[22] => address_register.DATAB
av_address[23] => uav_address.DATAA
av_address[23] => Add0.IN39
av_address[23] => address_register.DATAB
av_address[24] => uav_address.DATAA
av_address[24] => Add0.IN38
av_address[24] => address_register.DATAB
av_address[25] => uav_address.DATAA
av_address[25] => Add0.IN37
av_address[25] => address_register.DATAB
av_address[26] => uav_address.DATAA
av_address[26] => Add0.IN36
av_address[26] => address_register.DATAB
av_address[27] => uav_address.DATAA
av_address[27] => Add0.IN35
av_address[27] => address_register.DATAB
av_address[28] => uav_address.DATAA
av_address[28] => Add0.IN34
av_address[28] => address_register.DATAB
av_address[29] => uav_address.DATAA
av_address[29] => Add0.IN33
av_address[29] => address_register.DATAB
av_address[30] => uav_address.DATAA
av_address[30] => Add0.IN32
av_address[30] => address_register.DATAB
av_address[31] => uav_address.DATAA
av_address[31] => Add0.IN31
av_address[31] => address_register.DATAB
av_byteenable[0] => uav_byteenable[0].DATAIN
av_byteenable[1] => uav_byteenable[1].DATAIN
av_byteenable[2] => uav_byteenable[2].DATAIN
av_byteenable[3] => uav_byteenable[3].DATAIN
av_burstcount[0] => uav_burstcount.DATAA
av_burstcount[0] => Add2.IN12
av_burstcount[0] => burstcount_register.DATAB
av_burstcount[0] => Equal0.IN7
av_burstcount[1] => uav_burstcount.DATAA
av_burstcount[1] => Add2.IN11
av_burstcount[1] => burstcount_register.DATAB
av_burstcount[1] => Equal0.IN2
av_burstcount[2] => uav_burstcount.DATAA
av_burstcount[2] => Add2.IN10
av_burstcount[2] => burstcount_register.DATAB
av_burstcount[2] => Equal0.IN1
av_burstcount[3] => uav_burstcount.DATAA
av_burstcount[3] => Add2.IN9
av_burstcount[3] => burstcount_register.DATAB
av_burstcount[3] => Equal0.IN0
av_writedata[0] => uav_writedata[0].DATAIN
av_writedata[1] => uav_writedata[1].DATAIN
av_writedata[2] => uav_writedata[2].DATAIN
av_writedata[3] => uav_writedata[3].DATAIN
av_writedata[4] => uav_writedata[4].DATAIN
av_writedata[5] => uav_writedata[5].DATAIN
av_writedata[6] => uav_writedata[6].DATAIN
av_writedata[7] => uav_writedata[7].DATAIN
av_writedata[8] => uav_writedata[8].DATAIN
av_writedata[9] => uav_writedata[9].DATAIN
av_writedata[10] => uav_writedata[10].DATAIN
av_writedata[11] => uav_writedata[11].DATAIN
av_writedata[12] => uav_writedata[12].DATAIN
av_writedata[13] => uav_writedata[13].DATAIN
av_writedata[14] => uav_writedata[14].DATAIN
av_writedata[15] => uav_writedata[15].DATAIN
av_writedata[16] => uav_writedata[16].DATAIN
av_writedata[17] => uav_writedata[17].DATAIN
av_writedata[18] => uav_writedata[18].DATAIN
av_writedata[19] => uav_writedata[19].DATAIN
av_writedata[20] => uav_writedata[20].DATAIN
av_writedata[21] => uav_writedata[21].DATAIN
av_writedata[22] => uav_writedata[22].DATAIN
av_writedata[23] => uav_writedata[23].DATAIN
av_writedata[24] => uav_writedata[24].DATAIN
av_writedata[25] => uav_writedata[25].DATAIN
av_writedata[26] => uav_writedata[26].DATAIN
av_writedata[27] => uav_writedata[27].DATAIN
av_writedata[28] => uav_writedata[28].DATAIN
av_writedata[29] => uav_writedata[29].DATAIN
av_writedata[30] => uav_writedata[30].DATAIN
av_writedata[31] => uav_writedata[31].DATAIN
av_begintransfer => ~NO_FANOUT~
av_beginbursttransfer => ~NO_FANOUT~
av_lock => uav_lock.DATAIN
av_chipselect => ~NO_FANOUT~
av_debugaccess => uav_debugaccess.DATAIN
av_clken => uav_clken.DATAIN


|main|Proyecto:u1|altera_merlin_master_translator:mm_bridge_0_m0_translator
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
uav_readdata[0] => av_readdata[0].DATAIN
uav_readdata[1] => av_readdata[1].DATAIN
uav_readdata[2] => av_readdata[2].DATAIN
uav_readdata[3] => av_readdata[3].DATAIN
uav_readdata[4] => av_readdata[4].DATAIN
uav_readdata[5] => av_readdata[5].DATAIN
uav_readdata[6] => av_readdata[6].DATAIN
uav_readdata[7] => av_readdata[7].DATAIN
uav_readdata[8] => av_readdata[8].DATAIN
uav_readdata[9] => av_readdata[9].DATAIN
uav_readdata[10] => av_readdata[10].DATAIN
uav_readdata[11] => av_readdata[11].DATAIN
uav_readdata[12] => av_readdata[12].DATAIN
uav_readdata[13] => av_readdata[13].DATAIN
uav_readdata[14] => av_readdata[14].DATAIN
uav_readdata[15] => av_readdata[15].DATAIN
uav_readdata[16] => av_readdata[16].DATAIN
uav_readdata[17] => av_readdata[17].DATAIN
uav_readdata[18] => av_readdata[18].DATAIN
uav_readdata[19] => av_readdata[19].DATAIN
uav_readdata[20] => av_readdata[20].DATAIN
uav_readdata[21] => av_readdata[21].DATAIN
uav_readdata[22] => av_readdata[22].DATAIN
uav_readdata[23] => av_readdata[23].DATAIN
uav_readdata[24] => av_readdata[24].DATAIN
uav_readdata[25] => av_readdata[25].DATAIN
uav_readdata[26] => av_readdata[26].DATAIN
uav_readdata[27] => av_readdata[27].DATAIN
uav_readdata[28] => av_readdata[28].DATAIN
uav_readdata[29] => av_readdata[29].DATAIN
uav_readdata[30] => av_readdata[30].DATAIN
uav_readdata[31] => av_readdata[31].DATAIN
uav_readdatavalid => av_readdatavalid.DATAIN
uav_waitrequest => av_waitrequest.DATAIN
av_write => uav_write.DATAIN
av_read => uav_read.DATAIN
av_address[0] => uav_address[0].DATAIN
av_address[1] => uav_address[1].DATAIN
av_address[2] => uav_address[2].DATAIN
av_address[3] => uav_address[3].DATAIN
av_address[4] => uav_address[4].DATAIN
av_address[5] => uav_address[5].DATAIN
av_address[6] => uav_address[6].DATAIN
av_address[7] => uav_address[7].DATAIN
av_address[8] => uav_address[8].DATAIN
av_address[9] => uav_address[9].DATAIN
av_address[10] => uav_address[10].DATAIN
av_address[11] => uav_address[11].DATAIN
av_address[12] => uav_address[12].DATAIN
av_address[13] => uav_address[13].DATAIN
av_address[14] => uav_address[14].DATAIN
av_address[15] => uav_address[15].DATAIN
av_address[16] => uav_address[16].DATAIN
av_address[17] => uav_address[17].DATAIN
av_address[18] => uav_address[18].DATAIN
av_address[19] => uav_address[19].DATAIN
av_address[20] => uav_address[20].DATAIN
av_address[21] => uav_address[21].DATAIN
av_address[22] => uav_address[22].DATAIN
av_address[23] => uav_address[23].DATAIN
av_address[24] => uav_address[24].DATAIN
av_byteenable[0] => uav_byteenable[0].DATAIN
av_byteenable[1] => uav_byteenable[1].DATAIN
av_byteenable[2] => uav_byteenable[2].DATAIN
av_byteenable[3] => uav_byteenable[3].DATAIN
av_burstcount[0] => uav_burstcount[2].DATAIN
av_writedata[0] => uav_writedata[0].DATAIN
av_writedata[1] => uav_writedata[1].DATAIN
av_writedata[2] => uav_writedata[2].DATAIN
av_writedata[3] => uav_writedata[3].DATAIN
av_writedata[4] => uav_writedata[4].DATAIN
av_writedata[5] => uav_writedata[5].DATAIN
av_writedata[6] => uav_writedata[6].DATAIN
av_writedata[7] => uav_writedata[7].DATAIN
av_writedata[8] => uav_writedata[8].DATAIN
av_writedata[9] => uav_writedata[9].DATAIN
av_writedata[10] => uav_writedata[10].DATAIN
av_writedata[11] => uav_writedata[11].DATAIN
av_writedata[12] => uav_writedata[12].DATAIN
av_writedata[13] => uav_writedata[13].DATAIN
av_writedata[14] => uav_writedata[14].DATAIN
av_writedata[15] => uav_writedata[15].DATAIN
av_writedata[16] => uav_writedata[16].DATAIN
av_writedata[17] => uav_writedata[17].DATAIN
av_writedata[18] => uav_writedata[18].DATAIN
av_writedata[19] => uav_writedata[19].DATAIN
av_writedata[20] => uav_writedata[20].DATAIN
av_writedata[21] => uav_writedata[21].DATAIN
av_writedata[22] => uav_writedata[22].DATAIN
av_writedata[23] => uav_writedata[23].DATAIN
av_writedata[24] => uav_writedata[24].DATAIN
av_writedata[25] => uav_writedata[25].DATAIN
av_writedata[26] => uav_writedata[26].DATAIN
av_writedata[27] => uav_writedata[27].DATAIN
av_writedata[28] => uav_writedata[28].DATAIN
av_writedata[29] => uav_writedata[29].DATAIN
av_writedata[30] => uav_writedata[30].DATAIN
av_writedata[31] => uav_writedata[31].DATAIN
av_begintransfer => ~NO_FANOUT~
av_beginbursttransfer => ~NO_FANOUT~
av_lock => uav_lock.DATAIN
av_chipselect => ~NO_FANOUT~
av_debugaccess => uav_debugaccess.DATAIN
av_clken => uav_clken.DATAIN


|main|Proyecto:u1|altera_merlin_slave_translator:sdram_1_s1_translator
clk => in_transfer.CLK
clk => end_beginbursttransfer.CLK
clk => end_begintransfer.CLK
clk => av_chipselect_pre.CLK
clk => av_outputenable_pre.CLK
clk => waitrequest_reset_override.CLK
reset => in_transfer.ACLR
reset => end_beginbursttransfer.ACLR
reset => end_begintransfer.ACLR
reset => av_chipselect_pre.ACLR
reset => av_outputenable_pre.ACLR
reset => waitrequest_reset_override.PRESET
uav_address[0] => ~NO_FANOUT~
uav_address[1] => av_address[0].DATAIN
uav_address[2] => av_address[1].DATAIN
uav_address[3] => av_address[2].DATAIN
uav_address[4] => av_address[3].DATAIN
uav_address[5] => av_address[4].DATAIN
uav_address[6] => av_address[5].DATAIN
uav_address[7] => av_address[6].DATAIN
uav_address[8] => av_address[7].DATAIN
uav_address[9] => av_address[8].DATAIN
uav_address[10] => av_address[9].DATAIN
uav_address[11] => av_address[10].DATAIN
uav_address[12] => av_address[11].DATAIN
uav_address[13] => av_address[12].DATAIN
uav_address[14] => av_address[13].DATAIN
uav_address[15] => av_address[14].DATAIN
uav_address[16] => av_address[15].DATAIN
uav_address[17] => av_address[16].DATAIN
uav_address[18] => av_address[17].DATAIN
uav_address[19] => av_address[18].DATAIN
uav_address[20] => av_address[19].DATAIN
uav_address[21] => av_address[20].DATAIN
uav_address[22] => av_address[21].DATAIN
uav_address[23] => av_address[22].DATAIN
uav_address[24] => av_address[23].DATAIN
uav_address[25] => ~NO_FANOUT~
uav_address[26] => ~NO_FANOUT~
uav_address[27] => ~NO_FANOUT~
uav_address[28] => ~NO_FANOUT~
uav_address[29] => ~NO_FANOUT~
uav_address[30] => ~NO_FANOUT~
uav_address[31] => ~NO_FANOUT~
uav_writedata[0] => av_writedata[0].DATAIN
uav_writedata[1] => av_writedata[1].DATAIN
uav_writedata[2] => av_writedata[2].DATAIN
uav_writedata[3] => av_writedata[3].DATAIN
uav_writedata[4] => av_writedata[4].DATAIN
uav_writedata[5] => av_writedata[5].DATAIN
uav_writedata[6] => av_writedata[6].DATAIN
uav_writedata[7] => av_writedata[7].DATAIN
uav_writedata[8] => av_writedata[8].DATAIN
uav_writedata[9] => av_writedata[9].DATAIN
uav_writedata[10] => av_writedata[10].DATAIN
uav_writedata[11] => av_writedata[11].DATAIN
uav_writedata[12] => av_writedata[12].DATAIN
uav_writedata[13] => av_writedata[13].DATAIN
uav_writedata[14] => av_writedata[14].DATAIN
uav_writedata[15] => av_writedata[15].DATAIN
uav_write => av_writebyteenable.IN0
uav_write => av_writebyteenable.IN0
uav_write => av_begintransfer.IN0
uav_write => end_beginbursttransfer.IN1
uav_write => always19.IN1
uav_write => in_transfer.OUTPUTSELECT
uav_write => av_write.DATAIN
uav_read => av_outputenable.OUTPUTSELECT
uav_read => av_begintransfer.IN1
uav_read => av_beginbursttransfer.OUTPUTSELECT
uav_read => av_read.DATAIN
uav_burstcount[0] => Equal0.IN2
uav_burstcount[1] => av_burstcount[0].DATAIN
uav_burstcount[1] => Equal0.IN3
uav_byteenable[0] => av_writebyteenable.IN1
uav_byteenable[0] => av_byteenable[0].DATAIN
uav_byteenable[1] => av_writebyteenable.IN1
uav_byteenable[1] => av_byteenable[1].DATAIN
uav_lock => av_lock.DATAIN
uav_debugaccess => av_debugaccess.DATAIN
uav_clken => ~NO_FANOUT~
av_readdata[0] => uav_readdata[0].DATAIN
av_readdata[1] => uav_readdata[1].DATAIN
av_readdata[2] => uav_readdata[2].DATAIN
av_readdata[3] => uav_readdata[3].DATAIN
av_readdata[4] => uav_readdata[4].DATAIN
av_readdata[5] => uav_readdata[5].DATAIN
av_readdata[6] => uav_readdata[6].DATAIN
av_readdata[7] => uav_readdata[7].DATAIN
av_readdata[8] => uav_readdata[8].DATAIN
av_readdata[9] => uav_readdata[9].DATAIN
av_readdata[10] => uav_readdata[10].DATAIN
av_readdata[11] => uav_readdata[11].DATAIN
av_readdata[12] => uav_readdata[12].DATAIN
av_readdata[13] => uav_readdata[13].DATAIN
av_readdata[14] => uav_readdata[14].DATAIN
av_readdata[15] => uav_readdata[15].DATAIN
av_readdatavalid => uav_readdatavalid.DATAIN
av_waitrequest => always17.IN1
av_waitrequest => end_begintransfer.OUTPUTSELECT
av_waitrequest => uav_waitrequest.DATAIN


|main|Proyecto:u1|altera_merlin_slave_agent:onchip_memory2_1_s1_translator_avalon_universal_slave_0_agent
clk => clk.IN1
reset => reset.IN1
m0_readdata[0] => rdata_fifo_src_data[0].DATAIN
m0_readdata[1] => rdata_fifo_src_data[1].DATAIN
m0_readdata[2] => rdata_fifo_src_data[2].DATAIN
m0_readdata[3] => rdata_fifo_src_data[3].DATAIN
m0_readdata[4] => rdata_fifo_src_data[4].DATAIN
m0_readdata[5] => rdata_fifo_src_data[5].DATAIN
m0_readdata[6] => rdata_fifo_src_data[6].DATAIN
m0_readdata[7] => rdata_fifo_src_data[7].DATAIN
m0_readdata[8] => rdata_fifo_src_data[8].DATAIN
m0_readdata[9] => rdata_fifo_src_data[9].DATAIN
m0_readdata[10] => rdata_fifo_src_data[10].DATAIN
m0_readdata[11] => rdata_fifo_src_data[11].DATAIN
m0_readdata[12] => rdata_fifo_src_data[12].DATAIN
m0_readdata[13] => rdata_fifo_src_data[13].DATAIN
m0_readdata[14] => rdata_fifo_src_data[14].DATAIN
m0_readdata[15] => rdata_fifo_src_data[15].DATAIN
m0_readdata[16] => rdata_fifo_src_data[16].DATAIN
m0_readdata[17] => rdata_fifo_src_data[17].DATAIN
m0_readdata[18] => rdata_fifo_src_data[18].DATAIN
m0_readdata[19] => rdata_fifo_src_data[19].DATAIN
m0_readdata[20] => rdata_fifo_src_data[20].DATAIN
m0_readdata[21] => rdata_fifo_src_data[21].DATAIN
m0_readdata[22] => rdata_fifo_src_data[22].DATAIN
m0_readdata[23] => rdata_fifo_src_data[23].DATAIN
m0_readdata[24] => rdata_fifo_src_data[24].DATAIN
m0_readdata[25] => rdata_fifo_src_data[25].DATAIN
m0_readdata[26] => rdata_fifo_src_data[26].DATAIN
m0_readdata[27] => rdata_fifo_src_data[27].DATAIN
m0_readdata[28] => rdata_fifo_src_data[28].DATAIN
m0_readdata[29] => rdata_fifo_src_data[29].DATAIN
m0_readdata[30] => rdata_fifo_src_data[30].DATAIN
m0_readdata[31] => rdata_fifo_src_data[31].DATAIN
m0_waitrequest => cp_ready.IN0
m0_readdatavalid => rdata_fifo_src_valid.DATAIN
rf_source_ready => cp_ready.IN1
rf_source_ready => m0_write.IN1
rf_source_ready => m0_lock.IN1
rf_source_ready => rf_source_valid.IN1
rf_source_ready => m0_read.IN1
rf_sink_data[0] => ~NO_FANOUT~
rf_sink_data[1] => ~NO_FANOUT~
rf_sink_data[2] => ~NO_FANOUT~
rf_sink_data[3] => ~NO_FANOUT~
rf_sink_data[4] => ~NO_FANOUT~
rf_sink_data[5] => ~NO_FANOUT~
rf_sink_data[6] => ~NO_FANOUT~
rf_sink_data[7] => ~NO_FANOUT~
rf_sink_data[8] => ~NO_FANOUT~
rf_sink_data[9] => ~NO_FANOUT~
rf_sink_data[10] => ~NO_FANOUT~
rf_sink_data[11] => ~NO_FANOUT~
rf_sink_data[12] => ~NO_FANOUT~
rf_sink_data[13] => ~NO_FANOUT~
rf_sink_data[14] => ~NO_FANOUT~
rf_sink_data[15] => ~NO_FANOUT~
rf_sink_data[16] => ~NO_FANOUT~
rf_sink_data[17] => ~NO_FANOUT~
rf_sink_data[18] => ~NO_FANOUT~
rf_sink_data[19] => ~NO_FANOUT~
rf_sink_data[20] => ~NO_FANOUT~
rf_sink_data[21] => ~NO_FANOUT~
rf_sink_data[22] => ~NO_FANOUT~
rf_sink_data[23] => ~NO_FANOUT~
rf_sink_data[24] => ~NO_FANOUT~
rf_sink_data[25] => ~NO_FANOUT~
rf_sink_data[26] => ~NO_FANOUT~
rf_sink_data[27] => ~NO_FANOUT~
rf_sink_data[28] => ~NO_FANOUT~
rf_sink_data[29] => ~NO_FANOUT~
rf_sink_data[30] => ~NO_FANOUT~
rf_sink_data[31] => ~NO_FANOUT~
rf_sink_data[32] => rp_data[32].DATAIN
rf_sink_data[33] => rp_data[33].DATAIN
rf_sink_data[34] => rp_data[34].DATAIN
rf_sink_data[35] => rp_data[35].DATAIN
rf_sink_data[36] => rf_sink_addr[0].IN1
rf_sink_data[37] => rf_sink_addr[1].IN1
rf_sink_data[38] => rf_sink_addr[2].IN1
rf_sink_data[39] => rf_sink_addr[3].IN1
rf_sink_data[40] => rf_sink_addr[4].IN1
rf_sink_data[41] => rf_sink_addr[5].IN1
rf_sink_data[42] => rf_sink_addr[6].IN1
rf_sink_data[43] => rf_sink_addr[7].IN1
rf_sink_data[44] => rf_sink_addr[8].IN1
rf_sink_data[45] => rf_sink_addr[9].IN1
rf_sink_data[46] => rf_sink_addr[10].IN1
rf_sink_data[47] => rf_sink_addr[11].IN1
rf_sink_data[48] => rf_sink_addr[12].IN1
rf_sink_data[49] => rf_sink_addr[13].IN1
rf_sink_data[50] => rf_sink_addr[14].IN1
rf_sink_data[51] => rf_sink_addr[15].IN1
rf_sink_data[52] => rf_sink_addr[16].IN1
rf_sink_data[53] => rf_sink_addr[17].IN1
rf_sink_data[54] => rf_sink_addr[18].IN1
rf_sink_data[55] => rf_sink_addr[19].IN1
rf_sink_data[56] => rf_sink_addr[20].IN1
rf_sink_data[57] => rf_sink_addr[21].IN1
rf_sink_data[58] => rf_sink_addr[22].IN1
rf_sink_data[59] => rf_sink_addr[23].IN1
rf_sink_data[60] => rf_sink_addr[24].IN1
rf_sink_data[61] => rf_sink_addr[25].IN1
rf_sink_data[62] => rf_sink_addr[26].IN1
rf_sink_data[63] => rf_sink_addr[27].IN1
rf_sink_data[64] => rf_sink_addr[28].IN1
rf_sink_data[65] => rf_sink_addr[29].IN1
rf_sink_data[66] => rf_sink_addr[30].IN1
rf_sink_data[67] => rf_sink_addr[31].IN1
rf_sink_data[68] => rf_sink_compressed.IN1
rf_sink_data[69] => rp_data[69].DATAIN
rf_sink_data[70] => rp_data[70].DATAIN
rf_sink_data[71] => rp_data.IN0
rf_sink_data[72] => rp_data[72].DATAIN
rf_sink_data[73] => rf_sink_byte_cnt[0].IN1
rf_sink_data[74] => rf_sink_byte_cnt[1].IN1
rf_sink_data[75] => rf_sink_byte_cnt[2].IN1
rf_sink_data[76] => rf_sink_burstwrap[0].IN1
rf_sink_data[77] => rf_sink_burstwrap[1].IN1
rf_sink_data[78] => rf_sink_burstwrap[2].IN1
rf_sink_data[79] => rp_data[79].DATAIN
rf_sink_data[80] => rp_data[84].DATAIN
rf_sink_data[81] => rp_data[85].DATAIN
rf_sink_data[82] => rp_data[86].DATAIN
rf_sink_data[83] => rp_data[87].DATAIN
rf_sink_data[84] => rp_data[80].DATAIN
rf_sink_data[85] => rp_data[81].DATAIN
rf_sink_data[86] => rp_data[82].DATAIN
rf_sink_data[87] => rp_data[83].DATAIN
rf_sink_data[88] => rp_data[88].DATAIN
rf_sink_data[89] => rdata_fifo_sink_ready.IN0
rf_sink_data[89] => comb.IN0
rf_sink_valid => rdata_fifo_sink_ready.IN1
rf_sink_valid => comb.IN1
rf_sink_startofpacket => rf_sink_startofpacket.IN1
rf_sink_endofpacket => rf_sink_endofpacket.IN1
rdata_fifo_src_ready => ~NO_FANOUT~
rdata_fifo_sink_data[0] => rp_data[0].DATAIN
rdata_fifo_sink_data[1] => rp_data[1].DATAIN
rdata_fifo_sink_data[2] => rp_data[2].DATAIN
rdata_fifo_sink_data[3] => rp_data[3].DATAIN
rdata_fifo_sink_data[4] => rp_data[4].DATAIN
rdata_fifo_sink_data[5] => rp_data[5].DATAIN
rdata_fifo_sink_data[6] => rp_data[6].DATAIN
rdata_fifo_sink_data[7] => rp_data[7].DATAIN
rdata_fifo_sink_data[8] => rp_data[8].DATAIN
rdata_fifo_sink_data[9] => rp_data[9].DATAIN
rdata_fifo_sink_data[10] => rp_data[10].DATAIN
rdata_fifo_sink_data[11] => rp_data[11].DATAIN
rdata_fifo_sink_data[12] => rp_data[12].DATAIN
rdata_fifo_sink_data[13] => rp_data[13].DATAIN
rdata_fifo_sink_data[14] => rp_data[14].DATAIN
rdata_fifo_sink_data[15] => rp_data[15].DATAIN
rdata_fifo_sink_data[16] => rp_data[16].DATAIN
rdata_fifo_sink_data[17] => rp_data[17].DATAIN
rdata_fifo_sink_data[18] => rp_data[18].DATAIN
rdata_fifo_sink_data[19] => rp_data[19].DATAIN
rdata_fifo_sink_data[20] => rp_data[20].DATAIN
rdata_fifo_sink_data[21] => rp_data[21].DATAIN
rdata_fifo_sink_data[22] => rp_data[22].DATAIN
rdata_fifo_sink_data[23] => rp_data[23].DATAIN
rdata_fifo_sink_data[24] => rp_data[24].DATAIN
rdata_fifo_sink_data[25] => rp_data[25].DATAIN
rdata_fifo_sink_data[26] => rp_data[26].DATAIN
rdata_fifo_sink_data[27] => rp_data[27].DATAIN
rdata_fifo_sink_data[28] => rp_data[28].DATAIN
rdata_fifo_sink_data[29] => rp_data[29].DATAIN
rdata_fifo_sink_data[30] => rp_data[30].DATAIN
rdata_fifo_sink_data[31] => rp_data[31].DATAIN
rdata_fifo_sink_valid => rp_valid.IN1
rdata_fifo_sink_valid => rdata_fifo_sink_ready.IN0
rdata_fifo_sink_valid => comb.IN1
cp_valid => local_lock.IN0
cp_valid => local_write.IN0
cp_valid => local_read.IN0
cp_valid => local_compressed_read.IN0
cp_data[0] => m0_writedata[0].DATAIN
cp_data[1] => m0_writedata[1].DATAIN
cp_data[2] => m0_writedata[2].DATAIN
cp_data[3] => m0_writedata[3].DATAIN
cp_data[4] => m0_writedata[4].DATAIN
cp_data[5] => m0_writedata[5].DATAIN
cp_data[6] => m0_writedata[6].DATAIN
cp_data[7] => m0_writedata[7].DATAIN
cp_data[8] => m0_writedata[8].DATAIN
cp_data[9] => m0_writedata[9].DATAIN
cp_data[10] => m0_writedata[10].DATAIN
cp_data[11] => m0_writedata[11].DATAIN
cp_data[12] => m0_writedata[12].DATAIN
cp_data[13] => m0_writedata[13].DATAIN
cp_data[14] => m0_writedata[14].DATAIN
cp_data[15] => m0_writedata[15].DATAIN
cp_data[16] => m0_writedata[16].DATAIN
cp_data[17] => m0_writedata[17].DATAIN
cp_data[18] => m0_writedata[18].DATAIN
cp_data[19] => m0_writedata[19].DATAIN
cp_data[20] => m0_writedata[20].DATAIN
cp_data[21] => m0_writedata[21].DATAIN
cp_data[22] => m0_writedata[22].DATAIN
cp_data[23] => m0_writedata[23].DATAIN
cp_data[24] => m0_writedata[24].DATAIN
cp_data[25] => m0_writedata[25].DATAIN
cp_data[26] => m0_writedata[26].DATAIN
cp_data[27] => m0_writedata[27].DATAIN
cp_data[28] => m0_writedata[28].DATAIN
cp_data[29] => m0_writedata[29].DATAIN
cp_data[30] => m0_writedata[30].DATAIN
cp_data[31] => m0_writedata[31].DATAIN
cp_data[32] => rf_source_data[32].DATAIN
cp_data[32] => m0_byteenable[0].DATAIN
cp_data[33] => rf_source_data[33].DATAIN
cp_data[33] => m0_byteenable[1].DATAIN
cp_data[34] => rf_source_data[34].DATAIN
cp_data[34] => m0_byteenable[2].DATAIN
cp_data[35] => rf_source_data[35].DATAIN
cp_data[35] => m0_byteenable[3].DATAIN
cp_data[36] => rf_source_data[36].DATAIN
cp_data[36] => m0_address[0].DATAIN
cp_data[37] => rf_source_data[37].DATAIN
cp_data[37] => m0_address[1].DATAIN
cp_data[38] => rf_source_data[38].DATAIN
cp_data[38] => m0_address[2].DATAIN
cp_data[39] => rf_source_data[39].DATAIN
cp_data[39] => m0_address[3].DATAIN
cp_data[40] => rf_source_data[40].DATAIN
cp_data[40] => m0_address[4].DATAIN
cp_data[41] => rf_source_data[41].DATAIN
cp_data[41] => m0_address[5].DATAIN
cp_data[42] => rf_source_data[42].DATAIN
cp_data[42] => m0_address[6].DATAIN
cp_data[43] => rf_source_data[43].DATAIN
cp_data[43] => m0_address[7].DATAIN
cp_data[44] => rf_source_data[44].DATAIN
cp_data[44] => m0_address[8].DATAIN
cp_data[45] => rf_source_data[45].DATAIN
cp_data[45] => m0_address[9].DATAIN
cp_data[46] => rf_source_data[46].DATAIN
cp_data[46] => m0_address[10].DATAIN
cp_data[47] => rf_source_data[47].DATAIN
cp_data[47] => m0_address[11].DATAIN
cp_data[48] => rf_source_data[48].DATAIN
cp_data[48] => m0_address[12].DATAIN
cp_data[49] => rf_source_data[49].DATAIN
cp_data[49] => m0_address[13].DATAIN
cp_data[50] => rf_source_data[50].DATAIN
cp_data[50] => m0_address[14].DATAIN
cp_data[51] => rf_source_data[51].DATAIN
cp_data[51] => m0_address[15].DATAIN
cp_data[52] => rf_source_data[52].DATAIN
cp_data[52] => m0_address[16].DATAIN
cp_data[53] => rf_source_data[53].DATAIN
cp_data[53] => m0_address[17].DATAIN
cp_data[54] => rf_source_data[54].DATAIN
cp_data[54] => m0_address[18].DATAIN
cp_data[55] => rf_source_data[55].DATAIN
cp_data[55] => m0_address[19].DATAIN
cp_data[56] => rf_source_data[56].DATAIN
cp_data[56] => m0_address[20].DATAIN
cp_data[57] => rf_source_data[57].DATAIN
cp_data[57] => m0_address[21].DATAIN
cp_data[58] => rf_source_data[58].DATAIN
cp_data[58] => m0_address[22].DATAIN
cp_data[59] => rf_source_data[59].DATAIN
cp_data[59] => m0_address[23].DATAIN
cp_data[60] => rf_source_data[60].DATAIN
cp_data[60] => m0_address[24].DATAIN
cp_data[61] => rf_source_data[61].DATAIN
cp_data[61] => m0_address[25].DATAIN
cp_data[62] => rf_source_data[62].DATAIN
cp_data[62] => m0_address[26].DATAIN
cp_data[63] => rf_source_data[63].DATAIN
cp_data[63] => m0_address[27].DATAIN
cp_data[64] => rf_source_data[64].DATAIN
cp_data[64] => m0_address[28].DATAIN
cp_data[65] => rf_source_data[65].DATAIN
cp_data[65] => m0_address[29].DATAIN
cp_data[66] => rf_source_data[66].DATAIN
cp_data[66] => m0_address[30].DATAIN
cp_data[67] => rf_source_data[67].DATAIN
cp_data[67] => m0_address[31].DATAIN
cp_data[68] => local_compressed_read.IN1
cp_data[68] => rf_source_data[68].DATAIN
cp_data[69] => rf_source_data[69].DATAIN
cp_data[69] => nonposted_write_endofpacket.IN1
cp_data[70] => local_write.IN1
cp_data[70] => rf_source_data[70].DATAIN
cp_data[71] => local_read.IN1
cp_data[71] => rf_source_data[71].DATAIN
cp_data[72] => local_lock.IN1
cp_data[72] => rf_source_data[72].DATAIN
cp_data[73] => m0_burstcount.DATAA
cp_data[73] => rf_source_data[73].DATAIN
cp_data[74] => m0_burstcount.DATAA
cp_data[74] => rf_source_data[74].DATAIN
cp_data[75] => m0_burstcount.DATAA
cp_data[75] => rf_source_data[75].DATAIN
cp_data[76] => rf_source_data[76].DATAIN
cp_data[77] => rf_source_data[77].DATAIN
cp_data[78] => rf_source_data[78].DATAIN
cp_data[79] => rf_source_data[79].DATAIN
cp_data[80] => rf_source_data[80].DATAIN
cp_data[81] => rf_source_data[81].DATAIN
cp_data[82] => rf_source_data[82].DATAIN
cp_data[83] => rf_source_data[83].DATAIN
cp_data[84] => rf_source_data[84].DATAIN
cp_data[85] => rf_source_data[85].DATAIN
cp_data[86] => rf_source_data[86].DATAIN
cp_data[87] => rf_source_data[87].DATAIN
cp_data[88] => rf_source_data[88].DATAIN
cp_data[88] => m0_debugaccess.DATAIN
cp_channel[0] => ~NO_FANOUT~
cp_channel[1] => ~NO_FANOUT~
cp_channel[2] => ~NO_FANOUT~
cp_channel[3] => ~NO_FANOUT~
cp_channel[4] => ~NO_FANOUT~
cp_channel[5] => ~NO_FANOUT~
cp_channel[6] => ~NO_FANOUT~
cp_channel[7] => ~NO_FANOUT~
cp_channel[8] => ~NO_FANOUT~
cp_channel[9] => ~NO_FANOUT~
cp_channel[10] => ~NO_FANOUT~
cp_channel[11] => ~NO_FANOUT~
cp_channel[12] => ~NO_FANOUT~
cp_startofpacket => rf_source_startofpacket.DATAIN
cp_endofpacket => nonposted_write_endofpacket.IN1
cp_endofpacket => rf_source_endofpacket.DATAIN
rp_ready => rp_ready.IN1


|main|Proyecto:u1|altera_merlin_slave_agent:onchip_memory2_1_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
clk => burst_uncompress_address_offset[0].CLK
clk => burst_uncompress_address_offset[1].CLK
clk => burst_uncompress_address_offset[2].CLK
clk => burst_uncompress_address_offset[3].CLK
clk => burst_uncompress_address_offset[4].CLK
clk => burst_uncompress_address_offset[5].CLK
clk => burst_uncompress_address_offset[6].CLK
clk => burst_uncompress_address_offset[7].CLK
clk => burst_uncompress_address_offset[8].CLK
clk => burst_uncompress_address_offset[9].CLK
clk => burst_uncompress_address_offset[10].CLK
clk => burst_uncompress_address_offset[11].CLK
clk => burst_uncompress_address_offset[12].CLK
clk => burst_uncompress_address_offset[13].CLK
clk => burst_uncompress_address_offset[14].CLK
clk => burst_uncompress_address_offset[15].CLK
clk => burst_uncompress_address_offset[16].CLK
clk => burst_uncompress_address_offset[17].CLK
clk => burst_uncompress_address_offset[18].CLK
clk => burst_uncompress_address_offset[19].CLK
clk => burst_uncompress_address_offset[20].CLK
clk => burst_uncompress_address_offset[21].CLK
clk => burst_uncompress_address_offset[22].CLK
clk => burst_uncompress_address_offset[23].CLK
clk => burst_uncompress_address_offset[24].CLK
clk => burst_uncompress_address_offset[25].CLK
clk => burst_uncompress_address_offset[26].CLK
clk => burst_uncompress_address_offset[27].CLK
clk => burst_uncompress_address_offset[28].CLK
clk => burst_uncompress_address_offset[29].CLK
clk => burst_uncompress_address_offset[30].CLK
clk => burst_uncompress_address_offset[31].CLK
clk => burst_uncompress_address_base[0].CLK
clk => burst_uncompress_address_base[1].CLK
clk => burst_uncompress_address_base[2].CLK
clk => burst_uncompress_address_base[3].CLK
clk => burst_uncompress_address_base[4].CLK
clk => burst_uncompress_address_base[5].CLK
clk => burst_uncompress_address_base[6].CLK
clk => burst_uncompress_address_base[7].CLK
clk => burst_uncompress_address_base[8].CLK
clk => burst_uncompress_address_base[9].CLK
clk => burst_uncompress_address_base[10].CLK
clk => burst_uncompress_address_base[11].CLK
clk => burst_uncompress_address_base[12].CLK
clk => burst_uncompress_address_base[13].CLK
clk => burst_uncompress_address_base[14].CLK
clk => burst_uncompress_address_base[15].CLK
clk => burst_uncompress_address_base[16].CLK
clk => burst_uncompress_address_base[17].CLK
clk => burst_uncompress_address_base[18].CLK
clk => burst_uncompress_address_base[19].CLK
clk => burst_uncompress_address_base[20].CLK
clk => burst_uncompress_address_base[21].CLK
clk => burst_uncompress_address_base[22].CLK
clk => burst_uncompress_address_base[23].CLK
clk => burst_uncompress_address_base[24].CLK
clk => burst_uncompress_address_base[25].CLK
clk => burst_uncompress_address_base[26].CLK
clk => burst_uncompress_address_base[27].CLK
clk => burst_uncompress_address_base[28].CLK
clk => burst_uncompress_address_base[29].CLK
clk => burst_uncompress_address_base[30].CLK
clk => burst_uncompress_address_base[31].CLK
clk => burst_uncompress_byte_counter[0].CLK
clk => burst_uncompress_byte_counter[1].CLK
clk => burst_uncompress_byte_counter[2].CLK
clk => burst_uncompress_busy.CLK
reset => burst_uncompress_address_offset[0].ACLR
reset => burst_uncompress_address_offset[1].ACLR
reset => burst_uncompress_address_offset[2].ACLR
reset => burst_uncompress_address_offset[3].ACLR
reset => burst_uncompress_address_offset[4].ACLR
reset => burst_uncompress_address_offset[5].ACLR
reset => burst_uncompress_address_offset[6].ACLR
reset => burst_uncompress_address_offset[7].ACLR
reset => burst_uncompress_address_offset[8].ACLR
reset => burst_uncompress_address_offset[9].ACLR
reset => burst_uncompress_address_offset[10].ACLR
reset => burst_uncompress_address_offset[11].ACLR
reset => burst_uncompress_address_offset[12].ACLR
reset => burst_uncompress_address_offset[13].ACLR
reset => burst_uncompress_address_offset[14].ACLR
reset => burst_uncompress_address_offset[15].ACLR
reset => burst_uncompress_address_offset[16].ACLR
reset => burst_uncompress_address_offset[17].ACLR
reset => burst_uncompress_address_offset[18].ACLR
reset => burst_uncompress_address_offset[19].ACLR
reset => burst_uncompress_address_offset[20].ACLR
reset => burst_uncompress_address_offset[21].ACLR
reset => burst_uncompress_address_offset[22].ACLR
reset => burst_uncompress_address_offset[23].ACLR
reset => burst_uncompress_address_offset[24].ACLR
reset => burst_uncompress_address_offset[25].ACLR
reset => burst_uncompress_address_offset[26].ACLR
reset => burst_uncompress_address_offset[27].ACLR
reset => burst_uncompress_address_offset[28].ACLR
reset => burst_uncompress_address_offset[29].ACLR
reset => burst_uncompress_address_offset[30].ACLR
reset => burst_uncompress_address_offset[31].ACLR
reset => burst_uncompress_address_base[0].ACLR
reset => burst_uncompress_address_base[1].ACLR
reset => burst_uncompress_address_base[2].ACLR
reset => burst_uncompress_address_base[3].ACLR
reset => burst_uncompress_address_base[4].ACLR
reset => burst_uncompress_address_base[5].ACLR
reset => burst_uncompress_address_base[6].ACLR
reset => burst_uncompress_address_base[7].ACLR
reset => burst_uncompress_address_base[8].ACLR
reset => burst_uncompress_address_base[9].ACLR
reset => burst_uncompress_address_base[10].ACLR
reset => burst_uncompress_address_base[11].ACLR
reset => burst_uncompress_address_base[12].ACLR
reset => burst_uncompress_address_base[13].ACLR
reset => burst_uncompress_address_base[14].ACLR
reset => burst_uncompress_address_base[15].ACLR
reset => burst_uncompress_address_base[16].ACLR
reset => burst_uncompress_address_base[17].ACLR
reset => burst_uncompress_address_base[18].ACLR
reset => burst_uncompress_address_base[19].ACLR
reset => burst_uncompress_address_base[20].ACLR
reset => burst_uncompress_address_base[21].ACLR
reset => burst_uncompress_address_base[22].ACLR
reset => burst_uncompress_address_base[23].ACLR
reset => burst_uncompress_address_base[24].ACLR
reset => burst_uncompress_address_base[25].ACLR
reset => burst_uncompress_address_base[26].ACLR
reset => burst_uncompress_address_base[27].ACLR
reset => burst_uncompress_address_base[28].ACLR
reset => burst_uncompress_address_base[29].ACLR
reset => burst_uncompress_address_base[30].ACLR
reset => burst_uncompress_address_base[31].ACLR
reset => burst_uncompress_byte_counter[0].ACLR
reset => burst_uncompress_byte_counter[1].ACLR
reset => burst_uncompress_byte_counter[2].ACLR
reset => burst_uncompress_busy.ACLR
sink_startofpacket => source_startofpacket.IN1
sink_endofpacket => source_endofpacket.IN1
sink_valid => first_packet_beat.IN1
sink_valid => last_packet_beat.IN1
sink_valid => last_packet_beat.IN1
sink_valid => always0.IN1
sink_valid => sink_ready.IN0
sink_valid => source_valid.DATAIN
sink_addr[0] => burst_uncompress_address_base.IN0
sink_addr[0] => comb.DATAB
sink_addr[0] => source_addr.DATAB
sink_addr[1] => burst_uncompress_address_base.IN0
sink_addr[1] => comb.DATAB
sink_addr[1] => source_addr.DATAB
sink_addr[2] => burst_uncompress_address_base.IN0
sink_addr[2] => comb.DATAB
sink_addr[2] => source_addr.DATAB
sink_addr[3] => burst_uncompress_address_base.IN0
sink_addr[3] => comb.DATAB
sink_addr[3] => source_addr.DATAB
sink_addr[4] => burst_uncompress_address_base.IN0
sink_addr[4] => comb.DATAB
sink_addr[4] => source_addr.DATAB
sink_addr[5] => burst_uncompress_address_base.IN0
sink_addr[5] => comb.DATAB
sink_addr[5] => source_addr.DATAB
sink_addr[6] => burst_uncompress_address_base.IN0
sink_addr[6] => comb.DATAB
sink_addr[6] => source_addr.DATAB
sink_addr[7] => burst_uncompress_address_base.IN0
sink_addr[7] => comb.DATAB
sink_addr[7] => source_addr.DATAB
sink_addr[8] => burst_uncompress_address_base.IN0
sink_addr[8] => comb.DATAB
sink_addr[8] => source_addr.DATAB
sink_addr[9] => burst_uncompress_address_base.IN0
sink_addr[9] => comb.DATAB
sink_addr[9] => source_addr.DATAB
sink_addr[10] => burst_uncompress_address_base.IN0
sink_addr[10] => comb.DATAB
sink_addr[10] => source_addr.DATAB
sink_addr[11] => burst_uncompress_address_base.IN0
sink_addr[11] => comb.DATAB
sink_addr[11] => source_addr.DATAB
sink_addr[12] => burst_uncompress_address_base.IN0
sink_addr[12] => comb.DATAB
sink_addr[12] => source_addr.DATAB
sink_addr[13] => burst_uncompress_address_base.IN0
sink_addr[13] => comb.DATAB
sink_addr[13] => source_addr.DATAB
sink_addr[14] => burst_uncompress_address_base.IN0
sink_addr[14] => comb.DATAB
sink_addr[14] => source_addr.DATAB
sink_addr[15] => burst_uncompress_address_base.IN0
sink_addr[15] => comb.DATAB
sink_addr[15] => source_addr.DATAB
sink_addr[16] => burst_uncompress_address_base.IN0
sink_addr[16] => comb.DATAB
sink_addr[16] => source_addr.DATAB
sink_addr[17] => burst_uncompress_address_base.IN0
sink_addr[17] => comb.DATAB
sink_addr[17] => source_addr.DATAB
sink_addr[18] => burst_uncompress_address_base.IN0
sink_addr[18] => comb.DATAB
sink_addr[18] => source_addr.DATAB
sink_addr[19] => burst_uncompress_address_base.IN0
sink_addr[19] => comb.DATAB
sink_addr[19] => source_addr.DATAB
sink_addr[20] => burst_uncompress_address_base.IN0
sink_addr[20] => comb.DATAB
sink_addr[20] => source_addr.DATAB
sink_addr[21] => burst_uncompress_address_base.IN0
sink_addr[21] => comb.DATAB
sink_addr[21] => source_addr.DATAB
sink_addr[22] => burst_uncompress_address_base.IN0
sink_addr[22] => comb.DATAB
sink_addr[22] => source_addr.DATAB
sink_addr[23] => burst_uncompress_address_base.IN0
sink_addr[23] => comb.DATAB
sink_addr[23] => source_addr.DATAB
sink_addr[24] => burst_uncompress_address_base.IN0
sink_addr[24] => comb.DATAB
sink_addr[24] => source_addr.DATAB
sink_addr[25] => burst_uncompress_address_base.IN0
sink_addr[25] => comb.DATAB
sink_addr[25] => source_addr.DATAB
sink_addr[26] => burst_uncompress_address_base.IN0
sink_addr[26] => comb.DATAB
sink_addr[26] => source_addr.DATAB
sink_addr[27] => burst_uncompress_address_base.IN0
sink_addr[27] => comb.DATAB
sink_addr[27] => source_addr.DATAB
sink_addr[28] => burst_uncompress_address_base.IN0
sink_addr[28] => comb.DATAB
sink_addr[28] => source_addr.DATAB
sink_addr[29] => burst_uncompress_address_base.IN0
sink_addr[29] => comb.DATAB
sink_addr[29] => source_addr.DATAB
sink_addr[30] => burst_uncompress_address_base.IN0
sink_addr[30] => comb.DATAB
sink_addr[30] => source_addr.DATAB
sink_addr[31] => burst_uncompress_address_base.IN0
sink_addr[31] => comb.DATAB
sink_addr[31] => source_addr.DATAB
sink_burstwrap[0] => p1_burst_uncompress_address_offset[0].IN1
sink_burstwrap[0] => source_burstwrap[0].DATAIN
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[1] => p1_burst_uncompress_address_offset[1].IN1
sink_burstwrap[1] => source_burstwrap[1].DATAIN
sink_burstwrap[1] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[2].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[31].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[30].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[29].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[28].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[27].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[26].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[25].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[24].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[23].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[22].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[21].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[20].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[19].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[18].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[17].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[16].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[15].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[14].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[13].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[12].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[11].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[10].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[9].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[8].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[7].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[6].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[5].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[4].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[3].IN1
sink_burstwrap[2] => source_burstwrap[2].DATAIN
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_byte_cnt[0] => source_byte_cnt.DATAB
sink_byte_cnt[0] => Add1.IN6
sink_byte_cnt[0] => Equal1.IN1
sink_byte_cnt[1] => source_byte_cnt.DATAB
sink_byte_cnt[1] => Add1.IN5
sink_byte_cnt[1] => Equal1.IN0
sink_byte_cnt[2] => source_byte_cnt.DATAB
sink_byte_cnt[2] => Add1.IN4
sink_byte_cnt[2] => Equal1.IN2
sink_is_compressed => last_packet_beat.IN1
source_ready => always1.IN1
source_ready => sink_ready.IN1


|main|Proyecto:u1|altera_avalon_sc_fifo:onchip_memory2_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
clk => csr_readdata[0]~reg0.CLK
clk => csr_readdata[1]~reg0.CLK
clk => csr_readdata[2]~reg0.CLK
clk => csr_readdata[3]~reg0.CLK
clk => csr_readdata[4]~reg0.CLK
clk => csr_readdata[5]~reg0.CLK
clk => csr_readdata[6]~reg0.CLK
clk => csr_readdata[7]~reg0.CLK
clk => csr_readdata[8]~reg0.CLK
clk => csr_readdata[9]~reg0.CLK
clk => csr_readdata[10]~reg0.CLK
clk => csr_readdata[11]~reg0.CLK
clk => csr_readdata[12]~reg0.CLK
clk => csr_readdata[13]~reg0.CLK
clk => csr_readdata[14]~reg0.CLK
clk => csr_readdata[15]~reg0.CLK
clk => csr_readdata[16]~reg0.CLK
clk => csr_readdata[17]~reg0.CLK
clk => csr_readdata[18]~reg0.CLK
clk => csr_readdata[19]~reg0.CLK
clk => csr_readdata[20]~reg0.CLK
clk => csr_readdata[21]~reg0.CLK
clk => csr_readdata[22]~reg0.CLK
clk => csr_readdata[23]~reg0.CLK
clk => csr_readdata[24]~reg0.CLK
clk => csr_readdata[25]~reg0.CLK
clk => csr_readdata[26]~reg0.CLK
clk => csr_readdata[27]~reg0.CLK
clk => csr_readdata[28]~reg0.CLK
clk => csr_readdata[29]~reg0.CLK
clk => csr_readdata[30]~reg0.CLK
clk => csr_readdata[31]~reg0.CLK
clk => mem_used[1].CLK
clk => mem_used[0].CLK
clk => mem[1][0].CLK
clk => mem[1][1].CLK
clk => mem[1][2].CLK
clk => mem[1][3].CLK
clk => mem[1][4].CLK
clk => mem[1][5].CLK
clk => mem[1][6].CLK
clk => mem[1][7].CLK
clk => mem[1][8].CLK
clk => mem[1][9].CLK
clk => mem[1][10].CLK
clk => mem[1][11].CLK
clk => mem[1][12].CLK
clk => mem[1][13].CLK
clk => mem[1][14].CLK
clk => mem[1][15].CLK
clk => mem[1][16].CLK
clk => mem[1][17].CLK
clk => mem[1][18].CLK
clk => mem[1][19].CLK
clk => mem[1][20].CLK
clk => mem[1][21].CLK
clk => mem[1][22].CLK
clk => mem[1][23].CLK
clk => mem[1][24].CLK
clk => mem[1][25].CLK
clk => mem[1][26].CLK
clk => mem[1][27].CLK
clk => mem[1][28].CLK
clk => mem[1][29].CLK
clk => mem[1][30].CLK
clk => mem[1][31].CLK
clk => mem[1][32].CLK
clk => mem[1][33].CLK
clk => mem[1][34].CLK
clk => mem[1][35].CLK
clk => mem[1][36].CLK
clk => mem[1][37].CLK
clk => mem[1][38].CLK
clk => mem[1][39].CLK
clk => mem[1][40].CLK
clk => mem[1][41].CLK
clk => mem[1][42].CLK
clk => mem[1][43].CLK
clk => mem[1][44].CLK
clk => mem[1][45].CLK
clk => mem[1][46].CLK
clk => mem[1][47].CLK
clk => mem[1][48].CLK
clk => mem[1][49].CLK
clk => mem[1][50].CLK
clk => mem[1][51].CLK
clk => mem[1][52].CLK
clk => mem[1][53].CLK
clk => mem[1][54].CLK
clk => mem[1][55].CLK
clk => mem[1][56].CLK
clk => mem[1][57].CLK
clk => mem[1][58].CLK
clk => mem[1][59].CLK
clk => mem[1][60].CLK
clk => mem[1][61].CLK
clk => mem[1][62].CLK
clk => mem[1][63].CLK
clk => mem[1][64].CLK
clk => mem[1][65].CLK
clk => mem[1][66].CLK
clk => mem[1][67].CLK
clk => mem[1][68].CLK
clk => mem[1][69].CLK
clk => mem[1][70].CLK
clk => mem[1][71].CLK
clk => mem[1][72].CLK
clk => mem[1][73].CLK
clk => mem[1][74].CLK
clk => mem[1][75].CLK
clk => mem[1][76].CLK
clk => mem[1][77].CLK
clk => mem[1][78].CLK
clk => mem[1][79].CLK
clk => mem[1][80].CLK
clk => mem[1][81].CLK
clk => mem[1][82].CLK
clk => mem[1][83].CLK
clk => mem[1][84].CLK
clk => mem[1][85].CLK
clk => mem[1][86].CLK
clk => mem[1][87].CLK
clk => mem[1][88].CLK
clk => mem[1][89].CLK
clk => mem[1][90].CLK
clk => mem[1][91].CLK
clk => mem[0][0].CLK
clk => mem[0][1].CLK
clk => mem[0][2].CLK
clk => mem[0][3].CLK
clk => mem[0][4].CLK
clk => mem[0][5].CLK
clk => mem[0][6].CLK
clk => mem[0][7].CLK
clk => mem[0][8].CLK
clk => mem[0][9].CLK
clk => mem[0][10].CLK
clk => mem[0][11].CLK
clk => mem[0][12].CLK
clk => mem[0][13].CLK
clk => mem[0][14].CLK
clk => mem[0][15].CLK
clk => mem[0][16].CLK
clk => mem[0][17].CLK
clk => mem[0][18].CLK
clk => mem[0][19].CLK
clk => mem[0][20].CLK
clk => mem[0][21].CLK
clk => mem[0][22].CLK
clk => mem[0][23].CLK
clk => mem[0][24].CLK
clk => mem[0][25].CLK
clk => mem[0][26].CLK
clk => mem[0][27].CLK
clk => mem[0][28].CLK
clk => mem[0][29].CLK
clk => mem[0][30].CLK
clk => mem[0][31].CLK
clk => mem[0][32].CLK
clk => mem[0][33].CLK
clk => mem[0][34].CLK
clk => mem[0][35].CLK
clk => mem[0][36].CLK
clk => mem[0][37].CLK
clk => mem[0][38].CLK
clk => mem[0][39].CLK
clk => mem[0][40].CLK
clk => mem[0][41].CLK
clk => mem[0][42].CLK
clk => mem[0][43].CLK
clk => mem[0][44].CLK
clk => mem[0][45].CLK
clk => mem[0][46].CLK
clk => mem[0][47].CLK
clk => mem[0][48].CLK
clk => mem[0][49].CLK
clk => mem[0][50].CLK
clk => mem[0][51].CLK
clk => mem[0][52].CLK
clk => mem[0][53].CLK
clk => mem[0][54].CLK
clk => mem[0][55].CLK
clk => mem[0][56].CLK
clk => mem[0][57].CLK
clk => mem[0][58].CLK
clk => mem[0][59].CLK
clk => mem[0][60].CLK
clk => mem[0][61].CLK
clk => mem[0][62].CLK
clk => mem[0][63].CLK
clk => mem[0][64].CLK
clk => mem[0][65].CLK
clk => mem[0][66].CLK
clk => mem[0][67].CLK
clk => mem[0][68].CLK
clk => mem[0][69].CLK
clk => mem[0][70].CLK
clk => mem[0][71].CLK
clk => mem[0][72].CLK
clk => mem[0][73].CLK
clk => mem[0][74].CLK
clk => mem[0][75].CLK
clk => mem[0][76].CLK
clk => mem[0][77].CLK
clk => mem[0][78].CLK
clk => mem[0][79].CLK
clk => mem[0][80].CLK
clk => mem[0][81].CLK
clk => mem[0][82].CLK
clk => mem[0][83].CLK
clk => mem[0][84].CLK
clk => mem[0][85].CLK
clk => mem[0][86].CLK
clk => mem[0][87].CLK
clk => mem[0][88].CLK
clk => mem[0][89].CLK
clk => mem[0][90].CLK
clk => mem[0][91].CLK
reset => csr_readdata[0]~reg0.ACLR
reset => csr_readdata[1]~reg0.ACLR
reset => csr_readdata[2]~reg0.ACLR
reset => csr_readdata[3]~reg0.ACLR
reset => csr_readdata[4]~reg0.ACLR
reset => csr_readdata[5]~reg0.ACLR
reset => csr_readdata[6]~reg0.ACLR
reset => csr_readdata[7]~reg0.ACLR
reset => csr_readdata[8]~reg0.ACLR
reset => csr_readdata[9]~reg0.ACLR
reset => csr_readdata[10]~reg0.ACLR
reset => csr_readdata[11]~reg0.ACLR
reset => csr_readdata[12]~reg0.ACLR
reset => csr_readdata[13]~reg0.ACLR
reset => csr_readdata[14]~reg0.ACLR
reset => csr_readdata[15]~reg0.ACLR
reset => csr_readdata[16]~reg0.ACLR
reset => csr_readdata[17]~reg0.ACLR
reset => csr_readdata[18]~reg0.ACLR
reset => csr_readdata[19]~reg0.ACLR
reset => csr_readdata[20]~reg0.ACLR
reset => csr_readdata[21]~reg0.ACLR
reset => csr_readdata[22]~reg0.ACLR
reset => csr_readdata[23]~reg0.ACLR
reset => csr_readdata[24]~reg0.ACLR
reset => csr_readdata[25]~reg0.ACLR
reset => csr_readdata[26]~reg0.ACLR
reset => csr_readdata[27]~reg0.ACLR
reset => csr_readdata[28]~reg0.ACLR
reset => csr_readdata[29]~reg0.ACLR
reset => csr_readdata[30]~reg0.ACLR
reset => csr_readdata[31]~reg0.ACLR
reset => mem_used[1].ACLR
reset => mem_used[0].ACLR
reset => mem[1][0].ACLR
reset => mem[1][1].ACLR
reset => mem[1][2].ACLR
reset => mem[1][3].ACLR
reset => mem[1][4].ACLR
reset => mem[1][5].ACLR
reset => mem[1][6].ACLR
reset => mem[1][7].ACLR
reset => mem[1][8].ACLR
reset => mem[1][9].ACLR
reset => mem[1][10].ACLR
reset => mem[1][11].ACLR
reset => mem[1][12].ACLR
reset => mem[1][13].ACLR
reset => mem[1][14].ACLR
reset => mem[1][15].ACLR
reset => mem[1][16].ACLR
reset => mem[1][17].ACLR
reset => mem[1][18].ACLR
reset => mem[1][19].ACLR
reset => mem[1][20].ACLR
reset => mem[1][21].ACLR
reset => mem[1][22].ACLR
reset => mem[1][23].ACLR
reset => mem[1][24].ACLR
reset => mem[1][25].ACLR
reset => mem[1][26].ACLR
reset => mem[1][27].ACLR
reset => mem[1][28].ACLR
reset => mem[1][29].ACLR
reset => mem[1][30].ACLR
reset => mem[1][31].ACLR
reset => mem[1][32].ACLR
reset => mem[1][33].ACLR
reset => mem[1][34].ACLR
reset => mem[1][35].ACLR
reset => mem[1][36].ACLR
reset => mem[1][37].ACLR
reset => mem[1][38].ACLR
reset => mem[1][39].ACLR
reset => mem[1][40].ACLR
reset => mem[1][41].ACLR
reset => mem[1][42].ACLR
reset => mem[1][43].ACLR
reset => mem[1][44].ACLR
reset => mem[1][45].ACLR
reset => mem[1][46].ACLR
reset => mem[1][47].ACLR
reset => mem[1][48].ACLR
reset => mem[1][49].ACLR
reset => mem[1][50].ACLR
reset => mem[1][51].ACLR
reset => mem[1][52].ACLR
reset => mem[1][53].ACLR
reset => mem[1][54].ACLR
reset => mem[1][55].ACLR
reset => mem[1][56].ACLR
reset => mem[1][57].ACLR
reset => mem[1][58].ACLR
reset => mem[1][59].ACLR
reset => mem[1][60].ACLR
reset => mem[1][61].ACLR
reset => mem[1][62].ACLR
reset => mem[1][63].ACLR
reset => mem[1][64].ACLR
reset => mem[1][65].ACLR
reset => mem[1][66].ACLR
reset => mem[1][67].ACLR
reset => mem[1][68].ACLR
reset => mem[1][69].ACLR
reset => mem[1][70].ACLR
reset => mem[1][71].ACLR
reset => mem[1][72].ACLR
reset => mem[1][73].ACLR
reset => mem[1][74].ACLR
reset => mem[1][75].ACLR
reset => mem[1][76].ACLR
reset => mem[1][77].ACLR
reset => mem[1][78].ACLR
reset => mem[1][79].ACLR
reset => mem[1][80].ACLR
reset => mem[1][81].ACLR
reset => mem[1][82].ACLR
reset => mem[1][83].ACLR
reset => mem[1][84].ACLR
reset => mem[1][85].ACLR
reset => mem[1][86].ACLR
reset => mem[1][87].ACLR
reset => mem[1][88].ACLR
reset => mem[1][89].ACLR
reset => mem[1][90].ACLR
reset => mem[1][91].ACLR
reset => mem[0][0].ACLR
reset => mem[0][1].ACLR
reset => mem[0][2].ACLR
reset => mem[0][3].ACLR
reset => mem[0][4].ACLR
reset => mem[0][5].ACLR
reset => mem[0][6].ACLR
reset => mem[0][7].ACLR
reset => mem[0][8].ACLR
reset => mem[0][9].ACLR
reset => mem[0][10].ACLR
reset => mem[0][11].ACLR
reset => mem[0][12].ACLR
reset => mem[0][13].ACLR
reset => mem[0][14].ACLR
reset => mem[0][15].ACLR
reset => mem[0][16].ACLR
reset => mem[0][17].ACLR
reset => mem[0][18].ACLR
reset => mem[0][19].ACLR
reset => mem[0][20].ACLR
reset => mem[0][21].ACLR
reset => mem[0][22].ACLR
reset => mem[0][23].ACLR
reset => mem[0][24].ACLR
reset => mem[0][25].ACLR
reset => mem[0][26].ACLR
reset => mem[0][27].ACLR
reset => mem[0][28].ACLR
reset => mem[0][29].ACLR
reset => mem[0][30].ACLR
reset => mem[0][31].ACLR
reset => mem[0][32].ACLR
reset => mem[0][33].ACLR
reset => mem[0][34].ACLR
reset => mem[0][35].ACLR
reset => mem[0][36].ACLR
reset => mem[0][37].ACLR
reset => mem[0][38].ACLR
reset => mem[0][39].ACLR
reset => mem[0][40].ACLR
reset => mem[0][41].ACLR
reset => mem[0][42].ACLR
reset => mem[0][43].ACLR
reset => mem[0][44].ACLR
reset => mem[0][45].ACLR
reset => mem[0][46].ACLR
reset => mem[0][47].ACLR
reset => mem[0][48].ACLR
reset => mem[0][49].ACLR
reset => mem[0][50].ACLR
reset => mem[0][51].ACLR
reset => mem[0][52].ACLR
reset => mem[0][53].ACLR
reset => mem[0][54].ACLR
reset => mem[0][55].ACLR
reset => mem[0][56].ACLR
reset => mem[0][57].ACLR
reset => mem[0][58].ACLR
reset => mem[0][59].ACLR
reset => mem[0][60].ACLR
reset => mem[0][61].ACLR
reset => mem[0][62].ACLR
reset => mem[0][63].ACLR
reset => mem[0][64].ACLR
reset => mem[0][65].ACLR
reset => mem[0][66].ACLR
reset => mem[0][67].ACLR
reset => mem[0][68].ACLR
reset => mem[0][69].ACLR
reset => mem[0][70].ACLR
reset => mem[0][71].ACLR
reset => mem[0][72].ACLR
reset => mem[0][73].ACLR
reset => mem[0][74].ACLR
reset => mem[0][75].ACLR
reset => mem[0][76].ACLR
reset => mem[0][77].ACLR
reset => mem[0][78].ACLR
reset => mem[0][79].ACLR
reset => mem[0][80].ACLR
reset => mem[0][81].ACLR
reset => mem[0][82].ACLR
reset => mem[0][83].ACLR
reset => mem[0][84].ACLR
reset => mem[0][85].ACLR
reset => mem[0][86].ACLR
reset => mem[0][87].ACLR
reset => mem[0][88].ACLR
reset => mem[0][89].ACLR
reset => mem[0][90].ACLR
reset => mem[0][91].ACLR
in_data[0] => mem.DATAB
in_data[1] => mem.DATAB
in_data[2] => mem.DATAB
in_data[3] => mem.DATAB
in_data[4] => mem.DATAB
in_data[5] => mem.DATAB
in_data[6] => mem.DATAB
in_data[7] => mem.DATAB
in_data[8] => mem.DATAB
in_data[9] => mem.DATAB
in_data[10] => mem.DATAB
in_data[11] => mem.DATAB
in_data[12] => mem.DATAB
in_data[13] => mem.DATAB
in_data[14] => mem.DATAB
in_data[15] => mem.DATAB
in_data[16] => mem.DATAB
in_data[17] => mem.DATAB
in_data[18] => mem.DATAB
in_data[19] => mem.DATAB
in_data[20] => mem.DATAB
in_data[21] => mem.DATAB
in_data[22] => mem.DATAB
in_data[23] => mem.DATAB
in_data[24] => mem.DATAB
in_data[25] => mem.DATAB
in_data[26] => mem.DATAB
in_data[27] => mem.DATAB
in_data[28] => mem.DATAB
in_data[29] => mem.DATAB
in_data[30] => mem.DATAB
in_data[31] => mem.DATAB
in_data[32] => mem.DATAB
in_data[33] => mem.DATAB
in_data[34] => mem.DATAB
in_data[35] => mem.DATAB
in_data[36] => mem.DATAB
in_data[37] => mem.DATAB
in_data[38] => mem.DATAB
in_data[39] => mem.DATAB
in_data[40] => mem.DATAB
in_data[41] => mem.DATAB
in_data[42] => mem.DATAB
in_data[43] => mem.DATAB
in_data[44] => mem.DATAB
in_data[45] => mem.DATAB
in_data[46] => mem.DATAB
in_data[47] => mem.DATAB
in_data[48] => mem.DATAB
in_data[49] => mem.DATAB
in_data[50] => mem.DATAB
in_data[51] => mem.DATAB
in_data[52] => mem.DATAB
in_data[53] => mem.DATAB
in_data[54] => mem.DATAB
in_data[55] => mem.DATAB
in_data[56] => mem.DATAB
in_data[57] => mem.DATAB
in_data[58] => mem.DATAB
in_data[59] => mem.DATAB
in_data[60] => mem.DATAB
in_data[61] => mem.DATAB
in_data[62] => mem.DATAB
in_data[63] => mem.DATAB
in_data[64] => mem.DATAB
in_data[65] => mem.DATAB
in_data[66] => mem.DATAB
in_data[67] => mem.DATAB
in_data[68] => mem.DATAB
in_data[69] => mem.DATAB
in_data[70] => mem.DATAB
in_data[71] => mem.DATAB
in_data[72] => mem.DATAB
in_data[73] => mem.DATAB
in_data[74] => mem.DATAB
in_data[75] => mem.DATAB
in_data[76] => mem.DATAB
in_data[77] => mem.DATAB
in_data[78] => mem.DATAB
in_data[79] => mem.DATAB
in_data[80] => mem.DATAB
in_data[81] => mem.DATAB
in_data[82] => mem.DATAB
in_data[83] => mem.DATAB
in_data[84] => mem.DATAB
in_data[85] => mem.DATAB
in_data[86] => mem.DATAB
in_data[87] => mem.DATAB
in_data[88] => mem.DATAB
in_data[89] => mem.DATAB
in_valid => write.IN1
in_startofpacket => mem.DATAB
in_endofpacket => mem.DATAB
in_empty[0] => ~NO_FANOUT~
in_error[0] => out_error[0].DATAIN
in_error[0] => out_empty[0].DATAIN
in_channel[0] => out_channel[0].DATAIN
out_ready => internal_out_ready.IN1
csr_address[0] => ~NO_FANOUT~
csr_address[1] => ~NO_FANOUT~
csr_write => ~NO_FANOUT~
csr_read => csr_readdata[0]~reg0.ENA
csr_read => csr_readdata[31]~reg0.ENA
csr_read => csr_readdata[30]~reg0.ENA
csr_read => csr_readdata[29]~reg0.ENA
csr_read => csr_readdata[28]~reg0.ENA
csr_read => csr_readdata[27]~reg0.ENA
csr_read => csr_readdata[26]~reg0.ENA
csr_read => csr_readdata[25]~reg0.ENA
csr_read => csr_readdata[24]~reg0.ENA
csr_read => csr_readdata[23]~reg0.ENA
csr_read => csr_readdata[22]~reg0.ENA
csr_read => csr_readdata[21]~reg0.ENA
csr_read => csr_readdata[20]~reg0.ENA
csr_read => csr_readdata[19]~reg0.ENA
csr_read => csr_readdata[18]~reg0.ENA
csr_read => csr_readdata[17]~reg0.ENA
csr_read => csr_readdata[16]~reg0.ENA
csr_read => csr_readdata[15]~reg0.ENA
csr_read => csr_readdata[14]~reg0.ENA
csr_read => csr_readdata[13]~reg0.ENA
csr_read => csr_readdata[12]~reg0.ENA
csr_read => csr_readdata[11]~reg0.ENA
csr_read => csr_readdata[10]~reg0.ENA
csr_read => csr_readdata[9]~reg0.ENA
csr_read => csr_readdata[8]~reg0.ENA
csr_read => csr_readdata[7]~reg0.ENA
csr_read => csr_readdata[6]~reg0.ENA
csr_read => csr_readdata[5]~reg0.ENA
csr_read => csr_readdata[4]~reg0.ENA
csr_read => csr_readdata[3]~reg0.ENA
csr_read => csr_readdata[2]~reg0.ENA
csr_read => csr_readdata[1]~reg0.ENA
csr_writedata[0] => ~NO_FANOUT~
csr_writedata[1] => ~NO_FANOUT~
csr_writedata[2] => ~NO_FANOUT~
csr_writedata[3] => ~NO_FANOUT~
csr_writedata[4] => ~NO_FANOUT~
csr_writedata[5] => ~NO_FANOUT~
csr_writedata[6] => ~NO_FANOUT~
csr_writedata[7] => ~NO_FANOUT~
csr_writedata[8] => ~NO_FANOUT~
csr_writedata[9] => ~NO_FANOUT~
csr_writedata[10] => ~NO_FANOUT~
csr_writedata[11] => ~NO_FANOUT~
csr_writedata[12] => ~NO_FANOUT~
csr_writedata[13] => ~NO_FANOUT~
csr_writedata[14] => ~NO_FANOUT~
csr_writedata[15] => ~NO_FANOUT~
csr_writedata[16] => ~NO_FANOUT~
csr_writedata[17] => ~NO_FANOUT~
csr_writedata[18] => ~NO_FANOUT~
csr_writedata[19] => ~NO_FANOUT~
csr_writedata[20] => ~NO_FANOUT~
csr_writedata[21] => ~NO_FANOUT~
csr_writedata[22] => ~NO_FANOUT~
csr_writedata[23] => ~NO_FANOUT~
csr_writedata[24] => ~NO_FANOUT~
csr_writedata[25] => ~NO_FANOUT~
csr_writedata[26] => ~NO_FANOUT~
csr_writedata[27] => ~NO_FANOUT~
csr_writedata[28] => ~NO_FANOUT~
csr_writedata[29] => ~NO_FANOUT~
csr_writedata[30] => ~NO_FANOUT~
csr_writedata[31] => ~NO_FANOUT~


|main|Proyecto:u1|altera_avalon_sc_fifo:onchip_memory2_1_s1_translator_avalon_universal_slave_0_agent_rdata_fifo
clk => csr_readdata[0]~reg0.CLK
clk => csr_readdata[1]~reg0.CLK
clk => csr_readdata[2]~reg0.CLK
clk => csr_readdata[3]~reg0.CLK
clk => csr_readdata[4]~reg0.CLK
clk => csr_readdata[5]~reg0.CLK
clk => csr_readdata[6]~reg0.CLK
clk => csr_readdata[7]~reg0.CLK
clk => csr_readdata[8]~reg0.CLK
clk => csr_readdata[9]~reg0.CLK
clk => csr_readdata[10]~reg0.CLK
clk => csr_readdata[11]~reg0.CLK
clk => csr_readdata[12]~reg0.CLK
clk => csr_readdata[13]~reg0.CLK
clk => csr_readdata[14]~reg0.CLK
clk => csr_readdata[15]~reg0.CLK
clk => csr_readdata[16]~reg0.CLK
clk => csr_readdata[17]~reg0.CLK
clk => csr_readdata[18]~reg0.CLK
clk => csr_readdata[19]~reg0.CLK
clk => csr_readdata[20]~reg0.CLK
clk => csr_readdata[21]~reg0.CLK
clk => csr_readdata[22]~reg0.CLK
clk => csr_readdata[23]~reg0.CLK
clk => csr_readdata[24]~reg0.CLK
clk => csr_readdata[25]~reg0.CLK
clk => csr_readdata[26]~reg0.CLK
clk => csr_readdata[27]~reg0.CLK
clk => csr_readdata[28]~reg0.CLK
clk => csr_readdata[29]~reg0.CLK
clk => csr_readdata[30]~reg0.CLK
clk => csr_readdata[31]~reg0.CLK
clk => mem_used[1].CLK
clk => mem_used[0].CLK
clk => mem[1][0].CLK
clk => mem[1][1].CLK
clk => mem[1][2].CLK
clk => mem[1][3].CLK
clk => mem[1][4].CLK
clk => mem[1][5].CLK
clk => mem[1][6].CLK
clk => mem[1][7].CLK
clk => mem[1][8].CLK
clk => mem[1][9].CLK
clk => mem[1][10].CLK
clk => mem[1][11].CLK
clk => mem[1][12].CLK
clk => mem[1][13].CLK
clk => mem[1][14].CLK
clk => mem[1][15].CLK
clk => mem[1][16].CLK
clk => mem[1][17].CLK
clk => mem[1][18].CLK
clk => mem[1][19].CLK
clk => mem[1][20].CLK
clk => mem[1][21].CLK
clk => mem[1][22].CLK
clk => mem[1][23].CLK
clk => mem[1][24].CLK
clk => mem[1][25].CLK
clk => mem[1][26].CLK
clk => mem[1][27].CLK
clk => mem[1][28].CLK
clk => mem[1][29].CLK
clk => mem[1][30].CLK
clk => mem[1][31].CLK
clk => mem[0][0].CLK
clk => mem[0][1].CLK
clk => mem[0][2].CLK
clk => mem[0][3].CLK
clk => mem[0][4].CLK
clk => mem[0][5].CLK
clk => mem[0][6].CLK
clk => mem[0][7].CLK
clk => mem[0][8].CLK
clk => mem[0][9].CLK
clk => mem[0][10].CLK
clk => mem[0][11].CLK
clk => mem[0][12].CLK
clk => mem[0][13].CLK
clk => mem[0][14].CLK
clk => mem[0][15].CLK
clk => mem[0][16].CLK
clk => mem[0][17].CLK
clk => mem[0][18].CLK
clk => mem[0][19].CLK
clk => mem[0][20].CLK
clk => mem[0][21].CLK
clk => mem[0][22].CLK
clk => mem[0][23].CLK
clk => mem[0][24].CLK
clk => mem[0][25].CLK
clk => mem[0][26].CLK
clk => mem[0][27].CLK
clk => mem[0][28].CLK
clk => mem[0][29].CLK
clk => mem[0][30].CLK
clk => mem[0][31].CLK
reset => csr_readdata[0]~reg0.ACLR
reset => csr_readdata[1]~reg0.ACLR
reset => csr_readdata[2]~reg0.ACLR
reset => csr_readdata[3]~reg0.ACLR
reset => csr_readdata[4]~reg0.ACLR
reset => csr_readdata[5]~reg0.ACLR
reset => csr_readdata[6]~reg0.ACLR
reset => csr_readdata[7]~reg0.ACLR
reset => csr_readdata[8]~reg0.ACLR
reset => csr_readdata[9]~reg0.ACLR
reset => csr_readdata[10]~reg0.ACLR
reset => csr_readdata[11]~reg0.ACLR
reset => csr_readdata[12]~reg0.ACLR
reset => csr_readdata[13]~reg0.ACLR
reset => csr_readdata[14]~reg0.ACLR
reset => csr_readdata[15]~reg0.ACLR
reset => csr_readdata[16]~reg0.ACLR
reset => csr_readdata[17]~reg0.ACLR
reset => csr_readdata[18]~reg0.ACLR
reset => csr_readdata[19]~reg0.ACLR
reset => csr_readdata[20]~reg0.ACLR
reset => csr_readdata[21]~reg0.ACLR
reset => csr_readdata[22]~reg0.ACLR
reset => csr_readdata[23]~reg0.ACLR
reset => csr_readdata[24]~reg0.ACLR
reset => csr_readdata[25]~reg0.ACLR
reset => csr_readdata[26]~reg0.ACLR
reset => csr_readdata[27]~reg0.ACLR
reset => csr_readdata[28]~reg0.ACLR
reset => csr_readdata[29]~reg0.ACLR
reset => csr_readdata[30]~reg0.ACLR
reset => csr_readdata[31]~reg0.ACLR
reset => mem_used[1].ACLR
reset => mem_used[0].ACLR
reset => mem[1][0].ACLR
reset => mem[1][1].ACLR
reset => mem[1][2].ACLR
reset => mem[1][3].ACLR
reset => mem[1][4].ACLR
reset => mem[1][5].ACLR
reset => mem[1][6].ACLR
reset => mem[1][7].ACLR
reset => mem[1][8].ACLR
reset => mem[1][9].ACLR
reset => mem[1][10].ACLR
reset => mem[1][11].ACLR
reset => mem[1][12].ACLR
reset => mem[1][13].ACLR
reset => mem[1][14].ACLR
reset => mem[1][15].ACLR
reset => mem[1][16].ACLR
reset => mem[1][17].ACLR
reset => mem[1][18].ACLR
reset => mem[1][19].ACLR
reset => mem[1][20].ACLR
reset => mem[1][21].ACLR
reset => mem[1][22].ACLR
reset => mem[1][23].ACLR
reset => mem[1][24].ACLR
reset => mem[1][25].ACLR
reset => mem[1][26].ACLR
reset => mem[1][27].ACLR
reset => mem[1][28].ACLR
reset => mem[1][29].ACLR
reset => mem[1][30].ACLR
reset => mem[1][31].ACLR
reset => mem[0][0].ACLR
reset => mem[0][1].ACLR
reset => mem[0][2].ACLR
reset => mem[0][3].ACLR
reset => mem[0][4].ACLR
reset => mem[0][5].ACLR
reset => mem[0][6].ACLR
reset => mem[0][7].ACLR
reset => mem[0][8].ACLR
reset => mem[0][9].ACLR
reset => mem[0][10].ACLR
reset => mem[0][11].ACLR
reset => mem[0][12].ACLR
reset => mem[0][13].ACLR
reset => mem[0][14].ACLR
reset => mem[0][15].ACLR
reset => mem[0][16].ACLR
reset => mem[0][17].ACLR
reset => mem[0][18].ACLR
reset => mem[0][19].ACLR
reset => mem[0][20].ACLR
reset => mem[0][21].ACLR
reset => mem[0][22].ACLR
reset => mem[0][23].ACLR
reset => mem[0][24].ACLR
reset => mem[0][25].ACLR
reset => mem[0][26].ACLR
reset => mem[0][27].ACLR
reset => mem[0][28].ACLR
reset => mem[0][29].ACLR
reset => mem[0][30].ACLR
reset => mem[0][31].ACLR
in_data[0] => mem.DATAB
in_data[0] => internal_out_payload.DATAB
in_data[1] => mem.DATAB
in_data[1] => internal_out_payload.DATAB
in_data[2] => mem.DATAB
in_data[2] => internal_out_payload.DATAB
in_data[3] => mem.DATAB
in_data[3] => internal_out_payload.DATAB
in_data[4] => mem.DATAB
in_data[4] => internal_out_payload.DATAB
in_data[5] => mem.DATAB
in_data[5] => internal_out_payload.DATAB
in_data[6] => mem.DATAB
in_data[6] => internal_out_payload.DATAB
in_data[7] => mem.DATAB
in_data[7] => internal_out_payload.DATAB
in_data[8] => mem.DATAB
in_data[8] => internal_out_payload.DATAB
in_data[9] => mem.DATAB
in_data[9] => internal_out_payload.DATAB
in_data[10] => mem.DATAB
in_data[10] => internal_out_payload.DATAB
in_data[11] => mem.DATAB
in_data[11] => internal_out_payload.DATAB
in_data[12] => mem.DATAB
in_data[12] => internal_out_payload.DATAB
in_data[13] => mem.DATAB
in_data[13] => internal_out_payload.DATAB
in_data[14] => mem.DATAB
in_data[14] => internal_out_payload.DATAB
in_data[15] => mem.DATAB
in_data[15] => internal_out_payload.DATAB
in_data[16] => mem.DATAB
in_data[16] => internal_out_payload.DATAB
in_data[17] => mem.DATAB
in_data[17] => internal_out_payload.DATAB
in_data[18] => mem.DATAB
in_data[18] => internal_out_payload.DATAB
in_data[19] => mem.DATAB
in_data[19] => internal_out_payload.DATAB
in_data[20] => mem.DATAB
in_data[20] => internal_out_payload.DATAB
in_data[21] => mem.DATAB
in_data[21] => internal_out_payload.DATAB
in_data[22] => mem.DATAB
in_data[22] => internal_out_payload.DATAB
in_data[23] => mem.DATAB
in_data[23] => internal_out_payload.DATAB
in_data[24] => mem.DATAB
in_data[24] => internal_out_payload.DATAB
in_data[25] => mem.DATAB
in_data[25] => internal_out_payload.DATAB
in_data[26] => mem.DATAB
in_data[26] => internal_out_payload.DATAB
in_data[27] => mem.DATAB
in_data[27] => internal_out_payload.DATAB
in_data[28] => mem.DATAB
in_data[28] => internal_out_payload.DATAB
in_data[29] => mem.DATAB
in_data[29] => internal_out_payload.DATAB
in_data[30] => mem.DATAB
in_data[30] => internal_out_payload.DATAB
in_data[31] => mem.DATAB
in_data[31] => internal_out_payload.DATAB
in_valid => write.IN1
in_valid => always4.IN1
in_valid => empty.IN1
in_startofpacket => ~NO_FANOUT~
in_endofpacket => ~NO_FANOUT~
in_empty[0] => ~NO_FANOUT~
in_error[0] => out_error[0].DATAIN
in_error[0] => out_empty[0].DATAIN
in_channel[0] => out_channel[0].DATAIN
out_ready => internal_out_ready.IN1
csr_address[0] => ~NO_FANOUT~
csr_address[1] => ~NO_FANOUT~
csr_write => ~NO_FANOUT~
csr_read => csr_readdata[0]~reg0.ENA
csr_read => csr_readdata[31]~reg0.ENA
csr_read => csr_readdata[30]~reg0.ENA
csr_read => csr_readdata[29]~reg0.ENA
csr_read => csr_readdata[28]~reg0.ENA
csr_read => csr_readdata[27]~reg0.ENA
csr_read => csr_readdata[26]~reg0.ENA
csr_read => csr_readdata[25]~reg0.ENA
csr_read => csr_readdata[24]~reg0.ENA
csr_read => csr_readdata[23]~reg0.ENA
csr_read => csr_readdata[22]~reg0.ENA
csr_read => csr_readdata[21]~reg0.ENA
csr_read => csr_readdata[20]~reg0.ENA
csr_read => csr_readdata[19]~reg0.ENA
csr_read => csr_readdata[18]~reg0.ENA
csr_read => csr_readdata[17]~reg0.ENA
csr_read => csr_readdata[16]~reg0.ENA
csr_read => csr_readdata[15]~reg0.ENA
csr_read => csr_readdata[14]~reg0.ENA
csr_read => csr_readdata[13]~reg0.ENA
csr_read => csr_readdata[12]~reg0.ENA
csr_read => csr_readdata[11]~reg0.ENA
csr_read => csr_readdata[10]~reg0.ENA
csr_read => csr_readdata[9]~reg0.ENA
csr_read => csr_readdata[8]~reg0.ENA
csr_read => csr_readdata[7]~reg0.ENA
csr_read => csr_readdata[6]~reg0.ENA
csr_read => csr_readdata[5]~reg0.ENA
csr_read => csr_readdata[4]~reg0.ENA
csr_read => csr_readdata[3]~reg0.ENA
csr_read => csr_readdata[2]~reg0.ENA
csr_read => csr_readdata[1]~reg0.ENA
csr_writedata[0] => ~NO_FANOUT~
csr_writedata[1] => ~NO_FANOUT~
csr_writedata[2] => ~NO_FANOUT~
csr_writedata[3] => ~NO_FANOUT~
csr_writedata[4] => ~NO_FANOUT~
csr_writedata[5] => ~NO_FANOUT~
csr_writedata[6] => ~NO_FANOUT~
csr_writedata[7] => ~NO_FANOUT~
csr_writedata[8] => ~NO_FANOUT~
csr_writedata[9] => ~NO_FANOUT~
csr_writedata[10] => ~NO_FANOUT~
csr_writedata[11] => ~NO_FANOUT~
csr_writedata[12] => ~NO_FANOUT~
csr_writedata[13] => ~NO_FANOUT~
csr_writedata[14] => ~NO_FANOUT~
csr_writedata[15] => ~NO_FANOUT~
csr_writedata[16] => ~NO_FANOUT~
csr_writedata[17] => ~NO_FANOUT~
csr_writedata[18] => ~NO_FANOUT~
csr_writedata[19] => ~NO_FANOUT~
csr_writedata[20] => ~NO_FANOUT~
csr_writedata[21] => ~NO_FANOUT~
csr_writedata[22] => ~NO_FANOUT~
csr_writedata[23] => ~NO_FANOUT~
csr_writedata[24] => ~NO_FANOUT~
csr_writedata[25] => ~NO_FANOUT~
csr_writedata[26] => ~NO_FANOUT~
csr_writedata[27] => ~NO_FANOUT~
csr_writedata[28] => ~NO_FANOUT~
csr_writedata[29] => ~NO_FANOUT~
csr_writedata[30] => ~NO_FANOUT~
csr_writedata[31] => ~NO_FANOUT~


|main|Proyecto:u1|altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
av_address[0] => ~NO_FANOUT~
av_address[1] => ~NO_FANOUT~
av_address[2] => cp_data[38].DATAIN
av_address[3] => cp_data[39].DATAIN
av_address[4] => cp_data[40].DATAIN
av_address[5] => cp_data[41].DATAIN
av_address[6] => cp_data[42].DATAIN
av_address[7] => cp_data[43].DATAIN
av_address[8] => cp_data[44].DATAIN
av_address[9] => cp_data[45].DATAIN
av_address[10] => cp_data[46].DATAIN
av_address[11] => cp_data[47].DATAIN
av_address[12] => cp_data[48].DATAIN
av_address[13] => cp_data[49].DATAIN
av_address[14] => cp_data[50].DATAIN
av_address[15] => cp_data[51].DATAIN
av_address[16] => cp_data[52].DATAIN
av_address[17] => cp_data[53].DATAIN
av_address[18] => cp_data[54].DATAIN
av_address[19] => cp_data[55].DATAIN
av_address[20] => cp_data[56].DATAIN
av_address[21] => cp_data[57].DATAIN
av_address[22] => cp_data[58].DATAIN
av_address[23] => cp_data[59].DATAIN
av_address[24] => cp_data[60].DATAIN
av_address[25] => cp_data[61].DATAIN
av_address[26] => cp_data[62].DATAIN
av_address[27] => cp_data[63].DATAIN
av_address[28] => cp_data[64].DATAIN
av_address[29] => cp_data[65].DATAIN
av_address[30] => cp_data[66].DATAIN
av_address[31] => cp_data[67].DATAIN
av_write => always1.IN0
av_write => cp_data[70].DATAIN
av_write => cp_data[69].DATAIN
av_read => always1.IN1
av_read => cp_data[71].DATAIN
av_writedata[0] => cp_data[0].DATAIN
av_writedata[1] => cp_data[1].DATAIN
av_writedata[2] => cp_data[2].DATAIN
av_writedata[3] => cp_data[3].DATAIN
av_writedata[4] => cp_data[4].DATAIN
av_writedata[5] => cp_data[5].DATAIN
av_writedata[6] => cp_data[6].DATAIN
av_writedata[7] => cp_data[7].DATAIN
av_writedata[8] => cp_data[8].DATAIN
av_writedata[9] => cp_data[9].DATAIN
av_writedata[10] => cp_data[10].DATAIN
av_writedata[11] => cp_data[11].DATAIN
av_writedata[12] => cp_data[12].DATAIN
av_writedata[13] => cp_data[13].DATAIN
av_writedata[14] => cp_data[14].DATAIN
av_writedata[15] => cp_data[15].DATAIN
av_writedata[16] => cp_data[16].DATAIN
av_writedata[17] => cp_data[17].DATAIN
av_writedata[18] => cp_data[18].DATAIN
av_writedata[19] => cp_data[19].DATAIN
av_writedata[20] => cp_data[20].DATAIN
av_writedata[21] => cp_data[21].DATAIN
av_writedata[22] => cp_data[22].DATAIN
av_writedata[23] => cp_data[23].DATAIN
av_writedata[24] => cp_data[24].DATAIN
av_writedata[25] => cp_data[25].DATAIN
av_writedata[26] => cp_data[26].DATAIN
av_writedata[27] => cp_data[27].DATAIN
av_writedata[28] => cp_data[28].DATAIN
av_writedata[29] => cp_data[29].DATAIN
av_writedata[30] => cp_data[30].DATAIN
av_writedata[31] => cp_data[31].DATAIN
av_byteenable[0] => cp_data[32].DATAIN
av_byteenable[1] => cp_data[33].DATAIN
av_byteenable[2] => cp_data[34].DATAIN
av_byteenable[3] => cp_data[35].DATAIN
av_burstcount[0] => cp_data[73].DATAIN
av_burstcount[1] => cp_data[74].DATAIN
av_burstcount[2] => cp_data[75].DATAIN
av_debugaccess => cp_data[88].DATAIN
av_lock => cp_data[72].DATAIN
cp_ready => av_waitrequest.DATAIN
rp_valid => av_readdatavalid.DATAIN
rp_data[0] => av_readdata[0].DATAIN
rp_data[1] => av_readdata[1].DATAIN
rp_data[2] => av_readdata[2].DATAIN
rp_data[3] => av_readdata[3].DATAIN
rp_data[4] => av_readdata[4].DATAIN
rp_data[5] => av_readdata[5].DATAIN
rp_data[6] => av_readdata[6].DATAIN
rp_data[7] => av_readdata[7].DATAIN
rp_data[8] => av_readdata[8].DATAIN
rp_data[9] => av_readdata[9].DATAIN
rp_data[10] => av_readdata[10].DATAIN
rp_data[11] => av_readdata[11].DATAIN
rp_data[12] => av_readdata[12].DATAIN
rp_data[13] => av_readdata[13].DATAIN
rp_data[14] => av_readdata[14].DATAIN
rp_data[15] => av_readdata[15].DATAIN
rp_data[16] => av_readdata[16].DATAIN
rp_data[17] => av_readdata[17].DATAIN
rp_data[18] => av_readdata[18].DATAIN
rp_data[19] => av_readdata[19].DATAIN
rp_data[20] => av_readdata[20].DATAIN
rp_data[21] => av_readdata[21].DATAIN
rp_data[22] => av_readdata[22].DATAIN
rp_data[23] => av_readdata[23].DATAIN
rp_data[24] => av_readdata[24].DATAIN
rp_data[25] => av_readdata[25].DATAIN
rp_data[26] => av_readdata[26].DATAIN
rp_data[27] => av_readdata[27].DATAIN
rp_data[28] => av_readdata[28].DATAIN
rp_data[29] => av_readdata[29].DATAIN
rp_data[30] => av_readdata[30].DATAIN
rp_data[31] => av_readdata[31].DATAIN
rp_data[32] => ~NO_FANOUT~
rp_data[33] => ~NO_FANOUT~
rp_data[34] => ~NO_FANOUT~
rp_data[35] => ~NO_FANOUT~
rp_data[36] => ~NO_FANOUT~
rp_data[37] => ~NO_FANOUT~
rp_data[38] => ~NO_FANOUT~
rp_data[39] => ~NO_FANOUT~
rp_data[40] => ~NO_FANOUT~
rp_data[41] => ~NO_FANOUT~
rp_data[42] => ~NO_FANOUT~
rp_data[43] => ~NO_FANOUT~
rp_data[44] => ~NO_FANOUT~
rp_data[45] => ~NO_FANOUT~
rp_data[46] => ~NO_FANOUT~
rp_data[47] => ~NO_FANOUT~
rp_data[48] => ~NO_FANOUT~
rp_data[49] => ~NO_FANOUT~
rp_data[50] => ~NO_FANOUT~
rp_data[51] => ~NO_FANOUT~
rp_data[52] => ~NO_FANOUT~
rp_data[53] => ~NO_FANOUT~
rp_data[54] => ~NO_FANOUT~
rp_data[55] => ~NO_FANOUT~
rp_data[56] => ~NO_FANOUT~
rp_data[57] => ~NO_FANOUT~
rp_data[58] => ~NO_FANOUT~
rp_data[59] => ~NO_FANOUT~
rp_data[60] => ~NO_FANOUT~
rp_data[61] => ~NO_FANOUT~
rp_data[62] => ~NO_FANOUT~
rp_data[63] => ~NO_FANOUT~
rp_data[64] => ~NO_FANOUT~
rp_data[65] => ~NO_FANOUT~
rp_data[66] => ~NO_FANOUT~
rp_data[67] => ~NO_FANOUT~
rp_data[68] => ~NO_FANOUT~
rp_data[69] => ~NO_FANOUT~
rp_data[70] => ~NO_FANOUT~
rp_data[71] => ~NO_FANOUT~
rp_data[72] => ~NO_FANOUT~
rp_data[73] => ~NO_FANOUT~
rp_data[74] => ~NO_FANOUT~
rp_data[75] => ~NO_FANOUT~
rp_data[76] => ~NO_FANOUT~
rp_data[77] => ~NO_FANOUT~
rp_data[78] => ~NO_FANOUT~
rp_data[79] => ~NO_FANOUT~
rp_data[80] => ~NO_FANOUT~
rp_data[81] => ~NO_FANOUT~
rp_data[82] => ~NO_FANOUT~
rp_data[83] => ~NO_FANOUT~
rp_data[84] => ~NO_FANOUT~
rp_data[85] => ~NO_FANOUT~
rp_data[86] => ~NO_FANOUT~
rp_data[87] => ~NO_FANOUT~
rp_data[88] => ~NO_FANOUT~
rp_channel[0] => ~NO_FANOUT~
rp_channel[1] => ~NO_FANOUT~
rp_channel[2] => ~NO_FANOUT~
rp_channel[3] => ~NO_FANOUT~
rp_channel[4] => ~NO_FANOUT~
rp_channel[5] => ~NO_FANOUT~
rp_channel[6] => ~NO_FANOUT~
rp_channel[7] => ~NO_FANOUT~
rp_channel[8] => ~NO_FANOUT~
rp_channel[9] => ~NO_FANOUT~
rp_channel[10] => ~NO_FANOUT~
rp_channel[11] => ~NO_FANOUT~
rp_channel[12] => ~NO_FANOUT~
rp_startofpacket => ~NO_FANOUT~
rp_endofpacket => ~NO_FANOUT~


|main|Proyecto:u1|altera_merlin_slave_agent:timer_0_s1_translator_avalon_universal_slave_0_agent
clk => clk.IN1
reset => reset.IN1
m0_readdata[0] => rdata_fifo_src_data[0].DATAIN
m0_readdata[1] => rdata_fifo_src_data[1].DATAIN
m0_readdata[2] => rdata_fifo_src_data[2].DATAIN
m0_readdata[3] => rdata_fifo_src_data[3].DATAIN
m0_readdata[4] => rdata_fifo_src_data[4].DATAIN
m0_readdata[5] => rdata_fifo_src_data[5].DATAIN
m0_readdata[6] => rdata_fifo_src_data[6].DATAIN
m0_readdata[7] => rdata_fifo_src_data[7].DATAIN
m0_readdata[8] => rdata_fifo_src_data[8].DATAIN
m0_readdata[9] => rdata_fifo_src_data[9].DATAIN
m0_readdata[10] => rdata_fifo_src_data[10].DATAIN
m0_readdata[11] => rdata_fifo_src_data[11].DATAIN
m0_readdata[12] => rdata_fifo_src_data[12].DATAIN
m0_readdata[13] => rdata_fifo_src_data[13].DATAIN
m0_readdata[14] => rdata_fifo_src_data[14].DATAIN
m0_readdata[15] => rdata_fifo_src_data[15].DATAIN
m0_readdata[16] => rdata_fifo_src_data[16].DATAIN
m0_readdata[17] => rdata_fifo_src_data[17].DATAIN
m0_readdata[18] => rdata_fifo_src_data[18].DATAIN
m0_readdata[19] => rdata_fifo_src_data[19].DATAIN
m0_readdata[20] => rdata_fifo_src_data[20].DATAIN
m0_readdata[21] => rdata_fifo_src_data[21].DATAIN
m0_readdata[22] => rdata_fifo_src_data[22].DATAIN
m0_readdata[23] => rdata_fifo_src_data[23].DATAIN
m0_readdata[24] => rdata_fifo_src_data[24].DATAIN
m0_readdata[25] => rdata_fifo_src_data[25].DATAIN
m0_readdata[26] => rdata_fifo_src_data[26].DATAIN
m0_readdata[27] => rdata_fifo_src_data[27].DATAIN
m0_readdata[28] => rdata_fifo_src_data[28].DATAIN
m0_readdata[29] => rdata_fifo_src_data[29].DATAIN
m0_readdata[30] => rdata_fifo_src_data[30].DATAIN
m0_readdata[31] => rdata_fifo_src_data[31].DATAIN
m0_waitrequest => cp_ready.IN0
m0_readdatavalid => rdata_fifo_src_valid.DATAIN
rf_source_ready => cp_ready.IN1
rf_source_ready => m0_write.IN1
rf_source_ready => m0_lock.IN1
rf_source_ready => rf_source_valid.IN1
rf_source_ready => m0_read.IN1
rf_sink_data[0] => ~NO_FANOUT~
rf_sink_data[1] => ~NO_FANOUT~
rf_sink_data[2] => ~NO_FANOUT~
rf_sink_data[3] => ~NO_FANOUT~
rf_sink_data[4] => ~NO_FANOUT~
rf_sink_data[5] => ~NO_FANOUT~
rf_sink_data[6] => ~NO_FANOUT~
rf_sink_data[7] => ~NO_FANOUT~
rf_sink_data[8] => ~NO_FANOUT~
rf_sink_data[9] => ~NO_FANOUT~
rf_sink_data[10] => ~NO_FANOUT~
rf_sink_data[11] => ~NO_FANOUT~
rf_sink_data[12] => ~NO_FANOUT~
rf_sink_data[13] => ~NO_FANOUT~
rf_sink_data[14] => ~NO_FANOUT~
rf_sink_data[15] => ~NO_FANOUT~
rf_sink_data[16] => ~NO_FANOUT~
rf_sink_data[17] => ~NO_FANOUT~
rf_sink_data[18] => ~NO_FANOUT~
rf_sink_data[19] => ~NO_FANOUT~
rf_sink_data[20] => ~NO_FANOUT~
rf_sink_data[21] => ~NO_FANOUT~
rf_sink_data[22] => ~NO_FANOUT~
rf_sink_data[23] => ~NO_FANOUT~
rf_sink_data[24] => ~NO_FANOUT~
rf_sink_data[25] => ~NO_FANOUT~
rf_sink_data[26] => ~NO_FANOUT~
rf_sink_data[27] => ~NO_FANOUT~
rf_sink_data[28] => ~NO_FANOUT~
rf_sink_data[29] => ~NO_FANOUT~
rf_sink_data[30] => ~NO_FANOUT~
rf_sink_data[31] => ~NO_FANOUT~
rf_sink_data[32] => rp_data[32].DATAIN
rf_sink_data[33] => rp_data[33].DATAIN
rf_sink_data[34] => rp_data[34].DATAIN
rf_sink_data[35] => rp_data[35].DATAIN
rf_sink_data[36] => rf_sink_addr[0].IN1
rf_sink_data[37] => rf_sink_addr[1].IN1
rf_sink_data[38] => rf_sink_addr[2].IN1
rf_sink_data[39] => rf_sink_addr[3].IN1
rf_sink_data[40] => rf_sink_addr[4].IN1
rf_sink_data[41] => rf_sink_addr[5].IN1
rf_sink_data[42] => rf_sink_addr[6].IN1
rf_sink_data[43] => rf_sink_addr[7].IN1
rf_sink_data[44] => rf_sink_addr[8].IN1
rf_sink_data[45] => rf_sink_addr[9].IN1
rf_sink_data[46] => rf_sink_addr[10].IN1
rf_sink_data[47] => rf_sink_addr[11].IN1
rf_sink_data[48] => rf_sink_addr[12].IN1
rf_sink_data[49] => rf_sink_addr[13].IN1
rf_sink_data[50] => rf_sink_addr[14].IN1
rf_sink_data[51] => rf_sink_addr[15].IN1
rf_sink_data[52] => rf_sink_addr[16].IN1
rf_sink_data[53] => rf_sink_addr[17].IN1
rf_sink_data[54] => rf_sink_addr[18].IN1
rf_sink_data[55] => rf_sink_addr[19].IN1
rf_sink_data[56] => rf_sink_addr[20].IN1
rf_sink_data[57] => rf_sink_addr[21].IN1
rf_sink_data[58] => rf_sink_addr[22].IN1
rf_sink_data[59] => rf_sink_addr[23].IN1
rf_sink_data[60] => rf_sink_addr[24].IN1
rf_sink_data[61] => rf_sink_addr[25].IN1
rf_sink_data[62] => rf_sink_addr[26].IN1
rf_sink_data[63] => rf_sink_addr[27].IN1
rf_sink_data[64] => rf_sink_addr[28].IN1
rf_sink_data[65] => rf_sink_addr[29].IN1
rf_sink_data[66] => rf_sink_addr[30].IN1
rf_sink_data[67] => rf_sink_addr[31].IN1
rf_sink_data[68] => rf_sink_compressed.IN1
rf_sink_data[69] => rp_data[69].DATAIN
rf_sink_data[70] => rp_data[70].DATAIN
rf_sink_data[71] => rp_data.IN0
rf_sink_data[72] => rp_data[72].DATAIN
rf_sink_data[73] => rf_sink_byte_cnt[0].IN1
rf_sink_data[74] => rf_sink_byte_cnt[1].IN1
rf_sink_data[75] => rf_sink_byte_cnt[2].IN1
rf_sink_data[76] => rf_sink_burstwrap[0].IN1
rf_sink_data[77] => rf_sink_burstwrap[1].IN1
rf_sink_data[78] => rf_sink_burstwrap[2].IN1
rf_sink_data[79] => rp_data[79].DATAIN
rf_sink_data[80] => rp_data[84].DATAIN
rf_sink_data[81] => rp_data[85].DATAIN
rf_sink_data[82] => rp_data[86].DATAIN
rf_sink_data[83] => rp_data[87].DATAIN
rf_sink_data[84] => rp_data[80].DATAIN
rf_sink_data[85] => rp_data[81].DATAIN
rf_sink_data[86] => rp_data[82].DATAIN
rf_sink_data[87] => rp_data[83].DATAIN
rf_sink_data[88] => rp_data[88].DATAIN
rf_sink_data[89] => rdata_fifo_sink_ready.IN0
rf_sink_data[89] => comb.IN0
rf_sink_valid => rdata_fifo_sink_ready.IN1
rf_sink_valid => comb.IN1
rf_sink_startofpacket => rf_sink_startofpacket.IN1
rf_sink_endofpacket => rf_sink_endofpacket.IN1
rdata_fifo_src_ready => ~NO_FANOUT~
rdata_fifo_sink_data[0] => rp_data[0].DATAIN
rdata_fifo_sink_data[1] => rp_data[1].DATAIN
rdata_fifo_sink_data[2] => rp_data[2].DATAIN
rdata_fifo_sink_data[3] => rp_data[3].DATAIN
rdata_fifo_sink_data[4] => rp_data[4].DATAIN
rdata_fifo_sink_data[5] => rp_data[5].DATAIN
rdata_fifo_sink_data[6] => rp_data[6].DATAIN
rdata_fifo_sink_data[7] => rp_data[7].DATAIN
rdata_fifo_sink_data[8] => rp_data[8].DATAIN
rdata_fifo_sink_data[9] => rp_data[9].DATAIN
rdata_fifo_sink_data[10] => rp_data[10].DATAIN
rdata_fifo_sink_data[11] => rp_data[11].DATAIN
rdata_fifo_sink_data[12] => rp_data[12].DATAIN
rdata_fifo_sink_data[13] => rp_data[13].DATAIN
rdata_fifo_sink_data[14] => rp_data[14].DATAIN
rdata_fifo_sink_data[15] => rp_data[15].DATAIN
rdata_fifo_sink_data[16] => rp_data[16].DATAIN
rdata_fifo_sink_data[17] => rp_data[17].DATAIN
rdata_fifo_sink_data[18] => rp_data[18].DATAIN
rdata_fifo_sink_data[19] => rp_data[19].DATAIN
rdata_fifo_sink_data[20] => rp_data[20].DATAIN
rdata_fifo_sink_data[21] => rp_data[21].DATAIN
rdata_fifo_sink_data[22] => rp_data[22].DATAIN
rdata_fifo_sink_data[23] => rp_data[23].DATAIN
rdata_fifo_sink_data[24] => rp_data[24].DATAIN
rdata_fifo_sink_data[25] => rp_data[25].DATAIN
rdata_fifo_sink_data[26] => rp_data[26].DATAIN
rdata_fifo_sink_data[27] => rp_data[27].DATAIN
rdata_fifo_sink_data[28] => rp_data[28].DATAIN
rdata_fifo_sink_data[29] => rp_data[29].DATAIN
rdata_fifo_sink_data[30] => rp_data[30].DATAIN
rdata_fifo_sink_data[31] => rp_data[31].DATAIN
rdata_fifo_sink_valid => rp_valid.IN1
rdata_fifo_sink_valid => rdata_fifo_sink_ready.IN0
rdata_fifo_sink_valid => comb.IN1
cp_valid => local_lock.IN0
cp_valid => local_write.IN0
cp_valid => local_read.IN0
cp_valid => local_compressed_read.IN0
cp_data[0] => m0_writedata[0].DATAIN
cp_data[1] => m0_writedata[1].DATAIN
cp_data[2] => m0_writedata[2].DATAIN
cp_data[3] => m0_writedata[3].DATAIN
cp_data[4] => m0_writedata[4].DATAIN
cp_data[5] => m0_writedata[5].DATAIN
cp_data[6] => m0_writedata[6].DATAIN
cp_data[7] => m0_writedata[7].DATAIN
cp_data[8] => m0_writedata[8].DATAIN
cp_data[9] => m0_writedata[9].DATAIN
cp_data[10] => m0_writedata[10].DATAIN
cp_data[11] => m0_writedata[11].DATAIN
cp_data[12] => m0_writedata[12].DATAIN
cp_data[13] => m0_writedata[13].DATAIN
cp_data[14] => m0_writedata[14].DATAIN
cp_data[15] => m0_writedata[15].DATAIN
cp_data[16] => m0_writedata[16].DATAIN
cp_data[17] => m0_writedata[17].DATAIN
cp_data[18] => m0_writedata[18].DATAIN
cp_data[19] => m0_writedata[19].DATAIN
cp_data[20] => m0_writedata[20].DATAIN
cp_data[21] => m0_writedata[21].DATAIN
cp_data[22] => m0_writedata[22].DATAIN
cp_data[23] => m0_writedata[23].DATAIN
cp_data[24] => m0_writedata[24].DATAIN
cp_data[25] => m0_writedata[25].DATAIN
cp_data[26] => m0_writedata[26].DATAIN
cp_data[27] => m0_writedata[27].DATAIN
cp_data[28] => m0_writedata[28].DATAIN
cp_data[29] => m0_writedata[29].DATAIN
cp_data[30] => m0_writedata[30].DATAIN
cp_data[31] => m0_writedata[31].DATAIN
cp_data[32] => rf_source_data[32].DATAIN
cp_data[32] => m0_byteenable[0].DATAIN
cp_data[33] => rf_source_data[33].DATAIN
cp_data[33] => m0_byteenable[1].DATAIN
cp_data[34] => rf_source_data[34].DATAIN
cp_data[34] => m0_byteenable[2].DATAIN
cp_data[35] => rf_source_data[35].DATAIN
cp_data[35] => m0_byteenable[3].DATAIN
cp_data[36] => rf_source_data[36].DATAIN
cp_data[36] => m0_address[0].DATAIN
cp_data[37] => rf_source_data[37].DATAIN
cp_data[37] => m0_address[1].DATAIN
cp_data[38] => rf_source_data[38].DATAIN
cp_data[38] => m0_address[2].DATAIN
cp_data[39] => rf_source_data[39].DATAIN
cp_data[39] => m0_address[3].DATAIN
cp_data[40] => rf_source_data[40].DATAIN
cp_data[40] => m0_address[4].DATAIN
cp_data[41] => rf_source_data[41].DATAIN
cp_data[41] => m0_address[5].DATAIN
cp_data[42] => rf_source_data[42].DATAIN
cp_data[42] => m0_address[6].DATAIN
cp_data[43] => rf_source_data[43].DATAIN
cp_data[43] => m0_address[7].DATAIN
cp_data[44] => rf_source_data[44].DATAIN
cp_data[44] => m0_address[8].DATAIN
cp_data[45] => rf_source_data[45].DATAIN
cp_data[45] => m0_address[9].DATAIN
cp_data[46] => rf_source_data[46].DATAIN
cp_data[46] => m0_address[10].DATAIN
cp_data[47] => rf_source_data[47].DATAIN
cp_data[47] => m0_address[11].DATAIN
cp_data[48] => rf_source_data[48].DATAIN
cp_data[48] => m0_address[12].DATAIN
cp_data[49] => rf_source_data[49].DATAIN
cp_data[49] => m0_address[13].DATAIN
cp_data[50] => rf_source_data[50].DATAIN
cp_data[50] => m0_address[14].DATAIN
cp_data[51] => rf_source_data[51].DATAIN
cp_data[51] => m0_address[15].DATAIN
cp_data[52] => rf_source_data[52].DATAIN
cp_data[52] => m0_address[16].DATAIN
cp_data[53] => rf_source_data[53].DATAIN
cp_data[53] => m0_address[17].DATAIN
cp_data[54] => rf_source_data[54].DATAIN
cp_data[54] => m0_address[18].DATAIN
cp_data[55] => rf_source_data[55].DATAIN
cp_data[55] => m0_address[19].DATAIN
cp_data[56] => rf_source_data[56].DATAIN
cp_data[56] => m0_address[20].DATAIN
cp_data[57] => rf_source_data[57].DATAIN
cp_data[57] => m0_address[21].DATAIN
cp_data[58] => rf_source_data[58].DATAIN
cp_data[58] => m0_address[22].DATAIN
cp_data[59] => rf_source_data[59].DATAIN
cp_data[59] => m0_address[23].DATAIN
cp_data[60] => rf_source_data[60].DATAIN
cp_data[60] => m0_address[24].DATAIN
cp_data[61] => rf_source_data[61].DATAIN
cp_data[61] => m0_address[25].DATAIN
cp_data[62] => rf_source_data[62].DATAIN
cp_data[62] => m0_address[26].DATAIN
cp_data[63] => rf_source_data[63].DATAIN
cp_data[63] => m0_address[27].DATAIN
cp_data[64] => rf_source_data[64].DATAIN
cp_data[64] => m0_address[28].DATAIN
cp_data[65] => rf_source_data[65].DATAIN
cp_data[65] => m0_address[29].DATAIN
cp_data[66] => rf_source_data[66].DATAIN
cp_data[66] => m0_address[30].DATAIN
cp_data[67] => rf_source_data[67].DATAIN
cp_data[67] => m0_address[31].DATAIN
cp_data[68] => local_compressed_read.IN1
cp_data[68] => rf_source_data[68].DATAIN
cp_data[69] => rf_source_data[69].DATAIN
cp_data[69] => nonposted_write_endofpacket.IN1
cp_data[70] => local_write.IN1
cp_data[70] => rf_source_data[70].DATAIN
cp_data[71] => local_read.IN1
cp_data[71] => rf_source_data[71].DATAIN
cp_data[72] => local_lock.IN1
cp_data[72] => rf_source_data[72].DATAIN
cp_data[73] => m0_burstcount.DATAA
cp_data[73] => rf_source_data[73].DATAIN
cp_data[74] => m0_burstcount.DATAA
cp_data[74] => rf_source_data[74].DATAIN
cp_data[75] => m0_burstcount.DATAA
cp_data[75] => rf_source_data[75].DATAIN
cp_data[76] => rf_source_data[76].DATAIN
cp_data[77] => rf_source_data[77].DATAIN
cp_data[78] => rf_source_data[78].DATAIN
cp_data[79] => rf_source_data[79].DATAIN
cp_data[80] => rf_source_data[80].DATAIN
cp_data[81] => rf_source_data[81].DATAIN
cp_data[82] => rf_source_data[82].DATAIN
cp_data[83] => rf_source_data[83].DATAIN
cp_data[84] => rf_source_data[84].DATAIN
cp_data[85] => rf_source_data[85].DATAIN
cp_data[86] => rf_source_data[86].DATAIN
cp_data[87] => rf_source_data[87].DATAIN
cp_data[88] => rf_source_data[88].DATAIN
cp_data[88] => m0_debugaccess.DATAIN
cp_channel[0] => ~NO_FANOUT~
cp_channel[1] => ~NO_FANOUT~
cp_channel[2] => ~NO_FANOUT~
cp_channel[3] => ~NO_FANOUT~
cp_channel[4] => ~NO_FANOUT~
cp_channel[5] => ~NO_FANOUT~
cp_channel[6] => ~NO_FANOUT~
cp_channel[7] => ~NO_FANOUT~
cp_channel[8] => ~NO_FANOUT~
cp_channel[9] => ~NO_FANOUT~
cp_channel[10] => ~NO_FANOUT~
cp_channel[11] => ~NO_FANOUT~
cp_channel[12] => ~NO_FANOUT~
cp_startofpacket => rf_source_startofpacket.DATAIN
cp_endofpacket => nonposted_write_endofpacket.IN1
cp_endofpacket => rf_source_endofpacket.DATAIN
rp_ready => rp_ready.IN1


|main|Proyecto:u1|altera_merlin_slave_agent:timer_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
clk => burst_uncompress_address_offset[0].CLK
clk => burst_uncompress_address_offset[1].CLK
clk => burst_uncompress_address_offset[2].CLK
clk => burst_uncompress_address_offset[3].CLK
clk => burst_uncompress_address_offset[4].CLK
clk => burst_uncompress_address_offset[5].CLK
clk => burst_uncompress_address_offset[6].CLK
clk => burst_uncompress_address_offset[7].CLK
clk => burst_uncompress_address_offset[8].CLK
clk => burst_uncompress_address_offset[9].CLK
clk => burst_uncompress_address_offset[10].CLK
clk => burst_uncompress_address_offset[11].CLK
clk => burst_uncompress_address_offset[12].CLK
clk => burst_uncompress_address_offset[13].CLK
clk => burst_uncompress_address_offset[14].CLK
clk => burst_uncompress_address_offset[15].CLK
clk => burst_uncompress_address_offset[16].CLK
clk => burst_uncompress_address_offset[17].CLK
clk => burst_uncompress_address_offset[18].CLK
clk => burst_uncompress_address_offset[19].CLK
clk => burst_uncompress_address_offset[20].CLK
clk => burst_uncompress_address_offset[21].CLK
clk => burst_uncompress_address_offset[22].CLK
clk => burst_uncompress_address_offset[23].CLK
clk => burst_uncompress_address_offset[24].CLK
clk => burst_uncompress_address_offset[25].CLK
clk => burst_uncompress_address_offset[26].CLK
clk => burst_uncompress_address_offset[27].CLK
clk => burst_uncompress_address_offset[28].CLK
clk => burst_uncompress_address_offset[29].CLK
clk => burst_uncompress_address_offset[30].CLK
clk => burst_uncompress_address_offset[31].CLK
clk => burst_uncompress_address_base[0].CLK
clk => burst_uncompress_address_base[1].CLK
clk => burst_uncompress_address_base[2].CLK
clk => burst_uncompress_address_base[3].CLK
clk => burst_uncompress_address_base[4].CLK
clk => burst_uncompress_address_base[5].CLK
clk => burst_uncompress_address_base[6].CLK
clk => burst_uncompress_address_base[7].CLK
clk => burst_uncompress_address_base[8].CLK
clk => burst_uncompress_address_base[9].CLK
clk => burst_uncompress_address_base[10].CLK
clk => burst_uncompress_address_base[11].CLK
clk => burst_uncompress_address_base[12].CLK
clk => burst_uncompress_address_base[13].CLK
clk => burst_uncompress_address_base[14].CLK
clk => burst_uncompress_address_base[15].CLK
clk => burst_uncompress_address_base[16].CLK
clk => burst_uncompress_address_base[17].CLK
clk => burst_uncompress_address_base[18].CLK
clk => burst_uncompress_address_base[19].CLK
clk => burst_uncompress_address_base[20].CLK
clk => burst_uncompress_address_base[21].CLK
clk => burst_uncompress_address_base[22].CLK
clk => burst_uncompress_address_base[23].CLK
clk => burst_uncompress_address_base[24].CLK
clk => burst_uncompress_address_base[25].CLK
clk => burst_uncompress_address_base[26].CLK
clk => burst_uncompress_address_base[27].CLK
clk => burst_uncompress_address_base[28].CLK
clk => burst_uncompress_address_base[29].CLK
clk => burst_uncompress_address_base[30].CLK
clk => burst_uncompress_address_base[31].CLK
clk => burst_uncompress_byte_counter[0].CLK
clk => burst_uncompress_byte_counter[1].CLK
clk => burst_uncompress_byte_counter[2].CLK
clk => burst_uncompress_busy.CLK
reset => burst_uncompress_address_offset[0].ACLR
reset => burst_uncompress_address_offset[1].ACLR
reset => burst_uncompress_address_offset[2].ACLR
reset => burst_uncompress_address_offset[3].ACLR
reset => burst_uncompress_address_offset[4].ACLR
reset => burst_uncompress_address_offset[5].ACLR
reset => burst_uncompress_address_offset[6].ACLR
reset => burst_uncompress_address_offset[7].ACLR
reset => burst_uncompress_address_offset[8].ACLR
reset => burst_uncompress_address_offset[9].ACLR
reset => burst_uncompress_address_offset[10].ACLR
reset => burst_uncompress_address_offset[11].ACLR
reset => burst_uncompress_address_offset[12].ACLR
reset => burst_uncompress_address_offset[13].ACLR
reset => burst_uncompress_address_offset[14].ACLR
reset => burst_uncompress_address_offset[15].ACLR
reset => burst_uncompress_address_offset[16].ACLR
reset => burst_uncompress_address_offset[17].ACLR
reset => burst_uncompress_address_offset[18].ACLR
reset => burst_uncompress_address_offset[19].ACLR
reset => burst_uncompress_address_offset[20].ACLR
reset => burst_uncompress_address_offset[21].ACLR
reset => burst_uncompress_address_offset[22].ACLR
reset => burst_uncompress_address_offset[23].ACLR
reset => burst_uncompress_address_offset[24].ACLR
reset => burst_uncompress_address_offset[25].ACLR
reset => burst_uncompress_address_offset[26].ACLR
reset => burst_uncompress_address_offset[27].ACLR
reset => burst_uncompress_address_offset[28].ACLR
reset => burst_uncompress_address_offset[29].ACLR
reset => burst_uncompress_address_offset[30].ACLR
reset => burst_uncompress_address_offset[31].ACLR
reset => burst_uncompress_address_base[0].ACLR
reset => burst_uncompress_address_base[1].ACLR
reset => burst_uncompress_address_base[2].ACLR
reset => burst_uncompress_address_base[3].ACLR
reset => burst_uncompress_address_base[4].ACLR
reset => burst_uncompress_address_base[5].ACLR
reset => burst_uncompress_address_base[6].ACLR
reset => burst_uncompress_address_base[7].ACLR
reset => burst_uncompress_address_base[8].ACLR
reset => burst_uncompress_address_base[9].ACLR
reset => burst_uncompress_address_base[10].ACLR
reset => burst_uncompress_address_base[11].ACLR
reset => burst_uncompress_address_base[12].ACLR
reset => burst_uncompress_address_base[13].ACLR
reset => burst_uncompress_address_base[14].ACLR
reset => burst_uncompress_address_base[15].ACLR
reset => burst_uncompress_address_base[16].ACLR
reset => burst_uncompress_address_base[17].ACLR
reset => burst_uncompress_address_base[18].ACLR
reset => burst_uncompress_address_base[19].ACLR
reset => burst_uncompress_address_base[20].ACLR
reset => burst_uncompress_address_base[21].ACLR
reset => burst_uncompress_address_base[22].ACLR
reset => burst_uncompress_address_base[23].ACLR
reset => burst_uncompress_address_base[24].ACLR
reset => burst_uncompress_address_base[25].ACLR
reset => burst_uncompress_address_base[26].ACLR
reset => burst_uncompress_address_base[27].ACLR
reset => burst_uncompress_address_base[28].ACLR
reset => burst_uncompress_address_base[29].ACLR
reset => burst_uncompress_address_base[30].ACLR
reset => burst_uncompress_address_base[31].ACLR
reset => burst_uncompress_byte_counter[0].ACLR
reset => burst_uncompress_byte_counter[1].ACLR
reset => burst_uncompress_byte_counter[2].ACLR
reset => burst_uncompress_busy.ACLR
sink_startofpacket => source_startofpacket.IN1
sink_endofpacket => source_endofpacket.IN1
sink_valid => first_packet_beat.IN1
sink_valid => last_packet_beat.IN1
sink_valid => last_packet_beat.IN1
sink_valid => always0.IN1
sink_valid => sink_ready.IN0
sink_valid => source_valid.DATAIN
sink_addr[0] => burst_uncompress_address_base.IN0
sink_addr[0] => comb.DATAB
sink_addr[0] => source_addr.DATAB
sink_addr[1] => burst_uncompress_address_base.IN0
sink_addr[1] => comb.DATAB
sink_addr[1] => source_addr.DATAB
sink_addr[2] => burst_uncompress_address_base.IN0
sink_addr[2] => comb.DATAB
sink_addr[2] => source_addr.DATAB
sink_addr[3] => burst_uncompress_address_base.IN0
sink_addr[3] => comb.DATAB
sink_addr[3] => source_addr.DATAB
sink_addr[4] => burst_uncompress_address_base.IN0
sink_addr[4] => comb.DATAB
sink_addr[4] => source_addr.DATAB
sink_addr[5] => burst_uncompress_address_base.IN0
sink_addr[5] => comb.DATAB
sink_addr[5] => source_addr.DATAB
sink_addr[6] => burst_uncompress_address_base.IN0
sink_addr[6] => comb.DATAB
sink_addr[6] => source_addr.DATAB
sink_addr[7] => burst_uncompress_address_base.IN0
sink_addr[7] => comb.DATAB
sink_addr[7] => source_addr.DATAB
sink_addr[8] => burst_uncompress_address_base.IN0
sink_addr[8] => comb.DATAB
sink_addr[8] => source_addr.DATAB
sink_addr[9] => burst_uncompress_address_base.IN0
sink_addr[9] => comb.DATAB
sink_addr[9] => source_addr.DATAB
sink_addr[10] => burst_uncompress_address_base.IN0
sink_addr[10] => comb.DATAB
sink_addr[10] => source_addr.DATAB
sink_addr[11] => burst_uncompress_address_base.IN0
sink_addr[11] => comb.DATAB
sink_addr[11] => source_addr.DATAB
sink_addr[12] => burst_uncompress_address_base.IN0
sink_addr[12] => comb.DATAB
sink_addr[12] => source_addr.DATAB
sink_addr[13] => burst_uncompress_address_base.IN0
sink_addr[13] => comb.DATAB
sink_addr[13] => source_addr.DATAB
sink_addr[14] => burst_uncompress_address_base.IN0
sink_addr[14] => comb.DATAB
sink_addr[14] => source_addr.DATAB
sink_addr[15] => burst_uncompress_address_base.IN0
sink_addr[15] => comb.DATAB
sink_addr[15] => source_addr.DATAB
sink_addr[16] => burst_uncompress_address_base.IN0
sink_addr[16] => comb.DATAB
sink_addr[16] => source_addr.DATAB
sink_addr[17] => burst_uncompress_address_base.IN0
sink_addr[17] => comb.DATAB
sink_addr[17] => source_addr.DATAB
sink_addr[18] => burst_uncompress_address_base.IN0
sink_addr[18] => comb.DATAB
sink_addr[18] => source_addr.DATAB
sink_addr[19] => burst_uncompress_address_base.IN0
sink_addr[19] => comb.DATAB
sink_addr[19] => source_addr.DATAB
sink_addr[20] => burst_uncompress_address_base.IN0
sink_addr[20] => comb.DATAB
sink_addr[20] => source_addr.DATAB
sink_addr[21] => burst_uncompress_address_base.IN0
sink_addr[21] => comb.DATAB
sink_addr[21] => source_addr.DATAB
sink_addr[22] => burst_uncompress_address_base.IN0
sink_addr[22] => comb.DATAB
sink_addr[22] => source_addr.DATAB
sink_addr[23] => burst_uncompress_address_base.IN0
sink_addr[23] => comb.DATAB
sink_addr[23] => source_addr.DATAB
sink_addr[24] => burst_uncompress_address_base.IN0
sink_addr[24] => comb.DATAB
sink_addr[24] => source_addr.DATAB
sink_addr[25] => burst_uncompress_address_base.IN0
sink_addr[25] => comb.DATAB
sink_addr[25] => source_addr.DATAB
sink_addr[26] => burst_uncompress_address_base.IN0
sink_addr[26] => comb.DATAB
sink_addr[26] => source_addr.DATAB
sink_addr[27] => burst_uncompress_address_base.IN0
sink_addr[27] => comb.DATAB
sink_addr[27] => source_addr.DATAB
sink_addr[28] => burst_uncompress_address_base.IN0
sink_addr[28] => comb.DATAB
sink_addr[28] => source_addr.DATAB
sink_addr[29] => burst_uncompress_address_base.IN0
sink_addr[29] => comb.DATAB
sink_addr[29] => source_addr.DATAB
sink_addr[30] => burst_uncompress_address_base.IN0
sink_addr[30] => comb.DATAB
sink_addr[30] => source_addr.DATAB
sink_addr[31] => burst_uncompress_address_base.IN0
sink_addr[31] => comb.DATAB
sink_addr[31] => source_addr.DATAB
sink_burstwrap[0] => p1_burst_uncompress_address_offset[0].IN1
sink_burstwrap[0] => source_burstwrap[0].DATAIN
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[1] => p1_burst_uncompress_address_offset[1].IN1
sink_burstwrap[1] => source_burstwrap[1].DATAIN
sink_burstwrap[1] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[2].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[31].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[30].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[29].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[28].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[27].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[26].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[25].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[24].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[23].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[22].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[21].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[20].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[19].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[18].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[17].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[16].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[15].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[14].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[13].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[12].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[11].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[10].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[9].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[8].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[7].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[6].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[5].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[4].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[3].IN1
sink_burstwrap[2] => source_burstwrap[2].DATAIN
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_byte_cnt[0] => source_byte_cnt.DATAB
sink_byte_cnt[0] => Add1.IN6
sink_byte_cnt[0] => Equal1.IN1
sink_byte_cnt[1] => source_byte_cnt.DATAB
sink_byte_cnt[1] => Add1.IN5
sink_byte_cnt[1] => Equal1.IN0
sink_byte_cnt[2] => source_byte_cnt.DATAB
sink_byte_cnt[2] => Add1.IN4
sink_byte_cnt[2] => Equal1.IN2
sink_is_compressed => last_packet_beat.IN1
source_ready => always1.IN1
source_ready => sink_ready.IN1


|main|Proyecto:u1|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
clk => csr_readdata[0]~reg0.CLK
clk => csr_readdata[1]~reg0.CLK
clk => csr_readdata[2]~reg0.CLK
clk => csr_readdata[3]~reg0.CLK
clk => csr_readdata[4]~reg0.CLK
clk => csr_readdata[5]~reg0.CLK
clk => csr_readdata[6]~reg0.CLK
clk => csr_readdata[7]~reg0.CLK
clk => csr_readdata[8]~reg0.CLK
clk => csr_readdata[9]~reg0.CLK
clk => csr_readdata[10]~reg0.CLK
clk => csr_readdata[11]~reg0.CLK
clk => csr_readdata[12]~reg0.CLK
clk => csr_readdata[13]~reg0.CLK
clk => csr_readdata[14]~reg0.CLK
clk => csr_readdata[15]~reg0.CLK
clk => csr_readdata[16]~reg0.CLK
clk => csr_readdata[17]~reg0.CLK
clk => csr_readdata[18]~reg0.CLK
clk => csr_readdata[19]~reg0.CLK
clk => csr_readdata[20]~reg0.CLK
clk => csr_readdata[21]~reg0.CLK
clk => csr_readdata[22]~reg0.CLK
clk => csr_readdata[23]~reg0.CLK
clk => csr_readdata[24]~reg0.CLK
clk => csr_readdata[25]~reg0.CLK
clk => csr_readdata[26]~reg0.CLK
clk => csr_readdata[27]~reg0.CLK
clk => csr_readdata[28]~reg0.CLK
clk => csr_readdata[29]~reg0.CLK
clk => csr_readdata[30]~reg0.CLK
clk => csr_readdata[31]~reg0.CLK
clk => mem_used[1].CLK
clk => mem_used[0].CLK
clk => mem[1][0].CLK
clk => mem[1][1].CLK
clk => mem[1][2].CLK
clk => mem[1][3].CLK
clk => mem[1][4].CLK
clk => mem[1][5].CLK
clk => mem[1][6].CLK
clk => mem[1][7].CLK
clk => mem[1][8].CLK
clk => mem[1][9].CLK
clk => mem[1][10].CLK
clk => mem[1][11].CLK
clk => mem[1][12].CLK
clk => mem[1][13].CLK
clk => mem[1][14].CLK
clk => mem[1][15].CLK
clk => mem[1][16].CLK
clk => mem[1][17].CLK
clk => mem[1][18].CLK
clk => mem[1][19].CLK
clk => mem[1][20].CLK
clk => mem[1][21].CLK
clk => mem[1][22].CLK
clk => mem[1][23].CLK
clk => mem[1][24].CLK
clk => mem[1][25].CLK
clk => mem[1][26].CLK
clk => mem[1][27].CLK
clk => mem[1][28].CLK
clk => mem[1][29].CLK
clk => mem[1][30].CLK
clk => mem[1][31].CLK
clk => mem[1][32].CLK
clk => mem[1][33].CLK
clk => mem[1][34].CLK
clk => mem[1][35].CLK
clk => mem[1][36].CLK
clk => mem[1][37].CLK
clk => mem[1][38].CLK
clk => mem[1][39].CLK
clk => mem[1][40].CLK
clk => mem[1][41].CLK
clk => mem[1][42].CLK
clk => mem[1][43].CLK
clk => mem[1][44].CLK
clk => mem[1][45].CLK
clk => mem[1][46].CLK
clk => mem[1][47].CLK
clk => mem[1][48].CLK
clk => mem[1][49].CLK
clk => mem[1][50].CLK
clk => mem[1][51].CLK
clk => mem[1][52].CLK
clk => mem[1][53].CLK
clk => mem[1][54].CLK
clk => mem[1][55].CLK
clk => mem[1][56].CLK
clk => mem[1][57].CLK
clk => mem[1][58].CLK
clk => mem[1][59].CLK
clk => mem[1][60].CLK
clk => mem[1][61].CLK
clk => mem[1][62].CLK
clk => mem[1][63].CLK
clk => mem[1][64].CLK
clk => mem[1][65].CLK
clk => mem[1][66].CLK
clk => mem[1][67].CLK
clk => mem[1][68].CLK
clk => mem[1][69].CLK
clk => mem[1][70].CLK
clk => mem[1][71].CLK
clk => mem[1][72].CLK
clk => mem[1][73].CLK
clk => mem[1][74].CLK
clk => mem[1][75].CLK
clk => mem[1][76].CLK
clk => mem[1][77].CLK
clk => mem[1][78].CLK
clk => mem[1][79].CLK
clk => mem[1][80].CLK
clk => mem[1][81].CLK
clk => mem[1][82].CLK
clk => mem[1][83].CLK
clk => mem[1][84].CLK
clk => mem[1][85].CLK
clk => mem[1][86].CLK
clk => mem[1][87].CLK
clk => mem[1][88].CLK
clk => mem[1][89].CLK
clk => mem[1][90].CLK
clk => mem[1][91].CLK
clk => mem[0][0].CLK
clk => mem[0][1].CLK
clk => mem[0][2].CLK
clk => mem[0][3].CLK
clk => mem[0][4].CLK
clk => mem[0][5].CLK
clk => mem[0][6].CLK
clk => mem[0][7].CLK
clk => mem[0][8].CLK
clk => mem[0][9].CLK
clk => mem[0][10].CLK
clk => mem[0][11].CLK
clk => mem[0][12].CLK
clk => mem[0][13].CLK
clk => mem[0][14].CLK
clk => mem[0][15].CLK
clk => mem[0][16].CLK
clk => mem[0][17].CLK
clk => mem[0][18].CLK
clk => mem[0][19].CLK
clk => mem[0][20].CLK
clk => mem[0][21].CLK
clk => mem[0][22].CLK
clk => mem[0][23].CLK
clk => mem[0][24].CLK
clk => mem[0][25].CLK
clk => mem[0][26].CLK
clk => mem[0][27].CLK
clk => mem[0][28].CLK
clk => mem[0][29].CLK
clk => mem[0][30].CLK
clk => mem[0][31].CLK
clk => mem[0][32].CLK
clk => mem[0][33].CLK
clk => mem[0][34].CLK
clk => mem[0][35].CLK
clk => mem[0][36].CLK
clk => mem[0][37].CLK
clk => mem[0][38].CLK
clk => mem[0][39].CLK
clk => mem[0][40].CLK
clk => mem[0][41].CLK
clk => mem[0][42].CLK
clk => mem[0][43].CLK
clk => mem[0][44].CLK
clk => mem[0][45].CLK
clk => mem[0][46].CLK
clk => mem[0][47].CLK
clk => mem[0][48].CLK
clk => mem[0][49].CLK
clk => mem[0][50].CLK
clk => mem[0][51].CLK
clk => mem[0][52].CLK
clk => mem[0][53].CLK
clk => mem[0][54].CLK
clk => mem[0][55].CLK
clk => mem[0][56].CLK
clk => mem[0][57].CLK
clk => mem[0][58].CLK
clk => mem[0][59].CLK
clk => mem[0][60].CLK
clk => mem[0][61].CLK
clk => mem[0][62].CLK
clk => mem[0][63].CLK
clk => mem[0][64].CLK
clk => mem[0][65].CLK
clk => mem[0][66].CLK
clk => mem[0][67].CLK
clk => mem[0][68].CLK
clk => mem[0][69].CLK
clk => mem[0][70].CLK
clk => mem[0][71].CLK
clk => mem[0][72].CLK
clk => mem[0][73].CLK
clk => mem[0][74].CLK
clk => mem[0][75].CLK
clk => mem[0][76].CLK
clk => mem[0][77].CLK
clk => mem[0][78].CLK
clk => mem[0][79].CLK
clk => mem[0][80].CLK
clk => mem[0][81].CLK
clk => mem[0][82].CLK
clk => mem[0][83].CLK
clk => mem[0][84].CLK
clk => mem[0][85].CLK
clk => mem[0][86].CLK
clk => mem[0][87].CLK
clk => mem[0][88].CLK
clk => mem[0][89].CLK
clk => mem[0][90].CLK
clk => mem[0][91].CLK
reset => csr_readdata[0]~reg0.ACLR
reset => csr_readdata[1]~reg0.ACLR
reset => csr_readdata[2]~reg0.ACLR
reset => csr_readdata[3]~reg0.ACLR
reset => csr_readdata[4]~reg0.ACLR
reset => csr_readdata[5]~reg0.ACLR
reset => csr_readdata[6]~reg0.ACLR
reset => csr_readdata[7]~reg0.ACLR
reset => csr_readdata[8]~reg0.ACLR
reset => csr_readdata[9]~reg0.ACLR
reset => csr_readdata[10]~reg0.ACLR
reset => csr_readdata[11]~reg0.ACLR
reset => csr_readdata[12]~reg0.ACLR
reset => csr_readdata[13]~reg0.ACLR
reset => csr_readdata[14]~reg0.ACLR
reset => csr_readdata[15]~reg0.ACLR
reset => csr_readdata[16]~reg0.ACLR
reset => csr_readdata[17]~reg0.ACLR
reset => csr_readdata[18]~reg0.ACLR
reset => csr_readdata[19]~reg0.ACLR
reset => csr_readdata[20]~reg0.ACLR
reset => csr_readdata[21]~reg0.ACLR
reset => csr_readdata[22]~reg0.ACLR
reset => csr_readdata[23]~reg0.ACLR
reset => csr_readdata[24]~reg0.ACLR
reset => csr_readdata[25]~reg0.ACLR
reset => csr_readdata[26]~reg0.ACLR
reset => csr_readdata[27]~reg0.ACLR
reset => csr_readdata[28]~reg0.ACLR
reset => csr_readdata[29]~reg0.ACLR
reset => csr_readdata[30]~reg0.ACLR
reset => csr_readdata[31]~reg0.ACLR
reset => mem_used[1].ACLR
reset => mem_used[0].ACLR
reset => mem[1][0].ACLR
reset => mem[1][1].ACLR
reset => mem[1][2].ACLR
reset => mem[1][3].ACLR
reset => mem[1][4].ACLR
reset => mem[1][5].ACLR
reset => mem[1][6].ACLR
reset => mem[1][7].ACLR
reset => mem[1][8].ACLR
reset => mem[1][9].ACLR
reset => mem[1][10].ACLR
reset => mem[1][11].ACLR
reset => mem[1][12].ACLR
reset => mem[1][13].ACLR
reset => mem[1][14].ACLR
reset => mem[1][15].ACLR
reset => mem[1][16].ACLR
reset => mem[1][17].ACLR
reset => mem[1][18].ACLR
reset => mem[1][19].ACLR
reset => mem[1][20].ACLR
reset => mem[1][21].ACLR
reset => mem[1][22].ACLR
reset => mem[1][23].ACLR
reset => mem[1][24].ACLR
reset => mem[1][25].ACLR
reset => mem[1][26].ACLR
reset => mem[1][27].ACLR
reset => mem[1][28].ACLR
reset => mem[1][29].ACLR
reset => mem[1][30].ACLR
reset => mem[1][31].ACLR
reset => mem[1][32].ACLR
reset => mem[1][33].ACLR
reset => mem[1][34].ACLR
reset => mem[1][35].ACLR
reset => mem[1][36].ACLR
reset => mem[1][37].ACLR
reset => mem[1][38].ACLR
reset => mem[1][39].ACLR
reset => mem[1][40].ACLR
reset => mem[1][41].ACLR
reset => mem[1][42].ACLR
reset => mem[1][43].ACLR
reset => mem[1][44].ACLR
reset => mem[1][45].ACLR
reset => mem[1][46].ACLR
reset => mem[1][47].ACLR
reset => mem[1][48].ACLR
reset => mem[1][49].ACLR
reset => mem[1][50].ACLR
reset => mem[1][51].ACLR
reset => mem[1][52].ACLR
reset => mem[1][53].ACLR
reset => mem[1][54].ACLR
reset => mem[1][55].ACLR
reset => mem[1][56].ACLR
reset => mem[1][57].ACLR
reset => mem[1][58].ACLR
reset => mem[1][59].ACLR
reset => mem[1][60].ACLR
reset => mem[1][61].ACLR
reset => mem[1][62].ACLR
reset => mem[1][63].ACLR
reset => mem[1][64].ACLR
reset => mem[1][65].ACLR
reset => mem[1][66].ACLR
reset => mem[1][67].ACLR
reset => mem[1][68].ACLR
reset => mem[1][69].ACLR
reset => mem[1][70].ACLR
reset => mem[1][71].ACLR
reset => mem[1][72].ACLR
reset => mem[1][73].ACLR
reset => mem[1][74].ACLR
reset => mem[1][75].ACLR
reset => mem[1][76].ACLR
reset => mem[1][77].ACLR
reset => mem[1][78].ACLR
reset => mem[1][79].ACLR
reset => mem[1][80].ACLR
reset => mem[1][81].ACLR
reset => mem[1][82].ACLR
reset => mem[1][83].ACLR
reset => mem[1][84].ACLR
reset => mem[1][85].ACLR
reset => mem[1][86].ACLR
reset => mem[1][87].ACLR
reset => mem[1][88].ACLR
reset => mem[1][89].ACLR
reset => mem[1][90].ACLR
reset => mem[1][91].ACLR
reset => mem[0][0].ACLR
reset => mem[0][1].ACLR
reset => mem[0][2].ACLR
reset => mem[0][3].ACLR
reset => mem[0][4].ACLR
reset => mem[0][5].ACLR
reset => mem[0][6].ACLR
reset => mem[0][7].ACLR
reset => mem[0][8].ACLR
reset => mem[0][9].ACLR
reset => mem[0][10].ACLR
reset => mem[0][11].ACLR
reset => mem[0][12].ACLR
reset => mem[0][13].ACLR
reset => mem[0][14].ACLR
reset => mem[0][15].ACLR
reset => mem[0][16].ACLR
reset => mem[0][17].ACLR
reset => mem[0][18].ACLR
reset => mem[0][19].ACLR
reset => mem[0][20].ACLR
reset => mem[0][21].ACLR
reset => mem[0][22].ACLR
reset => mem[0][23].ACLR
reset => mem[0][24].ACLR
reset => mem[0][25].ACLR
reset => mem[0][26].ACLR
reset => mem[0][27].ACLR
reset => mem[0][28].ACLR
reset => mem[0][29].ACLR
reset => mem[0][30].ACLR
reset => mem[0][31].ACLR
reset => mem[0][32].ACLR
reset => mem[0][33].ACLR
reset => mem[0][34].ACLR
reset => mem[0][35].ACLR
reset => mem[0][36].ACLR
reset => mem[0][37].ACLR
reset => mem[0][38].ACLR
reset => mem[0][39].ACLR
reset => mem[0][40].ACLR
reset => mem[0][41].ACLR
reset => mem[0][42].ACLR
reset => mem[0][43].ACLR
reset => mem[0][44].ACLR
reset => mem[0][45].ACLR
reset => mem[0][46].ACLR
reset => mem[0][47].ACLR
reset => mem[0][48].ACLR
reset => mem[0][49].ACLR
reset => mem[0][50].ACLR
reset => mem[0][51].ACLR
reset => mem[0][52].ACLR
reset => mem[0][53].ACLR
reset => mem[0][54].ACLR
reset => mem[0][55].ACLR
reset => mem[0][56].ACLR
reset => mem[0][57].ACLR
reset => mem[0][58].ACLR
reset => mem[0][59].ACLR
reset => mem[0][60].ACLR
reset => mem[0][61].ACLR
reset => mem[0][62].ACLR
reset => mem[0][63].ACLR
reset => mem[0][64].ACLR
reset => mem[0][65].ACLR
reset => mem[0][66].ACLR
reset => mem[0][67].ACLR
reset => mem[0][68].ACLR
reset => mem[0][69].ACLR
reset => mem[0][70].ACLR
reset => mem[0][71].ACLR
reset => mem[0][72].ACLR
reset => mem[0][73].ACLR
reset => mem[0][74].ACLR
reset => mem[0][75].ACLR
reset => mem[0][76].ACLR
reset => mem[0][77].ACLR
reset => mem[0][78].ACLR
reset => mem[0][79].ACLR
reset => mem[0][80].ACLR
reset => mem[0][81].ACLR
reset => mem[0][82].ACLR
reset => mem[0][83].ACLR
reset => mem[0][84].ACLR
reset => mem[0][85].ACLR
reset => mem[0][86].ACLR
reset => mem[0][87].ACLR
reset => mem[0][88].ACLR
reset => mem[0][89].ACLR
reset => mem[0][90].ACLR
reset => mem[0][91].ACLR
in_data[0] => mem.DATAB
in_data[1] => mem.DATAB
in_data[2] => mem.DATAB
in_data[3] => mem.DATAB
in_data[4] => mem.DATAB
in_data[5] => mem.DATAB
in_data[6] => mem.DATAB
in_data[7] => mem.DATAB
in_data[8] => mem.DATAB
in_data[9] => mem.DATAB
in_data[10] => mem.DATAB
in_data[11] => mem.DATAB
in_data[12] => mem.DATAB
in_data[13] => mem.DATAB
in_data[14] => mem.DATAB
in_data[15] => mem.DATAB
in_data[16] => mem.DATAB
in_data[17] => mem.DATAB
in_data[18] => mem.DATAB
in_data[19] => mem.DATAB
in_data[20] => mem.DATAB
in_data[21] => mem.DATAB
in_data[22] => mem.DATAB
in_data[23] => mem.DATAB
in_data[24] => mem.DATAB
in_data[25] => mem.DATAB
in_data[26] => mem.DATAB
in_data[27] => mem.DATAB
in_data[28] => mem.DATAB
in_data[29] => mem.DATAB
in_data[30] => mem.DATAB
in_data[31] => mem.DATAB
in_data[32] => mem.DATAB
in_data[33] => mem.DATAB
in_data[34] => mem.DATAB
in_data[35] => mem.DATAB
in_data[36] => mem.DATAB
in_data[37] => mem.DATAB
in_data[38] => mem.DATAB
in_data[39] => mem.DATAB
in_data[40] => mem.DATAB
in_data[41] => mem.DATAB
in_data[42] => mem.DATAB
in_data[43] => mem.DATAB
in_data[44] => mem.DATAB
in_data[45] => mem.DATAB
in_data[46] => mem.DATAB
in_data[47] => mem.DATAB
in_data[48] => mem.DATAB
in_data[49] => mem.DATAB
in_data[50] => mem.DATAB
in_data[51] => mem.DATAB
in_data[52] => mem.DATAB
in_data[53] => mem.DATAB
in_data[54] => mem.DATAB
in_data[55] => mem.DATAB
in_data[56] => mem.DATAB
in_data[57] => mem.DATAB
in_data[58] => mem.DATAB
in_data[59] => mem.DATAB
in_data[60] => mem.DATAB
in_data[61] => mem.DATAB
in_data[62] => mem.DATAB
in_data[63] => mem.DATAB
in_data[64] => mem.DATAB
in_data[65] => mem.DATAB
in_data[66] => mem.DATAB
in_data[67] => mem.DATAB
in_data[68] => mem.DATAB
in_data[69] => mem.DATAB
in_data[70] => mem.DATAB
in_data[71] => mem.DATAB
in_data[72] => mem.DATAB
in_data[73] => mem.DATAB
in_data[74] => mem.DATAB
in_data[75] => mem.DATAB
in_data[76] => mem.DATAB
in_data[77] => mem.DATAB
in_data[78] => mem.DATAB
in_data[79] => mem.DATAB
in_data[80] => mem.DATAB
in_data[81] => mem.DATAB
in_data[82] => mem.DATAB
in_data[83] => mem.DATAB
in_data[84] => mem.DATAB
in_data[85] => mem.DATAB
in_data[86] => mem.DATAB
in_data[87] => mem.DATAB
in_data[88] => mem.DATAB
in_data[89] => mem.DATAB
in_valid => write.IN1
in_startofpacket => mem.DATAB
in_endofpacket => mem.DATAB
in_empty[0] => ~NO_FANOUT~
in_error[0] => out_error[0].DATAIN
in_error[0] => out_empty[0].DATAIN
in_channel[0] => out_channel[0].DATAIN
out_ready => internal_out_ready.IN1
csr_address[0] => ~NO_FANOUT~
csr_address[1] => ~NO_FANOUT~
csr_write => ~NO_FANOUT~
csr_read => csr_readdata[0]~reg0.ENA
csr_read => csr_readdata[31]~reg0.ENA
csr_read => csr_readdata[30]~reg0.ENA
csr_read => csr_readdata[29]~reg0.ENA
csr_read => csr_readdata[28]~reg0.ENA
csr_read => csr_readdata[27]~reg0.ENA
csr_read => csr_readdata[26]~reg0.ENA
csr_read => csr_readdata[25]~reg0.ENA
csr_read => csr_readdata[24]~reg0.ENA
csr_read => csr_readdata[23]~reg0.ENA
csr_read => csr_readdata[22]~reg0.ENA
csr_read => csr_readdata[21]~reg0.ENA
csr_read => csr_readdata[20]~reg0.ENA
csr_read => csr_readdata[19]~reg0.ENA
csr_read => csr_readdata[18]~reg0.ENA
csr_read => csr_readdata[17]~reg0.ENA
csr_read => csr_readdata[16]~reg0.ENA
csr_read => csr_readdata[15]~reg0.ENA
csr_read => csr_readdata[14]~reg0.ENA
csr_read => csr_readdata[13]~reg0.ENA
csr_read => csr_readdata[12]~reg0.ENA
csr_read => csr_readdata[11]~reg0.ENA
csr_read => csr_readdata[10]~reg0.ENA
csr_read => csr_readdata[9]~reg0.ENA
csr_read => csr_readdata[8]~reg0.ENA
csr_read => csr_readdata[7]~reg0.ENA
csr_read => csr_readdata[6]~reg0.ENA
csr_read => csr_readdata[5]~reg0.ENA
csr_read => csr_readdata[4]~reg0.ENA
csr_read => csr_readdata[3]~reg0.ENA
csr_read => csr_readdata[2]~reg0.ENA
csr_read => csr_readdata[1]~reg0.ENA
csr_writedata[0] => ~NO_FANOUT~
csr_writedata[1] => ~NO_FANOUT~
csr_writedata[2] => ~NO_FANOUT~
csr_writedata[3] => ~NO_FANOUT~
csr_writedata[4] => ~NO_FANOUT~
csr_writedata[5] => ~NO_FANOUT~
csr_writedata[6] => ~NO_FANOUT~
csr_writedata[7] => ~NO_FANOUT~
csr_writedata[8] => ~NO_FANOUT~
csr_writedata[9] => ~NO_FANOUT~
csr_writedata[10] => ~NO_FANOUT~
csr_writedata[11] => ~NO_FANOUT~
csr_writedata[12] => ~NO_FANOUT~
csr_writedata[13] => ~NO_FANOUT~
csr_writedata[14] => ~NO_FANOUT~
csr_writedata[15] => ~NO_FANOUT~
csr_writedata[16] => ~NO_FANOUT~
csr_writedata[17] => ~NO_FANOUT~
csr_writedata[18] => ~NO_FANOUT~
csr_writedata[19] => ~NO_FANOUT~
csr_writedata[20] => ~NO_FANOUT~
csr_writedata[21] => ~NO_FANOUT~
csr_writedata[22] => ~NO_FANOUT~
csr_writedata[23] => ~NO_FANOUT~
csr_writedata[24] => ~NO_FANOUT~
csr_writedata[25] => ~NO_FANOUT~
csr_writedata[26] => ~NO_FANOUT~
csr_writedata[27] => ~NO_FANOUT~
csr_writedata[28] => ~NO_FANOUT~
csr_writedata[29] => ~NO_FANOUT~
csr_writedata[30] => ~NO_FANOUT~
csr_writedata[31] => ~NO_FANOUT~


|main|Proyecto:u1|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo
clk => csr_readdata[0]~reg0.CLK
clk => csr_readdata[1]~reg0.CLK
clk => csr_readdata[2]~reg0.CLK
clk => csr_readdata[3]~reg0.CLK
clk => csr_readdata[4]~reg0.CLK
clk => csr_readdata[5]~reg0.CLK
clk => csr_readdata[6]~reg0.CLK
clk => csr_readdata[7]~reg0.CLK
clk => csr_readdata[8]~reg0.CLK
clk => csr_readdata[9]~reg0.CLK
clk => csr_readdata[10]~reg0.CLK
clk => csr_readdata[11]~reg0.CLK
clk => csr_readdata[12]~reg0.CLK
clk => csr_readdata[13]~reg0.CLK
clk => csr_readdata[14]~reg0.CLK
clk => csr_readdata[15]~reg0.CLK
clk => csr_readdata[16]~reg0.CLK
clk => csr_readdata[17]~reg0.CLK
clk => csr_readdata[18]~reg0.CLK
clk => csr_readdata[19]~reg0.CLK
clk => csr_readdata[20]~reg0.CLK
clk => csr_readdata[21]~reg0.CLK
clk => csr_readdata[22]~reg0.CLK
clk => csr_readdata[23]~reg0.CLK
clk => csr_readdata[24]~reg0.CLK
clk => csr_readdata[25]~reg0.CLK
clk => csr_readdata[26]~reg0.CLK
clk => csr_readdata[27]~reg0.CLK
clk => csr_readdata[28]~reg0.CLK
clk => csr_readdata[29]~reg0.CLK
clk => csr_readdata[30]~reg0.CLK
clk => csr_readdata[31]~reg0.CLK
clk => mem_used[1].CLK
clk => mem_used[0].CLK
clk => mem[1][0].CLK
clk => mem[1][1].CLK
clk => mem[1][2].CLK
clk => mem[1][3].CLK
clk => mem[1][4].CLK
clk => mem[1][5].CLK
clk => mem[1][6].CLK
clk => mem[1][7].CLK
clk => mem[1][8].CLK
clk => mem[1][9].CLK
clk => mem[1][10].CLK
clk => mem[1][11].CLK
clk => mem[1][12].CLK
clk => mem[1][13].CLK
clk => mem[1][14].CLK
clk => mem[1][15].CLK
clk => mem[1][16].CLK
clk => mem[1][17].CLK
clk => mem[1][18].CLK
clk => mem[1][19].CLK
clk => mem[1][20].CLK
clk => mem[1][21].CLK
clk => mem[1][22].CLK
clk => mem[1][23].CLK
clk => mem[1][24].CLK
clk => mem[1][25].CLK
clk => mem[1][26].CLK
clk => mem[1][27].CLK
clk => mem[1][28].CLK
clk => mem[1][29].CLK
clk => mem[1][30].CLK
clk => mem[1][31].CLK
clk => mem[0][0].CLK
clk => mem[0][1].CLK
clk => mem[0][2].CLK
clk => mem[0][3].CLK
clk => mem[0][4].CLK
clk => mem[0][5].CLK
clk => mem[0][6].CLK
clk => mem[0][7].CLK
clk => mem[0][8].CLK
clk => mem[0][9].CLK
clk => mem[0][10].CLK
clk => mem[0][11].CLK
clk => mem[0][12].CLK
clk => mem[0][13].CLK
clk => mem[0][14].CLK
clk => mem[0][15].CLK
clk => mem[0][16].CLK
clk => mem[0][17].CLK
clk => mem[0][18].CLK
clk => mem[0][19].CLK
clk => mem[0][20].CLK
clk => mem[0][21].CLK
clk => mem[0][22].CLK
clk => mem[0][23].CLK
clk => mem[0][24].CLK
clk => mem[0][25].CLK
clk => mem[0][26].CLK
clk => mem[0][27].CLK
clk => mem[0][28].CLK
clk => mem[0][29].CLK
clk => mem[0][30].CLK
clk => mem[0][31].CLK
reset => csr_readdata[0]~reg0.ACLR
reset => csr_readdata[1]~reg0.ACLR
reset => csr_readdata[2]~reg0.ACLR
reset => csr_readdata[3]~reg0.ACLR
reset => csr_readdata[4]~reg0.ACLR
reset => csr_readdata[5]~reg0.ACLR
reset => csr_readdata[6]~reg0.ACLR
reset => csr_readdata[7]~reg0.ACLR
reset => csr_readdata[8]~reg0.ACLR
reset => csr_readdata[9]~reg0.ACLR
reset => csr_readdata[10]~reg0.ACLR
reset => csr_readdata[11]~reg0.ACLR
reset => csr_readdata[12]~reg0.ACLR
reset => csr_readdata[13]~reg0.ACLR
reset => csr_readdata[14]~reg0.ACLR
reset => csr_readdata[15]~reg0.ACLR
reset => csr_readdata[16]~reg0.ACLR
reset => csr_readdata[17]~reg0.ACLR
reset => csr_readdata[18]~reg0.ACLR
reset => csr_readdata[19]~reg0.ACLR
reset => csr_readdata[20]~reg0.ACLR
reset => csr_readdata[21]~reg0.ACLR
reset => csr_readdata[22]~reg0.ACLR
reset => csr_readdata[23]~reg0.ACLR
reset => csr_readdata[24]~reg0.ACLR
reset => csr_readdata[25]~reg0.ACLR
reset => csr_readdata[26]~reg0.ACLR
reset => csr_readdata[27]~reg0.ACLR
reset => csr_readdata[28]~reg0.ACLR
reset => csr_readdata[29]~reg0.ACLR
reset => csr_readdata[30]~reg0.ACLR
reset => csr_readdata[31]~reg0.ACLR
reset => mem_used[1].ACLR
reset => mem_used[0].ACLR
reset => mem[1][0].ACLR
reset => mem[1][1].ACLR
reset => mem[1][2].ACLR
reset => mem[1][3].ACLR
reset => mem[1][4].ACLR
reset => mem[1][5].ACLR
reset => mem[1][6].ACLR
reset => mem[1][7].ACLR
reset => mem[1][8].ACLR
reset => mem[1][9].ACLR
reset => mem[1][10].ACLR
reset => mem[1][11].ACLR
reset => mem[1][12].ACLR
reset => mem[1][13].ACLR
reset => mem[1][14].ACLR
reset => mem[1][15].ACLR
reset => mem[1][16].ACLR
reset => mem[1][17].ACLR
reset => mem[1][18].ACLR
reset => mem[1][19].ACLR
reset => mem[1][20].ACLR
reset => mem[1][21].ACLR
reset => mem[1][22].ACLR
reset => mem[1][23].ACLR
reset => mem[1][24].ACLR
reset => mem[1][25].ACLR
reset => mem[1][26].ACLR
reset => mem[1][27].ACLR
reset => mem[1][28].ACLR
reset => mem[1][29].ACLR
reset => mem[1][30].ACLR
reset => mem[1][31].ACLR
reset => mem[0][0].ACLR
reset => mem[0][1].ACLR
reset => mem[0][2].ACLR
reset => mem[0][3].ACLR
reset => mem[0][4].ACLR
reset => mem[0][5].ACLR
reset => mem[0][6].ACLR
reset => mem[0][7].ACLR
reset => mem[0][8].ACLR
reset => mem[0][9].ACLR
reset => mem[0][10].ACLR
reset => mem[0][11].ACLR
reset => mem[0][12].ACLR
reset => mem[0][13].ACLR
reset => mem[0][14].ACLR
reset => mem[0][15].ACLR
reset => mem[0][16].ACLR
reset => mem[0][17].ACLR
reset => mem[0][18].ACLR
reset => mem[0][19].ACLR
reset => mem[0][20].ACLR
reset => mem[0][21].ACLR
reset => mem[0][22].ACLR
reset => mem[0][23].ACLR
reset => mem[0][24].ACLR
reset => mem[0][25].ACLR
reset => mem[0][26].ACLR
reset => mem[0][27].ACLR
reset => mem[0][28].ACLR
reset => mem[0][29].ACLR
reset => mem[0][30].ACLR
reset => mem[0][31].ACLR
in_data[0] => mem.DATAB
in_data[0] => internal_out_payload.DATAB
in_data[1] => mem.DATAB
in_data[1] => internal_out_payload.DATAB
in_data[2] => mem.DATAB
in_data[2] => internal_out_payload.DATAB
in_data[3] => mem.DATAB
in_data[3] => internal_out_payload.DATAB
in_data[4] => mem.DATAB
in_data[4] => internal_out_payload.DATAB
in_data[5] => mem.DATAB
in_data[5] => internal_out_payload.DATAB
in_data[6] => mem.DATAB
in_data[6] => internal_out_payload.DATAB
in_data[7] => mem.DATAB
in_data[7] => internal_out_payload.DATAB
in_data[8] => mem.DATAB
in_data[8] => internal_out_payload.DATAB
in_data[9] => mem.DATAB
in_data[9] => internal_out_payload.DATAB
in_data[10] => mem.DATAB
in_data[10] => internal_out_payload.DATAB
in_data[11] => mem.DATAB
in_data[11] => internal_out_payload.DATAB
in_data[12] => mem.DATAB
in_data[12] => internal_out_payload.DATAB
in_data[13] => mem.DATAB
in_data[13] => internal_out_payload.DATAB
in_data[14] => mem.DATAB
in_data[14] => internal_out_payload.DATAB
in_data[15] => mem.DATAB
in_data[15] => internal_out_payload.DATAB
in_data[16] => mem.DATAB
in_data[16] => internal_out_payload.DATAB
in_data[17] => mem.DATAB
in_data[17] => internal_out_payload.DATAB
in_data[18] => mem.DATAB
in_data[18] => internal_out_payload.DATAB
in_data[19] => mem.DATAB
in_data[19] => internal_out_payload.DATAB
in_data[20] => mem.DATAB
in_data[20] => internal_out_payload.DATAB
in_data[21] => mem.DATAB
in_data[21] => internal_out_payload.DATAB
in_data[22] => mem.DATAB
in_data[22] => internal_out_payload.DATAB
in_data[23] => mem.DATAB
in_data[23] => internal_out_payload.DATAB
in_data[24] => mem.DATAB
in_data[24] => internal_out_payload.DATAB
in_data[25] => mem.DATAB
in_data[25] => internal_out_payload.DATAB
in_data[26] => mem.DATAB
in_data[26] => internal_out_payload.DATAB
in_data[27] => mem.DATAB
in_data[27] => internal_out_payload.DATAB
in_data[28] => mem.DATAB
in_data[28] => internal_out_payload.DATAB
in_data[29] => mem.DATAB
in_data[29] => internal_out_payload.DATAB
in_data[30] => mem.DATAB
in_data[30] => internal_out_payload.DATAB
in_data[31] => mem.DATAB
in_data[31] => internal_out_payload.DATAB
in_valid => write.IN1
in_valid => always4.IN1
in_valid => empty.IN1
in_startofpacket => ~NO_FANOUT~
in_endofpacket => ~NO_FANOUT~
in_empty[0] => ~NO_FANOUT~
in_error[0] => out_error[0].DATAIN
in_error[0] => out_empty[0].DATAIN
in_channel[0] => out_channel[0].DATAIN
out_ready => internal_out_ready.IN1
csr_address[0] => ~NO_FANOUT~
csr_address[1] => ~NO_FANOUT~
csr_write => ~NO_FANOUT~
csr_read => csr_readdata[0]~reg0.ENA
csr_read => csr_readdata[31]~reg0.ENA
csr_read => csr_readdata[30]~reg0.ENA
csr_read => csr_readdata[29]~reg0.ENA
csr_read => csr_readdata[28]~reg0.ENA
csr_read => csr_readdata[27]~reg0.ENA
csr_read => csr_readdata[26]~reg0.ENA
csr_read => csr_readdata[25]~reg0.ENA
csr_read => csr_readdata[24]~reg0.ENA
csr_read => csr_readdata[23]~reg0.ENA
csr_read => csr_readdata[22]~reg0.ENA
csr_read => csr_readdata[21]~reg0.ENA
csr_read => csr_readdata[20]~reg0.ENA
csr_read => csr_readdata[19]~reg0.ENA
csr_read => csr_readdata[18]~reg0.ENA
csr_read => csr_readdata[17]~reg0.ENA
csr_read => csr_readdata[16]~reg0.ENA
csr_read => csr_readdata[15]~reg0.ENA
csr_read => csr_readdata[14]~reg0.ENA
csr_read => csr_readdata[13]~reg0.ENA
csr_read => csr_readdata[12]~reg0.ENA
csr_read => csr_readdata[11]~reg0.ENA
csr_read => csr_readdata[10]~reg0.ENA
csr_read => csr_readdata[9]~reg0.ENA
csr_read => csr_readdata[8]~reg0.ENA
csr_read => csr_readdata[7]~reg0.ENA
csr_read => csr_readdata[6]~reg0.ENA
csr_read => csr_readdata[5]~reg0.ENA
csr_read => csr_readdata[4]~reg0.ENA
csr_read => csr_readdata[3]~reg0.ENA
csr_read => csr_readdata[2]~reg0.ENA
csr_read => csr_readdata[1]~reg0.ENA
csr_writedata[0] => ~NO_FANOUT~
csr_writedata[1] => ~NO_FANOUT~
csr_writedata[2] => ~NO_FANOUT~
csr_writedata[3] => ~NO_FANOUT~
csr_writedata[4] => ~NO_FANOUT~
csr_writedata[5] => ~NO_FANOUT~
csr_writedata[6] => ~NO_FANOUT~
csr_writedata[7] => ~NO_FANOUT~
csr_writedata[8] => ~NO_FANOUT~
csr_writedata[9] => ~NO_FANOUT~
csr_writedata[10] => ~NO_FANOUT~
csr_writedata[11] => ~NO_FANOUT~
csr_writedata[12] => ~NO_FANOUT~
csr_writedata[13] => ~NO_FANOUT~
csr_writedata[14] => ~NO_FANOUT~
csr_writedata[15] => ~NO_FANOUT~
csr_writedata[16] => ~NO_FANOUT~
csr_writedata[17] => ~NO_FANOUT~
csr_writedata[18] => ~NO_FANOUT~
csr_writedata[19] => ~NO_FANOUT~
csr_writedata[20] => ~NO_FANOUT~
csr_writedata[21] => ~NO_FANOUT~
csr_writedata[22] => ~NO_FANOUT~
csr_writedata[23] => ~NO_FANOUT~
csr_writedata[24] => ~NO_FANOUT~
csr_writedata[25] => ~NO_FANOUT~
csr_writedata[26] => ~NO_FANOUT~
csr_writedata[27] => ~NO_FANOUT~
csr_writedata[28] => ~NO_FANOUT~
csr_writedata[29] => ~NO_FANOUT~
csr_writedata[30] => ~NO_FANOUT~
csr_writedata[31] => ~NO_FANOUT~


|main|Proyecto:u1|altera_merlin_slave_agent:sgdma_0_csr_translator_avalon_universal_slave_0_agent
clk => clk.IN1
reset => reset.IN1
m0_readdata[0] => rdata_fifo_src_data[0].DATAIN
m0_readdata[1] => rdata_fifo_src_data[1].DATAIN
m0_readdata[2] => rdata_fifo_src_data[2].DATAIN
m0_readdata[3] => rdata_fifo_src_data[3].DATAIN
m0_readdata[4] => rdata_fifo_src_data[4].DATAIN
m0_readdata[5] => rdata_fifo_src_data[5].DATAIN
m0_readdata[6] => rdata_fifo_src_data[6].DATAIN
m0_readdata[7] => rdata_fifo_src_data[7].DATAIN
m0_readdata[8] => rdata_fifo_src_data[8].DATAIN
m0_readdata[9] => rdata_fifo_src_data[9].DATAIN
m0_readdata[10] => rdata_fifo_src_data[10].DATAIN
m0_readdata[11] => rdata_fifo_src_data[11].DATAIN
m0_readdata[12] => rdata_fifo_src_data[12].DATAIN
m0_readdata[13] => rdata_fifo_src_data[13].DATAIN
m0_readdata[14] => rdata_fifo_src_data[14].DATAIN
m0_readdata[15] => rdata_fifo_src_data[15].DATAIN
m0_readdata[16] => rdata_fifo_src_data[16].DATAIN
m0_readdata[17] => rdata_fifo_src_data[17].DATAIN
m0_readdata[18] => rdata_fifo_src_data[18].DATAIN
m0_readdata[19] => rdata_fifo_src_data[19].DATAIN
m0_readdata[20] => rdata_fifo_src_data[20].DATAIN
m0_readdata[21] => rdata_fifo_src_data[21].DATAIN
m0_readdata[22] => rdata_fifo_src_data[22].DATAIN
m0_readdata[23] => rdata_fifo_src_data[23].DATAIN
m0_readdata[24] => rdata_fifo_src_data[24].DATAIN
m0_readdata[25] => rdata_fifo_src_data[25].DATAIN
m0_readdata[26] => rdata_fifo_src_data[26].DATAIN
m0_readdata[27] => rdata_fifo_src_data[27].DATAIN
m0_readdata[28] => rdata_fifo_src_data[28].DATAIN
m0_readdata[29] => rdata_fifo_src_data[29].DATAIN
m0_readdata[30] => rdata_fifo_src_data[30].DATAIN
m0_readdata[31] => rdata_fifo_src_data[31].DATAIN
m0_waitrequest => cp_ready.IN0
m0_readdatavalid => rdata_fifo_src_valid.DATAIN
rf_source_ready => cp_ready.IN1
rf_source_ready => m0_write.IN1
rf_source_ready => m0_lock.IN1
rf_source_ready => rf_source_valid.IN1
rf_source_ready => m0_read.IN1
rf_sink_data[0] => ~NO_FANOUT~
rf_sink_data[1] => ~NO_FANOUT~
rf_sink_data[2] => ~NO_FANOUT~
rf_sink_data[3] => ~NO_FANOUT~
rf_sink_data[4] => ~NO_FANOUT~
rf_sink_data[5] => ~NO_FANOUT~
rf_sink_data[6] => ~NO_FANOUT~
rf_sink_data[7] => ~NO_FANOUT~
rf_sink_data[8] => ~NO_FANOUT~
rf_sink_data[9] => ~NO_FANOUT~
rf_sink_data[10] => ~NO_FANOUT~
rf_sink_data[11] => ~NO_FANOUT~
rf_sink_data[12] => ~NO_FANOUT~
rf_sink_data[13] => ~NO_FANOUT~
rf_sink_data[14] => ~NO_FANOUT~
rf_sink_data[15] => ~NO_FANOUT~
rf_sink_data[16] => ~NO_FANOUT~
rf_sink_data[17] => ~NO_FANOUT~
rf_sink_data[18] => ~NO_FANOUT~
rf_sink_data[19] => ~NO_FANOUT~
rf_sink_data[20] => ~NO_FANOUT~
rf_sink_data[21] => ~NO_FANOUT~
rf_sink_data[22] => ~NO_FANOUT~
rf_sink_data[23] => ~NO_FANOUT~
rf_sink_data[24] => ~NO_FANOUT~
rf_sink_data[25] => ~NO_FANOUT~
rf_sink_data[26] => ~NO_FANOUT~
rf_sink_data[27] => ~NO_FANOUT~
rf_sink_data[28] => ~NO_FANOUT~
rf_sink_data[29] => ~NO_FANOUT~
rf_sink_data[30] => ~NO_FANOUT~
rf_sink_data[31] => ~NO_FANOUT~
rf_sink_data[32] => rp_data[32].DATAIN
rf_sink_data[33] => rp_data[33].DATAIN
rf_sink_data[34] => rp_data[34].DATAIN
rf_sink_data[35] => rp_data[35].DATAIN
rf_sink_data[36] => rf_sink_addr[0].IN1
rf_sink_data[37] => rf_sink_addr[1].IN1
rf_sink_data[38] => rf_sink_addr[2].IN1
rf_sink_data[39] => rf_sink_addr[3].IN1
rf_sink_data[40] => rf_sink_addr[4].IN1
rf_sink_data[41] => rf_sink_addr[5].IN1
rf_sink_data[42] => rf_sink_addr[6].IN1
rf_sink_data[43] => rf_sink_addr[7].IN1
rf_sink_data[44] => rf_sink_addr[8].IN1
rf_sink_data[45] => rf_sink_addr[9].IN1
rf_sink_data[46] => rf_sink_addr[10].IN1
rf_sink_data[47] => rf_sink_addr[11].IN1
rf_sink_data[48] => rf_sink_addr[12].IN1
rf_sink_data[49] => rf_sink_addr[13].IN1
rf_sink_data[50] => rf_sink_addr[14].IN1
rf_sink_data[51] => rf_sink_addr[15].IN1
rf_sink_data[52] => rf_sink_addr[16].IN1
rf_sink_data[53] => rf_sink_addr[17].IN1
rf_sink_data[54] => rf_sink_addr[18].IN1
rf_sink_data[55] => rf_sink_addr[19].IN1
rf_sink_data[56] => rf_sink_addr[20].IN1
rf_sink_data[57] => rf_sink_addr[21].IN1
rf_sink_data[58] => rf_sink_addr[22].IN1
rf_sink_data[59] => rf_sink_addr[23].IN1
rf_sink_data[60] => rf_sink_addr[24].IN1
rf_sink_data[61] => rf_sink_addr[25].IN1
rf_sink_data[62] => rf_sink_addr[26].IN1
rf_sink_data[63] => rf_sink_addr[27].IN1
rf_sink_data[64] => rf_sink_addr[28].IN1
rf_sink_data[65] => rf_sink_addr[29].IN1
rf_sink_data[66] => rf_sink_addr[30].IN1
rf_sink_data[67] => rf_sink_addr[31].IN1
rf_sink_data[68] => rf_sink_compressed.IN1
rf_sink_data[69] => rp_data[69].DATAIN
rf_sink_data[70] => rp_data[70].DATAIN
rf_sink_data[71] => rp_data.IN0
rf_sink_data[72] => rp_data[72].DATAIN
rf_sink_data[73] => rf_sink_byte_cnt[0].IN1
rf_sink_data[74] => rf_sink_byte_cnt[1].IN1
rf_sink_data[75] => rf_sink_byte_cnt[2].IN1
rf_sink_data[76] => rf_sink_burstwrap[0].IN1
rf_sink_data[77] => rf_sink_burstwrap[1].IN1
rf_sink_data[78] => rf_sink_burstwrap[2].IN1
rf_sink_data[79] => rp_data[79].DATAIN
rf_sink_data[80] => rp_data[84].DATAIN
rf_sink_data[81] => rp_data[85].DATAIN
rf_sink_data[82] => rp_data[86].DATAIN
rf_sink_data[83] => rp_data[87].DATAIN
rf_sink_data[84] => rp_data[80].DATAIN
rf_sink_data[85] => rp_data[81].DATAIN
rf_sink_data[86] => rp_data[82].DATAIN
rf_sink_data[87] => rp_data[83].DATAIN
rf_sink_data[88] => rp_data[88].DATAIN
rf_sink_data[89] => rdata_fifo_sink_ready.IN0
rf_sink_data[89] => comb.IN0
rf_sink_valid => rdata_fifo_sink_ready.IN1
rf_sink_valid => comb.IN1
rf_sink_startofpacket => rf_sink_startofpacket.IN1
rf_sink_endofpacket => rf_sink_endofpacket.IN1
rdata_fifo_src_ready => ~NO_FANOUT~
rdata_fifo_sink_data[0] => rp_data[0].DATAIN
rdata_fifo_sink_data[1] => rp_data[1].DATAIN
rdata_fifo_sink_data[2] => rp_data[2].DATAIN
rdata_fifo_sink_data[3] => rp_data[3].DATAIN
rdata_fifo_sink_data[4] => rp_data[4].DATAIN
rdata_fifo_sink_data[5] => rp_data[5].DATAIN
rdata_fifo_sink_data[6] => rp_data[6].DATAIN
rdata_fifo_sink_data[7] => rp_data[7].DATAIN
rdata_fifo_sink_data[8] => rp_data[8].DATAIN
rdata_fifo_sink_data[9] => rp_data[9].DATAIN
rdata_fifo_sink_data[10] => rp_data[10].DATAIN
rdata_fifo_sink_data[11] => rp_data[11].DATAIN
rdata_fifo_sink_data[12] => rp_data[12].DATAIN
rdata_fifo_sink_data[13] => rp_data[13].DATAIN
rdata_fifo_sink_data[14] => rp_data[14].DATAIN
rdata_fifo_sink_data[15] => rp_data[15].DATAIN
rdata_fifo_sink_data[16] => rp_data[16].DATAIN
rdata_fifo_sink_data[17] => rp_data[17].DATAIN
rdata_fifo_sink_data[18] => rp_data[18].DATAIN
rdata_fifo_sink_data[19] => rp_data[19].DATAIN
rdata_fifo_sink_data[20] => rp_data[20].DATAIN
rdata_fifo_sink_data[21] => rp_data[21].DATAIN
rdata_fifo_sink_data[22] => rp_data[22].DATAIN
rdata_fifo_sink_data[23] => rp_data[23].DATAIN
rdata_fifo_sink_data[24] => rp_data[24].DATAIN
rdata_fifo_sink_data[25] => rp_data[25].DATAIN
rdata_fifo_sink_data[26] => rp_data[26].DATAIN
rdata_fifo_sink_data[27] => rp_data[27].DATAIN
rdata_fifo_sink_data[28] => rp_data[28].DATAIN
rdata_fifo_sink_data[29] => rp_data[29].DATAIN
rdata_fifo_sink_data[30] => rp_data[30].DATAIN
rdata_fifo_sink_data[31] => rp_data[31].DATAIN
rdata_fifo_sink_valid => rp_valid.IN1
rdata_fifo_sink_valid => rdata_fifo_sink_ready.IN0
rdata_fifo_sink_valid => comb.IN1
cp_valid => local_lock.IN0
cp_valid => local_write.IN0
cp_valid => local_read.IN0
cp_valid => local_compressed_read.IN0
cp_data[0] => m0_writedata[0].DATAIN
cp_data[1] => m0_writedata[1].DATAIN
cp_data[2] => m0_writedata[2].DATAIN
cp_data[3] => m0_writedata[3].DATAIN
cp_data[4] => m0_writedata[4].DATAIN
cp_data[5] => m0_writedata[5].DATAIN
cp_data[6] => m0_writedata[6].DATAIN
cp_data[7] => m0_writedata[7].DATAIN
cp_data[8] => m0_writedata[8].DATAIN
cp_data[9] => m0_writedata[9].DATAIN
cp_data[10] => m0_writedata[10].DATAIN
cp_data[11] => m0_writedata[11].DATAIN
cp_data[12] => m0_writedata[12].DATAIN
cp_data[13] => m0_writedata[13].DATAIN
cp_data[14] => m0_writedata[14].DATAIN
cp_data[15] => m0_writedata[15].DATAIN
cp_data[16] => m0_writedata[16].DATAIN
cp_data[17] => m0_writedata[17].DATAIN
cp_data[18] => m0_writedata[18].DATAIN
cp_data[19] => m0_writedata[19].DATAIN
cp_data[20] => m0_writedata[20].DATAIN
cp_data[21] => m0_writedata[21].DATAIN
cp_data[22] => m0_writedata[22].DATAIN
cp_data[23] => m0_writedata[23].DATAIN
cp_data[24] => m0_writedata[24].DATAIN
cp_data[25] => m0_writedata[25].DATAIN
cp_data[26] => m0_writedata[26].DATAIN
cp_data[27] => m0_writedata[27].DATAIN
cp_data[28] => m0_writedata[28].DATAIN
cp_data[29] => m0_writedata[29].DATAIN
cp_data[30] => m0_writedata[30].DATAIN
cp_data[31] => m0_writedata[31].DATAIN
cp_data[32] => rf_source_data[32].DATAIN
cp_data[32] => m0_byteenable[0].DATAIN
cp_data[33] => rf_source_data[33].DATAIN
cp_data[33] => m0_byteenable[1].DATAIN
cp_data[34] => rf_source_data[34].DATAIN
cp_data[34] => m0_byteenable[2].DATAIN
cp_data[35] => rf_source_data[35].DATAIN
cp_data[35] => m0_byteenable[3].DATAIN
cp_data[36] => rf_source_data[36].DATAIN
cp_data[36] => m0_address[0].DATAIN
cp_data[37] => rf_source_data[37].DATAIN
cp_data[37] => m0_address[1].DATAIN
cp_data[38] => rf_source_data[38].DATAIN
cp_data[38] => m0_address[2].DATAIN
cp_data[39] => rf_source_data[39].DATAIN
cp_data[39] => m0_address[3].DATAIN
cp_data[40] => rf_source_data[40].DATAIN
cp_data[40] => m0_address[4].DATAIN
cp_data[41] => rf_source_data[41].DATAIN
cp_data[41] => m0_address[5].DATAIN
cp_data[42] => rf_source_data[42].DATAIN
cp_data[42] => m0_address[6].DATAIN
cp_data[43] => rf_source_data[43].DATAIN
cp_data[43] => m0_address[7].DATAIN
cp_data[44] => rf_source_data[44].DATAIN
cp_data[44] => m0_address[8].DATAIN
cp_data[45] => rf_source_data[45].DATAIN
cp_data[45] => m0_address[9].DATAIN
cp_data[46] => rf_source_data[46].DATAIN
cp_data[46] => m0_address[10].DATAIN
cp_data[47] => rf_source_data[47].DATAIN
cp_data[47] => m0_address[11].DATAIN
cp_data[48] => rf_source_data[48].DATAIN
cp_data[48] => m0_address[12].DATAIN
cp_data[49] => rf_source_data[49].DATAIN
cp_data[49] => m0_address[13].DATAIN
cp_data[50] => rf_source_data[50].DATAIN
cp_data[50] => m0_address[14].DATAIN
cp_data[51] => rf_source_data[51].DATAIN
cp_data[51] => m0_address[15].DATAIN
cp_data[52] => rf_source_data[52].DATAIN
cp_data[52] => m0_address[16].DATAIN
cp_data[53] => rf_source_data[53].DATAIN
cp_data[53] => m0_address[17].DATAIN
cp_data[54] => rf_source_data[54].DATAIN
cp_data[54] => m0_address[18].DATAIN
cp_data[55] => rf_source_data[55].DATAIN
cp_data[55] => m0_address[19].DATAIN
cp_data[56] => rf_source_data[56].DATAIN
cp_data[56] => m0_address[20].DATAIN
cp_data[57] => rf_source_data[57].DATAIN
cp_data[57] => m0_address[21].DATAIN
cp_data[58] => rf_source_data[58].DATAIN
cp_data[58] => m0_address[22].DATAIN
cp_data[59] => rf_source_data[59].DATAIN
cp_data[59] => m0_address[23].DATAIN
cp_data[60] => rf_source_data[60].DATAIN
cp_data[60] => m0_address[24].DATAIN
cp_data[61] => rf_source_data[61].DATAIN
cp_data[61] => m0_address[25].DATAIN
cp_data[62] => rf_source_data[62].DATAIN
cp_data[62] => m0_address[26].DATAIN
cp_data[63] => rf_source_data[63].DATAIN
cp_data[63] => m0_address[27].DATAIN
cp_data[64] => rf_source_data[64].DATAIN
cp_data[64] => m0_address[28].DATAIN
cp_data[65] => rf_source_data[65].DATAIN
cp_data[65] => m0_address[29].DATAIN
cp_data[66] => rf_source_data[66].DATAIN
cp_data[66] => m0_address[30].DATAIN
cp_data[67] => rf_source_data[67].DATAIN
cp_data[67] => m0_address[31].DATAIN
cp_data[68] => local_compressed_read.IN1
cp_data[68] => rf_source_data[68].DATAIN
cp_data[69] => rf_source_data[69].DATAIN
cp_data[69] => nonposted_write_endofpacket.IN1
cp_data[70] => local_write.IN1
cp_data[70] => rf_source_data[70].DATAIN
cp_data[71] => local_read.IN1
cp_data[71] => rf_source_data[71].DATAIN
cp_data[72] => local_lock.IN1
cp_data[72] => rf_source_data[72].DATAIN
cp_data[73] => m0_burstcount.DATAA
cp_data[73] => rf_source_data[73].DATAIN
cp_data[74] => m0_burstcount.DATAA
cp_data[74] => rf_source_data[74].DATAIN
cp_data[75] => m0_burstcount.DATAA
cp_data[75] => rf_source_data[75].DATAIN
cp_data[76] => rf_source_data[76].DATAIN
cp_data[77] => rf_source_data[77].DATAIN
cp_data[78] => rf_source_data[78].DATAIN
cp_data[79] => rf_source_data[79].DATAIN
cp_data[80] => rf_source_data[80].DATAIN
cp_data[81] => rf_source_data[81].DATAIN
cp_data[82] => rf_source_data[82].DATAIN
cp_data[83] => rf_source_data[83].DATAIN
cp_data[84] => rf_source_data[84].DATAIN
cp_data[85] => rf_source_data[85].DATAIN
cp_data[86] => rf_source_data[86].DATAIN
cp_data[87] => rf_source_data[87].DATAIN
cp_data[88] => rf_source_data[88].DATAIN
cp_data[88] => m0_debugaccess.DATAIN
cp_channel[0] => ~NO_FANOUT~
cp_channel[1] => ~NO_FANOUT~
cp_channel[2] => ~NO_FANOUT~
cp_channel[3] => ~NO_FANOUT~
cp_channel[4] => ~NO_FANOUT~
cp_channel[5] => ~NO_FANOUT~
cp_channel[6] => ~NO_FANOUT~
cp_channel[7] => ~NO_FANOUT~
cp_channel[8] => ~NO_FANOUT~
cp_channel[9] => ~NO_FANOUT~
cp_channel[10] => ~NO_FANOUT~
cp_channel[11] => ~NO_FANOUT~
cp_channel[12] => ~NO_FANOUT~
cp_startofpacket => rf_source_startofpacket.DATAIN
cp_endofpacket => nonposted_write_endofpacket.IN1
cp_endofpacket => rf_source_endofpacket.DATAIN
rp_ready => rp_ready.IN1


|main|Proyecto:u1|altera_merlin_slave_agent:sgdma_0_csr_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
clk => burst_uncompress_address_offset[0].CLK
clk => burst_uncompress_address_offset[1].CLK
clk => burst_uncompress_address_offset[2].CLK
clk => burst_uncompress_address_offset[3].CLK
clk => burst_uncompress_address_offset[4].CLK
clk => burst_uncompress_address_offset[5].CLK
clk => burst_uncompress_address_offset[6].CLK
clk => burst_uncompress_address_offset[7].CLK
clk => burst_uncompress_address_offset[8].CLK
clk => burst_uncompress_address_offset[9].CLK
clk => burst_uncompress_address_offset[10].CLK
clk => burst_uncompress_address_offset[11].CLK
clk => burst_uncompress_address_offset[12].CLK
clk => burst_uncompress_address_offset[13].CLK
clk => burst_uncompress_address_offset[14].CLK
clk => burst_uncompress_address_offset[15].CLK
clk => burst_uncompress_address_offset[16].CLK
clk => burst_uncompress_address_offset[17].CLK
clk => burst_uncompress_address_offset[18].CLK
clk => burst_uncompress_address_offset[19].CLK
clk => burst_uncompress_address_offset[20].CLK
clk => burst_uncompress_address_offset[21].CLK
clk => burst_uncompress_address_offset[22].CLK
clk => burst_uncompress_address_offset[23].CLK
clk => burst_uncompress_address_offset[24].CLK
clk => burst_uncompress_address_offset[25].CLK
clk => burst_uncompress_address_offset[26].CLK
clk => burst_uncompress_address_offset[27].CLK
clk => burst_uncompress_address_offset[28].CLK
clk => burst_uncompress_address_offset[29].CLK
clk => burst_uncompress_address_offset[30].CLK
clk => burst_uncompress_address_offset[31].CLK
clk => burst_uncompress_address_base[0].CLK
clk => burst_uncompress_address_base[1].CLK
clk => burst_uncompress_address_base[2].CLK
clk => burst_uncompress_address_base[3].CLK
clk => burst_uncompress_address_base[4].CLK
clk => burst_uncompress_address_base[5].CLK
clk => burst_uncompress_address_base[6].CLK
clk => burst_uncompress_address_base[7].CLK
clk => burst_uncompress_address_base[8].CLK
clk => burst_uncompress_address_base[9].CLK
clk => burst_uncompress_address_base[10].CLK
clk => burst_uncompress_address_base[11].CLK
clk => burst_uncompress_address_base[12].CLK
clk => burst_uncompress_address_base[13].CLK
clk => burst_uncompress_address_base[14].CLK
clk => burst_uncompress_address_base[15].CLK
clk => burst_uncompress_address_base[16].CLK
clk => burst_uncompress_address_base[17].CLK
clk => burst_uncompress_address_base[18].CLK
clk => burst_uncompress_address_base[19].CLK
clk => burst_uncompress_address_base[20].CLK
clk => burst_uncompress_address_base[21].CLK
clk => burst_uncompress_address_base[22].CLK
clk => burst_uncompress_address_base[23].CLK
clk => burst_uncompress_address_base[24].CLK
clk => burst_uncompress_address_base[25].CLK
clk => burst_uncompress_address_base[26].CLK
clk => burst_uncompress_address_base[27].CLK
clk => burst_uncompress_address_base[28].CLK
clk => burst_uncompress_address_base[29].CLK
clk => burst_uncompress_address_base[30].CLK
clk => burst_uncompress_address_base[31].CLK
clk => burst_uncompress_byte_counter[0].CLK
clk => burst_uncompress_byte_counter[1].CLK
clk => burst_uncompress_byte_counter[2].CLK
clk => burst_uncompress_busy.CLK
reset => burst_uncompress_address_offset[0].ACLR
reset => burst_uncompress_address_offset[1].ACLR
reset => burst_uncompress_address_offset[2].ACLR
reset => burst_uncompress_address_offset[3].ACLR
reset => burst_uncompress_address_offset[4].ACLR
reset => burst_uncompress_address_offset[5].ACLR
reset => burst_uncompress_address_offset[6].ACLR
reset => burst_uncompress_address_offset[7].ACLR
reset => burst_uncompress_address_offset[8].ACLR
reset => burst_uncompress_address_offset[9].ACLR
reset => burst_uncompress_address_offset[10].ACLR
reset => burst_uncompress_address_offset[11].ACLR
reset => burst_uncompress_address_offset[12].ACLR
reset => burst_uncompress_address_offset[13].ACLR
reset => burst_uncompress_address_offset[14].ACLR
reset => burst_uncompress_address_offset[15].ACLR
reset => burst_uncompress_address_offset[16].ACLR
reset => burst_uncompress_address_offset[17].ACLR
reset => burst_uncompress_address_offset[18].ACLR
reset => burst_uncompress_address_offset[19].ACLR
reset => burst_uncompress_address_offset[20].ACLR
reset => burst_uncompress_address_offset[21].ACLR
reset => burst_uncompress_address_offset[22].ACLR
reset => burst_uncompress_address_offset[23].ACLR
reset => burst_uncompress_address_offset[24].ACLR
reset => burst_uncompress_address_offset[25].ACLR
reset => burst_uncompress_address_offset[26].ACLR
reset => burst_uncompress_address_offset[27].ACLR
reset => burst_uncompress_address_offset[28].ACLR
reset => burst_uncompress_address_offset[29].ACLR
reset => burst_uncompress_address_offset[30].ACLR
reset => burst_uncompress_address_offset[31].ACLR
reset => burst_uncompress_address_base[0].ACLR
reset => burst_uncompress_address_base[1].ACLR
reset => burst_uncompress_address_base[2].ACLR
reset => burst_uncompress_address_base[3].ACLR
reset => burst_uncompress_address_base[4].ACLR
reset => burst_uncompress_address_base[5].ACLR
reset => burst_uncompress_address_base[6].ACLR
reset => burst_uncompress_address_base[7].ACLR
reset => burst_uncompress_address_base[8].ACLR
reset => burst_uncompress_address_base[9].ACLR
reset => burst_uncompress_address_base[10].ACLR
reset => burst_uncompress_address_base[11].ACLR
reset => burst_uncompress_address_base[12].ACLR
reset => burst_uncompress_address_base[13].ACLR
reset => burst_uncompress_address_base[14].ACLR
reset => burst_uncompress_address_base[15].ACLR
reset => burst_uncompress_address_base[16].ACLR
reset => burst_uncompress_address_base[17].ACLR
reset => burst_uncompress_address_base[18].ACLR
reset => burst_uncompress_address_base[19].ACLR
reset => burst_uncompress_address_base[20].ACLR
reset => burst_uncompress_address_base[21].ACLR
reset => burst_uncompress_address_base[22].ACLR
reset => burst_uncompress_address_base[23].ACLR
reset => burst_uncompress_address_base[24].ACLR
reset => burst_uncompress_address_base[25].ACLR
reset => burst_uncompress_address_base[26].ACLR
reset => burst_uncompress_address_base[27].ACLR
reset => burst_uncompress_address_base[28].ACLR
reset => burst_uncompress_address_base[29].ACLR
reset => burst_uncompress_address_base[30].ACLR
reset => burst_uncompress_address_base[31].ACLR
reset => burst_uncompress_byte_counter[0].ACLR
reset => burst_uncompress_byte_counter[1].ACLR
reset => burst_uncompress_byte_counter[2].ACLR
reset => burst_uncompress_busy.ACLR
sink_startofpacket => source_startofpacket.IN1
sink_endofpacket => source_endofpacket.IN1
sink_valid => first_packet_beat.IN1
sink_valid => last_packet_beat.IN1
sink_valid => last_packet_beat.IN1
sink_valid => always0.IN1
sink_valid => sink_ready.IN0
sink_valid => source_valid.DATAIN
sink_addr[0] => burst_uncompress_address_base.IN0
sink_addr[0] => comb.DATAB
sink_addr[0] => source_addr.DATAB
sink_addr[1] => burst_uncompress_address_base.IN0
sink_addr[1] => comb.DATAB
sink_addr[1] => source_addr.DATAB
sink_addr[2] => burst_uncompress_address_base.IN0
sink_addr[2] => comb.DATAB
sink_addr[2] => source_addr.DATAB
sink_addr[3] => burst_uncompress_address_base.IN0
sink_addr[3] => comb.DATAB
sink_addr[3] => source_addr.DATAB
sink_addr[4] => burst_uncompress_address_base.IN0
sink_addr[4] => comb.DATAB
sink_addr[4] => source_addr.DATAB
sink_addr[5] => burst_uncompress_address_base.IN0
sink_addr[5] => comb.DATAB
sink_addr[5] => source_addr.DATAB
sink_addr[6] => burst_uncompress_address_base.IN0
sink_addr[6] => comb.DATAB
sink_addr[6] => source_addr.DATAB
sink_addr[7] => burst_uncompress_address_base.IN0
sink_addr[7] => comb.DATAB
sink_addr[7] => source_addr.DATAB
sink_addr[8] => burst_uncompress_address_base.IN0
sink_addr[8] => comb.DATAB
sink_addr[8] => source_addr.DATAB
sink_addr[9] => burst_uncompress_address_base.IN0
sink_addr[9] => comb.DATAB
sink_addr[9] => source_addr.DATAB
sink_addr[10] => burst_uncompress_address_base.IN0
sink_addr[10] => comb.DATAB
sink_addr[10] => source_addr.DATAB
sink_addr[11] => burst_uncompress_address_base.IN0
sink_addr[11] => comb.DATAB
sink_addr[11] => source_addr.DATAB
sink_addr[12] => burst_uncompress_address_base.IN0
sink_addr[12] => comb.DATAB
sink_addr[12] => source_addr.DATAB
sink_addr[13] => burst_uncompress_address_base.IN0
sink_addr[13] => comb.DATAB
sink_addr[13] => source_addr.DATAB
sink_addr[14] => burst_uncompress_address_base.IN0
sink_addr[14] => comb.DATAB
sink_addr[14] => source_addr.DATAB
sink_addr[15] => burst_uncompress_address_base.IN0
sink_addr[15] => comb.DATAB
sink_addr[15] => source_addr.DATAB
sink_addr[16] => burst_uncompress_address_base.IN0
sink_addr[16] => comb.DATAB
sink_addr[16] => source_addr.DATAB
sink_addr[17] => burst_uncompress_address_base.IN0
sink_addr[17] => comb.DATAB
sink_addr[17] => source_addr.DATAB
sink_addr[18] => burst_uncompress_address_base.IN0
sink_addr[18] => comb.DATAB
sink_addr[18] => source_addr.DATAB
sink_addr[19] => burst_uncompress_address_base.IN0
sink_addr[19] => comb.DATAB
sink_addr[19] => source_addr.DATAB
sink_addr[20] => burst_uncompress_address_base.IN0
sink_addr[20] => comb.DATAB
sink_addr[20] => source_addr.DATAB
sink_addr[21] => burst_uncompress_address_base.IN0
sink_addr[21] => comb.DATAB
sink_addr[21] => source_addr.DATAB
sink_addr[22] => burst_uncompress_address_base.IN0
sink_addr[22] => comb.DATAB
sink_addr[22] => source_addr.DATAB
sink_addr[23] => burst_uncompress_address_base.IN0
sink_addr[23] => comb.DATAB
sink_addr[23] => source_addr.DATAB
sink_addr[24] => burst_uncompress_address_base.IN0
sink_addr[24] => comb.DATAB
sink_addr[24] => source_addr.DATAB
sink_addr[25] => burst_uncompress_address_base.IN0
sink_addr[25] => comb.DATAB
sink_addr[25] => source_addr.DATAB
sink_addr[26] => burst_uncompress_address_base.IN0
sink_addr[26] => comb.DATAB
sink_addr[26] => source_addr.DATAB
sink_addr[27] => burst_uncompress_address_base.IN0
sink_addr[27] => comb.DATAB
sink_addr[27] => source_addr.DATAB
sink_addr[28] => burst_uncompress_address_base.IN0
sink_addr[28] => comb.DATAB
sink_addr[28] => source_addr.DATAB
sink_addr[29] => burst_uncompress_address_base.IN0
sink_addr[29] => comb.DATAB
sink_addr[29] => source_addr.DATAB
sink_addr[30] => burst_uncompress_address_base.IN0
sink_addr[30] => comb.DATAB
sink_addr[30] => source_addr.DATAB
sink_addr[31] => burst_uncompress_address_base.IN0
sink_addr[31] => comb.DATAB
sink_addr[31] => source_addr.DATAB
sink_burstwrap[0] => p1_burst_uncompress_address_offset[0].IN1
sink_burstwrap[0] => source_burstwrap[0].DATAIN
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[1] => p1_burst_uncompress_address_offset[1].IN1
sink_burstwrap[1] => source_burstwrap[1].DATAIN
sink_burstwrap[1] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[2].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[31].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[30].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[29].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[28].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[27].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[26].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[25].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[24].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[23].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[22].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[21].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[20].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[19].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[18].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[17].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[16].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[15].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[14].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[13].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[12].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[11].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[10].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[9].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[8].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[7].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[6].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[5].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[4].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[3].IN1
sink_burstwrap[2] => source_burstwrap[2].DATAIN
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_byte_cnt[0] => source_byte_cnt.DATAB
sink_byte_cnt[0] => Add1.IN6
sink_byte_cnt[0] => Equal1.IN1
sink_byte_cnt[1] => source_byte_cnt.DATAB
sink_byte_cnt[1] => Add1.IN5
sink_byte_cnt[1] => Equal1.IN0
sink_byte_cnt[2] => source_byte_cnt.DATAB
sink_byte_cnt[2] => Add1.IN4
sink_byte_cnt[2] => Equal1.IN2
sink_is_compressed => last_packet_beat.IN1
source_ready => always1.IN1
source_ready => sink_ready.IN1


|main|Proyecto:u1|altera_avalon_sc_fifo:sgdma_0_csr_translator_avalon_universal_slave_0_agent_rsp_fifo
clk => csr_readdata[0]~reg0.CLK
clk => csr_readdata[1]~reg0.CLK
clk => csr_readdata[2]~reg0.CLK
clk => csr_readdata[3]~reg0.CLK
clk => csr_readdata[4]~reg0.CLK
clk => csr_readdata[5]~reg0.CLK
clk => csr_readdata[6]~reg0.CLK
clk => csr_readdata[7]~reg0.CLK
clk => csr_readdata[8]~reg0.CLK
clk => csr_readdata[9]~reg0.CLK
clk => csr_readdata[10]~reg0.CLK
clk => csr_readdata[11]~reg0.CLK
clk => csr_readdata[12]~reg0.CLK
clk => csr_readdata[13]~reg0.CLK
clk => csr_readdata[14]~reg0.CLK
clk => csr_readdata[15]~reg0.CLK
clk => csr_readdata[16]~reg0.CLK
clk => csr_readdata[17]~reg0.CLK
clk => csr_readdata[18]~reg0.CLK
clk => csr_readdata[19]~reg0.CLK
clk => csr_readdata[20]~reg0.CLK
clk => csr_readdata[21]~reg0.CLK
clk => csr_readdata[22]~reg0.CLK
clk => csr_readdata[23]~reg0.CLK
clk => csr_readdata[24]~reg0.CLK
clk => csr_readdata[25]~reg0.CLK
clk => csr_readdata[26]~reg0.CLK
clk => csr_readdata[27]~reg0.CLK
clk => csr_readdata[28]~reg0.CLK
clk => csr_readdata[29]~reg0.CLK
clk => csr_readdata[30]~reg0.CLK
clk => csr_readdata[31]~reg0.CLK
clk => mem_used[1].CLK
clk => mem_used[0].CLK
clk => mem[1][0].CLK
clk => mem[1][1].CLK
clk => mem[1][2].CLK
clk => mem[1][3].CLK
clk => mem[1][4].CLK
clk => mem[1][5].CLK
clk => mem[1][6].CLK
clk => mem[1][7].CLK
clk => mem[1][8].CLK
clk => mem[1][9].CLK
clk => mem[1][10].CLK
clk => mem[1][11].CLK
clk => mem[1][12].CLK
clk => mem[1][13].CLK
clk => mem[1][14].CLK
clk => mem[1][15].CLK
clk => mem[1][16].CLK
clk => mem[1][17].CLK
clk => mem[1][18].CLK
clk => mem[1][19].CLK
clk => mem[1][20].CLK
clk => mem[1][21].CLK
clk => mem[1][22].CLK
clk => mem[1][23].CLK
clk => mem[1][24].CLK
clk => mem[1][25].CLK
clk => mem[1][26].CLK
clk => mem[1][27].CLK
clk => mem[1][28].CLK
clk => mem[1][29].CLK
clk => mem[1][30].CLK
clk => mem[1][31].CLK
clk => mem[1][32].CLK
clk => mem[1][33].CLK
clk => mem[1][34].CLK
clk => mem[1][35].CLK
clk => mem[1][36].CLK
clk => mem[1][37].CLK
clk => mem[1][38].CLK
clk => mem[1][39].CLK
clk => mem[1][40].CLK
clk => mem[1][41].CLK
clk => mem[1][42].CLK
clk => mem[1][43].CLK
clk => mem[1][44].CLK
clk => mem[1][45].CLK
clk => mem[1][46].CLK
clk => mem[1][47].CLK
clk => mem[1][48].CLK
clk => mem[1][49].CLK
clk => mem[1][50].CLK
clk => mem[1][51].CLK
clk => mem[1][52].CLK
clk => mem[1][53].CLK
clk => mem[1][54].CLK
clk => mem[1][55].CLK
clk => mem[1][56].CLK
clk => mem[1][57].CLK
clk => mem[1][58].CLK
clk => mem[1][59].CLK
clk => mem[1][60].CLK
clk => mem[1][61].CLK
clk => mem[1][62].CLK
clk => mem[1][63].CLK
clk => mem[1][64].CLK
clk => mem[1][65].CLK
clk => mem[1][66].CLK
clk => mem[1][67].CLK
clk => mem[1][68].CLK
clk => mem[1][69].CLK
clk => mem[1][70].CLK
clk => mem[1][71].CLK
clk => mem[1][72].CLK
clk => mem[1][73].CLK
clk => mem[1][74].CLK
clk => mem[1][75].CLK
clk => mem[1][76].CLK
clk => mem[1][77].CLK
clk => mem[1][78].CLK
clk => mem[1][79].CLK
clk => mem[1][80].CLK
clk => mem[1][81].CLK
clk => mem[1][82].CLK
clk => mem[1][83].CLK
clk => mem[1][84].CLK
clk => mem[1][85].CLK
clk => mem[1][86].CLK
clk => mem[1][87].CLK
clk => mem[1][88].CLK
clk => mem[1][89].CLK
clk => mem[1][90].CLK
clk => mem[1][91].CLK
clk => mem[0][0].CLK
clk => mem[0][1].CLK
clk => mem[0][2].CLK
clk => mem[0][3].CLK
clk => mem[0][4].CLK
clk => mem[0][5].CLK
clk => mem[0][6].CLK
clk => mem[0][7].CLK
clk => mem[0][8].CLK
clk => mem[0][9].CLK
clk => mem[0][10].CLK
clk => mem[0][11].CLK
clk => mem[0][12].CLK
clk => mem[0][13].CLK
clk => mem[0][14].CLK
clk => mem[0][15].CLK
clk => mem[0][16].CLK
clk => mem[0][17].CLK
clk => mem[0][18].CLK
clk => mem[0][19].CLK
clk => mem[0][20].CLK
clk => mem[0][21].CLK
clk => mem[0][22].CLK
clk => mem[0][23].CLK
clk => mem[0][24].CLK
clk => mem[0][25].CLK
clk => mem[0][26].CLK
clk => mem[0][27].CLK
clk => mem[0][28].CLK
clk => mem[0][29].CLK
clk => mem[0][30].CLK
clk => mem[0][31].CLK
clk => mem[0][32].CLK
clk => mem[0][33].CLK
clk => mem[0][34].CLK
clk => mem[0][35].CLK
clk => mem[0][36].CLK
clk => mem[0][37].CLK
clk => mem[0][38].CLK
clk => mem[0][39].CLK
clk => mem[0][40].CLK
clk => mem[0][41].CLK
clk => mem[0][42].CLK
clk => mem[0][43].CLK
clk => mem[0][44].CLK
clk => mem[0][45].CLK
clk => mem[0][46].CLK
clk => mem[0][47].CLK
clk => mem[0][48].CLK
clk => mem[0][49].CLK
clk => mem[0][50].CLK
clk => mem[0][51].CLK
clk => mem[0][52].CLK
clk => mem[0][53].CLK
clk => mem[0][54].CLK
clk => mem[0][55].CLK
clk => mem[0][56].CLK
clk => mem[0][57].CLK
clk => mem[0][58].CLK
clk => mem[0][59].CLK
clk => mem[0][60].CLK
clk => mem[0][61].CLK
clk => mem[0][62].CLK
clk => mem[0][63].CLK
clk => mem[0][64].CLK
clk => mem[0][65].CLK
clk => mem[0][66].CLK
clk => mem[0][67].CLK
clk => mem[0][68].CLK
clk => mem[0][69].CLK
clk => mem[0][70].CLK
clk => mem[0][71].CLK
clk => mem[0][72].CLK
clk => mem[0][73].CLK
clk => mem[0][74].CLK
clk => mem[0][75].CLK
clk => mem[0][76].CLK
clk => mem[0][77].CLK
clk => mem[0][78].CLK
clk => mem[0][79].CLK
clk => mem[0][80].CLK
clk => mem[0][81].CLK
clk => mem[0][82].CLK
clk => mem[0][83].CLK
clk => mem[0][84].CLK
clk => mem[0][85].CLK
clk => mem[0][86].CLK
clk => mem[0][87].CLK
clk => mem[0][88].CLK
clk => mem[0][89].CLK
clk => mem[0][90].CLK
clk => mem[0][91].CLK
reset => csr_readdata[0]~reg0.ACLR
reset => csr_readdata[1]~reg0.ACLR
reset => csr_readdata[2]~reg0.ACLR
reset => csr_readdata[3]~reg0.ACLR
reset => csr_readdata[4]~reg0.ACLR
reset => csr_readdata[5]~reg0.ACLR
reset => csr_readdata[6]~reg0.ACLR
reset => csr_readdata[7]~reg0.ACLR
reset => csr_readdata[8]~reg0.ACLR
reset => csr_readdata[9]~reg0.ACLR
reset => csr_readdata[10]~reg0.ACLR
reset => csr_readdata[11]~reg0.ACLR
reset => csr_readdata[12]~reg0.ACLR
reset => csr_readdata[13]~reg0.ACLR
reset => csr_readdata[14]~reg0.ACLR
reset => csr_readdata[15]~reg0.ACLR
reset => csr_readdata[16]~reg0.ACLR
reset => csr_readdata[17]~reg0.ACLR
reset => csr_readdata[18]~reg0.ACLR
reset => csr_readdata[19]~reg0.ACLR
reset => csr_readdata[20]~reg0.ACLR
reset => csr_readdata[21]~reg0.ACLR
reset => csr_readdata[22]~reg0.ACLR
reset => csr_readdata[23]~reg0.ACLR
reset => csr_readdata[24]~reg0.ACLR
reset => csr_readdata[25]~reg0.ACLR
reset => csr_readdata[26]~reg0.ACLR
reset => csr_readdata[27]~reg0.ACLR
reset => csr_readdata[28]~reg0.ACLR
reset => csr_readdata[29]~reg0.ACLR
reset => csr_readdata[30]~reg0.ACLR
reset => csr_readdata[31]~reg0.ACLR
reset => mem_used[1].ACLR
reset => mem_used[0].ACLR
reset => mem[1][0].ACLR
reset => mem[1][1].ACLR
reset => mem[1][2].ACLR
reset => mem[1][3].ACLR
reset => mem[1][4].ACLR
reset => mem[1][5].ACLR
reset => mem[1][6].ACLR
reset => mem[1][7].ACLR
reset => mem[1][8].ACLR
reset => mem[1][9].ACLR
reset => mem[1][10].ACLR
reset => mem[1][11].ACLR
reset => mem[1][12].ACLR
reset => mem[1][13].ACLR
reset => mem[1][14].ACLR
reset => mem[1][15].ACLR
reset => mem[1][16].ACLR
reset => mem[1][17].ACLR
reset => mem[1][18].ACLR
reset => mem[1][19].ACLR
reset => mem[1][20].ACLR
reset => mem[1][21].ACLR
reset => mem[1][22].ACLR
reset => mem[1][23].ACLR
reset => mem[1][24].ACLR
reset => mem[1][25].ACLR
reset => mem[1][26].ACLR
reset => mem[1][27].ACLR
reset => mem[1][28].ACLR
reset => mem[1][29].ACLR
reset => mem[1][30].ACLR
reset => mem[1][31].ACLR
reset => mem[1][32].ACLR
reset => mem[1][33].ACLR
reset => mem[1][34].ACLR
reset => mem[1][35].ACLR
reset => mem[1][36].ACLR
reset => mem[1][37].ACLR
reset => mem[1][38].ACLR
reset => mem[1][39].ACLR
reset => mem[1][40].ACLR
reset => mem[1][41].ACLR
reset => mem[1][42].ACLR
reset => mem[1][43].ACLR
reset => mem[1][44].ACLR
reset => mem[1][45].ACLR
reset => mem[1][46].ACLR
reset => mem[1][47].ACLR
reset => mem[1][48].ACLR
reset => mem[1][49].ACLR
reset => mem[1][50].ACLR
reset => mem[1][51].ACLR
reset => mem[1][52].ACLR
reset => mem[1][53].ACLR
reset => mem[1][54].ACLR
reset => mem[1][55].ACLR
reset => mem[1][56].ACLR
reset => mem[1][57].ACLR
reset => mem[1][58].ACLR
reset => mem[1][59].ACLR
reset => mem[1][60].ACLR
reset => mem[1][61].ACLR
reset => mem[1][62].ACLR
reset => mem[1][63].ACLR
reset => mem[1][64].ACLR
reset => mem[1][65].ACLR
reset => mem[1][66].ACLR
reset => mem[1][67].ACLR
reset => mem[1][68].ACLR
reset => mem[1][69].ACLR
reset => mem[1][70].ACLR
reset => mem[1][71].ACLR
reset => mem[1][72].ACLR
reset => mem[1][73].ACLR
reset => mem[1][74].ACLR
reset => mem[1][75].ACLR
reset => mem[1][76].ACLR
reset => mem[1][77].ACLR
reset => mem[1][78].ACLR
reset => mem[1][79].ACLR
reset => mem[1][80].ACLR
reset => mem[1][81].ACLR
reset => mem[1][82].ACLR
reset => mem[1][83].ACLR
reset => mem[1][84].ACLR
reset => mem[1][85].ACLR
reset => mem[1][86].ACLR
reset => mem[1][87].ACLR
reset => mem[1][88].ACLR
reset => mem[1][89].ACLR
reset => mem[1][90].ACLR
reset => mem[1][91].ACLR
reset => mem[0][0].ACLR
reset => mem[0][1].ACLR
reset => mem[0][2].ACLR
reset => mem[0][3].ACLR
reset => mem[0][4].ACLR
reset => mem[0][5].ACLR
reset => mem[0][6].ACLR
reset => mem[0][7].ACLR
reset => mem[0][8].ACLR
reset => mem[0][9].ACLR
reset => mem[0][10].ACLR
reset => mem[0][11].ACLR
reset => mem[0][12].ACLR
reset => mem[0][13].ACLR
reset => mem[0][14].ACLR
reset => mem[0][15].ACLR
reset => mem[0][16].ACLR
reset => mem[0][17].ACLR
reset => mem[0][18].ACLR
reset => mem[0][19].ACLR
reset => mem[0][20].ACLR
reset => mem[0][21].ACLR
reset => mem[0][22].ACLR
reset => mem[0][23].ACLR
reset => mem[0][24].ACLR
reset => mem[0][25].ACLR
reset => mem[0][26].ACLR
reset => mem[0][27].ACLR
reset => mem[0][28].ACLR
reset => mem[0][29].ACLR
reset => mem[0][30].ACLR
reset => mem[0][31].ACLR
reset => mem[0][32].ACLR
reset => mem[0][33].ACLR
reset => mem[0][34].ACLR
reset => mem[0][35].ACLR
reset => mem[0][36].ACLR
reset => mem[0][37].ACLR
reset => mem[0][38].ACLR
reset => mem[0][39].ACLR
reset => mem[0][40].ACLR
reset => mem[0][41].ACLR
reset => mem[0][42].ACLR
reset => mem[0][43].ACLR
reset => mem[0][44].ACLR
reset => mem[0][45].ACLR
reset => mem[0][46].ACLR
reset => mem[0][47].ACLR
reset => mem[0][48].ACLR
reset => mem[0][49].ACLR
reset => mem[0][50].ACLR
reset => mem[0][51].ACLR
reset => mem[0][52].ACLR
reset => mem[0][53].ACLR
reset => mem[0][54].ACLR
reset => mem[0][55].ACLR
reset => mem[0][56].ACLR
reset => mem[0][57].ACLR
reset => mem[0][58].ACLR
reset => mem[0][59].ACLR
reset => mem[0][60].ACLR
reset => mem[0][61].ACLR
reset => mem[0][62].ACLR
reset => mem[0][63].ACLR
reset => mem[0][64].ACLR
reset => mem[0][65].ACLR
reset => mem[0][66].ACLR
reset => mem[0][67].ACLR
reset => mem[0][68].ACLR
reset => mem[0][69].ACLR
reset => mem[0][70].ACLR
reset => mem[0][71].ACLR
reset => mem[0][72].ACLR
reset => mem[0][73].ACLR
reset => mem[0][74].ACLR
reset => mem[0][75].ACLR
reset => mem[0][76].ACLR
reset => mem[0][77].ACLR
reset => mem[0][78].ACLR
reset => mem[0][79].ACLR
reset => mem[0][80].ACLR
reset => mem[0][81].ACLR
reset => mem[0][82].ACLR
reset => mem[0][83].ACLR
reset => mem[0][84].ACLR
reset => mem[0][85].ACLR
reset => mem[0][86].ACLR
reset => mem[0][87].ACLR
reset => mem[0][88].ACLR
reset => mem[0][89].ACLR
reset => mem[0][90].ACLR
reset => mem[0][91].ACLR
in_data[0] => mem.DATAB
in_data[1] => mem.DATAB
in_data[2] => mem.DATAB
in_data[3] => mem.DATAB
in_data[4] => mem.DATAB
in_data[5] => mem.DATAB
in_data[6] => mem.DATAB
in_data[7] => mem.DATAB
in_data[8] => mem.DATAB
in_data[9] => mem.DATAB
in_data[10] => mem.DATAB
in_data[11] => mem.DATAB
in_data[12] => mem.DATAB
in_data[13] => mem.DATAB
in_data[14] => mem.DATAB
in_data[15] => mem.DATAB
in_data[16] => mem.DATAB
in_data[17] => mem.DATAB
in_data[18] => mem.DATAB
in_data[19] => mem.DATAB
in_data[20] => mem.DATAB
in_data[21] => mem.DATAB
in_data[22] => mem.DATAB
in_data[23] => mem.DATAB
in_data[24] => mem.DATAB
in_data[25] => mem.DATAB
in_data[26] => mem.DATAB
in_data[27] => mem.DATAB
in_data[28] => mem.DATAB
in_data[29] => mem.DATAB
in_data[30] => mem.DATAB
in_data[31] => mem.DATAB
in_data[32] => mem.DATAB
in_data[33] => mem.DATAB
in_data[34] => mem.DATAB
in_data[35] => mem.DATAB
in_data[36] => mem.DATAB
in_data[37] => mem.DATAB
in_data[38] => mem.DATAB
in_data[39] => mem.DATAB
in_data[40] => mem.DATAB
in_data[41] => mem.DATAB
in_data[42] => mem.DATAB
in_data[43] => mem.DATAB
in_data[44] => mem.DATAB
in_data[45] => mem.DATAB
in_data[46] => mem.DATAB
in_data[47] => mem.DATAB
in_data[48] => mem.DATAB
in_data[49] => mem.DATAB
in_data[50] => mem.DATAB
in_data[51] => mem.DATAB
in_data[52] => mem.DATAB
in_data[53] => mem.DATAB
in_data[54] => mem.DATAB
in_data[55] => mem.DATAB
in_data[56] => mem.DATAB
in_data[57] => mem.DATAB
in_data[58] => mem.DATAB
in_data[59] => mem.DATAB
in_data[60] => mem.DATAB
in_data[61] => mem.DATAB
in_data[62] => mem.DATAB
in_data[63] => mem.DATAB
in_data[64] => mem.DATAB
in_data[65] => mem.DATAB
in_data[66] => mem.DATAB
in_data[67] => mem.DATAB
in_data[68] => mem.DATAB
in_data[69] => mem.DATAB
in_data[70] => mem.DATAB
in_data[71] => mem.DATAB
in_data[72] => mem.DATAB
in_data[73] => mem.DATAB
in_data[74] => mem.DATAB
in_data[75] => mem.DATAB
in_data[76] => mem.DATAB
in_data[77] => mem.DATAB
in_data[78] => mem.DATAB
in_data[79] => mem.DATAB
in_data[80] => mem.DATAB
in_data[81] => mem.DATAB
in_data[82] => mem.DATAB
in_data[83] => mem.DATAB
in_data[84] => mem.DATAB
in_data[85] => mem.DATAB
in_data[86] => mem.DATAB
in_data[87] => mem.DATAB
in_data[88] => mem.DATAB
in_data[89] => mem.DATAB
in_valid => write.IN1
in_startofpacket => mem.DATAB
in_endofpacket => mem.DATAB
in_empty[0] => ~NO_FANOUT~
in_error[0] => out_error[0].DATAIN
in_error[0] => out_empty[0].DATAIN
in_channel[0] => out_channel[0].DATAIN
out_ready => internal_out_ready.IN1
csr_address[0] => ~NO_FANOUT~
csr_address[1] => ~NO_FANOUT~
csr_write => ~NO_FANOUT~
csr_read => csr_readdata[0]~reg0.ENA
csr_read => csr_readdata[31]~reg0.ENA
csr_read => csr_readdata[30]~reg0.ENA
csr_read => csr_readdata[29]~reg0.ENA
csr_read => csr_readdata[28]~reg0.ENA
csr_read => csr_readdata[27]~reg0.ENA
csr_read => csr_readdata[26]~reg0.ENA
csr_read => csr_readdata[25]~reg0.ENA
csr_read => csr_readdata[24]~reg0.ENA
csr_read => csr_readdata[23]~reg0.ENA
csr_read => csr_readdata[22]~reg0.ENA
csr_read => csr_readdata[21]~reg0.ENA
csr_read => csr_readdata[20]~reg0.ENA
csr_read => csr_readdata[19]~reg0.ENA
csr_read => csr_readdata[18]~reg0.ENA
csr_read => csr_readdata[17]~reg0.ENA
csr_read => csr_readdata[16]~reg0.ENA
csr_read => csr_readdata[15]~reg0.ENA
csr_read => csr_readdata[14]~reg0.ENA
csr_read => csr_readdata[13]~reg0.ENA
csr_read => csr_readdata[12]~reg0.ENA
csr_read => csr_readdata[11]~reg0.ENA
csr_read => csr_readdata[10]~reg0.ENA
csr_read => csr_readdata[9]~reg0.ENA
csr_read => csr_readdata[8]~reg0.ENA
csr_read => csr_readdata[7]~reg0.ENA
csr_read => csr_readdata[6]~reg0.ENA
csr_read => csr_readdata[5]~reg0.ENA
csr_read => csr_readdata[4]~reg0.ENA
csr_read => csr_readdata[3]~reg0.ENA
csr_read => csr_readdata[2]~reg0.ENA
csr_read => csr_readdata[1]~reg0.ENA
csr_writedata[0] => ~NO_FANOUT~
csr_writedata[1] => ~NO_FANOUT~
csr_writedata[2] => ~NO_FANOUT~
csr_writedata[3] => ~NO_FANOUT~
csr_writedata[4] => ~NO_FANOUT~
csr_writedata[5] => ~NO_FANOUT~
csr_writedata[6] => ~NO_FANOUT~
csr_writedata[7] => ~NO_FANOUT~
csr_writedata[8] => ~NO_FANOUT~
csr_writedata[9] => ~NO_FANOUT~
csr_writedata[10] => ~NO_FANOUT~
csr_writedata[11] => ~NO_FANOUT~
csr_writedata[12] => ~NO_FANOUT~
csr_writedata[13] => ~NO_FANOUT~
csr_writedata[14] => ~NO_FANOUT~
csr_writedata[15] => ~NO_FANOUT~
csr_writedata[16] => ~NO_FANOUT~
csr_writedata[17] => ~NO_FANOUT~
csr_writedata[18] => ~NO_FANOUT~
csr_writedata[19] => ~NO_FANOUT~
csr_writedata[20] => ~NO_FANOUT~
csr_writedata[21] => ~NO_FANOUT~
csr_writedata[22] => ~NO_FANOUT~
csr_writedata[23] => ~NO_FANOUT~
csr_writedata[24] => ~NO_FANOUT~
csr_writedata[25] => ~NO_FANOUT~
csr_writedata[26] => ~NO_FANOUT~
csr_writedata[27] => ~NO_FANOUT~
csr_writedata[28] => ~NO_FANOUT~
csr_writedata[29] => ~NO_FANOUT~
csr_writedata[30] => ~NO_FANOUT~
csr_writedata[31] => ~NO_FANOUT~


|main|Proyecto:u1|altera_avalon_sc_fifo:sgdma_0_csr_translator_avalon_universal_slave_0_agent_rdata_fifo
clk => csr_readdata[0]~reg0.CLK
clk => csr_readdata[1]~reg0.CLK
clk => csr_readdata[2]~reg0.CLK
clk => csr_readdata[3]~reg0.CLK
clk => csr_readdata[4]~reg0.CLK
clk => csr_readdata[5]~reg0.CLK
clk => csr_readdata[6]~reg0.CLK
clk => csr_readdata[7]~reg0.CLK
clk => csr_readdata[8]~reg0.CLK
clk => csr_readdata[9]~reg0.CLK
clk => csr_readdata[10]~reg0.CLK
clk => csr_readdata[11]~reg0.CLK
clk => csr_readdata[12]~reg0.CLK
clk => csr_readdata[13]~reg0.CLK
clk => csr_readdata[14]~reg0.CLK
clk => csr_readdata[15]~reg0.CLK
clk => csr_readdata[16]~reg0.CLK
clk => csr_readdata[17]~reg0.CLK
clk => csr_readdata[18]~reg0.CLK
clk => csr_readdata[19]~reg0.CLK
clk => csr_readdata[20]~reg0.CLK
clk => csr_readdata[21]~reg0.CLK
clk => csr_readdata[22]~reg0.CLK
clk => csr_readdata[23]~reg0.CLK
clk => csr_readdata[24]~reg0.CLK
clk => csr_readdata[25]~reg0.CLK
clk => csr_readdata[26]~reg0.CLK
clk => csr_readdata[27]~reg0.CLK
clk => csr_readdata[28]~reg0.CLK
clk => csr_readdata[29]~reg0.CLK
clk => csr_readdata[30]~reg0.CLK
clk => csr_readdata[31]~reg0.CLK
clk => mem_used[1].CLK
clk => mem_used[0].CLK
clk => mem[1][0].CLK
clk => mem[1][1].CLK
clk => mem[1][2].CLK
clk => mem[1][3].CLK
clk => mem[1][4].CLK
clk => mem[1][5].CLK
clk => mem[1][6].CLK
clk => mem[1][7].CLK
clk => mem[1][8].CLK
clk => mem[1][9].CLK
clk => mem[1][10].CLK
clk => mem[1][11].CLK
clk => mem[1][12].CLK
clk => mem[1][13].CLK
clk => mem[1][14].CLK
clk => mem[1][15].CLK
clk => mem[1][16].CLK
clk => mem[1][17].CLK
clk => mem[1][18].CLK
clk => mem[1][19].CLK
clk => mem[1][20].CLK
clk => mem[1][21].CLK
clk => mem[1][22].CLK
clk => mem[1][23].CLK
clk => mem[1][24].CLK
clk => mem[1][25].CLK
clk => mem[1][26].CLK
clk => mem[1][27].CLK
clk => mem[1][28].CLK
clk => mem[1][29].CLK
clk => mem[1][30].CLK
clk => mem[1][31].CLK
clk => mem[0][0].CLK
clk => mem[0][1].CLK
clk => mem[0][2].CLK
clk => mem[0][3].CLK
clk => mem[0][4].CLK
clk => mem[0][5].CLK
clk => mem[0][6].CLK
clk => mem[0][7].CLK
clk => mem[0][8].CLK
clk => mem[0][9].CLK
clk => mem[0][10].CLK
clk => mem[0][11].CLK
clk => mem[0][12].CLK
clk => mem[0][13].CLK
clk => mem[0][14].CLK
clk => mem[0][15].CLK
clk => mem[0][16].CLK
clk => mem[0][17].CLK
clk => mem[0][18].CLK
clk => mem[0][19].CLK
clk => mem[0][20].CLK
clk => mem[0][21].CLK
clk => mem[0][22].CLK
clk => mem[0][23].CLK
clk => mem[0][24].CLK
clk => mem[0][25].CLK
clk => mem[0][26].CLK
clk => mem[0][27].CLK
clk => mem[0][28].CLK
clk => mem[0][29].CLK
clk => mem[0][30].CLK
clk => mem[0][31].CLK
reset => csr_readdata[0]~reg0.ACLR
reset => csr_readdata[1]~reg0.ACLR
reset => csr_readdata[2]~reg0.ACLR
reset => csr_readdata[3]~reg0.ACLR
reset => csr_readdata[4]~reg0.ACLR
reset => csr_readdata[5]~reg0.ACLR
reset => csr_readdata[6]~reg0.ACLR
reset => csr_readdata[7]~reg0.ACLR
reset => csr_readdata[8]~reg0.ACLR
reset => csr_readdata[9]~reg0.ACLR
reset => csr_readdata[10]~reg0.ACLR
reset => csr_readdata[11]~reg0.ACLR
reset => csr_readdata[12]~reg0.ACLR
reset => csr_readdata[13]~reg0.ACLR
reset => csr_readdata[14]~reg0.ACLR
reset => csr_readdata[15]~reg0.ACLR
reset => csr_readdata[16]~reg0.ACLR
reset => csr_readdata[17]~reg0.ACLR
reset => csr_readdata[18]~reg0.ACLR
reset => csr_readdata[19]~reg0.ACLR
reset => csr_readdata[20]~reg0.ACLR
reset => csr_readdata[21]~reg0.ACLR
reset => csr_readdata[22]~reg0.ACLR
reset => csr_readdata[23]~reg0.ACLR
reset => csr_readdata[24]~reg0.ACLR
reset => csr_readdata[25]~reg0.ACLR
reset => csr_readdata[26]~reg0.ACLR
reset => csr_readdata[27]~reg0.ACLR
reset => csr_readdata[28]~reg0.ACLR
reset => csr_readdata[29]~reg0.ACLR
reset => csr_readdata[30]~reg0.ACLR
reset => csr_readdata[31]~reg0.ACLR
reset => mem_used[1].ACLR
reset => mem_used[0].ACLR
reset => mem[1][0].ACLR
reset => mem[1][1].ACLR
reset => mem[1][2].ACLR
reset => mem[1][3].ACLR
reset => mem[1][4].ACLR
reset => mem[1][5].ACLR
reset => mem[1][6].ACLR
reset => mem[1][7].ACLR
reset => mem[1][8].ACLR
reset => mem[1][9].ACLR
reset => mem[1][10].ACLR
reset => mem[1][11].ACLR
reset => mem[1][12].ACLR
reset => mem[1][13].ACLR
reset => mem[1][14].ACLR
reset => mem[1][15].ACLR
reset => mem[1][16].ACLR
reset => mem[1][17].ACLR
reset => mem[1][18].ACLR
reset => mem[1][19].ACLR
reset => mem[1][20].ACLR
reset => mem[1][21].ACLR
reset => mem[1][22].ACLR
reset => mem[1][23].ACLR
reset => mem[1][24].ACLR
reset => mem[1][25].ACLR
reset => mem[1][26].ACLR
reset => mem[1][27].ACLR
reset => mem[1][28].ACLR
reset => mem[1][29].ACLR
reset => mem[1][30].ACLR
reset => mem[1][31].ACLR
reset => mem[0][0].ACLR
reset => mem[0][1].ACLR
reset => mem[0][2].ACLR
reset => mem[0][3].ACLR
reset => mem[0][4].ACLR
reset => mem[0][5].ACLR
reset => mem[0][6].ACLR
reset => mem[0][7].ACLR
reset => mem[0][8].ACLR
reset => mem[0][9].ACLR
reset => mem[0][10].ACLR
reset => mem[0][11].ACLR
reset => mem[0][12].ACLR
reset => mem[0][13].ACLR
reset => mem[0][14].ACLR
reset => mem[0][15].ACLR
reset => mem[0][16].ACLR
reset => mem[0][17].ACLR
reset => mem[0][18].ACLR
reset => mem[0][19].ACLR
reset => mem[0][20].ACLR
reset => mem[0][21].ACLR
reset => mem[0][22].ACLR
reset => mem[0][23].ACLR
reset => mem[0][24].ACLR
reset => mem[0][25].ACLR
reset => mem[0][26].ACLR
reset => mem[0][27].ACLR
reset => mem[0][28].ACLR
reset => mem[0][29].ACLR
reset => mem[0][30].ACLR
reset => mem[0][31].ACLR
in_data[0] => mem.DATAB
in_data[0] => internal_out_payload.DATAB
in_data[1] => mem.DATAB
in_data[1] => internal_out_payload.DATAB
in_data[2] => mem.DATAB
in_data[2] => internal_out_payload.DATAB
in_data[3] => mem.DATAB
in_data[3] => internal_out_payload.DATAB
in_data[4] => mem.DATAB
in_data[4] => internal_out_payload.DATAB
in_data[5] => mem.DATAB
in_data[5] => internal_out_payload.DATAB
in_data[6] => mem.DATAB
in_data[6] => internal_out_payload.DATAB
in_data[7] => mem.DATAB
in_data[7] => internal_out_payload.DATAB
in_data[8] => mem.DATAB
in_data[8] => internal_out_payload.DATAB
in_data[9] => mem.DATAB
in_data[9] => internal_out_payload.DATAB
in_data[10] => mem.DATAB
in_data[10] => internal_out_payload.DATAB
in_data[11] => mem.DATAB
in_data[11] => internal_out_payload.DATAB
in_data[12] => mem.DATAB
in_data[12] => internal_out_payload.DATAB
in_data[13] => mem.DATAB
in_data[13] => internal_out_payload.DATAB
in_data[14] => mem.DATAB
in_data[14] => internal_out_payload.DATAB
in_data[15] => mem.DATAB
in_data[15] => internal_out_payload.DATAB
in_data[16] => mem.DATAB
in_data[16] => internal_out_payload.DATAB
in_data[17] => mem.DATAB
in_data[17] => internal_out_payload.DATAB
in_data[18] => mem.DATAB
in_data[18] => internal_out_payload.DATAB
in_data[19] => mem.DATAB
in_data[19] => internal_out_payload.DATAB
in_data[20] => mem.DATAB
in_data[20] => internal_out_payload.DATAB
in_data[21] => mem.DATAB
in_data[21] => internal_out_payload.DATAB
in_data[22] => mem.DATAB
in_data[22] => internal_out_payload.DATAB
in_data[23] => mem.DATAB
in_data[23] => internal_out_payload.DATAB
in_data[24] => mem.DATAB
in_data[24] => internal_out_payload.DATAB
in_data[25] => mem.DATAB
in_data[25] => internal_out_payload.DATAB
in_data[26] => mem.DATAB
in_data[26] => internal_out_payload.DATAB
in_data[27] => mem.DATAB
in_data[27] => internal_out_payload.DATAB
in_data[28] => mem.DATAB
in_data[28] => internal_out_payload.DATAB
in_data[29] => mem.DATAB
in_data[29] => internal_out_payload.DATAB
in_data[30] => mem.DATAB
in_data[30] => internal_out_payload.DATAB
in_data[31] => mem.DATAB
in_data[31] => internal_out_payload.DATAB
in_valid => write.IN1
in_valid => always4.IN1
in_valid => empty.IN1
in_startofpacket => ~NO_FANOUT~
in_endofpacket => ~NO_FANOUT~
in_empty[0] => ~NO_FANOUT~
in_error[0] => out_error[0].DATAIN
in_error[0] => out_empty[0].DATAIN
in_channel[0] => out_channel[0].DATAIN
out_ready => internal_out_ready.IN1
csr_address[0] => ~NO_FANOUT~
csr_address[1] => ~NO_FANOUT~
csr_write => ~NO_FANOUT~
csr_read => csr_readdata[0]~reg0.ENA
csr_read => csr_readdata[31]~reg0.ENA
csr_read => csr_readdata[30]~reg0.ENA
csr_read => csr_readdata[29]~reg0.ENA
csr_read => csr_readdata[28]~reg0.ENA
csr_read => csr_readdata[27]~reg0.ENA
csr_read => csr_readdata[26]~reg0.ENA
csr_read => csr_readdata[25]~reg0.ENA
csr_read => csr_readdata[24]~reg0.ENA
csr_read => csr_readdata[23]~reg0.ENA
csr_read => csr_readdata[22]~reg0.ENA
csr_read => csr_readdata[21]~reg0.ENA
csr_read => csr_readdata[20]~reg0.ENA
csr_read => csr_readdata[19]~reg0.ENA
csr_read => csr_readdata[18]~reg0.ENA
csr_read => csr_readdata[17]~reg0.ENA
csr_read => csr_readdata[16]~reg0.ENA
csr_read => csr_readdata[15]~reg0.ENA
csr_read => csr_readdata[14]~reg0.ENA
csr_read => csr_readdata[13]~reg0.ENA
csr_read => csr_readdata[12]~reg0.ENA
csr_read => csr_readdata[11]~reg0.ENA
csr_read => csr_readdata[10]~reg0.ENA
csr_read => csr_readdata[9]~reg0.ENA
csr_read => csr_readdata[8]~reg0.ENA
csr_read => csr_readdata[7]~reg0.ENA
csr_read => csr_readdata[6]~reg0.ENA
csr_read => csr_readdata[5]~reg0.ENA
csr_read => csr_readdata[4]~reg0.ENA
csr_read => csr_readdata[3]~reg0.ENA
csr_read => csr_readdata[2]~reg0.ENA
csr_read => csr_readdata[1]~reg0.ENA
csr_writedata[0] => ~NO_FANOUT~
csr_writedata[1] => ~NO_FANOUT~
csr_writedata[2] => ~NO_FANOUT~
csr_writedata[3] => ~NO_FANOUT~
csr_writedata[4] => ~NO_FANOUT~
csr_writedata[5] => ~NO_FANOUT~
csr_writedata[6] => ~NO_FANOUT~
csr_writedata[7] => ~NO_FANOUT~
csr_writedata[8] => ~NO_FANOUT~
csr_writedata[9] => ~NO_FANOUT~
csr_writedata[10] => ~NO_FANOUT~
csr_writedata[11] => ~NO_FANOUT~
csr_writedata[12] => ~NO_FANOUT~
csr_writedata[13] => ~NO_FANOUT~
csr_writedata[14] => ~NO_FANOUT~
csr_writedata[15] => ~NO_FANOUT~
csr_writedata[16] => ~NO_FANOUT~
csr_writedata[17] => ~NO_FANOUT~
csr_writedata[18] => ~NO_FANOUT~
csr_writedata[19] => ~NO_FANOUT~
csr_writedata[20] => ~NO_FANOUT~
csr_writedata[21] => ~NO_FANOUT~
csr_writedata[22] => ~NO_FANOUT~
csr_writedata[23] => ~NO_FANOUT~
csr_writedata[24] => ~NO_FANOUT~
csr_writedata[25] => ~NO_FANOUT~
csr_writedata[26] => ~NO_FANOUT~
csr_writedata[27] => ~NO_FANOUT~
csr_writedata[28] => ~NO_FANOUT~
csr_writedata[29] => ~NO_FANOUT~
csr_writedata[30] => ~NO_FANOUT~
csr_writedata[31] => ~NO_FANOUT~


|main|Proyecto:u1|altera_merlin_slave_agent:ps2_1_avalon_slave_translator_avalon_universal_slave_0_agent
clk => clk.IN1
reset => reset.IN1
m0_readdata[0] => rdata_fifo_src_data[0].DATAIN
m0_readdata[1] => rdata_fifo_src_data[1].DATAIN
m0_readdata[2] => rdata_fifo_src_data[2].DATAIN
m0_readdata[3] => rdata_fifo_src_data[3].DATAIN
m0_readdata[4] => rdata_fifo_src_data[4].DATAIN
m0_readdata[5] => rdata_fifo_src_data[5].DATAIN
m0_readdata[6] => rdata_fifo_src_data[6].DATAIN
m0_readdata[7] => rdata_fifo_src_data[7].DATAIN
m0_readdata[8] => rdata_fifo_src_data[8].DATAIN
m0_readdata[9] => rdata_fifo_src_data[9].DATAIN
m0_readdata[10] => rdata_fifo_src_data[10].DATAIN
m0_readdata[11] => rdata_fifo_src_data[11].DATAIN
m0_readdata[12] => rdata_fifo_src_data[12].DATAIN
m0_readdata[13] => rdata_fifo_src_data[13].DATAIN
m0_readdata[14] => rdata_fifo_src_data[14].DATAIN
m0_readdata[15] => rdata_fifo_src_data[15].DATAIN
m0_readdata[16] => rdata_fifo_src_data[16].DATAIN
m0_readdata[17] => rdata_fifo_src_data[17].DATAIN
m0_readdata[18] => rdata_fifo_src_data[18].DATAIN
m0_readdata[19] => rdata_fifo_src_data[19].DATAIN
m0_readdata[20] => rdata_fifo_src_data[20].DATAIN
m0_readdata[21] => rdata_fifo_src_data[21].DATAIN
m0_readdata[22] => rdata_fifo_src_data[22].DATAIN
m0_readdata[23] => rdata_fifo_src_data[23].DATAIN
m0_readdata[24] => rdata_fifo_src_data[24].DATAIN
m0_readdata[25] => rdata_fifo_src_data[25].DATAIN
m0_readdata[26] => rdata_fifo_src_data[26].DATAIN
m0_readdata[27] => rdata_fifo_src_data[27].DATAIN
m0_readdata[28] => rdata_fifo_src_data[28].DATAIN
m0_readdata[29] => rdata_fifo_src_data[29].DATAIN
m0_readdata[30] => rdata_fifo_src_data[30].DATAIN
m0_readdata[31] => rdata_fifo_src_data[31].DATAIN
m0_waitrequest => cp_ready.IN0
m0_readdatavalid => rdata_fifo_src_valid.DATAIN
rf_source_ready => cp_ready.IN1
rf_source_ready => m0_write.IN1
rf_source_ready => m0_lock.IN1
rf_source_ready => rf_source_valid.IN1
rf_source_ready => m0_read.IN1
rf_sink_data[0] => ~NO_FANOUT~
rf_sink_data[1] => ~NO_FANOUT~
rf_sink_data[2] => ~NO_FANOUT~
rf_sink_data[3] => ~NO_FANOUT~
rf_sink_data[4] => ~NO_FANOUT~
rf_sink_data[5] => ~NO_FANOUT~
rf_sink_data[6] => ~NO_FANOUT~
rf_sink_data[7] => ~NO_FANOUT~
rf_sink_data[8] => ~NO_FANOUT~
rf_sink_data[9] => ~NO_FANOUT~
rf_sink_data[10] => ~NO_FANOUT~
rf_sink_data[11] => ~NO_FANOUT~
rf_sink_data[12] => ~NO_FANOUT~
rf_sink_data[13] => ~NO_FANOUT~
rf_sink_data[14] => ~NO_FANOUT~
rf_sink_data[15] => ~NO_FANOUT~
rf_sink_data[16] => ~NO_FANOUT~
rf_sink_data[17] => ~NO_FANOUT~
rf_sink_data[18] => ~NO_FANOUT~
rf_sink_data[19] => ~NO_FANOUT~
rf_sink_data[20] => ~NO_FANOUT~
rf_sink_data[21] => ~NO_FANOUT~
rf_sink_data[22] => ~NO_FANOUT~
rf_sink_data[23] => ~NO_FANOUT~
rf_sink_data[24] => ~NO_FANOUT~
rf_sink_data[25] => ~NO_FANOUT~
rf_sink_data[26] => ~NO_FANOUT~
rf_sink_data[27] => ~NO_FANOUT~
rf_sink_data[28] => ~NO_FANOUT~
rf_sink_data[29] => ~NO_FANOUT~
rf_sink_data[30] => ~NO_FANOUT~
rf_sink_data[31] => ~NO_FANOUT~
rf_sink_data[32] => rp_data[32].DATAIN
rf_sink_data[33] => rp_data[33].DATAIN
rf_sink_data[34] => rp_data[34].DATAIN
rf_sink_data[35] => rp_data[35].DATAIN
rf_sink_data[36] => rf_sink_addr[0].IN1
rf_sink_data[37] => rf_sink_addr[1].IN1
rf_sink_data[38] => rf_sink_addr[2].IN1
rf_sink_data[39] => rf_sink_addr[3].IN1
rf_sink_data[40] => rf_sink_addr[4].IN1
rf_sink_data[41] => rf_sink_addr[5].IN1
rf_sink_data[42] => rf_sink_addr[6].IN1
rf_sink_data[43] => rf_sink_addr[7].IN1
rf_sink_data[44] => rf_sink_addr[8].IN1
rf_sink_data[45] => rf_sink_addr[9].IN1
rf_sink_data[46] => rf_sink_addr[10].IN1
rf_sink_data[47] => rf_sink_addr[11].IN1
rf_sink_data[48] => rf_sink_addr[12].IN1
rf_sink_data[49] => rf_sink_addr[13].IN1
rf_sink_data[50] => rf_sink_addr[14].IN1
rf_sink_data[51] => rf_sink_addr[15].IN1
rf_sink_data[52] => rf_sink_addr[16].IN1
rf_sink_data[53] => rf_sink_addr[17].IN1
rf_sink_data[54] => rf_sink_addr[18].IN1
rf_sink_data[55] => rf_sink_addr[19].IN1
rf_sink_data[56] => rf_sink_addr[20].IN1
rf_sink_data[57] => rf_sink_addr[21].IN1
rf_sink_data[58] => rf_sink_addr[22].IN1
rf_sink_data[59] => rf_sink_addr[23].IN1
rf_sink_data[60] => rf_sink_addr[24].IN1
rf_sink_data[61] => rf_sink_addr[25].IN1
rf_sink_data[62] => rf_sink_addr[26].IN1
rf_sink_data[63] => rf_sink_addr[27].IN1
rf_sink_data[64] => rf_sink_addr[28].IN1
rf_sink_data[65] => rf_sink_addr[29].IN1
rf_sink_data[66] => rf_sink_addr[30].IN1
rf_sink_data[67] => rf_sink_addr[31].IN1
rf_sink_data[68] => rf_sink_compressed.IN1
rf_sink_data[69] => rp_data[69].DATAIN
rf_sink_data[70] => rp_data[70].DATAIN
rf_sink_data[71] => rp_data.IN0
rf_sink_data[72] => rp_data[72].DATAIN
rf_sink_data[73] => rf_sink_byte_cnt[0].IN1
rf_sink_data[74] => rf_sink_byte_cnt[1].IN1
rf_sink_data[75] => rf_sink_byte_cnt[2].IN1
rf_sink_data[76] => rf_sink_burstwrap[0].IN1
rf_sink_data[77] => rf_sink_burstwrap[1].IN1
rf_sink_data[78] => rf_sink_burstwrap[2].IN1
rf_sink_data[79] => rp_data[79].DATAIN
rf_sink_data[80] => rp_data[84].DATAIN
rf_sink_data[81] => rp_data[85].DATAIN
rf_sink_data[82] => rp_data[86].DATAIN
rf_sink_data[83] => rp_data[87].DATAIN
rf_sink_data[84] => rp_data[80].DATAIN
rf_sink_data[85] => rp_data[81].DATAIN
rf_sink_data[86] => rp_data[82].DATAIN
rf_sink_data[87] => rp_data[83].DATAIN
rf_sink_data[88] => rp_data[88].DATAIN
rf_sink_data[89] => rdata_fifo_sink_ready.IN0
rf_sink_data[89] => comb.IN0
rf_sink_valid => rdata_fifo_sink_ready.IN1
rf_sink_valid => comb.IN1
rf_sink_startofpacket => rf_sink_startofpacket.IN1
rf_sink_endofpacket => rf_sink_endofpacket.IN1
rdata_fifo_src_ready => ~NO_FANOUT~
rdata_fifo_sink_data[0] => rp_data[0].DATAIN
rdata_fifo_sink_data[1] => rp_data[1].DATAIN
rdata_fifo_sink_data[2] => rp_data[2].DATAIN
rdata_fifo_sink_data[3] => rp_data[3].DATAIN
rdata_fifo_sink_data[4] => rp_data[4].DATAIN
rdata_fifo_sink_data[5] => rp_data[5].DATAIN
rdata_fifo_sink_data[6] => rp_data[6].DATAIN
rdata_fifo_sink_data[7] => rp_data[7].DATAIN
rdata_fifo_sink_data[8] => rp_data[8].DATAIN
rdata_fifo_sink_data[9] => rp_data[9].DATAIN
rdata_fifo_sink_data[10] => rp_data[10].DATAIN
rdata_fifo_sink_data[11] => rp_data[11].DATAIN
rdata_fifo_sink_data[12] => rp_data[12].DATAIN
rdata_fifo_sink_data[13] => rp_data[13].DATAIN
rdata_fifo_sink_data[14] => rp_data[14].DATAIN
rdata_fifo_sink_data[15] => rp_data[15].DATAIN
rdata_fifo_sink_data[16] => rp_data[16].DATAIN
rdata_fifo_sink_data[17] => rp_data[17].DATAIN
rdata_fifo_sink_data[18] => rp_data[18].DATAIN
rdata_fifo_sink_data[19] => rp_data[19].DATAIN
rdata_fifo_sink_data[20] => rp_data[20].DATAIN
rdata_fifo_sink_data[21] => rp_data[21].DATAIN
rdata_fifo_sink_data[22] => rp_data[22].DATAIN
rdata_fifo_sink_data[23] => rp_data[23].DATAIN
rdata_fifo_sink_data[24] => rp_data[24].DATAIN
rdata_fifo_sink_data[25] => rp_data[25].DATAIN
rdata_fifo_sink_data[26] => rp_data[26].DATAIN
rdata_fifo_sink_data[27] => rp_data[27].DATAIN
rdata_fifo_sink_data[28] => rp_data[28].DATAIN
rdata_fifo_sink_data[29] => rp_data[29].DATAIN
rdata_fifo_sink_data[30] => rp_data[30].DATAIN
rdata_fifo_sink_data[31] => rp_data[31].DATAIN
rdata_fifo_sink_valid => rp_valid.IN1
rdata_fifo_sink_valid => rdata_fifo_sink_ready.IN0
rdata_fifo_sink_valid => comb.IN1
cp_valid => local_lock.IN0
cp_valid => local_write.IN0
cp_valid => local_read.IN0
cp_valid => local_compressed_read.IN0
cp_data[0] => m0_writedata[0].DATAIN
cp_data[1] => m0_writedata[1].DATAIN
cp_data[2] => m0_writedata[2].DATAIN
cp_data[3] => m0_writedata[3].DATAIN
cp_data[4] => m0_writedata[4].DATAIN
cp_data[5] => m0_writedata[5].DATAIN
cp_data[6] => m0_writedata[6].DATAIN
cp_data[7] => m0_writedata[7].DATAIN
cp_data[8] => m0_writedata[8].DATAIN
cp_data[9] => m0_writedata[9].DATAIN
cp_data[10] => m0_writedata[10].DATAIN
cp_data[11] => m0_writedata[11].DATAIN
cp_data[12] => m0_writedata[12].DATAIN
cp_data[13] => m0_writedata[13].DATAIN
cp_data[14] => m0_writedata[14].DATAIN
cp_data[15] => m0_writedata[15].DATAIN
cp_data[16] => m0_writedata[16].DATAIN
cp_data[17] => m0_writedata[17].DATAIN
cp_data[18] => m0_writedata[18].DATAIN
cp_data[19] => m0_writedata[19].DATAIN
cp_data[20] => m0_writedata[20].DATAIN
cp_data[21] => m0_writedata[21].DATAIN
cp_data[22] => m0_writedata[22].DATAIN
cp_data[23] => m0_writedata[23].DATAIN
cp_data[24] => m0_writedata[24].DATAIN
cp_data[25] => m0_writedata[25].DATAIN
cp_data[26] => m0_writedata[26].DATAIN
cp_data[27] => m0_writedata[27].DATAIN
cp_data[28] => m0_writedata[28].DATAIN
cp_data[29] => m0_writedata[29].DATAIN
cp_data[30] => m0_writedata[30].DATAIN
cp_data[31] => m0_writedata[31].DATAIN
cp_data[32] => rf_source_data[32].DATAIN
cp_data[32] => m0_byteenable[0].DATAIN
cp_data[33] => rf_source_data[33].DATAIN
cp_data[33] => m0_byteenable[1].DATAIN
cp_data[34] => rf_source_data[34].DATAIN
cp_data[34] => m0_byteenable[2].DATAIN
cp_data[35] => rf_source_data[35].DATAIN
cp_data[35] => m0_byteenable[3].DATAIN
cp_data[36] => rf_source_data[36].DATAIN
cp_data[36] => m0_address[0].DATAIN
cp_data[37] => rf_source_data[37].DATAIN
cp_data[37] => m0_address[1].DATAIN
cp_data[38] => rf_source_data[38].DATAIN
cp_data[38] => m0_address[2].DATAIN
cp_data[39] => rf_source_data[39].DATAIN
cp_data[39] => m0_address[3].DATAIN
cp_data[40] => rf_source_data[40].DATAIN
cp_data[40] => m0_address[4].DATAIN
cp_data[41] => rf_source_data[41].DATAIN
cp_data[41] => m0_address[5].DATAIN
cp_data[42] => rf_source_data[42].DATAIN
cp_data[42] => m0_address[6].DATAIN
cp_data[43] => rf_source_data[43].DATAIN
cp_data[43] => m0_address[7].DATAIN
cp_data[44] => rf_source_data[44].DATAIN
cp_data[44] => m0_address[8].DATAIN
cp_data[45] => rf_source_data[45].DATAIN
cp_data[45] => m0_address[9].DATAIN
cp_data[46] => rf_source_data[46].DATAIN
cp_data[46] => m0_address[10].DATAIN
cp_data[47] => rf_source_data[47].DATAIN
cp_data[47] => m0_address[11].DATAIN
cp_data[48] => rf_source_data[48].DATAIN
cp_data[48] => m0_address[12].DATAIN
cp_data[49] => rf_source_data[49].DATAIN
cp_data[49] => m0_address[13].DATAIN
cp_data[50] => rf_source_data[50].DATAIN
cp_data[50] => m0_address[14].DATAIN
cp_data[51] => rf_source_data[51].DATAIN
cp_data[51] => m0_address[15].DATAIN
cp_data[52] => rf_source_data[52].DATAIN
cp_data[52] => m0_address[16].DATAIN
cp_data[53] => rf_source_data[53].DATAIN
cp_data[53] => m0_address[17].DATAIN
cp_data[54] => rf_source_data[54].DATAIN
cp_data[54] => m0_address[18].DATAIN
cp_data[55] => rf_source_data[55].DATAIN
cp_data[55] => m0_address[19].DATAIN
cp_data[56] => rf_source_data[56].DATAIN
cp_data[56] => m0_address[20].DATAIN
cp_data[57] => rf_source_data[57].DATAIN
cp_data[57] => m0_address[21].DATAIN
cp_data[58] => rf_source_data[58].DATAIN
cp_data[58] => m0_address[22].DATAIN
cp_data[59] => rf_source_data[59].DATAIN
cp_data[59] => m0_address[23].DATAIN
cp_data[60] => rf_source_data[60].DATAIN
cp_data[60] => m0_address[24].DATAIN
cp_data[61] => rf_source_data[61].DATAIN
cp_data[61] => m0_address[25].DATAIN
cp_data[62] => rf_source_data[62].DATAIN
cp_data[62] => m0_address[26].DATAIN
cp_data[63] => rf_source_data[63].DATAIN
cp_data[63] => m0_address[27].DATAIN
cp_data[64] => rf_source_data[64].DATAIN
cp_data[64] => m0_address[28].DATAIN
cp_data[65] => rf_source_data[65].DATAIN
cp_data[65] => m0_address[29].DATAIN
cp_data[66] => rf_source_data[66].DATAIN
cp_data[66] => m0_address[30].DATAIN
cp_data[67] => rf_source_data[67].DATAIN
cp_data[67] => m0_address[31].DATAIN
cp_data[68] => local_compressed_read.IN1
cp_data[68] => rf_source_data[68].DATAIN
cp_data[69] => rf_source_data[69].DATAIN
cp_data[69] => nonposted_write_endofpacket.IN1
cp_data[70] => local_write.IN1
cp_data[70] => rf_source_data[70].DATAIN
cp_data[71] => local_read.IN1
cp_data[71] => rf_source_data[71].DATAIN
cp_data[72] => local_lock.IN1
cp_data[72] => rf_source_data[72].DATAIN
cp_data[73] => m0_burstcount.DATAA
cp_data[73] => rf_source_data[73].DATAIN
cp_data[74] => m0_burstcount.DATAA
cp_data[74] => rf_source_data[74].DATAIN
cp_data[75] => m0_burstcount.DATAA
cp_data[75] => rf_source_data[75].DATAIN
cp_data[76] => rf_source_data[76].DATAIN
cp_data[77] => rf_source_data[77].DATAIN
cp_data[78] => rf_source_data[78].DATAIN
cp_data[79] => rf_source_data[79].DATAIN
cp_data[80] => rf_source_data[80].DATAIN
cp_data[81] => rf_source_data[81].DATAIN
cp_data[82] => rf_source_data[82].DATAIN
cp_data[83] => rf_source_data[83].DATAIN
cp_data[84] => rf_source_data[84].DATAIN
cp_data[85] => rf_source_data[85].DATAIN
cp_data[86] => rf_source_data[86].DATAIN
cp_data[87] => rf_source_data[87].DATAIN
cp_data[88] => rf_source_data[88].DATAIN
cp_data[88] => m0_debugaccess.DATAIN
cp_channel[0] => ~NO_FANOUT~
cp_channel[1] => ~NO_FANOUT~
cp_channel[2] => ~NO_FANOUT~
cp_channel[3] => ~NO_FANOUT~
cp_channel[4] => ~NO_FANOUT~
cp_channel[5] => ~NO_FANOUT~
cp_channel[6] => ~NO_FANOUT~
cp_channel[7] => ~NO_FANOUT~
cp_channel[8] => ~NO_FANOUT~
cp_channel[9] => ~NO_FANOUT~
cp_channel[10] => ~NO_FANOUT~
cp_channel[11] => ~NO_FANOUT~
cp_channel[12] => ~NO_FANOUT~
cp_startofpacket => rf_source_startofpacket.DATAIN
cp_endofpacket => nonposted_write_endofpacket.IN1
cp_endofpacket => rf_source_endofpacket.DATAIN
rp_ready => rp_ready.IN1


|main|Proyecto:u1|altera_merlin_slave_agent:ps2_1_avalon_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
clk => burst_uncompress_address_offset[0].CLK
clk => burst_uncompress_address_offset[1].CLK
clk => burst_uncompress_address_offset[2].CLK
clk => burst_uncompress_address_offset[3].CLK
clk => burst_uncompress_address_offset[4].CLK
clk => burst_uncompress_address_offset[5].CLK
clk => burst_uncompress_address_offset[6].CLK
clk => burst_uncompress_address_offset[7].CLK
clk => burst_uncompress_address_offset[8].CLK
clk => burst_uncompress_address_offset[9].CLK
clk => burst_uncompress_address_offset[10].CLK
clk => burst_uncompress_address_offset[11].CLK
clk => burst_uncompress_address_offset[12].CLK
clk => burst_uncompress_address_offset[13].CLK
clk => burst_uncompress_address_offset[14].CLK
clk => burst_uncompress_address_offset[15].CLK
clk => burst_uncompress_address_offset[16].CLK
clk => burst_uncompress_address_offset[17].CLK
clk => burst_uncompress_address_offset[18].CLK
clk => burst_uncompress_address_offset[19].CLK
clk => burst_uncompress_address_offset[20].CLK
clk => burst_uncompress_address_offset[21].CLK
clk => burst_uncompress_address_offset[22].CLK
clk => burst_uncompress_address_offset[23].CLK
clk => burst_uncompress_address_offset[24].CLK
clk => burst_uncompress_address_offset[25].CLK
clk => burst_uncompress_address_offset[26].CLK
clk => burst_uncompress_address_offset[27].CLK
clk => burst_uncompress_address_offset[28].CLK
clk => burst_uncompress_address_offset[29].CLK
clk => burst_uncompress_address_offset[30].CLK
clk => burst_uncompress_address_offset[31].CLK
clk => burst_uncompress_address_base[0].CLK
clk => burst_uncompress_address_base[1].CLK
clk => burst_uncompress_address_base[2].CLK
clk => burst_uncompress_address_base[3].CLK
clk => burst_uncompress_address_base[4].CLK
clk => burst_uncompress_address_base[5].CLK
clk => burst_uncompress_address_base[6].CLK
clk => burst_uncompress_address_base[7].CLK
clk => burst_uncompress_address_base[8].CLK
clk => burst_uncompress_address_base[9].CLK
clk => burst_uncompress_address_base[10].CLK
clk => burst_uncompress_address_base[11].CLK
clk => burst_uncompress_address_base[12].CLK
clk => burst_uncompress_address_base[13].CLK
clk => burst_uncompress_address_base[14].CLK
clk => burst_uncompress_address_base[15].CLK
clk => burst_uncompress_address_base[16].CLK
clk => burst_uncompress_address_base[17].CLK
clk => burst_uncompress_address_base[18].CLK
clk => burst_uncompress_address_base[19].CLK
clk => burst_uncompress_address_base[20].CLK
clk => burst_uncompress_address_base[21].CLK
clk => burst_uncompress_address_base[22].CLK
clk => burst_uncompress_address_base[23].CLK
clk => burst_uncompress_address_base[24].CLK
clk => burst_uncompress_address_base[25].CLK
clk => burst_uncompress_address_base[26].CLK
clk => burst_uncompress_address_base[27].CLK
clk => burst_uncompress_address_base[28].CLK
clk => burst_uncompress_address_base[29].CLK
clk => burst_uncompress_address_base[30].CLK
clk => burst_uncompress_address_base[31].CLK
clk => burst_uncompress_byte_counter[0].CLK
clk => burst_uncompress_byte_counter[1].CLK
clk => burst_uncompress_byte_counter[2].CLK
clk => burst_uncompress_busy.CLK
reset => burst_uncompress_address_offset[0].ACLR
reset => burst_uncompress_address_offset[1].ACLR
reset => burst_uncompress_address_offset[2].ACLR
reset => burst_uncompress_address_offset[3].ACLR
reset => burst_uncompress_address_offset[4].ACLR
reset => burst_uncompress_address_offset[5].ACLR
reset => burst_uncompress_address_offset[6].ACLR
reset => burst_uncompress_address_offset[7].ACLR
reset => burst_uncompress_address_offset[8].ACLR
reset => burst_uncompress_address_offset[9].ACLR
reset => burst_uncompress_address_offset[10].ACLR
reset => burst_uncompress_address_offset[11].ACLR
reset => burst_uncompress_address_offset[12].ACLR
reset => burst_uncompress_address_offset[13].ACLR
reset => burst_uncompress_address_offset[14].ACLR
reset => burst_uncompress_address_offset[15].ACLR
reset => burst_uncompress_address_offset[16].ACLR
reset => burst_uncompress_address_offset[17].ACLR
reset => burst_uncompress_address_offset[18].ACLR
reset => burst_uncompress_address_offset[19].ACLR
reset => burst_uncompress_address_offset[20].ACLR
reset => burst_uncompress_address_offset[21].ACLR
reset => burst_uncompress_address_offset[22].ACLR
reset => burst_uncompress_address_offset[23].ACLR
reset => burst_uncompress_address_offset[24].ACLR
reset => burst_uncompress_address_offset[25].ACLR
reset => burst_uncompress_address_offset[26].ACLR
reset => burst_uncompress_address_offset[27].ACLR
reset => burst_uncompress_address_offset[28].ACLR
reset => burst_uncompress_address_offset[29].ACLR
reset => burst_uncompress_address_offset[30].ACLR
reset => burst_uncompress_address_offset[31].ACLR
reset => burst_uncompress_address_base[0].ACLR
reset => burst_uncompress_address_base[1].ACLR
reset => burst_uncompress_address_base[2].ACLR
reset => burst_uncompress_address_base[3].ACLR
reset => burst_uncompress_address_base[4].ACLR
reset => burst_uncompress_address_base[5].ACLR
reset => burst_uncompress_address_base[6].ACLR
reset => burst_uncompress_address_base[7].ACLR
reset => burst_uncompress_address_base[8].ACLR
reset => burst_uncompress_address_base[9].ACLR
reset => burst_uncompress_address_base[10].ACLR
reset => burst_uncompress_address_base[11].ACLR
reset => burst_uncompress_address_base[12].ACLR
reset => burst_uncompress_address_base[13].ACLR
reset => burst_uncompress_address_base[14].ACLR
reset => burst_uncompress_address_base[15].ACLR
reset => burst_uncompress_address_base[16].ACLR
reset => burst_uncompress_address_base[17].ACLR
reset => burst_uncompress_address_base[18].ACLR
reset => burst_uncompress_address_base[19].ACLR
reset => burst_uncompress_address_base[20].ACLR
reset => burst_uncompress_address_base[21].ACLR
reset => burst_uncompress_address_base[22].ACLR
reset => burst_uncompress_address_base[23].ACLR
reset => burst_uncompress_address_base[24].ACLR
reset => burst_uncompress_address_base[25].ACLR
reset => burst_uncompress_address_base[26].ACLR
reset => burst_uncompress_address_base[27].ACLR
reset => burst_uncompress_address_base[28].ACLR
reset => burst_uncompress_address_base[29].ACLR
reset => burst_uncompress_address_base[30].ACLR
reset => burst_uncompress_address_base[31].ACLR
reset => burst_uncompress_byte_counter[0].ACLR
reset => burst_uncompress_byte_counter[1].ACLR
reset => burst_uncompress_byte_counter[2].ACLR
reset => burst_uncompress_busy.ACLR
sink_startofpacket => source_startofpacket.IN1
sink_endofpacket => source_endofpacket.IN1
sink_valid => first_packet_beat.IN1
sink_valid => last_packet_beat.IN1
sink_valid => last_packet_beat.IN1
sink_valid => always0.IN1
sink_valid => sink_ready.IN0
sink_valid => source_valid.DATAIN
sink_addr[0] => burst_uncompress_address_base.IN0
sink_addr[0] => comb.DATAB
sink_addr[0] => source_addr.DATAB
sink_addr[1] => burst_uncompress_address_base.IN0
sink_addr[1] => comb.DATAB
sink_addr[1] => source_addr.DATAB
sink_addr[2] => burst_uncompress_address_base.IN0
sink_addr[2] => comb.DATAB
sink_addr[2] => source_addr.DATAB
sink_addr[3] => burst_uncompress_address_base.IN0
sink_addr[3] => comb.DATAB
sink_addr[3] => source_addr.DATAB
sink_addr[4] => burst_uncompress_address_base.IN0
sink_addr[4] => comb.DATAB
sink_addr[4] => source_addr.DATAB
sink_addr[5] => burst_uncompress_address_base.IN0
sink_addr[5] => comb.DATAB
sink_addr[5] => source_addr.DATAB
sink_addr[6] => burst_uncompress_address_base.IN0
sink_addr[6] => comb.DATAB
sink_addr[6] => source_addr.DATAB
sink_addr[7] => burst_uncompress_address_base.IN0
sink_addr[7] => comb.DATAB
sink_addr[7] => source_addr.DATAB
sink_addr[8] => burst_uncompress_address_base.IN0
sink_addr[8] => comb.DATAB
sink_addr[8] => source_addr.DATAB
sink_addr[9] => burst_uncompress_address_base.IN0
sink_addr[9] => comb.DATAB
sink_addr[9] => source_addr.DATAB
sink_addr[10] => burst_uncompress_address_base.IN0
sink_addr[10] => comb.DATAB
sink_addr[10] => source_addr.DATAB
sink_addr[11] => burst_uncompress_address_base.IN0
sink_addr[11] => comb.DATAB
sink_addr[11] => source_addr.DATAB
sink_addr[12] => burst_uncompress_address_base.IN0
sink_addr[12] => comb.DATAB
sink_addr[12] => source_addr.DATAB
sink_addr[13] => burst_uncompress_address_base.IN0
sink_addr[13] => comb.DATAB
sink_addr[13] => source_addr.DATAB
sink_addr[14] => burst_uncompress_address_base.IN0
sink_addr[14] => comb.DATAB
sink_addr[14] => source_addr.DATAB
sink_addr[15] => burst_uncompress_address_base.IN0
sink_addr[15] => comb.DATAB
sink_addr[15] => source_addr.DATAB
sink_addr[16] => burst_uncompress_address_base.IN0
sink_addr[16] => comb.DATAB
sink_addr[16] => source_addr.DATAB
sink_addr[17] => burst_uncompress_address_base.IN0
sink_addr[17] => comb.DATAB
sink_addr[17] => source_addr.DATAB
sink_addr[18] => burst_uncompress_address_base.IN0
sink_addr[18] => comb.DATAB
sink_addr[18] => source_addr.DATAB
sink_addr[19] => burst_uncompress_address_base.IN0
sink_addr[19] => comb.DATAB
sink_addr[19] => source_addr.DATAB
sink_addr[20] => burst_uncompress_address_base.IN0
sink_addr[20] => comb.DATAB
sink_addr[20] => source_addr.DATAB
sink_addr[21] => burst_uncompress_address_base.IN0
sink_addr[21] => comb.DATAB
sink_addr[21] => source_addr.DATAB
sink_addr[22] => burst_uncompress_address_base.IN0
sink_addr[22] => comb.DATAB
sink_addr[22] => source_addr.DATAB
sink_addr[23] => burst_uncompress_address_base.IN0
sink_addr[23] => comb.DATAB
sink_addr[23] => source_addr.DATAB
sink_addr[24] => burst_uncompress_address_base.IN0
sink_addr[24] => comb.DATAB
sink_addr[24] => source_addr.DATAB
sink_addr[25] => burst_uncompress_address_base.IN0
sink_addr[25] => comb.DATAB
sink_addr[25] => source_addr.DATAB
sink_addr[26] => burst_uncompress_address_base.IN0
sink_addr[26] => comb.DATAB
sink_addr[26] => source_addr.DATAB
sink_addr[27] => burst_uncompress_address_base.IN0
sink_addr[27] => comb.DATAB
sink_addr[27] => source_addr.DATAB
sink_addr[28] => burst_uncompress_address_base.IN0
sink_addr[28] => comb.DATAB
sink_addr[28] => source_addr.DATAB
sink_addr[29] => burst_uncompress_address_base.IN0
sink_addr[29] => comb.DATAB
sink_addr[29] => source_addr.DATAB
sink_addr[30] => burst_uncompress_address_base.IN0
sink_addr[30] => comb.DATAB
sink_addr[30] => source_addr.DATAB
sink_addr[31] => burst_uncompress_address_base.IN0
sink_addr[31] => comb.DATAB
sink_addr[31] => source_addr.DATAB
sink_burstwrap[0] => p1_burst_uncompress_address_offset[0].IN1
sink_burstwrap[0] => source_burstwrap[0].DATAIN
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[1] => p1_burst_uncompress_address_offset[1].IN1
sink_burstwrap[1] => source_burstwrap[1].DATAIN
sink_burstwrap[1] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[2].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[31].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[30].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[29].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[28].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[27].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[26].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[25].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[24].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[23].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[22].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[21].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[20].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[19].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[18].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[17].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[16].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[15].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[14].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[13].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[12].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[11].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[10].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[9].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[8].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[7].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[6].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[5].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[4].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[3].IN1
sink_burstwrap[2] => source_burstwrap[2].DATAIN
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_byte_cnt[0] => source_byte_cnt.DATAB
sink_byte_cnt[0] => Add1.IN6
sink_byte_cnt[0] => Equal1.IN1
sink_byte_cnt[1] => source_byte_cnt.DATAB
sink_byte_cnt[1] => Add1.IN5
sink_byte_cnt[1] => Equal1.IN0
sink_byte_cnt[2] => source_byte_cnt.DATAB
sink_byte_cnt[2] => Add1.IN4
sink_byte_cnt[2] => Equal1.IN2
sink_is_compressed => last_packet_beat.IN1
source_ready => always1.IN1
source_ready => sink_ready.IN1


|main|Proyecto:u1|altera_avalon_sc_fifo:ps2_1_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo
clk => csr_readdata[0]~reg0.CLK
clk => csr_readdata[1]~reg0.CLK
clk => csr_readdata[2]~reg0.CLK
clk => csr_readdata[3]~reg0.CLK
clk => csr_readdata[4]~reg0.CLK
clk => csr_readdata[5]~reg0.CLK
clk => csr_readdata[6]~reg0.CLK
clk => csr_readdata[7]~reg0.CLK
clk => csr_readdata[8]~reg0.CLK
clk => csr_readdata[9]~reg0.CLK
clk => csr_readdata[10]~reg0.CLK
clk => csr_readdata[11]~reg0.CLK
clk => csr_readdata[12]~reg0.CLK
clk => csr_readdata[13]~reg0.CLK
clk => csr_readdata[14]~reg0.CLK
clk => csr_readdata[15]~reg0.CLK
clk => csr_readdata[16]~reg0.CLK
clk => csr_readdata[17]~reg0.CLK
clk => csr_readdata[18]~reg0.CLK
clk => csr_readdata[19]~reg0.CLK
clk => csr_readdata[20]~reg0.CLK
clk => csr_readdata[21]~reg0.CLK
clk => csr_readdata[22]~reg0.CLK
clk => csr_readdata[23]~reg0.CLK
clk => csr_readdata[24]~reg0.CLK
clk => csr_readdata[25]~reg0.CLK
clk => csr_readdata[26]~reg0.CLK
clk => csr_readdata[27]~reg0.CLK
clk => csr_readdata[28]~reg0.CLK
clk => csr_readdata[29]~reg0.CLK
clk => csr_readdata[30]~reg0.CLK
clk => csr_readdata[31]~reg0.CLK
clk => mem_used[1].CLK
clk => mem_used[0].CLK
clk => mem[1][0].CLK
clk => mem[1][1].CLK
clk => mem[1][2].CLK
clk => mem[1][3].CLK
clk => mem[1][4].CLK
clk => mem[1][5].CLK
clk => mem[1][6].CLK
clk => mem[1][7].CLK
clk => mem[1][8].CLK
clk => mem[1][9].CLK
clk => mem[1][10].CLK
clk => mem[1][11].CLK
clk => mem[1][12].CLK
clk => mem[1][13].CLK
clk => mem[1][14].CLK
clk => mem[1][15].CLK
clk => mem[1][16].CLK
clk => mem[1][17].CLK
clk => mem[1][18].CLK
clk => mem[1][19].CLK
clk => mem[1][20].CLK
clk => mem[1][21].CLK
clk => mem[1][22].CLK
clk => mem[1][23].CLK
clk => mem[1][24].CLK
clk => mem[1][25].CLK
clk => mem[1][26].CLK
clk => mem[1][27].CLK
clk => mem[1][28].CLK
clk => mem[1][29].CLK
clk => mem[1][30].CLK
clk => mem[1][31].CLK
clk => mem[1][32].CLK
clk => mem[1][33].CLK
clk => mem[1][34].CLK
clk => mem[1][35].CLK
clk => mem[1][36].CLK
clk => mem[1][37].CLK
clk => mem[1][38].CLK
clk => mem[1][39].CLK
clk => mem[1][40].CLK
clk => mem[1][41].CLK
clk => mem[1][42].CLK
clk => mem[1][43].CLK
clk => mem[1][44].CLK
clk => mem[1][45].CLK
clk => mem[1][46].CLK
clk => mem[1][47].CLK
clk => mem[1][48].CLK
clk => mem[1][49].CLK
clk => mem[1][50].CLK
clk => mem[1][51].CLK
clk => mem[1][52].CLK
clk => mem[1][53].CLK
clk => mem[1][54].CLK
clk => mem[1][55].CLK
clk => mem[1][56].CLK
clk => mem[1][57].CLK
clk => mem[1][58].CLK
clk => mem[1][59].CLK
clk => mem[1][60].CLK
clk => mem[1][61].CLK
clk => mem[1][62].CLK
clk => mem[1][63].CLK
clk => mem[1][64].CLK
clk => mem[1][65].CLK
clk => mem[1][66].CLK
clk => mem[1][67].CLK
clk => mem[1][68].CLK
clk => mem[1][69].CLK
clk => mem[1][70].CLK
clk => mem[1][71].CLK
clk => mem[1][72].CLK
clk => mem[1][73].CLK
clk => mem[1][74].CLK
clk => mem[1][75].CLK
clk => mem[1][76].CLK
clk => mem[1][77].CLK
clk => mem[1][78].CLK
clk => mem[1][79].CLK
clk => mem[1][80].CLK
clk => mem[1][81].CLK
clk => mem[1][82].CLK
clk => mem[1][83].CLK
clk => mem[1][84].CLK
clk => mem[1][85].CLK
clk => mem[1][86].CLK
clk => mem[1][87].CLK
clk => mem[1][88].CLK
clk => mem[1][89].CLK
clk => mem[1][90].CLK
clk => mem[1][91].CLK
clk => mem[0][0].CLK
clk => mem[0][1].CLK
clk => mem[0][2].CLK
clk => mem[0][3].CLK
clk => mem[0][4].CLK
clk => mem[0][5].CLK
clk => mem[0][6].CLK
clk => mem[0][7].CLK
clk => mem[0][8].CLK
clk => mem[0][9].CLK
clk => mem[0][10].CLK
clk => mem[0][11].CLK
clk => mem[0][12].CLK
clk => mem[0][13].CLK
clk => mem[0][14].CLK
clk => mem[0][15].CLK
clk => mem[0][16].CLK
clk => mem[0][17].CLK
clk => mem[0][18].CLK
clk => mem[0][19].CLK
clk => mem[0][20].CLK
clk => mem[0][21].CLK
clk => mem[0][22].CLK
clk => mem[0][23].CLK
clk => mem[0][24].CLK
clk => mem[0][25].CLK
clk => mem[0][26].CLK
clk => mem[0][27].CLK
clk => mem[0][28].CLK
clk => mem[0][29].CLK
clk => mem[0][30].CLK
clk => mem[0][31].CLK
clk => mem[0][32].CLK
clk => mem[0][33].CLK
clk => mem[0][34].CLK
clk => mem[0][35].CLK
clk => mem[0][36].CLK
clk => mem[0][37].CLK
clk => mem[0][38].CLK
clk => mem[0][39].CLK
clk => mem[0][40].CLK
clk => mem[0][41].CLK
clk => mem[0][42].CLK
clk => mem[0][43].CLK
clk => mem[0][44].CLK
clk => mem[0][45].CLK
clk => mem[0][46].CLK
clk => mem[0][47].CLK
clk => mem[0][48].CLK
clk => mem[0][49].CLK
clk => mem[0][50].CLK
clk => mem[0][51].CLK
clk => mem[0][52].CLK
clk => mem[0][53].CLK
clk => mem[0][54].CLK
clk => mem[0][55].CLK
clk => mem[0][56].CLK
clk => mem[0][57].CLK
clk => mem[0][58].CLK
clk => mem[0][59].CLK
clk => mem[0][60].CLK
clk => mem[0][61].CLK
clk => mem[0][62].CLK
clk => mem[0][63].CLK
clk => mem[0][64].CLK
clk => mem[0][65].CLK
clk => mem[0][66].CLK
clk => mem[0][67].CLK
clk => mem[0][68].CLK
clk => mem[0][69].CLK
clk => mem[0][70].CLK
clk => mem[0][71].CLK
clk => mem[0][72].CLK
clk => mem[0][73].CLK
clk => mem[0][74].CLK
clk => mem[0][75].CLK
clk => mem[0][76].CLK
clk => mem[0][77].CLK
clk => mem[0][78].CLK
clk => mem[0][79].CLK
clk => mem[0][80].CLK
clk => mem[0][81].CLK
clk => mem[0][82].CLK
clk => mem[0][83].CLK
clk => mem[0][84].CLK
clk => mem[0][85].CLK
clk => mem[0][86].CLK
clk => mem[0][87].CLK
clk => mem[0][88].CLK
clk => mem[0][89].CLK
clk => mem[0][90].CLK
clk => mem[0][91].CLK
reset => csr_readdata[0]~reg0.ACLR
reset => csr_readdata[1]~reg0.ACLR
reset => csr_readdata[2]~reg0.ACLR
reset => csr_readdata[3]~reg0.ACLR
reset => csr_readdata[4]~reg0.ACLR
reset => csr_readdata[5]~reg0.ACLR
reset => csr_readdata[6]~reg0.ACLR
reset => csr_readdata[7]~reg0.ACLR
reset => csr_readdata[8]~reg0.ACLR
reset => csr_readdata[9]~reg0.ACLR
reset => csr_readdata[10]~reg0.ACLR
reset => csr_readdata[11]~reg0.ACLR
reset => csr_readdata[12]~reg0.ACLR
reset => csr_readdata[13]~reg0.ACLR
reset => csr_readdata[14]~reg0.ACLR
reset => csr_readdata[15]~reg0.ACLR
reset => csr_readdata[16]~reg0.ACLR
reset => csr_readdata[17]~reg0.ACLR
reset => csr_readdata[18]~reg0.ACLR
reset => csr_readdata[19]~reg0.ACLR
reset => csr_readdata[20]~reg0.ACLR
reset => csr_readdata[21]~reg0.ACLR
reset => csr_readdata[22]~reg0.ACLR
reset => csr_readdata[23]~reg0.ACLR
reset => csr_readdata[24]~reg0.ACLR
reset => csr_readdata[25]~reg0.ACLR
reset => csr_readdata[26]~reg0.ACLR
reset => csr_readdata[27]~reg0.ACLR
reset => csr_readdata[28]~reg0.ACLR
reset => csr_readdata[29]~reg0.ACLR
reset => csr_readdata[30]~reg0.ACLR
reset => csr_readdata[31]~reg0.ACLR
reset => mem_used[1].ACLR
reset => mem_used[0].ACLR
reset => mem[1][0].ACLR
reset => mem[1][1].ACLR
reset => mem[1][2].ACLR
reset => mem[1][3].ACLR
reset => mem[1][4].ACLR
reset => mem[1][5].ACLR
reset => mem[1][6].ACLR
reset => mem[1][7].ACLR
reset => mem[1][8].ACLR
reset => mem[1][9].ACLR
reset => mem[1][10].ACLR
reset => mem[1][11].ACLR
reset => mem[1][12].ACLR
reset => mem[1][13].ACLR
reset => mem[1][14].ACLR
reset => mem[1][15].ACLR
reset => mem[1][16].ACLR
reset => mem[1][17].ACLR
reset => mem[1][18].ACLR
reset => mem[1][19].ACLR
reset => mem[1][20].ACLR
reset => mem[1][21].ACLR
reset => mem[1][22].ACLR
reset => mem[1][23].ACLR
reset => mem[1][24].ACLR
reset => mem[1][25].ACLR
reset => mem[1][26].ACLR
reset => mem[1][27].ACLR
reset => mem[1][28].ACLR
reset => mem[1][29].ACLR
reset => mem[1][30].ACLR
reset => mem[1][31].ACLR
reset => mem[1][32].ACLR
reset => mem[1][33].ACLR
reset => mem[1][34].ACLR
reset => mem[1][35].ACLR
reset => mem[1][36].ACLR
reset => mem[1][37].ACLR
reset => mem[1][38].ACLR
reset => mem[1][39].ACLR
reset => mem[1][40].ACLR
reset => mem[1][41].ACLR
reset => mem[1][42].ACLR
reset => mem[1][43].ACLR
reset => mem[1][44].ACLR
reset => mem[1][45].ACLR
reset => mem[1][46].ACLR
reset => mem[1][47].ACLR
reset => mem[1][48].ACLR
reset => mem[1][49].ACLR
reset => mem[1][50].ACLR
reset => mem[1][51].ACLR
reset => mem[1][52].ACLR
reset => mem[1][53].ACLR
reset => mem[1][54].ACLR
reset => mem[1][55].ACLR
reset => mem[1][56].ACLR
reset => mem[1][57].ACLR
reset => mem[1][58].ACLR
reset => mem[1][59].ACLR
reset => mem[1][60].ACLR
reset => mem[1][61].ACLR
reset => mem[1][62].ACLR
reset => mem[1][63].ACLR
reset => mem[1][64].ACLR
reset => mem[1][65].ACLR
reset => mem[1][66].ACLR
reset => mem[1][67].ACLR
reset => mem[1][68].ACLR
reset => mem[1][69].ACLR
reset => mem[1][70].ACLR
reset => mem[1][71].ACLR
reset => mem[1][72].ACLR
reset => mem[1][73].ACLR
reset => mem[1][74].ACLR
reset => mem[1][75].ACLR
reset => mem[1][76].ACLR
reset => mem[1][77].ACLR
reset => mem[1][78].ACLR
reset => mem[1][79].ACLR
reset => mem[1][80].ACLR
reset => mem[1][81].ACLR
reset => mem[1][82].ACLR
reset => mem[1][83].ACLR
reset => mem[1][84].ACLR
reset => mem[1][85].ACLR
reset => mem[1][86].ACLR
reset => mem[1][87].ACLR
reset => mem[1][88].ACLR
reset => mem[1][89].ACLR
reset => mem[1][90].ACLR
reset => mem[1][91].ACLR
reset => mem[0][0].ACLR
reset => mem[0][1].ACLR
reset => mem[0][2].ACLR
reset => mem[0][3].ACLR
reset => mem[0][4].ACLR
reset => mem[0][5].ACLR
reset => mem[0][6].ACLR
reset => mem[0][7].ACLR
reset => mem[0][8].ACLR
reset => mem[0][9].ACLR
reset => mem[0][10].ACLR
reset => mem[0][11].ACLR
reset => mem[0][12].ACLR
reset => mem[0][13].ACLR
reset => mem[0][14].ACLR
reset => mem[0][15].ACLR
reset => mem[0][16].ACLR
reset => mem[0][17].ACLR
reset => mem[0][18].ACLR
reset => mem[0][19].ACLR
reset => mem[0][20].ACLR
reset => mem[0][21].ACLR
reset => mem[0][22].ACLR
reset => mem[0][23].ACLR
reset => mem[0][24].ACLR
reset => mem[0][25].ACLR
reset => mem[0][26].ACLR
reset => mem[0][27].ACLR
reset => mem[0][28].ACLR
reset => mem[0][29].ACLR
reset => mem[0][30].ACLR
reset => mem[0][31].ACLR
reset => mem[0][32].ACLR
reset => mem[0][33].ACLR
reset => mem[0][34].ACLR
reset => mem[0][35].ACLR
reset => mem[0][36].ACLR
reset => mem[0][37].ACLR
reset => mem[0][38].ACLR
reset => mem[0][39].ACLR
reset => mem[0][40].ACLR
reset => mem[0][41].ACLR
reset => mem[0][42].ACLR
reset => mem[0][43].ACLR
reset => mem[0][44].ACLR
reset => mem[0][45].ACLR
reset => mem[0][46].ACLR
reset => mem[0][47].ACLR
reset => mem[0][48].ACLR
reset => mem[0][49].ACLR
reset => mem[0][50].ACLR
reset => mem[0][51].ACLR
reset => mem[0][52].ACLR
reset => mem[0][53].ACLR
reset => mem[0][54].ACLR
reset => mem[0][55].ACLR
reset => mem[0][56].ACLR
reset => mem[0][57].ACLR
reset => mem[0][58].ACLR
reset => mem[0][59].ACLR
reset => mem[0][60].ACLR
reset => mem[0][61].ACLR
reset => mem[0][62].ACLR
reset => mem[0][63].ACLR
reset => mem[0][64].ACLR
reset => mem[0][65].ACLR
reset => mem[0][66].ACLR
reset => mem[0][67].ACLR
reset => mem[0][68].ACLR
reset => mem[0][69].ACLR
reset => mem[0][70].ACLR
reset => mem[0][71].ACLR
reset => mem[0][72].ACLR
reset => mem[0][73].ACLR
reset => mem[0][74].ACLR
reset => mem[0][75].ACLR
reset => mem[0][76].ACLR
reset => mem[0][77].ACLR
reset => mem[0][78].ACLR
reset => mem[0][79].ACLR
reset => mem[0][80].ACLR
reset => mem[0][81].ACLR
reset => mem[0][82].ACLR
reset => mem[0][83].ACLR
reset => mem[0][84].ACLR
reset => mem[0][85].ACLR
reset => mem[0][86].ACLR
reset => mem[0][87].ACLR
reset => mem[0][88].ACLR
reset => mem[0][89].ACLR
reset => mem[0][90].ACLR
reset => mem[0][91].ACLR
in_data[0] => mem.DATAB
in_data[1] => mem.DATAB
in_data[2] => mem.DATAB
in_data[3] => mem.DATAB
in_data[4] => mem.DATAB
in_data[5] => mem.DATAB
in_data[6] => mem.DATAB
in_data[7] => mem.DATAB
in_data[8] => mem.DATAB
in_data[9] => mem.DATAB
in_data[10] => mem.DATAB
in_data[11] => mem.DATAB
in_data[12] => mem.DATAB
in_data[13] => mem.DATAB
in_data[14] => mem.DATAB
in_data[15] => mem.DATAB
in_data[16] => mem.DATAB
in_data[17] => mem.DATAB
in_data[18] => mem.DATAB
in_data[19] => mem.DATAB
in_data[20] => mem.DATAB
in_data[21] => mem.DATAB
in_data[22] => mem.DATAB
in_data[23] => mem.DATAB
in_data[24] => mem.DATAB
in_data[25] => mem.DATAB
in_data[26] => mem.DATAB
in_data[27] => mem.DATAB
in_data[28] => mem.DATAB
in_data[29] => mem.DATAB
in_data[30] => mem.DATAB
in_data[31] => mem.DATAB
in_data[32] => mem.DATAB
in_data[33] => mem.DATAB
in_data[34] => mem.DATAB
in_data[35] => mem.DATAB
in_data[36] => mem.DATAB
in_data[37] => mem.DATAB
in_data[38] => mem.DATAB
in_data[39] => mem.DATAB
in_data[40] => mem.DATAB
in_data[41] => mem.DATAB
in_data[42] => mem.DATAB
in_data[43] => mem.DATAB
in_data[44] => mem.DATAB
in_data[45] => mem.DATAB
in_data[46] => mem.DATAB
in_data[47] => mem.DATAB
in_data[48] => mem.DATAB
in_data[49] => mem.DATAB
in_data[50] => mem.DATAB
in_data[51] => mem.DATAB
in_data[52] => mem.DATAB
in_data[53] => mem.DATAB
in_data[54] => mem.DATAB
in_data[55] => mem.DATAB
in_data[56] => mem.DATAB
in_data[57] => mem.DATAB
in_data[58] => mem.DATAB
in_data[59] => mem.DATAB
in_data[60] => mem.DATAB
in_data[61] => mem.DATAB
in_data[62] => mem.DATAB
in_data[63] => mem.DATAB
in_data[64] => mem.DATAB
in_data[65] => mem.DATAB
in_data[66] => mem.DATAB
in_data[67] => mem.DATAB
in_data[68] => mem.DATAB
in_data[69] => mem.DATAB
in_data[70] => mem.DATAB
in_data[71] => mem.DATAB
in_data[72] => mem.DATAB
in_data[73] => mem.DATAB
in_data[74] => mem.DATAB
in_data[75] => mem.DATAB
in_data[76] => mem.DATAB
in_data[77] => mem.DATAB
in_data[78] => mem.DATAB
in_data[79] => mem.DATAB
in_data[80] => mem.DATAB
in_data[81] => mem.DATAB
in_data[82] => mem.DATAB
in_data[83] => mem.DATAB
in_data[84] => mem.DATAB
in_data[85] => mem.DATAB
in_data[86] => mem.DATAB
in_data[87] => mem.DATAB
in_data[88] => mem.DATAB
in_data[89] => mem.DATAB
in_valid => write.IN1
in_startofpacket => mem.DATAB
in_endofpacket => mem.DATAB
in_empty[0] => ~NO_FANOUT~
in_error[0] => out_error[0].DATAIN
in_error[0] => out_empty[0].DATAIN
in_channel[0] => out_channel[0].DATAIN
out_ready => internal_out_ready.IN1
csr_address[0] => ~NO_FANOUT~
csr_address[1] => ~NO_FANOUT~
csr_write => ~NO_FANOUT~
csr_read => csr_readdata[0]~reg0.ENA
csr_read => csr_readdata[31]~reg0.ENA
csr_read => csr_readdata[30]~reg0.ENA
csr_read => csr_readdata[29]~reg0.ENA
csr_read => csr_readdata[28]~reg0.ENA
csr_read => csr_readdata[27]~reg0.ENA
csr_read => csr_readdata[26]~reg0.ENA
csr_read => csr_readdata[25]~reg0.ENA
csr_read => csr_readdata[24]~reg0.ENA
csr_read => csr_readdata[23]~reg0.ENA
csr_read => csr_readdata[22]~reg0.ENA
csr_read => csr_readdata[21]~reg0.ENA
csr_read => csr_readdata[20]~reg0.ENA
csr_read => csr_readdata[19]~reg0.ENA
csr_read => csr_readdata[18]~reg0.ENA
csr_read => csr_readdata[17]~reg0.ENA
csr_read => csr_readdata[16]~reg0.ENA
csr_read => csr_readdata[15]~reg0.ENA
csr_read => csr_readdata[14]~reg0.ENA
csr_read => csr_readdata[13]~reg0.ENA
csr_read => csr_readdata[12]~reg0.ENA
csr_read => csr_readdata[11]~reg0.ENA
csr_read => csr_readdata[10]~reg0.ENA
csr_read => csr_readdata[9]~reg0.ENA
csr_read => csr_readdata[8]~reg0.ENA
csr_read => csr_readdata[7]~reg0.ENA
csr_read => csr_readdata[6]~reg0.ENA
csr_read => csr_readdata[5]~reg0.ENA
csr_read => csr_readdata[4]~reg0.ENA
csr_read => csr_readdata[3]~reg0.ENA
csr_read => csr_readdata[2]~reg0.ENA
csr_read => csr_readdata[1]~reg0.ENA
csr_writedata[0] => ~NO_FANOUT~
csr_writedata[1] => ~NO_FANOUT~
csr_writedata[2] => ~NO_FANOUT~
csr_writedata[3] => ~NO_FANOUT~
csr_writedata[4] => ~NO_FANOUT~
csr_writedata[5] => ~NO_FANOUT~
csr_writedata[6] => ~NO_FANOUT~
csr_writedata[7] => ~NO_FANOUT~
csr_writedata[8] => ~NO_FANOUT~
csr_writedata[9] => ~NO_FANOUT~
csr_writedata[10] => ~NO_FANOUT~
csr_writedata[11] => ~NO_FANOUT~
csr_writedata[12] => ~NO_FANOUT~
csr_writedata[13] => ~NO_FANOUT~
csr_writedata[14] => ~NO_FANOUT~
csr_writedata[15] => ~NO_FANOUT~
csr_writedata[16] => ~NO_FANOUT~
csr_writedata[17] => ~NO_FANOUT~
csr_writedata[18] => ~NO_FANOUT~
csr_writedata[19] => ~NO_FANOUT~
csr_writedata[20] => ~NO_FANOUT~
csr_writedata[21] => ~NO_FANOUT~
csr_writedata[22] => ~NO_FANOUT~
csr_writedata[23] => ~NO_FANOUT~
csr_writedata[24] => ~NO_FANOUT~
csr_writedata[25] => ~NO_FANOUT~
csr_writedata[26] => ~NO_FANOUT~
csr_writedata[27] => ~NO_FANOUT~
csr_writedata[28] => ~NO_FANOUT~
csr_writedata[29] => ~NO_FANOUT~
csr_writedata[30] => ~NO_FANOUT~
csr_writedata[31] => ~NO_FANOUT~


|main|Proyecto:u1|altera_avalon_sc_fifo:ps2_1_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo
clk => csr_readdata[0]~reg0.CLK
clk => csr_readdata[1]~reg0.CLK
clk => csr_readdata[2]~reg0.CLK
clk => csr_readdata[3]~reg0.CLK
clk => csr_readdata[4]~reg0.CLK
clk => csr_readdata[5]~reg0.CLK
clk => csr_readdata[6]~reg0.CLK
clk => csr_readdata[7]~reg0.CLK
clk => csr_readdata[8]~reg0.CLK
clk => csr_readdata[9]~reg0.CLK
clk => csr_readdata[10]~reg0.CLK
clk => csr_readdata[11]~reg0.CLK
clk => csr_readdata[12]~reg0.CLK
clk => csr_readdata[13]~reg0.CLK
clk => csr_readdata[14]~reg0.CLK
clk => csr_readdata[15]~reg0.CLK
clk => csr_readdata[16]~reg0.CLK
clk => csr_readdata[17]~reg0.CLK
clk => csr_readdata[18]~reg0.CLK
clk => csr_readdata[19]~reg0.CLK
clk => csr_readdata[20]~reg0.CLK
clk => csr_readdata[21]~reg0.CLK
clk => csr_readdata[22]~reg0.CLK
clk => csr_readdata[23]~reg0.CLK
clk => csr_readdata[24]~reg0.CLK
clk => csr_readdata[25]~reg0.CLK
clk => csr_readdata[26]~reg0.CLK
clk => csr_readdata[27]~reg0.CLK
clk => csr_readdata[28]~reg0.CLK
clk => csr_readdata[29]~reg0.CLK
clk => csr_readdata[30]~reg0.CLK
clk => csr_readdata[31]~reg0.CLK
clk => mem_used[1].CLK
clk => mem_used[0].CLK
clk => mem[1][0].CLK
clk => mem[1][1].CLK
clk => mem[1][2].CLK
clk => mem[1][3].CLK
clk => mem[1][4].CLK
clk => mem[1][5].CLK
clk => mem[1][6].CLK
clk => mem[1][7].CLK
clk => mem[1][8].CLK
clk => mem[1][9].CLK
clk => mem[1][10].CLK
clk => mem[1][11].CLK
clk => mem[1][12].CLK
clk => mem[1][13].CLK
clk => mem[1][14].CLK
clk => mem[1][15].CLK
clk => mem[1][16].CLK
clk => mem[1][17].CLK
clk => mem[1][18].CLK
clk => mem[1][19].CLK
clk => mem[1][20].CLK
clk => mem[1][21].CLK
clk => mem[1][22].CLK
clk => mem[1][23].CLK
clk => mem[1][24].CLK
clk => mem[1][25].CLK
clk => mem[1][26].CLK
clk => mem[1][27].CLK
clk => mem[1][28].CLK
clk => mem[1][29].CLK
clk => mem[1][30].CLK
clk => mem[1][31].CLK
clk => mem[0][0].CLK
clk => mem[0][1].CLK
clk => mem[0][2].CLK
clk => mem[0][3].CLK
clk => mem[0][4].CLK
clk => mem[0][5].CLK
clk => mem[0][6].CLK
clk => mem[0][7].CLK
clk => mem[0][8].CLK
clk => mem[0][9].CLK
clk => mem[0][10].CLK
clk => mem[0][11].CLK
clk => mem[0][12].CLK
clk => mem[0][13].CLK
clk => mem[0][14].CLK
clk => mem[0][15].CLK
clk => mem[0][16].CLK
clk => mem[0][17].CLK
clk => mem[0][18].CLK
clk => mem[0][19].CLK
clk => mem[0][20].CLK
clk => mem[0][21].CLK
clk => mem[0][22].CLK
clk => mem[0][23].CLK
clk => mem[0][24].CLK
clk => mem[0][25].CLK
clk => mem[0][26].CLK
clk => mem[0][27].CLK
clk => mem[0][28].CLK
clk => mem[0][29].CLK
clk => mem[0][30].CLK
clk => mem[0][31].CLK
reset => csr_readdata[0]~reg0.ACLR
reset => csr_readdata[1]~reg0.ACLR
reset => csr_readdata[2]~reg0.ACLR
reset => csr_readdata[3]~reg0.ACLR
reset => csr_readdata[4]~reg0.ACLR
reset => csr_readdata[5]~reg0.ACLR
reset => csr_readdata[6]~reg0.ACLR
reset => csr_readdata[7]~reg0.ACLR
reset => csr_readdata[8]~reg0.ACLR
reset => csr_readdata[9]~reg0.ACLR
reset => csr_readdata[10]~reg0.ACLR
reset => csr_readdata[11]~reg0.ACLR
reset => csr_readdata[12]~reg0.ACLR
reset => csr_readdata[13]~reg0.ACLR
reset => csr_readdata[14]~reg0.ACLR
reset => csr_readdata[15]~reg0.ACLR
reset => csr_readdata[16]~reg0.ACLR
reset => csr_readdata[17]~reg0.ACLR
reset => csr_readdata[18]~reg0.ACLR
reset => csr_readdata[19]~reg0.ACLR
reset => csr_readdata[20]~reg0.ACLR
reset => csr_readdata[21]~reg0.ACLR
reset => csr_readdata[22]~reg0.ACLR
reset => csr_readdata[23]~reg0.ACLR
reset => csr_readdata[24]~reg0.ACLR
reset => csr_readdata[25]~reg0.ACLR
reset => csr_readdata[26]~reg0.ACLR
reset => csr_readdata[27]~reg0.ACLR
reset => csr_readdata[28]~reg0.ACLR
reset => csr_readdata[29]~reg0.ACLR
reset => csr_readdata[30]~reg0.ACLR
reset => csr_readdata[31]~reg0.ACLR
reset => mem_used[1].ACLR
reset => mem_used[0].ACLR
reset => mem[1][0].ACLR
reset => mem[1][1].ACLR
reset => mem[1][2].ACLR
reset => mem[1][3].ACLR
reset => mem[1][4].ACLR
reset => mem[1][5].ACLR
reset => mem[1][6].ACLR
reset => mem[1][7].ACLR
reset => mem[1][8].ACLR
reset => mem[1][9].ACLR
reset => mem[1][10].ACLR
reset => mem[1][11].ACLR
reset => mem[1][12].ACLR
reset => mem[1][13].ACLR
reset => mem[1][14].ACLR
reset => mem[1][15].ACLR
reset => mem[1][16].ACLR
reset => mem[1][17].ACLR
reset => mem[1][18].ACLR
reset => mem[1][19].ACLR
reset => mem[1][20].ACLR
reset => mem[1][21].ACLR
reset => mem[1][22].ACLR
reset => mem[1][23].ACLR
reset => mem[1][24].ACLR
reset => mem[1][25].ACLR
reset => mem[1][26].ACLR
reset => mem[1][27].ACLR
reset => mem[1][28].ACLR
reset => mem[1][29].ACLR
reset => mem[1][30].ACLR
reset => mem[1][31].ACLR
reset => mem[0][0].ACLR
reset => mem[0][1].ACLR
reset => mem[0][2].ACLR
reset => mem[0][3].ACLR
reset => mem[0][4].ACLR
reset => mem[0][5].ACLR
reset => mem[0][6].ACLR
reset => mem[0][7].ACLR
reset => mem[0][8].ACLR
reset => mem[0][9].ACLR
reset => mem[0][10].ACLR
reset => mem[0][11].ACLR
reset => mem[0][12].ACLR
reset => mem[0][13].ACLR
reset => mem[0][14].ACLR
reset => mem[0][15].ACLR
reset => mem[0][16].ACLR
reset => mem[0][17].ACLR
reset => mem[0][18].ACLR
reset => mem[0][19].ACLR
reset => mem[0][20].ACLR
reset => mem[0][21].ACLR
reset => mem[0][22].ACLR
reset => mem[0][23].ACLR
reset => mem[0][24].ACLR
reset => mem[0][25].ACLR
reset => mem[0][26].ACLR
reset => mem[0][27].ACLR
reset => mem[0][28].ACLR
reset => mem[0][29].ACLR
reset => mem[0][30].ACLR
reset => mem[0][31].ACLR
in_data[0] => mem.DATAB
in_data[0] => internal_out_payload.DATAB
in_data[1] => mem.DATAB
in_data[1] => internal_out_payload.DATAB
in_data[2] => mem.DATAB
in_data[2] => internal_out_payload.DATAB
in_data[3] => mem.DATAB
in_data[3] => internal_out_payload.DATAB
in_data[4] => mem.DATAB
in_data[4] => internal_out_payload.DATAB
in_data[5] => mem.DATAB
in_data[5] => internal_out_payload.DATAB
in_data[6] => mem.DATAB
in_data[6] => internal_out_payload.DATAB
in_data[7] => mem.DATAB
in_data[7] => internal_out_payload.DATAB
in_data[8] => mem.DATAB
in_data[8] => internal_out_payload.DATAB
in_data[9] => mem.DATAB
in_data[9] => internal_out_payload.DATAB
in_data[10] => mem.DATAB
in_data[10] => internal_out_payload.DATAB
in_data[11] => mem.DATAB
in_data[11] => internal_out_payload.DATAB
in_data[12] => mem.DATAB
in_data[12] => internal_out_payload.DATAB
in_data[13] => mem.DATAB
in_data[13] => internal_out_payload.DATAB
in_data[14] => mem.DATAB
in_data[14] => internal_out_payload.DATAB
in_data[15] => mem.DATAB
in_data[15] => internal_out_payload.DATAB
in_data[16] => mem.DATAB
in_data[16] => internal_out_payload.DATAB
in_data[17] => mem.DATAB
in_data[17] => internal_out_payload.DATAB
in_data[18] => mem.DATAB
in_data[18] => internal_out_payload.DATAB
in_data[19] => mem.DATAB
in_data[19] => internal_out_payload.DATAB
in_data[20] => mem.DATAB
in_data[20] => internal_out_payload.DATAB
in_data[21] => mem.DATAB
in_data[21] => internal_out_payload.DATAB
in_data[22] => mem.DATAB
in_data[22] => internal_out_payload.DATAB
in_data[23] => mem.DATAB
in_data[23] => internal_out_payload.DATAB
in_data[24] => mem.DATAB
in_data[24] => internal_out_payload.DATAB
in_data[25] => mem.DATAB
in_data[25] => internal_out_payload.DATAB
in_data[26] => mem.DATAB
in_data[26] => internal_out_payload.DATAB
in_data[27] => mem.DATAB
in_data[27] => internal_out_payload.DATAB
in_data[28] => mem.DATAB
in_data[28] => internal_out_payload.DATAB
in_data[29] => mem.DATAB
in_data[29] => internal_out_payload.DATAB
in_data[30] => mem.DATAB
in_data[30] => internal_out_payload.DATAB
in_data[31] => mem.DATAB
in_data[31] => internal_out_payload.DATAB
in_valid => write.IN1
in_valid => always4.IN1
in_valid => empty.IN1
in_startofpacket => ~NO_FANOUT~
in_endofpacket => ~NO_FANOUT~
in_empty[0] => ~NO_FANOUT~
in_error[0] => out_error[0].DATAIN
in_error[0] => out_empty[0].DATAIN
in_channel[0] => out_channel[0].DATAIN
out_ready => internal_out_ready.IN1
csr_address[0] => ~NO_FANOUT~
csr_address[1] => ~NO_FANOUT~
csr_write => ~NO_FANOUT~
csr_read => csr_readdata[0]~reg0.ENA
csr_read => csr_readdata[31]~reg0.ENA
csr_read => csr_readdata[30]~reg0.ENA
csr_read => csr_readdata[29]~reg0.ENA
csr_read => csr_readdata[28]~reg0.ENA
csr_read => csr_readdata[27]~reg0.ENA
csr_read => csr_readdata[26]~reg0.ENA
csr_read => csr_readdata[25]~reg0.ENA
csr_read => csr_readdata[24]~reg0.ENA
csr_read => csr_readdata[23]~reg0.ENA
csr_read => csr_readdata[22]~reg0.ENA
csr_read => csr_readdata[21]~reg0.ENA
csr_read => csr_readdata[20]~reg0.ENA
csr_read => csr_readdata[19]~reg0.ENA
csr_read => csr_readdata[18]~reg0.ENA
csr_read => csr_readdata[17]~reg0.ENA
csr_read => csr_readdata[16]~reg0.ENA
csr_read => csr_readdata[15]~reg0.ENA
csr_read => csr_readdata[14]~reg0.ENA
csr_read => csr_readdata[13]~reg0.ENA
csr_read => csr_readdata[12]~reg0.ENA
csr_read => csr_readdata[11]~reg0.ENA
csr_read => csr_readdata[10]~reg0.ENA
csr_read => csr_readdata[9]~reg0.ENA
csr_read => csr_readdata[8]~reg0.ENA
csr_read => csr_readdata[7]~reg0.ENA
csr_read => csr_readdata[6]~reg0.ENA
csr_read => csr_readdata[5]~reg0.ENA
csr_read => csr_readdata[4]~reg0.ENA
csr_read => csr_readdata[3]~reg0.ENA
csr_read => csr_readdata[2]~reg0.ENA
csr_read => csr_readdata[1]~reg0.ENA
csr_writedata[0] => ~NO_FANOUT~
csr_writedata[1] => ~NO_FANOUT~
csr_writedata[2] => ~NO_FANOUT~
csr_writedata[3] => ~NO_FANOUT~
csr_writedata[4] => ~NO_FANOUT~
csr_writedata[5] => ~NO_FANOUT~
csr_writedata[6] => ~NO_FANOUT~
csr_writedata[7] => ~NO_FANOUT~
csr_writedata[8] => ~NO_FANOUT~
csr_writedata[9] => ~NO_FANOUT~
csr_writedata[10] => ~NO_FANOUT~
csr_writedata[11] => ~NO_FANOUT~
csr_writedata[12] => ~NO_FANOUT~
csr_writedata[13] => ~NO_FANOUT~
csr_writedata[14] => ~NO_FANOUT~
csr_writedata[15] => ~NO_FANOUT~
csr_writedata[16] => ~NO_FANOUT~
csr_writedata[17] => ~NO_FANOUT~
csr_writedata[18] => ~NO_FANOUT~
csr_writedata[19] => ~NO_FANOUT~
csr_writedata[20] => ~NO_FANOUT~
csr_writedata[21] => ~NO_FANOUT~
csr_writedata[22] => ~NO_FANOUT~
csr_writedata[23] => ~NO_FANOUT~
csr_writedata[24] => ~NO_FANOUT~
csr_writedata[25] => ~NO_FANOUT~
csr_writedata[26] => ~NO_FANOUT~
csr_writedata[27] => ~NO_FANOUT~
csr_writedata[28] => ~NO_FANOUT~
csr_writedata[29] => ~NO_FANOUT~
csr_writedata[30] => ~NO_FANOUT~
csr_writedata[31] => ~NO_FANOUT~


|main|Proyecto:u1|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent
clk => clk.IN1
reset => reset.IN1
m0_readdata[0] => rdata_fifo_src_data[0].DATAIN
m0_readdata[1] => rdata_fifo_src_data[1].DATAIN
m0_readdata[2] => rdata_fifo_src_data[2].DATAIN
m0_readdata[3] => rdata_fifo_src_data[3].DATAIN
m0_readdata[4] => rdata_fifo_src_data[4].DATAIN
m0_readdata[5] => rdata_fifo_src_data[5].DATAIN
m0_readdata[6] => rdata_fifo_src_data[6].DATAIN
m0_readdata[7] => rdata_fifo_src_data[7].DATAIN
m0_readdata[8] => rdata_fifo_src_data[8].DATAIN
m0_readdata[9] => rdata_fifo_src_data[9].DATAIN
m0_readdata[10] => rdata_fifo_src_data[10].DATAIN
m0_readdata[11] => rdata_fifo_src_data[11].DATAIN
m0_readdata[12] => rdata_fifo_src_data[12].DATAIN
m0_readdata[13] => rdata_fifo_src_data[13].DATAIN
m0_readdata[14] => rdata_fifo_src_data[14].DATAIN
m0_readdata[15] => rdata_fifo_src_data[15].DATAIN
m0_readdata[16] => rdata_fifo_src_data[16].DATAIN
m0_readdata[17] => rdata_fifo_src_data[17].DATAIN
m0_readdata[18] => rdata_fifo_src_data[18].DATAIN
m0_readdata[19] => rdata_fifo_src_data[19].DATAIN
m0_readdata[20] => rdata_fifo_src_data[20].DATAIN
m0_readdata[21] => rdata_fifo_src_data[21].DATAIN
m0_readdata[22] => rdata_fifo_src_data[22].DATAIN
m0_readdata[23] => rdata_fifo_src_data[23].DATAIN
m0_readdata[24] => rdata_fifo_src_data[24].DATAIN
m0_readdata[25] => rdata_fifo_src_data[25].DATAIN
m0_readdata[26] => rdata_fifo_src_data[26].DATAIN
m0_readdata[27] => rdata_fifo_src_data[27].DATAIN
m0_readdata[28] => rdata_fifo_src_data[28].DATAIN
m0_readdata[29] => rdata_fifo_src_data[29].DATAIN
m0_readdata[30] => rdata_fifo_src_data[30].DATAIN
m0_readdata[31] => rdata_fifo_src_data[31].DATAIN
m0_waitrequest => cp_ready.IN0
m0_readdatavalid => rdata_fifo_src_valid.DATAIN
rf_source_ready => cp_ready.IN1
rf_source_ready => m0_write.IN1
rf_source_ready => m0_lock.IN1
rf_source_ready => rf_source_valid.IN1
rf_source_ready => m0_read.IN1
rf_sink_data[0] => ~NO_FANOUT~
rf_sink_data[1] => ~NO_FANOUT~
rf_sink_data[2] => ~NO_FANOUT~
rf_sink_data[3] => ~NO_FANOUT~
rf_sink_data[4] => ~NO_FANOUT~
rf_sink_data[5] => ~NO_FANOUT~
rf_sink_data[6] => ~NO_FANOUT~
rf_sink_data[7] => ~NO_FANOUT~
rf_sink_data[8] => ~NO_FANOUT~
rf_sink_data[9] => ~NO_FANOUT~
rf_sink_data[10] => ~NO_FANOUT~
rf_sink_data[11] => ~NO_FANOUT~
rf_sink_data[12] => ~NO_FANOUT~
rf_sink_data[13] => ~NO_FANOUT~
rf_sink_data[14] => ~NO_FANOUT~
rf_sink_data[15] => ~NO_FANOUT~
rf_sink_data[16] => ~NO_FANOUT~
rf_sink_data[17] => ~NO_FANOUT~
rf_sink_data[18] => ~NO_FANOUT~
rf_sink_data[19] => ~NO_FANOUT~
rf_sink_data[20] => ~NO_FANOUT~
rf_sink_data[21] => ~NO_FANOUT~
rf_sink_data[22] => ~NO_FANOUT~
rf_sink_data[23] => ~NO_FANOUT~
rf_sink_data[24] => ~NO_FANOUT~
rf_sink_data[25] => ~NO_FANOUT~
rf_sink_data[26] => ~NO_FANOUT~
rf_sink_data[27] => ~NO_FANOUT~
rf_sink_data[28] => ~NO_FANOUT~
rf_sink_data[29] => ~NO_FANOUT~
rf_sink_data[30] => ~NO_FANOUT~
rf_sink_data[31] => ~NO_FANOUT~
rf_sink_data[32] => rp_data[32].DATAIN
rf_sink_data[33] => rp_data[33].DATAIN
rf_sink_data[34] => rp_data[34].DATAIN
rf_sink_data[35] => rp_data[35].DATAIN
rf_sink_data[36] => rf_sink_addr[0].IN1
rf_sink_data[37] => rf_sink_addr[1].IN1
rf_sink_data[38] => rf_sink_addr[2].IN1
rf_sink_data[39] => rf_sink_addr[3].IN1
rf_sink_data[40] => rf_sink_addr[4].IN1
rf_sink_data[41] => rf_sink_addr[5].IN1
rf_sink_data[42] => rf_sink_addr[6].IN1
rf_sink_data[43] => rf_sink_addr[7].IN1
rf_sink_data[44] => rf_sink_addr[8].IN1
rf_sink_data[45] => rf_sink_addr[9].IN1
rf_sink_data[46] => rf_sink_addr[10].IN1
rf_sink_data[47] => rf_sink_addr[11].IN1
rf_sink_data[48] => rf_sink_addr[12].IN1
rf_sink_data[49] => rf_sink_addr[13].IN1
rf_sink_data[50] => rf_sink_addr[14].IN1
rf_sink_data[51] => rf_sink_addr[15].IN1
rf_sink_data[52] => rf_sink_addr[16].IN1
rf_sink_data[53] => rf_sink_addr[17].IN1
rf_sink_data[54] => rf_sink_addr[18].IN1
rf_sink_data[55] => rf_sink_addr[19].IN1
rf_sink_data[56] => rf_sink_addr[20].IN1
rf_sink_data[57] => rf_sink_addr[21].IN1
rf_sink_data[58] => rf_sink_addr[22].IN1
rf_sink_data[59] => rf_sink_addr[23].IN1
rf_sink_data[60] => rf_sink_addr[24].IN1
rf_sink_data[61] => rf_sink_addr[25].IN1
rf_sink_data[62] => rf_sink_addr[26].IN1
rf_sink_data[63] => rf_sink_addr[27].IN1
rf_sink_data[64] => rf_sink_addr[28].IN1
rf_sink_data[65] => rf_sink_addr[29].IN1
rf_sink_data[66] => rf_sink_addr[30].IN1
rf_sink_data[67] => rf_sink_addr[31].IN1
rf_sink_data[68] => rf_sink_compressed.IN1
rf_sink_data[69] => rp_data[69].DATAIN
rf_sink_data[70] => rp_data[70].DATAIN
rf_sink_data[71] => rp_data.IN0
rf_sink_data[72] => rp_data[72].DATAIN
rf_sink_data[73] => rf_sink_byte_cnt[0].IN1
rf_sink_data[74] => rf_sink_byte_cnt[1].IN1
rf_sink_data[75] => rf_sink_byte_cnt[2].IN1
rf_sink_data[76] => rf_sink_burstwrap[0].IN1
rf_sink_data[77] => rf_sink_burstwrap[1].IN1
rf_sink_data[78] => rf_sink_burstwrap[2].IN1
rf_sink_data[79] => rp_data[79].DATAIN
rf_sink_data[80] => rp_data[84].DATAIN
rf_sink_data[81] => rp_data[85].DATAIN
rf_sink_data[82] => rp_data[86].DATAIN
rf_sink_data[83] => rp_data[87].DATAIN
rf_sink_data[84] => rp_data[80].DATAIN
rf_sink_data[85] => rp_data[81].DATAIN
rf_sink_data[86] => rp_data[82].DATAIN
rf_sink_data[87] => rp_data[83].DATAIN
rf_sink_data[88] => rp_data[88].DATAIN
rf_sink_data[89] => rdata_fifo_sink_ready.IN0
rf_sink_data[89] => comb.IN0
rf_sink_valid => rdata_fifo_sink_ready.IN1
rf_sink_valid => comb.IN1
rf_sink_startofpacket => rf_sink_startofpacket.IN1
rf_sink_endofpacket => rf_sink_endofpacket.IN1
rdata_fifo_src_ready => ~NO_FANOUT~
rdata_fifo_sink_data[0] => rp_data[0].DATAIN
rdata_fifo_sink_data[1] => rp_data[1].DATAIN
rdata_fifo_sink_data[2] => rp_data[2].DATAIN
rdata_fifo_sink_data[3] => rp_data[3].DATAIN
rdata_fifo_sink_data[4] => rp_data[4].DATAIN
rdata_fifo_sink_data[5] => rp_data[5].DATAIN
rdata_fifo_sink_data[6] => rp_data[6].DATAIN
rdata_fifo_sink_data[7] => rp_data[7].DATAIN
rdata_fifo_sink_data[8] => rp_data[8].DATAIN
rdata_fifo_sink_data[9] => rp_data[9].DATAIN
rdata_fifo_sink_data[10] => rp_data[10].DATAIN
rdata_fifo_sink_data[11] => rp_data[11].DATAIN
rdata_fifo_sink_data[12] => rp_data[12].DATAIN
rdata_fifo_sink_data[13] => rp_data[13].DATAIN
rdata_fifo_sink_data[14] => rp_data[14].DATAIN
rdata_fifo_sink_data[15] => rp_data[15].DATAIN
rdata_fifo_sink_data[16] => rp_data[16].DATAIN
rdata_fifo_sink_data[17] => rp_data[17].DATAIN
rdata_fifo_sink_data[18] => rp_data[18].DATAIN
rdata_fifo_sink_data[19] => rp_data[19].DATAIN
rdata_fifo_sink_data[20] => rp_data[20].DATAIN
rdata_fifo_sink_data[21] => rp_data[21].DATAIN
rdata_fifo_sink_data[22] => rp_data[22].DATAIN
rdata_fifo_sink_data[23] => rp_data[23].DATAIN
rdata_fifo_sink_data[24] => rp_data[24].DATAIN
rdata_fifo_sink_data[25] => rp_data[25].DATAIN
rdata_fifo_sink_data[26] => rp_data[26].DATAIN
rdata_fifo_sink_data[27] => rp_data[27].DATAIN
rdata_fifo_sink_data[28] => rp_data[28].DATAIN
rdata_fifo_sink_data[29] => rp_data[29].DATAIN
rdata_fifo_sink_data[30] => rp_data[30].DATAIN
rdata_fifo_sink_data[31] => rp_data[31].DATAIN
rdata_fifo_sink_valid => rp_valid.IN1
rdata_fifo_sink_valid => rdata_fifo_sink_ready.IN0
rdata_fifo_sink_valid => comb.IN1
cp_valid => local_lock.IN0
cp_valid => local_write.IN0
cp_valid => local_read.IN0
cp_valid => local_compressed_read.IN0
cp_data[0] => m0_writedata[0].DATAIN
cp_data[1] => m0_writedata[1].DATAIN
cp_data[2] => m0_writedata[2].DATAIN
cp_data[3] => m0_writedata[3].DATAIN
cp_data[4] => m0_writedata[4].DATAIN
cp_data[5] => m0_writedata[5].DATAIN
cp_data[6] => m0_writedata[6].DATAIN
cp_data[7] => m0_writedata[7].DATAIN
cp_data[8] => m0_writedata[8].DATAIN
cp_data[9] => m0_writedata[9].DATAIN
cp_data[10] => m0_writedata[10].DATAIN
cp_data[11] => m0_writedata[11].DATAIN
cp_data[12] => m0_writedata[12].DATAIN
cp_data[13] => m0_writedata[13].DATAIN
cp_data[14] => m0_writedata[14].DATAIN
cp_data[15] => m0_writedata[15].DATAIN
cp_data[16] => m0_writedata[16].DATAIN
cp_data[17] => m0_writedata[17].DATAIN
cp_data[18] => m0_writedata[18].DATAIN
cp_data[19] => m0_writedata[19].DATAIN
cp_data[20] => m0_writedata[20].DATAIN
cp_data[21] => m0_writedata[21].DATAIN
cp_data[22] => m0_writedata[22].DATAIN
cp_data[23] => m0_writedata[23].DATAIN
cp_data[24] => m0_writedata[24].DATAIN
cp_data[25] => m0_writedata[25].DATAIN
cp_data[26] => m0_writedata[26].DATAIN
cp_data[27] => m0_writedata[27].DATAIN
cp_data[28] => m0_writedata[28].DATAIN
cp_data[29] => m0_writedata[29].DATAIN
cp_data[30] => m0_writedata[30].DATAIN
cp_data[31] => m0_writedata[31].DATAIN
cp_data[32] => rf_source_data[32].DATAIN
cp_data[32] => m0_byteenable[0].DATAIN
cp_data[33] => rf_source_data[33].DATAIN
cp_data[33] => m0_byteenable[1].DATAIN
cp_data[34] => rf_source_data[34].DATAIN
cp_data[34] => m0_byteenable[2].DATAIN
cp_data[35] => rf_source_data[35].DATAIN
cp_data[35] => m0_byteenable[3].DATAIN
cp_data[36] => rf_source_data[36].DATAIN
cp_data[36] => m0_address[0].DATAIN
cp_data[37] => rf_source_data[37].DATAIN
cp_data[37] => m0_address[1].DATAIN
cp_data[38] => rf_source_data[38].DATAIN
cp_data[38] => m0_address[2].DATAIN
cp_data[39] => rf_source_data[39].DATAIN
cp_data[39] => m0_address[3].DATAIN
cp_data[40] => rf_source_data[40].DATAIN
cp_data[40] => m0_address[4].DATAIN
cp_data[41] => rf_source_data[41].DATAIN
cp_data[41] => m0_address[5].DATAIN
cp_data[42] => rf_source_data[42].DATAIN
cp_data[42] => m0_address[6].DATAIN
cp_data[43] => rf_source_data[43].DATAIN
cp_data[43] => m0_address[7].DATAIN
cp_data[44] => rf_source_data[44].DATAIN
cp_data[44] => m0_address[8].DATAIN
cp_data[45] => rf_source_data[45].DATAIN
cp_data[45] => m0_address[9].DATAIN
cp_data[46] => rf_source_data[46].DATAIN
cp_data[46] => m0_address[10].DATAIN
cp_data[47] => rf_source_data[47].DATAIN
cp_data[47] => m0_address[11].DATAIN
cp_data[48] => rf_source_data[48].DATAIN
cp_data[48] => m0_address[12].DATAIN
cp_data[49] => rf_source_data[49].DATAIN
cp_data[49] => m0_address[13].DATAIN
cp_data[50] => rf_source_data[50].DATAIN
cp_data[50] => m0_address[14].DATAIN
cp_data[51] => rf_source_data[51].DATAIN
cp_data[51] => m0_address[15].DATAIN
cp_data[52] => rf_source_data[52].DATAIN
cp_data[52] => m0_address[16].DATAIN
cp_data[53] => rf_source_data[53].DATAIN
cp_data[53] => m0_address[17].DATAIN
cp_data[54] => rf_source_data[54].DATAIN
cp_data[54] => m0_address[18].DATAIN
cp_data[55] => rf_source_data[55].DATAIN
cp_data[55] => m0_address[19].DATAIN
cp_data[56] => rf_source_data[56].DATAIN
cp_data[56] => m0_address[20].DATAIN
cp_data[57] => rf_source_data[57].DATAIN
cp_data[57] => m0_address[21].DATAIN
cp_data[58] => rf_source_data[58].DATAIN
cp_data[58] => m0_address[22].DATAIN
cp_data[59] => rf_source_data[59].DATAIN
cp_data[59] => m0_address[23].DATAIN
cp_data[60] => rf_source_data[60].DATAIN
cp_data[60] => m0_address[24].DATAIN
cp_data[61] => rf_source_data[61].DATAIN
cp_data[61] => m0_address[25].DATAIN
cp_data[62] => rf_source_data[62].DATAIN
cp_data[62] => m0_address[26].DATAIN
cp_data[63] => rf_source_data[63].DATAIN
cp_data[63] => m0_address[27].DATAIN
cp_data[64] => rf_source_data[64].DATAIN
cp_data[64] => m0_address[28].DATAIN
cp_data[65] => rf_source_data[65].DATAIN
cp_data[65] => m0_address[29].DATAIN
cp_data[66] => rf_source_data[66].DATAIN
cp_data[66] => m0_address[30].DATAIN
cp_data[67] => rf_source_data[67].DATAIN
cp_data[67] => m0_address[31].DATAIN
cp_data[68] => local_compressed_read.IN1
cp_data[68] => rf_source_data[68].DATAIN
cp_data[69] => rf_source_data[69].DATAIN
cp_data[69] => nonposted_write_endofpacket.IN1
cp_data[70] => local_write.IN1
cp_data[70] => rf_source_data[70].DATAIN
cp_data[71] => local_read.IN1
cp_data[71] => rf_source_data[71].DATAIN
cp_data[72] => local_lock.IN1
cp_data[72] => rf_source_data[72].DATAIN
cp_data[73] => m0_burstcount.DATAA
cp_data[73] => rf_source_data[73].DATAIN
cp_data[74] => m0_burstcount.DATAA
cp_data[74] => rf_source_data[74].DATAIN
cp_data[75] => m0_burstcount.DATAA
cp_data[75] => rf_source_data[75].DATAIN
cp_data[76] => rf_source_data[76].DATAIN
cp_data[77] => rf_source_data[77].DATAIN
cp_data[78] => rf_source_data[78].DATAIN
cp_data[79] => rf_source_data[79].DATAIN
cp_data[80] => rf_source_data[80].DATAIN
cp_data[81] => rf_source_data[81].DATAIN
cp_data[82] => rf_source_data[82].DATAIN
cp_data[83] => rf_source_data[83].DATAIN
cp_data[84] => rf_source_data[84].DATAIN
cp_data[85] => rf_source_data[85].DATAIN
cp_data[86] => rf_source_data[86].DATAIN
cp_data[87] => rf_source_data[87].DATAIN
cp_data[88] => rf_source_data[88].DATAIN
cp_data[88] => m0_debugaccess.DATAIN
cp_channel[0] => ~NO_FANOUT~
cp_channel[1] => ~NO_FANOUT~
cp_channel[2] => ~NO_FANOUT~
cp_channel[3] => ~NO_FANOUT~
cp_channel[4] => ~NO_FANOUT~
cp_channel[5] => ~NO_FANOUT~
cp_channel[6] => ~NO_FANOUT~
cp_channel[7] => ~NO_FANOUT~
cp_channel[8] => ~NO_FANOUT~
cp_channel[9] => ~NO_FANOUT~
cp_channel[10] => ~NO_FANOUT~
cp_channel[11] => ~NO_FANOUT~
cp_channel[12] => ~NO_FANOUT~
cp_startofpacket => rf_source_startofpacket.DATAIN
cp_endofpacket => nonposted_write_endofpacket.IN1
cp_endofpacket => rf_source_endofpacket.DATAIN
rp_ready => rp_ready.IN1


|main|Proyecto:u1|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
clk => burst_uncompress_address_offset[0].CLK
clk => burst_uncompress_address_offset[1].CLK
clk => burst_uncompress_address_offset[2].CLK
clk => burst_uncompress_address_offset[3].CLK
clk => burst_uncompress_address_offset[4].CLK
clk => burst_uncompress_address_offset[5].CLK
clk => burst_uncompress_address_offset[6].CLK
clk => burst_uncompress_address_offset[7].CLK
clk => burst_uncompress_address_offset[8].CLK
clk => burst_uncompress_address_offset[9].CLK
clk => burst_uncompress_address_offset[10].CLK
clk => burst_uncompress_address_offset[11].CLK
clk => burst_uncompress_address_offset[12].CLK
clk => burst_uncompress_address_offset[13].CLK
clk => burst_uncompress_address_offset[14].CLK
clk => burst_uncompress_address_offset[15].CLK
clk => burst_uncompress_address_offset[16].CLK
clk => burst_uncompress_address_offset[17].CLK
clk => burst_uncompress_address_offset[18].CLK
clk => burst_uncompress_address_offset[19].CLK
clk => burst_uncompress_address_offset[20].CLK
clk => burst_uncompress_address_offset[21].CLK
clk => burst_uncompress_address_offset[22].CLK
clk => burst_uncompress_address_offset[23].CLK
clk => burst_uncompress_address_offset[24].CLK
clk => burst_uncompress_address_offset[25].CLK
clk => burst_uncompress_address_offset[26].CLK
clk => burst_uncompress_address_offset[27].CLK
clk => burst_uncompress_address_offset[28].CLK
clk => burst_uncompress_address_offset[29].CLK
clk => burst_uncompress_address_offset[30].CLK
clk => burst_uncompress_address_offset[31].CLK
clk => burst_uncompress_address_base[0].CLK
clk => burst_uncompress_address_base[1].CLK
clk => burst_uncompress_address_base[2].CLK
clk => burst_uncompress_address_base[3].CLK
clk => burst_uncompress_address_base[4].CLK
clk => burst_uncompress_address_base[5].CLK
clk => burst_uncompress_address_base[6].CLK
clk => burst_uncompress_address_base[7].CLK
clk => burst_uncompress_address_base[8].CLK
clk => burst_uncompress_address_base[9].CLK
clk => burst_uncompress_address_base[10].CLK
clk => burst_uncompress_address_base[11].CLK
clk => burst_uncompress_address_base[12].CLK
clk => burst_uncompress_address_base[13].CLK
clk => burst_uncompress_address_base[14].CLK
clk => burst_uncompress_address_base[15].CLK
clk => burst_uncompress_address_base[16].CLK
clk => burst_uncompress_address_base[17].CLK
clk => burst_uncompress_address_base[18].CLK
clk => burst_uncompress_address_base[19].CLK
clk => burst_uncompress_address_base[20].CLK
clk => burst_uncompress_address_base[21].CLK
clk => burst_uncompress_address_base[22].CLK
clk => burst_uncompress_address_base[23].CLK
clk => burst_uncompress_address_base[24].CLK
clk => burst_uncompress_address_base[25].CLK
clk => burst_uncompress_address_base[26].CLK
clk => burst_uncompress_address_base[27].CLK
clk => burst_uncompress_address_base[28].CLK
clk => burst_uncompress_address_base[29].CLK
clk => burst_uncompress_address_base[30].CLK
clk => burst_uncompress_address_base[31].CLK
clk => burst_uncompress_byte_counter[0].CLK
clk => burst_uncompress_byte_counter[1].CLK
clk => burst_uncompress_byte_counter[2].CLK
clk => burst_uncompress_busy.CLK
reset => burst_uncompress_address_offset[0].ACLR
reset => burst_uncompress_address_offset[1].ACLR
reset => burst_uncompress_address_offset[2].ACLR
reset => burst_uncompress_address_offset[3].ACLR
reset => burst_uncompress_address_offset[4].ACLR
reset => burst_uncompress_address_offset[5].ACLR
reset => burst_uncompress_address_offset[6].ACLR
reset => burst_uncompress_address_offset[7].ACLR
reset => burst_uncompress_address_offset[8].ACLR
reset => burst_uncompress_address_offset[9].ACLR
reset => burst_uncompress_address_offset[10].ACLR
reset => burst_uncompress_address_offset[11].ACLR
reset => burst_uncompress_address_offset[12].ACLR
reset => burst_uncompress_address_offset[13].ACLR
reset => burst_uncompress_address_offset[14].ACLR
reset => burst_uncompress_address_offset[15].ACLR
reset => burst_uncompress_address_offset[16].ACLR
reset => burst_uncompress_address_offset[17].ACLR
reset => burst_uncompress_address_offset[18].ACLR
reset => burst_uncompress_address_offset[19].ACLR
reset => burst_uncompress_address_offset[20].ACLR
reset => burst_uncompress_address_offset[21].ACLR
reset => burst_uncompress_address_offset[22].ACLR
reset => burst_uncompress_address_offset[23].ACLR
reset => burst_uncompress_address_offset[24].ACLR
reset => burst_uncompress_address_offset[25].ACLR
reset => burst_uncompress_address_offset[26].ACLR
reset => burst_uncompress_address_offset[27].ACLR
reset => burst_uncompress_address_offset[28].ACLR
reset => burst_uncompress_address_offset[29].ACLR
reset => burst_uncompress_address_offset[30].ACLR
reset => burst_uncompress_address_offset[31].ACLR
reset => burst_uncompress_address_base[0].ACLR
reset => burst_uncompress_address_base[1].ACLR
reset => burst_uncompress_address_base[2].ACLR
reset => burst_uncompress_address_base[3].ACLR
reset => burst_uncompress_address_base[4].ACLR
reset => burst_uncompress_address_base[5].ACLR
reset => burst_uncompress_address_base[6].ACLR
reset => burst_uncompress_address_base[7].ACLR
reset => burst_uncompress_address_base[8].ACLR
reset => burst_uncompress_address_base[9].ACLR
reset => burst_uncompress_address_base[10].ACLR
reset => burst_uncompress_address_base[11].ACLR
reset => burst_uncompress_address_base[12].ACLR
reset => burst_uncompress_address_base[13].ACLR
reset => burst_uncompress_address_base[14].ACLR
reset => burst_uncompress_address_base[15].ACLR
reset => burst_uncompress_address_base[16].ACLR
reset => burst_uncompress_address_base[17].ACLR
reset => burst_uncompress_address_base[18].ACLR
reset => burst_uncompress_address_base[19].ACLR
reset => burst_uncompress_address_base[20].ACLR
reset => burst_uncompress_address_base[21].ACLR
reset => burst_uncompress_address_base[22].ACLR
reset => burst_uncompress_address_base[23].ACLR
reset => burst_uncompress_address_base[24].ACLR
reset => burst_uncompress_address_base[25].ACLR
reset => burst_uncompress_address_base[26].ACLR
reset => burst_uncompress_address_base[27].ACLR
reset => burst_uncompress_address_base[28].ACLR
reset => burst_uncompress_address_base[29].ACLR
reset => burst_uncompress_address_base[30].ACLR
reset => burst_uncompress_address_base[31].ACLR
reset => burst_uncompress_byte_counter[0].ACLR
reset => burst_uncompress_byte_counter[1].ACLR
reset => burst_uncompress_byte_counter[2].ACLR
reset => burst_uncompress_busy.ACLR
sink_startofpacket => source_startofpacket.IN1
sink_endofpacket => source_endofpacket.IN1
sink_valid => first_packet_beat.IN1
sink_valid => last_packet_beat.IN1
sink_valid => last_packet_beat.IN1
sink_valid => always0.IN1
sink_valid => sink_ready.IN0
sink_valid => source_valid.DATAIN
sink_addr[0] => burst_uncompress_address_base.IN0
sink_addr[0] => comb.DATAB
sink_addr[0] => source_addr.DATAB
sink_addr[1] => burst_uncompress_address_base.IN0
sink_addr[1] => comb.DATAB
sink_addr[1] => source_addr.DATAB
sink_addr[2] => burst_uncompress_address_base.IN0
sink_addr[2] => comb.DATAB
sink_addr[2] => source_addr.DATAB
sink_addr[3] => burst_uncompress_address_base.IN0
sink_addr[3] => comb.DATAB
sink_addr[3] => source_addr.DATAB
sink_addr[4] => burst_uncompress_address_base.IN0
sink_addr[4] => comb.DATAB
sink_addr[4] => source_addr.DATAB
sink_addr[5] => burst_uncompress_address_base.IN0
sink_addr[5] => comb.DATAB
sink_addr[5] => source_addr.DATAB
sink_addr[6] => burst_uncompress_address_base.IN0
sink_addr[6] => comb.DATAB
sink_addr[6] => source_addr.DATAB
sink_addr[7] => burst_uncompress_address_base.IN0
sink_addr[7] => comb.DATAB
sink_addr[7] => source_addr.DATAB
sink_addr[8] => burst_uncompress_address_base.IN0
sink_addr[8] => comb.DATAB
sink_addr[8] => source_addr.DATAB
sink_addr[9] => burst_uncompress_address_base.IN0
sink_addr[9] => comb.DATAB
sink_addr[9] => source_addr.DATAB
sink_addr[10] => burst_uncompress_address_base.IN0
sink_addr[10] => comb.DATAB
sink_addr[10] => source_addr.DATAB
sink_addr[11] => burst_uncompress_address_base.IN0
sink_addr[11] => comb.DATAB
sink_addr[11] => source_addr.DATAB
sink_addr[12] => burst_uncompress_address_base.IN0
sink_addr[12] => comb.DATAB
sink_addr[12] => source_addr.DATAB
sink_addr[13] => burst_uncompress_address_base.IN0
sink_addr[13] => comb.DATAB
sink_addr[13] => source_addr.DATAB
sink_addr[14] => burst_uncompress_address_base.IN0
sink_addr[14] => comb.DATAB
sink_addr[14] => source_addr.DATAB
sink_addr[15] => burst_uncompress_address_base.IN0
sink_addr[15] => comb.DATAB
sink_addr[15] => source_addr.DATAB
sink_addr[16] => burst_uncompress_address_base.IN0
sink_addr[16] => comb.DATAB
sink_addr[16] => source_addr.DATAB
sink_addr[17] => burst_uncompress_address_base.IN0
sink_addr[17] => comb.DATAB
sink_addr[17] => source_addr.DATAB
sink_addr[18] => burst_uncompress_address_base.IN0
sink_addr[18] => comb.DATAB
sink_addr[18] => source_addr.DATAB
sink_addr[19] => burst_uncompress_address_base.IN0
sink_addr[19] => comb.DATAB
sink_addr[19] => source_addr.DATAB
sink_addr[20] => burst_uncompress_address_base.IN0
sink_addr[20] => comb.DATAB
sink_addr[20] => source_addr.DATAB
sink_addr[21] => burst_uncompress_address_base.IN0
sink_addr[21] => comb.DATAB
sink_addr[21] => source_addr.DATAB
sink_addr[22] => burst_uncompress_address_base.IN0
sink_addr[22] => comb.DATAB
sink_addr[22] => source_addr.DATAB
sink_addr[23] => burst_uncompress_address_base.IN0
sink_addr[23] => comb.DATAB
sink_addr[23] => source_addr.DATAB
sink_addr[24] => burst_uncompress_address_base.IN0
sink_addr[24] => comb.DATAB
sink_addr[24] => source_addr.DATAB
sink_addr[25] => burst_uncompress_address_base.IN0
sink_addr[25] => comb.DATAB
sink_addr[25] => source_addr.DATAB
sink_addr[26] => burst_uncompress_address_base.IN0
sink_addr[26] => comb.DATAB
sink_addr[26] => source_addr.DATAB
sink_addr[27] => burst_uncompress_address_base.IN0
sink_addr[27] => comb.DATAB
sink_addr[27] => source_addr.DATAB
sink_addr[28] => burst_uncompress_address_base.IN0
sink_addr[28] => comb.DATAB
sink_addr[28] => source_addr.DATAB
sink_addr[29] => burst_uncompress_address_base.IN0
sink_addr[29] => comb.DATAB
sink_addr[29] => source_addr.DATAB
sink_addr[30] => burst_uncompress_address_base.IN0
sink_addr[30] => comb.DATAB
sink_addr[30] => source_addr.DATAB
sink_addr[31] => burst_uncompress_address_base.IN0
sink_addr[31] => comb.DATAB
sink_addr[31] => source_addr.DATAB
sink_burstwrap[0] => p1_burst_uncompress_address_offset[0].IN1
sink_burstwrap[0] => source_burstwrap[0].DATAIN
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[1] => p1_burst_uncompress_address_offset[1].IN1
sink_burstwrap[1] => source_burstwrap[1].DATAIN
sink_burstwrap[1] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[2].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[31].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[30].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[29].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[28].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[27].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[26].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[25].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[24].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[23].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[22].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[21].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[20].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[19].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[18].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[17].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[16].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[15].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[14].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[13].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[12].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[11].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[10].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[9].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[8].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[7].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[6].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[5].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[4].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[3].IN1
sink_burstwrap[2] => source_burstwrap[2].DATAIN
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_byte_cnt[0] => source_byte_cnt.DATAB
sink_byte_cnt[0] => Add1.IN6
sink_byte_cnt[0] => Equal1.IN1
sink_byte_cnt[1] => source_byte_cnt.DATAB
sink_byte_cnt[1] => Add1.IN5
sink_byte_cnt[1] => Equal1.IN0
sink_byte_cnt[2] => source_byte_cnt.DATAB
sink_byte_cnt[2] => Add1.IN4
sink_byte_cnt[2] => Equal1.IN2
sink_is_compressed => last_packet_beat.IN1
source_ready => always1.IN1
source_ready => sink_ready.IN1


|main|Proyecto:u1|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo
clk => csr_readdata[0]~reg0.CLK
clk => csr_readdata[1]~reg0.CLK
clk => csr_readdata[2]~reg0.CLK
clk => csr_readdata[3]~reg0.CLK
clk => csr_readdata[4]~reg0.CLK
clk => csr_readdata[5]~reg0.CLK
clk => csr_readdata[6]~reg0.CLK
clk => csr_readdata[7]~reg0.CLK
clk => csr_readdata[8]~reg0.CLK
clk => csr_readdata[9]~reg0.CLK
clk => csr_readdata[10]~reg0.CLK
clk => csr_readdata[11]~reg0.CLK
clk => csr_readdata[12]~reg0.CLK
clk => csr_readdata[13]~reg0.CLK
clk => csr_readdata[14]~reg0.CLK
clk => csr_readdata[15]~reg0.CLK
clk => csr_readdata[16]~reg0.CLK
clk => csr_readdata[17]~reg0.CLK
clk => csr_readdata[18]~reg0.CLK
clk => csr_readdata[19]~reg0.CLK
clk => csr_readdata[20]~reg0.CLK
clk => csr_readdata[21]~reg0.CLK
clk => csr_readdata[22]~reg0.CLK
clk => csr_readdata[23]~reg0.CLK
clk => csr_readdata[24]~reg0.CLK
clk => csr_readdata[25]~reg0.CLK
clk => csr_readdata[26]~reg0.CLK
clk => csr_readdata[27]~reg0.CLK
clk => csr_readdata[28]~reg0.CLK
clk => csr_readdata[29]~reg0.CLK
clk => csr_readdata[30]~reg0.CLK
clk => csr_readdata[31]~reg0.CLK
clk => mem_used[1].CLK
clk => mem_used[0].CLK
clk => mem[1][0].CLK
clk => mem[1][1].CLK
clk => mem[1][2].CLK
clk => mem[1][3].CLK
clk => mem[1][4].CLK
clk => mem[1][5].CLK
clk => mem[1][6].CLK
clk => mem[1][7].CLK
clk => mem[1][8].CLK
clk => mem[1][9].CLK
clk => mem[1][10].CLK
clk => mem[1][11].CLK
clk => mem[1][12].CLK
clk => mem[1][13].CLK
clk => mem[1][14].CLK
clk => mem[1][15].CLK
clk => mem[1][16].CLK
clk => mem[1][17].CLK
clk => mem[1][18].CLK
clk => mem[1][19].CLK
clk => mem[1][20].CLK
clk => mem[1][21].CLK
clk => mem[1][22].CLK
clk => mem[1][23].CLK
clk => mem[1][24].CLK
clk => mem[1][25].CLK
clk => mem[1][26].CLK
clk => mem[1][27].CLK
clk => mem[1][28].CLK
clk => mem[1][29].CLK
clk => mem[1][30].CLK
clk => mem[1][31].CLK
clk => mem[1][32].CLK
clk => mem[1][33].CLK
clk => mem[1][34].CLK
clk => mem[1][35].CLK
clk => mem[1][36].CLK
clk => mem[1][37].CLK
clk => mem[1][38].CLK
clk => mem[1][39].CLK
clk => mem[1][40].CLK
clk => mem[1][41].CLK
clk => mem[1][42].CLK
clk => mem[1][43].CLK
clk => mem[1][44].CLK
clk => mem[1][45].CLK
clk => mem[1][46].CLK
clk => mem[1][47].CLK
clk => mem[1][48].CLK
clk => mem[1][49].CLK
clk => mem[1][50].CLK
clk => mem[1][51].CLK
clk => mem[1][52].CLK
clk => mem[1][53].CLK
clk => mem[1][54].CLK
clk => mem[1][55].CLK
clk => mem[1][56].CLK
clk => mem[1][57].CLK
clk => mem[1][58].CLK
clk => mem[1][59].CLK
clk => mem[1][60].CLK
clk => mem[1][61].CLK
clk => mem[1][62].CLK
clk => mem[1][63].CLK
clk => mem[1][64].CLK
clk => mem[1][65].CLK
clk => mem[1][66].CLK
clk => mem[1][67].CLK
clk => mem[1][68].CLK
clk => mem[1][69].CLK
clk => mem[1][70].CLK
clk => mem[1][71].CLK
clk => mem[1][72].CLK
clk => mem[1][73].CLK
clk => mem[1][74].CLK
clk => mem[1][75].CLK
clk => mem[1][76].CLK
clk => mem[1][77].CLK
clk => mem[1][78].CLK
clk => mem[1][79].CLK
clk => mem[1][80].CLK
clk => mem[1][81].CLK
clk => mem[1][82].CLK
clk => mem[1][83].CLK
clk => mem[1][84].CLK
clk => mem[1][85].CLK
clk => mem[1][86].CLK
clk => mem[1][87].CLK
clk => mem[1][88].CLK
clk => mem[1][89].CLK
clk => mem[1][90].CLK
clk => mem[1][91].CLK
clk => mem[0][0].CLK
clk => mem[0][1].CLK
clk => mem[0][2].CLK
clk => mem[0][3].CLK
clk => mem[0][4].CLK
clk => mem[0][5].CLK
clk => mem[0][6].CLK
clk => mem[0][7].CLK
clk => mem[0][8].CLK
clk => mem[0][9].CLK
clk => mem[0][10].CLK
clk => mem[0][11].CLK
clk => mem[0][12].CLK
clk => mem[0][13].CLK
clk => mem[0][14].CLK
clk => mem[0][15].CLK
clk => mem[0][16].CLK
clk => mem[0][17].CLK
clk => mem[0][18].CLK
clk => mem[0][19].CLK
clk => mem[0][20].CLK
clk => mem[0][21].CLK
clk => mem[0][22].CLK
clk => mem[0][23].CLK
clk => mem[0][24].CLK
clk => mem[0][25].CLK
clk => mem[0][26].CLK
clk => mem[0][27].CLK
clk => mem[0][28].CLK
clk => mem[0][29].CLK
clk => mem[0][30].CLK
clk => mem[0][31].CLK
clk => mem[0][32].CLK
clk => mem[0][33].CLK
clk => mem[0][34].CLK
clk => mem[0][35].CLK
clk => mem[0][36].CLK
clk => mem[0][37].CLK
clk => mem[0][38].CLK
clk => mem[0][39].CLK
clk => mem[0][40].CLK
clk => mem[0][41].CLK
clk => mem[0][42].CLK
clk => mem[0][43].CLK
clk => mem[0][44].CLK
clk => mem[0][45].CLK
clk => mem[0][46].CLK
clk => mem[0][47].CLK
clk => mem[0][48].CLK
clk => mem[0][49].CLK
clk => mem[0][50].CLK
clk => mem[0][51].CLK
clk => mem[0][52].CLK
clk => mem[0][53].CLK
clk => mem[0][54].CLK
clk => mem[0][55].CLK
clk => mem[0][56].CLK
clk => mem[0][57].CLK
clk => mem[0][58].CLK
clk => mem[0][59].CLK
clk => mem[0][60].CLK
clk => mem[0][61].CLK
clk => mem[0][62].CLK
clk => mem[0][63].CLK
clk => mem[0][64].CLK
clk => mem[0][65].CLK
clk => mem[0][66].CLK
clk => mem[0][67].CLK
clk => mem[0][68].CLK
clk => mem[0][69].CLK
clk => mem[0][70].CLK
clk => mem[0][71].CLK
clk => mem[0][72].CLK
clk => mem[0][73].CLK
clk => mem[0][74].CLK
clk => mem[0][75].CLK
clk => mem[0][76].CLK
clk => mem[0][77].CLK
clk => mem[0][78].CLK
clk => mem[0][79].CLK
clk => mem[0][80].CLK
clk => mem[0][81].CLK
clk => mem[0][82].CLK
clk => mem[0][83].CLK
clk => mem[0][84].CLK
clk => mem[0][85].CLK
clk => mem[0][86].CLK
clk => mem[0][87].CLK
clk => mem[0][88].CLK
clk => mem[0][89].CLK
clk => mem[0][90].CLK
clk => mem[0][91].CLK
reset => csr_readdata[0]~reg0.ACLR
reset => csr_readdata[1]~reg0.ACLR
reset => csr_readdata[2]~reg0.ACLR
reset => csr_readdata[3]~reg0.ACLR
reset => csr_readdata[4]~reg0.ACLR
reset => csr_readdata[5]~reg0.ACLR
reset => csr_readdata[6]~reg0.ACLR
reset => csr_readdata[7]~reg0.ACLR
reset => csr_readdata[8]~reg0.ACLR
reset => csr_readdata[9]~reg0.ACLR
reset => csr_readdata[10]~reg0.ACLR
reset => csr_readdata[11]~reg0.ACLR
reset => csr_readdata[12]~reg0.ACLR
reset => csr_readdata[13]~reg0.ACLR
reset => csr_readdata[14]~reg0.ACLR
reset => csr_readdata[15]~reg0.ACLR
reset => csr_readdata[16]~reg0.ACLR
reset => csr_readdata[17]~reg0.ACLR
reset => csr_readdata[18]~reg0.ACLR
reset => csr_readdata[19]~reg0.ACLR
reset => csr_readdata[20]~reg0.ACLR
reset => csr_readdata[21]~reg0.ACLR
reset => csr_readdata[22]~reg0.ACLR
reset => csr_readdata[23]~reg0.ACLR
reset => csr_readdata[24]~reg0.ACLR
reset => csr_readdata[25]~reg0.ACLR
reset => csr_readdata[26]~reg0.ACLR
reset => csr_readdata[27]~reg0.ACLR
reset => csr_readdata[28]~reg0.ACLR
reset => csr_readdata[29]~reg0.ACLR
reset => csr_readdata[30]~reg0.ACLR
reset => csr_readdata[31]~reg0.ACLR
reset => mem_used[1].ACLR
reset => mem_used[0].ACLR
reset => mem[1][0].ACLR
reset => mem[1][1].ACLR
reset => mem[1][2].ACLR
reset => mem[1][3].ACLR
reset => mem[1][4].ACLR
reset => mem[1][5].ACLR
reset => mem[1][6].ACLR
reset => mem[1][7].ACLR
reset => mem[1][8].ACLR
reset => mem[1][9].ACLR
reset => mem[1][10].ACLR
reset => mem[1][11].ACLR
reset => mem[1][12].ACLR
reset => mem[1][13].ACLR
reset => mem[1][14].ACLR
reset => mem[1][15].ACLR
reset => mem[1][16].ACLR
reset => mem[1][17].ACLR
reset => mem[1][18].ACLR
reset => mem[1][19].ACLR
reset => mem[1][20].ACLR
reset => mem[1][21].ACLR
reset => mem[1][22].ACLR
reset => mem[1][23].ACLR
reset => mem[1][24].ACLR
reset => mem[1][25].ACLR
reset => mem[1][26].ACLR
reset => mem[1][27].ACLR
reset => mem[1][28].ACLR
reset => mem[1][29].ACLR
reset => mem[1][30].ACLR
reset => mem[1][31].ACLR
reset => mem[1][32].ACLR
reset => mem[1][33].ACLR
reset => mem[1][34].ACLR
reset => mem[1][35].ACLR
reset => mem[1][36].ACLR
reset => mem[1][37].ACLR
reset => mem[1][38].ACLR
reset => mem[1][39].ACLR
reset => mem[1][40].ACLR
reset => mem[1][41].ACLR
reset => mem[1][42].ACLR
reset => mem[1][43].ACLR
reset => mem[1][44].ACLR
reset => mem[1][45].ACLR
reset => mem[1][46].ACLR
reset => mem[1][47].ACLR
reset => mem[1][48].ACLR
reset => mem[1][49].ACLR
reset => mem[1][50].ACLR
reset => mem[1][51].ACLR
reset => mem[1][52].ACLR
reset => mem[1][53].ACLR
reset => mem[1][54].ACLR
reset => mem[1][55].ACLR
reset => mem[1][56].ACLR
reset => mem[1][57].ACLR
reset => mem[1][58].ACLR
reset => mem[1][59].ACLR
reset => mem[1][60].ACLR
reset => mem[1][61].ACLR
reset => mem[1][62].ACLR
reset => mem[1][63].ACLR
reset => mem[1][64].ACLR
reset => mem[1][65].ACLR
reset => mem[1][66].ACLR
reset => mem[1][67].ACLR
reset => mem[1][68].ACLR
reset => mem[1][69].ACLR
reset => mem[1][70].ACLR
reset => mem[1][71].ACLR
reset => mem[1][72].ACLR
reset => mem[1][73].ACLR
reset => mem[1][74].ACLR
reset => mem[1][75].ACLR
reset => mem[1][76].ACLR
reset => mem[1][77].ACLR
reset => mem[1][78].ACLR
reset => mem[1][79].ACLR
reset => mem[1][80].ACLR
reset => mem[1][81].ACLR
reset => mem[1][82].ACLR
reset => mem[1][83].ACLR
reset => mem[1][84].ACLR
reset => mem[1][85].ACLR
reset => mem[1][86].ACLR
reset => mem[1][87].ACLR
reset => mem[1][88].ACLR
reset => mem[1][89].ACLR
reset => mem[1][90].ACLR
reset => mem[1][91].ACLR
reset => mem[0][0].ACLR
reset => mem[0][1].ACLR
reset => mem[0][2].ACLR
reset => mem[0][3].ACLR
reset => mem[0][4].ACLR
reset => mem[0][5].ACLR
reset => mem[0][6].ACLR
reset => mem[0][7].ACLR
reset => mem[0][8].ACLR
reset => mem[0][9].ACLR
reset => mem[0][10].ACLR
reset => mem[0][11].ACLR
reset => mem[0][12].ACLR
reset => mem[0][13].ACLR
reset => mem[0][14].ACLR
reset => mem[0][15].ACLR
reset => mem[0][16].ACLR
reset => mem[0][17].ACLR
reset => mem[0][18].ACLR
reset => mem[0][19].ACLR
reset => mem[0][20].ACLR
reset => mem[0][21].ACLR
reset => mem[0][22].ACLR
reset => mem[0][23].ACLR
reset => mem[0][24].ACLR
reset => mem[0][25].ACLR
reset => mem[0][26].ACLR
reset => mem[0][27].ACLR
reset => mem[0][28].ACLR
reset => mem[0][29].ACLR
reset => mem[0][30].ACLR
reset => mem[0][31].ACLR
reset => mem[0][32].ACLR
reset => mem[0][33].ACLR
reset => mem[0][34].ACLR
reset => mem[0][35].ACLR
reset => mem[0][36].ACLR
reset => mem[0][37].ACLR
reset => mem[0][38].ACLR
reset => mem[0][39].ACLR
reset => mem[0][40].ACLR
reset => mem[0][41].ACLR
reset => mem[0][42].ACLR
reset => mem[0][43].ACLR
reset => mem[0][44].ACLR
reset => mem[0][45].ACLR
reset => mem[0][46].ACLR
reset => mem[0][47].ACLR
reset => mem[0][48].ACLR
reset => mem[0][49].ACLR
reset => mem[0][50].ACLR
reset => mem[0][51].ACLR
reset => mem[0][52].ACLR
reset => mem[0][53].ACLR
reset => mem[0][54].ACLR
reset => mem[0][55].ACLR
reset => mem[0][56].ACLR
reset => mem[0][57].ACLR
reset => mem[0][58].ACLR
reset => mem[0][59].ACLR
reset => mem[0][60].ACLR
reset => mem[0][61].ACLR
reset => mem[0][62].ACLR
reset => mem[0][63].ACLR
reset => mem[0][64].ACLR
reset => mem[0][65].ACLR
reset => mem[0][66].ACLR
reset => mem[0][67].ACLR
reset => mem[0][68].ACLR
reset => mem[0][69].ACLR
reset => mem[0][70].ACLR
reset => mem[0][71].ACLR
reset => mem[0][72].ACLR
reset => mem[0][73].ACLR
reset => mem[0][74].ACLR
reset => mem[0][75].ACLR
reset => mem[0][76].ACLR
reset => mem[0][77].ACLR
reset => mem[0][78].ACLR
reset => mem[0][79].ACLR
reset => mem[0][80].ACLR
reset => mem[0][81].ACLR
reset => mem[0][82].ACLR
reset => mem[0][83].ACLR
reset => mem[0][84].ACLR
reset => mem[0][85].ACLR
reset => mem[0][86].ACLR
reset => mem[0][87].ACLR
reset => mem[0][88].ACLR
reset => mem[0][89].ACLR
reset => mem[0][90].ACLR
reset => mem[0][91].ACLR
in_data[0] => mem.DATAB
in_data[1] => mem.DATAB
in_data[2] => mem.DATAB
in_data[3] => mem.DATAB
in_data[4] => mem.DATAB
in_data[5] => mem.DATAB
in_data[6] => mem.DATAB
in_data[7] => mem.DATAB
in_data[8] => mem.DATAB
in_data[9] => mem.DATAB
in_data[10] => mem.DATAB
in_data[11] => mem.DATAB
in_data[12] => mem.DATAB
in_data[13] => mem.DATAB
in_data[14] => mem.DATAB
in_data[15] => mem.DATAB
in_data[16] => mem.DATAB
in_data[17] => mem.DATAB
in_data[18] => mem.DATAB
in_data[19] => mem.DATAB
in_data[20] => mem.DATAB
in_data[21] => mem.DATAB
in_data[22] => mem.DATAB
in_data[23] => mem.DATAB
in_data[24] => mem.DATAB
in_data[25] => mem.DATAB
in_data[26] => mem.DATAB
in_data[27] => mem.DATAB
in_data[28] => mem.DATAB
in_data[29] => mem.DATAB
in_data[30] => mem.DATAB
in_data[31] => mem.DATAB
in_data[32] => mem.DATAB
in_data[33] => mem.DATAB
in_data[34] => mem.DATAB
in_data[35] => mem.DATAB
in_data[36] => mem.DATAB
in_data[37] => mem.DATAB
in_data[38] => mem.DATAB
in_data[39] => mem.DATAB
in_data[40] => mem.DATAB
in_data[41] => mem.DATAB
in_data[42] => mem.DATAB
in_data[43] => mem.DATAB
in_data[44] => mem.DATAB
in_data[45] => mem.DATAB
in_data[46] => mem.DATAB
in_data[47] => mem.DATAB
in_data[48] => mem.DATAB
in_data[49] => mem.DATAB
in_data[50] => mem.DATAB
in_data[51] => mem.DATAB
in_data[52] => mem.DATAB
in_data[53] => mem.DATAB
in_data[54] => mem.DATAB
in_data[55] => mem.DATAB
in_data[56] => mem.DATAB
in_data[57] => mem.DATAB
in_data[58] => mem.DATAB
in_data[59] => mem.DATAB
in_data[60] => mem.DATAB
in_data[61] => mem.DATAB
in_data[62] => mem.DATAB
in_data[63] => mem.DATAB
in_data[64] => mem.DATAB
in_data[65] => mem.DATAB
in_data[66] => mem.DATAB
in_data[67] => mem.DATAB
in_data[68] => mem.DATAB
in_data[69] => mem.DATAB
in_data[70] => mem.DATAB
in_data[71] => mem.DATAB
in_data[72] => mem.DATAB
in_data[73] => mem.DATAB
in_data[74] => mem.DATAB
in_data[75] => mem.DATAB
in_data[76] => mem.DATAB
in_data[77] => mem.DATAB
in_data[78] => mem.DATAB
in_data[79] => mem.DATAB
in_data[80] => mem.DATAB
in_data[81] => mem.DATAB
in_data[82] => mem.DATAB
in_data[83] => mem.DATAB
in_data[84] => mem.DATAB
in_data[85] => mem.DATAB
in_data[86] => mem.DATAB
in_data[87] => mem.DATAB
in_data[88] => mem.DATAB
in_data[89] => mem.DATAB
in_valid => write.IN1
in_startofpacket => mem.DATAB
in_endofpacket => mem.DATAB
in_empty[0] => ~NO_FANOUT~
in_error[0] => out_error[0].DATAIN
in_error[0] => out_empty[0].DATAIN
in_channel[0] => out_channel[0].DATAIN
out_ready => internal_out_ready.IN1
csr_address[0] => ~NO_FANOUT~
csr_address[1] => ~NO_FANOUT~
csr_write => ~NO_FANOUT~
csr_read => csr_readdata[0]~reg0.ENA
csr_read => csr_readdata[31]~reg0.ENA
csr_read => csr_readdata[30]~reg0.ENA
csr_read => csr_readdata[29]~reg0.ENA
csr_read => csr_readdata[28]~reg0.ENA
csr_read => csr_readdata[27]~reg0.ENA
csr_read => csr_readdata[26]~reg0.ENA
csr_read => csr_readdata[25]~reg0.ENA
csr_read => csr_readdata[24]~reg0.ENA
csr_read => csr_readdata[23]~reg0.ENA
csr_read => csr_readdata[22]~reg0.ENA
csr_read => csr_readdata[21]~reg0.ENA
csr_read => csr_readdata[20]~reg0.ENA
csr_read => csr_readdata[19]~reg0.ENA
csr_read => csr_readdata[18]~reg0.ENA
csr_read => csr_readdata[17]~reg0.ENA
csr_read => csr_readdata[16]~reg0.ENA
csr_read => csr_readdata[15]~reg0.ENA
csr_read => csr_readdata[14]~reg0.ENA
csr_read => csr_readdata[13]~reg0.ENA
csr_read => csr_readdata[12]~reg0.ENA
csr_read => csr_readdata[11]~reg0.ENA
csr_read => csr_readdata[10]~reg0.ENA
csr_read => csr_readdata[9]~reg0.ENA
csr_read => csr_readdata[8]~reg0.ENA
csr_read => csr_readdata[7]~reg0.ENA
csr_read => csr_readdata[6]~reg0.ENA
csr_read => csr_readdata[5]~reg0.ENA
csr_read => csr_readdata[4]~reg0.ENA
csr_read => csr_readdata[3]~reg0.ENA
csr_read => csr_readdata[2]~reg0.ENA
csr_read => csr_readdata[1]~reg0.ENA
csr_writedata[0] => ~NO_FANOUT~
csr_writedata[1] => ~NO_FANOUT~
csr_writedata[2] => ~NO_FANOUT~
csr_writedata[3] => ~NO_FANOUT~
csr_writedata[4] => ~NO_FANOUT~
csr_writedata[5] => ~NO_FANOUT~
csr_writedata[6] => ~NO_FANOUT~
csr_writedata[7] => ~NO_FANOUT~
csr_writedata[8] => ~NO_FANOUT~
csr_writedata[9] => ~NO_FANOUT~
csr_writedata[10] => ~NO_FANOUT~
csr_writedata[11] => ~NO_FANOUT~
csr_writedata[12] => ~NO_FANOUT~
csr_writedata[13] => ~NO_FANOUT~
csr_writedata[14] => ~NO_FANOUT~
csr_writedata[15] => ~NO_FANOUT~
csr_writedata[16] => ~NO_FANOUT~
csr_writedata[17] => ~NO_FANOUT~
csr_writedata[18] => ~NO_FANOUT~
csr_writedata[19] => ~NO_FANOUT~
csr_writedata[20] => ~NO_FANOUT~
csr_writedata[21] => ~NO_FANOUT~
csr_writedata[22] => ~NO_FANOUT~
csr_writedata[23] => ~NO_FANOUT~
csr_writedata[24] => ~NO_FANOUT~
csr_writedata[25] => ~NO_FANOUT~
csr_writedata[26] => ~NO_FANOUT~
csr_writedata[27] => ~NO_FANOUT~
csr_writedata[28] => ~NO_FANOUT~
csr_writedata[29] => ~NO_FANOUT~
csr_writedata[30] => ~NO_FANOUT~
csr_writedata[31] => ~NO_FANOUT~


|main|Proyecto:u1|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo
clk => csr_readdata[0]~reg0.CLK
clk => csr_readdata[1]~reg0.CLK
clk => csr_readdata[2]~reg0.CLK
clk => csr_readdata[3]~reg0.CLK
clk => csr_readdata[4]~reg0.CLK
clk => csr_readdata[5]~reg0.CLK
clk => csr_readdata[6]~reg0.CLK
clk => csr_readdata[7]~reg0.CLK
clk => csr_readdata[8]~reg0.CLK
clk => csr_readdata[9]~reg0.CLK
clk => csr_readdata[10]~reg0.CLK
clk => csr_readdata[11]~reg0.CLK
clk => csr_readdata[12]~reg0.CLK
clk => csr_readdata[13]~reg0.CLK
clk => csr_readdata[14]~reg0.CLK
clk => csr_readdata[15]~reg0.CLK
clk => csr_readdata[16]~reg0.CLK
clk => csr_readdata[17]~reg0.CLK
clk => csr_readdata[18]~reg0.CLK
clk => csr_readdata[19]~reg0.CLK
clk => csr_readdata[20]~reg0.CLK
clk => csr_readdata[21]~reg0.CLK
clk => csr_readdata[22]~reg0.CLK
clk => csr_readdata[23]~reg0.CLK
clk => csr_readdata[24]~reg0.CLK
clk => csr_readdata[25]~reg0.CLK
clk => csr_readdata[26]~reg0.CLK
clk => csr_readdata[27]~reg0.CLK
clk => csr_readdata[28]~reg0.CLK
clk => csr_readdata[29]~reg0.CLK
clk => csr_readdata[30]~reg0.CLK
clk => csr_readdata[31]~reg0.CLK
clk => mem_used[1].CLK
clk => mem_used[0].CLK
clk => mem[1][0].CLK
clk => mem[1][1].CLK
clk => mem[1][2].CLK
clk => mem[1][3].CLK
clk => mem[1][4].CLK
clk => mem[1][5].CLK
clk => mem[1][6].CLK
clk => mem[1][7].CLK
clk => mem[1][8].CLK
clk => mem[1][9].CLK
clk => mem[1][10].CLK
clk => mem[1][11].CLK
clk => mem[1][12].CLK
clk => mem[1][13].CLK
clk => mem[1][14].CLK
clk => mem[1][15].CLK
clk => mem[1][16].CLK
clk => mem[1][17].CLK
clk => mem[1][18].CLK
clk => mem[1][19].CLK
clk => mem[1][20].CLK
clk => mem[1][21].CLK
clk => mem[1][22].CLK
clk => mem[1][23].CLK
clk => mem[1][24].CLK
clk => mem[1][25].CLK
clk => mem[1][26].CLK
clk => mem[1][27].CLK
clk => mem[1][28].CLK
clk => mem[1][29].CLK
clk => mem[1][30].CLK
clk => mem[1][31].CLK
clk => mem[0][0].CLK
clk => mem[0][1].CLK
clk => mem[0][2].CLK
clk => mem[0][3].CLK
clk => mem[0][4].CLK
clk => mem[0][5].CLK
clk => mem[0][6].CLK
clk => mem[0][7].CLK
clk => mem[0][8].CLK
clk => mem[0][9].CLK
clk => mem[0][10].CLK
clk => mem[0][11].CLK
clk => mem[0][12].CLK
clk => mem[0][13].CLK
clk => mem[0][14].CLK
clk => mem[0][15].CLK
clk => mem[0][16].CLK
clk => mem[0][17].CLK
clk => mem[0][18].CLK
clk => mem[0][19].CLK
clk => mem[0][20].CLK
clk => mem[0][21].CLK
clk => mem[0][22].CLK
clk => mem[0][23].CLK
clk => mem[0][24].CLK
clk => mem[0][25].CLK
clk => mem[0][26].CLK
clk => mem[0][27].CLK
clk => mem[0][28].CLK
clk => mem[0][29].CLK
clk => mem[0][30].CLK
clk => mem[0][31].CLK
reset => csr_readdata[0]~reg0.ACLR
reset => csr_readdata[1]~reg0.ACLR
reset => csr_readdata[2]~reg0.ACLR
reset => csr_readdata[3]~reg0.ACLR
reset => csr_readdata[4]~reg0.ACLR
reset => csr_readdata[5]~reg0.ACLR
reset => csr_readdata[6]~reg0.ACLR
reset => csr_readdata[7]~reg0.ACLR
reset => csr_readdata[8]~reg0.ACLR
reset => csr_readdata[9]~reg0.ACLR
reset => csr_readdata[10]~reg0.ACLR
reset => csr_readdata[11]~reg0.ACLR
reset => csr_readdata[12]~reg0.ACLR
reset => csr_readdata[13]~reg0.ACLR
reset => csr_readdata[14]~reg0.ACLR
reset => csr_readdata[15]~reg0.ACLR
reset => csr_readdata[16]~reg0.ACLR
reset => csr_readdata[17]~reg0.ACLR
reset => csr_readdata[18]~reg0.ACLR
reset => csr_readdata[19]~reg0.ACLR
reset => csr_readdata[20]~reg0.ACLR
reset => csr_readdata[21]~reg0.ACLR
reset => csr_readdata[22]~reg0.ACLR
reset => csr_readdata[23]~reg0.ACLR
reset => csr_readdata[24]~reg0.ACLR
reset => csr_readdata[25]~reg0.ACLR
reset => csr_readdata[26]~reg0.ACLR
reset => csr_readdata[27]~reg0.ACLR
reset => csr_readdata[28]~reg0.ACLR
reset => csr_readdata[29]~reg0.ACLR
reset => csr_readdata[30]~reg0.ACLR
reset => csr_readdata[31]~reg0.ACLR
reset => mem_used[1].ACLR
reset => mem_used[0].ACLR
reset => mem[1][0].ACLR
reset => mem[1][1].ACLR
reset => mem[1][2].ACLR
reset => mem[1][3].ACLR
reset => mem[1][4].ACLR
reset => mem[1][5].ACLR
reset => mem[1][6].ACLR
reset => mem[1][7].ACLR
reset => mem[1][8].ACLR
reset => mem[1][9].ACLR
reset => mem[1][10].ACLR
reset => mem[1][11].ACLR
reset => mem[1][12].ACLR
reset => mem[1][13].ACLR
reset => mem[1][14].ACLR
reset => mem[1][15].ACLR
reset => mem[1][16].ACLR
reset => mem[1][17].ACLR
reset => mem[1][18].ACLR
reset => mem[1][19].ACLR
reset => mem[1][20].ACLR
reset => mem[1][21].ACLR
reset => mem[1][22].ACLR
reset => mem[1][23].ACLR
reset => mem[1][24].ACLR
reset => mem[1][25].ACLR
reset => mem[1][26].ACLR
reset => mem[1][27].ACLR
reset => mem[1][28].ACLR
reset => mem[1][29].ACLR
reset => mem[1][30].ACLR
reset => mem[1][31].ACLR
reset => mem[0][0].ACLR
reset => mem[0][1].ACLR
reset => mem[0][2].ACLR
reset => mem[0][3].ACLR
reset => mem[0][4].ACLR
reset => mem[0][5].ACLR
reset => mem[0][6].ACLR
reset => mem[0][7].ACLR
reset => mem[0][8].ACLR
reset => mem[0][9].ACLR
reset => mem[0][10].ACLR
reset => mem[0][11].ACLR
reset => mem[0][12].ACLR
reset => mem[0][13].ACLR
reset => mem[0][14].ACLR
reset => mem[0][15].ACLR
reset => mem[0][16].ACLR
reset => mem[0][17].ACLR
reset => mem[0][18].ACLR
reset => mem[0][19].ACLR
reset => mem[0][20].ACLR
reset => mem[0][21].ACLR
reset => mem[0][22].ACLR
reset => mem[0][23].ACLR
reset => mem[0][24].ACLR
reset => mem[0][25].ACLR
reset => mem[0][26].ACLR
reset => mem[0][27].ACLR
reset => mem[0][28].ACLR
reset => mem[0][29].ACLR
reset => mem[0][30].ACLR
reset => mem[0][31].ACLR
in_data[0] => mem.DATAB
in_data[0] => internal_out_payload.DATAB
in_data[1] => mem.DATAB
in_data[1] => internal_out_payload.DATAB
in_data[2] => mem.DATAB
in_data[2] => internal_out_payload.DATAB
in_data[3] => mem.DATAB
in_data[3] => internal_out_payload.DATAB
in_data[4] => mem.DATAB
in_data[4] => internal_out_payload.DATAB
in_data[5] => mem.DATAB
in_data[5] => internal_out_payload.DATAB
in_data[6] => mem.DATAB
in_data[6] => internal_out_payload.DATAB
in_data[7] => mem.DATAB
in_data[7] => internal_out_payload.DATAB
in_data[8] => mem.DATAB
in_data[8] => internal_out_payload.DATAB
in_data[9] => mem.DATAB
in_data[9] => internal_out_payload.DATAB
in_data[10] => mem.DATAB
in_data[10] => internal_out_payload.DATAB
in_data[11] => mem.DATAB
in_data[11] => internal_out_payload.DATAB
in_data[12] => mem.DATAB
in_data[12] => internal_out_payload.DATAB
in_data[13] => mem.DATAB
in_data[13] => internal_out_payload.DATAB
in_data[14] => mem.DATAB
in_data[14] => internal_out_payload.DATAB
in_data[15] => mem.DATAB
in_data[15] => internal_out_payload.DATAB
in_data[16] => mem.DATAB
in_data[16] => internal_out_payload.DATAB
in_data[17] => mem.DATAB
in_data[17] => internal_out_payload.DATAB
in_data[18] => mem.DATAB
in_data[18] => internal_out_payload.DATAB
in_data[19] => mem.DATAB
in_data[19] => internal_out_payload.DATAB
in_data[20] => mem.DATAB
in_data[20] => internal_out_payload.DATAB
in_data[21] => mem.DATAB
in_data[21] => internal_out_payload.DATAB
in_data[22] => mem.DATAB
in_data[22] => internal_out_payload.DATAB
in_data[23] => mem.DATAB
in_data[23] => internal_out_payload.DATAB
in_data[24] => mem.DATAB
in_data[24] => internal_out_payload.DATAB
in_data[25] => mem.DATAB
in_data[25] => internal_out_payload.DATAB
in_data[26] => mem.DATAB
in_data[26] => internal_out_payload.DATAB
in_data[27] => mem.DATAB
in_data[27] => internal_out_payload.DATAB
in_data[28] => mem.DATAB
in_data[28] => internal_out_payload.DATAB
in_data[29] => mem.DATAB
in_data[29] => internal_out_payload.DATAB
in_data[30] => mem.DATAB
in_data[30] => internal_out_payload.DATAB
in_data[31] => mem.DATAB
in_data[31] => internal_out_payload.DATAB
in_valid => write.IN1
in_valid => always4.IN1
in_valid => empty.IN1
in_startofpacket => ~NO_FANOUT~
in_endofpacket => ~NO_FANOUT~
in_empty[0] => ~NO_FANOUT~
in_error[0] => out_error[0].DATAIN
in_error[0] => out_empty[0].DATAIN
in_channel[0] => out_channel[0].DATAIN
out_ready => internal_out_ready.IN1
csr_address[0] => ~NO_FANOUT~
csr_address[1] => ~NO_FANOUT~
csr_write => ~NO_FANOUT~
csr_read => csr_readdata[0]~reg0.ENA
csr_read => csr_readdata[31]~reg0.ENA
csr_read => csr_readdata[30]~reg0.ENA
csr_read => csr_readdata[29]~reg0.ENA
csr_read => csr_readdata[28]~reg0.ENA
csr_read => csr_readdata[27]~reg0.ENA
csr_read => csr_readdata[26]~reg0.ENA
csr_read => csr_readdata[25]~reg0.ENA
csr_read => csr_readdata[24]~reg0.ENA
csr_read => csr_readdata[23]~reg0.ENA
csr_read => csr_readdata[22]~reg0.ENA
csr_read => csr_readdata[21]~reg0.ENA
csr_read => csr_readdata[20]~reg0.ENA
csr_read => csr_readdata[19]~reg0.ENA
csr_read => csr_readdata[18]~reg0.ENA
csr_read => csr_readdata[17]~reg0.ENA
csr_read => csr_readdata[16]~reg0.ENA
csr_read => csr_readdata[15]~reg0.ENA
csr_read => csr_readdata[14]~reg0.ENA
csr_read => csr_readdata[13]~reg0.ENA
csr_read => csr_readdata[12]~reg0.ENA
csr_read => csr_readdata[11]~reg0.ENA
csr_read => csr_readdata[10]~reg0.ENA
csr_read => csr_readdata[9]~reg0.ENA
csr_read => csr_readdata[8]~reg0.ENA
csr_read => csr_readdata[7]~reg0.ENA
csr_read => csr_readdata[6]~reg0.ENA
csr_read => csr_readdata[5]~reg0.ENA
csr_read => csr_readdata[4]~reg0.ENA
csr_read => csr_readdata[3]~reg0.ENA
csr_read => csr_readdata[2]~reg0.ENA
csr_read => csr_readdata[1]~reg0.ENA
csr_writedata[0] => ~NO_FANOUT~
csr_writedata[1] => ~NO_FANOUT~
csr_writedata[2] => ~NO_FANOUT~
csr_writedata[3] => ~NO_FANOUT~
csr_writedata[4] => ~NO_FANOUT~
csr_writedata[5] => ~NO_FANOUT~
csr_writedata[6] => ~NO_FANOUT~
csr_writedata[7] => ~NO_FANOUT~
csr_writedata[8] => ~NO_FANOUT~
csr_writedata[9] => ~NO_FANOUT~
csr_writedata[10] => ~NO_FANOUT~
csr_writedata[11] => ~NO_FANOUT~
csr_writedata[12] => ~NO_FANOUT~
csr_writedata[13] => ~NO_FANOUT~
csr_writedata[14] => ~NO_FANOUT~
csr_writedata[15] => ~NO_FANOUT~
csr_writedata[16] => ~NO_FANOUT~
csr_writedata[17] => ~NO_FANOUT~
csr_writedata[18] => ~NO_FANOUT~
csr_writedata[19] => ~NO_FANOUT~
csr_writedata[20] => ~NO_FANOUT~
csr_writedata[21] => ~NO_FANOUT~
csr_writedata[22] => ~NO_FANOUT~
csr_writedata[23] => ~NO_FANOUT~
csr_writedata[24] => ~NO_FANOUT~
csr_writedata[25] => ~NO_FANOUT~
csr_writedata[26] => ~NO_FANOUT~
csr_writedata[27] => ~NO_FANOUT~
csr_writedata[28] => ~NO_FANOUT~
csr_writedata[29] => ~NO_FANOUT~
csr_writedata[30] => ~NO_FANOUT~
csr_writedata[31] => ~NO_FANOUT~


|main|Proyecto:u1|altera_merlin_slave_agent:ps2_0_avalon_slave_translator_avalon_universal_slave_0_agent
clk => clk.IN1
reset => reset.IN1
m0_readdata[0] => rdata_fifo_src_data[0].DATAIN
m0_readdata[1] => rdata_fifo_src_data[1].DATAIN
m0_readdata[2] => rdata_fifo_src_data[2].DATAIN
m0_readdata[3] => rdata_fifo_src_data[3].DATAIN
m0_readdata[4] => rdata_fifo_src_data[4].DATAIN
m0_readdata[5] => rdata_fifo_src_data[5].DATAIN
m0_readdata[6] => rdata_fifo_src_data[6].DATAIN
m0_readdata[7] => rdata_fifo_src_data[7].DATAIN
m0_readdata[8] => rdata_fifo_src_data[8].DATAIN
m0_readdata[9] => rdata_fifo_src_data[9].DATAIN
m0_readdata[10] => rdata_fifo_src_data[10].DATAIN
m0_readdata[11] => rdata_fifo_src_data[11].DATAIN
m0_readdata[12] => rdata_fifo_src_data[12].DATAIN
m0_readdata[13] => rdata_fifo_src_data[13].DATAIN
m0_readdata[14] => rdata_fifo_src_data[14].DATAIN
m0_readdata[15] => rdata_fifo_src_data[15].DATAIN
m0_readdata[16] => rdata_fifo_src_data[16].DATAIN
m0_readdata[17] => rdata_fifo_src_data[17].DATAIN
m0_readdata[18] => rdata_fifo_src_data[18].DATAIN
m0_readdata[19] => rdata_fifo_src_data[19].DATAIN
m0_readdata[20] => rdata_fifo_src_data[20].DATAIN
m0_readdata[21] => rdata_fifo_src_data[21].DATAIN
m0_readdata[22] => rdata_fifo_src_data[22].DATAIN
m0_readdata[23] => rdata_fifo_src_data[23].DATAIN
m0_readdata[24] => rdata_fifo_src_data[24].DATAIN
m0_readdata[25] => rdata_fifo_src_data[25].DATAIN
m0_readdata[26] => rdata_fifo_src_data[26].DATAIN
m0_readdata[27] => rdata_fifo_src_data[27].DATAIN
m0_readdata[28] => rdata_fifo_src_data[28].DATAIN
m0_readdata[29] => rdata_fifo_src_data[29].DATAIN
m0_readdata[30] => rdata_fifo_src_data[30].DATAIN
m0_readdata[31] => rdata_fifo_src_data[31].DATAIN
m0_waitrequest => cp_ready.IN0
m0_readdatavalid => rdata_fifo_src_valid.DATAIN
rf_source_ready => cp_ready.IN1
rf_source_ready => m0_write.IN1
rf_source_ready => m0_lock.IN1
rf_source_ready => rf_source_valid.IN1
rf_source_ready => m0_read.IN1
rf_sink_data[0] => ~NO_FANOUT~
rf_sink_data[1] => ~NO_FANOUT~
rf_sink_data[2] => ~NO_FANOUT~
rf_sink_data[3] => ~NO_FANOUT~
rf_sink_data[4] => ~NO_FANOUT~
rf_sink_data[5] => ~NO_FANOUT~
rf_sink_data[6] => ~NO_FANOUT~
rf_sink_data[7] => ~NO_FANOUT~
rf_sink_data[8] => ~NO_FANOUT~
rf_sink_data[9] => ~NO_FANOUT~
rf_sink_data[10] => ~NO_FANOUT~
rf_sink_data[11] => ~NO_FANOUT~
rf_sink_data[12] => ~NO_FANOUT~
rf_sink_data[13] => ~NO_FANOUT~
rf_sink_data[14] => ~NO_FANOUT~
rf_sink_data[15] => ~NO_FANOUT~
rf_sink_data[16] => ~NO_FANOUT~
rf_sink_data[17] => ~NO_FANOUT~
rf_sink_data[18] => ~NO_FANOUT~
rf_sink_data[19] => ~NO_FANOUT~
rf_sink_data[20] => ~NO_FANOUT~
rf_sink_data[21] => ~NO_FANOUT~
rf_sink_data[22] => ~NO_FANOUT~
rf_sink_data[23] => ~NO_FANOUT~
rf_sink_data[24] => ~NO_FANOUT~
rf_sink_data[25] => ~NO_FANOUT~
rf_sink_data[26] => ~NO_FANOUT~
rf_sink_data[27] => ~NO_FANOUT~
rf_sink_data[28] => ~NO_FANOUT~
rf_sink_data[29] => ~NO_FANOUT~
rf_sink_data[30] => ~NO_FANOUT~
rf_sink_data[31] => ~NO_FANOUT~
rf_sink_data[32] => rp_data[32].DATAIN
rf_sink_data[33] => rp_data[33].DATAIN
rf_sink_data[34] => rp_data[34].DATAIN
rf_sink_data[35] => rp_data[35].DATAIN
rf_sink_data[36] => rf_sink_addr[0].IN1
rf_sink_data[37] => rf_sink_addr[1].IN1
rf_sink_data[38] => rf_sink_addr[2].IN1
rf_sink_data[39] => rf_sink_addr[3].IN1
rf_sink_data[40] => rf_sink_addr[4].IN1
rf_sink_data[41] => rf_sink_addr[5].IN1
rf_sink_data[42] => rf_sink_addr[6].IN1
rf_sink_data[43] => rf_sink_addr[7].IN1
rf_sink_data[44] => rf_sink_addr[8].IN1
rf_sink_data[45] => rf_sink_addr[9].IN1
rf_sink_data[46] => rf_sink_addr[10].IN1
rf_sink_data[47] => rf_sink_addr[11].IN1
rf_sink_data[48] => rf_sink_addr[12].IN1
rf_sink_data[49] => rf_sink_addr[13].IN1
rf_sink_data[50] => rf_sink_addr[14].IN1
rf_sink_data[51] => rf_sink_addr[15].IN1
rf_sink_data[52] => rf_sink_addr[16].IN1
rf_sink_data[53] => rf_sink_addr[17].IN1
rf_sink_data[54] => rf_sink_addr[18].IN1
rf_sink_data[55] => rf_sink_addr[19].IN1
rf_sink_data[56] => rf_sink_addr[20].IN1
rf_sink_data[57] => rf_sink_addr[21].IN1
rf_sink_data[58] => rf_sink_addr[22].IN1
rf_sink_data[59] => rf_sink_addr[23].IN1
rf_sink_data[60] => rf_sink_addr[24].IN1
rf_sink_data[61] => rf_sink_addr[25].IN1
rf_sink_data[62] => rf_sink_addr[26].IN1
rf_sink_data[63] => rf_sink_addr[27].IN1
rf_sink_data[64] => rf_sink_addr[28].IN1
rf_sink_data[65] => rf_sink_addr[29].IN1
rf_sink_data[66] => rf_sink_addr[30].IN1
rf_sink_data[67] => rf_sink_addr[31].IN1
rf_sink_data[68] => rf_sink_compressed.IN1
rf_sink_data[69] => rp_data[69].DATAIN
rf_sink_data[70] => rp_data[70].DATAIN
rf_sink_data[71] => rp_data.IN0
rf_sink_data[72] => rp_data[72].DATAIN
rf_sink_data[73] => rf_sink_byte_cnt[0].IN1
rf_sink_data[74] => rf_sink_byte_cnt[1].IN1
rf_sink_data[75] => rf_sink_byte_cnt[2].IN1
rf_sink_data[76] => rf_sink_burstwrap[0].IN1
rf_sink_data[77] => rf_sink_burstwrap[1].IN1
rf_sink_data[78] => rf_sink_burstwrap[2].IN1
rf_sink_data[79] => rp_data[79].DATAIN
rf_sink_data[80] => rp_data[84].DATAIN
rf_sink_data[81] => rp_data[85].DATAIN
rf_sink_data[82] => rp_data[86].DATAIN
rf_sink_data[83] => rp_data[87].DATAIN
rf_sink_data[84] => rp_data[80].DATAIN
rf_sink_data[85] => rp_data[81].DATAIN
rf_sink_data[86] => rp_data[82].DATAIN
rf_sink_data[87] => rp_data[83].DATAIN
rf_sink_data[88] => rp_data[88].DATAIN
rf_sink_data[89] => rdata_fifo_sink_ready.IN0
rf_sink_data[89] => comb.IN0
rf_sink_valid => rdata_fifo_sink_ready.IN1
rf_sink_valid => comb.IN1
rf_sink_startofpacket => rf_sink_startofpacket.IN1
rf_sink_endofpacket => rf_sink_endofpacket.IN1
rdata_fifo_src_ready => ~NO_FANOUT~
rdata_fifo_sink_data[0] => rp_data[0].DATAIN
rdata_fifo_sink_data[1] => rp_data[1].DATAIN
rdata_fifo_sink_data[2] => rp_data[2].DATAIN
rdata_fifo_sink_data[3] => rp_data[3].DATAIN
rdata_fifo_sink_data[4] => rp_data[4].DATAIN
rdata_fifo_sink_data[5] => rp_data[5].DATAIN
rdata_fifo_sink_data[6] => rp_data[6].DATAIN
rdata_fifo_sink_data[7] => rp_data[7].DATAIN
rdata_fifo_sink_data[8] => rp_data[8].DATAIN
rdata_fifo_sink_data[9] => rp_data[9].DATAIN
rdata_fifo_sink_data[10] => rp_data[10].DATAIN
rdata_fifo_sink_data[11] => rp_data[11].DATAIN
rdata_fifo_sink_data[12] => rp_data[12].DATAIN
rdata_fifo_sink_data[13] => rp_data[13].DATAIN
rdata_fifo_sink_data[14] => rp_data[14].DATAIN
rdata_fifo_sink_data[15] => rp_data[15].DATAIN
rdata_fifo_sink_data[16] => rp_data[16].DATAIN
rdata_fifo_sink_data[17] => rp_data[17].DATAIN
rdata_fifo_sink_data[18] => rp_data[18].DATAIN
rdata_fifo_sink_data[19] => rp_data[19].DATAIN
rdata_fifo_sink_data[20] => rp_data[20].DATAIN
rdata_fifo_sink_data[21] => rp_data[21].DATAIN
rdata_fifo_sink_data[22] => rp_data[22].DATAIN
rdata_fifo_sink_data[23] => rp_data[23].DATAIN
rdata_fifo_sink_data[24] => rp_data[24].DATAIN
rdata_fifo_sink_data[25] => rp_data[25].DATAIN
rdata_fifo_sink_data[26] => rp_data[26].DATAIN
rdata_fifo_sink_data[27] => rp_data[27].DATAIN
rdata_fifo_sink_data[28] => rp_data[28].DATAIN
rdata_fifo_sink_data[29] => rp_data[29].DATAIN
rdata_fifo_sink_data[30] => rp_data[30].DATAIN
rdata_fifo_sink_data[31] => rp_data[31].DATAIN
rdata_fifo_sink_valid => rp_valid.IN1
rdata_fifo_sink_valid => rdata_fifo_sink_ready.IN0
rdata_fifo_sink_valid => comb.IN1
cp_valid => local_lock.IN0
cp_valid => local_write.IN0
cp_valid => local_read.IN0
cp_valid => local_compressed_read.IN0
cp_data[0] => m0_writedata[0].DATAIN
cp_data[1] => m0_writedata[1].DATAIN
cp_data[2] => m0_writedata[2].DATAIN
cp_data[3] => m0_writedata[3].DATAIN
cp_data[4] => m0_writedata[4].DATAIN
cp_data[5] => m0_writedata[5].DATAIN
cp_data[6] => m0_writedata[6].DATAIN
cp_data[7] => m0_writedata[7].DATAIN
cp_data[8] => m0_writedata[8].DATAIN
cp_data[9] => m0_writedata[9].DATAIN
cp_data[10] => m0_writedata[10].DATAIN
cp_data[11] => m0_writedata[11].DATAIN
cp_data[12] => m0_writedata[12].DATAIN
cp_data[13] => m0_writedata[13].DATAIN
cp_data[14] => m0_writedata[14].DATAIN
cp_data[15] => m0_writedata[15].DATAIN
cp_data[16] => m0_writedata[16].DATAIN
cp_data[17] => m0_writedata[17].DATAIN
cp_data[18] => m0_writedata[18].DATAIN
cp_data[19] => m0_writedata[19].DATAIN
cp_data[20] => m0_writedata[20].DATAIN
cp_data[21] => m0_writedata[21].DATAIN
cp_data[22] => m0_writedata[22].DATAIN
cp_data[23] => m0_writedata[23].DATAIN
cp_data[24] => m0_writedata[24].DATAIN
cp_data[25] => m0_writedata[25].DATAIN
cp_data[26] => m0_writedata[26].DATAIN
cp_data[27] => m0_writedata[27].DATAIN
cp_data[28] => m0_writedata[28].DATAIN
cp_data[29] => m0_writedata[29].DATAIN
cp_data[30] => m0_writedata[30].DATAIN
cp_data[31] => m0_writedata[31].DATAIN
cp_data[32] => rf_source_data[32].DATAIN
cp_data[32] => m0_byteenable[0].DATAIN
cp_data[33] => rf_source_data[33].DATAIN
cp_data[33] => m0_byteenable[1].DATAIN
cp_data[34] => rf_source_data[34].DATAIN
cp_data[34] => m0_byteenable[2].DATAIN
cp_data[35] => rf_source_data[35].DATAIN
cp_data[35] => m0_byteenable[3].DATAIN
cp_data[36] => rf_source_data[36].DATAIN
cp_data[36] => m0_address[0].DATAIN
cp_data[37] => rf_source_data[37].DATAIN
cp_data[37] => m0_address[1].DATAIN
cp_data[38] => rf_source_data[38].DATAIN
cp_data[38] => m0_address[2].DATAIN
cp_data[39] => rf_source_data[39].DATAIN
cp_data[39] => m0_address[3].DATAIN
cp_data[40] => rf_source_data[40].DATAIN
cp_data[40] => m0_address[4].DATAIN
cp_data[41] => rf_source_data[41].DATAIN
cp_data[41] => m0_address[5].DATAIN
cp_data[42] => rf_source_data[42].DATAIN
cp_data[42] => m0_address[6].DATAIN
cp_data[43] => rf_source_data[43].DATAIN
cp_data[43] => m0_address[7].DATAIN
cp_data[44] => rf_source_data[44].DATAIN
cp_data[44] => m0_address[8].DATAIN
cp_data[45] => rf_source_data[45].DATAIN
cp_data[45] => m0_address[9].DATAIN
cp_data[46] => rf_source_data[46].DATAIN
cp_data[46] => m0_address[10].DATAIN
cp_data[47] => rf_source_data[47].DATAIN
cp_data[47] => m0_address[11].DATAIN
cp_data[48] => rf_source_data[48].DATAIN
cp_data[48] => m0_address[12].DATAIN
cp_data[49] => rf_source_data[49].DATAIN
cp_data[49] => m0_address[13].DATAIN
cp_data[50] => rf_source_data[50].DATAIN
cp_data[50] => m0_address[14].DATAIN
cp_data[51] => rf_source_data[51].DATAIN
cp_data[51] => m0_address[15].DATAIN
cp_data[52] => rf_source_data[52].DATAIN
cp_data[52] => m0_address[16].DATAIN
cp_data[53] => rf_source_data[53].DATAIN
cp_data[53] => m0_address[17].DATAIN
cp_data[54] => rf_source_data[54].DATAIN
cp_data[54] => m0_address[18].DATAIN
cp_data[55] => rf_source_data[55].DATAIN
cp_data[55] => m0_address[19].DATAIN
cp_data[56] => rf_source_data[56].DATAIN
cp_data[56] => m0_address[20].DATAIN
cp_data[57] => rf_source_data[57].DATAIN
cp_data[57] => m0_address[21].DATAIN
cp_data[58] => rf_source_data[58].DATAIN
cp_data[58] => m0_address[22].DATAIN
cp_data[59] => rf_source_data[59].DATAIN
cp_data[59] => m0_address[23].DATAIN
cp_data[60] => rf_source_data[60].DATAIN
cp_data[60] => m0_address[24].DATAIN
cp_data[61] => rf_source_data[61].DATAIN
cp_data[61] => m0_address[25].DATAIN
cp_data[62] => rf_source_data[62].DATAIN
cp_data[62] => m0_address[26].DATAIN
cp_data[63] => rf_source_data[63].DATAIN
cp_data[63] => m0_address[27].DATAIN
cp_data[64] => rf_source_data[64].DATAIN
cp_data[64] => m0_address[28].DATAIN
cp_data[65] => rf_source_data[65].DATAIN
cp_data[65] => m0_address[29].DATAIN
cp_data[66] => rf_source_data[66].DATAIN
cp_data[66] => m0_address[30].DATAIN
cp_data[67] => rf_source_data[67].DATAIN
cp_data[67] => m0_address[31].DATAIN
cp_data[68] => local_compressed_read.IN1
cp_data[68] => rf_source_data[68].DATAIN
cp_data[69] => rf_source_data[69].DATAIN
cp_data[69] => nonposted_write_endofpacket.IN1
cp_data[70] => local_write.IN1
cp_data[70] => rf_source_data[70].DATAIN
cp_data[71] => local_read.IN1
cp_data[71] => rf_source_data[71].DATAIN
cp_data[72] => local_lock.IN1
cp_data[72] => rf_source_data[72].DATAIN
cp_data[73] => m0_burstcount.DATAA
cp_data[73] => rf_source_data[73].DATAIN
cp_data[74] => m0_burstcount.DATAA
cp_data[74] => rf_source_data[74].DATAIN
cp_data[75] => m0_burstcount.DATAA
cp_data[75] => rf_source_data[75].DATAIN
cp_data[76] => rf_source_data[76].DATAIN
cp_data[77] => rf_source_data[77].DATAIN
cp_data[78] => rf_source_data[78].DATAIN
cp_data[79] => rf_source_data[79].DATAIN
cp_data[80] => rf_source_data[80].DATAIN
cp_data[81] => rf_source_data[81].DATAIN
cp_data[82] => rf_source_data[82].DATAIN
cp_data[83] => rf_source_data[83].DATAIN
cp_data[84] => rf_source_data[84].DATAIN
cp_data[85] => rf_source_data[85].DATAIN
cp_data[86] => rf_source_data[86].DATAIN
cp_data[87] => rf_source_data[87].DATAIN
cp_data[88] => rf_source_data[88].DATAIN
cp_data[88] => m0_debugaccess.DATAIN
cp_channel[0] => ~NO_FANOUT~
cp_channel[1] => ~NO_FANOUT~
cp_channel[2] => ~NO_FANOUT~
cp_channel[3] => ~NO_FANOUT~
cp_channel[4] => ~NO_FANOUT~
cp_channel[5] => ~NO_FANOUT~
cp_channel[6] => ~NO_FANOUT~
cp_channel[7] => ~NO_FANOUT~
cp_channel[8] => ~NO_FANOUT~
cp_channel[9] => ~NO_FANOUT~
cp_channel[10] => ~NO_FANOUT~
cp_channel[11] => ~NO_FANOUT~
cp_channel[12] => ~NO_FANOUT~
cp_startofpacket => rf_source_startofpacket.DATAIN
cp_endofpacket => nonposted_write_endofpacket.IN1
cp_endofpacket => rf_source_endofpacket.DATAIN
rp_ready => rp_ready.IN1


|main|Proyecto:u1|altera_merlin_slave_agent:ps2_0_avalon_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
clk => burst_uncompress_address_offset[0].CLK
clk => burst_uncompress_address_offset[1].CLK
clk => burst_uncompress_address_offset[2].CLK
clk => burst_uncompress_address_offset[3].CLK
clk => burst_uncompress_address_offset[4].CLK
clk => burst_uncompress_address_offset[5].CLK
clk => burst_uncompress_address_offset[6].CLK
clk => burst_uncompress_address_offset[7].CLK
clk => burst_uncompress_address_offset[8].CLK
clk => burst_uncompress_address_offset[9].CLK
clk => burst_uncompress_address_offset[10].CLK
clk => burst_uncompress_address_offset[11].CLK
clk => burst_uncompress_address_offset[12].CLK
clk => burst_uncompress_address_offset[13].CLK
clk => burst_uncompress_address_offset[14].CLK
clk => burst_uncompress_address_offset[15].CLK
clk => burst_uncompress_address_offset[16].CLK
clk => burst_uncompress_address_offset[17].CLK
clk => burst_uncompress_address_offset[18].CLK
clk => burst_uncompress_address_offset[19].CLK
clk => burst_uncompress_address_offset[20].CLK
clk => burst_uncompress_address_offset[21].CLK
clk => burst_uncompress_address_offset[22].CLK
clk => burst_uncompress_address_offset[23].CLK
clk => burst_uncompress_address_offset[24].CLK
clk => burst_uncompress_address_offset[25].CLK
clk => burst_uncompress_address_offset[26].CLK
clk => burst_uncompress_address_offset[27].CLK
clk => burst_uncompress_address_offset[28].CLK
clk => burst_uncompress_address_offset[29].CLK
clk => burst_uncompress_address_offset[30].CLK
clk => burst_uncompress_address_offset[31].CLK
clk => burst_uncompress_address_base[0].CLK
clk => burst_uncompress_address_base[1].CLK
clk => burst_uncompress_address_base[2].CLK
clk => burst_uncompress_address_base[3].CLK
clk => burst_uncompress_address_base[4].CLK
clk => burst_uncompress_address_base[5].CLK
clk => burst_uncompress_address_base[6].CLK
clk => burst_uncompress_address_base[7].CLK
clk => burst_uncompress_address_base[8].CLK
clk => burst_uncompress_address_base[9].CLK
clk => burst_uncompress_address_base[10].CLK
clk => burst_uncompress_address_base[11].CLK
clk => burst_uncompress_address_base[12].CLK
clk => burst_uncompress_address_base[13].CLK
clk => burst_uncompress_address_base[14].CLK
clk => burst_uncompress_address_base[15].CLK
clk => burst_uncompress_address_base[16].CLK
clk => burst_uncompress_address_base[17].CLK
clk => burst_uncompress_address_base[18].CLK
clk => burst_uncompress_address_base[19].CLK
clk => burst_uncompress_address_base[20].CLK
clk => burst_uncompress_address_base[21].CLK
clk => burst_uncompress_address_base[22].CLK
clk => burst_uncompress_address_base[23].CLK
clk => burst_uncompress_address_base[24].CLK
clk => burst_uncompress_address_base[25].CLK
clk => burst_uncompress_address_base[26].CLK
clk => burst_uncompress_address_base[27].CLK
clk => burst_uncompress_address_base[28].CLK
clk => burst_uncompress_address_base[29].CLK
clk => burst_uncompress_address_base[30].CLK
clk => burst_uncompress_address_base[31].CLK
clk => burst_uncompress_byte_counter[0].CLK
clk => burst_uncompress_byte_counter[1].CLK
clk => burst_uncompress_byte_counter[2].CLK
clk => burst_uncompress_busy.CLK
reset => burst_uncompress_address_offset[0].ACLR
reset => burst_uncompress_address_offset[1].ACLR
reset => burst_uncompress_address_offset[2].ACLR
reset => burst_uncompress_address_offset[3].ACLR
reset => burst_uncompress_address_offset[4].ACLR
reset => burst_uncompress_address_offset[5].ACLR
reset => burst_uncompress_address_offset[6].ACLR
reset => burst_uncompress_address_offset[7].ACLR
reset => burst_uncompress_address_offset[8].ACLR
reset => burst_uncompress_address_offset[9].ACLR
reset => burst_uncompress_address_offset[10].ACLR
reset => burst_uncompress_address_offset[11].ACLR
reset => burst_uncompress_address_offset[12].ACLR
reset => burst_uncompress_address_offset[13].ACLR
reset => burst_uncompress_address_offset[14].ACLR
reset => burst_uncompress_address_offset[15].ACLR
reset => burst_uncompress_address_offset[16].ACLR
reset => burst_uncompress_address_offset[17].ACLR
reset => burst_uncompress_address_offset[18].ACLR
reset => burst_uncompress_address_offset[19].ACLR
reset => burst_uncompress_address_offset[20].ACLR
reset => burst_uncompress_address_offset[21].ACLR
reset => burst_uncompress_address_offset[22].ACLR
reset => burst_uncompress_address_offset[23].ACLR
reset => burst_uncompress_address_offset[24].ACLR
reset => burst_uncompress_address_offset[25].ACLR
reset => burst_uncompress_address_offset[26].ACLR
reset => burst_uncompress_address_offset[27].ACLR
reset => burst_uncompress_address_offset[28].ACLR
reset => burst_uncompress_address_offset[29].ACLR
reset => burst_uncompress_address_offset[30].ACLR
reset => burst_uncompress_address_offset[31].ACLR
reset => burst_uncompress_address_base[0].ACLR
reset => burst_uncompress_address_base[1].ACLR
reset => burst_uncompress_address_base[2].ACLR
reset => burst_uncompress_address_base[3].ACLR
reset => burst_uncompress_address_base[4].ACLR
reset => burst_uncompress_address_base[5].ACLR
reset => burst_uncompress_address_base[6].ACLR
reset => burst_uncompress_address_base[7].ACLR
reset => burst_uncompress_address_base[8].ACLR
reset => burst_uncompress_address_base[9].ACLR
reset => burst_uncompress_address_base[10].ACLR
reset => burst_uncompress_address_base[11].ACLR
reset => burst_uncompress_address_base[12].ACLR
reset => burst_uncompress_address_base[13].ACLR
reset => burst_uncompress_address_base[14].ACLR
reset => burst_uncompress_address_base[15].ACLR
reset => burst_uncompress_address_base[16].ACLR
reset => burst_uncompress_address_base[17].ACLR
reset => burst_uncompress_address_base[18].ACLR
reset => burst_uncompress_address_base[19].ACLR
reset => burst_uncompress_address_base[20].ACLR
reset => burst_uncompress_address_base[21].ACLR
reset => burst_uncompress_address_base[22].ACLR
reset => burst_uncompress_address_base[23].ACLR
reset => burst_uncompress_address_base[24].ACLR
reset => burst_uncompress_address_base[25].ACLR
reset => burst_uncompress_address_base[26].ACLR
reset => burst_uncompress_address_base[27].ACLR
reset => burst_uncompress_address_base[28].ACLR
reset => burst_uncompress_address_base[29].ACLR
reset => burst_uncompress_address_base[30].ACLR
reset => burst_uncompress_address_base[31].ACLR
reset => burst_uncompress_byte_counter[0].ACLR
reset => burst_uncompress_byte_counter[1].ACLR
reset => burst_uncompress_byte_counter[2].ACLR
reset => burst_uncompress_busy.ACLR
sink_startofpacket => source_startofpacket.IN1
sink_endofpacket => source_endofpacket.IN1
sink_valid => first_packet_beat.IN1
sink_valid => last_packet_beat.IN1
sink_valid => last_packet_beat.IN1
sink_valid => always0.IN1
sink_valid => sink_ready.IN0
sink_valid => source_valid.DATAIN
sink_addr[0] => burst_uncompress_address_base.IN0
sink_addr[0] => comb.DATAB
sink_addr[0] => source_addr.DATAB
sink_addr[1] => burst_uncompress_address_base.IN0
sink_addr[1] => comb.DATAB
sink_addr[1] => source_addr.DATAB
sink_addr[2] => burst_uncompress_address_base.IN0
sink_addr[2] => comb.DATAB
sink_addr[2] => source_addr.DATAB
sink_addr[3] => burst_uncompress_address_base.IN0
sink_addr[3] => comb.DATAB
sink_addr[3] => source_addr.DATAB
sink_addr[4] => burst_uncompress_address_base.IN0
sink_addr[4] => comb.DATAB
sink_addr[4] => source_addr.DATAB
sink_addr[5] => burst_uncompress_address_base.IN0
sink_addr[5] => comb.DATAB
sink_addr[5] => source_addr.DATAB
sink_addr[6] => burst_uncompress_address_base.IN0
sink_addr[6] => comb.DATAB
sink_addr[6] => source_addr.DATAB
sink_addr[7] => burst_uncompress_address_base.IN0
sink_addr[7] => comb.DATAB
sink_addr[7] => source_addr.DATAB
sink_addr[8] => burst_uncompress_address_base.IN0
sink_addr[8] => comb.DATAB
sink_addr[8] => source_addr.DATAB
sink_addr[9] => burst_uncompress_address_base.IN0
sink_addr[9] => comb.DATAB
sink_addr[9] => source_addr.DATAB
sink_addr[10] => burst_uncompress_address_base.IN0
sink_addr[10] => comb.DATAB
sink_addr[10] => source_addr.DATAB
sink_addr[11] => burst_uncompress_address_base.IN0
sink_addr[11] => comb.DATAB
sink_addr[11] => source_addr.DATAB
sink_addr[12] => burst_uncompress_address_base.IN0
sink_addr[12] => comb.DATAB
sink_addr[12] => source_addr.DATAB
sink_addr[13] => burst_uncompress_address_base.IN0
sink_addr[13] => comb.DATAB
sink_addr[13] => source_addr.DATAB
sink_addr[14] => burst_uncompress_address_base.IN0
sink_addr[14] => comb.DATAB
sink_addr[14] => source_addr.DATAB
sink_addr[15] => burst_uncompress_address_base.IN0
sink_addr[15] => comb.DATAB
sink_addr[15] => source_addr.DATAB
sink_addr[16] => burst_uncompress_address_base.IN0
sink_addr[16] => comb.DATAB
sink_addr[16] => source_addr.DATAB
sink_addr[17] => burst_uncompress_address_base.IN0
sink_addr[17] => comb.DATAB
sink_addr[17] => source_addr.DATAB
sink_addr[18] => burst_uncompress_address_base.IN0
sink_addr[18] => comb.DATAB
sink_addr[18] => source_addr.DATAB
sink_addr[19] => burst_uncompress_address_base.IN0
sink_addr[19] => comb.DATAB
sink_addr[19] => source_addr.DATAB
sink_addr[20] => burst_uncompress_address_base.IN0
sink_addr[20] => comb.DATAB
sink_addr[20] => source_addr.DATAB
sink_addr[21] => burst_uncompress_address_base.IN0
sink_addr[21] => comb.DATAB
sink_addr[21] => source_addr.DATAB
sink_addr[22] => burst_uncompress_address_base.IN0
sink_addr[22] => comb.DATAB
sink_addr[22] => source_addr.DATAB
sink_addr[23] => burst_uncompress_address_base.IN0
sink_addr[23] => comb.DATAB
sink_addr[23] => source_addr.DATAB
sink_addr[24] => burst_uncompress_address_base.IN0
sink_addr[24] => comb.DATAB
sink_addr[24] => source_addr.DATAB
sink_addr[25] => burst_uncompress_address_base.IN0
sink_addr[25] => comb.DATAB
sink_addr[25] => source_addr.DATAB
sink_addr[26] => burst_uncompress_address_base.IN0
sink_addr[26] => comb.DATAB
sink_addr[26] => source_addr.DATAB
sink_addr[27] => burst_uncompress_address_base.IN0
sink_addr[27] => comb.DATAB
sink_addr[27] => source_addr.DATAB
sink_addr[28] => burst_uncompress_address_base.IN0
sink_addr[28] => comb.DATAB
sink_addr[28] => source_addr.DATAB
sink_addr[29] => burst_uncompress_address_base.IN0
sink_addr[29] => comb.DATAB
sink_addr[29] => source_addr.DATAB
sink_addr[30] => burst_uncompress_address_base.IN0
sink_addr[30] => comb.DATAB
sink_addr[30] => source_addr.DATAB
sink_addr[31] => burst_uncompress_address_base.IN0
sink_addr[31] => comb.DATAB
sink_addr[31] => source_addr.DATAB
sink_burstwrap[0] => p1_burst_uncompress_address_offset[0].IN1
sink_burstwrap[0] => source_burstwrap[0].DATAIN
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[1] => p1_burst_uncompress_address_offset[1].IN1
sink_burstwrap[1] => source_burstwrap[1].DATAIN
sink_burstwrap[1] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[2].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[31].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[30].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[29].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[28].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[27].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[26].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[25].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[24].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[23].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[22].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[21].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[20].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[19].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[18].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[17].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[16].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[15].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[14].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[13].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[12].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[11].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[10].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[9].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[8].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[7].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[6].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[5].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[4].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[3].IN1
sink_burstwrap[2] => source_burstwrap[2].DATAIN
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_byte_cnt[0] => source_byte_cnt.DATAB
sink_byte_cnt[0] => Add1.IN6
sink_byte_cnt[0] => Equal1.IN1
sink_byte_cnt[1] => source_byte_cnt.DATAB
sink_byte_cnt[1] => Add1.IN5
sink_byte_cnt[1] => Equal1.IN0
sink_byte_cnt[2] => source_byte_cnt.DATAB
sink_byte_cnt[2] => Add1.IN4
sink_byte_cnt[2] => Equal1.IN2
sink_is_compressed => last_packet_beat.IN1
source_ready => always1.IN1
source_ready => sink_ready.IN1


|main|Proyecto:u1|altera_avalon_sc_fifo:ps2_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo
clk => csr_readdata[0]~reg0.CLK
clk => csr_readdata[1]~reg0.CLK
clk => csr_readdata[2]~reg0.CLK
clk => csr_readdata[3]~reg0.CLK
clk => csr_readdata[4]~reg0.CLK
clk => csr_readdata[5]~reg0.CLK
clk => csr_readdata[6]~reg0.CLK
clk => csr_readdata[7]~reg0.CLK
clk => csr_readdata[8]~reg0.CLK
clk => csr_readdata[9]~reg0.CLK
clk => csr_readdata[10]~reg0.CLK
clk => csr_readdata[11]~reg0.CLK
clk => csr_readdata[12]~reg0.CLK
clk => csr_readdata[13]~reg0.CLK
clk => csr_readdata[14]~reg0.CLK
clk => csr_readdata[15]~reg0.CLK
clk => csr_readdata[16]~reg0.CLK
clk => csr_readdata[17]~reg0.CLK
clk => csr_readdata[18]~reg0.CLK
clk => csr_readdata[19]~reg0.CLK
clk => csr_readdata[20]~reg0.CLK
clk => csr_readdata[21]~reg0.CLK
clk => csr_readdata[22]~reg0.CLK
clk => csr_readdata[23]~reg0.CLK
clk => csr_readdata[24]~reg0.CLK
clk => csr_readdata[25]~reg0.CLK
clk => csr_readdata[26]~reg0.CLK
clk => csr_readdata[27]~reg0.CLK
clk => csr_readdata[28]~reg0.CLK
clk => csr_readdata[29]~reg0.CLK
clk => csr_readdata[30]~reg0.CLK
clk => csr_readdata[31]~reg0.CLK
clk => mem_used[1].CLK
clk => mem_used[0].CLK
clk => mem[1][0].CLK
clk => mem[1][1].CLK
clk => mem[1][2].CLK
clk => mem[1][3].CLK
clk => mem[1][4].CLK
clk => mem[1][5].CLK
clk => mem[1][6].CLK
clk => mem[1][7].CLK
clk => mem[1][8].CLK
clk => mem[1][9].CLK
clk => mem[1][10].CLK
clk => mem[1][11].CLK
clk => mem[1][12].CLK
clk => mem[1][13].CLK
clk => mem[1][14].CLK
clk => mem[1][15].CLK
clk => mem[1][16].CLK
clk => mem[1][17].CLK
clk => mem[1][18].CLK
clk => mem[1][19].CLK
clk => mem[1][20].CLK
clk => mem[1][21].CLK
clk => mem[1][22].CLK
clk => mem[1][23].CLK
clk => mem[1][24].CLK
clk => mem[1][25].CLK
clk => mem[1][26].CLK
clk => mem[1][27].CLK
clk => mem[1][28].CLK
clk => mem[1][29].CLK
clk => mem[1][30].CLK
clk => mem[1][31].CLK
clk => mem[1][32].CLK
clk => mem[1][33].CLK
clk => mem[1][34].CLK
clk => mem[1][35].CLK
clk => mem[1][36].CLK
clk => mem[1][37].CLK
clk => mem[1][38].CLK
clk => mem[1][39].CLK
clk => mem[1][40].CLK
clk => mem[1][41].CLK
clk => mem[1][42].CLK
clk => mem[1][43].CLK
clk => mem[1][44].CLK
clk => mem[1][45].CLK
clk => mem[1][46].CLK
clk => mem[1][47].CLK
clk => mem[1][48].CLK
clk => mem[1][49].CLK
clk => mem[1][50].CLK
clk => mem[1][51].CLK
clk => mem[1][52].CLK
clk => mem[1][53].CLK
clk => mem[1][54].CLK
clk => mem[1][55].CLK
clk => mem[1][56].CLK
clk => mem[1][57].CLK
clk => mem[1][58].CLK
clk => mem[1][59].CLK
clk => mem[1][60].CLK
clk => mem[1][61].CLK
clk => mem[1][62].CLK
clk => mem[1][63].CLK
clk => mem[1][64].CLK
clk => mem[1][65].CLK
clk => mem[1][66].CLK
clk => mem[1][67].CLK
clk => mem[1][68].CLK
clk => mem[1][69].CLK
clk => mem[1][70].CLK
clk => mem[1][71].CLK
clk => mem[1][72].CLK
clk => mem[1][73].CLK
clk => mem[1][74].CLK
clk => mem[1][75].CLK
clk => mem[1][76].CLK
clk => mem[1][77].CLK
clk => mem[1][78].CLK
clk => mem[1][79].CLK
clk => mem[1][80].CLK
clk => mem[1][81].CLK
clk => mem[1][82].CLK
clk => mem[1][83].CLK
clk => mem[1][84].CLK
clk => mem[1][85].CLK
clk => mem[1][86].CLK
clk => mem[1][87].CLK
clk => mem[1][88].CLK
clk => mem[1][89].CLK
clk => mem[1][90].CLK
clk => mem[1][91].CLK
clk => mem[0][0].CLK
clk => mem[0][1].CLK
clk => mem[0][2].CLK
clk => mem[0][3].CLK
clk => mem[0][4].CLK
clk => mem[0][5].CLK
clk => mem[0][6].CLK
clk => mem[0][7].CLK
clk => mem[0][8].CLK
clk => mem[0][9].CLK
clk => mem[0][10].CLK
clk => mem[0][11].CLK
clk => mem[0][12].CLK
clk => mem[0][13].CLK
clk => mem[0][14].CLK
clk => mem[0][15].CLK
clk => mem[0][16].CLK
clk => mem[0][17].CLK
clk => mem[0][18].CLK
clk => mem[0][19].CLK
clk => mem[0][20].CLK
clk => mem[0][21].CLK
clk => mem[0][22].CLK
clk => mem[0][23].CLK
clk => mem[0][24].CLK
clk => mem[0][25].CLK
clk => mem[0][26].CLK
clk => mem[0][27].CLK
clk => mem[0][28].CLK
clk => mem[0][29].CLK
clk => mem[0][30].CLK
clk => mem[0][31].CLK
clk => mem[0][32].CLK
clk => mem[0][33].CLK
clk => mem[0][34].CLK
clk => mem[0][35].CLK
clk => mem[0][36].CLK
clk => mem[0][37].CLK
clk => mem[0][38].CLK
clk => mem[0][39].CLK
clk => mem[0][40].CLK
clk => mem[0][41].CLK
clk => mem[0][42].CLK
clk => mem[0][43].CLK
clk => mem[0][44].CLK
clk => mem[0][45].CLK
clk => mem[0][46].CLK
clk => mem[0][47].CLK
clk => mem[0][48].CLK
clk => mem[0][49].CLK
clk => mem[0][50].CLK
clk => mem[0][51].CLK
clk => mem[0][52].CLK
clk => mem[0][53].CLK
clk => mem[0][54].CLK
clk => mem[0][55].CLK
clk => mem[0][56].CLK
clk => mem[0][57].CLK
clk => mem[0][58].CLK
clk => mem[0][59].CLK
clk => mem[0][60].CLK
clk => mem[0][61].CLK
clk => mem[0][62].CLK
clk => mem[0][63].CLK
clk => mem[0][64].CLK
clk => mem[0][65].CLK
clk => mem[0][66].CLK
clk => mem[0][67].CLK
clk => mem[0][68].CLK
clk => mem[0][69].CLK
clk => mem[0][70].CLK
clk => mem[0][71].CLK
clk => mem[0][72].CLK
clk => mem[0][73].CLK
clk => mem[0][74].CLK
clk => mem[0][75].CLK
clk => mem[0][76].CLK
clk => mem[0][77].CLK
clk => mem[0][78].CLK
clk => mem[0][79].CLK
clk => mem[0][80].CLK
clk => mem[0][81].CLK
clk => mem[0][82].CLK
clk => mem[0][83].CLK
clk => mem[0][84].CLK
clk => mem[0][85].CLK
clk => mem[0][86].CLK
clk => mem[0][87].CLK
clk => mem[0][88].CLK
clk => mem[0][89].CLK
clk => mem[0][90].CLK
clk => mem[0][91].CLK
reset => csr_readdata[0]~reg0.ACLR
reset => csr_readdata[1]~reg0.ACLR
reset => csr_readdata[2]~reg0.ACLR
reset => csr_readdata[3]~reg0.ACLR
reset => csr_readdata[4]~reg0.ACLR
reset => csr_readdata[5]~reg0.ACLR
reset => csr_readdata[6]~reg0.ACLR
reset => csr_readdata[7]~reg0.ACLR
reset => csr_readdata[8]~reg0.ACLR
reset => csr_readdata[9]~reg0.ACLR
reset => csr_readdata[10]~reg0.ACLR
reset => csr_readdata[11]~reg0.ACLR
reset => csr_readdata[12]~reg0.ACLR
reset => csr_readdata[13]~reg0.ACLR
reset => csr_readdata[14]~reg0.ACLR
reset => csr_readdata[15]~reg0.ACLR
reset => csr_readdata[16]~reg0.ACLR
reset => csr_readdata[17]~reg0.ACLR
reset => csr_readdata[18]~reg0.ACLR
reset => csr_readdata[19]~reg0.ACLR
reset => csr_readdata[20]~reg0.ACLR
reset => csr_readdata[21]~reg0.ACLR
reset => csr_readdata[22]~reg0.ACLR
reset => csr_readdata[23]~reg0.ACLR
reset => csr_readdata[24]~reg0.ACLR
reset => csr_readdata[25]~reg0.ACLR
reset => csr_readdata[26]~reg0.ACLR
reset => csr_readdata[27]~reg0.ACLR
reset => csr_readdata[28]~reg0.ACLR
reset => csr_readdata[29]~reg0.ACLR
reset => csr_readdata[30]~reg0.ACLR
reset => csr_readdata[31]~reg0.ACLR
reset => mem_used[1].ACLR
reset => mem_used[0].ACLR
reset => mem[1][0].ACLR
reset => mem[1][1].ACLR
reset => mem[1][2].ACLR
reset => mem[1][3].ACLR
reset => mem[1][4].ACLR
reset => mem[1][5].ACLR
reset => mem[1][6].ACLR
reset => mem[1][7].ACLR
reset => mem[1][8].ACLR
reset => mem[1][9].ACLR
reset => mem[1][10].ACLR
reset => mem[1][11].ACLR
reset => mem[1][12].ACLR
reset => mem[1][13].ACLR
reset => mem[1][14].ACLR
reset => mem[1][15].ACLR
reset => mem[1][16].ACLR
reset => mem[1][17].ACLR
reset => mem[1][18].ACLR
reset => mem[1][19].ACLR
reset => mem[1][20].ACLR
reset => mem[1][21].ACLR
reset => mem[1][22].ACLR
reset => mem[1][23].ACLR
reset => mem[1][24].ACLR
reset => mem[1][25].ACLR
reset => mem[1][26].ACLR
reset => mem[1][27].ACLR
reset => mem[1][28].ACLR
reset => mem[1][29].ACLR
reset => mem[1][30].ACLR
reset => mem[1][31].ACLR
reset => mem[1][32].ACLR
reset => mem[1][33].ACLR
reset => mem[1][34].ACLR
reset => mem[1][35].ACLR
reset => mem[1][36].ACLR
reset => mem[1][37].ACLR
reset => mem[1][38].ACLR
reset => mem[1][39].ACLR
reset => mem[1][40].ACLR
reset => mem[1][41].ACLR
reset => mem[1][42].ACLR
reset => mem[1][43].ACLR
reset => mem[1][44].ACLR
reset => mem[1][45].ACLR
reset => mem[1][46].ACLR
reset => mem[1][47].ACLR
reset => mem[1][48].ACLR
reset => mem[1][49].ACLR
reset => mem[1][50].ACLR
reset => mem[1][51].ACLR
reset => mem[1][52].ACLR
reset => mem[1][53].ACLR
reset => mem[1][54].ACLR
reset => mem[1][55].ACLR
reset => mem[1][56].ACLR
reset => mem[1][57].ACLR
reset => mem[1][58].ACLR
reset => mem[1][59].ACLR
reset => mem[1][60].ACLR
reset => mem[1][61].ACLR
reset => mem[1][62].ACLR
reset => mem[1][63].ACLR
reset => mem[1][64].ACLR
reset => mem[1][65].ACLR
reset => mem[1][66].ACLR
reset => mem[1][67].ACLR
reset => mem[1][68].ACLR
reset => mem[1][69].ACLR
reset => mem[1][70].ACLR
reset => mem[1][71].ACLR
reset => mem[1][72].ACLR
reset => mem[1][73].ACLR
reset => mem[1][74].ACLR
reset => mem[1][75].ACLR
reset => mem[1][76].ACLR
reset => mem[1][77].ACLR
reset => mem[1][78].ACLR
reset => mem[1][79].ACLR
reset => mem[1][80].ACLR
reset => mem[1][81].ACLR
reset => mem[1][82].ACLR
reset => mem[1][83].ACLR
reset => mem[1][84].ACLR
reset => mem[1][85].ACLR
reset => mem[1][86].ACLR
reset => mem[1][87].ACLR
reset => mem[1][88].ACLR
reset => mem[1][89].ACLR
reset => mem[1][90].ACLR
reset => mem[1][91].ACLR
reset => mem[0][0].ACLR
reset => mem[0][1].ACLR
reset => mem[0][2].ACLR
reset => mem[0][3].ACLR
reset => mem[0][4].ACLR
reset => mem[0][5].ACLR
reset => mem[0][6].ACLR
reset => mem[0][7].ACLR
reset => mem[0][8].ACLR
reset => mem[0][9].ACLR
reset => mem[0][10].ACLR
reset => mem[0][11].ACLR
reset => mem[0][12].ACLR
reset => mem[0][13].ACLR
reset => mem[0][14].ACLR
reset => mem[0][15].ACLR
reset => mem[0][16].ACLR
reset => mem[0][17].ACLR
reset => mem[0][18].ACLR
reset => mem[0][19].ACLR
reset => mem[0][20].ACLR
reset => mem[0][21].ACLR
reset => mem[0][22].ACLR
reset => mem[0][23].ACLR
reset => mem[0][24].ACLR
reset => mem[0][25].ACLR
reset => mem[0][26].ACLR
reset => mem[0][27].ACLR
reset => mem[0][28].ACLR
reset => mem[0][29].ACLR
reset => mem[0][30].ACLR
reset => mem[0][31].ACLR
reset => mem[0][32].ACLR
reset => mem[0][33].ACLR
reset => mem[0][34].ACLR
reset => mem[0][35].ACLR
reset => mem[0][36].ACLR
reset => mem[0][37].ACLR
reset => mem[0][38].ACLR
reset => mem[0][39].ACLR
reset => mem[0][40].ACLR
reset => mem[0][41].ACLR
reset => mem[0][42].ACLR
reset => mem[0][43].ACLR
reset => mem[0][44].ACLR
reset => mem[0][45].ACLR
reset => mem[0][46].ACLR
reset => mem[0][47].ACLR
reset => mem[0][48].ACLR
reset => mem[0][49].ACLR
reset => mem[0][50].ACLR
reset => mem[0][51].ACLR
reset => mem[0][52].ACLR
reset => mem[0][53].ACLR
reset => mem[0][54].ACLR
reset => mem[0][55].ACLR
reset => mem[0][56].ACLR
reset => mem[0][57].ACLR
reset => mem[0][58].ACLR
reset => mem[0][59].ACLR
reset => mem[0][60].ACLR
reset => mem[0][61].ACLR
reset => mem[0][62].ACLR
reset => mem[0][63].ACLR
reset => mem[0][64].ACLR
reset => mem[0][65].ACLR
reset => mem[0][66].ACLR
reset => mem[0][67].ACLR
reset => mem[0][68].ACLR
reset => mem[0][69].ACLR
reset => mem[0][70].ACLR
reset => mem[0][71].ACLR
reset => mem[0][72].ACLR
reset => mem[0][73].ACLR
reset => mem[0][74].ACLR
reset => mem[0][75].ACLR
reset => mem[0][76].ACLR
reset => mem[0][77].ACLR
reset => mem[0][78].ACLR
reset => mem[0][79].ACLR
reset => mem[0][80].ACLR
reset => mem[0][81].ACLR
reset => mem[0][82].ACLR
reset => mem[0][83].ACLR
reset => mem[0][84].ACLR
reset => mem[0][85].ACLR
reset => mem[0][86].ACLR
reset => mem[0][87].ACLR
reset => mem[0][88].ACLR
reset => mem[0][89].ACLR
reset => mem[0][90].ACLR
reset => mem[0][91].ACLR
in_data[0] => mem.DATAB
in_data[1] => mem.DATAB
in_data[2] => mem.DATAB
in_data[3] => mem.DATAB
in_data[4] => mem.DATAB
in_data[5] => mem.DATAB
in_data[6] => mem.DATAB
in_data[7] => mem.DATAB
in_data[8] => mem.DATAB
in_data[9] => mem.DATAB
in_data[10] => mem.DATAB
in_data[11] => mem.DATAB
in_data[12] => mem.DATAB
in_data[13] => mem.DATAB
in_data[14] => mem.DATAB
in_data[15] => mem.DATAB
in_data[16] => mem.DATAB
in_data[17] => mem.DATAB
in_data[18] => mem.DATAB
in_data[19] => mem.DATAB
in_data[20] => mem.DATAB
in_data[21] => mem.DATAB
in_data[22] => mem.DATAB
in_data[23] => mem.DATAB
in_data[24] => mem.DATAB
in_data[25] => mem.DATAB
in_data[26] => mem.DATAB
in_data[27] => mem.DATAB
in_data[28] => mem.DATAB
in_data[29] => mem.DATAB
in_data[30] => mem.DATAB
in_data[31] => mem.DATAB
in_data[32] => mem.DATAB
in_data[33] => mem.DATAB
in_data[34] => mem.DATAB
in_data[35] => mem.DATAB
in_data[36] => mem.DATAB
in_data[37] => mem.DATAB
in_data[38] => mem.DATAB
in_data[39] => mem.DATAB
in_data[40] => mem.DATAB
in_data[41] => mem.DATAB
in_data[42] => mem.DATAB
in_data[43] => mem.DATAB
in_data[44] => mem.DATAB
in_data[45] => mem.DATAB
in_data[46] => mem.DATAB
in_data[47] => mem.DATAB
in_data[48] => mem.DATAB
in_data[49] => mem.DATAB
in_data[50] => mem.DATAB
in_data[51] => mem.DATAB
in_data[52] => mem.DATAB
in_data[53] => mem.DATAB
in_data[54] => mem.DATAB
in_data[55] => mem.DATAB
in_data[56] => mem.DATAB
in_data[57] => mem.DATAB
in_data[58] => mem.DATAB
in_data[59] => mem.DATAB
in_data[60] => mem.DATAB
in_data[61] => mem.DATAB
in_data[62] => mem.DATAB
in_data[63] => mem.DATAB
in_data[64] => mem.DATAB
in_data[65] => mem.DATAB
in_data[66] => mem.DATAB
in_data[67] => mem.DATAB
in_data[68] => mem.DATAB
in_data[69] => mem.DATAB
in_data[70] => mem.DATAB
in_data[71] => mem.DATAB
in_data[72] => mem.DATAB
in_data[73] => mem.DATAB
in_data[74] => mem.DATAB
in_data[75] => mem.DATAB
in_data[76] => mem.DATAB
in_data[77] => mem.DATAB
in_data[78] => mem.DATAB
in_data[79] => mem.DATAB
in_data[80] => mem.DATAB
in_data[81] => mem.DATAB
in_data[82] => mem.DATAB
in_data[83] => mem.DATAB
in_data[84] => mem.DATAB
in_data[85] => mem.DATAB
in_data[86] => mem.DATAB
in_data[87] => mem.DATAB
in_data[88] => mem.DATAB
in_data[89] => mem.DATAB
in_valid => write.IN1
in_startofpacket => mem.DATAB
in_endofpacket => mem.DATAB
in_empty[0] => ~NO_FANOUT~
in_error[0] => out_error[0].DATAIN
in_error[0] => out_empty[0].DATAIN
in_channel[0] => out_channel[0].DATAIN
out_ready => internal_out_ready.IN1
csr_address[0] => ~NO_FANOUT~
csr_address[1] => ~NO_FANOUT~
csr_write => ~NO_FANOUT~
csr_read => csr_readdata[0]~reg0.ENA
csr_read => csr_readdata[31]~reg0.ENA
csr_read => csr_readdata[30]~reg0.ENA
csr_read => csr_readdata[29]~reg0.ENA
csr_read => csr_readdata[28]~reg0.ENA
csr_read => csr_readdata[27]~reg0.ENA
csr_read => csr_readdata[26]~reg0.ENA
csr_read => csr_readdata[25]~reg0.ENA
csr_read => csr_readdata[24]~reg0.ENA
csr_read => csr_readdata[23]~reg0.ENA
csr_read => csr_readdata[22]~reg0.ENA
csr_read => csr_readdata[21]~reg0.ENA
csr_read => csr_readdata[20]~reg0.ENA
csr_read => csr_readdata[19]~reg0.ENA
csr_read => csr_readdata[18]~reg0.ENA
csr_read => csr_readdata[17]~reg0.ENA
csr_read => csr_readdata[16]~reg0.ENA
csr_read => csr_readdata[15]~reg0.ENA
csr_read => csr_readdata[14]~reg0.ENA
csr_read => csr_readdata[13]~reg0.ENA
csr_read => csr_readdata[12]~reg0.ENA
csr_read => csr_readdata[11]~reg0.ENA
csr_read => csr_readdata[10]~reg0.ENA
csr_read => csr_readdata[9]~reg0.ENA
csr_read => csr_readdata[8]~reg0.ENA
csr_read => csr_readdata[7]~reg0.ENA
csr_read => csr_readdata[6]~reg0.ENA
csr_read => csr_readdata[5]~reg0.ENA
csr_read => csr_readdata[4]~reg0.ENA
csr_read => csr_readdata[3]~reg0.ENA
csr_read => csr_readdata[2]~reg0.ENA
csr_read => csr_readdata[1]~reg0.ENA
csr_writedata[0] => ~NO_FANOUT~
csr_writedata[1] => ~NO_FANOUT~
csr_writedata[2] => ~NO_FANOUT~
csr_writedata[3] => ~NO_FANOUT~
csr_writedata[4] => ~NO_FANOUT~
csr_writedata[5] => ~NO_FANOUT~
csr_writedata[6] => ~NO_FANOUT~
csr_writedata[7] => ~NO_FANOUT~
csr_writedata[8] => ~NO_FANOUT~
csr_writedata[9] => ~NO_FANOUT~
csr_writedata[10] => ~NO_FANOUT~
csr_writedata[11] => ~NO_FANOUT~
csr_writedata[12] => ~NO_FANOUT~
csr_writedata[13] => ~NO_FANOUT~
csr_writedata[14] => ~NO_FANOUT~
csr_writedata[15] => ~NO_FANOUT~
csr_writedata[16] => ~NO_FANOUT~
csr_writedata[17] => ~NO_FANOUT~
csr_writedata[18] => ~NO_FANOUT~
csr_writedata[19] => ~NO_FANOUT~
csr_writedata[20] => ~NO_FANOUT~
csr_writedata[21] => ~NO_FANOUT~
csr_writedata[22] => ~NO_FANOUT~
csr_writedata[23] => ~NO_FANOUT~
csr_writedata[24] => ~NO_FANOUT~
csr_writedata[25] => ~NO_FANOUT~
csr_writedata[26] => ~NO_FANOUT~
csr_writedata[27] => ~NO_FANOUT~
csr_writedata[28] => ~NO_FANOUT~
csr_writedata[29] => ~NO_FANOUT~
csr_writedata[30] => ~NO_FANOUT~
csr_writedata[31] => ~NO_FANOUT~


|main|Proyecto:u1|altera_avalon_sc_fifo:ps2_0_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo
clk => csr_readdata[0]~reg0.CLK
clk => csr_readdata[1]~reg0.CLK
clk => csr_readdata[2]~reg0.CLK
clk => csr_readdata[3]~reg0.CLK
clk => csr_readdata[4]~reg0.CLK
clk => csr_readdata[5]~reg0.CLK
clk => csr_readdata[6]~reg0.CLK
clk => csr_readdata[7]~reg0.CLK
clk => csr_readdata[8]~reg0.CLK
clk => csr_readdata[9]~reg0.CLK
clk => csr_readdata[10]~reg0.CLK
clk => csr_readdata[11]~reg0.CLK
clk => csr_readdata[12]~reg0.CLK
clk => csr_readdata[13]~reg0.CLK
clk => csr_readdata[14]~reg0.CLK
clk => csr_readdata[15]~reg0.CLK
clk => csr_readdata[16]~reg0.CLK
clk => csr_readdata[17]~reg0.CLK
clk => csr_readdata[18]~reg0.CLK
clk => csr_readdata[19]~reg0.CLK
clk => csr_readdata[20]~reg0.CLK
clk => csr_readdata[21]~reg0.CLK
clk => csr_readdata[22]~reg0.CLK
clk => csr_readdata[23]~reg0.CLK
clk => csr_readdata[24]~reg0.CLK
clk => csr_readdata[25]~reg0.CLK
clk => csr_readdata[26]~reg0.CLK
clk => csr_readdata[27]~reg0.CLK
clk => csr_readdata[28]~reg0.CLK
clk => csr_readdata[29]~reg0.CLK
clk => csr_readdata[30]~reg0.CLK
clk => csr_readdata[31]~reg0.CLK
clk => mem_used[1].CLK
clk => mem_used[0].CLK
clk => mem[1][0].CLK
clk => mem[1][1].CLK
clk => mem[1][2].CLK
clk => mem[1][3].CLK
clk => mem[1][4].CLK
clk => mem[1][5].CLK
clk => mem[1][6].CLK
clk => mem[1][7].CLK
clk => mem[1][8].CLK
clk => mem[1][9].CLK
clk => mem[1][10].CLK
clk => mem[1][11].CLK
clk => mem[1][12].CLK
clk => mem[1][13].CLK
clk => mem[1][14].CLK
clk => mem[1][15].CLK
clk => mem[1][16].CLK
clk => mem[1][17].CLK
clk => mem[1][18].CLK
clk => mem[1][19].CLK
clk => mem[1][20].CLK
clk => mem[1][21].CLK
clk => mem[1][22].CLK
clk => mem[1][23].CLK
clk => mem[1][24].CLK
clk => mem[1][25].CLK
clk => mem[1][26].CLK
clk => mem[1][27].CLK
clk => mem[1][28].CLK
clk => mem[1][29].CLK
clk => mem[1][30].CLK
clk => mem[1][31].CLK
clk => mem[0][0].CLK
clk => mem[0][1].CLK
clk => mem[0][2].CLK
clk => mem[0][3].CLK
clk => mem[0][4].CLK
clk => mem[0][5].CLK
clk => mem[0][6].CLK
clk => mem[0][7].CLK
clk => mem[0][8].CLK
clk => mem[0][9].CLK
clk => mem[0][10].CLK
clk => mem[0][11].CLK
clk => mem[0][12].CLK
clk => mem[0][13].CLK
clk => mem[0][14].CLK
clk => mem[0][15].CLK
clk => mem[0][16].CLK
clk => mem[0][17].CLK
clk => mem[0][18].CLK
clk => mem[0][19].CLK
clk => mem[0][20].CLK
clk => mem[0][21].CLK
clk => mem[0][22].CLK
clk => mem[0][23].CLK
clk => mem[0][24].CLK
clk => mem[0][25].CLK
clk => mem[0][26].CLK
clk => mem[0][27].CLK
clk => mem[0][28].CLK
clk => mem[0][29].CLK
clk => mem[0][30].CLK
clk => mem[0][31].CLK
reset => csr_readdata[0]~reg0.ACLR
reset => csr_readdata[1]~reg0.ACLR
reset => csr_readdata[2]~reg0.ACLR
reset => csr_readdata[3]~reg0.ACLR
reset => csr_readdata[4]~reg0.ACLR
reset => csr_readdata[5]~reg0.ACLR
reset => csr_readdata[6]~reg0.ACLR
reset => csr_readdata[7]~reg0.ACLR
reset => csr_readdata[8]~reg0.ACLR
reset => csr_readdata[9]~reg0.ACLR
reset => csr_readdata[10]~reg0.ACLR
reset => csr_readdata[11]~reg0.ACLR
reset => csr_readdata[12]~reg0.ACLR
reset => csr_readdata[13]~reg0.ACLR
reset => csr_readdata[14]~reg0.ACLR
reset => csr_readdata[15]~reg0.ACLR
reset => csr_readdata[16]~reg0.ACLR
reset => csr_readdata[17]~reg0.ACLR
reset => csr_readdata[18]~reg0.ACLR
reset => csr_readdata[19]~reg0.ACLR
reset => csr_readdata[20]~reg0.ACLR
reset => csr_readdata[21]~reg0.ACLR
reset => csr_readdata[22]~reg0.ACLR
reset => csr_readdata[23]~reg0.ACLR
reset => csr_readdata[24]~reg0.ACLR
reset => csr_readdata[25]~reg0.ACLR
reset => csr_readdata[26]~reg0.ACLR
reset => csr_readdata[27]~reg0.ACLR
reset => csr_readdata[28]~reg0.ACLR
reset => csr_readdata[29]~reg0.ACLR
reset => csr_readdata[30]~reg0.ACLR
reset => csr_readdata[31]~reg0.ACLR
reset => mem_used[1].ACLR
reset => mem_used[0].ACLR
reset => mem[1][0].ACLR
reset => mem[1][1].ACLR
reset => mem[1][2].ACLR
reset => mem[1][3].ACLR
reset => mem[1][4].ACLR
reset => mem[1][5].ACLR
reset => mem[1][6].ACLR
reset => mem[1][7].ACLR
reset => mem[1][8].ACLR
reset => mem[1][9].ACLR
reset => mem[1][10].ACLR
reset => mem[1][11].ACLR
reset => mem[1][12].ACLR
reset => mem[1][13].ACLR
reset => mem[1][14].ACLR
reset => mem[1][15].ACLR
reset => mem[1][16].ACLR
reset => mem[1][17].ACLR
reset => mem[1][18].ACLR
reset => mem[1][19].ACLR
reset => mem[1][20].ACLR
reset => mem[1][21].ACLR
reset => mem[1][22].ACLR
reset => mem[1][23].ACLR
reset => mem[1][24].ACLR
reset => mem[1][25].ACLR
reset => mem[1][26].ACLR
reset => mem[1][27].ACLR
reset => mem[1][28].ACLR
reset => mem[1][29].ACLR
reset => mem[1][30].ACLR
reset => mem[1][31].ACLR
reset => mem[0][0].ACLR
reset => mem[0][1].ACLR
reset => mem[0][2].ACLR
reset => mem[0][3].ACLR
reset => mem[0][4].ACLR
reset => mem[0][5].ACLR
reset => mem[0][6].ACLR
reset => mem[0][7].ACLR
reset => mem[0][8].ACLR
reset => mem[0][9].ACLR
reset => mem[0][10].ACLR
reset => mem[0][11].ACLR
reset => mem[0][12].ACLR
reset => mem[0][13].ACLR
reset => mem[0][14].ACLR
reset => mem[0][15].ACLR
reset => mem[0][16].ACLR
reset => mem[0][17].ACLR
reset => mem[0][18].ACLR
reset => mem[0][19].ACLR
reset => mem[0][20].ACLR
reset => mem[0][21].ACLR
reset => mem[0][22].ACLR
reset => mem[0][23].ACLR
reset => mem[0][24].ACLR
reset => mem[0][25].ACLR
reset => mem[0][26].ACLR
reset => mem[0][27].ACLR
reset => mem[0][28].ACLR
reset => mem[0][29].ACLR
reset => mem[0][30].ACLR
reset => mem[0][31].ACLR
in_data[0] => mem.DATAB
in_data[0] => internal_out_payload.DATAB
in_data[1] => mem.DATAB
in_data[1] => internal_out_payload.DATAB
in_data[2] => mem.DATAB
in_data[2] => internal_out_payload.DATAB
in_data[3] => mem.DATAB
in_data[3] => internal_out_payload.DATAB
in_data[4] => mem.DATAB
in_data[4] => internal_out_payload.DATAB
in_data[5] => mem.DATAB
in_data[5] => internal_out_payload.DATAB
in_data[6] => mem.DATAB
in_data[6] => internal_out_payload.DATAB
in_data[7] => mem.DATAB
in_data[7] => internal_out_payload.DATAB
in_data[8] => mem.DATAB
in_data[8] => internal_out_payload.DATAB
in_data[9] => mem.DATAB
in_data[9] => internal_out_payload.DATAB
in_data[10] => mem.DATAB
in_data[10] => internal_out_payload.DATAB
in_data[11] => mem.DATAB
in_data[11] => internal_out_payload.DATAB
in_data[12] => mem.DATAB
in_data[12] => internal_out_payload.DATAB
in_data[13] => mem.DATAB
in_data[13] => internal_out_payload.DATAB
in_data[14] => mem.DATAB
in_data[14] => internal_out_payload.DATAB
in_data[15] => mem.DATAB
in_data[15] => internal_out_payload.DATAB
in_data[16] => mem.DATAB
in_data[16] => internal_out_payload.DATAB
in_data[17] => mem.DATAB
in_data[17] => internal_out_payload.DATAB
in_data[18] => mem.DATAB
in_data[18] => internal_out_payload.DATAB
in_data[19] => mem.DATAB
in_data[19] => internal_out_payload.DATAB
in_data[20] => mem.DATAB
in_data[20] => internal_out_payload.DATAB
in_data[21] => mem.DATAB
in_data[21] => internal_out_payload.DATAB
in_data[22] => mem.DATAB
in_data[22] => internal_out_payload.DATAB
in_data[23] => mem.DATAB
in_data[23] => internal_out_payload.DATAB
in_data[24] => mem.DATAB
in_data[24] => internal_out_payload.DATAB
in_data[25] => mem.DATAB
in_data[25] => internal_out_payload.DATAB
in_data[26] => mem.DATAB
in_data[26] => internal_out_payload.DATAB
in_data[27] => mem.DATAB
in_data[27] => internal_out_payload.DATAB
in_data[28] => mem.DATAB
in_data[28] => internal_out_payload.DATAB
in_data[29] => mem.DATAB
in_data[29] => internal_out_payload.DATAB
in_data[30] => mem.DATAB
in_data[30] => internal_out_payload.DATAB
in_data[31] => mem.DATAB
in_data[31] => internal_out_payload.DATAB
in_valid => write.IN1
in_valid => always4.IN1
in_valid => empty.IN1
in_startofpacket => ~NO_FANOUT~
in_endofpacket => ~NO_FANOUT~
in_empty[0] => ~NO_FANOUT~
in_error[0] => out_error[0].DATAIN
in_error[0] => out_empty[0].DATAIN
in_channel[0] => out_channel[0].DATAIN
out_ready => internal_out_ready.IN1
csr_address[0] => ~NO_FANOUT~
csr_address[1] => ~NO_FANOUT~
csr_write => ~NO_FANOUT~
csr_read => csr_readdata[0]~reg0.ENA
csr_read => csr_readdata[31]~reg0.ENA
csr_read => csr_readdata[30]~reg0.ENA
csr_read => csr_readdata[29]~reg0.ENA
csr_read => csr_readdata[28]~reg0.ENA
csr_read => csr_readdata[27]~reg0.ENA
csr_read => csr_readdata[26]~reg0.ENA
csr_read => csr_readdata[25]~reg0.ENA
csr_read => csr_readdata[24]~reg0.ENA
csr_read => csr_readdata[23]~reg0.ENA
csr_read => csr_readdata[22]~reg0.ENA
csr_read => csr_readdata[21]~reg0.ENA
csr_read => csr_readdata[20]~reg0.ENA
csr_read => csr_readdata[19]~reg0.ENA
csr_read => csr_readdata[18]~reg0.ENA
csr_read => csr_readdata[17]~reg0.ENA
csr_read => csr_readdata[16]~reg0.ENA
csr_read => csr_readdata[15]~reg0.ENA
csr_read => csr_readdata[14]~reg0.ENA
csr_read => csr_readdata[13]~reg0.ENA
csr_read => csr_readdata[12]~reg0.ENA
csr_read => csr_readdata[11]~reg0.ENA
csr_read => csr_readdata[10]~reg0.ENA
csr_read => csr_readdata[9]~reg0.ENA
csr_read => csr_readdata[8]~reg0.ENA
csr_read => csr_readdata[7]~reg0.ENA
csr_read => csr_readdata[6]~reg0.ENA
csr_read => csr_readdata[5]~reg0.ENA
csr_read => csr_readdata[4]~reg0.ENA
csr_read => csr_readdata[3]~reg0.ENA
csr_read => csr_readdata[2]~reg0.ENA
csr_read => csr_readdata[1]~reg0.ENA
csr_writedata[0] => ~NO_FANOUT~
csr_writedata[1] => ~NO_FANOUT~
csr_writedata[2] => ~NO_FANOUT~
csr_writedata[3] => ~NO_FANOUT~
csr_writedata[4] => ~NO_FANOUT~
csr_writedata[5] => ~NO_FANOUT~
csr_writedata[6] => ~NO_FANOUT~
csr_writedata[7] => ~NO_FANOUT~
csr_writedata[8] => ~NO_FANOUT~
csr_writedata[9] => ~NO_FANOUT~
csr_writedata[10] => ~NO_FANOUT~
csr_writedata[11] => ~NO_FANOUT~
csr_writedata[12] => ~NO_FANOUT~
csr_writedata[13] => ~NO_FANOUT~
csr_writedata[14] => ~NO_FANOUT~
csr_writedata[15] => ~NO_FANOUT~
csr_writedata[16] => ~NO_FANOUT~
csr_writedata[17] => ~NO_FANOUT~
csr_writedata[18] => ~NO_FANOUT~
csr_writedata[19] => ~NO_FANOUT~
csr_writedata[20] => ~NO_FANOUT~
csr_writedata[21] => ~NO_FANOUT~
csr_writedata[22] => ~NO_FANOUT~
csr_writedata[23] => ~NO_FANOUT~
csr_writedata[24] => ~NO_FANOUT~
csr_writedata[25] => ~NO_FANOUT~
csr_writedata[26] => ~NO_FANOUT~
csr_writedata[27] => ~NO_FANOUT~
csr_writedata[28] => ~NO_FANOUT~
csr_writedata[29] => ~NO_FANOUT~
csr_writedata[30] => ~NO_FANOUT~
csr_writedata[31] => ~NO_FANOUT~


|main|Proyecto:u1|altera_merlin_master_agent:sgdma_0_descriptor_read_translator_avalon_universal_master_0_agent
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
av_address[0] => ~NO_FANOUT~
av_address[1] => ~NO_FANOUT~
av_address[2] => cp_data[38].DATAIN
av_address[3] => cp_data[39].DATAIN
av_address[4] => cp_data[40].DATAIN
av_address[5] => cp_data[41].DATAIN
av_address[6] => cp_data[42].DATAIN
av_address[7] => cp_data[43].DATAIN
av_address[8] => cp_data[44].DATAIN
av_address[9] => cp_data[45].DATAIN
av_address[10] => cp_data[46].DATAIN
av_address[11] => cp_data[47].DATAIN
av_address[12] => cp_data[48].DATAIN
av_address[13] => cp_data[49].DATAIN
av_address[14] => cp_data[50].DATAIN
av_address[15] => cp_data[51].DATAIN
av_address[16] => cp_data[52].DATAIN
av_address[17] => cp_data[53].DATAIN
av_address[18] => cp_data[54].DATAIN
av_address[19] => cp_data[55].DATAIN
av_address[20] => cp_data[56].DATAIN
av_address[21] => cp_data[57].DATAIN
av_address[22] => cp_data[58].DATAIN
av_address[23] => cp_data[59].DATAIN
av_address[24] => cp_data[60].DATAIN
av_address[25] => cp_data[61].DATAIN
av_address[26] => cp_data[62].DATAIN
av_address[27] => cp_data[63].DATAIN
av_address[28] => cp_data[64].DATAIN
av_address[29] => cp_data[65].DATAIN
av_address[30] => cp_data[66].DATAIN
av_address[31] => cp_data[67].DATAIN
av_write => always1.IN0
av_write => cp_data[70].DATAIN
av_write => cp_data[69].DATAIN
av_read => always1.IN1
av_read => cp_data[71].DATAIN
av_writedata[0] => cp_data[0].DATAIN
av_writedata[1] => cp_data[1].DATAIN
av_writedata[2] => cp_data[2].DATAIN
av_writedata[3] => cp_data[3].DATAIN
av_writedata[4] => cp_data[4].DATAIN
av_writedata[5] => cp_data[5].DATAIN
av_writedata[6] => cp_data[6].DATAIN
av_writedata[7] => cp_data[7].DATAIN
av_writedata[8] => cp_data[8].DATAIN
av_writedata[9] => cp_data[9].DATAIN
av_writedata[10] => cp_data[10].DATAIN
av_writedata[11] => cp_data[11].DATAIN
av_writedata[12] => cp_data[12].DATAIN
av_writedata[13] => cp_data[13].DATAIN
av_writedata[14] => cp_data[14].DATAIN
av_writedata[15] => cp_data[15].DATAIN
av_writedata[16] => cp_data[16].DATAIN
av_writedata[17] => cp_data[17].DATAIN
av_writedata[18] => cp_data[18].DATAIN
av_writedata[19] => cp_data[19].DATAIN
av_writedata[20] => cp_data[20].DATAIN
av_writedata[21] => cp_data[21].DATAIN
av_writedata[22] => cp_data[22].DATAIN
av_writedata[23] => cp_data[23].DATAIN
av_writedata[24] => cp_data[24].DATAIN
av_writedata[25] => cp_data[25].DATAIN
av_writedata[26] => cp_data[26].DATAIN
av_writedata[27] => cp_data[27].DATAIN
av_writedata[28] => cp_data[28].DATAIN
av_writedata[29] => cp_data[29].DATAIN
av_writedata[30] => cp_data[30].DATAIN
av_writedata[31] => cp_data[31].DATAIN
av_byteenable[0] => cp_data[32].DATAIN
av_byteenable[1] => cp_data[33].DATAIN
av_byteenable[2] => cp_data[34].DATAIN
av_byteenable[3] => cp_data[35].DATAIN
av_burstcount[0] => cp_data[73].DATAIN
av_burstcount[1] => cp_data[74].DATAIN
av_burstcount[2] => cp_data[75].DATAIN
av_debugaccess => cp_data[88].DATAIN
av_lock => cp_data[72].DATAIN
cp_ready => av_waitrequest.DATAIN
rp_valid => av_readdatavalid.DATAIN
rp_data[0] => av_readdata[0].DATAIN
rp_data[1] => av_readdata[1].DATAIN
rp_data[2] => av_readdata[2].DATAIN
rp_data[3] => av_readdata[3].DATAIN
rp_data[4] => av_readdata[4].DATAIN
rp_data[5] => av_readdata[5].DATAIN
rp_data[6] => av_readdata[6].DATAIN
rp_data[7] => av_readdata[7].DATAIN
rp_data[8] => av_readdata[8].DATAIN
rp_data[9] => av_readdata[9].DATAIN
rp_data[10] => av_readdata[10].DATAIN
rp_data[11] => av_readdata[11].DATAIN
rp_data[12] => av_readdata[12].DATAIN
rp_data[13] => av_readdata[13].DATAIN
rp_data[14] => av_readdata[14].DATAIN
rp_data[15] => av_readdata[15].DATAIN
rp_data[16] => av_readdata[16].DATAIN
rp_data[17] => av_readdata[17].DATAIN
rp_data[18] => av_readdata[18].DATAIN
rp_data[19] => av_readdata[19].DATAIN
rp_data[20] => av_readdata[20].DATAIN
rp_data[21] => av_readdata[21].DATAIN
rp_data[22] => av_readdata[22].DATAIN
rp_data[23] => av_readdata[23].DATAIN
rp_data[24] => av_readdata[24].DATAIN
rp_data[25] => av_readdata[25].DATAIN
rp_data[26] => av_readdata[26].DATAIN
rp_data[27] => av_readdata[27].DATAIN
rp_data[28] => av_readdata[28].DATAIN
rp_data[29] => av_readdata[29].DATAIN
rp_data[30] => av_readdata[30].DATAIN
rp_data[31] => av_readdata[31].DATAIN
rp_data[32] => ~NO_FANOUT~
rp_data[33] => ~NO_FANOUT~
rp_data[34] => ~NO_FANOUT~
rp_data[35] => ~NO_FANOUT~
rp_data[36] => ~NO_FANOUT~
rp_data[37] => ~NO_FANOUT~
rp_data[38] => ~NO_FANOUT~
rp_data[39] => ~NO_FANOUT~
rp_data[40] => ~NO_FANOUT~
rp_data[41] => ~NO_FANOUT~
rp_data[42] => ~NO_FANOUT~
rp_data[43] => ~NO_FANOUT~
rp_data[44] => ~NO_FANOUT~
rp_data[45] => ~NO_FANOUT~
rp_data[46] => ~NO_FANOUT~
rp_data[47] => ~NO_FANOUT~
rp_data[48] => ~NO_FANOUT~
rp_data[49] => ~NO_FANOUT~
rp_data[50] => ~NO_FANOUT~
rp_data[51] => ~NO_FANOUT~
rp_data[52] => ~NO_FANOUT~
rp_data[53] => ~NO_FANOUT~
rp_data[54] => ~NO_FANOUT~
rp_data[55] => ~NO_FANOUT~
rp_data[56] => ~NO_FANOUT~
rp_data[57] => ~NO_FANOUT~
rp_data[58] => ~NO_FANOUT~
rp_data[59] => ~NO_FANOUT~
rp_data[60] => ~NO_FANOUT~
rp_data[61] => ~NO_FANOUT~
rp_data[62] => ~NO_FANOUT~
rp_data[63] => ~NO_FANOUT~
rp_data[64] => ~NO_FANOUT~
rp_data[65] => ~NO_FANOUT~
rp_data[66] => ~NO_FANOUT~
rp_data[67] => ~NO_FANOUT~
rp_data[68] => ~NO_FANOUT~
rp_data[69] => ~NO_FANOUT~
rp_data[70] => ~NO_FANOUT~
rp_data[71] => ~NO_FANOUT~
rp_data[72] => ~NO_FANOUT~
rp_data[73] => ~NO_FANOUT~
rp_data[74] => ~NO_FANOUT~
rp_data[75] => ~NO_FANOUT~
rp_data[76] => ~NO_FANOUT~
rp_data[77] => ~NO_FANOUT~
rp_data[78] => ~NO_FANOUT~
rp_data[79] => ~NO_FANOUT~
rp_data[80] => ~NO_FANOUT~
rp_data[81] => ~NO_FANOUT~
rp_data[82] => ~NO_FANOUT~
rp_data[83] => ~NO_FANOUT~
rp_data[84] => ~NO_FANOUT~
rp_data[85] => ~NO_FANOUT~
rp_data[86] => ~NO_FANOUT~
rp_data[87] => ~NO_FANOUT~
rp_data[88] => ~NO_FANOUT~
rp_channel[0] => ~NO_FANOUT~
rp_channel[1] => ~NO_FANOUT~
rp_channel[2] => ~NO_FANOUT~
rp_channel[3] => ~NO_FANOUT~
rp_channel[4] => ~NO_FANOUT~
rp_channel[5] => ~NO_FANOUT~
rp_channel[6] => ~NO_FANOUT~
rp_channel[7] => ~NO_FANOUT~
rp_channel[8] => ~NO_FANOUT~
rp_channel[9] => ~NO_FANOUT~
rp_channel[10] => ~NO_FANOUT~
rp_channel[11] => ~NO_FANOUT~
rp_channel[12] => ~NO_FANOUT~
rp_startofpacket => ~NO_FANOUT~
rp_endofpacket => ~NO_FANOUT~


|main|Proyecto:u1|altera_merlin_master_agent:sgdma_0_descriptor_write_translator_avalon_universal_master_0_agent
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
av_address[0] => ~NO_FANOUT~
av_address[1] => ~NO_FANOUT~
av_address[2] => cp_data[38].DATAIN
av_address[3] => cp_data[39].DATAIN
av_address[4] => cp_data[40].DATAIN
av_address[5] => cp_data[41].DATAIN
av_address[6] => cp_data[42].DATAIN
av_address[7] => cp_data[43].DATAIN
av_address[8] => cp_data[44].DATAIN
av_address[9] => cp_data[45].DATAIN
av_address[10] => cp_data[46].DATAIN
av_address[11] => cp_data[47].DATAIN
av_address[12] => cp_data[48].DATAIN
av_address[13] => cp_data[49].DATAIN
av_address[14] => cp_data[50].DATAIN
av_address[15] => cp_data[51].DATAIN
av_address[16] => cp_data[52].DATAIN
av_address[17] => cp_data[53].DATAIN
av_address[18] => cp_data[54].DATAIN
av_address[19] => cp_data[55].DATAIN
av_address[20] => cp_data[56].DATAIN
av_address[21] => cp_data[57].DATAIN
av_address[22] => cp_data[58].DATAIN
av_address[23] => cp_data[59].DATAIN
av_address[24] => cp_data[60].DATAIN
av_address[25] => cp_data[61].DATAIN
av_address[26] => cp_data[62].DATAIN
av_address[27] => cp_data[63].DATAIN
av_address[28] => cp_data[64].DATAIN
av_address[29] => cp_data[65].DATAIN
av_address[30] => cp_data[66].DATAIN
av_address[31] => cp_data[67].DATAIN
av_write => always1.IN0
av_write => cp_data[70].DATAIN
av_write => cp_data[69].DATAIN
av_read => always1.IN1
av_read => cp_data[71].DATAIN
av_writedata[0] => cp_data[0].DATAIN
av_writedata[1] => cp_data[1].DATAIN
av_writedata[2] => cp_data[2].DATAIN
av_writedata[3] => cp_data[3].DATAIN
av_writedata[4] => cp_data[4].DATAIN
av_writedata[5] => cp_data[5].DATAIN
av_writedata[6] => cp_data[6].DATAIN
av_writedata[7] => cp_data[7].DATAIN
av_writedata[8] => cp_data[8].DATAIN
av_writedata[9] => cp_data[9].DATAIN
av_writedata[10] => cp_data[10].DATAIN
av_writedata[11] => cp_data[11].DATAIN
av_writedata[12] => cp_data[12].DATAIN
av_writedata[13] => cp_data[13].DATAIN
av_writedata[14] => cp_data[14].DATAIN
av_writedata[15] => cp_data[15].DATAIN
av_writedata[16] => cp_data[16].DATAIN
av_writedata[17] => cp_data[17].DATAIN
av_writedata[18] => cp_data[18].DATAIN
av_writedata[19] => cp_data[19].DATAIN
av_writedata[20] => cp_data[20].DATAIN
av_writedata[21] => cp_data[21].DATAIN
av_writedata[22] => cp_data[22].DATAIN
av_writedata[23] => cp_data[23].DATAIN
av_writedata[24] => cp_data[24].DATAIN
av_writedata[25] => cp_data[25].DATAIN
av_writedata[26] => cp_data[26].DATAIN
av_writedata[27] => cp_data[27].DATAIN
av_writedata[28] => cp_data[28].DATAIN
av_writedata[29] => cp_data[29].DATAIN
av_writedata[30] => cp_data[30].DATAIN
av_writedata[31] => cp_data[31].DATAIN
av_byteenable[0] => cp_data[32].DATAIN
av_byteenable[1] => cp_data[33].DATAIN
av_byteenable[2] => cp_data[34].DATAIN
av_byteenable[3] => cp_data[35].DATAIN
av_burstcount[0] => cp_data[73].DATAIN
av_burstcount[1] => cp_data[74].DATAIN
av_burstcount[2] => cp_data[75].DATAIN
av_debugaccess => cp_data[88].DATAIN
av_lock => cp_data[72].DATAIN
cp_ready => av_waitrequest.DATAIN
rp_valid => av_readdatavalid.DATAIN
rp_data[0] => av_readdata[0].DATAIN
rp_data[1] => av_readdata[1].DATAIN
rp_data[2] => av_readdata[2].DATAIN
rp_data[3] => av_readdata[3].DATAIN
rp_data[4] => av_readdata[4].DATAIN
rp_data[5] => av_readdata[5].DATAIN
rp_data[6] => av_readdata[6].DATAIN
rp_data[7] => av_readdata[7].DATAIN
rp_data[8] => av_readdata[8].DATAIN
rp_data[9] => av_readdata[9].DATAIN
rp_data[10] => av_readdata[10].DATAIN
rp_data[11] => av_readdata[11].DATAIN
rp_data[12] => av_readdata[12].DATAIN
rp_data[13] => av_readdata[13].DATAIN
rp_data[14] => av_readdata[14].DATAIN
rp_data[15] => av_readdata[15].DATAIN
rp_data[16] => av_readdata[16].DATAIN
rp_data[17] => av_readdata[17].DATAIN
rp_data[18] => av_readdata[18].DATAIN
rp_data[19] => av_readdata[19].DATAIN
rp_data[20] => av_readdata[20].DATAIN
rp_data[21] => av_readdata[21].DATAIN
rp_data[22] => av_readdata[22].DATAIN
rp_data[23] => av_readdata[23].DATAIN
rp_data[24] => av_readdata[24].DATAIN
rp_data[25] => av_readdata[25].DATAIN
rp_data[26] => av_readdata[26].DATAIN
rp_data[27] => av_readdata[27].DATAIN
rp_data[28] => av_readdata[28].DATAIN
rp_data[29] => av_readdata[29].DATAIN
rp_data[30] => av_readdata[30].DATAIN
rp_data[31] => av_readdata[31].DATAIN
rp_data[32] => ~NO_FANOUT~
rp_data[33] => ~NO_FANOUT~
rp_data[34] => ~NO_FANOUT~
rp_data[35] => ~NO_FANOUT~
rp_data[36] => ~NO_FANOUT~
rp_data[37] => ~NO_FANOUT~
rp_data[38] => ~NO_FANOUT~
rp_data[39] => ~NO_FANOUT~
rp_data[40] => ~NO_FANOUT~
rp_data[41] => ~NO_FANOUT~
rp_data[42] => ~NO_FANOUT~
rp_data[43] => ~NO_FANOUT~
rp_data[44] => ~NO_FANOUT~
rp_data[45] => ~NO_FANOUT~
rp_data[46] => ~NO_FANOUT~
rp_data[47] => ~NO_FANOUT~
rp_data[48] => ~NO_FANOUT~
rp_data[49] => ~NO_FANOUT~
rp_data[50] => ~NO_FANOUT~
rp_data[51] => ~NO_FANOUT~
rp_data[52] => ~NO_FANOUT~
rp_data[53] => ~NO_FANOUT~
rp_data[54] => ~NO_FANOUT~
rp_data[55] => ~NO_FANOUT~
rp_data[56] => ~NO_FANOUT~
rp_data[57] => ~NO_FANOUT~
rp_data[58] => ~NO_FANOUT~
rp_data[59] => ~NO_FANOUT~
rp_data[60] => ~NO_FANOUT~
rp_data[61] => ~NO_FANOUT~
rp_data[62] => ~NO_FANOUT~
rp_data[63] => ~NO_FANOUT~
rp_data[64] => ~NO_FANOUT~
rp_data[65] => ~NO_FANOUT~
rp_data[66] => ~NO_FANOUT~
rp_data[67] => ~NO_FANOUT~
rp_data[68] => ~NO_FANOUT~
rp_data[69] => ~NO_FANOUT~
rp_data[70] => ~NO_FANOUT~
rp_data[71] => ~NO_FANOUT~
rp_data[72] => ~NO_FANOUT~
rp_data[73] => ~NO_FANOUT~
rp_data[74] => ~NO_FANOUT~
rp_data[75] => ~NO_FANOUT~
rp_data[76] => ~NO_FANOUT~
rp_data[77] => ~NO_FANOUT~
rp_data[78] => ~NO_FANOUT~
rp_data[79] => ~NO_FANOUT~
rp_data[80] => ~NO_FANOUT~
rp_data[81] => ~NO_FANOUT~
rp_data[82] => ~NO_FANOUT~
rp_data[83] => ~NO_FANOUT~
rp_data[84] => ~NO_FANOUT~
rp_data[85] => ~NO_FANOUT~
rp_data[86] => ~NO_FANOUT~
rp_data[87] => ~NO_FANOUT~
rp_data[88] => ~NO_FANOUT~
rp_channel[0] => ~NO_FANOUT~
rp_channel[1] => ~NO_FANOUT~
rp_channel[2] => ~NO_FANOUT~
rp_channel[3] => ~NO_FANOUT~
rp_channel[4] => ~NO_FANOUT~
rp_channel[5] => ~NO_FANOUT~
rp_channel[6] => ~NO_FANOUT~
rp_channel[7] => ~NO_FANOUT~
rp_channel[8] => ~NO_FANOUT~
rp_channel[9] => ~NO_FANOUT~
rp_channel[10] => ~NO_FANOUT~
rp_channel[11] => ~NO_FANOUT~
rp_channel[12] => ~NO_FANOUT~
rp_startofpacket => ~NO_FANOUT~
rp_endofpacket => ~NO_FANOUT~


|main|Proyecto:u1|altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
av_address[0] => ~NO_FANOUT~
av_address[1] => ~NO_FANOUT~
av_address[2] => cp_data[38].DATAIN
av_address[3] => cp_data[39].DATAIN
av_address[4] => cp_data[40].DATAIN
av_address[5] => cp_data[41].DATAIN
av_address[6] => cp_data[42].DATAIN
av_address[7] => cp_data[43].DATAIN
av_address[8] => cp_data[44].DATAIN
av_address[9] => cp_data[45].DATAIN
av_address[10] => cp_data[46].DATAIN
av_address[11] => cp_data[47].DATAIN
av_address[12] => cp_data[48].DATAIN
av_address[13] => cp_data[49].DATAIN
av_address[14] => cp_data[50].DATAIN
av_address[15] => cp_data[51].DATAIN
av_address[16] => cp_data[52].DATAIN
av_address[17] => cp_data[53].DATAIN
av_address[18] => cp_data[54].DATAIN
av_address[19] => cp_data[55].DATAIN
av_address[20] => cp_data[56].DATAIN
av_address[21] => cp_data[57].DATAIN
av_address[22] => cp_data[58].DATAIN
av_address[23] => cp_data[59].DATAIN
av_address[24] => cp_data[60].DATAIN
av_address[25] => cp_data[61].DATAIN
av_address[26] => cp_data[62].DATAIN
av_address[27] => cp_data[63].DATAIN
av_address[28] => cp_data[64].DATAIN
av_address[29] => cp_data[65].DATAIN
av_address[30] => cp_data[66].DATAIN
av_address[31] => cp_data[67].DATAIN
av_write => always1.IN0
av_write => cp_data[70].DATAIN
av_write => cp_data[69].DATAIN
av_read => always1.IN1
av_read => cp_data[71].DATAIN
av_writedata[0] => cp_data[0].DATAIN
av_writedata[1] => cp_data[1].DATAIN
av_writedata[2] => cp_data[2].DATAIN
av_writedata[3] => cp_data[3].DATAIN
av_writedata[4] => cp_data[4].DATAIN
av_writedata[5] => cp_data[5].DATAIN
av_writedata[6] => cp_data[6].DATAIN
av_writedata[7] => cp_data[7].DATAIN
av_writedata[8] => cp_data[8].DATAIN
av_writedata[9] => cp_data[9].DATAIN
av_writedata[10] => cp_data[10].DATAIN
av_writedata[11] => cp_data[11].DATAIN
av_writedata[12] => cp_data[12].DATAIN
av_writedata[13] => cp_data[13].DATAIN
av_writedata[14] => cp_data[14].DATAIN
av_writedata[15] => cp_data[15].DATAIN
av_writedata[16] => cp_data[16].DATAIN
av_writedata[17] => cp_data[17].DATAIN
av_writedata[18] => cp_data[18].DATAIN
av_writedata[19] => cp_data[19].DATAIN
av_writedata[20] => cp_data[20].DATAIN
av_writedata[21] => cp_data[21].DATAIN
av_writedata[22] => cp_data[22].DATAIN
av_writedata[23] => cp_data[23].DATAIN
av_writedata[24] => cp_data[24].DATAIN
av_writedata[25] => cp_data[25].DATAIN
av_writedata[26] => cp_data[26].DATAIN
av_writedata[27] => cp_data[27].DATAIN
av_writedata[28] => cp_data[28].DATAIN
av_writedata[29] => cp_data[29].DATAIN
av_writedata[30] => cp_data[30].DATAIN
av_writedata[31] => cp_data[31].DATAIN
av_byteenable[0] => cp_data[32].DATAIN
av_byteenable[1] => cp_data[33].DATAIN
av_byteenable[2] => cp_data[34].DATAIN
av_byteenable[3] => cp_data[35].DATAIN
av_burstcount[0] => cp_data[73].DATAIN
av_burstcount[1] => cp_data[74].DATAIN
av_burstcount[2] => cp_data[75].DATAIN
av_debugaccess => cp_data[88].DATAIN
av_lock => cp_data[72].DATAIN
cp_ready => av_waitrequest.DATAIN
rp_valid => av_readdatavalid.DATAIN
rp_data[0] => av_readdata[0].DATAIN
rp_data[1] => av_readdata[1].DATAIN
rp_data[2] => av_readdata[2].DATAIN
rp_data[3] => av_readdata[3].DATAIN
rp_data[4] => av_readdata[4].DATAIN
rp_data[5] => av_readdata[5].DATAIN
rp_data[6] => av_readdata[6].DATAIN
rp_data[7] => av_readdata[7].DATAIN
rp_data[8] => av_readdata[8].DATAIN
rp_data[9] => av_readdata[9].DATAIN
rp_data[10] => av_readdata[10].DATAIN
rp_data[11] => av_readdata[11].DATAIN
rp_data[12] => av_readdata[12].DATAIN
rp_data[13] => av_readdata[13].DATAIN
rp_data[14] => av_readdata[14].DATAIN
rp_data[15] => av_readdata[15].DATAIN
rp_data[16] => av_readdata[16].DATAIN
rp_data[17] => av_readdata[17].DATAIN
rp_data[18] => av_readdata[18].DATAIN
rp_data[19] => av_readdata[19].DATAIN
rp_data[20] => av_readdata[20].DATAIN
rp_data[21] => av_readdata[21].DATAIN
rp_data[22] => av_readdata[22].DATAIN
rp_data[23] => av_readdata[23].DATAIN
rp_data[24] => av_readdata[24].DATAIN
rp_data[25] => av_readdata[25].DATAIN
rp_data[26] => av_readdata[26].DATAIN
rp_data[27] => av_readdata[27].DATAIN
rp_data[28] => av_readdata[28].DATAIN
rp_data[29] => av_readdata[29].DATAIN
rp_data[30] => av_readdata[30].DATAIN
rp_data[31] => av_readdata[31].DATAIN
rp_data[32] => ~NO_FANOUT~
rp_data[33] => ~NO_FANOUT~
rp_data[34] => ~NO_FANOUT~
rp_data[35] => ~NO_FANOUT~
rp_data[36] => ~NO_FANOUT~
rp_data[37] => ~NO_FANOUT~
rp_data[38] => ~NO_FANOUT~
rp_data[39] => ~NO_FANOUT~
rp_data[40] => ~NO_FANOUT~
rp_data[41] => ~NO_FANOUT~
rp_data[42] => ~NO_FANOUT~
rp_data[43] => ~NO_FANOUT~
rp_data[44] => ~NO_FANOUT~
rp_data[45] => ~NO_FANOUT~
rp_data[46] => ~NO_FANOUT~
rp_data[47] => ~NO_FANOUT~
rp_data[48] => ~NO_FANOUT~
rp_data[49] => ~NO_FANOUT~
rp_data[50] => ~NO_FANOUT~
rp_data[51] => ~NO_FANOUT~
rp_data[52] => ~NO_FANOUT~
rp_data[53] => ~NO_FANOUT~
rp_data[54] => ~NO_FANOUT~
rp_data[55] => ~NO_FANOUT~
rp_data[56] => ~NO_FANOUT~
rp_data[57] => ~NO_FANOUT~
rp_data[58] => ~NO_FANOUT~
rp_data[59] => ~NO_FANOUT~
rp_data[60] => ~NO_FANOUT~
rp_data[61] => ~NO_FANOUT~
rp_data[62] => ~NO_FANOUT~
rp_data[63] => ~NO_FANOUT~
rp_data[64] => ~NO_FANOUT~
rp_data[65] => ~NO_FANOUT~
rp_data[66] => ~NO_FANOUT~
rp_data[67] => ~NO_FANOUT~
rp_data[68] => ~NO_FANOUT~
rp_data[69] => ~NO_FANOUT~
rp_data[70] => ~NO_FANOUT~
rp_data[71] => ~NO_FANOUT~
rp_data[72] => ~NO_FANOUT~
rp_data[73] => ~NO_FANOUT~
rp_data[74] => ~NO_FANOUT~
rp_data[75] => ~NO_FANOUT~
rp_data[76] => ~NO_FANOUT~
rp_data[77] => ~NO_FANOUT~
rp_data[78] => ~NO_FANOUT~
rp_data[79] => ~NO_FANOUT~
rp_data[80] => ~NO_FANOUT~
rp_data[81] => ~NO_FANOUT~
rp_data[82] => ~NO_FANOUT~
rp_data[83] => ~NO_FANOUT~
rp_data[84] => ~NO_FANOUT~
rp_data[85] => ~NO_FANOUT~
rp_data[86] => ~NO_FANOUT~
rp_data[87] => ~NO_FANOUT~
rp_data[88] => ~NO_FANOUT~
rp_channel[0] => ~NO_FANOUT~
rp_channel[1] => ~NO_FANOUT~
rp_channel[2] => ~NO_FANOUT~
rp_channel[3] => ~NO_FANOUT~
rp_channel[4] => ~NO_FANOUT~
rp_channel[5] => ~NO_FANOUT~
rp_channel[6] => ~NO_FANOUT~
rp_channel[7] => ~NO_FANOUT~
rp_channel[8] => ~NO_FANOUT~
rp_channel[9] => ~NO_FANOUT~
rp_channel[10] => ~NO_FANOUT~
rp_channel[11] => ~NO_FANOUT~
rp_channel[12] => ~NO_FANOUT~
rp_startofpacket => ~NO_FANOUT~
rp_endofpacket => ~NO_FANOUT~


|main|Proyecto:u1|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent
clk => clk.IN1
reset => reset.IN1
m0_readdata[0] => rdata_fifo_src_data[0].DATAIN
m0_readdata[1] => rdata_fifo_src_data[1].DATAIN
m0_readdata[2] => rdata_fifo_src_data[2].DATAIN
m0_readdata[3] => rdata_fifo_src_data[3].DATAIN
m0_readdata[4] => rdata_fifo_src_data[4].DATAIN
m0_readdata[5] => rdata_fifo_src_data[5].DATAIN
m0_readdata[6] => rdata_fifo_src_data[6].DATAIN
m0_readdata[7] => rdata_fifo_src_data[7].DATAIN
m0_readdata[8] => rdata_fifo_src_data[8].DATAIN
m0_readdata[9] => rdata_fifo_src_data[9].DATAIN
m0_readdata[10] => rdata_fifo_src_data[10].DATAIN
m0_readdata[11] => rdata_fifo_src_data[11].DATAIN
m0_readdata[12] => rdata_fifo_src_data[12].DATAIN
m0_readdata[13] => rdata_fifo_src_data[13].DATAIN
m0_readdata[14] => rdata_fifo_src_data[14].DATAIN
m0_readdata[15] => rdata_fifo_src_data[15].DATAIN
m0_waitrequest => cp_ready.IN1
m0_readdatavalid => rdata_fifo_src_valid.DATAIN
rf_source_ready => cp_ready.IN1
rf_source_ready => m0_read.IN1
rf_source_ready => m0_write.IN1
rf_source_ready => m0_lock.IN1
rf_source_ready => rf_source_valid.IN1
rf_sink_data[0] => ~NO_FANOUT~
rf_sink_data[1] => ~NO_FANOUT~
rf_sink_data[2] => ~NO_FANOUT~
rf_sink_data[3] => ~NO_FANOUT~
rf_sink_data[4] => ~NO_FANOUT~
rf_sink_data[5] => ~NO_FANOUT~
rf_sink_data[6] => ~NO_FANOUT~
rf_sink_data[7] => ~NO_FANOUT~
rf_sink_data[8] => ~NO_FANOUT~
rf_sink_data[9] => ~NO_FANOUT~
rf_sink_data[10] => ~NO_FANOUT~
rf_sink_data[11] => ~NO_FANOUT~
rf_sink_data[12] => ~NO_FANOUT~
rf_sink_data[13] => ~NO_FANOUT~
rf_sink_data[14] => ~NO_FANOUT~
rf_sink_data[15] => ~NO_FANOUT~
rf_sink_data[16] => rp_data[16].DATAIN
rf_sink_data[17] => rp_data[17].DATAIN
rf_sink_data[18] => rf_sink_addr[0].IN1
rf_sink_data[19] => rf_sink_addr[1].IN1
rf_sink_data[20] => rf_sink_addr[2].IN1
rf_sink_data[21] => rf_sink_addr[3].IN1
rf_sink_data[22] => rf_sink_addr[4].IN1
rf_sink_data[23] => rf_sink_addr[5].IN1
rf_sink_data[24] => rf_sink_addr[6].IN1
rf_sink_data[25] => rf_sink_addr[7].IN1
rf_sink_data[26] => rf_sink_addr[8].IN1
rf_sink_data[27] => rf_sink_addr[9].IN1
rf_sink_data[28] => rf_sink_addr[10].IN1
rf_sink_data[29] => rf_sink_addr[11].IN1
rf_sink_data[30] => rf_sink_addr[12].IN1
rf_sink_data[31] => rf_sink_addr[13].IN1
rf_sink_data[32] => rf_sink_addr[14].IN1
rf_sink_data[33] => rf_sink_addr[15].IN1
rf_sink_data[34] => rf_sink_addr[16].IN1
rf_sink_data[35] => rf_sink_addr[17].IN1
rf_sink_data[36] => rf_sink_addr[18].IN1
rf_sink_data[37] => rf_sink_addr[19].IN1
rf_sink_data[38] => rf_sink_addr[20].IN1
rf_sink_data[39] => rf_sink_addr[21].IN1
rf_sink_data[40] => rf_sink_addr[22].IN1
rf_sink_data[41] => rf_sink_addr[23].IN1
rf_sink_data[42] => rf_sink_addr[24].IN1
rf_sink_data[43] => rf_sink_addr[25].IN1
rf_sink_data[44] => rf_sink_addr[26].IN1
rf_sink_data[45] => rf_sink_addr[27].IN1
rf_sink_data[46] => rf_sink_addr[28].IN1
rf_sink_data[47] => rf_sink_addr[29].IN1
rf_sink_data[48] => rf_sink_addr[30].IN1
rf_sink_data[49] => rf_sink_addr[31].IN1
rf_sink_data[50] => rf_sink_compressed.IN1
rf_sink_data[51] => rp_data[51].DATAIN
rf_sink_data[52] => rp_data[52].DATAIN
rf_sink_data[53] => rp_data.IN0
rf_sink_data[54] => rp_data[54].DATAIN
rf_sink_data[55] => rf_sink_byte_cnt[0].IN1
rf_sink_data[56] => rf_sink_byte_cnt[1].IN1
rf_sink_data[57] => rf_sink_byte_cnt[2].IN1
rf_sink_data[58] => rf_sink_burstwrap[0].IN1
rf_sink_data[59] => rf_sink_burstwrap[1].IN1
rf_sink_data[60] => rf_sink_burstwrap[2].IN1
rf_sink_data[61] => rp_data[61].DATAIN
rf_sink_data[62] => rp_data[66].DATAIN
rf_sink_data[63] => rp_data[67].DATAIN
rf_sink_data[64] => rp_data[68].DATAIN
rf_sink_data[65] => rp_data[69].DATAIN
rf_sink_data[66] => rp_data[62].DATAIN
rf_sink_data[67] => rp_data[63].DATAIN
rf_sink_data[68] => rp_data[64].DATAIN
rf_sink_data[69] => rp_data[65].DATAIN
rf_sink_data[70] => rp_data[70].DATAIN
rf_sink_data[71] => rdata_fifo_sink_ready.IN0
rf_sink_data[71] => comb.IN0
rf_sink_valid => rdata_fifo_sink_ready.IN1
rf_sink_valid => comb.IN1
rf_sink_startofpacket => rf_sink_startofpacket.IN1
rf_sink_endofpacket => rf_sink_endofpacket.IN1
rdata_fifo_src_ready => ~NO_FANOUT~
rdata_fifo_sink_data[0] => rp_data[0].DATAIN
rdata_fifo_sink_data[1] => rp_data[1].DATAIN
rdata_fifo_sink_data[2] => rp_data[2].DATAIN
rdata_fifo_sink_data[3] => rp_data[3].DATAIN
rdata_fifo_sink_data[4] => rp_data[4].DATAIN
rdata_fifo_sink_data[5] => rp_data[5].DATAIN
rdata_fifo_sink_data[6] => rp_data[6].DATAIN
rdata_fifo_sink_data[7] => rp_data[7].DATAIN
rdata_fifo_sink_data[8] => rp_data[8].DATAIN
rdata_fifo_sink_data[9] => rp_data[9].DATAIN
rdata_fifo_sink_data[10] => rp_data[10].DATAIN
rdata_fifo_sink_data[11] => rp_data[11].DATAIN
rdata_fifo_sink_data[12] => rp_data[12].DATAIN
rdata_fifo_sink_data[13] => rp_data[13].DATAIN
rdata_fifo_sink_data[14] => rp_data[14].DATAIN
rdata_fifo_sink_data[15] => rp_data[15].DATAIN
rdata_fifo_sink_valid => rp_valid.IN1
rdata_fifo_sink_valid => rdata_fifo_sink_ready.IN0
rdata_fifo_sink_valid => comb.IN1
cp_valid => local_lock.IN0
cp_valid => local_write.IN0
cp_valid => local_read.IN0
cp_valid => local_compressed_read.IN0
cp_data[0] => m0_writedata[0].DATAIN
cp_data[1] => m0_writedata[1].DATAIN
cp_data[2] => m0_writedata[2].DATAIN
cp_data[3] => m0_writedata[3].DATAIN
cp_data[4] => m0_writedata[4].DATAIN
cp_data[5] => m0_writedata[5].DATAIN
cp_data[6] => m0_writedata[6].DATAIN
cp_data[7] => m0_writedata[7].DATAIN
cp_data[8] => m0_writedata[8].DATAIN
cp_data[9] => m0_writedata[9].DATAIN
cp_data[10] => m0_writedata[10].DATAIN
cp_data[11] => m0_writedata[11].DATAIN
cp_data[12] => m0_writedata[12].DATAIN
cp_data[13] => m0_writedata[13].DATAIN
cp_data[14] => m0_writedata[14].DATAIN
cp_data[15] => m0_writedata[15].DATAIN
cp_data[16] => WideOr0.IN0
cp_data[16] => m0_byteenable[0].DATAIN
cp_data[16] => rf_source_data[16].DATAIN
cp_data[17] => WideOr0.IN1
cp_data[17] => m0_byteenable[1].DATAIN
cp_data[17] => rf_source_data[17].DATAIN
cp_data[18] => rf_source_data[18].DATAIN
cp_data[18] => m0_address[0].DATAIN
cp_data[19] => rf_source_data[19].DATAIN
cp_data[19] => m0_address[1].DATAIN
cp_data[20] => rf_source_data[20].DATAIN
cp_data[20] => m0_address[2].DATAIN
cp_data[21] => rf_source_data[21].DATAIN
cp_data[21] => m0_address[3].DATAIN
cp_data[22] => rf_source_data[22].DATAIN
cp_data[22] => m0_address[4].DATAIN
cp_data[23] => rf_source_data[23].DATAIN
cp_data[23] => m0_address[5].DATAIN
cp_data[24] => rf_source_data[24].DATAIN
cp_data[24] => m0_address[6].DATAIN
cp_data[25] => rf_source_data[25].DATAIN
cp_data[25] => m0_address[7].DATAIN
cp_data[26] => rf_source_data[26].DATAIN
cp_data[26] => m0_address[8].DATAIN
cp_data[27] => rf_source_data[27].DATAIN
cp_data[27] => m0_address[9].DATAIN
cp_data[28] => rf_source_data[28].DATAIN
cp_data[28] => m0_address[10].DATAIN
cp_data[29] => rf_source_data[29].DATAIN
cp_data[29] => m0_address[11].DATAIN
cp_data[30] => rf_source_data[30].DATAIN
cp_data[30] => m0_address[12].DATAIN
cp_data[31] => rf_source_data[31].DATAIN
cp_data[31] => m0_address[13].DATAIN
cp_data[32] => rf_source_data[32].DATAIN
cp_data[32] => m0_address[14].DATAIN
cp_data[33] => rf_source_data[33].DATAIN
cp_data[33] => m0_address[15].DATAIN
cp_data[34] => rf_source_data[34].DATAIN
cp_data[34] => m0_address[16].DATAIN
cp_data[35] => rf_source_data[35].DATAIN
cp_data[35] => m0_address[17].DATAIN
cp_data[36] => rf_source_data[36].DATAIN
cp_data[36] => m0_address[18].DATAIN
cp_data[37] => rf_source_data[37].DATAIN
cp_data[37] => m0_address[19].DATAIN
cp_data[38] => rf_source_data[38].DATAIN
cp_data[38] => m0_address[20].DATAIN
cp_data[39] => rf_source_data[39].DATAIN
cp_data[39] => m0_address[21].DATAIN
cp_data[40] => rf_source_data[40].DATAIN
cp_data[40] => m0_address[22].DATAIN
cp_data[41] => rf_source_data[41].DATAIN
cp_data[41] => m0_address[23].DATAIN
cp_data[42] => rf_source_data[42].DATAIN
cp_data[42] => m0_address[24].DATAIN
cp_data[43] => rf_source_data[43].DATAIN
cp_data[43] => m0_address[25].DATAIN
cp_data[44] => rf_source_data[44].DATAIN
cp_data[44] => m0_address[26].DATAIN
cp_data[45] => rf_source_data[45].DATAIN
cp_data[45] => m0_address[27].DATAIN
cp_data[46] => rf_source_data[46].DATAIN
cp_data[46] => m0_address[28].DATAIN
cp_data[47] => rf_source_data[47].DATAIN
cp_data[47] => m0_address[29].DATAIN
cp_data[48] => rf_source_data[48].DATAIN
cp_data[48] => m0_address[30].DATAIN
cp_data[49] => rf_source_data[49].DATAIN
cp_data[49] => m0_address[31].DATAIN
cp_data[50] => local_compressed_read.IN1
cp_data[50] => rf_source_data[50].DATAIN
cp_data[51] => rf_source_data[51].DATAIN
cp_data[51] => nonposted_write_endofpacket.IN1
cp_data[52] => local_write.IN1
cp_data[52] => rf_source_data[52].DATAIN
cp_data[53] => local_read.IN1
cp_data[53] => rf_source_data[53].DATAIN
cp_data[54] => local_lock.IN1
cp_data[54] => rf_source_data[54].DATAIN
cp_data[55] => m0_burstcount.DATAA
cp_data[55] => rf_source_data[55].DATAIN
cp_data[56] => m0_burstcount.DATAA
cp_data[56] => rf_source_data[56].DATAIN
cp_data[57] => rf_source_data[57].DATAIN
cp_data[58] => rf_source_data[58].DATAIN
cp_data[59] => rf_source_data[59].DATAIN
cp_data[60] => rf_source_data[60].DATAIN
cp_data[61] => rf_source_data[61].DATAIN
cp_data[62] => rf_source_data[62].DATAIN
cp_data[63] => rf_source_data[63].DATAIN
cp_data[64] => rf_source_data[64].DATAIN
cp_data[65] => rf_source_data[65].DATAIN
cp_data[66] => rf_source_data[66].DATAIN
cp_data[67] => rf_source_data[67].DATAIN
cp_data[68] => rf_source_data[68].DATAIN
cp_data[69] => rf_source_data[69].DATAIN
cp_data[70] => rf_source_data[70].DATAIN
cp_data[70] => m0_debugaccess.DATAIN
cp_channel[0] => ~NO_FANOUT~
cp_channel[1] => ~NO_FANOUT~
cp_channel[2] => ~NO_FANOUT~
cp_channel[3] => ~NO_FANOUT~
cp_channel[4] => ~NO_FANOUT~
cp_channel[5] => ~NO_FANOUT~
cp_channel[6] => ~NO_FANOUT~
cp_channel[7] => ~NO_FANOUT~
cp_channel[8] => ~NO_FANOUT~
cp_channel[9] => ~NO_FANOUT~
cp_channel[10] => ~NO_FANOUT~
cp_channel[11] => ~NO_FANOUT~
cp_channel[12] => ~NO_FANOUT~
cp_startofpacket => rf_source_startofpacket.DATAIN
cp_endofpacket => nonposted_write_endofpacket.IN1
cp_endofpacket => rf_source_endofpacket.DATAIN
rp_ready => rp_ready.IN1


|main|Proyecto:u1|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
clk => burst_uncompress_address_offset[0].CLK
clk => burst_uncompress_address_offset[1].CLK
clk => burst_uncompress_address_offset[2].CLK
clk => burst_uncompress_address_offset[3].CLK
clk => burst_uncompress_address_offset[4].CLK
clk => burst_uncompress_address_offset[5].CLK
clk => burst_uncompress_address_offset[6].CLK
clk => burst_uncompress_address_offset[7].CLK
clk => burst_uncompress_address_offset[8].CLK
clk => burst_uncompress_address_offset[9].CLK
clk => burst_uncompress_address_offset[10].CLK
clk => burst_uncompress_address_offset[11].CLK
clk => burst_uncompress_address_offset[12].CLK
clk => burst_uncompress_address_offset[13].CLK
clk => burst_uncompress_address_offset[14].CLK
clk => burst_uncompress_address_offset[15].CLK
clk => burst_uncompress_address_offset[16].CLK
clk => burst_uncompress_address_offset[17].CLK
clk => burst_uncompress_address_offset[18].CLK
clk => burst_uncompress_address_offset[19].CLK
clk => burst_uncompress_address_offset[20].CLK
clk => burst_uncompress_address_offset[21].CLK
clk => burst_uncompress_address_offset[22].CLK
clk => burst_uncompress_address_offset[23].CLK
clk => burst_uncompress_address_offset[24].CLK
clk => burst_uncompress_address_offset[25].CLK
clk => burst_uncompress_address_offset[26].CLK
clk => burst_uncompress_address_offset[27].CLK
clk => burst_uncompress_address_offset[28].CLK
clk => burst_uncompress_address_offset[29].CLK
clk => burst_uncompress_address_offset[30].CLK
clk => burst_uncompress_address_offset[31].CLK
clk => burst_uncompress_address_base[0].CLK
clk => burst_uncompress_address_base[1].CLK
clk => burst_uncompress_address_base[2].CLK
clk => burst_uncompress_address_base[3].CLK
clk => burst_uncompress_address_base[4].CLK
clk => burst_uncompress_address_base[5].CLK
clk => burst_uncompress_address_base[6].CLK
clk => burst_uncompress_address_base[7].CLK
clk => burst_uncompress_address_base[8].CLK
clk => burst_uncompress_address_base[9].CLK
clk => burst_uncompress_address_base[10].CLK
clk => burst_uncompress_address_base[11].CLK
clk => burst_uncompress_address_base[12].CLK
clk => burst_uncompress_address_base[13].CLK
clk => burst_uncompress_address_base[14].CLK
clk => burst_uncompress_address_base[15].CLK
clk => burst_uncompress_address_base[16].CLK
clk => burst_uncompress_address_base[17].CLK
clk => burst_uncompress_address_base[18].CLK
clk => burst_uncompress_address_base[19].CLK
clk => burst_uncompress_address_base[20].CLK
clk => burst_uncompress_address_base[21].CLK
clk => burst_uncompress_address_base[22].CLK
clk => burst_uncompress_address_base[23].CLK
clk => burst_uncompress_address_base[24].CLK
clk => burst_uncompress_address_base[25].CLK
clk => burst_uncompress_address_base[26].CLK
clk => burst_uncompress_address_base[27].CLK
clk => burst_uncompress_address_base[28].CLK
clk => burst_uncompress_address_base[29].CLK
clk => burst_uncompress_address_base[30].CLK
clk => burst_uncompress_address_base[31].CLK
clk => burst_uncompress_byte_counter[0].CLK
clk => burst_uncompress_byte_counter[1].CLK
clk => burst_uncompress_byte_counter[2].CLK
clk => burst_uncompress_busy.CLK
reset => burst_uncompress_address_offset[0].ACLR
reset => burst_uncompress_address_offset[1].ACLR
reset => burst_uncompress_address_offset[2].ACLR
reset => burst_uncompress_address_offset[3].ACLR
reset => burst_uncompress_address_offset[4].ACLR
reset => burst_uncompress_address_offset[5].ACLR
reset => burst_uncompress_address_offset[6].ACLR
reset => burst_uncompress_address_offset[7].ACLR
reset => burst_uncompress_address_offset[8].ACLR
reset => burst_uncompress_address_offset[9].ACLR
reset => burst_uncompress_address_offset[10].ACLR
reset => burst_uncompress_address_offset[11].ACLR
reset => burst_uncompress_address_offset[12].ACLR
reset => burst_uncompress_address_offset[13].ACLR
reset => burst_uncompress_address_offset[14].ACLR
reset => burst_uncompress_address_offset[15].ACLR
reset => burst_uncompress_address_offset[16].ACLR
reset => burst_uncompress_address_offset[17].ACLR
reset => burst_uncompress_address_offset[18].ACLR
reset => burst_uncompress_address_offset[19].ACLR
reset => burst_uncompress_address_offset[20].ACLR
reset => burst_uncompress_address_offset[21].ACLR
reset => burst_uncompress_address_offset[22].ACLR
reset => burst_uncompress_address_offset[23].ACLR
reset => burst_uncompress_address_offset[24].ACLR
reset => burst_uncompress_address_offset[25].ACLR
reset => burst_uncompress_address_offset[26].ACLR
reset => burst_uncompress_address_offset[27].ACLR
reset => burst_uncompress_address_offset[28].ACLR
reset => burst_uncompress_address_offset[29].ACLR
reset => burst_uncompress_address_offset[30].ACLR
reset => burst_uncompress_address_offset[31].ACLR
reset => burst_uncompress_address_base[0].ACLR
reset => burst_uncompress_address_base[1].ACLR
reset => burst_uncompress_address_base[2].ACLR
reset => burst_uncompress_address_base[3].ACLR
reset => burst_uncompress_address_base[4].ACLR
reset => burst_uncompress_address_base[5].ACLR
reset => burst_uncompress_address_base[6].ACLR
reset => burst_uncompress_address_base[7].ACLR
reset => burst_uncompress_address_base[8].ACLR
reset => burst_uncompress_address_base[9].ACLR
reset => burst_uncompress_address_base[10].ACLR
reset => burst_uncompress_address_base[11].ACLR
reset => burst_uncompress_address_base[12].ACLR
reset => burst_uncompress_address_base[13].ACLR
reset => burst_uncompress_address_base[14].ACLR
reset => burst_uncompress_address_base[15].ACLR
reset => burst_uncompress_address_base[16].ACLR
reset => burst_uncompress_address_base[17].ACLR
reset => burst_uncompress_address_base[18].ACLR
reset => burst_uncompress_address_base[19].ACLR
reset => burst_uncompress_address_base[20].ACLR
reset => burst_uncompress_address_base[21].ACLR
reset => burst_uncompress_address_base[22].ACLR
reset => burst_uncompress_address_base[23].ACLR
reset => burst_uncompress_address_base[24].ACLR
reset => burst_uncompress_address_base[25].ACLR
reset => burst_uncompress_address_base[26].ACLR
reset => burst_uncompress_address_base[27].ACLR
reset => burst_uncompress_address_base[28].ACLR
reset => burst_uncompress_address_base[29].ACLR
reset => burst_uncompress_address_base[30].ACLR
reset => burst_uncompress_address_base[31].ACLR
reset => burst_uncompress_byte_counter[0].ACLR
reset => burst_uncompress_byte_counter[1].ACLR
reset => burst_uncompress_byte_counter[2].ACLR
reset => burst_uncompress_busy.ACLR
sink_startofpacket => source_startofpacket.IN1
sink_endofpacket => source_endofpacket.IN1
sink_valid => first_packet_beat.IN1
sink_valid => last_packet_beat.IN1
sink_valid => last_packet_beat.IN1
sink_valid => always0.IN1
sink_valid => sink_ready.IN0
sink_valid => source_valid.DATAIN
sink_addr[0] => burst_uncompress_address_base.IN0
sink_addr[0] => comb.DATAB
sink_addr[0] => source_addr.DATAB
sink_addr[1] => burst_uncompress_address_base.IN0
sink_addr[1] => comb.DATAB
sink_addr[1] => source_addr.DATAB
sink_addr[2] => burst_uncompress_address_base.IN0
sink_addr[2] => comb.DATAB
sink_addr[2] => source_addr.DATAB
sink_addr[3] => burst_uncompress_address_base.IN0
sink_addr[3] => comb.DATAB
sink_addr[3] => source_addr.DATAB
sink_addr[4] => burst_uncompress_address_base.IN0
sink_addr[4] => comb.DATAB
sink_addr[4] => source_addr.DATAB
sink_addr[5] => burst_uncompress_address_base.IN0
sink_addr[5] => comb.DATAB
sink_addr[5] => source_addr.DATAB
sink_addr[6] => burst_uncompress_address_base.IN0
sink_addr[6] => comb.DATAB
sink_addr[6] => source_addr.DATAB
sink_addr[7] => burst_uncompress_address_base.IN0
sink_addr[7] => comb.DATAB
sink_addr[7] => source_addr.DATAB
sink_addr[8] => burst_uncompress_address_base.IN0
sink_addr[8] => comb.DATAB
sink_addr[8] => source_addr.DATAB
sink_addr[9] => burst_uncompress_address_base.IN0
sink_addr[9] => comb.DATAB
sink_addr[9] => source_addr.DATAB
sink_addr[10] => burst_uncompress_address_base.IN0
sink_addr[10] => comb.DATAB
sink_addr[10] => source_addr.DATAB
sink_addr[11] => burst_uncompress_address_base.IN0
sink_addr[11] => comb.DATAB
sink_addr[11] => source_addr.DATAB
sink_addr[12] => burst_uncompress_address_base.IN0
sink_addr[12] => comb.DATAB
sink_addr[12] => source_addr.DATAB
sink_addr[13] => burst_uncompress_address_base.IN0
sink_addr[13] => comb.DATAB
sink_addr[13] => source_addr.DATAB
sink_addr[14] => burst_uncompress_address_base.IN0
sink_addr[14] => comb.DATAB
sink_addr[14] => source_addr.DATAB
sink_addr[15] => burst_uncompress_address_base.IN0
sink_addr[15] => comb.DATAB
sink_addr[15] => source_addr.DATAB
sink_addr[16] => burst_uncompress_address_base.IN0
sink_addr[16] => comb.DATAB
sink_addr[16] => source_addr.DATAB
sink_addr[17] => burst_uncompress_address_base.IN0
sink_addr[17] => comb.DATAB
sink_addr[17] => source_addr.DATAB
sink_addr[18] => burst_uncompress_address_base.IN0
sink_addr[18] => comb.DATAB
sink_addr[18] => source_addr.DATAB
sink_addr[19] => burst_uncompress_address_base.IN0
sink_addr[19] => comb.DATAB
sink_addr[19] => source_addr.DATAB
sink_addr[20] => burst_uncompress_address_base.IN0
sink_addr[20] => comb.DATAB
sink_addr[20] => source_addr.DATAB
sink_addr[21] => burst_uncompress_address_base.IN0
sink_addr[21] => comb.DATAB
sink_addr[21] => source_addr.DATAB
sink_addr[22] => burst_uncompress_address_base.IN0
sink_addr[22] => comb.DATAB
sink_addr[22] => source_addr.DATAB
sink_addr[23] => burst_uncompress_address_base.IN0
sink_addr[23] => comb.DATAB
sink_addr[23] => source_addr.DATAB
sink_addr[24] => burst_uncompress_address_base.IN0
sink_addr[24] => comb.DATAB
sink_addr[24] => source_addr.DATAB
sink_addr[25] => burst_uncompress_address_base.IN0
sink_addr[25] => comb.DATAB
sink_addr[25] => source_addr.DATAB
sink_addr[26] => burst_uncompress_address_base.IN0
sink_addr[26] => comb.DATAB
sink_addr[26] => source_addr.DATAB
sink_addr[27] => burst_uncompress_address_base.IN0
sink_addr[27] => comb.DATAB
sink_addr[27] => source_addr.DATAB
sink_addr[28] => burst_uncompress_address_base.IN0
sink_addr[28] => comb.DATAB
sink_addr[28] => source_addr.DATAB
sink_addr[29] => burst_uncompress_address_base.IN0
sink_addr[29] => comb.DATAB
sink_addr[29] => source_addr.DATAB
sink_addr[30] => burst_uncompress_address_base.IN0
sink_addr[30] => comb.DATAB
sink_addr[30] => source_addr.DATAB
sink_addr[31] => burst_uncompress_address_base.IN0
sink_addr[31] => comb.DATAB
sink_addr[31] => source_addr.DATAB
sink_burstwrap[0] => p1_burst_uncompress_address_offset[0].IN1
sink_burstwrap[0] => source_burstwrap[0].DATAIN
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[1] => p1_burst_uncompress_address_offset[1].IN1
sink_burstwrap[1] => source_burstwrap[1].DATAIN
sink_burstwrap[1] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[2].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[31].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[30].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[29].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[28].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[27].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[26].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[25].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[24].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[23].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[22].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[21].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[20].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[19].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[18].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[17].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[16].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[15].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[14].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[13].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[12].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[11].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[10].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[9].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[8].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[7].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[6].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[5].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[4].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[3].IN1
sink_burstwrap[2] => source_burstwrap[2].DATAIN
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_byte_cnt[0] => source_byte_cnt.DATAB
sink_byte_cnt[0] => Add1.IN6
sink_byte_cnt[0] => Equal1.IN1
sink_byte_cnt[1] => source_byte_cnt.DATAB
sink_byte_cnt[1] => Add1.IN5
sink_byte_cnt[1] => Equal1.IN2
sink_byte_cnt[2] => source_byte_cnt.DATAB
sink_byte_cnt[2] => Add1.IN4
sink_byte_cnt[2] => Equal1.IN0
sink_is_compressed => last_packet_beat.IN1
source_ready => always1.IN1
source_ready => sink_ready.IN1


|main|Proyecto:u1|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
clk => csr_readdata[0]~reg0.CLK
clk => csr_readdata[1]~reg0.CLK
clk => csr_readdata[2]~reg0.CLK
clk => csr_readdata[3]~reg0.CLK
clk => csr_readdata[4]~reg0.CLK
clk => csr_readdata[5]~reg0.CLK
clk => csr_readdata[6]~reg0.CLK
clk => csr_readdata[7]~reg0.CLK
clk => csr_readdata[8]~reg0.CLK
clk => csr_readdata[9]~reg0.CLK
clk => csr_readdata[10]~reg0.CLK
clk => csr_readdata[11]~reg0.CLK
clk => csr_readdata[12]~reg0.CLK
clk => csr_readdata[13]~reg0.CLK
clk => csr_readdata[14]~reg0.CLK
clk => csr_readdata[15]~reg0.CLK
clk => csr_readdata[16]~reg0.CLK
clk => csr_readdata[17]~reg0.CLK
clk => csr_readdata[18]~reg0.CLK
clk => csr_readdata[19]~reg0.CLK
clk => csr_readdata[20]~reg0.CLK
clk => csr_readdata[21]~reg0.CLK
clk => csr_readdata[22]~reg0.CLK
clk => csr_readdata[23]~reg0.CLK
clk => csr_readdata[24]~reg0.CLK
clk => csr_readdata[25]~reg0.CLK
clk => csr_readdata[26]~reg0.CLK
clk => csr_readdata[27]~reg0.CLK
clk => csr_readdata[28]~reg0.CLK
clk => csr_readdata[29]~reg0.CLK
clk => csr_readdata[30]~reg0.CLK
clk => csr_readdata[31]~reg0.CLK
clk => mem_used[5].CLK
clk => mem_used[4].CLK
clk => mem_used[3].CLK
clk => mem_used[2].CLK
clk => mem_used[1].CLK
clk => mem_used[6].CLK
clk => mem_used[0].CLK
clk => mem[6][0].CLK
clk => mem[6][1].CLK
clk => mem[6][2].CLK
clk => mem[6][3].CLK
clk => mem[6][4].CLK
clk => mem[6][5].CLK
clk => mem[6][6].CLK
clk => mem[6][7].CLK
clk => mem[6][8].CLK
clk => mem[6][9].CLK
clk => mem[6][10].CLK
clk => mem[6][11].CLK
clk => mem[6][12].CLK
clk => mem[6][13].CLK
clk => mem[6][14].CLK
clk => mem[6][15].CLK
clk => mem[6][16].CLK
clk => mem[6][17].CLK
clk => mem[6][18].CLK
clk => mem[6][19].CLK
clk => mem[6][20].CLK
clk => mem[6][21].CLK
clk => mem[6][22].CLK
clk => mem[6][23].CLK
clk => mem[6][24].CLK
clk => mem[6][25].CLK
clk => mem[6][26].CLK
clk => mem[6][27].CLK
clk => mem[6][28].CLK
clk => mem[6][29].CLK
clk => mem[6][30].CLK
clk => mem[6][31].CLK
clk => mem[6][32].CLK
clk => mem[6][33].CLK
clk => mem[6][34].CLK
clk => mem[6][35].CLK
clk => mem[6][36].CLK
clk => mem[6][37].CLK
clk => mem[6][38].CLK
clk => mem[6][39].CLK
clk => mem[6][40].CLK
clk => mem[6][41].CLK
clk => mem[6][42].CLK
clk => mem[6][43].CLK
clk => mem[6][44].CLK
clk => mem[6][45].CLK
clk => mem[6][46].CLK
clk => mem[6][47].CLK
clk => mem[6][48].CLK
clk => mem[6][49].CLK
clk => mem[6][50].CLK
clk => mem[6][51].CLK
clk => mem[6][52].CLK
clk => mem[6][53].CLK
clk => mem[6][54].CLK
clk => mem[6][55].CLK
clk => mem[6][56].CLK
clk => mem[6][57].CLK
clk => mem[6][58].CLK
clk => mem[6][59].CLK
clk => mem[6][60].CLK
clk => mem[6][61].CLK
clk => mem[6][62].CLK
clk => mem[6][63].CLK
clk => mem[6][64].CLK
clk => mem[6][65].CLK
clk => mem[6][66].CLK
clk => mem[6][67].CLK
clk => mem[6][68].CLK
clk => mem[6][69].CLK
clk => mem[6][70].CLK
clk => mem[6][71].CLK
clk => mem[6][72].CLK
clk => mem[6][73].CLK
clk => mem[5][0].CLK
clk => mem[5][1].CLK
clk => mem[5][2].CLK
clk => mem[5][3].CLK
clk => mem[5][4].CLK
clk => mem[5][5].CLK
clk => mem[5][6].CLK
clk => mem[5][7].CLK
clk => mem[5][8].CLK
clk => mem[5][9].CLK
clk => mem[5][10].CLK
clk => mem[5][11].CLK
clk => mem[5][12].CLK
clk => mem[5][13].CLK
clk => mem[5][14].CLK
clk => mem[5][15].CLK
clk => mem[5][16].CLK
clk => mem[5][17].CLK
clk => mem[5][18].CLK
clk => mem[5][19].CLK
clk => mem[5][20].CLK
clk => mem[5][21].CLK
clk => mem[5][22].CLK
clk => mem[5][23].CLK
clk => mem[5][24].CLK
clk => mem[5][25].CLK
clk => mem[5][26].CLK
clk => mem[5][27].CLK
clk => mem[5][28].CLK
clk => mem[5][29].CLK
clk => mem[5][30].CLK
clk => mem[5][31].CLK
clk => mem[5][32].CLK
clk => mem[5][33].CLK
clk => mem[5][34].CLK
clk => mem[5][35].CLK
clk => mem[5][36].CLK
clk => mem[5][37].CLK
clk => mem[5][38].CLK
clk => mem[5][39].CLK
clk => mem[5][40].CLK
clk => mem[5][41].CLK
clk => mem[5][42].CLK
clk => mem[5][43].CLK
clk => mem[5][44].CLK
clk => mem[5][45].CLK
clk => mem[5][46].CLK
clk => mem[5][47].CLK
clk => mem[5][48].CLK
clk => mem[5][49].CLK
clk => mem[5][50].CLK
clk => mem[5][51].CLK
clk => mem[5][52].CLK
clk => mem[5][53].CLK
clk => mem[5][54].CLK
clk => mem[5][55].CLK
clk => mem[5][56].CLK
clk => mem[5][57].CLK
clk => mem[5][58].CLK
clk => mem[5][59].CLK
clk => mem[5][60].CLK
clk => mem[5][61].CLK
clk => mem[5][62].CLK
clk => mem[5][63].CLK
clk => mem[5][64].CLK
clk => mem[5][65].CLK
clk => mem[5][66].CLK
clk => mem[5][67].CLK
clk => mem[5][68].CLK
clk => mem[5][69].CLK
clk => mem[5][70].CLK
clk => mem[5][71].CLK
clk => mem[5][72].CLK
clk => mem[5][73].CLK
clk => mem[4][0].CLK
clk => mem[4][1].CLK
clk => mem[4][2].CLK
clk => mem[4][3].CLK
clk => mem[4][4].CLK
clk => mem[4][5].CLK
clk => mem[4][6].CLK
clk => mem[4][7].CLK
clk => mem[4][8].CLK
clk => mem[4][9].CLK
clk => mem[4][10].CLK
clk => mem[4][11].CLK
clk => mem[4][12].CLK
clk => mem[4][13].CLK
clk => mem[4][14].CLK
clk => mem[4][15].CLK
clk => mem[4][16].CLK
clk => mem[4][17].CLK
clk => mem[4][18].CLK
clk => mem[4][19].CLK
clk => mem[4][20].CLK
clk => mem[4][21].CLK
clk => mem[4][22].CLK
clk => mem[4][23].CLK
clk => mem[4][24].CLK
clk => mem[4][25].CLK
clk => mem[4][26].CLK
clk => mem[4][27].CLK
clk => mem[4][28].CLK
clk => mem[4][29].CLK
clk => mem[4][30].CLK
clk => mem[4][31].CLK
clk => mem[4][32].CLK
clk => mem[4][33].CLK
clk => mem[4][34].CLK
clk => mem[4][35].CLK
clk => mem[4][36].CLK
clk => mem[4][37].CLK
clk => mem[4][38].CLK
clk => mem[4][39].CLK
clk => mem[4][40].CLK
clk => mem[4][41].CLK
clk => mem[4][42].CLK
clk => mem[4][43].CLK
clk => mem[4][44].CLK
clk => mem[4][45].CLK
clk => mem[4][46].CLK
clk => mem[4][47].CLK
clk => mem[4][48].CLK
clk => mem[4][49].CLK
clk => mem[4][50].CLK
clk => mem[4][51].CLK
clk => mem[4][52].CLK
clk => mem[4][53].CLK
clk => mem[4][54].CLK
clk => mem[4][55].CLK
clk => mem[4][56].CLK
clk => mem[4][57].CLK
clk => mem[4][58].CLK
clk => mem[4][59].CLK
clk => mem[4][60].CLK
clk => mem[4][61].CLK
clk => mem[4][62].CLK
clk => mem[4][63].CLK
clk => mem[4][64].CLK
clk => mem[4][65].CLK
clk => mem[4][66].CLK
clk => mem[4][67].CLK
clk => mem[4][68].CLK
clk => mem[4][69].CLK
clk => mem[4][70].CLK
clk => mem[4][71].CLK
clk => mem[4][72].CLK
clk => mem[4][73].CLK
clk => mem[3][0].CLK
clk => mem[3][1].CLK
clk => mem[3][2].CLK
clk => mem[3][3].CLK
clk => mem[3][4].CLK
clk => mem[3][5].CLK
clk => mem[3][6].CLK
clk => mem[3][7].CLK
clk => mem[3][8].CLK
clk => mem[3][9].CLK
clk => mem[3][10].CLK
clk => mem[3][11].CLK
clk => mem[3][12].CLK
clk => mem[3][13].CLK
clk => mem[3][14].CLK
clk => mem[3][15].CLK
clk => mem[3][16].CLK
clk => mem[3][17].CLK
clk => mem[3][18].CLK
clk => mem[3][19].CLK
clk => mem[3][20].CLK
clk => mem[3][21].CLK
clk => mem[3][22].CLK
clk => mem[3][23].CLK
clk => mem[3][24].CLK
clk => mem[3][25].CLK
clk => mem[3][26].CLK
clk => mem[3][27].CLK
clk => mem[3][28].CLK
clk => mem[3][29].CLK
clk => mem[3][30].CLK
clk => mem[3][31].CLK
clk => mem[3][32].CLK
clk => mem[3][33].CLK
clk => mem[3][34].CLK
clk => mem[3][35].CLK
clk => mem[3][36].CLK
clk => mem[3][37].CLK
clk => mem[3][38].CLK
clk => mem[3][39].CLK
clk => mem[3][40].CLK
clk => mem[3][41].CLK
clk => mem[3][42].CLK
clk => mem[3][43].CLK
clk => mem[3][44].CLK
clk => mem[3][45].CLK
clk => mem[3][46].CLK
clk => mem[3][47].CLK
clk => mem[3][48].CLK
clk => mem[3][49].CLK
clk => mem[3][50].CLK
clk => mem[3][51].CLK
clk => mem[3][52].CLK
clk => mem[3][53].CLK
clk => mem[3][54].CLK
clk => mem[3][55].CLK
clk => mem[3][56].CLK
clk => mem[3][57].CLK
clk => mem[3][58].CLK
clk => mem[3][59].CLK
clk => mem[3][60].CLK
clk => mem[3][61].CLK
clk => mem[3][62].CLK
clk => mem[3][63].CLK
clk => mem[3][64].CLK
clk => mem[3][65].CLK
clk => mem[3][66].CLK
clk => mem[3][67].CLK
clk => mem[3][68].CLK
clk => mem[3][69].CLK
clk => mem[3][70].CLK
clk => mem[3][71].CLK
clk => mem[3][72].CLK
clk => mem[3][73].CLK
clk => mem[2][0].CLK
clk => mem[2][1].CLK
clk => mem[2][2].CLK
clk => mem[2][3].CLK
clk => mem[2][4].CLK
clk => mem[2][5].CLK
clk => mem[2][6].CLK
clk => mem[2][7].CLK
clk => mem[2][8].CLK
clk => mem[2][9].CLK
clk => mem[2][10].CLK
clk => mem[2][11].CLK
clk => mem[2][12].CLK
clk => mem[2][13].CLK
clk => mem[2][14].CLK
clk => mem[2][15].CLK
clk => mem[2][16].CLK
clk => mem[2][17].CLK
clk => mem[2][18].CLK
clk => mem[2][19].CLK
clk => mem[2][20].CLK
clk => mem[2][21].CLK
clk => mem[2][22].CLK
clk => mem[2][23].CLK
clk => mem[2][24].CLK
clk => mem[2][25].CLK
clk => mem[2][26].CLK
clk => mem[2][27].CLK
clk => mem[2][28].CLK
clk => mem[2][29].CLK
clk => mem[2][30].CLK
clk => mem[2][31].CLK
clk => mem[2][32].CLK
clk => mem[2][33].CLK
clk => mem[2][34].CLK
clk => mem[2][35].CLK
clk => mem[2][36].CLK
clk => mem[2][37].CLK
clk => mem[2][38].CLK
clk => mem[2][39].CLK
clk => mem[2][40].CLK
clk => mem[2][41].CLK
clk => mem[2][42].CLK
clk => mem[2][43].CLK
clk => mem[2][44].CLK
clk => mem[2][45].CLK
clk => mem[2][46].CLK
clk => mem[2][47].CLK
clk => mem[2][48].CLK
clk => mem[2][49].CLK
clk => mem[2][50].CLK
clk => mem[2][51].CLK
clk => mem[2][52].CLK
clk => mem[2][53].CLK
clk => mem[2][54].CLK
clk => mem[2][55].CLK
clk => mem[2][56].CLK
clk => mem[2][57].CLK
clk => mem[2][58].CLK
clk => mem[2][59].CLK
clk => mem[2][60].CLK
clk => mem[2][61].CLK
clk => mem[2][62].CLK
clk => mem[2][63].CLK
clk => mem[2][64].CLK
clk => mem[2][65].CLK
clk => mem[2][66].CLK
clk => mem[2][67].CLK
clk => mem[2][68].CLK
clk => mem[2][69].CLK
clk => mem[2][70].CLK
clk => mem[2][71].CLK
clk => mem[2][72].CLK
clk => mem[2][73].CLK
clk => mem[1][0].CLK
clk => mem[1][1].CLK
clk => mem[1][2].CLK
clk => mem[1][3].CLK
clk => mem[1][4].CLK
clk => mem[1][5].CLK
clk => mem[1][6].CLK
clk => mem[1][7].CLK
clk => mem[1][8].CLK
clk => mem[1][9].CLK
clk => mem[1][10].CLK
clk => mem[1][11].CLK
clk => mem[1][12].CLK
clk => mem[1][13].CLK
clk => mem[1][14].CLK
clk => mem[1][15].CLK
clk => mem[1][16].CLK
clk => mem[1][17].CLK
clk => mem[1][18].CLK
clk => mem[1][19].CLK
clk => mem[1][20].CLK
clk => mem[1][21].CLK
clk => mem[1][22].CLK
clk => mem[1][23].CLK
clk => mem[1][24].CLK
clk => mem[1][25].CLK
clk => mem[1][26].CLK
clk => mem[1][27].CLK
clk => mem[1][28].CLK
clk => mem[1][29].CLK
clk => mem[1][30].CLK
clk => mem[1][31].CLK
clk => mem[1][32].CLK
clk => mem[1][33].CLK
clk => mem[1][34].CLK
clk => mem[1][35].CLK
clk => mem[1][36].CLK
clk => mem[1][37].CLK
clk => mem[1][38].CLK
clk => mem[1][39].CLK
clk => mem[1][40].CLK
clk => mem[1][41].CLK
clk => mem[1][42].CLK
clk => mem[1][43].CLK
clk => mem[1][44].CLK
clk => mem[1][45].CLK
clk => mem[1][46].CLK
clk => mem[1][47].CLK
clk => mem[1][48].CLK
clk => mem[1][49].CLK
clk => mem[1][50].CLK
clk => mem[1][51].CLK
clk => mem[1][52].CLK
clk => mem[1][53].CLK
clk => mem[1][54].CLK
clk => mem[1][55].CLK
clk => mem[1][56].CLK
clk => mem[1][57].CLK
clk => mem[1][58].CLK
clk => mem[1][59].CLK
clk => mem[1][60].CLK
clk => mem[1][61].CLK
clk => mem[1][62].CLK
clk => mem[1][63].CLK
clk => mem[1][64].CLK
clk => mem[1][65].CLK
clk => mem[1][66].CLK
clk => mem[1][67].CLK
clk => mem[1][68].CLK
clk => mem[1][69].CLK
clk => mem[1][70].CLK
clk => mem[1][71].CLK
clk => mem[1][72].CLK
clk => mem[1][73].CLK
clk => mem[0][0].CLK
clk => mem[0][1].CLK
clk => mem[0][2].CLK
clk => mem[0][3].CLK
clk => mem[0][4].CLK
clk => mem[0][5].CLK
clk => mem[0][6].CLK
clk => mem[0][7].CLK
clk => mem[0][8].CLK
clk => mem[0][9].CLK
clk => mem[0][10].CLK
clk => mem[0][11].CLK
clk => mem[0][12].CLK
clk => mem[0][13].CLK
clk => mem[0][14].CLK
clk => mem[0][15].CLK
clk => mem[0][16].CLK
clk => mem[0][17].CLK
clk => mem[0][18].CLK
clk => mem[0][19].CLK
clk => mem[0][20].CLK
clk => mem[0][21].CLK
clk => mem[0][22].CLK
clk => mem[0][23].CLK
clk => mem[0][24].CLK
clk => mem[0][25].CLK
clk => mem[0][26].CLK
clk => mem[0][27].CLK
clk => mem[0][28].CLK
clk => mem[0][29].CLK
clk => mem[0][30].CLK
clk => mem[0][31].CLK
clk => mem[0][32].CLK
clk => mem[0][33].CLK
clk => mem[0][34].CLK
clk => mem[0][35].CLK
clk => mem[0][36].CLK
clk => mem[0][37].CLK
clk => mem[0][38].CLK
clk => mem[0][39].CLK
clk => mem[0][40].CLK
clk => mem[0][41].CLK
clk => mem[0][42].CLK
clk => mem[0][43].CLK
clk => mem[0][44].CLK
clk => mem[0][45].CLK
clk => mem[0][46].CLK
clk => mem[0][47].CLK
clk => mem[0][48].CLK
clk => mem[0][49].CLK
clk => mem[0][50].CLK
clk => mem[0][51].CLK
clk => mem[0][52].CLK
clk => mem[0][53].CLK
clk => mem[0][54].CLK
clk => mem[0][55].CLK
clk => mem[0][56].CLK
clk => mem[0][57].CLK
clk => mem[0][58].CLK
clk => mem[0][59].CLK
clk => mem[0][60].CLK
clk => mem[0][61].CLK
clk => mem[0][62].CLK
clk => mem[0][63].CLK
clk => mem[0][64].CLK
clk => mem[0][65].CLK
clk => mem[0][66].CLK
clk => mem[0][67].CLK
clk => mem[0][68].CLK
clk => mem[0][69].CLK
clk => mem[0][70].CLK
clk => mem[0][71].CLK
clk => mem[0][72].CLK
clk => mem[0][73].CLK
reset => csr_readdata[0]~reg0.ACLR
reset => csr_readdata[1]~reg0.ACLR
reset => csr_readdata[2]~reg0.ACLR
reset => csr_readdata[3]~reg0.ACLR
reset => csr_readdata[4]~reg0.ACLR
reset => csr_readdata[5]~reg0.ACLR
reset => csr_readdata[6]~reg0.ACLR
reset => csr_readdata[7]~reg0.ACLR
reset => csr_readdata[8]~reg0.ACLR
reset => csr_readdata[9]~reg0.ACLR
reset => csr_readdata[10]~reg0.ACLR
reset => csr_readdata[11]~reg0.ACLR
reset => csr_readdata[12]~reg0.ACLR
reset => csr_readdata[13]~reg0.ACLR
reset => csr_readdata[14]~reg0.ACLR
reset => csr_readdata[15]~reg0.ACLR
reset => csr_readdata[16]~reg0.ACLR
reset => csr_readdata[17]~reg0.ACLR
reset => csr_readdata[18]~reg0.ACLR
reset => csr_readdata[19]~reg0.ACLR
reset => csr_readdata[20]~reg0.ACLR
reset => csr_readdata[21]~reg0.ACLR
reset => csr_readdata[22]~reg0.ACLR
reset => csr_readdata[23]~reg0.ACLR
reset => csr_readdata[24]~reg0.ACLR
reset => csr_readdata[25]~reg0.ACLR
reset => csr_readdata[26]~reg0.ACLR
reset => csr_readdata[27]~reg0.ACLR
reset => csr_readdata[28]~reg0.ACLR
reset => csr_readdata[29]~reg0.ACLR
reset => csr_readdata[30]~reg0.ACLR
reset => csr_readdata[31]~reg0.ACLR
reset => mem_used[5].ACLR
reset => mem_used[4].ACLR
reset => mem_used[3].ACLR
reset => mem_used[2].ACLR
reset => mem_used[1].ACLR
reset => mem_used[6].ACLR
reset => mem_used[0].ACLR
reset => mem[6][0].ACLR
reset => mem[6][1].ACLR
reset => mem[6][2].ACLR
reset => mem[6][3].ACLR
reset => mem[6][4].ACLR
reset => mem[6][5].ACLR
reset => mem[6][6].ACLR
reset => mem[6][7].ACLR
reset => mem[6][8].ACLR
reset => mem[6][9].ACLR
reset => mem[6][10].ACLR
reset => mem[6][11].ACLR
reset => mem[6][12].ACLR
reset => mem[6][13].ACLR
reset => mem[6][14].ACLR
reset => mem[6][15].ACLR
reset => mem[6][16].ACLR
reset => mem[6][17].ACLR
reset => mem[6][18].ACLR
reset => mem[6][19].ACLR
reset => mem[6][20].ACLR
reset => mem[6][21].ACLR
reset => mem[6][22].ACLR
reset => mem[6][23].ACLR
reset => mem[6][24].ACLR
reset => mem[6][25].ACLR
reset => mem[6][26].ACLR
reset => mem[6][27].ACLR
reset => mem[6][28].ACLR
reset => mem[6][29].ACLR
reset => mem[6][30].ACLR
reset => mem[6][31].ACLR
reset => mem[6][32].ACLR
reset => mem[6][33].ACLR
reset => mem[6][34].ACLR
reset => mem[6][35].ACLR
reset => mem[6][36].ACLR
reset => mem[6][37].ACLR
reset => mem[6][38].ACLR
reset => mem[6][39].ACLR
reset => mem[6][40].ACLR
reset => mem[6][41].ACLR
reset => mem[6][42].ACLR
reset => mem[6][43].ACLR
reset => mem[6][44].ACLR
reset => mem[6][45].ACLR
reset => mem[6][46].ACLR
reset => mem[6][47].ACLR
reset => mem[6][48].ACLR
reset => mem[6][49].ACLR
reset => mem[6][50].ACLR
reset => mem[6][51].ACLR
reset => mem[6][52].ACLR
reset => mem[6][53].ACLR
reset => mem[6][54].ACLR
reset => mem[6][55].ACLR
reset => mem[6][56].ACLR
reset => mem[6][57].ACLR
reset => mem[6][58].ACLR
reset => mem[6][59].ACLR
reset => mem[6][60].ACLR
reset => mem[6][61].ACLR
reset => mem[6][62].ACLR
reset => mem[6][63].ACLR
reset => mem[6][64].ACLR
reset => mem[6][65].ACLR
reset => mem[6][66].ACLR
reset => mem[6][67].ACLR
reset => mem[6][68].ACLR
reset => mem[6][69].ACLR
reset => mem[6][70].ACLR
reset => mem[6][71].ACLR
reset => mem[6][72].ACLR
reset => mem[6][73].ACLR
reset => mem[5][0].ACLR
reset => mem[5][1].ACLR
reset => mem[5][2].ACLR
reset => mem[5][3].ACLR
reset => mem[5][4].ACLR
reset => mem[5][5].ACLR
reset => mem[5][6].ACLR
reset => mem[5][7].ACLR
reset => mem[5][8].ACLR
reset => mem[5][9].ACLR
reset => mem[5][10].ACLR
reset => mem[5][11].ACLR
reset => mem[5][12].ACLR
reset => mem[5][13].ACLR
reset => mem[5][14].ACLR
reset => mem[5][15].ACLR
reset => mem[5][16].ACLR
reset => mem[5][17].ACLR
reset => mem[5][18].ACLR
reset => mem[5][19].ACLR
reset => mem[5][20].ACLR
reset => mem[5][21].ACLR
reset => mem[5][22].ACLR
reset => mem[5][23].ACLR
reset => mem[5][24].ACLR
reset => mem[5][25].ACLR
reset => mem[5][26].ACLR
reset => mem[5][27].ACLR
reset => mem[5][28].ACLR
reset => mem[5][29].ACLR
reset => mem[5][30].ACLR
reset => mem[5][31].ACLR
reset => mem[5][32].ACLR
reset => mem[5][33].ACLR
reset => mem[5][34].ACLR
reset => mem[5][35].ACLR
reset => mem[5][36].ACLR
reset => mem[5][37].ACLR
reset => mem[5][38].ACLR
reset => mem[5][39].ACLR
reset => mem[5][40].ACLR
reset => mem[5][41].ACLR
reset => mem[5][42].ACLR
reset => mem[5][43].ACLR
reset => mem[5][44].ACLR
reset => mem[5][45].ACLR
reset => mem[5][46].ACLR
reset => mem[5][47].ACLR
reset => mem[5][48].ACLR
reset => mem[5][49].ACLR
reset => mem[5][50].ACLR
reset => mem[5][51].ACLR
reset => mem[5][52].ACLR
reset => mem[5][53].ACLR
reset => mem[5][54].ACLR
reset => mem[5][55].ACLR
reset => mem[5][56].ACLR
reset => mem[5][57].ACLR
reset => mem[5][58].ACLR
reset => mem[5][59].ACLR
reset => mem[5][60].ACLR
reset => mem[5][61].ACLR
reset => mem[5][62].ACLR
reset => mem[5][63].ACLR
reset => mem[5][64].ACLR
reset => mem[5][65].ACLR
reset => mem[5][66].ACLR
reset => mem[5][67].ACLR
reset => mem[5][68].ACLR
reset => mem[5][69].ACLR
reset => mem[5][70].ACLR
reset => mem[5][71].ACLR
reset => mem[5][72].ACLR
reset => mem[5][73].ACLR
reset => mem[4][0].ACLR
reset => mem[4][1].ACLR
reset => mem[4][2].ACLR
reset => mem[4][3].ACLR
reset => mem[4][4].ACLR
reset => mem[4][5].ACLR
reset => mem[4][6].ACLR
reset => mem[4][7].ACLR
reset => mem[4][8].ACLR
reset => mem[4][9].ACLR
reset => mem[4][10].ACLR
reset => mem[4][11].ACLR
reset => mem[4][12].ACLR
reset => mem[4][13].ACLR
reset => mem[4][14].ACLR
reset => mem[4][15].ACLR
reset => mem[4][16].ACLR
reset => mem[4][17].ACLR
reset => mem[4][18].ACLR
reset => mem[4][19].ACLR
reset => mem[4][20].ACLR
reset => mem[4][21].ACLR
reset => mem[4][22].ACLR
reset => mem[4][23].ACLR
reset => mem[4][24].ACLR
reset => mem[4][25].ACLR
reset => mem[4][26].ACLR
reset => mem[4][27].ACLR
reset => mem[4][28].ACLR
reset => mem[4][29].ACLR
reset => mem[4][30].ACLR
reset => mem[4][31].ACLR
reset => mem[4][32].ACLR
reset => mem[4][33].ACLR
reset => mem[4][34].ACLR
reset => mem[4][35].ACLR
reset => mem[4][36].ACLR
reset => mem[4][37].ACLR
reset => mem[4][38].ACLR
reset => mem[4][39].ACLR
reset => mem[4][40].ACLR
reset => mem[4][41].ACLR
reset => mem[4][42].ACLR
reset => mem[4][43].ACLR
reset => mem[4][44].ACLR
reset => mem[4][45].ACLR
reset => mem[4][46].ACLR
reset => mem[4][47].ACLR
reset => mem[4][48].ACLR
reset => mem[4][49].ACLR
reset => mem[4][50].ACLR
reset => mem[4][51].ACLR
reset => mem[4][52].ACLR
reset => mem[4][53].ACLR
reset => mem[4][54].ACLR
reset => mem[4][55].ACLR
reset => mem[4][56].ACLR
reset => mem[4][57].ACLR
reset => mem[4][58].ACLR
reset => mem[4][59].ACLR
reset => mem[4][60].ACLR
reset => mem[4][61].ACLR
reset => mem[4][62].ACLR
reset => mem[4][63].ACLR
reset => mem[4][64].ACLR
reset => mem[4][65].ACLR
reset => mem[4][66].ACLR
reset => mem[4][67].ACLR
reset => mem[4][68].ACLR
reset => mem[4][69].ACLR
reset => mem[4][70].ACLR
reset => mem[4][71].ACLR
reset => mem[4][72].ACLR
reset => mem[4][73].ACLR
reset => mem[3][0].ACLR
reset => mem[3][1].ACLR
reset => mem[3][2].ACLR
reset => mem[3][3].ACLR
reset => mem[3][4].ACLR
reset => mem[3][5].ACLR
reset => mem[3][6].ACLR
reset => mem[3][7].ACLR
reset => mem[3][8].ACLR
reset => mem[3][9].ACLR
reset => mem[3][10].ACLR
reset => mem[3][11].ACLR
reset => mem[3][12].ACLR
reset => mem[3][13].ACLR
reset => mem[3][14].ACLR
reset => mem[3][15].ACLR
reset => mem[3][16].ACLR
reset => mem[3][17].ACLR
reset => mem[3][18].ACLR
reset => mem[3][19].ACLR
reset => mem[3][20].ACLR
reset => mem[3][21].ACLR
reset => mem[3][22].ACLR
reset => mem[3][23].ACLR
reset => mem[3][24].ACLR
reset => mem[3][25].ACLR
reset => mem[3][26].ACLR
reset => mem[3][27].ACLR
reset => mem[3][28].ACLR
reset => mem[3][29].ACLR
reset => mem[3][30].ACLR
reset => mem[3][31].ACLR
reset => mem[3][32].ACLR
reset => mem[3][33].ACLR
reset => mem[3][34].ACLR
reset => mem[3][35].ACLR
reset => mem[3][36].ACLR
reset => mem[3][37].ACLR
reset => mem[3][38].ACLR
reset => mem[3][39].ACLR
reset => mem[3][40].ACLR
reset => mem[3][41].ACLR
reset => mem[3][42].ACLR
reset => mem[3][43].ACLR
reset => mem[3][44].ACLR
reset => mem[3][45].ACLR
reset => mem[3][46].ACLR
reset => mem[3][47].ACLR
reset => mem[3][48].ACLR
reset => mem[3][49].ACLR
reset => mem[3][50].ACLR
reset => mem[3][51].ACLR
reset => mem[3][52].ACLR
reset => mem[3][53].ACLR
reset => mem[3][54].ACLR
reset => mem[3][55].ACLR
reset => mem[3][56].ACLR
reset => mem[3][57].ACLR
reset => mem[3][58].ACLR
reset => mem[3][59].ACLR
reset => mem[3][60].ACLR
reset => mem[3][61].ACLR
reset => mem[3][62].ACLR
reset => mem[3][63].ACLR
reset => mem[3][64].ACLR
reset => mem[3][65].ACLR
reset => mem[3][66].ACLR
reset => mem[3][67].ACLR
reset => mem[3][68].ACLR
reset => mem[3][69].ACLR
reset => mem[3][70].ACLR
reset => mem[3][71].ACLR
reset => mem[3][72].ACLR
reset => mem[3][73].ACLR
reset => mem[2][0].ACLR
reset => mem[2][1].ACLR
reset => mem[2][2].ACLR
reset => mem[2][3].ACLR
reset => mem[2][4].ACLR
reset => mem[2][5].ACLR
reset => mem[2][6].ACLR
reset => mem[2][7].ACLR
reset => mem[2][8].ACLR
reset => mem[2][9].ACLR
reset => mem[2][10].ACLR
reset => mem[2][11].ACLR
reset => mem[2][12].ACLR
reset => mem[2][13].ACLR
reset => mem[2][14].ACLR
reset => mem[2][15].ACLR
reset => mem[2][16].ACLR
reset => mem[2][17].ACLR
reset => mem[2][18].ACLR
reset => mem[2][19].ACLR
reset => mem[2][20].ACLR
reset => mem[2][21].ACLR
reset => mem[2][22].ACLR
reset => mem[2][23].ACLR
reset => mem[2][24].ACLR
reset => mem[2][25].ACLR
reset => mem[2][26].ACLR
reset => mem[2][27].ACLR
reset => mem[2][28].ACLR
reset => mem[2][29].ACLR
reset => mem[2][30].ACLR
reset => mem[2][31].ACLR
reset => mem[2][32].ACLR
reset => mem[2][33].ACLR
reset => mem[2][34].ACLR
reset => mem[2][35].ACLR
reset => mem[2][36].ACLR
reset => mem[2][37].ACLR
reset => mem[2][38].ACLR
reset => mem[2][39].ACLR
reset => mem[2][40].ACLR
reset => mem[2][41].ACLR
reset => mem[2][42].ACLR
reset => mem[2][43].ACLR
reset => mem[2][44].ACLR
reset => mem[2][45].ACLR
reset => mem[2][46].ACLR
reset => mem[2][47].ACLR
reset => mem[2][48].ACLR
reset => mem[2][49].ACLR
reset => mem[2][50].ACLR
reset => mem[2][51].ACLR
reset => mem[2][52].ACLR
reset => mem[2][53].ACLR
reset => mem[2][54].ACLR
reset => mem[2][55].ACLR
reset => mem[2][56].ACLR
reset => mem[2][57].ACLR
reset => mem[2][58].ACLR
reset => mem[2][59].ACLR
reset => mem[2][60].ACLR
reset => mem[2][61].ACLR
reset => mem[2][62].ACLR
reset => mem[2][63].ACLR
reset => mem[2][64].ACLR
reset => mem[2][65].ACLR
reset => mem[2][66].ACLR
reset => mem[2][67].ACLR
reset => mem[2][68].ACLR
reset => mem[2][69].ACLR
reset => mem[2][70].ACLR
reset => mem[2][71].ACLR
reset => mem[2][72].ACLR
reset => mem[2][73].ACLR
reset => mem[1][0].ACLR
reset => mem[1][1].ACLR
reset => mem[1][2].ACLR
reset => mem[1][3].ACLR
reset => mem[1][4].ACLR
reset => mem[1][5].ACLR
reset => mem[1][6].ACLR
reset => mem[1][7].ACLR
reset => mem[1][8].ACLR
reset => mem[1][9].ACLR
reset => mem[1][10].ACLR
reset => mem[1][11].ACLR
reset => mem[1][12].ACLR
reset => mem[1][13].ACLR
reset => mem[1][14].ACLR
reset => mem[1][15].ACLR
reset => mem[1][16].ACLR
reset => mem[1][17].ACLR
reset => mem[1][18].ACLR
reset => mem[1][19].ACLR
reset => mem[1][20].ACLR
reset => mem[1][21].ACLR
reset => mem[1][22].ACLR
reset => mem[1][23].ACLR
reset => mem[1][24].ACLR
reset => mem[1][25].ACLR
reset => mem[1][26].ACLR
reset => mem[1][27].ACLR
reset => mem[1][28].ACLR
reset => mem[1][29].ACLR
reset => mem[1][30].ACLR
reset => mem[1][31].ACLR
reset => mem[1][32].ACLR
reset => mem[1][33].ACLR
reset => mem[1][34].ACLR
reset => mem[1][35].ACLR
reset => mem[1][36].ACLR
reset => mem[1][37].ACLR
reset => mem[1][38].ACLR
reset => mem[1][39].ACLR
reset => mem[1][40].ACLR
reset => mem[1][41].ACLR
reset => mem[1][42].ACLR
reset => mem[1][43].ACLR
reset => mem[1][44].ACLR
reset => mem[1][45].ACLR
reset => mem[1][46].ACLR
reset => mem[1][47].ACLR
reset => mem[1][48].ACLR
reset => mem[1][49].ACLR
reset => mem[1][50].ACLR
reset => mem[1][51].ACLR
reset => mem[1][52].ACLR
reset => mem[1][53].ACLR
reset => mem[1][54].ACLR
reset => mem[1][55].ACLR
reset => mem[1][56].ACLR
reset => mem[1][57].ACLR
reset => mem[1][58].ACLR
reset => mem[1][59].ACLR
reset => mem[1][60].ACLR
reset => mem[1][61].ACLR
reset => mem[1][62].ACLR
reset => mem[1][63].ACLR
reset => mem[1][64].ACLR
reset => mem[1][65].ACLR
reset => mem[1][66].ACLR
reset => mem[1][67].ACLR
reset => mem[1][68].ACLR
reset => mem[1][69].ACLR
reset => mem[1][70].ACLR
reset => mem[1][71].ACLR
reset => mem[1][72].ACLR
reset => mem[1][73].ACLR
reset => mem[0][0].ACLR
reset => mem[0][1].ACLR
reset => mem[0][2].ACLR
reset => mem[0][3].ACLR
reset => mem[0][4].ACLR
reset => mem[0][5].ACLR
reset => mem[0][6].ACLR
reset => mem[0][7].ACLR
reset => mem[0][8].ACLR
reset => mem[0][9].ACLR
reset => mem[0][10].ACLR
reset => mem[0][11].ACLR
reset => mem[0][12].ACLR
reset => mem[0][13].ACLR
reset => mem[0][14].ACLR
reset => mem[0][15].ACLR
reset => mem[0][16].ACLR
reset => mem[0][17].ACLR
reset => mem[0][18].ACLR
reset => mem[0][19].ACLR
reset => mem[0][20].ACLR
reset => mem[0][21].ACLR
reset => mem[0][22].ACLR
reset => mem[0][23].ACLR
reset => mem[0][24].ACLR
reset => mem[0][25].ACLR
reset => mem[0][26].ACLR
reset => mem[0][27].ACLR
reset => mem[0][28].ACLR
reset => mem[0][29].ACLR
reset => mem[0][30].ACLR
reset => mem[0][31].ACLR
reset => mem[0][32].ACLR
reset => mem[0][33].ACLR
reset => mem[0][34].ACLR
reset => mem[0][35].ACLR
reset => mem[0][36].ACLR
reset => mem[0][37].ACLR
reset => mem[0][38].ACLR
reset => mem[0][39].ACLR
reset => mem[0][40].ACLR
reset => mem[0][41].ACLR
reset => mem[0][42].ACLR
reset => mem[0][43].ACLR
reset => mem[0][44].ACLR
reset => mem[0][45].ACLR
reset => mem[0][46].ACLR
reset => mem[0][47].ACLR
reset => mem[0][48].ACLR
reset => mem[0][49].ACLR
reset => mem[0][50].ACLR
reset => mem[0][51].ACLR
reset => mem[0][52].ACLR
reset => mem[0][53].ACLR
reset => mem[0][54].ACLR
reset => mem[0][55].ACLR
reset => mem[0][56].ACLR
reset => mem[0][57].ACLR
reset => mem[0][58].ACLR
reset => mem[0][59].ACLR
reset => mem[0][60].ACLR
reset => mem[0][61].ACLR
reset => mem[0][62].ACLR
reset => mem[0][63].ACLR
reset => mem[0][64].ACLR
reset => mem[0][65].ACLR
reset => mem[0][66].ACLR
reset => mem[0][67].ACLR
reset => mem[0][68].ACLR
reset => mem[0][69].ACLR
reset => mem[0][70].ACLR
reset => mem[0][71].ACLR
reset => mem[0][72].ACLR
reset => mem[0][73].ACLR
in_data[0] => mem.DATAB
in_data[0] => mem.DATAB
in_data[0] => mem.DATAB
in_data[0] => mem.DATAB
in_data[0] => mem.DATAB
in_data[0] => mem.DATAB
in_data[1] => mem.DATAB
in_data[1] => mem.DATAB
in_data[1] => mem.DATAB
in_data[1] => mem.DATAB
in_data[1] => mem.DATAB
in_data[1] => mem.DATAB
in_data[2] => mem.DATAB
in_data[2] => mem.DATAB
in_data[2] => mem.DATAB
in_data[2] => mem.DATAB
in_data[2] => mem.DATAB
in_data[2] => mem.DATAB
in_data[3] => mem.DATAB
in_data[3] => mem.DATAB
in_data[3] => mem.DATAB
in_data[3] => mem.DATAB
in_data[3] => mem.DATAB
in_data[3] => mem.DATAB
in_data[4] => mem.DATAB
in_data[4] => mem.DATAB
in_data[4] => mem.DATAB
in_data[4] => mem.DATAB
in_data[4] => mem.DATAB
in_data[4] => mem.DATAB
in_data[5] => mem.DATAB
in_data[5] => mem.DATAB
in_data[5] => mem.DATAB
in_data[5] => mem.DATAB
in_data[5] => mem.DATAB
in_data[5] => mem.DATAB
in_data[6] => mem.DATAB
in_data[6] => mem.DATAB
in_data[6] => mem.DATAB
in_data[6] => mem.DATAB
in_data[6] => mem.DATAB
in_data[6] => mem.DATAB
in_data[7] => mem.DATAB
in_data[7] => mem.DATAB
in_data[7] => mem.DATAB
in_data[7] => mem.DATAB
in_data[7] => mem.DATAB
in_data[7] => mem.DATAB
in_data[8] => mem.DATAB
in_data[8] => mem.DATAB
in_data[8] => mem.DATAB
in_data[8] => mem.DATAB
in_data[8] => mem.DATAB
in_data[8] => mem.DATAB
in_data[9] => mem.DATAB
in_data[9] => mem.DATAB
in_data[9] => mem.DATAB
in_data[9] => mem.DATAB
in_data[9] => mem.DATAB
in_data[9] => mem.DATAB
in_data[10] => mem.DATAB
in_data[10] => mem.DATAB
in_data[10] => mem.DATAB
in_data[10] => mem.DATAB
in_data[10] => mem.DATAB
in_data[10] => mem.DATAB
in_data[11] => mem.DATAB
in_data[11] => mem.DATAB
in_data[11] => mem.DATAB
in_data[11] => mem.DATAB
in_data[11] => mem.DATAB
in_data[11] => mem.DATAB
in_data[12] => mem.DATAB
in_data[12] => mem.DATAB
in_data[12] => mem.DATAB
in_data[12] => mem.DATAB
in_data[12] => mem.DATAB
in_data[12] => mem.DATAB
in_data[13] => mem.DATAB
in_data[13] => mem.DATAB
in_data[13] => mem.DATAB
in_data[13] => mem.DATAB
in_data[13] => mem.DATAB
in_data[13] => mem.DATAB
in_data[14] => mem.DATAB
in_data[14] => mem.DATAB
in_data[14] => mem.DATAB
in_data[14] => mem.DATAB
in_data[14] => mem.DATAB
in_data[14] => mem.DATAB
in_data[15] => mem.DATAB
in_data[15] => mem.DATAB
in_data[15] => mem.DATAB
in_data[15] => mem.DATAB
in_data[15] => mem.DATAB
in_data[15] => mem.DATAB
in_data[16] => mem.DATAB
in_data[16] => mem.DATAB
in_data[16] => mem.DATAB
in_data[16] => mem.DATAB
in_data[16] => mem.DATAB
in_data[16] => mem.DATAB
in_data[17] => mem.DATAB
in_data[17] => mem.DATAB
in_data[17] => mem.DATAB
in_data[17] => mem.DATAB
in_data[17] => mem.DATAB
in_data[17] => mem.DATAB
in_data[18] => mem.DATAB
in_data[18] => mem.DATAB
in_data[18] => mem.DATAB
in_data[18] => mem.DATAB
in_data[18] => mem.DATAB
in_data[18] => mem.DATAB
in_data[19] => mem.DATAB
in_data[19] => mem.DATAB
in_data[19] => mem.DATAB
in_data[19] => mem.DATAB
in_data[19] => mem.DATAB
in_data[19] => mem.DATAB
in_data[20] => mem.DATAB
in_data[20] => mem.DATAB
in_data[20] => mem.DATAB
in_data[20] => mem.DATAB
in_data[20] => mem.DATAB
in_data[20] => mem.DATAB
in_data[21] => mem.DATAB
in_data[21] => mem.DATAB
in_data[21] => mem.DATAB
in_data[21] => mem.DATAB
in_data[21] => mem.DATAB
in_data[21] => mem.DATAB
in_data[22] => mem.DATAB
in_data[22] => mem.DATAB
in_data[22] => mem.DATAB
in_data[22] => mem.DATAB
in_data[22] => mem.DATAB
in_data[22] => mem.DATAB
in_data[23] => mem.DATAB
in_data[23] => mem.DATAB
in_data[23] => mem.DATAB
in_data[23] => mem.DATAB
in_data[23] => mem.DATAB
in_data[23] => mem.DATAB
in_data[24] => mem.DATAB
in_data[24] => mem.DATAB
in_data[24] => mem.DATAB
in_data[24] => mem.DATAB
in_data[24] => mem.DATAB
in_data[24] => mem.DATAB
in_data[25] => mem.DATAB
in_data[25] => mem.DATAB
in_data[25] => mem.DATAB
in_data[25] => mem.DATAB
in_data[25] => mem.DATAB
in_data[25] => mem.DATAB
in_data[26] => mem.DATAB
in_data[26] => mem.DATAB
in_data[26] => mem.DATAB
in_data[26] => mem.DATAB
in_data[26] => mem.DATAB
in_data[26] => mem.DATAB
in_data[27] => mem.DATAB
in_data[27] => mem.DATAB
in_data[27] => mem.DATAB
in_data[27] => mem.DATAB
in_data[27] => mem.DATAB
in_data[27] => mem.DATAB
in_data[28] => mem.DATAB
in_data[28] => mem.DATAB
in_data[28] => mem.DATAB
in_data[28] => mem.DATAB
in_data[28] => mem.DATAB
in_data[28] => mem.DATAB
in_data[29] => mem.DATAB
in_data[29] => mem.DATAB
in_data[29] => mem.DATAB
in_data[29] => mem.DATAB
in_data[29] => mem.DATAB
in_data[29] => mem.DATAB
in_data[30] => mem.DATAB
in_data[30] => mem.DATAB
in_data[30] => mem.DATAB
in_data[30] => mem.DATAB
in_data[30] => mem.DATAB
in_data[30] => mem.DATAB
in_data[31] => mem.DATAB
in_data[31] => mem.DATAB
in_data[31] => mem.DATAB
in_data[31] => mem.DATAB
in_data[31] => mem.DATAB
in_data[31] => mem.DATAB
in_data[32] => mem.DATAB
in_data[32] => mem.DATAB
in_data[32] => mem.DATAB
in_data[32] => mem.DATAB
in_data[32] => mem.DATAB
in_data[32] => mem.DATAB
in_data[33] => mem.DATAB
in_data[33] => mem.DATAB
in_data[33] => mem.DATAB
in_data[33] => mem.DATAB
in_data[33] => mem.DATAB
in_data[33] => mem.DATAB
in_data[34] => mem.DATAB
in_data[34] => mem.DATAB
in_data[34] => mem.DATAB
in_data[34] => mem.DATAB
in_data[34] => mem.DATAB
in_data[34] => mem.DATAB
in_data[35] => mem.DATAB
in_data[35] => mem.DATAB
in_data[35] => mem.DATAB
in_data[35] => mem.DATAB
in_data[35] => mem.DATAB
in_data[35] => mem.DATAB
in_data[36] => mem.DATAB
in_data[36] => mem.DATAB
in_data[36] => mem.DATAB
in_data[36] => mem.DATAB
in_data[36] => mem.DATAB
in_data[36] => mem.DATAB
in_data[37] => mem.DATAB
in_data[37] => mem.DATAB
in_data[37] => mem.DATAB
in_data[37] => mem.DATAB
in_data[37] => mem.DATAB
in_data[37] => mem.DATAB
in_data[38] => mem.DATAB
in_data[38] => mem.DATAB
in_data[38] => mem.DATAB
in_data[38] => mem.DATAB
in_data[38] => mem.DATAB
in_data[38] => mem.DATAB
in_data[39] => mem.DATAB
in_data[39] => mem.DATAB
in_data[39] => mem.DATAB
in_data[39] => mem.DATAB
in_data[39] => mem.DATAB
in_data[39] => mem.DATAB
in_data[40] => mem.DATAB
in_data[40] => mem.DATAB
in_data[40] => mem.DATAB
in_data[40] => mem.DATAB
in_data[40] => mem.DATAB
in_data[40] => mem.DATAB
in_data[41] => mem.DATAB
in_data[41] => mem.DATAB
in_data[41] => mem.DATAB
in_data[41] => mem.DATAB
in_data[41] => mem.DATAB
in_data[41] => mem.DATAB
in_data[42] => mem.DATAB
in_data[42] => mem.DATAB
in_data[42] => mem.DATAB
in_data[42] => mem.DATAB
in_data[42] => mem.DATAB
in_data[42] => mem.DATAB
in_data[43] => mem.DATAB
in_data[43] => mem.DATAB
in_data[43] => mem.DATAB
in_data[43] => mem.DATAB
in_data[43] => mem.DATAB
in_data[43] => mem.DATAB
in_data[44] => mem.DATAB
in_data[44] => mem.DATAB
in_data[44] => mem.DATAB
in_data[44] => mem.DATAB
in_data[44] => mem.DATAB
in_data[44] => mem.DATAB
in_data[45] => mem.DATAB
in_data[45] => mem.DATAB
in_data[45] => mem.DATAB
in_data[45] => mem.DATAB
in_data[45] => mem.DATAB
in_data[45] => mem.DATAB
in_data[46] => mem.DATAB
in_data[46] => mem.DATAB
in_data[46] => mem.DATAB
in_data[46] => mem.DATAB
in_data[46] => mem.DATAB
in_data[46] => mem.DATAB
in_data[47] => mem.DATAB
in_data[47] => mem.DATAB
in_data[47] => mem.DATAB
in_data[47] => mem.DATAB
in_data[47] => mem.DATAB
in_data[47] => mem.DATAB
in_data[48] => mem.DATAB
in_data[48] => mem.DATAB
in_data[48] => mem.DATAB
in_data[48] => mem.DATAB
in_data[48] => mem.DATAB
in_data[48] => mem.DATAB
in_data[49] => mem.DATAB
in_data[49] => mem.DATAB
in_data[49] => mem.DATAB
in_data[49] => mem.DATAB
in_data[49] => mem.DATAB
in_data[49] => mem.DATAB
in_data[50] => mem.DATAB
in_data[50] => mem.DATAB
in_data[50] => mem.DATAB
in_data[50] => mem.DATAB
in_data[50] => mem.DATAB
in_data[50] => mem.DATAB
in_data[51] => mem.DATAB
in_data[51] => mem.DATAB
in_data[51] => mem.DATAB
in_data[51] => mem.DATAB
in_data[51] => mem.DATAB
in_data[51] => mem.DATAB
in_data[52] => mem.DATAB
in_data[52] => mem.DATAB
in_data[52] => mem.DATAB
in_data[52] => mem.DATAB
in_data[52] => mem.DATAB
in_data[52] => mem.DATAB
in_data[53] => mem.DATAB
in_data[53] => mem.DATAB
in_data[53] => mem.DATAB
in_data[53] => mem.DATAB
in_data[53] => mem.DATAB
in_data[53] => mem.DATAB
in_data[54] => mem.DATAB
in_data[54] => mem.DATAB
in_data[54] => mem.DATAB
in_data[54] => mem.DATAB
in_data[54] => mem.DATAB
in_data[54] => mem.DATAB
in_data[55] => mem.DATAB
in_data[55] => mem.DATAB
in_data[55] => mem.DATAB
in_data[55] => mem.DATAB
in_data[55] => mem.DATAB
in_data[55] => mem.DATAB
in_data[56] => mem.DATAB
in_data[56] => mem.DATAB
in_data[56] => mem.DATAB
in_data[56] => mem.DATAB
in_data[56] => mem.DATAB
in_data[56] => mem.DATAB
in_data[57] => mem.DATAB
in_data[57] => mem.DATAB
in_data[57] => mem.DATAB
in_data[57] => mem.DATAB
in_data[57] => mem.DATAB
in_data[57] => mem.DATAB
in_data[58] => mem.DATAB
in_data[58] => mem.DATAB
in_data[58] => mem.DATAB
in_data[58] => mem.DATAB
in_data[58] => mem.DATAB
in_data[58] => mem.DATAB
in_data[59] => mem.DATAB
in_data[59] => mem.DATAB
in_data[59] => mem.DATAB
in_data[59] => mem.DATAB
in_data[59] => mem.DATAB
in_data[59] => mem.DATAB
in_data[60] => mem.DATAB
in_data[60] => mem.DATAB
in_data[60] => mem.DATAB
in_data[60] => mem.DATAB
in_data[60] => mem.DATAB
in_data[60] => mem.DATAB
in_data[61] => mem.DATAB
in_data[61] => mem.DATAB
in_data[61] => mem.DATAB
in_data[61] => mem.DATAB
in_data[61] => mem.DATAB
in_data[61] => mem.DATAB
in_data[62] => mem.DATAB
in_data[62] => mem.DATAB
in_data[62] => mem.DATAB
in_data[62] => mem.DATAB
in_data[62] => mem.DATAB
in_data[62] => mem.DATAB
in_data[63] => mem.DATAB
in_data[63] => mem.DATAB
in_data[63] => mem.DATAB
in_data[63] => mem.DATAB
in_data[63] => mem.DATAB
in_data[63] => mem.DATAB
in_data[64] => mem.DATAB
in_data[64] => mem.DATAB
in_data[64] => mem.DATAB
in_data[64] => mem.DATAB
in_data[64] => mem.DATAB
in_data[64] => mem.DATAB
in_data[65] => mem.DATAB
in_data[65] => mem.DATAB
in_data[65] => mem.DATAB
in_data[65] => mem.DATAB
in_data[65] => mem.DATAB
in_data[65] => mem.DATAB
in_data[66] => mem.DATAB
in_data[66] => mem.DATAB
in_data[66] => mem.DATAB
in_data[66] => mem.DATAB
in_data[66] => mem.DATAB
in_data[66] => mem.DATAB
in_data[67] => mem.DATAB
in_data[67] => mem.DATAB
in_data[67] => mem.DATAB
in_data[67] => mem.DATAB
in_data[67] => mem.DATAB
in_data[67] => mem.DATAB
in_data[68] => mem.DATAB
in_data[68] => mem.DATAB
in_data[68] => mem.DATAB
in_data[68] => mem.DATAB
in_data[68] => mem.DATAB
in_data[68] => mem.DATAB
in_data[69] => mem.DATAB
in_data[69] => mem.DATAB
in_data[69] => mem.DATAB
in_data[69] => mem.DATAB
in_data[69] => mem.DATAB
in_data[69] => mem.DATAB
in_data[70] => mem.DATAB
in_data[70] => mem.DATAB
in_data[70] => mem.DATAB
in_data[70] => mem.DATAB
in_data[70] => mem.DATAB
in_data[70] => mem.DATAB
in_data[71] => mem.DATAB
in_data[71] => mem.DATAB
in_data[71] => mem.DATAB
in_data[71] => mem.DATAB
in_data[71] => mem.DATAB
in_data[71] => mem.DATAB
in_valid => write.IN1
in_startofpacket => mem.DATAB
in_startofpacket => mem.DATAB
in_startofpacket => mem.DATAB
in_startofpacket => mem.DATAB
in_startofpacket => mem.DATAB
in_startofpacket => mem.DATAB
in_endofpacket => mem.DATAB
in_endofpacket => mem.DATAB
in_endofpacket => mem.DATAB
in_endofpacket => mem.DATAB
in_endofpacket => mem.DATAB
in_endofpacket => mem.DATAB
in_empty[0] => ~NO_FANOUT~
in_error[0] => out_error[0].DATAIN
in_error[0] => out_empty[0].DATAIN
in_channel[0] => out_channel[0].DATAIN
out_ready => internal_out_ready.IN1
csr_address[0] => ~NO_FANOUT~
csr_address[1] => ~NO_FANOUT~
csr_write => ~NO_FANOUT~
csr_read => csr_readdata[0]~reg0.ENA
csr_read => csr_readdata[31]~reg0.ENA
csr_read => csr_readdata[30]~reg0.ENA
csr_read => csr_readdata[29]~reg0.ENA
csr_read => csr_readdata[28]~reg0.ENA
csr_read => csr_readdata[27]~reg0.ENA
csr_read => csr_readdata[26]~reg0.ENA
csr_read => csr_readdata[25]~reg0.ENA
csr_read => csr_readdata[24]~reg0.ENA
csr_read => csr_readdata[23]~reg0.ENA
csr_read => csr_readdata[22]~reg0.ENA
csr_read => csr_readdata[21]~reg0.ENA
csr_read => csr_readdata[20]~reg0.ENA
csr_read => csr_readdata[19]~reg0.ENA
csr_read => csr_readdata[18]~reg0.ENA
csr_read => csr_readdata[17]~reg0.ENA
csr_read => csr_readdata[16]~reg0.ENA
csr_read => csr_readdata[15]~reg0.ENA
csr_read => csr_readdata[14]~reg0.ENA
csr_read => csr_readdata[13]~reg0.ENA
csr_read => csr_readdata[12]~reg0.ENA
csr_read => csr_readdata[11]~reg0.ENA
csr_read => csr_readdata[10]~reg0.ENA
csr_read => csr_readdata[9]~reg0.ENA
csr_read => csr_readdata[8]~reg0.ENA
csr_read => csr_readdata[7]~reg0.ENA
csr_read => csr_readdata[6]~reg0.ENA
csr_read => csr_readdata[5]~reg0.ENA
csr_read => csr_readdata[4]~reg0.ENA
csr_read => csr_readdata[3]~reg0.ENA
csr_read => csr_readdata[2]~reg0.ENA
csr_read => csr_readdata[1]~reg0.ENA
csr_writedata[0] => ~NO_FANOUT~
csr_writedata[1] => ~NO_FANOUT~
csr_writedata[2] => ~NO_FANOUT~
csr_writedata[3] => ~NO_FANOUT~
csr_writedata[4] => ~NO_FANOUT~
csr_writedata[5] => ~NO_FANOUT~
csr_writedata[6] => ~NO_FANOUT~
csr_writedata[7] => ~NO_FANOUT~
csr_writedata[8] => ~NO_FANOUT~
csr_writedata[9] => ~NO_FANOUT~
csr_writedata[10] => ~NO_FANOUT~
csr_writedata[11] => ~NO_FANOUT~
csr_writedata[12] => ~NO_FANOUT~
csr_writedata[13] => ~NO_FANOUT~
csr_writedata[14] => ~NO_FANOUT~
csr_writedata[15] => ~NO_FANOUT~
csr_writedata[16] => ~NO_FANOUT~
csr_writedata[17] => ~NO_FANOUT~
csr_writedata[18] => ~NO_FANOUT~
csr_writedata[19] => ~NO_FANOUT~
csr_writedata[20] => ~NO_FANOUT~
csr_writedata[21] => ~NO_FANOUT~
csr_writedata[22] => ~NO_FANOUT~
csr_writedata[23] => ~NO_FANOUT~
csr_writedata[24] => ~NO_FANOUT~
csr_writedata[25] => ~NO_FANOUT~
csr_writedata[26] => ~NO_FANOUT~
csr_writedata[27] => ~NO_FANOUT~
csr_writedata[28] => ~NO_FANOUT~
csr_writedata[29] => ~NO_FANOUT~
csr_writedata[30] => ~NO_FANOUT~
csr_writedata[31] => ~NO_FANOUT~


|main|Proyecto:u1|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo
clk => mem.we_a.CLK
clk => mem.waddr_a[2].CLK
clk => mem.waddr_a[1].CLK
clk => mem.waddr_a[0].CLK
clk => mem.data_a[15].CLK
clk => mem.data_a[14].CLK
clk => mem.data_a[13].CLK
clk => mem.data_a[12].CLK
clk => mem.data_a[11].CLK
clk => mem.data_a[10].CLK
clk => mem.data_a[9].CLK
clk => mem.data_a[8].CLK
clk => mem.data_a[7].CLK
clk => mem.data_a[6].CLK
clk => mem.data_a[5].CLK
clk => mem.data_a[4].CLK
clk => mem.data_a[3].CLK
clk => mem.data_a[2].CLK
clk => mem.data_a[1].CLK
clk => mem.data_a[0].CLK
clk => csr_readdata[0]~reg0.CLK
clk => csr_readdata[1]~reg0.CLK
clk => csr_readdata[2]~reg0.CLK
clk => csr_readdata[3]~reg0.CLK
clk => csr_readdata[4]~reg0.CLK
clk => csr_readdata[5]~reg0.CLK
clk => csr_readdata[6]~reg0.CLK
clk => csr_readdata[7]~reg0.CLK
clk => csr_readdata[8]~reg0.CLK
clk => csr_readdata[9]~reg0.CLK
clk => csr_readdata[10]~reg0.CLK
clk => csr_readdata[11]~reg0.CLK
clk => csr_readdata[12]~reg0.CLK
clk => csr_readdata[13]~reg0.CLK
clk => csr_readdata[14]~reg0.CLK
clk => csr_readdata[15]~reg0.CLK
clk => csr_readdata[16]~reg0.CLK
clk => csr_readdata[17]~reg0.CLK
clk => csr_readdata[18]~reg0.CLK
clk => csr_readdata[19]~reg0.CLK
clk => csr_readdata[20]~reg0.CLK
clk => csr_readdata[21]~reg0.CLK
clk => csr_readdata[22]~reg0.CLK
clk => csr_readdata[23]~reg0.CLK
clk => csr_readdata[24]~reg0.CLK
clk => csr_readdata[25]~reg0.CLK
clk => csr_readdata[26]~reg0.CLK
clk => csr_readdata[27]~reg0.CLK
clk => csr_readdata[28]~reg0.CLK
clk => csr_readdata[29]~reg0.CLK
clk => csr_readdata[30]~reg0.CLK
clk => csr_readdata[31]~reg0.CLK
clk => out_payload[0].CLK
clk => out_payload[1].CLK
clk => out_payload[2].CLK
clk => out_payload[3].CLK
clk => out_payload[4].CLK
clk => out_payload[5].CLK
clk => out_payload[6].CLK
clk => out_payload[7].CLK
clk => out_payload[8].CLK
clk => out_payload[9].CLK
clk => out_payload[10].CLK
clk => out_payload[11].CLK
clk => out_payload[12].CLK
clk => out_payload[13].CLK
clk => out_payload[14].CLK
clk => out_payload[15].CLK
clk => out_valid~reg0.CLK
clk => internal_out_valid.CLK
clk => full.CLK
clk => empty.CLK
clk => rd_ptr[0].CLK
clk => rd_ptr[1].CLK
clk => rd_ptr[2].CLK
clk => wr_ptr[0].CLK
clk => wr_ptr[1].CLK
clk => wr_ptr[2].CLK
clk => internal_out_payload[0].CLK
clk => internal_out_payload[1].CLK
clk => internal_out_payload[2].CLK
clk => internal_out_payload[3].CLK
clk => internal_out_payload[4].CLK
clk => internal_out_payload[5].CLK
clk => internal_out_payload[6].CLK
clk => internal_out_payload[7].CLK
clk => internal_out_payload[8].CLK
clk => internal_out_payload[9].CLK
clk => internal_out_payload[10].CLK
clk => internal_out_payload[11].CLK
clk => internal_out_payload[12].CLK
clk => internal_out_payload[13].CLK
clk => internal_out_payload[14].CLK
clk => internal_out_payload[15].CLK
clk => mem.CLK0
reset => csr_readdata[0]~reg0.ACLR
reset => csr_readdata[1]~reg0.ACLR
reset => csr_readdata[2]~reg0.ACLR
reset => csr_readdata[3]~reg0.ACLR
reset => csr_readdata[4]~reg0.ACLR
reset => csr_readdata[5]~reg0.ACLR
reset => csr_readdata[6]~reg0.ACLR
reset => csr_readdata[7]~reg0.ACLR
reset => csr_readdata[8]~reg0.ACLR
reset => csr_readdata[9]~reg0.ACLR
reset => csr_readdata[10]~reg0.ACLR
reset => csr_readdata[11]~reg0.ACLR
reset => csr_readdata[12]~reg0.ACLR
reset => csr_readdata[13]~reg0.ACLR
reset => csr_readdata[14]~reg0.ACLR
reset => csr_readdata[15]~reg0.ACLR
reset => csr_readdata[16]~reg0.ACLR
reset => csr_readdata[17]~reg0.ACLR
reset => csr_readdata[18]~reg0.ACLR
reset => csr_readdata[19]~reg0.ACLR
reset => csr_readdata[20]~reg0.ACLR
reset => csr_readdata[21]~reg0.ACLR
reset => csr_readdata[22]~reg0.ACLR
reset => csr_readdata[23]~reg0.ACLR
reset => csr_readdata[24]~reg0.ACLR
reset => csr_readdata[25]~reg0.ACLR
reset => csr_readdata[26]~reg0.ACLR
reset => csr_readdata[27]~reg0.ACLR
reset => csr_readdata[28]~reg0.ACLR
reset => csr_readdata[29]~reg0.ACLR
reset => csr_readdata[30]~reg0.ACLR
reset => csr_readdata[31]~reg0.ACLR
reset => out_payload[0].ACLR
reset => out_payload[1].ACLR
reset => out_payload[2].ACLR
reset => out_payload[3].ACLR
reset => out_payload[4].ACLR
reset => out_payload[5].ACLR
reset => out_payload[6].ACLR
reset => out_payload[7].ACLR
reset => out_payload[8].ACLR
reset => out_payload[9].ACLR
reset => out_payload[10].ACLR
reset => out_payload[11].ACLR
reset => out_payload[12].ACLR
reset => out_payload[13].ACLR
reset => out_payload[14].ACLR
reset => out_payload[15].ACLR
reset => out_valid~reg0.ACLR
reset => internal_out_valid.ACLR
reset => full.ACLR
reset => empty.PRESET
reset => rd_ptr[0].ACLR
reset => rd_ptr[1].ACLR
reset => rd_ptr[2].ACLR
reset => wr_ptr[0].ACLR
reset => wr_ptr[1].ACLR
reset => wr_ptr[2].ACLR
in_data[0] => mem.data_a[0].DATAIN
in_data[0] => mem.DATAIN
in_data[1] => mem.data_a[1].DATAIN
in_data[1] => mem.DATAIN1
in_data[2] => mem.data_a[2].DATAIN
in_data[2] => mem.DATAIN2
in_data[3] => mem.data_a[3].DATAIN
in_data[3] => mem.DATAIN3
in_data[4] => mem.data_a[4].DATAIN
in_data[4] => mem.DATAIN4
in_data[5] => mem.data_a[5].DATAIN
in_data[5] => mem.DATAIN5
in_data[6] => mem.data_a[6].DATAIN
in_data[6] => mem.DATAIN6
in_data[7] => mem.data_a[7].DATAIN
in_data[7] => mem.DATAIN7
in_data[8] => mem.data_a[8].DATAIN
in_data[8] => mem.DATAIN8
in_data[9] => mem.data_a[9].DATAIN
in_data[9] => mem.DATAIN9
in_data[10] => mem.data_a[10].DATAIN
in_data[10] => mem.DATAIN10
in_data[11] => mem.data_a[11].DATAIN
in_data[11] => mem.DATAIN11
in_data[12] => mem.data_a[12].DATAIN
in_data[12] => mem.DATAIN12
in_data[13] => mem.data_a[13].DATAIN
in_data[13] => mem.DATAIN13
in_data[14] => mem.data_a[14].DATAIN
in_data[14] => mem.DATAIN14
in_data[15] => mem.data_a[15].DATAIN
in_data[15] => mem.DATAIN15
in_valid => write.IN1
in_startofpacket => ~NO_FANOUT~
in_endofpacket => ~NO_FANOUT~
in_empty[0] => ~NO_FANOUT~
in_error[0] => out_error[0].DATAIN
in_error[0] => out_empty[0].DATAIN
in_channel[0] => out_channel[0].DATAIN
out_ready => internal_out_ready.IN1
csr_address[0] => ~NO_FANOUT~
csr_address[1] => ~NO_FANOUT~
csr_write => ~NO_FANOUT~
csr_read => csr_readdata[0]~reg0.ENA
csr_read => csr_readdata[31]~reg0.ENA
csr_read => csr_readdata[30]~reg0.ENA
csr_read => csr_readdata[29]~reg0.ENA
csr_read => csr_readdata[28]~reg0.ENA
csr_read => csr_readdata[27]~reg0.ENA
csr_read => csr_readdata[26]~reg0.ENA
csr_read => csr_readdata[25]~reg0.ENA
csr_read => csr_readdata[24]~reg0.ENA
csr_read => csr_readdata[23]~reg0.ENA
csr_read => csr_readdata[22]~reg0.ENA
csr_read => csr_readdata[21]~reg0.ENA
csr_read => csr_readdata[20]~reg0.ENA
csr_read => csr_readdata[19]~reg0.ENA
csr_read => csr_readdata[18]~reg0.ENA
csr_read => csr_readdata[17]~reg0.ENA
csr_read => csr_readdata[16]~reg0.ENA
csr_read => csr_readdata[15]~reg0.ENA
csr_read => csr_readdata[14]~reg0.ENA
csr_read => csr_readdata[13]~reg0.ENA
csr_read => csr_readdata[12]~reg0.ENA
csr_read => csr_readdata[11]~reg0.ENA
csr_read => csr_readdata[10]~reg0.ENA
csr_read => csr_readdata[9]~reg0.ENA
csr_read => csr_readdata[8]~reg0.ENA
csr_read => csr_readdata[7]~reg0.ENA
csr_read => csr_readdata[6]~reg0.ENA
csr_read => csr_readdata[5]~reg0.ENA
csr_read => csr_readdata[4]~reg0.ENA
csr_read => csr_readdata[3]~reg0.ENA
csr_read => csr_readdata[2]~reg0.ENA
csr_read => csr_readdata[1]~reg0.ENA
csr_writedata[0] => ~NO_FANOUT~
csr_writedata[1] => ~NO_FANOUT~
csr_writedata[2] => ~NO_FANOUT~
csr_writedata[3] => ~NO_FANOUT~
csr_writedata[4] => ~NO_FANOUT~
csr_writedata[5] => ~NO_FANOUT~
csr_writedata[6] => ~NO_FANOUT~
csr_writedata[7] => ~NO_FANOUT~
csr_writedata[8] => ~NO_FANOUT~
csr_writedata[9] => ~NO_FANOUT~
csr_writedata[10] => ~NO_FANOUT~
csr_writedata[11] => ~NO_FANOUT~
csr_writedata[12] => ~NO_FANOUT~
csr_writedata[13] => ~NO_FANOUT~
csr_writedata[14] => ~NO_FANOUT~
csr_writedata[15] => ~NO_FANOUT~
csr_writedata[16] => ~NO_FANOUT~
csr_writedata[17] => ~NO_FANOUT~
csr_writedata[18] => ~NO_FANOUT~
csr_writedata[19] => ~NO_FANOUT~
csr_writedata[20] => ~NO_FANOUT~
csr_writedata[21] => ~NO_FANOUT~
csr_writedata[22] => ~NO_FANOUT~
csr_writedata[23] => ~NO_FANOUT~
csr_writedata[24] => ~NO_FANOUT~
csr_writedata[25] => ~NO_FANOUT~
csr_writedata[26] => ~NO_FANOUT~
csr_writedata[27] => ~NO_FANOUT~
csr_writedata[28] => ~NO_FANOUT~
csr_writedata[29] => ~NO_FANOUT~
csr_writedata[30] => ~NO_FANOUT~
csr_writedata[31] => ~NO_FANOUT~


|main|Proyecto:u1|altera_merlin_slave_agent:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent
clk => clk.IN1
reset => reset.IN1
m0_readdata[0] => rdata_fifo_src_data[0].DATAIN
m0_readdata[1] => rdata_fifo_src_data[1].DATAIN
m0_readdata[2] => rdata_fifo_src_data[2].DATAIN
m0_readdata[3] => rdata_fifo_src_data[3].DATAIN
m0_readdata[4] => rdata_fifo_src_data[4].DATAIN
m0_readdata[5] => rdata_fifo_src_data[5].DATAIN
m0_readdata[6] => rdata_fifo_src_data[6].DATAIN
m0_readdata[7] => rdata_fifo_src_data[7].DATAIN
m0_readdata[8] => rdata_fifo_src_data[8].DATAIN
m0_readdata[9] => rdata_fifo_src_data[9].DATAIN
m0_readdata[10] => rdata_fifo_src_data[10].DATAIN
m0_readdata[11] => rdata_fifo_src_data[11].DATAIN
m0_readdata[12] => rdata_fifo_src_data[12].DATAIN
m0_readdata[13] => rdata_fifo_src_data[13].DATAIN
m0_readdata[14] => rdata_fifo_src_data[14].DATAIN
m0_readdata[15] => rdata_fifo_src_data[15].DATAIN
m0_readdata[16] => rdata_fifo_src_data[16].DATAIN
m0_readdata[17] => rdata_fifo_src_data[17].DATAIN
m0_readdata[18] => rdata_fifo_src_data[18].DATAIN
m0_readdata[19] => rdata_fifo_src_data[19].DATAIN
m0_readdata[20] => rdata_fifo_src_data[20].DATAIN
m0_readdata[21] => rdata_fifo_src_data[21].DATAIN
m0_readdata[22] => rdata_fifo_src_data[22].DATAIN
m0_readdata[23] => rdata_fifo_src_data[23].DATAIN
m0_readdata[24] => rdata_fifo_src_data[24].DATAIN
m0_readdata[25] => rdata_fifo_src_data[25].DATAIN
m0_readdata[26] => rdata_fifo_src_data[26].DATAIN
m0_readdata[27] => rdata_fifo_src_data[27].DATAIN
m0_readdata[28] => rdata_fifo_src_data[28].DATAIN
m0_readdata[29] => rdata_fifo_src_data[29].DATAIN
m0_readdata[30] => rdata_fifo_src_data[30].DATAIN
m0_readdata[31] => rdata_fifo_src_data[31].DATAIN
m0_waitrequest => cp_ready.IN0
m0_readdatavalid => rdata_fifo_src_valid.DATAIN
rf_source_ready => cp_ready.IN1
rf_source_ready => m0_write.IN1
rf_source_ready => m0_lock.IN1
rf_source_ready => rf_source_valid.IN1
rf_source_ready => m0_read.IN1
rf_sink_data[0] => ~NO_FANOUT~
rf_sink_data[1] => ~NO_FANOUT~
rf_sink_data[2] => ~NO_FANOUT~
rf_sink_data[3] => ~NO_FANOUT~
rf_sink_data[4] => ~NO_FANOUT~
rf_sink_data[5] => ~NO_FANOUT~
rf_sink_data[6] => ~NO_FANOUT~
rf_sink_data[7] => ~NO_FANOUT~
rf_sink_data[8] => ~NO_FANOUT~
rf_sink_data[9] => ~NO_FANOUT~
rf_sink_data[10] => ~NO_FANOUT~
rf_sink_data[11] => ~NO_FANOUT~
rf_sink_data[12] => ~NO_FANOUT~
rf_sink_data[13] => ~NO_FANOUT~
rf_sink_data[14] => ~NO_FANOUT~
rf_sink_data[15] => ~NO_FANOUT~
rf_sink_data[16] => ~NO_FANOUT~
rf_sink_data[17] => ~NO_FANOUT~
rf_sink_data[18] => ~NO_FANOUT~
rf_sink_data[19] => ~NO_FANOUT~
rf_sink_data[20] => ~NO_FANOUT~
rf_sink_data[21] => ~NO_FANOUT~
rf_sink_data[22] => ~NO_FANOUT~
rf_sink_data[23] => ~NO_FANOUT~
rf_sink_data[24] => ~NO_FANOUT~
rf_sink_data[25] => ~NO_FANOUT~
rf_sink_data[26] => ~NO_FANOUT~
rf_sink_data[27] => ~NO_FANOUT~
rf_sink_data[28] => ~NO_FANOUT~
rf_sink_data[29] => ~NO_FANOUT~
rf_sink_data[30] => ~NO_FANOUT~
rf_sink_data[31] => ~NO_FANOUT~
rf_sink_data[32] => rp_data[32].DATAIN
rf_sink_data[33] => rp_data[33].DATAIN
rf_sink_data[34] => rp_data[34].DATAIN
rf_sink_data[35] => rp_data[35].DATAIN
rf_sink_data[36] => rf_sink_addr[0].IN1
rf_sink_data[37] => rf_sink_addr[1].IN1
rf_sink_data[38] => rf_sink_addr[2].IN1
rf_sink_data[39] => rf_sink_addr[3].IN1
rf_sink_data[40] => rf_sink_addr[4].IN1
rf_sink_data[41] => rf_sink_addr[5].IN1
rf_sink_data[42] => rf_sink_addr[6].IN1
rf_sink_data[43] => rf_sink_addr[7].IN1
rf_sink_data[44] => rf_sink_addr[8].IN1
rf_sink_data[45] => rf_sink_addr[9].IN1
rf_sink_data[46] => rf_sink_addr[10].IN1
rf_sink_data[47] => rf_sink_addr[11].IN1
rf_sink_data[48] => rf_sink_addr[12].IN1
rf_sink_data[49] => rf_sink_addr[13].IN1
rf_sink_data[50] => rf_sink_addr[14].IN1
rf_sink_data[51] => rf_sink_addr[15].IN1
rf_sink_data[52] => rf_sink_addr[16].IN1
rf_sink_data[53] => rf_sink_addr[17].IN1
rf_sink_data[54] => rf_sink_addr[18].IN1
rf_sink_data[55] => rf_sink_addr[19].IN1
rf_sink_data[56] => rf_sink_addr[20].IN1
rf_sink_data[57] => rf_sink_addr[21].IN1
rf_sink_data[58] => rf_sink_addr[22].IN1
rf_sink_data[59] => rf_sink_addr[23].IN1
rf_sink_data[60] => rf_sink_addr[24].IN1
rf_sink_data[61] => rf_sink_addr[25].IN1
rf_sink_data[62] => rf_sink_addr[26].IN1
rf_sink_data[63] => rf_sink_addr[27].IN1
rf_sink_data[64] => rf_sink_addr[28].IN1
rf_sink_data[65] => rf_sink_addr[29].IN1
rf_sink_data[66] => rf_sink_addr[30].IN1
rf_sink_data[67] => rf_sink_addr[31].IN1
rf_sink_data[68] => rf_sink_compressed.IN1
rf_sink_data[69] => rp_data[69].DATAIN
rf_sink_data[70] => rp_data[70].DATAIN
rf_sink_data[71] => rp_data.IN0
rf_sink_data[72] => rp_data[72].DATAIN
rf_sink_data[73] => rf_sink_byte_cnt[0].IN1
rf_sink_data[74] => rf_sink_byte_cnt[1].IN1
rf_sink_data[75] => rf_sink_byte_cnt[2].IN1
rf_sink_data[76] => rf_sink_burstwrap[0].IN1
rf_sink_data[77] => rf_sink_burstwrap[1].IN1
rf_sink_data[78] => rf_sink_burstwrap[2].IN1
rf_sink_data[79] => rp_data[79].DATAIN
rf_sink_data[80] => rp_data[84].DATAIN
rf_sink_data[81] => rp_data[85].DATAIN
rf_sink_data[82] => rp_data[86].DATAIN
rf_sink_data[83] => rp_data[87].DATAIN
rf_sink_data[84] => rp_data[80].DATAIN
rf_sink_data[85] => rp_data[81].DATAIN
rf_sink_data[86] => rp_data[82].DATAIN
rf_sink_data[87] => rp_data[83].DATAIN
rf_sink_data[88] => rp_data[88].DATAIN
rf_sink_data[89] => rdata_fifo_sink_ready.IN0
rf_sink_data[89] => comb.IN0
rf_sink_valid => rdata_fifo_sink_ready.IN1
rf_sink_valid => comb.IN1
rf_sink_startofpacket => rf_sink_startofpacket.IN1
rf_sink_endofpacket => rf_sink_endofpacket.IN1
rdata_fifo_src_ready => ~NO_FANOUT~
rdata_fifo_sink_data[0] => rp_data[0].DATAIN
rdata_fifo_sink_data[1] => rp_data[1].DATAIN
rdata_fifo_sink_data[2] => rp_data[2].DATAIN
rdata_fifo_sink_data[3] => rp_data[3].DATAIN
rdata_fifo_sink_data[4] => rp_data[4].DATAIN
rdata_fifo_sink_data[5] => rp_data[5].DATAIN
rdata_fifo_sink_data[6] => rp_data[6].DATAIN
rdata_fifo_sink_data[7] => rp_data[7].DATAIN
rdata_fifo_sink_data[8] => rp_data[8].DATAIN
rdata_fifo_sink_data[9] => rp_data[9].DATAIN
rdata_fifo_sink_data[10] => rp_data[10].DATAIN
rdata_fifo_sink_data[11] => rp_data[11].DATAIN
rdata_fifo_sink_data[12] => rp_data[12].DATAIN
rdata_fifo_sink_data[13] => rp_data[13].DATAIN
rdata_fifo_sink_data[14] => rp_data[14].DATAIN
rdata_fifo_sink_data[15] => rp_data[15].DATAIN
rdata_fifo_sink_data[16] => rp_data[16].DATAIN
rdata_fifo_sink_data[17] => rp_data[17].DATAIN
rdata_fifo_sink_data[18] => rp_data[18].DATAIN
rdata_fifo_sink_data[19] => rp_data[19].DATAIN
rdata_fifo_sink_data[20] => rp_data[20].DATAIN
rdata_fifo_sink_data[21] => rp_data[21].DATAIN
rdata_fifo_sink_data[22] => rp_data[22].DATAIN
rdata_fifo_sink_data[23] => rp_data[23].DATAIN
rdata_fifo_sink_data[24] => rp_data[24].DATAIN
rdata_fifo_sink_data[25] => rp_data[25].DATAIN
rdata_fifo_sink_data[26] => rp_data[26].DATAIN
rdata_fifo_sink_data[27] => rp_data[27].DATAIN
rdata_fifo_sink_data[28] => rp_data[28].DATAIN
rdata_fifo_sink_data[29] => rp_data[29].DATAIN
rdata_fifo_sink_data[30] => rp_data[30].DATAIN
rdata_fifo_sink_data[31] => rp_data[31].DATAIN
rdata_fifo_sink_valid => rp_valid.IN1
rdata_fifo_sink_valid => rdata_fifo_sink_ready.IN0
rdata_fifo_sink_valid => comb.IN1
cp_valid => local_lock.IN0
cp_valid => local_write.IN0
cp_valid => local_read.IN0
cp_valid => local_compressed_read.IN0
cp_data[0] => m0_writedata[0].DATAIN
cp_data[1] => m0_writedata[1].DATAIN
cp_data[2] => m0_writedata[2].DATAIN
cp_data[3] => m0_writedata[3].DATAIN
cp_data[4] => m0_writedata[4].DATAIN
cp_data[5] => m0_writedata[5].DATAIN
cp_data[6] => m0_writedata[6].DATAIN
cp_data[7] => m0_writedata[7].DATAIN
cp_data[8] => m0_writedata[8].DATAIN
cp_data[9] => m0_writedata[9].DATAIN
cp_data[10] => m0_writedata[10].DATAIN
cp_data[11] => m0_writedata[11].DATAIN
cp_data[12] => m0_writedata[12].DATAIN
cp_data[13] => m0_writedata[13].DATAIN
cp_data[14] => m0_writedata[14].DATAIN
cp_data[15] => m0_writedata[15].DATAIN
cp_data[16] => m0_writedata[16].DATAIN
cp_data[17] => m0_writedata[17].DATAIN
cp_data[18] => m0_writedata[18].DATAIN
cp_data[19] => m0_writedata[19].DATAIN
cp_data[20] => m0_writedata[20].DATAIN
cp_data[21] => m0_writedata[21].DATAIN
cp_data[22] => m0_writedata[22].DATAIN
cp_data[23] => m0_writedata[23].DATAIN
cp_data[24] => m0_writedata[24].DATAIN
cp_data[25] => m0_writedata[25].DATAIN
cp_data[26] => m0_writedata[26].DATAIN
cp_data[27] => m0_writedata[27].DATAIN
cp_data[28] => m0_writedata[28].DATAIN
cp_data[29] => m0_writedata[29].DATAIN
cp_data[30] => m0_writedata[30].DATAIN
cp_data[31] => m0_writedata[31].DATAIN
cp_data[32] => rf_source_data[32].DATAIN
cp_data[32] => m0_byteenable[0].DATAIN
cp_data[33] => rf_source_data[33].DATAIN
cp_data[33] => m0_byteenable[1].DATAIN
cp_data[34] => rf_source_data[34].DATAIN
cp_data[34] => m0_byteenable[2].DATAIN
cp_data[35] => rf_source_data[35].DATAIN
cp_data[35] => m0_byteenable[3].DATAIN
cp_data[36] => rf_source_data[36].DATAIN
cp_data[36] => m0_address[0].DATAIN
cp_data[37] => rf_source_data[37].DATAIN
cp_data[37] => m0_address[1].DATAIN
cp_data[38] => rf_source_data[38].DATAIN
cp_data[38] => m0_address[2].DATAIN
cp_data[39] => rf_source_data[39].DATAIN
cp_data[39] => m0_address[3].DATAIN
cp_data[40] => rf_source_data[40].DATAIN
cp_data[40] => m0_address[4].DATAIN
cp_data[41] => rf_source_data[41].DATAIN
cp_data[41] => m0_address[5].DATAIN
cp_data[42] => rf_source_data[42].DATAIN
cp_data[42] => m0_address[6].DATAIN
cp_data[43] => rf_source_data[43].DATAIN
cp_data[43] => m0_address[7].DATAIN
cp_data[44] => rf_source_data[44].DATAIN
cp_data[44] => m0_address[8].DATAIN
cp_data[45] => rf_source_data[45].DATAIN
cp_data[45] => m0_address[9].DATAIN
cp_data[46] => rf_source_data[46].DATAIN
cp_data[46] => m0_address[10].DATAIN
cp_data[47] => rf_source_data[47].DATAIN
cp_data[47] => m0_address[11].DATAIN
cp_data[48] => rf_source_data[48].DATAIN
cp_data[48] => m0_address[12].DATAIN
cp_data[49] => rf_source_data[49].DATAIN
cp_data[49] => m0_address[13].DATAIN
cp_data[50] => rf_source_data[50].DATAIN
cp_data[50] => m0_address[14].DATAIN
cp_data[51] => rf_source_data[51].DATAIN
cp_data[51] => m0_address[15].DATAIN
cp_data[52] => rf_source_data[52].DATAIN
cp_data[52] => m0_address[16].DATAIN
cp_data[53] => rf_source_data[53].DATAIN
cp_data[53] => m0_address[17].DATAIN
cp_data[54] => rf_source_data[54].DATAIN
cp_data[54] => m0_address[18].DATAIN
cp_data[55] => rf_source_data[55].DATAIN
cp_data[55] => m0_address[19].DATAIN
cp_data[56] => rf_source_data[56].DATAIN
cp_data[56] => m0_address[20].DATAIN
cp_data[57] => rf_source_data[57].DATAIN
cp_data[57] => m0_address[21].DATAIN
cp_data[58] => rf_source_data[58].DATAIN
cp_data[58] => m0_address[22].DATAIN
cp_data[59] => rf_source_data[59].DATAIN
cp_data[59] => m0_address[23].DATAIN
cp_data[60] => rf_source_data[60].DATAIN
cp_data[60] => m0_address[24].DATAIN
cp_data[61] => rf_source_data[61].DATAIN
cp_data[61] => m0_address[25].DATAIN
cp_data[62] => rf_source_data[62].DATAIN
cp_data[62] => m0_address[26].DATAIN
cp_data[63] => rf_source_data[63].DATAIN
cp_data[63] => m0_address[27].DATAIN
cp_data[64] => rf_source_data[64].DATAIN
cp_data[64] => m0_address[28].DATAIN
cp_data[65] => rf_source_data[65].DATAIN
cp_data[65] => m0_address[29].DATAIN
cp_data[66] => rf_source_data[66].DATAIN
cp_data[66] => m0_address[30].DATAIN
cp_data[67] => rf_source_data[67].DATAIN
cp_data[67] => m0_address[31].DATAIN
cp_data[68] => local_compressed_read.IN1
cp_data[68] => rf_source_data[68].DATAIN
cp_data[69] => rf_source_data[69].DATAIN
cp_data[69] => nonposted_write_endofpacket.IN1
cp_data[70] => local_write.IN1
cp_data[70] => rf_source_data[70].DATAIN
cp_data[71] => local_read.IN1
cp_data[71] => rf_source_data[71].DATAIN
cp_data[72] => local_lock.IN1
cp_data[72] => rf_source_data[72].DATAIN
cp_data[73] => m0_burstcount.DATAA
cp_data[73] => rf_source_data[73].DATAIN
cp_data[74] => m0_burstcount.DATAA
cp_data[74] => rf_source_data[74].DATAIN
cp_data[75] => m0_burstcount.DATAA
cp_data[75] => rf_source_data[75].DATAIN
cp_data[76] => rf_source_data[76].DATAIN
cp_data[77] => rf_source_data[77].DATAIN
cp_data[78] => rf_source_data[78].DATAIN
cp_data[79] => rf_source_data[79].DATAIN
cp_data[80] => rf_source_data[80].DATAIN
cp_data[81] => rf_source_data[81].DATAIN
cp_data[82] => rf_source_data[82].DATAIN
cp_data[83] => rf_source_data[83].DATAIN
cp_data[84] => rf_source_data[84].DATAIN
cp_data[85] => rf_source_data[85].DATAIN
cp_data[86] => rf_source_data[86].DATAIN
cp_data[87] => rf_source_data[87].DATAIN
cp_data[88] => rf_source_data[88].DATAIN
cp_data[88] => m0_debugaccess.DATAIN
cp_channel[0] => ~NO_FANOUT~
cp_channel[1] => ~NO_FANOUT~
cp_channel[2] => ~NO_FANOUT~
cp_channel[3] => ~NO_FANOUT~
cp_channel[4] => ~NO_FANOUT~
cp_channel[5] => ~NO_FANOUT~
cp_channel[6] => ~NO_FANOUT~
cp_channel[7] => ~NO_FANOUT~
cp_channel[8] => ~NO_FANOUT~
cp_channel[9] => ~NO_FANOUT~
cp_channel[10] => ~NO_FANOUT~
cp_channel[11] => ~NO_FANOUT~
cp_channel[12] => ~NO_FANOUT~
cp_startofpacket => rf_source_startofpacket.DATAIN
cp_endofpacket => nonposted_write_endofpacket.IN1
cp_endofpacket => rf_source_endofpacket.DATAIN
rp_ready => rp_ready.IN1


|main|Proyecto:u1|altera_merlin_slave_agent:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
clk => burst_uncompress_address_offset[0].CLK
clk => burst_uncompress_address_offset[1].CLK
clk => burst_uncompress_address_offset[2].CLK
clk => burst_uncompress_address_offset[3].CLK
clk => burst_uncompress_address_offset[4].CLK
clk => burst_uncompress_address_offset[5].CLK
clk => burst_uncompress_address_offset[6].CLK
clk => burst_uncompress_address_offset[7].CLK
clk => burst_uncompress_address_offset[8].CLK
clk => burst_uncompress_address_offset[9].CLK
clk => burst_uncompress_address_offset[10].CLK
clk => burst_uncompress_address_offset[11].CLK
clk => burst_uncompress_address_offset[12].CLK
clk => burst_uncompress_address_offset[13].CLK
clk => burst_uncompress_address_offset[14].CLK
clk => burst_uncompress_address_offset[15].CLK
clk => burst_uncompress_address_offset[16].CLK
clk => burst_uncompress_address_offset[17].CLK
clk => burst_uncompress_address_offset[18].CLK
clk => burst_uncompress_address_offset[19].CLK
clk => burst_uncompress_address_offset[20].CLK
clk => burst_uncompress_address_offset[21].CLK
clk => burst_uncompress_address_offset[22].CLK
clk => burst_uncompress_address_offset[23].CLK
clk => burst_uncompress_address_offset[24].CLK
clk => burst_uncompress_address_offset[25].CLK
clk => burst_uncompress_address_offset[26].CLK
clk => burst_uncompress_address_offset[27].CLK
clk => burst_uncompress_address_offset[28].CLK
clk => burst_uncompress_address_offset[29].CLK
clk => burst_uncompress_address_offset[30].CLK
clk => burst_uncompress_address_offset[31].CLK
clk => burst_uncompress_address_base[0].CLK
clk => burst_uncompress_address_base[1].CLK
clk => burst_uncompress_address_base[2].CLK
clk => burst_uncompress_address_base[3].CLK
clk => burst_uncompress_address_base[4].CLK
clk => burst_uncompress_address_base[5].CLK
clk => burst_uncompress_address_base[6].CLK
clk => burst_uncompress_address_base[7].CLK
clk => burst_uncompress_address_base[8].CLK
clk => burst_uncompress_address_base[9].CLK
clk => burst_uncompress_address_base[10].CLK
clk => burst_uncompress_address_base[11].CLK
clk => burst_uncompress_address_base[12].CLK
clk => burst_uncompress_address_base[13].CLK
clk => burst_uncompress_address_base[14].CLK
clk => burst_uncompress_address_base[15].CLK
clk => burst_uncompress_address_base[16].CLK
clk => burst_uncompress_address_base[17].CLK
clk => burst_uncompress_address_base[18].CLK
clk => burst_uncompress_address_base[19].CLK
clk => burst_uncompress_address_base[20].CLK
clk => burst_uncompress_address_base[21].CLK
clk => burst_uncompress_address_base[22].CLK
clk => burst_uncompress_address_base[23].CLK
clk => burst_uncompress_address_base[24].CLK
clk => burst_uncompress_address_base[25].CLK
clk => burst_uncompress_address_base[26].CLK
clk => burst_uncompress_address_base[27].CLK
clk => burst_uncompress_address_base[28].CLK
clk => burst_uncompress_address_base[29].CLK
clk => burst_uncompress_address_base[30].CLK
clk => burst_uncompress_address_base[31].CLK
clk => burst_uncompress_byte_counter[0].CLK
clk => burst_uncompress_byte_counter[1].CLK
clk => burst_uncompress_byte_counter[2].CLK
clk => burst_uncompress_busy.CLK
reset => burst_uncompress_address_offset[0].ACLR
reset => burst_uncompress_address_offset[1].ACLR
reset => burst_uncompress_address_offset[2].ACLR
reset => burst_uncompress_address_offset[3].ACLR
reset => burst_uncompress_address_offset[4].ACLR
reset => burst_uncompress_address_offset[5].ACLR
reset => burst_uncompress_address_offset[6].ACLR
reset => burst_uncompress_address_offset[7].ACLR
reset => burst_uncompress_address_offset[8].ACLR
reset => burst_uncompress_address_offset[9].ACLR
reset => burst_uncompress_address_offset[10].ACLR
reset => burst_uncompress_address_offset[11].ACLR
reset => burst_uncompress_address_offset[12].ACLR
reset => burst_uncompress_address_offset[13].ACLR
reset => burst_uncompress_address_offset[14].ACLR
reset => burst_uncompress_address_offset[15].ACLR
reset => burst_uncompress_address_offset[16].ACLR
reset => burst_uncompress_address_offset[17].ACLR
reset => burst_uncompress_address_offset[18].ACLR
reset => burst_uncompress_address_offset[19].ACLR
reset => burst_uncompress_address_offset[20].ACLR
reset => burst_uncompress_address_offset[21].ACLR
reset => burst_uncompress_address_offset[22].ACLR
reset => burst_uncompress_address_offset[23].ACLR
reset => burst_uncompress_address_offset[24].ACLR
reset => burst_uncompress_address_offset[25].ACLR
reset => burst_uncompress_address_offset[26].ACLR
reset => burst_uncompress_address_offset[27].ACLR
reset => burst_uncompress_address_offset[28].ACLR
reset => burst_uncompress_address_offset[29].ACLR
reset => burst_uncompress_address_offset[30].ACLR
reset => burst_uncompress_address_offset[31].ACLR
reset => burst_uncompress_address_base[0].ACLR
reset => burst_uncompress_address_base[1].ACLR
reset => burst_uncompress_address_base[2].ACLR
reset => burst_uncompress_address_base[3].ACLR
reset => burst_uncompress_address_base[4].ACLR
reset => burst_uncompress_address_base[5].ACLR
reset => burst_uncompress_address_base[6].ACLR
reset => burst_uncompress_address_base[7].ACLR
reset => burst_uncompress_address_base[8].ACLR
reset => burst_uncompress_address_base[9].ACLR
reset => burst_uncompress_address_base[10].ACLR
reset => burst_uncompress_address_base[11].ACLR
reset => burst_uncompress_address_base[12].ACLR
reset => burst_uncompress_address_base[13].ACLR
reset => burst_uncompress_address_base[14].ACLR
reset => burst_uncompress_address_base[15].ACLR
reset => burst_uncompress_address_base[16].ACLR
reset => burst_uncompress_address_base[17].ACLR
reset => burst_uncompress_address_base[18].ACLR
reset => burst_uncompress_address_base[19].ACLR
reset => burst_uncompress_address_base[20].ACLR
reset => burst_uncompress_address_base[21].ACLR
reset => burst_uncompress_address_base[22].ACLR
reset => burst_uncompress_address_base[23].ACLR
reset => burst_uncompress_address_base[24].ACLR
reset => burst_uncompress_address_base[25].ACLR
reset => burst_uncompress_address_base[26].ACLR
reset => burst_uncompress_address_base[27].ACLR
reset => burst_uncompress_address_base[28].ACLR
reset => burst_uncompress_address_base[29].ACLR
reset => burst_uncompress_address_base[30].ACLR
reset => burst_uncompress_address_base[31].ACLR
reset => burst_uncompress_byte_counter[0].ACLR
reset => burst_uncompress_byte_counter[1].ACLR
reset => burst_uncompress_byte_counter[2].ACLR
reset => burst_uncompress_busy.ACLR
sink_startofpacket => source_startofpacket.IN1
sink_endofpacket => source_endofpacket.IN1
sink_valid => first_packet_beat.IN1
sink_valid => last_packet_beat.IN1
sink_valid => last_packet_beat.IN1
sink_valid => always0.IN1
sink_valid => sink_ready.IN0
sink_valid => source_valid.DATAIN
sink_addr[0] => burst_uncompress_address_base.IN0
sink_addr[0] => comb.DATAB
sink_addr[0] => source_addr.DATAB
sink_addr[1] => burst_uncompress_address_base.IN0
sink_addr[1] => comb.DATAB
sink_addr[1] => source_addr.DATAB
sink_addr[2] => burst_uncompress_address_base.IN0
sink_addr[2] => comb.DATAB
sink_addr[2] => source_addr.DATAB
sink_addr[3] => burst_uncompress_address_base.IN0
sink_addr[3] => comb.DATAB
sink_addr[3] => source_addr.DATAB
sink_addr[4] => burst_uncompress_address_base.IN0
sink_addr[4] => comb.DATAB
sink_addr[4] => source_addr.DATAB
sink_addr[5] => burst_uncompress_address_base.IN0
sink_addr[5] => comb.DATAB
sink_addr[5] => source_addr.DATAB
sink_addr[6] => burst_uncompress_address_base.IN0
sink_addr[6] => comb.DATAB
sink_addr[6] => source_addr.DATAB
sink_addr[7] => burst_uncompress_address_base.IN0
sink_addr[7] => comb.DATAB
sink_addr[7] => source_addr.DATAB
sink_addr[8] => burst_uncompress_address_base.IN0
sink_addr[8] => comb.DATAB
sink_addr[8] => source_addr.DATAB
sink_addr[9] => burst_uncompress_address_base.IN0
sink_addr[9] => comb.DATAB
sink_addr[9] => source_addr.DATAB
sink_addr[10] => burst_uncompress_address_base.IN0
sink_addr[10] => comb.DATAB
sink_addr[10] => source_addr.DATAB
sink_addr[11] => burst_uncompress_address_base.IN0
sink_addr[11] => comb.DATAB
sink_addr[11] => source_addr.DATAB
sink_addr[12] => burst_uncompress_address_base.IN0
sink_addr[12] => comb.DATAB
sink_addr[12] => source_addr.DATAB
sink_addr[13] => burst_uncompress_address_base.IN0
sink_addr[13] => comb.DATAB
sink_addr[13] => source_addr.DATAB
sink_addr[14] => burst_uncompress_address_base.IN0
sink_addr[14] => comb.DATAB
sink_addr[14] => source_addr.DATAB
sink_addr[15] => burst_uncompress_address_base.IN0
sink_addr[15] => comb.DATAB
sink_addr[15] => source_addr.DATAB
sink_addr[16] => burst_uncompress_address_base.IN0
sink_addr[16] => comb.DATAB
sink_addr[16] => source_addr.DATAB
sink_addr[17] => burst_uncompress_address_base.IN0
sink_addr[17] => comb.DATAB
sink_addr[17] => source_addr.DATAB
sink_addr[18] => burst_uncompress_address_base.IN0
sink_addr[18] => comb.DATAB
sink_addr[18] => source_addr.DATAB
sink_addr[19] => burst_uncompress_address_base.IN0
sink_addr[19] => comb.DATAB
sink_addr[19] => source_addr.DATAB
sink_addr[20] => burst_uncompress_address_base.IN0
sink_addr[20] => comb.DATAB
sink_addr[20] => source_addr.DATAB
sink_addr[21] => burst_uncompress_address_base.IN0
sink_addr[21] => comb.DATAB
sink_addr[21] => source_addr.DATAB
sink_addr[22] => burst_uncompress_address_base.IN0
sink_addr[22] => comb.DATAB
sink_addr[22] => source_addr.DATAB
sink_addr[23] => burst_uncompress_address_base.IN0
sink_addr[23] => comb.DATAB
sink_addr[23] => source_addr.DATAB
sink_addr[24] => burst_uncompress_address_base.IN0
sink_addr[24] => comb.DATAB
sink_addr[24] => source_addr.DATAB
sink_addr[25] => burst_uncompress_address_base.IN0
sink_addr[25] => comb.DATAB
sink_addr[25] => source_addr.DATAB
sink_addr[26] => burst_uncompress_address_base.IN0
sink_addr[26] => comb.DATAB
sink_addr[26] => source_addr.DATAB
sink_addr[27] => burst_uncompress_address_base.IN0
sink_addr[27] => comb.DATAB
sink_addr[27] => source_addr.DATAB
sink_addr[28] => burst_uncompress_address_base.IN0
sink_addr[28] => comb.DATAB
sink_addr[28] => source_addr.DATAB
sink_addr[29] => burst_uncompress_address_base.IN0
sink_addr[29] => comb.DATAB
sink_addr[29] => source_addr.DATAB
sink_addr[30] => burst_uncompress_address_base.IN0
sink_addr[30] => comb.DATAB
sink_addr[30] => source_addr.DATAB
sink_addr[31] => burst_uncompress_address_base.IN0
sink_addr[31] => comb.DATAB
sink_addr[31] => source_addr.DATAB
sink_burstwrap[0] => p1_burst_uncompress_address_offset[0].IN1
sink_burstwrap[0] => source_burstwrap[0].DATAIN
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[1] => p1_burst_uncompress_address_offset[1].IN1
sink_burstwrap[1] => source_burstwrap[1].DATAIN
sink_burstwrap[1] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[2].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[31].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[30].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[29].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[28].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[27].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[26].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[25].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[24].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[23].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[22].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[21].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[20].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[19].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[18].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[17].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[16].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[15].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[14].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[13].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[12].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[11].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[10].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[9].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[8].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[7].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[6].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[5].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[4].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[3].IN1
sink_burstwrap[2] => source_burstwrap[2].DATAIN
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_byte_cnt[0] => source_byte_cnt.DATAB
sink_byte_cnt[0] => Add1.IN6
sink_byte_cnt[0] => Equal1.IN1
sink_byte_cnt[1] => source_byte_cnt.DATAB
sink_byte_cnt[1] => Add1.IN5
sink_byte_cnt[1] => Equal1.IN0
sink_byte_cnt[2] => source_byte_cnt.DATAB
sink_byte_cnt[2] => Add1.IN4
sink_byte_cnt[2] => Equal1.IN2
sink_is_compressed => last_packet_beat.IN1
source_ready => always1.IN1
source_ready => sink_ready.IN1


|main|Proyecto:u1|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo
clk => csr_readdata[0]~reg0.CLK
clk => csr_readdata[1]~reg0.CLK
clk => csr_readdata[2]~reg0.CLK
clk => csr_readdata[3]~reg0.CLK
clk => csr_readdata[4]~reg0.CLK
clk => csr_readdata[5]~reg0.CLK
clk => csr_readdata[6]~reg0.CLK
clk => csr_readdata[7]~reg0.CLK
clk => csr_readdata[8]~reg0.CLK
clk => csr_readdata[9]~reg0.CLK
clk => csr_readdata[10]~reg0.CLK
clk => csr_readdata[11]~reg0.CLK
clk => csr_readdata[12]~reg0.CLK
clk => csr_readdata[13]~reg0.CLK
clk => csr_readdata[14]~reg0.CLK
clk => csr_readdata[15]~reg0.CLK
clk => csr_readdata[16]~reg0.CLK
clk => csr_readdata[17]~reg0.CLK
clk => csr_readdata[18]~reg0.CLK
clk => csr_readdata[19]~reg0.CLK
clk => csr_readdata[20]~reg0.CLK
clk => csr_readdata[21]~reg0.CLK
clk => csr_readdata[22]~reg0.CLK
clk => csr_readdata[23]~reg0.CLK
clk => csr_readdata[24]~reg0.CLK
clk => csr_readdata[25]~reg0.CLK
clk => csr_readdata[26]~reg0.CLK
clk => csr_readdata[27]~reg0.CLK
clk => csr_readdata[28]~reg0.CLK
clk => csr_readdata[29]~reg0.CLK
clk => csr_readdata[30]~reg0.CLK
clk => csr_readdata[31]~reg0.CLK
clk => mem_used[3].CLK
clk => mem_used[2].CLK
clk => mem_used[1].CLK
clk => mem_used[4].CLK
clk => mem_used[0].CLK
clk => mem[4][0].CLK
clk => mem[4][1].CLK
clk => mem[4][2].CLK
clk => mem[4][3].CLK
clk => mem[4][4].CLK
clk => mem[4][5].CLK
clk => mem[4][6].CLK
clk => mem[4][7].CLK
clk => mem[4][8].CLK
clk => mem[4][9].CLK
clk => mem[4][10].CLK
clk => mem[4][11].CLK
clk => mem[4][12].CLK
clk => mem[4][13].CLK
clk => mem[4][14].CLK
clk => mem[4][15].CLK
clk => mem[4][16].CLK
clk => mem[4][17].CLK
clk => mem[4][18].CLK
clk => mem[4][19].CLK
clk => mem[4][20].CLK
clk => mem[4][21].CLK
clk => mem[4][22].CLK
clk => mem[4][23].CLK
clk => mem[4][24].CLK
clk => mem[4][25].CLK
clk => mem[4][26].CLK
clk => mem[4][27].CLK
clk => mem[4][28].CLK
clk => mem[4][29].CLK
clk => mem[4][30].CLK
clk => mem[4][31].CLK
clk => mem[4][32].CLK
clk => mem[4][33].CLK
clk => mem[4][34].CLK
clk => mem[4][35].CLK
clk => mem[4][36].CLK
clk => mem[4][37].CLK
clk => mem[4][38].CLK
clk => mem[4][39].CLK
clk => mem[4][40].CLK
clk => mem[4][41].CLK
clk => mem[4][42].CLK
clk => mem[4][43].CLK
clk => mem[4][44].CLK
clk => mem[4][45].CLK
clk => mem[4][46].CLK
clk => mem[4][47].CLK
clk => mem[4][48].CLK
clk => mem[4][49].CLK
clk => mem[4][50].CLK
clk => mem[4][51].CLK
clk => mem[4][52].CLK
clk => mem[4][53].CLK
clk => mem[4][54].CLK
clk => mem[4][55].CLK
clk => mem[4][56].CLK
clk => mem[4][57].CLK
clk => mem[4][58].CLK
clk => mem[4][59].CLK
clk => mem[4][60].CLK
clk => mem[4][61].CLK
clk => mem[4][62].CLK
clk => mem[4][63].CLK
clk => mem[4][64].CLK
clk => mem[4][65].CLK
clk => mem[4][66].CLK
clk => mem[4][67].CLK
clk => mem[4][68].CLK
clk => mem[4][69].CLK
clk => mem[4][70].CLK
clk => mem[4][71].CLK
clk => mem[4][72].CLK
clk => mem[4][73].CLK
clk => mem[4][74].CLK
clk => mem[4][75].CLK
clk => mem[4][76].CLK
clk => mem[4][77].CLK
clk => mem[4][78].CLK
clk => mem[4][79].CLK
clk => mem[4][80].CLK
clk => mem[4][81].CLK
clk => mem[4][82].CLK
clk => mem[4][83].CLK
clk => mem[4][84].CLK
clk => mem[4][85].CLK
clk => mem[4][86].CLK
clk => mem[4][87].CLK
clk => mem[4][88].CLK
clk => mem[4][89].CLK
clk => mem[4][90].CLK
clk => mem[4][91].CLK
clk => mem[3][0].CLK
clk => mem[3][1].CLK
clk => mem[3][2].CLK
clk => mem[3][3].CLK
clk => mem[3][4].CLK
clk => mem[3][5].CLK
clk => mem[3][6].CLK
clk => mem[3][7].CLK
clk => mem[3][8].CLK
clk => mem[3][9].CLK
clk => mem[3][10].CLK
clk => mem[3][11].CLK
clk => mem[3][12].CLK
clk => mem[3][13].CLK
clk => mem[3][14].CLK
clk => mem[3][15].CLK
clk => mem[3][16].CLK
clk => mem[3][17].CLK
clk => mem[3][18].CLK
clk => mem[3][19].CLK
clk => mem[3][20].CLK
clk => mem[3][21].CLK
clk => mem[3][22].CLK
clk => mem[3][23].CLK
clk => mem[3][24].CLK
clk => mem[3][25].CLK
clk => mem[3][26].CLK
clk => mem[3][27].CLK
clk => mem[3][28].CLK
clk => mem[3][29].CLK
clk => mem[3][30].CLK
clk => mem[3][31].CLK
clk => mem[3][32].CLK
clk => mem[3][33].CLK
clk => mem[3][34].CLK
clk => mem[3][35].CLK
clk => mem[3][36].CLK
clk => mem[3][37].CLK
clk => mem[3][38].CLK
clk => mem[3][39].CLK
clk => mem[3][40].CLK
clk => mem[3][41].CLK
clk => mem[3][42].CLK
clk => mem[3][43].CLK
clk => mem[3][44].CLK
clk => mem[3][45].CLK
clk => mem[3][46].CLK
clk => mem[3][47].CLK
clk => mem[3][48].CLK
clk => mem[3][49].CLK
clk => mem[3][50].CLK
clk => mem[3][51].CLK
clk => mem[3][52].CLK
clk => mem[3][53].CLK
clk => mem[3][54].CLK
clk => mem[3][55].CLK
clk => mem[3][56].CLK
clk => mem[3][57].CLK
clk => mem[3][58].CLK
clk => mem[3][59].CLK
clk => mem[3][60].CLK
clk => mem[3][61].CLK
clk => mem[3][62].CLK
clk => mem[3][63].CLK
clk => mem[3][64].CLK
clk => mem[3][65].CLK
clk => mem[3][66].CLK
clk => mem[3][67].CLK
clk => mem[3][68].CLK
clk => mem[3][69].CLK
clk => mem[3][70].CLK
clk => mem[3][71].CLK
clk => mem[3][72].CLK
clk => mem[3][73].CLK
clk => mem[3][74].CLK
clk => mem[3][75].CLK
clk => mem[3][76].CLK
clk => mem[3][77].CLK
clk => mem[3][78].CLK
clk => mem[3][79].CLK
clk => mem[3][80].CLK
clk => mem[3][81].CLK
clk => mem[3][82].CLK
clk => mem[3][83].CLK
clk => mem[3][84].CLK
clk => mem[3][85].CLK
clk => mem[3][86].CLK
clk => mem[3][87].CLK
clk => mem[3][88].CLK
clk => mem[3][89].CLK
clk => mem[3][90].CLK
clk => mem[3][91].CLK
clk => mem[2][0].CLK
clk => mem[2][1].CLK
clk => mem[2][2].CLK
clk => mem[2][3].CLK
clk => mem[2][4].CLK
clk => mem[2][5].CLK
clk => mem[2][6].CLK
clk => mem[2][7].CLK
clk => mem[2][8].CLK
clk => mem[2][9].CLK
clk => mem[2][10].CLK
clk => mem[2][11].CLK
clk => mem[2][12].CLK
clk => mem[2][13].CLK
clk => mem[2][14].CLK
clk => mem[2][15].CLK
clk => mem[2][16].CLK
clk => mem[2][17].CLK
clk => mem[2][18].CLK
clk => mem[2][19].CLK
clk => mem[2][20].CLK
clk => mem[2][21].CLK
clk => mem[2][22].CLK
clk => mem[2][23].CLK
clk => mem[2][24].CLK
clk => mem[2][25].CLK
clk => mem[2][26].CLK
clk => mem[2][27].CLK
clk => mem[2][28].CLK
clk => mem[2][29].CLK
clk => mem[2][30].CLK
clk => mem[2][31].CLK
clk => mem[2][32].CLK
clk => mem[2][33].CLK
clk => mem[2][34].CLK
clk => mem[2][35].CLK
clk => mem[2][36].CLK
clk => mem[2][37].CLK
clk => mem[2][38].CLK
clk => mem[2][39].CLK
clk => mem[2][40].CLK
clk => mem[2][41].CLK
clk => mem[2][42].CLK
clk => mem[2][43].CLK
clk => mem[2][44].CLK
clk => mem[2][45].CLK
clk => mem[2][46].CLK
clk => mem[2][47].CLK
clk => mem[2][48].CLK
clk => mem[2][49].CLK
clk => mem[2][50].CLK
clk => mem[2][51].CLK
clk => mem[2][52].CLK
clk => mem[2][53].CLK
clk => mem[2][54].CLK
clk => mem[2][55].CLK
clk => mem[2][56].CLK
clk => mem[2][57].CLK
clk => mem[2][58].CLK
clk => mem[2][59].CLK
clk => mem[2][60].CLK
clk => mem[2][61].CLK
clk => mem[2][62].CLK
clk => mem[2][63].CLK
clk => mem[2][64].CLK
clk => mem[2][65].CLK
clk => mem[2][66].CLK
clk => mem[2][67].CLK
clk => mem[2][68].CLK
clk => mem[2][69].CLK
clk => mem[2][70].CLK
clk => mem[2][71].CLK
clk => mem[2][72].CLK
clk => mem[2][73].CLK
clk => mem[2][74].CLK
clk => mem[2][75].CLK
clk => mem[2][76].CLK
clk => mem[2][77].CLK
clk => mem[2][78].CLK
clk => mem[2][79].CLK
clk => mem[2][80].CLK
clk => mem[2][81].CLK
clk => mem[2][82].CLK
clk => mem[2][83].CLK
clk => mem[2][84].CLK
clk => mem[2][85].CLK
clk => mem[2][86].CLK
clk => mem[2][87].CLK
clk => mem[2][88].CLK
clk => mem[2][89].CLK
clk => mem[2][90].CLK
clk => mem[2][91].CLK
clk => mem[1][0].CLK
clk => mem[1][1].CLK
clk => mem[1][2].CLK
clk => mem[1][3].CLK
clk => mem[1][4].CLK
clk => mem[1][5].CLK
clk => mem[1][6].CLK
clk => mem[1][7].CLK
clk => mem[1][8].CLK
clk => mem[1][9].CLK
clk => mem[1][10].CLK
clk => mem[1][11].CLK
clk => mem[1][12].CLK
clk => mem[1][13].CLK
clk => mem[1][14].CLK
clk => mem[1][15].CLK
clk => mem[1][16].CLK
clk => mem[1][17].CLK
clk => mem[1][18].CLK
clk => mem[1][19].CLK
clk => mem[1][20].CLK
clk => mem[1][21].CLK
clk => mem[1][22].CLK
clk => mem[1][23].CLK
clk => mem[1][24].CLK
clk => mem[1][25].CLK
clk => mem[1][26].CLK
clk => mem[1][27].CLK
clk => mem[1][28].CLK
clk => mem[1][29].CLK
clk => mem[1][30].CLK
clk => mem[1][31].CLK
clk => mem[1][32].CLK
clk => mem[1][33].CLK
clk => mem[1][34].CLK
clk => mem[1][35].CLK
clk => mem[1][36].CLK
clk => mem[1][37].CLK
clk => mem[1][38].CLK
clk => mem[1][39].CLK
clk => mem[1][40].CLK
clk => mem[1][41].CLK
clk => mem[1][42].CLK
clk => mem[1][43].CLK
clk => mem[1][44].CLK
clk => mem[1][45].CLK
clk => mem[1][46].CLK
clk => mem[1][47].CLK
clk => mem[1][48].CLK
clk => mem[1][49].CLK
clk => mem[1][50].CLK
clk => mem[1][51].CLK
clk => mem[1][52].CLK
clk => mem[1][53].CLK
clk => mem[1][54].CLK
clk => mem[1][55].CLK
clk => mem[1][56].CLK
clk => mem[1][57].CLK
clk => mem[1][58].CLK
clk => mem[1][59].CLK
clk => mem[1][60].CLK
clk => mem[1][61].CLK
clk => mem[1][62].CLK
clk => mem[1][63].CLK
clk => mem[1][64].CLK
clk => mem[1][65].CLK
clk => mem[1][66].CLK
clk => mem[1][67].CLK
clk => mem[1][68].CLK
clk => mem[1][69].CLK
clk => mem[1][70].CLK
clk => mem[1][71].CLK
clk => mem[1][72].CLK
clk => mem[1][73].CLK
clk => mem[1][74].CLK
clk => mem[1][75].CLK
clk => mem[1][76].CLK
clk => mem[1][77].CLK
clk => mem[1][78].CLK
clk => mem[1][79].CLK
clk => mem[1][80].CLK
clk => mem[1][81].CLK
clk => mem[1][82].CLK
clk => mem[1][83].CLK
clk => mem[1][84].CLK
clk => mem[1][85].CLK
clk => mem[1][86].CLK
clk => mem[1][87].CLK
clk => mem[1][88].CLK
clk => mem[1][89].CLK
clk => mem[1][90].CLK
clk => mem[1][91].CLK
clk => mem[0][0].CLK
clk => mem[0][1].CLK
clk => mem[0][2].CLK
clk => mem[0][3].CLK
clk => mem[0][4].CLK
clk => mem[0][5].CLK
clk => mem[0][6].CLK
clk => mem[0][7].CLK
clk => mem[0][8].CLK
clk => mem[0][9].CLK
clk => mem[0][10].CLK
clk => mem[0][11].CLK
clk => mem[0][12].CLK
clk => mem[0][13].CLK
clk => mem[0][14].CLK
clk => mem[0][15].CLK
clk => mem[0][16].CLK
clk => mem[0][17].CLK
clk => mem[0][18].CLK
clk => mem[0][19].CLK
clk => mem[0][20].CLK
clk => mem[0][21].CLK
clk => mem[0][22].CLK
clk => mem[0][23].CLK
clk => mem[0][24].CLK
clk => mem[0][25].CLK
clk => mem[0][26].CLK
clk => mem[0][27].CLK
clk => mem[0][28].CLK
clk => mem[0][29].CLK
clk => mem[0][30].CLK
clk => mem[0][31].CLK
clk => mem[0][32].CLK
clk => mem[0][33].CLK
clk => mem[0][34].CLK
clk => mem[0][35].CLK
clk => mem[0][36].CLK
clk => mem[0][37].CLK
clk => mem[0][38].CLK
clk => mem[0][39].CLK
clk => mem[0][40].CLK
clk => mem[0][41].CLK
clk => mem[0][42].CLK
clk => mem[0][43].CLK
clk => mem[0][44].CLK
clk => mem[0][45].CLK
clk => mem[0][46].CLK
clk => mem[0][47].CLK
clk => mem[0][48].CLK
clk => mem[0][49].CLK
clk => mem[0][50].CLK
clk => mem[0][51].CLK
clk => mem[0][52].CLK
clk => mem[0][53].CLK
clk => mem[0][54].CLK
clk => mem[0][55].CLK
clk => mem[0][56].CLK
clk => mem[0][57].CLK
clk => mem[0][58].CLK
clk => mem[0][59].CLK
clk => mem[0][60].CLK
clk => mem[0][61].CLK
clk => mem[0][62].CLK
clk => mem[0][63].CLK
clk => mem[0][64].CLK
clk => mem[0][65].CLK
clk => mem[0][66].CLK
clk => mem[0][67].CLK
clk => mem[0][68].CLK
clk => mem[0][69].CLK
clk => mem[0][70].CLK
clk => mem[0][71].CLK
clk => mem[0][72].CLK
clk => mem[0][73].CLK
clk => mem[0][74].CLK
clk => mem[0][75].CLK
clk => mem[0][76].CLK
clk => mem[0][77].CLK
clk => mem[0][78].CLK
clk => mem[0][79].CLK
clk => mem[0][80].CLK
clk => mem[0][81].CLK
clk => mem[0][82].CLK
clk => mem[0][83].CLK
clk => mem[0][84].CLK
clk => mem[0][85].CLK
clk => mem[0][86].CLK
clk => mem[0][87].CLK
clk => mem[0][88].CLK
clk => mem[0][89].CLK
clk => mem[0][90].CLK
clk => mem[0][91].CLK
reset => csr_readdata[0]~reg0.ACLR
reset => csr_readdata[1]~reg0.ACLR
reset => csr_readdata[2]~reg0.ACLR
reset => csr_readdata[3]~reg0.ACLR
reset => csr_readdata[4]~reg0.ACLR
reset => csr_readdata[5]~reg0.ACLR
reset => csr_readdata[6]~reg0.ACLR
reset => csr_readdata[7]~reg0.ACLR
reset => csr_readdata[8]~reg0.ACLR
reset => csr_readdata[9]~reg0.ACLR
reset => csr_readdata[10]~reg0.ACLR
reset => csr_readdata[11]~reg0.ACLR
reset => csr_readdata[12]~reg0.ACLR
reset => csr_readdata[13]~reg0.ACLR
reset => csr_readdata[14]~reg0.ACLR
reset => csr_readdata[15]~reg0.ACLR
reset => csr_readdata[16]~reg0.ACLR
reset => csr_readdata[17]~reg0.ACLR
reset => csr_readdata[18]~reg0.ACLR
reset => csr_readdata[19]~reg0.ACLR
reset => csr_readdata[20]~reg0.ACLR
reset => csr_readdata[21]~reg0.ACLR
reset => csr_readdata[22]~reg0.ACLR
reset => csr_readdata[23]~reg0.ACLR
reset => csr_readdata[24]~reg0.ACLR
reset => csr_readdata[25]~reg0.ACLR
reset => csr_readdata[26]~reg0.ACLR
reset => csr_readdata[27]~reg0.ACLR
reset => csr_readdata[28]~reg0.ACLR
reset => csr_readdata[29]~reg0.ACLR
reset => csr_readdata[30]~reg0.ACLR
reset => csr_readdata[31]~reg0.ACLR
reset => mem_used[3].ACLR
reset => mem_used[2].ACLR
reset => mem_used[1].ACLR
reset => mem_used[4].ACLR
reset => mem_used[0].ACLR
reset => mem[4][0].ACLR
reset => mem[4][1].ACLR
reset => mem[4][2].ACLR
reset => mem[4][3].ACLR
reset => mem[4][4].ACLR
reset => mem[4][5].ACLR
reset => mem[4][6].ACLR
reset => mem[4][7].ACLR
reset => mem[4][8].ACLR
reset => mem[4][9].ACLR
reset => mem[4][10].ACLR
reset => mem[4][11].ACLR
reset => mem[4][12].ACLR
reset => mem[4][13].ACLR
reset => mem[4][14].ACLR
reset => mem[4][15].ACLR
reset => mem[4][16].ACLR
reset => mem[4][17].ACLR
reset => mem[4][18].ACLR
reset => mem[4][19].ACLR
reset => mem[4][20].ACLR
reset => mem[4][21].ACLR
reset => mem[4][22].ACLR
reset => mem[4][23].ACLR
reset => mem[4][24].ACLR
reset => mem[4][25].ACLR
reset => mem[4][26].ACLR
reset => mem[4][27].ACLR
reset => mem[4][28].ACLR
reset => mem[4][29].ACLR
reset => mem[4][30].ACLR
reset => mem[4][31].ACLR
reset => mem[4][32].ACLR
reset => mem[4][33].ACLR
reset => mem[4][34].ACLR
reset => mem[4][35].ACLR
reset => mem[4][36].ACLR
reset => mem[4][37].ACLR
reset => mem[4][38].ACLR
reset => mem[4][39].ACLR
reset => mem[4][40].ACLR
reset => mem[4][41].ACLR
reset => mem[4][42].ACLR
reset => mem[4][43].ACLR
reset => mem[4][44].ACLR
reset => mem[4][45].ACLR
reset => mem[4][46].ACLR
reset => mem[4][47].ACLR
reset => mem[4][48].ACLR
reset => mem[4][49].ACLR
reset => mem[4][50].ACLR
reset => mem[4][51].ACLR
reset => mem[4][52].ACLR
reset => mem[4][53].ACLR
reset => mem[4][54].ACLR
reset => mem[4][55].ACLR
reset => mem[4][56].ACLR
reset => mem[4][57].ACLR
reset => mem[4][58].ACLR
reset => mem[4][59].ACLR
reset => mem[4][60].ACLR
reset => mem[4][61].ACLR
reset => mem[4][62].ACLR
reset => mem[4][63].ACLR
reset => mem[4][64].ACLR
reset => mem[4][65].ACLR
reset => mem[4][66].ACLR
reset => mem[4][67].ACLR
reset => mem[4][68].ACLR
reset => mem[4][69].ACLR
reset => mem[4][70].ACLR
reset => mem[4][71].ACLR
reset => mem[4][72].ACLR
reset => mem[4][73].ACLR
reset => mem[4][74].ACLR
reset => mem[4][75].ACLR
reset => mem[4][76].ACLR
reset => mem[4][77].ACLR
reset => mem[4][78].ACLR
reset => mem[4][79].ACLR
reset => mem[4][80].ACLR
reset => mem[4][81].ACLR
reset => mem[4][82].ACLR
reset => mem[4][83].ACLR
reset => mem[4][84].ACLR
reset => mem[4][85].ACLR
reset => mem[4][86].ACLR
reset => mem[4][87].ACLR
reset => mem[4][88].ACLR
reset => mem[4][89].ACLR
reset => mem[4][90].ACLR
reset => mem[4][91].ACLR
reset => mem[3][0].ACLR
reset => mem[3][1].ACLR
reset => mem[3][2].ACLR
reset => mem[3][3].ACLR
reset => mem[3][4].ACLR
reset => mem[3][5].ACLR
reset => mem[3][6].ACLR
reset => mem[3][7].ACLR
reset => mem[3][8].ACLR
reset => mem[3][9].ACLR
reset => mem[3][10].ACLR
reset => mem[3][11].ACLR
reset => mem[3][12].ACLR
reset => mem[3][13].ACLR
reset => mem[3][14].ACLR
reset => mem[3][15].ACLR
reset => mem[3][16].ACLR
reset => mem[3][17].ACLR
reset => mem[3][18].ACLR
reset => mem[3][19].ACLR
reset => mem[3][20].ACLR
reset => mem[3][21].ACLR
reset => mem[3][22].ACLR
reset => mem[3][23].ACLR
reset => mem[3][24].ACLR
reset => mem[3][25].ACLR
reset => mem[3][26].ACLR
reset => mem[3][27].ACLR
reset => mem[3][28].ACLR
reset => mem[3][29].ACLR
reset => mem[3][30].ACLR
reset => mem[3][31].ACLR
reset => mem[3][32].ACLR
reset => mem[3][33].ACLR
reset => mem[3][34].ACLR
reset => mem[3][35].ACLR
reset => mem[3][36].ACLR
reset => mem[3][37].ACLR
reset => mem[3][38].ACLR
reset => mem[3][39].ACLR
reset => mem[3][40].ACLR
reset => mem[3][41].ACLR
reset => mem[3][42].ACLR
reset => mem[3][43].ACLR
reset => mem[3][44].ACLR
reset => mem[3][45].ACLR
reset => mem[3][46].ACLR
reset => mem[3][47].ACLR
reset => mem[3][48].ACLR
reset => mem[3][49].ACLR
reset => mem[3][50].ACLR
reset => mem[3][51].ACLR
reset => mem[3][52].ACLR
reset => mem[3][53].ACLR
reset => mem[3][54].ACLR
reset => mem[3][55].ACLR
reset => mem[3][56].ACLR
reset => mem[3][57].ACLR
reset => mem[3][58].ACLR
reset => mem[3][59].ACLR
reset => mem[3][60].ACLR
reset => mem[3][61].ACLR
reset => mem[3][62].ACLR
reset => mem[3][63].ACLR
reset => mem[3][64].ACLR
reset => mem[3][65].ACLR
reset => mem[3][66].ACLR
reset => mem[3][67].ACLR
reset => mem[3][68].ACLR
reset => mem[3][69].ACLR
reset => mem[3][70].ACLR
reset => mem[3][71].ACLR
reset => mem[3][72].ACLR
reset => mem[3][73].ACLR
reset => mem[3][74].ACLR
reset => mem[3][75].ACLR
reset => mem[3][76].ACLR
reset => mem[3][77].ACLR
reset => mem[3][78].ACLR
reset => mem[3][79].ACLR
reset => mem[3][80].ACLR
reset => mem[3][81].ACLR
reset => mem[3][82].ACLR
reset => mem[3][83].ACLR
reset => mem[3][84].ACLR
reset => mem[3][85].ACLR
reset => mem[3][86].ACLR
reset => mem[3][87].ACLR
reset => mem[3][88].ACLR
reset => mem[3][89].ACLR
reset => mem[3][90].ACLR
reset => mem[3][91].ACLR
reset => mem[2][0].ACLR
reset => mem[2][1].ACLR
reset => mem[2][2].ACLR
reset => mem[2][3].ACLR
reset => mem[2][4].ACLR
reset => mem[2][5].ACLR
reset => mem[2][6].ACLR
reset => mem[2][7].ACLR
reset => mem[2][8].ACLR
reset => mem[2][9].ACLR
reset => mem[2][10].ACLR
reset => mem[2][11].ACLR
reset => mem[2][12].ACLR
reset => mem[2][13].ACLR
reset => mem[2][14].ACLR
reset => mem[2][15].ACLR
reset => mem[2][16].ACLR
reset => mem[2][17].ACLR
reset => mem[2][18].ACLR
reset => mem[2][19].ACLR
reset => mem[2][20].ACLR
reset => mem[2][21].ACLR
reset => mem[2][22].ACLR
reset => mem[2][23].ACLR
reset => mem[2][24].ACLR
reset => mem[2][25].ACLR
reset => mem[2][26].ACLR
reset => mem[2][27].ACLR
reset => mem[2][28].ACLR
reset => mem[2][29].ACLR
reset => mem[2][30].ACLR
reset => mem[2][31].ACLR
reset => mem[2][32].ACLR
reset => mem[2][33].ACLR
reset => mem[2][34].ACLR
reset => mem[2][35].ACLR
reset => mem[2][36].ACLR
reset => mem[2][37].ACLR
reset => mem[2][38].ACLR
reset => mem[2][39].ACLR
reset => mem[2][40].ACLR
reset => mem[2][41].ACLR
reset => mem[2][42].ACLR
reset => mem[2][43].ACLR
reset => mem[2][44].ACLR
reset => mem[2][45].ACLR
reset => mem[2][46].ACLR
reset => mem[2][47].ACLR
reset => mem[2][48].ACLR
reset => mem[2][49].ACLR
reset => mem[2][50].ACLR
reset => mem[2][51].ACLR
reset => mem[2][52].ACLR
reset => mem[2][53].ACLR
reset => mem[2][54].ACLR
reset => mem[2][55].ACLR
reset => mem[2][56].ACLR
reset => mem[2][57].ACLR
reset => mem[2][58].ACLR
reset => mem[2][59].ACLR
reset => mem[2][60].ACLR
reset => mem[2][61].ACLR
reset => mem[2][62].ACLR
reset => mem[2][63].ACLR
reset => mem[2][64].ACLR
reset => mem[2][65].ACLR
reset => mem[2][66].ACLR
reset => mem[2][67].ACLR
reset => mem[2][68].ACLR
reset => mem[2][69].ACLR
reset => mem[2][70].ACLR
reset => mem[2][71].ACLR
reset => mem[2][72].ACLR
reset => mem[2][73].ACLR
reset => mem[2][74].ACLR
reset => mem[2][75].ACLR
reset => mem[2][76].ACLR
reset => mem[2][77].ACLR
reset => mem[2][78].ACLR
reset => mem[2][79].ACLR
reset => mem[2][80].ACLR
reset => mem[2][81].ACLR
reset => mem[2][82].ACLR
reset => mem[2][83].ACLR
reset => mem[2][84].ACLR
reset => mem[2][85].ACLR
reset => mem[2][86].ACLR
reset => mem[2][87].ACLR
reset => mem[2][88].ACLR
reset => mem[2][89].ACLR
reset => mem[2][90].ACLR
reset => mem[2][91].ACLR
reset => mem[1][0].ACLR
reset => mem[1][1].ACLR
reset => mem[1][2].ACLR
reset => mem[1][3].ACLR
reset => mem[1][4].ACLR
reset => mem[1][5].ACLR
reset => mem[1][6].ACLR
reset => mem[1][7].ACLR
reset => mem[1][8].ACLR
reset => mem[1][9].ACLR
reset => mem[1][10].ACLR
reset => mem[1][11].ACLR
reset => mem[1][12].ACLR
reset => mem[1][13].ACLR
reset => mem[1][14].ACLR
reset => mem[1][15].ACLR
reset => mem[1][16].ACLR
reset => mem[1][17].ACLR
reset => mem[1][18].ACLR
reset => mem[1][19].ACLR
reset => mem[1][20].ACLR
reset => mem[1][21].ACLR
reset => mem[1][22].ACLR
reset => mem[1][23].ACLR
reset => mem[1][24].ACLR
reset => mem[1][25].ACLR
reset => mem[1][26].ACLR
reset => mem[1][27].ACLR
reset => mem[1][28].ACLR
reset => mem[1][29].ACLR
reset => mem[1][30].ACLR
reset => mem[1][31].ACLR
reset => mem[1][32].ACLR
reset => mem[1][33].ACLR
reset => mem[1][34].ACLR
reset => mem[1][35].ACLR
reset => mem[1][36].ACLR
reset => mem[1][37].ACLR
reset => mem[1][38].ACLR
reset => mem[1][39].ACLR
reset => mem[1][40].ACLR
reset => mem[1][41].ACLR
reset => mem[1][42].ACLR
reset => mem[1][43].ACLR
reset => mem[1][44].ACLR
reset => mem[1][45].ACLR
reset => mem[1][46].ACLR
reset => mem[1][47].ACLR
reset => mem[1][48].ACLR
reset => mem[1][49].ACLR
reset => mem[1][50].ACLR
reset => mem[1][51].ACLR
reset => mem[1][52].ACLR
reset => mem[1][53].ACLR
reset => mem[1][54].ACLR
reset => mem[1][55].ACLR
reset => mem[1][56].ACLR
reset => mem[1][57].ACLR
reset => mem[1][58].ACLR
reset => mem[1][59].ACLR
reset => mem[1][60].ACLR
reset => mem[1][61].ACLR
reset => mem[1][62].ACLR
reset => mem[1][63].ACLR
reset => mem[1][64].ACLR
reset => mem[1][65].ACLR
reset => mem[1][66].ACLR
reset => mem[1][67].ACLR
reset => mem[1][68].ACLR
reset => mem[1][69].ACLR
reset => mem[1][70].ACLR
reset => mem[1][71].ACLR
reset => mem[1][72].ACLR
reset => mem[1][73].ACLR
reset => mem[1][74].ACLR
reset => mem[1][75].ACLR
reset => mem[1][76].ACLR
reset => mem[1][77].ACLR
reset => mem[1][78].ACLR
reset => mem[1][79].ACLR
reset => mem[1][80].ACLR
reset => mem[1][81].ACLR
reset => mem[1][82].ACLR
reset => mem[1][83].ACLR
reset => mem[1][84].ACLR
reset => mem[1][85].ACLR
reset => mem[1][86].ACLR
reset => mem[1][87].ACLR
reset => mem[1][88].ACLR
reset => mem[1][89].ACLR
reset => mem[1][90].ACLR
reset => mem[1][91].ACLR
reset => mem[0][0].ACLR
reset => mem[0][1].ACLR
reset => mem[0][2].ACLR
reset => mem[0][3].ACLR
reset => mem[0][4].ACLR
reset => mem[0][5].ACLR
reset => mem[0][6].ACLR
reset => mem[0][7].ACLR
reset => mem[0][8].ACLR
reset => mem[0][9].ACLR
reset => mem[0][10].ACLR
reset => mem[0][11].ACLR
reset => mem[0][12].ACLR
reset => mem[0][13].ACLR
reset => mem[0][14].ACLR
reset => mem[0][15].ACLR
reset => mem[0][16].ACLR
reset => mem[0][17].ACLR
reset => mem[0][18].ACLR
reset => mem[0][19].ACLR
reset => mem[0][20].ACLR
reset => mem[0][21].ACLR
reset => mem[0][22].ACLR
reset => mem[0][23].ACLR
reset => mem[0][24].ACLR
reset => mem[0][25].ACLR
reset => mem[0][26].ACLR
reset => mem[0][27].ACLR
reset => mem[0][28].ACLR
reset => mem[0][29].ACLR
reset => mem[0][30].ACLR
reset => mem[0][31].ACLR
reset => mem[0][32].ACLR
reset => mem[0][33].ACLR
reset => mem[0][34].ACLR
reset => mem[0][35].ACLR
reset => mem[0][36].ACLR
reset => mem[0][37].ACLR
reset => mem[0][38].ACLR
reset => mem[0][39].ACLR
reset => mem[0][40].ACLR
reset => mem[0][41].ACLR
reset => mem[0][42].ACLR
reset => mem[0][43].ACLR
reset => mem[0][44].ACLR
reset => mem[0][45].ACLR
reset => mem[0][46].ACLR
reset => mem[0][47].ACLR
reset => mem[0][48].ACLR
reset => mem[0][49].ACLR
reset => mem[0][50].ACLR
reset => mem[0][51].ACLR
reset => mem[0][52].ACLR
reset => mem[0][53].ACLR
reset => mem[0][54].ACLR
reset => mem[0][55].ACLR
reset => mem[0][56].ACLR
reset => mem[0][57].ACLR
reset => mem[0][58].ACLR
reset => mem[0][59].ACLR
reset => mem[0][60].ACLR
reset => mem[0][61].ACLR
reset => mem[0][62].ACLR
reset => mem[0][63].ACLR
reset => mem[0][64].ACLR
reset => mem[0][65].ACLR
reset => mem[0][66].ACLR
reset => mem[0][67].ACLR
reset => mem[0][68].ACLR
reset => mem[0][69].ACLR
reset => mem[0][70].ACLR
reset => mem[0][71].ACLR
reset => mem[0][72].ACLR
reset => mem[0][73].ACLR
reset => mem[0][74].ACLR
reset => mem[0][75].ACLR
reset => mem[0][76].ACLR
reset => mem[0][77].ACLR
reset => mem[0][78].ACLR
reset => mem[0][79].ACLR
reset => mem[0][80].ACLR
reset => mem[0][81].ACLR
reset => mem[0][82].ACLR
reset => mem[0][83].ACLR
reset => mem[0][84].ACLR
reset => mem[0][85].ACLR
reset => mem[0][86].ACLR
reset => mem[0][87].ACLR
reset => mem[0][88].ACLR
reset => mem[0][89].ACLR
reset => mem[0][90].ACLR
reset => mem[0][91].ACLR
in_data[0] => mem.DATAB
in_data[0] => mem.DATAB
in_data[0] => mem.DATAB
in_data[0] => mem.DATAB
in_data[1] => mem.DATAB
in_data[1] => mem.DATAB
in_data[1] => mem.DATAB
in_data[1] => mem.DATAB
in_data[2] => mem.DATAB
in_data[2] => mem.DATAB
in_data[2] => mem.DATAB
in_data[2] => mem.DATAB
in_data[3] => mem.DATAB
in_data[3] => mem.DATAB
in_data[3] => mem.DATAB
in_data[3] => mem.DATAB
in_data[4] => mem.DATAB
in_data[4] => mem.DATAB
in_data[4] => mem.DATAB
in_data[4] => mem.DATAB
in_data[5] => mem.DATAB
in_data[5] => mem.DATAB
in_data[5] => mem.DATAB
in_data[5] => mem.DATAB
in_data[6] => mem.DATAB
in_data[6] => mem.DATAB
in_data[6] => mem.DATAB
in_data[6] => mem.DATAB
in_data[7] => mem.DATAB
in_data[7] => mem.DATAB
in_data[7] => mem.DATAB
in_data[7] => mem.DATAB
in_data[8] => mem.DATAB
in_data[8] => mem.DATAB
in_data[8] => mem.DATAB
in_data[8] => mem.DATAB
in_data[9] => mem.DATAB
in_data[9] => mem.DATAB
in_data[9] => mem.DATAB
in_data[9] => mem.DATAB
in_data[10] => mem.DATAB
in_data[10] => mem.DATAB
in_data[10] => mem.DATAB
in_data[10] => mem.DATAB
in_data[11] => mem.DATAB
in_data[11] => mem.DATAB
in_data[11] => mem.DATAB
in_data[11] => mem.DATAB
in_data[12] => mem.DATAB
in_data[12] => mem.DATAB
in_data[12] => mem.DATAB
in_data[12] => mem.DATAB
in_data[13] => mem.DATAB
in_data[13] => mem.DATAB
in_data[13] => mem.DATAB
in_data[13] => mem.DATAB
in_data[14] => mem.DATAB
in_data[14] => mem.DATAB
in_data[14] => mem.DATAB
in_data[14] => mem.DATAB
in_data[15] => mem.DATAB
in_data[15] => mem.DATAB
in_data[15] => mem.DATAB
in_data[15] => mem.DATAB
in_data[16] => mem.DATAB
in_data[16] => mem.DATAB
in_data[16] => mem.DATAB
in_data[16] => mem.DATAB
in_data[17] => mem.DATAB
in_data[17] => mem.DATAB
in_data[17] => mem.DATAB
in_data[17] => mem.DATAB
in_data[18] => mem.DATAB
in_data[18] => mem.DATAB
in_data[18] => mem.DATAB
in_data[18] => mem.DATAB
in_data[19] => mem.DATAB
in_data[19] => mem.DATAB
in_data[19] => mem.DATAB
in_data[19] => mem.DATAB
in_data[20] => mem.DATAB
in_data[20] => mem.DATAB
in_data[20] => mem.DATAB
in_data[20] => mem.DATAB
in_data[21] => mem.DATAB
in_data[21] => mem.DATAB
in_data[21] => mem.DATAB
in_data[21] => mem.DATAB
in_data[22] => mem.DATAB
in_data[22] => mem.DATAB
in_data[22] => mem.DATAB
in_data[22] => mem.DATAB
in_data[23] => mem.DATAB
in_data[23] => mem.DATAB
in_data[23] => mem.DATAB
in_data[23] => mem.DATAB
in_data[24] => mem.DATAB
in_data[24] => mem.DATAB
in_data[24] => mem.DATAB
in_data[24] => mem.DATAB
in_data[25] => mem.DATAB
in_data[25] => mem.DATAB
in_data[25] => mem.DATAB
in_data[25] => mem.DATAB
in_data[26] => mem.DATAB
in_data[26] => mem.DATAB
in_data[26] => mem.DATAB
in_data[26] => mem.DATAB
in_data[27] => mem.DATAB
in_data[27] => mem.DATAB
in_data[27] => mem.DATAB
in_data[27] => mem.DATAB
in_data[28] => mem.DATAB
in_data[28] => mem.DATAB
in_data[28] => mem.DATAB
in_data[28] => mem.DATAB
in_data[29] => mem.DATAB
in_data[29] => mem.DATAB
in_data[29] => mem.DATAB
in_data[29] => mem.DATAB
in_data[30] => mem.DATAB
in_data[30] => mem.DATAB
in_data[30] => mem.DATAB
in_data[30] => mem.DATAB
in_data[31] => mem.DATAB
in_data[31] => mem.DATAB
in_data[31] => mem.DATAB
in_data[31] => mem.DATAB
in_data[32] => mem.DATAB
in_data[32] => mem.DATAB
in_data[32] => mem.DATAB
in_data[32] => mem.DATAB
in_data[33] => mem.DATAB
in_data[33] => mem.DATAB
in_data[33] => mem.DATAB
in_data[33] => mem.DATAB
in_data[34] => mem.DATAB
in_data[34] => mem.DATAB
in_data[34] => mem.DATAB
in_data[34] => mem.DATAB
in_data[35] => mem.DATAB
in_data[35] => mem.DATAB
in_data[35] => mem.DATAB
in_data[35] => mem.DATAB
in_data[36] => mem.DATAB
in_data[36] => mem.DATAB
in_data[36] => mem.DATAB
in_data[36] => mem.DATAB
in_data[37] => mem.DATAB
in_data[37] => mem.DATAB
in_data[37] => mem.DATAB
in_data[37] => mem.DATAB
in_data[38] => mem.DATAB
in_data[38] => mem.DATAB
in_data[38] => mem.DATAB
in_data[38] => mem.DATAB
in_data[39] => mem.DATAB
in_data[39] => mem.DATAB
in_data[39] => mem.DATAB
in_data[39] => mem.DATAB
in_data[40] => mem.DATAB
in_data[40] => mem.DATAB
in_data[40] => mem.DATAB
in_data[40] => mem.DATAB
in_data[41] => mem.DATAB
in_data[41] => mem.DATAB
in_data[41] => mem.DATAB
in_data[41] => mem.DATAB
in_data[42] => mem.DATAB
in_data[42] => mem.DATAB
in_data[42] => mem.DATAB
in_data[42] => mem.DATAB
in_data[43] => mem.DATAB
in_data[43] => mem.DATAB
in_data[43] => mem.DATAB
in_data[43] => mem.DATAB
in_data[44] => mem.DATAB
in_data[44] => mem.DATAB
in_data[44] => mem.DATAB
in_data[44] => mem.DATAB
in_data[45] => mem.DATAB
in_data[45] => mem.DATAB
in_data[45] => mem.DATAB
in_data[45] => mem.DATAB
in_data[46] => mem.DATAB
in_data[46] => mem.DATAB
in_data[46] => mem.DATAB
in_data[46] => mem.DATAB
in_data[47] => mem.DATAB
in_data[47] => mem.DATAB
in_data[47] => mem.DATAB
in_data[47] => mem.DATAB
in_data[48] => mem.DATAB
in_data[48] => mem.DATAB
in_data[48] => mem.DATAB
in_data[48] => mem.DATAB
in_data[49] => mem.DATAB
in_data[49] => mem.DATAB
in_data[49] => mem.DATAB
in_data[49] => mem.DATAB
in_data[50] => mem.DATAB
in_data[50] => mem.DATAB
in_data[50] => mem.DATAB
in_data[50] => mem.DATAB
in_data[51] => mem.DATAB
in_data[51] => mem.DATAB
in_data[51] => mem.DATAB
in_data[51] => mem.DATAB
in_data[52] => mem.DATAB
in_data[52] => mem.DATAB
in_data[52] => mem.DATAB
in_data[52] => mem.DATAB
in_data[53] => mem.DATAB
in_data[53] => mem.DATAB
in_data[53] => mem.DATAB
in_data[53] => mem.DATAB
in_data[54] => mem.DATAB
in_data[54] => mem.DATAB
in_data[54] => mem.DATAB
in_data[54] => mem.DATAB
in_data[55] => mem.DATAB
in_data[55] => mem.DATAB
in_data[55] => mem.DATAB
in_data[55] => mem.DATAB
in_data[56] => mem.DATAB
in_data[56] => mem.DATAB
in_data[56] => mem.DATAB
in_data[56] => mem.DATAB
in_data[57] => mem.DATAB
in_data[57] => mem.DATAB
in_data[57] => mem.DATAB
in_data[57] => mem.DATAB
in_data[58] => mem.DATAB
in_data[58] => mem.DATAB
in_data[58] => mem.DATAB
in_data[58] => mem.DATAB
in_data[59] => mem.DATAB
in_data[59] => mem.DATAB
in_data[59] => mem.DATAB
in_data[59] => mem.DATAB
in_data[60] => mem.DATAB
in_data[60] => mem.DATAB
in_data[60] => mem.DATAB
in_data[60] => mem.DATAB
in_data[61] => mem.DATAB
in_data[61] => mem.DATAB
in_data[61] => mem.DATAB
in_data[61] => mem.DATAB
in_data[62] => mem.DATAB
in_data[62] => mem.DATAB
in_data[62] => mem.DATAB
in_data[62] => mem.DATAB
in_data[63] => mem.DATAB
in_data[63] => mem.DATAB
in_data[63] => mem.DATAB
in_data[63] => mem.DATAB
in_data[64] => mem.DATAB
in_data[64] => mem.DATAB
in_data[64] => mem.DATAB
in_data[64] => mem.DATAB
in_data[65] => mem.DATAB
in_data[65] => mem.DATAB
in_data[65] => mem.DATAB
in_data[65] => mem.DATAB
in_data[66] => mem.DATAB
in_data[66] => mem.DATAB
in_data[66] => mem.DATAB
in_data[66] => mem.DATAB
in_data[67] => mem.DATAB
in_data[67] => mem.DATAB
in_data[67] => mem.DATAB
in_data[67] => mem.DATAB
in_data[68] => mem.DATAB
in_data[68] => mem.DATAB
in_data[68] => mem.DATAB
in_data[68] => mem.DATAB
in_data[69] => mem.DATAB
in_data[69] => mem.DATAB
in_data[69] => mem.DATAB
in_data[69] => mem.DATAB
in_data[70] => mem.DATAB
in_data[70] => mem.DATAB
in_data[70] => mem.DATAB
in_data[70] => mem.DATAB
in_data[71] => mem.DATAB
in_data[71] => mem.DATAB
in_data[71] => mem.DATAB
in_data[71] => mem.DATAB
in_data[72] => mem.DATAB
in_data[72] => mem.DATAB
in_data[72] => mem.DATAB
in_data[72] => mem.DATAB
in_data[73] => mem.DATAB
in_data[73] => mem.DATAB
in_data[73] => mem.DATAB
in_data[73] => mem.DATAB
in_data[74] => mem.DATAB
in_data[74] => mem.DATAB
in_data[74] => mem.DATAB
in_data[74] => mem.DATAB
in_data[75] => mem.DATAB
in_data[75] => mem.DATAB
in_data[75] => mem.DATAB
in_data[75] => mem.DATAB
in_data[76] => mem.DATAB
in_data[76] => mem.DATAB
in_data[76] => mem.DATAB
in_data[76] => mem.DATAB
in_data[77] => mem.DATAB
in_data[77] => mem.DATAB
in_data[77] => mem.DATAB
in_data[77] => mem.DATAB
in_data[78] => mem.DATAB
in_data[78] => mem.DATAB
in_data[78] => mem.DATAB
in_data[78] => mem.DATAB
in_data[79] => mem.DATAB
in_data[79] => mem.DATAB
in_data[79] => mem.DATAB
in_data[79] => mem.DATAB
in_data[80] => mem.DATAB
in_data[80] => mem.DATAB
in_data[80] => mem.DATAB
in_data[80] => mem.DATAB
in_data[81] => mem.DATAB
in_data[81] => mem.DATAB
in_data[81] => mem.DATAB
in_data[81] => mem.DATAB
in_data[82] => mem.DATAB
in_data[82] => mem.DATAB
in_data[82] => mem.DATAB
in_data[82] => mem.DATAB
in_data[83] => mem.DATAB
in_data[83] => mem.DATAB
in_data[83] => mem.DATAB
in_data[83] => mem.DATAB
in_data[84] => mem.DATAB
in_data[84] => mem.DATAB
in_data[84] => mem.DATAB
in_data[84] => mem.DATAB
in_data[85] => mem.DATAB
in_data[85] => mem.DATAB
in_data[85] => mem.DATAB
in_data[85] => mem.DATAB
in_data[86] => mem.DATAB
in_data[86] => mem.DATAB
in_data[86] => mem.DATAB
in_data[86] => mem.DATAB
in_data[87] => mem.DATAB
in_data[87] => mem.DATAB
in_data[87] => mem.DATAB
in_data[87] => mem.DATAB
in_data[88] => mem.DATAB
in_data[88] => mem.DATAB
in_data[88] => mem.DATAB
in_data[88] => mem.DATAB
in_data[89] => mem.DATAB
in_data[89] => mem.DATAB
in_data[89] => mem.DATAB
in_data[89] => mem.DATAB
in_valid => write.IN1
in_startofpacket => mem.DATAB
in_startofpacket => mem.DATAB
in_startofpacket => mem.DATAB
in_startofpacket => mem.DATAB
in_endofpacket => mem.DATAB
in_endofpacket => mem.DATAB
in_endofpacket => mem.DATAB
in_endofpacket => mem.DATAB
in_empty[0] => ~NO_FANOUT~
in_error[0] => out_error[0].DATAIN
in_error[0] => out_empty[0].DATAIN
in_channel[0] => out_channel[0].DATAIN
out_ready => internal_out_ready.IN1
csr_address[0] => ~NO_FANOUT~
csr_address[1] => ~NO_FANOUT~
csr_write => ~NO_FANOUT~
csr_read => csr_readdata[0]~reg0.ENA
csr_read => csr_readdata[31]~reg0.ENA
csr_read => csr_readdata[30]~reg0.ENA
csr_read => csr_readdata[29]~reg0.ENA
csr_read => csr_readdata[28]~reg0.ENA
csr_read => csr_readdata[27]~reg0.ENA
csr_read => csr_readdata[26]~reg0.ENA
csr_read => csr_readdata[25]~reg0.ENA
csr_read => csr_readdata[24]~reg0.ENA
csr_read => csr_readdata[23]~reg0.ENA
csr_read => csr_readdata[22]~reg0.ENA
csr_read => csr_readdata[21]~reg0.ENA
csr_read => csr_readdata[20]~reg0.ENA
csr_read => csr_readdata[19]~reg0.ENA
csr_read => csr_readdata[18]~reg0.ENA
csr_read => csr_readdata[17]~reg0.ENA
csr_read => csr_readdata[16]~reg0.ENA
csr_read => csr_readdata[15]~reg0.ENA
csr_read => csr_readdata[14]~reg0.ENA
csr_read => csr_readdata[13]~reg0.ENA
csr_read => csr_readdata[12]~reg0.ENA
csr_read => csr_readdata[11]~reg0.ENA
csr_read => csr_readdata[10]~reg0.ENA
csr_read => csr_readdata[9]~reg0.ENA
csr_read => csr_readdata[8]~reg0.ENA
csr_read => csr_readdata[7]~reg0.ENA
csr_read => csr_readdata[6]~reg0.ENA
csr_read => csr_readdata[5]~reg0.ENA
csr_read => csr_readdata[4]~reg0.ENA
csr_read => csr_readdata[3]~reg0.ENA
csr_read => csr_readdata[2]~reg0.ENA
csr_read => csr_readdata[1]~reg0.ENA
csr_writedata[0] => ~NO_FANOUT~
csr_writedata[1] => ~NO_FANOUT~
csr_writedata[2] => ~NO_FANOUT~
csr_writedata[3] => ~NO_FANOUT~
csr_writedata[4] => ~NO_FANOUT~
csr_writedata[5] => ~NO_FANOUT~
csr_writedata[6] => ~NO_FANOUT~
csr_writedata[7] => ~NO_FANOUT~
csr_writedata[8] => ~NO_FANOUT~
csr_writedata[9] => ~NO_FANOUT~
csr_writedata[10] => ~NO_FANOUT~
csr_writedata[11] => ~NO_FANOUT~
csr_writedata[12] => ~NO_FANOUT~
csr_writedata[13] => ~NO_FANOUT~
csr_writedata[14] => ~NO_FANOUT~
csr_writedata[15] => ~NO_FANOUT~
csr_writedata[16] => ~NO_FANOUT~
csr_writedata[17] => ~NO_FANOUT~
csr_writedata[18] => ~NO_FANOUT~
csr_writedata[19] => ~NO_FANOUT~
csr_writedata[20] => ~NO_FANOUT~
csr_writedata[21] => ~NO_FANOUT~
csr_writedata[22] => ~NO_FANOUT~
csr_writedata[23] => ~NO_FANOUT~
csr_writedata[24] => ~NO_FANOUT~
csr_writedata[25] => ~NO_FANOUT~
csr_writedata[26] => ~NO_FANOUT~
csr_writedata[27] => ~NO_FANOUT~
csr_writedata[28] => ~NO_FANOUT~
csr_writedata[29] => ~NO_FANOUT~
csr_writedata[30] => ~NO_FANOUT~
csr_writedata[31] => ~NO_FANOUT~


|main|Proyecto:u1|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo
clk => mem.we_a.CLK
clk => mem.waddr_a[2].CLK
clk => mem.waddr_a[1].CLK
clk => mem.waddr_a[0].CLK
clk => mem.data_a[31].CLK
clk => mem.data_a[30].CLK
clk => mem.data_a[29].CLK
clk => mem.data_a[28].CLK
clk => mem.data_a[27].CLK
clk => mem.data_a[26].CLK
clk => mem.data_a[25].CLK
clk => mem.data_a[24].CLK
clk => mem.data_a[23].CLK
clk => mem.data_a[22].CLK
clk => mem.data_a[21].CLK
clk => mem.data_a[20].CLK
clk => mem.data_a[19].CLK
clk => mem.data_a[18].CLK
clk => mem.data_a[17].CLK
clk => mem.data_a[16].CLK
clk => mem.data_a[15].CLK
clk => mem.data_a[14].CLK
clk => mem.data_a[13].CLK
clk => mem.data_a[12].CLK
clk => mem.data_a[11].CLK
clk => mem.data_a[10].CLK
clk => mem.data_a[9].CLK
clk => mem.data_a[8].CLK
clk => mem.data_a[7].CLK
clk => mem.data_a[6].CLK
clk => mem.data_a[5].CLK
clk => mem.data_a[4].CLK
clk => mem.data_a[3].CLK
clk => mem.data_a[2].CLK
clk => mem.data_a[1].CLK
clk => mem.data_a[0].CLK
clk => csr_readdata[0]~reg0.CLK
clk => csr_readdata[1]~reg0.CLK
clk => csr_readdata[2]~reg0.CLK
clk => csr_readdata[3]~reg0.CLK
clk => csr_readdata[4]~reg0.CLK
clk => csr_readdata[5]~reg0.CLK
clk => csr_readdata[6]~reg0.CLK
clk => csr_readdata[7]~reg0.CLK
clk => csr_readdata[8]~reg0.CLK
clk => csr_readdata[9]~reg0.CLK
clk => csr_readdata[10]~reg0.CLK
clk => csr_readdata[11]~reg0.CLK
clk => csr_readdata[12]~reg0.CLK
clk => csr_readdata[13]~reg0.CLK
clk => csr_readdata[14]~reg0.CLK
clk => csr_readdata[15]~reg0.CLK
clk => csr_readdata[16]~reg0.CLK
clk => csr_readdata[17]~reg0.CLK
clk => csr_readdata[18]~reg0.CLK
clk => csr_readdata[19]~reg0.CLK
clk => csr_readdata[20]~reg0.CLK
clk => csr_readdata[21]~reg0.CLK
clk => csr_readdata[22]~reg0.CLK
clk => csr_readdata[23]~reg0.CLK
clk => csr_readdata[24]~reg0.CLK
clk => csr_readdata[25]~reg0.CLK
clk => csr_readdata[26]~reg0.CLK
clk => csr_readdata[27]~reg0.CLK
clk => csr_readdata[28]~reg0.CLK
clk => csr_readdata[29]~reg0.CLK
clk => csr_readdata[30]~reg0.CLK
clk => csr_readdata[31]~reg0.CLK
clk => out_payload[0].CLK
clk => out_payload[1].CLK
clk => out_payload[2].CLK
clk => out_payload[3].CLK
clk => out_payload[4].CLK
clk => out_payload[5].CLK
clk => out_payload[6].CLK
clk => out_payload[7].CLK
clk => out_payload[8].CLK
clk => out_payload[9].CLK
clk => out_payload[10].CLK
clk => out_payload[11].CLK
clk => out_payload[12].CLK
clk => out_payload[13].CLK
clk => out_payload[14].CLK
clk => out_payload[15].CLK
clk => out_payload[16].CLK
clk => out_payload[17].CLK
clk => out_payload[18].CLK
clk => out_payload[19].CLK
clk => out_payload[20].CLK
clk => out_payload[21].CLK
clk => out_payload[22].CLK
clk => out_payload[23].CLK
clk => out_payload[24].CLK
clk => out_payload[25].CLK
clk => out_payload[26].CLK
clk => out_payload[27].CLK
clk => out_payload[28].CLK
clk => out_payload[29].CLK
clk => out_payload[30].CLK
clk => out_payload[31].CLK
clk => out_valid~reg0.CLK
clk => internal_out_valid.CLK
clk => full.CLK
clk => empty.CLK
clk => rd_ptr[0].CLK
clk => rd_ptr[1].CLK
clk => rd_ptr[2].CLK
clk => wr_ptr[0].CLK
clk => wr_ptr[1].CLK
clk => wr_ptr[2].CLK
clk => internal_out_payload[0].CLK
clk => internal_out_payload[1].CLK
clk => internal_out_payload[2].CLK
clk => internal_out_payload[3].CLK
clk => internal_out_payload[4].CLK
clk => internal_out_payload[5].CLK
clk => internal_out_payload[6].CLK
clk => internal_out_payload[7].CLK
clk => internal_out_payload[8].CLK
clk => internal_out_payload[9].CLK
clk => internal_out_payload[10].CLK
clk => internal_out_payload[11].CLK
clk => internal_out_payload[12].CLK
clk => internal_out_payload[13].CLK
clk => internal_out_payload[14].CLK
clk => internal_out_payload[15].CLK
clk => internal_out_payload[16].CLK
clk => internal_out_payload[17].CLK
clk => internal_out_payload[18].CLK
clk => internal_out_payload[19].CLK
clk => internal_out_payload[20].CLK
clk => internal_out_payload[21].CLK
clk => internal_out_payload[22].CLK
clk => internal_out_payload[23].CLK
clk => internal_out_payload[24].CLK
clk => internal_out_payload[25].CLK
clk => internal_out_payload[26].CLK
clk => internal_out_payload[27].CLK
clk => internal_out_payload[28].CLK
clk => internal_out_payload[29].CLK
clk => internal_out_payload[30].CLK
clk => internal_out_payload[31].CLK
clk => mem.CLK0
reset => csr_readdata[0]~reg0.ACLR
reset => csr_readdata[1]~reg0.ACLR
reset => csr_readdata[2]~reg0.ACLR
reset => csr_readdata[3]~reg0.ACLR
reset => csr_readdata[4]~reg0.ACLR
reset => csr_readdata[5]~reg0.ACLR
reset => csr_readdata[6]~reg0.ACLR
reset => csr_readdata[7]~reg0.ACLR
reset => csr_readdata[8]~reg0.ACLR
reset => csr_readdata[9]~reg0.ACLR
reset => csr_readdata[10]~reg0.ACLR
reset => csr_readdata[11]~reg0.ACLR
reset => csr_readdata[12]~reg0.ACLR
reset => csr_readdata[13]~reg0.ACLR
reset => csr_readdata[14]~reg0.ACLR
reset => csr_readdata[15]~reg0.ACLR
reset => csr_readdata[16]~reg0.ACLR
reset => csr_readdata[17]~reg0.ACLR
reset => csr_readdata[18]~reg0.ACLR
reset => csr_readdata[19]~reg0.ACLR
reset => csr_readdata[20]~reg0.ACLR
reset => csr_readdata[21]~reg0.ACLR
reset => csr_readdata[22]~reg0.ACLR
reset => csr_readdata[23]~reg0.ACLR
reset => csr_readdata[24]~reg0.ACLR
reset => csr_readdata[25]~reg0.ACLR
reset => csr_readdata[26]~reg0.ACLR
reset => csr_readdata[27]~reg0.ACLR
reset => csr_readdata[28]~reg0.ACLR
reset => csr_readdata[29]~reg0.ACLR
reset => csr_readdata[30]~reg0.ACLR
reset => csr_readdata[31]~reg0.ACLR
reset => out_payload[0].ACLR
reset => out_payload[1].ACLR
reset => out_payload[2].ACLR
reset => out_payload[3].ACLR
reset => out_payload[4].ACLR
reset => out_payload[5].ACLR
reset => out_payload[6].ACLR
reset => out_payload[7].ACLR
reset => out_payload[8].ACLR
reset => out_payload[9].ACLR
reset => out_payload[10].ACLR
reset => out_payload[11].ACLR
reset => out_payload[12].ACLR
reset => out_payload[13].ACLR
reset => out_payload[14].ACLR
reset => out_payload[15].ACLR
reset => out_payload[16].ACLR
reset => out_payload[17].ACLR
reset => out_payload[18].ACLR
reset => out_payload[19].ACLR
reset => out_payload[20].ACLR
reset => out_payload[21].ACLR
reset => out_payload[22].ACLR
reset => out_payload[23].ACLR
reset => out_payload[24].ACLR
reset => out_payload[25].ACLR
reset => out_payload[26].ACLR
reset => out_payload[27].ACLR
reset => out_payload[28].ACLR
reset => out_payload[29].ACLR
reset => out_payload[30].ACLR
reset => out_payload[31].ACLR
reset => out_valid~reg0.ACLR
reset => internal_out_valid.ACLR
reset => full.ACLR
reset => empty.PRESET
reset => rd_ptr[0].ACLR
reset => rd_ptr[1].ACLR
reset => rd_ptr[2].ACLR
reset => wr_ptr[0].ACLR
reset => wr_ptr[1].ACLR
reset => wr_ptr[2].ACLR
in_data[0] => mem.data_a[0].DATAIN
in_data[0] => mem.DATAIN
in_data[1] => mem.data_a[1].DATAIN
in_data[1] => mem.DATAIN1
in_data[2] => mem.data_a[2].DATAIN
in_data[2] => mem.DATAIN2
in_data[3] => mem.data_a[3].DATAIN
in_data[3] => mem.DATAIN3
in_data[4] => mem.data_a[4].DATAIN
in_data[4] => mem.DATAIN4
in_data[5] => mem.data_a[5].DATAIN
in_data[5] => mem.DATAIN5
in_data[6] => mem.data_a[6].DATAIN
in_data[6] => mem.DATAIN6
in_data[7] => mem.data_a[7].DATAIN
in_data[7] => mem.DATAIN7
in_data[8] => mem.data_a[8].DATAIN
in_data[8] => mem.DATAIN8
in_data[9] => mem.data_a[9].DATAIN
in_data[9] => mem.DATAIN9
in_data[10] => mem.data_a[10].DATAIN
in_data[10] => mem.DATAIN10
in_data[11] => mem.data_a[11].DATAIN
in_data[11] => mem.DATAIN11
in_data[12] => mem.data_a[12].DATAIN
in_data[12] => mem.DATAIN12
in_data[13] => mem.data_a[13].DATAIN
in_data[13] => mem.DATAIN13
in_data[14] => mem.data_a[14].DATAIN
in_data[14] => mem.DATAIN14
in_data[15] => mem.data_a[15].DATAIN
in_data[15] => mem.DATAIN15
in_data[16] => mem.data_a[16].DATAIN
in_data[16] => mem.DATAIN16
in_data[17] => mem.data_a[17].DATAIN
in_data[17] => mem.DATAIN17
in_data[18] => mem.data_a[18].DATAIN
in_data[18] => mem.DATAIN18
in_data[19] => mem.data_a[19].DATAIN
in_data[19] => mem.DATAIN19
in_data[20] => mem.data_a[20].DATAIN
in_data[20] => mem.DATAIN20
in_data[21] => mem.data_a[21].DATAIN
in_data[21] => mem.DATAIN21
in_data[22] => mem.data_a[22].DATAIN
in_data[22] => mem.DATAIN22
in_data[23] => mem.data_a[23].DATAIN
in_data[23] => mem.DATAIN23
in_data[24] => mem.data_a[24].DATAIN
in_data[24] => mem.DATAIN24
in_data[25] => mem.data_a[25].DATAIN
in_data[25] => mem.DATAIN25
in_data[26] => mem.data_a[26].DATAIN
in_data[26] => mem.DATAIN26
in_data[27] => mem.data_a[27].DATAIN
in_data[27] => mem.DATAIN27
in_data[28] => mem.data_a[28].DATAIN
in_data[28] => mem.DATAIN28
in_data[29] => mem.data_a[29].DATAIN
in_data[29] => mem.DATAIN29
in_data[30] => mem.data_a[30].DATAIN
in_data[30] => mem.DATAIN30
in_data[31] => mem.data_a[31].DATAIN
in_data[31] => mem.DATAIN31
in_valid => write.IN1
in_startofpacket => ~NO_FANOUT~
in_endofpacket => ~NO_FANOUT~
in_empty[0] => ~NO_FANOUT~
in_error[0] => out_error[0].DATAIN
in_error[0] => out_empty[0].DATAIN
in_channel[0] => out_channel[0].DATAIN
out_ready => internal_out_ready.IN1
csr_address[0] => ~NO_FANOUT~
csr_address[1] => ~NO_FANOUT~
csr_write => ~NO_FANOUT~
csr_read => csr_readdata[0]~reg0.ENA
csr_read => csr_readdata[31]~reg0.ENA
csr_read => csr_readdata[30]~reg0.ENA
csr_read => csr_readdata[29]~reg0.ENA
csr_read => csr_readdata[28]~reg0.ENA
csr_read => csr_readdata[27]~reg0.ENA
csr_read => csr_readdata[26]~reg0.ENA
csr_read => csr_readdata[25]~reg0.ENA
csr_read => csr_readdata[24]~reg0.ENA
csr_read => csr_readdata[23]~reg0.ENA
csr_read => csr_readdata[22]~reg0.ENA
csr_read => csr_readdata[21]~reg0.ENA
csr_read => csr_readdata[20]~reg0.ENA
csr_read => csr_readdata[19]~reg0.ENA
csr_read => csr_readdata[18]~reg0.ENA
csr_read => csr_readdata[17]~reg0.ENA
csr_read => csr_readdata[16]~reg0.ENA
csr_read => csr_readdata[15]~reg0.ENA
csr_read => csr_readdata[14]~reg0.ENA
csr_read => csr_readdata[13]~reg0.ENA
csr_read => csr_readdata[12]~reg0.ENA
csr_read => csr_readdata[11]~reg0.ENA
csr_read => csr_readdata[10]~reg0.ENA
csr_read => csr_readdata[9]~reg0.ENA
csr_read => csr_readdata[8]~reg0.ENA
csr_read => csr_readdata[7]~reg0.ENA
csr_read => csr_readdata[6]~reg0.ENA
csr_read => csr_readdata[5]~reg0.ENA
csr_read => csr_readdata[4]~reg0.ENA
csr_read => csr_readdata[3]~reg0.ENA
csr_read => csr_readdata[2]~reg0.ENA
csr_read => csr_readdata[1]~reg0.ENA
csr_writedata[0] => ~NO_FANOUT~
csr_writedata[1] => ~NO_FANOUT~
csr_writedata[2] => ~NO_FANOUT~
csr_writedata[3] => ~NO_FANOUT~
csr_writedata[4] => ~NO_FANOUT~
csr_writedata[5] => ~NO_FANOUT~
csr_writedata[6] => ~NO_FANOUT~
csr_writedata[7] => ~NO_FANOUT~
csr_writedata[8] => ~NO_FANOUT~
csr_writedata[9] => ~NO_FANOUT~
csr_writedata[10] => ~NO_FANOUT~
csr_writedata[11] => ~NO_FANOUT~
csr_writedata[12] => ~NO_FANOUT~
csr_writedata[13] => ~NO_FANOUT~
csr_writedata[14] => ~NO_FANOUT~
csr_writedata[15] => ~NO_FANOUT~
csr_writedata[16] => ~NO_FANOUT~
csr_writedata[17] => ~NO_FANOUT~
csr_writedata[18] => ~NO_FANOUT~
csr_writedata[19] => ~NO_FANOUT~
csr_writedata[20] => ~NO_FANOUT~
csr_writedata[21] => ~NO_FANOUT~
csr_writedata[22] => ~NO_FANOUT~
csr_writedata[23] => ~NO_FANOUT~
csr_writedata[24] => ~NO_FANOUT~
csr_writedata[25] => ~NO_FANOUT~
csr_writedata[26] => ~NO_FANOUT~
csr_writedata[27] => ~NO_FANOUT~
csr_writedata[28] => ~NO_FANOUT~
csr_writedata[29] => ~NO_FANOUT~
csr_writedata[30] => ~NO_FANOUT~
csr_writedata[31] => ~NO_FANOUT~


|main|Proyecto:u1|altera_merlin_slave_agent:sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent
clk => clk.IN1
reset => reset.IN1
m0_readdata[0] => rdata_fifo_src_data[0].DATAIN
m0_readdata[1] => rdata_fifo_src_data[1].DATAIN
m0_readdata[2] => rdata_fifo_src_data[2].DATAIN
m0_readdata[3] => rdata_fifo_src_data[3].DATAIN
m0_readdata[4] => rdata_fifo_src_data[4].DATAIN
m0_readdata[5] => rdata_fifo_src_data[5].DATAIN
m0_readdata[6] => rdata_fifo_src_data[6].DATAIN
m0_readdata[7] => rdata_fifo_src_data[7].DATAIN
m0_readdata[8] => rdata_fifo_src_data[8].DATAIN
m0_readdata[9] => rdata_fifo_src_data[9].DATAIN
m0_readdata[10] => rdata_fifo_src_data[10].DATAIN
m0_readdata[11] => rdata_fifo_src_data[11].DATAIN
m0_readdata[12] => rdata_fifo_src_data[12].DATAIN
m0_readdata[13] => rdata_fifo_src_data[13].DATAIN
m0_readdata[14] => rdata_fifo_src_data[14].DATAIN
m0_readdata[15] => rdata_fifo_src_data[15].DATAIN
m0_readdata[16] => rdata_fifo_src_data[16].DATAIN
m0_readdata[17] => rdata_fifo_src_data[17].DATAIN
m0_readdata[18] => rdata_fifo_src_data[18].DATAIN
m0_readdata[19] => rdata_fifo_src_data[19].DATAIN
m0_readdata[20] => rdata_fifo_src_data[20].DATAIN
m0_readdata[21] => rdata_fifo_src_data[21].DATAIN
m0_readdata[22] => rdata_fifo_src_data[22].DATAIN
m0_readdata[23] => rdata_fifo_src_data[23].DATAIN
m0_readdata[24] => rdata_fifo_src_data[24].DATAIN
m0_readdata[25] => rdata_fifo_src_data[25].DATAIN
m0_readdata[26] => rdata_fifo_src_data[26].DATAIN
m0_readdata[27] => rdata_fifo_src_data[27].DATAIN
m0_readdata[28] => rdata_fifo_src_data[28].DATAIN
m0_readdata[29] => rdata_fifo_src_data[29].DATAIN
m0_readdata[30] => rdata_fifo_src_data[30].DATAIN
m0_readdata[31] => rdata_fifo_src_data[31].DATAIN
m0_waitrequest => cp_ready.IN0
m0_readdatavalid => rdata_fifo_src_valid.DATAIN
rf_source_ready => cp_ready.IN1
rf_source_ready => m0_write.IN1
rf_source_ready => m0_lock.IN1
rf_source_ready => rf_source_valid.IN1
rf_source_ready => m0_read.IN1
rf_sink_data[0] => ~NO_FANOUT~
rf_sink_data[1] => ~NO_FANOUT~
rf_sink_data[2] => ~NO_FANOUT~
rf_sink_data[3] => ~NO_FANOUT~
rf_sink_data[4] => ~NO_FANOUT~
rf_sink_data[5] => ~NO_FANOUT~
rf_sink_data[6] => ~NO_FANOUT~
rf_sink_data[7] => ~NO_FANOUT~
rf_sink_data[8] => ~NO_FANOUT~
rf_sink_data[9] => ~NO_FANOUT~
rf_sink_data[10] => ~NO_FANOUT~
rf_sink_data[11] => ~NO_FANOUT~
rf_sink_data[12] => ~NO_FANOUT~
rf_sink_data[13] => ~NO_FANOUT~
rf_sink_data[14] => ~NO_FANOUT~
rf_sink_data[15] => ~NO_FANOUT~
rf_sink_data[16] => ~NO_FANOUT~
rf_sink_data[17] => ~NO_FANOUT~
rf_sink_data[18] => ~NO_FANOUT~
rf_sink_data[19] => ~NO_FANOUT~
rf_sink_data[20] => ~NO_FANOUT~
rf_sink_data[21] => ~NO_FANOUT~
rf_sink_data[22] => ~NO_FANOUT~
rf_sink_data[23] => ~NO_FANOUT~
rf_sink_data[24] => ~NO_FANOUT~
rf_sink_data[25] => ~NO_FANOUT~
rf_sink_data[26] => ~NO_FANOUT~
rf_sink_data[27] => ~NO_FANOUT~
rf_sink_data[28] => ~NO_FANOUT~
rf_sink_data[29] => ~NO_FANOUT~
rf_sink_data[30] => ~NO_FANOUT~
rf_sink_data[31] => ~NO_FANOUT~
rf_sink_data[32] => rp_data[32].DATAIN
rf_sink_data[33] => rp_data[33].DATAIN
rf_sink_data[34] => rp_data[34].DATAIN
rf_sink_data[35] => rp_data[35].DATAIN
rf_sink_data[36] => rf_sink_addr[0].IN1
rf_sink_data[37] => rf_sink_addr[1].IN1
rf_sink_data[38] => rf_sink_addr[2].IN1
rf_sink_data[39] => rf_sink_addr[3].IN1
rf_sink_data[40] => rf_sink_addr[4].IN1
rf_sink_data[41] => rf_sink_addr[5].IN1
rf_sink_data[42] => rf_sink_addr[6].IN1
rf_sink_data[43] => rf_sink_addr[7].IN1
rf_sink_data[44] => rf_sink_addr[8].IN1
rf_sink_data[45] => rf_sink_addr[9].IN1
rf_sink_data[46] => rf_sink_addr[10].IN1
rf_sink_data[47] => rf_sink_addr[11].IN1
rf_sink_data[48] => rf_sink_addr[12].IN1
rf_sink_data[49] => rf_sink_addr[13].IN1
rf_sink_data[50] => rf_sink_addr[14].IN1
rf_sink_data[51] => rf_sink_addr[15].IN1
rf_sink_data[52] => rf_sink_addr[16].IN1
rf_sink_data[53] => rf_sink_addr[17].IN1
rf_sink_data[54] => rf_sink_addr[18].IN1
rf_sink_data[55] => rf_sink_addr[19].IN1
rf_sink_data[56] => rf_sink_addr[20].IN1
rf_sink_data[57] => rf_sink_addr[21].IN1
rf_sink_data[58] => rf_sink_addr[22].IN1
rf_sink_data[59] => rf_sink_addr[23].IN1
rf_sink_data[60] => rf_sink_addr[24].IN1
rf_sink_data[61] => rf_sink_addr[25].IN1
rf_sink_data[62] => rf_sink_addr[26].IN1
rf_sink_data[63] => rf_sink_addr[27].IN1
rf_sink_data[64] => rf_sink_addr[28].IN1
rf_sink_data[65] => rf_sink_addr[29].IN1
rf_sink_data[66] => rf_sink_addr[30].IN1
rf_sink_data[67] => rf_sink_addr[31].IN1
rf_sink_data[68] => rf_sink_compressed.IN1
rf_sink_data[69] => rp_data[69].DATAIN
rf_sink_data[70] => rp_data[70].DATAIN
rf_sink_data[71] => rp_data.IN0
rf_sink_data[72] => rp_data[72].DATAIN
rf_sink_data[73] => rf_sink_byte_cnt[0].IN1
rf_sink_data[74] => rf_sink_byte_cnt[1].IN1
rf_sink_data[75] => rf_sink_byte_cnt[2].IN1
rf_sink_data[76] => rf_sink_burstwrap[0].IN1
rf_sink_data[77] => rf_sink_burstwrap[1].IN1
rf_sink_data[78] => rf_sink_burstwrap[2].IN1
rf_sink_data[79] => rp_data[79].DATAIN
rf_sink_data[80] => rp_data[84].DATAIN
rf_sink_data[81] => rp_data[85].DATAIN
rf_sink_data[82] => rp_data[86].DATAIN
rf_sink_data[83] => rp_data[87].DATAIN
rf_sink_data[84] => rp_data[80].DATAIN
rf_sink_data[85] => rp_data[81].DATAIN
rf_sink_data[86] => rp_data[82].DATAIN
rf_sink_data[87] => rp_data[83].DATAIN
rf_sink_data[88] => rp_data[88].DATAIN
rf_sink_data[89] => rdata_fifo_sink_ready.IN0
rf_sink_data[89] => comb.IN0
rf_sink_valid => rdata_fifo_sink_ready.IN1
rf_sink_valid => comb.IN1
rf_sink_startofpacket => rf_sink_startofpacket.IN1
rf_sink_endofpacket => rf_sink_endofpacket.IN1
rdata_fifo_src_ready => ~NO_FANOUT~
rdata_fifo_sink_data[0] => rp_data[0].DATAIN
rdata_fifo_sink_data[1] => rp_data[1].DATAIN
rdata_fifo_sink_data[2] => rp_data[2].DATAIN
rdata_fifo_sink_data[3] => rp_data[3].DATAIN
rdata_fifo_sink_data[4] => rp_data[4].DATAIN
rdata_fifo_sink_data[5] => rp_data[5].DATAIN
rdata_fifo_sink_data[6] => rp_data[6].DATAIN
rdata_fifo_sink_data[7] => rp_data[7].DATAIN
rdata_fifo_sink_data[8] => rp_data[8].DATAIN
rdata_fifo_sink_data[9] => rp_data[9].DATAIN
rdata_fifo_sink_data[10] => rp_data[10].DATAIN
rdata_fifo_sink_data[11] => rp_data[11].DATAIN
rdata_fifo_sink_data[12] => rp_data[12].DATAIN
rdata_fifo_sink_data[13] => rp_data[13].DATAIN
rdata_fifo_sink_data[14] => rp_data[14].DATAIN
rdata_fifo_sink_data[15] => rp_data[15].DATAIN
rdata_fifo_sink_data[16] => rp_data[16].DATAIN
rdata_fifo_sink_data[17] => rp_data[17].DATAIN
rdata_fifo_sink_data[18] => rp_data[18].DATAIN
rdata_fifo_sink_data[19] => rp_data[19].DATAIN
rdata_fifo_sink_data[20] => rp_data[20].DATAIN
rdata_fifo_sink_data[21] => rp_data[21].DATAIN
rdata_fifo_sink_data[22] => rp_data[22].DATAIN
rdata_fifo_sink_data[23] => rp_data[23].DATAIN
rdata_fifo_sink_data[24] => rp_data[24].DATAIN
rdata_fifo_sink_data[25] => rp_data[25].DATAIN
rdata_fifo_sink_data[26] => rp_data[26].DATAIN
rdata_fifo_sink_data[27] => rp_data[27].DATAIN
rdata_fifo_sink_data[28] => rp_data[28].DATAIN
rdata_fifo_sink_data[29] => rp_data[29].DATAIN
rdata_fifo_sink_data[30] => rp_data[30].DATAIN
rdata_fifo_sink_data[31] => rp_data[31].DATAIN
rdata_fifo_sink_valid => rp_valid.IN1
rdata_fifo_sink_valid => rdata_fifo_sink_ready.IN0
rdata_fifo_sink_valid => comb.IN1
cp_valid => local_lock.IN0
cp_valid => local_write.IN0
cp_valid => local_read.IN0
cp_valid => local_compressed_read.IN0
cp_data[0] => m0_writedata[0].DATAIN
cp_data[1] => m0_writedata[1].DATAIN
cp_data[2] => m0_writedata[2].DATAIN
cp_data[3] => m0_writedata[3].DATAIN
cp_data[4] => m0_writedata[4].DATAIN
cp_data[5] => m0_writedata[5].DATAIN
cp_data[6] => m0_writedata[6].DATAIN
cp_data[7] => m0_writedata[7].DATAIN
cp_data[8] => m0_writedata[8].DATAIN
cp_data[9] => m0_writedata[9].DATAIN
cp_data[10] => m0_writedata[10].DATAIN
cp_data[11] => m0_writedata[11].DATAIN
cp_data[12] => m0_writedata[12].DATAIN
cp_data[13] => m0_writedata[13].DATAIN
cp_data[14] => m0_writedata[14].DATAIN
cp_data[15] => m0_writedata[15].DATAIN
cp_data[16] => m0_writedata[16].DATAIN
cp_data[17] => m0_writedata[17].DATAIN
cp_data[18] => m0_writedata[18].DATAIN
cp_data[19] => m0_writedata[19].DATAIN
cp_data[20] => m0_writedata[20].DATAIN
cp_data[21] => m0_writedata[21].DATAIN
cp_data[22] => m0_writedata[22].DATAIN
cp_data[23] => m0_writedata[23].DATAIN
cp_data[24] => m0_writedata[24].DATAIN
cp_data[25] => m0_writedata[25].DATAIN
cp_data[26] => m0_writedata[26].DATAIN
cp_data[27] => m0_writedata[27].DATAIN
cp_data[28] => m0_writedata[28].DATAIN
cp_data[29] => m0_writedata[29].DATAIN
cp_data[30] => m0_writedata[30].DATAIN
cp_data[31] => m0_writedata[31].DATAIN
cp_data[32] => rf_source_data[32].DATAIN
cp_data[32] => m0_byteenable[0].DATAIN
cp_data[33] => rf_source_data[33].DATAIN
cp_data[33] => m0_byteenable[1].DATAIN
cp_data[34] => rf_source_data[34].DATAIN
cp_data[34] => m0_byteenable[2].DATAIN
cp_data[35] => rf_source_data[35].DATAIN
cp_data[35] => m0_byteenable[3].DATAIN
cp_data[36] => rf_source_data[36].DATAIN
cp_data[36] => m0_address[0].DATAIN
cp_data[37] => rf_source_data[37].DATAIN
cp_data[37] => m0_address[1].DATAIN
cp_data[38] => rf_source_data[38].DATAIN
cp_data[38] => m0_address[2].DATAIN
cp_data[39] => rf_source_data[39].DATAIN
cp_data[39] => m0_address[3].DATAIN
cp_data[40] => rf_source_data[40].DATAIN
cp_data[40] => m0_address[4].DATAIN
cp_data[41] => rf_source_data[41].DATAIN
cp_data[41] => m0_address[5].DATAIN
cp_data[42] => rf_source_data[42].DATAIN
cp_data[42] => m0_address[6].DATAIN
cp_data[43] => rf_source_data[43].DATAIN
cp_data[43] => m0_address[7].DATAIN
cp_data[44] => rf_source_data[44].DATAIN
cp_data[44] => m0_address[8].DATAIN
cp_data[45] => rf_source_data[45].DATAIN
cp_data[45] => m0_address[9].DATAIN
cp_data[46] => rf_source_data[46].DATAIN
cp_data[46] => m0_address[10].DATAIN
cp_data[47] => rf_source_data[47].DATAIN
cp_data[47] => m0_address[11].DATAIN
cp_data[48] => rf_source_data[48].DATAIN
cp_data[48] => m0_address[12].DATAIN
cp_data[49] => rf_source_data[49].DATAIN
cp_data[49] => m0_address[13].DATAIN
cp_data[50] => rf_source_data[50].DATAIN
cp_data[50] => m0_address[14].DATAIN
cp_data[51] => rf_source_data[51].DATAIN
cp_data[51] => m0_address[15].DATAIN
cp_data[52] => rf_source_data[52].DATAIN
cp_data[52] => m0_address[16].DATAIN
cp_data[53] => rf_source_data[53].DATAIN
cp_data[53] => m0_address[17].DATAIN
cp_data[54] => rf_source_data[54].DATAIN
cp_data[54] => m0_address[18].DATAIN
cp_data[55] => rf_source_data[55].DATAIN
cp_data[55] => m0_address[19].DATAIN
cp_data[56] => rf_source_data[56].DATAIN
cp_data[56] => m0_address[20].DATAIN
cp_data[57] => rf_source_data[57].DATAIN
cp_data[57] => m0_address[21].DATAIN
cp_data[58] => rf_source_data[58].DATAIN
cp_data[58] => m0_address[22].DATAIN
cp_data[59] => rf_source_data[59].DATAIN
cp_data[59] => m0_address[23].DATAIN
cp_data[60] => rf_source_data[60].DATAIN
cp_data[60] => m0_address[24].DATAIN
cp_data[61] => rf_source_data[61].DATAIN
cp_data[61] => m0_address[25].DATAIN
cp_data[62] => rf_source_data[62].DATAIN
cp_data[62] => m0_address[26].DATAIN
cp_data[63] => rf_source_data[63].DATAIN
cp_data[63] => m0_address[27].DATAIN
cp_data[64] => rf_source_data[64].DATAIN
cp_data[64] => m0_address[28].DATAIN
cp_data[65] => rf_source_data[65].DATAIN
cp_data[65] => m0_address[29].DATAIN
cp_data[66] => rf_source_data[66].DATAIN
cp_data[66] => m0_address[30].DATAIN
cp_data[67] => rf_source_data[67].DATAIN
cp_data[67] => m0_address[31].DATAIN
cp_data[68] => local_compressed_read.IN1
cp_data[68] => rf_source_data[68].DATAIN
cp_data[69] => rf_source_data[69].DATAIN
cp_data[69] => nonposted_write_endofpacket.IN1
cp_data[70] => local_write.IN1
cp_data[70] => rf_source_data[70].DATAIN
cp_data[71] => local_read.IN1
cp_data[71] => rf_source_data[71].DATAIN
cp_data[72] => local_lock.IN1
cp_data[72] => rf_source_data[72].DATAIN
cp_data[73] => m0_burstcount.DATAA
cp_data[73] => rf_source_data[73].DATAIN
cp_data[74] => m0_burstcount.DATAA
cp_data[74] => rf_source_data[74].DATAIN
cp_data[75] => m0_burstcount.DATAA
cp_data[75] => rf_source_data[75].DATAIN
cp_data[76] => rf_source_data[76].DATAIN
cp_data[77] => rf_source_data[77].DATAIN
cp_data[78] => rf_source_data[78].DATAIN
cp_data[79] => rf_source_data[79].DATAIN
cp_data[80] => rf_source_data[80].DATAIN
cp_data[81] => rf_source_data[81].DATAIN
cp_data[82] => rf_source_data[82].DATAIN
cp_data[83] => rf_source_data[83].DATAIN
cp_data[84] => rf_source_data[84].DATAIN
cp_data[85] => rf_source_data[85].DATAIN
cp_data[86] => rf_source_data[86].DATAIN
cp_data[87] => rf_source_data[87].DATAIN
cp_data[88] => rf_source_data[88].DATAIN
cp_data[88] => m0_debugaccess.DATAIN
cp_channel[0] => ~NO_FANOUT~
cp_channel[1] => ~NO_FANOUT~
cp_channel[2] => ~NO_FANOUT~
cp_channel[3] => ~NO_FANOUT~
cp_channel[4] => ~NO_FANOUT~
cp_channel[5] => ~NO_FANOUT~
cp_channel[6] => ~NO_FANOUT~
cp_channel[7] => ~NO_FANOUT~
cp_channel[8] => ~NO_FANOUT~
cp_channel[9] => ~NO_FANOUT~
cp_channel[10] => ~NO_FANOUT~
cp_channel[11] => ~NO_FANOUT~
cp_channel[12] => ~NO_FANOUT~
cp_startofpacket => rf_source_startofpacket.DATAIN
cp_endofpacket => nonposted_write_endofpacket.IN1
cp_endofpacket => rf_source_endofpacket.DATAIN
rp_ready => rp_ready.IN1


|main|Proyecto:u1|altera_merlin_slave_agent:sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
clk => burst_uncompress_address_offset[0].CLK
clk => burst_uncompress_address_offset[1].CLK
clk => burst_uncompress_address_offset[2].CLK
clk => burst_uncompress_address_offset[3].CLK
clk => burst_uncompress_address_offset[4].CLK
clk => burst_uncompress_address_offset[5].CLK
clk => burst_uncompress_address_offset[6].CLK
clk => burst_uncompress_address_offset[7].CLK
clk => burst_uncompress_address_offset[8].CLK
clk => burst_uncompress_address_offset[9].CLK
clk => burst_uncompress_address_offset[10].CLK
clk => burst_uncompress_address_offset[11].CLK
clk => burst_uncompress_address_offset[12].CLK
clk => burst_uncompress_address_offset[13].CLK
clk => burst_uncompress_address_offset[14].CLK
clk => burst_uncompress_address_offset[15].CLK
clk => burst_uncompress_address_offset[16].CLK
clk => burst_uncompress_address_offset[17].CLK
clk => burst_uncompress_address_offset[18].CLK
clk => burst_uncompress_address_offset[19].CLK
clk => burst_uncompress_address_offset[20].CLK
clk => burst_uncompress_address_offset[21].CLK
clk => burst_uncompress_address_offset[22].CLK
clk => burst_uncompress_address_offset[23].CLK
clk => burst_uncompress_address_offset[24].CLK
clk => burst_uncompress_address_offset[25].CLK
clk => burst_uncompress_address_offset[26].CLK
clk => burst_uncompress_address_offset[27].CLK
clk => burst_uncompress_address_offset[28].CLK
clk => burst_uncompress_address_offset[29].CLK
clk => burst_uncompress_address_offset[30].CLK
clk => burst_uncompress_address_offset[31].CLK
clk => burst_uncompress_address_base[0].CLK
clk => burst_uncompress_address_base[1].CLK
clk => burst_uncompress_address_base[2].CLK
clk => burst_uncompress_address_base[3].CLK
clk => burst_uncompress_address_base[4].CLK
clk => burst_uncompress_address_base[5].CLK
clk => burst_uncompress_address_base[6].CLK
clk => burst_uncompress_address_base[7].CLK
clk => burst_uncompress_address_base[8].CLK
clk => burst_uncompress_address_base[9].CLK
clk => burst_uncompress_address_base[10].CLK
clk => burst_uncompress_address_base[11].CLK
clk => burst_uncompress_address_base[12].CLK
clk => burst_uncompress_address_base[13].CLK
clk => burst_uncompress_address_base[14].CLK
clk => burst_uncompress_address_base[15].CLK
clk => burst_uncompress_address_base[16].CLK
clk => burst_uncompress_address_base[17].CLK
clk => burst_uncompress_address_base[18].CLK
clk => burst_uncompress_address_base[19].CLK
clk => burst_uncompress_address_base[20].CLK
clk => burst_uncompress_address_base[21].CLK
clk => burst_uncompress_address_base[22].CLK
clk => burst_uncompress_address_base[23].CLK
clk => burst_uncompress_address_base[24].CLK
clk => burst_uncompress_address_base[25].CLK
clk => burst_uncompress_address_base[26].CLK
clk => burst_uncompress_address_base[27].CLK
clk => burst_uncompress_address_base[28].CLK
clk => burst_uncompress_address_base[29].CLK
clk => burst_uncompress_address_base[30].CLK
clk => burst_uncompress_address_base[31].CLK
clk => burst_uncompress_byte_counter[0].CLK
clk => burst_uncompress_byte_counter[1].CLK
clk => burst_uncompress_byte_counter[2].CLK
clk => burst_uncompress_busy.CLK
reset => burst_uncompress_address_offset[0].ACLR
reset => burst_uncompress_address_offset[1].ACLR
reset => burst_uncompress_address_offset[2].ACLR
reset => burst_uncompress_address_offset[3].ACLR
reset => burst_uncompress_address_offset[4].ACLR
reset => burst_uncompress_address_offset[5].ACLR
reset => burst_uncompress_address_offset[6].ACLR
reset => burst_uncompress_address_offset[7].ACLR
reset => burst_uncompress_address_offset[8].ACLR
reset => burst_uncompress_address_offset[9].ACLR
reset => burst_uncompress_address_offset[10].ACLR
reset => burst_uncompress_address_offset[11].ACLR
reset => burst_uncompress_address_offset[12].ACLR
reset => burst_uncompress_address_offset[13].ACLR
reset => burst_uncompress_address_offset[14].ACLR
reset => burst_uncompress_address_offset[15].ACLR
reset => burst_uncompress_address_offset[16].ACLR
reset => burst_uncompress_address_offset[17].ACLR
reset => burst_uncompress_address_offset[18].ACLR
reset => burst_uncompress_address_offset[19].ACLR
reset => burst_uncompress_address_offset[20].ACLR
reset => burst_uncompress_address_offset[21].ACLR
reset => burst_uncompress_address_offset[22].ACLR
reset => burst_uncompress_address_offset[23].ACLR
reset => burst_uncompress_address_offset[24].ACLR
reset => burst_uncompress_address_offset[25].ACLR
reset => burst_uncompress_address_offset[26].ACLR
reset => burst_uncompress_address_offset[27].ACLR
reset => burst_uncompress_address_offset[28].ACLR
reset => burst_uncompress_address_offset[29].ACLR
reset => burst_uncompress_address_offset[30].ACLR
reset => burst_uncompress_address_offset[31].ACLR
reset => burst_uncompress_address_base[0].ACLR
reset => burst_uncompress_address_base[1].ACLR
reset => burst_uncompress_address_base[2].ACLR
reset => burst_uncompress_address_base[3].ACLR
reset => burst_uncompress_address_base[4].ACLR
reset => burst_uncompress_address_base[5].ACLR
reset => burst_uncompress_address_base[6].ACLR
reset => burst_uncompress_address_base[7].ACLR
reset => burst_uncompress_address_base[8].ACLR
reset => burst_uncompress_address_base[9].ACLR
reset => burst_uncompress_address_base[10].ACLR
reset => burst_uncompress_address_base[11].ACLR
reset => burst_uncompress_address_base[12].ACLR
reset => burst_uncompress_address_base[13].ACLR
reset => burst_uncompress_address_base[14].ACLR
reset => burst_uncompress_address_base[15].ACLR
reset => burst_uncompress_address_base[16].ACLR
reset => burst_uncompress_address_base[17].ACLR
reset => burst_uncompress_address_base[18].ACLR
reset => burst_uncompress_address_base[19].ACLR
reset => burst_uncompress_address_base[20].ACLR
reset => burst_uncompress_address_base[21].ACLR
reset => burst_uncompress_address_base[22].ACLR
reset => burst_uncompress_address_base[23].ACLR
reset => burst_uncompress_address_base[24].ACLR
reset => burst_uncompress_address_base[25].ACLR
reset => burst_uncompress_address_base[26].ACLR
reset => burst_uncompress_address_base[27].ACLR
reset => burst_uncompress_address_base[28].ACLR
reset => burst_uncompress_address_base[29].ACLR
reset => burst_uncompress_address_base[30].ACLR
reset => burst_uncompress_address_base[31].ACLR
reset => burst_uncompress_byte_counter[0].ACLR
reset => burst_uncompress_byte_counter[1].ACLR
reset => burst_uncompress_byte_counter[2].ACLR
reset => burst_uncompress_busy.ACLR
sink_startofpacket => source_startofpacket.IN1
sink_endofpacket => source_endofpacket.IN1
sink_valid => first_packet_beat.IN1
sink_valid => last_packet_beat.IN1
sink_valid => last_packet_beat.IN1
sink_valid => always0.IN1
sink_valid => sink_ready.IN0
sink_valid => source_valid.DATAIN
sink_addr[0] => burst_uncompress_address_base.IN0
sink_addr[0] => comb.DATAB
sink_addr[0] => source_addr.DATAB
sink_addr[1] => burst_uncompress_address_base.IN0
sink_addr[1] => comb.DATAB
sink_addr[1] => source_addr.DATAB
sink_addr[2] => burst_uncompress_address_base.IN0
sink_addr[2] => comb.DATAB
sink_addr[2] => source_addr.DATAB
sink_addr[3] => burst_uncompress_address_base.IN0
sink_addr[3] => comb.DATAB
sink_addr[3] => source_addr.DATAB
sink_addr[4] => burst_uncompress_address_base.IN0
sink_addr[4] => comb.DATAB
sink_addr[4] => source_addr.DATAB
sink_addr[5] => burst_uncompress_address_base.IN0
sink_addr[5] => comb.DATAB
sink_addr[5] => source_addr.DATAB
sink_addr[6] => burst_uncompress_address_base.IN0
sink_addr[6] => comb.DATAB
sink_addr[6] => source_addr.DATAB
sink_addr[7] => burst_uncompress_address_base.IN0
sink_addr[7] => comb.DATAB
sink_addr[7] => source_addr.DATAB
sink_addr[8] => burst_uncompress_address_base.IN0
sink_addr[8] => comb.DATAB
sink_addr[8] => source_addr.DATAB
sink_addr[9] => burst_uncompress_address_base.IN0
sink_addr[9] => comb.DATAB
sink_addr[9] => source_addr.DATAB
sink_addr[10] => burst_uncompress_address_base.IN0
sink_addr[10] => comb.DATAB
sink_addr[10] => source_addr.DATAB
sink_addr[11] => burst_uncompress_address_base.IN0
sink_addr[11] => comb.DATAB
sink_addr[11] => source_addr.DATAB
sink_addr[12] => burst_uncompress_address_base.IN0
sink_addr[12] => comb.DATAB
sink_addr[12] => source_addr.DATAB
sink_addr[13] => burst_uncompress_address_base.IN0
sink_addr[13] => comb.DATAB
sink_addr[13] => source_addr.DATAB
sink_addr[14] => burst_uncompress_address_base.IN0
sink_addr[14] => comb.DATAB
sink_addr[14] => source_addr.DATAB
sink_addr[15] => burst_uncompress_address_base.IN0
sink_addr[15] => comb.DATAB
sink_addr[15] => source_addr.DATAB
sink_addr[16] => burst_uncompress_address_base.IN0
sink_addr[16] => comb.DATAB
sink_addr[16] => source_addr.DATAB
sink_addr[17] => burst_uncompress_address_base.IN0
sink_addr[17] => comb.DATAB
sink_addr[17] => source_addr.DATAB
sink_addr[18] => burst_uncompress_address_base.IN0
sink_addr[18] => comb.DATAB
sink_addr[18] => source_addr.DATAB
sink_addr[19] => burst_uncompress_address_base.IN0
sink_addr[19] => comb.DATAB
sink_addr[19] => source_addr.DATAB
sink_addr[20] => burst_uncompress_address_base.IN0
sink_addr[20] => comb.DATAB
sink_addr[20] => source_addr.DATAB
sink_addr[21] => burst_uncompress_address_base.IN0
sink_addr[21] => comb.DATAB
sink_addr[21] => source_addr.DATAB
sink_addr[22] => burst_uncompress_address_base.IN0
sink_addr[22] => comb.DATAB
sink_addr[22] => source_addr.DATAB
sink_addr[23] => burst_uncompress_address_base.IN0
sink_addr[23] => comb.DATAB
sink_addr[23] => source_addr.DATAB
sink_addr[24] => burst_uncompress_address_base.IN0
sink_addr[24] => comb.DATAB
sink_addr[24] => source_addr.DATAB
sink_addr[25] => burst_uncompress_address_base.IN0
sink_addr[25] => comb.DATAB
sink_addr[25] => source_addr.DATAB
sink_addr[26] => burst_uncompress_address_base.IN0
sink_addr[26] => comb.DATAB
sink_addr[26] => source_addr.DATAB
sink_addr[27] => burst_uncompress_address_base.IN0
sink_addr[27] => comb.DATAB
sink_addr[27] => source_addr.DATAB
sink_addr[28] => burst_uncompress_address_base.IN0
sink_addr[28] => comb.DATAB
sink_addr[28] => source_addr.DATAB
sink_addr[29] => burst_uncompress_address_base.IN0
sink_addr[29] => comb.DATAB
sink_addr[29] => source_addr.DATAB
sink_addr[30] => burst_uncompress_address_base.IN0
sink_addr[30] => comb.DATAB
sink_addr[30] => source_addr.DATAB
sink_addr[31] => burst_uncompress_address_base.IN0
sink_addr[31] => comb.DATAB
sink_addr[31] => source_addr.DATAB
sink_burstwrap[0] => p1_burst_uncompress_address_offset[0].IN1
sink_burstwrap[0] => source_burstwrap[0].DATAIN
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[1] => p1_burst_uncompress_address_offset[1].IN1
sink_burstwrap[1] => source_burstwrap[1].DATAIN
sink_burstwrap[1] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[2].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[31].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[30].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[29].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[28].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[27].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[26].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[25].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[24].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[23].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[22].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[21].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[20].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[19].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[18].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[17].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[16].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[15].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[14].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[13].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[12].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[11].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[10].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[9].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[8].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[7].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[6].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[5].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[4].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[3].IN1
sink_burstwrap[2] => source_burstwrap[2].DATAIN
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_byte_cnt[0] => source_byte_cnt.DATAB
sink_byte_cnt[0] => Add1.IN6
sink_byte_cnt[0] => Equal1.IN1
sink_byte_cnt[1] => source_byte_cnt.DATAB
sink_byte_cnt[1] => Add1.IN5
sink_byte_cnt[1] => Equal1.IN0
sink_byte_cnt[2] => source_byte_cnt.DATAB
sink_byte_cnt[2] => Add1.IN4
sink_byte_cnt[2] => Equal1.IN2
sink_is_compressed => last_packet_beat.IN1
source_ready => always1.IN1
source_ready => sink_ready.IN1


|main|Proyecto:u1|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo
clk => csr_readdata[0]~reg0.CLK
clk => csr_readdata[1]~reg0.CLK
clk => csr_readdata[2]~reg0.CLK
clk => csr_readdata[3]~reg0.CLK
clk => csr_readdata[4]~reg0.CLK
clk => csr_readdata[5]~reg0.CLK
clk => csr_readdata[6]~reg0.CLK
clk => csr_readdata[7]~reg0.CLK
clk => csr_readdata[8]~reg0.CLK
clk => csr_readdata[9]~reg0.CLK
clk => csr_readdata[10]~reg0.CLK
clk => csr_readdata[11]~reg0.CLK
clk => csr_readdata[12]~reg0.CLK
clk => csr_readdata[13]~reg0.CLK
clk => csr_readdata[14]~reg0.CLK
clk => csr_readdata[15]~reg0.CLK
clk => csr_readdata[16]~reg0.CLK
clk => csr_readdata[17]~reg0.CLK
clk => csr_readdata[18]~reg0.CLK
clk => csr_readdata[19]~reg0.CLK
clk => csr_readdata[20]~reg0.CLK
clk => csr_readdata[21]~reg0.CLK
clk => csr_readdata[22]~reg0.CLK
clk => csr_readdata[23]~reg0.CLK
clk => csr_readdata[24]~reg0.CLK
clk => csr_readdata[25]~reg0.CLK
clk => csr_readdata[26]~reg0.CLK
clk => csr_readdata[27]~reg0.CLK
clk => csr_readdata[28]~reg0.CLK
clk => csr_readdata[29]~reg0.CLK
clk => csr_readdata[30]~reg0.CLK
clk => csr_readdata[31]~reg0.CLK
clk => mem_used[1].CLK
clk => mem_used[0].CLK
clk => mem[1][0].CLK
clk => mem[1][1].CLK
clk => mem[1][2].CLK
clk => mem[1][3].CLK
clk => mem[1][4].CLK
clk => mem[1][5].CLK
clk => mem[1][6].CLK
clk => mem[1][7].CLK
clk => mem[1][8].CLK
clk => mem[1][9].CLK
clk => mem[1][10].CLK
clk => mem[1][11].CLK
clk => mem[1][12].CLK
clk => mem[1][13].CLK
clk => mem[1][14].CLK
clk => mem[1][15].CLK
clk => mem[1][16].CLK
clk => mem[1][17].CLK
clk => mem[1][18].CLK
clk => mem[1][19].CLK
clk => mem[1][20].CLK
clk => mem[1][21].CLK
clk => mem[1][22].CLK
clk => mem[1][23].CLK
clk => mem[1][24].CLK
clk => mem[1][25].CLK
clk => mem[1][26].CLK
clk => mem[1][27].CLK
clk => mem[1][28].CLK
clk => mem[1][29].CLK
clk => mem[1][30].CLK
clk => mem[1][31].CLK
clk => mem[1][32].CLK
clk => mem[1][33].CLK
clk => mem[1][34].CLK
clk => mem[1][35].CLK
clk => mem[1][36].CLK
clk => mem[1][37].CLK
clk => mem[1][38].CLK
clk => mem[1][39].CLK
clk => mem[1][40].CLK
clk => mem[1][41].CLK
clk => mem[1][42].CLK
clk => mem[1][43].CLK
clk => mem[1][44].CLK
clk => mem[1][45].CLK
clk => mem[1][46].CLK
clk => mem[1][47].CLK
clk => mem[1][48].CLK
clk => mem[1][49].CLK
clk => mem[1][50].CLK
clk => mem[1][51].CLK
clk => mem[1][52].CLK
clk => mem[1][53].CLK
clk => mem[1][54].CLK
clk => mem[1][55].CLK
clk => mem[1][56].CLK
clk => mem[1][57].CLK
clk => mem[1][58].CLK
clk => mem[1][59].CLK
clk => mem[1][60].CLK
clk => mem[1][61].CLK
clk => mem[1][62].CLK
clk => mem[1][63].CLK
clk => mem[1][64].CLK
clk => mem[1][65].CLK
clk => mem[1][66].CLK
clk => mem[1][67].CLK
clk => mem[1][68].CLK
clk => mem[1][69].CLK
clk => mem[1][70].CLK
clk => mem[1][71].CLK
clk => mem[1][72].CLK
clk => mem[1][73].CLK
clk => mem[1][74].CLK
clk => mem[1][75].CLK
clk => mem[1][76].CLK
clk => mem[1][77].CLK
clk => mem[1][78].CLK
clk => mem[1][79].CLK
clk => mem[1][80].CLK
clk => mem[1][81].CLK
clk => mem[1][82].CLK
clk => mem[1][83].CLK
clk => mem[1][84].CLK
clk => mem[1][85].CLK
clk => mem[1][86].CLK
clk => mem[1][87].CLK
clk => mem[1][88].CLK
clk => mem[1][89].CLK
clk => mem[1][90].CLK
clk => mem[1][91].CLK
clk => mem[0][0].CLK
clk => mem[0][1].CLK
clk => mem[0][2].CLK
clk => mem[0][3].CLK
clk => mem[0][4].CLK
clk => mem[0][5].CLK
clk => mem[0][6].CLK
clk => mem[0][7].CLK
clk => mem[0][8].CLK
clk => mem[0][9].CLK
clk => mem[0][10].CLK
clk => mem[0][11].CLK
clk => mem[0][12].CLK
clk => mem[0][13].CLK
clk => mem[0][14].CLK
clk => mem[0][15].CLK
clk => mem[0][16].CLK
clk => mem[0][17].CLK
clk => mem[0][18].CLK
clk => mem[0][19].CLK
clk => mem[0][20].CLK
clk => mem[0][21].CLK
clk => mem[0][22].CLK
clk => mem[0][23].CLK
clk => mem[0][24].CLK
clk => mem[0][25].CLK
clk => mem[0][26].CLK
clk => mem[0][27].CLK
clk => mem[0][28].CLK
clk => mem[0][29].CLK
clk => mem[0][30].CLK
clk => mem[0][31].CLK
clk => mem[0][32].CLK
clk => mem[0][33].CLK
clk => mem[0][34].CLK
clk => mem[0][35].CLK
clk => mem[0][36].CLK
clk => mem[0][37].CLK
clk => mem[0][38].CLK
clk => mem[0][39].CLK
clk => mem[0][40].CLK
clk => mem[0][41].CLK
clk => mem[0][42].CLK
clk => mem[0][43].CLK
clk => mem[0][44].CLK
clk => mem[0][45].CLK
clk => mem[0][46].CLK
clk => mem[0][47].CLK
clk => mem[0][48].CLK
clk => mem[0][49].CLK
clk => mem[0][50].CLK
clk => mem[0][51].CLK
clk => mem[0][52].CLK
clk => mem[0][53].CLK
clk => mem[0][54].CLK
clk => mem[0][55].CLK
clk => mem[0][56].CLK
clk => mem[0][57].CLK
clk => mem[0][58].CLK
clk => mem[0][59].CLK
clk => mem[0][60].CLK
clk => mem[0][61].CLK
clk => mem[0][62].CLK
clk => mem[0][63].CLK
clk => mem[0][64].CLK
clk => mem[0][65].CLK
clk => mem[0][66].CLK
clk => mem[0][67].CLK
clk => mem[0][68].CLK
clk => mem[0][69].CLK
clk => mem[0][70].CLK
clk => mem[0][71].CLK
clk => mem[0][72].CLK
clk => mem[0][73].CLK
clk => mem[0][74].CLK
clk => mem[0][75].CLK
clk => mem[0][76].CLK
clk => mem[0][77].CLK
clk => mem[0][78].CLK
clk => mem[0][79].CLK
clk => mem[0][80].CLK
clk => mem[0][81].CLK
clk => mem[0][82].CLK
clk => mem[0][83].CLK
clk => mem[0][84].CLK
clk => mem[0][85].CLK
clk => mem[0][86].CLK
clk => mem[0][87].CLK
clk => mem[0][88].CLK
clk => mem[0][89].CLK
clk => mem[0][90].CLK
clk => mem[0][91].CLK
reset => csr_readdata[0]~reg0.ACLR
reset => csr_readdata[1]~reg0.ACLR
reset => csr_readdata[2]~reg0.ACLR
reset => csr_readdata[3]~reg0.ACLR
reset => csr_readdata[4]~reg0.ACLR
reset => csr_readdata[5]~reg0.ACLR
reset => csr_readdata[6]~reg0.ACLR
reset => csr_readdata[7]~reg0.ACLR
reset => csr_readdata[8]~reg0.ACLR
reset => csr_readdata[9]~reg0.ACLR
reset => csr_readdata[10]~reg0.ACLR
reset => csr_readdata[11]~reg0.ACLR
reset => csr_readdata[12]~reg0.ACLR
reset => csr_readdata[13]~reg0.ACLR
reset => csr_readdata[14]~reg0.ACLR
reset => csr_readdata[15]~reg0.ACLR
reset => csr_readdata[16]~reg0.ACLR
reset => csr_readdata[17]~reg0.ACLR
reset => csr_readdata[18]~reg0.ACLR
reset => csr_readdata[19]~reg0.ACLR
reset => csr_readdata[20]~reg0.ACLR
reset => csr_readdata[21]~reg0.ACLR
reset => csr_readdata[22]~reg0.ACLR
reset => csr_readdata[23]~reg0.ACLR
reset => csr_readdata[24]~reg0.ACLR
reset => csr_readdata[25]~reg0.ACLR
reset => csr_readdata[26]~reg0.ACLR
reset => csr_readdata[27]~reg0.ACLR
reset => csr_readdata[28]~reg0.ACLR
reset => csr_readdata[29]~reg0.ACLR
reset => csr_readdata[30]~reg0.ACLR
reset => csr_readdata[31]~reg0.ACLR
reset => mem_used[1].ACLR
reset => mem_used[0].ACLR
reset => mem[1][0].ACLR
reset => mem[1][1].ACLR
reset => mem[1][2].ACLR
reset => mem[1][3].ACLR
reset => mem[1][4].ACLR
reset => mem[1][5].ACLR
reset => mem[1][6].ACLR
reset => mem[1][7].ACLR
reset => mem[1][8].ACLR
reset => mem[1][9].ACLR
reset => mem[1][10].ACLR
reset => mem[1][11].ACLR
reset => mem[1][12].ACLR
reset => mem[1][13].ACLR
reset => mem[1][14].ACLR
reset => mem[1][15].ACLR
reset => mem[1][16].ACLR
reset => mem[1][17].ACLR
reset => mem[1][18].ACLR
reset => mem[1][19].ACLR
reset => mem[1][20].ACLR
reset => mem[1][21].ACLR
reset => mem[1][22].ACLR
reset => mem[1][23].ACLR
reset => mem[1][24].ACLR
reset => mem[1][25].ACLR
reset => mem[1][26].ACLR
reset => mem[1][27].ACLR
reset => mem[1][28].ACLR
reset => mem[1][29].ACLR
reset => mem[1][30].ACLR
reset => mem[1][31].ACLR
reset => mem[1][32].ACLR
reset => mem[1][33].ACLR
reset => mem[1][34].ACLR
reset => mem[1][35].ACLR
reset => mem[1][36].ACLR
reset => mem[1][37].ACLR
reset => mem[1][38].ACLR
reset => mem[1][39].ACLR
reset => mem[1][40].ACLR
reset => mem[1][41].ACLR
reset => mem[1][42].ACLR
reset => mem[1][43].ACLR
reset => mem[1][44].ACLR
reset => mem[1][45].ACLR
reset => mem[1][46].ACLR
reset => mem[1][47].ACLR
reset => mem[1][48].ACLR
reset => mem[1][49].ACLR
reset => mem[1][50].ACLR
reset => mem[1][51].ACLR
reset => mem[1][52].ACLR
reset => mem[1][53].ACLR
reset => mem[1][54].ACLR
reset => mem[1][55].ACLR
reset => mem[1][56].ACLR
reset => mem[1][57].ACLR
reset => mem[1][58].ACLR
reset => mem[1][59].ACLR
reset => mem[1][60].ACLR
reset => mem[1][61].ACLR
reset => mem[1][62].ACLR
reset => mem[1][63].ACLR
reset => mem[1][64].ACLR
reset => mem[1][65].ACLR
reset => mem[1][66].ACLR
reset => mem[1][67].ACLR
reset => mem[1][68].ACLR
reset => mem[1][69].ACLR
reset => mem[1][70].ACLR
reset => mem[1][71].ACLR
reset => mem[1][72].ACLR
reset => mem[1][73].ACLR
reset => mem[1][74].ACLR
reset => mem[1][75].ACLR
reset => mem[1][76].ACLR
reset => mem[1][77].ACLR
reset => mem[1][78].ACLR
reset => mem[1][79].ACLR
reset => mem[1][80].ACLR
reset => mem[1][81].ACLR
reset => mem[1][82].ACLR
reset => mem[1][83].ACLR
reset => mem[1][84].ACLR
reset => mem[1][85].ACLR
reset => mem[1][86].ACLR
reset => mem[1][87].ACLR
reset => mem[1][88].ACLR
reset => mem[1][89].ACLR
reset => mem[1][90].ACLR
reset => mem[1][91].ACLR
reset => mem[0][0].ACLR
reset => mem[0][1].ACLR
reset => mem[0][2].ACLR
reset => mem[0][3].ACLR
reset => mem[0][4].ACLR
reset => mem[0][5].ACLR
reset => mem[0][6].ACLR
reset => mem[0][7].ACLR
reset => mem[0][8].ACLR
reset => mem[0][9].ACLR
reset => mem[0][10].ACLR
reset => mem[0][11].ACLR
reset => mem[0][12].ACLR
reset => mem[0][13].ACLR
reset => mem[0][14].ACLR
reset => mem[0][15].ACLR
reset => mem[0][16].ACLR
reset => mem[0][17].ACLR
reset => mem[0][18].ACLR
reset => mem[0][19].ACLR
reset => mem[0][20].ACLR
reset => mem[0][21].ACLR
reset => mem[0][22].ACLR
reset => mem[0][23].ACLR
reset => mem[0][24].ACLR
reset => mem[0][25].ACLR
reset => mem[0][26].ACLR
reset => mem[0][27].ACLR
reset => mem[0][28].ACLR
reset => mem[0][29].ACLR
reset => mem[0][30].ACLR
reset => mem[0][31].ACLR
reset => mem[0][32].ACLR
reset => mem[0][33].ACLR
reset => mem[0][34].ACLR
reset => mem[0][35].ACLR
reset => mem[0][36].ACLR
reset => mem[0][37].ACLR
reset => mem[0][38].ACLR
reset => mem[0][39].ACLR
reset => mem[0][40].ACLR
reset => mem[0][41].ACLR
reset => mem[0][42].ACLR
reset => mem[0][43].ACLR
reset => mem[0][44].ACLR
reset => mem[0][45].ACLR
reset => mem[0][46].ACLR
reset => mem[0][47].ACLR
reset => mem[0][48].ACLR
reset => mem[0][49].ACLR
reset => mem[0][50].ACLR
reset => mem[0][51].ACLR
reset => mem[0][52].ACLR
reset => mem[0][53].ACLR
reset => mem[0][54].ACLR
reset => mem[0][55].ACLR
reset => mem[0][56].ACLR
reset => mem[0][57].ACLR
reset => mem[0][58].ACLR
reset => mem[0][59].ACLR
reset => mem[0][60].ACLR
reset => mem[0][61].ACLR
reset => mem[0][62].ACLR
reset => mem[0][63].ACLR
reset => mem[0][64].ACLR
reset => mem[0][65].ACLR
reset => mem[0][66].ACLR
reset => mem[0][67].ACLR
reset => mem[0][68].ACLR
reset => mem[0][69].ACLR
reset => mem[0][70].ACLR
reset => mem[0][71].ACLR
reset => mem[0][72].ACLR
reset => mem[0][73].ACLR
reset => mem[0][74].ACLR
reset => mem[0][75].ACLR
reset => mem[0][76].ACLR
reset => mem[0][77].ACLR
reset => mem[0][78].ACLR
reset => mem[0][79].ACLR
reset => mem[0][80].ACLR
reset => mem[0][81].ACLR
reset => mem[0][82].ACLR
reset => mem[0][83].ACLR
reset => mem[0][84].ACLR
reset => mem[0][85].ACLR
reset => mem[0][86].ACLR
reset => mem[0][87].ACLR
reset => mem[0][88].ACLR
reset => mem[0][89].ACLR
reset => mem[0][90].ACLR
reset => mem[0][91].ACLR
in_data[0] => mem.DATAB
in_data[1] => mem.DATAB
in_data[2] => mem.DATAB
in_data[3] => mem.DATAB
in_data[4] => mem.DATAB
in_data[5] => mem.DATAB
in_data[6] => mem.DATAB
in_data[7] => mem.DATAB
in_data[8] => mem.DATAB
in_data[9] => mem.DATAB
in_data[10] => mem.DATAB
in_data[11] => mem.DATAB
in_data[12] => mem.DATAB
in_data[13] => mem.DATAB
in_data[14] => mem.DATAB
in_data[15] => mem.DATAB
in_data[16] => mem.DATAB
in_data[17] => mem.DATAB
in_data[18] => mem.DATAB
in_data[19] => mem.DATAB
in_data[20] => mem.DATAB
in_data[21] => mem.DATAB
in_data[22] => mem.DATAB
in_data[23] => mem.DATAB
in_data[24] => mem.DATAB
in_data[25] => mem.DATAB
in_data[26] => mem.DATAB
in_data[27] => mem.DATAB
in_data[28] => mem.DATAB
in_data[29] => mem.DATAB
in_data[30] => mem.DATAB
in_data[31] => mem.DATAB
in_data[32] => mem.DATAB
in_data[33] => mem.DATAB
in_data[34] => mem.DATAB
in_data[35] => mem.DATAB
in_data[36] => mem.DATAB
in_data[37] => mem.DATAB
in_data[38] => mem.DATAB
in_data[39] => mem.DATAB
in_data[40] => mem.DATAB
in_data[41] => mem.DATAB
in_data[42] => mem.DATAB
in_data[43] => mem.DATAB
in_data[44] => mem.DATAB
in_data[45] => mem.DATAB
in_data[46] => mem.DATAB
in_data[47] => mem.DATAB
in_data[48] => mem.DATAB
in_data[49] => mem.DATAB
in_data[50] => mem.DATAB
in_data[51] => mem.DATAB
in_data[52] => mem.DATAB
in_data[53] => mem.DATAB
in_data[54] => mem.DATAB
in_data[55] => mem.DATAB
in_data[56] => mem.DATAB
in_data[57] => mem.DATAB
in_data[58] => mem.DATAB
in_data[59] => mem.DATAB
in_data[60] => mem.DATAB
in_data[61] => mem.DATAB
in_data[62] => mem.DATAB
in_data[63] => mem.DATAB
in_data[64] => mem.DATAB
in_data[65] => mem.DATAB
in_data[66] => mem.DATAB
in_data[67] => mem.DATAB
in_data[68] => mem.DATAB
in_data[69] => mem.DATAB
in_data[70] => mem.DATAB
in_data[71] => mem.DATAB
in_data[72] => mem.DATAB
in_data[73] => mem.DATAB
in_data[74] => mem.DATAB
in_data[75] => mem.DATAB
in_data[76] => mem.DATAB
in_data[77] => mem.DATAB
in_data[78] => mem.DATAB
in_data[79] => mem.DATAB
in_data[80] => mem.DATAB
in_data[81] => mem.DATAB
in_data[82] => mem.DATAB
in_data[83] => mem.DATAB
in_data[84] => mem.DATAB
in_data[85] => mem.DATAB
in_data[86] => mem.DATAB
in_data[87] => mem.DATAB
in_data[88] => mem.DATAB
in_data[89] => mem.DATAB
in_valid => write.IN1
in_startofpacket => mem.DATAB
in_endofpacket => mem.DATAB
in_empty[0] => ~NO_FANOUT~
in_error[0] => out_error[0].DATAIN
in_error[0] => out_empty[0].DATAIN
in_channel[0] => out_channel[0].DATAIN
out_ready => internal_out_ready.IN1
csr_address[0] => ~NO_FANOUT~
csr_address[1] => ~NO_FANOUT~
csr_write => ~NO_FANOUT~
csr_read => csr_readdata[0]~reg0.ENA
csr_read => csr_readdata[31]~reg0.ENA
csr_read => csr_readdata[30]~reg0.ENA
csr_read => csr_readdata[29]~reg0.ENA
csr_read => csr_readdata[28]~reg0.ENA
csr_read => csr_readdata[27]~reg0.ENA
csr_read => csr_readdata[26]~reg0.ENA
csr_read => csr_readdata[25]~reg0.ENA
csr_read => csr_readdata[24]~reg0.ENA
csr_read => csr_readdata[23]~reg0.ENA
csr_read => csr_readdata[22]~reg0.ENA
csr_read => csr_readdata[21]~reg0.ENA
csr_read => csr_readdata[20]~reg0.ENA
csr_read => csr_readdata[19]~reg0.ENA
csr_read => csr_readdata[18]~reg0.ENA
csr_read => csr_readdata[17]~reg0.ENA
csr_read => csr_readdata[16]~reg0.ENA
csr_read => csr_readdata[15]~reg0.ENA
csr_read => csr_readdata[14]~reg0.ENA
csr_read => csr_readdata[13]~reg0.ENA
csr_read => csr_readdata[12]~reg0.ENA
csr_read => csr_readdata[11]~reg0.ENA
csr_read => csr_readdata[10]~reg0.ENA
csr_read => csr_readdata[9]~reg0.ENA
csr_read => csr_readdata[8]~reg0.ENA
csr_read => csr_readdata[7]~reg0.ENA
csr_read => csr_readdata[6]~reg0.ENA
csr_read => csr_readdata[5]~reg0.ENA
csr_read => csr_readdata[4]~reg0.ENA
csr_read => csr_readdata[3]~reg0.ENA
csr_read => csr_readdata[2]~reg0.ENA
csr_read => csr_readdata[1]~reg0.ENA
csr_writedata[0] => ~NO_FANOUT~
csr_writedata[1] => ~NO_FANOUT~
csr_writedata[2] => ~NO_FANOUT~
csr_writedata[3] => ~NO_FANOUT~
csr_writedata[4] => ~NO_FANOUT~
csr_writedata[5] => ~NO_FANOUT~
csr_writedata[6] => ~NO_FANOUT~
csr_writedata[7] => ~NO_FANOUT~
csr_writedata[8] => ~NO_FANOUT~
csr_writedata[9] => ~NO_FANOUT~
csr_writedata[10] => ~NO_FANOUT~
csr_writedata[11] => ~NO_FANOUT~
csr_writedata[12] => ~NO_FANOUT~
csr_writedata[13] => ~NO_FANOUT~
csr_writedata[14] => ~NO_FANOUT~
csr_writedata[15] => ~NO_FANOUT~
csr_writedata[16] => ~NO_FANOUT~
csr_writedata[17] => ~NO_FANOUT~
csr_writedata[18] => ~NO_FANOUT~
csr_writedata[19] => ~NO_FANOUT~
csr_writedata[20] => ~NO_FANOUT~
csr_writedata[21] => ~NO_FANOUT~
csr_writedata[22] => ~NO_FANOUT~
csr_writedata[23] => ~NO_FANOUT~
csr_writedata[24] => ~NO_FANOUT~
csr_writedata[25] => ~NO_FANOUT~
csr_writedata[26] => ~NO_FANOUT~
csr_writedata[27] => ~NO_FANOUT~
csr_writedata[28] => ~NO_FANOUT~
csr_writedata[29] => ~NO_FANOUT~
csr_writedata[30] => ~NO_FANOUT~
csr_writedata[31] => ~NO_FANOUT~


|main|Proyecto:u1|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo
clk => csr_readdata[0]~reg0.CLK
clk => csr_readdata[1]~reg0.CLK
clk => csr_readdata[2]~reg0.CLK
clk => csr_readdata[3]~reg0.CLK
clk => csr_readdata[4]~reg0.CLK
clk => csr_readdata[5]~reg0.CLK
clk => csr_readdata[6]~reg0.CLK
clk => csr_readdata[7]~reg0.CLK
clk => csr_readdata[8]~reg0.CLK
clk => csr_readdata[9]~reg0.CLK
clk => csr_readdata[10]~reg0.CLK
clk => csr_readdata[11]~reg0.CLK
clk => csr_readdata[12]~reg0.CLK
clk => csr_readdata[13]~reg0.CLK
clk => csr_readdata[14]~reg0.CLK
clk => csr_readdata[15]~reg0.CLK
clk => csr_readdata[16]~reg0.CLK
clk => csr_readdata[17]~reg0.CLK
clk => csr_readdata[18]~reg0.CLK
clk => csr_readdata[19]~reg0.CLK
clk => csr_readdata[20]~reg0.CLK
clk => csr_readdata[21]~reg0.CLK
clk => csr_readdata[22]~reg0.CLK
clk => csr_readdata[23]~reg0.CLK
clk => csr_readdata[24]~reg0.CLK
clk => csr_readdata[25]~reg0.CLK
clk => csr_readdata[26]~reg0.CLK
clk => csr_readdata[27]~reg0.CLK
clk => csr_readdata[28]~reg0.CLK
clk => csr_readdata[29]~reg0.CLK
clk => csr_readdata[30]~reg0.CLK
clk => csr_readdata[31]~reg0.CLK
clk => mem_used[1].CLK
clk => mem_used[0].CLK
clk => mem[1][0].CLK
clk => mem[1][1].CLK
clk => mem[1][2].CLK
clk => mem[1][3].CLK
clk => mem[1][4].CLK
clk => mem[1][5].CLK
clk => mem[1][6].CLK
clk => mem[1][7].CLK
clk => mem[1][8].CLK
clk => mem[1][9].CLK
clk => mem[1][10].CLK
clk => mem[1][11].CLK
clk => mem[1][12].CLK
clk => mem[1][13].CLK
clk => mem[1][14].CLK
clk => mem[1][15].CLK
clk => mem[1][16].CLK
clk => mem[1][17].CLK
clk => mem[1][18].CLK
clk => mem[1][19].CLK
clk => mem[1][20].CLK
clk => mem[1][21].CLK
clk => mem[1][22].CLK
clk => mem[1][23].CLK
clk => mem[1][24].CLK
clk => mem[1][25].CLK
clk => mem[1][26].CLK
clk => mem[1][27].CLK
clk => mem[1][28].CLK
clk => mem[1][29].CLK
clk => mem[1][30].CLK
clk => mem[1][31].CLK
clk => mem[0][0].CLK
clk => mem[0][1].CLK
clk => mem[0][2].CLK
clk => mem[0][3].CLK
clk => mem[0][4].CLK
clk => mem[0][5].CLK
clk => mem[0][6].CLK
clk => mem[0][7].CLK
clk => mem[0][8].CLK
clk => mem[0][9].CLK
clk => mem[0][10].CLK
clk => mem[0][11].CLK
clk => mem[0][12].CLK
clk => mem[0][13].CLK
clk => mem[0][14].CLK
clk => mem[0][15].CLK
clk => mem[0][16].CLK
clk => mem[0][17].CLK
clk => mem[0][18].CLK
clk => mem[0][19].CLK
clk => mem[0][20].CLK
clk => mem[0][21].CLK
clk => mem[0][22].CLK
clk => mem[0][23].CLK
clk => mem[0][24].CLK
clk => mem[0][25].CLK
clk => mem[0][26].CLK
clk => mem[0][27].CLK
clk => mem[0][28].CLK
clk => mem[0][29].CLK
clk => mem[0][30].CLK
clk => mem[0][31].CLK
reset => csr_readdata[0]~reg0.ACLR
reset => csr_readdata[1]~reg0.ACLR
reset => csr_readdata[2]~reg0.ACLR
reset => csr_readdata[3]~reg0.ACLR
reset => csr_readdata[4]~reg0.ACLR
reset => csr_readdata[5]~reg0.ACLR
reset => csr_readdata[6]~reg0.ACLR
reset => csr_readdata[7]~reg0.ACLR
reset => csr_readdata[8]~reg0.ACLR
reset => csr_readdata[9]~reg0.ACLR
reset => csr_readdata[10]~reg0.ACLR
reset => csr_readdata[11]~reg0.ACLR
reset => csr_readdata[12]~reg0.ACLR
reset => csr_readdata[13]~reg0.ACLR
reset => csr_readdata[14]~reg0.ACLR
reset => csr_readdata[15]~reg0.ACLR
reset => csr_readdata[16]~reg0.ACLR
reset => csr_readdata[17]~reg0.ACLR
reset => csr_readdata[18]~reg0.ACLR
reset => csr_readdata[19]~reg0.ACLR
reset => csr_readdata[20]~reg0.ACLR
reset => csr_readdata[21]~reg0.ACLR
reset => csr_readdata[22]~reg0.ACLR
reset => csr_readdata[23]~reg0.ACLR
reset => csr_readdata[24]~reg0.ACLR
reset => csr_readdata[25]~reg0.ACLR
reset => csr_readdata[26]~reg0.ACLR
reset => csr_readdata[27]~reg0.ACLR
reset => csr_readdata[28]~reg0.ACLR
reset => csr_readdata[29]~reg0.ACLR
reset => csr_readdata[30]~reg0.ACLR
reset => csr_readdata[31]~reg0.ACLR
reset => mem_used[1].ACLR
reset => mem_used[0].ACLR
reset => mem[1][0].ACLR
reset => mem[1][1].ACLR
reset => mem[1][2].ACLR
reset => mem[1][3].ACLR
reset => mem[1][4].ACLR
reset => mem[1][5].ACLR
reset => mem[1][6].ACLR
reset => mem[1][7].ACLR
reset => mem[1][8].ACLR
reset => mem[1][9].ACLR
reset => mem[1][10].ACLR
reset => mem[1][11].ACLR
reset => mem[1][12].ACLR
reset => mem[1][13].ACLR
reset => mem[1][14].ACLR
reset => mem[1][15].ACLR
reset => mem[1][16].ACLR
reset => mem[1][17].ACLR
reset => mem[1][18].ACLR
reset => mem[1][19].ACLR
reset => mem[1][20].ACLR
reset => mem[1][21].ACLR
reset => mem[1][22].ACLR
reset => mem[1][23].ACLR
reset => mem[1][24].ACLR
reset => mem[1][25].ACLR
reset => mem[1][26].ACLR
reset => mem[1][27].ACLR
reset => mem[1][28].ACLR
reset => mem[1][29].ACLR
reset => mem[1][30].ACLR
reset => mem[1][31].ACLR
reset => mem[0][0].ACLR
reset => mem[0][1].ACLR
reset => mem[0][2].ACLR
reset => mem[0][3].ACLR
reset => mem[0][4].ACLR
reset => mem[0][5].ACLR
reset => mem[0][6].ACLR
reset => mem[0][7].ACLR
reset => mem[0][8].ACLR
reset => mem[0][9].ACLR
reset => mem[0][10].ACLR
reset => mem[0][11].ACLR
reset => mem[0][12].ACLR
reset => mem[0][13].ACLR
reset => mem[0][14].ACLR
reset => mem[0][15].ACLR
reset => mem[0][16].ACLR
reset => mem[0][17].ACLR
reset => mem[0][18].ACLR
reset => mem[0][19].ACLR
reset => mem[0][20].ACLR
reset => mem[0][21].ACLR
reset => mem[0][22].ACLR
reset => mem[0][23].ACLR
reset => mem[0][24].ACLR
reset => mem[0][25].ACLR
reset => mem[0][26].ACLR
reset => mem[0][27].ACLR
reset => mem[0][28].ACLR
reset => mem[0][29].ACLR
reset => mem[0][30].ACLR
reset => mem[0][31].ACLR
in_data[0] => mem.DATAB
in_data[0] => internal_out_payload.DATAB
in_data[1] => mem.DATAB
in_data[1] => internal_out_payload.DATAB
in_data[2] => mem.DATAB
in_data[2] => internal_out_payload.DATAB
in_data[3] => mem.DATAB
in_data[3] => internal_out_payload.DATAB
in_data[4] => mem.DATAB
in_data[4] => internal_out_payload.DATAB
in_data[5] => mem.DATAB
in_data[5] => internal_out_payload.DATAB
in_data[6] => mem.DATAB
in_data[6] => internal_out_payload.DATAB
in_data[7] => mem.DATAB
in_data[7] => internal_out_payload.DATAB
in_data[8] => mem.DATAB
in_data[8] => internal_out_payload.DATAB
in_data[9] => mem.DATAB
in_data[9] => internal_out_payload.DATAB
in_data[10] => mem.DATAB
in_data[10] => internal_out_payload.DATAB
in_data[11] => mem.DATAB
in_data[11] => internal_out_payload.DATAB
in_data[12] => mem.DATAB
in_data[12] => internal_out_payload.DATAB
in_data[13] => mem.DATAB
in_data[13] => internal_out_payload.DATAB
in_data[14] => mem.DATAB
in_data[14] => internal_out_payload.DATAB
in_data[15] => mem.DATAB
in_data[15] => internal_out_payload.DATAB
in_data[16] => mem.DATAB
in_data[16] => internal_out_payload.DATAB
in_data[17] => mem.DATAB
in_data[17] => internal_out_payload.DATAB
in_data[18] => mem.DATAB
in_data[18] => internal_out_payload.DATAB
in_data[19] => mem.DATAB
in_data[19] => internal_out_payload.DATAB
in_data[20] => mem.DATAB
in_data[20] => internal_out_payload.DATAB
in_data[21] => mem.DATAB
in_data[21] => internal_out_payload.DATAB
in_data[22] => mem.DATAB
in_data[22] => internal_out_payload.DATAB
in_data[23] => mem.DATAB
in_data[23] => internal_out_payload.DATAB
in_data[24] => mem.DATAB
in_data[24] => internal_out_payload.DATAB
in_data[25] => mem.DATAB
in_data[25] => internal_out_payload.DATAB
in_data[26] => mem.DATAB
in_data[26] => internal_out_payload.DATAB
in_data[27] => mem.DATAB
in_data[27] => internal_out_payload.DATAB
in_data[28] => mem.DATAB
in_data[28] => internal_out_payload.DATAB
in_data[29] => mem.DATAB
in_data[29] => internal_out_payload.DATAB
in_data[30] => mem.DATAB
in_data[30] => internal_out_payload.DATAB
in_data[31] => mem.DATAB
in_data[31] => internal_out_payload.DATAB
in_valid => write.IN1
in_valid => always4.IN1
in_valid => empty.IN1
in_startofpacket => ~NO_FANOUT~
in_endofpacket => ~NO_FANOUT~
in_empty[0] => ~NO_FANOUT~
in_error[0] => out_error[0].DATAIN
in_error[0] => out_empty[0].DATAIN
in_channel[0] => out_channel[0].DATAIN
out_ready => internal_out_ready.IN1
csr_address[0] => ~NO_FANOUT~
csr_address[1] => ~NO_FANOUT~
csr_write => ~NO_FANOUT~
csr_read => csr_readdata[0]~reg0.ENA
csr_read => csr_readdata[31]~reg0.ENA
csr_read => csr_readdata[30]~reg0.ENA
csr_read => csr_readdata[29]~reg0.ENA
csr_read => csr_readdata[28]~reg0.ENA
csr_read => csr_readdata[27]~reg0.ENA
csr_read => csr_readdata[26]~reg0.ENA
csr_read => csr_readdata[25]~reg0.ENA
csr_read => csr_readdata[24]~reg0.ENA
csr_read => csr_readdata[23]~reg0.ENA
csr_read => csr_readdata[22]~reg0.ENA
csr_read => csr_readdata[21]~reg0.ENA
csr_read => csr_readdata[20]~reg0.ENA
csr_read => csr_readdata[19]~reg0.ENA
csr_read => csr_readdata[18]~reg0.ENA
csr_read => csr_readdata[17]~reg0.ENA
csr_read => csr_readdata[16]~reg0.ENA
csr_read => csr_readdata[15]~reg0.ENA
csr_read => csr_readdata[14]~reg0.ENA
csr_read => csr_readdata[13]~reg0.ENA
csr_read => csr_readdata[12]~reg0.ENA
csr_read => csr_readdata[11]~reg0.ENA
csr_read => csr_readdata[10]~reg0.ENA
csr_read => csr_readdata[9]~reg0.ENA
csr_read => csr_readdata[8]~reg0.ENA
csr_read => csr_readdata[7]~reg0.ENA
csr_read => csr_readdata[6]~reg0.ENA
csr_read => csr_readdata[5]~reg0.ENA
csr_read => csr_readdata[4]~reg0.ENA
csr_read => csr_readdata[3]~reg0.ENA
csr_read => csr_readdata[2]~reg0.ENA
csr_read => csr_readdata[1]~reg0.ENA
csr_writedata[0] => ~NO_FANOUT~
csr_writedata[1] => ~NO_FANOUT~
csr_writedata[2] => ~NO_FANOUT~
csr_writedata[3] => ~NO_FANOUT~
csr_writedata[4] => ~NO_FANOUT~
csr_writedata[5] => ~NO_FANOUT~
csr_writedata[6] => ~NO_FANOUT~
csr_writedata[7] => ~NO_FANOUT~
csr_writedata[8] => ~NO_FANOUT~
csr_writedata[9] => ~NO_FANOUT~
csr_writedata[10] => ~NO_FANOUT~
csr_writedata[11] => ~NO_FANOUT~
csr_writedata[12] => ~NO_FANOUT~
csr_writedata[13] => ~NO_FANOUT~
csr_writedata[14] => ~NO_FANOUT~
csr_writedata[15] => ~NO_FANOUT~
csr_writedata[16] => ~NO_FANOUT~
csr_writedata[17] => ~NO_FANOUT~
csr_writedata[18] => ~NO_FANOUT~
csr_writedata[19] => ~NO_FANOUT~
csr_writedata[20] => ~NO_FANOUT~
csr_writedata[21] => ~NO_FANOUT~
csr_writedata[22] => ~NO_FANOUT~
csr_writedata[23] => ~NO_FANOUT~
csr_writedata[24] => ~NO_FANOUT~
csr_writedata[25] => ~NO_FANOUT~
csr_writedata[26] => ~NO_FANOUT~
csr_writedata[27] => ~NO_FANOUT~
csr_writedata[28] => ~NO_FANOUT~
csr_writedata[29] => ~NO_FANOUT~
csr_writedata[30] => ~NO_FANOUT~
csr_writedata[31] => ~NO_FANOUT~


|main|Proyecto:u1|altera_merlin_master_agent:gpu_0_data_master_translator_avalon_universal_master_0_agent
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
av_address[0] => ~NO_FANOUT~
av_address[1] => ~NO_FANOUT~
av_address[2] => cp_data[38].DATAIN
av_address[3] => cp_data[39].DATAIN
av_address[4] => cp_data[40].DATAIN
av_address[5] => cp_data[41].DATAIN
av_address[6] => cp_data[42].DATAIN
av_address[7] => cp_data[43].DATAIN
av_address[8] => cp_data[44].DATAIN
av_address[9] => cp_data[45].DATAIN
av_address[10] => cp_data[46].DATAIN
av_address[11] => cp_data[47].DATAIN
av_address[12] => cp_data[48].DATAIN
av_address[13] => cp_data[49].DATAIN
av_address[14] => cp_data[50].DATAIN
av_address[15] => cp_data[51].DATAIN
av_address[16] => cp_data[52].DATAIN
av_address[17] => cp_data[53].DATAIN
av_address[18] => cp_data[54].DATAIN
av_address[19] => cp_data[55].DATAIN
av_address[20] => cp_data[56].DATAIN
av_address[21] => cp_data[57].DATAIN
av_address[22] => cp_data[58].DATAIN
av_address[23] => cp_data[59].DATAIN
av_address[24] => cp_data[60].DATAIN
av_address[25] => cp_data[61].DATAIN
av_address[26] => cp_data[62].DATAIN
av_address[27] => cp_data[63].DATAIN
av_address[28] => cp_data[64].DATAIN
av_address[29] => cp_data[65].DATAIN
av_address[30] => cp_data[66].DATAIN
av_address[31] => cp_data[67].DATAIN
av_write => always1.IN0
av_write => cp_data[70].DATAIN
av_write => cp_data[69].DATAIN
av_read => always1.IN1
av_read => cp_data[71].DATAIN
av_writedata[0] => cp_data[0].DATAIN
av_writedata[1] => cp_data[1].DATAIN
av_writedata[2] => cp_data[2].DATAIN
av_writedata[3] => cp_data[3].DATAIN
av_writedata[4] => cp_data[4].DATAIN
av_writedata[5] => cp_data[5].DATAIN
av_writedata[6] => cp_data[6].DATAIN
av_writedata[7] => cp_data[7].DATAIN
av_writedata[8] => cp_data[8].DATAIN
av_writedata[9] => cp_data[9].DATAIN
av_writedata[10] => cp_data[10].DATAIN
av_writedata[11] => cp_data[11].DATAIN
av_writedata[12] => cp_data[12].DATAIN
av_writedata[13] => cp_data[13].DATAIN
av_writedata[14] => cp_data[14].DATAIN
av_writedata[15] => cp_data[15].DATAIN
av_writedata[16] => cp_data[16].DATAIN
av_writedata[17] => cp_data[17].DATAIN
av_writedata[18] => cp_data[18].DATAIN
av_writedata[19] => cp_data[19].DATAIN
av_writedata[20] => cp_data[20].DATAIN
av_writedata[21] => cp_data[21].DATAIN
av_writedata[22] => cp_data[22].DATAIN
av_writedata[23] => cp_data[23].DATAIN
av_writedata[24] => cp_data[24].DATAIN
av_writedata[25] => cp_data[25].DATAIN
av_writedata[26] => cp_data[26].DATAIN
av_writedata[27] => cp_data[27].DATAIN
av_writedata[28] => cp_data[28].DATAIN
av_writedata[29] => cp_data[29].DATAIN
av_writedata[30] => cp_data[30].DATAIN
av_writedata[31] => cp_data[31].DATAIN
av_byteenable[0] => cp_data[32].DATAIN
av_byteenable[1] => cp_data[33].DATAIN
av_byteenable[2] => cp_data[34].DATAIN
av_byteenable[3] => cp_data[35].DATAIN
av_burstcount[0] => cp_data[73].DATAIN
av_burstcount[1] => cp_data[74].DATAIN
av_burstcount[2] => cp_data[75].DATAIN
av_debugaccess => cp_data[88].DATAIN
av_lock => cp_data[72].DATAIN
cp_ready => av_waitrequest.DATAIN
rp_valid => av_readdatavalid.DATAIN
rp_data[0] => av_readdata[0].DATAIN
rp_data[1] => av_readdata[1].DATAIN
rp_data[2] => av_readdata[2].DATAIN
rp_data[3] => av_readdata[3].DATAIN
rp_data[4] => av_readdata[4].DATAIN
rp_data[5] => av_readdata[5].DATAIN
rp_data[6] => av_readdata[6].DATAIN
rp_data[7] => av_readdata[7].DATAIN
rp_data[8] => av_readdata[8].DATAIN
rp_data[9] => av_readdata[9].DATAIN
rp_data[10] => av_readdata[10].DATAIN
rp_data[11] => av_readdata[11].DATAIN
rp_data[12] => av_readdata[12].DATAIN
rp_data[13] => av_readdata[13].DATAIN
rp_data[14] => av_readdata[14].DATAIN
rp_data[15] => av_readdata[15].DATAIN
rp_data[16] => av_readdata[16].DATAIN
rp_data[17] => av_readdata[17].DATAIN
rp_data[18] => av_readdata[18].DATAIN
rp_data[19] => av_readdata[19].DATAIN
rp_data[20] => av_readdata[20].DATAIN
rp_data[21] => av_readdata[21].DATAIN
rp_data[22] => av_readdata[22].DATAIN
rp_data[23] => av_readdata[23].DATAIN
rp_data[24] => av_readdata[24].DATAIN
rp_data[25] => av_readdata[25].DATAIN
rp_data[26] => av_readdata[26].DATAIN
rp_data[27] => av_readdata[27].DATAIN
rp_data[28] => av_readdata[28].DATAIN
rp_data[29] => av_readdata[29].DATAIN
rp_data[30] => av_readdata[30].DATAIN
rp_data[31] => av_readdata[31].DATAIN
rp_data[32] => ~NO_FANOUT~
rp_data[33] => ~NO_FANOUT~
rp_data[34] => ~NO_FANOUT~
rp_data[35] => ~NO_FANOUT~
rp_data[36] => ~NO_FANOUT~
rp_data[37] => ~NO_FANOUT~
rp_data[38] => ~NO_FANOUT~
rp_data[39] => ~NO_FANOUT~
rp_data[40] => ~NO_FANOUT~
rp_data[41] => ~NO_FANOUT~
rp_data[42] => ~NO_FANOUT~
rp_data[43] => ~NO_FANOUT~
rp_data[44] => ~NO_FANOUT~
rp_data[45] => ~NO_FANOUT~
rp_data[46] => ~NO_FANOUT~
rp_data[47] => ~NO_FANOUT~
rp_data[48] => ~NO_FANOUT~
rp_data[49] => ~NO_FANOUT~
rp_data[50] => ~NO_FANOUT~
rp_data[51] => ~NO_FANOUT~
rp_data[52] => ~NO_FANOUT~
rp_data[53] => ~NO_FANOUT~
rp_data[54] => ~NO_FANOUT~
rp_data[55] => ~NO_FANOUT~
rp_data[56] => ~NO_FANOUT~
rp_data[57] => ~NO_FANOUT~
rp_data[58] => ~NO_FANOUT~
rp_data[59] => ~NO_FANOUT~
rp_data[60] => ~NO_FANOUT~
rp_data[61] => ~NO_FANOUT~
rp_data[62] => ~NO_FANOUT~
rp_data[63] => ~NO_FANOUT~
rp_data[64] => ~NO_FANOUT~
rp_data[65] => ~NO_FANOUT~
rp_data[66] => ~NO_FANOUT~
rp_data[67] => ~NO_FANOUT~
rp_data[68] => ~NO_FANOUT~
rp_data[69] => ~NO_FANOUT~
rp_data[70] => ~NO_FANOUT~
rp_data[71] => ~NO_FANOUT~
rp_data[72] => ~NO_FANOUT~
rp_data[73] => ~NO_FANOUT~
rp_data[74] => ~NO_FANOUT~
rp_data[75] => ~NO_FANOUT~
rp_data[76] => ~NO_FANOUT~
rp_data[77] => ~NO_FANOUT~
rp_data[78] => ~NO_FANOUT~
rp_data[79] => ~NO_FANOUT~
rp_data[80] => ~NO_FANOUT~
rp_data[81] => ~NO_FANOUT~
rp_data[82] => ~NO_FANOUT~
rp_data[83] => ~NO_FANOUT~
rp_data[84] => ~NO_FANOUT~
rp_data[85] => ~NO_FANOUT~
rp_data[86] => ~NO_FANOUT~
rp_data[87] => ~NO_FANOUT~
rp_data[88] => ~NO_FANOUT~
rp_channel[0] => ~NO_FANOUT~
rp_channel[1] => ~NO_FANOUT~
rp_channel[2] => ~NO_FANOUT~
rp_channel[3] => ~NO_FANOUT~
rp_channel[4] => ~NO_FANOUT~
rp_channel[5] => ~NO_FANOUT~
rp_channel[6] => ~NO_FANOUT~
rp_channel[7] => ~NO_FANOUT~
rp_channel[8] => ~NO_FANOUT~
rp_channel[9] => ~NO_FANOUT~
rp_channel[10] => ~NO_FANOUT~
rp_channel[11] => ~NO_FANOUT~
rp_channel[12] => ~NO_FANOUT~
rp_startofpacket => ~NO_FANOUT~
rp_endofpacket => ~NO_FANOUT~


|main|Proyecto:u1|altera_merlin_slave_agent:gpu_0_instruction_slave_translator_avalon_universal_slave_0_agent
clk => clk.IN1
reset => reset.IN1
m0_readdata[0] => rdata_fifo_src_data[0].DATAIN
m0_readdata[1] => rdata_fifo_src_data[1].DATAIN
m0_readdata[2] => rdata_fifo_src_data[2].DATAIN
m0_readdata[3] => rdata_fifo_src_data[3].DATAIN
m0_readdata[4] => rdata_fifo_src_data[4].DATAIN
m0_readdata[5] => rdata_fifo_src_data[5].DATAIN
m0_readdata[6] => rdata_fifo_src_data[6].DATAIN
m0_readdata[7] => rdata_fifo_src_data[7].DATAIN
m0_readdata[8] => rdata_fifo_src_data[8].DATAIN
m0_readdata[9] => rdata_fifo_src_data[9].DATAIN
m0_readdata[10] => rdata_fifo_src_data[10].DATAIN
m0_readdata[11] => rdata_fifo_src_data[11].DATAIN
m0_readdata[12] => rdata_fifo_src_data[12].DATAIN
m0_readdata[13] => rdata_fifo_src_data[13].DATAIN
m0_readdata[14] => rdata_fifo_src_data[14].DATAIN
m0_readdata[15] => rdata_fifo_src_data[15].DATAIN
m0_readdata[16] => rdata_fifo_src_data[16].DATAIN
m0_readdata[17] => rdata_fifo_src_data[17].DATAIN
m0_readdata[18] => rdata_fifo_src_data[18].DATAIN
m0_readdata[19] => rdata_fifo_src_data[19].DATAIN
m0_readdata[20] => rdata_fifo_src_data[20].DATAIN
m0_readdata[21] => rdata_fifo_src_data[21].DATAIN
m0_readdata[22] => rdata_fifo_src_data[22].DATAIN
m0_readdata[23] => rdata_fifo_src_data[23].DATAIN
m0_readdata[24] => rdata_fifo_src_data[24].DATAIN
m0_readdata[25] => rdata_fifo_src_data[25].DATAIN
m0_readdata[26] => rdata_fifo_src_data[26].DATAIN
m0_readdata[27] => rdata_fifo_src_data[27].DATAIN
m0_readdata[28] => rdata_fifo_src_data[28].DATAIN
m0_readdata[29] => rdata_fifo_src_data[29].DATAIN
m0_readdata[30] => rdata_fifo_src_data[30].DATAIN
m0_readdata[31] => rdata_fifo_src_data[31].DATAIN
m0_waitrequest => cp_ready.IN0
m0_readdatavalid => rdata_fifo_src_valid.DATAIN
rf_source_ready => cp_ready.IN1
rf_source_ready => m0_write.IN1
rf_source_ready => m0_lock.IN1
rf_source_ready => rf_source_valid.IN1
rf_source_ready => m0_read.IN1
rf_sink_data[0] => ~NO_FANOUT~
rf_sink_data[1] => ~NO_FANOUT~
rf_sink_data[2] => ~NO_FANOUT~
rf_sink_data[3] => ~NO_FANOUT~
rf_sink_data[4] => ~NO_FANOUT~
rf_sink_data[5] => ~NO_FANOUT~
rf_sink_data[6] => ~NO_FANOUT~
rf_sink_data[7] => ~NO_FANOUT~
rf_sink_data[8] => ~NO_FANOUT~
rf_sink_data[9] => ~NO_FANOUT~
rf_sink_data[10] => ~NO_FANOUT~
rf_sink_data[11] => ~NO_FANOUT~
rf_sink_data[12] => ~NO_FANOUT~
rf_sink_data[13] => ~NO_FANOUT~
rf_sink_data[14] => ~NO_FANOUT~
rf_sink_data[15] => ~NO_FANOUT~
rf_sink_data[16] => ~NO_FANOUT~
rf_sink_data[17] => ~NO_FANOUT~
rf_sink_data[18] => ~NO_FANOUT~
rf_sink_data[19] => ~NO_FANOUT~
rf_sink_data[20] => ~NO_FANOUT~
rf_sink_data[21] => ~NO_FANOUT~
rf_sink_data[22] => ~NO_FANOUT~
rf_sink_data[23] => ~NO_FANOUT~
rf_sink_data[24] => ~NO_FANOUT~
rf_sink_data[25] => ~NO_FANOUT~
rf_sink_data[26] => ~NO_FANOUT~
rf_sink_data[27] => ~NO_FANOUT~
rf_sink_data[28] => ~NO_FANOUT~
rf_sink_data[29] => ~NO_FANOUT~
rf_sink_data[30] => ~NO_FANOUT~
rf_sink_data[31] => ~NO_FANOUT~
rf_sink_data[32] => rp_data[32].DATAIN
rf_sink_data[33] => rp_data[33].DATAIN
rf_sink_data[34] => rp_data[34].DATAIN
rf_sink_data[35] => rp_data[35].DATAIN
rf_sink_data[36] => rf_sink_addr[0].IN1
rf_sink_data[37] => rf_sink_addr[1].IN1
rf_sink_data[38] => rf_sink_addr[2].IN1
rf_sink_data[39] => rf_sink_addr[3].IN1
rf_sink_data[40] => rf_sink_addr[4].IN1
rf_sink_data[41] => rf_sink_addr[5].IN1
rf_sink_data[42] => rf_sink_addr[6].IN1
rf_sink_data[43] => rf_sink_addr[7].IN1
rf_sink_data[44] => rf_sink_addr[8].IN1
rf_sink_data[45] => rf_sink_addr[9].IN1
rf_sink_data[46] => rf_sink_addr[10].IN1
rf_sink_data[47] => rf_sink_addr[11].IN1
rf_sink_data[48] => rf_sink_addr[12].IN1
rf_sink_data[49] => rf_sink_addr[13].IN1
rf_sink_data[50] => rf_sink_addr[14].IN1
rf_sink_data[51] => rf_sink_addr[15].IN1
rf_sink_data[52] => rf_sink_addr[16].IN1
rf_sink_data[53] => rf_sink_addr[17].IN1
rf_sink_data[54] => rf_sink_addr[18].IN1
rf_sink_data[55] => rf_sink_addr[19].IN1
rf_sink_data[56] => rf_sink_addr[20].IN1
rf_sink_data[57] => rf_sink_addr[21].IN1
rf_sink_data[58] => rf_sink_addr[22].IN1
rf_sink_data[59] => rf_sink_addr[23].IN1
rf_sink_data[60] => rf_sink_addr[24].IN1
rf_sink_data[61] => rf_sink_addr[25].IN1
rf_sink_data[62] => rf_sink_addr[26].IN1
rf_sink_data[63] => rf_sink_addr[27].IN1
rf_sink_data[64] => rf_sink_addr[28].IN1
rf_sink_data[65] => rf_sink_addr[29].IN1
rf_sink_data[66] => rf_sink_addr[30].IN1
rf_sink_data[67] => rf_sink_addr[31].IN1
rf_sink_data[68] => rf_sink_compressed.IN1
rf_sink_data[69] => rp_data[69].DATAIN
rf_sink_data[70] => rp_data[70].DATAIN
rf_sink_data[71] => rp_data.IN0
rf_sink_data[72] => rp_data[72].DATAIN
rf_sink_data[73] => rf_sink_byte_cnt[0].IN1
rf_sink_data[74] => rf_sink_byte_cnt[1].IN1
rf_sink_data[75] => rf_sink_byte_cnt[2].IN1
rf_sink_data[76] => rf_sink_burstwrap[0].IN1
rf_sink_data[77] => rf_sink_burstwrap[1].IN1
rf_sink_data[78] => rf_sink_burstwrap[2].IN1
rf_sink_data[79] => rp_data[79].DATAIN
rf_sink_data[80] => rp_data[84].DATAIN
rf_sink_data[81] => rp_data[85].DATAIN
rf_sink_data[82] => rp_data[86].DATAIN
rf_sink_data[83] => rp_data[87].DATAIN
rf_sink_data[84] => rp_data[80].DATAIN
rf_sink_data[85] => rp_data[81].DATAIN
rf_sink_data[86] => rp_data[82].DATAIN
rf_sink_data[87] => rp_data[83].DATAIN
rf_sink_data[88] => rp_data[88].DATAIN
rf_sink_data[89] => rdata_fifo_sink_ready.IN0
rf_sink_data[89] => comb.IN0
rf_sink_valid => rdata_fifo_sink_ready.IN1
rf_sink_valid => comb.IN1
rf_sink_startofpacket => rf_sink_startofpacket.IN1
rf_sink_endofpacket => rf_sink_endofpacket.IN1
rdata_fifo_src_ready => ~NO_FANOUT~
rdata_fifo_sink_data[0] => rp_data[0].DATAIN
rdata_fifo_sink_data[1] => rp_data[1].DATAIN
rdata_fifo_sink_data[2] => rp_data[2].DATAIN
rdata_fifo_sink_data[3] => rp_data[3].DATAIN
rdata_fifo_sink_data[4] => rp_data[4].DATAIN
rdata_fifo_sink_data[5] => rp_data[5].DATAIN
rdata_fifo_sink_data[6] => rp_data[6].DATAIN
rdata_fifo_sink_data[7] => rp_data[7].DATAIN
rdata_fifo_sink_data[8] => rp_data[8].DATAIN
rdata_fifo_sink_data[9] => rp_data[9].DATAIN
rdata_fifo_sink_data[10] => rp_data[10].DATAIN
rdata_fifo_sink_data[11] => rp_data[11].DATAIN
rdata_fifo_sink_data[12] => rp_data[12].DATAIN
rdata_fifo_sink_data[13] => rp_data[13].DATAIN
rdata_fifo_sink_data[14] => rp_data[14].DATAIN
rdata_fifo_sink_data[15] => rp_data[15].DATAIN
rdata_fifo_sink_data[16] => rp_data[16].DATAIN
rdata_fifo_sink_data[17] => rp_data[17].DATAIN
rdata_fifo_sink_data[18] => rp_data[18].DATAIN
rdata_fifo_sink_data[19] => rp_data[19].DATAIN
rdata_fifo_sink_data[20] => rp_data[20].DATAIN
rdata_fifo_sink_data[21] => rp_data[21].DATAIN
rdata_fifo_sink_data[22] => rp_data[22].DATAIN
rdata_fifo_sink_data[23] => rp_data[23].DATAIN
rdata_fifo_sink_data[24] => rp_data[24].DATAIN
rdata_fifo_sink_data[25] => rp_data[25].DATAIN
rdata_fifo_sink_data[26] => rp_data[26].DATAIN
rdata_fifo_sink_data[27] => rp_data[27].DATAIN
rdata_fifo_sink_data[28] => rp_data[28].DATAIN
rdata_fifo_sink_data[29] => rp_data[29].DATAIN
rdata_fifo_sink_data[30] => rp_data[30].DATAIN
rdata_fifo_sink_data[31] => rp_data[31].DATAIN
rdata_fifo_sink_valid => rp_valid.IN1
rdata_fifo_sink_valid => rdata_fifo_sink_ready.IN0
rdata_fifo_sink_valid => comb.IN1
cp_valid => local_lock.IN0
cp_valid => local_write.IN0
cp_valid => local_read.IN0
cp_valid => local_compressed_read.IN0
cp_data[0] => m0_writedata[0].DATAIN
cp_data[1] => m0_writedata[1].DATAIN
cp_data[2] => m0_writedata[2].DATAIN
cp_data[3] => m0_writedata[3].DATAIN
cp_data[4] => m0_writedata[4].DATAIN
cp_data[5] => m0_writedata[5].DATAIN
cp_data[6] => m0_writedata[6].DATAIN
cp_data[7] => m0_writedata[7].DATAIN
cp_data[8] => m0_writedata[8].DATAIN
cp_data[9] => m0_writedata[9].DATAIN
cp_data[10] => m0_writedata[10].DATAIN
cp_data[11] => m0_writedata[11].DATAIN
cp_data[12] => m0_writedata[12].DATAIN
cp_data[13] => m0_writedata[13].DATAIN
cp_data[14] => m0_writedata[14].DATAIN
cp_data[15] => m0_writedata[15].DATAIN
cp_data[16] => m0_writedata[16].DATAIN
cp_data[17] => m0_writedata[17].DATAIN
cp_data[18] => m0_writedata[18].DATAIN
cp_data[19] => m0_writedata[19].DATAIN
cp_data[20] => m0_writedata[20].DATAIN
cp_data[21] => m0_writedata[21].DATAIN
cp_data[22] => m0_writedata[22].DATAIN
cp_data[23] => m0_writedata[23].DATAIN
cp_data[24] => m0_writedata[24].DATAIN
cp_data[25] => m0_writedata[25].DATAIN
cp_data[26] => m0_writedata[26].DATAIN
cp_data[27] => m0_writedata[27].DATAIN
cp_data[28] => m0_writedata[28].DATAIN
cp_data[29] => m0_writedata[29].DATAIN
cp_data[30] => m0_writedata[30].DATAIN
cp_data[31] => m0_writedata[31].DATAIN
cp_data[32] => rf_source_data[32].DATAIN
cp_data[32] => m0_byteenable[0].DATAIN
cp_data[33] => rf_source_data[33].DATAIN
cp_data[33] => m0_byteenable[1].DATAIN
cp_data[34] => rf_source_data[34].DATAIN
cp_data[34] => m0_byteenable[2].DATAIN
cp_data[35] => rf_source_data[35].DATAIN
cp_data[35] => m0_byteenable[3].DATAIN
cp_data[36] => rf_source_data[36].DATAIN
cp_data[36] => m0_address[0].DATAIN
cp_data[37] => rf_source_data[37].DATAIN
cp_data[37] => m0_address[1].DATAIN
cp_data[38] => rf_source_data[38].DATAIN
cp_data[38] => m0_address[2].DATAIN
cp_data[39] => rf_source_data[39].DATAIN
cp_data[39] => m0_address[3].DATAIN
cp_data[40] => rf_source_data[40].DATAIN
cp_data[40] => m0_address[4].DATAIN
cp_data[41] => rf_source_data[41].DATAIN
cp_data[41] => m0_address[5].DATAIN
cp_data[42] => rf_source_data[42].DATAIN
cp_data[42] => m0_address[6].DATAIN
cp_data[43] => rf_source_data[43].DATAIN
cp_data[43] => m0_address[7].DATAIN
cp_data[44] => rf_source_data[44].DATAIN
cp_data[44] => m0_address[8].DATAIN
cp_data[45] => rf_source_data[45].DATAIN
cp_data[45] => m0_address[9].DATAIN
cp_data[46] => rf_source_data[46].DATAIN
cp_data[46] => m0_address[10].DATAIN
cp_data[47] => rf_source_data[47].DATAIN
cp_data[47] => m0_address[11].DATAIN
cp_data[48] => rf_source_data[48].DATAIN
cp_data[48] => m0_address[12].DATAIN
cp_data[49] => rf_source_data[49].DATAIN
cp_data[49] => m0_address[13].DATAIN
cp_data[50] => rf_source_data[50].DATAIN
cp_data[50] => m0_address[14].DATAIN
cp_data[51] => rf_source_data[51].DATAIN
cp_data[51] => m0_address[15].DATAIN
cp_data[52] => rf_source_data[52].DATAIN
cp_data[52] => m0_address[16].DATAIN
cp_data[53] => rf_source_data[53].DATAIN
cp_data[53] => m0_address[17].DATAIN
cp_data[54] => rf_source_data[54].DATAIN
cp_data[54] => m0_address[18].DATAIN
cp_data[55] => rf_source_data[55].DATAIN
cp_data[55] => m0_address[19].DATAIN
cp_data[56] => rf_source_data[56].DATAIN
cp_data[56] => m0_address[20].DATAIN
cp_data[57] => rf_source_data[57].DATAIN
cp_data[57] => m0_address[21].DATAIN
cp_data[58] => rf_source_data[58].DATAIN
cp_data[58] => m0_address[22].DATAIN
cp_data[59] => rf_source_data[59].DATAIN
cp_data[59] => m0_address[23].DATAIN
cp_data[60] => rf_source_data[60].DATAIN
cp_data[60] => m0_address[24].DATAIN
cp_data[61] => rf_source_data[61].DATAIN
cp_data[61] => m0_address[25].DATAIN
cp_data[62] => rf_source_data[62].DATAIN
cp_data[62] => m0_address[26].DATAIN
cp_data[63] => rf_source_data[63].DATAIN
cp_data[63] => m0_address[27].DATAIN
cp_data[64] => rf_source_data[64].DATAIN
cp_data[64] => m0_address[28].DATAIN
cp_data[65] => rf_source_data[65].DATAIN
cp_data[65] => m0_address[29].DATAIN
cp_data[66] => rf_source_data[66].DATAIN
cp_data[66] => m0_address[30].DATAIN
cp_data[67] => rf_source_data[67].DATAIN
cp_data[67] => m0_address[31].DATAIN
cp_data[68] => local_compressed_read.IN1
cp_data[68] => rf_source_data[68].DATAIN
cp_data[69] => rf_source_data[69].DATAIN
cp_data[69] => nonposted_write_endofpacket.IN1
cp_data[70] => local_write.IN1
cp_data[70] => rf_source_data[70].DATAIN
cp_data[71] => local_read.IN1
cp_data[71] => rf_source_data[71].DATAIN
cp_data[72] => local_lock.IN1
cp_data[72] => rf_source_data[72].DATAIN
cp_data[73] => m0_burstcount.DATAA
cp_data[73] => rf_source_data[73].DATAIN
cp_data[74] => m0_burstcount.DATAA
cp_data[74] => rf_source_data[74].DATAIN
cp_data[75] => m0_burstcount.DATAA
cp_data[75] => rf_source_data[75].DATAIN
cp_data[76] => rf_source_data[76].DATAIN
cp_data[77] => rf_source_data[77].DATAIN
cp_data[78] => rf_source_data[78].DATAIN
cp_data[79] => rf_source_data[79].DATAIN
cp_data[80] => rf_source_data[80].DATAIN
cp_data[81] => rf_source_data[81].DATAIN
cp_data[82] => rf_source_data[82].DATAIN
cp_data[83] => rf_source_data[83].DATAIN
cp_data[84] => rf_source_data[84].DATAIN
cp_data[85] => rf_source_data[85].DATAIN
cp_data[86] => rf_source_data[86].DATAIN
cp_data[87] => rf_source_data[87].DATAIN
cp_data[88] => rf_source_data[88].DATAIN
cp_data[88] => m0_debugaccess.DATAIN
cp_channel[0] => ~NO_FANOUT~
cp_channel[1] => ~NO_FANOUT~
cp_channel[2] => ~NO_FANOUT~
cp_channel[3] => ~NO_FANOUT~
cp_channel[4] => ~NO_FANOUT~
cp_channel[5] => ~NO_FANOUT~
cp_channel[6] => ~NO_FANOUT~
cp_channel[7] => ~NO_FANOUT~
cp_channel[8] => ~NO_FANOUT~
cp_channel[9] => ~NO_FANOUT~
cp_channel[10] => ~NO_FANOUT~
cp_channel[11] => ~NO_FANOUT~
cp_channel[12] => ~NO_FANOUT~
cp_startofpacket => rf_source_startofpacket.DATAIN
cp_endofpacket => nonposted_write_endofpacket.IN1
cp_endofpacket => rf_source_endofpacket.DATAIN
rp_ready => rp_ready.IN1


|main|Proyecto:u1|altera_merlin_slave_agent:gpu_0_instruction_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
clk => burst_uncompress_address_offset[0].CLK
clk => burst_uncompress_address_offset[1].CLK
clk => burst_uncompress_address_offset[2].CLK
clk => burst_uncompress_address_offset[3].CLK
clk => burst_uncompress_address_offset[4].CLK
clk => burst_uncompress_address_offset[5].CLK
clk => burst_uncompress_address_offset[6].CLK
clk => burst_uncompress_address_offset[7].CLK
clk => burst_uncompress_address_offset[8].CLK
clk => burst_uncompress_address_offset[9].CLK
clk => burst_uncompress_address_offset[10].CLK
clk => burst_uncompress_address_offset[11].CLK
clk => burst_uncompress_address_offset[12].CLK
clk => burst_uncompress_address_offset[13].CLK
clk => burst_uncompress_address_offset[14].CLK
clk => burst_uncompress_address_offset[15].CLK
clk => burst_uncompress_address_offset[16].CLK
clk => burst_uncompress_address_offset[17].CLK
clk => burst_uncompress_address_offset[18].CLK
clk => burst_uncompress_address_offset[19].CLK
clk => burst_uncompress_address_offset[20].CLK
clk => burst_uncompress_address_offset[21].CLK
clk => burst_uncompress_address_offset[22].CLK
clk => burst_uncompress_address_offset[23].CLK
clk => burst_uncompress_address_offset[24].CLK
clk => burst_uncompress_address_offset[25].CLK
clk => burst_uncompress_address_offset[26].CLK
clk => burst_uncompress_address_offset[27].CLK
clk => burst_uncompress_address_offset[28].CLK
clk => burst_uncompress_address_offset[29].CLK
clk => burst_uncompress_address_offset[30].CLK
clk => burst_uncompress_address_offset[31].CLK
clk => burst_uncompress_address_base[0].CLK
clk => burst_uncompress_address_base[1].CLK
clk => burst_uncompress_address_base[2].CLK
clk => burst_uncompress_address_base[3].CLK
clk => burst_uncompress_address_base[4].CLK
clk => burst_uncompress_address_base[5].CLK
clk => burst_uncompress_address_base[6].CLK
clk => burst_uncompress_address_base[7].CLK
clk => burst_uncompress_address_base[8].CLK
clk => burst_uncompress_address_base[9].CLK
clk => burst_uncompress_address_base[10].CLK
clk => burst_uncompress_address_base[11].CLK
clk => burst_uncompress_address_base[12].CLK
clk => burst_uncompress_address_base[13].CLK
clk => burst_uncompress_address_base[14].CLK
clk => burst_uncompress_address_base[15].CLK
clk => burst_uncompress_address_base[16].CLK
clk => burst_uncompress_address_base[17].CLK
clk => burst_uncompress_address_base[18].CLK
clk => burst_uncompress_address_base[19].CLK
clk => burst_uncompress_address_base[20].CLK
clk => burst_uncompress_address_base[21].CLK
clk => burst_uncompress_address_base[22].CLK
clk => burst_uncompress_address_base[23].CLK
clk => burst_uncompress_address_base[24].CLK
clk => burst_uncompress_address_base[25].CLK
clk => burst_uncompress_address_base[26].CLK
clk => burst_uncompress_address_base[27].CLK
clk => burst_uncompress_address_base[28].CLK
clk => burst_uncompress_address_base[29].CLK
clk => burst_uncompress_address_base[30].CLK
clk => burst_uncompress_address_base[31].CLK
clk => burst_uncompress_byte_counter[0].CLK
clk => burst_uncompress_byte_counter[1].CLK
clk => burst_uncompress_byte_counter[2].CLK
clk => burst_uncompress_busy.CLK
reset => burst_uncompress_address_offset[0].ACLR
reset => burst_uncompress_address_offset[1].ACLR
reset => burst_uncompress_address_offset[2].ACLR
reset => burst_uncompress_address_offset[3].ACLR
reset => burst_uncompress_address_offset[4].ACLR
reset => burst_uncompress_address_offset[5].ACLR
reset => burst_uncompress_address_offset[6].ACLR
reset => burst_uncompress_address_offset[7].ACLR
reset => burst_uncompress_address_offset[8].ACLR
reset => burst_uncompress_address_offset[9].ACLR
reset => burst_uncompress_address_offset[10].ACLR
reset => burst_uncompress_address_offset[11].ACLR
reset => burst_uncompress_address_offset[12].ACLR
reset => burst_uncompress_address_offset[13].ACLR
reset => burst_uncompress_address_offset[14].ACLR
reset => burst_uncompress_address_offset[15].ACLR
reset => burst_uncompress_address_offset[16].ACLR
reset => burst_uncompress_address_offset[17].ACLR
reset => burst_uncompress_address_offset[18].ACLR
reset => burst_uncompress_address_offset[19].ACLR
reset => burst_uncompress_address_offset[20].ACLR
reset => burst_uncompress_address_offset[21].ACLR
reset => burst_uncompress_address_offset[22].ACLR
reset => burst_uncompress_address_offset[23].ACLR
reset => burst_uncompress_address_offset[24].ACLR
reset => burst_uncompress_address_offset[25].ACLR
reset => burst_uncompress_address_offset[26].ACLR
reset => burst_uncompress_address_offset[27].ACLR
reset => burst_uncompress_address_offset[28].ACLR
reset => burst_uncompress_address_offset[29].ACLR
reset => burst_uncompress_address_offset[30].ACLR
reset => burst_uncompress_address_offset[31].ACLR
reset => burst_uncompress_address_base[0].ACLR
reset => burst_uncompress_address_base[1].ACLR
reset => burst_uncompress_address_base[2].ACLR
reset => burst_uncompress_address_base[3].ACLR
reset => burst_uncompress_address_base[4].ACLR
reset => burst_uncompress_address_base[5].ACLR
reset => burst_uncompress_address_base[6].ACLR
reset => burst_uncompress_address_base[7].ACLR
reset => burst_uncompress_address_base[8].ACLR
reset => burst_uncompress_address_base[9].ACLR
reset => burst_uncompress_address_base[10].ACLR
reset => burst_uncompress_address_base[11].ACLR
reset => burst_uncompress_address_base[12].ACLR
reset => burst_uncompress_address_base[13].ACLR
reset => burst_uncompress_address_base[14].ACLR
reset => burst_uncompress_address_base[15].ACLR
reset => burst_uncompress_address_base[16].ACLR
reset => burst_uncompress_address_base[17].ACLR
reset => burst_uncompress_address_base[18].ACLR
reset => burst_uncompress_address_base[19].ACLR
reset => burst_uncompress_address_base[20].ACLR
reset => burst_uncompress_address_base[21].ACLR
reset => burst_uncompress_address_base[22].ACLR
reset => burst_uncompress_address_base[23].ACLR
reset => burst_uncompress_address_base[24].ACLR
reset => burst_uncompress_address_base[25].ACLR
reset => burst_uncompress_address_base[26].ACLR
reset => burst_uncompress_address_base[27].ACLR
reset => burst_uncompress_address_base[28].ACLR
reset => burst_uncompress_address_base[29].ACLR
reset => burst_uncompress_address_base[30].ACLR
reset => burst_uncompress_address_base[31].ACLR
reset => burst_uncompress_byte_counter[0].ACLR
reset => burst_uncompress_byte_counter[1].ACLR
reset => burst_uncompress_byte_counter[2].ACLR
reset => burst_uncompress_busy.ACLR
sink_startofpacket => source_startofpacket.IN1
sink_endofpacket => source_endofpacket.IN1
sink_valid => first_packet_beat.IN1
sink_valid => last_packet_beat.IN1
sink_valid => last_packet_beat.IN1
sink_valid => always0.IN1
sink_valid => sink_ready.IN0
sink_valid => source_valid.DATAIN
sink_addr[0] => burst_uncompress_address_base.IN0
sink_addr[0] => comb.DATAB
sink_addr[0] => source_addr.DATAB
sink_addr[1] => burst_uncompress_address_base.IN0
sink_addr[1] => comb.DATAB
sink_addr[1] => source_addr.DATAB
sink_addr[2] => burst_uncompress_address_base.IN0
sink_addr[2] => comb.DATAB
sink_addr[2] => source_addr.DATAB
sink_addr[3] => burst_uncompress_address_base.IN0
sink_addr[3] => comb.DATAB
sink_addr[3] => source_addr.DATAB
sink_addr[4] => burst_uncompress_address_base.IN0
sink_addr[4] => comb.DATAB
sink_addr[4] => source_addr.DATAB
sink_addr[5] => burst_uncompress_address_base.IN0
sink_addr[5] => comb.DATAB
sink_addr[5] => source_addr.DATAB
sink_addr[6] => burst_uncompress_address_base.IN0
sink_addr[6] => comb.DATAB
sink_addr[6] => source_addr.DATAB
sink_addr[7] => burst_uncompress_address_base.IN0
sink_addr[7] => comb.DATAB
sink_addr[7] => source_addr.DATAB
sink_addr[8] => burst_uncompress_address_base.IN0
sink_addr[8] => comb.DATAB
sink_addr[8] => source_addr.DATAB
sink_addr[9] => burst_uncompress_address_base.IN0
sink_addr[9] => comb.DATAB
sink_addr[9] => source_addr.DATAB
sink_addr[10] => burst_uncompress_address_base.IN0
sink_addr[10] => comb.DATAB
sink_addr[10] => source_addr.DATAB
sink_addr[11] => burst_uncompress_address_base.IN0
sink_addr[11] => comb.DATAB
sink_addr[11] => source_addr.DATAB
sink_addr[12] => burst_uncompress_address_base.IN0
sink_addr[12] => comb.DATAB
sink_addr[12] => source_addr.DATAB
sink_addr[13] => burst_uncompress_address_base.IN0
sink_addr[13] => comb.DATAB
sink_addr[13] => source_addr.DATAB
sink_addr[14] => burst_uncompress_address_base.IN0
sink_addr[14] => comb.DATAB
sink_addr[14] => source_addr.DATAB
sink_addr[15] => burst_uncompress_address_base.IN0
sink_addr[15] => comb.DATAB
sink_addr[15] => source_addr.DATAB
sink_addr[16] => burst_uncompress_address_base.IN0
sink_addr[16] => comb.DATAB
sink_addr[16] => source_addr.DATAB
sink_addr[17] => burst_uncompress_address_base.IN0
sink_addr[17] => comb.DATAB
sink_addr[17] => source_addr.DATAB
sink_addr[18] => burst_uncompress_address_base.IN0
sink_addr[18] => comb.DATAB
sink_addr[18] => source_addr.DATAB
sink_addr[19] => burst_uncompress_address_base.IN0
sink_addr[19] => comb.DATAB
sink_addr[19] => source_addr.DATAB
sink_addr[20] => burst_uncompress_address_base.IN0
sink_addr[20] => comb.DATAB
sink_addr[20] => source_addr.DATAB
sink_addr[21] => burst_uncompress_address_base.IN0
sink_addr[21] => comb.DATAB
sink_addr[21] => source_addr.DATAB
sink_addr[22] => burst_uncompress_address_base.IN0
sink_addr[22] => comb.DATAB
sink_addr[22] => source_addr.DATAB
sink_addr[23] => burst_uncompress_address_base.IN0
sink_addr[23] => comb.DATAB
sink_addr[23] => source_addr.DATAB
sink_addr[24] => burst_uncompress_address_base.IN0
sink_addr[24] => comb.DATAB
sink_addr[24] => source_addr.DATAB
sink_addr[25] => burst_uncompress_address_base.IN0
sink_addr[25] => comb.DATAB
sink_addr[25] => source_addr.DATAB
sink_addr[26] => burst_uncompress_address_base.IN0
sink_addr[26] => comb.DATAB
sink_addr[26] => source_addr.DATAB
sink_addr[27] => burst_uncompress_address_base.IN0
sink_addr[27] => comb.DATAB
sink_addr[27] => source_addr.DATAB
sink_addr[28] => burst_uncompress_address_base.IN0
sink_addr[28] => comb.DATAB
sink_addr[28] => source_addr.DATAB
sink_addr[29] => burst_uncompress_address_base.IN0
sink_addr[29] => comb.DATAB
sink_addr[29] => source_addr.DATAB
sink_addr[30] => burst_uncompress_address_base.IN0
sink_addr[30] => comb.DATAB
sink_addr[30] => source_addr.DATAB
sink_addr[31] => burst_uncompress_address_base.IN0
sink_addr[31] => comb.DATAB
sink_addr[31] => source_addr.DATAB
sink_burstwrap[0] => p1_burst_uncompress_address_offset[0].IN1
sink_burstwrap[0] => source_burstwrap[0].DATAIN
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[1] => p1_burst_uncompress_address_offset[1].IN1
sink_burstwrap[1] => source_burstwrap[1].DATAIN
sink_burstwrap[1] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[2].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[31].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[30].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[29].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[28].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[27].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[26].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[25].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[24].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[23].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[22].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[21].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[20].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[19].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[18].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[17].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[16].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[15].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[14].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[13].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[12].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[11].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[10].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[9].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[8].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[7].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[6].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[5].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[4].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[3].IN1
sink_burstwrap[2] => source_burstwrap[2].DATAIN
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_byte_cnt[0] => source_byte_cnt.DATAB
sink_byte_cnt[0] => Add1.IN6
sink_byte_cnt[0] => Equal1.IN1
sink_byte_cnt[1] => source_byte_cnt.DATAB
sink_byte_cnt[1] => Add1.IN5
sink_byte_cnt[1] => Equal1.IN0
sink_byte_cnt[2] => source_byte_cnt.DATAB
sink_byte_cnt[2] => Add1.IN4
sink_byte_cnt[2] => Equal1.IN2
sink_is_compressed => last_packet_beat.IN1
source_ready => always1.IN1
source_ready => sink_ready.IN1


|main|Proyecto:u1|altera_avalon_sc_fifo:gpu_0_instruction_slave_translator_avalon_universal_slave_0_agent_rsp_fifo
clk => csr_readdata[0]~reg0.CLK
clk => csr_readdata[1]~reg0.CLK
clk => csr_readdata[2]~reg0.CLK
clk => csr_readdata[3]~reg0.CLK
clk => csr_readdata[4]~reg0.CLK
clk => csr_readdata[5]~reg0.CLK
clk => csr_readdata[6]~reg0.CLK
clk => csr_readdata[7]~reg0.CLK
clk => csr_readdata[8]~reg0.CLK
clk => csr_readdata[9]~reg0.CLK
clk => csr_readdata[10]~reg0.CLK
clk => csr_readdata[11]~reg0.CLK
clk => csr_readdata[12]~reg0.CLK
clk => csr_readdata[13]~reg0.CLK
clk => csr_readdata[14]~reg0.CLK
clk => csr_readdata[15]~reg0.CLK
clk => csr_readdata[16]~reg0.CLK
clk => csr_readdata[17]~reg0.CLK
clk => csr_readdata[18]~reg0.CLK
clk => csr_readdata[19]~reg0.CLK
clk => csr_readdata[20]~reg0.CLK
clk => csr_readdata[21]~reg0.CLK
clk => csr_readdata[22]~reg0.CLK
clk => csr_readdata[23]~reg0.CLK
clk => csr_readdata[24]~reg0.CLK
clk => csr_readdata[25]~reg0.CLK
clk => csr_readdata[26]~reg0.CLK
clk => csr_readdata[27]~reg0.CLK
clk => csr_readdata[28]~reg0.CLK
clk => csr_readdata[29]~reg0.CLK
clk => csr_readdata[30]~reg0.CLK
clk => csr_readdata[31]~reg0.CLK
clk => mem_used[1].CLK
clk => mem_used[0].CLK
clk => mem[1][0].CLK
clk => mem[1][1].CLK
clk => mem[1][2].CLK
clk => mem[1][3].CLK
clk => mem[1][4].CLK
clk => mem[1][5].CLK
clk => mem[1][6].CLK
clk => mem[1][7].CLK
clk => mem[1][8].CLK
clk => mem[1][9].CLK
clk => mem[1][10].CLK
clk => mem[1][11].CLK
clk => mem[1][12].CLK
clk => mem[1][13].CLK
clk => mem[1][14].CLK
clk => mem[1][15].CLK
clk => mem[1][16].CLK
clk => mem[1][17].CLK
clk => mem[1][18].CLK
clk => mem[1][19].CLK
clk => mem[1][20].CLK
clk => mem[1][21].CLK
clk => mem[1][22].CLK
clk => mem[1][23].CLK
clk => mem[1][24].CLK
clk => mem[1][25].CLK
clk => mem[1][26].CLK
clk => mem[1][27].CLK
clk => mem[1][28].CLK
clk => mem[1][29].CLK
clk => mem[1][30].CLK
clk => mem[1][31].CLK
clk => mem[1][32].CLK
clk => mem[1][33].CLK
clk => mem[1][34].CLK
clk => mem[1][35].CLK
clk => mem[1][36].CLK
clk => mem[1][37].CLK
clk => mem[1][38].CLK
clk => mem[1][39].CLK
clk => mem[1][40].CLK
clk => mem[1][41].CLK
clk => mem[1][42].CLK
clk => mem[1][43].CLK
clk => mem[1][44].CLK
clk => mem[1][45].CLK
clk => mem[1][46].CLK
clk => mem[1][47].CLK
clk => mem[1][48].CLK
clk => mem[1][49].CLK
clk => mem[1][50].CLK
clk => mem[1][51].CLK
clk => mem[1][52].CLK
clk => mem[1][53].CLK
clk => mem[1][54].CLK
clk => mem[1][55].CLK
clk => mem[1][56].CLK
clk => mem[1][57].CLK
clk => mem[1][58].CLK
clk => mem[1][59].CLK
clk => mem[1][60].CLK
clk => mem[1][61].CLK
clk => mem[1][62].CLK
clk => mem[1][63].CLK
clk => mem[1][64].CLK
clk => mem[1][65].CLK
clk => mem[1][66].CLK
clk => mem[1][67].CLK
clk => mem[1][68].CLK
clk => mem[1][69].CLK
clk => mem[1][70].CLK
clk => mem[1][71].CLK
clk => mem[1][72].CLK
clk => mem[1][73].CLK
clk => mem[1][74].CLK
clk => mem[1][75].CLK
clk => mem[1][76].CLK
clk => mem[1][77].CLK
clk => mem[1][78].CLK
clk => mem[1][79].CLK
clk => mem[1][80].CLK
clk => mem[1][81].CLK
clk => mem[1][82].CLK
clk => mem[1][83].CLK
clk => mem[1][84].CLK
clk => mem[1][85].CLK
clk => mem[1][86].CLK
clk => mem[1][87].CLK
clk => mem[1][88].CLK
clk => mem[1][89].CLK
clk => mem[1][90].CLK
clk => mem[1][91].CLK
clk => mem[0][0].CLK
clk => mem[0][1].CLK
clk => mem[0][2].CLK
clk => mem[0][3].CLK
clk => mem[0][4].CLK
clk => mem[0][5].CLK
clk => mem[0][6].CLK
clk => mem[0][7].CLK
clk => mem[0][8].CLK
clk => mem[0][9].CLK
clk => mem[0][10].CLK
clk => mem[0][11].CLK
clk => mem[0][12].CLK
clk => mem[0][13].CLK
clk => mem[0][14].CLK
clk => mem[0][15].CLK
clk => mem[0][16].CLK
clk => mem[0][17].CLK
clk => mem[0][18].CLK
clk => mem[0][19].CLK
clk => mem[0][20].CLK
clk => mem[0][21].CLK
clk => mem[0][22].CLK
clk => mem[0][23].CLK
clk => mem[0][24].CLK
clk => mem[0][25].CLK
clk => mem[0][26].CLK
clk => mem[0][27].CLK
clk => mem[0][28].CLK
clk => mem[0][29].CLK
clk => mem[0][30].CLK
clk => mem[0][31].CLK
clk => mem[0][32].CLK
clk => mem[0][33].CLK
clk => mem[0][34].CLK
clk => mem[0][35].CLK
clk => mem[0][36].CLK
clk => mem[0][37].CLK
clk => mem[0][38].CLK
clk => mem[0][39].CLK
clk => mem[0][40].CLK
clk => mem[0][41].CLK
clk => mem[0][42].CLK
clk => mem[0][43].CLK
clk => mem[0][44].CLK
clk => mem[0][45].CLK
clk => mem[0][46].CLK
clk => mem[0][47].CLK
clk => mem[0][48].CLK
clk => mem[0][49].CLK
clk => mem[0][50].CLK
clk => mem[0][51].CLK
clk => mem[0][52].CLK
clk => mem[0][53].CLK
clk => mem[0][54].CLK
clk => mem[0][55].CLK
clk => mem[0][56].CLK
clk => mem[0][57].CLK
clk => mem[0][58].CLK
clk => mem[0][59].CLK
clk => mem[0][60].CLK
clk => mem[0][61].CLK
clk => mem[0][62].CLK
clk => mem[0][63].CLK
clk => mem[0][64].CLK
clk => mem[0][65].CLK
clk => mem[0][66].CLK
clk => mem[0][67].CLK
clk => mem[0][68].CLK
clk => mem[0][69].CLK
clk => mem[0][70].CLK
clk => mem[0][71].CLK
clk => mem[0][72].CLK
clk => mem[0][73].CLK
clk => mem[0][74].CLK
clk => mem[0][75].CLK
clk => mem[0][76].CLK
clk => mem[0][77].CLK
clk => mem[0][78].CLK
clk => mem[0][79].CLK
clk => mem[0][80].CLK
clk => mem[0][81].CLK
clk => mem[0][82].CLK
clk => mem[0][83].CLK
clk => mem[0][84].CLK
clk => mem[0][85].CLK
clk => mem[0][86].CLK
clk => mem[0][87].CLK
clk => mem[0][88].CLK
clk => mem[0][89].CLK
clk => mem[0][90].CLK
clk => mem[0][91].CLK
reset => csr_readdata[0]~reg0.ACLR
reset => csr_readdata[1]~reg0.ACLR
reset => csr_readdata[2]~reg0.ACLR
reset => csr_readdata[3]~reg0.ACLR
reset => csr_readdata[4]~reg0.ACLR
reset => csr_readdata[5]~reg0.ACLR
reset => csr_readdata[6]~reg0.ACLR
reset => csr_readdata[7]~reg0.ACLR
reset => csr_readdata[8]~reg0.ACLR
reset => csr_readdata[9]~reg0.ACLR
reset => csr_readdata[10]~reg0.ACLR
reset => csr_readdata[11]~reg0.ACLR
reset => csr_readdata[12]~reg0.ACLR
reset => csr_readdata[13]~reg0.ACLR
reset => csr_readdata[14]~reg0.ACLR
reset => csr_readdata[15]~reg0.ACLR
reset => csr_readdata[16]~reg0.ACLR
reset => csr_readdata[17]~reg0.ACLR
reset => csr_readdata[18]~reg0.ACLR
reset => csr_readdata[19]~reg0.ACLR
reset => csr_readdata[20]~reg0.ACLR
reset => csr_readdata[21]~reg0.ACLR
reset => csr_readdata[22]~reg0.ACLR
reset => csr_readdata[23]~reg0.ACLR
reset => csr_readdata[24]~reg0.ACLR
reset => csr_readdata[25]~reg0.ACLR
reset => csr_readdata[26]~reg0.ACLR
reset => csr_readdata[27]~reg0.ACLR
reset => csr_readdata[28]~reg0.ACLR
reset => csr_readdata[29]~reg0.ACLR
reset => csr_readdata[30]~reg0.ACLR
reset => csr_readdata[31]~reg0.ACLR
reset => mem_used[1].ACLR
reset => mem_used[0].ACLR
reset => mem[1][0].ACLR
reset => mem[1][1].ACLR
reset => mem[1][2].ACLR
reset => mem[1][3].ACLR
reset => mem[1][4].ACLR
reset => mem[1][5].ACLR
reset => mem[1][6].ACLR
reset => mem[1][7].ACLR
reset => mem[1][8].ACLR
reset => mem[1][9].ACLR
reset => mem[1][10].ACLR
reset => mem[1][11].ACLR
reset => mem[1][12].ACLR
reset => mem[1][13].ACLR
reset => mem[1][14].ACLR
reset => mem[1][15].ACLR
reset => mem[1][16].ACLR
reset => mem[1][17].ACLR
reset => mem[1][18].ACLR
reset => mem[1][19].ACLR
reset => mem[1][20].ACLR
reset => mem[1][21].ACLR
reset => mem[1][22].ACLR
reset => mem[1][23].ACLR
reset => mem[1][24].ACLR
reset => mem[1][25].ACLR
reset => mem[1][26].ACLR
reset => mem[1][27].ACLR
reset => mem[1][28].ACLR
reset => mem[1][29].ACLR
reset => mem[1][30].ACLR
reset => mem[1][31].ACLR
reset => mem[1][32].ACLR
reset => mem[1][33].ACLR
reset => mem[1][34].ACLR
reset => mem[1][35].ACLR
reset => mem[1][36].ACLR
reset => mem[1][37].ACLR
reset => mem[1][38].ACLR
reset => mem[1][39].ACLR
reset => mem[1][40].ACLR
reset => mem[1][41].ACLR
reset => mem[1][42].ACLR
reset => mem[1][43].ACLR
reset => mem[1][44].ACLR
reset => mem[1][45].ACLR
reset => mem[1][46].ACLR
reset => mem[1][47].ACLR
reset => mem[1][48].ACLR
reset => mem[1][49].ACLR
reset => mem[1][50].ACLR
reset => mem[1][51].ACLR
reset => mem[1][52].ACLR
reset => mem[1][53].ACLR
reset => mem[1][54].ACLR
reset => mem[1][55].ACLR
reset => mem[1][56].ACLR
reset => mem[1][57].ACLR
reset => mem[1][58].ACLR
reset => mem[1][59].ACLR
reset => mem[1][60].ACLR
reset => mem[1][61].ACLR
reset => mem[1][62].ACLR
reset => mem[1][63].ACLR
reset => mem[1][64].ACLR
reset => mem[1][65].ACLR
reset => mem[1][66].ACLR
reset => mem[1][67].ACLR
reset => mem[1][68].ACLR
reset => mem[1][69].ACLR
reset => mem[1][70].ACLR
reset => mem[1][71].ACLR
reset => mem[1][72].ACLR
reset => mem[1][73].ACLR
reset => mem[1][74].ACLR
reset => mem[1][75].ACLR
reset => mem[1][76].ACLR
reset => mem[1][77].ACLR
reset => mem[1][78].ACLR
reset => mem[1][79].ACLR
reset => mem[1][80].ACLR
reset => mem[1][81].ACLR
reset => mem[1][82].ACLR
reset => mem[1][83].ACLR
reset => mem[1][84].ACLR
reset => mem[1][85].ACLR
reset => mem[1][86].ACLR
reset => mem[1][87].ACLR
reset => mem[1][88].ACLR
reset => mem[1][89].ACLR
reset => mem[1][90].ACLR
reset => mem[1][91].ACLR
reset => mem[0][0].ACLR
reset => mem[0][1].ACLR
reset => mem[0][2].ACLR
reset => mem[0][3].ACLR
reset => mem[0][4].ACLR
reset => mem[0][5].ACLR
reset => mem[0][6].ACLR
reset => mem[0][7].ACLR
reset => mem[0][8].ACLR
reset => mem[0][9].ACLR
reset => mem[0][10].ACLR
reset => mem[0][11].ACLR
reset => mem[0][12].ACLR
reset => mem[0][13].ACLR
reset => mem[0][14].ACLR
reset => mem[0][15].ACLR
reset => mem[0][16].ACLR
reset => mem[0][17].ACLR
reset => mem[0][18].ACLR
reset => mem[0][19].ACLR
reset => mem[0][20].ACLR
reset => mem[0][21].ACLR
reset => mem[0][22].ACLR
reset => mem[0][23].ACLR
reset => mem[0][24].ACLR
reset => mem[0][25].ACLR
reset => mem[0][26].ACLR
reset => mem[0][27].ACLR
reset => mem[0][28].ACLR
reset => mem[0][29].ACLR
reset => mem[0][30].ACLR
reset => mem[0][31].ACLR
reset => mem[0][32].ACLR
reset => mem[0][33].ACLR
reset => mem[0][34].ACLR
reset => mem[0][35].ACLR
reset => mem[0][36].ACLR
reset => mem[0][37].ACLR
reset => mem[0][38].ACLR
reset => mem[0][39].ACLR
reset => mem[0][40].ACLR
reset => mem[0][41].ACLR
reset => mem[0][42].ACLR
reset => mem[0][43].ACLR
reset => mem[0][44].ACLR
reset => mem[0][45].ACLR
reset => mem[0][46].ACLR
reset => mem[0][47].ACLR
reset => mem[0][48].ACLR
reset => mem[0][49].ACLR
reset => mem[0][50].ACLR
reset => mem[0][51].ACLR
reset => mem[0][52].ACLR
reset => mem[0][53].ACLR
reset => mem[0][54].ACLR
reset => mem[0][55].ACLR
reset => mem[0][56].ACLR
reset => mem[0][57].ACLR
reset => mem[0][58].ACLR
reset => mem[0][59].ACLR
reset => mem[0][60].ACLR
reset => mem[0][61].ACLR
reset => mem[0][62].ACLR
reset => mem[0][63].ACLR
reset => mem[0][64].ACLR
reset => mem[0][65].ACLR
reset => mem[0][66].ACLR
reset => mem[0][67].ACLR
reset => mem[0][68].ACLR
reset => mem[0][69].ACLR
reset => mem[0][70].ACLR
reset => mem[0][71].ACLR
reset => mem[0][72].ACLR
reset => mem[0][73].ACLR
reset => mem[0][74].ACLR
reset => mem[0][75].ACLR
reset => mem[0][76].ACLR
reset => mem[0][77].ACLR
reset => mem[0][78].ACLR
reset => mem[0][79].ACLR
reset => mem[0][80].ACLR
reset => mem[0][81].ACLR
reset => mem[0][82].ACLR
reset => mem[0][83].ACLR
reset => mem[0][84].ACLR
reset => mem[0][85].ACLR
reset => mem[0][86].ACLR
reset => mem[0][87].ACLR
reset => mem[0][88].ACLR
reset => mem[0][89].ACLR
reset => mem[0][90].ACLR
reset => mem[0][91].ACLR
in_data[0] => mem.DATAB
in_data[1] => mem.DATAB
in_data[2] => mem.DATAB
in_data[3] => mem.DATAB
in_data[4] => mem.DATAB
in_data[5] => mem.DATAB
in_data[6] => mem.DATAB
in_data[7] => mem.DATAB
in_data[8] => mem.DATAB
in_data[9] => mem.DATAB
in_data[10] => mem.DATAB
in_data[11] => mem.DATAB
in_data[12] => mem.DATAB
in_data[13] => mem.DATAB
in_data[14] => mem.DATAB
in_data[15] => mem.DATAB
in_data[16] => mem.DATAB
in_data[17] => mem.DATAB
in_data[18] => mem.DATAB
in_data[19] => mem.DATAB
in_data[20] => mem.DATAB
in_data[21] => mem.DATAB
in_data[22] => mem.DATAB
in_data[23] => mem.DATAB
in_data[24] => mem.DATAB
in_data[25] => mem.DATAB
in_data[26] => mem.DATAB
in_data[27] => mem.DATAB
in_data[28] => mem.DATAB
in_data[29] => mem.DATAB
in_data[30] => mem.DATAB
in_data[31] => mem.DATAB
in_data[32] => mem.DATAB
in_data[33] => mem.DATAB
in_data[34] => mem.DATAB
in_data[35] => mem.DATAB
in_data[36] => mem.DATAB
in_data[37] => mem.DATAB
in_data[38] => mem.DATAB
in_data[39] => mem.DATAB
in_data[40] => mem.DATAB
in_data[41] => mem.DATAB
in_data[42] => mem.DATAB
in_data[43] => mem.DATAB
in_data[44] => mem.DATAB
in_data[45] => mem.DATAB
in_data[46] => mem.DATAB
in_data[47] => mem.DATAB
in_data[48] => mem.DATAB
in_data[49] => mem.DATAB
in_data[50] => mem.DATAB
in_data[51] => mem.DATAB
in_data[52] => mem.DATAB
in_data[53] => mem.DATAB
in_data[54] => mem.DATAB
in_data[55] => mem.DATAB
in_data[56] => mem.DATAB
in_data[57] => mem.DATAB
in_data[58] => mem.DATAB
in_data[59] => mem.DATAB
in_data[60] => mem.DATAB
in_data[61] => mem.DATAB
in_data[62] => mem.DATAB
in_data[63] => mem.DATAB
in_data[64] => mem.DATAB
in_data[65] => mem.DATAB
in_data[66] => mem.DATAB
in_data[67] => mem.DATAB
in_data[68] => mem.DATAB
in_data[69] => mem.DATAB
in_data[70] => mem.DATAB
in_data[71] => mem.DATAB
in_data[72] => mem.DATAB
in_data[73] => mem.DATAB
in_data[74] => mem.DATAB
in_data[75] => mem.DATAB
in_data[76] => mem.DATAB
in_data[77] => mem.DATAB
in_data[78] => mem.DATAB
in_data[79] => mem.DATAB
in_data[80] => mem.DATAB
in_data[81] => mem.DATAB
in_data[82] => mem.DATAB
in_data[83] => mem.DATAB
in_data[84] => mem.DATAB
in_data[85] => mem.DATAB
in_data[86] => mem.DATAB
in_data[87] => mem.DATAB
in_data[88] => mem.DATAB
in_data[89] => mem.DATAB
in_valid => write.IN1
in_startofpacket => mem.DATAB
in_endofpacket => mem.DATAB
in_empty[0] => ~NO_FANOUT~
in_error[0] => out_error[0].DATAIN
in_error[0] => out_empty[0].DATAIN
in_channel[0] => out_channel[0].DATAIN
out_ready => internal_out_ready.IN1
csr_address[0] => ~NO_FANOUT~
csr_address[1] => ~NO_FANOUT~
csr_write => ~NO_FANOUT~
csr_read => csr_readdata[0]~reg0.ENA
csr_read => csr_readdata[31]~reg0.ENA
csr_read => csr_readdata[30]~reg0.ENA
csr_read => csr_readdata[29]~reg0.ENA
csr_read => csr_readdata[28]~reg0.ENA
csr_read => csr_readdata[27]~reg0.ENA
csr_read => csr_readdata[26]~reg0.ENA
csr_read => csr_readdata[25]~reg0.ENA
csr_read => csr_readdata[24]~reg0.ENA
csr_read => csr_readdata[23]~reg0.ENA
csr_read => csr_readdata[22]~reg0.ENA
csr_read => csr_readdata[21]~reg0.ENA
csr_read => csr_readdata[20]~reg0.ENA
csr_read => csr_readdata[19]~reg0.ENA
csr_read => csr_readdata[18]~reg0.ENA
csr_read => csr_readdata[17]~reg0.ENA
csr_read => csr_readdata[16]~reg0.ENA
csr_read => csr_readdata[15]~reg0.ENA
csr_read => csr_readdata[14]~reg0.ENA
csr_read => csr_readdata[13]~reg0.ENA
csr_read => csr_readdata[12]~reg0.ENA
csr_read => csr_readdata[11]~reg0.ENA
csr_read => csr_readdata[10]~reg0.ENA
csr_read => csr_readdata[9]~reg0.ENA
csr_read => csr_readdata[8]~reg0.ENA
csr_read => csr_readdata[7]~reg0.ENA
csr_read => csr_readdata[6]~reg0.ENA
csr_read => csr_readdata[5]~reg0.ENA
csr_read => csr_readdata[4]~reg0.ENA
csr_read => csr_readdata[3]~reg0.ENA
csr_read => csr_readdata[2]~reg0.ENA
csr_read => csr_readdata[1]~reg0.ENA
csr_writedata[0] => ~NO_FANOUT~
csr_writedata[1] => ~NO_FANOUT~
csr_writedata[2] => ~NO_FANOUT~
csr_writedata[3] => ~NO_FANOUT~
csr_writedata[4] => ~NO_FANOUT~
csr_writedata[5] => ~NO_FANOUT~
csr_writedata[6] => ~NO_FANOUT~
csr_writedata[7] => ~NO_FANOUT~
csr_writedata[8] => ~NO_FANOUT~
csr_writedata[9] => ~NO_FANOUT~
csr_writedata[10] => ~NO_FANOUT~
csr_writedata[11] => ~NO_FANOUT~
csr_writedata[12] => ~NO_FANOUT~
csr_writedata[13] => ~NO_FANOUT~
csr_writedata[14] => ~NO_FANOUT~
csr_writedata[15] => ~NO_FANOUT~
csr_writedata[16] => ~NO_FANOUT~
csr_writedata[17] => ~NO_FANOUT~
csr_writedata[18] => ~NO_FANOUT~
csr_writedata[19] => ~NO_FANOUT~
csr_writedata[20] => ~NO_FANOUT~
csr_writedata[21] => ~NO_FANOUT~
csr_writedata[22] => ~NO_FANOUT~
csr_writedata[23] => ~NO_FANOUT~
csr_writedata[24] => ~NO_FANOUT~
csr_writedata[25] => ~NO_FANOUT~
csr_writedata[26] => ~NO_FANOUT~
csr_writedata[27] => ~NO_FANOUT~
csr_writedata[28] => ~NO_FANOUT~
csr_writedata[29] => ~NO_FANOUT~
csr_writedata[30] => ~NO_FANOUT~
csr_writedata[31] => ~NO_FANOUT~


|main|Proyecto:u1|altera_avalon_sc_fifo:gpu_0_instruction_slave_translator_avalon_universal_slave_0_agent_rdata_fifo
clk => csr_readdata[0]~reg0.CLK
clk => csr_readdata[1]~reg0.CLK
clk => csr_readdata[2]~reg0.CLK
clk => csr_readdata[3]~reg0.CLK
clk => csr_readdata[4]~reg0.CLK
clk => csr_readdata[5]~reg0.CLK
clk => csr_readdata[6]~reg0.CLK
clk => csr_readdata[7]~reg0.CLK
clk => csr_readdata[8]~reg0.CLK
clk => csr_readdata[9]~reg0.CLK
clk => csr_readdata[10]~reg0.CLK
clk => csr_readdata[11]~reg0.CLK
clk => csr_readdata[12]~reg0.CLK
clk => csr_readdata[13]~reg0.CLK
clk => csr_readdata[14]~reg0.CLK
clk => csr_readdata[15]~reg0.CLK
clk => csr_readdata[16]~reg0.CLK
clk => csr_readdata[17]~reg0.CLK
clk => csr_readdata[18]~reg0.CLK
clk => csr_readdata[19]~reg0.CLK
clk => csr_readdata[20]~reg0.CLK
clk => csr_readdata[21]~reg0.CLK
clk => csr_readdata[22]~reg0.CLK
clk => csr_readdata[23]~reg0.CLK
clk => csr_readdata[24]~reg0.CLK
clk => csr_readdata[25]~reg0.CLK
clk => csr_readdata[26]~reg0.CLK
clk => csr_readdata[27]~reg0.CLK
clk => csr_readdata[28]~reg0.CLK
clk => csr_readdata[29]~reg0.CLK
clk => csr_readdata[30]~reg0.CLK
clk => csr_readdata[31]~reg0.CLK
clk => mem_used[1].CLK
clk => mem_used[0].CLK
clk => mem[1][0].CLK
clk => mem[1][1].CLK
clk => mem[1][2].CLK
clk => mem[1][3].CLK
clk => mem[1][4].CLK
clk => mem[1][5].CLK
clk => mem[1][6].CLK
clk => mem[1][7].CLK
clk => mem[1][8].CLK
clk => mem[1][9].CLK
clk => mem[1][10].CLK
clk => mem[1][11].CLK
clk => mem[1][12].CLK
clk => mem[1][13].CLK
clk => mem[1][14].CLK
clk => mem[1][15].CLK
clk => mem[1][16].CLK
clk => mem[1][17].CLK
clk => mem[1][18].CLK
clk => mem[1][19].CLK
clk => mem[1][20].CLK
clk => mem[1][21].CLK
clk => mem[1][22].CLK
clk => mem[1][23].CLK
clk => mem[1][24].CLK
clk => mem[1][25].CLK
clk => mem[1][26].CLK
clk => mem[1][27].CLK
clk => mem[1][28].CLK
clk => mem[1][29].CLK
clk => mem[1][30].CLK
clk => mem[1][31].CLK
clk => mem[0][0].CLK
clk => mem[0][1].CLK
clk => mem[0][2].CLK
clk => mem[0][3].CLK
clk => mem[0][4].CLK
clk => mem[0][5].CLK
clk => mem[0][6].CLK
clk => mem[0][7].CLK
clk => mem[0][8].CLK
clk => mem[0][9].CLK
clk => mem[0][10].CLK
clk => mem[0][11].CLK
clk => mem[0][12].CLK
clk => mem[0][13].CLK
clk => mem[0][14].CLK
clk => mem[0][15].CLK
clk => mem[0][16].CLK
clk => mem[0][17].CLK
clk => mem[0][18].CLK
clk => mem[0][19].CLK
clk => mem[0][20].CLK
clk => mem[0][21].CLK
clk => mem[0][22].CLK
clk => mem[0][23].CLK
clk => mem[0][24].CLK
clk => mem[0][25].CLK
clk => mem[0][26].CLK
clk => mem[0][27].CLK
clk => mem[0][28].CLK
clk => mem[0][29].CLK
clk => mem[0][30].CLK
clk => mem[0][31].CLK
reset => csr_readdata[0]~reg0.ACLR
reset => csr_readdata[1]~reg0.ACLR
reset => csr_readdata[2]~reg0.ACLR
reset => csr_readdata[3]~reg0.ACLR
reset => csr_readdata[4]~reg0.ACLR
reset => csr_readdata[5]~reg0.ACLR
reset => csr_readdata[6]~reg0.ACLR
reset => csr_readdata[7]~reg0.ACLR
reset => csr_readdata[8]~reg0.ACLR
reset => csr_readdata[9]~reg0.ACLR
reset => csr_readdata[10]~reg0.ACLR
reset => csr_readdata[11]~reg0.ACLR
reset => csr_readdata[12]~reg0.ACLR
reset => csr_readdata[13]~reg0.ACLR
reset => csr_readdata[14]~reg0.ACLR
reset => csr_readdata[15]~reg0.ACLR
reset => csr_readdata[16]~reg0.ACLR
reset => csr_readdata[17]~reg0.ACLR
reset => csr_readdata[18]~reg0.ACLR
reset => csr_readdata[19]~reg0.ACLR
reset => csr_readdata[20]~reg0.ACLR
reset => csr_readdata[21]~reg0.ACLR
reset => csr_readdata[22]~reg0.ACLR
reset => csr_readdata[23]~reg0.ACLR
reset => csr_readdata[24]~reg0.ACLR
reset => csr_readdata[25]~reg0.ACLR
reset => csr_readdata[26]~reg0.ACLR
reset => csr_readdata[27]~reg0.ACLR
reset => csr_readdata[28]~reg0.ACLR
reset => csr_readdata[29]~reg0.ACLR
reset => csr_readdata[30]~reg0.ACLR
reset => csr_readdata[31]~reg0.ACLR
reset => mem_used[1].ACLR
reset => mem_used[0].ACLR
reset => mem[1][0].ACLR
reset => mem[1][1].ACLR
reset => mem[1][2].ACLR
reset => mem[1][3].ACLR
reset => mem[1][4].ACLR
reset => mem[1][5].ACLR
reset => mem[1][6].ACLR
reset => mem[1][7].ACLR
reset => mem[1][8].ACLR
reset => mem[1][9].ACLR
reset => mem[1][10].ACLR
reset => mem[1][11].ACLR
reset => mem[1][12].ACLR
reset => mem[1][13].ACLR
reset => mem[1][14].ACLR
reset => mem[1][15].ACLR
reset => mem[1][16].ACLR
reset => mem[1][17].ACLR
reset => mem[1][18].ACLR
reset => mem[1][19].ACLR
reset => mem[1][20].ACLR
reset => mem[1][21].ACLR
reset => mem[1][22].ACLR
reset => mem[1][23].ACLR
reset => mem[1][24].ACLR
reset => mem[1][25].ACLR
reset => mem[1][26].ACLR
reset => mem[1][27].ACLR
reset => mem[1][28].ACLR
reset => mem[1][29].ACLR
reset => mem[1][30].ACLR
reset => mem[1][31].ACLR
reset => mem[0][0].ACLR
reset => mem[0][1].ACLR
reset => mem[0][2].ACLR
reset => mem[0][3].ACLR
reset => mem[0][4].ACLR
reset => mem[0][5].ACLR
reset => mem[0][6].ACLR
reset => mem[0][7].ACLR
reset => mem[0][8].ACLR
reset => mem[0][9].ACLR
reset => mem[0][10].ACLR
reset => mem[0][11].ACLR
reset => mem[0][12].ACLR
reset => mem[0][13].ACLR
reset => mem[0][14].ACLR
reset => mem[0][15].ACLR
reset => mem[0][16].ACLR
reset => mem[0][17].ACLR
reset => mem[0][18].ACLR
reset => mem[0][19].ACLR
reset => mem[0][20].ACLR
reset => mem[0][21].ACLR
reset => mem[0][22].ACLR
reset => mem[0][23].ACLR
reset => mem[0][24].ACLR
reset => mem[0][25].ACLR
reset => mem[0][26].ACLR
reset => mem[0][27].ACLR
reset => mem[0][28].ACLR
reset => mem[0][29].ACLR
reset => mem[0][30].ACLR
reset => mem[0][31].ACLR
in_data[0] => mem.DATAB
in_data[0] => internal_out_payload.DATAB
in_data[1] => mem.DATAB
in_data[1] => internal_out_payload.DATAB
in_data[2] => mem.DATAB
in_data[2] => internal_out_payload.DATAB
in_data[3] => mem.DATAB
in_data[3] => internal_out_payload.DATAB
in_data[4] => mem.DATAB
in_data[4] => internal_out_payload.DATAB
in_data[5] => mem.DATAB
in_data[5] => internal_out_payload.DATAB
in_data[6] => mem.DATAB
in_data[6] => internal_out_payload.DATAB
in_data[7] => mem.DATAB
in_data[7] => internal_out_payload.DATAB
in_data[8] => mem.DATAB
in_data[8] => internal_out_payload.DATAB
in_data[9] => mem.DATAB
in_data[9] => internal_out_payload.DATAB
in_data[10] => mem.DATAB
in_data[10] => internal_out_payload.DATAB
in_data[11] => mem.DATAB
in_data[11] => internal_out_payload.DATAB
in_data[12] => mem.DATAB
in_data[12] => internal_out_payload.DATAB
in_data[13] => mem.DATAB
in_data[13] => internal_out_payload.DATAB
in_data[14] => mem.DATAB
in_data[14] => internal_out_payload.DATAB
in_data[15] => mem.DATAB
in_data[15] => internal_out_payload.DATAB
in_data[16] => mem.DATAB
in_data[16] => internal_out_payload.DATAB
in_data[17] => mem.DATAB
in_data[17] => internal_out_payload.DATAB
in_data[18] => mem.DATAB
in_data[18] => internal_out_payload.DATAB
in_data[19] => mem.DATAB
in_data[19] => internal_out_payload.DATAB
in_data[20] => mem.DATAB
in_data[20] => internal_out_payload.DATAB
in_data[21] => mem.DATAB
in_data[21] => internal_out_payload.DATAB
in_data[22] => mem.DATAB
in_data[22] => internal_out_payload.DATAB
in_data[23] => mem.DATAB
in_data[23] => internal_out_payload.DATAB
in_data[24] => mem.DATAB
in_data[24] => internal_out_payload.DATAB
in_data[25] => mem.DATAB
in_data[25] => internal_out_payload.DATAB
in_data[26] => mem.DATAB
in_data[26] => internal_out_payload.DATAB
in_data[27] => mem.DATAB
in_data[27] => internal_out_payload.DATAB
in_data[28] => mem.DATAB
in_data[28] => internal_out_payload.DATAB
in_data[29] => mem.DATAB
in_data[29] => internal_out_payload.DATAB
in_data[30] => mem.DATAB
in_data[30] => internal_out_payload.DATAB
in_data[31] => mem.DATAB
in_data[31] => internal_out_payload.DATAB
in_valid => write.IN1
in_valid => always4.IN1
in_valid => empty.IN1
in_startofpacket => ~NO_FANOUT~
in_endofpacket => ~NO_FANOUT~
in_empty[0] => ~NO_FANOUT~
in_error[0] => out_error[0].DATAIN
in_error[0] => out_empty[0].DATAIN
in_channel[0] => out_channel[0].DATAIN
out_ready => internal_out_ready.IN1
csr_address[0] => ~NO_FANOUT~
csr_address[1] => ~NO_FANOUT~
csr_write => ~NO_FANOUT~
csr_read => csr_readdata[0]~reg0.ENA
csr_read => csr_readdata[31]~reg0.ENA
csr_read => csr_readdata[30]~reg0.ENA
csr_read => csr_readdata[29]~reg0.ENA
csr_read => csr_readdata[28]~reg0.ENA
csr_read => csr_readdata[27]~reg0.ENA
csr_read => csr_readdata[26]~reg0.ENA
csr_read => csr_readdata[25]~reg0.ENA
csr_read => csr_readdata[24]~reg0.ENA
csr_read => csr_readdata[23]~reg0.ENA
csr_read => csr_readdata[22]~reg0.ENA
csr_read => csr_readdata[21]~reg0.ENA
csr_read => csr_readdata[20]~reg0.ENA
csr_read => csr_readdata[19]~reg0.ENA
csr_read => csr_readdata[18]~reg0.ENA
csr_read => csr_readdata[17]~reg0.ENA
csr_read => csr_readdata[16]~reg0.ENA
csr_read => csr_readdata[15]~reg0.ENA
csr_read => csr_readdata[14]~reg0.ENA
csr_read => csr_readdata[13]~reg0.ENA
csr_read => csr_readdata[12]~reg0.ENA
csr_read => csr_readdata[11]~reg0.ENA
csr_read => csr_readdata[10]~reg0.ENA
csr_read => csr_readdata[9]~reg0.ENA
csr_read => csr_readdata[8]~reg0.ENA
csr_read => csr_readdata[7]~reg0.ENA
csr_read => csr_readdata[6]~reg0.ENA
csr_read => csr_readdata[5]~reg0.ENA
csr_read => csr_readdata[4]~reg0.ENA
csr_read => csr_readdata[3]~reg0.ENA
csr_read => csr_readdata[2]~reg0.ENA
csr_read => csr_readdata[1]~reg0.ENA
csr_writedata[0] => ~NO_FANOUT~
csr_writedata[1] => ~NO_FANOUT~
csr_writedata[2] => ~NO_FANOUT~
csr_writedata[3] => ~NO_FANOUT~
csr_writedata[4] => ~NO_FANOUT~
csr_writedata[5] => ~NO_FANOUT~
csr_writedata[6] => ~NO_FANOUT~
csr_writedata[7] => ~NO_FANOUT~
csr_writedata[8] => ~NO_FANOUT~
csr_writedata[9] => ~NO_FANOUT~
csr_writedata[10] => ~NO_FANOUT~
csr_writedata[11] => ~NO_FANOUT~
csr_writedata[12] => ~NO_FANOUT~
csr_writedata[13] => ~NO_FANOUT~
csr_writedata[14] => ~NO_FANOUT~
csr_writedata[15] => ~NO_FANOUT~
csr_writedata[16] => ~NO_FANOUT~
csr_writedata[17] => ~NO_FANOUT~
csr_writedata[18] => ~NO_FANOUT~
csr_writedata[19] => ~NO_FANOUT~
csr_writedata[20] => ~NO_FANOUT~
csr_writedata[21] => ~NO_FANOUT~
csr_writedata[22] => ~NO_FANOUT~
csr_writedata[23] => ~NO_FANOUT~
csr_writedata[24] => ~NO_FANOUT~
csr_writedata[25] => ~NO_FANOUT~
csr_writedata[26] => ~NO_FANOUT~
csr_writedata[27] => ~NO_FANOUT~
csr_writedata[28] => ~NO_FANOUT~
csr_writedata[29] => ~NO_FANOUT~
csr_writedata[30] => ~NO_FANOUT~
csr_writedata[31] => ~NO_FANOUT~


|main|Proyecto:u1|altera_merlin_slave_agent:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent
clk => clk.IN1
reset => reset.IN1
m0_readdata[0] => rdata_fifo_src_data[0].DATAIN
m0_readdata[1] => rdata_fifo_src_data[1].DATAIN
m0_readdata[2] => rdata_fifo_src_data[2].DATAIN
m0_readdata[3] => rdata_fifo_src_data[3].DATAIN
m0_readdata[4] => rdata_fifo_src_data[4].DATAIN
m0_readdata[5] => rdata_fifo_src_data[5].DATAIN
m0_readdata[6] => rdata_fifo_src_data[6].DATAIN
m0_readdata[7] => rdata_fifo_src_data[7].DATAIN
m0_readdata[8] => rdata_fifo_src_data[8].DATAIN
m0_readdata[9] => rdata_fifo_src_data[9].DATAIN
m0_readdata[10] => rdata_fifo_src_data[10].DATAIN
m0_readdata[11] => rdata_fifo_src_data[11].DATAIN
m0_readdata[12] => rdata_fifo_src_data[12].DATAIN
m0_readdata[13] => rdata_fifo_src_data[13].DATAIN
m0_readdata[14] => rdata_fifo_src_data[14].DATAIN
m0_readdata[15] => rdata_fifo_src_data[15].DATAIN
m0_readdata[16] => rdata_fifo_src_data[16].DATAIN
m0_readdata[17] => rdata_fifo_src_data[17].DATAIN
m0_readdata[18] => rdata_fifo_src_data[18].DATAIN
m0_readdata[19] => rdata_fifo_src_data[19].DATAIN
m0_readdata[20] => rdata_fifo_src_data[20].DATAIN
m0_readdata[21] => rdata_fifo_src_data[21].DATAIN
m0_readdata[22] => rdata_fifo_src_data[22].DATAIN
m0_readdata[23] => rdata_fifo_src_data[23].DATAIN
m0_readdata[24] => rdata_fifo_src_data[24].DATAIN
m0_readdata[25] => rdata_fifo_src_data[25].DATAIN
m0_readdata[26] => rdata_fifo_src_data[26].DATAIN
m0_readdata[27] => rdata_fifo_src_data[27].DATAIN
m0_readdata[28] => rdata_fifo_src_data[28].DATAIN
m0_readdata[29] => rdata_fifo_src_data[29].DATAIN
m0_readdata[30] => rdata_fifo_src_data[30].DATAIN
m0_readdata[31] => rdata_fifo_src_data[31].DATAIN
m0_waitrequest => cp_ready.IN0
m0_readdatavalid => rdata_fifo_src_valid.DATAIN
rf_source_ready => cp_ready.IN1
rf_source_ready => m0_write.IN1
rf_source_ready => m0_lock.IN1
rf_source_ready => rf_source_valid.IN1
rf_source_ready => m0_read.IN1
rf_sink_data[0] => ~NO_FANOUT~
rf_sink_data[1] => ~NO_FANOUT~
rf_sink_data[2] => ~NO_FANOUT~
rf_sink_data[3] => ~NO_FANOUT~
rf_sink_data[4] => ~NO_FANOUT~
rf_sink_data[5] => ~NO_FANOUT~
rf_sink_data[6] => ~NO_FANOUT~
rf_sink_data[7] => ~NO_FANOUT~
rf_sink_data[8] => ~NO_FANOUT~
rf_sink_data[9] => ~NO_FANOUT~
rf_sink_data[10] => ~NO_FANOUT~
rf_sink_data[11] => ~NO_FANOUT~
rf_sink_data[12] => ~NO_FANOUT~
rf_sink_data[13] => ~NO_FANOUT~
rf_sink_data[14] => ~NO_FANOUT~
rf_sink_data[15] => ~NO_FANOUT~
rf_sink_data[16] => ~NO_FANOUT~
rf_sink_data[17] => ~NO_FANOUT~
rf_sink_data[18] => ~NO_FANOUT~
rf_sink_data[19] => ~NO_FANOUT~
rf_sink_data[20] => ~NO_FANOUT~
rf_sink_data[21] => ~NO_FANOUT~
rf_sink_data[22] => ~NO_FANOUT~
rf_sink_data[23] => ~NO_FANOUT~
rf_sink_data[24] => ~NO_FANOUT~
rf_sink_data[25] => ~NO_FANOUT~
rf_sink_data[26] => ~NO_FANOUT~
rf_sink_data[27] => ~NO_FANOUT~
rf_sink_data[28] => ~NO_FANOUT~
rf_sink_data[29] => ~NO_FANOUT~
rf_sink_data[30] => ~NO_FANOUT~
rf_sink_data[31] => ~NO_FANOUT~
rf_sink_data[32] => rp_data[32].DATAIN
rf_sink_data[33] => rp_data[33].DATAIN
rf_sink_data[34] => rp_data[34].DATAIN
rf_sink_data[35] => rp_data[35].DATAIN
rf_sink_data[36] => rf_sink_addr[0].IN1
rf_sink_data[37] => rf_sink_addr[1].IN1
rf_sink_data[38] => rf_sink_addr[2].IN1
rf_sink_data[39] => rf_sink_addr[3].IN1
rf_sink_data[40] => rf_sink_addr[4].IN1
rf_sink_data[41] => rf_sink_addr[5].IN1
rf_sink_data[42] => rf_sink_addr[6].IN1
rf_sink_data[43] => rf_sink_addr[7].IN1
rf_sink_data[44] => rf_sink_addr[8].IN1
rf_sink_data[45] => rf_sink_addr[9].IN1
rf_sink_data[46] => rf_sink_addr[10].IN1
rf_sink_data[47] => rf_sink_addr[11].IN1
rf_sink_data[48] => rf_sink_addr[12].IN1
rf_sink_data[49] => rf_sink_addr[13].IN1
rf_sink_data[50] => rf_sink_addr[14].IN1
rf_sink_data[51] => rf_sink_addr[15].IN1
rf_sink_data[52] => rf_sink_addr[16].IN1
rf_sink_data[53] => rf_sink_addr[17].IN1
rf_sink_data[54] => rf_sink_addr[18].IN1
rf_sink_data[55] => rf_sink_addr[19].IN1
rf_sink_data[56] => rf_sink_addr[20].IN1
rf_sink_data[57] => rf_sink_addr[21].IN1
rf_sink_data[58] => rf_sink_addr[22].IN1
rf_sink_data[59] => rf_sink_addr[23].IN1
rf_sink_data[60] => rf_sink_addr[24].IN1
rf_sink_data[61] => rf_sink_addr[25].IN1
rf_sink_data[62] => rf_sink_addr[26].IN1
rf_sink_data[63] => rf_sink_addr[27].IN1
rf_sink_data[64] => rf_sink_addr[28].IN1
rf_sink_data[65] => rf_sink_addr[29].IN1
rf_sink_data[66] => rf_sink_addr[30].IN1
rf_sink_data[67] => rf_sink_addr[31].IN1
rf_sink_data[68] => rf_sink_compressed.IN1
rf_sink_data[69] => rp_data[69].DATAIN
rf_sink_data[70] => rp_data[70].DATAIN
rf_sink_data[71] => rp_data.IN0
rf_sink_data[72] => rp_data[72].DATAIN
rf_sink_data[73] => rf_sink_byte_cnt[0].IN1
rf_sink_data[74] => rf_sink_byte_cnt[1].IN1
rf_sink_data[75] => rf_sink_byte_cnt[2].IN1
rf_sink_data[76] => rf_sink_burstwrap[0].IN1
rf_sink_data[77] => rf_sink_burstwrap[1].IN1
rf_sink_data[78] => rf_sink_burstwrap[2].IN1
rf_sink_data[79] => rp_data[79].DATAIN
rf_sink_data[80] => rp_data[84].DATAIN
rf_sink_data[81] => rp_data[85].DATAIN
rf_sink_data[82] => rp_data[86].DATAIN
rf_sink_data[83] => rp_data[87].DATAIN
rf_sink_data[84] => rp_data[80].DATAIN
rf_sink_data[85] => rp_data[81].DATAIN
rf_sink_data[86] => rp_data[82].DATAIN
rf_sink_data[87] => rp_data[83].DATAIN
rf_sink_data[88] => rp_data[88].DATAIN
rf_sink_data[89] => rdata_fifo_sink_ready.IN0
rf_sink_data[89] => comb.IN0
rf_sink_valid => rdata_fifo_sink_ready.IN1
rf_sink_valid => comb.IN1
rf_sink_startofpacket => rf_sink_startofpacket.IN1
rf_sink_endofpacket => rf_sink_endofpacket.IN1
rdata_fifo_src_ready => ~NO_FANOUT~
rdata_fifo_sink_data[0] => rp_data[0].DATAIN
rdata_fifo_sink_data[1] => rp_data[1].DATAIN
rdata_fifo_sink_data[2] => rp_data[2].DATAIN
rdata_fifo_sink_data[3] => rp_data[3].DATAIN
rdata_fifo_sink_data[4] => rp_data[4].DATAIN
rdata_fifo_sink_data[5] => rp_data[5].DATAIN
rdata_fifo_sink_data[6] => rp_data[6].DATAIN
rdata_fifo_sink_data[7] => rp_data[7].DATAIN
rdata_fifo_sink_data[8] => rp_data[8].DATAIN
rdata_fifo_sink_data[9] => rp_data[9].DATAIN
rdata_fifo_sink_data[10] => rp_data[10].DATAIN
rdata_fifo_sink_data[11] => rp_data[11].DATAIN
rdata_fifo_sink_data[12] => rp_data[12].DATAIN
rdata_fifo_sink_data[13] => rp_data[13].DATAIN
rdata_fifo_sink_data[14] => rp_data[14].DATAIN
rdata_fifo_sink_data[15] => rp_data[15].DATAIN
rdata_fifo_sink_data[16] => rp_data[16].DATAIN
rdata_fifo_sink_data[17] => rp_data[17].DATAIN
rdata_fifo_sink_data[18] => rp_data[18].DATAIN
rdata_fifo_sink_data[19] => rp_data[19].DATAIN
rdata_fifo_sink_data[20] => rp_data[20].DATAIN
rdata_fifo_sink_data[21] => rp_data[21].DATAIN
rdata_fifo_sink_data[22] => rp_data[22].DATAIN
rdata_fifo_sink_data[23] => rp_data[23].DATAIN
rdata_fifo_sink_data[24] => rp_data[24].DATAIN
rdata_fifo_sink_data[25] => rp_data[25].DATAIN
rdata_fifo_sink_data[26] => rp_data[26].DATAIN
rdata_fifo_sink_data[27] => rp_data[27].DATAIN
rdata_fifo_sink_data[28] => rp_data[28].DATAIN
rdata_fifo_sink_data[29] => rp_data[29].DATAIN
rdata_fifo_sink_data[30] => rp_data[30].DATAIN
rdata_fifo_sink_data[31] => rp_data[31].DATAIN
rdata_fifo_sink_valid => rp_valid.IN1
rdata_fifo_sink_valid => rdata_fifo_sink_ready.IN0
rdata_fifo_sink_valid => comb.IN1
cp_valid => local_lock.IN0
cp_valid => local_write.IN0
cp_valid => local_read.IN0
cp_valid => local_compressed_read.IN0
cp_data[0] => m0_writedata[0].DATAIN
cp_data[1] => m0_writedata[1].DATAIN
cp_data[2] => m0_writedata[2].DATAIN
cp_data[3] => m0_writedata[3].DATAIN
cp_data[4] => m0_writedata[4].DATAIN
cp_data[5] => m0_writedata[5].DATAIN
cp_data[6] => m0_writedata[6].DATAIN
cp_data[7] => m0_writedata[7].DATAIN
cp_data[8] => m0_writedata[8].DATAIN
cp_data[9] => m0_writedata[9].DATAIN
cp_data[10] => m0_writedata[10].DATAIN
cp_data[11] => m0_writedata[11].DATAIN
cp_data[12] => m0_writedata[12].DATAIN
cp_data[13] => m0_writedata[13].DATAIN
cp_data[14] => m0_writedata[14].DATAIN
cp_data[15] => m0_writedata[15].DATAIN
cp_data[16] => m0_writedata[16].DATAIN
cp_data[17] => m0_writedata[17].DATAIN
cp_data[18] => m0_writedata[18].DATAIN
cp_data[19] => m0_writedata[19].DATAIN
cp_data[20] => m0_writedata[20].DATAIN
cp_data[21] => m0_writedata[21].DATAIN
cp_data[22] => m0_writedata[22].DATAIN
cp_data[23] => m0_writedata[23].DATAIN
cp_data[24] => m0_writedata[24].DATAIN
cp_data[25] => m0_writedata[25].DATAIN
cp_data[26] => m0_writedata[26].DATAIN
cp_data[27] => m0_writedata[27].DATAIN
cp_data[28] => m0_writedata[28].DATAIN
cp_data[29] => m0_writedata[29].DATAIN
cp_data[30] => m0_writedata[30].DATAIN
cp_data[31] => m0_writedata[31].DATAIN
cp_data[32] => rf_source_data[32].DATAIN
cp_data[32] => m0_byteenable[0].DATAIN
cp_data[33] => rf_source_data[33].DATAIN
cp_data[33] => m0_byteenable[1].DATAIN
cp_data[34] => rf_source_data[34].DATAIN
cp_data[34] => m0_byteenable[2].DATAIN
cp_data[35] => rf_source_data[35].DATAIN
cp_data[35] => m0_byteenable[3].DATAIN
cp_data[36] => rf_source_data[36].DATAIN
cp_data[36] => m0_address[0].DATAIN
cp_data[37] => rf_source_data[37].DATAIN
cp_data[37] => m0_address[1].DATAIN
cp_data[38] => rf_source_data[38].DATAIN
cp_data[38] => m0_address[2].DATAIN
cp_data[39] => rf_source_data[39].DATAIN
cp_data[39] => m0_address[3].DATAIN
cp_data[40] => rf_source_data[40].DATAIN
cp_data[40] => m0_address[4].DATAIN
cp_data[41] => rf_source_data[41].DATAIN
cp_data[41] => m0_address[5].DATAIN
cp_data[42] => rf_source_data[42].DATAIN
cp_data[42] => m0_address[6].DATAIN
cp_data[43] => rf_source_data[43].DATAIN
cp_data[43] => m0_address[7].DATAIN
cp_data[44] => rf_source_data[44].DATAIN
cp_data[44] => m0_address[8].DATAIN
cp_data[45] => rf_source_data[45].DATAIN
cp_data[45] => m0_address[9].DATAIN
cp_data[46] => rf_source_data[46].DATAIN
cp_data[46] => m0_address[10].DATAIN
cp_data[47] => rf_source_data[47].DATAIN
cp_data[47] => m0_address[11].DATAIN
cp_data[48] => rf_source_data[48].DATAIN
cp_data[48] => m0_address[12].DATAIN
cp_data[49] => rf_source_data[49].DATAIN
cp_data[49] => m0_address[13].DATAIN
cp_data[50] => rf_source_data[50].DATAIN
cp_data[50] => m0_address[14].DATAIN
cp_data[51] => rf_source_data[51].DATAIN
cp_data[51] => m0_address[15].DATAIN
cp_data[52] => rf_source_data[52].DATAIN
cp_data[52] => m0_address[16].DATAIN
cp_data[53] => rf_source_data[53].DATAIN
cp_data[53] => m0_address[17].DATAIN
cp_data[54] => rf_source_data[54].DATAIN
cp_data[54] => m0_address[18].DATAIN
cp_data[55] => rf_source_data[55].DATAIN
cp_data[55] => m0_address[19].DATAIN
cp_data[56] => rf_source_data[56].DATAIN
cp_data[56] => m0_address[20].DATAIN
cp_data[57] => rf_source_data[57].DATAIN
cp_data[57] => m0_address[21].DATAIN
cp_data[58] => rf_source_data[58].DATAIN
cp_data[58] => m0_address[22].DATAIN
cp_data[59] => rf_source_data[59].DATAIN
cp_data[59] => m0_address[23].DATAIN
cp_data[60] => rf_source_data[60].DATAIN
cp_data[60] => m0_address[24].DATAIN
cp_data[61] => rf_source_data[61].DATAIN
cp_data[61] => m0_address[25].DATAIN
cp_data[62] => rf_source_data[62].DATAIN
cp_data[62] => m0_address[26].DATAIN
cp_data[63] => rf_source_data[63].DATAIN
cp_data[63] => m0_address[27].DATAIN
cp_data[64] => rf_source_data[64].DATAIN
cp_data[64] => m0_address[28].DATAIN
cp_data[65] => rf_source_data[65].DATAIN
cp_data[65] => m0_address[29].DATAIN
cp_data[66] => rf_source_data[66].DATAIN
cp_data[66] => m0_address[30].DATAIN
cp_data[67] => rf_source_data[67].DATAIN
cp_data[67] => m0_address[31].DATAIN
cp_data[68] => local_compressed_read.IN1
cp_data[68] => rf_source_data[68].DATAIN
cp_data[69] => rf_source_data[69].DATAIN
cp_data[69] => nonposted_write_endofpacket.IN1
cp_data[70] => local_write.IN1
cp_data[70] => rf_source_data[70].DATAIN
cp_data[71] => local_read.IN1
cp_data[71] => rf_source_data[71].DATAIN
cp_data[72] => local_lock.IN1
cp_data[72] => rf_source_data[72].DATAIN
cp_data[73] => m0_burstcount.DATAA
cp_data[73] => rf_source_data[73].DATAIN
cp_data[74] => m0_burstcount.DATAA
cp_data[74] => rf_source_data[74].DATAIN
cp_data[75] => m0_burstcount.DATAA
cp_data[75] => rf_source_data[75].DATAIN
cp_data[76] => rf_source_data[76].DATAIN
cp_data[77] => rf_source_data[77].DATAIN
cp_data[78] => rf_source_data[78].DATAIN
cp_data[79] => rf_source_data[79].DATAIN
cp_data[80] => rf_source_data[80].DATAIN
cp_data[81] => rf_source_data[81].DATAIN
cp_data[82] => rf_source_data[82].DATAIN
cp_data[83] => rf_source_data[83].DATAIN
cp_data[84] => rf_source_data[84].DATAIN
cp_data[85] => rf_source_data[85].DATAIN
cp_data[86] => rf_source_data[86].DATAIN
cp_data[87] => rf_source_data[87].DATAIN
cp_data[88] => rf_source_data[88].DATAIN
cp_data[88] => m0_debugaccess.DATAIN
cp_channel[0] => ~NO_FANOUT~
cp_channel[1] => ~NO_FANOUT~
cp_channel[2] => ~NO_FANOUT~
cp_channel[3] => ~NO_FANOUT~
cp_channel[4] => ~NO_FANOUT~
cp_channel[5] => ~NO_FANOUT~
cp_channel[6] => ~NO_FANOUT~
cp_channel[7] => ~NO_FANOUT~
cp_channel[8] => ~NO_FANOUT~
cp_channel[9] => ~NO_FANOUT~
cp_channel[10] => ~NO_FANOUT~
cp_channel[11] => ~NO_FANOUT~
cp_channel[12] => ~NO_FANOUT~
cp_startofpacket => rf_source_startofpacket.DATAIN
cp_endofpacket => nonposted_write_endofpacket.IN1
cp_endofpacket => rf_source_endofpacket.DATAIN
rp_ready => rp_ready.IN1


|main|Proyecto:u1|altera_merlin_slave_agent:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
clk => burst_uncompress_address_offset[0].CLK
clk => burst_uncompress_address_offset[1].CLK
clk => burst_uncompress_address_offset[2].CLK
clk => burst_uncompress_address_offset[3].CLK
clk => burst_uncompress_address_offset[4].CLK
clk => burst_uncompress_address_offset[5].CLK
clk => burst_uncompress_address_offset[6].CLK
clk => burst_uncompress_address_offset[7].CLK
clk => burst_uncompress_address_offset[8].CLK
clk => burst_uncompress_address_offset[9].CLK
clk => burst_uncompress_address_offset[10].CLK
clk => burst_uncompress_address_offset[11].CLK
clk => burst_uncompress_address_offset[12].CLK
clk => burst_uncompress_address_offset[13].CLK
clk => burst_uncompress_address_offset[14].CLK
clk => burst_uncompress_address_offset[15].CLK
clk => burst_uncompress_address_offset[16].CLK
clk => burst_uncompress_address_offset[17].CLK
clk => burst_uncompress_address_offset[18].CLK
clk => burst_uncompress_address_offset[19].CLK
clk => burst_uncompress_address_offset[20].CLK
clk => burst_uncompress_address_offset[21].CLK
clk => burst_uncompress_address_offset[22].CLK
clk => burst_uncompress_address_offset[23].CLK
clk => burst_uncompress_address_offset[24].CLK
clk => burst_uncompress_address_offset[25].CLK
clk => burst_uncompress_address_offset[26].CLK
clk => burst_uncompress_address_offset[27].CLK
clk => burst_uncompress_address_offset[28].CLK
clk => burst_uncompress_address_offset[29].CLK
clk => burst_uncompress_address_offset[30].CLK
clk => burst_uncompress_address_offset[31].CLK
clk => burst_uncompress_address_base[0].CLK
clk => burst_uncompress_address_base[1].CLK
clk => burst_uncompress_address_base[2].CLK
clk => burst_uncompress_address_base[3].CLK
clk => burst_uncompress_address_base[4].CLK
clk => burst_uncompress_address_base[5].CLK
clk => burst_uncompress_address_base[6].CLK
clk => burst_uncompress_address_base[7].CLK
clk => burst_uncompress_address_base[8].CLK
clk => burst_uncompress_address_base[9].CLK
clk => burst_uncompress_address_base[10].CLK
clk => burst_uncompress_address_base[11].CLK
clk => burst_uncompress_address_base[12].CLK
clk => burst_uncompress_address_base[13].CLK
clk => burst_uncompress_address_base[14].CLK
clk => burst_uncompress_address_base[15].CLK
clk => burst_uncompress_address_base[16].CLK
clk => burst_uncompress_address_base[17].CLK
clk => burst_uncompress_address_base[18].CLK
clk => burst_uncompress_address_base[19].CLK
clk => burst_uncompress_address_base[20].CLK
clk => burst_uncompress_address_base[21].CLK
clk => burst_uncompress_address_base[22].CLK
clk => burst_uncompress_address_base[23].CLK
clk => burst_uncompress_address_base[24].CLK
clk => burst_uncompress_address_base[25].CLK
clk => burst_uncompress_address_base[26].CLK
clk => burst_uncompress_address_base[27].CLK
clk => burst_uncompress_address_base[28].CLK
clk => burst_uncompress_address_base[29].CLK
clk => burst_uncompress_address_base[30].CLK
clk => burst_uncompress_address_base[31].CLK
clk => burst_uncompress_byte_counter[0].CLK
clk => burst_uncompress_byte_counter[1].CLK
clk => burst_uncompress_byte_counter[2].CLK
clk => burst_uncompress_busy.CLK
reset => burst_uncompress_address_offset[0].ACLR
reset => burst_uncompress_address_offset[1].ACLR
reset => burst_uncompress_address_offset[2].ACLR
reset => burst_uncompress_address_offset[3].ACLR
reset => burst_uncompress_address_offset[4].ACLR
reset => burst_uncompress_address_offset[5].ACLR
reset => burst_uncompress_address_offset[6].ACLR
reset => burst_uncompress_address_offset[7].ACLR
reset => burst_uncompress_address_offset[8].ACLR
reset => burst_uncompress_address_offset[9].ACLR
reset => burst_uncompress_address_offset[10].ACLR
reset => burst_uncompress_address_offset[11].ACLR
reset => burst_uncompress_address_offset[12].ACLR
reset => burst_uncompress_address_offset[13].ACLR
reset => burst_uncompress_address_offset[14].ACLR
reset => burst_uncompress_address_offset[15].ACLR
reset => burst_uncompress_address_offset[16].ACLR
reset => burst_uncompress_address_offset[17].ACLR
reset => burst_uncompress_address_offset[18].ACLR
reset => burst_uncompress_address_offset[19].ACLR
reset => burst_uncompress_address_offset[20].ACLR
reset => burst_uncompress_address_offset[21].ACLR
reset => burst_uncompress_address_offset[22].ACLR
reset => burst_uncompress_address_offset[23].ACLR
reset => burst_uncompress_address_offset[24].ACLR
reset => burst_uncompress_address_offset[25].ACLR
reset => burst_uncompress_address_offset[26].ACLR
reset => burst_uncompress_address_offset[27].ACLR
reset => burst_uncompress_address_offset[28].ACLR
reset => burst_uncompress_address_offset[29].ACLR
reset => burst_uncompress_address_offset[30].ACLR
reset => burst_uncompress_address_offset[31].ACLR
reset => burst_uncompress_address_base[0].ACLR
reset => burst_uncompress_address_base[1].ACLR
reset => burst_uncompress_address_base[2].ACLR
reset => burst_uncompress_address_base[3].ACLR
reset => burst_uncompress_address_base[4].ACLR
reset => burst_uncompress_address_base[5].ACLR
reset => burst_uncompress_address_base[6].ACLR
reset => burst_uncompress_address_base[7].ACLR
reset => burst_uncompress_address_base[8].ACLR
reset => burst_uncompress_address_base[9].ACLR
reset => burst_uncompress_address_base[10].ACLR
reset => burst_uncompress_address_base[11].ACLR
reset => burst_uncompress_address_base[12].ACLR
reset => burst_uncompress_address_base[13].ACLR
reset => burst_uncompress_address_base[14].ACLR
reset => burst_uncompress_address_base[15].ACLR
reset => burst_uncompress_address_base[16].ACLR
reset => burst_uncompress_address_base[17].ACLR
reset => burst_uncompress_address_base[18].ACLR
reset => burst_uncompress_address_base[19].ACLR
reset => burst_uncompress_address_base[20].ACLR
reset => burst_uncompress_address_base[21].ACLR
reset => burst_uncompress_address_base[22].ACLR
reset => burst_uncompress_address_base[23].ACLR
reset => burst_uncompress_address_base[24].ACLR
reset => burst_uncompress_address_base[25].ACLR
reset => burst_uncompress_address_base[26].ACLR
reset => burst_uncompress_address_base[27].ACLR
reset => burst_uncompress_address_base[28].ACLR
reset => burst_uncompress_address_base[29].ACLR
reset => burst_uncompress_address_base[30].ACLR
reset => burst_uncompress_address_base[31].ACLR
reset => burst_uncompress_byte_counter[0].ACLR
reset => burst_uncompress_byte_counter[1].ACLR
reset => burst_uncompress_byte_counter[2].ACLR
reset => burst_uncompress_busy.ACLR
sink_startofpacket => source_startofpacket.IN1
sink_endofpacket => source_endofpacket.IN1
sink_valid => first_packet_beat.IN1
sink_valid => last_packet_beat.IN1
sink_valid => last_packet_beat.IN1
sink_valid => always0.IN1
sink_valid => sink_ready.IN0
sink_valid => source_valid.DATAIN
sink_addr[0] => burst_uncompress_address_base.IN0
sink_addr[0] => comb.DATAB
sink_addr[0] => source_addr.DATAB
sink_addr[1] => burst_uncompress_address_base.IN0
sink_addr[1] => comb.DATAB
sink_addr[1] => source_addr.DATAB
sink_addr[2] => burst_uncompress_address_base.IN0
sink_addr[2] => comb.DATAB
sink_addr[2] => source_addr.DATAB
sink_addr[3] => burst_uncompress_address_base.IN0
sink_addr[3] => comb.DATAB
sink_addr[3] => source_addr.DATAB
sink_addr[4] => burst_uncompress_address_base.IN0
sink_addr[4] => comb.DATAB
sink_addr[4] => source_addr.DATAB
sink_addr[5] => burst_uncompress_address_base.IN0
sink_addr[5] => comb.DATAB
sink_addr[5] => source_addr.DATAB
sink_addr[6] => burst_uncompress_address_base.IN0
sink_addr[6] => comb.DATAB
sink_addr[6] => source_addr.DATAB
sink_addr[7] => burst_uncompress_address_base.IN0
sink_addr[7] => comb.DATAB
sink_addr[7] => source_addr.DATAB
sink_addr[8] => burst_uncompress_address_base.IN0
sink_addr[8] => comb.DATAB
sink_addr[8] => source_addr.DATAB
sink_addr[9] => burst_uncompress_address_base.IN0
sink_addr[9] => comb.DATAB
sink_addr[9] => source_addr.DATAB
sink_addr[10] => burst_uncompress_address_base.IN0
sink_addr[10] => comb.DATAB
sink_addr[10] => source_addr.DATAB
sink_addr[11] => burst_uncompress_address_base.IN0
sink_addr[11] => comb.DATAB
sink_addr[11] => source_addr.DATAB
sink_addr[12] => burst_uncompress_address_base.IN0
sink_addr[12] => comb.DATAB
sink_addr[12] => source_addr.DATAB
sink_addr[13] => burst_uncompress_address_base.IN0
sink_addr[13] => comb.DATAB
sink_addr[13] => source_addr.DATAB
sink_addr[14] => burst_uncompress_address_base.IN0
sink_addr[14] => comb.DATAB
sink_addr[14] => source_addr.DATAB
sink_addr[15] => burst_uncompress_address_base.IN0
sink_addr[15] => comb.DATAB
sink_addr[15] => source_addr.DATAB
sink_addr[16] => burst_uncompress_address_base.IN0
sink_addr[16] => comb.DATAB
sink_addr[16] => source_addr.DATAB
sink_addr[17] => burst_uncompress_address_base.IN0
sink_addr[17] => comb.DATAB
sink_addr[17] => source_addr.DATAB
sink_addr[18] => burst_uncompress_address_base.IN0
sink_addr[18] => comb.DATAB
sink_addr[18] => source_addr.DATAB
sink_addr[19] => burst_uncompress_address_base.IN0
sink_addr[19] => comb.DATAB
sink_addr[19] => source_addr.DATAB
sink_addr[20] => burst_uncompress_address_base.IN0
sink_addr[20] => comb.DATAB
sink_addr[20] => source_addr.DATAB
sink_addr[21] => burst_uncompress_address_base.IN0
sink_addr[21] => comb.DATAB
sink_addr[21] => source_addr.DATAB
sink_addr[22] => burst_uncompress_address_base.IN0
sink_addr[22] => comb.DATAB
sink_addr[22] => source_addr.DATAB
sink_addr[23] => burst_uncompress_address_base.IN0
sink_addr[23] => comb.DATAB
sink_addr[23] => source_addr.DATAB
sink_addr[24] => burst_uncompress_address_base.IN0
sink_addr[24] => comb.DATAB
sink_addr[24] => source_addr.DATAB
sink_addr[25] => burst_uncompress_address_base.IN0
sink_addr[25] => comb.DATAB
sink_addr[25] => source_addr.DATAB
sink_addr[26] => burst_uncompress_address_base.IN0
sink_addr[26] => comb.DATAB
sink_addr[26] => source_addr.DATAB
sink_addr[27] => burst_uncompress_address_base.IN0
sink_addr[27] => comb.DATAB
sink_addr[27] => source_addr.DATAB
sink_addr[28] => burst_uncompress_address_base.IN0
sink_addr[28] => comb.DATAB
sink_addr[28] => source_addr.DATAB
sink_addr[29] => burst_uncompress_address_base.IN0
sink_addr[29] => comb.DATAB
sink_addr[29] => source_addr.DATAB
sink_addr[30] => burst_uncompress_address_base.IN0
sink_addr[30] => comb.DATAB
sink_addr[30] => source_addr.DATAB
sink_addr[31] => burst_uncompress_address_base.IN0
sink_addr[31] => comb.DATAB
sink_addr[31] => source_addr.DATAB
sink_burstwrap[0] => p1_burst_uncompress_address_offset[0].IN1
sink_burstwrap[0] => source_burstwrap[0].DATAIN
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[1] => p1_burst_uncompress_address_offset[1].IN1
sink_burstwrap[1] => source_burstwrap[1].DATAIN
sink_burstwrap[1] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[2].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[31].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[30].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[29].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[28].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[27].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[26].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[25].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[24].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[23].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[22].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[21].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[20].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[19].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[18].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[17].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[16].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[15].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[14].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[13].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[12].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[11].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[10].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[9].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[8].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[7].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[6].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[5].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[4].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[3].IN1
sink_burstwrap[2] => source_burstwrap[2].DATAIN
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_byte_cnt[0] => source_byte_cnt.DATAB
sink_byte_cnt[0] => Add1.IN6
sink_byte_cnt[0] => Equal1.IN1
sink_byte_cnt[1] => source_byte_cnt.DATAB
sink_byte_cnt[1] => Add1.IN5
sink_byte_cnt[1] => Equal1.IN0
sink_byte_cnt[2] => source_byte_cnt.DATAB
sink_byte_cnt[2] => Add1.IN4
sink_byte_cnt[2] => Equal1.IN2
sink_is_compressed => last_packet_beat.IN1
source_ready => always1.IN1
source_ready => sink_ready.IN1


|main|Proyecto:u1|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
clk => csr_readdata[0]~reg0.CLK
clk => csr_readdata[1]~reg0.CLK
clk => csr_readdata[2]~reg0.CLK
clk => csr_readdata[3]~reg0.CLK
clk => csr_readdata[4]~reg0.CLK
clk => csr_readdata[5]~reg0.CLK
clk => csr_readdata[6]~reg0.CLK
clk => csr_readdata[7]~reg0.CLK
clk => csr_readdata[8]~reg0.CLK
clk => csr_readdata[9]~reg0.CLK
clk => csr_readdata[10]~reg0.CLK
clk => csr_readdata[11]~reg0.CLK
clk => csr_readdata[12]~reg0.CLK
clk => csr_readdata[13]~reg0.CLK
clk => csr_readdata[14]~reg0.CLK
clk => csr_readdata[15]~reg0.CLK
clk => csr_readdata[16]~reg0.CLK
clk => csr_readdata[17]~reg0.CLK
clk => csr_readdata[18]~reg0.CLK
clk => csr_readdata[19]~reg0.CLK
clk => csr_readdata[20]~reg0.CLK
clk => csr_readdata[21]~reg0.CLK
clk => csr_readdata[22]~reg0.CLK
clk => csr_readdata[23]~reg0.CLK
clk => csr_readdata[24]~reg0.CLK
clk => csr_readdata[25]~reg0.CLK
clk => csr_readdata[26]~reg0.CLK
clk => csr_readdata[27]~reg0.CLK
clk => csr_readdata[28]~reg0.CLK
clk => csr_readdata[29]~reg0.CLK
clk => csr_readdata[30]~reg0.CLK
clk => csr_readdata[31]~reg0.CLK
clk => mem_used[1].CLK
clk => mem_used[0].CLK
clk => mem[1][0].CLK
clk => mem[1][1].CLK
clk => mem[1][2].CLK
clk => mem[1][3].CLK
clk => mem[1][4].CLK
clk => mem[1][5].CLK
clk => mem[1][6].CLK
clk => mem[1][7].CLK
clk => mem[1][8].CLK
clk => mem[1][9].CLK
clk => mem[1][10].CLK
clk => mem[1][11].CLK
clk => mem[1][12].CLK
clk => mem[1][13].CLK
clk => mem[1][14].CLK
clk => mem[1][15].CLK
clk => mem[1][16].CLK
clk => mem[1][17].CLK
clk => mem[1][18].CLK
clk => mem[1][19].CLK
clk => mem[1][20].CLK
clk => mem[1][21].CLK
clk => mem[1][22].CLK
clk => mem[1][23].CLK
clk => mem[1][24].CLK
clk => mem[1][25].CLK
clk => mem[1][26].CLK
clk => mem[1][27].CLK
clk => mem[1][28].CLK
clk => mem[1][29].CLK
clk => mem[1][30].CLK
clk => mem[1][31].CLK
clk => mem[1][32].CLK
clk => mem[1][33].CLK
clk => mem[1][34].CLK
clk => mem[1][35].CLK
clk => mem[1][36].CLK
clk => mem[1][37].CLK
clk => mem[1][38].CLK
clk => mem[1][39].CLK
clk => mem[1][40].CLK
clk => mem[1][41].CLK
clk => mem[1][42].CLK
clk => mem[1][43].CLK
clk => mem[1][44].CLK
clk => mem[1][45].CLK
clk => mem[1][46].CLK
clk => mem[1][47].CLK
clk => mem[1][48].CLK
clk => mem[1][49].CLK
clk => mem[1][50].CLK
clk => mem[1][51].CLK
clk => mem[1][52].CLK
clk => mem[1][53].CLK
clk => mem[1][54].CLK
clk => mem[1][55].CLK
clk => mem[1][56].CLK
clk => mem[1][57].CLK
clk => mem[1][58].CLK
clk => mem[1][59].CLK
clk => mem[1][60].CLK
clk => mem[1][61].CLK
clk => mem[1][62].CLK
clk => mem[1][63].CLK
clk => mem[1][64].CLK
clk => mem[1][65].CLK
clk => mem[1][66].CLK
clk => mem[1][67].CLK
clk => mem[1][68].CLK
clk => mem[1][69].CLK
clk => mem[1][70].CLK
clk => mem[1][71].CLK
clk => mem[1][72].CLK
clk => mem[1][73].CLK
clk => mem[1][74].CLK
clk => mem[1][75].CLK
clk => mem[1][76].CLK
clk => mem[1][77].CLK
clk => mem[1][78].CLK
clk => mem[1][79].CLK
clk => mem[1][80].CLK
clk => mem[1][81].CLK
clk => mem[1][82].CLK
clk => mem[1][83].CLK
clk => mem[1][84].CLK
clk => mem[1][85].CLK
clk => mem[1][86].CLK
clk => mem[1][87].CLK
clk => mem[1][88].CLK
clk => mem[1][89].CLK
clk => mem[1][90].CLK
clk => mem[1][91].CLK
clk => mem[0][0].CLK
clk => mem[0][1].CLK
clk => mem[0][2].CLK
clk => mem[0][3].CLK
clk => mem[0][4].CLK
clk => mem[0][5].CLK
clk => mem[0][6].CLK
clk => mem[0][7].CLK
clk => mem[0][8].CLK
clk => mem[0][9].CLK
clk => mem[0][10].CLK
clk => mem[0][11].CLK
clk => mem[0][12].CLK
clk => mem[0][13].CLK
clk => mem[0][14].CLK
clk => mem[0][15].CLK
clk => mem[0][16].CLK
clk => mem[0][17].CLK
clk => mem[0][18].CLK
clk => mem[0][19].CLK
clk => mem[0][20].CLK
clk => mem[0][21].CLK
clk => mem[0][22].CLK
clk => mem[0][23].CLK
clk => mem[0][24].CLK
clk => mem[0][25].CLK
clk => mem[0][26].CLK
clk => mem[0][27].CLK
clk => mem[0][28].CLK
clk => mem[0][29].CLK
clk => mem[0][30].CLK
clk => mem[0][31].CLK
clk => mem[0][32].CLK
clk => mem[0][33].CLK
clk => mem[0][34].CLK
clk => mem[0][35].CLK
clk => mem[0][36].CLK
clk => mem[0][37].CLK
clk => mem[0][38].CLK
clk => mem[0][39].CLK
clk => mem[0][40].CLK
clk => mem[0][41].CLK
clk => mem[0][42].CLK
clk => mem[0][43].CLK
clk => mem[0][44].CLK
clk => mem[0][45].CLK
clk => mem[0][46].CLK
clk => mem[0][47].CLK
clk => mem[0][48].CLK
clk => mem[0][49].CLK
clk => mem[0][50].CLK
clk => mem[0][51].CLK
clk => mem[0][52].CLK
clk => mem[0][53].CLK
clk => mem[0][54].CLK
clk => mem[0][55].CLK
clk => mem[0][56].CLK
clk => mem[0][57].CLK
clk => mem[0][58].CLK
clk => mem[0][59].CLK
clk => mem[0][60].CLK
clk => mem[0][61].CLK
clk => mem[0][62].CLK
clk => mem[0][63].CLK
clk => mem[0][64].CLK
clk => mem[0][65].CLK
clk => mem[0][66].CLK
clk => mem[0][67].CLK
clk => mem[0][68].CLK
clk => mem[0][69].CLK
clk => mem[0][70].CLK
clk => mem[0][71].CLK
clk => mem[0][72].CLK
clk => mem[0][73].CLK
clk => mem[0][74].CLK
clk => mem[0][75].CLK
clk => mem[0][76].CLK
clk => mem[0][77].CLK
clk => mem[0][78].CLK
clk => mem[0][79].CLK
clk => mem[0][80].CLK
clk => mem[0][81].CLK
clk => mem[0][82].CLK
clk => mem[0][83].CLK
clk => mem[0][84].CLK
clk => mem[0][85].CLK
clk => mem[0][86].CLK
clk => mem[0][87].CLK
clk => mem[0][88].CLK
clk => mem[0][89].CLK
clk => mem[0][90].CLK
clk => mem[0][91].CLK
reset => csr_readdata[0]~reg0.ACLR
reset => csr_readdata[1]~reg0.ACLR
reset => csr_readdata[2]~reg0.ACLR
reset => csr_readdata[3]~reg0.ACLR
reset => csr_readdata[4]~reg0.ACLR
reset => csr_readdata[5]~reg0.ACLR
reset => csr_readdata[6]~reg0.ACLR
reset => csr_readdata[7]~reg0.ACLR
reset => csr_readdata[8]~reg0.ACLR
reset => csr_readdata[9]~reg0.ACLR
reset => csr_readdata[10]~reg0.ACLR
reset => csr_readdata[11]~reg0.ACLR
reset => csr_readdata[12]~reg0.ACLR
reset => csr_readdata[13]~reg0.ACLR
reset => csr_readdata[14]~reg0.ACLR
reset => csr_readdata[15]~reg0.ACLR
reset => csr_readdata[16]~reg0.ACLR
reset => csr_readdata[17]~reg0.ACLR
reset => csr_readdata[18]~reg0.ACLR
reset => csr_readdata[19]~reg0.ACLR
reset => csr_readdata[20]~reg0.ACLR
reset => csr_readdata[21]~reg0.ACLR
reset => csr_readdata[22]~reg0.ACLR
reset => csr_readdata[23]~reg0.ACLR
reset => csr_readdata[24]~reg0.ACLR
reset => csr_readdata[25]~reg0.ACLR
reset => csr_readdata[26]~reg0.ACLR
reset => csr_readdata[27]~reg0.ACLR
reset => csr_readdata[28]~reg0.ACLR
reset => csr_readdata[29]~reg0.ACLR
reset => csr_readdata[30]~reg0.ACLR
reset => csr_readdata[31]~reg0.ACLR
reset => mem_used[1].ACLR
reset => mem_used[0].ACLR
reset => mem[1][0].ACLR
reset => mem[1][1].ACLR
reset => mem[1][2].ACLR
reset => mem[1][3].ACLR
reset => mem[1][4].ACLR
reset => mem[1][5].ACLR
reset => mem[1][6].ACLR
reset => mem[1][7].ACLR
reset => mem[1][8].ACLR
reset => mem[1][9].ACLR
reset => mem[1][10].ACLR
reset => mem[1][11].ACLR
reset => mem[1][12].ACLR
reset => mem[1][13].ACLR
reset => mem[1][14].ACLR
reset => mem[1][15].ACLR
reset => mem[1][16].ACLR
reset => mem[1][17].ACLR
reset => mem[1][18].ACLR
reset => mem[1][19].ACLR
reset => mem[1][20].ACLR
reset => mem[1][21].ACLR
reset => mem[1][22].ACLR
reset => mem[1][23].ACLR
reset => mem[1][24].ACLR
reset => mem[1][25].ACLR
reset => mem[1][26].ACLR
reset => mem[1][27].ACLR
reset => mem[1][28].ACLR
reset => mem[1][29].ACLR
reset => mem[1][30].ACLR
reset => mem[1][31].ACLR
reset => mem[1][32].ACLR
reset => mem[1][33].ACLR
reset => mem[1][34].ACLR
reset => mem[1][35].ACLR
reset => mem[1][36].ACLR
reset => mem[1][37].ACLR
reset => mem[1][38].ACLR
reset => mem[1][39].ACLR
reset => mem[1][40].ACLR
reset => mem[1][41].ACLR
reset => mem[1][42].ACLR
reset => mem[1][43].ACLR
reset => mem[1][44].ACLR
reset => mem[1][45].ACLR
reset => mem[1][46].ACLR
reset => mem[1][47].ACLR
reset => mem[1][48].ACLR
reset => mem[1][49].ACLR
reset => mem[1][50].ACLR
reset => mem[1][51].ACLR
reset => mem[1][52].ACLR
reset => mem[1][53].ACLR
reset => mem[1][54].ACLR
reset => mem[1][55].ACLR
reset => mem[1][56].ACLR
reset => mem[1][57].ACLR
reset => mem[1][58].ACLR
reset => mem[1][59].ACLR
reset => mem[1][60].ACLR
reset => mem[1][61].ACLR
reset => mem[1][62].ACLR
reset => mem[1][63].ACLR
reset => mem[1][64].ACLR
reset => mem[1][65].ACLR
reset => mem[1][66].ACLR
reset => mem[1][67].ACLR
reset => mem[1][68].ACLR
reset => mem[1][69].ACLR
reset => mem[1][70].ACLR
reset => mem[1][71].ACLR
reset => mem[1][72].ACLR
reset => mem[1][73].ACLR
reset => mem[1][74].ACLR
reset => mem[1][75].ACLR
reset => mem[1][76].ACLR
reset => mem[1][77].ACLR
reset => mem[1][78].ACLR
reset => mem[1][79].ACLR
reset => mem[1][80].ACLR
reset => mem[1][81].ACLR
reset => mem[1][82].ACLR
reset => mem[1][83].ACLR
reset => mem[1][84].ACLR
reset => mem[1][85].ACLR
reset => mem[1][86].ACLR
reset => mem[1][87].ACLR
reset => mem[1][88].ACLR
reset => mem[1][89].ACLR
reset => mem[1][90].ACLR
reset => mem[1][91].ACLR
reset => mem[0][0].ACLR
reset => mem[0][1].ACLR
reset => mem[0][2].ACLR
reset => mem[0][3].ACLR
reset => mem[0][4].ACLR
reset => mem[0][5].ACLR
reset => mem[0][6].ACLR
reset => mem[0][7].ACLR
reset => mem[0][8].ACLR
reset => mem[0][9].ACLR
reset => mem[0][10].ACLR
reset => mem[0][11].ACLR
reset => mem[0][12].ACLR
reset => mem[0][13].ACLR
reset => mem[0][14].ACLR
reset => mem[0][15].ACLR
reset => mem[0][16].ACLR
reset => mem[0][17].ACLR
reset => mem[0][18].ACLR
reset => mem[0][19].ACLR
reset => mem[0][20].ACLR
reset => mem[0][21].ACLR
reset => mem[0][22].ACLR
reset => mem[0][23].ACLR
reset => mem[0][24].ACLR
reset => mem[0][25].ACLR
reset => mem[0][26].ACLR
reset => mem[0][27].ACLR
reset => mem[0][28].ACLR
reset => mem[0][29].ACLR
reset => mem[0][30].ACLR
reset => mem[0][31].ACLR
reset => mem[0][32].ACLR
reset => mem[0][33].ACLR
reset => mem[0][34].ACLR
reset => mem[0][35].ACLR
reset => mem[0][36].ACLR
reset => mem[0][37].ACLR
reset => mem[0][38].ACLR
reset => mem[0][39].ACLR
reset => mem[0][40].ACLR
reset => mem[0][41].ACLR
reset => mem[0][42].ACLR
reset => mem[0][43].ACLR
reset => mem[0][44].ACLR
reset => mem[0][45].ACLR
reset => mem[0][46].ACLR
reset => mem[0][47].ACLR
reset => mem[0][48].ACLR
reset => mem[0][49].ACLR
reset => mem[0][50].ACLR
reset => mem[0][51].ACLR
reset => mem[0][52].ACLR
reset => mem[0][53].ACLR
reset => mem[0][54].ACLR
reset => mem[0][55].ACLR
reset => mem[0][56].ACLR
reset => mem[0][57].ACLR
reset => mem[0][58].ACLR
reset => mem[0][59].ACLR
reset => mem[0][60].ACLR
reset => mem[0][61].ACLR
reset => mem[0][62].ACLR
reset => mem[0][63].ACLR
reset => mem[0][64].ACLR
reset => mem[0][65].ACLR
reset => mem[0][66].ACLR
reset => mem[0][67].ACLR
reset => mem[0][68].ACLR
reset => mem[0][69].ACLR
reset => mem[0][70].ACLR
reset => mem[0][71].ACLR
reset => mem[0][72].ACLR
reset => mem[0][73].ACLR
reset => mem[0][74].ACLR
reset => mem[0][75].ACLR
reset => mem[0][76].ACLR
reset => mem[0][77].ACLR
reset => mem[0][78].ACLR
reset => mem[0][79].ACLR
reset => mem[0][80].ACLR
reset => mem[0][81].ACLR
reset => mem[0][82].ACLR
reset => mem[0][83].ACLR
reset => mem[0][84].ACLR
reset => mem[0][85].ACLR
reset => mem[0][86].ACLR
reset => mem[0][87].ACLR
reset => mem[0][88].ACLR
reset => mem[0][89].ACLR
reset => mem[0][90].ACLR
reset => mem[0][91].ACLR
in_data[0] => mem.DATAB
in_data[1] => mem.DATAB
in_data[2] => mem.DATAB
in_data[3] => mem.DATAB
in_data[4] => mem.DATAB
in_data[5] => mem.DATAB
in_data[6] => mem.DATAB
in_data[7] => mem.DATAB
in_data[8] => mem.DATAB
in_data[9] => mem.DATAB
in_data[10] => mem.DATAB
in_data[11] => mem.DATAB
in_data[12] => mem.DATAB
in_data[13] => mem.DATAB
in_data[14] => mem.DATAB
in_data[15] => mem.DATAB
in_data[16] => mem.DATAB
in_data[17] => mem.DATAB
in_data[18] => mem.DATAB
in_data[19] => mem.DATAB
in_data[20] => mem.DATAB
in_data[21] => mem.DATAB
in_data[22] => mem.DATAB
in_data[23] => mem.DATAB
in_data[24] => mem.DATAB
in_data[25] => mem.DATAB
in_data[26] => mem.DATAB
in_data[27] => mem.DATAB
in_data[28] => mem.DATAB
in_data[29] => mem.DATAB
in_data[30] => mem.DATAB
in_data[31] => mem.DATAB
in_data[32] => mem.DATAB
in_data[33] => mem.DATAB
in_data[34] => mem.DATAB
in_data[35] => mem.DATAB
in_data[36] => mem.DATAB
in_data[37] => mem.DATAB
in_data[38] => mem.DATAB
in_data[39] => mem.DATAB
in_data[40] => mem.DATAB
in_data[41] => mem.DATAB
in_data[42] => mem.DATAB
in_data[43] => mem.DATAB
in_data[44] => mem.DATAB
in_data[45] => mem.DATAB
in_data[46] => mem.DATAB
in_data[47] => mem.DATAB
in_data[48] => mem.DATAB
in_data[49] => mem.DATAB
in_data[50] => mem.DATAB
in_data[51] => mem.DATAB
in_data[52] => mem.DATAB
in_data[53] => mem.DATAB
in_data[54] => mem.DATAB
in_data[55] => mem.DATAB
in_data[56] => mem.DATAB
in_data[57] => mem.DATAB
in_data[58] => mem.DATAB
in_data[59] => mem.DATAB
in_data[60] => mem.DATAB
in_data[61] => mem.DATAB
in_data[62] => mem.DATAB
in_data[63] => mem.DATAB
in_data[64] => mem.DATAB
in_data[65] => mem.DATAB
in_data[66] => mem.DATAB
in_data[67] => mem.DATAB
in_data[68] => mem.DATAB
in_data[69] => mem.DATAB
in_data[70] => mem.DATAB
in_data[71] => mem.DATAB
in_data[72] => mem.DATAB
in_data[73] => mem.DATAB
in_data[74] => mem.DATAB
in_data[75] => mem.DATAB
in_data[76] => mem.DATAB
in_data[77] => mem.DATAB
in_data[78] => mem.DATAB
in_data[79] => mem.DATAB
in_data[80] => mem.DATAB
in_data[81] => mem.DATAB
in_data[82] => mem.DATAB
in_data[83] => mem.DATAB
in_data[84] => mem.DATAB
in_data[85] => mem.DATAB
in_data[86] => mem.DATAB
in_data[87] => mem.DATAB
in_data[88] => mem.DATAB
in_data[89] => mem.DATAB
in_valid => write.IN1
in_startofpacket => mem.DATAB
in_endofpacket => mem.DATAB
in_empty[0] => ~NO_FANOUT~
in_error[0] => out_error[0].DATAIN
in_error[0] => out_empty[0].DATAIN
in_channel[0] => out_channel[0].DATAIN
out_ready => internal_out_ready.IN1
csr_address[0] => ~NO_FANOUT~
csr_address[1] => ~NO_FANOUT~
csr_write => ~NO_FANOUT~
csr_read => csr_readdata[0]~reg0.ENA
csr_read => csr_readdata[31]~reg0.ENA
csr_read => csr_readdata[30]~reg0.ENA
csr_read => csr_readdata[29]~reg0.ENA
csr_read => csr_readdata[28]~reg0.ENA
csr_read => csr_readdata[27]~reg0.ENA
csr_read => csr_readdata[26]~reg0.ENA
csr_read => csr_readdata[25]~reg0.ENA
csr_read => csr_readdata[24]~reg0.ENA
csr_read => csr_readdata[23]~reg0.ENA
csr_read => csr_readdata[22]~reg0.ENA
csr_read => csr_readdata[21]~reg0.ENA
csr_read => csr_readdata[20]~reg0.ENA
csr_read => csr_readdata[19]~reg0.ENA
csr_read => csr_readdata[18]~reg0.ENA
csr_read => csr_readdata[17]~reg0.ENA
csr_read => csr_readdata[16]~reg0.ENA
csr_read => csr_readdata[15]~reg0.ENA
csr_read => csr_readdata[14]~reg0.ENA
csr_read => csr_readdata[13]~reg0.ENA
csr_read => csr_readdata[12]~reg0.ENA
csr_read => csr_readdata[11]~reg0.ENA
csr_read => csr_readdata[10]~reg0.ENA
csr_read => csr_readdata[9]~reg0.ENA
csr_read => csr_readdata[8]~reg0.ENA
csr_read => csr_readdata[7]~reg0.ENA
csr_read => csr_readdata[6]~reg0.ENA
csr_read => csr_readdata[5]~reg0.ENA
csr_read => csr_readdata[4]~reg0.ENA
csr_read => csr_readdata[3]~reg0.ENA
csr_read => csr_readdata[2]~reg0.ENA
csr_read => csr_readdata[1]~reg0.ENA
csr_writedata[0] => ~NO_FANOUT~
csr_writedata[1] => ~NO_FANOUT~
csr_writedata[2] => ~NO_FANOUT~
csr_writedata[3] => ~NO_FANOUT~
csr_writedata[4] => ~NO_FANOUT~
csr_writedata[5] => ~NO_FANOUT~
csr_writedata[6] => ~NO_FANOUT~
csr_writedata[7] => ~NO_FANOUT~
csr_writedata[8] => ~NO_FANOUT~
csr_writedata[9] => ~NO_FANOUT~
csr_writedata[10] => ~NO_FANOUT~
csr_writedata[11] => ~NO_FANOUT~
csr_writedata[12] => ~NO_FANOUT~
csr_writedata[13] => ~NO_FANOUT~
csr_writedata[14] => ~NO_FANOUT~
csr_writedata[15] => ~NO_FANOUT~
csr_writedata[16] => ~NO_FANOUT~
csr_writedata[17] => ~NO_FANOUT~
csr_writedata[18] => ~NO_FANOUT~
csr_writedata[19] => ~NO_FANOUT~
csr_writedata[20] => ~NO_FANOUT~
csr_writedata[21] => ~NO_FANOUT~
csr_writedata[22] => ~NO_FANOUT~
csr_writedata[23] => ~NO_FANOUT~
csr_writedata[24] => ~NO_FANOUT~
csr_writedata[25] => ~NO_FANOUT~
csr_writedata[26] => ~NO_FANOUT~
csr_writedata[27] => ~NO_FANOUT~
csr_writedata[28] => ~NO_FANOUT~
csr_writedata[29] => ~NO_FANOUT~
csr_writedata[30] => ~NO_FANOUT~
csr_writedata[31] => ~NO_FANOUT~


|main|Proyecto:u1|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo
clk => csr_readdata[0]~reg0.CLK
clk => csr_readdata[1]~reg0.CLK
clk => csr_readdata[2]~reg0.CLK
clk => csr_readdata[3]~reg0.CLK
clk => csr_readdata[4]~reg0.CLK
clk => csr_readdata[5]~reg0.CLK
clk => csr_readdata[6]~reg0.CLK
clk => csr_readdata[7]~reg0.CLK
clk => csr_readdata[8]~reg0.CLK
clk => csr_readdata[9]~reg0.CLK
clk => csr_readdata[10]~reg0.CLK
clk => csr_readdata[11]~reg0.CLK
clk => csr_readdata[12]~reg0.CLK
clk => csr_readdata[13]~reg0.CLK
clk => csr_readdata[14]~reg0.CLK
clk => csr_readdata[15]~reg0.CLK
clk => csr_readdata[16]~reg0.CLK
clk => csr_readdata[17]~reg0.CLK
clk => csr_readdata[18]~reg0.CLK
clk => csr_readdata[19]~reg0.CLK
clk => csr_readdata[20]~reg0.CLK
clk => csr_readdata[21]~reg0.CLK
clk => csr_readdata[22]~reg0.CLK
clk => csr_readdata[23]~reg0.CLK
clk => csr_readdata[24]~reg0.CLK
clk => csr_readdata[25]~reg0.CLK
clk => csr_readdata[26]~reg0.CLK
clk => csr_readdata[27]~reg0.CLK
clk => csr_readdata[28]~reg0.CLK
clk => csr_readdata[29]~reg0.CLK
clk => csr_readdata[30]~reg0.CLK
clk => csr_readdata[31]~reg0.CLK
clk => mem_used[1].CLK
clk => mem_used[0].CLK
clk => mem[1][0].CLK
clk => mem[1][1].CLK
clk => mem[1][2].CLK
clk => mem[1][3].CLK
clk => mem[1][4].CLK
clk => mem[1][5].CLK
clk => mem[1][6].CLK
clk => mem[1][7].CLK
clk => mem[1][8].CLK
clk => mem[1][9].CLK
clk => mem[1][10].CLK
clk => mem[1][11].CLK
clk => mem[1][12].CLK
clk => mem[1][13].CLK
clk => mem[1][14].CLK
clk => mem[1][15].CLK
clk => mem[1][16].CLK
clk => mem[1][17].CLK
clk => mem[1][18].CLK
clk => mem[1][19].CLK
clk => mem[1][20].CLK
clk => mem[1][21].CLK
clk => mem[1][22].CLK
clk => mem[1][23].CLK
clk => mem[1][24].CLK
clk => mem[1][25].CLK
clk => mem[1][26].CLK
clk => mem[1][27].CLK
clk => mem[1][28].CLK
clk => mem[1][29].CLK
clk => mem[1][30].CLK
clk => mem[1][31].CLK
clk => mem[0][0].CLK
clk => mem[0][1].CLK
clk => mem[0][2].CLK
clk => mem[0][3].CLK
clk => mem[0][4].CLK
clk => mem[0][5].CLK
clk => mem[0][6].CLK
clk => mem[0][7].CLK
clk => mem[0][8].CLK
clk => mem[0][9].CLK
clk => mem[0][10].CLK
clk => mem[0][11].CLK
clk => mem[0][12].CLK
clk => mem[0][13].CLK
clk => mem[0][14].CLK
clk => mem[0][15].CLK
clk => mem[0][16].CLK
clk => mem[0][17].CLK
clk => mem[0][18].CLK
clk => mem[0][19].CLK
clk => mem[0][20].CLK
clk => mem[0][21].CLK
clk => mem[0][22].CLK
clk => mem[0][23].CLK
clk => mem[0][24].CLK
clk => mem[0][25].CLK
clk => mem[0][26].CLK
clk => mem[0][27].CLK
clk => mem[0][28].CLK
clk => mem[0][29].CLK
clk => mem[0][30].CLK
clk => mem[0][31].CLK
reset => csr_readdata[0]~reg0.ACLR
reset => csr_readdata[1]~reg0.ACLR
reset => csr_readdata[2]~reg0.ACLR
reset => csr_readdata[3]~reg0.ACLR
reset => csr_readdata[4]~reg0.ACLR
reset => csr_readdata[5]~reg0.ACLR
reset => csr_readdata[6]~reg0.ACLR
reset => csr_readdata[7]~reg0.ACLR
reset => csr_readdata[8]~reg0.ACLR
reset => csr_readdata[9]~reg0.ACLR
reset => csr_readdata[10]~reg0.ACLR
reset => csr_readdata[11]~reg0.ACLR
reset => csr_readdata[12]~reg0.ACLR
reset => csr_readdata[13]~reg0.ACLR
reset => csr_readdata[14]~reg0.ACLR
reset => csr_readdata[15]~reg0.ACLR
reset => csr_readdata[16]~reg0.ACLR
reset => csr_readdata[17]~reg0.ACLR
reset => csr_readdata[18]~reg0.ACLR
reset => csr_readdata[19]~reg0.ACLR
reset => csr_readdata[20]~reg0.ACLR
reset => csr_readdata[21]~reg0.ACLR
reset => csr_readdata[22]~reg0.ACLR
reset => csr_readdata[23]~reg0.ACLR
reset => csr_readdata[24]~reg0.ACLR
reset => csr_readdata[25]~reg0.ACLR
reset => csr_readdata[26]~reg0.ACLR
reset => csr_readdata[27]~reg0.ACLR
reset => csr_readdata[28]~reg0.ACLR
reset => csr_readdata[29]~reg0.ACLR
reset => csr_readdata[30]~reg0.ACLR
reset => csr_readdata[31]~reg0.ACLR
reset => mem_used[1].ACLR
reset => mem_used[0].ACLR
reset => mem[1][0].ACLR
reset => mem[1][1].ACLR
reset => mem[1][2].ACLR
reset => mem[1][3].ACLR
reset => mem[1][4].ACLR
reset => mem[1][5].ACLR
reset => mem[1][6].ACLR
reset => mem[1][7].ACLR
reset => mem[1][8].ACLR
reset => mem[1][9].ACLR
reset => mem[1][10].ACLR
reset => mem[1][11].ACLR
reset => mem[1][12].ACLR
reset => mem[1][13].ACLR
reset => mem[1][14].ACLR
reset => mem[1][15].ACLR
reset => mem[1][16].ACLR
reset => mem[1][17].ACLR
reset => mem[1][18].ACLR
reset => mem[1][19].ACLR
reset => mem[1][20].ACLR
reset => mem[1][21].ACLR
reset => mem[1][22].ACLR
reset => mem[1][23].ACLR
reset => mem[1][24].ACLR
reset => mem[1][25].ACLR
reset => mem[1][26].ACLR
reset => mem[1][27].ACLR
reset => mem[1][28].ACLR
reset => mem[1][29].ACLR
reset => mem[1][30].ACLR
reset => mem[1][31].ACLR
reset => mem[0][0].ACLR
reset => mem[0][1].ACLR
reset => mem[0][2].ACLR
reset => mem[0][3].ACLR
reset => mem[0][4].ACLR
reset => mem[0][5].ACLR
reset => mem[0][6].ACLR
reset => mem[0][7].ACLR
reset => mem[0][8].ACLR
reset => mem[0][9].ACLR
reset => mem[0][10].ACLR
reset => mem[0][11].ACLR
reset => mem[0][12].ACLR
reset => mem[0][13].ACLR
reset => mem[0][14].ACLR
reset => mem[0][15].ACLR
reset => mem[0][16].ACLR
reset => mem[0][17].ACLR
reset => mem[0][18].ACLR
reset => mem[0][19].ACLR
reset => mem[0][20].ACLR
reset => mem[0][21].ACLR
reset => mem[0][22].ACLR
reset => mem[0][23].ACLR
reset => mem[0][24].ACLR
reset => mem[0][25].ACLR
reset => mem[0][26].ACLR
reset => mem[0][27].ACLR
reset => mem[0][28].ACLR
reset => mem[0][29].ACLR
reset => mem[0][30].ACLR
reset => mem[0][31].ACLR
in_data[0] => mem.DATAB
in_data[0] => internal_out_payload.DATAB
in_data[1] => mem.DATAB
in_data[1] => internal_out_payload.DATAB
in_data[2] => mem.DATAB
in_data[2] => internal_out_payload.DATAB
in_data[3] => mem.DATAB
in_data[3] => internal_out_payload.DATAB
in_data[4] => mem.DATAB
in_data[4] => internal_out_payload.DATAB
in_data[5] => mem.DATAB
in_data[5] => internal_out_payload.DATAB
in_data[6] => mem.DATAB
in_data[6] => internal_out_payload.DATAB
in_data[7] => mem.DATAB
in_data[7] => internal_out_payload.DATAB
in_data[8] => mem.DATAB
in_data[8] => internal_out_payload.DATAB
in_data[9] => mem.DATAB
in_data[9] => internal_out_payload.DATAB
in_data[10] => mem.DATAB
in_data[10] => internal_out_payload.DATAB
in_data[11] => mem.DATAB
in_data[11] => internal_out_payload.DATAB
in_data[12] => mem.DATAB
in_data[12] => internal_out_payload.DATAB
in_data[13] => mem.DATAB
in_data[13] => internal_out_payload.DATAB
in_data[14] => mem.DATAB
in_data[14] => internal_out_payload.DATAB
in_data[15] => mem.DATAB
in_data[15] => internal_out_payload.DATAB
in_data[16] => mem.DATAB
in_data[16] => internal_out_payload.DATAB
in_data[17] => mem.DATAB
in_data[17] => internal_out_payload.DATAB
in_data[18] => mem.DATAB
in_data[18] => internal_out_payload.DATAB
in_data[19] => mem.DATAB
in_data[19] => internal_out_payload.DATAB
in_data[20] => mem.DATAB
in_data[20] => internal_out_payload.DATAB
in_data[21] => mem.DATAB
in_data[21] => internal_out_payload.DATAB
in_data[22] => mem.DATAB
in_data[22] => internal_out_payload.DATAB
in_data[23] => mem.DATAB
in_data[23] => internal_out_payload.DATAB
in_data[24] => mem.DATAB
in_data[24] => internal_out_payload.DATAB
in_data[25] => mem.DATAB
in_data[25] => internal_out_payload.DATAB
in_data[26] => mem.DATAB
in_data[26] => internal_out_payload.DATAB
in_data[27] => mem.DATAB
in_data[27] => internal_out_payload.DATAB
in_data[28] => mem.DATAB
in_data[28] => internal_out_payload.DATAB
in_data[29] => mem.DATAB
in_data[29] => internal_out_payload.DATAB
in_data[30] => mem.DATAB
in_data[30] => internal_out_payload.DATAB
in_data[31] => mem.DATAB
in_data[31] => internal_out_payload.DATAB
in_valid => write.IN1
in_valid => always4.IN1
in_valid => empty.IN1
in_startofpacket => ~NO_FANOUT~
in_endofpacket => ~NO_FANOUT~
in_empty[0] => ~NO_FANOUT~
in_error[0] => out_error[0].DATAIN
in_error[0] => out_empty[0].DATAIN
in_channel[0] => out_channel[0].DATAIN
out_ready => internal_out_ready.IN1
csr_address[0] => ~NO_FANOUT~
csr_address[1] => ~NO_FANOUT~
csr_write => ~NO_FANOUT~
csr_read => csr_readdata[0]~reg0.ENA
csr_read => csr_readdata[31]~reg0.ENA
csr_read => csr_readdata[30]~reg0.ENA
csr_read => csr_readdata[29]~reg0.ENA
csr_read => csr_readdata[28]~reg0.ENA
csr_read => csr_readdata[27]~reg0.ENA
csr_read => csr_readdata[26]~reg0.ENA
csr_read => csr_readdata[25]~reg0.ENA
csr_read => csr_readdata[24]~reg0.ENA
csr_read => csr_readdata[23]~reg0.ENA
csr_read => csr_readdata[22]~reg0.ENA
csr_read => csr_readdata[21]~reg0.ENA
csr_read => csr_readdata[20]~reg0.ENA
csr_read => csr_readdata[19]~reg0.ENA
csr_read => csr_readdata[18]~reg0.ENA
csr_read => csr_readdata[17]~reg0.ENA
csr_read => csr_readdata[16]~reg0.ENA
csr_read => csr_readdata[15]~reg0.ENA
csr_read => csr_readdata[14]~reg0.ENA
csr_read => csr_readdata[13]~reg0.ENA
csr_read => csr_readdata[12]~reg0.ENA
csr_read => csr_readdata[11]~reg0.ENA
csr_read => csr_readdata[10]~reg0.ENA
csr_read => csr_readdata[9]~reg0.ENA
csr_read => csr_readdata[8]~reg0.ENA
csr_read => csr_readdata[7]~reg0.ENA
csr_read => csr_readdata[6]~reg0.ENA
csr_read => csr_readdata[5]~reg0.ENA
csr_read => csr_readdata[4]~reg0.ENA
csr_read => csr_readdata[3]~reg0.ENA
csr_read => csr_readdata[2]~reg0.ENA
csr_read => csr_readdata[1]~reg0.ENA
csr_writedata[0] => ~NO_FANOUT~
csr_writedata[1] => ~NO_FANOUT~
csr_writedata[2] => ~NO_FANOUT~
csr_writedata[3] => ~NO_FANOUT~
csr_writedata[4] => ~NO_FANOUT~
csr_writedata[5] => ~NO_FANOUT~
csr_writedata[6] => ~NO_FANOUT~
csr_writedata[7] => ~NO_FANOUT~
csr_writedata[8] => ~NO_FANOUT~
csr_writedata[9] => ~NO_FANOUT~
csr_writedata[10] => ~NO_FANOUT~
csr_writedata[11] => ~NO_FANOUT~
csr_writedata[12] => ~NO_FANOUT~
csr_writedata[13] => ~NO_FANOUT~
csr_writedata[14] => ~NO_FANOUT~
csr_writedata[15] => ~NO_FANOUT~
csr_writedata[16] => ~NO_FANOUT~
csr_writedata[17] => ~NO_FANOUT~
csr_writedata[18] => ~NO_FANOUT~
csr_writedata[19] => ~NO_FANOUT~
csr_writedata[20] => ~NO_FANOUT~
csr_writedata[21] => ~NO_FANOUT~
csr_writedata[22] => ~NO_FANOUT~
csr_writedata[23] => ~NO_FANOUT~
csr_writedata[24] => ~NO_FANOUT~
csr_writedata[25] => ~NO_FANOUT~
csr_writedata[26] => ~NO_FANOUT~
csr_writedata[27] => ~NO_FANOUT~
csr_writedata[28] => ~NO_FANOUT~
csr_writedata[29] => ~NO_FANOUT~
csr_writedata[30] => ~NO_FANOUT~
csr_writedata[31] => ~NO_FANOUT~


|main|Proyecto:u1|altera_merlin_slave_agent:lcd_0_control_slave_translator_avalon_universal_slave_0_agent
clk => clk.IN1
reset => reset.IN1
m0_readdata[0] => rdata_fifo_src_data[0].DATAIN
m0_readdata[1] => rdata_fifo_src_data[1].DATAIN
m0_readdata[2] => rdata_fifo_src_data[2].DATAIN
m0_readdata[3] => rdata_fifo_src_data[3].DATAIN
m0_readdata[4] => rdata_fifo_src_data[4].DATAIN
m0_readdata[5] => rdata_fifo_src_data[5].DATAIN
m0_readdata[6] => rdata_fifo_src_data[6].DATAIN
m0_readdata[7] => rdata_fifo_src_data[7].DATAIN
m0_readdata[8] => rdata_fifo_src_data[8].DATAIN
m0_readdata[9] => rdata_fifo_src_data[9].DATAIN
m0_readdata[10] => rdata_fifo_src_data[10].DATAIN
m0_readdata[11] => rdata_fifo_src_data[11].DATAIN
m0_readdata[12] => rdata_fifo_src_data[12].DATAIN
m0_readdata[13] => rdata_fifo_src_data[13].DATAIN
m0_readdata[14] => rdata_fifo_src_data[14].DATAIN
m0_readdata[15] => rdata_fifo_src_data[15].DATAIN
m0_readdata[16] => rdata_fifo_src_data[16].DATAIN
m0_readdata[17] => rdata_fifo_src_data[17].DATAIN
m0_readdata[18] => rdata_fifo_src_data[18].DATAIN
m0_readdata[19] => rdata_fifo_src_data[19].DATAIN
m0_readdata[20] => rdata_fifo_src_data[20].DATAIN
m0_readdata[21] => rdata_fifo_src_data[21].DATAIN
m0_readdata[22] => rdata_fifo_src_data[22].DATAIN
m0_readdata[23] => rdata_fifo_src_data[23].DATAIN
m0_readdata[24] => rdata_fifo_src_data[24].DATAIN
m0_readdata[25] => rdata_fifo_src_data[25].DATAIN
m0_readdata[26] => rdata_fifo_src_data[26].DATAIN
m0_readdata[27] => rdata_fifo_src_data[27].DATAIN
m0_readdata[28] => rdata_fifo_src_data[28].DATAIN
m0_readdata[29] => rdata_fifo_src_data[29].DATAIN
m0_readdata[30] => rdata_fifo_src_data[30].DATAIN
m0_readdata[31] => rdata_fifo_src_data[31].DATAIN
m0_waitrequest => cp_ready.IN0
m0_readdatavalid => rdata_fifo_src_valid.DATAIN
rf_source_ready => cp_ready.IN1
rf_source_ready => m0_write.IN1
rf_source_ready => m0_lock.IN1
rf_source_ready => rf_source_valid.IN1
rf_source_ready => m0_read.IN1
rf_sink_data[0] => ~NO_FANOUT~
rf_sink_data[1] => ~NO_FANOUT~
rf_sink_data[2] => ~NO_FANOUT~
rf_sink_data[3] => ~NO_FANOUT~
rf_sink_data[4] => ~NO_FANOUT~
rf_sink_data[5] => ~NO_FANOUT~
rf_sink_data[6] => ~NO_FANOUT~
rf_sink_data[7] => ~NO_FANOUT~
rf_sink_data[8] => ~NO_FANOUT~
rf_sink_data[9] => ~NO_FANOUT~
rf_sink_data[10] => ~NO_FANOUT~
rf_sink_data[11] => ~NO_FANOUT~
rf_sink_data[12] => ~NO_FANOUT~
rf_sink_data[13] => ~NO_FANOUT~
rf_sink_data[14] => ~NO_FANOUT~
rf_sink_data[15] => ~NO_FANOUT~
rf_sink_data[16] => ~NO_FANOUT~
rf_sink_data[17] => ~NO_FANOUT~
rf_sink_data[18] => ~NO_FANOUT~
rf_sink_data[19] => ~NO_FANOUT~
rf_sink_data[20] => ~NO_FANOUT~
rf_sink_data[21] => ~NO_FANOUT~
rf_sink_data[22] => ~NO_FANOUT~
rf_sink_data[23] => ~NO_FANOUT~
rf_sink_data[24] => ~NO_FANOUT~
rf_sink_data[25] => ~NO_FANOUT~
rf_sink_data[26] => ~NO_FANOUT~
rf_sink_data[27] => ~NO_FANOUT~
rf_sink_data[28] => ~NO_FANOUT~
rf_sink_data[29] => ~NO_FANOUT~
rf_sink_data[30] => ~NO_FANOUT~
rf_sink_data[31] => ~NO_FANOUT~
rf_sink_data[32] => rp_data[32].DATAIN
rf_sink_data[33] => rp_data[33].DATAIN
rf_sink_data[34] => rp_data[34].DATAIN
rf_sink_data[35] => rp_data[35].DATAIN
rf_sink_data[36] => rf_sink_addr[0].IN1
rf_sink_data[37] => rf_sink_addr[1].IN1
rf_sink_data[38] => rf_sink_addr[2].IN1
rf_sink_data[39] => rf_sink_addr[3].IN1
rf_sink_data[40] => rf_sink_addr[4].IN1
rf_sink_data[41] => rf_sink_addr[5].IN1
rf_sink_data[42] => rf_sink_addr[6].IN1
rf_sink_data[43] => rf_sink_addr[7].IN1
rf_sink_data[44] => rf_sink_addr[8].IN1
rf_sink_data[45] => rf_sink_addr[9].IN1
rf_sink_data[46] => rf_sink_addr[10].IN1
rf_sink_data[47] => rf_sink_addr[11].IN1
rf_sink_data[48] => rf_sink_addr[12].IN1
rf_sink_data[49] => rf_sink_addr[13].IN1
rf_sink_data[50] => rf_sink_addr[14].IN1
rf_sink_data[51] => rf_sink_addr[15].IN1
rf_sink_data[52] => rf_sink_addr[16].IN1
rf_sink_data[53] => rf_sink_addr[17].IN1
rf_sink_data[54] => rf_sink_addr[18].IN1
rf_sink_data[55] => rf_sink_addr[19].IN1
rf_sink_data[56] => rf_sink_addr[20].IN1
rf_sink_data[57] => rf_sink_addr[21].IN1
rf_sink_data[58] => rf_sink_addr[22].IN1
rf_sink_data[59] => rf_sink_addr[23].IN1
rf_sink_data[60] => rf_sink_addr[24].IN1
rf_sink_data[61] => rf_sink_addr[25].IN1
rf_sink_data[62] => rf_sink_addr[26].IN1
rf_sink_data[63] => rf_sink_addr[27].IN1
rf_sink_data[64] => rf_sink_addr[28].IN1
rf_sink_data[65] => rf_sink_addr[29].IN1
rf_sink_data[66] => rf_sink_addr[30].IN1
rf_sink_data[67] => rf_sink_addr[31].IN1
rf_sink_data[68] => rf_sink_compressed.IN1
rf_sink_data[69] => rp_data[69].DATAIN
rf_sink_data[70] => rp_data[70].DATAIN
rf_sink_data[71] => rp_data.IN0
rf_sink_data[72] => rp_data[72].DATAIN
rf_sink_data[73] => rf_sink_byte_cnt[0].IN1
rf_sink_data[74] => rf_sink_byte_cnt[1].IN1
rf_sink_data[75] => rf_sink_byte_cnt[2].IN1
rf_sink_data[76] => rf_sink_burstwrap[0].IN1
rf_sink_data[77] => rf_sink_burstwrap[1].IN1
rf_sink_data[78] => rf_sink_burstwrap[2].IN1
rf_sink_data[79] => rp_data[79].DATAIN
rf_sink_data[80] => rp_data[84].DATAIN
rf_sink_data[81] => rp_data[85].DATAIN
rf_sink_data[82] => rp_data[86].DATAIN
rf_sink_data[83] => rp_data[87].DATAIN
rf_sink_data[84] => rp_data[80].DATAIN
rf_sink_data[85] => rp_data[81].DATAIN
rf_sink_data[86] => rp_data[82].DATAIN
rf_sink_data[87] => rp_data[83].DATAIN
rf_sink_data[88] => rp_data[88].DATAIN
rf_sink_data[89] => rdata_fifo_sink_ready.IN0
rf_sink_data[89] => comb.IN0
rf_sink_valid => rdata_fifo_sink_ready.IN1
rf_sink_valid => comb.IN1
rf_sink_startofpacket => rf_sink_startofpacket.IN1
rf_sink_endofpacket => rf_sink_endofpacket.IN1
rdata_fifo_src_ready => ~NO_FANOUT~
rdata_fifo_sink_data[0] => rp_data[0].DATAIN
rdata_fifo_sink_data[1] => rp_data[1].DATAIN
rdata_fifo_sink_data[2] => rp_data[2].DATAIN
rdata_fifo_sink_data[3] => rp_data[3].DATAIN
rdata_fifo_sink_data[4] => rp_data[4].DATAIN
rdata_fifo_sink_data[5] => rp_data[5].DATAIN
rdata_fifo_sink_data[6] => rp_data[6].DATAIN
rdata_fifo_sink_data[7] => rp_data[7].DATAIN
rdata_fifo_sink_data[8] => rp_data[8].DATAIN
rdata_fifo_sink_data[9] => rp_data[9].DATAIN
rdata_fifo_sink_data[10] => rp_data[10].DATAIN
rdata_fifo_sink_data[11] => rp_data[11].DATAIN
rdata_fifo_sink_data[12] => rp_data[12].DATAIN
rdata_fifo_sink_data[13] => rp_data[13].DATAIN
rdata_fifo_sink_data[14] => rp_data[14].DATAIN
rdata_fifo_sink_data[15] => rp_data[15].DATAIN
rdata_fifo_sink_data[16] => rp_data[16].DATAIN
rdata_fifo_sink_data[17] => rp_data[17].DATAIN
rdata_fifo_sink_data[18] => rp_data[18].DATAIN
rdata_fifo_sink_data[19] => rp_data[19].DATAIN
rdata_fifo_sink_data[20] => rp_data[20].DATAIN
rdata_fifo_sink_data[21] => rp_data[21].DATAIN
rdata_fifo_sink_data[22] => rp_data[22].DATAIN
rdata_fifo_sink_data[23] => rp_data[23].DATAIN
rdata_fifo_sink_data[24] => rp_data[24].DATAIN
rdata_fifo_sink_data[25] => rp_data[25].DATAIN
rdata_fifo_sink_data[26] => rp_data[26].DATAIN
rdata_fifo_sink_data[27] => rp_data[27].DATAIN
rdata_fifo_sink_data[28] => rp_data[28].DATAIN
rdata_fifo_sink_data[29] => rp_data[29].DATAIN
rdata_fifo_sink_data[30] => rp_data[30].DATAIN
rdata_fifo_sink_data[31] => rp_data[31].DATAIN
rdata_fifo_sink_valid => rp_valid.IN1
rdata_fifo_sink_valid => rdata_fifo_sink_ready.IN0
rdata_fifo_sink_valid => comb.IN1
cp_valid => local_lock.IN0
cp_valid => local_write.IN0
cp_valid => local_read.IN0
cp_valid => local_compressed_read.IN0
cp_data[0] => m0_writedata[0].DATAIN
cp_data[1] => m0_writedata[1].DATAIN
cp_data[2] => m0_writedata[2].DATAIN
cp_data[3] => m0_writedata[3].DATAIN
cp_data[4] => m0_writedata[4].DATAIN
cp_data[5] => m0_writedata[5].DATAIN
cp_data[6] => m0_writedata[6].DATAIN
cp_data[7] => m0_writedata[7].DATAIN
cp_data[8] => m0_writedata[8].DATAIN
cp_data[9] => m0_writedata[9].DATAIN
cp_data[10] => m0_writedata[10].DATAIN
cp_data[11] => m0_writedata[11].DATAIN
cp_data[12] => m0_writedata[12].DATAIN
cp_data[13] => m0_writedata[13].DATAIN
cp_data[14] => m0_writedata[14].DATAIN
cp_data[15] => m0_writedata[15].DATAIN
cp_data[16] => m0_writedata[16].DATAIN
cp_data[17] => m0_writedata[17].DATAIN
cp_data[18] => m0_writedata[18].DATAIN
cp_data[19] => m0_writedata[19].DATAIN
cp_data[20] => m0_writedata[20].DATAIN
cp_data[21] => m0_writedata[21].DATAIN
cp_data[22] => m0_writedata[22].DATAIN
cp_data[23] => m0_writedata[23].DATAIN
cp_data[24] => m0_writedata[24].DATAIN
cp_data[25] => m0_writedata[25].DATAIN
cp_data[26] => m0_writedata[26].DATAIN
cp_data[27] => m0_writedata[27].DATAIN
cp_data[28] => m0_writedata[28].DATAIN
cp_data[29] => m0_writedata[29].DATAIN
cp_data[30] => m0_writedata[30].DATAIN
cp_data[31] => m0_writedata[31].DATAIN
cp_data[32] => rf_source_data[32].DATAIN
cp_data[32] => m0_byteenable[0].DATAIN
cp_data[33] => rf_source_data[33].DATAIN
cp_data[33] => m0_byteenable[1].DATAIN
cp_data[34] => rf_source_data[34].DATAIN
cp_data[34] => m0_byteenable[2].DATAIN
cp_data[35] => rf_source_data[35].DATAIN
cp_data[35] => m0_byteenable[3].DATAIN
cp_data[36] => rf_source_data[36].DATAIN
cp_data[36] => m0_address[0].DATAIN
cp_data[37] => rf_source_data[37].DATAIN
cp_data[37] => m0_address[1].DATAIN
cp_data[38] => rf_source_data[38].DATAIN
cp_data[38] => m0_address[2].DATAIN
cp_data[39] => rf_source_data[39].DATAIN
cp_data[39] => m0_address[3].DATAIN
cp_data[40] => rf_source_data[40].DATAIN
cp_data[40] => m0_address[4].DATAIN
cp_data[41] => rf_source_data[41].DATAIN
cp_data[41] => m0_address[5].DATAIN
cp_data[42] => rf_source_data[42].DATAIN
cp_data[42] => m0_address[6].DATAIN
cp_data[43] => rf_source_data[43].DATAIN
cp_data[43] => m0_address[7].DATAIN
cp_data[44] => rf_source_data[44].DATAIN
cp_data[44] => m0_address[8].DATAIN
cp_data[45] => rf_source_data[45].DATAIN
cp_data[45] => m0_address[9].DATAIN
cp_data[46] => rf_source_data[46].DATAIN
cp_data[46] => m0_address[10].DATAIN
cp_data[47] => rf_source_data[47].DATAIN
cp_data[47] => m0_address[11].DATAIN
cp_data[48] => rf_source_data[48].DATAIN
cp_data[48] => m0_address[12].DATAIN
cp_data[49] => rf_source_data[49].DATAIN
cp_data[49] => m0_address[13].DATAIN
cp_data[50] => rf_source_data[50].DATAIN
cp_data[50] => m0_address[14].DATAIN
cp_data[51] => rf_source_data[51].DATAIN
cp_data[51] => m0_address[15].DATAIN
cp_data[52] => rf_source_data[52].DATAIN
cp_data[52] => m0_address[16].DATAIN
cp_data[53] => rf_source_data[53].DATAIN
cp_data[53] => m0_address[17].DATAIN
cp_data[54] => rf_source_data[54].DATAIN
cp_data[54] => m0_address[18].DATAIN
cp_data[55] => rf_source_data[55].DATAIN
cp_data[55] => m0_address[19].DATAIN
cp_data[56] => rf_source_data[56].DATAIN
cp_data[56] => m0_address[20].DATAIN
cp_data[57] => rf_source_data[57].DATAIN
cp_data[57] => m0_address[21].DATAIN
cp_data[58] => rf_source_data[58].DATAIN
cp_data[58] => m0_address[22].DATAIN
cp_data[59] => rf_source_data[59].DATAIN
cp_data[59] => m0_address[23].DATAIN
cp_data[60] => rf_source_data[60].DATAIN
cp_data[60] => m0_address[24].DATAIN
cp_data[61] => rf_source_data[61].DATAIN
cp_data[61] => m0_address[25].DATAIN
cp_data[62] => rf_source_data[62].DATAIN
cp_data[62] => m0_address[26].DATAIN
cp_data[63] => rf_source_data[63].DATAIN
cp_data[63] => m0_address[27].DATAIN
cp_data[64] => rf_source_data[64].DATAIN
cp_data[64] => m0_address[28].DATAIN
cp_data[65] => rf_source_data[65].DATAIN
cp_data[65] => m0_address[29].DATAIN
cp_data[66] => rf_source_data[66].DATAIN
cp_data[66] => m0_address[30].DATAIN
cp_data[67] => rf_source_data[67].DATAIN
cp_data[67] => m0_address[31].DATAIN
cp_data[68] => local_compressed_read.IN1
cp_data[68] => rf_source_data[68].DATAIN
cp_data[69] => rf_source_data[69].DATAIN
cp_data[69] => nonposted_write_endofpacket.IN1
cp_data[70] => local_write.IN1
cp_data[70] => rf_source_data[70].DATAIN
cp_data[71] => local_read.IN1
cp_data[71] => rf_source_data[71].DATAIN
cp_data[72] => local_lock.IN1
cp_data[72] => rf_source_data[72].DATAIN
cp_data[73] => m0_burstcount.DATAA
cp_data[73] => rf_source_data[73].DATAIN
cp_data[74] => m0_burstcount.DATAA
cp_data[74] => rf_source_data[74].DATAIN
cp_data[75] => m0_burstcount.DATAA
cp_data[75] => rf_source_data[75].DATAIN
cp_data[76] => rf_source_data[76].DATAIN
cp_data[77] => rf_source_data[77].DATAIN
cp_data[78] => rf_source_data[78].DATAIN
cp_data[79] => rf_source_data[79].DATAIN
cp_data[80] => rf_source_data[80].DATAIN
cp_data[81] => rf_source_data[81].DATAIN
cp_data[82] => rf_source_data[82].DATAIN
cp_data[83] => rf_source_data[83].DATAIN
cp_data[84] => rf_source_data[84].DATAIN
cp_data[85] => rf_source_data[85].DATAIN
cp_data[86] => rf_source_data[86].DATAIN
cp_data[87] => rf_source_data[87].DATAIN
cp_data[88] => rf_source_data[88].DATAIN
cp_data[88] => m0_debugaccess.DATAIN
cp_channel[0] => ~NO_FANOUT~
cp_channel[1] => ~NO_FANOUT~
cp_channel[2] => ~NO_FANOUT~
cp_channel[3] => ~NO_FANOUT~
cp_channel[4] => ~NO_FANOUT~
cp_channel[5] => ~NO_FANOUT~
cp_channel[6] => ~NO_FANOUT~
cp_channel[7] => ~NO_FANOUT~
cp_channel[8] => ~NO_FANOUT~
cp_channel[9] => ~NO_FANOUT~
cp_channel[10] => ~NO_FANOUT~
cp_channel[11] => ~NO_FANOUT~
cp_channel[12] => ~NO_FANOUT~
cp_startofpacket => rf_source_startofpacket.DATAIN
cp_endofpacket => nonposted_write_endofpacket.IN1
cp_endofpacket => rf_source_endofpacket.DATAIN
rp_ready => rp_ready.IN1


|main|Proyecto:u1|altera_merlin_slave_agent:lcd_0_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
clk => burst_uncompress_address_offset[0].CLK
clk => burst_uncompress_address_offset[1].CLK
clk => burst_uncompress_address_offset[2].CLK
clk => burst_uncompress_address_offset[3].CLK
clk => burst_uncompress_address_offset[4].CLK
clk => burst_uncompress_address_offset[5].CLK
clk => burst_uncompress_address_offset[6].CLK
clk => burst_uncompress_address_offset[7].CLK
clk => burst_uncompress_address_offset[8].CLK
clk => burst_uncompress_address_offset[9].CLK
clk => burst_uncompress_address_offset[10].CLK
clk => burst_uncompress_address_offset[11].CLK
clk => burst_uncompress_address_offset[12].CLK
clk => burst_uncompress_address_offset[13].CLK
clk => burst_uncompress_address_offset[14].CLK
clk => burst_uncompress_address_offset[15].CLK
clk => burst_uncompress_address_offset[16].CLK
clk => burst_uncompress_address_offset[17].CLK
clk => burst_uncompress_address_offset[18].CLK
clk => burst_uncompress_address_offset[19].CLK
clk => burst_uncompress_address_offset[20].CLK
clk => burst_uncompress_address_offset[21].CLK
clk => burst_uncompress_address_offset[22].CLK
clk => burst_uncompress_address_offset[23].CLK
clk => burst_uncompress_address_offset[24].CLK
clk => burst_uncompress_address_offset[25].CLK
clk => burst_uncompress_address_offset[26].CLK
clk => burst_uncompress_address_offset[27].CLK
clk => burst_uncompress_address_offset[28].CLK
clk => burst_uncompress_address_offset[29].CLK
clk => burst_uncompress_address_offset[30].CLK
clk => burst_uncompress_address_offset[31].CLK
clk => burst_uncompress_address_base[0].CLK
clk => burst_uncompress_address_base[1].CLK
clk => burst_uncompress_address_base[2].CLK
clk => burst_uncompress_address_base[3].CLK
clk => burst_uncompress_address_base[4].CLK
clk => burst_uncompress_address_base[5].CLK
clk => burst_uncompress_address_base[6].CLK
clk => burst_uncompress_address_base[7].CLK
clk => burst_uncompress_address_base[8].CLK
clk => burst_uncompress_address_base[9].CLK
clk => burst_uncompress_address_base[10].CLK
clk => burst_uncompress_address_base[11].CLK
clk => burst_uncompress_address_base[12].CLK
clk => burst_uncompress_address_base[13].CLK
clk => burst_uncompress_address_base[14].CLK
clk => burst_uncompress_address_base[15].CLK
clk => burst_uncompress_address_base[16].CLK
clk => burst_uncompress_address_base[17].CLK
clk => burst_uncompress_address_base[18].CLK
clk => burst_uncompress_address_base[19].CLK
clk => burst_uncompress_address_base[20].CLK
clk => burst_uncompress_address_base[21].CLK
clk => burst_uncompress_address_base[22].CLK
clk => burst_uncompress_address_base[23].CLK
clk => burst_uncompress_address_base[24].CLK
clk => burst_uncompress_address_base[25].CLK
clk => burst_uncompress_address_base[26].CLK
clk => burst_uncompress_address_base[27].CLK
clk => burst_uncompress_address_base[28].CLK
clk => burst_uncompress_address_base[29].CLK
clk => burst_uncompress_address_base[30].CLK
clk => burst_uncompress_address_base[31].CLK
clk => burst_uncompress_byte_counter[0].CLK
clk => burst_uncompress_byte_counter[1].CLK
clk => burst_uncompress_byte_counter[2].CLK
clk => burst_uncompress_busy.CLK
reset => burst_uncompress_address_offset[0].ACLR
reset => burst_uncompress_address_offset[1].ACLR
reset => burst_uncompress_address_offset[2].ACLR
reset => burst_uncompress_address_offset[3].ACLR
reset => burst_uncompress_address_offset[4].ACLR
reset => burst_uncompress_address_offset[5].ACLR
reset => burst_uncompress_address_offset[6].ACLR
reset => burst_uncompress_address_offset[7].ACLR
reset => burst_uncompress_address_offset[8].ACLR
reset => burst_uncompress_address_offset[9].ACLR
reset => burst_uncompress_address_offset[10].ACLR
reset => burst_uncompress_address_offset[11].ACLR
reset => burst_uncompress_address_offset[12].ACLR
reset => burst_uncompress_address_offset[13].ACLR
reset => burst_uncompress_address_offset[14].ACLR
reset => burst_uncompress_address_offset[15].ACLR
reset => burst_uncompress_address_offset[16].ACLR
reset => burst_uncompress_address_offset[17].ACLR
reset => burst_uncompress_address_offset[18].ACLR
reset => burst_uncompress_address_offset[19].ACLR
reset => burst_uncompress_address_offset[20].ACLR
reset => burst_uncompress_address_offset[21].ACLR
reset => burst_uncompress_address_offset[22].ACLR
reset => burst_uncompress_address_offset[23].ACLR
reset => burst_uncompress_address_offset[24].ACLR
reset => burst_uncompress_address_offset[25].ACLR
reset => burst_uncompress_address_offset[26].ACLR
reset => burst_uncompress_address_offset[27].ACLR
reset => burst_uncompress_address_offset[28].ACLR
reset => burst_uncompress_address_offset[29].ACLR
reset => burst_uncompress_address_offset[30].ACLR
reset => burst_uncompress_address_offset[31].ACLR
reset => burst_uncompress_address_base[0].ACLR
reset => burst_uncompress_address_base[1].ACLR
reset => burst_uncompress_address_base[2].ACLR
reset => burst_uncompress_address_base[3].ACLR
reset => burst_uncompress_address_base[4].ACLR
reset => burst_uncompress_address_base[5].ACLR
reset => burst_uncompress_address_base[6].ACLR
reset => burst_uncompress_address_base[7].ACLR
reset => burst_uncompress_address_base[8].ACLR
reset => burst_uncompress_address_base[9].ACLR
reset => burst_uncompress_address_base[10].ACLR
reset => burst_uncompress_address_base[11].ACLR
reset => burst_uncompress_address_base[12].ACLR
reset => burst_uncompress_address_base[13].ACLR
reset => burst_uncompress_address_base[14].ACLR
reset => burst_uncompress_address_base[15].ACLR
reset => burst_uncompress_address_base[16].ACLR
reset => burst_uncompress_address_base[17].ACLR
reset => burst_uncompress_address_base[18].ACLR
reset => burst_uncompress_address_base[19].ACLR
reset => burst_uncompress_address_base[20].ACLR
reset => burst_uncompress_address_base[21].ACLR
reset => burst_uncompress_address_base[22].ACLR
reset => burst_uncompress_address_base[23].ACLR
reset => burst_uncompress_address_base[24].ACLR
reset => burst_uncompress_address_base[25].ACLR
reset => burst_uncompress_address_base[26].ACLR
reset => burst_uncompress_address_base[27].ACLR
reset => burst_uncompress_address_base[28].ACLR
reset => burst_uncompress_address_base[29].ACLR
reset => burst_uncompress_address_base[30].ACLR
reset => burst_uncompress_address_base[31].ACLR
reset => burst_uncompress_byte_counter[0].ACLR
reset => burst_uncompress_byte_counter[1].ACLR
reset => burst_uncompress_byte_counter[2].ACLR
reset => burst_uncompress_busy.ACLR
sink_startofpacket => source_startofpacket.IN1
sink_endofpacket => source_endofpacket.IN1
sink_valid => first_packet_beat.IN1
sink_valid => last_packet_beat.IN1
sink_valid => last_packet_beat.IN1
sink_valid => always0.IN1
sink_valid => sink_ready.IN0
sink_valid => source_valid.DATAIN
sink_addr[0] => burst_uncompress_address_base.IN0
sink_addr[0] => comb.DATAB
sink_addr[0] => source_addr.DATAB
sink_addr[1] => burst_uncompress_address_base.IN0
sink_addr[1] => comb.DATAB
sink_addr[1] => source_addr.DATAB
sink_addr[2] => burst_uncompress_address_base.IN0
sink_addr[2] => comb.DATAB
sink_addr[2] => source_addr.DATAB
sink_addr[3] => burst_uncompress_address_base.IN0
sink_addr[3] => comb.DATAB
sink_addr[3] => source_addr.DATAB
sink_addr[4] => burst_uncompress_address_base.IN0
sink_addr[4] => comb.DATAB
sink_addr[4] => source_addr.DATAB
sink_addr[5] => burst_uncompress_address_base.IN0
sink_addr[5] => comb.DATAB
sink_addr[5] => source_addr.DATAB
sink_addr[6] => burst_uncompress_address_base.IN0
sink_addr[6] => comb.DATAB
sink_addr[6] => source_addr.DATAB
sink_addr[7] => burst_uncompress_address_base.IN0
sink_addr[7] => comb.DATAB
sink_addr[7] => source_addr.DATAB
sink_addr[8] => burst_uncompress_address_base.IN0
sink_addr[8] => comb.DATAB
sink_addr[8] => source_addr.DATAB
sink_addr[9] => burst_uncompress_address_base.IN0
sink_addr[9] => comb.DATAB
sink_addr[9] => source_addr.DATAB
sink_addr[10] => burst_uncompress_address_base.IN0
sink_addr[10] => comb.DATAB
sink_addr[10] => source_addr.DATAB
sink_addr[11] => burst_uncompress_address_base.IN0
sink_addr[11] => comb.DATAB
sink_addr[11] => source_addr.DATAB
sink_addr[12] => burst_uncompress_address_base.IN0
sink_addr[12] => comb.DATAB
sink_addr[12] => source_addr.DATAB
sink_addr[13] => burst_uncompress_address_base.IN0
sink_addr[13] => comb.DATAB
sink_addr[13] => source_addr.DATAB
sink_addr[14] => burst_uncompress_address_base.IN0
sink_addr[14] => comb.DATAB
sink_addr[14] => source_addr.DATAB
sink_addr[15] => burst_uncompress_address_base.IN0
sink_addr[15] => comb.DATAB
sink_addr[15] => source_addr.DATAB
sink_addr[16] => burst_uncompress_address_base.IN0
sink_addr[16] => comb.DATAB
sink_addr[16] => source_addr.DATAB
sink_addr[17] => burst_uncompress_address_base.IN0
sink_addr[17] => comb.DATAB
sink_addr[17] => source_addr.DATAB
sink_addr[18] => burst_uncompress_address_base.IN0
sink_addr[18] => comb.DATAB
sink_addr[18] => source_addr.DATAB
sink_addr[19] => burst_uncompress_address_base.IN0
sink_addr[19] => comb.DATAB
sink_addr[19] => source_addr.DATAB
sink_addr[20] => burst_uncompress_address_base.IN0
sink_addr[20] => comb.DATAB
sink_addr[20] => source_addr.DATAB
sink_addr[21] => burst_uncompress_address_base.IN0
sink_addr[21] => comb.DATAB
sink_addr[21] => source_addr.DATAB
sink_addr[22] => burst_uncompress_address_base.IN0
sink_addr[22] => comb.DATAB
sink_addr[22] => source_addr.DATAB
sink_addr[23] => burst_uncompress_address_base.IN0
sink_addr[23] => comb.DATAB
sink_addr[23] => source_addr.DATAB
sink_addr[24] => burst_uncompress_address_base.IN0
sink_addr[24] => comb.DATAB
sink_addr[24] => source_addr.DATAB
sink_addr[25] => burst_uncompress_address_base.IN0
sink_addr[25] => comb.DATAB
sink_addr[25] => source_addr.DATAB
sink_addr[26] => burst_uncompress_address_base.IN0
sink_addr[26] => comb.DATAB
sink_addr[26] => source_addr.DATAB
sink_addr[27] => burst_uncompress_address_base.IN0
sink_addr[27] => comb.DATAB
sink_addr[27] => source_addr.DATAB
sink_addr[28] => burst_uncompress_address_base.IN0
sink_addr[28] => comb.DATAB
sink_addr[28] => source_addr.DATAB
sink_addr[29] => burst_uncompress_address_base.IN0
sink_addr[29] => comb.DATAB
sink_addr[29] => source_addr.DATAB
sink_addr[30] => burst_uncompress_address_base.IN0
sink_addr[30] => comb.DATAB
sink_addr[30] => source_addr.DATAB
sink_addr[31] => burst_uncompress_address_base.IN0
sink_addr[31] => comb.DATAB
sink_addr[31] => source_addr.DATAB
sink_burstwrap[0] => p1_burst_uncompress_address_offset[0].IN1
sink_burstwrap[0] => source_burstwrap[0].DATAIN
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[1] => p1_burst_uncompress_address_offset[1].IN1
sink_burstwrap[1] => source_burstwrap[1].DATAIN
sink_burstwrap[1] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[2].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[31].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[30].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[29].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[28].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[27].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[26].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[25].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[24].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[23].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[22].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[21].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[20].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[19].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[18].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[17].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[16].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[15].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[14].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[13].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[12].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[11].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[10].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[9].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[8].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[7].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[6].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[5].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[4].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[3].IN1
sink_burstwrap[2] => source_burstwrap[2].DATAIN
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_byte_cnt[0] => source_byte_cnt.DATAB
sink_byte_cnt[0] => Add1.IN6
sink_byte_cnt[0] => Equal1.IN1
sink_byte_cnt[1] => source_byte_cnt.DATAB
sink_byte_cnt[1] => Add1.IN5
sink_byte_cnt[1] => Equal1.IN0
sink_byte_cnt[2] => source_byte_cnt.DATAB
sink_byte_cnt[2] => Add1.IN4
sink_byte_cnt[2] => Equal1.IN2
sink_is_compressed => last_packet_beat.IN1
source_ready => always1.IN1
source_ready => sink_ready.IN1


|main|Proyecto:u1|altera_avalon_sc_fifo:lcd_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo
clk => csr_readdata[0]~reg0.CLK
clk => csr_readdata[1]~reg0.CLK
clk => csr_readdata[2]~reg0.CLK
clk => csr_readdata[3]~reg0.CLK
clk => csr_readdata[4]~reg0.CLK
clk => csr_readdata[5]~reg0.CLK
clk => csr_readdata[6]~reg0.CLK
clk => csr_readdata[7]~reg0.CLK
clk => csr_readdata[8]~reg0.CLK
clk => csr_readdata[9]~reg0.CLK
clk => csr_readdata[10]~reg0.CLK
clk => csr_readdata[11]~reg0.CLK
clk => csr_readdata[12]~reg0.CLK
clk => csr_readdata[13]~reg0.CLK
clk => csr_readdata[14]~reg0.CLK
clk => csr_readdata[15]~reg0.CLK
clk => csr_readdata[16]~reg0.CLK
clk => csr_readdata[17]~reg0.CLK
clk => csr_readdata[18]~reg0.CLK
clk => csr_readdata[19]~reg0.CLK
clk => csr_readdata[20]~reg0.CLK
clk => csr_readdata[21]~reg0.CLK
clk => csr_readdata[22]~reg0.CLK
clk => csr_readdata[23]~reg0.CLK
clk => csr_readdata[24]~reg0.CLK
clk => csr_readdata[25]~reg0.CLK
clk => csr_readdata[26]~reg0.CLK
clk => csr_readdata[27]~reg0.CLK
clk => csr_readdata[28]~reg0.CLK
clk => csr_readdata[29]~reg0.CLK
clk => csr_readdata[30]~reg0.CLK
clk => csr_readdata[31]~reg0.CLK
clk => mem_used[1].CLK
clk => mem_used[0].CLK
clk => mem[1][0].CLK
clk => mem[1][1].CLK
clk => mem[1][2].CLK
clk => mem[1][3].CLK
clk => mem[1][4].CLK
clk => mem[1][5].CLK
clk => mem[1][6].CLK
clk => mem[1][7].CLK
clk => mem[1][8].CLK
clk => mem[1][9].CLK
clk => mem[1][10].CLK
clk => mem[1][11].CLK
clk => mem[1][12].CLK
clk => mem[1][13].CLK
clk => mem[1][14].CLK
clk => mem[1][15].CLK
clk => mem[1][16].CLK
clk => mem[1][17].CLK
clk => mem[1][18].CLK
clk => mem[1][19].CLK
clk => mem[1][20].CLK
clk => mem[1][21].CLK
clk => mem[1][22].CLK
clk => mem[1][23].CLK
clk => mem[1][24].CLK
clk => mem[1][25].CLK
clk => mem[1][26].CLK
clk => mem[1][27].CLK
clk => mem[1][28].CLK
clk => mem[1][29].CLK
clk => mem[1][30].CLK
clk => mem[1][31].CLK
clk => mem[1][32].CLK
clk => mem[1][33].CLK
clk => mem[1][34].CLK
clk => mem[1][35].CLK
clk => mem[1][36].CLK
clk => mem[1][37].CLK
clk => mem[1][38].CLK
clk => mem[1][39].CLK
clk => mem[1][40].CLK
clk => mem[1][41].CLK
clk => mem[1][42].CLK
clk => mem[1][43].CLK
clk => mem[1][44].CLK
clk => mem[1][45].CLK
clk => mem[1][46].CLK
clk => mem[1][47].CLK
clk => mem[1][48].CLK
clk => mem[1][49].CLK
clk => mem[1][50].CLK
clk => mem[1][51].CLK
clk => mem[1][52].CLK
clk => mem[1][53].CLK
clk => mem[1][54].CLK
clk => mem[1][55].CLK
clk => mem[1][56].CLK
clk => mem[1][57].CLK
clk => mem[1][58].CLK
clk => mem[1][59].CLK
clk => mem[1][60].CLK
clk => mem[1][61].CLK
clk => mem[1][62].CLK
clk => mem[1][63].CLK
clk => mem[1][64].CLK
clk => mem[1][65].CLK
clk => mem[1][66].CLK
clk => mem[1][67].CLK
clk => mem[1][68].CLK
clk => mem[1][69].CLK
clk => mem[1][70].CLK
clk => mem[1][71].CLK
clk => mem[1][72].CLK
clk => mem[1][73].CLK
clk => mem[1][74].CLK
clk => mem[1][75].CLK
clk => mem[1][76].CLK
clk => mem[1][77].CLK
clk => mem[1][78].CLK
clk => mem[1][79].CLK
clk => mem[1][80].CLK
clk => mem[1][81].CLK
clk => mem[1][82].CLK
clk => mem[1][83].CLK
clk => mem[1][84].CLK
clk => mem[1][85].CLK
clk => mem[1][86].CLK
clk => mem[1][87].CLK
clk => mem[1][88].CLK
clk => mem[1][89].CLK
clk => mem[1][90].CLK
clk => mem[1][91].CLK
clk => mem[0][0].CLK
clk => mem[0][1].CLK
clk => mem[0][2].CLK
clk => mem[0][3].CLK
clk => mem[0][4].CLK
clk => mem[0][5].CLK
clk => mem[0][6].CLK
clk => mem[0][7].CLK
clk => mem[0][8].CLK
clk => mem[0][9].CLK
clk => mem[0][10].CLK
clk => mem[0][11].CLK
clk => mem[0][12].CLK
clk => mem[0][13].CLK
clk => mem[0][14].CLK
clk => mem[0][15].CLK
clk => mem[0][16].CLK
clk => mem[0][17].CLK
clk => mem[0][18].CLK
clk => mem[0][19].CLK
clk => mem[0][20].CLK
clk => mem[0][21].CLK
clk => mem[0][22].CLK
clk => mem[0][23].CLK
clk => mem[0][24].CLK
clk => mem[0][25].CLK
clk => mem[0][26].CLK
clk => mem[0][27].CLK
clk => mem[0][28].CLK
clk => mem[0][29].CLK
clk => mem[0][30].CLK
clk => mem[0][31].CLK
clk => mem[0][32].CLK
clk => mem[0][33].CLK
clk => mem[0][34].CLK
clk => mem[0][35].CLK
clk => mem[0][36].CLK
clk => mem[0][37].CLK
clk => mem[0][38].CLK
clk => mem[0][39].CLK
clk => mem[0][40].CLK
clk => mem[0][41].CLK
clk => mem[0][42].CLK
clk => mem[0][43].CLK
clk => mem[0][44].CLK
clk => mem[0][45].CLK
clk => mem[0][46].CLK
clk => mem[0][47].CLK
clk => mem[0][48].CLK
clk => mem[0][49].CLK
clk => mem[0][50].CLK
clk => mem[0][51].CLK
clk => mem[0][52].CLK
clk => mem[0][53].CLK
clk => mem[0][54].CLK
clk => mem[0][55].CLK
clk => mem[0][56].CLK
clk => mem[0][57].CLK
clk => mem[0][58].CLK
clk => mem[0][59].CLK
clk => mem[0][60].CLK
clk => mem[0][61].CLK
clk => mem[0][62].CLK
clk => mem[0][63].CLK
clk => mem[0][64].CLK
clk => mem[0][65].CLK
clk => mem[0][66].CLK
clk => mem[0][67].CLK
clk => mem[0][68].CLK
clk => mem[0][69].CLK
clk => mem[0][70].CLK
clk => mem[0][71].CLK
clk => mem[0][72].CLK
clk => mem[0][73].CLK
clk => mem[0][74].CLK
clk => mem[0][75].CLK
clk => mem[0][76].CLK
clk => mem[0][77].CLK
clk => mem[0][78].CLK
clk => mem[0][79].CLK
clk => mem[0][80].CLK
clk => mem[0][81].CLK
clk => mem[0][82].CLK
clk => mem[0][83].CLK
clk => mem[0][84].CLK
clk => mem[0][85].CLK
clk => mem[0][86].CLK
clk => mem[0][87].CLK
clk => mem[0][88].CLK
clk => mem[0][89].CLK
clk => mem[0][90].CLK
clk => mem[0][91].CLK
reset => csr_readdata[0]~reg0.ACLR
reset => csr_readdata[1]~reg0.ACLR
reset => csr_readdata[2]~reg0.ACLR
reset => csr_readdata[3]~reg0.ACLR
reset => csr_readdata[4]~reg0.ACLR
reset => csr_readdata[5]~reg0.ACLR
reset => csr_readdata[6]~reg0.ACLR
reset => csr_readdata[7]~reg0.ACLR
reset => csr_readdata[8]~reg0.ACLR
reset => csr_readdata[9]~reg0.ACLR
reset => csr_readdata[10]~reg0.ACLR
reset => csr_readdata[11]~reg0.ACLR
reset => csr_readdata[12]~reg0.ACLR
reset => csr_readdata[13]~reg0.ACLR
reset => csr_readdata[14]~reg0.ACLR
reset => csr_readdata[15]~reg0.ACLR
reset => csr_readdata[16]~reg0.ACLR
reset => csr_readdata[17]~reg0.ACLR
reset => csr_readdata[18]~reg0.ACLR
reset => csr_readdata[19]~reg0.ACLR
reset => csr_readdata[20]~reg0.ACLR
reset => csr_readdata[21]~reg0.ACLR
reset => csr_readdata[22]~reg0.ACLR
reset => csr_readdata[23]~reg0.ACLR
reset => csr_readdata[24]~reg0.ACLR
reset => csr_readdata[25]~reg0.ACLR
reset => csr_readdata[26]~reg0.ACLR
reset => csr_readdata[27]~reg0.ACLR
reset => csr_readdata[28]~reg0.ACLR
reset => csr_readdata[29]~reg0.ACLR
reset => csr_readdata[30]~reg0.ACLR
reset => csr_readdata[31]~reg0.ACLR
reset => mem_used[1].ACLR
reset => mem_used[0].ACLR
reset => mem[1][0].ACLR
reset => mem[1][1].ACLR
reset => mem[1][2].ACLR
reset => mem[1][3].ACLR
reset => mem[1][4].ACLR
reset => mem[1][5].ACLR
reset => mem[1][6].ACLR
reset => mem[1][7].ACLR
reset => mem[1][8].ACLR
reset => mem[1][9].ACLR
reset => mem[1][10].ACLR
reset => mem[1][11].ACLR
reset => mem[1][12].ACLR
reset => mem[1][13].ACLR
reset => mem[1][14].ACLR
reset => mem[1][15].ACLR
reset => mem[1][16].ACLR
reset => mem[1][17].ACLR
reset => mem[1][18].ACLR
reset => mem[1][19].ACLR
reset => mem[1][20].ACLR
reset => mem[1][21].ACLR
reset => mem[1][22].ACLR
reset => mem[1][23].ACLR
reset => mem[1][24].ACLR
reset => mem[1][25].ACLR
reset => mem[1][26].ACLR
reset => mem[1][27].ACLR
reset => mem[1][28].ACLR
reset => mem[1][29].ACLR
reset => mem[1][30].ACLR
reset => mem[1][31].ACLR
reset => mem[1][32].ACLR
reset => mem[1][33].ACLR
reset => mem[1][34].ACLR
reset => mem[1][35].ACLR
reset => mem[1][36].ACLR
reset => mem[1][37].ACLR
reset => mem[1][38].ACLR
reset => mem[1][39].ACLR
reset => mem[1][40].ACLR
reset => mem[1][41].ACLR
reset => mem[1][42].ACLR
reset => mem[1][43].ACLR
reset => mem[1][44].ACLR
reset => mem[1][45].ACLR
reset => mem[1][46].ACLR
reset => mem[1][47].ACLR
reset => mem[1][48].ACLR
reset => mem[1][49].ACLR
reset => mem[1][50].ACLR
reset => mem[1][51].ACLR
reset => mem[1][52].ACLR
reset => mem[1][53].ACLR
reset => mem[1][54].ACLR
reset => mem[1][55].ACLR
reset => mem[1][56].ACLR
reset => mem[1][57].ACLR
reset => mem[1][58].ACLR
reset => mem[1][59].ACLR
reset => mem[1][60].ACLR
reset => mem[1][61].ACLR
reset => mem[1][62].ACLR
reset => mem[1][63].ACLR
reset => mem[1][64].ACLR
reset => mem[1][65].ACLR
reset => mem[1][66].ACLR
reset => mem[1][67].ACLR
reset => mem[1][68].ACLR
reset => mem[1][69].ACLR
reset => mem[1][70].ACLR
reset => mem[1][71].ACLR
reset => mem[1][72].ACLR
reset => mem[1][73].ACLR
reset => mem[1][74].ACLR
reset => mem[1][75].ACLR
reset => mem[1][76].ACLR
reset => mem[1][77].ACLR
reset => mem[1][78].ACLR
reset => mem[1][79].ACLR
reset => mem[1][80].ACLR
reset => mem[1][81].ACLR
reset => mem[1][82].ACLR
reset => mem[1][83].ACLR
reset => mem[1][84].ACLR
reset => mem[1][85].ACLR
reset => mem[1][86].ACLR
reset => mem[1][87].ACLR
reset => mem[1][88].ACLR
reset => mem[1][89].ACLR
reset => mem[1][90].ACLR
reset => mem[1][91].ACLR
reset => mem[0][0].ACLR
reset => mem[0][1].ACLR
reset => mem[0][2].ACLR
reset => mem[0][3].ACLR
reset => mem[0][4].ACLR
reset => mem[0][5].ACLR
reset => mem[0][6].ACLR
reset => mem[0][7].ACLR
reset => mem[0][8].ACLR
reset => mem[0][9].ACLR
reset => mem[0][10].ACLR
reset => mem[0][11].ACLR
reset => mem[0][12].ACLR
reset => mem[0][13].ACLR
reset => mem[0][14].ACLR
reset => mem[0][15].ACLR
reset => mem[0][16].ACLR
reset => mem[0][17].ACLR
reset => mem[0][18].ACLR
reset => mem[0][19].ACLR
reset => mem[0][20].ACLR
reset => mem[0][21].ACLR
reset => mem[0][22].ACLR
reset => mem[0][23].ACLR
reset => mem[0][24].ACLR
reset => mem[0][25].ACLR
reset => mem[0][26].ACLR
reset => mem[0][27].ACLR
reset => mem[0][28].ACLR
reset => mem[0][29].ACLR
reset => mem[0][30].ACLR
reset => mem[0][31].ACLR
reset => mem[0][32].ACLR
reset => mem[0][33].ACLR
reset => mem[0][34].ACLR
reset => mem[0][35].ACLR
reset => mem[0][36].ACLR
reset => mem[0][37].ACLR
reset => mem[0][38].ACLR
reset => mem[0][39].ACLR
reset => mem[0][40].ACLR
reset => mem[0][41].ACLR
reset => mem[0][42].ACLR
reset => mem[0][43].ACLR
reset => mem[0][44].ACLR
reset => mem[0][45].ACLR
reset => mem[0][46].ACLR
reset => mem[0][47].ACLR
reset => mem[0][48].ACLR
reset => mem[0][49].ACLR
reset => mem[0][50].ACLR
reset => mem[0][51].ACLR
reset => mem[0][52].ACLR
reset => mem[0][53].ACLR
reset => mem[0][54].ACLR
reset => mem[0][55].ACLR
reset => mem[0][56].ACLR
reset => mem[0][57].ACLR
reset => mem[0][58].ACLR
reset => mem[0][59].ACLR
reset => mem[0][60].ACLR
reset => mem[0][61].ACLR
reset => mem[0][62].ACLR
reset => mem[0][63].ACLR
reset => mem[0][64].ACLR
reset => mem[0][65].ACLR
reset => mem[0][66].ACLR
reset => mem[0][67].ACLR
reset => mem[0][68].ACLR
reset => mem[0][69].ACLR
reset => mem[0][70].ACLR
reset => mem[0][71].ACLR
reset => mem[0][72].ACLR
reset => mem[0][73].ACLR
reset => mem[0][74].ACLR
reset => mem[0][75].ACLR
reset => mem[0][76].ACLR
reset => mem[0][77].ACLR
reset => mem[0][78].ACLR
reset => mem[0][79].ACLR
reset => mem[0][80].ACLR
reset => mem[0][81].ACLR
reset => mem[0][82].ACLR
reset => mem[0][83].ACLR
reset => mem[0][84].ACLR
reset => mem[0][85].ACLR
reset => mem[0][86].ACLR
reset => mem[0][87].ACLR
reset => mem[0][88].ACLR
reset => mem[0][89].ACLR
reset => mem[0][90].ACLR
reset => mem[0][91].ACLR
in_data[0] => mem.DATAB
in_data[1] => mem.DATAB
in_data[2] => mem.DATAB
in_data[3] => mem.DATAB
in_data[4] => mem.DATAB
in_data[5] => mem.DATAB
in_data[6] => mem.DATAB
in_data[7] => mem.DATAB
in_data[8] => mem.DATAB
in_data[9] => mem.DATAB
in_data[10] => mem.DATAB
in_data[11] => mem.DATAB
in_data[12] => mem.DATAB
in_data[13] => mem.DATAB
in_data[14] => mem.DATAB
in_data[15] => mem.DATAB
in_data[16] => mem.DATAB
in_data[17] => mem.DATAB
in_data[18] => mem.DATAB
in_data[19] => mem.DATAB
in_data[20] => mem.DATAB
in_data[21] => mem.DATAB
in_data[22] => mem.DATAB
in_data[23] => mem.DATAB
in_data[24] => mem.DATAB
in_data[25] => mem.DATAB
in_data[26] => mem.DATAB
in_data[27] => mem.DATAB
in_data[28] => mem.DATAB
in_data[29] => mem.DATAB
in_data[30] => mem.DATAB
in_data[31] => mem.DATAB
in_data[32] => mem.DATAB
in_data[33] => mem.DATAB
in_data[34] => mem.DATAB
in_data[35] => mem.DATAB
in_data[36] => mem.DATAB
in_data[37] => mem.DATAB
in_data[38] => mem.DATAB
in_data[39] => mem.DATAB
in_data[40] => mem.DATAB
in_data[41] => mem.DATAB
in_data[42] => mem.DATAB
in_data[43] => mem.DATAB
in_data[44] => mem.DATAB
in_data[45] => mem.DATAB
in_data[46] => mem.DATAB
in_data[47] => mem.DATAB
in_data[48] => mem.DATAB
in_data[49] => mem.DATAB
in_data[50] => mem.DATAB
in_data[51] => mem.DATAB
in_data[52] => mem.DATAB
in_data[53] => mem.DATAB
in_data[54] => mem.DATAB
in_data[55] => mem.DATAB
in_data[56] => mem.DATAB
in_data[57] => mem.DATAB
in_data[58] => mem.DATAB
in_data[59] => mem.DATAB
in_data[60] => mem.DATAB
in_data[61] => mem.DATAB
in_data[62] => mem.DATAB
in_data[63] => mem.DATAB
in_data[64] => mem.DATAB
in_data[65] => mem.DATAB
in_data[66] => mem.DATAB
in_data[67] => mem.DATAB
in_data[68] => mem.DATAB
in_data[69] => mem.DATAB
in_data[70] => mem.DATAB
in_data[71] => mem.DATAB
in_data[72] => mem.DATAB
in_data[73] => mem.DATAB
in_data[74] => mem.DATAB
in_data[75] => mem.DATAB
in_data[76] => mem.DATAB
in_data[77] => mem.DATAB
in_data[78] => mem.DATAB
in_data[79] => mem.DATAB
in_data[80] => mem.DATAB
in_data[81] => mem.DATAB
in_data[82] => mem.DATAB
in_data[83] => mem.DATAB
in_data[84] => mem.DATAB
in_data[85] => mem.DATAB
in_data[86] => mem.DATAB
in_data[87] => mem.DATAB
in_data[88] => mem.DATAB
in_data[89] => mem.DATAB
in_valid => write.IN1
in_startofpacket => mem.DATAB
in_endofpacket => mem.DATAB
in_empty[0] => ~NO_FANOUT~
in_error[0] => out_error[0].DATAIN
in_error[0] => out_empty[0].DATAIN
in_channel[0] => out_channel[0].DATAIN
out_ready => internal_out_ready.IN1
csr_address[0] => ~NO_FANOUT~
csr_address[1] => ~NO_FANOUT~
csr_write => ~NO_FANOUT~
csr_read => csr_readdata[0]~reg0.ENA
csr_read => csr_readdata[31]~reg0.ENA
csr_read => csr_readdata[30]~reg0.ENA
csr_read => csr_readdata[29]~reg0.ENA
csr_read => csr_readdata[28]~reg0.ENA
csr_read => csr_readdata[27]~reg0.ENA
csr_read => csr_readdata[26]~reg0.ENA
csr_read => csr_readdata[25]~reg0.ENA
csr_read => csr_readdata[24]~reg0.ENA
csr_read => csr_readdata[23]~reg0.ENA
csr_read => csr_readdata[22]~reg0.ENA
csr_read => csr_readdata[21]~reg0.ENA
csr_read => csr_readdata[20]~reg0.ENA
csr_read => csr_readdata[19]~reg0.ENA
csr_read => csr_readdata[18]~reg0.ENA
csr_read => csr_readdata[17]~reg0.ENA
csr_read => csr_readdata[16]~reg0.ENA
csr_read => csr_readdata[15]~reg0.ENA
csr_read => csr_readdata[14]~reg0.ENA
csr_read => csr_readdata[13]~reg0.ENA
csr_read => csr_readdata[12]~reg0.ENA
csr_read => csr_readdata[11]~reg0.ENA
csr_read => csr_readdata[10]~reg0.ENA
csr_read => csr_readdata[9]~reg0.ENA
csr_read => csr_readdata[8]~reg0.ENA
csr_read => csr_readdata[7]~reg0.ENA
csr_read => csr_readdata[6]~reg0.ENA
csr_read => csr_readdata[5]~reg0.ENA
csr_read => csr_readdata[4]~reg0.ENA
csr_read => csr_readdata[3]~reg0.ENA
csr_read => csr_readdata[2]~reg0.ENA
csr_read => csr_readdata[1]~reg0.ENA
csr_writedata[0] => ~NO_FANOUT~
csr_writedata[1] => ~NO_FANOUT~
csr_writedata[2] => ~NO_FANOUT~
csr_writedata[3] => ~NO_FANOUT~
csr_writedata[4] => ~NO_FANOUT~
csr_writedata[5] => ~NO_FANOUT~
csr_writedata[6] => ~NO_FANOUT~
csr_writedata[7] => ~NO_FANOUT~
csr_writedata[8] => ~NO_FANOUT~
csr_writedata[9] => ~NO_FANOUT~
csr_writedata[10] => ~NO_FANOUT~
csr_writedata[11] => ~NO_FANOUT~
csr_writedata[12] => ~NO_FANOUT~
csr_writedata[13] => ~NO_FANOUT~
csr_writedata[14] => ~NO_FANOUT~
csr_writedata[15] => ~NO_FANOUT~
csr_writedata[16] => ~NO_FANOUT~
csr_writedata[17] => ~NO_FANOUT~
csr_writedata[18] => ~NO_FANOUT~
csr_writedata[19] => ~NO_FANOUT~
csr_writedata[20] => ~NO_FANOUT~
csr_writedata[21] => ~NO_FANOUT~
csr_writedata[22] => ~NO_FANOUT~
csr_writedata[23] => ~NO_FANOUT~
csr_writedata[24] => ~NO_FANOUT~
csr_writedata[25] => ~NO_FANOUT~
csr_writedata[26] => ~NO_FANOUT~
csr_writedata[27] => ~NO_FANOUT~
csr_writedata[28] => ~NO_FANOUT~
csr_writedata[29] => ~NO_FANOUT~
csr_writedata[30] => ~NO_FANOUT~
csr_writedata[31] => ~NO_FANOUT~


|main|Proyecto:u1|altera_avalon_sc_fifo:lcd_0_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo
clk => csr_readdata[0]~reg0.CLK
clk => csr_readdata[1]~reg0.CLK
clk => csr_readdata[2]~reg0.CLK
clk => csr_readdata[3]~reg0.CLK
clk => csr_readdata[4]~reg0.CLK
clk => csr_readdata[5]~reg0.CLK
clk => csr_readdata[6]~reg0.CLK
clk => csr_readdata[7]~reg0.CLK
clk => csr_readdata[8]~reg0.CLK
clk => csr_readdata[9]~reg0.CLK
clk => csr_readdata[10]~reg0.CLK
clk => csr_readdata[11]~reg0.CLK
clk => csr_readdata[12]~reg0.CLK
clk => csr_readdata[13]~reg0.CLK
clk => csr_readdata[14]~reg0.CLK
clk => csr_readdata[15]~reg0.CLK
clk => csr_readdata[16]~reg0.CLK
clk => csr_readdata[17]~reg0.CLK
clk => csr_readdata[18]~reg0.CLK
clk => csr_readdata[19]~reg0.CLK
clk => csr_readdata[20]~reg0.CLK
clk => csr_readdata[21]~reg0.CLK
clk => csr_readdata[22]~reg0.CLK
clk => csr_readdata[23]~reg0.CLK
clk => csr_readdata[24]~reg0.CLK
clk => csr_readdata[25]~reg0.CLK
clk => csr_readdata[26]~reg0.CLK
clk => csr_readdata[27]~reg0.CLK
clk => csr_readdata[28]~reg0.CLK
clk => csr_readdata[29]~reg0.CLK
clk => csr_readdata[30]~reg0.CLK
clk => csr_readdata[31]~reg0.CLK
clk => mem_used[1].CLK
clk => mem_used[0].CLK
clk => mem[1][0].CLK
clk => mem[1][1].CLK
clk => mem[1][2].CLK
clk => mem[1][3].CLK
clk => mem[1][4].CLK
clk => mem[1][5].CLK
clk => mem[1][6].CLK
clk => mem[1][7].CLK
clk => mem[1][8].CLK
clk => mem[1][9].CLK
clk => mem[1][10].CLK
clk => mem[1][11].CLK
clk => mem[1][12].CLK
clk => mem[1][13].CLK
clk => mem[1][14].CLK
clk => mem[1][15].CLK
clk => mem[1][16].CLK
clk => mem[1][17].CLK
clk => mem[1][18].CLK
clk => mem[1][19].CLK
clk => mem[1][20].CLK
clk => mem[1][21].CLK
clk => mem[1][22].CLK
clk => mem[1][23].CLK
clk => mem[1][24].CLK
clk => mem[1][25].CLK
clk => mem[1][26].CLK
clk => mem[1][27].CLK
clk => mem[1][28].CLK
clk => mem[1][29].CLK
clk => mem[1][30].CLK
clk => mem[1][31].CLK
clk => mem[0][0].CLK
clk => mem[0][1].CLK
clk => mem[0][2].CLK
clk => mem[0][3].CLK
clk => mem[0][4].CLK
clk => mem[0][5].CLK
clk => mem[0][6].CLK
clk => mem[0][7].CLK
clk => mem[0][8].CLK
clk => mem[0][9].CLK
clk => mem[0][10].CLK
clk => mem[0][11].CLK
clk => mem[0][12].CLK
clk => mem[0][13].CLK
clk => mem[0][14].CLK
clk => mem[0][15].CLK
clk => mem[0][16].CLK
clk => mem[0][17].CLK
clk => mem[0][18].CLK
clk => mem[0][19].CLK
clk => mem[0][20].CLK
clk => mem[0][21].CLK
clk => mem[0][22].CLK
clk => mem[0][23].CLK
clk => mem[0][24].CLK
clk => mem[0][25].CLK
clk => mem[0][26].CLK
clk => mem[0][27].CLK
clk => mem[0][28].CLK
clk => mem[0][29].CLK
clk => mem[0][30].CLK
clk => mem[0][31].CLK
reset => csr_readdata[0]~reg0.ACLR
reset => csr_readdata[1]~reg0.ACLR
reset => csr_readdata[2]~reg0.ACLR
reset => csr_readdata[3]~reg0.ACLR
reset => csr_readdata[4]~reg0.ACLR
reset => csr_readdata[5]~reg0.ACLR
reset => csr_readdata[6]~reg0.ACLR
reset => csr_readdata[7]~reg0.ACLR
reset => csr_readdata[8]~reg0.ACLR
reset => csr_readdata[9]~reg0.ACLR
reset => csr_readdata[10]~reg0.ACLR
reset => csr_readdata[11]~reg0.ACLR
reset => csr_readdata[12]~reg0.ACLR
reset => csr_readdata[13]~reg0.ACLR
reset => csr_readdata[14]~reg0.ACLR
reset => csr_readdata[15]~reg0.ACLR
reset => csr_readdata[16]~reg0.ACLR
reset => csr_readdata[17]~reg0.ACLR
reset => csr_readdata[18]~reg0.ACLR
reset => csr_readdata[19]~reg0.ACLR
reset => csr_readdata[20]~reg0.ACLR
reset => csr_readdata[21]~reg0.ACLR
reset => csr_readdata[22]~reg0.ACLR
reset => csr_readdata[23]~reg0.ACLR
reset => csr_readdata[24]~reg0.ACLR
reset => csr_readdata[25]~reg0.ACLR
reset => csr_readdata[26]~reg0.ACLR
reset => csr_readdata[27]~reg0.ACLR
reset => csr_readdata[28]~reg0.ACLR
reset => csr_readdata[29]~reg0.ACLR
reset => csr_readdata[30]~reg0.ACLR
reset => csr_readdata[31]~reg0.ACLR
reset => mem_used[1].ACLR
reset => mem_used[0].ACLR
reset => mem[1][0].ACLR
reset => mem[1][1].ACLR
reset => mem[1][2].ACLR
reset => mem[1][3].ACLR
reset => mem[1][4].ACLR
reset => mem[1][5].ACLR
reset => mem[1][6].ACLR
reset => mem[1][7].ACLR
reset => mem[1][8].ACLR
reset => mem[1][9].ACLR
reset => mem[1][10].ACLR
reset => mem[1][11].ACLR
reset => mem[1][12].ACLR
reset => mem[1][13].ACLR
reset => mem[1][14].ACLR
reset => mem[1][15].ACLR
reset => mem[1][16].ACLR
reset => mem[1][17].ACLR
reset => mem[1][18].ACLR
reset => mem[1][19].ACLR
reset => mem[1][20].ACLR
reset => mem[1][21].ACLR
reset => mem[1][22].ACLR
reset => mem[1][23].ACLR
reset => mem[1][24].ACLR
reset => mem[1][25].ACLR
reset => mem[1][26].ACLR
reset => mem[1][27].ACLR
reset => mem[1][28].ACLR
reset => mem[1][29].ACLR
reset => mem[1][30].ACLR
reset => mem[1][31].ACLR
reset => mem[0][0].ACLR
reset => mem[0][1].ACLR
reset => mem[0][2].ACLR
reset => mem[0][3].ACLR
reset => mem[0][4].ACLR
reset => mem[0][5].ACLR
reset => mem[0][6].ACLR
reset => mem[0][7].ACLR
reset => mem[0][8].ACLR
reset => mem[0][9].ACLR
reset => mem[0][10].ACLR
reset => mem[0][11].ACLR
reset => mem[0][12].ACLR
reset => mem[0][13].ACLR
reset => mem[0][14].ACLR
reset => mem[0][15].ACLR
reset => mem[0][16].ACLR
reset => mem[0][17].ACLR
reset => mem[0][18].ACLR
reset => mem[0][19].ACLR
reset => mem[0][20].ACLR
reset => mem[0][21].ACLR
reset => mem[0][22].ACLR
reset => mem[0][23].ACLR
reset => mem[0][24].ACLR
reset => mem[0][25].ACLR
reset => mem[0][26].ACLR
reset => mem[0][27].ACLR
reset => mem[0][28].ACLR
reset => mem[0][29].ACLR
reset => mem[0][30].ACLR
reset => mem[0][31].ACLR
in_data[0] => mem.DATAB
in_data[0] => internal_out_payload.DATAB
in_data[1] => mem.DATAB
in_data[1] => internal_out_payload.DATAB
in_data[2] => mem.DATAB
in_data[2] => internal_out_payload.DATAB
in_data[3] => mem.DATAB
in_data[3] => internal_out_payload.DATAB
in_data[4] => mem.DATAB
in_data[4] => internal_out_payload.DATAB
in_data[5] => mem.DATAB
in_data[5] => internal_out_payload.DATAB
in_data[6] => mem.DATAB
in_data[6] => internal_out_payload.DATAB
in_data[7] => mem.DATAB
in_data[7] => internal_out_payload.DATAB
in_data[8] => mem.DATAB
in_data[8] => internal_out_payload.DATAB
in_data[9] => mem.DATAB
in_data[9] => internal_out_payload.DATAB
in_data[10] => mem.DATAB
in_data[10] => internal_out_payload.DATAB
in_data[11] => mem.DATAB
in_data[11] => internal_out_payload.DATAB
in_data[12] => mem.DATAB
in_data[12] => internal_out_payload.DATAB
in_data[13] => mem.DATAB
in_data[13] => internal_out_payload.DATAB
in_data[14] => mem.DATAB
in_data[14] => internal_out_payload.DATAB
in_data[15] => mem.DATAB
in_data[15] => internal_out_payload.DATAB
in_data[16] => mem.DATAB
in_data[16] => internal_out_payload.DATAB
in_data[17] => mem.DATAB
in_data[17] => internal_out_payload.DATAB
in_data[18] => mem.DATAB
in_data[18] => internal_out_payload.DATAB
in_data[19] => mem.DATAB
in_data[19] => internal_out_payload.DATAB
in_data[20] => mem.DATAB
in_data[20] => internal_out_payload.DATAB
in_data[21] => mem.DATAB
in_data[21] => internal_out_payload.DATAB
in_data[22] => mem.DATAB
in_data[22] => internal_out_payload.DATAB
in_data[23] => mem.DATAB
in_data[23] => internal_out_payload.DATAB
in_data[24] => mem.DATAB
in_data[24] => internal_out_payload.DATAB
in_data[25] => mem.DATAB
in_data[25] => internal_out_payload.DATAB
in_data[26] => mem.DATAB
in_data[26] => internal_out_payload.DATAB
in_data[27] => mem.DATAB
in_data[27] => internal_out_payload.DATAB
in_data[28] => mem.DATAB
in_data[28] => internal_out_payload.DATAB
in_data[29] => mem.DATAB
in_data[29] => internal_out_payload.DATAB
in_data[30] => mem.DATAB
in_data[30] => internal_out_payload.DATAB
in_data[31] => mem.DATAB
in_data[31] => internal_out_payload.DATAB
in_valid => write.IN1
in_valid => always4.IN1
in_valid => empty.IN1
in_startofpacket => ~NO_FANOUT~
in_endofpacket => ~NO_FANOUT~
in_empty[0] => ~NO_FANOUT~
in_error[0] => out_error[0].DATAIN
in_error[0] => out_empty[0].DATAIN
in_channel[0] => out_channel[0].DATAIN
out_ready => internal_out_ready.IN1
csr_address[0] => ~NO_FANOUT~
csr_address[1] => ~NO_FANOUT~
csr_write => ~NO_FANOUT~
csr_read => csr_readdata[0]~reg0.ENA
csr_read => csr_readdata[31]~reg0.ENA
csr_read => csr_readdata[30]~reg0.ENA
csr_read => csr_readdata[29]~reg0.ENA
csr_read => csr_readdata[28]~reg0.ENA
csr_read => csr_readdata[27]~reg0.ENA
csr_read => csr_readdata[26]~reg0.ENA
csr_read => csr_readdata[25]~reg0.ENA
csr_read => csr_readdata[24]~reg0.ENA
csr_read => csr_readdata[23]~reg0.ENA
csr_read => csr_readdata[22]~reg0.ENA
csr_read => csr_readdata[21]~reg0.ENA
csr_read => csr_readdata[20]~reg0.ENA
csr_read => csr_readdata[19]~reg0.ENA
csr_read => csr_readdata[18]~reg0.ENA
csr_read => csr_readdata[17]~reg0.ENA
csr_read => csr_readdata[16]~reg0.ENA
csr_read => csr_readdata[15]~reg0.ENA
csr_read => csr_readdata[14]~reg0.ENA
csr_read => csr_readdata[13]~reg0.ENA
csr_read => csr_readdata[12]~reg0.ENA
csr_read => csr_readdata[11]~reg0.ENA
csr_read => csr_readdata[10]~reg0.ENA
csr_read => csr_readdata[9]~reg0.ENA
csr_read => csr_readdata[8]~reg0.ENA
csr_read => csr_readdata[7]~reg0.ENA
csr_read => csr_readdata[6]~reg0.ENA
csr_read => csr_readdata[5]~reg0.ENA
csr_read => csr_readdata[4]~reg0.ENA
csr_read => csr_readdata[3]~reg0.ENA
csr_read => csr_readdata[2]~reg0.ENA
csr_read => csr_readdata[1]~reg0.ENA
csr_writedata[0] => ~NO_FANOUT~
csr_writedata[1] => ~NO_FANOUT~
csr_writedata[2] => ~NO_FANOUT~
csr_writedata[3] => ~NO_FANOUT~
csr_writedata[4] => ~NO_FANOUT~
csr_writedata[5] => ~NO_FANOUT~
csr_writedata[6] => ~NO_FANOUT~
csr_writedata[7] => ~NO_FANOUT~
csr_writedata[8] => ~NO_FANOUT~
csr_writedata[9] => ~NO_FANOUT~
csr_writedata[10] => ~NO_FANOUT~
csr_writedata[11] => ~NO_FANOUT~
csr_writedata[12] => ~NO_FANOUT~
csr_writedata[13] => ~NO_FANOUT~
csr_writedata[14] => ~NO_FANOUT~
csr_writedata[15] => ~NO_FANOUT~
csr_writedata[16] => ~NO_FANOUT~
csr_writedata[17] => ~NO_FANOUT~
csr_writedata[18] => ~NO_FANOUT~
csr_writedata[19] => ~NO_FANOUT~
csr_writedata[20] => ~NO_FANOUT~
csr_writedata[21] => ~NO_FANOUT~
csr_writedata[22] => ~NO_FANOUT~
csr_writedata[23] => ~NO_FANOUT~
csr_writedata[24] => ~NO_FANOUT~
csr_writedata[25] => ~NO_FANOUT~
csr_writedata[26] => ~NO_FANOUT~
csr_writedata[27] => ~NO_FANOUT~
csr_writedata[28] => ~NO_FANOUT~
csr_writedata[29] => ~NO_FANOUT~
csr_writedata[30] => ~NO_FANOUT~
csr_writedata[31] => ~NO_FANOUT~


|main|Proyecto:u1|altera_merlin_slave_agent:gpu_0_control_slave_translator_avalon_universal_slave_0_agent
clk => clk.IN1
reset => reset.IN1
m0_readdata[0] => rdata_fifo_src_data[0].DATAIN
m0_readdata[1] => rdata_fifo_src_data[1].DATAIN
m0_readdata[2] => rdata_fifo_src_data[2].DATAIN
m0_readdata[3] => rdata_fifo_src_data[3].DATAIN
m0_readdata[4] => rdata_fifo_src_data[4].DATAIN
m0_readdata[5] => rdata_fifo_src_data[5].DATAIN
m0_readdata[6] => rdata_fifo_src_data[6].DATAIN
m0_readdata[7] => rdata_fifo_src_data[7].DATAIN
m0_waitrequest => cp_ready.IN0
m0_readdatavalid => rdata_fifo_src_valid.DATAIN
rf_source_ready => cp_ready.IN1
rf_source_ready => m0_read.IN0
rf_source_ready => m0_write.IN1
rf_source_ready => m0_lock.IN1
rf_source_ready => rf_source_valid.IN1
rf_sink_data[0] => ~NO_FANOUT~
rf_sink_data[1] => ~NO_FANOUT~
rf_sink_data[2] => ~NO_FANOUT~
rf_sink_data[3] => ~NO_FANOUT~
rf_sink_data[4] => ~NO_FANOUT~
rf_sink_data[5] => ~NO_FANOUT~
rf_sink_data[6] => ~NO_FANOUT~
rf_sink_data[7] => ~NO_FANOUT~
rf_sink_data[8] => rp_data[8].DATAIN
rf_sink_data[9] => rf_sink_addr[0].IN1
rf_sink_data[10] => rf_sink_addr[1].IN1
rf_sink_data[11] => rf_sink_addr[2].IN1
rf_sink_data[12] => rf_sink_addr[3].IN1
rf_sink_data[13] => rf_sink_addr[4].IN1
rf_sink_data[14] => rf_sink_addr[5].IN1
rf_sink_data[15] => rf_sink_addr[6].IN1
rf_sink_data[16] => rf_sink_addr[7].IN1
rf_sink_data[17] => rf_sink_addr[8].IN1
rf_sink_data[18] => rf_sink_addr[9].IN1
rf_sink_data[19] => rf_sink_addr[10].IN1
rf_sink_data[20] => rf_sink_addr[11].IN1
rf_sink_data[21] => rf_sink_addr[12].IN1
rf_sink_data[22] => rf_sink_addr[13].IN1
rf_sink_data[23] => rf_sink_addr[14].IN1
rf_sink_data[24] => rf_sink_addr[15].IN1
rf_sink_data[25] => rf_sink_addr[16].IN1
rf_sink_data[26] => rf_sink_addr[17].IN1
rf_sink_data[27] => rf_sink_addr[18].IN1
rf_sink_data[28] => rf_sink_addr[19].IN1
rf_sink_data[29] => rf_sink_addr[20].IN1
rf_sink_data[30] => rf_sink_addr[21].IN1
rf_sink_data[31] => rf_sink_addr[22].IN1
rf_sink_data[32] => rf_sink_addr[23].IN1
rf_sink_data[33] => rf_sink_addr[24].IN1
rf_sink_data[34] => rf_sink_addr[25].IN1
rf_sink_data[35] => rf_sink_addr[26].IN1
rf_sink_data[36] => rf_sink_addr[27].IN1
rf_sink_data[37] => rf_sink_addr[28].IN1
rf_sink_data[38] => rf_sink_addr[29].IN1
rf_sink_data[39] => rf_sink_addr[30].IN1
rf_sink_data[40] => rf_sink_addr[31].IN1
rf_sink_data[41] => rf_sink_compressed.IN1
rf_sink_data[42] => rp_data[42].DATAIN
rf_sink_data[43] => rp_data[43].DATAIN
rf_sink_data[44] => rp_data.IN0
rf_sink_data[45] => rp_data[45].DATAIN
rf_sink_data[46] => rf_sink_byte_cnt[0].IN1
rf_sink_data[47] => rf_sink_byte_cnt[1].IN1
rf_sink_data[48] => rf_sink_byte_cnt[2].IN1
rf_sink_data[49] => rf_sink_burstwrap[0].IN1
rf_sink_data[50] => rf_sink_burstwrap[1].IN1
rf_sink_data[51] => rf_sink_burstwrap[2].IN1
rf_sink_data[52] => rp_data[52].DATAIN
rf_sink_data[53] => rp_data[57].DATAIN
rf_sink_data[54] => rp_data[58].DATAIN
rf_sink_data[55] => rp_data[59].DATAIN
rf_sink_data[56] => rp_data[60].DATAIN
rf_sink_data[57] => rp_data[53].DATAIN
rf_sink_data[58] => rp_data[54].DATAIN
rf_sink_data[59] => rp_data[55].DATAIN
rf_sink_data[60] => rp_data[56].DATAIN
rf_sink_data[61] => rp_data[61].DATAIN
rf_sink_data[62] => rdata_fifo_sink_ready.IN0
rf_sink_data[62] => comb.IN0
rf_sink_valid => rdata_fifo_sink_ready.IN1
rf_sink_valid => comb.IN1
rf_sink_startofpacket => rf_sink_startofpacket.IN1
rf_sink_endofpacket => rf_sink_endofpacket.IN1
rdata_fifo_src_ready => ~NO_FANOUT~
rdata_fifo_sink_data[0] => rp_data[0].DATAIN
rdata_fifo_sink_data[1] => rp_data[1].DATAIN
rdata_fifo_sink_data[2] => rp_data[2].DATAIN
rdata_fifo_sink_data[3] => rp_data[3].DATAIN
rdata_fifo_sink_data[4] => rp_data[4].DATAIN
rdata_fifo_sink_data[5] => rp_data[5].DATAIN
rdata_fifo_sink_data[6] => rp_data[6].DATAIN
rdata_fifo_sink_data[7] => rp_data[7].DATAIN
rdata_fifo_sink_valid => rp_valid.IN1
rdata_fifo_sink_valid => rdata_fifo_sink_ready.IN0
rdata_fifo_sink_valid => comb.IN1
cp_valid => local_lock.IN0
cp_valid => local_write.IN0
cp_valid => local_read.IN0
cp_valid => local_compressed_read.IN0
cp_data[0] => m0_writedata[0].DATAIN
cp_data[1] => m0_writedata[1].DATAIN
cp_data[2] => m0_writedata[2].DATAIN
cp_data[3] => m0_writedata[3].DATAIN
cp_data[4] => m0_writedata[4].DATAIN
cp_data[5] => m0_writedata[5].DATAIN
cp_data[6] => m0_writedata[6].DATAIN
cp_data[7] => m0_writedata[7].DATAIN
cp_data[8] => m0_read.IN1
cp_data[8] => m0_write.IN1
cp_data[8] => m0_byteenable[0].DATAIN
cp_data[8] => rf_source_data[8].DATAIN
cp_data[8] => read_suppressed.IN1
cp_data[8] => cp_ready.IN1
cp_data[9] => rf_source_data[9].DATAIN
cp_data[9] => m0_address[0].DATAIN
cp_data[10] => rf_source_data[10].DATAIN
cp_data[10] => m0_address[1].DATAIN
cp_data[11] => rf_source_data[11].DATAIN
cp_data[11] => m0_address[2].DATAIN
cp_data[12] => rf_source_data[12].DATAIN
cp_data[12] => m0_address[3].DATAIN
cp_data[13] => rf_source_data[13].DATAIN
cp_data[13] => m0_address[4].DATAIN
cp_data[14] => rf_source_data[14].DATAIN
cp_data[14] => m0_address[5].DATAIN
cp_data[15] => rf_source_data[15].DATAIN
cp_data[15] => m0_address[6].DATAIN
cp_data[16] => rf_source_data[16].DATAIN
cp_data[16] => m0_address[7].DATAIN
cp_data[17] => rf_source_data[17].DATAIN
cp_data[17] => m0_address[8].DATAIN
cp_data[18] => rf_source_data[18].DATAIN
cp_data[18] => m0_address[9].DATAIN
cp_data[19] => rf_source_data[19].DATAIN
cp_data[19] => m0_address[10].DATAIN
cp_data[20] => rf_source_data[20].DATAIN
cp_data[20] => m0_address[11].DATAIN
cp_data[21] => rf_source_data[21].DATAIN
cp_data[21] => m0_address[12].DATAIN
cp_data[22] => rf_source_data[22].DATAIN
cp_data[22] => m0_address[13].DATAIN
cp_data[23] => rf_source_data[23].DATAIN
cp_data[23] => m0_address[14].DATAIN
cp_data[24] => rf_source_data[24].DATAIN
cp_data[24] => m0_address[15].DATAIN
cp_data[25] => rf_source_data[25].DATAIN
cp_data[25] => m0_address[16].DATAIN
cp_data[26] => rf_source_data[26].DATAIN
cp_data[26] => m0_address[17].DATAIN
cp_data[27] => rf_source_data[27].DATAIN
cp_data[27] => m0_address[18].DATAIN
cp_data[28] => rf_source_data[28].DATAIN
cp_data[28] => m0_address[19].DATAIN
cp_data[29] => rf_source_data[29].DATAIN
cp_data[29] => m0_address[20].DATAIN
cp_data[30] => rf_source_data[30].DATAIN
cp_data[30] => m0_address[21].DATAIN
cp_data[31] => rf_source_data[31].DATAIN
cp_data[31] => m0_address[22].DATAIN
cp_data[32] => rf_source_data[32].DATAIN
cp_data[32] => m0_address[23].DATAIN
cp_data[33] => rf_source_data[33].DATAIN
cp_data[33] => m0_address[24].DATAIN
cp_data[34] => rf_source_data[34].DATAIN
cp_data[34] => m0_address[25].DATAIN
cp_data[35] => rf_source_data[35].DATAIN
cp_data[35] => m0_address[26].DATAIN
cp_data[36] => rf_source_data[36].DATAIN
cp_data[36] => m0_address[27].DATAIN
cp_data[37] => rf_source_data[37].DATAIN
cp_data[37] => m0_address[28].DATAIN
cp_data[38] => rf_source_data[38].DATAIN
cp_data[38] => m0_address[29].DATAIN
cp_data[39] => rf_source_data[39].DATAIN
cp_data[39] => m0_address[30].DATAIN
cp_data[40] => rf_source_data[40].DATAIN
cp_data[40] => m0_address[31].DATAIN
cp_data[41] => local_compressed_read.IN1
cp_data[41] => rf_source_data[41].DATAIN
cp_data[42] => rf_source_data[42].DATAIN
cp_data[42] => nonposted_write_endofpacket.IN1
cp_data[43] => local_write.IN1
cp_data[43] => rf_source_data[43].DATAIN
cp_data[44] => local_read.IN1
cp_data[44] => rf_source_data[44].DATAIN
cp_data[45] => local_lock.IN1
cp_data[45] => rf_source_data[45].DATAIN
cp_data[46] => m0_burstcount.DATAA
cp_data[46] => rf_source_data[46].DATAIN
cp_data[47] => rf_source_data[47].DATAIN
cp_data[48] => rf_source_data[48].DATAIN
cp_data[49] => rf_source_data[49].DATAIN
cp_data[50] => rf_source_data[50].DATAIN
cp_data[51] => rf_source_data[51].DATAIN
cp_data[52] => rf_source_data[52].DATAIN
cp_data[53] => rf_source_data[53].DATAIN
cp_data[54] => rf_source_data[54].DATAIN
cp_data[55] => rf_source_data[55].DATAIN
cp_data[56] => rf_source_data[56].DATAIN
cp_data[57] => rf_source_data[57].DATAIN
cp_data[58] => rf_source_data[58].DATAIN
cp_data[59] => rf_source_data[59].DATAIN
cp_data[60] => rf_source_data[60].DATAIN
cp_data[61] => rf_source_data[61].DATAIN
cp_data[61] => m0_debugaccess.DATAIN
cp_channel[0] => ~NO_FANOUT~
cp_channel[1] => ~NO_FANOUT~
cp_channel[2] => ~NO_FANOUT~
cp_channel[3] => ~NO_FANOUT~
cp_channel[4] => ~NO_FANOUT~
cp_channel[5] => ~NO_FANOUT~
cp_channel[6] => ~NO_FANOUT~
cp_channel[7] => ~NO_FANOUT~
cp_channel[8] => ~NO_FANOUT~
cp_channel[9] => ~NO_FANOUT~
cp_channel[10] => ~NO_FANOUT~
cp_channel[11] => ~NO_FANOUT~
cp_channel[12] => ~NO_FANOUT~
cp_startofpacket => rf_source_startofpacket.DATAIN
cp_endofpacket => nonposted_write_endofpacket.IN1
cp_endofpacket => rf_source_endofpacket.DATAIN
rp_ready => rp_ready.IN1


|main|Proyecto:u1|altera_merlin_slave_agent:gpu_0_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
clk => burst_uncompress_address_offset[0].CLK
clk => burst_uncompress_address_offset[1].CLK
clk => burst_uncompress_address_offset[2].CLK
clk => burst_uncompress_address_offset[3].CLK
clk => burst_uncompress_address_offset[4].CLK
clk => burst_uncompress_address_offset[5].CLK
clk => burst_uncompress_address_offset[6].CLK
clk => burst_uncompress_address_offset[7].CLK
clk => burst_uncompress_address_offset[8].CLK
clk => burst_uncompress_address_offset[9].CLK
clk => burst_uncompress_address_offset[10].CLK
clk => burst_uncompress_address_offset[11].CLK
clk => burst_uncompress_address_offset[12].CLK
clk => burst_uncompress_address_offset[13].CLK
clk => burst_uncompress_address_offset[14].CLK
clk => burst_uncompress_address_offset[15].CLK
clk => burst_uncompress_address_offset[16].CLK
clk => burst_uncompress_address_offset[17].CLK
clk => burst_uncompress_address_offset[18].CLK
clk => burst_uncompress_address_offset[19].CLK
clk => burst_uncompress_address_offset[20].CLK
clk => burst_uncompress_address_offset[21].CLK
clk => burst_uncompress_address_offset[22].CLK
clk => burst_uncompress_address_offset[23].CLK
clk => burst_uncompress_address_offset[24].CLK
clk => burst_uncompress_address_offset[25].CLK
clk => burst_uncompress_address_offset[26].CLK
clk => burst_uncompress_address_offset[27].CLK
clk => burst_uncompress_address_offset[28].CLK
clk => burst_uncompress_address_offset[29].CLK
clk => burst_uncompress_address_offset[30].CLK
clk => burst_uncompress_address_offset[31].CLK
clk => burst_uncompress_address_base[0].CLK
clk => burst_uncompress_address_base[1].CLK
clk => burst_uncompress_address_base[2].CLK
clk => burst_uncompress_address_base[3].CLK
clk => burst_uncompress_address_base[4].CLK
clk => burst_uncompress_address_base[5].CLK
clk => burst_uncompress_address_base[6].CLK
clk => burst_uncompress_address_base[7].CLK
clk => burst_uncompress_address_base[8].CLK
clk => burst_uncompress_address_base[9].CLK
clk => burst_uncompress_address_base[10].CLK
clk => burst_uncompress_address_base[11].CLK
clk => burst_uncompress_address_base[12].CLK
clk => burst_uncompress_address_base[13].CLK
clk => burst_uncompress_address_base[14].CLK
clk => burst_uncompress_address_base[15].CLK
clk => burst_uncompress_address_base[16].CLK
clk => burst_uncompress_address_base[17].CLK
clk => burst_uncompress_address_base[18].CLK
clk => burst_uncompress_address_base[19].CLK
clk => burst_uncompress_address_base[20].CLK
clk => burst_uncompress_address_base[21].CLK
clk => burst_uncompress_address_base[22].CLK
clk => burst_uncompress_address_base[23].CLK
clk => burst_uncompress_address_base[24].CLK
clk => burst_uncompress_address_base[25].CLK
clk => burst_uncompress_address_base[26].CLK
clk => burst_uncompress_address_base[27].CLK
clk => burst_uncompress_address_base[28].CLK
clk => burst_uncompress_address_base[29].CLK
clk => burst_uncompress_address_base[30].CLK
clk => burst_uncompress_address_base[31].CLK
clk => burst_uncompress_byte_counter[0].CLK
clk => burst_uncompress_byte_counter[1].CLK
clk => burst_uncompress_byte_counter[2].CLK
clk => burst_uncompress_busy.CLK
reset => burst_uncompress_address_offset[0].ACLR
reset => burst_uncompress_address_offset[1].ACLR
reset => burst_uncompress_address_offset[2].ACLR
reset => burst_uncompress_address_offset[3].ACLR
reset => burst_uncompress_address_offset[4].ACLR
reset => burst_uncompress_address_offset[5].ACLR
reset => burst_uncompress_address_offset[6].ACLR
reset => burst_uncompress_address_offset[7].ACLR
reset => burst_uncompress_address_offset[8].ACLR
reset => burst_uncompress_address_offset[9].ACLR
reset => burst_uncompress_address_offset[10].ACLR
reset => burst_uncompress_address_offset[11].ACLR
reset => burst_uncompress_address_offset[12].ACLR
reset => burst_uncompress_address_offset[13].ACLR
reset => burst_uncompress_address_offset[14].ACLR
reset => burst_uncompress_address_offset[15].ACLR
reset => burst_uncompress_address_offset[16].ACLR
reset => burst_uncompress_address_offset[17].ACLR
reset => burst_uncompress_address_offset[18].ACLR
reset => burst_uncompress_address_offset[19].ACLR
reset => burst_uncompress_address_offset[20].ACLR
reset => burst_uncompress_address_offset[21].ACLR
reset => burst_uncompress_address_offset[22].ACLR
reset => burst_uncompress_address_offset[23].ACLR
reset => burst_uncompress_address_offset[24].ACLR
reset => burst_uncompress_address_offset[25].ACLR
reset => burst_uncompress_address_offset[26].ACLR
reset => burst_uncompress_address_offset[27].ACLR
reset => burst_uncompress_address_offset[28].ACLR
reset => burst_uncompress_address_offset[29].ACLR
reset => burst_uncompress_address_offset[30].ACLR
reset => burst_uncompress_address_offset[31].ACLR
reset => burst_uncompress_address_base[0].ACLR
reset => burst_uncompress_address_base[1].ACLR
reset => burst_uncompress_address_base[2].ACLR
reset => burst_uncompress_address_base[3].ACLR
reset => burst_uncompress_address_base[4].ACLR
reset => burst_uncompress_address_base[5].ACLR
reset => burst_uncompress_address_base[6].ACLR
reset => burst_uncompress_address_base[7].ACLR
reset => burst_uncompress_address_base[8].ACLR
reset => burst_uncompress_address_base[9].ACLR
reset => burst_uncompress_address_base[10].ACLR
reset => burst_uncompress_address_base[11].ACLR
reset => burst_uncompress_address_base[12].ACLR
reset => burst_uncompress_address_base[13].ACLR
reset => burst_uncompress_address_base[14].ACLR
reset => burst_uncompress_address_base[15].ACLR
reset => burst_uncompress_address_base[16].ACLR
reset => burst_uncompress_address_base[17].ACLR
reset => burst_uncompress_address_base[18].ACLR
reset => burst_uncompress_address_base[19].ACLR
reset => burst_uncompress_address_base[20].ACLR
reset => burst_uncompress_address_base[21].ACLR
reset => burst_uncompress_address_base[22].ACLR
reset => burst_uncompress_address_base[23].ACLR
reset => burst_uncompress_address_base[24].ACLR
reset => burst_uncompress_address_base[25].ACLR
reset => burst_uncompress_address_base[26].ACLR
reset => burst_uncompress_address_base[27].ACLR
reset => burst_uncompress_address_base[28].ACLR
reset => burst_uncompress_address_base[29].ACLR
reset => burst_uncompress_address_base[30].ACLR
reset => burst_uncompress_address_base[31].ACLR
reset => burst_uncompress_byte_counter[0].ACLR
reset => burst_uncompress_byte_counter[1].ACLR
reset => burst_uncompress_byte_counter[2].ACLR
reset => burst_uncompress_busy.ACLR
sink_startofpacket => source_startofpacket.IN1
sink_endofpacket => source_endofpacket.IN1
sink_valid => first_packet_beat.IN1
sink_valid => last_packet_beat.IN1
sink_valid => last_packet_beat.IN1
sink_valid => always0.IN1
sink_valid => sink_ready.IN0
sink_valid => source_valid.DATAIN
sink_addr[0] => burst_uncompress_address_base.IN0
sink_addr[0] => comb.DATAB
sink_addr[0] => source_addr.DATAB
sink_addr[1] => burst_uncompress_address_base.IN0
sink_addr[1] => comb.DATAB
sink_addr[1] => source_addr.DATAB
sink_addr[2] => burst_uncompress_address_base.IN0
sink_addr[2] => comb.DATAB
sink_addr[2] => source_addr.DATAB
sink_addr[3] => burst_uncompress_address_base.IN0
sink_addr[3] => comb.DATAB
sink_addr[3] => source_addr.DATAB
sink_addr[4] => burst_uncompress_address_base.IN0
sink_addr[4] => comb.DATAB
sink_addr[4] => source_addr.DATAB
sink_addr[5] => burst_uncompress_address_base.IN0
sink_addr[5] => comb.DATAB
sink_addr[5] => source_addr.DATAB
sink_addr[6] => burst_uncompress_address_base.IN0
sink_addr[6] => comb.DATAB
sink_addr[6] => source_addr.DATAB
sink_addr[7] => burst_uncompress_address_base.IN0
sink_addr[7] => comb.DATAB
sink_addr[7] => source_addr.DATAB
sink_addr[8] => burst_uncompress_address_base.IN0
sink_addr[8] => comb.DATAB
sink_addr[8] => source_addr.DATAB
sink_addr[9] => burst_uncompress_address_base.IN0
sink_addr[9] => comb.DATAB
sink_addr[9] => source_addr.DATAB
sink_addr[10] => burst_uncompress_address_base.IN0
sink_addr[10] => comb.DATAB
sink_addr[10] => source_addr.DATAB
sink_addr[11] => burst_uncompress_address_base.IN0
sink_addr[11] => comb.DATAB
sink_addr[11] => source_addr.DATAB
sink_addr[12] => burst_uncompress_address_base.IN0
sink_addr[12] => comb.DATAB
sink_addr[12] => source_addr.DATAB
sink_addr[13] => burst_uncompress_address_base.IN0
sink_addr[13] => comb.DATAB
sink_addr[13] => source_addr.DATAB
sink_addr[14] => burst_uncompress_address_base.IN0
sink_addr[14] => comb.DATAB
sink_addr[14] => source_addr.DATAB
sink_addr[15] => burst_uncompress_address_base.IN0
sink_addr[15] => comb.DATAB
sink_addr[15] => source_addr.DATAB
sink_addr[16] => burst_uncompress_address_base.IN0
sink_addr[16] => comb.DATAB
sink_addr[16] => source_addr.DATAB
sink_addr[17] => burst_uncompress_address_base.IN0
sink_addr[17] => comb.DATAB
sink_addr[17] => source_addr.DATAB
sink_addr[18] => burst_uncompress_address_base.IN0
sink_addr[18] => comb.DATAB
sink_addr[18] => source_addr.DATAB
sink_addr[19] => burst_uncompress_address_base.IN0
sink_addr[19] => comb.DATAB
sink_addr[19] => source_addr.DATAB
sink_addr[20] => burst_uncompress_address_base.IN0
sink_addr[20] => comb.DATAB
sink_addr[20] => source_addr.DATAB
sink_addr[21] => burst_uncompress_address_base.IN0
sink_addr[21] => comb.DATAB
sink_addr[21] => source_addr.DATAB
sink_addr[22] => burst_uncompress_address_base.IN0
sink_addr[22] => comb.DATAB
sink_addr[22] => source_addr.DATAB
sink_addr[23] => burst_uncompress_address_base.IN0
sink_addr[23] => comb.DATAB
sink_addr[23] => source_addr.DATAB
sink_addr[24] => burst_uncompress_address_base.IN0
sink_addr[24] => comb.DATAB
sink_addr[24] => source_addr.DATAB
sink_addr[25] => burst_uncompress_address_base.IN0
sink_addr[25] => comb.DATAB
sink_addr[25] => source_addr.DATAB
sink_addr[26] => burst_uncompress_address_base.IN0
sink_addr[26] => comb.DATAB
sink_addr[26] => source_addr.DATAB
sink_addr[27] => burst_uncompress_address_base.IN0
sink_addr[27] => comb.DATAB
sink_addr[27] => source_addr.DATAB
sink_addr[28] => burst_uncompress_address_base.IN0
sink_addr[28] => comb.DATAB
sink_addr[28] => source_addr.DATAB
sink_addr[29] => burst_uncompress_address_base.IN0
sink_addr[29] => comb.DATAB
sink_addr[29] => source_addr.DATAB
sink_addr[30] => burst_uncompress_address_base.IN0
sink_addr[30] => comb.DATAB
sink_addr[30] => source_addr.DATAB
sink_addr[31] => burst_uncompress_address_base.IN0
sink_addr[31] => comb.DATAB
sink_addr[31] => source_addr.DATAB
sink_burstwrap[0] => p1_burst_uncompress_address_offset[0].IN1
sink_burstwrap[0] => source_burstwrap[0].DATAIN
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[1] => p1_burst_uncompress_address_offset[1].IN1
sink_burstwrap[1] => source_burstwrap[1].DATAIN
sink_burstwrap[1] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[2].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[31].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[30].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[29].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[28].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[27].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[26].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[25].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[24].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[23].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[22].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[21].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[20].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[19].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[18].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[17].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[16].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[15].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[14].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[13].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[12].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[11].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[10].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[9].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[8].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[7].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[6].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[5].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[4].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[3].IN1
sink_burstwrap[2] => source_burstwrap[2].DATAIN
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_byte_cnt[0] => source_byte_cnt.DATAB
sink_byte_cnt[0] => Add1.IN6
sink_byte_cnt[0] => Equal1.IN2
sink_byte_cnt[1] => source_byte_cnt.DATAB
sink_byte_cnt[1] => Add1.IN5
sink_byte_cnt[1] => Equal1.IN1
sink_byte_cnt[2] => source_byte_cnt.DATAB
sink_byte_cnt[2] => Add1.IN4
sink_byte_cnt[2] => Equal1.IN0
sink_is_compressed => last_packet_beat.IN1
source_ready => always1.IN1
source_ready => sink_ready.IN1


|main|Proyecto:u1|altera_avalon_sc_fifo:gpu_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo
clk => csr_readdata[0]~reg0.CLK
clk => csr_readdata[1]~reg0.CLK
clk => csr_readdata[2]~reg0.CLK
clk => csr_readdata[3]~reg0.CLK
clk => csr_readdata[4]~reg0.CLK
clk => csr_readdata[5]~reg0.CLK
clk => csr_readdata[6]~reg0.CLK
clk => csr_readdata[7]~reg0.CLK
clk => csr_readdata[8]~reg0.CLK
clk => csr_readdata[9]~reg0.CLK
clk => csr_readdata[10]~reg0.CLK
clk => csr_readdata[11]~reg0.CLK
clk => csr_readdata[12]~reg0.CLK
clk => csr_readdata[13]~reg0.CLK
clk => csr_readdata[14]~reg0.CLK
clk => csr_readdata[15]~reg0.CLK
clk => csr_readdata[16]~reg0.CLK
clk => csr_readdata[17]~reg0.CLK
clk => csr_readdata[18]~reg0.CLK
clk => csr_readdata[19]~reg0.CLK
clk => csr_readdata[20]~reg0.CLK
clk => csr_readdata[21]~reg0.CLK
clk => csr_readdata[22]~reg0.CLK
clk => csr_readdata[23]~reg0.CLK
clk => csr_readdata[24]~reg0.CLK
clk => csr_readdata[25]~reg0.CLK
clk => csr_readdata[26]~reg0.CLK
clk => csr_readdata[27]~reg0.CLK
clk => csr_readdata[28]~reg0.CLK
clk => csr_readdata[29]~reg0.CLK
clk => csr_readdata[30]~reg0.CLK
clk => csr_readdata[31]~reg0.CLK
clk => mem_used[1].CLK
clk => mem_used[0].CLK
clk => mem[1][0].CLK
clk => mem[1][1].CLK
clk => mem[1][2].CLK
clk => mem[1][3].CLK
clk => mem[1][4].CLK
clk => mem[1][5].CLK
clk => mem[1][6].CLK
clk => mem[1][7].CLK
clk => mem[1][8].CLK
clk => mem[1][9].CLK
clk => mem[1][10].CLK
clk => mem[1][11].CLK
clk => mem[1][12].CLK
clk => mem[1][13].CLK
clk => mem[1][14].CLK
clk => mem[1][15].CLK
clk => mem[1][16].CLK
clk => mem[1][17].CLK
clk => mem[1][18].CLK
clk => mem[1][19].CLK
clk => mem[1][20].CLK
clk => mem[1][21].CLK
clk => mem[1][22].CLK
clk => mem[1][23].CLK
clk => mem[1][24].CLK
clk => mem[1][25].CLK
clk => mem[1][26].CLK
clk => mem[1][27].CLK
clk => mem[1][28].CLK
clk => mem[1][29].CLK
clk => mem[1][30].CLK
clk => mem[1][31].CLK
clk => mem[1][32].CLK
clk => mem[1][33].CLK
clk => mem[1][34].CLK
clk => mem[1][35].CLK
clk => mem[1][36].CLK
clk => mem[1][37].CLK
clk => mem[1][38].CLK
clk => mem[1][39].CLK
clk => mem[1][40].CLK
clk => mem[1][41].CLK
clk => mem[1][42].CLK
clk => mem[1][43].CLK
clk => mem[1][44].CLK
clk => mem[1][45].CLK
clk => mem[1][46].CLK
clk => mem[1][47].CLK
clk => mem[1][48].CLK
clk => mem[1][49].CLK
clk => mem[1][50].CLK
clk => mem[1][51].CLK
clk => mem[1][52].CLK
clk => mem[1][53].CLK
clk => mem[1][54].CLK
clk => mem[1][55].CLK
clk => mem[1][56].CLK
clk => mem[1][57].CLK
clk => mem[1][58].CLK
clk => mem[1][59].CLK
clk => mem[1][60].CLK
clk => mem[1][61].CLK
clk => mem[1][62].CLK
clk => mem[1][63].CLK
clk => mem[1][64].CLK
clk => mem[0][0].CLK
clk => mem[0][1].CLK
clk => mem[0][2].CLK
clk => mem[0][3].CLK
clk => mem[0][4].CLK
clk => mem[0][5].CLK
clk => mem[0][6].CLK
clk => mem[0][7].CLK
clk => mem[0][8].CLK
clk => mem[0][9].CLK
clk => mem[0][10].CLK
clk => mem[0][11].CLK
clk => mem[0][12].CLK
clk => mem[0][13].CLK
clk => mem[0][14].CLK
clk => mem[0][15].CLK
clk => mem[0][16].CLK
clk => mem[0][17].CLK
clk => mem[0][18].CLK
clk => mem[0][19].CLK
clk => mem[0][20].CLK
clk => mem[0][21].CLK
clk => mem[0][22].CLK
clk => mem[0][23].CLK
clk => mem[0][24].CLK
clk => mem[0][25].CLK
clk => mem[0][26].CLK
clk => mem[0][27].CLK
clk => mem[0][28].CLK
clk => mem[0][29].CLK
clk => mem[0][30].CLK
clk => mem[0][31].CLK
clk => mem[0][32].CLK
clk => mem[0][33].CLK
clk => mem[0][34].CLK
clk => mem[0][35].CLK
clk => mem[0][36].CLK
clk => mem[0][37].CLK
clk => mem[0][38].CLK
clk => mem[0][39].CLK
clk => mem[0][40].CLK
clk => mem[0][41].CLK
clk => mem[0][42].CLK
clk => mem[0][43].CLK
clk => mem[0][44].CLK
clk => mem[0][45].CLK
clk => mem[0][46].CLK
clk => mem[0][47].CLK
clk => mem[0][48].CLK
clk => mem[0][49].CLK
clk => mem[0][50].CLK
clk => mem[0][51].CLK
clk => mem[0][52].CLK
clk => mem[0][53].CLK
clk => mem[0][54].CLK
clk => mem[0][55].CLK
clk => mem[0][56].CLK
clk => mem[0][57].CLK
clk => mem[0][58].CLK
clk => mem[0][59].CLK
clk => mem[0][60].CLK
clk => mem[0][61].CLK
clk => mem[0][62].CLK
clk => mem[0][63].CLK
clk => mem[0][64].CLK
reset => csr_readdata[0]~reg0.ACLR
reset => csr_readdata[1]~reg0.ACLR
reset => csr_readdata[2]~reg0.ACLR
reset => csr_readdata[3]~reg0.ACLR
reset => csr_readdata[4]~reg0.ACLR
reset => csr_readdata[5]~reg0.ACLR
reset => csr_readdata[6]~reg0.ACLR
reset => csr_readdata[7]~reg0.ACLR
reset => csr_readdata[8]~reg0.ACLR
reset => csr_readdata[9]~reg0.ACLR
reset => csr_readdata[10]~reg0.ACLR
reset => csr_readdata[11]~reg0.ACLR
reset => csr_readdata[12]~reg0.ACLR
reset => csr_readdata[13]~reg0.ACLR
reset => csr_readdata[14]~reg0.ACLR
reset => csr_readdata[15]~reg0.ACLR
reset => csr_readdata[16]~reg0.ACLR
reset => csr_readdata[17]~reg0.ACLR
reset => csr_readdata[18]~reg0.ACLR
reset => csr_readdata[19]~reg0.ACLR
reset => csr_readdata[20]~reg0.ACLR
reset => csr_readdata[21]~reg0.ACLR
reset => csr_readdata[22]~reg0.ACLR
reset => csr_readdata[23]~reg0.ACLR
reset => csr_readdata[24]~reg0.ACLR
reset => csr_readdata[25]~reg0.ACLR
reset => csr_readdata[26]~reg0.ACLR
reset => csr_readdata[27]~reg0.ACLR
reset => csr_readdata[28]~reg0.ACLR
reset => csr_readdata[29]~reg0.ACLR
reset => csr_readdata[30]~reg0.ACLR
reset => csr_readdata[31]~reg0.ACLR
reset => mem_used[1].ACLR
reset => mem_used[0].ACLR
reset => mem[1][0].ACLR
reset => mem[1][1].ACLR
reset => mem[1][2].ACLR
reset => mem[1][3].ACLR
reset => mem[1][4].ACLR
reset => mem[1][5].ACLR
reset => mem[1][6].ACLR
reset => mem[1][7].ACLR
reset => mem[1][8].ACLR
reset => mem[1][9].ACLR
reset => mem[1][10].ACLR
reset => mem[1][11].ACLR
reset => mem[1][12].ACLR
reset => mem[1][13].ACLR
reset => mem[1][14].ACLR
reset => mem[1][15].ACLR
reset => mem[1][16].ACLR
reset => mem[1][17].ACLR
reset => mem[1][18].ACLR
reset => mem[1][19].ACLR
reset => mem[1][20].ACLR
reset => mem[1][21].ACLR
reset => mem[1][22].ACLR
reset => mem[1][23].ACLR
reset => mem[1][24].ACLR
reset => mem[1][25].ACLR
reset => mem[1][26].ACLR
reset => mem[1][27].ACLR
reset => mem[1][28].ACLR
reset => mem[1][29].ACLR
reset => mem[1][30].ACLR
reset => mem[1][31].ACLR
reset => mem[1][32].ACLR
reset => mem[1][33].ACLR
reset => mem[1][34].ACLR
reset => mem[1][35].ACLR
reset => mem[1][36].ACLR
reset => mem[1][37].ACLR
reset => mem[1][38].ACLR
reset => mem[1][39].ACLR
reset => mem[1][40].ACLR
reset => mem[1][41].ACLR
reset => mem[1][42].ACLR
reset => mem[1][43].ACLR
reset => mem[1][44].ACLR
reset => mem[1][45].ACLR
reset => mem[1][46].ACLR
reset => mem[1][47].ACLR
reset => mem[1][48].ACLR
reset => mem[1][49].ACLR
reset => mem[1][50].ACLR
reset => mem[1][51].ACLR
reset => mem[1][52].ACLR
reset => mem[1][53].ACLR
reset => mem[1][54].ACLR
reset => mem[1][55].ACLR
reset => mem[1][56].ACLR
reset => mem[1][57].ACLR
reset => mem[1][58].ACLR
reset => mem[1][59].ACLR
reset => mem[1][60].ACLR
reset => mem[1][61].ACLR
reset => mem[1][62].ACLR
reset => mem[1][63].ACLR
reset => mem[1][64].ACLR
reset => mem[0][0].ACLR
reset => mem[0][1].ACLR
reset => mem[0][2].ACLR
reset => mem[0][3].ACLR
reset => mem[0][4].ACLR
reset => mem[0][5].ACLR
reset => mem[0][6].ACLR
reset => mem[0][7].ACLR
reset => mem[0][8].ACLR
reset => mem[0][9].ACLR
reset => mem[0][10].ACLR
reset => mem[0][11].ACLR
reset => mem[0][12].ACLR
reset => mem[0][13].ACLR
reset => mem[0][14].ACLR
reset => mem[0][15].ACLR
reset => mem[0][16].ACLR
reset => mem[0][17].ACLR
reset => mem[0][18].ACLR
reset => mem[0][19].ACLR
reset => mem[0][20].ACLR
reset => mem[0][21].ACLR
reset => mem[0][22].ACLR
reset => mem[0][23].ACLR
reset => mem[0][24].ACLR
reset => mem[0][25].ACLR
reset => mem[0][26].ACLR
reset => mem[0][27].ACLR
reset => mem[0][28].ACLR
reset => mem[0][29].ACLR
reset => mem[0][30].ACLR
reset => mem[0][31].ACLR
reset => mem[0][32].ACLR
reset => mem[0][33].ACLR
reset => mem[0][34].ACLR
reset => mem[0][35].ACLR
reset => mem[0][36].ACLR
reset => mem[0][37].ACLR
reset => mem[0][38].ACLR
reset => mem[0][39].ACLR
reset => mem[0][40].ACLR
reset => mem[0][41].ACLR
reset => mem[0][42].ACLR
reset => mem[0][43].ACLR
reset => mem[0][44].ACLR
reset => mem[0][45].ACLR
reset => mem[0][46].ACLR
reset => mem[0][47].ACLR
reset => mem[0][48].ACLR
reset => mem[0][49].ACLR
reset => mem[0][50].ACLR
reset => mem[0][51].ACLR
reset => mem[0][52].ACLR
reset => mem[0][53].ACLR
reset => mem[0][54].ACLR
reset => mem[0][55].ACLR
reset => mem[0][56].ACLR
reset => mem[0][57].ACLR
reset => mem[0][58].ACLR
reset => mem[0][59].ACLR
reset => mem[0][60].ACLR
reset => mem[0][61].ACLR
reset => mem[0][62].ACLR
reset => mem[0][63].ACLR
reset => mem[0][64].ACLR
in_data[0] => mem.DATAB
in_data[1] => mem.DATAB
in_data[2] => mem.DATAB
in_data[3] => mem.DATAB
in_data[4] => mem.DATAB
in_data[5] => mem.DATAB
in_data[6] => mem.DATAB
in_data[7] => mem.DATAB
in_data[8] => mem.DATAB
in_data[9] => mem.DATAB
in_data[10] => mem.DATAB
in_data[11] => mem.DATAB
in_data[12] => mem.DATAB
in_data[13] => mem.DATAB
in_data[14] => mem.DATAB
in_data[15] => mem.DATAB
in_data[16] => mem.DATAB
in_data[17] => mem.DATAB
in_data[18] => mem.DATAB
in_data[19] => mem.DATAB
in_data[20] => mem.DATAB
in_data[21] => mem.DATAB
in_data[22] => mem.DATAB
in_data[23] => mem.DATAB
in_data[24] => mem.DATAB
in_data[25] => mem.DATAB
in_data[26] => mem.DATAB
in_data[27] => mem.DATAB
in_data[28] => mem.DATAB
in_data[29] => mem.DATAB
in_data[30] => mem.DATAB
in_data[31] => mem.DATAB
in_data[32] => mem.DATAB
in_data[33] => mem.DATAB
in_data[34] => mem.DATAB
in_data[35] => mem.DATAB
in_data[36] => mem.DATAB
in_data[37] => mem.DATAB
in_data[38] => mem.DATAB
in_data[39] => mem.DATAB
in_data[40] => mem.DATAB
in_data[41] => mem.DATAB
in_data[42] => mem.DATAB
in_data[43] => mem.DATAB
in_data[44] => mem.DATAB
in_data[45] => mem.DATAB
in_data[46] => mem.DATAB
in_data[47] => mem.DATAB
in_data[48] => mem.DATAB
in_data[49] => mem.DATAB
in_data[50] => mem.DATAB
in_data[51] => mem.DATAB
in_data[52] => mem.DATAB
in_data[53] => mem.DATAB
in_data[54] => mem.DATAB
in_data[55] => mem.DATAB
in_data[56] => mem.DATAB
in_data[57] => mem.DATAB
in_data[58] => mem.DATAB
in_data[59] => mem.DATAB
in_data[60] => mem.DATAB
in_data[61] => mem.DATAB
in_data[62] => mem.DATAB
in_valid => write.IN1
in_startofpacket => mem.DATAB
in_endofpacket => mem.DATAB
in_empty[0] => ~NO_FANOUT~
in_error[0] => out_error[0].DATAIN
in_error[0] => out_empty[0].DATAIN
in_channel[0] => out_channel[0].DATAIN
out_ready => internal_out_ready.IN1
csr_address[0] => ~NO_FANOUT~
csr_address[1] => ~NO_FANOUT~
csr_write => ~NO_FANOUT~
csr_read => csr_readdata[0]~reg0.ENA
csr_read => csr_readdata[31]~reg0.ENA
csr_read => csr_readdata[30]~reg0.ENA
csr_read => csr_readdata[29]~reg0.ENA
csr_read => csr_readdata[28]~reg0.ENA
csr_read => csr_readdata[27]~reg0.ENA
csr_read => csr_readdata[26]~reg0.ENA
csr_read => csr_readdata[25]~reg0.ENA
csr_read => csr_readdata[24]~reg0.ENA
csr_read => csr_readdata[23]~reg0.ENA
csr_read => csr_readdata[22]~reg0.ENA
csr_read => csr_readdata[21]~reg0.ENA
csr_read => csr_readdata[20]~reg0.ENA
csr_read => csr_readdata[19]~reg0.ENA
csr_read => csr_readdata[18]~reg0.ENA
csr_read => csr_readdata[17]~reg0.ENA
csr_read => csr_readdata[16]~reg0.ENA
csr_read => csr_readdata[15]~reg0.ENA
csr_read => csr_readdata[14]~reg0.ENA
csr_read => csr_readdata[13]~reg0.ENA
csr_read => csr_readdata[12]~reg0.ENA
csr_read => csr_readdata[11]~reg0.ENA
csr_read => csr_readdata[10]~reg0.ENA
csr_read => csr_readdata[9]~reg0.ENA
csr_read => csr_readdata[8]~reg0.ENA
csr_read => csr_readdata[7]~reg0.ENA
csr_read => csr_readdata[6]~reg0.ENA
csr_read => csr_readdata[5]~reg0.ENA
csr_read => csr_readdata[4]~reg0.ENA
csr_read => csr_readdata[3]~reg0.ENA
csr_read => csr_readdata[2]~reg0.ENA
csr_read => csr_readdata[1]~reg0.ENA
csr_writedata[0] => ~NO_FANOUT~
csr_writedata[1] => ~NO_FANOUT~
csr_writedata[2] => ~NO_FANOUT~
csr_writedata[3] => ~NO_FANOUT~
csr_writedata[4] => ~NO_FANOUT~
csr_writedata[5] => ~NO_FANOUT~
csr_writedata[6] => ~NO_FANOUT~
csr_writedata[7] => ~NO_FANOUT~
csr_writedata[8] => ~NO_FANOUT~
csr_writedata[9] => ~NO_FANOUT~
csr_writedata[10] => ~NO_FANOUT~
csr_writedata[11] => ~NO_FANOUT~
csr_writedata[12] => ~NO_FANOUT~
csr_writedata[13] => ~NO_FANOUT~
csr_writedata[14] => ~NO_FANOUT~
csr_writedata[15] => ~NO_FANOUT~
csr_writedata[16] => ~NO_FANOUT~
csr_writedata[17] => ~NO_FANOUT~
csr_writedata[18] => ~NO_FANOUT~
csr_writedata[19] => ~NO_FANOUT~
csr_writedata[20] => ~NO_FANOUT~
csr_writedata[21] => ~NO_FANOUT~
csr_writedata[22] => ~NO_FANOUT~
csr_writedata[23] => ~NO_FANOUT~
csr_writedata[24] => ~NO_FANOUT~
csr_writedata[25] => ~NO_FANOUT~
csr_writedata[26] => ~NO_FANOUT~
csr_writedata[27] => ~NO_FANOUT~
csr_writedata[28] => ~NO_FANOUT~
csr_writedata[29] => ~NO_FANOUT~
csr_writedata[30] => ~NO_FANOUT~
csr_writedata[31] => ~NO_FANOUT~


|main|Proyecto:u1|altera_avalon_sc_fifo:gpu_0_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo
clk => csr_readdata[0]~reg0.CLK
clk => csr_readdata[1]~reg0.CLK
clk => csr_readdata[2]~reg0.CLK
clk => csr_readdata[3]~reg0.CLK
clk => csr_readdata[4]~reg0.CLK
clk => csr_readdata[5]~reg0.CLK
clk => csr_readdata[6]~reg0.CLK
clk => csr_readdata[7]~reg0.CLK
clk => csr_readdata[8]~reg0.CLK
clk => csr_readdata[9]~reg0.CLK
clk => csr_readdata[10]~reg0.CLK
clk => csr_readdata[11]~reg0.CLK
clk => csr_readdata[12]~reg0.CLK
clk => csr_readdata[13]~reg0.CLK
clk => csr_readdata[14]~reg0.CLK
clk => csr_readdata[15]~reg0.CLK
clk => csr_readdata[16]~reg0.CLK
clk => csr_readdata[17]~reg0.CLK
clk => csr_readdata[18]~reg0.CLK
clk => csr_readdata[19]~reg0.CLK
clk => csr_readdata[20]~reg0.CLK
clk => csr_readdata[21]~reg0.CLK
clk => csr_readdata[22]~reg0.CLK
clk => csr_readdata[23]~reg0.CLK
clk => csr_readdata[24]~reg0.CLK
clk => csr_readdata[25]~reg0.CLK
clk => csr_readdata[26]~reg0.CLK
clk => csr_readdata[27]~reg0.CLK
clk => csr_readdata[28]~reg0.CLK
clk => csr_readdata[29]~reg0.CLK
clk => csr_readdata[30]~reg0.CLK
clk => csr_readdata[31]~reg0.CLK
clk => mem_used[1].CLK
clk => mem_used[0].CLK
clk => mem[1][0].CLK
clk => mem[1][1].CLK
clk => mem[1][2].CLK
clk => mem[1][3].CLK
clk => mem[1][4].CLK
clk => mem[1][5].CLK
clk => mem[1][6].CLK
clk => mem[1][7].CLK
clk => mem[0][0].CLK
clk => mem[0][1].CLK
clk => mem[0][2].CLK
clk => mem[0][3].CLK
clk => mem[0][4].CLK
clk => mem[0][5].CLK
clk => mem[0][6].CLK
clk => mem[0][7].CLK
reset => csr_readdata[0]~reg0.ACLR
reset => csr_readdata[1]~reg0.ACLR
reset => csr_readdata[2]~reg0.ACLR
reset => csr_readdata[3]~reg0.ACLR
reset => csr_readdata[4]~reg0.ACLR
reset => csr_readdata[5]~reg0.ACLR
reset => csr_readdata[6]~reg0.ACLR
reset => csr_readdata[7]~reg0.ACLR
reset => csr_readdata[8]~reg0.ACLR
reset => csr_readdata[9]~reg0.ACLR
reset => csr_readdata[10]~reg0.ACLR
reset => csr_readdata[11]~reg0.ACLR
reset => csr_readdata[12]~reg0.ACLR
reset => csr_readdata[13]~reg0.ACLR
reset => csr_readdata[14]~reg0.ACLR
reset => csr_readdata[15]~reg0.ACLR
reset => csr_readdata[16]~reg0.ACLR
reset => csr_readdata[17]~reg0.ACLR
reset => csr_readdata[18]~reg0.ACLR
reset => csr_readdata[19]~reg0.ACLR
reset => csr_readdata[20]~reg0.ACLR
reset => csr_readdata[21]~reg0.ACLR
reset => csr_readdata[22]~reg0.ACLR
reset => csr_readdata[23]~reg0.ACLR
reset => csr_readdata[24]~reg0.ACLR
reset => csr_readdata[25]~reg0.ACLR
reset => csr_readdata[26]~reg0.ACLR
reset => csr_readdata[27]~reg0.ACLR
reset => csr_readdata[28]~reg0.ACLR
reset => csr_readdata[29]~reg0.ACLR
reset => csr_readdata[30]~reg0.ACLR
reset => csr_readdata[31]~reg0.ACLR
reset => mem_used[1].ACLR
reset => mem_used[0].ACLR
reset => mem[1][0].ACLR
reset => mem[1][1].ACLR
reset => mem[1][2].ACLR
reset => mem[1][3].ACLR
reset => mem[1][4].ACLR
reset => mem[1][5].ACLR
reset => mem[1][6].ACLR
reset => mem[1][7].ACLR
reset => mem[0][0].ACLR
reset => mem[0][1].ACLR
reset => mem[0][2].ACLR
reset => mem[0][3].ACLR
reset => mem[0][4].ACLR
reset => mem[0][5].ACLR
reset => mem[0][6].ACLR
reset => mem[0][7].ACLR
in_data[0] => mem.DATAB
in_data[0] => internal_out_payload.DATAB
in_data[1] => mem.DATAB
in_data[1] => internal_out_payload.DATAB
in_data[2] => mem.DATAB
in_data[2] => internal_out_payload.DATAB
in_data[3] => mem.DATAB
in_data[3] => internal_out_payload.DATAB
in_data[4] => mem.DATAB
in_data[4] => internal_out_payload.DATAB
in_data[5] => mem.DATAB
in_data[5] => internal_out_payload.DATAB
in_data[6] => mem.DATAB
in_data[6] => internal_out_payload.DATAB
in_data[7] => mem.DATAB
in_data[7] => internal_out_payload.DATAB
in_valid => write.IN1
in_valid => always4.IN1
in_valid => empty.IN1
in_startofpacket => ~NO_FANOUT~
in_endofpacket => ~NO_FANOUT~
in_empty[0] => ~NO_FANOUT~
in_error[0] => out_error[0].DATAIN
in_error[0] => out_empty[0].DATAIN
in_channel[0] => out_channel[0].DATAIN
out_ready => internal_out_ready.IN1
csr_address[0] => ~NO_FANOUT~
csr_address[1] => ~NO_FANOUT~
csr_write => ~NO_FANOUT~
csr_read => csr_readdata[0]~reg0.ENA
csr_read => csr_readdata[31]~reg0.ENA
csr_read => csr_readdata[30]~reg0.ENA
csr_read => csr_readdata[29]~reg0.ENA
csr_read => csr_readdata[28]~reg0.ENA
csr_read => csr_readdata[27]~reg0.ENA
csr_read => csr_readdata[26]~reg0.ENA
csr_read => csr_readdata[25]~reg0.ENA
csr_read => csr_readdata[24]~reg0.ENA
csr_read => csr_readdata[23]~reg0.ENA
csr_read => csr_readdata[22]~reg0.ENA
csr_read => csr_readdata[21]~reg0.ENA
csr_read => csr_readdata[20]~reg0.ENA
csr_read => csr_readdata[19]~reg0.ENA
csr_read => csr_readdata[18]~reg0.ENA
csr_read => csr_readdata[17]~reg0.ENA
csr_read => csr_readdata[16]~reg0.ENA
csr_read => csr_readdata[15]~reg0.ENA
csr_read => csr_readdata[14]~reg0.ENA
csr_read => csr_readdata[13]~reg0.ENA
csr_read => csr_readdata[12]~reg0.ENA
csr_read => csr_readdata[11]~reg0.ENA
csr_read => csr_readdata[10]~reg0.ENA
csr_read => csr_readdata[9]~reg0.ENA
csr_read => csr_readdata[8]~reg0.ENA
csr_read => csr_readdata[7]~reg0.ENA
csr_read => csr_readdata[6]~reg0.ENA
csr_read => csr_readdata[5]~reg0.ENA
csr_read => csr_readdata[4]~reg0.ENA
csr_read => csr_readdata[3]~reg0.ENA
csr_read => csr_readdata[2]~reg0.ENA
csr_read => csr_readdata[1]~reg0.ENA
csr_writedata[0] => ~NO_FANOUT~
csr_writedata[1] => ~NO_FANOUT~
csr_writedata[2] => ~NO_FANOUT~
csr_writedata[3] => ~NO_FANOUT~
csr_writedata[4] => ~NO_FANOUT~
csr_writedata[5] => ~NO_FANOUT~
csr_writedata[6] => ~NO_FANOUT~
csr_writedata[7] => ~NO_FANOUT~
csr_writedata[8] => ~NO_FANOUT~
csr_writedata[9] => ~NO_FANOUT~
csr_writedata[10] => ~NO_FANOUT~
csr_writedata[11] => ~NO_FANOUT~
csr_writedata[12] => ~NO_FANOUT~
csr_writedata[13] => ~NO_FANOUT~
csr_writedata[14] => ~NO_FANOUT~
csr_writedata[15] => ~NO_FANOUT~
csr_writedata[16] => ~NO_FANOUT~
csr_writedata[17] => ~NO_FANOUT~
csr_writedata[18] => ~NO_FANOUT~
csr_writedata[19] => ~NO_FANOUT~
csr_writedata[20] => ~NO_FANOUT~
csr_writedata[21] => ~NO_FANOUT~
csr_writedata[22] => ~NO_FANOUT~
csr_writedata[23] => ~NO_FANOUT~
csr_writedata[24] => ~NO_FANOUT~
csr_writedata[25] => ~NO_FANOUT~
csr_writedata[26] => ~NO_FANOUT~
csr_writedata[27] => ~NO_FANOUT~
csr_writedata[28] => ~NO_FANOUT~
csr_writedata[29] => ~NO_FANOUT~
csr_writedata[30] => ~NO_FANOUT~
csr_writedata[31] => ~NO_FANOUT~


|main|Proyecto:u1|altera_merlin_slave_agent:sdram_1_s1_translator_avalon_universal_slave_0_agent
clk => clk.IN1
reset => reset.IN1
m0_readdata[0] => rdata_fifo_src_data[0].DATAIN
m0_readdata[1] => rdata_fifo_src_data[1].DATAIN
m0_readdata[2] => rdata_fifo_src_data[2].DATAIN
m0_readdata[3] => rdata_fifo_src_data[3].DATAIN
m0_readdata[4] => rdata_fifo_src_data[4].DATAIN
m0_readdata[5] => rdata_fifo_src_data[5].DATAIN
m0_readdata[6] => rdata_fifo_src_data[6].DATAIN
m0_readdata[7] => rdata_fifo_src_data[7].DATAIN
m0_readdata[8] => rdata_fifo_src_data[8].DATAIN
m0_readdata[9] => rdata_fifo_src_data[9].DATAIN
m0_readdata[10] => rdata_fifo_src_data[10].DATAIN
m0_readdata[11] => rdata_fifo_src_data[11].DATAIN
m0_readdata[12] => rdata_fifo_src_data[12].DATAIN
m0_readdata[13] => rdata_fifo_src_data[13].DATAIN
m0_readdata[14] => rdata_fifo_src_data[14].DATAIN
m0_readdata[15] => rdata_fifo_src_data[15].DATAIN
m0_waitrequest => cp_ready.IN1
m0_readdatavalid => rdata_fifo_src_valid.DATAIN
rf_source_ready => cp_ready.IN1
rf_source_ready => m0_read.IN1
rf_source_ready => m0_write.IN1
rf_source_ready => m0_lock.IN1
rf_source_ready => rf_source_valid.IN1
rf_sink_data[0] => ~NO_FANOUT~
rf_sink_data[1] => ~NO_FANOUT~
rf_sink_data[2] => ~NO_FANOUT~
rf_sink_data[3] => ~NO_FANOUT~
rf_sink_data[4] => ~NO_FANOUT~
rf_sink_data[5] => ~NO_FANOUT~
rf_sink_data[6] => ~NO_FANOUT~
rf_sink_data[7] => ~NO_FANOUT~
rf_sink_data[8] => ~NO_FANOUT~
rf_sink_data[9] => ~NO_FANOUT~
rf_sink_data[10] => ~NO_FANOUT~
rf_sink_data[11] => ~NO_FANOUT~
rf_sink_data[12] => ~NO_FANOUT~
rf_sink_data[13] => ~NO_FANOUT~
rf_sink_data[14] => ~NO_FANOUT~
rf_sink_data[15] => ~NO_FANOUT~
rf_sink_data[16] => rp_data[16].DATAIN
rf_sink_data[17] => rp_data[17].DATAIN
rf_sink_data[18] => rf_sink_addr[0].IN1
rf_sink_data[19] => rf_sink_addr[1].IN1
rf_sink_data[20] => rf_sink_addr[2].IN1
rf_sink_data[21] => rf_sink_addr[3].IN1
rf_sink_data[22] => rf_sink_addr[4].IN1
rf_sink_data[23] => rf_sink_addr[5].IN1
rf_sink_data[24] => rf_sink_addr[6].IN1
rf_sink_data[25] => rf_sink_addr[7].IN1
rf_sink_data[26] => rf_sink_addr[8].IN1
rf_sink_data[27] => rf_sink_addr[9].IN1
rf_sink_data[28] => rf_sink_addr[10].IN1
rf_sink_data[29] => rf_sink_addr[11].IN1
rf_sink_data[30] => rf_sink_addr[12].IN1
rf_sink_data[31] => rf_sink_addr[13].IN1
rf_sink_data[32] => rf_sink_addr[14].IN1
rf_sink_data[33] => rf_sink_addr[15].IN1
rf_sink_data[34] => rf_sink_addr[16].IN1
rf_sink_data[35] => rf_sink_addr[17].IN1
rf_sink_data[36] => rf_sink_addr[18].IN1
rf_sink_data[37] => rf_sink_addr[19].IN1
rf_sink_data[38] => rf_sink_addr[20].IN1
rf_sink_data[39] => rf_sink_addr[21].IN1
rf_sink_data[40] => rf_sink_addr[22].IN1
rf_sink_data[41] => rf_sink_addr[23].IN1
rf_sink_data[42] => rf_sink_addr[24].IN1
rf_sink_data[43] => rf_sink_addr[25].IN1
rf_sink_data[44] => rf_sink_addr[26].IN1
rf_sink_data[45] => rf_sink_addr[27].IN1
rf_sink_data[46] => rf_sink_addr[28].IN1
rf_sink_data[47] => rf_sink_addr[29].IN1
rf_sink_data[48] => rf_sink_addr[30].IN1
rf_sink_data[49] => rf_sink_addr[31].IN1
rf_sink_data[50] => rf_sink_compressed.IN1
rf_sink_data[51] => rp_data[51].DATAIN
rf_sink_data[52] => rp_data[52].DATAIN
rf_sink_data[53] => rp_data.IN0
rf_sink_data[54] => rp_data[54].DATAIN
rf_sink_data[55] => rf_sink_byte_cnt[0].IN1
rf_sink_data[56] => rf_sink_byte_cnt[1].IN1
rf_sink_data[57] => rf_sink_byte_cnt[2].IN1
rf_sink_data[58] => rf_sink_byte_cnt[3].IN1
rf_sink_data[59] => rf_sink_byte_cnt[4].IN1
rf_sink_data[60] => rf_sink_byte_cnt[5].IN1
rf_sink_data[61] => rf_sink_burstwrap[0].IN1
rf_sink_data[62] => rf_sink_burstwrap[1].IN1
rf_sink_data[63] => rf_sink_burstwrap[2].IN1
rf_sink_data[64] => rf_sink_burstwrap[3].IN1
rf_sink_data[65] => rf_sink_burstwrap[4].IN1
rf_sink_data[66] => rf_sink_burstwrap[5].IN1
rf_sink_data[67] => rp_data[67].DATAIN
rf_sink_data[68] => rp_data[69].DATAIN
rf_sink_data[69] => rp_data[68].DATAIN
rf_sink_data[70] => rp_data[70].DATAIN
rf_sink_data[71] => rdata_fifo_sink_ready.IN0
rf_sink_data[71] => comb.IN0
rf_sink_valid => rdata_fifo_sink_ready.IN1
rf_sink_valid => comb.IN1
rf_sink_startofpacket => rf_sink_startofpacket.IN1
rf_sink_endofpacket => rf_sink_endofpacket.IN1
rdata_fifo_src_ready => ~NO_FANOUT~
rdata_fifo_sink_data[0] => rp_data[0].DATAIN
rdata_fifo_sink_data[1] => rp_data[1].DATAIN
rdata_fifo_sink_data[2] => rp_data[2].DATAIN
rdata_fifo_sink_data[3] => rp_data[3].DATAIN
rdata_fifo_sink_data[4] => rp_data[4].DATAIN
rdata_fifo_sink_data[5] => rp_data[5].DATAIN
rdata_fifo_sink_data[6] => rp_data[6].DATAIN
rdata_fifo_sink_data[7] => rp_data[7].DATAIN
rdata_fifo_sink_data[8] => rp_data[8].DATAIN
rdata_fifo_sink_data[9] => rp_data[9].DATAIN
rdata_fifo_sink_data[10] => rp_data[10].DATAIN
rdata_fifo_sink_data[11] => rp_data[11].DATAIN
rdata_fifo_sink_data[12] => rp_data[12].DATAIN
rdata_fifo_sink_data[13] => rp_data[13].DATAIN
rdata_fifo_sink_data[14] => rp_data[14].DATAIN
rdata_fifo_sink_data[15] => rp_data[15].DATAIN
rdata_fifo_sink_valid => rp_valid.IN1
rdata_fifo_sink_valid => rdata_fifo_sink_ready.IN0
rdata_fifo_sink_valid => comb.IN1
cp_valid => local_lock.IN0
cp_valid => local_write.IN0
cp_valid => local_read.IN0
cp_valid => local_compressed_read.IN0
cp_data[0] => m0_writedata[0].DATAIN
cp_data[1] => m0_writedata[1].DATAIN
cp_data[2] => m0_writedata[2].DATAIN
cp_data[3] => m0_writedata[3].DATAIN
cp_data[4] => m0_writedata[4].DATAIN
cp_data[5] => m0_writedata[5].DATAIN
cp_data[6] => m0_writedata[6].DATAIN
cp_data[7] => m0_writedata[7].DATAIN
cp_data[8] => m0_writedata[8].DATAIN
cp_data[9] => m0_writedata[9].DATAIN
cp_data[10] => m0_writedata[10].DATAIN
cp_data[11] => m0_writedata[11].DATAIN
cp_data[12] => m0_writedata[12].DATAIN
cp_data[13] => m0_writedata[13].DATAIN
cp_data[14] => m0_writedata[14].DATAIN
cp_data[15] => m0_writedata[15].DATAIN
cp_data[16] => WideOr0.IN0
cp_data[16] => m0_byteenable[0].DATAIN
cp_data[16] => rf_source_data[16].DATAIN
cp_data[17] => WideOr0.IN1
cp_data[17] => m0_byteenable[1].DATAIN
cp_data[17] => rf_source_data[17].DATAIN
cp_data[18] => rf_source_data[18].DATAIN
cp_data[18] => m0_address[0].DATAIN
cp_data[19] => rf_source_data[19].DATAIN
cp_data[19] => m0_address[1].DATAIN
cp_data[20] => rf_source_data[20].DATAIN
cp_data[20] => m0_address[2].DATAIN
cp_data[21] => rf_source_data[21].DATAIN
cp_data[21] => m0_address[3].DATAIN
cp_data[22] => rf_source_data[22].DATAIN
cp_data[22] => m0_address[4].DATAIN
cp_data[23] => rf_source_data[23].DATAIN
cp_data[23] => m0_address[5].DATAIN
cp_data[24] => rf_source_data[24].DATAIN
cp_data[24] => m0_address[6].DATAIN
cp_data[25] => rf_source_data[25].DATAIN
cp_data[25] => m0_address[7].DATAIN
cp_data[26] => rf_source_data[26].DATAIN
cp_data[26] => m0_address[8].DATAIN
cp_data[27] => rf_source_data[27].DATAIN
cp_data[27] => m0_address[9].DATAIN
cp_data[28] => rf_source_data[28].DATAIN
cp_data[28] => m0_address[10].DATAIN
cp_data[29] => rf_source_data[29].DATAIN
cp_data[29] => m0_address[11].DATAIN
cp_data[30] => rf_source_data[30].DATAIN
cp_data[30] => m0_address[12].DATAIN
cp_data[31] => rf_source_data[31].DATAIN
cp_data[31] => m0_address[13].DATAIN
cp_data[32] => rf_source_data[32].DATAIN
cp_data[32] => m0_address[14].DATAIN
cp_data[33] => rf_source_data[33].DATAIN
cp_data[33] => m0_address[15].DATAIN
cp_data[34] => rf_source_data[34].DATAIN
cp_data[34] => m0_address[16].DATAIN
cp_data[35] => rf_source_data[35].DATAIN
cp_data[35] => m0_address[17].DATAIN
cp_data[36] => rf_source_data[36].DATAIN
cp_data[36] => m0_address[18].DATAIN
cp_data[37] => rf_source_data[37].DATAIN
cp_data[37] => m0_address[19].DATAIN
cp_data[38] => rf_source_data[38].DATAIN
cp_data[38] => m0_address[20].DATAIN
cp_data[39] => rf_source_data[39].DATAIN
cp_data[39] => m0_address[21].DATAIN
cp_data[40] => rf_source_data[40].DATAIN
cp_data[40] => m0_address[22].DATAIN
cp_data[41] => rf_source_data[41].DATAIN
cp_data[41] => m0_address[23].DATAIN
cp_data[42] => rf_source_data[42].DATAIN
cp_data[42] => m0_address[24].DATAIN
cp_data[43] => rf_source_data[43].DATAIN
cp_data[43] => m0_address[25].DATAIN
cp_data[44] => rf_source_data[44].DATAIN
cp_data[44] => m0_address[26].DATAIN
cp_data[45] => rf_source_data[45].DATAIN
cp_data[45] => m0_address[27].DATAIN
cp_data[46] => rf_source_data[46].DATAIN
cp_data[46] => m0_address[28].DATAIN
cp_data[47] => rf_source_data[47].DATAIN
cp_data[47] => m0_address[29].DATAIN
cp_data[48] => rf_source_data[48].DATAIN
cp_data[48] => m0_address[30].DATAIN
cp_data[49] => rf_source_data[49].DATAIN
cp_data[49] => m0_address[31].DATAIN
cp_data[50] => local_compressed_read.IN1
cp_data[50] => rf_source_data[50].DATAIN
cp_data[51] => rf_source_data[51].DATAIN
cp_data[51] => nonposted_write_endofpacket.IN1
cp_data[52] => local_write.IN1
cp_data[52] => rf_source_data[52].DATAIN
cp_data[53] => local_read.IN1
cp_data[53] => rf_source_data[53].DATAIN
cp_data[54] => local_lock.IN1
cp_data[54] => rf_source_data[54].DATAIN
cp_data[55] => m0_burstcount.DATAA
cp_data[55] => rf_source_data[55].DATAIN
cp_data[56] => m0_burstcount.DATAA
cp_data[56] => rf_source_data[56].DATAIN
cp_data[57] => rf_source_data[57].DATAIN
cp_data[58] => rf_source_data[58].DATAIN
cp_data[59] => rf_source_data[59].DATAIN
cp_data[60] => rf_source_data[60].DATAIN
cp_data[61] => rf_source_data[61].DATAIN
cp_data[62] => rf_source_data[62].DATAIN
cp_data[63] => rf_source_data[63].DATAIN
cp_data[64] => rf_source_data[64].DATAIN
cp_data[65] => rf_source_data[65].DATAIN
cp_data[66] => rf_source_data[66].DATAIN
cp_data[67] => rf_source_data[67].DATAIN
cp_data[68] => rf_source_data[68].DATAIN
cp_data[69] => rf_source_data[69].DATAIN
cp_data[70] => rf_source_data[70].DATAIN
cp_data[70] => m0_debugaccess.DATAIN
cp_channel[0] => ~NO_FANOUT~
cp_channel[1] => ~NO_FANOUT~
cp_startofpacket => rf_source_startofpacket.DATAIN
cp_endofpacket => nonposted_write_endofpacket.IN1
cp_endofpacket => rf_source_endofpacket.DATAIN
rp_ready => rp_ready.IN1


|main|Proyecto:u1|altera_merlin_slave_agent:sdram_1_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
clk => burst_uncompress_address_offset[0].CLK
clk => burst_uncompress_address_offset[1].CLK
clk => burst_uncompress_address_offset[2].CLK
clk => burst_uncompress_address_offset[3].CLK
clk => burst_uncompress_address_offset[4].CLK
clk => burst_uncompress_address_offset[5].CLK
clk => burst_uncompress_address_offset[6].CLK
clk => burst_uncompress_address_offset[7].CLK
clk => burst_uncompress_address_offset[8].CLK
clk => burst_uncompress_address_offset[9].CLK
clk => burst_uncompress_address_offset[10].CLK
clk => burst_uncompress_address_offset[11].CLK
clk => burst_uncompress_address_offset[12].CLK
clk => burst_uncompress_address_offset[13].CLK
clk => burst_uncompress_address_offset[14].CLK
clk => burst_uncompress_address_offset[15].CLK
clk => burst_uncompress_address_offset[16].CLK
clk => burst_uncompress_address_offset[17].CLK
clk => burst_uncompress_address_offset[18].CLK
clk => burst_uncompress_address_offset[19].CLK
clk => burst_uncompress_address_offset[20].CLK
clk => burst_uncompress_address_offset[21].CLK
clk => burst_uncompress_address_offset[22].CLK
clk => burst_uncompress_address_offset[23].CLK
clk => burst_uncompress_address_offset[24].CLK
clk => burst_uncompress_address_offset[25].CLK
clk => burst_uncompress_address_offset[26].CLK
clk => burst_uncompress_address_offset[27].CLK
clk => burst_uncompress_address_offset[28].CLK
clk => burst_uncompress_address_offset[29].CLK
clk => burst_uncompress_address_offset[30].CLK
clk => burst_uncompress_address_offset[31].CLK
clk => burst_uncompress_address_base[0].CLK
clk => burst_uncompress_address_base[1].CLK
clk => burst_uncompress_address_base[2].CLK
clk => burst_uncompress_address_base[3].CLK
clk => burst_uncompress_address_base[4].CLK
clk => burst_uncompress_address_base[5].CLK
clk => burst_uncompress_address_base[6].CLK
clk => burst_uncompress_address_base[7].CLK
clk => burst_uncompress_address_base[8].CLK
clk => burst_uncompress_address_base[9].CLK
clk => burst_uncompress_address_base[10].CLK
clk => burst_uncompress_address_base[11].CLK
clk => burst_uncompress_address_base[12].CLK
clk => burst_uncompress_address_base[13].CLK
clk => burst_uncompress_address_base[14].CLK
clk => burst_uncompress_address_base[15].CLK
clk => burst_uncompress_address_base[16].CLK
clk => burst_uncompress_address_base[17].CLK
clk => burst_uncompress_address_base[18].CLK
clk => burst_uncompress_address_base[19].CLK
clk => burst_uncompress_address_base[20].CLK
clk => burst_uncompress_address_base[21].CLK
clk => burst_uncompress_address_base[22].CLK
clk => burst_uncompress_address_base[23].CLK
clk => burst_uncompress_address_base[24].CLK
clk => burst_uncompress_address_base[25].CLK
clk => burst_uncompress_address_base[26].CLK
clk => burst_uncompress_address_base[27].CLK
clk => burst_uncompress_address_base[28].CLK
clk => burst_uncompress_address_base[29].CLK
clk => burst_uncompress_address_base[30].CLK
clk => burst_uncompress_address_base[31].CLK
clk => burst_uncompress_byte_counter[0].CLK
clk => burst_uncompress_byte_counter[1].CLK
clk => burst_uncompress_byte_counter[2].CLK
clk => burst_uncompress_byte_counter[3].CLK
clk => burst_uncompress_byte_counter[4].CLK
clk => burst_uncompress_byte_counter[5].CLK
clk => burst_uncompress_busy.CLK
reset => burst_uncompress_address_offset[0].ACLR
reset => burst_uncompress_address_offset[1].ACLR
reset => burst_uncompress_address_offset[2].ACLR
reset => burst_uncompress_address_offset[3].ACLR
reset => burst_uncompress_address_offset[4].ACLR
reset => burst_uncompress_address_offset[5].ACLR
reset => burst_uncompress_address_offset[6].ACLR
reset => burst_uncompress_address_offset[7].ACLR
reset => burst_uncompress_address_offset[8].ACLR
reset => burst_uncompress_address_offset[9].ACLR
reset => burst_uncompress_address_offset[10].ACLR
reset => burst_uncompress_address_offset[11].ACLR
reset => burst_uncompress_address_offset[12].ACLR
reset => burst_uncompress_address_offset[13].ACLR
reset => burst_uncompress_address_offset[14].ACLR
reset => burst_uncompress_address_offset[15].ACLR
reset => burst_uncompress_address_offset[16].ACLR
reset => burst_uncompress_address_offset[17].ACLR
reset => burst_uncompress_address_offset[18].ACLR
reset => burst_uncompress_address_offset[19].ACLR
reset => burst_uncompress_address_offset[20].ACLR
reset => burst_uncompress_address_offset[21].ACLR
reset => burst_uncompress_address_offset[22].ACLR
reset => burst_uncompress_address_offset[23].ACLR
reset => burst_uncompress_address_offset[24].ACLR
reset => burst_uncompress_address_offset[25].ACLR
reset => burst_uncompress_address_offset[26].ACLR
reset => burst_uncompress_address_offset[27].ACLR
reset => burst_uncompress_address_offset[28].ACLR
reset => burst_uncompress_address_offset[29].ACLR
reset => burst_uncompress_address_offset[30].ACLR
reset => burst_uncompress_address_offset[31].ACLR
reset => burst_uncompress_address_base[0].ACLR
reset => burst_uncompress_address_base[1].ACLR
reset => burst_uncompress_address_base[2].ACLR
reset => burst_uncompress_address_base[3].ACLR
reset => burst_uncompress_address_base[4].ACLR
reset => burst_uncompress_address_base[5].ACLR
reset => burst_uncompress_address_base[6].ACLR
reset => burst_uncompress_address_base[7].ACLR
reset => burst_uncompress_address_base[8].ACLR
reset => burst_uncompress_address_base[9].ACLR
reset => burst_uncompress_address_base[10].ACLR
reset => burst_uncompress_address_base[11].ACLR
reset => burst_uncompress_address_base[12].ACLR
reset => burst_uncompress_address_base[13].ACLR
reset => burst_uncompress_address_base[14].ACLR
reset => burst_uncompress_address_base[15].ACLR
reset => burst_uncompress_address_base[16].ACLR
reset => burst_uncompress_address_base[17].ACLR
reset => burst_uncompress_address_base[18].ACLR
reset => burst_uncompress_address_base[19].ACLR
reset => burst_uncompress_address_base[20].ACLR
reset => burst_uncompress_address_base[21].ACLR
reset => burst_uncompress_address_base[22].ACLR
reset => burst_uncompress_address_base[23].ACLR
reset => burst_uncompress_address_base[24].ACLR
reset => burst_uncompress_address_base[25].ACLR
reset => burst_uncompress_address_base[26].ACLR
reset => burst_uncompress_address_base[27].ACLR
reset => burst_uncompress_address_base[28].ACLR
reset => burst_uncompress_address_base[29].ACLR
reset => burst_uncompress_address_base[30].ACLR
reset => burst_uncompress_address_base[31].ACLR
reset => burst_uncompress_byte_counter[0].ACLR
reset => burst_uncompress_byte_counter[1].ACLR
reset => burst_uncompress_byte_counter[2].ACLR
reset => burst_uncompress_byte_counter[3].ACLR
reset => burst_uncompress_byte_counter[4].ACLR
reset => burst_uncompress_byte_counter[5].ACLR
reset => burst_uncompress_busy.ACLR
sink_startofpacket => source_startofpacket.IN1
sink_endofpacket => source_endofpacket.IN1
sink_valid => first_packet_beat.IN1
sink_valid => last_packet_beat.IN1
sink_valid => last_packet_beat.IN1
sink_valid => always0.IN1
sink_valid => sink_ready.IN0
sink_valid => source_valid.DATAIN
sink_addr[0] => burst_uncompress_address_base.IN0
sink_addr[0] => comb.DATAB
sink_addr[0] => source_addr.DATAB
sink_addr[1] => burst_uncompress_address_base.IN0
sink_addr[1] => comb.DATAB
sink_addr[1] => source_addr.DATAB
sink_addr[2] => burst_uncompress_address_base.IN0
sink_addr[2] => comb.DATAB
sink_addr[2] => source_addr.DATAB
sink_addr[3] => burst_uncompress_address_base.IN0
sink_addr[3] => comb.DATAB
sink_addr[3] => source_addr.DATAB
sink_addr[4] => burst_uncompress_address_base.IN0
sink_addr[4] => comb.DATAB
sink_addr[4] => source_addr.DATAB
sink_addr[5] => burst_uncompress_address_base.IN0
sink_addr[5] => comb.DATAB
sink_addr[5] => source_addr.DATAB
sink_addr[6] => burst_uncompress_address_base.IN0
sink_addr[6] => comb.DATAB
sink_addr[6] => source_addr.DATAB
sink_addr[7] => burst_uncompress_address_base.IN0
sink_addr[7] => comb.DATAB
sink_addr[7] => source_addr.DATAB
sink_addr[8] => burst_uncompress_address_base.IN0
sink_addr[8] => comb.DATAB
sink_addr[8] => source_addr.DATAB
sink_addr[9] => burst_uncompress_address_base.IN0
sink_addr[9] => comb.DATAB
sink_addr[9] => source_addr.DATAB
sink_addr[10] => burst_uncompress_address_base.IN0
sink_addr[10] => comb.DATAB
sink_addr[10] => source_addr.DATAB
sink_addr[11] => burst_uncompress_address_base.IN0
sink_addr[11] => comb.DATAB
sink_addr[11] => source_addr.DATAB
sink_addr[12] => burst_uncompress_address_base.IN0
sink_addr[12] => comb.DATAB
sink_addr[12] => source_addr.DATAB
sink_addr[13] => burst_uncompress_address_base.IN0
sink_addr[13] => comb.DATAB
sink_addr[13] => source_addr.DATAB
sink_addr[14] => burst_uncompress_address_base.IN0
sink_addr[14] => comb.DATAB
sink_addr[14] => source_addr.DATAB
sink_addr[15] => burst_uncompress_address_base.IN0
sink_addr[15] => comb.DATAB
sink_addr[15] => source_addr.DATAB
sink_addr[16] => burst_uncompress_address_base.IN0
sink_addr[16] => comb.DATAB
sink_addr[16] => source_addr.DATAB
sink_addr[17] => burst_uncompress_address_base.IN0
sink_addr[17] => comb.DATAB
sink_addr[17] => source_addr.DATAB
sink_addr[18] => burst_uncompress_address_base.IN0
sink_addr[18] => comb.DATAB
sink_addr[18] => source_addr.DATAB
sink_addr[19] => burst_uncompress_address_base.IN0
sink_addr[19] => comb.DATAB
sink_addr[19] => source_addr.DATAB
sink_addr[20] => burst_uncompress_address_base.IN0
sink_addr[20] => comb.DATAB
sink_addr[20] => source_addr.DATAB
sink_addr[21] => burst_uncompress_address_base.IN0
sink_addr[21] => comb.DATAB
sink_addr[21] => source_addr.DATAB
sink_addr[22] => burst_uncompress_address_base.IN0
sink_addr[22] => comb.DATAB
sink_addr[22] => source_addr.DATAB
sink_addr[23] => burst_uncompress_address_base.IN0
sink_addr[23] => comb.DATAB
sink_addr[23] => source_addr.DATAB
sink_addr[24] => burst_uncompress_address_base.IN0
sink_addr[24] => comb.DATAB
sink_addr[24] => source_addr.DATAB
sink_addr[25] => burst_uncompress_address_base.IN0
sink_addr[25] => comb.DATAB
sink_addr[25] => source_addr.DATAB
sink_addr[26] => burst_uncompress_address_base.IN0
sink_addr[26] => comb.DATAB
sink_addr[26] => source_addr.DATAB
sink_addr[27] => burst_uncompress_address_base.IN0
sink_addr[27] => comb.DATAB
sink_addr[27] => source_addr.DATAB
sink_addr[28] => burst_uncompress_address_base.IN0
sink_addr[28] => comb.DATAB
sink_addr[28] => source_addr.DATAB
sink_addr[29] => burst_uncompress_address_base.IN0
sink_addr[29] => comb.DATAB
sink_addr[29] => source_addr.DATAB
sink_addr[30] => burst_uncompress_address_base.IN0
sink_addr[30] => comb.DATAB
sink_addr[30] => source_addr.DATAB
sink_addr[31] => burst_uncompress_address_base.IN0
sink_addr[31] => comb.DATAB
sink_addr[31] => source_addr.DATAB
sink_burstwrap[0] => p1_burst_uncompress_address_offset[0].IN1
sink_burstwrap[0] => source_burstwrap[0].DATAIN
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[1] => p1_burst_uncompress_address_offset[1].IN1
sink_burstwrap[1] => source_burstwrap[1].DATAIN
sink_burstwrap[1] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[2].IN1
sink_burstwrap[2] => source_burstwrap[2].DATAIN
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[3] => p1_burst_uncompress_address_offset[3].IN1
sink_burstwrap[3] => source_burstwrap[3].DATAIN
sink_burstwrap[3] => burst_uncompress_address_base.IN1
sink_burstwrap[4] => p1_burst_uncompress_address_offset[4].IN1
sink_burstwrap[4] => source_burstwrap[4].DATAIN
sink_burstwrap[4] => burst_uncompress_address_base.IN1
sink_burstwrap[5] => p1_burst_uncompress_address_offset[5].IN1
sink_burstwrap[5] => p1_burst_uncompress_address_offset[31].IN1
sink_burstwrap[5] => p1_burst_uncompress_address_offset[30].IN1
sink_burstwrap[5] => p1_burst_uncompress_address_offset[29].IN1
sink_burstwrap[5] => p1_burst_uncompress_address_offset[28].IN1
sink_burstwrap[5] => p1_burst_uncompress_address_offset[27].IN1
sink_burstwrap[5] => p1_burst_uncompress_address_offset[26].IN1
sink_burstwrap[5] => p1_burst_uncompress_address_offset[25].IN1
sink_burstwrap[5] => p1_burst_uncompress_address_offset[24].IN1
sink_burstwrap[5] => p1_burst_uncompress_address_offset[23].IN1
sink_burstwrap[5] => p1_burst_uncompress_address_offset[22].IN1
sink_burstwrap[5] => p1_burst_uncompress_address_offset[21].IN1
sink_burstwrap[5] => p1_burst_uncompress_address_offset[20].IN1
sink_burstwrap[5] => p1_burst_uncompress_address_offset[19].IN1
sink_burstwrap[5] => p1_burst_uncompress_address_offset[18].IN1
sink_burstwrap[5] => p1_burst_uncompress_address_offset[17].IN1
sink_burstwrap[5] => p1_burst_uncompress_address_offset[16].IN1
sink_burstwrap[5] => p1_burst_uncompress_address_offset[15].IN1
sink_burstwrap[5] => p1_burst_uncompress_address_offset[14].IN1
sink_burstwrap[5] => p1_burst_uncompress_address_offset[13].IN1
sink_burstwrap[5] => p1_burst_uncompress_address_offset[12].IN1
sink_burstwrap[5] => p1_burst_uncompress_address_offset[11].IN1
sink_burstwrap[5] => p1_burst_uncompress_address_offset[10].IN1
sink_burstwrap[5] => p1_burst_uncompress_address_offset[9].IN1
sink_burstwrap[5] => p1_burst_uncompress_address_offset[8].IN1
sink_burstwrap[5] => p1_burst_uncompress_address_offset[7].IN1
sink_burstwrap[5] => p1_burst_uncompress_address_offset[6].IN1
sink_burstwrap[5] => source_burstwrap[5].DATAIN
sink_burstwrap[5] => burst_uncompress_address_base.IN1
sink_burstwrap[5] => burst_uncompress_address_base.IN1
sink_burstwrap[5] => burst_uncompress_address_base.IN1
sink_burstwrap[5] => burst_uncompress_address_base.IN1
sink_burstwrap[5] => burst_uncompress_address_base.IN1
sink_burstwrap[5] => burst_uncompress_address_base.IN1
sink_burstwrap[5] => burst_uncompress_address_base.IN1
sink_burstwrap[5] => burst_uncompress_address_base.IN1
sink_burstwrap[5] => burst_uncompress_address_base.IN1
sink_burstwrap[5] => burst_uncompress_address_base.IN1
sink_burstwrap[5] => burst_uncompress_address_base.IN1
sink_burstwrap[5] => burst_uncompress_address_base.IN1
sink_burstwrap[5] => burst_uncompress_address_base.IN1
sink_burstwrap[5] => burst_uncompress_address_base.IN1
sink_burstwrap[5] => burst_uncompress_address_base.IN1
sink_burstwrap[5] => burst_uncompress_address_base.IN1
sink_burstwrap[5] => burst_uncompress_address_base.IN1
sink_burstwrap[5] => burst_uncompress_address_base.IN1
sink_burstwrap[5] => burst_uncompress_address_base.IN1
sink_burstwrap[5] => burst_uncompress_address_base.IN1
sink_burstwrap[5] => burst_uncompress_address_base.IN1
sink_burstwrap[5] => burst_uncompress_address_base.IN1
sink_burstwrap[5] => burst_uncompress_address_base.IN1
sink_burstwrap[5] => burst_uncompress_address_base.IN1
sink_burstwrap[5] => burst_uncompress_address_base.IN1
sink_burstwrap[5] => burst_uncompress_address_base.IN1
sink_burstwrap[5] => burst_uncompress_address_base.IN1
sink_byte_cnt[0] => source_byte_cnt.DATAB
sink_byte_cnt[0] => Add1.IN12
sink_byte_cnt[0] => Equal1.IN4
sink_byte_cnt[1] => source_byte_cnt.DATAB
sink_byte_cnt[1] => Add1.IN11
sink_byte_cnt[1] => Equal1.IN5
sink_byte_cnt[2] => source_byte_cnt.DATAB
sink_byte_cnt[2] => Add1.IN10
sink_byte_cnt[2] => Equal1.IN3
sink_byte_cnt[3] => source_byte_cnt.DATAB
sink_byte_cnt[3] => Add1.IN9
sink_byte_cnt[3] => Equal1.IN2
sink_byte_cnt[4] => source_byte_cnt.DATAB
sink_byte_cnt[4] => Add1.IN8
sink_byte_cnt[4] => Equal1.IN1
sink_byte_cnt[5] => source_byte_cnt.DATAB
sink_byte_cnt[5] => Add1.IN7
sink_byte_cnt[5] => Equal1.IN0
sink_is_compressed => last_packet_beat.IN1
source_ready => always1.IN1
source_ready => sink_ready.IN1


|main|Proyecto:u1|altera_avalon_sc_fifo:sdram_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
clk => csr_readdata[0]~reg0.CLK
clk => csr_readdata[1]~reg0.CLK
clk => csr_readdata[2]~reg0.CLK
clk => csr_readdata[3]~reg0.CLK
clk => csr_readdata[4]~reg0.CLK
clk => csr_readdata[5]~reg0.CLK
clk => csr_readdata[6]~reg0.CLK
clk => csr_readdata[7]~reg0.CLK
clk => csr_readdata[8]~reg0.CLK
clk => csr_readdata[9]~reg0.CLK
clk => csr_readdata[10]~reg0.CLK
clk => csr_readdata[11]~reg0.CLK
clk => csr_readdata[12]~reg0.CLK
clk => csr_readdata[13]~reg0.CLK
clk => csr_readdata[14]~reg0.CLK
clk => csr_readdata[15]~reg0.CLK
clk => csr_readdata[16]~reg0.CLK
clk => csr_readdata[17]~reg0.CLK
clk => csr_readdata[18]~reg0.CLK
clk => csr_readdata[19]~reg0.CLK
clk => csr_readdata[20]~reg0.CLK
clk => csr_readdata[21]~reg0.CLK
clk => csr_readdata[22]~reg0.CLK
clk => csr_readdata[23]~reg0.CLK
clk => csr_readdata[24]~reg0.CLK
clk => csr_readdata[25]~reg0.CLK
clk => csr_readdata[26]~reg0.CLK
clk => csr_readdata[27]~reg0.CLK
clk => csr_readdata[28]~reg0.CLK
clk => csr_readdata[29]~reg0.CLK
clk => csr_readdata[30]~reg0.CLK
clk => csr_readdata[31]~reg0.CLK
clk => mem_used[5].CLK
clk => mem_used[4].CLK
clk => mem_used[3].CLK
clk => mem_used[2].CLK
clk => mem_used[1].CLK
clk => mem_used[6].CLK
clk => mem_used[0].CLK
clk => mem[6][0].CLK
clk => mem[6][1].CLK
clk => mem[6][2].CLK
clk => mem[6][3].CLK
clk => mem[6][4].CLK
clk => mem[6][5].CLK
clk => mem[6][6].CLK
clk => mem[6][7].CLK
clk => mem[6][8].CLK
clk => mem[6][9].CLK
clk => mem[6][10].CLK
clk => mem[6][11].CLK
clk => mem[6][12].CLK
clk => mem[6][13].CLK
clk => mem[6][14].CLK
clk => mem[6][15].CLK
clk => mem[6][16].CLK
clk => mem[6][17].CLK
clk => mem[6][18].CLK
clk => mem[6][19].CLK
clk => mem[6][20].CLK
clk => mem[6][21].CLK
clk => mem[6][22].CLK
clk => mem[6][23].CLK
clk => mem[6][24].CLK
clk => mem[6][25].CLK
clk => mem[6][26].CLK
clk => mem[6][27].CLK
clk => mem[6][28].CLK
clk => mem[6][29].CLK
clk => mem[6][30].CLK
clk => mem[6][31].CLK
clk => mem[6][32].CLK
clk => mem[6][33].CLK
clk => mem[6][34].CLK
clk => mem[6][35].CLK
clk => mem[6][36].CLK
clk => mem[6][37].CLK
clk => mem[6][38].CLK
clk => mem[6][39].CLK
clk => mem[6][40].CLK
clk => mem[6][41].CLK
clk => mem[6][42].CLK
clk => mem[6][43].CLK
clk => mem[6][44].CLK
clk => mem[6][45].CLK
clk => mem[6][46].CLK
clk => mem[6][47].CLK
clk => mem[6][48].CLK
clk => mem[6][49].CLK
clk => mem[6][50].CLK
clk => mem[6][51].CLK
clk => mem[6][52].CLK
clk => mem[6][53].CLK
clk => mem[6][54].CLK
clk => mem[6][55].CLK
clk => mem[6][56].CLK
clk => mem[6][57].CLK
clk => mem[6][58].CLK
clk => mem[6][59].CLK
clk => mem[6][60].CLK
clk => mem[6][61].CLK
clk => mem[6][62].CLK
clk => mem[6][63].CLK
clk => mem[6][64].CLK
clk => mem[6][65].CLK
clk => mem[6][66].CLK
clk => mem[6][67].CLK
clk => mem[6][68].CLK
clk => mem[6][69].CLK
clk => mem[6][70].CLK
clk => mem[6][71].CLK
clk => mem[6][72].CLK
clk => mem[6][73].CLK
clk => mem[5][0].CLK
clk => mem[5][1].CLK
clk => mem[5][2].CLK
clk => mem[5][3].CLK
clk => mem[5][4].CLK
clk => mem[5][5].CLK
clk => mem[5][6].CLK
clk => mem[5][7].CLK
clk => mem[5][8].CLK
clk => mem[5][9].CLK
clk => mem[5][10].CLK
clk => mem[5][11].CLK
clk => mem[5][12].CLK
clk => mem[5][13].CLK
clk => mem[5][14].CLK
clk => mem[5][15].CLK
clk => mem[5][16].CLK
clk => mem[5][17].CLK
clk => mem[5][18].CLK
clk => mem[5][19].CLK
clk => mem[5][20].CLK
clk => mem[5][21].CLK
clk => mem[5][22].CLK
clk => mem[5][23].CLK
clk => mem[5][24].CLK
clk => mem[5][25].CLK
clk => mem[5][26].CLK
clk => mem[5][27].CLK
clk => mem[5][28].CLK
clk => mem[5][29].CLK
clk => mem[5][30].CLK
clk => mem[5][31].CLK
clk => mem[5][32].CLK
clk => mem[5][33].CLK
clk => mem[5][34].CLK
clk => mem[5][35].CLK
clk => mem[5][36].CLK
clk => mem[5][37].CLK
clk => mem[5][38].CLK
clk => mem[5][39].CLK
clk => mem[5][40].CLK
clk => mem[5][41].CLK
clk => mem[5][42].CLK
clk => mem[5][43].CLK
clk => mem[5][44].CLK
clk => mem[5][45].CLK
clk => mem[5][46].CLK
clk => mem[5][47].CLK
clk => mem[5][48].CLK
clk => mem[5][49].CLK
clk => mem[5][50].CLK
clk => mem[5][51].CLK
clk => mem[5][52].CLK
clk => mem[5][53].CLK
clk => mem[5][54].CLK
clk => mem[5][55].CLK
clk => mem[5][56].CLK
clk => mem[5][57].CLK
clk => mem[5][58].CLK
clk => mem[5][59].CLK
clk => mem[5][60].CLK
clk => mem[5][61].CLK
clk => mem[5][62].CLK
clk => mem[5][63].CLK
clk => mem[5][64].CLK
clk => mem[5][65].CLK
clk => mem[5][66].CLK
clk => mem[5][67].CLK
clk => mem[5][68].CLK
clk => mem[5][69].CLK
clk => mem[5][70].CLK
clk => mem[5][71].CLK
clk => mem[5][72].CLK
clk => mem[5][73].CLK
clk => mem[4][0].CLK
clk => mem[4][1].CLK
clk => mem[4][2].CLK
clk => mem[4][3].CLK
clk => mem[4][4].CLK
clk => mem[4][5].CLK
clk => mem[4][6].CLK
clk => mem[4][7].CLK
clk => mem[4][8].CLK
clk => mem[4][9].CLK
clk => mem[4][10].CLK
clk => mem[4][11].CLK
clk => mem[4][12].CLK
clk => mem[4][13].CLK
clk => mem[4][14].CLK
clk => mem[4][15].CLK
clk => mem[4][16].CLK
clk => mem[4][17].CLK
clk => mem[4][18].CLK
clk => mem[4][19].CLK
clk => mem[4][20].CLK
clk => mem[4][21].CLK
clk => mem[4][22].CLK
clk => mem[4][23].CLK
clk => mem[4][24].CLK
clk => mem[4][25].CLK
clk => mem[4][26].CLK
clk => mem[4][27].CLK
clk => mem[4][28].CLK
clk => mem[4][29].CLK
clk => mem[4][30].CLK
clk => mem[4][31].CLK
clk => mem[4][32].CLK
clk => mem[4][33].CLK
clk => mem[4][34].CLK
clk => mem[4][35].CLK
clk => mem[4][36].CLK
clk => mem[4][37].CLK
clk => mem[4][38].CLK
clk => mem[4][39].CLK
clk => mem[4][40].CLK
clk => mem[4][41].CLK
clk => mem[4][42].CLK
clk => mem[4][43].CLK
clk => mem[4][44].CLK
clk => mem[4][45].CLK
clk => mem[4][46].CLK
clk => mem[4][47].CLK
clk => mem[4][48].CLK
clk => mem[4][49].CLK
clk => mem[4][50].CLK
clk => mem[4][51].CLK
clk => mem[4][52].CLK
clk => mem[4][53].CLK
clk => mem[4][54].CLK
clk => mem[4][55].CLK
clk => mem[4][56].CLK
clk => mem[4][57].CLK
clk => mem[4][58].CLK
clk => mem[4][59].CLK
clk => mem[4][60].CLK
clk => mem[4][61].CLK
clk => mem[4][62].CLK
clk => mem[4][63].CLK
clk => mem[4][64].CLK
clk => mem[4][65].CLK
clk => mem[4][66].CLK
clk => mem[4][67].CLK
clk => mem[4][68].CLK
clk => mem[4][69].CLK
clk => mem[4][70].CLK
clk => mem[4][71].CLK
clk => mem[4][72].CLK
clk => mem[4][73].CLK
clk => mem[3][0].CLK
clk => mem[3][1].CLK
clk => mem[3][2].CLK
clk => mem[3][3].CLK
clk => mem[3][4].CLK
clk => mem[3][5].CLK
clk => mem[3][6].CLK
clk => mem[3][7].CLK
clk => mem[3][8].CLK
clk => mem[3][9].CLK
clk => mem[3][10].CLK
clk => mem[3][11].CLK
clk => mem[3][12].CLK
clk => mem[3][13].CLK
clk => mem[3][14].CLK
clk => mem[3][15].CLK
clk => mem[3][16].CLK
clk => mem[3][17].CLK
clk => mem[3][18].CLK
clk => mem[3][19].CLK
clk => mem[3][20].CLK
clk => mem[3][21].CLK
clk => mem[3][22].CLK
clk => mem[3][23].CLK
clk => mem[3][24].CLK
clk => mem[3][25].CLK
clk => mem[3][26].CLK
clk => mem[3][27].CLK
clk => mem[3][28].CLK
clk => mem[3][29].CLK
clk => mem[3][30].CLK
clk => mem[3][31].CLK
clk => mem[3][32].CLK
clk => mem[3][33].CLK
clk => mem[3][34].CLK
clk => mem[3][35].CLK
clk => mem[3][36].CLK
clk => mem[3][37].CLK
clk => mem[3][38].CLK
clk => mem[3][39].CLK
clk => mem[3][40].CLK
clk => mem[3][41].CLK
clk => mem[3][42].CLK
clk => mem[3][43].CLK
clk => mem[3][44].CLK
clk => mem[3][45].CLK
clk => mem[3][46].CLK
clk => mem[3][47].CLK
clk => mem[3][48].CLK
clk => mem[3][49].CLK
clk => mem[3][50].CLK
clk => mem[3][51].CLK
clk => mem[3][52].CLK
clk => mem[3][53].CLK
clk => mem[3][54].CLK
clk => mem[3][55].CLK
clk => mem[3][56].CLK
clk => mem[3][57].CLK
clk => mem[3][58].CLK
clk => mem[3][59].CLK
clk => mem[3][60].CLK
clk => mem[3][61].CLK
clk => mem[3][62].CLK
clk => mem[3][63].CLK
clk => mem[3][64].CLK
clk => mem[3][65].CLK
clk => mem[3][66].CLK
clk => mem[3][67].CLK
clk => mem[3][68].CLK
clk => mem[3][69].CLK
clk => mem[3][70].CLK
clk => mem[3][71].CLK
clk => mem[3][72].CLK
clk => mem[3][73].CLK
clk => mem[2][0].CLK
clk => mem[2][1].CLK
clk => mem[2][2].CLK
clk => mem[2][3].CLK
clk => mem[2][4].CLK
clk => mem[2][5].CLK
clk => mem[2][6].CLK
clk => mem[2][7].CLK
clk => mem[2][8].CLK
clk => mem[2][9].CLK
clk => mem[2][10].CLK
clk => mem[2][11].CLK
clk => mem[2][12].CLK
clk => mem[2][13].CLK
clk => mem[2][14].CLK
clk => mem[2][15].CLK
clk => mem[2][16].CLK
clk => mem[2][17].CLK
clk => mem[2][18].CLK
clk => mem[2][19].CLK
clk => mem[2][20].CLK
clk => mem[2][21].CLK
clk => mem[2][22].CLK
clk => mem[2][23].CLK
clk => mem[2][24].CLK
clk => mem[2][25].CLK
clk => mem[2][26].CLK
clk => mem[2][27].CLK
clk => mem[2][28].CLK
clk => mem[2][29].CLK
clk => mem[2][30].CLK
clk => mem[2][31].CLK
clk => mem[2][32].CLK
clk => mem[2][33].CLK
clk => mem[2][34].CLK
clk => mem[2][35].CLK
clk => mem[2][36].CLK
clk => mem[2][37].CLK
clk => mem[2][38].CLK
clk => mem[2][39].CLK
clk => mem[2][40].CLK
clk => mem[2][41].CLK
clk => mem[2][42].CLK
clk => mem[2][43].CLK
clk => mem[2][44].CLK
clk => mem[2][45].CLK
clk => mem[2][46].CLK
clk => mem[2][47].CLK
clk => mem[2][48].CLK
clk => mem[2][49].CLK
clk => mem[2][50].CLK
clk => mem[2][51].CLK
clk => mem[2][52].CLK
clk => mem[2][53].CLK
clk => mem[2][54].CLK
clk => mem[2][55].CLK
clk => mem[2][56].CLK
clk => mem[2][57].CLK
clk => mem[2][58].CLK
clk => mem[2][59].CLK
clk => mem[2][60].CLK
clk => mem[2][61].CLK
clk => mem[2][62].CLK
clk => mem[2][63].CLK
clk => mem[2][64].CLK
clk => mem[2][65].CLK
clk => mem[2][66].CLK
clk => mem[2][67].CLK
clk => mem[2][68].CLK
clk => mem[2][69].CLK
clk => mem[2][70].CLK
clk => mem[2][71].CLK
clk => mem[2][72].CLK
clk => mem[2][73].CLK
clk => mem[1][0].CLK
clk => mem[1][1].CLK
clk => mem[1][2].CLK
clk => mem[1][3].CLK
clk => mem[1][4].CLK
clk => mem[1][5].CLK
clk => mem[1][6].CLK
clk => mem[1][7].CLK
clk => mem[1][8].CLK
clk => mem[1][9].CLK
clk => mem[1][10].CLK
clk => mem[1][11].CLK
clk => mem[1][12].CLK
clk => mem[1][13].CLK
clk => mem[1][14].CLK
clk => mem[1][15].CLK
clk => mem[1][16].CLK
clk => mem[1][17].CLK
clk => mem[1][18].CLK
clk => mem[1][19].CLK
clk => mem[1][20].CLK
clk => mem[1][21].CLK
clk => mem[1][22].CLK
clk => mem[1][23].CLK
clk => mem[1][24].CLK
clk => mem[1][25].CLK
clk => mem[1][26].CLK
clk => mem[1][27].CLK
clk => mem[1][28].CLK
clk => mem[1][29].CLK
clk => mem[1][30].CLK
clk => mem[1][31].CLK
clk => mem[1][32].CLK
clk => mem[1][33].CLK
clk => mem[1][34].CLK
clk => mem[1][35].CLK
clk => mem[1][36].CLK
clk => mem[1][37].CLK
clk => mem[1][38].CLK
clk => mem[1][39].CLK
clk => mem[1][40].CLK
clk => mem[1][41].CLK
clk => mem[1][42].CLK
clk => mem[1][43].CLK
clk => mem[1][44].CLK
clk => mem[1][45].CLK
clk => mem[1][46].CLK
clk => mem[1][47].CLK
clk => mem[1][48].CLK
clk => mem[1][49].CLK
clk => mem[1][50].CLK
clk => mem[1][51].CLK
clk => mem[1][52].CLK
clk => mem[1][53].CLK
clk => mem[1][54].CLK
clk => mem[1][55].CLK
clk => mem[1][56].CLK
clk => mem[1][57].CLK
clk => mem[1][58].CLK
clk => mem[1][59].CLK
clk => mem[1][60].CLK
clk => mem[1][61].CLK
clk => mem[1][62].CLK
clk => mem[1][63].CLK
clk => mem[1][64].CLK
clk => mem[1][65].CLK
clk => mem[1][66].CLK
clk => mem[1][67].CLK
clk => mem[1][68].CLK
clk => mem[1][69].CLK
clk => mem[1][70].CLK
clk => mem[1][71].CLK
clk => mem[1][72].CLK
clk => mem[1][73].CLK
clk => mem[0][0].CLK
clk => mem[0][1].CLK
clk => mem[0][2].CLK
clk => mem[0][3].CLK
clk => mem[0][4].CLK
clk => mem[0][5].CLK
clk => mem[0][6].CLK
clk => mem[0][7].CLK
clk => mem[0][8].CLK
clk => mem[0][9].CLK
clk => mem[0][10].CLK
clk => mem[0][11].CLK
clk => mem[0][12].CLK
clk => mem[0][13].CLK
clk => mem[0][14].CLK
clk => mem[0][15].CLK
clk => mem[0][16].CLK
clk => mem[0][17].CLK
clk => mem[0][18].CLK
clk => mem[0][19].CLK
clk => mem[0][20].CLK
clk => mem[0][21].CLK
clk => mem[0][22].CLK
clk => mem[0][23].CLK
clk => mem[0][24].CLK
clk => mem[0][25].CLK
clk => mem[0][26].CLK
clk => mem[0][27].CLK
clk => mem[0][28].CLK
clk => mem[0][29].CLK
clk => mem[0][30].CLK
clk => mem[0][31].CLK
clk => mem[0][32].CLK
clk => mem[0][33].CLK
clk => mem[0][34].CLK
clk => mem[0][35].CLK
clk => mem[0][36].CLK
clk => mem[0][37].CLK
clk => mem[0][38].CLK
clk => mem[0][39].CLK
clk => mem[0][40].CLK
clk => mem[0][41].CLK
clk => mem[0][42].CLK
clk => mem[0][43].CLK
clk => mem[0][44].CLK
clk => mem[0][45].CLK
clk => mem[0][46].CLK
clk => mem[0][47].CLK
clk => mem[0][48].CLK
clk => mem[0][49].CLK
clk => mem[0][50].CLK
clk => mem[0][51].CLK
clk => mem[0][52].CLK
clk => mem[0][53].CLK
clk => mem[0][54].CLK
clk => mem[0][55].CLK
clk => mem[0][56].CLK
clk => mem[0][57].CLK
clk => mem[0][58].CLK
clk => mem[0][59].CLK
clk => mem[0][60].CLK
clk => mem[0][61].CLK
clk => mem[0][62].CLK
clk => mem[0][63].CLK
clk => mem[0][64].CLK
clk => mem[0][65].CLK
clk => mem[0][66].CLK
clk => mem[0][67].CLK
clk => mem[0][68].CLK
clk => mem[0][69].CLK
clk => mem[0][70].CLK
clk => mem[0][71].CLK
clk => mem[0][72].CLK
clk => mem[0][73].CLK
reset => csr_readdata[0]~reg0.ACLR
reset => csr_readdata[1]~reg0.ACLR
reset => csr_readdata[2]~reg0.ACLR
reset => csr_readdata[3]~reg0.ACLR
reset => csr_readdata[4]~reg0.ACLR
reset => csr_readdata[5]~reg0.ACLR
reset => csr_readdata[6]~reg0.ACLR
reset => csr_readdata[7]~reg0.ACLR
reset => csr_readdata[8]~reg0.ACLR
reset => csr_readdata[9]~reg0.ACLR
reset => csr_readdata[10]~reg0.ACLR
reset => csr_readdata[11]~reg0.ACLR
reset => csr_readdata[12]~reg0.ACLR
reset => csr_readdata[13]~reg0.ACLR
reset => csr_readdata[14]~reg0.ACLR
reset => csr_readdata[15]~reg0.ACLR
reset => csr_readdata[16]~reg0.ACLR
reset => csr_readdata[17]~reg0.ACLR
reset => csr_readdata[18]~reg0.ACLR
reset => csr_readdata[19]~reg0.ACLR
reset => csr_readdata[20]~reg0.ACLR
reset => csr_readdata[21]~reg0.ACLR
reset => csr_readdata[22]~reg0.ACLR
reset => csr_readdata[23]~reg0.ACLR
reset => csr_readdata[24]~reg0.ACLR
reset => csr_readdata[25]~reg0.ACLR
reset => csr_readdata[26]~reg0.ACLR
reset => csr_readdata[27]~reg0.ACLR
reset => csr_readdata[28]~reg0.ACLR
reset => csr_readdata[29]~reg0.ACLR
reset => csr_readdata[30]~reg0.ACLR
reset => csr_readdata[31]~reg0.ACLR
reset => mem_used[5].ACLR
reset => mem_used[4].ACLR
reset => mem_used[3].ACLR
reset => mem_used[2].ACLR
reset => mem_used[1].ACLR
reset => mem_used[6].ACLR
reset => mem_used[0].ACLR
reset => mem[6][0].ACLR
reset => mem[6][1].ACLR
reset => mem[6][2].ACLR
reset => mem[6][3].ACLR
reset => mem[6][4].ACLR
reset => mem[6][5].ACLR
reset => mem[6][6].ACLR
reset => mem[6][7].ACLR
reset => mem[6][8].ACLR
reset => mem[6][9].ACLR
reset => mem[6][10].ACLR
reset => mem[6][11].ACLR
reset => mem[6][12].ACLR
reset => mem[6][13].ACLR
reset => mem[6][14].ACLR
reset => mem[6][15].ACLR
reset => mem[6][16].ACLR
reset => mem[6][17].ACLR
reset => mem[6][18].ACLR
reset => mem[6][19].ACLR
reset => mem[6][20].ACLR
reset => mem[6][21].ACLR
reset => mem[6][22].ACLR
reset => mem[6][23].ACLR
reset => mem[6][24].ACLR
reset => mem[6][25].ACLR
reset => mem[6][26].ACLR
reset => mem[6][27].ACLR
reset => mem[6][28].ACLR
reset => mem[6][29].ACLR
reset => mem[6][30].ACLR
reset => mem[6][31].ACLR
reset => mem[6][32].ACLR
reset => mem[6][33].ACLR
reset => mem[6][34].ACLR
reset => mem[6][35].ACLR
reset => mem[6][36].ACLR
reset => mem[6][37].ACLR
reset => mem[6][38].ACLR
reset => mem[6][39].ACLR
reset => mem[6][40].ACLR
reset => mem[6][41].ACLR
reset => mem[6][42].ACLR
reset => mem[6][43].ACLR
reset => mem[6][44].ACLR
reset => mem[6][45].ACLR
reset => mem[6][46].ACLR
reset => mem[6][47].ACLR
reset => mem[6][48].ACLR
reset => mem[6][49].ACLR
reset => mem[6][50].ACLR
reset => mem[6][51].ACLR
reset => mem[6][52].ACLR
reset => mem[6][53].ACLR
reset => mem[6][54].ACLR
reset => mem[6][55].ACLR
reset => mem[6][56].ACLR
reset => mem[6][57].ACLR
reset => mem[6][58].ACLR
reset => mem[6][59].ACLR
reset => mem[6][60].ACLR
reset => mem[6][61].ACLR
reset => mem[6][62].ACLR
reset => mem[6][63].ACLR
reset => mem[6][64].ACLR
reset => mem[6][65].ACLR
reset => mem[6][66].ACLR
reset => mem[6][67].ACLR
reset => mem[6][68].ACLR
reset => mem[6][69].ACLR
reset => mem[6][70].ACLR
reset => mem[6][71].ACLR
reset => mem[6][72].ACLR
reset => mem[6][73].ACLR
reset => mem[5][0].ACLR
reset => mem[5][1].ACLR
reset => mem[5][2].ACLR
reset => mem[5][3].ACLR
reset => mem[5][4].ACLR
reset => mem[5][5].ACLR
reset => mem[5][6].ACLR
reset => mem[5][7].ACLR
reset => mem[5][8].ACLR
reset => mem[5][9].ACLR
reset => mem[5][10].ACLR
reset => mem[5][11].ACLR
reset => mem[5][12].ACLR
reset => mem[5][13].ACLR
reset => mem[5][14].ACLR
reset => mem[5][15].ACLR
reset => mem[5][16].ACLR
reset => mem[5][17].ACLR
reset => mem[5][18].ACLR
reset => mem[5][19].ACLR
reset => mem[5][20].ACLR
reset => mem[5][21].ACLR
reset => mem[5][22].ACLR
reset => mem[5][23].ACLR
reset => mem[5][24].ACLR
reset => mem[5][25].ACLR
reset => mem[5][26].ACLR
reset => mem[5][27].ACLR
reset => mem[5][28].ACLR
reset => mem[5][29].ACLR
reset => mem[5][30].ACLR
reset => mem[5][31].ACLR
reset => mem[5][32].ACLR
reset => mem[5][33].ACLR
reset => mem[5][34].ACLR
reset => mem[5][35].ACLR
reset => mem[5][36].ACLR
reset => mem[5][37].ACLR
reset => mem[5][38].ACLR
reset => mem[5][39].ACLR
reset => mem[5][40].ACLR
reset => mem[5][41].ACLR
reset => mem[5][42].ACLR
reset => mem[5][43].ACLR
reset => mem[5][44].ACLR
reset => mem[5][45].ACLR
reset => mem[5][46].ACLR
reset => mem[5][47].ACLR
reset => mem[5][48].ACLR
reset => mem[5][49].ACLR
reset => mem[5][50].ACLR
reset => mem[5][51].ACLR
reset => mem[5][52].ACLR
reset => mem[5][53].ACLR
reset => mem[5][54].ACLR
reset => mem[5][55].ACLR
reset => mem[5][56].ACLR
reset => mem[5][57].ACLR
reset => mem[5][58].ACLR
reset => mem[5][59].ACLR
reset => mem[5][60].ACLR
reset => mem[5][61].ACLR
reset => mem[5][62].ACLR
reset => mem[5][63].ACLR
reset => mem[5][64].ACLR
reset => mem[5][65].ACLR
reset => mem[5][66].ACLR
reset => mem[5][67].ACLR
reset => mem[5][68].ACLR
reset => mem[5][69].ACLR
reset => mem[5][70].ACLR
reset => mem[5][71].ACLR
reset => mem[5][72].ACLR
reset => mem[5][73].ACLR
reset => mem[4][0].ACLR
reset => mem[4][1].ACLR
reset => mem[4][2].ACLR
reset => mem[4][3].ACLR
reset => mem[4][4].ACLR
reset => mem[4][5].ACLR
reset => mem[4][6].ACLR
reset => mem[4][7].ACLR
reset => mem[4][8].ACLR
reset => mem[4][9].ACLR
reset => mem[4][10].ACLR
reset => mem[4][11].ACLR
reset => mem[4][12].ACLR
reset => mem[4][13].ACLR
reset => mem[4][14].ACLR
reset => mem[4][15].ACLR
reset => mem[4][16].ACLR
reset => mem[4][17].ACLR
reset => mem[4][18].ACLR
reset => mem[4][19].ACLR
reset => mem[4][20].ACLR
reset => mem[4][21].ACLR
reset => mem[4][22].ACLR
reset => mem[4][23].ACLR
reset => mem[4][24].ACLR
reset => mem[4][25].ACLR
reset => mem[4][26].ACLR
reset => mem[4][27].ACLR
reset => mem[4][28].ACLR
reset => mem[4][29].ACLR
reset => mem[4][30].ACLR
reset => mem[4][31].ACLR
reset => mem[4][32].ACLR
reset => mem[4][33].ACLR
reset => mem[4][34].ACLR
reset => mem[4][35].ACLR
reset => mem[4][36].ACLR
reset => mem[4][37].ACLR
reset => mem[4][38].ACLR
reset => mem[4][39].ACLR
reset => mem[4][40].ACLR
reset => mem[4][41].ACLR
reset => mem[4][42].ACLR
reset => mem[4][43].ACLR
reset => mem[4][44].ACLR
reset => mem[4][45].ACLR
reset => mem[4][46].ACLR
reset => mem[4][47].ACLR
reset => mem[4][48].ACLR
reset => mem[4][49].ACLR
reset => mem[4][50].ACLR
reset => mem[4][51].ACLR
reset => mem[4][52].ACLR
reset => mem[4][53].ACLR
reset => mem[4][54].ACLR
reset => mem[4][55].ACLR
reset => mem[4][56].ACLR
reset => mem[4][57].ACLR
reset => mem[4][58].ACLR
reset => mem[4][59].ACLR
reset => mem[4][60].ACLR
reset => mem[4][61].ACLR
reset => mem[4][62].ACLR
reset => mem[4][63].ACLR
reset => mem[4][64].ACLR
reset => mem[4][65].ACLR
reset => mem[4][66].ACLR
reset => mem[4][67].ACLR
reset => mem[4][68].ACLR
reset => mem[4][69].ACLR
reset => mem[4][70].ACLR
reset => mem[4][71].ACLR
reset => mem[4][72].ACLR
reset => mem[4][73].ACLR
reset => mem[3][0].ACLR
reset => mem[3][1].ACLR
reset => mem[3][2].ACLR
reset => mem[3][3].ACLR
reset => mem[3][4].ACLR
reset => mem[3][5].ACLR
reset => mem[3][6].ACLR
reset => mem[3][7].ACLR
reset => mem[3][8].ACLR
reset => mem[3][9].ACLR
reset => mem[3][10].ACLR
reset => mem[3][11].ACLR
reset => mem[3][12].ACLR
reset => mem[3][13].ACLR
reset => mem[3][14].ACLR
reset => mem[3][15].ACLR
reset => mem[3][16].ACLR
reset => mem[3][17].ACLR
reset => mem[3][18].ACLR
reset => mem[3][19].ACLR
reset => mem[3][20].ACLR
reset => mem[3][21].ACLR
reset => mem[3][22].ACLR
reset => mem[3][23].ACLR
reset => mem[3][24].ACLR
reset => mem[3][25].ACLR
reset => mem[3][26].ACLR
reset => mem[3][27].ACLR
reset => mem[3][28].ACLR
reset => mem[3][29].ACLR
reset => mem[3][30].ACLR
reset => mem[3][31].ACLR
reset => mem[3][32].ACLR
reset => mem[3][33].ACLR
reset => mem[3][34].ACLR
reset => mem[3][35].ACLR
reset => mem[3][36].ACLR
reset => mem[3][37].ACLR
reset => mem[3][38].ACLR
reset => mem[3][39].ACLR
reset => mem[3][40].ACLR
reset => mem[3][41].ACLR
reset => mem[3][42].ACLR
reset => mem[3][43].ACLR
reset => mem[3][44].ACLR
reset => mem[3][45].ACLR
reset => mem[3][46].ACLR
reset => mem[3][47].ACLR
reset => mem[3][48].ACLR
reset => mem[3][49].ACLR
reset => mem[3][50].ACLR
reset => mem[3][51].ACLR
reset => mem[3][52].ACLR
reset => mem[3][53].ACLR
reset => mem[3][54].ACLR
reset => mem[3][55].ACLR
reset => mem[3][56].ACLR
reset => mem[3][57].ACLR
reset => mem[3][58].ACLR
reset => mem[3][59].ACLR
reset => mem[3][60].ACLR
reset => mem[3][61].ACLR
reset => mem[3][62].ACLR
reset => mem[3][63].ACLR
reset => mem[3][64].ACLR
reset => mem[3][65].ACLR
reset => mem[3][66].ACLR
reset => mem[3][67].ACLR
reset => mem[3][68].ACLR
reset => mem[3][69].ACLR
reset => mem[3][70].ACLR
reset => mem[3][71].ACLR
reset => mem[3][72].ACLR
reset => mem[3][73].ACLR
reset => mem[2][0].ACLR
reset => mem[2][1].ACLR
reset => mem[2][2].ACLR
reset => mem[2][3].ACLR
reset => mem[2][4].ACLR
reset => mem[2][5].ACLR
reset => mem[2][6].ACLR
reset => mem[2][7].ACLR
reset => mem[2][8].ACLR
reset => mem[2][9].ACLR
reset => mem[2][10].ACLR
reset => mem[2][11].ACLR
reset => mem[2][12].ACLR
reset => mem[2][13].ACLR
reset => mem[2][14].ACLR
reset => mem[2][15].ACLR
reset => mem[2][16].ACLR
reset => mem[2][17].ACLR
reset => mem[2][18].ACLR
reset => mem[2][19].ACLR
reset => mem[2][20].ACLR
reset => mem[2][21].ACLR
reset => mem[2][22].ACLR
reset => mem[2][23].ACLR
reset => mem[2][24].ACLR
reset => mem[2][25].ACLR
reset => mem[2][26].ACLR
reset => mem[2][27].ACLR
reset => mem[2][28].ACLR
reset => mem[2][29].ACLR
reset => mem[2][30].ACLR
reset => mem[2][31].ACLR
reset => mem[2][32].ACLR
reset => mem[2][33].ACLR
reset => mem[2][34].ACLR
reset => mem[2][35].ACLR
reset => mem[2][36].ACLR
reset => mem[2][37].ACLR
reset => mem[2][38].ACLR
reset => mem[2][39].ACLR
reset => mem[2][40].ACLR
reset => mem[2][41].ACLR
reset => mem[2][42].ACLR
reset => mem[2][43].ACLR
reset => mem[2][44].ACLR
reset => mem[2][45].ACLR
reset => mem[2][46].ACLR
reset => mem[2][47].ACLR
reset => mem[2][48].ACLR
reset => mem[2][49].ACLR
reset => mem[2][50].ACLR
reset => mem[2][51].ACLR
reset => mem[2][52].ACLR
reset => mem[2][53].ACLR
reset => mem[2][54].ACLR
reset => mem[2][55].ACLR
reset => mem[2][56].ACLR
reset => mem[2][57].ACLR
reset => mem[2][58].ACLR
reset => mem[2][59].ACLR
reset => mem[2][60].ACLR
reset => mem[2][61].ACLR
reset => mem[2][62].ACLR
reset => mem[2][63].ACLR
reset => mem[2][64].ACLR
reset => mem[2][65].ACLR
reset => mem[2][66].ACLR
reset => mem[2][67].ACLR
reset => mem[2][68].ACLR
reset => mem[2][69].ACLR
reset => mem[2][70].ACLR
reset => mem[2][71].ACLR
reset => mem[2][72].ACLR
reset => mem[2][73].ACLR
reset => mem[1][0].ACLR
reset => mem[1][1].ACLR
reset => mem[1][2].ACLR
reset => mem[1][3].ACLR
reset => mem[1][4].ACLR
reset => mem[1][5].ACLR
reset => mem[1][6].ACLR
reset => mem[1][7].ACLR
reset => mem[1][8].ACLR
reset => mem[1][9].ACLR
reset => mem[1][10].ACLR
reset => mem[1][11].ACLR
reset => mem[1][12].ACLR
reset => mem[1][13].ACLR
reset => mem[1][14].ACLR
reset => mem[1][15].ACLR
reset => mem[1][16].ACLR
reset => mem[1][17].ACLR
reset => mem[1][18].ACLR
reset => mem[1][19].ACLR
reset => mem[1][20].ACLR
reset => mem[1][21].ACLR
reset => mem[1][22].ACLR
reset => mem[1][23].ACLR
reset => mem[1][24].ACLR
reset => mem[1][25].ACLR
reset => mem[1][26].ACLR
reset => mem[1][27].ACLR
reset => mem[1][28].ACLR
reset => mem[1][29].ACLR
reset => mem[1][30].ACLR
reset => mem[1][31].ACLR
reset => mem[1][32].ACLR
reset => mem[1][33].ACLR
reset => mem[1][34].ACLR
reset => mem[1][35].ACLR
reset => mem[1][36].ACLR
reset => mem[1][37].ACLR
reset => mem[1][38].ACLR
reset => mem[1][39].ACLR
reset => mem[1][40].ACLR
reset => mem[1][41].ACLR
reset => mem[1][42].ACLR
reset => mem[1][43].ACLR
reset => mem[1][44].ACLR
reset => mem[1][45].ACLR
reset => mem[1][46].ACLR
reset => mem[1][47].ACLR
reset => mem[1][48].ACLR
reset => mem[1][49].ACLR
reset => mem[1][50].ACLR
reset => mem[1][51].ACLR
reset => mem[1][52].ACLR
reset => mem[1][53].ACLR
reset => mem[1][54].ACLR
reset => mem[1][55].ACLR
reset => mem[1][56].ACLR
reset => mem[1][57].ACLR
reset => mem[1][58].ACLR
reset => mem[1][59].ACLR
reset => mem[1][60].ACLR
reset => mem[1][61].ACLR
reset => mem[1][62].ACLR
reset => mem[1][63].ACLR
reset => mem[1][64].ACLR
reset => mem[1][65].ACLR
reset => mem[1][66].ACLR
reset => mem[1][67].ACLR
reset => mem[1][68].ACLR
reset => mem[1][69].ACLR
reset => mem[1][70].ACLR
reset => mem[1][71].ACLR
reset => mem[1][72].ACLR
reset => mem[1][73].ACLR
reset => mem[0][0].ACLR
reset => mem[0][1].ACLR
reset => mem[0][2].ACLR
reset => mem[0][3].ACLR
reset => mem[0][4].ACLR
reset => mem[0][5].ACLR
reset => mem[0][6].ACLR
reset => mem[0][7].ACLR
reset => mem[0][8].ACLR
reset => mem[0][9].ACLR
reset => mem[0][10].ACLR
reset => mem[0][11].ACLR
reset => mem[0][12].ACLR
reset => mem[0][13].ACLR
reset => mem[0][14].ACLR
reset => mem[0][15].ACLR
reset => mem[0][16].ACLR
reset => mem[0][17].ACLR
reset => mem[0][18].ACLR
reset => mem[0][19].ACLR
reset => mem[0][20].ACLR
reset => mem[0][21].ACLR
reset => mem[0][22].ACLR
reset => mem[0][23].ACLR
reset => mem[0][24].ACLR
reset => mem[0][25].ACLR
reset => mem[0][26].ACLR
reset => mem[0][27].ACLR
reset => mem[0][28].ACLR
reset => mem[0][29].ACLR
reset => mem[0][30].ACLR
reset => mem[0][31].ACLR
reset => mem[0][32].ACLR
reset => mem[0][33].ACLR
reset => mem[0][34].ACLR
reset => mem[0][35].ACLR
reset => mem[0][36].ACLR
reset => mem[0][37].ACLR
reset => mem[0][38].ACLR
reset => mem[0][39].ACLR
reset => mem[0][40].ACLR
reset => mem[0][41].ACLR
reset => mem[0][42].ACLR
reset => mem[0][43].ACLR
reset => mem[0][44].ACLR
reset => mem[0][45].ACLR
reset => mem[0][46].ACLR
reset => mem[0][47].ACLR
reset => mem[0][48].ACLR
reset => mem[0][49].ACLR
reset => mem[0][50].ACLR
reset => mem[0][51].ACLR
reset => mem[0][52].ACLR
reset => mem[0][53].ACLR
reset => mem[0][54].ACLR
reset => mem[0][55].ACLR
reset => mem[0][56].ACLR
reset => mem[0][57].ACLR
reset => mem[0][58].ACLR
reset => mem[0][59].ACLR
reset => mem[0][60].ACLR
reset => mem[0][61].ACLR
reset => mem[0][62].ACLR
reset => mem[0][63].ACLR
reset => mem[0][64].ACLR
reset => mem[0][65].ACLR
reset => mem[0][66].ACLR
reset => mem[0][67].ACLR
reset => mem[0][68].ACLR
reset => mem[0][69].ACLR
reset => mem[0][70].ACLR
reset => mem[0][71].ACLR
reset => mem[0][72].ACLR
reset => mem[0][73].ACLR
in_data[0] => mem.DATAB
in_data[0] => mem.DATAB
in_data[0] => mem.DATAB
in_data[0] => mem.DATAB
in_data[0] => mem.DATAB
in_data[0] => mem.DATAB
in_data[1] => mem.DATAB
in_data[1] => mem.DATAB
in_data[1] => mem.DATAB
in_data[1] => mem.DATAB
in_data[1] => mem.DATAB
in_data[1] => mem.DATAB
in_data[2] => mem.DATAB
in_data[2] => mem.DATAB
in_data[2] => mem.DATAB
in_data[2] => mem.DATAB
in_data[2] => mem.DATAB
in_data[2] => mem.DATAB
in_data[3] => mem.DATAB
in_data[3] => mem.DATAB
in_data[3] => mem.DATAB
in_data[3] => mem.DATAB
in_data[3] => mem.DATAB
in_data[3] => mem.DATAB
in_data[4] => mem.DATAB
in_data[4] => mem.DATAB
in_data[4] => mem.DATAB
in_data[4] => mem.DATAB
in_data[4] => mem.DATAB
in_data[4] => mem.DATAB
in_data[5] => mem.DATAB
in_data[5] => mem.DATAB
in_data[5] => mem.DATAB
in_data[5] => mem.DATAB
in_data[5] => mem.DATAB
in_data[5] => mem.DATAB
in_data[6] => mem.DATAB
in_data[6] => mem.DATAB
in_data[6] => mem.DATAB
in_data[6] => mem.DATAB
in_data[6] => mem.DATAB
in_data[6] => mem.DATAB
in_data[7] => mem.DATAB
in_data[7] => mem.DATAB
in_data[7] => mem.DATAB
in_data[7] => mem.DATAB
in_data[7] => mem.DATAB
in_data[7] => mem.DATAB
in_data[8] => mem.DATAB
in_data[8] => mem.DATAB
in_data[8] => mem.DATAB
in_data[8] => mem.DATAB
in_data[8] => mem.DATAB
in_data[8] => mem.DATAB
in_data[9] => mem.DATAB
in_data[9] => mem.DATAB
in_data[9] => mem.DATAB
in_data[9] => mem.DATAB
in_data[9] => mem.DATAB
in_data[9] => mem.DATAB
in_data[10] => mem.DATAB
in_data[10] => mem.DATAB
in_data[10] => mem.DATAB
in_data[10] => mem.DATAB
in_data[10] => mem.DATAB
in_data[10] => mem.DATAB
in_data[11] => mem.DATAB
in_data[11] => mem.DATAB
in_data[11] => mem.DATAB
in_data[11] => mem.DATAB
in_data[11] => mem.DATAB
in_data[11] => mem.DATAB
in_data[12] => mem.DATAB
in_data[12] => mem.DATAB
in_data[12] => mem.DATAB
in_data[12] => mem.DATAB
in_data[12] => mem.DATAB
in_data[12] => mem.DATAB
in_data[13] => mem.DATAB
in_data[13] => mem.DATAB
in_data[13] => mem.DATAB
in_data[13] => mem.DATAB
in_data[13] => mem.DATAB
in_data[13] => mem.DATAB
in_data[14] => mem.DATAB
in_data[14] => mem.DATAB
in_data[14] => mem.DATAB
in_data[14] => mem.DATAB
in_data[14] => mem.DATAB
in_data[14] => mem.DATAB
in_data[15] => mem.DATAB
in_data[15] => mem.DATAB
in_data[15] => mem.DATAB
in_data[15] => mem.DATAB
in_data[15] => mem.DATAB
in_data[15] => mem.DATAB
in_data[16] => mem.DATAB
in_data[16] => mem.DATAB
in_data[16] => mem.DATAB
in_data[16] => mem.DATAB
in_data[16] => mem.DATAB
in_data[16] => mem.DATAB
in_data[17] => mem.DATAB
in_data[17] => mem.DATAB
in_data[17] => mem.DATAB
in_data[17] => mem.DATAB
in_data[17] => mem.DATAB
in_data[17] => mem.DATAB
in_data[18] => mem.DATAB
in_data[18] => mem.DATAB
in_data[18] => mem.DATAB
in_data[18] => mem.DATAB
in_data[18] => mem.DATAB
in_data[18] => mem.DATAB
in_data[19] => mem.DATAB
in_data[19] => mem.DATAB
in_data[19] => mem.DATAB
in_data[19] => mem.DATAB
in_data[19] => mem.DATAB
in_data[19] => mem.DATAB
in_data[20] => mem.DATAB
in_data[20] => mem.DATAB
in_data[20] => mem.DATAB
in_data[20] => mem.DATAB
in_data[20] => mem.DATAB
in_data[20] => mem.DATAB
in_data[21] => mem.DATAB
in_data[21] => mem.DATAB
in_data[21] => mem.DATAB
in_data[21] => mem.DATAB
in_data[21] => mem.DATAB
in_data[21] => mem.DATAB
in_data[22] => mem.DATAB
in_data[22] => mem.DATAB
in_data[22] => mem.DATAB
in_data[22] => mem.DATAB
in_data[22] => mem.DATAB
in_data[22] => mem.DATAB
in_data[23] => mem.DATAB
in_data[23] => mem.DATAB
in_data[23] => mem.DATAB
in_data[23] => mem.DATAB
in_data[23] => mem.DATAB
in_data[23] => mem.DATAB
in_data[24] => mem.DATAB
in_data[24] => mem.DATAB
in_data[24] => mem.DATAB
in_data[24] => mem.DATAB
in_data[24] => mem.DATAB
in_data[24] => mem.DATAB
in_data[25] => mem.DATAB
in_data[25] => mem.DATAB
in_data[25] => mem.DATAB
in_data[25] => mem.DATAB
in_data[25] => mem.DATAB
in_data[25] => mem.DATAB
in_data[26] => mem.DATAB
in_data[26] => mem.DATAB
in_data[26] => mem.DATAB
in_data[26] => mem.DATAB
in_data[26] => mem.DATAB
in_data[26] => mem.DATAB
in_data[27] => mem.DATAB
in_data[27] => mem.DATAB
in_data[27] => mem.DATAB
in_data[27] => mem.DATAB
in_data[27] => mem.DATAB
in_data[27] => mem.DATAB
in_data[28] => mem.DATAB
in_data[28] => mem.DATAB
in_data[28] => mem.DATAB
in_data[28] => mem.DATAB
in_data[28] => mem.DATAB
in_data[28] => mem.DATAB
in_data[29] => mem.DATAB
in_data[29] => mem.DATAB
in_data[29] => mem.DATAB
in_data[29] => mem.DATAB
in_data[29] => mem.DATAB
in_data[29] => mem.DATAB
in_data[30] => mem.DATAB
in_data[30] => mem.DATAB
in_data[30] => mem.DATAB
in_data[30] => mem.DATAB
in_data[30] => mem.DATAB
in_data[30] => mem.DATAB
in_data[31] => mem.DATAB
in_data[31] => mem.DATAB
in_data[31] => mem.DATAB
in_data[31] => mem.DATAB
in_data[31] => mem.DATAB
in_data[31] => mem.DATAB
in_data[32] => mem.DATAB
in_data[32] => mem.DATAB
in_data[32] => mem.DATAB
in_data[32] => mem.DATAB
in_data[32] => mem.DATAB
in_data[32] => mem.DATAB
in_data[33] => mem.DATAB
in_data[33] => mem.DATAB
in_data[33] => mem.DATAB
in_data[33] => mem.DATAB
in_data[33] => mem.DATAB
in_data[33] => mem.DATAB
in_data[34] => mem.DATAB
in_data[34] => mem.DATAB
in_data[34] => mem.DATAB
in_data[34] => mem.DATAB
in_data[34] => mem.DATAB
in_data[34] => mem.DATAB
in_data[35] => mem.DATAB
in_data[35] => mem.DATAB
in_data[35] => mem.DATAB
in_data[35] => mem.DATAB
in_data[35] => mem.DATAB
in_data[35] => mem.DATAB
in_data[36] => mem.DATAB
in_data[36] => mem.DATAB
in_data[36] => mem.DATAB
in_data[36] => mem.DATAB
in_data[36] => mem.DATAB
in_data[36] => mem.DATAB
in_data[37] => mem.DATAB
in_data[37] => mem.DATAB
in_data[37] => mem.DATAB
in_data[37] => mem.DATAB
in_data[37] => mem.DATAB
in_data[37] => mem.DATAB
in_data[38] => mem.DATAB
in_data[38] => mem.DATAB
in_data[38] => mem.DATAB
in_data[38] => mem.DATAB
in_data[38] => mem.DATAB
in_data[38] => mem.DATAB
in_data[39] => mem.DATAB
in_data[39] => mem.DATAB
in_data[39] => mem.DATAB
in_data[39] => mem.DATAB
in_data[39] => mem.DATAB
in_data[39] => mem.DATAB
in_data[40] => mem.DATAB
in_data[40] => mem.DATAB
in_data[40] => mem.DATAB
in_data[40] => mem.DATAB
in_data[40] => mem.DATAB
in_data[40] => mem.DATAB
in_data[41] => mem.DATAB
in_data[41] => mem.DATAB
in_data[41] => mem.DATAB
in_data[41] => mem.DATAB
in_data[41] => mem.DATAB
in_data[41] => mem.DATAB
in_data[42] => mem.DATAB
in_data[42] => mem.DATAB
in_data[42] => mem.DATAB
in_data[42] => mem.DATAB
in_data[42] => mem.DATAB
in_data[42] => mem.DATAB
in_data[43] => mem.DATAB
in_data[43] => mem.DATAB
in_data[43] => mem.DATAB
in_data[43] => mem.DATAB
in_data[43] => mem.DATAB
in_data[43] => mem.DATAB
in_data[44] => mem.DATAB
in_data[44] => mem.DATAB
in_data[44] => mem.DATAB
in_data[44] => mem.DATAB
in_data[44] => mem.DATAB
in_data[44] => mem.DATAB
in_data[45] => mem.DATAB
in_data[45] => mem.DATAB
in_data[45] => mem.DATAB
in_data[45] => mem.DATAB
in_data[45] => mem.DATAB
in_data[45] => mem.DATAB
in_data[46] => mem.DATAB
in_data[46] => mem.DATAB
in_data[46] => mem.DATAB
in_data[46] => mem.DATAB
in_data[46] => mem.DATAB
in_data[46] => mem.DATAB
in_data[47] => mem.DATAB
in_data[47] => mem.DATAB
in_data[47] => mem.DATAB
in_data[47] => mem.DATAB
in_data[47] => mem.DATAB
in_data[47] => mem.DATAB
in_data[48] => mem.DATAB
in_data[48] => mem.DATAB
in_data[48] => mem.DATAB
in_data[48] => mem.DATAB
in_data[48] => mem.DATAB
in_data[48] => mem.DATAB
in_data[49] => mem.DATAB
in_data[49] => mem.DATAB
in_data[49] => mem.DATAB
in_data[49] => mem.DATAB
in_data[49] => mem.DATAB
in_data[49] => mem.DATAB
in_data[50] => mem.DATAB
in_data[50] => mem.DATAB
in_data[50] => mem.DATAB
in_data[50] => mem.DATAB
in_data[50] => mem.DATAB
in_data[50] => mem.DATAB
in_data[51] => mem.DATAB
in_data[51] => mem.DATAB
in_data[51] => mem.DATAB
in_data[51] => mem.DATAB
in_data[51] => mem.DATAB
in_data[51] => mem.DATAB
in_data[52] => mem.DATAB
in_data[52] => mem.DATAB
in_data[52] => mem.DATAB
in_data[52] => mem.DATAB
in_data[52] => mem.DATAB
in_data[52] => mem.DATAB
in_data[53] => mem.DATAB
in_data[53] => mem.DATAB
in_data[53] => mem.DATAB
in_data[53] => mem.DATAB
in_data[53] => mem.DATAB
in_data[53] => mem.DATAB
in_data[54] => mem.DATAB
in_data[54] => mem.DATAB
in_data[54] => mem.DATAB
in_data[54] => mem.DATAB
in_data[54] => mem.DATAB
in_data[54] => mem.DATAB
in_data[55] => mem.DATAB
in_data[55] => mem.DATAB
in_data[55] => mem.DATAB
in_data[55] => mem.DATAB
in_data[55] => mem.DATAB
in_data[55] => mem.DATAB
in_data[56] => mem.DATAB
in_data[56] => mem.DATAB
in_data[56] => mem.DATAB
in_data[56] => mem.DATAB
in_data[56] => mem.DATAB
in_data[56] => mem.DATAB
in_data[57] => mem.DATAB
in_data[57] => mem.DATAB
in_data[57] => mem.DATAB
in_data[57] => mem.DATAB
in_data[57] => mem.DATAB
in_data[57] => mem.DATAB
in_data[58] => mem.DATAB
in_data[58] => mem.DATAB
in_data[58] => mem.DATAB
in_data[58] => mem.DATAB
in_data[58] => mem.DATAB
in_data[58] => mem.DATAB
in_data[59] => mem.DATAB
in_data[59] => mem.DATAB
in_data[59] => mem.DATAB
in_data[59] => mem.DATAB
in_data[59] => mem.DATAB
in_data[59] => mem.DATAB
in_data[60] => mem.DATAB
in_data[60] => mem.DATAB
in_data[60] => mem.DATAB
in_data[60] => mem.DATAB
in_data[60] => mem.DATAB
in_data[60] => mem.DATAB
in_data[61] => mem.DATAB
in_data[61] => mem.DATAB
in_data[61] => mem.DATAB
in_data[61] => mem.DATAB
in_data[61] => mem.DATAB
in_data[61] => mem.DATAB
in_data[62] => mem.DATAB
in_data[62] => mem.DATAB
in_data[62] => mem.DATAB
in_data[62] => mem.DATAB
in_data[62] => mem.DATAB
in_data[62] => mem.DATAB
in_data[63] => mem.DATAB
in_data[63] => mem.DATAB
in_data[63] => mem.DATAB
in_data[63] => mem.DATAB
in_data[63] => mem.DATAB
in_data[63] => mem.DATAB
in_data[64] => mem.DATAB
in_data[64] => mem.DATAB
in_data[64] => mem.DATAB
in_data[64] => mem.DATAB
in_data[64] => mem.DATAB
in_data[64] => mem.DATAB
in_data[65] => mem.DATAB
in_data[65] => mem.DATAB
in_data[65] => mem.DATAB
in_data[65] => mem.DATAB
in_data[65] => mem.DATAB
in_data[65] => mem.DATAB
in_data[66] => mem.DATAB
in_data[66] => mem.DATAB
in_data[66] => mem.DATAB
in_data[66] => mem.DATAB
in_data[66] => mem.DATAB
in_data[66] => mem.DATAB
in_data[67] => mem.DATAB
in_data[67] => mem.DATAB
in_data[67] => mem.DATAB
in_data[67] => mem.DATAB
in_data[67] => mem.DATAB
in_data[67] => mem.DATAB
in_data[68] => mem.DATAB
in_data[68] => mem.DATAB
in_data[68] => mem.DATAB
in_data[68] => mem.DATAB
in_data[68] => mem.DATAB
in_data[68] => mem.DATAB
in_data[69] => mem.DATAB
in_data[69] => mem.DATAB
in_data[69] => mem.DATAB
in_data[69] => mem.DATAB
in_data[69] => mem.DATAB
in_data[69] => mem.DATAB
in_data[70] => mem.DATAB
in_data[70] => mem.DATAB
in_data[70] => mem.DATAB
in_data[70] => mem.DATAB
in_data[70] => mem.DATAB
in_data[70] => mem.DATAB
in_data[71] => mem.DATAB
in_data[71] => mem.DATAB
in_data[71] => mem.DATAB
in_data[71] => mem.DATAB
in_data[71] => mem.DATAB
in_data[71] => mem.DATAB
in_valid => write.IN1
in_startofpacket => mem.DATAB
in_startofpacket => mem.DATAB
in_startofpacket => mem.DATAB
in_startofpacket => mem.DATAB
in_startofpacket => mem.DATAB
in_startofpacket => mem.DATAB
in_endofpacket => mem.DATAB
in_endofpacket => mem.DATAB
in_endofpacket => mem.DATAB
in_endofpacket => mem.DATAB
in_endofpacket => mem.DATAB
in_endofpacket => mem.DATAB
in_empty[0] => ~NO_FANOUT~
in_error[0] => out_error[0].DATAIN
in_error[0] => out_empty[0].DATAIN
in_channel[0] => out_channel[0].DATAIN
out_ready => internal_out_ready.IN1
csr_address[0] => ~NO_FANOUT~
csr_address[1] => ~NO_FANOUT~
csr_write => ~NO_FANOUT~
csr_read => csr_readdata[0]~reg0.ENA
csr_read => csr_readdata[31]~reg0.ENA
csr_read => csr_readdata[30]~reg0.ENA
csr_read => csr_readdata[29]~reg0.ENA
csr_read => csr_readdata[28]~reg0.ENA
csr_read => csr_readdata[27]~reg0.ENA
csr_read => csr_readdata[26]~reg0.ENA
csr_read => csr_readdata[25]~reg0.ENA
csr_read => csr_readdata[24]~reg0.ENA
csr_read => csr_readdata[23]~reg0.ENA
csr_read => csr_readdata[22]~reg0.ENA
csr_read => csr_readdata[21]~reg0.ENA
csr_read => csr_readdata[20]~reg0.ENA
csr_read => csr_readdata[19]~reg0.ENA
csr_read => csr_readdata[18]~reg0.ENA
csr_read => csr_readdata[17]~reg0.ENA
csr_read => csr_readdata[16]~reg0.ENA
csr_read => csr_readdata[15]~reg0.ENA
csr_read => csr_readdata[14]~reg0.ENA
csr_read => csr_readdata[13]~reg0.ENA
csr_read => csr_readdata[12]~reg0.ENA
csr_read => csr_readdata[11]~reg0.ENA
csr_read => csr_readdata[10]~reg0.ENA
csr_read => csr_readdata[9]~reg0.ENA
csr_read => csr_readdata[8]~reg0.ENA
csr_read => csr_readdata[7]~reg0.ENA
csr_read => csr_readdata[6]~reg0.ENA
csr_read => csr_readdata[5]~reg0.ENA
csr_read => csr_readdata[4]~reg0.ENA
csr_read => csr_readdata[3]~reg0.ENA
csr_read => csr_readdata[2]~reg0.ENA
csr_read => csr_readdata[1]~reg0.ENA
csr_writedata[0] => ~NO_FANOUT~
csr_writedata[1] => ~NO_FANOUT~
csr_writedata[2] => ~NO_FANOUT~
csr_writedata[3] => ~NO_FANOUT~
csr_writedata[4] => ~NO_FANOUT~
csr_writedata[5] => ~NO_FANOUT~
csr_writedata[6] => ~NO_FANOUT~
csr_writedata[7] => ~NO_FANOUT~
csr_writedata[8] => ~NO_FANOUT~
csr_writedata[9] => ~NO_FANOUT~
csr_writedata[10] => ~NO_FANOUT~
csr_writedata[11] => ~NO_FANOUT~
csr_writedata[12] => ~NO_FANOUT~
csr_writedata[13] => ~NO_FANOUT~
csr_writedata[14] => ~NO_FANOUT~
csr_writedata[15] => ~NO_FANOUT~
csr_writedata[16] => ~NO_FANOUT~
csr_writedata[17] => ~NO_FANOUT~
csr_writedata[18] => ~NO_FANOUT~
csr_writedata[19] => ~NO_FANOUT~
csr_writedata[20] => ~NO_FANOUT~
csr_writedata[21] => ~NO_FANOUT~
csr_writedata[22] => ~NO_FANOUT~
csr_writedata[23] => ~NO_FANOUT~
csr_writedata[24] => ~NO_FANOUT~
csr_writedata[25] => ~NO_FANOUT~
csr_writedata[26] => ~NO_FANOUT~
csr_writedata[27] => ~NO_FANOUT~
csr_writedata[28] => ~NO_FANOUT~
csr_writedata[29] => ~NO_FANOUT~
csr_writedata[30] => ~NO_FANOUT~
csr_writedata[31] => ~NO_FANOUT~


|main|Proyecto:u1|altera_merlin_master_agent:mm_bridge_0_m0_translator_avalon_universal_master_0_agent
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
av_address[0] => ~NO_FANOUT~
av_address[1] => ~NO_FANOUT~
av_address[2] => cp_data[38].DATAIN
av_address[3] => cp_data[39].DATAIN
av_address[4] => cp_data[40].DATAIN
av_address[5] => cp_data[41].DATAIN
av_address[6] => cp_data[42].DATAIN
av_address[7] => cp_data[43].DATAIN
av_address[8] => cp_data[44].DATAIN
av_address[9] => cp_data[45].DATAIN
av_address[10] => cp_data[46].DATAIN
av_address[11] => cp_data[47].DATAIN
av_address[12] => cp_data[48].DATAIN
av_address[13] => cp_data[49].DATAIN
av_address[14] => cp_data[50].DATAIN
av_address[15] => cp_data[51].DATAIN
av_address[16] => cp_data[52].DATAIN
av_address[17] => cp_data[53].DATAIN
av_address[18] => cp_data[54].DATAIN
av_address[19] => cp_data[55].DATAIN
av_address[20] => cp_data[56].DATAIN
av_address[21] => cp_data[57].DATAIN
av_address[22] => cp_data[58].DATAIN
av_address[23] => cp_data[59].DATAIN
av_address[24] => cp_data[60].DATAIN
av_address[25] => cp_data[61].DATAIN
av_address[26] => cp_data[62].DATAIN
av_address[27] => cp_data[63].DATAIN
av_address[28] => cp_data[64].DATAIN
av_address[29] => cp_data[65].DATAIN
av_address[30] => cp_data[66].DATAIN
av_address[31] => cp_data[67].DATAIN
av_write => always1.IN0
av_write => cp_data[70].DATAIN
av_write => cp_data[69].DATAIN
av_read => always1.IN1
av_read => cp_data[71].DATAIN
av_writedata[0] => cp_data[0].DATAIN
av_writedata[1] => cp_data[1].DATAIN
av_writedata[2] => cp_data[2].DATAIN
av_writedata[3] => cp_data[3].DATAIN
av_writedata[4] => cp_data[4].DATAIN
av_writedata[5] => cp_data[5].DATAIN
av_writedata[6] => cp_data[6].DATAIN
av_writedata[7] => cp_data[7].DATAIN
av_writedata[8] => cp_data[8].DATAIN
av_writedata[9] => cp_data[9].DATAIN
av_writedata[10] => cp_data[10].DATAIN
av_writedata[11] => cp_data[11].DATAIN
av_writedata[12] => cp_data[12].DATAIN
av_writedata[13] => cp_data[13].DATAIN
av_writedata[14] => cp_data[14].DATAIN
av_writedata[15] => cp_data[15].DATAIN
av_writedata[16] => cp_data[16].DATAIN
av_writedata[17] => cp_data[17].DATAIN
av_writedata[18] => cp_data[18].DATAIN
av_writedata[19] => cp_data[19].DATAIN
av_writedata[20] => cp_data[20].DATAIN
av_writedata[21] => cp_data[21].DATAIN
av_writedata[22] => cp_data[22].DATAIN
av_writedata[23] => cp_data[23].DATAIN
av_writedata[24] => cp_data[24].DATAIN
av_writedata[25] => cp_data[25].DATAIN
av_writedata[26] => cp_data[26].DATAIN
av_writedata[27] => cp_data[27].DATAIN
av_writedata[28] => cp_data[28].DATAIN
av_writedata[29] => cp_data[29].DATAIN
av_writedata[30] => cp_data[30].DATAIN
av_writedata[31] => cp_data[31].DATAIN
av_byteenable[0] => cp_data[32].DATAIN
av_byteenable[1] => cp_data[33].DATAIN
av_byteenable[2] => cp_data[34].DATAIN
av_byteenable[3] => cp_data[35].DATAIN
av_burstcount[0] => cp_data[73].DATAIN
av_burstcount[1] => cp_data[74].DATAIN
av_burstcount[2] => cp_data[75].DATAIN
av_debugaccess => cp_data[88].DATAIN
av_lock => cp_data[72].DATAIN
cp_ready => av_waitrequest.DATAIN
rp_valid => av_readdatavalid.DATAIN
rp_data[0] => av_readdata[0].DATAIN
rp_data[1] => av_readdata[1].DATAIN
rp_data[2] => av_readdata[2].DATAIN
rp_data[3] => av_readdata[3].DATAIN
rp_data[4] => av_readdata[4].DATAIN
rp_data[5] => av_readdata[5].DATAIN
rp_data[6] => av_readdata[6].DATAIN
rp_data[7] => av_readdata[7].DATAIN
rp_data[8] => av_readdata[8].DATAIN
rp_data[9] => av_readdata[9].DATAIN
rp_data[10] => av_readdata[10].DATAIN
rp_data[11] => av_readdata[11].DATAIN
rp_data[12] => av_readdata[12].DATAIN
rp_data[13] => av_readdata[13].DATAIN
rp_data[14] => av_readdata[14].DATAIN
rp_data[15] => av_readdata[15].DATAIN
rp_data[16] => av_readdata[16].DATAIN
rp_data[17] => av_readdata[17].DATAIN
rp_data[18] => av_readdata[18].DATAIN
rp_data[19] => av_readdata[19].DATAIN
rp_data[20] => av_readdata[20].DATAIN
rp_data[21] => av_readdata[21].DATAIN
rp_data[22] => av_readdata[22].DATAIN
rp_data[23] => av_readdata[23].DATAIN
rp_data[24] => av_readdata[24].DATAIN
rp_data[25] => av_readdata[25].DATAIN
rp_data[26] => av_readdata[26].DATAIN
rp_data[27] => av_readdata[27].DATAIN
rp_data[28] => av_readdata[28].DATAIN
rp_data[29] => av_readdata[29].DATAIN
rp_data[30] => av_readdata[30].DATAIN
rp_data[31] => av_readdata[31].DATAIN
rp_data[32] => ~NO_FANOUT~
rp_data[33] => ~NO_FANOUT~
rp_data[34] => ~NO_FANOUT~
rp_data[35] => ~NO_FANOUT~
rp_data[36] => ~NO_FANOUT~
rp_data[37] => ~NO_FANOUT~
rp_data[38] => ~NO_FANOUT~
rp_data[39] => ~NO_FANOUT~
rp_data[40] => ~NO_FANOUT~
rp_data[41] => ~NO_FANOUT~
rp_data[42] => ~NO_FANOUT~
rp_data[43] => ~NO_FANOUT~
rp_data[44] => ~NO_FANOUT~
rp_data[45] => ~NO_FANOUT~
rp_data[46] => ~NO_FANOUT~
rp_data[47] => ~NO_FANOUT~
rp_data[48] => ~NO_FANOUT~
rp_data[49] => ~NO_FANOUT~
rp_data[50] => ~NO_FANOUT~
rp_data[51] => ~NO_FANOUT~
rp_data[52] => ~NO_FANOUT~
rp_data[53] => ~NO_FANOUT~
rp_data[54] => ~NO_FANOUT~
rp_data[55] => ~NO_FANOUT~
rp_data[56] => ~NO_FANOUT~
rp_data[57] => ~NO_FANOUT~
rp_data[58] => ~NO_FANOUT~
rp_data[59] => ~NO_FANOUT~
rp_data[60] => ~NO_FANOUT~
rp_data[61] => ~NO_FANOUT~
rp_data[62] => ~NO_FANOUT~
rp_data[63] => ~NO_FANOUT~
rp_data[64] => ~NO_FANOUT~
rp_data[65] => ~NO_FANOUT~
rp_data[66] => ~NO_FANOUT~
rp_data[67] => ~NO_FANOUT~
rp_data[68] => ~NO_FANOUT~
rp_data[69] => ~NO_FANOUT~
rp_data[70] => ~NO_FANOUT~
rp_data[71] => ~NO_FANOUT~
rp_data[72] => ~NO_FANOUT~
rp_data[73] => ~NO_FANOUT~
rp_data[74] => ~NO_FANOUT~
rp_data[75] => ~NO_FANOUT~
rp_data[76] => ~NO_FANOUT~
rp_data[77] => ~NO_FANOUT~
rp_data[78] => ~NO_FANOUT~
rp_data[79] => ~NO_FANOUT~
rp_data[80] => ~NO_FANOUT~
rp_data[81] => ~NO_FANOUT~
rp_data[82] => ~NO_FANOUT~
rp_data[83] => ~NO_FANOUT~
rp_data[84] => ~NO_FANOUT~
rp_data[85] => ~NO_FANOUT~
rp_data[86] => ~NO_FANOUT~
rp_data[87] => ~NO_FANOUT~
rp_data[88] => ~NO_FANOUT~
rp_channel[0] => ~NO_FANOUT~
rp_channel[1] => ~NO_FANOUT~
rp_startofpacket => ~NO_FANOUT~
rp_endofpacket => ~NO_FANOUT~


|main|Proyecto:u1|altera_merlin_master_agent:sgdma_0_m_read_translator_avalon_universal_master_0_agent
clk => sop_enable.CLK
reset => sop_enable.PRESET
av_address[0] => ~NO_FANOUT~
av_address[1] => ~NO_FANOUT~
av_address[2] => cp_data[38].DATAIN
av_address[3] => cp_data[39].DATAIN
av_address[4] => cp_data[40].DATAIN
av_address[5] => cp_data[41].DATAIN
av_address[6] => cp_data[42].DATAIN
av_address[7] => cp_data[43].DATAIN
av_address[8] => cp_data[44].DATAIN
av_address[9] => cp_data[45].DATAIN
av_address[10] => cp_data[46].DATAIN
av_address[11] => cp_data[47].DATAIN
av_address[12] => cp_data[48].DATAIN
av_address[13] => cp_data[49].DATAIN
av_address[14] => cp_data[50].DATAIN
av_address[15] => cp_data[51].DATAIN
av_address[16] => cp_data[52].DATAIN
av_address[17] => cp_data[53].DATAIN
av_address[18] => cp_data[54].DATAIN
av_address[19] => cp_data[55].DATAIN
av_address[20] => cp_data[56].DATAIN
av_address[21] => cp_data[57].DATAIN
av_address[22] => cp_data[58].DATAIN
av_address[23] => cp_data[59].DATAIN
av_address[24] => cp_data[60].DATAIN
av_address[25] => cp_data[61].DATAIN
av_address[26] => cp_data[62].DATAIN
av_address[27] => cp_data[63].DATAIN
av_address[28] => cp_data[64].DATAIN
av_address[29] => cp_data[65].DATAIN
av_address[30] => cp_data[66].DATAIN
av_address[31] => cp_data[67].DATAIN
av_write => always1.IN0
av_write => cp_data[70].DATAIN
av_write => cp_data[69].DATAIN
av_read => cp_data.IN1
av_read => always1.IN1
av_read => cp_endofpacket.IN1
av_read => cp_data[71].DATAIN
av_writedata[0] => cp_data[0].DATAIN
av_writedata[1] => cp_data[1].DATAIN
av_writedata[2] => cp_data[2].DATAIN
av_writedata[3] => cp_data[3].DATAIN
av_writedata[4] => cp_data[4].DATAIN
av_writedata[5] => cp_data[5].DATAIN
av_writedata[6] => cp_data[6].DATAIN
av_writedata[7] => cp_data[7].DATAIN
av_writedata[8] => cp_data[8].DATAIN
av_writedata[9] => cp_data[9].DATAIN
av_writedata[10] => cp_data[10].DATAIN
av_writedata[11] => cp_data[11].DATAIN
av_writedata[12] => cp_data[12].DATAIN
av_writedata[13] => cp_data[13].DATAIN
av_writedata[14] => cp_data[14].DATAIN
av_writedata[15] => cp_data[15].DATAIN
av_writedata[16] => cp_data[16].DATAIN
av_writedata[17] => cp_data[17].DATAIN
av_writedata[18] => cp_data[18].DATAIN
av_writedata[19] => cp_data[19].DATAIN
av_writedata[20] => cp_data[20].DATAIN
av_writedata[21] => cp_data[21].DATAIN
av_writedata[22] => cp_data[22].DATAIN
av_writedata[23] => cp_data[23].DATAIN
av_writedata[24] => cp_data[24].DATAIN
av_writedata[25] => cp_data[25].DATAIN
av_writedata[26] => cp_data[26].DATAIN
av_writedata[27] => cp_data[27].DATAIN
av_writedata[28] => cp_data[28].DATAIN
av_writedata[29] => cp_data[29].DATAIN
av_writedata[30] => cp_data[30].DATAIN
av_writedata[31] => cp_data[31].DATAIN
av_byteenable[0] => cp_data[32].DATAIN
av_byteenable[1] => cp_data[33].DATAIN
av_byteenable[2] => cp_data[34].DATAIN
av_byteenable[3] => cp_data[35].DATAIN
av_burstcount[0] => LessThan0.IN12
av_burstcount[0] => cp_data[73].DATAIN
av_burstcount[0] => Equal0.IN31
av_burstcount[1] => LessThan0.IN11
av_burstcount[1] => cp_data[74].DATAIN
av_burstcount[1] => Equal0.IN30
av_burstcount[2] => LessThan0.IN10
av_burstcount[2] => cp_data[75].DATAIN
av_burstcount[2] => Equal0.IN0
av_burstcount[3] => LessThan0.IN9
av_burstcount[3] => cp_data[76].DATAIN
av_burstcount[3] => Equal0.IN29
av_burstcount[4] => LessThan0.IN8
av_burstcount[4] => cp_data[77].DATAIN
av_burstcount[4] => Equal0.IN28
av_burstcount[5] => LessThan0.IN7
av_burstcount[5] => cp_data[78].DATAIN
av_burstcount[5] => Equal0.IN27
av_debugaccess => cp_data[88].DATAIN
av_lock => cp_data[72].DATAIN
cp_ready => always2.IN1
cp_ready => av_waitrequest.DATAIN
rp_valid => av_readdatavalid.DATAIN
rp_data[0] => av_readdata[0].DATAIN
rp_data[1] => av_readdata[1].DATAIN
rp_data[2] => av_readdata[2].DATAIN
rp_data[3] => av_readdata[3].DATAIN
rp_data[4] => av_readdata[4].DATAIN
rp_data[5] => av_readdata[5].DATAIN
rp_data[6] => av_readdata[6].DATAIN
rp_data[7] => av_readdata[7].DATAIN
rp_data[8] => av_readdata[8].DATAIN
rp_data[9] => av_readdata[9].DATAIN
rp_data[10] => av_readdata[10].DATAIN
rp_data[11] => av_readdata[11].DATAIN
rp_data[12] => av_readdata[12].DATAIN
rp_data[13] => av_readdata[13].DATAIN
rp_data[14] => av_readdata[14].DATAIN
rp_data[15] => av_readdata[15].DATAIN
rp_data[16] => av_readdata[16].DATAIN
rp_data[17] => av_readdata[17].DATAIN
rp_data[18] => av_readdata[18].DATAIN
rp_data[19] => av_readdata[19].DATAIN
rp_data[20] => av_readdata[20].DATAIN
rp_data[21] => av_readdata[21].DATAIN
rp_data[22] => av_readdata[22].DATAIN
rp_data[23] => av_readdata[23].DATAIN
rp_data[24] => av_readdata[24].DATAIN
rp_data[25] => av_readdata[25].DATAIN
rp_data[26] => av_readdata[26].DATAIN
rp_data[27] => av_readdata[27].DATAIN
rp_data[28] => av_readdata[28].DATAIN
rp_data[29] => av_readdata[29].DATAIN
rp_data[30] => av_readdata[30].DATAIN
rp_data[31] => av_readdata[31].DATAIN
rp_data[32] => ~NO_FANOUT~
rp_data[33] => ~NO_FANOUT~
rp_data[34] => ~NO_FANOUT~
rp_data[35] => ~NO_FANOUT~
rp_data[36] => ~NO_FANOUT~
rp_data[37] => ~NO_FANOUT~
rp_data[38] => ~NO_FANOUT~
rp_data[39] => ~NO_FANOUT~
rp_data[40] => ~NO_FANOUT~
rp_data[41] => ~NO_FANOUT~
rp_data[42] => ~NO_FANOUT~
rp_data[43] => ~NO_FANOUT~
rp_data[44] => ~NO_FANOUT~
rp_data[45] => ~NO_FANOUT~
rp_data[46] => ~NO_FANOUT~
rp_data[47] => ~NO_FANOUT~
rp_data[48] => ~NO_FANOUT~
rp_data[49] => ~NO_FANOUT~
rp_data[50] => ~NO_FANOUT~
rp_data[51] => ~NO_FANOUT~
rp_data[52] => ~NO_FANOUT~
rp_data[53] => ~NO_FANOUT~
rp_data[54] => ~NO_FANOUT~
rp_data[55] => ~NO_FANOUT~
rp_data[56] => ~NO_FANOUT~
rp_data[57] => ~NO_FANOUT~
rp_data[58] => ~NO_FANOUT~
rp_data[59] => ~NO_FANOUT~
rp_data[60] => ~NO_FANOUT~
rp_data[61] => ~NO_FANOUT~
rp_data[62] => ~NO_FANOUT~
rp_data[63] => ~NO_FANOUT~
rp_data[64] => ~NO_FANOUT~
rp_data[65] => ~NO_FANOUT~
rp_data[66] => ~NO_FANOUT~
rp_data[67] => ~NO_FANOUT~
rp_data[68] => ~NO_FANOUT~
rp_data[69] => ~NO_FANOUT~
rp_data[70] => ~NO_FANOUT~
rp_data[71] => ~NO_FANOUT~
rp_data[72] => ~NO_FANOUT~
rp_data[73] => ~NO_FANOUT~
rp_data[74] => ~NO_FANOUT~
rp_data[75] => ~NO_FANOUT~
rp_data[76] => ~NO_FANOUT~
rp_data[77] => ~NO_FANOUT~
rp_data[78] => ~NO_FANOUT~
rp_data[79] => ~NO_FANOUT~
rp_data[80] => ~NO_FANOUT~
rp_data[81] => ~NO_FANOUT~
rp_data[82] => ~NO_FANOUT~
rp_data[83] => ~NO_FANOUT~
rp_data[84] => ~NO_FANOUT~
rp_data[85] => ~NO_FANOUT~
rp_data[86] => ~NO_FANOUT~
rp_data[87] => ~NO_FANOUT~
rp_data[88] => ~NO_FANOUT~
rp_channel[0] => ~NO_FANOUT~
rp_channel[1] => ~NO_FANOUT~
rp_startofpacket => ~NO_FANOUT~
rp_endofpacket => ~NO_FANOUT~


|main|Proyecto:u1|Proyecto_addr_router:addr_router
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
sink_valid => src_valid.DATAIN
sink_data[0] => src_data[0].DATAIN
sink_data[1] => src_data[1].DATAIN
sink_data[2] => src_data[2].DATAIN
sink_data[3] => src_data[3].DATAIN
sink_data[4] => src_data[4].DATAIN
sink_data[5] => src_data[5].DATAIN
sink_data[6] => src_data[6].DATAIN
sink_data[7] => src_data[7].DATAIN
sink_data[8] => src_data[8].DATAIN
sink_data[9] => src_data[9].DATAIN
sink_data[10] => src_data[10].DATAIN
sink_data[11] => src_data[11].DATAIN
sink_data[12] => src_data[12].DATAIN
sink_data[13] => src_data[13].DATAIN
sink_data[14] => src_data[14].DATAIN
sink_data[15] => src_data[15].DATAIN
sink_data[16] => src_data[16].DATAIN
sink_data[17] => src_data[17].DATAIN
sink_data[18] => src_data[18].DATAIN
sink_data[19] => src_data[19].DATAIN
sink_data[20] => src_data[20].DATAIN
sink_data[21] => src_data[21].DATAIN
sink_data[22] => src_data[22].DATAIN
sink_data[23] => src_data[23].DATAIN
sink_data[24] => src_data[24].DATAIN
sink_data[25] => src_data[25].DATAIN
sink_data[26] => src_data[26].DATAIN
sink_data[27] => src_data[27].DATAIN
sink_data[28] => src_data[28].DATAIN
sink_data[29] => src_data[29].DATAIN
sink_data[30] => src_data[30].DATAIN
sink_data[31] => src_data[31].DATAIN
sink_data[32] => src_data[32].DATAIN
sink_data[33] => src_data[33].DATAIN
sink_data[34] => src_data[34].DATAIN
sink_data[35] => src_data[35].DATAIN
sink_data[36] => src_data[36].DATAIN
sink_data[37] => src_data[37].DATAIN
sink_data[38] => src_data[38].DATAIN
sink_data[39] => src_data[39].DATAIN
sink_data[40] => src_data[40].DATAIN
sink_data[41] => src_data[41].DATAIN
sink_data[42] => src_data[42].DATAIN
sink_data[43] => src_data[43].DATAIN
sink_data[44] => src_data[44].DATAIN
sink_data[45] => src_data[45].DATAIN
sink_data[46] => src_data[46].DATAIN
sink_data[47] => src_data[47].DATAIN
sink_data[47] => Equal1.IN4
sink_data[48] => src_data[48].DATAIN
sink_data[48] => Equal1.IN3
sink_data[49] => src_data[49].DATAIN
sink_data[49] => Equal1.IN20
sink_data[50] => src_data[50].DATAIN
sink_data[50] => Equal1.IN2
sink_data[51] => src_data[51].DATAIN
sink_data[51] => Equal1.IN19
sink_data[52] => src_data[52].DATAIN
sink_data[52] => Equal1.IN18
sink_data[53] => src_data[53].DATAIN
sink_data[53] => Equal1.IN17
sink_data[54] => src_data[54].DATAIN
sink_data[54] => Equal1.IN16
sink_data[55] => src_data[55].DATAIN
sink_data[55] => Equal1.IN15
sink_data[56] => src_data[56].DATAIN
sink_data[56] => Equal1.IN14
sink_data[57] => src_data[57].DATAIN
sink_data[57] => Equal1.IN13
sink_data[58] => src_data[58].DATAIN
sink_data[58] => Equal1.IN12
sink_data[59] => src_data[59].DATAIN
sink_data[59] => Equal1.IN11
sink_data[60] => src_data[60].DATAIN
sink_data[60] => Equal1.IN10
sink_data[61] => src_data[61].DATAIN
sink_data[61] => Equal0.IN6
sink_data[61] => Equal1.IN1
sink_data[62] => src_data[62].DATAIN
sink_data[62] => Equal0.IN0
sink_data[62] => Equal1.IN0
sink_data[63] => src_data[63].DATAIN
sink_data[64] => src_data[64].DATAIN
sink_data[65] => src_data[65].DATAIN
sink_data[66] => src_data[66].DATAIN
sink_data[67] => src_data[67].DATAIN
sink_data[68] => src_data[68].DATAIN
sink_data[69] => src_data[69].DATAIN
sink_data[70] => src_data[70].DATAIN
sink_data[71] => src_data[71].DATAIN
sink_data[72] => src_data[72].DATAIN
sink_data[73] => src_data[73].DATAIN
sink_data[74] => src_data[74].DATAIN
sink_data[75] => src_data[75].DATAIN
sink_data[76] => src_data[76].DATAIN
sink_data[77] => src_data[77].DATAIN
sink_data[78] => src_data[78].DATAIN
sink_data[79] => src_data[79].DATAIN
sink_data[80] => src_data[80].DATAIN
sink_data[81] => src_data[81].DATAIN
sink_data[82] => src_data[82].DATAIN
sink_data[83] => src_data[83].DATAIN
sink_data[84] => ~NO_FANOUT~
sink_data[85] => ~NO_FANOUT~
sink_data[86] => ~NO_FANOUT~
sink_data[87] => ~NO_FANOUT~
sink_data[88] => src_data[88].DATAIN
sink_startofpacket => src_startofpacket.DATAIN
sink_endofpacket => src_endofpacket.DATAIN
src_ready => sink_ready.DATAIN


|main|Proyecto:u1|Proyecto_addr_router:addr_router|Proyecto_addr_router_default_decode:the_default_decode


|main|Proyecto:u1|Proyecto_addr_router_001:addr_router_001
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
sink_valid => src_valid.DATAIN
sink_data[0] => src_data[0].DATAIN
sink_data[1] => src_data[1].DATAIN
sink_data[2] => src_data[2].DATAIN
sink_data[3] => src_data[3].DATAIN
sink_data[4] => src_data[4].DATAIN
sink_data[5] => src_data[5].DATAIN
sink_data[6] => src_data[6].DATAIN
sink_data[7] => src_data[7].DATAIN
sink_data[8] => src_data[8].DATAIN
sink_data[9] => src_data[9].DATAIN
sink_data[10] => src_data[10].DATAIN
sink_data[11] => src_data[11].DATAIN
sink_data[12] => src_data[12].DATAIN
sink_data[13] => src_data[13].DATAIN
sink_data[14] => src_data[14].DATAIN
sink_data[15] => src_data[15].DATAIN
sink_data[16] => src_data[16].DATAIN
sink_data[17] => src_data[17].DATAIN
sink_data[18] => src_data[18].DATAIN
sink_data[19] => src_data[19].DATAIN
sink_data[20] => src_data[20].DATAIN
sink_data[21] => src_data[21].DATAIN
sink_data[22] => src_data[22].DATAIN
sink_data[23] => src_data[23].DATAIN
sink_data[24] => src_data[24].DATAIN
sink_data[25] => src_data[25].DATAIN
sink_data[26] => src_data[26].DATAIN
sink_data[27] => src_data[27].DATAIN
sink_data[28] => src_data[28].DATAIN
sink_data[29] => src_data[29].DATAIN
sink_data[30] => src_data[30].DATAIN
sink_data[31] => src_data[31].DATAIN
sink_data[32] => src_data[32].DATAIN
sink_data[33] => src_data[33].DATAIN
sink_data[34] => src_data[34].DATAIN
sink_data[35] => src_data[35].DATAIN
sink_data[36] => src_data[36].DATAIN
sink_data[36] => Equal12.IN31
sink_data[37] => src_data[37].DATAIN
sink_data[37] => Equal12.IN30
sink_data[38] => src_data[38].DATAIN
sink_data[38] => Equal10.IN29
sink_data[38] => Equal11.IN9
sink_data[38] => Equal12.IN29
sink_data[39] => src_data[39].DATAIN
sink_data[39] => Equal9.IN28
sink_data[39] => Equal10.IN8
sink_data[39] => Equal11.IN8
sink_data[39] => Equal12.IN28
sink_data[40] => src_data[40].DATAIN
sink_data[40] => Equal8.IN27
sink_data[40] => Equal9.IN7
sink_data[40] => Equal10.IN7
sink_data[40] => Equal11.IN7
sink_data[40] => Equal12.IN27
sink_data[41] => src_data[41].DATAIN
sink_data[41] => Equal7.IN26
sink_data[41] => Equal8.IN6
sink_data[41] => Equal9.IN6
sink_data[41] => Equal10.IN6
sink_data[41] => Equal11.IN6
sink_data[41] => Equal12.IN26
sink_data[42] => src_data[42].DATAIN
sink_data[42] => Equal6.IN25
sink_data[42] => Equal7.IN5
sink_data[42] => Equal8.IN5
sink_data[42] => Equal9.IN5
sink_data[42] => Equal10.IN5
sink_data[42] => Equal11.IN5
sink_data[42] => Equal12.IN25
sink_data[43] => src_data[43].DATAIN
sink_data[43] => Equal6.IN24
sink_data[43] => Equal7.IN25
sink_data[43] => Equal8.IN26
sink_data[43] => Equal9.IN27
sink_data[43] => Equal10.IN28
sink_data[43] => Equal11.IN29
sink_data[43] => Equal12.IN5
sink_data[44] => src_data[44].DATAIN
sink_data[44] => Equal6.IN23
sink_data[44] => Equal7.IN24
sink_data[44] => Equal8.IN25
sink_data[44] => Equal9.IN26
sink_data[44] => Equal10.IN27
sink_data[44] => Equal11.IN28
sink_data[44] => Equal12.IN24
sink_data[45] => src_data[45].DATAIN
sink_data[45] => Equal6.IN22
sink_data[45] => Equal7.IN23
sink_data[45] => Equal8.IN24
sink_data[45] => Equal9.IN25
sink_data[45] => Equal10.IN26
sink_data[45] => Equal11.IN27
sink_data[45] => Equal12.IN23
sink_data[46] => src_data[46].DATAIN
sink_data[46] => Equal5.IN21
sink_data[46] => Equal6.IN4
sink_data[46] => Equal7.IN4
sink_data[46] => Equal8.IN4
sink_data[46] => Equal9.IN4
sink_data[46] => Equal10.IN4
sink_data[46] => Equal11.IN4
sink_data[46] => Equal12.IN4
sink_data[47] => src_data[47].DATAIN
sink_data[47] => Equal4.IN4
sink_data[47] => Equal5.IN20
sink_data[47] => Equal6.IN21
sink_data[47] => Equal7.IN22
sink_data[47] => Equal8.IN23
sink_data[47] => Equal9.IN24
sink_data[47] => Equal10.IN25
sink_data[47] => Equal11.IN26
sink_data[47] => Equal12.IN22
sink_data[48] => src_data[48].DATAIN
sink_data[48] => Equal3.IN19
sink_data[48] => Equal4.IN3
sink_data[48] => Equal5.IN19
sink_data[48] => Equal6.IN20
sink_data[48] => Equal7.IN21
sink_data[48] => Equal8.IN22
sink_data[48] => Equal9.IN23
sink_data[48] => Equal10.IN24
sink_data[48] => Equal11.IN25
sink_data[48] => Equal12.IN21
sink_data[49] => src_data[49].DATAIN
sink_data[49] => Equal3.IN18
sink_data[49] => Equal4.IN20
sink_data[49] => Equal5.IN3
sink_data[49] => Equal6.IN3
sink_data[49] => Equal7.IN3
sink_data[49] => Equal8.IN3
sink_data[49] => Equal9.IN3
sink_data[49] => Equal10.IN3
sink_data[49] => Equal11.IN3
sink_data[49] => Equal12.IN3
sink_data[50] => src_data[50].DATAIN
sink_data[50] => Equal2.IN17
sink_data[50] => Equal3.IN2
sink_data[50] => Equal4.IN2
sink_data[50] => Equal5.IN2
sink_data[50] => Equal6.IN2
sink_data[50] => Equal7.IN2
sink_data[50] => Equal8.IN2
sink_data[50] => Equal9.IN2
sink_data[50] => Equal10.IN2
sink_data[50] => Equal11.IN2
sink_data[50] => Equal12.IN2
sink_data[51] => src_data[51].DATAIN
sink_data[51] => Equal2.IN16
sink_data[51] => Equal3.IN17
sink_data[51] => Equal4.IN19
sink_data[51] => Equal5.IN18
sink_data[51] => Equal6.IN19
sink_data[51] => Equal7.IN20
sink_data[51] => Equal8.IN21
sink_data[51] => Equal9.IN22
sink_data[51] => Equal10.IN23
sink_data[51] => Equal11.IN24
sink_data[51] => Equal12.IN20
sink_data[52] => src_data[52].DATAIN
sink_data[52] => Equal2.IN15
sink_data[52] => Equal3.IN16
sink_data[52] => Equal4.IN18
sink_data[52] => Equal5.IN17
sink_data[52] => Equal6.IN18
sink_data[52] => Equal7.IN19
sink_data[52] => Equal8.IN20
sink_data[52] => Equal9.IN21
sink_data[52] => Equal10.IN22
sink_data[52] => Equal11.IN23
sink_data[52] => Equal12.IN19
sink_data[53] => src_data[53].DATAIN
sink_data[53] => Equal2.IN14
sink_data[53] => Equal3.IN15
sink_data[53] => Equal4.IN17
sink_data[53] => Equal5.IN16
sink_data[53] => Equal6.IN17
sink_data[53] => Equal7.IN18
sink_data[53] => Equal8.IN19
sink_data[53] => Equal9.IN20
sink_data[53] => Equal10.IN21
sink_data[53] => Equal11.IN22
sink_data[53] => Equal12.IN18
sink_data[54] => src_data[54].DATAIN
sink_data[54] => Equal2.IN13
sink_data[54] => Equal3.IN14
sink_data[54] => Equal4.IN16
sink_data[54] => Equal5.IN15
sink_data[54] => Equal6.IN16
sink_data[54] => Equal7.IN17
sink_data[54] => Equal8.IN18
sink_data[54] => Equal9.IN19
sink_data[54] => Equal10.IN20
sink_data[54] => Equal11.IN21
sink_data[54] => Equal12.IN17
sink_data[55] => src_data[55].DATAIN
sink_data[55] => Equal2.IN12
sink_data[55] => Equal3.IN13
sink_data[55] => Equal4.IN15
sink_data[55] => Equal5.IN14
sink_data[55] => Equal6.IN15
sink_data[55] => Equal7.IN16
sink_data[55] => Equal8.IN17
sink_data[55] => Equal9.IN18
sink_data[55] => Equal10.IN19
sink_data[55] => Equal11.IN20
sink_data[55] => Equal12.IN16
sink_data[56] => src_data[56].DATAIN
sink_data[56] => Equal2.IN11
sink_data[56] => Equal3.IN12
sink_data[56] => Equal4.IN14
sink_data[56] => Equal5.IN13
sink_data[56] => Equal6.IN14
sink_data[56] => Equal7.IN15
sink_data[56] => Equal8.IN16
sink_data[56] => Equal9.IN17
sink_data[56] => Equal10.IN18
sink_data[56] => Equal11.IN19
sink_data[56] => Equal12.IN15
sink_data[57] => src_data[57].DATAIN
sink_data[57] => Equal2.IN10
sink_data[57] => Equal3.IN11
sink_data[57] => Equal4.IN13
sink_data[57] => Equal5.IN12
sink_data[57] => Equal6.IN13
sink_data[57] => Equal7.IN14
sink_data[57] => Equal8.IN15
sink_data[57] => Equal9.IN16
sink_data[57] => Equal10.IN17
sink_data[57] => Equal11.IN18
sink_data[57] => Equal12.IN14
sink_data[58] => src_data[58].DATAIN
sink_data[58] => Equal2.IN9
sink_data[58] => Equal3.IN10
sink_data[58] => Equal4.IN12
sink_data[58] => Equal5.IN11
sink_data[58] => Equal6.IN12
sink_data[58] => Equal7.IN13
sink_data[58] => Equal8.IN14
sink_data[58] => Equal9.IN15
sink_data[58] => Equal10.IN16
sink_data[58] => Equal11.IN17
sink_data[58] => Equal12.IN13
sink_data[59] => src_data[59].DATAIN
sink_data[59] => Equal2.IN8
sink_data[59] => Equal3.IN9
sink_data[59] => Equal4.IN11
sink_data[59] => Equal5.IN10
sink_data[59] => Equal6.IN11
sink_data[59] => Equal7.IN12
sink_data[59] => Equal8.IN13
sink_data[59] => Equal9.IN14
sink_data[59] => Equal10.IN15
sink_data[59] => Equal11.IN16
sink_data[59] => Equal12.IN12
sink_data[60] => src_data[60].DATAIN
sink_data[60] => Equal2.IN7
sink_data[60] => Equal3.IN8
sink_data[60] => Equal4.IN10
sink_data[60] => Equal5.IN9
sink_data[60] => Equal6.IN10
sink_data[60] => Equal7.IN11
sink_data[60] => Equal8.IN12
sink_data[60] => Equal9.IN13
sink_data[60] => Equal10.IN14
sink_data[60] => Equal11.IN15
sink_data[60] => Equal12.IN11
sink_data[61] => src_data[61].DATAIN
sink_data[61] => Equal0.IN0
sink_data[61] => Equal1.IN6
sink_data[61] => Equal2.IN1
sink_data[61] => Equal3.IN1
sink_data[61] => Equal4.IN1
sink_data[61] => Equal5.IN1
sink_data[61] => Equal6.IN1
sink_data[61] => Equal7.IN1
sink_data[61] => Equal8.IN1
sink_data[61] => Equal9.IN1
sink_data[61] => Equal10.IN1
sink_data[61] => Equal11.IN1
sink_data[61] => Equal12.IN1
sink_data[62] => src_data[62].DATAIN
sink_data[62] => Equal0.IN6
sink_data[62] => Equal1.IN0
sink_data[62] => Equal2.IN0
sink_data[62] => Equal3.IN0
sink_data[62] => Equal4.IN0
sink_data[62] => Equal5.IN0
sink_data[62] => Equal6.IN0
sink_data[62] => Equal7.IN0
sink_data[62] => Equal8.IN0
sink_data[62] => Equal9.IN0
sink_data[62] => Equal10.IN0
sink_data[62] => Equal11.IN0
sink_data[62] => Equal12.IN0
sink_data[63] => src_data[63].DATAIN
sink_data[64] => src_data[64].DATAIN
sink_data[65] => src_data[65].DATAIN
sink_data[66] => src_data[66].DATAIN
sink_data[67] => src_data[67].DATAIN
sink_data[68] => src_data[68].DATAIN
sink_data[69] => src_data[69].DATAIN
sink_data[70] => src_data[70].DATAIN
sink_data[71] => src_data[71].DATAIN
sink_data[72] => src_data[72].DATAIN
sink_data[73] => src_data[73].DATAIN
sink_data[74] => src_data[74].DATAIN
sink_data[75] => src_data[75].DATAIN
sink_data[76] => src_data[76].DATAIN
sink_data[77] => src_data[77].DATAIN
sink_data[78] => src_data[78].DATAIN
sink_data[79] => src_data[79].DATAIN
sink_data[80] => src_data[80].DATAIN
sink_data[81] => src_data[81].DATAIN
sink_data[82] => src_data[82].DATAIN
sink_data[83] => src_data[83].DATAIN
sink_data[84] => ~NO_FANOUT~
sink_data[85] => ~NO_FANOUT~
sink_data[86] => ~NO_FANOUT~
sink_data[87] => ~NO_FANOUT~
sink_data[88] => src_data[88].DATAIN
sink_startofpacket => src_startofpacket.DATAIN
sink_endofpacket => src_endofpacket.DATAIN
src_ready => sink_ready.DATAIN


|main|Proyecto:u1|Proyecto_addr_router_001:addr_router_001|Proyecto_addr_router_001_default_decode:the_default_decode


|main|Proyecto:u1|Proyecto_addr_router_002:addr_router_002
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
sink_valid => src_valid.DATAIN
sink_data[0] => src_data[0].DATAIN
sink_data[1] => src_data[1].DATAIN
sink_data[2] => src_data[2].DATAIN
sink_data[3] => src_data[3].DATAIN
sink_data[4] => src_data[4].DATAIN
sink_data[5] => src_data[5].DATAIN
sink_data[6] => src_data[6].DATAIN
sink_data[7] => src_data[7].DATAIN
sink_data[8] => src_data[8].DATAIN
sink_data[9] => src_data[9].DATAIN
sink_data[10] => src_data[10].DATAIN
sink_data[11] => src_data[11].DATAIN
sink_data[12] => src_data[12].DATAIN
sink_data[13] => src_data[13].DATAIN
sink_data[14] => src_data[14].DATAIN
sink_data[15] => src_data[15].DATAIN
sink_data[16] => src_data[16].DATAIN
sink_data[17] => src_data[17].DATAIN
sink_data[18] => src_data[18].DATAIN
sink_data[19] => src_data[19].DATAIN
sink_data[20] => src_data[20].DATAIN
sink_data[21] => src_data[21].DATAIN
sink_data[22] => src_data[22].DATAIN
sink_data[23] => src_data[23].DATAIN
sink_data[24] => src_data[24].DATAIN
sink_data[25] => src_data[25].DATAIN
sink_data[26] => src_data[26].DATAIN
sink_data[27] => src_data[27].DATAIN
sink_data[28] => src_data[28].DATAIN
sink_data[29] => src_data[29].DATAIN
sink_data[30] => src_data[30].DATAIN
sink_data[31] => src_data[31].DATAIN
sink_data[32] => src_data[32].DATAIN
sink_data[33] => src_data[33].DATAIN
sink_data[34] => src_data[34].DATAIN
sink_data[35] => src_data[35].DATAIN
sink_data[36] => src_data[36].DATAIN
sink_data[37] => src_data[37].DATAIN
sink_data[38] => src_data[38].DATAIN
sink_data[39] => src_data[39].DATAIN
sink_data[40] => src_data[40].DATAIN
sink_data[41] => src_data[41].DATAIN
sink_data[42] => src_data[42].DATAIN
sink_data[43] => src_data[43].DATAIN
sink_data[44] => src_data[44].DATAIN
sink_data[45] => src_data[45].DATAIN
sink_data[46] => src_data[46].DATAIN
sink_data[46] => Equal1.IN21
sink_data[47] => src_data[47].DATAIN
sink_data[47] => Equal1.IN20
sink_data[48] => src_data[48].DATAIN
sink_data[48] => Equal1.IN19
sink_data[49] => src_data[49].DATAIN
sink_data[49] => Equal1.IN3
sink_data[50] => src_data[50].DATAIN
sink_data[50] => Equal1.IN2
sink_data[51] => src_data[51].DATAIN
sink_data[51] => Equal1.IN18
sink_data[52] => src_data[52].DATAIN
sink_data[52] => Equal1.IN17
sink_data[53] => src_data[53].DATAIN
sink_data[53] => Equal1.IN16
sink_data[54] => src_data[54].DATAIN
sink_data[54] => Equal1.IN15
sink_data[55] => src_data[55].DATAIN
sink_data[55] => Equal1.IN14
sink_data[56] => src_data[56].DATAIN
sink_data[56] => Equal1.IN13
sink_data[57] => src_data[57].DATAIN
sink_data[57] => Equal1.IN12
sink_data[58] => src_data[58].DATAIN
sink_data[58] => Equal1.IN11
sink_data[59] => src_data[59].DATAIN
sink_data[59] => Equal1.IN10
sink_data[60] => src_data[60].DATAIN
sink_data[60] => Equal1.IN9
sink_data[61] => src_data[61].DATAIN
sink_data[61] => Equal0.IN0
sink_data[61] => Equal1.IN1
sink_data[62] => src_data[62].DATAIN
sink_data[62] => Equal0.IN6
sink_data[62] => Equal1.IN0
sink_data[63] => src_data[63].DATAIN
sink_data[64] => src_data[64].DATAIN
sink_data[65] => src_data[65].DATAIN
sink_data[66] => src_data[66].DATAIN
sink_data[67] => src_data[67].DATAIN
sink_data[68] => src_data[68].DATAIN
sink_data[69] => src_data[69].DATAIN
sink_data[70] => src_data[70].DATAIN
sink_data[71] => src_data[71].DATAIN
sink_data[72] => src_data[72].DATAIN
sink_data[73] => src_data[73].DATAIN
sink_data[74] => src_data[74].DATAIN
sink_data[75] => src_data[75].DATAIN
sink_data[76] => src_data[76].DATAIN
sink_data[77] => src_data[77].DATAIN
sink_data[78] => src_data[78].DATAIN
sink_data[79] => src_data[79].DATAIN
sink_data[80] => src_data[80].DATAIN
sink_data[81] => src_data[81].DATAIN
sink_data[82] => src_data[82].DATAIN
sink_data[83] => src_data[83].DATAIN
sink_data[84] => ~NO_FANOUT~
sink_data[85] => ~NO_FANOUT~
sink_data[86] => ~NO_FANOUT~
sink_data[87] => ~NO_FANOUT~
sink_data[88] => src_data[88].DATAIN
sink_startofpacket => src_startofpacket.DATAIN
sink_endofpacket => src_endofpacket.DATAIN
src_ready => sink_ready.DATAIN


|main|Proyecto:u1|Proyecto_addr_router_002:addr_router_002|Proyecto_addr_router_002_default_decode:the_default_decode


|main|Proyecto:u1|Proyecto_addr_router_003:addr_router_003
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
sink_valid => src_valid.DATAIN
sink_data[0] => src_data[0].DATAIN
sink_data[1] => src_data[1].DATAIN
sink_data[2] => src_data[2].DATAIN
sink_data[3] => src_data[3].DATAIN
sink_data[4] => src_data[4].DATAIN
sink_data[5] => src_data[5].DATAIN
sink_data[6] => src_data[6].DATAIN
sink_data[7] => src_data[7].DATAIN
sink_data[8] => src_data[8].DATAIN
sink_data[9] => src_data[9].DATAIN
sink_data[10] => src_data[10].DATAIN
sink_data[11] => src_data[11].DATAIN
sink_data[12] => src_data[12].DATAIN
sink_data[13] => src_data[13].DATAIN
sink_data[14] => src_data[14].DATAIN
sink_data[15] => src_data[15].DATAIN
sink_data[16] => src_data[16].DATAIN
sink_data[17] => src_data[17].DATAIN
sink_data[18] => src_data[18].DATAIN
sink_data[19] => src_data[19].DATAIN
sink_data[20] => src_data[20].DATAIN
sink_data[21] => src_data[21].DATAIN
sink_data[22] => src_data[22].DATAIN
sink_data[23] => src_data[23].DATAIN
sink_data[24] => src_data[24].DATAIN
sink_data[25] => src_data[25].DATAIN
sink_data[26] => src_data[26].DATAIN
sink_data[27] => src_data[27].DATAIN
sink_data[28] => src_data[28].DATAIN
sink_data[29] => src_data[29].DATAIN
sink_data[30] => src_data[30].DATAIN
sink_data[31] => src_data[31].DATAIN
sink_data[32] => src_data[32].DATAIN
sink_data[33] => src_data[33].DATAIN
sink_data[34] => src_data[34].DATAIN
sink_data[35] => src_data[35].DATAIN
sink_data[36] => src_data[36].DATAIN
sink_data[37] => src_data[37].DATAIN
sink_data[38] => src_data[38].DATAIN
sink_data[39] => src_data[39].DATAIN
sink_data[40] => src_data[40].DATAIN
sink_data[41] => src_data[41].DATAIN
sink_data[42] => src_data[42].DATAIN
sink_data[43] => src_data[43].DATAIN
sink_data[44] => src_data[44].DATAIN
sink_data[45] => src_data[45].DATAIN
sink_data[46] => src_data[46].DATAIN
sink_data[47] => src_data[47].DATAIN
sink_data[48] => src_data[48].DATAIN
sink_data[49] => src_data[49].DATAIN
sink_data[50] => src_data[50].DATAIN
sink_data[51] => src_data[51].DATAIN
sink_data[52] => src_data[52].DATAIN
sink_data[53] => src_data[53].DATAIN
sink_data[54] => src_data[54].DATAIN
sink_data[55] => src_data[55].DATAIN
sink_data[56] => src_data[56].DATAIN
sink_data[57] => src_data[57].DATAIN
sink_data[58] => src_data[58].DATAIN
sink_data[59] => src_data[59].DATAIN
sink_data[60] => src_data[60].DATAIN
sink_data[61] => src_data[61].DATAIN
sink_data[62] => src_data[62].DATAIN
sink_data[63] => src_data[63].DATAIN
sink_data[64] => src_data[64].DATAIN
sink_data[65] => src_data[65].DATAIN
sink_data[66] => src_data[66].DATAIN
sink_data[67] => src_data[67].DATAIN
sink_data[68] => src_data[68].DATAIN
sink_data[69] => src_data[69].DATAIN
sink_data[70] => src_data[70].DATAIN
sink_data[71] => src_data[71].DATAIN
sink_data[72] => src_data[72].DATAIN
sink_data[73] => src_data[73].DATAIN
sink_data[74] => src_data[74].DATAIN
sink_data[75] => src_data[75].DATAIN
sink_data[76] => src_data[76].DATAIN
sink_data[77] => src_data[77].DATAIN
sink_data[78] => src_data[78].DATAIN
sink_data[79] => src_data[79].DATAIN
sink_data[80] => src_data[80].DATAIN
sink_data[81] => src_data[81].DATAIN
sink_data[82] => src_data[82].DATAIN
sink_data[83] => src_data[83].DATAIN
sink_data[84] => ~NO_FANOUT~
sink_data[85] => ~NO_FANOUT~
sink_data[86] => ~NO_FANOUT~
sink_data[87] => ~NO_FANOUT~
sink_data[88] => src_data[88].DATAIN
sink_startofpacket => src_startofpacket.DATAIN
sink_endofpacket => src_endofpacket.DATAIN
src_ready => sink_ready.DATAIN


|main|Proyecto:u1|Proyecto_addr_router_003:addr_router_003|Proyecto_addr_router_003_default_decode:the_default_decode


|main|Proyecto:u1|Proyecto_addr_router_003:addr_router_004
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
sink_valid => src_valid.DATAIN
sink_data[0] => src_data[0].DATAIN
sink_data[1] => src_data[1].DATAIN
sink_data[2] => src_data[2].DATAIN
sink_data[3] => src_data[3].DATAIN
sink_data[4] => src_data[4].DATAIN
sink_data[5] => src_data[5].DATAIN
sink_data[6] => src_data[6].DATAIN
sink_data[7] => src_data[7].DATAIN
sink_data[8] => src_data[8].DATAIN
sink_data[9] => src_data[9].DATAIN
sink_data[10] => src_data[10].DATAIN
sink_data[11] => src_data[11].DATAIN
sink_data[12] => src_data[12].DATAIN
sink_data[13] => src_data[13].DATAIN
sink_data[14] => src_data[14].DATAIN
sink_data[15] => src_data[15].DATAIN
sink_data[16] => src_data[16].DATAIN
sink_data[17] => src_data[17].DATAIN
sink_data[18] => src_data[18].DATAIN
sink_data[19] => src_data[19].DATAIN
sink_data[20] => src_data[20].DATAIN
sink_data[21] => src_data[21].DATAIN
sink_data[22] => src_data[22].DATAIN
sink_data[23] => src_data[23].DATAIN
sink_data[24] => src_data[24].DATAIN
sink_data[25] => src_data[25].DATAIN
sink_data[26] => src_data[26].DATAIN
sink_data[27] => src_data[27].DATAIN
sink_data[28] => src_data[28].DATAIN
sink_data[29] => src_data[29].DATAIN
sink_data[30] => src_data[30].DATAIN
sink_data[31] => src_data[31].DATAIN
sink_data[32] => src_data[32].DATAIN
sink_data[33] => src_data[33].DATAIN
sink_data[34] => src_data[34].DATAIN
sink_data[35] => src_data[35].DATAIN
sink_data[36] => src_data[36].DATAIN
sink_data[37] => src_data[37].DATAIN
sink_data[38] => src_data[38].DATAIN
sink_data[39] => src_data[39].DATAIN
sink_data[40] => src_data[40].DATAIN
sink_data[41] => src_data[41].DATAIN
sink_data[42] => src_data[42].DATAIN
sink_data[43] => src_data[43].DATAIN
sink_data[44] => src_data[44].DATAIN
sink_data[45] => src_data[45].DATAIN
sink_data[46] => src_data[46].DATAIN
sink_data[47] => src_data[47].DATAIN
sink_data[48] => src_data[48].DATAIN
sink_data[49] => src_data[49].DATAIN
sink_data[50] => src_data[50].DATAIN
sink_data[51] => src_data[51].DATAIN
sink_data[52] => src_data[52].DATAIN
sink_data[53] => src_data[53].DATAIN
sink_data[54] => src_data[54].DATAIN
sink_data[55] => src_data[55].DATAIN
sink_data[56] => src_data[56].DATAIN
sink_data[57] => src_data[57].DATAIN
sink_data[58] => src_data[58].DATAIN
sink_data[59] => src_data[59].DATAIN
sink_data[60] => src_data[60].DATAIN
sink_data[61] => src_data[61].DATAIN
sink_data[62] => src_data[62].DATAIN
sink_data[63] => src_data[63].DATAIN
sink_data[64] => src_data[64].DATAIN
sink_data[65] => src_data[65].DATAIN
sink_data[66] => src_data[66].DATAIN
sink_data[67] => src_data[67].DATAIN
sink_data[68] => src_data[68].DATAIN
sink_data[69] => src_data[69].DATAIN
sink_data[70] => src_data[70].DATAIN
sink_data[71] => src_data[71].DATAIN
sink_data[72] => src_data[72].DATAIN
sink_data[73] => src_data[73].DATAIN
sink_data[74] => src_data[74].DATAIN
sink_data[75] => src_data[75].DATAIN
sink_data[76] => src_data[76].DATAIN
sink_data[77] => src_data[77].DATAIN
sink_data[78] => src_data[78].DATAIN
sink_data[79] => src_data[79].DATAIN
sink_data[80] => src_data[80].DATAIN
sink_data[81] => src_data[81].DATAIN
sink_data[82] => src_data[82].DATAIN
sink_data[83] => src_data[83].DATAIN
sink_data[84] => ~NO_FANOUT~
sink_data[85] => ~NO_FANOUT~
sink_data[86] => ~NO_FANOUT~
sink_data[87] => ~NO_FANOUT~
sink_data[88] => src_data[88].DATAIN
sink_startofpacket => src_startofpacket.DATAIN
sink_endofpacket => src_endofpacket.DATAIN
src_ready => sink_ready.DATAIN


|main|Proyecto:u1|Proyecto_addr_router_003:addr_router_004|Proyecto_addr_router_003_default_decode:the_default_decode


|main|Proyecto:u1|Proyecto_id_router:id_router
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
sink_valid => src_valid.DATAIN
sink_data[0] => src_data[0].DATAIN
sink_data[1] => src_data[1].DATAIN
sink_data[2] => src_data[2].DATAIN
sink_data[3] => src_data[3].DATAIN
sink_data[4] => src_data[4].DATAIN
sink_data[5] => src_data[5].DATAIN
sink_data[6] => src_data[6].DATAIN
sink_data[7] => src_data[7].DATAIN
sink_data[8] => src_data[8].DATAIN
sink_data[9] => src_data[9].DATAIN
sink_data[10] => src_data[10].DATAIN
sink_data[11] => src_data[11].DATAIN
sink_data[12] => src_data[12].DATAIN
sink_data[13] => src_data[13].DATAIN
sink_data[14] => src_data[14].DATAIN
sink_data[15] => src_data[15].DATAIN
sink_data[16] => src_data[16].DATAIN
sink_data[17] => src_data[17].DATAIN
sink_data[18] => src_data[18].DATAIN
sink_data[19] => src_data[19].DATAIN
sink_data[20] => src_data[20].DATAIN
sink_data[21] => src_data[21].DATAIN
sink_data[22] => src_data[22].DATAIN
sink_data[23] => src_data[23].DATAIN
sink_data[24] => src_data[24].DATAIN
sink_data[25] => src_data[25].DATAIN
sink_data[26] => src_data[26].DATAIN
sink_data[27] => src_data[27].DATAIN
sink_data[28] => src_data[28].DATAIN
sink_data[29] => src_data[29].DATAIN
sink_data[30] => src_data[30].DATAIN
sink_data[31] => src_data[31].DATAIN
sink_data[32] => src_data[32].DATAIN
sink_data[33] => src_data[33].DATAIN
sink_data[34] => src_data[34].DATAIN
sink_data[35] => src_data[35].DATAIN
sink_data[36] => src_data[36].DATAIN
sink_data[37] => src_data[37].DATAIN
sink_data[38] => src_data[38].DATAIN
sink_data[39] => src_data[39].DATAIN
sink_data[40] => src_data[40].DATAIN
sink_data[41] => src_data[41].DATAIN
sink_data[42] => src_data[42].DATAIN
sink_data[43] => src_data[43].DATAIN
sink_data[44] => src_data[44].DATAIN
sink_data[45] => src_data[45].DATAIN
sink_data[46] => src_data[46].DATAIN
sink_data[47] => src_data[47].DATAIN
sink_data[48] => src_data[48].DATAIN
sink_data[49] => src_data[49].DATAIN
sink_data[50] => src_data[50].DATAIN
sink_data[51] => src_data[51].DATAIN
sink_data[52] => src_data[52].DATAIN
sink_data[53] => src_data[53].DATAIN
sink_data[54] => src_data[54].DATAIN
sink_data[55] => src_data[55].DATAIN
sink_data[56] => src_data[56].DATAIN
sink_data[57] => src_data[57].DATAIN
sink_data[58] => src_data[58].DATAIN
sink_data[59] => src_data[59].DATAIN
sink_data[60] => src_data[60].DATAIN
sink_data[61] => src_data[61].DATAIN
sink_data[62] => src_data[62].DATAIN
sink_data[63] => src_data[63].DATAIN
sink_data[64] => src_data[64].DATAIN
sink_data[65] => src_data[65].DATAIN
sink_data[66] => src_data[66].DATAIN
sink_data[67] => src_data[67].DATAIN
sink_data[68] => src_data[68].DATAIN
sink_data[69] => src_data[69].DATAIN
sink_data[70] => src_data[70].DATAIN
sink_data[71] => src_data[71].DATAIN
sink_data[72] => src_data[72].DATAIN
sink_data[73] => src_data[73].DATAIN
sink_data[74] => src_data[74].DATAIN
sink_data[75] => src_data[75].DATAIN
sink_data[76] => src_data[76].DATAIN
sink_data[77] => src_data[77].DATAIN
sink_data[78] => src_data[78].DATAIN
sink_data[79] => src_data[79].DATAIN
sink_data[80] => src_data[80].DATAIN
sink_data[81] => src_data[81].DATAIN
sink_data[82] => src_data[82].DATAIN
sink_data[83] => src_data[83].DATAIN
sink_data[84] => src_data[84].DATAIN
sink_data[84] => Equal0.IN31
sink_data[84] => Equal1.IN0
sink_data[85] => src_data[85].DATAIN
sink_data[85] => Equal0.IN30
sink_data[85] => Equal1.IN31
sink_data[86] => src_data[86].DATAIN
sink_data[86] => Equal0.IN29
sink_data[86] => Equal1.IN30
sink_data[87] => src_data[87].DATAIN
sink_data[87] => Equal0.IN28
sink_data[87] => Equal1.IN29
sink_data[88] => src_data[88].DATAIN
sink_startofpacket => src_startofpacket.DATAIN
sink_endofpacket => src_endofpacket.DATAIN
src_ready => sink_ready.DATAIN


|main|Proyecto:u1|Proyecto_id_router:id_router|Proyecto_id_router_default_decode:the_default_decode


|main|Proyecto:u1|Proyecto_id_router_001:id_router_001
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
sink_valid => src_valid.DATAIN
sink_data[0] => src_data[0].DATAIN
sink_data[1] => src_data[1].DATAIN
sink_data[2] => src_data[2].DATAIN
sink_data[3] => src_data[3].DATAIN
sink_data[4] => src_data[4].DATAIN
sink_data[5] => src_data[5].DATAIN
sink_data[6] => src_data[6].DATAIN
sink_data[7] => src_data[7].DATAIN
sink_data[8] => src_data[8].DATAIN
sink_data[9] => src_data[9].DATAIN
sink_data[10] => src_data[10].DATAIN
sink_data[11] => src_data[11].DATAIN
sink_data[12] => src_data[12].DATAIN
sink_data[13] => src_data[13].DATAIN
sink_data[14] => src_data[14].DATAIN
sink_data[15] => src_data[15].DATAIN
sink_data[16] => src_data[16].DATAIN
sink_data[17] => src_data[17].DATAIN
sink_data[18] => src_data[18].DATAIN
sink_data[19] => src_data[19].DATAIN
sink_data[20] => src_data[20].DATAIN
sink_data[21] => src_data[21].DATAIN
sink_data[22] => src_data[22].DATAIN
sink_data[23] => src_data[23].DATAIN
sink_data[24] => src_data[24].DATAIN
sink_data[25] => src_data[25].DATAIN
sink_data[26] => src_data[26].DATAIN
sink_data[27] => src_data[27].DATAIN
sink_data[28] => src_data[28].DATAIN
sink_data[29] => src_data[29].DATAIN
sink_data[30] => src_data[30].DATAIN
sink_data[31] => src_data[31].DATAIN
sink_data[32] => src_data[32].DATAIN
sink_data[33] => src_data[33].DATAIN
sink_data[34] => src_data[34].DATAIN
sink_data[35] => src_data[35].DATAIN
sink_data[36] => src_data[36].DATAIN
sink_data[37] => src_data[37].DATAIN
sink_data[38] => src_data[38].DATAIN
sink_data[39] => src_data[39].DATAIN
sink_data[40] => src_data[40].DATAIN
sink_data[41] => src_data[41].DATAIN
sink_data[42] => src_data[42].DATAIN
sink_data[43] => src_data[43].DATAIN
sink_data[44] => src_data[44].DATAIN
sink_data[45] => src_data[45].DATAIN
sink_data[46] => src_data[46].DATAIN
sink_data[47] => src_data[47].DATAIN
sink_data[48] => src_data[48].DATAIN
sink_data[49] => src_data[49].DATAIN
sink_data[50] => src_data[50].DATAIN
sink_data[51] => src_data[51].DATAIN
sink_data[52] => src_data[52].DATAIN
sink_data[53] => src_data[53].DATAIN
sink_data[54] => src_data[54].DATAIN
sink_data[55] => src_data[55].DATAIN
sink_data[56] => src_data[56].DATAIN
sink_data[57] => src_data[57].DATAIN
sink_data[58] => src_data[58].DATAIN
sink_data[59] => src_data[59].DATAIN
sink_data[60] => src_data[60].DATAIN
sink_data[61] => src_data[61].DATAIN
sink_data[62] => src_data[62].DATAIN
sink_data[63] => src_data[63].DATAIN
sink_data[64] => src_data[64].DATAIN
sink_data[65] => src_data[65].DATAIN
sink_data[66] => src_data[66].DATAIN
sink_data[66] => Equal0.IN31
sink_data[66] => Equal1.IN0
sink_data[67] => src_data[67].DATAIN
sink_data[67] => Equal0.IN30
sink_data[67] => Equal1.IN31
sink_data[68] => src_data[68].DATAIN
sink_data[68] => Equal0.IN29
sink_data[68] => Equal1.IN30
sink_data[69] => src_data[69].DATAIN
sink_data[69] => Equal0.IN28
sink_data[69] => Equal1.IN29
sink_data[70] => src_data[70].DATAIN
sink_startofpacket => src_startofpacket.DATAIN
sink_endofpacket => src_endofpacket.DATAIN
src_ready => sink_ready.DATAIN


|main|Proyecto:u1|Proyecto_id_router_001:id_router_001|Proyecto_id_router_001_default_decode:the_default_decode


|main|Proyecto:u1|Proyecto_id_router_002:id_router_002
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
sink_valid => src_valid.DATAIN
sink_data[0] => src_data[0].DATAIN
sink_data[1] => src_data[1].DATAIN
sink_data[2] => src_data[2].DATAIN
sink_data[3] => src_data[3].DATAIN
sink_data[4] => src_data[4].DATAIN
sink_data[5] => src_data[5].DATAIN
sink_data[6] => src_data[6].DATAIN
sink_data[7] => src_data[7].DATAIN
sink_data[8] => src_data[8].DATAIN
sink_data[9] => src_data[9].DATAIN
sink_data[10] => src_data[10].DATAIN
sink_data[11] => src_data[11].DATAIN
sink_data[12] => src_data[12].DATAIN
sink_data[13] => src_data[13].DATAIN
sink_data[14] => src_data[14].DATAIN
sink_data[15] => src_data[15].DATAIN
sink_data[16] => src_data[16].DATAIN
sink_data[17] => src_data[17].DATAIN
sink_data[18] => src_data[18].DATAIN
sink_data[19] => src_data[19].DATAIN
sink_data[20] => src_data[20].DATAIN
sink_data[21] => src_data[21].DATAIN
sink_data[22] => src_data[22].DATAIN
sink_data[23] => src_data[23].DATAIN
sink_data[24] => src_data[24].DATAIN
sink_data[25] => src_data[25].DATAIN
sink_data[26] => src_data[26].DATAIN
sink_data[27] => src_data[27].DATAIN
sink_data[28] => src_data[28].DATAIN
sink_data[29] => src_data[29].DATAIN
sink_data[30] => src_data[30].DATAIN
sink_data[31] => src_data[31].DATAIN
sink_data[32] => src_data[32].DATAIN
sink_data[33] => src_data[33].DATAIN
sink_data[34] => src_data[34].DATAIN
sink_data[35] => src_data[35].DATAIN
sink_data[36] => src_data[36].DATAIN
sink_data[37] => src_data[37].DATAIN
sink_data[38] => src_data[38].DATAIN
sink_data[39] => src_data[39].DATAIN
sink_data[40] => src_data[40].DATAIN
sink_data[41] => src_data[41].DATAIN
sink_data[42] => src_data[42].DATAIN
sink_data[43] => src_data[43].DATAIN
sink_data[44] => src_data[44].DATAIN
sink_data[45] => src_data[45].DATAIN
sink_data[46] => src_data[46].DATAIN
sink_data[47] => src_data[47].DATAIN
sink_data[48] => src_data[48].DATAIN
sink_data[49] => src_data[49].DATAIN
sink_data[50] => src_data[50].DATAIN
sink_data[51] => src_data[51].DATAIN
sink_data[52] => src_data[52].DATAIN
sink_data[53] => src_data[53].DATAIN
sink_data[54] => src_data[54].DATAIN
sink_data[55] => src_data[55].DATAIN
sink_data[56] => src_data[56].DATAIN
sink_data[57] => src_data[57].DATAIN
sink_data[58] => src_data[58].DATAIN
sink_data[59] => src_data[59].DATAIN
sink_data[60] => src_data[60].DATAIN
sink_data[61] => src_data[61].DATAIN
sink_data[62] => src_data[62].DATAIN
sink_data[63] => src_data[63].DATAIN
sink_data[64] => src_data[64].DATAIN
sink_data[65] => src_data[65].DATAIN
sink_data[66] => src_data[66].DATAIN
sink_data[67] => src_data[67].DATAIN
sink_data[68] => src_data[68].DATAIN
sink_data[69] => src_data[69].DATAIN
sink_data[70] => src_data[70].DATAIN
sink_data[71] => src_data[71].DATAIN
sink_data[72] => src_data[72].DATAIN
sink_data[73] => src_data[73].DATAIN
sink_data[74] => src_data[74].DATAIN
sink_data[75] => src_data[75].DATAIN
sink_data[76] => src_data[76].DATAIN
sink_data[77] => src_data[77].DATAIN
sink_data[78] => src_data[78].DATAIN
sink_data[79] => src_data[79].DATAIN
sink_data[80] => src_data[80].DATAIN
sink_data[81] => src_data[81].DATAIN
sink_data[82] => src_data[82].DATAIN
sink_data[83] => src_data[83].DATAIN
sink_data[84] => src_data[84].DATAIN
sink_data[84] => Equal0.IN0
sink_data[85] => src_data[85].DATAIN
sink_data[85] => Equal0.IN31
sink_data[86] => src_data[86].DATAIN
sink_data[86] => Equal0.IN30
sink_data[87] => src_data[87].DATAIN
sink_data[87] => Equal0.IN29
sink_data[88] => src_data[88].DATAIN
sink_startofpacket => src_startofpacket.DATAIN
sink_endofpacket => src_endofpacket.DATAIN
src_ready => sink_ready.DATAIN


|main|Proyecto:u1|Proyecto_id_router_002:id_router_002|Proyecto_id_router_002_default_decode:the_default_decode


|main|Proyecto:u1|Proyecto_id_router_002:id_router_003
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
sink_valid => src_valid.DATAIN
sink_data[0] => src_data[0].DATAIN
sink_data[1] => src_data[1].DATAIN
sink_data[2] => src_data[2].DATAIN
sink_data[3] => src_data[3].DATAIN
sink_data[4] => src_data[4].DATAIN
sink_data[5] => src_data[5].DATAIN
sink_data[6] => src_data[6].DATAIN
sink_data[7] => src_data[7].DATAIN
sink_data[8] => src_data[8].DATAIN
sink_data[9] => src_data[9].DATAIN
sink_data[10] => src_data[10].DATAIN
sink_data[11] => src_data[11].DATAIN
sink_data[12] => src_data[12].DATAIN
sink_data[13] => src_data[13].DATAIN
sink_data[14] => src_data[14].DATAIN
sink_data[15] => src_data[15].DATAIN
sink_data[16] => src_data[16].DATAIN
sink_data[17] => src_data[17].DATAIN
sink_data[18] => src_data[18].DATAIN
sink_data[19] => src_data[19].DATAIN
sink_data[20] => src_data[20].DATAIN
sink_data[21] => src_data[21].DATAIN
sink_data[22] => src_data[22].DATAIN
sink_data[23] => src_data[23].DATAIN
sink_data[24] => src_data[24].DATAIN
sink_data[25] => src_data[25].DATAIN
sink_data[26] => src_data[26].DATAIN
sink_data[27] => src_data[27].DATAIN
sink_data[28] => src_data[28].DATAIN
sink_data[29] => src_data[29].DATAIN
sink_data[30] => src_data[30].DATAIN
sink_data[31] => src_data[31].DATAIN
sink_data[32] => src_data[32].DATAIN
sink_data[33] => src_data[33].DATAIN
sink_data[34] => src_data[34].DATAIN
sink_data[35] => src_data[35].DATAIN
sink_data[36] => src_data[36].DATAIN
sink_data[37] => src_data[37].DATAIN
sink_data[38] => src_data[38].DATAIN
sink_data[39] => src_data[39].DATAIN
sink_data[40] => src_data[40].DATAIN
sink_data[41] => src_data[41].DATAIN
sink_data[42] => src_data[42].DATAIN
sink_data[43] => src_data[43].DATAIN
sink_data[44] => src_data[44].DATAIN
sink_data[45] => src_data[45].DATAIN
sink_data[46] => src_data[46].DATAIN
sink_data[47] => src_data[47].DATAIN
sink_data[48] => src_data[48].DATAIN
sink_data[49] => src_data[49].DATAIN
sink_data[50] => src_data[50].DATAIN
sink_data[51] => src_data[51].DATAIN
sink_data[52] => src_data[52].DATAIN
sink_data[53] => src_data[53].DATAIN
sink_data[54] => src_data[54].DATAIN
sink_data[55] => src_data[55].DATAIN
sink_data[56] => src_data[56].DATAIN
sink_data[57] => src_data[57].DATAIN
sink_data[58] => src_data[58].DATAIN
sink_data[59] => src_data[59].DATAIN
sink_data[60] => src_data[60].DATAIN
sink_data[61] => src_data[61].DATAIN
sink_data[62] => src_data[62].DATAIN
sink_data[63] => src_data[63].DATAIN
sink_data[64] => src_data[64].DATAIN
sink_data[65] => src_data[65].DATAIN
sink_data[66] => src_data[66].DATAIN
sink_data[67] => src_data[67].DATAIN
sink_data[68] => src_data[68].DATAIN
sink_data[69] => src_data[69].DATAIN
sink_data[70] => src_data[70].DATAIN
sink_data[71] => src_data[71].DATAIN
sink_data[72] => src_data[72].DATAIN
sink_data[73] => src_data[73].DATAIN
sink_data[74] => src_data[74].DATAIN
sink_data[75] => src_data[75].DATAIN
sink_data[76] => src_data[76].DATAIN
sink_data[77] => src_data[77].DATAIN
sink_data[78] => src_data[78].DATAIN
sink_data[79] => src_data[79].DATAIN
sink_data[80] => src_data[80].DATAIN
sink_data[81] => src_data[81].DATAIN
sink_data[82] => src_data[82].DATAIN
sink_data[83] => src_data[83].DATAIN
sink_data[84] => src_data[84].DATAIN
sink_data[84] => Equal0.IN0
sink_data[85] => src_data[85].DATAIN
sink_data[85] => Equal0.IN31
sink_data[86] => src_data[86].DATAIN
sink_data[86] => Equal0.IN30
sink_data[87] => src_data[87].DATAIN
sink_data[87] => Equal0.IN29
sink_data[88] => src_data[88].DATAIN
sink_startofpacket => src_startofpacket.DATAIN
sink_endofpacket => src_endofpacket.DATAIN
src_ready => sink_ready.DATAIN


|main|Proyecto:u1|Proyecto_id_router_002:id_router_003|Proyecto_id_router_002_default_decode:the_default_decode


|main|Proyecto:u1|Proyecto_id_router_004:id_router_004
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
sink_valid => src_valid.DATAIN
sink_data[0] => src_data[0].DATAIN
sink_data[1] => src_data[1].DATAIN
sink_data[2] => src_data[2].DATAIN
sink_data[3] => src_data[3].DATAIN
sink_data[4] => src_data[4].DATAIN
sink_data[5] => src_data[5].DATAIN
sink_data[6] => src_data[6].DATAIN
sink_data[7] => src_data[7].DATAIN
sink_data[8] => src_data[8].DATAIN
sink_data[9] => src_data[9].DATAIN
sink_data[10] => src_data[10].DATAIN
sink_data[11] => src_data[11].DATAIN
sink_data[12] => src_data[12].DATAIN
sink_data[13] => src_data[13].DATAIN
sink_data[14] => src_data[14].DATAIN
sink_data[15] => src_data[15].DATAIN
sink_data[16] => src_data[16].DATAIN
sink_data[17] => src_data[17].DATAIN
sink_data[18] => src_data[18].DATAIN
sink_data[19] => src_data[19].DATAIN
sink_data[20] => src_data[20].DATAIN
sink_data[21] => src_data[21].DATAIN
sink_data[22] => src_data[22].DATAIN
sink_data[23] => src_data[23].DATAIN
sink_data[24] => src_data[24].DATAIN
sink_data[25] => src_data[25].DATAIN
sink_data[26] => src_data[26].DATAIN
sink_data[27] => src_data[27].DATAIN
sink_data[28] => src_data[28].DATAIN
sink_data[29] => src_data[29].DATAIN
sink_data[30] => src_data[30].DATAIN
sink_data[31] => src_data[31].DATAIN
sink_data[32] => src_data[32].DATAIN
sink_data[33] => src_data[33].DATAIN
sink_data[34] => src_data[34].DATAIN
sink_data[35] => src_data[35].DATAIN
sink_data[36] => src_data[36].DATAIN
sink_data[37] => src_data[37].DATAIN
sink_data[38] => src_data[38].DATAIN
sink_data[39] => src_data[39].DATAIN
sink_data[40] => src_data[40].DATAIN
sink_data[41] => src_data[41].DATAIN
sink_data[42] => src_data[42].DATAIN
sink_data[43] => src_data[43].DATAIN
sink_data[44] => src_data[44].DATAIN
sink_data[45] => src_data[45].DATAIN
sink_data[46] => src_data[46].DATAIN
sink_data[47] => src_data[47].DATAIN
sink_data[48] => src_data[48].DATAIN
sink_data[49] => src_data[49].DATAIN
sink_data[50] => src_data[50].DATAIN
sink_data[51] => src_data[51].DATAIN
sink_data[52] => src_data[52].DATAIN
sink_data[53] => src_data[53].DATAIN
sink_data[54] => src_data[54].DATAIN
sink_data[55] => src_data[55].DATAIN
sink_data[56] => src_data[56].DATAIN
sink_data[57] => src_data[57].DATAIN
sink_data[58] => src_data[58].DATAIN
sink_data[59] => src_data[59].DATAIN
sink_data[60] => src_data[60].DATAIN
sink_data[61] => src_data[61].DATAIN
sink_data[62] => src_data[62].DATAIN
sink_data[63] => src_data[63].DATAIN
sink_data[64] => src_data[64].DATAIN
sink_data[65] => src_data[65].DATAIN
sink_data[66] => src_data[66].DATAIN
sink_data[67] => src_data[67].DATAIN
sink_data[68] => src_data[68].DATAIN
sink_data[69] => src_data[69].DATAIN
sink_data[70] => src_data[70].DATAIN
sink_data[71] => src_data[71].DATAIN
sink_data[72] => src_data[72].DATAIN
sink_data[73] => src_data[73].DATAIN
sink_data[74] => src_data[74].DATAIN
sink_data[75] => src_data[75].DATAIN
sink_data[76] => src_data[76].DATAIN
sink_data[77] => src_data[77].DATAIN
sink_data[78] => src_data[78].DATAIN
sink_data[79] => src_data[79].DATAIN
sink_data[80] => src_data[80].DATAIN
sink_data[81] => src_data[81].DATAIN
sink_data[82] => src_data[82].DATAIN
sink_data[83] => src_data[83].DATAIN
sink_data[84] => src_data[84].DATAIN
sink_data[84] => Equal0.IN0
sink_data[84] => Equal1.IN1
sink_data[84] => Equal2.IN31
sink_data[85] => src_data[85].DATAIN
sink_data[85] => Equal0.IN31
sink_data[85] => Equal1.IN0
sink_data[85] => Equal2.IN30
sink_data[86] => src_data[86].DATAIN
sink_data[86] => Equal0.IN30
sink_data[86] => Equal1.IN31
sink_data[86] => Equal2.IN0
sink_data[87] => src_data[87].DATAIN
sink_data[87] => Equal0.IN29
sink_data[87] => Equal1.IN30
sink_data[87] => Equal2.IN29
sink_data[88] => src_data[88].DATAIN
sink_startofpacket => src_startofpacket.DATAIN
sink_endofpacket => src_endofpacket.DATAIN
src_ready => sink_ready.DATAIN


|main|Proyecto:u1|Proyecto_id_router_004:id_router_004|Proyecto_id_router_004_default_decode:the_default_decode


|main|Proyecto:u1|Proyecto_id_router_002:id_router_005
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
sink_valid => src_valid.DATAIN
sink_data[0] => src_data[0].DATAIN
sink_data[1] => src_data[1].DATAIN
sink_data[2] => src_data[2].DATAIN
sink_data[3] => src_data[3].DATAIN
sink_data[4] => src_data[4].DATAIN
sink_data[5] => src_data[5].DATAIN
sink_data[6] => src_data[6].DATAIN
sink_data[7] => src_data[7].DATAIN
sink_data[8] => src_data[8].DATAIN
sink_data[9] => src_data[9].DATAIN
sink_data[10] => src_data[10].DATAIN
sink_data[11] => src_data[11].DATAIN
sink_data[12] => src_data[12].DATAIN
sink_data[13] => src_data[13].DATAIN
sink_data[14] => src_data[14].DATAIN
sink_data[15] => src_data[15].DATAIN
sink_data[16] => src_data[16].DATAIN
sink_data[17] => src_data[17].DATAIN
sink_data[18] => src_data[18].DATAIN
sink_data[19] => src_data[19].DATAIN
sink_data[20] => src_data[20].DATAIN
sink_data[21] => src_data[21].DATAIN
sink_data[22] => src_data[22].DATAIN
sink_data[23] => src_data[23].DATAIN
sink_data[24] => src_data[24].DATAIN
sink_data[25] => src_data[25].DATAIN
sink_data[26] => src_data[26].DATAIN
sink_data[27] => src_data[27].DATAIN
sink_data[28] => src_data[28].DATAIN
sink_data[29] => src_data[29].DATAIN
sink_data[30] => src_data[30].DATAIN
sink_data[31] => src_data[31].DATAIN
sink_data[32] => src_data[32].DATAIN
sink_data[33] => src_data[33].DATAIN
sink_data[34] => src_data[34].DATAIN
sink_data[35] => src_data[35].DATAIN
sink_data[36] => src_data[36].DATAIN
sink_data[37] => src_data[37].DATAIN
sink_data[38] => src_data[38].DATAIN
sink_data[39] => src_data[39].DATAIN
sink_data[40] => src_data[40].DATAIN
sink_data[41] => src_data[41].DATAIN
sink_data[42] => src_data[42].DATAIN
sink_data[43] => src_data[43].DATAIN
sink_data[44] => src_data[44].DATAIN
sink_data[45] => src_data[45].DATAIN
sink_data[46] => src_data[46].DATAIN
sink_data[47] => src_data[47].DATAIN
sink_data[48] => src_data[48].DATAIN
sink_data[49] => src_data[49].DATAIN
sink_data[50] => src_data[50].DATAIN
sink_data[51] => src_data[51].DATAIN
sink_data[52] => src_data[52].DATAIN
sink_data[53] => src_data[53].DATAIN
sink_data[54] => src_data[54].DATAIN
sink_data[55] => src_data[55].DATAIN
sink_data[56] => src_data[56].DATAIN
sink_data[57] => src_data[57].DATAIN
sink_data[58] => src_data[58].DATAIN
sink_data[59] => src_data[59].DATAIN
sink_data[60] => src_data[60].DATAIN
sink_data[61] => src_data[61].DATAIN
sink_data[62] => src_data[62].DATAIN
sink_data[63] => src_data[63].DATAIN
sink_data[64] => src_data[64].DATAIN
sink_data[65] => src_data[65].DATAIN
sink_data[66] => src_data[66].DATAIN
sink_data[67] => src_data[67].DATAIN
sink_data[68] => src_data[68].DATAIN
sink_data[69] => src_data[69].DATAIN
sink_data[70] => src_data[70].DATAIN
sink_data[71] => src_data[71].DATAIN
sink_data[72] => src_data[72].DATAIN
sink_data[73] => src_data[73].DATAIN
sink_data[74] => src_data[74].DATAIN
sink_data[75] => src_data[75].DATAIN
sink_data[76] => src_data[76].DATAIN
sink_data[77] => src_data[77].DATAIN
sink_data[78] => src_data[78].DATAIN
sink_data[79] => src_data[79].DATAIN
sink_data[80] => src_data[80].DATAIN
sink_data[81] => src_data[81].DATAIN
sink_data[82] => src_data[82].DATAIN
sink_data[83] => src_data[83].DATAIN
sink_data[84] => src_data[84].DATAIN
sink_data[84] => Equal0.IN0
sink_data[85] => src_data[85].DATAIN
sink_data[85] => Equal0.IN31
sink_data[86] => src_data[86].DATAIN
sink_data[86] => Equal0.IN30
sink_data[87] => src_data[87].DATAIN
sink_data[87] => Equal0.IN29
sink_data[88] => src_data[88].DATAIN
sink_startofpacket => src_startofpacket.DATAIN
sink_endofpacket => src_endofpacket.DATAIN
src_ready => sink_ready.DATAIN


|main|Proyecto:u1|Proyecto_id_router_002:id_router_005|Proyecto_id_router_002_default_decode:the_default_decode


|main|Proyecto:u1|Proyecto_id_router_002:id_router_006
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
sink_valid => src_valid.DATAIN
sink_data[0] => src_data[0].DATAIN
sink_data[1] => src_data[1].DATAIN
sink_data[2] => src_data[2].DATAIN
sink_data[3] => src_data[3].DATAIN
sink_data[4] => src_data[4].DATAIN
sink_data[5] => src_data[5].DATAIN
sink_data[6] => src_data[6].DATAIN
sink_data[7] => src_data[7].DATAIN
sink_data[8] => src_data[8].DATAIN
sink_data[9] => src_data[9].DATAIN
sink_data[10] => src_data[10].DATAIN
sink_data[11] => src_data[11].DATAIN
sink_data[12] => src_data[12].DATAIN
sink_data[13] => src_data[13].DATAIN
sink_data[14] => src_data[14].DATAIN
sink_data[15] => src_data[15].DATAIN
sink_data[16] => src_data[16].DATAIN
sink_data[17] => src_data[17].DATAIN
sink_data[18] => src_data[18].DATAIN
sink_data[19] => src_data[19].DATAIN
sink_data[20] => src_data[20].DATAIN
sink_data[21] => src_data[21].DATAIN
sink_data[22] => src_data[22].DATAIN
sink_data[23] => src_data[23].DATAIN
sink_data[24] => src_data[24].DATAIN
sink_data[25] => src_data[25].DATAIN
sink_data[26] => src_data[26].DATAIN
sink_data[27] => src_data[27].DATAIN
sink_data[28] => src_data[28].DATAIN
sink_data[29] => src_data[29].DATAIN
sink_data[30] => src_data[30].DATAIN
sink_data[31] => src_data[31].DATAIN
sink_data[32] => src_data[32].DATAIN
sink_data[33] => src_data[33].DATAIN
sink_data[34] => src_data[34].DATAIN
sink_data[35] => src_data[35].DATAIN
sink_data[36] => src_data[36].DATAIN
sink_data[37] => src_data[37].DATAIN
sink_data[38] => src_data[38].DATAIN
sink_data[39] => src_data[39].DATAIN
sink_data[40] => src_data[40].DATAIN
sink_data[41] => src_data[41].DATAIN
sink_data[42] => src_data[42].DATAIN
sink_data[43] => src_data[43].DATAIN
sink_data[44] => src_data[44].DATAIN
sink_data[45] => src_data[45].DATAIN
sink_data[46] => src_data[46].DATAIN
sink_data[47] => src_data[47].DATAIN
sink_data[48] => src_data[48].DATAIN
sink_data[49] => src_data[49].DATAIN
sink_data[50] => src_data[50].DATAIN
sink_data[51] => src_data[51].DATAIN
sink_data[52] => src_data[52].DATAIN
sink_data[53] => src_data[53].DATAIN
sink_data[54] => src_data[54].DATAIN
sink_data[55] => src_data[55].DATAIN
sink_data[56] => src_data[56].DATAIN
sink_data[57] => src_data[57].DATAIN
sink_data[58] => src_data[58].DATAIN
sink_data[59] => src_data[59].DATAIN
sink_data[60] => src_data[60].DATAIN
sink_data[61] => src_data[61].DATAIN
sink_data[62] => src_data[62].DATAIN
sink_data[63] => src_data[63].DATAIN
sink_data[64] => src_data[64].DATAIN
sink_data[65] => src_data[65].DATAIN
sink_data[66] => src_data[66].DATAIN
sink_data[67] => src_data[67].DATAIN
sink_data[68] => src_data[68].DATAIN
sink_data[69] => src_data[69].DATAIN
sink_data[70] => src_data[70].DATAIN
sink_data[71] => src_data[71].DATAIN
sink_data[72] => src_data[72].DATAIN
sink_data[73] => src_data[73].DATAIN
sink_data[74] => src_data[74].DATAIN
sink_data[75] => src_data[75].DATAIN
sink_data[76] => src_data[76].DATAIN
sink_data[77] => src_data[77].DATAIN
sink_data[78] => src_data[78].DATAIN
sink_data[79] => src_data[79].DATAIN
sink_data[80] => src_data[80].DATAIN
sink_data[81] => src_data[81].DATAIN
sink_data[82] => src_data[82].DATAIN
sink_data[83] => src_data[83].DATAIN
sink_data[84] => src_data[84].DATAIN
sink_data[84] => Equal0.IN0
sink_data[85] => src_data[85].DATAIN
sink_data[85] => Equal0.IN31
sink_data[86] => src_data[86].DATAIN
sink_data[86] => Equal0.IN30
sink_data[87] => src_data[87].DATAIN
sink_data[87] => Equal0.IN29
sink_data[88] => src_data[88].DATAIN
sink_startofpacket => src_startofpacket.DATAIN
sink_endofpacket => src_endofpacket.DATAIN
src_ready => sink_ready.DATAIN


|main|Proyecto:u1|Proyecto_id_router_002:id_router_006|Proyecto_id_router_002_default_decode:the_default_decode


|main|Proyecto:u1|Proyecto_id_router_002:id_router_007
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
sink_valid => src_valid.DATAIN
sink_data[0] => src_data[0].DATAIN
sink_data[1] => src_data[1].DATAIN
sink_data[2] => src_data[2].DATAIN
sink_data[3] => src_data[3].DATAIN
sink_data[4] => src_data[4].DATAIN
sink_data[5] => src_data[5].DATAIN
sink_data[6] => src_data[6].DATAIN
sink_data[7] => src_data[7].DATAIN
sink_data[8] => src_data[8].DATAIN
sink_data[9] => src_data[9].DATAIN
sink_data[10] => src_data[10].DATAIN
sink_data[11] => src_data[11].DATAIN
sink_data[12] => src_data[12].DATAIN
sink_data[13] => src_data[13].DATAIN
sink_data[14] => src_data[14].DATAIN
sink_data[15] => src_data[15].DATAIN
sink_data[16] => src_data[16].DATAIN
sink_data[17] => src_data[17].DATAIN
sink_data[18] => src_data[18].DATAIN
sink_data[19] => src_data[19].DATAIN
sink_data[20] => src_data[20].DATAIN
sink_data[21] => src_data[21].DATAIN
sink_data[22] => src_data[22].DATAIN
sink_data[23] => src_data[23].DATAIN
sink_data[24] => src_data[24].DATAIN
sink_data[25] => src_data[25].DATAIN
sink_data[26] => src_data[26].DATAIN
sink_data[27] => src_data[27].DATAIN
sink_data[28] => src_data[28].DATAIN
sink_data[29] => src_data[29].DATAIN
sink_data[30] => src_data[30].DATAIN
sink_data[31] => src_data[31].DATAIN
sink_data[32] => src_data[32].DATAIN
sink_data[33] => src_data[33].DATAIN
sink_data[34] => src_data[34].DATAIN
sink_data[35] => src_data[35].DATAIN
sink_data[36] => src_data[36].DATAIN
sink_data[37] => src_data[37].DATAIN
sink_data[38] => src_data[38].DATAIN
sink_data[39] => src_data[39].DATAIN
sink_data[40] => src_data[40].DATAIN
sink_data[41] => src_data[41].DATAIN
sink_data[42] => src_data[42].DATAIN
sink_data[43] => src_data[43].DATAIN
sink_data[44] => src_data[44].DATAIN
sink_data[45] => src_data[45].DATAIN
sink_data[46] => src_data[46].DATAIN
sink_data[47] => src_data[47].DATAIN
sink_data[48] => src_data[48].DATAIN
sink_data[49] => src_data[49].DATAIN
sink_data[50] => src_data[50].DATAIN
sink_data[51] => src_data[51].DATAIN
sink_data[52] => src_data[52].DATAIN
sink_data[53] => src_data[53].DATAIN
sink_data[54] => src_data[54].DATAIN
sink_data[55] => src_data[55].DATAIN
sink_data[56] => src_data[56].DATAIN
sink_data[57] => src_data[57].DATAIN
sink_data[58] => src_data[58].DATAIN
sink_data[59] => src_data[59].DATAIN
sink_data[60] => src_data[60].DATAIN
sink_data[61] => src_data[61].DATAIN
sink_data[62] => src_data[62].DATAIN
sink_data[63] => src_data[63].DATAIN
sink_data[64] => src_data[64].DATAIN
sink_data[65] => src_data[65].DATAIN
sink_data[66] => src_data[66].DATAIN
sink_data[67] => src_data[67].DATAIN
sink_data[68] => src_data[68].DATAIN
sink_data[69] => src_data[69].DATAIN
sink_data[70] => src_data[70].DATAIN
sink_data[71] => src_data[71].DATAIN
sink_data[72] => src_data[72].DATAIN
sink_data[73] => src_data[73].DATAIN
sink_data[74] => src_data[74].DATAIN
sink_data[75] => src_data[75].DATAIN
sink_data[76] => src_data[76].DATAIN
sink_data[77] => src_data[77].DATAIN
sink_data[78] => src_data[78].DATAIN
sink_data[79] => src_data[79].DATAIN
sink_data[80] => src_data[80].DATAIN
sink_data[81] => src_data[81].DATAIN
sink_data[82] => src_data[82].DATAIN
sink_data[83] => src_data[83].DATAIN
sink_data[84] => src_data[84].DATAIN
sink_data[84] => Equal0.IN0
sink_data[85] => src_data[85].DATAIN
sink_data[85] => Equal0.IN31
sink_data[86] => src_data[86].DATAIN
sink_data[86] => Equal0.IN30
sink_data[87] => src_data[87].DATAIN
sink_data[87] => Equal0.IN29
sink_data[88] => src_data[88].DATAIN
sink_startofpacket => src_startofpacket.DATAIN
sink_endofpacket => src_endofpacket.DATAIN
src_ready => sink_ready.DATAIN


|main|Proyecto:u1|Proyecto_id_router_002:id_router_007|Proyecto_id_router_002_default_decode:the_default_decode


|main|Proyecto:u1|Proyecto_id_router_002:id_router_008
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
sink_valid => src_valid.DATAIN
sink_data[0] => src_data[0].DATAIN
sink_data[1] => src_data[1].DATAIN
sink_data[2] => src_data[2].DATAIN
sink_data[3] => src_data[3].DATAIN
sink_data[4] => src_data[4].DATAIN
sink_data[5] => src_data[5].DATAIN
sink_data[6] => src_data[6].DATAIN
sink_data[7] => src_data[7].DATAIN
sink_data[8] => src_data[8].DATAIN
sink_data[9] => src_data[9].DATAIN
sink_data[10] => src_data[10].DATAIN
sink_data[11] => src_data[11].DATAIN
sink_data[12] => src_data[12].DATAIN
sink_data[13] => src_data[13].DATAIN
sink_data[14] => src_data[14].DATAIN
sink_data[15] => src_data[15].DATAIN
sink_data[16] => src_data[16].DATAIN
sink_data[17] => src_data[17].DATAIN
sink_data[18] => src_data[18].DATAIN
sink_data[19] => src_data[19].DATAIN
sink_data[20] => src_data[20].DATAIN
sink_data[21] => src_data[21].DATAIN
sink_data[22] => src_data[22].DATAIN
sink_data[23] => src_data[23].DATAIN
sink_data[24] => src_data[24].DATAIN
sink_data[25] => src_data[25].DATAIN
sink_data[26] => src_data[26].DATAIN
sink_data[27] => src_data[27].DATAIN
sink_data[28] => src_data[28].DATAIN
sink_data[29] => src_data[29].DATAIN
sink_data[30] => src_data[30].DATAIN
sink_data[31] => src_data[31].DATAIN
sink_data[32] => src_data[32].DATAIN
sink_data[33] => src_data[33].DATAIN
sink_data[34] => src_data[34].DATAIN
sink_data[35] => src_data[35].DATAIN
sink_data[36] => src_data[36].DATAIN
sink_data[37] => src_data[37].DATAIN
sink_data[38] => src_data[38].DATAIN
sink_data[39] => src_data[39].DATAIN
sink_data[40] => src_data[40].DATAIN
sink_data[41] => src_data[41].DATAIN
sink_data[42] => src_data[42].DATAIN
sink_data[43] => src_data[43].DATAIN
sink_data[44] => src_data[44].DATAIN
sink_data[45] => src_data[45].DATAIN
sink_data[46] => src_data[46].DATAIN
sink_data[47] => src_data[47].DATAIN
sink_data[48] => src_data[48].DATAIN
sink_data[49] => src_data[49].DATAIN
sink_data[50] => src_data[50].DATAIN
sink_data[51] => src_data[51].DATAIN
sink_data[52] => src_data[52].DATAIN
sink_data[53] => src_data[53].DATAIN
sink_data[54] => src_data[54].DATAIN
sink_data[55] => src_data[55].DATAIN
sink_data[56] => src_data[56].DATAIN
sink_data[57] => src_data[57].DATAIN
sink_data[58] => src_data[58].DATAIN
sink_data[59] => src_data[59].DATAIN
sink_data[60] => src_data[60].DATAIN
sink_data[61] => src_data[61].DATAIN
sink_data[62] => src_data[62].DATAIN
sink_data[63] => src_data[63].DATAIN
sink_data[64] => src_data[64].DATAIN
sink_data[65] => src_data[65].DATAIN
sink_data[66] => src_data[66].DATAIN
sink_data[67] => src_data[67].DATAIN
sink_data[68] => src_data[68].DATAIN
sink_data[69] => src_data[69].DATAIN
sink_data[70] => src_data[70].DATAIN
sink_data[71] => src_data[71].DATAIN
sink_data[72] => src_data[72].DATAIN
sink_data[73] => src_data[73].DATAIN
sink_data[74] => src_data[74].DATAIN
sink_data[75] => src_data[75].DATAIN
sink_data[76] => src_data[76].DATAIN
sink_data[77] => src_data[77].DATAIN
sink_data[78] => src_data[78].DATAIN
sink_data[79] => src_data[79].DATAIN
sink_data[80] => src_data[80].DATAIN
sink_data[81] => src_data[81].DATAIN
sink_data[82] => src_data[82].DATAIN
sink_data[83] => src_data[83].DATAIN
sink_data[84] => src_data[84].DATAIN
sink_data[84] => Equal0.IN0
sink_data[85] => src_data[85].DATAIN
sink_data[85] => Equal0.IN31
sink_data[86] => src_data[86].DATAIN
sink_data[86] => Equal0.IN30
sink_data[87] => src_data[87].DATAIN
sink_data[87] => Equal0.IN29
sink_data[88] => src_data[88].DATAIN
sink_startofpacket => src_startofpacket.DATAIN
sink_endofpacket => src_endofpacket.DATAIN
src_ready => sink_ready.DATAIN


|main|Proyecto:u1|Proyecto_id_router_002:id_router_008|Proyecto_id_router_002_default_decode:the_default_decode


|main|Proyecto:u1|Proyecto_id_router_009:id_router_009
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
sink_valid => src_valid.DATAIN
sink_data[0] => src_data[0].DATAIN
sink_data[1] => src_data[1].DATAIN
sink_data[2] => src_data[2].DATAIN
sink_data[3] => src_data[3].DATAIN
sink_data[4] => src_data[4].DATAIN
sink_data[5] => src_data[5].DATAIN
sink_data[6] => src_data[6].DATAIN
sink_data[7] => src_data[7].DATAIN
sink_data[8] => src_data[8].DATAIN
sink_data[9] => src_data[9].DATAIN
sink_data[10] => src_data[10].DATAIN
sink_data[11] => src_data[11].DATAIN
sink_data[12] => src_data[12].DATAIN
sink_data[13] => src_data[13].DATAIN
sink_data[14] => src_data[14].DATAIN
sink_data[15] => src_data[15].DATAIN
sink_data[16] => src_data[16].DATAIN
sink_data[17] => src_data[17].DATAIN
sink_data[18] => src_data[18].DATAIN
sink_data[19] => src_data[19].DATAIN
sink_data[20] => src_data[20].DATAIN
sink_data[21] => src_data[21].DATAIN
sink_data[22] => src_data[22].DATAIN
sink_data[23] => src_data[23].DATAIN
sink_data[24] => src_data[24].DATAIN
sink_data[25] => src_data[25].DATAIN
sink_data[26] => src_data[26].DATAIN
sink_data[27] => src_data[27].DATAIN
sink_data[28] => src_data[28].DATAIN
sink_data[29] => src_data[29].DATAIN
sink_data[30] => src_data[30].DATAIN
sink_data[31] => src_data[31].DATAIN
sink_data[32] => src_data[32].DATAIN
sink_data[33] => src_data[33].DATAIN
sink_data[34] => src_data[34].DATAIN
sink_data[35] => src_data[35].DATAIN
sink_data[36] => src_data[36].DATAIN
sink_data[37] => src_data[37].DATAIN
sink_data[38] => src_data[38].DATAIN
sink_data[39] => src_data[39].DATAIN
sink_data[40] => src_data[40].DATAIN
sink_data[41] => src_data[41].DATAIN
sink_data[42] => src_data[42].DATAIN
sink_data[43] => src_data[43].DATAIN
sink_data[44] => src_data[44].DATAIN
sink_data[45] => src_data[45].DATAIN
sink_data[46] => src_data[46].DATAIN
sink_data[47] => src_data[47].DATAIN
sink_data[48] => src_data[48].DATAIN
sink_data[49] => src_data[49].DATAIN
sink_data[50] => src_data[50].DATAIN
sink_data[51] => src_data[51].DATAIN
sink_data[52] => src_data[52].DATAIN
sink_data[53] => src_data[53].DATAIN
sink_data[54] => src_data[54].DATAIN
sink_data[55] => src_data[55].DATAIN
sink_data[56] => src_data[56].DATAIN
sink_data[57] => src_data[57].DATAIN
sink_data[58] => src_data[58].DATAIN
sink_data[59] => src_data[59].DATAIN
sink_data[60] => src_data[60].DATAIN
sink_data[61] => src_data[61].DATAIN
sink_data[62] => src_data[62].DATAIN
sink_data[63] => src_data[63].DATAIN
sink_data[64] => src_data[64].DATAIN
sink_data[65] => src_data[65].DATAIN
sink_data[66] => src_data[66].DATAIN
sink_data[67] => src_data[67].DATAIN
sink_data[68] => src_data[68].DATAIN
sink_data[69] => src_data[69].DATAIN
sink_data[70] => src_data[70].DATAIN
sink_data[71] => src_data[71].DATAIN
sink_data[72] => src_data[72].DATAIN
sink_data[73] => src_data[73].DATAIN
sink_data[74] => src_data[74].DATAIN
sink_data[75] => src_data[75].DATAIN
sink_data[76] => src_data[76].DATAIN
sink_data[77] => src_data[77].DATAIN
sink_data[78] => src_data[78].DATAIN
sink_data[79] => src_data[79].DATAIN
sink_data[80] => src_data[80].DATAIN
sink_data[81] => src_data[81].DATAIN
sink_data[82] => src_data[82].DATAIN
sink_data[83] => src_data[83].DATAIN
sink_data[84] => src_data[84].DATAIN
sink_data[84] => Equal0.IN0
sink_data[84] => Equal1.IN31
sink_data[85] => src_data[85].DATAIN
sink_data[85] => Equal0.IN31
sink_data[85] => Equal1.IN0
sink_data[86] => src_data[86].DATAIN
sink_data[86] => Equal0.IN30
sink_data[86] => Equal1.IN30
sink_data[87] => src_data[87].DATAIN
sink_data[87] => Equal0.IN29
sink_data[87] => Equal1.IN29
sink_data[88] => src_data[88].DATAIN
sink_startofpacket => src_startofpacket.DATAIN
sink_endofpacket => src_endofpacket.DATAIN
src_ready => sink_ready.DATAIN


|main|Proyecto:u1|Proyecto_id_router_009:id_router_009|Proyecto_id_router_009_default_decode:the_default_decode


|main|Proyecto:u1|Proyecto_id_router_002:id_router_010
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
sink_valid => src_valid.DATAIN
sink_data[0] => src_data[0].DATAIN
sink_data[1] => src_data[1].DATAIN
sink_data[2] => src_data[2].DATAIN
sink_data[3] => src_data[3].DATAIN
sink_data[4] => src_data[4].DATAIN
sink_data[5] => src_data[5].DATAIN
sink_data[6] => src_data[6].DATAIN
sink_data[7] => src_data[7].DATAIN
sink_data[8] => src_data[8].DATAIN
sink_data[9] => src_data[9].DATAIN
sink_data[10] => src_data[10].DATAIN
sink_data[11] => src_data[11].DATAIN
sink_data[12] => src_data[12].DATAIN
sink_data[13] => src_data[13].DATAIN
sink_data[14] => src_data[14].DATAIN
sink_data[15] => src_data[15].DATAIN
sink_data[16] => src_data[16].DATAIN
sink_data[17] => src_data[17].DATAIN
sink_data[18] => src_data[18].DATAIN
sink_data[19] => src_data[19].DATAIN
sink_data[20] => src_data[20].DATAIN
sink_data[21] => src_data[21].DATAIN
sink_data[22] => src_data[22].DATAIN
sink_data[23] => src_data[23].DATAIN
sink_data[24] => src_data[24].DATAIN
sink_data[25] => src_data[25].DATAIN
sink_data[26] => src_data[26].DATAIN
sink_data[27] => src_data[27].DATAIN
sink_data[28] => src_data[28].DATAIN
sink_data[29] => src_data[29].DATAIN
sink_data[30] => src_data[30].DATAIN
sink_data[31] => src_data[31].DATAIN
sink_data[32] => src_data[32].DATAIN
sink_data[33] => src_data[33].DATAIN
sink_data[34] => src_data[34].DATAIN
sink_data[35] => src_data[35].DATAIN
sink_data[36] => src_data[36].DATAIN
sink_data[37] => src_data[37].DATAIN
sink_data[38] => src_data[38].DATAIN
sink_data[39] => src_data[39].DATAIN
sink_data[40] => src_data[40].DATAIN
sink_data[41] => src_data[41].DATAIN
sink_data[42] => src_data[42].DATAIN
sink_data[43] => src_data[43].DATAIN
sink_data[44] => src_data[44].DATAIN
sink_data[45] => src_data[45].DATAIN
sink_data[46] => src_data[46].DATAIN
sink_data[47] => src_data[47].DATAIN
sink_data[48] => src_data[48].DATAIN
sink_data[49] => src_data[49].DATAIN
sink_data[50] => src_data[50].DATAIN
sink_data[51] => src_data[51].DATAIN
sink_data[52] => src_data[52].DATAIN
sink_data[53] => src_data[53].DATAIN
sink_data[54] => src_data[54].DATAIN
sink_data[55] => src_data[55].DATAIN
sink_data[56] => src_data[56].DATAIN
sink_data[57] => src_data[57].DATAIN
sink_data[58] => src_data[58].DATAIN
sink_data[59] => src_data[59].DATAIN
sink_data[60] => src_data[60].DATAIN
sink_data[61] => src_data[61].DATAIN
sink_data[62] => src_data[62].DATAIN
sink_data[63] => src_data[63].DATAIN
sink_data[64] => src_data[64].DATAIN
sink_data[65] => src_data[65].DATAIN
sink_data[66] => src_data[66].DATAIN
sink_data[67] => src_data[67].DATAIN
sink_data[68] => src_data[68].DATAIN
sink_data[69] => src_data[69].DATAIN
sink_data[70] => src_data[70].DATAIN
sink_data[71] => src_data[71].DATAIN
sink_data[72] => src_data[72].DATAIN
sink_data[73] => src_data[73].DATAIN
sink_data[74] => src_data[74].DATAIN
sink_data[75] => src_data[75].DATAIN
sink_data[76] => src_data[76].DATAIN
sink_data[77] => src_data[77].DATAIN
sink_data[78] => src_data[78].DATAIN
sink_data[79] => src_data[79].DATAIN
sink_data[80] => src_data[80].DATAIN
sink_data[81] => src_data[81].DATAIN
sink_data[82] => src_data[82].DATAIN
sink_data[83] => src_data[83].DATAIN
sink_data[84] => src_data[84].DATAIN
sink_data[84] => Equal0.IN0
sink_data[85] => src_data[85].DATAIN
sink_data[85] => Equal0.IN31
sink_data[86] => src_data[86].DATAIN
sink_data[86] => Equal0.IN30
sink_data[87] => src_data[87].DATAIN
sink_data[87] => Equal0.IN29
sink_data[88] => src_data[88].DATAIN
sink_startofpacket => src_startofpacket.DATAIN
sink_endofpacket => src_endofpacket.DATAIN
src_ready => sink_ready.DATAIN


|main|Proyecto:u1|Proyecto_id_router_002:id_router_010|Proyecto_id_router_002_default_decode:the_default_decode


|main|Proyecto:u1|Proyecto_id_router_009:id_router_011
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
sink_valid => src_valid.DATAIN
sink_data[0] => src_data[0].DATAIN
sink_data[1] => src_data[1].DATAIN
sink_data[2] => src_data[2].DATAIN
sink_data[3] => src_data[3].DATAIN
sink_data[4] => src_data[4].DATAIN
sink_data[5] => src_data[5].DATAIN
sink_data[6] => src_data[6].DATAIN
sink_data[7] => src_data[7].DATAIN
sink_data[8] => src_data[8].DATAIN
sink_data[9] => src_data[9].DATAIN
sink_data[10] => src_data[10].DATAIN
sink_data[11] => src_data[11].DATAIN
sink_data[12] => src_data[12].DATAIN
sink_data[13] => src_data[13].DATAIN
sink_data[14] => src_data[14].DATAIN
sink_data[15] => src_data[15].DATAIN
sink_data[16] => src_data[16].DATAIN
sink_data[17] => src_data[17].DATAIN
sink_data[18] => src_data[18].DATAIN
sink_data[19] => src_data[19].DATAIN
sink_data[20] => src_data[20].DATAIN
sink_data[21] => src_data[21].DATAIN
sink_data[22] => src_data[22].DATAIN
sink_data[23] => src_data[23].DATAIN
sink_data[24] => src_data[24].DATAIN
sink_data[25] => src_data[25].DATAIN
sink_data[26] => src_data[26].DATAIN
sink_data[27] => src_data[27].DATAIN
sink_data[28] => src_data[28].DATAIN
sink_data[29] => src_data[29].DATAIN
sink_data[30] => src_data[30].DATAIN
sink_data[31] => src_data[31].DATAIN
sink_data[32] => src_data[32].DATAIN
sink_data[33] => src_data[33].DATAIN
sink_data[34] => src_data[34].DATAIN
sink_data[35] => src_data[35].DATAIN
sink_data[36] => src_data[36].DATAIN
sink_data[37] => src_data[37].DATAIN
sink_data[38] => src_data[38].DATAIN
sink_data[39] => src_data[39].DATAIN
sink_data[40] => src_data[40].DATAIN
sink_data[41] => src_data[41].DATAIN
sink_data[42] => src_data[42].DATAIN
sink_data[43] => src_data[43].DATAIN
sink_data[44] => src_data[44].DATAIN
sink_data[45] => src_data[45].DATAIN
sink_data[46] => src_data[46].DATAIN
sink_data[47] => src_data[47].DATAIN
sink_data[48] => src_data[48].DATAIN
sink_data[49] => src_data[49].DATAIN
sink_data[50] => src_data[50].DATAIN
sink_data[51] => src_data[51].DATAIN
sink_data[52] => src_data[52].DATAIN
sink_data[53] => src_data[53].DATAIN
sink_data[54] => src_data[54].DATAIN
sink_data[55] => src_data[55].DATAIN
sink_data[56] => src_data[56].DATAIN
sink_data[57] => src_data[57].DATAIN
sink_data[58] => src_data[58].DATAIN
sink_data[59] => src_data[59].DATAIN
sink_data[60] => src_data[60].DATAIN
sink_data[61] => src_data[61].DATAIN
sink_data[62] => src_data[62].DATAIN
sink_data[63] => src_data[63].DATAIN
sink_data[64] => src_data[64].DATAIN
sink_data[65] => src_data[65].DATAIN
sink_data[66] => src_data[66].DATAIN
sink_data[67] => src_data[67].DATAIN
sink_data[68] => src_data[68].DATAIN
sink_data[69] => src_data[69].DATAIN
sink_data[70] => src_data[70].DATAIN
sink_data[71] => src_data[71].DATAIN
sink_data[72] => src_data[72].DATAIN
sink_data[73] => src_data[73].DATAIN
sink_data[74] => src_data[74].DATAIN
sink_data[75] => src_data[75].DATAIN
sink_data[76] => src_data[76].DATAIN
sink_data[77] => src_data[77].DATAIN
sink_data[78] => src_data[78].DATAIN
sink_data[79] => src_data[79].DATAIN
sink_data[80] => src_data[80].DATAIN
sink_data[81] => src_data[81].DATAIN
sink_data[82] => src_data[82].DATAIN
sink_data[83] => src_data[83].DATAIN
sink_data[84] => src_data[84].DATAIN
sink_data[84] => Equal0.IN0
sink_data[84] => Equal1.IN31
sink_data[85] => src_data[85].DATAIN
sink_data[85] => Equal0.IN31
sink_data[85] => Equal1.IN0
sink_data[86] => src_data[86].DATAIN
sink_data[86] => Equal0.IN30
sink_data[86] => Equal1.IN30
sink_data[87] => src_data[87].DATAIN
sink_data[87] => Equal0.IN29
sink_data[87] => Equal1.IN29
sink_data[88] => src_data[88].DATAIN
sink_startofpacket => src_startofpacket.DATAIN
sink_endofpacket => src_endofpacket.DATAIN
src_ready => sink_ready.DATAIN


|main|Proyecto:u1|Proyecto_id_router_009:id_router_011|Proyecto_id_router_009_default_decode:the_default_decode


|main|Proyecto:u1|Proyecto_id_router_012:id_router_012
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
sink_valid => src_valid.DATAIN
sink_data[0] => src_data[0].DATAIN
sink_data[1] => src_data[1].DATAIN
sink_data[2] => src_data[2].DATAIN
sink_data[3] => src_data[3].DATAIN
sink_data[4] => src_data[4].DATAIN
sink_data[5] => src_data[5].DATAIN
sink_data[6] => src_data[6].DATAIN
sink_data[7] => src_data[7].DATAIN
sink_data[8] => src_data[8].DATAIN
sink_data[9] => src_data[9].DATAIN
sink_data[10] => src_data[10].DATAIN
sink_data[11] => src_data[11].DATAIN
sink_data[12] => src_data[12].DATAIN
sink_data[13] => src_data[13].DATAIN
sink_data[14] => src_data[14].DATAIN
sink_data[15] => src_data[15].DATAIN
sink_data[16] => src_data[16].DATAIN
sink_data[17] => src_data[17].DATAIN
sink_data[18] => src_data[18].DATAIN
sink_data[19] => src_data[19].DATAIN
sink_data[20] => src_data[20].DATAIN
sink_data[21] => src_data[21].DATAIN
sink_data[22] => src_data[22].DATAIN
sink_data[23] => src_data[23].DATAIN
sink_data[24] => src_data[24].DATAIN
sink_data[25] => src_data[25].DATAIN
sink_data[26] => src_data[26].DATAIN
sink_data[27] => src_data[27].DATAIN
sink_data[28] => src_data[28].DATAIN
sink_data[29] => src_data[29].DATAIN
sink_data[30] => src_data[30].DATAIN
sink_data[31] => src_data[31].DATAIN
sink_data[32] => src_data[32].DATAIN
sink_data[33] => src_data[33].DATAIN
sink_data[34] => src_data[34].DATAIN
sink_data[35] => src_data[35].DATAIN
sink_data[36] => src_data[36].DATAIN
sink_data[37] => src_data[37].DATAIN
sink_data[38] => src_data[38].DATAIN
sink_data[39] => src_data[39].DATAIN
sink_data[40] => src_data[40].DATAIN
sink_data[41] => src_data[41].DATAIN
sink_data[42] => src_data[42].DATAIN
sink_data[43] => src_data[43].DATAIN
sink_data[44] => src_data[44].DATAIN
sink_data[45] => src_data[45].DATAIN
sink_data[46] => src_data[46].DATAIN
sink_data[47] => src_data[47].DATAIN
sink_data[48] => src_data[48].DATAIN
sink_data[49] => src_data[49].DATAIN
sink_data[50] => src_data[50].DATAIN
sink_data[51] => src_data[51].DATAIN
sink_data[52] => src_data[52].DATAIN
sink_data[53] => src_data[53].DATAIN
sink_data[54] => src_data[54].DATAIN
sink_data[55] => src_data[55].DATAIN
sink_data[56] => src_data[56].DATAIN
sink_data[57] => src_data[57].DATAIN
sink_data[57] => Equal0.IN0
sink_data[58] => src_data[58].DATAIN
sink_data[58] => Equal0.IN31
sink_data[59] => src_data[59].DATAIN
sink_data[59] => Equal0.IN30
sink_data[60] => src_data[60].DATAIN
sink_data[60] => Equal0.IN29
sink_data[61] => src_data[61].DATAIN
sink_startofpacket => src_startofpacket.DATAIN
sink_endofpacket => src_endofpacket.DATAIN
src_ready => sink_ready.DATAIN


|main|Proyecto:u1|Proyecto_id_router_012:id_router_012|Proyecto_id_router_012_default_decode:the_default_decode


|main|Proyecto:u1|Proyecto_addr_router_005:addr_router_005
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
sink_valid => src_valid.DATAIN
sink_data[0] => src_data[0].DATAIN
sink_data[1] => src_data[1].DATAIN
sink_data[2] => src_data[2].DATAIN
sink_data[3] => src_data[3].DATAIN
sink_data[4] => src_data[4].DATAIN
sink_data[5] => src_data[5].DATAIN
sink_data[6] => src_data[6].DATAIN
sink_data[7] => src_data[7].DATAIN
sink_data[8] => src_data[8].DATAIN
sink_data[9] => src_data[9].DATAIN
sink_data[10] => src_data[10].DATAIN
sink_data[11] => src_data[11].DATAIN
sink_data[12] => src_data[12].DATAIN
sink_data[13] => src_data[13].DATAIN
sink_data[14] => src_data[14].DATAIN
sink_data[15] => src_data[15].DATAIN
sink_data[16] => src_data[16].DATAIN
sink_data[17] => src_data[17].DATAIN
sink_data[18] => src_data[18].DATAIN
sink_data[19] => src_data[19].DATAIN
sink_data[20] => src_data[20].DATAIN
sink_data[21] => src_data[21].DATAIN
sink_data[22] => src_data[22].DATAIN
sink_data[23] => src_data[23].DATAIN
sink_data[24] => src_data[24].DATAIN
sink_data[25] => src_data[25].DATAIN
sink_data[26] => src_data[26].DATAIN
sink_data[27] => src_data[27].DATAIN
sink_data[28] => src_data[28].DATAIN
sink_data[29] => src_data[29].DATAIN
sink_data[30] => src_data[30].DATAIN
sink_data[31] => src_data[31].DATAIN
sink_data[32] => src_data[32].DATAIN
sink_data[33] => src_data[33].DATAIN
sink_data[34] => src_data[34].DATAIN
sink_data[35] => src_data[35].DATAIN
sink_data[36] => src_data[36].DATAIN
sink_data[37] => src_data[37].DATAIN
sink_data[38] => src_data[38].DATAIN
sink_data[39] => src_data[39].DATAIN
sink_data[40] => src_data[40].DATAIN
sink_data[41] => src_data[41].DATAIN
sink_data[42] => src_data[42].DATAIN
sink_data[43] => src_data[43].DATAIN
sink_data[44] => src_data[44].DATAIN
sink_data[45] => src_data[45].DATAIN
sink_data[46] => src_data[46].DATAIN
sink_data[47] => src_data[47].DATAIN
sink_data[48] => src_data[48].DATAIN
sink_data[49] => src_data[49].DATAIN
sink_data[50] => src_data[50].DATAIN
sink_data[51] => src_data[51].DATAIN
sink_data[52] => src_data[52].DATAIN
sink_data[53] => src_data[53].DATAIN
sink_data[54] => src_data[54].DATAIN
sink_data[55] => src_data[55].DATAIN
sink_data[56] => src_data[56].DATAIN
sink_data[57] => src_data[57].DATAIN
sink_data[58] => src_data[58].DATAIN
sink_data[59] => src_data[59].DATAIN
sink_data[60] => src_data[60].DATAIN
sink_data[61] => src_data[61].DATAIN
sink_data[62] => src_data[62].DATAIN
sink_data[63] => src_data[63].DATAIN
sink_data[64] => src_data[64].DATAIN
sink_data[65] => src_data[65].DATAIN
sink_data[66] => src_data[66].DATAIN
sink_data[67] => src_data[67].DATAIN
sink_data[68] => src_data[68].DATAIN
sink_data[69] => src_data[69].DATAIN
sink_data[70] => src_data[70].DATAIN
sink_data[71] => src_data[71].DATAIN
sink_data[72] => src_data[72].DATAIN
sink_data[73] => src_data[73].DATAIN
sink_data[74] => src_data[74].DATAIN
sink_data[75] => src_data[75].DATAIN
sink_data[76] => src_data[76].DATAIN
sink_data[77] => src_data[77].DATAIN
sink_data[78] => src_data[78].DATAIN
sink_data[79] => src_data[79].DATAIN
sink_data[80] => src_data[80].DATAIN
sink_data[81] => src_data[81].DATAIN
sink_data[82] => src_data[82].DATAIN
sink_data[83] => src_data[83].DATAIN
sink_data[84] => src_data[84].DATAIN
sink_data[85] => src_data[85].DATAIN
sink_data[86] => src_data[86].DATAIN
sink_data[87] => ~NO_FANOUT~
sink_data[88] => src_data[88].DATAIN
sink_startofpacket => src_startofpacket.DATAIN
sink_endofpacket => src_endofpacket.DATAIN
src_ready => sink_ready.DATAIN


|main|Proyecto:u1|Proyecto_addr_router_005:addr_router_005|Proyecto_addr_router_005_default_decode:the_default_decode


|main|Proyecto:u1|Proyecto_addr_router_005:addr_router_006
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
sink_valid => src_valid.DATAIN
sink_data[0] => src_data[0].DATAIN
sink_data[1] => src_data[1].DATAIN
sink_data[2] => src_data[2].DATAIN
sink_data[3] => src_data[3].DATAIN
sink_data[4] => src_data[4].DATAIN
sink_data[5] => src_data[5].DATAIN
sink_data[6] => src_data[6].DATAIN
sink_data[7] => src_data[7].DATAIN
sink_data[8] => src_data[8].DATAIN
sink_data[9] => src_data[9].DATAIN
sink_data[10] => src_data[10].DATAIN
sink_data[11] => src_data[11].DATAIN
sink_data[12] => src_data[12].DATAIN
sink_data[13] => src_data[13].DATAIN
sink_data[14] => src_data[14].DATAIN
sink_data[15] => src_data[15].DATAIN
sink_data[16] => src_data[16].DATAIN
sink_data[17] => src_data[17].DATAIN
sink_data[18] => src_data[18].DATAIN
sink_data[19] => src_data[19].DATAIN
sink_data[20] => src_data[20].DATAIN
sink_data[21] => src_data[21].DATAIN
sink_data[22] => src_data[22].DATAIN
sink_data[23] => src_data[23].DATAIN
sink_data[24] => src_data[24].DATAIN
sink_data[25] => src_data[25].DATAIN
sink_data[26] => src_data[26].DATAIN
sink_data[27] => src_data[27].DATAIN
sink_data[28] => src_data[28].DATAIN
sink_data[29] => src_data[29].DATAIN
sink_data[30] => src_data[30].DATAIN
sink_data[31] => src_data[31].DATAIN
sink_data[32] => src_data[32].DATAIN
sink_data[33] => src_data[33].DATAIN
sink_data[34] => src_data[34].DATAIN
sink_data[35] => src_data[35].DATAIN
sink_data[36] => src_data[36].DATAIN
sink_data[37] => src_data[37].DATAIN
sink_data[38] => src_data[38].DATAIN
sink_data[39] => src_data[39].DATAIN
sink_data[40] => src_data[40].DATAIN
sink_data[41] => src_data[41].DATAIN
sink_data[42] => src_data[42].DATAIN
sink_data[43] => src_data[43].DATAIN
sink_data[44] => src_data[44].DATAIN
sink_data[45] => src_data[45].DATAIN
sink_data[46] => src_data[46].DATAIN
sink_data[47] => src_data[47].DATAIN
sink_data[48] => src_data[48].DATAIN
sink_data[49] => src_data[49].DATAIN
sink_data[50] => src_data[50].DATAIN
sink_data[51] => src_data[51].DATAIN
sink_data[52] => src_data[52].DATAIN
sink_data[53] => src_data[53].DATAIN
sink_data[54] => src_data[54].DATAIN
sink_data[55] => src_data[55].DATAIN
sink_data[56] => src_data[56].DATAIN
sink_data[57] => src_data[57].DATAIN
sink_data[58] => src_data[58].DATAIN
sink_data[59] => src_data[59].DATAIN
sink_data[60] => src_data[60].DATAIN
sink_data[61] => src_data[61].DATAIN
sink_data[62] => src_data[62].DATAIN
sink_data[63] => src_data[63].DATAIN
sink_data[64] => src_data[64].DATAIN
sink_data[65] => src_data[65].DATAIN
sink_data[66] => src_data[66].DATAIN
sink_data[67] => src_data[67].DATAIN
sink_data[68] => src_data[68].DATAIN
sink_data[69] => src_data[69].DATAIN
sink_data[70] => src_data[70].DATAIN
sink_data[71] => src_data[71].DATAIN
sink_data[72] => src_data[72].DATAIN
sink_data[73] => src_data[73].DATAIN
sink_data[74] => src_data[74].DATAIN
sink_data[75] => src_data[75].DATAIN
sink_data[76] => src_data[76].DATAIN
sink_data[77] => src_data[77].DATAIN
sink_data[78] => src_data[78].DATAIN
sink_data[79] => src_data[79].DATAIN
sink_data[80] => src_data[80].DATAIN
sink_data[81] => src_data[81].DATAIN
sink_data[82] => src_data[82].DATAIN
sink_data[83] => src_data[83].DATAIN
sink_data[84] => src_data[84].DATAIN
sink_data[85] => src_data[85].DATAIN
sink_data[86] => src_data[86].DATAIN
sink_data[87] => ~NO_FANOUT~
sink_data[88] => src_data[88].DATAIN
sink_startofpacket => src_startofpacket.DATAIN
sink_endofpacket => src_endofpacket.DATAIN
src_ready => sink_ready.DATAIN


|main|Proyecto:u1|Proyecto_addr_router_005:addr_router_006|Proyecto_addr_router_005_default_decode:the_default_decode


|main|Proyecto:u1|Proyecto_id_router_013:id_router_013
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
sink_valid => src_valid.DATAIN
sink_data[0] => src_data[0].DATAIN
sink_data[1] => src_data[1].DATAIN
sink_data[2] => src_data[2].DATAIN
sink_data[3] => src_data[3].DATAIN
sink_data[4] => src_data[4].DATAIN
sink_data[5] => src_data[5].DATAIN
sink_data[6] => src_data[6].DATAIN
sink_data[7] => src_data[7].DATAIN
sink_data[8] => src_data[8].DATAIN
sink_data[9] => src_data[9].DATAIN
sink_data[10] => src_data[10].DATAIN
sink_data[11] => src_data[11].DATAIN
sink_data[12] => src_data[12].DATAIN
sink_data[13] => src_data[13].DATAIN
sink_data[14] => src_data[14].DATAIN
sink_data[15] => src_data[15].DATAIN
sink_data[16] => src_data[16].DATAIN
sink_data[17] => src_data[17].DATAIN
sink_data[18] => src_data[18].DATAIN
sink_data[19] => src_data[19].DATAIN
sink_data[20] => src_data[20].DATAIN
sink_data[21] => src_data[21].DATAIN
sink_data[22] => src_data[22].DATAIN
sink_data[23] => src_data[23].DATAIN
sink_data[24] => src_data[24].DATAIN
sink_data[25] => src_data[25].DATAIN
sink_data[26] => src_data[26].DATAIN
sink_data[27] => src_data[27].DATAIN
sink_data[28] => src_data[28].DATAIN
sink_data[29] => src_data[29].DATAIN
sink_data[30] => src_data[30].DATAIN
sink_data[31] => src_data[31].DATAIN
sink_data[32] => src_data[32].DATAIN
sink_data[33] => src_data[33].DATAIN
sink_data[34] => src_data[34].DATAIN
sink_data[35] => src_data[35].DATAIN
sink_data[36] => src_data[36].DATAIN
sink_data[37] => src_data[37].DATAIN
sink_data[38] => src_data[38].DATAIN
sink_data[39] => src_data[39].DATAIN
sink_data[40] => src_data[40].DATAIN
sink_data[41] => src_data[41].DATAIN
sink_data[42] => src_data[42].DATAIN
sink_data[43] => src_data[43].DATAIN
sink_data[44] => src_data[44].DATAIN
sink_data[45] => src_data[45].DATAIN
sink_data[46] => src_data[46].DATAIN
sink_data[47] => src_data[47].DATAIN
sink_data[48] => src_data[48].DATAIN
sink_data[49] => src_data[49].DATAIN
sink_data[50] => src_data[50].DATAIN
sink_data[51] => src_data[51].DATAIN
sink_data[52] => src_data[52].DATAIN
sink_data[53] => src_data[53].DATAIN
sink_data[54] => src_data[54].DATAIN
sink_data[55] => src_data[55].DATAIN
sink_data[56] => src_data[56].DATAIN
sink_data[57] => src_data[57].DATAIN
sink_data[58] => src_data[58].DATAIN
sink_data[59] => src_data[59].DATAIN
sink_data[60] => src_data[60].DATAIN
sink_data[61] => src_data[61].DATAIN
sink_data[62] => src_data[62].DATAIN
sink_data[63] => src_data[63].DATAIN
sink_data[64] => src_data[64].DATAIN
sink_data[65] => src_data[65].DATAIN
sink_data[66] => src_data[66].DATAIN
sink_data[67] => src_data[67].DATAIN
sink_data[68] => src_data[68].DATAIN
sink_data[69] => src_channel.OUTPUTSELECT
sink_data[69] => src_channel.OUTPUTSELECT
sink_data[69] => src_data[69].DATAIN
sink_data[69] => src_channel.OUTPUTSELECT
sink_data[69] => src_channel.OUTPUTSELECT
sink_data[70] => src_data[70].DATAIN
sink_startofpacket => src_startofpacket.DATAIN
sink_endofpacket => src_endofpacket.DATAIN
src_ready => sink_ready.DATAIN


|main|Proyecto:u1|Proyecto_id_router_013:id_router_013|Proyecto_id_router_013_default_decode:the_default_decode


|main|Proyecto:u1|altera_merlin_traffic_limiter:limiter
clk => has_pending_responses.CLK
clk => pending_response_count[0].CLK
clk => pending_response_count[1].CLK
clk => pending_response_count[2].CLK
clk => pending_response_count[3].CLK
clk => last_channel[0].CLK
clk => last_channel[1].CLK
clk => last_channel[2].CLK
clk => last_channel[3].CLK
clk => last_channel[4].CLK
clk => last_channel[5].CLK
clk => last_channel[6].CLK
clk => last_channel[7].CLK
clk => last_channel[8].CLK
clk => last_channel[9].CLK
clk => last_channel[10].CLK
clk => last_channel[11].CLK
clk => last_channel[12].CLK
clk => last_dest_id[0].CLK
clk => last_dest_id[1].CLK
clk => last_dest_id[2].CLK
clk => last_dest_id[3].CLK
reset => has_pending_responses.ACLR
reset => pending_response_count[0].ACLR
reset => pending_response_count[1].ACLR
reset => pending_response_count[2].ACLR
reset => pending_response_count[3].ACLR
reset => last_channel[0].ACLR
reset => last_channel[1].ACLR
reset => last_channel[2].ACLR
reset => last_channel[3].ACLR
reset => last_channel[4].ACLR
reset => last_channel[5].ACLR
reset => last_channel[6].ACLR
reset => last_channel[7].ACLR
reset => last_channel[8].ACLR
reset => last_channel[9].ACLR
reset => last_channel[10].ACLR
reset => last_channel[11].ACLR
reset => last_channel[12].ACLR
reset => last_dest_id[0].ACLR
reset => last_dest_id[1].ACLR
reset => last_dest_id[2].ACLR
reset => last_dest_id[3].ACLR
cmd_sink_valid => internal_valid.DATAA
cmd_sink_valid => cmd_src_valid.IN0
cmd_sink_valid => cmd_src_valid.IN0
cmd_sink_valid => cmd_src_valid.IN0
cmd_sink_valid => cmd_src_valid.IN0
cmd_sink_valid => cmd_src_valid.IN0
cmd_sink_valid => cmd_src_valid.IN0
cmd_sink_valid => cmd_src_valid.IN0
cmd_sink_valid => cmd_src_valid.IN0
cmd_sink_valid => cmd_src_valid.IN0
cmd_sink_valid => cmd_src_valid.IN0
cmd_sink_valid => cmd_src_valid.IN0
cmd_sink_valid => cmd_src_valid.IN0
cmd_sink_valid => cmd_src_valid.IN0
cmd_sink_valid => save_dest_id.IN1
cmd_sink_data[0] => cmd_src_data[0].DATAIN
cmd_sink_data[1] => cmd_src_data[1].DATAIN
cmd_sink_data[2] => cmd_src_data[2].DATAIN
cmd_sink_data[3] => cmd_src_data[3].DATAIN
cmd_sink_data[4] => cmd_src_data[4].DATAIN
cmd_sink_data[5] => cmd_src_data[5].DATAIN
cmd_sink_data[6] => cmd_src_data[6].DATAIN
cmd_sink_data[7] => cmd_src_data[7].DATAIN
cmd_sink_data[8] => cmd_src_data[8].DATAIN
cmd_sink_data[9] => cmd_src_data[9].DATAIN
cmd_sink_data[10] => cmd_src_data[10].DATAIN
cmd_sink_data[11] => cmd_src_data[11].DATAIN
cmd_sink_data[12] => cmd_src_data[12].DATAIN
cmd_sink_data[13] => cmd_src_data[13].DATAIN
cmd_sink_data[14] => cmd_src_data[14].DATAIN
cmd_sink_data[15] => cmd_src_data[15].DATAIN
cmd_sink_data[16] => cmd_src_data[16].DATAIN
cmd_sink_data[17] => cmd_src_data[17].DATAIN
cmd_sink_data[18] => cmd_src_data[18].DATAIN
cmd_sink_data[19] => cmd_src_data[19].DATAIN
cmd_sink_data[20] => cmd_src_data[20].DATAIN
cmd_sink_data[21] => cmd_src_data[21].DATAIN
cmd_sink_data[22] => cmd_src_data[22].DATAIN
cmd_sink_data[23] => cmd_src_data[23].DATAIN
cmd_sink_data[24] => cmd_src_data[24].DATAIN
cmd_sink_data[25] => cmd_src_data[25].DATAIN
cmd_sink_data[26] => cmd_src_data[26].DATAIN
cmd_sink_data[27] => cmd_src_data[27].DATAIN
cmd_sink_data[28] => cmd_src_data[28].DATAIN
cmd_sink_data[29] => cmd_src_data[29].DATAIN
cmd_sink_data[30] => cmd_src_data[30].DATAIN
cmd_sink_data[31] => cmd_src_data[31].DATAIN
cmd_sink_data[32] => cmd_src_data[32].DATAIN
cmd_sink_data[33] => cmd_src_data[33].DATAIN
cmd_sink_data[34] => cmd_src_data[34].DATAIN
cmd_sink_data[35] => cmd_src_data[35].DATAIN
cmd_sink_data[36] => cmd_src_data[36].DATAIN
cmd_sink_data[37] => cmd_src_data[37].DATAIN
cmd_sink_data[38] => cmd_src_data[38].DATAIN
cmd_sink_data[39] => cmd_src_data[39].DATAIN
cmd_sink_data[40] => cmd_src_data[40].DATAIN
cmd_sink_data[41] => cmd_src_data[41].DATAIN
cmd_sink_data[42] => cmd_src_data[42].DATAIN
cmd_sink_data[43] => cmd_src_data[43].DATAIN
cmd_sink_data[44] => cmd_src_data[44].DATAIN
cmd_sink_data[45] => cmd_src_data[45].DATAIN
cmd_sink_data[46] => cmd_src_data[46].DATAIN
cmd_sink_data[47] => cmd_src_data[47].DATAIN
cmd_sink_data[48] => cmd_src_data[48].DATAIN
cmd_sink_data[49] => cmd_src_data[49].DATAIN
cmd_sink_data[50] => cmd_src_data[50].DATAIN
cmd_sink_data[51] => cmd_src_data[51].DATAIN
cmd_sink_data[52] => cmd_src_data[52].DATAIN
cmd_sink_data[53] => cmd_src_data[53].DATAIN
cmd_sink_data[54] => cmd_src_data[54].DATAIN
cmd_sink_data[55] => cmd_src_data[55].DATAIN
cmd_sink_data[56] => cmd_src_data[56].DATAIN
cmd_sink_data[57] => cmd_src_data[57].DATAIN
cmd_sink_data[58] => cmd_src_data[58].DATAIN
cmd_sink_data[59] => cmd_src_data[59].DATAIN
cmd_sink_data[60] => cmd_src_data[60].DATAIN
cmd_sink_data[61] => cmd_src_data[61].DATAIN
cmd_sink_data[62] => cmd_src_data[62].DATAIN
cmd_sink_data[63] => cmd_src_data[63].DATAIN
cmd_sink_data[64] => cmd_src_data[64].DATAIN
cmd_sink_data[65] => cmd_src_data[65].DATAIN
cmd_sink_data[66] => cmd_src_data[66].DATAIN
cmd_sink_data[67] => cmd_src_data[67].DATAIN
cmd_sink_data[68] => cmd_src_data[68].DATAIN
cmd_sink_data[69] => cmd_src_data[69].DATAIN
cmd_sink_data[69] => save_dest_id.IN1
cmd_sink_data[69] => nonposted_cmd_accepted.IN1
cmd_sink_data[69] => suppress.IN1
cmd_sink_data[70] => cmd_src_data[70].DATAIN
cmd_sink_data[71] => cmd_src_data[71].DATAIN
cmd_sink_data[72] => cmd_src_data[72].DATAIN
cmd_sink_data[73] => cmd_src_data[73].DATAIN
cmd_sink_data[74] => cmd_src_data[74].DATAIN
cmd_sink_data[75] => cmd_src_data[75].DATAIN
cmd_sink_data[76] => cmd_src_data[76].DATAIN
cmd_sink_data[77] => cmd_src_data[77].DATAIN
cmd_sink_data[78] => cmd_src_data[78].DATAIN
cmd_sink_data[79] => cmd_src_data[79].DATAIN
cmd_sink_data[80] => cmd_src_data[80].DATAIN
cmd_sink_data[81] => cmd_src_data[81].DATAIN
cmd_sink_data[82] => cmd_src_data[82].DATAIN
cmd_sink_data[83] => cmd_src_data[83].DATAIN
cmd_sink_data[84] => Equal0.IN3
cmd_sink_data[84] => cmd_src_data[84].DATAIN
cmd_sink_data[84] => last_dest_id[0].DATAIN
cmd_sink_data[85] => Equal0.IN2
cmd_sink_data[85] => cmd_src_data[85].DATAIN
cmd_sink_data[85] => last_dest_id[1].DATAIN
cmd_sink_data[86] => Equal0.IN1
cmd_sink_data[86] => cmd_src_data[86].DATAIN
cmd_sink_data[86] => last_dest_id[2].DATAIN
cmd_sink_data[87] => Equal0.IN0
cmd_sink_data[87] => cmd_src_data[87].DATAIN
cmd_sink_data[87] => last_dest_id[3].DATAIN
cmd_sink_data[88] => cmd_src_data[88].DATAIN
cmd_sink_channel[0] => cmd_src_valid.IN1
cmd_sink_channel[0] => cmd_src_channel[0].DATAIN
cmd_sink_channel[0] => last_channel[0].DATAIN
cmd_sink_channel[1] => cmd_src_valid.IN1
cmd_sink_channel[1] => cmd_src_channel[1].DATAIN
cmd_sink_channel[1] => last_channel[1].DATAIN
cmd_sink_channel[2] => cmd_src_valid.IN1
cmd_sink_channel[2] => cmd_src_channel[2].DATAIN
cmd_sink_channel[2] => last_channel[2].DATAIN
cmd_sink_channel[3] => cmd_src_valid.IN1
cmd_sink_channel[3] => cmd_src_channel[3].DATAIN
cmd_sink_channel[3] => last_channel[3].DATAIN
cmd_sink_channel[4] => cmd_src_valid.IN1
cmd_sink_channel[4] => cmd_src_channel[4].DATAIN
cmd_sink_channel[4] => last_channel[4].DATAIN
cmd_sink_channel[5] => cmd_src_valid.IN1
cmd_sink_channel[5] => cmd_src_channel[5].DATAIN
cmd_sink_channel[5] => last_channel[5].DATAIN
cmd_sink_channel[6] => cmd_src_valid.IN1
cmd_sink_channel[6] => cmd_src_channel[6].DATAIN
cmd_sink_channel[6] => last_channel[6].DATAIN
cmd_sink_channel[7] => cmd_src_valid.IN1
cmd_sink_channel[7] => cmd_src_channel[7].DATAIN
cmd_sink_channel[7] => last_channel[7].DATAIN
cmd_sink_channel[8] => cmd_src_valid.IN1
cmd_sink_channel[8] => cmd_src_channel[8].DATAIN
cmd_sink_channel[8] => last_channel[8].DATAIN
cmd_sink_channel[9] => cmd_src_valid.IN1
cmd_sink_channel[9] => cmd_src_channel[9].DATAIN
cmd_sink_channel[9] => last_channel[9].DATAIN
cmd_sink_channel[10] => cmd_src_valid.IN1
cmd_sink_channel[10] => cmd_src_channel[10].DATAIN
cmd_sink_channel[10] => last_channel[10].DATAIN
cmd_sink_channel[11] => cmd_src_valid.IN1
cmd_sink_channel[11] => cmd_src_channel[11].DATAIN
cmd_sink_channel[11] => last_channel[11].DATAIN
cmd_sink_channel[12] => cmd_src_valid.IN1
cmd_sink_channel[12] => cmd_src_channel[12].DATAIN
cmd_sink_channel[12] => last_channel[12].DATAIN
cmd_sink_startofpacket => cmd_src_startofpacket.DATAIN
cmd_sink_endofpacket => nonposted_cmd_accepted.IN0
cmd_sink_endofpacket => cmd_src_endofpacket.DATAIN
cmd_src_ready => nonposted_cmd_accepted.IN1
cmd_src_ready => stage2_ready.DATAA
rsp_sink_valid => response_accepted.IN0
rsp_sink_valid => rsp_src_valid.DATAIN
rsp_sink_data[0] => rsp_src_data[0].DATAIN
rsp_sink_data[1] => rsp_src_data[1].DATAIN
rsp_sink_data[2] => rsp_src_data[2].DATAIN
rsp_sink_data[3] => rsp_src_data[3].DATAIN
rsp_sink_data[4] => rsp_src_data[4].DATAIN
rsp_sink_data[5] => rsp_src_data[5].DATAIN
rsp_sink_data[6] => rsp_src_data[6].DATAIN
rsp_sink_data[7] => rsp_src_data[7].DATAIN
rsp_sink_data[8] => rsp_src_data[8].DATAIN
rsp_sink_data[9] => rsp_src_data[9].DATAIN
rsp_sink_data[10] => rsp_src_data[10].DATAIN
rsp_sink_data[11] => rsp_src_data[11].DATAIN
rsp_sink_data[12] => rsp_src_data[12].DATAIN
rsp_sink_data[13] => rsp_src_data[13].DATAIN
rsp_sink_data[14] => rsp_src_data[14].DATAIN
rsp_sink_data[15] => rsp_src_data[15].DATAIN
rsp_sink_data[16] => rsp_src_data[16].DATAIN
rsp_sink_data[17] => rsp_src_data[17].DATAIN
rsp_sink_data[18] => rsp_src_data[18].DATAIN
rsp_sink_data[19] => rsp_src_data[19].DATAIN
rsp_sink_data[20] => rsp_src_data[20].DATAIN
rsp_sink_data[21] => rsp_src_data[21].DATAIN
rsp_sink_data[22] => rsp_src_data[22].DATAIN
rsp_sink_data[23] => rsp_src_data[23].DATAIN
rsp_sink_data[24] => rsp_src_data[24].DATAIN
rsp_sink_data[25] => rsp_src_data[25].DATAIN
rsp_sink_data[26] => rsp_src_data[26].DATAIN
rsp_sink_data[27] => rsp_src_data[27].DATAIN
rsp_sink_data[28] => rsp_src_data[28].DATAIN
rsp_sink_data[29] => rsp_src_data[29].DATAIN
rsp_sink_data[30] => rsp_src_data[30].DATAIN
rsp_sink_data[31] => rsp_src_data[31].DATAIN
rsp_sink_data[32] => rsp_src_data[32].DATAIN
rsp_sink_data[33] => rsp_src_data[33].DATAIN
rsp_sink_data[34] => rsp_src_data[34].DATAIN
rsp_sink_data[35] => rsp_src_data[35].DATAIN
rsp_sink_data[36] => rsp_src_data[36].DATAIN
rsp_sink_data[37] => rsp_src_data[37].DATAIN
rsp_sink_data[38] => rsp_src_data[38].DATAIN
rsp_sink_data[39] => rsp_src_data[39].DATAIN
rsp_sink_data[40] => rsp_src_data[40].DATAIN
rsp_sink_data[41] => rsp_src_data[41].DATAIN
rsp_sink_data[42] => rsp_src_data[42].DATAIN
rsp_sink_data[43] => rsp_src_data[43].DATAIN
rsp_sink_data[44] => rsp_src_data[44].DATAIN
rsp_sink_data[45] => rsp_src_data[45].DATAIN
rsp_sink_data[46] => rsp_src_data[46].DATAIN
rsp_sink_data[47] => rsp_src_data[47].DATAIN
rsp_sink_data[48] => rsp_src_data[48].DATAIN
rsp_sink_data[49] => rsp_src_data[49].DATAIN
rsp_sink_data[50] => rsp_src_data[50].DATAIN
rsp_sink_data[51] => rsp_src_data[51].DATAIN
rsp_sink_data[52] => rsp_src_data[52].DATAIN
rsp_sink_data[53] => rsp_src_data[53].DATAIN
rsp_sink_data[54] => rsp_src_data[54].DATAIN
rsp_sink_data[55] => rsp_src_data[55].DATAIN
rsp_sink_data[56] => rsp_src_data[56].DATAIN
rsp_sink_data[57] => rsp_src_data[57].DATAIN
rsp_sink_data[58] => rsp_src_data[58].DATAIN
rsp_sink_data[59] => rsp_src_data[59].DATAIN
rsp_sink_data[60] => rsp_src_data[60].DATAIN
rsp_sink_data[61] => rsp_src_data[61].DATAIN
rsp_sink_data[62] => rsp_src_data[62].DATAIN
rsp_sink_data[63] => rsp_src_data[63].DATAIN
rsp_sink_data[64] => rsp_src_data[64].DATAIN
rsp_sink_data[65] => rsp_src_data[65].DATAIN
rsp_sink_data[66] => rsp_src_data[66].DATAIN
rsp_sink_data[67] => rsp_src_data[67].DATAIN
rsp_sink_data[68] => rsp_src_data[68].DATAIN
rsp_sink_data[69] => rsp_src_data[69].DATAIN
rsp_sink_data[70] => rsp_src_data[70].DATAIN
rsp_sink_data[71] => rsp_src_data[71].DATAIN
rsp_sink_data[72] => rsp_src_data[72].DATAIN
rsp_sink_data[73] => rsp_src_data[73].DATAIN
rsp_sink_data[74] => rsp_src_data[74].DATAIN
rsp_sink_data[75] => rsp_src_data[75].DATAIN
rsp_sink_data[76] => rsp_src_data[76].DATAIN
rsp_sink_data[77] => rsp_src_data[77].DATAIN
rsp_sink_data[78] => rsp_src_data[78].DATAIN
rsp_sink_data[79] => rsp_src_data[79].DATAIN
rsp_sink_data[80] => rsp_src_data[80].DATAIN
rsp_sink_data[81] => rsp_src_data[81].DATAIN
rsp_sink_data[82] => rsp_src_data[82].DATAIN
rsp_sink_data[83] => rsp_src_data[83].DATAIN
rsp_sink_data[84] => rsp_src_data[84].DATAIN
rsp_sink_data[85] => rsp_src_data[85].DATAIN
rsp_sink_data[86] => rsp_src_data[86].DATAIN
rsp_sink_data[87] => rsp_src_data[87].DATAIN
rsp_sink_data[88] => rsp_src_data[88].DATAIN
rsp_sink_channel[0] => rsp_src_channel[0].DATAIN
rsp_sink_channel[1] => rsp_src_channel[1].DATAIN
rsp_sink_channel[2] => rsp_src_channel[2].DATAIN
rsp_sink_channel[3] => rsp_src_channel[3].DATAIN
rsp_sink_channel[4] => rsp_src_channel[4].DATAIN
rsp_sink_channel[5] => rsp_src_channel[5].DATAIN
rsp_sink_channel[6] => rsp_src_channel[6].DATAIN
rsp_sink_channel[7] => rsp_src_channel[7].DATAIN
rsp_sink_channel[8] => rsp_src_channel[8].DATAIN
rsp_sink_channel[9] => rsp_src_channel[9].DATAIN
rsp_sink_channel[10] => rsp_src_channel[10].DATAIN
rsp_sink_channel[11] => rsp_src_channel[11].DATAIN
rsp_sink_channel[12] => rsp_src_channel[12].DATAIN
rsp_sink_startofpacket => rsp_src_startofpacket.DATAIN
rsp_sink_endofpacket => response_accepted.IN1
rsp_sink_endofpacket => rsp_src_endofpacket.DATAIN
rsp_src_ready => response_accepted.IN1
rsp_src_ready => rsp_sink_ready.DATAIN


|main|Proyecto:u1|altera_merlin_traffic_limiter:limiter_001
clk => has_pending_responses.CLK
clk => pending_response_count[0].CLK
clk => pending_response_count[1].CLK
clk => pending_response_count[2].CLK
clk => pending_response_count[3].CLK
clk => last_channel[0].CLK
clk => last_channel[1].CLK
clk => last_channel[2].CLK
clk => last_channel[3].CLK
clk => last_channel[4].CLK
clk => last_channel[5].CLK
clk => last_channel[6].CLK
clk => last_channel[7].CLK
clk => last_channel[8].CLK
clk => last_channel[9].CLK
clk => last_channel[10].CLK
clk => last_channel[11].CLK
clk => last_channel[12].CLK
clk => last_dest_id[0].CLK
clk => last_dest_id[1].CLK
clk => last_dest_id[2].CLK
clk => last_dest_id[3].CLK
reset => has_pending_responses.ACLR
reset => pending_response_count[0].ACLR
reset => pending_response_count[1].ACLR
reset => pending_response_count[2].ACLR
reset => pending_response_count[3].ACLR
reset => last_channel[0].ACLR
reset => last_channel[1].ACLR
reset => last_channel[2].ACLR
reset => last_channel[3].ACLR
reset => last_channel[4].ACLR
reset => last_channel[5].ACLR
reset => last_channel[6].ACLR
reset => last_channel[7].ACLR
reset => last_channel[8].ACLR
reset => last_channel[9].ACLR
reset => last_channel[10].ACLR
reset => last_channel[11].ACLR
reset => last_channel[12].ACLR
reset => last_dest_id[0].ACLR
reset => last_dest_id[1].ACLR
reset => last_dest_id[2].ACLR
reset => last_dest_id[3].ACLR
cmd_sink_valid => internal_valid.DATAA
cmd_sink_valid => cmd_src_valid.IN0
cmd_sink_valid => cmd_src_valid.IN0
cmd_sink_valid => cmd_src_valid.IN0
cmd_sink_valid => cmd_src_valid.IN0
cmd_sink_valid => cmd_src_valid.IN0
cmd_sink_valid => cmd_src_valid.IN0
cmd_sink_valid => cmd_src_valid.IN0
cmd_sink_valid => cmd_src_valid.IN0
cmd_sink_valid => cmd_src_valid.IN0
cmd_sink_valid => cmd_src_valid.IN0
cmd_sink_valid => cmd_src_valid.IN0
cmd_sink_valid => cmd_src_valid.IN0
cmd_sink_valid => cmd_src_valid.IN0
cmd_sink_valid => save_dest_id.IN1
cmd_sink_data[0] => cmd_src_data[0].DATAIN
cmd_sink_data[1] => cmd_src_data[1].DATAIN
cmd_sink_data[2] => cmd_src_data[2].DATAIN
cmd_sink_data[3] => cmd_src_data[3].DATAIN
cmd_sink_data[4] => cmd_src_data[4].DATAIN
cmd_sink_data[5] => cmd_src_data[5].DATAIN
cmd_sink_data[6] => cmd_src_data[6].DATAIN
cmd_sink_data[7] => cmd_src_data[7].DATAIN
cmd_sink_data[8] => cmd_src_data[8].DATAIN
cmd_sink_data[9] => cmd_src_data[9].DATAIN
cmd_sink_data[10] => cmd_src_data[10].DATAIN
cmd_sink_data[11] => cmd_src_data[11].DATAIN
cmd_sink_data[12] => cmd_src_data[12].DATAIN
cmd_sink_data[13] => cmd_src_data[13].DATAIN
cmd_sink_data[14] => cmd_src_data[14].DATAIN
cmd_sink_data[15] => cmd_src_data[15].DATAIN
cmd_sink_data[16] => cmd_src_data[16].DATAIN
cmd_sink_data[17] => cmd_src_data[17].DATAIN
cmd_sink_data[18] => cmd_src_data[18].DATAIN
cmd_sink_data[19] => cmd_src_data[19].DATAIN
cmd_sink_data[20] => cmd_src_data[20].DATAIN
cmd_sink_data[21] => cmd_src_data[21].DATAIN
cmd_sink_data[22] => cmd_src_data[22].DATAIN
cmd_sink_data[23] => cmd_src_data[23].DATAIN
cmd_sink_data[24] => cmd_src_data[24].DATAIN
cmd_sink_data[25] => cmd_src_data[25].DATAIN
cmd_sink_data[26] => cmd_src_data[26].DATAIN
cmd_sink_data[27] => cmd_src_data[27].DATAIN
cmd_sink_data[28] => cmd_src_data[28].DATAIN
cmd_sink_data[29] => cmd_src_data[29].DATAIN
cmd_sink_data[30] => cmd_src_data[30].DATAIN
cmd_sink_data[31] => cmd_src_data[31].DATAIN
cmd_sink_data[32] => cmd_src_data[32].DATAIN
cmd_sink_data[33] => cmd_src_data[33].DATAIN
cmd_sink_data[34] => cmd_src_data[34].DATAIN
cmd_sink_data[35] => cmd_src_data[35].DATAIN
cmd_sink_data[36] => cmd_src_data[36].DATAIN
cmd_sink_data[37] => cmd_src_data[37].DATAIN
cmd_sink_data[38] => cmd_src_data[38].DATAIN
cmd_sink_data[39] => cmd_src_data[39].DATAIN
cmd_sink_data[40] => cmd_src_data[40].DATAIN
cmd_sink_data[41] => cmd_src_data[41].DATAIN
cmd_sink_data[42] => cmd_src_data[42].DATAIN
cmd_sink_data[43] => cmd_src_data[43].DATAIN
cmd_sink_data[44] => cmd_src_data[44].DATAIN
cmd_sink_data[45] => cmd_src_data[45].DATAIN
cmd_sink_data[46] => cmd_src_data[46].DATAIN
cmd_sink_data[47] => cmd_src_data[47].DATAIN
cmd_sink_data[48] => cmd_src_data[48].DATAIN
cmd_sink_data[49] => cmd_src_data[49].DATAIN
cmd_sink_data[50] => cmd_src_data[50].DATAIN
cmd_sink_data[51] => cmd_src_data[51].DATAIN
cmd_sink_data[52] => cmd_src_data[52].DATAIN
cmd_sink_data[53] => cmd_src_data[53].DATAIN
cmd_sink_data[54] => cmd_src_data[54].DATAIN
cmd_sink_data[55] => cmd_src_data[55].DATAIN
cmd_sink_data[56] => cmd_src_data[56].DATAIN
cmd_sink_data[57] => cmd_src_data[57].DATAIN
cmd_sink_data[58] => cmd_src_data[58].DATAIN
cmd_sink_data[59] => cmd_src_data[59].DATAIN
cmd_sink_data[60] => cmd_src_data[60].DATAIN
cmd_sink_data[61] => cmd_src_data[61].DATAIN
cmd_sink_data[62] => cmd_src_data[62].DATAIN
cmd_sink_data[63] => cmd_src_data[63].DATAIN
cmd_sink_data[64] => cmd_src_data[64].DATAIN
cmd_sink_data[65] => cmd_src_data[65].DATAIN
cmd_sink_data[66] => cmd_src_data[66].DATAIN
cmd_sink_data[67] => cmd_src_data[67].DATAIN
cmd_sink_data[68] => cmd_src_data[68].DATAIN
cmd_sink_data[69] => cmd_src_data[69].DATAIN
cmd_sink_data[69] => save_dest_id.IN1
cmd_sink_data[69] => nonposted_cmd_accepted.IN1
cmd_sink_data[69] => suppress.IN1
cmd_sink_data[70] => cmd_src_data[70].DATAIN
cmd_sink_data[71] => cmd_src_data[71].DATAIN
cmd_sink_data[72] => cmd_src_data[72].DATAIN
cmd_sink_data[73] => cmd_src_data[73].DATAIN
cmd_sink_data[74] => cmd_src_data[74].DATAIN
cmd_sink_data[75] => cmd_src_data[75].DATAIN
cmd_sink_data[76] => cmd_src_data[76].DATAIN
cmd_sink_data[77] => cmd_src_data[77].DATAIN
cmd_sink_data[78] => cmd_src_data[78].DATAIN
cmd_sink_data[79] => cmd_src_data[79].DATAIN
cmd_sink_data[80] => cmd_src_data[80].DATAIN
cmd_sink_data[81] => cmd_src_data[81].DATAIN
cmd_sink_data[82] => cmd_src_data[82].DATAIN
cmd_sink_data[83] => cmd_src_data[83].DATAIN
cmd_sink_data[84] => Equal0.IN3
cmd_sink_data[84] => cmd_src_data[84].DATAIN
cmd_sink_data[84] => last_dest_id[0].DATAIN
cmd_sink_data[85] => Equal0.IN2
cmd_sink_data[85] => cmd_src_data[85].DATAIN
cmd_sink_data[85] => last_dest_id[1].DATAIN
cmd_sink_data[86] => Equal0.IN1
cmd_sink_data[86] => cmd_src_data[86].DATAIN
cmd_sink_data[86] => last_dest_id[2].DATAIN
cmd_sink_data[87] => Equal0.IN0
cmd_sink_data[87] => cmd_src_data[87].DATAIN
cmd_sink_data[87] => last_dest_id[3].DATAIN
cmd_sink_data[88] => cmd_src_data[88].DATAIN
cmd_sink_channel[0] => cmd_src_valid.IN1
cmd_sink_channel[0] => cmd_src_channel[0].DATAIN
cmd_sink_channel[0] => last_channel[0].DATAIN
cmd_sink_channel[1] => cmd_src_valid.IN1
cmd_sink_channel[1] => cmd_src_channel[1].DATAIN
cmd_sink_channel[1] => last_channel[1].DATAIN
cmd_sink_channel[2] => cmd_src_valid.IN1
cmd_sink_channel[2] => cmd_src_channel[2].DATAIN
cmd_sink_channel[2] => last_channel[2].DATAIN
cmd_sink_channel[3] => cmd_src_valid.IN1
cmd_sink_channel[3] => cmd_src_channel[3].DATAIN
cmd_sink_channel[3] => last_channel[3].DATAIN
cmd_sink_channel[4] => cmd_src_valid.IN1
cmd_sink_channel[4] => cmd_src_channel[4].DATAIN
cmd_sink_channel[4] => last_channel[4].DATAIN
cmd_sink_channel[5] => cmd_src_valid.IN1
cmd_sink_channel[5] => cmd_src_channel[5].DATAIN
cmd_sink_channel[5] => last_channel[5].DATAIN
cmd_sink_channel[6] => cmd_src_valid.IN1
cmd_sink_channel[6] => cmd_src_channel[6].DATAIN
cmd_sink_channel[6] => last_channel[6].DATAIN
cmd_sink_channel[7] => cmd_src_valid.IN1
cmd_sink_channel[7] => cmd_src_channel[7].DATAIN
cmd_sink_channel[7] => last_channel[7].DATAIN
cmd_sink_channel[8] => cmd_src_valid.IN1
cmd_sink_channel[8] => cmd_src_channel[8].DATAIN
cmd_sink_channel[8] => last_channel[8].DATAIN
cmd_sink_channel[9] => cmd_src_valid.IN1
cmd_sink_channel[9] => cmd_src_channel[9].DATAIN
cmd_sink_channel[9] => last_channel[9].DATAIN
cmd_sink_channel[10] => cmd_src_valid.IN1
cmd_sink_channel[10] => cmd_src_channel[10].DATAIN
cmd_sink_channel[10] => last_channel[10].DATAIN
cmd_sink_channel[11] => cmd_src_valid.IN1
cmd_sink_channel[11] => cmd_src_channel[11].DATAIN
cmd_sink_channel[11] => last_channel[11].DATAIN
cmd_sink_channel[12] => cmd_src_valid.IN1
cmd_sink_channel[12] => cmd_src_channel[12].DATAIN
cmd_sink_channel[12] => last_channel[12].DATAIN
cmd_sink_startofpacket => cmd_src_startofpacket.DATAIN
cmd_sink_endofpacket => nonposted_cmd_accepted.IN0
cmd_sink_endofpacket => cmd_src_endofpacket.DATAIN
cmd_src_ready => nonposted_cmd_accepted.IN1
cmd_src_ready => stage2_ready.DATAA
rsp_sink_valid => response_accepted.IN0
rsp_sink_valid => rsp_src_valid.DATAIN
rsp_sink_data[0] => rsp_src_data[0].DATAIN
rsp_sink_data[1] => rsp_src_data[1].DATAIN
rsp_sink_data[2] => rsp_src_data[2].DATAIN
rsp_sink_data[3] => rsp_src_data[3].DATAIN
rsp_sink_data[4] => rsp_src_data[4].DATAIN
rsp_sink_data[5] => rsp_src_data[5].DATAIN
rsp_sink_data[6] => rsp_src_data[6].DATAIN
rsp_sink_data[7] => rsp_src_data[7].DATAIN
rsp_sink_data[8] => rsp_src_data[8].DATAIN
rsp_sink_data[9] => rsp_src_data[9].DATAIN
rsp_sink_data[10] => rsp_src_data[10].DATAIN
rsp_sink_data[11] => rsp_src_data[11].DATAIN
rsp_sink_data[12] => rsp_src_data[12].DATAIN
rsp_sink_data[13] => rsp_src_data[13].DATAIN
rsp_sink_data[14] => rsp_src_data[14].DATAIN
rsp_sink_data[15] => rsp_src_data[15].DATAIN
rsp_sink_data[16] => rsp_src_data[16].DATAIN
rsp_sink_data[17] => rsp_src_data[17].DATAIN
rsp_sink_data[18] => rsp_src_data[18].DATAIN
rsp_sink_data[19] => rsp_src_data[19].DATAIN
rsp_sink_data[20] => rsp_src_data[20].DATAIN
rsp_sink_data[21] => rsp_src_data[21].DATAIN
rsp_sink_data[22] => rsp_src_data[22].DATAIN
rsp_sink_data[23] => rsp_src_data[23].DATAIN
rsp_sink_data[24] => rsp_src_data[24].DATAIN
rsp_sink_data[25] => rsp_src_data[25].DATAIN
rsp_sink_data[26] => rsp_src_data[26].DATAIN
rsp_sink_data[27] => rsp_src_data[27].DATAIN
rsp_sink_data[28] => rsp_src_data[28].DATAIN
rsp_sink_data[29] => rsp_src_data[29].DATAIN
rsp_sink_data[30] => rsp_src_data[30].DATAIN
rsp_sink_data[31] => rsp_src_data[31].DATAIN
rsp_sink_data[32] => rsp_src_data[32].DATAIN
rsp_sink_data[33] => rsp_src_data[33].DATAIN
rsp_sink_data[34] => rsp_src_data[34].DATAIN
rsp_sink_data[35] => rsp_src_data[35].DATAIN
rsp_sink_data[36] => rsp_src_data[36].DATAIN
rsp_sink_data[37] => rsp_src_data[37].DATAIN
rsp_sink_data[38] => rsp_src_data[38].DATAIN
rsp_sink_data[39] => rsp_src_data[39].DATAIN
rsp_sink_data[40] => rsp_src_data[40].DATAIN
rsp_sink_data[41] => rsp_src_data[41].DATAIN
rsp_sink_data[42] => rsp_src_data[42].DATAIN
rsp_sink_data[43] => rsp_src_data[43].DATAIN
rsp_sink_data[44] => rsp_src_data[44].DATAIN
rsp_sink_data[45] => rsp_src_data[45].DATAIN
rsp_sink_data[46] => rsp_src_data[46].DATAIN
rsp_sink_data[47] => rsp_src_data[47].DATAIN
rsp_sink_data[48] => rsp_src_data[48].DATAIN
rsp_sink_data[49] => rsp_src_data[49].DATAIN
rsp_sink_data[50] => rsp_src_data[50].DATAIN
rsp_sink_data[51] => rsp_src_data[51].DATAIN
rsp_sink_data[52] => rsp_src_data[52].DATAIN
rsp_sink_data[53] => rsp_src_data[53].DATAIN
rsp_sink_data[54] => rsp_src_data[54].DATAIN
rsp_sink_data[55] => rsp_src_data[55].DATAIN
rsp_sink_data[56] => rsp_src_data[56].DATAIN
rsp_sink_data[57] => rsp_src_data[57].DATAIN
rsp_sink_data[58] => rsp_src_data[58].DATAIN
rsp_sink_data[59] => rsp_src_data[59].DATAIN
rsp_sink_data[60] => rsp_src_data[60].DATAIN
rsp_sink_data[61] => rsp_src_data[61].DATAIN
rsp_sink_data[62] => rsp_src_data[62].DATAIN
rsp_sink_data[63] => rsp_src_data[63].DATAIN
rsp_sink_data[64] => rsp_src_data[64].DATAIN
rsp_sink_data[65] => rsp_src_data[65].DATAIN
rsp_sink_data[66] => rsp_src_data[66].DATAIN
rsp_sink_data[67] => rsp_src_data[67].DATAIN
rsp_sink_data[68] => rsp_src_data[68].DATAIN
rsp_sink_data[69] => rsp_src_data[69].DATAIN
rsp_sink_data[70] => rsp_src_data[70].DATAIN
rsp_sink_data[71] => rsp_src_data[71].DATAIN
rsp_sink_data[72] => rsp_src_data[72].DATAIN
rsp_sink_data[73] => rsp_src_data[73].DATAIN
rsp_sink_data[74] => rsp_src_data[74].DATAIN
rsp_sink_data[75] => rsp_src_data[75].DATAIN
rsp_sink_data[76] => rsp_src_data[76].DATAIN
rsp_sink_data[77] => rsp_src_data[77].DATAIN
rsp_sink_data[78] => rsp_src_data[78].DATAIN
rsp_sink_data[79] => rsp_src_data[79].DATAIN
rsp_sink_data[80] => rsp_src_data[80].DATAIN
rsp_sink_data[81] => rsp_src_data[81].DATAIN
rsp_sink_data[82] => rsp_src_data[82].DATAIN
rsp_sink_data[83] => rsp_src_data[83].DATAIN
rsp_sink_data[84] => rsp_src_data[84].DATAIN
rsp_sink_data[85] => rsp_src_data[85].DATAIN
rsp_sink_data[86] => rsp_src_data[86].DATAIN
rsp_sink_data[87] => rsp_src_data[87].DATAIN
rsp_sink_data[88] => rsp_src_data[88].DATAIN
rsp_sink_channel[0] => rsp_src_channel[0].DATAIN
rsp_sink_channel[1] => rsp_src_channel[1].DATAIN
rsp_sink_channel[2] => rsp_src_channel[2].DATAIN
rsp_sink_channel[3] => rsp_src_channel[3].DATAIN
rsp_sink_channel[4] => rsp_src_channel[4].DATAIN
rsp_sink_channel[5] => rsp_src_channel[5].DATAIN
rsp_sink_channel[6] => rsp_src_channel[6].DATAIN
rsp_sink_channel[7] => rsp_src_channel[7].DATAIN
rsp_sink_channel[8] => rsp_src_channel[8].DATAIN
rsp_sink_channel[9] => rsp_src_channel[9].DATAIN
rsp_sink_channel[10] => rsp_src_channel[10].DATAIN
rsp_sink_channel[11] => rsp_src_channel[11].DATAIN
rsp_sink_channel[12] => rsp_src_channel[12].DATAIN
rsp_sink_startofpacket => rsp_src_startofpacket.DATAIN
rsp_sink_endofpacket => response_accepted.IN1
rsp_sink_endofpacket => rsp_src_endofpacket.DATAIN
rsp_src_ready => response_accepted.IN1
rsp_src_ready => rsp_sink_ready.DATAIN


|main|Proyecto:u1|altera_merlin_traffic_limiter:limiter_002
clk => has_pending_responses.CLK
clk => pending_response_count[0].CLK
clk => last_channel[0].CLK
clk => last_channel[1].CLK
clk => last_channel[2].CLK
clk => last_channel[3].CLK
clk => last_channel[4].CLK
clk => last_channel[5].CLK
clk => last_channel[6].CLK
clk => last_channel[7].CLK
clk => last_channel[8].CLK
clk => last_channel[9].CLK
clk => last_channel[10].CLK
clk => last_channel[11].CLK
clk => last_channel[12].CLK
clk => last_dest_id[0].CLK
clk => last_dest_id[1].CLK
clk => last_dest_id[2].CLK
clk => last_dest_id[3].CLK
reset => has_pending_responses.ACLR
reset => pending_response_count[0].ACLR
reset => last_channel[0].ACLR
reset => last_channel[1].ACLR
reset => last_channel[2].ACLR
reset => last_channel[3].ACLR
reset => last_channel[4].ACLR
reset => last_channel[5].ACLR
reset => last_channel[6].ACLR
reset => last_channel[7].ACLR
reset => last_channel[8].ACLR
reset => last_channel[9].ACLR
reset => last_channel[10].ACLR
reset => last_channel[11].ACLR
reset => last_channel[12].ACLR
reset => last_dest_id[0].ACLR
reset => last_dest_id[1].ACLR
reset => last_dest_id[2].ACLR
reset => last_dest_id[3].ACLR
cmd_sink_valid => internal_valid.DATAA
cmd_sink_valid => cmd_src_valid.IN0
cmd_sink_valid => cmd_src_valid.IN0
cmd_sink_valid => cmd_src_valid.IN0
cmd_sink_valid => cmd_src_valid.IN0
cmd_sink_valid => cmd_src_valid.IN0
cmd_sink_valid => cmd_src_valid.IN0
cmd_sink_valid => cmd_src_valid.IN0
cmd_sink_valid => cmd_src_valid.IN0
cmd_sink_valid => cmd_src_valid.IN0
cmd_sink_valid => cmd_src_valid.IN0
cmd_sink_valid => cmd_src_valid.IN0
cmd_sink_valid => cmd_src_valid.IN0
cmd_sink_valid => cmd_src_valid.IN0
cmd_sink_valid => save_dest_id.IN1
cmd_sink_data[0] => cmd_src_data[0].DATAIN
cmd_sink_data[1] => cmd_src_data[1].DATAIN
cmd_sink_data[2] => cmd_src_data[2].DATAIN
cmd_sink_data[3] => cmd_src_data[3].DATAIN
cmd_sink_data[4] => cmd_src_data[4].DATAIN
cmd_sink_data[5] => cmd_src_data[5].DATAIN
cmd_sink_data[6] => cmd_src_data[6].DATAIN
cmd_sink_data[7] => cmd_src_data[7].DATAIN
cmd_sink_data[8] => cmd_src_data[8].DATAIN
cmd_sink_data[9] => cmd_src_data[9].DATAIN
cmd_sink_data[10] => cmd_src_data[10].DATAIN
cmd_sink_data[11] => cmd_src_data[11].DATAIN
cmd_sink_data[12] => cmd_src_data[12].DATAIN
cmd_sink_data[13] => cmd_src_data[13].DATAIN
cmd_sink_data[14] => cmd_src_data[14].DATAIN
cmd_sink_data[15] => cmd_src_data[15].DATAIN
cmd_sink_data[16] => cmd_src_data[16].DATAIN
cmd_sink_data[17] => cmd_src_data[17].DATAIN
cmd_sink_data[18] => cmd_src_data[18].DATAIN
cmd_sink_data[19] => cmd_src_data[19].DATAIN
cmd_sink_data[20] => cmd_src_data[20].DATAIN
cmd_sink_data[21] => cmd_src_data[21].DATAIN
cmd_sink_data[22] => cmd_src_data[22].DATAIN
cmd_sink_data[23] => cmd_src_data[23].DATAIN
cmd_sink_data[24] => cmd_src_data[24].DATAIN
cmd_sink_data[25] => cmd_src_data[25].DATAIN
cmd_sink_data[26] => cmd_src_data[26].DATAIN
cmd_sink_data[27] => cmd_src_data[27].DATAIN
cmd_sink_data[28] => cmd_src_data[28].DATAIN
cmd_sink_data[29] => cmd_src_data[29].DATAIN
cmd_sink_data[30] => cmd_src_data[30].DATAIN
cmd_sink_data[31] => cmd_src_data[31].DATAIN
cmd_sink_data[32] => cmd_src_data[32].DATAIN
cmd_sink_data[33] => cmd_src_data[33].DATAIN
cmd_sink_data[34] => cmd_src_data[34].DATAIN
cmd_sink_data[35] => cmd_src_data[35].DATAIN
cmd_sink_data[36] => cmd_src_data[36].DATAIN
cmd_sink_data[37] => cmd_src_data[37].DATAIN
cmd_sink_data[38] => cmd_src_data[38].DATAIN
cmd_sink_data[39] => cmd_src_data[39].DATAIN
cmd_sink_data[40] => cmd_src_data[40].DATAIN
cmd_sink_data[41] => cmd_src_data[41].DATAIN
cmd_sink_data[42] => cmd_src_data[42].DATAIN
cmd_sink_data[43] => cmd_src_data[43].DATAIN
cmd_sink_data[44] => cmd_src_data[44].DATAIN
cmd_sink_data[45] => cmd_src_data[45].DATAIN
cmd_sink_data[46] => cmd_src_data[46].DATAIN
cmd_sink_data[47] => cmd_src_data[47].DATAIN
cmd_sink_data[48] => cmd_src_data[48].DATAIN
cmd_sink_data[49] => cmd_src_data[49].DATAIN
cmd_sink_data[50] => cmd_src_data[50].DATAIN
cmd_sink_data[51] => cmd_src_data[51].DATAIN
cmd_sink_data[52] => cmd_src_data[52].DATAIN
cmd_sink_data[53] => cmd_src_data[53].DATAIN
cmd_sink_data[54] => cmd_src_data[54].DATAIN
cmd_sink_data[55] => cmd_src_data[55].DATAIN
cmd_sink_data[56] => cmd_src_data[56].DATAIN
cmd_sink_data[57] => cmd_src_data[57].DATAIN
cmd_sink_data[58] => cmd_src_data[58].DATAIN
cmd_sink_data[59] => cmd_src_data[59].DATAIN
cmd_sink_data[60] => cmd_src_data[60].DATAIN
cmd_sink_data[61] => cmd_src_data[61].DATAIN
cmd_sink_data[62] => cmd_src_data[62].DATAIN
cmd_sink_data[63] => cmd_src_data[63].DATAIN
cmd_sink_data[64] => cmd_src_data[64].DATAIN
cmd_sink_data[65] => cmd_src_data[65].DATAIN
cmd_sink_data[66] => cmd_src_data[66].DATAIN
cmd_sink_data[67] => cmd_src_data[67].DATAIN
cmd_sink_data[68] => cmd_src_data[68].DATAIN
cmd_sink_data[69] => cmd_src_data[69].DATAIN
cmd_sink_data[69] => save_dest_id.IN1
cmd_sink_data[69] => nonposted_cmd_accepted.IN1
cmd_sink_data[69] => suppress.IN1
cmd_sink_data[70] => cmd_src_data[70].DATAIN
cmd_sink_data[71] => cmd_src_data[71].DATAIN
cmd_sink_data[72] => cmd_src_data[72].DATAIN
cmd_sink_data[73] => cmd_src_data[73].DATAIN
cmd_sink_data[74] => cmd_src_data[74].DATAIN
cmd_sink_data[75] => cmd_src_data[75].DATAIN
cmd_sink_data[76] => cmd_src_data[76].DATAIN
cmd_sink_data[77] => cmd_src_data[77].DATAIN
cmd_sink_data[78] => cmd_src_data[78].DATAIN
cmd_sink_data[79] => cmd_src_data[79].DATAIN
cmd_sink_data[80] => cmd_src_data[80].DATAIN
cmd_sink_data[81] => cmd_src_data[81].DATAIN
cmd_sink_data[82] => cmd_src_data[82].DATAIN
cmd_sink_data[83] => cmd_src_data[83].DATAIN
cmd_sink_data[84] => Equal0.IN3
cmd_sink_data[84] => cmd_src_data[84].DATAIN
cmd_sink_data[84] => last_dest_id[0].DATAIN
cmd_sink_data[85] => Equal0.IN2
cmd_sink_data[85] => cmd_src_data[85].DATAIN
cmd_sink_data[85] => last_dest_id[1].DATAIN
cmd_sink_data[86] => Equal0.IN1
cmd_sink_data[86] => cmd_src_data[86].DATAIN
cmd_sink_data[86] => last_dest_id[2].DATAIN
cmd_sink_data[87] => Equal0.IN0
cmd_sink_data[87] => cmd_src_data[87].DATAIN
cmd_sink_data[87] => last_dest_id[3].DATAIN
cmd_sink_data[88] => cmd_src_data[88].DATAIN
cmd_sink_channel[0] => cmd_src_valid.IN1
cmd_sink_channel[0] => cmd_src_channel[0].DATAIN
cmd_sink_channel[0] => last_channel[0].DATAIN
cmd_sink_channel[1] => cmd_src_valid.IN1
cmd_sink_channel[1] => cmd_src_channel[1].DATAIN
cmd_sink_channel[1] => last_channel[1].DATAIN
cmd_sink_channel[2] => cmd_src_valid.IN1
cmd_sink_channel[2] => cmd_src_channel[2].DATAIN
cmd_sink_channel[2] => last_channel[2].DATAIN
cmd_sink_channel[3] => cmd_src_valid.IN1
cmd_sink_channel[3] => cmd_src_channel[3].DATAIN
cmd_sink_channel[3] => last_channel[3].DATAIN
cmd_sink_channel[4] => cmd_src_valid.IN1
cmd_sink_channel[4] => cmd_src_channel[4].DATAIN
cmd_sink_channel[4] => last_channel[4].DATAIN
cmd_sink_channel[5] => cmd_src_valid.IN1
cmd_sink_channel[5] => cmd_src_channel[5].DATAIN
cmd_sink_channel[5] => last_channel[5].DATAIN
cmd_sink_channel[6] => cmd_src_valid.IN1
cmd_sink_channel[6] => cmd_src_channel[6].DATAIN
cmd_sink_channel[6] => last_channel[6].DATAIN
cmd_sink_channel[7] => cmd_src_valid.IN1
cmd_sink_channel[7] => cmd_src_channel[7].DATAIN
cmd_sink_channel[7] => last_channel[7].DATAIN
cmd_sink_channel[8] => cmd_src_valid.IN1
cmd_sink_channel[8] => cmd_src_channel[8].DATAIN
cmd_sink_channel[8] => last_channel[8].DATAIN
cmd_sink_channel[9] => cmd_src_valid.IN1
cmd_sink_channel[9] => cmd_src_channel[9].DATAIN
cmd_sink_channel[9] => last_channel[9].DATAIN
cmd_sink_channel[10] => cmd_src_valid.IN1
cmd_sink_channel[10] => cmd_src_channel[10].DATAIN
cmd_sink_channel[10] => last_channel[10].DATAIN
cmd_sink_channel[11] => cmd_src_valid.IN1
cmd_sink_channel[11] => cmd_src_channel[11].DATAIN
cmd_sink_channel[11] => last_channel[11].DATAIN
cmd_sink_channel[12] => cmd_src_valid.IN1
cmd_sink_channel[12] => cmd_src_channel[12].DATAIN
cmd_sink_channel[12] => last_channel[12].DATAIN
cmd_sink_startofpacket => cmd_src_startofpacket.DATAIN
cmd_sink_endofpacket => nonposted_cmd_accepted.IN0
cmd_sink_endofpacket => cmd_src_endofpacket.DATAIN
cmd_src_ready => nonposted_cmd_accepted.IN1
cmd_src_ready => stage2_ready.DATAA
rsp_sink_valid => response_accepted.IN0
rsp_sink_valid => rsp_src_valid.DATAIN
rsp_sink_data[0] => rsp_src_data[0].DATAIN
rsp_sink_data[1] => rsp_src_data[1].DATAIN
rsp_sink_data[2] => rsp_src_data[2].DATAIN
rsp_sink_data[3] => rsp_src_data[3].DATAIN
rsp_sink_data[4] => rsp_src_data[4].DATAIN
rsp_sink_data[5] => rsp_src_data[5].DATAIN
rsp_sink_data[6] => rsp_src_data[6].DATAIN
rsp_sink_data[7] => rsp_src_data[7].DATAIN
rsp_sink_data[8] => rsp_src_data[8].DATAIN
rsp_sink_data[9] => rsp_src_data[9].DATAIN
rsp_sink_data[10] => rsp_src_data[10].DATAIN
rsp_sink_data[11] => rsp_src_data[11].DATAIN
rsp_sink_data[12] => rsp_src_data[12].DATAIN
rsp_sink_data[13] => rsp_src_data[13].DATAIN
rsp_sink_data[14] => rsp_src_data[14].DATAIN
rsp_sink_data[15] => rsp_src_data[15].DATAIN
rsp_sink_data[16] => rsp_src_data[16].DATAIN
rsp_sink_data[17] => rsp_src_data[17].DATAIN
rsp_sink_data[18] => rsp_src_data[18].DATAIN
rsp_sink_data[19] => rsp_src_data[19].DATAIN
rsp_sink_data[20] => rsp_src_data[20].DATAIN
rsp_sink_data[21] => rsp_src_data[21].DATAIN
rsp_sink_data[22] => rsp_src_data[22].DATAIN
rsp_sink_data[23] => rsp_src_data[23].DATAIN
rsp_sink_data[24] => rsp_src_data[24].DATAIN
rsp_sink_data[25] => rsp_src_data[25].DATAIN
rsp_sink_data[26] => rsp_src_data[26].DATAIN
rsp_sink_data[27] => rsp_src_data[27].DATAIN
rsp_sink_data[28] => rsp_src_data[28].DATAIN
rsp_sink_data[29] => rsp_src_data[29].DATAIN
rsp_sink_data[30] => rsp_src_data[30].DATAIN
rsp_sink_data[31] => rsp_src_data[31].DATAIN
rsp_sink_data[32] => rsp_src_data[32].DATAIN
rsp_sink_data[33] => rsp_src_data[33].DATAIN
rsp_sink_data[34] => rsp_src_data[34].DATAIN
rsp_sink_data[35] => rsp_src_data[35].DATAIN
rsp_sink_data[36] => rsp_src_data[36].DATAIN
rsp_sink_data[37] => rsp_src_data[37].DATAIN
rsp_sink_data[38] => rsp_src_data[38].DATAIN
rsp_sink_data[39] => rsp_src_data[39].DATAIN
rsp_sink_data[40] => rsp_src_data[40].DATAIN
rsp_sink_data[41] => rsp_src_data[41].DATAIN
rsp_sink_data[42] => rsp_src_data[42].DATAIN
rsp_sink_data[43] => rsp_src_data[43].DATAIN
rsp_sink_data[44] => rsp_src_data[44].DATAIN
rsp_sink_data[45] => rsp_src_data[45].DATAIN
rsp_sink_data[46] => rsp_src_data[46].DATAIN
rsp_sink_data[47] => rsp_src_data[47].DATAIN
rsp_sink_data[48] => rsp_src_data[48].DATAIN
rsp_sink_data[49] => rsp_src_data[49].DATAIN
rsp_sink_data[50] => rsp_src_data[50].DATAIN
rsp_sink_data[51] => rsp_src_data[51].DATAIN
rsp_sink_data[52] => rsp_src_data[52].DATAIN
rsp_sink_data[53] => rsp_src_data[53].DATAIN
rsp_sink_data[54] => rsp_src_data[54].DATAIN
rsp_sink_data[55] => rsp_src_data[55].DATAIN
rsp_sink_data[56] => rsp_src_data[56].DATAIN
rsp_sink_data[57] => rsp_src_data[57].DATAIN
rsp_sink_data[58] => rsp_src_data[58].DATAIN
rsp_sink_data[59] => rsp_src_data[59].DATAIN
rsp_sink_data[60] => rsp_src_data[60].DATAIN
rsp_sink_data[61] => rsp_src_data[61].DATAIN
rsp_sink_data[62] => rsp_src_data[62].DATAIN
rsp_sink_data[63] => rsp_src_data[63].DATAIN
rsp_sink_data[64] => rsp_src_data[64].DATAIN
rsp_sink_data[65] => rsp_src_data[65].DATAIN
rsp_sink_data[66] => rsp_src_data[66].DATAIN
rsp_sink_data[67] => rsp_src_data[67].DATAIN
rsp_sink_data[68] => rsp_src_data[68].DATAIN
rsp_sink_data[69] => rsp_src_data[69].DATAIN
rsp_sink_data[70] => rsp_src_data[70].DATAIN
rsp_sink_data[71] => rsp_src_data[71].DATAIN
rsp_sink_data[72] => rsp_src_data[72].DATAIN
rsp_sink_data[73] => rsp_src_data[73].DATAIN
rsp_sink_data[74] => rsp_src_data[74].DATAIN
rsp_sink_data[75] => rsp_src_data[75].DATAIN
rsp_sink_data[76] => rsp_src_data[76].DATAIN
rsp_sink_data[77] => rsp_src_data[77].DATAIN
rsp_sink_data[78] => rsp_src_data[78].DATAIN
rsp_sink_data[79] => rsp_src_data[79].DATAIN
rsp_sink_data[80] => rsp_src_data[80].DATAIN
rsp_sink_data[81] => rsp_src_data[81].DATAIN
rsp_sink_data[82] => rsp_src_data[82].DATAIN
rsp_sink_data[83] => rsp_src_data[83].DATAIN
rsp_sink_data[84] => rsp_src_data[84].DATAIN
rsp_sink_data[85] => rsp_src_data[85].DATAIN
rsp_sink_data[86] => rsp_src_data[86].DATAIN
rsp_sink_data[87] => rsp_src_data[87].DATAIN
rsp_sink_data[88] => rsp_src_data[88].DATAIN
rsp_sink_channel[0] => rsp_src_channel[0].DATAIN
rsp_sink_channel[1] => rsp_src_channel[1].DATAIN
rsp_sink_channel[2] => rsp_src_channel[2].DATAIN
rsp_sink_channel[3] => rsp_src_channel[3].DATAIN
rsp_sink_channel[4] => rsp_src_channel[4].DATAIN
rsp_sink_channel[5] => rsp_src_channel[5].DATAIN
rsp_sink_channel[6] => rsp_src_channel[6].DATAIN
rsp_sink_channel[7] => rsp_src_channel[7].DATAIN
rsp_sink_channel[8] => rsp_src_channel[8].DATAIN
rsp_sink_channel[9] => rsp_src_channel[9].DATAIN
rsp_sink_channel[10] => rsp_src_channel[10].DATAIN
rsp_sink_channel[11] => rsp_src_channel[11].DATAIN
rsp_sink_channel[12] => rsp_src_channel[12].DATAIN
rsp_sink_startofpacket => rsp_src_startofpacket.DATAIN
rsp_sink_endofpacket => response_accepted.IN1
rsp_sink_endofpacket => rsp_src_endofpacket.DATAIN
rsp_src_ready => response_accepted.IN1
rsp_src_ready => rsp_sink_ready.DATAIN


|main|Proyecto:u1|altera_merlin_burst_adapter:burst_adapter
clk => clk.IN1
reset => reset.IN1
sink0_valid => sink0_valid.IN1
sink0_data[0] => sink0_data[0].IN1
sink0_data[1] => sink0_data[1].IN1
sink0_data[2] => sink0_data[2].IN1
sink0_data[3] => sink0_data[3].IN1
sink0_data[4] => sink0_data[4].IN1
sink0_data[5] => sink0_data[5].IN1
sink0_data[6] => sink0_data[6].IN1
sink0_data[7] => sink0_data[7].IN1
sink0_data[8] => sink0_data[8].IN1
sink0_data[9] => sink0_data[9].IN1
sink0_data[10] => sink0_data[10].IN1
sink0_data[11] => sink0_data[11].IN1
sink0_data[12] => sink0_data[12].IN1
sink0_data[13] => sink0_data[13].IN1
sink0_data[14] => sink0_data[14].IN1
sink0_data[15] => sink0_data[15].IN1
sink0_data[16] => sink0_data[16].IN1
sink0_data[17] => sink0_data[17].IN1
sink0_data[18] => sink0_data[18].IN1
sink0_data[19] => sink0_data[19].IN1
sink0_data[20] => sink0_data[20].IN1
sink0_data[21] => sink0_data[21].IN1
sink0_data[22] => sink0_data[22].IN1
sink0_data[23] => sink0_data[23].IN1
sink0_data[24] => sink0_data[24].IN1
sink0_data[25] => sink0_data[25].IN1
sink0_data[26] => sink0_data[26].IN1
sink0_data[27] => sink0_data[27].IN1
sink0_data[28] => sink0_data[28].IN1
sink0_data[29] => sink0_data[29].IN1
sink0_data[30] => sink0_data[30].IN1
sink0_data[31] => sink0_data[31].IN1
sink0_data[32] => sink0_data[32].IN1
sink0_data[33] => sink0_data[33].IN1
sink0_data[34] => sink0_data[34].IN1
sink0_data[35] => sink0_data[35].IN1
sink0_data[36] => sink0_data[36].IN1
sink0_data[37] => sink0_data[37].IN1
sink0_data[38] => sink0_data[38].IN1
sink0_data[39] => sink0_data[39].IN1
sink0_data[40] => sink0_data[40].IN1
sink0_data[41] => sink0_data[41].IN1
sink0_data[42] => sink0_data[42].IN1
sink0_data[43] => sink0_data[43].IN1
sink0_data[44] => sink0_data[44].IN1
sink0_data[45] => sink0_data[45].IN1
sink0_data[46] => sink0_data[46].IN1
sink0_data[47] => sink0_data[47].IN1
sink0_data[48] => sink0_data[48].IN1
sink0_data[49] => sink0_data[49].IN1
sink0_data[50] => sink0_data[50].IN1
sink0_data[51] => sink0_data[51].IN1
sink0_data[52] => sink0_data[52].IN1
sink0_data[53] => sink0_data[53].IN1
sink0_data[54] => sink0_data[54].IN1
sink0_data[55] => sink0_data[55].IN1
sink0_data[56] => sink0_data[56].IN1
sink0_data[57] => sink0_data[57].IN1
sink0_data[58] => sink0_data[58].IN1
sink0_data[59] => sink0_data[59].IN1
sink0_data[60] => sink0_data[60].IN1
sink0_data[61] => sink0_data[61].IN1
sink0_data[62] => sink0_data[62].IN1
sink0_data[63] => sink0_data[63].IN1
sink0_data[64] => sink0_data[64].IN1
sink0_data[65] => sink0_data[65].IN1
sink0_data[66] => sink0_data[66].IN1
sink0_data[67] => sink0_data[67].IN1
sink0_data[68] => sink0_data[68].IN1
sink0_data[69] => sink0_data[69].IN1
sink0_data[70] => sink0_data[70].IN1
sink0_channel[0] => sink0_channel[0].IN1
sink0_channel[1] => sink0_channel[1].IN1
sink0_channel[2] => sink0_channel[2].IN1
sink0_channel[3] => sink0_channel[3].IN1
sink0_channel[4] => sink0_channel[4].IN1
sink0_channel[5] => sink0_channel[5].IN1
sink0_channel[6] => sink0_channel[6].IN1
sink0_channel[7] => sink0_channel[7].IN1
sink0_channel[8] => sink0_channel[8].IN1
sink0_channel[9] => sink0_channel[9].IN1
sink0_channel[10] => sink0_channel[10].IN1
sink0_channel[11] => sink0_channel[11].IN1
sink0_channel[12] => sink0_channel[12].IN1
sink0_startofpacket => sink0_startofpacket.IN1
sink0_endofpacket => sink0_endofpacket.IN1
source0_ready => source0_ready.IN1


|main|Proyecto:u1|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
sink0_valid => source0_valid.DATAIN
sink0_data[0] => source0_data[0].DATAIN
sink0_data[1] => source0_data[1].DATAIN
sink0_data[2] => source0_data[2].DATAIN
sink0_data[3] => source0_data[3].DATAIN
sink0_data[4] => source0_data[4].DATAIN
sink0_data[5] => source0_data[5].DATAIN
sink0_data[6] => source0_data[6].DATAIN
sink0_data[7] => source0_data[7].DATAIN
sink0_data[8] => source0_data[8].DATAIN
sink0_data[9] => source0_data[9].DATAIN
sink0_data[10] => source0_data[10].DATAIN
sink0_data[11] => source0_data[11].DATAIN
sink0_data[12] => source0_data[12].DATAIN
sink0_data[13] => source0_data[13].DATAIN
sink0_data[14] => source0_data[14].DATAIN
sink0_data[15] => source0_data[15].DATAIN
sink0_data[16] => source0_data[16].DATAIN
sink0_data[17] => source0_data[17].DATAIN
sink0_data[18] => source0_data[18].DATAIN
sink0_data[19] => source0_data[19].DATAIN
sink0_data[20] => source0_data[20].DATAIN
sink0_data[21] => source0_data[21].DATAIN
sink0_data[22] => source0_data[22].DATAIN
sink0_data[23] => source0_data[23].DATAIN
sink0_data[24] => source0_data[24].DATAIN
sink0_data[25] => source0_data[25].DATAIN
sink0_data[26] => source0_data[26].DATAIN
sink0_data[27] => source0_data[27].DATAIN
sink0_data[28] => source0_data[28].DATAIN
sink0_data[29] => source0_data[29].DATAIN
sink0_data[30] => source0_data[30].DATAIN
sink0_data[31] => source0_data[31].DATAIN
sink0_data[32] => source0_data[32].DATAIN
sink0_data[33] => source0_data[33].DATAIN
sink0_data[34] => source0_data[34].DATAIN
sink0_data[35] => source0_data[35].DATAIN
sink0_data[36] => source0_data[36].DATAIN
sink0_data[37] => source0_data[37].DATAIN
sink0_data[38] => source0_data[38].DATAIN
sink0_data[39] => source0_data[39].DATAIN
sink0_data[40] => source0_data[40].DATAIN
sink0_data[41] => source0_data[41].DATAIN
sink0_data[42] => source0_data[42].DATAIN
sink0_data[43] => source0_data[43].DATAIN
sink0_data[44] => source0_data[44].DATAIN
sink0_data[45] => source0_data[45].DATAIN
sink0_data[46] => source0_data[46].DATAIN
sink0_data[47] => source0_data[47].DATAIN
sink0_data[48] => source0_data[48].DATAIN
sink0_data[49] => source0_data[49].DATAIN
sink0_data[50] => source0_data[50].DATAIN
sink0_data[51] => source0_data[51].DATAIN
sink0_data[52] => source0_data[52].DATAIN
sink0_data[53] => source0_data[53].DATAIN
sink0_data[54] => source0_data[54].DATAIN
sink0_data[55] => ~NO_FANOUT~
sink0_data[56] => ~NO_FANOUT~
sink0_data[57] => ~NO_FANOUT~
sink0_data[58] => source0_data[58].DATAIN
sink0_data[59] => source0_data[59].DATAIN
sink0_data[60] => source0_data[60].DATAIN
sink0_data[61] => source0_data[61].DATAIN
sink0_data[62] => source0_data[62].DATAIN
sink0_data[63] => source0_data[63].DATAIN
sink0_data[64] => source0_data[64].DATAIN
sink0_data[65] => source0_data[65].DATAIN
sink0_data[66] => source0_data[66].DATAIN
sink0_data[67] => source0_data[67].DATAIN
sink0_data[68] => source0_data[68].DATAIN
sink0_data[69] => source0_data[69].DATAIN
sink0_data[70] => source0_data[70].DATAIN
sink0_channel[0] => source0_channel[0].DATAIN
sink0_channel[1] => source0_channel[1].DATAIN
sink0_channel[2] => source0_channel[2].DATAIN
sink0_channel[3] => source0_channel[3].DATAIN
sink0_channel[4] => source0_channel[4].DATAIN
sink0_channel[5] => source0_channel[5].DATAIN
sink0_channel[6] => source0_channel[6].DATAIN
sink0_channel[7] => source0_channel[7].DATAIN
sink0_channel[8] => source0_channel[8].DATAIN
sink0_channel[9] => source0_channel[9].DATAIN
sink0_channel[10] => source0_channel[10].DATAIN
sink0_channel[11] => source0_channel[11].DATAIN
sink0_channel[12] => source0_channel[12].DATAIN
sink0_startofpacket => source0_startofpacket.DATAIN
sink0_endofpacket => source0_endofpacket.DATAIN
source0_ready => sink0_ready.DATAIN


|main|Proyecto:u1|altera_merlin_burst_adapter:burst_adapter_001
clk => clk.IN1
reset => reset.IN1
sink0_valid => sink0_valid.IN1
sink0_data[0] => sink0_data[0].IN1
sink0_data[1] => sink0_data[1].IN1
sink0_data[2] => sink0_data[2].IN1
sink0_data[3] => sink0_data[3].IN1
sink0_data[4] => sink0_data[4].IN1
sink0_data[5] => sink0_data[5].IN1
sink0_data[6] => sink0_data[6].IN1
sink0_data[7] => sink0_data[7].IN1
sink0_data[8] => sink0_data[8].IN1
sink0_data[9] => sink0_data[9].IN1
sink0_data[10] => sink0_data[10].IN1
sink0_data[11] => sink0_data[11].IN1
sink0_data[12] => sink0_data[12].IN1
sink0_data[13] => sink0_data[13].IN1
sink0_data[14] => sink0_data[14].IN1
sink0_data[15] => sink0_data[15].IN1
sink0_data[16] => sink0_data[16].IN1
sink0_data[17] => sink0_data[17].IN1
sink0_data[18] => sink0_data[18].IN1
sink0_data[19] => sink0_data[19].IN1
sink0_data[20] => sink0_data[20].IN1
sink0_data[21] => sink0_data[21].IN1
sink0_data[22] => sink0_data[22].IN1
sink0_data[23] => sink0_data[23].IN1
sink0_data[24] => sink0_data[24].IN1
sink0_data[25] => sink0_data[25].IN1
sink0_data[26] => sink0_data[26].IN1
sink0_data[27] => sink0_data[27].IN1
sink0_data[28] => sink0_data[28].IN1
sink0_data[29] => sink0_data[29].IN1
sink0_data[30] => sink0_data[30].IN1
sink0_data[31] => sink0_data[31].IN1
sink0_data[32] => sink0_data[32].IN1
sink0_data[33] => sink0_data[33].IN1
sink0_data[34] => sink0_data[34].IN1
sink0_data[35] => sink0_data[35].IN1
sink0_data[36] => sink0_data[36].IN1
sink0_data[37] => sink0_data[37].IN1
sink0_data[38] => sink0_data[38].IN1
sink0_data[39] => sink0_data[39].IN1
sink0_data[40] => sink0_data[40].IN1
sink0_data[41] => sink0_data[41].IN1
sink0_data[42] => sink0_data[42].IN1
sink0_data[43] => sink0_data[43].IN1
sink0_data[44] => sink0_data[44].IN1
sink0_data[45] => sink0_data[45].IN1
sink0_data[46] => sink0_data[46].IN1
sink0_data[47] => sink0_data[47].IN1
sink0_data[48] => sink0_data[48].IN1
sink0_data[49] => sink0_data[49].IN1
sink0_data[50] => sink0_data[50].IN1
sink0_data[51] => sink0_data[51].IN1
sink0_data[52] => sink0_data[52].IN1
sink0_data[53] => sink0_data[53].IN1
sink0_data[54] => sink0_data[54].IN1
sink0_data[55] => sink0_data[55].IN1
sink0_data[56] => sink0_data[56].IN1
sink0_data[57] => sink0_data[57].IN1
sink0_data[58] => sink0_data[58].IN1
sink0_data[59] => sink0_data[59].IN1
sink0_data[60] => sink0_data[60].IN1
sink0_data[61] => sink0_data[61].IN1
sink0_channel[0] => sink0_channel[0].IN1
sink0_channel[1] => sink0_channel[1].IN1
sink0_channel[2] => sink0_channel[2].IN1
sink0_channel[3] => sink0_channel[3].IN1
sink0_channel[4] => sink0_channel[4].IN1
sink0_channel[5] => sink0_channel[5].IN1
sink0_channel[6] => sink0_channel[6].IN1
sink0_channel[7] => sink0_channel[7].IN1
sink0_channel[8] => sink0_channel[8].IN1
sink0_channel[9] => sink0_channel[9].IN1
sink0_channel[10] => sink0_channel[10].IN1
sink0_channel[11] => sink0_channel[11].IN1
sink0_channel[12] => sink0_channel[12].IN1
sink0_startofpacket => sink0_startofpacket.IN1
sink0_endofpacket => sink0_endofpacket.IN1
source0_ready => source0_ready.IN1


|main|Proyecto:u1|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
sink0_valid => source0_valid.DATAIN
sink0_data[0] => source0_data[0].DATAIN
sink0_data[1] => source0_data[1].DATAIN
sink0_data[2] => source0_data[2].DATAIN
sink0_data[3] => source0_data[3].DATAIN
sink0_data[4] => source0_data[4].DATAIN
sink0_data[5] => source0_data[5].DATAIN
sink0_data[6] => source0_data[6].DATAIN
sink0_data[7] => source0_data[7].DATAIN
sink0_data[8] => source0_data[8].DATAIN
sink0_data[9] => source0_data[9].DATAIN
sink0_data[10] => source0_data[10].DATAIN
sink0_data[11] => source0_data[11].DATAIN
sink0_data[12] => source0_data[12].DATAIN
sink0_data[13] => source0_data[13].DATAIN
sink0_data[14] => source0_data[14].DATAIN
sink0_data[15] => source0_data[15].DATAIN
sink0_data[16] => source0_data[16].DATAIN
sink0_data[17] => source0_data[17].DATAIN
sink0_data[18] => source0_data[18].DATAIN
sink0_data[19] => source0_data[19].DATAIN
sink0_data[20] => source0_data[20].DATAIN
sink0_data[21] => source0_data[21].DATAIN
sink0_data[22] => source0_data[22].DATAIN
sink0_data[23] => source0_data[23].DATAIN
sink0_data[24] => source0_data[24].DATAIN
sink0_data[25] => source0_data[25].DATAIN
sink0_data[26] => source0_data[26].DATAIN
sink0_data[27] => source0_data[27].DATAIN
sink0_data[28] => source0_data[28].DATAIN
sink0_data[29] => source0_data[29].DATAIN
sink0_data[30] => source0_data[30].DATAIN
sink0_data[31] => source0_data[31].DATAIN
sink0_data[32] => source0_data[32].DATAIN
sink0_data[33] => source0_data[33].DATAIN
sink0_data[34] => source0_data[34].DATAIN
sink0_data[35] => source0_data[35].DATAIN
sink0_data[36] => source0_data[36].DATAIN
sink0_data[37] => source0_data[37].DATAIN
sink0_data[38] => source0_data[38].DATAIN
sink0_data[39] => source0_data[39].DATAIN
sink0_data[40] => source0_data[40].DATAIN
sink0_data[41] => source0_data[41].DATAIN
sink0_data[42] => source0_data[42].DATAIN
sink0_data[43] => source0_data[43].DATAIN
sink0_data[44] => source0_data[44].DATAIN
sink0_data[45] => source0_data[45].DATAIN
sink0_data[46] => ~NO_FANOUT~
sink0_data[47] => ~NO_FANOUT~
sink0_data[48] => ~NO_FANOUT~
sink0_data[49] => source0_data[49].DATAIN
sink0_data[50] => source0_data[50].DATAIN
sink0_data[51] => source0_data[51].DATAIN
sink0_data[52] => source0_data[52].DATAIN
sink0_data[53] => source0_data[53].DATAIN
sink0_data[54] => source0_data[54].DATAIN
sink0_data[55] => source0_data[55].DATAIN
sink0_data[56] => source0_data[56].DATAIN
sink0_data[57] => source0_data[57].DATAIN
sink0_data[58] => source0_data[58].DATAIN
sink0_data[59] => source0_data[59].DATAIN
sink0_data[60] => source0_data[60].DATAIN
sink0_data[61] => source0_data[61].DATAIN
sink0_channel[0] => source0_channel[0].DATAIN
sink0_channel[1] => source0_channel[1].DATAIN
sink0_channel[2] => source0_channel[2].DATAIN
sink0_channel[3] => source0_channel[3].DATAIN
sink0_channel[4] => source0_channel[4].DATAIN
sink0_channel[5] => source0_channel[5].DATAIN
sink0_channel[6] => source0_channel[6].DATAIN
sink0_channel[7] => source0_channel[7].DATAIN
sink0_channel[8] => source0_channel[8].DATAIN
sink0_channel[9] => source0_channel[9].DATAIN
sink0_channel[10] => source0_channel[10].DATAIN
sink0_channel[11] => source0_channel[11].DATAIN
sink0_channel[12] => source0_channel[12].DATAIN
sink0_startofpacket => source0_startofpacket.DATAIN
sink0_endofpacket => source0_endofpacket.DATAIN
source0_ready => sink0_ready.DATAIN


|main|Proyecto:u1|altera_merlin_burst_adapter:burst_adapter_002
clk => clk.IN1
reset => reset.IN1
sink0_valid => sink0_valid.IN1
sink0_data[0] => sink0_data[0].IN1
sink0_data[1] => sink0_data[1].IN1
sink0_data[2] => sink0_data[2].IN1
sink0_data[3] => sink0_data[3].IN1
sink0_data[4] => sink0_data[4].IN1
sink0_data[5] => sink0_data[5].IN1
sink0_data[6] => sink0_data[6].IN1
sink0_data[7] => sink0_data[7].IN1
sink0_data[8] => sink0_data[8].IN1
sink0_data[9] => sink0_data[9].IN1
sink0_data[10] => sink0_data[10].IN1
sink0_data[11] => sink0_data[11].IN1
sink0_data[12] => sink0_data[12].IN1
sink0_data[13] => sink0_data[13].IN1
sink0_data[14] => sink0_data[14].IN1
sink0_data[15] => sink0_data[15].IN1
sink0_data[16] => sink0_data[16].IN1
sink0_data[17] => sink0_data[17].IN1
sink0_data[18] => sink0_data[18].IN1
sink0_data[19] => sink0_data[19].IN1
sink0_data[20] => sink0_data[20].IN1
sink0_data[21] => sink0_data[21].IN1
sink0_data[22] => sink0_data[22].IN1
sink0_data[23] => sink0_data[23].IN1
sink0_data[24] => sink0_data[24].IN1
sink0_data[25] => sink0_data[25].IN1
sink0_data[26] => sink0_data[26].IN1
sink0_data[27] => sink0_data[27].IN1
sink0_data[28] => sink0_data[28].IN1
sink0_data[29] => sink0_data[29].IN1
sink0_data[30] => sink0_data[30].IN1
sink0_data[31] => sink0_data[31].IN1
sink0_data[32] => sink0_data[32].IN1
sink0_data[33] => sink0_data[33].IN1
sink0_data[34] => sink0_data[34].IN1
sink0_data[35] => sink0_data[35].IN1
sink0_data[36] => sink0_data[36].IN1
sink0_data[37] => sink0_data[37].IN1
sink0_data[38] => sink0_data[38].IN1
sink0_data[39] => sink0_data[39].IN1
sink0_data[40] => sink0_data[40].IN1
sink0_data[41] => sink0_data[41].IN1
sink0_data[42] => sink0_data[42].IN1
sink0_data[43] => sink0_data[43].IN1
sink0_data[44] => sink0_data[44].IN1
sink0_data[45] => sink0_data[45].IN1
sink0_data[46] => sink0_data[46].IN1
sink0_data[47] => sink0_data[47].IN1
sink0_data[48] => sink0_data[48].IN1
sink0_data[49] => sink0_data[49].IN1
sink0_data[50] => sink0_data[50].IN1
sink0_data[51] => sink0_data[51].IN1
sink0_data[52] => sink0_data[52].IN1
sink0_data[53] => sink0_data[53].IN1
sink0_data[54] => sink0_data[54].IN1
sink0_data[55] => sink0_data[55].IN1
sink0_data[56] => sink0_data[56].IN1
sink0_data[57] => sink0_data[57].IN1
sink0_data[58] => sink0_data[58].IN1
sink0_data[59] => sink0_data[59].IN1
sink0_data[60] => sink0_data[60].IN1
sink0_data[61] => sink0_data[61].IN1
sink0_data[62] => sink0_data[62].IN1
sink0_data[63] => sink0_data[63].IN1
sink0_data[64] => sink0_data[64].IN1
sink0_data[65] => sink0_data[65].IN1
sink0_data[66] => sink0_data[66].IN1
sink0_data[67] => sink0_data[67].IN1
sink0_data[68] => sink0_data[68].IN1
sink0_data[69] => sink0_data[69].IN1
sink0_data[70] => sink0_data[70].IN1
sink0_channel[0] => sink0_channel[0].IN1
sink0_channel[1] => sink0_channel[1].IN1
sink0_startofpacket => sink0_startofpacket.IN1
sink0_endofpacket => sink0_endofpacket.IN1
source0_ready => source0_ready.IN1


|main|Proyecto:u1|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba
clk => clk.IN1
reset => reset.IN1
sink0_valid => comb.IN1
sink0_valid => next_state.OUTPUTSELECT
sink0_valid => next_state.OUTPUTSELECT
sink0_valid => next_state.OUTPUTSELECT
sink0_valid => next_state.OUTPUTSELECT
sink0_valid => p1_source0_valid.DATAB
sink0_valid => Selector38.IN3
sink0_valid => always1.IN1
sink0_valid => in_burstwrap.OUTPUTSELECT
sink0_valid => in_burstwrap.OUTPUTSELECT
sink0_valid => in_burstwrap.OUTPUTSELECT
sink0_valid => in_burstwrap.OUTPUTSELECT
sink0_valid => in_burstwrap.OUTPUTSELECT
sink0_valid => in_burstwrap.OUTPUTSELECT
sink0_valid => bytes_remaining.OUTPUTSELECT
sink0_valid => bytes_remaining.OUTPUTSELECT
sink0_valid => bytes_remaining.OUTPUTSELECT
sink0_valid => bytes_remaining.OUTPUTSELECT
sink0_valid => bytes_remaining.OUTPUTSELECT
sink0_valid => bytes_remaining.OUTPUTSELECT
sink0_valid => wrap_boundary_addr.OUTPUTSELECT
sink0_valid => wrap_boundary_addr.OUTPUTSELECT
sink0_valid => wrap_boundary_addr.OUTPUTSELECT
sink0_valid => wrap_boundary_addr.OUTPUTSELECT
sink0_valid => wrap_boundary_addr.OUTPUTSELECT
sink0_valid => wrap_boundary_addr.OUTPUTSELECT
sink0_valid => p1_source0_burstwrap.OUTPUTSELECT
sink0_valid => p1_source0_burstwrap.OUTPUTSELECT
sink0_valid => p1_source0_burstwrap.OUTPUTSELECT
sink0_valid => p1_source0_burstwrap.OUTPUTSELECT
sink0_valid => p1_source0_burstwrap.OUTPUTSELECT
sink0_valid => p1_source0_burstwrap.OUTPUTSELECT
sink0_valid => p1_sink0_addr_reg.OUTPUTSELECT
sink0_valid => p1_sink0_addr_reg.OUTPUTSELECT
sink0_valid => p1_sink0_addr_reg.OUTPUTSELECT
sink0_valid => p1_sink0_addr_reg.OUTPUTSELECT
sink0_valid => p1_sink0_addr_reg.OUTPUTSELECT
sink0_valid => p1_sink0_addr_reg.OUTPUTSELECT
sink0_valid => p1_sink0_addr_reg.OUTPUTSELECT
sink0_valid => p1_sink0_addr_reg.OUTPUTSELECT
sink0_valid => p1_sink0_addr_reg.OUTPUTSELECT
sink0_valid => p1_sink0_addr_reg.OUTPUTSELECT
sink0_valid => p1_sink0_addr_reg.OUTPUTSELECT
sink0_valid => p1_sink0_addr_reg.OUTPUTSELECT
sink0_valid => p1_sink0_addr_reg.OUTPUTSELECT
sink0_valid => p1_sink0_addr_reg.OUTPUTSELECT
sink0_valid => p1_sink0_addr_reg.OUTPUTSELECT
sink0_valid => p1_sink0_addr_reg.OUTPUTSELECT
sink0_valid => p1_sink0_addr_reg.OUTPUTSELECT
sink0_valid => p1_sink0_addr_reg.OUTPUTSELECT
sink0_valid => p1_sink0_addr_reg.OUTPUTSELECT
sink0_valid => p1_sink0_addr_reg.OUTPUTSELECT
sink0_valid => p1_sink0_addr_reg.OUTPUTSELECT
sink0_valid => p1_sink0_addr_reg.OUTPUTSELECT
sink0_valid => p1_sink0_addr_reg.OUTPUTSELECT
sink0_valid => p1_sink0_addr_reg.OUTPUTSELECT
sink0_valid => p1_sink0_addr_reg.OUTPUTSELECT
sink0_valid => p1_sink0_addr_reg.OUTPUTSELECT
sink0_valid => p1_sink0_addr_reg.OUTPUTSELECT
sink0_valid => p1_sink0_addr_reg.OUTPUTSELECT
sink0_valid => p1_sink0_addr_reg.OUTPUTSELECT
sink0_valid => p1_sink0_addr_reg.OUTPUTSELECT
sink0_valid => p1_sink0_addr_reg.OUTPUTSELECT
sink0_valid => p1_sink0_addr_reg.OUTPUTSELECT
sink0_valid => p1_source0_startofpacket.OUTPUTSELECT
sink0_valid => p1_sink0_byte_cnt_reg.OUTPUTSELECT
sink0_valid => p1_sink0_byte_cnt_reg.OUTPUTSELECT
sink0_valid => p1_sink0_byte_cnt_reg.OUTPUTSELECT
sink0_valid => p1_sink0_byte_cnt_reg.OUTPUTSELECT
sink0_valid => p1_sink0_byte_cnt_reg.OUTPUTSELECT
sink0_valid => p1_sink0_byte_cnt_reg.OUTPUTSELECT
sink0_valid => next_state.OUTPUTSELECT
sink0_valid => next_state.OUTPUTSELECT
sink0_valid => next_state.OUTPUTSELECT
sink0_valid => next_state.OUTPUTSELECT
sink0_data[0] => sink0_data_reg[0].DATAIN
sink0_data[1] => sink0_data_reg[1].DATAIN
sink0_data[2] => sink0_data_reg[2].DATAIN
sink0_data[3] => sink0_data_reg[3].DATAIN
sink0_data[4] => sink0_data_reg[4].DATAIN
sink0_data[5] => sink0_data_reg[5].DATAIN
sink0_data[6] => sink0_data_reg[6].DATAIN
sink0_data[7] => sink0_data_reg[7].DATAIN
sink0_data[8] => sink0_data_reg[8].DATAIN
sink0_data[9] => sink0_data_reg[9].DATAIN
sink0_data[10] => sink0_data_reg[10].DATAIN
sink0_data[11] => sink0_data_reg[11].DATAIN
sink0_data[12] => sink0_data_reg[12].DATAIN
sink0_data[13] => sink0_data_reg[13].DATAIN
sink0_data[14] => sink0_data_reg[14].DATAIN
sink0_data[15] => sink0_data_reg[15].DATAIN
sink0_data[16] => sink0_data_reg[16].DATAIN
sink0_data[17] => sink0_data_reg[17].DATAIN
sink0_data[18] => wrap_boundary_addr.DATAA
sink0_data[18] => p1_sink0_addr_reg.DATAA
sink0_data[18] => Selector37.IN3
sink0_data[18] => Selector58.IN3
sink0_data[19] => wrap_boundary_addr.DATAA
sink0_data[19] => p1_sink0_addr_reg.DATAA
sink0_data[19] => Selector36.IN3
sink0_data[19] => Selector57.IN3
sink0_data[20] => wrap_boundary_addr.DATAA
sink0_data[20] => p1_sink0_addr_reg.DATAA
sink0_data[20] => Selector35.IN3
sink0_data[20] => Selector56.IN3
sink0_data[21] => wrap_boundary_addr.DATAA
sink0_data[21] => p1_sink0_addr_reg.DATAA
sink0_data[21] => Selector34.IN3
sink0_data[21] => Selector55.IN3
sink0_data[22] => wrap_boundary_addr.DATAA
sink0_data[22] => p1_sink0_addr_reg.DATAA
sink0_data[22] => Selector33.IN3
sink0_data[22] => Selector54.IN3
sink0_data[23] => wrap_boundary_addr.DATAA
sink0_data[23] => p1_sink0_addr_reg.DATAA
sink0_data[23] => Selector32.IN3
sink0_data[23] => Selector53.IN3
sink0_data[24] => p1_sink0_addr_reg.DATAA
sink0_data[24] => Selector31.IN3
sink0_data[25] => p1_sink0_addr_reg.DATAA
sink0_data[25] => Selector30.IN3
sink0_data[26] => p1_sink0_addr_reg.DATAA
sink0_data[26] => Selector29.IN3
sink0_data[27] => p1_sink0_addr_reg.DATAA
sink0_data[27] => Selector28.IN3
sink0_data[28] => p1_sink0_addr_reg.DATAA
sink0_data[28] => Selector27.IN3
sink0_data[29] => p1_sink0_addr_reg.DATAA
sink0_data[29] => Selector26.IN3
sink0_data[30] => p1_sink0_addr_reg.DATAA
sink0_data[30] => Selector25.IN3
sink0_data[31] => p1_sink0_addr_reg.DATAA
sink0_data[31] => Selector24.IN3
sink0_data[32] => p1_sink0_addr_reg.DATAA
sink0_data[32] => Selector23.IN3
sink0_data[33] => p1_sink0_addr_reg.DATAA
sink0_data[33] => Selector22.IN3
sink0_data[34] => p1_sink0_addr_reg.DATAA
sink0_data[34] => Selector21.IN3
sink0_data[35] => p1_sink0_addr_reg.DATAA
sink0_data[35] => Selector20.IN3
sink0_data[36] => p1_sink0_addr_reg.DATAA
sink0_data[36] => Selector19.IN3
sink0_data[37] => p1_sink0_addr_reg.DATAA
sink0_data[37] => Selector18.IN3
sink0_data[38] => p1_sink0_addr_reg.DATAA
sink0_data[38] => Selector17.IN3
sink0_data[39] => p1_sink0_addr_reg.DATAA
sink0_data[39] => Selector16.IN3
sink0_data[40] => p1_sink0_addr_reg.DATAA
sink0_data[40] => Selector15.IN3
sink0_data[41] => p1_sink0_addr_reg.DATAA
sink0_data[41] => Selector14.IN3
sink0_data[42] => p1_sink0_addr_reg.DATAA
sink0_data[42] => Selector13.IN3
sink0_data[43] => p1_sink0_addr_reg.DATAA
sink0_data[43] => Selector12.IN3
sink0_data[44] => p1_sink0_addr_reg.DATAA
sink0_data[44] => Selector11.IN3
sink0_data[45] => p1_sink0_addr_reg.DATAA
sink0_data[45] => Selector10.IN3
sink0_data[46] => p1_sink0_addr_reg.DATAA
sink0_data[46] => Selector9.IN3
sink0_data[47] => p1_sink0_addr_reg.DATAA
sink0_data[47] => Selector8.IN3
sink0_data[48] => p1_sink0_addr_reg.DATAA
sink0_data[48] => Selector7.IN3
sink0_data[49] => p1_sink0_addr_reg.DATAA
sink0_data[49] => Selector6.IN3
sink0_data[50] => next_state.OUTPUTSELECT
sink0_data[50] => next_state.OUTPUTSELECT
sink0_data[50] => p1_sink0_byte_cnt_reg.OUTPUTSELECT
sink0_data[50] => p1_sink0_byte_cnt_reg.OUTPUTSELECT
sink0_data[50] => p1_sink0_byte_cnt_reg.OUTPUTSELECT
sink0_data[50] => p1_sink0_byte_cnt_reg.OUTPUTSELECT
sink0_data[50] => p1_sink0_byte_cnt_reg.OUTPUTSELECT
sink0_data[50] => p1_sink0_byte_cnt_reg.OUTPUTSELECT
sink0_data[50] => next_state.DATAA
sink0_data[50] => is_uncompressed_read.IN0
sink0_data[50] => sink0_data_reg[50].DATAIN
sink0_data[51] => sink0_data_reg[51].DATAIN
sink0_data[52] => next_state.DATAA
sink0_data[52] => next_state.DATAA
sink0_data[52] => sink0_data_reg[52].DATAIN
sink0_data[53] => is_uncompressed_read.IN1
sink0_data[53] => sink0_data_reg[53].DATAIN
sink0_data[54] => sink0_data_reg[54].DATAIN
sink0_data[55] => p1_sink0_byte_cnt_reg.DATAB
sink0_data[55] => bytes_remaining.DATAA
sink0_data[55] => Selector45.IN3
sink0_data[55] => Selector64.IN3
sink0_data[56] => p1_sink0_byte_cnt_reg.DATAB
sink0_data[56] => bytes_remaining.DATAA
sink0_data[56] => Selector44.IN3
sink0_data[56] => Selector63.IN3
sink0_data[57] => p1_sink0_byte_cnt_reg.DATAB
sink0_data[57] => bytes_remaining.DATAA
sink0_data[57] => Selector43.IN3
sink0_data[57] => Selector62.IN3
sink0_data[58] => p1_sink0_byte_cnt_reg.DATAB
sink0_data[58] => bytes_remaining.DATAA
sink0_data[58] => Selector42.IN3
sink0_data[58] => Selector61.IN3
sink0_data[59] => p1_sink0_byte_cnt_reg.DATAB
sink0_data[59] => bytes_remaining.DATAA
sink0_data[59] => Selector41.IN3
sink0_data[59] => Selector60.IN3
sink0_data[60] => p1_sink0_byte_cnt_reg.DATAB
sink0_data[60] => bytes_remaining.DATAA
sink0_data[60] => Selector40.IN3
sink0_data[60] => Selector59.IN3
sink0_data[61] => ~NO_FANOUT~
sink0_data[62] => ~NO_FANOUT~
sink0_data[63] => ~NO_FANOUT~
sink0_data[64] => ~NO_FANOUT~
sink0_data[65] => ~NO_FANOUT~
sink0_data[66] => ~NO_FANOUT~
sink0_data[67] => sink0_data_reg[67].DATAIN
sink0_data[68] => sink0_data_reg[68].DATAIN
sink0_data[69] => sink0_data_reg[69].DATAIN
sink0_data[70] => sink0_data_reg[70].DATAIN
sink0_channel[0] => sink0_channel_reg[0].DATAIN
sink0_channel[1] => sink0_channel_reg[1].DATAIN
sink0_startofpacket => p1_source0_startofpacket.DATAA
sink0_startofpacket => Selector39.IN2
sink0_endofpacket => d1_sink0_endofpacket.DATAIN
source0_ready => comb.IN1
source0_ready => comb.IN0
source0_ready => sink0_ready.IN1
source0_ready => wrap_boundary_addr.OUTPUTSELECT
source0_ready => wrap_boundary_addr.OUTPUTSELECT
source0_ready => wrap_boundary_addr.OUTPUTSELECT
source0_ready => wrap_boundary_addr.OUTPUTSELECT
source0_ready => wrap_boundary_addr.OUTPUTSELECT
source0_ready => wrap_boundary_addr.OUTPUTSELECT
source0_ready => bytes_remaining.OUTPUTSELECT
source0_ready => bytes_remaining.OUTPUTSELECT
source0_ready => bytes_remaining.OUTPUTSELECT
source0_ready => bytes_remaining.OUTPUTSELECT
source0_ready => bytes_remaining.OUTPUTSELECT
source0_ready => bytes_remaining.OUTPUTSELECT
source0_ready => p1_source0_startofpacket.OUTPUTSELECT
source0_ready => source0_endofpacket.OUTPUTSELECT
source0_ready => always1.IN0


|main|Proyecto:u1|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment
mask[0] => inc.IN0
mask[0] => inc[0].DATAIN
mask[1] => inc.IN0
mask[1] => inc.IN1
mask[2] => inc.IN0
mask[2] => inc.IN1
mask[3] => inc.IN0
mask[3] => inc.IN1
mask[4] => inc.IN0
mask[4] => inc.IN1
mask[5] => inc.IN1


|main|Proyecto:u1|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min
clk => result[0]~reg0.CLK
clk => result[1]~reg0.CLK
clk => result[2]~reg0.CLK
clk => result[3]~reg0.CLK
clk => result[4]~reg0.CLK
clk => result[5]~reg0.CLK
clken => result[5]~reg0.ENA
clken => result[4]~reg0.ENA
clken => result[3]~reg0.ENA
clken => result[2]~reg0.ENA
clken => result[1]~reg0.ENA
clken => result[0]~reg0.ENA
reset => result[0]~reg0.ACLR
reset => result[1]~reg0.ACLR
reset => result[2]~reg0.ACLR
reset => result[3]~reg0.ACLR
reset => result[4]~reg0.ACLR
reset => result[5]~reg0.ACLR
a[0] => a_reg[0].IN3
a[1] => a_reg[1].IN3
a[2] => a_reg[2].IN3
a[3] => a_reg[3].IN3
a[4] => a_reg[4].IN3
a[5] => a_reg[5].IN3
b[0] => b_reg[0].IN3
b[1] => b_reg[1].IN3
b[2] => b_reg[2].IN3
b[3] => b_reg[3].IN3
b[4] => b_reg[4].IN3
b[5] => b_reg[5].IN3
c[0] => c_reg[0].IN3
c[1] => c_reg[1].IN3
c[2] => c_reg[2].IN3
c[3] => c_reg[3].IN3
c[4] => c_reg[4].IN3
c[5] => c_reg[5].IN3
c_enable => Decoder0.IN3
c_enable => comb.IN1
d[0] => d_reg[0].IN3
d[1] => d_reg[1].IN3
d[2] => d_reg[2].IN3
d[3] => d_reg[3].IN3
d[4] => d_reg[4].IN3
d[5] => d_reg[5].IN3


|main|Proyecto:u1|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
b[0] => _.IN1
b[1] => _.IN1
b[2] => _.IN1
b[3] => _.IN1
b[4] => _.IN1
b[5] => _.IN1
b[6] => _.IN1


|main|Proyecto:u1|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract
cin => sum.IN1
cin => carry.IN0
cin => carry.IN0
a[0] => sum.IN0
a[0] => carry.IN0
a[0] => carry.IN1
a[1] => sum.IN0
a[1] => carry.IN0
a[1] => carry.IN1
a[2] => sum.IN0
a[2] => carry.IN0
a[2] => carry.IN1
a[3] => sum.IN0
a[3] => carry.IN0
a[3] => carry.IN1
a[4] => sum.IN0
a[4] => carry.IN0
a[4] => carry.IN1
a[5] => sum.IN0
a[5] => carry.IN0
a[5] => carry.IN1
a[6] => sum.IN0
b[0] => sum.IN1
b[0] => carry.IN1
b[0] => carry.IN1
b[1] => sum.IN1
b[1] => carry.IN1
b[1] => carry.IN1
b[2] => sum.IN1
b[2] => carry.IN1
b[2] => carry.IN1
b[3] => sum.IN1
b[3] => carry.IN1
b[3] => carry.IN1
b[4] => sum.IN1
b[4] => carry.IN1
b[4] => carry.IN1
b[5] => sum.IN1
b[5] => carry.IN1
b[5] => carry.IN1
b[6] => sum.IN1


|main|Proyecto:u1|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
b[0] => _.IN1
b[1] => _.IN1
b[2] => _.IN1
b[3] => _.IN1
b[4] => _.IN1
b[5] => _.IN1
b[6] => _.IN1


|main|Proyecto:u1|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract
cin => sum.IN1
cin => carry.IN0
cin => carry.IN0
a[0] => sum.IN0
a[0] => carry.IN0
a[0] => carry.IN1
a[1] => sum.IN0
a[1] => carry.IN0
a[1] => carry.IN1
a[2] => sum.IN0
a[2] => carry.IN0
a[2] => carry.IN1
a[3] => sum.IN0
a[3] => carry.IN0
a[3] => carry.IN1
a[4] => sum.IN0
a[4] => carry.IN0
a[4] => carry.IN1
a[5] => sum.IN0
a[5] => carry.IN0
a[5] => carry.IN1
a[6] => sum.IN0
b[0] => sum.IN1
b[0] => carry.IN1
b[0] => carry.IN1
b[1] => sum.IN1
b[1] => carry.IN1
b[1] => carry.IN1
b[2] => sum.IN1
b[2] => carry.IN1
b[2] => carry.IN1
b[3] => sum.IN1
b[3] => carry.IN1
b[3] => carry.IN1
b[4] => sum.IN1
b[4] => carry.IN1
b[4] => carry.IN1
b[5] => sum.IN1
b[5] => carry.IN1
b[5] => carry.IN1
b[6] => sum.IN1


|main|Proyecto:u1|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
b[0] => _.IN1
b[1] => _.IN1
b[2] => _.IN1
b[3] => _.IN1
b[4] => _.IN1
b[5] => _.IN1
b[6] => _.IN1


|main|Proyecto:u1|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract
cin => sum.IN1
cin => carry.IN0
cin => carry.IN0
a[0] => sum.IN0
a[0] => carry.IN0
a[0] => carry.IN1
a[1] => sum.IN0
a[1] => carry.IN0
a[1] => carry.IN1
a[2] => sum.IN0
a[2] => carry.IN0
a[2] => carry.IN1
a[3] => sum.IN0
a[3] => carry.IN0
a[3] => carry.IN1
a[4] => sum.IN0
a[4] => carry.IN0
a[4] => carry.IN1
a[5] => sum.IN0
a[5] => carry.IN0
a[5] => carry.IN1
a[6] => sum.IN0
b[0] => sum.IN1
b[0] => carry.IN1
b[0] => carry.IN1
b[1] => sum.IN1
b[1] => carry.IN1
b[1] => carry.IN1
b[2] => sum.IN1
b[2] => carry.IN1
b[2] => carry.IN1
b[3] => sum.IN1
b[3] => carry.IN1
b[3] => carry.IN1
b[4] => sum.IN1
b[4] => carry.IN1
b[4] => carry.IN1
b[5] => sum.IN1
b[5] => carry.IN1
b[5] => carry.IN1
b[6] => sum.IN1


|main|Proyecto:u1|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
b[0] => _.IN1
b[1] => _.IN1
b[2] => _.IN1
b[3] => _.IN1
b[4] => _.IN1
b[5] => _.IN1
b[6] => _.IN1


|main|Proyecto:u1|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract
cin => sum.IN1
cin => carry.IN0
cin => carry.IN0
a[0] => sum.IN0
a[0] => carry.IN0
a[0] => carry.IN1
a[1] => sum.IN0
a[1] => carry.IN0
a[1] => carry.IN1
a[2] => sum.IN0
a[2] => carry.IN0
a[2] => carry.IN1
a[3] => sum.IN0
a[3] => carry.IN0
a[3] => carry.IN1
a[4] => sum.IN0
a[4] => carry.IN0
a[4] => carry.IN1
a[5] => sum.IN0
a[5] => carry.IN0
a[5] => carry.IN1
a[6] => sum.IN0
b[0] => sum.IN1
b[0] => carry.IN1
b[0] => carry.IN1
b[1] => sum.IN1
b[1] => carry.IN1
b[1] => carry.IN1
b[2] => sum.IN1
b[2] => carry.IN1
b[2] => carry.IN1
b[3] => sum.IN1
b[3] => carry.IN1
b[3] => carry.IN1
b[4] => sum.IN1
b[4] => carry.IN1
b[4] => carry.IN1
b[5] => sum.IN1
b[5] => carry.IN1
b[5] => carry.IN1
b[6] => sum.IN1


|main|Proyecto:u1|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
b[0] => _.IN1
b[1] => _.IN1
b[2] => _.IN1
b[3] => _.IN1
b[4] => _.IN1
b[5] => _.IN1
b[6] => _.IN1


|main|Proyecto:u1|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract
cin => sum.IN1
cin => carry.IN0
cin => carry.IN0
a[0] => sum.IN0
a[0] => carry.IN0
a[0] => carry.IN1
a[1] => sum.IN0
a[1] => carry.IN0
a[1] => carry.IN1
a[2] => sum.IN0
a[2] => carry.IN0
a[2] => carry.IN1
a[3] => sum.IN0
a[3] => carry.IN0
a[3] => carry.IN1
a[4] => sum.IN0
a[4] => carry.IN0
a[4] => carry.IN1
a[5] => sum.IN0
a[5] => carry.IN0
a[5] => carry.IN1
a[6] => sum.IN0
b[0] => sum.IN1
b[0] => carry.IN1
b[0] => carry.IN1
b[1] => sum.IN1
b[1] => carry.IN1
b[1] => carry.IN1
b[2] => sum.IN1
b[2] => carry.IN1
b[2] => carry.IN1
b[3] => sum.IN1
b[3] => carry.IN1
b[3] => carry.IN1
b[4] => sum.IN1
b[4] => carry.IN1
b[4] => carry.IN1
b[5] => sum.IN1
b[5] => carry.IN1
b[5] => carry.IN1
b[6] => sum.IN1


|main|Proyecto:u1|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
b[0] => _.IN1
b[1] => _.IN1
b[2] => _.IN1
b[3] => _.IN1
b[4] => _.IN1
b[5] => _.IN1
b[6] => _.IN1


|main|Proyecto:u1|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract
cin => sum.IN1
cin => carry.IN0
cin => carry.IN0
a[0] => sum.IN0
a[0] => carry.IN0
a[0] => carry.IN1
a[1] => sum.IN0
a[1] => carry.IN0
a[1] => carry.IN1
a[2] => sum.IN0
a[2] => carry.IN0
a[2] => carry.IN1
a[3] => sum.IN0
a[3] => carry.IN0
a[3] => carry.IN1
a[4] => sum.IN0
a[4] => carry.IN0
a[4] => carry.IN1
a[5] => sum.IN0
a[5] => carry.IN0
a[5] => carry.IN1
a[6] => sum.IN0
b[0] => sum.IN1
b[0] => carry.IN1
b[0] => carry.IN1
b[1] => sum.IN1
b[1] => carry.IN1
b[1] => carry.IN1
b[2] => sum.IN1
b[2] => carry.IN1
b[2] => carry.IN1
b[3] => sum.IN1
b[3] => carry.IN1
b[3] => carry.IN1
b[4] => sum.IN1
b[4] => carry.IN1
b[4] => carry.IN1
b[5] => sum.IN1
b[5] => carry.IN1
b[5] => carry.IN1
b[6] => sum.IN1


|main|Proyecto:u1|altera_reset_controller:rst_controller
reset_in0 => merged_reset.IN0
reset_in1 => merged_reset.IN1
reset_in2 => merged_reset.IN1
reset_in3 => merged_reset.IN1
reset_in4 => merged_reset.IN1
reset_in5 => merged_reset.IN1
reset_in6 => merged_reset.IN1
reset_in7 => merged_reset.IN1
reset_in8 => merged_reset.IN1
reset_in9 => merged_reset.IN1
reset_in10 => merged_reset.IN1
reset_in11 => merged_reset.IN1
reset_in12 => merged_reset.IN1
reset_in13 => merged_reset.IN1
reset_in14 => merged_reset.IN1
reset_in15 => merged_reset.IN1
clk => clk.IN1


|main|Proyecto:u1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
reset_in => altera_reset_synchronizer_int_chain_out.PRESET
reset_in => altera_reset_synchronizer_int_chain[0].PRESET
reset_in => altera_reset_synchronizer_int_chain[1].PRESET
clk => altera_reset_synchronizer_int_chain_out.CLK
clk => altera_reset_synchronizer_int_chain[0].CLK
clk => altera_reset_synchronizer_int_chain[1].CLK


|main|Proyecto:u1|altera_reset_controller:rst_controller_001
reset_in0 => merged_reset.IN0
reset_in1 => merged_reset.IN1
reset_in2 => merged_reset.IN1
reset_in3 => merged_reset.IN1
reset_in4 => merged_reset.IN1
reset_in5 => merged_reset.IN1
reset_in6 => merged_reset.IN1
reset_in7 => merged_reset.IN1
reset_in8 => merged_reset.IN1
reset_in9 => merged_reset.IN1
reset_in10 => merged_reset.IN1
reset_in11 => merged_reset.IN1
reset_in12 => merged_reset.IN1
reset_in13 => merged_reset.IN1
reset_in14 => merged_reset.IN1
reset_in15 => merged_reset.IN1
clk => clk.IN1


|main|Proyecto:u1|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
reset_in => altera_reset_synchronizer_int_chain_out.PRESET
reset_in => altera_reset_synchronizer_int_chain[0].PRESET
reset_in => altera_reset_synchronizer_int_chain[1].PRESET
clk => altera_reset_synchronizer_int_chain_out.CLK
clk => altera_reset_synchronizer_int_chain[0].CLK
clk => altera_reset_synchronizer_int_chain[1].CLK


|main|Proyecto:u1|altera_reset_controller:rst_controller_002
reset_in0 => merged_reset.IN0
reset_in1 => merged_reset.IN1
reset_in2 => merged_reset.IN1
reset_in3 => merged_reset.IN1
reset_in4 => merged_reset.IN1
reset_in5 => merged_reset.IN1
reset_in6 => merged_reset.IN1
reset_in7 => merged_reset.IN1
reset_in8 => merged_reset.IN1
reset_in9 => merged_reset.IN1
reset_in10 => merged_reset.IN1
reset_in11 => merged_reset.IN1
reset_in12 => merged_reset.IN1
reset_in13 => merged_reset.IN1
reset_in14 => merged_reset.IN1
reset_in15 => merged_reset.IN1
clk => clk.IN1


|main|Proyecto:u1|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1
reset_in => altera_reset_synchronizer_int_chain_out.PRESET
reset_in => altera_reset_synchronizer_int_chain[0].PRESET
reset_in => altera_reset_synchronizer_int_chain[1].PRESET
clk => altera_reset_synchronizer_int_chain_out.CLK
clk => altera_reset_synchronizer_int_chain[0].CLK
clk => altera_reset_synchronizer_int_chain[1].CLK


|main|Proyecto:u1|Proyecto_cmd_xbar_demux:cmd_xbar_demux
sink_valid[0] => src0_valid.IN0
sink_valid[1] => src1_valid.IN0
sink_valid[2] => ~NO_FANOUT~
sink_valid[3] => ~NO_FANOUT~
sink_valid[4] => ~NO_FANOUT~
sink_valid[5] => ~NO_FANOUT~
sink_valid[6] => ~NO_FANOUT~
sink_valid[7] => ~NO_FANOUT~
sink_valid[8] => ~NO_FANOUT~
sink_valid[9] => ~NO_FANOUT~
sink_valid[10] => ~NO_FANOUT~
sink_valid[11] => ~NO_FANOUT~
sink_valid[12] => ~NO_FANOUT~
sink_data[0] => src1_data[0].DATAIN
sink_data[0] => src0_data[0].DATAIN
sink_data[1] => src1_data[1].DATAIN
sink_data[1] => src0_data[1].DATAIN
sink_data[2] => src1_data[2].DATAIN
sink_data[2] => src0_data[2].DATAIN
sink_data[3] => src1_data[3].DATAIN
sink_data[3] => src0_data[3].DATAIN
sink_data[4] => src1_data[4].DATAIN
sink_data[4] => src0_data[4].DATAIN
sink_data[5] => src1_data[5].DATAIN
sink_data[5] => src0_data[5].DATAIN
sink_data[6] => src1_data[6].DATAIN
sink_data[6] => src0_data[6].DATAIN
sink_data[7] => src1_data[7].DATAIN
sink_data[7] => src0_data[7].DATAIN
sink_data[8] => src1_data[8].DATAIN
sink_data[8] => src0_data[8].DATAIN
sink_data[9] => src1_data[9].DATAIN
sink_data[9] => src0_data[9].DATAIN
sink_data[10] => src1_data[10].DATAIN
sink_data[10] => src0_data[10].DATAIN
sink_data[11] => src1_data[11].DATAIN
sink_data[11] => src0_data[11].DATAIN
sink_data[12] => src1_data[12].DATAIN
sink_data[12] => src0_data[12].DATAIN
sink_data[13] => src1_data[13].DATAIN
sink_data[13] => src0_data[13].DATAIN
sink_data[14] => src1_data[14].DATAIN
sink_data[14] => src0_data[14].DATAIN
sink_data[15] => src1_data[15].DATAIN
sink_data[15] => src0_data[15].DATAIN
sink_data[16] => src1_data[16].DATAIN
sink_data[16] => src0_data[16].DATAIN
sink_data[17] => src1_data[17].DATAIN
sink_data[17] => src0_data[17].DATAIN
sink_data[18] => src1_data[18].DATAIN
sink_data[18] => src0_data[18].DATAIN
sink_data[19] => src1_data[19].DATAIN
sink_data[19] => src0_data[19].DATAIN
sink_data[20] => src1_data[20].DATAIN
sink_data[20] => src0_data[20].DATAIN
sink_data[21] => src1_data[21].DATAIN
sink_data[21] => src0_data[21].DATAIN
sink_data[22] => src1_data[22].DATAIN
sink_data[22] => src0_data[22].DATAIN
sink_data[23] => src1_data[23].DATAIN
sink_data[23] => src0_data[23].DATAIN
sink_data[24] => src1_data[24].DATAIN
sink_data[24] => src0_data[24].DATAIN
sink_data[25] => src1_data[25].DATAIN
sink_data[25] => src0_data[25].DATAIN
sink_data[26] => src1_data[26].DATAIN
sink_data[26] => src0_data[26].DATAIN
sink_data[27] => src1_data[27].DATAIN
sink_data[27] => src0_data[27].DATAIN
sink_data[28] => src1_data[28].DATAIN
sink_data[28] => src0_data[28].DATAIN
sink_data[29] => src1_data[29].DATAIN
sink_data[29] => src0_data[29].DATAIN
sink_data[30] => src1_data[30].DATAIN
sink_data[30] => src0_data[30].DATAIN
sink_data[31] => src1_data[31].DATAIN
sink_data[31] => src0_data[31].DATAIN
sink_data[32] => src1_data[32].DATAIN
sink_data[32] => src0_data[32].DATAIN
sink_data[33] => src1_data[33].DATAIN
sink_data[33] => src0_data[33].DATAIN
sink_data[34] => src1_data[34].DATAIN
sink_data[34] => src0_data[34].DATAIN
sink_data[35] => src1_data[35].DATAIN
sink_data[35] => src0_data[35].DATAIN
sink_data[36] => src1_data[36].DATAIN
sink_data[36] => src0_data[36].DATAIN
sink_data[37] => src1_data[37].DATAIN
sink_data[37] => src0_data[37].DATAIN
sink_data[38] => src1_data[38].DATAIN
sink_data[38] => src0_data[38].DATAIN
sink_data[39] => src1_data[39].DATAIN
sink_data[39] => src0_data[39].DATAIN
sink_data[40] => src1_data[40].DATAIN
sink_data[40] => src0_data[40].DATAIN
sink_data[41] => src1_data[41].DATAIN
sink_data[41] => src0_data[41].DATAIN
sink_data[42] => src1_data[42].DATAIN
sink_data[42] => src0_data[42].DATAIN
sink_data[43] => src1_data[43].DATAIN
sink_data[43] => src0_data[43].DATAIN
sink_data[44] => src1_data[44].DATAIN
sink_data[44] => src0_data[44].DATAIN
sink_data[45] => src1_data[45].DATAIN
sink_data[45] => src0_data[45].DATAIN
sink_data[46] => src1_data[46].DATAIN
sink_data[46] => src0_data[46].DATAIN
sink_data[47] => src1_data[47].DATAIN
sink_data[47] => src0_data[47].DATAIN
sink_data[48] => src1_data[48].DATAIN
sink_data[48] => src0_data[48].DATAIN
sink_data[49] => src1_data[49].DATAIN
sink_data[49] => src0_data[49].DATAIN
sink_data[50] => src1_data[50].DATAIN
sink_data[50] => src0_data[50].DATAIN
sink_data[51] => src1_data[51].DATAIN
sink_data[51] => src0_data[51].DATAIN
sink_data[52] => src1_data[52].DATAIN
sink_data[52] => src0_data[52].DATAIN
sink_data[53] => src1_data[53].DATAIN
sink_data[53] => src0_data[53].DATAIN
sink_data[54] => src1_data[54].DATAIN
sink_data[54] => src0_data[54].DATAIN
sink_data[55] => src1_data[55].DATAIN
sink_data[55] => src0_data[55].DATAIN
sink_data[56] => src1_data[56].DATAIN
sink_data[56] => src0_data[56].DATAIN
sink_data[57] => src1_data[57].DATAIN
sink_data[57] => src0_data[57].DATAIN
sink_data[58] => src1_data[58].DATAIN
sink_data[58] => src0_data[58].DATAIN
sink_data[59] => src1_data[59].DATAIN
sink_data[59] => src0_data[59].DATAIN
sink_data[60] => src1_data[60].DATAIN
sink_data[60] => src0_data[60].DATAIN
sink_data[61] => src1_data[61].DATAIN
sink_data[61] => src0_data[61].DATAIN
sink_data[62] => src1_data[62].DATAIN
sink_data[62] => src0_data[62].DATAIN
sink_data[63] => src1_data[63].DATAIN
sink_data[63] => src0_data[63].DATAIN
sink_data[64] => src1_data[64].DATAIN
sink_data[64] => src0_data[64].DATAIN
sink_data[65] => src1_data[65].DATAIN
sink_data[65] => src0_data[65].DATAIN
sink_data[66] => src1_data[66].DATAIN
sink_data[66] => src0_data[66].DATAIN
sink_data[67] => src1_data[67].DATAIN
sink_data[67] => src0_data[67].DATAIN
sink_data[68] => src1_data[68].DATAIN
sink_data[68] => src0_data[68].DATAIN
sink_data[69] => src1_data[69].DATAIN
sink_data[69] => src0_data[69].DATAIN
sink_data[70] => src1_data[70].DATAIN
sink_data[70] => src0_data[70].DATAIN
sink_data[71] => src1_data[71].DATAIN
sink_data[71] => src0_data[71].DATAIN
sink_data[72] => src1_data[72].DATAIN
sink_data[72] => src0_data[72].DATAIN
sink_data[73] => src1_data[73].DATAIN
sink_data[73] => src0_data[73].DATAIN
sink_data[74] => src1_data[74].DATAIN
sink_data[74] => src0_data[74].DATAIN
sink_data[75] => src1_data[75].DATAIN
sink_data[75] => src0_data[75].DATAIN
sink_data[76] => src1_data[76].DATAIN
sink_data[76] => src0_data[76].DATAIN
sink_data[77] => src1_data[77].DATAIN
sink_data[77] => src0_data[77].DATAIN
sink_data[78] => src1_data[78].DATAIN
sink_data[78] => src0_data[78].DATAIN
sink_data[79] => src1_data[79].DATAIN
sink_data[79] => src0_data[79].DATAIN
sink_data[80] => src1_data[80].DATAIN
sink_data[80] => src0_data[80].DATAIN
sink_data[81] => src1_data[81].DATAIN
sink_data[81] => src0_data[81].DATAIN
sink_data[82] => src1_data[82].DATAIN
sink_data[82] => src0_data[82].DATAIN
sink_data[83] => src1_data[83].DATAIN
sink_data[83] => src0_data[83].DATAIN
sink_data[84] => src1_data[84].DATAIN
sink_data[84] => src0_data[84].DATAIN
sink_data[85] => src1_data[85].DATAIN
sink_data[85] => src0_data[85].DATAIN
sink_data[86] => src1_data[86].DATAIN
sink_data[86] => src0_data[86].DATAIN
sink_data[87] => src1_data[87].DATAIN
sink_data[87] => src0_data[87].DATAIN
sink_data[88] => src1_data[88].DATAIN
sink_data[88] => src0_data[88].DATAIN
sink_channel[0] => src0_valid.IN1
sink_channel[0] => sink_ready.IN0
sink_channel[1] => src1_valid.IN1
sink_channel[1] => sink_ready.IN0
sink_channel[2] => src1_channel[0].DATAIN
sink_channel[2] => src0_channel[0].DATAIN
sink_channel[3] => src1_channel[1].DATAIN
sink_channel[3] => src0_channel[1].DATAIN
sink_channel[4] => src1_channel[2].DATAIN
sink_channel[4] => src0_channel[2].DATAIN
sink_channel[5] => src1_channel[3].DATAIN
sink_channel[5] => src0_channel[3].DATAIN
sink_channel[6] => src1_channel[4].DATAIN
sink_channel[6] => src0_channel[4].DATAIN
sink_channel[7] => src1_channel[5].DATAIN
sink_channel[7] => src0_channel[5].DATAIN
sink_channel[8] => src1_channel[6].DATAIN
sink_channel[8] => src0_channel[6].DATAIN
sink_channel[9] => src1_channel[7].DATAIN
sink_channel[9] => src0_channel[7].DATAIN
sink_channel[10] => src1_channel[8].DATAIN
sink_channel[10] => src0_channel[8].DATAIN
sink_channel[11] => src1_channel[9].DATAIN
sink_channel[11] => src0_channel[9].DATAIN
sink_channel[12] => src1_channel[10].DATAIN
sink_channel[12] => src0_channel[10].DATAIN
sink_startofpacket => src1_startofpacket.DATAIN
sink_startofpacket => src0_startofpacket.DATAIN
sink_endofpacket => src1_endofpacket.DATAIN
sink_endofpacket => src0_endofpacket.DATAIN
src0_ready => sink_ready.IN1
src1_ready => sink_ready.IN1
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~


|main|Proyecto:u1|Proyecto_cmd_xbar_demux_001:cmd_xbar_demux_001
sink_valid[0] => src0_valid.IN0
sink_valid[1] => src1_valid.IN0
sink_valid[2] => src2_valid.IN0
sink_valid[3] => src3_valid.IN0
sink_valid[4] => src4_valid.IN0
sink_valid[5] => src5_valid.IN0
sink_valid[6] => src6_valid.IN0
sink_valid[7] => src7_valid.IN0
sink_valid[8] => src8_valid.IN0
sink_valid[9] => src9_valid.IN0
sink_valid[10] => src10_valid.IN0
sink_valid[11] => src11_valid.IN0
sink_valid[12] => src12_valid.IN0
sink_data[0] => src12_data[0].DATAIN
sink_data[0] => src0_data[0].DATAIN
sink_data[0] => src1_data[0].DATAIN
sink_data[0] => src2_data[0].DATAIN
sink_data[0] => src3_data[0].DATAIN
sink_data[0] => src4_data[0].DATAIN
sink_data[0] => src5_data[0].DATAIN
sink_data[0] => src6_data[0].DATAIN
sink_data[0] => src7_data[0].DATAIN
sink_data[0] => src8_data[0].DATAIN
sink_data[0] => src9_data[0].DATAIN
sink_data[0] => src10_data[0].DATAIN
sink_data[0] => src11_data[0].DATAIN
sink_data[1] => src12_data[1].DATAIN
sink_data[1] => src0_data[1].DATAIN
sink_data[1] => src1_data[1].DATAIN
sink_data[1] => src2_data[1].DATAIN
sink_data[1] => src3_data[1].DATAIN
sink_data[1] => src4_data[1].DATAIN
sink_data[1] => src5_data[1].DATAIN
sink_data[1] => src6_data[1].DATAIN
sink_data[1] => src7_data[1].DATAIN
sink_data[1] => src8_data[1].DATAIN
sink_data[1] => src9_data[1].DATAIN
sink_data[1] => src10_data[1].DATAIN
sink_data[1] => src11_data[1].DATAIN
sink_data[2] => src12_data[2].DATAIN
sink_data[2] => src0_data[2].DATAIN
sink_data[2] => src1_data[2].DATAIN
sink_data[2] => src2_data[2].DATAIN
sink_data[2] => src3_data[2].DATAIN
sink_data[2] => src4_data[2].DATAIN
sink_data[2] => src5_data[2].DATAIN
sink_data[2] => src6_data[2].DATAIN
sink_data[2] => src7_data[2].DATAIN
sink_data[2] => src8_data[2].DATAIN
sink_data[2] => src9_data[2].DATAIN
sink_data[2] => src10_data[2].DATAIN
sink_data[2] => src11_data[2].DATAIN
sink_data[3] => src12_data[3].DATAIN
sink_data[3] => src0_data[3].DATAIN
sink_data[3] => src1_data[3].DATAIN
sink_data[3] => src2_data[3].DATAIN
sink_data[3] => src3_data[3].DATAIN
sink_data[3] => src4_data[3].DATAIN
sink_data[3] => src5_data[3].DATAIN
sink_data[3] => src6_data[3].DATAIN
sink_data[3] => src7_data[3].DATAIN
sink_data[3] => src8_data[3].DATAIN
sink_data[3] => src9_data[3].DATAIN
sink_data[3] => src10_data[3].DATAIN
sink_data[3] => src11_data[3].DATAIN
sink_data[4] => src12_data[4].DATAIN
sink_data[4] => src0_data[4].DATAIN
sink_data[4] => src1_data[4].DATAIN
sink_data[4] => src2_data[4].DATAIN
sink_data[4] => src3_data[4].DATAIN
sink_data[4] => src4_data[4].DATAIN
sink_data[4] => src5_data[4].DATAIN
sink_data[4] => src6_data[4].DATAIN
sink_data[4] => src7_data[4].DATAIN
sink_data[4] => src8_data[4].DATAIN
sink_data[4] => src9_data[4].DATAIN
sink_data[4] => src10_data[4].DATAIN
sink_data[4] => src11_data[4].DATAIN
sink_data[5] => src12_data[5].DATAIN
sink_data[5] => src0_data[5].DATAIN
sink_data[5] => src1_data[5].DATAIN
sink_data[5] => src2_data[5].DATAIN
sink_data[5] => src3_data[5].DATAIN
sink_data[5] => src4_data[5].DATAIN
sink_data[5] => src5_data[5].DATAIN
sink_data[5] => src6_data[5].DATAIN
sink_data[5] => src7_data[5].DATAIN
sink_data[5] => src8_data[5].DATAIN
sink_data[5] => src9_data[5].DATAIN
sink_data[5] => src10_data[5].DATAIN
sink_data[5] => src11_data[5].DATAIN
sink_data[6] => src12_data[6].DATAIN
sink_data[6] => src0_data[6].DATAIN
sink_data[6] => src1_data[6].DATAIN
sink_data[6] => src2_data[6].DATAIN
sink_data[6] => src3_data[6].DATAIN
sink_data[6] => src4_data[6].DATAIN
sink_data[6] => src5_data[6].DATAIN
sink_data[6] => src6_data[6].DATAIN
sink_data[6] => src7_data[6].DATAIN
sink_data[6] => src8_data[6].DATAIN
sink_data[6] => src9_data[6].DATAIN
sink_data[6] => src10_data[6].DATAIN
sink_data[6] => src11_data[6].DATAIN
sink_data[7] => src12_data[7].DATAIN
sink_data[7] => src0_data[7].DATAIN
sink_data[7] => src1_data[7].DATAIN
sink_data[7] => src2_data[7].DATAIN
sink_data[7] => src3_data[7].DATAIN
sink_data[7] => src4_data[7].DATAIN
sink_data[7] => src5_data[7].DATAIN
sink_data[7] => src6_data[7].DATAIN
sink_data[7] => src7_data[7].DATAIN
sink_data[7] => src8_data[7].DATAIN
sink_data[7] => src9_data[7].DATAIN
sink_data[7] => src10_data[7].DATAIN
sink_data[7] => src11_data[7].DATAIN
sink_data[8] => src12_data[8].DATAIN
sink_data[8] => src0_data[8].DATAIN
sink_data[8] => src1_data[8].DATAIN
sink_data[8] => src2_data[8].DATAIN
sink_data[8] => src3_data[8].DATAIN
sink_data[8] => src4_data[8].DATAIN
sink_data[8] => src5_data[8].DATAIN
sink_data[8] => src6_data[8].DATAIN
sink_data[8] => src7_data[8].DATAIN
sink_data[8] => src8_data[8].DATAIN
sink_data[8] => src9_data[8].DATAIN
sink_data[8] => src10_data[8].DATAIN
sink_data[8] => src11_data[8].DATAIN
sink_data[9] => src12_data[9].DATAIN
sink_data[9] => src0_data[9].DATAIN
sink_data[9] => src1_data[9].DATAIN
sink_data[9] => src2_data[9].DATAIN
sink_data[9] => src3_data[9].DATAIN
sink_data[9] => src4_data[9].DATAIN
sink_data[9] => src5_data[9].DATAIN
sink_data[9] => src6_data[9].DATAIN
sink_data[9] => src7_data[9].DATAIN
sink_data[9] => src8_data[9].DATAIN
sink_data[9] => src9_data[9].DATAIN
sink_data[9] => src10_data[9].DATAIN
sink_data[9] => src11_data[9].DATAIN
sink_data[10] => src12_data[10].DATAIN
sink_data[10] => src0_data[10].DATAIN
sink_data[10] => src1_data[10].DATAIN
sink_data[10] => src2_data[10].DATAIN
sink_data[10] => src3_data[10].DATAIN
sink_data[10] => src4_data[10].DATAIN
sink_data[10] => src5_data[10].DATAIN
sink_data[10] => src6_data[10].DATAIN
sink_data[10] => src7_data[10].DATAIN
sink_data[10] => src8_data[10].DATAIN
sink_data[10] => src9_data[10].DATAIN
sink_data[10] => src10_data[10].DATAIN
sink_data[10] => src11_data[10].DATAIN
sink_data[11] => src12_data[11].DATAIN
sink_data[11] => src0_data[11].DATAIN
sink_data[11] => src1_data[11].DATAIN
sink_data[11] => src2_data[11].DATAIN
sink_data[11] => src3_data[11].DATAIN
sink_data[11] => src4_data[11].DATAIN
sink_data[11] => src5_data[11].DATAIN
sink_data[11] => src6_data[11].DATAIN
sink_data[11] => src7_data[11].DATAIN
sink_data[11] => src8_data[11].DATAIN
sink_data[11] => src9_data[11].DATAIN
sink_data[11] => src10_data[11].DATAIN
sink_data[11] => src11_data[11].DATAIN
sink_data[12] => src12_data[12].DATAIN
sink_data[12] => src0_data[12].DATAIN
sink_data[12] => src1_data[12].DATAIN
sink_data[12] => src2_data[12].DATAIN
sink_data[12] => src3_data[12].DATAIN
sink_data[12] => src4_data[12].DATAIN
sink_data[12] => src5_data[12].DATAIN
sink_data[12] => src6_data[12].DATAIN
sink_data[12] => src7_data[12].DATAIN
sink_data[12] => src8_data[12].DATAIN
sink_data[12] => src9_data[12].DATAIN
sink_data[12] => src10_data[12].DATAIN
sink_data[12] => src11_data[12].DATAIN
sink_data[13] => src12_data[13].DATAIN
sink_data[13] => src0_data[13].DATAIN
sink_data[13] => src1_data[13].DATAIN
sink_data[13] => src2_data[13].DATAIN
sink_data[13] => src3_data[13].DATAIN
sink_data[13] => src4_data[13].DATAIN
sink_data[13] => src5_data[13].DATAIN
sink_data[13] => src6_data[13].DATAIN
sink_data[13] => src7_data[13].DATAIN
sink_data[13] => src8_data[13].DATAIN
sink_data[13] => src9_data[13].DATAIN
sink_data[13] => src10_data[13].DATAIN
sink_data[13] => src11_data[13].DATAIN
sink_data[14] => src12_data[14].DATAIN
sink_data[14] => src0_data[14].DATAIN
sink_data[14] => src1_data[14].DATAIN
sink_data[14] => src2_data[14].DATAIN
sink_data[14] => src3_data[14].DATAIN
sink_data[14] => src4_data[14].DATAIN
sink_data[14] => src5_data[14].DATAIN
sink_data[14] => src6_data[14].DATAIN
sink_data[14] => src7_data[14].DATAIN
sink_data[14] => src8_data[14].DATAIN
sink_data[14] => src9_data[14].DATAIN
sink_data[14] => src10_data[14].DATAIN
sink_data[14] => src11_data[14].DATAIN
sink_data[15] => src12_data[15].DATAIN
sink_data[15] => src0_data[15].DATAIN
sink_data[15] => src1_data[15].DATAIN
sink_data[15] => src2_data[15].DATAIN
sink_data[15] => src3_data[15].DATAIN
sink_data[15] => src4_data[15].DATAIN
sink_data[15] => src5_data[15].DATAIN
sink_data[15] => src6_data[15].DATAIN
sink_data[15] => src7_data[15].DATAIN
sink_data[15] => src8_data[15].DATAIN
sink_data[15] => src9_data[15].DATAIN
sink_data[15] => src10_data[15].DATAIN
sink_data[15] => src11_data[15].DATAIN
sink_data[16] => src12_data[16].DATAIN
sink_data[16] => src0_data[16].DATAIN
sink_data[16] => src1_data[16].DATAIN
sink_data[16] => src2_data[16].DATAIN
sink_data[16] => src3_data[16].DATAIN
sink_data[16] => src4_data[16].DATAIN
sink_data[16] => src5_data[16].DATAIN
sink_data[16] => src6_data[16].DATAIN
sink_data[16] => src7_data[16].DATAIN
sink_data[16] => src8_data[16].DATAIN
sink_data[16] => src9_data[16].DATAIN
sink_data[16] => src10_data[16].DATAIN
sink_data[16] => src11_data[16].DATAIN
sink_data[17] => src12_data[17].DATAIN
sink_data[17] => src0_data[17].DATAIN
sink_data[17] => src1_data[17].DATAIN
sink_data[17] => src2_data[17].DATAIN
sink_data[17] => src3_data[17].DATAIN
sink_data[17] => src4_data[17].DATAIN
sink_data[17] => src5_data[17].DATAIN
sink_data[17] => src6_data[17].DATAIN
sink_data[17] => src7_data[17].DATAIN
sink_data[17] => src8_data[17].DATAIN
sink_data[17] => src9_data[17].DATAIN
sink_data[17] => src10_data[17].DATAIN
sink_data[17] => src11_data[17].DATAIN
sink_data[18] => src12_data[18].DATAIN
sink_data[18] => src0_data[18].DATAIN
sink_data[18] => src1_data[18].DATAIN
sink_data[18] => src2_data[18].DATAIN
sink_data[18] => src3_data[18].DATAIN
sink_data[18] => src4_data[18].DATAIN
sink_data[18] => src5_data[18].DATAIN
sink_data[18] => src6_data[18].DATAIN
sink_data[18] => src7_data[18].DATAIN
sink_data[18] => src8_data[18].DATAIN
sink_data[18] => src9_data[18].DATAIN
sink_data[18] => src10_data[18].DATAIN
sink_data[18] => src11_data[18].DATAIN
sink_data[19] => src12_data[19].DATAIN
sink_data[19] => src0_data[19].DATAIN
sink_data[19] => src1_data[19].DATAIN
sink_data[19] => src2_data[19].DATAIN
sink_data[19] => src3_data[19].DATAIN
sink_data[19] => src4_data[19].DATAIN
sink_data[19] => src5_data[19].DATAIN
sink_data[19] => src6_data[19].DATAIN
sink_data[19] => src7_data[19].DATAIN
sink_data[19] => src8_data[19].DATAIN
sink_data[19] => src9_data[19].DATAIN
sink_data[19] => src10_data[19].DATAIN
sink_data[19] => src11_data[19].DATAIN
sink_data[20] => src12_data[20].DATAIN
sink_data[20] => src0_data[20].DATAIN
sink_data[20] => src1_data[20].DATAIN
sink_data[20] => src2_data[20].DATAIN
sink_data[20] => src3_data[20].DATAIN
sink_data[20] => src4_data[20].DATAIN
sink_data[20] => src5_data[20].DATAIN
sink_data[20] => src6_data[20].DATAIN
sink_data[20] => src7_data[20].DATAIN
sink_data[20] => src8_data[20].DATAIN
sink_data[20] => src9_data[20].DATAIN
sink_data[20] => src10_data[20].DATAIN
sink_data[20] => src11_data[20].DATAIN
sink_data[21] => src12_data[21].DATAIN
sink_data[21] => src0_data[21].DATAIN
sink_data[21] => src1_data[21].DATAIN
sink_data[21] => src2_data[21].DATAIN
sink_data[21] => src3_data[21].DATAIN
sink_data[21] => src4_data[21].DATAIN
sink_data[21] => src5_data[21].DATAIN
sink_data[21] => src6_data[21].DATAIN
sink_data[21] => src7_data[21].DATAIN
sink_data[21] => src8_data[21].DATAIN
sink_data[21] => src9_data[21].DATAIN
sink_data[21] => src10_data[21].DATAIN
sink_data[21] => src11_data[21].DATAIN
sink_data[22] => src12_data[22].DATAIN
sink_data[22] => src0_data[22].DATAIN
sink_data[22] => src1_data[22].DATAIN
sink_data[22] => src2_data[22].DATAIN
sink_data[22] => src3_data[22].DATAIN
sink_data[22] => src4_data[22].DATAIN
sink_data[22] => src5_data[22].DATAIN
sink_data[22] => src6_data[22].DATAIN
sink_data[22] => src7_data[22].DATAIN
sink_data[22] => src8_data[22].DATAIN
sink_data[22] => src9_data[22].DATAIN
sink_data[22] => src10_data[22].DATAIN
sink_data[22] => src11_data[22].DATAIN
sink_data[23] => src12_data[23].DATAIN
sink_data[23] => src0_data[23].DATAIN
sink_data[23] => src1_data[23].DATAIN
sink_data[23] => src2_data[23].DATAIN
sink_data[23] => src3_data[23].DATAIN
sink_data[23] => src4_data[23].DATAIN
sink_data[23] => src5_data[23].DATAIN
sink_data[23] => src6_data[23].DATAIN
sink_data[23] => src7_data[23].DATAIN
sink_data[23] => src8_data[23].DATAIN
sink_data[23] => src9_data[23].DATAIN
sink_data[23] => src10_data[23].DATAIN
sink_data[23] => src11_data[23].DATAIN
sink_data[24] => src12_data[24].DATAIN
sink_data[24] => src0_data[24].DATAIN
sink_data[24] => src1_data[24].DATAIN
sink_data[24] => src2_data[24].DATAIN
sink_data[24] => src3_data[24].DATAIN
sink_data[24] => src4_data[24].DATAIN
sink_data[24] => src5_data[24].DATAIN
sink_data[24] => src6_data[24].DATAIN
sink_data[24] => src7_data[24].DATAIN
sink_data[24] => src8_data[24].DATAIN
sink_data[24] => src9_data[24].DATAIN
sink_data[24] => src10_data[24].DATAIN
sink_data[24] => src11_data[24].DATAIN
sink_data[25] => src12_data[25].DATAIN
sink_data[25] => src0_data[25].DATAIN
sink_data[25] => src1_data[25].DATAIN
sink_data[25] => src2_data[25].DATAIN
sink_data[25] => src3_data[25].DATAIN
sink_data[25] => src4_data[25].DATAIN
sink_data[25] => src5_data[25].DATAIN
sink_data[25] => src6_data[25].DATAIN
sink_data[25] => src7_data[25].DATAIN
sink_data[25] => src8_data[25].DATAIN
sink_data[25] => src9_data[25].DATAIN
sink_data[25] => src10_data[25].DATAIN
sink_data[25] => src11_data[25].DATAIN
sink_data[26] => src12_data[26].DATAIN
sink_data[26] => src0_data[26].DATAIN
sink_data[26] => src1_data[26].DATAIN
sink_data[26] => src2_data[26].DATAIN
sink_data[26] => src3_data[26].DATAIN
sink_data[26] => src4_data[26].DATAIN
sink_data[26] => src5_data[26].DATAIN
sink_data[26] => src6_data[26].DATAIN
sink_data[26] => src7_data[26].DATAIN
sink_data[26] => src8_data[26].DATAIN
sink_data[26] => src9_data[26].DATAIN
sink_data[26] => src10_data[26].DATAIN
sink_data[26] => src11_data[26].DATAIN
sink_data[27] => src12_data[27].DATAIN
sink_data[27] => src0_data[27].DATAIN
sink_data[27] => src1_data[27].DATAIN
sink_data[27] => src2_data[27].DATAIN
sink_data[27] => src3_data[27].DATAIN
sink_data[27] => src4_data[27].DATAIN
sink_data[27] => src5_data[27].DATAIN
sink_data[27] => src6_data[27].DATAIN
sink_data[27] => src7_data[27].DATAIN
sink_data[27] => src8_data[27].DATAIN
sink_data[27] => src9_data[27].DATAIN
sink_data[27] => src10_data[27].DATAIN
sink_data[27] => src11_data[27].DATAIN
sink_data[28] => src12_data[28].DATAIN
sink_data[28] => src0_data[28].DATAIN
sink_data[28] => src1_data[28].DATAIN
sink_data[28] => src2_data[28].DATAIN
sink_data[28] => src3_data[28].DATAIN
sink_data[28] => src4_data[28].DATAIN
sink_data[28] => src5_data[28].DATAIN
sink_data[28] => src6_data[28].DATAIN
sink_data[28] => src7_data[28].DATAIN
sink_data[28] => src8_data[28].DATAIN
sink_data[28] => src9_data[28].DATAIN
sink_data[28] => src10_data[28].DATAIN
sink_data[28] => src11_data[28].DATAIN
sink_data[29] => src12_data[29].DATAIN
sink_data[29] => src0_data[29].DATAIN
sink_data[29] => src1_data[29].DATAIN
sink_data[29] => src2_data[29].DATAIN
sink_data[29] => src3_data[29].DATAIN
sink_data[29] => src4_data[29].DATAIN
sink_data[29] => src5_data[29].DATAIN
sink_data[29] => src6_data[29].DATAIN
sink_data[29] => src7_data[29].DATAIN
sink_data[29] => src8_data[29].DATAIN
sink_data[29] => src9_data[29].DATAIN
sink_data[29] => src10_data[29].DATAIN
sink_data[29] => src11_data[29].DATAIN
sink_data[30] => src12_data[30].DATAIN
sink_data[30] => src0_data[30].DATAIN
sink_data[30] => src1_data[30].DATAIN
sink_data[30] => src2_data[30].DATAIN
sink_data[30] => src3_data[30].DATAIN
sink_data[30] => src4_data[30].DATAIN
sink_data[30] => src5_data[30].DATAIN
sink_data[30] => src6_data[30].DATAIN
sink_data[30] => src7_data[30].DATAIN
sink_data[30] => src8_data[30].DATAIN
sink_data[30] => src9_data[30].DATAIN
sink_data[30] => src10_data[30].DATAIN
sink_data[30] => src11_data[30].DATAIN
sink_data[31] => src12_data[31].DATAIN
sink_data[31] => src0_data[31].DATAIN
sink_data[31] => src1_data[31].DATAIN
sink_data[31] => src2_data[31].DATAIN
sink_data[31] => src3_data[31].DATAIN
sink_data[31] => src4_data[31].DATAIN
sink_data[31] => src5_data[31].DATAIN
sink_data[31] => src6_data[31].DATAIN
sink_data[31] => src7_data[31].DATAIN
sink_data[31] => src8_data[31].DATAIN
sink_data[31] => src9_data[31].DATAIN
sink_data[31] => src10_data[31].DATAIN
sink_data[31] => src11_data[31].DATAIN
sink_data[32] => src12_data[32].DATAIN
sink_data[32] => src0_data[32].DATAIN
sink_data[32] => src1_data[32].DATAIN
sink_data[32] => src2_data[32].DATAIN
sink_data[32] => src3_data[32].DATAIN
sink_data[32] => src4_data[32].DATAIN
sink_data[32] => src5_data[32].DATAIN
sink_data[32] => src6_data[32].DATAIN
sink_data[32] => src7_data[32].DATAIN
sink_data[32] => src8_data[32].DATAIN
sink_data[32] => src9_data[32].DATAIN
sink_data[32] => src10_data[32].DATAIN
sink_data[32] => src11_data[32].DATAIN
sink_data[33] => src12_data[33].DATAIN
sink_data[33] => src0_data[33].DATAIN
sink_data[33] => src1_data[33].DATAIN
sink_data[33] => src2_data[33].DATAIN
sink_data[33] => src3_data[33].DATAIN
sink_data[33] => src4_data[33].DATAIN
sink_data[33] => src5_data[33].DATAIN
sink_data[33] => src6_data[33].DATAIN
sink_data[33] => src7_data[33].DATAIN
sink_data[33] => src8_data[33].DATAIN
sink_data[33] => src9_data[33].DATAIN
sink_data[33] => src10_data[33].DATAIN
sink_data[33] => src11_data[33].DATAIN
sink_data[34] => src12_data[34].DATAIN
sink_data[34] => src0_data[34].DATAIN
sink_data[34] => src1_data[34].DATAIN
sink_data[34] => src2_data[34].DATAIN
sink_data[34] => src3_data[34].DATAIN
sink_data[34] => src4_data[34].DATAIN
sink_data[34] => src5_data[34].DATAIN
sink_data[34] => src6_data[34].DATAIN
sink_data[34] => src7_data[34].DATAIN
sink_data[34] => src8_data[34].DATAIN
sink_data[34] => src9_data[34].DATAIN
sink_data[34] => src10_data[34].DATAIN
sink_data[34] => src11_data[34].DATAIN
sink_data[35] => src12_data[35].DATAIN
sink_data[35] => src0_data[35].DATAIN
sink_data[35] => src1_data[35].DATAIN
sink_data[35] => src2_data[35].DATAIN
sink_data[35] => src3_data[35].DATAIN
sink_data[35] => src4_data[35].DATAIN
sink_data[35] => src5_data[35].DATAIN
sink_data[35] => src6_data[35].DATAIN
sink_data[35] => src7_data[35].DATAIN
sink_data[35] => src8_data[35].DATAIN
sink_data[35] => src9_data[35].DATAIN
sink_data[35] => src10_data[35].DATAIN
sink_data[35] => src11_data[35].DATAIN
sink_data[36] => src12_data[36].DATAIN
sink_data[36] => src0_data[36].DATAIN
sink_data[36] => src1_data[36].DATAIN
sink_data[36] => src2_data[36].DATAIN
sink_data[36] => src3_data[36].DATAIN
sink_data[36] => src4_data[36].DATAIN
sink_data[36] => src5_data[36].DATAIN
sink_data[36] => src6_data[36].DATAIN
sink_data[36] => src7_data[36].DATAIN
sink_data[36] => src8_data[36].DATAIN
sink_data[36] => src9_data[36].DATAIN
sink_data[36] => src10_data[36].DATAIN
sink_data[36] => src11_data[36].DATAIN
sink_data[37] => src12_data[37].DATAIN
sink_data[37] => src0_data[37].DATAIN
sink_data[37] => src1_data[37].DATAIN
sink_data[37] => src2_data[37].DATAIN
sink_data[37] => src3_data[37].DATAIN
sink_data[37] => src4_data[37].DATAIN
sink_data[37] => src5_data[37].DATAIN
sink_data[37] => src6_data[37].DATAIN
sink_data[37] => src7_data[37].DATAIN
sink_data[37] => src8_data[37].DATAIN
sink_data[37] => src9_data[37].DATAIN
sink_data[37] => src10_data[37].DATAIN
sink_data[37] => src11_data[37].DATAIN
sink_data[38] => src12_data[38].DATAIN
sink_data[38] => src0_data[38].DATAIN
sink_data[38] => src1_data[38].DATAIN
sink_data[38] => src2_data[38].DATAIN
sink_data[38] => src3_data[38].DATAIN
sink_data[38] => src4_data[38].DATAIN
sink_data[38] => src5_data[38].DATAIN
sink_data[38] => src6_data[38].DATAIN
sink_data[38] => src7_data[38].DATAIN
sink_data[38] => src8_data[38].DATAIN
sink_data[38] => src9_data[38].DATAIN
sink_data[38] => src10_data[38].DATAIN
sink_data[38] => src11_data[38].DATAIN
sink_data[39] => src12_data[39].DATAIN
sink_data[39] => src0_data[39].DATAIN
sink_data[39] => src1_data[39].DATAIN
sink_data[39] => src2_data[39].DATAIN
sink_data[39] => src3_data[39].DATAIN
sink_data[39] => src4_data[39].DATAIN
sink_data[39] => src5_data[39].DATAIN
sink_data[39] => src6_data[39].DATAIN
sink_data[39] => src7_data[39].DATAIN
sink_data[39] => src8_data[39].DATAIN
sink_data[39] => src9_data[39].DATAIN
sink_data[39] => src10_data[39].DATAIN
sink_data[39] => src11_data[39].DATAIN
sink_data[40] => src12_data[40].DATAIN
sink_data[40] => src0_data[40].DATAIN
sink_data[40] => src1_data[40].DATAIN
sink_data[40] => src2_data[40].DATAIN
sink_data[40] => src3_data[40].DATAIN
sink_data[40] => src4_data[40].DATAIN
sink_data[40] => src5_data[40].DATAIN
sink_data[40] => src6_data[40].DATAIN
sink_data[40] => src7_data[40].DATAIN
sink_data[40] => src8_data[40].DATAIN
sink_data[40] => src9_data[40].DATAIN
sink_data[40] => src10_data[40].DATAIN
sink_data[40] => src11_data[40].DATAIN
sink_data[41] => src12_data[41].DATAIN
sink_data[41] => src0_data[41].DATAIN
sink_data[41] => src1_data[41].DATAIN
sink_data[41] => src2_data[41].DATAIN
sink_data[41] => src3_data[41].DATAIN
sink_data[41] => src4_data[41].DATAIN
sink_data[41] => src5_data[41].DATAIN
sink_data[41] => src6_data[41].DATAIN
sink_data[41] => src7_data[41].DATAIN
sink_data[41] => src8_data[41].DATAIN
sink_data[41] => src9_data[41].DATAIN
sink_data[41] => src10_data[41].DATAIN
sink_data[41] => src11_data[41].DATAIN
sink_data[42] => src12_data[42].DATAIN
sink_data[42] => src0_data[42].DATAIN
sink_data[42] => src1_data[42].DATAIN
sink_data[42] => src2_data[42].DATAIN
sink_data[42] => src3_data[42].DATAIN
sink_data[42] => src4_data[42].DATAIN
sink_data[42] => src5_data[42].DATAIN
sink_data[42] => src6_data[42].DATAIN
sink_data[42] => src7_data[42].DATAIN
sink_data[42] => src8_data[42].DATAIN
sink_data[42] => src9_data[42].DATAIN
sink_data[42] => src10_data[42].DATAIN
sink_data[42] => src11_data[42].DATAIN
sink_data[43] => src12_data[43].DATAIN
sink_data[43] => src0_data[43].DATAIN
sink_data[43] => src1_data[43].DATAIN
sink_data[43] => src2_data[43].DATAIN
sink_data[43] => src3_data[43].DATAIN
sink_data[43] => src4_data[43].DATAIN
sink_data[43] => src5_data[43].DATAIN
sink_data[43] => src6_data[43].DATAIN
sink_data[43] => src7_data[43].DATAIN
sink_data[43] => src8_data[43].DATAIN
sink_data[43] => src9_data[43].DATAIN
sink_data[43] => src10_data[43].DATAIN
sink_data[43] => src11_data[43].DATAIN
sink_data[44] => src12_data[44].DATAIN
sink_data[44] => src0_data[44].DATAIN
sink_data[44] => src1_data[44].DATAIN
sink_data[44] => src2_data[44].DATAIN
sink_data[44] => src3_data[44].DATAIN
sink_data[44] => src4_data[44].DATAIN
sink_data[44] => src5_data[44].DATAIN
sink_data[44] => src6_data[44].DATAIN
sink_data[44] => src7_data[44].DATAIN
sink_data[44] => src8_data[44].DATAIN
sink_data[44] => src9_data[44].DATAIN
sink_data[44] => src10_data[44].DATAIN
sink_data[44] => src11_data[44].DATAIN
sink_data[45] => src12_data[45].DATAIN
sink_data[45] => src0_data[45].DATAIN
sink_data[45] => src1_data[45].DATAIN
sink_data[45] => src2_data[45].DATAIN
sink_data[45] => src3_data[45].DATAIN
sink_data[45] => src4_data[45].DATAIN
sink_data[45] => src5_data[45].DATAIN
sink_data[45] => src6_data[45].DATAIN
sink_data[45] => src7_data[45].DATAIN
sink_data[45] => src8_data[45].DATAIN
sink_data[45] => src9_data[45].DATAIN
sink_data[45] => src10_data[45].DATAIN
sink_data[45] => src11_data[45].DATAIN
sink_data[46] => src12_data[46].DATAIN
sink_data[46] => src0_data[46].DATAIN
sink_data[46] => src1_data[46].DATAIN
sink_data[46] => src2_data[46].DATAIN
sink_data[46] => src3_data[46].DATAIN
sink_data[46] => src4_data[46].DATAIN
sink_data[46] => src5_data[46].DATAIN
sink_data[46] => src6_data[46].DATAIN
sink_data[46] => src7_data[46].DATAIN
sink_data[46] => src8_data[46].DATAIN
sink_data[46] => src9_data[46].DATAIN
sink_data[46] => src10_data[46].DATAIN
sink_data[46] => src11_data[46].DATAIN
sink_data[47] => src12_data[47].DATAIN
sink_data[47] => src0_data[47].DATAIN
sink_data[47] => src1_data[47].DATAIN
sink_data[47] => src2_data[47].DATAIN
sink_data[47] => src3_data[47].DATAIN
sink_data[47] => src4_data[47].DATAIN
sink_data[47] => src5_data[47].DATAIN
sink_data[47] => src6_data[47].DATAIN
sink_data[47] => src7_data[47].DATAIN
sink_data[47] => src8_data[47].DATAIN
sink_data[47] => src9_data[47].DATAIN
sink_data[47] => src10_data[47].DATAIN
sink_data[47] => src11_data[47].DATAIN
sink_data[48] => src12_data[48].DATAIN
sink_data[48] => src0_data[48].DATAIN
sink_data[48] => src1_data[48].DATAIN
sink_data[48] => src2_data[48].DATAIN
sink_data[48] => src3_data[48].DATAIN
sink_data[48] => src4_data[48].DATAIN
sink_data[48] => src5_data[48].DATAIN
sink_data[48] => src6_data[48].DATAIN
sink_data[48] => src7_data[48].DATAIN
sink_data[48] => src8_data[48].DATAIN
sink_data[48] => src9_data[48].DATAIN
sink_data[48] => src10_data[48].DATAIN
sink_data[48] => src11_data[48].DATAIN
sink_data[49] => src12_data[49].DATAIN
sink_data[49] => src0_data[49].DATAIN
sink_data[49] => src1_data[49].DATAIN
sink_data[49] => src2_data[49].DATAIN
sink_data[49] => src3_data[49].DATAIN
sink_data[49] => src4_data[49].DATAIN
sink_data[49] => src5_data[49].DATAIN
sink_data[49] => src6_data[49].DATAIN
sink_data[49] => src7_data[49].DATAIN
sink_data[49] => src8_data[49].DATAIN
sink_data[49] => src9_data[49].DATAIN
sink_data[49] => src10_data[49].DATAIN
sink_data[49] => src11_data[49].DATAIN
sink_data[50] => src12_data[50].DATAIN
sink_data[50] => src0_data[50].DATAIN
sink_data[50] => src1_data[50].DATAIN
sink_data[50] => src2_data[50].DATAIN
sink_data[50] => src3_data[50].DATAIN
sink_data[50] => src4_data[50].DATAIN
sink_data[50] => src5_data[50].DATAIN
sink_data[50] => src6_data[50].DATAIN
sink_data[50] => src7_data[50].DATAIN
sink_data[50] => src8_data[50].DATAIN
sink_data[50] => src9_data[50].DATAIN
sink_data[50] => src10_data[50].DATAIN
sink_data[50] => src11_data[50].DATAIN
sink_data[51] => src12_data[51].DATAIN
sink_data[51] => src0_data[51].DATAIN
sink_data[51] => src1_data[51].DATAIN
sink_data[51] => src2_data[51].DATAIN
sink_data[51] => src3_data[51].DATAIN
sink_data[51] => src4_data[51].DATAIN
sink_data[51] => src5_data[51].DATAIN
sink_data[51] => src6_data[51].DATAIN
sink_data[51] => src7_data[51].DATAIN
sink_data[51] => src8_data[51].DATAIN
sink_data[51] => src9_data[51].DATAIN
sink_data[51] => src10_data[51].DATAIN
sink_data[51] => src11_data[51].DATAIN
sink_data[52] => src12_data[52].DATAIN
sink_data[52] => src0_data[52].DATAIN
sink_data[52] => src1_data[52].DATAIN
sink_data[52] => src2_data[52].DATAIN
sink_data[52] => src3_data[52].DATAIN
sink_data[52] => src4_data[52].DATAIN
sink_data[52] => src5_data[52].DATAIN
sink_data[52] => src6_data[52].DATAIN
sink_data[52] => src7_data[52].DATAIN
sink_data[52] => src8_data[52].DATAIN
sink_data[52] => src9_data[52].DATAIN
sink_data[52] => src10_data[52].DATAIN
sink_data[52] => src11_data[52].DATAIN
sink_data[53] => src12_data[53].DATAIN
sink_data[53] => src0_data[53].DATAIN
sink_data[53] => src1_data[53].DATAIN
sink_data[53] => src2_data[53].DATAIN
sink_data[53] => src3_data[53].DATAIN
sink_data[53] => src4_data[53].DATAIN
sink_data[53] => src5_data[53].DATAIN
sink_data[53] => src6_data[53].DATAIN
sink_data[53] => src7_data[53].DATAIN
sink_data[53] => src8_data[53].DATAIN
sink_data[53] => src9_data[53].DATAIN
sink_data[53] => src10_data[53].DATAIN
sink_data[53] => src11_data[53].DATAIN
sink_data[54] => src12_data[54].DATAIN
sink_data[54] => src0_data[54].DATAIN
sink_data[54] => src1_data[54].DATAIN
sink_data[54] => src2_data[54].DATAIN
sink_data[54] => src3_data[54].DATAIN
sink_data[54] => src4_data[54].DATAIN
sink_data[54] => src5_data[54].DATAIN
sink_data[54] => src6_data[54].DATAIN
sink_data[54] => src7_data[54].DATAIN
sink_data[54] => src8_data[54].DATAIN
sink_data[54] => src9_data[54].DATAIN
sink_data[54] => src10_data[54].DATAIN
sink_data[54] => src11_data[54].DATAIN
sink_data[55] => src12_data[55].DATAIN
sink_data[55] => src0_data[55].DATAIN
sink_data[55] => src1_data[55].DATAIN
sink_data[55] => src2_data[55].DATAIN
sink_data[55] => src3_data[55].DATAIN
sink_data[55] => src4_data[55].DATAIN
sink_data[55] => src5_data[55].DATAIN
sink_data[55] => src6_data[55].DATAIN
sink_data[55] => src7_data[55].DATAIN
sink_data[55] => src8_data[55].DATAIN
sink_data[55] => src9_data[55].DATAIN
sink_data[55] => src10_data[55].DATAIN
sink_data[55] => src11_data[55].DATAIN
sink_data[56] => src12_data[56].DATAIN
sink_data[56] => src0_data[56].DATAIN
sink_data[56] => src1_data[56].DATAIN
sink_data[56] => src2_data[56].DATAIN
sink_data[56] => src3_data[56].DATAIN
sink_data[56] => src4_data[56].DATAIN
sink_data[56] => src5_data[56].DATAIN
sink_data[56] => src6_data[56].DATAIN
sink_data[56] => src7_data[56].DATAIN
sink_data[56] => src8_data[56].DATAIN
sink_data[56] => src9_data[56].DATAIN
sink_data[56] => src10_data[56].DATAIN
sink_data[56] => src11_data[56].DATAIN
sink_data[57] => src12_data[57].DATAIN
sink_data[57] => src0_data[57].DATAIN
sink_data[57] => src1_data[57].DATAIN
sink_data[57] => src2_data[57].DATAIN
sink_data[57] => src3_data[57].DATAIN
sink_data[57] => src4_data[57].DATAIN
sink_data[57] => src5_data[57].DATAIN
sink_data[57] => src6_data[57].DATAIN
sink_data[57] => src7_data[57].DATAIN
sink_data[57] => src8_data[57].DATAIN
sink_data[57] => src9_data[57].DATAIN
sink_data[57] => src10_data[57].DATAIN
sink_data[57] => src11_data[57].DATAIN
sink_data[58] => src12_data[58].DATAIN
sink_data[58] => src0_data[58].DATAIN
sink_data[58] => src1_data[58].DATAIN
sink_data[58] => src2_data[58].DATAIN
sink_data[58] => src3_data[58].DATAIN
sink_data[58] => src4_data[58].DATAIN
sink_data[58] => src5_data[58].DATAIN
sink_data[58] => src6_data[58].DATAIN
sink_data[58] => src7_data[58].DATAIN
sink_data[58] => src8_data[58].DATAIN
sink_data[58] => src9_data[58].DATAIN
sink_data[58] => src10_data[58].DATAIN
sink_data[58] => src11_data[58].DATAIN
sink_data[59] => src12_data[59].DATAIN
sink_data[59] => src0_data[59].DATAIN
sink_data[59] => src1_data[59].DATAIN
sink_data[59] => src2_data[59].DATAIN
sink_data[59] => src3_data[59].DATAIN
sink_data[59] => src4_data[59].DATAIN
sink_data[59] => src5_data[59].DATAIN
sink_data[59] => src6_data[59].DATAIN
sink_data[59] => src7_data[59].DATAIN
sink_data[59] => src8_data[59].DATAIN
sink_data[59] => src9_data[59].DATAIN
sink_data[59] => src10_data[59].DATAIN
sink_data[59] => src11_data[59].DATAIN
sink_data[60] => src12_data[60].DATAIN
sink_data[60] => src0_data[60].DATAIN
sink_data[60] => src1_data[60].DATAIN
sink_data[60] => src2_data[60].DATAIN
sink_data[60] => src3_data[60].DATAIN
sink_data[60] => src4_data[60].DATAIN
sink_data[60] => src5_data[60].DATAIN
sink_data[60] => src6_data[60].DATAIN
sink_data[60] => src7_data[60].DATAIN
sink_data[60] => src8_data[60].DATAIN
sink_data[60] => src9_data[60].DATAIN
sink_data[60] => src10_data[60].DATAIN
sink_data[60] => src11_data[60].DATAIN
sink_data[61] => src12_data[61].DATAIN
sink_data[61] => src0_data[61].DATAIN
sink_data[61] => src1_data[61].DATAIN
sink_data[61] => src2_data[61].DATAIN
sink_data[61] => src3_data[61].DATAIN
sink_data[61] => src4_data[61].DATAIN
sink_data[61] => src5_data[61].DATAIN
sink_data[61] => src6_data[61].DATAIN
sink_data[61] => src7_data[61].DATAIN
sink_data[61] => src8_data[61].DATAIN
sink_data[61] => src9_data[61].DATAIN
sink_data[61] => src10_data[61].DATAIN
sink_data[61] => src11_data[61].DATAIN
sink_data[62] => src12_data[62].DATAIN
sink_data[62] => src0_data[62].DATAIN
sink_data[62] => src1_data[62].DATAIN
sink_data[62] => src2_data[62].DATAIN
sink_data[62] => src3_data[62].DATAIN
sink_data[62] => src4_data[62].DATAIN
sink_data[62] => src5_data[62].DATAIN
sink_data[62] => src6_data[62].DATAIN
sink_data[62] => src7_data[62].DATAIN
sink_data[62] => src8_data[62].DATAIN
sink_data[62] => src9_data[62].DATAIN
sink_data[62] => src10_data[62].DATAIN
sink_data[62] => src11_data[62].DATAIN
sink_data[63] => src12_data[63].DATAIN
sink_data[63] => src0_data[63].DATAIN
sink_data[63] => src1_data[63].DATAIN
sink_data[63] => src2_data[63].DATAIN
sink_data[63] => src3_data[63].DATAIN
sink_data[63] => src4_data[63].DATAIN
sink_data[63] => src5_data[63].DATAIN
sink_data[63] => src6_data[63].DATAIN
sink_data[63] => src7_data[63].DATAIN
sink_data[63] => src8_data[63].DATAIN
sink_data[63] => src9_data[63].DATAIN
sink_data[63] => src10_data[63].DATAIN
sink_data[63] => src11_data[63].DATAIN
sink_data[64] => src12_data[64].DATAIN
sink_data[64] => src0_data[64].DATAIN
sink_data[64] => src1_data[64].DATAIN
sink_data[64] => src2_data[64].DATAIN
sink_data[64] => src3_data[64].DATAIN
sink_data[64] => src4_data[64].DATAIN
sink_data[64] => src5_data[64].DATAIN
sink_data[64] => src6_data[64].DATAIN
sink_data[64] => src7_data[64].DATAIN
sink_data[64] => src8_data[64].DATAIN
sink_data[64] => src9_data[64].DATAIN
sink_data[64] => src10_data[64].DATAIN
sink_data[64] => src11_data[64].DATAIN
sink_data[65] => src12_data[65].DATAIN
sink_data[65] => src0_data[65].DATAIN
sink_data[65] => src1_data[65].DATAIN
sink_data[65] => src2_data[65].DATAIN
sink_data[65] => src3_data[65].DATAIN
sink_data[65] => src4_data[65].DATAIN
sink_data[65] => src5_data[65].DATAIN
sink_data[65] => src6_data[65].DATAIN
sink_data[65] => src7_data[65].DATAIN
sink_data[65] => src8_data[65].DATAIN
sink_data[65] => src9_data[65].DATAIN
sink_data[65] => src10_data[65].DATAIN
sink_data[65] => src11_data[65].DATAIN
sink_data[66] => src12_data[66].DATAIN
sink_data[66] => src0_data[66].DATAIN
sink_data[66] => src1_data[66].DATAIN
sink_data[66] => src2_data[66].DATAIN
sink_data[66] => src3_data[66].DATAIN
sink_data[66] => src4_data[66].DATAIN
sink_data[66] => src5_data[66].DATAIN
sink_data[66] => src6_data[66].DATAIN
sink_data[66] => src7_data[66].DATAIN
sink_data[66] => src8_data[66].DATAIN
sink_data[66] => src9_data[66].DATAIN
sink_data[66] => src10_data[66].DATAIN
sink_data[66] => src11_data[66].DATAIN
sink_data[67] => src12_data[67].DATAIN
sink_data[67] => src0_data[67].DATAIN
sink_data[67] => src1_data[67].DATAIN
sink_data[67] => src2_data[67].DATAIN
sink_data[67] => src3_data[67].DATAIN
sink_data[67] => src4_data[67].DATAIN
sink_data[67] => src5_data[67].DATAIN
sink_data[67] => src6_data[67].DATAIN
sink_data[67] => src7_data[67].DATAIN
sink_data[67] => src8_data[67].DATAIN
sink_data[67] => src9_data[67].DATAIN
sink_data[67] => src10_data[67].DATAIN
sink_data[67] => src11_data[67].DATAIN
sink_data[68] => src12_data[68].DATAIN
sink_data[68] => src0_data[68].DATAIN
sink_data[68] => src1_data[68].DATAIN
sink_data[68] => src2_data[68].DATAIN
sink_data[68] => src3_data[68].DATAIN
sink_data[68] => src4_data[68].DATAIN
sink_data[68] => src5_data[68].DATAIN
sink_data[68] => src6_data[68].DATAIN
sink_data[68] => src7_data[68].DATAIN
sink_data[68] => src8_data[68].DATAIN
sink_data[68] => src9_data[68].DATAIN
sink_data[68] => src10_data[68].DATAIN
sink_data[68] => src11_data[68].DATAIN
sink_data[69] => src12_data[69].DATAIN
sink_data[69] => src0_data[69].DATAIN
sink_data[69] => src1_data[69].DATAIN
sink_data[69] => src2_data[69].DATAIN
sink_data[69] => src3_data[69].DATAIN
sink_data[69] => src4_data[69].DATAIN
sink_data[69] => src5_data[69].DATAIN
sink_data[69] => src6_data[69].DATAIN
sink_data[69] => src7_data[69].DATAIN
sink_data[69] => src8_data[69].DATAIN
sink_data[69] => src9_data[69].DATAIN
sink_data[69] => src10_data[69].DATAIN
sink_data[69] => src11_data[69].DATAIN
sink_data[70] => src12_data[70].DATAIN
sink_data[70] => src0_data[70].DATAIN
sink_data[70] => src1_data[70].DATAIN
sink_data[70] => src2_data[70].DATAIN
sink_data[70] => src3_data[70].DATAIN
sink_data[70] => src4_data[70].DATAIN
sink_data[70] => src5_data[70].DATAIN
sink_data[70] => src6_data[70].DATAIN
sink_data[70] => src7_data[70].DATAIN
sink_data[70] => src8_data[70].DATAIN
sink_data[70] => src9_data[70].DATAIN
sink_data[70] => src10_data[70].DATAIN
sink_data[70] => src11_data[70].DATAIN
sink_data[71] => src12_data[71].DATAIN
sink_data[71] => src0_data[71].DATAIN
sink_data[71] => src1_data[71].DATAIN
sink_data[71] => src2_data[71].DATAIN
sink_data[71] => src3_data[71].DATAIN
sink_data[71] => src4_data[71].DATAIN
sink_data[71] => src5_data[71].DATAIN
sink_data[71] => src6_data[71].DATAIN
sink_data[71] => src7_data[71].DATAIN
sink_data[71] => src8_data[71].DATAIN
sink_data[71] => src9_data[71].DATAIN
sink_data[71] => src10_data[71].DATAIN
sink_data[71] => src11_data[71].DATAIN
sink_data[72] => src12_data[72].DATAIN
sink_data[72] => src0_data[72].DATAIN
sink_data[72] => src1_data[72].DATAIN
sink_data[72] => src2_data[72].DATAIN
sink_data[72] => src3_data[72].DATAIN
sink_data[72] => src4_data[72].DATAIN
sink_data[72] => src5_data[72].DATAIN
sink_data[72] => src6_data[72].DATAIN
sink_data[72] => src7_data[72].DATAIN
sink_data[72] => src8_data[72].DATAIN
sink_data[72] => src9_data[72].DATAIN
sink_data[72] => src10_data[72].DATAIN
sink_data[72] => src11_data[72].DATAIN
sink_data[73] => src12_data[73].DATAIN
sink_data[73] => src0_data[73].DATAIN
sink_data[73] => src1_data[73].DATAIN
sink_data[73] => src2_data[73].DATAIN
sink_data[73] => src3_data[73].DATAIN
sink_data[73] => src4_data[73].DATAIN
sink_data[73] => src5_data[73].DATAIN
sink_data[73] => src6_data[73].DATAIN
sink_data[73] => src7_data[73].DATAIN
sink_data[73] => src8_data[73].DATAIN
sink_data[73] => src9_data[73].DATAIN
sink_data[73] => src10_data[73].DATAIN
sink_data[73] => src11_data[73].DATAIN
sink_data[74] => src12_data[74].DATAIN
sink_data[74] => src0_data[74].DATAIN
sink_data[74] => src1_data[74].DATAIN
sink_data[74] => src2_data[74].DATAIN
sink_data[74] => src3_data[74].DATAIN
sink_data[74] => src4_data[74].DATAIN
sink_data[74] => src5_data[74].DATAIN
sink_data[74] => src6_data[74].DATAIN
sink_data[74] => src7_data[74].DATAIN
sink_data[74] => src8_data[74].DATAIN
sink_data[74] => src9_data[74].DATAIN
sink_data[74] => src10_data[74].DATAIN
sink_data[74] => src11_data[74].DATAIN
sink_data[75] => src12_data[75].DATAIN
sink_data[75] => src0_data[75].DATAIN
sink_data[75] => src1_data[75].DATAIN
sink_data[75] => src2_data[75].DATAIN
sink_data[75] => src3_data[75].DATAIN
sink_data[75] => src4_data[75].DATAIN
sink_data[75] => src5_data[75].DATAIN
sink_data[75] => src6_data[75].DATAIN
sink_data[75] => src7_data[75].DATAIN
sink_data[75] => src8_data[75].DATAIN
sink_data[75] => src9_data[75].DATAIN
sink_data[75] => src10_data[75].DATAIN
sink_data[75] => src11_data[75].DATAIN
sink_data[76] => src12_data[76].DATAIN
sink_data[76] => src0_data[76].DATAIN
sink_data[76] => src1_data[76].DATAIN
sink_data[76] => src2_data[76].DATAIN
sink_data[76] => src3_data[76].DATAIN
sink_data[76] => src4_data[76].DATAIN
sink_data[76] => src5_data[76].DATAIN
sink_data[76] => src6_data[76].DATAIN
sink_data[76] => src7_data[76].DATAIN
sink_data[76] => src8_data[76].DATAIN
sink_data[76] => src9_data[76].DATAIN
sink_data[76] => src10_data[76].DATAIN
sink_data[76] => src11_data[76].DATAIN
sink_data[77] => src12_data[77].DATAIN
sink_data[77] => src0_data[77].DATAIN
sink_data[77] => src1_data[77].DATAIN
sink_data[77] => src2_data[77].DATAIN
sink_data[77] => src3_data[77].DATAIN
sink_data[77] => src4_data[77].DATAIN
sink_data[77] => src5_data[77].DATAIN
sink_data[77] => src6_data[77].DATAIN
sink_data[77] => src7_data[77].DATAIN
sink_data[77] => src8_data[77].DATAIN
sink_data[77] => src9_data[77].DATAIN
sink_data[77] => src10_data[77].DATAIN
sink_data[77] => src11_data[77].DATAIN
sink_data[78] => src12_data[78].DATAIN
sink_data[78] => src0_data[78].DATAIN
sink_data[78] => src1_data[78].DATAIN
sink_data[78] => src2_data[78].DATAIN
sink_data[78] => src3_data[78].DATAIN
sink_data[78] => src4_data[78].DATAIN
sink_data[78] => src5_data[78].DATAIN
sink_data[78] => src6_data[78].DATAIN
sink_data[78] => src7_data[78].DATAIN
sink_data[78] => src8_data[78].DATAIN
sink_data[78] => src9_data[78].DATAIN
sink_data[78] => src10_data[78].DATAIN
sink_data[78] => src11_data[78].DATAIN
sink_data[79] => src12_data[79].DATAIN
sink_data[79] => src0_data[79].DATAIN
sink_data[79] => src1_data[79].DATAIN
sink_data[79] => src2_data[79].DATAIN
sink_data[79] => src3_data[79].DATAIN
sink_data[79] => src4_data[79].DATAIN
sink_data[79] => src5_data[79].DATAIN
sink_data[79] => src6_data[79].DATAIN
sink_data[79] => src7_data[79].DATAIN
sink_data[79] => src8_data[79].DATAIN
sink_data[79] => src9_data[79].DATAIN
sink_data[79] => src10_data[79].DATAIN
sink_data[79] => src11_data[79].DATAIN
sink_data[80] => src12_data[80].DATAIN
sink_data[80] => src0_data[80].DATAIN
sink_data[80] => src1_data[80].DATAIN
sink_data[80] => src2_data[80].DATAIN
sink_data[80] => src3_data[80].DATAIN
sink_data[80] => src4_data[80].DATAIN
sink_data[80] => src5_data[80].DATAIN
sink_data[80] => src6_data[80].DATAIN
sink_data[80] => src7_data[80].DATAIN
sink_data[80] => src8_data[80].DATAIN
sink_data[80] => src9_data[80].DATAIN
sink_data[80] => src10_data[80].DATAIN
sink_data[80] => src11_data[80].DATAIN
sink_data[81] => src12_data[81].DATAIN
sink_data[81] => src0_data[81].DATAIN
sink_data[81] => src1_data[81].DATAIN
sink_data[81] => src2_data[81].DATAIN
sink_data[81] => src3_data[81].DATAIN
sink_data[81] => src4_data[81].DATAIN
sink_data[81] => src5_data[81].DATAIN
sink_data[81] => src6_data[81].DATAIN
sink_data[81] => src7_data[81].DATAIN
sink_data[81] => src8_data[81].DATAIN
sink_data[81] => src9_data[81].DATAIN
sink_data[81] => src10_data[81].DATAIN
sink_data[81] => src11_data[81].DATAIN
sink_data[82] => src12_data[82].DATAIN
sink_data[82] => src0_data[82].DATAIN
sink_data[82] => src1_data[82].DATAIN
sink_data[82] => src2_data[82].DATAIN
sink_data[82] => src3_data[82].DATAIN
sink_data[82] => src4_data[82].DATAIN
sink_data[82] => src5_data[82].DATAIN
sink_data[82] => src6_data[82].DATAIN
sink_data[82] => src7_data[82].DATAIN
sink_data[82] => src8_data[82].DATAIN
sink_data[82] => src9_data[82].DATAIN
sink_data[82] => src10_data[82].DATAIN
sink_data[82] => src11_data[82].DATAIN
sink_data[83] => src12_data[83].DATAIN
sink_data[83] => src0_data[83].DATAIN
sink_data[83] => src1_data[83].DATAIN
sink_data[83] => src2_data[83].DATAIN
sink_data[83] => src3_data[83].DATAIN
sink_data[83] => src4_data[83].DATAIN
sink_data[83] => src5_data[83].DATAIN
sink_data[83] => src6_data[83].DATAIN
sink_data[83] => src7_data[83].DATAIN
sink_data[83] => src8_data[83].DATAIN
sink_data[83] => src9_data[83].DATAIN
sink_data[83] => src10_data[83].DATAIN
sink_data[83] => src11_data[83].DATAIN
sink_data[84] => src12_data[84].DATAIN
sink_data[84] => src0_data[84].DATAIN
sink_data[84] => src1_data[84].DATAIN
sink_data[84] => src2_data[84].DATAIN
sink_data[84] => src3_data[84].DATAIN
sink_data[84] => src4_data[84].DATAIN
sink_data[84] => src5_data[84].DATAIN
sink_data[84] => src6_data[84].DATAIN
sink_data[84] => src7_data[84].DATAIN
sink_data[84] => src8_data[84].DATAIN
sink_data[84] => src9_data[84].DATAIN
sink_data[84] => src10_data[84].DATAIN
sink_data[84] => src11_data[84].DATAIN
sink_data[85] => src12_data[85].DATAIN
sink_data[85] => src0_data[85].DATAIN
sink_data[85] => src1_data[85].DATAIN
sink_data[85] => src2_data[85].DATAIN
sink_data[85] => src3_data[85].DATAIN
sink_data[85] => src4_data[85].DATAIN
sink_data[85] => src5_data[85].DATAIN
sink_data[85] => src6_data[85].DATAIN
sink_data[85] => src7_data[85].DATAIN
sink_data[85] => src8_data[85].DATAIN
sink_data[85] => src9_data[85].DATAIN
sink_data[85] => src10_data[85].DATAIN
sink_data[85] => src11_data[85].DATAIN
sink_data[86] => src12_data[86].DATAIN
sink_data[86] => src0_data[86].DATAIN
sink_data[86] => src1_data[86].DATAIN
sink_data[86] => src2_data[86].DATAIN
sink_data[86] => src3_data[86].DATAIN
sink_data[86] => src4_data[86].DATAIN
sink_data[86] => src5_data[86].DATAIN
sink_data[86] => src6_data[86].DATAIN
sink_data[86] => src7_data[86].DATAIN
sink_data[86] => src8_data[86].DATAIN
sink_data[86] => src9_data[86].DATAIN
sink_data[86] => src10_data[86].DATAIN
sink_data[86] => src11_data[86].DATAIN
sink_data[87] => src12_data[87].DATAIN
sink_data[87] => src0_data[87].DATAIN
sink_data[87] => src1_data[87].DATAIN
sink_data[87] => src2_data[87].DATAIN
sink_data[87] => src3_data[87].DATAIN
sink_data[87] => src4_data[87].DATAIN
sink_data[87] => src5_data[87].DATAIN
sink_data[87] => src6_data[87].DATAIN
sink_data[87] => src7_data[87].DATAIN
sink_data[87] => src8_data[87].DATAIN
sink_data[87] => src9_data[87].DATAIN
sink_data[87] => src10_data[87].DATAIN
sink_data[87] => src11_data[87].DATAIN
sink_data[88] => src12_data[88].DATAIN
sink_data[88] => src0_data[88].DATAIN
sink_data[88] => src1_data[88].DATAIN
sink_data[88] => src2_data[88].DATAIN
sink_data[88] => src3_data[88].DATAIN
sink_data[88] => src4_data[88].DATAIN
sink_data[88] => src5_data[88].DATAIN
sink_data[88] => src6_data[88].DATAIN
sink_data[88] => src7_data[88].DATAIN
sink_data[88] => src8_data[88].DATAIN
sink_data[88] => src9_data[88].DATAIN
sink_data[88] => src10_data[88].DATAIN
sink_data[88] => src11_data[88].DATAIN
sink_channel[0] => src0_valid.IN1
sink_channel[0] => sink_ready.IN0
sink_channel[1] => src1_valid.IN1
sink_channel[1] => sink_ready.IN0
sink_channel[2] => src2_valid.IN1
sink_channel[2] => sink_ready.IN0
sink_channel[3] => src3_valid.IN1
sink_channel[3] => sink_ready.IN0
sink_channel[4] => src4_valid.IN1
sink_channel[4] => sink_ready.IN0
sink_channel[5] => src5_valid.IN1
sink_channel[5] => sink_ready.IN0
sink_channel[6] => src6_valid.IN1
sink_channel[6] => sink_ready.IN0
sink_channel[7] => src7_valid.IN1
sink_channel[7] => sink_ready.IN0
sink_channel[8] => src8_valid.IN1
sink_channel[8] => sink_ready.IN0
sink_channel[9] => src9_valid.IN1
sink_channel[9] => sink_ready.IN0
sink_channel[10] => src10_valid.IN1
sink_channel[10] => sink_ready.IN0
sink_channel[11] => src11_valid.IN1
sink_channel[11] => sink_ready.IN0
sink_channel[12] => src12_valid.IN1
sink_channel[12] => sink_ready.IN0
sink_startofpacket => src12_startofpacket.DATAIN
sink_startofpacket => src0_startofpacket.DATAIN
sink_startofpacket => src1_startofpacket.DATAIN
sink_startofpacket => src2_startofpacket.DATAIN
sink_startofpacket => src3_startofpacket.DATAIN
sink_startofpacket => src4_startofpacket.DATAIN
sink_startofpacket => src5_startofpacket.DATAIN
sink_startofpacket => src6_startofpacket.DATAIN
sink_startofpacket => src7_startofpacket.DATAIN
sink_startofpacket => src8_startofpacket.DATAIN
sink_startofpacket => src9_startofpacket.DATAIN
sink_startofpacket => src10_startofpacket.DATAIN
sink_startofpacket => src11_startofpacket.DATAIN
sink_endofpacket => src12_endofpacket.DATAIN
sink_endofpacket => src0_endofpacket.DATAIN
sink_endofpacket => src1_endofpacket.DATAIN
sink_endofpacket => src2_endofpacket.DATAIN
sink_endofpacket => src3_endofpacket.DATAIN
sink_endofpacket => src4_endofpacket.DATAIN
sink_endofpacket => src5_endofpacket.DATAIN
sink_endofpacket => src6_endofpacket.DATAIN
sink_endofpacket => src7_endofpacket.DATAIN
sink_endofpacket => src8_endofpacket.DATAIN
sink_endofpacket => src9_endofpacket.DATAIN
sink_endofpacket => src10_endofpacket.DATAIN
sink_endofpacket => src11_endofpacket.DATAIN
src0_ready => sink_ready.IN1
src1_ready => sink_ready.IN1
src2_ready => sink_ready.IN1
src3_ready => sink_ready.IN1
src4_ready => sink_ready.IN1
src5_ready => sink_ready.IN1
src6_ready => sink_ready.IN1
src7_ready => sink_ready.IN1
src8_ready => sink_ready.IN1
src9_ready => sink_ready.IN1
src10_ready => sink_ready.IN1
src11_ready => sink_ready.IN1
src12_ready => sink_ready.IN1
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~


|main|Proyecto:u1|Proyecto_cmd_xbar_demux_002:cmd_xbar_demux_002
sink_valid[0] => src0_valid.IN0
sink_valid[0] => src1_valid.IN0
sink_data[0] => src1_data[0].DATAIN
sink_data[0] => src0_data[0].DATAIN
sink_data[1] => src1_data[1].DATAIN
sink_data[1] => src0_data[1].DATAIN
sink_data[2] => src1_data[2].DATAIN
sink_data[2] => src0_data[2].DATAIN
sink_data[3] => src1_data[3].DATAIN
sink_data[3] => src0_data[3].DATAIN
sink_data[4] => src1_data[4].DATAIN
sink_data[4] => src0_data[4].DATAIN
sink_data[5] => src1_data[5].DATAIN
sink_data[5] => src0_data[5].DATAIN
sink_data[6] => src1_data[6].DATAIN
sink_data[6] => src0_data[6].DATAIN
sink_data[7] => src1_data[7].DATAIN
sink_data[7] => src0_data[7].DATAIN
sink_data[8] => src1_data[8].DATAIN
sink_data[8] => src0_data[8].DATAIN
sink_data[9] => src1_data[9].DATAIN
sink_data[9] => src0_data[9].DATAIN
sink_data[10] => src1_data[10].DATAIN
sink_data[10] => src0_data[10].DATAIN
sink_data[11] => src1_data[11].DATAIN
sink_data[11] => src0_data[11].DATAIN
sink_data[12] => src1_data[12].DATAIN
sink_data[12] => src0_data[12].DATAIN
sink_data[13] => src1_data[13].DATAIN
sink_data[13] => src0_data[13].DATAIN
sink_data[14] => src1_data[14].DATAIN
sink_data[14] => src0_data[14].DATAIN
sink_data[15] => src1_data[15].DATAIN
sink_data[15] => src0_data[15].DATAIN
sink_data[16] => src1_data[16].DATAIN
sink_data[16] => src0_data[16].DATAIN
sink_data[17] => src1_data[17].DATAIN
sink_data[17] => src0_data[17].DATAIN
sink_data[18] => src1_data[18].DATAIN
sink_data[18] => src0_data[18].DATAIN
sink_data[19] => src1_data[19].DATAIN
sink_data[19] => src0_data[19].DATAIN
sink_data[20] => src1_data[20].DATAIN
sink_data[20] => src0_data[20].DATAIN
sink_data[21] => src1_data[21].DATAIN
sink_data[21] => src0_data[21].DATAIN
sink_data[22] => src1_data[22].DATAIN
sink_data[22] => src0_data[22].DATAIN
sink_data[23] => src1_data[23].DATAIN
sink_data[23] => src0_data[23].DATAIN
sink_data[24] => src1_data[24].DATAIN
sink_data[24] => src0_data[24].DATAIN
sink_data[25] => src1_data[25].DATAIN
sink_data[25] => src0_data[25].DATAIN
sink_data[26] => src1_data[26].DATAIN
sink_data[26] => src0_data[26].DATAIN
sink_data[27] => src1_data[27].DATAIN
sink_data[27] => src0_data[27].DATAIN
sink_data[28] => src1_data[28].DATAIN
sink_data[28] => src0_data[28].DATAIN
sink_data[29] => src1_data[29].DATAIN
sink_data[29] => src0_data[29].DATAIN
sink_data[30] => src1_data[30].DATAIN
sink_data[30] => src0_data[30].DATAIN
sink_data[31] => src1_data[31].DATAIN
sink_data[31] => src0_data[31].DATAIN
sink_data[32] => src1_data[32].DATAIN
sink_data[32] => src0_data[32].DATAIN
sink_data[33] => src1_data[33].DATAIN
sink_data[33] => src0_data[33].DATAIN
sink_data[34] => src1_data[34].DATAIN
sink_data[34] => src0_data[34].DATAIN
sink_data[35] => src1_data[35].DATAIN
sink_data[35] => src0_data[35].DATAIN
sink_data[36] => src1_data[36].DATAIN
sink_data[36] => src0_data[36].DATAIN
sink_data[37] => src1_data[37].DATAIN
sink_data[37] => src0_data[37].DATAIN
sink_data[38] => src1_data[38].DATAIN
sink_data[38] => src0_data[38].DATAIN
sink_data[39] => src1_data[39].DATAIN
sink_data[39] => src0_data[39].DATAIN
sink_data[40] => src1_data[40].DATAIN
sink_data[40] => src0_data[40].DATAIN
sink_data[41] => src1_data[41].DATAIN
sink_data[41] => src0_data[41].DATAIN
sink_data[42] => src1_data[42].DATAIN
sink_data[42] => src0_data[42].DATAIN
sink_data[43] => src1_data[43].DATAIN
sink_data[43] => src0_data[43].DATAIN
sink_data[44] => src1_data[44].DATAIN
sink_data[44] => src0_data[44].DATAIN
sink_data[45] => src1_data[45].DATAIN
sink_data[45] => src0_data[45].DATAIN
sink_data[46] => src1_data[46].DATAIN
sink_data[46] => src0_data[46].DATAIN
sink_data[47] => src1_data[47].DATAIN
sink_data[47] => src0_data[47].DATAIN
sink_data[48] => src1_data[48].DATAIN
sink_data[48] => src0_data[48].DATAIN
sink_data[49] => src1_data[49].DATAIN
sink_data[49] => src0_data[49].DATAIN
sink_data[50] => src1_data[50].DATAIN
sink_data[50] => src0_data[50].DATAIN
sink_data[51] => src1_data[51].DATAIN
sink_data[51] => src0_data[51].DATAIN
sink_data[52] => src1_data[52].DATAIN
sink_data[52] => src0_data[52].DATAIN
sink_data[53] => src1_data[53].DATAIN
sink_data[53] => src0_data[53].DATAIN
sink_data[54] => src1_data[54].DATAIN
sink_data[54] => src0_data[54].DATAIN
sink_data[55] => src1_data[55].DATAIN
sink_data[55] => src0_data[55].DATAIN
sink_data[56] => src1_data[56].DATAIN
sink_data[56] => src0_data[56].DATAIN
sink_data[57] => src1_data[57].DATAIN
sink_data[57] => src0_data[57].DATAIN
sink_data[58] => src1_data[58].DATAIN
sink_data[58] => src0_data[58].DATAIN
sink_data[59] => src1_data[59].DATAIN
sink_data[59] => src0_data[59].DATAIN
sink_data[60] => src1_data[60].DATAIN
sink_data[60] => src0_data[60].DATAIN
sink_data[61] => src1_data[61].DATAIN
sink_data[61] => src0_data[61].DATAIN
sink_data[62] => src1_data[62].DATAIN
sink_data[62] => src0_data[62].DATAIN
sink_data[63] => src1_data[63].DATAIN
sink_data[63] => src0_data[63].DATAIN
sink_data[64] => src1_data[64].DATAIN
sink_data[64] => src0_data[64].DATAIN
sink_data[65] => src1_data[65].DATAIN
sink_data[65] => src0_data[65].DATAIN
sink_data[66] => src1_data[66].DATAIN
sink_data[66] => src0_data[66].DATAIN
sink_data[67] => src1_data[67].DATAIN
sink_data[67] => src0_data[67].DATAIN
sink_data[68] => src1_data[68].DATAIN
sink_data[68] => src0_data[68].DATAIN
sink_data[69] => src1_data[69].DATAIN
sink_data[69] => src0_data[69].DATAIN
sink_data[70] => src1_data[70].DATAIN
sink_data[70] => src0_data[70].DATAIN
sink_data[71] => src1_data[71].DATAIN
sink_data[71] => src0_data[71].DATAIN
sink_data[72] => src1_data[72].DATAIN
sink_data[72] => src0_data[72].DATAIN
sink_data[73] => src1_data[73].DATAIN
sink_data[73] => src0_data[73].DATAIN
sink_data[74] => src1_data[74].DATAIN
sink_data[74] => src0_data[74].DATAIN
sink_data[75] => src1_data[75].DATAIN
sink_data[75] => src0_data[75].DATAIN
sink_data[76] => src1_data[76].DATAIN
sink_data[76] => src0_data[76].DATAIN
sink_data[77] => src1_data[77].DATAIN
sink_data[77] => src0_data[77].DATAIN
sink_data[78] => src1_data[78].DATAIN
sink_data[78] => src0_data[78].DATAIN
sink_data[79] => src1_data[79].DATAIN
sink_data[79] => src0_data[79].DATAIN
sink_data[80] => src1_data[80].DATAIN
sink_data[80] => src0_data[80].DATAIN
sink_data[81] => src1_data[81].DATAIN
sink_data[81] => src0_data[81].DATAIN
sink_data[82] => src1_data[82].DATAIN
sink_data[82] => src0_data[82].DATAIN
sink_data[83] => src1_data[83].DATAIN
sink_data[83] => src0_data[83].DATAIN
sink_data[84] => src1_data[84].DATAIN
sink_data[84] => src0_data[84].DATAIN
sink_data[85] => src1_data[85].DATAIN
sink_data[85] => src0_data[85].DATAIN
sink_data[86] => src1_data[86].DATAIN
sink_data[86] => src0_data[86].DATAIN
sink_data[87] => src1_data[87].DATAIN
sink_data[87] => src0_data[87].DATAIN
sink_data[88] => src1_data[88].DATAIN
sink_data[88] => src0_data[88].DATAIN
sink_channel[0] => src0_valid.IN1
sink_channel[0] => sink_ready.IN0
sink_channel[1] => src1_valid.IN1
sink_channel[1] => sink_ready.IN0
sink_channel[2] => src1_channel[0].DATAIN
sink_channel[2] => src0_channel[0].DATAIN
sink_channel[3] => src1_channel[1].DATAIN
sink_channel[3] => src0_channel[1].DATAIN
sink_channel[4] => src1_channel[2].DATAIN
sink_channel[4] => src0_channel[2].DATAIN
sink_channel[5] => src1_channel[3].DATAIN
sink_channel[5] => src0_channel[3].DATAIN
sink_channel[6] => src1_channel[4].DATAIN
sink_channel[6] => src0_channel[4].DATAIN
sink_channel[7] => src1_channel[5].DATAIN
sink_channel[7] => src0_channel[5].DATAIN
sink_channel[8] => src1_channel[6].DATAIN
sink_channel[8] => src0_channel[6].DATAIN
sink_channel[9] => src1_channel[7].DATAIN
sink_channel[9] => src0_channel[7].DATAIN
sink_channel[10] => src1_channel[8].DATAIN
sink_channel[10] => src0_channel[8].DATAIN
sink_channel[11] => src1_channel[9].DATAIN
sink_channel[11] => src0_channel[9].DATAIN
sink_channel[12] => src1_channel[10].DATAIN
sink_channel[12] => src0_channel[10].DATAIN
sink_startofpacket => src1_startofpacket.DATAIN
sink_startofpacket => src0_startofpacket.DATAIN
sink_endofpacket => src1_endofpacket.DATAIN
sink_endofpacket => src0_endofpacket.DATAIN
src0_ready => sink_ready.IN1
src1_ready => sink_ready.IN1
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~


|main|Proyecto:u1|Proyecto_cmd_xbar_demux_003:cmd_xbar_demux_003
sink_valid[0] => src0_valid.IN0
sink_data[0] => src0_data[0].DATAIN
sink_data[1] => src0_data[1].DATAIN
sink_data[2] => src0_data[2].DATAIN
sink_data[3] => src0_data[3].DATAIN
sink_data[4] => src0_data[4].DATAIN
sink_data[5] => src0_data[5].DATAIN
sink_data[6] => src0_data[6].DATAIN
sink_data[7] => src0_data[7].DATAIN
sink_data[8] => src0_data[8].DATAIN
sink_data[9] => src0_data[9].DATAIN
sink_data[10] => src0_data[10].DATAIN
sink_data[11] => src0_data[11].DATAIN
sink_data[12] => src0_data[12].DATAIN
sink_data[13] => src0_data[13].DATAIN
sink_data[14] => src0_data[14].DATAIN
sink_data[15] => src0_data[15].DATAIN
sink_data[16] => src0_data[16].DATAIN
sink_data[17] => src0_data[17].DATAIN
sink_data[18] => src0_data[18].DATAIN
sink_data[19] => src0_data[19].DATAIN
sink_data[20] => src0_data[20].DATAIN
sink_data[21] => src0_data[21].DATAIN
sink_data[22] => src0_data[22].DATAIN
sink_data[23] => src0_data[23].DATAIN
sink_data[24] => src0_data[24].DATAIN
sink_data[25] => src0_data[25].DATAIN
sink_data[26] => src0_data[26].DATAIN
sink_data[27] => src0_data[27].DATAIN
sink_data[28] => src0_data[28].DATAIN
sink_data[29] => src0_data[29].DATAIN
sink_data[30] => src0_data[30].DATAIN
sink_data[31] => src0_data[31].DATAIN
sink_data[32] => src0_data[32].DATAIN
sink_data[33] => src0_data[33].DATAIN
sink_data[34] => src0_data[34].DATAIN
sink_data[35] => src0_data[35].DATAIN
sink_data[36] => src0_data[36].DATAIN
sink_data[37] => src0_data[37].DATAIN
sink_data[38] => src0_data[38].DATAIN
sink_data[39] => src0_data[39].DATAIN
sink_data[40] => src0_data[40].DATAIN
sink_data[41] => src0_data[41].DATAIN
sink_data[42] => src0_data[42].DATAIN
sink_data[43] => src0_data[43].DATAIN
sink_data[44] => src0_data[44].DATAIN
sink_data[45] => src0_data[45].DATAIN
sink_data[46] => src0_data[46].DATAIN
sink_data[47] => src0_data[47].DATAIN
sink_data[48] => src0_data[48].DATAIN
sink_data[49] => src0_data[49].DATAIN
sink_data[50] => src0_data[50].DATAIN
sink_data[51] => src0_data[51].DATAIN
sink_data[52] => src0_data[52].DATAIN
sink_data[53] => src0_data[53].DATAIN
sink_data[54] => src0_data[54].DATAIN
sink_data[55] => src0_data[55].DATAIN
sink_data[56] => src0_data[56].DATAIN
sink_data[57] => src0_data[57].DATAIN
sink_data[58] => src0_data[58].DATAIN
sink_data[59] => src0_data[59].DATAIN
sink_data[60] => src0_data[60].DATAIN
sink_data[61] => src0_data[61].DATAIN
sink_data[62] => src0_data[62].DATAIN
sink_data[63] => src0_data[63].DATAIN
sink_data[64] => src0_data[64].DATAIN
sink_data[65] => src0_data[65].DATAIN
sink_data[66] => src0_data[66].DATAIN
sink_data[67] => src0_data[67].DATAIN
sink_data[68] => src0_data[68].DATAIN
sink_data[69] => src0_data[69].DATAIN
sink_data[70] => src0_data[70].DATAIN
sink_data[71] => src0_data[71].DATAIN
sink_data[72] => src0_data[72].DATAIN
sink_data[73] => src0_data[73].DATAIN
sink_data[74] => src0_data[74].DATAIN
sink_data[75] => src0_data[75].DATAIN
sink_data[76] => src0_data[76].DATAIN
sink_data[77] => src0_data[77].DATAIN
sink_data[78] => src0_data[78].DATAIN
sink_data[79] => src0_data[79].DATAIN
sink_data[80] => src0_data[80].DATAIN
sink_data[81] => src0_data[81].DATAIN
sink_data[82] => src0_data[82].DATAIN
sink_data[83] => src0_data[83].DATAIN
sink_data[84] => src0_data[84].DATAIN
sink_data[85] => src0_data[85].DATAIN
sink_data[86] => src0_data[86].DATAIN
sink_data[87] => src0_data[87].DATAIN
sink_data[88] => src0_data[88].DATAIN
sink_channel[0] => src0_valid.IN1
sink_channel[0] => sink_ready.IN0
sink_channel[1] => src0_channel[0].DATAIN
sink_channel[2] => src0_channel[1].DATAIN
sink_channel[3] => src0_channel[2].DATAIN
sink_channel[4] => src0_channel[3].DATAIN
sink_channel[5] => src0_channel[4].DATAIN
sink_channel[6] => src0_channel[5].DATAIN
sink_channel[7] => src0_channel[6].DATAIN
sink_channel[8] => src0_channel[7].DATAIN
sink_channel[9] => src0_channel[8].DATAIN
sink_channel[10] => src0_channel[9].DATAIN
sink_channel[11] => src0_channel[10].DATAIN
sink_channel[12] => src0_channel[11].DATAIN
sink_startofpacket => src0_startofpacket.DATAIN
sink_endofpacket => src0_endofpacket.DATAIN
src0_ready => sink_ready.IN1
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~


|main|Proyecto:u1|Proyecto_cmd_xbar_demux_004:cmd_xbar_demux_004
sink_valid[0] => src0_valid.IN0
sink_valid[1] => ~NO_FANOUT~
sink_valid[2] => ~NO_FANOUT~
sink_valid[3] => ~NO_FANOUT~
sink_valid[4] => ~NO_FANOUT~
sink_valid[5] => ~NO_FANOUT~
sink_valid[6] => ~NO_FANOUT~
sink_valid[7] => ~NO_FANOUT~
sink_valid[8] => ~NO_FANOUT~
sink_valid[9] => ~NO_FANOUT~
sink_valid[10] => ~NO_FANOUT~
sink_valid[11] => ~NO_FANOUT~
sink_valid[12] => ~NO_FANOUT~
sink_data[0] => src0_data[0].DATAIN
sink_data[1] => src0_data[1].DATAIN
sink_data[2] => src0_data[2].DATAIN
sink_data[3] => src0_data[3].DATAIN
sink_data[4] => src0_data[4].DATAIN
sink_data[5] => src0_data[5].DATAIN
sink_data[6] => src0_data[6].DATAIN
sink_data[7] => src0_data[7].DATAIN
sink_data[8] => src0_data[8].DATAIN
sink_data[9] => src0_data[9].DATAIN
sink_data[10] => src0_data[10].DATAIN
sink_data[11] => src0_data[11].DATAIN
sink_data[12] => src0_data[12].DATAIN
sink_data[13] => src0_data[13].DATAIN
sink_data[14] => src0_data[14].DATAIN
sink_data[15] => src0_data[15].DATAIN
sink_data[16] => src0_data[16].DATAIN
sink_data[17] => src0_data[17].DATAIN
sink_data[18] => src0_data[18].DATAIN
sink_data[19] => src0_data[19].DATAIN
sink_data[20] => src0_data[20].DATAIN
sink_data[21] => src0_data[21].DATAIN
sink_data[22] => src0_data[22].DATAIN
sink_data[23] => src0_data[23].DATAIN
sink_data[24] => src0_data[24].DATAIN
sink_data[25] => src0_data[25].DATAIN
sink_data[26] => src0_data[26].DATAIN
sink_data[27] => src0_data[27].DATAIN
sink_data[28] => src0_data[28].DATAIN
sink_data[29] => src0_data[29].DATAIN
sink_data[30] => src0_data[30].DATAIN
sink_data[31] => src0_data[31].DATAIN
sink_data[32] => src0_data[32].DATAIN
sink_data[33] => src0_data[33].DATAIN
sink_data[34] => src0_data[34].DATAIN
sink_data[35] => src0_data[35].DATAIN
sink_data[36] => src0_data[36].DATAIN
sink_data[37] => src0_data[37].DATAIN
sink_data[38] => src0_data[38].DATAIN
sink_data[39] => src0_data[39].DATAIN
sink_data[40] => src0_data[40].DATAIN
sink_data[41] => src0_data[41].DATAIN
sink_data[42] => src0_data[42].DATAIN
sink_data[43] => src0_data[43].DATAIN
sink_data[44] => src0_data[44].DATAIN
sink_data[45] => src0_data[45].DATAIN
sink_data[46] => src0_data[46].DATAIN
sink_data[47] => src0_data[47].DATAIN
sink_data[48] => src0_data[48].DATAIN
sink_data[49] => src0_data[49].DATAIN
sink_data[50] => src0_data[50].DATAIN
sink_data[51] => src0_data[51].DATAIN
sink_data[52] => src0_data[52].DATAIN
sink_data[53] => src0_data[53].DATAIN
sink_data[54] => src0_data[54].DATAIN
sink_data[55] => src0_data[55].DATAIN
sink_data[56] => src0_data[56].DATAIN
sink_data[57] => src0_data[57].DATAIN
sink_data[58] => src0_data[58].DATAIN
sink_data[59] => src0_data[59].DATAIN
sink_data[60] => src0_data[60].DATAIN
sink_data[61] => src0_data[61].DATAIN
sink_data[62] => src0_data[62].DATAIN
sink_data[63] => src0_data[63].DATAIN
sink_data[64] => src0_data[64].DATAIN
sink_data[65] => src0_data[65].DATAIN
sink_data[66] => src0_data[66].DATAIN
sink_data[67] => src0_data[67].DATAIN
sink_data[68] => src0_data[68].DATAIN
sink_data[69] => src0_data[69].DATAIN
sink_data[70] => src0_data[70].DATAIN
sink_data[71] => src0_data[71].DATAIN
sink_data[72] => src0_data[72].DATAIN
sink_data[73] => src0_data[73].DATAIN
sink_data[74] => src0_data[74].DATAIN
sink_data[75] => src0_data[75].DATAIN
sink_data[76] => src0_data[76].DATAIN
sink_data[77] => src0_data[77].DATAIN
sink_data[78] => src0_data[78].DATAIN
sink_data[79] => src0_data[79].DATAIN
sink_data[80] => src0_data[80].DATAIN
sink_data[81] => src0_data[81].DATAIN
sink_data[82] => src0_data[82].DATAIN
sink_data[83] => src0_data[83].DATAIN
sink_data[84] => src0_data[84].DATAIN
sink_data[85] => src0_data[85].DATAIN
sink_data[86] => src0_data[86].DATAIN
sink_data[87] => src0_data[87].DATAIN
sink_data[88] => src0_data[88].DATAIN
sink_channel[0] => src0_valid.IN1
sink_channel[0] => sink_ready.IN0
sink_channel[1] => src0_channel[0].DATAIN
sink_channel[2] => src0_channel[1].DATAIN
sink_channel[3] => src0_channel[2].DATAIN
sink_channel[4] => src0_channel[3].DATAIN
sink_channel[5] => src0_channel[4].DATAIN
sink_channel[6] => src0_channel[5].DATAIN
sink_channel[7] => src0_channel[6].DATAIN
sink_channel[8] => src0_channel[7].DATAIN
sink_channel[9] => src0_channel[8].DATAIN
sink_channel[10] => src0_channel[9].DATAIN
sink_channel[11] => src0_channel[10].DATAIN
sink_channel[12] => src0_channel[11].DATAIN
sink_startofpacket => src0_startofpacket.DATAIN
sink_endofpacket => src0_endofpacket.DATAIN
src0_ready => sink_ready.IN1
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~


|main|Proyecto:u1|Proyecto_cmd_xbar_mux:cmd_xbar_mux
sink0_valid => prev_request.IN0
sink0_valid => request.IN1
sink0_valid => src_valid.IN1
sink0_data[0] => src_payload.IN1
sink0_data[1] => src_payload.IN1
sink0_data[2] => src_payload.IN1
sink0_data[3] => src_payload.IN1
sink0_data[4] => src_payload.IN1
sink0_data[5] => src_payload.IN1
sink0_data[6] => src_payload.IN1
sink0_data[7] => src_payload.IN1
sink0_data[8] => src_payload.IN1
sink0_data[9] => src_payload.IN1
sink0_data[10] => src_payload.IN1
sink0_data[11] => src_payload.IN1
sink0_data[12] => src_payload.IN1
sink0_data[13] => src_payload.IN1
sink0_data[14] => src_payload.IN1
sink0_data[15] => src_payload.IN1
sink0_data[16] => src_payload.IN1
sink0_data[17] => src_payload.IN1
sink0_data[18] => src_payload.IN1
sink0_data[19] => src_payload.IN1
sink0_data[20] => src_payload.IN1
sink0_data[21] => src_payload.IN1
sink0_data[22] => src_payload.IN1
sink0_data[23] => src_payload.IN1
sink0_data[24] => src_payload.IN1
sink0_data[25] => src_payload.IN1
sink0_data[26] => src_payload.IN1
sink0_data[27] => src_payload.IN1
sink0_data[28] => src_payload.IN1
sink0_data[29] => src_payload.IN1
sink0_data[30] => src_payload.IN1
sink0_data[31] => src_payload.IN1
sink0_data[32] => src_payload.IN1
sink0_data[33] => src_payload.IN1
sink0_data[34] => src_payload.IN1
sink0_data[35] => src_payload.IN1
sink0_data[36] => src_payload.IN1
sink0_data[37] => src_payload.IN1
sink0_data[38] => src_payload.IN1
sink0_data[39] => src_payload.IN1
sink0_data[40] => src_payload.IN1
sink0_data[41] => src_payload.IN1
sink0_data[42] => src_payload.IN1
sink0_data[43] => src_payload.IN1
sink0_data[44] => src_payload.IN1
sink0_data[45] => src_payload.IN1
sink0_data[46] => src_payload.IN1
sink0_data[47] => src_payload.IN1
sink0_data[48] => src_payload.IN1
sink0_data[49] => src_payload.IN1
sink0_data[50] => src_payload.IN1
sink0_data[51] => src_payload.IN1
sink0_data[52] => src_payload.IN1
sink0_data[53] => src_payload.IN1
sink0_data[54] => src_payload.IN1
sink0_data[55] => src_payload.IN1
sink0_data[56] => src_payload.IN1
sink0_data[57] => src_payload.IN1
sink0_data[58] => src_payload.IN1
sink0_data[59] => src_payload.IN1
sink0_data[60] => src_payload.IN1
sink0_data[61] => src_payload.IN1
sink0_data[62] => src_payload.IN1
sink0_data[63] => src_payload.IN1
sink0_data[64] => src_payload.IN1
sink0_data[65] => src_payload.IN1
sink0_data[66] => src_payload.IN1
sink0_data[67] => src_payload.IN1
sink0_data[68] => src_payload.IN1
sink0_data[69] => src_payload.IN1
sink0_data[70] => src_payload.IN1
sink0_data[71] => src_payload.IN1
sink0_data[72] => locked.IN1
sink0_data[72] => src_payload.IN1
sink0_data[73] => src_payload.IN1
sink0_data[74] => src_payload.IN1
sink0_data[75] => src_payload.IN1
sink0_data[76] => src_payload.IN1
sink0_data[77] => src_payload.IN1
sink0_data[78] => src_payload.IN1
sink0_data[79] => src_payload.IN1
sink0_data[80] => src_payload.IN1
sink0_data[81] => src_payload.IN1
sink0_data[82] => src_payload.IN1
sink0_data[83] => src_payload.IN1
sink0_data[84] => src_payload.IN1
sink0_data[85] => src_payload.IN1
sink0_data[86] => src_payload.IN1
sink0_data[87] => src_payload.IN1
sink0_data[88] => src_payload.IN1
sink0_channel[0] => src_payload.IN1
sink0_channel[1] => src_payload.IN1
sink0_channel[2] => src_payload.IN1
sink0_channel[3] => src_payload.IN1
sink0_channel[4] => src_payload.IN1
sink0_channel[5] => src_payload.IN1
sink0_channel[6] => src_payload.IN1
sink0_channel[7] => src_payload.IN1
sink0_channel[8] => src_payload.IN1
sink0_channel[9] => src_payload.IN1
sink0_channel[10] => src_payload.IN1
sink0_channel[11] => src_payload.IN1
sink0_channel[12] => src_payload.IN1
sink0_startofpacket => src_payload.IN1
sink0_endofpacket => src_payload.IN1
sink0_endofpacket => prev_request.IN1
sink1_valid => prev_request.IN0
sink1_valid => request.IN1
sink1_valid => src_valid.IN1
sink1_data[0] => src_payload.IN1
sink1_data[1] => src_payload.IN1
sink1_data[2] => src_payload.IN1
sink1_data[3] => src_payload.IN1
sink1_data[4] => src_payload.IN1
sink1_data[5] => src_payload.IN1
sink1_data[6] => src_payload.IN1
sink1_data[7] => src_payload.IN1
sink1_data[8] => src_payload.IN1
sink1_data[9] => src_payload.IN1
sink1_data[10] => src_payload.IN1
sink1_data[11] => src_payload.IN1
sink1_data[12] => src_payload.IN1
sink1_data[13] => src_payload.IN1
sink1_data[14] => src_payload.IN1
sink1_data[15] => src_payload.IN1
sink1_data[16] => src_payload.IN1
sink1_data[17] => src_payload.IN1
sink1_data[18] => src_payload.IN1
sink1_data[19] => src_payload.IN1
sink1_data[20] => src_payload.IN1
sink1_data[21] => src_payload.IN1
sink1_data[22] => src_payload.IN1
sink1_data[23] => src_payload.IN1
sink1_data[24] => src_payload.IN1
sink1_data[25] => src_payload.IN1
sink1_data[26] => src_payload.IN1
sink1_data[27] => src_payload.IN1
sink1_data[28] => src_payload.IN1
sink1_data[29] => src_payload.IN1
sink1_data[30] => src_payload.IN1
sink1_data[31] => src_payload.IN1
sink1_data[32] => src_payload.IN1
sink1_data[33] => src_payload.IN1
sink1_data[34] => src_payload.IN1
sink1_data[35] => src_payload.IN1
sink1_data[36] => src_payload.IN1
sink1_data[37] => src_payload.IN1
sink1_data[38] => src_payload.IN1
sink1_data[39] => src_payload.IN1
sink1_data[40] => src_payload.IN1
sink1_data[41] => src_payload.IN1
sink1_data[42] => src_payload.IN1
sink1_data[43] => src_payload.IN1
sink1_data[44] => src_payload.IN1
sink1_data[45] => src_payload.IN1
sink1_data[46] => src_payload.IN1
sink1_data[47] => src_payload.IN1
sink1_data[48] => src_payload.IN1
sink1_data[49] => src_payload.IN1
sink1_data[50] => src_payload.IN1
sink1_data[51] => src_payload.IN1
sink1_data[52] => src_payload.IN1
sink1_data[53] => src_payload.IN1
sink1_data[54] => src_payload.IN1
sink1_data[55] => src_payload.IN1
sink1_data[56] => src_payload.IN1
sink1_data[57] => src_payload.IN1
sink1_data[58] => src_payload.IN1
sink1_data[59] => src_payload.IN1
sink1_data[60] => src_payload.IN1
sink1_data[61] => src_payload.IN1
sink1_data[62] => src_payload.IN1
sink1_data[63] => src_payload.IN1
sink1_data[64] => src_payload.IN1
sink1_data[65] => src_payload.IN1
sink1_data[66] => src_payload.IN1
sink1_data[67] => src_payload.IN1
sink1_data[68] => src_payload.IN1
sink1_data[69] => src_payload.IN1
sink1_data[70] => src_payload.IN1
sink1_data[71] => src_payload.IN1
sink1_data[72] => locked.IN1
sink1_data[72] => src_payload.IN1
sink1_data[73] => src_payload.IN1
sink1_data[74] => src_payload.IN1
sink1_data[75] => src_payload.IN1
sink1_data[76] => src_payload.IN1
sink1_data[77] => src_payload.IN1
sink1_data[78] => src_payload.IN1
sink1_data[79] => src_payload.IN1
sink1_data[80] => src_payload.IN1
sink1_data[81] => src_payload.IN1
sink1_data[82] => src_payload.IN1
sink1_data[83] => src_payload.IN1
sink1_data[84] => src_payload.IN1
sink1_data[85] => src_payload.IN1
sink1_data[86] => src_payload.IN1
sink1_data[87] => src_payload.IN1
sink1_data[88] => src_payload.IN1
sink1_channel[0] => src_payload.IN1
sink1_channel[1] => src_payload.IN1
sink1_channel[2] => src_payload.IN1
sink1_channel[3] => src_payload.IN1
sink1_channel[4] => src_payload.IN1
sink1_channel[5] => src_payload.IN1
sink1_channel[6] => src_payload.IN1
sink1_channel[7] => src_payload.IN1
sink1_channel[8] => src_payload.IN1
sink1_channel[9] => src_payload.IN1
sink1_channel[10] => src_payload.IN1
sink1_channel[11] => src_payload.IN1
sink1_channel[12] => src_payload.IN1
sink1_startofpacket => src_payload.IN1
sink1_endofpacket => src_payload.IN1
sink1_endofpacket => prev_request.IN1
src_ready => last_cycle.IN0
src_ready => sink0_ready.IN1
src_ready => sink1_ready.IN1
clk => clk.IN1
reset => reset.IN1


|main|Proyecto:u1|Proyecto_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb
clk => top_priority_reg[0].CLK
clk => top_priority_reg[1].CLK
reset => top_priority_reg[0].PRESET
reset => top_priority_reg[1].ACLR
request[0] => grant_double_vector[0].IN1
request[0] => grant_double_vector[2].IN1
request[0] => WideOr0.IN0
request[0] => _.IN1
request[0] => _.IN1
request[1] => grant_double_vector[1].IN1
request[1] => grant_double_vector[3].IN1
request[1] => WideOr0.IN1
request[1] => _.IN1
request[1] => _.IN1
increment_top_priority => top_priority_reg.OUTPUTSELECT
increment_top_priority => top_priority_reg.OUTPUTSELECT
save_top_priority => ~NO_FANOUT~


|main|Proyecto:u1|Proyecto_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
a[0] => sum.IN0
a[0] => full_adder.cout[0].IN0
a[1] => cout.IN0
a[1] => cout.IN0
a[2] => cout.IN0
a[2] => cout.IN0
a[3] => sum.IN0
b[0] => sum.IN1
b[0] => full_adder.cout[0].IN1
b[1] => cout.IN1
b[1] => cout.IN1
b[2] => cout.IN1
b[2] => cout.IN1
b[3] => sum.IN1


|main|Proyecto:u1|Proyecto_cmd_xbar_mux:cmd_xbar_mux_001
sink0_valid => prev_request.IN0
sink0_valid => request.IN1
sink0_valid => src_valid.IN1
sink0_data[0] => src_payload.IN1
sink0_data[1] => src_payload.IN1
sink0_data[2] => src_payload.IN1
sink0_data[3] => src_payload.IN1
sink0_data[4] => src_payload.IN1
sink0_data[5] => src_payload.IN1
sink0_data[6] => src_payload.IN1
sink0_data[7] => src_payload.IN1
sink0_data[8] => src_payload.IN1
sink0_data[9] => src_payload.IN1
sink0_data[10] => src_payload.IN1
sink0_data[11] => src_payload.IN1
sink0_data[12] => src_payload.IN1
sink0_data[13] => src_payload.IN1
sink0_data[14] => src_payload.IN1
sink0_data[15] => src_payload.IN1
sink0_data[16] => src_payload.IN1
sink0_data[17] => src_payload.IN1
sink0_data[18] => src_payload.IN1
sink0_data[19] => src_payload.IN1
sink0_data[20] => src_payload.IN1
sink0_data[21] => src_payload.IN1
sink0_data[22] => src_payload.IN1
sink0_data[23] => src_payload.IN1
sink0_data[24] => src_payload.IN1
sink0_data[25] => src_payload.IN1
sink0_data[26] => src_payload.IN1
sink0_data[27] => src_payload.IN1
sink0_data[28] => src_payload.IN1
sink0_data[29] => src_payload.IN1
sink0_data[30] => src_payload.IN1
sink0_data[31] => src_payload.IN1
sink0_data[32] => src_payload.IN1
sink0_data[33] => src_payload.IN1
sink0_data[34] => src_payload.IN1
sink0_data[35] => src_payload.IN1
sink0_data[36] => src_payload.IN1
sink0_data[37] => src_payload.IN1
sink0_data[38] => src_payload.IN1
sink0_data[39] => src_payload.IN1
sink0_data[40] => src_payload.IN1
sink0_data[41] => src_payload.IN1
sink0_data[42] => src_payload.IN1
sink0_data[43] => src_payload.IN1
sink0_data[44] => src_payload.IN1
sink0_data[45] => src_payload.IN1
sink0_data[46] => src_payload.IN1
sink0_data[47] => src_payload.IN1
sink0_data[48] => src_payload.IN1
sink0_data[49] => src_payload.IN1
sink0_data[50] => src_payload.IN1
sink0_data[51] => src_payload.IN1
sink0_data[52] => src_payload.IN1
sink0_data[53] => src_payload.IN1
sink0_data[54] => src_payload.IN1
sink0_data[55] => src_payload.IN1
sink0_data[56] => src_payload.IN1
sink0_data[57] => src_payload.IN1
sink0_data[58] => src_payload.IN1
sink0_data[59] => src_payload.IN1
sink0_data[60] => src_payload.IN1
sink0_data[61] => src_payload.IN1
sink0_data[62] => src_payload.IN1
sink0_data[63] => src_payload.IN1
sink0_data[64] => src_payload.IN1
sink0_data[65] => src_payload.IN1
sink0_data[66] => src_payload.IN1
sink0_data[67] => src_payload.IN1
sink0_data[68] => src_payload.IN1
sink0_data[69] => src_payload.IN1
sink0_data[70] => src_payload.IN1
sink0_data[71] => src_payload.IN1
sink0_data[72] => locked.IN1
sink0_data[72] => src_payload.IN1
sink0_data[73] => src_payload.IN1
sink0_data[74] => src_payload.IN1
sink0_data[75] => src_payload.IN1
sink0_data[76] => src_payload.IN1
sink0_data[77] => src_payload.IN1
sink0_data[78] => src_payload.IN1
sink0_data[79] => src_payload.IN1
sink0_data[80] => src_payload.IN1
sink0_data[81] => src_payload.IN1
sink0_data[82] => src_payload.IN1
sink0_data[83] => src_payload.IN1
sink0_data[84] => src_payload.IN1
sink0_data[85] => src_payload.IN1
sink0_data[86] => src_payload.IN1
sink0_data[87] => src_payload.IN1
sink0_data[88] => src_payload.IN1
sink0_channel[0] => src_payload.IN1
sink0_channel[1] => src_payload.IN1
sink0_channel[2] => src_payload.IN1
sink0_channel[3] => src_payload.IN1
sink0_channel[4] => src_payload.IN1
sink0_channel[5] => src_payload.IN1
sink0_channel[6] => src_payload.IN1
sink0_channel[7] => src_payload.IN1
sink0_channel[8] => src_payload.IN1
sink0_channel[9] => src_payload.IN1
sink0_channel[10] => src_payload.IN1
sink0_channel[11] => src_payload.IN1
sink0_channel[12] => src_payload.IN1
sink0_startofpacket => src_payload.IN1
sink0_endofpacket => src_payload.IN1
sink0_endofpacket => prev_request.IN1
sink1_valid => prev_request.IN0
sink1_valid => request.IN1
sink1_valid => src_valid.IN1
sink1_data[0] => src_payload.IN1
sink1_data[1] => src_payload.IN1
sink1_data[2] => src_payload.IN1
sink1_data[3] => src_payload.IN1
sink1_data[4] => src_payload.IN1
sink1_data[5] => src_payload.IN1
sink1_data[6] => src_payload.IN1
sink1_data[7] => src_payload.IN1
sink1_data[8] => src_payload.IN1
sink1_data[9] => src_payload.IN1
sink1_data[10] => src_payload.IN1
sink1_data[11] => src_payload.IN1
sink1_data[12] => src_payload.IN1
sink1_data[13] => src_payload.IN1
sink1_data[14] => src_payload.IN1
sink1_data[15] => src_payload.IN1
sink1_data[16] => src_payload.IN1
sink1_data[17] => src_payload.IN1
sink1_data[18] => src_payload.IN1
sink1_data[19] => src_payload.IN1
sink1_data[20] => src_payload.IN1
sink1_data[21] => src_payload.IN1
sink1_data[22] => src_payload.IN1
sink1_data[23] => src_payload.IN1
sink1_data[24] => src_payload.IN1
sink1_data[25] => src_payload.IN1
sink1_data[26] => src_payload.IN1
sink1_data[27] => src_payload.IN1
sink1_data[28] => src_payload.IN1
sink1_data[29] => src_payload.IN1
sink1_data[30] => src_payload.IN1
sink1_data[31] => src_payload.IN1
sink1_data[32] => src_payload.IN1
sink1_data[33] => src_payload.IN1
sink1_data[34] => src_payload.IN1
sink1_data[35] => src_payload.IN1
sink1_data[36] => src_payload.IN1
sink1_data[37] => src_payload.IN1
sink1_data[38] => src_payload.IN1
sink1_data[39] => src_payload.IN1
sink1_data[40] => src_payload.IN1
sink1_data[41] => src_payload.IN1
sink1_data[42] => src_payload.IN1
sink1_data[43] => src_payload.IN1
sink1_data[44] => src_payload.IN1
sink1_data[45] => src_payload.IN1
sink1_data[46] => src_payload.IN1
sink1_data[47] => src_payload.IN1
sink1_data[48] => src_payload.IN1
sink1_data[49] => src_payload.IN1
sink1_data[50] => src_payload.IN1
sink1_data[51] => src_payload.IN1
sink1_data[52] => src_payload.IN1
sink1_data[53] => src_payload.IN1
sink1_data[54] => src_payload.IN1
sink1_data[55] => src_payload.IN1
sink1_data[56] => src_payload.IN1
sink1_data[57] => src_payload.IN1
sink1_data[58] => src_payload.IN1
sink1_data[59] => src_payload.IN1
sink1_data[60] => src_payload.IN1
sink1_data[61] => src_payload.IN1
sink1_data[62] => src_payload.IN1
sink1_data[63] => src_payload.IN1
sink1_data[64] => src_payload.IN1
sink1_data[65] => src_payload.IN1
sink1_data[66] => src_payload.IN1
sink1_data[67] => src_payload.IN1
sink1_data[68] => src_payload.IN1
sink1_data[69] => src_payload.IN1
sink1_data[70] => src_payload.IN1
sink1_data[71] => src_payload.IN1
sink1_data[72] => locked.IN1
sink1_data[72] => src_payload.IN1
sink1_data[73] => src_payload.IN1
sink1_data[74] => src_payload.IN1
sink1_data[75] => src_payload.IN1
sink1_data[76] => src_payload.IN1
sink1_data[77] => src_payload.IN1
sink1_data[78] => src_payload.IN1
sink1_data[79] => src_payload.IN1
sink1_data[80] => src_payload.IN1
sink1_data[81] => src_payload.IN1
sink1_data[82] => src_payload.IN1
sink1_data[83] => src_payload.IN1
sink1_data[84] => src_payload.IN1
sink1_data[85] => src_payload.IN1
sink1_data[86] => src_payload.IN1
sink1_data[87] => src_payload.IN1
sink1_data[88] => src_payload.IN1
sink1_channel[0] => src_payload.IN1
sink1_channel[1] => src_payload.IN1
sink1_channel[2] => src_payload.IN1
sink1_channel[3] => src_payload.IN1
sink1_channel[4] => src_payload.IN1
sink1_channel[5] => src_payload.IN1
sink1_channel[6] => src_payload.IN1
sink1_channel[7] => src_payload.IN1
sink1_channel[8] => src_payload.IN1
sink1_channel[9] => src_payload.IN1
sink1_channel[10] => src_payload.IN1
sink1_channel[11] => src_payload.IN1
sink1_channel[12] => src_payload.IN1
sink1_startofpacket => src_payload.IN1
sink1_endofpacket => src_payload.IN1
sink1_endofpacket => prev_request.IN1
src_ready => last_cycle.IN0
src_ready => sink0_ready.IN1
src_ready => sink1_ready.IN1
clk => clk.IN1
reset => reset.IN1


|main|Proyecto:u1|Proyecto_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb
clk => top_priority_reg[0].CLK
clk => top_priority_reg[1].CLK
reset => top_priority_reg[0].PRESET
reset => top_priority_reg[1].ACLR
request[0] => grant_double_vector[0].IN1
request[0] => grant_double_vector[2].IN1
request[0] => WideOr0.IN0
request[0] => _.IN1
request[0] => _.IN1
request[1] => grant_double_vector[1].IN1
request[1] => grant_double_vector[3].IN1
request[1] => WideOr0.IN1
request[1] => _.IN1
request[1] => _.IN1
increment_top_priority => top_priority_reg.OUTPUTSELECT
increment_top_priority => top_priority_reg.OUTPUTSELECT
save_top_priority => ~NO_FANOUT~


|main|Proyecto:u1|Proyecto_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
a[0] => sum.IN0
a[0] => full_adder.cout[0].IN0
a[1] => cout.IN0
a[1] => cout.IN0
a[2] => cout.IN0
a[2] => cout.IN0
a[3] => sum.IN0
b[0] => sum.IN1
b[0] => full_adder.cout[0].IN1
b[1] => cout.IN1
b[1] => cout.IN1
b[2] => cout.IN1
b[2] => cout.IN1
b[3] => sum.IN1


|main|Proyecto:u1|Proyecto_cmd_xbar_mux_004:cmd_xbar_mux_004
sink0_valid => prev_request.IN0
sink0_valid => request.IN1
sink0_valid => src_valid.IN1
sink0_data[0] => src_payload.IN1
sink0_data[1] => src_payload.IN1
sink0_data[2] => src_payload.IN1
sink0_data[3] => src_payload.IN1
sink0_data[4] => src_payload.IN1
sink0_data[5] => src_payload.IN1
sink0_data[6] => src_payload.IN1
sink0_data[7] => src_payload.IN1
sink0_data[8] => src_payload.IN1
sink0_data[9] => src_payload.IN1
sink0_data[10] => src_payload.IN1
sink0_data[11] => src_payload.IN1
sink0_data[12] => src_payload.IN1
sink0_data[13] => src_payload.IN1
sink0_data[14] => src_payload.IN1
sink0_data[15] => src_payload.IN1
sink0_data[16] => src_payload.IN1
sink0_data[17] => src_payload.IN1
sink0_data[18] => src_payload.IN1
sink0_data[19] => src_payload.IN1
sink0_data[20] => src_payload.IN1
sink0_data[21] => src_payload.IN1
sink0_data[22] => src_payload.IN1
sink0_data[23] => src_payload.IN1
sink0_data[24] => src_payload.IN1
sink0_data[25] => src_payload.IN1
sink0_data[26] => src_payload.IN1
sink0_data[27] => src_payload.IN1
sink0_data[28] => src_payload.IN1
sink0_data[29] => src_payload.IN1
sink0_data[30] => src_payload.IN1
sink0_data[31] => src_payload.IN1
sink0_data[32] => src_payload.IN1
sink0_data[33] => src_payload.IN1
sink0_data[34] => src_payload.IN1
sink0_data[35] => src_payload.IN1
sink0_data[36] => src_payload.IN1
sink0_data[37] => src_payload.IN1
sink0_data[38] => src_payload.IN1
sink0_data[39] => src_payload.IN1
sink0_data[40] => src_payload.IN1
sink0_data[41] => src_payload.IN1
sink0_data[42] => src_payload.IN1
sink0_data[43] => src_payload.IN1
sink0_data[44] => src_payload.IN1
sink0_data[45] => src_payload.IN1
sink0_data[46] => src_payload.IN1
sink0_data[47] => src_payload.IN1
sink0_data[48] => src_payload.IN1
sink0_data[49] => src_payload.IN1
sink0_data[50] => src_payload.IN1
sink0_data[51] => src_payload.IN1
sink0_data[52] => src_payload.IN1
sink0_data[53] => src_payload.IN1
sink0_data[54] => src_payload.IN1
sink0_data[55] => src_payload.IN1
sink0_data[56] => src_payload.IN1
sink0_data[57] => src_payload.IN1
sink0_data[58] => src_payload.IN1
sink0_data[59] => src_payload.IN1
sink0_data[60] => src_payload.IN1
sink0_data[61] => src_payload.IN1
sink0_data[62] => src_payload.IN1
sink0_data[63] => src_payload.IN1
sink0_data[64] => src_payload.IN1
sink0_data[65] => src_payload.IN1
sink0_data[66] => src_payload.IN1
sink0_data[67] => src_payload.IN1
sink0_data[68] => src_payload.IN1
sink0_data[69] => src_payload.IN1
sink0_data[70] => src_payload.IN1
sink0_data[71] => src_payload.IN1
sink0_data[72] => locked.IN1
sink0_data[72] => src_payload.IN1
sink0_data[73] => src_payload.IN1
sink0_data[74] => src_payload.IN1
sink0_data[75] => src_payload.IN1
sink0_data[76] => src_payload.IN1
sink0_data[77] => src_payload.IN1
sink0_data[78] => src_payload.IN1
sink0_data[79] => src_payload.IN1
sink0_data[80] => src_payload.IN1
sink0_data[81] => src_payload.IN1
sink0_data[82] => src_payload.IN1
sink0_data[83] => src_payload.IN1
sink0_data[84] => src_payload.IN1
sink0_data[85] => src_payload.IN1
sink0_data[86] => src_payload.IN1
sink0_data[87] => src_payload.IN1
sink0_data[88] => src_payload.IN1
sink0_channel[0] => src_payload.IN1
sink0_channel[1] => src_payload.IN1
sink0_channel[2] => src_payload.IN1
sink0_channel[3] => src_payload.IN1
sink0_channel[4] => src_payload.IN1
sink0_channel[5] => src_payload.IN1
sink0_channel[6] => src_payload.IN1
sink0_channel[7] => src_payload.IN1
sink0_channel[8] => src_payload.IN1
sink0_channel[9] => src_payload.IN1
sink0_channel[10] => src_payload.IN1
sink0_channel[11] => src_payload.IN1
sink0_channel[12] => src_payload.IN1
sink0_startofpacket => src_payload.IN1
sink0_endofpacket => src_payload.IN1
sink0_endofpacket => prev_request.IN1
sink1_valid => prev_request.IN0
sink1_valid => request.IN1
sink1_valid => src_valid.IN1
sink1_data[0] => src_payload.IN1
sink1_data[1] => src_payload.IN1
sink1_data[2] => src_payload.IN1
sink1_data[3] => src_payload.IN1
sink1_data[4] => src_payload.IN1
sink1_data[5] => src_payload.IN1
sink1_data[6] => src_payload.IN1
sink1_data[7] => src_payload.IN1
sink1_data[8] => src_payload.IN1
sink1_data[9] => src_payload.IN1
sink1_data[10] => src_payload.IN1
sink1_data[11] => src_payload.IN1
sink1_data[12] => src_payload.IN1
sink1_data[13] => src_payload.IN1
sink1_data[14] => src_payload.IN1
sink1_data[15] => src_payload.IN1
sink1_data[16] => src_payload.IN1
sink1_data[17] => src_payload.IN1
sink1_data[18] => src_payload.IN1
sink1_data[19] => src_payload.IN1
sink1_data[20] => src_payload.IN1
sink1_data[21] => src_payload.IN1
sink1_data[22] => src_payload.IN1
sink1_data[23] => src_payload.IN1
sink1_data[24] => src_payload.IN1
sink1_data[25] => src_payload.IN1
sink1_data[26] => src_payload.IN1
sink1_data[27] => src_payload.IN1
sink1_data[28] => src_payload.IN1
sink1_data[29] => src_payload.IN1
sink1_data[30] => src_payload.IN1
sink1_data[31] => src_payload.IN1
sink1_data[32] => src_payload.IN1
sink1_data[33] => src_payload.IN1
sink1_data[34] => src_payload.IN1
sink1_data[35] => src_payload.IN1
sink1_data[36] => src_payload.IN1
sink1_data[37] => src_payload.IN1
sink1_data[38] => src_payload.IN1
sink1_data[39] => src_payload.IN1
sink1_data[40] => src_payload.IN1
sink1_data[41] => src_payload.IN1
sink1_data[42] => src_payload.IN1
sink1_data[43] => src_payload.IN1
sink1_data[44] => src_payload.IN1
sink1_data[45] => src_payload.IN1
sink1_data[46] => src_payload.IN1
sink1_data[47] => src_payload.IN1
sink1_data[48] => src_payload.IN1
sink1_data[49] => src_payload.IN1
sink1_data[50] => src_payload.IN1
sink1_data[51] => src_payload.IN1
sink1_data[52] => src_payload.IN1
sink1_data[53] => src_payload.IN1
sink1_data[54] => src_payload.IN1
sink1_data[55] => src_payload.IN1
sink1_data[56] => src_payload.IN1
sink1_data[57] => src_payload.IN1
sink1_data[58] => src_payload.IN1
sink1_data[59] => src_payload.IN1
sink1_data[60] => src_payload.IN1
sink1_data[61] => src_payload.IN1
sink1_data[62] => src_payload.IN1
sink1_data[63] => src_payload.IN1
sink1_data[64] => src_payload.IN1
sink1_data[65] => src_payload.IN1
sink1_data[66] => src_payload.IN1
sink1_data[67] => src_payload.IN1
sink1_data[68] => src_payload.IN1
sink1_data[69] => src_payload.IN1
sink1_data[70] => src_payload.IN1
sink1_data[71] => src_payload.IN1
sink1_data[72] => locked.IN1
sink1_data[72] => src_payload.IN1
sink1_data[73] => src_payload.IN1
sink1_data[74] => src_payload.IN1
sink1_data[75] => src_payload.IN1
sink1_data[76] => src_payload.IN1
sink1_data[77] => src_payload.IN1
sink1_data[78] => src_payload.IN1
sink1_data[79] => src_payload.IN1
sink1_data[80] => src_payload.IN1
sink1_data[81] => src_payload.IN1
sink1_data[82] => src_payload.IN1
sink1_data[83] => src_payload.IN1
sink1_data[84] => src_payload.IN1
sink1_data[85] => src_payload.IN1
sink1_data[86] => src_payload.IN1
sink1_data[87] => src_payload.IN1
sink1_data[88] => src_payload.IN1
sink1_channel[0] => src_payload.IN1
sink1_channel[1] => src_payload.IN1
sink1_channel[2] => src_payload.IN1
sink1_channel[3] => src_payload.IN1
sink1_channel[4] => src_payload.IN1
sink1_channel[5] => src_payload.IN1
sink1_channel[6] => src_payload.IN1
sink1_channel[7] => src_payload.IN1
sink1_channel[8] => src_payload.IN1
sink1_channel[9] => src_payload.IN1
sink1_channel[10] => src_payload.IN1
sink1_channel[11] => src_payload.IN1
sink1_channel[12] => src_payload.IN1
sink1_startofpacket => src_payload.IN1
sink1_endofpacket => src_payload.IN1
sink1_endofpacket => prev_request.IN1
sink2_valid => prev_request.IN0
sink2_valid => request.IN1
sink2_valid => src_valid.IN1
sink2_data[0] => src_payload.IN1
sink2_data[1] => src_payload.IN1
sink2_data[2] => src_payload.IN1
sink2_data[3] => src_payload.IN1
sink2_data[4] => src_payload.IN1
sink2_data[5] => src_payload.IN1
sink2_data[6] => src_payload.IN1
sink2_data[7] => src_payload.IN1
sink2_data[8] => src_payload.IN1
sink2_data[9] => src_payload.IN1
sink2_data[10] => src_payload.IN1
sink2_data[11] => src_payload.IN1
sink2_data[12] => src_payload.IN1
sink2_data[13] => src_payload.IN1
sink2_data[14] => src_payload.IN1
sink2_data[15] => src_payload.IN1
sink2_data[16] => src_payload.IN1
sink2_data[17] => src_payload.IN1
sink2_data[18] => src_payload.IN1
sink2_data[19] => src_payload.IN1
sink2_data[20] => src_payload.IN1
sink2_data[21] => src_payload.IN1
sink2_data[22] => src_payload.IN1
sink2_data[23] => src_payload.IN1
sink2_data[24] => src_payload.IN1
sink2_data[25] => src_payload.IN1
sink2_data[26] => src_payload.IN1
sink2_data[27] => src_payload.IN1
sink2_data[28] => src_payload.IN1
sink2_data[29] => src_payload.IN1
sink2_data[30] => src_payload.IN1
sink2_data[31] => src_payload.IN1
sink2_data[32] => src_payload.IN1
sink2_data[33] => src_payload.IN1
sink2_data[34] => src_payload.IN1
sink2_data[35] => src_payload.IN1
sink2_data[36] => src_payload.IN1
sink2_data[37] => src_payload.IN1
sink2_data[38] => src_payload.IN1
sink2_data[39] => src_payload.IN1
sink2_data[40] => src_payload.IN1
sink2_data[41] => src_payload.IN1
sink2_data[42] => src_payload.IN1
sink2_data[43] => src_payload.IN1
sink2_data[44] => src_payload.IN1
sink2_data[45] => src_payload.IN1
sink2_data[46] => src_payload.IN1
sink2_data[47] => src_payload.IN1
sink2_data[48] => src_payload.IN1
sink2_data[49] => src_payload.IN1
sink2_data[50] => src_payload.IN1
sink2_data[51] => src_payload.IN1
sink2_data[52] => src_payload.IN1
sink2_data[53] => src_payload.IN1
sink2_data[54] => src_payload.IN1
sink2_data[55] => src_payload.IN1
sink2_data[56] => src_payload.IN1
sink2_data[57] => src_payload.IN1
sink2_data[58] => src_payload.IN1
sink2_data[59] => src_payload.IN1
sink2_data[60] => src_payload.IN1
sink2_data[61] => src_payload.IN1
sink2_data[62] => src_payload.IN1
sink2_data[63] => src_payload.IN1
sink2_data[64] => src_payload.IN1
sink2_data[65] => src_payload.IN1
sink2_data[66] => src_payload.IN1
sink2_data[67] => src_payload.IN1
sink2_data[68] => src_payload.IN1
sink2_data[69] => src_payload.IN1
sink2_data[70] => src_payload.IN1
sink2_data[71] => src_payload.IN1
sink2_data[72] => locked.IN1
sink2_data[72] => src_payload.IN1
sink2_data[73] => src_payload.IN1
sink2_data[74] => src_payload.IN1
sink2_data[75] => src_payload.IN1
sink2_data[76] => src_payload.IN1
sink2_data[77] => src_payload.IN1
sink2_data[78] => src_payload.IN1
sink2_data[79] => src_payload.IN1
sink2_data[80] => src_payload.IN1
sink2_data[81] => src_payload.IN1
sink2_data[82] => src_payload.IN1
sink2_data[83] => src_payload.IN1
sink2_data[84] => src_payload.IN1
sink2_data[85] => src_payload.IN1
sink2_data[86] => src_payload.IN1
sink2_data[87] => src_payload.IN1
sink2_data[88] => src_payload.IN1
sink2_channel[0] => src_payload.IN1
sink2_channel[1] => src_payload.IN1
sink2_channel[2] => src_payload.IN1
sink2_channel[3] => src_payload.IN1
sink2_channel[4] => src_payload.IN1
sink2_channel[5] => src_payload.IN1
sink2_channel[6] => src_payload.IN1
sink2_channel[7] => src_payload.IN1
sink2_channel[8] => src_payload.IN1
sink2_channel[9] => src_payload.IN1
sink2_channel[10] => src_payload.IN1
sink2_channel[11] => src_payload.IN1
sink2_channel[12] => src_payload.IN1
sink2_startofpacket => src_payload.IN1
sink2_endofpacket => src_payload.IN1
sink2_endofpacket => prev_request.IN1
src_ready => last_cycle.IN0
src_ready => sink0_ready.IN1
src_ready => sink1_ready.IN1
src_ready => sink2_ready.IN1
clk => clk.IN1
reset => reset.IN1


|main|Proyecto:u1|Proyecto_cmd_xbar_mux_004:cmd_xbar_mux_004|altera_merlin_arbitrator:arb
clk => top_priority_reg[0].CLK
clk => top_priority_reg[1].CLK
clk => top_priority_reg[2].CLK
reset => top_priority_reg[0].PRESET
reset => top_priority_reg[1].ACLR
reset => top_priority_reg[2].ACLR
request[0] => grant_double_vector[0].IN1
request[0] => grant_double_vector[3].IN1
request[0] => WideOr0.IN0
request[0] => _.IN1
request[0] => _.IN1
request[1] => grant_double_vector[1].IN1
request[1] => grant_double_vector[4].IN1
request[1] => WideOr0.IN1
request[1] => _.IN1
request[1] => _.IN1
request[2] => grant_double_vector[2].IN1
request[2] => grant_double_vector[5].IN1
request[2] => WideOr0.IN2
request[2] => _.IN1
request[2] => _.IN1
increment_top_priority => top_priority_reg.OUTPUTSELECT
increment_top_priority => top_priority_reg.OUTPUTSELECT
increment_top_priority => top_priority_reg.OUTPUTSELECT
save_top_priority => ~NO_FANOUT~


|main|Proyecto:u1|Proyecto_cmd_xbar_mux_004:cmd_xbar_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
a[0] => sum.IN0
a[0] => full_adder.cout[0].IN0
a[1] => cout.IN0
a[1] => cout.IN0
a[2] => cout.IN0
a[2] => cout.IN0
a[3] => cout.IN0
a[3] => cout.IN0
a[4] => cout.IN0
a[4] => cout.IN0
a[5] => sum.IN0
b[0] => sum.IN1
b[0] => full_adder.cout[0].IN1
b[1] => cout.IN1
b[1] => cout.IN1
b[2] => cout.IN1
b[2] => cout.IN1
b[3] => cout.IN1
b[3] => cout.IN1
b[4] => cout.IN1
b[4] => cout.IN1
b[5] => sum.IN1


|main|Proyecto:u1|Proyecto_cmd_xbar_mux:cmd_xbar_mux_009
sink0_valid => prev_request.IN0
sink0_valid => request.IN1
sink0_valid => src_valid.IN1
sink0_data[0] => src_payload.IN1
sink0_data[1] => src_payload.IN1
sink0_data[2] => src_payload.IN1
sink0_data[3] => src_payload.IN1
sink0_data[4] => src_payload.IN1
sink0_data[5] => src_payload.IN1
sink0_data[6] => src_payload.IN1
sink0_data[7] => src_payload.IN1
sink0_data[8] => src_payload.IN1
sink0_data[9] => src_payload.IN1
sink0_data[10] => src_payload.IN1
sink0_data[11] => src_payload.IN1
sink0_data[12] => src_payload.IN1
sink0_data[13] => src_payload.IN1
sink0_data[14] => src_payload.IN1
sink0_data[15] => src_payload.IN1
sink0_data[16] => src_payload.IN1
sink0_data[17] => src_payload.IN1
sink0_data[18] => src_payload.IN1
sink0_data[19] => src_payload.IN1
sink0_data[20] => src_payload.IN1
sink0_data[21] => src_payload.IN1
sink0_data[22] => src_payload.IN1
sink0_data[23] => src_payload.IN1
sink0_data[24] => src_payload.IN1
sink0_data[25] => src_payload.IN1
sink0_data[26] => src_payload.IN1
sink0_data[27] => src_payload.IN1
sink0_data[28] => src_payload.IN1
sink0_data[29] => src_payload.IN1
sink0_data[30] => src_payload.IN1
sink0_data[31] => src_payload.IN1
sink0_data[32] => src_payload.IN1
sink0_data[33] => src_payload.IN1
sink0_data[34] => src_payload.IN1
sink0_data[35] => src_payload.IN1
sink0_data[36] => src_payload.IN1
sink0_data[37] => src_payload.IN1
sink0_data[38] => src_payload.IN1
sink0_data[39] => src_payload.IN1
sink0_data[40] => src_payload.IN1
sink0_data[41] => src_payload.IN1
sink0_data[42] => src_payload.IN1
sink0_data[43] => src_payload.IN1
sink0_data[44] => src_payload.IN1
sink0_data[45] => src_payload.IN1
sink0_data[46] => src_payload.IN1
sink0_data[47] => src_payload.IN1
sink0_data[48] => src_payload.IN1
sink0_data[49] => src_payload.IN1
sink0_data[50] => src_payload.IN1
sink0_data[51] => src_payload.IN1
sink0_data[52] => src_payload.IN1
sink0_data[53] => src_payload.IN1
sink0_data[54] => src_payload.IN1
sink0_data[55] => src_payload.IN1
sink0_data[56] => src_payload.IN1
sink0_data[57] => src_payload.IN1
sink0_data[58] => src_payload.IN1
sink0_data[59] => src_payload.IN1
sink0_data[60] => src_payload.IN1
sink0_data[61] => src_payload.IN1
sink0_data[62] => src_payload.IN1
sink0_data[63] => src_payload.IN1
sink0_data[64] => src_payload.IN1
sink0_data[65] => src_payload.IN1
sink0_data[66] => src_payload.IN1
sink0_data[67] => src_payload.IN1
sink0_data[68] => src_payload.IN1
sink0_data[69] => src_payload.IN1
sink0_data[70] => src_payload.IN1
sink0_data[71] => src_payload.IN1
sink0_data[72] => locked.IN1
sink0_data[72] => src_payload.IN1
sink0_data[73] => src_payload.IN1
sink0_data[74] => src_payload.IN1
sink0_data[75] => src_payload.IN1
sink0_data[76] => src_payload.IN1
sink0_data[77] => src_payload.IN1
sink0_data[78] => src_payload.IN1
sink0_data[79] => src_payload.IN1
sink0_data[80] => src_payload.IN1
sink0_data[81] => src_payload.IN1
sink0_data[82] => src_payload.IN1
sink0_data[83] => src_payload.IN1
sink0_data[84] => src_payload.IN1
sink0_data[85] => src_payload.IN1
sink0_data[86] => src_payload.IN1
sink0_data[87] => src_payload.IN1
sink0_data[88] => src_payload.IN1
sink0_channel[0] => src_payload.IN1
sink0_channel[1] => src_payload.IN1
sink0_channel[2] => src_payload.IN1
sink0_channel[3] => src_payload.IN1
sink0_channel[4] => src_payload.IN1
sink0_channel[5] => src_payload.IN1
sink0_channel[6] => src_payload.IN1
sink0_channel[7] => src_payload.IN1
sink0_channel[8] => src_payload.IN1
sink0_channel[9] => src_payload.IN1
sink0_channel[10] => src_payload.IN1
sink0_channel[11] => src_payload.IN1
sink0_channel[12] => src_payload.IN1
sink0_startofpacket => src_payload.IN1
sink0_endofpacket => src_payload.IN1
sink0_endofpacket => prev_request.IN1
sink1_valid => prev_request.IN0
sink1_valid => request.IN1
sink1_valid => src_valid.IN1
sink1_data[0] => src_payload.IN1
sink1_data[1] => src_payload.IN1
sink1_data[2] => src_payload.IN1
sink1_data[3] => src_payload.IN1
sink1_data[4] => src_payload.IN1
sink1_data[5] => src_payload.IN1
sink1_data[6] => src_payload.IN1
sink1_data[7] => src_payload.IN1
sink1_data[8] => src_payload.IN1
sink1_data[9] => src_payload.IN1
sink1_data[10] => src_payload.IN1
sink1_data[11] => src_payload.IN1
sink1_data[12] => src_payload.IN1
sink1_data[13] => src_payload.IN1
sink1_data[14] => src_payload.IN1
sink1_data[15] => src_payload.IN1
sink1_data[16] => src_payload.IN1
sink1_data[17] => src_payload.IN1
sink1_data[18] => src_payload.IN1
sink1_data[19] => src_payload.IN1
sink1_data[20] => src_payload.IN1
sink1_data[21] => src_payload.IN1
sink1_data[22] => src_payload.IN1
sink1_data[23] => src_payload.IN1
sink1_data[24] => src_payload.IN1
sink1_data[25] => src_payload.IN1
sink1_data[26] => src_payload.IN1
sink1_data[27] => src_payload.IN1
sink1_data[28] => src_payload.IN1
sink1_data[29] => src_payload.IN1
sink1_data[30] => src_payload.IN1
sink1_data[31] => src_payload.IN1
sink1_data[32] => src_payload.IN1
sink1_data[33] => src_payload.IN1
sink1_data[34] => src_payload.IN1
sink1_data[35] => src_payload.IN1
sink1_data[36] => src_payload.IN1
sink1_data[37] => src_payload.IN1
sink1_data[38] => src_payload.IN1
sink1_data[39] => src_payload.IN1
sink1_data[40] => src_payload.IN1
sink1_data[41] => src_payload.IN1
sink1_data[42] => src_payload.IN1
sink1_data[43] => src_payload.IN1
sink1_data[44] => src_payload.IN1
sink1_data[45] => src_payload.IN1
sink1_data[46] => src_payload.IN1
sink1_data[47] => src_payload.IN1
sink1_data[48] => src_payload.IN1
sink1_data[49] => src_payload.IN1
sink1_data[50] => src_payload.IN1
sink1_data[51] => src_payload.IN1
sink1_data[52] => src_payload.IN1
sink1_data[53] => src_payload.IN1
sink1_data[54] => src_payload.IN1
sink1_data[55] => src_payload.IN1
sink1_data[56] => src_payload.IN1
sink1_data[57] => src_payload.IN1
sink1_data[58] => src_payload.IN1
sink1_data[59] => src_payload.IN1
sink1_data[60] => src_payload.IN1
sink1_data[61] => src_payload.IN1
sink1_data[62] => src_payload.IN1
sink1_data[63] => src_payload.IN1
sink1_data[64] => src_payload.IN1
sink1_data[65] => src_payload.IN1
sink1_data[66] => src_payload.IN1
sink1_data[67] => src_payload.IN1
sink1_data[68] => src_payload.IN1
sink1_data[69] => src_payload.IN1
sink1_data[70] => src_payload.IN1
sink1_data[71] => src_payload.IN1
sink1_data[72] => locked.IN1
sink1_data[72] => src_payload.IN1
sink1_data[73] => src_payload.IN1
sink1_data[74] => src_payload.IN1
sink1_data[75] => src_payload.IN1
sink1_data[76] => src_payload.IN1
sink1_data[77] => src_payload.IN1
sink1_data[78] => src_payload.IN1
sink1_data[79] => src_payload.IN1
sink1_data[80] => src_payload.IN1
sink1_data[81] => src_payload.IN1
sink1_data[82] => src_payload.IN1
sink1_data[83] => src_payload.IN1
sink1_data[84] => src_payload.IN1
sink1_data[85] => src_payload.IN1
sink1_data[86] => src_payload.IN1
sink1_data[87] => src_payload.IN1
sink1_data[88] => src_payload.IN1
sink1_channel[0] => src_payload.IN1
sink1_channel[1] => src_payload.IN1
sink1_channel[2] => src_payload.IN1
sink1_channel[3] => src_payload.IN1
sink1_channel[4] => src_payload.IN1
sink1_channel[5] => src_payload.IN1
sink1_channel[6] => src_payload.IN1
sink1_channel[7] => src_payload.IN1
sink1_channel[8] => src_payload.IN1
sink1_channel[9] => src_payload.IN1
sink1_channel[10] => src_payload.IN1
sink1_channel[11] => src_payload.IN1
sink1_channel[12] => src_payload.IN1
sink1_startofpacket => src_payload.IN1
sink1_endofpacket => src_payload.IN1
sink1_endofpacket => prev_request.IN1
src_ready => last_cycle.IN0
src_ready => sink0_ready.IN1
src_ready => sink1_ready.IN1
clk => clk.IN1
reset => reset.IN1


|main|Proyecto:u1|Proyecto_cmd_xbar_mux:cmd_xbar_mux_009|altera_merlin_arbitrator:arb
clk => top_priority_reg[0].CLK
clk => top_priority_reg[1].CLK
reset => top_priority_reg[0].PRESET
reset => top_priority_reg[1].ACLR
request[0] => grant_double_vector[0].IN1
request[0] => grant_double_vector[2].IN1
request[0] => WideOr0.IN0
request[0] => _.IN1
request[0] => _.IN1
request[1] => grant_double_vector[1].IN1
request[1] => grant_double_vector[3].IN1
request[1] => WideOr0.IN1
request[1] => _.IN1
request[1] => _.IN1
increment_top_priority => top_priority_reg.OUTPUTSELECT
increment_top_priority => top_priority_reg.OUTPUTSELECT
save_top_priority => ~NO_FANOUT~


|main|Proyecto:u1|Proyecto_cmd_xbar_mux:cmd_xbar_mux_009|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
a[0] => sum.IN0
a[0] => full_adder.cout[0].IN0
a[1] => cout.IN0
a[1] => cout.IN0
a[2] => cout.IN0
a[2] => cout.IN0
a[3] => sum.IN0
b[0] => sum.IN1
b[0] => full_adder.cout[0].IN1
b[1] => cout.IN1
b[1] => cout.IN1
b[2] => cout.IN1
b[2] => cout.IN1
b[3] => sum.IN1


|main|Proyecto:u1|Proyecto_cmd_xbar_mux:cmd_xbar_mux_011
sink0_valid => prev_request.IN0
sink0_valid => request.IN1
sink0_valid => src_valid.IN1
sink0_data[0] => src_payload.IN1
sink0_data[1] => src_payload.IN1
sink0_data[2] => src_payload.IN1
sink0_data[3] => src_payload.IN1
sink0_data[4] => src_payload.IN1
sink0_data[5] => src_payload.IN1
sink0_data[6] => src_payload.IN1
sink0_data[7] => src_payload.IN1
sink0_data[8] => src_payload.IN1
sink0_data[9] => src_payload.IN1
sink0_data[10] => src_payload.IN1
sink0_data[11] => src_payload.IN1
sink0_data[12] => src_payload.IN1
sink0_data[13] => src_payload.IN1
sink0_data[14] => src_payload.IN1
sink0_data[15] => src_payload.IN1
sink0_data[16] => src_payload.IN1
sink0_data[17] => src_payload.IN1
sink0_data[18] => src_payload.IN1
sink0_data[19] => src_payload.IN1
sink0_data[20] => src_payload.IN1
sink0_data[21] => src_payload.IN1
sink0_data[22] => src_payload.IN1
sink0_data[23] => src_payload.IN1
sink0_data[24] => src_payload.IN1
sink0_data[25] => src_payload.IN1
sink0_data[26] => src_payload.IN1
sink0_data[27] => src_payload.IN1
sink0_data[28] => src_payload.IN1
sink0_data[29] => src_payload.IN1
sink0_data[30] => src_payload.IN1
sink0_data[31] => src_payload.IN1
sink0_data[32] => src_payload.IN1
sink0_data[33] => src_payload.IN1
sink0_data[34] => src_payload.IN1
sink0_data[35] => src_payload.IN1
sink0_data[36] => src_payload.IN1
sink0_data[37] => src_payload.IN1
sink0_data[38] => src_payload.IN1
sink0_data[39] => src_payload.IN1
sink0_data[40] => src_payload.IN1
sink0_data[41] => src_payload.IN1
sink0_data[42] => src_payload.IN1
sink0_data[43] => src_payload.IN1
sink0_data[44] => src_payload.IN1
sink0_data[45] => src_payload.IN1
sink0_data[46] => src_payload.IN1
sink0_data[47] => src_payload.IN1
sink0_data[48] => src_payload.IN1
sink0_data[49] => src_payload.IN1
sink0_data[50] => src_payload.IN1
sink0_data[51] => src_payload.IN1
sink0_data[52] => src_payload.IN1
sink0_data[53] => src_payload.IN1
sink0_data[54] => src_payload.IN1
sink0_data[55] => src_payload.IN1
sink0_data[56] => src_payload.IN1
sink0_data[57] => src_payload.IN1
sink0_data[58] => src_payload.IN1
sink0_data[59] => src_payload.IN1
sink0_data[60] => src_payload.IN1
sink0_data[61] => src_payload.IN1
sink0_data[62] => src_payload.IN1
sink0_data[63] => src_payload.IN1
sink0_data[64] => src_payload.IN1
sink0_data[65] => src_payload.IN1
sink0_data[66] => src_payload.IN1
sink0_data[67] => src_payload.IN1
sink0_data[68] => src_payload.IN1
sink0_data[69] => src_payload.IN1
sink0_data[70] => src_payload.IN1
sink0_data[71] => src_payload.IN1
sink0_data[72] => locked.IN1
sink0_data[72] => src_payload.IN1
sink0_data[73] => src_payload.IN1
sink0_data[74] => src_payload.IN1
sink0_data[75] => src_payload.IN1
sink0_data[76] => src_payload.IN1
sink0_data[77] => src_payload.IN1
sink0_data[78] => src_payload.IN1
sink0_data[79] => src_payload.IN1
sink0_data[80] => src_payload.IN1
sink0_data[81] => src_payload.IN1
sink0_data[82] => src_payload.IN1
sink0_data[83] => src_payload.IN1
sink0_data[84] => src_payload.IN1
sink0_data[85] => src_payload.IN1
sink0_data[86] => src_payload.IN1
sink0_data[87] => src_payload.IN1
sink0_data[88] => src_payload.IN1
sink0_channel[0] => src_payload.IN1
sink0_channel[1] => src_payload.IN1
sink0_channel[2] => src_payload.IN1
sink0_channel[3] => src_payload.IN1
sink0_channel[4] => src_payload.IN1
sink0_channel[5] => src_payload.IN1
sink0_channel[6] => src_payload.IN1
sink0_channel[7] => src_payload.IN1
sink0_channel[8] => src_payload.IN1
sink0_channel[9] => src_payload.IN1
sink0_channel[10] => src_payload.IN1
sink0_channel[11] => src_payload.IN1
sink0_channel[12] => src_payload.IN1
sink0_startofpacket => src_payload.IN1
sink0_endofpacket => src_payload.IN1
sink0_endofpacket => prev_request.IN1
sink1_valid => prev_request.IN0
sink1_valid => request.IN1
sink1_valid => src_valid.IN1
sink1_data[0] => src_payload.IN1
sink1_data[1] => src_payload.IN1
sink1_data[2] => src_payload.IN1
sink1_data[3] => src_payload.IN1
sink1_data[4] => src_payload.IN1
sink1_data[5] => src_payload.IN1
sink1_data[6] => src_payload.IN1
sink1_data[7] => src_payload.IN1
sink1_data[8] => src_payload.IN1
sink1_data[9] => src_payload.IN1
sink1_data[10] => src_payload.IN1
sink1_data[11] => src_payload.IN1
sink1_data[12] => src_payload.IN1
sink1_data[13] => src_payload.IN1
sink1_data[14] => src_payload.IN1
sink1_data[15] => src_payload.IN1
sink1_data[16] => src_payload.IN1
sink1_data[17] => src_payload.IN1
sink1_data[18] => src_payload.IN1
sink1_data[19] => src_payload.IN1
sink1_data[20] => src_payload.IN1
sink1_data[21] => src_payload.IN1
sink1_data[22] => src_payload.IN1
sink1_data[23] => src_payload.IN1
sink1_data[24] => src_payload.IN1
sink1_data[25] => src_payload.IN1
sink1_data[26] => src_payload.IN1
sink1_data[27] => src_payload.IN1
sink1_data[28] => src_payload.IN1
sink1_data[29] => src_payload.IN1
sink1_data[30] => src_payload.IN1
sink1_data[31] => src_payload.IN1
sink1_data[32] => src_payload.IN1
sink1_data[33] => src_payload.IN1
sink1_data[34] => src_payload.IN1
sink1_data[35] => src_payload.IN1
sink1_data[36] => src_payload.IN1
sink1_data[37] => src_payload.IN1
sink1_data[38] => src_payload.IN1
sink1_data[39] => src_payload.IN1
sink1_data[40] => src_payload.IN1
sink1_data[41] => src_payload.IN1
sink1_data[42] => src_payload.IN1
sink1_data[43] => src_payload.IN1
sink1_data[44] => src_payload.IN1
sink1_data[45] => src_payload.IN1
sink1_data[46] => src_payload.IN1
sink1_data[47] => src_payload.IN1
sink1_data[48] => src_payload.IN1
sink1_data[49] => src_payload.IN1
sink1_data[50] => src_payload.IN1
sink1_data[51] => src_payload.IN1
sink1_data[52] => src_payload.IN1
sink1_data[53] => src_payload.IN1
sink1_data[54] => src_payload.IN1
sink1_data[55] => src_payload.IN1
sink1_data[56] => src_payload.IN1
sink1_data[57] => src_payload.IN1
sink1_data[58] => src_payload.IN1
sink1_data[59] => src_payload.IN1
sink1_data[60] => src_payload.IN1
sink1_data[61] => src_payload.IN1
sink1_data[62] => src_payload.IN1
sink1_data[63] => src_payload.IN1
sink1_data[64] => src_payload.IN1
sink1_data[65] => src_payload.IN1
sink1_data[66] => src_payload.IN1
sink1_data[67] => src_payload.IN1
sink1_data[68] => src_payload.IN1
sink1_data[69] => src_payload.IN1
sink1_data[70] => src_payload.IN1
sink1_data[71] => src_payload.IN1
sink1_data[72] => locked.IN1
sink1_data[72] => src_payload.IN1
sink1_data[73] => src_payload.IN1
sink1_data[74] => src_payload.IN1
sink1_data[75] => src_payload.IN1
sink1_data[76] => src_payload.IN1
sink1_data[77] => src_payload.IN1
sink1_data[78] => src_payload.IN1
sink1_data[79] => src_payload.IN1
sink1_data[80] => src_payload.IN1
sink1_data[81] => src_payload.IN1
sink1_data[82] => src_payload.IN1
sink1_data[83] => src_payload.IN1
sink1_data[84] => src_payload.IN1
sink1_data[85] => src_payload.IN1
sink1_data[86] => src_payload.IN1
sink1_data[87] => src_payload.IN1
sink1_data[88] => src_payload.IN1
sink1_channel[0] => src_payload.IN1
sink1_channel[1] => src_payload.IN1
sink1_channel[2] => src_payload.IN1
sink1_channel[3] => src_payload.IN1
sink1_channel[4] => src_payload.IN1
sink1_channel[5] => src_payload.IN1
sink1_channel[6] => src_payload.IN1
sink1_channel[7] => src_payload.IN1
sink1_channel[8] => src_payload.IN1
sink1_channel[9] => src_payload.IN1
sink1_channel[10] => src_payload.IN1
sink1_channel[11] => src_payload.IN1
sink1_channel[12] => src_payload.IN1
sink1_startofpacket => src_payload.IN1
sink1_endofpacket => src_payload.IN1
sink1_endofpacket => prev_request.IN1
src_ready => last_cycle.IN0
src_ready => sink0_ready.IN1
src_ready => sink1_ready.IN1
clk => clk.IN1
reset => reset.IN1


|main|Proyecto:u1|Proyecto_cmd_xbar_mux:cmd_xbar_mux_011|altera_merlin_arbitrator:arb
clk => top_priority_reg[0].CLK
clk => top_priority_reg[1].CLK
reset => top_priority_reg[0].PRESET
reset => top_priority_reg[1].ACLR
request[0] => grant_double_vector[0].IN1
request[0] => grant_double_vector[2].IN1
request[0] => WideOr0.IN0
request[0] => _.IN1
request[0] => _.IN1
request[1] => grant_double_vector[1].IN1
request[1] => grant_double_vector[3].IN1
request[1] => WideOr0.IN1
request[1] => _.IN1
request[1] => _.IN1
increment_top_priority => top_priority_reg.OUTPUTSELECT
increment_top_priority => top_priority_reg.OUTPUTSELECT
save_top_priority => ~NO_FANOUT~


|main|Proyecto:u1|Proyecto_cmd_xbar_mux:cmd_xbar_mux_011|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
a[0] => sum.IN0
a[0] => full_adder.cout[0].IN0
a[1] => cout.IN0
a[1] => cout.IN0
a[2] => cout.IN0
a[2] => cout.IN0
a[3] => sum.IN0
b[0] => sum.IN1
b[0] => full_adder.cout[0].IN1
b[1] => cout.IN1
b[1] => cout.IN1
b[2] => cout.IN1
b[2] => cout.IN1
b[3] => sum.IN1


|main|Proyecto:u1|Proyecto_cmd_xbar_demux_002:rsp_xbar_demux
sink_valid[0] => src0_valid.IN0
sink_valid[0] => src1_valid.IN0
sink_data[0] => src1_data[0].DATAIN
sink_data[0] => src0_data[0].DATAIN
sink_data[1] => src1_data[1].DATAIN
sink_data[1] => src0_data[1].DATAIN
sink_data[2] => src1_data[2].DATAIN
sink_data[2] => src0_data[2].DATAIN
sink_data[3] => src1_data[3].DATAIN
sink_data[3] => src0_data[3].DATAIN
sink_data[4] => src1_data[4].DATAIN
sink_data[4] => src0_data[4].DATAIN
sink_data[5] => src1_data[5].DATAIN
sink_data[5] => src0_data[5].DATAIN
sink_data[6] => src1_data[6].DATAIN
sink_data[6] => src0_data[6].DATAIN
sink_data[7] => src1_data[7].DATAIN
sink_data[7] => src0_data[7].DATAIN
sink_data[8] => src1_data[8].DATAIN
sink_data[8] => src0_data[8].DATAIN
sink_data[9] => src1_data[9].DATAIN
sink_data[9] => src0_data[9].DATAIN
sink_data[10] => src1_data[10].DATAIN
sink_data[10] => src0_data[10].DATAIN
sink_data[11] => src1_data[11].DATAIN
sink_data[11] => src0_data[11].DATAIN
sink_data[12] => src1_data[12].DATAIN
sink_data[12] => src0_data[12].DATAIN
sink_data[13] => src1_data[13].DATAIN
sink_data[13] => src0_data[13].DATAIN
sink_data[14] => src1_data[14].DATAIN
sink_data[14] => src0_data[14].DATAIN
sink_data[15] => src1_data[15].DATAIN
sink_data[15] => src0_data[15].DATAIN
sink_data[16] => src1_data[16].DATAIN
sink_data[16] => src0_data[16].DATAIN
sink_data[17] => src1_data[17].DATAIN
sink_data[17] => src0_data[17].DATAIN
sink_data[18] => src1_data[18].DATAIN
sink_data[18] => src0_data[18].DATAIN
sink_data[19] => src1_data[19].DATAIN
sink_data[19] => src0_data[19].DATAIN
sink_data[20] => src1_data[20].DATAIN
sink_data[20] => src0_data[20].DATAIN
sink_data[21] => src1_data[21].DATAIN
sink_data[21] => src0_data[21].DATAIN
sink_data[22] => src1_data[22].DATAIN
sink_data[22] => src0_data[22].DATAIN
sink_data[23] => src1_data[23].DATAIN
sink_data[23] => src0_data[23].DATAIN
sink_data[24] => src1_data[24].DATAIN
sink_data[24] => src0_data[24].DATAIN
sink_data[25] => src1_data[25].DATAIN
sink_data[25] => src0_data[25].DATAIN
sink_data[26] => src1_data[26].DATAIN
sink_data[26] => src0_data[26].DATAIN
sink_data[27] => src1_data[27].DATAIN
sink_data[27] => src0_data[27].DATAIN
sink_data[28] => src1_data[28].DATAIN
sink_data[28] => src0_data[28].DATAIN
sink_data[29] => src1_data[29].DATAIN
sink_data[29] => src0_data[29].DATAIN
sink_data[30] => src1_data[30].DATAIN
sink_data[30] => src0_data[30].DATAIN
sink_data[31] => src1_data[31].DATAIN
sink_data[31] => src0_data[31].DATAIN
sink_data[32] => src1_data[32].DATAIN
sink_data[32] => src0_data[32].DATAIN
sink_data[33] => src1_data[33].DATAIN
sink_data[33] => src0_data[33].DATAIN
sink_data[34] => src1_data[34].DATAIN
sink_data[34] => src0_data[34].DATAIN
sink_data[35] => src1_data[35].DATAIN
sink_data[35] => src0_data[35].DATAIN
sink_data[36] => src1_data[36].DATAIN
sink_data[36] => src0_data[36].DATAIN
sink_data[37] => src1_data[37].DATAIN
sink_data[37] => src0_data[37].DATAIN
sink_data[38] => src1_data[38].DATAIN
sink_data[38] => src0_data[38].DATAIN
sink_data[39] => src1_data[39].DATAIN
sink_data[39] => src0_data[39].DATAIN
sink_data[40] => src1_data[40].DATAIN
sink_data[40] => src0_data[40].DATAIN
sink_data[41] => src1_data[41].DATAIN
sink_data[41] => src0_data[41].DATAIN
sink_data[42] => src1_data[42].DATAIN
sink_data[42] => src0_data[42].DATAIN
sink_data[43] => src1_data[43].DATAIN
sink_data[43] => src0_data[43].DATAIN
sink_data[44] => src1_data[44].DATAIN
sink_data[44] => src0_data[44].DATAIN
sink_data[45] => src1_data[45].DATAIN
sink_data[45] => src0_data[45].DATAIN
sink_data[46] => src1_data[46].DATAIN
sink_data[46] => src0_data[46].DATAIN
sink_data[47] => src1_data[47].DATAIN
sink_data[47] => src0_data[47].DATAIN
sink_data[48] => src1_data[48].DATAIN
sink_data[48] => src0_data[48].DATAIN
sink_data[49] => src1_data[49].DATAIN
sink_data[49] => src0_data[49].DATAIN
sink_data[50] => src1_data[50].DATAIN
sink_data[50] => src0_data[50].DATAIN
sink_data[51] => src1_data[51].DATAIN
sink_data[51] => src0_data[51].DATAIN
sink_data[52] => src1_data[52].DATAIN
sink_data[52] => src0_data[52].DATAIN
sink_data[53] => src1_data[53].DATAIN
sink_data[53] => src0_data[53].DATAIN
sink_data[54] => src1_data[54].DATAIN
sink_data[54] => src0_data[54].DATAIN
sink_data[55] => src1_data[55].DATAIN
sink_data[55] => src0_data[55].DATAIN
sink_data[56] => src1_data[56].DATAIN
sink_data[56] => src0_data[56].DATAIN
sink_data[57] => src1_data[57].DATAIN
sink_data[57] => src0_data[57].DATAIN
sink_data[58] => src1_data[58].DATAIN
sink_data[58] => src0_data[58].DATAIN
sink_data[59] => src1_data[59].DATAIN
sink_data[59] => src0_data[59].DATAIN
sink_data[60] => src1_data[60].DATAIN
sink_data[60] => src0_data[60].DATAIN
sink_data[61] => src1_data[61].DATAIN
sink_data[61] => src0_data[61].DATAIN
sink_data[62] => src1_data[62].DATAIN
sink_data[62] => src0_data[62].DATAIN
sink_data[63] => src1_data[63].DATAIN
sink_data[63] => src0_data[63].DATAIN
sink_data[64] => src1_data[64].DATAIN
sink_data[64] => src0_data[64].DATAIN
sink_data[65] => src1_data[65].DATAIN
sink_data[65] => src0_data[65].DATAIN
sink_data[66] => src1_data[66].DATAIN
sink_data[66] => src0_data[66].DATAIN
sink_data[67] => src1_data[67].DATAIN
sink_data[67] => src0_data[67].DATAIN
sink_data[68] => src1_data[68].DATAIN
sink_data[68] => src0_data[68].DATAIN
sink_data[69] => src1_data[69].DATAIN
sink_data[69] => src0_data[69].DATAIN
sink_data[70] => src1_data[70].DATAIN
sink_data[70] => src0_data[70].DATAIN
sink_data[71] => src1_data[71].DATAIN
sink_data[71] => src0_data[71].DATAIN
sink_data[72] => src1_data[72].DATAIN
sink_data[72] => src0_data[72].DATAIN
sink_data[73] => src1_data[73].DATAIN
sink_data[73] => src0_data[73].DATAIN
sink_data[74] => src1_data[74].DATAIN
sink_data[74] => src0_data[74].DATAIN
sink_data[75] => src1_data[75].DATAIN
sink_data[75] => src0_data[75].DATAIN
sink_data[76] => src1_data[76].DATAIN
sink_data[76] => src0_data[76].DATAIN
sink_data[77] => src1_data[77].DATAIN
sink_data[77] => src0_data[77].DATAIN
sink_data[78] => src1_data[78].DATAIN
sink_data[78] => src0_data[78].DATAIN
sink_data[79] => src1_data[79].DATAIN
sink_data[79] => src0_data[79].DATAIN
sink_data[80] => src1_data[80].DATAIN
sink_data[80] => src0_data[80].DATAIN
sink_data[81] => src1_data[81].DATAIN
sink_data[81] => src0_data[81].DATAIN
sink_data[82] => src1_data[82].DATAIN
sink_data[82] => src0_data[82].DATAIN
sink_data[83] => src1_data[83].DATAIN
sink_data[83] => src0_data[83].DATAIN
sink_data[84] => src1_data[84].DATAIN
sink_data[84] => src0_data[84].DATAIN
sink_data[85] => src1_data[85].DATAIN
sink_data[85] => src0_data[85].DATAIN
sink_data[86] => src1_data[86].DATAIN
sink_data[86] => src0_data[86].DATAIN
sink_data[87] => src1_data[87].DATAIN
sink_data[87] => src0_data[87].DATAIN
sink_data[88] => src1_data[88].DATAIN
sink_data[88] => src0_data[88].DATAIN
sink_channel[0] => src0_valid.IN1
sink_channel[0] => sink_ready.IN0
sink_channel[1] => src1_valid.IN1
sink_channel[1] => sink_ready.IN0
sink_channel[2] => src1_channel[0].DATAIN
sink_channel[2] => src0_channel[0].DATAIN
sink_channel[3] => src1_channel[1].DATAIN
sink_channel[3] => src0_channel[1].DATAIN
sink_channel[4] => src1_channel[2].DATAIN
sink_channel[4] => src0_channel[2].DATAIN
sink_channel[5] => src1_channel[3].DATAIN
sink_channel[5] => src0_channel[3].DATAIN
sink_channel[6] => src1_channel[4].DATAIN
sink_channel[6] => src0_channel[4].DATAIN
sink_channel[7] => src1_channel[5].DATAIN
sink_channel[7] => src0_channel[5].DATAIN
sink_channel[8] => src1_channel[6].DATAIN
sink_channel[8] => src0_channel[6].DATAIN
sink_channel[9] => src1_channel[7].DATAIN
sink_channel[9] => src0_channel[7].DATAIN
sink_channel[10] => src1_channel[8].DATAIN
sink_channel[10] => src0_channel[8].DATAIN
sink_channel[11] => src1_channel[9].DATAIN
sink_channel[11] => src0_channel[9].DATAIN
sink_channel[12] => src1_channel[10].DATAIN
sink_channel[12] => src0_channel[10].DATAIN
sink_startofpacket => src1_startofpacket.DATAIN
sink_startofpacket => src0_startofpacket.DATAIN
sink_endofpacket => src1_endofpacket.DATAIN
sink_endofpacket => src0_endofpacket.DATAIN
src0_ready => sink_ready.IN1
src1_ready => sink_ready.IN1
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~


|main|Proyecto:u1|Proyecto_cmd_xbar_demux_002:rsp_xbar_demux_001
sink_valid[0] => src0_valid.IN0
sink_valid[0] => src1_valid.IN0
sink_data[0] => src1_data[0].DATAIN
sink_data[0] => src0_data[0].DATAIN
sink_data[1] => src1_data[1].DATAIN
sink_data[1] => src0_data[1].DATAIN
sink_data[2] => src1_data[2].DATAIN
sink_data[2] => src0_data[2].DATAIN
sink_data[3] => src1_data[3].DATAIN
sink_data[3] => src0_data[3].DATAIN
sink_data[4] => src1_data[4].DATAIN
sink_data[4] => src0_data[4].DATAIN
sink_data[5] => src1_data[5].DATAIN
sink_data[5] => src0_data[5].DATAIN
sink_data[6] => src1_data[6].DATAIN
sink_data[6] => src0_data[6].DATAIN
sink_data[7] => src1_data[7].DATAIN
sink_data[7] => src0_data[7].DATAIN
sink_data[8] => src1_data[8].DATAIN
sink_data[8] => src0_data[8].DATAIN
sink_data[9] => src1_data[9].DATAIN
sink_data[9] => src0_data[9].DATAIN
sink_data[10] => src1_data[10].DATAIN
sink_data[10] => src0_data[10].DATAIN
sink_data[11] => src1_data[11].DATAIN
sink_data[11] => src0_data[11].DATAIN
sink_data[12] => src1_data[12].DATAIN
sink_data[12] => src0_data[12].DATAIN
sink_data[13] => src1_data[13].DATAIN
sink_data[13] => src0_data[13].DATAIN
sink_data[14] => src1_data[14].DATAIN
sink_data[14] => src0_data[14].DATAIN
sink_data[15] => src1_data[15].DATAIN
sink_data[15] => src0_data[15].DATAIN
sink_data[16] => src1_data[16].DATAIN
sink_data[16] => src0_data[16].DATAIN
sink_data[17] => src1_data[17].DATAIN
sink_data[17] => src0_data[17].DATAIN
sink_data[18] => src1_data[18].DATAIN
sink_data[18] => src0_data[18].DATAIN
sink_data[19] => src1_data[19].DATAIN
sink_data[19] => src0_data[19].DATAIN
sink_data[20] => src1_data[20].DATAIN
sink_data[20] => src0_data[20].DATAIN
sink_data[21] => src1_data[21].DATAIN
sink_data[21] => src0_data[21].DATAIN
sink_data[22] => src1_data[22].DATAIN
sink_data[22] => src0_data[22].DATAIN
sink_data[23] => src1_data[23].DATAIN
sink_data[23] => src0_data[23].DATAIN
sink_data[24] => src1_data[24].DATAIN
sink_data[24] => src0_data[24].DATAIN
sink_data[25] => src1_data[25].DATAIN
sink_data[25] => src0_data[25].DATAIN
sink_data[26] => src1_data[26].DATAIN
sink_data[26] => src0_data[26].DATAIN
sink_data[27] => src1_data[27].DATAIN
sink_data[27] => src0_data[27].DATAIN
sink_data[28] => src1_data[28].DATAIN
sink_data[28] => src0_data[28].DATAIN
sink_data[29] => src1_data[29].DATAIN
sink_data[29] => src0_data[29].DATAIN
sink_data[30] => src1_data[30].DATAIN
sink_data[30] => src0_data[30].DATAIN
sink_data[31] => src1_data[31].DATAIN
sink_data[31] => src0_data[31].DATAIN
sink_data[32] => src1_data[32].DATAIN
sink_data[32] => src0_data[32].DATAIN
sink_data[33] => src1_data[33].DATAIN
sink_data[33] => src0_data[33].DATAIN
sink_data[34] => src1_data[34].DATAIN
sink_data[34] => src0_data[34].DATAIN
sink_data[35] => src1_data[35].DATAIN
sink_data[35] => src0_data[35].DATAIN
sink_data[36] => src1_data[36].DATAIN
sink_data[36] => src0_data[36].DATAIN
sink_data[37] => src1_data[37].DATAIN
sink_data[37] => src0_data[37].DATAIN
sink_data[38] => src1_data[38].DATAIN
sink_data[38] => src0_data[38].DATAIN
sink_data[39] => src1_data[39].DATAIN
sink_data[39] => src0_data[39].DATAIN
sink_data[40] => src1_data[40].DATAIN
sink_data[40] => src0_data[40].DATAIN
sink_data[41] => src1_data[41].DATAIN
sink_data[41] => src0_data[41].DATAIN
sink_data[42] => src1_data[42].DATAIN
sink_data[42] => src0_data[42].DATAIN
sink_data[43] => src1_data[43].DATAIN
sink_data[43] => src0_data[43].DATAIN
sink_data[44] => src1_data[44].DATAIN
sink_data[44] => src0_data[44].DATAIN
sink_data[45] => src1_data[45].DATAIN
sink_data[45] => src0_data[45].DATAIN
sink_data[46] => src1_data[46].DATAIN
sink_data[46] => src0_data[46].DATAIN
sink_data[47] => src1_data[47].DATAIN
sink_data[47] => src0_data[47].DATAIN
sink_data[48] => src1_data[48].DATAIN
sink_data[48] => src0_data[48].DATAIN
sink_data[49] => src1_data[49].DATAIN
sink_data[49] => src0_data[49].DATAIN
sink_data[50] => src1_data[50].DATAIN
sink_data[50] => src0_data[50].DATAIN
sink_data[51] => src1_data[51].DATAIN
sink_data[51] => src0_data[51].DATAIN
sink_data[52] => src1_data[52].DATAIN
sink_data[52] => src0_data[52].DATAIN
sink_data[53] => src1_data[53].DATAIN
sink_data[53] => src0_data[53].DATAIN
sink_data[54] => src1_data[54].DATAIN
sink_data[54] => src0_data[54].DATAIN
sink_data[55] => src1_data[55].DATAIN
sink_data[55] => src0_data[55].DATAIN
sink_data[56] => src1_data[56].DATAIN
sink_data[56] => src0_data[56].DATAIN
sink_data[57] => src1_data[57].DATAIN
sink_data[57] => src0_data[57].DATAIN
sink_data[58] => src1_data[58].DATAIN
sink_data[58] => src0_data[58].DATAIN
sink_data[59] => src1_data[59].DATAIN
sink_data[59] => src0_data[59].DATAIN
sink_data[60] => src1_data[60].DATAIN
sink_data[60] => src0_data[60].DATAIN
sink_data[61] => src1_data[61].DATAIN
sink_data[61] => src0_data[61].DATAIN
sink_data[62] => src1_data[62].DATAIN
sink_data[62] => src0_data[62].DATAIN
sink_data[63] => src1_data[63].DATAIN
sink_data[63] => src0_data[63].DATAIN
sink_data[64] => src1_data[64].DATAIN
sink_data[64] => src0_data[64].DATAIN
sink_data[65] => src1_data[65].DATAIN
sink_data[65] => src0_data[65].DATAIN
sink_data[66] => src1_data[66].DATAIN
sink_data[66] => src0_data[66].DATAIN
sink_data[67] => src1_data[67].DATAIN
sink_data[67] => src0_data[67].DATAIN
sink_data[68] => src1_data[68].DATAIN
sink_data[68] => src0_data[68].DATAIN
sink_data[69] => src1_data[69].DATAIN
sink_data[69] => src0_data[69].DATAIN
sink_data[70] => src1_data[70].DATAIN
sink_data[70] => src0_data[70].DATAIN
sink_data[71] => src1_data[71].DATAIN
sink_data[71] => src0_data[71].DATAIN
sink_data[72] => src1_data[72].DATAIN
sink_data[72] => src0_data[72].DATAIN
sink_data[73] => src1_data[73].DATAIN
sink_data[73] => src0_data[73].DATAIN
sink_data[74] => src1_data[74].DATAIN
sink_data[74] => src0_data[74].DATAIN
sink_data[75] => src1_data[75].DATAIN
sink_data[75] => src0_data[75].DATAIN
sink_data[76] => src1_data[76].DATAIN
sink_data[76] => src0_data[76].DATAIN
sink_data[77] => src1_data[77].DATAIN
sink_data[77] => src0_data[77].DATAIN
sink_data[78] => src1_data[78].DATAIN
sink_data[78] => src0_data[78].DATAIN
sink_data[79] => src1_data[79].DATAIN
sink_data[79] => src0_data[79].DATAIN
sink_data[80] => src1_data[80].DATAIN
sink_data[80] => src0_data[80].DATAIN
sink_data[81] => src1_data[81].DATAIN
sink_data[81] => src0_data[81].DATAIN
sink_data[82] => src1_data[82].DATAIN
sink_data[82] => src0_data[82].DATAIN
sink_data[83] => src1_data[83].DATAIN
sink_data[83] => src0_data[83].DATAIN
sink_data[84] => src1_data[84].DATAIN
sink_data[84] => src0_data[84].DATAIN
sink_data[85] => src1_data[85].DATAIN
sink_data[85] => src0_data[85].DATAIN
sink_data[86] => src1_data[86].DATAIN
sink_data[86] => src0_data[86].DATAIN
sink_data[87] => src1_data[87].DATAIN
sink_data[87] => src0_data[87].DATAIN
sink_data[88] => src1_data[88].DATAIN
sink_data[88] => src0_data[88].DATAIN
sink_channel[0] => src0_valid.IN1
sink_channel[0] => sink_ready.IN0
sink_channel[1] => src1_valid.IN1
sink_channel[1] => sink_ready.IN0
sink_channel[2] => src1_channel[0].DATAIN
sink_channel[2] => src0_channel[0].DATAIN
sink_channel[3] => src1_channel[1].DATAIN
sink_channel[3] => src0_channel[1].DATAIN
sink_channel[4] => src1_channel[2].DATAIN
sink_channel[4] => src0_channel[2].DATAIN
sink_channel[5] => src1_channel[3].DATAIN
sink_channel[5] => src0_channel[3].DATAIN
sink_channel[6] => src1_channel[4].DATAIN
sink_channel[6] => src0_channel[4].DATAIN
sink_channel[7] => src1_channel[5].DATAIN
sink_channel[7] => src0_channel[5].DATAIN
sink_channel[8] => src1_channel[6].DATAIN
sink_channel[8] => src0_channel[6].DATAIN
sink_channel[9] => src1_channel[7].DATAIN
sink_channel[9] => src0_channel[7].DATAIN
sink_channel[10] => src1_channel[8].DATAIN
sink_channel[10] => src0_channel[8].DATAIN
sink_channel[11] => src1_channel[9].DATAIN
sink_channel[11] => src0_channel[9].DATAIN
sink_channel[12] => src1_channel[10].DATAIN
sink_channel[12] => src0_channel[10].DATAIN
sink_startofpacket => src1_startofpacket.DATAIN
sink_startofpacket => src0_startofpacket.DATAIN
sink_endofpacket => src1_endofpacket.DATAIN
sink_endofpacket => src0_endofpacket.DATAIN
src0_ready => sink_ready.IN1
src1_ready => sink_ready.IN1
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~


|main|Proyecto:u1|Proyecto_cmd_xbar_demux_003:rsp_xbar_demux_002
sink_valid[0] => src0_valid.IN0
sink_data[0] => src0_data[0].DATAIN
sink_data[1] => src0_data[1].DATAIN
sink_data[2] => src0_data[2].DATAIN
sink_data[3] => src0_data[3].DATAIN
sink_data[4] => src0_data[4].DATAIN
sink_data[5] => src0_data[5].DATAIN
sink_data[6] => src0_data[6].DATAIN
sink_data[7] => src0_data[7].DATAIN
sink_data[8] => src0_data[8].DATAIN
sink_data[9] => src0_data[9].DATAIN
sink_data[10] => src0_data[10].DATAIN
sink_data[11] => src0_data[11].DATAIN
sink_data[12] => src0_data[12].DATAIN
sink_data[13] => src0_data[13].DATAIN
sink_data[14] => src0_data[14].DATAIN
sink_data[15] => src0_data[15].DATAIN
sink_data[16] => src0_data[16].DATAIN
sink_data[17] => src0_data[17].DATAIN
sink_data[18] => src0_data[18].DATAIN
sink_data[19] => src0_data[19].DATAIN
sink_data[20] => src0_data[20].DATAIN
sink_data[21] => src0_data[21].DATAIN
sink_data[22] => src0_data[22].DATAIN
sink_data[23] => src0_data[23].DATAIN
sink_data[24] => src0_data[24].DATAIN
sink_data[25] => src0_data[25].DATAIN
sink_data[26] => src0_data[26].DATAIN
sink_data[27] => src0_data[27].DATAIN
sink_data[28] => src0_data[28].DATAIN
sink_data[29] => src0_data[29].DATAIN
sink_data[30] => src0_data[30].DATAIN
sink_data[31] => src0_data[31].DATAIN
sink_data[32] => src0_data[32].DATAIN
sink_data[33] => src0_data[33].DATAIN
sink_data[34] => src0_data[34].DATAIN
sink_data[35] => src0_data[35].DATAIN
sink_data[36] => src0_data[36].DATAIN
sink_data[37] => src0_data[37].DATAIN
sink_data[38] => src0_data[38].DATAIN
sink_data[39] => src0_data[39].DATAIN
sink_data[40] => src0_data[40].DATAIN
sink_data[41] => src0_data[41].DATAIN
sink_data[42] => src0_data[42].DATAIN
sink_data[43] => src0_data[43].DATAIN
sink_data[44] => src0_data[44].DATAIN
sink_data[45] => src0_data[45].DATAIN
sink_data[46] => src0_data[46].DATAIN
sink_data[47] => src0_data[47].DATAIN
sink_data[48] => src0_data[48].DATAIN
sink_data[49] => src0_data[49].DATAIN
sink_data[50] => src0_data[50].DATAIN
sink_data[51] => src0_data[51].DATAIN
sink_data[52] => src0_data[52].DATAIN
sink_data[53] => src0_data[53].DATAIN
sink_data[54] => src0_data[54].DATAIN
sink_data[55] => src0_data[55].DATAIN
sink_data[56] => src0_data[56].DATAIN
sink_data[57] => src0_data[57].DATAIN
sink_data[58] => src0_data[58].DATAIN
sink_data[59] => src0_data[59].DATAIN
sink_data[60] => src0_data[60].DATAIN
sink_data[61] => src0_data[61].DATAIN
sink_data[62] => src0_data[62].DATAIN
sink_data[63] => src0_data[63].DATAIN
sink_data[64] => src0_data[64].DATAIN
sink_data[65] => src0_data[65].DATAIN
sink_data[66] => src0_data[66].DATAIN
sink_data[67] => src0_data[67].DATAIN
sink_data[68] => src0_data[68].DATAIN
sink_data[69] => src0_data[69].DATAIN
sink_data[70] => src0_data[70].DATAIN
sink_data[71] => src0_data[71].DATAIN
sink_data[72] => src0_data[72].DATAIN
sink_data[73] => src0_data[73].DATAIN
sink_data[74] => src0_data[74].DATAIN
sink_data[75] => src0_data[75].DATAIN
sink_data[76] => src0_data[76].DATAIN
sink_data[77] => src0_data[77].DATAIN
sink_data[78] => src0_data[78].DATAIN
sink_data[79] => src0_data[79].DATAIN
sink_data[80] => src0_data[80].DATAIN
sink_data[81] => src0_data[81].DATAIN
sink_data[82] => src0_data[82].DATAIN
sink_data[83] => src0_data[83].DATAIN
sink_data[84] => src0_data[84].DATAIN
sink_data[85] => src0_data[85].DATAIN
sink_data[86] => src0_data[86].DATAIN
sink_data[87] => src0_data[87].DATAIN
sink_data[88] => src0_data[88].DATAIN
sink_channel[0] => src0_valid.IN1
sink_channel[0] => sink_ready.IN0
sink_channel[1] => src0_channel[0].DATAIN
sink_channel[2] => src0_channel[1].DATAIN
sink_channel[3] => src0_channel[2].DATAIN
sink_channel[4] => src0_channel[3].DATAIN
sink_channel[5] => src0_channel[4].DATAIN
sink_channel[6] => src0_channel[5].DATAIN
sink_channel[7] => src0_channel[6].DATAIN
sink_channel[8] => src0_channel[7].DATAIN
sink_channel[9] => src0_channel[8].DATAIN
sink_channel[10] => src0_channel[9].DATAIN
sink_channel[11] => src0_channel[10].DATAIN
sink_channel[12] => src0_channel[11].DATAIN
sink_startofpacket => src0_startofpacket.DATAIN
sink_endofpacket => src0_endofpacket.DATAIN
src0_ready => sink_ready.IN1
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~


|main|Proyecto:u1|Proyecto_cmd_xbar_demux_003:rsp_xbar_demux_003
sink_valid[0] => src0_valid.IN0
sink_data[0] => src0_data[0].DATAIN
sink_data[1] => src0_data[1].DATAIN
sink_data[2] => src0_data[2].DATAIN
sink_data[3] => src0_data[3].DATAIN
sink_data[4] => src0_data[4].DATAIN
sink_data[5] => src0_data[5].DATAIN
sink_data[6] => src0_data[6].DATAIN
sink_data[7] => src0_data[7].DATAIN
sink_data[8] => src0_data[8].DATAIN
sink_data[9] => src0_data[9].DATAIN
sink_data[10] => src0_data[10].DATAIN
sink_data[11] => src0_data[11].DATAIN
sink_data[12] => src0_data[12].DATAIN
sink_data[13] => src0_data[13].DATAIN
sink_data[14] => src0_data[14].DATAIN
sink_data[15] => src0_data[15].DATAIN
sink_data[16] => src0_data[16].DATAIN
sink_data[17] => src0_data[17].DATAIN
sink_data[18] => src0_data[18].DATAIN
sink_data[19] => src0_data[19].DATAIN
sink_data[20] => src0_data[20].DATAIN
sink_data[21] => src0_data[21].DATAIN
sink_data[22] => src0_data[22].DATAIN
sink_data[23] => src0_data[23].DATAIN
sink_data[24] => src0_data[24].DATAIN
sink_data[25] => src0_data[25].DATAIN
sink_data[26] => src0_data[26].DATAIN
sink_data[27] => src0_data[27].DATAIN
sink_data[28] => src0_data[28].DATAIN
sink_data[29] => src0_data[29].DATAIN
sink_data[30] => src0_data[30].DATAIN
sink_data[31] => src0_data[31].DATAIN
sink_data[32] => src0_data[32].DATAIN
sink_data[33] => src0_data[33].DATAIN
sink_data[34] => src0_data[34].DATAIN
sink_data[35] => src0_data[35].DATAIN
sink_data[36] => src0_data[36].DATAIN
sink_data[37] => src0_data[37].DATAIN
sink_data[38] => src0_data[38].DATAIN
sink_data[39] => src0_data[39].DATAIN
sink_data[40] => src0_data[40].DATAIN
sink_data[41] => src0_data[41].DATAIN
sink_data[42] => src0_data[42].DATAIN
sink_data[43] => src0_data[43].DATAIN
sink_data[44] => src0_data[44].DATAIN
sink_data[45] => src0_data[45].DATAIN
sink_data[46] => src0_data[46].DATAIN
sink_data[47] => src0_data[47].DATAIN
sink_data[48] => src0_data[48].DATAIN
sink_data[49] => src0_data[49].DATAIN
sink_data[50] => src0_data[50].DATAIN
sink_data[51] => src0_data[51].DATAIN
sink_data[52] => src0_data[52].DATAIN
sink_data[53] => src0_data[53].DATAIN
sink_data[54] => src0_data[54].DATAIN
sink_data[55] => src0_data[55].DATAIN
sink_data[56] => src0_data[56].DATAIN
sink_data[57] => src0_data[57].DATAIN
sink_data[58] => src0_data[58].DATAIN
sink_data[59] => src0_data[59].DATAIN
sink_data[60] => src0_data[60].DATAIN
sink_data[61] => src0_data[61].DATAIN
sink_data[62] => src0_data[62].DATAIN
sink_data[63] => src0_data[63].DATAIN
sink_data[64] => src0_data[64].DATAIN
sink_data[65] => src0_data[65].DATAIN
sink_data[66] => src0_data[66].DATAIN
sink_data[67] => src0_data[67].DATAIN
sink_data[68] => src0_data[68].DATAIN
sink_data[69] => src0_data[69].DATAIN
sink_data[70] => src0_data[70].DATAIN
sink_data[71] => src0_data[71].DATAIN
sink_data[72] => src0_data[72].DATAIN
sink_data[73] => src0_data[73].DATAIN
sink_data[74] => src0_data[74].DATAIN
sink_data[75] => src0_data[75].DATAIN
sink_data[76] => src0_data[76].DATAIN
sink_data[77] => src0_data[77].DATAIN
sink_data[78] => src0_data[78].DATAIN
sink_data[79] => src0_data[79].DATAIN
sink_data[80] => src0_data[80].DATAIN
sink_data[81] => src0_data[81].DATAIN
sink_data[82] => src0_data[82].DATAIN
sink_data[83] => src0_data[83].DATAIN
sink_data[84] => src0_data[84].DATAIN
sink_data[85] => src0_data[85].DATAIN
sink_data[86] => src0_data[86].DATAIN
sink_data[87] => src0_data[87].DATAIN
sink_data[88] => src0_data[88].DATAIN
sink_channel[0] => src0_valid.IN1
sink_channel[0] => sink_ready.IN0
sink_channel[1] => src0_channel[0].DATAIN
sink_channel[2] => src0_channel[1].DATAIN
sink_channel[3] => src0_channel[2].DATAIN
sink_channel[4] => src0_channel[3].DATAIN
sink_channel[5] => src0_channel[4].DATAIN
sink_channel[6] => src0_channel[5].DATAIN
sink_channel[7] => src0_channel[6].DATAIN
sink_channel[8] => src0_channel[7].DATAIN
sink_channel[9] => src0_channel[8].DATAIN
sink_channel[10] => src0_channel[9].DATAIN
sink_channel[11] => src0_channel[10].DATAIN
sink_channel[12] => src0_channel[11].DATAIN
sink_startofpacket => src0_startofpacket.DATAIN
sink_endofpacket => src0_endofpacket.DATAIN
src0_ready => sink_ready.IN1
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~


|main|Proyecto:u1|Proyecto_rsp_xbar_demux_004:rsp_xbar_demux_004
sink_valid[0] => src0_valid.IN0
sink_valid[0] => src1_valid.IN0
sink_valid[0] => src2_valid.IN0
sink_data[0] => src2_data[0].DATAIN
sink_data[0] => src0_data[0].DATAIN
sink_data[0] => src1_data[0].DATAIN
sink_data[1] => src2_data[1].DATAIN
sink_data[1] => src0_data[1].DATAIN
sink_data[1] => src1_data[1].DATAIN
sink_data[2] => src2_data[2].DATAIN
sink_data[2] => src0_data[2].DATAIN
sink_data[2] => src1_data[2].DATAIN
sink_data[3] => src2_data[3].DATAIN
sink_data[3] => src0_data[3].DATAIN
sink_data[3] => src1_data[3].DATAIN
sink_data[4] => src2_data[4].DATAIN
sink_data[4] => src0_data[4].DATAIN
sink_data[4] => src1_data[4].DATAIN
sink_data[5] => src2_data[5].DATAIN
sink_data[5] => src0_data[5].DATAIN
sink_data[5] => src1_data[5].DATAIN
sink_data[6] => src2_data[6].DATAIN
sink_data[6] => src0_data[6].DATAIN
sink_data[6] => src1_data[6].DATAIN
sink_data[7] => src2_data[7].DATAIN
sink_data[7] => src0_data[7].DATAIN
sink_data[7] => src1_data[7].DATAIN
sink_data[8] => src2_data[8].DATAIN
sink_data[8] => src0_data[8].DATAIN
sink_data[8] => src1_data[8].DATAIN
sink_data[9] => src2_data[9].DATAIN
sink_data[9] => src0_data[9].DATAIN
sink_data[9] => src1_data[9].DATAIN
sink_data[10] => src2_data[10].DATAIN
sink_data[10] => src0_data[10].DATAIN
sink_data[10] => src1_data[10].DATAIN
sink_data[11] => src2_data[11].DATAIN
sink_data[11] => src0_data[11].DATAIN
sink_data[11] => src1_data[11].DATAIN
sink_data[12] => src2_data[12].DATAIN
sink_data[12] => src0_data[12].DATAIN
sink_data[12] => src1_data[12].DATAIN
sink_data[13] => src2_data[13].DATAIN
sink_data[13] => src0_data[13].DATAIN
sink_data[13] => src1_data[13].DATAIN
sink_data[14] => src2_data[14].DATAIN
sink_data[14] => src0_data[14].DATAIN
sink_data[14] => src1_data[14].DATAIN
sink_data[15] => src2_data[15].DATAIN
sink_data[15] => src0_data[15].DATAIN
sink_data[15] => src1_data[15].DATAIN
sink_data[16] => src2_data[16].DATAIN
sink_data[16] => src0_data[16].DATAIN
sink_data[16] => src1_data[16].DATAIN
sink_data[17] => src2_data[17].DATAIN
sink_data[17] => src0_data[17].DATAIN
sink_data[17] => src1_data[17].DATAIN
sink_data[18] => src2_data[18].DATAIN
sink_data[18] => src0_data[18].DATAIN
sink_data[18] => src1_data[18].DATAIN
sink_data[19] => src2_data[19].DATAIN
sink_data[19] => src0_data[19].DATAIN
sink_data[19] => src1_data[19].DATAIN
sink_data[20] => src2_data[20].DATAIN
sink_data[20] => src0_data[20].DATAIN
sink_data[20] => src1_data[20].DATAIN
sink_data[21] => src2_data[21].DATAIN
sink_data[21] => src0_data[21].DATAIN
sink_data[21] => src1_data[21].DATAIN
sink_data[22] => src2_data[22].DATAIN
sink_data[22] => src0_data[22].DATAIN
sink_data[22] => src1_data[22].DATAIN
sink_data[23] => src2_data[23].DATAIN
sink_data[23] => src0_data[23].DATAIN
sink_data[23] => src1_data[23].DATAIN
sink_data[24] => src2_data[24].DATAIN
sink_data[24] => src0_data[24].DATAIN
sink_data[24] => src1_data[24].DATAIN
sink_data[25] => src2_data[25].DATAIN
sink_data[25] => src0_data[25].DATAIN
sink_data[25] => src1_data[25].DATAIN
sink_data[26] => src2_data[26].DATAIN
sink_data[26] => src0_data[26].DATAIN
sink_data[26] => src1_data[26].DATAIN
sink_data[27] => src2_data[27].DATAIN
sink_data[27] => src0_data[27].DATAIN
sink_data[27] => src1_data[27].DATAIN
sink_data[28] => src2_data[28].DATAIN
sink_data[28] => src0_data[28].DATAIN
sink_data[28] => src1_data[28].DATAIN
sink_data[29] => src2_data[29].DATAIN
sink_data[29] => src0_data[29].DATAIN
sink_data[29] => src1_data[29].DATAIN
sink_data[30] => src2_data[30].DATAIN
sink_data[30] => src0_data[30].DATAIN
sink_data[30] => src1_data[30].DATAIN
sink_data[31] => src2_data[31].DATAIN
sink_data[31] => src0_data[31].DATAIN
sink_data[31] => src1_data[31].DATAIN
sink_data[32] => src2_data[32].DATAIN
sink_data[32] => src0_data[32].DATAIN
sink_data[32] => src1_data[32].DATAIN
sink_data[33] => src2_data[33].DATAIN
sink_data[33] => src0_data[33].DATAIN
sink_data[33] => src1_data[33].DATAIN
sink_data[34] => src2_data[34].DATAIN
sink_data[34] => src0_data[34].DATAIN
sink_data[34] => src1_data[34].DATAIN
sink_data[35] => src2_data[35].DATAIN
sink_data[35] => src0_data[35].DATAIN
sink_data[35] => src1_data[35].DATAIN
sink_data[36] => src2_data[36].DATAIN
sink_data[36] => src0_data[36].DATAIN
sink_data[36] => src1_data[36].DATAIN
sink_data[37] => src2_data[37].DATAIN
sink_data[37] => src0_data[37].DATAIN
sink_data[37] => src1_data[37].DATAIN
sink_data[38] => src2_data[38].DATAIN
sink_data[38] => src0_data[38].DATAIN
sink_data[38] => src1_data[38].DATAIN
sink_data[39] => src2_data[39].DATAIN
sink_data[39] => src0_data[39].DATAIN
sink_data[39] => src1_data[39].DATAIN
sink_data[40] => src2_data[40].DATAIN
sink_data[40] => src0_data[40].DATAIN
sink_data[40] => src1_data[40].DATAIN
sink_data[41] => src2_data[41].DATAIN
sink_data[41] => src0_data[41].DATAIN
sink_data[41] => src1_data[41].DATAIN
sink_data[42] => src2_data[42].DATAIN
sink_data[42] => src0_data[42].DATAIN
sink_data[42] => src1_data[42].DATAIN
sink_data[43] => src2_data[43].DATAIN
sink_data[43] => src0_data[43].DATAIN
sink_data[43] => src1_data[43].DATAIN
sink_data[44] => src2_data[44].DATAIN
sink_data[44] => src0_data[44].DATAIN
sink_data[44] => src1_data[44].DATAIN
sink_data[45] => src2_data[45].DATAIN
sink_data[45] => src0_data[45].DATAIN
sink_data[45] => src1_data[45].DATAIN
sink_data[46] => src2_data[46].DATAIN
sink_data[46] => src0_data[46].DATAIN
sink_data[46] => src1_data[46].DATAIN
sink_data[47] => src2_data[47].DATAIN
sink_data[47] => src0_data[47].DATAIN
sink_data[47] => src1_data[47].DATAIN
sink_data[48] => src2_data[48].DATAIN
sink_data[48] => src0_data[48].DATAIN
sink_data[48] => src1_data[48].DATAIN
sink_data[49] => src2_data[49].DATAIN
sink_data[49] => src0_data[49].DATAIN
sink_data[49] => src1_data[49].DATAIN
sink_data[50] => src2_data[50].DATAIN
sink_data[50] => src0_data[50].DATAIN
sink_data[50] => src1_data[50].DATAIN
sink_data[51] => src2_data[51].DATAIN
sink_data[51] => src0_data[51].DATAIN
sink_data[51] => src1_data[51].DATAIN
sink_data[52] => src2_data[52].DATAIN
sink_data[52] => src0_data[52].DATAIN
sink_data[52] => src1_data[52].DATAIN
sink_data[53] => src2_data[53].DATAIN
sink_data[53] => src0_data[53].DATAIN
sink_data[53] => src1_data[53].DATAIN
sink_data[54] => src2_data[54].DATAIN
sink_data[54] => src0_data[54].DATAIN
sink_data[54] => src1_data[54].DATAIN
sink_data[55] => src2_data[55].DATAIN
sink_data[55] => src0_data[55].DATAIN
sink_data[55] => src1_data[55].DATAIN
sink_data[56] => src2_data[56].DATAIN
sink_data[56] => src0_data[56].DATAIN
sink_data[56] => src1_data[56].DATAIN
sink_data[57] => src2_data[57].DATAIN
sink_data[57] => src0_data[57].DATAIN
sink_data[57] => src1_data[57].DATAIN
sink_data[58] => src2_data[58].DATAIN
sink_data[58] => src0_data[58].DATAIN
sink_data[58] => src1_data[58].DATAIN
sink_data[59] => src2_data[59].DATAIN
sink_data[59] => src0_data[59].DATAIN
sink_data[59] => src1_data[59].DATAIN
sink_data[60] => src2_data[60].DATAIN
sink_data[60] => src0_data[60].DATAIN
sink_data[60] => src1_data[60].DATAIN
sink_data[61] => src2_data[61].DATAIN
sink_data[61] => src0_data[61].DATAIN
sink_data[61] => src1_data[61].DATAIN
sink_data[62] => src2_data[62].DATAIN
sink_data[62] => src0_data[62].DATAIN
sink_data[62] => src1_data[62].DATAIN
sink_data[63] => src2_data[63].DATAIN
sink_data[63] => src0_data[63].DATAIN
sink_data[63] => src1_data[63].DATAIN
sink_data[64] => src2_data[64].DATAIN
sink_data[64] => src0_data[64].DATAIN
sink_data[64] => src1_data[64].DATAIN
sink_data[65] => src2_data[65].DATAIN
sink_data[65] => src0_data[65].DATAIN
sink_data[65] => src1_data[65].DATAIN
sink_data[66] => src2_data[66].DATAIN
sink_data[66] => src0_data[66].DATAIN
sink_data[66] => src1_data[66].DATAIN
sink_data[67] => src2_data[67].DATAIN
sink_data[67] => src0_data[67].DATAIN
sink_data[67] => src1_data[67].DATAIN
sink_data[68] => src2_data[68].DATAIN
sink_data[68] => src0_data[68].DATAIN
sink_data[68] => src1_data[68].DATAIN
sink_data[69] => src2_data[69].DATAIN
sink_data[69] => src0_data[69].DATAIN
sink_data[69] => src1_data[69].DATAIN
sink_data[70] => src2_data[70].DATAIN
sink_data[70] => src0_data[70].DATAIN
sink_data[70] => src1_data[70].DATAIN
sink_data[71] => src2_data[71].DATAIN
sink_data[71] => src0_data[71].DATAIN
sink_data[71] => src1_data[71].DATAIN
sink_data[72] => src2_data[72].DATAIN
sink_data[72] => src0_data[72].DATAIN
sink_data[72] => src1_data[72].DATAIN
sink_data[73] => src2_data[73].DATAIN
sink_data[73] => src0_data[73].DATAIN
sink_data[73] => src1_data[73].DATAIN
sink_data[74] => src2_data[74].DATAIN
sink_data[74] => src0_data[74].DATAIN
sink_data[74] => src1_data[74].DATAIN
sink_data[75] => src2_data[75].DATAIN
sink_data[75] => src0_data[75].DATAIN
sink_data[75] => src1_data[75].DATAIN
sink_data[76] => src2_data[76].DATAIN
sink_data[76] => src0_data[76].DATAIN
sink_data[76] => src1_data[76].DATAIN
sink_data[77] => src2_data[77].DATAIN
sink_data[77] => src0_data[77].DATAIN
sink_data[77] => src1_data[77].DATAIN
sink_data[78] => src2_data[78].DATAIN
sink_data[78] => src0_data[78].DATAIN
sink_data[78] => src1_data[78].DATAIN
sink_data[79] => src2_data[79].DATAIN
sink_data[79] => src0_data[79].DATAIN
sink_data[79] => src1_data[79].DATAIN
sink_data[80] => src2_data[80].DATAIN
sink_data[80] => src0_data[80].DATAIN
sink_data[80] => src1_data[80].DATAIN
sink_data[81] => src2_data[81].DATAIN
sink_data[81] => src0_data[81].DATAIN
sink_data[81] => src1_data[81].DATAIN
sink_data[82] => src2_data[82].DATAIN
sink_data[82] => src0_data[82].DATAIN
sink_data[82] => src1_data[82].DATAIN
sink_data[83] => src2_data[83].DATAIN
sink_data[83] => src0_data[83].DATAIN
sink_data[83] => src1_data[83].DATAIN
sink_data[84] => src2_data[84].DATAIN
sink_data[84] => src0_data[84].DATAIN
sink_data[84] => src1_data[84].DATAIN
sink_data[85] => src2_data[85].DATAIN
sink_data[85] => src0_data[85].DATAIN
sink_data[85] => src1_data[85].DATAIN
sink_data[86] => src2_data[86].DATAIN
sink_data[86] => src0_data[86].DATAIN
sink_data[86] => src1_data[86].DATAIN
sink_data[87] => src2_data[87].DATAIN
sink_data[87] => src0_data[87].DATAIN
sink_data[87] => src1_data[87].DATAIN
sink_data[88] => src2_data[88].DATAIN
sink_data[88] => src0_data[88].DATAIN
sink_data[88] => src1_data[88].DATAIN
sink_channel[0] => src0_valid.IN1
sink_channel[0] => sink_ready.IN0
sink_channel[1] => src1_valid.IN1
sink_channel[1] => sink_ready.IN0
sink_channel[2] => src2_valid.IN1
sink_channel[2] => sink_ready.IN0
sink_channel[3] => src2_channel[0].DATAIN
sink_channel[3] => src0_channel[0].DATAIN
sink_channel[3] => src1_channel[0].DATAIN
sink_channel[4] => src2_channel[1].DATAIN
sink_channel[4] => src0_channel[1].DATAIN
sink_channel[4] => src1_channel[1].DATAIN
sink_channel[5] => src2_channel[2].DATAIN
sink_channel[5] => src0_channel[2].DATAIN
sink_channel[5] => src1_channel[2].DATAIN
sink_channel[6] => src2_channel[3].DATAIN
sink_channel[6] => src0_channel[3].DATAIN
sink_channel[6] => src1_channel[3].DATAIN
sink_channel[7] => src2_channel[4].DATAIN
sink_channel[7] => src0_channel[4].DATAIN
sink_channel[7] => src1_channel[4].DATAIN
sink_channel[8] => src2_channel[5].DATAIN
sink_channel[8] => src0_channel[5].DATAIN
sink_channel[8] => src1_channel[5].DATAIN
sink_channel[9] => src2_channel[6].DATAIN
sink_channel[9] => src0_channel[6].DATAIN
sink_channel[9] => src1_channel[6].DATAIN
sink_channel[10] => src2_channel[7].DATAIN
sink_channel[10] => src0_channel[7].DATAIN
sink_channel[10] => src1_channel[7].DATAIN
sink_channel[11] => src2_channel[8].DATAIN
sink_channel[11] => src0_channel[8].DATAIN
sink_channel[11] => src1_channel[8].DATAIN
sink_channel[12] => src2_channel[9].DATAIN
sink_channel[12] => src0_channel[9].DATAIN
sink_channel[12] => src1_channel[9].DATAIN
sink_startofpacket => src2_startofpacket.DATAIN
sink_startofpacket => src0_startofpacket.DATAIN
sink_startofpacket => src1_startofpacket.DATAIN
sink_endofpacket => src2_endofpacket.DATAIN
sink_endofpacket => src0_endofpacket.DATAIN
sink_endofpacket => src1_endofpacket.DATAIN
src0_ready => sink_ready.IN1
src1_ready => sink_ready.IN1
src2_ready => sink_ready.IN1
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~


|main|Proyecto:u1|Proyecto_cmd_xbar_demux_003:rsp_xbar_demux_005
sink_valid[0] => src0_valid.IN0
sink_data[0] => src0_data[0].DATAIN
sink_data[1] => src0_data[1].DATAIN
sink_data[2] => src0_data[2].DATAIN
sink_data[3] => src0_data[3].DATAIN
sink_data[4] => src0_data[4].DATAIN
sink_data[5] => src0_data[5].DATAIN
sink_data[6] => src0_data[6].DATAIN
sink_data[7] => src0_data[7].DATAIN
sink_data[8] => src0_data[8].DATAIN
sink_data[9] => src0_data[9].DATAIN
sink_data[10] => src0_data[10].DATAIN
sink_data[11] => src0_data[11].DATAIN
sink_data[12] => src0_data[12].DATAIN
sink_data[13] => src0_data[13].DATAIN
sink_data[14] => src0_data[14].DATAIN
sink_data[15] => src0_data[15].DATAIN
sink_data[16] => src0_data[16].DATAIN
sink_data[17] => src0_data[17].DATAIN
sink_data[18] => src0_data[18].DATAIN
sink_data[19] => src0_data[19].DATAIN
sink_data[20] => src0_data[20].DATAIN
sink_data[21] => src0_data[21].DATAIN
sink_data[22] => src0_data[22].DATAIN
sink_data[23] => src0_data[23].DATAIN
sink_data[24] => src0_data[24].DATAIN
sink_data[25] => src0_data[25].DATAIN
sink_data[26] => src0_data[26].DATAIN
sink_data[27] => src0_data[27].DATAIN
sink_data[28] => src0_data[28].DATAIN
sink_data[29] => src0_data[29].DATAIN
sink_data[30] => src0_data[30].DATAIN
sink_data[31] => src0_data[31].DATAIN
sink_data[32] => src0_data[32].DATAIN
sink_data[33] => src0_data[33].DATAIN
sink_data[34] => src0_data[34].DATAIN
sink_data[35] => src0_data[35].DATAIN
sink_data[36] => src0_data[36].DATAIN
sink_data[37] => src0_data[37].DATAIN
sink_data[38] => src0_data[38].DATAIN
sink_data[39] => src0_data[39].DATAIN
sink_data[40] => src0_data[40].DATAIN
sink_data[41] => src0_data[41].DATAIN
sink_data[42] => src0_data[42].DATAIN
sink_data[43] => src0_data[43].DATAIN
sink_data[44] => src0_data[44].DATAIN
sink_data[45] => src0_data[45].DATAIN
sink_data[46] => src0_data[46].DATAIN
sink_data[47] => src0_data[47].DATAIN
sink_data[48] => src0_data[48].DATAIN
sink_data[49] => src0_data[49].DATAIN
sink_data[50] => src0_data[50].DATAIN
sink_data[51] => src0_data[51].DATAIN
sink_data[52] => src0_data[52].DATAIN
sink_data[53] => src0_data[53].DATAIN
sink_data[54] => src0_data[54].DATAIN
sink_data[55] => src0_data[55].DATAIN
sink_data[56] => src0_data[56].DATAIN
sink_data[57] => src0_data[57].DATAIN
sink_data[58] => src0_data[58].DATAIN
sink_data[59] => src0_data[59].DATAIN
sink_data[60] => src0_data[60].DATAIN
sink_data[61] => src0_data[61].DATAIN
sink_data[62] => src0_data[62].DATAIN
sink_data[63] => src0_data[63].DATAIN
sink_data[64] => src0_data[64].DATAIN
sink_data[65] => src0_data[65].DATAIN
sink_data[66] => src0_data[66].DATAIN
sink_data[67] => src0_data[67].DATAIN
sink_data[68] => src0_data[68].DATAIN
sink_data[69] => src0_data[69].DATAIN
sink_data[70] => src0_data[70].DATAIN
sink_data[71] => src0_data[71].DATAIN
sink_data[72] => src0_data[72].DATAIN
sink_data[73] => src0_data[73].DATAIN
sink_data[74] => src0_data[74].DATAIN
sink_data[75] => src0_data[75].DATAIN
sink_data[76] => src0_data[76].DATAIN
sink_data[77] => src0_data[77].DATAIN
sink_data[78] => src0_data[78].DATAIN
sink_data[79] => src0_data[79].DATAIN
sink_data[80] => src0_data[80].DATAIN
sink_data[81] => src0_data[81].DATAIN
sink_data[82] => src0_data[82].DATAIN
sink_data[83] => src0_data[83].DATAIN
sink_data[84] => src0_data[84].DATAIN
sink_data[85] => src0_data[85].DATAIN
sink_data[86] => src0_data[86].DATAIN
sink_data[87] => src0_data[87].DATAIN
sink_data[88] => src0_data[88].DATAIN
sink_channel[0] => src0_valid.IN1
sink_channel[0] => sink_ready.IN0
sink_channel[1] => src0_channel[0].DATAIN
sink_channel[2] => src0_channel[1].DATAIN
sink_channel[3] => src0_channel[2].DATAIN
sink_channel[4] => src0_channel[3].DATAIN
sink_channel[5] => src0_channel[4].DATAIN
sink_channel[6] => src0_channel[5].DATAIN
sink_channel[7] => src0_channel[6].DATAIN
sink_channel[8] => src0_channel[7].DATAIN
sink_channel[9] => src0_channel[8].DATAIN
sink_channel[10] => src0_channel[9].DATAIN
sink_channel[11] => src0_channel[10].DATAIN
sink_channel[12] => src0_channel[11].DATAIN
sink_startofpacket => src0_startofpacket.DATAIN
sink_endofpacket => src0_endofpacket.DATAIN
src0_ready => sink_ready.IN1
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~


|main|Proyecto:u1|Proyecto_cmd_xbar_demux_003:rsp_xbar_demux_006
sink_valid[0] => src0_valid.IN0
sink_data[0] => src0_data[0].DATAIN
sink_data[1] => src0_data[1].DATAIN
sink_data[2] => src0_data[2].DATAIN
sink_data[3] => src0_data[3].DATAIN
sink_data[4] => src0_data[4].DATAIN
sink_data[5] => src0_data[5].DATAIN
sink_data[6] => src0_data[6].DATAIN
sink_data[7] => src0_data[7].DATAIN
sink_data[8] => src0_data[8].DATAIN
sink_data[9] => src0_data[9].DATAIN
sink_data[10] => src0_data[10].DATAIN
sink_data[11] => src0_data[11].DATAIN
sink_data[12] => src0_data[12].DATAIN
sink_data[13] => src0_data[13].DATAIN
sink_data[14] => src0_data[14].DATAIN
sink_data[15] => src0_data[15].DATAIN
sink_data[16] => src0_data[16].DATAIN
sink_data[17] => src0_data[17].DATAIN
sink_data[18] => src0_data[18].DATAIN
sink_data[19] => src0_data[19].DATAIN
sink_data[20] => src0_data[20].DATAIN
sink_data[21] => src0_data[21].DATAIN
sink_data[22] => src0_data[22].DATAIN
sink_data[23] => src0_data[23].DATAIN
sink_data[24] => src0_data[24].DATAIN
sink_data[25] => src0_data[25].DATAIN
sink_data[26] => src0_data[26].DATAIN
sink_data[27] => src0_data[27].DATAIN
sink_data[28] => src0_data[28].DATAIN
sink_data[29] => src0_data[29].DATAIN
sink_data[30] => src0_data[30].DATAIN
sink_data[31] => src0_data[31].DATAIN
sink_data[32] => src0_data[32].DATAIN
sink_data[33] => src0_data[33].DATAIN
sink_data[34] => src0_data[34].DATAIN
sink_data[35] => src0_data[35].DATAIN
sink_data[36] => src0_data[36].DATAIN
sink_data[37] => src0_data[37].DATAIN
sink_data[38] => src0_data[38].DATAIN
sink_data[39] => src0_data[39].DATAIN
sink_data[40] => src0_data[40].DATAIN
sink_data[41] => src0_data[41].DATAIN
sink_data[42] => src0_data[42].DATAIN
sink_data[43] => src0_data[43].DATAIN
sink_data[44] => src0_data[44].DATAIN
sink_data[45] => src0_data[45].DATAIN
sink_data[46] => src0_data[46].DATAIN
sink_data[47] => src0_data[47].DATAIN
sink_data[48] => src0_data[48].DATAIN
sink_data[49] => src0_data[49].DATAIN
sink_data[50] => src0_data[50].DATAIN
sink_data[51] => src0_data[51].DATAIN
sink_data[52] => src0_data[52].DATAIN
sink_data[53] => src0_data[53].DATAIN
sink_data[54] => src0_data[54].DATAIN
sink_data[55] => src0_data[55].DATAIN
sink_data[56] => src0_data[56].DATAIN
sink_data[57] => src0_data[57].DATAIN
sink_data[58] => src0_data[58].DATAIN
sink_data[59] => src0_data[59].DATAIN
sink_data[60] => src0_data[60].DATAIN
sink_data[61] => src0_data[61].DATAIN
sink_data[62] => src0_data[62].DATAIN
sink_data[63] => src0_data[63].DATAIN
sink_data[64] => src0_data[64].DATAIN
sink_data[65] => src0_data[65].DATAIN
sink_data[66] => src0_data[66].DATAIN
sink_data[67] => src0_data[67].DATAIN
sink_data[68] => src0_data[68].DATAIN
sink_data[69] => src0_data[69].DATAIN
sink_data[70] => src0_data[70].DATAIN
sink_data[71] => src0_data[71].DATAIN
sink_data[72] => src0_data[72].DATAIN
sink_data[73] => src0_data[73].DATAIN
sink_data[74] => src0_data[74].DATAIN
sink_data[75] => src0_data[75].DATAIN
sink_data[76] => src0_data[76].DATAIN
sink_data[77] => src0_data[77].DATAIN
sink_data[78] => src0_data[78].DATAIN
sink_data[79] => src0_data[79].DATAIN
sink_data[80] => src0_data[80].DATAIN
sink_data[81] => src0_data[81].DATAIN
sink_data[82] => src0_data[82].DATAIN
sink_data[83] => src0_data[83].DATAIN
sink_data[84] => src0_data[84].DATAIN
sink_data[85] => src0_data[85].DATAIN
sink_data[86] => src0_data[86].DATAIN
sink_data[87] => src0_data[87].DATAIN
sink_data[88] => src0_data[88].DATAIN
sink_channel[0] => src0_valid.IN1
sink_channel[0] => sink_ready.IN0
sink_channel[1] => src0_channel[0].DATAIN
sink_channel[2] => src0_channel[1].DATAIN
sink_channel[3] => src0_channel[2].DATAIN
sink_channel[4] => src0_channel[3].DATAIN
sink_channel[5] => src0_channel[4].DATAIN
sink_channel[6] => src0_channel[5].DATAIN
sink_channel[7] => src0_channel[6].DATAIN
sink_channel[8] => src0_channel[7].DATAIN
sink_channel[9] => src0_channel[8].DATAIN
sink_channel[10] => src0_channel[9].DATAIN
sink_channel[11] => src0_channel[10].DATAIN
sink_channel[12] => src0_channel[11].DATAIN
sink_startofpacket => src0_startofpacket.DATAIN
sink_endofpacket => src0_endofpacket.DATAIN
src0_ready => sink_ready.IN1
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~


|main|Proyecto:u1|Proyecto_cmd_xbar_demux_003:rsp_xbar_demux_007
sink_valid[0] => src0_valid.IN0
sink_data[0] => src0_data[0].DATAIN
sink_data[1] => src0_data[1].DATAIN
sink_data[2] => src0_data[2].DATAIN
sink_data[3] => src0_data[3].DATAIN
sink_data[4] => src0_data[4].DATAIN
sink_data[5] => src0_data[5].DATAIN
sink_data[6] => src0_data[6].DATAIN
sink_data[7] => src0_data[7].DATAIN
sink_data[8] => src0_data[8].DATAIN
sink_data[9] => src0_data[9].DATAIN
sink_data[10] => src0_data[10].DATAIN
sink_data[11] => src0_data[11].DATAIN
sink_data[12] => src0_data[12].DATAIN
sink_data[13] => src0_data[13].DATAIN
sink_data[14] => src0_data[14].DATAIN
sink_data[15] => src0_data[15].DATAIN
sink_data[16] => src0_data[16].DATAIN
sink_data[17] => src0_data[17].DATAIN
sink_data[18] => src0_data[18].DATAIN
sink_data[19] => src0_data[19].DATAIN
sink_data[20] => src0_data[20].DATAIN
sink_data[21] => src0_data[21].DATAIN
sink_data[22] => src0_data[22].DATAIN
sink_data[23] => src0_data[23].DATAIN
sink_data[24] => src0_data[24].DATAIN
sink_data[25] => src0_data[25].DATAIN
sink_data[26] => src0_data[26].DATAIN
sink_data[27] => src0_data[27].DATAIN
sink_data[28] => src0_data[28].DATAIN
sink_data[29] => src0_data[29].DATAIN
sink_data[30] => src0_data[30].DATAIN
sink_data[31] => src0_data[31].DATAIN
sink_data[32] => src0_data[32].DATAIN
sink_data[33] => src0_data[33].DATAIN
sink_data[34] => src0_data[34].DATAIN
sink_data[35] => src0_data[35].DATAIN
sink_data[36] => src0_data[36].DATAIN
sink_data[37] => src0_data[37].DATAIN
sink_data[38] => src0_data[38].DATAIN
sink_data[39] => src0_data[39].DATAIN
sink_data[40] => src0_data[40].DATAIN
sink_data[41] => src0_data[41].DATAIN
sink_data[42] => src0_data[42].DATAIN
sink_data[43] => src0_data[43].DATAIN
sink_data[44] => src0_data[44].DATAIN
sink_data[45] => src0_data[45].DATAIN
sink_data[46] => src0_data[46].DATAIN
sink_data[47] => src0_data[47].DATAIN
sink_data[48] => src0_data[48].DATAIN
sink_data[49] => src0_data[49].DATAIN
sink_data[50] => src0_data[50].DATAIN
sink_data[51] => src0_data[51].DATAIN
sink_data[52] => src0_data[52].DATAIN
sink_data[53] => src0_data[53].DATAIN
sink_data[54] => src0_data[54].DATAIN
sink_data[55] => src0_data[55].DATAIN
sink_data[56] => src0_data[56].DATAIN
sink_data[57] => src0_data[57].DATAIN
sink_data[58] => src0_data[58].DATAIN
sink_data[59] => src0_data[59].DATAIN
sink_data[60] => src0_data[60].DATAIN
sink_data[61] => src0_data[61].DATAIN
sink_data[62] => src0_data[62].DATAIN
sink_data[63] => src0_data[63].DATAIN
sink_data[64] => src0_data[64].DATAIN
sink_data[65] => src0_data[65].DATAIN
sink_data[66] => src0_data[66].DATAIN
sink_data[67] => src0_data[67].DATAIN
sink_data[68] => src0_data[68].DATAIN
sink_data[69] => src0_data[69].DATAIN
sink_data[70] => src0_data[70].DATAIN
sink_data[71] => src0_data[71].DATAIN
sink_data[72] => src0_data[72].DATAIN
sink_data[73] => src0_data[73].DATAIN
sink_data[74] => src0_data[74].DATAIN
sink_data[75] => src0_data[75].DATAIN
sink_data[76] => src0_data[76].DATAIN
sink_data[77] => src0_data[77].DATAIN
sink_data[78] => src0_data[78].DATAIN
sink_data[79] => src0_data[79].DATAIN
sink_data[80] => src0_data[80].DATAIN
sink_data[81] => src0_data[81].DATAIN
sink_data[82] => src0_data[82].DATAIN
sink_data[83] => src0_data[83].DATAIN
sink_data[84] => src0_data[84].DATAIN
sink_data[85] => src0_data[85].DATAIN
sink_data[86] => src0_data[86].DATAIN
sink_data[87] => src0_data[87].DATAIN
sink_data[88] => src0_data[88].DATAIN
sink_channel[0] => src0_valid.IN1
sink_channel[0] => sink_ready.IN0
sink_channel[1] => src0_channel[0].DATAIN
sink_channel[2] => src0_channel[1].DATAIN
sink_channel[3] => src0_channel[2].DATAIN
sink_channel[4] => src0_channel[3].DATAIN
sink_channel[5] => src0_channel[4].DATAIN
sink_channel[6] => src0_channel[5].DATAIN
sink_channel[7] => src0_channel[6].DATAIN
sink_channel[8] => src0_channel[7].DATAIN
sink_channel[9] => src0_channel[8].DATAIN
sink_channel[10] => src0_channel[9].DATAIN
sink_channel[11] => src0_channel[10].DATAIN
sink_channel[12] => src0_channel[11].DATAIN
sink_startofpacket => src0_startofpacket.DATAIN
sink_endofpacket => src0_endofpacket.DATAIN
src0_ready => sink_ready.IN1
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~


|main|Proyecto:u1|Proyecto_cmd_xbar_demux_003:rsp_xbar_demux_008
sink_valid[0] => src0_valid.IN0
sink_data[0] => src0_data[0].DATAIN
sink_data[1] => src0_data[1].DATAIN
sink_data[2] => src0_data[2].DATAIN
sink_data[3] => src0_data[3].DATAIN
sink_data[4] => src0_data[4].DATAIN
sink_data[5] => src0_data[5].DATAIN
sink_data[6] => src0_data[6].DATAIN
sink_data[7] => src0_data[7].DATAIN
sink_data[8] => src0_data[8].DATAIN
sink_data[9] => src0_data[9].DATAIN
sink_data[10] => src0_data[10].DATAIN
sink_data[11] => src0_data[11].DATAIN
sink_data[12] => src0_data[12].DATAIN
sink_data[13] => src0_data[13].DATAIN
sink_data[14] => src0_data[14].DATAIN
sink_data[15] => src0_data[15].DATAIN
sink_data[16] => src0_data[16].DATAIN
sink_data[17] => src0_data[17].DATAIN
sink_data[18] => src0_data[18].DATAIN
sink_data[19] => src0_data[19].DATAIN
sink_data[20] => src0_data[20].DATAIN
sink_data[21] => src0_data[21].DATAIN
sink_data[22] => src0_data[22].DATAIN
sink_data[23] => src0_data[23].DATAIN
sink_data[24] => src0_data[24].DATAIN
sink_data[25] => src0_data[25].DATAIN
sink_data[26] => src0_data[26].DATAIN
sink_data[27] => src0_data[27].DATAIN
sink_data[28] => src0_data[28].DATAIN
sink_data[29] => src0_data[29].DATAIN
sink_data[30] => src0_data[30].DATAIN
sink_data[31] => src0_data[31].DATAIN
sink_data[32] => src0_data[32].DATAIN
sink_data[33] => src0_data[33].DATAIN
sink_data[34] => src0_data[34].DATAIN
sink_data[35] => src0_data[35].DATAIN
sink_data[36] => src0_data[36].DATAIN
sink_data[37] => src0_data[37].DATAIN
sink_data[38] => src0_data[38].DATAIN
sink_data[39] => src0_data[39].DATAIN
sink_data[40] => src0_data[40].DATAIN
sink_data[41] => src0_data[41].DATAIN
sink_data[42] => src0_data[42].DATAIN
sink_data[43] => src0_data[43].DATAIN
sink_data[44] => src0_data[44].DATAIN
sink_data[45] => src0_data[45].DATAIN
sink_data[46] => src0_data[46].DATAIN
sink_data[47] => src0_data[47].DATAIN
sink_data[48] => src0_data[48].DATAIN
sink_data[49] => src0_data[49].DATAIN
sink_data[50] => src0_data[50].DATAIN
sink_data[51] => src0_data[51].DATAIN
sink_data[52] => src0_data[52].DATAIN
sink_data[53] => src0_data[53].DATAIN
sink_data[54] => src0_data[54].DATAIN
sink_data[55] => src0_data[55].DATAIN
sink_data[56] => src0_data[56].DATAIN
sink_data[57] => src0_data[57].DATAIN
sink_data[58] => src0_data[58].DATAIN
sink_data[59] => src0_data[59].DATAIN
sink_data[60] => src0_data[60].DATAIN
sink_data[61] => src0_data[61].DATAIN
sink_data[62] => src0_data[62].DATAIN
sink_data[63] => src0_data[63].DATAIN
sink_data[64] => src0_data[64].DATAIN
sink_data[65] => src0_data[65].DATAIN
sink_data[66] => src0_data[66].DATAIN
sink_data[67] => src0_data[67].DATAIN
sink_data[68] => src0_data[68].DATAIN
sink_data[69] => src0_data[69].DATAIN
sink_data[70] => src0_data[70].DATAIN
sink_data[71] => src0_data[71].DATAIN
sink_data[72] => src0_data[72].DATAIN
sink_data[73] => src0_data[73].DATAIN
sink_data[74] => src0_data[74].DATAIN
sink_data[75] => src0_data[75].DATAIN
sink_data[76] => src0_data[76].DATAIN
sink_data[77] => src0_data[77].DATAIN
sink_data[78] => src0_data[78].DATAIN
sink_data[79] => src0_data[79].DATAIN
sink_data[80] => src0_data[80].DATAIN
sink_data[81] => src0_data[81].DATAIN
sink_data[82] => src0_data[82].DATAIN
sink_data[83] => src0_data[83].DATAIN
sink_data[84] => src0_data[84].DATAIN
sink_data[85] => src0_data[85].DATAIN
sink_data[86] => src0_data[86].DATAIN
sink_data[87] => src0_data[87].DATAIN
sink_data[88] => src0_data[88].DATAIN
sink_channel[0] => src0_valid.IN1
sink_channel[0] => sink_ready.IN0
sink_channel[1] => src0_channel[0].DATAIN
sink_channel[2] => src0_channel[1].DATAIN
sink_channel[3] => src0_channel[2].DATAIN
sink_channel[4] => src0_channel[3].DATAIN
sink_channel[5] => src0_channel[4].DATAIN
sink_channel[6] => src0_channel[5].DATAIN
sink_channel[7] => src0_channel[6].DATAIN
sink_channel[8] => src0_channel[7].DATAIN
sink_channel[9] => src0_channel[8].DATAIN
sink_channel[10] => src0_channel[9].DATAIN
sink_channel[11] => src0_channel[10].DATAIN
sink_channel[12] => src0_channel[11].DATAIN
sink_startofpacket => src0_startofpacket.DATAIN
sink_endofpacket => src0_endofpacket.DATAIN
src0_ready => sink_ready.IN1
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~


|main|Proyecto:u1|Proyecto_cmd_xbar_demux_002:rsp_xbar_demux_009
sink_valid[0] => src0_valid.IN0
sink_valid[0] => src1_valid.IN0
sink_data[0] => src1_data[0].DATAIN
sink_data[0] => src0_data[0].DATAIN
sink_data[1] => src1_data[1].DATAIN
sink_data[1] => src0_data[1].DATAIN
sink_data[2] => src1_data[2].DATAIN
sink_data[2] => src0_data[2].DATAIN
sink_data[3] => src1_data[3].DATAIN
sink_data[3] => src0_data[3].DATAIN
sink_data[4] => src1_data[4].DATAIN
sink_data[4] => src0_data[4].DATAIN
sink_data[5] => src1_data[5].DATAIN
sink_data[5] => src0_data[5].DATAIN
sink_data[6] => src1_data[6].DATAIN
sink_data[6] => src0_data[6].DATAIN
sink_data[7] => src1_data[7].DATAIN
sink_data[7] => src0_data[7].DATAIN
sink_data[8] => src1_data[8].DATAIN
sink_data[8] => src0_data[8].DATAIN
sink_data[9] => src1_data[9].DATAIN
sink_data[9] => src0_data[9].DATAIN
sink_data[10] => src1_data[10].DATAIN
sink_data[10] => src0_data[10].DATAIN
sink_data[11] => src1_data[11].DATAIN
sink_data[11] => src0_data[11].DATAIN
sink_data[12] => src1_data[12].DATAIN
sink_data[12] => src0_data[12].DATAIN
sink_data[13] => src1_data[13].DATAIN
sink_data[13] => src0_data[13].DATAIN
sink_data[14] => src1_data[14].DATAIN
sink_data[14] => src0_data[14].DATAIN
sink_data[15] => src1_data[15].DATAIN
sink_data[15] => src0_data[15].DATAIN
sink_data[16] => src1_data[16].DATAIN
sink_data[16] => src0_data[16].DATAIN
sink_data[17] => src1_data[17].DATAIN
sink_data[17] => src0_data[17].DATAIN
sink_data[18] => src1_data[18].DATAIN
sink_data[18] => src0_data[18].DATAIN
sink_data[19] => src1_data[19].DATAIN
sink_data[19] => src0_data[19].DATAIN
sink_data[20] => src1_data[20].DATAIN
sink_data[20] => src0_data[20].DATAIN
sink_data[21] => src1_data[21].DATAIN
sink_data[21] => src0_data[21].DATAIN
sink_data[22] => src1_data[22].DATAIN
sink_data[22] => src0_data[22].DATAIN
sink_data[23] => src1_data[23].DATAIN
sink_data[23] => src0_data[23].DATAIN
sink_data[24] => src1_data[24].DATAIN
sink_data[24] => src0_data[24].DATAIN
sink_data[25] => src1_data[25].DATAIN
sink_data[25] => src0_data[25].DATAIN
sink_data[26] => src1_data[26].DATAIN
sink_data[26] => src0_data[26].DATAIN
sink_data[27] => src1_data[27].DATAIN
sink_data[27] => src0_data[27].DATAIN
sink_data[28] => src1_data[28].DATAIN
sink_data[28] => src0_data[28].DATAIN
sink_data[29] => src1_data[29].DATAIN
sink_data[29] => src0_data[29].DATAIN
sink_data[30] => src1_data[30].DATAIN
sink_data[30] => src0_data[30].DATAIN
sink_data[31] => src1_data[31].DATAIN
sink_data[31] => src0_data[31].DATAIN
sink_data[32] => src1_data[32].DATAIN
sink_data[32] => src0_data[32].DATAIN
sink_data[33] => src1_data[33].DATAIN
sink_data[33] => src0_data[33].DATAIN
sink_data[34] => src1_data[34].DATAIN
sink_data[34] => src0_data[34].DATAIN
sink_data[35] => src1_data[35].DATAIN
sink_data[35] => src0_data[35].DATAIN
sink_data[36] => src1_data[36].DATAIN
sink_data[36] => src0_data[36].DATAIN
sink_data[37] => src1_data[37].DATAIN
sink_data[37] => src0_data[37].DATAIN
sink_data[38] => src1_data[38].DATAIN
sink_data[38] => src0_data[38].DATAIN
sink_data[39] => src1_data[39].DATAIN
sink_data[39] => src0_data[39].DATAIN
sink_data[40] => src1_data[40].DATAIN
sink_data[40] => src0_data[40].DATAIN
sink_data[41] => src1_data[41].DATAIN
sink_data[41] => src0_data[41].DATAIN
sink_data[42] => src1_data[42].DATAIN
sink_data[42] => src0_data[42].DATAIN
sink_data[43] => src1_data[43].DATAIN
sink_data[43] => src0_data[43].DATAIN
sink_data[44] => src1_data[44].DATAIN
sink_data[44] => src0_data[44].DATAIN
sink_data[45] => src1_data[45].DATAIN
sink_data[45] => src0_data[45].DATAIN
sink_data[46] => src1_data[46].DATAIN
sink_data[46] => src0_data[46].DATAIN
sink_data[47] => src1_data[47].DATAIN
sink_data[47] => src0_data[47].DATAIN
sink_data[48] => src1_data[48].DATAIN
sink_data[48] => src0_data[48].DATAIN
sink_data[49] => src1_data[49].DATAIN
sink_data[49] => src0_data[49].DATAIN
sink_data[50] => src1_data[50].DATAIN
sink_data[50] => src0_data[50].DATAIN
sink_data[51] => src1_data[51].DATAIN
sink_data[51] => src0_data[51].DATAIN
sink_data[52] => src1_data[52].DATAIN
sink_data[52] => src0_data[52].DATAIN
sink_data[53] => src1_data[53].DATAIN
sink_data[53] => src0_data[53].DATAIN
sink_data[54] => src1_data[54].DATAIN
sink_data[54] => src0_data[54].DATAIN
sink_data[55] => src1_data[55].DATAIN
sink_data[55] => src0_data[55].DATAIN
sink_data[56] => src1_data[56].DATAIN
sink_data[56] => src0_data[56].DATAIN
sink_data[57] => src1_data[57].DATAIN
sink_data[57] => src0_data[57].DATAIN
sink_data[58] => src1_data[58].DATAIN
sink_data[58] => src0_data[58].DATAIN
sink_data[59] => src1_data[59].DATAIN
sink_data[59] => src0_data[59].DATAIN
sink_data[60] => src1_data[60].DATAIN
sink_data[60] => src0_data[60].DATAIN
sink_data[61] => src1_data[61].DATAIN
sink_data[61] => src0_data[61].DATAIN
sink_data[62] => src1_data[62].DATAIN
sink_data[62] => src0_data[62].DATAIN
sink_data[63] => src1_data[63].DATAIN
sink_data[63] => src0_data[63].DATAIN
sink_data[64] => src1_data[64].DATAIN
sink_data[64] => src0_data[64].DATAIN
sink_data[65] => src1_data[65].DATAIN
sink_data[65] => src0_data[65].DATAIN
sink_data[66] => src1_data[66].DATAIN
sink_data[66] => src0_data[66].DATAIN
sink_data[67] => src1_data[67].DATAIN
sink_data[67] => src0_data[67].DATAIN
sink_data[68] => src1_data[68].DATAIN
sink_data[68] => src0_data[68].DATAIN
sink_data[69] => src1_data[69].DATAIN
sink_data[69] => src0_data[69].DATAIN
sink_data[70] => src1_data[70].DATAIN
sink_data[70] => src0_data[70].DATAIN
sink_data[71] => src1_data[71].DATAIN
sink_data[71] => src0_data[71].DATAIN
sink_data[72] => src1_data[72].DATAIN
sink_data[72] => src0_data[72].DATAIN
sink_data[73] => src1_data[73].DATAIN
sink_data[73] => src0_data[73].DATAIN
sink_data[74] => src1_data[74].DATAIN
sink_data[74] => src0_data[74].DATAIN
sink_data[75] => src1_data[75].DATAIN
sink_data[75] => src0_data[75].DATAIN
sink_data[76] => src1_data[76].DATAIN
sink_data[76] => src0_data[76].DATAIN
sink_data[77] => src1_data[77].DATAIN
sink_data[77] => src0_data[77].DATAIN
sink_data[78] => src1_data[78].DATAIN
sink_data[78] => src0_data[78].DATAIN
sink_data[79] => src1_data[79].DATAIN
sink_data[79] => src0_data[79].DATAIN
sink_data[80] => src1_data[80].DATAIN
sink_data[80] => src0_data[80].DATAIN
sink_data[81] => src1_data[81].DATAIN
sink_data[81] => src0_data[81].DATAIN
sink_data[82] => src1_data[82].DATAIN
sink_data[82] => src0_data[82].DATAIN
sink_data[83] => src1_data[83].DATAIN
sink_data[83] => src0_data[83].DATAIN
sink_data[84] => src1_data[84].DATAIN
sink_data[84] => src0_data[84].DATAIN
sink_data[85] => src1_data[85].DATAIN
sink_data[85] => src0_data[85].DATAIN
sink_data[86] => src1_data[86].DATAIN
sink_data[86] => src0_data[86].DATAIN
sink_data[87] => src1_data[87].DATAIN
sink_data[87] => src0_data[87].DATAIN
sink_data[88] => src1_data[88].DATAIN
sink_data[88] => src0_data[88].DATAIN
sink_channel[0] => src0_valid.IN1
sink_channel[0] => sink_ready.IN0
sink_channel[1] => src1_valid.IN1
sink_channel[1] => sink_ready.IN0
sink_channel[2] => src1_channel[0].DATAIN
sink_channel[2] => src0_channel[0].DATAIN
sink_channel[3] => src1_channel[1].DATAIN
sink_channel[3] => src0_channel[1].DATAIN
sink_channel[4] => src1_channel[2].DATAIN
sink_channel[4] => src0_channel[2].DATAIN
sink_channel[5] => src1_channel[3].DATAIN
sink_channel[5] => src0_channel[3].DATAIN
sink_channel[6] => src1_channel[4].DATAIN
sink_channel[6] => src0_channel[4].DATAIN
sink_channel[7] => src1_channel[5].DATAIN
sink_channel[7] => src0_channel[5].DATAIN
sink_channel[8] => src1_channel[6].DATAIN
sink_channel[8] => src0_channel[6].DATAIN
sink_channel[9] => src1_channel[7].DATAIN
sink_channel[9] => src0_channel[7].DATAIN
sink_channel[10] => src1_channel[8].DATAIN
sink_channel[10] => src0_channel[8].DATAIN
sink_channel[11] => src1_channel[9].DATAIN
sink_channel[11] => src0_channel[9].DATAIN
sink_channel[12] => src1_channel[10].DATAIN
sink_channel[12] => src0_channel[10].DATAIN
sink_startofpacket => src1_startofpacket.DATAIN
sink_startofpacket => src0_startofpacket.DATAIN
sink_endofpacket => src1_endofpacket.DATAIN
sink_endofpacket => src0_endofpacket.DATAIN
src0_ready => sink_ready.IN1
src1_ready => sink_ready.IN1
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~


|main|Proyecto:u1|Proyecto_cmd_xbar_demux_003:rsp_xbar_demux_010
sink_valid[0] => src0_valid.IN0
sink_data[0] => src0_data[0].DATAIN
sink_data[1] => src0_data[1].DATAIN
sink_data[2] => src0_data[2].DATAIN
sink_data[3] => src0_data[3].DATAIN
sink_data[4] => src0_data[4].DATAIN
sink_data[5] => src0_data[5].DATAIN
sink_data[6] => src0_data[6].DATAIN
sink_data[7] => src0_data[7].DATAIN
sink_data[8] => src0_data[8].DATAIN
sink_data[9] => src0_data[9].DATAIN
sink_data[10] => src0_data[10].DATAIN
sink_data[11] => src0_data[11].DATAIN
sink_data[12] => src0_data[12].DATAIN
sink_data[13] => src0_data[13].DATAIN
sink_data[14] => src0_data[14].DATAIN
sink_data[15] => src0_data[15].DATAIN
sink_data[16] => src0_data[16].DATAIN
sink_data[17] => src0_data[17].DATAIN
sink_data[18] => src0_data[18].DATAIN
sink_data[19] => src0_data[19].DATAIN
sink_data[20] => src0_data[20].DATAIN
sink_data[21] => src0_data[21].DATAIN
sink_data[22] => src0_data[22].DATAIN
sink_data[23] => src0_data[23].DATAIN
sink_data[24] => src0_data[24].DATAIN
sink_data[25] => src0_data[25].DATAIN
sink_data[26] => src0_data[26].DATAIN
sink_data[27] => src0_data[27].DATAIN
sink_data[28] => src0_data[28].DATAIN
sink_data[29] => src0_data[29].DATAIN
sink_data[30] => src0_data[30].DATAIN
sink_data[31] => src0_data[31].DATAIN
sink_data[32] => src0_data[32].DATAIN
sink_data[33] => src0_data[33].DATAIN
sink_data[34] => src0_data[34].DATAIN
sink_data[35] => src0_data[35].DATAIN
sink_data[36] => src0_data[36].DATAIN
sink_data[37] => src0_data[37].DATAIN
sink_data[38] => src0_data[38].DATAIN
sink_data[39] => src0_data[39].DATAIN
sink_data[40] => src0_data[40].DATAIN
sink_data[41] => src0_data[41].DATAIN
sink_data[42] => src0_data[42].DATAIN
sink_data[43] => src0_data[43].DATAIN
sink_data[44] => src0_data[44].DATAIN
sink_data[45] => src0_data[45].DATAIN
sink_data[46] => src0_data[46].DATAIN
sink_data[47] => src0_data[47].DATAIN
sink_data[48] => src0_data[48].DATAIN
sink_data[49] => src0_data[49].DATAIN
sink_data[50] => src0_data[50].DATAIN
sink_data[51] => src0_data[51].DATAIN
sink_data[52] => src0_data[52].DATAIN
sink_data[53] => src0_data[53].DATAIN
sink_data[54] => src0_data[54].DATAIN
sink_data[55] => src0_data[55].DATAIN
sink_data[56] => src0_data[56].DATAIN
sink_data[57] => src0_data[57].DATAIN
sink_data[58] => src0_data[58].DATAIN
sink_data[59] => src0_data[59].DATAIN
sink_data[60] => src0_data[60].DATAIN
sink_data[61] => src0_data[61].DATAIN
sink_data[62] => src0_data[62].DATAIN
sink_data[63] => src0_data[63].DATAIN
sink_data[64] => src0_data[64].DATAIN
sink_data[65] => src0_data[65].DATAIN
sink_data[66] => src0_data[66].DATAIN
sink_data[67] => src0_data[67].DATAIN
sink_data[68] => src0_data[68].DATAIN
sink_data[69] => src0_data[69].DATAIN
sink_data[70] => src0_data[70].DATAIN
sink_data[71] => src0_data[71].DATAIN
sink_data[72] => src0_data[72].DATAIN
sink_data[73] => src0_data[73].DATAIN
sink_data[74] => src0_data[74].DATAIN
sink_data[75] => src0_data[75].DATAIN
sink_data[76] => src0_data[76].DATAIN
sink_data[77] => src0_data[77].DATAIN
sink_data[78] => src0_data[78].DATAIN
sink_data[79] => src0_data[79].DATAIN
sink_data[80] => src0_data[80].DATAIN
sink_data[81] => src0_data[81].DATAIN
sink_data[82] => src0_data[82].DATAIN
sink_data[83] => src0_data[83].DATAIN
sink_data[84] => src0_data[84].DATAIN
sink_data[85] => src0_data[85].DATAIN
sink_data[86] => src0_data[86].DATAIN
sink_data[87] => src0_data[87].DATAIN
sink_data[88] => src0_data[88].DATAIN
sink_channel[0] => src0_valid.IN1
sink_channel[0] => sink_ready.IN0
sink_channel[1] => src0_channel[0].DATAIN
sink_channel[2] => src0_channel[1].DATAIN
sink_channel[3] => src0_channel[2].DATAIN
sink_channel[4] => src0_channel[3].DATAIN
sink_channel[5] => src0_channel[4].DATAIN
sink_channel[6] => src0_channel[5].DATAIN
sink_channel[7] => src0_channel[6].DATAIN
sink_channel[8] => src0_channel[7].DATAIN
sink_channel[9] => src0_channel[8].DATAIN
sink_channel[10] => src0_channel[9].DATAIN
sink_channel[11] => src0_channel[10].DATAIN
sink_channel[12] => src0_channel[11].DATAIN
sink_startofpacket => src0_startofpacket.DATAIN
sink_endofpacket => src0_endofpacket.DATAIN
src0_ready => sink_ready.IN1
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~


|main|Proyecto:u1|Proyecto_cmd_xbar_demux_002:rsp_xbar_demux_011
sink_valid[0] => src0_valid.IN0
sink_valid[0] => src1_valid.IN0
sink_data[0] => src1_data[0].DATAIN
sink_data[0] => src0_data[0].DATAIN
sink_data[1] => src1_data[1].DATAIN
sink_data[1] => src0_data[1].DATAIN
sink_data[2] => src1_data[2].DATAIN
sink_data[2] => src0_data[2].DATAIN
sink_data[3] => src1_data[3].DATAIN
sink_data[3] => src0_data[3].DATAIN
sink_data[4] => src1_data[4].DATAIN
sink_data[4] => src0_data[4].DATAIN
sink_data[5] => src1_data[5].DATAIN
sink_data[5] => src0_data[5].DATAIN
sink_data[6] => src1_data[6].DATAIN
sink_data[6] => src0_data[6].DATAIN
sink_data[7] => src1_data[7].DATAIN
sink_data[7] => src0_data[7].DATAIN
sink_data[8] => src1_data[8].DATAIN
sink_data[8] => src0_data[8].DATAIN
sink_data[9] => src1_data[9].DATAIN
sink_data[9] => src0_data[9].DATAIN
sink_data[10] => src1_data[10].DATAIN
sink_data[10] => src0_data[10].DATAIN
sink_data[11] => src1_data[11].DATAIN
sink_data[11] => src0_data[11].DATAIN
sink_data[12] => src1_data[12].DATAIN
sink_data[12] => src0_data[12].DATAIN
sink_data[13] => src1_data[13].DATAIN
sink_data[13] => src0_data[13].DATAIN
sink_data[14] => src1_data[14].DATAIN
sink_data[14] => src0_data[14].DATAIN
sink_data[15] => src1_data[15].DATAIN
sink_data[15] => src0_data[15].DATAIN
sink_data[16] => src1_data[16].DATAIN
sink_data[16] => src0_data[16].DATAIN
sink_data[17] => src1_data[17].DATAIN
sink_data[17] => src0_data[17].DATAIN
sink_data[18] => src1_data[18].DATAIN
sink_data[18] => src0_data[18].DATAIN
sink_data[19] => src1_data[19].DATAIN
sink_data[19] => src0_data[19].DATAIN
sink_data[20] => src1_data[20].DATAIN
sink_data[20] => src0_data[20].DATAIN
sink_data[21] => src1_data[21].DATAIN
sink_data[21] => src0_data[21].DATAIN
sink_data[22] => src1_data[22].DATAIN
sink_data[22] => src0_data[22].DATAIN
sink_data[23] => src1_data[23].DATAIN
sink_data[23] => src0_data[23].DATAIN
sink_data[24] => src1_data[24].DATAIN
sink_data[24] => src0_data[24].DATAIN
sink_data[25] => src1_data[25].DATAIN
sink_data[25] => src0_data[25].DATAIN
sink_data[26] => src1_data[26].DATAIN
sink_data[26] => src0_data[26].DATAIN
sink_data[27] => src1_data[27].DATAIN
sink_data[27] => src0_data[27].DATAIN
sink_data[28] => src1_data[28].DATAIN
sink_data[28] => src0_data[28].DATAIN
sink_data[29] => src1_data[29].DATAIN
sink_data[29] => src0_data[29].DATAIN
sink_data[30] => src1_data[30].DATAIN
sink_data[30] => src0_data[30].DATAIN
sink_data[31] => src1_data[31].DATAIN
sink_data[31] => src0_data[31].DATAIN
sink_data[32] => src1_data[32].DATAIN
sink_data[32] => src0_data[32].DATAIN
sink_data[33] => src1_data[33].DATAIN
sink_data[33] => src0_data[33].DATAIN
sink_data[34] => src1_data[34].DATAIN
sink_data[34] => src0_data[34].DATAIN
sink_data[35] => src1_data[35].DATAIN
sink_data[35] => src0_data[35].DATAIN
sink_data[36] => src1_data[36].DATAIN
sink_data[36] => src0_data[36].DATAIN
sink_data[37] => src1_data[37].DATAIN
sink_data[37] => src0_data[37].DATAIN
sink_data[38] => src1_data[38].DATAIN
sink_data[38] => src0_data[38].DATAIN
sink_data[39] => src1_data[39].DATAIN
sink_data[39] => src0_data[39].DATAIN
sink_data[40] => src1_data[40].DATAIN
sink_data[40] => src0_data[40].DATAIN
sink_data[41] => src1_data[41].DATAIN
sink_data[41] => src0_data[41].DATAIN
sink_data[42] => src1_data[42].DATAIN
sink_data[42] => src0_data[42].DATAIN
sink_data[43] => src1_data[43].DATAIN
sink_data[43] => src0_data[43].DATAIN
sink_data[44] => src1_data[44].DATAIN
sink_data[44] => src0_data[44].DATAIN
sink_data[45] => src1_data[45].DATAIN
sink_data[45] => src0_data[45].DATAIN
sink_data[46] => src1_data[46].DATAIN
sink_data[46] => src0_data[46].DATAIN
sink_data[47] => src1_data[47].DATAIN
sink_data[47] => src0_data[47].DATAIN
sink_data[48] => src1_data[48].DATAIN
sink_data[48] => src0_data[48].DATAIN
sink_data[49] => src1_data[49].DATAIN
sink_data[49] => src0_data[49].DATAIN
sink_data[50] => src1_data[50].DATAIN
sink_data[50] => src0_data[50].DATAIN
sink_data[51] => src1_data[51].DATAIN
sink_data[51] => src0_data[51].DATAIN
sink_data[52] => src1_data[52].DATAIN
sink_data[52] => src0_data[52].DATAIN
sink_data[53] => src1_data[53].DATAIN
sink_data[53] => src0_data[53].DATAIN
sink_data[54] => src1_data[54].DATAIN
sink_data[54] => src0_data[54].DATAIN
sink_data[55] => src1_data[55].DATAIN
sink_data[55] => src0_data[55].DATAIN
sink_data[56] => src1_data[56].DATAIN
sink_data[56] => src0_data[56].DATAIN
sink_data[57] => src1_data[57].DATAIN
sink_data[57] => src0_data[57].DATAIN
sink_data[58] => src1_data[58].DATAIN
sink_data[58] => src0_data[58].DATAIN
sink_data[59] => src1_data[59].DATAIN
sink_data[59] => src0_data[59].DATAIN
sink_data[60] => src1_data[60].DATAIN
sink_data[60] => src0_data[60].DATAIN
sink_data[61] => src1_data[61].DATAIN
sink_data[61] => src0_data[61].DATAIN
sink_data[62] => src1_data[62].DATAIN
sink_data[62] => src0_data[62].DATAIN
sink_data[63] => src1_data[63].DATAIN
sink_data[63] => src0_data[63].DATAIN
sink_data[64] => src1_data[64].DATAIN
sink_data[64] => src0_data[64].DATAIN
sink_data[65] => src1_data[65].DATAIN
sink_data[65] => src0_data[65].DATAIN
sink_data[66] => src1_data[66].DATAIN
sink_data[66] => src0_data[66].DATAIN
sink_data[67] => src1_data[67].DATAIN
sink_data[67] => src0_data[67].DATAIN
sink_data[68] => src1_data[68].DATAIN
sink_data[68] => src0_data[68].DATAIN
sink_data[69] => src1_data[69].DATAIN
sink_data[69] => src0_data[69].DATAIN
sink_data[70] => src1_data[70].DATAIN
sink_data[70] => src0_data[70].DATAIN
sink_data[71] => src1_data[71].DATAIN
sink_data[71] => src0_data[71].DATAIN
sink_data[72] => src1_data[72].DATAIN
sink_data[72] => src0_data[72].DATAIN
sink_data[73] => src1_data[73].DATAIN
sink_data[73] => src0_data[73].DATAIN
sink_data[74] => src1_data[74].DATAIN
sink_data[74] => src0_data[74].DATAIN
sink_data[75] => src1_data[75].DATAIN
sink_data[75] => src0_data[75].DATAIN
sink_data[76] => src1_data[76].DATAIN
sink_data[76] => src0_data[76].DATAIN
sink_data[77] => src1_data[77].DATAIN
sink_data[77] => src0_data[77].DATAIN
sink_data[78] => src1_data[78].DATAIN
sink_data[78] => src0_data[78].DATAIN
sink_data[79] => src1_data[79].DATAIN
sink_data[79] => src0_data[79].DATAIN
sink_data[80] => src1_data[80].DATAIN
sink_data[80] => src0_data[80].DATAIN
sink_data[81] => src1_data[81].DATAIN
sink_data[81] => src0_data[81].DATAIN
sink_data[82] => src1_data[82].DATAIN
sink_data[82] => src0_data[82].DATAIN
sink_data[83] => src1_data[83].DATAIN
sink_data[83] => src0_data[83].DATAIN
sink_data[84] => src1_data[84].DATAIN
sink_data[84] => src0_data[84].DATAIN
sink_data[85] => src1_data[85].DATAIN
sink_data[85] => src0_data[85].DATAIN
sink_data[86] => src1_data[86].DATAIN
sink_data[86] => src0_data[86].DATAIN
sink_data[87] => src1_data[87].DATAIN
sink_data[87] => src0_data[87].DATAIN
sink_data[88] => src1_data[88].DATAIN
sink_data[88] => src0_data[88].DATAIN
sink_channel[0] => src0_valid.IN1
sink_channel[0] => sink_ready.IN0
sink_channel[1] => src1_valid.IN1
sink_channel[1] => sink_ready.IN0
sink_channel[2] => src1_channel[0].DATAIN
sink_channel[2] => src0_channel[0].DATAIN
sink_channel[3] => src1_channel[1].DATAIN
sink_channel[3] => src0_channel[1].DATAIN
sink_channel[4] => src1_channel[2].DATAIN
sink_channel[4] => src0_channel[2].DATAIN
sink_channel[5] => src1_channel[3].DATAIN
sink_channel[5] => src0_channel[3].DATAIN
sink_channel[6] => src1_channel[4].DATAIN
sink_channel[6] => src0_channel[4].DATAIN
sink_channel[7] => src1_channel[5].DATAIN
sink_channel[7] => src0_channel[5].DATAIN
sink_channel[8] => src1_channel[6].DATAIN
sink_channel[8] => src0_channel[6].DATAIN
sink_channel[9] => src1_channel[7].DATAIN
sink_channel[9] => src0_channel[7].DATAIN
sink_channel[10] => src1_channel[8].DATAIN
sink_channel[10] => src0_channel[8].DATAIN
sink_channel[11] => src1_channel[9].DATAIN
sink_channel[11] => src0_channel[9].DATAIN
sink_channel[12] => src1_channel[10].DATAIN
sink_channel[12] => src0_channel[10].DATAIN
sink_startofpacket => src1_startofpacket.DATAIN
sink_startofpacket => src0_startofpacket.DATAIN
sink_endofpacket => src1_endofpacket.DATAIN
sink_endofpacket => src0_endofpacket.DATAIN
src0_ready => sink_ready.IN1
src1_ready => sink_ready.IN1
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~


|main|Proyecto:u1|Proyecto_cmd_xbar_demux_003:rsp_xbar_demux_012
sink_valid[0] => src0_valid.IN0
sink_data[0] => src0_data[0].DATAIN
sink_data[1] => src0_data[1].DATAIN
sink_data[2] => src0_data[2].DATAIN
sink_data[3] => src0_data[3].DATAIN
sink_data[4] => src0_data[4].DATAIN
sink_data[5] => src0_data[5].DATAIN
sink_data[6] => src0_data[6].DATAIN
sink_data[7] => src0_data[7].DATAIN
sink_data[8] => src0_data[8].DATAIN
sink_data[9] => src0_data[9].DATAIN
sink_data[10] => src0_data[10].DATAIN
sink_data[11] => src0_data[11].DATAIN
sink_data[12] => src0_data[12].DATAIN
sink_data[13] => src0_data[13].DATAIN
sink_data[14] => src0_data[14].DATAIN
sink_data[15] => src0_data[15].DATAIN
sink_data[16] => src0_data[16].DATAIN
sink_data[17] => src0_data[17].DATAIN
sink_data[18] => src0_data[18].DATAIN
sink_data[19] => src0_data[19].DATAIN
sink_data[20] => src0_data[20].DATAIN
sink_data[21] => src0_data[21].DATAIN
sink_data[22] => src0_data[22].DATAIN
sink_data[23] => src0_data[23].DATAIN
sink_data[24] => src0_data[24].DATAIN
sink_data[25] => src0_data[25].DATAIN
sink_data[26] => src0_data[26].DATAIN
sink_data[27] => src0_data[27].DATAIN
sink_data[28] => src0_data[28].DATAIN
sink_data[29] => src0_data[29].DATAIN
sink_data[30] => src0_data[30].DATAIN
sink_data[31] => src0_data[31].DATAIN
sink_data[32] => src0_data[32].DATAIN
sink_data[33] => src0_data[33].DATAIN
sink_data[34] => src0_data[34].DATAIN
sink_data[35] => src0_data[35].DATAIN
sink_data[36] => src0_data[36].DATAIN
sink_data[37] => src0_data[37].DATAIN
sink_data[38] => src0_data[38].DATAIN
sink_data[39] => src0_data[39].DATAIN
sink_data[40] => src0_data[40].DATAIN
sink_data[41] => src0_data[41].DATAIN
sink_data[42] => src0_data[42].DATAIN
sink_data[43] => src0_data[43].DATAIN
sink_data[44] => src0_data[44].DATAIN
sink_data[45] => src0_data[45].DATAIN
sink_data[46] => src0_data[46].DATAIN
sink_data[47] => src0_data[47].DATAIN
sink_data[48] => src0_data[48].DATAIN
sink_data[49] => src0_data[49].DATAIN
sink_data[50] => src0_data[50].DATAIN
sink_data[51] => src0_data[51].DATAIN
sink_data[52] => src0_data[52].DATAIN
sink_data[53] => src0_data[53].DATAIN
sink_data[54] => src0_data[54].DATAIN
sink_data[55] => src0_data[55].DATAIN
sink_data[56] => src0_data[56].DATAIN
sink_data[57] => src0_data[57].DATAIN
sink_data[58] => src0_data[58].DATAIN
sink_data[59] => src0_data[59].DATAIN
sink_data[60] => src0_data[60].DATAIN
sink_data[61] => src0_data[61].DATAIN
sink_data[62] => src0_data[62].DATAIN
sink_data[63] => src0_data[63].DATAIN
sink_data[64] => src0_data[64].DATAIN
sink_data[65] => src0_data[65].DATAIN
sink_data[66] => src0_data[66].DATAIN
sink_data[67] => src0_data[67].DATAIN
sink_data[68] => src0_data[68].DATAIN
sink_data[69] => src0_data[69].DATAIN
sink_data[70] => src0_data[70].DATAIN
sink_data[71] => src0_data[71].DATAIN
sink_data[72] => src0_data[72].DATAIN
sink_data[73] => src0_data[73].DATAIN
sink_data[74] => src0_data[74].DATAIN
sink_data[75] => src0_data[75].DATAIN
sink_data[76] => src0_data[76].DATAIN
sink_data[77] => src0_data[77].DATAIN
sink_data[78] => src0_data[78].DATAIN
sink_data[79] => src0_data[79].DATAIN
sink_data[80] => src0_data[80].DATAIN
sink_data[81] => src0_data[81].DATAIN
sink_data[82] => src0_data[82].DATAIN
sink_data[83] => src0_data[83].DATAIN
sink_data[84] => src0_data[84].DATAIN
sink_data[85] => src0_data[85].DATAIN
sink_data[86] => src0_data[86].DATAIN
sink_data[87] => src0_data[87].DATAIN
sink_data[88] => src0_data[88].DATAIN
sink_channel[0] => src0_valid.IN1
sink_channel[0] => sink_ready.IN0
sink_channel[1] => src0_channel[0].DATAIN
sink_channel[2] => src0_channel[1].DATAIN
sink_channel[3] => src0_channel[2].DATAIN
sink_channel[4] => src0_channel[3].DATAIN
sink_channel[5] => src0_channel[4].DATAIN
sink_channel[6] => src0_channel[5].DATAIN
sink_channel[7] => src0_channel[6].DATAIN
sink_channel[8] => src0_channel[7].DATAIN
sink_channel[9] => src0_channel[8].DATAIN
sink_channel[10] => src0_channel[9].DATAIN
sink_channel[11] => src0_channel[10].DATAIN
sink_channel[12] => src0_channel[11].DATAIN
sink_startofpacket => src0_startofpacket.DATAIN
sink_endofpacket => src0_endofpacket.DATAIN
src0_ready => sink_ready.IN1
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~


|main|Proyecto:u1|Proyecto_rsp_xbar_mux:rsp_xbar_mux
sink0_valid => request[0].IN1
sink0_data[0] => src_payload.IN1
sink0_data[1] => src_payload.IN1
sink0_data[2] => src_payload.IN1
sink0_data[3] => src_payload.IN1
sink0_data[4] => src_payload.IN1
sink0_data[5] => src_payload.IN1
sink0_data[6] => src_payload.IN1
sink0_data[7] => src_payload.IN1
sink0_data[8] => src_payload.IN1
sink0_data[9] => src_payload.IN1
sink0_data[10] => src_payload.IN1
sink0_data[11] => src_payload.IN1
sink0_data[12] => src_payload.IN1
sink0_data[13] => src_payload.IN1
sink0_data[14] => src_payload.IN1
sink0_data[15] => src_payload.IN1
sink0_data[16] => src_payload.IN1
sink0_data[17] => src_payload.IN1
sink0_data[18] => src_payload.IN1
sink0_data[19] => src_payload.IN1
sink0_data[20] => src_payload.IN1
sink0_data[21] => src_payload.IN1
sink0_data[22] => src_payload.IN1
sink0_data[23] => src_payload.IN1
sink0_data[24] => src_payload.IN1
sink0_data[25] => src_payload.IN1
sink0_data[26] => src_payload.IN1
sink0_data[27] => src_payload.IN1
sink0_data[28] => src_payload.IN1
sink0_data[29] => src_payload.IN1
sink0_data[30] => src_payload.IN1
sink0_data[31] => src_payload.IN1
sink0_data[32] => src_payload.IN1
sink0_data[33] => src_payload.IN1
sink0_data[34] => src_payload.IN1
sink0_data[35] => src_payload.IN1
sink0_data[36] => src_payload.IN1
sink0_data[37] => src_payload.IN1
sink0_data[38] => src_payload.IN1
sink0_data[39] => src_payload.IN1
sink0_data[40] => src_payload.IN1
sink0_data[41] => src_payload.IN1
sink0_data[42] => src_payload.IN1
sink0_data[43] => src_payload.IN1
sink0_data[44] => src_payload.IN1
sink0_data[45] => src_payload.IN1
sink0_data[46] => src_payload.IN1
sink0_data[47] => src_payload.IN1
sink0_data[48] => src_payload.IN1
sink0_data[49] => src_payload.IN1
sink0_data[50] => src_payload.IN1
sink0_data[51] => src_payload.IN1
sink0_data[52] => src_payload.IN1
sink0_data[53] => src_payload.IN1
sink0_data[54] => src_payload.IN1
sink0_data[55] => src_payload.IN1
sink0_data[56] => src_payload.IN1
sink0_data[57] => src_payload.IN1
sink0_data[58] => src_payload.IN1
sink0_data[59] => src_payload.IN1
sink0_data[60] => src_payload.IN1
sink0_data[61] => src_payload.IN1
sink0_data[62] => src_payload.IN1
sink0_data[63] => src_payload.IN1
sink0_data[64] => src_payload.IN1
sink0_data[65] => src_payload.IN1
sink0_data[66] => src_payload.IN1
sink0_data[67] => src_payload.IN1
sink0_data[68] => src_payload.IN1
sink0_data[69] => src_payload.IN1
sink0_data[70] => src_payload.IN1
sink0_data[71] => src_payload.IN1
sink0_data[72] => src_payload.IN1
sink0_data[72] => last_cycle.IN1
sink0_data[73] => src_payload.IN1
sink0_data[74] => src_payload.IN1
sink0_data[75] => src_payload.IN1
sink0_data[76] => src_payload.IN1
sink0_data[77] => src_payload.IN1
sink0_data[78] => src_payload.IN1
sink0_data[79] => src_payload.IN1
sink0_data[80] => src_payload.IN1
sink0_data[81] => src_payload.IN1
sink0_data[82] => src_payload.IN1
sink0_data[83] => src_payload.IN1
sink0_data[84] => src_payload.IN1
sink0_data[85] => src_payload.IN1
sink0_data[86] => src_payload.IN1
sink0_data[87] => src_payload.IN1
sink0_data[88] => src_payload.IN1
sink0_channel[0] => src_payload.IN1
sink0_channel[1] => src_payload.IN1
sink0_channel[2] => src_payload.IN1
sink0_channel[3] => src_payload.IN1
sink0_channel[4] => src_payload.IN1
sink0_channel[5] => src_payload.IN1
sink0_channel[6] => src_payload.IN1
sink0_channel[7] => src_payload.IN1
sink0_channel[8] => src_payload.IN1
sink0_channel[9] => src_payload.IN1
sink0_channel[10] => src_payload.IN1
sink0_channel[11] => src_payload.IN1
sink0_channel[12] => src_payload.IN1
sink0_startofpacket => src_payload.IN1
sink0_endofpacket => src_payload.IN1
sink1_valid => request[1].IN1
sink1_data[0] => src_payload.IN1
sink1_data[1] => src_payload.IN1
sink1_data[2] => src_payload.IN1
sink1_data[3] => src_payload.IN1
sink1_data[4] => src_payload.IN1
sink1_data[5] => src_payload.IN1
sink1_data[6] => src_payload.IN1
sink1_data[7] => src_payload.IN1
sink1_data[8] => src_payload.IN1
sink1_data[9] => src_payload.IN1
sink1_data[10] => src_payload.IN1
sink1_data[11] => src_payload.IN1
sink1_data[12] => src_payload.IN1
sink1_data[13] => src_payload.IN1
sink1_data[14] => src_payload.IN1
sink1_data[15] => src_payload.IN1
sink1_data[16] => src_payload.IN1
sink1_data[17] => src_payload.IN1
sink1_data[18] => src_payload.IN1
sink1_data[19] => src_payload.IN1
sink1_data[20] => src_payload.IN1
sink1_data[21] => src_payload.IN1
sink1_data[22] => src_payload.IN1
sink1_data[23] => src_payload.IN1
sink1_data[24] => src_payload.IN1
sink1_data[25] => src_payload.IN1
sink1_data[26] => src_payload.IN1
sink1_data[27] => src_payload.IN1
sink1_data[28] => src_payload.IN1
sink1_data[29] => src_payload.IN1
sink1_data[30] => src_payload.IN1
sink1_data[31] => src_payload.IN1
sink1_data[32] => src_payload.IN1
sink1_data[33] => src_payload.IN1
sink1_data[34] => src_payload.IN1
sink1_data[35] => src_payload.IN1
sink1_data[36] => src_payload.IN1
sink1_data[37] => src_payload.IN1
sink1_data[38] => src_payload.IN1
sink1_data[39] => src_payload.IN1
sink1_data[40] => src_payload.IN1
sink1_data[41] => src_payload.IN1
sink1_data[42] => src_payload.IN1
sink1_data[43] => src_payload.IN1
sink1_data[44] => src_payload.IN1
sink1_data[45] => src_payload.IN1
sink1_data[46] => src_payload.IN1
sink1_data[47] => src_payload.IN1
sink1_data[48] => src_payload.IN1
sink1_data[49] => src_payload.IN1
sink1_data[50] => src_payload.IN1
sink1_data[51] => src_payload.IN1
sink1_data[52] => src_payload.IN1
sink1_data[53] => src_payload.IN1
sink1_data[54] => src_payload.IN1
sink1_data[55] => src_payload.IN1
sink1_data[56] => src_payload.IN1
sink1_data[57] => src_payload.IN1
sink1_data[58] => src_payload.IN1
sink1_data[59] => src_payload.IN1
sink1_data[60] => src_payload.IN1
sink1_data[61] => src_payload.IN1
sink1_data[62] => src_payload.IN1
sink1_data[63] => src_payload.IN1
sink1_data[64] => src_payload.IN1
sink1_data[65] => src_payload.IN1
sink1_data[66] => src_payload.IN1
sink1_data[67] => src_payload.IN1
sink1_data[68] => src_payload.IN1
sink1_data[69] => src_payload.IN1
sink1_data[70] => src_payload.IN1
sink1_data[71] => src_payload.IN1
sink1_data[72] => src_payload.IN1
sink1_data[72] => last_cycle.IN1
sink1_data[73] => src_payload.IN1
sink1_data[74] => src_payload.IN1
sink1_data[75] => src_payload.IN1
sink1_data[76] => src_payload.IN1
sink1_data[77] => src_payload.IN1
sink1_data[78] => src_payload.IN1
sink1_data[79] => src_payload.IN1
sink1_data[80] => src_payload.IN1
sink1_data[81] => src_payload.IN1
sink1_data[82] => src_payload.IN1
sink1_data[83] => src_payload.IN1
sink1_data[84] => src_payload.IN1
sink1_data[85] => src_payload.IN1
sink1_data[86] => src_payload.IN1
sink1_data[87] => src_payload.IN1
sink1_data[88] => src_payload.IN1
sink1_channel[0] => src_payload.IN1
sink1_channel[1] => src_payload.IN1
sink1_channel[2] => src_payload.IN1
sink1_channel[3] => src_payload.IN1
sink1_channel[4] => src_payload.IN1
sink1_channel[5] => src_payload.IN1
sink1_channel[6] => src_payload.IN1
sink1_channel[7] => src_payload.IN1
sink1_channel[8] => src_payload.IN1
sink1_channel[9] => src_payload.IN1
sink1_channel[10] => src_payload.IN1
sink1_channel[11] => src_payload.IN1
sink1_channel[12] => src_payload.IN1
sink1_startofpacket => src_payload.IN1
sink1_endofpacket => src_payload.IN1
src_ready => last_cycle.IN0
src_ready => sink0_ready.IN1
src_ready => sink1_ready.IN1
clk => clk.IN1
reset => reset.IN1


|main|Proyecto:u1|Proyecto_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
request[0] => grant[0].DATAIN
request[0] => _.IN1
request[0] => _.IN1
request[1] => grant[1].DATAIN
request[1] => _.IN1
request[1] => _.IN1
increment_top_priority => ~NO_FANOUT~
save_top_priority => ~NO_FANOUT~


|main|Proyecto:u1|Proyecto_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
a[0] => sum.IN0
a[0] => full_adder.cout[0].IN0
a[1] => cout.IN0
a[1] => cout.IN0
a[2] => cout.IN0
a[2] => cout.IN0
a[3] => sum.IN0
b[0] => sum.IN1
b[0] => full_adder.cout[0].IN1
b[1] => cout.IN1
b[1] => cout.IN1
b[2] => cout.IN1
b[2] => cout.IN1
b[3] => sum.IN1


|main|Proyecto:u1|Proyecto_rsp_xbar_mux_001:rsp_xbar_mux_001
sink0_valid => request[0].IN1
sink0_data[0] => src_payload.IN1
sink0_data[1] => src_payload.IN1
sink0_data[2] => src_payload.IN1
sink0_data[3] => src_payload.IN1
sink0_data[4] => src_payload.IN1
sink0_data[5] => src_payload.IN1
sink0_data[6] => src_payload.IN1
sink0_data[7] => src_payload.IN1
sink0_data[8] => src_payload.IN1
sink0_data[9] => src_payload.IN1
sink0_data[10] => src_payload.IN1
sink0_data[11] => src_payload.IN1
sink0_data[12] => src_payload.IN1
sink0_data[13] => src_payload.IN1
sink0_data[14] => src_payload.IN1
sink0_data[15] => src_payload.IN1
sink0_data[16] => src_payload.IN1
sink0_data[17] => src_payload.IN1
sink0_data[18] => src_payload.IN1
sink0_data[19] => src_payload.IN1
sink0_data[20] => src_payload.IN1
sink0_data[21] => src_payload.IN1
sink0_data[22] => src_payload.IN1
sink0_data[23] => src_payload.IN1
sink0_data[24] => src_payload.IN1
sink0_data[25] => src_payload.IN1
sink0_data[26] => src_payload.IN1
sink0_data[27] => src_payload.IN1
sink0_data[28] => src_payload.IN1
sink0_data[29] => src_payload.IN1
sink0_data[30] => src_payload.IN1
sink0_data[31] => src_payload.IN1
sink0_data[32] => src_payload.IN1
sink0_data[33] => src_payload.IN1
sink0_data[34] => src_payload.IN1
sink0_data[35] => src_payload.IN1
sink0_data[36] => src_payload.IN1
sink0_data[37] => src_payload.IN1
sink0_data[38] => src_payload.IN1
sink0_data[39] => src_payload.IN1
sink0_data[40] => src_payload.IN1
sink0_data[41] => src_payload.IN1
sink0_data[42] => src_payload.IN1
sink0_data[43] => src_payload.IN1
sink0_data[44] => src_payload.IN1
sink0_data[45] => src_payload.IN1
sink0_data[46] => src_payload.IN1
sink0_data[47] => src_payload.IN1
sink0_data[48] => src_payload.IN1
sink0_data[49] => src_payload.IN1
sink0_data[50] => src_payload.IN1
sink0_data[51] => src_payload.IN1
sink0_data[52] => src_payload.IN1
sink0_data[53] => src_payload.IN1
sink0_data[54] => src_payload.IN1
sink0_data[55] => src_payload.IN1
sink0_data[56] => src_payload.IN1
sink0_data[57] => src_payload.IN1
sink0_data[58] => src_payload.IN1
sink0_data[59] => src_payload.IN1
sink0_data[60] => src_payload.IN1
sink0_data[61] => src_payload.IN1
sink0_data[62] => src_payload.IN1
sink0_data[63] => src_payload.IN1
sink0_data[64] => src_payload.IN1
sink0_data[65] => src_payload.IN1
sink0_data[66] => src_payload.IN1
sink0_data[67] => src_payload.IN1
sink0_data[68] => src_payload.IN1
sink0_data[69] => src_payload.IN1
sink0_data[70] => src_payload.IN1
sink0_data[71] => src_payload.IN1
sink0_data[72] => src_payload.IN1
sink0_data[72] => last_cycle.IN1
sink0_data[73] => src_payload.IN1
sink0_data[74] => src_payload.IN1
sink0_data[75] => src_payload.IN1
sink0_data[76] => src_payload.IN1
sink0_data[77] => src_payload.IN1
sink0_data[78] => src_payload.IN1
sink0_data[79] => src_payload.IN1
sink0_data[80] => src_payload.IN1
sink0_data[81] => src_payload.IN1
sink0_data[82] => src_payload.IN1
sink0_data[83] => src_payload.IN1
sink0_data[84] => src_payload.IN1
sink0_data[85] => src_payload.IN1
sink0_data[86] => src_payload.IN1
sink0_data[87] => src_payload.IN1
sink0_data[88] => src_payload.IN1
sink0_channel[0] => src_payload.IN1
sink0_channel[1] => src_payload.IN1
sink0_channel[2] => src_payload.IN1
sink0_channel[3] => src_payload.IN1
sink0_channel[4] => src_payload.IN1
sink0_channel[5] => src_payload.IN1
sink0_channel[6] => src_payload.IN1
sink0_channel[7] => src_payload.IN1
sink0_channel[8] => src_payload.IN1
sink0_channel[9] => src_payload.IN1
sink0_channel[10] => src_payload.IN1
sink0_channel[11] => src_payload.IN1
sink0_channel[12] => src_payload.IN1
sink0_startofpacket => src_payload.IN1
sink0_endofpacket => src_payload.IN1
sink1_valid => request[1].IN1
sink1_data[0] => src_payload.IN1
sink1_data[1] => src_payload.IN1
sink1_data[2] => src_payload.IN1
sink1_data[3] => src_payload.IN1
sink1_data[4] => src_payload.IN1
sink1_data[5] => src_payload.IN1
sink1_data[6] => src_payload.IN1
sink1_data[7] => src_payload.IN1
sink1_data[8] => src_payload.IN1
sink1_data[9] => src_payload.IN1
sink1_data[10] => src_payload.IN1
sink1_data[11] => src_payload.IN1
sink1_data[12] => src_payload.IN1
sink1_data[13] => src_payload.IN1
sink1_data[14] => src_payload.IN1
sink1_data[15] => src_payload.IN1
sink1_data[16] => src_payload.IN1
sink1_data[17] => src_payload.IN1
sink1_data[18] => src_payload.IN1
sink1_data[19] => src_payload.IN1
sink1_data[20] => src_payload.IN1
sink1_data[21] => src_payload.IN1
sink1_data[22] => src_payload.IN1
sink1_data[23] => src_payload.IN1
sink1_data[24] => src_payload.IN1
sink1_data[25] => src_payload.IN1
sink1_data[26] => src_payload.IN1
sink1_data[27] => src_payload.IN1
sink1_data[28] => src_payload.IN1
sink1_data[29] => src_payload.IN1
sink1_data[30] => src_payload.IN1
sink1_data[31] => src_payload.IN1
sink1_data[32] => src_payload.IN1
sink1_data[33] => src_payload.IN1
sink1_data[34] => src_payload.IN1
sink1_data[35] => src_payload.IN1
sink1_data[36] => src_payload.IN1
sink1_data[37] => src_payload.IN1
sink1_data[38] => src_payload.IN1
sink1_data[39] => src_payload.IN1
sink1_data[40] => src_payload.IN1
sink1_data[41] => src_payload.IN1
sink1_data[42] => src_payload.IN1
sink1_data[43] => src_payload.IN1
sink1_data[44] => src_payload.IN1
sink1_data[45] => src_payload.IN1
sink1_data[46] => src_payload.IN1
sink1_data[47] => src_payload.IN1
sink1_data[48] => src_payload.IN1
sink1_data[49] => src_payload.IN1
sink1_data[50] => src_payload.IN1
sink1_data[51] => src_payload.IN1
sink1_data[52] => src_payload.IN1
sink1_data[53] => src_payload.IN1
sink1_data[54] => src_payload.IN1
sink1_data[55] => src_payload.IN1
sink1_data[56] => src_payload.IN1
sink1_data[57] => src_payload.IN1
sink1_data[58] => src_payload.IN1
sink1_data[59] => src_payload.IN1
sink1_data[60] => src_payload.IN1
sink1_data[61] => src_payload.IN1
sink1_data[62] => src_payload.IN1
sink1_data[63] => src_payload.IN1
sink1_data[64] => src_payload.IN1
sink1_data[65] => src_payload.IN1
sink1_data[66] => src_payload.IN1
sink1_data[67] => src_payload.IN1
sink1_data[68] => src_payload.IN1
sink1_data[69] => src_payload.IN1
sink1_data[70] => src_payload.IN1
sink1_data[71] => src_payload.IN1
sink1_data[72] => src_payload.IN1
sink1_data[72] => last_cycle.IN1
sink1_data[73] => src_payload.IN1
sink1_data[74] => src_payload.IN1
sink1_data[75] => src_payload.IN1
sink1_data[76] => src_payload.IN1
sink1_data[77] => src_payload.IN1
sink1_data[78] => src_payload.IN1
sink1_data[79] => src_payload.IN1
sink1_data[80] => src_payload.IN1
sink1_data[81] => src_payload.IN1
sink1_data[82] => src_payload.IN1
sink1_data[83] => src_payload.IN1
sink1_data[84] => src_payload.IN1
sink1_data[85] => src_payload.IN1
sink1_data[86] => src_payload.IN1
sink1_data[87] => src_payload.IN1
sink1_data[88] => src_payload.IN1
sink1_channel[0] => src_payload.IN1
sink1_channel[1] => src_payload.IN1
sink1_channel[2] => src_payload.IN1
sink1_channel[3] => src_payload.IN1
sink1_channel[4] => src_payload.IN1
sink1_channel[5] => src_payload.IN1
sink1_channel[6] => src_payload.IN1
sink1_channel[7] => src_payload.IN1
sink1_channel[8] => src_payload.IN1
sink1_channel[9] => src_payload.IN1
sink1_channel[10] => src_payload.IN1
sink1_channel[11] => src_payload.IN1
sink1_channel[12] => src_payload.IN1
sink1_startofpacket => src_payload.IN1
sink1_endofpacket => src_payload.IN1
sink2_valid => request[2].IN1
sink2_data[0] => src_payload.IN1
sink2_data[1] => src_payload.IN1
sink2_data[2] => src_payload.IN1
sink2_data[3] => src_payload.IN1
sink2_data[4] => src_payload.IN1
sink2_data[5] => src_payload.IN1
sink2_data[6] => src_payload.IN1
sink2_data[7] => src_payload.IN1
sink2_data[8] => src_payload.IN1
sink2_data[9] => src_payload.IN1
sink2_data[10] => src_payload.IN1
sink2_data[11] => src_payload.IN1
sink2_data[12] => src_payload.IN1
sink2_data[13] => src_payload.IN1
sink2_data[14] => src_payload.IN1
sink2_data[15] => src_payload.IN1
sink2_data[16] => src_payload.IN1
sink2_data[17] => src_payload.IN1
sink2_data[18] => src_payload.IN1
sink2_data[19] => src_payload.IN1
sink2_data[20] => src_payload.IN1
sink2_data[21] => src_payload.IN1
sink2_data[22] => src_payload.IN1
sink2_data[23] => src_payload.IN1
sink2_data[24] => src_payload.IN1
sink2_data[25] => src_payload.IN1
sink2_data[26] => src_payload.IN1
sink2_data[27] => src_payload.IN1
sink2_data[28] => src_payload.IN1
sink2_data[29] => src_payload.IN1
sink2_data[30] => src_payload.IN1
sink2_data[31] => src_payload.IN1
sink2_data[32] => src_payload.IN1
sink2_data[33] => src_payload.IN1
sink2_data[34] => src_payload.IN1
sink2_data[35] => src_payload.IN1
sink2_data[36] => src_payload.IN1
sink2_data[37] => src_payload.IN1
sink2_data[38] => src_payload.IN1
sink2_data[39] => src_payload.IN1
sink2_data[40] => src_payload.IN1
sink2_data[41] => src_payload.IN1
sink2_data[42] => src_payload.IN1
sink2_data[43] => src_payload.IN1
sink2_data[44] => src_payload.IN1
sink2_data[45] => src_payload.IN1
sink2_data[46] => src_payload.IN1
sink2_data[47] => src_payload.IN1
sink2_data[48] => src_payload.IN1
sink2_data[49] => src_payload.IN1
sink2_data[50] => src_payload.IN1
sink2_data[51] => src_payload.IN1
sink2_data[52] => src_payload.IN1
sink2_data[53] => src_payload.IN1
sink2_data[54] => src_payload.IN1
sink2_data[55] => src_payload.IN1
sink2_data[56] => src_payload.IN1
sink2_data[57] => src_payload.IN1
sink2_data[58] => src_payload.IN1
sink2_data[59] => src_payload.IN1
sink2_data[60] => src_payload.IN1
sink2_data[61] => src_payload.IN1
sink2_data[62] => src_payload.IN1
sink2_data[63] => src_payload.IN1
sink2_data[64] => src_payload.IN1
sink2_data[65] => src_payload.IN1
sink2_data[66] => src_payload.IN1
sink2_data[67] => src_payload.IN1
sink2_data[68] => src_payload.IN1
sink2_data[69] => src_payload.IN1
sink2_data[70] => src_payload.IN1
sink2_data[71] => src_payload.IN1
sink2_data[72] => src_payload.IN1
sink2_data[72] => last_cycle.IN1
sink2_data[73] => src_payload.IN1
sink2_data[74] => src_payload.IN1
sink2_data[75] => src_payload.IN1
sink2_data[76] => src_payload.IN1
sink2_data[77] => src_payload.IN1
sink2_data[78] => src_payload.IN1
sink2_data[79] => src_payload.IN1
sink2_data[80] => src_payload.IN1
sink2_data[81] => src_payload.IN1
sink2_data[82] => src_payload.IN1
sink2_data[83] => src_payload.IN1
sink2_data[84] => src_payload.IN1
sink2_data[85] => src_payload.IN1
sink2_data[86] => src_payload.IN1
sink2_data[87] => src_payload.IN1
sink2_data[88] => src_payload.IN1
sink2_channel[0] => src_payload.IN1
sink2_channel[1] => src_payload.IN1
sink2_channel[2] => src_payload.IN1
sink2_channel[3] => src_payload.IN1
sink2_channel[4] => src_payload.IN1
sink2_channel[5] => src_payload.IN1
sink2_channel[6] => src_payload.IN1
sink2_channel[7] => src_payload.IN1
sink2_channel[8] => src_payload.IN1
sink2_channel[9] => src_payload.IN1
sink2_channel[10] => src_payload.IN1
sink2_channel[11] => src_payload.IN1
sink2_channel[12] => src_payload.IN1
sink2_startofpacket => src_payload.IN1
sink2_endofpacket => src_payload.IN1
sink3_valid => request[3].IN1
sink3_data[0] => src_payload.IN1
sink3_data[1] => src_payload.IN1
sink3_data[2] => src_payload.IN1
sink3_data[3] => src_payload.IN1
sink3_data[4] => src_payload.IN1
sink3_data[5] => src_payload.IN1
sink3_data[6] => src_payload.IN1
sink3_data[7] => src_payload.IN1
sink3_data[8] => src_payload.IN1
sink3_data[9] => src_payload.IN1
sink3_data[10] => src_payload.IN1
sink3_data[11] => src_payload.IN1
sink3_data[12] => src_payload.IN1
sink3_data[13] => src_payload.IN1
sink3_data[14] => src_payload.IN1
sink3_data[15] => src_payload.IN1
sink3_data[16] => src_payload.IN1
sink3_data[17] => src_payload.IN1
sink3_data[18] => src_payload.IN1
sink3_data[19] => src_payload.IN1
sink3_data[20] => src_payload.IN1
sink3_data[21] => src_payload.IN1
sink3_data[22] => src_payload.IN1
sink3_data[23] => src_payload.IN1
sink3_data[24] => src_payload.IN1
sink3_data[25] => src_payload.IN1
sink3_data[26] => src_payload.IN1
sink3_data[27] => src_payload.IN1
sink3_data[28] => src_payload.IN1
sink3_data[29] => src_payload.IN1
sink3_data[30] => src_payload.IN1
sink3_data[31] => src_payload.IN1
sink3_data[32] => src_payload.IN1
sink3_data[33] => src_payload.IN1
sink3_data[34] => src_payload.IN1
sink3_data[35] => src_payload.IN1
sink3_data[36] => src_payload.IN1
sink3_data[37] => src_payload.IN1
sink3_data[38] => src_payload.IN1
sink3_data[39] => src_payload.IN1
sink3_data[40] => src_payload.IN1
sink3_data[41] => src_payload.IN1
sink3_data[42] => src_payload.IN1
sink3_data[43] => src_payload.IN1
sink3_data[44] => src_payload.IN1
sink3_data[45] => src_payload.IN1
sink3_data[46] => src_payload.IN1
sink3_data[47] => src_payload.IN1
sink3_data[48] => src_payload.IN1
sink3_data[49] => src_payload.IN1
sink3_data[50] => src_payload.IN1
sink3_data[51] => src_payload.IN1
sink3_data[52] => src_payload.IN1
sink3_data[53] => src_payload.IN1
sink3_data[54] => src_payload.IN1
sink3_data[55] => src_payload.IN1
sink3_data[56] => src_payload.IN1
sink3_data[57] => src_payload.IN1
sink3_data[58] => src_payload.IN1
sink3_data[59] => src_payload.IN1
sink3_data[60] => src_payload.IN1
sink3_data[61] => src_payload.IN1
sink3_data[62] => src_payload.IN1
sink3_data[63] => src_payload.IN1
sink3_data[64] => src_payload.IN1
sink3_data[65] => src_payload.IN1
sink3_data[66] => src_payload.IN1
sink3_data[67] => src_payload.IN1
sink3_data[68] => src_payload.IN1
sink3_data[69] => src_payload.IN1
sink3_data[70] => src_payload.IN1
sink3_data[71] => src_payload.IN1
sink3_data[72] => src_payload.IN1
sink3_data[72] => last_cycle.IN1
sink3_data[73] => src_payload.IN1
sink3_data[74] => src_payload.IN1
sink3_data[75] => src_payload.IN1
sink3_data[76] => src_payload.IN1
sink3_data[77] => src_payload.IN1
sink3_data[78] => src_payload.IN1
sink3_data[79] => src_payload.IN1
sink3_data[80] => src_payload.IN1
sink3_data[81] => src_payload.IN1
sink3_data[82] => src_payload.IN1
sink3_data[83] => src_payload.IN1
sink3_data[84] => src_payload.IN1
sink3_data[85] => src_payload.IN1
sink3_data[86] => src_payload.IN1
sink3_data[87] => src_payload.IN1
sink3_data[88] => src_payload.IN1
sink3_channel[0] => src_payload.IN1
sink3_channel[1] => src_payload.IN1
sink3_channel[2] => src_payload.IN1
sink3_channel[3] => src_payload.IN1
sink3_channel[4] => src_payload.IN1
sink3_channel[5] => src_payload.IN1
sink3_channel[6] => src_payload.IN1
sink3_channel[7] => src_payload.IN1
sink3_channel[8] => src_payload.IN1
sink3_channel[9] => src_payload.IN1
sink3_channel[10] => src_payload.IN1
sink3_channel[11] => src_payload.IN1
sink3_channel[12] => src_payload.IN1
sink3_startofpacket => src_payload.IN1
sink3_endofpacket => src_payload.IN1
sink4_valid => request[4].IN1
sink4_data[0] => src_payload.IN1
sink4_data[1] => src_payload.IN1
sink4_data[2] => src_payload.IN1
sink4_data[3] => src_payload.IN1
sink4_data[4] => src_payload.IN1
sink4_data[5] => src_payload.IN1
sink4_data[6] => src_payload.IN1
sink4_data[7] => src_payload.IN1
sink4_data[8] => src_payload.IN1
sink4_data[9] => src_payload.IN1
sink4_data[10] => src_payload.IN1
sink4_data[11] => src_payload.IN1
sink4_data[12] => src_payload.IN1
sink4_data[13] => src_payload.IN1
sink4_data[14] => src_payload.IN1
sink4_data[15] => src_payload.IN1
sink4_data[16] => src_payload.IN1
sink4_data[17] => src_payload.IN1
sink4_data[18] => src_payload.IN1
sink4_data[19] => src_payload.IN1
sink4_data[20] => src_payload.IN1
sink4_data[21] => src_payload.IN1
sink4_data[22] => src_payload.IN1
sink4_data[23] => src_payload.IN1
sink4_data[24] => src_payload.IN1
sink4_data[25] => src_payload.IN1
sink4_data[26] => src_payload.IN1
sink4_data[27] => src_payload.IN1
sink4_data[28] => src_payload.IN1
sink4_data[29] => src_payload.IN1
sink4_data[30] => src_payload.IN1
sink4_data[31] => src_payload.IN1
sink4_data[32] => src_payload.IN1
sink4_data[33] => src_payload.IN1
sink4_data[34] => src_payload.IN1
sink4_data[35] => src_payload.IN1
sink4_data[36] => src_payload.IN1
sink4_data[37] => src_payload.IN1
sink4_data[38] => src_payload.IN1
sink4_data[39] => src_payload.IN1
sink4_data[40] => src_payload.IN1
sink4_data[41] => src_payload.IN1
sink4_data[42] => src_payload.IN1
sink4_data[43] => src_payload.IN1
sink4_data[44] => src_payload.IN1
sink4_data[45] => src_payload.IN1
sink4_data[46] => src_payload.IN1
sink4_data[47] => src_payload.IN1
sink4_data[48] => src_payload.IN1
sink4_data[49] => src_payload.IN1
sink4_data[50] => src_payload.IN1
sink4_data[51] => src_payload.IN1
sink4_data[52] => src_payload.IN1
sink4_data[53] => src_payload.IN1
sink4_data[54] => src_payload.IN1
sink4_data[55] => src_payload.IN1
sink4_data[56] => src_payload.IN1
sink4_data[57] => src_payload.IN1
sink4_data[58] => src_payload.IN1
sink4_data[59] => src_payload.IN1
sink4_data[60] => src_payload.IN1
sink4_data[61] => src_payload.IN1
sink4_data[62] => src_payload.IN1
sink4_data[63] => src_payload.IN1
sink4_data[64] => src_payload.IN1
sink4_data[65] => src_payload.IN1
sink4_data[66] => src_payload.IN1
sink4_data[67] => src_payload.IN1
sink4_data[68] => src_payload.IN1
sink4_data[69] => src_payload.IN1
sink4_data[70] => src_payload.IN1
sink4_data[71] => src_payload.IN1
sink4_data[72] => src_payload.IN1
sink4_data[72] => last_cycle.IN1
sink4_data[73] => src_payload.IN1
sink4_data[74] => src_payload.IN1
sink4_data[75] => src_payload.IN1
sink4_data[76] => src_payload.IN1
sink4_data[77] => src_payload.IN1
sink4_data[78] => src_payload.IN1
sink4_data[79] => src_payload.IN1
sink4_data[80] => src_payload.IN1
sink4_data[81] => src_payload.IN1
sink4_data[82] => src_payload.IN1
sink4_data[83] => src_payload.IN1
sink4_data[84] => src_payload.IN1
sink4_data[85] => src_payload.IN1
sink4_data[86] => src_payload.IN1
sink4_data[87] => src_payload.IN1
sink4_data[88] => src_payload.IN1
sink4_channel[0] => src_payload.IN1
sink4_channel[1] => src_payload.IN1
sink4_channel[2] => src_payload.IN1
sink4_channel[3] => src_payload.IN1
sink4_channel[4] => src_payload.IN1
sink4_channel[5] => src_payload.IN1
sink4_channel[6] => src_payload.IN1
sink4_channel[7] => src_payload.IN1
sink4_channel[8] => src_payload.IN1
sink4_channel[9] => src_payload.IN1
sink4_channel[10] => src_payload.IN1
sink4_channel[11] => src_payload.IN1
sink4_channel[12] => src_payload.IN1
sink4_startofpacket => src_payload.IN1
sink4_endofpacket => src_payload.IN1
sink5_valid => request[5].IN1
sink5_data[0] => src_payload.IN1
sink5_data[1] => src_payload.IN1
sink5_data[2] => src_payload.IN1
sink5_data[3] => src_payload.IN1
sink5_data[4] => src_payload.IN1
sink5_data[5] => src_payload.IN1
sink5_data[6] => src_payload.IN1
sink5_data[7] => src_payload.IN1
sink5_data[8] => src_payload.IN1
sink5_data[9] => src_payload.IN1
sink5_data[10] => src_payload.IN1
sink5_data[11] => src_payload.IN1
sink5_data[12] => src_payload.IN1
sink5_data[13] => src_payload.IN1
sink5_data[14] => src_payload.IN1
sink5_data[15] => src_payload.IN1
sink5_data[16] => src_payload.IN1
sink5_data[17] => src_payload.IN1
sink5_data[18] => src_payload.IN1
sink5_data[19] => src_payload.IN1
sink5_data[20] => src_payload.IN1
sink5_data[21] => src_payload.IN1
sink5_data[22] => src_payload.IN1
sink5_data[23] => src_payload.IN1
sink5_data[24] => src_payload.IN1
sink5_data[25] => src_payload.IN1
sink5_data[26] => src_payload.IN1
sink5_data[27] => src_payload.IN1
sink5_data[28] => src_payload.IN1
sink5_data[29] => src_payload.IN1
sink5_data[30] => src_payload.IN1
sink5_data[31] => src_payload.IN1
sink5_data[32] => src_payload.IN1
sink5_data[33] => src_payload.IN1
sink5_data[34] => src_payload.IN1
sink5_data[35] => src_payload.IN1
sink5_data[36] => src_payload.IN1
sink5_data[37] => src_payload.IN1
sink5_data[38] => src_payload.IN1
sink5_data[39] => src_payload.IN1
sink5_data[40] => src_payload.IN1
sink5_data[41] => src_payload.IN1
sink5_data[42] => src_payload.IN1
sink5_data[43] => src_payload.IN1
sink5_data[44] => src_payload.IN1
sink5_data[45] => src_payload.IN1
sink5_data[46] => src_payload.IN1
sink5_data[47] => src_payload.IN1
sink5_data[48] => src_payload.IN1
sink5_data[49] => src_payload.IN1
sink5_data[50] => src_payload.IN1
sink5_data[51] => src_payload.IN1
sink5_data[52] => src_payload.IN1
sink5_data[53] => src_payload.IN1
sink5_data[54] => src_payload.IN1
sink5_data[55] => src_payload.IN1
sink5_data[56] => src_payload.IN1
sink5_data[57] => src_payload.IN1
sink5_data[58] => src_payload.IN1
sink5_data[59] => src_payload.IN1
sink5_data[60] => src_payload.IN1
sink5_data[61] => src_payload.IN1
sink5_data[62] => src_payload.IN1
sink5_data[63] => src_payload.IN1
sink5_data[64] => src_payload.IN1
sink5_data[65] => src_payload.IN1
sink5_data[66] => src_payload.IN1
sink5_data[67] => src_payload.IN1
sink5_data[68] => src_payload.IN1
sink5_data[69] => src_payload.IN1
sink5_data[70] => src_payload.IN1
sink5_data[71] => src_payload.IN1
sink5_data[72] => src_payload.IN1
sink5_data[72] => last_cycle.IN1
sink5_data[73] => src_payload.IN1
sink5_data[74] => src_payload.IN1
sink5_data[75] => src_payload.IN1
sink5_data[76] => src_payload.IN1
sink5_data[77] => src_payload.IN1
sink5_data[78] => src_payload.IN1
sink5_data[79] => src_payload.IN1
sink5_data[80] => src_payload.IN1
sink5_data[81] => src_payload.IN1
sink5_data[82] => src_payload.IN1
sink5_data[83] => src_payload.IN1
sink5_data[84] => src_payload.IN1
sink5_data[85] => src_payload.IN1
sink5_data[86] => src_payload.IN1
sink5_data[87] => src_payload.IN1
sink5_data[88] => src_payload.IN1
sink5_channel[0] => src_payload.IN1
sink5_channel[1] => src_payload.IN1
sink5_channel[2] => src_payload.IN1
sink5_channel[3] => src_payload.IN1
sink5_channel[4] => src_payload.IN1
sink5_channel[5] => src_payload.IN1
sink5_channel[6] => src_payload.IN1
sink5_channel[7] => src_payload.IN1
sink5_channel[8] => src_payload.IN1
sink5_channel[9] => src_payload.IN1
sink5_channel[10] => src_payload.IN1
sink5_channel[11] => src_payload.IN1
sink5_channel[12] => src_payload.IN1
sink5_startofpacket => src_payload.IN1
sink5_endofpacket => src_payload.IN1
sink6_valid => request[6].IN1
sink6_data[0] => src_payload.IN1
sink6_data[1] => src_payload.IN1
sink6_data[2] => src_payload.IN1
sink6_data[3] => src_payload.IN1
sink6_data[4] => src_payload.IN1
sink6_data[5] => src_payload.IN1
sink6_data[6] => src_payload.IN1
sink6_data[7] => src_payload.IN1
sink6_data[8] => src_payload.IN1
sink6_data[9] => src_payload.IN1
sink6_data[10] => src_payload.IN1
sink6_data[11] => src_payload.IN1
sink6_data[12] => src_payload.IN1
sink6_data[13] => src_payload.IN1
sink6_data[14] => src_payload.IN1
sink6_data[15] => src_payload.IN1
sink6_data[16] => src_payload.IN1
sink6_data[17] => src_payload.IN1
sink6_data[18] => src_payload.IN1
sink6_data[19] => src_payload.IN1
sink6_data[20] => src_payload.IN1
sink6_data[21] => src_payload.IN1
sink6_data[22] => src_payload.IN1
sink6_data[23] => src_payload.IN1
sink6_data[24] => src_payload.IN1
sink6_data[25] => src_payload.IN1
sink6_data[26] => src_payload.IN1
sink6_data[27] => src_payload.IN1
sink6_data[28] => src_payload.IN1
sink6_data[29] => src_payload.IN1
sink6_data[30] => src_payload.IN1
sink6_data[31] => src_payload.IN1
sink6_data[32] => src_payload.IN1
sink6_data[33] => src_payload.IN1
sink6_data[34] => src_payload.IN1
sink6_data[35] => src_payload.IN1
sink6_data[36] => src_payload.IN1
sink6_data[37] => src_payload.IN1
sink6_data[38] => src_payload.IN1
sink6_data[39] => src_payload.IN1
sink6_data[40] => src_payload.IN1
sink6_data[41] => src_payload.IN1
sink6_data[42] => src_payload.IN1
sink6_data[43] => src_payload.IN1
sink6_data[44] => src_payload.IN1
sink6_data[45] => src_payload.IN1
sink6_data[46] => src_payload.IN1
sink6_data[47] => src_payload.IN1
sink6_data[48] => src_payload.IN1
sink6_data[49] => src_payload.IN1
sink6_data[50] => src_payload.IN1
sink6_data[51] => src_payload.IN1
sink6_data[52] => src_payload.IN1
sink6_data[53] => src_payload.IN1
sink6_data[54] => src_payload.IN1
sink6_data[55] => src_payload.IN1
sink6_data[56] => src_payload.IN1
sink6_data[57] => src_payload.IN1
sink6_data[58] => src_payload.IN1
sink6_data[59] => src_payload.IN1
sink6_data[60] => src_payload.IN1
sink6_data[61] => src_payload.IN1
sink6_data[62] => src_payload.IN1
sink6_data[63] => src_payload.IN1
sink6_data[64] => src_payload.IN1
sink6_data[65] => src_payload.IN1
sink6_data[66] => src_payload.IN1
sink6_data[67] => src_payload.IN1
sink6_data[68] => src_payload.IN1
sink6_data[69] => src_payload.IN1
sink6_data[70] => src_payload.IN1
sink6_data[71] => src_payload.IN1
sink6_data[72] => src_payload.IN1
sink6_data[72] => last_cycle.IN1
sink6_data[73] => src_payload.IN1
sink6_data[74] => src_payload.IN1
sink6_data[75] => src_payload.IN1
sink6_data[76] => src_payload.IN1
sink6_data[77] => src_payload.IN1
sink6_data[78] => src_payload.IN1
sink6_data[79] => src_payload.IN1
sink6_data[80] => src_payload.IN1
sink6_data[81] => src_payload.IN1
sink6_data[82] => src_payload.IN1
sink6_data[83] => src_payload.IN1
sink6_data[84] => src_payload.IN1
sink6_data[85] => src_payload.IN1
sink6_data[86] => src_payload.IN1
sink6_data[87] => src_payload.IN1
sink6_data[88] => src_payload.IN1
sink6_channel[0] => src_payload.IN1
sink6_channel[1] => src_payload.IN1
sink6_channel[2] => src_payload.IN1
sink6_channel[3] => src_payload.IN1
sink6_channel[4] => src_payload.IN1
sink6_channel[5] => src_payload.IN1
sink6_channel[6] => src_payload.IN1
sink6_channel[7] => src_payload.IN1
sink6_channel[8] => src_payload.IN1
sink6_channel[9] => src_payload.IN1
sink6_channel[10] => src_payload.IN1
sink6_channel[11] => src_payload.IN1
sink6_channel[12] => src_payload.IN1
sink6_startofpacket => src_payload.IN1
sink6_endofpacket => src_payload.IN1
sink7_valid => request[7].IN1
sink7_data[0] => src_payload.IN1
sink7_data[1] => src_payload.IN1
sink7_data[2] => src_payload.IN1
sink7_data[3] => src_payload.IN1
sink7_data[4] => src_payload.IN1
sink7_data[5] => src_payload.IN1
sink7_data[6] => src_payload.IN1
sink7_data[7] => src_payload.IN1
sink7_data[8] => src_payload.IN1
sink7_data[9] => src_payload.IN1
sink7_data[10] => src_payload.IN1
sink7_data[11] => src_payload.IN1
sink7_data[12] => src_payload.IN1
sink7_data[13] => src_payload.IN1
sink7_data[14] => src_payload.IN1
sink7_data[15] => src_payload.IN1
sink7_data[16] => src_payload.IN1
sink7_data[17] => src_payload.IN1
sink7_data[18] => src_payload.IN1
sink7_data[19] => src_payload.IN1
sink7_data[20] => src_payload.IN1
sink7_data[21] => src_payload.IN1
sink7_data[22] => src_payload.IN1
sink7_data[23] => src_payload.IN1
sink7_data[24] => src_payload.IN1
sink7_data[25] => src_payload.IN1
sink7_data[26] => src_payload.IN1
sink7_data[27] => src_payload.IN1
sink7_data[28] => src_payload.IN1
sink7_data[29] => src_payload.IN1
sink7_data[30] => src_payload.IN1
sink7_data[31] => src_payload.IN1
sink7_data[32] => src_payload.IN1
sink7_data[33] => src_payload.IN1
sink7_data[34] => src_payload.IN1
sink7_data[35] => src_payload.IN1
sink7_data[36] => src_payload.IN1
sink7_data[37] => src_payload.IN1
sink7_data[38] => src_payload.IN1
sink7_data[39] => src_payload.IN1
sink7_data[40] => src_payload.IN1
sink7_data[41] => src_payload.IN1
sink7_data[42] => src_payload.IN1
sink7_data[43] => src_payload.IN1
sink7_data[44] => src_payload.IN1
sink7_data[45] => src_payload.IN1
sink7_data[46] => src_payload.IN1
sink7_data[47] => src_payload.IN1
sink7_data[48] => src_payload.IN1
sink7_data[49] => src_payload.IN1
sink7_data[50] => src_payload.IN1
sink7_data[51] => src_payload.IN1
sink7_data[52] => src_payload.IN1
sink7_data[53] => src_payload.IN1
sink7_data[54] => src_payload.IN1
sink7_data[55] => src_payload.IN1
sink7_data[56] => src_payload.IN1
sink7_data[57] => src_payload.IN1
sink7_data[58] => src_payload.IN1
sink7_data[59] => src_payload.IN1
sink7_data[60] => src_payload.IN1
sink7_data[61] => src_payload.IN1
sink7_data[62] => src_payload.IN1
sink7_data[63] => src_payload.IN1
sink7_data[64] => src_payload.IN1
sink7_data[65] => src_payload.IN1
sink7_data[66] => src_payload.IN1
sink7_data[67] => src_payload.IN1
sink7_data[68] => src_payload.IN1
sink7_data[69] => src_payload.IN1
sink7_data[70] => src_payload.IN1
sink7_data[71] => src_payload.IN1
sink7_data[72] => src_payload.IN1
sink7_data[72] => last_cycle.IN1
sink7_data[73] => src_payload.IN1
sink7_data[74] => src_payload.IN1
sink7_data[75] => src_payload.IN1
sink7_data[76] => src_payload.IN1
sink7_data[77] => src_payload.IN1
sink7_data[78] => src_payload.IN1
sink7_data[79] => src_payload.IN1
sink7_data[80] => src_payload.IN1
sink7_data[81] => src_payload.IN1
sink7_data[82] => src_payload.IN1
sink7_data[83] => src_payload.IN1
sink7_data[84] => src_payload.IN1
sink7_data[85] => src_payload.IN1
sink7_data[86] => src_payload.IN1
sink7_data[87] => src_payload.IN1
sink7_data[88] => src_payload.IN1
sink7_channel[0] => src_payload.IN1
sink7_channel[1] => src_payload.IN1
sink7_channel[2] => src_payload.IN1
sink7_channel[3] => src_payload.IN1
sink7_channel[4] => src_payload.IN1
sink7_channel[5] => src_payload.IN1
sink7_channel[6] => src_payload.IN1
sink7_channel[7] => src_payload.IN1
sink7_channel[8] => src_payload.IN1
sink7_channel[9] => src_payload.IN1
sink7_channel[10] => src_payload.IN1
sink7_channel[11] => src_payload.IN1
sink7_channel[12] => src_payload.IN1
sink7_startofpacket => src_payload.IN1
sink7_endofpacket => src_payload.IN1
sink8_valid => request[8].IN1
sink8_data[0] => src_payload.IN1
sink8_data[1] => src_payload.IN1
sink8_data[2] => src_payload.IN1
sink8_data[3] => src_payload.IN1
sink8_data[4] => src_payload.IN1
sink8_data[5] => src_payload.IN1
sink8_data[6] => src_payload.IN1
sink8_data[7] => src_payload.IN1
sink8_data[8] => src_payload.IN1
sink8_data[9] => src_payload.IN1
sink8_data[10] => src_payload.IN1
sink8_data[11] => src_payload.IN1
sink8_data[12] => src_payload.IN1
sink8_data[13] => src_payload.IN1
sink8_data[14] => src_payload.IN1
sink8_data[15] => src_payload.IN1
sink8_data[16] => src_payload.IN1
sink8_data[17] => src_payload.IN1
sink8_data[18] => src_payload.IN1
sink8_data[19] => src_payload.IN1
sink8_data[20] => src_payload.IN1
sink8_data[21] => src_payload.IN1
sink8_data[22] => src_payload.IN1
sink8_data[23] => src_payload.IN1
sink8_data[24] => src_payload.IN1
sink8_data[25] => src_payload.IN1
sink8_data[26] => src_payload.IN1
sink8_data[27] => src_payload.IN1
sink8_data[28] => src_payload.IN1
sink8_data[29] => src_payload.IN1
sink8_data[30] => src_payload.IN1
sink8_data[31] => src_payload.IN1
sink8_data[32] => src_payload.IN1
sink8_data[33] => src_payload.IN1
sink8_data[34] => src_payload.IN1
sink8_data[35] => src_payload.IN1
sink8_data[36] => src_payload.IN1
sink8_data[37] => src_payload.IN1
sink8_data[38] => src_payload.IN1
sink8_data[39] => src_payload.IN1
sink8_data[40] => src_payload.IN1
sink8_data[41] => src_payload.IN1
sink8_data[42] => src_payload.IN1
sink8_data[43] => src_payload.IN1
sink8_data[44] => src_payload.IN1
sink8_data[45] => src_payload.IN1
sink8_data[46] => src_payload.IN1
sink8_data[47] => src_payload.IN1
sink8_data[48] => src_payload.IN1
sink8_data[49] => src_payload.IN1
sink8_data[50] => src_payload.IN1
sink8_data[51] => src_payload.IN1
sink8_data[52] => src_payload.IN1
sink8_data[53] => src_payload.IN1
sink8_data[54] => src_payload.IN1
sink8_data[55] => src_payload.IN1
sink8_data[56] => src_payload.IN1
sink8_data[57] => src_payload.IN1
sink8_data[58] => src_payload.IN1
sink8_data[59] => src_payload.IN1
sink8_data[60] => src_payload.IN1
sink8_data[61] => src_payload.IN1
sink8_data[62] => src_payload.IN1
sink8_data[63] => src_payload.IN1
sink8_data[64] => src_payload.IN1
sink8_data[65] => src_payload.IN1
sink8_data[66] => src_payload.IN1
sink8_data[67] => src_payload.IN1
sink8_data[68] => src_payload.IN1
sink8_data[69] => src_payload.IN1
sink8_data[70] => src_payload.IN1
sink8_data[71] => src_payload.IN1
sink8_data[72] => src_payload.IN1
sink8_data[72] => last_cycle.IN1
sink8_data[73] => src_payload.IN1
sink8_data[74] => src_payload.IN1
sink8_data[75] => src_payload.IN1
sink8_data[76] => src_payload.IN1
sink8_data[77] => src_payload.IN1
sink8_data[78] => src_payload.IN1
sink8_data[79] => src_payload.IN1
sink8_data[80] => src_payload.IN1
sink8_data[81] => src_payload.IN1
sink8_data[82] => src_payload.IN1
sink8_data[83] => src_payload.IN1
sink8_data[84] => src_payload.IN1
sink8_data[85] => src_payload.IN1
sink8_data[86] => src_payload.IN1
sink8_data[87] => src_payload.IN1
sink8_data[88] => src_payload.IN1
sink8_channel[0] => src_payload.IN1
sink8_channel[1] => src_payload.IN1
sink8_channel[2] => src_payload.IN1
sink8_channel[3] => src_payload.IN1
sink8_channel[4] => src_payload.IN1
sink8_channel[5] => src_payload.IN1
sink8_channel[6] => src_payload.IN1
sink8_channel[7] => src_payload.IN1
sink8_channel[8] => src_payload.IN1
sink8_channel[9] => src_payload.IN1
sink8_channel[10] => src_payload.IN1
sink8_channel[11] => src_payload.IN1
sink8_channel[12] => src_payload.IN1
sink8_startofpacket => src_payload.IN1
sink8_endofpacket => src_payload.IN1
sink9_valid => request[9].IN1
sink9_data[0] => src_payload.IN1
sink9_data[1] => src_payload.IN1
sink9_data[2] => src_payload.IN1
sink9_data[3] => src_payload.IN1
sink9_data[4] => src_payload.IN1
sink9_data[5] => src_payload.IN1
sink9_data[6] => src_payload.IN1
sink9_data[7] => src_payload.IN1
sink9_data[8] => src_payload.IN1
sink9_data[9] => src_payload.IN1
sink9_data[10] => src_payload.IN1
sink9_data[11] => src_payload.IN1
sink9_data[12] => src_payload.IN1
sink9_data[13] => src_payload.IN1
sink9_data[14] => src_payload.IN1
sink9_data[15] => src_payload.IN1
sink9_data[16] => src_payload.IN1
sink9_data[17] => src_payload.IN1
sink9_data[18] => src_payload.IN1
sink9_data[19] => src_payload.IN1
sink9_data[20] => src_payload.IN1
sink9_data[21] => src_payload.IN1
sink9_data[22] => src_payload.IN1
sink9_data[23] => src_payload.IN1
sink9_data[24] => src_payload.IN1
sink9_data[25] => src_payload.IN1
sink9_data[26] => src_payload.IN1
sink9_data[27] => src_payload.IN1
sink9_data[28] => src_payload.IN1
sink9_data[29] => src_payload.IN1
sink9_data[30] => src_payload.IN1
sink9_data[31] => src_payload.IN1
sink9_data[32] => src_payload.IN1
sink9_data[33] => src_payload.IN1
sink9_data[34] => src_payload.IN1
sink9_data[35] => src_payload.IN1
sink9_data[36] => src_payload.IN1
sink9_data[37] => src_payload.IN1
sink9_data[38] => src_payload.IN1
sink9_data[39] => src_payload.IN1
sink9_data[40] => src_payload.IN1
sink9_data[41] => src_payload.IN1
sink9_data[42] => src_payload.IN1
sink9_data[43] => src_payload.IN1
sink9_data[44] => src_payload.IN1
sink9_data[45] => src_payload.IN1
sink9_data[46] => src_payload.IN1
sink9_data[47] => src_payload.IN1
sink9_data[48] => src_payload.IN1
sink9_data[49] => src_payload.IN1
sink9_data[50] => src_payload.IN1
sink9_data[51] => src_payload.IN1
sink9_data[52] => src_payload.IN1
sink9_data[53] => src_payload.IN1
sink9_data[54] => src_payload.IN1
sink9_data[55] => src_payload.IN1
sink9_data[56] => src_payload.IN1
sink9_data[57] => src_payload.IN1
sink9_data[58] => src_payload.IN1
sink9_data[59] => src_payload.IN1
sink9_data[60] => src_payload.IN1
sink9_data[61] => src_payload.IN1
sink9_data[62] => src_payload.IN1
sink9_data[63] => src_payload.IN1
sink9_data[64] => src_payload.IN1
sink9_data[65] => src_payload.IN1
sink9_data[66] => src_payload.IN1
sink9_data[67] => src_payload.IN1
sink9_data[68] => src_payload.IN1
sink9_data[69] => src_payload.IN1
sink9_data[70] => src_payload.IN1
sink9_data[71] => src_payload.IN1
sink9_data[72] => src_payload.IN1
sink9_data[72] => last_cycle.IN1
sink9_data[73] => src_payload.IN1
sink9_data[74] => src_payload.IN1
sink9_data[75] => src_payload.IN1
sink9_data[76] => src_payload.IN1
sink9_data[77] => src_payload.IN1
sink9_data[78] => src_payload.IN1
sink9_data[79] => src_payload.IN1
sink9_data[80] => src_payload.IN1
sink9_data[81] => src_payload.IN1
sink9_data[82] => src_payload.IN1
sink9_data[83] => src_payload.IN1
sink9_data[84] => src_payload.IN1
sink9_data[85] => src_payload.IN1
sink9_data[86] => src_payload.IN1
sink9_data[87] => src_payload.IN1
sink9_data[88] => src_payload.IN1
sink9_channel[0] => src_payload.IN1
sink9_channel[1] => src_payload.IN1
sink9_channel[2] => src_payload.IN1
sink9_channel[3] => src_payload.IN1
sink9_channel[4] => src_payload.IN1
sink9_channel[5] => src_payload.IN1
sink9_channel[6] => src_payload.IN1
sink9_channel[7] => src_payload.IN1
sink9_channel[8] => src_payload.IN1
sink9_channel[9] => src_payload.IN1
sink9_channel[10] => src_payload.IN1
sink9_channel[11] => src_payload.IN1
sink9_channel[12] => src_payload.IN1
sink9_startofpacket => src_payload.IN1
sink9_endofpacket => src_payload.IN1
sink10_valid => request[10].IN1
sink10_data[0] => src_payload.IN1
sink10_data[1] => src_payload.IN1
sink10_data[2] => src_payload.IN1
sink10_data[3] => src_payload.IN1
sink10_data[4] => src_payload.IN1
sink10_data[5] => src_payload.IN1
sink10_data[6] => src_payload.IN1
sink10_data[7] => src_payload.IN1
sink10_data[8] => src_payload.IN1
sink10_data[9] => src_payload.IN1
sink10_data[10] => src_payload.IN1
sink10_data[11] => src_payload.IN1
sink10_data[12] => src_payload.IN1
sink10_data[13] => src_payload.IN1
sink10_data[14] => src_payload.IN1
sink10_data[15] => src_payload.IN1
sink10_data[16] => src_payload.IN1
sink10_data[17] => src_payload.IN1
sink10_data[18] => src_payload.IN1
sink10_data[19] => src_payload.IN1
sink10_data[20] => src_payload.IN1
sink10_data[21] => src_payload.IN1
sink10_data[22] => src_payload.IN1
sink10_data[23] => src_payload.IN1
sink10_data[24] => src_payload.IN1
sink10_data[25] => src_payload.IN1
sink10_data[26] => src_payload.IN1
sink10_data[27] => src_payload.IN1
sink10_data[28] => src_payload.IN1
sink10_data[29] => src_payload.IN1
sink10_data[30] => src_payload.IN1
sink10_data[31] => src_payload.IN1
sink10_data[32] => src_payload.IN1
sink10_data[33] => src_payload.IN1
sink10_data[34] => src_payload.IN1
sink10_data[35] => src_payload.IN1
sink10_data[36] => src_payload.IN1
sink10_data[37] => src_payload.IN1
sink10_data[38] => src_payload.IN1
sink10_data[39] => src_payload.IN1
sink10_data[40] => src_payload.IN1
sink10_data[41] => src_payload.IN1
sink10_data[42] => src_payload.IN1
sink10_data[43] => src_payload.IN1
sink10_data[44] => src_payload.IN1
sink10_data[45] => src_payload.IN1
sink10_data[46] => src_payload.IN1
sink10_data[47] => src_payload.IN1
sink10_data[48] => src_payload.IN1
sink10_data[49] => src_payload.IN1
sink10_data[50] => src_payload.IN1
sink10_data[51] => src_payload.IN1
sink10_data[52] => src_payload.IN1
sink10_data[53] => src_payload.IN1
sink10_data[54] => src_payload.IN1
sink10_data[55] => src_payload.IN1
sink10_data[56] => src_payload.IN1
sink10_data[57] => src_payload.IN1
sink10_data[58] => src_payload.IN1
sink10_data[59] => src_payload.IN1
sink10_data[60] => src_payload.IN1
sink10_data[61] => src_payload.IN1
sink10_data[62] => src_payload.IN1
sink10_data[63] => src_payload.IN1
sink10_data[64] => src_payload.IN1
sink10_data[65] => src_payload.IN1
sink10_data[66] => src_payload.IN1
sink10_data[67] => src_payload.IN1
sink10_data[68] => src_payload.IN1
sink10_data[69] => src_payload.IN1
sink10_data[70] => src_payload.IN1
sink10_data[71] => src_payload.IN1
sink10_data[72] => src_payload.IN1
sink10_data[72] => last_cycle.IN1
sink10_data[73] => src_payload.IN1
sink10_data[74] => src_payload.IN1
sink10_data[75] => src_payload.IN1
sink10_data[76] => src_payload.IN1
sink10_data[77] => src_payload.IN1
sink10_data[78] => src_payload.IN1
sink10_data[79] => src_payload.IN1
sink10_data[80] => src_payload.IN1
sink10_data[81] => src_payload.IN1
sink10_data[82] => src_payload.IN1
sink10_data[83] => src_payload.IN1
sink10_data[84] => src_payload.IN1
sink10_data[85] => src_payload.IN1
sink10_data[86] => src_payload.IN1
sink10_data[87] => src_payload.IN1
sink10_data[88] => src_payload.IN1
sink10_channel[0] => src_payload.IN1
sink10_channel[1] => src_payload.IN1
sink10_channel[2] => src_payload.IN1
sink10_channel[3] => src_payload.IN1
sink10_channel[4] => src_payload.IN1
sink10_channel[5] => src_payload.IN1
sink10_channel[6] => src_payload.IN1
sink10_channel[7] => src_payload.IN1
sink10_channel[8] => src_payload.IN1
sink10_channel[9] => src_payload.IN1
sink10_channel[10] => src_payload.IN1
sink10_channel[11] => src_payload.IN1
sink10_channel[12] => src_payload.IN1
sink10_startofpacket => src_payload.IN1
sink10_endofpacket => src_payload.IN1
sink11_valid => request[11].IN1
sink11_data[0] => src_payload.IN1
sink11_data[1] => src_payload.IN1
sink11_data[2] => src_payload.IN1
sink11_data[3] => src_payload.IN1
sink11_data[4] => src_payload.IN1
sink11_data[5] => src_payload.IN1
sink11_data[6] => src_payload.IN1
sink11_data[7] => src_payload.IN1
sink11_data[8] => src_payload.IN1
sink11_data[9] => src_payload.IN1
sink11_data[10] => src_payload.IN1
sink11_data[11] => src_payload.IN1
sink11_data[12] => src_payload.IN1
sink11_data[13] => src_payload.IN1
sink11_data[14] => src_payload.IN1
sink11_data[15] => src_payload.IN1
sink11_data[16] => src_payload.IN1
sink11_data[17] => src_payload.IN1
sink11_data[18] => src_payload.IN1
sink11_data[19] => src_payload.IN1
sink11_data[20] => src_payload.IN1
sink11_data[21] => src_payload.IN1
sink11_data[22] => src_payload.IN1
sink11_data[23] => src_payload.IN1
sink11_data[24] => src_payload.IN1
sink11_data[25] => src_payload.IN1
sink11_data[26] => src_payload.IN1
sink11_data[27] => src_payload.IN1
sink11_data[28] => src_payload.IN1
sink11_data[29] => src_payload.IN1
sink11_data[30] => src_payload.IN1
sink11_data[31] => src_payload.IN1
sink11_data[32] => src_payload.IN1
sink11_data[33] => src_payload.IN1
sink11_data[34] => src_payload.IN1
sink11_data[35] => src_payload.IN1
sink11_data[36] => src_payload.IN1
sink11_data[37] => src_payload.IN1
sink11_data[38] => src_payload.IN1
sink11_data[39] => src_payload.IN1
sink11_data[40] => src_payload.IN1
sink11_data[41] => src_payload.IN1
sink11_data[42] => src_payload.IN1
sink11_data[43] => src_payload.IN1
sink11_data[44] => src_payload.IN1
sink11_data[45] => src_payload.IN1
sink11_data[46] => src_payload.IN1
sink11_data[47] => src_payload.IN1
sink11_data[48] => src_payload.IN1
sink11_data[49] => src_payload.IN1
sink11_data[50] => src_payload.IN1
sink11_data[51] => src_payload.IN1
sink11_data[52] => src_payload.IN1
sink11_data[53] => src_payload.IN1
sink11_data[54] => src_payload.IN1
sink11_data[55] => src_payload.IN1
sink11_data[56] => src_payload.IN1
sink11_data[57] => src_payload.IN1
sink11_data[58] => src_payload.IN1
sink11_data[59] => src_payload.IN1
sink11_data[60] => src_payload.IN1
sink11_data[61] => src_payload.IN1
sink11_data[62] => src_payload.IN1
sink11_data[63] => src_payload.IN1
sink11_data[64] => src_payload.IN1
sink11_data[65] => src_payload.IN1
sink11_data[66] => src_payload.IN1
sink11_data[67] => src_payload.IN1
sink11_data[68] => src_payload.IN1
sink11_data[69] => src_payload.IN1
sink11_data[70] => src_payload.IN1
sink11_data[71] => src_payload.IN1
sink11_data[72] => src_payload.IN1
sink11_data[72] => last_cycle.IN1
sink11_data[73] => src_payload.IN1
sink11_data[74] => src_payload.IN1
sink11_data[75] => src_payload.IN1
sink11_data[76] => src_payload.IN1
sink11_data[77] => src_payload.IN1
sink11_data[78] => src_payload.IN1
sink11_data[79] => src_payload.IN1
sink11_data[80] => src_payload.IN1
sink11_data[81] => src_payload.IN1
sink11_data[82] => src_payload.IN1
sink11_data[83] => src_payload.IN1
sink11_data[84] => src_payload.IN1
sink11_data[85] => src_payload.IN1
sink11_data[86] => src_payload.IN1
sink11_data[87] => src_payload.IN1
sink11_data[88] => src_payload.IN1
sink11_channel[0] => src_payload.IN1
sink11_channel[1] => src_payload.IN1
sink11_channel[2] => src_payload.IN1
sink11_channel[3] => src_payload.IN1
sink11_channel[4] => src_payload.IN1
sink11_channel[5] => src_payload.IN1
sink11_channel[6] => src_payload.IN1
sink11_channel[7] => src_payload.IN1
sink11_channel[8] => src_payload.IN1
sink11_channel[9] => src_payload.IN1
sink11_channel[10] => src_payload.IN1
sink11_channel[11] => src_payload.IN1
sink11_channel[12] => src_payload.IN1
sink11_startofpacket => src_payload.IN1
sink11_endofpacket => src_payload.IN1
sink12_valid => request[12].IN1
sink12_data[0] => src_payload.IN1
sink12_data[1] => src_payload.IN1
sink12_data[2] => src_payload.IN1
sink12_data[3] => src_payload.IN1
sink12_data[4] => src_payload.IN1
sink12_data[5] => src_payload.IN1
sink12_data[6] => src_payload.IN1
sink12_data[7] => src_payload.IN1
sink12_data[8] => src_payload.IN1
sink12_data[9] => src_payload.IN1
sink12_data[10] => src_payload.IN1
sink12_data[11] => src_payload.IN1
sink12_data[12] => src_payload.IN1
sink12_data[13] => src_payload.IN1
sink12_data[14] => src_payload.IN1
sink12_data[15] => src_payload.IN1
sink12_data[16] => src_payload.IN1
sink12_data[17] => src_payload.IN1
sink12_data[18] => src_payload.IN1
sink12_data[19] => src_payload.IN1
sink12_data[20] => src_payload.IN1
sink12_data[21] => src_payload.IN1
sink12_data[22] => src_payload.IN1
sink12_data[23] => src_payload.IN1
sink12_data[24] => src_payload.IN1
sink12_data[25] => src_payload.IN1
sink12_data[26] => src_payload.IN1
sink12_data[27] => src_payload.IN1
sink12_data[28] => src_payload.IN1
sink12_data[29] => src_payload.IN1
sink12_data[30] => src_payload.IN1
sink12_data[31] => src_payload.IN1
sink12_data[32] => src_payload.IN1
sink12_data[33] => src_payload.IN1
sink12_data[34] => src_payload.IN1
sink12_data[35] => src_payload.IN1
sink12_data[36] => src_payload.IN1
sink12_data[37] => src_payload.IN1
sink12_data[38] => src_payload.IN1
sink12_data[39] => src_payload.IN1
sink12_data[40] => src_payload.IN1
sink12_data[41] => src_payload.IN1
sink12_data[42] => src_payload.IN1
sink12_data[43] => src_payload.IN1
sink12_data[44] => src_payload.IN1
sink12_data[45] => src_payload.IN1
sink12_data[46] => src_payload.IN1
sink12_data[47] => src_payload.IN1
sink12_data[48] => src_payload.IN1
sink12_data[49] => src_payload.IN1
sink12_data[50] => src_payload.IN1
sink12_data[51] => src_payload.IN1
sink12_data[52] => src_payload.IN1
sink12_data[53] => src_payload.IN1
sink12_data[54] => src_payload.IN1
sink12_data[55] => src_payload.IN1
sink12_data[56] => src_payload.IN1
sink12_data[57] => src_payload.IN1
sink12_data[58] => src_payload.IN1
sink12_data[59] => src_payload.IN1
sink12_data[60] => src_payload.IN1
sink12_data[61] => src_payload.IN1
sink12_data[62] => src_payload.IN1
sink12_data[63] => src_payload.IN1
sink12_data[64] => src_payload.IN1
sink12_data[65] => src_payload.IN1
sink12_data[66] => src_payload.IN1
sink12_data[67] => src_payload.IN1
sink12_data[68] => src_payload.IN1
sink12_data[69] => src_payload.IN1
sink12_data[70] => src_payload.IN1
sink12_data[71] => src_payload.IN1
sink12_data[72] => src_payload.IN1
sink12_data[72] => last_cycle.IN1
sink12_data[73] => src_payload.IN1
sink12_data[74] => src_payload.IN1
sink12_data[75] => src_payload.IN1
sink12_data[76] => src_payload.IN1
sink12_data[77] => src_payload.IN1
sink12_data[78] => src_payload.IN1
sink12_data[79] => src_payload.IN1
sink12_data[80] => src_payload.IN1
sink12_data[81] => src_payload.IN1
sink12_data[82] => src_payload.IN1
sink12_data[83] => src_payload.IN1
sink12_data[84] => src_payload.IN1
sink12_data[85] => src_payload.IN1
sink12_data[86] => src_payload.IN1
sink12_data[87] => src_payload.IN1
sink12_data[88] => src_payload.IN1
sink12_channel[0] => src_payload.IN1
sink12_channel[1] => src_payload.IN1
sink12_channel[2] => src_payload.IN1
sink12_channel[3] => src_payload.IN1
sink12_channel[4] => src_payload.IN1
sink12_channel[5] => src_payload.IN1
sink12_channel[6] => src_payload.IN1
sink12_channel[7] => src_payload.IN1
sink12_channel[8] => src_payload.IN1
sink12_channel[9] => src_payload.IN1
sink12_channel[10] => src_payload.IN1
sink12_channel[11] => src_payload.IN1
sink12_channel[12] => src_payload.IN1
sink12_startofpacket => src_payload.IN1
sink12_endofpacket => src_payload.IN1
src_ready => last_cycle.IN0
src_ready => sink0_ready.IN1
src_ready => sink1_ready.IN1
src_ready => sink2_ready.IN1
src_ready => sink3_ready.IN1
src_ready => sink4_ready.IN1
src_ready => sink5_ready.IN1
src_ready => sink6_ready.IN1
src_ready => sink7_ready.IN1
src_ready => sink8_ready.IN1
src_ready => sink9_ready.IN1
src_ready => sink10_ready.IN1
src_ready => sink11_ready.IN1
src_ready => sink12_ready.IN1
clk => clk.IN1
reset => reset.IN1


|main|Proyecto:u1|Proyecto_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
request[0] => grant[0].DATAIN
request[0] => _.IN1
request[0] => _.IN1
request[1] => grant[1].DATAIN
request[1] => _.IN1
request[1] => _.IN1
request[2] => grant[2].DATAIN
request[2] => _.IN1
request[2] => _.IN1
request[3] => grant[3].DATAIN
request[3] => _.IN1
request[3] => _.IN1
request[4] => grant[4].DATAIN
request[4] => _.IN1
request[4] => _.IN1
request[5] => grant[5].DATAIN
request[5] => _.IN1
request[5] => _.IN1
request[6] => grant[6].DATAIN
request[6] => _.IN1
request[6] => _.IN1
request[7] => grant[7].DATAIN
request[7] => _.IN1
request[7] => _.IN1
request[8] => grant[8].DATAIN
request[8] => _.IN1
request[8] => _.IN1
request[9] => grant[9].DATAIN
request[9] => _.IN1
request[9] => _.IN1
request[10] => grant[10].DATAIN
request[10] => _.IN1
request[10] => _.IN1
request[11] => grant[11].DATAIN
request[11] => _.IN1
request[11] => _.IN1
request[12] => grant[12].DATAIN
request[12] => _.IN1
request[12] => _.IN1
increment_top_priority => ~NO_FANOUT~
save_top_priority => ~NO_FANOUT~


|main|Proyecto:u1|Proyecto_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
a[0] => Add0.IN26
a[1] => Add0.IN25
a[2] => Add0.IN24
a[3] => Add0.IN23
a[4] => Add0.IN22
a[5] => Add0.IN21
a[6] => Add0.IN20
a[7] => Add0.IN19
a[8] => Add0.IN18
a[9] => Add0.IN17
a[10] => Add0.IN16
a[11] => Add0.IN15
a[12] => Add0.IN14
a[13] => Add0.IN13
a[14] => Add0.IN12
a[15] => Add0.IN11
a[16] => Add0.IN10
a[17] => Add0.IN9
a[18] => Add0.IN8
a[19] => Add0.IN7
a[20] => Add0.IN6
a[21] => Add0.IN5
a[22] => Add0.IN4
a[23] => Add0.IN3
a[24] => Add0.IN2
a[25] => Add0.IN1
b[0] => Add0.IN52
b[1] => Add0.IN51
b[2] => Add0.IN50
b[3] => Add0.IN49
b[4] => Add0.IN48
b[5] => Add0.IN47
b[6] => Add0.IN46
b[7] => Add0.IN45
b[8] => Add0.IN44
b[9] => Add0.IN43
b[10] => Add0.IN42
b[11] => Add0.IN41
b[12] => Add0.IN40
b[13] => Add0.IN39
b[14] => Add0.IN38
b[15] => Add0.IN37
b[16] => Add0.IN36
b[17] => Add0.IN35
b[18] => Add0.IN34
b[19] => Add0.IN33
b[20] => Add0.IN32
b[21] => Add0.IN31
b[22] => Add0.IN30
b[23] => Add0.IN29
b[24] => Add0.IN28
b[25] => Add0.IN27


|main|Proyecto:u1|Proyecto_rsp_xbar_mux:rsp_xbar_mux_002
sink0_valid => request[0].IN1
sink0_data[0] => src_payload.IN1
sink0_data[1] => src_payload.IN1
sink0_data[2] => src_payload.IN1
sink0_data[3] => src_payload.IN1
sink0_data[4] => src_payload.IN1
sink0_data[5] => src_payload.IN1
sink0_data[6] => src_payload.IN1
sink0_data[7] => src_payload.IN1
sink0_data[8] => src_payload.IN1
sink0_data[9] => src_payload.IN1
sink0_data[10] => src_payload.IN1
sink0_data[11] => src_payload.IN1
sink0_data[12] => src_payload.IN1
sink0_data[13] => src_payload.IN1
sink0_data[14] => src_payload.IN1
sink0_data[15] => src_payload.IN1
sink0_data[16] => src_payload.IN1
sink0_data[17] => src_payload.IN1
sink0_data[18] => src_payload.IN1
sink0_data[19] => src_payload.IN1
sink0_data[20] => src_payload.IN1
sink0_data[21] => src_payload.IN1
sink0_data[22] => src_payload.IN1
sink0_data[23] => src_payload.IN1
sink0_data[24] => src_payload.IN1
sink0_data[25] => src_payload.IN1
sink0_data[26] => src_payload.IN1
sink0_data[27] => src_payload.IN1
sink0_data[28] => src_payload.IN1
sink0_data[29] => src_payload.IN1
sink0_data[30] => src_payload.IN1
sink0_data[31] => src_payload.IN1
sink0_data[32] => src_payload.IN1
sink0_data[33] => src_payload.IN1
sink0_data[34] => src_payload.IN1
sink0_data[35] => src_payload.IN1
sink0_data[36] => src_payload.IN1
sink0_data[37] => src_payload.IN1
sink0_data[38] => src_payload.IN1
sink0_data[39] => src_payload.IN1
sink0_data[40] => src_payload.IN1
sink0_data[41] => src_payload.IN1
sink0_data[42] => src_payload.IN1
sink0_data[43] => src_payload.IN1
sink0_data[44] => src_payload.IN1
sink0_data[45] => src_payload.IN1
sink0_data[46] => src_payload.IN1
sink0_data[47] => src_payload.IN1
sink0_data[48] => src_payload.IN1
sink0_data[49] => src_payload.IN1
sink0_data[50] => src_payload.IN1
sink0_data[51] => src_payload.IN1
sink0_data[52] => src_payload.IN1
sink0_data[53] => src_payload.IN1
sink0_data[54] => src_payload.IN1
sink0_data[55] => src_payload.IN1
sink0_data[56] => src_payload.IN1
sink0_data[57] => src_payload.IN1
sink0_data[58] => src_payload.IN1
sink0_data[59] => src_payload.IN1
sink0_data[60] => src_payload.IN1
sink0_data[61] => src_payload.IN1
sink0_data[62] => src_payload.IN1
sink0_data[63] => src_payload.IN1
sink0_data[64] => src_payload.IN1
sink0_data[65] => src_payload.IN1
sink0_data[66] => src_payload.IN1
sink0_data[67] => src_payload.IN1
sink0_data[68] => src_payload.IN1
sink0_data[69] => src_payload.IN1
sink0_data[70] => src_payload.IN1
sink0_data[71] => src_payload.IN1
sink0_data[72] => src_payload.IN1
sink0_data[72] => last_cycle.IN1
sink0_data[73] => src_payload.IN1
sink0_data[74] => src_payload.IN1
sink0_data[75] => src_payload.IN1
sink0_data[76] => src_payload.IN1
sink0_data[77] => src_payload.IN1
sink0_data[78] => src_payload.IN1
sink0_data[79] => src_payload.IN1
sink0_data[80] => src_payload.IN1
sink0_data[81] => src_payload.IN1
sink0_data[82] => src_payload.IN1
sink0_data[83] => src_payload.IN1
sink0_data[84] => src_payload.IN1
sink0_data[85] => src_payload.IN1
sink0_data[86] => src_payload.IN1
sink0_data[87] => src_payload.IN1
sink0_data[88] => src_payload.IN1
sink0_channel[0] => src_payload.IN1
sink0_channel[1] => src_payload.IN1
sink0_channel[2] => src_payload.IN1
sink0_channel[3] => src_payload.IN1
sink0_channel[4] => src_payload.IN1
sink0_channel[5] => src_payload.IN1
sink0_channel[6] => src_payload.IN1
sink0_channel[7] => src_payload.IN1
sink0_channel[8] => src_payload.IN1
sink0_channel[9] => src_payload.IN1
sink0_channel[10] => src_payload.IN1
sink0_channel[11] => src_payload.IN1
sink0_channel[12] => src_payload.IN1
sink0_startofpacket => src_payload.IN1
sink0_endofpacket => src_payload.IN1
sink1_valid => request[1].IN1
sink1_data[0] => src_payload.IN1
sink1_data[1] => src_payload.IN1
sink1_data[2] => src_payload.IN1
sink1_data[3] => src_payload.IN1
sink1_data[4] => src_payload.IN1
sink1_data[5] => src_payload.IN1
sink1_data[6] => src_payload.IN1
sink1_data[7] => src_payload.IN1
sink1_data[8] => src_payload.IN1
sink1_data[9] => src_payload.IN1
sink1_data[10] => src_payload.IN1
sink1_data[11] => src_payload.IN1
sink1_data[12] => src_payload.IN1
sink1_data[13] => src_payload.IN1
sink1_data[14] => src_payload.IN1
sink1_data[15] => src_payload.IN1
sink1_data[16] => src_payload.IN1
sink1_data[17] => src_payload.IN1
sink1_data[18] => src_payload.IN1
sink1_data[19] => src_payload.IN1
sink1_data[20] => src_payload.IN1
sink1_data[21] => src_payload.IN1
sink1_data[22] => src_payload.IN1
sink1_data[23] => src_payload.IN1
sink1_data[24] => src_payload.IN1
sink1_data[25] => src_payload.IN1
sink1_data[26] => src_payload.IN1
sink1_data[27] => src_payload.IN1
sink1_data[28] => src_payload.IN1
sink1_data[29] => src_payload.IN1
sink1_data[30] => src_payload.IN1
sink1_data[31] => src_payload.IN1
sink1_data[32] => src_payload.IN1
sink1_data[33] => src_payload.IN1
sink1_data[34] => src_payload.IN1
sink1_data[35] => src_payload.IN1
sink1_data[36] => src_payload.IN1
sink1_data[37] => src_payload.IN1
sink1_data[38] => src_payload.IN1
sink1_data[39] => src_payload.IN1
sink1_data[40] => src_payload.IN1
sink1_data[41] => src_payload.IN1
sink1_data[42] => src_payload.IN1
sink1_data[43] => src_payload.IN1
sink1_data[44] => src_payload.IN1
sink1_data[45] => src_payload.IN1
sink1_data[46] => src_payload.IN1
sink1_data[47] => src_payload.IN1
sink1_data[48] => src_payload.IN1
sink1_data[49] => src_payload.IN1
sink1_data[50] => src_payload.IN1
sink1_data[51] => src_payload.IN1
sink1_data[52] => src_payload.IN1
sink1_data[53] => src_payload.IN1
sink1_data[54] => src_payload.IN1
sink1_data[55] => src_payload.IN1
sink1_data[56] => src_payload.IN1
sink1_data[57] => src_payload.IN1
sink1_data[58] => src_payload.IN1
sink1_data[59] => src_payload.IN1
sink1_data[60] => src_payload.IN1
sink1_data[61] => src_payload.IN1
sink1_data[62] => src_payload.IN1
sink1_data[63] => src_payload.IN1
sink1_data[64] => src_payload.IN1
sink1_data[65] => src_payload.IN1
sink1_data[66] => src_payload.IN1
sink1_data[67] => src_payload.IN1
sink1_data[68] => src_payload.IN1
sink1_data[69] => src_payload.IN1
sink1_data[70] => src_payload.IN1
sink1_data[71] => src_payload.IN1
sink1_data[72] => src_payload.IN1
sink1_data[72] => last_cycle.IN1
sink1_data[73] => src_payload.IN1
sink1_data[74] => src_payload.IN1
sink1_data[75] => src_payload.IN1
sink1_data[76] => src_payload.IN1
sink1_data[77] => src_payload.IN1
sink1_data[78] => src_payload.IN1
sink1_data[79] => src_payload.IN1
sink1_data[80] => src_payload.IN1
sink1_data[81] => src_payload.IN1
sink1_data[82] => src_payload.IN1
sink1_data[83] => src_payload.IN1
sink1_data[84] => src_payload.IN1
sink1_data[85] => src_payload.IN1
sink1_data[86] => src_payload.IN1
sink1_data[87] => src_payload.IN1
sink1_data[88] => src_payload.IN1
sink1_channel[0] => src_payload.IN1
sink1_channel[1] => src_payload.IN1
sink1_channel[2] => src_payload.IN1
sink1_channel[3] => src_payload.IN1
sink1_channel[4] => src_payload.IN1
sink1_channel[5] => src_payload.IN1
sink1_channel[6] => src_payload.IN1
sink1_channel[7] => src_payload.IN1
sink1_channel[8] => src_payload.IN1
sink1_channel[9] => src_payload.IN1
sink1_channel[10] => src_payload.IN1
sink1_channel[11] => src_payload.IN1
sink1_channel[12] => src_payload.IN1
sink1_startofpacket => src_payload.IN1
sink1_endofpacket => src_payload.IN1
src_ready => last_cycle.IN0
src_ready => sink0_ready.IN1
src_ready => sink1_ready.IN1
clk => clk.IN1
reset => reset.IN1


|main|Proyecto:u1|Proyecto_rsp_xbar_mux:rsp_xbar_mux_002|altera_merlin_arbitrator:arb
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
request[0] => grant[0].DATAIN
request[0] => _.IN1
request[0] => _.IN1
request[1] => grant[1].DATAIN
request[1] => _.IN1
request[1] => _.IN1
increment_top_priority => ~NO_FANOUT~
save_top_priority => ~NO_FANOUT~


|main|Proyecto:u1|Proyecto_rsp_xbar_mux:rsp_xbar_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
a[0] => sum.IN0
a[0] => full_adder.cout[0].IN0
a[1] => cout.IN0
a[1] => cout.IN0
a[2] => cout.IN0
a[2] => cout.IN0
a[3] => sum.IN0
b[0] => sum.IN1
b[0] => full_adder.cout[0].IN1
b[1] => cout.IN1
b[1] => cout.IN1
b[2] => cout.IN1
b[2] => cout.IN1
b[3] => sum.IN1


|main|Proyecto:u1|Proyecto_cmd_xbar_demux_005:cmd_xbar_demux_005
sink_valid[0] => src0_valid.IN0
sink_data[0] => src0_data[0].DATAIN
sink_data[1] => src0_data[1].DATAIN
sink_data[2] => src0_data[2].DATAIN
sink_data[3] => src0_data[3].DATAIN
sink_data[4] => src0_data[4].DATAIN
sink_data[5] => src0_data[5].DATAIN
sink_data[6] => src0_data[6].DATAIN
sink_data[7] => src0_data[7].DATAIN
sink_data[8] => src0_data[8].DATAIN
sink_data[9] => src0_data[9].DATAIN
sink_data[10] => src0_data[10].DATAIN
sink_data[11] => src0_data[11].DATAIN
sink_data[12] => src0_data[12].DATAIN
sink_data[13] => src0_data[13].DATAIN
sink_data[14] => src0_data[14].DATAIN
sink_data[15] => src0_data[15].DATAIN
sink_data[16] => src0_data[16].DATAIN
sink_data[17] => src0_data[17].DATAIN
sink_data[18] => src0_data[18].DATAIN
sink_data[19] => src0_data[19].DATAIN
sink_data[20] => src0_data[20].DATAIN
sink_data[21] => src0_data[21].DATAIN
sink_data[22] => src0_data[22].DATAIN
sink_data[23] => src0_data[23].DATAIN
sink_data[24] => src0_data[24].DATAIN
sink_data[25] => src0_data[25].DATAIN
sink_data[26] => src0_data[26].DATAIN
sink_data[27] => src0_data[27].DATAIN
sink_data[28] => src0_data[28].DATAIN
sink_data[29] => src0_data[29].DATAIN
sink_data[30] => src0_data[30].DATAIN
sink_data[31] => src0_data[31].DATAIN
sink_data[32] => src0_data[32].DATAIN
sink_data[33] => src0_data[33].DATAIN
sink_data[34] => src0_data[34].DATAIN
sink_data[35] => src0_data[35].DATAIN
sink_data[36] => src0_data[36].DATAIN
sink_data[37] => src0_data[37].DATAIN
sink_data[38] => src0_data[38].DATAIN
sink_data[39] => src0_data[39].DATAIN
sink_data[40] => src0_data[40].DATAIN
sink_data[41] => src0_data[41].DATAIN
sink_data[42] => src0_data[42].DATAIN
sink_data[43] => src0_data[43].DATAIN
sink_data[44] => src0_data[44].DATAIN
sink_data[45] => src0_data[45].DATAIN
sink_data[46] => src0_data[46].DATAIN
sink_data[47] => src0_data[47].DATAIN
sink_data[48] => src0_data[48].DATAIN
sink_data[49] => src0_data[49].DATAIN
sink_data[50] => src0_data[50].DATAIN
sink_data[51] => src0_data[51].DATAIN
sink_data[52] => src0_data[52].DATAIN
sink_data[53] => src0_data[53].DATAIN
sink_data[54] => src0_data[54].DATAIN
sink_data[55] => src0_data[55].DATAIN
sink_data[56] => src0_data[56].DATAIN
sink_data[57] => src0_data[57].DATAIN
sink_data[58] => src0_data[58].DATAIN
sink_data[59] => src0_data[59].DATAIN
sink_data[60] => src0_data[60].DATAIN
sink_data[61] => src0_data[61].DATAIN
sink_data[62] => src0_data[62].DATAIN
sink_data[63] => src0_data[63].DATAIN
sink_data[64] => src0_data[64].DATAIN
sink_data[65] => src0_data[65].DATAIN
sink_data[66] => src0_data[66].DATAIN
sink_data[67] => src0_data[67].DATAIN
sink_data[68] => src0_data[68].DATAIN
sink_data[69] => src0_data[69].DATAIN
sink_data[70] => src0_data[70].DATAIN
sink_data[71] => src0_data[71].DATAIN
sink_data[72] => src0_data[72].DATAIN
sink_data[73] => src0_data[73].DATAIN
sink_data[74] => src0_data[74].DATAIN
sink_data[75] => src0_data[75].DATAIN
sink_data[76] => src0_data[76].DATAIN
sink_data[77] => src0_data[77].DATAIN
sink_data[78] => src0_data[78].DATAIN
sink_data[79] => src0_data[79].DATAIN
sink_data[80] => src0_data[80].DATAIN
sink_data[81] => src0_data[81].DATAIN
sink_data[82] => src0_data[82].DATAIN
sink_data[83] => src0_data[83].DATAIN
sink_data[84] => src0_data[84].DATAIN
sink_data[85] => src0_data[85].DATAIN
sink_data[86] => src0_data[86].DATAIN
sink_data[87] => src0_data[87].DATAIN
sink_data[88] => src0_data[88].DATAIN
sink_channel[0] => src0_valid.IN1
sink_channel[0] => sink_ready.IN0
sink_channel[1] => src0_channel[0].DATAIN
sink_startofpacket => src0_startofpacket.DATAIN
sink_endofpacket => src0_endofpacket.DATAIN
src0_ready => sink_ready.IN1
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~


|main|Proyecto:u1|Proyecto_cmd_xbar_demux_005:cmd_xbar_demux_006
sink_valid[0] => src0_valid.IN0
sink_data[0] => src0_data[0].DATAIN
sink_data[1] => src0_data[1].DATAIN
sink_data[2] => src0_data[2].DATAIN
sink_data[3] => src0_data[3].DATAIN
sink_data[4] => src0_data[4].DATAIN
sink_data[5] => src0_data[5].DATAIN
sink_data[6] => src0_data[6].DATAIN
sink_data[7] => src0_data[7].DATAIN
sink_data[8] => src0_data[8].DATAIN
sink_data[9] => src0_data[9].DATAIN
sink_data[10] => src0_data[10].DATAIN
sink_data[11] => src0_data[11].DATAIN
sink_data[12] => src0_data[12].DATAIN
sink_data[13] => src0_data[13].DATAIN
sink_data[14] => src0_data[14].DATAIN
sink_data[15] => src0_data[15].DATAIN
sink_data[16] => src0_data[16].DATAIN
sink_data[17] => src0_data[17].DATAIN
sink_data[18] => src0_data[18].DATAIN
sink_data[19] => src0_data[19].DATAIN
sink_data[20] => src0_data[20].DATAIN
sink_data[21] => src0_data[21].DATAIN
sink_data[22] => src0_data[22].DATAIN
sink_data[23] => src0_data[23].DATAIN
sink_data[24] => src0_data[24].DATAIN
sink_data[25] => src0_data[25].DATAIN
sink_data[26] => src0_data[26].DATAIN
sink_data[27] => src0_data[27].DATAIN
sink_data[28] => src0_data[28].DATAIN
sink_data[29] => src0_data[29].DATAIN
sink_data[30] => src0_data[30].DATAIN
sink_data[31] => src0_data[31].DATAIN
sink_data[32] => src0_data[32].DATAIN
sink_data[33] => src0_data[33].DATAIN
sink_data[34] => src0_data[34].DATAIN
sink_data[35] => src0_data[35].DATAIN
sink_data[36] => src0_data[36].DATAIN
sink_data[37] => src0_data[37].DATAIN
sink_data[38] => src0_data[38].DATAIN
sink_data[39] => src0_data[39].DATAIN
sink_data[40] => src0_data[40].DATAIN
sink_data[41] => src0_data[41].DATAIN
sink_data[42] => src0_data[42].DATAIN
sink_data[43] => src0_data[43].DATAIN
sink_data[44] => src0_data[44].DATAIN
sink_data[45] => src0_data[45].DATAIN
sink_data[46] => src0_data[46].DATAIN
sink_data[47] => src0_data[47].DATAIN
sink_data[48] => src0_data[48].DATAIN
sink_data[49] => src0_data[49].DATAIN
sink_data[50] => src0_data[50].DATAIN
sink_data[51] => src0_data[51].DATAIN
sink_data[52] => src0_data[52].DATAIN
sink_data[53] => src0_data[53].DATAIN
sink_data[54] => src0_data[54].DATAIN
sink_data[55] => src0_data[55].DATAIN
sink_data[56] => src0_data[56].DATAIN
sink_data[57] => src0_data[57].DATAIN
sink_data[58] => src0_data[58].DATAIN
sink_data[59] => src0_data[59].DATAIN
sink_data[60] => src0_data[60].DATAIN
sink_data[61] => src0_data[61].DATAIN
sink_data[62] => src0_data[62].DATAIN
sink_data[63] => src0_data[63].DATAIN
sink_data[64] => src0_data[64].DATAIN
sink_data[65] => src0_data[65].DATAIN
sink_data[66] => src0_data[66].DATAIN
sink_data[67] => src0_data[67].DATAIN
sink_data[68] => src0_data[68].DATAIN
sink_data[69] => src0_data[69].DATAIN
sink_data[70] => src0_data[70].DATAIN
sink_data[71] => src0_data[71].DATAIN
sink_data[72] => src0_data[72].DATAIN
sink_data[73] => src0_data[73].DATAIN
sink_data[74] => src0_data[74].DATAIN
sink_data[75] => src0_data[75].DATAIN
sink_data[76] => src0_data[76].DATAIN
sink_data[77] => src0_data[77].DATAIN
sink_data[78] => src0_data[78].DATAIN
sink_data[79] => src0_data[79].DATAIN
sink_data[80] => src0_data[80].DATAIN
sink_data[81] => src0_data[81].DATAIN
sink_data[82] => src0_data[82].DATAIN
sink_data[83] => src0_data[83].DATAIN
sink_data[84] => src0_data[84].DATAIN
sink_data[85] => src0_data[85].DATAIN
sink_data[86] => src0_data[86].DATAIN
sink_data[87] => src0_data[87].DATAIN
sink_data[88] => src0_data[88].DATAIN
sink_channel[0] => src0_valid.IN1
sink_channel[0] => sink_ready.IN0
sink_channel[1] => src0_channel[0].DATAIN
sink_startofpacket => src0_startofpacket.DATAIN
sink_endofpacket => src0_endofpacket.DATAIN
src0_ready => sink_ready.IN1
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~


|main|Proyecto:u1|Proyecto_cmd_xbar_mux_013:cmd_xbar_mux_013
sink0_valid => prev_request.IN0
sink0_valid => request.IN1
sink0_valid => src_valid.IN1
sink0_data[0] => src_payload.IN1
sink0_data[1] => src_payload.IN1
sink0_data[2] => src_payload.IN1
sink0_data[3] => src_payload.IN1
sink0_data[4] => src_payload.IN1
sink0_data[5] => src_payload.IN1
sink0_data[6] => src_payload.IN1
sink0_data[7] => src_payload.IN1
sink0_data[8] => src_payload.IN1
sink0_data[9] => src_payload.IN1
sink0_data[10] => src_payload.IN1
sink0_data[11] => src_payload.IN1
sink0_data[12] => src_payload.IN1
sink0_data[13] => src_payload.IN1
sink0_data[14] => src_payload.IN1
sink0_data[15] => src_payload.IN1
sink0_data[16] => src_payload.IN1
sink0_data[17] => src_payload.IN1
sink0_data[18] => src_payload.IN1
sink0_data[19] => src_payload.IN1
sink0_data[20] => src_payload.IN1
sink0_data[21] => src_payload.IN1
sink0_data[22] => src_payload.IN1
sink0_data[23] => src_payload.IN1
sink0_data[24] => src_payload.IN1
sink0_data[25] => src_payload.IN1
sink0_data[26] => src_payload.IN1
sink0_data[27] => src_payload.IN1
sink0_data[28] => src_payload.IN1
sink0_data[29] => src_payload.IN1
sink0_data[30] => src_payload.IN1
sink0_data[31] => src_payload.IN1
sink0_data[32] => src_payload.IN1
sink0_data[33] => src_payload.IN1
sink0_data[34] => src_payload.IN1
sink0_data[35] => src_payload.IN1
sink0_data[36] => src_payload.IN1
sink0_data[37] => src_payload.IN1
sink0_data[38] => src_payload.IN1
sink0_data[39] => src_payload.IN1
sink0_data[40] => src_payload.IN1
sink0_data[41] => src_payload.IN1
sink0_data[42] => src_payload.IN1
sink0_data[43] => src_payload.IN1
sink0_data[44] => src_payload.IN1
sink0_data[45] => src_payload.IN1
sink0_data[46] => src_payload.IN1
sink0_data[47] => src_payload.IN1
sink0_data[48] => src_payload.IN1
sink0_data[49] => src_payload.IN1
sink0_data[50] => src_payload.IN1
sink0_data[51] => src_payload.IN1
sink0_data[52] => src_payload.IN1
sink0_data[53] => src_payload.IN1
sink0_data[54] => src_payload.IN1
sink0_data[55] => src_payload.IN1
sink0_data[56] => src_payload.IN1
sink0_data[57] => src_payload.IN1
sink0_data[58] => src_payload.IN1
sink0_data[59] => src_payload.IN1
sink0_data[60] => src_payload.IN1
sink0_data[61] => src_payload.IN1
sink0_data[62] => src_payload.IN1
sink0_data[63] => src_payload.IN1
sink0_data[64] => src_payload.IN1
sink0_data[65] => src_payload.IN1
sink0_data[66] => src_payload.IN1
sink0_data[67] => src_payload.IN1
sink0_data[68] => src_payload.IN1
sink0_data[69] => src_payload.IN1
sink0_data[70] => src_payload.IN1
sink0_data[71] => src_payload.IN1
sink0_data[72] => locked.IN1
sink0_data[72] => src_payload.IN1
sink0_data[73] => src_payload.IN1
sink0_data[74] => src_payload.IN1
sink0_data[75] => src_payload.IN1
sink0_data[76] => src_payload.IN1
sink0_data[77] => src_payload.IN1
sink0_data[78] => src_payload.IN1
sink0_data[79] => src_payload.IN1
sink0_data[80] => src_payload.IN1
sink0_data[81] => src_payload.IN1
sink0_data[82] => src_payload.IN1
sink0_data[83] => src_payload.IN1
sink0_data[84] => src_payload.IN1
sink0_data[85] => src_payload.IN1
sink0_data[86] => src_payload.IN1
sink0_data[87] => src_payload.IN1
sink0_data[88] => src_payload.IN1
sink0_channel[0] => src_payload.IN1
sink0_channel[1] => src_payload.IN1
sink0_startofpacket => src_payload.IN1
sink0_endofpacket => src_payload.IN1
sink0_endofpacket => prev_request.IN1
sink1_valid => prev_request.IN0
sink1_valid => request.IN1
sink1_valid => src_valid.IN1
sink1_data[0] => src_payload.IN1
sink1_data[1] => src_payload.IN1
sink1_data[2] => src_payload.IN1
sink1_data[3] => src_payload.IN1
sink1_data[4] => src_payload.IN1
sink1_data[5] => src_payload.IN1
sink1_data[6] => src_payload.IN1
sink1_data[7] => src_payload.IN1
sink1_data[8] => src_payload.IN1
sink1_data[9] => src_payload.IN1
sink1_data[10] => src_payload.IN1
sink1_data[11] => src_payload.IN1
sink1_data[12] => src_payload.IN1
sink1_data[13] => src_payload.IN1
sink1_data[14] => src_payload.IN1
sink1_data[15] => src_payload.IN1
sink1_data[16] => src_payload.IN1
sink1_data[17] => src_payload.IN1
sink1_data[18] => src_payload.IN1
sink1_data[19] => src_payload.IN1
sink1_data[20] => src_payload.IN1
sink1_data[21] => src_payload.IN1
sink1_data[22] => src_payload.IN1
sink1_data[23] => src_payload.IN1
sink1_data[24] => src_payload.IN1
sink1_data[25] => src_payload.IN1
sink1_data[26] => src_payload.IN1
sink1_data[27] => src_payload.IN1
sink1_data[28] => src_payload.IN1
sink1_data[29] => src_payload.IN1
sink1_data[30] => src_payload.IN1
sink1_data[31] => src_payload.IN1
sink1_data[32] => src_payload.IN1
sink1_data[33] => src_payload.IN1
sink1_data[34] => src_payload.IN1
sink1_data[35] => src_payload.IN1
sink1_data[36] => src_payload.IN1
sink1_data[37] => src_payload.IN1
sink1_data[38] => src_payload.IN1
sink1_data[39] => src_payload.IN1
sink1_data[40] => src_payload.IN1
sink1_data[41] => src_payload.IN1
sink1_data[42] => src_payload.IN1
sink1_data[43] => src_payload.IN1
sink1_data[44] => src_payload.IN1
sink1_data[45] => src_payload.IN1
sink1_data[46] => src_payload.IN1
sink1_data[47] => src_payload.IN1
sink1_data[48] => src_payload.IN1
sink1_data[49] => src_payload.IN1
sink1_data[50] => src_payload.IN1
sink1_data[51] => src_payload.IN1
sink1_data[52] => src_payload.IN1
sink1_data[53] => src_payload.IN1
sink1_data[54] => src_payload.IN1
sink1_data[55] => src_payload.IN1
sink1_data[56] => src_payload.IN1
sink1_data[57] => src_payload.IN1
sink1_data[58] => src_payload.IN1
sink1_data[59] => src_payload.IN1
sink1_data[60] => src_payload.IN1
sink1_data[61] => src_payload.IN1
sink1_data[62] => src_payload.IN1
sink1_data[63] => src_payload.IN1
sink1_data[64] => src_payload.IN1
sink1_data[65] => src_payload.IN1
sink1_data[66] => src_payload.IN1
sink1_data[67] => src_payload.IN1
sink1_data[68] => src_payload.IN1
sink1_data[69] => src_payload.IN1
sink1_data[70] => src_payload.IN1
sink1_data[71] => src_payload.IN1
sink1_data[72] => locked.IN1
sink1_data[72] => src_payload.IN1
sink1_data[73] => src_payload.IN1
sink1_data[74] => src_payload.IN1
sink1_data[75] => src_payload.IN1
sink1_data[76] => src_payload.IN1
sink1_data[77] => src_payload.IN1
sink1_data[78] => src_payload.IN1
sink1_data[79] => src_payload.IN1
sink1_data[80] => src_payload.IN1
sink1_data[81] => src_payload.IN1
sink1_data[82] => src_payload.IN1
sink1_data[83] => src_payload.IN1
sink1_data[84] => src_payload.IN1
sink1_data[85] => src_payload.IN1
sink1_data[86] => src_payload.IN1
sink1_data[87] => src_payload.IN1
sink1_data[88] => src_payload.IN1
sink1_channel[0] => src_payload.IN1
sink1_channel[1] => src_payload.IN1
sink1_startofpacket => src_payload.IN1
sink1_endofpacket => src_payload.IN1
sink1_endofpacket => prev_request.IN1
src_ready => last_cycle.IN0
src_ready => sink0_ready.IN1
src_ready => sink1_ready.IN1
clk => clk.IN1
reset => reset.IN1


|main|Proyecto:u1|Proyecto_cmd_xbar_mux_013:cmd_xbar_mux_013|altera_merlin_arbitrator:arb
clk => top_priority_reg[0].CLK
clk => top_priority_reg[1].CLK
reset => top_priority_reg[0].PRESET
reset => top_priority_reg[1].ACLR
request[0] => grant_double_vector[0].IN1
request[0] => grant_double_vector[2].IN1
request[0] => WideOr0.IN0
request[0] => _.IN1
request[0] => _.IN1
request[1] => grant_double_vector[1].IN1
request[1] => grant_double_vector[3].IN1
request[1] => WideOr0.IN1
request[1] => _.IN1
request[1] => _.IN1
increment_top_priority => top_priority_reg.OUTPUTSELECT
increment_top_priority => top_priority_reg.OUTPUTSELECT
save_top_priority => ~NO_FANOUT~


|main|Proyecto:u1|Proyecto_cmd_xbar_mux_013:cmd_xbar_mux_013|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
a[0] => sum.IN0
a[0] => full_adder.cout[0].IN0
a[1] => cout.IN0
a[1] => cout.IN0
a[2] => cout.IN0
a[2] => cout.IN0
a[3] => sum.IN0
b[0] => sum.IN1
b[0] => full_adder.cout[0].IN1
b[1] => cout.IN1
b[1] => cout.IN1
b[2] => cout.IN1
b[2] => cout.IN1
b[3] => sum.IN1


|main|Proyecto:u1|Proyecto_rsp_xbar_demux_013:rsp_xbar_demux_013
sink_valid[0] => src0_valid.IN0
sink_valid[0] => src1_valid.IN0
sink_data[0] => src1_data[0].DATAIN
sink_data[0] => src0_data[0].DATAIN
sink_data[1] => src1_data[1].DATAIN
sink_data[1] => src0_data[1].DATAIN
sink_data[2] => src1_data[2].DATAIN
sink_data[2] => src0_data[2].DATAIN
sink_data[3] => src1_data[3].DATAIN
sink_data[3] => src0_data[3].DATAIN
sink_data[4] => src1_data[4].DATAIN
sink_data[4] => src0_data[4].DATAIN
sink_data[5] => src1_data[5].DATAIN
sink_data[5] => src0_data[5].DATAIN
sink_data[6] => src1_data[6].DATAIN
sink_data[6] => src0_data[6].DATAIN
sink_data[7] => src1_data[7].DATAIN
sink_data[7] => src0_data[7].DATAIN
sink_data[8] => src1_data[8].DATAIN
sink_data[8] => src0_data[8].DATAIN
sink_data[9] => src1_data[9].DATAIN
sink_data[9] => src0_data[9].DATAIN
sink_data[10] => src1_data[10].DATAIN
sink_data[10] => src0_data[10].DATAIN
sink_data[11] => src1_data[11].DATAIN
sink_data[11] => src0_data[11].DATAIN
sink_data[12] => src1_data[12].DATAIN
sink_data[12] => src0_data[12].DATAIN
sink_data[13] => src1_data[13].DATAIN
sink_data[13] => src0_data[13].DATAIN
sink_data[14] => src1_data[14].DATAIN
sink_data[14] => src0_data[14].DATAIN
sink_data[15] => src1_data[15].DATAIN
sink_data[15] => src0_data[15].DATAIN
sink_data[16] => src1_data[16].DATAIN
sink_data[16] => src0_data[16].DATAIN
sink_data[17] => src1_data[17].DATAIN
sink_data[17] => src0_data[17].DATAIN
sink_data[18] => src1_data[18].DATAIN
sink_data[18] => src0_data[18].DATAIN
sink_data[19] => src1_data[19].DATAIN
sink_data[19] => src0_data[19].DATAIN
sink_data[20] => src1_data[20].DATAIN
sink_data[20] => src0_data[20].DATAIN
sink_data[21] => src1_data[21].DATAIN
sink_data[21] => src0_data[21].DATAIN
sink_data[22] => src1_data[22].DATAIN
sink_data[22] => src0_data[22].DATAIN
sink_data[23] => src1_data[23].DATAIN
sink_data[23] => src0_data[23].DATAIN
sink_data[24] => src1_data[24].DATAIN
sink_data[24] => src0_data[24].DATAIN
sink_data[25] => src1_data[25].DATAIN
sink_data[25] => src0_data[25].DATAIN
sink_data[26] => src1_data[26].DATAIN
sink_data[26] => src0_data[26].DATAIN
sink_data[27] => src1_data[27].DATAIN
sink_data[27] => src0_data[27].DATAIN
sink_data[28] => src1_data[28].DATAIN
sink_data[28] => src0_data[28].DATAIN
sink_data[29] => src1_data[29].DATAIN
sink_data[29] => src0_data[29].DATAIN
sink_data[30] => src1_data[30].DATAIN
sink_data[30] => src0_data[30].DATAIN
sink_data[31] => src1_data[31].DATAIN
sink_data[31] => src0_data[31].DATAIN
sink_data[32] => src1_data[32].DATAIN
sink_data[32] => src0_data[32].DATAIN
sink_data[33] => src1_data[33].DATAIN
sink_data[33] => src0_data[33].DATAIN
sink_data[34] => src1_data[34].DATAIN
sink_data[34] => src0_data[34].DATAIN
sink_data[35] => src1_data[35].DATAIN
sink_data[35] => src0_data[35].DATAIN
sink_data[36] => src1_data[36].DATAIN
sink_data[36] => src0_data[36].DATAIN
sink_data[37] => src1_data[37].DATAIN
sink_data[37] => src0_data[37].DATAIN
sink_data[38] => src1_data[38].DATAIN
sink_data[38] => src0_data[38].DATAIN
sink_data[39] => src1_data[39].DATAIN
sink_data[39] => src0_data[39].DATAIN
sink_data[40] => src1_data[40].DATAIN
sink_data[40] => src0_data[40].DATAIN
sink_data[41] => src1_data[41].DATAIN
sink_data[41] => src0_data[41].DATAIN
sink_data[42] => src1_data[42].DATAIN
sink_data[42] => src0_data[42].DATAIN
sink_data[43] => src1_data[43].DATAIN
sink_data[43] => src0_data[43].DATAIN
sink_data[44] => src1_data[44].DATAIN
sink_data[44] => src0_data[44].DATAIN
sink_data[45] => src1_data[45].DATAIN
sink_data[45] => src0_data[45].DATAIN
sink_data[46] => src1_data[46].DATAIN
sink_data[46] => src0_data[46].DATAIN
sink_data[47] => src1_data[47].DATAIN
sink_data[47] => src0_data[47].DATAIN
sink_data[48] => src1_data[48].DATAIN
sink_data[48] => src0_data[48].DATAIN
sink_data[49] => src1_data[49].DATAIN
sink_data[49] => src0_data[49].DATAIN
sink_data[50] => src1_data[50].DATAIN
sink_data[50] => src0_data[50].DATAIN
sink_data[51] => src1_data[51].DATAIN
sink_data[51] => src0_data[51].DATAIN
sink_data[52] => src1_data[52].DATAIN
sink_data[52] => src0_data[52].DATAIN
sink_data[53] => src1_data[53].DATAIN
sink_data[53] => src0_data[53].DATAIN
sink_data[54] => src1_data[54].DATAIN
sink_data[54] => src0_data[54].DATAIN
sink_data[55] => src1_data[55].DATAIN
sink_data[55] => src0_data[55].DATAIN
sink_data[56] => src1_data[56].DATAIN
sink_data[56] => src0_data[56].DATAIN
sink_data[57] => src1_data[57].DATAIN
sink_data[57] => src0_data[57].DATAIN
sink_data[58] => src1_data[58].DATAIN
sink_data[58] => src0_data[58].DATAIN
sink_data[59] => src1_data[59].DATAIN
sink_data[59] => src0_data[59].DATAIN
sink_data[60] => src1_data[60].DATAIN
sink_data[60] => src0_data[60].DATAIN
sink_data[61] => src1_data[61].DATAIN
sink_data[61] => src0_data[61].DATAIN
sink_data[62] => src1_data[62].DATAIN
sink_data[62] => src0_data[62].DATAIN
sink_data[63] => src1_data[63].DATAIN
sink_data[63] => src0_data[63].DATAIN
sink_data[64] => src1_data[64].DATAIN
sink_data[64] => src0_data[64].DATAIN
sink_data[65] => src1_data[65].DATAIN
sink_data[65] => src0_data[65].DATAIN
sink_data[66] => src1_data[66].DATAIN
sink_data[66] => src0_data[66].DATAIN
sink_data[67] => src1_data[67].DATAIN
sink_data[67] => src0_data[67].DATAIN
sink_data[68] => src1_data[68].DATAIN
sink_data[68] => src0_data[68].DATAIN
sink_data[69] => src1_data[69].DATAIN
sink_data[69] => src0_data[69].DATAIN
sink_data[70] => src1_data[70].DATAIN
sink_data[70] => src0_data[70].DATAIN
sink_data[71] => src1_data[71].DATAIN
sink_data[71] => src0_data[71].DATAIN
sink_data[72] => src1_data[72].DATAIN
sink_data[72] => src0_data[72].DATAIN
sink_data[73] => src1_data[73].DATAIN
sink_data[73] => src0_data[73].DATAIN
sink_data[74] => src1_data[74].DATAIN
sink_data[74] => src0_data[74].DATAIN
sink_data[75] => src1_data[75].DATAIN
sink_data[75] => src0_data[75].DATAIN
sink_data[76] => src1_data[76].DATAIN
sink_data[76] => src0_data[76].DATAIN
sink_data[77] => src1_data[77].DATAIN
sink_data[77] => src0_data[77].DATAIN
sink_data[78] => src1_data[78].DATAIN
sink_data[78] => src0_data[78].DATAIN
sink_data[79] => src1_data[79].DATAIN
sink_data[79] => src0_data[79].DATAIN
sink_data[80] => src1_data[80].DATAIN
sink_data[80] => src0_data[80].DATAIN
sink_data[81] => src1_data[81].DATAIN
sink_data[81] => src0_data[81].DATAIN
sink_data[82] => src1_data[82].DATAIN
sink_data[82] => src0_data[82].DATAIN
sink_data[83] => src1_data[83].DATAIN
sink_data[83] => src0_data[83].DATAIN
sink_data[84] => src1_data[84].DATAIN
sink_data[84] => src0_data[84].DATAIN
sink_data[85] => src1_data[85].DATAIN
sink_data[85] => src0_data[85].DATAIN
sink_data[86] => src1_data[86].DATAIN
sink_data[86] => src0_data[86].DATAIN
sink_data[87] => src1_data[87].DATAIN
sink_data[87] => src0_data[87].DATAIN
sink_data[88] => src1_data[88].DATAIN
sink_data[88] => src0_data[88].DATAIN
sink_channel[0] => src0_valid.IN1
sink_channel[0] => sink_ready.IN0
sink_channel[1] => src1_valid.IN1
sink_channel[1] => sink_ready.IN0
sink_startofpacket => src1_startofpacket.DATAIN
sink_startofpacket => src0_startofpacket.DATAIN
sink_endofpacket => src1_endofpacket.DATAIN
sink_endofpacket => src0_endofpacket.DATAIN
src0_ready => sink_ready.IN1
src1_ready => sink_ready.IN1
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~


|main|Proyecto:u1|altera_merlin_width_adapter:width_adapter
clk => endofpacket_reg.CLK
clk => use_reg.CLK
clk => count[0].CLK
clk => byte_cnt_reg[0].CLK
clk => byte_cnt_reg[1].CLK
clk => byte_cnt_reg[2].CLK
clk => address_reg[0].CLK
clk => address_reg[1].CLK
clk => address_reg[2].CLK
clk => address_reg[3].CLK
clk => address_reg[4].CLK
clk => address_reg[5].CLK
clk => address_reg[6].CLK
clk => address_reg[7].CLK
clk => address_reg[8].CLK
clk => address_reg[9].CLK
clk => address_reg[10].CLK
clk => address_reg[11].CLK
clk => address_reg[12].CLK
clk => address_reg[13].CLK
clk => address_reg[14].CLK
clk => address_reg[15].CLK
clk => address_reg[16].CLK
clk => address_reg[17].CLK
clk => address_reg[18].CLK
clk => address_reg[19].CLK
clk => address_reg[20].CLK
clk => address_reg[21].CLK
clk => address_reg[22].CLK
clk => address_reg[23].CLK
clk => address_reg[24].CLK
clk => address_reg[25].CLK
clk => address_reg[26].CLK
clk => address_reg[27].CLK
clk => address_reg[28].CLK
clk => address_reg[29].CLK
clk => address_reg[30].CLK
clk => address_reg[31].CLK
clk => byteen_reg[0].CLK
clk => byteen_reg[1].CLK
clk => byteen_reg[2].CLK
clk => byteen_reg[3].CLK
clk => data_reg[0].CLK
clk => data_reg[1].CLK
clk => data_reg[2].CLK
clk => data_reg[3].CLK
clk => data_reg[4].CLK
clk => data_reg[5].CLK
clk => data_reg[6].CLK
clk => data_reg[7].CLK
clk => data_reg[8].CLK
clk => data_reg[9].CLK
clk => data_reg[10].CLK
clk => data_reg[11].CLK
clk => data_reg[12].CLK
clk => data_reg[13].CLK
clk => data_reg[14].CLK
clk => data_reg[15].CLK
reset => endofpacket_reg.ACLR
reset => use_reg.ACLR
reset => count[0].ACLR
reset => byte_cnt_reg[0].ACLR
reset => byte_cnt_reg[1].ACLR
reset => byte_cnt_reg[2].ACLR
reset => address_reg[0].ACLR
reset => address_reg[1].ACLR
reset => address_reg[2].ACLR
reset => address_reg[3].ACLR
reset => address_reg[4].ACLR
reset => address_reg[5].ACLR
reset => address_reg[6].ACLR
reset => address_reg[7].ACLR
reset => address_reg[8].ACLR
reset => address_reg[9].ACLR
reset => address_reg[10].ACLR
reset => address_reg[11].ACLR
reset => address_reg[12].ACLR
reset => address_reg[13].ACLR
reset => address_reg[14].ACLR
reset => address_reg[15].ACLR
reset => address_reg[16].ACLR
reset => address_reg[17].ACLR
reset => address_reg[18].ACLR
reset => address_reg[19].ACLR
reset => address_reg[20].ACLR
reset => address_reg[21].ACLR
reset => address_reg[22].ACLR
reset => address_reg[23].ACLR
reset => address_reg[24].ACLR
reset => address_reg[25].ACLR
reset => address_reg[26].ACLR
reset => address_reg[27].ACLR
reset => address_reg[28].ACLR
reset => address_reg[29].ACLR
reset => address_reg[30].ACLR
reset => address_reg[31].ACLR
reset => byteen_reg[0].ACLR
reset => byteen_reg[1].ACLR
reset => byteen_reg[2].ACLR
reset => byteen_reg[3].ACLR
reset => data_reg[0].ACLR
reset => data_reg[1].ACLR
reset => data_reg[2].ACLR
reset => data_reg[3].ACLR
reset => data_reg[4].ACLR
reset => data_reg[5].ACLR
reset => data_reg[6].ACLR
reset => data_reg[7].ACLR
reset => data_reg[8].ACLR
reset => data_reg[9].ACLR
reset => data_reg[10].ACLR
reset => data_reg[11].ACLR
reset => data_reg[12].ACLR
reset => data_reg[13].ACLR
reset => data_reg[14].ACLR
reset => data_reg[15].ACLR
in_valid => always4.IN0
in_valid => out_valid.DATAIN
in_channel[0] => out_channel[0].DATAIN
in_channel[1] => out_channel[1].DATAIN
in_channel[2] => out_channel[2].DATAIN
in_channel[3] => out_channel[3].DATAIN
in_channel[4] => out_channel[4].DATAIN
in_channel[5] => out_channel[5].DATAIN
in_channel[6] => out_channel[6].DATAIN
in_channel[7] => out_channel[7].DATAIN
in_channel[8] => out_channel[8].DATAIN
in_channel[9] => out_channel[9].DATAIN
in_channel[10] => out_channel[10].DATAIN
in_channel[11] => out_channel[11].DATAIN
in_channel[12] => out_channel[12].DATAIN
in_data[0] => out_data_field.DATAA
in_data[1] => out_data_field.DATAA
in_data[2] => out_data_field.DATAA
in_data[3] => out_data_field.DATAA
in_data[4] => out_data_field.DATAA
in_data[5] => out_data_field.DATAA
in_data[6] => out_data_field.DATAA
in_data[7] => out_data_field.DATAA
in_data[8] => out_data_field.DATAA
in_data[9] => out_data_field.DATAA
in_data[10] => out_data_field.DATAA
in_data[11] => out_data_field.DATAA
in_data[12] => out_data_field.DATAA
in_data[13] => out_data_field.DATAA
in_data[14] => out_data_field.DATAA
in_data[15] => out_data_field.DATAA
in_data[16] => data_reg.DATAB
in_data[17] => data_reg.DATAB
in_data[18] => data_reg.DATAB
in_data[19] => data_reg.DATAB
in_data[20] => data_reg.DATAB
in_data[21] => data_reg.DATAB
in_data[22] => data_reg.DATAB
in_data[23] => data_reg.DATAB
in_data[24] => data_reg.DATAB
in_data[25] => data_reg.DATAB
in_data[26] => data_reg.DATAB
in_data[27] => data_reg.DATAB
in_data[28] => data_reg.DATAB
in_data[29] => data_reg.DATAB
in_data[30] => data_reg.DATAB
in_data[31] => data_reg.DATAB
in_data[32] => out_byteen_field.DATAA
in_data[33] => out_byteen_field.DATAA
in_data[34] => byteen_reg.DATAB
in_data[35] => byteen_reg.DATAB
in_data[36] => out_address_field.DATAA
in_data[37] => out_address_field.DATAA
in_data[38] => address_reg.DATAB
in_data[38] => address_reg.DATAB
in_data[38] => out_address_field.DATAA
in_data[39] => address_reg.DATAB
in_data[39] => address_reg.DATAB
in_data[39] => out_address_field.DATAA
in_data[40] => address_reg.DATAB
in_data[40] => address_reg.DATAB
in_data[40] => out_address_field.DATAA
in_data[41] => address_reg.DATAB
in_data[41] => address_reg.DATAB
in_data[41] => out_address_field.DATAA
in_data[42] => address_reg.DATAB
in_data[42] => address_reg.DATAB
in_data[42] => out_address_field.DATAA
in_data[43] => address_reg.DATAB
in_data[43] => address_reg.DATAB
in_data[43] => out_address_field.DATAA
in_data[44] => address_reg.DATAB
in_data[44] => address_reg.DATAB
in_data[44] => out_address_field.DATAA
in_data[45] => address_reg.DATAB
in_data[45] => address_reg.DATAB
in_data[45] => out_address_field.DATAA
in_data[46] => address_reg.DATAB
in_data[46] => address_reg.DATAB
in_data[46] => out_address_field.DATAA
in_data[47] => address_reg.DATAB
in_data[47] => address_reg.DATAB
in_data[47] => out_address_field.DATAA
in_data[48] => address_reg.DATAB
in_data[48] => address_reg.DATAB
in_data[48] => out_address_field.DATAA
in_data[49] => address_reg.DATAB
in_data[49] => address_reg.DATAB
in_data[49] => out_address_field.DATAA
in_data[50] => address_reg.DATAB
in_data[50] => address_reg.DATAB
in_data[50] => out_address_field.DATAA
in_data[51] => address_reg.DATAB
in_data[51] => address_reg.DATAB
in_data[51] => out_address_field.DATAA
in_data[52] => address_reg.DATAB
in_data[52] => address_reg.DATAB
in_data[52] => out_address_field.DATAA
in_data[53] => address_reg.DATAB
in_data[53] => address_reg.DATAB
in_data[53] => out_address_field.DATAA
in_data[54] => address_reg.DATAB
in_data[54] => address_reg.DATAB
in_data[54] => out_address_field.DATAA
in_data[55] => address_reg.DATAB
in_data[55] => address_reg.DATAB
in_data[55] => out_address_field.DATAA
in_data[56] => address_reg.DATAB
in_data[56] => address_reg.DATAB
in_data[56] => out_address_field.DATAA
in_data[57] => address_reg.DATAB
in_data[57] => address_reg.DATAB
in_data[57] => out_address_field.DATAA
in_data[58] => address_reg.DATAB
in_data[58] => address_reg.DATAB
in_data[58] => out_address_field.DATAA
in_data[59] => address_reg.DATAB
in_data[59] => address_reg.DATAB
in_data[59] => out_address_field.DATAA
in_data[60] => address_reg.DATAB
in_data[60] => address_reg.DATAB
in_data[60] => out_address_field.DATAA
in_data[61] => address_reg.DATAB
in_data[61] => address_reg.DATAB
in_data[61] => out_address_field.DATAA
in_data[62] => address_reg.DATAB
in_data[62] => address_reg.DATAB
in_data[62] => out_address_field.DATAA
in_data[63] => address_reg.DATAB
in_data[63] => address_reg.DATAB
in_data[63] => out_address_field.DATAA
in_data[64] => address_reg.DATAB
in_data[64] => address_reg.DATAB
in_data[64] => out_address_field.DATAA
in_data[65] => address_reg.DATAB
in_data[65] => address_reg.DATAB
in_data[65] => out_address_field.DATAA
in_data[66] => address_reg.DATAB
in_data[66] => address_reg.DATAB
in_data[66] => out_address_field.DATAA
in_data[67] => address_reg.DATAB
in_data[67] => address_reg.DATAB
in_data[67] => out_address_field.DATAA
in_data[68] => always5.IN1
in_data[68] => out_endofpacket.DATAA
in_data[68] => out_endofpacket.DATAA
in_data[68] => out_data[50].DATAIN
in_data[68] => always4.IN1
in_data[69] => out_data[51].DATAIN
in_data[70] => out_data[52].DATAIN
in_data[71] => out_data[53].DATAIN
in_data[72] => out_data[54].DATAIN
in_data[73] => Add0.IN6
in_data[73] => out_byte_cnt_field.DATAA
in_data[74] => Add0.IN5
in_data[74] => out_byte_cnt_field.DATAA
in_data[75] => Add0.IN4
in_data[75] => out_byte_cnt_field.DATAA
in_data[76] => out_data[58].DATAIN
in_data[77] => out_data[59].DATAIN
in_data[78] => out_data[60].DATAIN
in_data[79] => out_data[61].DATAIN
in_data[80] => out_data[62].DATAIN
in_data[81] => out_data[63].DATAIN
in_data[82] => out_data[64].DATAIN
in_data[83] => out_data[65].DATAIN
in_data[84] => out_data[66].DATAIN
in_data[85] => out_data[67].DATAIN
in_data[86] => out_data[68].DATAIN
in_data[87] => out_data[69].DATAIN
in_data[88] => out_data[70].DATAIN
in_startofpacket => out_startofpacket.DATAA
in_endofpacket => endofpacket_reg.DATAIN
out_ready => always4.IN1
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => byteen_reg.OUTPUTSELECT
out_ready => byteen_reg.OUTPUTSELECT
out_ready => byteen_reg.OUTPUTSELECT
out_ready => byteen_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => byte_cnt_reg.OUTPUTSELECT
out_ready => byte_cnt_reg.OUTPUTSELECT
out_ready => byte_cnt_reg.OUTPUTSELECT
out_ready => count.OUTPUTSELECT
out_ready => use_reg.OUTPUTSELECT
out_ready => in_ready.DATAB


|main|Proyecto:u1|altera_merlin_width_adapter:width_adapter_001
clk => clk.IN1
reset => reset.IN1
in_valid => always6.IN1
in_valid => p0_valid.IN1
in_channel[0] => p0_channel.DATAA
in_channel[1] => p0_channel.DATAA
in_channel[2] => p0_channel.DATAA
in_channel[3] => p0_channel.DATAA
in_channel[4] => p0_channel.DATAA
in_channel[5] => p0_channel.DATAA
in_channel[6] => p0_channel.DATAA
in_channel[7] => p0_channel.DATAA
in_channel[8] => p0_channel.DATAA
in_channel[9] => p0_channel.DATAA
in_channel[10] => p0_channel.DATAA
in_channel[11] => p0_channel.DATAA
in_channel[12] => p0_channel.DATAA
in_data[0] => p0_data_field[0].DATAA
in_data[1] => p0_data_field[1].DATAA
in_data[2] => p0_data_field[2].DATAA
in_data[3] => p0_data_field[3].DATAA
in_data[4] => p0_data_field[4].DATAA
in_data[5] => p0_data_field[5].DATAA
in_data[6] => p0_data_field[6].DATAA
in_data[7] => p0_data_field[7].DATAA
in_data[8] => p0_data_field[8].DATAA
in_data[9] => p0_data_field[9].DATAA
in_data[10] => p0_data_field[10].DATAA
in_data[11] => p0_data_field[11].DATAA
in_data[12] => p0_data_field[12].DATAA
in_data[13] => p0_data_field[13].DATAA
in_data[14] => p0_data_field[14].DATAA
in_data[15] => p0_data_field[15].DATAA
in_data[16] => p0_byteen_field[0].DATAA
in_data[17] => p0_byteen_field[1].DATAA
in_data[18] => p0_address_field.DATAA
in_data[19] => p0_address_field.DATAA
in_data[20] => p0_address_field.DATAA
in_data[21] => p0_address_field.DATAA
in_data[22] => p0_address_field.DATAA
in_data[23] => p0_address_field.DATAA
in_data[24] => p0_address_field.DATAA
in_data[25] => p0_address_field.DATAA
in_data[26] => p0_address_field.DATAA
in_data[27] => p0_address_field.DATAA
in_data[28] => p0_address_field.DATAA
in_data[29] => p0_address_field.DATAA
in_data[30] => p0_address_field.DATAA
in_data[31] => p0_address_field.DATAA
in_data[32] => p0_address_field.DATAA
in_data[33] => p0_address_field.DATAA
in_data[34] => p0_address_field.DATAA
in_data[35] => p0_address_field.DATAA
in_data[36] => p0_address_field.DATAA
in_data[37] => p0_address_field.DATAA
in_data[38] => p0_address_field.DATAA
in_data[39] => p0_address_field.DATAA
in_data[40] => p0_address_field.DATAA
in_data[41] => p0_address_field.DATAA
in_data[42] => p0_address_field.DATAA
in_data[43] => p0_address_field.DATAA
in_data[44] => p0_address_field.DATAA
in_data[45] => p0_address_field.DATAA
in_data[46] => p0_address_field.DATAA
in_data[47] => p0_address_field.DATAA
in_data[48] => p0_address_field.DATAA
in_data[49] => p0_address_field.DATAA
in_data[50] => p0_cmpr_read.DATAA
in_data[51] => p0_last_field.DATAA
in_data[52] => p0_last_field.DATAA
in_data[53] => p0_last_field.DATAA
in_data[54] => p0_last_field.DATAA
in_data[55] => p0_byte_cnt_field.DATAA
in_data[56] => p0_byte_cnt_field.DATAA
in_data[57] => p0_byte_cnt_field.DATAA
in_data[58] => p0_bwrap_field.DATAA
in_data[58] => p0_last_field.DATAA
in_data[59] => p0_bwrap_field.DATAA
in_data[59] => p0_last_field.DATAA
in_data[60] => p0_bwrap_field.DATAA
in_data[60] => p0_last_field.DATAA
in_data[61] => p0_last_field.DATAA
in_data[62] => p0_last_field.DATAA
in_data[63] => p0_last_field.DATAA
in_data[64] => p0_last_field.DATAA
in_data[65] => p0_last_field.DATAA
in_data[66] => p0_last_field.DATAA
in_data[67] => p0_last_field.DATAA
in_data[68] => p0_last_field.DATAA
in_data[69] => p0_last_field.DATAA
in_data[70] => p0_last_field.DATAA
in_startofpacket => p0_startofpacket.DATAA
in_endofpacket => p0_endofpacket.DATAA
out_ready => always9.IN1
out_ready => p1_ready.IN1


|main|Proyecto:u1|altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor
clk => burst_uncompress_address_offset[0].CLK
clk => burst_uncompress_address_offset[1].CLK
clk => burst_uncompress_address_offset[2].CLK
clk => burst_uncompress_address_offset[3].CLK
clk => burst_uncompress_address_offset[4].CLK
clk => burst_uncompress_address_offset[5].CLK
clk => burst_uncompress_address_offset[6].CLK
clk => burst_uncompress_address_offset[7].CLK
clk => burst_uncompress_address_offset[8].CLK
clk => burst_uncompress_address_offset[9].CLK
clk => burst_uncompress_address_offset[10].CLK
clk => burst_uncompress_address_offset[11].CLK
clk => burst_uncompress_address_offset[12].CLK
clk => burst_uncompress_address_offset[13].CLK
clk => burst_uncompress_address_offset[14].CLK
clk => burst_uncompress_address_offset[15].CLK
clk => burst_uncompress_address_offset[16].CLK
clk => burst_uncompress_address_offset[17].CLK
clk => burst_uncompress_address_offset[18].CLK
clk => burst_uncompress_address_offset[19].CLK
clk => burst_uncompress_address_offset[20].CLK
clk => burst_uncompress_address_offset[21].CLK
clk => burst_uncompress_address_offset[22].CLK
clk => burst_uncompress_address_offset[23].CLK
clk => burst_uncompress_address_offset[24].CLK
clk => burst_uncompress_address_offset[25].CLK
clk => burst_uncompress_address_offset[26].CLK
clk => burst_uncompress_address_offset[27].CLK
clk => burst_uncompress_address_offset[28].CLK
clk => burst_uncompress_address_offset[29].CLK
clk => burst_uncompress_address_offset[30].CLK
clk => burst_uncompress_address_offset[31].CLK
clk => burst_uncompress_address_base[0].CLK
clk => burst_uncompress_address_base[1].CLK
clk => burst_uncompress_address_base[2].CLK
clk => burst_uncompress_address_base[3].CLK
clk => burst_uncompress_address_base[4].CLK
clk => burst_uncompress_address_base[5].CLK
clk => burst_uncompress_address_base[6].CLK
clk => burst_uncompress_address_base[7].CLK
clk => burst_uncompress_address_base[8].CLK
clk => burst_uncompress_address_base[9].CLK
clk => burst_uncompress_address_base[10].CLK
clk => burst_uncompress_address_base[11].CLK
clk => burst_uncompress_address_base[12].CLK
clk => burst_uncompress_address_base[13].CLK
clk => burst_uncompress_address_base[14].CLK
clk => burst_uncompress_address_base[15].CLK
clk => burst_uncompress_address_base[16].CLK
clk => burst_uncompress_address_base[17].CLK
clk => burst_uncompress_address_base[18].CLK
clk => burst_uncompress_address_base[19].CLK
clk => burst_uncompress_address_base[20].CLK
clk => burst_uncompress_address_base[21].CLK
clk => burst_uncompress_address_base[22].CLK
clk => burst_uncompress_address_base[23].CLK
clk => burst_uncompress_address_base[24].CLK
clk => burst_uncompress_address_base[25].CLK
clk => burst_uncompress_address_base[26].CLK
clk => burst_uncompress_address_base[27].CLK
clk => burst_uncompress_address_base[28].CLK
clk => burst_uncompress_address_base[29].CLK
clk => burst_uncompress_address_base[30].CLK
clk => burst_uncompress_address_base[31].CLK
clk => burst_uncompress_byte_counter[0].CLK
clk => burst_uncompress_byte_counter[1].CLK
clk => burst_uncompress_byte_counter[2].CLK
clk => burst_uncompress_busy.CLK
reset => burst_uncompress_address_offset[0].ACLR
reset => burst_uncompress_address_offset[1].ACLR
reset => burst_uncompress_address_offset[2].ACLR
reset => burst_uncompress_address_offset[3].ACLR
reset => burst_uncompress_address_offset[4].ACLR
reset => burst_uncompress_address_offset[5].ACLR
reset => burst_uncompress_address_offset[6].ACLR
reset => burst_uncompress_address_offset[7].ACLR
reset => burst_uncompress_address_offset[8].ACLR
reset => burst_uncompress_address_offset[9].ACLR
reset => burst_uncompress_address_offset[10].ACLR
reset => burst_uncompress_address_offset[11].ACLR
reset => burst_uncompress_address_offset[12].ACLR
reset => burst_uncompress_address_offset[13].ACLR
reset => burst_uncompress_address_offset[14].ACLR
reset => burst_uncompress_address_offset[15].ACLR
reset => burst_uncompress_address_offset[16].ACLR
reset => burst_uncompress_address_offset[17].ACLR
reset => burst_uncompress_address_offset[18].ACLR
reset => burst_uncompress_address_offset[19].ACLR
reset => burst_uncompress_address_offset[20].ACLR
reset => burst_uncompress_address_offset[21].ACLR
reset => burst_uncompress_address_offset[22].ACLR
reset => burst_uncompress_address_offset[23].ACLR
reset => burst_uncompress_address_offset[24].ACLR
reset => burst_uncompress_address_offset[25].ACLR
reset => burst_uncompress_address_offset[26].ACLR
reset => burst_uncompress_address_offset[27].ACLR
reset => burst_uncompress_address_offset[28].ACLR
reset => burst_uncompress_address_offset[29].ACLR
reset => burst_uncompress_address_offset[30].ACLR
reset => burst_uncompress_address_offset[31].ACLR
reset => burst_uncompress_address_base[0].ACLR
reset => burst_uncompress_address_base[1].ACLR
reset => burst_uncompress_address_base[2].ACLR
reset => burst_uncompress_address_base[3].ACLR
reset => burst_uncompress_address_base[4].ACLR
reset => burst_uncompress_address_base[5].ACLR
reset => burst_uncompress_address_base[6].ACLR
reset => burst_uncompress_address_base[7].ACLR
reset => burst_uncompress_address_base[8].ACLR
reset => burst_uncompress_address_base[9].ACLR
reset => burst_uncompress_address_base[10].ACLR
reset => burst_uncompress_address_base[11].ACLR
reset => burst_uncompress_address_base[12].ACLR
reset => burst_uncompress_address_base[13].ACLR
reset => burst_uncompress_address_base[14].ACLR
reset => burst_uncompress_address_base[15].ACLR
reset => burst_uncompress_address_base[16].ACLR
reset => burst_uncompress_address_base[17].ACLR
reset => burst_uncompress_address_base[18].ACLR
reset => burst_uncompress_address_base[19].ACLR
reset => burst_uncompress_address_base[20].ACLR
reset => burst_uncompress_address_base[21].ACLR
reset => burst_uncompress_address_base[22].ACLR
reset => burst_uncompress_address_base[23].ACLR
reset => burst_uncompress_address_base[24].ACLR
reset => burst_uncompress_address_base[25].ACLR
reset => burst_uncompress_address_base[26].ACLR
reset => burst_uncompress_address_base[27].ACLR
reset => burst_uncompress_address_base[28].ACLR
reset => burst_uncompress_address_base[29].ACLR
reset => burst_uncompress_address_base[30].ACLR
reset => burst_uncompress_address_base[31].ACLR
reset => burst_uncompress_byte_counter[0].ACLR
reset => burst_uncompress_byte_counter[1].ACLR
reset => burst_uncompress_byte_counter[2].ACLR
reset => burst_uncompress_busy.ACLR
sink_startofpacket => source_startofpacket.IN1
sink_endofpacket => source_endofpacket.IN1
sink_valid => first_packet_beat.IN1
sink_valid => last_packet_beat.IN1
sink_valid => last_packet_beat.IN1
sink_valid => always0.IN1
sink_valid => sink_ready.IN0
sink_valid => source_valid.DATAIN
sink_addr[0] => burst_uncompress_address_base.IN0
sink_addr[0] => comb.DATAB
sink_addr[0] => source_addr.DATAB
sink_addr[1] => burst_uncompress_address_base.IN0
sink_addr[1] => comb.DATAB
sink_addr[1] => source_addr.DATAB
sink_addr[2] => burst_uncompress_address_base.IN0
sink_addr[2] => comb.DATAB
sink_addr[2] => source_addr.DATAB
sink_addr[3] => burst_uncompress_address_base.IN0
sink_addr[3] => comb.DATAB
sink_addr[3] => source_addr.DATAB
sink_addr[4] => burst_uncompress_address_base.IN0
sink_addr[4] => comb.DATAB
sink_addr[4] => source_addr.DATAB
sink_addr[5] => burst_uncompress_address_base.IN0
sink_addr[5] => comb.DATAB
sink_addr[5] => source_addr.DATAB
sink_addr[6] => burst_uncompress_address_base.IN0
sink_addr[6] => comb.DATAB
sink_addr[6] => source_addr.DATAB
sink_addr[7] => burst_uncompress_address_base.IN0
sink_addr[7] => comb.DATAB
sink_addr[7] => source_addr.DATAB
sink_addr[8] => burst_uncompress_address_base.IN0
sink_addr[8] => comb.DATAB
sink_addr[8] => source_addr.DATAB
sink_addr[9] => burst_uncompress_address_base.IN0
sink_addr[9] => comb.DATAB
sink_addr[9] => source_addr.DATAB
sink_addr[10] => burst_uncompress_address_base.IN0
sink_addr[10] => comb.DATAB
sink_addr[10] => source_addr.DATAB
sink_addr[11] => burst_uncompress_address_base.IN0
sink_addr[11] => comb.DATAB
sink_addr[11] => source_addr.DATAB
sink_addr[12] => burst_uncompress_address_base.IN0
sink_addr[12] => comb.DATAB
sink_addr[12] => source_addr.DATAB
sink_addr[13] => burst_uncompress_address_base.IN0
sink_addr[13] => comb.DATAB
sink_addr[13] => source_addr.DATAB
sink_addr[14] => burst_uncompress_address_base.IN0
sink_addr[14] => comb.DATAB
sink_addr[14] => source_addr.DATAB
sink_addr[15] => burst_uncompress_address_base.IN0
sink_addr[15] => comb.DATAB
sink_addr[15] => source_addr.DATAB
sink_addr[16] => burst_uncompress_address_base.IN0
sink_addr[16] => comb.DATAB
sink_addr[16] => source_addr.DATAB
sink_addr[17] => burst_uncompress_address_base.IN0
sink_addr[17] => comb.DATAB
sink_addr[17] => source_addr.DATAB
sink_addr[18] => burst_uncompress_address_base.IN0
sink_addr[18] => comb.DATAB
sink_addr[18] => source_addr.DATAB
sink_addr[19] => burst_uncompress_address_base.IN0
sink_addr[19] => comb.DATAB
sink_addr[19] => source_addr.DATAB
sink_addr[20] => burst_uncompress_address_base.IN0
sink_addr[20] => comb.DATAB
sink_addr[20] => source_addr.DATAB
sink_addr[21] => burst_uncompress_address_base.IN0
sink_addr[21] => comb.DATAB
sink_addr[21] => source_addr.DATAB
sink_addr[22] => burst_uncompress_address_base.IN0
sink_addr[22] => comb.DATAB
sink_addr[22] => source_addr.DATAB
sink_addr[23] => burst_uncompress_address_base.IN0
sink_addr[23] => comb.DATAB
sink_addr[23] => source_addr.DATAB
sink_addr[24] => burst_uncompress_address_base.IN0
sink_addr[24] => comb.DATAB
sink_addr[24] => source_addr.DATAB
sink_addr[25] => burst_uncompress_address_base.IN0
sink_addr[25] => comb.DATAB
sink_addr[25] => source_addr.DATAB
sink_addr[26] => burst_uncompress_address_base.IN0
sink_addr[26] => comb.DATAB
sink_addr[26] => source_addr.DATAB
sink_addr[27] => burst_uncompress_address_base.IN0
sink_addr[27] => comb.DATAB
sink_addr[27] => source_addr.DATAB
sink_addr[28] => burst_uncompress_address_base.IN0
sink_addr[28] => comb.DATAB
sink_addr[28] => source_addr.DATAB
sink_addr[29] => burst_uncompress_address_base.IN0
sink_addr[29] => comb.DATAB
sink_addr[29] => source_addr.DATAB
sink_addr[30] => burst_uncompress_address_base.IN0
sink_addr[30] => comb.DATAB
sink_addr[30] => source_addr.DATAB
sink_addr[31] => burst_uncompress_address_base.IN0
sink_addr[31] => comb.DATAB
sink_addr[31] => source_addr.DATAB
sink_burstwrap[0] => p1_burst_uncompress_address_offset[0].IN1
sink_burstwrap[0] => source_burstwrap[0].DATAIN
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[1] => p1_burst_uncompress_address_offset[1].IN1
sink_burstwrap[1] => source_burstwrap[1].DATAIN
sink_burstwrap[1] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[2].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[31].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[30].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[29].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[28].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[27].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[26].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[25].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[24].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[23].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[22].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[21].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[20].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[19].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[18].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[17].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[16].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[15].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[14].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[13].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[12].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[11].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[10].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[9].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[8].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[7].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[6].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[5].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[4].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[3].IN1
sink_burstwrap[2] => source_burstwrap[2].DATAIN
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_byte_cnt[0] => source_byte_cnt.DATAB
sink_byte_cnt[0] => Add1.IN6
sink_byte_cnt[0] => Equal1.IN1
sink_byte_cnt[1] => source_byte_cnt.DATAB
sink_byte_cnt[1] => Add1.IN5
sink_byte_cnt[1] => Equal1.IN2
sink_byte_cnt[2] => source_byte_cnt.DATAB
sink_byte_cnt[2] => Add1.IN4
sink_byte_cnt[2] => Equal1.IN0
sink_is_compressed => last_packet_beat.IN1
source_ready => always1.IN1
source_ready => sink_ready.IN1


|main|Proyecto:u1|altera_merlin_width_adapter:width_adapter_002
clk => endofpacket_reg.CLK
clk => use_reg.CLK
clk => count[0].CLK
clk => count[1].CLK
clk => byte_cnt_reg[0].CLK
clk => byte_cnt_reg[1].CLK
clk => byte_cnt_reg[2].CLK
clk => address_reg[0].CLK
clk => address_reg[1].CLK
clk => address_reg[2].CLK
clk => address_reg[3].CLK
clk => address_reg[4].CLK
clk => address_reg[5].CLK
clk => address_reg[6].CLK
clk => address_reg[7].CLK
clk => address_reg[8].CLK
clk => address_reg[9].CLK
clk => address_reg[10].CLK
clk => address_reg[11].CLK
clk => address_reg[12].CLK
clk => address_reg[13].CLK
clk => address_reg[14].CLK
clk => address_reg[15].CLK
clk => address_reg[16].CLK
clk => address_reg[17].CLK
clk => address_reg[18].CLK
clk => address_reg[19].CLK
clk => address_reg[20].CLK
clk => address_reg[21].CLK
clk => address_reg[22].CLK
clk => address_reg[23].CLK
clk => address_reg[24].CLK
clk => address_reg[25].CLK
clk => address_reg[26].CLK
clk => address_reg[27].CLK
clk => address_reg[28].CLK
clk => address_reg[29].CLK
clk => address_reg[30].CLK
clk => address_reg[31].CLK
clk => byteen_reg[0].CLK
clk => byteen_reg[1].CLK
clk => byteen_reg[2].CLK
clk => byteen_reg[3].CLK
clk => data_reg[0].CLK
clk => data_reg[1].CLK
clk => data_reg[2].CLK
clk => data_reg[3].CLK
clk => data_reg[4].CLK
clk => data_reg[5].CLK
clk => data_reg[6].CLK
clk => data_reg[7].CLK
clk => data_reg[8].CLK
clk => data_reg[9].CLK
clk => data_reg[10].CLK
clk => data_reg[11].CLK
clk => data_reg[12].CLK
clk => data_reg[13].CLK
clk => data_reg[14].CLK
clk => data_reg[15].CLK
clk => data_reg[16].CLK
clk => data_reg[17].CLK
clk => data_reg[18].CLK
clk => data_reg[19].CLK
clk => data_reg[20].CLK
clk => data_reg[21].CLK
clk => data_reg[22].CLK
clk => data_reg[23].CLK
reset => endofpacket_reg.ACLR
reset => use_reg.ACLR
reset => count[0].ACLR
reset => count[1].ACLR
reset => byte_cnt_reg[0].ACLR
reset => byte_cnt_reg[1].ACLR
reset => byte_cnt_reg[2].ACLR
reset => address_reg[0].ACLR
reset => address_reg[1].ACLR
reset => address_reg[2].ACLR
reset => address_reg[3].ACLR
reset => address_reg[4].ACLR
reset => address_reg[5].ACLR
reset => address_reg[6].ACLR
reset => address_reg[7].ACLR
reset => address_reg[8].ACLR
reset => address_reg[9].ACLR
reset => address_reg[10].ACLR
reset => address_reg[11].ACLR
reset => address_reg[12].ACLR
reset => address_reg[13].ACLR
reset => address_reg[14].ACLR
reset => address_reg[15].ACLR
reset => address_reg[16].ACLR
reset => address_reg[17].ACLR
reset => address_reg[18].ACLR
reset => address_reg[19].ACLR
reset => address_reg[20].ACLR
reset => address_reg[21].ACLR
reset => address_reg[22].ACLR
reset => address_reg[23].ACLR
reset => address_reg[24].ACLR
reset => address_reg[25].ACLR
reset => address_reg[26].ACLR
reset => address_reg[27].ACLR
reset => address_reg[28].ACLR
reset => address_reg[29].ACLR
reset => address_reg[30].ACLR
reset => address_reg[31].ACLR
reset => byteen_reg[0].ACLR
reset => byteen_reg[1].ACLR
reset => byteen_reg[2].ACLR
reset => byteen_reg[3].ACLR
reset => data_reg[0].ACLR
reset => data_reg[1].ACLR
reset => data_reg[2].ACLR
reset => data_reg[3].ACLR
reset => data_reg[4].ACLR
reset => data_reg[5].ACLR
reset => data_reg[6].ACLR
reset => data_reg[7].ACLR
reset => data_reg[8].ACLR
reset => data_reg[9].ACLR
reset => data_reg[10].ACLR
reset => data_reg[11].ACLR
reset => data_reg[12].ACLR
reset => data_reg[13].ACLR
reset => data_reg[14].ACLR
reset => data_reg[15].ACLR
reset => data_reg[16].ACLR
reset => data_reg[17].ACLR
reset => data_reg[18].ACLR
reset => data_reg[19].ACLR
reset => data_reg[20].ACLR
reset => data_reg[21].ACLR
reset => data_reg[22].ACLR
reset => data_reg[23].ACLR
in_valid => always4.IN0
in_valid => out_valid.DATAIN
in_channel[0] => out_channel[0].DATAIN
in_channel[1] => out_channel[1].DATAIN
in_channel[2] => out_channel[2].DATAIN
in_channel[3] => out_channel[3].DATAIN
in_channel[4] => out_channel[4].DATAIN
in_channel[5] => out_channel[5].DATAIN
in_channel[6] => out_channel[6].DATAIN
in_channel[7] => out_channel[7].DATAIN
in_channel[8] => out_channel[8].DATAIN
in_channel[9] => out_channel[9].DATAIN
in_channel[10] => out_channel[10].DATAIN
in_channel[11] => out_channel[11].DATAIN
in_channel[12] => out_channel[12].DATAIN
in_data[0] => out_data_field.DATAA
in_data[1] => out_data_field.DATAA
in_data[2] => out_data_field.DATAA
in_data[3] => out_data_field.DATAA
in_data[4] => out_data_field.DATAA
in_data[5] => out_data_field.DATAA
in_data[6] => out_data_field.DATAA
in_data[7] => out_data_field.DATAA
in_data[8] => data_reg.DATAB
in_data[9] => data_reg.DATAB
in_data[10] => data_reg.DATAB
in_data[11] => data_reg.DATAB
in_data[12] => data_reg.DATAB
in_data[13] => data_reg.DATAB
in_data[14] => data_reg.DATAB
in_data[15] => data_reg.DATAB
in_data[16] => data_reg.DATAB
in_data[17] => data_reg.DATAB
in_data[18] => data_reg.DATAB
in_data[19] => data_reg.DATAB
in_data[20] => data_reg.DATAB
in_data[21] => data_reg.DATAB
in_data[22] => data_reg.DATAB
in_data[23] => data_reg.DATAB
in_data[24] => data_reg.DATAB
in_data[25] => data_reg.DATAB
in_data[26] => data_reg.DATAB
in_data[27] => data_reg.DATAB
in_data[28] => data_reg.DATAB
in_data[29] => data_reg.DATAB
in_data[30] => data_reg.DATAB
in_data[31] => data_reg.DATAB
in_data[32] => out_byteen_field.DATAA
in_data[33] => byteen_reg.DATAB
in_data[34] => byteen_reg.DATAB
in_data[35] => byteen_reg.DATAB
in_data[36] => out_address_field.DATAA
in_data[37] => out_address_field.DATAA
in_data[38] => address_reg.DATAB
in_data[38] => address_reg.DATAB
in_data[38] => out_address_field.DATAA
in_data[39] => address_reg.DATAB
in_data[39] => address_reg.DATAB
in_data[39] => out_address_field.DATAA
in_data[40] => address_reg.DATAB
in_data[40] => address_reg.DATAB
in_data[40] => out_address_field.DATAA
in_data[41] => address_reg.DATAB
in_data[41] => address_reg.DATAB
in_data[41] => out_address_field.DATAA
in_data[42] => address_reg.DATAB
in_data[42] => address_reg.DATAB
in_data[42] => out_address_field.DATAA
in_data[43] => address_reg.DATAB
in_data[43] => address_reg.DATAB
in_data[43] => out_address_field.DATAA
in_data[44] => address_reg.DATAB
in_data[44] => address_reg.DATAB
in_data[44] => out_address_field.DATAA
in_data[45] => address_reg.DATAB
in_data[45] => address_reg.DATAB
in_data[45] => out_address_field.DATAA
in_data[46] => address_reg.DATAB
in_data[46] => address_reg.DATAB
in_data[46] => out_address_field.DATAA
in_data[47] => address_reg.DATAB
in_data[47] => address_reg.DATAB
in_data[47] => out_address_field.DATAA
in_data[48] => address_reg.DATAB
in_data[48] => address_reg.DATAB
in_data[48] => out_address_field.DATAA
in_data[49] => address_reg.DATAB
in_data[49] => address_reg.DATAB
in_data[49] => out_address_field.DATAA
in_data[50] => address_reg.DATAB
in_data[50] => address_reg.DATAB
in_data[50] => out_address_field.DATAA
in_data[51] => address_reg.DATAB
in_data[51] => address_reg.DATAB
in_data[51] => out_address_field.DATAA
in_data[52] => address_reg.DATAB
in_data[52] => address_reg.DATAB
in_data[52] => out_address_field.DATAA
in_data[53] => address_reg.DATAB
in_data[53] => address_reg.DATAB
in_data[53] => out_address_field.DATAA
in_data[54] => address_reg.DATAB
in_data[54] => address_reg.DATAB
in_data[54] => out_address_field.DATAA
in_data[55] => address_reg.DATAB
in_data[55] => address_reg.DATAB
in_data[55] => out_address_field.DATAA
in_data[56] => address_reg.DATAB
in_data[56] => address_reg.DATAB
in_data[56] => out_address_field.DATAA
in_data[57] => address_reg.DATAB
in_data[57] => address_reg.DATAB
in_data[57] => out_address_field.DATAA
in_data[58] => address_reg.DATAB
in_data[58] => address_reg.DATAB
in_data[58] => out_address_field.DATAA
in_data[59] => address_reg.DATAB
in_data[59] => address_reg.DATAB
in_data[59] => out_address_field.DATAA
in_data[60] => address_reg.DATAB
in_data[60] => address_reg.DATAB
in_data[60] => out_address_field.DATAA
in_data[61] => address_reg.DATAB
in_data[61] => address_reg.DATAB
in_data[61] => out_address_field.DATAA
in_data[62] => address_reg.DATAB
in_data[62] => address_reg.DATAB
in_data[62] => out_address_field.DATAA
in_data[63] => address_reg.DATAB
in_data[63] => address_reg.DATAB
in_data[63] => out_address_field.DATAA
in_data[64] => address_reg.DATAB
in_data[64] => address_reg.DATAB
in_data[64] => out_address_field.DATAA
in_data[65] => address_reg.DATAB
in_data[65] => address_reg.DATAB
in_data[65] => out_address_field.DATAA
in_data[66] => address_reg.DATAB
in_data[66] => address_reg.DATAB
in_data[66] => out_address_field.DATAA
in_data[67] => address_reg.DATAB
in_data[67] => address_reg.DATAB
in_data[67] => out_address_field.DATAA
in_data[68] => always5.IN1
in_data[68] => out_endofpacket.DATAA
in_data[68] => out_endofpacket.DATAA
in_data[68] => out_data[41].DATAIN
in_data[68] => always4.IN1
in_data[69] => out_data[42].DATAIN
in_data[70] => out_data[43].DATAIN
in_data[71] => out_data[44].DATAIN
in_data[72] => out_data[45].DATAIN
in_data[73] => Add0.IN6
in_data[73] => out_byte_cnt_field.DATAA
in_data[74] => Add0.IN5
in_data[74] => out_byte_cnt_field.DATAA
in_data[75] => Add0.IN4
in_data[75] => out_byte_cnt_field.DATAA
in_data[76] => out_data[49].DATAIN
in_data[77] => out_data[50].DATAIN
in_data[78] => out_data[51].DATAIN
in_data[79] => out_data[52].DATAIN
in_data[80] => out_data[53].DATAIN
in_data[81] => out_data[54].DATAIN
in_data[82] => out_data[55].DATAIN
in_data[83] => out_data[56].DATAIN
in_data[84] => out_data[57].DATAIN
in_data[85] => out_data[58].DATAIN
in_data[86] => out_data[59].DATAIN
in_data[87] => out_data[60].DATAIN
in_data[88] => out_data[61].DATAIN
in_startofpacket => out_startofpacket.DATAA
in_endofpacket => endofpacket_reg.DATAIN
out_ready => always4.IN1
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => byteen_reg.OUTPUTSELECT
out_ready => byteen_reg.OUTPUTSELECT
out_ready => byteen_reg.OUTPUTSELECT
out_ready => byteen_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => byte_cnt_reg.OUTPUTSELECT
out_ready => byte_cnt_reg.OUTPUTSELECT
out_ready => byte_cnt_reg.OUTPUTSELECT
out_ready => count.OUTPUTSELECT
out_ready => count.OUTPUTSELECT
out_ready => use_reg.OUTPUTSELECT
out_ready => in_ready.DATAB


|main|Proyecto:u1|altera_merlin_width_adapter:width_adapter_003
clk => clk.IN1
reset => reset.IN1
in_valid => always6.IN1
in_valid => p0_valid.IN1
in_channel[0] => p0_channel.DATAA
in_channel[1] => p0_channel.DATAA
in_channel[2] => p0_channel.DATAA
in_channel[3] => p0_channel.DATAA
in_channel[4] => p0_channel.DATAA
in_channel[5] => p0_channel.DATAA
in_channel[6] => p0_channel.DATAA
in_channel[7] => p0_channel.DATAA
in_channel[8] => p0_channel.DATAA
in_channel[9] => p0_channel.DATAA
in_channel[10] => p0_channel.DATAA
in_channel[11] => p0_channel.DATAA
in_channel[12] => p0_channel.DATAA
in_data[0] => p0_data_field[0].DATAA
in_data[1] => p0_data_field[1].DATAA
in_data[2] => p0_data_field[2].DATAA
in_data[3] => p0_data_field[3].DATAA
in_data[4] => p0_data_field[4].DATAA
in_data[5] => p0_data_field[5].DATAA
in_data[6] => p0_data_field[6].DATAA
in_data[7] => p0_data_field[7].DATAA
in_data[8] => p0_byteen_field[0].DATAA
in_data[9] => p0_address_field.DATAA
in_data[10] => p0_address_field.DATAA
in_data[11] => p0_address_field.DATAA
in_data[12] => p0_address_field.DATAA
in_data[13] => p0_address_field.DATAA
in_data[14] => p0_address_field.DATAA
in_data[15] => p0_address_field.DATAA
in_data[16] => p0_address_field.DATAA
in_data[17] => p0_address_field.DATAA
in_data[18] => p0_address_field.DATAA
in_data[19] => p0_address_field.DATAA
in_data[20] => p0_address_field.DATAA
in_data[21] => p0_address_field.DATAA
in_data[22] => p0_address_field.DATAA
in_data[23] => p0_address_field.DATAA
in_data[24] => p0_address_field.DATAA
in_data[25] => p0_address_field.DATAA
in_data[26] => p0_address_field.DATAA
in_data[27] => p0_address_field.DATAA
in_data[28] => p0_address_field.DATAA
in_data[29] => p0_address_field.DATAA
in_data[30] => p0_address_field.DATAA
in_data[31] => p0_address_field.DATAA
in_data[32] => p0_address_field.DATAA
in_data[33] => p0_address_field.DATAA
in_data[34] => p0_address_field.DATAA
in_data[35] => p0_address_field.DATAA
in_data[36] => p0_address_field.DATAA
in_data[37] => p0_address_field.DATAA
in_data[38] => p0_address_field.DATAA
in_data[39] => p0_address_field.DATAA
in_data[40] => p0_address_field.DATAA
in_data[41] => p0_cmpr_read.DATAA
in_data[42] => p0_last_field.DATAA
in_data[43] => p0_last_field.DATAA
in_data[44] => p0_last_field.DATAA
in_data[45] => p0_last_field.DATAA
in_data[46] => p0_byte_cnt_field.DATAA
in_data[47] => p0_byte_cnt_field.DATAA
in_data[48] => p0_byte_cnt_field.DATAA
in_data[49] => p0_bwrap_field.DATAA
in_data[49] => p0_last_field.DATAA
in_data[50] => p0_bwrap_field.DATAA
in_data[50] => p0_last_field.DATAA
in_data[51] => p0_bwrap_field.DATAA
in_data[51] => p0_last_field.DATAA
in_data[52] => p0_last_field.DATAA
in_data[53] => p0_last_field.DATAA
in_data[54] => p0_last_field.DATAA
in_data[55] => p0_last_field.DATAA
in_data[56] => p0_last_field.DATAA
in_data[57] => p0_last_field.DATAA
in_data[58] => p0_last_field.DATAA
in_data[59] => p0_last_field.DATAA
in_data[60] => p0_last_field.DATAA
in_data[61] => p0_last_field.DATAA
in_startofpacket => p0_startofpacket.DATAA
in_endofpacket => p0_endofpacket.DATAA
out_ready => always9.IN1
out_ready => p1_ready.IN1


|main|Proyecto:u1|altera_merlin_width_adapter:width_adapter_003|altera_merlin_burst_uncompressor:uncompressor
clk => burst_uncompress_address_offset[0].CLK
clk => burst_uncompress_address_offset[1].CLK
clk => burst_uncompress_address_offset[2].CLK
clk => burst_uncompress_address_offset[3].CLK
clk => burst_uncompress_address_offset[4].CLK
clk => burst_uncompress_address_offset[5].CLK
clk => burst_uncompress_address_offset[6].CLK
clk => burst_uncompress_address_offset[7].CLK
clk => burst_uncompress_address_offset[8].CLK
clk => burst_uncompress_address_offset[9].CLK
clk => burst_uncompress_address_offset[10].CLK
clk => burst_uncompress_address_offset[11].CLK
clk => burst_uncompress_address_offset[12].CLK
clk => burst_uncompress_address_offset[13].CLK
clk => burst_uncompress_address_offset[14].CLK
clk => burst_uncompress_address_offset[15].CLK
clk => burst_uncompress_address_offset[16].CLK
clk => burst_uncompress_address_offset[17].CLK
clk => burst_uncompress_address_offset[18].CLK
clk => burst_uncompress_address_offset[19].CLK
clk => burst_uncompress_address_offset[20].CLK
clk => burst_uncompress_address_offset[21].CLK
clk => burst_uncompress_address_offset[22].CLK
clk => burst_uncompress_address_offset[23].CLK
clk => burst_uncompress_address_offset[24].CLK
clk => burst_uncompress_address_offset[25].CLK
clk => burst_uncompress_address_offset[26].CLK
clk => burst_uncompress_address_offset[27].CLK
clk => burst_uncompress_address_offset[28].CLK
clk => burst_uncompress_address_offset[29].CLK
clk => burst_uncompress_address_offset[30].CLK
clk => burst_uncompress_address_offset[31].CLK
clk => burst_uncompress_address_base[0].CLK
clk => burst_uncompress_address_base[1].CLK
clk => burst_uncompress_address_base[2].CLK
clk => burst_uncompress_address_base[3].CLK
clk => burst_uncompress_address_base[4].CLK
clk => burst_uncompress_address_base[5].CLK
clk => burst_uncompress_address_base[6].CLK
clk => burst_uncompress_address_base[7].CLK
clk => burst_uncompress_address_base[8].CLK
clk => burst_uncompress_address_base[9].CLK
clk => burst_uncompress_address_base[10].CLK
clk => burst_uncompress_address_base[11].CLK
clk => burst_uncompress_address_base[12].CLK
clk => burst_uncompress_address_base[13].CLK
clk => burst_uncompress_address_base[14].CLK
clk => burst_uncompress_address_base[15].CLK
clk => burst_uncompress_address_base[16].CLK
clk => burst_uncompress_address_base[17].CLK
clk => burst_uncompress_address_base[18].CLK
clk => burst_uncompress_address_base[19].CLK
clk => burst_uncompress_address_base[20].CLK
clk => burst_uncompress_address_base[21].CLK
clk => burst_uncompress_address_base[22].CLK
clk => burst_uncompress_address_base[23].CLK
clk => burst_uncompress_address_base[24].CLK
clk => burst_uncompress_address_base[25].CLK
clk => burst_uncompress_address_base[26].CLK
clk => burst_uncompress_address_base[27].CLK
clk => burst_uncompress_address_base[28].CLK
clk => burst_uncompress_address_base[29].CLK
clk => burst_uncompress_address_base[30].CLK
clk => burst_uncompress_address_base[31].CLK
clk => burst_uncompress_byte_counter[0].CLK
clk => burst_uncompress_byte_counter[1].CLK
clk => burst_uncompress_byte_counter[2].CLK
clk => burst_uncompress_busy.CLK
reset => burst_uncompress_address_offset[0].ACLR
reset => burst_uncompress_address_offset[1].ACLR
reset => burst_uncompress_address_offset[2].ACLR
reset => burst_uncompress_address_offset[3].ACLR
reset => burst_uncompress_address_offset[4].ACLR
reset => burst_uncompress_address_offset[5].ACLR
reset => burst_uncompress_address_offset[6].ACLR
reset => burst_uncompress_address_offset[7].ACLR
reset => burst_uncompress_address_offset[8].ACLR
reset => burst_uncompress_address_offset[9].ACLR
reset => burst_uncompress_address_offset[10].ACLR
reset => burst_uncompress_address_offset[11].ACLR
reset => burst_uncompress_address_offset[12].ACLR
reset => burst_uncompress_address_offset[13].ACLR
reset => burst_uncompress_address_offset[14].ACLR
reset => burst_uncompress_address_offset[15].ACLR
reset => burst_uncompress_address_offset[16].ACLR
reset => burst_uncompress_address_offset[17].ACLR
reset => burst_uncompress_address_offset[18].ACLR
reset => burst_uncompress_address_offset[19].ACLR
reset => burst_uncompress_address_offset[20].ACLR
reset => burst_uncompress_address_offset[21].ACLR
reset => burst_uncompress_address_offset[22].ACLR
reset => burst_uncompress_address_offset[23].ACLR
reset => burst_uncompress_address_offset[24].ACLR
reset => burst_uncompress_address_offset[25].ACLR
reset => burst_uncompress_address_offset[26].ACLR
reset => burst_uncompress_address_offset[27].ACLR
reset => burst_uncompress_address_offset[28].ACLR
reset => burst_uncompress_address_offset[29].ACLR
reset => burst_uncompress_address_offset[30].ACLR
reset => burst_uncompress_address_offset[31].ACLR
reset => burst_uncompress_address_base[0].ACLR
reset => burst_uncompress_address_base[1].ACLR
reset => burst_uncompress_address_base[2].ACLR
reset => burst_uncompress_address_base[3].ACLR
reset => burst_uncompress_address_base[4].ACLR
reset => burst_uncompress_address_base[5].ACLR
reset => burst_uncompress_address_base[6].ACLR
reset => burst_uncompress_address_base[7].ACLR
reset => burst_uncompress_address_base[8].ACLR
reset => burst_uncompress_address_base[9].ACLR
reset => burst_uncompress_address_base[10].ACLR
reset => burst_uncompress_address_base[11].ACLR
reset => burst_uncompress_address_base[12].ACLR
reset => burst_uncompress_address_base[13].ACLR
reset => burst_uncompress_address_base[14].ACLR
reset => burst_uncompress_address_base[15].ACLR
reset => burst_uncompress_address_base[16].ACLR
reset => burst_uncompress_address_base[17].ACLR
reset => burst_uncompress_address_base[18].ACLR
reset => burst_uncompress_address_base[19].ACLR
reset => burst_uncompress_address_base[20].ACLR
reset => burst_uncompress_address_base[21].ACLR
reset => burst_uncompress_address_base[22].ACLR
reset => burst_uncompress_address_base[23].ACLR
reset => burst_uncompress_address_base[24].ACLR
reset => burst_uncompress_address_base[25].ACLR
reset => burst_uncompress_address_base[26].ACLR
reset => burst_uncompress_address_base[27].ACLR
reset => burst_uncompress_address_base[28].ACLR
reset => burst_uncompress_address_base[29].ACLR
reset => burst_uncompress_address_base[30].ACLR
reset => burst_uncompress_address_base[31].ACLR
reset => burst_uncompress_byte_counter[0].ACLR
reset => burst_uncompress_byte_counter[1].ACLR
reset => burst_uncompress_byte_counter[2].ACLR
reset => burst_uncompress_busy.ACLR
sink_startofpacket => source_startofpacket.IN1
sink_endofpacket => source_endofpacket.IN1
sink_valid => first_packet_beat.IN1
sink_valid => last_packet_beat.IN1
sink_valid => last_packet_beat.IN1
sink_valid => always0.IN1
sink_valid => sink_ready.IN0
sink_valid => source_valid.DATAIN
sink_addr[0] => burst_uncompress_address_base.IN0
sink_addr[0] => comb.DATAB
sink_addr[0] => source_addr.DATAB
sink_addr[1] => burst_uncompress_address_base.IN0
sink_addr[1] => comb.DATAB
sink_addr[1] => source_addr.DATAB
sink_addr[2] => burst_uncompress_address_base.IN0
sink_addr[2] => comb.DATAB
sink_addr[2] => source_addr.DATAB
sink_addr[3] => burst_uncompress_address_base.IN0
sink_addr[3] => comb.DATAB
sink_addr[3] => source_addr.DATAB
sink_addr[4] => burst_uncompress_address_base.IN0
sink_addr[4] => comb.DATAB
sink_addr[4] => source_addr.DATAB
sink_addr[5] => burst_uncompress_address_base.IN0
sink_addr[5] => comb.DATAB
sink_addr[5] => source_addr.DATAB
sink_addr[6] => burst_uncompress_address_base.IN0
sink_addr[6] => comb.DATAB
sink_addr[6] => source_addr.DATAB
sink_addr[7] => burst_uncompress_address_base.IN0
sink_addr[7] => comb.DATAB
sink_addr[7] => source_addr.DATAB
sink_addr[8] => burst_uncompress_address_base.IN0
sink_addr[8] => comb.DATAB
sink_addr[8] => source_addr.DATAB
sink_addr[9] => burst_uncompress_address_base.IN0
sink_addr[9] => comb.DATAB
sink_addr[9] => source_addr.DATAB
sink_addr[10] => burst_uncompress_address_base.IN0
sink_addr[10] => comb.DATAB
sink_addr[10] => source_addr.DATAB
sink_addr[11] => burst_uncompress_address_base.IN0
sink_addr[11] => comb.DATAB
sink_addr[11] => source_addr.DATAB
sink_addr[12] => burst_uncompress_address_base.IN0
sink_addr[12] => comb.DATAB
sink_addr[12] => source_addr.DATAB
sink_addr[13] => burst_uncompress_address_base.IN0
sink_addr[13] => comb.DATAB
sink_addr[13] => source_addr.DATAB
sink_addr[14] => burst_uncompress_address_base.IN0
sink_addr[14] => comb.DATAB
sink_addr[14] => source_addr.DATAB
sink_addr[15] => burst_uncompress_address_base.IN0
sink_addr[15] => comb.DATAB
sink_addr[15] => source_addr.DATAB
sink_addr[16] => burst_uncompress_address_base.IN0
sink_addr[16] => comb.DATAB
sink_addr[16] => source_addr.DATAB
sink_addr[17] => burst_uncompress_address_base.IN0
sink_addr[17] => comb.DATAB
sink_addr[17] => source_addr.DATAB
sink_addr[18] => burst_uncompress_address_base.IN0
sink_addr[18] => comb.DATAB
sink_addr[18] => source_addr.DATAB
sink_addr[19] => burst_uncompress_address_base.IN0
sink_addr[19] => comb.DATAB
sink_addr[19] => source_addr.DATAB
sink_addr[20] => burst_uncompress_address_base.IN0
sink_addr[20] => comb.DATAB
sink_addr[20] => source_addr.DATAB
sink_addr[21] => burst_uncompress_address_base.IN0
sink_addr[21] => comb.DATAB
sink_addr[21] => source_addr.DATAB
sink_addr[22] => burst_uncompress_address_base.IN0
sink_addr[22] => comb.DATAB
sink_addr[22] => source_addr.DATAB
sink_addr[23] => burst_uncompress_address_base.IN0
sink_addr[23] => comb.DATAB
sink_addr[23] => source_addr.DATAB
sink_addr[24] => burst_uncompress_address_base.IN0
sink_addr[24] => comb.DATAB
sink_addr[24] => source_addr.DATAB
sink_addr[25] => burst_uncompress_address_base.IN0
sink_addr[25] => comb.DATAB
sink_addr[25] => source_addr.DATAB
sink_addr[26] => burst_uncompress_address_base.IN0
sink_addr[26] => comb.DATAB
sink_addr[26] => source_addr.DATAB
sink_addr[27] => burst_uncompress_address_base.IN0
sink_addr[27] => comb.DATAB
sink_addr[27] => source_addr.DATAB
sink_addr[28] => burst_uncompress_address_base.IN0
sink_addr[28] => comb.DATAB
sink_addr[28] => source_addr.DATAB
sink_addr[29] => burst_uncompress_address_base.IN0
sink_addr[29] => comb.DATAB
sink_addr[29] => source_addr.DATAB
sink_addr[30] => burst_uncompress_address_base.IN0
sink_addr[30] => comb.DATAB
sink_addr[30] => source_addr.DATAB
sink_addr[31] => burst_uncompress_address_base.IN0
sink_addr[31] => comb.DATAB
sink_addr[31] => source_addr.DATAB
sink_burstwrap[0] => p1_burst_uncompress_address_offset[0].IN1
sink_burstwrap[0] => source_burstwrap[0].DATAIN
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[1] => p1_burst_uncompress_address_offset[1].IN1
sink_burstwrap[1] => source_burstwrap[1].DATAIN
sink_burstwrap[1] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[2].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[31].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[30].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[29].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[28].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[27].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[26].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[25].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[24].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[23].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[22].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[21].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[20].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[19].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[18].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[17].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[16].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[15].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[14].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[13].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[12].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[11].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[10].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[9].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[8].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[7].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[6].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[5].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[4].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[3].IN1
sink_burstwrap[2] => source_burstwrap[2].DATAIN
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_byte_cnt[0] => source_byte_cnt.DATAB
sink_byte_cnt[0] => Add1.IN6
sink_byte_cnt[0] => Equal1.IN2
sink_byte_cnt[1] => source_byte_cnt.DATAB
sink_byte_cnt[1] => Add1.IN5
sink_byte_cnt[1] => Equal1.IN1
sink_byte_cnt[2] => source_byte_cnt.DATAB
sink_byte_cnt[2] => Add1.IN4
sink_byte_cnt[2] => Equal1.IN0
sink_is_compressed => last_packet_beat.IN1
source_ready => always1.IN1
source_ready => sink_ready.IN1


|main|Proyecto:u1|altera_merlin_width_adapter:width_adapter_004
clk => endofpacket_reg.CLK
clk => use_reg.CLK
clk => count[0].CLK
clk => byte_cnt_reg[0].CLK
clk => byte_cnt_reg[1].CLK
clk => byte_cnt_reg[2].CLK
clk => byte_cnt_reg[3].CLK
clk => byte_cnt_reg[4].CLK
clk => byte_cnt_reg[5].CLK
clk => address_reg[0].CLK
clk => address_reg[1].CLK
clk => address_reg[2].CLK
clk => address_reg[3].CLK
clk => address_reg[4].CLK
clk => address_reg[5].CLK
clk => address_reg[6].CLK
clk => address_reg[7].CLK
clk => address_reg[8].CLK
clk => address_reg[9].CLK
clk => address_reg[10].CLK
clk => address_reg[11].CLK
clk => address_reg[12].CLK
clk => address_reg[13].CLK
clk => address_reg[14].CLK
clk => address_reg[15].CLK
clk => address_reg[16].CLK
clk => address_reg[17].CLK
clk => address_reg[18].CLK
clk => address_reg[19].CLK
clk => address_reg[20].CLK
clk => address_reg[21].CLK
clk => address_reg[22].CLK
clk => address_reg[23].CLK
clk => address_reg[24].CLK
clk => address_reg[25].CLK
clk => address_reg[26].CLK
clk => address_reg[27].CLK
clk => address_reg[28].CLK
clk => address_reg[29].CLK
clk => address_reg[30].CLK
clk => address_reg[31].CLK
clk => byteen_reg[0].CLK
clk => byteen_reg[1].CLK
clk => byteen_reg[2].CLK
clk => byteen_reg[3].CLK
clk => data_reg[0].CLK
clk => data_reg[1].CLK
clk => data_reg[2].CLK
clk => data_reg[3].CLK
clk => data_reg[4].CLK
clk => data_reg[5].CLK
clk => data_reg[6].CLK
clk => data_reg[7].CLK
clk => data_reg[8].CLK
clk => data_reg[9].CLK
clk => data_reg[10].CLK
clk => data_reg[11].CLK
clk => data_reg[12].CLK
clk => data_reg[13].CLK
clk => data_reg[14].CLK
clk => data_reg[15].CLK
reset => endofpacket_reg.ACLR
reset => use_reg.ACLR
reset => count[0].ACLR
reset => byte_cnt_reg[0].ACLR
reset => byte_cnt_reg[1].ACLR
reset => byte_cnt_reg[2].ACLR
reset => byte_cnt_reg[3].ACLR
reset => byte_cnt_reg[4].ACLR
reset => byte_cnt_reg[5].ACLR
reset => address_reg[0].ACLR
reset => address_reg[1].ACLR
reset => address_reg[2].ACLR
reset => address_reg[3].ACLR
reset => address_reg[4].ACLR
reset => address_reg[5].ACLR
reset => address_reg[6].ACLR
reset => address_reg[7].ACLR
reset => address_reg[8].ACLR
reset => address_reg[9].ACLR
reset => address_reg[10].ACLR
reset => address_reg[11].ACLR
reset => address_reg[12].ACLR
reset => address_reg[13].ACLR
reset => address_reg[14].ACLR
reset => address_reg[15].ACLR
reset => address_reg[16].ACLR
reset => address_reg[17].ACLR
reset => address_reg[18].ACLR
reset => address_reg[19].ACLR
reset => address_reg[20].ACLR
reset => address_reg[21].ACLR
reset => address_reg[22].ACLR
reset => address_reg[23].ACLR
reset => address_reg[24].ACLR
reset => address_reg[25].ACLR
reset => address_reg[26].ACLR
reset => address_reg[27].ACLR
reset => address_reg[28].ACLR
reset => address_reg[29].ACLR
reset => address_reg[30].ACLR
reset => address_reg[31].ACLR
reset => byteen_reg[0].ACLR
reset => byteen_reg[1].ACLR
reset => byteen_reg[2].ACLR
reset => byteen_reg[3].ACLR
reset => data_reg[0].ACLR
reset => data_reg[1].ACLR
reset => data_reg[2].ACLR
reset => data_reg[3].ACLR
reset => data_reg[4].ACLR
reset => data_reg[5].ACLR
reset => data_reg[6].ACLR
reset => data_reg[7].ACLR
reset => data_reg[8].ACLR
reset => data_reg[9].ACLR
reset => data_reg[10].ACLR
reset => data_reg[11].ACLR
reset => data_reg[12].ACLR
reset => data_reg[13].ACLR
reset => data_reg[14].ACLR
reset => data_reg[15].ACLR
in_valid => always4.IN0
in_valid => out_valid.DATAIN
in_channel[0] => out_channel[0].DATAIN
in_channel[1] => out_channel[1].DATAIN
in_data[0] => out_data_field.DATAA
in_data[1] => out_data_field.DATAA
in_data[2] => out_data_field.DATAA
in_data[3] => out_data_field.DATAA
in_data[4] => out_data_field.DATAA
in_data[5] => out_data_field.DATAA
in_data[6] => out_data_field.DATAA
in_data[7] => out_data_field.DATAA
in_data[8] => out_data_field.DATAA
in_data[9] => out_data_field.DATAA
in_data[10] => out_data_field.DATAA
in_data[11] => out_data_field.DATAA
in_data[12] => out_data_field.DATAA
in_data[13] => out_data_field.DATAA
in_data[14] => out_data_field.DATAA
in_data[15] => out_data_field.DATAA
in_data[16] => data_reg.DATAB
in_data[17] => data_reg.DATAB
in_data[18] => data_reg.DATAB
in_data[19] => data_reg.DATAB
in_data[20] => data_reg.DATAB
in_data[21] => data_reg.DATAB
in_data[22] => data_reg.DATAB
in_data[23] => data_reg.DATAB
in_data[24] => data_reg.DATAB
in_data[25] => data_reg.DATAB
in_data[26] => data_reg.DATAB
in_data[27] => data_reg.DATAB
in_data[28] => data_reg.DATAB
in_data[29] => data_reg.DATAB
in_data[30] => data_reg.DATAB
in_data[31] => data_reg.DATAB
in_data[32] => out_byteen_field.DATAA
in_data[33] => out_byteen_field.DATAA
in_data[34] => byteen_reg.DATAB
in_data[35] => byteen_reg.DATAB
in_data[36] => out_address_field.DATAA
in_data[37] => out_address_field.DATAA
in_data[38] => address_reg.DATAB
in_data[38] => address_reg.DATAB
in_data[38] => out_address_field.DATAA
in_data[39] => address_reg.DATAB
in_data[39] => address_reg.DATAB
in_data[39] => out_address_field.DATAA
in_data[40] => address_reg.DATAB
in_data[40] => address_reg.DATAB
in_data[40] => out_address_field.DATAA
in_data[41] => address_reg.DATAB
in_data[41] => address_reg.DATAB
in_data[41] => out_address_field.DATAA
in_data[42] => address_reg.DATAB
in_data[42] => address_reg.DATAB
in_data[42] => out_address_field.DATAA
in_data[43] => address_reg.DATAB
in_data[43] => address_reg.DATAB
in_data[43] => out_address_field.DATAA
in_data[44] => address_reg.DATAB
in_data[44] => address_reg.DATAB
in_data[44] => out_address_field.DATAA
in_data[45] => address_reg.DATAB
in_data[45] => address_reg.DATAB
in_data[45] => out_address_field.DATAA
in_data[46] => address_reg.DATAB
in_data[46] => address_reg.DATAB
in_data[46] => out_address_field.DATAA
in_data[47] => address_reg.DATAB
in_data[47] => address_reg.DATAB
in_data[47] => out_address_field.DATAA
in_data[48] => address_reg.DATAB
in_data[48] => address_reg.DATAB
in_data[48] => out_address_field.DATAA
in_data[49] => address_reg.DATAB
in_data[49] => address_reg.DATAB
in_data[49] => out_address_field.DATAA
in_data[50] => address_reg.DATAB
in_data[50] => address_reg.DATAB
in_data[50] => out_address_field.DATAA
in_data[51] => address_reg.DATAB
in_data[51] => address_reg.DATAB
in_data[51] => out_address_field.DATAA
in_data[52] => address_reg.DATAB
in_data[52] => address_reg.DATAB
in_data[52] => out_address_field.DATAA
in_data[53] => address_reg.DATAB
in_data[53] => address_reg.DATAB
in_data[53] => out_address_field.DATAA
in_data[54] => address_reg.DATAB
in_data[54] => address_reg.DATAB
in_data[54] => out_address_field.DATAA
in_data[55] => address_reg.DATAB
in_data[55] => address_reg.DATAB
in_data[55] => out_address_field.DATAA
in_data[56] => address_reg.DATAB
in_data[56] => address_reg.DATAB
in_data[56] => out_address_field.DATAA
in_data[57] => address_reg.DATAB
in_data[57] => address_reg.DATAB
in_data[57] => out_address_field.DATAA
in_data[58] => address_reg.DATAB
in_data[58] => address_reg.DATAB
in_data[58] => out_address_field.DATAA
in_data[59] => address_reg.DATAB
in_data[59] => address_reg.DATAB
in_data[59] => out_address_field.DATAA
in_data[60] => address_reg.DATAB
in_data[60] => address_reg.DATAB
in_data[60] => out_address_field.DATAA
in_data[61] => address_reg.DATAB
in_data[61] => address_reg.DATAB
in_data[61] => out_address_field.DATAA
in_data[62] => address_reg.DATAB
in_data[62] => address_reg.DATAB
in_data[62] => out_address_field.DATAA
in_data[63] => address_reg.DATAB
in_data[63] => address_reg.DATAB
in_data[63] => out_address_field.DATAA
in_data[64] => address_reg.DATAB
in_data[64] => address_reg.DATAB
in_data[64] => out_address_field.DATAA
in_data[65] => address_reg.DATAB
in_data[65] => address_reg.DATAB
in_data[65] => out_address_field.DATAA
in_data[66] => address_reg.DATAB
in_data[66] => address_reg.DATAB
in_data[66] => out_address_field.DATAA
in_data[67] => address_reg.DATAB
in_data[67] => address_reg.DATAB
in_data[67] => out_address_field.DATAA
in_data[68] => always5.IN1
in_data[68] => out_endofpacket.DATAA
in_data[68] => out_endofpacket.DATAA
in_data[68] => out_data[50].DATAIN
in_data[68] => always4.IN1
in_data[69] => out_data[51].DATAIN
in_data[70] => out_data[52].DATAIN
in_data[71] => out_data[53].DATAIN
in_data[72] => out_data[54].DATAIN
in_data[73] => Add0.IN12
in_data[73] => out_byte_cnt_field.DATAA
in_data[74] => Add0.IN11
in_data[74] => out_byte_cnt_field.DATAA
in_data[75] => Add0.IN10
in_data[75] => out_byte_cnt_field.DATAA
in_data[76] => Add0.IN9
in_data[76] => out_byte_cnt_field.DATAA
in_data[77] => Add0.IN8
in_data[77] => out_byte_cnt_field.DATAA
in_data[78] => Add0.IN7
in_data[78] => out_byte_cnt_field.DATAA
in_data[79] => out_data[61].DATAIN
in_data[80] => out_data[62].DATAIN
in_data[81] => out_data[63].DATAIN
in_data[82] => out_data[64].DATAIN
in_data[83] => out_data[65].DATAIN
in_data[84] => out_data[66].DATAIN
in_data[85] => out_data[67].DATAIN
in_data[86] => out_data[68].DATAIN
in_data[87] => out_data[69].DATAIN
in_data[88] => out_data[70].DATAIN
in_startofpacket => out_startofpacket.DATAA
in_endofpacket => endofpacket_reg.DATAIN
out_ready => always4.IN1
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => byteen_reg.OUTPUTSELECT
out_ready => byteen_reg.OUTPUTSELECT
out_ready => byteen_reg.OUTPUTSELECT
out_ready => byteen_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => byte_cnt_reg.OUTPUTSELECT
out_ready => byte_cnt_reg.OUTPUTSELECT
out_ready => byte_cnt_reg.OUTPUTSELECT
out_ready => byte_cnt_reg.OUTPUTSELECT
out_ready => byte_cnt_reg.OUTPUTSELECT
out_ready => byte_cnt_reg.OUTPUTSELECT
out_ready => count.OUTPUTSELECT
out_ready => use_reg.OUTPUTSELECT
out_ready => in_ready.DATAB


|main|Proyecto:u1|altera_merlin_width_adapter:width_adapter_005
clk => clk.IN1
reset => reset.IN1
in_valid => always6.IN1
in_valid => p0_valid.IN1
in_channel[0] => p0_channel.DATAA
in_channel[1] => p0_channel.DATAA
in_data[0] => p0_data_field[0].DATAA
in_data[1] => p0_data_field[1].DATAA
in_data[2] => p0_data_field[2].DATAA
in_data[3] => p0_data_field[3].DATAA
in_data[4] => p0_data_field[4].DATAA
in_data[5] => p0_data_field[5].DATAA
in_data[6] => p0_data_field[6].DATAA
in_data[7] => p0_data_field[7].DATAA
in_data[8] => p0_data_field[8].DATAA
in_data[9] => p0_data_field[9].DATAA
in_data[10] => p0_data_field[10].DATAA
in_data[11] => p0_data_field[11].DATAA
in_data[12] => p0_data_field[12].DATAA
in_data[13] => p0_data_field[13].DATAA
in_data[14] => p0_data_field[14].DATAA
in_data[15] => p0_data_field[15].DATAA
in_data[16] => p0_byteen_field[0].DATAA
in_data[17] => p0_byteen_field[1].DATAA
in_data[18] => p0_address_field.DATAA
in_data[19] => p0_address_field.DATAA
in_data[20] => p0_address_field.DATAA
in_data[21] => p0_address_field.DATAA
in_data[22] => p0_address_field.DATAA
in_data[23] => p0_address_field.DATAA
in_data[24] => p0_address_field.DATAA
in_data[25] => p0_address_field.DATAA
in_data[26] => p0_address_field.DATAA
in_data[27] => p0_address_field.DATAA
in_data[28] => p0_address_field.DATAA
in_data[29] => p0_address_field.DATAA
in_data[30] => p0_address_field.DATAA
in_data[31] => p0_address_field.DATAA
in_data[32] => p0_address_field.DATAA
in_data[33] => p0_address_field.DATAA
in_data[34] => p0_address_field.DATAA
in_data[35] => p0_address_field.DATAA
in_data[36] => p0_address_field.DATAA
in_data[37] => p0_address_field.DATAA
in_data[38] => p0_address_field.DATAA
in_data[39] => p0_address_field.DATAA
in_data[40] => p0_address_field.DATAA
in_data[41] => p0_address_field.DATAA
in_data[42] => p0_address_field.DATAA
in_data[43] => p0_address_field.DATAA
in_data[44] => p0_address_field.DATAA
in_data[45] => p0_address_field.DATAA
in_data[46] => p0_address_field.DATAA
in_data[47] => p0_address_field.DATAA
in_data[48] => p0_address_field.DATAA
in_data[49] => p0_address_field.DATAA
in_data[50] => p0_cmpr_read.DATAA
in_data[51] => p0_last_field.DATAA
in_data[52] => p0_last_field.DATAA
in_data[53] => p0_last_field.DATAA
in_data[54] => p0_last_field.DATAA
in_data[55] => p0_byte_cnt_field.DATAA
in_data[56] => p0_byte_cnt_field.DATAA
in_data[57] => p0_byte_cnt_field.DATAA
in_data[58] => p0_byte_cnt_field.DATAA
in_data[59] => p0_byte_cnt_field.DATAA
in_data[60] => p0_byte_cnt_field.DATAA
in_data[61] => p0_bwrap_field.DATAA
in_data[61] => p0_last_field.DATAA
in_data[62] => p0_bwrap_field.DATAA
in_data[62] => p0_last_field.DATAA
in_data[63] => p0_bwrap_field.DATAA
in_data[63] => p0_last_field.DATAA
in_data[64] => p0_bwrap_field.DATAA
in_data[64] => p0_last_field.DATAA
in_data[65] => p0_bwrap_field.DATAA
in_data[65] => p0_last_field.DATAA
in_data[66] => p0_bwrap_field.DATAA
in_data[66] => p0_last_field.DATAA
in_data[67] => p0_last_field.DATAA
in_data[68] => p0_last_field.DATAA
in_data[69] => p0_last_field.DATAA
in_data[70] => p0_last_field.DATAA
in_startofpacket => p0_startofpacket.DATAA
in_endofpacket => p0_endofpacket.DATAA
out_ready => always9.IN1
out_ready => p1_ready.IN1


|main|Proyecto:u1|altera_merlin_width_adapter:width_adapter_005|altera_merlin_burst_uncompressor:uncompressor
clk => burst_uncompress_address_offset[0].CLK
clk => burst_uncompress_address_offset[1].CLK
clk => burst_uncompress_address_offset[2].CLK
clk => burst_uncompress_address_offset[3].CLK
clk => burst_uncompress_address_offset[4].CLK
clk => burst_uncompress_address_offset[5].CLK
clk => burst_uncompress_address_offset[6].CLK
clk => burst_uncompress_address_offset[7].CLK
clk => burst_uncompress_address_offset[8].CLK
clk => burst_uncompress_address_offset[9].CLK
clk => burst_uncompress_address_offset[10].CLK
clk => burst_uncompress_address_offset[11].CLK
clk => burst_uncompress_address_offset[12].CLK
clk => burst_uncompress_address_offset[13].CLK
clk => burst_uncompress_address_offset[14].CLK
clk => burst_uncompress_address_offset[15].CLK
clk => burst_uncompress_address_offset[16].CLK
clk => burst_uncompress_address_offset[17].CLK
clk => burst_uncompress_address_offset[18].CLK
clk => burst_uncompress_address_offset[19].CLK
clk => burst_uncompress_address_offset[20].CLK
clk => burst_uncompress_address_offset[21].CLK
clk => burst_uncompress_address_offset[22].CLK
clk => burst_uncompress_address_offset[23].CLK
clk => burst_uncompress_address_offset[24].CLK
clk => burst_uncompress_address_offset[25].CLK
clk => burst_uncompress_address_offset[26].CLK
clk => burst_uncompress_address_offset[27].CLK
clk => burst_uncompress_address_offset[28].CLK
clk => burst_uncompress_address_offset[29].CLK
clk => burst_uncompress_address_offset[30].CLK
clk => burst_uncompress_address_offset[31].CLK
clk => burst_uncompress_address_base[0].CLK
clk => burst_uncompress_address_base[1].CLK
clk => burst_uncompress_address_base[2].CLK
clk => burst_uncompress_address_base[3].CLK
clk => burst_uncompress_address_base[4].CLK
clk => burst_uncompress_address_base[5].CLK
clk => burst_uncompress_address_base[6].CLK
clk => burst_uncompress_address_base[7].CLK
clk => burst_uncompress_address_base[8].CLK
clk => burst_uncompress_address_base[9].CLK
clk => burst_uncompress_address_base[10].CLK
clk => burst_uncompress_address_base[11].CLK
clk => burst_uncompress_address_base[12].CLK
clk => burst_uncompress_address_base[13].CLK
clk => burst_uncompress_address_base[14].CLK
clk => burst_uncompress_address_base[15].CLK
clk => burst_uncompress_address_base[16].CLK
clk => burst_uncompress_address_base[17].CLK
clk => burst_uncompress_address_base[18].CLK
clk => burst_uncompress_address_base[19].CLK
clk => burst_uncompress_address_base[20].CLK
clk => burst_uncompress_address_base[21].CLK
clk => burst_uncompress_address_base[22].CLK
clk => burst_uncompress_address_base[23].CLK
clk => burst_uncompress_address_base[24].CLK
clk => burst_uncompress_address_base[25].CLK
clk => burst_uncompress_address_base[26].CLK
clk => burst_uncompress_address_base[27].CLK
clk => burst_uncompress_address_base[28].CLK
clk => burst_uncompress_address_base[29].CLK
clk => burst_uncompress_address_base[30].CLK
clk => burst_uncompress_address_base[31].CLK
clk => burst_uncompress_byte_counter[0].CLK
clk => burst_uncompress_byte_counter[1].CLK
clk => burst_uncompress_byte_counter[2].CLK
clk => burst_uncompress_byte_counter[3].CLK
clk => burst_uncompress_byte_counter[4].CLK
clk => burst_uncompress_byte_counter[5].CLK
clk => burst_uncompress_busy.CLK
reset => burst_uncompress_address_offset[0].ACLR
reset => burst_uncompress_address_offset[1].ACLR
reset => burst_uncompress_address_offset[2].ACLR
reset => burst_uncompress_address_offset[3].ACLR
reset => burst_uncompress_address_offset[4].ACLR
reset => burst_uncompress_address_offset[5].ACLR
reset => burst_uncompress_address_offset[6].ACLR
reset => burst_uncompress_address_offset[7].ACLR
reset => burst_uncompress_address_offset[8].ACLR
reset => burst_uncompress_address_offset[9].ACLR
reset => burst_uncompress_address_offset[10].ACLR
reset => burst_uncompress_address_offset[11].ACLR
reset => burst_uncompress_address_offset[12].ACLR
reset => burst_uncompress_address_offset[13].ACLR
reset => burst_uncompress_address_offset[14].ACLR
reset => burst_uncompress_address_offset[15].ACLR
reset => burst_uncompress_address_offset[16].ACLR
reset => burst_uncompress_address_offset[17].ACLR
reset => burst_uncompress_address_offset[18].ACLR
reset => burst_uncompress_address_offset[19].ACLR
reset => burst_uncompress_address_offset[20].ACLR
reset => burst_uncompress_address_offset[21].ACLR
reset => burst_uncompress_address_offset[22].ACLR
reset => burst_uncompress_address_offset[23].ACLR
reset => burst_uncompress_address_offset[24].ACLR
reset => burst_uncompress_address_offset[25].ACLR
reset => burst_uncompress_address_offset[26].ACLR
reset => burst_uncompress_address_offset[27].ACLR
reset => burst_uncompress_address_offset[28].ACLR
reset => burst_uncompress_address_offset[29].ACLR
reset => burst_uncompress_address_offset[30].ACLR
reset => burst_uncompress_address_offset[31].ACLR
reset => burst_uncompress_address_base[0].ACLR
reset => burst_uncompress_address_base[1].ACLR
reset => burst_uncompress_address_base[2].ACLR
reset => burst_uncompress_address_base[3].ACLR
reset => burst_uncompress_address_base[4].ACLR
reset => burst_uncompress_address_base[5].ACLR
reset => burst_uncompress_address_base[6].ACLR
reset => burst_uncompress_address_base[7].ACLR
reset => burst_uncompress_address_base[8].ACLR
reset => burst_uncompress_address_base[9].ACLR
reset => burst_uncompress_address_base[10].ACLR
reset => burst_uncompress_address_base[11].ACLR
reset => burst_uncompress_address_base[12].ACLR
reset => burst_uncompress_address_base[13].ACLR
reset => burst_uncompress_address_base[14].ACLR
reset => burst_uncompress_address_base[15].ACLR
reset => burst_uncompress_address_base[16].ACLR
reset => burst_uncompress_address_base[17].ACLR
reset => burst_uncompress_address_base[18].ACLR
reset => burst_uncompress_address_base[19].ACLR
reset => burst_uncompress_address_base[20].ACLR
reset => burst_uncompress_address_base[21].ACLR
reset => burst_uncompress_address_base[22].ACLR
reset => burst_uncompress_address_base[23].ACLR
reset => burst_uncompress_address_base[24].ACLR
reset => burst_uncompress_address_base[25].ACLR
reset => burst_uncompress_address_base[26].ACLR
reset => burst_uncompress_address_base[27].ACLR
reset => burst_uncompress_address_base[28].ACLR
reset => burst_uncompress_address_base[29].ACLR
reset => burst_uncompress_address_base[30].ACLR
reset => burst_uncompress_address_base[31].ACLR
reset => burst_uncompress_byte_counter[0].ACLR
reset => burst_uncompress_byte_counter[1].ACLR
reset => burst_uncompress_byte_counter[2].ACLR
reset => burst_uncompress_byte_counter[3].ACLR
reset => burst_uncompress_byte_counter[4].ACLR
reset => burst_uncompress_byte_counter[5].ACLR
reset => burst_uncompress_busy.ACLR
sink_startofpacket => source_startofpacket.IN1
sink_endofpacket => source_endofpacket.IN1
sink_valid => first_packet_beat.IN1
sink_valid => last_packet_beat.IN1
sink_valid => last_packet_beat.IN1
sink_valid => always0.IN1
sink_valid => sink_ready.IN0
sink_valid => source_valid.DATAIN
sink_addr[0] => burst_uncompress_address_base.IN0
sink_addr[0] => comb.DATAB
sink_addr[0] => source_addr.DATAB
sink_addr[1] => burst_uncompress_address_base.IN0
sink_addr[1] => comb.DATAB
sink_addr[1] => source_addr.DATAB
sink_addr[2] => burst_uncompress_address_base.IN0
sink_addr[2] => comb.DATAB
sink_addr[2] => source_addr.DATAB
sink_addr[3] => burst_uncompress_address_base.IN0
sink_addr[3] => comb.DATAB
sink_addr[3] => source_addr.DATAB
sink_addr[4] => burst_uncompress_address_base.IN0
sink_addr[4] => comb.DATAB
sink_addr[4] => source_addr.DATAB
sink_addr[5] => burst_uncompress_address_base.IN0
sink_addr[5] => comb.DATAB
sink_addr[5] => source_addr.DATAB
sink_addr[6] => burst_uncompress_address_base.IN0
sink_addr[6] => comb.DATAB
sink_addr[6] => source_addr.DATAB
sink_addr[7] => burst_uncompress_address_base.IN0
sink_addr[7] => comb.DATAB
sink_addr[7] => source_addr.DATAB
sink_addr[8] => burst_uncompress_address_base.IN0
sink_addr[8] => comb.DATAB
sink_addr[8] => source_addr.DATAB
sink_addr[9] => burst_uncompress_address_base.IN0
sink_addr[9] => comb.DATAB
sink_addr[9] => source_addr.DATAB
sink_addr[10] => burst_uncompress_address_base.IN0
sink_addr[10] => comb.DATAB
sink_addr[10] => source_addr.DATAB
sink_addr[11] => burst_uncompress_address_base.IN0
sink_addr[11] => comb.DATAB
sink_addr[11] => source_addr.DATAB
sink_addr[12] => burst_uncompress_address_base.IN0
sink_addr[12] => comb.DATAB
sink_addr[12] => source_addr.DATAB
sink_addr[13] => burst_uncompress_address_base.IN0
sink_addr[13] => comb.DATAB
sink_addr[13] => source_addr.DATAB
sink_addr[14] => burst_uncompress_address_base.IN0
sink_addr[14] => comb.DATAB
sink_addr[14] => source_addr.DATAB
sink_addr[15] => burst_uncompress_address_base.IN0
sink_addr[15] => comb.DATAB
sink_addr[15] => source_addr.DATAB
sink_addr[16] => burst_uncompress_address_base.IN0
sink_addr[16] => comb.DATAB
sink_addr[16] => source_addr.DATAB
sink_addr[17] => burst_uncompress_address_base.IN0
sink_addr[17] => comb.DATAB
sink_addr[17] => source_addr.DATAB
sink_addr[18] => burst_uncompress_address_base.IN0
sink_addr[18] => comb.DATAB
sink_addr[18] => source_addr.DATAB
sink_addr[19] => burst_uncompress_address_base.IN0
sink_addr[19] => comb.DATAB
sink_addr[19] => source_addr.DATAB
sink_addr[20] => burst_uncompress_address_base.IN0
sink_addr[20] => comb.DATAB
sink_addr[20] => source_addr.DATAB
sink_addr[21] => burst_uncompress_address_base.IN0
sink_addr[21] => comb.DATAB
sink_addr[21] => source_addr.DATAB
sink_addr[22] => burst_uncompress_address_base.IN0
sink_addr[22] => comb.DATAB
sink_addr[22] => source_addr.DATAB
sink_addr[23] => burst_uncompress_address_base.IN0
sink_addr[23] => comb.DATAB
sink_addr[23] => source_addr.DATAB
sink_addr[24] => burst_uncompress_address_base.IN0
sink_addr[24] => comb.DATAB
sink_addr[24] => source_addr.DATAB
sink_addr[25] => burst_uncompress_address_base.IN0
sink_addr[25] => comb.DATAB
sink_addr[25] => source_addr.DATAB
sink_addr[26] => burst_uncompress_address_base.IN0
sink_addr[26] => comb.DATAB
sink_addr[26] => source_addr.DATAB
sink_addr[27] => burst_uncompress_address_base.IN0
sink_addr[27] => comb.DATAB
sink_addr[27] => source_addr.DATAB
sink_addr[28] => burst_uncompress_address_base.IN0
sink_addr[28] => comb.DATAB
sink_addr[28] => source_addr.DATAB
sink_addr[29] => burst_uncompress_address_base.IN0
sink_addr[29] => comb.DATAB
sink_addr[29] => source_addr.DATAB
sink_addr[30] => burst_uncompress_address_base.IN0
sink_addr[30] => comb.DATAB
sink_addr[30] => source_addr.DATAB
sink_addr[31] => burst_uncompress_address_base.IN0
sink_addr[31] => comb.DATAB
sink_addr[31] => source_addr.DATAB
sink_burstwrap[0] => p1_burst_uncompress_address_offset[0].IN1
sink_burstwrap[0] => source_burstwrap[0].DATAIN
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[1] => p1_burst_uncompress_address_offset[1].IN1
sink_burstwrap[1] => source_burstwrap[1].DATAIN
sink_burstwrap[1] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[2].IN1
sink_burstwrap[2] => source_burstwrap[2].DATAIN
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[3] => p1_burst_uncompress_address_offset[3].IN1
sink_burstwrap[3] => source_burstwrap[3].DATAIN
sink_burstwrap[3] => burst_uncompress_address_base.IN1
sink_burstwrap[4] => p1_burst_uncompress_address_offset[4].IN1
sink_burstwrap[4] => source_burstwrap[4].DATAIN
sink_burstwrap[4] => burst_uncompress_address_base.IN1
sink_burstwrap[5] => p1_burst_uncompress_address_offset[5].IN1
sink_burstwrap[5] => p1_burst_uncompress_address_offset[31].IN1
sink_burstwrap[5] => p1_burst_uncompress_address_offset[30].IN1
sink_burstwrap[5] => p1_burst_uncompress_address_offset[29].IN1
sink_burstwrap[5] => p1_burst_uncompress_address_offset[28].IN1
sink_burstwrap[5] => p1_burst_uncompress_address_offset[27].IN1
sink_burstwrap[5] => p1_burst_uncompress_address_offset[26].IN1
sink_burstwrap[5] => p1_burst_uncompress_address_offset[25].IN1
sink_burstwrap[5] => p1_burst_uncompress_address_offset[24].IN1
sink_burstwrap[5] => p1_burst_uncompress_address_offset[23].IN1
sink_burstwrap[5] => p1_burst_uncompress_address_offset[22].IN1
sink_burstwrap[5] => p1_burst_uncompress_address_offset[21].IN1
sink_burstwrap[5] => p1_burst_uncompress_address_offset[20].IN1
sink_burstwrap[5] => p1_burst_uncompress_address_offset[19].IN1
sink_burstwrap[5] => p1_burst_uncompress_address_offset[18].IN1
sink_burstwrap[5] => p1_burst_uncompress_address_offset[17].IN1
sink_burstwrap[5] => p1_burst_uncompress_address_offset[16].IN1
sink_burstwrap[5] => p1_burst_uncompress_address_offset[15].IN1
sink_burstwrap[5] => p1_burst_uncompress_address_offset[14].IN1
sink_burstwrap[5] => p1_burst_uncompress_address_offset[13].IN1
sink_burstwrap[5] => p1_burst_uncompress_address_offset[12].IN1
sink_burstwrap[5] => p1_burst_uncompress_address_offset[11].IN1
sink_burstwrap[5] => p1_burst_uncompress_address_offset[10].IN1
sink_burstwrap[5] => p1_burst_uncompress_address_offset[9].IN1
sink_burstwrap[5] => p1_burst_uncompress_address_offset[8].IN1
sink_burstwrap[5] => p1_burst_uncompress_address_offset[7].IN1
sink_burstwrap[5] => p1_burst_uncompress_address_offset[6].IN1
sink_burstwrap[5] => source_burstwrap[5].DATAIN
sink_burstwrap[5] => burst_uncompress_address_base.IN1
sink_burstwrap[5] => burst_uncompress_address_base.IN1
sink_burstwrap[5] => burst_uncompress_address_base.IN1
sink_burstwrap[5] => burst_uncompress_address_base.IN1
sink_burstwrap[5] => burst_uncompress_address_base.IN1
sink_burstwrap[5] => burst_uncompress_address_base.IN1
sink_burstwrap[5] => burst_uncompress_address_base.IN1
sink_burstwrap[5] => burst_uncompress_address_base.IN1
sink_burstwrap[5] => burst_uncompress_address_base.IN1
sink_burstwrap[5] => burst_uncompress_address_base.IN1
sink_burstwrap[5] => burst_uncompress_address_base.IN1
sink_burstwrap[5] => burst_uncompress_address_base.IN1
sink_burstwrap[5] => burst_uncompress_address_base.IN1
sink_burstwrap[5] => burst_uncompress_address_base.IN1
sink_burstwrap[5] => burst_uncompress_address_base.IN1
sink_burstwrap[5] => burst_uncompress_address_base.IN1
sink_burstwrap[5] => burst_uncompress_address_base.IN1
sink_burstwrap[5] => burst_uncompress_address_base.IN1
sink_burstwrap[5] => burst_uncompress_address_base.IN1
sink_burstwrap[5] => burst_uncompress_address_base.IN1
sink_burstwrap[5] => burst_uncompress_address_base.IN1
sink_burstwrap[5] => burst_uncompress_address_base.IN1
sink_burstwrap[5] => burst_uncompress_address_base.IN1
sink_burstwrap[5] => burst_uncompress_address_base.IN1
sink_burstwrap[5] => burst_uncompress_address_base.IN1
sink_burstwrap[5] => burst_uncompress_address_base.IN1
sink_burstwrap[5] => burst_uncompress_address_base.IN1
sink_byte_cnt[0] => source_byte_cnt.DATAB
sink_byte_cnt[0] => Add1.IN12
sink_byte_cnt[0] => Equal1.IN4
sink_byte_cnt[1] => source_byte_cnt.DATAB
sink_byte_cnt[1] => Add1.IN11
sink_byte_cnt[1] => Equal1.IN5
sink_byte_cnt[2] => source_byte_cnt.DATAB
sink_byte_cnt[2] => Add1.IN10
sink_byte_cnt[2] => Equal1.IN3
sink_byte_cnt[3] => source_byte_cnt.DATAB
sink_byte_cnt[3] => Add1.IN9
sink_byte_cnt[3] => Equal1.IN2
sink_byte_cnt[4] => source_byte_cnt.DATAB
sink_byte_cnt[4] => Add1.IN8
sink_byte_cnt[4] => Equal1.IN1
sink_byte_cnt[5] => source_byte_cnt.DATAB
sink_byte_cnt[5] => Add1.IN7
sink_byte_cnt[5] => Equal1.IN0
sink_is_compressed => last_packet_beat.IN1
source_ready => always1.IN1
source_ready => sink_ready.IN1


|main|Proyecto:u1|altera_avalon_st_handshake_clock_crosser:crosser
in_clk => in_clk.IN1
in_reset => in_reset.IN1
out_clk => out_clk.IN1
out_reset => out_reset.IN1
in_valid => in_valid.IN1
in_data[0] => in_payload[0].IN1
in_data[1] => in_payload[1].IN1
in_data[2] => in_payload[2].IN1
in_data[3] => in_payload[3].IN1
in_data[4] => in_payload[4].IN1
in_data[5] => in_payload[5].IN1
in_data[6] => in_payload[6].IN1
in_data[7] => in_payload[7].IN1
in_data[8] => in_payload[8].IN1
in_data[9] => in_payload[9].IN1
in_data[10] => in_payload[10].IN1
in_data[11] => in_payload[11].IN1
in_data[12] => in_payload[12].IN1
in_data[13] => in_payload[13].IN1
in_data[14] => in_payload[14].IN1
in_data[15] => in_payload[15].IN1
in_data[16] => in_payload[16].IN1
in_data[17] => in_payload[17].IN1
in_data[18] => in_payload[18].IN1
in_data[19] => in_payload[19].IN1
in_data[20] => in_payload[20].IN1
in_data[21] => in_payload[21].IN1
in_data[22] => in_payload[22].IN1
in_data[23] => in_payload[23].IN1
in_data[24] => in_payload[24].IN1
in_data[25] => in_payload[25].IN1
in_data[26] => in_payload[26].IN1
in_data[27] => in_payload[27].IN1
in_data[28] => in_payload[28].IN1
in_data[29] => in_payload[29].IN1
in_data[30] => in_payload[30].IN1
in_data[31] => in_payload[31].IN1
in_data[32] => in_payload[32].IN1
in_data[33] => in_payload[33].IN1
in_data[34] => in_payload[34].IN1
in_data[35] => in_payload[35].IN1
in_data[36] => in_payload[36].IN1
in_data[37] => in_payload[37].IN1
in_data[38] => in_payload[38].IN1
in_data[39] => in_payload[39].IN1
in_data[40] => in_payload[40].IN1
in_data[41] => in_payload[41].IN1
in_data[42] => in_payload[42].IN1
in_data[43] => in_payload[43].IN1
in_data[44] => in_payload[44].IN1
in_data[45] => in_payload[45].IN1
in_data[46] => in_payload[46].IN1
in_data[47] => in_payload[47].IN1
in_data[48] => in_payload[48].IN1
in_data[49] => in_payload[49].IN1
in_data[50] => in_payload[50].IN1
in_data[51] => in_payload[51].IN1
in_data[52] => in_payload[52].IN1
in_data[53] => in_payload[53].IN1
in_data[54] => in_payload[54].IN1
in_data[55] => in_payload[55].IN1
in_data[56] => in_payload[56].IN1
in_data[57] => in_payload[57].IN1
in_data[58] => in_payload[58].IN1
in_data[59] => in_payload[59].IN1
in_data[60] => in_payload[60].IN1
in_data[61] => in_payload[61].IN1
in_data[62] => in_payload[62].IN1
in_data[63] => in_payload[63].IN1
in_data[64] => in_payload[64].IN1
in_data[65] => in_payload[65].IN1
in_data[66] => in_payload[66].IN1
in_data[67] => in_payload[67].IN1
in_data[68] => in_payload[68].IN1
in_data[69] => in_payload[69].IN1
in_data[70] => in_payload[70].IN1
in_data[71] => in_payload[71].IN1
in_data[72] => in_payload[72].IN1
in_data[73] => in_payload[73].IN1
in_data[74] => in_payload[74].IN1
in_data[75] => in_payload[75].IN1
in_data[76] => in_payload[76].IN1
in_data[77] => in_payload[77].IN1
in_data[78] => in_payload[78].IN1
in_data[79] => in_payload[79].IN1
in_data[80] => in_payload[80].IN1
in_data[81] => in_payload[81].IN1
in_data[82] => in_payload[82].IN1
in_data[83] => in_payload[83].IN1
in_data[84] => in_payload[84].IN1
in_data[85] => in_payload[85].IN1
in_data[86] => in_payload[86].IN1
in_data[87] => in_payload[87].IN1
in_data[88] => in_payload[88].IN1
in_channel[0] => in_payload[91].IN1
in_channel[1] => in_payload[92].IN1
in_channel[2] => in_payload[93].IN1
in_channel[3] => in_payload[94].IN1
in_channel[4] => in_payload[95].IN1
in_channel[5] => in_payload[96].IN1
in_channel[6] => in_payload[97].IN1
in_channel[7] => in_payload[98].IN1
in_channel[8] => in_payload[99].IN1
in_channel[9] => in_payload[100].IN1
in_channel[10] => in_payload[101].IN1
in_channel[11] => in_payload[102].IN1
in_channel[12] => in_payload[103].IN1
in_error[0] => ~NO_FANOUT~
in_startofpacket => in_payload[90].IN1
in_endofpacket => in_payload[89].IN1
in_empty[0] => ~NO_FANOUT~
out_ready => out_ready.IN1


|main|Proyecto:u1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer
in_clk => in_clk.IN1
in_reset => in_data_toggle.ACLR
in_reset => in_data_buffer[0].ACLR
in_reset => in_data_buffer[1].ACLR
in_reset => in_data_buffer[2].ACLR
in_reset => in_data_buffer[3].ACLR
in_reset => in_data_buffer[4].ACLR
in_reset => in_data_buffer[5].ACLR
in_reset => in_data_buffer[6].ACLR
in_reset => in_data_buffer[7].ACLR
in_reset => in_data_buffer[8].ACLR
in_reset => in_data_buffer[9].ACLR
in_reset => in_data_buffer[10].ACLR
in_reset => in_data_buffer[11].ACLR
in_reset => in_data_buffer[12].ACLR
in_reset => in_data_buffer[13].ACLR
in_reset => in_data_buffer[14].ACLR
in_reset => in_data_buffer[15].ACLR
in_reset => in_data_buffer[16].ACLR
in_reset => in_data_buffer[17].ACLR
in_reset => in_data_buffer[18].ACLR
in_reset => in_data_buffer[19].ACLR
in_reset => in_data_buffer[20].ACLR
in_reset => in_data_buffer[21].ACLR
in_reset => in_data_buffer[22].ACLR
in_reset => in_data_buffer[23].ACLR
in_reset => in_data_buffer[24].ACLR
in_reset => in_data_buffer[25].ACLR
in_reset => in_data_buffer[26].ACLR
in_reset => in_data_buffer[27].ACLR
in_reset => in_data_buffer[28].ACLR
in_reset => in_data_buffer[29].ACLR
in_reset => in_data_buffer[30].ACLR
in_reset => in_data_buffer[31].ACLR
in_reset => in_data_buffer[32].ACLR
in_reset => in_data_buffer[33].ACLR
in_reset => in_data_buffer[34].ACLR
in_reset => in_data_buffer[35].ACLR
in_reset => in_data_buffer[36].ACLR
in_reset => in_data_buffer[37].ACLR
in_reset => in_data_buffer[38].ACLR
in_reset => in_data_buffer[39].ACLR
in_reset => in_data_buffer[40].ACLR
in_reset => in_data_buffer[41].ACLR
in_reset => in_data_buffer[42].ACLR
in_reset => in_data_buffer[43].ACLR
in_reset => in_data_buffer[44].ACLR
in_reset => in_data_buffer[45].ACLR
in_reset => in_data_buffer[46].ACLR
in_reset => in_data_buffer[47].ACLR
in_reset => in_data_buffer[48].ACLR
in_reset => in_data_buffer[49].ACLR
in_reset => in_data_buffer[50].ACLR
in_reset => in_data_buffer[51].ACLR
in_reset => in_data_buffer[52].ACLR
in_reset => in_data_buffer[53].ACLR
in_reset => in_data_buffer[54].ACLR
in_reset => in_data_buffer[55].ACLR
in_reset => in_data_buffer[56].ACLR
in_reset => in_data_buffer[57].ACLR
in_reset => in_data_buffer[58].ACLR
in_reset => in_data_buffer[59].ACLR
in_reset => in_data_buffer[60].ACLR
in_reset => in_data_buffer[61].ACLR
in_reset => in_data_buffer[62].ACLR
in_reset => in_data_buffer[63].ACLR
in_reset => in_data_buffer[64].ACLR
in_reset => in_data_buffer[65].ACLR
in_reset => in_data_buffer[66].ACLR
in_reset => in_data_buffer[67].ACLR
in_reset => in_data_buffer[68].ACLR
in_reset => in_data_buffer[69].ACLR
in_reset => in_data_buffer[70].ACLR
in_reset => in_data_buffer[71].ACLR
in_reset => in_data_buffer[72].ACLR
in_reset => in_data_buffer[73].ACLR
in_reset => in_data_buffer[74].ACLR
in_reset => in_data_buffer[75].ACLR
in_reset => in_data_buffer[76].ACLR
in_reset => in_data_buffer[77].ACLR
in_reset => in_data_buffer[78].ACLR
in_reset => in_data_buffer[79].ACLR
in_reset => in_data_buffer[80].ACLR
in_reset => in_data_buffer[81].ACLR
in_reset => in_data_buffer[82].ACLR
in_reset => in_data_buffer[83].ACLR
in_reset => in_data_buffer[84].ACLR
in_reset => in_data_buffer[85].ACLR
in_reset => in_data_buffer[86].ACLR
in_reset => in_data_buffer[87].ACLR
in_reset => in_data_buffer[88].ACLR
in_reset => in_data_buffer[89].ACLR
in_reset => in_data_buffer[90].ACLR
in_reset => in_data_buffer[91].ACLR
in_reset => in_data_buffer[92].ACLR
in_reset => in_data_buffer[93].ACLR
in_reset => in_data_buffer[94].ACLR
in_reset => in_data_buffer[95].ACLR
in_reset => in_data_buffer[96].ACLR
in_reset => in_data_buffer[97].ACLR
in_reset => in_data_buffer[98].ACLR
in_reset => in_data_buffer[99].ACLR
in_reset => in_data_buffer[100].ACLR
in_reset => in_data_buffer[101].ACLR
in_reset => in_data_buffer[102].ACLR
in_reset => in_data_buffer[103].ACLR
in_reset => _.IN1
in_valid => take_in_data.IN1
in_data[0] => in_data_buffer[0].DATAIN
in_data[1] => in_data_buffer[1].DATAIN
in_data[2] => in_data_buffer[2].DATAIN
in_data[3] => in_data_buffer[3].DATAIN
in_data[4] => in_data_buffer[4].DATAIN
in_data[5] => in_data_buffer[5].DATAIN
in_data[6] => in_data_buffer[6].DATAIN
in_data[7] => in_data_buffer[7].DATAIN
in_data[8] => in_data_buffer[8].DATAIN
in_data[9] => in_data_buffer[9].DATAIN
in_data[10] => in_data_buffer[10].DATAIN
in_data[11] => in_data_buffer[11].DATAIN
in_data[12] => in_data_buffer[12].DATAIN
in_data[13] => in_data_buffer[13].DATAIN
in_data[14] => in_data_buffer[14].DATAIN
in_data[15] => in_data_buffer[15].DATAIN
in_data[16] => in_data_buffer[16].DATAIN
in_data[17] => in_data_buffer[17].DATAIN
in_data[18] => in_data_buffer[18].DATAIN
in_data[19] => in_data_buffer[19].DATAIN
in_data[20] => in_data_buffer[20].DATAIN
in_data[21] => in_data_buffer[21].DATAIN
in_data[22] => in_data_buffer[22].DATAIN
in_data[23] => in_data_buffer[23].DATAIN
in_data[24] => in_data_buffer[24].DATAIN
in_data[25] => in_data_buffer[25].DATAIN
in_data[26] => in_data_buffer[26].DATAIN
in_data[27] => in_data_buffer[27].DATAIN
in_data[28] => in_data_buffer[28].DATAIN
in_data[29] => in_data_buffer[29].DATAIN
in_data[30] => in_data_buffer[30].DATAIN
in_data[31] => in_data_buffer[31].DATAIN
in_data[32] => in_data_buffer[32].DATAIN
in_data[33] => in_data_buffer[33].DATAIN
in_data[34] => in_data_buffer[34].DATAIN
in_data[35] => in_data_buffer[35].DATAIN
in_data[36] => in_data_buffer[36].DATAIN
in_data[37] => in_data_buffer[37].DATAIN
in_data[38] => in_data_buffer[38].DATAIN
in_data[39] => in_data_buffer[39].DATAIN
in_data[40] => in_data_buffer[40].DATAIN
in_data[41] => in_data_buffer[41].DATAIN
in_data[42] => in_data_buffer[42].DATAIN
in_data[43] => in_data_buffer[43].DATAIN
in_data[44] => in_data_buffer[44].DATAIN
in_data[45] => in_data_buffer[45].DATAIN
in_data[46] => in_data_buffer[46].DATAIN
in_data[47] => in_data_buffer[47].DATAIN
in_data[48] => in_data_buffer[48].DATAIN
in_data[49] => in_data_buffer[49].DATAIN
in_data[50] => in_data_buffer[50].DATAIN
in_data[51] => in_data_buffer[51].DATAIN
in_data[52] => in_data_buffer[52].DATAIN
in_data[53] => in_data_buffer[53].DATAIN
in_data[54] => in_data_buffer[54].DATAIN
in_data[55] => in_data_buffer[55].DATAIN
in_data[56] => in_data_buffer[56].DATAIN
in_data[57] => in_data_buffer[57].DATAIN
in_data[58] => in_data_buffer[58].DATAIN
in_data[59] => in_data_buffer[59].DATAIN
in_data[60] => in_data_buffer[60].DATAIN
in_data[61] => in_data_buffer[61].DATAIN
in_data[62] => in_data_buffer[62].DATAIN
in_data[63] => in_data_buffer[63].DATAIN
in_data[64] => in_data_buffer[64].DATAIN
in_data[65] => in_data_buffer[65].DATAIN
in_data[66] => in_data_buffer[66].DATAIN
in_data[67] => in_data_buffer[67].DATAIN
in_data[68] => in_data_buffer[68].DATAIN
in_data[69] => in_data_buffer[69].DATAIN
in_data[70] => in_data_buffer[70].DATAIN
in_data[71] => in_data_buffer[71].DATAIN
in_data[72] => in_data_buffer[72].DATAIN
in_data[73] => in_data_buffer[73].DATAIN
in_data[74] => in_data_buffer[74].DATAIN
in_data[75] => in_data_buffer[75].DATAIN
in_data[76] => in_data_buffer[76].DATAIN
in_data[77] => in_data_buffer[77].DATAIN
in_data[78] => in_data_buffer[78].DATAIN
in_data[79] => in_data_buffer[79].DATAIN
in_data[80] => in_data_buffer[80].DATAIN
in_data[81] => in_data_buffer[81].DATAIN
in_data[82] => in_data_buffer[82].DATAIN
in_data[83] => in_data_buffer[83].DATAIN
in_data[84] => in_data_buffer[84].DATAIN
in_data[85] => in_data_buffer[85].DATAIN
in_data[86] => in_data_buffer[86].DATAIN
in_data[87] => in_data_buffer[87].DATAIN
in_data[88] => in_data_buffer[88].DATAIN
in_data[89] => in_data_buffer[89].DATAIN
in_data[90] => in_data_buffer[90].DATAIN
in_data[91] => in_data_buffer[91].DATAIN
in_data[92] => in_data_buffer[92].DATAIN
in_data[93] => in_data_buffer[93].DATAIN
in_data[94] => in_data_buffer[94].DATAIN
in_data[95] => in_data_buffer[95].DATAIN
in_data[96] => in_data_buffer[96].DATAIN
in_data[97] => in_data_buffer[97].DATAIN
in_data[98] => in_data_buffer[98].DATAIN
in_data[99] => in_data_buffer[99].DATAIN
in_data[100] => in_data_buffer[100].DATAIN
in_data[101] => in_data_buffer[101].DATAIN
in_data[102] => in_data_buffer[102].DATAIN
in_data[103] => in_data_buffer[103].DATAIN
out_clk => out_clk.IN1
out_reset => out_data_buffer[0].ACLR
out_reset => out_data_buffer[1].ACLR
out_reset => out_data_buffer[2].ACLR
out_reset => out_data_buffer[3].ACLR
out_reset => out_data_buffer[4].ACLR
out_reset => out_data_buffer[5].ACLR
out_reset => out_data_buffer[6].ACLR
out_reset => out_data_buffer[7].ACLR
out_reset => out_data_buffer[8].ACLR
out_reset => out_data_buffer[9].ACLR
out_reset => out_data_buffer[10].ACLR
out_reset => out_data_buffer[11].ACLR
out_reset => out_data_buffer[12].ACLR
out_reset => out_data_buffer[13].ACLR
out_reset => out_data_buffer[14].ACLR
out_reset => out_data_buffer[15].ACLR
out_reset => out_data_buffer[16].ACLR
out_reset => out_data_buffer[17].ACLR
out_reset => out_data_buffer[18].ACLR
out_reset => out_data_buffer[19].ACLR
out_reset => out_data_buffer[20].ACLR
out_reset => out_data_buffer[21].ACLR
out_reset => out_data_buffer[22].ACLR
out_reset => out_data_buffer[23].ACLR
out_reset => out_data_buffer[24].ACLR
out_reset => out_data_buffer[25].ACLR
out_reset => out_data_buffer[26].ACLR
out_reset => out_data_buffer[27].ACLR
out_reset => out_data_buffer[28].ACLR
out_reset => out_data_buffer[29].ACLR
out_reset => out_data_buffer[30].ACLR
out_reset => out_data_buffer[31].ACLR
out_reset => out_data_buffer[32].ACLR
out_reset => out_data_buffer[33].ACLR
out_reset => out_data_buffer[34].ACLR
out_reset => out_data_buffer[35].ACLR
out_reset => out_data_buffer[36].ACLR
out_reset => out_data_buffer[37].ACLR
out_reset => out_data_buffer[38].ACLR
out_reset => out_data_buffer[39].ACLR
out_reset => out_data_buffer[40].ACLR
out_reset => out_data_buffer[41].ACLR
out_reset => out_data_buffer[42].ACLR
out_reset => out_data_buffer[43].ACLR
out_reset => out_data_buffer[44].ACLR
out_reset => out_data_buffer[45].ACLR
out_reset => out_data_buffer[46].ACLR
out_reset => out_data_buffer[47].ACLR
out_reset => out_data_buffer[48].ACLR
out_reset => out_data_buffer[49].ACLR
out_reset => out_data_buffer[50].ACLR
out_reset => out_data_buffer[51].ACLR
out_reset => out_data_buffer[52].ACLR
out_reset => out_data_buffer[53].ACLR
out_reset => out_data_buffer[54].ACLR
out_reset => out_data_buffer[55].ACLR
out_reset => out_data_buffer[56].ACLR
out_reset => out_data_buffer[57].ACLR
out_reset => out_data_buffer[58].ACLR
out_reset => out_data_buffer[59].ACLR
out_reset => out_data_buffer[60].ACLR
out_reset => out_data_buffer[61].ACLR
out_reset => out_data_buffer[62].ACLR
out_reset => out_data_buffer[63].ACLR
out_reset => out_data_buffer[64].ACLR
out_reset => out_data_buffer[65].ACLR
out_reset => out_data_buffer[66].ACLR
out_reset => out_data_buffer[67].ACLR
out_reset => out_data_buffer[68].ACLR
out_reset => out_data_buffer[69].ACLR
out_reset => out_data_buffer[70].ACLR
out_reset => out_data_buffer[71].ACLR
out_reset => out_data_buffer[72].ACLR
out_reset => out_data_buffer[73].ACLR
out_reset => out_data_buffer[74].ACLR
out_reset => out_data_buffer[75].ACLR
out_reset => out_data_buffer[76].ACLR
out_reset => out_data_buffer[77].ACLR
out_reset => out_data_buffer[78].ACLR
out_reset => out_data_buffer[79].ACLR
out_reset => out_data_buffer[80].ACLR
out_reset => out_data_buffer[81].ACLR
out_reset => out_data_buffer[82].ACLR
out_reset => out_data_buffer[83].ACLR
out_reset => out_data_buffer[84].ACLR
out_reset => out_data_buffer[85].ACLR
out_reset => out_data_buffer[86].ACLR
out_reset => out_data_buffer[87].ACLR
out_reset => out_data_buffer[88].ACLR
out_reset => out_data_buffer[89].ACLR
out_reset => out_data_buffer[90].ACLR
out_reset => out_data_buffer[91].ACLR
out_reset => out_data_buffer[92].ACLR
out_reset => out_data_buffer[93].ACLR
out_reset => out_data_buffer[94].ACLR
out_reset => out_data_buffer[95].ACLR
out_reset => out_data_buffer[96].ACLR
out_reset => out_data_buffer[97].ACLR
out_reset => out_data_buffer[98].ACLR
out_reset => out_data_buffer[99].ACLR
out_reset => out_data_buffer[100].ACLR
out_reset => out_data_buffer[101].ACLR
out_reset => out_data_buffer[102].ACLR
out_reset => out_data_buffer[103].ACLR
out_reset => out_data_toggle_flopped.ACLR
out_reset => _.IN1
out_ready => out_data_taken.IN1


|main|Proyecto:u1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|main|Proyecto:u1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|main|Proyecto:u1|altera_avalon_st_handshake_clock_crosser:crosser_001
in_clk => in_clk.IN1
in_reset => in_reset.IN1
out_clk => out_clk.IN1
out_reset => out_reset.IN1
in_valid => in_valid.IN1
in_data[0] => in_payload[0].IN1
in_data[1] => in_payload[1].IN1
in_data[2] => in_payload[2].IN1
in_data[3] => in_payload[3].IN1
in_data[4] => in_payload[4].IN1
in_data[5] => in_payload[5].IN1
in_data[6] => in_payload[6].IN1
in_data[7] => in_payload[7].IN1
in_data[8] => in_payload[8].IN1
in_data[9] => in_payload[9].IN1
in_data[10] => in_payload[10].IN1
in_data[11] => in_payload[11].IN1
in_data[12] => in_payload[12].IN1
in_data[13] => in_payload[13].IN1
in_data[14] => in_payload[14].IN1
in_data[15] => in_payload[15].IN1
in_data[16] => in_payload[16].IN1
in_data[17] => in_payload[17].IN1
in_data[18] => in_payload[18].IN1
in_data[19] => in_payload[19].IN1
in_data[20] => in_payload[20].IN1
in_data[21] => in_payload[21].IN1
in_data[22] => in_payload[22].IN1
in_data[23] => in_payload[23].IN1
in_data[24] => in_payload[24].IN1
in_data[25] => in_payload[25].IN1
in_data[26] => in_payload[26].IN1
in_data[27] => in_payload[27].IN1
in_data[28] => in_payload[28].IN1
in_data[29] => in_payload[29].IN1
in_data[30] => in_payload[30].IN1
in_data[31] => in_payload[31].IN1
in_data[32] => in_payload[32].IN1
in_data[33] => in_payload[33].IN1
in_data[34] => in_payload[34].IN1
in_data[35] => in_payload[35].IN1
in_data[36] => in_payload[36].IN1
in_data[37] => in_payload[37].IN1
in_data[38] => in_payload[38].IN1
in_data[39] => in_payload[39].IN1
in_data[40] => in_payload[40].IN1
in_data[41] => in_payload[41].IN1
in_data[42] => in_payload[42].IN1
in_data[43] => in_payload[43].IN1
in_data[44] => in_payload[44].IN1
in_data[45] => in_payload[45].IN1
in_data[46] => in_payload[46].IN1
in_data[47] => in_payload[47].IN1
in_data[48] => in_payload[48].IN1
in_data[49] => in_payload[49].IN1
in_data[50] => in_payload[50].IN1
in_data[51] => in_payload[51].IN1
in_data[52] => in_payload[52].IN1
in_data[53] => in_payload[53].IN1
in_data[54] => in_payload[54].IN1
in_data[55] => in_payload[55].IN1
in_data[56] => in_payload[56].IN1
in_data[57] => in_payload[57].IN1
in_data[58] => in_payload[58].IN1
in_data[59] => in_payload[59].IN1
in_data[60] => in_payload[60].IN1
in_data[61] => in_payload[61].IN1
in_data[62] => in_payload[62].IN1
in_data[63] => in_payload[63].IN1
in_data[64] => in_payload[64].IN1
in_data[65] => in_payload[65].IN1
in_data[66] => in_payload[66].IN1
in_data[67] => in_payload[67].IN1
in_data[68] => in_payload[68].IN1
in_data[69] => in_payload[69].IN1
in_data[70] => in_payload[70].IN1
in_data[71] => in_payload[71].IN1
in_data[72] => in_payload[72].IN1
in_data[73] => in_payload[73].IN1
in_data[74] => in_payload[74].IN1
in_data[75] => in_payload[75].IN1
in_data[76] => in_payload[76].IN1
in_data[77] => in_payload[77].IN1
in_data[78] => in_payload[78].IN1
in_data[79] => in_payload[79].IN1
in_data[80] => in_payload[80].IN1
in_data[81] => in_payload[81].IN1
in_data[82] => in_payload[82].IN1
in_data[83] => in_payload[83].IN1
in_data[84] => in_payload[84].IN1
in_data[85] => in_payload[85].IN1
in_data[86] => in_payload[86].IN1
in_data[87] => in_payload[87].IN1
in_data[88] => in_payload[88].IN1
in_channel[0] => in_payload[91].IN1
in_channel[1] => in_payload[92].IN1
in_channel[2] => in_payload[93].IN1
in_channel[3] => in_payload[94].IN1
in_channel[4] => in_payload[95].IN1
in_channel[5] => in_payload[96].IN1
in_channel[6] => in_payload[97].IN1
in_channel[7] => in_payload[98].IN1
in_channel[8] => in_payload[99].IN1
in_channel[9] => in_payload[100].IN1
in_channel[10] => in_payload[101].IN1
in_channel[11] => in_payload[102].IN1
in_channel[12] => in_payload[103].IN1
in_error[0] => ~NO_FANOUT~
in_startofpacket => in_payload[90].IN1
in_endofpacket => in_payload[89].IN1
in_empty[0] => ~NO_FANOUT~
out_ready => out_ready.IN1


|main|Proyecto:u1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer
in_clk => in_clk.IN1
in_reset => in_data_toggle.ACLR
in_reset => in_data_buffer[0].ACLR
in_reset => in_data_buffer[1].ACLR
in_reset => in_data_buffer[2].ACLR
in_reset => in_data_buffer[3].ACLR
in_reset => in_data_buffer[4].ACLR
in_reset => in_data_buffer[5].ACLR
in_reset => in_data_buffer[6].ACLR
in_reset => in_data_buffer[7].ACLR
in_reset => in_data_buffer[8].ACLR
in_reset => in_data_buffer[9].ACLR
in_reset => in_data_buffer[10].ACLR
in_reset => in_data_buffer[11].ACLR
in_reset => in_data_buffer[12].ACLR
in_reset => in_data_buffer[13].ACLR
in_reset => in_data_buffer[14].ACLR
in_reset => in_data_buffer[15].ACLR
in_reset => in_data_buffer[16].ACLR
in_reset => in_data_buffer[17].ACLR
in_reset => in_data_buffer[18].ACLR
in_reset => in_data_buffer[19].ACLR
in_reset => in_data_buffer[20].ACLR
in_reset => in_data_buffer[21].ACLR
in_reset => in_data_buffer[22].ACLR
in_reset => in_data_buffer[23].ACLR
in_reset => in_data_buffer[24].ACLR
in_reset => in_data_buffer[25].ACLR
in_reset => in_data_buffer[26].ACLR
in_reset => in_data_buffer[27].ACLR
in_reset => in_data_buffer[28].ACLR
in_reset => in_data_buffer[29].ACLR
in_reset => in_data_buffer[30].ACLR
in_reset => in_data_buffer[31].ACLR
in_reset => in_data_buffer[32].ACLR
in_reset => in_data_buffer[33].ACLR
in_reset => in_data_buffer[34].ACLR
in_reset => in_data_buffer[35].ACLR
in_reset => in_data_buffer[36].ACLR
in_reset => in_data_buffer[37].ACLR
in_reset => in_data_buffer[38].ACLR
in_reset => in_data_buffer[39].ACLR
in_reset => in_data_buffer[40].ACLR
in_reset => in_data_buffer[41].ACLR
in_reset => in_data_buffer[42].ACLR
in_reset => in_data_buffer[43].ACLR
in_reset => in_data_buffer[44].ACLR
in_reset => in_data_buffer[45].ACLR
in_reset => in_data_buffer[46].ACLR
in_reset => in_data_buffer[47].ACLR
in_reset => in_data_buffer[48].ACLR
in_reset => in_data_buffer[49].ACLR
in_reset => in_data_buffer[50].ACLR
in_reset => in_data_buffer[51].ACLR
in_reset => in_data_buffer[52].ACLR
in_reset => in_data_buffer[53].ACLR
in_reset => in_data_buffer[54].ACLR
in_reset => in_data_buffer[55].ACLR
in_reset => in_data_buffer[56].ACLR
in_reset => in_data_buffer[57].ACLR
in_reset => in_data_buffer[58].ACLR
in_reset => in_data_buffer[59].ACLR
in_reset => in_data_buffer[60].ACLR
in_reset => in_data_buffer[61].ACLR
in_reset => in_data_buffer[62].ACLR
in_reset => in_data_buffer[63].ACLR
in_reset => in_data_buffer[64].ACLR
in_reset => in_data_buffer[65].ACLR
in_reset => in_data_buffer[66].ACLR
in_reset => in_data_buffer[67].ACLR
in_reset => in_data_buffer[68].ACLR
in_reset => in_data_buffer[69].ACLR
in_reset => in_data_buffer[70].ACLR
in_reset => in_data_buffer[71].ACLR
in_reset => in_data_buffer[72].ACLR
in_reset => in_data_buffer[73].ACLR
in_reset => in_data_buffer[74].ACLR
in_reset => in_data_buffer[75].ACLR
in_reset => in_data_buffer[76].ACLR
in_reset => in_data_buffer[77].ACLR
in_reset => in_data_buffer[78].ACLR
in_reset => in_data_buffer[79].ACLR
in_reset => in_data_buffer[80].ACLR
in_reset => in_data_buffer[81].ACLR
in_reset => in_data_buffer[82].ACLR
in_reset => in_data_buffer[83].ACLR
in_reset => in_data_buffer[84].ACLR
in_reset => in_data_buffer[85].ACLR
in_reset => in_data_buffer[86].ACLR
in_reset => in_data_buffer[87].ACLR
in_reset => in_data_buffer[88].ACLR
in_reset => in_data_buffer[89].ACLR
in_reset => in_data_buffer[90].ACLR
in_reset => in_data_buffer[91].ACLR
in_reset => in_data_buffer[92].ACLR
in_reset => in_data_buffer[93].ACLR
in_reset => in_data_buffer[94].ACLR
in_reset => in_data_buffer[95].ACLR
in_reset => in_data_buffer[96].ACLR
in_reset => in_data_buffer[97].ACLR
in_reset => in_data_buffer[98].ACLR
in_reset => in_data_buffer[99].ACLR
in_reset => in_data_buffer[100].ACLR
in_reset => in_data_buffer[101].ACLR
in_reset => in_data_buffer[102].ACLR
in_reset => in_data_buffer[103].ACLR
in_reset => _.IN1
in_valid => take_in_data.IN1
in_data[0] => in_data_buffer[0].DATAIN
in_data[1] => in_data_buffer[1].DATAIN
in_data[2] => in_data_buffer[2].DATAIN
in_data[3] => in_data_buffer[3].DATAIN
in_data[4] => in_data_buffer[4].DATAIN
in_data[5] => in_data_buffer[5].DATAIN
in_data[6] => in_data_buffer[6].DATAIN
in_data[7] => in_data_buffer[7].DATAIN
in_data[8] => in_data_buffer[8].DATAIN
in_data[9] => in_data_buffer[9].DATAIN
in_data[10] => in_data_buffer[10].DATAIN
in_data[11] => in_data_buffer[11].DATAIN
in_data[12] => in_data_buffer[12].DATAIN
in_data[13] => in_data_buffer[13].DATAIN
in_data[14] => in_data_buffer[14].DATAIN
in_data[15] => in_data_buffer[15].DATAIN
in_data[16] => in_data_buffer[16].DATAIN
in_data[17] => in_data_buffer[17].DATAIN
in_data[18] => in_data_buffer[18].DATAIN
in_data[19] => in_data_buffer[19].DATAIN
in_data[20] => in_data_buffer[20].DATAIN
in_data[21] => in_data_buffer[21].DATAIN
in_data[22] => in_data_buffer[22].DATAIN
in_data[23] => in_data_buffer[23].DATAIN
in_data[24] => in_data_buffer[24].DATAIN
in_data[25] => in_data_buffer[25].DATAIN
in_data[26] => in_data_buffer[26].DATAIN
in_data[27] => in_data_buffer[27].DATAIN
in_data[28] => in_data_buffer[28].DATAIN
in_data[29] => in_data_buffer[29].DATAIN
in_data[30] => in_data_buffer[30].DATAIN
in_data[31] => in_data_buffer[31].DATAIN
in_data[32] => in_data_buffer[32].DATAIN
in_data[33] => in_data_buffer[33].DATAIN
in_data[34] => in_data_buffer[34].DATAIN
in_data[35] => in_data_buffer[35].DATAIN
in_data[36] => in_data_buffer[36].DATAIN
in_data[37] => in_data_buffer[37].DATAIN
in_data[38] => in_data_buffer[38].DATAIN
in_data[39] => in_data_buffer[39].DATAIN
in_data[40] => in_data_buffer[40].DATAIN
in_data[41] => in_data_buffer[41].DATAIN
in_data[42] => in_data_buffer[42].DATAIN
in_data[43] => in_data_buffer[43].DATAIN
in_data[44] => in_data_buffer[44].DATAIN
in_data[45] => in_data_buffer[45].DATAIN
in_data[46] => in_data_buffer[46].DATAIN
in_data[47] => in_data_buffer[47].DATAIN
in_data[48] => in_data_buffer[48].DATAIN
in_data[49] => in_data_buffer[49].DATAIN
in_data[50] => in_data_buffer[50].DATAIN
in_data[51] => in_data_buffer[51].DATAIN
in_data[52] => in_data_buffer[52].DATAIN
in_data[53] => in_data_buffer[53].DATAIN
in_data[54] => in_data_buffer[54].DATAIN
in_data[55] => in_data_buffer[55].DATAIN
in_data[56] => in_data_buffer[56].DATAIN
in_data[57] => in_data_buffer[57].DATAIN
in_data[58] => in_data_buffer[58].DATAIN
in_data[59] => in_data_buffer[59].DATAIN
in_data[60] => in_data_buffer[60].DATAIN
in_data[61] => in_data_buffer[61].DATAIN
in_data[62] => in_data_buffer[62].DATAIN
in_data[63] => in_data_buffer[63].DATAIN
in_data[64] => in_data_buffer[64].DATAIN
in_data[65] => in_data_buffer[65].DATAIN
in_data[66] => in_data_buffer[66].DATAIN
in_data[67] => in_data_buffer[67].DATAIN
in_data[68] => in_data_buffer[68].DATAIN
in_data[69] => in_data_buffer[69].DATAIN
in_data[70] => in_data_buffer[70].DATAIN
in_data[71] => in_data_buffer[71].DATAIN
in_data[72] => in_data_buffer[72].DATAIN
in_data[73] => in_data_buffer[73].DATAIN
in_data[74] => in_data_buffer[74].DATAIN
in_data[75] => in_data_buffer[75].DATAIN
in_data[76] => in_data_buffer[76].DATAIN
in_data[77] => in_data_buffer[77].DATAIN
in_data[78] => in_data_buffer[78].DATAIN
in_data[79] => in_data_buffer[79].DATAIN
in_data[80] => in_data_buffer[80].DATAIN
in_data[81] => in_data_buffer[81].DATAIN
in_data[82] => in_data_buffer[82].DATAIN
in_data[83] => in_data_buffer[83].DATAIN
in_data[84] => in_data_buffer[84].DATAIN
in_data[85] => in_data_buffer[85].DATAIN
in_data[86] => in_data_buffer[86].DATAIN
in_data[87] => in_data_buffer[87].DATAIN
in_data[88] => in_data_buffer[88].DATAIN
in_data[89] => in_data_buffer[89].DATAIN
in_data[90] => in_data_buffer[90].DATAIN
in_data[91] => in_data_buffer[91].DATAIN
in_data[92] => in_data_buffer[92].DATAIN
in_data[93] => in_data_buffer[93].DATAIN
in_data[94] => in_data_buffer[94].DATAIN
in_data[95] => in_data_buffer[95].DATAIN
in_data[96] => in_data_buffer[96].DATAIN
in_data[97] => in_data_buffer[97].DATAIN
in_data[98] => in_data_buffer[98].DATAIN
in_data[99] => in_data_buffer[99].DATAIN
in_data[100] => in_data_buffer[100].DATAIN
in_data[101] => in_data_buffer[101].DATAIN
in_data[102] => in_data_buffer[102].DATAIN
in_data[103] => in_data_buffer[103].DATAIN
out_clk => out_clk.IN1
out_reset => out_data_buffer[0].ACLR
out_reset => out_data_buffer[1].ACLR
out_reset => out_data_buffer[2].ACLR
out_reset => out_data_buffer[3].ACLR
out_reset => out_data_buffer[4].ACLR
out_reset => out_data_buffer[5].ACLR
out_reset => out_data_buffer[6].ACLR
out_reset => out_data_buffer[7].ACLR
out_reset => out_data_buffer[8].ACLR
out_reset => out_data_buffer[9].ACLR
out_reset => out_data_buffer[10].ACLR
out_reset => out_data_buffer[11].ACLR
out_reset => out_data_buffer[12].ACLR
out_reset => out_data_buffer[13].ACLR
out_reset => out_data_buffer[14].ACLR
out_reset => out_data_buffer[15].ACLR
out_reset => out_data_buffer[16].ACLR
out_reset => out_data_buffer[17].ACLR
out_reset => out_data_buffer[18].ACLR
out_reset => out_data_buffer[19].ACLR
out_reset => out_data_buffer[20].ACLR
out_reset => out_data_buffer[21].ACLR
out_reset => out_data_buffer[22].ACLR
out_reset => out_data_buffer[23].ACLR
out_reset => out_data_buffer[24].ACLR
out_reset => out_data_buffer[25].ACLR
out_reset => out_data_buffer[26].ACLR
out_reset => out_data_buffer[27].ACLR
out_reset => out_data_buffer[28].ACLR
out_reset => out_data_buffer[29].ACLR
out_reset => out_data_buffer[30].ACLR
out_reset => out_data_buffer[31].ACLR
out_reset => out_data_buffer[32].ACLR
out_reset => out_data_buffer[33].ACLR
out_reset => out_data_buffer[34].ACLR
out_reset => out_data_buffer[35].ACLR
out_reset => out_data_buffer[36].ACLR
out_reset => out_data_buffer[37].ACLR
out_reset => out_data_buffer[38].ACLR
out_reset => out_data_buffer[39].ACLR
out_reset => out_data_buffer[40].ACLR
out_reset => out_data_buffer[41].ACLR
out_reset => out_data_buffer[42].ACLR
out_reset => out_data_buffer[43].ACLR
out_reset => out_data_buffer[44].ACLR
out_reset => out_data_buffer[45].ACLR
out_reset => out_data_buffer[46].ACLR
out_reset => out_data_buffer[47].ACLR
out_reset => out_data_buffer[48].ACLR
out_reset => out_data_buffer[49].ACLR
out_reset => out_data_buffer[50].ACLR
out_reset => out_data_buffer[51].ACLR
out_reset => out_data_buffer[52].ACLR
out_reset => out_data_buffer[53].ACLR
out_reset => out_data_buffer[54].ACLR
out_reset => out_data_buffer[55].ACLR
out_reset => out_data_buffer[56].ACLR
out_reset => out_data_buffer[57].ACLR
out_reset => out_data_buffer[58].ACLR
out_reset => out_data_buffer[59].ACLR
out_reset => out_data_buffer[60].ACLR
out_reset => out_data_buffer[61].ACLR
out_reset => out_data_buffer[62].ACLR
out_reset => out_data_buffer[63].ACLR
out_reset => out_data_buffer[64].ACLR
out_reset => out_data_buffer[65].ACLR
out_reset => out_data_buffer[66].ACLR
out_reset => out_data_buffer[67].ACLR
out_reset => out_data_buffer[68].ACLR
out_reset => out_data_buffer[69].ACLR
out_reset => out_data_buffer[70].ACLR
out_reset => out_data_buffer[71].ACLR
out_reset => out_data_buffer[72].ACLR
out_reset => out_data_buffer[73].ACLR
out_reset => out_data_buffer[74].ACLR
out_reset => out_data_buffer[75].ACLR
out_reset => out_data_buffer[76].ACLR
out_reset => out_data_buffer[77].ACLR
out_reset => out_data_buffer[78].ACLR
out_reset => out_data_buffer[79].ACLR
out_reset => out_data_buffer[80].ACLR
out_reset => out_data_buffer[81].ACLR
out_reset => out_data_buffer[82].ACLR
out_reset => out_data_buffer[83].ACLR
out_reset => out_data_buffer[84].ACLR
out_reset => out_data_buffer[85].ACLR
out_reset => out_data_buffer[86].ACLR
out_reset => out_data_buffer[87].ACLR
out_reset => out_data_buffer[88].ACLR
out_reset => out_data_buffer[89].ACLR
out_reset => out_data_buffer[90].ACLR
out_reset => out_data_buffer[91].ACLR
out_reset => out_data_buffer[92].ACLR
out_reset => out_data_buffer[93].ACLR
out_reset => out_data_buffer[94].ACLR
out_reset => out_data_buffer[95].ACLR
out_reset => out_data_buffer[96].ACLR
out_reset => out_data_buffer[97].ACLR
out_reset => out_data_buffer[98].ACLR
out_reset => out_data_buffer[99].ACLR
out_reset => out_data_buffer[100].ACLR
out_reset => out_data_buffer[101].ACLR
out_reset => out_data_buffer[102].ACLR
out_reset => out_data_buffer[103].ACLR
out_reset => out_data_toggle_flopped.ACLR
out_reset => _.IN1
out_ready => out_data_taken.IN1


|main|Proyecto:u1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|main|Proyecto:u1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|main|Proyecto:u1|altera_avalon_st_handshake_clock_crosser:crosser_002
in_clk => in_clk.IN1
in_reset => in_reset.IN1
out_clk => out_clk.IN1
out_reset => out_reset.IN1
in_valid => in_valid.IN1
in_data[0] => in_payload[0].IN1
in_data[1] => in_payload[1].IN1
in_data[2] => in_payload[2].IN1
in_data[3] => in_payload[3].IN1
in_data[4] => in_payload[4].IN1
in_data[5] => in_payload[5].IN1
in_data[6] => in_payload[6].IN1
in_data[7] => in_payload[7].IN1
in_data[8] => in_payload[8].IN1
in_data[9] => in_payload[9].IN1
in_data[10] => in_payload[10].IN1
in_data[11] => in_payload[11].IN1
in_data[12] => in_payload[12].IN1
in_data[13] => in_payload[13].IN1
in_data[14] => in_payload[14].IN1
in_data[15] => in_payload[15].IN1
in_data[16] => in_payload[16].IN1
in_data[17] => in_payload[17].IN1
in_data[18] => in_payload[18].IN1
in_data[19] => in_payload[19].IN1
in_data[20] => in_payload[20].IN1
in_data[21] => in_payload[21].IN1
in_data[22] => in_payload[22].IN1
in_data[23] => in_payload[23].IN1
in_data[24] => in_payload[24].IN1
in_data[25] => in_payload[25].IN1
in_data[26] => in_payload[26].IN1
in_data[27] => in_payload[27].IN1
in_data[28] => in_payload[28].IN1
in_data[29] => in_payload[29].IN1
in_data[30] => in_payload[30].IN1
in_data[31] => in_payload[31].IN1
in_data[32] => in_payload[32].IN1
in_data[33] => in_payload[33].IN1
in_data[34] => in_payload[34].IN1
in_data[35] => in_payload[35].IN1
in_data[36] => in_payload[36].IN1
in_data[37] => in_payload[37].IN1
in_data[38] => in_payload[38].IN1
in_data[39] => in_payload[39].IN1
in_data[40] => in_payload[40].IN1
in_data[41] => in_payload[41].IN1
in_data[42] => in_payload[42].IN1
in_data[43] => in_payload[43].IN1
in_data[44] => in_payload[44].IN1
in_data[45] => in_payload[45].IN1
in_data[46] => in_payload[46].IN1
in_data[47] => in_payload[47].IN1
in_data[48] => in_payload[48].IN1
in_data[49] => in_payload[49].IN1
in_data[50] => in_payload[50].IN1
in_data[51] => in_payload[51].IN1
in_data[52] => in_payload[52].IN1
in_data[53] => in_payload[53].IN1
in_data[54] => in_payload[54].IN1
in_data[55] => in_payload[55].IN1
in_data[56] => in_payload[56].IN1
in_data[57] => in_payload[57].IN1
in_data[58] => in_payload[58].IN1
in_data[59] => in_payload[59].IN1
in_data[60] => in_payload[60].IN1
in_data[61] => in_payload[61].IN1
in_data[62] => in_payload[62].IN1
in_data[63] => in_payload[63].IN1
in_data[64] => in_payload[64].IN1
in_data[65] => in_payload[65].IN1
in_data[66] => in_payload[66].IN1
in_data[67] => in_payload[67].IN1
in_data[68] => in_payload[68].IN1
in_data[69] => in_payload[69].IN1
in_data[70] => in_payload[70].IN1
in_data[71] => in_payload[71].IN1
in_data[72] => in_payload[72].IN1
in_data[73] => in_payload[73].IN1
in_data[74] => in_payload[74].IN1
in_data[75] => in_payload[75].IN1
in_data[76] => in_payload[76].IN1
in_data[77] => in_payload[77].IN1
in_data[78] => in_payload[78].IN1
in_data[79] => in_payload[79].IN1
in_data[80] => in_payload[80].IN1
in_data[81] => in_payload[81].IN1
in_data[82] => in_payload[82].IN1
in_data[83] => in_payload[83].IN1
in_data[84] => in_payload[84].IN1
in_data[85] => in_payload[85].IN1
in_data[86] => in_payload[86].IN1
in_data[87] => in_payload[87].IN1
in_data[88] => in_payload[88].IN1
in_channel[0] => in_payload[91].IN1
in_channel[1] => in_payload[92].IN1
in_channel[2] => in_payload[93].IN1
in_channel[3] => in_payload[94].IN1
in_channel[4] => in_payload[95].IN1
in_channel[5] => in_payload[96].IN1
in_channel[6] => in_payload[97].IN1
in_channel[7] => in_payload[98].IN1
in_channel[8] => in_payload[99].IN1
in_channel[9] => in_payload[100].IN1
in_channel[10] => in_payload[101].IN1
in_channel[11] => in_payload[102].IN1
in_channel[12] => in_payload[103].IN1
in_error[0] => ~NO_FANOUT~
in_startofpacket => in_payload[90].IN1
in_endofpacket => in_payload[89].IN1
in_empty[0] => ~NO_FANOUT~
out_ready => out_ready.IN1


|main|Proyecto:u1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer
in_clk => in_clk.IN1
in_reset => in_data_toggle.ACLR
in_reset => in_data_buffer[0].ACLR
in_reset => in_data_buffer[1].ACLR
in_reset => in_data_buffer[2].ACLR
in_reset => in_data_buffer[3].ACLR
in_reset => in_data_buffer[4].ACLR
in_reset => in_data_buffer[5].ACLR
in_reset => in_data_buffer[6].ACLR
in_reset => in_data_buffer[7].ACLR
in_reset => in_data_buffer[8].ACLR
in_reset => in_data_buffer[9].ACLR
in_reset => in_data_buffer[10].ACLR
in_reset => in_data_buffer[11].ACLR
in_reset => in_data_buffer[12].ACLR
in_reset => in_data_buffer[13].ACLR
in_reset => in_data_buffer[14].ACLR
in_reset => in_data_buffer[15].ACLR
in_reset => in_data_buffer[16].ACLR
in_reset => in_data_buffer[17].ACLR
in_reset => in_data_buffer[18].ACLR
in_reset => in_data_buffer[19].ACLR
in_reset => in_data_buffer[20].ACLR
in_reset => in_data_buffer[21].ACLR
in_reset => in_data_buffer[22].ACLR
in_reset => in_data_buffer[23].ACLR
in_reset => in_data_buffer[24].ACLR
in_reset => in_data_buffer[25].ACLR
in_reset => in_data_buffer[26].ACLR
in_reset => in_data_buffer[27].ACLR
in_reset => in_data_buffer[28].ACLR
in_reset => in_data_buffer[29].ACLR
in_reset => in_data_buffer[30].ACLR
in_reset => in_data_buffer[31].ACLR
in_reset => in_data_buffer[32].ACLR
in_reset => in_data_buffer[33].ACLR
in_reset => in_data_buffer[34].ACLR
in_reset => in_data_buffer[35].ACLR
in_reset => in_data_buffer[36].ACLR
in_reset => in_data_buffer[37].ACLR
in_reset => in_data_buffer[38].ACLR
in_reset => in_data_buffer[39].ACLR
in_reset => in_data_buffer[40].ACLR
in_reset => in_data_buffer[41].ACLR
in_reset => in_data_buffer[42].ACLR
in_reset => in_data_buffer[43].ACLR
in_reset => in_data_buffer[44].ACLR
in_reset => in_data_buffer[45].ACLR
in_reset => in_data_buffer[46].ACLR
in_reset => in_data_buffer[47].ACLR
in_reset => in_data_buffer[48].ACLR
in_reset => in_data_buffer[49].ACLR
in_reset => in_data_buffer[50].ACLR
in_reset => in_data_buffer[51].ACLR
in_reset => in_data_buffer[52].ACLR
in_reset => in_data_buffer[53].ACLR
in_reset => in_data_buffer[54].ACLR
in_reset => in_data_buffer[55].ACLR
in_reset => in_data_buffer[56].ACLR
in_reset => in_data_buffer[57].ACLR
in_reset => in_data_buffer[58].ACLR
in_reset => in_data_buffer[59].ACLR
in_reset => in_data_buffer[60].ACLR
in_reset => in_data_buffer[61].ACLR
in_reset => in_data_buffer[62].ACLR
in_reset => in_data_buffer[63].ACLR
in_reset => in_data_buffer[64].ACLR
in_reset => in_data_buffer[65].ACLR
in_reset => in_data_buffer[66].ACLR
in_reset => in_data_buffer[67].ACLR
in_reset => in_data_buffer[68].ACLR
in_reset => in_data_buffer[69].ACLR
in_reset => in_data_buffer[70].ACLR
in_reset => in_data_buffer[71].ACLR
in_reset => in_data_buffer[72].ACLR
in_reset => in_data_buffer[73].ACLR
in_reset => in_data_buffer[74].ACLR
in_reset => in_data_buffer[75].ACLR
in_reset => in_data_buffer[76].ACLR
in_reset => in_data_buffer[77].ACLR
in_reset => in_data_buffer[78].ACLR
in_reset => in_data_buffer[79].ACLR
in_reset => in_data_buffer[80].ACLR
in_reset => in_data_buffer[81].ACLR
in_reset => in_data_buffer[82].ACLR
in_reset => in_data_buffer[83].ACLR
in_reset => in_data_buffer[84].ACLR
in_reset => in_data_buffer[85].ACLR
in_reset => in_data_buffer[86].ACLR
in_reset => in_data_buffer[87].ACLR
in_reset => in_data_buffer[88].ACLR
in_reset => in_data_buffer[89].ACLR
in_reset => in_data_buffer[90].ACLR
in_reset => in_data_buffer[91].ACLR
in_reset => in_data_buffer[92].ACLR
in_reset => in_data_buffer[93].ACLR
in_reset => in_data_buffer[94].ACLR
in_reset => in_data_buffer[95].ACLR
in_reset => in_data_buffer[96].ACLR
in_reset => in_data_buffer[97].ACLR
in_reset => in_data_buffer[98].ACLR
in_reset => in_data_buffer[99].ACLR
in_reset => in_data_buffer[100].ACLR
in_reset => in_data_buffer[101].ACLR
in_reset => in_data_buffer[102].ACLR
in_reset => in_data_buffer[103].ACLR
in_reset => _.IN1
in_valid => take_in_data.IN1
in_data[0] => in_data_buffer[0].DATAIN
in_data[1] => in_data_buffer[1].DATAIN
in_data[2] => in_data_buffer[2].DATAIN
in_data[3] => in_data_buffer[3].DATAIN
in_data[4] => in_data_buffer[4].DATAIN
in_data[5] => in_data_buffer[5].DATAIN
in_data[6] => in_data_buffer[6].DATAIN
in_data[7] => in_data_buffer[7].DATAIN
in_data[8] => in_data_buffer[8].DATAIN
in_data[9] => in_data_buffer[9].DATAIN
in_data[10] => in_data_buffer[10].DATAIN
in_data[11] => in_data_buffer[11].DATAIN
in_data[12] => in_data_buffer[12].DATAIN
in_data[13] => in_data_buffer[13].DATAIN
in_data[14] => in_data_buffer[14].DATAIN
in_data[15] => in_data_buffer[15].DATAIN
in_data[16] => in_data_buffer[16].DATAIN
in_data[17] => in_data_buffer[17].DATAIN
in_data[18] => in_data_buffer[18].DATAIN
in_data[19] => in_data_buffer[19].DATAIN
in_data[20] => in_data_buffer[20].DATAIN
in_data[21] => in_data_buffer[21].DATAIN
in_data[22] => in_data_buffer[22].DATAIN
in_data[23] => in_data_buffer[23].DATAIN
in_data[24] => in_data_buffer[24].DATAIN
in_data[25] => in_data_buffer[25].DATAIN
in_data[26] => in_data_buffer[26].DATAIN
in_data[27] => in_data_buffer[27].DATAIN
in_data[28] => in_data_buffer[28].DATAIN
in_data[29] => in_data_buffer[29].DATAIN
in_data[30] => in_data_buffer[30].DATAIN
in_data[31] => in_data_buffer[31].DATAIN
in_data[32] => in_data_buffer[32].DATAIN
in_data[33] => in_data_buffer[33].DATAIN
in_data[34] => in_data_buffer[34].DATAIN
in_data[35] => in_data_buffer[35].DATAIN
in_data[36] => in_data_buffer[36].DATAIN
in_data[37] => in_data_buffer[37].DATAIN
in_data[38] => in_data_buffer[38].DATAIN
in_data[39] => in_data_buffer[39].DATAIN
in_data[40] => in_data_buffer[40].DATAIN
in_data[41] => in_data_buffer[41].DATAIN
in_data[42] => in_data_buffer[42].DATAIN
in_data[43] => in_data_buffer[43].DATAIN
in_data[44] => in_data_buffer[44].DATAIN
in_data[45] => in_data_buffer[45].DATAIN
in_data[46] => in_data_buffer[46].DATAIN
in_data[47] => in_data_buffer[47].DATAIN
in_data[48] => in_data_buffer[48].DATAIN
in_data[49] => in_data_buffer[49].DATAIN
in_data[50] => in_data_buffer[50].DATAIN
in_data[51] => in_data_buffer[51].DATAIN
in_data[52] => in_data_buffer[52].DATAIN
in_data[53] => in_data_buffer[53].DATAIN
in_data[54] => in_data_buffer[54].DATAIN
in_data[55] => in_data_buffer[55].DATAIN
in_data[56] => in_data_buffer[56].DATAIN
in_data[57] => in_data_buffer[57].DATAIN
in_data[58] => in_data_buffer[58].DATAIN
in_data[59] => in_data_buffer[59].DATAIN
in_data[60] => in_data_buffer[60].DATAIN
in_data[61] => in_data_buffer[61].DATAIN
in_data[62] => in_data_buffer[62].DATAIN
in_data[63] => in_data_buffer[63].DATAIN
in_data[64] => in_data_buffer[64].DATAIN
in_data[65] => in_data_buffer[65].DATAIN
in_data[66] => in_data_buffer[66].DATAIN
in_data[67] => in_data_buffer[67].DATAIN
in_data[68] => in_data_buffer[68].DATAIN
in_data[69] => in_data_buffer[69].DATAIN
in_data[70] => in_data_buffer[70].DATAIN
in_data[71] => in_data_buffer[71].DATAIN
in_data[72] => in_data_buffer[72].DATAIN
in_data[73] => in_data_buffer[73].DATAIN
in_data[74] => in_data_buffer[74].DATAIN
in_data[75] => in_data_buffer[75].DATAIN
in_data[76] => in_data_buffer[76].DATAIN
in_data[77] => in_data_buffer[77].DATAIN
in_data[78] => in_data_buffer[78].DATAIN
in_data[79] => in_data_buffer[79].DATAIN
in_data[80] => in_data_buffer[80].DATAIN
in_data[81] => in_data_buffer[81].DATAIN
in_data[82] => in_data_buffer[82].DATAIN
in_data[83] => in_data_buffer[83].DATAIN
in_data[84] => in_data_buffer[84].DATAIN
in_data[85] => in_data_buffer[85].DATAIN
in_data[86] => in_data_buffer[86].DATAIN
in_data[87] => in_data_buffer[87].DATAIN
in_data[88] => in_data_buffer[88].DATAIN
in_data[89] => in_data_buffer[89].DATAIN
in_data[90] => in_data_buffer[90].DATAIN
in_data[91] => in_data_buffer[91].DATAIN
in_data[92] => in_data_buffer[92].DATAIN
in_data[93] => in_data_buffer[93].DATAIN
in_data[94] => in_data_buffer[94].DATAIN
in_data[95] => in_data_buffer[95].DATAIN
in_data[96] => in_data_buffer[96].DATAIN
in_data[97] => in_data_buffer[97].DATAIN
in_data[98] => in_data_buffer[98].DATAIN
in_data[99] => in_data_buffer[99].DATAIN
in_data[100] => in_data_buffer[100].DATAIN
in_data[101] => in_data_buffer[101].DATAIN
in_data[102] => in_data_buffer[102].DATAIN
in_data[103] => in_data_buffer[103].DATAIN
out_clk => out_clk.IN1
out_reset => out_data_buffer[0].ACLR
out_reset => out_data_buffer[1].ACLR
out_reset => out_data_buffer[2].ACLR
out_reset => out_data_buffer[3].ACLR
out_reset => out_data_buffer[4].ACLR
out_reset => out_data_buffer[5].ACLR
out_reset => out_data_buffer[6].ACLR
out_reset => out_data_buffer[7].ACLR
out_reset => out_data_buffer[8].ACLR
out_reset => out_data_buffer[9].ACLR
out_reset => out_data_buffer[10].ACLR
out_reset => out_data_buffer[11].ACLR
out_reset => out_data_buffer[12].ACLR
out_reset => out_data_buffer[13].ACLR
out_reset => out_data_buffer[14].ACLR
out_reset => out_data_buffer[15].ACLR
out_reset => out_data_buffer[16].ACLR
out_reset => out_data_buffer[17].ACLR
out_reset => out_data_buffer[18].ACLR
out_reset => out_data_buffer[19].ACLR
out_reset => out_data_buffer[20].ACLR
out_reset => out_data_buffer[21].ACLR
out_reset => out_data_buffer[22].ACLR
out_reset => out_data_buffer[23].ACLR
out_reset => out_data_buffer[24].ACLR
out_reset => out_data_buffer[25].ACLR
out_reset => out_data_buffer[26].ACLR
out_reset => out_data_buffer[27].ACLR
out_reset => out_data_buffer[28].ACLR
out_reset => out_data_buffer[29].ACLR
out_reset => out_data_buffer[30].ACLR
out_reset => out_data_buffer[31].ACLR
out_reset => out_data_buffer[32].ACLR
out_reset => out_data_buffer[33].ACLR
out_reset => out_data_buffer[34].ACLR
out_reset => out_data_buffer[35].ACLR
out_reset => out_data_buffer[36].ACLR
out_reset => out_data_buffer[37].ACLR
out_reset => out_data_buffer[38].ACLR
out_reset => out_data_buffer[39].ACLR
out_reset => out_data_buffer[40].ACLR
out_reset => out_data_buffer[41].ACLR
out_reset => out_data_buffer[42].ACLR
out_reset => out_data_buffer[43].ACLR
out_reset => out_data_buffer[44].ACLR
out_reset => out_data_buffer[45].ACLR
out_reset => out_data_buffer[46].ACLR
out_reset => out_data_buffer[47].ACLR
out_reset => out_data_buffer[48].ACLR
out_reset => out_data_buffer[49].ACLR
out_reset => out_data_buffer[50].ACLR
out_reset => out_data_buffer[51].ACLR
out_reset => out_data_buffer[52].ACLR
out_reset => out_data_buffer[53].ACLR
out_reset => out_data_buffer[54].ACLR
out_reset => out_data_buffer[55].ACLR
out_reset => out_data_buffer[56].ACLR
out_reset => out_data_buffer[57].ACLR
out_reset => out_data_buffer[58].ACLR
out_reset => out_data_buffer[59].ACLR
out_reset => out_data_buffer[60].ACLR
out_reset => out_data_buffer[61].ACLR
out_reset => out_data_buffer[62].ACLR
out_reset => out_data_buffer[63].ACLR
out_reset => out_data_buffer[64].ACLR
out_reset => out_data_buffer[65].ACLR
out_reset => out_data_buffer[66].ACLR
out_reset => out_data_buffer[67].ACLR
out_reset => out_data_buffer[68].ACLR
out_reset => out_data_buffer[69].ACLR
out_reset => out_data_buffer[70].ACLR
out_reset => out_data_buffer[71].ACLR
out_reset => out_data_buffer[72].ACLR
out_reset => out_data_buffer[73].ACLR
out_reset => out_data_buffer[74].ACLR
out_reset => out_data_buffer[75].ACLR
out_reset => out_data_buffer[76].ACLR
out_reset => out_data_buffer[77].ACLR
out_reset => out_data_buffer[78].ACLR
out_reset => out_data_buffer[79].ACLR
out_reset => out_data_buffer[80].ACLR
out_reset => out_data_buffer[81].ACLR
out_reset => out_data_buffer[82].ACLR
out_reset => out_data_buffer[83].ACLR
out_reset => out_data_buffer[84].ACLR
out_reset => out_data_buffer[85].ACLR
out_reset => out_data_buffer[86].ACLR
out_reset => out_data_buffer[87].ACLR
out_reset => out_data_buffer[88].ACLR
out_reset => out_data_buffer[89].ACLR
out_reset => out_data_buffer[90].ACLR
out_reset => out_data_buffer[91].ACLR
out_reset => out_data_buffer[92].ACLR
out_reset => out_data_buffer[93].ACLR
out_reset => out_data_buffer[94].ACLR
out_reset => out_data_buffer[95].ACLR
out_reset => out_data_buffer[96].ACLR
out_reset => out_data_buffer[97].ACLR
out_reset => out_data_buffer[98].ACLR
out_reset => out_data_buffer[99].ACLR
out_reset => out_data_buffer[100].ACLR
out_reset => out_data_buffer[101].ACLR
out_reset => out_data_buffer[102].ACLR
out_reset => out_data_buffer[103].ACLR
out_reset => out_data_toggle_flopped.ACLR
out_reset => _.IN1
out_ready => out_data_taken.IN1


|main|Proyecto:u1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|main|Proyecto:u1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|main|Proyecto:u1|altera_avalon_st_handshake_clock_crosser:crosser_003
in_clk => in_clk.IN1
in_reset => in_reset.IN1
out_clk => out_clk.IN1
out_reset => out_reset.IN1
in_valid => in_valid.IN1
in_data[0] => in_payload[0].IN1
in_data[1] => in_payload[1].IN1
in_data[2] => in_payload[2].IN1
in_data[3] => in_payload[3].IN1
in_data[4] => in_payload[4].IN1
in_data[5] => in_payload[5].IN1
in_data[6] => in_payload[6].IN1
in_data[7] => in_payload[7].IN1
in_data[8] => in_payload[8].IN1
in_data[9] => in_payload[9].IN1
in_data[10] => in_payload[10].IN1
in_data[11] => in_payload[11].IN1
in_data[12] => in_payload[12].IN1
in_data[13] => in_payload[13].IN1
in_data[14] => in_payload[14].IN1
in_data[15] => in_payload[15].IN1
in_data[16] => in_payload[16].IN1
in_data[17] => in_payload[17].IN1
in_data[18] => in_payload[18].IN1
in_data[19] => in_payload[19].IN1
in_data[20] => in_payload[20].IN1
in_data[21] => in_payload[21].IN1
in_data[22] => in_payload[22].IN1
in_data[23] => in_payload[23].IN1
in_data[24] => in_payload[24].IN1
in_data[25] => in_payload[25].IN1
in_data[26] => in_payload[26].IN1
in_data[27] => in_payload[27].IN1
in_data[28] => in_payload[28].IN1
in_data[29] => in_payload[29].IN1
in_data[30] => in_payload[30].IN1
in_data[31] => in_payload[31].IN1
in_data[32] => in_payload[32].IN1
in_data[33] => in_payload[33].IN1
in_data[34] => in_payload[34].IN1
in_data[35] => in_payload[35].IN1
in_data[36] => in_payload[36].IN1
in_data[37] => in_payload[37].IN1
in_data[38] => in_payload[38].IN1
in_data[39] => in_payload[39].IN1
in_data[40] => in_payload[40].IN1
in_data[41] => in_payload[41].IN1
in_data[42] => in_payload[42].IN1
in_data[43] => in_payload[43].IN1
in_data[44] => in_payload[44].IN1
in_data[45] => in_payload[45].IN1
in_data[46] => in_payload[46].IN1
in_data[47] => in_payload[47].IN1
in_data[48] => in_payload[48].IN1
in_data[49] => in_payload[49].IN1
in_data[50] => in_payload[50].IN1
in_data[51] => in_payload[51].IN1
in_data[52] => in_payload[52].IN1
in_data[53] => in_payload[53].IN1
in_data[54] => in_payload[54].IN1
in_data[55] => in_payload[55].IN1
in_data[56] => in_payload[56].IN1
in_data[57] => in_payload[57].IN1
in_data[58] => in_payload[58].IN1
in_data[59] => in_payload[59].IN1
in_data[60] => in_payload[60].IN1
in_data[61] => in_payload[61].IN1
in_data[62] => in_payload[62].IN1
in_data[63] => in_payload[63].IN1
in_data[64] => in_payload[64].IN1
in_data[65] => in_payload[65].IN1
in_data[66] => in_payload[66].IN1
in_data[67] => in_payload[67].IN1
in_data[68] => in_payload[68].IN1
in_data[69] => in_payload[69].IN1
in_data[70] => in_payload[70].IN1
in_data[71] => in_payload[71].IN1
in_data[72] => in_payload[72].IN1
in_data[73] => in_payload[73].IN1
in_data[74] => in_payload[74].IN1
in_data[75] => in_payload[75].IN1
in_data[76] => in_payload[76].IN1
in_data[77] => in_payload[77].IN1
in_data[78] => in_payload[78].IN1
in_data[79] => in_payload[79].IN1
in_data[80] => in_payload[80].IN1
in_data[81] => in_payload[81].IN1
in_data[82] => in_payload[82].IN1
in_data[83] => in_payload[83].IN1
in_data[84] => in_payload[84].IN1
in_data[85] => in_payload[85].IN1
in_data[86] => in_payload[86].IN1
in_data[87] => in_payload[87].IN1
in_data[88] => in_payload[88].IN1
in_channel[0] => in_payload[91].IN1
in_channel[1] => in_payload[92].IN1
in_channel[2] => in_payload[93].IN1
in_channel[3] => in_payload[94].IN1
in_channel[4] => in_payload[95].IN1
in_channel[5] => in_payload[96].IN1
in_channel[6] => in_payload[97].IN1
in_channel[7] => in_payload[98].IN1
in_channel[8] => in_payload[99].IN1
in_channel[9] => in_payload[100].IN1
in_channel[10] => in_payload[101].IN1
in_channel[11] => in_payload[102].IN1
in_channel[12] => in_payload[103].IN1
in_error[0] => ~NO_FANOUT~
in_startofpacket => in_payload[90].IN1
in_endofpacket => in_payload[89].IN1
in_empty[0] => ~NO_FANOUT~
out_ready => out_ready.IN1


|main|Proyecto:u1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer
in_clk => in_clk.IN1
in_reset => in_data_toggle.ACLR
in_reset => in_data_buffer[0].ACLR
in_reset => in_data_buffer[1].ACLR
in_reset => in_data_buffer[2].ACLR
in_reset => in_data_buffer[3].ACLR
in_reset => in_data_buffer[4].ACLR
in_reset => in_data_buffer[5].ACLR
in_reset => in_data_buffer[6].ACLR
in_reset => in_data_buffer[7].ACLR
in_reset => in_data_buffer[8].ACLR
in_reset => in_data_buffer[9].ACLR
in_reset => in_data_buffer[10].ACLR
in_reset => in_data_buffer[11].ACLR
in_reset => in_data_buffer[12].ACLR
in_reset => in_data_buffer[13].ACLR
in_reset => in_data_buffer[14].ACLR
in_reset => in_data_buffer[15].ACLR
in_reset => in_data_buffer[16].ACLR
in_reset => in_data_buffer[17].ACLR
in_reset => in_data_buffer[18].ACLR
in_reset => in_data_buffer[19].ACLR
in_reset => in_data_buffer[20].ACLR
in_reset => in_data_buffer[21].ACLR
in_reset => in_data_buffer[22].ACLR
in_reset => in_data_buffer[23].ACLR
in_reset => in_data_buffer[24].ACLR
in_reset => in_data_buffer[25].ACLR
in_reset => in_data_buffer[26].ACLR
in_reset => in_data_buffer[27].ACLR
in_reset => in_data_buffer[28].ACLR
in_reset => in_data_buffer[29].ACLR
in_reset => in_data_buffer[30].ACLR
in_reset => in_data_buffer[31].ACLR
in_reset => in_data_buffer[32].ACLR
in_reset => in_data_buffer[33].ACLR
in_reset => in_data_buffer[34].ACLR
in_reset => in_data_buffer[35].ACLR
in_reset => in_data_buffer[36].ACLR
in_reset => in_data_buffer[37].ACLR
in_reset => in_data_buffer[38].ACLR
in_reset => in_data_buffer[39].ACLR
in_reset => in_data_buffer[40].ACLR
in_reset => in_data_buffer[41].ACLR
in_reset => in_data_buffer[42].ACLR
in_reset => in_data_buffer[43].ACLR
in_reset => in_data_buffer[44].ACLR
in_reset => in_data_buffer[45].ACLR
in_reset => in_data_buffer[46].ACLR
in_reset => in_data_buffer[47].ACLR
in_reset => in_data_buffer[48].ACLR
in_reset => in_data_buffer[49].ACLR
in_reset => in_data_buffer[50].ACLR
in_reset => in_data_buffer[51].ACLR
in_reset => in_data_buffer[52].ACLR
in_reset => in_data_buffer[53].ACLR
in_reset => in_data_buffer[54].ACLR
in_reset => in_data_buffer[55].ACLR
in_reset => in_data_buffer[56].ACLR
in_reset => in_data_buffer[57].ACLR
in_reset => in_data_buffer[58].ACLR
in_reset => in_data_buffer[59].ACLR
in_reset => in_data_buffer[60].ACLR
in_reset => in_data_buffer[61].ACLR
in_reset => in_data_buffer[62].ACLR
in_reset => in_data_buffer[63].ACLR
in_reset => in_data_buffer[64].ACLR
in_reset => in_data_buffer[65].ACLR
in_reset => in_data_buffer[66].ACLR
in_reset => in_data_buffer[67].ACLR
in_reset => in_data_buffer[68].ACLR
in_reset => in_data_buffer[69].ACLR
in_reset => in_data_buffer[70].ACLR
in_reset => in_data_buffer[71].ACLR
in_reset => in_data_buffer[72].ACLR
in_reset => in_data_buffer[73].ACLR
in_reset => in_data_buffer[74].ACLR
in_reset => in_data_buffer[75].ACLR
in_reset => in_data_buffer[76].ACLR
in_reset => in_data_buffer[77].ACLR
in_reset => in_data_buffer[78].ACLR
in_reset => in_data_buffer[79].ACLR
in_reset => in_data_buffer[80].ACLR
in_reset => in_data_buffer[81].ACLR
in_reset => in_data_buffer[82].ACLR
in_reset => in_data_buffer[83].ACLR
in_reset => in_data_buffer[84].ACLR
in_reset => in_data_buffer[85].ACLR
in_reset => in_data_buffer[86].ACLR
in_reset => in_data_buffer[87].ACLR
in_reset => in_data_buffer[88].ACLR
in_reset => in_data_buffer[89].ACLR
in_reset => in_data_buffer[90].ACLR
in_reset => in_data_buffer[91].ACLR
in_reset => in_data_buffer[92].ACLR
in_reset => in_data_buffer[93].ACLR
in_reset => in_data_buffer[94].ACLR
in_reset => in_data_buffer[95].ACLR
in_reset => in_data_buffer[96].ACLR
in_reset => in_data_buffer[97].ACLR
in_reset => in_data_buffer[98].ACLR
in_reset => in_data_buffer[99].ACLR
in_reset => in_data_buffer[100].ACLR
in_reset => in_data_buffer[101].ACLR
in_reset => in_data_buffer[102].ACLR
in_reset => in_data_buffer[103].ACLR
in_reset => _.IN1
in_valid => take_in_data.IN1
in_data[0] => in_data_buffer[0].DATAIN
in_data[1] => in_data_buffer[1].DATAIN
in_data[2] => in_data_buffer[2].DATAIN
in_data[3] => in_data_buffer[3].DATAIN
in_data[4] => in_data_buffer[4].DATAIN
in_data[5] => in_data_buffer[5].DATAIN
in_data[6] => in_data_buffer[6].DATAIN
in_data[7] => in_data_buffer[7].DATAIN
in_data[8] => in_data_buffer[8].DATAIN
in_data[9] => in_data_buffer[9].DATAIN
in_data[10] => in_data_buffer[10].DATAIN
in_data[11] => in_data_buffer[11].DATAIN
in_data[12] => in_data_buffer[12].DATAIN
in_data[13] => in_data_buffer[13].DATAIN
in_data[14] => in_data_buffer[14].DATAIN
in_data[15] => in_data_buffer[15].DATAIN
in_data[16] => in_data_buffer[16].DATAIN
in_data[17] => in_data_buffer[17].DATAIN
in_data[18] => in_data_buffer[18].DATAIN
in_data[19] => in_data_buffer[19].DATAIN
in_data[20] => in_data_buffer[20].DATAIN
in_data[21] => in_data_buffer[21].DATAIN
in_data[22] => in_data_buffer[22].DATAIN
in_data[23] => in_data_buffer[23].DATAIN
in_data[24] => in_data_buffer[24].DATAIN
in_data[25] => in_data_buffer[25].DATAIN
in_data[26] => in_data_buffer[26].DATAIN
in_data[27] => in_data_buffer[27].DATAIN
in_data[28] => in_data_buffer[28].DATAIN
in_data[29] => in_data_buffer[29].DATAIN
in_data[30] => in_data_buffer[30].DATAIN
in_data[31] => in_data_buffer[31].DATAIN
in_data[32] => in_data_buffer[32].DATAIN
in_data[33] => in_data_buffer[33].DATAIN
in_data[34] => in_data_buffer[34].DATAIN
in_data[35] => in_data_buffer[35].DATAIN
in_data[36] => in_data_buffer[36].DATAIN
in_data[37] => in_data_buffer[37].DATAIN
in_data[38] => in_data_buffer[38].DATAIN
in_data[39] => in_data_buffer[39].DATAIN
in_data[40] => in_data_buffer[40].DATAIN
in_data[41] => in_data_buffer[41].DATAIN
in_data[42] => in_data_buffer[42].DATAIN
in_data[43] => in_data_buffer[43].DATAIN
in_data[44] => in_data_buffer[44].DATAIN
in_data[45] => in_data_buffer[45].DATAIN
in_data[46] => in_data_buffer[46].DATAIN
in_data[47] => in_data_buffer[47].DATAIN
in_data[48] => in_data_buffer[48].DATAIN
in_data[49] => in_data_buffer[49].DATAIN
in_data[50] => in_data_buffer[50].DATAIN
in_data[51] => in_data_buffer[51].DATAIN
in_data[52] => in_data_buffer[52].DATAIN
in_data[53] => in_data_buffer[53].DATAIN
in_data[54] => in_data_buffer[54].DATAIN
in_data[55] => in_data_buffer[55].DATAIN
in_data[56] => in_data_buffer[56].DATAIN
in_data[57] => in_data_buffer[57].DATAIN
in_data[58] => in_data_buffer[58].DATAIN
in_data[59] => in_data_buffer[59].DATAIN
in_data[60] => in_data_buffer[60].DATAIN
in_data[61] => in_data_buffer[61].DATAIN
in_data[62] => in_data_buffer[62].DATAIN
in_data[63] => in_data_buffer[63].DATAIN
in_data[64] => in_data_buffer[64].DATAIN
in_data[65] => in_data_buffer[65].DATAIN
in_data[66] => in_data_buffer[66].DATAIN
in_data[67] => in_data_buffer[67].DATAIN
in_data[68] => in_data_buffer[68].DATAIN
in_data[69] => in_data_buffer[69].DATAIN
in_data[70] => in_data_buffer[70].DATAIN
in_data[71] => in_data_buffer[71].DATAIN
in_data[72] => in_data_buffer[72].DATAIN
in_data[73] => in_data_buffer[73].DATAIN
in_data[74] => in_data_buffer[74].DATAIN
in_data[75] => in_data_buffer[75].DATAIN
in_data[76] => in_data_buffer[76].DATAIN
in_data[77] => in_data_buffer[77].DATAIN
in_data[78] => in_data_buffer[78].DATAIN
in_data[79] => in_data_buffer[79].DATAIN
in_data[80] => in_data_buffer[80].DATAIN
in_data[81] => in_data_buffer[81].DATAIN
in_data[82] => in_data_buffer[82].DATAIN
in_data[83] => in_data_buffer[83].DATAIN
in_data[84] => in_data_buffer[84].DATAIN
in_data[85] => in_data_buffer[85].DATAIN
in_data[86] => in_data_buffer[86].DATAIN
in_data[87] => in_data_buffer[87].DATAIN
in_data[88] => in_data_buffer[88].DATAIN
in_data[89] => in_data_buffer[89].DATAIN
in_data[90] => in_data_buffer[90].DATAIN
in_data[91] => in_data_buffer[91].DATAIN
in_data[92] => in_data_buffer[92].DATAIN
in_data[93] => in_data_buffer[93].DATAIN
in_data[94] => in_data_buffer[94].DATAIN
in_data[95] => in_data_buffer[95].DATAIN
in_data[96] => in_data_buffer[96].DATAIN
in_data[97] => in_data_buffer[97].DATAIN
in_data[98] => in_data_buffer[98].DATAIN
in_data[99] => in_data_buffer[99].DATAIN
in_data[100] => in_data_buffer[100].DATAIN
in_data[101] => in_data_buffer[101].DATAIN
in_data[102] => in_data_buffer[102].DATAIN
in_data[103] => in_data_buffer[103].DATAIN
out_clk => out_clk.IN1
out_reset => out_data_buffer[0].ACLR
out_reset => out_data_buffer[1].ACLR
out_reset => out_data_buffer[2].ACLR
out_reset => out_data_buffer[3].ACLR
out_reset => out_data_buffer[4].ACLR
out_reset => out_data_buffer[5].ACLR
out_reset => out_data_buffer[6].ACLR
out_reset => out_data_buffer[7].ACLR
out_reset => out_data_buffer[8].ACLR
out_reset => out_data_buffer[9].ACLR
out_reset => out_data_buffer[10].ACLR
out_reset => out_data_buffer[11].ACLR
out_reset => out_data_buffer[12].ACLR
out_reset => out_data_buffer[13].ACLR
out_reset => out_data_buffer[14].ACLR
out_reset => out_data_buffer[15].ACLR
out_reset => out_data_buffer[16].ACLR
out_reset => out_data_buffer[17].ACLR
out_reset => out_data_buffer[18].ACLR
out_reset => out_data_buffer[19].ACLR
out_reset => out_data_buffer[20].ACLR
out_reset => out_data_buffer[21].ACLR
out_reset => out_data_buffer[22].ACLR
out_reset => out_data_buffer[23].ACLR
out_reset => out_data_buffer[24].ACLR
out_reset => out_data_buffer[25].ACLR
out_reset => out_data_buffer[26].ACLR
out_reset => out_data_buffer[27].ACLR
out_reset => out_data_buffer[28].ACLR
out_reset => out_data_buffer[29].ACLR
out_reset => out_data_buffer[30].ACLR
out_reset => out_data_buffer[31].ACLR
out_reset => out_data_buffer[32].ACLR
out_reset => out_data_buffer[33].ACLR
out_reset => out_data_buffer[34].ACLR
out_reset => out_data_buffer[35].ACLR
out_reset => out_data_buffer[36].ACLR
out_reset => out_data_buffer[37].ACLR
out_reset => out_data_buffer[38].ACLR
out_reset => out_data_buffer[39].ACLR
out_reset => out_data_buffer[40].ACLR
out_reset => out_data_buffer[41].ACLR
out_reset => out_data_buffer[42].ACLR
out_reset => out_data_buffer[43].ACLR
out_reset => out_data_buffer[44].ACLR
out_reset => out_data_buffer[45].ACLR
out_reset => out_data_buffer[46].ACLR
out_reset => out_data_buffer[47].ACLR
out_reset => out_data_buffer[48].ACLR
out_reset => out_data_buffer[49].ACLR
out_reset => out_data_buffer[50].ACLR
out_reset => out_data_buffer[51].ACLR
out_reset => out_data_buffer[52].ACLR
out_reset => out_data_buffer[53].ACLR
out_reset => out_data_buffer[54].ACLR
out_reset => out_data_buffer[55].ACLR
out_reset => out_data_buffer[56].ACLR
out_reset => out_data_buffer[57].ACLR
out_reset => out_data_buffer[58].ACLR
out_reset => out_data_buffer[59].ACLR
out_reset => out_data_buffer[60].ACLR
out_reset => out_data_buffer[61].ACLR
out_reset => out_data_buffer[62].ACLR
out_reset => out_data_buffer[63].ACLR
out_reset => out_data_buffer[64].ACLR
out_reset => out_data_buffer[65].ACLR
out_reset => out_data_buffer[66].ACLR
out_reset => out_data_buffer[67].ACLR
out_reset => out_data_buffer[68].ACLR
out_reset => out_data_buffer[69].ACLR
out_reset => out_data_buffer[70].ACLR
out_reset => out_data_buffer[71].ACLR
out_reset => out_data_buffer[72].ACLR
out_reset => out_data_buffer[73].ACLR
out_reset => out_data_buffer[74].ACLR
out_reset => out_data_buffer[75].ACLR
out_reset => out_data_buffer[76].ACLR
out_reset => out_data_buffer[77].ACLR
out_reset => out_data_buffer[78].ACLR
out_reset => out_data_buffer[79].ACLR
out_reset => out_data_buffer[80].ACLR
out_reset => out_data_buffer[81].ACLR
out_reset => out_data_buffer[82].ACLR
out_reset => out_data_buffer[83].ACLR
out_reset => out_data_buffer[84].ACLR
out_reset => out_data_buffer[85].ACLR
out_reset => out_data_buffer[86].ACLR
out_reset => out_data_buffer[87].ACLR
out_reset => out_data_buffer[88].ACLR
out_reset => out_data_buffer[89].ACLR
out_reset => out_data_buffer[90].ACLR
out_reset => out_data_buffer[91].ACLR
out_reset => out_data_buffer[92].ACLR
out_reset => out_data_buffer[93].ACLR
out_reset => out_data_buffer[94].ACLR
out_reset => out_data_buffer[95].ACLR
out_reset => out_data_buffer[96].ACLR
out_reset => out_data_buffer[97].ACLR
out_reset => out_data_buffer[98].ACLR
out_reset => out_data_buffer[99].ACLR
out_reset => out_data_buffer[100].ACLR
out_reset => out_data_buffer[101].ACLR
out_reset => out_data_buffer[102].ACLR
out_reset => out_data_buffer[103].ACLR
out_reset => out_data_toggle_flopped.ACLR
out_reset => _.IN1
out_ready => out_data_taken.IN1


|main|Proyecto:u1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|main|Proyecto:u1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|main|Proyecto:u1|altera_avalon_st_handshake_clock_crosser:crosser_004
in_clk => in_clk.IN1
in_reset => in_reset.IN1
out_clk => out_clk.IN1
out_reset => out_reset.IN1
in_valid => in_valid.IN1
in_data[0] => in_payload[0].IN1
in_data[1] => in_payload[1].IN1
in_data[2] => in_payload[2].IN1
in_data[3] => in_payload[3].IN1
in_data[4] => in_payload[4].IN1
in_data[5] => in_payload[5].IN1
in_data[6] => in_payload[6].IN1
in_data[7] => in_payload[7].IN1
in_data[8] => in_payload[8].IN1
in_data[9] => in_payload[9].IN1
in_data[10] => in_payload[10].IN1
in_data[11] => in_payload[11].IN1
in_data[12] => in_payload[12].IN1
in_data[13] => in_payload[13].IN1
in_data[14] => in_payload[14].IN1
in_data[15] => in_payload[15].IN1
in_data[16] => in_payload[16].IN1
in_data[17] => in_payload[17].IN1
in_data[18] => in_payload[18].IN1
in_data[19] => in_payload[19].IN1
in_data[20] => in_payload[20].IN1
in_data[21] => in_payload[21].IN1
in_data[22] => in_payload[22].IN1
in_data[23] => in_payload[23].IN1
in_data[24] => in_payload[24].IN1
in_data[25] => in_payload[25].IN1
in_data[26] => in_payload[26].IN1
in_data[27] => in_payload[27].IN1
in_data[28] => in_payload[28].IN1
in_data[29] => in_payload[29].IN1
in_data[30] => in_payload[30].IN1
in_data[31] => in_payload[31].IN1
in_data[32] => in_payload[32].IN1
in_data[33] => in_payload[33].IN1
in_data[34] => in_payload[34].IN1
in_data[35] => in_payload[35].IN1
in_data[36] => in_payload[36].IN1
in_data[37] => in_payload[37].IN1
in_data[38] => in_payload[38].IN1
in_data[39] => in_payload[39].IN1
in_data[40] => in_payload[40].IN1
in_data[41] => in_payload[41].IN1
in_data[42] => in_payload[42].IN1
in_data[43] => in_payload[43].IN1
in_data[44] => in_payload[44].IN1
in_data[45] => in_payload[45].IN1
in_data[46] => in_payload[46].IN1
in_data[47] => in_payload[47].IN1
in_data[48] => in_payload[48].IN1
in_data[49] => in_payload[49].IN1
in_data[50] => in_payload[50].IN1
in_data[51] => in_payload[51].IN1
in_data[52] => in_payload[52].IN1
in_data[53] => in_payload[53].IN1
in_data[54] => in_payload[54].IN1
in_data[55] => in_payload[55].IN1
in_data[56] => in_payload[56].IN1
in_data[57] => in_payload[57].IN1
in_data[58] => in_payload[58].IN1
in_data[59] => in_payload[59].IN1
in_data[60] => in_payload[60].IN1
in_data[61] => in_payload[61].IN1
in_data[62] => in_payload[62].IN1
in_data[63] => in_payload[63].IN1
in_data[64] => in_payload[64].IN1
in_data[65] => in_payload[65].IN1
in_data[66] => in_payload[66].IN1
in_data[67] => in_payload[67].IN1
in_data[68] => in_payload[68].IN1
in_data[69] => in_payload[69].IN1
in_data[70] => in_payload[70].IN1
in_data[71] => in_payload[71].IN1
in_data[72] => in_payload[72].IN1
in_data[73] => in_payload[73].IN1
in_data[74] => in_payload[74].IN1
in_data[75] => in_payload[75].IN1
in_data[76] => in_payload[76].IN1
in_data[77] => in_payload[77].IN1
in_data[78] => in_payload[78].IN1
in_data[79] => in_payload[79].IN1
in_data[80] => in_payload[80].IN1
in_data[81] => in_payload[81].IN1
in_data[82] => in_payload[82].IN1
in_data[83] => in_payload[83].IN1
in_data[84] => in_payload[84].IN1
in_data[85] => in_payload[85].IN1
in_data[86] => in_payload[86].IN1
in_data[87] => in_payload[87].IN1
in_data[88] => in_payload[88].IN1
in_channel[0] => in_payload[91].IN1
in_channel[1] => in_payload[92].IN1
in_channel[2] => in_payload[93].IN1
in_channel[3] => in_payload[94].IN1
in_channel[4] => in_payload[95].IN1
in_channel[5] => in_payload[96].IN1
in_channel[6] => in_payload[97].IN1
in_channel[7] => in_payload[98].IN1
in_channel[8] => in_payload[99].IN1
in_channel[9] => in_payload[100].IN1
in_channel[10] => in_payload[101].IN1
in_channel[11] => in_payload[102].IN1
in_channel[12] => in_payload[103].IN1
in_error[0] => ~NO_FANOUT~
in_startofpacket => in_payload[90].IN1
in_endofpacket => in_payload[89].IN1
in_empty[0] => ~NO_FANOUT~
out_ready => out_ready.IN1


|main|Proyecto:u1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer
in_clk => in_clk.IN1
in_reset => in_data_toggle.ACLR
in_reset => in_data_buffer[0].ACLR
in_reset => in_data_buffer[1].ACLR
in_reset => in_data_buffer[2].ACLR
in_reset => in_data_buffer[3].ACLR
in_reset => in_data_buffer[4].ACLR
in_reset => in_data_buffer[5].ACLR
in_reset => in_data_buffer[6].ACLR
in_reset => in_data_buffer[7].ACLR
in_reset => in_data_buffer[8].ACLR
in_reset => in_data_buffer[9].ACLR
in_reset => in_data_buffer[10].ACLR
in_reset => in_data_buffer[11].ACLR
in_reset => in_data_buffer[12].ACLR
in_reset => in_data_buffer[13].ACLR
in_reset => in_data_buffer[14].ACLR
in_reset => in_data_buffer[15].ACLR
in_reset => in_data_buffer[16].ACLR
in_reset => in_data_buffer[17].ACLR
in_reset => in_data_buffer[18].ACLR
in_reset => in_data_buffer[19].ACLR
in_reset => in_data_buffer[20].ACLR
in_reset => in_data_buffer[21].ACLR
in_reset => in_data_buffer[22].ACLR
in_reset => in_data_buffer[23].ACLR
in_reset => in_data_buffer[24].ACLR
in_reset => in_data_buffer[25].ACLR
in_reset => in_data_buffer[26].ACLR
in_reset => in_data_buffer[27].ACLR
in_reset => in_data_buffer[28].ACLR
in_reset => in_data_buffer[29].ACLR
in_reset => in_data_buffer[30].ACLR
in_reset => in_data_buffer[31].ACLR
in_reset => in_data_buffer[32].ACLR
in_reset => in_data_buffer[33].ACLR
in_reset => in_data_buffer[34].ACLR
in_reset => in_data_buffer[35].ACLR
in_reset => in_data_buffer[36].ACLR
in_reset => in_data_buffer[37].ACLR
in_reset => in_data_buffer[38].ACLR
in_reset => in_data_buffer[39].ACLR
in_reset => in_data_buffer[40].ACLR
in_reset => in_data_buffer[41].ACLR
in_reset => in_data_buffer[42].ACLR
in_reset => in_data_buffer[43].ACLR
in_reset => in_data_buffer[44].ACLR
in_reset => in_data_buffer[45].ACLR
in_reset => in_data_buffer[46].ACLR
in_reset => in_data_buffer[47].ACLR
in_reset => in_data_buffer[48].ACLR
in_reset => in_data_buffer[49].ACLR
in_reset => in_data_buffer[50].ACLR
in_reset => in_data_buffer[51].ACLR
in_reset => in_data_buffer[52].ACLR
in_reset => in_data_buffer[53].ACLR
in_reset => in_data_buffer[54].ACLR
in_reset => in_data_buffer[55].ACLR
in_reset => in_data_buffer[56].ACLR
in_reset => in_data_buffer[57].ACLR
in_reset => in_data_buffer[58].ACLR
in_reset => in_data_buffer[59].ACLR
in_reset => in_data_buffer[60].ACLR
in_reset => in_data_buffer[61].ACLR
in_reset => in_data_buffer[62].ACLR
in_reset => in_data_buffer[63].ACLR
in_reset => in_data_buffer[64].ACLR
in_reset => in_data_buffer[65].ACLR
in_reset => in_data_buffer[66].ACLR
in_reset => in_data_buffer[67].ACLR
in_reset => in_data_buffer[68].ACLR
in_reset => in_data_buffer[69].ACLR
in_reset => in_data_buffer[70].ACLR
in_reset => in_data_buffer[71].ACLR
in_reset => in_data_buffer[72].ACLR
in_reset => in_data_buffer[73].ACLR
in_reset => in_data_buffer[74].ACLR
in_reset => in_data_buffer[75].ACLR
in_reset => in_data_buffer[76].ACLR
in_reset => in_data_buffer[77].ACLR
in_reset => in_data_buffer[78].ACLR
in_reset => in_data_buffer[79].ACLR
in_reset => in_data_buffer[80].ACLR
in_reset => in_data_buffer[81].ACLR
in_reset => in_data_buffer[82].ACLR
in_reset => in_data_buffer[83].ACLR
in_reset => in_data_buffer[84].ACLR
in_reset => in_data_buffer[85].ACLR
in_reset => in_data_buffer[86].ACLR
in_reset => in_data_buffer[87].ACLR
in_reset => in_data_buffer[88].ACLR
in_reset => in_data_buffer[89].ACLR
in_reset => in_data_buffer[90].ACLR
in_reset => in_data_buffer[91].ACLR
in_reset => in_data_buffer[92].ACLR
in_reset => in_data_buffer[93].ACLR
in_reset => in_data_buffer[94].ACLR
in_reset => in_data_buffer[95].ACLR
in_reset => in_data_buffer[96].ACLR
in_reset => in_data_buffer[97].ACLR
in_reset => in_data_buffer[98].ACLR
in_reset => in_data_buffer[99].ACLR
in_reset => in_data_buffer[100].ACLR
in_reset => in_data_buffer[101].ACLR
in_reset => in_data_buffer[102].ACLR
in_reset => in_data_buffer[103].ACLR
in_reset => _.IN1
in_valid => take_in_data.IN1
in_data[0] => in_data_buffer[0].DATAIN
in_data[1] => in_data_buffer[1].DATAIN
in_data[2] => in_data_buffer[2].DATAIN
in_data[3] => in_data_buffer[3].DATAIN
in_data[4] => in_data_buffer[4].DATAIN
in_data[5] => in_data_buffer[5].DATAIN
in_data[6] => in_data_buffer[6].DATAIN
in_data[7] => in_data_buffer[7].DATAIN
in_data[8] => in_data_buffer[8].DATAIN
in_data[9] => in_data_buffer[9].DATAIN
in_data[10] => in_data_buffer[10].DATAIN
in_data[11] => in_data_buffer[11].DATAIN
in_data[12] => in_data_buffer[12].DATAIN
in_data[13] => in_data_buffer[13].DATAIN
in_data[14] => in_data_buffer[14].DATAIN
in_data[15] => in_data_buffer[15].DATAIN
in_data[16] => in_data_buffer[16].DATAIN
in_data[17] => in_data_buffer[17].DATAIN
in_data[18] => in_data_buffer[18].DATAIN
in_data[19] => in_data_buffer[19].DATAIN
in_data[20] => in_data_buffer[20].DATAIN
in_data[21] => in_data_buffer[21].DATAIN
in_data[22] => in_data_buffer[22].DATAIN
in_data[23] => in_data_buffer[23].DATAIN
in_data[24] => in_data_buffer[24].DATAIN
in_data[25] => in_data_buffer[25].DATAIN
in_data[26] => in_data_buffer[26].DATAIN
in_data[27] => in_data_buffer[27].DATAIN
in_data[28] => in_data_buffer[28].DATAIN
in_data[29] => in_data_buffer[29].DATAIN
in_data[30] => in_data_buffer[30].DATAIN
in_data[31] => in_data_buffer[31].DATAIN
in_data[32] => in_data_buffer[32].DATAIN
in_data[33] => in_data_buffer[33].DATAIN
in_data[34] => in_data_buffer[34].DATAIN
in_data[35] => in_data_buffer[35].DATAIN
in_data[36] => in_data_buffer[36].DATAIN
in_data[37] => in_data_buffer[37].DATAIN
in_data[38] => in_data_buffer[38].DATAIN
in_data[39] => in_data_buffer[39].DATAIN
in_data[40] => in_data_buffer[40].DATAIN
in_data[41] => in_data_buffer[41].DATAIN
in_data[42] => in_data_buffer[42].DATAIN
in_data[43] => in_data_buffer[43].DATAIN
in_data[44] => in_data_buffer[44].DATAIN
in_data[45] => in_data_buffer[45].DATAIN
in_data[46] => in_data_buffer[46].DATAIN
in_data[47] => in_data_buffer[47].DATAIN
in_data[48] => in_data_buffer[48].DATAIN
in_data[49] => in_data_buffer[49].DATAIN
in_data[50] => in_data_buffer[50].DATAIN
in_data[51] => in_data_buffer[51].DATAIN
in_data[52] => in_data_buffer[52].DATAIN
in_data[53] => in_data_buffer[53].DATAIN
in_data[54] => in_data_buffer[54].DATAIN
in_data[55] => in_data_buffer[55].DATAIN
in_data[56] => in_data_buffer[56].DATAIN
in_data[57] => in_data_buffer[57].DATAIN
in_data[58] => in_data_buffer[58].DATAIN
in_data[59] => in_data_buffer[59].DATAIN
in_data[60] => in_data_buffer[60].DATAIN
in_data[61] => in_data_buffer[61].DATAIN
in_data[62] => in_data_buffer[62].DATAIN
in_data[63] => in_data_buffer[63].DATAIN
in_data[64] => in_data_buffer[64].DATAIN
in_data[65] => in_data_buffer[65].DATAIN
in_data[66] => in_data_buffer[66].DATAIN
in_data[67] => in_data_buffer[67].DATAIN
in_data[68] => in_data_buffer[68].DATAIN
in_data[69] => in_data_buffer[69].DATAIN
in_data[70] => in_data_buffer[70].DATAIN
in_data[71] => in_data_buffer[71].DATAIN
in_data[72] => in_data_buffer[72].DATAIN
in_data[73] => in_data_buffer[73].DATAIN
in_data[74] => in_data_buffer[74].DATAIN
in_data[75] => in_data_buffer[75].DATAIN
in_data[76] => in_data_buffer[76].DATAIN
in_data[77] => in_data_buffer[77].DATAIN
in_data[78] => in_data_buffer[78].DATAIN
in_data[79] => in_data_buffer[79].DATAIN
in_data[80] => in_data_buffer[80].DATAIN
in_data[81] => in_data_buffer[81].DATAIN
in_data[82] => in_data_buffer[82].DATAIN
in_data[83] => in_data_buffer[83].DATAIN
in_data[84] => in_data_buffer[84].DATAIN
in_data[85] => in_data_buffer[85].DATAIN
in_data[86] => in_data_buffer[86].DATAIN
in_data[87] => in_data_buffer[87].DATAIN
in_data[88] => in_data_buffer[88].DATAIN
in_data[89] => in_data_buffer[89].DATAIN
in_data[90] => in_data_buffer[90].DATAIN
in_data[91] => in_data_buffer[91].DATAIN
in_data[92] => in_data_buffer[92].DATAIN
in_data[93] => in_data_buffer[93].DATAIN
in_data[94] => in_data_buffer[94].DATAIN
in_data[95] => in_data_buffer[95].DATAIN
in_data[96] => in_data_buffer[96].DATAIN
in_data[97] => in_data_buffer[97].DATAIN
in_data[98] => in_data_buffer[98].DATAIN
in_data[99] => in_data_buffer[99].DATAIN
in_data[100] => in_data_buffer[100].DATAIN
in_data[101] => in_data_buffer[101].DATAIN
in_data[102] => in_data_buffer[102].DATAIN
in_data[103] => in_data_buffer[103].DATAIN
out_clk => out_clk.IN1
out_reset => out_data_buffer[0].ACLR
out_reset => out_data_buffer[1].ACLR
out_reset => out_data_buffer[2].ACLR
out_reset => out_data_buffer[3].ACLR
out_reset => out_data_buffer[4].ACLR
out_reset => out_data_buffer[5].ACLR
out_reset => out_data_buffer[6].ACLR
out_reset => out_data_buffer[7].ACLR
out_reset => out_data_buffer[8].ACLR
out_reset => out_data_buffer[9].ACLR
out_reset => out_data_buffer[10].ACLR
out_reset => out_data_buffer[11].ACLR
out_reset => out_data_buffer[12].ACLR
out_reset => out_data_buffer[13].ACLR
out_reset => out_data_buffer[14].ACLR
out_reset => out_data_buffer[15].ACLR
out_reset => out_data_buffer[16].ACLR
out_reset => out_data_buffer[17].ACLR
out_reset => out_data_buffer[18].ACLR
out_reset => out_data_buffer[19].ACLR
out_reset => out_data_buffer[20].ACLR
out_reset => out_data_buffer[21].ACLR
out_reset => out_data_buffer[22].ACLR
out_reset => out_data_buffer[23].ACLR
out_reset => out_data_buffer[24].ACLR
out_reset => out_data_buffer[25].ACLR
out_reset => out_data_buffer[26].ACLR
out_reset => out_data_buffer[27].ACLR
out_reset => out_data_buffer[28].ACLR
out_reset => out_data_buffer[29].ACLR
out_reset => out_data_buffer[30].ACLR
out_reset => out_data_buffer[31].ACLR
out_reset => out_data_buffer[32].ACLR
out_reset => out_data_buffer[33].ACLR
out_reset => out_data_buffer[34].ACLR
out_reset => out_data_buffer[35].ACLR
out_reset => out_data_buffer[36].ACLR
out_reset => out_data_buffer[37].ACLR
out_reset => out_data_buffer[38].ACLR
out_reset => out_data_buffer[39].ACLR
out_reset => out_data_buffer[40].ACLR
out_reset => out_data_buffer[41].ACLR
out_reset => out_data_buffer[42].ACLR
out_reset => out_data_buffer[43].ACLR
out_reset => out_data_buffer[44].ACLR
out_reset => out_data_buffer[45].ACLR
out_reset => out_data_buffer[46].ACLR
out_reset => out_data_buffer[47].ACLR
out_reset => out_data_buffer[48].ACLR
out_reset => out_data_buffer[49].ACLR
out_reset => out_data_buffer[50].ACLR
out_reset => out_data_buffer[51].ACLR
out_reset => out_data_buffer[52].ACLR
out_reset => out_data_buffer[53].ACLR
out_reset => out_data_buffer[54].ACLR
out_reset => out_data_buffer[55].ACLR
out_reset => out_data_buffer[56].ACLR
out_reset => out_data_buffer[57].ACLR
out_reset => out_data_buffer[58].ACLR
out_reset => out_data_buffer[59].ACLR
out_reset => out_data_buffer[60].ACLR
out_reset => out_data_buffer[61].ACLR
out_reset => out_data_buffer[62].ACLR
out_reset => out_data_buffer[63].ACLR
out_reset => out_data_buffer[64].ACLR
out_reset => out_data_buffer[65].ACLR
out_reset => out_data_buffer[66].ACLR
out_reset => out_data_buffer[67].ACLR
out_reset => out_data_buffer[68].ACLR
out_reset => out_data_buffer[69].ACLR
out_reset => out_data_buffer[70].ACLR
out_reset => out_data_buffer[71].ACLR
out_reset => out_data_buffer[72].ACLR
out_reset => out_data_buffer[73].ACLR
out_reset => out_data_buffer[74].ACLR
out_reset => out_data_buffer[75].ACLR
out_reset => out_data_buffer[76].ACLR
out_reset => out_data_buffer[77].ACLR
out_reset => out_data_buffer[78].ACLR
out_reset => out_data_buffer[79].ACLR
out_reset => out_data_buffer[80].ACLR
out_reset => out_data_buffer[81].ACLR
out_reset => out_data_buffer[82].ACLR
out_reset => out_data_buffer[83].ACLR
out_reset => out_data_buffer[84].ACLR
out_reset => out_data_buffer[85].ACLR
out_reset => out_data_buffer[86].ACLR
out_reset => out_data_buffer[87].ACLR
out_reset => out_data_buffer[88].ACLR
out_reset => out_data_buffer[89].ACLR
out_reset => out_data_buffer[90].ACLR
out_reset => out_data_buffer[91].ACLR
out_reset => out_data_buffer[92].ACLR
out_reset => out_data_buffer[93].ACLR
out_reset => out_data_buffer[94].ACLR
out_reset => out_data_buffer[95].ACLR
out_reset => out_data_buffer[96].ACLR
out_reset => out_data_buffer[97].ACLR
out_reset => out_data_buffer[98].ACLR
out_reset => out_data_buffer[99].ACLR
out_reset => out_data_buffer[100].ACLR
out_reset => out_data_buffer[101].ACLR
out_reset => out_data_buffer[102].ACLR
out_reset => out_data_buffer[103].ACLR
out_reset => out_data_toggle_flopped.ACLR
out_reset => _.IN1
out_ready => out_data_taken.IN1


|main|Proyecto:u1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|main|Proyecto:u1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|main|Proyecto:u1|altera_avalon_st_handshake_clock_crosser:crosser_005
in_clk => in_clk.IN1
in_reset => in_reset.IN1
out_clk => out_clk.IN1
out_reset => out_reset.IN1
in_valid => in_valid.IN1
in_data[0] => in_payload[0].IN1
in_data[1] => in_payload[1].IN1
in_data[2] => in_payload[2].IN1
in_data[3] => in_payload[3].IN1
in_data[4] => in_payload[4].IN1
in_data[5] => in_payload[5].IN1
in_data[6] => in_payload[6].IN1
in_data[7] => in_payload[7].IN1
in_data[8] => in_payload[8].IN1
in_data[9] => in_payload[9].IN1
in_data[10] => in_payload[10].IN1
in_data[11] => in_payload[11].IN1
in_data[12] => in_payload[12].IN1
in_data[13] => in_payload[13].IN1
in_data[14] => in_payload[14].IN1
in_data[15] => in_payload[15].IN1
in_data[16] => in_payload[16].IN1
in_data[17] => in_payload[17].IN1
in_data[18] => in_payload[18].IN1
in_data[19] => in_payload[19].IN1
in_data[20] => in_payload[20].IN1
in_data[21] => in_payload[21].IN1
in_data[22] => in_payload[22].IN1
in_data[23] => in_payload[23].IN1
in_data[24] => in_payload[24].IN1
in_data[25] => in_payload[25].IN1
in_data[26] => in_payload[26].IN1
in_data[27] => in_payload[27].IN1
in_data[28] => in_payload[28].IN1
in_data[29] => in_payload[29].IN1
in_data[30] => in_payload[30].IN1
in_data[31] => in_payload[31].IN1
in_data[32] => in_payload[32].IN1
in_data[33] => in_payload[33].IN1
in_data[34] => in_payload[34].IN1
in_data[35] => in_payload[35].IN1
in_data[36] => in_payload[36].IN1
in_data[37] => in_payload[37].IN1
in_data[38] => in_payload[38].IN1
in_data[39] => in_payload[39].IN1
in_data[40] => in_payload[40].IN1
in_data[41] => in_payload[41].IN1
in_data[42] => in_payload[42].IN1
in_data[43] => in_payload[43].IN1
in_data[44] => in_payload[44].IN1
in_data[45] => in_payload[45].IN1
in_data[46] => in_payload[46].IN1
in_data[47] => in_payload[47].IN1
in_data[48] => in_payload[48].IN1
in_data[49] => in_payload[49].IN1
in_data[50] => in_payload[50].IN1
in_data[51] => in_payload[51].IN1
in_data[52] => in_payload[52].IN1
in_data[53] => in_payload[53].IN1
in_data[54] => in_payload[54].IN1
in_data[55] => in_payload[55].IN1
in_data[56] => in_payload[56].IN1
in_data[57] => in_payload[57].IN1
in_data[58] => in_payload[58].IN1
in_data[59] => in_payload[59].IN1
in_data[60] => in_payload[60].IN1
in_data[61] => in_payload[61].IN1
in_data[62] => in_payload[62].IN1
in_data[63] => in_payload[63].IN1
in_data[64] => in_payload[64].IN1
in_data[65] => in_payload[65].IN1
in_data[66] => in_payload[66].IN1
in_data[67] => in_payload[67].IN1
in_data[68] => in_payload[68].IN1
in_data[69] => in_payload[69].IN1
in_data[70] => in_payload[70].IN1
in_data[71] => in_payload[71].IN1
in_data[72] => in_payload[72].IN1
in_data[73] => in_payload[73].IN1
in_data[74] => in_payload[74].IN1
in_data[75] => in_payload[75].IN1
in_data[76] => in_payload[76].IN1
in_data[77] => in_payload[77].IN1
in_data[78] => in_payload[78].IN1
in_data[79] => in_payload[79].IN1
in_data[80] => in_payload[80].IN1
in_data[81] => in_payload[81].IN1
in_data[82] => in_payload[82].IN1
in_data[83] => in_payload[83].IN1
in_data[84] => in_payload[84].IN1
in_data[85] => in_payload[85].IN1
in_data[86] => in_payload[86].IN1
in_data[87] => in_payload[87].IN1
in_data[88] => in_payload[88].IN1
in_channel[0] => in_payload[91].IN1
in_channel[1] => in_payload[92].IN1
in_channel[2] => in_payload[93].IN1
in_channel[3] => in_payload[94].IN1
in_channel[4] => in_payload[95].IN1
in_channel[5] => in_payload[96].IN1
in_channel[6] => in_payload[97].IN1
in_channel[7] => in_payload[98].IN1
in_channel[8] => in_payload[99].IN1
in_channel[9] => in_payload[100].IN1
in_channel[10] => in_payload[101].IN1
in_channel[11] => in_payload[102].IN1
in_channel[12] => in_payload[103].IN1
in_error[0] => ~NO_FANOUT~
in_startofpacket => in_payload[90].IN1
in_endofpacket => in_payload[89].IN1
in_empty[0] => ~NO_FANOUT~
out_ready => out_ready.IN1


|main|Proyecto:u1|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer
in_clk => in_clk.IN1
in_reset => in_data_toggle.ACLR
in_reset => in_data_buffer[0].ACLR
in_reset => in_data_buffer[1].ACLR
in_reset => in_data_buffer[2].ACLR
in_reset => in_data_buffer[3].ACLR
in_reset => in_data_buffer[4].ACLR
in_reset => in_data_buffer[5].ACLR
in_reset => in_data_buffer[6].ACLR
in_reset => in_data_buffer[7].ACLR
in_reset => in_data_buffer[8].ACLR
in_reset => in_data_buffer[9].ACLR
in_reset => in_data_buffer[10].ACLR
in_reset => in_data_buffer[11].ACLR
in_reset => in_data_buffer[12].ACLR
in_reset => in_data_buffer[13].ACLR
in_reset => in_data_buffer[14].ACLR
in_reset => in_data_buffer[15].ACLR
in_reset => in_data_buffer[16].ACLR
in_reset => in_data_buffer[17].ACLR
in_reset => in_data_buffer[18].ACLR
in_reset => in_data_buffer[19].ACLR
in_reset => in_data_buffer[20].ACLR
in_reset => in_data_buffer[21].ACLR
in_reset => in_data_buffer[22].ACLR
in_reset => in_data_buffer[23].ACLR
in_reset => in_data_buffer[24].ACLR
in_reset => in_data_buffer[25].ACLR
in_reset => in_data_buffer[26].ACLR
in_reset => in_data_buffer[27].ACLR
in_reset => in_data_buffer[28].ACLR
in_reset => in_data_buffer[29].ACLR
in_reset => in_data_buffer[30].ACLR
in_reset => in_data_buffer[31].ACLR
in_reset => in_data_buffer[32].ACLR
in_reset => in_data_buffer[33].ACLR
in_reset => in_data_buffer[34].ACLR
in_reset => in_data_buffer[35].ACLR
in_reset => in_data_buffer[36].ACLR
in_reset => in_data_buffer[37].ACLR
in_reset => in_data_buffer[38].ACLR
in_reset => in_data_buffer[39].ACLR
in_reset => in_data_buffer[40].ACLR
in_reset => in_data_buffer[41].ACLR
in_reset => in_data_buffer[42].ACLR
in_reset => in_data_buffer[43].ACLR
in_reset => in_data_buffer[44].ACLR
in_reset => in_data_buffer[45].ACLR
in_reset => in_data_buffer[46].ACLR
in_reset => in_data_buffer[47].ACLR
in_reset => in_data_buffer[48].ACLR
in_reset => in_data_buffer[49].ACLR
in_reset => in_data_buffer[50].ACLR
in_reset => in_data_buffer[51].ACLR
in_reset => in_data_buffer[52].ACLR
in_reset => in_data_buffer[53].ACLR
in_reset => in_data_buffer[54].ACLR
in_reset => in_data_buffer[55].ACLR
in_reset => in_data_buffer[56].ACLR
in_reset => in_data_buffer[57].ACLR
in_reset => in_data_buffer[58].ACLR
in_reset => in_data_buffer[59].ACLR
in_reset => in_data_buffer[60].ACLR
in_reset => in_data_buffer[61].ACLR
in_reset => in_data_buffer[62].ACLR
in_reset => in_data_buffer[63].ACLR
in_reset => in_data_buffer[64].ACLR
in_reset => in_data_buffer[65].ACLR
in_reset => in_data_buffer[66].ACLR
in_reset => in_data_buffer[67].ACLR
in_reset => in_data_buffer[68].ACLR
in_reset => in_data_buffer[69].ACLR
in_reset => in_data_buffer[70].ACLR
in_reset => in_data_buffer[71].ACLR
in_reset => in_data_buffer[72].ACLR
in_reset => in_data_buffer[73].ACLR
in_reset => in_data_buffer[74].ACLR
in_reset => in_data_buffer[75].ACLR
in_reset => in_data_buffer[76].ACLR
in_reset => in_data_buffer[77].ACLR
in_reset => in_data_buffer[78].ACLR
in_reset => in_data_buffer[79].ACLR
in_reset => in_data_buffer[80].ACLR
in_reset => in_data_buffer[81].ACLR
in_reset => in_data_buffer[82].ACLR
in_reset => in_data_buffer[83].ACLR
in_reset => in_data_buffer[84].ACLR
in_reset => in_data_buffer[85].ACLR
in_reset => in_data_buffer[86].ACLR
in_reset => in_data_buffer[87].ACLR
in_reset => in_data_buffer[88].ACLR
in_reset => in_data_buffer[89].ACLR
in_reset => in_data_buffer[90].ACLR
in_reset => in_data_buffer[91].ACLR
in_reset => in_data_buffer[92].ACLR
in_reset => in_data_buffer[93].ACLR
in_reset => in_data_buffer[94].ACLR
in_reset => in_data_buffer[95].ACLR
in_reset => in_data_buffer[96].ACLR
in_reset => in_data_buffer[97].ACLR
in_reset => in_data_buffer[98].ACLR
in_reset => in_data_buffer[99].ACLR
in_reset => in_data_buffer[100].ACLR
in_reset => in_data_buffer[101].ACLR
in_reset => in_data_buffer[102].ACLR
in_reset => in_data_buffer[103].ACLR
in_reset => _.IN1
in_valid => take_in_data.IN1
in_data[0] => in_data_buffer[0].DATAIN
in_data[1] => in_data_buffer[1].DATAIN
in_data[2] => in_data_buffer[2].DATAIN
in_data[3] => in_data_buffer[3].DATAIN
in_data[4] => in_data_buffer[4].DATAIN
in_data[5] => in_data_buffer[5].DATAIN
in_data[6] => in_data_buffer[6].DATAIN
in_data[7] => in_data_buffer[7].DATAIN
in_data[8] => in_data_buffer[8].DATAIN
in_data[9] => in_data_buffer[9].DATAIN
in_data[10] => in_data_buffer[10].DATAIN
in_data[11] => in_data_buffer[11].DATAIN
in_data[12] => in_data_buffer[12].DATAIN
in_data[13] => in_data_buffer[13].DATAIN
in_data[14] => in_data_buffer[14].DATAIN
in_data[15] => in_data_buffer[15].DATAIN
in_data[16] => in_data_buffer[16].DATAIN
in_data[17] => in_data_buffer[17].DATAIN
in_data[18] => in_data_buffer[18].DATAIN
in_data[19] => in_data_buffer[19].DATAIN
in_data[20] => in_data_buffer[20].DATAIN
in_data[21] => in_data_buffer[21].DATAIN
in_data[22] => in_data_buffer[22].DATAIN
in_data[23] => in_data_buffer[23].DATAIN
in_data[24] => in_data_buffer[24].DATAIN
in_data[25] => in_data_buffer[25].DATAIN
in_data[26] => in_data_buffer[26].DATAIN
in_data[27] => in_data_buffer[27].DATAIN
in_data[28] => in_data_buffer[28].DATAIN
in_data[29] => in_data_buffer[29].DATAIN
in_data[30] => in_data_buffer[30].DATAIN
in_data[31] => in_data_buffer[31].DATAIN
in_data[32] => in_data_buffer[32].DATAIN
in_data[33] => in_data_buffer[33].DATAIN
in_data[34] => in_data_buffer[34].DATAIN
in_data[35] => in_data_buffer[35].DATAIN
in_data[36] => in_data_buffer[36].DATAIN
in_data[37] => in_data_buffer[37].DATAIN
in_data[38] => in_data_buffer[38].DATAIN
in_data[39] => in_data_buffer[39].DATAIN
in_data[40] => in_data_buffer[40].DATAIN
in_data[41] => in_data_buffer[41].DATAIN
in_data[42] => in_data_buffer[42].DATAIN
in_data[43] => in_data_buffer[43].DATAIN
in_data[44] => in_data_buffer[44].DATAIN
in_data[45] => in_data_buffer[45].DATAIN
in_data[46] => in_data_buffer[46].DATAIN
in_data[47] => in_data_buffer[47].DATAIN
in_data[48] => in_data_buffer[48].DATAIN
in_data[49] => in_data_buffer[49].DATAIN
in_data[50] => in_data_buffer[50].DATAIN
in_data[51] => in_data_buffer[51].DATAIN
in_data[52] => in_data_buffer[52].DATAIN
in_data[53] => in_data_buffer[53].DATAIN
in_data[54] => in_data_buffer[54].DATAIN
in_data[55] => in_data_buffer[55].DATAIN
in_data[56] => in_data_buffer[56].DATAIN
in_data[57] => in_data_buffer[57].DATAIN
in_data[58] => in_data_buffer[58].DATAIN
in_data[59] => in_data_buffer[59].DATAIN
in_data[60] => in_data_buffer[60].DATAIN
in_data[61] => in_data_buffer[61].DATAIN
in_data[62] => in_data_buffer[62].DATAIN
in_data[63] => in_data_buffer[63].DATAIN
in_data[64] => in_data_buffer[64].DATAIN
in_data[65] => in_data_buffer[65].DATAIN
in_data[66] => in_data_buffer[66].DATAIN
in_data[67] => in_data_buffer[67].DATAIN
in_data[68] => in_data_buffer[68].DATAIN
in_data[69] => in_data_buffer[69].DATAIN
in_data[70] => in_data_buffer[70].DATAIN
in_data[71] => in_data_buffer[71].DATAIN
in_data[72] => in_data_buffer[72].DATAIN
in_data[73] => in_data_buffer[73].DATAIN
in_data[74] => in_data_buffer[74].DATAIN
in_data[75] => in_data_buffer[75].DATAIN
in_data[76] => in_data_buffer[76].DATAIN
in_data[77] => in_data_buffer[77].DATAIN
in_data[78] => in_data_buffer[78].DATAIN
in_data[79] => in_data_buffer[79].DATAIN
in_data[80] => in_data_buffer[80].DATAIN
in_data[81] => in_data_buffer[81].DATAIN
in_data[82] => in_data_buffer[82].DATAIN
in_data[83] => in_data_buffer[83].DATAIN
in_data[84] => in_data_buffer[84].DATAIN
in_data[85] => in_data_buffer[85].DATAIN
in_data[86] => in_data_buffer[86].DATAIN
in_data[87] => in_data_buffer[87].DATAIN
in_data[88] => in_data_buffer[88].DATAIN
in_data[89] => in_data_buffer[89].DATAIN
in_data[90] => in_data_buffer[90].DATAIN
in_data[91] => in_data_buffer[91].DATAIN
in_data[92] => in_data_buffer[92].DATAIN
in_data[93] => in_data_buffer[93].DATAIN
in_data[94] => in_data_buffer[94].DATAIN
in_data[95] => in_data_buffer[95].DATAIN
in_data[96] => in_data_buffer[96].DATAIN
in_data[97] => in_data_buffer[97].DATAIN
in_data[98] => in_data_buffer[98].DATAIN
in_data[99] => in_data_buffer[99].DATAIN
in_data[100] => in_data_buffer[100].DATAIN
in_data[101] => in_data_buffer[101].DATAIN
in_data[102] => in_data_buffer[102].DATAIN
in_data[103] => in_data_buffer[103].DATAIN
out_clk => out_clk.IN1
out_reset => out_data_buffer[0].ACLR
out_reset => out_data_buffer[1].ACLR
out_reset => out_data_buffer[2].ACLR
out_reset => out_data_buffer[3].ACLR
out_reset => out_data_buffer[4].ACLR
out_reset => out_data_buffer[5].ACLR
out_reset => out_data_buffer[6].ACLR
out_reset => out_data_buffer[7].ACLR
out_reset => out_data_buffer[8].ACLR
out_reset => out_data_buffer[9].ACLR
out_reset => out_data_buffer[10].ACLR
out_reset => out_data_buffer[11].ACLR
out_reset => out_data_buffer[12].ACLR
out_reset => out_data_buffer[13].ACLR
out_reset => out_data_buffer[14].ACLR
out_reset => out_data_buffer[15].ACLR
out_reset => out_data_buffer[16].ACLR
out_reset => out_data_buffer[17].ACLR
out_reset => out_data_buffer[18].ACLR
out_reset => out_data_buffer[19].ACLR
out_reset => out_data_buffer[20].ACLR
out_reset => out_data_buffer[21].ACLR
out_reset => out_data_buffer[22].ACLR
out_reset => out_data_buffer[23].ACLR
out_reset => out_data_buffer[24].ACLR
out_reset => out_data_buffer[25].ACLR
out_reset => out_data_buffer[26].ACLR
out_reset => out_data_buffer[27].ACLR
out_reset => out_data_buffer[28].ACLR
out_reset => out_data_buffer[29].ACLR
out_reset => out_data_buffer[30].ACLR
out_reset => out_data_buffer[31].ACLR
out_reset => out_data_buffer[32].ACLR
out_reset => out_data_buffer[33].ACLR
out_reset => out_data_buffer[34].ACLR
out_reset => out_data_buffer[35].ACLR
out_reset => out_data_buffer[36].ACLR
out_reset => out_data_buffer[37].ACLR
out_reset => out_data_buffer[38].ACLR
out_reset => out_data_buffer[39].ACLR
out_reset => out_data_buffer[40].ACLR
out_reset => out_data_buffer[41].ACLR
out_reset => out_data_buffer[42].ACLR
out_reset => out_data_buffer[43].ACLR
out_reset => out_data_buffer[44].ACLR
out_reset => out_data_buffer[45].ACLR
out_reset => out_data_buffer[46].ACLR
out_reset => out_data_buffer[47].ACLR
out_reset => out_data_buffer[48].ACLR
out_reset => out_data_buffer[49].ACLR
out_reset => out_data_buffer[50].ACLR
out_reset => out_data_buffer[51].ACLR
out_reset => out_data_buffer[52].ACLR
out_reset => out_data_buffer[53].ACLR
out_reset => out_data_buffer[54].ACLR
out_reset => out_data_buffer[55].ACLR
out_reset => out_data_buffer[56].ACLR
out_reset => out_data_buffer[57].ACLR
out_reset => out_data_buffer[58].ACLR
out_reset => out_data_buffer[59].ACLR
out_reset => out_data_buffer[60].ACLR
out_reset => out_data_buffer[61].ACLR
out_reset => out_data_buffer[62].ACLR
out_reset => out_data_buffer[63].ACLR
out_reset => out_data_buffer[64].ACLR
out_reset => out_data_buffer[65].ACLR
out_reset => out_data_buffer[66].ACLR
out_reset => out_data_buffer[67].ACLR
out_reset => out_data_buffer[68].ACLR
out_reset => out_data_buffer[69].ACLR
out_reset => out_data_buffer[70].ACLR
out_reset => out_data_buffer[71].ACLR
out_reset => out_data_buffer[72].ACLR
out_reset => out_data_buffer[73].ACLR
out_reset => out_data_buffer[74].ACLR
out_reset => out_data_buffer[75].ACLR
out_reset => out_data_buffer[76].ACLR
out_reset => out_data_buffer[77].ACLR
out_reset => out_data_buffer[78].ACLR
out_reset => out_data_buffer[79].ACLR
out_reset => out_data_buffer[80].ACLR
out_reset => out_data_buffer[81].ACLR
out_reset => out_data_buffer[82].ACLR
out_reset => out_data_buffer[83].ACLR
out_reset => out_data_buffer[84].ACLR
out_reset => out_data_buffer[85].ACLR
out_reset => out_data_buffer[86].ACLR
out_reset => out_data_buffer[87].ACLR
out_reset => out_data_buffer[88].ACLR
out_reset => out_data_buffer[89].ACLR
out_reset => out_data_buffer[90].ACLR
out_reset => out_data_buffer[91].ACLR
out_reset => out_data_buffer[92].ACLR
out_reset => out_data_buffer[93].ACLR
out_reset => out_data_buffer[94].ACLR
out_reset => out_data_buffer[95].ACLR
out_reset => out_data_buffer[96].ACLR
out_reset => out_data_buffer[97].ACLR
out_reset => out_data_buffer[98].ACLR
out_reset => out_data_buffer[99].ACLR
out_reset => out_data_buffer[100].ACLR
out_reset => out_data_buffer[101].ACLR
out_reset => out_data_buffer[102].ACLR
out_reset => out_data_buffer[103].ACLR
out_reset => out_data_toggle_flopped.ACLR
out_reset => _.IN1
out_ready => out_data_taken.IN1


|main|Proyecto:u1|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|main|Proyecto:u1|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|main|Proyecto:u1|altera_avalon_st_handshake_clock_crosser:crosser_006
in_clk => in_clk.IN1
in_reset => in_reset.IN1
out_clk => out_clk.IN1
out_reset => out_reset.IN1
in_valid => in_valid.IN1
in_data[0] => in_payload[0].IN1
in_data[1] => in_payload[1].IN1
in_data[2] => in_payload[2].IN1
in_data[3] => in_payload[3].IN1
in_data[4] => in_payload[4].IN1
in_data[5] => in_payload[5].IN1
in_data[6] => in_payload[6].IN1
in_data[7] => in_payload[7].IN1
in_data[8] => in_payload[8].IN1
in_data[9] => in_payload[9].IN1
in_data[10] => in_payload[10].IN1
in_data[11] => in_payload[11].IN1
in_data[12] => in_payload[12].IN1
in_data[13] => in_payload[13].IN1
in_data[14] => in_payload[14].IN1
in_data[15] => in_payload[15].IN1
in_data[16] => in_payload[16].IN1
in_data[17] => in_payload[17].IN1
in_data[18] => in_payload[18].IN1
in_data[19] => in_payload[19].IN1
in_data[20] => in_payload[20].IN1
in_data[21] => in_payload[21].IN1
in_data[22] => in_payload[22].IN1
in_data[23] => in_payload[23].IN1
in_data[24] => in_payload[24].IN1
in_data[25] => in_payload[25].IN1
in_data[26] => in_payload[26].IN1
in_data[27] => in_payload[27].IN1
in_data[28] => in_payload[28].IN1
in_data[29] => in_payload[29].IN1
in_data[30] => in_payload[30].IN1
in_data[31] => in_payload[31].IN1
in_data[32] => in_payload[32].IN1
in_data[33] => in_payload[33].IN1
in_data[34] => in_payload[34].IN1
in_data[35] => in_payload[35].IN1
in_data[36] => in_payload[36].IN1
in_data[37] => in_payload[37].IN1
in_data[38] => in_payload[38].IN1
in_data[39] => in_payload[39].IN1
in_data[40] => in_payload[40].IN1
in_data[41] => in_payload[41].IN1
in_data[42] => in_payload[42].IN1
in_data[43] => in_payload[43].IN1
in_data[44] => in_payload[44].IN1
in_data[45] => in_payload[45].IN1
in_data[46] => in_payload[46].IN1
in_data[47] => in_payload[47].IN1
in_data[48] => in_payload[48].IN1
in_data[49] => in_payload[49].IN1
in_data[50] => in_payload[50].IN1
in_data[51] => in_payload[51].IN1
in_data[52] => in_payload[52].IN1
in_data[53] => in_payload[53].IN1
in_data[54] => in_payload[54].IN1
in_data[55] => in_payload[55].IN1
in_data[56] => in_payload[56].IN1
in_data[57] => in_payload[57].IN1
in_data[58] => in_payload[58].IN1
in_data[59] => in_payload[59].IN1
in_data[60] => in_payload[60].IN1
in_data[61] => in_payload[61].IN1
in_data[62] => in_payload[62].IN1
in_data[63] => in_payload[63].IN1
in_data[64] => in_payload[64].IN1
in_data[65] => in_payload[65].IN1
in_data[66] => in_payload[66].IN1
in_data[67] => in_payload[67].IN1
in_data[68] => in_payload[68].IN1
in_data[69] => in_payload[69].IN1
in_data[70] => in_payload[70].IN1
in_data[71] => in_payload[71].IN1
in_data[72] => in_payload[72].IN1
in_data[73] => in_payload[73].IN1
in_data[74] => in_payload[74].IN1
in_data[75] => in_payload[75].IN1
in_data[76] => in_payload[76].IN1
in_data[77] => in_payload[77].IN1
in_data[78] => in_payload[78].IN1
in_data[79] => in_payload[79].IN1
in_data[80] => in_payload[80].IN1
in_data[81] => in_payload[81].IN1
in_data[82] => in_payload[82].IN1
in_data[83] => in_payload[83].IN1
in_data[84] => in_payload[84].IN1
in_data[85] => in_payload[85].IN1
in_data[86] => in_payload[86].IN1
in_data[87] => in_payload[87].IN1
in_data[88] => in_payload[88].IN1
in_channel[0] => in_payload[91].IN1
in_channel[1] => in_payload[92].IN1
in_channel[2] => in_payload[93].IN1
in_channel[3] => in_payload[94].IN1
in_channel[4] => in_payload[95].IN1
in_channel[5] => in_payload[96].IN1
in_channel[6] => in_payload[97].IN1
in_channel[7] => in_payload[98].IN1
in_channel[8] => in_payload[99].IN1
in_channel[9] => in_payload[100].IN1
in_channel[10] => in_payload[101].IN1
in_channel[11] => in_payload[102].IN1
in_channel[12] => in_payload[103].IN1
in_error[0] => ~NO_FANOUT~
in_startofpacket => in_payload[90].IN1
in_endofpacket => in_payload[89].IN1
in_empty[0] => ~NO_FANOUT~
out_ready => out_ready.IN1


|main|Proyecto:u1|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer
in_clk => in_clk.IN1
in_reset => in_data_toggle.ACLR
in_reset => in_data_buffer[0].ACLR
in_reset => in_data_buffer[1].ACLR
in_reset => in_data_buffer[2].ACLR
in_reset => in_data_buffer[3].ACLR
in_reset => in_data_buffer[4].ACLR
in_reset => in_data_buffer[5].ACLR
in_reset => in_data_buffer[6].ACLR
in_reset => in_data_buffer[7].ACLR
in_reset => in_data_buffer[8].ACLR
in_reset => in_data_buffer[9].ACLR
in_reset => in_data_buffer[10].ACLR
in_reset => in_data_buffer[11].ACLR
in_reset => in_data_buffer[12].ACLR
in_reset => in_data_buffer[13].ACLR
in_reset => in_data_buffer[14].ACLR
in_reset => in_data_buffer[15].ACLR
in_reset => in_data_buffer[16].ACLR
in_reset => in_data_buffer[17].ACLR
in_reset => in_data_buffer[18].ACLR
in_reset => in_data_buffer[19].ACLR
in_reset => in_data_buffer[20].ACLR
in_reset => in_data_buffer[21].ACLR
in_reset => in_data_buffer[22].ACLR
in_reset => in_data_buffer[23].ACLR
in_reset => in_data_buffer[24].ACLR
in_reset => in_data_buffer[25].ACLR
in_reset => in_data_buffer[26].ACLR
in_reset => in_data_buffer[27].ACLR
in_reset => in_data_buffer[28].ACLR
in_reset => in_data_buffer[29].ACLR
in_reset => in_data_buffer[30].ACLR
in_reset => in_data_buffer[31].ACLR
in_reset => in_data_buffer[32].ACLR
in_reset => in_data_buffer[33].ACLR
in_reset => in_data_buffer[34].ACLR
in_reset => in_data_buffer[35].ACLR
in_reset => in_data_buffer[36].ACLR
in_reset => in_data_buffer[37].ACLR
in_reset => in_data_buffer[38].ACLR
in_reset => in_data_buffer[39].ACLR
in_reset => in_data_buffer[40].ACLR
in_reset => in_data_buffer[41].ACLR
in_reset => in_data_buffer[42].ACLR
in_reset => in_data_buffer[43].ACLR
in_reset => in_data_buffer[44].ACLR
in_reset => in_data_buffer[45].ACLR
in_reset => in_data_buffer[46].ACLR
in_reset => in_data_buffer[47].ACLR
in_reset => in_data_buffer[48].ACLR
in_reset => in_data_buffer[49].ACLR
in_reset => in_data_buffer[50].ACLR
in_reset => in_data_buffer[51].ACLR
in_reset => in_data_buffer[52].ACLR
in_reset => in_data_buffer[53].ACLR
in_reset => in_data_buffer[54].ACLR
in_reset => in_data_buffer[55].ACLR
in_reset => in_data_buffer[56].ACLR
in_reset => in_data_buffer[57].ACLR
in_reset => in_data_buffer[58].ACLR
in_reset => in_data_buffer[59].ACLR
in_reset => in_data_buffer[60].ACLR
in_reset => in_data_buffer[61].ACLR
in_reset => in_data_buffer[62].ACLR
in_reset => in_data_buffer[63].ACLR
in_reset => in_data_buffer[64].ACLR
in_reset => in_data_buffer[65].ACLR
in_reset => in_data_buffer[66].ACLR
in_reset => in_data_buffer[67].ACLR
in_reset => in_data_buffer[68].ACLR
in_reset => in_data_buffer[69].ACLR
in_reset => in_data_buffer[70].ACLR
in_reset => in_data_buffer[71].ACLR
in_reset => in_data_buffer[72].ACLR
in_reset => in_data_buffer[73].ACLR
in_reset => in_data_buffer[74].ACLR
in_reset => in_data_buffer[75].ACLR
in_reset => in_data_buffer[76].ACLR
in_reset => in_data_buffer[77].ACLR
in_reset => in_data_buffer[78].ACLR
in_reset => in_data_buffer[79].ACLR
in_reset => in_data_buffer[80].ACLR
in_reset => in_data_buffer[81].ACLR
in_reset => in_data_buffer[82].ACLR
in_reset => in_data_buffer[83].ACLR
in_reset => in_data_buffer[84].ACLR
in_reset => in_data_buffer[85].ACLR
in_reset => in_data_buffer[86].ACLR
in_reset => in_data_buffer[87].ACLR
in_reset => in_data_buffer[88].ACLR
in_reset => in_data_buffer[89].ACLR
in_reset => in_data_buffer[90].ACLR
in_reset => in_data_buffer[91].ACLR
in_reset => in_data_buffer[92].ACLR
in_reset => in_data_buffer[93].ACLR
in_reset => in_data_buffer[94].ACLR
in_reset => in_data_buffer[95].ACLR
in_reset => in_data_buffer[96].ACLR
in_reset => in_data_buffer[97].ACLR
in_reset => in_data_buffer[98].ACLR
in_reset => in_data_buffer[99].ACLR
in_reset => in_data_buffer[100].ACLR
in_reset => in_data_buffer[101].ACLR
in_reset => in_data_buffer[102].ACLR
in_reset => in_data_buffer[103].ACLR
in_reset => _.IN1
in_valid => take_in_data.IN1
in_data[0] => in_data_buffer[0].DATAIN
in_data[1] => in_data_buffer[1].DATAIN
in_data[2] => in_data_buffer[2].DATAIN
in_data[3] => in_data_buffer[3].DATAIN
in_data[4] => in_data_buffer[4].DATAIN
in_data[5] => in_data_buffer[5].DATAIN
in_data[6] => in_data_buffer[6].DATAIN
in_data[7] => in_data_buffer[7].DATAIN
in_data[8] => in_data_buffer[8].DATAIN
in_data[9] => in_data_buffer[9].DATAIN
in_data[10] => in_data_buffer[10].DATAIN
in_data[11] => in_data_buffer[11].DATAIN
in_data[12] => in_data_buffer[12].DATAIN
in_data[13] => in_data_buffer[13].DATAIN
in_data[14] => in_data_buffer[14].DATAIN
in_data[15] => in_data_buffer[15].DATAIN
in_data[16] => in_data_buffer[16].DATAIN
in_data[17] => in_data_buffer[17].DATAIN
in_data[18] => in_data_buffer[18].DATAIN
in_data[19] => in_data_buffer[19].DATAIN
in_data[20] => in_data_buffer[20].DATAIN
in_data[21] => in_data_buffer[21].DATAIN
in_data[22] => in_data_buffer[22].DATAIN
in_data[23] => in_data_buffer[23].DATAIN
in_data[24] => in_data_buffer[24].DATAIN
in_data[25] => in_data_buffer[25].DATAIN
in_data[26] => in_data_buffer[26].DATAIN
in_data[27] => in_data_buffer[27].DATAIN
in_data[28] => in_data_buffer[28].DATAIN
in_data[29] => in_data_buffer[29].DATAIN
in_data[30] => in_data_buffer[30].DATAIN
in_data[31] => in_data_buffer[31].DATAIN
in_data[32] => in_data_buffer[32].DATAIN
in_data[33] => in_data_buffer[33].DATAIN
in_data[34] => in_data_buffer[34].DATAIN
in_data[35] => in_data_buffer[35].DATAIN
in_data[36] => in_data_buffer[36].DATAIN
in_data[37] => in_data_buffer[37].DATAIN
in_data[38] => in_data_buffer[38].DATAIN
in_data[39] => in_data_buffer[39].DATAIN
in_data[40] => in_data_buffer[40].DATAIN
in_data[41] => in_data_buffer[41].DATAIN
in_data[42] => in_data_buffer[42].DATAIN
in_data[43] => in_data_buffer[43].DATAIN
in_data[44] => in_data_buffer[44].DATAIN
in_data[45] => in_data_buffer[45].DATAIN
in_data[46] => in_data_buffer[46].DATAIN
in_data[47] => in_data_buffer[47].DATAIN
in_data[48] => in_data_buffer[48].DATAIN
in_data[49] => in_data_buffer[49].DATAIN
in_data[50] => in_data_buffer[50].DATAIN
in_data[51] => in_data_buffer[51].DATAIN
in_data[52] => in_data_buffer[52].DATAIN
in_data[53] => in_data_buffer[53].DATAIN
in_data[54] => in_data_buffer[54].DATAIN
in_data[55] => in_data_buffer[55].DATAIN
in_data[56] => in_data_buffer[56].DATAIN
in_data[57] => in_data_buffer[57].DATAIN
in_data[58] => in_data_buffer[58].DATAIN
in_data[59] => in_data_buffer[59].DATAIN
in_data[60] => in_data_buffer[60].DATAIN
in_data[61] => in_data_buffer[61].DATAIN
in_data[62] => in_data_buffer[62].DATAIN
in_data[63] => in_data_buffer[63].DATAIN
in_data[64] => in_data_buffer[64].DATAIN
in_data[65] => in_data_buffer[65].DATAIN
in_data[66] => in_data_buffer[66].DATAIN
in_data[67] => in_data_buffer[67].DATAIN
in_data[68] => in_data_buffer[68].DATAIN
in_data[69] => in_data_buffer[69].DATAIN
in_data[70] => in_data_buffer[70].DATAIN
in_data[71] => in_data_buffer[71].DATAIN
in_data[72] => in_data_buffer[72].DATAIN
in_data[73] => in_data_buffer[73].DATAIN
in_data[74] => in_data_buffer[74].DATAIN
in_data[75] => in_data_buffer[75].DATAIN
in_data[76] => in_data_buffer[76].DATAIN
in_data[77] => in_data_buffer[77].DATAIN
in_data[78] => in_data_buffer[78].DATAIN
in_data[79] => in_data_buffer[79].DATAIN
in_data[80] => in_data_buffer[80].DATAIN
in_data[81] => in_data_buffer[81].DATAIN
in_data[82] => in_data_buffer[82].DATAIN
in_data[83] => in_data_buffer[83].DATAIN
in_data[84] => in_data_buffer[84].DATAIN
in_data[85] => in_data_buffer[85].DATAIN
in_data[86] => in_data_buffer[86].DATAIN
in_data[87] => in_data_buffer[87].DATAIN
in_data[88] => in_data_buffer[88].DATAIN
in_data[89] => in_data_buffer[89].DATAIN
in_data[90] => in_data_buffer[90].DATAIN
in_data[91] => in_data_buffer[91].DATAIN
in_data[92] => in_data_buffer[92].DATAIN
in_data[93] => in_data_buffer[93].DATAIN
in_data[94] => in_data_buffer[94].DATAIN
in_data[95] => in_data_buffer[95].DATAIN
in_data[96] => in_data_buffer[96].DATAIN
in_data[97] => in_data_buffer[97].DATAIN
in_data[98] => in_data_buffer[98].DATAIN
in_data[99] => in_data_buffer[99].DATAIN
in_data[100] => in_data_buffer[100].DATAIN
in_data[101] => in_data_buffer[101].DATAIN
in_data[102] => in_data_buffer[102].DATAIN
in_data[103] => in_data_buffer[103].DATAIN
out_clk => out_clk.IN1
out_reset => out_data_buffer[0].ACLR
out_reset => out_data_buffer[1].ACLR
out_reset => out_data_buffer[2].ACLR
out_reset => out_data_buffer[3].ACLR
out_reset => out_data_buffer[4].ACLR
out_reset => out_data_buffer[5].ACLR
out_reset => out_data_buffer[6].ACLR
out_reset => out_data_buffer[7].ACLR
out_reset => out_data_buffer[8].ACLR
out_reset => out_data_buffer[9].ACLR
out_reset => out_data_buffer[10].ACLR
out_reset => out_data_buffer[11].ACLR
out_reset => out_data_buffer[12].ACLR
out_reset => out_data_buffer[13].ACLR
out_reset => out_data_buffer[14].ACLR
out_reset => out_data_buffer[15].ACLR
out_reset => out_data_buffer[16].ACLR
out_reset => out_data_buffer[17].ACLR
out_reset => out_data_buffer[18].ACLR
out_reset => out_data_buffer[19].ACLR
out_reset => out_data_buffer[20].ACLR
out_reset => out_data_buffer[21].ACLR
out_reset => out_data_buffer[22].ACLR
out_reset => out_data_buffer[23].ACLR
out_reset => out_data_buffer[24].ACLR
out_reset => out_data_buffer[25].ACLR
out_reset => out_data_buffer[26].ACLR
out_reset => out_data_buffer[27].ACLR
out_reset => out_data_buffer[28].ACLR
out_reset => out_data_buffer[29].ACLR
out_reset => out_data_buffer[30].ACLR
out_reset => out_data_buffer[31].ACLR
out_reset => out_data_buffer[32].ACLR
out_reset => out_data_buffer[33].ACLR
out_reset => out_data_buffer[34].ACLR
out_reset => out_data_buffer[35].ACLR
out_reset => out_data_buffer[36].ACLR
out_reset => out_data_buffer[37].ACLR
out_reset => out_data_buffer[38].ACLR
out_reset => out_data_buffer[39].ACLR
out_reset => out_data_buffer[40].ACLR
out_reset => out_data_buffer[41].ACLR
out_reset => out_data_buffer[42].ACLR
out_reset => out_data_buffer[43].ACLR
out_reset => out_data_buffer[44].ACLR
out_reset => out_data_buffer[45].ACLR
out_reset => out_data_buffer[46].ACLR
out_reset => out_data_buffer[47].ACLR
out_reset => out_data_buffer[48].ACLR
out_reset => out_data_buffer[49].ACLR
out_reset => out_data_buffer[50].ACLR
out_reset => out_data_buffer[51].ACLR
out_reset => out_data_buffer[52].ACLR
out_reset => out_data_buffer[53].ACLR
out_reset => out_data_buffer[54].ACLR
out_reset => out_data_buffer[55].ACLR
out_reset => out_data_buffer[56].ACLR
out_reset => out_data_buffer[57].ACLR
out_reset => out_data_buffer[58].ACLR
out_reset => out_data_buffer[59].ACLR
out_reset => out_data_buffer[60].ACLR
out_reset => out_data_buffer[61].ACLR
out_reset => out_data_buffer[62].ACLR
out_reset => out_data_buffer[63].ACLR
out_reset => out_data_buffer[64].ACLR
out_reset => out_data_buffer[65].ACLR
out_reset => out_data_buffer[66].ACLR
out_reset => out_data_buffer[67].ACLR
out_reset => out_data_buffer[68].ACLR
out_reset => out_data_buffer[69].ACLR
out_reset => out_data_buffer[70].ACLR
out_reset => out_data_buffer[71].ACLR
out_reset => out_data_buffer[72].ACLR
out_reset => out_data_buffer[73].ACLR
out_reset => out_data_buffer[74].ACLR
out_reset => out_data_buffer[75].ACLR
out_reset => out_data_buffer[76].ACLR
out_reset => out_data_buffer[77].ACLR
out_reset => out_data_buffer[78].ACLR
out_reset => out_data_buffer[79].ACLR
out_reset => out_data_buffer[80].ACLR
out_reset => out_data_buffer[81].ACLR
out_reset => out_data_buffer[82].ACLR
out_reset => out_data_buffer[83].ACLR
out_reset => out_data_buffer[84].ACLR
out_reset => out_data_buffer[85].ACLR
out_reset => out_data_buffer[86].ACLR
out_reset => out_data_buffer[87].ACLR
out_reset => out_data_buffer[88].ACLR
out_reset => out_data_buffer[89].ACLR
out_reset => out_data_buffer[90].ACLR
out_reset => out_data_buffer[91].ACLR
out_reset => out_data_buffer[92].ACLR
out_reset => out_data_buffer[93].ACLR
out_reset => out_data_buffer[94].ACLR
out_reset => out_data_buffer[95].ACLR
out_reset => out_data_buffer[96].ACLR
out_reset => out_data_buffer[97].ACLR
out_reset => out_data_buffer[98].ACLR
out_reset => out_data_buffer[99].ACLR
out_reset => out_data_buffer[100].ACLR
out_reset => out_data_buffer[101].ACLR
out_reset => out_data_buffer[102].ACLR
out_reset => out_data_buffer[103].ACLR
out_reset => out_data_toggle_flopped.ACLR
out_reset => _.IN1
out_ready => out_data_taken.IN1


|main|Proyecto:u1|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|main|Proyecto:u1|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|main|Proyecto:u1|altera_avalon_st_handshake_clock_crosser:crosser_007
in_clk => in_clk.IN1
in_reset => in_reset.IN1
out_clk => out_clk.IN1
out_reset => out_reset.IN1
in_valid => in_valid.IN1
in_data[0] => in_payload[0].IN1
in_data[1] => in_payload[1].IN1
in_data[2] => in_payload[2].IN1
in_data[3] => in_payload[3].IN1
in_data[4] => in_payload[4].IN1
in_data[5] => in_payload[5].IN1
in_data[6] => in_payload[6].IN1
in_data[7] => in_payload[7].IN1
in_data[8] => in_payload[8].IN1
in_data[9] => in_payload[9].IN1
in_data[10] => in_payload[10].IN1
in_data[11] => in_payload[11].IN1
in_data[12] => in_payload[12].IN1
in_data[13] => in_payload[13].IN1
in_data[14] => in_payload[14].IN1
in_data[15] => in_payload[15].IN1
in_data[16] => in_payload[16].IN1
in_data[17] => in_payload[17].IN1
in_data[18] => in_payload[18].IN1
in_data[19] => in_payload[19].IN1
in_data[20] => in_payload[20].IN1
in_data[21] => in_payload[21].IN1
in_data[22] => in_payload[22].IN1
in_data[23] => in_payload[23].IN1
in_data[24] => in_payload[24].IN1
in_data[25] => in_payload[25].IN1
in_data[26] => in_payload[26].IN1
in_data[27] => in_payload[27].IN1
in_data[28] => in_payload[28].IN1
in_data[29] => in_payload[29].IN1
in_data[30] => in_payload[30].IN1
in_data[31] => in_payload[31].IN1
in_data[32] => in_payload[32].IN1
in_data[33] => in_payload[33].IN1
in_data[34] => in_payload[34].IN1
in_data[35] => in_payload[35].IN1
in_data[36] => in_payload[36].IN1
in_data[37] => in_payload[37].IN1
in_data[38] => in_payload[38].IN1
in_data[39] => in_payload[39].IN1
in_data[40] => in_payload[40].IN1
in_data[41] => in_payload[41].IN1
in_data[42] => in_payload[42].IN1
in_data[43] => in_payload[43].IN1
in_data[44] => in_payload[44].IN1
in_data[45] => in_payload[45].IN1
in_data[46] => in_payload[46].IN1
in_data[47] => in_payload[47].IN1
in_data[48] => in_payload[48].IN1
in_data[49] => in_payload[49].IN1
in_data[50] => in_payload[50].IN1
in_data[51] => in_payload[51].IN1
in_data[52] => in_payload[52].IN1
in_data[53] => in_payload[53].IN1
in_data[54] => in_payload[54].IN1
in_data[55] => in_payload[55].IN1
in_data[56] => in_payload[56].IN1
in_data[57] => in_payload[57].IN1
in_data[58] => in_payload[58].IN1
in_data[59] => in_payload[59].IN1
in_data[60] => in_payload[60].IN1
in_data[61] => in_payload[61].IN1
in_data[62] => in_payload[62].IN1
in_data[63] => in_payload[63].IN1
in_data[64] => in_payload[64].IN1
in_data[65] => in_payload[65].IN1
in_data[66] => in_payload[66].IN1
in_data[67] => in_payload[67].IN1
in_data[68] => in_payload[68].IN1
in_data[69] => in_payload[69].IN1
in_data[70] => in_payload[70].IN1
in_data[71] => in_payload[71].IN1
in_data[72] => in_payload[72].IN1
in_data[73] => in_payload[73].IN1
in_data[74] => in_payload[74].IN1
in_data[75] => in_payload[75].IN1
in_data[76] => in_payload[76].IN1
in_data[77] => in_payload[77].IN1
in_data[78] => in_payload[78].IN1
in_data[79] => in_payload[79].IN1
in_data[80] => in_payload[80].IN1
in_data[81] => in_payload[81].IN1
in_data[82] => in_payload[82].IN1
in_data[83] => in_payload[83].IN1
in_data[84] => in_payload[84].IN1
in_data[85] => in_payload[85].IN1
in_data[86] => in_payload[86].IN1
in_data[87] => in_payload[87].IN1
in_data[88] => in_payload[88].IN1
in_channel[0] => in_payload[91].IN1
in_channel[1] => in_payload[92].IN1
in_channel[2] => in_payload[93].IN1
in_channel[3] => in_payload[94].IN1
in_channel[4] => in_payload[95].IN1
in_channel[5] => in_payload[96].IN1
in_channel[6] => in_payload[97].IN1
in_channel[7] => in_payload[98].IN1
in_channel[8] => in_payload[99].IN1
in_channel[9] => in_payload[100].IN1
in_channel[10] => in_payload[101].IN1
in_channel[11] => in_payload[102].IN1
in_channel[12] => in_payload[103].IN1
in_error[0] => ~NO_FANOUT~
in_startofpacket => in_payload[90].IN1
in_endofpacket => in_payload[89].IN1
in_empty[0] => ~NO_FANOUT~
out_ready => out_ready.IN1


|main|Proyecto:u1|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer
in_clk => in_clk.IN1
in_reset => in_data_toggle.ACLR
in_reset => in_data_buffer[0].ACLR
in_reset => in_data_buffer[1].ACLR
in_reset => in_data_buffer[2].ACLR
in_reset => in_data_buffer[3].ACLR
in_reset => in_data_buffer[4].ACLR
in_reset => in_data_buffer[5].ACLR
in_reset => in_data_buffer[6].ACLR
in_reset => in_data_buffer[7].ACLR
in_reset => in_data_buffer[8].ACLR
in_reset => in_data_buffer[9].ACLR
in_reset => in_data_buffer[10].ACLR
in_reset => in_data_buffer[11].ACLR
in_reset => in_data_buffer[12].ACLR
in_reset => in_data_buffer[13].ACLR
in_reset => in_data_buffer[14].ACLR
in_reset => in_data_buffer[15].ACLR
in_reset => in_data_buffer[16].ACLR
in_reset => in_data_buffer[17].ACLR
in_reset => in_data_buffer[18].ACLR
in_reset => in_data_buffer[19].ACLR
in_reset => in_data_buffer[20].ACLR
in_reset => in_data_buffer[21].ACLR
in_reset => in_data_buffer[22].ACLR
in_reset => in_data_buffer[23].ACLR
in_reset => in_data_buffer[24].ACLR
in_reset => in_data_buffer[25].ACLR
in_reset => in_data_buffer[26].ACLR
in_reset => in_data_buffer[27].ACLR
in_reset => in_data_buffer[28].ACLR
in_reset => in_data_buffer[29].ACLR
in_reset => in_data_buffer[30].ACLR
in_reset => in_data_buffer[31].ACLR
in_reset => in_data_buffer[32].ACLR
in_reset => in_data_buffer[33].ACLR
in_reset => in_data_buffer[34].ACLR
in_reset => in_data_buffer[35].ACLR
in_reset => in_data_buffer[36].ACLR
in_reset => in_data_buffer[37].ACLR
in_reset => in_data_buffer[38].ACLR
in_reset => in_data_buffer[39].ACLR
in_reset => in_data_buffer[40].ACLR
in_reset => in_data_buffer[41].ACLR
in_reset => in_data_buffer[42].ACLR
in_reset => in_data_buffer[43].ACLR
in_reset => in_data_buffer[44].ACLR
in_reset => in_data_buffer[45].ACLR
in_reset => in_data_buffer[46].ACLR
in_reset => in_data_buffer[47].ACLR
in_reset => in_data_buffer[48].ACLR
in_reset => in_data_buffer[49].ACLR
in_reset => in_data_buffer[50].ACLR
in_reset => in_data_buffer[51].ACLR
in_reset => in_data_buffer[52].ACLR
in_reset => in_data_buffer[53].ACLR
in_reset => in_data_buffer[54].ACLR
in_reset => in_data_buffer[55].ACLR
in_reset => in_data_buffer[56].ACLR
in_reset => in_data_buffer[57].ACLR
in_reset => in_data_buffer[58].ACLR
in_reset => in_data_buffer[59].ACLR
in_reset => in_data_buffer[60].ACLR
in_reset => in_data_buffer[61].ACLR
in_reset => in_data_buffer[62].ACLR
in_reset => in_data_buffer[63].ACLR
in_reset => in_data_buffer[64].ACLR
in_reset => in_data_buffer[65].ACLR
in_reset => in_data_buffer[66].ACLR
in_reset => in_data_buffer[67].ACLR
in_reset => in_data_buffer[68].ACLR
in_reset => in_data_buffer[69].ACLR
in_reset => in_data_buffer[70].ACLR
in_reset => in_data_buffer[71].ACLR
in_reset => in_data_buffer[72].ACLR
in_reset => in_data_buffer[73].ACLR
in_reset => in_data_buffer[74].ACLR
in_reset => in_data_buffer[75].ACLR
in_reset => in_data_buffer[76].ACLR
in_reset => in_data_buffer[77].ACLR
in_reset => in_data_buffer[78].ACLR
in_reset => in_data_buffer[79].ACLR
in_reset => in_data_buffer[80].ACLR
in_reset => in_data_buffer[81].ACLR
in_reset => in_data_buffer[82].ACLR
in_reset => in_data_buffer[83].ACLR
in_reset => in_data_buffer[84].ACLR
in_reset => in_data_buffer[85].ACLR
in_reset => in_data_buffer[86].ACLR
in_reset => in_data_buffer[87].ACLR
in_reset => in_data_buffer[88].ACLR
in_reset => in_data_buffer[89].ACLR
in_reset => in_data_buffer[90].ACLR
in_reset => in_data_buffer[91].ACLR
in_reset => in_data_buffer[92].ACLR
in_reset => in_data_buffer[93].ACLR
in_reset => in_data_buffer[94].ACLR
in_reset => in_data_buffer[95].ACLR
in_reset => in_data_buffer[96].ACLR
in_reset => in_data_buffer[97].ACLR
in_reset => in_data_buffer[98].ACLR
in_reset => in_data_buffer[99].ACLR
in_reset => in_data_buffer[100].ACLR
in_reset => in_data_buffer[101].ACLR
in_reset => in_data_buffer[102].ACLR
in_reset => in_data_buffer[103].ACLR
in_reset => _.IN1
in_valid => take_in_data.IN1
in_data[0] => in_data_buffer[0].DATAIN
in_data[1] => in_data_buffer[1].DATAIN
in_data[2] => in_data_buffer[2].DATAIN
in_data[3] => in_data_buffer[3].DATAIN
in_data[4] => in_data_buffer[4].DATAIN
in_data[5] => in_data_buffer[5].DATAIN
in_data[6] => in_data_buffer[6].DATAIN
in_data[7] => in_data_buffer[7].DATAIN
in_data[8] => in_data_buffer[8].DATAIN
in_data[9] => in_data_buffer[9].DATAIN
in_data[10] => in_data_buffer[10].DATAIN
in_data[11] => in_data_buffer[11].DATAIN
in_data[12] => in_data_buffer[12].DATAIN
in_data[13] => in_data_buffer[13].DATAIN
in_data[14] => in_data_buffer[14].DATAIN
in_data[15] => in_data_buffer[15].DATAIN
in_data[16] => in_data_buffer[16].DATAIN
in_data[17] => in_data_buffer[17].DATAIN
in_data[18] => in_data_buffer[18].DATAIN
in_data[19] => in_data_buffer[19].DATAIN
in_data[20] => in_data_buffer[20].DATAIN
in_data[21] => in_data_buffer[21].DATAIN
in_data[22] => in_data_buffer[22].DATAIN
in_data[23] => in_data_buffer[23].DATAIN
in_data[24] => in_data_buffer[24].DATAIN
in_data[25] => in_data_buffer[25].DATAIN
in_data[26] => in_data_buffer[26].DATAIN
in_data[27] => in_data_buffer[27].DATAIN
in_data[28] => in_data_buffer[28].DATAIN
in_data[29] => in_data_buffer[29].DATAIN
in_data[30] => in_data_buffer[30].DATAIN
in_data[31] => in_data_buffer[31].DATAIN
in_data[32] => in_data_buffer[32].DATAIN
in_data[33] => in_data_buffer[33].DATAIN
in_data[34] => in_data_buffer[34].DATAIN
in_data[35] => in_data_buffer[35].DATAIN
in_data[36] => in_data_buffer[36].DATAIN
in_data[37] => in_data_buffer[37].DATAIN
in_data[38] => in_data_buffer[38].DATAIN
in_data[39] => in_data_buffer[39].DATAIN
in_data[40] => in_data_buffer[40].DATAIN
in_data[41] => in_data_buffer[41].DATAIN
in_data[42] => in_data_buffer[42].DATAIN
in_data[43] => in_data_buffer[43].DATAIN
in_data[44] => in_data_buffer[44].DATAIN
in_data[45] => in_data_buffer[45].DATAIN
in_data[46] => in_data_buffer[46].DATAIN
in_data[47] => in_data_buffer[47].DATAIN
in_data[48] => in_data_buffer[48].DATAIN
in_data[49] => in_data_buffer[49].DATAIN
in_data[50] => in_data_buffer[50].DATAIN
in_data[51] => in_data_buffer[51].DATAIN
in_data[52] => in_data_buffer[52].DATAIN
in_data[53] => in_data_buffer[53].DATAIN
in_data[54] => in_data_buffer[54].DATAIN
in_data[55] => in_data_buffer[55].DATAIN
in_data[56] => in_data_buffer[56].DATAIN
in_data[57] => in_data_buffer[57].DATAIN
in_data[58] => in_data_buffer[58].DATAIN
in_data[59] => in_data_buffer[59].DATAIN
in_data[60] => in_data_buffer[60].DATAIN
in_data[61] => in_data_buffer[61].DATAIN
in_data[62] => in_data_buffer[62].DATAIN
in_data[63] => in_data_buffer[63].DATAIN
in_data[64] => in_data_buffer[64].DATAIN
in_data[65] => in_data_buffer[65].DATAIN
in_data[66] => in_data_buffer[66].DATAIN
in_data[67] => in_data_buffer[67].DATAIN
in_data[68] => in_data_buffer[68].DATAIN
in_data[69] => in_data_buffer[69].DATAIN
in_data[70] => in_data_buffer[70].DATAIN
in_data[71] => in_data_buffer[71].DATAIN
in_data[72] => in_data_buffer[72].DATAIN
in_data[73] => in_data_buffer[73].DATAIN
in_data[74] => in_data_buffer[74].DATAIN
in_data[75] => in_data_buffer[75].DATAIN
in_data[76] => in_data_buffer[76].DATAIN
in_data[77] => in_data_buffer[77].DATAIN
in_data[78] => in_data_buffer[78].DATAIN
in_data[79] => in_data_buffer[79].DATAIN
in_data[80] => in_data_buffer[80].DATAIN
in_data[81] => in_data_buffer[81].DATAIN
in_data[82] => in_data_buffer[82].DATAIN
in_data[83] => in_data_buffer[83].DATAIN
in_data[84] => in_data_buffer[84].DATAIN
in_data[85] => in_data_buffer[85].DATAIN
in_data[86] => in_data_buffer[86].DATAIN
in_data[87] => in_data_buffer[87].DATAIN
in_data[88] => in_data_buffer[88].DATAIN
in_data[89] => in_data_buffer[89].DATAIN
in_data[90] => in_data_buffer[90].DATAIN
in_data[91] => in_data_buffer[91].DATAIN
in_data[92] => in_data_buffer[92].DATAIN
in_data[93] => in_data_buffer[93].DATAIN
in_data[94] => in_data_buffer[94].DATAIN
in_data[95] => in_data_buffer[95].DATAIN
in_data[96] => in_data_buffer[96].DATAIN
in_data[97] => in_data_buffer[97].DATAIN
in_data[98] => in_data_buffer[98].DATAIN
in_data[99] => in_data_buffer[99].DATAIN
in_data[100] => in_data_buffer[100].DATAIN
in_data[101] => in_data_buffer[101].DATAIN
in_data[102] => in_data_buffer[102].DATAIN
in_data[103] => in_data_buffer[103].DATAIN
out_clk => out_clk.IN1
out_reset => out_data_buffer[0].ACLR
out_reset => out_data_buffer[1].ACLR
out_reset => out_data_buffer[2].ACLR
out_reset => out_data_buffer[3].ACLR
out_reset => out_data_buffer[4].ACLR
out_reset => out_data_buffer[5].ACLR
out_reset => out_data_buffer[6].ACLR
out_reset => out_data_buffer[7].ACLR
out_reset => out_data_buffer[8].ACLR
out_reset => out_data_buffer[9].ACLR
out_reset => out_data_buffer[10].ACLR
out_reset => out_data_buffer[11].ACLR
out_reset => out_data_buffer[12].ACLR
out_reset => out_data_buffer[13].ACLR
out_reset => out_data_buffer[14].ACLR
out_reset => out_data_buffer[15].ACLR
out_reset => out_data_buffer[16].ACLR
out_reset => out_data_buffer[17].ACLR
out_reset => out_data_buffer[18].ACLR
out_reset => out_data_buffer[19].ACLR
out_reset => out_data_buffer[20].ACLR
out_reset => out_data_buffer[21].ACLR
out_reset => out_data_buffer[22].ACLR
out_reset => out_data_buffer[23].ACLR
out_reset => out_data_buffer[24].ACLR
out_reset => out_data_buffer[25].ACLR
out_reset => out_data_buffer[26].ACLR
out_reset => out_data_buffer[27].ACLR
out_reset => out_data_buffer[28].ACLR
out_reset => out_data_buffer[29].ACLR
out_reset => out_data_buffer[30].ACLR
out_reset => out_data_buffer[31].ACLR
out_reset => out_data_buffer[32].ACLR
out_reset => out_data_buffer[33].ACLR
out_reset => out_data_buffer[34].ACLR
out_reset => out_data_buffer[35].ACLR
out_reset => out_data_buffer[36].ACLR
out_reset => out_data_buffer[37].ACLR
out_reset => out_data_buffer[38].ACLR
out_reset => out_data_buffer[39].ACLR
out_reset => out_data_buffer[40].ACLR
out_reset => out_data_buffer[41].ACLR
out_reset => out_data_buffer[42].ACLR
out_reset => out_data_buffer[43].ACLR
out_reset => out_data_buffer[44].ACLR
out_reset => out_data_buffer[45].ACLR
out_reset => out_data_buffer[46].ACLR
out_reset => out_data_buffer[47].ACLR
out_reset => out_data_buffer[48].ACLR
out_reset => out_data_buffer[49].ACLR
out_reset => out_data_buffer[50].ACLR
out_reset => out_data_buffer[51].ACLR
out_reset => out_data_buffer[52].ACLR
out_reset => out_data_buffer[53].ACLR
out_reset => out_data_buffer[54].ACLR
out_reset => out_data_buffer[55].ACLR
out_reset => out_data_buffer[56].ACLR
out_reset => out_data_buffer[57].ACLR
out_reset => out_data_buffer[58].ACLR
out_reset => out_data_buffer[59].ACLR
out_reset => out_data_buffer[60].ACLR
out_reset => out_data_buffer[61].ACLR
out_reset => out_data_buffer[62].ACLR
out_reset => out_data_buffer[63].ACLR
out_reset => out_data_buffer[64].ACLR
out_reset => out_data_buffer[65].ACLR
out_reset => out_data_buffer[66].ACLR
out_reset => out_data_buffer[67].ACLR
out_reset => out_data_buffer[68].ACLR
out_reset => out_data_buffer[69].ACLR
out_reset => out_data_buffer[70].ACLR
out_reset => out_data_buffer[71].ACLR
out_reset => out_data_buffer[72].ACLR
out_reset => out_data_buffer[73].ACLR
out_reset => out_data_buffer[74].ACLR
out_reset => out_data_buffer[75].ACLR
out_reset => out_data_buffer[76].ACLR
out_reset => out_data_buffer[77].ACLR
out_reset => out_data_buffer[78].ACLR
out_reset => out_data_buffer[79].ACLR
out_reset => out_data_buffer[80].ACLR
out_reset => out_data_buffer[81].ACLR
out_reset => out_data_buffer[82].ACLR
out_reset => out_data_buffer[83].ACLR
out_reset => out_data_buffer[84].ACLR
out_reset => out_data_buffer[85].ACLR
out_reset => out_data_buffer[86].ACLR
out_reset => out_data_buffer[87].ACLR
out_reset => out_data_buffer[88].ACLR
out_reset => out_data_buffer[89].ACLR
out_reset => out_data_buffer[90].ACLR
out_reset => out_data_buffer[91].ACLR
out_reset => out_data_buffer[92].ACLR
out_reset => out_data_buffer[93].ACLR
out_reset => out_data_buffer[94].ACLR
out_reset => out_data_buffer[95].ACLR
out_reset => out_data_buffer[96].ACLR
out_reset => out_data_buffer[97].ACLR
out_reset => out_data_buffer[98].ACLR
out_reset => out_data_buffer[99].ACLR
out_reset => out_data_buffer[100].ACLR
out_reset => out_data_buffer[101].ACLR
out_reset => out_data_buffer[102].ACLR
out_reset => out_data_buffer[103].ACLR
out_reset => out_data_toggle_flopped.ACLR
out_reset => _.IN1
out_ready => out_data_taken.IN1


|main|Proyecto:u1|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|main|Proyecto:u1|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|main|Proyecto:u1|Proyecto_irq_mapper:irq_mapper
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
receiver0_irq => sender_irq[0].DATAIN
receiver1_irq => sender_irq[1].DATAIN
receiver2_irq => sender_irq[2].DATAIN
receiver3_irq => sender_irq[3].DATAIN
receiver4_irq => sender_irq[4].DATAIN


|main|Proyecto:u1|altera_irq_clock_crosser:irq_synchronizer
receiver_clk => ~NO_FANOUT~
receiver_reset => ~NO_FANOUT~
sender_clk => sender_clk.IN1
sender_reset => _.IN1
receiver_irq[0] => receiver_irq[0].IN1


|main|Proyecto:u1|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync
clk => clk.IN1
reset_n => reset_n.IN1
din[0] => din[0].IN1


|main|Proyecto:u1|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


