// Design a module that implements an AND gate

module and_gate( 
    input a, 
    input b, 
    output out );

    // assing the AND of a and b to out. 
 input a; 
 input b; 
 output out ; 


 model out; 
 /* 	initial //set value of out. 
 	begin 
 	out = 0; 
	end 
 	*/ 
 
 //intermediate values of operation 
 /* 	and and0(out1, a,b); 
 	and and1(out2, a, output1);  
 	and and2(out3, b, output1); 
 	or or3(out, out2, out3); 
	end*/
endmodule
