[2021-09-09 09:06:45,612]mapper_test.py:79:[INFO]: run case "s382_comb"
[2021-09-09 09:06:45,612]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 09:06:45,923]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.opt.aig; ".

Peak memory: 14516224 bytes

[2021-09-09 09:06:45,923]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 09:06:46,050]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     100.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      57.0.  Edge =      176.  Cut =      442.  T =     0.00 sec
P:  Del =    4.00.  Ar =      50.0.  Edge =      173.  Cut =      442.  T =     0.00 sec
P:  Del =    4.00.  Ar =      50.0.  Edge =      161.  Cut =      442.  T =     0.00 sec
E:  Del =    4.00.  Ar =      49.0.  Edge =      160.  Cut =      442.  T =     0.00 sec
F:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      368.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      368.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      360.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      360.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      349.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      349.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      4.00 %
Buffer       =        0      0.00 %
Inverter     =        2      4.00 %
And          =       16     32.00 %
Or           =        0      0.00 %
Other        =       30     60.00 %
TOTAL        =       50    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    2.    32.0 %
Level =    3.  COs =    7.    60.0 %
Level =    4.  COs =   10.   100.0 %
Peak memory: 34635776 bytes

[2021-09-09 09:06:46,051]mapper_test.py:156:[INFO]: area: 48 level: 4
[2021-09-09 09:06:46,052]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 09:06:46,078]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.opt.aig
	current map manager:
		current min nodes:121
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :53
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :53
score:100
	Report mapping result:
		klut_size()     :78
		klut.num_gates():56
		max delay       :4
		max area        :53
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :10
		LUT fanins:4	 numbers :38
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.ifpga.v
Peak memory: 7454720 bytes

[2021-09-09 09:06:46,079]mapper_test.py:220:[INFO]: area: 56 level: 4
[2021-09-09 10:54:33,879]mapper_test.py:79:[INFO]: run case "s382_comb"
[2021-09-09 10:54:33,879]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 10:54:34,163]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.opt.aig; ".

Peak memory: 14299136 bytes

[2021-09-09 10:54:34,163]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 10:54:34,285]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     100.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      57.0.  Edge =      176.  Cut =      442.  T =     0.00 sec
P:  Del =    4.00.  Ar =      50.0.  Edge =      173.  Cut =      442.  T =     0.00 sec
P:  Del =    4.00.  Ar =      50.0.  Edge =      161.  Cut =      442.  T =     0.00 sec
E:  Del =    4.00.  Ar =      49.0.  Edge =      160.  Cut =      442.  T =     0.00 sec
F:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      368.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      368.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      360.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      360.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      349.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      349.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      4.00 %
Buffer       =        0      0.00 %
Inverter     =        2      4.00 %
And          =       16     32.00 %
Or           =        0      0.00 %
Other        =       30     60.00 %
TOTAL        =       50    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    2.    32.0 %
Level =    3.  COs =    7.    60.0 %
Level =    4.  COs =   10.   100.0 %
Peak memory: 34869248 bytes

[2021-09-09 10:54:34,287]mapper_test.py:156:[INFO]: area: 48 level: 4
[2021-09-09 10:54:34,287]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 10:54:36,071]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.opt.aig
	current map manager:
		current min nodes:121
		current min depth:9
	current map manager:
		current min nodes:121
		current min depth:7
	current map manager:
		current min nodes:121
		current min depth:7
	current map manager:
		current min nodes:121
		current min depth:7
	current map manager:
		current min nodes:121
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :53
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :69
score:100
	Report mapping result:
		klut_size()     :78
		klut.num_gates():56
		max delay       :4
		max area        :53
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :10
		LUT fanins:4	 numbers :38
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.ifpga.v
Peak memory: 15855616 bytes

[2021-09-09 10:54:36,072]mapper_test.py:220:[INFO]: area: 56 level: 4
[2021-09-09 12:23:37,116]mapper_test.py:79:[INFO]: run case "s382_comb"
[2021-09-09 12:23:37,117]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 12:23:37,463]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.opt.aig; ".

Peak memory: 14528512 bytes

[2021-09-09 12:23:37,463]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 12:23:37,631]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     100.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      57.0.  Edge =      176.  Cut =      442.  T =     0.00 sec
P:  Del =    4.00.  Ar =      50.0.  Edge =      173.  Cut =      442.  T =     0.00 sec
P:  Del =    4.00.  Ar =      50.0.  Edge =      161.  Cut =      442.  T =     0.00 sec
E:  Del =    4.00.  Ar =      49.0.  Edge =      160.  Cut =      442.  T =     0.00 sec
F:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      368.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      368.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      360.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      360.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      349.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      349.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      4.00 %
Buffer       =        0      0.00 %
Inverter     =        2      4.00 %
And          =       16     32.00 %
Or           =        0      0.00 %
Other        =       30     60.00 %
TOTAL        =       50    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    2.    32.0 %
Level =    3.  COs =    7.    60.0 %
Level =    4.  COs =   10.   100.0 %
Peak memory: 34738176 bytes

[2021-09-09 12:23:37,633]mapper_test.py:156:[INFO]: area: 48 level: 4
[2021-09-09 12:23:37,633]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 12:23:39,566]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.opt.aig
	current map manager:
		current min nodes:121
		current min depth:9
	current map manager:
		current min nodes:121
		current min depth:7
	current map manager:
		current min nodes:121
		current min depth:7
	current map manager:
		current min nodes:121
		current min depth:7
	current map manager:
		current min nodes:121
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :53
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :68
score:100
	Report mapping result:
		klut_size()     :78
		klut.num_gates():56
		max delay       :4
		max area        :53
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :10
		LUT fanins:4	 numbers :38
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.ifpga.v
Peak memory: 15843328 bytes

[2021-09-09 12:23:39,567]mapper_test.py:220:[INFO]: area: 56 level: 4
[2021-09-09 14:52:01,129]mapper_test.py:79:[INFO]: run case "s382_comb"
[2021-09-09 14:52:01,129]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 14:52:01,129]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 14:52:01,267]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     100.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      57.0.  Edge =      176.  Cut =      442.  T =     0.00 sec
P:  Del =    4.00.  Ar =      50.0.  Edge =      173.  Cut =      442.  T =     0.00 sec
P:  Del =    4.00.  Ar =      50.0.  Edge =      161.  Cut =      442.  T =     0.00 sec
E:  Del =    4.00.  Ar =      49.0.  Edge =      160.  Cut =      442.  T =     0.00 sec
F:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      368.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      368.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      360.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      360.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      349.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      349.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      4.00 %
Buffer       =        0      0.00 %
Inverter     =        2      4.00 %
And          =       16     32.00 %
Or           =        0      0.00 %
Other        =       30     60.00 %
TOTAL        =       50    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    2.    32.0 %
Level =    3.  COs =    7.    60.0 %
Level =    4.  COs =   10.   100.0 %
Peak memory: 34500608 bytes

[2021-09-09 14:52:01,268]mapper_test.py:156:[INFO]: area: 48 level: 4
[2021-09-09 14:52:01,269]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 14:52:03,126]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.opt.aig
	current map manager:
		current min nodes:121
		current min depth:9
	current map manager:
		current min nodes:121
		current min depth:7
	current map manager:
		current min nodes:121
		current min depth:7
	current map manager:
		current min nodes:121
		current min depth:7
	current map manager:
		current min nodes:121
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :57
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :75
score:100
	Report mapping result:
		klut_size()     :81
		klut.num_gates():59
		max delay       :4
		max area        :57
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :22
		LUT fanins:4	 numbers :20
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.ifpga.v
Peak memory: 15892480 bytes

[2021-09-09 14:52:03,127]mapper_test.py:220:[INFO]: area: 59 level: 4
[2021-09-09 15:21:02,300]mapper_test.py:79:[INFO]: run case "s382_comb"
[2021-09-09 15:21:02,300]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:21:02,300]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:21:02,430]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     100.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      57.0.  Edge =      176.  Cut =      442.  T =     0.00 sec
P:  Del =    4.00.  Ar =      50.0.  Edge =      173.  Cut =      442.  T =     0.00 sec
P:  Del =    4.00.  Ar =      50.0.  Edge =      161.  Cut =      442.  T =     0.00 sec
E:  Del =    4.00.  Ar =      49.0.  Edge =      160.  Cut =      442.  T =     0.00 sec
F:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      368.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      368.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      360.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      360.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      349.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      349.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      4.00 %
Buffer       =        0      0.00 %
Inverter     =        2      4.00 %
And          =       16     32.00 %
Or           =        0      0.00 %
Other        =       30     60.00 %
TOTAL        =       50    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    2.    32.0 %
Level =    3.  COs =    7.    60.0 %
Level =    4.  COs =   10.   100.0 %
Peak memory: 34697216 bytes

[2021-09-09 15:21:02,432]mapper_test.py:156:[INFO]: area: 48 level: 4
[2021-09-09 15:21:02,432]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:21:04,399]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.opt.aig
	current map manager:
		current min nodes:121
		current min depth:9
	current map manager:
		current min nodes:121
		current min depth:7
	current map manager:
		current min nodes:121
		current min depth:7
	current map manager:
		current min nodes:121
		current min depth:7
	current map manager:
		current min nodes:121
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :57
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :75
score:100
	Report mapping result:
		klut_size()     :81
		klut.num_gates():59
		max delay       :4
		max area        :57
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :22
		LUT fanins:4	 numbers :20
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.ifpga.v
Peak memory: 15810560 bytes

[2021-09-09 15:21:04,400]mapper_test.py:220:[INFO]: area: 59 level: 4
[2021-09-09 15:59:01,764]mapper_test.py:79:[INFO]: run case "s382_comb"
[2021-09-09 15:59:01,764]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:59:01,764]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:59:01,927]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     100.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      57.0.  Edge =      176.  Cut =      442.  T =     0.00 sec
P:  Del =    4.00.  Ar =      50.0.  Edge =      173.  Cut =      442.  T =     0.00 sec
P:  Del =    4.00.  Ar =      50.0.  Edge =      161.  Cut =      442.  T =     0.00 sec
E:  Del =    4.00.  Ar =      49.0.  Edge =      160.  Cut =      442.  T =     0.00 sec
F:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      368.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      368.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      360.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      360.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      349.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      349.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      4.00 %
Buffer       =        0      0.00 %
Inverter     =        2      4.00 %
And          =       16     32.00 %
Or           =        0      0.00 %
Other        =       30     60.00 %
TOTAL        =       50    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    2.    32.0 %
Level =    3.  COs =    7.    60.0 %
Level =    4.  COs =   10.   100.0 %
Peak memory: 34656256 bytes

[2021-09-09 15:59:01,929]mapper_test.py:156:[INFO]: area: 48 level: 4
[2021-09-09 15:59:01,929]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:59:03,853]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.opt.aig
	current map manager:
		current min nodes:121
		current min depth:9
	current map manager:
		current min nodes:121
		current min depth:7
	current map manager:
		current min nodes:121
		current min depth:7
	current map manager:
		current min nodes:121
		current min depth:7
	current map manager:
		current min nodes:121
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :57
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :75
score:100
	Report mapping result:
		klut_size()     :81
		klut.num_gates():59
		max delay       :4
		max area        :57
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :22
		LUT fanins:4	 numbers :20
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.ifpga.v
Peak memory: 15904768 bytes

[2021-09-09 15:59:03,854]mapper_test.py:220:[INFO]: area: 59 level: 4
[2021-09-09 16:33:37,951]mapper_test.py:79:[INFO]: run case "s382_comb"
[2021-09-09 16:33:37,951]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:33:37,951]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:33:38,085]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     100.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      57.0.  Edge =      176.  Cut =      442.  T =     0.00 sec
P:  Del =    4.00.  Ar =      50.0.  Edge =      173.  Cut =      442.  T =     0.00 sec
P:  Del =    4.00.  Ar =      50.0.  Edge =      161.  Cut =      442.  T =     0.00 sec
E:  Del =    4.00.  Ar =      49.0.  Edge =      160.  Cut =      442.  T =     0.00 sec
F:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      368.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      368.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      360.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      360.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      349.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      349.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      4.00 %
Buffer       =        0      0.00 %
Inverter     =        2      4.00 %
And          =       16     32.00 %
Or           =        0      0.00 %
Other        =       30     60.00 %
TOTAL        =       50    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    2.    32.0 %
Level =    3.  COs =    7.    60.0 %
Level =    4.  COs =   10.   100.0 %
Peak memory: 34533376 bytes

[2021-09-09 16:33:38,087]mapper_test.py:156:[INFO]: area: 48 level: 4
[2021-09-09 16:33:38,087]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:33:40,063]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.opt.aig
	current map manager:
		current min nodes:121
		current min depth:9
	current map manager:
		current min nodes:121
		current min depth:7
	current map manager:
		current min nodes:121
		current min depth:7
	current map manager:
		current min nodes:121
		current min depth:7
	current map manager:
		current min nodes:121
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :57
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :75
score:100
	Report mapping result:
		klut_size()     :81
		klut.num_gates():59
		max delay       :4
		max area        :57
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :22
		LUT fanins:4	 numbers :20
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.ifpga.v
Peak memory: 15822848 bytes

[2021-09-09 16:33:40,063]mapper_test.py:220:[INFO]: area: 59 level: 4
[2021-09-09 17:10:21,117]mapper_test.py:79:[INFO]: run case "s382_comb"
[2021-09-09 17:10:21,118]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 17:10:21,118]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 17:10:21,253]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     100.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      57.0.  Edge =      176.  Cut =      442.  T =     0.00 sec
P:  Del =    4.00.  Ar =      50.0.  Edge =      173.  Cut =      442.  T =     0.00 sec
P:  Del =    4.00.  Ar =      50.0.  Edge =      161.  Cut =      442.  T =     0.00 sec
E:  Del =    4.00.  Ar =      49.0.  Edge =      160.  Cut =      442.  T =     0.00 sec
F:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      368.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      368.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      360.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      360.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      349.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      349.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      4.00 %
Buffer       =        0      0.00 %
Inverter     =        2      4.00 %
And          =       16     32.00 %
Or           =        0      0.00 %
Other        =       30     60.00 %
TOTAL        =       50    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    2.    32.0 %
Level =    3.  COs =    7.    60.0 %
Level =    4.  COs =   10.   100.0 %
Peak memory: 34594816 bytes

[2021-09-09 17:10:21,254]mapper_test.py:156:[INFO]: area: 48 level: 4
[2021-09-09 17:10:21,254]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 17:10:23,262]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.opt.aig
	current map manager:
		current min nodes:121
		current min depth:9
	current map manager:
		current min nodes:121
		current min depth:7
	current map manager:
		current min nodes:121
		current min depth:7
	current map manager:
		current min nodes:121
		current min depth:7
	current map manager:
		current min nodes:121
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :57
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :75
score:100
	Report mapping result:
		klut_size()     :81
		klut.num_gates():59
		max delay       :4
		max area        :57
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :22
		LUT fanins:4	 numbers :20
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.ifpga.v
Peak memory: 15720448 bytes

[2021-09-09 17:10:23,262]mapper_test.py:220:[INFO]: area: 59 level: 4
[2021-09-13 23:18:35,376]mapper_test.py:79:[INFO]: run case "s382_comb"
[2021-09-13 23:18:35,377]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:18:35,377]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:18:35,550]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     100.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      57.0.  Edge =      176.  Cut =      442.  T =     0.00 sec
P:  Del =    4.00.  Ar =      50.0.  Edge =      173.  Cut =      442.  T =     0.00 sec
P:  Del =    4.00.  Ar =      50.0.  Edge =      161.  Cut =      442.  T =     0.00 sec
E:  Del =    4.00.  Ar =      49.0.  Edge =      160.  Cut =      442.  T =     0.00 sec
F:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      368.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      368.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      360.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      360.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      349.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      349.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      4.00 %
Buffer       =        0      0.00 %
Inverter     =        2      4.00 %
And          =       16     32.00 %
Or           =        0      0.00 %
Other        =       30     60.00 %
TOTAL        =       50    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    2.    32.0 %
Level =    3.  COs =    7.    60.0 %
Level =    4.  COs =   10.   100.0 %
Peak memory: 34467840 bytes

[2021-09-13 23:18:35,552]mapper_test.py:156:[INFO]: area: 48 level: 4
[2021-09-13 23:18:35,552]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:18:37,327]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.opt.aig
	current map manager:
		current min nodes:121
		current min depth:9
	current map manager:
		current min nodes:121
		current min depth:7
	current map manager:
		current min nodes:121
		current min depth:7
	current map manager:
		current min nodes:121
		current min depth:7
	current map manager:
		current min nodes:121
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :57
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :76
score:100
	Report mapping result:
		klut_size()     :81
		klut.num_gates():59
		max delay       :4
		max area        :57
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :22
		LUT fanins:4	 numbers :20
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.ifpga.v
Peak memory: 12722176 bytes

[2021-09-13 23:18:37,328]mapper_test.py:220:[INFO]: area: 59 level: 4
[2021-09-13 23:39:58,234]mapper_test.py:79:[INFO]: run case "s382_comb"
[2021-09-13 23:39:58,234]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:39:58,234]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:39:58,355]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     100.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      57.0.  Edge =      176.  Cut =      442.  T =     0.00 sec
P:  Del =    4.00.  Ar =      50.0.  Edge =      173.  Cut =      442.  T =     0.00 sec
P:  Del =    4.00.  Ar =      50.0.  Edge =      161.  Cut =      442.  T =     0.00 sec
E:  Del =    4.00.  Ar =      49.0.  Edge =      160.  Cut =      442.  T =     0.00 sec
F:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      368.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      368.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      360.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      360.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      349.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      349.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      4.00 %
Buffer       =        0      0.00 %
Inverter     =        2      4.00 %
And          =       16     32.00 %
Or           =        0      0.00 %
Other        =       30     60.00 %
TOTAL        =       50    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    2.    32.0 %
Level =    3.  COs =    7.    60.0 %
Level =    4.  COs =   10.   100.0 %
Peak memory: 34390016 bytes

[2021-09-13 23:39:58,356]mapper_test.py:156:[INFO]: area: 48 level: 4
[2021-09-13 23:39:58,357]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:39:58,382]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.opt.aig
	current map manager:
		current min nodes:121
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :57
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :57
score:100
	Report mapping result:
		klut_size()     :81
		klut.num_gates():59
		max delay       :4
		max area        :57
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :22
		LUT fanins:4	 numbers :20
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.ifpga.v
Peak memory: 7135232 bytes

[2021-09-13 23:39:58,382]mapper_test.py:220:[INFO]: area: 59 level: 4
[2021-09-14 08:46:54,318]mapper_test.py:79:[INFO]: run case "s382_comb"
[2021-09-14 08:46:54,318]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 08:46:54,319]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 08:46:54,440]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     100.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      57.0.  Edge =      176.  Cut =      442.  T =     0.00 sec
P:  Del =    4.00.  Ar =      50.0.  Edge =      173.  Cut =      442.  T =     0.00 sec
P:  Del =    4.00.  Ar =      50.0.  Edge =      161.  Cut =      442.  T =     0.00 sec
E:  Del =    4.00.  Ar =      49.0.  Edge =      160.  Cut =      442.  T =     0.00 sec
F:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      368.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      368.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      360.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      360.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      349.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      349.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      4.00 %
Buffer       =        0      0.00 %
Inverter     =        2      4.00 %
And          =       16     32.00 %
Or           =        0      0.00 %
Other        =       30     60.00 %
TOTAL        =       50    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    2.    32.0 %
Level =    3.  COs =    7.    60.0 %
Level =    4.  COs =   10.   100.0 %
Peak memory: 34439168 bytes

[2021-09-14 08:46:54,441]mapper_test.py:156:[INFO]: area: 48 level: 4
[2021-09-14 08:46:54,442]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 08:46:56,223]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.opt.aig
	current map manager:
		current min nodes:121
		current min depth:9
	current map manager:
		current min nodes:121
		current min depth:7
	current map manager:
		current min nodes:121
		current min depth:7
	current map manager:
		current min nodes:121
		current min depth:7
	current map manager:
		current min nodes:121
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :57
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :75
score:100
	Report mapping result:
		klut_size()     :81
		klut.num_gates():59
		max delay       :4
		max area        :57
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :22
		LUT fanins:4	 numbers :20
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.ifpga.v
Peak memory: 15728640 bytes

[2021-09-14 08:46:56,223]mapper_test.py:220:[INFO]: area: 59 level: 4
[2021-09-14 09:18:54,241]mapper_test.py:79:[INFO]: run case "s382_comb"
[2021-09-14 09:18:54,241]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:18:54,241]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:18:54,407]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     100.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      57.0.  Edge =      176.  Cut =      442.  T =     0.00 sec
P:  Del =    4.00.  Ar =      50.0.  Edge =      173.  Cut =      442.  T =     0.00 sec
P:  Del =    4.00.  Ar =      50.0.  Edge =      161.  Cut =      442.  T =     0.00 sec
E:  Del =    4.00.  Ar =      49.0.  Edge =      160.  Cut =      442.  T =     0.00 sec
F:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      368.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      368.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      360.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      360.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      349.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      349.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      4.00 %
Buffer       =        0      0.00 %
Inverter     =        2      4.00 %
And          =       16     32.00 %
Or           =        0      0.00 %
Other        =       30     60.00 %
TOTAL        =       50    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    2.    32.0 %
Level =    3.  COs =    7.    60.0 %
Level =    4.  COs =   10.   100.0 %
Peak memory: 34185216 bytes

[2021-09-14 09:18:54,408]mapper_test.py:156:[INFO]: area: 48 level: 4
[2021-09-14 09:18:54,409]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:18:54,444]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.opt.aig
	current map manager:
		current min nodes:121
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :57
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :57
score:100
	Report mapping result:
		klut_size()     :81
		klut.num_gates():59
		max delay       :4
		max area        :57
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :22
		LUT fanins:4	 numbers :20
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.ifpga.v
Peak memory: 7532544 bytes

[2021-09-14 09:18:54,445]mapper_test.py:220:[INFO]: area: 59 level: 4
[2021-09-15 15:22:52,286]mapper_test.py:79:[INFO]: run case "s382_comb"
[2021-09-15 15:22:52,286]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:22:52,287]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:22:52,398]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     100.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      57.0.  Edge =      176.  Cut =      442.  T =     0.00 sec
P:  Del =    4.00.  Ar =      50.0.  Edge =      173.  Cut =      442.  T =     0.00 sec
P:  Del =    4.00.  Ar =      50.0.  Edge =      161.  Cut =      442.  T =     0.00 sec
E:  Del =    4.00.  Ar =      49.0.  Edge =      160.  Cut =      442.  T =     0.00 sec
F:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      368.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      368.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      360.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      360.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      349.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      349.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      4.00 %
Buffer       =        0      0.00 %
Inverter     =        2      4.00 %
And          =       16     32.00 %
Or           =        0      0.00 %
Other        =       30     60.00 %
TOTAL        =       50    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    2.    32.0 %
Level =    3.  COs =    7.    60.0 %
Level =    4.  COs =   10.   100.0 %
Peak memory: 34177024 bytes

[2021-09-15 15:22:52,399]mapper_test.py:156:[INFO]: area: 48 level: 4
[2021-09-15 15:22:52,399]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:22:53,984]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.opt.aig
	current map manager:
		current min nodes:121
		current min depth:9
	current map manager:
		current min nodes:121
		current min depth:7
	current map manager:
		current min nodes:121
		current min depth:7
	current map manager:
		current min nodes:121
		current min depth:7
	current map manager:
		current min nodes:121
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :57
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :75
score:100
	Report mapping result:
		klut_size()     :81
		klut.num_gates():59
		max delay       :4
		max area        :57
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :22
		LUT fanins:4	 numbers :20
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.ifpga.v
Peak memory: 15388672 bytes

[2021-09-15 15:22:53,984]mapper_test.py:220:[INFO]: area: 59 level: 4
[2021-09-15 15:52:33,508]mapper_test.py:79:[INFO]: run case "s382_comb"
[2021-09-15 15:52:33,508]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:52:33,508]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:52:33,620]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     100.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      57.0.  Edge =      176.  Cut =      442.  T =     0.00 sec
P:  Del =    4.00.  Ar =      50.0.  Edge =      173.  Cut =      442.  T =     0.00 sec
P:  Del =    4.00.  Ar =      50.0.  Edge =      161.  Cut =      442.  T =     0.00 sec
E:  Del =    4.00.  Ar =      49.0.  Edge =      160.  Cut =      442.  T =     0.00 sec
F:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      368.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      368.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      360.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      360.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      349.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      349.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      4.00 %
Buffer       =        0      0.00 %
Inverter     =        2      4.00 %
And          =       16     32.00 %
Or           =        0      0.00 %
Other        =       30     60.00 %
TOTAL        =       50    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    2.    32.0 %
Level =    3.  COs =    7.    60.0 %
Level =    4.  COs =   10.   100.0 %
Peak memory: 34230272 bytes

[2021-09-15 15:52:33,621]mapper_test.py:156:[INFO]: area: 48 level: 4
[2021-09-15 15:52:33,622]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:52:33,643]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.opt.aig
	current map manager:
		current min nodes:121
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :57
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :57
score:100
	Report mapping result:
		klut_size()     :81
		klut.num_gates():59
		max delay       :4
		max area        :57
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :22
		LUT fanins:4	 numbers :20
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.ifpga.v
Peak memory: 6557696 bytes

[2021-09-15 15:52:33,644]mapper_test.py:220:[INFO]: area: 59 level: 4
[2021-09-18 13:53:32,398]mapper_test.py:79:[INFO]: run case "s382_comb"
[2021-09-18 13:53:32,399]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 13:53:32,399]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 13:53:32,507]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     100.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      57.0.  Edge =      176.  Cut =      442.  T =     0.00 sec
P:  Del =    4.00.  Ar =      50.0.  Edge =      173.  Cut =      442.  T =     0.00 sec
P:  Del =    4.00.  Ar =      50.0.  Edge =      161.  Cut =      442.  T =     0.00 sec
E:  Del =    4.00.  Ar =      49.0.  Edge =      160.  Cut =      442.  T =     0.00 sec
F:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      368.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      368.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      360.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      360.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      349.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      349.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      4.00 %
Buffer       =        0      0.00 %
Inverter     =        2      4.00 %
And          =       16     32.00 %
Or           =        0      0.00 %
Other        =       30     60.00 %
TOTAL        =       50    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    2.    32.0 %
Level =    3.  COs =    7.    60.0 %
Level =    4.  COs =   10.   100.0 %
Peak memory: 34193408 bytes

[2021-09-18 13:53:32,509]mapper_test.py:156:[INFO]: area: 48 level: 4
[2021-09-18 13:53:32,509]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 13:53:34,157]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.opt.aig
	current map manager:
		current min nodes:121
		current min depth:9
	current map manager:
		current min nodes:121
		current min depth:7
	current map manager:
		current min nodes:121
		current min depth:7
	current map manager:
		current min nodes:121
		current min depth:7
	current map manager:
		current min nodes:121
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :57
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :75
score:100
	Report mapping result:
		klut_size()     :81
		klut.num_gates():59
		max delay       :4
		max area        :57
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :22
		LUT fanins:4	 numbers :20
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.ifpga.v
Peak memory: 12460032 bytes

[2021-09-18 13:53:34,158]mapper_test.py:220:[INFO]: area: 59 level: 4
[2021-09-18 16:18:30,558]mapper_test.py:79:[INFO]: run case "s382_comb"
[2021-09-18 16:18:30,558]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 16:18:30,559]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 16:18:30,723]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     100.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      57.0.  Edge =      176.  Cut =      442.  T =     0.00 sec
P:  Del =    4.00.  Ar =      50.0.  Edge =      173.  Cut =      442.  T =     0.00 sec
P:  Del =    4.00.  Ar =      50.0.  Edge =      161.  Cut =      442.  T =     0.00 sec
E:  Del =    4.00.  Ar =      49.0.  Edge =      160.  Cut =      442.  T =     0.00 sec
F:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      368.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      368.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      360.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      360.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      349.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      349.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      4.00 %
Buffer       =        0      0.00 %
Inverter     =        2      4.00 %
And          =       16     32.00 %
Or           =        0      0.00 %
Other        =       30     60.00 %
TOTAL        =       50    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    2.    32.0 %
Level =    3.  COs =    7.    60.0 %
Level =    4.  COs =   10.   100.0 %
Peak memory: 34508800 bytes

[2021-09-18 16:18:30,725]mapper_test.py:156:[INFO]: area: 48 level: 4
[2021-09-18 16:18:30,725]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 16:18:32,431]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.opt.aig
	current map manager:
		current min nodes:121
		current min depth:9
	current map manager:
		current min nodes:121
		current min depth:7
	current map manager:
		current min nodes:121
		current min depth:7
	current map manager:
		current min nodes:121
		current min depth:7
	current map manager:
		current min nodes:121
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :57
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :75
score:100
	Report mapping result:
		klut_size()     :81
		klut.num_gates():59
		max delay       :4
		max area        :57
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :22
		LUT fanins:4	 numbers :20
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.ifpga.v
Peak memory: 11956224 bytes

[2021-09-18 16:18:32,432]mapper_test.py:220:[INFO]: area: 59 level: 4
[2021-09-22 08:52:59,900]mapper_test.py:79:[INFO]: run case "s382_comb"
[2021-09-22 08:52:59,901]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 08:52:59,901]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 08:53:00,020]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     100.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      57.0.  Edge =      176.  Cut =      442.  T =     0.00 sec
P:  Del =    4.00.  Ar =      50.0.  Edge =      173.  Cut =      442.  T =     0.00 sec
P:  Del =    4.00.  Ar =      50.0.  Edge =      161.  Cut =      442.  T =     0.00 sec
E:  Del =    4.00.  Ar =      49.0.  Edge =      160.  Cut =      442.  T =     0.00 sec
F:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      368.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      368.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      360.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      360.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      349.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      349.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      4.00 %
Buffer       =        0      0.00 %
Inverter     =        2      4.00 %
And          =       16     32.00 %
Or           =        0      0.00 %
Other        =       30     60.00 %
TOTAL        =       50    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    2.    32.0 %
Level =    3.  COs =    7.    60.0 %
Level =    4.  COs =   10.   100.0 %
Peak memory: 34631680 bytes

[2021-09-22 08:53:00,021]mapper_test.py:156:[INFO]: area: 48 level: 4
[2021-09-22 08:53:00,022]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 08:53:00,836]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.opt.aig
	current map manager:
		current min nodes:121
		current min depth:9
	current map manager:
		current min nodes:121
		current min depth:7
	current map manager:
		current min nodes:121
		current min depth:7
	Report mapping result:
		klut_size()     :81
		klut.num_gates():59
		max delay       :4
		max area        :57
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :22
		LUT fanins:4	 numbers :20
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.ifpga.v
Peak memory: 11464704 bytes

[2021-09-22 08:53:00,836]mapper_test.py:220:[INFO]: area: 59 level: 4
[2021-09-22 11:17:21,329]mapper_test.py:79:[INFO]: run case "s382_comb"
[2021-09-22 11:17:21,330]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 11:17:21,330]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 11:17:21,498]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     100.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      57.0.  Edge =      176.  Cut =      442.  T =     0.00 sec
P:  Del =    4.00.  Ar =      50.0.  Edge =      173.  Cut =      442.  T =     0.00 sec
P:  Del =    4.00.  Ar =      50.0.  Edge =      161.  Cut =      442.  T =     0.00 sec
E:  Del =    4.00.  Ar =      49.0.  Edge =      160.  Cut =      442.  T =     0.00 sec
F:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      368.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      368.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      360.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      360.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      349.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      349.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      4.00 %
Buffer       =        0      0.00 %
Inverter     =        2      4.00 %
And          =       16     32.00 %
Or           =        0      0.00 %
Other        =       30     60.00 %
TOTAL        =       50    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    2.    32.0 %
Level =    3.  COs =    7.    60.0 %
Level =    4.  COs =   10.   100.0 %
Peak memory: 34533376 bytes

[2021-09-22 11:17:21,500]mapper_test.py:156:[INFO]: area: 48 level: 4
[2021-09-22 11:17:21,500]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 11:17:23,250]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.opt.aig
	current map manager:
		current min nodes:121
		current min depth:9
	current map manager:
		current min nodes:121
		current min depth:7
	current map manager:
		current min nodes:121
		current min depth:7
	current map manager:
		current min nodes:121
		current min depth:7
	current map manager:
		current min nodes:121
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :57
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :75
score:100
	Report mapping result:
		klut_size()     :81
		klut.num_gates():59
		max delay       :4
		max area        :57
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :22
		LUT fanins:4	 numbers :20
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.ifpga.v
Peak memory: 11915264 bytes

[2021-09-22 11:17:23,251]mapper_test.py:220:[INFO]: area: 59 level: 4
[2021-09-23 16:35:14,204]mapper_test.py:79:[INFO]: run case "s382_comb"
[2021-09-23 16:35:14,204]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 16:35:14,204]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 16:35:14,318]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     100.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      57.0.  Edge =      176.  Cut =      442.  T =     0.00 sec
P:  Del =    4.00.  Ar =      50.0.  Edge =      173.  Cut =      442.  T =     0.00 sec
P:  Del =    4.00.  Ar =      50.0.  Edge =      161.  Cut =      442.  T =     0.00 sec
E:  Del =    4.00.  Ar =      49.0.  Edge =      160.  Cut =      442.  T =     0.00 sec
F:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      368.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      368.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      360.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      360.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      349.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      349.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      4.00 %
Buffer       =        0      0.00 %
Inverter     =        2      4.00 %
And          =       16     32.00 %
Or           =        0      0.00 %
Other        =       30     60.00 %
TOTAL        =       50    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    2.    32.0 %
Level =    3.  COs =    7.    60.0 %
Level =    4.  COs =   10.   100.0 %
Peak memory: 34406400 bytes

[2021-09-23 16:35:14,320]mapper_test.py:156:[INFO]: area: 48 level: 4
[2021-09-23 16:35:14,320]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 16:35:15,979]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.opt.aig
	current map manager:
		current min nodes:121
		current min depth:9
balancing!
	current map manager:
		current min nodes:121
		current min depth:7
rewriting!
	current map manager:
		current min nodes:121
		current min depth:7
balancing!
	current map manager:
		current min nodes:121
		current min depth:7
rewriting!
	current map manager:
		current min nodes:121
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :57
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :75
score:100
	Report mapping result:
		klut_size()     :81
		klut.num_gates():59
		max delay       :4
		max area        :57
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :22
		LUT fanins:4	 numbers :20
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.ifpga.v
Peak memory: 11694080 bytes

[2021-09-23 16:35:15,980]mapper_test.py:220:[INFO]: area: 59 level: 4
[2021-09-23 16:59:19,041]mapper_test.py:79:[INFO]: run case "s382_comb"
[2021-09-23 16:59:19,041]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 16:59:19,041]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 16:59:19,153]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     100.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      57.0.  Edge =      176.  Cut =      442.  T =     0.00 sec
P:  Del =    4.00.  Ar =      50.0.  Edge =      173.  Cut =      442.  T =     0.00 sec
P:  Del =    4.00.  Ar =      50.0.  Edge =      161.  Cut =      442.  T =     0.00 sec
E:  Del =    4.00.  Ar =      49.0.  Edge =      160.  Cut =      442.  T =     0.00 sec
F:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      368.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      368.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      360.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      360.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      349.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      349.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      4.00 %
Buffer       =        0      0.00 %
Inverter     =        2      4.00 %
And          =       16     32.00 %
Or           =        0      0.00 %
Other        =       30     60.00 %
TOTAL        =       50    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    2.    32.0 %
Level =    3.  COs =    7.    60.0 %
Level =    4.  COs =   10.   100.0 %
Peak memory: 34258944 bytes

[2021-09-23 16:59:19,154]mapper_test.py:156:[INFO]: area: 48 level: 4
[2021-09-23 16:59:19,154]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 16:59:20,869]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.opt.aig
	current map manager:
		current min nodes:121
		current min depth:9
balancing!
	current map manager:
		current min nodes:121
		current min depth:7
rewriting!
	current map manager:
		current min nodes:121
		current min depth:7
balancing!
	current map manager:
		current min nodes:121
		current min depth:7
rewriting!
	current map manager:
		current min nodes:121
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :57
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :75
score:100
	Report mapping result:
		klut_size()     :81
		klut.num_gates():59
		max delay       :4
		max area        :57
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :22
		LUT fanins:4	 numbers :20
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.ifpga.v
Peak memory: 11956224 bytes

[2021-09-23 16:59:20,870]mapper_test.py:220:[INFO]: area: 59 level: 4
[2021-09-23 17:40:26,570]mapper_test.py:79:[INFO]: run case "s382_comb"
[2021-09-23 17:40:26,570]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 17:40:26,570]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 17:40:26,684]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     100.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      57.0.  Edge =      176.  Cut =      442.  T =     0.00 sec
P:  Del =    4.00.  Ar =      50.0.  Edge =      173.  Cut =      442.  T =     0.00 sec
P:  Del =    4.00.  Ar =      50.0.  Edge =      161.  Cut =      442.  T =     0.00 sec
E:  Del =    4.00.  Ar =      49.0.  Edge =      160.  Cut =      442.  T =     0.00 sec
F:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      368.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      368.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      360.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      360.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      349.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      349.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      4.00 %
Buffer       =        0      0.00 %
Inverter     =        2      4.00 %
And          =       16     32.00 %
Or           =        0      0.00 %
Other        =       30     60.00 %
TOTAL        =       50    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    2.    32.0 %
Level =    3.  COs =    7.    60.0 %
Level =    4.  COs =   10.   100.0 %
Peak memory: 34340864 bytes

[2021-09-23 17:40:26,685]mapper_test.py:156:[INFO]: area: 48 level: 4
[2021-09-23 17:40:26,686]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 17:40:28,288]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.opt.aig
	current map manager:
		current min nodes:121
		current min depth:9
balancing!
	current map manager:
		current min nodes:121
		current min depth:7
rewriting!
	current map manager:
		current min nodes:121
		current min depth:7
balancing!
	current map manager:
		current min nodes:121
		current min depth:7
rewriting!
	current map manager:
		current min nodes:121
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :57
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :75
score:100
	Report mapping result:
		klut_size()     :81
		klut.num_gates():59
		max delay       :4
		max area        :57
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :22
		LUT fanins:4	 numbers :20
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.ifpga.v
Peak memory: 11657216 bytes

[2021-09-23 17:40:28,289]mapper_test.py:220:[INFO]: area: 59 level: 4
[2021-09-23 17:59:58,032]mapper_test.py:79:[INFO]: run case "s382_comb"
[2021-09-23 17:59:58,032]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 17:59:58,032]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 17:59:58,143]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     100.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      57.0.  Edge =      176.  Cut =      442.  T =     0.00 sec
P:  Del =    4.00.  Ar =      50.0.  Edge =      173.  Cut =      442.  T =     0.00 sec
P:  Del =    4.00.  Ar =      50.0.  Edge =      161.  Cut =      442.  T =     0.00 sec
E:  Del =    4.00.  Ar =      49.0.  Edge =      160.  Cut =      442.  T =     0.00 sec
F:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      368.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      368.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      360.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      360.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      349.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      349.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      4.00 %
Buffer       =        0      0.00 %
Inverter     =        2      4.00 %
And          =       16     32.00 %
Or           =        0      0.00 %
Other        =       30     60.00 %
TOTAL        =       50    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    2.    32.0 %
Level =    3.  COs =    7.    60.0 %
Level =    4.  COs =   10.   100.0 %
Peak memory: 34127872 bytes

[2021-09-23 17:59:58,144]mapper_test.py:156:[INFO]: area: 48 level: 4
[2021-09-23 17:59:58,145]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 17:59:59,784]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.opt.aig
	current map manager:
		current min nodes:121
		current min depth:9
balancing!
	current map manager:
		current min nodes:121
		current min depth:7
rewriting!
	current map manager:
		current min nodes:121
		current min depth:7
balancing!
	current map manager:
		current min nodes:121
		current min depth:7
rewriting!
	current map manager:
		current min nodes:121
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :57
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :75
score:100
	Report mapping result:
		klut_size()     :81
		klut.num_gates():59
		max delay       :4
		max area        :57
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :22
		LUT fanins:4	 numbers :20
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.ifpga.v
Peak memory: 11546624 bytes

[2021-09-23 17:59:59,785]mapper_test.py:220:[INFO]: area: 59 level: 4
[2021-09-27 16:27:24,387]mapper_test.py:79:[INFO]: run case "s382_comb"
[2021-09-27 16:27:24,387]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 16:27:24,388]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 16:27:24,499]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     100.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      57.0.  Edge =      176.  Cut =      442.  T =     0.00 sec
P:  Del =    4.00.  Ar =      50.0.  Edge =      173.  Cut =      442.  T =     0.00 sec
P:  Del =    4.00.  Ar =      50.0.  Edge =      161.  Cut =      442.  T =     0.00 sec
E:  Del =    4.00.  Ar =      49.0.  Edge =      160.  Cut =      442.  T =     0.00 sec
F:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      368.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      368.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      360.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      360.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      349.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      349.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      4.00 %
Buffer       =        0      0.00 %
Inverter     =        2      4.00 %
And          =       16     32.00 %
Or           =        0      0.00 %
Other        =       30     60.00 %
TOTAL        =       50    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    2.    32.0 %
Level =    3.  COs =    7.    60.0 %
Level =    4.  COs =   10.   100.0 %
Peak memory: 34529280 bytes

[2021-09-27 16:27:24,500]mapper_test.py:156:[INFO]: area: 48 level: 4
[2021-09-27 16:27:24,500]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 16:27:26,097]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.opt.aig
	current map manager:
		current min nodes:121
		current min depth:9
balancing!
	current map manager:
		current min nodes:121
		current min depth:7
rewriting!
	current map manager:
		current min nodes:121
		current min depth:7
balancing!
	current map manager:
		current min nodes:121
		current min depth:7
rewriting!
	current map manager:
		current min nodes:121
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :57
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :75
score:100
	Report mapping result:
		klut_size()     :81
		klut.num_gates():59
		max delay       :4
		max area        :57
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :22
		LUT fanins:4	 numbers :20
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.ifpga.v
Peak memory: 11878400 bytes

[2021-09-27 16:27:26,097]mapper_test.py:220:[INFO]: area: 59 level: 4
[2021-09-27 17:34:16,101]mapper_test.py:79:[INFO]: run case "s382_comb"
[2021-09-27 17:34:16,102]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 17:34:16,102]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 17:34:16,211]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     100.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      57.0.  Edge =      176.  Cut =      442.  T =     0.00 sec
P:  Del =    4.00.  Ar =      50.0.  Edge =      173.  Cut =      442.  T =     0.00 sec
P:  Del =    4.00.  Ar =      50.0.  Edge =      161.  Cut =      442.  T =     0.00 sec
E:  Del =    4.00.  Ar =      49.0.  Edge =      160.  Cut =      442.  T =     0.00 sec
F:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      368.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      368.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      360.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      360.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      349.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      349.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      4.00 %
Buffer       =        0      0.00 %
Inverter     =        2      4.00 %
And          =       16     32.00 %
Or           =        0      0.00 %
Other        =       30     60.00 %
TOTAL        =       50    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    2.    32.0 %
Level =    3.  COs =    7.    60.0 %
Level =    4.  COs =   10.   100.0 %
Peak memory: 34340864 bytes

[2021-09-27 17:34:16,212]mapper_test.py:156:[INFO]: area: 48 level: 4
[2021-09-27 17:34:16,213]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 17:34:17,868]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.opt.aig
	current map manager:
		current min nodes:121
		current min depth:9
balancing!
	current map manager:
		current min nodes:121
		current min depth:7
rewriting!
	current map manager:
		current min nodes:121
		current min depth:7
balancing!
	current map manager:
		current min nodes:121
		current min depth:7
rewriting!
	current map manager:
		current min nodes:121
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :57
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :75
score:100
	Report mapping result:
		klut_size()     :81
		klut.num_gates():59
		max delay       :4
		max area        :57
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :22
		LUT fanins:4	 numbers :20
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.ifpga.v
Peak memory: 11915264 bytes

[2021-09-27 17:34:17,869]mapper_test.py:220:[INFO]: area: 59 level: 4
[2021-09-28 02:00:26,729]mapper_test.py:79:[INFO]: run case "s382_comb"
[2021-09-28 02:00:26,729]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 02:00:26,729]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 02:00:26,897]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     100.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      57.0.  Edge =      176.  Cut =      442.  T =     0.00 sec
P:  Del =    4.00.  Ar =      50.0.  Edge =      173.  Cut =      442.  T =     0.00 sec
P:  Del =    4.00.  Ar =      50.0.  Edge =      161.  Cut =      442.  T =     0.00 sec
E:  Del =    4.00.  Ar =      49.0.  Edge =      160.  Cut =      442.  T =     0.00 sec
F:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      368.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      368.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      360.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      360.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      349.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      349.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      4.00 %
Buffer       =        0      0.00 %
Inverter     =        2      4.00 %
And          =       16     32.00 %
Or           =        0      0.00 %
Other        =       30     60.00 %
TOTAL        =       50    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    2.    32.0 %
Level =    3.  COs =    7.    60.0 %
Level =    4.  COs =   10.   100.0 %
Peak memory: 34603008 bytes

[2021-09-28 02:00:26,898]mapper_test.py:156:[INFO]: area: 48 level: 4
[2021-09-28 02:00:26,899]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 02:00:28,515]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.opt.aig
	current map manager:
		current min nodes:121
		current min depth:9
	current map manager:
		current min nodes:121
		current min depth:7
	current map manager:
		current min nodes:121
		current min depth:7
	current map manager:
		current min nodes:121
		current min depth:7
	current map manager:
		current min nodes:121
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :57
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :75
score:100
	Report mapping result:
		klut_size()     :81
		klut.num_gates():59
		max delay       :4
		max area        :57
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :22
		LUT fanins:4	 numbers :20
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.ifpga.v
Peak memory: 11907072 bytes

[2021-09-28 02:00:28,516]mapper_test.py:220:[INFO]: area: 59 level: 4
[2021-09-28 16:40:26,626]mapper_test.py:79:[INFO]: run case "s382_comb"
[2021-09-28 16:40:26,626]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 16:40:26,626]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 16:40:26,790]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     100.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      57.0.  Edge =      176.  Cut =      442.  T =     0.00 sec
P:  Del =    4.00.  Ar =      50.0.  Edge =      173.  Cut =      442.  T =     0.00 sec
P:  Del =    4.00.  Ar =      50.0.  Edge =      161.  Cut =      442.  T =     0.00 sec
E:  Del =    4.00.  Ar =      49.0.  Edge =      160.  Cut =      442.  T =     0.00 sec
F:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      368.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      368.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      360.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      360.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      349.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      349.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      4.00 %
Buffer       =        0      0.00 %
Inverter     =        2      4.00 %
And          =       16     32.00 %
Or           =        0      0.00 %
Other        =       30     60.00 %
TOTAL        =       50    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    2.    32.0 %
Level =    3.  COs =    7.    60.0 %
Level =    4.  COs =   10.   100.0 %
Peak memory: 34291712 bytes

[2021-09-28 16:40:26,791]mapper_test.py:156:[INFO]: area: 48 level: 4
[2021-09-28 16:40:26,792]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 16:40:28,450]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.opt.aig
	current map manager:
		current min nodes:121
		current min depth:9
	current map manager:
		current min nodes:121
		current min depth:7
	current map manager:
		current min nodes:121
		current min depth:7
	current map manager:
		current min nodes:121
		current min depth:7
	current map manager:
		current min nodes:121
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :57
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :75
score:100
	Report mapping result:
		klut_size()     :81
		klut.num_gates():59
		max delay       :4
		max area        :57
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :22
		LUT fanins:4	 numbers :20
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.ifpga.v
Peak memory: 11948032 bytes

[2021-09-28 16:40:28,451]mapper_test.py:220:[INFO]: area: 59 level: 4
[2021-09-28 17:19:21,801]mapper_test.py:79:[INFO]: run case "s382_comb"
[2021-09-28 17:19:21,802]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 17:19:21,802]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 17:19:21,976]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     100.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      57.0.  Edge =      176.  Cut =      442.  T =     0.00 sec
P:  Del =    4.00.  Ar =      50.0.  Edge =      173.  Cut =      442.  T =     0.00 sec
P:  Del =    4.00.  Ar =      50.0.  Edge =      161.  Cut =      442.  T =     0.00 sec
E:  Del =    4.00.  Ar =      49.0.  Edge =      160.  Cut =      442.  T =     0.00 sec
F:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      368.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      368.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      360.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      360.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      349.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      349.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      4.00 %
Buffer       =        0      0.00 %
Inverter     =        2      4.00 %
And          =       16     32.00 %
Or           =        0      0.00 %
Other        =       30     60.00 %
TOTAL        =       50    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    2.    32.0 %
Level =    3.  COs =    7.    60.0 %
Level =    4.  COs =   10.   100.0 %
Peak memory: 34086912 bytes

[2021-09-28 17:19:21,978]mapper_test.py:156:[INFO]: area: 48 level: 4
[2021-09-28 17:19:21,978]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 17:19:23,578]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.opt.aig
	current map manager:
		current min nodes:121
		current min depth:9
	current map manager:
		current min nodes:121
		current min depth:7
	current map manager:
		current min nodes:121
		current min depth:7
	current map manager:
		current min nodes:121
		current min depth:7
	current map manager:
		current min nodes:121
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :57
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :75
score:100
	Report mapping result:
		klut_size()     :81
		klut.num_gates():59
		max delay       :4
		max area        :57
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :22
		LUT fanins:4	 numbers :20
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.ifpga.v
Peak memory: 12382208 bytes

[2021-09-28 17:19:23,579]mapper_test.py:220:[INFO]: area: 59 level: 4
[2021-10-09 10:37:19,498]mapper_test.py:79:[INFO]: run case "s382_comb"
[2021-10-09 10:37:19,499]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 10:37:19,499]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 10:37:19,615]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     100.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      57.0.  Edge =      176.  Cut =      442.  T =     0.00 sec
P:  Del =    4.00.  Ar =      50.0.  Edge =      173.  Cut =      442.  T =     0.00 sec
P:  Del =    4.00.  Ar =      50.0.  Edge =      161.  Cut =      442.  T =     0.00 sec
E:  Del =    4.00.  Ar =      49.0.  Edge =      160.  Cut =      442.  T =     0.00 sec
F:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      368.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      368.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      360.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      360.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      349.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      349.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      4.00 %
Buffer       =        0      0.00 %
Inverter     =        2      4.00 %
And          =       16     32.00 %
Or           =        0      0.00 %
Other        =       30     60.00 %
TOTAL        =       50    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    2.    32.0 %
Level =    3.  COs =    7.    60.0 %
Level =    4.  COs =   10.   100.0 %
Peak memory: 34295808 bytes

[2021-10-09 10:37:19,616]mapper_test.py:160:[INFO]: area: 48 level: 4
[2021-10-09 10:37:19,616]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 10:37:19,696]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.opt.aig
	current map manager:
		current min nodes:121
		current min depth:9
	current map manager:
		current min nodes:121
		current min depth:7
	current map manager:
		current min nodes:121
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :57
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :75
score:100
	Report mapping result:
		klut_size()     :81
		klut.num_gates():59
		max delay       :4
		max area        :57
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :22
		LUT fanins:4	 numbers :20
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.ifpga.v
Peak memory: 7032832 bytes

[2021-10-09 10:37:19,697]mapper_test.py:224:[INFO]: area: 59 level: 4
[2021-10-09 11:20:00,410]mapper_test.py:79:[INFO]: run case "s382_comb"
[2021-10-09 11:20:00,411]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 11:20:00,411]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 11:20:00,572]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     100.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      57.0.  Edge =      176.  Cut =      442.  T =     0.00 sec
P:  Del =    4.00.  Ar =      50.0.  Edge =      173.  Cut =      442.  T =     0.00 sec
P:  Del =    4.00.  Ar =      50.0.  Edge =      161.  Cut =      442.  T =     0.00 sec
E:  Del =    4.00.  Ar =      49.0.  Edge =      160.  Cut =      442.  T =     0.00 sec
F:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      368.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      368.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      360.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      360.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      349.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      349.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      4.00 %
Buffer       =        0      0.00 %
Inverter     =        2      4.00 %
And          =       16     32.00 %
Or           =        0      0.00 %
Other        =       30     60.00 %
TOTAL        =       50    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    2.    32.0 %
Level =    3.  COs =    7.    60.0 %
Level =    4.  COs =   10.   100.0 %
Peak memory: 34279424 bytes

[2021-10-09 11:20:00,573]mapper_test.py:160:[INFO]: area: 48 level: 4
[2021-10-09 11:20:00,574]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 11:20:00,651]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.opt.aig
	current map manager:
		current min nodes:121
		current min depth:9
	current map manager:
		current min nodes:121
		current min depth:7
	current map manager:
		current min nodes:121
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :57
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :75
score:100
	Report mapping result:
		klut_size()     :81
		klut.num_gates():59
		max delay       :4
		max area        :57
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :22
		LUT fanins:4	 numbers :20
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.ifpga.v
Peak memory: 7143424 bytes

[2021-10-09 11:20:00,651]mapper_test.py:224:[INFO]: area: 59 level: 4
[2021-10-09 16:28:33,159]mapper_test.py:79:[INFO]: run case "s382_comb"
[2021-10-09 16:28:33,159]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:28:33,160]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:28:33,275]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     100.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      57.0.  Edge =      176.  Cut =      442.  T =     0.00 sec
P:  Del =    4.00.  Ar =      50.0.  Edge =      173.  Cut =      442.  T =     0.00 sec
P:  Del =    4.00.  Ar =      50.0.  Edge =      161.  Cut =      442.  T =     0.00 sec
E:  Del =    4.00.  Ar =      49.0.  Edge =      160.  Cut =      442.  T =     0.00 sec
F:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      368.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      368.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      360.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      360.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      349.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      349.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      4.00 %
Buffer       =        0      0.00 %
Inverter     =        2      4.00 %
And          =       16     32.00 %
Or           =        0      0.00 %
Other        =       30     60.00 %
TOTAL        =       50    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    2.    32.0 %
Level =    3.  COs =    7.    60.0 %
Level =    4.  COs =   10.   100.0 %
Peak memory: 34193408 bytes

[2021-10-09 16:28:33,277]mapper_test.py:160:[INFO]: area: 48 level: 4
[2021-10-09 16:28:33,277]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:28:34,165]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.opt.aig
	current map manager:
		current min nodes:121
		current min depth:9
	current map manager:
		current min nodes:121
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :57
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :57
score:100
	Report mapping result:
		klut_size()     :81
		klut.num_gates():59
		max delay       :4
		max area        :57
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :22
		LUT fanins:4	 numbers :20
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.ifpga.v
Peak memory: 11214848 bytes

[2021-10-09 16:28:34,166]mapper_test.py:224:[INFO]: area: 59 level: 4
[2021-10-09 16:45:43,935]mapper_test.py:79:[INFO]: run case "s382_comb"
[2021-10-09 16:45:43,936]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:45:43,936]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:45:44,102]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     100.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      57.0.  Edge =      176.  Cut =      442.  T =     0.00 sec
P:  Del =    4.00.  Ar =      50.0.  Edge =      173.  Cut =      442.  T =     0.00 sec
P:  Del =    4.00.  Ar =      50.0.  Edge =      161.  Cut =      442.  T =     0.00 sec
E:  Del =    4.00.  Ar =      49.0.  Edge =      160.  Cut =      442.  T =     0.00 sec
F:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      368.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      368.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      360.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      360.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      349.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      349.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      4.00 %
Buffer       =        0      0.00 %
Inverter     =        2      4.00 %
And          =       16     32.00 %
Or           =        0      0.00 %
Other        =       30     60.00 %
TOTAL        =       50    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    2.    32.0 %
Level =    3.  COs =    7.    60.0 %
Level =    4.  COs =   10.   100.0 %
Peak memory: 34496512 bytes

[2021-10-09 16:45:44,103]mapper_test.py:160:[INFO]: area: 48 level: 4
[2021-10-09 16:45:44,104]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:45:45,046]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.opt.aig
	current map manager:
		current min nodes:121
		current min depth:9
	current map manager:
		current min nodes:121
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :57
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :57
score:100
	Report mapping result:
		klut_size()     :81
		klut.num_gates():59
		max delay       :4
		max area        :57
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :22
		LUT fanins:4	 numbers :20
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.ifpga.v
Peak memory: 11132928 bytes

[2021-10-09 16:45:45,046]mapper_test.py:224:[INFO]: area: 59 level: 4
[2021-10-12 10:50:10,828]mapper_test.py:79:[INFO]: run case "s382_comb"
[2021-10-12 10:50:10,829]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 10:50:10,829]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 10:50:10,944]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     100.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      57.0.  Edge =      176.  Cut =      442.  T =     0.00 sec
P:  Del =    4.00.  Ar =      50.0.  Edge =      173.  Cut =      442.  T =     0.00 sec
P:  Del =    4.00.  Ar =      50.0.  Edge =      161.  Cut =      442.  T =     0.00 sec
E:  Del =    4.00.  Ar =      49.0.  Edge =      160.  Cut =      442.  T =     0.00 sec
F:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      368.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      368.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      360.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      360.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      349.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      349.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      4.00 %
Buffer       =        0      0.00 %
Inverter     =        2      4.00 %
And          =       16     32.00 %
Or           =        0      0.00 %
Other        =       30     60.00 %
TOTAL        =       50    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    2.    32.0 %
Level =    3.  COs =    7.    60.0 %
Level =    4.  COs =   10.   100.0 %
Peak memory: 34463744 bytes

[2021-10-12 10:50:10,945]mapper_test.py:160:[INFO]: area: 48 level: 4
[2021-10-12 10:50:10,946]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 10:50:12,654]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.opt.aig
	current map manager:
		current min nodes:121
		current min depth:9
	current map manager:
		current min nodes:121
		current min depth:7
	current map manager:
		current min nodes:121
		current min depth:7
	current map manager:
		current min nodes:121
		current min depth:7
	current map manager:
		current min nodes:121
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :57
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :75
score:100
	Report mapping result:
		klut_size()     :81
		klut.num_gates():59
		max delay       :4
		max area        :57
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :22
		LUT fanins:4	 numbers :20
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.ifpga.v
Peak memory: 11509760 bytes

[2021-10-12 10:50:12,655]mapper_test.py:224:[INFO]: area: 59 level: 4
[2021-10-12 11:13:53,996]mapper_test.py:79:[INFO]: run case "s382_comb"
[2021-10-12 11:13:53,997]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:13:53,997]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:13:54,115]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     100.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      57.0.  Edge =      176.  Cut =      442.  T =     0.00 sec
P:  Del =    4.00.  Ar =      50.0.  Edge =      173.  Cut =      442.  T =     0.00 sec
P:  Del =    4.00.  Ar =      50.0.  Edge =      161.  Cut =      442.  T =     0.00 sec
E:  Del =    4.00.  Ar =      49.0.  Edge =      160.  Cut =      442.  T =     0.00 sec
F:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      368.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      368.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      360.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      360.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      349.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      349.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      4.00 %
Buffer       =        0      0.00 %
Inverter     =        2      4.00 %
And          =       16     32.00 %
Or           =        0      0.00 %
Other        =       30     60.00 %
TOTAL        =       50    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    2.    32.0 %
Level =    3.  COs =    7.    60.0 %
Level =    4.  COs =   10.   100.0 %
Peak memory: 34213888 bytes

[2021-10-12 11:13:54,117]mapper_test.py:160:[INFO]: area: 48 level: 4
[2021-10-12 11:13:54,117]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:13:54,177]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.opt.aig
	current map manager:
		current min nodes:121
		current min depth:9
	current map manager:
		current min nodes:121
		current min depth:7
	current map manager:
		current min nodes:121
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :57
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :75
score:100
	Report mapping result:
		klut_size()     :81
		klut.num_gates():59
		max delay       :4
		max area        :57
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :22
		LUT fanins:4	 numbers :20
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.ifpga.v
Peak memory: 6934528 bytes

[2021-10-12 11:13:54,178]mapper_test.py:224:[INFO]: area: 59 level: 4
[2021-10-12 13:25:37,023]mapper_test.py:79:[INFO]: run case "s382_comb"
[2021-10-12 13:25:37,023]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 13:25:37,023]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 13:25:37,140]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     100.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      57.0.  Edge =      176.  Cut =      442.  T =     0.00 sec
P:  Del =    4.00.  Ar =      50.0.  Edge =      173.  Cut =      442.  T =     0.00 sec
P:  Del =    4.00.  Ar =      50.0.  Edge =      161.  Cut =      442.  T =     0.00 sec
E:  Del =    4.00.  Ar =      49.0.  Edge =      160.  Cut =      442.  T =     0.00 sec
F:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      368.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      368.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      360.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      360.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      349.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      349.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      4.00 %
Buffer       =        0      0.00 %
Inverter     =        2      4.00 %
And          =       16     32.00 %
Or           =        0      0.00 %
Other        =       30     60.00 %
TOTAL        =       50    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    2.    32.0 %
Level =    3.  COs =    7.    60.0 %
Level =    4.  COs =   10.   100.0 %
Peak memory: 34201600 bytes

[2021-10-12 13:25:37,141]mapper_test.py:160:[INFO]: area: 48 level: 4
[2021-10-12 13:25:37,142]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 13:25:38,852]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.opt.aig
	current map manager:
		current min nodes:121
		current min depth:9
	current map manager:
		current min nodes:121
		current min depth:7
	current map manager:
		current min nodes:121
		current min depth:7
	current map manager:
		current min nodes:121
		current min depth:7
	current map manager:
		current min nodes:121
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :57
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :75
score:100
	Report mapping result:
		klut_size()     :81
		klut.num_gates():59
		max delay       :4
		max area        :57
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :22
		LUT fanins:4	 numbers :20
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.ifpga.v
Peak memory: 11522048 bytes

[2021-10-12 13:25:38,853]mapper_test.py:224:[INFO]: area: 59 level: 4
[2021-10-12 14:56:12,486]mapper_test.py:79:[INFO]: run case "s382_comb"
[2021-10-12 14:56:12,486]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 14:56:12,487]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 14:56:12,604]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     100.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      57.0.  Edge =      176.  Cut =      442.  T =     0.00 sec
P:  Del =    4.00.  Ar =      50.0.  Edge =      173.  Cut =      442.  T =     0.00 sec
P:  Del =    4.00.  Ar =      50.0.  Edge =      161.  Cut =      442.  T =     0.00 sec
E:  Del =    4.00.  Ar =      49.0.  Edge =      160.  Cut =      442.  T =     0.00 sec
F:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      368.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      368.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      360.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      360.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      349.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      349.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      4.00 %
Buffer       =        0      0.00 %
Inverter     =        2      4.00 %
And          =       16     32.00 %
Or           =        0      0.00 %
Other        =       30     60.00 %
TOTAL        =       50    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    2.    32.0 %
Level =    3.  COs =    7.    60.0 %
Level =    4.  COs =   10.   100.0 %
Peak memory: 34365440 bytes

[2021-10-12 14:56:12,606]mapper_test.py:160:[INFO]: area: 48 level: 4
[2021-10-12 14:56:12,606]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 14:56:14,287]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.opt.aig
	current map manager:
		current min nodes:121
		current min depth:9
	current map manager:
		current min nodes:121
		current min depth:7
	current map manager:
		current min nodes:121
		current min depth:7
	current map manager:
		current min nodes:121
		current min depth:7
	current map manager:
		current min nodes:121
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :57
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :75
score:100
	Report mapping result:
		klut_size()     :81
		klut.num_gates():59
		max delay       :4
		max area        :57
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :22
		LUT fanins:4	 numbers :20
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.ifpga.v
Peak memory: 11165696 bytes

[2021-10-12 14:56:14,287]mapper_test.py:224:[INFO]: area: 59 level: 4
[2021-10-12 18:40:46,926]mapper_test.py:79:[INFO]: run case "s382_comb"
[2021-10-12 18:40:46,926]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 18:40:46,926]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 18:40:47,042]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     100.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      57.0.  Edge =      176.  Cut =      442.  T =     0.00 sec
P:  Del =    4.00.  Ar =      50.0.  Edge =      173.  Cut =      442.  T =     0.00 sec
P:  Del =    4.00.  Ar =      50.0.  Edge =      161.  Cut =      442.  T =     0.00 sec
E:  Del =    4.00.  Ar =      49.0.  Edge =      160.  Cut =      442.  T =     0.00 sec
F:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      368.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      368.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      360.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      360.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      349.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      349.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      4.00 %
Buffer       =        0      0.00 %
Inverter     =        2      4.00 %
And          =       16     32.00 %
Or           =        0      0.00 %
Other        =       30     60.00 %
TOTAL        =       50    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    2.    32.0 %
Level =    3.  COs =    7.    60.0 %
Level =    4.  COs =   10.   100.0 %
Peak memory: 34385920 bytes

[2021-10-12 18:40:47,043]mapper_test.py:160:[INFO]: area: 48 level: 4
[2021-10-12 18:40:47,044]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 18:40:48,729]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.opt.aig
	current map manager:
		current min nodes:121
		current min depth:9
	current map manager:
		current min nodes:121
		current min depth:7
	current map manager:
		current min nodes:121
		current min depth:7
	current map manager:
		current min nodes:121
		current min depth:7
	current map manager:
		current min nodes:121
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :57
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :75
score:100
	Report mapping result:
		klut_size()     :81
		klut.num_gates():59
		max delay       :4
		max area        :57
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :22
		LUT fanins:4	 numbers :20
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.ifpga.v
Peak memory: 11546624 bytes

[2021-10-12 18:40:48,729]mapper_test.py:224:[INFO]: area: 59 level: 4
[2021-10-18 11:34:15,103]mapper_test.py:79:[INFO]: run case "s382_comb"
[2021-10-18 11:34:15,104]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 11:34:15,104]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 11:34:15,221]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     100.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      57.0.  Edge =      176.  Cut =      442.  T =     0.00 sec
P:  Del =    4.00.  Ar =      50.0.  Edge =      173.  Cut =      442.  T =     0.00 sec
P:  Del =    4.00.  Ar =      50.0.  Edge =      161.  Cut =      442.  T =     0.00 sec
E:  Del =    4.00.  Ar =      49.0.  Edge =      160.  Cut =      442.  T =     0.00 sec
F:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      368.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      368.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      360.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      360.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      349.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      349.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      4.00 %
Buffer       =        0      0.00 %
Inverter     =        2      4.00 %
And          =       16     32.00 %
Or           =        0      0.00 %
Other        =       30     60.00 %
TOTAL        =       50    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    2.    32.0 %
Level =    3.  COs =    7.    60.0 %
Level =    4.  COs =   10.   100.0 %
Peak memory: 34508800 bytes

[2021-10-18 11:34:15,222]mapper_test.py:160:[INFO]: area: 48 level: 4
[2021-10-18 11:34:15,222]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 11:34:16,947]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.opt.aig
	current map manager:
		current min nodes:121
		current min depth:9
	current map manager:
		current min nodes:121
		current min depth:7
	current map manager:
		current min nodes:121
		current min depth:7
	current map manager:
		current min nodes:121
		current min depth:7
	current map manager:
		current min nodes:121
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :57
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :75
score:100
	Report mapping result:
		klut_size()     :81
		klut.num_gates():59
		max delay       :4
		max area        :57
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :22
		LUT fanins:4	 numbers :20
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.ifpga.v
Peak memory: 11546624 bytes

[2021-10-18 11:34:16,948]mapper_test.py:224:[INFO]: area: 59 level: 4
[2021-10-18 12:02:34,122]mapper_test.py:79:[INFO]: run case "s382_comb"
[2021-10-18 12:02:34,122]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 12:02:34,122]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 12:02:34,239]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     100.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      57.0.  Edge =      176.  Cut =      442.  T =     0.00 sec
P:  Del =    4.00.  Ar =      50.0.  Edge =      173.  Cut =      442.  T =     0.00 sec
P:  Del =    4.00.  Ar =      50.0.  Edge =      161.  Cut =      442.  T =     0.00 sec
E:  Del =    4.00.  Ar =      49.0.  Edge =      160.  Cut =      442.  T =     0.00 sec
F:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      368.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      368.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      360.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      360.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      349.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      349.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      4.00 %
Buffer       =        0      0.00 %
Inverter     =        2      4.00 %
And          =       16     32.00 %
Or           =        0      0.00 %
Other        =       30     60.00 %
TOTAL        =       50    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    2.    32.0 %
Level =    3.  COs =    7.    60.0 %
Level =    4.  COs =   10.   100.0 %
Peak memory: 34164736 bytes

[2021-10-18 12:02:34,241]mapper_test.py:160:[INFO]: area: 48 level: 4
[2021-10-18 12:02:34,241]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 12:02:34,261]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.opt.aig
	current map manager:
		current min nodes:121
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :57
score:100
	Report mapping result:
		klut_size()     :81
		klut.num_gates():59
		max delay       :4
		max area        :57
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :22
		LUT fanins:4	 numbers :20
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.ifpga.v
Peak memory: 5980160 bytes

[2021-10-18 12:02:34,262]mapper_test.py:224:[INFO]: area: 59 level: 4
[2021-10-19 14:10:31,526]mapper_test.py:79:[INFO]: run case "s382_comb"
[2021-10-19 14:10:31,526]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-19 14:10:31,526]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-19 14:10:31,641]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     100.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      57.0.  Edge =      176.  Cut =      442.  T =     0.00 sec
P:  Del =    4.00.  Ar =      50.0.  Edge =      173.  Cut =      442.  T =     0.00 sec
P:  Del =    4.00.  Ar =      50.0.  Edge =      161.  Cut =      442.  T =     0.00 sec
E:  Del =    4.00.  Ar =      49.0.  Edge =      160.  Cut =      442.  T =     0.00 sec
F:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      368.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      368.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      360.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      360.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      349.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      349.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      4.00 %
Buffer       =        0      0.00 %
Inverter     =        2      4.00 %
And          =       16     32.00 %
Or           =        0      0.00 %
Other        =       30     60.00 %
TOTAL        =       50    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    2.    32.0 %
Level =    3.  COs =    7.    60.0 %
Level =    4.  COs =   10.   100.0 %
Peak memory: 34373632 bytes

[2021-10-19 14:10:31,643]mapper_test.py:160:[INFO]: area: 48 level: 4
[2021-10-19 14:10:31,643]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-19 14:10:31,668]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.opt.aig
	current map manager:
		current min nodes:121
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :57
score:100
	Report mapping result:
		klut_size()     :81
		klut.num_gates():59
		max delay       :4
		max area        :57
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :22
		LUT fanins:4	 numbers :20
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.ifpga.v
Peak memory: 6000640 bytes

[2021-10-19 14:10:31,669]mapper_test.py:224:[INFO]: area: 59 level: 4
[2021-10-22 13:28:38,132]mapper_test.py:79:[INFO]: run case "s382_comb"
[2021-10-22 13:28:38,132]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:28:38,132]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:28:38,298]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     100.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      57.0.  Edge =      176.  Cut =      442.  T =     0.00 sec
P:  Del =    4.00.  Ar =      50.0.  Edge =      173.  Cut =      442.  T =     0.00 sec
P:  Del =    4.00.  Ar =      50.0.  Edge =      161.  Cut =      442.  T =     0.00 sec
E:  Del =    4.00.  Ar =      49.0.  Edge =      160.  Cut =      442.  T =     0.00 sec
F:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      368.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      368.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      360.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      360.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      349.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      349.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      4.00 %
Buffer       =        0      0.00 %
Inverter     =        2      4.00 %
And          =       16     32.00 %
Or           =        0      0.00 %
Other        =       30     60.00 %
TOTAL        =       50    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    2.    32.0 %
Level =    3.  COs =    7.    60.0 %
Level =    4.  COs =   10.   100.0 %
Peak memory: 34693120 bytes

[2021-10-22 13:28:38,299]mapper_test.py:160:[INFO]: area: 48 level: 4
[2021-10-22 13:28:38,299]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:28:38,365]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.opt.aig
	current map manager:
		current min nodes:121
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :57
score:100
	Report mapping result:
		klut_size()     :81
		klut.num_gates():59
		max delay       :4
		max area        :57
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :22
		LUT fanins:4	 numbers :20
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.ifpga.v
Peak memory: 8888320 bytes

[2021-10-22 13:28:38,366]mapper_test.py:224:[INFO]: area: 59 level: 4
[2021-10-22 13:49:30,963]mapper_test.py:79:[INFO]: run case "s382_comb"
[2021-10-22 13:49:30,964]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:49:30,964]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:49:31,080]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     100.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      57.0.  Edge =      176.  Cut =      442.  T =     0.00 sec
P:  Del =    4.00.  Ar =      50.0.  Edge =      173.  Cut =      442.  T =     0.00 sec
P:  Del =    4.00.  Ar =      50.0.  Edge =      161.  Cut =      442.  T =     0.00 sec
E:  Del =    4.00.  Ar =      49.0.  Edge =      160.  Cut =      442.  T =     0.00 sec
F:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      368.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      368.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      360.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      360.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      349.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      349.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      4.00 %
Buffer       =        0      0.00 %
Inverter     =        2      4.00 %
And          =       16     32.00 %
Or           =        0      0.00 %
Other        =       30     60.00 %
TOTAL        =       50    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    2.    32.0 %
Level =    3.  COs =    7.    60.0 %
Level =    4.  COs =   10.   100.0 %
Peak memory: 34312192 bytes

[2021-10-22 13:49:31,081]mapper_test.py:160:[INFO]: area: 48 level: 4
[2021-10-22 13:49:31,081]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:49:31,141]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.opt.aig
	current map manager:
		current min nodes:121
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :57
score:100
	Report mapping result:
		klut_size()     :81
		klut.num_gates():59
		max delay       :4
		max area        :57
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :22
		LUT fanins:4	 numbers :20
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.ifpga.v
Peak memory: 8781824 bytes

[2021-10-22 13:49:31,141]mapper_test.py:224:[INFO]: area: 59 level: 4
[2021-10-22 14:00:52,871]mapper_test.py:79:[INFO]: run case "s382_comb"
[2021-10-22 14:00:52,871]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:00:52,871]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:00:52,995]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     100.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      57.0.  Edge =      176.  Cut =      442.  T =     0.00 sec
P:  Del =    4.00.  Ar =      50.0.  Edge =      173.  Cut =      442.  T =     0.00 sec
P:  Del =    4.00.  Ar =      50.0.  Edge =      161.  Cut =      442.  T =     0.00 sec
E:  Del =    4.00.  Ar =      49.0.  Edge =      160.  Cut =      442.  T =     0.00 sec
F:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      368.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      368.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      360.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      360.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      349.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      349.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      4.00 %
Buffer       =        0      0.00 %
Inverter     =        2      4.00 %
And          =       16     32.00 %
Or           =        0      0.00 %
Other        =       30     60.00 %
TOTAL        =       50    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    2.    32.0 %
Level =    3.  COs =    7.    60.0 %
Level =    4.  COs =   10.   100.0 %
Peak memory: 33972224 bytes

[2021-10-22 14:00:52,996]mapper_test.py:160:[INFO]: area: 48 level: 4
[2021-10-22 14:00:52,996]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:00:53,025]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.opt.aig
	current map manager:
		current min nodes:121
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :57
score:100
	Report mapping result:
		klut_size()     :81
		klut.num_gates():59
		max delay       :4
		max area        :57
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :22
		LUT fanins:4	 numbers :20
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.ifpga.v
Peak memory: 6066176 bytes

[2021-10-22 14:00:53,025]mapper_test.py:224:[INFO]: area: 59 level: 4
[2021-10-22 14:04:13,432]mapper_test.py:79:[INFO]: run case "s382_comb"
[2021-10-22 14:04:13,433]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:04:13,433]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:04:13,545]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     100.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      57.0.  Edge =      176.  Cut =      442.  T =     0.00 sec
P:  Del =    4.00.  Ar =      50.0.  Edge =      173.  Cut =      442.  T =     0.00 sec
P:  Del =    4.00.  Ar =      50.0.  Edge =      161.  Cut =      442.  T =     0.00 sec
E:  Del =    4.00.  Ar =      49.0.  Edge =      160.  Cut =      442.  T =     0.00 sec
F:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      368.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      368.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      360.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      360.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      349.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      349.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      4.00 %
Buffer       =        0      0.00 %
Inverter     =        2      4.00 %
And          =       16     32.00 %
Or           =        0      0.00 %
Other        =       30     60.00 %
TOTAL        =       50    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    2.    32.0 %
Level =    3.  COs =    7.    60.0 %
Level =    4.  COs =   10.   100.0 %
Peak memory: 34304000 bytes

[2021-10-22 14:04:13,546]mapper_test.py:160:[INFO]: area: 48 level: 4
[2021-10-22 14:04:13,547]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:04:13,572]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.opt.aig
	current map manager:
		current min nodes:121
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :57
score:100
	Report mapping result:
		klut_size()     :81
		klut.num_gates():59
		max delay       :4
		max area        :57
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :22
		LUT fanins:4	 numbers :20
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.ifpga.v
Peak memory: 6017024 bytes

[2021-10-22 14:04:13,573]mapper_test.py:224:[INFO]: area: 59 level: 4
[2021-10-23 13:24:27,158]mapper_test.py:79:[INFO]: run case "s382_comb"
[2021-10-23 13:24:27,158]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-23 13:24:27,159]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-23 13:24:27,288]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     100.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      57.0.  Edge =      176.  Cut =      442.  T =     0.00 sec
P:  Del =    4.00.  Ar =      50.0.  Edge =      173.  Cut =      442.  T =     0.00 sec
P:  Del =    4.00.  Ar =      50.0.  Edge =      161.  Cut =      442.  T =     0.00 sec
E:  Del =    4.00.  Ar =      49.0.  Edge =      160.  Cut =      442.  T =     0.00 sec
F:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      368.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      368.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      360.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      360.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      349.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      349.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      4.00 %
Buffer       =        0      0.00 %
Inverter     =        2      4.00 %
And          =       16     32.00 %
Or           =        0      0.00 %
Other        =       30     60.00 %
TOTAL        =       50    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    2.    32.0 %
Level =    3.  COs =    7.    60.0 %
Level =    4.  COs =   10.   100.0 %
Peak memory: 34324480 bytes

[2021-10-23 13:24:27,289]mapper_test.py:160:[INFO]: area: 48 level: 4
[2021-10-23 13:24:27,290]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-23 13:24:29,072]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.opt.aig
	current map manager:
		current min nodes:121
		current min depth:9
	current map manager:
		current min nodes:121
		current min depth:7
	current map manager:
		current min nodes:121
		current min depth:7
	current map manager:
		current min nodes:121
		current min depth:7
	current map manager:
		current min nodes:121
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :74
score:100
	Report mapping result:
		klut_size()     :98
		klut.num_gates():76
		max delay       :4
		max area        :74
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :25
		LUT fanins:3	 numbers :27
		LUT fanins:4	 numbers :22
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.ifpga.v
Peak memory: 11542528 bytes

[2021-10-23 13:24:29,073]mapper_test.py:224:[INFO]: area: 76 level: 4
[2021-10-24 17:35:39,868]mapper_test.py:79:[INFO]: run case "s382_comb"
[2021-10-24 17:35:39,868]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 17:35:39,868]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 17:35:39,987]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     100.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      57.0.  Edge =      176.  Cut =      442.  T =     0.00 sec
P:  Del =    4.00.  Ar =      50.0.  Edge =      173.  Cut =      442.  T =     0.00 sec
P:  Del =    4.00.  Ar =      50.0.  Edge =      161.  Cut =      442.  T =     0.00 sec
E:  Del =    4.00.  Ar =      49.0.  Edge =      160.  Cut =      442.  T =     0.00 sec
F:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      368.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      368.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      360.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      360.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      349.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      349.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      4.00 %
Buffer       =        0      0.00 %
Inverter     =        2      4.00 %
And          =       16     32.00 %
Or           =        0      0.00 %
Other        =       30     60.00 %
TOTAL        =       50    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    2.    32.0 %
Level =    3.  COs =    7.    60.0 %
Level =    4.  COs =   10.   100.0 %
Peak memory: 34451456 bytes

[2021-10-24 17:35:39,988]mapper_test.py:160:[INFO]: area: 48 level: 4
[2021-10-24 17:35:39,989]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 17:35:41,718]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.opt.aig
	current map manager:
		current min nodes:121
		current min depth:9
	current map manager:
		current min nodes:121
		current min depth:7
	current map manager:
		current min nodes:121
		current min depth:7
	current map manager:
		current min nodes:121
		current min depth:7
	current map manager:
		current min nodes:121
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :57
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :74
score:100
	Report mapping result:
		klut_size()     :81
		klut.num_gates():59
		max delay       :4
		max area        :57
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :22
		LUT fanins:4	 numbers :20
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.ifpga.v
Peak memory: 11534336 bytes

[2021-10-24 17:35:41,719]mapper_test.py:224:[INFO]: area: 59 level: 4
[2021-10-24 17:56:05,748]mapper_test.py:79:[INFO]: run case "s382_comb"
[2021-10-24 17:56:05,748]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 17:56:05,748]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 17:56:05,912]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     100.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      57.0.  Edge =      176.  Cut =      442.  T =     0.00 sec
P:  Del =    4.00.  Ar =      50.0.  Edge =      173.  Cut =      442.  T =     0.00 sec
P:  Del =    4.00.  Ar =      50.0.  Edge =      161.  Cut =      442.  T =     0.00 sec
E:  Del =    4.00.  Ar =      49.0.  Edge =      160.  Cut =      442.  T =     0.00 sec
F:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      368.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      368.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      360.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      360.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      349.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      349.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      4.00 %
Buffer       =        0      0.00 %
Inverter     =        2      4.00 %
And          =       16     32.00 %
Or           =        0      0.00 %
Other        =       30     60.00 %
TOTAL        =       50    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    2.    32.0 %
Level =    3.  COs =    7.    60.0 %
Level =    4.  COs =   10.   100.0 %
Peak memory: 34353152 bytes

[2021-10-24 17:56:05,913]mapper_test.py:160:[INFO]: area: 48 level: 4
[2021-10-24 17:56:05,914]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 17:56:07,565]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.opt.aig
	current map manager:
		current min nodes:121
		current min depth:9
	current map manager:
		current min nodes:121
		current min depth:7
	current map manager:
		current min nodes:121
		current min depth:7
	current map manager:
		current min nodes:121
		current min depth:7
	current map manager:
		current min nodes:121
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :57
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :75
score:100
	Report mapping result:
		klut_size()     :81
		klut.num_gates():59
		max delay       :4
		max area        :57
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :22
		LUT fanins:4	 numbers :20
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.ifpga.v
Peak memory: 11468800 bytes

[2021-10-24 17:56:07,566]mapper_test.py:224:[INFO]: area: 59 level: 4
[2021-10-26 10:24:06,097]mapper_test.py:79:[INFO]: run case "s382_comb"
[2021-10-26 10:24:06,097]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 10:24:06,098]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 10:24:06,259]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     100.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      57.0.  Edge =      176.  Cut =      442.  T =     0.00 sec
P:  Del =    4.00.  Ar =      50.0.  Edge =      173.  Cut =      442.  T =     0.00 sec
P:  Del =    4.00.  Ar =      50.0.  Edge =      161.  Cut =      442.  T =     0.00 sec
E:  Del =    4.00.  Ar =      49.0.  Edge =      160.  Cut =      442.  T =     0.00 sec
F:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      368.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      368.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      360.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      360.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      349.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      349.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      4.00 %
Buffer       =        0      0.00 %
Inverter     =        2      4.00 %
And          =       16     32.00 %
Or           =        0      0.00 %
Other        =       30     60.00 %
TOTAL        =       50    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    2.    32.0 %
Level =    3.  COs =    7.    60.0 %
Level =    4.  COs =   10.   100.0 %
Peak memory: 34291712 bytes

[2021-10-26 10:24:06,260]mapper_test.py:160:[INFO]: area: 48 level: 4
[2021-10-26 10:24:06,260]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 10:24:06,289]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.opt.aig
	current map manager:
		current min nodes:121
		current min depth:9
	Report mapping result:
		klut_size()     :82
		klut.num_gates():60
		max delay       :4
		max area        :57
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :25
		LUT fanins:4	 numbers :25
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.ifpga.v
Peak memory: 5951488 bytes

[2021-10-26 10:24:06,290]mapper_test.py:224:[INFO]: area: 60 level: 4
[2021-10-26 10:53:21,987]mapper_test.py:79:[INFO]: run case "s382_comb"
[2021-10-26 10:53:21,988]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 10:53:21,988]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 10:53:22,105]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     100.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      57.0.  Edge =      176.  Cut =      442.  T =     0.00 sec
P:  Del =    4.00.  Ar =      50.0.  Edge =      173.  Cut =      442.  T =     0.00 sec
P:  Del =    4.00.  Ar =      50.0.  Edge =      161.  Cut =      442.  T =     0.00 sec
E:  Del =    4.00.  Ar =      49.0.  Edge =      160.  Cut =      442.  T =     0.00 sec
F:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      368.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      368.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      360.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      360.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      349.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      349.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      4.00 %
Buffer       =        0      0.00 %
Inverter     =        2      4.00 %
And          =       16     32.00 %
Or           =        0      0.00 %
Other        =       30     60.00 %
TOTAL        =       50    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    2.    32.0 %
Level =    3.  COs =    7.    60.0 %
Level =    4.  COs =   10.   100.0 %
Peak memory: 34115584 bytes

[2021-10-26 10:53:22,106]mapper_test.py:160:[INFO]: area: 48 level: 4
[2021-10-26 10:53:22,107]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 10:53:23,781]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.opt.aig
	Report mapping result:
		klut_size()     :82
		klut.num_gates():60
		max delay       :4
		max area        :57
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :25
		LUT fanins:4	 numbers :25
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.ifpga.v
Peak memory: 11493376 bytes

[2021-10-26 10:53:23,782]mapper_test.py:224:[INFO]: area: 60 level: 4
[2021-10-26 11:15:07,427]mapper_test.py:79:[INFO]: run case "s382_comb"
[2021-10-26 11:15:07,427]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:15:07,428]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:15:07,592]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     100.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      57.0.  Edge =      176.  Cut =      442.  T =     0.00 sec
P:  Del =    4.00.  Ar =      50.0.  Edge =      173.  Cut =      442.  T =     0.00 sec
P:  Del =    4.00.  Ar =      50.0.  Edge =      161.  Cut =      442.  T =     0.00 sec
E:  Del =    4.00.  Ar =      49.0.  Edge =      160.  Cut =      442.  T =     0.00 sec
F:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      368.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      368.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      360.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      360.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      349.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      349.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      4.00 %
Buffer       =        0      0.00 %
Inverter     =        2      4.00 %
And          =       16     32.00 %
Or           =        0      0.00 %
Other        =       30     60.00 %
TOTAL        =       50    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    2.    32.0 %
Level =    3.  COs =    7.    60.0 %
Level =    4.  COs =   10.   100.0 %
Peak memory: 33996800 bytes

[2021-10-26 11:15:07,593]mapper_test.py:160:[INFO]: area: 48 level: 4
[2021-10-26 11:15:07,593]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:15:09,246]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.opt.aig
	Report mapping result:
		klut_size()     :94
		klut.num_gates():72
		max delay       :4
		max area        :74
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :14
		LUT fanins:3	 numbers :27
		LUT fanins:4	 numbers :29
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.ifpga.v
Peak memory: 11423744 bytes

[2021-10-26 11:15:09,247]mapper_test.py:224:[INFO]: area: 72 level: 4
[2021-10-26 12:13:12,685]mapper_test.py:79:[INFO]: run case "s382_comb"
[2021-10-26 12:13:12,686]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 12:13:12,686]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 12:13:12,855]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     100.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      57.0.  Edge =      176.  Cut =      442.  T =     0.00 sec
P:  Del =    4.00.  Ar =      50.0.  Edge =      173.  Cut =      442.  T =     0.00 sec
P:  Del =    4.00.  Ar =      50.0.  Edge =      161.  Cut =      442.  T =     0.00 sec
E:  Del =    4.00.  Ar =      49.0.  Edge =      160.  Cut =      442.  T =     0.00 sec
F:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      368.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      368.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      360.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      360.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      349.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      349.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      4.00 %
Buffer       =        0      0.00 %
Inverter     =        2      4.00 %
And          =       16     32.00 %
Or           =        0      0.00 %
Other        =       30     60.00 %
TOTAL        =       50    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    2.    32.0 %
Level =    3.  COs =    7.    60.0 %
Level =    4.  COs =   10.   100.0 %
Peak memory: 34095104 bytes

[2021-10-26 12:13:12,857]mapper_test.py:160:[INFO]: area: 48 level: 4
[2021-10-26 12:13:12,857]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 12:13:14,516]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.opt.aig
	Report mapping result:
		klut_size()     :81
		klut.num_gates():59
		max delay       :4
		max area        :57
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :22
		LUT fanins:4	 numbers :20
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.ifpga.v
Peak memory: 11284480 bytes

[2021-10-26 12:13:14,517]mapper_test.py:224:[INFO]: area: 59 level: 4
[2021-10-26 14:11:45,278]mapper_test.py:79:[INFO]: run case "s382_comb"
[2021-10-26 14:11:45,278]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 14:11:45,278]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 14:11:45,393]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     100.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      57.0.  Edge =      176.  Cut =      442.  T =     0.00 sec
P:  Del =    4.00.  Ar =      50.0.  Edge =      173.  Cut =      442.  T =     0.00 sec
P:  Del =    4.00.  Ar =      50.0.  Edge =      161.  Cut =      442.  T =     0.00 sec
E:  Del =    4.00.  Ar =      49.0.  Edge =      160.  Cut =      442.  T =     0.00 sec
F:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      368.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      368.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      360.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      360.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      349.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      349.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      4.00 %
Buffer       =        0      0.00 %
Inverter     =        2      4.00 %
And          =       16     32.00 %
Or           =        0      0.00 %
Other        =       30     60.00 %
TOTAL        =       50    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    2.    32.0 %
Level =    3.  COs =    7.    60.0 %
Level =    4.  COs =   10.   100.0 %
Peak memory: 34308096 bytes

[2021-10-26 14:11:45,395]mapper_test.py:160:[INFO]: area: 48 level: 4
[2021-10-26 14:11:45,395]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 14:11:45,421]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.opt.aig
	Report mapping result:
		klut_size()     :82
		klut.num_gates():60
		max delay       :4
		max area        :57
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :25
		LUT fanins:4	 numbers :25
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.ifpga.v
Peak memory: 6017024 bytes

[2021-10-26 14:11:45,421]mapper_test.py:224:[INFO]: area: 60 level: 4
[2021-10-29 16:08:47,523]mapper_test.py:79:[INFO]: run case "s382_comb"
[2021-10-29 16:08:47,523]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-29 16:08:47,524]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-29 16:08:47,650]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     100.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      57.0.  Edge =      176.  Cut =      442.  T =     0.00 sec
P:  Del =    4.00.  Ar =      50.0.  Edge =      173.  Cut =      442.  T =     0.00 sec
P:  Del =    4.00.  Ar =      50.0.  Edge =      161.  Cut =      442.  T =     0.00 sec
E:  Del =    4.00.  Ar =      49.0.  Edge =      160.  Cut =      442.  T =     0.00 sec
F:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      368.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      368.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      360.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      360.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      349.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      349.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      4.00 %
Buffer       =        0      0.00 %
Inverter     =        2      4.00 %
And          =       16     32.00 %
Or           =        0      0.00 %
Other        =       30     60.00 %
TOTAL        =       50    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    2.    32.0 %
Level =    3.  COs =    7.    60.0 %
Level =    4.  COs =   10.   100.0 %
Peak memory: 34234368 bytes

[2021-10-29 16:08:47,651]mapper_test.py:160:[INFO]: area: 48 level: 4
[2021-10-29 16:08:47,652]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-29 16:08:47,681]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.opt.aig
	Report mapping result:
		klut_size()     :104
		klut.num_gates():82
		max delay       :4
		max area        :80
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :16
		LUT fanins:3	 numbers :36
		LUT fanins:4	 numbers :28
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.ifpga.v
Peak memory: 5931008 bytes

[2021-10-29 16:08:47,682]mapper_test.py:224:[INFO]: area: 82 level: 4
[2021-11-03 09:49:47,059]mapper_test.py:79:[INFO]: run case "s382_comb"
[2021-11-03 09:49:47,060]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 09:49:47,060]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 09:49:47,227]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     100.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      57.0.  Edge =      176.  Cut =      442.  T =     0.00 sec
P:  Del =    4.00.  Ar =      50.0.  Edge =      173.  Cut =      442.  T =     0.00 sec
P:  Del =    4.00.  Ar =      50.0.  Edge =      161.  Cut =      442.  T =     0.00 sec
E:  Del =    4.00.  Ar =      49.0.  Edge =      160.  Cut =      442.  T =     0.00 sec
F:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      368.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      368.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      360.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      360.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      349.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      349.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      4.00 %
Buffer       =        0      0.00 %
Inverter     =        2      4.00 %
And          =       16     32.00 %
Or           =        0      0.00 %
Other        =       30     60.00 %
TOTAL        =       50    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    2.    32.0 %
Level =    3.  COs =    7.    60.0 %
Level =    4.  COs =   10.   100.0 %
Peak memory: 34443264 bytes

[2021-11-03 09:49:47,229]mapper_test.py:160:[INFO]: area: 48 level: 4
[2021-11-03 09:49:47,229]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 09:49:47,262]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.opt.aig
	Report mapping result:
		klut_size()     :104
		klut.num_gates():82
		max delay       :4
		max area        :57
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :16
		LUT fanins:3	 numbers :36
		LUT fanins:4	 numbers :28
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.opt.aig_output.v
	Peak memory: 6078464 bytes

[2021-11-03 09:49:47,262]mapper_test.py:226:[INFO]: area: 82 level: 4
[2021-11-03 10:01:46,424]mapper_test.py:79:[INFO]: run case "s382_comb"
[2021-11-03 10:01:46,424]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 10:01:46,424]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 10:01:46,544]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     100.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      57.0.  Edge =      176.  Cut =      442.  T =     0.00 sec
P:  Del =    4.00.  Ar =      50.0.  Edge =      173.  Cut =      442.  T =     0.00 sec
P:  Del =    4.00.  Ar =      50.0.  Edge =      161.  Cut =      442.  T =     0.00 sec
E:  Del =    4.00.  Ar =      49.0.  Edge =      160.  Cut =      442.  T =     0.00 sec
F:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      368.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      368.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      360.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      360.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      349.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      349.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      4.00 %
Buffer       =        0      0.00 %
Inverter     =        2      4.00 %
And          =       16     32.00 %
Or           =        0      0.00 %
Other        =       30     60.00 %
TOTAL        =       50    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    2.    32.0 %
Level =    3.  COs =    7.    60.0 %
Level =    4.  COs =   10.   100.0 %
Peak memory: 34189312 bytes

[2021-11-03 10:01:46,546]mapper_test.py:160:[INFO]: area: 48 level: 4
[2021-11-03 10:01:46,546]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 10:01:46,579]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.opt.aig
	Report mapping result:
		klut_size()     :101
		klut.num_gates():79
		max delay       :4
		max area        :57
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :16
		LUT fanins:3	 numbers :32
		LUT fanins:4	 numbers :29
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.opt.aig_output.v
	Peak memory: 6057984 bytes

[2021-11-03 10:01:46,580]mapper_test.py:226:[INFO]: area: 79 level: 4
[2021-11-03 13:41:47,002]mapper_test.py:79:[INFO]: run case "s382_comb"
[2021-11-03 13:41:47,003]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:41:47,003]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:41:47,129]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     100.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      57.0.  Edge =      176.  Cut =      442.  T =     0.00 sec
P:  Del =    4.00.  Ar =      50.0.  Edge =      173.  Cut =      442.  T =     0.00 sec
P:  Del =    4.00.  Ar =      50.0.  Edge =      161.  Cut =      442.  T =     0.00 sec
E:  Del =    4.00.  Ar =      49.0.  Edge =      160.  Cut =      442.  T =     0.00 sec
F:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      368.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      368.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      360.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      360.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      349.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      349.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      4.00 %
Buffer       =        0      0.00 %
Inverter     =        2      4.00 %
And          =       16     32.00 %
Or           =        0      0.00 %
Other        =       30     60.00 %
TOTAL        =       50    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    2.    32.0 %
Level =    3.  COs =    7.    60.0 %
Level =    4.  COs =   10.   100.0 %
Peak memory: 34189312 bytes

[2021-11-03 13:41:47,131]mapper_test.py:160:[INFO]: area: 48 level: 4
[2021-11-03 13:41:47,131]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:41:47,166]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.opt.aig
	Report mapping result:
		klut_size()     :101
		klut.num_gates():79
		max delay       :4
		max area        :57
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :16
		LUT fanins:3	 numbers :32
		LUT fanins:4	 numbers :29
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.opt.aig_output.v
	Peak memory: 6238208 bytes

[2021-11-03 13:41:47,167]mapper_test.py:226:[INFO]: area: 79 level: 4
[2021-11-03 13:48:02,335]mapper_test.py:79:[INFO]: run case "s382_comb"
[2021-11-03 13:48:02,335]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:48:02,335]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:48:02,513]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     100.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      57.0.  Edge =      176.  Cut =      442.  T =     0.00 sec
P:  Del =    4.00.  Ar =      50.0.  Edge =      173.  Cut =      442.  T =     0.00 sec
P:  Del =    4.00.  Ar =      50.0.  Edge =      161.  Cut =      442.  T =     0.00 sec
E:  Del =    4.00.  Ar =      49.0.  Edge =      160.  Cut =      442.  T =     0.00 sec
F:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      368.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      368.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      360.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      360.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      349.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      349.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      4.00 %
Buffer       =        0      0.00 %
Inverter     =        2      4.00 %
And          =       16     32.00 %
Or           =        0      0.00 %
Other        =       30     60.00 %
TOTAL        =       50    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    2.    32.0 %
Level =    3.  COs =    7.    60.0 %
Level =    4.  COs =   10.   100.0 %
Peak memory: 34152448 bytes

[2021-11-03 13:48:02,514]mapper_test.py:160:[INFO]: area: 48 level: 4
[2021-11-03 13:48:02,515]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:48:02,546]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.opt.aig
	Report mapping result:
		klut_size()     :101
		klut.num_gates():79
		max delay       :4
		max area        :57
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :16
		LUT fanins:3	 numbers :32
		LUT fanins:4	 numbers :29
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.opt.aig_output.v
	Peak memory: 6053888 bytes

[2021-11-03 13:48:02,547]mapper_test.py:226:[INFO]: area: 79 level: 4
[2021-11-04 15:54:53,045]mapper_test.py:79:[INFO]: run case "s382_comb"
[2021-11-04 15:54:53,046]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-04 15:54:53,046]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-04 15:54:53,164]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     100.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      57.0.  Edge =      176.  Cut =      442.  T =     0.00 sec
P:  Del =    4.00.  Ar =      50.0.  Edge =      173.  Cut =      442.  T =     0.00 sec
P:  Del =    4.00.  Ar =      50.0.  Edge =      161.  Cut =      442.  T =     0.00 sec
E:  Del =    4.00.  Ar =      49.0.  Edge =      160.  Cut =      442.  T =     0.00 sec
F:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      368.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      368.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      360.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      360.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      349.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      349.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      4.00 %
Buffer       =        0      0.00 %
Inverter     =        2      4.00 %
And          =       16     32.00 %
Or           =        0      0.00 %
Other        =       30     60.00 %
TOTAL        =       50    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    2.    32.0 %
Level =    3.  COs =    7.    60.0 %
Level =    4.  COs =   10.   100.0 %
Peak memory: 34504704 bytes

[2021-11-04 15:54:53,165]mapper_test.py:160:[INFO]: area: 48 level: 4
[2021-11-04 15:54:53,166]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-04 15:54:53,199]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.opt.aig
	Report mapping result:
		klut_size()     :79
		klut.num_gates():57
		max delay       :4
		max area        :57
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :20
		LUT fanins:4	 numbers :26
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.opt.aig_output.v
	Peak memory: 5885952 bytes

[2021-11-04 15:54:53,200]mapper_test.py:226:[INFO]: area: 57 level: 4
[2021-11-04 17:06:50,066]mapper_test.py:79:[INFO]: run case "s382_comb"
[2021-11-04 17:06:50,067]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-04 17:06:50,067]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-04 17:06:50,193]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     100.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      57.0.  Edge =      176.  Cut =      442.  T =     0.00 sec
P:  Del =    4.00.  Ar =      50.0.  Edge =      173.  Cut =      442.  T =     0.00 sec
P:  Del =    4.00.  Ar =      50.0.  Edge =      161.  Cut =      442.  T =     0.00 sec
E:  Del =    4.00.  Ar =      49.0.  Edge =      160.  Cut =      442.  T =     0.00 sec
F:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      368.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      368.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      360.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      360.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      349.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      349.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      4.00 %
Buffer       =        0      0.00 %
Inverter     =        2      4.00 %
And          =       16     32.00 %
Or           =        0      0.00 %
Other        =       30     60.00 %
TOTAL        =       50    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    2.    32.0 %
Level =    3.  COs =    7.    60.0 %
Level =    4.  COs =   10.   100.0 %
Peak memory: 34017280 bytes

[2021-11-04 17:06:50,195]mapper_test.py:160:[INFO]: area: 48 level: 4
[2021-11-04 17:06:50,195]mapper_test.py:205:[INFO]: run iFPGA flow...
[2021-11-04 17:06:50,234]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.opt.aig
Mapping time: 0.002574 secs
Mapping time: 0.002571 secs
	Report mapping result:
		klut_size()     :79
		klut.num_gates():57
		max delay       :4
		max area        :57
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :20
		LUT fanins:4	 numbers :26
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.opt.aig_output.v
	Peak memory: 6356992 bytes

[2021-11-04 17:06:50,234]mapper_test.py:230:[INFO]: area: 57 level: 4
[2021-11-16 12:26:48,079]mapper_test.py:79:[INFO]: run case "s382_comb"
[2021-11-16 12:26:48,079]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 12:26:48,079]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 12:26:48,198]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     100.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      57.0.  Edge =      176.  Cut =      442.  T =     0.00 sec
P:  Del =    4.00.  Ar =      50.0.  Edge =      173.  Cut =      442.  T =     0.00 sec
P:  Del =    4.00.  Ar =      50.0.  Edge =      161.  Cut =      442.  T =     0.00 sec
E:  Del =    4.00.  Ar =      49.0.  Edge =      160.  Cut =      442.  T =     0.00 sec
F:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      368.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      368.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      360.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      360.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      349.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      349.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      4.00 %
Buffer       =        0      0.00 %
Inverter     =        2      4.00 %
And          =       16     32.00 %
Or           =        0      0.00 %
Other        =       30     60.00 %
TOTAL        =       50    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    2.    32.0 %
Level =    3.  COs =    7.    60.0 %
Level =    4.  COs =   10.   100.0 %
Peak memory: 34185216 bytes

[2021-11-16 12:26:48,199]mapper_test.py:160:[INFO]: area: 48 level: 4
[2021-11-16 12:26:48,200]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 12:26:48,233]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.opt.aig
Mapping time: 0.002616 secs
	Report mapping result:
		klut_size()     :79
		klut.num_gates():57
		max delay       :4
		max area        :57
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :20
		LUT fanins:4	 numbers :26
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.ifpga.v
	Peak memory: 5799936 bytes

[2021-11-16 12:26:48,233]mapper_test.py:228:[INFO]: area: 57 level: 4
[2021-11-16 14:15:42,888]mapper_test.py:79:[INFO]: run case "s382_comb"
[2021-11-16 14:15:42,888]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:15:42,888]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:15:43,006]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     100.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      57.0.  Edge =      176.  Cut =      442.  T =     0.00 sec
P:  Del =    4.00.  Ar =      50.0.  Edge =      173.  Cut =      442.  T =     0.00 sec
P:  Del =    4.00.  Ar =      50.0.  Edge =      161.  Cut =      442.  T =     0.00 sec
E:  Del =    4.00.  Ar =      49.0.  Edge =      160.  Cut =      442.  T =     0.00 sec
F:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      368.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      368.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      360.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      360.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      349.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      349.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      4.00 %
Buffer       =        0      0.00 %
Inverter     =        2      4.00 %
And          =       16     32.00 %
Or           =        0      0.00 %
Other        =       30     60.00 %
TOTAL        =       50    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    2.    32.0 %
Level =    3.  COs =    7.    60.0 %
Level =    4.  COs =   10.   100.0 %
Peak memory: 34193408 bytes

[2021-11-16 14:15:43,008]mapper_test.py:160:[INFO]: area: 48 level: 4
[2021-11-16 14:15:43,008]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:15:43,028]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.opt.aig
Mapping time: 0.002003 secs
	Report mapping result:
		klut_size()     :79
		klut.num_gates():57
		max delay       :4
		max area        :57
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :20
		LUT fanins:4	 numbers :26
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.ifpga.v
	Peak memory: 5894144 bytes

[2021-11-16 14:15:43,029]mapper_test.py:228:[INFO]: area: 57 level: 4
[2021-11-16 14:22:02,630]mapper_test.py:79:[INFO]: run case "s382_comb"
[2021-11-16 14:22:02,631]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:22:02,631]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:22:02,754]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     100.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      57.0.  Edge =      176.  Cut =      442.  T =     0.00 sec
P:  Del =    4.00.  Ar =      50.0.  Edge =      173.  Cut =      442.  T =     0.00 sec
P:  Del =    4.00.  Ar =      50.0.  Edge =      161.  Cut =      442.  T =     0.00 sec
E:  Del =    4.00.  Ar =      49.0.  Edge =      160.  Cut =      442.  T =     0.00 sec
F:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      368.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      368.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      360.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      360.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      349.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      349.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      4.00 %
Buffer       =        0      0.00 %
Inverter     =        2      4.00 %
And          =       16     32.00 %
Or           =        0      0.00 %
Other        =       30     60.00 %
TOTAL        =       50    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    2.    32.0 %
Level =    3.  COs =    7.    60.0 %
Level =    4.  COs =   10.   100.0 %
Peak memory: 34144256 bytes

[2021-11-16 14:22:02,755]mapper_test.py:160:[INFO]: area: 48 level: 4
[2021-11-16 14:22:02,755]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:22:02,789]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.opt.aig
Mapping time: 0.002594 secs
	Report mapping result:
		klut_size()     :79
		klut.num_gates():57
		max delay       :4
		max area        :57
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :20
		LUT fanins:4	 numbers :26
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.ifpga.v
	Peak memory: 6004736 bytes

[2021-11-16 14:22:02,790]mapper_test.py:228:[INFO]: area: 57 level: 4
[2021-11-16 14:28:16,991]mapper_test.py:79:[INFO]: run case "s382_comb"
[2021-11-16 14:28:16,992]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:28:16,992]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-17 16:34:40,694]mapper_test.py:79:[INFO]: run case "s382_comb"
[2021-11-17 16:34:40,695]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-17 16:34:40,695]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-17 16:34:40,824]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     100.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      57.0.  Edge =      176.  Cut =      442.  T =     0.00 sec
P:  Del =    4.00.  Ar =      50.0.  Edge =      173.  Cut =      442.  T =     0.00 sec
P:  Del =    4.00.  Ar =      50.0.  Edge =      161.  Cut =      442.  T =     0.00 sec
E:  Del =    4.00.  Ar =      49.0.  Edge =      160.  Cut =      442.  T =     0.00 sec
F:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      368.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      368.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      360.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      360.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      349.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      349.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      4.00 %
Buffer       =        0      0.00 %
Inverter     =        2      4.00 %
And          =       16     32.00 %
Or           =        0      0.00 %
Other        =       30     60.00 %
TOTAL        =       50    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    2.    32.0 %
Level =    3.  COs =    7.    60.0 %
Level =    4.  COs =   10.   100.0 %
Peak memory: 34119680 bytes

[2021-11-17 16:34:40,825]mapper_test.py:160:[INFO]: area: 48 level: 4
[2021-11-17 16:34:40,826]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-17 16:34:40,846]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.opt.aig
Mapping time: 0.002149 secs
	Report mapping result:
		klut_size()     :81
		klut.num_gates():59
		max delay       :4
		max area        :57
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :22
		LUT fanins:4	 numbers :20
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.ifpga.v
	Peak memory: 5943296 bytes

[2021-11-17 16:34:40,847]mapper_test.py:228:[INFO]: area: 59 level: 4
[2021-11-18 10:17:05,880]mapper_test.py:79:[INFO]: run case "s382_comb"
[2021-11-18 10:17:05,881]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-18 10:17:05,881]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-18 10:17:06,004]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     100.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      57.0.  Edge =      176.  Cut =      442.  T =     0.00 sec
P:  Del =    4.00.  Ar =      50.0.  Edge =      173.  Cut =      442.  T =     0.00 sec
P:  Del =    4.00.  Ar =      50.0.  Edge =      161.  Cut =      442.  T =     0.00 sec
E:  Del =    4.00.  Ar =      49.0.  Edge =      160.  Cut =      442.  T =     0.00 sec
F:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      368.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      368.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      360.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      360.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      349.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      349.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      4.00 %
Buffer       =        0      0.00 %
Inverter     =        2      4.00 %
And          =       16     32.00 %
Or           =        0      0.00 %
Other        =       30     60.00 %
TOTAL        =       50    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    2.    32.0 %
Level =    3.  COs =    7.    60.0 %
Level =    4.  COs =   10.   100.0 %
Peak memory: 34353152 bytes

[2021-11-18 10:17:06,006]mapper_test.py:160:[INFO]: area: 48 level: 4
[2021-11-18 10:17:06,006]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-18 10:17:06,028]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.opt.aig
Mapping time: 0.004746 secs
	Report mapping result:
		klut_size()     :81
		klut.num_gates():59
		max delay       :4
		max area        :59
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :22
		LUT fanins:4	 numbers :20
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.ifpga.v
	Peak memory: 6561792 bytes

[2021-11-18 10:17:06,029]mapper_test.py:228:[INFO]: area: 59 level: 4
[2021-11-23 16:09:56,594]mapper_test.py:79:[INFO]: run case "s382_comb"
[2021-11-23 16:09:56,595]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:09:56,595]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:09:56,713]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     100.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      57.0.  Edge =      176.  Cut =      442.  T =     0.00 sec
P:  Del =    4.00.  Ar =      50.0.  Edge =      173.  Cut =      442.  T =     0.00 sec
P:  Del =    4.00.  Ar =      50.0.  Edge =      161.  Cut =      442.  T =     0.00 sec
E:  Del =    4.00.  Ar =      49.0.  Edge =      160.  Cut =      442.  T =     0.00 sec
F:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      368.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      368.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      360.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      360.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      349.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      349.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      4.00 %
Buffer       =        0      0.00 %
Inverter     =        2      4.00 %
And          =       16     32.00 %
Or           =        0      0.00 %
Other        =       30     60.00 %
TOTAL        =       50    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    2.    32.0 %
Level =    3.  COs =    7.    60.0 %
Level =    4.  COs =   10.   100.0 %
Peak memory: 34439168 bytes

[2021-11-23 16:09:56,714]mapper_test.py:160:[INFO]: area: 48 level: 4
[2021-11-23 16:09:56,715]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:09:56,740]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.opt.aig
Mapping time: 0.005322 secs
	Report mapping result:
		klut_size()     :81
		klut.num_gates():59
		max delay       :4
		max area        :59
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :22
		LUT fanins:4	 numbers :20
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.ifpga.v
	Peak memory: 6410240 bytes

[2021-11-23 16:09:56,740]mapper_test.py:228:[INFO]: area: 59 level: 4
[2021-11-23 16:40:54,289]mapper_test.py:79:[INFO]: run case "s382_comb"
[2021-11-23 16:40:54,289]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:40:54,290]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:40:54,413]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     100.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      57.0.  Edge =      176.  Cut =      442.  T =     0.00 sec
P:  Del =    4.00.  Ar =      50.0.  Edge =      173.  Cut =      442.  T =     0.00 sec
P:  Del =    4.00.  Ar =      50.0.  Edge =      161.  Cut =      442.  T =     0.00 sec
E:  Del =    4.00.  Ar =      49.0.  Edge =      160.  Cut =      442.  T =     0.00 sec
F:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      368.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      368.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      360.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      360.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      349.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      349.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      4.00 %
Buffer       =        0      0.00 %
Inverter     =        2      4.00 %
And          =       16     32.00 %
Or           =        0      0.00 %
Other        =       30     60.00 %
TOTAL        =       50    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    2.    32.0 %
Level =    3.  COs =    7.    60.0 %
Level =    4.  COs =   10.   100.0 %
Peak memory: 34160640 bytes

[2021-11-23 16:40:54,415]mapper_test.py:160:[INFO]: area: 48 level: 4
[2021-11-23 16:40:54,415]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:40:54,449]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.opt.aig
Mapping time: 0.006601 secs
	Report mapping result:
		klut_size()     :81
		klut.num_gates():59
		max delay       :4
		max area        :59
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :22
		LUT fanins:4	 numbers :20
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.ifpga.v
	Peak memory: 6418432 bytes

[2021-11-23 16:40:54,450]mapper_test.py:228:[INFO]: area: 59 level: 4
[2021-11-24 11:37:44,263]mapper_test.py:79:[INFO]: run case "s382_comb"
[2021-11-24 11:37:44,263]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 11:37:44,264]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 11:37:44,385]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     100.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      57.0.  Edge =      176.  Cut =      442.  T =     0.00 sec
P:  Del =    4.00.  Ar =      50.0.  Edge =      173.  Cut =      442.  T =     0.00 sec
P:  Del =    4.00.  Ar =      50.0.  Edge =      161.  Cut =      442.  T =     0.00 sec
E:  Del =    4.00.  Ar =      49.0.  Edge =      160.  Cut =      442.  T =     0.00 sec
F:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      368.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      368.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      360.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      360.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      349.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      349.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      4.00 %
Buffer       =        0      0.00 %
Inverter     =        2      4.00 %
And          =       16     32.00 %
Or           =        0      0.00 %
Other        =       30     60.00 %
TOTAL        =       50    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    2.    32.0 %
Level =    3.  COs =    7.    60.0 %
Level =    4.  COs =   10.   100.0 %
Peak memory: 34394112 bytes

[2021-11-24 11:37:44,386]mapper_test.py:160:[INFO]: area: 48 level: 4
[2021-11-24 11:37:44,387]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 11:37:44,411]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.opt.aig
Mapping time: 0.000162 secs
	Report mapping result:
		klut_size()     :81
		klut.num_gates():59
		max delay       :4
		max area        :57
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :22
		LUT fanins:4	 numbers :20
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.ifpga.v
	Peak memory: 5988352 bytes

[2021-11-24 11:37:44,411]mapper_test.py:228:[INFO]: area: 59 level: 4
[2021-11-24 12:00:59,089]mapper_test.py:79:[INFO]: run case "s382_comb"
[2021-11-24 12:00:59,089]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:00:59,089]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:00:59,201]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     100.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      57.0.  Edge =      176.  Cut =      442.  T =     0.00 sec
P:  Del =    4.00.  Ar =      50.0.  Edge =      173.  Cut =      442.  T =     0.00 sec
P:  Del =    4.00.  Ar =      50.0.  Edge =      161.  Cut =      442.  T =     0.00 sec
E:  Del =    4.00.  Ar =      49.0.  Edge =      160.  Cut =      442.  T =     0.00 sec
F:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      368.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      368.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      360.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      360.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      349.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      349.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      4.00 %
Buffer       =        0      0.00 %
Inverter     =        2      4.00 %
And          =       16     32.00 %
Or           =        0      0.00 %
Other        =       30     60.00 %
TOTAL        =       50    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    2.    32.0 %
Level =    3.  COs =    7.    60.0 %
Level =    4.  COs =   10.   100.0 %
Peak memory: 34197504 bytes

[2021-11-24 12:00:59,202]mapper_test.py:160:[INFO]: area: 48 level: 4
[2021-11-24 12:00:59,202]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:00:59,220]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.opt.aig
Mapping time: 0.000147 secs
	Report mapping result:
		klut_size()     :81
		klut.num_gates():59
		max delay       :4
		max area        :57
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :22
		LUT fanins:4	 numbers :20
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.ifpga.v
	Peak memory: 5894144 bytes

[2021-11-24 12:00:59,220]mapper_test.py:228:[INFO]: area: 59 level: 4
[2021-11-24 12:04:25,884]mapper_test.py:79:[INFO]: run case "s382_comb"
[2021-11-24 12:04:25,884]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:04:25,885]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:04:25,999]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     100.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      57.0.  Edge =      176.  Cut =      442.  T =     0.00 sec
P:  Del =    4.00.  Ar =      50.0.  Edge =      173.  Cut =      442.  T =     0.00 sec
P:  Del =    4.00.  Ar =      50.0.  Edge =      161.  Cut =      442.  T =     0.00 sec
E:  Del =    4.00.  Ar =      49.0.  Edge =      160.  Cut =      442.  T =     0.00 sec
F:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      368.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      368.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      360.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      360.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      349.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      349.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      4.00 %
Buffer       =        0      0.00 %
Inverter     =        2      4.00 %
And          =       16     32.00 %
Or           =        0      0.00 %
Other        =       30     60.00 %
TOTAL        =       50    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    2.    32.0 %
Level =    3.  COs =    7.    60.0 %
Level =    4.  COs =   10.   100.0 %
Peak memory: 34234368 bytes

[2021-11-24 12:04:26,000]mapper_test.py:160:[INFO]: area: 48 level: 4
[2021-11-24 12:04:26,001]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:04:26,021]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.opt.aig
Mapping time: 0.001695 secs
	Report mapping result:
		klut_size()     :81
		klut.num_gates():59
		max delay       :4
		max area        :57
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :22
		LUT fanins:4	 numbers :20
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.ifpga.v
	Peak memory: 5976064 bytes

[2021-11-24 12:04:26,022]mapper_test.py:228:[INFO]: area: 59 level: 4
[2021-11-24 12:10:18,185]mapper_test.py:79:[INFO]: run case "s382_comb"
[2021-11-24 12:10:18,185]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:10:18,185]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:10:18,301]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     100.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      57.0.  Edge =      176.  Cut =      442.  T =     0.00 sec
P:  Del =    4.00.  Ar =      50.0.  Edge =      173.  Cut =      442.  T =     0.00 sec
P:  Del =    4.00.  Ar =      50.0.  Edge =      161.  Cut =      442.  T =     0.00 sec
E:  Del =    4.00.  Ar =      49.0.  Edge =      160.  Cut =      442.  T =     0.00 sec
F:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      368.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      368.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      360.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      360.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      349.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      349.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      4.00 %
Buffer       =        0      0.00 %
Inverter     =        2      4.00 %
And          =       16     32.00 %
Or           =        0      0.00 %
Other        =       30     60.00 %
TOTAL        =       50    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    2.    32.0 %
Level =    3.  COs =    7.    60.0 %
Level =    4.  COs =   10.   100.0 %
Peak memory: 34189312 bytes

[2021-11-24 12:10:18,302]mapper_test.py:160:[INFO]: area: 48 level: 4
[2021-11-24 12:10:18,303]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:10:18,329]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.opt.aig
[i] total time =  0.00 secs
Mapping time: 0.00047 secs
	Report mapping result:
		klut_size()     :69
		klut.num_gates():47
		max delay       :5
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :10
		LUT fanins:3	 numbers :10
		LUT fanins:4	 numbers :25
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.ifpga.v
	Peak memory: 5681152 bytes

[2021-11-24 12:10:18,330]mapper_test.py:228:[INFO]: area: 47 level: 5
[2021-11-24 12:56:24,521]mapper_test.py:79:[INFO]: run case "s382_comb"
[2021-11-24 12:56:24,521]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:56:24,521]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:56:24,641]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     100.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      57.0.  Edge =      176.  Cut =      442.  T =     0.00 sec
P:  Del =    4.00.  Ar =      50.0.  Edge =      173.  Cut =      442.  T =     0.00 sec
P:  Del =    4.00.  Ar =      50.0.  Edge =      161.  Cut =      442.  T =     0.00 sec
E:  Del =    4.00.  Ar =      49.0.  Edge =      160.  Cut =      442.  T =     0.00 sec
F:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      368.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      368.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      360.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      360.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      349.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      349.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      4.00 %
Buffer       =        0      0.00 %
Inverter     =        2      4.00 %
And          =       16     32.00 %
Or           =        0      0.00 %
Other        =       30     60.00 %
TOTAL        =       50    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    2.    32.0 %
Level =    3.  COs =    7.    60.0 %
Level =    4.  COs =   10.   100.0 %
Peak memory: 34181120 bytes

[2021-11-24 12:56:24,643]mapper_test.py:160:[INFO]: area: 48 level: 4
[2021-11-24 12:56:24,643]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:56:24,671]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.opt.aig
Mapping time: 0.001712 secs
	Report mapping result:
		klut_size()     :81
		klut.num_gates():59
		max delay       :4
		max area        :57
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :22
		LUT fanins:4	 numbers :20
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.ifpga.v
	Peak memory: 5988352 bytes

[2021-11-24 12:56:24,671]mapper_test.py:228:[INFO]: area: 59 level: 4
[2021-11-24 13:00:51,715]mapper_test.py:79:[INFO]: run case "s382_comb"
[2021-11-24 13:00:51,716]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:00:51,716]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:00:51,834]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     100.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      57.0.  Edge =      176.  Cut =      442.  T =     0.00 sec
P:  Del =    4.00.  Ar =      50.0.  Edge =      173.  Cut =      442.  T =     0.00 sec
P:  Del =    4.00.  Ar =      50.0.  Edge =      161.  Cut =      442.  T =     0.00 sec
E:  Del =    4.00.  Ar =      49.0.  Edge =      160.  Cut =      442.  T =     0.00 sec
F:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      368.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      368.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      360.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      360.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      349.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      349.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      4.00 %
Buffer       =        0      0.00 %
Inverter     =        2      4.00 %
And          =       16     32.00 %
Or           =        0      0.00 %
Other        =       30     60.00 %
TOTAL        =       50    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    2.    32.0 %
Level =    3.  COs =    7.    60.0 %
Level =    4.  COs =   10.   100.0 %
Peak memory: 34426880 bytes

[2021-11-24 13:00:51,835]mapper_test.py:160:[INFO]: area: 48 level: 4
[2021-11-24 13:00:51,835]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:00:53,515]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.opt.aig
Mapping time: 0.001785 secs
Mapping time: 0.002049 secs
	Report mapping result:
		klut_size()     :81
		klut.num_gates():59
		max delay       :4
		max area        :57
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :22
		LUT fanins:4	 numbers :20
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.ifpga.v
	Peak memory: 11206656 bytes

[2021-11-24 13:00:53,516]mapper_test.py:228:[INFO]: area: 59 level: 4
[2021-11-24 13:24:30,510]mapper_test.py:79:[INFO]: run case "s382_comb"
[2021-11-24 13:24:30,510]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:24:30,510]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:24:30,681]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     100.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      57.0.  Edge =      176.  Cut =      442.  T =     0.00 sec
P:  Del =    4.00.  Ar =      50.0.  Edge =      173.  Cut =      442.  T =     0.00 sec
P:  Del =    4.00.  Ar =      50.0.  Edge =      161.  Cut =      442.  T =     0.00 sec
E:  Del =    4.00.  Ar =      49.0.  Edge =      160.  Cut =      442.  T =     0.00 sec
F:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      368.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      368.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      360.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      360.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      349.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      141.  Cut =      349.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      4.00 %
Buffer       =        0      0.00 %
Inverter     =        2      4.00 %
And          =       16     32.00 %
Or           =        0      0.00 %
Other        =       30     60.00 %
TOTAL        =       50    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    2.    32.0 %
Level =    3.  COs =    7.    60.0 %
Level =    4.  COs =   10.   100.0 %
Peak memory: 34275328 bytes

[2021-11-24 13:24:30,683]mapper_test.py:160:[INFO]: area: 48 level: 4
[2021-11-24 13:24:30,683]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:24:32,394]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.opt.aig
Mapping time: 0.000123 secs
Mapping time: 0.000151 secs
	Report mapping result:
		klut_size()     :81
		klut.num_gates():59
		max delay       :4
		max area        :57
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :22
		LUT fanins:4	 numbers :20
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.ifpga.v
	Peak memory: 11292672 bytes

[2021-11-24 13:24:32,395]mapper_test.py:228:[INFO]: area: 59 level: 4
