part=xczu9eg-ffvb1156-1-i

[hls]
flow_target=vitis
package.output.format=xo
package.output.syn=false
syn.top=correlateSAD_2D
csim.argv=input
syn.file=/home/tls/Dev/wonderland/VitisVisionDisparity/src_nostruct_vga/disparity.c
tb.file=/home/tls/Dev/wonderland/VitisVisionDisparity/src_nostruct_vga/disparity.c
