

================================================================
== Vivado HLS Report for 'fc_layer'
================================================================
* Date:           Sat Mar 13 00:34:21 2021

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        fc_proj
* Solution:       solution1
* Product family: virtexu
* Target device:  xcvu095-ffvc1517-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.00|      3.50|        0.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-------------+-----+-------------+---------+
    |      Latency      |      Interval     | Pipeline|
    | min |     max     | min |     max     |   Type  |
    +-----+-------------+-----+-------------+---------+
    |   49|  24663244825|   50|  24663244826|   none  |
    +-----+-------------+-----+-------------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------+-----+-------------+-----------------+-----------+-----------+-----------+----------+
        |                              |      Latency      |    Iteration    |  Initiation Interval  |    Trip   |          |
        |           Loop Name          | min |     max     |     Latency     |  achieved |   target  |   Count   | Pipelined|
        +------------------------------+-----+-------------+-----------------+-----------+-----------+-----------+----------+
        |- batch_loop                  |   44|  24663244820| 44 ~ 2466324482 |          -|          -|   1 ~ 10  |    no    |
        | + output_node_iterator_loop  |   42|   2466324480|   42 ~ 602130   |          -|          -|  1 ~ 4096 |    no    |
        |  ++ accumulate_weighted_sum  |   24|       602112|               24|          -|          -| 1 ~ 25088 |    no    |
        +------------------------------+-----+-------------+-----------------+-----------+-----------+-----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+---------+--------+
|       Name      | BRAM_18K| DSP48E|    FF   |   LUT  |
+-----------------+---------+-------+---------+--------+
|DSP              |        -|      -|        -|       -|
|Expression       |        -|      -|     2198|     923|
|FIFO             |        -|      -|        -|       -|
|Instance         |        2|      9|     1483|    1509|
|Memory           |        -|      -|        -|       -|
|Multiplexer      |        -|      -|        -|     398|
|Register         |        -|      -|     1487|       -|
+-----------------+---------+-------+---------+--------+
|Total            |        2|      9|     5168|    2830|
+-----------------+---------+-------+---------+--------+
|Available        |     3456|    768|  1075200|  537600|
+-----------------+---------+-------+---------+--------+
|Utilization (%)  |    ~0   |      1|    ~0   |   ~0   |
+-----------------+---------+-------+---------+--------+

+ Detail: 
    * Instance: 
    +---------------------------+-------------------------+---------+-------+-----+-----+
    |          Instance         |          Module         | BRAM_18K| DSP48E|  FF | LUT |
    +---------------------------+-------------------------+---------+-------+-----+-----+
    |fc_layer_CTRL_BUS_s_axi_U  |fc_layer_CTRL_BUS_s_axi  |        0|      0|  264|  424|
    |fc_layer_fadd_32nbkb_U1    |fc_layer_fadd_32nbkb     |        0|      2|  324|  239|
    |fc_layer_fcmp_32ndEe_U3    |fc_layer_fcmp_32ndEe     |        0|      0|   66|   72|
    |fc_layer_fmul_32ncud_U2    |fc_layer_fmul_32ncud     |        0|      3|  151|  145|
    |fc_layer_mem_m_axi_U       |fc_layer_mem_m_axi       |        2|      0|  512|  580|
    |fc_layer_mul_32s_eOg_U4    |fc_layer_mul_32s_eOg     |        0|      4|  166|   49|
    +---------------------------+-------------------------+---------+-------+-----+-----+
    |Total                      |                         |        2|      9| 1483| 1509|
    +---------------------------+-------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+-------+-----+----+------------+------------+
    |          Variable Name          | Operation| DSP48E|  FF | LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+-------+-----+----+------------+------------+
    |b_1_fu_340_p2                    |     +    |      0|   98|  37|          31|           1|
    |grp_fu_247_p2                    |     +    |      0|  197|  70|          64|          64|
    |i_1_fu_420_p2                    |     +    |      0|   98|  37|          31|           1|
    |next_mul2_fu_326_p2              |     +    |      0|  101|  38|          32|          32|
    |next_mul4_fu_321_p2              |     +    |      0|  101|  38|          32|          32|
    |next_mul_fu_359_p2               |     +    |      0|  101|  38|          32|          32|
    |o_1_fu_373_p2                    |     +    |      0|   98|  37|          31|           1|
    |tmp1_fu_383_p2                   |     +    |      0|  104|  39|          33|          33|
    |tmp2_fu_315_p2                   |     +    |      0|  197|  70|          64|          64|
    |tmp3_fu_439_p2                   |     +    |      0|  107|  40|          34|          34|
    |tmp4_fu_430_p2                   |     +    |      0|  104|  39|          33|          33|
    |tmp5_fu_459_p2                   |     +    |      0|  104|  39|          33|          33|
    |tmp_11_fu_354_p2                 |     +    |      0|  197|  70|          64|          64|
    |tmp_15_fu_392_p2                 |     +    |      0|  197|  70|          64|          64|
    |tmp_19_fu_448_p2                 |     +    |      0|  197|  70|          64|          64|
    |tmp_20_fu_468_p2                 |     +    |      0|  197|  70|          64|          64|
    |ap_predicate_op154_fcmp_state17  |    and   |      0|    0|   2|           1|           1|
    |tmp_26_fu_515_p2                 |    and   |      0|    0|   2|           1|           1|
    |notlhs_fu_497_p2                 |   icmp   |      0|    0|   4|           8|           2|
    |notrhs_fu_503_p2                 |   icmp   |      0|    0|  13|          23|           1|
    |tmp_12_fu_368_p2                 |   icmp   |      0|    0|  16|          32|          32|
    |tmp_17_fu_415_p2                 |   icmp   |      0|    0|  16|          32|          32|
    |tmp_4_fu_272_p2                  |   icmp   |      0|    0|  16|          32|           1|
    |tmp_7_fu_335_p2                  |   icmp   |      0|    0|  16|          32|          32|
    |ap_block_state47                 |    or    |      0|    0|   2|           1|           1|
    |tmp_24_fu_509_p2                 |    or    |      0|    0|   2|           1|           1|
    |tmp_27_fu_521_p3                 |  select  |      0|    0|  32|           1|          32|
    +---------------------------------+----------+-------+-----+----+------------+------------+
    |Total                            |          |      0| 2198| 923|         870|         752|
    +---------------------------------+----------+-------+-----+----+------------+------------+

    * Multiplexer: 
    +----------------------------+-----+-----------+-----+-----------+
    |            Name            | LUT | Input Size| Bits| Total Bits|
    +----------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                   |  233|         54|    1|         54|
    |ap_sig_ioackin_mem_ARREADY  |    9|          2|    1|          2|
    |ap_sig_ioackin_mem_AWREADY  |    9|          2|    1|          2|
    |ap_sig_ioackin_mem_WREADY   |    9|          2|    1|          2|
    |b_reg_153                   |    9|          2|   31|         62|
    |i_reg_221                   |    9|          2|   31|         62|
    |mem_ARADDR                  |   17|          4|   64|        256|
    |mem_WDATA                   |   13|          3|   32|         96|
    |mem_blk_n_AR                |    9|          2|    1|          2|
    |mem_blk_n_AW                |    9|          2|    1|          2|
    |mem_blk_n_B                 |    9|          2|    1|          2|
    |mem_blk_n_R                 |    9|          2|    1|          2|
    |mem_blk_n_W                 |    9|          2|    1|          2|
    |o_reg_186                   |    9|          2|   31|         62|
    |phi_mul1_reg_164            |    9|          2|   32|         64|
    |phi_mul3_reg_175            |    9|          2|   32|         64|
    |phi_mul_reg_198             |    9|          2|   32|         64|
    |tmp_16_reg_210              |    9|          2|   32|         64|
    +----------------------------+-----+-----------+-----+-----------+
    |Total                       |  398|         91|  326|        864|
    +----------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                   |  53|   0|   53|          0|
    |ap_reg_ioackin_mem_ARREADY  |   1|   0|    1|          0|
    |ap_reg_ioackin_mem_AWREADY  |   1|   0|    1|          0|
    |ap_reg_ioackin_mem_WREADY   |   1|   0|    1|          0|
    |b_1_reg_609                 |  31|   0|   31|          0|
    |b_reg_153                   |  31|   0|   31|          0|
    |batch_size_read_reg_545     |  32|   0|   32|          0|
    |i_1_reg_661                 |  31|   0|   31|          0|
    |i_reg_221                   |  31|   0|   31|          0|
    |input_element_reg_678       |  32|   0|   32|          0|
    |mem_addr_1_reg_666          |  64|   0|   64|          0|
    |mem_addr_2_reg_672          |  64|   0|   64|          0|
    |mem_addr_reg_637            |  64|   0|   64|          0|
    |next_mul2_reg_601           |  32|   0|   32|          0|
    |next_mul4_reg_596           |  32|   0|   32|          0|
    |next_mul_reg_624            |  32|   0|   32|          0|
    |num_inputs_read_reg_537     |  32|   0|   32|          0|
    |num_outputs_read_reg_529    |  32|   0|   32|          0|
    |num_weights_reg_564         |  32|   0|   32|          0|
    |o_1_reg_632                 |  31|   0|   31|          0|
    |o_reg_186                   |  31|   0|   31|          0|
    |output_element_reg_643      |  32|   0|   32|          0|
    |phi_mul1_reg_164            |  32|   0|   32|          0|
    |phi_mul3_reg_175            |  32|   0|   32|          0|
    |phi_mul_reg_198             |  32|   0|   32|          0|
    |reg_257                     |  64|   0|   64|          0|
    |tmp2_reg_591                |  64|   0|   64|          0|
    |tmp_11_reg_619              |  64|   0|   64|          0|
    |tmp_13_reg_648              |  31|   0|   64|         33|
    |tmp_16_reg_210              |  32|   0|   32|          0|
    |tmp_17_cast_reg_653         |  33|   0|   33|          0|
    |tmp_1_reg_570               |  62|   0|   64|          2|
    |tmp_21_reg_688              |  32|   0|   32|          0|
    |tmp_27_reg_698              |  32|   0|   32|          0|
    |tmp_2_cast_reg_576          |  33|   0|   33|          0|
    |tmp_3_cast_reg_581          |  33|   0|   33|          0|
    |tmp_4_reg_555               |   1|   0|    1|          0|
    |tmp_5_reg_550               |  30|   0|   30|          0|
    |tmp_6_reg_586               |  62|   0|   64|          2|
    |tmp_9_cast_reg_614          |  34|   0|   34|          0|
    |tmp_9_reg_559               |  30|   0|   30|          0|
    |weight_element_reg_683      |  32|   0|   32|          0|
    +----------------------------+----+----+-----+-----------+
    |Total                       |1487|   0| 1524|         37|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------------+-----+-----+------------+--------------+--------------+
|s_axi_CTRL_BUS_AWVALID  |  in |    1|    s_axi   |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_AWREADY  | out |    1|    s_axi   |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_AWADDR   |  in |    6|    s_axi   |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_WVALID   |  in |    1|    s_axi   |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_WREADY   | out |    1|    s_axi   |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_WDATA    |  in |   32|    s_axi   |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_WSTRB    |  in |    4|    s_axi   |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_ARVALID  |  in |    1|    s_axi   |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_ARREADY  | out |    1|    s_axi   |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_ARADDR   |  in |    6|    s_axi   |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_RVALID   | out |    1|    s_axi   |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_RREADY   |  in |    1|    s_axi   |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_RDATA    | out |   32|    s_axi   |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_RRESP    | out |    2|    s_axi   |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_BVALID   | out |    1|    s_axi   |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_BREADY   |  in |    1|    s_axi   |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_BRESP    | out |    2|    s_axi   |   CTRL_BUS   |    scalar    |
|ap_clk                  |  in |    1| ap_ctrl_hs |   fc_layer   | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs |   fc_layer   | return value |
|interrupt               | out |    1| ap_ctrl_hs |   fc_layer   | return value |
|m_axi_mem_AWVALID       | out |    1|    m_axi   |      mem     |    pointer   |
|m_axi_mem_AWREADY       |  in |    1|    m_axi   |      mem     |    pointer   |
|m_axi_mem_AWADDR        | out |   64|    m_axi   |      mem     |    pointer   |
|m_axi_mem_AWID          | out |    1|    m_axi   |      mem     |    pointer   |
|m_axi_mem_AWLEN         | out |    8|    m_axi   |      mem     |    pointer   |
|m_axi_mem_AWSIZE        | out |    3|    m_axi   |      mem     |    pointer   |
|m_axi_mem_AWBURST       | out |    2|    m_axi   |      mem     |    pointer   |
|m_axi_mem_AWLOCK        | out |    2|    m_axi   |      mem     |    pointer   |
|m_axi_mem_AWCACHE       | out |    4|    m_axi   |      mem     |    pointer   |
|m_axi_mem_AWPROT        | out |    3|    m_axi   |      mem     |    pointer   |
|m_axi_mem_AWQOS         | out |    4|    m_axi   |      mem     |    pointer   |
|m_axi_mem_AWREGION      | out |    4|    m_axi   |      mem     |    pointer   |
|m_axi_mem_AWUSER        | out |    1|    m_axi   |      mem     |    pointer   |
|m_axi_mem_WVALID        | out |    1|    m_axi   |      mem     |    pointer   |
|m_axi_mem_WREADY        |  in |    1|    m_axi   |      mem     |    pointer   |
|m_axi_mem_WDATA         | out |   32|    m_axi   |      mem     |    pointer   |
|m_axi_mem_WSTRB         | out |    4|    m_axi   |      mem     |    pointer   |
|m_axi_mem_WLAST         | out |    1|    m_axi   |      mem     |    pointer   |
|m_axi_mem_WID           | out |    1|    m_axi   |      mem     |    pointer   |
|m_axi_mem_WUSER         | out |    1|    m_axi   |      mem     |    pointer   |
|m_axi_mem_ARVALID       | out |    1|    m_axi   |      mem     |    pointer   |
|m_axi_mem_ARREADY       |  in |    1|    m_axi   |      mem     |    pointer   |
|m_axi_mem_ARADDR        | out |   64|    m_axi   |      mem     |    pointer   |
|m_axi_mem_ARID          | out |    1|    m_axi   |      mem     |    pointer   |
|m_axi_mem_ARLEN         | out |    8|    m_axi   |      mem     |    pointer   |
|m_axi_mem_ARSIZE        | out |    3|    m_axi   |      mem     |    pointer   |
|m_axi_mem_ARBURST       | out |    2|    m_axi   |      mem     |    pointer   |
|m_axi_mem_ARLOCK        | out |    2|    m_axi   |      mem     |    pointer   |
|m_axi_mem_ARCACHE       | out |    4|    m_axi   |      mem     |    pointer   |
|m_axi_mem_ARPROT        | out |    3|    m_axi   |      mem     |    pointer   |
|m_axi_mem_ARQOS         | out |    4|    m_axi   |      mem     |    pointer   |
|m_axi_mem_ARREGION      | out |    4|    m_axi   |      mem     |    pointer   |
|m_axi_mem_ARUSER        | out |    1|    m_axi   |      mem     |    pointer   |
|m_axi_mem_RVALID        |  in |    1|    m_axi   |      mem     |    pointer   |
|m_axi_mem_RREADY        | out |    1|    m_axi   |      mem     |    pointer   |
|m_axi_mem_RDATA         |  in |   32|    m_axi   |      mem     |    pointer   |
|m_axi_mem_RLAST         |  in |    1|    m_axi   |      mem     |    pointer   |
|m_axi_mem_RID           |  in |    1|    m_axi   |      mem     |    pointer   |
|m_axi_mem_RUSER         |  in |    1|    m_axi   |      mem     |    pointer   |
|m_axi_mem_RRESP         |  in |    2|    m_axi   |      mem     |    pointer   |
|m_axi_mem_BVALID        |  in |    1|    m_axi   |      mem     |    pointer   |
|m_axi_mem_BREADY        | out |    1|    m_axi   |      mem     |    pointer   |
|m_axi_mem_BRESP         |  in |    2|    m_axi   |      mem     |    pointer   |
|m_axi_mem_BID           |  in |    1|    m_axi   |      mem     |    pointer   |
|m_axi_mem_BUSER         |  in |    1|    m_axi   |      mem     |    pointer   |
+------------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 53
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / (tmp_7)
7 --> 
	8  / (tmp_12)
	6  / (!tmp_12)
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / (tmp_17)
	41  / (!tmp_17 & !tmp_4)
	48  / (!tmp_17 & tmp_4)
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	17  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	7  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	52  / true
52 --> 
	53  / true
53 --> 
	47  / true
* FSM state operations: 

 <State 1>: 1.90ns
ST_1: enable_relu_read (16)  [1/1] 1.00ns
:8  %enable_relu_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %enable_relu) nounwind

ST_1: num_outputs_read (17)  [1/1] 1.00ns
:9  %num_outputs_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %num_outputs) nounwind

ST_1: num_inputs_read (18)  [1/1] 1.00ns
:10  %num_inputs_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %num_inputs) nounwind

ST_1: batch_size_read (19)  [1/1] 1.00ns
:11  %batch_size_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %batch_size) nounwind

ST_1: output_offset_read (20)  [1/1] 1.00ns
:12  %output_offset_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %output_offset) nounwind

ST_1: input_offset_read (21)  [1/1] 1.00ns
:13  %input_offset_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %input_offset) nounwind

ST_1: tmp_5 (31)  [1/1] 0.00ns  loc: ../fc_test/fc_layer.cpp:35
:23  %tmp_5 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %input_offset_read, i32 2, i32 31)

ST_1: tmp_4 (37)  [1/1] 0.90ns  loc: ../fc_test/fc_layer.cpp:48
:29  %tmp_4 = icmp eq i32 %enable_relu_read, 0

ST_1: tmp_9 (38)  [1/1] 0.00ns  loc: ../fc_test/fc_layer.cpp:51
:30  %tmp_9 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %output_offset_read, i32 2, i32 31)


 <State 2>: 3.33ns
ST_2: num_weights (30)  [3/3] 3.33ns  loc: ../fc_test/fc_layer.cpp:23
:22  %num_weights = mul nsw i32 %num_inputs_read, %num_outputs_read


 <State 3>: 3.33ns
ST_3: num_weights (30)  [2/3] 3.33ns  loc: ../fc_test/fc_layer.cpp:23
:22  %num_weights = mul nsw i32 %num_inputs_read, %num_outputs_read


 <State 4>: 3.33ns
ST_4: num_weights (30)  [1/3] 3.33ns  loc: ../fc_test/fc_layer.cpp:23
:22  %num_weights = mul nsw i32 %num_inputs_read, %num_outputs_read


 <State 5>: 1.13ns
ST_5: StgValue_66 (8)  [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(float* %mem) nounwind, !map !13

ST_5: StgValue_67 (9)  [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i32 %input_offset) nounwind, !map !19

ST_5: StgValue_68 (10)  [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i32 %output_offset) nounwind, !map !25

ST_5: StgValue_69 (11)  [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i32 %batch_size) nounwind, !map !29

ST_5: StgValue_70 (12)  [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap(i32 %num_inputs) nounwind, !map !33

ST_5: StgValue_71 (13)  [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecBitsMap(i32 %num_outputs) nounwind, !map !37

ST_5: StgValue_72 (14)  [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecBitsMap(i32 %enable_relu) nounwind, !map !41

ST_5: StgValue_73 (15)  [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @fc_layer_str) nounwind

ST_5: StgValue_74 (22)  [1/1] 0.00ns  loc: ../fc_test/fc_layer.cpp:14
:14  call void (...)* @_ssdm_op_SpecInterface(float* %mem, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i64 2147483648, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_5: StgValue_75 (23)  [1/1] 0.00ns  loc: ../fc_test/fc_layer.cpp:15
:15  call void (...)* @_ssdm_op_SpecInterface(i32 %input_offset, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_5: StgValue_76 (24)  [1/1] 0.00ns  loc: ../fc_test/fc_layer.cpp:16
:16  call void (...)* @_ssdm_op_SpecInterface(i32 %output_offset, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_5: StgValue_77 (25)  [1/1] 0.00ns  loc: ../fc_test/fc_layer.cpp:17
:17  call void (...)* @_ssdm_op_SpecInterface(i32 %batch_size, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_5: StgValue_78 (26)  [1/1] 0.00ns  loc: ../fc_test/fc_layer.cpp:18
:18  call void (...)* @_ssdm_op_SpecInterface(i32 %num_inputs, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_5: StgValue_79 (27)  [1/1] 0.00ns  loc: ../fc_test/fc_layer.cpp:19
:19  call void (...)* @_ssdm_op_SpecInterface(i32 %num_outputs, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_5: StgValue_80 (28)  [1/1] 0.00ns  loc: ../fc_test/fc_layer.cpp:20
:20  call void (...)* @_ssdm_op_SpecInterface(i32 %enable_relu, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_5: StgValue_81 (29)  [1/1] 0.00ns  loc: ../fc_test/fc_layer.cpp:21
:21  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_5: tmp_3 (32)  [1/1] 0.00ns  loc: ../fc_test/fc_layer.cpp:35
:24  %tmp_3 = sext i30 %tmp_5 to i62

ST_5: tmp_1 (33)  [1/1] 0.00ns  loc: ../fc_test/fc_layer.cpp:35
:25  %tmp_1 = zext i62 %tmp_3 to i64

ST_5: tmp_2 (34)  [1/1] 0.00ns  loc: ../fc_test/fc_layer.cpp:35
:26  %tmp_2 = sext i32 %num_weights to i64

ST_5: tmp_2_cast (35)  [1/1] 0.00ns  loc: ../fc_test/fc_layer.cpp:42
:27  %tmp_2_cast = sext i32 %num_weights to i33

ST_5: tmp_3_cast (36)  [1/1] 0.00ns  loc: ../fc_test/fc_layer.cpp:48
:28  %tmp_3_cast = sext i32 %num_outputs_read to i33

ST_5: tmp_s (39)  [1/1] 0.00ns  loc: ../fc_test/fc_layer.cpp:51
:31  %tmp_s = sext i30 %tmp_9 to i62

ST_5: tmp_6 (40)  [1/1] 0.00ns  loc: ../fc_test/fc_layer.cpp:51
:32  %tmp_6 = zext i62 %tmp_s to i64

ST_5: tmp2 (41)  [1/1] 1.13ns  loc: ../fc_test/fc_layer.cpp:42
:33  %tmp2 = add i64 %tmp_1, %tmp_2

ST_5: StgValue_90 (42)  [1/1] 0.55ns  loc: ../fc_test/fc_layer.cpp:27
:34  br label %1


 <State 6>: 1.13ns
ST_6: b (44)  [1/1] 0.00ns
:0  %b = phi i31 [ 0, %0 ], [ %b_1, %11 ]

ST_6: phi_mul1 (45)  [1/1] 0.00ns
:1  %phi_mul1 = phi i32 [ 0, %0 ], [ %next_mul2, %11 ]

ST_6: phi_mul3 (46)  [1/1] 0.00ns
:2  %phi_mul3 = phi i32 [ 0, %0 ], [ %next_mul4, %11 ]

ST_6: next_mul4 (47)  [1/1] 1.01ns
:3  %next_mul4 = add i32 %phi_mul3, %num_outputs_read

ST_6: next_mul2 (48)  [1/1] 1.01ns
:4  %next_mul2 = add i32 %phi_mul1, %num_inputs_read

ST_6: b_cast (49)  [1/1] 0.00ns  loc: ../fc_test/fc_layer.cpp:27
:5  %b_cast = zext i31 %b to i32

ST_6: tmp_7 (50)  [1/1] 0.90ns  loc: ../fc_test/fc_layer.cpp:27
:6  %tmp_7 = icmp slt i32 %b_cast, %batch_size_read

ST_6: b_1 (51)  [1/1] 1.01ns  loc: ../fc_test/fc_layer.cpp:27
:7  %b_1 = add i31 %b, 1

ST_6: StgValue_99 (52)  [1/1] 0.00ns  loc: ../fc_test/fc_layer.cpp:27
:8  br i1 %tmp_7, label %2, label %12

ST_6: StgValue_100 (54)  [1/1] 0.00ns  loc: ../fc_test/fc_layer.cpp:27
:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind

ST_6: tmp_8 (55)  [1/1] 0.00ns  loc: ../fc_test/fc_layer.cpp:27
:1  %tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind

ST_6: StgValue_102 (56)  [1/1] 0.00ns  loc: ../fc_test/fc_layer.cpp:28
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 1, i32 10, i32 5, [1 x i8]* @p_str1) nounwind

ST_6: tmp_9_cast (57)  [1/1] 0.00ns  loc: ../fc_test/fc_layer.cpp:51
:3  %tmp_9_cast = sext i32 %phi_mul1 to i34

ST_6: tmp_10 (58)  [1/1] 0.00ns  loc: ../fc_test/fc_layer.cpp:51
:4  %tmp_10 = sext i32 %phi_mul3 to i64

ST_6: tmp_11 (59)  [1/1] 1.13ns  loc: ../fc_test/fc_layer.cpp:51
:5  %tmp_11 = add i64 %tmp_6, %tmp_10

ST_6: StgValue_106 (60)  [1/1] 0.55ns  loc: ../fc_test/fc_layer.cpp:31
:6  br label %3

ST_6: StgValue_107 (145)  [1/1] 0.00ns  loc: ../fc_test/fc_layer.cpp:54
:0  ret void


 <State 7>: 2.15ns
ST_7: o (62)  [1/1] 0.00ns
:0  %o = phi i31 [ 0, %2 ], [ %o_1, %10 ]

ST_7: phi_mul (63)  [1/1] 0.00ns
:1  %phi_mul = phi i32 [ 0, %2 ], [ %next_mul, %10 ]

ST_7: next_mul (64)  [1/1] 1.01ns
:2  %next_mul = add i32 %phi_mul, %num_inputs_read

ST_7: o_cast (65)  [1/1] 0.00ns  loc: ../fc_test/fc_layer.cpp:31
:3  %o_cast = zext i31 %o to i32

ST_7: tmp_12 (66)  [1/1] 0.90ns  loc: ../fc_test/fc_layer.cpp:31
:4  %tmp_12 = icmp slt i32 %o_cast, %num_outputs_read

ST_7: o_1 (67)  [1/1] 1.01ns  loc: ../fc_test/fc_layer.cpp:31
:5  %o_1 = add i31 %o, 1

ST_7: StgValue_114 (68)  [1/1] 0.00ns  loc: ../fc_test/fc_layer.cpp:31
:6  br i1 %tmp_12, label %4, label %11

ST_7: tmp_13_cast (74)  [1/1] 0.00ns  loc: ../fc_test/fc_layer.cpp:35
:4  %tmp_13_cast = zext i31 %o to i33

ST_7: tmp1 (75)  [1/1] 1.01ns  loc: ../fc_test/fc_layer.cpp:35
:5  %tmp1 = add i33 %tmp_2_cast, %tmp_13_cast

ST_7: tmp1_cast (76)  [1/1] 0.00ns  loc: ../fc_test/fc_layer.cpp:35
:6  %tmp1_cast = sext i33 %tmp1 to i64

ST_7: tmp_15 (77)  [1/1] 1.13ns  loc: ../fc_test/fc_layer.cpp:35
:7  %tmp_15 = add i64 %tmp1_cast, %tmp_1

ST_7: mem_addr (78)  [1/1] 0.00ns  loc: ../fc_test/fc_layer.cpp:35
:8  %mem_addr = getelementptr inbounds float* %mem, i64 %tmp_15

ST_7: empty_5 (142)  [1/1] 0.00ns  loc: ../fc_test/fc_layer.cpp:53
:0  %empty_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_8) nounwind

ST_7: StgValue_121 (143)  [1/1] 0.00ns  loc: ../fc_test/fc_layer.cpp:27
:1  br label %1


 <State 8>: 3.50ns
ST_8: output_element_req (79)  [7/7] 3.50ns  loc: ../fc_test/fc_layer.cpp:35
:9  %output_element_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %mem_addr, i32 1) nounwind


 <State 9>: 3.50ns
ST_9: output_element_req (79)  [6/7] 3.50ns  loc: ../fc_test/fc_layer.cpp:35
:9  %output_element_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %mem_addr, i32 1) nounwind


 <State 10>: 3.50ns
ST_10: output_element_req (79)  [5/7] 3.50ns  loc: ../fc_test/fc_layer.cpp:35
:9  %output_element_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %mem_addr, i32 1) nounwind


 <State 11>: 3.50ns
ST_11: output_element_req (79)  [4/7] 3.50ns  loc: ../fc_test/fc_layer.cpp:35
:9  %output_element_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %mem_addr, i32 1) nounwind


 <State 12>: 3.50ns
ST_12: output_element_req (79)  [3/7] 3.50ns  loc: ../fc_test/fc_layer.cpp:35
:9  %output_element_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %mem_addr, i32 1) nounwind


 <State 13>: 3.50ns
ST_13: output_element_req (79)  [2/7] 3.50ns  loc: ../fc_test/fc_layer.cpp:35
:9  %output_element_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %mem_addr, i32 1) nounwind


 <State 14>: 3.50ns
ST_14: output_element_req (79)  [1/7] 3.50ns  loc: ../fc_test/fc_layer.cpp:35
:9  %output_element_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %mem_addr, i32 1) nounwind


 <State 15>: 3.50ns
ST_15: output_element (80)  [1/1] 3.50ns  loc: ../fc_test/fc_layer.cpp:35
:10  %output_element = call float @_ssdm_op_Read.m_axi.floatP(float* %mem_addr) nounwind


 <State 16>: 0.55ns
ST_16: StgValue_130 (70)  [1/1] 0.00ns  loc: ../fc_test/fc_layer.cpp:31
:0  call void (...)* @_ssdm_op_SpecLoopName([26 x i8]* @p_str5) nounwind

ST_16: tmp_14 (71)  [1/1] 0.00ns  loc: ../fc_test/fc_layer.cpp:31
:1  %tmp_14 = call i32 (...)* @_ssdm_op_SpecRegionBegin([26 x i8]* @p_str5) nounwind

ST_16: StgValue_132 (72)  [1/1] 0.00ns  loc: ../fc_test/fc_layer.cpp:32
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 1, i32 4096, i32 2048, [1 x i8]* @p_str1) nounwind

ST_16: tmp_13 (73)  [1/1] 0.00ns  loc: ../fc_test/fc_layer.cpp:35
:3  %tmp_13 = zext i31 %o to i64

ST_16: tmp_17_cast (81)  [1/1] 0.00ns  loc: ../fc_test/fc_layer.cpp:39
:11  %tmp_17_cast = sext i32 %phi_mul to i33

ST_16: StgValue_135 (82)  [1/1] 0.55ns  loc: ../fc_test/fc_layer.cpp:39
:12  br label %5


 <State 17>: 3.17ns
ST_17: tmp_16 (84)  [1/1] 0.00ns
:0  %tmp_16 = phi float [ %output_element, %4 ], [ %output_element_1, %6 ]

ST_17: i (85)  [1/1] 0.00ns
:1  %i = phi i31 [ 0, %4 ], [ %i_1, %6 ]

ST_17: i_cast (86)  [1/1] 0.00ns  loc: ../fc_test/fc_layer.cpp:39
:2  %i_cast = zext i31 %i to i32

ST_17: tmp_17 (87)  [1/1] 0.90ns  loc: ../fc_test/fc_layer.cpp:39
:3  %tmp_17 = icmp slt i32 %i_cast, %num_inputs_read

ST_17: i_1 (88)  [1/1] 1.01ns  loc: ../fc_test/fc_layer.cpp:39
:4  %i_1 = add i31 %i, 1

ST_17: StgValue_141 (89)  [1/1] 0.00ns  loc: ../fc_test/fc_layer.cpp:39
:5  br i1 %tmp_17, label %6, label %7

ST_17: tmp_20_cast (94)  [1/1] 0.00ns  loc: ../fc_test/fc_layer.cpp:42
:3  %tmp_20_cast = zext i31 %i to i33

ST_17: tmp4 (95)  [1/1] 1.01ns  loc: ../fc_test/fc_layer.cpp:42
:4  %tmp4 = add i33 %tmp_3_cast, %tmp_20_cast

ST_17: tmp4_cast (96)  [1/1] 0.00ns  loc: ../fc_test/fc_layer.cpp:42
:5  %tmp4_cast = sext i33 %tmp4 to i34

ST_17: tmp3 (97)  [1/1] 1.02ns  loc: ../fc_test/fc_layer.cpp:42
:6  %tmp3 = add i34 %tmp4_cast, %tmp_9_cast

ST_17: tmp3_cast (98)  [1/1] 0.00ns  loc: ../fc_test/fc_layer.cpp:42
:7  %tmp3_cast = sext i34 %tmp3 to i64

ST_17: tmp_19 (99)  [1/1] 1.14ns  loc: ../fc_test/fc_layer.cpp:42
:8  %tmp_19 = add i64 %tmp3_cast, %tmp2

ST_17: mem_addr_1 (100)  [1/1] 0.00ns  loc: ../fc_test/fc_layer.cpp:42
:9  %mem_addr_1 = getelementptr inbounds float* %mem, i64 %tmp_19

ST_17: tmp5 (103)  [1/1] 1.01ns  loc: ../fc_test/fc_layer.cpp:43
:12  %tmp5 = add i33 %tmp_17_cast, %tmp_20_cast

ST_17: tmp5_cast (104)  [1/1] 0.00ns  loc: ../fc_test/fc_layer.cpp:43
:13  %tmp5_cast = sext i33 %tmp5 to i64

ST_17: tmp_20 (105)  [1/1] 1.13ns  loc: ../fc_test/fc_layer.cpp:43
:14  %tmp_20 = add i64 %tmp5_cast, %tmp_1

ST_17: mem_addr_2 (106)  [1/1] 0.00ns  loc: ../fc_test/fc_layer.cpp:43
:15  %mem_addr_2 = getelementptr inbounds float* %mem, i64 %tmp_20

ST_17: StgValue_153 (114)  [1/1] 0.00ns  loc: ../fc_test/fc_layer.cpp:48
:0  br i1 %tmp_4, label %9, label %8

ST_17: tmp_25 (122)  [2/2] 2.82ns  loc: /opt/mnt/Xilinx/Vivado_HLS/2017.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_algobase.h:215->../fc_test/fc_layer.cpp:49
:6  %tmp_25 = fcmp ogt float %tmp_16, 0.000000e+00

ST_17: tmp_28 (125)  [1/1] 1.14ns  loc: ../fc_test/fc_layer.cpp:49
:9  %tmp_28 = add i64 %tmp_11, %tmp_13

ST_17: mem_addr_4 (126)  [1/1] 0.00ns  loc: ../fc_test/fc_layer.cpp:49
:10  %mem_addr_4 = getelementptr inbounds float* %mem, i64 %tmp_28

ST_17: tmp_22 (132)  [1/1] 1.14ns  loc: ../fc_test/fc_layer.cpp:51
:0  %tmp_22 = add i64 %tmp_11, %tmp_13

ST_17: mem_addr_3 (133)  [1/1] 0.00ns  loc: ../fc_test/fc_layer.cpp:51
:1  %mem_addr_3 = getelementptr inbounds float* %mem, i64 %tmp_22


 <State 18>: 3.50ns
ST_18: input_element_req (101)  [7/7] 3.50ns  loc: ../fc_test/fc_layer.cpp:42
:10  %input_element_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %mem_addr_1, i32 1) nounwind


 <State 19>: 3.50ns
ST_19: input_element_req (101)  [6/7] 3.50ns  loc: ../fc_test/fc_layer.cpp:42
:10  %input_element_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %mem_addr_1, i32 1) nounwind

ST_19: weight_element_req (107)  [7/7] 3.50ns  loc: ../fc_test/fc_layer.cpp:43
:16  %weight_element_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %mem_addr_2, i32 1) nounwind


 <State 20>: 3.50ns
ST_20: input_element_req (101)  [5/7] 3.50ns  loc: ../fc_test/fc_layer.cpp:42
:10  %input_element_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %mem_addr_1, i32 1) nounwind

ST_20: weight_element_req (107)  [6/7] 3.50ns  loc: ../fc_test/fc_layer.cpp:43
:16  %weight_element_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %mem_addr_2, i32 1) nounwind


 <State 21>: 3.50ns
ST_21: input_element_req (101)  [4/7] 3.50ns  loc: ../fc_test/fc_layer.cpp:42
:10  %input_element_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %mem_addr_1, i32 1) nounwind

ST_21: weight_element_req (107)  [5/7] 3.50ns  loc: ../fc_test/fc_layer.cpp:43
:16  %weight_element_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %mem_addr_2, i32 1) nounwind


 <State 22>: 3.50ns
ST_22: input_element_req (101)  [3/7] 3.50ns  loc: ../fc_test/fc_layer.cpp:42
:10  %input_element_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %mem_addr_1, i32 1) nounwind

ST_22: weight_element_req (107)  [4/7] 3.50ns  loc: ../fc_test/fc_layer.cpp:43
:16  %weight_element_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %mem_addr_2, i32 1) nounwind


 <State 23>: 3.50ns
ST_23: input_element_req (101)  [2/7] 3.50ns  loc: ../fc_test/fc_layer.cpp:42
:10  %input_element_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %mem_addr_1, i32 1) nounwind

ST_23: weight_element_req (107)  [3/7] 3.50ns  loc: ../fc_test/fc_layer.cpp:43
:16  %weight_element_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %mem_addr_2, i32 1) nounwind


 <State 24>: 3.50ns
ST_24: input_element_req (101)  [1/7] 3.50ns  loc: ../fc_test/fc_layer.cpp:42
:10  %input_element_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %mem_addr_1, i32 1) nounwind

ST_24: weight_element_req (107)  [2/7] 3.50ns  loc: ../fc_test/fc_layer.cpp:43
:16  %weight_element_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %mem_addr_2, i32 1) nounwind


 <State 25>: 3.50ns
ST_25: input_element (102)  [1/1] 3.50ns  loc: ../fc_test/fc_layer.cpp:42
:11  %input_element = call float @_ssdm_op_Read.m_axi.floatP(float* %mem_addr_1) nounwind

ST_25: weight_element_req (107)  [1/7] 3.50ns  loc: ../fc_test/fc_layer.cpp:43
:16  %weight_element_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %mem_addr_2, i32 1) nounwind


 <State 26>: 3.50ns
ST_26: weight_element (108)  [1/1] 3.50ns  loc: ../fc_test/fc_layer.cpp:43
:17  %weight_element = call float @_ssdm_op_Read.m_axi.floatP(float* %mem_addr_2) nounwind


 <State 27>: 3.08ns
ST_27: tmp_21 (109)  [5/5] 3.08ns  loc: ../fc_test/fc_layer.cpp:44
:18  %tmp_21 = fmul float %input_element, %weight_element


 <State 28>: 3.08ns
ST_28: tmp_21 (109)  [4/5] 3.08ns  loc: ../fc_test/fc_layer.cpp:44
:18  %tmp_21 = fmul float %input_element, %weight_element


 <State 29>: 3.08ns
ST_29: tmp_21 (109)  [3/5] 3.08ns  loc: ../fc_test/fc_layer.cpp:44
:18  %tmp_21 = fmul float %input_element, %weight_element


 <State 30>: 3.08ns
ST_30: tmp_21 (109)  [2/5] 3.08ns  loc: ../fc_test/fc_layer.cpp:44
:18  %tmp_21 = fmul float %input_element, %weight_element


 <State 31>: 3.08ns
ST_31: tmp_21 (109)  [1/5] 3.08ns  loc: ../fc_test/fc_layer.cpp:44
:18  %tmp_21 = fmul float %input_element, %weight_element


 <State 32>: 2.66ns
ST_32: output_element_1 (110)  [9/9] 2.66ns  loc: ../fc_test/fc_layer.cpp:44
:19  %output_element_1 = fadd float %tmp_16, %tmp_21


 <State 33>: 2.66ns
ST_33: output_element_1 (110)  [8/9] 2.66ns  loc: ../fc_test/fc_layer.cpp:44
:19  %output_element_1 = fadd float %tmp_16, %tmp_21


 <State 34>: 2.66ns
ST_34: output_element_1 (110)  [7/9] 2.66ns  loc: ../fc_test/fc_layer.cpp:44
:19  %output_element_1 = fadd float %tmp_16, %tmp_21


 <State 35>: 2.66ns
ST_35: output_element_1 (110)  [6/9] 2.66ns  loc: ../fc_test/fc_layer.cpp:44
:19  %output_element_1 = fadd float %tmp_16, %tmp_21


 <State 36>: 2.66ns
ST_36: output_element_1 (110)  [5/9] 2.66ns  loc: ../fc_test/fc_layer.cpp:44
:19  %output_element_1 = fadd float %tmp_16, %tmp_21


 <State 37>: 2.66ns
ST_37: output_element_1 (110)  [4/9] 2.66ns  loc: ../fc_test/fc_layer.cpp:44
:19  %output_element_1 = fadd float %tmp_16, %tmp_21


 <State 38>: 2.66ns
ST_38: output_element_1 (110)  [3/9] 2.66ns  loc: ../fc_test/fc_layer.cpp:44
:19  %output_element_1 = fadd float %tmp_16, %tmp_21


 <State 39>: 2.66ns
ST_39: output_element_1 (110)  [2/9] 2.66ns  loc: ../fc_test/fc_layer.cpp:44
:19  %output_element_1 = fadd float %tmp_16, %tmp_21


 <State 40>: 2.66ns
ST_40: StgValue_188 (91)  [1/1] 0.00ns  loc: ../fc_test/fc_layer.cpp:39
:0  call void (...)* @_ssdm_op_SpecLoopName([24 x i8]* @p_str6) nounwind

ST_40: tmp_18 (92)  [1/1] 0.00ns  loc: ../fc_test/fc_layer.cpp:39
:1  %tmp_18 = call i32 (...)* @_ssdm_op_SpecRegionBegin([24 x i8]* @p_str6) nounwind

ST_40: StgValue_190 (93)  [1/1] 0.00ns  loc: ../fc_test/fc_layer.cpp:41
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 1, i32 25088, i32 12544, [1 x i8]* @p_str1) nounwind

ST_40: output_element_1 (110)  [1/9] 2.66ns  loc: ../fc_test/fc_layer.cpp:44
:19  %output_element_1 = fadd float %tmp_16, %tmp_21

ST_40: empty (111)  [1/1] 0.00ns  loc: ../fc_test/fc_layer.cpp:45
:20  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([24 x i8]* @p_str6, i32 %tmp_18) nounwind

ST_40: StgValue_193 (112)  [1/1] 0.00ns  loc: ../fc_test/fc_layer.cpp:39
:21  br label %5


 <State 41>: 3.50ns
ST_41: tmp_18_to_int (116)  [1/1] 0.00ns  loc: ../fc_test/fc_layer.cpp:35
:0  %tmp_18_to_int = bitcast float %tmp_16 to i32

ST_41: tmp_23 (117)  [1/1] 0.00ns  loc: ../fc_test/fc_layer.cpp:35
:1  %tmp_23 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp_18_to_int, i32 23, i32 30)

ST_41: tmp (118)  [1/1] 0.00ns  loc: ../fc_test/fc_layer.cpp:35
:2  %tmp = trunc i32 %tmp_18_to_int to i23

ST_41: notlhs (119)  [1/1] 0.69ns  loc: ../fc_test/fc_layer.cpp:35
:3  %notlhs = icmp ne i8 %tmp_23, -1

ST_41: notrhs (120)  [1/1] 0.93ns  loc: ../fc_test/fc_layer.cpp:35
:4  %notrhs = icmp eq i23 %tmp, 0

ST_41: tmp_24 (121)  [1/1] 0.00ns  loc: ../fc_test/fc_layer.cpp:35 (grouped into LUT with out node tmp_27)
:5  %tmp_24 = or i1 %notrhs, %notlhs

ST_41: tmp_25 (122)  [1/2] 2.82ns  loc: /opt/mnt/Xilinx/Vivado_HLS/2017.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_algobase.h:215->../fc_test/fc_layer.cpp:49
:6  %tmp_25 = fcmp ogt float %tmp_16, 0.000000e+00

ST_41: tmp_26 (123)  [1/1] 0.00ns  loc: /opt/mnt/Xilinx/Vivado_HLS/2017.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_algobase.h:215->../fc_test/fc_layer.cpp:49 (grouped into LUT with out node tmp_27)
:7  %tmp_26 = and i1 %tmp_24, %tmp_25

ST_41: tmp_27 (124)  [1/1] 0.12ns  loc: ../fc_test/fc_layer.cpp:49 (out node of the LUT)
:8  %tmp_27 = select i1 %tmp_26, float %tmp_16, float 0.000000e+00

ST_41: mem_addr_4_req (127)  [1/1] 3.50ns  loc: ../fc_test/fc_layer.cpp:49
:11  %mem_addr_4_req = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %mem_addr_4, i32 1) nounwind


 <State 42>: 3.50ns
ST_42: StgValue_204 (128)  [1/1] 3.50ns  loc: ../fc_test/fc_layer.cpp:49
:12  call void @_ssdm_op_Write.m_axi.floatP(float* %mem_addr_4, float %tmp_27, i4 -1) nounwind


 <State 43>: 3.50ns
ST_43: mem_addr_4_resp (129)  [5/5] 3.50ns  loc: ../fc_test/fc_layer.cpp:49
:13  %mem_addr_4_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %mem_addr_4) nounwind


 <State 44>: 3.50ns
ST_44: mem_addr_4_resp (129)  [4/5] 3.50ns  loc: ../fc_test/fc_layer.cpp:49
:13  %mem_addr_4_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %mem_addr_4) nounwind


 <State 45>: 3.50ns
ST_45: mem_addr_4_resp (129)  [3/5] 3.50ns  loc: ../fc_test/fc_layer.cpp:49
:13  %mem_addr_4_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %mem_addr_4) nounwind


 <State 46>: 3.50ns
ST_46: mem_addr_4_resp (129)  [2/5] 3.50ns  loc: ../fc_test/fc_layer.cpp:49
:13  %mem_addr_4_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %mem_addr_4) nounwind


 <State 47>: 3.50ns
ST_47: mem_addr_4_resp (129)  [1/5] 3.50ns  loc: ../fc_test/fc_layer.cpp:49
:13  %mem_addr_4_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %mem_addr_4) nounwind

ST_47: StgValue_210 (130)  [1/1] 0.00ns  loc: ../fc_test/fc_layer.cpp:49
:14  br label %10

ST_47: mem_addr_3_resp (136)  [1/5] 3.50ns  loc: ../fc_test/fc_layer.cpp:51
:4  %mem_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %mem_addr_3) nounwind

ST_47: StgValue_212 (137)  [1/1] 0.00ns
:5  br label %10

ST_47: empty_4 (139)  [1/1] 0.00ns  loc: ../fc_test/fc_layer.cpp:52
:0  %empty_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([26 x i8]* @p_str5, i32 %tmp_14) nounwind

ST_47: StgValue_214 (140)  [1/1] 0.00ns  loc: ../fc_test/fc_layer.cpp:31
:1  br label %3


 <State 48>: 3.50ns
ST_48: mem_addr_3_req (134)  [1/1] 3.50ns  loc: ../fc_test/fc_layer.cpp:51
:2  %mem_addr_3_req = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %mem_addr_3, i32 1) nounwind


 <State 49>: 3.50ns
ST_49: StgValue_216 (135)  [1/1] 3.50ns  loc: ../fc_test/fc_layer.cpp:51
:3  call void @_ssdm_op_Write.m_axi.floatP(float* %mem_addr_3, float %tmp_16, i4 -1) nounwind


 <State 50>: 3.50ns
ST_50: mem_addr_3_resp (136)  [5/5] 3.50ns  loc: ../fc_test/fc_layer.cpp:51
:4  %mem_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %mem_addr_3) nounwind


 <State 51>: 3.50ns
ST_51: mem_addr_3_resp (136)  [4/5] 3.50ns  loc: ../fc_test/fc_layer.cpp:51
:4  %mem_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %mem_addr_3) nounwind


 <State 52>: 3.50ns
ST_52: mem_addr_3_resp (136)  [3/5] 3.50ns  loc: ../fc_test/fc_layer.cpp:51
:4  %mem_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %mem_addr_3) nounwind


 <State 53>: 3.50ns
ST_53: mem_addr_3_resp (136)  [2/5] 3.50ns  loc: ../fc_test/fc_layer.cpp:51
:4  %mem_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %mem_addr_3) nounwind



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ mem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ input_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ batch_size]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ num_inputs]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ num_outputs]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ enable_relu]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
enable_relu_read   (read             ) [ 000000000000000000000000000000000000000000000000000000]
num_outputs_read   (read             ) [ 001111111111111111111111111111111111111111111111111111]
num_inputs_read    (read             ) [ 001111111111111111111111111111111111111111111111111111]
batch_size_read    (read             ) [ 001111111111111111111111111111111111111111111111111111]
output_offset_read (read             ) [ 000000000000000000000000000000000000000000000000000000]
input_offset_read  (read             ) [ 000000000000000000000000000000000000000000000000000000]
tmp_5              (partselect       ) [ 001111000000000000000000000000000000000000000000000000]
tmp_4              (icmp             ) [ 001111111111111111111111111111111111111111111111111111]
tmp_9              (partselect       ) [ 001111000000000000000000000000000000000000000000000000]
num_weights        (mul              ) [ 000001000000000000000000000000000000000000000000000000]
StgValue_66        (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000]
StgValue_67        (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000]
StgValue_68        (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000]
StgValue_69        (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000]
StgValue_70        (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000]
StgValue_71        (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000]
StgValue_72        (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000]
StgValue_73        (spectopmodule    ) [ 000000000000000000000000000000000000000000000000000000]
StgValue_74        (specinterface    ) [ 000000000000000000000000000000000000000000000000000000]
StgValue_75        (specinterface    ) [ 000000000000000000000000000000000000000000000000000000]
StgValue_76        (specinterface    ) [ 000000000000000000000000000000000000000000000000000000]
StgValue_77        (specinterface    ) [ 000000000000000000000000000000000000000000000000000000]
StgValue_78        (specinterface    ) [ 000000000000000000000000000000000000000000000000000000]
StgValue_79        (specinterface    ) [ 000000000000000000000000000000000000000000000000000000]
StgValue_80        (specinterface    ) [ 000000000000000000000000000000000000000000000000000000]
StgValue_81        (specinterface    ) [ 000000000000000000000000000000000000000000000000000000]
tmp_3              (sext             ) [ 000000000000000000000000000000000000000000000000000000]
tmp_1              (zext             ) [ 000000111111111111111111111111111111111111111111111111]
tmp_2              (sext             ) [ 000000000000000000000000000000000000000000000000000000]
tmp_2_cast         (sext             ) [ 000000111111111111111111111111111111111111111111111111]
tmp_3_cast         (sext             ) [ 000000111111111111111111111111111111111111111111111111]
tmp_s              (sext             ) [ 000000000000000000000000000000000000000000000000000000]
tmp_6              (zext             ) [ 000000111111111111111111111111111111111111111111111111]
tmp2               (add              ) [ 000000111111111111111111111111111111111111111111111111]
StgValue_90        (br               ) [ 000001111111111111111111111111111111111111111111111111]
b                  (phi              ) [ 000000100000000000000000000000000000000000000000000000]
phi_mul1           (phi              ) [ 000000100000000000000000000000000000000000000000000000]
phi_mul3           (phi              ) [ 000000100000000000000000000000000000000000000000000000]
next_mul4          (add              ) [ 000001111111111111111111111111111111111111111111111111]
next_mul2          (add              ) [ 000001111111111111111111111111111111111111111111111111]
b_cast             (zext             ) [ 000000000000000000000000000000000000000000000000000000]
tmp_7              (icmp             ) [ 000000111111111111111111111111111111111111111111111111]
b_1                (add              ) [ 000001111111111111111111111111111111111111111111111111]
StgValue_99        (br               ) [ 000000000000000000000000000000000000000000000000000000]
StgValue_100       (specloopname     ) [ 000000000000000000000000000000000000000000000000000000]
tmp_8              (specregionbegin  ) [ 000000011111111111111111111111111111111111111111111111]
StgValue_102       (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000]
tmp_9_cast         (sext             ) [ 000000011111111111111111111111111111111111111111111111]
tmp_10             (sext             ) [ 000000000000000000000000000000000000000000000000000000]
tmp_11             (add              ) [ 000000011111111111111111111111111111111111111111111111]
StgValue_106       (br               ) [ 000000111111111111111111111111111111111111111111111111]
StgValue_107       (ret              ) [ 000000000000000000000000000000000000000000000000000000]
o                  (phi              ) [ 000000011111111110000000000000000000000000000000000000]
phi_mul            (phi              ) [ 000000011111111110000000000000000000000000000000000000]
next_mul           (add              ) [ 000000111111111111111111111111111111111111111111111111]
o_cast             (zext             ) [ 000000000000000000000000000000000000000000000000000000]
tmp_12             (icmp             ) [ 000000111111111111111111111111111111111111111111111111]
o_1                (add              ) [ 000000111111111111111111111111111111111111111111111111]
StgValue_114       (br               ) [ 000000000000000000000000000000000000000000000000000000]
tmp_13_cast        (zext             ) [ 000000000000000000000000000000000000000000000000000000]
tmp1               (add              ) [ 000000000000000000000000000000000000000000000000000000]
tmp1_cast          (sext             ) [ 000000000000000000000000000000000000000000000000000000]
tmp_15             (add              ) [ 000000000000000000000000000000000000000000000000000000]
mem_addr           (getelementptr    ) [ 000000001111111100000000000000000000000000000000000000]
empty_5            (specregionend    ) [ 000000000000000000000000000000000000000000000000000000]
StgValue_121       (br               ) [ 000001111111111111111111111111111111111111111111111111]
output_element_req (readreq          ) [ 000000000000000000000000000000000000000000000000000000]
output_element     (read             ) [ 000000000000000011111111111111111111111110000000000000]
StgValue_130       (specloopname     ) [ 000000000000000000000000000000000000000000000000000000]
tmp_14             (specregionbegin  ) [ 000000000000000001111111111111111111111111111111111111]
StgValue_132       (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000]
tmp_13             (zext             ) [ 000000000000000001111111111111111111111110000000000000]
tmp_17_cast        (sext             ) [ 000000000000000001111111111111111111111110000000000000]
StgValue_135       (br               ) [ 000000111111111111111111111111111111111111111111111111]
tmp_16             (phi              ) [ 000000000000000001111111111111111111111111000000110000]
i                  (phi              ) [ 000000000000000001000000000000000000000000000000000000]
i_cast             (zext             ) [ 000000000000000000000000000000000000000000000000000000]
tmp_17             (icmp             ) [ 000000111111111111111111111111111111111111111111111111]
i_1                (add              ) [ 000000111111111111111111111111111111111111111111111111]
StgValue_141       (br               ) [ 000000000000000000000000000000000000000000000000000000]
tmp_20_cast        (zext             ) [ 000000000000000000000000000000000000000000000000000000]
tmp4               (add              ) [ 000000000000000000000000000000000000000000000000000000]
tmp4_cast          (sext             ) [ 000000000000000000000000000000000000000000000000000000]
tmp3               (add              ) [ 000000000000000000000000000000000000000000000000000000]
tmp3_cast          (sext             ) [ 000000000000000000000000000000000000000000000000000000]
tmp_19             (add              ) [ 000000000000000000000000000000000000000000000000000000]
mem_addr_1         (getelementptr    ) [ 000000000000000000111111110000000000000000000000000000]
tmp5               (add              ) [ 000000000000000000000000000000000000000000000000000000]
tmp5_cast          (sext             ) [ 000000000000000000000000000000000000000000000000000000]
tmp_20             (add              ) [ 000000000000000000000000000000000000000000000000000000]
mem_addr_2         (getelementptr    ) [ 000000000000000000111111111000000000000000000000000000]
StgValue_153       (br               ) [ 000000000000000000000000000000000000000000000000000000]
tmp_28             (add              ) [ 000000000000000000000000000000000000000000000000000000]
mem_addr_4         (getelementptr    ) [ 000000000000000000000000000000000000000001111111111111]
tmp_22             (add              ) [ 000000000000000000000000000000000000000000000000000000]
mem_addr_3         (getelementptr    ) [ 000000000000000000000000000000000000000001111111111111]
input_element_req  (readreq          ) [ 000000000000000000000000000000000000000000000000000000]
input_element      (read             ) [ 000000000000000000000000001111110000000000000000000000]
weight_element_req (readreq          ) [ 000000000000000000000000000000000000000000000000000000]
weight_element     (read             ) [ 000000000000000000000000000111110000000000000000000000]
tmp_21             (fmul             ) [ 000000000000000000000000000000001111111110000000000000]
StgValue_188       (specloopname     ) [ 000000000000000000000000000000000000000000000000000000]
tmp_18             (specregionbegin  ) [ 000000000000000000000000000000000000000000000000000000]
StgValue_190       (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000]
output_element_1   (fadd             ) [ 000000111111111111111111111111111111111111111111111111]
empty              (specregionend    ) [ 000000000000000000000000000000000000000000000000000000]
StgValue_193       (br               ) [ 000000111111111111111111111111111111111111111111111111]
tmp_18_to_int      (bitcast          ) [ 000000000000000000000000000000000000000000000000000000]
tmp_23             (partselect       ) [ 000000000000000000000000000000000000000000000000000000]
tmp                (trunc            ) [ 000000000000000000000000000000000000000000000000000000]
notlhs             (icmp             ) [ 000000000000000000000000000000000000000000000000000000]
notrhs             (icmp             ) [ 000000000000000000000000000000000000000000000000000000]
tmp_24             (or               ) [ 000000000000000000000000000000000000000000000000000000]
tmp_25             (fcmp             ) [ 000000000000000000000000000000000000000000000000000000]
tmp_26             (and              ) [ 000000000000000000000000000000000000000000000000000000]
tmp_27             (select           ) [ 000000000000000000000000000000000000000000100000000000]
mem_addr_4_req     (writereq         ) [ 000000000000000000000000000000000000000000000000000000]
StgValue_204       (write            ) [ 000000000000000000000000000000000000000000000000000000]
mem_addr_4_resp    (writeresp        ) [ 000000000000000000000000000000000000000000000000000000]
StgValue_210       (br               ) [ 000000000000000000000000000000000000000000000000000000]
mem_addr_3_resp    (writeresp        ) [ 000000000000000000000000000000000000000000000000000000]
StgValue_212       (br               ) [ 000000000000000000000000000000000000000000000000000000]
empty_4            (specregionend    ) [ 000000000000000000000000000000000000000000000000000000]
StgValue_214       (br               ) [ 000000111111111111111111111111111111111111111111111111]
mem_addr_3_req     (writereq         ) [ 000000000000000000000000000000000000000000000000000000]
StgValue_216       (write            ) [ 000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="mem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_offset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_offset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="output_offset">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_offset"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="batch_size">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="batch_size"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="num_inputs">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="num_inputs"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="num_outputs">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="num_outputs"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="enable_relu">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="enable_relu"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fc_layer_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.floatP"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.floatP"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.floatP"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.floatP"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.floatP"/></StgValue>
</bind>
</comp>

<comp id="100" class="1004" name="enable_relu_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="0"/>
<pin id="103" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="enable_relu_read/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="num_outputs_read_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="0"/>
<pin id="109" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="num_outputs_read/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="num_inputs_read_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="0"/>
<pin id="115" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="num_inputs_read/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="batch_size_read_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="0"/>
<pin id="121" dir="1" index="2" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="batch_size_read/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="output_offset_read_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="0"/>
<pin id="126" dir="0" index="1" bw="32" slack="0"/>
<pin id="127" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_offset_read/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="input_offset_read_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="0"/>
<pin id="132" dir="0" index="1" bw="32" slack="0"/>
<pin id="133" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_offset_read/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="grp_writeresp_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="0" index="1" bw="32" slack="1"/>
<pin id="139" dir="0" index="2" bw="32" slack="0"/>
<pin id="149" dir="0" index="4" bw="1" slack="0"/>
<pin id="140" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) readreq(1154) writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="output_element_req/8 input_element_req/18 weight_element_req/19 mem_addr_4_req/41 StgValue_204/42 mem_addr_4_resp/43 mem_addr_3_req/48 StgValue_216/49 mem_addr_3_resp/50 "/>
</bind>
</comp>

<comp id="143" class="1004" name="grp_read_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="32" slack="0"/>
<pin id="145" dir="0" index="1" bw="32" slack="8"/>
<pin id="146" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_element/15 input_element/25 weight_element/26 "/>
</bind>
</comp>

<comp id="153" class="1005" name="b_reg_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="31" slack="1"/>
<pin id="155" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="b (phireg) "/>
</bind>
</comp>

<comp id="157" class="1004" name="b_phi_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="1" slack="1"/>
<pin id="159" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="160" dir="0" index="2" bw="31" slack="0"/>
<pin id="161" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="162" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="b/6 "/>
</bind>
</comp>

<comp id="164" class="1005" name="phi_mul1_reg_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="1"/>
<pin id="166" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul1 (phireg) "/>
</bind>
</comp>

<comp id="168" class="1004" name="phi_mul1_phi_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="1"/>
<pin id="170" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="171" dir="0" index="2" bw="32" slack="0"/>
<pin id="172" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="173" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul1/6 "/>
</bind>
</comp>

<comp id="175" class="1005" name="phi_mul3_reg_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="32" slack="1"/>
<pin id="177" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul3 (phireg) "/>
</bind>
</comp>

<comp id="179" class="1004" name="phi_mul3_phi_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="1" slack="1"/>
<pin id="181" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="182" dir="0" index="2" bw="32" slack="0"/>
<pin id="183" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="184" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul3/6 "/>
</bind>
</comp>

<comp id="186" class="1005" name="o_reg_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="31" slack="1"/>
<pin id="188" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="o (phireg) "/>
</bind>
</comp>

<comp id="190" class="1004" name="o_phi_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="1"/>
<pin id="192" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="193" dir="0" index="2" bw="31" slack="0"/>
<pin id="194" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="195" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="o/7 "/>
</bind>
</comp>

<comp id="198" class="1005" name="phi_mul_reg_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="1"/>
<pin id="200" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="202" class="1004" name="phi_mul_phi_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="1"/>
<pin id="204" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="205" dir="0" index="2" bw="32" slack="0"/>
<pin id="206" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="207" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/7 "/>
</bind>
</comp>

<comp id="210" class="1005" name="tmp_16_reg_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="1"/>
<pin id="212" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_16 (phireg) "/>
</bind>
</comp>

<comp id="214" class="1004" name="tmp_16_phi_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="2"/>
<pin id="216" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="217" dir="0" index="2" bw="32" slack="1"/>
<pin id="218" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="219" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_16/17 "/>
</bind>
</comp>

<comp id="221" class="1005" name="i_reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="31" slack="1"/>
<pin id="223" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="225" class="1004" name="i_phi_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="1" slack="1"/>
<pin id="227" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="228" dir="0" index="2" bw="31" slack="0"/>
<pin id="229" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="230" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/17 "/>
</bind>
</comp>

<comp id="232" class="1004" name="grp_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="32" slack="15"/>
<pin id="234" dir="0" index="1" bw="32" slack="1"/>
<pin id="235" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="output_element_1/32 "/>
</bind>
</comp>

<comp id="237" class="1004" name="grp_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="32" slack="2"/>
<pin id="239" dir="0" index="1" bw="32" slack="1"/>
<pin id="240" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_21/27 "/>
</bind>
</comp>

<comp id="241" class="1004" name="grp_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="32" slack="0"/>
<pin id="243" dir="0" index="1" bw="32" slack="0"/>
<pin id="244" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_25/17 "/>
</bind>
</comp>

<comp id="247" class="1004" name="grp_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="64" slack="11"/>
<pin id="249" dir="0" index="1" bw="31" slack="1"/>
<pin id="250" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_28/17 tmp_22/17 "/>
</bind>
</comp>

<comp id="251" class="1004" name="grp_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="64" slack="0"/>
<pin id="253" dir="0" index="1" bw="64" slack="0"/>
<pin id="254" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mem_addr_4/17 mem_addr_3/17 "/>
</bind>
</comp>

<comp id="257" class="1005" name="reg_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="32" slack="1"/>
<pin id="259" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mem_addr_4 mem_addr_3 "/>
</bind>
</comp>

<comp id="262" class="1004" name="tmp_5_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="30" slack="0"/>
<pin id="264" dir="0" index="1" bw="32" slack="0"/>
<pin id="265" dir="0" index="2" bw="3" slack="0"/>
<pin id="266" dir="0" index="3" bw="6" slack="0"/>
<pin id="267" dir="1" index="4" bw="30" slack="4"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="tmp_4_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="32" slack="0"/>
<pin id="274" dir="0" index="1" bw="32" slack="0"/>
<pin id="275" dir="1" index="2" bw="1" slack="16"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="tmp_9_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="30" slack="0"/>
<pin id="280" dir="0" index="1" bw="32" slack="0"/>
<pin id="281" dir="0" index="2" bw="3" slack="0"/>
<pin id="282" dir="0" index="3" bw="6" slack="0"/>
<pin id="283" dir="1" index="4" bw="30" slack="4"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="grp_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="32" slack="1"/>
<pin id="290" dir="0" index="1" bw="32" slack="1"/>
<pin id="291" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="num_weights/2 "/>
</bind>
</comp>

<comp id="292" class="1004" name="tmp_3_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="30" slack="4"/>
<pin id="294" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_3/5 "/>
</bind>
</comp>

<comp id="295" class="1004" name="tmp_1_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="30" slack="0"/>
<pin id="297" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1/5 "/>
</bind>
</comp>

<comp id="299" class="1004" name="tmp_2_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="32" slack="1"/>
<pin id="301" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_2/5 "/>
</bind>
</comp>

<comp id="302" class="1004" name="tmp_2_cast_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="32" slack="1"/>
<pin id="304" dir="1" index="1" bw="33" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_2_cast/5 "/>
</bind>
</comp>

<comp id="305" class="1004" name="tmp_3_cast_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="32" slack="4"/>
<pin id="307" dir="1" index="1" bw="33" slack="12"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_3_cast/5 "/>
</bind>
</comp>

<comp id="308" class="1004" name="tmp_s_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="30" slack="4"/>
<pin id="310" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_s/5 "/>
</bind>
</comp>

<comp id="311" class="1004" name="tmp_6_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="30" slack="0"/>
<pin id="313" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6/5 "/>
</bind>
</comp>

<comp id="315" class="1004" name="tmp2_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="62" slack="0"/>
<pin id="317" dir="0" index="1" bw="32" slack="0"/>
<pin id="318" dir="1" index="2" bw="64" slack="12"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2/5 "/>
</bind>
</comp>

<comp id="321" class="1004" name="next_mul4_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="32" slack="0"/>
<pin id="323" dir="0" index="1" bw="32" slack="5"/>
<pin id="324" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul4/6 "/>
</bind>
</comp>

<comp id="326" class="1004" name="next_mul2_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="32" slack="0"/>
<pin id="328" dir="0" index="1" bw="32" slack="5"/>
<pin id="329" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul2/6 "/>
</bind>
</comp>

<comp id="331" class="1004" name="b_cast_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="31" slack="0"/>
<pin id="333" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="b_cast/6 "/>
</bind>
</comp>

<comp id="335" class="1004" name="tmp_7_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="32" slack="0"/>
<pin id="337" dir="0" index="1" bw="32" slack="5"/>
<pin id="338" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_7/6 "/>
</bind>
</comp>

<comp id="340" class="1004" name="b_1_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="31" slack="0"/>
<pin id="342" dir="0" index="1" bw="1" slack="0"/>
<pin id="343" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="b_1/6 "/>
</bind>
</comp>

<comp id="346" class="1004" name="tmp_9_cast_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="32" slack="0"/>
<pin id="348" dir="1" index="1" bw="34" slack="11"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_9_cast/6 "/>
</bind>
</comp>

<comp id="350" class="1004" name="tmp_10_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="32" slack="0"/>
<pin id="352" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_10/6 "/>
</bind>
</comp>

<comp id="354" class="1004" name="tmp_11_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="62" slack="1"/>
<pin id="356" dir="0" index="1" bw="32" slack="0"/>
<pin id="357" dir="1" index="2" bw="64" slack="11"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_11/6 "/>
</bind>
</comp>

<comp id="359" class="1004" name="next_mul_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="32" slack="0"/>
<pin id="361" dir="0" index="1" bw="32" slack="6"/>
<pin id="362" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul/7 "/>
</bind>
</comp>

<comp id="364" class="1004" name="o_cast_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="31" slack="0"/>
<pin id="366" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="o_cast/7 "/>
</bind>
</comp>

<comp id="368" class="1004" name="tmp_12_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="32" slack="0"/>
<pin id="370" dir="0" index="1" bw="32" slack="6"/>
<pin id="371" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_12/7 "/>
</bind>
</comp>

<comp id="373" class="1004" name="o_1_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="31" slack="0"/>
<pin id="375" dir="0" index="1" bw="1" slack="0"/>
<pin id="376" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="o_1/7 "/>
</bind>
</comp>

<comp id="379" class="1004" name="tmp_13_cast_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="31" slack="0"/>
<pin id="381" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_13_cast/7 "/>
</bind>
</comp>

<comp id="383" class="1004" name="tmp1_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="32" slack="2"/>
<pin id="385" dir="0" index="1" bw="31" slack="0"/>
<pin id="386" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/7 "/>
</bind>
</comp>

<comp id="388" class="1004" name="tmp1_cast_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="33" slack="0"/>
<pin id="390" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp1_cast/7 "/>
</bind>
</comp>

<comp id="392" class="1004" name="tmp_15_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="33" slack="0"/>
<pin id="394" dir="0" index="1" bw="62" slack="2"/>
<pin id="395" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_15/7 "/>
</bind>
</comp>

<comp id="397" class="1004" name="mem_addr_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="64" slack="0"/>
<pin id="399" dir="0" index="1" bw="64" slack="0"/>
<pin id="400" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mem_addr/7 "/>
</bind>
</comp>

<comp id="403" class="1004" name="tmp_13_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="31" slack="9"/>
<pin id="405" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_13/16 "/>
</bind>
</comp>

<comp id="407" class="1004" name="tmp_17_cast_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="32" slack="9"/>
<pin id="409" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_17_cast/16 "/>
</bind>
</comp>

<comp id="411" class="1004" name="i_cast_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="31" slack="0"/>
<pin id="413" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast/17 "/>
</bind>
</comp>

<comp id="415" class="1004" name="tmp_17_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="32" slack="0"/>
<pin id="417" dir="0" index="1" bw="32" slack="16"/>
<pin id="418" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_17/17 "/>
</bind>
</comp>

<comp id="420" class="1004" name="i_1_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="31" slack="0"/>
<pin id="422" dir="0" index="1" bw="1" slack="0"/>
<pin id="423" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/17 "/>
</bind>
</comp>

<comp id="426" class="1004" name="tmp_20_cast_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="31" slack="0"/>
<pin id="428" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_20_cast/17 "/>
</bind>
</comp>

<comp id="430" class="1004" name="tmp4_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="32" slack="12"/>
<pin id="432" dir="0" index="1" bw="31" slack="0"/>
<pin id="433" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp4/17 "/>
</bind>
</comp>

<comp id="435" class="1004" name="tmp4_cast_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="33" slack="0"/>
<pin id="437" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp4_cast/17 "/>
</bind>
</comp>

<comp id="439" class="1004" name="tmp3_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="33" slack="0"/>
<pin id="441" dir="0" index="1" bw="32" slack="11"/>
<pin id="442" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp3/17 "/>
</bind>
</comp>

<comp id="444" class="1004" name="tmp3_cast_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="34" slack="0"/>
<pin id="446" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp3_cast/17 "/>
</bind>
</comp>

<comp id="448" class="1004" name="tmp_19_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="34" slack="0"/>
<pin id="450" dir="0" index="1" bw="64" slack="12"/>
<pin id="451" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_19/17 "/>
</bind>
</comp>

<comp id="453" class="1004" name="mem_addr_1_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="64" slack="0"/>
<pin id="455" dir="0" index="1" bw="64" slack="0"/>
<pin id="456" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mem_addr_1/17 "/>
</bind>
</comp>

<comp id="459" class="1004" name="tmp5_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="32" slack="1"/>
<pin id="461" dir="0" index="1" bw="31" slack="0"/>
<pin id="462" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp5/17 "/>
</bind>
</comp>

<comp id="464" class="1004" name="tmp5_cast_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="33" slack="0"/>
<pin id="466" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp5_cast/17 "/>
</bind>
</comp>

<comp id="468" class="1004" name="tmp_20_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="33" slack="0"/>
<pin id="470" dir="0" index="1" bw="62" slack="12"/>
<pin id="471" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_20/17 "/>
</bind>
</comp>

<comp id="473" class="1004" name="mem_addr_2_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="64" slack="0"/>
<pin id="475" dir="0" index="1" bw="64" slack="0"/>
<pin id="476" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mem_addr_2/17 "/>
</bind>
</comp>

<comp id="479" class="1004" name="tmp_18_to_int_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="32" slack="1"/>
<pin id="481" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_18_to_int/41 "/>
</bind>
</comp>

<comp id="483" class="1004" name="tmp_23_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="8" slack="0"/>
<pin id="485" dir="0" index="1" bw="32" slack="0"/>
<pin id="486" dir="0" index="2" bw="6" slack="0"/>
<pin id="487" dir="0" index="3" bw="6" slack="0"/>
<pin id="488" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_23/41 "/>
</bind>
</comp>

<comp id="493" class="1004" name="tmp_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="32" slack="0"/>
<pin id="495" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/41 "/>
</bind>
</comp>

<comp id="497" class="1004" name="notlhs_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="8" slack="0"/>
<pin id="499" dir="0" index="1" bw="8" slack="0"/>
<pin id="500" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs/41 "/>
</bind>
</comp>

<comp id="503" class="1004" name="notrhs_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="23" slack="0"/>
<pin id="505" dir="0" index="1" bw="23" slack="0"/>
<pin id="506" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs/41 "/>
</bind>
</comp>

<comp id="509" class="1004" name="tmp_24_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="1" slack="0"/>
<pin id="511" dir="0" index="1" bw="1" slack="0"/>
<pin id="512" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_24/41 "/>
</bind>
</comp>

<comp id="515" class="1004" name="tmp_26_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="1" slack="0"/>
<pin id="517" dir="0" index="1" bw="1" slack="0"/>
<pin id="518" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_26/41 "/>
</bind>
</comp>

<comp id="521" class="1004" name="tmp_27_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="1" slack="0"/>
<pin id="523" dir="0" index="1" bw="32" slack="1"/>
<pin id="524" dir="0" index="2" bw="32" slack="0"/>
<pin id="525" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_27/41 "/>
</bind>
</comp>

<comp id="529" class="1005" name="num_outputs_read_reg_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="32" slack="1"/>
<pin id="531" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="num_outputs_read "/>
</bind>
</comp>

<comp id="537" class="1005" name="num_inputs_read_reg_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="32" slack="1"/>
<pin id="539" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="num_inputs_read "/>
</bind>
</comp>

<comp id="545" class="1005" name="batch_size_read_reg_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="32" slack="5"/>
<pin id="547" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="batch_size_read "/>
</bind>
</comp>

<comp id="550" class="1005" name="tmp_5_reg_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="30" slack="4"/>
<pin id="552" dir="1" index="1" bw="30" slack="4"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="555" class="1005" name="tmp_4_reg_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="1" slack="16"/>
<pin id="557" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="559" class="1005" name="tmp_9_reg_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="30" slack="4"/>
<pin id="561" dir="1" index="1" bw="30" slack="4"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="564" class="1005" name="num_weights_reg_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="32" slack="1"/>
<pin id="566" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="num_weights "/>
</bind>
</comp>

<comp id="570" class="1005" name="tmp_1_reg_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="64" slack="2"/>
<pin id="572" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="576" class="1005" name="tmp_2_cast_reg_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="33" slack="2"/>
<pin id="578" dir="1" index="1" bw="33" slack="2"/>
</pin_list>
<bind>
<opset="tmp_2_cast "/>
</bind>
</comp>

<comp id="581" class="1005" name="tmp_3_cast_reg_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="33" slack="12"/>
<pin id="583" dir="1" index="1" bw="33" slack="12"/>
</pin_list>
<bind>
<opset="tmp_3_cast "/>
</bind>
</comp>

<comp id="586" class="1005" name="tmp_6_reg_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="64" slack="1"/>
<pin id="588" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="591" class="1005" name="tmp2_reg_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="64" slack="12"/>
<pin id="593" dir="1" index="1" bw="64" slack="12"/>
</pin_list>
<bind>
<opset="tmp2 "/>
</bind>
</comp>

<comp id="596" class="1005" name="next_mul4_reg_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="32" slack="0"/>
<pin id="598" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="next_mul4 "/>
</bind>
</comp>

<comp id="601" class="1005" name="next_mul2_reg_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="32" slack="0"/>
<pin id="603" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="next_mul2 "/>
</bind>
</comp>

<comp id="609" class="1005" name="b_1_reg_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="31" slack="0"/>
<pin id="611" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="b_1 "/>
</bind>
</comp>

<comp id="614" class="1005" name="tmp_9_cast_reg_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="34" slack="11"/>
<pin id="616" dir="1" index="1" bw="34" slack="11"/>
</pin_list>
<bind>
<opset="tmp_9_cast "/>
</bind>
</comp>

<comp id="619" class="1005" name="tmp_11_reg_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="64" slack="11"/>
<pin id="621" dir="1" index="1" bw="64" slack="11"/>
</pin_list>
<bind>
<opset="tmp_11 "/>
</bind>
</comp>

<comp id="624" class="1005" name="next_mul_reg_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="32" slack="0"/>
<pin id="626" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="next_mul "/>
</bind>
</comp>

<comp id="632" class="1005" name="o_1_reg_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="31" slack="0"/>
<pin id="634" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="o_1 "/>
</bind>
</comp>

<comp id="637" class="1005" name="mem_addr_reg_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="32" slack="1"/>
<pin id="639" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mem_addr "/>
</bind>
</comp>

<comp id="643" class="1005" name="output_element_reg_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="32" slack="2"/>
<pin id="645" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="output_element "/>
</bind>
</comp>

<comp id="648" class="1005" name="tmp_13_reg_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="64" slack="1"/>
<pin id="650" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_13 "/>
</bind>
</comp>

<comp id="653" class="1005" name="tmp_17_cast_reg_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="33" slack="1"/>
<pin id="655" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="tmp_17_cast "/>
</bind>
</comp>

<comp id="661" class="1005" name="i_1_reg_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="31" slack="0"/>
<pin id="663" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="666" class="1005" name="mem_addr_1_reg_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="32" slack="1"/>
<pin id="668" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mem_addr_1 "/>
</bind>
</comp>

<comp id="672" class="1005" name="mem_addr_2_reg_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="32" slack="2"/>
<pin id="674" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="mem_addr_2 "/>
</bind>
</comp>

<comp id="678" class="1005" name="input_element_reg_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="32" slack="2"/>
<pin id="680" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="input_element "/>
</bind>
</comp>

<comp id="683" class="1005" name="weight_element_reg_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="32" slack="1"/>
<pin id="685" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="weight_element "/>
</bind>
</comp>

<comp id="688" class="1005" name="tmp_21_reg_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="32" slack="1"/>
<pin id="690" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_21 "/>
</bind>
</comp>

<comp id="693" class="1005" name="output_element_1_reg_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="32" slack="1"/>
<pin id="695" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="output_element_1 "/>
</bind>
</comp>

<comp id="698" class="1005" name="tmp_27_reg_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="32" slack="1"/>
<pin id="700" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_27 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="104"><net_src comp="14" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="12" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="14" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="10" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="14" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="8" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="14" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="6" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="14" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="4" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="14" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="2" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="141"><net_src comp="64" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="56" pin="0"/><net_sink comp="136" pin=2"/></net>

<net id="147"><net_src comp="66" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="148"><net_src comp="92" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="150"><net_src comp="94" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="151"><net_src comp="96" pin="0"/><net_sink comp="136" pin=4"/></net>

<net id="152"><net_src comp="98" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="156"><net_src comp="44" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="163"><net_src comp="153" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="167"><net_src comp="22" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="174"><net_src comp="164" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="178"><net_src comp="22" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="185"><net_src comp="175" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="189"><net_src comp="44" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="196"><net_src comp="186" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="197"><net_src comp="190" pin="4"/><net_sink comp="186" pin=0"/></net>

<net id="201"><net_src comp="22" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="208"><net_src comp="198" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="209"><net_src comp="202" pin="4"/><net_sink comp="198" pin=0"/></net>

<net id="213"><net_src comp="210" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="220"><net_src comp="214" pin="4"/><net_sink comp="210" pin=0"/></net>

<net id="224"><net_src comp="44" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="231"><net_src comp="221" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="236"><net_src comp="210" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="245"><net_src comp="214" pin="4"/><net_sink comp="241" pin=0"/></net>

<net id="246"><net_src comp="74" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="255"><net_src comp="0" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="256"><net_src comp="247" pin="2"/><net_sink comp="251" pin=1"/></net>

<net id="260"><net_src comp="251" pin="2"/><net_sink comp="257" pin=0"/></net>

<net id="261"><net_src comp="257" pin="1"/><net_sink comp="136" pin=1"/></net>

<net id="268"><net_src comp="16" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="269"><net_src comp="130" pin="2"/><net_sink comp="262" pin=1"/></net>

<net id="270"><net_src comp="18" pin="0"/><net_sink comp="262" pin=2"/></net>

<net id="271"><net_src comp="20" pin="0"/><net_sink comp="262" pin=3"/></net>

<net id="276"><net_src comp="100" pin="2"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="22" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="284"><net_src comp="16" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="285"><net_src comp="124" pin="2"/><net_sink comp="278" pin=1"/></net>

<net id="286"><net_src comp="18" pin="0"/><net_sink comp="278" pin=2"/></net>

<net id="287"><net_src comp="20" pin="0"/><net_sink comp="278" pin=3"/></net>

<net id="298"><net_src comp="292" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="314"><net_src comp="308" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="319"><net_src comp="295" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="320"><net_src comp="299" pin="1"/><net_sink comp="315" pin=1"/></net>

<net id="325"><net_src comp="179" pin="4"/><net_sink comp="321" pin=0"/></net>

<net id="330"><net_src comp="168" pin="4"/><net_sink comp="326" pin=0"/></net>

<net id="334"><net_src comp="157" pin="4"/><net_sink comp="331" pin=0"/></net>

<net id="339"><net_src comp="331" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="344"><net_src comp="157" pin="4"/><net_sink comp="340" pin=0"/></net>

<net id="345"><net_src comp="46" pin="0"/><net_sink comp="340" pin=1"/></net>

<net id="349"><net_src comp="168" pin="4"/><net_sink comp="346" pin=0"/></net>

<net id="353"><net_src comp="179" pin="4"/><net_sink comp="350" pin=0"/></net>

<net id="358"><net_src comp="350" pin="1"/><net_sink comp="354" pin=1"/></net>

<net id="363"><net_src comp="202" pin="4"/><net_sink comp="359" pin=0"/></net>

<net id="367"><net_src comp="190" pin="4"/><net_sink comp="364" pin=0"/></net>

<net id="372"><net_src comp="364" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="377"><net_src comp="190" pin="4"/><net_sink comp="373" pin=0"/></net>

<net id="378"><net_src comp="46" pin="0"/><net_sink comp="373" pin=1"/></net>

<net id="382"><net_src comp="190" pin="4"/><net_sink comp="379" pin=0"/></net>

<net id="387"><net_src comp="379" pin="1"/><net_sink comp="383" pin=1"/></net>

<net id="391"><net_src comp="383" pin="2"/><net_sink comp="388" pin=0"/></net>

<net id="396"><net_src comp="388" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="401"><net_src comp="0" pin="0"/><net_sink comp="397" pin=0"/></net>

<net id="402"><net_src comp="392" pin="2"/><net_sink comp="397" pin=1"/></net>

<net id="406"><net_src comp="186" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="410"><net_src comp="198" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="414"><net_src comp="225" pin="4"/><net_sink comp="411" pin=0"/></net>

<net id="419"><net_src comp="411" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="424"><net_src comp="225" pin="4"/><net_sink comp="420" pin=0"/></net>

<net id="425"><net_src comp="46" pin="0"/><net_sink comp="420" pin=1"/></net>

<net id="429"><net_src comp="225" pin="4"/><net_sink comp="426" pin=0"/></net>

<net id="434"><net_src comp="426" pin="1"/><net_sink comp="430" pin=1"/></net>

<net id="438"><net_src comp="430" pin="2"/><net_sink comp="435" pin=0"/></net>

<net id="443"><net_src comp="435" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="447"><net_src comp="439" pin="2"/><net_sink comp="444" pin=0"/></net>

<net id="452"><net_src comp="444" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="457"><net_src comp="0" pin="0"/><net_sink comp="453" pin=0"/></net>

<net id="458"><net_src comp="448" pin="2"/><net_sink comp="453" pin=1"/></net>

<net id="463"><net_src comp="426" pin="1"/><net_sink comp="459" pin=1"/></net>

<net id="467"><net_src comp="459" pin="2"/><net_sink comp="464" pin=0"/></net>

<net id="472"><net_src comp="464" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="477"><net_src comp="0" pin="0"/><net_sink comp="473" pin=0"/></net>

<net id="478"><net_src comp="468" pin="2"/><net_sink comp="473" pin=1"/></net>

<net id="482"><net_src comp="210" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="489"><net_src comp="82" pin="0"/><net_sink comp="483" pin=0"/></net>

<net id="490"><net_src comp="479" pin="1"/><net_sink comp="483" pin=1"/></net>

<net id="491"><net_src comp="84" pin="0"/><net_sink comp="483" pin=2"/></net>

<net id="492"><net_src comp="86" pin="0"/><net_sink comp="483" pin=3"/></net>

<net id="496"><net_src comp="479" pin="1"/><net_sink comp="493" pin=0"/></net>

<net id="501"><net_src comp="483" pin="4"/><net_sink comp="497" pin=0"/></net>

<net id="502"><net_src comp="88" pin="0"/><net_sink comp="497" pin=1"/></net>

<net id="507"><net_src comp="493" pin="1"/><net_sink comp="503" pin=0"/></net>

<net id="508"><net_src comp="90" pin="0"/><net_sink comp="503" pin=1"/></net>

<net id="513"><net_src comp="503" pin="2"/><net_sink comp="509" pin=0"/></net>

<net id="514"><net_src comp="497" pin="2"/><net_sink comp="509" pin=1"/></net>

<net id="519"><net_src comp="509" pin="2"/><net_sink comp="515" pin=0"/></net>

<net id="520"><net_src comp="241" pin="2"/><net_sink comp="515" pin=1"/></net>

<net id="526"><net_src comp="515" pin="2"/><net_sink comp="521" pin=0"/></net>

<net id="527"><net_src comp="210" pin="1"/><net_sink comp="521" pin=1"/></net>

<net id="528"><net_src comp="74" pin="0"/><net_sink comp="521" pin=2"/></net>

<net id="532"><net_src comp="106" pin="2"/><net_sink comp="529" pin=0"/></net>

<net id="533"><net_src comp="529" pin="1"/><net_sink comp="288" pin=1"/></net>

<net id="534"><net_src comp="529" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="535"><net_src comp="529" pin="1"/><net_sink comp="321" pin=1"/></net>

<net id="536"><net_src comp="529" pin="1"/><net_sink comp="368" pin=1"/></net>

<net id="540"><net_src comp="112" pin="2"/><net_sink comp="537" pin=0"/></net>

<net id="541"><net_src comp="537" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="542"><net_src comp="537" pin="1"/><net_sink comp="326" pin=1"/></net>

<net id="543"><net_src comp="537" pin="1"/><net_sink comp="359" pin=1"/></net>

<net id="544"><net_src comp="537" pin="1"/><net_sink comp="415" pin=1"/></net>

<net id="548"><net_src comp="118" pin="2"/><net_sink comp="545" pin=0"/></net>

<net id="549"><net_src comp="545" pin="1"/><net_sink comp="335" pin=1"/></net>

<net id="553"><net_src comp="262" pin="4"/><net_sink comp="550" pin=0"/></net>

<net id="554"><net_src comp="550" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="558"><net_src comp="272" pin="2"/><net_sink comp="555" pin=0"/></net>

<net id="562"><net_src comp="278" pin="4"/><net_sink comp="559" pin=0"/></net>

<net id="563"><net_src comp="559" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="567"><net_src comp="288" pin="2"/><net_sink comp="564" pin=0"/></net>

<net id="568"><net_src comp="564" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="569"><net_src comp="564" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="573"><net_src comp="295" pin="1"/><net_sink comp="570" pin=0"/></net>

<net id="574"><net_src comp="570" pin="1"/><net_sink comp="392" pin=1"/></net>

<net id="575"><net_src comp="570" pin="1"/><net_sink comp="468" pin=1"/></net>

<net id="579"><net_src comp="302" pin="1"/><net_sink comp="576" pin=0"/></net>

<net id="580"><net_src comp="576" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="584"><net_src comp="305" pin="1"/><net_sink comp="581" pin=0"/></net>

<net id="585"><net_src comp="581" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="589"><net_src comp="311" pin="1"/><net_sink comp="586" pin=0"/></net>

<net id="590"><net_src comp="586" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="594"><net_src comp="315" pin="2"/><net_sink comp="591" pin=0"/></net>

<net id="595"><net_src comp="591" pin="1"/><net_sink comp="448" pin=1"/></net>

<net id="599"><net_src comp="321" pin="2"/><net_sink comp="596" pin=0"/></net>

<net id="600"><net_src comp="596" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="604"><net_src comp="326" pin="2"/><net_sink comp="601" pin=0"/></net>

<net id="605"><net_src comp="601" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="612"><net_src comp="340" pin="2"/><net_sink comp="609" pin=0"/></net>

<net id="613"><net_src comp="609" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="617"><net_src comp="346" pin="1"/><net_sink comp="614" pin=0"/></net>

<net id="618"><net_src comp="614" pin="1"/><net_sink comp="439" pin=1"/></net>

<net id="622"><net_src comp="354" pin="2"/><net_sink comp="619" pin=0"/></net>

<net id="623"><net_src comp="619" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="627"><net_src comp="359" pin="2"/><net_sink comp="624" pin=0"/></net>

<net id="628"><net_src comp="624" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="635"><net_src comp="373" pin="2"/><net_sink comp="632" pin=0"/></net>

<net id="636"><net_src comp="632" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="640"><net_src comp="397" pin="2"/><net_sink comp="637" pin=0"/></net>

<net id="641"><net_src comp="637" pin="1"/><net_sink comp="136" pin=1"/></net>

<net id="642"><net_src comp="637" pin="1"/><net_sink comp="143" pin=1"/></net>

<net id="646"><net_src comp="143" pin="2"/><net_sink comp="643" pin=0"/></net>

<net id="647"><net_src comp="643" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="651"><net_src comp="403" pin="1"/><net_sink comp="648" pin=0"/></net>

<net id="652"><net_src comp="648" pin="1"/><net_sink comp="247" pin=1"/></net>

<net id="656"><net_src comp="407" pin="1"/><net_sink comp="653" pin=0"/></net>

<net id="657"><net_src comp="653" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="664"><net_src comp="420" pin="2"/><net_sink comp="661" pin=0"/></net>

<net id="665"><net_src comp="661" pin="1"/><net_sink comp="225" pin=2"/></net>

<net id="669"><net_src comp="453" pin="2"/><net_sink comp="666" pin=0"/></net>

<net id="670"><net_src comp="666" pin="1"/><net_sink comp="136" pin=1"/></net>

<net id="671"><net_src comp="666" pin="1"/><net_sink comp="143" pin=1"/></net>

<net id="675"><net_src comp="473" pin="2"/><net_sink comp="672" pin=0"/></net>

<net id="676"><net_src comp="672" pin="1"/><net_sink comp="136" pin=1"/></net>

<net id="677"><net_src comp="672" pin="1"/><net_sink comp="143" pin=1"/></net>

<net id="681"><net_src comp="143" pin="2"/><net_sink comp="678" pin=0"/></net>

<net id="682"><net_src comp="678" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="686"><net_src comp="143" pin="2"/><net_sink comp="683" pin=0"/></net>

<net id="687"><net_src comp="683" pin="1"/><net_sink comp="237" pin=1"/></net>

<net id="691"><net_src comp="237" pin="2"/><net_sink comp="688" pin=0"/></net>

<net id="692"><net_src comp="688" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="696"><net_src comp="232" pin="2"/><net_sink comp="693" pin=0"/></net>

<net id="697"><net_src comp="693" pin="1"/><net_sink comp="214" pin=2"/></net>

<net id="701"><net_src comp="521" pin="3"/><net_sink comp="698" pin=0"/></net>

<net id="702"><net_src comp="698" pin="1"/><net_sink comp="136" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: mem | {41 42 43 44 45 46 47 48 49 50 51 52 53 }
 - Input state : 
	Port: fc_layer : mem | {8 9 10 11 12 13 14 15 18 19 20 21 22 23 24 25 26 }
	Port: fc_layer : input_offset | {1 }
	Port: fc_layer : output_offset | {1 }
	Port: fc_layer : batch_size | {1 }
	Port: fc_layer : num_inputs | {1 }
	Port: fc_layer : num_outputs | {1 }
	Port: fc_layer : enable_relu | {1 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
		tmp_1 : 1
		tmp_6 : 1
		tmp2 : 2
	State 6
		next_mul4 : 1
		next_mul2 : 1
		b_cast : 1
		tmp_7 : 2
		b_1 : 1
		StgValue_99 : 3
		tmp_9_cast : 1
		tmp_10 : 1
		tmp_11 : 2
	State 7
		next_mul : 1
		o_cast : 1
		tmp_12 : 2
		o_1 : 1
		StgValue_114 : 3
		tmp_13_cast : 1
		tmp1 : 2
		tmp1_cast : 3
		tmp_15 : 4
		mem_addr : 5
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
		i_cast : 1
		tmp_17 : 2
		i_1 : 1
		StgValue_141 : 3
		tmp_20_cast : 1
		tmp4 : 2
		tmp4_cast : 3
		tmp3 : 4
		tmp3_cast : 5
		tmp_19 : 6
		mem_addr_1 : 7
		tmp5 : 2
		tmp5_cast : 3
		tmp_20 : 4
		mem_addr_2 : 5
		tmp_25 : 1
		mem_addr_4 : 1
		mem_addr_3 : 1
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
		empty : 1
	State 41
		tmp_23 : 1
		tmp : 1
		notlhs : 2
		notrhs : 2
		tmp_24 : 3
		tmp_26 : 3
		tmp_27 : 3
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|
| Operation|         Functional Unit        |  DSP48E |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|---------|
|          |           grp_fu_247           |    0    |   197   |    70   |
|          |           tmp2_fu_315          |    0    |   191   |    68   |
|          |        next_mul4_fu_321        |    0    |   101   |    38   |
|          |        next_mul2_fu_326        |    0    |   101   |    38   |
|          |           b_1_fu_340           |    0    |    98   |    37   |
|          |          tmp_11_fu_354         |    0    |   191   |    68   |
|          |         next_mul_fu_359        |    0    |   101   |    38   |
|    add   |           o_1_fu_373           |    0    |    98   |    37   |
|          |           tmp1_fu_383          |    0    |   101   |    38   |
|          |          tmp_15_fu_392         |    0    |   191   |    68   |
|          |           i_1_fu_420           |    0    |    98   |    37   |
|          |           tmp4_fu_430          |    0    |   101   |    38   |
|          |           tmp3_fu_439          |    0    |   104   |    39   |
|          |          tmp_19_fu_448         |    0    |   197   |    70   |
|          |           tmp5_fu_459          |    0    |   101   |    38   |
|          |          tmp_20_fu_468         |    0    |   191   |    68   |
|----------|--------------------------------|---------|---------|---------|
|   fadd   |           grp_fu_232           |    2    |   324   |   239   |
|----------|--------------------------------|---------|---------|---------|
|   fmul   |           grp_fu_237           |    3    |   151   |   145   |
|----------|--------------------------------|---------|---------|---------|
|    mul   |           grp_fu_288           |    4    |   166   |    49   |
|----------|--------------------------------|---------|---------|---------|
|   fcmp   |           grp_fu_241           |    0    |    66   |    72   |
|----------|--------------------------------|---------|---------|---------|
|          |          tmp_4_fu_272          |    0    |    0    |    16   |
|          |          tmp_7_fu_335          |    0    |    0    |    16   |
|   icmp   |          tmp_12_fu_368         |    0    |    0    |    16   |
|          |          tmp_17_fu_415         |    0    |    0    |    16   |
|          |          notlhs_fu_497         |    0    |    0    |    4    |
|          |          notrhs_fu_503         |    0    |    0    |    13   |
|----------|--------------------------------|---------|---------|---------|
|  select  |          tmp_27_fu_521         |    0    |    0    |    32   |
|----------|--------------------------------|---------|---------|---------|
|    or    |          tmp_24_fu_509         |    0    |    0    |    2    |
|----------|--------------------------------|---------|---------|---------|
|    and   |          tmp_26_fu_515         |    0    |    0    |    2    |
|----------|--------------------------------|---------|---------|---------|
|          |  enable_relu_read_read_fu_100  |    0    |    0    |    0    |
|          |  num_outputs_read_read_fu_106  |    0    |    0    |    0    |
|          |   num_inputs_read_read_fu_112  |    0    |    0    |    0    |
|   read   |   batch_size_read_read_fu_118  |    0    |    0    |    0    |
|          | output_offset_read_read_fu_124 |    0    |    0    |    0    |
|          |  input_offset_read_read_fu_130 |    0    |    0    |    0    |
|          |         grp_read_fu_143        |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
| writeresp|      grp_writeresp_fu_136      |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |          tmp_5_fu_262          |    0    |    0    |    0    |
|partselect|          tmp_9_fu_278          |    0    |    0    |    0    |
|          |          tmp_23_fu_483         |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |          tmp_3_fu_292          |    0    |    0    |    0    |
|          |          tmp_2_fu_299          |    0    |    0    |    0    |
|          |        tmp_2_cast_fu_302       |    0    |    0    |    0    |
|          |        tmp_3_cast_fu_305       |    0    |    0    |    0    |
|          |          tmp_s_fu_308          |    0    |    0    |    0    |
|   sext   |        tmp_9_cast_fu_346       |    0    |    0    |    0    |
|          |          tmp_10_fu_350         |    0    |    0    |    0    |
|          |        tmp1_cast_fu_388        |    0    |    0    |    0    |
|          |       tmp_17_cast_fu_407       |    0    |    0    |    0    |
|          |        tmp4_cast_fu_435        |    0    |    0    |    0    |
|          |        tmp3_cast_fu_444        |    0    |    0    |    0    |
|          |        tmp5_cast_fu_464        |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |          tmp_1_fu_295          |    0    |    0    |    0    |
|          |          tmp_6_fu_311          |    0    |    0    |    0    |
|          |          b_cast_fu_331         |    0    |    0    |    0    |
|   zext   |          o_cast_fu_364         |    0    |    0    |    0    |
|          |       tmp_13_cast_fu_379       |    0    |    0    |    0    |
|          |          tmp_13_fu_403         |    0    |    0    |    0    |
|          |          i_cast_fu_411         |    0    |    0    |    0    |
|          |       tmp_20_cast_fu_426       |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   trunc  |           tmp_fu_493           |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   Total  |                                |    9    |   2869  |   1412  |
|----------|--------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|       b_1_reg_609      |   31   |
|        b_reg_153       |   31   |
| batch_size_read_reg_545|   32   |
|       i_1_reg_661      |   31   |
|        i_reg_221       |   31   |
|  input_element_reg_678 |   32   |
|   mem_addr_1_reg_666   |   32   |
|   mem_addr_2_reg_672   |   32   |
|    mem_addr_reg_637    |   32   |
|    next_mul2_reg_601   |   32   |
|    next_mul4_reg_596   |   32   |
|    next_mul_reg_624    |   32   |
| num_inputs_read_reg_537|   32   |
|num_outputs_read_reg_529|   32   |
|   num_weights_reg_564  |   32   |
|       o_1_reg_632      |   31   |
|        o_reg_186       |   31   |
|output_element_1_reg_693|   32   |
| output_element_reg_643 |   32   |
|    phi_mul1_reg_164    |   32   |
|    phi_mul3_reg_175    |   32   |
|     phi_mul_reg_198    |   32   |
|         reg_257        |   32   |
|      tmp2_reg_591      |   64   |
|     tmp_11_reg_619     |   64   |
|     tmp_13_reg_648     |   64   |
|     tmp_16_reg_210     |   32   |
|   tmp_17_cast_reg_653  |   33   |
|      tmp_1_reg_570     |   64   |
|     tmp_21_reg_688     |   32   |
|     tmp_27_reg_698     |   32   |
|   tmp_2_cast_reg_576   |   33   |
|   tmp_3_cast_reg_581   |   33   |
|      tmp_4_reg_555     |    1   |
|      tmp_5_reg_550     |   30   |
|      tmp_6_reg_586     |   64   |
|   tmp_9_cast_reg_614   |   34   |
|      tmp_9_reg_559     |   30   |
| weight_element_reg_683 |   32   |
+------------------------+--------+
|          Total         |  1372  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
| grp_writeresp_fu_136 |  p0  |   4  |   1  |    4   ||    9    |
| grp_writeresp_fu_136 |  p1  |   4  |  32  |   128  ||    17   |
| grp_writeresp_fu_136 |  p2  |   3  |  32  |   96   ||    13   |
|    grp_read_fu_143   |  p1  |   3  |  32  |   96   ||    13   |
|       o_reg_186      |  p0  |   2  |  31  |   62   ||    9    |
|    phi_mul_reg_198   |  p0  |   2  |  32  |   64   ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   450  ||   3.42  ||    70   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    9   |    -   |  2869  |  1412  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   70   |
|  Register |    -   |    -   |  1372  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    9   |    3   |  4241  |  1482  |
+-----------+--------+--------+--------+--------+
