

================================================================
== Vitis HLS Report for 'mmult_accel'
================================================================
* Date:           Fri Jul  5 10:10:41 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        mmult_accel
* Solution:       hls (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_22_1_VITIS_LOOP_23_2  |        ?|        ?|         ?|          -|          -|     ?|        no|
        | + VITIS_LOOP_26_3                 |        ?|        ?|        14|          -|          -|     ?|        no|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 32
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 28 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 27 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 13 
27 --> 4 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.88>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [../mm.cpp:18]   --->   Operation 33 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [../mm.cpp:18]   --->   Operation 34 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 35 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (1.00ns)   --->   "%dim_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %dim" [../mm.cpp:4]   --->   Operation 36 'read' 'dim_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 120 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 37 [1/1] (1.00ns)   --->   "%c_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %c" [../mm.cpp:4]   --->   Operation 37 'read' 'c_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 120 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 38 [1/1] (1.00ns)   --->   "%b_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %b" [../mm.cpp:4]   --->   Operation 38 'read' 'b_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 120 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 39 [1/1] (1.00ns)   --->   "%a_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %a" [../mm.cpp:4]   --->   Operation 39 'read' 'a_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 120 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 40 [1/1] (0.88ns)   --->   "%icmp_ln22 = icmp_sgt  i32 %dim_read, i32 0" [../mm.cpp:22]   --->   Operation 40 'icmp' 'icmp_ln22' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %c_read, i32 2, i32 63" [../mm.cpp:22]   --->   Operation 41 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%sext_ln22 = sext i62 %trunc_ln" [../mm.cpp:22]   --->   Operation 42 'sext' 'sext_ln22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%gmem2_addr = getelementptr i32 %gmem2, i64 %sext_ln22" [../mm.cpp:22]   --->   Operation 43 'getelementptr' 'gmem2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.38ns)   --->   "%store_ln0 = store i64 0, i64 %indvar_flatten"   --->   Operation 44 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 45 [1/1] (0.38ns)   --->   "%store_ln18 = store i31 0, i31 %i" [../mm.cpp:18]   --->   Operation 45 'store' 'store_ln18' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 46 [1/1] (0.38ns)   --->   "%store_ln18 = store i32 0, i32 %j" [../mm.cpp:18]   --->   Operation 46 'store' 'store_ln18' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 3.54>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln22_1 = zext i32 %dim_read" [../mm.cpp:22]   --->   Operation 47 'zext' 'zext_ln22_1' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (3.17ns)   --->   "%mul_ln22 = mul i62 %zext_ln22_1, i62 %zext_ln22_1" [../mm.cpp:22]   --->   Operation 48 'mul' 'mul_ln22' <Predicate = (icmp_ln22)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.37ns)   --->   "%empty = select i1 %icmp_ln22, i62 %mul_ln22, i62 0" [../mm.cpp:22]   --->   Operation 49 'select' 'empty' <Predicate = true> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_14" [../mm.cpp:3]   --->   Operation 50 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 65536, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %gmem0"   --->   Operation 52 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 65536, void @empty_3, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %gmem1"   --->   Operation 54 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem2, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 65536, void @empty_4, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem2"   --->   Operation 56 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %a, void @empty_5, i32 4294967295, i32 4294967295, void @empty_6, i32 0, i32 0, void @empty_7, void @empty_8, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_9, i32 4294967295, i32 0, i32 0"   --->   Operation 57 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %a, void @empty_10, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_9, i32 4294967295, i32 0, i32 0"   --->   Operation 58 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %b, void @empty_5, i32 4294967295, i32 4294967295, void @empty_6, i32 0, i32 0, void @empty_7, void @empty_11, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_9, i32 4294967295, i32 0, i32 0"   --->   Operation 59 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %b, void @empty_10, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_9, i32 4294967295, i32 0, i32 0"   --->   Operation 60 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %c, void @empty_5, i32 4294967295, i32 4294967295, void @empty_6, i32 0, i32 0, void @empty_7, void @empty_12, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_9, i32 4294967295, i32 0, i32 0"   --->   Operation 61 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %c, void @empty_10, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_9, i32 4294967295, i32 0, i32 0"   --->   Operation 62 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %dim"   --->   Operation 63 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dim, void @empty_5, i32 4294967295, i32 4294967295, void @empty_6, i32 0, i32 0, void @empty_7, void @empty_13, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 64 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dim, void @empty_10, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 65 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_5, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_7, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 66 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%dim_cast3 = sext i32 %dim_read" [../mm.cpp:4]   --->   Operation 67 'sext' 'dim_cast3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%wide_trip_count = zext i32 %dim_read" [../mm.cpp:4]   --->   Operation 68 'zext' 'wide_trip_count' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln22 = zext i32 %dim_read" [../mm.cpp:22]   --->   Operation 69 'zext' 'zext_ln22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln22_2 = zext i62 %empty" [../mm.cpp:22]   --->   Operation 70 'zext' 'zext_ln22_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (7.30ns)   --->   "%empty_21 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem2_addr, i64 %zext_ln22_2" [../mm.cpp:22]   --->   Operation 71 'writereq' 'empty_21' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 72 [1/1] (3.17ns)   --->   "%mul_ln3 = mul i64 %wide_trip_count, i64 %wide_trip_count" [../mm.cpp:3]   --->   Operation 72 'mul' 'mul_ln3' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln22 = br void %VITIS_LOOP_26_3" [../mm.cpp:22]   --->   Operation 73 'br' 'br_ln22' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.44>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i64 %indvar_flatten" [../mm.cpp:22]   --->   Operation 74 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (1.14ns)   --->   "%icmp_ln22_1 = icmp_eq  i64 %indvar_flatten_load, i64 %mul_ln3" [../mm.cpp:22]   --->   Operation 75 'icmp' 'icmp_ln22_1' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (1.14ns)   --->   "%add_ln22 = add i64 %indvar_flatten_load, i64 1" [../mm.cpp:22]   --->   Operation 76 'add' 'add_ln22' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln22 = br i1 %icmp_ln22_1, void %for.inc21, void %for.end23.loopexit" [../mm.cpp:22]   --->   Operation 77 'br' 'br_ln22' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%j_load = load i32 %j" [../mm.cpp:23]   --->   Operation 78 'load' 'j_load' <Predicate = (!icmp_ln22_1)> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%i_load = load i31 %i" [../mm.cpp:22]   --->   Operation 79 'load' 'i_load' <Predicate = (!icmp_ln22_1)> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.88ns)   --->   "%icmp_ln23 = icmp_eq  i32 %j_load, i32 %dim_read" [../mm.cpp:23]   --->   Operation 80 'icmp' 'icmp_ln23' <Predicate = (!icmp_ln22_1)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 81 [1/1] (0.22ns)   --->   "%select_ln22 = select i1 %icmp_ln23, i32 0, i32 %j_load" [../mm.cpp:22]   --->   Operation 81 'select' 'select_ln22' <Predicate = (!icmp_ln22_1)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 82 [1/1] (0.87ns)   --->   "%add_ln22_2 = add i31 %i_load, i31 1" [../mm.cpp:22]   --->   Operation 82 'add' 'add_ln22_2' <Predicate = (!icmp_ln22_1)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (0.25ns)   --->   "%select_ln22_1 = select i1 %icmp_ln23, i31 %add_ln22_2, i31 %i_load" [../mm.cpp:22]   --->   Operation 83 'select' 'select_ln22_1' <Predicate = (!icmp_ln22_1)> <Delay = 0.25> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln22_3 = zext i31 %select_ln22_1" [../mm.cpp:22]   --->   Operation 84 'zext' 'zext_ln22_3' <Predicate = (!icmp_ln22_1)> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (3.17ns)   --->   "%mul_ln22_1 = mul i63 %zext_ln22_3, i63 %zext_ln22" [../mm.cpp:22]   --->   Operation 85 'mul' 'mul_ln22_1' <Predicate = (!icmp_ln22_1)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln22_4 = zext i63 %mul_ln22_1" [../mm.cpp:22]   --->   Operation 86 'zext' 'zext_ln22_4' <Predicate = (!icmp_ln22_1)> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (1.14ns)   --->   "%add_ln22_1 = add i64 %zext_ln22_4, i64 %a_read" [../mm.cpp:22]   --->   Operation 87 'add' 'add_ln22_1' <Predicate = (!icmp_ln22_1)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%gmem0_addr = getelementptr i8 %gmem0, i64 %add_ln22_1" [../mm.cpp:22]   --->   Operation 88 'getelementptr' 'gmem0_addr' <Predicate = (!icmp_ln22_1)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 89 [8/8] (7.30ns)   --->   "%empty_22 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem0_addr, i64 %wide_trip_count" [../mm.cpp:26]   --->   Operation 89 'readreq' 'empty_22' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 90 [7/8] (7.30ns)   --->   "%empty_22 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem0_addr, i64 %wide_trip_count" [../mm.cpp:26]   --->   Operation 90 'readreq' 'empty_22' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 91 [6/8] (7.30ns)   --->   "%empty_22 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem0_addr, i64 %wide_trip_count" [../mm.cpp:26]   --->   Operation 91 'readreq' 'empty_22' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 92 [5/8] (7.30ns)   --->   "%empty_22 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem0_addr, i64 %wide_trip_count" [../mm.cpp:26]   --->   Operation 92 'readreq' 'empty_22' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 93 [4/8] (7.30ns)   --->   "%empty_22 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem0_addr, i64 %wide_trip_count" [../mm.cpp:26]   --->   Operation 93 'readreq' 'empty_22' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 94 [3/8] (7.30ns)   --->   "%empty_22 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem0_addr, i64 %wide_trip_count" [../mm.cpp:26]   --->   Operation 94 'readreq' 'empty_22' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 95 [2/8] (7.30ns)   --->   "%empty_22 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem0_addr, i64 %wide_trip_count" [../mm.cpp:26]   --->   Operation 95 'readreq' 'empty_22' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 96 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_22_1_VITIS_LOOP_23_2_str"   --->   Operation 96 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln23 = zext i32 %select_ln22" [../mm.cpp:23]   --->   Operation 97 'zext' 'zext_ln23' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 98 [1/1] (0.00ns)   --->   "%specpipeline_ln24 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [../mm.cpp:24]   --->   Operation 98 'specpipeline' 'specpipeline_ln24' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 99 [1/8] (7.30ns)   --->   "%empty_22 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem0_addr, i64 %wide_trip_count" [../mm.cpp:26]   --->   Operation 99 'readreq' 'empty_22' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 100 [1/1] (0.38ns)   --->   "%br_ln26 = br void %for.inc" [../mm.cpp:26]   --->   Operation 100 'br' 'br_ln26' <Predicate = true> <Delay = 0.38>

State 13 <SV = 12> <Delay = 1.26>
ST_13 : Operation 101 [1/1] (0.00ns)   --->   "%k = phi i32 0, void %for.inc21, i32 %add_ln26, void %for.inc.split" [../mm.cpp:26]   --->   Operation 101 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 102 [1/1] (0.00ns)   --->   "%sum = phi i32 0, void %for.inc21, i32 %sum_1, void %for.inc.split"   --->   Operation 102 'phi' 'sum' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 103 [1/1] (0.00ns)   --->   "%phi_mul = phi i63 0, void %for.inc21, i63 %add_ln27_2, void %for.inc.split" [../mm.cpp:27]   --->   Operation 103 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 104 [1/1] (0.88ns)   --->   "%icmp_ln26 = icmp_eq  i32 %k, i32 %dim_read" [../mm.cpp:26]   --->   Operation 104 'icmp' 'icmp_ln26' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 105 [1/1] (0.88ns)   --->   "%add_ln26 = add i32 %k, i32 1" [../mm.cpp:26]   --->   Operation 105 'add' 'add_ln26' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln26 = br i1 %icmp_ln26, void %for.inc.split, void %for.inc18" [../mm.cpp:26]   --->   Operation 106 'br' 'br_ln26' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 107 [1/1] (1.13ns)   --->   "%add_ln27_2 = add i63 %phi_mul, i63 %dim_cast3" [../mm.cpp:27]   --->   Operation 107 'add' 'add_ln27_2' <Predicate = (!icmp_ln26)> <Delay = 1.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln27_1 = zext i63 %phi_mul" [../mm.cpp:27]   --->   Operation 108 'zext' 'zext_ln27_1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_13 : Operation 109 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln27 = add i64 %zext_ln27_1, i64 %b_read" [../mm.cpp:27]   --->   Operation 109 'add' 'add_ln27' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.42> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 110 [1/1] (0.84ns) (root node of TernaryAdder)   --->   "%add_ln27_1 = add i64 %add_ln27, i64 %zext_ln23" [../mm.cpp:27]   --->   Operation 110 'add' 'add_ln27_1' <Predicate = (!icmp_ln26)> <Delay = 0.84> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.42> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 111 [1/1] (0.00ns)   --->   "%gmem1_addr = getelementptr i8 %gmem1, i64 %add_ln27_1" [../mm.cpp:27]   --->   Operation 111 'getelementptr' 'gmem1_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_13 : Operation 112 [1/1] (0.88ns)   --->   "%add_ln23 = add i32 %select_ln22, i32 1" [../mm.cpp:23]   --->   Operation 112 'add' 'add_ln23' <Predicate = (icmp_ln26)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 113 [1/1] (0.38ns)   --->   "%store_ln22 = store i64 %add_ln22, i64 %indvar_flatten" [../mm.cpp:22]   --->   Operation 113 'store' 'store_ln22' <Predicate = (icmp_ln26)> <Delay = 0.38>
ST_13 : Operation 114 [1/1] (0.38ns)   --->   "%store_ln18 = store i31 %select_ln22_1, i31 %i" [../mm.cpp:18]   --->   Operation 114 'store' 'store_ln18' <Predicate = (icmp_ln26)> <Delay = 0.38>
ST_13 : Operation 115 [1/1] (0.38ns)   --->   "%store_ln18 = store i32 %add_ln23, i32 %j" [../mm.cpp:18]   --->   Operation 115 'store' 'store_ln18' <Predicate = (icmp_ln26)> <Delay = 0.38>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 116 [8/8] (7.30ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem1_addr, i64 1" [../mm.cpp:27]   --->   Operation 116 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 117 [7/8] (7.30ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem1_addr, i64 1" [../mm.cpp:27]   --->   Operation 117 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 118 [6/8] (7.30ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem1_addr, i64 1" [../mm.cpp:27]   --->   Operation 118 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 119 [5/8] (7.30ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem1_addr, i64 1" [../mm.cpp:27]   --->   Operation 119 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 120 [4/8] (7.30ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem1_addr, i64 1" [../mm.cpp:27]   --->   Operation 120 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 121 [3/8] (7.30ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem1_addr, i64 1" [../mm.cpp:27]   --->   Operation 121 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 7.30>
ST_20 : Operation 122 [2/8] (7.30ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem1_addr, i64 1" [../mm.cpp:27]   --->   Operation 122 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 7.30>
ST_21 : Operation 123 [1/8] (7.30ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem1_addr, i64 1" [../mm.cpp:27]   --->   Operation 123 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 7.30>
ST_22 : Operation 124 [1/1] (7.30ns)   --->   "%gmem0_addr_read = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem0_addr" [../mm.cpp:27]   --->   Operation 124 'read' 'gmem0_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 125 [1/1] (7.30ns)   --->   "%gmem1_addr_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %gmem1_addr" [../mm.cpp:27]   --->   Operation 125 'read' 'gmem1_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 0.99>
ST_23 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln27 = zext i8 %gmem0_addr_read" [../mm.cpp:27]   --->   Operation 126 'zext' 'zext_ln27' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln27_2 = zext i8 %gmem1_addr_read" [../mm.cpp:27]   --->   Operation 127 'zext' 'zext_ln27_2' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 128 [3/3] (0.99ns) (grouped into DSP with root node sum_1)   --->   "%mul_ln27 = mul i16 %zext_ln27_2, i16 %zext_ln27" [../mm.cpp:27]   --->   Operation 128 'mul' 'mul_ln27' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 24 <SV = 23> <Delay = 0.99>
ST_24 : Operation 129 [2/3] (0.99ns) (grouped into DSP with root node sum_1)   --->   "%mul_ln27 = mul i16 %zext_ln27_2, i16 %zext_ln27" [../mm.cpp:27]   --->   Operation 129 'mul' 'mul_ln27' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 25 <SV = 24> <Delay = 0.64>
ST_25 : Operation 130 [1/3] (0.00ns) (grouped into DSP with root node sum_1)   --->   "%mul_ln27 = mul i16 %zext_ln27_2, i16 %zext_ln27" [../mm.cpp:27]   --->   Operation 130 'mul' 'mul_ln27' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 131 [1/1] (0.00ns) (grouped into DSP with root node sum_1)   --->   "%zext_ln27_3 = zext i16 %mul_ln27" [../mm.cpp:27]   --->   Operation 131 'zext' 'zext_ln27_3' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 132 [2/2] (0.64ns) (root node of the DSP)   --->   "%sum_1 = add i32 %zext_ln27_3, i32 %sum" [../mm.cpp:27]   --->   Operation 132 'add' 'sum_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 26 <SV = 25> <Delay = 0.64>
ST_26 : Operation 133 [1/1] (0.00ns)   --->   "%specloopname_ln26 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [../mm.cpp:26]   --->   Operation 133 'specloopname' 'specloopname_ln26' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 134 [1/2] (0.64ns) (root node of the DSP)   --->   "%sum_1 = add i32 %zext_ln27_3, i32 %sum" [../mm.cpp:27]   --->   Operation 134 'add' 'sum_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 135 [1/1] (0.00ns)   --->   "%br_ln26 = br void %for.inc" [../mm.cpp:26]   --->   Operation 135 'br' 'br_ln26' <Predicate = true> <Delay = 0.00>

State 27 <SV = 13> <Delay = 7.30>
ST_27 : Operation 136 [1/1] (7.30ns)   --->   "%write_ln29 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem2_addr, i32 %sum, i4 15" [../mm.cpp:29]   --->   Operation 136 'write' 'write_ln29' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 137 [1/1] (0.00ns)   --->   "%br_ln23 = br void %VITIS_LOOP_26_3" [../mm.cpp:23]   --->   Operation 137 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>

State 28 <SV = 4> <Delay = 7.30>
ST_28 : Operation 138 [5/5] (7.30ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem2_addr" [../mm.cpp:32]   --->   Operation 138 'writeresp' 'empty_23' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 5> <Delay = 7.30>
ST_29 : Operation 139 [4/5] (7.30ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem2_addr" [../mm.cpp:32]   --->   Operation 139 'writeresp' 'empty_23' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 6> <Delay = 7.30>
ST_30 : Operation 140 [3/5] (7.30ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem2_addr" [../mm.cpp:32]   --->   Operation 140 'writeresp' 'empty_23' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 7> <Delay = 7.30>
ST_31 : Operation 141 [2/5] (7.30ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem2_addr" [../mm.cpp:32]   --->   Operation 141 'writeresp' 'empty_23' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 8> <Delay = 7.30>
ST_32 : Operation 142 [1/5] (7.30ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem2_addr" [../mm.cpp:32]   --->   Operation 142 'writeresp' 'empty_23' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 143 [1/1] (0.00ns)   --->   "%ret_ln32 = ret" [../mm.cpp:32]   --->   Operation 143 'ret' 'ret_ln32' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.880ns
The critical path consists of the following:
	s_axi read operation ('dim_read', ../mm.cpp:4) on port 'dim' (../mm.cpp:4) [28]  (1.000 ns)
	'icmp' operation 1 bit ('icmp_ln22', ../mm.cpp:22) [32]  (0.880 ns)

 <State 2>: 3.542ns
The critical path consists of the following:
	'mul' operation 62 bit ('mul_ln22', ../mm.cpp:22) [37]  (3.170 ns)
	'select' operation 62 bit ('empty', ../mm.cpp:22) [41]  (0.372 ns)

 <State 3>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_21', ../mm.cpp:22) on port 'gmem2' (../mm.cpp:22) [43]  (7.300 ns)

 <State 4>: 5.448ns
The critical path consists of the following:
	'load' operation 32 bit ('j_load', ../mm.cpp:23) on local variable 'j', ../mm.cpp:18 [55]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln23', ../mm.cpp:23) [58]  (0.880 ns)
	'select' operation 31 bit ('select_ln22_1', ../mm.cpp:22) [61]  (0.251 ns)
	'mul' operation 63 bit ('mul_ln22_1', ../mm.cpp:22) [63]  (3.170 ns)
	'add' operation 64 bit ('add_ln22_1', ../mm.cpp:22) [65]  (1.147 ns)

 <State 5>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_22', ../mm.cpp:26) on port 'gmem0' (../mm.cpp:26) [69]  (7.300 ns)

 <State 6>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_22', ../mm.cpp:26) on port 'gmem0' (../mm.cpp:26) [69]  (7.300 ns)

 <State 7>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_22', ../mm.cpp:26) on port 'gmem0' (../mm.cpp:26) [69]  (7.300 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_22', ../mm.cpp:26) on port 'gmem0' (../mm.cpp:26) [69]  (7.300 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_22', ../mm.cpp:26) on port 'gmem0' (../mm.cpp:26) [69]  (7.300 ns)

 <State 10>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_22', ../mm.cpp:26) on port 'gmem0' (../mm.cpp:26) [69]  (7.300 ns)

 <State 11>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_22', ../mm.cpp:26) on port 'gmem0' (../mm.cpp:26) [69]  (7.300 ns)

 <State 12>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_22', ../mm.cpp:26) on port 'gmem0' (../mm.cpp:26) [69]  (7.300 ns)

 <State 13>: 1.267ns
The critical path consists of the following:
	'phi' operation 32 bit ('k', ../mm.cpp:26) with incoming values : ('add_ln26', ../mm.cpp:26) [72]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln26', ../mm.cpp:26) [75]  (0.880 ns)
	'store' operation 0 bit ('store_ln18', ../mm.cpp:18) of variable 'add_ln23', ../mm.cpp:23 on local variable 'j', ../mm.cpp:18 [99]  (0.387 ns)

 <State 14>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem1_load_req', ../mm.cpp:27) on port 'gmem1' (../mm.cpp:27) [87]  (7.300 ns)

 <State 15>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem1_load_req', ../mm.cpp:27) on port 'gmem1' (../mm.cpp:27) [87]  (7.300 ns)

 <State 16>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem1_load_req', ../mm.cpp:27) on port 'gmem1' (../mm.cpp:27) [87]  (7.300 ns)

 <State 17>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem1_load_req', ../mm.cpp:27) on port 'gmem1' (../mm.cpp:27) [87]  (7.300 ns)

 <State 18>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem1_load_req', ../mm.cpp:27) on port 'gmem1' (../mm.cpp:27) [87]  (7.300 ns)

 <State 19>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem1_load_req', ../mm.cpp:27) on port 'gmem1' (../mm.cpp:27) [87]  (7.300 ns)

 <State 20>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem1_load_req', ../mm.cpp:27) on port 'gmem1' (../mm.cpp:27) [87]  (7.300 ns)

 <State 21>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem1_load_req', ../mm.cpp:27) on port 'gmem1' (../mm.cpp:27) [87]  (7.300 ns)

 <State 22>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem0_addr_read', ../mm.cpp:27) on port 'gmem0' (../mm.cpp:27) [80]  (7.300 ns)

 <State 23>: 0.996ns
The critical path consists of the following:
	'mul' operation 16 bit of DSP[92] ('mul_ln27', ../mm.cpp:27) [90]  (0.996 ns)

 <State 24>: 0.996ns
The critical path consists of the following:
	'mul' operation 16 bit of DSP[92] ('mul_ln27', ../mm.cpp:27) [90]  (0.996 ns)

 <State 25>: 0.645ns
The critical path consists of the following:
	'mul' operation 16 bit of DSP[92] ('mul_ln27', ../mm.cpp:27) [90]  (0.000 ns)
	'add' operation 32 bit of DSP[92] ('sum', ../mm.cpp:27) [92]  (0.645 ns)

 <State 26>: 0.645ns
The critical path consists of the following:
	'add' operation 32 bit of DSP[92] ('sum', ../mm.cpp:27) [92]  (0.645 ns)

 <State 27>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln29', ../mm.cpp:29) on port 'gmem2' (../mm.cpp:29) [95]  (7.300 ns)

 <State 28>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_23', ../mm.cpp:32) on port 'gmem2' (../mm.cpp:32) [102]  (7.300 ns)

 <State 29>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_23', ../mm.cpp:32) on port 'gmem2' (../mm.cpp:32) [102]  (7.300 ns)

 <State 30>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_23', ../mm.cpp:32) on port 'gmem2' (../mm.cpp:32) [102]  (7.300 ns)

 <State 31>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_23', ../mm.cpp:32) on port 'gmem2' (../mm.cpp:32) [102]  (7.300 ns)

 <State 32>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_23', ../mm.cpp:32) on port 'gmem2' (../mm.cpp:32) [102]  (7.300 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
