{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1704910597001 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1704910597001 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 10 21:16:36 2024 " "Processing started: Wed Jan 10 21:16:36 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1704910597001 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1704910597001 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MicroprocessorProject -c MicroprocessorProject " "Command: quartus_map --read_settings_files=on --write_settings_files=off MicroprocessorProject -c MicroprocessorProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1704910597001 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1704910597568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file main_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main_module " "Found entity 1: main_module" {  } { { "main_module.sv" "" { Text "C:/Users/srknk/OneDrive/Belgeler/Visual Studio Code/Microprocessors/Quartus2/main_module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1704910597630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1704910597630 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "button.sv " "Can't analyze file -- file button.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1704910597638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegment.sv 1 1 " "Found 1 design units, including 1 entities, in source file sevensegment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sevensegment " "Found entity 1: sevensegment" {  } { { "sevensegment.sv" "" { Text "C:/Users/srknk/OneDrive/Belgeler/Visual Studio Code/Microprocessors/Quartus2/sevensegment.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1704910597642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1704910597642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "button_poll.sv 1 1 " "Found 1 design units, including 1 entities, in source file button_poll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 button_poll " "Found entity 1: button_poll" {  } { { "button_poll.sv" "" { Text "C:/Users/srknk/OneDrive/Belgeler/Visual Studio Code/Microprocessors/Quartus2/button_poll.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1704910597645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1704910597645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "button_int.sv 1 1 " "Found 1 design units, including 1 entities, in source file button_int.sv" { { "Info" "ISGN_ENTITY_NAME" "1 button_int " "Found entity 1: button_int" {  } { { "button_int.sv" "" { Text "C:/Users/srknk/OneDrive/Belgeler/Visual Studio Code/Microprocessors/Quartus2/button_int.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1704910597648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1704910597648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mammal.sv 1 1 " "Found 1 design units, including 1 entities, in source file mammal.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mammal " "Found entity 1: mammal" {  } { { "mammal.sv" "" { Text "C:/Users/srknk/OneDrive/Belgeler/Visual Studio Code/Microprocessors/Quartus2/mammal.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1704910597652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1704910597652 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "button_right_interrupt main_module.sv(41) " "Verilog HDL Implicit Net warning at main_module.sv(41): created implicit net for \"button_right_interrupt\"" {  } { { "main_module.sv" "" { Text "C:/Users/srknk/OneDrive/Belgeler/Visual Studio Code/Microprocessors/Quartus2/main_module.sv" 41 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1704910597653 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main_module " "Elaborating entity \"main_module\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1704910597689 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "119 0 255 main_module.sv(121) " "Verilog HDL warning at main_module.sv(121): number of words (119) in memory file does not match the number of elements in the address range \[0:255\]" {  } { { "main_module.sv" "" { Text "C:/Users/srknk/OneDrive/Belgeler/Visual Studio Code/Microprocessors/Quartus2/main_module.sv" 121 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Quartus II" 0 -1 1704910597694 "|main_module"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevensegment sevensegment:ss1 " "Elaborating entity \"sevensegment\" for hierarchy \"sevensegment:ss1\"" {  } { { "main_module.sv" "ss1" { Text "C:/Users/srknk/OneDrive/Belgeler/Visual Studio Code/Microprocessors/Quartus2/main_module.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704910597718 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 sevensegment.sv(12) " "Verilog HDL assignment warning at sevensegment.sv(12): truncated value with size 32 to match size of target (2)" {  } { { "sevensegment.sv" "" { Text "C:/Users/srknk/OneDrive/Belgeler/Visual Studio Code/Microprocessors/Quartus2/sevensegment.sv" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704910597719 "|main_module|sevensegment:ss1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 sevensegment.sv(15) " "Verilog HDL assignment warning at sevensegment.sv(15): truncated value with size 32 to match size of target (26)" {  } { { "sevensegment.sv" "" { Text "C:/Users/srknk/OneDrive/Belgeler/Visual Studio Code/Microprocessors/Quartus2/sevensegment.sv" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704910597720 "|main_module|sevensegment:ss1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "button_poll button_poll:btnleft " "Elaborating entity \"button_poll\" for hierarchy \"button_poll:btnleft\"" {  } { { "main_module.sv" "btnleft" { Text "C:/Users/srknk/OneDrive/Belgeler/Visual Studio Code/Microprocessors/Quartus2/main_module.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704910597722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "button_int button_int:btnright " "Elaborating entity \"button_int\" for hierarchy \"button_int:btnright\"" {  } { { "main_module.sv" "btnright" { Text "C:/Users/srknk/OneDrive/Belgeler/Visual Studio Code/Microprocessors/Quartus2/main_module.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704910597725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mammal mammal:m1 " "Elaborating entity \"mammal\" for hierarchy \"mammal:m1\"" {  } { { "main_module.sv" "m1" { Text "C:/Users/srknk/OneDrive/Belgeler/Visual Studio Code/Microprocessors/Quartus2/main_module.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704910597728 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 mammal.sv(53) " "Verilog HDL assignment warning at mammal.sv(53): truncated value with size 32 to match size of target (12)" {  } { { "mammal.sv" "" { Text "C:/Users/srknk/OneDrive/Belgeler/Visual Studio Code/Microprocessors/Quartus2/mammal.sv" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704910597733 "|main_module|mammal:m1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 mammal.sv(58) " "Verilog HDL assignment warning at mammal.sv(58): truncated value with size 32 to match size of target (12)" {  } { { "mammal.sv" "" { Text "C:/Users/srknk/OneDrive/Belgeler/Visual Studio Code/Microprocessors/Quartus2/mammal.sv" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704910597734 "|main_module|mammal:m1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 mammal.sv(98) " "Verilog HDL assignment warning at mammal.sv(98): truncated value with size 32 to match size of target (16)" {  } { { "mammal.sv" "" { Text "C:/Users/srknk/OneDrive/Belgeler/Visual Studio Code/Microprocessors/Quartus2/mammal.sv" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704910597734 "|main_module|mammal:m1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 mammal.sv(106) " "Verilog HDL assignment warning at mammal.sv(106): truncated value with size 32 to match size of target (16)" {  } { { "mammal.sv" "" { Text "C:/Users/srknk/OneDrive/Belgeler/Visual Studio Code/Microprocessors/Quartus2/mammal.sv" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704910597734 "|main_module|mammal:m1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 mammal.sv(119) " "Verilog HDL assignment warning at mammal.sv(119): truncated value with size 32 to match size of target (16)" {  } { { "mammal.sv" "" { Text "C:/Users/srknk/OneDrive/Belgeler/Visual Studio Code/Microprocessors/Quartus2/mammal.sv" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704910597734 "|main_module|mammal:m1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 mammal.sv(128) " "Verilog HDL assignment warning at mammal.sv(128): truncated value with size 32 to match size of target (16)" {  } { { "mammal.sv" "" { Text "C:/Users/srknk/OneDrive/Belgeler/Visual Studio Code/Microprocessors/Quartus2/mammal.sv" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704910597734 "|main_module|mammal:m1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 mammal.sv(141) " "Verilog HDL assignment warning at mammal.sv(141): truncated value with size 32 to match size of target (16)" {  } { { "mammal.sv" "" { Text "C:/Users/srknk/OneDrive/Belgeler/Visual Studio Code/Microprocessors/Quartus2/mammal.sv" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704910597734 "|main_module|mammal:m1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 mammal.sv(147) " "Verilog HDL assignment warning at mammal.sv(147): truncated value with size 32 to match size of target (16)" {  } { { "mammal.sv" "" { Text "C:/Users/srknk/OneDrive/Belgeler/Visual Studio Code/Microprocessors/Quartus2/mammal.sv" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704910597734 "|main_module|mammal:m1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 mammal.sv(158) " "Verilog HDL assignment warning at mammal.sv(158): truncated value with size 32 to match size of target (16)" {  } { { "mammal.sv" "" { Text "C:/Users/srknk/OneDrive/Belgeler/Visual Studio Code/Microprocessors/Quartus2/mammal.sv" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704910597734 "|main_module|mammal:m1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 mammal.sv(163) " "Verilog HDL assignment warning at mammal.sv(163): truncated value with size 32 to match size of target (16)" {  } { { "mammal.sv" "" { Text "C:/Users/srknk/OneDrive/Belgeler/Visual Studio Code/Microprocessors/Quartus2/mammal.sv" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704910597734 "|main_module|mammal:m1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 12 mammal.sv(169) " "Verilog HDL assignment warning at mammal.sv(169): truncated value with size 16 to match size of target (12)" {  } { { "mammal.sv" "" { Text "C:/Users/srknk/OneDrive/Belgeler/Visual Studio Code/Microprocessors/Quartus2/mammal.sv" 169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704910597734 "|main_module|mammal:m1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 mammal.sv(238) " "Verilog HDL assignment warning at mammal.sv(238): truncated value with size 32 to match size of target (16)" {  } { { "mammal.sv" "" { Text "C:/Users/srknk/OneDrive/Belgeler/Visual Studio Code/Microprocessors/Quartus2/mammal.sv" 238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704910597734 "|main_module|mammal:m1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 mammal.sv(239) " "Verilog HDL assignment warning at mammal.sv(239): truncated value with size 32 to match size of target (16)" {  } { { "mammal.sv" "" { Text "C:/Users/srknk/OneDrive/Belgeler/Visual Studio Code/Microprocessors/Quartus2/mammal.sv" 239 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704910597734 "|main_module|mammal:m1"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "memory " "RAM logic \"memory\" is uninferred due to asynchronous read logic" {  } { { "main_module.sv" "memory" { Text "C:/Users/srknk/OneDrive/Belgeler/Visual Studio Code/Microprocessors/Quartus2/main_module.sv" 20 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1704910598102 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1704910598102 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/srknk/OneDrive/Belgeler/Visual Studio Code/Microprocessors/Quartus2/db/MicroprocessorProject.ram0_main_module_7115dfaa.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/srknk/OneDrive/Belgeler/Visual Studio Code/Microprocessors/Quartus2/db/MicroprocessorProject.ram0_main_module_7115dfaa.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Quartus II" 0 -1 1704910598628 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1704910606291 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "10 " "10 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1704910612235 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1704910612866 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1704910612866 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7940 " "Implemented 7940 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1704910613793 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1704910613793 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7926 " "Implemented 7926 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1704910613793 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1704910613793 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4666 " "Peak virtual memory: 4666 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1704910613839 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 10 21:16:53 2024 " "Processing ended: Wed Jan 10 21:16:53 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1704910613839 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1704910613839 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1704910613839 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1704910613839 ""}
