(pcb "E:\Libraries\Documents\DES-Multiplier\Des-Multiplier\Des-MultiplierJ.dsn"
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "(5.1.10)-1")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  200000 -153000  100000 -153000  100000 -53000  200000 -53000
            200000 -153000)
    )
    (keepout "" (polygon F.Cu 0  134200 -133900  128600 -133900  128600 -130900  134200 -130900
            134200 -133900))
    (via "Via[0-1]_800:400_um")
    (rule
      (width 250)
      (clearance 200.1)
      (clearance 200.1 (type default_smd))
      (clearance 50 (type smd_smd))
    )
  )
  (placement
    (component Connector_PinHeader_2.54mm:PinHeader_1x02_P2.54mm_Vertical
      (place Power 135000 -57600 front 0 (PN Conn_01x02_Male))
      (place Control 129200 -57600 front 0 (PN Conn_01x02_Male))
    )
    (component Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P7.62mm_Horizontal
      (place J5 127600 -132400 front 0 (PN R))
      (place R20 131200 -150820 front 90 (PN 330))
      (place R19 136200 -150800 front 90 (PN 330))
      (place R18 141200 -150800 front 90 (PN 330))
      (place R17 104800 -70400 front 270 (PN 1K))
      (place R16 109800 -70200 front 270 (PN 1K))
      (place R15 114800 -70200 front 270 (PN 1K))
      (place R14 119600 -70200 front 270 (PN 1K))
      (place R13 126600 -127800 front 0 (PN 1K))
      (place R12 126600 -123000 front 0 (PN 1K))
      (place R11 126600 -118200 front 0 (PN 1K))
      (place R10 126600 -113200 front 0 (PN 1K))
      (place R9 146200 -150820 front 90 (PN 330))
      (place R8 151200 -150800 front 90 (PN 330))
      (place R7 156200 -150800 front 90 (PN 330))
      (place R6 161200 -150800 front 90 (PN 330))
      (place R5 166200 -150800 front 90 (PN 330))
      (place R4 174200 -100800 front 0 (PN 1M))
      (place R3 182400 -95400 front 90 (PN 1K))
      (place R2 132000 -83400 front 270 (PN 1K))
      (place R1 118200 -83400 front 0 (PN 1K))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_1x08_P2.54mm_Vertical
      (place Output 103800 -56400 front 90 (PN Conn_01x08_Male))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_1x04_P2.54mm_Vertical
      (place "A Input" 102600 -62100 front 90 (PN Conn_01x04_Male))
      (place "B Input" 114600 -62100 front 90 (PN Conn_01x04_Male))
    )
    (component Module:Arduino_Nano
      (place A1 157240 -95560 front 180 (PN Arduino_Nano_Every))
    )
    (component "Package_DIP:DIP-8_W7.62mm"
      (place "A Input Switch" 131318 -108712 front 90 (PN SW_DIP_x04))
      (place "B Input Switch" 160528 -108712 front 90 (PN SW_DIP_x04))
      (place U2 162800 -86800 front 0 (PN NE555P))
      (place U1 118000 -100800 front 90 (PN NE555P))
    )
    (component Capacitor_THT:C_Disc_D5.0mm_W2.5mm_P2.50mm
      (place C5 168200 -115000 front 270 (PN 10n))
      (place C4 174800 -89200 front 0 (PN 100n))
      (place C3 174800 -94600 front 0 (PN 10n))
      (place C2 120400 -88600 front 180 (PN 10n))
      (place C1 126600 -88600 front 180 (PN 10n))
    )
    (component "Package_DIP:DIP-14_W7.62mm"
      (place U14 186800 -133400 front 0 (PN 74HC00))
      (place U13 187000 -110000 front 0 (PN 74HC00))
      (place U11 187000 -87660 front 0 (PN 74HC00))
      (place U10 173200 -110000 front 0 (PN 74HC00))
    )
    (component "Package_DIP:DIP-16_W7.62mm"
      (place U12 115570 -130810 front 0 (PN 74LS194))
      (place U9 173000 -131800 front 0 (PN 74LS175))
      (place U8 104200 -107000 front 0 (PN 74LS283))
      (place U7 104140 -130810 front 0 (PN 74LS194))
      (place U4 115600 -106860 front 0 (PN 74LS283))
      (place U3 104200 -83000 front 0 (PN 74LS194))
    )
    (component "Package_DIP:DIP-20_W7.62mm"
      (place U6 138590 -132400 front 90 (PN 74LS244))
      (place U5 138590 -121900 front 90 (PN 74LS273))
    )
    (component Button_Switch_THT:SW_PUSH_6mm
      (place Multiply 146500 -105000 front 0 (PN SW_Push))
    )
    (component LED_THT:LED_D3.0mm
      (place D8 131200 -138150 front 0 (PN LED))
      (place D7 136200 -138150 front 0 (PN LED))
      (place D6 141200 -138150 front 0 (PN LED))
      (place D5 146200 -138150 front 0 (PN LED))
      (place D4 151200 -138150 front 0 (PN LED))
      (place D3 156200 -138150 front 0 (PN LED))
      (place D2 161200 -138150 front 0 (PN LED))
      (place D1 166200 -138150 front 0 (PN LED))
    )
  )
  (library
    (image Connector_PinHeader_2.54mm:PinHeader_1x02_P2.54mm_Vertical
      (outline (path signal 100  -635 1270  1270 1270))
      (outline (path signal 100  1270 1270  1270 -3810))
      (outline (path signal 100  1270 -3810  -1270 -3810))
      (outline (path signal 100  -1270 -3810  -1270 635))
      (outline (path signal 100  -1270 635  -635 1270))
      (outline (path signal 120  -1330 -3870  1330 -3870))
      (outline (path signal 120  -1330 -1270  -1330 -3870))
      (outline (path signal 120  1330 -1270  1330 -3870))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 50  -1800 1800  -1800 -4350))
      (outline (path signal 50  -1800 -4350  1800 -4350))
      (outline (path signal 50  1800 -4350  1800 1800))
      (outline (path signal 50  1800 1800  -1800 1800))
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
    )
    (image Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P7.62mm_Horizontal
      (outline (path signal 100  660 1250  660 -1250))
      (outline (path signal 100  660 -1250  6960 -1250))
      (outline (path signal 100  6960 -1250  6960 1250))
      (outline (path signal 100  6960 1250  660 1250))
      (outline (path signal 100  0 0  660 0))
      (outline (path signal 100  7620 0  6960 0))
      (outline (path signal 120  540 1040  540 1370))
      (outline (path signal 120  540 1370  7080 1370))
      (outline (path signal 120  7080 1370  7080 1040))
      (outline (path signal 120  540 -1040  540 -1370))
      (outline (path signal 120  540 -1370  7080 -1370))
      (outline (path signal 120  7080 -1370  7080 -1040))
      (outline (path signal 50  -1050 1500  -1050 -1500))
      (outline (path signal 50  -1050 -1500  8670 -1500))
      (outline (path signal 50  8670 -1500  8670 1500))
      (outline (path signal 50  8670 1500  -1050 1500))
      (pin Oval[A]Pad_1600x1600_um 2 7620 0)
      (pin Round[A]Pad_1600_um 1 0 0)
    )
    (image Connector_PinHeader_2.54mm:PinHeader_1x08_P2.54mm_Vertical
      (outline (path signal 100  -635 1270  1270 1270))
      (outline (path signal 100  1270 1270  1270 -19050))
      (outline (path signal 100  1270 -19050  -1270 -19050))
      (outline (path signal 100  -1270 -19050  -1270 635))
      (outline (path signal 100  -1270 635  -635 1270))
      (outline (path signal 120  -1330 -19110  1330 -19110))
      (outline (path signal 120  -1330 -1270  -1330 -19110))
      (outline (path signal 120  1330 -1270  1330 -19110))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 50  -1800 1800  -1800 -19550))
      (outline (path signal 50  -1800 -19550  1800 -19550))
      (outline (path signal 50  1800 -19550  1800 1800))
      (outline (path signal 50  1800 1800  -1800 1800))
      (pin Oval[A]Pad_1700x1700_um 8 0 -17780)
      (pin Oval[A]Pad_1700x1700_um 7 0 -15240)
      (pin Oval[A]Pad_1700x1700_um 6 0 -12700)
      (pin Oval[A]Pad_1700x1700_um 5 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 4 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 3 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
    )
    (image Connector_PinHeader_2.54mm:PinHeader_1x04_P2.54mm_Vertical
      (outline (path signal 100  -635 1270  1270 1270))
      (outline (path signal 100  1270 1270  1270 -8890))
      (outline (path signal 100  1270 -8890  -1270 -8890))
      (outline (path signal 100  -1270 -8890  -1270 635))
      (outline (path signal 100  -1270 635  -635 1270))
      (outline (path signal 120  -1330 -8950  1330 -8950))
      (outline (path signal 120  -1330 -1270  -1330 -8950))
      (outline (path signal 120  1330 -1270  1330 -8950))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 50  -1800 1800  -1800 -9400))
      (outline (path signal 50  -1800 -9400  1800 -9400))
      (outline (path signal 50  1800 -9400  1800 1800))
      (outline (path signal 50  1800 1800  -1800 1800))
      (pin Oval[A]Pad_1700x1700_um 4 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 3 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
    )
    (image Module:Arduino_Nano
      (outline (path signal 120  1270 -1270  1270 1270))
      (outline (path signal 120  1270 1270  -1400 1270))
      (outline (path signal 120  -1400 -1270  -1400 -39500))
      (outline (path signal 120  -1400 3940  -1400 1270))
      (outline (path signal 120  13970 1270  16640 1270))
      (outline (path signal 120  13970 1270  13970 -36830))
      (outline (path signal 120  13970 -36830  16640 -36830))
      (outline (path signal 120  1270 -1270  -1400 -1270))
      (outline (path signal 120  1270 -1270  1270 -36830))
      (outline (path signal 120  1270 -36830  -1400 -36830))
      (outline (path signal 100  3810 -31750  11430 -31750))
      (outline (path signal 100  11430 -31750  11430 -41910))
      (outline (path signal 100  11430 -41910  3810 -41910))
      (outline (path signal 100  3810 -41910  3810 -31750))
      (outline (path signal 120  -1400 -39500  16640 -39500))
      (outline (path signal 120  16640 -39500  16640 3940))
      (outline (path signal 120  16640 3940  -1400 3940))
      (outline (path signal 100  16510 -39370  -1270 -39370))
      (outline (path signal 100  -1270 -39370  -1270 2540))
      (outline (path signal 100  -1270 2540  0 3810))
      (outline (path signal 100  0 3810  16510 3810))
      (outline (path signal 100  16510 3810  16510 -39370))
      (outline (path signal 50  -1530 4060  16750 4060))
      (outline (path signal 50  -1530 4060  -1530 -42160))
      (outline (path signal 50  16750 -42160  16750 4060))
      (outline (path signal 50  16750 -42160  -1530 -42160))
      (pin Oval[A]Pad_1600x1600_um 16 15240 -35560)
      (pin Oval[A]Pad_1600x1600_um 15 0 -35560)
      (pin Oval[A]Pad_1600x1600_um 30 15240 0)
      (pin Oval[A]Pad_1600x1600_um 14 0 -33020)
      (pin Oval[A]Pad_1600x1600_um 29 15240 -2540)
      (pin Oval[A]Pad_1600x1600_um 13 0 -30480)
      (pin Oval[A]Pad_1600x1600_um 28 15240 -5080)
      (pin Oval[A]Pad_1600x1600_um 12 0 -27940)
      (pin Oval[A]Pad_1600x1600_um 27 15240 -7620)
      (pin Oval[A]Pad_1600x1600_um 11 0 -25400)
      (pin Oval[A]Pad_1600x1600_um 26 15240 -10160)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 25 15240 -12700)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 24 15240 -15240)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 23 15240 -17780)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 22 15240 -20320)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 21 15240 -22860)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 20 15240 -25400)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 19 15240 -27940)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 18 15240 -30480)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 17 15240 -33020)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image "Package_DIP:DIP-8_W7.62mm"
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  6985 1270  6985 -8890))
      (outline (path signal 100  6985 -8890  635 -8890))
      (outline (path signal 100  635 -8890  635 270))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 120  1160 1330  1160 -8950))
      (outline (path signal 120  1160 -8950  6460 -8950))
      (outline (path signal 120  6460 -8950  6460 1330))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 50  -1100 1550  -1100 -9150))
      (outline (path signal 50  -1100 -9150  8700 -9150))
      (outline (path signal 50  8700 -9150  8700 1550))
      (outline (path signal 50  8700 1550  -1100 1550))
      (pin Oval[A]Pad_1600x1600_um 8 7620 0)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 7 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 6 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 5 7620 -7620)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image Capacitor_THT:C_Disc_D5.0mm_W2.5mm_P2.50mm
      (outline (path signal 100  -1250 1250  -1250 -1250))
      (outline (path signal 100  -1250 -1250  3750 -1250))
      (outline (path signal 100  3750 -1250  3750 1250))
      (outline (path signal 100  3750 1250  -1250 1250))
      (outline (path signal 120  -1370 1370  3870 1370))
      (outline (path signal 120  -1370 -1370  3870 -1370))
      (outline (path signal 120  -1370 1370  -1370 -1370))
      (outline (path signal 120  3870 1370  3870 -1370))
      (outline (path signal 50  -1500 1500  -1500 -1500))
      (outline (path signal 50  -1500 -1500  4000 -1500))
      (outline (path signal 50  4000 -1500  4000 1500))
      (outline (path signal 50  4000 1500  -1500 1500))
      (pin Round[A]Pad_1600_um 2 2500 0)
      (pin Round[A]Pad_1600_um 1 0 0)
    )
    (image "Package_DIP:DIP-14_W7.62mm"
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  6985 1270  6985 -16510))
      (outline (path signal 100  6985 -16510  635 -16510))
      (outline (path signal 100  635 -16510  635 270))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 120  1160 1330  1160 -16570))
      (outline (path signal 120  1160 -16570  6460 -16570))
      (outline (path signal 120  6460 -16570  6460 1330))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 50  -1100 1550  -1100 -16800))
      (outline (path signal 50  -1100 -16800  8700 -16800))
      (outline (path signal 50  8700 -16800  8700 1550))
      (outline (path signal 50  8700 1550  -1100 1550))
      (pin Oval[A]Pad_1600x1600_um 14 7620 0)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 10 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 9 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 8 7620 -15240)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image "Package_DIP:DIP-16_W7.62mm"
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  6985 1270  6985 -19050))
      (outline (path signal 100  6985 -19050  635 -19050))
      (outline (path signal 100  635 -19050  635 270))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 120  1160 1330  1160 -19110))
      (outline (path signal 120  1160 -19110  6460 -19110))
      (outline (path signal 120  6460 -19110  6460 1330))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 50  -1100 1550  -1100 -19300))
      (outline (path signal 50  -1100 -19300  8700 -19300))
      (outline (path signal 50  8700 -19300  8700 1550))
      (outline (path signal 50  8700 1550  -1100 1550))
      (pin Oval[A]Pad_1600x1600_um 16 7620 0)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 15 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 14 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 10 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 9 7620 -17780)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image "Package_DIP:DIP-20_W7.62mm"
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  6985 1270  6985 -24130))
      (outline (path signal 100  6985 -24130  635 -24130))
      (outline (path signal 100  635 -24130  635 270))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 120  1160 1330  1160 -24190))
      (outline (path signal 120  1160 -24190  6460 -24190))
      (outline (path signal 120  6460 -24190  6460 1330))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 50  -1100 1550  -1100 -24400))
      (outline (path signal 50  -1100 -24400  8700 -24400))
      (outline (path signal 50  8700 -24400  8700 1550))
      (outline (path signal 50  8700 1550  -1100 1550))
      (pin Oval[A]Pad_1600x1600_um 20 7620 0)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 19 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 18 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 17 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 16 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 15 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 14 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -17780)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -20320)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -22860)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image Button_Switch_THT:SW_PUSH_6mm
      (outline (path signal 100  3250 750  6250 750))
      (outline (path signal 100  6250 750  6250 -5250))
      (outline (path signal 100  6250 -5250  250 -5250))
      (outline (path signal 100  250 -5250  250 750))
      (outline (path signal 100  250 750  3250 750))
      (outline (path signal 50  7750 -6000  8000 -6000))
      (outline (path signal 50  8000 -6000  8000 -5750))
      (outline (path signal 50  7750 1500  8000 1500))
      (outline (path signal 50  8000 1500  8000 1250))
      (outline (path signal 50  -1500 1250  -1500 1500))
      (outline (path signal 50  -1500 1500  -1250 1500))
      (outline (path signal 50  -1500 -5750  -1500 -6000))
      (outline (path signal 50  -1500 -6000  -1250 -6000))
      (outline (path signal 50  -1250 1500  7750 1500))
      (outline (path signal 50  -1500 -5750  -1500 1250))
      (outline (path signal 50  7750 -6000  -1250 -6000))
      (outline (path signal 50  8000 1250  8000 -5750))
      (outline (path signal 120  1000 -5500  5500 -5500))
      (outline (path signal 120  -250 -1500  -250 -3000))
      (outline (path signal 120  5500 1000  1000 1000))
      (outline (path signal 120  6750 -3000  6750 -1500))
      (outline (path signal 100  5265.56 -2250  5183.92 -2817.85  4945.6 -3339.7  4569.91 -3773.26
            4087.3 -4083.42  3536.84 -4245.05  2963.16 -4245.05  2412.7 -4083.42
            1930.09 -3773.26  1554.4 -3339.7  1316.08 -2817.85  1234.44 -2250
            1316.08 -1682.15  1554.4 -1160.3  1930.09 -726.738  2412.7 -416.578
            2963.16 -254.951  3536.84 -254.951  4087.3 -416.578  4569.91 -726.738
            4945.6 -1160.3  5183.92 -1682.15  5265.56 -2250))
      (pin Round[A]Pad_2000_um (rotate 90) 1 6500 0)
      (pin Round[A]Pad_2000_um (rotate 90) 2 6500 -4500)
      (pin Round[A]Pad_2000_um (rotate 90) 1@1 0 0)
      (pin Round[A]Pad_2000_um (rotate 90) 2@1 0 -4500)
    )
    (image LED_THT:LED_D3.0mm
      (outline (path signal 100  2770 0  2688.73 -487.049  2453.71 -921.319  2090.42 -1255.75
            1638.23 -1454.1  1146.13 -1494.88  667.457 -1373.66  254.078 -1103.59
            -49.211 -713.921  -209.542 -246.892  -209.542 246.892  -49.211 713.921
            254.078 1103.59  667.457 1373.66  1146.13 1494.88  1638.23 1454.1
            2090.42 1255.75  2453.71 921.319  2688.73 487.049  2770 0))
      (outline (path signal 100  -230 1166.19  -230 -1166.19))
      (outline (path signal 120  -290 1236  -290 1080))
      (outline (path signal 120  -290 -1080  -290 -1236))
      (outline (path signal 50  -1150 2250  -1150 -2250))
      (outline (path signal 50  -1150 -2250  3700 -2250))
      (outline (path signal 50  3700 -2250  3700 2250))
      (outline (path signal 50  3700 2250  -1150 2250))
      (pin Round[A]Pad_1800_um 2 2540 0)
      (pin Rect[A]Pad_1800x1800_um 1 0 0)
    )
    (padstack Round[A]Pad_1600_um
      (shape (circle F.Cu 1600))
      (shape (circle B.Cu 1600))
      (attach off)
    )
    (padstack Round[A]Pad_1800_um
      (shape (circle F.Cu 1800))
      (shape (circle B.Cu 1800))
      (attach off)
    )
    (padstack Round[A]Pad_2000_um
      (shape (circle F.Cu 2000))
      (shape (circle B.Cu 2000))
      (attach off)
    )
    (padstack Oval[A]Pad_1600x1600_um
      (shape (path F.Cu 1600  0 0  0 0))
      (shape (path B.Cu 1600  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1700x1700_um
      (shape (path F.Cu 1700  0 0  0 0))
      (shape (path B.Cu 1700  0 0  0 0))
      (attach off)
    )
    (padstack Rect[A]Pad_1600x1600_um
      (shape (rect F.Cu -800 -800 800 800))
      (shape (rect B.Cu -800 -800 800 800))
      (attach off)
    )
    (padstack Rect[A]Pad_1700x1700_um
      (shape (rect F.Cu -850 -850 850 850))
      (shape (rect B.Cu -850 -850 850 850))
      (attach off)
    )
    (padstack Rect[A]Pad_1800x1800_um
      (shape (rect F.Cu -900 -900 900 900))
      (shape (rect B.Cu -900 -900 900 900))
      (attach off)
    )
    (padstack "Via[0-1]_800:400_um"
      (shape (circle F.Cu 800))
      (shape (circle B.Cu 800))
      (attach off)
    )
  )
  (network
    (net GND
      (pins Power-2 A1-29 A1-4 C5-2 U14-7 U13-7 U12-8 U12-6 U12-5 U12-4 U12-3 U11-7
        U10-7 U9-8 U8-8 U7-8 U7-2 U6-10 U5-10 U4-8 U4-7 U3-8 U3-7 U2-1 U1-1 Multiply-1
        Multiply-1@1 R20-1 R19-1 R18-1 R17-2 R16-2 R15-2 R14-2 R13-2 R12-2 R11-2 R10-2
        R9-1 R8-1 R7-1 R6-1 R5-1 C4-2 C3-2 C2-2 C1-2)
    )
    (net "Net-(C1-Pad1)"
      (pins U1-5 C1-1)
    )
    (net "Net-(C2-Pad1)"
      (pins U1-6 U1-2 R2-2 C2-1)
    )
    (net "Net-(C3-Pad1)"
      (pins U2-5 C3-1)
    )
    (net "Net-(C4-Pad1)"
      (pins U2-7 U2-6 R4-2 C4-1)
    )
    (net "Net-(D1-Pad1)"
      (pins R5-2 D1-1)
    )
    (net "Net-(D2-Pad1)"
      (pins R6-2 D2-1)
    )
    (net "Net-(D3-Pad1)"
      (pins R7-2 D3-1)
    )
    (net "Net-(D4-Pad1)"
      (pins R8-2 D4-1)
    )
    (net "Net-(D5-Pad1)"
      (pins R9-2 D5-1)
    )
    (net "Net-(D6-Pad1)"
      (pins R18-2 D6-1)
    )
    (net "Net-(D7-Pad1)"
      (pins R19-2 D7-1)
    )
    (net "Net-(D8-Pad1)"
      (pins R20-2 D8-1)
    )
    (net "Net-(R1-Pad2)"
      (pins U1-7 R2-1 R1-2)
    )
    (net +5V
      (pins Power-1 A1-30 "A Input Switch"-4 "A Input Switch"-3 "A Input Switch"-2
        "A Input Switch"-1 "B Input Switch"-4 "B Input Switch"-3 "B Input Switch"-2
        "B Input Switch"-1 U14-14 U13-14 U12-16 U12-9 U12-1 U11-14 U10-14 U9-16 U9-1
        U8-16 U7-16 U7-9 U7-1 U6-20 U5-20 U4-16 U3-16 U3-9 U3-1 U2-8 U2-4 U1-8 U1-4
        R4-1 R3-1 R1-1)
    )
    (net "Net-(R3-Pad2)"
      (pins U2-2 Multiply-2 Multiply-2@1 R3-2)
    )
    (net /A3
      (pins "B Input"-4 A1-10 "B Input Switch"-5 U3-3 R10-1)
    )
    (net /A2
      (pins "B Input"-3 A1-11 "B Input Switch"-6 U3-4 R11-1)
    )
    (net /A1
      (pins "B Input"-2 A1-12 "B Input Switch"-7 U3-5 R12-1)
    )
    (net /A0
      (pins "B Input"-1 A1-13 "B Input Switch"-8 U3-6 R13-1)
    )
    (net /B3
      (pins "A Input"-4 A1-22 "A Input Switch"-5 U7-6 R14-1)
    )
    (net /B2
      (pins "A Input"-3 A1-21 "A Input Switch"-6 U7-5 R15-1)
    )
    (net /B1
      (pins "A Input"-2 A1-20 "A Input Switch"-7 U7-4 R16-1)
    )
    (net /B0
      (pins "A Input"-1 A1-19 "A Input Switch"-8 U7-3 R17-1)
    )
    (net /CLK
      (pins U13-13 U12-11 U11-13 U9-9 U7-11 U3-11 U1-3)
    )
    (net /Go
      (pins Control-1 A1-9 U10-1 U9-13 U2-3)
    )
    (net "Net-(U3-Pad15)"
      (pins U3-15)
    )
    (net "Net-(U3-Pad14)"
      (pins U3-14)
    )
    (net "Net-(U3-Pad13)"
      (pins U3-13)
    )
    (net /Astatus
      (pins U11-5 U3-12)
    )
    (net /~Ashift~\Load
      (pins A1-8 U13-3 U12-10 U7-10 U3-10)
    )
    (net "Net-(U3-Pad2)"
      (pins U3-2)
    )
    (net /Bout2
      (pins U7-13 U4-15)
    )
    (net /Acc2
      (pins U6-6 U5-6 U4-14)
    )
    (net /Bout0
      (pins U7-15 U4-6)
    )
    (net "Net-(U4-Pad13)"
      (pins U5-7 U4-13)
    )
    (net /Acc0
      (pins U6-2 U5-2 U4-5)
    )
    (net /Acc3
      (pins U6-8 U5-9 U4-12)
    )
    (net "Net-(U4-Pad4)"
      (pins U5-3 U4-4)
    )
    (net /Bout3
      (pins U12-2 U7-12 U4-11)
    )
    (net /Acc1
      (pins U6-4 U5-5 U4-3)
    )
    (net "Net-(U4-Pad10)"
      (pins U5-8 U4-10)
    )
    (net /Bout1
      (pins U7-14 U4-2)
    )
    (net "Net-(U4-Pad9)"
      (pins U8-7 U4-9)
    )
    (net "Net-(U4-Pad1)"
      (pins U5-4 U4-1)
    )
    (net /Acc7
      (pins U8-5 U6-17 U5-19)
    )
    (net "Net-(U5-Pad18)"
      (pins U8-10 U5-18)
    )
    (net "Net-(U5-Pad17)"
      (pins U8-13 U5-17)
    )
    (net /Acc6
      (pins U8-3 U6-15 U5-16)
    )
    (net /Acc5
      (pins U8-14 U6-13 U5-15)
    )
    (net "Net-(U5-Pad14)"
      (pins U8-1 U5-14)
    )
    (net "Net-(U5-Pad13)"
      (pins U8-4 U5-13)
    )
    (net /Acc4
      (pins U8-12 U6-11 U5-12)
    )
    (net /AccCLK
      (pins A1-6 C5-1 U14-3 U5-11)
    )
    (net /~Reset
      (pins A1-5 U13-11 U5-1)
    )
    (net /~DSP
      (pins J5-2 A1-7 U11-3)
    )
    (net "Net-(U7-Pad7)"
      (pins U7-7)
    )
    (net /Bout6
      (pins U12-13 U8-15)
    )
    (net /Bout4
      (pins U12-15 U8-6)
    )
    (net /Bout7
      (pins U12-12 U8-11)
    )
    (net /Bout5
      (pins U12-14 U8-2)
    )
    (net "Net-(U8-Pad9)"
      (pins U8-9)
    )
    (net "Net-(U9-Pad15)"
      (pins U9-15)
    )
    (net /State1
      (pins U9-7 U9-12)
    )
    (net /~GoDetect
      (pins U10-2 U9-14)
    )
    (net /~State1
      (pins U13-4 U10-13 U9-6)
    )
    (net /State0
      (pins U13-5 U10-5 U9-5 U9-2)
    )
    (net /PreState0
      (pins U10-8 U9-4)
    )
    (net /~State2
      (pins U11-1 U10-12 U10-4 U9-11)
    )
    (net /~State0
      (pins U11-2 U9-3)
    )
    (net /State2
      (pins U9-10)
    )
    (net /~S2~nQ0
      (pins U10-6 U10-10)
    )
    (net /Acc_Load_En
      (pins U13-2 U13-1 U11-4 U10-11)
    )
    (net /~GoEdge
      (pins U10-3 U10-9)
    )
    (net /~Load~
      (pins U11-6)
    )
    (net /Load
      (pins U11-12 U11-8)
    )
    (net /~AccCLK
      (pins U14-2 U14-1 U11-11)
    )
    (net /~Load
      (pins U11-10 U11-9)
    )
    (net "Net-(U12-Pad7)"
      (pins U12-7)
    )
    (net /~Q1~nQ0
      (pins U13-6 U13-10 U13-9)
    )
    (net /ResetFlag
      (pins U13-12 U13-8)
    )
    (net "Net-(A1-Pad16)"
      (pins A1-16)
    )
    (net "Net-(A1-Pad15)"
      (pins A1-15)
    )
    (net "Net-(A1-Pad14)"
      (pins A1-14)
    )
    (net "Net-(A1-Pad28)"
      (pins A1-28)
    )
    (net "Net-(A1-Pad27)"
      (pins A1-27)
    )
    (net "Net-(A1-Pad26)"
      (pins A1-26)
    )
    (net "Net-(A1-Pad25)"
      (pins A1-25)
    )
    (net "Net-(A1-Pad24)"
      (pins A1-24)
    )
    (net "Net-(A1-Pad23)"
      (pins A1-23)
    )
    (net "Net-(A1-Pad3)"
      (pins A1-3)
    )
    (net "Net-(A1-Pad18)"
      (pins A1-18)
    )
    (net "Net-(A1-Pad2)"
      (pins A1-2)
    )
    (net "Net-(A1-Pad17)"
      (pins A1-17)
    )
    (net "Net-(A1-Pad1)"
      (pins A1-1)
    )
    (net /Out0
      (pins Output-1 U6-18 D1-2)
    )
    (net /Out1
      (pins Output-2 U6-16 D2-2)
    )
    (net /Out2
      (pins Output-3 U6-14 D3-2)
    )
    (net /Out3
      (pins Output-4 U6-12 D4-2)
    )
    (net /Out4
      (pins Output-5 U6-9 D5-2)
    )
    (net /Out5
      (pins Output-6 U6-7 D6-2)
    )
    (net /Out6
      (pins Output-7 U6-5 D7-2)
    )
    (net /Out7
      (pins Output-8 U6-3 D8-2)
    )
    (net /~DSP1
      (pins J5-1 Control-2 U6-19 U6-1)
    )
    (class kicad_default "" +5V /A0 /A1 /A2 /A3 /Acc0 /Acc1 /Acc2 /Acc3 /Acc4
      /Acc5 /Acc6 /Acc7 /AccCLK /Acc_Load_En /Astatus /B0 /B1 /B2 /B3 /Bout0
      /Bout1 /Bout2 /Bout3 /Bout4 /Bout5 /Bout6 /Bout7 /CLK /Go /Load /Out0
      /Out1 /Out2 /Out3 /Out4 /Out5 /Out6 /Out7 /PreState0 /ResetFlag /State0
      /State1 /State2 /~AccCLK /~Ashift~\Load /~DSP /~DSP1 /~GoDetect /~GoEdge
      /~Load /~Load~ /~Q1~nQ0 /~Reset /~S2~nQ0 /~State0 /~State1 /~State2
      GND "Net-(A1-Pad1)" "Net-(A1-Pad14)" "Net-(A1-Pad15)" "Net-(A1-Pad16)"
      "Net-(A1-Pad17)" "Net-(A1-Pad18)" "Net-(A1-Pad2)" "Net-(A1-Pad23)" "Net-(A1-Pad24)"
      "Net-(A1-Pad25)" "Net-(A1-Pad26)" "Net-(A1-Pad27)" "Net-(A1-Pad28)"
      "Net-(A1-Pad3)" "Net-(C1-Pad1)" "Net-(C2-Pad1)" "Net-(C3-Pad1)" "Net-(C4-Pad1)"
      "Net-(D1-Pad1)" "Net-(D2-Pad1)" "Net-(D3-Pad1)" "Net-(D4-Pad1)" "Net-(D5-Pad1)"
      "Net-(D6-Pad1)" "Net-(D7-Pad1)" "Net-(D8-Pad1)" "Net-(R1-Pad2)" "Net-(R3-Pad2)"
      "Net-(U12-Pad7)" "Net-(U3-Pad13)" "Net-(U3-Pad14)" "Net-(U3-Pad15)"
      "Net-(U3-Pad2)" "Net-(U4-Pad1)" "Net-(U4-Pad10)" "Net-(U4-Pad13)" "Net-(U4-Pad4)"
      "Net-(U4-Pad9)" "Net-(U5-Pad13)" "Net-(U5-Pad14)" "Net-(U5-Pad17)" "Net-(U5-Pad18)"
      "Net-(U7-Pad7)" "Net-(U8-Pad9)" "Net-(U9-Pad15)"
      (circuit
        (use_via Via[0-1]_800:400_um)
      )
      (rule
        (width 250)
        (clearance 200.1)
      )
    )
  )
  (wiring
  )
)
