SGTL5000_DAC_EN	,	V_236
regmap	,	V_247
uinfo	,	V_23
snd_pcm_hw_params	,	V_112
SGTL5000_I2S_DLEN_16	,	V_125
SND_SOC_BIAS_OFF	,	V_141
"%d ratio is not supported. "	,	L_3
def	,	V_246
num_supplies	,	V_199
snd_soc_codec_get_drvdata	,	F_3
regulator_bulk_enable	,	F_37
SGTL5000_LINE_OUT_GND_MAX	,	V_213
msleep	,	F_6
sgtl5000_set_power_regs	,	F_27
supply	,	V_228
SGTL5000_I2S_MASTER	,	V_52
SGTL5000_I2S_LRALIGN	,	V_59
SGTL5000_I2S_DLEN_SHIFT	,	V_126
SGTL5000_VDDC_ASSN_OVRD	,	V_204
dev	,	V_88
SGTL5000_ANA_GND_MASK	,	V_209
ana_pwr	,	V_188
SGTL5000_I2S_DLEN_20	,	V_129
clk_ctl	,	V_77
sgtl5000_remove	,	F_41
ARRAY_SIZE	,	F_29
SND_SOC_DAPM_POST_PMU	,	V_11
SGTL5000_DAP_COEF_WR_B0_MSB	,	V_164
SGTL5000_I2S_DLEN_24	,	V_131
VDDIO	,	V_198
"regulator voltage not set correctly\n"	,	L_6
regmap_read	,	F_51
sysclk	,	V_75
mute	,	V_41
vol_quot_table	,	V_219
"Error %d setting CHIP_ANA_POWER to %04x\n"	,	L_20
micbias_voltage	,	V_241
do_div	,	F_19
SGTL5000_I2S_MODE_PCM	,	V_56
SND_SOC_BIAS_ON	,	V_137
SGTL5000_ANA_GND_BASE	,	V_207
sgtl5000_i2c_probe	,	F_44
of_node	,	V_253
GFP_KERNEL	,	V_254
device	,	V_142
snd_soc_kcontrol_codec	,	F_10
SGTL5000_DAP_AUDIO_EQ	,	V_161
SND_SOC_DAIFMT_FORMAT_MASK	,	V_54
SGTL5000_LINE_OUT_CURRENT_MASK	,	V_214
sgtl5000_digital_mute	,	F_14
SGTL5000_I2S_DLEN_32	,	V_132
SGTL5000_CHIP_ANA_STATUS	,	V_144
freq	,	V_72
usleep_range	,	F_38
clk_id	,	V_71
device_node	,	V_251
SGTL5000_CHIP_MIC_CTRL	,	V_12
sgtl5000_readable	,	F_26
SGTL5000_DAP_BASS_ENHANCE_CTRL	,	V_160
SGTL5000_DAP_FLT_COEF_ACCESS	,	V_163
of_property_read_u32	,	F_55
min	,	V_27
snd_kcontrol	,	V_3
SGTL5000_LINEREG_D_POWERUP	,	V_272
SGTL5000_DAP_AVC_DECAY	,	V_176
SGTL5000_DAP_MIX_CHAN	,	V_172
"Device with ID register %x is not a sgtl5000\n"	,	L_14
SGTL5000_SYS_FS_44_1k	,	V_85
SGTL5000_SYS_FS_96k	,	V_87
SGTL5000_ANA_GND_STP	,	V_208
"Using internal LDO instead of VDDD: check ER1\n"	,	L_18
SGTL5000_LINREG_VDDD_MASK	,	V_270
SGTL5000_MICBIAS_8K	,	V_278
power_vag_event	,	F_5
"frame rate %d not supported\n"	,	L_1
devm_regmap_init_i2c	,	F_47
substream	,	V_111
SND_SOC_DAIFMT_MASTER_MASK	,	V_49
SGTL5000_SYSCLK	,	V_74
SGTL5000_LINE_OUT_VOL_RIGHT_SHIFT	,	V_222
SND_SOC_DAIFMT_INV_MASK	,	V_66
SGTL5000_RATE_MODE_SHIFT	,	V_80
sys_fs	,	V_78
LINREG_VDDD	,	V_271
SGTL5000_DAP_AVC_THRESHOLD	,	V_174
external_vddd	,	V_226
micbias_resistor	,	V_14
SGTL5000_DAC_MUTE_LEFT	,	V_43
i	,	V_194
SGTL5000_DAP_EQ_BASS_BAND1	,	V_167
SGTL5000_DAP_EQ_BASS_BAND0	,	V_166
ENOENT	,	V_259
l	,	V_32
SGTL5000_DAP_EQ_BASS_BAND3	,	V_169
SGTL5000_DAC_VOL_RIGHT_SHIFT	,	V_38
SGTL5000_DAP_EQ_BASS_BAND2	,	V_168
SGTL5000_DAP_COEF_WR_A2_MSB	,	V_183
disable_regs	,	V_257
SGTL5000_REVID_MASK	,	V_265
pll_ctl	,	V_98
SGTL5000_DAP_EQ_BASS_BAND4	,	V_170
regmap_update_bits	,	F_53
SGTL5000_DAP_COEF_WR_B1_LSB	,	V_178
r	,	V_33
i2c_set_clientdata	,	F_46
t	,	V_96
supply_names	,	V_229
w	,	V_2
SGTL5000_I2S_MODE_I2S_LJ	,	V_61
SGTL5000_DAP_MAIN_CHAN	,	V_171
regulator_bulk_free	,	F_39
SND_SOC_DAIFMT_NB_NF	,	V_67
SGTL5000_MICBIAS_2K	,	V_276
lo_vol	,	V_193
SGTL5000_I2S_MODE_SHIFT	,	V_57
lreg_ctrl	,	V_189
dev_dbg	,	F_54
fmt	,	V_46
dir	,	V_73
regulator_bulk_disable	,	F_58
sgtl5000_dai	,	V_280
SGTL5000_REFTOP_POWERUP	,	V_140
SGTL5000_CHIP_ADCDAC_CTRL	,	V_45
regulator_bulk_get	,	F_36
reg	,	V_31
SND_SOC_DAIFMT_LEFT_J	,	V_65
SGTL5000_I2S_SCLKFREQ_MASK	,	V_134
snd_ctl_elem_value	,	V_29
SGTL5000_MCLK_FREQ_256FS	,	V_89
SGTL5000_DAC_VOL_RIGHT_MASK	,	V_37
sgtl5000_priv	,	V_9
ret	,	V_118
"micbias-resistor-k-ohms"	,	L_21
rev	,	V_250
"Using external VDDD\n"	,	L_19
SGTL5000_ADC_EN	,	V_235
SGTL5000_MCLK_FREQ_SHIFT	,	V_90
count	,	V_25
SGTL5000_DAP_COEF_WR_A2_LSB	,	V_184
SND_SOC_DAIFMT_CBS_CFS	,	V_50
SGTL5000_CHIP_REF_CTRL	,	V_152
SGTL5000_DAP_COEF_WR_B1_MSB	,	V_177
regulator_get_optional	,	F_32
channels	,	V_115
SGTL5000_VCOAMP_POWERUP	,	V_108
SNDRV_PCM_STREAM_PLAYBACK	,	V_122
"sgtl5000 revision 0x%x\n"	,	L_15
regulator	,	V_227
SGTL5000_CHIP_CLK_TOP_CTRL	,	V_105
params_channels	,	F_21
snd_ctl_elem_info	,	V_22
SGTL5000_BIAS_VOLT_MASK	,	V_240
SND_SOC_DAIFMT_RIGHT_J	,	V_62
sgtl5000_set_dai_fmt	,	F_15
SGTL5000_CHIP_ANA_TEST2	,	V_156
SGTL5000_CHIP_PAD_STRENGTH	,	V_147
dev_err	,	F_18
SGTL5000_DAC_MUTE_RIGHT	,	V_44
snd_soc_dapm_to_codec	,	F_2
sgtl5000_set_bias_level	,	F_24
SGTL5000_I2S_LRPOL	,	V_64
SGTL5000_PLL_INT_DIV_SHIFT	,	V_102
SGTL5000_DAP_COEF_WR_A1_MSB	,	V_181
regmap_write	,	F_43
SNDRV_CTL_ELEM_TYPE_INTEGER	,	V_24
client	,	V_225
snd_soc_write	,	F_13
mask	,	V_17
SGTL5000_MICBIAS_4K	,	V_277
SND_SOC_BIAS_STANDBY	,	V_139
codec_dai	,	V_40
SGTL5000_SYS_FS_48k	,	V_86
devm_clk_get	,	F_48
sgtl5000_enable_regulators	,	F_30
SGTL5000_LINREG_SIMPLE_POWERUP	,	V_274
snd_soc_read	,	F_7
"%s: set sysclk first!\n"	,	L_5
"Error %d initializing CHIP_CLK_CTRL\n"	,	L_16
"PLL not supported in slave mode\n"	,	L_2
snd_soc_register_codec	,	F_56
SGTL5000_DAC_VOL_RAMP_EN	,	V_237
clk_disable_unprepare	,	F_57
SGTL5000_LINE_OUT_VOL_RIGHT_MASK	,	V_220
SGTL5000_MCLK_FREQ_PLL	,	V_93
int_div	,	V_100
lo_vag	,	V_191
SGTL5000_MCLK_FREQ_512FS	,	V_92
sgtl5000_fill_defaults	,	F_42
SGTL5000_CHIP_DIG_POWER	,	V_145
SGTL5000_ANA_POWER_DEFAULT	,	V_269
snd_soc_unregister_codec	,	F_60
SGTL5000_VDDC_CHRGPMP_POWERUP	,	V_203
SGTL5000_DAP_COEF_WR_B2_LSB	,	V_180
snd_soc_update_bits	,	F_4
snd_pcm_substream	,	V_110
ENOMEM	,	V_255
mic_bias_event	,	F_1
"Unsuitable MicBias voltage\n"	,	L_24
i2c_client	,	V_224
dev_info	,	F_52
regulator_get_voltage	,	F_28
SGTL5000_INT_OSC_EN	,	V_202
SND_SOC_DAIFMT_I2S	,	V_60
SGTL5000_DAP_SURROUND	,	V_162
SGTL5000_BIAS_R_MASK	,	V_13
i2sctl	,	V_47
dapm	,	V_8
sgtl5000_driver	,	V_279
supplies	,	V_195
SGTL5000_DAP_COEF_WR_A1_LSB	,	V_182
SGTL5000_LINE_OUT_GND_MASK	,	V_215
id	,	V_249
SGTL5000_DAP_AVC_CTRL	,	V_173
vag	,	V_190
clamp	,	F_11
sgtl5000_pcm_hw_params	,	F_20
val	,	V_243
snd_soc_dapm_widget	,	V_1
SGTL5000_I2S_SCLKFREQ_32FS	,	V_127
i2c_get_clientdata	,	F_31
"micbias-voltage-m-volts"	,	L_23
sgtl5000_probe	,	F_40
in	,	V_99
"SYS_MCLK needs to be 256, 384 or 512 * fs\n"	,	L_4
SGTL5000_CHIP_LINREG_CTRL	,	V_151
SND_SOC_DAIFMT_IB_NF	,	V_68
index	,	V_244
SGTL5000_MICBIAS_OFF	,	V_275
sgtl5000_reg_defaults	,	V_245
"Error enabling clock %d\n"	,	L_12
params	,	V_113
SGTL5000_LINE_OUT_GND_BASE	,	V_211
SGTL5000_DAC_POWERUP	,	V_18
__func__	,	V_119
SGTL5000_DAP_AVC_ATTACK	,	V_175
stereo	,	V_117
SGTL5000_LINE_OUT_GND_STP	,	V_212
SGTL5000_ADC_STEREO	,	V_124
SND_SOC_DAPM_PRE_PMD	,	V_16
SGTL5000_CHIP_CLK_CTRL	,	V_109
SGTL5000_DAP_COEF_WR_B2_MSB	,	V_179
SGTL5000_LINE_OUT_VOL_LEFT_MASK	,	V_221
ENODEV	,	V_264
SGTL5000_CHIP_LINE_OUT_CTRL	,	V_153
dac_info_volsw	,	F_8
SGTL5000_VAG_POWERUP	,	V_21
"exceed max voltage vdda %dmV vddio %dmV vddd %dmV\n"	,	L_7
kcontrol	,	V_4
i2s_ctl	,	V_116
LDO_VOLTAGE	,	V_201
SGTL5000_CHIP_LINE_OUT_VOL	,	V_154
SGTL5000_I2S_MODE_RJ	,	V_63
out	,	V_95
SGTL5000_VDDC_MAN_ASSN_VDDIO	,	V_205
SGTL5000_CHIP_I2S_CTRL	,	V_70
stream	,	V_121
SGTL5000_LINE_OUT_CURRENT_360u	,	V_217
SGTL5000_SYS_FS_32k	,	V_83
u16	,	T_2
event	,	V_5
SGTL5000_I2S_DLEN_MASK	,	V_133
clk_prepare_enable	,	F_49
sgtl5000	,	V_10
dac_get_volsw	,	F_9
err	,	V_231
SGTL5000_HP_ZCD_EN	,	V_238
max	,	V_28
SND_SOC_DAIFMT_CBM_CFM	,	V_51
EFAULT	,	V_120
SGTL5000_DAP_BASS_ENHANCE	,	V_159
EPROBE_DEFER	,	V_230
SGTL5000_DAC_VOL_LEFT_SHIFT	,	V_36
EINVAL	,	V_53
SGTL5000_ADC_ZCD_EN	,	V_239
SGTL5000_INPUT_FREQ_DIV2	,	V_106
SGTL5000_CHIP_SHORT_CTRL	,	V_155
sgtl5000_set_clock	,	F_17
SGTL5000_PLL_POWERUP	,	V_107
"%s: error %d setting reg 0x%02x to 0x%04x\n"	,	L_9
SGTL5000_I2S_SCLK_INV	,	V_69
udelay	,	F_50
SND_SOC_BIAS_PREPARE	,	V_138
"Error %d setting LINREG_VDDD\n"	,	L_17
adcdac_ctrl	,	V_42
SGTL5000_PLL_FRAC_DIV_SHIFT	,	V_103
SGTL5000_LINE_OUT_CURRENT_SHIFT	,	V_218
SGTL5000_SMALL_POP	,	V_232
VDDA	,	V_196
SGTL5000_PARTID_SHIFT	,	V_262
VDDD	,	V_200
SGTL5000_MCLK_FREQ_384FS	,	V_91
SGTL5000_DAC_VOL_LEFT_MASK	,	V_35
size_t	,	T_4
dai	,	V_114
SGTL5000_REVID_SHIFT	,	V_266
"Failed to get mclock: %d\n"	,	L_11
u32	,	T_1
SGTL5000_CHIP_PLL_CTRL	,	V_104
vddd	,	V_185
params_rate	,	F_22
vdda	,	V_186
i2c_device_id	,	V_248
frac_div	,	V_101
level	,	V_136
mclk	,	V_258
SGTL5000_CHIP_ANA_CTRL	,	V_150
sgtl5000_i2c_remove	,	F_59
SGTL5000_DAC_STEREO	,	V_123
vol_quot	,	V_192
frame_rate	,	V_76
PTR_ERR	,	F_34
revision	,	V_267
SGTL5000_STARTUP_POWERUP	,	V_273
codec	,	V_7
vddio	,	V_187
"VDDD"	,	L_8
SGTL5000_DAC_SEL_SHIFT	,	V_234
SGTL5000_BIAS_VOLT_SHIFT	,	V_242
SGTL5000_DAP_CTRL	,	V_157
regulator_put	,	F_35
SGTL5000_CHIP_ANA_HP_CTRL	,	V_149
SGTL5000_CHIP_ID	,	V_143
SGTL5000_SYS_FS_SHIFT	,	V_84
devm_kzalloc	,	F_45
SGTL5000_BIAS_R_SHIFT	,	V_15
SGTL5000_ADC_POWERUP	,	V_19
SGTL5000_LINE_OUT_GND_SHIFT	,	V_216
np	,	V_252
SGTL5000_I2S_SCLKFREQ_64FS	,	V_130
SGTL5000_CHIP_ANA_ADC_CTRL	,	V_148
SGTL5000_I2S_SCLKFREQ_SHIFT	,	V_128
SGTL5000_CHIP_DAC_VOL	,	V_34
SGTL5000_RATE_MODE_DIV_4	,	V_79
SGTL5000_PARTID_MASK	,	V_261
SGTL5000_RATE_MODE_DIV_1	,	V_82
SGTL5000_DAP_PEQ	,	V_158
SGTL5000_RATE_MODE_DIV_2	,	V_81
"Unsuitable MicBias resistor\n"	,	L_22
snd_soc_bias_level	,	V_135
SGTL5000_LINE_OUT_VOL_LEFT_SHIFT	,	V_223
sgtl5000_volatile	,	F_25
"Error reading chip id %d\n"	,	L_13
value	,	V_26
consumer	,	V_197
SGTL5000_VDDC_MAN_ASSN_SHIFT	,	V_206
sgtl5000_regmap	,	V_256
dac_put_volsw	,	F_12
SGTL5000_DAP_COEF_WR_B0_LSB	,	V_165
SGTL5000_MCLK_FREQ_MASK	,	V_94
params_width	,	F_23
disable_clk	,	V_260
SGTL5000_DAC_SEL_I2S_IN	,	V_233
ucontrol	,	V_30
SGTL5000_ANA_GND_SHIFT	,	V_210
"Failed to allocate regmap: %d\n"	,	L_10
SGTL5000_PARTID_PART_ID	,	V_263
div2	,	V_97
SGTL5000_CHIP_CLK_CTRL_DEFAULT	,	V_268
master	,	V_48
SGTL5000_CHIP_SSS_CTRL	,	V_146
snd_soc_dai	,	V_39
u64	,	T_3
SGTL5000_CHIP_ANA_POWER	,	V_20
SND_SOC_DAIFMT_DSP_A	,	V_55
snd_soc_codec	,	V_6
SND_SOC_DAIFMT_DSP_B	,	V_58
sgtl5000_set_dai_sysclk	,	F_16
IS_ERR	,	F_33
