{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1762314476985 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1762314476985 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 04 22:47:56 2025 " "Processing started: Tue Nov 04 22:47:56 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1762314476985 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762314476985 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Card_Flip -c Card_Flip " "Command: quartus_map --read_settings_files=on --write_settings_files=off Card_Flip -c Card_Flip" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762314476985 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1762314477342 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 24 " "Parallel compilation is enabled and will use 16 of the 24 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1762314477342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_controller/ps2_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2_controller/ps2_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 PS2_Controller " "Found entity 1: PS2_Controller" {  } { { "PS2_Controller/PS2_Controller.v" "" { Text "D:/chris/UofT/ECE241/card-flip-game/Card-Flip/PS2_Controller/PS2_Controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762314482155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762314482155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_controller/altera_up_ps2_data_in.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2_controller/altera_up_ps2_data_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Data_In " "Found entity 1: Altera_UP_PS2_Data_In" {  } { { "PS2_Controller/Altera_UP_PS2_Data_In.v" "" { Text "D:/chris/UofT/ECE241/card-flip-game/Card-Flip/PS2_Controller/Altera_UP_PS2_Data_In.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762314482155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762314482155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_controller/altera_up_ps2_command_out.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2_controller/altera_up_ps2_command_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Command_Out " "Found entity 1: Altera_UP_PS2_Command_Out" {  } { { "PS2_Controller/Altera_UP_PS2_Command_Out.v" "" { Text "D:/chris/UofT/ECE241/card-flip-game/Card-Flip/PS2_Controller/Altera_UP_PS2_Command_Out.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762314482155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762314482155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "vga_adapter/vga_pll.v" "" { Text "D:/chris/UofT/ECE241/card-flip-game/Card-Flip/vga_adapter/vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762314482155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762314482155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_adapter/vga_controller.v" "" { Text "D:/chris/UofT/ECE241/card-flip-game/Card-Flip/vga_adapter/vga_controller.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762314482155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762314482155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_address_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_address_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Found entity 1: vga_address_translator" {  } { { "vga_adapter/vga_address_translator.v" "" { Text "D:/chris/UofT/ECE241/card-flip-game/Card-Flip/vga_adapter/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762314482172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762314482172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "vga_adapter/vga_adapter.v" "" { Text "D:/chris/UofT/ECE241/card-flip-game/Card-Flip/vga_adapter/vga_adapter.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762314482173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762314482173 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "vga_demo.v(195) " "Verilog HDL Module Instantiation warning at vga_demo.v(195): ignored dangling comma in List of Port Connections" {  } { { "vga_demo.v" "" { Text "D:/chris/UofT/ECE241/card-flip-game/Card-Flip/vga_demo.v" 195 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1762314482176 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RIGHT Right vga_demo.v(353) " "Verilog HDL Declaration information at vga_demo.v(353): object \"RIGHT\" differs only in case from object \"Right\" in the same scope" {  } { { "vga_demo.v" "" { Text "D:/chris/UofT/ECE241/card-flip-game/Card-Flip/vga_demo.v" 353 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1762314482176 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LEFT Left vga_demo.v(353) " "Verilog HDL Declaration information at vga_demo.v(353): object \"LEFT\" differs only in case from object \"Left\" in the same scope" {  } { { "vga_demo.v" "" { Text "D:/chris/UofT/ECE241/card-flip-game/Card-Flip/vga_demo.v" 353 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1762314482176 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "UP Up vga_demo.v(353) " "Verilog HDL Declaration information at vga_demo.v(353): object \"UP\" differs only in case from object \"Up\" in the same scope" {  } { { "vga_demo.v" "" { Text "D:/chris/UofT/ECE241/card-flip-game/Card-Flip/vga_demo.v" 353 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1762314482176 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DOWN Down vga_demo.v(353) " "Verilog HDL Declaration information at vga_demo.v(353): object \"DOWN\" differs only in case from object \"Down\" in the same scope" {  } { { "vga_demo.v" "" { Text "D:/chris/UofT/ECE241/card-flip-game/Card-Flip/vga_demo.v" 353 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1762314482176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_demo.v 6 6 " "Found 6 design units, including 6 entities, in source file vga_demo.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_demo " "Found entity 1: vga_demo" {  } { { "vga_demo.v" "" { Text "D:/chris/UofT/ECE241/card-flip-game/Card-Flip/vga_demo.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762314482177 ""} { "Info" "ISGN_ENTITY_NAME" "2 sync " "Found entity 2: sync" {  } { { "vga_demo.v" "" { Text "D:/chris/UofT/ECE241/card-flip-game/Card-Flip/vga_demo.v" 251 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762314482177 ""} { "Info" "ISGN_ENTITY_NAME" "3 regn " "Found entity 3: regn" {  } { { "vga_demo.v" "" { Text "D:/chris/UofT/ECE241/card-flip-game/Card-Flip/vga_demo.v" 270 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762314482177 ""} { "Info" "ISGN_ENTITY_NAME" "4 upDn_count " "Found entity 4: upDn_count" {  } { { "vga_demo.v" "" { Text "D:/chris/UofT/ECE241/card-flip-game/Card-Flip/vga_demo.v" 284 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762314482177 ""} { "Info" "ISGN_ENTITY_NAME" "5 hex7seg " "Found entity 5: hex7seg" {  } { { "vga_demo.v" "" { Text "D:/chris/UofT/ECE241/card-flip-game/Card-Flip/vga_demo.v" 302 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762314482177 ""} { "Info" "ISGN_ENTITY_NAME" "6 object " "Found entity 6: object" {  } { { "vga_demo.v" "" { Text "D:/chris/UofT/ECE241/card-flip-game/Card-Flip/vga_demo.v" 341 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762314482177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762314482177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "object_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file object_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 object_mem " "Found entity 1: object_mem" {  } { { "object_mem.v" "" { Text "D:/chris/UofT/ECE241/card-flip-game/Card-Flip/object_mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762314482178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762314482178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_controller/mouse.v 2 2 " "Found 2 design units, including 2 entities, in source file ps2_controller/mouse.v" { { "Info" "ISGN_ENTITY_NAME" "1 mouse " "Found entity 1: mouse" {  } { { "PS2_Controller/mouse.v" "" { Text "D:/chris/UofT/ECE241/card-flip-game/Card-Flip/PS2_Controller/mouse.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762314482179 ""} { "Info" "ISGN_ENTITY_NAME" "2 cal_coor " "Found entity 2: cal_coor" {  } { { "PS2_Controller/mouse.v" "" { Text "D:/chris/UofT/ECE241/card-flip-game/Card-Flip/PS2_Controller/mouse.v" 95 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762314482179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762314482179 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "vga_demo " "Elaborating entity \"vga_demo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1762314482499 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 vga_demo.v(99) " "Verilog HDL assignment warning at vga_demo.v(99): truncated value with size 32 to match size of target (4)" {  } { { "vga_demo.v" "" { Text "D:/chris/UofT/ECE241/card-flip-game/Card-Flip/vga_demo.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762314482500 "|vga_demo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync sync:S1 " "Elaborating entity \"sync\" for hierarchy \"sync:S1\"" {  } { { "vga_demo.v" "S1" { Text "D:/chris/UofT/ECE241/card-flip-game/Card-Flip/vga_demo.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762314482510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regn regn:USC " "Elaborating entity \"regn\" for hierarchy \"regn:USC\"" {  } { { "vga_demo.v" "USC" { Text "D:/chris/UofT/ECE241/card-flip-game/Card-Flip/vga_demo.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762314482513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "object object:O1 " "Elaborating entity \"object\" for hierarchy \"object:O1\"" {  } { { "vga_demo.v" "O1" { Text "D:/chris/UofT/ECE241/card-flip-game/Card-Flip/vga_demo.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762314482514 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_demo.v(379) " "Verilog HDL assignment warning at vga_demo.v(379): truncated value with size 32 to match size of target (10)" {  } { { "vga_demo.v" "" { Text "D:/chris/UofT/ECE241/card-flip-game/Card-Flip/vga_demo.v" 379 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762314482516 "|vga_demo|object:O1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 vga_demo.v(380) " "Verilog HDL assignment warning at vga_demo.v(380): truncated value with size 32 to match size of target (9)" {  } { { "vga_demo.v" "" { Text "D:/chris/UofT/ECE241/card-flip-game/Card-Flip/vga_demo.v" 380 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762314482516 "|vga_demo|object:O1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_demo.v(394) " "Verilog HDL assignment warning at vga_demo.v(394): truncated value with size 32 to match size of target (10)" {  } { { "vga_demo.v" "" { Text "D:/chris/UofT/ECE241/card-flip-game/Card-Flip/vga_demo.v" 394 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762314482516 "|vga_demo|object:O1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 vga_demo.v(395) " "Verilog HDL assignment warning at vga_demo.v(395): truncated value with size 32 to match size of target (9)" {  } { { "vga_demo.v" "" { Text "D:/chris/UofT/ECE241/card-flip-game/Card-Flip/vga_demo.v" 395 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762314482516 "|vga_demo|object:O1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "upDn_count object:O1\|upDn_count:UX " "Elaborating entity \"upDn_count\" for hierarchy \"object:O1\|upDn_count:UX\"" {  } { { "vga_demo.v" "UX" { Text "D:/chris/UofT/ECE241/card-flip-game/Card-Flip/vga_demo.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762314482519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "upDn_count object:O1\|upDn_count:UY " "Elaborating entity \"upDn_count\" for hierarchy \"object:O1\|upDn_count:UY\"" {  } { { "vga_demo.v" "UY" { Text "D:/chris/UofT/ECE241/card-flip-game/Card-Flip/vga_demo.v" 398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762314482524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "upDn_count object:O1\|upDn_count:U3 " "Elaborating entity \"upDn_count\" for hierarchy \"object:O1\|upDn_count:U3\"" {  } { { "vga_demo.v" "U3" { Text "D:/chris/UofT/ECE241/card-flip-game/Card-Flip/vga_demo.v" 402 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762314482526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "object_mem object:O1\|object_mem:U6 " "Elaborating entity \"object_mem\" for hierarchy \"object:O1\|object_mem:U6\"" {  } { { "vga_demo.v" "U6" { Text "D:/chris/UofT/ECE241/card-flip-game/Card-Flip/vga_demo.v" 462 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762314482529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram object:O1\|object_mem:U6\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"object:O1\|object_mem:U6\|altsyncram:altsyncram_component\"" {  } { { "object_mem.v" "altsyncram_component" { Text "D:/chris/UofT/ECE241/card-flip-game/Card-Flip/object_mem.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762314482780 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "object:O1\|object_mem:U6\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"object:O1\|object_mem:U6\|altsyncram:altsyncram_component\"" {  } { { "object_mem.v" "" { Text "D:/chris/UofT/ECE241/card-flip-game/Card-Flip/object_mem.v" 35 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762314482796 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "object:O1\|object_mem:U6\|altsyncram:altsyncram_component " "Instantiated megafunction \"object:O1\|object_mem:U6\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762314482796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762314482796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762314482796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./MIF/object_mem_16_16_9.mif " "Parameter \"init_file\" = \"./MIF/object_mem_16_16_9.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762314482796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762314482796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762314482796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762314482796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762314482796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762314482796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762314482796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762314482796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762314482796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 9 " "Parameter \"width_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762314482796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762314482796 ""}  } { { "object_mem.v" "" { Text "D:/chris/UofT/ECE241/card-flip-game/Card-Flip/object_mem.v" 35 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1762314482796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7hh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7hh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7hh1 " "Found entity 1: altsyncram_7hh1" {  } { { "db/altsyncram_7hh1.tdf" "" { Text "D:/chris/UofT/ECE241/card-flip-game/Card-Flip/db/altsyncram_7hh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762314482878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762314482878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7hh1 object:O1\|object_mem:U6\|altsyncram:altsyncram_component\|altsyncram_7hh1:auto_generated " "Elaborating entity \"altsyncram_7hh1\" for hierarchy \"object:O1\|object_mem:U6\|altsyncram:altsyncram_component\|altsyncram_7hh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762314482878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regn object:O1\|regn:U7 " "Elaborating entity \"regn\" for hierarchy \"object:O1\|regn:U7\"" {  } { { "vga_demo.v" "U7" { Text "D:/chris/UofT/ECE241/card-flip-game/Card-Flip/vga_demo.v" 472 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762314482906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regn object:O1\|regn:U8 " "Elaborating entity \"regn\" for hierarchy \"object:O1\|regn:U8\"" {  } { { "vga_demo.v" "U8" { Text "D:/chris/UofT/ECE241/card-flip-game/Card-Flip/vga_demo.v" 474 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762314482906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regn object:O1\|regn:U9 " "Elaborating entity \"regn\" for hierarchy \"object:O1\|regn:U9\"" {  } { { "vga_demo.v" "U9" { Text "D:/chris/UofT/ECE241/card-flip-game/Card-Flip/vga_demo.v" 478 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762314482906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "object object:O2 " "Elaborating entity \"object\" for hierarchy \"object:O2\"" {  } { { "vga_demo.v" "O2" { Text "D:/chris/UofT/ECE241/card-flip-game/Card-Flip/vga_demo.v" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762314482906 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_demo.v(379) " "Verilog HDL assignment warning at vga_demo.v(379): truncated value with size 32 to match size of target (10)" {  } { { "vga_demo.v" "" { Text "D:/chris/UofT/ECE241/card-flip-game/Card-Flip/vga_demo.v" 379 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762314482906 "|vga_demo|object:O2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 vga_demo.v(380) " "Verilog HDL assignment warning at vga_demo.v(380): truncated value with size 32 to match size of target (9)" {  } { { "vga_demo.v" "" { Text "D:/chris/UofT/ECE241/card-flip-game/Card-Flip/vga_demo.v" 380 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762314482906 "|vga_demo|object:O2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_demo.v(394) " "Verilog HDL assignment warning at vga_demo.v(394): truncated value with size 32 to match size of target (10)" {  } { { "vga_demo.v" "" { Text "D:/chris/UofT/ECE241/card-flip-game/Card-Flip/vga_demo.v" 394 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762314482906 "|vga_demo|object:O2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 vga_demo.v(395) " "Verilog HDL assignment warning at vga_demo.v(395): truncated value with size 32 to match size of target (9)" {  } { { "vga_demo.v" "" { Text "D:/chris/UofT/ECE241/card-flip-game/Card-Flip/vga_demo.v" 395 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762314482906 "|vga_demo|object:O2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "object_mem object:O2\|object_mem:U6 " "Elaborating entity \"object_mem\" for hierarchy \"object:O2\|object_mem:U6\"" {  } { { "vga_demo.v" "U6" { Text "D:/chris/UofT/ECE241/card-flip-game/Card-Flip/vga_demo.v" 462 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762314482921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram object:O2\|object_mem:U6\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"object:O2\|object_mem:U6\|altsyncram:altsyncram_component\"" {  } { { "object_mem.v" "altsyncram_component" { Text "D:/chris/UofT/ECE241/card-flip-game/Card-Flip/object_mem.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762314482949 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "object:O2\|object_mem:U6\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"object:O2\|object_mem:U6\|altsyncram:altsyncram_component\"" {  } { { "object_mem.v" "" { Text "D:/chris/UofT/ECE241/card-flip-game/Card-Flip/object_mem.v" 35 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762314482966 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "object:O2\|object_mem:U6\|altsyncram:altsyncram_component " "Instantiated megafunction \"object:O2\|object_mem:U6\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762314482966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762314482966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762314482966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./MIF/circle_16_16_9.mif " "Parameter \"init_file\" = \"./MIF/circle_16_16_9.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762314482966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762314482966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762314482966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762314482966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762314482966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762314482966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762314482966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762314482966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762314482966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 9 " "Parameter \"width_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762314482966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762314482966 ""}  } { { "object_mem.v" "" { Text "D:/chris/UofT/ECE241/card-flip-game/Card-Flip/object_mem.v" 35 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1762314482966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_44h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_44h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_44h1 " "Found entity 1: altsyncram_44h1" {  } { { "db/altsyncram_44h1.tdf" "" { Text "D:/chris/UofT/ECE241/card-flip-game/Card-Flip/db/altsyncram_44h1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762314482991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762314482991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_44h1 object:O2\|object_mem:U6\|altsyncram:altsyncram_component\|altsyncram_44h1:auto_generated " "Elaborating entity \"altsyncram_44h1\" for hierarchy \"object:O2\|object_mem:U6\|altsyncram:altsyncram_component\|altsyncram_44h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762314482991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mouse mouse:MOUSE " "Elaborating entity \"mouse\" for hierarchy \"mouse:MOUSE\"" {  } { { "vga_demo.v" "MOUSE" { Text "D:/chris/UofT/ECE241/card-flip-game/Card-Flip/vga_demo.v" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762314483014 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "packet_0 mouse.v(52) " "Verilog HDL Always Construct warning at mouse.v(52): inferring latch(es) for variable \"packet_0\", which holds its previous value in one or more paths through the always construct" {  } { { "PS2_Controller/mouse.v" "" { Text "D:/chris/UofT/ECE241/card-flip-game/Card-Flip/PS2_Controller/mouse.v" 52 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1762314483024 "|vga_demo|mouse:MOUSE"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "packet_1 mouse.v(52) " "Verilog HDL Always Construct warning at mouse.v(52): inferring latch(es) for variable \"packet_1\", which holds its previous value in one or more paths through the always construct" {  } { { "PS2_Controller/mouse.v" "" { Text "D:/chris/UofT/ECE241/card-flip-game/Card-Flip/PS2_Controller/mouse.v" 52 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1762314483024 "|vga_demo|mouse:MOUSE"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "packet_2 mouse.v(52) " "Verilog HDL Always Construct warning at mouse.v(52): inferring latch(es) for variable \"packet_2\", which holds its previous value in one or more paths through the always construct" {  } { { "PS2_Controller/mouse.v" "" { Text "D:/chris/UofT/ECE241/card-flip-game/Card-Flip/PS2_Controller/mouse.v" 52 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1762314483024 "|vga_demo|mouse:MOUSE"}
{ "Error" "EVRFX_VERI_NOT_A_STRUCTURAL_NET_EXPRESSION" "next_x mouse.v(69) " "Verilog HDL Port Connection error at mouse.v(69): output or inout port \"next_x\" must be connected to a structural net expression" {  } { { "PS2_Controller/mouse.v" "" { Text "D:/chris/UofT/ECE241/card-flip-game/Card-Flip/PS2_Controller/mouse.v" 69 0 0 } }  } 0 10663 "Verilog HDL Port Connection error at %2!s!: output or inout port \"%1!s!\" must be connected to a structural net expression" 0 0 "Analysis & Synthesis" 0 -1 1762314483024 ""}
{ "Error" "EVRFX_VERI_NOT_A_STRUCTURAL_NET_EXPRESSION" "next_y mouse.v(70) " "Verilog HDL Port Connection error at mouse.v(70): output or inout port \"next_y\" must be connected to a structural net expression" {  } { { "PS2_Controller/mouse.v" "" { Text "D:/chris/UofT/ECE241/card-flip-game/Card-Flip/PS2_Controller/mouse.v" 70 0 0 } }  } 0 10663 "Verilog HDL Port Connection error at %2!s!: output or inout port \"%1!s!\" must be connected to a structural net expression" 0 0 "Analysis & Synthesis" 0 -1 1762314483024 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "mouse:MOUSE " "Can't elaborate user hierarchy \"mouse:MOUSE\"" {  } { { "vga_demo.v" "MOUSE" { Text "D:/chris/UofT/ECE241/card-flip-game/Card-Flip/vga_demo.v" 195 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762314483024 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/chris/UofT/ECE241/card-flip-game/Card-Flip/output_files/Card_Flip.map.smsg " "Generated suppressed messages file D:/chris/UofT/ECE241/card-flip-game/Card-Flip/output_files/Card_Flip.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762314483055 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 14 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4800 " "Peak virtual memory: 4800 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1762314483088 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Nov 04 22:48:03 2025 " "Processing ended: Tue Nov 04 22:48:03 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1762314483088 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1762314483088 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1762314483088 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1762314483088 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 14 s " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 14 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1762314483672 ""}
