
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6612 
WARNING: [Synth 8-2611] redeclaration of ansi port zero_dot_one is not allowed [C:/Users/a/Desktop/Vivado_Project_chh/Project/2019-01-23/StopWatch/StopWatch.srcs/sources_1/imports/new/counter.v:37]
WARNING: [Synth 8-976] zero_dot_one has already been declared [C:/Users/a/Desktop/Vivado_Project_chh/Project/2019-01-23/StopWatch/StopWatch.srcs/sources_1/imports/new/counter.v:37]
WARNING: [Synth 8-2654] second declaration of zero_dot_one ignored [C:/Users/a/Desktop/Vivado_Project_chh/Project/2019-01-23/StopWatch/StopWatch.srcs/sources_1/imports/new/counter.v:37]
INFO: [Synth 8-994] zero_dot_one is declared here [C:/Users/a/Desktop/Vivado_Project_chh/Project/2019-01-23/StopWatch/StopWatch.srcs/sources_1/imports/new/counter.v:28]
WARNING: [Synth 8-2611] redeclaration of ansi port testprobe is not allowed [C:/Users/a/Desktop/Vivado_Project_chh/Project/2019-01-23/StopWatch/StopWatch.srcs/sources_1/new/top.v:33]
WARNING: [Synth 8-976] testprobe has already been declared [C:/Users/a/Desktop/Vivado_Project_chh/Project/2019-01-23/StopWatch/StopWatch.srcs/sources_1/new/top.v:33]
WARNING: [Synth 8-2654] second declaration of testprobe ignored [C:/Users/a/Desktop/Vivado_Project_chh/Project/2019-01-23/StopWatch/StopWatch.srcs/sources_1/new/top.v:33]
INFO: [Synth 8-994] testprobe is declared here [C:/Users/a/Desktop/Vivado_Project_chh/Project/2019-01-23/StopWatch/StopWatch.srcs/sources_1/new/top.v:28]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 378.492 ; gain = 106.457
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [C:/Users/a/Desktop/Vivado_Project_chh/Project/2019-01-23/StopWatch/StopWatch.srcs/sources_1/new/top.v:23]
INFO: [Synth 8-638] synthesizing module 'clk_5MHZ' [C:/Users/a/Desktop/Vivado_Project_chh/Project/2019-01-23/StopWatch/StopWatch.runs/synth_1/.Xil/Vivado-7652-a-PC/realtime/clk_5MHZ_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'clk_5MHZ' (1#1) [C:/Users/a/Desktop/Vivado_Project_chh/Project/2019-01-23/StopWatch/StopWatch.runs/synth_1/.Xil/Vivado-7652-a-PC/realtime/clk_5MHZ_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'counter' [C:/Users/a/Desktop/Vivado_Project_chh/Project/2019-01-23/StopWatch/StopWatch.srcs/sources_1/imports/new/counter.v:23]
WARNING: [Synth 8-6014] Unused sequential element divide_ten_reg was removed.  [C:/Users/a/Desktop/Vivado_Project_chh/Project/2019-01-23/StopWatch/StopWatch.srcs/sources_1/imports/new/counter.v:52]
WARNING: [Synth 8-5788] Register one_sec_reg in module counter is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/a/Desktop/Vivado_Project_chh/Project/2019-01-23/StopWatch/StopWatch.srcs/sources_1/imports/new/counter.v:63]
WARNING: [Synth 8-5788] Register seven_select_reg in module counter is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/a/Desktop/Vivado_Project_chh/Project/2019-01-23/StopWatch/StopWatch.srcs/sources_1/imports/new/counter.v:106]
INFO: [Synth 8-256] done synthesizing module 'counter' (2#1) [C:/Users/a/Desktop/Vivado_Project_chh/Project/2019-01-23/StopWatch/StopWatch.srcs/sources_1/imports/new/counter.v:23]
INFO: [Synth 8-638] synthesizing module 'seven_display' [C:/Users/a/Desktop/Vivado_Project_chh/Project/2019-01-23/StopWatch/StopWatch.srcs/sources_1/new/seven_display.v:23]
	Parameter C0 bound to: 7'b0000001 
	Parameter C1 bound to: 7'b1001111 
	Parameter C2 bound to: 7'b0010010 
	Parameter C3 bound to: 7'b0000110 
	Parameter C4 bound to: 7'b1001100 
	Parameter C5 bound to: 7'b0100100 
	Parameter C6 bound to: 7'b1100000 
	Parameter C7 bound to: 7'b0001111 
	Parameter C8 bound to: 7'b0000000 
	Parameter C9 bound to: 7'b0001100 
INFO: [Synth 8-256] done synthesizing module 'seven_display' (3#1) [C:/Users/a/Desktop/Vivado_Project_chh/Project/2019-01-23/StopWatch/StopWatch.srcs/sources_1/new/seven_display.v:23]
WARNING: [Synth 8-3848] Net testprobe in module/entity top does not have driver. [C:/Users/a/Desktop/Vivado_Project_chh/Project/2019-01-23/StopWatch/StopWatch.srcs/sources_1/new/top.v:28]
INFO: [Synth 8-256] done synthesizing module 'top' (4#1) [C:/Users/a/Desktop/Vivado_Project_chh/Project/2019-01-23/StopWatch/StopWatch.srcs/sources_1/new/top.v:23]
WARNING: [Synth 8-3331] design top has unconnected port testprobe
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 407.484 ; gain = 135.449
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 407.484 ; gain = 135.449
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/a/Desktop/Vivado_Project_chh/Project/2019-01-23/StopWatch/StopWatch.runs/synth_1/.Xil/Vivado-7652-a-PC/dcp1/clk_5MHZ_in_context.xdc] for cell 'U1'
Finished Parsing XDC File [C:/Users/a/Desktop/Vivado_Project_chh/Project/2019-01-23/StopWatch/StopWatch.runs/synth_1/.Xil/Vivado-7652-a-PC/dcp1/clk_5MHZ_in_context.xdc] for cell 'U1'
Parsing XDC File [C:/Users/a/Desktop/Vivado_Project_chh/Project/2019-01-23/StopWatch/StopWatch.srcs/constrs_1/imports/tutorial/Nexys4DDR_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'swt[0]'. [C:/Users/a/Desktop/Vivado_Project_chh/Project/2019-01-23/StopWatch/StopWatch.srcs/constrs_1/imports/tutorial/Nexys4DDR_Master.xdc:13]
WARNING: [Vivado 12-584] No ports matched 'swt[1]'. [C:/Users/a/Desktop/Vivado_Project_chh/Project/2019-01-23/StopWatch/StopWatch.srcs/constrs_1/imports/tutorial/Nexys4DDR_Master.xdc:14]
WARNING: [Vivado 12-584] No ports matched 'swt[2]'. [C:/Users/a/Desktop/Vivado_Project_chh/Project/2019-01-23/StopWatch/StopWatch.srcs/constrs_1/imports/tutorial/Nexys4DDR_Master.xdc:15]
WARNING: [Vivado 12-584] No ports matched 'swt[3]'. [C:/Users/a/Desktop/Vivado_Project_chh/Project/2019-01-23/StopWatch/StopWatch.srcs/constrs_1/imports/tutorial/Nexys4DDR_Master.xdc:16]
WARNING: [Vivado 12-584] No ports matched 'swt[4]'. [C:/Users/a/Desktop/Vivado_Project_chh/Project/2019-01-23/StopWatch/StopWatch.srcs/constrs_1/imports/tutorial/Nexys4DDR_Master.xdc:17]
WARNING: [Vivado 12-584] No ports matched 'swt[5]'. [C:/Users/a/Desktop/Vivado_Project_chh/Project/2019-01-23/StopWatch/StopWatch.srcs/constrs_1/imports/tutorial/Nexys4DDR_Master.xdc:18]
WARNING: [Vivado 12-584] No ports matched 'swt[6]'. [C:/Users/a/Desktop/Vivado_Project_chh/Project/2019-01-23/StopWatch/StopWatch.srcs/constrs_1/imports/tutorial/Nexys4DDR_Master.xdc:19]
WARNING: [Vivado 12-584] No ports matched 'swt[7]'. [C:/Users/a/Desktop/Vivado_Project_chh/Project/2019-01-23/StopWatch/StopWatch.srcs/constrs_1/imports/tutorial/Nexys4DDR_Master.xdc:20]
WARNING: [Vivado 12-584] No ports matched 'swt[8]'. [C:/Users/a/Desktop/Vivado_Project_chh/Project/2019-01-23/StopWatch/StopWatch.srcs/constrs_1/imports/tutorial/Nexys4DDR_Master.xdc:21]
WARNING: [Vivado 12-584] No ports matched 'swt[9]'. [C:/Users/a/Desktop/Vivado_Project_chh/Project/2019-01-23/StopWatch/StopWatch.srcs/constrs_1/imports/tutorial/Nexys4DDR_Master.xdc:22]
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [C:/Users/a/Desktop/Vivado_Project_chh/Project/2019-01-23/StopWatch/StopWatch.srcs/constrs_1/imports/tutorial/Nexys4DDR_Master.xdc:33]
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [C:/Users/a/Desktop/Vivado_Project_chh/Project/2019-01-23/StopWatch/StopWatch.srcs/constrs_1/imports/tutorial/Nexys4DDR_Master.xdc:34]
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [C:/Users/a/Desktop/Vivado_Project_chh/Project/2019-01-23/StopWatch/StopWatch.srcs/constrs_1/imports/tutorial/Nexys4DDR_Master.xdc:35]
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [C:/Users/a/Desktop/Vivado_Project_chh/Project/2019-01-23/StopWatch/StopWatch.srcs/constrs_1/imports/tutorial/Nexys4DDR_Master.xdc:36]
WARNING: [Vivado 12-584] No ports matched 'led[4]'. [C:/Users/a/Desktop/Vivado_Project_chh/Project/2019-01-23/StopWatch/StopWatch.srcs/constrs_1/imports/tutorial/Nexys4DDR_Master.xdc:37]
WARNING: [Vivado 12-584] No ports matched 'led[5]'. [C:/Users/a/Desktop/Vivado_Project_chh/Project/2019-01-23/StopWatch/StopWatch.srcs/constrs_1/imports/tutorial/Nexys4DDR_Master.xdc:38]
WARNING: [Vivado 12-584] No ports matched 'led[6]'. [C:/Users/a/Desktop/Vivado_Project_chh/Project/2019-01-23/StopWatch/StopWatch.srcs/constrs_1/imports/tutorial/Nexys4DDR_Master.xdc:39]
WARNING: [Vivado 12-584] No ports matched 'led[7]'. [C:/Users/a/Desktop/Vivado_Project_chh/Project/2019-01-23/StopWatch/StopWatch.srcs/constrs_1/imports/tutorial/Nexys4DDR_Master.xdc:40]
Finished Parsing XDC File [C:/Users/a/Desktop/Vivado_Project_chh/Project/2019-01-23/StopWatch/StopWatch.srcs/constrs_1/imports/tutorial/Nexys4DDR_Master.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/a/Desktop/Vivado_Project_chh/Project/2019-01-23/StopWatch/StopWatch.srcs/constrs_1/imports/tutorial/Nexys4DDR_Master.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/a/Desktop/Vivado_Project_chh/Project/2019-01-23/StopWatch/StopWatch.srcs/constrs_1/imports/tutorial/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/a/Desktop/Vivado_Project_chh/Project/2019-01-23/StopWatch/StopWatch.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/a/Desktop/Vivado_Project_chh/Project/2019-01-23/StopWatch/StopWatch.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 762.684 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 762.684 ; gain = 490.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 762.684 ; gain = 490.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for CLK100MHZ. (constraint file  C:/Users/a/Desktop/Vivado_Project_chh/Project/2019-01-23/StopWatch/StopWatch.runs/synth_1/.Xil/Vivado-7652-a-PC/dcp1/clk_5MHZ_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for CLK100MHZ. (constraint file  C:/Users/a/Desktop/Vivado_Project_chh/Project/2019-01-23/StopWatch/StopWatch.runs/synth_1/.Xil/Vivado-7652-a-PC/dcp1/clk_5MHZ_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for U1. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 762.684 ; gain = 490.648
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element one_sec_reg was removed.  [C:/Users/a/Desktop/Vivado_Project_chh/Project/2019-01-23/StopWatch/StopWatch.srcs/sources_1/imports/new/counter.v:63]
WARNING: [Synth 8-6014] Unused sequential element counter_3_reg was removed.  [C:/Users/a/Desktop/Vivado_Project_chh/Project/2019-01-23/StopWatch/StopWatch.srcs/sources_1/imports/new/counter.v:99]
WARNING: [Synth 8-6014] Unused sequential element seven_select_reg was removed.  [C:/Users/a/Desktop/Vivado_Project_chh/Project/2019-01-23/StopWatch/StopWatch.srcs/sources_1/imports/new/counter.v:106]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 762.684 ; gain = 490.648
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     23 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	  11 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 8     
	   8 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     23 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
Module seven_display 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 15    
+---Muxes : 
	  11 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 8     
	   8 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element U2/one_sec_reg was removed.  [C:/Users/a/Desktop/Vivado_Project_chh/Project/2019-01-23/StopWatch/StopWatch.srcs/sources_1/imports/new/counter.v:63]
WARNING: [Synth 8-6014] Unused sequential element U2/counter_3_reg was removed.  [C:/Users/a/Desktop/Vivado_Project_chh/Project/2019-01-23/StopWatch/StopWatch.srcs/sources_1/imports/new/counter.v:99]
WARNING: [Synth 8-6014] Unused sequential element U2/seven_select_reg was removed.  [C:/Users/a/Desktop/Vivado_Project_chh/Project/2019-01-23/StopWatch/StopWatch.srcs/sources_1/imports/new/counter.v:106]
WARNING: [Synth 8-3331] design top has unconnected port testprobe
INFO: [Synth 8-3886] merging instance 'U2/counter_1_reg[26]' (FDC) to 'U2/counter_1_reg[31]'
INFO: [Synth 8-3886] merging instance 'U2/counter_1_reg[27]' (FDC) to 'U2/counter_1_reg[31]'
INFO: [Synth 8-3886] merging instance 'U2/counter_1_reg[28]' (FDC) to 'U2/counter_1_reg[31]'
INFO: [Synth 8-3886] merging instance 'U2/counter_1_reg[25]' (FDC) to 'U2/counter_1_reg[31]'
INFO: [Synth 8-3886] merging instance 'U2/counter_1_reg[23]' (FDC) to 'U2/counter_1_reg[31]'
INFO: [Synth 8-3886] merging instance 'U2/counter_1_reg[24]' (FDC) to 'U2/counter_1_reg[31]'
INFO: [Synth 8-3886] merging instance 'U2/counter_1_reg[29]' (FDC) to 'U2/counter_1_reg[31]'
INFO: [Synth 8-3886] merging instance 'U2/counter_1_reg[31]' (FDC) to 'U2/counter_1_reg[30]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U2/counter_1_reg[30] )
WARNING: [Synth 8-3332] Sequential element (U2/counter_1_reg[30]) is unused and will be removed from module top.
INFO: [Synth 8-3886] merging instance 'i_1/U2/counter_3_reg[30]' (FDC) to 'i_1/U2/counter_3_reg[24]'
INFO: [Synth 8-3886] merging instance 'i_1/U2/counter_3_reg[29]' (FDC) to 'i_1/U2/counter_3_reg[24]'
INFO: [Synth 8-3886] merging instance 'i_1/U2/counter_3_reg[25]' (FDC) to 'i_1/U2/counter_3_reg[24]'
INFO: [Synth 8-3886] merging instance 'i_1/U2/counter_3_reg[24]' (FDC) to 'i_1/U2/counter_3_reg[26]'
INFO: [Synth 8-3886] merging instance 'i_1/U2/counter_3_reg[27]' (FDC) to 'i_1/U2/counter_3_reg[26]'
INFO: [Synth 8-3886] merging instance 'i_1/U2/counter_3_reg[31]' (FDC) to 'i_1/U2/counter_3_reg[26]'
INFO: [Synth 8-3886] merging instance 'i_1/U2/counter_3_reg[26]' (FDC) to 'i_1/U2/counter_3_reg[28]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\U2/counter_3_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\U2/seven_select_reg[3] )
WARNING: [Synth 8-3332] Sequential element (U2/counter_3_reg[28]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U2/seven_select_reg[3]) is unused and will be removed from module top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 762.684 ; gain = 490.648
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'U1/clk_out1' to pin 'U1/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 764.078 ; gain = 492.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 786.195 ; gain = 514.160
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 787.727 ; gain = 515.691
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:34 ; elapsed = 00:00:34 . Memory (MB): peak = 787.727 ; gain = 515.691
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:34 ; elapsed = 00:00:34 . Memory (MB): peak = 787.727 ; gain = 515.691
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:34 ; elapsed = 00:00:34 . Memory (MB): peak = 787.727 ; gain = 515.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:34 ; elapsed = 00:00:34 . Memory (MB): peak = 787.727 ; gain = 515.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:34 ; elapsed = 00:00:34 . Memory (MB): peak = 787.727 ; gain = 515.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:34 ; elapsed = 00:00:34 . Memory (MB): peak = 787.727 ; gain = 515.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_5MHZ      |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |clk_5MHZ |     1|
|2     |CARRY4   |    12|
|3     |LUT1     |     1|
|4     |LUT2     |    26|
|5     |LUT3     |    19|
|6     |LUT4     |    26|
|7     |LUT5     |     5|
|8     |LUT6     |    12|
|9     |FDCE     |    54|
|10    |FDPE     |     8|
|11    |FDRE     |     7|
|12    |IBUF     |     1|
|13    |OBUF     |    15|
|14    |OBUFT    |     1|
+------+---------+------+

Report Instance Areas: 
+------+---------+--------------+------+
|      |Instance |Module        |Cells |
+------+---------+--------------+------+
|1     |top      |              |   188|
|2     |  U2     |counter       |   155|
|3     |  U3     |seven_display |    15|
+------+---------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:34 ; elapsed = 00:00:34 . Memory (MB): peak = 787.727 ; gain = 515.691
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 10 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 787.727 ; gain = 160.492
Synthesis Optimization Complete : Time (s): cpu = 00:00:34 ; elapsed = 00:00:34 . Memory (MB): peak = 787.727 ; gain = 515.691
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
42 Infos, 40 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 788.496 ; gain = 528.113
INFO: [Common 17-1381] The checkpoint 'C:/Users/a/Desktop/Vivado_Project_chh/Project/2019-01-23/StopWatch/StopWatch.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 788.496 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Jan 25 15:45:27 2019...
