  **** HLS Build v2025.1 6135595
INFO: [HLS 200-2005] Using work_dir C:/Programming_Files/VGGHLS-TX/TL_Base/ConvLayer 
INFO: [HLS 200-2176] Writing Vitis IDE component file C:/Programming_Files/VGGHLS-TX/TL_Base/ConvLayer/vitis-comp.json
INFO: [HLS 200-10] Creating and opening component 'C:/Programming_Files/VGGHLS-TX/TL_Base/ConvLayer'.
INFO: [HLS 200-1611] Setting target device to 'xcvu9p-flga2104-3-e'
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-2174] Applying component config ini file C:/Programming_Files/VGGHLS-TX/TL_Base/hls_config.cfg
INFO: [HLS 200-1465] Applying config ini 'syn.file=../src_files/Main_Code.cpp' from C:/Programming_Files/VGGHLS-TX/TL_Base/hls_config.cfg(8)
INFO: [HLS 200-10] Adding design file 'C:/Programming_Files/VGGHLS-TX/src_files/Main_Code.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../src_files/Auxiliary_Calculations.cpp' from C:/Programming_Files/VGGHLS-TX/TL_Base/hls_config.cfg(9)
INFO: [HLS 200-10] Adding test bench file 'C:/Programming_Files/VGGHLS-TX/src_files/Auxiliary_Calculations.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../src_files/main_tb.cpp' from C:/Programming_Files/VGGHLS-TX/TL_Base/hls_config.cfg(10)
INFO: [HLS 200-10] Adding test bench file 'C:/Programming_Files/VGGHLS-TX/src_files/main_tb.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../src_files/tb_Buf2Pe.cpp' from C:/Programming_Files/VGGHLS-TX/TL_Base/hls_config.cfg(11)
INFO: [HLS 200-10] Adding test bench file 'C:/Programming_Files/VGGHLS-TX/src_files/tb_Buf2Pe.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../src_files/tb_Dfl_ControlLogic.cpp' from C:/Programming_Files/VGGHLS-TX/TL_Base/hls_config.cfg(12)
INFO: [HLS 200-10] Adding test bench file 'C:/Programming_Files/VGGHLS-TX/src_files/tb_Dfl_ControlLogic.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../src_files/tb_fcLayer.cpp' from C:/Programming_Files/VGGHLS-TX/TL_Base/hls_config.cfg(13)
INFO: [HLS 200-10] Adding test bench file 'C:/Programming_Files/VGGHLS-TX/src_files/tb_fcLayer.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../src_files/tb_gap.cpp' from C:/Programming_Files/VGGHLS-TX/TL_Base/hls_config.cfg(14)
INFO: [HLS 200-10] Adding test bench file 'C:/Programming_Files/VGGHLS-TX/src_files/tb_gap.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../src_files/tb_loadbin.cpp' from C:/Programming_Files/VGGHLS-TX/TL_Base/hls_config.cfg(15)
INFO: [HLS 200-10] Adding test bench file 'C:/Programming_Files/VGGHLS-TX/src_files/tb_loadbin.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../src_files/tb_maxPool.cpp' from C:/Programming_Files/VGGHLS-TX/TL_Base/hls_config.cfg(16)
INFO: [HLS 200-10] Adding test bench file 'C:/Programming_Files/VGGHLS-TX/src_files/tb_maxPool.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../src_files/tb_Mem2Buf.cpp' from C:/Programming_Files/VGGHLS-TX/TL_Base/hls_config.cfg(17)
INFO: [HLS 200-10] Adding test bench file 'C:/Programming_Files/VGGHLS-TX/src_files/tb_Mem2Buf.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../src_files/tb_parameters.cpp' from C:/Programming_Files/VGGHLS-TX/TL_Base/hls_config.cfg(18)
INFO: [HLS 200-10] Adding test bench file 'C:/Programming_Files/VGGHLS-TX/src_files/tb_parameters.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../src_files/tb_Top.cpp' from C:/Programming_Files/VGGHLS-TX/TL_Base/hls_config.cfg(19)
INFO: [HLS 200-10] Adding test bench file 'C:/Programming_Files/VGGHLS-TX/src_files/tb_Top.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../src_files/tb_port_widening.cpp' from C:/Programming_Files/VGGHLS-TX/TL_Base/hls_config.cfg(20)
INFO: [HLS 200-10] Adding test bench file 'C:/Programming_Files/VGGHLS-TX/src_files/tb_port_widening.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.top=ConvLayer' from C:/Programming_Files/VGGHLS-TX/TL_Base/hls_config.cfg(7)
INFO: [HLS 200-1465] Applying config ini 'flow_target=vivado' from C:/Programming_Files/VGGHLS-TX/TL_Base/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying config ini 'part=xcvu9p-flga2104-3-e' from C:/Programming_Files/VGGHLS-TX/TL_Base/hls_config.cfg(1)
INFO: [HLS 200-1465] Applying config ini 'csim.clean=1' from C:/Programming_Files/VGGHLS-TX/TL_Base/hls_config.cfg(21)
INFO: [HLS 200-1465] Applying config ini 'package.output.format=ip_catalog' from C:/Programming_Files/VGGHLS-TX/TL_Base/hls_config.cfg(5)
INFO: [HLS 200-2176] Writing Vitis IDE component file C:/Programming_Files/VGGHLS-TX/TL_Base/ConvLayer/vitis-comp.json
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "C:/Xilinx/2025.1/Vitis/win64/tools/vcxx/libexec/clang++"
   Compiling tb_loadbin.cpp_pre.cpp.tb.cpp
   Compiling apatb_ConvLayer.cpp
   Compiling tb_Mem2Buf.cpp_pre.cpp.tb.cpp
   Compiling tb_gap.cpp_pre.cpp.tb.cpp
   Compiling Main_Code.cpp_pre.cpp.tb.cpp
   Compiling tb_parameters.cpp_pre.cpp.tb.cpp
   Compiling Auxiliary_Calculations.cpp_pre.cpp.tb.cpp
   Compiling tb_fcLayer.cpp_pre.cpp.tb.cpp
   Compiling tb_Buf2Pe.cpp_pre.cpp.tb.cpp
   Compiling main_tb.cpp_pre.cpp.tb.cpp
   Compiling tb_port_widening.cpp_pre.cpp.tb.cpp
   Compiling tb_maxPool.cpp_pre.cpp.tb.cpp
   Compiling tb_Top.cpp_pre.cpp.tb.cpp
   Compiling tb_Dfl_ControlLogic.cpp_pre.cpp.tb.cpp
   Compiling apatb_ConvLayer_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
*********************************************************************************  Starting Verification. ************************************************************************************
No integration of max pooling or network head in the convolutional layer.
No port widening applied.
Sequential scheduling for middle region (2) was applied.
layerCnfg signal is passed as input.
 * Parameters for Convolutional Layers
 ** Constant Parameters
Number of Layers -> 2
Stride -> 1  Zero Padding -> 1
Nkx -> 3  Nky -> 3
 *** P* Parameters:
Pif -> 1  Pof -> 6  Piy -> 3  Pix -> 3  Poy -> 3  Pox -> 3
 *** Buffer Sizing:
Row size of Input Pixel Buffer -> 300  Row size of Weight Buffer -> 216
Row size of Output Pixel Buffer -> 144  Bank Number of Output Pixel Buffer -> 2
 *** Memory Sizing:
Memory Size for Input Feature Maps -> 3456
Memory Size for Weight Maps -> 2592
Memory Size for Output Feature Maps -> 3456
 *** Secondary Parameters:
  Pof step in OutBuf banks -> 3
 ** Variable Parameters
 *** Comment:
Tiy, Tix include padding, Niy,Nix doesn't include padding
 *** Always true equations:
Nif = Tif, Pif=1
Nof%Tof = 0, Niy = Noy, Noy%Toy = 0
Nix = Nox, Nix = Tix-2
Tiy = Toy+2, Tix = Tox+2
Piy = Poy, Pix = Pox

 *** For Layer 0
Nif -> 3  Nof -> 12
Niy -> 12  Nix -> 12
Noy -> 12  Nox -> 10
Tif -> 3  Tof -> 12
Tiy -> 12  Tix -> 12
Toy -> 12  Tox -> 10
ceil(Nof/Tof) = Nof_step -> 1  ceil(Noy/Toy) = Noy_step -> 2
We have fully buffered weights.
ceil(Tof/POF) = Tof_step -> 2  ceil(Toy/POY) = Toy_step -> 2  ceil(Tox/POX) = Tox_step -> 4
ceil(Tiy/POY) = row_1map -> 3 ceil(Tix/POX) = wrd_1row -> 5
We have -> Tof%Pof = 0 ,  Toy%Poy = 0 ,  Tox%Pox = 0

We have -> Loop limit for Pe module = 26
Loop limit for WtBuf2Pe module = 53
Loop limit for wndClc module = 27
Loop limit for tileClc module = 16

 *** For Layer 1
Nif -> 12  Nof -> 24
Niy -> 12  Nix -> 12
Noy -> 12  Nox -> 10
Tif -> 12  Tof -> 24
Tiy -> 12  Tix -> 12
Toy -> 12  Tox -> 10
ceil(Nof/Tof) = Nof_step -> 4  ceil(Noy/Toy) = Noy_step -> 1
We have fully buffered pixels.
ceil(Tof/POF) = Tof_step -> 1  ceil(Toy/POY) = Toy_step -> 4  ceil(Tox/POX) = Tox_step -> 4
ceil(Tiy/POY) = row_1map -> 5 ceil(Tix/POX) = wrd_1row -> 5
We have -> Tof%Pof = 0 ,  Toy%Poy = 0 ,  Tox%Pox = 0

We have -> Loop limit for Pe module = 107
Loop limit for WtBuf2Pe module = 107
Loop limit for wndClc module = 108
Loop limit for tileClc module = 16

*****  Rules of Convolutional Parameters Verified!  *****

*********************************************************************************  Verification Complete. ************************************************************************************
ERROR: [COSIM 212-330] Aborting co-simulation: top function 'ConvLayer' is not invoked in the test bench.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
ERROR: 
INFO: [HLS 200-112] Total CPU user time: 14 seconds. Total CPU system time: 3 seconds. Total elapsed time: 65.606 seconds; peak allocated memory: 224.734 MB.
