#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Nov 10 21:06:09 2021
# Process ID: 1264
# Current directory: C:/Users/Administrator/Downloads/数字逻辑实验/实验1 3-8译码器实现/switch_to_led
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6816 C:\Users\Administrator\Downloads\数字逻辑实验\实验1 3-8译码器实现\switch_to_led\switch_to_led.xpr
# Log file: C:/Users/Administrator/Downloads/数字逻辑实验/实验1 3-8译码器实现/switch_to_led/vivado.log
# Journal file: C:/Users/Administrator/Downloads/数字逻辑实验/实验1 3-8译码器实现/switch_to_led\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Administrator/Downloads/数字逻辑实验/实验1 3-8译码器实现/switch_to_led/switch_to_led.xpr}
INFO: [Project 1-313] Project file moved from 'D:/Project/switch_to_led' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Downloads/数字逻辑实验/实验1 3-8译码器实现/switch_to_led/switch_to_led.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Downloads/数字逻辑实验/实验1 3-8译码器实现/switch_to_led/switch_to_led.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Downloads/数字逻辑实验/实验1 3-8译码器实现/switch_to_led/switch_to_led.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switch_to_led
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Downloads/数字逻辑实验/实验1 3-8译码器实现/switch_to_led/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Downloads/数字逻辑实验/实验1 3-8译码器实现/switch_to_led/switch_to_led.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Downloads/数字逻辑实验/实验1 3-8译码器实现/switch_to_led/switch_to_led.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 0c873fbacfeb4ba4904712fb526ce030 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Downloads/数字逻辑实验/实验1 3-8译码器实现/switch_to_led/switch_to_led.v" Line 6. Module switch_to_led doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.switch_to_led
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
系统找不到指定的路径。
ERROR: [XSIM 43-3238] Failed to link the design.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Administrator/Downloads/数字逻辑实验/实验1 3-8译码器实现/switch_to_led/switch_to_led.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Administrator/Downloads/数字逻辑实验/实验1 3-8译码器实现/switch_to_led/switch_to_led.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Downloads/数字逻辑实验/实验1 3-8译码器实现/switch_to_led/switch_to_led.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Downloads/数字逻辑实验/实验1 3-8译码器实现/switch_to_led/switch_to_led.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Downloads/数字逻辑实验/实验1 3-8译码器实现/switch_to_led/switch_to_led.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 0c873fbacfeb4ba4904712fb526ce030 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Downloads/数字逻辑实验/实验1 3-8译码器实现/switch_to_led/switch_to_led.v" Line 6. Module switch_to_led doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.switch_to_led
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
系统找不到指定的路径。
ERROR: [XSIM 43-3238] Failed to link the design.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Administrator/Downloads/数字逻辑实验/实验1 3-8译码器实现/switch_to_led/switch_to_led.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Administrator/Downloads/数字逻辑实验/实验1 3-8译码器实现/switch_to_led/switch_to_led.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Wed Nov 10 21:06:59 2021...
