---

    # 
  # 
  # ======== Result =========
  # 
  # best option name IVF16384,PQ16
  # nprobe: 15
  # QPS 5840.634125990822
  # stage_option_list
  # Stage 2:
  # 
  #         HBM_bank: 0
  #         BRAM_18K: 1.0
  #         URAM: 264.0
  #         FF: 126674
  #         LUT: 98580
  #         DSP48E: 638
  #         
  # QPS: 5840.634125990822
  # Cycles per query: 23970
  # STAGE2_ON_CHIP: True
  # STAGE2_OFF_CHIP_START_CHANNEL:None
  # PE_NUM_CENTER_DIST_COMP: 11
  # Stage 3:
  # 
  #         HBM_bank: 0
  #         BRAM_18K: 6.0
  #         URAM: 0
  #         FF: 9393.15
  #         LUT: 10021.050000000001
  #         DSP48E: 0
  #         
  # QPS: 8531.903223840576
  # Cycles per query: 16409
  # STAGE_3_PRIORITY_QUEUE_LEVEL: 2
  # STAGE_3_PRIORITY_QUEUE_L1_NUM: 2
  # Stage 4:
  # 
  #         HBM_bank: 0
  #         BRAM_18K: 169.0
  #         URAM: 280
  #         FF: 34703
  #         LUT: 25671
  #         DSP48E: 162
  #         
  # QPS: 6527.4151436031325
  # Cycles per query: 21448
  # PE_NUM_TABLE_CONSTRUCTION: 3
  # Stage 5:
  # 
  #         HBM_bank: 7.0
  #         BRAM_18K: 147.0
  #         URAM: 0.0
  #         FF: 41167.0
  #         LUT: 38299.333333333336
  #         DSP48E: 210.0
  #         
  # QPS: 5895.978100652768
  # Cycles per query: 23745
  # HBM_CHANNEL_NUM: 7
  # STAGE5_COMP_PE_NUM: 7
  # Stage 6:
  # 
  #         HBM_bank: 0
  #         BRAM_18K: 30.0
  #         URAM: 0
  #         FF: 296955.0
  #         LUT: 324855.0
  #         DSP48E: 0
  #         
  # QPS: 7387.862796833773
  # Cycles per query: 18950
  # 
  # SORT_GROUP_ENABLE: False
  # SORT_GROUP_NUM: None
  # STAGE_6_PRIORITY_QUEUE_LEVEL: 2
  # STAGE_6_PRIORITY_QUEUE_L2_NUM: None
  # STAGE_6_STREAM_PER_L2_QUEUE_LARGER: None
  # STAGE_6_STREAM_PER_L2_QUEUE_SMALLER: None
  #         
  # total_valid_design: 7751677
  # Total resource consumption: (with shell)
  # 
  #         HBM_bank: 7.0
  #         BRAM_18K: 1147.0
  #         URAM: 544.0
  #         FF: 998591.15
  #         LUT: 780020.3833333333
  #         DSP48E: 1010.0
  #         
  # Total resource consumption: (accelerator kernel without shell)
  # 
  #         HBM_bank: 7.0
  #         BRAM_18K: 353.0
  #         URAM: 544.0
  #         FF: 508892.15
  #         LUT: 497426.3833333333
  #         DSP48E: 1010.0
  #         
  # Per Stage Utilization rate (Total = FPGA):
  # 
  # Stage 2: {'BRAM_18K': '0.0248015873015873%', 'DSP48E': '7.070035460992907%', 'FF': '4.85832412862052%', 'LUT': '7.561671575846833%', 'URAM': '27.500000000000004%'}
  # Stage 3: {'BRAM_18K': '0.1488095238095238%', 'DSP48E': '0.0%', 'FF': '0.3602552006627393%', 'LUT': '0.7686740611192932%', 'URAM': '0.0%'}
  # Stage 4: {'BRAM_18K': '4.191468253968254%', 'DSP48E': '1.795212765957447%', 'FF': '1.330963119783996%', 'LUT': '1.9691181885125184%', 'URAM': '29.166666666666668%'}
  # Stage 5: {'BRAM_18K': '3.6458333333333335%', 'DSP48E': '2.327127659574468%', 'FF': '1.5788767182130583%', 'LUT': '2.9377863688430703%', 'URAM': '0.0%'}
  # Stage 6: {'BRAM_18K': '0.744047619047619%', 'DSP48E': '0.0%', 'FF': '11.38910622238586%', 'LUT': '24.91830817378498%', 'URAM': '0.0%'}
  # Per Stage Utilization rate (Total = Accelerator Kernel (without shell)):
  # 
  # Stage 2: {'BRAM_18K': '0.28328611898017%', 'DSP48E': '63.16831683168317%', 'FF': '24.892111226317795%', 'LUT': '19.81800791091935%', 'URAM': '48.529411764705884%'}
  # LUT only:
  # Stage 2: 19.81800791091935%
  # Stage 3: {'BRAM_18K': '1.69971671388102%', 'DSP48E': '0.0%', 'FF': '1.8458036737253658%', 'LUT': '2.0145795108106954%', 'URAM': '0.0%'}
  # LUT only:
  # Stage 3: 2.0145795108106954%
  # Stage 4: {'BRAM_18K': '47.875354107648725%', 'DSP48E': '16.03960396039604%', 'FF': '6.819323111979621%', 'LUT': '5.1607636547089735%', 'URAM': '51.470588235294116%'}
  # LUT only:
  # Stage 4: 5.1607636547089735%
  # Stage 5: {'BRAM_18K': '41.64305949008499%', 'DSP48E': '20.792079207920793%', 'FF': '8.089533312706827%', 'LUT': '7.6994977782809615%', 'URAM': '0.0%'}
  # LUT only:
  # Stage 5: 7.6994977782809615%
  # Stage 6: {'BRAM_18K': '8.498583569405099%', 'DSP48E': '0.0%', 'FF': '58.35322867527039%', 'LUT': '65.30715114528003%', 'URAM': '0.0%'}
  # LUT only:
  # Stage 6: 65.30715114528003%
  # Total Utilization rate:
  # {'BRAM_18K': '28.447420634920633%', 'DSP48E': '11.192375886524824%', 'FF': '38.298936472140404%', 'LUT': '59.83219680698739%', 'URAM': '56.666666666666664%'}


  # Constants
  NLIST: 16384
  NPROBE: 15
  D: 128
  M: 16
  K: 256
  TOPK: 100

  QUERY_NUM: 10000

  LARGE_NUM: 99999999 # used to init the heap
  # stage 1
  OPQ_ENABLE: False
  OPQ_UNROLL_FACTOR: <--OPQ_unroll_factor--> # 4 or 8, the larger the better performance, left None if OPQ_ENABLE=False, only used when OPQ_ENABLE=True

  # stage 2
  # except last PE: compute more distances per query, last one compute less
  # e.g., nlist = 8192, PE num = 15, 
  #   each of the first 14 PEs construct 547 tables (8192 / 15 round up), 
  #   while the last constructs 534: 14 * 547 + 534 = 8192
  STAGE2_ON_CHIP: True
  PE_NUM_CENTER_DIST_COMP: 11

  # stage 3
  STAGE_3_PRIORITY_QUEUE_LEVEL: 2 # support 1 or 2
  STAGE_3_PRIORITY_QUEUE_L1_NUM: 2 # only used when STAGE_3_PRIORITY_QUEUE_LEVEL=2

  # stage 4
  # except last PE: construct more tables per query, last one construct less
  # e.g., nprobe = 17, PE num = 6, each of the first 5 PEs construct 3 tables, 
  #   while the last constructs 2: 5 * 3 + 2 = 17
  PE_NUM_TABLE_CONSTRUCTION: 3

  # stage 5
  # (HBM_CHANNEL_NUM * 3 / STAGE5_COMP_PE_NUM) must be integar
  # e.g., default 1 HBM channel -> 3 PQ code streams -> STAGE5_COMP_PE_NUM = 3 * HBM_CHANNEL_NUM
  # e.g., merge content of 1 HBM channel to 1 PQ code stream -> STAGE5_COMP_PE_NUM = HBM_CHANNEL_NUM
  # e.g., merge content of 2 HBM channels to 1 PQ code stream -> STAGE5_COMP_PE_NUM = HBM_CHANNEL_NUM / 2
  HBM_CHANNEL_NUM: 7 # PQ code stream num = 3 * HBM_CHANNEL_NUM
  STAGE5_COMP_PE_NUM: 7

  # stage 6
  # there could be a sorting network before the priority queue group (SORT_GROUP_ENABLE)
  #   if not, set SORT_GROUP_ENABLE to False, and SORT_GROUP_NUM to 0 or None
  # number of 16 outputs per cycle, e.g., HBM channel num = 10, comp PE num = 30, then 
  #   SORT_GROUP_NUM = 2; if HBM channel = 12, PE_num = 36, then SORT_GROUP_NUM = 3
  SORT_GROUP_ENABLE: False
  SORT_GROUP_NUM: 0 # only used when SORT_GROUP_ENABLE=True
  STAGE_6_PRIORITY_QUEUE_LEVEL: 2 # supported level num: 2 or 3
  # only fill STAGE_6_PRIORITY_QUEUE_L2_NUM, STAGE_6_STREAM_PER_L2_QUEUE_LARGER, STAGE_6_STREAM_PER_L2_QUEUE_SMALLER
  #   when STAGE_6_PRIORITY_QUEUE_LEVEL = 3, else left them blank
  # Must subject to: L1 stream num = (without sort-reduction unit) STAGE5_COMP_PE_NUM * 2 
  #                  or = (with sort reduction) 16 * 2
  # (STAGE_6_PRIORITY_QUEUE_L2_NUM - 1) * STAGE_6_STREAM_PER_L2_QUEUE_LARGER + STAGE_6_STREAM_PER_L2_QUEUE_SMALLER
  # STAGE_6_PRIORITY_QUEUE_L2_NUM: 2 # only used when when STAGE_6_PRIORITY_QUEUE_LEVEL = 3
  # STAGE_6_STREAM_PER_L2_QUEUE_LARGER: 6 # only used when when STAGE_6_PRIORITY_QUEUE_LEVEL = 3
  # STAGE_6_STREAM_PER_L2_QUEUE_SMALLER: 4 # only used when when STAGE_6_PRIORITY_QUEUE_LEVEL = 3

  # Dataset config
  DB_NAME: SIFT1000M
  DB_SCALE: 1000M # 1M to 1000M
  FPGA_NUM: 8 # e.g., can use 8 FPGAs to serve 1000M dataset, each stores 125M vectors

  # Data directory (don't add "/" after the dir)
  #   e.g., dir=/home/wejiang/saved_npy_data/FPGA_data_SIFT100M_OPQ16,IVF8192,PQ16_HBM_10_banks, 
  #     then the content for HBM0 is:
  #     /home/wejiang/saved_npy_data/FPGA_data_SIFT100M_OPQ16,IVF8192,PQ16_HBM_10_banks/HBM_bank_0_raw
  # DATA_DIR: "/mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT100M_IVF4096,PQ16_23_banks"
  # GT_DIR: "/mnt/scratch/wenqi/saved_npy_data/gnd/"

  # FPGA Settings
  DEVICE: U55C # Supported devices: U280, U250, U50
  FREQ: 140
