
LAB 10.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006db8  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003e4  08006f58  08006f58  00016f58  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800733c  0800733c  00020080  2**0
                  CONTENTS
  4 .ARM          00000008  0800733c  0800733c  0001733c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007344  08007344  00020080  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007344  08007344  00017344  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007348  08007348  00017348  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000080  20000000  0800734c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002b8  20000080  080073cc  00020080  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000338  080073cc  00020338  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020080  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000faea  00000000  00000000  000200b0  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000020d2  00000000  00000000  0002fb9a  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000f80  00000000  00000000  00031c70  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000e78  00000000  00000000  00032bf0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00017732  00000000  00000000  00033a68  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000b2c6  00000000  00000000  0004b19a  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0009454e  00000000  00000000  00056460  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000ea9ae  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000046e8  00000000  00000000  000eaa2c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000080 	.word	0x20000080
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08006f40 	.word	0x08006f40

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000084 	.word	0x20000084
 80001dc:	08006f40 	.word	0x08006f40

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003ce:	f1a4 0401 	sub.w	r4, r4, #1
 80003d2:	d1e9      	bne.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_d2iz>:
 8000b3c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b40:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b44:	d215      	bcs.n	8000b72 <__aeabi_d2iz+0x36>
 8000b46:	d511      	bpl.n	8000b6c <__aeabi_d2iz+0x30>
 8000b48:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b4c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b50:	d912      	bls.n	8000b78 <__aeabi_d2iz+0x3c>
 8000b52:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b56:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b5a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b5e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b62:	fa23 f002 	lsr.w	r0, r3, r2
 8000b66:	bf18      	it	ne
 8000b68:	4240      	negne	r0, r0
 8000b6a:	4770      	bx	lr
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b76:	d105      	bne.n	8000b84 <__aeabi_d2iz+0x48>
 8000b78:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b7c:	bf08      	it	eq
 8000b7e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b82:	4770      	bx	lr
 8000b84:	f04f 0000 	mov.w	r0, #0
 8000b88:	4770      	bx	lr
 8000b8a:	bf00      	nop

08000b8c <__aeabi_d2uiz>:
 8000b8c:	004a      	lsls	r2, r1, #1
 8000b8e:	d211      	bcs.n	8000bb4 <__aeabi_d2uiz+0x28>
 8000b90:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b94:	d211      	bcs.n	8000bba <__aeabi_d2uiz+0x2e>
 8000b96:	d50d      	bpl.n	8000bb4 <__aeabi_d2uiz+0x28>
 8000b98:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b9c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ba0:	d40e      	bmi.n	8000bc0 <__aeabi_d2uiz+0x34>
 8000ba2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ba6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000baa:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bae:	fa23 f002 	lsr.w	r0, r3, r2
 8000bb2:	4770      	bx	lr
 8000bb4:	f04f 0000 	mov.w	r0, #0
 8000bb8:	4770      	bx	lr
 8000bba:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bbe:	d102      	bne.n	8000bc6 <__aeabi_d2uiz+0x3a>
 8000bc0:	f04f 30ff 	mov.w	r0, #4294967295
 8000bc4:	4770      	bx	lr
 8000bc6:	f04f 0000 	mov.w	r0, #0
 8000bca:	4770      	bx	lr

08000bcc <__aeabi_d2f>:
 8000bcc:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bd0:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bd4:	bf24      	itt	cs
 8000bd6:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bda:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bde:	d90d      	bls.n	8000bfc <__aeabi_d2f+0x30>
 8000be0:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000be4:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000be8:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bec:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bf0:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bf4:	bf08      	it	eq
 8000bf6:	f020 0001 	biceq.w	r0, r0, #1
 8000bfa:	4770      	bx	lr
 8000bfc:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c00:	d121      	bne.n	8000c46 <__aeabi_d2f+0x7a>
 8000c02:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c06:	bfbc      	itt	lt
 8000c08:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c0c:	4770      	bxlt	lr
 8000c0e:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c12:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c16:	f1c2 0218 	rsb	r2, r2, #24
 8000c1a:	f1c2 0c20 	rsb	ip, r2, #32
 8000c1e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c22:	fa20 f002 	lsr.w	r0, r0, r2
 8000c26:	bf18      	it	ne
 8000c28:	f040 0001 	orrne.w	r0, r0, #1
 8000c2c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c30:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c34:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c38:	ea40 000c 	orr.w	r0, r0, ip
 8000c3c:	fa23 f302 	lsr.w	r3, r3, r2
 8000c40:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c44:	e7cc      	b.n	8000be0 <__aeabi_d2f+0x14>
 8000c46:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c4a:	d107      	bne.n	8000c5c <__aeabi_d2f+0x90>
 8000c4c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c50:	bf1e      	ittt	ne
 8000c52:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c56:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c5a:	4770      	bxne	lr
 8000c5c:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c60:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c64:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c68:	4770      	bx	lr
 8000c6a:	bf00      	nop

08000c6c <__aeabi_uldivmod>:
 8000c6c:	b953      	cbnz	r3, 8000c84 <__aeabi_uldivmod+0x18>
 8000c6e:	b94a      	cbnz	r2, 8000c84 <__aeabi_uldivmod+0x18>
 8000c70:	2900      	cmp	r1, #0
 8000c72:	bf08      	it	eq
 8000c74:	2800      	cmpeq	r0, #0
 8000c76:	bf1c      	itt	ne
 8000c78:	f04f 31ff 	movne.w	r1, #4294967295
 8000c7c:	f04f 30ff 	movne.w	r0, #4294967295
 8000c80:	f000 b972 	b.w	8000f68 <__aeabi_idiv0>
 8000c84:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c88:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c8c:	f000 f806 	bl	8000c9c <__udivmoddi4>
 8000c90:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c94:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c98:	b004      	add	sp, #16
 8000c9a:	4770      	bx	lr

08000c9c <__udivmoddi4>:
 8000c9c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ca0:	9e08      	ldr	r6, [sp, #32]
 8000ca2:	4604      	mov	r4, r0
 8000ca4:	4688      	mov	r8, r1
 8000ca6:	2b00      	cmp	r3, #0
 8000ca8:	d14b      	bne.n	8000d42 <__udivmoddi4+0xa6>
 8000caa:	428a      	cmp	r2, r1
 8000cac:	4615      	mov	r5, r2
 8000cae:	d967      	bls.n	8000d80 <__udivmoddi4+0xe4>
 8000cb0:	fab2 f282 	clz	r2, r2
 8000cb4:	b14a      	cbz	r2, 8000cca <__udivmoddi4+0x2e>
 8000cb6:	f1c2 0720 	rsb	r7, r2, #32
 8000cba:	fa01 f302 	lsl.w	r3, r1, r2
 8000cbe:	fa20 f707 	lsr.w	r7, r0, r7
 8000cc2:	4095      	lsls	r5, r2
 8000cc4:	ea47 0803 	orr.w	r8, r7, r3
 8000cc8:	4094      	lsls	r4, r2
 8000cca:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000cce:	0c23      	lsrs	r3, r4, #16
 8000cd0:	fbb8 f7fe 	udiv	r7, r8, lr
 8000cd4:	fa1f fc85 	uxth.w	ip, r5
 8000cd8:	fb0e 8817 	mls	r8, lr, r7, r8
 8000cdc:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000ce0:	fb07 f10c 	mul.w	r1, r7, ip
 8000ce4:	4299      	cmp	r1, r3
 8000ce6:	d909      	bls.n	8000cfc <__udivmoddi4+0x60>
 8000ce8:	18eb      	adds	r3, r5, r3
 8000cea:	f107 30ff 	add.w	r0, r7, #4294967295
 8000cee:	f080 811b 	bcs.w	8000f28 <__udivmoddi4+0x28c>
 8000cf2:	4299      	cmp	r1, r3
 8000cf4:	f240 8118 	bls.w	8000f28 <__udivmoddi4+0x28c>
 8000cf8:	3f02      	subs	r7, #2
 8000cfa:	442b      	add	r3, r5
 8000cfc:	1a5b      	subs	r3, r3, r1
 8000cfe:	b2a4      	uxth	r4, r4
 8000d00:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d04:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d08:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d0c:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d10:	45a4      	cmp	ip, r4
 8000d12:	d909      	bls.n	8000d28 <__udivmoddi4+0x8c>
 8000d14:	192c      	adds	r4, r5, r4
 8000d16:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d1a:	f080 8107 	bcs.w	8000f2c <__udivmoddi4+0x290>
 8000d1e:	45a4      	cmp	ip, r4
 8000d20:	f240 8104 	bls.w	8000f2c <__udivmoddi4+0x290>
 8000d24:	3802      	subs	r0, #2
 8000d26:	442c      	add	r4, r5
 8000d28:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000d2c:	eba4 040c 	sub.w	r4, r4, ip
 8000d30:	2700      	movs	r7, #0
 8000d32:	b11e      	cbz	r6, 8000d3c <__udivmoddi4+0xa0>
 8000d34:	40d4      	lsrs	r4, r2
 8000d36:	2300      	movs	r3, #0
 8000d38:	e9c6 4300 	strd	r4, r3, [r6]
 8000d3c:	4639      	mov	r1, r7
 8000d3e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d42:	428b      	cmp	r3, r1
 8000d44:	d909      	bls.n	8000d5a <__udivmoddi4+0xbe>
 8000d46:	2e00      	cmp	r6, #0
 8000d48:	f000 80eb 	beq.w	8000f22 <__udivmoddi4+0x286>
 8000d4c:	2700      	movs	r7, #0
 8000d4e:	e9c6 0100 	strd	r0, r1, [r6]
 8000d52:	4638      	mov	r0, r7
 8000d54:	4639      	mov	r1, r7
 8000d56:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d5a:	fab3 f783 	clz	r7, r3
 8000d5e:	2f00      	cmp	r7, #0
 8000d60:	d147      	bne.n	8000df2 <__udivmoddi4+0x156>
 8000d62:	428b      	cmp	r3, r1
 8000d64:	d302      	bcc.n	8000d6c <__udivmoddi4+0xd0>
 8000d66:	4282      	cmp	r2, r0
 8000d68:	f200 80fa 	bhi.w	8000f60 <__udivmoddi4+0x2c4>
 8000d6c:	1a84      	subs	r4, r0, r2
 8000d6e:	eb61 0303 	sbc.w	r3, r1, r3
 8000d72:	2001      	movs	r0, #1
 8000d74:	4698      	mov	r8, r3
 8000d76:	2e00      	cmp	r6, #0
 8000d78:	d0e0      	beq.n	8000d3c <__udivmoddi4+0xa0>
 8000d7a:	e9c6 4800 	strd	r4, r8, [r6]
 8000d7e:	e7dd      	b.n	8000d3c <__udivmoddi4+0xa0>
 8000d80:	b902      	cbnz	r2, 8000d84 <__udivmoddi4+0xe8>
 8000d82:	deff      	udf	#255	; 0xff
 8000d84:	fab2 f282 	clz	r2, r2
 8000d88:	2a00      	cmp	r2, #0
 8000d8a:	f040 808f 	bne.w	8000eac <__udivmoddi4+0x210>
 8000d8e:	1b49      	subs	r1, r1, r5
 8000d90:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000d94:	fa1f f885 	uxth.w	r8, r5
 8000d98:	2701      	movs	r7, #1
 8000d9a:	fbb1 fcfe 	udiv	ip, r1, lr
 8000d9e:	0c23      	lsrs	r3, r4, #16
 8000da0:	fb0e 111c 	mls	r1, lr, ip, r1
 8000da4:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000da8:	fb08 f10c 	mul.w	r1, r8, ip
 8000dac:	4299      	cmp	r1, r3
 8000dae:	d907      	bls.n	8000dc0 <__udivmoddi4+0x124>
 8000db0:	18eb      	adds	r3, r5, r3
 8000db2:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000db6:	d202      	bcs.n	8000dbe <__udivmoddi4+0x122>
 8000db8:	4299      	cmp	r1, r3
 8000dba:	f200 80cd 	bhi.w	8000f58 <__udivmoddi4+0x2bc>
 8000dbe:	4684      	mov	ip, r0
 8000dc0:	1a59      	subs	r1, r3, r1
 8000dc2:	b2a3      	uxth	r3, r4
 8000dc4:	fbb1 f0fe 	udiv	r0, r1, lr
 8000dc8:	fb0e 1410 	mls	r4, lr, r0, r1
 8000dcc:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000dd0:	fb08 f800 	mul.w	r8, r8, r0
 8000dd4:	45a0      	cmp	r8, r4
 8000dd6:	d907      	bls.n	8000de8 <__udivmoddi4+0x14c>
 8000dd8:	192c      	adds	r4, r5, r4
 8000dda:	f100 33ff 	add.w	r3, r0, #4294967295
 8000dde:	d202      	bcs.n	8000de6 <__udivmoddi4+0x14a>
 8000de0:	45a0      	cmp	r8, r4
 8000de2:	f200 80b6 	bhi.w	8000f52 <__udivmoddi4+0x2b6>
 8000de6:	4618      	mov	r0, r3
 8000de8:	eba4 0408 	sub.w	r4, r4, r8
 8000dec:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000df0:	e79f      	b.n	8000d32 <__udivmoddi4+0x96>
 8000df2:	f1c7 0c20 	rsb	ip, r7, #32
 8000df6:	40bb      	lsls	r3, r7
 8000df8:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000dfc:	ea4e 0e03 	orr.w	lr, lr, r3
 8000e00:	fa01 f407 	lsl.w	r4, r1, r7
 8000e04:	fa20 f50c 	lsr.w	r5, r0, ip
 8000e08:	fa21 f30c 	lsr.w	r3, r1, ip
 8000e0c:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000e10:	4325      	orrs	r5, r4
 8000e12:	fbb3 f9f8 	udiv	r9, r3, r8
 8000e16:	0c2c      	lsrs	r4, r5, #16
 8000e18:	fb08 3319 	mls	r3, r8, r9, r3
 8000e1c:	fa1f fa8e 	uxth.w	sl, lr
 8000e20:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000e24:	fb09 f40a 	mul.w	r4, r9, sl
 8000e28:	429c      	cmp	r4, r3
 8000e2a:	fa02 f207 	lsl.w	r2, r2, r7
 8000e2e:	fa00 f107 	lsl.w	r1, r0, r7
 8000e32:	d90b      	bls.n	8000e4c <__udivmoddi4+0x1b0>
 8000e34:	eb1e 0303 	adds.w	r3, lr, r3
 8000e38:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e3c:	f080 8087 	bcs.w	8000f4e <__udivmoddi4+0x2b2>
 8000e40:	429c      	cmp	r4, r3
 8000e42:	f240 8084 	bls.w	8000f4e <__udivmoddi4+0x2b2>
 8000e46:	f1a9 0902 	sub.w	r9, r9, #2
 8000e4a:	4473      	add	r3, lr
 8000e4c:	1b1b      	subs	r3, r3, r4
 8000e4e:	b2ad      	uxth	r5, r5
 8000e50:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e54:	fb08 3310 	mls	r3, r8, r0, r3
 8000e58:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000e5c:	fb00 fa0a 	mul.w	sl, r0, sl
 8000e60:	45a2      	cmp	sl, r4
 8000e62:	d908      	bls.n	8000e76 <__udivmoddi4+0x1da>
 8000e64:	eb1e 0404 	adds.w	r4, lr, r4
 8000e68:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e6c:	d26b      	bcs.n	8000f46 <__udivmoddi4+0x2aa>
 8000e6e:	45a2      	cmp	sl, r4
 8000e70:	d969      	bls.n	8000f46 <__udivmoddi4+0x2aa>
 8000e72:	3802      	subs	r0, #2
 8000e74:	4474      	add	r4, lr
 8000e76:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e7a:	fba0 8902 	umull	r8, r9, r0, r2
 8000e7e:	eba4 040a 	sub.w	r4, r4, sl
 8000e82:	454c      	cmp	r4, r9
 8000e84:	46c2      	mov	sl, r8
 8000e86:	464b      	mov	r3, r9
 8000e88:	d354      	bcc.n	8000f34 <__udivmoddi4+0x298>
 8000e8a:	d051      	beq.n	8000f30 <__udivmoddi4+0x294>
 8000e8c:	2e00      	cmp	r6, #0
 8000e8e:	d069      	beq.n	8000f64 <__udivmoddi4+0x2c8>
 8000e90:	ebb1 050a 	subs.w	r5, r1, sl
 8000e94:	eb64 0403 	sbc.w	r4, r4, r3
 8000e98:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000e9c:	40fd      	lsrs	r5, r7
 8000e9e:	40fc      	lsrs	r4, r7
 8000ea0:	ea4c 0505 	orr.w	r5, ip, r5
 8000ea4:	e9c6 5400 	strd	r5, r4, [r6]
 8000ea8:	2700      	movs	r7, #0
 8000eaa:	e747      	b.n	8000d3c <__udivmoddi4+0xa0>
 8000eac:	f1c2 0320 	rsb	r3, r2, #32
 8000eb0:	fa20 f703 	lsr.w	r7, r0, r3
 8000eb4:	4095      	lsls	r5, r2
 8000eb6:	fa01 f002 	lsl.w	r0, r1, r2
 8000eba:	fa21 f303 	lsr.w	r3, r1, r3
 8000ebe:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000ec2:	4338      	orrs	r0, r7
 8000ec4:	0c01      	lsrs	r1, r0, #16
 8000ec6:	fbb3 f7fe 	udiv	r7, r3, lr
 8000eca:	fa1f f885 	uxth.w	r8, r5
 8000ece:	fb0e 3317 	mls	r3, lr, r7, r3
 8000ed2:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ed6:	fb07 f308 	mul.w	r3, r7, r8
 8000eda:	428b      	cmp	r3, r1
 8000edc:	fa04 f402 	lsl.w	r4, r4, r2
 8000ee0:	d907      	bls.n	8000ef2 <__udivmoddi4+0x256>
 8000ee2:	1869      	adds	r1, r5, r1
 8000ee4:	f107 3cff 	add.w	ip, r7, #4294967295
 8000ee8:	d22f      	bcs.n	8000f4a <__udivmoddi4+0x2ae>
 8000eea:	428b      	cmp	r3, r1
 8000eec:	d92d      	bls.n	8000f4a <__udivmoddi4+0x2ae>
 8000eee:	3f02      	subs	r7, #2
 8000ef0:	4429      	add	r1, r5
 8000ef2:	1acb      	subs	r3, r1, r3
 8000ef4:	b281      	uxth	r1, r0
 8000ef6:	fbb3 f0fe 	udiv	r0, r3, lr
 8000efa:	fb0e 3310 	mls	r3, lr, r0, r3
 8000efe:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f02:	fb00 f308 	mul.w	r3, r0, r8
 8000f06:	428b      	cmp	r3, r1
 8000f08:	d907      	bls.n	8000f1a <__udivmoddi4+0x27e>
 8000f0a:	1869      	adds	r1, r5, r1
 8000f0c:	f100 3cff 	add.w	ip, r0, #4294967295
 8000f10:	d217      	bcs.n	8000f42 <__udivmoddi4+0x2a6>
 8000f12:	428b      	cmp	r3, r1
 8000f14:	d915      	bls.n	8000f42 <__udivmoddi4+0x2a6>
 8000f16:	3802      	subs	r0, #2
 8000f18:	4429      	add	r1, r5
 8000f1a:	1ac9      	subs	r1, r1, r3
 8000f1c:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000f20:	e73b      	b.n	8000d9a <__udivmoddi4+0xfe>
 8000f22:	4637      	mov	r7, r6
 8000f24:	4630      	mov	r0, r6
 8000f26:	e709      	b.n	8000d3c <__udivmoddi4+0xa0>
 8000f28:	4607      	mov	r7, r0
 8000f2a:	e6e7      	b.n	8000cfc <__udivmoddi4+0x60>
 8000f2c:	4618      	mov	r0, r3
 8000f2e:	e6fb      	b.n	8000d28 <__udivmoddi4+0x8c>
 8000f30:	4541      	cmp	r1, r8
 8000f32:	d2ab      	bcs.n	8000e8c <__udivmoddi4+0x1f0>
 8000f34:	ebb8 0a02 	subs.w	sl, r8, r2
 8000f38:	eb69 020e 	sbc.w	r2, r9, lr
 8000f3c:	3801      	subs	r0, #1
 8000f3e:	4613      	mov	r3, r2
 8000f40:	e7a4      	b.n	8000e8c <__udivmoddi4+0x1f0>
 8000f42:	4660      	mov	r0, ip
 8000f44:	e7e9      	b.n	8000f1a <__udivmoddi4+0x27e>
 8000f46:	4618      	mov	r0, r3
 8000f48:	e795      	b.n	8000e76 <__udivmoddi4+0x1da>
 8000f4a:	4667      	mov	r7, ip
 8000f4c:	e7d1      	b.n	8000ef2 <__udivmoddi4+0x256>
 8000f4e:	4681      	mov	r9, r0
 8000f50:	e77c      	b.n	8000e4c <__udivmoddi4+0x1b0>
 8000f52:	3802      	subs	r0, #2
 8000f54:	442c      	add	r4, r5
 8000f56:	e747      	b.n	8000de8 <__udivmoddi4+0x14c>
 8000f58:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f5c:	442b      	add	r3, r5
 8000f5e:	e72f      	b.n	8000dc0 <__udivmoddi4+0x124>
 8000f60:	4638      	mov	r0, r7
 8000f62:	e708      	b.n	8000d76 <__udivmoddi4+0xda>
 8000f64:	4637      	mov	r7, r6
 8000f66:	e6e9      	b.n	8000d3c <__udivmoddi4+0xa0>

08000f68 <__aeabi_idiv0>:
 8000f68:	4770      	bx	lr
 8000f6a:	bf00      	nop
 8000f6c:	0000      	movs	r0, r0
	...

08000f70 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000f70:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8000f74:	b0d6      	sub	sp, #344	; 0x158
 8000f76:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000f78:	f001 fcbe 	bl	80028f8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000f7c:	f000 ff4a 	bl	8001e14 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000f80:	f001 f8f4 	bl	800216c <MX_GPIO_Init>
  MX_DMA_Init();
 8000f84:	f001 f8d2 	bl	800212c <MX_DMA_Init>
  MX_ADC1_Init();
 8000f88:	f000 ffac 	bl	8001ee4 <MX_ADC1_Init>
  MX_TIM3_Init();
 8000f8c:	f001 f834 	bl	8001ff8 <MX_TIM3_Init>
  MX_SPI3_Init();
 8000f90:	f000 fffa 	bl	8001f88 <MX_SPI3_Init>
  MX_TIM11_Init();
 8000f94:	f001 f87c 	bl	8002090 <MX_TIM11_Init>
  MX_USART2_UART_Init();
 8000f98:	f001 f89e 	bl	80020d8 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
	HAL_TIM_Base_Start(&htim3);
 8000f9c:	48a3      	ldr	r0, [pc, #652]	; (800122c <main+0x2bc>)
 8000f9e:	f004 f892 	bl	80050c6 <HAL_TIM_Base_Start>
	HAL_TIM_Base_Start_IT(&htim11);
 8000fa2:	48a3      	ldr	r0, [pc, #652]	; (8001230 <main+0x2c0>)
 8000fa4:	f004 f8b3 	bl	800510e <HAL_TIM_Base_Start_IT>
	HAL_ADC_Start_DMA(&hadc1, (uint32_t*) &ADCin, 1);
 8000fa8:	2201      	movs	r2, #1
 8000faa:	49a2      	ldr	r1, [pc, #648]	; (8001234 <main+0x2c4>)
 8000fac:	48a2      	ldr	r0, [pc, #648]	; (8001238 <main+0x2c8>)
 8000fae:	f001 fe99 	bl	8002ce4 <HAL_ADC_Start_DMA>

	HAL_GPIO_WritePin(LOAD_GPIO_Port, LOAD_Pin, GPIO_PIN_RESET);
 8000fb2:	2200      	movs	r2, #0
 8000fb4:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000fb8:	48a0      	ldr	r0, [pc, #640]	; (800123c <main+0x2cc>)
 8000fba:	f003 f885 	bl	80040c8 <HAL_GPIO_WritePin>

		  	  		// UARTReceiveAndResponsePolling();


		  	  		/*Method 2 Interrupt Mode*/
		  	  		HAL_UART_Receive_IT(&huart2,  (uint8_t*)RxDataBuffer, 32);
 8000fbe:	2220      	movs	r2, #32
 8000fc0:	499f      	ldr	r1, [pc, #636]	; (8001240 <main+0x2d0>)
 8000fc2:	48a0      	ldr	r0, [pc, #640]	; (8001244 <main+0x2d4>)
 8000fc4:	f004 fd30 	bl	8005a28 <HAL_UART_Receive_IT>

		  	  		/*Method 2 W/ 1 Char Received*/

		  	  		//read character
		  	  	    int8_t inputchar = UARTReceiveIT();
 8000fc8:	f001 f9e4 	bl	8002394 <UARTReceiveIT>
 8000fcc:	4603      	mov	r3, r0
 8000fce:	f887 3157 	strb.w	r3, [r7, #343]	; 0x157
	//	  	  		{
	//	  	  			sprintf(TxDataBuffer, "ReceivedChar:[%c]\r\n", inputchar);
	//	  	  			HAL_UART_Transmit(&huart2, (uint8_t*)TxDataBuffer, strlen(TxDataBuffer), 1000);
	//	  	  		}
				static uint64_t timestamp = 0;
				switch (CurrentMode)
 8000fd2:	4b9d      	ldr	r3, [pc, #628]	; (8001248 <main+0x2d8>)
 8000fd4:	681b      	ldr	r3, [r3, #0]
 8000fd6:	2b46      	cmp	r3, #70	; 0x46
 8000fd8:	f200 86da 	bhi.w	8001d90 <main+0xe20>
 8000fdc:	a201      	add	r2, pc, #4	; (adr r2, 8000fe4 <main+0x74>)
 8000fde:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000fe2:	bf00      	nop
 8000fe4:	08001101 	.word	0x08001101
 8000fe8:	08001d91 	.word	0x08001d91
 8000fec:	08001d91 	.word	0x08001d91
 8000ff0:	08001d91 	.word	0x08001d91
 8000ff4:	08001d91 	.word	0x08001d91
 8000ff8:	08001d91 	.word	0x08001d91
 8000ffc:	08001d91 	.word	0x08001d91
 8001000:	08001d91 	.word	0x08001d91
 8001004:	08001d91 	.word	0x08001d91
 8001008:	08001d91 	.word	0x08001d91
 800100c:	08001135 	.word	0x08001135
 8001010:	08001d91 	.word	0x08001d91
 8001014:	08001d91 	.word	0x08001d91
 8001018:	08001d91 	.word	0x08001d91
 800101c:	08001d91 	.word	0x08001d91
 8001020:	08001d91 	.word	0x08001d91
 8001024:	08001d91 	.word	0x08001d91
 8001028:	08001d91 	.word	0x08001d91
 800102c:	08001d91 	.word	0x08001d91
 8001030:	08001d91 	.word	0x08001d91
 8001034:	080011a3 	.word	0x080011a3
 8001038:	08001d91 	.word	0x08001d91
 800103c:	08001d91 	.word	0x08001d91
 8001040:	08001d91 	.word	0x08001d91
 8001044:	08001d91 	.word	0x08001d91
 8001048:	08001d91 	.word	0x08001d91
 800104c:	08001d91 	.word	0x08001d91
 8001050:	08001d91 	.word	0x08001d91
 8001054:	08001d91 	.word	0x08001d91
 8001058:	08001d91 	.word	0x08001d91
 800105c:	080011d7 	.word	0x080011d7
 8001060:	08001d91 	.word	0x08001d91
 8001064:	08001d91 	.word	0x08001d91
 8001068:	08001d91 	.word	0x08001d91
 800106c:	08001d91 	.word	0x08001d91
 8001070:	08001d91 	.word	0x08001d91
 8001074:	08001d91 	.word	0x08001d91
 8001078:	08001d91 	.word	0x08001d91
 800107c:	08001d91 	.word	0x08001d91
 8001080:	08001d91 	.word	0x08001d91
 8001084:	080016df 	.word	0x080016df
 8001088:	08001d91 	.word	0x08001d91
 800108c:	08001d91 	.word	0x08001d91
 8001090:	08001d91 	.word	0x08001d91
 8001094:	08001d91 	.word	0x08001d91
 8001098:	08001d91 	.word	0x08001d91
 800109c:	08001d91 	.word	0x08001d91
 80010a0:	08001d91 	.word	0x08001d91
 80010a4:	08001d91 	.word	0x08001d91
 80010a8:	08001d91 	.word	0x08001d91
 80010ac:	08001711 	.word	0x08001711
 80010b0:	08001d91 	.word	0x08001d91
 80010b4:	08001d91 	.word	0x08001d91
 80010b8:	08001d91 	.word	0x08001d91
 80010bc:	08001d91 	.word	0x08001d91
 80010c0:	08001d91 	.word	0x08001d91
 80010c4:	08001d91 	.word	0x08001d91
 80010c8:	08001d91 	.word	0x08001d91
 80010cc:	08001d91 	.word	0x08001d91
 80010d0:	08001d91 	.word	0x08001d91
 80010d4:	08001a2b 	.word	0x08001a2b
 80010d8:	08001d91 	.word	0x08001d91
 80010dc:	08001d91 	.word	0x08001d91
 80010e0:	08001d91 	.word	0x08001d91
 80010e4:	08001d91 	.word	0x08001d91
 80010e8:	08001d91 	.word	0x08001d91
 80010ec:	08001d91 	.word	0x08001d91
 80010f0:	08001d91 	.word	0x08001d91
 80010f4:	08001d91 	.word	0x08001d91
 80010f8:	08001d91 	.word	0x08001d91
 80010fc:	08001a5d 	.word	0x08001a5d
				{
						case Mode_MainMenu :	//MainMENU
						{
							char temp[] = "\r\n---FUNCTION GENERATOR---\r\n"
 8001100:	1d3b      	adds	r3, r7, #4
 8001102:	4a52      	ldr	r2, [pc, #328]	; (800124c <main+0x2dc>)
 8001104:	4618      	mov	r0, r3
 8001106:	4611      	mov	r1, r2
 8001108:	2362      	movs	r3, #98	; 0x62
 800110a:	461a      	mov	r2, r3
 800110c:	f005 fb08 	bl	8006720 <memcpy>
											"---------------\r\n"
											"1 >> Saw Tooth\r\n"
											"2 >> Sine Wave\r\n"
											"3 >> Square Wave\r\n\r\n";
							HAL_UART_Transmit(&huart2, (uint8_t*) temp,strlen(temp), 1000);
 8001110:	1d3b      	adds	r3, r7, #4
 8001112:	4618      	mov	r0, r3
 8001114:	f7ff f864 	bl	80001e0 <strlen>
 8001118:	4603      	mov	r3, r0
 800111a:	b29a      	uxth	r2, r3
 800111c:	1d39      	adds	r1, r7, #4
 800111e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001122:	4848      	ldr	r0, [pc, #288]	; (8001244 <main+0x2d4>)
 8001124:	f004 fbe7 	bl	80058f6 <HAL_UART_Transmit>

							CurrentMode = Mode_MainMenuWait;
 8001128:	4b47      	ldr	r3, [pc, #284]	; (8001248 <main+0x2d8>)
 800112a:	220a      	movs	r2, #10
 800112c:	601a      	str	r2, [r3, #0]
							break;
 800112e:	bf00      	nop
 8001130:	f000 be2e 	b.w	8001d90 <main+0xe20>
						}

						case Mode_MainMenuWait :
							switch (inputchar)
 8001134:	f997 3157 	ldrsb.w	r3, [r7, #343]	; 0x157
 8001138:	2b31      	cmp	r3, #49	; 0x31
 800113a:	d00a      	beq.n	8001152 <main+0x1e2>
 800113c:	2b31      	cmp	r3, #49	; 0x31
 800113e:	dc03      	bgt.n	8001148 <main+0x1d8>
 8001140:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001144:	d02a      	beq.n	800119c <main+0x22c>
 8001146:	e010      	b.n	800116a <main+0x1fa>
 8001148:	2b32      	cmp	r3, #50	; 0x32
 800114a:	d006      	beq.n	800115a <main+0x1ea>
 800114c:	2b33      	cmp	r3, #51	; 0x33
 800114e:	d008      	beq.n	8001162 <main+0x1f2>
 8001150:	e00b      	b.n	800116a <main+0x1fa>
								case -1 :	//no input
									break;

								case '1' :	//saw tooth
								{
									CurrentMode = Mode_SawTooth;
 8001152:	4b3d      	ldr	r3, [pc, #244]	; (8001248 <main+0x2d8>)
 8001154:	2214      	movs	r2, #20
 8001156:	601a      	str	r2, [r3, #0]
									break;
 8001158:	e021      	b.n	800119e <main+0x22e>
								}

								case '2' : //sinewave
								{
									 CurrentMode = Mode_SineWave;
 800115a:	4b3b      	ldr	r3, [pc, #236]	; (8001248 <main+0x2d8>)
 800115c:	2228      	movs	r2, #40	; 0x28
 800115e:	601a      	str	r2, [r3, #0]
									 break;
 8001160:	e01d      	b.n	800119e <main+0x22e>
								}

								case '3' : //squarewave
								{
									 CurrentMode = Mode_SquareWave;
 8001162:	4b39      	ldr	r3, [pc, #228]	; (8001248 <main+0x2d8>)
 8001164:	223c      	movs	r2, #60	; 0x3c
 8001166:	601a      	str	r2, [r3, #0]
									 break;
 8001168:	e019      	b.n	800119e <main+0x22e>
								}

								default :
								{
									char temp[] = "!!!ERROR!!!\r\n";
 800116a:	4b39      	ldr	r3, [pc, #228]	; (8001250 <main+0x2e0>)
 800116c:	f507 74a0 	add.w	r4, r7, #320	; 0x140
 8001170:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001172:	c407      	stmia	r4!, {r0, r1, r2}
 8001174:	8023      	strh	r3, [r4, #0]
									HAL_UART_Transmit(&huart2, (uint8_t*)temp, strlen(temp),1000);
 8001176:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 800117a:	4618      	mov	r0, r3
 800117c:	f7ff f830 	bl	80001e0 <strlen>
 8001180:	4603      	mov	r3, r0
 8001182:	b29a      	uxth	r2, r3
 8001184:	f507 71a0 	add.w	r1, r7, #320	; 0x140
 8001188:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800118c:	482d      	ldr	r0, [pc, #180]	; (8001244 <main+0x2d4>)
 800118e:	f004 fbb2 	bl	80058f6 <HAL_UART_Transmit>
									CurrentMode = Mode_MainMenu;
 8001192:	4b2d      	ldr	r3, [pc, #180]	; (8001248 <main+0x2d8>)
 8001194:	2200      	movs	r2, #0
 8001196:	601a      	str	r2, [r3, #0]
									break;
 8001198:	bf00      	nop
 800119a:	e000      	b.n	800119e <main+0x22e>
									break;
 800119c:	bf00      	nop
								}
							}
							break;
 800119e:	f000 bdf7 	b.w	8001d90 <main+0xe20>

						case Mode_SawTooth :	//SawTooth
						{
							char temp[]="-------------------\r\n"
 80011a2:	1d3b      	adds	r3, r7, #4
 80011a4:	4a2b      	ldr	r2, [pc, #172]	; (8001254 <main+0x2e4>)
 80011a6:	4618      	mov	r0, r3
 80011a8:	4611      	mov	r1, r2
 80011aa:	23fe      	movs	r3, #254	; 0xfe
 80011ac:	461a      	mov	r2, r3
 80011ae:	f005 fab7 	bl	8006720 <memcpy>
							"g : Set V_Low +0.1V\r\n"
							"h : Set V_Low -0.1V\r\n"
							"j : Slope DOWN\r\n"
							"k : Slope UP\r\n"
							"x : back\r\n";
							HAL_UART_Transmit(&huart2, (uint8_t*)temp, strlen(temp),1000);
 80011b2:	1d3b      	adds	r3, r7, #4
 80011b4:	4618      	mov	r0, r3
 80011b6:	f7ff f813 	bl	80001e0 <strlen>
 80011ba:	4603      	mov	r3, r0
 80011bc:	b29a      	uxth	r2, r3
 80011be:	1d39      	adds	r1, r7, #4
 80011c0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80011c4:	481f      	ldr	r0, [pc, #124]	; (8001244 <main+0x2d4>)
 80011c6:	f004 fb96 	bl	80058f6 <HAL_UART_Transmit>
							CurrentMode = Mode_SawTooth_Wait;
 80011ca:	4b1f      	ldr	r3, [pc, #124]	; (8001248 <main+0x2d8>)
 80011cc:	221e      	movs	r2, #30
 80011ce:	601a      	str	r2, [r3, #0]
							break;
 80011d0:	bf00      	nop
 80011d2:	f000 bddd 	b.w	8001d90 <main+0xe20>
						}

						case Mode_SawTooth_Wait	:		//default 5 Hz >> range 0 - 10 Hz
							switch (inputchar)
 80011d6:	f997 3157 	ldrsb.w	r3, [r7, #343]	; 0x157
 80011da:	2b67      	cmp	r3, #103	; 0x67
 80011dc:	f000 81ca 	beq.w	8001574 <main+0x604>
 80011e0:	2b67      	cmp	r3, #103	; 0x67
 80011e2:	dc0f      	bgt.n	8001204 <main+0x294>
 80011e4:	2b61      	cmp	r3, #97	; 0x61
 80011e6:	f000 80f4 	beq.w	80013d2 <main+0x462>
 80011ea:	2b61      	cmp	r3, #97	; 0x61
 80011ec:	dc03      	bgt.n	80011f6 <main+0x286>
 80011ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 80011f2:	d031      	beq.n	8001258 <main+0x2e8>
 80011f4:	e256      	b.n	80016a4 <main+0x734>
 80011f6:	2b64      	cmp	r3, #100	; 0x64
 80011f8:	f000 8132 	beq.w	8001460 <main+0x4f0>
 80011fc:	2b66      	cmp	r3, #102	; 0x66
 80011fe:	f000 8161 	beq.w	80014c4 <main+0x554>
 8001202:	e24f      	b.n	80016a4 <main+0x734>
 8001204:	2b6b      	cmp	r3, #107	; 0x6b
 8001206:	f000 8231 	beq.w	800166c <main+0x6fc>
 800120a:	2b6b      	cmp	r3, #107	; 0x6b
 800120c:	dc06      	bgt.n	800121c <main+0x2ac>
 800120e:	2b68      	cmp	r3, #104	; 0x68
 8001210:	f000 81e2 	beq.w	80015d8 <main+0x668>
 8001214:	2b6a      	cmp	r3, #106	; 0x6a
 8001216:	f000 820d 	beq.w	8001634 <main+0x6c4>
 800121a:	e243      	b.n	80016a4 <main+0x734>
 800121c:	2b73      	cmp	r3, #115	; 0x73
 800121e:	f000 80fc 	beq.w	800141a <main+0x4aa>
 8001222:	2b78      	cmp	r3, #120	; 0x78
 8001224:	f000 823a 	beq.w	800169c <main+0x72c>
 8001228:	e23c      	b.n	80016a4 <main+0x734>
 800122a:	bf00      	nop
 800122c:	20000170 	.word	0x20000170
 8001230:	20000250 	.word	0x20000250
 8001234:	2000009c 	.word	0x2000009c
 8001238:	20000208 	.word	0x20000208
 800123c:	40020000 	.word	0x40020000
 8001240:	200000d4 	.word	0x200000d4
 8001244:	200002f0 	.word	0x200002f0
 8001248:	200000ac 	.word	0x200000ac
 800124c:	08006f78 	.word	0x08006f78
 8001250:	08006fdc 	.word	0x08006fdc
 8001254:	08006fec 	.word	0x08006fec
							{

								case -1 :	//no input
									if (micros() - timestamp > 1000)
 8001258:	f001 f882 	bl	8002360 <micros>
 800125c:	460a      	mov	r2, r1
 800125e:	4601      	mov	r1, r0
 8001260:	4bb9      	ldr	r3, [pc, #740]	; (8001548 <main+0x5d8>)
 8001262:	e9d3 8900 	ldrd	r8, r9, [r3]
 8001266:	460b      	mov	r3, r1
 8001268:	4614      	mov	r4, r2
 800126a:	ebb3 0308 	subs.w	r3, r3, r8
 800126e:	eb64 0409 	sbc.w	r4, r4, r9
 8001272:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001276:	f04f 0200 	mov.w	r2, #0
 800127a:	42a2      	cmp	r2, r4
 800127c:	bf08      	it	eq
 800127e:	4299      	cmpeq	r1, r3
 8001280:	f080 822b 	bcs.w	80016da <main+0x76a>
											{
												timestamp = micros();
 8001284:	f001 f86c 	bl	8002360 <micros>
 8001288:	4603      	mov	r3, r0
 800128a:	460c      	mov	r4, r1
 800128c:	4aae      	ldr	r2, [pc, #696]	; (8001548 <main+0x5d8>)
 800128e:	e9c2 3400 	strd	r3, r4, [r2]
												if (Slope == 1)		//slope UP (min>>max)
 8001292:	4bae      	ldr	r3, [pc, #696]	; (800154c <main+0x5dc>)
 8001294:	681b      	ldr	r3, [r3, #0]
 8001296:	2b01      	cmp	r3, #1
 8001298:	f040 821f 	bne.w	80016da <main+0x76a>
												{
													dataOut = (MaxV - MinV) * (4096.0 * micros() / (3.3 * Frequency * 1000000.0));
 800129c:	4bac      	ldr	r3, [pc, #688]	; (8001550 <main+0x5e0>)
 800129e:	ed93 7a00 	vldr	s14, [r3]
 80012a2:	4bac      	ldr	r3, [pc, #688]	; (8001554 <main+0x5e4>)
 80012a4:	edd3 7a00 	vldr	s15, [r3]
 80012a8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80012ac:	ee17 0a90 	vmov	r0, s15
 80012b0:	f7ff f952 	bl	8000558 <__aeabi_f2d>
 80012b4:	4604      	mov	r4, r0
 80012b6:	460d      	mov	r5, r1
 80012b8:	f001 f852 	bl	8002360 <micros>
 80012bc:	4602      	mov	r2, r0
 80012be:	460b      	mov	r3, r1
 80012c0:	4610      	mov	r0, r2
 80012c2:	4619      	mov	r1, r3
 80012c4:	f7ff f96a 	bl	800059c <__aeabi_ul2d>
 80012c8:	f04f 0200 	mov.w	r2, #0
 80012cc:	4ba2      	ldr	r3, [pc, #648]	; (8001558 <main+0x5e8>)
 80012ce:	f7ff f99b 	bl	8000608 <__aeabi_dmul>
 80012d2:	4602      	mov	r2, r0
 80012d4:	460b      	mov	r3, r1
 80012d6:	4690      	mov	r8, r2
 80012d8:	4699      	mov	r9, r3
 80012da:	4ba0      	ldr	r3, [pc, #640]	; (800155c <main+0x5ec>)
 80012dc:	681b      	ldr	r3, [r3, #0]
 80012de:	4618      	mov	r0, r3
 80012e0:	f7ff f93a 	bl	8000558 <__aeabi_f2d>
 80012e4:	a390      	add	r3, pc, #576	; (adr r3, 8001528 <main+0x5b8>)
 80012e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012ea:	f7ff f98d 	bl	8000608 <__aeabi_dmul>
 80012ee:	4602      	mov	r2, r0
 80012f0:	460b      	mov	r3, r1
 80012f2:	4610      	mov	r0, r2
 80012f4:	4619      	mov	r1, r3
 80012f6:	a38e      	add	r3, pc, #568	; (adr r3, 8001530 <main+0x5c0>)
 80012f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012fc:	f7ff f984 	bl	8000608 <__aeabi_dmul>
 8001300:	4602      	mov	r2, r0
 8001302:	460b      	mov	r3, r1
 8001304:	4640      	mov	r0, r8
 8001306:	4649      	mov	r1, r9
 8001308:	f7ff faa8 	bl	800085c <__aeabi_ddiv>
 800130c:	4602      	mov	r2, r0
 800130e:	460b      	mov	r3, r1
 8001310:	4620      	mov	r0, r4
 8001312:	4629      	mov	r1, r5
 8001314:	f7ff f978 	bl	8000608 <__aeabi_dmul>
 8001318:	4603      	mov	r3, r0
 800131a:	460c      	mov	r4, r1
 800131c:	4618      	mov	r0, r3
 800131e:	4621      	mov	r1, r4
 8001320:	f7ff fc34 	bl	8000b8c <__aeabi_d2uiz>
 8001324:	4603      	mov	r3, r0
 8001326:	b29a      	uxth	r2, r3
 8001328:	4b8d      	ldr	r3, [pc, #564]	; (8001560 <main+0x5f0>)
 800132a:	801a      	strh	r2, [r3, #0]
													int range = ((MaxV - MinV) * (4096.0 / 3.3));
 800132c:	4b88      	ldr	r3, [pc, #544]	; (8001550 <main+0x5e0>)
 800132e:	ed93 7a00 	vldr	s14, [r3]
 8001332:	4b88      	ldr	r3, [pc, #544]	; (8001554 <main+0x5e4>)
 8001334:	edd3 7a00 	vldr	s15, [r3]
 8001338:	ee77 7a67 	vsub.f32	s15, s14, s15
 800133c:	ee17 0a90 	vmov	r0, s15
 8001340:	f7ff f90a 	bl	8000558 <__aeabi_f2d>
 8001344:	a37c      	add	r3, pc, #496	; (adr r3, 8001538 <main+0x5c8>)
 8001346:	e9d3 2300 	ldrd	r2, r3, [r3]
 800134a:	f7ff f95d 	bl	8000608 <__aeabi_dmul>
 800134e:	4603      	mov	r3, r0
 8001350:	460c      	mov	r4, r1
 8001352:	4618      	mov	r0, r3
 8001354:	4621      	mov	r1, r4
 8001356:	f7ff fbf1 	bl	8000b3c <__aeabi_d2iz>
 800135a:	4603      	mov	r3, r0
 800135c:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
													dataOut %= range;
 8001360:	4b7f      	ldr	r3, [pc, #508]	; (8001560 <main+0x5f0>)
 8001362:	881b      	ldrh	r3, [r3, #0]
 8001364:	f8d7 2150 	ldr.w	r2, [r7, #336]	; 0x150
 8001368:	fb93 f2f2 	sdiv	r2, r3, r2
 800136c:	f8d7 1150 	ldr.w	r1, [r7, #336]	; 0x150
 8001370:	fb01 f202 	mul.w	r2, r1, r2
 8001374:	1a9b      	subs	r3, r3, r2
 8001376:	b29a      	uxth	r2, r3
 8001378:	4b79      	ldr	r3, [pc, #484]	; (8001560 <main+0x5f0>)
 800137a:	801a      	strh	r2, [r3, #0]
													dataOut += (MinV * 4096.0 / 3.3);
 800137c:	4b78      	ldr	r3, [pc, #480]	; (8001560 <main+0x5f0>)
 800137e:	881b      	ldrh	r3, [r3, #0]
 8001380:	4618      	mov	r0, r3
 8001382:	f7ff f8d7 	bl	8000534 <__aeabi_i2d>
 8001386:	4604      	mov	r4, r0
 8001388:	460d      	mov	r5, r1
 800138a:	4b72      	ldr	r3, [pc, #456]	; (8001554 <main+0x5e4>)
 800138c:	681b      	ldr	r3, [r3, #0]
 800138e:	4618      	mov	r0, r3
 8001390:	f7ff f8e2 	bl	8000558 <__aeabi_f2d>
 8001394:	f04f 0200 	mov.w	r2, #0
 8001398:	4b6f      	ldr	r3, [pc, #444]	; (8001558 <main+0x5e8>)
 800139a:	f7ff f935 	bl	8000608 <__aeabi_dmul>
 800139e:	4602      	mov	r2, r0
 80013a0:	460b      	mov	r3, r1
 80013a2:	4610      	mov	r0, r2
 80013a4:	4619      	mov	r1, r3
 80013a6:	a360      	add	r3, pc, #384	; (adr r3, 8001528 <main+0x5b8>)
 80013a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80013ac:	f7ff fa56 	bl	800085c <__aeabi_ddiv>
 80013b0:	4602      	mov	r2, r0
 80013b2:	460b      	mov	r3, r1
 80013b4:	4620      	mov	r0, r4
 80013b6:	4629      	mov	r1, r5
 80013b8:	f7fe ff70 	bl	800029c <__adddf3>
 80013bc:	4603      	mov	r3, r0
 80013be:	460c      	mov	r4, r1
 80013c0:	4618      	mov	r0, r3
 80013c2:	4621      	mov	r1, r4
 80013c4:	f7ff fbe2 	bl	8000b8c <__aeabi_d2uiz>
 80013c8:	4603      	mov	r3, r0
 80013ca:	b29a      	uxth	r2, r3
 80013cc:	4b64      	ldr	r3, [pc, #400]	; (8001560 <main+0x5f0>)
 80013ce:	801a      	strh	r2, [r3, #0]
////													{
////														dataOut -= 4096.0*(MaxV-MinV);
////													}
												}
											}
									break;
 80013d0:	e183      	b.n	80016da <main+0x76a>

								case 'a' :	//increase frequency
									Frequency += 0.1;
 80013d2:	4b62      	ldr	r3, [pc, #392]	; (800155c <main+0x5ec>)
 80013d4:	681b      	ldr	r3, [r3, #0]
 80013d6:	4618      	mov	r0, r3
 80013d8:	f7ff f8be 	bl	8000558 <__aeabi_f2d>
 80013dc:	a358      	add	r3, pc, #352	; (adr r3, 8001540 <main+0x5d0>)
 80013de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80013e2:	f7fe ff5b 	bl	800029c <__adddf3>
 80013e6:	4603      	mov	r3, r0
 80013e8:	460c      	mov	r4, r1
 80013ea:	4618      	mov	r0, r3
 80013ec:	4621      	mov	r1, r4
 80013ee:	f7ff fbed 	bl	8000bcc <__aeabi_d2f>
 80013f2:	4602      	mov	r2, r0
 80013f4:	4b59      	ldr	r3, [pc, #356]	; (800155c <main+0x5ec>)
 80013f6:	601a      	str	r2, [r3, #0]
									if (Frequency >= 10)
 80013f8:	4b58      	ldr	r3, [pc, #352]	; (800155c <main+0x5ec>)
 80013fa:	edd3 7a00 	vldr	s15, [r3]
 80013fe:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8001402:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001406:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800140a:	db02      	blt.n	8001412 <main+0x4a2>
									{
										Frequency = 10;
 800140c:	4b53      	ldr	r3, [pc, #332]	; (800155c <main+0x5ec>)
 800140e:	4a55      	ldr	r2, [pc, #340]	; (8001564 <main+0x5f4>)
 8001410:	601a      	str	r2, [r3, #0]
									}
									CurrentMode = Mode_SawTooth;
 8001412:	4b55      	ldr	r3, [pc, #340]	; (8001568 <main+0x5f8>)
 8001414:	2214      	movs	r2, #20
 8001416:	601a      	str	r2, [r3, #0]
									break;
 8001418:	e160      	b.n	80016dc <main+0x76c>

								case 's' :	//decrease frequency
									Frequency -= 0.1;
 800141a:	4b50      	ldr	r3, [pc, #320]	; (800155c <main+0x5ec>)
 800141c:	681b      	ldr	r3, [r3, #0]
 800141e:	4618      	mov	r0, r3
 8001420:	f7ff f89a 	bl	8000558 <__aeabi_f2d>
 8001424:	a346      	add	r3, pc, #280	; (adr r3, 8001540 <main+0x5d0>)
 8001426:	e9d3 2300 	ldrd	r2, r3, [r3]
 800142a:	f7fe ff35 	bl	8000298 <__aeabi_dsub>
 800142e:	4603      	mov	r3, r0
 8001430:	460c      	mov	r4, r1
 8001432:	4618      	mov	r0, r3
 8001434:	4621      	mov	r1, r4
 8001436:	f7ff fbc9 	bl	8000bcc <__aeabi_d2f>
 800143a:	4602      	mov	r2, r0
 800143c:	4b47      	ldr	r3, [pc, #284]	; (800155c <main+0x5ec>)
 800143e:	601a      	str	r2, [r3, #0]
									if (Frequency <= 0)
 8001440:	4b46      	ldr	r3, [pc, #280]	; (800155c <main+0x5ec>)
 8001442:	edd3 7a00 	vldr	s15, [r3]
 8001446:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800144a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800144e:	d803      	bhi.n	8001458 <main+0x4e8>
									{
										Frequency = 0;
 8001450:	4b42      	ldr	r3, [pc, #264]	; (800155c <main+0x5ec>)
 8001452:	f04f 0200 	mov.w	r2, #0
 8001456:	601a      	str	r2, [r3, #0]
									}
									CurrentMode = Mode_SawTooth;
 8001458:	4b43      	ldr	r3, [pc, #268]	; (8001568 <main+0x5f8>)
 800145a:	2214      	movs	r2, #20
 800145c:	601a      	str	r2, [r3, #0]
									break;
 800145e:	e13d      	b.n	80016dc <main+0x76c>

								case 'd' :	// Set V_High +0.1V
									MaxV += 0.1;
 8001460:	4b3b      	ldr	r3, [pc, #236]	; (8001550 <main+0x5e0>)
 8001462:	681b      	ldr	r3, [r3, #0]
 8001464:	4618      	mov	r0, r3
 8001466:	f7ff f877 	bl	8000558 <__aeabi_f2d>
 800146a:	a335      	add	r3, pc, #212	; (adr r3, 8001540 <main+0x5d0>)
 800146c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001470:	f7fe ff14 	bl	800029c <__adddf3>
 8001474:	4603      	mov	r3, r0
 8001476:	460c      	mov	r4, r1
 8001478:	4618      	mov	r0, r3
 800147a:	4621      	mov	r1, r4
 800147c:	f7ff fba6 	bl	8000bcc <__aeabi_d2f>
 8001480:	4602      	mov	r2, r0
 8001482:	4b33      	ldr	r3, [pc, #204]	; (8001550 <main+0x5e0>)
 8001484:	601a      	str	r2, [r3, #0]
									if (MaxV >= 3.3 && MaxV > MinV)
 8001486:	4b32      	ldr	r3, [pc, #200]	; (8001550 <main+0x5e0>)
 8001488:	681b      	ldr	r3, [r3, #0]
 800148a:	4618      	mov	r0, r3
 800148c:	f7ff f864 	bl	8000558 <__aeabi_f2d>
 8001490:	a325      	add	r3, pc, #148	; (adr r3, 8001528 <main+0x5b8>)
 8001492:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001496:	f7ff fb3d 	bl	8000b14 <__aeabi_dcmpge>
 800149a:	4603      	mov	r3, r0
 800149c:	2b00      	cmp	r3, #0
 800149e:	d00d      	beq.n	80014bc <main+0x54c>
 80014a0:	4b2b      	ldr	r3, [pc, #172]	; (8001550 <main+0x5e0>)
 80014a2:	ed93 7a00 	vldr	s14, [r3]
 80014a6:	4b2b      	ldr	r3, [pc, #172]	; (8001554 <main+0x5e4>)
 80014a8:	edd3 7a00 	vldr	s15, [r3]
 80014ac:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80014b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014b4:	dd02      	ble.n	80014bc <main+0x54c>
									{
										MaxV = 3.3;
 80014b6:	4b26      	ldr	r3, [pc, #152]	; (8001550 <main+0x5e0>)
 80014b8:	4a2c      	ldr	r2, [pc, #176]	; (800156c <main+0x5fc>)
 80014ba:	601a      	str	r2, [r3, #0]
									}
									CurrentMode = Mode_SawTooth;
 80014bc:	4b2a      	ldr	r3, [pc, #168]	; (8001568 <main+0x5f8>)
 80014be:	2214      	movs	r2, #20
 80014c0:	601a      	str	r2, [r3, #0]
									break;
 80014c2:	e10b      	b.n	80016dc <main+0x76c>

								case 'f' :	// Set V_High -0.1V
									MaxV -= 0.1;
 80014c4:	4b22      	ldr	r3, [pc, #136]	; (8001550 <main+0x5e0>)
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	4618      	mov	r0, r3
 80014ca:	f7ff f845 	bl	8000558 <__aeabi_f2d>
 80014ce:	a31c      	add	r3, pc, #112	; (adr r3, 8001540 <main+0x5d0>)
 80014d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014d4:	f7fe fee0 	bl	8000298 <__aeabi_dsub>
 80014d8:	4603      	mov	r3, r0
 80014da:	460c      	mov	r4, r1
 80014dc:	4618      	mov	r0, r3
 80014de:	4621      	mov	r1, r4
 80014e0:	f7ff fb74 	bl	8000bcc <__aeabi_d2f>
 80014e4:	4602      	mov	r2, r0
 80014e6:	4b1a      	ldr	r3, [pc, #104]	; (8001550 <main+0x5e0>)
 80014e8:	601a      	str	r2, [r3, #0]
									if (MaxV <= 0.1 && MaxV > MinV)
 80014ea:	4b19      	ldr	r3, [pc, #100]	; (8001550 <main+0x5e0>)
 80014ec:	681b      	ldr	r3, [r3, #0]
 80014ee:	4618      	mov	r0, r3
 80014f0:	f7ff f832 	bl	8000558 <__aeabi_f2d>
 80014f4:	a312      	add	r3, pc, #72	; (adr r3, 8001540 <main+0x5d0>)
 80014f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014fa:	f7ff fb01 	bl	8000b00 <__aeabi_dcmple>
 80014fe:	4603      	mov	r3, r0
 8001500:	2b00      	cmp	r3, #0
 8001502:	d00d      	beq.n	8001520 <main+0x5b0>
 8001504:	4b12      	ldr	r3, [pc, #72]	; (8001550 <main+0x5e0>)
 8001506:	ed93 7a00 	vldr	s14, [r3]
 800150a:	4b12      	ldr	r3, [pc, #72]	; (8001554 <main+0x5e4>)
 800150c:	edd3 7a00 	vldr	s15, [r3]
 8001510:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001514:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001518:	dd02      	ble.n	8001520 <main+0x5b0>
									{
										MaxV = 0.1;
 800151a:	4b0d      	ldr	r3, [pc, #52]	; (8001550 <main+0x5e0>)
 800151c:	4a14      	ldr	r2, [pc, #80]	; (8001570 <main+0x600>)
 800151e:	601a      	str	r2, [r3, #0]
									}
									CurrentMode = Mode_SawTooth;
 8001520:	4b11      	ldr	r3, [pc, #68]	; (8001568 <main+0x5f8>)
 8001522:	2214      	movs	r2, #20
 8001524:	601a      	str	r2, [r3, #0]
									break;
 8001526:	e0d9      	b.n	80016dc <main+0x76c>
 8001528:	66666666 	.word	0x66666666
 800152c:	400a6666 	.word	0x400a6666
 8001530:	00000000 	.word	0x00000000
 8001534:	412e8480 	.word	0x412e8480
 8001538:	364d9365 	.word	0x364d9365
 800153c:	409364d9 	.word	0x409364d9
 8001540:	9999999a 	.word	0x9999999a
 8001544:	3fb99999 	.word	0x3fb99999
 8001548:	20000158 	.word	0x20000158
 800154c:	2000000c 	.word	0x2000000c
 8001550:	20000008 	.word	0x20000008
 8001554:	200000b0 	.word	0x200000b0
 8001558:	40b00000 	.word	0x40b00000
 800155c:	20000004 	.word	0x20000004
 8001560:	200000a8 	.word	0x200000a8
 8001564:	41200000 	.word	0x41200000
 8001568:	200000ac 	.word	0x200000ac
 800156c:	40533333 	.word	0x40533333
 8001570:	3dcccccd 	.word	0x3dcccccd

								case 'g' :	// Set V_Low +0.1V
									MinV += 0.1;
 8001574:	4bac      	ldr	r3, [pc, #688]	; (8001828 <main+0x8b8>)
 8001576:	681b      	ldr	r3, [r3, #0]
 8001578:	4618      	mov	r0, r3
 800157a:	f7fe ffed 	bl	8000558 <__aeabi_f2d>
 800157e:	a3a6      	add	r3, pc, #664	; (adr r3, 8001818 <main+0x8a8>)
 8001580:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001584:	f7fe fe8a 	bl	800029c <__adddf3>
 8001588:	4603      	mov	r3, r0
 800158a:	460c      	mov	r4, r1
 800158c:	4618      	mov	r0, r3
 800158e:	4621      	mov	r1, r4
 8001590:	f7ff fb1c 	bl	8000bcc <__aeabi_d2f>
 8001594:	4602      	mov	r2, r0
 8001596:	4ba4      	ldr	r3, [pc, #656]	; (8001828 <main+0x8b8>)
 8001598:	601a      	str	r2, [r3, #0]
									if (MinV >= 3.2 && MaxV > MinV)
 800159a:	4ba3      	ldr	r3, [pc, #652]	; (8001828 <main+0x8b8>)
 800159c:	681b      	ldr	r3, [r3, #0]
 800159e:	4618      	mov	r0, r3
 80015a0:	f7fe ffda 	bl	8000558 <__aeabi_f2d>
 80015a4:	a39e      	add	r3, pc, #632	; (adr r3, 8001820 <main+0x8b0>)
 80015a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80015aa:	f7ff fab3 	bl	8000b14 <__aeabi_dcmpge>
 80015ae:	4603      	mov	r3, r0
 80015b0:	2b00      	cmp	r3, #0
 80015b2:	d00d      	beq.n	80015d0 <main+0x660>
 80015b4:	4b9d      	ldr	r3, [pc, #628]	; (800182c <main+0x8bc>)
 80015b6:	ed93 7a00 	vldr	s14, [r3]
 80015ba:	4b9b      	ldr	r3, [pc, #620]	; (8001828 <main+0x8b8>)
 80015bc:	edd3 7a00 	vldr	s15, [r3]
 80015c0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80015c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015c8:	dd02      	ble.n	80015d0 <main+0x660>
									{
										MinV = 3.2;
 80015ca:	4b97      	ldr	r3, [pc, #604]	; (8001828 <main+0x8b8>)
 80015cc:	4a98      	ldr	r2, [pc, #608]	; (8001830 <main+0x8c0>)
 80015ce:	601a      	str	r2, [r3, #0]
									}
									CurrentMode = Mode_SawTooth;
 80015d0:	4b98      	ldr	r3, [pc, #608]	; (8001834 <main+0x8c4>)
 80015d2:	2214      	movs	r2, #20
 80015d4:	601a      	str	r2, [r3, #0]
									break;
 80015d6:	e081      	b.n	80016dc <main+0x76c>

								case 'h' :	// Set V_Low -0.1V
									MinV -= 0.1;
 80015d8:	4b93      	ldr	r3, [pc, #588]	; (8001828 <main+0x8b8>)
 80015da:	681b      	ldr	r3, [r3, #0]
 80015dc:	4618      	mov	r0, r3
 80015de:	f7fe ffbb 	bl	8000558 <__aeabi_f2d>
 80015e2:	a38d      	add	r3, pc, #564	; (adr r3, 8001818 <main+0x8a8>)
 80015e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80015e8:	f7fe fe56 	bl	8000298 <__aeabi_dsub>
 80015ec:	4603      	mov	r3, r0
 80015ee:	460c      	mov	r4, r1
 80015f0:	4618      	mov	r0, r3
 80015f2:	4621      	mov	r1, r4
 80015f4:	f7ff faea 	bl	8000bcc <__aeabi_d2f>
 80015f8:	4602      	mov	r2, r0
 80015fa:	4b8b      	ldr	r3, [pc, #556]	; (8001828 <main+0x8b8>)
 80015fc:	601a      	str	r2, [r3, #0]
									if (MinV <= 0 && MaxV > MinV)
 80015fe:	4b8a      	ldr	r3, [pc, #552]	; (8001828 <main+0x8b8>)
 8001600:	edd3 7a00 	vldr	s15, [r3]
 8001604:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001608:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800160c:	d80e      	bhi.n	800162c <main+0x6bc>
 800160e:	4b87      	ldr	r3, [pc, #540]	; (800182c <main+0x8bc>)
 8001610:	ed93 7a00 	vldr	s14, [r3]
 8001614:	4b84      	ldr	r3, [pc, #528]	; (8001828 <main+0x8b8>)
 8001616:	edd3 7a00 	vldr	s15, [r3]
 800161a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800161e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001622:	dd03      	ble.n	800162c <main+0x6bc>
									{
										MinV = 0;
 8001624:	4b80      	ldr	r3, [pc, #512]	; (8001828 <main+0x8b8>)
 8001626:	f04f 0200 	mov.w	r2, #0
 800162a:	601a      	str	r2, [r3, #0]
									}
									CurrentMode = Mode_SawTooth;
 800162c:	4b81      	ldr	r3, [pc, #516]	; (8001834 <main+0x8c4>)
 800162e:	2214      	movs	r2, #20
 8001630:	601a      	str	r2, [r3, #0]
									break;
 8001632:	e053      	b.n	80016dc <main+0x76c>

								case 'j' :	//Slop DOWN
									Slope = -1;
 8001634:	4b80      	ldr	r3, [pc, #512]	; (8001838 <main+0x8c8>)
 8001636:	f04f 32ff 	mov.w	r2, #4294967295
 800163a:	601a      	str	r2, [r3, #0]
									sprintf(temp, "\r\nSLOPE DOWN\r\n");
 800163c:	4a7f      	ldr	r2, [pc, #508]	; (800183c <main+0x8cc>)
 800163e:	4b80      	ldr	r3, [pc, #512]	; (8001840 <main+0x8d0>)
 8001640:	4614      	mov	r4, r2
 8001642:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001644:	c407      	stmia	r4!, {r0, r1, r2}
 8001646:	8023      	strh	r3, [r4, #0]
 8001648:	3402      	adds	r4, #2
 800164a:	0c1b      	lsrs	r3, r3, #16
 800164c:	7023      	strb	r3, [r4, #0]
									HAL_UART_Transmit(&huart2, (uint8_t*)temp, strlen(temp),1000);
 800164e:	487b      	ldr	r0, [pc, #492]	; (800183c <main+0x8cc>)
 8001650:	f7fe fdc6 	bl	80001e0 <strlen>
 8001654:	4603      	mov	r3, r0
 8001656:	b29a      	uxth	r2, r3
 8001658:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800165c:	4977      	ldr	r1, [pc, #476]	; (800183c <main+0x8cc>)
 800165e:	4879      	ldr	r0, [pc, #484]	; (8001844 <main+0x8d4>)
 8001660:	f004 f949 	bl	80058f6 <HAL_UART_Transmit>
									CurrentMode = Mode_SawTooth;
 8001664:	4b73      	ldr	r3, [pc, #460]	; (8001834 <main+0x8c4>)
 8001666:	2214      	movs	r2, #20
 8001668:	601a      	str	r2, [r3, #0]
									break;
 800166a:	e037      	b.n	80016dc <main+0x76c>

								case 'k' :	//Slop UP
									Slope = 1;
 800166c:	4b72      	ldr	r3, [pc, #456]	; (8001838 <main+0x8c8>)
 800166e:	2201      	movs	r2, #1
 8001670:	601a      	str	r2, [r3, #0]
									sprintf(temp, "\r\nSLOPE UP\r\n");
 8001672:	4a72      	ldr	r2, [pc, #456]	; (800183c <main+0x8cc>)
 8001674:	4b74      	ldr	r3, [pc, #464]	; (8001848 <main+0x8d8>)
 8001676:	4614      	mov	r4, r2
 8001678:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800167a:	c407      	stmia	r4!, {r0, r1, r2}
 800167c:	7023      	strb	r3, [r4, #0]
									HAL_UART_Transmit(&huart2, (uint8_t*)temp, strlen(temp),1000);
 800167e:	486f      	ldr	r0, [pc, #444]	; (800183c <main+0x8cc>)
 8001680:	f7fe fdae 	bl	80001e0 <strlen>
 8001684:	4603      	mov	r3, r0
 8001686:	b29a      	uxth	r2, r3
 8001688:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800168c:	496b      	ldr	r1, [pc, #428]	; (800183c <main+0x8cc>)
 800168e:	486d      	ldr	r0, [pc, #436]	; (8001844 <main+0x8d4>)
 8001690:	f004 f931 	bl	80058f6 <HAL_UART_Transmit>
									CurrentMode = Mode_SawTooth;
 8001694:	4b67      	ldr	r3, [pc, #412]	; (8001834 <main+0x8c4>)
 8001696:	2214      	movs	r2, #20
 8001698:	601a      	str	r2, [r3, #0]
									break;
 800169a:	e01f      	b.n	80016dc <main+0x76c>

								case 'x' :	//back
									CurrentMode = Mode_MainMenu;
 800169c:	4b65      	ldr	r3, [pc, #404]	; (8001834 <main+0x8c4>)
 800169e:	2200      	movs	r2, #0
 80016a0:	601a      	str	r2, [r3, #0]
									break;
 80016a2:	e01b      	b.n	80016dc <main+0x76c>

								default :	//error
									{
										char temp[] = "\r\n\r\n!!!ERROR!!!\r\n\r\n";
 80016a4:	4b69      	ldr	r3, [pc, #420]	; (800184c <main+0x8dc>)
 80016a6:	f507 7496 	add.w	r4, r7, #300	; 0x12c
 80016aa:	461d      	mov	r5, r3
 80016ac:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80016ae:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80016b0:	682b      	ldr	r3, [r5, #0]
 80016b2:	6023      	str	r3, [r4, #0]
										HAL_UART_Transmit(&huart2, (uint8_t*)temp, strlen(temp),1000);
 80016b4:	f507 7396 	add.w	r3, r7, #300	; 0x12c
 80016b8:	4618      	mov	r0, r3
 80016ba:	f7fe fd91 	bl	80001e0 <strlen>
 80016be:	4603      	mov	r3, r0
 80016c0:	b29a      	uxth	r2, r3
 80016c2:	f507 7196 	add.w	r1, r7, #300	; 0x12c
 80016c6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80016ca:	485e      	ldr	r0, [pc, #376]	; (8001844 <main+0x8d4>)
 80016cc:	f004 f913 	bl	80058f6 <HAL_UART_Transmit>
										CurrentMode = Mode_MainMenu;
 80016d0:	4b58      	ldr	r3, [pc, #352]	; (8001834 <main+0x8c4>)
 80016d2:	2200      	movs	r2, #0
 80016d4:	601a      	str	r2, [r3, #0]
										break;
 80016d6:	bf00      	nop
 80016d8:	e000      	b.n	80016dc <main+0x76c>
									break;
 80016da:	bf00      	nop
									}
							}
							break;
 80016dc:	e358      	b.n	8001d90 <main+0xe20>

						case Mode_SineWave :	//SineWave
						{
							char temp[]="-------------------\r\n"
 80016de:	1d3b      	adds	r3, r7, #4
 80016e0:	4a5b      	ldr	r2, [pc, #364]	; (8001850 <main+0x8e0>)
 80016e2:	4618      	mov	r0, r3
 80016e4:	4611      	mov	r1, r2
 80016e6:	23e0      	movs	r3, #224	; 0xe0
 80016e8:	461a      	mov	r2, r3
 80016ea:	f005 f819 	bl	8006720 <memcpy>
							"d : Set V_High +0.1V\r\n"
							"f : Set V_High -0.1V\r\n"
							"g : Set V_Low +0.1V\r\n"
							"h : Set V_Low -0.1V\r\n"
							"x : back\r\n";
							HAL_UART_Transmit(&huart2, (uint8_t*)temp, strlen(temp),1000);
 80016ee:	1d3b      	adds	r3, r7, #4
 80016f0:	4618      	mov	r0, r3
 80016f2:	f7fe fd75 	bl	80001e0 <strlen>
 80016f6:	4603      	mov	r3, r0
 80016f8:	b29a      	uxth	r2, r3
 80016fa:	1d39      	adds	r1, r7, #4
 80016fc:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001700:	4850      	ldr	r0, [pc, #320]	; (8001844 <main+0x8d4>)
 8001702:	f004 f8f8 	bl	80058f6 <HAL_UART_Transmit>
							CurrentMode = Mode_SineWave_Wait;
 8001706:	4b4b      	ldr	r3, [pc, #300]	; (8001834 <main+0x8c4>)
 8001708:	2232      	movs	r2, #50	; 0x32
 800170a:	601a      	str	r2, [r3, #0]
							break;
 800170c:	bf00      	nop
 800170e:	e33f      	b.n	8001d90 <main+0xe20>
						}

						case Mode_SineWave_Wait	:		//default 5 Hz >> range 0 - 10 Hz
							switch (inputchar)
 8001710:	f997 3157 	ldrsb.w	r3, [r7, #343]	; 0x157
 8001714:	2b66      	cmp	r3, #102	; 0x66
 8001716:	f000 80d5 	beq.w	80018c4 <main+0x954>
 800171a:	2b66      	cmp	r3, #102	; 0x66
 800171c:	dc08      	bgt.n	8001730 <main+0x7c0>
 800171e:	2b61      	cmp	r3, #97	; 0x61
 8001720:	d030      	beq.n	8001784 <main+0x814>
 8001722:	2b64      	cmp	r3, #100	; 0x64
 8001724:	f000 809c 	beq.w	8001860 <main+0x8f0>
 8001728:	f1b3 3fff 	cmp.w	r3, #4294967295
 800172c:	d00c      	beq.n	8001748 <main+0x7d8>
 800172e:	e15f      	b.n	80019f0 <main+0xa80>
 8001730:	2b68      	cmp	r3, #104	; 0x68
 8001732:	f000 812b 	beq.w	800198c <main+0xa1c>
 8001736:	2b68      	cmp	r3, #104	; 0x68
 8001738:	f2c0 80f6 	blt.w	8001928 <main+0x9b8>
 800173c:	2b73      	cmp	r3, #115	; 0x73
 800173e:	d045      	beq.n	80017cc <main+0x85c>
 8001740:	2b78      	cmp	r3, #120	; 0x78
 8001742:	f000 8151 	beq.w	80019e8 <main+0xa78>
 8001746:	e153      	b.n	80019f0 <main+0xa80>
							{

								case -1 :	//no input
									if (micros() - timestamp > 1000)
 8001748:	f000 fe0a 	bl	8002360 <micros>
 800174c:	460a      	mov	r2, r1
 800174e:	4601      	mov	r1, r0
 8001750:	4b40      	ldr	r3, [pc, #256]	; (8001854 <main+0x8e4>)
 8001752:	e9d3 8900 	ldrd	r8, r9, [r3]
 8001756:	460b      	mov	r3, r1
 8001758:	4614      	mov	r4, r2
 800175a:	ebb3 0308 	subs.w	r3, r3, r8
 800175e:	eb64 0409 	sbc.w	r4, r4, r9
 8001762:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001766:	f04f 0200 	mov.w	r2, #0
 800176a:	42a2      	cmp	r2, r4
 800176c:	bf08      	it	eq
 800176e:	4299      	cmpeq	r1, r3
 8001770:	f080 8159 	bcs.w	8001a26 <main+0xab6>
											{
												timestamp = micros();
 8001774:	f000 fdf4 	bl	8002360 <micros>
 8001778:	4603      	mov	r3, r0
 800177a:	460c      	mov	r4, r1
 800177c:	4a35      	ldr	r2, [pc, #212]	; (8001854 <main+0x8e4>)
 800177e:	e9c2 3400 	strd	r3, r4, [r2]
//												{
//													dataOut -= ((MaxV - MinV)*4096/3.3 - (MaxV*4096/3.3));
//													dataOut %= 4096*(MaxV-MinV);
//												}
											}
									break;
 8001782:	e150      	b.n	8001a26 <main+0xab6>

								case 'a' :	//increase frequency
									Frequency += 0.1;
 8001784:	4b34      	ldr	r3, [pc, #208]	; (8001858 <main+0x8e8>)
 8001786:	681b      	ldr	r3, [r3, #0]
 8001788:	4618      	mov	r0, r3
 800178a:	f7fe fee5 	bl	8000558 <__aeabi_f2d>
 800178e:	a322      	add	r3, pc, #136	; (adr r3, 8001818 <main+0x8a8>)
 8001790:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001794:	f7fe fd82 	bl	800029c <__adddf3>
 8001798:	4603      	mov	r3, r0
 800179a:	460c      	mov	r4, r1
 800179c:	4618      	mov	r0, r3
 800179e:	4621      	mov	r1, r4
 80017a0:	f7ff fa14 	bl	8000bcc <__aeabi_d2f>
 80017a4:	4602      	mov	r2, r0
 80017a6:	4b2c      	ldr	r3, [pc, #176]	; (8001858 <main+0x8e8>)
 80017a8:	601a      	str	r2, [r3, #0]
									if (Frequency >= 10)
 80017aa:	4b2b      	ldr	r3, [pc, #172]	; (8001858 <main+0x8e8>)
 80017ac:	edd3 7a00 	vldr	s15, [r3]
 80017b0:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 80017b4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80017b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017bc:	db02      	blt.n	80017c4 <main+0x854>
									{
										Frequency = 10;
 80017be:	4b26      	ldr	r3, [pc, #152]	; (8001858 <main+0x8e8>)
 80017c0:	4a26      	ldr	r2, [pc, #152]	; (800185c <main+0x8ec>)
 80017c2:	601a      	str	r2, [r3, #0]
									}
									CurrentMode = Mode_SineWave;
 80017c4:	4b1b      	ldr	r3, [pc, #108]	; (8001834 <main+0x8c4>)
 80017c6:	2228      	movs	r2, #40	; 0x28
 80017c8:	601a      	str	r2, [r3, #0]
									break;
 80017ca:	e12d      	b.n	8001a28 <main+0xab8>

								case 's' :	//decrease frequency
									Frequency -= 0.1;
 80017cc:	4b22      	ldr	r3, [pc, #136]	; (8001858 <main+0x8e8>)
 80017ce:	681b      	ldr	r3, [r3, #0]
 80017d0:	4618      	mov	r0, r3
 80017d2:	f7fe fec1 	bl	8000558 <__aeabi_f2d>
 80017d6:	a310      	add	r3, pc, #64	; (adr r3, 8001818 <main+0x8a8>)
 80017d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017dc:	f7fe fd5c 	bl	8000298 <__aeabi_dsub>
 80017e0:	4603      	mov	r3, r0
 80017e2:	460c      	mov	r4, r1
 80017e4:	4618      	mov	r0, r3
 80017e6:	4621      	mov	r1, r4
 80017e8:	f7ff f9f0 	bl	8000bcc <__aeabi_d2f>
 80017ec:	4602      	mov	r2, r0
 80017ee:	4b1a      	ldr	r3, [pc, #104]	; (8001858 <main+0x8e8>)
 80017f0:	601a      	str	r2, [r3, #0]
									if (Frequency <= 0)
 80017f2:	4b19      	ldr	r3, [pc, #100]	; (8001858 <main+0x8e8>)
 80017f4:	edd3 7a00 	vldr	s15, [r3]
 80017f8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80017fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001800:	d803      	bhi.n	800180a <main+0x89a>
									{
										Frequency = 0;
 8001802:	4b15      	ldr	r3, [pc, #84]	; (8001858 <main+0x8e8>)
 8001804:	f04f 0200 	mov.w	r2, #0
 8001808:	601a      	str	r2, [r3, #0]
									}
									CurrentMode = Mode_SineWave;
 800180a:	4b0a      	ldr	r3, [pc, #40]	; (8001834 <main+0x8c4>)
 800180c:	2228      	movs	r2, #40	; 0x28
 800180e:	601a      	str	r2, [r3, #0]
									break;
 8001810:	e10a      	b.n	8001a28 <main+0xab8>
 8001812:	bf00      	nop
 8001814:	f3af 8000 	nop.w
 8001818:	9999999a 	.word	0x9999999a
 800181c:	3fb99999 	.word	0x3fb99999
 8001820:	9999999a 	.word	0x9999999a
 8001824:	40099999 	.word	0x40099999
 8001828:	200000b0 	.word	0x200000b0
 800182c:	20000008 	.word	0x20000008
 8001830:	404ccccd 	.word	0x404ccccd
 8001834:	200000ac 	.word	0x200000ac
 8001838:	2000000c 	.word	0x2000000c
 800183c:	200000f4 	.word	0x200000f4
 8001840:	08006f58 	.word	0x08006f58
 8001844:	200002f0 	.word	0x200002f0
 8001848:	08006f68 	.word	0x08006f68
 800184c:	080070ec 	.word	0x080070ec
 8001850:	08007100 	.word	0x08007100
 8001854:	20000158 	.word	0x20000158
 8001858:	20000004 	.word	0x20000004
 800185c:	41200000 	.word	0x41200000

								case 'd' :	// Set V_High +0.1V
									MaxV += 0.1;
 8001860:	4bb9      	ldr	r3, [pc, #740]	; (8001b48 <main+0xbd8>)
 8001862:	681b      	ldr	r3, [r3, #0]
 8001864:	4618      	mov	r0, r3
 8001866:	f7fe fe77 	bl	8000558 <__aeabi_f2d>
 800186a:	a3b1      	add	r3, pc, #708	; (adr r3, 8001b30 <main+0xbc0>)
 800186c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001870:	f7fe fd14 	bl	800029c <__adddf3>
 8001874:	4603      	mov	r3, r0
 8001876:	460c      	mov	r4, r1
 8001878:	4618      	mov	r0, r3
 800187a:	4621      	mov	r1, r4
 800187c:	f7ff f9a6 	bl	8000bcc <__aeabi_d2f>
 8001880:	4602      	mov	r2, r0
 8001882:	4bb1      	ldr	r3, [pc, #708]	; (8001b48 <main+0xbd8>)
 8001884:	601a      	str	r2, [r3, #0]
									if (MaxV >= 3.3 && MaxV > MinV)
 8001886:	4bb0      	ldr	r3, [pc, #704]	; (8001b48 <main+0xbd8>)
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	4618      	mov	r0, r3
 800188c:	f7fe fe64 	bl	8000558 <__aeabi_f2d>
 8001890:	a3a9      	add	r3, pc, #676	; (adr r3, 8001b38 <main+0xbc8>)
 8001892:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001896:	f7ff f93d 	bl	8000b14 <__aeabi_dcmpge>
 800189a:	4603      	mov	r3, r0
 800189c:	2b00      	cmp	r3, #0
 800189e:	d00d      	beq.n	80018bc <main+0x94c>
 80018a0:	4ba9      	ldr	r3, [pc, #676]	; (8001b48 <main+0xbd8>)
 80018a2:	ed93 7a00 	vldr	s14, [r3]
 80018a6:	4ba9      	ldr	r3, [pc, #676]	; (8001b4c <main+0xbdc>)
 80018a8:	edd3 7a00 	vldr	s15, [r3]
 80018ac:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80018b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80018b4:	dd02      	ble.n	80018bc <main+0x94c>
									{
										MaxV = 3.3;
 80018b6:	4ba4      	ldr	r3, [pc, #656]	; (8001b48 <main+0xbd8>)
 80018b8:	4aa5      	ldr	r2, [pc, #660]	; (8001b50 <main+0xbe0>)
 80018ba:	601a      	str	r2, [r3, #0]
									}
									CurrentMode = Mode_SineWave;
 80018bc:	4ba5      	ldr	r3, [pc, #660]	; (8001b54 <main+0xbe4>)
 80018be:	2228      	movs	r2, #40	; 0x28
 80018c0:	601a      	str	r2, [r3, #0]
									break;
 80018c2:	e0b1      	b.n	8001a28 <main+0xab8>

								case 'f' :	// Set V_High -0.1V
									MaxV -= 0.1;
 80018c4:	4ba0      	ldr	r3, [pc, #640]	; (8001b48 <main+0xbd8>)
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	4618      	mov	r0, r3
 80018ca:	f7fe fe45 	bl	8000558 <__aeabi_f2d>
 80018ce:	a398      	add	r3, pc, #608	; (adr r3, 8001b30 <main+0xbc0>)
 80018d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018d4:	f7fe fce0 	bl	8000298 <__aeabi_dsub>
 80018d8:	4603      	mov	r3, r0
 80018da:	460c      	mov	r4, r1
 80018dc:	4618      	mov	r0, r3
 80018de:	4621      	mov	r1, r4
 80018e0:	f7ff f974 	bl	8000bcc <__aeabi_d2f>
 80018e4:	4602      	mov	r2, r0
 80018e6:	4b98      	ldr	r3, [pc, #608]	; (8001b48 <main+0xbd8>)
 80018e8:	601a      	str	r2, [r3, #0]
									if (MaxV <= 0.1 && MaxV > MinV)
 80018ea:	4b97      	ldr	r3, [pc, #604]	; (8001b48 <main+0xbd8>)
 80018ec:	681b      	ldr	r3, [r3, #0]
 80018ee:	4618      	mov	r0, r3
 80018f0:	f7fe fe32 	bl	8000558 <__aeabi_f2d>
 80018f4:	a38e      	add	r3, pc, #568	; (adr r3, 8001b30 <main+0xbc0>)
 80018f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018fa:	f7ff f901 	bl	8000b00 <__aeabi_dcmple>
 80018fe:	4603      	mov	r3, r0
 8001900:	2b00      	cmp	r3, #0
 8001902:	d00d      	beq.n	8001920 <main+0x9b0>
 8001904:	4b90      	ldr	r3, [pc, #576]	; (8001b48 <main+0xbd8>)
 8001906:	ed93 7a00 	vldr	s14, [r3]
 800190a:	4b90      	ldr	r3, [pc, #576]	; (8001b4c <main+0xbdc>)
 800190c:	edd3 7a00 	vldr	s15, [r3]
 8001910:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001914:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001918:	dd02      	ble.n	8001920 <main+0x9b0>
									{
										MaxV = 0.1;
 800191a:	4b8b      	ldr	r3, [pc, #556]	; (8001b48 <main+0xbd8>)
 800191c:	4a8e      	ldr	r2, [pc, #568]	; (8001b58 <main+0xbe8>)
 800191e:	601a      	str	r2, [r3, #0]
									}
									CurrentMode = Mode_SineWave;
 8001920:	4b8c      	ldr	r3, [pc, #560]	; (8001b54 <main+0xbe4>)
 8001922:	2228      	movs	r2, #40	; 0x28
 8001924:	601a      	str	r2, [r3, #0]
									break;
 8001926:	e07f      	b.n	8001a28 <main+0xab8>

								case 'g' :	// Set V_Low +0.1V
									MinV += 0.1;
 8001928:	4b88      	ldr	r3, [pc, #544]	; (8001b4c <main+0xbdc>)
 800192a:	681b      	ldr	r3, [r3, #0]
 800192c:	4618      	mov	r0, r3
 800192e:	f7fe fe13 	bl	8000558 <__aeabi_f2d>
 8001932:	a37f      	add	r3, pc, #508	; (adr r3, 8001b30 <main+0xbc0>)
 8001934:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001938:	f7fe fcb0 	bl	800029c <__adddf3>
 800193c:	4603      	mov	r3, r0
 800193e:	460c      	mov	r4, r1
 8001940:	4618      	mov	r0, r3
 8001942:	4621      	mov	r1, r4
 8001944:	f7ff f942 	bl	8000bcc <__aeabi_d2f>
 8001948:	4602      	mov	r2, r0
 800194a:	4b80      	ldr	r3, [pc, #512]	; (8001b4c <main+0xbdc>)
 800194c:	601a      	str	r2, [r3, #0]
									if (MinV >= 3.2 && MaxV > MinV)
 800194e:	4b7f      	ldr	r3, [pc, #508]	; (8001b4c <main+0xbdc>)
 8001950:	681b      	ldr	r3, [r3, #0]
 8001952:	4618      	mov	r0, r3
 8001954:	f7fe fe00 	bl	8000558 <__aeabi_f2d>
 8001958:	a379      	add	r3, pc, #484	; (adr r3, 8001b40 <main+0xbd0>)
 800195a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800195e:	f7ff f8d9 	bl	8000b14 <__aeabi_dcmpge>
 8001962:	4603      	mov	r3, r0
 8001964:	2b00      	cmp	r3, #0
 8001966:	d00d      	beq.n	8001984 <main+0xa14>
 8001968:	4b77      	ldr	r3, [pc, #476]	; (8001b48 <main+0xbd8>)
 800196a:	ed93 7a00 	vldr	s14, [r3]
 800196e:	4b77      	ldr	r3, [pc, #476]	; (8001b4c <main+0xbdc>)
 8001970:	edd3 7a00 	vldr	s15, [r3]
 8001974:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001978:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800197c:	dd02      	ble.n	8001984 <main+0xa14>
									{
										MinV = 3.2;
 800197e:	4b73      	ldr	r3, [pc, #460]	; (8001b4c <main+0xbdc>)
 8001980:	4a76      	ldr	r2, [pc, #472]	; (8001b5c <main+0xbec>)
 8001982:	601a      	str	r2, [r3, #0]
									}
									CurrentMode = Mode_SineWave;
 8001984:	4b73      	ldr	r3, [pc, #460]	; (8001b54 <main+0xbe4>)
 8001986:	2228      	movs	r2, #40	; 0x28
 8001988:	601a      	str	r2, [r3, #0]
									break;
 800198a:	e04d      	b.n	8001a28 <main+0xab8>

								case 'h' :	// Set V_Low -0.1V
									MinV -= 0.1;
 800198c:	4b6f      	ldr	r3, [pc, #444]	; (8001b4c <main+0xbdc>)
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	4618      	mov	r0, r3
 8001992:	f7fe fde1 	bl	8000558 <__aeabi_f2d>
 8001996:	a366      	add	r3, pc, #408	; (adr r3, 8001b30 <main+0xbc0>)
 8001998:	e9d3 2300 	ldrd	r2, r3, [r3]
 800199c:	f7fe fc7c 	bl	8000298 <__aeabi_dsub>
 80019a0:	4603      	mov	r3, r0
 80019a2:	460c      	mov	r4, r1
 80019a4:	4618      	mov	r0, r3
 80019a6:	4621      	mov	r1, r4
 80019a8:	f7ff f910 	bl	8000bcc <__aeabi_d2f>
 80019ac:	4602      	mov	r2, r0
 80019ae:	4b67      	ldr	r3, [pc, #412]	; (8001b4c <main+0xbdc>)
 80019b0:	601a      	str	r2, [r3, #0]
									if (MinV <= 0 && MaxV > MinV)
 80019b2:	4b66      	ldr	r3, [pc, #408]	; (8001b4c <main+0xbdc>)
 80019b4:	edd3 7a00 	vldr	s15, [r3]
 80019b8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80019bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019c0:	d80e      	bhi.n	80019e0 <main+0xa70>
 80019c2:	4b61      	ldr	r3, [pc, #388]	; (8001b48 <main+0xbd8>)
 80019c4:	ed93 7a00 	vldr	s14, [r3]
 80019c8:	4b60      	ldr	r3, [pc, #384]	; (8001b4c <main+0xbdc>)
 80019ca:	edd3 7a00 	vldr	s15, [r3]
 80019ce:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80019d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019d6:	dd03      	ble.n	80019e0 <main+0xa70>
									{
										MinV = 0;
 80019d8:	4b5c      	ldr	r3, [pc, #368]	; (8001b4c <main+0xbdc>)
 80019da:	f04f 0200 	mov.w	r2, #0
 80019de:	601a      	str	r2, [r3, #0]
									}
									CurrentMode = Mode_SineWave;
 80019e0:	4b5c      	ldr	r3, [pc, #368]	; (8001b54 <main+0xbe4>)
 80019e2:	2228      	movs	r2, #40	; 0x28
 80019e4:	601a      	str	r2, [r3, #0]
									break;
 80019e6:	e01f      	b.n	8001a28 <main+0xab8>

								case 'x' :	//back
									CurrentMode = Mode_MainMenu;
 80019e8:	4b5a      	ldr	r3, [pc, #360]	; (8001b54 <main+0xbe4>)
 80019ea:	2200      	movs	r2, #0
 80019ec:	601a      	str	r2, [r3, #0]
									break;
 80019ee:	e01b      	b.n	8001a28 <main+0xab8>

								default :	//error
									{
										char temp[] = "\r\n\r\n!!!ERROR!!!\r\n\r\n";
 80019f0:	4b5b      	ldr	r3, [pc, #364]	; (8001b60 <main+0xbf0>)
 80019f2:	f507 748c 	add.w	r4, r7, #280	; 0x118
 80019f6:	461d      	mov	r5, r3
 80019f8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80019fa:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80019fc:	682b      	ldr	r3, [r5, #0]
 80019fe:	6023      	str	r3, [r4, #0]
										HAL_UART_Transmit(&huart2, (uint8_t*)temp, strlen(temp),1000);
 8001a00:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8001a04:	4618      	mov	r0, r3
 8001a06:	f7fe fbeb 	bl	80001e0 <strlen>
 8001a0a:	4603      	mov	r3, r0
 8001a0c:	b29a      	uxth	r2, r3
 8001a0e:	f507 718c 	add.w	r1, r7, #280	; 0x118
 8001a12:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001a16:	4853      	ldr	r0, [pc, #332]	; (8001b64 <main+0xbf4>)
 8001a18:	f003 ff6d 	bl	80058f6 <HAL_UART_Transmit>
										CurrentMode = Mode_MainMenu;
 8001a1c:	4b4d      	ldr	r3, [pc, #308]	; (8001b54 <main+0xbe4>)
 8001a1e:	2200      	movs	r2, #0
 8001a20:	601a      	str	r2, [r3, #0]
										break;
 8001a22:	bf00      	nop
 8001a24:	e000      	b.n	8001a28 <main+0xab8>
									break;
 8001a26:	bf00      	nop
									}
							}
							break;
 8001a28:	e1b2      	b.n	8001d90 <main+0xe20>

							case Mode_SquareWave :	//SquareWave
							{
								char temp[]="-------------------\r\n"
 8001a2a:	1d3b      	adds	r3, r7, #4
 8001a2c:	4a4e      	ldr	r2, [pc, #312]	; (8001b68 <main+0xbf8>)
 8001a2e:	4618      	mov	r0, r3
 8001a30:	4611      	mov	r1, r2
 8001a32:	23f6      	movs	r3, #246	; 0xf6
 8001a34:	461a      	mov	r2, r3
 8001a36:	f004 fe73 	bl	8006720 <memcpy>
								"f : Set V_High -0.1V\r\n"
								"g : Set V_Low +0.1V\r\n"
								"h : Set V_Low -0.1V\r\n"
								"j : Set Duty Cycle\r\n"
								"x : back\r\n";
								HAL_UART_Transmit(&huart2, (uint8_t*)temp, strlen(temp),1000);
 8001a3a:	1d3b      	adds	r3, r7, #4
 8001a3c:	4618      	mov	r0, r3
 8001a3e:	f7fe fbcf 	bl	80001e0 <strlen>
 8001a42:	4603      	mov	r3, r0
 8001a44:	b29a      	uxth	r2, r3
 8001a46:	1d39      	adds	r1, r7, #4
 8001a48:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001a4c:	4845      	ldr	r0, [pc, #276]	; (8001b64 <main+0xbf4>)
 8001a4e:	f003 ff52 	bl	80058f6 <HAL_UART_Transmit>
								CurrentMode = Mode_SquareWave_Wait;
 8001a52:	4b40      	ldr	r3, [pc, #256]	; (8001b54 <main+0xbe4>)
 8001a54:	2246      	movs	r2, #70	; 0x46
 8001a56:	601a      	str	r2, [r3, #0]
								break;
 8001a58:	bf00      	nop
 8001a5a:	e199      	b.n	8001d90 <main+0xe20>
							}

							case Mode_SquareWave_Wait	:		//default 5 Hz >> range 0 - 10 Hz
								switch (inputchar)
 8001a5c:	f997 3157 	ldrsb.w	r3, [r7, #343]	; 0x157
 8001a60:	2b67      	cmp	r3, #103	; 0x67
 8001a62:	f000 8110 	beq.w	8001c86 <main+0xd16>
 8001a66:	2b67      	cmp	r3, #103	; 0x67
 8001a68:	dc0e      	bgt.n	8001a88 <main+0xb18>
 8001a6a:	2b61      	cmp	r3, #97	; 0x61
 8001a6c:	d039      	beq.n	8001ae2 <main+0xb72>
 8001a6e:	2b61      	cmp	r3, #97	; 0x61
 8001a70:	dc03      	bgt.n	8001a7a <main+0xb0a>
 8001a72:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001a76:	d016      	beq.n	8001aa6 <main+0xb36>
 8001a78:	e16d      	b.n	8001d56 <main+0xde6>
 8001a7a:	2b64      	cmp	r3, #100	; 0x64
 8001a7c:	f000 809f 	beq.w	8001bbe <main+0xc4e>
 8001a80:	2b66      	cmp	r3, #102	; 0x66
 8001a82:	f000 80ce 	beq.w	8001c22 <main+0xcb2>
 8001a86:	e166      	b.n	8001d56 <main+0xde6>
 8001a88:	2b6a      	cmp	r3, #106	; 0x6a
 8001a8a:	f000 815c 	beq.w	8001d46 <main+0xdd6>
 8001a8e:	2b6a      	cmp	r3, #106	; 0x6a
 8001a90:	dc03      	bgt.n	8001a9a <main+0xb2a>
 8001a92:	2b68      	cmp	r3, #104	; 0x68
 8001a94:	f000 8129 	beq.w	8001cea <main+0xd7a>
 8001a98:	e15d      	b.n	8001d56 <main+0xde6>
 8001a9a:	2b73      	cmp	r3, #115	; 0x73
 8001a9c:	d06c      	beq.n	8001b78 <main+0xc08>
 8001a9e:	2b78      	cmp	r3, #120	; 0x78
 8001aa0:	f000 8155 	beq.w	8001d4e <main+0xdde>
 8001aa4:	e157      	b.n	8001d56 <main+0xde6>
								{

									case -1 :	//no input
										if (micros() - timestamp > 1000)
 8001aa6:	f000 fc5b 	bl	8002360 <micros>
 8001aaa:	460a      	mov	r2, r1
 8001aac:	4601      	mov	r1, r0
 8001aae:	4b2f      	ldr	r3, [pc, #188]	; (8001b6c <main+0xbfc>)
 8001ab0:	e9d3 8900 	ldrd	r8, r9, [r3]
 8001ab4:	460b      	mov	r3, r1
 8001ab6:	4614      	mov	r4, r2
 8001ab8:	ebb3 0308 	subs.w	r3, r3, r8
 8001abc:	eb64 0409 	sbc.w	r4, r4, r9
 8001ac0:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001ac4:	f04f 0200 	mov.w	r2, #0
 8001ac8:	42a2      	cmp	r2, r4
 8001aca:	bf08      	it	eq
 8001acc:	4299      	cmpeq	r1, r3
 8001ace:	f080 815d 	bcs.w	8001d8c <main+0xe1c>
												{
													timestamp = micros();
 8001ad2:	f000 fc45 	bl	8002360 <micros>
 8001ad6:	4603      	mov	r3, r0
 8001ad8:	460c      	mov	r4, r1
 8001ada:	4a24      	ldr	r2, [pc, #144]	; (8001b6c <main+0xbfc>)
 8001adc:	e9c2 3400 	strd	r3, r4, [r2]
//													{
//														dataOut -= ((MaxV - MinV)*4096/3.3 - (MaxV*4096/3.3));
//														dataOut %= 4096*(MaxV-MinV);
//													}
												}
										break;
 8001ae0:	e154      	b.n	8001d8c <main+0xe1c>

									case 'a' :	//increase frequency
										Frequency += 0.1;
 8001ae2:	4b23      	ldr	r3, [pc, #140]	; (8001b70 <main+0xc00>)
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	4618      	mov	r0, r3
 8001ae8:	f7fe fd36 	bl	8000558 <__aeabi_f2d>
 8001aec:	a310      	add	r3, pc, #64	; (adr r3, 8001b30 <main+0xbc0>)
 8001aee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001af2:	f7fe fbd3 	bl	800029c <__adddf3>
 8001af6:	4603      	mov	r3, r0
 8001af8:	460c      	mov	r4, r1
 8001afa:	4618      	mov	r0, r3
 8001afc:	4621      	mov	r1, r4
 8001afe:	f7ff f865 	bl	8000bcc <__aeabi_d2f>
 8001b02:	4602      	mov	r2, r0
 8001b04:	4b1a      	ldr	r3, [pc, #104]	; (8001b70 <main+0xc00>)
 8001b06:	601a      	str	r2, [r3, #0]
										if (Frequency >= 10)
 8001b08:	4b19      	ldr	r3, [pc, #100]	; (8001b70 <main+0xc00>)
 8001b0a:	edd3 7a00 	vldr	s15, [r3]
 8001b0e:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8001b12:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001b16:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b1a:	db02      	blt.n	8001b22 <main+0xbb2>
										{
											Frequency = 10;
 8001b1c:	4b14      	ldr	r3, [pc, #80]	; (8001b70 <main+0xc00>)
 8001b1e:	4a15      	ldr	r2, [pc, #84]	; (8001b74 <main+0xc04>)
 8001b20:	601a      	str	r2, [r3, #0]
										}
										CurrentMode = Mode_SquareWave;
 8001b22:	4b0c      	ldr	r3, [pc, #48]	; (8001b54 <main+0xbe4>)
 8001b24:	223c      	movs	r2, #60	; 0x3c
 8001b26:	601a      	str	r2, [r3, #0]
										break;
 8001b28:	e131      	b.n	8001d8e <main+0xe1e>
 8001b2a:	bf00      	nop
 8001b2c:	f3af 8000 	nop.w
 8001b30:	9999999a 	.word	0x9999999a
 8001b34:	3fb99999 	.word	0x3fb99999
 8001b38:	66666666 	.word	0x66666666
 8001b3c:	400a6666 	.word	0x400a6666
 8001b40:	9999999a 	.word	0x9999999a
 8001b44:	40099999 	.word	0x40099999
 8001b48:	20000008 	.word	0x20000008
 8001b4c:	200000b0 	.word	0x200000b0
 8001b50:	40533333 	.word	0x40533333
 8001b54:	200000ac 	.word	0x200000ac
 8001b58:	3dcccccd 	.word	0x3dcccccd
 8001b5c:	404ccccd 	.word	0x404ccccd
 8001b60:	080070ec 	.word	0x080070ec
 8001b64:	200002f0 	.word	0x200002f0
 8001b68:	080071e0 	.word	0x080071e0
 8001b6c:	20000158 	.word	0x20000158
 8001b70:	20000004 	.word	0x20000004
 8001b74:	41200000 	.word	0x41200000

									case 's' :	//decrease frequency
										Frequency -= 0.1;
 8001b78:	4b99      	ldr	r3, [pc, #612]	; (8001de0 <main+0xe70>)
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	4618      	mov	r0, r3
 8001b7e:	f7fe fceb 	bl	8000558 <__aeabi_f2d>
 8001b82:	a391      	add	r3, pc, #580	; (adr r3, 8001dc8 <main+0xe58>)
 8001b84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b88:	f7fe fb86 	bl	8000298 <__aeabi_dsub>
 8001b8c:	4603      	mov	r3, r0
 8001b8e:	460c      	mov	r4, r1
 8001b90:	4618      	mov	r0, r3
 8001b92:	4621      	mov	r1, r4
 8001b94:	f7ff f81a 	bl	8000bcc <__aeabi_d2f>
 8001b98:	4602      	mov	r2, r0
 8001b9a:	4b91      	ldr	r3, [pc, #580]	; (8001de0 <main+0xe70>)
 8001b9c:	601a      	str	r2, [r3, #0]
										if (Frequency <= 0)
 8001b9e:	4b90      	ldr	r3, [pc, #576]	; (8001de0 <main+0xe70>)
 8001ba0:	edd3 7a00 	vldr	s15, [r3]
 8001ba4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001ba8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001bac:	d803      	bhi.n	8001bb6 <main+0xc46>
										{
											Frequency = 0;
 8001bae:	4b8c      	ldr	r3, [pc, #560]	; (8001de0 <main+0xe70>)
 8001bb0:	f04f 0200 	mov.w	r2, #0
 8001bb4:	601a      	str	r2, [r3, #0]
										}
										CurrentMode = Mode_SquareWave;
 8001bb6:	4b8b      	ldr	r3, [pc, #556]	; (8001de4 <main+0xe74>)
 8001bb8:	223c      	movs	r2, #60	; 0x3c
 8001bba:	601a      	str	r2, [r3, #0]
										break;
 8001bbc:	e0e7      	b.n	8001d8e <main+0xe1e>

									case 'd' :	// Set V_High +0.1V
										MaxV += 0.1;
 8001bbe:	4b8a      	ldr	r3, [pc, #552]	; (8001de8 <main+0xe78>)
 8001bc0:	681b      	ldr	r3, [r3, #0]
 8001bc2:	4618      	mov	r0, r3
 8001bc4:	f7fe fcc8 	bl	8000558 <__aeabi_f2d>
 8001bc8:	a37f      	add	r3, pc, #508	; (adr r3, 8001dc8 <main+0xe58>)
 8001bca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001bce:	f7fe fb65 	bl	800029c <__adddf3>
 8001bd2:	4603      	mov	r3, r0
 8001bd4:	460c      	mov	r4, r1
 8001bd6:	4618      	mov	r0, r3
 8001bd8:	4621      	mov	r1, r4
 8001bda:	f7fe fff7 	bl	8000bcc <__aeabi_d2f>
 8001bde:	4602      	mov	r2, r0
 8001be0:	4b81      	ldr	r3, [pc, #516]	; (8001de8 <main+0xe78>)
 8001be2:	601a      	str	r2, [r3, #0]
										if (MaxV >= 3.3 && MaxV > MinV)
 8001be4:	4b80      	ldr	r3, [pc, #512]	; (8001de8 <main+0xe78>)
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	4618      	mov	r0, r3
 8001bea:	f7fe fcb5 	bl	8000558 <__aeabi_f2d>
 8001bee:	a378      	add	r3, pc, #480	; (adr r3, 8001dd0 <main+0xe60>)
 8001bf0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001bf4:	f7fe ff8e 	bl	8000b14 <__aeabi_dcmpge>
 8001bf8:	4603      	mov	r3, r0
 8001bfa:	2b00      	cmp	r3, #0
 8001bfc:	d00d      	beq.n	8001c1a <main+0xcaa>
 8001bfe:	4b7a      	ldr	r3, [pc, #488]	; (8001de8 <main+0xe78>)
 8001c00:	ed93 7a00 	vldr	s14, [r3]
 8001c04:	4b79      	ldr	r3, [pc, #484]	; (8001dec <main+0xe7c>)
 8001c06:	edd3 7a00 	vldr	s15, [r3]
 8001c0a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001c0e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c12:	dd02      	ble.n	8001c1a <main+0xcaa>
										{
											MaxV = 3.3;
 8001c14:	4b74      	ldr	r3, [pc, #464]	; (8001de8 <main+0xe78>)
 8001c16:	4a76      	ldr	r2, [pc, #472]	; (8001df0 <main+0xe80>)
 8001c18:	601a      	str	r2, [r3, #0]
										}
										CurrentMode = Mode_SquareWave;
 8001c1a:	4b72      	ldr	r3, [pc, #456]	; (8001de4 <main+0xe74>)
 8001c1c:	223c      	movs	r2, #60	; 0x3c
 8001c1e:	601a      	str	r2, [r3, #0]
										break;
 8001c20:	e0b5      	b.n	8001d8e <main+0xe1e>

									case 'f' :	// Set V_High -0.1V
										MaxV -= 0.1;
 8001c22:	4b71      	ldr	r3, [pc, #452]	; (8001de8 <main+0xe78>)
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	4618      	mov	r0, r3
 8001c28:	f7fe fc96 	bl	8000558 <__aeabi_f2d>
 8001c2c:	a366      	add	r3, pc, #408	; (adr r3, 8001dc8 <main+0xe58>)
 8001c2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c32:	f7fe fb31 	bl	8000298 <__aeabi_dsub>
 8001c36:	4603      	mov	r3, r0
 8001c38:	460c      	mov	r4, r1
 8001c3a:	4618      	mov	r0, r3
 8001c3c:	4621      	mov	r1, r4
 8001c3e:	f7fe ffc5 	bl	8000bcc <__aeabi_d2f>
 8001c42:	4602      	mov	r2, r0
 8001c44:	4b68      	ldr	r3, [pc, #416]	; (8001de8 <main+0xe78>)
 8001c46:	601a      	str	r2, [r3, #0]
										if (MaxV <= 0.1 && MaxV > MinV)
 8001c48:	4b67      	ldr	r3, [pc, #412]	; (8001de8 <main+0xe78>)
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	4618      	mov	r0, r3
 8001c4e:	f7fe fc83 	bl	8000558 <__aeabi_f2d>
 8001c52:	a35d      	add	r3, pc, #372	; (adr r3, 8001dc8 <main+0xe58>)
 8001c54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c58:	f7fe ff52 	bl	8000b00 <__aeabi_dcmple>
 8001c5c:	4603      	mov	r3, r0
 8001c5e:	2b00      	cmp	r3, #0
 8001c60:	d00d      	beq.n	8001c7e <main+0xd0e>
 8001c62:	4b61      	ldr	r3, [pc, #388]	; (8001de8 <main+0xe78>)
 8001c64:	ed93 7a00 	vldr	s14, [r3]
 8001c68:	4b60      	ldr	r3, [pc, #384]	; (8001dec <main+0xe7c>)
 8001c6a:	edd3 7a00 	vldr	s15, [r3]
 8001c6e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001c72:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c76:	dd02      	ble.n	8001c7e <main+0xd0e>
										{
											MaxV = 0.1;
 8001c78:	4b5b      	ldr	r3, [pc, #364]	; (8001de8 <main+0xe78>)
 8001c7a:	4a5e      	ldr	r2, [pc, #376]	; (8001df4 <main+0xe84>)
 8001c7c:	601a      	str	r2, [r3, #0]
										}
										CurrentMode = Mode_SquareWave;
 8001c7e:	4b59      	ldr	r3, [pc, #356]	; (8001de4 <main+0xe74>)
 8001c80:	223c      	movs	r2, #60	; 0x3c
 8001c82:	601a      	str	r2, [r3, #0]
										break;
 8001c84:	e083      	b.n	8001d8e <main+0xe1e>

									case 'g' :	// Set V_Low +0.1V
										MinV += 0.1;
 8001c86:	4b59      	ldr	r3, [pc, #356]	; (8001dec <main+0xe7c>)
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	4618      	mov	r0, r3
 8001c8c:	f7fe fc64 	bl	8000558 <__aeabi_f2d>
 8001c90:	a34d      	add	r3, pc, #308	; (adr r3, 8001dc8 <main+0xe58>)
 8001c92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c96:	f7fe fb01 	bl	800029c <__adddf3>
 8001c9a:	4603      	mov	r3, r0
 8001c9c:	460c      	mov	r4, r1
 8001c9e:	4618      	mov	r0, r3
 8001ca0:	4621      	mov	r1, r4
 8001ca2:	f7fe ff93 	bl	8000bcc <__aeabi_d2f>
 8001ca6:	4602      	mov	r2, r0
 8001ca8:	4b50      	ldr	r3, [pc, #320]	; (8001dec <main+0xe7c>)
 8001caa:	601a      	str	r2, [r3, #0]
										if (MinV >= 3.2 && MaxV > MinV)
 8001cac:	4b4f      	ldr	r3, [pc, #316]	; (8001dec <main+0xe7c>)
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	4618      	mov	r0, r3
 8001cb2:	f7fe fc51 	bl	8000558 <__aeabi_f2d>
 8001cb6:	a348      	add	r3, pc, #288	; (adr r3, 8001dd8 <main+0xe68>)
 8001cb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001cbc:	f7fe ff2a 	bl	8000b14 <__aeabi_dcmpge>
 8001cc0:	4603      	mov	r3, r0
 8001cc2:	2b00      	cmp	r3, #0
 8001cc4:	d00d      	beq.n	8001ce2 <main+0xd72>
 8001cc6:	4b48      	ldr	r3, [pc, #288]	; (8001de8 <main+0xe78>)
 8001cc8:	ed93 7a00 	vldr	s14, [r3]
 8001ccc:	4b47      	ldr	r3, [pc, #284]	; (8001dec <main+0xe7c>)
 8001cce:	edd3 7a00 	vldr	s15, [r3]
 8001cd2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001cd6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001cda:	dd02      	ble.n	8001ce2 <main+0xd72>
										{
											MinV = 3.2;
 8001cdc:	4b43      	ldr	r3, [pc, #268]	; (8001dec <main+0xe7c>)
 8001cde:	4a46      	ldr	r2, [pc, #280]	; (8001df8 <main+0xe88>)
 8001ce0:	601a      	str	r2, [r3, #0]
										}
										CurrentMode = Mode_SquareWave;
 8001ce2:	4b40      	ldr	r3, [pc, #256]	; (8001de4 <main+0xe74>)
 8001ce4:	223c      	movs	r2, #60	; 0x3c
 8001ce6:	601a      	str	r2, [r3, #0]
										break;
 8001ce8:	e051      	b.n	8001d8e <main+0xe1e>

									case 'h' :	// Set V_Low -0.1V
										MinV -= 0.1;
 8001cea:	4b40      	ldr	r3, [pc, #256]	; (8001dec <main+0xe7c>)
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	4618      	mov	r0, r3
 8001cf0:	f7fe fc32 	bl	8000558 <__aeabi_f2d>
 8001cf4:	a334      	add	r3, pc, #208	; (adr r3, 8001dc8 <main+0xe58>)
 8001cf6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001cfa:	f7fe facd 	bl	8000298 <__aeabi_dsub>
 8001cfe:	4603      	mov	r3, r0
 8001d00:	460c      	mov	r4, r1
 8001d02:	4618      	mov	r0, r3
 8001d04:	4621      	mov	r1, r4
 8001d06:	f7fe ff61 	bl	8000bcc <__aeabi_d2f>
 8001d0a:	4602      	mov	r2, r0
 8001d0c:	4b37      	ldr	r3, [pc, #220]	; (8001dec <main+0xe7c>)
 8001d0e:	601a      	str	r2, [r3, #0]
										if (MinV <= 0 && MaxV > MinV)
 8001d10:	4b36      	ldr	r3, [pc, #216]	; (8001dec <main+0xe7c>)
 8001d12:	edd3 7a00 	vldr	s15, [r3]
 8001d16:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001d1a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d1e:	d80e      	bhi.n	8001d3e <main+0xdce>
 8001d20:	4b31      	ldr	r3, [pc, #196]	; (8001de8 <main+0xe78>)
 8001d22:	ed93 7a00 	vldr	s14, [r3]
 8001d26:	4b31      	ldr	r3, [pc, #196]	; (8001dec <main+0xe7c>)
 8001d28:	edd3 7a00 	vldr	s15, [r3]
 8001d2c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001d30:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d34:	dd03      	ble.n	8001d3e <main+0xdce>
										{
											MinV = 0;
 8001d36:	4b2d      	ldr	r3, [pc, #180]	; (8001dec <main+0xe7c>)
 8001d38:	f04f 0200 	mov.w	r2, #0
 8001d3c:	601a      	str	r2, [r3, #0]
										}
										CurrentMode = Mode_SquareWave;
 8001d3e:	4b29      	ldr	r3, [pc, #164]	; (8001de4 <main+0xe74>)
 8001d40:	223c      	movs	r2, #60	; 0x3c
 8001d42:	601a      	str	r2, [r3, #0]
										break;
 8001d44:	e023      	b.n	8001d8e <main+0xe1e>

									case 'j' : // Set Duty Cycle
										CurrentMode = Mode_SquareWave;
 8001d46:	4b27      	ldr	r3, [pc, #156]	; (8001de4 <main+0xe74>)
 8001d48:	223c      	movs	r2, #60	; 0x3c
 8001d4a:	601a      	str	r2, [r3, #0]
										break;
 8001d4c:	e01f      	b.n	8001d8e <main+0xe1e>

									case 'x' :	//back
										CurrentMode = Mode_MainMenu;
 8001d4e:	4b25      	ldr	r3, [pc, #148]	; (8001de4 <main+0xe74>)
 8001d50:	2200      	movs	r2, #0
 8001d52:	601a      	str	r2, [r3, #0]
										break;
 8001d54:	e01b      	b.n	8001d8e <main+0xe1e>

									default :	//error
										{
											char temp[] = "\r\n\r\n!!!ERROR!!!\r\n\r\n";
 8001d56:	4b29      	ldr	r3, [pc, #164]	; (8001dfc <main+0xe8c>)
 8001d58:	f507 7482 	add.w	r4, r7, #260	; 0x104
 8001d5c:	461d      	mov	r5, r3
 8001d5e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001d60:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001d62:	682b      	ldr	r3, [r5, #0]
 8001d64:	6023      	str	r3, [r4, #0]
											HAL_UART_Transmit(&huart2, (uint8_t*)temp, strlen(temp),1000);
 8001d66:	f507 7382 	add.w	r3, r7, #260	; 0x104
 8001d6a:	4618      	mov	r0, r3
 8001d6c:	f7fe fa38 	bl	80001e0 <strlen>
 8001d70:	4603      	mov	r3, r0
 8001d72:	b29a      	uxth	r2, r3
 8001d74:	f507 7182 	add.w	r1, r7, #260	; 0x104
 8001d78:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001d7c:	4820      	ldr	r0, [pc, #128]	; (8001e00 <main+0xe90>)
 8001d7e:	f003 fdba 	bl	80058f6 <HAL_UART_Transmit>
											CurrentMode = Mode_MainMenu;
 8001d82:	4b18      	ldr	r3, [pc, #96]	; (8001de4 <main+0xe74>)
 8001d84:	2200      	movs	r2, #0
 8001d86:	601a      	str	r2, [r3, #0]
											break;
 8001d88:	bf00      	nop
 8001d8a:	e000      	b.n	8001d8e <main+0xe1e>
										break;
 8001d8c:	bf00      	nop
										}
								}
								break;
 8001d8e:	bf00      	nop
					}

			if (hspi3.State == HAL_SPI_STATE_READY && HAL_GPIO_ReadPin(SPI_SS_GPIO_Port, SPI_SS_Pin) == GPIO_PIN_SET)
 8001d90:	4b1c      	ldr	r3, [pc, #112]	; (8001e04 <main+0xe94>)
 8001d92:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8001d96:	b2db      	uxtb	r3, r3
 8001d98:	2b01      	cmp	r3, #1
 8001d9a:	f47f a910 	bne.w	8000fbe <main+0x4e>
 8001d9e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001da2:	4819      	ldr	r0, [pc, #100]	; (8001e08 <main+0xe98>)
 8001da4:	f002 f978 	bl	8004098 <HAL_GPIO_ReadPin>
 8001da8:	4603      	mov	r3, r0
 8001daa:	2b01      	cmp	r3, #1
 8001dac:	f47f a907 	bne.w	8000fbe <main+0x4e>
			{
				MCP4922SetOutput(DACConfig, dataOut);
 8001db0:	4b16      	ldr	r3, [pc, #88]	; (8001e0c <main+0xe9c>)
 8001db2:	781a      	ldrb	r2, [r3, #0]
 8001db4:	4b16      	ldr	r3, [pc, #88]	; (8001e10 <main+0xea0>)
 8001db6:	881b      	ldrh	r3, [r3, #0]
 8001db8:	4619      	mov	r1, r3
 8001dba:	4610      	mov	r0, r2
 8001dbc:	f000 fa72 	bl	80022a4 <MCP4922SetOutput>
	{
 8001dc0:	f7ff b8fd 	b.w	8000fbe <main+0x4e>
 8001dc4:	f3af 8000 	nop.w
 8001dc8:	9999999a 	.word	0x9999999a
 8001dcc:	3fb99999 	.word	0x3fb99999
 8001dd0:	66666666 	.word	0x66666666
 8001dd4:	400a6666 	.word	0x400a6666
 8001dd8:	9999999a 	.word	0x9999999a
 8001ddc:	40099999 	.word	0x40099999
 8001de0:	20000004 	.word	0x20000004
 8001de4:	200000ac 	.word	0x200000ac
 8001de8:	20000008 	.word	0x20000008
 8001dec:	200000b0 	.word	0x200000b0
 8001df0:	40533333 	.word	0x40533333
 8001df4:	3dcccccd 	.word	0x3dcccccd
 8001df8:	404ccccd 	.word	0x404ccccd
 8001dfc:	080070ec 	.word	0x080070ec
 8001e00:	200002f0 	.word	0x200002f0
 8001e04:	200001b0 	.word	0x200001b0
 8001e08:	40020400 	.word	0x40020400
 8001e0c:	20000000 	.word	0x20000000
 8001e10:	200000a8 	.word	0x200000a8

08001e14 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001e14:	b580      	push	{r7, lr}
 8001e16:	b094      	sub	sp, #80	; 0x50
 8001e18:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001e1a:	f107 0320 	add.w	r3, r7, #32
 8001e1e:	2230      	movs	r2, #48	; 0x30
 8001e20:	2100      	movs	r1, #0
 8001e22:	4618      	mov	r0, r3
 8001e24:	f004 fc87 	bl	8006736 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001e28:	f107 030c 	add.w	r3, r7, #12
 8001e2c:	2200      	movs	r2, #0
 8001e2e:	601a      	str	r2, [r3, #0]
 8001e30:	605a      	str	r2, [r3, #4]
 8001e32:	609a      	str	r2, [r3, #8]
 8001e34:	60da      	str	r2, [r3, #12]
 8001e36:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001e38:	2300      	movs	r3, #0
 8001e3a:	60bb      	str	r3, [r7, #8]
 8001e3c:	4b27      	ldr	r3, [pc, #156]	; (8001edc <SystemClock_Config+0xc8>)
 8001e3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e40:	4a26      	ldr	r2, [pc, #152]	; (8001edc <SystemClock_Config+0xc8>)
 8001e42:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001e46:	6413      	str	r3, [r2, #64]	; 0x40
 8001e48:	4b24      	ldr	r3, [pc, #144]	; (8001edc <SystemClock_Config+0xc8>)
 8001e4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e4c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e50:	60bb      	str	r3, [r7, #8]
 8001e52:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001e54:	2300      	movs	r3, #0
 8001e56:	607b      	str	r3, [r7, #4]
 8001e58:	4b21      	ldr	r3, [pc, #132]	; (8001ee0 <SystemClock_Config+0xcc>)
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	4a20      	ldr	r2, [pc, #128]	; (8001ee0 <SystemClock_Config+0xcc>)
 8001e5e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001e62:	6013      	str	r3, [r2, #0]
 8001e64:	4b1e      	ldr	r3, [pc, #120]	; (8001ee0 <SystemClock_Config+0xcc>)
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001e6c:	607b      	str	r3, [r7, #4]
 8001e6e:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001e70:	2302      	movs	r3, #2
 8001e72:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001e74:	2301      	movs	r3, #1
 8001e76:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001e78:	2310      	movs	r3, #16
 8001e7a:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001e7c:	2302      	movs	r3, #2
 8001e7e:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001e80:	2300      	movs	r3, #0
 8001e82:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001e84:	2308      	movs	r3, #8
 8001e86:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 100;
 8001e88:	2364      	movs	r3, #100	; 0x64
 8001e8a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001e8c:	2302      	movs	r3, #2
 8001e8e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001e90:	2304      	movs	r3, #4
 8001e92:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001e94:	f107 0320 	add.w	r3, r7, #32
 8001e98:	4618      	mov	r0, r3
 8001e9a:	f002 f92f 	bl	80040fc <HAL_RCC_OscConfig>
 8001e9e:	4603      	mov	r3, r0
 8001ea0:	2b00      	cmp	r3, #0
 8001ea2:	d001      	beq.n	8001ea8 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001ea4:	f000 facc 	bl	8002440 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001ea8:	230f      	movs	r3, #15
 8001eaa:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001eac:	2302      	movs	r3, #2
 8001eae:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001eb0:	2300      	movs	r3, #0
 8001eb2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001eb4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001eb8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001eba:	2300      	movs	r3, #0
 8001ebc:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8001ebe:	f107 030c 	add.w	r3, r7, #12
 8001ec2:	2103      	movs	r1, #3
 8001ec4:	4618      	mov	r0, r3
 8001ec6:	f002 fb89 	bl	80045dc <HAL_RCC_ClockConfig>
 8001eca:	4603      	mov	r3, r0
 8001ecc:	2b00      	cmp	r3, #0
 8001ece:	d001      	beq.n	8001ed4 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8001ed0:	f000 fab6 	bl	8002440 <Error_Handler>
  }
}
 8001ed4:	bf00      	nop
 8001ed6:	3750      	adds	r7, #80	; 0x50
 8001ed8:	46bd      	mov	sp, r7
 8001eda:	bd80      	pop	{r7, pc}
 8001edc:	40023800 	.word	0x40023800
 8001ee0:	40007000 	.word	0x40007000

08001ee4 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001ee4:	b580      	push	{r7, lr}
 8001ee6:	b084      	sub	sp, #16
 8001ee8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001eea:	463b      	mov	r3, r7
 8001eec:	2200      	movs	r2, #0
 8001eee:	601a      	str	r2, [r3, #0]
 8001ef0:	605a      	str	r2, [r3, #4]
 8001ef2:	609a      	str	r2, [r3, #8]
 8001ef4:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001ef6:	4b22      	ldr	r3, [pc, #136]	; (8001f80 <MX_ADC1_Init+0x9c>)
 8001ef8:	4a22      	ldr	r2, [pc, #136]	; (8001f84 <MX_ADC1_Init+0xa0>)
 8001efa:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001efc:	4b20      	ldr	r3, [pc, #128]	; (8001f80 <MX_ADC1_Init+0x9c>)
 8001efe:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001f02:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001f04:	4b1e      	ldr	r3, [pc, #120]	; (8001f80 <MX_ADC1_Init+0x9c>)
 8001f06:	2200      	movs	r2, #0
 8001f08:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8001f0a:	4b1d      	ldr	r3, [pc, #116]	; (8001f80 <MX_ADC1_Init+0x9c>)
 8001f0c:	2201      	movs	r2, #1
 8001f0e:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001f10:	4b1b      	ldr	r3, [pc, #108]	; (8001f80 <MX_ADC1_Init+0x9c>)
 8001f12:	2200      	movs	r2, #0
 8001f14:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001f16:	4b1a      	ldr	r3, [pc, #104]	; (8001f80 <MX_ADC1_Init+0x9c>)
 8001f18:	2200      	movs	r2, #0
 8001f1a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8001f1e:	4b18      	ldr	r3, [pc, #96]	; (8001f80 <MX_ADC1_Init+0x9c>)
 8001f20:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001f24:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T3_TRGO;
 8001f26:	4b16      	ldr	r3, [pc, #88]	; (8001f80 <MX_ADC1_Init+0x9c>)
 8001f28:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001f2c:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001f2e:	4b14      	ldr	r3, [pc, #80]	; (8001f80 <MX_ADC1_Init+0x9c>)
 8001f30:	2200      	movs	r2, #0
 8001f32:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001f34:	4b12      	ldr	r3, [pc, #72]	; (8001f80 <MX_ADC1_Init+0x9c>)
 8001f36:	2201      	movs	r2, #1
 8001f38:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001f3a:	4b11      	ldr	r3, [pc, #68]	; (8001f80 <MX_ADC1_Init+0x9c>)
 8001f3c:	2200      	movs	r2, #0
 8001f3e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001f42:	4b0f      	ldr	r3, [pc, #60]	; (8001f80 <MX_ADC1_Init+0x9c>)
 8001f44:	2201      	movs	r2, #1
 8001f46:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001f48:	480d      	ldr	r0, [pc, #52]	; (8001f80 <MX_ADC1_Init+0x9c>)
 8001f4a:	f000 fd47 	bl	80029dc <HAL_ADC_Init>
 8001f4e:	4603      	mov	r3, r0
 8001f50:	2b00      	cmp	r3, #0
 8001f52:	d001      	beq.n	8001f58 <MX_ADC1_Init+0x74>
  {
    Error_Handler();
 8001f54:	f000 fa74 	bl	8002440 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8001f58:	2300      	movs	r3, #0
 8001f5a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001f5c:	2301      	movs	r3, #1
 8001f5e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001f60:	2300      	movs	r3, #0
 8001f62:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001f64:	463b      	mov	r3, r7
 8001f66:	4619      	mov	r1, r3
 8001f68:	4805      	ldr	r0, [pc, #20]	; (8001f80 <MX_ADC1_Init+0x9c>)
 8001f6a:	f000 ffb7 	bl	8002edc <HAL_ADC_ConfigChannel>
 8001f6e:	4603      	mov	r3, r0
 8001f70:	2b00      	cmp	r3, #0
 8001f72:	d001      	beq.n	8001f78 <MX_ADC1_Init+0x94>
  {
    Error_Handler();
 8001f74:	f000 fa64 	bl	8002440 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001f78:	bf00      	nop
 8001f7a:	3710      	adds	r7, #16
 8001f7c:	46bd      	mov	sp, r7
 8001f7e:	bd80      	pop	{r7, pc}
 8001f80:	20000208 	.word	0x20000208
 8001f84:	40012000 	.word	0x40012000

08001f88 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8001f88:	b580      	push	{r7, lr}
 8001f8a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8001f8c:	4b18      	ldr	r3, [pc, #96]	; (8001ff0 <MX_SPI3_Init+0x68>)
 8001f8e:	4a19      	ldr	r2, [pc, #100]	; (8001ff4 <MX_SPI3_Init+0x6c>)
 8001f90:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8001f92:	4b17      	ldr	r3, [pc, #92]	; (8001ff0 <MX_SPI3_Init+0x68>)
 8001f94:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001f98:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8001f9a:	4b15      	ldr	r3, [pc, #84]	; (8001ff0 <MX_SPI3_Init+0x68>)
 8001f9c:	2200      	movs	r2, #0
 8001f9e:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_16BIT;
 8001fa0:	4b13      	ldr	r3, [pc, #76]	; (8001ff0 <MX_SPI3_Init+0x68>)
 8001fa2:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001fa6:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001fa8:	4b11      	ldr	r3, [pc, #68]	; (8001ff0 <MX_SPI3_Init+0x68>)
 8001faa:	2200      	movs	r2, #0
 8001fac:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001fae:	4b10      	ldr	r3, [pc, #64]	; (8001ff0 <MX_SPI3_Init+0x68>)
 8001fb0:	2200      	movs	r2, #0
 8001fb2:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8001fb4:	4b0e      	ldr	r3, [pc, #56]	; (8001ff0 <MX_SPI3_Init+0x68>)
 8001fb6:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001fba:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8001fbc:	4b0c      	ldr	r3, [pc, #48]	; (8001ff0 <MX_SPI3_Init+0x68>)
 8001fbe:	2208      	movs	r2, #8
 8001fc0:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001fc2:	4b0b      	ldr	r3, [pc, #44]	; (8001ff0 <MX_SPI3_Init+0x68>)
 8001fc4:	2200      	movs	r2, #0
 8001fc6:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8001fc8:	4b09      	ldr	r3, [pc, #36]	; (8001ff0 <MX_SPI3_Init+0x68>)
 8001fca:	2200      	movs	r2, #0
 8001fcc:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001fce:	4b08      	ldr	r3, [pc, #32]	; (8001ff0 <MX_SPI3_Init+0x68>)
 8001fd0:	2200      	movs	r2, #0
 8001fd2:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 10;
 8001fd4:	4b06      	ldr	r3, [pc, #24]	; (8001ff0 <MX_SPI3_Init+0x68>)
 8001fd6:	220a      	movs	r2, #10
 8001fd8:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8001fda:	4805      	ldr	r0, [pc, #20]	; (8001ff0 <MX_SPI3_Init+0x68>)
 8001fdc:	f002 fcf0 	bl	80049c0 <HAL_SPI_Init>
 8001fe0:	4603      	mov	r3, r0
 8001fe2:	2b00      	cmp	r3, #0
 8001fe4:	d001      	beq.n	8001fea <MX_SPI3_Init+0x62>
  {
    Error_Handler();
 8001fe6:	f000 fa2b 	bl	8002440 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8001fea:	bf00      	nop
 8001fec:	bd80      	pop	{r7, pc}
 8001fee:	bf00      	nop
 8001ff0:	200001b0 	.word	0x200001b0
 8001ff4:	40003c00 	.word	0x40003c00

08001ff8 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001ff8:	b580      	push	{r7, lr}
 8001ffa:	b086      	sub	sp, #24
 8001ffc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001ffe:	f107 0308 	add.w	r3, r7, #8
 8002002:	2200      	movs	r2, #0
 8002004:	601a      	str	r2, [r3, #0]
 8002006:	605a      	str	r2, [r3, #4]
 8002008:	609a      	str	r2, [r3, #8]
 800200a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800200c:	463b      	mov	r3, r7
 800200e:	2200      	movs	r2, #0
 8002010:	601a      	str	r2, [r3, #0]
 8002012:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002014:	4b1c      	ldr	r3, [pc, #112]	; (8002088 <MX_TIM3_Init+0x90>)
 8002016:	4a1d      	ldr	r2, [pc, #116]	; (800208c <MX_TIM3_Init+0x94>)
 8002018:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 99;
 800201a:	4b1b      	ldr	r3, [pc, #108]	; (8002088 <MX_TIM3_Init+0x90>)
 800201c:	2263      	movs	r2, #99	; 0x63
 800201e:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002020:	4b19      	ldr	r3, [pc, #100]	; (8002088 <MX_TIM3_Init+0x90>)
 8002022:	2200      	movs	r2, #0
 8002024:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 100;
 8002026:	4b18      	ldr	r3, [pc, #96]	; (8002088 <MX_TIM3_Init+0x90>)
 8002028:	2264      	movs	r2, #100	; 0x64
 800202a:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800202c:	4b16      	ldr	r3, [pc, #88]	; (8002088 <MX_TIM3_Init+0x90>)
 800202e:	2200      	movs	r2, #0
 8002030:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002032:	4b15      	ldr	r3, [pc, #84]	; (8002088 <MX_TIM3_Init+0x90>)
 8002034:	2200      	movs	r2, #0
 8002036:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8002038:	4813      	ldr	r0, [pc, #76]	; (8002088 <MX_TIM3_Init+0x90>)
 800203a:	f003 f819 	bl	8005070 <HAL_TIM_Base_Init>
 800203e:	4603      	mov	r3, r0
 8002040:	2b00      	cmp	r3, #0
 8002042:	d001      	beq.n	8002048 <MX_TIM3_Init+0x50>
  {
    Error_Handler();
 8002044:	f000 f9fc 	bl	8002440 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002048:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800204c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800204e:	f107 0308 	add.w	r3, r7, #8
 8002052:	4619      	mov	r1, r3
 8002054:	480c      	ldr	r0, [pc, #48]	; (8002088 <MX_TIM3_Init+0x90>)
 8002056:	f003 f986 	bl	8005366 <HAL_TIM_ConfigClockSource>
 800205a:	4603      	mov	r3, r0
 800205c:	2b00      	cmp	r3, #0
 800205e:	d001      	beq.n	8002064 <MX_TIM3_Init+0x6c>
  {
    Error_Handler();
 8002060:	f000 f9ee 	bl	8002440 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002064:	2300      	movs	r3, #0
 8002066:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002068:	2300      	movs	r3, #0
 800206a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800206c:	463b      	mov	r3, r7
 800206e:	4619      	mov	r1, r3
 8002070:	4805      	ldr	r0, [pc, #20]	; (8002088 <MX_TIM3_Init+0x90>)
 8002072:	f003 fb71 	bl	8005758 <HAL_TIMEx_MasterConfigSynchronization>
 8002076:	4603      	mov	r3, r0
 8002078:	2b00      	cmp	r3, #0
 800207a:	d001      	beq.n	8002080 <MX_TIM3_Init+0x88>
  {
    Error_Handler();
 800207c:	f000 f9e0 	bl	8002440 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8002080:	bf00      	nop
 8002082:	3718      	adds	r7, #24
 8002084:	46bd      	mov	sp, r7
 8002086:	bd80      	pop	{r7, pc}
 8002088:	20000170 	.word	0x20000170
 800208c:	40000400 	.word	0x40000400

08002090 <MX_TIM11_Init>:
  * @brief TIM11 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM11_Init(void)
{
 8002090:	b580      	push	{r7, lr}
 8002092:	af00      	add	r7, sp, #0
  /* USER CODE END TIM11_Init 0 */

  /* USER CODE BEGIN TIM11_Init 1 */

  /* USER CODE END TIM11_Init 1 */
  htim11.Instance = TIM11;
 8002094:	4b0e      	ldr	r3, [pc, #56]	; (80020d0 <MX_TIM11_Init+0x40>)
 8002096:	4a0f      	ldr	r2, [pc, #60]	; (80020d4 <MX_TIM11_Init+0x44>)
 8002098:	601a      	str	r2, [r3, #0]
  htim11.Init.Prescaler = 99;
 800209a:	4b0d      	ldr	r3, [pc, #52]	; (80020d0 <MX_TIM11_Init+0x40>)
 800209c:	2263      	movs	r2, #99	; 0x63
 800209e:	605a      	str	r2, [r3, #4]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 80020a0:	4b0b      	ldr	r3, [pc, #44]	; (80020d0 <MX_TIM11_Init+0x40>)
 80020a2:	2200      	movs	r2, #0
 80020a4:	609a      	str	r2, [r3, #8]
  htim11.Init.Period = 65535;
 80020a6:	4b0a      	ldr	r3, [pc, #40]	; (80020d0 <MX_TIM11_Init+0x40>)
 80020a8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80020ac:	60da      	str	r2, [r3, #12]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80020ae:	4b08      	ldr	r3, [pc, #32]	; (80020d0 <MX_TIM11_Init+0x40>)
 80020b0:	2200      	movs	r2, #0
 80020b2:	611a      	str	r2, [r3, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80020b4:	4b06      	ldr	r3, [pc, #24]	; (80020d0 <MX_TIM11_Init+0x40>)
 80020b6:	2200      	movs	r2, #0
 80020b8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 80020ba:	4805      	ldr	r0, [pc, #20]	; (80020d0 <MX_TIM11_Init+0x40>)
 80020bc:	f002 ffd8 	bl	8005070 <HAL_TIM_Base_Init>
 80020c0:	4603      	mov	r3, r0
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d001      	beq.n	80020ca <MX_TIM11_Init+0x3a>
  {
    Error_Handler();
 80020c6:	f000 f9bb 	bl	8002440 <Error_Handler>
  }
  /* USER CODE BEGIN TIM11_Init 2 */

  /* USER CODE END TIM11_Init 2 */

}
 80020ca:	bf00      	nop
 80020cc:	bd80      	pop	{r7, pc}
 80020ce:	bf00      	nop
 80020d0:	20000250 	.word	0x20000250
 80020d4:	40014800 	.word	0x40014800

080020d8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80020d8:	b580      	push	{r7, lr}
 80020da:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80020dc:	4b11      	ldr	r3, [pc, #68]	; (8002124 <MX_USART2_UART_Init+0x4c>)
 80020de:	4a12      	ldr	r2, [pc, #72]	; (8002128 <MX_USART2_UART_Init+0x50>)
 80020e0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80020e2:	4b10      	ldr	r3, [pc, #64]	; (8002124 <MX_USART2_UART_Init+0x4c>)
 80020e4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80020e8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80020ea:	4b0e      	ldr	r3, [pc, #56]	; (8002124 <MX_USART2_UART_Init+0x4c>)
 80020ec:	2200      	movs	r2, #0
 80020ee:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80020f0:	4b0c      	ldr	r3, [pc, #48]	; (8002124 <MX_USART2_UART_Init+0x4c>)
 80020f2:	2200      	movs	r2, #0
 80020f4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80020f6:	4b0b      	ldr	r3, [pc, #44]	; (8002124 <MX_USART2_UART_Init+0x4c>)
 80020f8:	2200      	movs	r2, #0
 80020fa:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80020fc:	4b09      	ldr	r3, [pc, #36]	; (8002124 <MX_USART2_UART_Init+0x4c>)
 80020fe:	220c      	movs	r2, #12
 8002100:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002102:	4b08      	ldr	r3, [pc, #32]	; (8002124 <MX_USART2_UART_Init+0x4c>)
 8002104:	2200      	movs	r2, #0
 8002106:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002108:	4b06      	ldr	r3, [pc, #24]	; (8002124 <MX_USART2_UART_Init+0x4c>)
 800210a:	2200      	movs	r2, #0
 800210c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800210e:	4805      	ldr	r0, [pc, #20]	; (8002124 <MX_USART2_UART_Init+0x4c>)
 8002110:	f003 fba4 	bl	800585c <HAL_UART_Init>
 8002114:	4603      	mov	r3, r0
 8002116:	2b00      	cmp	r3, #0
 8002118:	d001      	beq.n	800211e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800211a:	f000 f991 	bl	8002440 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800211e:	bf00      	nop
 8002120:	bd80      	pop	{r7, pc}
 8002122:	bf00      	nop
 8002124:	200002f0 	.word	0x200002f0
 8002128:	40004400 	.word	0x40004400

0800212c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800212c:	b580      	push	{r7, lr}
 800212e:	b082      	sub	sp, #8
 8002130:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8002132:	2300      	movs	r3, #0
 8002134:	607b      	str	r3, [r7, #4]
 8002136:	4b0c      	ldr	r3, [pc, #48]	; (8002168 <MX_DMA_Init+0x3c>)
 8002138:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800213a:	4a0b      	ldr	r2, [pc, #44]	; (8002168 <MX_DMA_Init+0x3c>)
 800213c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002140:	6313      	str	r3, [r2, #48]	; 0x30
 8002142:	4b09      	ldr	r3, [pc, #36]	; (8002168 <MX_DMA_Init+0x3c>)
 8002144:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002146:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800214a:	607b      	str	r3, [r7, #4]
 800214c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 800214e:	2200      	movs	r2, #0
 8002150:	2100      	movs	r1, #0
 8002152:	2038      	movs	r0, #56	; 0x38
 8002154:	f001 fa57 	bl	8003606 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8002158:	2038      	movs	r0, #56	; 0x38
 800215a:	f001 fa70 	bl	800363e <HAL_NVIC_EnableIRQ>

}
 800215e:	bf00      	nop
 8002160:	3708      	adds	r7, #8
 8002162:	46bd      	mov	sp, r7
 8002164:	bd80      	pop	{r7, pc}
 8002166:	bf00      	nop
 8002168:	40023800 	.word	0x40023800

0800216c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800216c:	b580      	push	{r7, lr}
 800216e:	b08a      	sub	sp, #40	; 0x28
 8002170:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002172:	f107 0314 	add.w	r3, r7, #20
 8002176:	2200      	movs	r2, #0
 8002178:	601a      	str	r2, [r3, #0]
 800217a:	605a      	str	r2, [r3, #4]
 800217c:	609a      	str	r2, [r3, #8]
 800217e:	60da      	str	r2, [r3, #12]
 8002180:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002182:	2300      	movs	r3, #0
 8002184:	613b      	str	r3, [r7, #16]
 8002186:	4b42      	ldr	r3, [pc, #264]	; (8002290 <MX_GPIO_Init+0x124>)
 8002188:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800218a:	4a41      	ldr	r2, [pc, #260]	; (8002290 <MX_GPIO_Init+0x124>)
 800218c:	f043 0304 	orr.w	r3, r3, #4
 8002190:	6313      	str	r3, [r2, #48]	; 0x30
 8002192:	4b3f      	ldr	r3, [pc, #252]	; (8002290 <MX_GPIO_Init+0x124>)
 8002194:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002196:	f003 0304 	and.w	r3, r3, #4
 800219a:	613b      	str	r3, [r7, #16]
 800219c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800219e:	2300      	movs	r3, #0
 80021a0:	60fb      	str	r3, [r7, #12]
 80021a2:	4b3b      	ldr	r3, [pc, #236]	; (8002290 <MX_GPIO_Init+0x124>)
 80021a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021a6:	4a3a      	ldr	r2, [pc, #232]	; (8002290 <MX_GPIO_Init+0x124>)
 80021a8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80021ac:	6313      	str	r3, [r2, #48]	; 0x30
 80021ae:	4b38      	ldr	r3, [pc, #224]	; (8002290 <MX_GPIO_Init+0x124>)
 80021b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021b2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80021b6:	60fb      	str	r3, [r7, #12]
 80021b8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80021ba:	2300      	movs	r3, #0
 80021bc:	60bb      	str	r3, [r7, #8]
 80021be:	4b34      	ldr	r3, [pc, #208]	; (8002290 <MX_GPIO_Init+0x124>)
 80021c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021c2:	4a33      	ldr	r2, [pc, #204]	; (8002290 <MX_GPIO_Init+0x124>)
 80021c4:	f043 0301 	orr.w	r3, r3, #1
 80021c8:	6313      	str	r3, [r2, #48]	; 0x30
 80021ca:	4b31      	ldr	r3, [pc, #196]	; (8002290 <MX_GPIO_Init+0x124>)
 80021cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021ce:	f003 0301 	and.w	r3, r3, #1
 80021d2:	60bb      	str	r3, [r7, #8]
 80021d4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80021d6:	2300      	movs	r3, #0
 80021d8:	607b      	str	r3, [r7, #4]
 80021da:	4b2d      	ldr	r3, [pc, #180]	; (8002290 <MX_GPIO_Init+0x124>)
 80021dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021de:	4a2c      	ldr	r2, [pc, #176]	; (8002290 <MX_GPIO_Init+0x124>)
 80021e0:	f043 0302 	orr.w	r3, r3, #2
 80021e4:	6313      	str	r3, [r2, #48]	; 0x30
 80021e6:	4b2a      	ldr	r3, [pc, #168]	; (8002290 <MX_GPIO_Init+0x124>)
 80021e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021ea:	f003 0302 	and.w	r3, r3, #2
 80021ee:	607b      	str	r3, [r7, #4]
 80021f0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|LOAD_Pin, GPIO_PIN_RESET);
 80021f2:	2200      	movs	r2, #0
 80021f4:	f44f 7108 	mov.w	r1, #544	; 0x220
 80021f8:	4826      	ldr	r0, [pc, #152]	; (8002294 <MX_GPIO_Init+0x128>)
 80021fa:	f001 ff65 	bl	80040c8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI_SS_GPIO_Port, SPI_SS_Pin, GPIO_PIN_SET);
 80021fe:	2201      	movs	r2, #1
 8002200:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002204:	4824      	ldr	r0, [pc, #144]	; (8002298 <MX_GPIO_Init+0x12c>)
 8002206:	f001 ff5f 	bl	80040c8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SHDN_GPIO_Port, SHDN_Pin, GPIO_PIN_SET);
 800220a:	2201      	movs	r2, #1
 800220c:	2180      	movs	r1, #128	; 0x80
 800220e:	4823      	ldr	r0, [pc, #140]	; (800229c <MX_GPIO_Init+0x130>)
 8002210:	f001 ff5a 	bl	80040c8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8002214:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002218:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800221a:	4b21      	ldr	r3, [pc, #132]	; (80022a0 <MX_GPIO_Init+0x134>)
 800221c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800221e:	2300      	movs	r3, #0
 8002220:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8002222:	f107 0314 	add.w	r3, r7, #20
 8002226:	4619      	mov	r1, r3
 8002228:	481c      	ldr	r0, [pc, #112]	; (800229c <MX_GPIO_Init+0x130>)
 800222a:	f001 fdb3 	bl	8003d94 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin LOAD_Pin */
  GPIO_InitStruct.Pin = LD2_Pin|LOAD_Pin;
 800222e:	f44f 7308 	mov.w	r3, #544	; 0x220
 8002232:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002234:	2301      	movs	r3, #1
 8002236:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002238:	2300      	movs	r3, #0
 800223a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800223c:	2300      	movs	r3, #0
 800223e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002240:	f107 0314 	add.w	r3, r7, #20
 8002244:	4619      	mov	r1, r3
 8002246:	4813      	ldr	r0, [pc, #76]	; (8002294 <MX_GPIO_Init+0x128>)
 8002248:	f001 fda4 	bl	8003d94 <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI_SS_Pin */
  GPIO_InitStruct.Pin = SPI_SS_Pin;
 800224c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002250:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002252:	2301      	movs	r3, #1
 8002254:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002256:	2300      	movs	r3, #0
 8002258:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800225a:	2300      	movs	r3, #0
 800225c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SPI_SS_GPIO_Port, &GPIO_InitStruct);
 800225e:	f107 0314 	add.w	r3, r7, #20
 8002262:	4619      	mov	r1, r3
 8002264:	480c      	ldr	r0, [pc, #48]	; (8002298 <MX_GPIO_Init+0x12c>)
 8002266:	f001 fd95 	bl	8003d94 <HAL_GPIO_Init>

  /*Configure GPIO pin : SHDN_Pin */
  GPIO_InitStruct.Pin = SHDN_Pin;
 800226a:	2380      	movs	r3, #128	; 0x80
 800226c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800226e:	2301      	movs	r3, #1
 8002270:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002272:	2300      	movs	r3, #0
 8002274:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002276:	2300      	movs	r3, #0
 8002278:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SHDN_GPIO_Port, &GPIO_InitStruct);
 800227a:	f107 0314 	add.w	r3, r7, #20
 800227e:	4619      	mov	r1, r3
 8002280:	4806      	ldr	r0, [pc, #24]	; (800229c <MX_GPIO_Init+0x130>)
 8002282:	f001 fd87 	bl	8003d94 <HAL_GPIO_Init>

}
 8002286:	bf00      	nop
 8002288:	3728      	adds	r7, #40	; 0x28
 800228a:	46bd      	mov	sp, r7
 800228c:	bd80      	pop	{r7, pc}
 800228e:	bf00      	nop
 8002290:	40023800 	.word	0x40023800
 8002294:	40020000 	.word	0x40020000
 8002298:	40020400 	.word	0x40020400
 800229c:	40020800 	.word	0x40020800
 80022a0:	10210000 	.word	0x10210000

080022a4 <MCP4922SetOutput>:

/* USER CODE BEGIN 4 */
void MCP4922SetOutput(uint8_t Config, uint16_t DACOutput)
{
 80022a4:	b580      	push	{r7, lr}
 80022a6:	b084      	sub	sp, #16
 80022a8:	af00      	add	r7, sp, #0
 80022aa:	4603      	mov	r3, r0
 80022ac:	460a      	mov	r2, r1
 80022ae:	71fb      	strb	r3, [r7, #7]
 80022b0:	4613      	mov	r3, r2
 80022b2:	80bb      	strh	r3, [r7, #4]
	uint32_t OutputPacket = (DACOutput & 0x0fff) | ((Config & 0xf) << 12);
 80022b4:	88bb      	ldrh	r3, [r7, #4]
 80022b6:	f3c3 020b 	ubfx	r2, r3, #0, #12
 80022ba:	79fb      	ldrb	r3, [r7, #7]
 80022bc:	031b      	lsls	r3, r3, #12
 80022be:	b29b      	uxth	r3, r3
 80022c0:	4313      	orrs	r3, r2
 80022c2:	60fb      	str	r3, [r7, #12]
	//outputpacket >> config 4 bits + DACOutput (data) 12 bits

	HAL_GPIO_WritePin(SPI_SS_GPIO_Port, SPI_SS_Pin, GPIO_PIN_RESET);
 80022c4:	2200      	movs	r2, #0
 80022c6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80022ca:	4807      	ldr	r0, [pc, #28]	; (80022e8 <MCP4922SetOutput+0x44>)
 80022cc:	f001 fefc 	bl	80040c8 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit_IT(&hspi3, &OutputPacket, 1);	//size 1 >> 1 outputpacket => 16 bits
 80022d0:	f107 030c 	add.w	r3, r7, #12
 80022d4:	2201      	movs	r2, #1
 80022d6:	4619      	mov	r1, r3
 80022d8:	4804      	ldr	r0, [pc, #16]	; (80022ec <MCP4922SetOutput+0x48>)
 80022da:	f002 fbd5 	bl	8004a88 <HAL_SPI_Transmit_IT>
}
 80022de:	bf00      	nop
 80022e0:	3710      	adds	r7, #16
 80022e2:	46bd      	mov	sp, r7
 80022e4:	bd80      	pop	{r7, pc}
 80022e6:	bf00      	nop
 80022e8:	40020400 	.word	0x40020400
 80022ec:	200001b0 	.word	0x200001b0

080022f0 <HAL_SPI_TxCpltCallback>:

void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 80022f0:	b580      	push	{r7, lr}
 80022f2:	b082      	sub	sp, #8
 80022f4:	af00      	add	r7, sp, #0
 80022f6:	6078      	str	r0, [r7, #4]
	if (hspi == &hspi3)
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	4a06      	ldr	r2, [pc, #24]	; (8002314 <HAL_SPI_TxCpltCallback+0x24>)
 80022fc:	4293      	cmp	r3, r2
 80022fe:	d105      	bne.n	800230c <HAL_SPI_TxCpltCallback+0x1c>
	{
		//transmit complete >> slave select turn to HIGH to tell that it's complete (every rounds)
		HAL_GPIO_WritePin(SPI_SS_GPIO_Port, SPI_SS_Pin, GPIO_PIN_SET);
 8002300:	2201      	movs	r2, #1
 8002302:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002306:	4804      	ldr	r0, [pc, #16]	; (8002318 <HAL_SPI_TxCpltCallback+0x28>)
 8002308:	f001 fede 	bl	80040c8 <HAL_GPIO_WritePin>
	}
}
 800230c:	bf00      	nop
 800230e:	3708      	adds	r7, #8
 8002310:	46bd      	mov	sp, r7
 8002312:	bd80      	pop	{r7, pc}
 8002314:	200001b0 	.word	0x200001b0
 8002318:	40020400 	.word	0x40020400

0800231c <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800231c:	e92d 0890 	stmdb	sp!, {r4, r7, fp}
 8002320:	b083      	sub	sp, #12
 8002322:	af00      	add	r7, sp, #0
 8002324:	6078      	str	r0, [r7, #4]
	if (htim == &htim11)
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	4a0b      	ldr	r2, [pc, #44]	; (8002358 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 800232a:	4293      	cmp	r3, r2
 800232c:	d10d      	bne.n	800234a <HAL_TIM_PeriodElapsedCallback+0x2e>
	{
		_micro += 65535;
 800232e:	4b0b      	ldr	r3, [pc, #44]	; (800235c <HAL_TIM_PeriodElapsedCallback+0x40>)
 8002330:	e9d3 bc00 	ldrd	fp, ip, [r3]
 8002334:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8002338:	f04f 0200 	mov.w	r2, #0
 800233c:	eb1b 0301 	adds.w	r3, fp, r1
 8002340:	eb4c 0402 	adc.w	r4, ip, r2
 8002344:	4a05      	ldr	r2, [pc, #20]	; (800235c <HAL_TIM_PeriodElapsedCallback+0x40>)
 8002346:	e9c2 3400 	strd	r3, r4, [r2]
	}
}
 800234a:	bf00      	nop
 800234c:	370c      	adds	r7, #12
 800234e:	46bd      	mov	sp, r7
 8002350:	e8bd 0890 	ldmia.w	sp!, {r4, r7, fp}
 8002354:	4770      	bx	lr
 8002356:	bf00      	nop
 8002358:	20000250 	.word	0x20000250
 800235c:	200000a0 	.word	0x200000a0

08002360 <micros>:

inline uint64_t micros()
{
 8002360:	e92d 0890 	stmdb	sp!, {r4, r7, fp}
 8002364:	af00      	add	r7, sp, #0
	return htim11.Instance->CNT + _micro;
 8002366:	4b09      	ldr	r3, [pc, #36]	; (800238c <micros+0x2c>)
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800236c:	4619      	mov	r1, r3
 800236e:	f04f 0200 	mov.w	r2, #0
 8002372:	4b07      	ldr	r3, [pc, #28]	; (8002390 <micros+0x30>)
 8002374:	e9d3 bc00 	ldrd	fp, ip, [r3]
 8002378:	eb1b 0301 	adds.w	r3, fp, r1
 800237c:	eb4c 0402 	adc.w	r4, ip, r2
}
 8002380:	4618      	mov	r0, r3
 8002382:	4621      	mov	r1, r4
 8002384:	46bd      	mov	sp, r7
 8002386:	e8bd 0890 	ldmia.w	sp!, {r4, r7, fp}
 800238a:	4770      	bx	lr
 800238c:	20000250 	.word	0x20000250
 8002390:	200000a0 	.word	0x200000a0

08002394 <UARTReceiveIT>:
	HAL_UART_Transmit(&huart2, (uint8_t*)TxDataBuffer, strlen(TxDataBuffer), 1000);

}

int16_t UARTReceiveIT()
{
 8002394:	b480      	push	{r7}
 8002396:	b083      	sub	sp, #12
 8002398:	af00      	add	r7, sp, #0
    static uint32_t dataPos =0;
    int16_t data=-1;
 800239a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800239e:	80fb      	strh	r3, [r7, #6]
    if(huart2.RxXferSize - huart2.RxXferCount!=dataPos)
 80023a0:	4b12      	ldr	r3, [pc, #72]	; (80023ec <UARTReceiveIT+0x58>)
 80023a2:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80023a4:	461a      	mov	r2, r3
 80023a6:	4b11      	ldr	r3, [pc, #68]	; (80023ec <UARTReceiveIT+0x58>)
 80023a8:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80023aa:	b29b      	uxth	r3, r3
 80023ac:	1ad3      	subs	r3, r2, r3
 80023ae:	461a      	mov	r2, r3
 80023b0:	4b0f      	ldr	r3, [pc, #60]	; (80023f0 <UARTReceiveIT+0x5c>)
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	429a      	cmp	r2, r3
 80023b6:	d010      	beq.n	80023da <UARTReceiveIT+0x46>
    {
        data=RxDataBuffer[dataPos];
 80023b8:	4b0d      	ldr	r3, [pc, #52]	; (80023f0 <UARTReceiveIT+0x5c>)
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	4a0d      	ldr	r2, [pc, #52]	; (80023f4 <UARTReceiveIT+0x60>)
 80023be:	5cd3      	ldrb	r3, [r2, r3]
 80023c0:	80fb      	strh	r3, [r7, #6]
        dataPos= (dataPos+1)%huart2.RxXferSize;
 80023c2:	4b0b      	ldr	r3, [pc, #44]	; (80023f0 <UARTReceiveIT+0x5c>)
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	3301      	adds	r3, #1
 80023c8:	4a08      	ldr	r2, [pc, #32]	; (80023ec <UARTReceiveIT+0x58>)
 80023ca:	8d92      	ldrh	r2, [r2, #44]	; 0x2c
 80023cc:	fbb3 f1f2 	udiv	r1, r3, r2
 80023d0:	fb02 f201 	mul.w	r2, r2, r1
 80023d4:	1a9b      	subs	r3, r3, r2
 80023d6:	4a06      	ldr	r2, [pc, #24]	; (80023f0 <UARTReceiveIT+0x5c>)
 80023d8:	6013      	str	r3, [r2, #0]
    }
    return data;
 80023da:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
}
 80023de:	4618      	mov	r0, r3
 80023e0:	370c      	adds	r7, #12
 80023e2:	46bd      	mov	sp, r7
 80023e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023e8:	4770      	bx	lr
 80023ea:	bf00      	nop
 80023ec:	200002f0 	.word	0x200002f0
 80023f0:	20000160 	.word	0x20000160
 80023f4:	200000d4 	.word	0x200000d4

080023f8 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80023f8:	b590      	push	{r4, r7, lr}
 80023fa:	b083      	sub	sp, #12
 80023fc:	af00      	add	r7, sp, #0
 80023fe:	6078      	str	r0, [r7, #4]
    sprintf(TxDataBuffer, "Received:[%s]\r\n", RxDataBuffer);
 8002400:	4a0b      	ldr	r2, [pc, #44]	; (8002430 <HAL_UART_RxCpltCallback+0x38>)
 8002402:	490c      	ldr	r1, [pc, #48]	; (8002434 <HAL_UART_RxCpltCallback+0x3c>)
 8002404:	480c      	ldr	r0, [pc, #48]	; (8002438 <HAL_UART_RxCpltCallback+0x40>)
 8002406:	f004 f99f 	bl	8006748 <siprintf>
    HAL_UART_Transmit(&huart2, (uint8_t)TxDataBuffer, strlen(TxDataBuffer), 1000);
 800240a:	4b0b      	ldr	r3, [pc, #44]	; (8002438 <HAL_UART_RxCpltCallback+0x40>)
 800240c:	b2db      	uxtb	r3, r3
 800240e:	461c      	mov	r4, r3
 8002410:	4809      	ldr	r0, [pc, #36]	; (8002438 <HAL_UART_RxCpltCallback+0x40>)
 8002412:	f7fd fee5 	bl	80001e0 <strlen>
 8002416:	4603      	mov	r3, r0
 8002418:	b29a      	uxth	r2, r3
 800241a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800241e:	4621      	mov	r1, r4
 8002420:	4806      	ldr	r0, [pc, #24]	; (800243c <HAL_UART_RxCpltCallback+0x44>)
 8002422:	f003 fa68 	bl	80058f6 <HAL_UART_Transmit>
}
 8002426:	bf00      	nop
 8002428:	370c      	adds	r7, #12
 800242a:	46bd      	mov	sp, r7
 800242c:	bd90      	pop	{r4, r7, pc}
 800242e:	bf00      	nop
 8002430:	200000d4 	.word	0x200000d4
 8002434:	080072d8 	.word	0x080072d8
 8002438:	200000b4 	.word	0x200000b4
 800243c:	200002f0 	.word	0x200002f0

08002440 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002440:	b480      	push	{r7}
 8002442:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002444:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8002446:	e7fe      	b.n	8002446 <Error_Handler+0x6>

08002448 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002448:	b580      	push	{r7, lr}
 800244a:	b082      	sub	sp, #8
 800244c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800244e:	2300      	movs	r3, #0
 8002450:	607b      	str	r3, [r7, #4]
 8002452:	4b10      	ldr	r3, [pc, #64]	; (8002494 <HAL_MspInit+0x4c>)
 8002454:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002456:	4a0f      	ldr	r2, [pc, #60]	; (8002494 <HAL_MspInit+0x4c>)
 8002458:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800245c:	6453      	str	r3, [r2, #68]	; 0x44
 800245e:	4b0d      	ldr	r3, [pc, #52]	; (8002494 <HAL_MspInit+0x4c>)
 8002460:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002462:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002466:	607b      	str	r3, [r7, #4]
 8002468:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800246a:	2300      	movs	r3, #0
 800246c:	603b      	str	r3, [r7, #0]
 800246e:	4b09      	ldr	r3, [pc, #36]	; (8002494 <HAL_MspInit+0x4c>)
 8002470:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002472:	4a08      	ldr	r2, [pc, #32]	; (8002494 <HAL_MspInit+0x4c>)
 8002474:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002478:	6413      	str	r3, [r2, #64]	; 0x40
 800247a:	4b06      	ldr	r3, [pc, #24]	; (8002494 <HAL_MspInit+0x4c>)
 800247c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800247e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002482:	603b      	str	r3, [r7, #0]
 8002484:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8002486:	2007      	movs	r0, #7
 8002488:	f001 f8b2 	bl	80035f0 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800248c:	bf00      	nop
 800248e:	3708      	adds	r7, #8
 8002490:	46bd      	mov	sp, r7
 8002492:	bd80      	pop	{r7, pc}
 8002494:	40023800 	.word	0x40023800

08002498 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002498:	b580      	push	{r7, lr}
 800249a:	b08a      	sub	sp, #40	; 0x28
 800249c:	af00      	add	r7, sp, #0
 800249e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80024a0:	f107 0314 	add.w	r3, r7, #20
 80024a4:	2200      	movs	r2, #0
 80024a6:	601a      	str	r2, [r3, #0]
 80024a8:	605a      	str	r2, [r3, #4]
 80024aa:	609a      	str	r2, [r3, #8]
 80024ac:	60da      	str	r2, [r3, #12]
 80024ae:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	4a33      	ldr	r2, [pc, #204]	; (8002584 <HAL_ADC_MspInit+0xec>)
 80024b6:	4293      	cmp	r3, r2
 80024b8:	d15f      	bne.n	800257a <HAL_ADC_MspInit+0xe2>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80024ba:	2300      	movs	r3, #0
 80024bc:	613b      	str	r3, [r7, #16]
 80024be:	4b32      	ldr	r3, [pc, #200]	; (8002588 <HAL_ADC_MspInit+0xf0>)
 80024c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80024c2:	4a31      	ldr	r2, [pc, #196]	; (8002588 <HAL_ADC_MspInit+0xf0>)
 80024c4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80024c8:	6453      	str	r3, [r2, #68]	; 0x44
 80024ca:	4b2f      	ldr	r3, [pc, #188]	; (8002588 <HAL_ADC_MspInit+0xf0>)
 80024cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80024ce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80024d2:	613b      	str	r3, [r7, #16]
 80024d4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80024d6:	2300      	movs	r3, #0
 80024d8:	60fb      	str	r3, [r7, #12]
 80024da:	4b2b      	ldr	r3, [pc, #172]	; (8002588 <HAL_ADC_MspInit+0xf0>)
 80024dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024de:	4a2a      	ldr	r2, [pc, #168]	; (8002588 <HAL_ADC_MspInit+0xf0>)
 80024e0:	f043 0301 	orr.w	r3, r3, #1
 80024e4:	6313      	str	r3, [r2, #48]	; 0x30
 80024e6:	4b28      	ldr	r3, [pc, #160]	; (8002588 <HAL_ADC_MspInit+0xf0>)
 80024e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024ea:	f003 0301 	and.w	r3, r3, #1
 80024ee:	60fb      	str	r3, [r7, #12]
 80024f0:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80024f2:	2301      	movs	r3, #1
 80024f4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80024f6:	2303      	movs	r3, #3
 80024f8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024fa:	2300      	movs	r3, #0
 80024fc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80024fe:	f107 0314 	add.w	r3, r7, #20
 8002502:	4619      	mov	r1, r3
 8002504:	4821      	ldr	r0, [pc, #132]	; (800258c <HAL_ADC_MspInit+0xf4>)
 8002506:	f001 fc45 	bl	8003d94 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 800250a:	4b21      	ldr	r3, [pc, #132]	; (8002590 <HAL_ADC_MspInit+0xf8>)
 800250c:	4a21      	ldr	r2, [pc, #132]	; (8002594 <HAL_ADC_MspInit+0xfc>)
 800250e:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8002510:	4b1f      	ldr	r3, [pc, #124]	; (8002590 <HAL_ADC_MspInit+0xf8>)
 8002512:	2200      	movs	r2, #0
 8002514:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002516:	4b1e      	ldr	r3, [pc, #120]	; (8002590 <HAL_ADC_MspInit+0xf8>)
 8002518:	2200      	movs	r2, #0
 800251a:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800251c:	4b1c      	ldr	r3, [pc, #112]	; (8002590 <HAL_ADC_MspInit+0xf8>)
 800251e:	2200      	movs	r2, #0
 8002520:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8002522:	4b1b      	ldr	r3, [pc, #108]	; (8002590 <HAL_ADC_MspInit+0xf8>)
 8002524:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002528:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800252a:	4b19      	ldr	r3, [pc, #100]	; (8002590 <HAL_ADC_MspInit+0xf8>)
 800252c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002530:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002532:	4b17      	ldr	r3, [pc, #92]	; (8002590 <HAL_ADC_MspInit+0xf8>)
 8002534:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002538:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800253a:	4b15      	ldr	r3, [pc, #84]	; (8002590 <HAL_ADC_MspInit+0xf8>)
 800253c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002540:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8002542:	4b13      	ldr	r3, [pc, #76]	; (8002590 <HAL_ADC_MspInit+0xf8>)
 8002544:	2200      	movs	r2, #0
 8002546:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002548:	4b11      	ldr	r3, [pc, #68]	; (8002590 <HAL_ADC_MspInit+0xf8>)
 800254a:	2200      	movs	r2, #0
 800254c:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800254e:	4810      	ldr	r0, [pc, #64]	; (8002590 <HAL_ADC_MspInit+0xf8>)
 8002550:	f001 f890 	bl	8003674 <HAL_DMA_Init>
 8002554:	4603      	mov	r3, r0
 8002556:	2b00      	cmp	r3, #0
 8002558:	d001      	beq.n	800255e <HAL_ADC_MspInit+0xc6>
    {
      Error_Handler();
 800255a:	f7ff ff71 	bl	8002440 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	4a0b      	ldr	r2, [pc, #44]	; (8002590 <HAL_ADC_MspInit+0xf8>)
 8002562:	639a      	str	r2, [r3, #56]	; 0x38
 8002564:	4a0a      	ldr	r2, [pc, #40]	; (8002590 <HAL_ADC_MspInit+0xf8>)
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	6393      	str	r3, [r2, #56]	; 0x38

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 800256a:	2200      	movs	r2, #0
 800256c:	2100      	movs	r1, #0
 800256e:	2012      	movs	r0, #18
 8002570:	f001 f849 	bl	8003606 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8002574:	2012      	movs	r0, #18
 8002576:	f001 f862 	bl	800363e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 800257a:	bf00      	nop
 800257c:	3728      	adds	r7, #40	; 0x28
 800257e:	46bd      	mov	sp, r7
 8002580:	bd80      	pop	{r7, pc}
 8002582:	bf00      	nop
 8002584:	40012000 	.word	0x40012000
 8002588:	40023800 	.word	0x40023800
 800258c:	40020000 	.word	0x40020000
 8002590:	20000290 	.word	0x20000290
 8002594:	40026410 	.word	0x40026410

08002598 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002598:	b580      	push	{r7, lr}
 800259a:	b08a      	sub	sp, #40	; 0x28
 800259c:	af00      	add	r7, sp, #0
 800259e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80025a0:	f107 0314 	add.w	r3, r7, #20
 80025a4:	2200      	movs	r2, #0
 80025a6:	601a      	str	r2, [r3, #0]
 80025a8:	605a      	str	r2, [r3, #4]
 80025aa:	609a      	str	r2, [r3, #8]
 80025ac:	60da      	str	r2, [r3, #12]
 80025ae:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI3)
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	4a1d      	ldr	r2, [pc, #116]	; (800262c <HAL_SPI_MspInit+0x94>)
 80025b6:	4293      	cmp	r3, r2
 80025b8:	d133      	bne.n	8002622 <HAL_SPI_MspInit+0x8a>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 80025ba:	2300      	movs	r3, #0
 80025bc:	613b      	str	r3, [r7, #16]
 80025be:	4b1c      	ldr	r3, [pc, #112]	; (8002630 <HAL_SPI_MspInit+0x98>)
 80025c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025c2:	4a1b      	ldr	r2, [pc, #108]	; (8002630 <HAL_SPI_MspInit+0x98>)
 80025c4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80025c8:	6413      	str	r3, [r2, #64]	; 0x40
 80025ca:	4b19      	ldr	r3, [pc, #100]	; (8002630 <HAL_SPI_MspInit+0x98>)
 80025cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025ce:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80025d2:	613b      	str	r3, [r7, #16]
 80025d4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80025d6:	2300      	movs	r3, #0
 80025d8:	60fb      	str	r3, [r7, #12]
 80025da:	4b15      	ldr	r3, [pc, #84]	; (8002630 <HAL_SPI_MspInit+0x98>)
 80025dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025de:	4a14      	ldr	r2, [pc, #80]	; (8002630 <HAL_SPI_MspInit+0x98>)
 80025e0:	f043 0302 	orr.w	r3, r3, #2
 80025e4:	6313      	str	r3, [r2, #48]	; 0x30
 80025e6:	4b12      	ldr	r3, [pc, #72]	; (8002630 <HAL_SPI_MspInit+0x98>)
 80025e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025ea:	f003 0302 	and.w	r3, r3, #2
 80025ee:	60fb      	str	r3, [r7, #12]
 80025f0:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PB3     ------> SPI3_SCK
    PB4     ------> SPI3_MISO
    PB5     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 80025f2:	2338      	movs	r3, #56	; 0x38
 80025f4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80025f6:	2302      	movs	r3, #2
 80025f8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025fa:	2300      	movs	r3, #0
 80025fc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80025fe:	2303      	movs	r3, #3
 8002600:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8002602:	2306      	movs	r3, #6
 8002604:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002606:	f107 0314 	add.w	r3, r7, #20
 800260a:	4619      	mov	r1, r3
 800260c:	4809      	ldr	r0, [pc, #36]	; (8002634 <HAL_SPI_MspInit+0x9c>)
 800260e:	f001 fbc1 	bl	8003d94 <HAL_GPIO_Init>

    /* SPI3 interrupt Init */
    HAL_NVIC_SetPriority(SPI3_IRQn, 0, 0);
 8002612:	2200      	movs	r2, #0
 8002614:	2100      	movs	r1, #0
 8002616:	2033      	movs	r0, #51	; 0x33
 8002618:	f000 fff5 	bl	8003606 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI3_IRQn);
 800261c:	2033      	movs	r0, #51	; 0x33
 800261e:	f001 f80e 	bl	800363e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8002622:	bf00      	nop
 8002624:	3728      	adds	r7, #40	; 0x28
 8002626:	46bd      	mov	sp, r7
 8002628:	bd80      	pop	{r7, pc}
 800262a:	bf00      	nop
 800262c:	40003c00 	.word	0x40003c00
 8002630:	40023800 	.word	0x40023800
 8002634:	40020400 	.word	0x40020400

08002638 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002638:	b580      	push	{r7, lr}
 800263a:	b084      	sub	sp, #16
 800263c:	af00      	add	r7, sp, #0
 800263e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	4a18      	ldr	r2, [pc, #96]	; (80026a8 <HAL_TIM_Base_MspInit+0x70>)
 8002646:	4293      	cmp	r3, r2
 8002648:	d10e      	bne.n	8002668 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800264a:	2300      	movs	r3, #0
 800264c:	60fb      	str	r3, [r7, #12]
 800264e:	4b17      	ldr	r3, [pc, #92]	; (80026ac <HAL_TIM_Base_MspInit+0x74>)
 8002650:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002652:	4a16      	ldr	r2, [pc, #88]	; (80026ac <HAL_TIM_Base_MspInit+0x74>)
 8002654:	f043 0302 	orr.w	r3, r3, #2
 8002658:	6413      	str	r3, [r2, #64]	; 0x40
 800265a:	4b14      	ldr	r3, [pc, #80]	; (80026ac <HAL_TIM_Base_MspInit+0x74>)
 800265c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800265e:	f003 0302 	and.w	r3, r3, #2
 8002662:	60fb      	str	r3, [r7, #12]
 8002664:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM11_MspInit 1 */

  /* USER CODE END TIM11_MspInit 1 */
  }

}
 8002666:	e01a      	b.n	800269e <HAL_TIM_Base_MspInit+0x66>
  else if(htim_base->Instance==TIM11)
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	4a10      	ldr	r2, [pc, #64]	; (80026b0 <HAL_TIM_Base_MspInit+0x78>)
 800266e:	4293      	cmp	r3, r2
 8002670:	d115      	bne.n	800269e <HAL_TIM_Base_MspInit+0x66>
    __HAL_RCC_TIM11_CLK_ENABLE();
 8002672:	2300      	movs	r3, #0
 8002674:	60bb      	str	r3, [r7, #8]
 8002676:	4b0d      	ldr	r3, [pc, #52]	; (80026ac <HAL_TIM_Base_MspInit+0x74>)
 8002678:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800267a:	4a0c      	ldr	r2, [pc, #48]	; (80026ac <HAL_TIM_Base_MspInit+0x74>)
 800267c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002680:	6453      	str	r3, [r2, #68]	; 0x44
 8002682:	4b0a      	ldr	r3, [pc, #40]	; (80026ac <HAL_TIM_Base_MspInit+0x74>)
 8002684:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002686:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800268a:	60bb      	str	r3, [r7, #8]
 800268c:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 800268e:	2200      	movs	r2, #0
 8002690:	2100      	movs	r1, #0
 8002692:	201a      	movs	r0, #26
 8002694:	f000 ffb7 	bl	8003606 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 8002698:	201a      	movs	r0, #26
 800269a:	f000 ffd0 	bl	800363e <HAL_NVIC_EnableIRQ>
}
 800269e:	bf00      	nop
 80026a0:	3710      	adds	r7, #16
 80026a2:	46bd      	mov	sp, r7
 80026a4:	bd80      	pop	{r7, pc}
 80026a6:	bf00      	nop
 80026a8:	40000400 	.word	0x40000400
 80026ac:	40023800 	.word	0x40023800
 80026b0:	40014800 	.word	0x40014800

080026b4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80026b4:	b580      	push	{r7, lr}
 80026b6:	b08a      	sub	sp, #40	; 0x28
 80026b8:	af00      	add	r7, sp, #0
 80026ba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80026bc:	f107 0314 	add.w	r3, r7, #20
 80026c0:	2200      	movs	r2, #0
 80026c2:	601a      	str	r2, [r3, #0]
 80026c4:	605a      	str	r2, [r3, #4]
 80026c6:	609a      	str	r2, [r3, #8]
 80026c8:	60da      	str	r2, [r3, #12]
 80026ca:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	4a1d      	ldr	r2, [pc, #116]	; (8002748 <HAL_UART_MspInit+0x94>)
 80026d2:	4293      	cmp	r3, r2
 80026d4:	d133      	bne.n	800273e <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80026d6:	2300      	movs	r3, #0
 80026d8:	613b      	str	r3, [r7, #16]
 80026da:	4b1c      	ldr	r3, [pc, #112]	; (800274c <HAL_UART_MspInit+0x98>)
 80026dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026de:	4a1b      	ldr	r2, [pc, #108]	; (800274c <HAL_UART_MspInit+0x98>)
 80026e0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80026e4:	6413      	str	r3, [r2, #64]	; 0x40
 80026e6:	4b19      	ldr	r3, [pc, #100]	; (800274c <HAL_UART_MspInit+0x98>)
 80026e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80026ee:	613b      	str	r3, [r7, #16]
 80026f0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80026f2:	2300      	movs	r3, #0
 80026f4:	60fb      	str	r3, [r7, #12]
 80026f6:	4b15      	ldr	r3, [pc, #84]	; (800274c <HAL_UART_MspInit+0x98>)
 80026f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026fa:	4a14      	ldr	r2, [pc, #80]	; (800274c <HAL_UART_MspInit+0x98>)
 80026fc:	f043 0301 	orr.w	r3, r3, #1
 8002700:	6313      	str	r3, [r2, #48]	; 0x30
 8002702:	4b12      	ldr	r3, [pc, #72]	; (800274c <HAL_UART_MspInit+0x98>)
 8002704:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002706:	f003 0301 	and.w	r3, r3, #1
 800270a:	60fb      	str	r3, [r7, #12]
 800270c:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800270e:	230c      	movs	r3, #12
 8002710:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002712:	2302      	movs	r3, #2
 8002714:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002716:	2300      	movs	r3, #0
 8002718:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800271a:	2303      	movs	r3, #3
 800271c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800271e:	2307      	movs	r3, #7
 8002720:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002722:	f107 0314 	add.w	r3, r7, #20
 8002726:	4619      	mov	r1, r3
 8002728:	4809      	ldr	r0, [pc, #36]	; (8002750 <HAL_UART_MspInit+0x9c>)
 800272a:	f001 fb33 	bl	8003d94 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 800272e:	2200      	movs	r2, #0
 8002730:	2100      	movs	r1, #0
 8002732:	2026      	movs	r0, #38	; 0x26
 8002734:	f000 ff67 	bl	8003606 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002738:	2026      	movs	r0, #38	; 0x26
 800273a:	f000 ff80 	bl	800363e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800273e:	bf00      	nop
 8002740:	3728      	adds	r7, #40	; 0x28
 8002742:	46bd      	mov	sp, r7
 8002744:	bd80      	pop	{r7, pc}
 8002746:	bf00      	nop
 8002748:	40004400 	.word	0x40004400
 800274c:	40023800 	.word	0x40023800
 8002750:	40020000 	.word	0x40020000

08002754 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002754:	b480      	push	{r7}
 8002756:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002758:	e7fe      	b.n	8002758 <NMI_Handler+0x4>

0800275a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800275a:	b480      	push	{r7}
 800275c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800275e:	e7fe      	b.n	800275e <HardFault_Handler+0x4>

08002760 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002760:	b480      	push	{r7}
 8002762:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002764:	e7fe      	b.n	8002764 <MemManage_Handler+0x4>

08002766 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002766:	b480      	push	{r7}
 8002768:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800276a:	e7fe      	b.n	800276a <BusFault_Handler+0x4>

0800276c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800276c:	b480      	push	{r7}
 800276e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002770:	e7fe      	b.n	8002770 <UsageFault_Handler+0x4>

08002772 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002772:	b480      	push	{r7}
 8002774:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002776:	bf00      	nop
 8002778:	46bd      	mov	sp, r7
 800277a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800277e:	4770      	bx	lr

08002780 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002780:	b480      	push	{r7}
 8002782:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002784:	bf00      	nop
 8002786:	46bd      	mov	sp, r7
 8002788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800278c:	4770      	bx	lr

0800278e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800278e:	b480      	push	{r7}
 8002790:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002792:	bf00      	nop
 8002794:	46bd      	mov	sp, r7
 8002796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800279a:	4770      	bx	lr

0800279c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800279c:	b580      	push	{r7, lr}
 800279e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80027a0:	f000 f8fc 	bl	800299c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80027a4:	bf00      	nop
 80027a6:	bd80      	pop	{r7, pc}

080027a8 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1 global interrupt.
  */
void ADC_IRQHandler(void)
{
 80027a8:	b580      	push	{r7, lr}
 80027aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 80027ac:	4802      	ldr	r0, [pc, #8]	; (80027b8 <ADC_IRQHandler+0x10>)
 80027ae:	f000 f958 	bl	8002a62 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 80027b2:	bf00      	nop
 80027b4:	bd80      	pop	{r7, pc}
 80027b6:	bf00      	nop
 80027b8:	20000208 	.word	0x20000208

080027bc <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 80027bc:	b580      	push	{r7, lr}
 80027be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim11);
 80027c0:	4802      	ldr	r0, [pc, #8]	; (80027cc <TIM1_TRG_COM_TIM11_IRQHandler+0x10>)
 80027c2:	f002 fcc8 	bl	8005156 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}
 80027c6:	bf00      	nop
 80027c8:	bd80      	pop	{r7, pc}
 80027ca:	bf00      	nop
 80027cc:	20000250 	.word	0x20000250

080027d0 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80027d0:	b580      	push	{r7, lr}
 80027d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80027d4:	4802      	ldr	r0, [pc, #8]	; (80027e0 <USART2_IRQHandler+0x10>)
 80027d6:	f003 f97d 	bl	8005ad4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80027da:	bf00      	nop
 80027dc:	bd80      	pop	{r7, pc}
 80027de:	bf00      	nop
 80027e0:	200002f0 	.word	0x200002f0

080027e4 <SPI3_IRQHandler>:

/**
  * @brief This function handles SPI3 global interrupt.
  */
void SPI3_IRQHandler(void)
{
 80027e4:	b580      	push	{r7, lr}
 80027e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI3_IRQn 0 */

  /* USER CODE END SPI3_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi3);
 80027e8:	4802      	ldr	r0, [pc, #8]	; (80027f4 <SPI3_IRQHandler+0x10>)
 80027ea:	f002 f9cf 	bl	8004b8c <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI3_IRQn 1 */

  /* USER CODE END SPI3_IRQn 1 */
}
 80027ee:	bf00      	nop
 80027f0:	bd80      	pop	{r7, pc}
 80027f2:	bf00      	nop
 80027f4:	200001b0 	.word	0x200001b0

080027f8 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 80027f8:	b580      	push	{r7, lr}
 80027fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80027fc:	4802      	ldr	r0, [pc, #8]	; (8002808 <DMA2_Stream0_IRQHandler+0x10>)
 80027fe:	f001 f861 	bl	80038c4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8002802:	bf00      	nop
 8002804:	bd80      	pop	{r7, pc}
 8002806:	bf00      	nop
 8002808:	20000290 	.word	0x20000290

0800280c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800280c:	b580      	push	{r7, lr}
 800280e:	b086      	sub	sp, #24
 8002810:	af00      	add	r7, sp, #0
 8002812:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002814:	4a14      	ldr	r2, [pc, #80]	; (8002868 <_sbrk+0x5c>)
 8002816:	4b15      	ldr	r3, [pc, #84]	; (800286c <_sbrk+0x60>)
 8002818:	1ad3      	subs	r3, r2, r3
 800281a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800281c:	697b      	ldr	r3, [r7, #20]
 800281e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002820:	4b13      	ldr	r3, [pc, #76]	; (8002870 <_sbrk+0x64>)
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	2b00      	cmp	r3, #0
 8002826:	d102      	bne.n	800282e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002828:	4b11      	ldr	r3, [pc, #68]	; (8002870 <_sbrk+0x64>)
 800282a:	4a12      	ldr	r2, [pc, #72]	; (8002874 <_sbrk+0x68>)
 800282c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800282e:	4b10      	ldr	r3, [pc, #64]	; (8002870 <_sbrk+0x64>)
 8002830:	681a      	ldr	r2, [r3, #0]
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	4413      	add	r3, r2
 8002836:	693a      	ldr	r2, [r7, #16]
 8002838:	429a      	cmp	r2, r3
 800283a:	d207      	bcs.n	800284c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800283c:	f003 ff46 	bl	80066cc <__errno>
 8002840:	4602      	mov	r2, r0
 8002842:	230c      	movs	r3, #12
 8002844:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 8002846:	f04f 33ff 	mov.w	r3, #4294967295
 800284a:	e009      	b.n	8002860 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800284c:	4b08      	ldr	r3, [pc, #32]	; (8002870 <_sbrk+0x64>)
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002852:	4b07      	ldr	r3, [pc, #28]	; (8002870 <_sbrk+0x64>)
 8002854:	681a      	ldr	r2, [r3, #0]
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	4413      	add	r3, r2
 800285a:	4a05      	ldr	r2, [pc, #20]	; (8002870 <_sbrk+0x64>)
 800285c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800285e:	68fb      	ldr	r3, [r7, #12]
}
 8002860:	4618      	mov	r0, r3
 8002862:	3718      	adds	r7, #24
 8002864:	46bd      	mov	sp, r7
 8002866:	bd80      	pop	{r7, pc}
 8002868:	20020000 	.word	0x20020000
 800286c:	00000400 	.word	0x00000400
 8002870:	20000164 	.word	0x20000164
 8002874:	20000338 	.word	0x20000338

08002878 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002878:	b480      	push	{r7}
 800287a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800287c:	4b08      	ldr	r3, [pc, #32]	; (80028a0 <SystemInit+0x28>)
 800287e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002882:	4a07      	ldr	r2, [pc, #28]	; (80028a0 <SystemInit+0x28>)
 8002884:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002888:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800288c:	4b04      	ldr	r3, [pc, #16]	; (80028a0 <SystemInit+0x28>)
 800288e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002892:	609a      	str	r2, [r3, #8]
#endif
}
 8002894:	bf00      	nop
 8002896:	46bd      	mov	sp, r7
 8002898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800289c:	4770      	bx	lr
 800289e:	bf00      	nop
 80028a0:	e000ed00 	.word	0xe000ed00

080028a4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80028a4:	f8df d034 	ldr.w	sp, [pc, #52]	; 80028dc <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80028a8:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80028aa:	e003      	b.n	80028b4 <LoopCopyDataInit>

080028ac <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80028ac:	4b0c      	ldr	r3, [pc, #48]	; (80028e0 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80028ae:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80028b0:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80028b2:	3104      	adds	r1, #4

080028b4 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80028b4:	480b      	ldr	r0, [pc, #44]	; (80028e4 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80028b6:	4b0c      	ldr	r3, [pc, #48]	; (80028e8 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80028b8:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80028ba:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80028bc:	d3f6      	bcc.n	80028ac <CopyDataInit>
  ldr  r2, =_sbss
 80028be:	4a0b      	ldr	r2, [pc, #44]	; (80028ec <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 80028c0:	e002      	b.n	80028c8 <LoopFillZerobss>

080028c2 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80028c2:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80028c4:	f842 3b04 	str.w	r3, [r2], #4

080028c8 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80028c8:	4b09      	ldr	r3, [pc, #36]	; (80028f0 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80028ca:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80028cc:	d3f9      	bcc.n	80028c2 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80028ce:	f7ff ffd3 	bl	8002878 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80028d2:	f003 ff01 	bl	80066d8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80028d6:	f7fe fb4b 	bl	8000f70 <main>
  bx  lr    
 80028da:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80028dc:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 80028e0:	0800734c 	.word	0x0800734c
  ldr  r0, =_sdata
 80028e4:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80028e8:	20000080 	.word	0x20000080
  ldr  r2, =_sbss
 80028ec:	20000080 	.word	0x20000080
  ldr  r3, = _ebss
 80028f0:	20000338 	.word	0x20000338

080028f4 <DMA1_Stream0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80028f4:	e7fe      	b.n	80028f4 <DMA1_Stream0_IRQHandler>
	...

080028f8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80028f8:	b580      	push	{r7, lr}
 80028fa:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80028fc:	4b0e      	ldr	r3, [pc, #56]	; (8002938 <HAL_Init+0x40>)
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	4a0d      	ldr	r2, [pc, #52]	; (8002938 <HAL_Init+0x40>)
 8002902:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002906:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002908:	4b0b      	ldr	r3, [pc, #44]	; (8002938 <HAL_Init+0x40>)
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	4a0a      	ldr	r2, [pc, #40]	; (8002938 <HAL_Init+0x40>)
 800290e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002912:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002914:	4b08      	ldr	r3, [pc, #32]	; (8002938 <HAL_Init+0x40>)
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	4a07      	ldr	r2, [pc, #28]	; (8002938 <HAL_Init+0x40>)
 800291a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800291e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002920:	2003      	movs	r0, #3
 8002922:	f000 fe65 	bl	80035f0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002926:	2000      	movs	r0, #0
 8002928:	f000 f808 	bl	800293c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800292c:	f7ff fd8c 	bl	8002448 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002930:	2300      	movs	r3, #0
}
 8002932:	4618      	mov	r0, r3
 8002934:	bd80      	pop	{r7, pc}
 8002936:	bf00      	nop
 8002938:	40023c00 	.word	0x40023c00

0800293c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800293c:	b580      	push	{r7, lr}
 800293e:	b082      	sub	sp, #8
 8002940:	af00      	add	r7, sp, #0
 8002942:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002944:	4b12      	ldr	r3, [pc, #72]	; (8002990 <HAL_InitTick+0x54>)
 8002946:	681a      	ldr	r2, [r3, #0]
 8002948:	4b12      	ldr	r3, [pc, #72]	; (8002994 <HAL_InitTick+0x58>)
 800294a:	781b      	ldrb	r3, [r3, #0]
 800294c:	4619      	mov	r1, r3
 800294e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002952:	fbb3 f3f1 	udiv	r3, r3, r1
 8002956:	fbb2 f3f3 	udiv	r3, r2, r3
 800295a:	4618      	mov	r0, r3
 800295c:	f000 fe7d 	bl	800365a <HAL_SYSTICK_Config>
 8002960:	4603      	mov	r3, r0
 8002962:	2b00      	cmp	r3, #0
 8002964:	d001      	beq.n	800296a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002966:	2301      	movs	r3, #1
 8002968:	e00e      	b.n	8002988 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	2b0f      	cmp	r3, #15
 800296e:	d80a      	bhi.n	8002986 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002970:	2200      	movs	r2, #0
 8002972:	6879      	ldr	r1, [r7, #4]
 8002974:	f04f 30ff 	mov.w	r0, #4294967295
 8002978:	f000 fe45 	bl	8003606 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800297c:	4a06      	ldr	r2, [pc, #24]	; (8002998 <HAL_InitTick+0x5c>)
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002982:	2300      	movs	r3, #0
 8002984:	e000      	b.n	8002988 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002986:	2301      	movs	r3, #1
}
 8002988:	4618      	mov	r0, r3
 800298a:	3708      	adds	r7, #8
 800298c:	46bd      	mov	sp, r7
 800298e:	bd80      	pop	{r7, pc}
 8002990:	20000010 	.word	0x20000010
 8002994:	20000018 	.word	0x20000018
 8002998:	20000014 	.word	0x20000014

0800299c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800299c:	b480      	push	{r7}
 800299e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80029a0:	4b06      	ldr	r3, [pc, #24]	; (80029bc <HAL_IncTick+0x20>)
 80029a2:	781b      	ldrb	r3, [r3, #0]
 80029a4:	461a      	mov	r2, r3
 80029a6:	4b06      	ldr	r3, [pc, #24]	; (80029c0 <HAL_IncTick+0x24>)
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	4413      	add	r3, r2
 80029ac:	4a04      	ldr	r2, [pc, #16]	; (80029c0 <HAL_IncTick+0x24>)
 80029ae:	6013      	str	r3, [r2, #0]
}
 80029b0:	bf00      	nop
 80029b2:	46bd      	mov	sp, r7
 80029b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029b8:	4770      	bx	lr
 80029ba:	bf00      	nop
 80029bc:	20000018 	.word	0x20000018
 80029c0:	20000330 	.word	0x20000330

080029c4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80029c4:	b480      	push	{r7}
 80029c6:	af00      	add	r7, sp, #0
  return uwTick;
 80029c8:	4b03      	ldr	r3, [pc, #12]	; (80029d8 <HAL_GetTick+0x14>)
 80029ca:	681b      	ldr	r3, [r3, #0]
}
 80029cc:	4618      	mov	r0, r3
 80029ce:	46bd      	mov	sp, r7
 80029d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029d4:	4770      	bx	lr
 80029d6:	bf00      	nop
 80029d8:	20000330 	.word	0x20000330

080029dc <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80029dc:	b580      	push	{r7, lr}
 80029de:	b084      	sub	sp, #16
 80029e0:	af00      	add	r7, sp, #0
 80029e2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80029e4:	2300      	movs	r3, #0
 80029e6:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	d101      	bne.n	80029f2 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80029ee:	2301      	movs	r3, #1
 80029f0:	e033      	b.n	8002a5a <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029f6:	2b00      	cmp	r3, #0
 80029f8:	d109      	bne.n	8002a0e <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80029fa:	6878      	ldr	r0, [r7, #4]
 80029fc:	f7ff fd4c 	bl	8002498 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	2200      	movs	r2, #0
 8002a04:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	2200      	movs	r2, #0
 8002a0a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a12:	f003 0310 	and.w	r3, r3, #16
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d118      	bne.n	8002a4c <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a1e:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002a22:	f023 0302 	bic.w	r3, r3, #2
 8002a26:	f043 0202 	orr.w	r2, r3, #2
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8002a2e:	6878      	ldr	r0, [r7, #4]
 8002a30:	f000 fb86 	bl	8003140 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	2200      	movs	r2, #0
 8002a38:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a3e:	f023 0303 	bic.w	r3, r3, #3
 8002a42:	f043 0201 	orr.w	r2, r3, #1
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	641a      	str	r2, [r3, #64]	; 0x40
 8002a4a:	e001      	b.n	8002a50 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002a4c:	2301      	movs	r3, #1
 8002a4e:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	2200      	movs	r2, #0
 8002a54:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002a58:	7bfb      	ldrb	r3, [r7, #15]
}
 8002a5a:	4618      	mov	r0, r3
 8002a5c:	3710      	adds	r7, #16
 8002a5e:	46bd      	mov	sp, r7
 8002a60:	bd80      	pop	{r7, pc}

08002a62 <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8002a62:	b580      	push	{r7, lr}
 8002a64:	b084      	sub	sp, #16
 8002a66:	af00      	add	r7, sp, #0
 8002a68:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 8002a6a:	2300      	movs	r3, #0
 8002a6c:	60fb      	str	r3, [r7, #12]
 8002a6e:	2300      	movs	r3, #0
 8002a70:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC);
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	f003 0302 	and.w	r3, r3, #2
 8002a7c:	2b02      	cmp	r3, #2
 8002a7e:	bf0c      	ite	eq
 8002a80:	2301      	moveq	r3, #1
 8002a82:	2300      	movne	r3, #0
 8002a84:	b2db      	uxtb	r3, r3
 8002a86:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC);
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	685b      	ldr	r3, [r3, #4]
 8002a8e:	f003 0320 	and.w	r3, r3, #32
 8002a92:	2b20      	cmp	r3, #32
 8002a94:	bf0c      	ite	eq
 8002a96:	2301      	moveq	r3, #1
 8002a98:	2300      	movne	r3, #0
 8002a9a:	b2db      	uxtb	r3, r3
 8002a9c:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for regular channels */
  if(tmp1 && tmp2)
 8002a9e:	68fb      	ldr	r3, [r7, #12]
 8002aa0:	2b00      	cmp	r3, #0
 8002aa2:	d049      	beq.n	8002b38 <HAL_ADC_IRQHandler+0xd6>
 8002aa4:	68bb      	ldr	r3, [r7, #8]
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	d046      	beq.n	8002b38 <HAL_ADC_IRQHandler+0xd6>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002aae:	f003 0310 	and.w	r3, r3, #16
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	d105      	bne.n	8002ac2 <HAL_ADC_IRQHandler+0x60>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002aba:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	689b      	ldr	r3, [r3, #8]
 8002ac8:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002acc:	2b00      	cmp	r3, #0
 8002ace:	d12b      	bne.n	8002b28 <HAL_ADC_IRQHandler+0xc6>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002ad4:	2b00      	cmp	r3, #0
 8002ad6:	d127      	bne.n	8002b28 <HAL_ADC_IRQHandler+0xc6>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ade:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002ae2:	2b00      	cmp	r3, #0
 8002ae4:	d006      	beq.n	8002af4 <HAL_ADC_IRQHandler+0x92>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	689b      	ldr	r3, [r3, #8]
 8002aec:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	d119      	bne.n	8002b28 <HAL_ADC_IRQHandler+0xc6>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	685a      	ldr	r2, [r3, #4]
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	f022 0220 	bic.w	r2, r2, #32
 8002b02:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b08:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b14:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002b18:	2b00      	cmp	r3, #0
 8002b1a:	d105      	bne.n	8002b28 <HAL_ADC_IRQHandler+0xc6>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b20:	f043 0201 	orr.w	r2, r3, #1
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002b28:	6878      	ldr	r0, [r7, #4]
 8002b2a:	f000 f9af 	bl	8002e8c <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	f06f 0212 	mvn.w	r2, #18
 8002b36:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC);
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	f003 0304 	and.w	r3, r3, #4
 8002b42:	2b04      	cmp	r3, #4
 8002b44:	bf0c      	ite	eq
 8002b46:	2301      	moveq	r3, #1
 8002b48:	2300      	movne	r3, #0
 8002b4a:	b2db      	uxtb	r3, r3
 8002b4c:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC);                               
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	685b      	ldr	r3, [r3, #4]
 8002b54:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002b58:	2b80      	cmp	r3, #128	; 0x80
 8002b5a:	bf0c      	ite	eq
 8002b5c:	2301      	moveq	r3, #1
 8002b5e:	2300      	movne	r3, #0
 8002b60:	b2db      	uxtb	r3, r3
 8002b62:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for injected channels */
  if(tmp1 && tmp2)
 8002b64:	68fb      	ldr	r3, [r7, #12]
 8002b66:	2b00      	cmp	r3, #0
 8002b68:	d057      	beq.n	8002c1a <HAL_ADC_IRQHandler+0x1b8>
 8002b6a:	68bb      	ldr	r3, [r7, #8]
 8002b6c:	2b00      	cmp	r3, #0
 8002b6e:	d054      	beq.n	8002c1a <HAL_ADC_IRQHandler+0x1b8>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b74:	f003 0310 	and.w	r3, r3, #16
 8002b78:	2b00      	cmp	r3, #0
 8002b7a:	d105      	bne.n	8002b88 <HAL_ADC_IRQHandler+0x126>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b80:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	641a      	str	r2, [r3, #64]	; 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	689b      	ldr	r3, [r3, #8]
 8002b8e:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	d139      	bne.n	8002c0a <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002b9c:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8002ba0:	2b00      	cmp	r3, #0
 8002ba2:	d006      	beq.n	8002bb2 <HAL_ADC_IRQHandler+0x150>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	689b      	ldr	r3, [r3, #8]
 8002baa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8002bae:	2b00      	cmp	r3, #0
 8002bb0:	d12b      	bne.n	8002c0a <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	685b      	ldr	r3, [r3, #4]
 8002bb8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 8002bbc:	2b00      	cmp	r3, #0
 8002bbe:	d124      	bne.n	8002c0a <HAL_ADC_IRQHandler+0x1a8>
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	689b      	ldr	r3, [r3, #8]
 8002bc6:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8002bca:	2b00      	cmp	r3, #0
 8002bcc:	d11d      	bne.n	8002c0a <HAL_ADC_IRQHandler+0x1a8>
        (hadc->Init.ContinuousConvMode == DISABLE)   )       )   )
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	7e1b      	ldrb	r3, [r3, #24]
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	d119      	bne.n	8002c0a <HAL_ADC_IRQHandler+0x1a8>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	685a      	ldr	r2, [r3, #4]
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002be4:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bea:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	641a      	str	r2, [r3, #64]	; 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bf6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	d105      	bne.n	8002c0a <HAL_ADC_IRQHandler+0x1a8>
      { 
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c02:	f043 0201 	orr.w	r2, r3, #1
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	641a      	str	r2, [r3, #64]	; 0x40
    /* Conversion complete callback */ 
    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8002c0a:	6878      	ldr	r0, [r7, #4]
 8002c0c:	f000 fc16 	bl	800343c <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	f06f 020c 	mvn.w	r2, #12
 8002c18:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD);
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	f003 0301 	and.w	r3, r3, #1
 8002c24:	2b01      	cmp	r3, #1
 8002c26:	bf0c      	ite	eq
 8002c28:	2301      	moveq	r3, #1
 8002c2a:	2300      	movne	r3, #0
 8002c2c:	b2db      	uxtb	r3, r3
 8002c2e:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD);                          
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	685b      	ldr	r3, [r3, #4]
 8002c36:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002c3a:	2b40      	cmp	r3, #64	; 0x40
 8002c3c:	bf0c      	ite	eq
 8002c3e:	2301      	moveq	r3, #1
 8002c40:	2300      	movne	r3, #0
 8002c42:	b2db      	uxtb	r3, r3
 8002c44:	60bb      	str	r3, [r7, #8]
  /* Check Analog watchdog flag */
  if(tmp1 && tmp2)
 8002c46:	68fb      	ldr	r3, [r7, #12]
 8002c48:	2b00      	cmp	r3, #0
 8002c4a:	d017      	beq.n	8002c7c <HAL_ADC_IRQHandler+0x21a>
 8002c4c:	68bb      	ldr	r3, [r7, #8]
 8002c4e:	2b00      	cmp	r3, #0
 8002c50:	d014      	beq.n	8002c7c <HAL_ADC_IRQHandler+0x21a>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	f003 0301 	and.w	r3, r3, #1
 8002c5c:	2b01      	cmp	r3, #1
 8002c5e:	d10d      	bne.n	8002c7c <HAL_ADC_IRQHandler+0x21a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c64:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8002c6c:	6878      	ldr	r0, [r7, #4]
 8002c6e:	f000 f921 	bl	8002eb4 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	f06f 0201 	mvn.w	r2, #1
 8002c7a:	601a      	str	r2, [r3, #0]
    }
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_OVR);
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	f003 0320 	and.w	r3, r3, #32
 8002c86:	2b20      	cmp	r3, #32
 8002c88:	bf0c      	ite	eq
 8002c8a:	2301      	moveq	r3, #1
 8002c8c:	2300      	movne	r3, #0
 8002c8e:	b2db      	uxtb	r3, r3
 8002c90:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_OVR);
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	685b      	ldr	r3, [r3, #4]
 8002c98:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002c9c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002ca0:	bf0c      	ite	eq
 8002ca2:	2301      	moveq	r3, #1
 8002ca4:	2300      	movne	r3, #0
 8002ca6:	b2db      	uxtb	r3, r3
 8002ca8:	60bb      	str	r3, [r7, #8]
  /* Check Overrun flag */
  if(tmp1 && tmp2)
 8002caa:	68fb      	ldr	r3, [r7, #12]
 8002cac:	2b00      	cmp	r3, #0
 8002cae:	d015      	beq.n	8002cdc <HAL_ADC_IRQHandler+0x27a>
 8002cb0:	68bb      	ldr	r3, [r7, #8]
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	d012      	beq.n	8002cdc <HAL_ADC_IRQHandler+0x27a>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */
    
    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002cba:	f043 0202 	orr.w	r2, r3, #2
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	f06f 0220 	mvn.w	r2, #32
 8002cca:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8002ccc:	6878      	ldr	r0, [r7, #4]
 8002cce:	f000 f8fb 	bl	8002ec8 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	f06f 0220 	mvn.w	r2, #32
 8002cda:	601a      	str	r2, [r3, #0]
  }
}
 8002cdc:	bf00      	nop
 8002cde:	3710      	adds	r7, #16
 8002ce0:	46bd      	mov	sp, r7
 8002ce2:	bd80      	pop	{r7, pc}

08002ce4 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8002ce4:	b580      	push	{r7, lr}
 8002ce6:	b086      	sub	sp, #24
 8002ce8:	af00      	add	r7, sp, #0
 8002cea:	60f8      	str	r0, [r7, #12]
 8002cec:	60b9      	str	r1, [r7, #8]
 8002cee:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8002cf0:	2300      	movs	r3, #0
 8002cf2:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002cf4:	68fb      	ldr	r3, [r7, #12]
 8002cf6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002cfa:	2b01      	cmp	r3, #1
 8002cfc:	d101      	bne.n	8002d02 <HAL_ADC_Start_DMA+0x1e>
 8002cfe:	2302      	movs	r3, #2
 8002d00:	e0b1      	b.n	8002e66 <HAL_ADC_Start_DMA+0x182>
 8002d02:	68fb      	ldr	r3, [r7, #12]
 8002d04:	2201      	movs	r2, #1
 8002d06:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8002d0a:	68fb      	ldr	r3, [r7, #12]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	689b      	ldr	r3, [r3, #8]
 8002d10:	f003 0301 	and.w	r3, r3, #1
 8002d14:	2b01      	cmp	r3, #1
 8002d16:	d018      	beq.n	8002d4a <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	689a      	ldr	r2, [r3, #8]
 8002d1e:	68fb      	ldr	r3, [r7, #12]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	f042 0201 	orr.w	r2, r2, #1
 8002d26:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002d28:	4b51      	ldr	r3, [pc, #324]	; (8002e70 <HAL_ADC_Start_DMA+0x18c>)
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	4a51      	ldr	r2, [pc, #324]	; (8002e74 <HAL_ADC_Start_DMA+0x190>)
 8002d2e:	fba2 2303 	umull	r2, r3, r2, r3
 8002d32:	0c9a      	lsrs	r2, r3, #18
 8002d34:	4613      	mov	r3, r2
 8002d36:	005b      	lsls	r3, r3, #1
 8002d38:	4413      	add	r3, r2
 8002d3a:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8002d3c:	e002      	b.n	8002d44 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8002d3e:	693b      	ldr	r3, [r7, #16]
 8002d40:	3b01      	subs	r3, #1
 8002d42:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8002d44:	693b      	ldr	r3, [r7, #16]
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	d1f9      	bne.n	8002d3e <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8002d4a:	68fb      	ldr	r3, [r7, #12]
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	689b      	ldr	r3, [r3, #8]
 8002d50:	f003 0301 	and.w	r3, r3, #1
 8002d54:	2b01      	cmp	r3, #1
 8002d56:	f040 8085 	bne.w	8002e64 <HAL_ADC_Start_DMA+0x180>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8002d5a:	68fb      	ldr	r3, [r7, #12]
 8002d5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d5e:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8002d62:	f023 0301 	bic.w	r3, r3, #1
 8002d66:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002d6a:	68fb      	ldr	r3, [r7, #12]
 8002d6c:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002d6e:	68fb      	ldr	r3, [r7, #12]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	685b      	ldr	r3, [r3, #4]
 8002d74:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002d78:	2b00      	cmp	r3, #0
 8002d7a:	d007      	beq.n	8002d8c <HAL_ADC_Start_DMA+0xa8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002d7c:	68fb      	ldr	r3, [r7, #12]
 8002d7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d80:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002d84:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002d88:	68fb      	ldr	r3, [r7, #12]
 8002d8a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002d8c:	68fb      	ldr	r3, [r7, #12]
 8002d8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d90:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002d94:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002d98:	d106      	bne.n	8002da8 <HAL_ADC_Start_DMA+0xc4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002d9a:	68fb      	ldr	r3, [r7, #12]
 8002d9c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d9e:	f023 0206 	bic.w	r2, r3, #6
 8002da2:	68fb      	ldr	r3, [r7, #12]
 8002da4:	645a      	str	r2, [r3, #68]	; 0x44
 8002da6:	e002      	b.n	8002dae <HAL_ADC_Start_DMA+0xca>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	2200      	movs	r2, #0
 8002dac:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 8002dae:	68fb      	ldr	r3, [r7, #12]
 8002db0:	2200      	movs	r2, #0
 8002db2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002db6:	4b30      	ldr	r3, [pc, #192]	; (8002e78 <HAL_ADC_Start_DMA+0x194>)
 8002db8:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002dba:	68fb      	ldr	r3, [r7, #12]
 8002dbc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002dbe:	4a2f      	ldr	r2, [pc, #188]	; (8002e7c <HAL_ADC_Start_DMA+0x198>)
 8002dc0:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002dc2:	68fb      	ldr	r3, [r7, #12]
 8002dc4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002dc6:	4a2e      	ldr	r2, [pc, #184]	; (8002e80 <HAL_ADC_Start_DMA+0x19c>)
 8002dc8:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002dca:	68fb      	ldr	r3, [r7, #12]
 8002dcc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002dce:	4a2d      	ldr	r2, [pc, #180]	; (8002e84 <HAL_ADC_Start_DMA+0x1a0>)
 8002dd0:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002dd2:	68fb      	ldr	r3, [r7, #12]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8002dda:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8002ddc:	68fb      	ldr	r3, [r7, #12]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	685a      	ldr	r2, [r3, #4]
 8002de2:	68fb      	ldr	r3, [r7, #12]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8002dea:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8002dec:	68fb      	ldr	r3, [r7, #12]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	689a      	ldr	r2, [r3, #8]
 8002df2:	68fb      	ldr	r3, [r7, #12]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002dfa:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002dfc:	68fb      	ldr	r3, [r7, #12]
 8002dfe:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8002e00:	68fb      	ldr	r3, [r7, #12]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	334c      	adds	r3, #76	; 0x4c
 8002e06:	4619      	mov	r1, r3
 8002e08:	68ba      	ldr	r2, [r7, #8]
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	f000 fce0 	bl	80037d0 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8002e10:	697b      	ldr	r3, [r7, #20]
 8002e12:	685b      	ldr	r3, [r3, #4]
 8002e14:	f003 031f 	and.w	r3, r3, #31
 8002e18:	2b00      	cmp	r3, #0
 8002e1a:	d10f      	bne.n	8002e3c <HAL_ADC_Start_DMA+0x158>
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	689b      	ldr	r3, [r3, #8]
 8002e22:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002e26:	2b00      	cmp	r3, #0
 8002e28:	d11c      	bne.n	8002e64 <HAL_ADC_Start_DMA+0x180>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002e2a:	68fb      	ldr	r3, [r7, #12]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	689a      	ldr	r2, [r3, #8]
 8002e30:	68fb      	ldr	r3, [r7, #12]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002e38:	609a      	str	r2, [r3, #8]
 8002e3a:	e013      	b.n	8002e64 <HAL_ADC_Start_DMA+0x180>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002e3c:	68fb      	ldr	r3, [r7, #12]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	4a11      	ldr	r2, [pc, #68]	; (8002e88 <HAL_ADC_Start_DMA+0x1a4>)
 8002e42:	4293      	cmp	r3, r2
 8002e44:	d10e      	bne.n	8002e64 <HAL_ADC_Start_DMA+0x180>
 8002e46:	68fb      	ldr	r3, [r7, #12]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	689b      	ldr	r3, [r3, #8]
 8002e4c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002e50:	2b00      	cmp	r3, #0
 8002e52:	d107      	bne.n	8002e64 <HAL_ADC_Start_DMA+0x180>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002e54:	68fb      	ldr	r3, [r7, #12]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	689a      	ldr	r2, [r3, #8]
 8002e5a:	68fb      	ldr	r3, [r7, #12]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002e62:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 8002e64:	2300      	movs	r3, #0
}
 8002e66:	4618      	mov	r0, r3
 8002e68:	3718      	adds	r7, #24
 8002e6a:	46bd      	mov	sp, r7
 8002e6c:	bd80      	pop	{r7, pc}
 8002e6e:	bf00      	nop
 8002e70:	20000010 	.word	0x20000010
 8002e74:	431bde83 	.word	0x431bde83
 8002e78:	40012300 	.word	0x40012300
 8002e7c:	08003339 	.word	0x08003339
 8002e80:	080033f3 	.word	0x080033f3
 8002e84:	0800340f 	.word	0x0800340f
 8002e88:	40012000 	.word	0x40012000

08002e8c <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002e8c:	b480      	push	{r7}
 8002e8e:	b083      	sub	sp, #12
 8002e90:	af00      	add	r7, sp, #0
 8002e92:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8002e94:	bf00      	nop
 8002e96:	370c      	adds	r7, #12
 8002e98:	46bd      	mov	sp, r7
 8002e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e9e:	4770      	bx	lr

08002ea0 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002ea0:	b480      	push	{r7}
 8002ea2:	b083      	sub	sp, #12
 8002ea4:	af00      	add	r7, sp, #0
 8002ea6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8002ea8:	bf00      	nop
 8002eaa:	370c      	adds	r7, #12
 8002eac:	46bd      	mov	sp, r7
 8002eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eb2:	4770      	bx	lr

08002eb4 <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8002eb4:	b480      	push	{r7}
 8002eb6:	b083      	sub	sp, #12
 8002eb8:	af00      	add	r7, sp, #0
 8002eba:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 8002ebc:	bf00      	nop
 8002ebe:	370c      	adds	r7, #12
 8002ec0:	46bd      	mov	sp, r7
 8002ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ec6:	4770      	bx	lr

08002ec8 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002ec8:	b480      	push	{r7}
 8002eca:	b083      	sub	sp, #12
 8002ecc:	af00      	add	r7, sp, #0
 8002ece:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8002ed0:	bf00      	nop
 8002ed2:	370c      	adds	r7, #12
 8002ed4:	46bd      	mov	sp, r7
 8002ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eda:	4770      	bx	lr

08002edc <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002edc:	b480      	push	{r7}
 8002ede:	b085      	sub	sp, #20
 8002ee0:	af00      	add	r7, sp, #0
 8002ee2:	6078      	str	r0, [r7, #4]
 8002ee4:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8002ee6:	2300      	movs	r3, #0
 8002ee8:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002ef0:	2b01      	cmp	r3, #1
 8002ef2:	d101      	bne.n	8002ef8 <HAL_ADC_ConfigChannel+0x1c>
 8002ef4:	2302      	movs	r3, #2
 8002ef6:	e113      	b.n	8003120 <HAL_ADC_ConfigChannel+0x244>
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	2201      	movs	r2, #1
 8002efc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002f00:	683b      	ldr	r3, [r7, #0]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	2b09      	cmp	r3, #9
 8002f06:	d925      	bls.n	8002f54 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	68d9      	ldr	r1, [r3, #12]
 8002f0e:	683b      	ldr	r3, [r7, #0]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	b29b      	uxth	r3, r3
 8002f14:	461a      	mov	r2, r3
 8002f16:	4613      	mov	r3, r2
 8002f18:	005b      	lsls	r3, r3, #1
 8002f1a:	4413      	add	r3, r2
 8002f1c:	3b1e      	subs	r3, #30
 8002f1e:	2207      	movs	r2, #7
 8002f20:	fa02 f303 	lsl.w	r3, r2, r3
 8002f24:	43da      	mvns	r2, r3
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	400a      	ands	r2, r1
 8002f2c:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	68d9      	ldr	r1, [r3, #12]
 8002f34:	683b      	ldr	r3, [r7, #0]
 8002f36:	689a      	ldr	r2, [r3, #8]
 8002f38:	683b      	ldr	r3, [r7, #0]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	b29b      	uxth	r3, r3
 8002f3e:	4618      	mov	r0, r3
 8002f40:	4603      	mov	r3, r0
 8002f42:	005b      	lsls	r3, r3, #1
 8002f44:	4403      	add	r3, r0
 8002f46:	3b1e      	subs	r3, #30
 8002f48:	409a      	lsls	r2, r3
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	430a      	orrs	r2, r1
 8002f50:	60da      	str	r2, [r3, #12]
 8002f52:	e022      	b.n	8002f9a <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	6919      	ldr	r1, [r3, #16]
 8002f5a:	683b      	ldr	r3, [r7, #0]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	b29b      	uxth	r3, r3
 8002f60:	461a      	mov	r2, r3
 8002f62:	4613      	mov	r3, r2
 8002f64:	005b      	lsls	r3, r3, #1
 8002f66:	4413      	add	r3, r2
 8002f68:	2207      	movs	r2, #7
 8002f6a:	fa02 f303 	lsl.w	r3, r2, r3
 8002f6e:	43da      	mvns	r2, r3
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	400a      	ands	r2, r1
 8002f76:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	6919      	ldr	r1, [r3, #16]
 8002f7e:	683b      	ldr	r3, [r7, #0]
 8002f80:	689a      	ldr	r2, [r3, #8]
 8002f82:	683b      	ldr	r3, [r7, #0]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	b29b      	uxth	r3, r3
 8002f88:	4618      	mov	r0, r3
 8002f8a:	4603      	mov	r3, r0
 8002f8c:	005b      	lsls	r3, r3, #1
 8002f8e:	4403      	add	r3, r0
 8002f90:	409a      	lsls	r2, r3
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	430a      	orrs	r2, r1
 8002f98:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002f9a:	683b      	ldr	r3, [r7, #0]
 8002f9c:	685b      	ldr	r3, [r3, #4]
 8002f9e:	2b06      	cmp	r3, #6
 8002fa0:	d824      	bhi.n	8002fec <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002fa8:	683b      	ldr	r3, [r7, #0]
 8002faa:	685a      	ldr	r2, [r3, #4]
 8002fac:	4613      	mov	r3, r2
 8002fae:	009b      	lsls	r3, r3, #2
 8002fb0:	4413      	add	r3, r2
 8002fb2:	3b05      	subs	r3, #5
 8002fb4:	221f      	movs	r2, #31
 8002fb6:	fa02 f303 	lsl.w	r3, r2, r3
 8002fba:	43da      	mvns	r2, r3
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	400a      	ands	r2, r1
 8002fc2:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002fca:	683b      	ldr	r3, [r7, #0]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	b29b      	uxth	r3, r3
 8002fd0:	4618      	mov	r0, r3
 8002fd2:	683b      	ldr	r3, [r7, #0]
 8002fd4:	685a      	ldr	r2, [r3, #4]
 8002fd6:	4613      	mov	r3, r2
 8002fd8:	009b      	lsls	r3, r3, #2
 8002fda:	4413      	add	r3, r2
 8002fdc:	3b05      	subs	r3, #5
 8002fde:	fa00 f203 	lsl.w	r2, r0, r3
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	430a      	orrs	r2, r1
 8002fe8:	635a      	str	r2, [r3, #52]	; 0x34
 8002fea:	e04c      	b.n	8003086 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002fec:	683b      	ldr	r3, [r7, #0]
 8002fee:	685b      	ldr	r3, [r3, #4]
 8002ff0:	2b0c      	cmp	r3, #12
 8002ff2:	d824      	bhi.n	800303e <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002ffa:	683b      	ldr	r3, [r7, #0]
 8002ffc:	685a      	ldr	r2, [r3, #4]
 8002ffe:	4613      	mov	r3, r2
 8003000:	009b      	lsls	r3, r3, #2
 8003002:	4413      	add	r3, r2
 8003004:	3b23      	subs	r3, #35	; 0x23
 8003006:	221f      	movs	r2, #31
 8003008:	fa02 f303 	lsl.w	r3, r2, r3
 800300c:	43da      	mvns	r2, r3
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	400a      	ands	r2, r1
 8003014:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800301c:	683b      	ldr	r3, [r7, #0]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	b29b      	uxth	r3, r3
 8003022:	4618      	mov	r0, r3
 8003024:	683b      	ldr	r3, [r7, #0]
 8003026:	685a      	ldr	r2, [r3, #4]
 8003028:	4613      	mov	r3, r2
 800302a:	009b      	lsls	r3, r3, #2
 800302c:	4413      	add	r3, r2
 800302e:	3b23      	subs	r3, #35	; 0x23
 8003030:	fa00 f203 	lsl.w	r2, r0, r3
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	430a      	orrs	r2, r1
 800303a:	631a      	str	r2, [r3, #48]	; 0x30
 800303c:	e023      	b.n	8003086 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003044:	683b      	ldr	r3, [r7, #0]
 8003046:	685a      	ldr	r2, [r3, #4]
 8003048:	4613      	mov	r3, r2
 800304a:	009b      	lsls	r3, r3, #2
 800304c:	4413      	add	r3, r2
 800304e:	3b41      	subs	r3, #65	; 0x41
 8003050:	221f      	movs	r2, #31
 8003052:	fa02 f303 	lsl.w	r3, r2, r3
 8003056:	43da      	mvns	r2, r3
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	400a      	ands	r2, r1
 800305e:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003066:	683b      	ldr	r3, [r7, #0]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	b29b      	uxth	r3, r3
 800306c:	4618      	mov	r0, r3
 800306e:	683b      	ldr	r3, [r7, #0]
 8003070:	685a      	ldr	r2, [r3, #4]
 8003072:	4613      	mov	r3, r2
 8003074:	009b      	lsls	r3, r3, #2
 8003076:	4413      	add	r3, r2
 8003078:	3b41      	subs	r3, #65	; 0x41
 800307a:	fa00 f203 	lsl.w	r2, r0, r3
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	430a      	orrs	r2, r1
 8003084:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003086:	4b29      	ldr	r3, [pc, #164]	; (800312c <HAL_ADC_ConfigChannel+0x250>)
 8003088:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	4a28      	ldr	r2, [pc, #160]	; (8003130 <HAL_ADC_ConfigChannel+0x254>)
 8003090:	4293      	cmp	r3, r2
 8003092:	d10f      	bne.n	80030b4 <HAL_ADC_ConfigChannel+0x1d8>
 8003094:	683b      	ldr	r3, [r7, #0]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	2b12      	cmp	r3, #18
 800309a:	d10b      	bne.n	80030b4 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	685b      	ldr	r3, [r3, #4]
 80030a0:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 80030a4:	68fb      	ldr	r3, [r7, #12]
 80030a6:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	685b      	ldr	r3, [r3, #4]
 80030ac:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80030b0:	68fb      	ldr	r3, [r7, #12]
 80030b2:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	4a1d      	ldr	r2, [pc, #116]	; (8003130 <HAL_ADC_ConfigChannel+0x254>)
 80030ba:	4293      	cmp	r3, r2
 80030bc:	d12b      	bne.n	8003116 <HAL_ADC_ConfigChannel+0x23a>
 80030be:	683b      	ldr	r3, [r7, #0]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	4a1c      	ldr	r2, [pc, #112]	; (8003134 <HAL_ADC_ConfigChannel+0x258>)
 80030c4:	4293      	cmp	r3, r2
 80030c6:	d003      	beq.n	80030d0 <HAL_ADC_ConfigChannel+0x1f4>
 80030c8:	683b      	ldr	r3, [r7, #0]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	2b11      	cmp	r3, #17
 80030ce:	d122      	bne.n	8003116 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	685b      	ldr	r3, [r3, #4]
 80030d4:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80030dc:	68fb      	ldr	r3, [r7, #12]
 80030de:	685b      	ldr	r3, [r3, #4]
 80030e0:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80030e4:	68fb      	ldr	r3, [r7, #12]
 80030e6:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 80030e8:	683b      	ldr	r3, [r7, #0]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	4a11      	ldr	r2, [pc, #68]	; (8003134 <HAL_ADC_ConfigChannel+0x258>)
 80030ee:	4293      	cmp	r3, r2
 80030f0:	d111      	bne.n	8003116 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80030f2:	4b11      	ldr	r3, [pc, #68]	; (8003138 <HAL_ADC_ConfigChannel+0x25c>)
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	4a11      	ldr	r2, [pc, #68]	; (800313c <HAL_ADC_ConfigChannel+0x260>)
 80030f8:	fba2 2303 	umull	r2, r3, r2, r3
 80030fc:	0c9a      	lsrs	r2, r3, #18
 80030fe:	4613      	mov	r3, r2
 8003100:	009b      	lsls	r3, r3, #2
 8003102:	4413      	add	r3, r2
 8003104:	005b      	lsls	r3, r3, #1
 8003106:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8003108:	e002      	b.n	8003110 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 800310a:	68bb      	ldr	r3, [r7, #8]
 800310c:	3b01      	subs	r3, #1
 800310e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8003110:	68bb      	ldr	r3, [r7, #8]
 8003112:	2b00      	cmp	r3, #0
 8003114:	d1f9      	bne.n	800310a <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	2200      	movs	r2, #0
 800311a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 800311e:	2300      	movs	r3, #0
}
 8003120:	4618      	mov	r0, r3
 8003122:	3714      	adds	r7, #20
 8003124:	46bd      	mov	sp, r7
 8003126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800312a:	4770      	bx	lr
 800312c:	40012300 	.word	0x40012300
 8003130:	40012000 	.word	0x40012000
 8003134:	10000012 	.word	0x10000012
 8003138:	20000010 	.word	0x20000010
 800313c:	431bde83 	.word	0x431bde83

08003140 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003140:	b480      	push	{r7}
 8003142:	b085      	sub	sp, #20
 8003144:	af00      	add	r7, sp, #0
 8003146:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003148:	4b79      	ldr	r3, [pc, #484]	; (8003330 <ADC_Init+0x1f0>)
 800314a:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	685b      	ldr	r3, [r3, #4]
 8003150:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003154:	68fb      	ldr	r3, [r7, #12]
 8003156:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8003158:	68fb      	ldr	r3, [r7, #12]
 800315a:	685a      	ldr	r2, [r3, #4]
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	685b      	ldr	r3, [r3, #4]
 8003160:	431a      	orrs	r2, r3
 8003162:	68fb      	ldr	r3, [r7, #12]
 8003164:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	685a      	ldr	r2, [r3, #4]
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003174:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	6859      	ldr	r1, [r3, #4]
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	691b      	ldr	r3, [r3, #16]
 8003180:	021a      	lsls	r2, r3, #8
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	430a      	orrs	r2, r1
 8003188:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	685a      	ldr	r2, [r3, #4]
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8003198:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	6859      	ldr	r1, [r3, #4]
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	689a      	ldr	r2, [r3, #8]
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	430a      	orrs	r2, r1
 80031aa:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	689a      	ldr	r2, [r3, #8]
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80031ba:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	6899      	ldr	r1, [r3, #8]
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	68da      	ldr	r2, [r3, #12]
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	430a      	orrs	r2, r1
 80031cc:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80031d2:	4a58      	ldr	r2, [pc, #352]	; (8003334 <ADC_Init+0x1f4>)
 80031d4:	4293      	cmp	r3, r2
 80031d6:	d022      	beq.n	800321e <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	689a      	ldr	r2, [r3, #8]
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80031e6:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	6899      	ldr	r1, [r3, #8]
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	430a      	orrs	r2, r1
 80031f8:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	689a      	ldr	r2, [r3, #8]
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003208:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	6899      	ldr	r1, [r3, #8]
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	430a      	orrs	r2, r1
 800321a:	609a      	str	r2, [r3, #8]
 800321c:	e00f      	b.n	800323e <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	689a      	ldr	r2, [r3, #8]
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800322c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	689a      	ldr	r2, [r3, #8]
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800323c:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	689a      	ldr	r2, [r3, #8]
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	f022 0202 	bic.w	r2, r2, #2
 800324c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	6899      	ldr	r1, [r3, #8]
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	7e1b      	ldrb	r3, [r3, #24]
 8003258:	005a      	lsls	r2, r3, #1
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	430a      	orrs	r2, r1
 8003260:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003268:	2b00      	cmp	r3, #0
 800326a:	d01b      	beq.n	80032a4 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	685a      	ldr	r2, [r3, #4]
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800327a:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	685a      	ldr	r2, [r3, #4]
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 800328a:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	6859      	ldr	r1, [r3, #4]
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003296:	3b01      	subs	r3, #1
 8003298:	035a      	lsls	r2, r3, #13
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	430a      	orrs	r2, r1
 80032a0:	605a      	str	r2, [r3, #4]
 80032a2:	e007      	b.n	80032b4 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	685a      	ldr	r2, [r3, #4]
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80032b2:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80032c2:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	69db      	ldr	r3, [r3, #28]
 80032ce:	3b01      	subs	r3, #1
 80032d0:	051a      	lsls	r2, r3, #20
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	430a      	orrs	r2, r1
 80032d8:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	689a      	ldr	r2, [r3, #8]
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80032e8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	6899      	ldr	r1, [r3, #8]
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80032f6:	025a      	lsls	r2, r3, #9
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	430a      	orrs	r2, r1
 80032fe:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	689a      	ldr	r2, [r3, #8]
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800330e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	6899      	ldr	r1, [r3, #8]
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	695b      	ldr	r3, [r3, #20]
 800331a:	029a      	lsls	r2, r3, #10
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	430a      	orrs	r2, r1
 8003322:	609a      	str	r2, [r3, #8]
}
 8003324:	bf00      	nop
 8003326:	3714      	adds	r7, #20
 8003328:	46bd      	mov	sp, r7
 800332a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800332e:	4770      	bx	lr
 8003330:	40012300 	.word	0x40012300
 8003334:	0f000001 	.word	0x0f000001

08003338 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 8003338:	b580      	push	{r7, lr}
 800333a:	b084      	sub	sp, #16
 800333c:	af00      	add	r7, sp, #0
 800333e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003344:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8003346:	68fb      	ldr	r3, [r7, #12]
 8003348:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800334a:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800334e:	2b00      	cmp	r3, #0
 8003350:	d13c      	bne.n	80033cc <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003356:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800335a:	68fb      	ldr	r3, [r7, #12]
 800335c:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800335e:	68fb      	ldr	r3, [r7, #12]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	689b      	ldr	r3, [r3, #8]
 8003364:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003368:	2b00      	cmp	r3, #0
 800336a:	d12b      	bne.n	80033c4 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003370:	2b00      	cmp	r3, #0
 8003372:	d127      	bne.n	80033c4 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800337a:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800337e:	2b00      	cmp	r3, #0
 8003380:	d006      	beq.n	8003390 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8003382:	68fb      	ldr	r3, [r7, #12]
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	689b      	ldr	r3, [r3, #8]
 8003388:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 800338c:	2b00      	cmp	r3, #0
 800338e:	d119      	bne.n	80033c4 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	685a      	ldr	r2, [r3, #4]
 8003396:	68fb      	ldr	r3, [r7, #12]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	f022 0220 	bic.w	r2, r2, #32
 800339e:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033a4:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033b0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80033b4:	2b00      	cmp	r3, #0
 80033b6:	d105      	bne.n	80033c4 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80033b8:	68fb      	ldr	r3, [r7, #12]
 80033ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033bc:	f043 0201 	orr.w	r2, r3, #1
 80033c0:	68fb      	ldr	r3, [r7, #12]
 80033c2:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80033c4:	68f8      	ldr	r0, [r7, #12]
 80033c6:	f7ff fd61 	bl	8002e8c <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 80033ca:	e00e      	b.n	80033ea <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033d0:	f003 0310 	and.w	r3, r3, #16
 80033d4:	2b00      	cmp	r3, #0
 80033d6:	d003      	beq.n	80033e0 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 80033d8:	68f8      	ldr	r0, [r7, #12]
 80033da:	f7ff fd75 	bl	8002ec8 <HAL_ADC_ErrorCallback>
}
 80033de:	e004      	b.n	80033ea <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80033e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80033e6:	6878      	ldr	r0, [r7, #4]
 80033e8:	4798      	blx	r3
}
 80033ea:	bf00      	nop
 80033ec:	3710      	adds	r7, #16
 80033ee:	46bd      	mov	sp, r7
 80033f0:	bd80      	pop	{r7, pc}

080033f2 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 80033f2:	b580      	push	{r7, lr}
 80033f4:	b084      	sub	sp, #16
 80033f6:	af00      	add	r7, sp, #0
 80033f8:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80033fe:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8003400:	68f8      	ldr	r0, [r7, #12]
 8003402:	f7ff fd4d 	bl	8002ea0 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003406:	bf00      	nop
 8003408:	3710      	adds	r7, #16
 800340a:	46bd      	mov	sp, r7
 800340c:	bd80      	pop	{r7, pc}

0800340e <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 800340e:	b580      	push	{r7, lr}
 8003410:	b084      	sub	sp, #16
 8003412:	af00      	add	r7, sp, #0
 8003414:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800341a:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	2240      	movs	r2, #64	; 0x40
 8003420:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8003422:	68fb      	ldr	r3, [r7, #12]
 8003424:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003426:	f043 0204 	orr.w	r2, r3, #4
 800342a:	68fb      	ldr	r3, [r7, #12]
 800342c:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800342e:	68f8      	ldr	r0, [r7, #12]
 8003430:	f7ff fd4a 	bl	8002ec8 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003434:	bf00      	nop
 8003436:	3710      	adds	r7, #16
 8003438:	46bd      	mov	sp, r7
 800343a:	bd80      	pop	{r7, pc}

0800343c <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 800343c:	b480      	push	{r7}
 800343e:	b083      	sub	sp, #12
 8003440:	af00      	add	r7, sp, #0
 8003442:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 8003444:	bf00      	nop
 8003446:	370c      	adds	r7, #12
 8003448:	46bd      	mov	sp, r7
 800344a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800344e:	4770      	bx	lr

08003450 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003450:	b480      	push	{r7}
 8003452:	b085      	sub	sp, #20
 8003454:	af00      	add	r7, sp, #0
 8003456:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	f003 0307 	and.w	r3, r3, #7
 800345e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003460:	4b0c      	ldr	r3, [pc, #48]	; (8003494 <__NVIC_SetPriorityGrouping+0x44>)
 8003462:	68db      	ldr	r3, [r3, #12]
 8003464:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003466:	68ba      	ldr	r2, [r7, #8]
 8003468:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800346c:	4013      	ands	r3, r2
 800346e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003474:	68bb      	ldr	r3, [r7, #8]
 8003476:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003478:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800347c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003480:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003482:	4a04      	ldr	r2, [pc, #16]	; (8003494 <__NVIC_SetPriorityGrouping+0x44>)
 8003484:	68bb      	ldr	r3, [r7, #8]
 8003486:	60d3      	str	r3, [r2, #12]
}
 8003488:	bf00      	nop
 800348a:	3714      	adds	r7, #20
 800348c:	46bd      	mov	sp, r7
 800348e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003492:	4770      	bx	lr
 8003494:	e000ed00 	.word	0xe000ed00

08003498 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003498:	b480      	push	{r7}
 800349a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800349c:	4b04      	ldr	r3, [pc, #16]	; (80034b0 <__NVIC_GetPriorityGrouping+0x18>)
 800349e:	68db      	ldr	r3, [r3, #12]
 80034a0:	0a1b      	lsrs	r3, r3, #8
 80034a2:	f003 0307 	and.w	r3, r3, #7
}
 80034a6:	4618      	mov	r0, r3
 80034a8:	46bd      	mov	sp, r7
 80034aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ae:	4770      	bx	lr
 80034b0:	e000ed00 	.word	0xe000ed00

080034b4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80034b4:	b480      	push	{r7}
 80034b6:	b083      	sub	sp, #12
 80034b8:	af00      	add	r7, sp, #0
 80034ba:	4603      	mov	r3, r0
 80034bc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80034be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80034c2:	2b00      	cmp	r3, #0
 80034c4:	db0b      	blt.n	80034de <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80034c6:	79fb      	ldrb	r3, [r7, #7]
 80034c8:	f003 021f 	and.w	r2, r3, #31
 80034cc:	4907      	ldr	r1, [pc, #28]	; (80034ec <__NVIC_EnableIRQ+0x38>)
 80034ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80034d2:	095b      	lsrs	r3, r3, #5
 80034d4:	2001      	movs	r0, #1
 80034d6:	fa00 f202 	lsl.w	r2, r0, r2
 80034da:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80034de:	bf00      	nop
 80034e0:	370c      	adds	r7, #12
 80034e2:	46bd      	mov	sp, r7
 80034e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034e8:	4770      	bx	lr
 80034ea:	bf00      	nop
 80034ec:	e000e100 	.word	0xe000e100

080034f0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80034f0:	b480      	push	{r7}
 80034f2:	b083      	sub	sp, #12
 80034f4:	af00      	add	r7, sp, #0
 80034f6:	4603      	mov	r3, r0
 80034f8:	6039      	str	r1, [r7, #0]
 80034fa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80034fc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003500:	2b00      	cmp	r3, #0
 8003502:	db0a      	blt.n	800351a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003504:	683b      	ldr	r3, [r7, #0]
 8003506:	b2da      	uxtb	r2, r3
 8003508:	490c      	ldr	r1, [pc, #48]	; (800353c <__NVIC_SetPriority+0x4c>)
 800350a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800350e:	0112      	lsls	r2, r2, #4
 8003510:	b2d2      	uxtb	r2, r2
 8003512:	440b      	add	r3, r1
 8003514:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003518:	e00a      	b.n	8003530 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800351a:	683b      	ldr	r3, [r7, #0]
 800351c:	b2da      	uxtb	r2, r3
 800351e:	4908      	ldr	r1, [pc, #32]	; (8003540 <__NVIC_SetPriority+0x50>)
 8003520:	79fb      	ldrb	r3, [r7, #7]
 8003522:	f003 030f 	and.w	r3, r3, #15
 8003526:	3b04      	subs	r3, #4
 8003528:	0112      	lsls	r2, r2, #4
 800352a:	b2d2      	uxtb	r2, r2
 800352c:	440b      	add	r3, r1
 800352e:	761a      	strb	r2, [r3, #24]
}
 8003530:	bf00      	nop
 8003532:	370c      	adds	r7, #12
 8003534:	46bd      	mov	sp, r7
 8003536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800353a:	4770      	bx	lr
 800353c:	e000e100 	.word	0xe000e100
 8003540:	e000ed00 	.word	0xe000ed00

08003544 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003544:	b480      	push	{r7}
 8003546:	b089      	sub	sp, #36	; 0x24
 8003548:	af00      	add	r7, sp, #0
 800354a:	60f8      	str	r0, [r7, #12]
 800354c:	60b9      	str	r1, [r7, #8]
 800354e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	f003 0307 	and.w	r3, r3, #7
 8003556:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003558:	69fb      	ldr	r3, [r7, #28]
 800355a:	f1c3 0307 	rsb	r3, r3, #7
 800355e:	2b04      	cmp	r3, #4
 8003560:	bf28      	it	cs
 8003562:	2304      	movcs	r3, #4
 8003564:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003566:	69fb      	ldr	r3, [r7, #28]
 8003568:	3304      	adds	r3, #4
 800356a:	2b06      	cmp	r3, #6
 800356c:	d902      	bls.n	8003574 <NVIC_EncodePriority+0x30>
 800356e:	69fb      	ldr	r3, [r7, #28]
 8003570:	3b03      	subs	r3, #3
 8003572:	e000      	b.n	8003576 <NVIC_EncodePriority+0x32>
 8003574:	2300      	movs	r3, #0
 8003576:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003578:	f04f 32ff 	mov.w	r2, #4294967295
 800357c:	69bb      	ldr	r3, [r7, #24]
 800357e:	fa02 f303 	lsl.w	r3, r2, r3
 8003582:	43da      	mvns	r2, r3
 8003584:	68bb      	ldr	r3, [r7, #8]
 8003586:	401a      	ands	r2, r3
 8003588:	697b      	ldr	r3, [r7, #20]
 800358a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800358c:	f04f 31ff 	mov.w	r1, #4294967295
 8003590:	697b      	ldr	r3, [r7, #20]
 8003592:	fa01 f303 	lsl.w	r3, r1, r3
 8003596:	43d9      	mvns	r1, r3
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800359c:	4313      	orrs	r3, r2
         );
}
 800359e:	4618      	mov	r0, r3
 80035a0:	3724      	adds	r7, #36	; 0x24
 80035a2:	46bd      	mov	sp, r7
 80035a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035a8:	4770      	bx	lr
	...

080035ac <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80035ac:	b580      	push	{r7, lr}
 80035ae:	b082      	sub	sp, #8
 80035b0:	af00      	add	r7, sp, #0
 80035b2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	3b01      	subs	r3, #1
 80035b8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80035bc:	d301      	bcc.n	80035c2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80035be:	2301      	movs	r3, #1
 80035c0:	e00f      	b.n	80035e2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80035c2:	4a0a      	ldr	r2, [pc, #40]	; (80035ec <SysTick_Config+0x40>)
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	3b01      	subs	r3, #1
 80035c8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80035ca:	210f      	movs	r1, #15
 80035cc:	f04f 30ff 	mov.w	r0, #4294967295
 80035d0:	f7ff ff8e 	bl	80034f0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80035d4:	4b05      	ldr	r3, [pc, #20]	; (80035ec <SysTick_Config+0x40>)
 80035d6:	2200      	movs	r2, #0
 80035d8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80035da:	4b04      	ldr	r3, [pc, #16]	; (80035ec <SysTick_Config+0x40>)
 80035dc:	2207      	movs	r2, #7
 80035de:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80035e0:	2300      	movs	r3, #0
}
 80035e2:	4618      	mov	r0, r3
 80035e4:	3708      	adds	r7, #8
 80035e6:	46bd      	mov	sp, r7
 80035e8:	bd80      	pop	{r7, pc}
 80035ea:	bf00      	nop
 80035ec:	e000e010 	.word	0xe000e010

080035f0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80035f0:	b580      	push	{r7, lr}
 80035f2:	b082      	sub	sp, #8
 80035f4:	af00      	add	r7, sp, #0
 80035f6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80035f8:	6878      	ldr	r0, [r7, #4]
 80035fa:	f7ff ff29 	bl	8003450 <__NVIC_SetPriorityGrouping>
}
 80035fe:	bf00      	nop
 8003600:	3708      	adds	r7, #8
 8003602:	46bd      	mov	sp, r7
 8003604:	bd80      	pop	{r7, pc}

08003606 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003606:	b580      	push	{r7, lr}
 8003608:	b086      	sub	sp, #24
 800360a:	af00      	add	r7, sp, #0
 800360c:	4603      	mov	r3, r0
 800360e:	60b9      	str	r1, [r7, #8]
 8003610:	607a      	str	r2, [r7, #4]
 8003612:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003614:	2300      	movs	r3, #0
 8003616:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003618:	f7ff ff3e 	bl	8003498 <__NVIC_GetPriorityGrouping>
 800361c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800361e:	687a      	ldr	r2, [r7, #4]
 8003620:	68b9      	ldr	r1, [r7, #8]
 8003622:	6978      	ldr	r0, [r7, #20]
 8003624:	f7ff ff8e 	bl	8003544 <NVIC_EncodePriority>
 8003628:	4602      	mov	r2, r0
 800362a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800362e:	4611      	mov	r1, r2
 8003630:	4618      	mov	r0, r3
 8003632:	f7ff ff5d 	bl	80034f0 <__NVIC_SetPriority>
}
 8003636:	bf00      	nop
 8003638:	3718      	adds	r7, #24
 800363a:	46bd      	mov	sp, r7
 800363c:	bd80      	pop	{r7, pc}

0800363e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800363e:	b580      	push	{r7, lr}
 8003640:	b082      	sub	sp, #8
 8003642:	af00      	add	r7, sp, #0
 8003644:	4603      	mov	r3, r0
 8003646:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003648:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800364c:	4618      	mov	r0, r3
 800364e:	f7ff ff31 	bl	80034b4 <__NVIC_EnableIRQ>
}
 8003652:	bf00      	nop
 8003654:	3708      	adds	r7, #8
 8003656:	46bd      	mov	sp, r7
 8003658:	bd80      	pop	{r7, pc}

0800365a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800365a:	b580      	push	{r7, lr}
 800365c:	b082      	sub	sp, #8
 800365e:	af00      	add	r7, sp, #0
 8003660:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003662:	6878      	ldr	r0, [r7, #4]
 8003664:	f7ff ffa2 	bl	80035ac <SysTick_Config>
 8003668:	4603      	mov	r3, r0
}
 800366a:	4618      	mov	r0, r3
 800366c:	3708      	adds	r7, #8
 800366e:	46bd      	mov	sp, r7
 8003670:	bd80      	pop	{r7, pc}
	...

08003674 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003674:	b580      	push	{r7, lr}
 8003676:	b086      	sub	sp, #24
 8003678:	af00      	add	r7, sp, #0
 800367a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800367c:	2300      	movs	r3, #0
 800367e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003680:	f7ff f9a0 	bl	80029c4 <HAL_GetTick>
 8003684:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	2b00      	cmp	r3, #0
 800368a:	d101      	bne.n	8003690 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 800368c:	2301      	movs	r3, #1
 800368e:	e099      	b.n	80037c4 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	2200      	movs	r2, #0
 8003694:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	2202      	movs	r2, #2
 800369c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	681a      	ldr	r2, [r3, #0]
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	f022 0201 	bic.w	r2, r2, #1
 80036ae:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80036b0:	e00f      	b.n	80036d2 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80036b2:	f7ff f987 	bl	80029c4 <HAL_GetTick>
 80036b6:	4602      	mov	r2, r0
 80036b8:	693b      	ldr	r3, [r7, #16]
 80036ba:	1ad3      	subs	r3, r2, r3
 80036bc:	2b05      	cmp	r3, #5
 80036be:	d908      	bls.n	80036d2 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	2220      	movs	r2, #32
 80036c4:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	2203      	movs	r2, #3
 80036ca:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 80036ce:	2303      	movs	r3, #3
 80036d0:	e078      	b.n	80037c4 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	f003 0301 	and.w	r3, r3, #1
 80036dc:	2b00      	cmp	r3, #0
 80036de:	d1e8      	bne.n	80036b2 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80036e8:	697a      	ldr	r2, [r7, #20]
 80036ea:	4b38      	ldr	r3, [pc, #224]	; (80037cc <HAL_DMA_Init+0x158>)
 80036ec:	4013      	ands	r3, r2
 80036ee:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	685a      	ldr	r2, [r3, #4]
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	689b      	ldr	r3, [r3, #8]
 80036f8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80036fe:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	691b      	ldr	r3, [r3, #16]
 8003704:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800370a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	699b      	ldr	r3, [r3, #24]
 8003710:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003716:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	6a1b      	ldr	r3, [r3, #32]
 800371c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800371e:	697a      	ldr	r2, [r7, #20]
 8003720:	4313      	orrs	r3, r2
 8003722:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003728:	2b04      	cmp	r3, #4
 800372a:	d107      	bne.n	800373c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003734:	4313      	orrs	r3, r2
 8003736:	697a      	ldr	r2, [r7, #20]
 8003738:	4313      	orrs	r3, r2
 800373a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	697a      	ldr	r2, [r7, #20]
 8003742:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	695b      	ldr	r3, [r3, #20]
 800374a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800374c:	697b      	ldr	r3, [r7, #20]
 800374e:	f023 0307 	bic.w	r3, r3, #7
 8003752:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003758:	697a      	ldr	r2, [r7, #20]
 800375a:	4313      	orrs	r3, r2
 800375c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003762:	2b04      	cmp	r3, #4
 8003764:	d117      	bne.n	8003796 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800376a:	697a      	ldr	r2, [r7, #20]
 800376c:	4313      	orrs	r3, r2
 800376e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003774:	2b00      	cmp	r3, #0
 8003776:	d00e      	beq.n	8003796 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003778:	6878      	ldr	r0, [r7, #4]
 800377a:	f000 fa91 	bl	8003ca0 <DMA_CheckFifoParam>
 800377e:	4603      	mov	r3, r0
 8003780:	2b00      	cmp	r3, #0
 8003782:	d008      	beq.n	8003796 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	2240      	movs	r2, #64	; 0x40
 8003788:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	2201      	movs	r2, #1
 800378e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8003792:	2301      	movs	r3, #1
 8003794:	e016      	b.n	80037c4 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	697a      	ldr	r2, [r7, #20]
 800379c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800379e:	6878      	ldr	r0, [r7, #4]
 80037a0:	f000 fa48 	bl	8003c34 <DMA_CalcBaseAndBitshift>
 80037a4:	4603      	mov	r3, r0
 80037a6:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80037ac:	223f      	movs	r2, #63	; 0x3f
 80037ae:	409a      	lsls	r2, r3
 80037b0:	68fb      	ldr	r3, [r7, #12]
 80037b2:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	2200      	movs	r2, #0
 80037b8:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	2201      	movs	r2, #1
 80037be:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80037c2:	2300      	movs	r3, #0
}
 80037c4:	4618      	mov	r0, r3
 80037c6:	3718      	adds	r7, #24
 80037c8:	46bd      	mov	sp, r7
 80037ca:	bd80      	pop	{r7, pc}
 80037cc:	f010803f 	.word	0xf010803f

080037d0 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80037d0:	b580      	push	{r7, lr}
 80037d2:	b086      	sub	sp, #24
 80037d4:	af00      	add	r7, sp, #0
 80037d6:	60f8      	str	r0, [r7, #12]
 80037d8:	60b9      	str	r1, [r7, #8]
 80037da:	607a      	str	r2, [r7, #4]
 80037dc:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80037de:	2300      	movs	r3, #0
 80037e0:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80037e6:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80037ee:	2b01      	cmp	r3, #1
 80037f0:	d101      	bne.n	80037f6 <HAL_DMA_Start_IT+0x26>
 80037f2:	2302      	movs	r3, #2
 80037f4:	e040      	b.n	8003878 <HAL_DMA_Start_IT+0xa8>
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	2201      	movs	r2, #1
 80037fa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003804:	b2db      	uxtb	r3, r3
 8003806:	2b01      	cmp	r3, #1
 8003808:	d12f      	bne.n	800386a <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800380a:	68fb      	ldr	r3, [r7, #12]
 800380c:	2202      	movs	r2, #2
 800380e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003812:	68fb      	ldr	r3, [r7, #12]
 8003814:	2200      	movs	r2, #0
 8003816:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003818:	683b      	ldr	r3, [r7, #0]
 800381a:	687a      	ldr	r2, [r7, #4]
 800381c:	68b9      	ldr	r1, [r7, #8]
 800381e:	68f8      	ldr	r0, [r7, #12]
 8003820:	f000 f9da 	bl	8003bd8 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003828:	223f      	movs	r2, #63	; 0x3f
 800382a:	409a      	lsls	r2, r3
 800382c:	693b      	ldr	r3, [r7, #16]
 800382e:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8003830:	68fb      	ldr	r3, [r7, #12]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	681a      	ldr	r2, [r3, #0]
 8003836:	68fb      	ldr	r3, [r7, #12]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	f042 0216 	orr.w	r2, r2, #22
 800383e:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8003840:	68fb      	ldr	r3, [r7, #12]
 8003842:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003844:	2b00      	cmp	r3, #0
 8003846:	d007      	beq.n	8003858 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	681a      	ldr	r2, [r3, #0]
 800384e:	68fb      	ldr	r3, [r7, #12]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	f042 0208 	orr.w	r2, r2, #8
 8003856:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	681a      	ldr	r2, [r3, #0]
 800385e:	68fb      	ldr	r3, [r7, #12]
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	f042 0201 	orr.w	r2, r2, #1
 8003866:	601a      	str	r2, [r3, #0]
 8003868:	e005      	b.n	8003876 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800386a:	68fb      	ldr	r3, [r7, #12]
 800386c:	2200      	movs	r2, #0
 800386e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8003872:	2302      	movs	r3, #2
 8003874:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8003876:	7dfb      	ldrb	r3, [r7, #23]
}
 8003878:	4618      	mov	r0, r3
 800387a:	3718      	adds	r7, #24
 800387c:	46bd      	mov	sp, r7
 800387e:	bd80      	pop	{r7, pc}

08003880 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003880:	b480      	push	{r7}
 8003882:	b083      	sub	sp, #12
 8003884:	af00      	add	r7, sp, #0
 8003886:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800388e:	b2db      	uxtb	r3, r3
 8003890:	2b02      	cmp	r3, #2
 8003892:	d004      	beq.n	800389e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	2280      	movs	r2, #128	; 0x80
 8003898:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 800389a:	2301      	movs	r3, #1
 800389c:	e00c      	b.n	80038b8 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	2205      	movs	r2, #5
 80038a2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	681a      	ldr	r2, [r3, #0]
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	f022 0201 	bic.w	r2, r2, #1
 80038b4:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80038b6:	2300      	movs	r3, #0
}
 80038b8:	4618      	mov	r0, r3
 80038ba:	370c      	adds	r7, #12
 80038bc:	46bd      	mov	sp, r7
 80038be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038c2:	4770      	bx	lr

080038c4 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80038c4:	b580      	push	{r7, lr}
 80038c6:	b086      	sub	sp, #24
 80038c8:	af00      	add	r7, sp, #0
 80038ca:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80038cc:	2300      	movs	r3, #0
 80038ce:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80038d0:	4b92      	ldr	r3, [pc, #584]	; (8003b1c <HAL_DMA_IRQHandler+0x258>)
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	4a92      	ldr	r2, [pc, #584]	; (8003b20 <HAL_DMA_IRQHandler+0x25c>)
 80038d6:	fba2 2303 	umull	r2, r3, r2, r3
 80038da:	0a9b      	lsrs	r3, r3, #10
 80038dc:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80038e2:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80038e4:	693b      	ldr	r3, [r7, #16]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80038ee:	2208      	movs	r2, #8
 80038f0:	409a      	lsls	r2, r3
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	4013      	ands	r3, r2
 80038f6:	2b00      	cmp	r3, #0
 80038f8:	d01a      	beq.n	8003930 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	f003 0304 	and.w	r3, r3, #4
 8003904:	2b00      	cmp	r3, #0
 8003906:	d013      	beq.n	8003930 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	681a      	ldr	r2, [r3, #0]
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	f022 0204 	bic.w	r2, r2, #4
 8003916:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800391c:	2208      	movs	r2, #8
 800391e:	409a      	lsls	r2, r3
 8003920:	693b      	ldr	r3, [r7, #16]
 8003922:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003928:	f043 0201 	orr.w	r2, r3, #1
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003934:	2201      	movs	r2, #1
 8003936:	409a      	lsls	r2, r3
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	4013      	ands	r3, r2
 800393c:	2b00      	cmp	r3, #0
 800393e:	d012      	beq.n	8003966 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	695b      	ldr	r3, [r3, #20]
 8003946:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800394a:	2b00      	cmp	r3, #0
 800394c:	d00b      	beq.n	8003966 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003952:	2201      	movs	r2, #1
 8003954:	409a      	lsls	r2, r3
 8003956:	693b      	ldr	r3, [r7, #16]
 8003958:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800395e:	f043 0202 	orr.w	r2, r3, #2
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800396a:	2204      	movs	r2, #4
 800396c:	409a      	lsls	r2, r3
 800396e:	68fb      	ldr	r3, [r7, #12]
 8003970:	4013      	ands	r3, r2
 8003972:	2b00      	cmp	r3, #0
 8003974:	d012      	beq.n	800399c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	f003 0302 	and.w	r3, r3, #2
 8003980:	2b00      	cmp	r3, #0
 8003982:	d00b      	beq.n	800399c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003988:	2204      	movs	r2, #4
 800398a:	409a      	lsls	r2, r3
 800398c:	693b      	ldr	r3, [r7, #16]
 800398e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003994:	f043 0204 	orr.w	r2, r3, #4
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80039a0:	2210      	movs	r2, #16
 80039a2:	409a      	lsls	r2, r3
 80039a4:	68fb      	ldr	r3, [r7, #12]
 80039a6:	4013      	ands	r3, r2
 80039a8:	2b00      	cmp	r3, #0
 80039aa:	d043      	beq.n	8003a34 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	f003 0308 	and.w	r3, r3, #8
 80039b6:	2b00      	cmp	r3, #0
 80039b8:	d03c      	beq.n	8003a34 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80039be:	2210      	movs	r2, #16
 80039c0:	409a      	lsls	r2, r3
 80039c2:	693b      	ldr	r3, [r7, #16]
 80039c4:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80039d0:	2b00      	cmp	r3, #0
 80039d2:	d018      	beq.n	8003a06 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80039de:	2b00      	cmp	r3, #0
 80039e0:	d108      	bne.n	80039f4 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	d024      	beq.n	8003a34 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039ee:	6878      	ldr	r0, [r7, #4]
 80039f0:	4798      	blx	r3
 80039f2:	e01f      	b.n	8003a34 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80039f8:	2b00      	cmp	r3, #0
 80039fa:	d01b      	beq.n	8003a34 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003a00:	6878      	ldr	r0, [r7, #4]
 8003a02:	4798      	blx	r3
 8003a04:	e016      	b.n	8003a34 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003a10:	2b00      	cmp	r3, #0
 8003a12:	d107      	bne.n	8003a24 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	681a      	ldr	r2, [r3, #0]
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	f022 0208 	bic.w	r2, r2, #8
 8003a22:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a28:	2b00      	cmp	r3, #0
 8003a2a:	d003      	beq.n	8003a34 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a30:	6878      	ldr	r0, [r7, #4]
 8003a32:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003a38:	2220      	movs	r2, #32
 8003a3a:	409a      	lsls	r2, r3
 8003a3c:	68fb      	ldr	r3, [r7, #12]
 8003a3e:	4013      	ands	r3, r2
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	f000 808e 	beq.w	8003b62 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	f003 0310 	and.w	r3, r3, #16
 8003a50:	2b00      	cmp	r3, #0
 8003a52:	f000 8086 	beq.w	8003b62 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003a5a:	2220      	movs	r2, #32
 8003a5c:	409a      	lsls	r2, r3
 8003a5e:	693b      	ldr	r3, [r7, #16]
 8003a60:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003a68:	b2db      	uxtb	r3, r3
 8003a6a:	2b05      	cmp	r3, #5
 8003a6c:	d136      	bne.n	8003adc <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	681a      	ldr	r2, [r3, #0]
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	f022 0216 	bic.w	r2, r2, #22
 8003a7c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	695a      	ldr	r2, [r3, #20]
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003a8c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a92:	2b00      	cmp	r3, #0
 8003a94:	d103      	bne.n	8003a9e <HAL_DMA_IRQHandler+0x1da>
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d007      	beq.n	8003aae <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	681a      	ldr	r2, [r3, #0]
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	f022 0208 	bic.w	r2, r2, #8
 8003aac:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003ab2:	223f      	movs	r2, #63	; 0x3f
 8003ab4:	409a      	lsls	r2, r3
 8003ab6:	693b      	ldr	r3, [r7, #16]
 8003ab8:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	2200      	movs	r2, #0
 8003abe:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	2201      	movs	r2, #1
 8003ac6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d07d      	beq.n	8003bce <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003ad6:	6878      	ldr	r0, [r7, #4]
 8003ad8:	4798      	blx	r3
        }
        return;
 8003ada:	e078      	b.n	8003bce <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d01c      	beq.n	8003b24 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003af4:	2b00      	cmp	r3, #0
 8003af6:	d108      	bne.n	8003b0a <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003afc:	2b00      	cmp	r3, #0
 8003afe:	d030      	beq.n	8003b62 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b04:	6878      	ldr	r0, [r7, #4]
 8003b06:	4798      	blx	r3
 8003b08:	e02b      	b.n	8003b62 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003b0e:	2b00      	cmp	r3, #0
 8003b10:	d027      	beq.n	8003b62 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003b16:	6878      	ldr	r0, [r7, #4]
 8003b18:	4798      	blx	r3
 8003b1a:	e022      	b.n	8003b62 <HAL_DMA_IRQHandler+0x29e>
 8003b1c:	20000010 	.word	0x20000010
 8003b20:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	d10f      	bne.n	8003b52 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	681a      	ldr	r2, [r3, #0]
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	f022 0210 	bic.w	r2, r2, #16
 8003b40:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	2200      	movs	r2, #0
 8003b46:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	2201      	movs	r2, #1
 8003b4e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	d003      	beq.n	8003b62 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003b5e:	6878      	ldr	r0, [r7, #4]
 8003b60:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d032      	beq.n	8003bd0 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003b6e:	f003 0301 	and.w	r3, r3, #1
 8003b72:	2b00      	cmp	r3, #0
 8003b74:	d022      	beq.n	8003bbc <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	2205      	movs	r2, #5
 8003b7a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	681a      	ldr	r2, [r3, #0]
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	f022 0201 	bic.w	r2, r2, #1
 8003b8c:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003b8e:	68bb      	ldr	r3, [r7, #8]
 8003b90:	3301      	adds	r3, #1
 8003b92:	60bb      	str	r3, [r7, #8]
 8003b94:	697a      	ldr	r2, [r7, #20]
 8003b96:	429a      	cmp	r2, r3
 8003b98:	d307      	bcc.n	8003baa <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	f003 0301 	and.w	r3, r3, #1
 8003ba4:	2b00      	cmp	r3, #0
 8003ba6:	d1f2      	bne.n	8003b8e <HAL_DMA_IRQHandler+0x2ca>
 8003ba8:	e000      	b.n	8003bac <HAL_DMA_IRQHandler+0x2e8>
          break;
 8003baa:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	2200      	movs	r2, #0
 8003bb0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	2201      	movs	r2, #1
 8003bb8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003bc0:	2b00      	cmp	r3, #0
 8003bc2:	d005      	beq.n	8003bd0 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003bc8:	6878      	ldr	r0, [r7, #4]
 8003bca:	4798      	blx	r3
 8003bcc:	e000      	b.n	8003bd0 <HAL_DMA_IRQHandler+0x30c>
        return;
 8003bce:	bf00      	nop
    }
  }
}
 8003bd0:	3718      	adds	r7, #24
 8003bd2:	46bd      	mov	sp, r7
 8003bd4:	bd80      	pop	{r7, pc}
 8003bd6:	bf00      	nop

08003bd8 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003bd8:	b480      	push	{r7}
 8003bda:	b085      	sub	sp, #20
 8003bdc:	af00      	add	r7, sp, #0
 8003bde:	60f8      	str	r0, [r7, #12]
 8003be0:	60b9      	str	r1, [r7, #8]
 8003be2:	607a      	str	r2, [r7, #4]
 8003be4:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003be6:	68fb      	ldr	r3, [r7, #12]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	681a      	ldr	r2, [r3, #0]
 8003bec:	68fb      	ldr	r3, [r7, #12]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003bf4:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	683a      	ldr	r2, [r7, #0]
 8003bfc:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003bfe:	68fb      	ldr	r3, [r7, #12]
 8003c00:	689b      	ldr	r3, [r3, #8]
 8003c02:	2b40      	cmp	r3, #64	; 0x40
 8003c04:	d108      	bne.n	8003c18 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8003c06:	68fb      	ldr	r3, [r7, #12]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	687a      	ldr	r2, [r7, #4]
 8003c0c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	68ba      	ldr	r2, [r7, #8]
 8003c14:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8003c16:	e007      	b.n	8003c28 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	68ba      	ldr	r2, [r7, #8]
 8003c1e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003c20:	68fb      	ldr	r3, [r7, #12]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	687a      	ldr	r2, [r7, #4]
 8003c26:	60da      	str	r2, [r3, #12]
}
 8003c28:	bf00      	nop
 8003c2a:	3714      	adds	r7, #20
 8003c2c:	46bd      	mov	sp, r7
 8003c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c32:	4770      	bx	lr

08003c34 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003c34:	b480      	push	{r7}
 8003c36:	b085      	sub	sp, #20
 8003c38:	af00      	add	r7, sp, #0
 8003c3a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	b2db      	uxtb	r3, r3
 8003c42:	3b10      	subs	r3, #16
 8003c44:	4a14      	ldr	r2, [pc, #80]	; (8003c98 <DMA_CalcBaseAndBitshift+0x64>)
 8003c46:	fba2 2303 	umull	r2, r3, r2, r3
 8003c4a:	091b      	lsrs	r3, r3, #4
 8003c4c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003c4e:	4a13      	ldr	r2, [pc, #76]	; (8003c9c <DMA_CalcBaseAndBitshift+0x68>)
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	4413      	add	r3, r2
 8003c54:	781b      	ldrb	r3, [r3, #0]
 8003c56:	461a      	mov	r2, r3
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	2b03      	cmp	r3, #3
 8003c60:	d909      	bls.n	8003c76 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003c6a:	f023 0303 	bic.w	r3, r3, #3
 8003c6e:	1d1a      	adds	r2, r3, #4
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	659a      	str	r2, [r3, #88]	; 0x58
 8003c74:	e007      	b.n	8003c86 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003c7e:	f023 0303 	bic.w	r3, r3, #3
 8003c82:	687a      	ldr	r2, [r7, #4]
 8003c84:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8003c8a:	4618      	mov	r0, r3
 8003c8c:	3714      	adds	r7, #20
 8003c8e:	46bd      	mov	sp, r7
 8003c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c94:	4770      	bx	lr
 8003c96:	bf00      	nop
 8003c98:	aaaaaaab 	.word	0xaaaaaaab
 8003c9c:	08007300 	.word	0x08007300

08003ca0 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003ca0:	b480      	push	{r7}
 8003ca2:	b085      	sub	sp, #20
 8003ca4:	af00      	add	r7, sp, #0
 8003ca6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003ca8:	2300      	movs	r3, #0
 8003caa:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003cb0:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	699b      	ldr	r3, [r3, #24]
 8003cb6:	2b00      	cmp	r3, #0
 8003cb8:	d11f      	bne.n	8003cfa <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003cba:	68bb      	ldr	r3, [r7, #8]
 8003cbc:	2b03      	cmp	r3, #3
 8003cbe:	d855      	bhi.n	8003d6c <DMA_CheckFifoParam+0xcc>
 8003cc0:	a201      	add	r2, pc, #4	; (adr r2, 8003cc8 <DMA_CheckFifoParam+0x28>)
 8003cc2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003cc6:	bf00      	nop
 8003cc8:	08003cd9 	.word	0x08003cd9
 8003ccc:	08003ceb 	.word	0x08003ceb
 8003cd0:	08003cd9 	.word	0x08003cd9
 8003cd4:	08003d6d 	.word	0x08003d6d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003cdc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	d045      	beq.n	8003d70 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 8003ce4:	2301      	movs	r3, #1
 8003ce6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003ce8:	e042      	b.n	8003d70 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003cee:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003cf2:	d13f      	bne.n	8003d74 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 8003cf4:	2301      	movs	r3, #1
 8003cf6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003cf8:	e03c      	b.n	8003d74 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	699b      	ldr	r3, [r3, #24]
 8003cfe:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003d02:	d121      	bne.n	8003d48 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003d04:	68bb      	ldr	r3, [r7, #8]
 8003d06:	2b03      	cmp	r3, #3
 8003d08:	d836      	bhi.n	8003d78 <DMA_CheckFifoParam+0xd8>
 8003d0a:	a201      	add	r2, pc, #4	; (adr r2, 8003d10 <DMA_CheckFifoParam+0x70>)
 8003d0c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d10:	08003d21 	.word	0x08003d21
 8003d14:	08003d27 	.word	0x08003d27
 8003d18:	08003d21 	.word	0x08003d21
 8003d1c:	08003d39 	.word	0x08003d39
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003d20:	2301      	movs	r3, #1
 8003d22:	73fb      	strb	r3, [r7, #15]
      break;
 8003d24:	e02f      	b.n	8003d86 <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d2a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003d2e:	2b00      	cmp	r3, #0
 8003d30:	d024      	beq.n	8003d7c <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 8003d32:	2301      	movs	r3, #1
 8003d34:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003d36:	e021      	b.n	8003d7c <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d3c:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003d40:	d11e      	bne.n	8003d80 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 8003d42:	2301      	movs	r3, #1
 8003d44:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003d46:	e01b      	b.n	8003d80 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003d48:	68bb      	ldr	r3, [r7, #8]
 8003d4a:	2b02      	cmp	r3, #2
 8003d4c:	d902      	bls.n	8003d54 <DMA_CheckFifoParam+0xb4>
 8003d4e:	2b03      	cmp	r3, #3
 8003d50:	d003      	beq.n	8003d5a <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003d52:	e018      	b.n	8003d86 <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 8003d54:	2301      	movs	r3, #1
 8003d56:	73fb      	strb	r3, [r7, #15]
      break;
 8003d58:	e015      	b.n	8003d86 <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d5e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	d00e      	beq.n	8003d84 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 8003d66:	2301      	movs	r3, #1
 8003d68:	73fb      	strb	r3, [r7, #15]
      break;
 8003d6a:	e00b      	b.n	8003d84 <DMA_CheckFifoParam+0xe4>
      break;
 8003d6c:	bf00      	nop
 8003d6e:	e00a      	b.n	8003d86 <DMA_CheckFifoParam+0xe6>
      break;
 8003d70:	bf00      	nop
 8003d72:	e008      	b.n	8003d86 <DMA_CheckFifoParam+0xe6>
      break;
 8003d74:	bf00      	nop
 8003d76:	e006      	b.n	8003d86 <DMA_CheckFifoParam+0xe6>
      break;
 8003d78:	bf00      	nop
 8003d7a:	e004      	b.n	8003d86 <DMA_CheckFifoParam+0xe6>
      break;
 8003d7c:	bf00      	nop
 8003d7e:	e002      	b.n	8003d86 <DMA_CheckFifoParam+0xe6>
      break;   
 8003d80:	bf00      	nop
 8003d82:	e000      	b.n	8003d86 <DMA_CheckFifoParam+0xe6>
      break;
 8003d84:	bf00      	nop
    }
  } 
  
  return status; 
 8003d86:	7bfb      	ldrb	r3, [r7, #15]
}
 8003d88:	4618      	mov	r0, r3
 8003d8a:	3714      	adds	r7, #20
 8003d8c:	46bd      	mov	sp, r7
 8003d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d92:	4770      	bx	lr

08003d94 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003d94:	b480      	push	{r7}
 8003d96:	b089      	sub	sp, #36	; 0x24
 8003d98:	af00      	add	r7, sp, #0
 8003d9a:	6078      	str	r0, [r7, #4]
 8003d9c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003d9e:	2300      	movs	r3, #0
 8003da0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003da2:	2300      	movs	r3, #0
 8003da4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003da6:	2300      	movs	r3, #0
 8003da8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003daa:	2300      	movs	r3, #0
 8003dac:	61fb      	str	r3, [r7, #28]
 8003dae:	e159      	b.n	8004064 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003db0:	2201      	movs	r2, #1
 8003db2:	69fb      	ldr	r3, [r7, #28]
 8003db4:	fa02 f303 	lsl.w	r3, r2, r3
 8003db8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003dba:	683b      	ldr	r3, [r7, #0]
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	697a      	ldr	r2, [r7, #20]
 8003dc0:	4013      	ands	r3, r2
 8003dc2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003dc4:	693a      	ldr	r2, [r7, #16]
 8003dc6:	697b      	ldr	r3, [r7, #20]
 8003dc8:	429a      	cmp	r2, r3
 8003dca:	f040 8148 	bne.w	800405e <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003dce:	683b      	ldr	r3, [r7, #0]
 8003dd0:	685b      	ldr	r3, [r3, #4]
 8003dd2:	2b01      	cmp	r3, #1
 8003dd4:	d00b      	beq.n	8003dee <HAL_GPIO_Init+0x5a>
 8003dd6:	683b      	ldr	r3, [r7, #0]
 8003dd8:	685b      	ldr	r3, [r3, #4]
 8003dda:	2b02      	cmp	r3, #2
 8003ddc:	d007      	beq.n	8003dee <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003dde:	683b      	ldr	r3, [r7, #0]
 8003de0:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003de2:	2b11      	cmp	r3, #17
 8003de4:	d003      	beq.n	8003dee <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003de6:	683b      	ldr	r3, [r7, #0]
 8003de8:	685b      	ldr	r3, [r3, #4]
 8003dea:	2b12      	cmp	r3, #18
 8003dec:	d130      	bne.n	8003e50 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	689b      	ldr	r3, [r3, #8]
 8003df2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003df4:	69fb      	ldr	r3, [r7, #28]
 8003df6:	005b      	lsls	r3, r3, #1
 8003df8:	2203      	movs	r2, #3
 8003dfa:	fa02 f303 	lsl.w	r3, r2, r3
 8003dfe:	43db      	mvns	r3, r3
 8003e00:	69ba      	ldr	r2, [r7, #24]
 8003e02:	4013      	ands	r3, r2
 8003e04:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003e06:	683b      	ldr	r3, [r7, #0]
 8003e08:	68da      	ldr	r2, [r3, #12]
 8003e0a:	69fb      	ldr	r3, [r7, #28]
 8003e0c:	005b      	lsls	r3, r3, #1
 8003e0e:	fa02 f303 	lsl.w	r3, r2, r3
 8003e12:	69ba      	ldr	r2, [r7, #24]
 8003e14:	4313      	orrs	r3, r2
 8003e16:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	69ba      	ldr	r2, [r7, #24]
 8003e1c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	685b      	ldr	r3, [r3, #4]
 8003e22:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003e24:	2201      	movs	r2, #1
 8003e26:	69fb      	ldr	r3, [r7, #28]
 8003e28:	fa02 f303 	lsl.w	r3, r2, r3
 8003e2c:	43db      	mvns	r3, r3
 8003e2e:	69ba      	ldr	r2, [r7, #24]
 8003e30:	4013      	ands	r3, r2
 8003e32:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8003e34:	683b      	ldr	r3, [r7, #0]
 8003e36:	685b      	ldr	r3, [r3, #4]
 8003e38:	091b      	lsrs	r3, r3, #4
 8003e3a:	f003 0201 	and.w	r2, r3, #1
 8003e3e:	69fb      	ldr	r3, [r7, #28]
 8003e40:	fa02 f303 	lsl.w	r3, r2, r3
 8003e44:	69ba      	ldr	r2, [r7, #24]
 8003e46:	4313      	orrs	r3, r2
 8003e48:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	69ba      	ldr	r2, [r7, #24]
 8003e4e:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	68db      	ldr	r3, [r3, #12]
 8003e54:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003e56:	69fb      	ldr	r3, [r7, #28]
 8003e58:	005b      	lsls	r3, r3, #1
 8003e5a:	2203      	movs	r2, #3
 8003e5c:	fa02 f303 	lsl.w	r3, r2, r3
 8003e60:	43db      	mvns	r3, r3
 8003e62:	69ba      	ldr	r2, [r7, #24]
 8003e64:	4013      	ands	r3, r2
 8003e66:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003e68:	683b      	ldr	r3, [r7, #0]
 8003e6a:	689a      	ldr	r2, [r3, #8]
 8003e6c:	69fb      	ldr	r3, [r7, #28]
 8003e6e:	005b      	lsls	r3, r3, #1
 8003e70:	fa02 f303 	lsl.w	r3, r2, r3
 8003e74:	69ba      	ldr	r2, [r7, #24]
 8003e76:	4313      	orrs	r3, r2
 8003e78:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	69ba      	ldr	r2, [r7, #24]
 8003e7e:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003e80:	683b      	ldr	r3, [r7, #0]
 8003e82:	685b      	ldr	r3, [r3, #4]
 8003e84:	2b02      	cmp	r3, #2
 8003e86:	d003      	beq.n	8003e90 <HAL_GPIO_Init+0xfc>
 8003e88:	683b      	ldr	r3, [r7, #0]
 8003e8a:	685b      	ldr	r3, [r3, #4]
 8003e8c:	2b12      	cmp	r3, #18
 8003e8e:	d123      	bne.n	8003ed8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003e90:	69fb      	ldr	r3, [r7, #28]
 8003e92:	08da      	lsrs	r2, r3, #3
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	3208      	adds	r2, #8
 8003e98:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003e9c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003e9e:	69fb      	ldr	r3, [r7, #28]
 8003ea0:	f003 0307 	and.w	r3, r3, #7
 8003ea4:	009b      	lsls	r3, r3, #2
 8003ea6:	220f      	movs	r2, #15
 8003ea8:	fa02 f303 	lsl.w	r3, r2, r3
 8003eac:	43db      	mvns	r3, r3
 8003eae:	69ba      	ldr	r2, [r7, #24]
 8003eb0:	4013      	ands	r3, r2
 8003eb2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003eb4:	683b      	ldr	r3, [r7, #0]
 8003eb6:	691a      	ldr	r2, [r3, #16]
 8003eb8:	69fb      	ldr	r3, [r7, #28]
 8003eba:	f003 0307 	and.w	r3, r3, #7
 8003ebe:	009b      	lsls	r3, r3, #2
 8003ec0:	fa02 f303 	lsl.w	r3, r2, r3
 8003ec4:	69ba      	ldr	r2, [r7, #24]
 8003ec6:	4313      	orrs	r3, r2
 8003ec8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003eca:	69fb      	ldr	r3, [r7, #28]
 8003ecc:	08da      	lsrs	r2, r3, #3
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	3208      	adds	r2, #8
 8003ed2:	69b9      	ldr	r1, [r7, #24]
 8003ed4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003ede:	69fb      	ldr	r3, [r7, #28]
 8003ee0:	005b      	lsls	r3, r3, #1
 8003ee2:	2203      	movs	r2, #3
 8003ee4:	fa02 f303 	lsl.w	r3, r2, r3
 8003ee8:	43db      	mvns	r3, r3
 8003eea:	69ba      	ldr	r2, [r7, #24]
 8003eec:	4013      	ands	r3, r2
 8003eee:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003ef0:	683b      	ldr	r3, [r7, #0]
 8003ef2:	685b      	ldr	r3, [r3, #4]
 8003ef4:	f003 0203 	and.w	r2, r3, #3
 8003ef8:	69fb      	ldr	r3, [r7, #28]
 8003efa:	005b      	lsls	r3, r3, #1
 8003efc:	fa02 f303 	lsl.w	r3, r2, r3
 8003f00:	69ba      	ldr	r2, [r7, #24]
 8003f02:	4313      	orrs	r3, r2
 8003f04:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	69ba      	ldr	r2, [r7, #24]
 8003f0a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003f0c:	683b      	ldr	r3, [r7, #0]
 8003f0e:	685b      	ldr	r3, [r3, #4]
 8003f10:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	f000 80a2 	beq.w	800405e <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003f1a:	2300      	movs	r3, #0
 8003f1c:	60fb      	str	r3, [r7, #12]
 8003f1e:	4b56      	ldr	r3, [pc, #344]	; (8004078 <HAL_GPIO_Init+0x2e4>)
 8003f20:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f22:	4a55      	ldr	r2, [pc, #340]	; (8004078 <HAL_GPIO_Init+0x2e4>)
 8003f24:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003f28:	6453      	str	r3, [r2, #68]	; 0x44
 8003f2a:	4b53      	ldr	r3, [pc, #332]	; (8004078 <HAL_GPIO_Init+0x2e4>)
 8003f2c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f2e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003f32:	60fb      	str	r3, [r7, #12]
 8003f34:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003f36:	4a51      	ldr	r2, [pc, #324]	; (800407c <HAL_GPIO_Init+0x2e8>)
 8003f38:	69fb      	ldr	r3, [r7, #28]
 8003f3a:	089b      	lsrs	r3, r3, #2
 8003f3c:	3302      	adds	r3, #2
 8003f3e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003f42:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003f44:	69fb      	ldr	r3, [r7, #28]
 8003f46:	f003 0303 	and.w	r3, r3, #3
 8003f4a:	009b      	lsls	r3, r3, #2
 8003f4c:	220f      	movs	r2, #15
 8003f4e:	fa02 f303 	lsl.w	r3, r2, r3
 8003f52:	43db      	mvns	r3, r3
 8003f54:	69ba      	ldr	r2, [r7, #24]
 8003f56:	4013      	ands	r3, r2
 8003f58:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	4a48      	ldr	r2, [pc, #288]	; (8004080 <HAL_GPIO_Init+0x2ec>)
 8003f5e:	4293      	cmp	r3, r2
 8003f60:	d019      	beq.n	8003f96 <HAL_GPIO_Init+0x202>
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	4a47      	ldr	r2, [pc, #284]	; (8004084 <HAL_GPIO_Init+0x2f0>)
 8003f66:	4293      	cmp	r3, r2
 8003f68:	d013      	beq.n	8003f92 <HAL_GPIO_Init+0x1fe>
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	4a46      	ldr	r2, [pc, #280]	; (8004088 <HAL_GPIO_Init+0x2f4>)
 8003f6e:	4293      	cmp	r3, r2
 8003f70:	d00d      	beq.n	8003f8e <HAL_GPIO_Init+0x1fa>
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	4a45      	ldr	r2, [pc, #276]	; (800408c <HAL_GPIO_Init+0x2f8>)
 8003f76:	4293      	cmp	r3, r2
 8003f78:	d007      	beq.n	8003f8a <HAL_GPIO_Init+0x1f6>
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	4a44      	ldr	r2, [pc, #272]	; (8004090 <HAL_GPIO_Init+0x2fc>)
 8003f7e:	4293      	cmp	r3, r2
 8003f80:	d101      	bne.n	8003f86 <HAL_GPIO_Init+0x1f2>
 8003f82:	2304      	movs	r3, #4
 8003f84:	e008      	b.n	8003f98 <HAL_GPIO_Init+0x204>
 8003f86:	2307      	movs	r3, #7
 8003f88:	e006      	b.n	8003f98 <HAL_GPIO_Init+0x204>
 8003f8a:	2303      	movs	r3, #3
 8003f8c:	e004      	b.n	8003f98 <HAL_GPIO_Init+0x204>
 8003f8e:	2302      	movs	r3, #2
 8003f90:	e002      	b.n	8003f98 <HAL_GPIO_Init+0x204>
 8003f92:	2301      	movs	r3, #1
 8003f94:	e000      	b.n	8003f98 <HAL_GPIO_Init+0x204>
 8003f96:	2300      	movs	r3, #0
 8003f98:	69fa      	ldr	r2, [r7, #28]
 8003f9a:	f002 0203 	and.w	r2, r2, #3
 8003f9e:	0092      	lsls	r2, r2, #2
 8003fa0:	4093      	lsls	r3, r2
 8003fa2:	69ba      	ldr	r2, [r7, #24]
 8003fa4:	4313      	orrs	r3, r2
 8003fa6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003fa8:	4934      	ldr	r1, [pc, #208]	; (800407c <HAL_GPIO_Init+0x2e8>)
 8003faa:	69fb      	ldr	r3, [r7, #28]
 8003fac:	089b      	lsrs	r3, r3, #2
 8003fae:	3302      	adds	r3, #2
 8003fb0:	69ba      	ldr	r2, [r7, #24]
 8003fb2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003fb6:	4b37      	ldr	r3, [pc, #220]	; (8004094 <HAL_GPIO_Init+0x300>)
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003fbc:	693b      	ldr	r3, [r7, #16]
 8003fbe:	43db      	mvns	r3, r3
 8003fc0:	69ba      	ldr	r2, [r7, #24]
 8003fc2:	4013      	ands	r3, r2
 8003fc4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003fc6:	683b      	ldr	r3, [r7, #0]
 8003fc8:	685b      	ldr	r3, [r3, #4]
 8003fca:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003fce:	2b00      	cmp	r3, #0
 8003fd0:	d003      	beq.n	8003fda <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8003fd2:	69ba      	ldr	r2, [r7, #24]
 8003fd4:	693b      	ldr	r3, [r7, #16]
 8003fd6:	4313      	orrs	r3, r2
 8003fd8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003fda:	4a2e      	ldr	r2, [pc, #184]	; (8004094 <HAL_GPIO_Init+0x300>)
 8003fdc:	69bb      	ldr	r3, [r7, #24]
 8003fde:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8003fe0:	4b2c      	ldr	r3, [pc, #176]	; (8004094 <HAL_GPIO_Init+0x300>)
 8003fe2:	685b      	ldr	r3, [r3, #4]
 8003fe4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003fe6:	693b      	ldr	r3, [r7, #16]
 8003fe8:	43db      	mvns	r3, r3
 8003fea:	69ba      	ldr	r2, [r7, #24]
 8003fec:	4013      	ands	r3, r2
 8003fee:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003ff0:	683b      	ldr	r3, [r7, #0]
 8003ff2:	685b      	ldr	r3, [r3, #4]
 8003ff4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003ff8:	2b00      	cmp	r3, #0
 8003ffa:	d003      	beq.n	8004004 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8003ffc:	69ba      	ldr	r2, [r7, #24]
 8003ffe:	693b      	ldr	r3, [r7, #16]
 8004000:	4313      	orrs	r3, r2
 8004002:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004004:	4a23      	ldr	r2, [pc, #140]	; (8004094 <HAL_GPIO_Init+0x300>)
 8004006:	69bb      	ldr	r3, [r7, #24]
 8004008:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800400a:	4b22      	ldr	r3, [pc, #136]	; (8004094 <HAL_GPIO_Init+0x300>)
 800400c:	689b      	ldr	r3, [r3, #8]
 800400e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004010:	693b      	ldr	r3, [r7, #16]
 8004012:	43db      	mvns	r3, r3
 8004014:	69ba      	ldr	r2, [r7, #24]
 8004016:	4013      	ands	r3, r2
 8004018:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800401a:	683b      	ldr	r3, [r7, #0]
 800401c:	685b      	ldr	r3, [r3, #4]
 800401e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004022:	2b00      	cmp	r3, #0
 8004024:	d003      	beq.n	800402e <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8004026:	69ba      	ldr	r2, [r7, #24]
 8004028:	693b      	ldr	r3, [r7, #16]
 800402a:	4313      	orrs	r3, r2
 800402c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800402e:	4a19      	ldr	r2, [pc, #100]	; (8004094 <HAL_GPIO_Init+0x300>)
 8004030:	69bb      	ldr	r3, [r7, #24]
 8004032:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004034:	4b17      	ldr	r3, [pc, #92]	; (8004094 <HAL_GPIO_Init+0x300>)
 8004036:	68db      	ldr	r3, [r3, #12]
 8004038:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800403a:	693b      	ldr	r3, [r7, #16]
 800403c:	43db      	mvns	r3, r3
 800403e:	69ba      	ldr	r2, [r7, #24]
 8004040:	4013      	ands	r3, r2
 8004042:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8004044:	683b      	ldr	r3, [r7, #0]
 8004046:	685b      	ldr	r3, [r3, #4]
 8004048:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800404c:	2b00      	cmp	r3, #0
 800404e:	d003      	beq.n	8004058 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8004050:	69ba      	ldr	r2, [r7, #24]
 8004052:	693b      	ldr	r3, [r7, #16]
 8004054:	4313      	orrs	r3, r2
 8004056:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004058:	4a0e      	ldr	r2, [pc, #56]	; (8004094 <HAL_GPIO_Init+0x300>)
 800405a:	69bb      	ldr	r3, [r7, #24]
 800405c:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800405e:	69fb      	ldr	r3, [r7, #28]
 8004060:	3301      	adds	r3, #1
 8004062:	61fb      	str	r3, [r7, #28]
 8004064:	69fb      	ldr	r3, [r7, #28]
 8004066:	2b0f      	cmp	r3, #15
 8004068:	f67f aea2 	bls.w	8003db0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800406c:	bf00      	nop
 800406e:	3724      	adds	r7, #36	; 0x24
 8004070:	46bd      	mov	sp, r7
 8004072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004076:	4770      	bx	lr
 8004078:	40023800 	.word	0x40023800
 800407c:	40013800 	.word	0x40013800
 8004080:	40020000 	.word	0x40020000
 8004084:	40020400 	.word	0x40020400
 8004088:	40020800 	.word	0x40020800
 800408c:	40020c00 	.word	0x40020c00
 8004090:	40021000 	.word	0x40021000
 8004094:	40013c00 	.word	0x40013c00

08004098 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004098:	b480      	push	{r7}
 800409a:	b085      	sub	sp, #20
 800409c:	af00      	add	r7, sp, #0
 800409e:	6078      	str	r0, [r7, #4]
 80040a0:	460b      	mov	r3, r1
 80040a2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	691a      	ldr	r2, [r3, #16]
 80040a8:	887b      	ldrh	r3, [r7, #2]
 80040aa:	4013      	ands	r3, r2
 80040ac:	2b00      	cmp	r3, #0
 80040ae:	d002      	beq.n	80040b6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80040b0:	2301      	movs	r3, #1
 80040b2:	73fb      	strb	r3, [r7, #15]
 80040b4:	e001      	b.n	80040ba <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80040b6:	2300      	movs	r3, #0
 80040b8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80040ba:	7bfb      	ldrb	r3, [r7, #15]
}
 80040bc:	4618      	mov	r0, r3
 80040be:	3714      	adds	r7, #20
 80040c0:	46bd      	mov	sp, r7
 80040c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040c6:	4770      	bx	lr

080040c8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80040c8:	b480      	push	{r7}
 80040ca:	b083      	sub	sp, #12
 80040cc:	af00      	add	r7, sp, #0
 80040ce:	6078      	str	r0, [r7, #4]
 80040d0:	460b      	mov	r3, r1
 80040d2:	807b      	strh	r3, [r7, #2]
 80040d4:	4613      	mov	r3, r2
 80040d6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80040d8:	787b      	ldrb	r3, [r7, #1]
 80040da:	2b00      	cmp	r3, #0
 80040dc:	d003      	beq.n	80040e6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80040de:	887a      	ldrh	r2, [r7, #2]
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80040e4:	e003      	b.n	80040ee <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80040e6:	887b      	ldrh	r3, [r7, #2]
 80040e8:	041a      	lsls	r2, r3, #16
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	619a      	str	r2, [r3, #24]
}
 80040ee:	bf00      	nop
 80040f0:	370c      	adds	r7, #12
 80040f2:	46bd      	mov	sp, r7
 80040f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040f8:	4770      	bx	lr
	...

080040fc <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80040fc:	b580      	push	{r7, lr}
 80040fe:	b086      	sub	sp, #24
 8004100:	af00      	add	r7, sp, #0
 8004102:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	2b00      	cmp	r3, #0
 8004108:	d101      	bne.n	800410e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800410a:	2301      	movs	r3, #1
 800410c:	e25b      	b.n	80045c6 <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	f003 0301 	and.w	r3, r3, #1
 8004116:	2b00      	cmp	r3, #0
 8004118:	d075      	beq.n	8004206 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800411a:	4ba3      	ldr	r3, [pc, #652]	; (80043a8 <HAL_RCC_OscConfig+0x2ac>)
 800411c:	689b      	ldr	r3, [r3, #8]
 800411e:	f003 030c 	and.w	r3, r3, #12
 8004122:	2b04      	cmp	r3, #4
 8004124:	d00c      	beq.n	8004140 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004126:	4ba0      	ldr	r3, [pc, #640]	; (80043a8 <HAL_RCC_OscConfig+0x2ac>)
 8004128:	689b      	ldr	r3, [r3, #8]
 800412a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800412e:	2b08      	cmp	r3, #8
 8004130:	d112      	bne.n	8004158 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004132:	4b9d      	ldr	r3, [pc, #628]	; (80043a8 <HAL_RCC_OscConfig+0x2ac>)
 8004134:	685b      	ldr	r3, [r3, #4]
 8004136:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800413a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800413e:	d10b      	bne.n	8004158 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004140:	4b99      	ldr	r3, [pc, #612]	; (80043a8 <HAL_RCC_OscConfig+0x2ac>)
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004148:	2b00      	cmp	r3, #0
 800414a:	d05b      	beq.n	8004204 <HAL_RCC_OscConfig+0x108>
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	685b      	ldr	r3, [r3, #4]
 8004150:	2b00      	cmp	r3, #0
 8004152:	d157      	bne.n	8004204 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004154:	2301      	movs	r3, #1
 8004156:	e236      	b.n	80045c6 <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	685b      	ldr	r3, [r3, #4]
 800415c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004160:	d106      	bne.n	8004170 <HAL_RCC_OscConfig+0x74>
 8004162:	4b91      	ldr	r3, [pc, #580]	; (80043a8 <HAL_RCC_OscConfig+0x2ac>)
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	4a90      	ldr	r2, [pc, #576]	; (80043a8 <HAL_RCC_OscConfig+0x2ac>)
 8004168:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800416c:	6013      	str	r3, [r2, #0]
 800416e:	e01d      	b.n	80041ac <HAL_RCC_OscConfig+0xb0>
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	685b      	ldr	r3, [r3, #4]
 8004174:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004178:	d10c      	bne.n	8004194 <HAL_RCC_OscConfig+0x98>
 800417a:	4b8b      	ldr	r3, [pc, #556]	; (80043a8 <HAL_RCC_OscConfig+0x2ac>)
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	4a8a      	ldr	r2, [pc, #552]	; (80043a8 <HAL_RCC_OscConfig+0x2ac>)
 8004180:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004184:	6013      	str	r3, [r2, #0]
 8004186:	4b88      	ldr	r3, [pc, #544]	; (80043a8 <HAL_RCC_OscConfig+0x2ac>)
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	4a87      	ldr	r2, [pc, #540]	; (80043a8 <HAL_RCC_OscConfig+0x2ac>)
 800418c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004190:	6013      	str	r3, [r2, #0]
 8004192:	e00b      	b.n	80041ac <HAL_RCC_OscConfig+0xb0>
 8004194:	4b84      	ldr	r3, [pc, #528]	; (80043a8 <HAL_RCC_OscConfig+0x2ac>)
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	4a83      	ldr	r2, [pc, #524]	; (80043a8 <HAL_RCC_OscConfig+0x2ac>)
 800419a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800419e:	6013      	str	r3, [r2, #0]
 80041a0:	4b81      	ldr	r3, [pc, #516]	; (80043a8 <HAL_RCC_OscConfig+0x2ac>)
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	4a80      	ldr	r2, [pc, #512]	; (80043a8 <HAL_RCC_OscConfig+0x2ac>)
 80041a6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80041aa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	685b      	ldr	r3, [r3, #4]
 80041b0:	2b00      	cmp	r3, #0
 80041b2:	d013      	beq.n	80041dc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80041b4:	f7fe fc06 	bl	80029c4 <HAL_GetTick>
 80041b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80041ba:	e008      	b.n	80041ce <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80041bc:	f7fe fc02 	bl	80029c4 <HAL_GetTick>
 80041c0:	4602      	mov	r2, r0
 80041c2:	693b      	ldr	r3, [r7, #16]
 80041c4:	1ad3      	subs	r3, r2, r3
 80041c6:	2b64      	cmp	r3, #100	; 0x64
 80041c8:	d901      	bls.n	80041ce <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80041ca:	2303      	movs	r3, #3
 80041cc:	e1fb      	b.n	80045c6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80041ce:	4b76      	ldr	r3, [pc, #472]	; (80043a8 <HAL_RCC_OscConfig+0x2ac>)
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	d0f0      	beq.n	80041bc <HAL_RCC_OscConfig+0xc0>
 80041da:	e014      	b.n	8004206 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80041dc:	f7fe fbf2 	bl	80029c4 <HAL_GetTick>
 80041e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80041e2:	e008      	b.n	80041f6 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80041e4:	f7fe fbee 	bl	80029c4 <HAL_GetTick>
 80041e8:	4602      	mov	r2, r0
 80041ea:	693b      	ldr	r3, [r7, #16]
 80041ec:	1ad3      	subs	r3, r2, r3
 80041ee:	2b64      	cmp	r3, #100	; 0x64
 80041f0:	d901      	bls.n	80041f6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80041f2:	2303      	movs	r3, #3
 80041f4:	e1e7      	b.n	80045c6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80041f6:	4b6c      	ldr	r3, [pc, #432]	; (80043a8 <HAL_RCC_OscConfig+0x2ac>)
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80041fe:	2b00      	cmp	r3, #0
 8004200:	d1f0      	bne.n	80041e4 <HAL_RCC_OscConfig+0xe8>
 8004202:	e000      	b.n	8004206 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004204:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	f003 0302 	and.w	r3, r3, #2
 800420e:	2b00      	cmp	r3, #0
 8004210:	d063      	beq.n	80042da <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004212:	4b65      	ldr	r3, [pc, #404]	; (80043a8 <HAL_RCC_OscConfig+0x2ac>)
 8004214:	689b      	ldr	r3, [r3, #8]
 8004216:	f003 030c 	and.w	r3, r3, #12
 800421a:	2b00      	cmp	r3, #0
 800421c:	d00b      	beq.n	8004236 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800421e:	4b62      	ldr	r3, [pc, #392]	; (80043a8 <HAL_RCC_OscConfig+0x2ac>)
 8004220:	689b      	ldr	r3, [r3, #8]
 8004222:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004226:	2b08      	cmp	r3, #8
 8004228:	d11c      	bne.n	8004264 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800422a:	4b5f      	ldr	r3, [pc, #380]	; (80043a8 <HAL_RCC_OscConfig+0x2ac>)
 800422c:	685b      	ldr	r3, [r3, #4]
 800422e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004232:	2b00      	cmp	r3, #0
 8004234:	d116      	bne.n	8004264 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004236:	4b5c      	ldr	r3, [pc, #368]	; (80043a8 <HAL_RCC_OscConfig+0x2ac>)
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	f003 0302 	and.w	r3, r3, #2
 800423e:	2b00      	cmp	r3, #0
 8004240:	d005      	beq.n	800424e <HAL_RCC_OscConfig+0x152>
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	68db      	ldr	r3, [r3, #12]
 8004246:	2b01      	cmp	r3, #1
 8004248:	d001      	beq.n	800424e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800424a:	2301      	movs	r3, #1
 800424c:	e1bb      	b.n	80045c6 <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800424e:	4b56      	ldr	r3, [pc, #344]	; (80043a8 <HAL_RCC_OscConfig+0x2ac>)
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	691b      	ldr	r3, [r3, #16]
 800425a:	00db      	lsls	r3, r3, #3
 800425c:	4952      	ldr	r1, [pc, #328]	; (80043a8 <HAL_RCC_OscConfig+0x2ac>)
 800425e:	4313      	orrs	r3, r2
 8004260:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004262:	e03a      	b.n	80042da <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	68db      	ldr	r3, [r3, #12]
 8004268:	2b00      	cmp	r3, #0
 800426a:	d020      	beq.n	80042ae <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800426c:	4b4f      	ldr	r3, [pc, #316]	; (80043ac <HAL_RCC_OscConfig+0x2b0>)
 800426e:	2201      	movs	r2, #1
 8004270:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004272:	f7fe fba7 	bl	80029c4 <HAL_GetTick>
 8004276:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004278:	e008      	b.n	800428c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800427a:	f7fe fba3 	bl	80029c4 <HAL_GetTick>
 800427e:	4602      	mov	r2, r0
 8004280:	693b      	ldr	r3, [r7, #16]
 8004282:	1ad3      	subs	r3, r2, r3
 8004284:	2b02      	cmp	r3, #2
 8004286:	d901      	bls.n	800428c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004288:	2303      	movs	r3, #3
 800428a:	e19c      	b.n	80045c6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800428c:	4b46      	ldr	r3, [pc, #280]	; (80043a8 <HAL_RCC_OscConfig+0x2ac>)
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	f003 0302 	and.w	r3, r3, #2
 8004294:	2b00      	cmp	r3, #0
 8004296:	d0f0      	beq.n	800427a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004298:	4b43      	ldr	r3, [pc, #268]	; (80043a8 <HAL_RCC_OscConfig+0x2ac>)
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	691b      	ldr	r3, [r3, #16]
 80042a4:	00db      	lsls	r3, r3, #3
 80042a6:	4940      	ldr	r1, [pc, #256]	; (80043a8 <HAL_RCC_OscConfig+0x2ac>)
 80042a8:	4313      	orrs	r3, r2
 80042aa:	600b      	str	r3, [r1, #0]
 80042ac:	e015      	b.n	80042da <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80042ae:	4b3f      	ldr	r3, [pc, #252]	; (80043ac <HAL_RCC_OscConfig+0x2b0>)
 80042b0:	2200      	movs	r2, #0
 80042b2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80042b4:	f7fe fb86 	bl	80029c4 <HAL_GetTick>
 80042b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80042ba:	e008      	b.n	80042ce <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80042bc:	f7fe fb82 	bl	80029c4 <HAL_GetTick>
 80042c0:	4602      	mov	r2, r0
 80042c2:	693b      	ldr	r3, [r7, #16]
 80042c4:	1ad3      	subs	r3, r2, r3
 80042c6:	2b02      	cmp	r3, #2
 80042c8:	d901      	bls.n	80042ce <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80042ca:	2303      	movs	r3, #3
 80042cc:	e17b      	b.n	80045c6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80042ce:	4b36      	ldr	r3, [pc, #216]	; (80043a8 <HAL_RCC_OscConfig+0x2ac>)
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	f003 0302 	and.w	r3, r3, #2
 80042d6:	2b00      	cmp	r3, #0
 80042d8:	d1f0      	bne.n	80042bc <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	f003 0308 	and.w	r3, r3, #8
 80042e2:	2b00      	cmp	r3, #0
 80042e4:	d030      	beq.n	8004348 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	695b      	ldr	r3, [r3, #20]
 80042ea:	2b00      	cmp	r3, #0
 80042ec:	d016      	beq.n	800431c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80042ee:	4b30      	ldr	r3, [pc, #192]	; (80043b0 <HAL_RCC_OscConfig+0x2b4>)
 80042f0:	2201      	movs	r2, #1
 80042f2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80042f4:	f7fe fb66 	bl	80029c4 <HAL_GetTick>
 80042f8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80042fa:	e008      	b.n	800430e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80042fc:	f7fe fb62 	bl	80029c4 <HAL_GetTick>
 8004300:	4602      	mov	r2, r0
 8004302:	693b      	ldr	r3, [r7, #16]
 8004304:	1ad3      	subs	r3, r2, r3
 8004306:	2b02      	cmp	r3, #2
 8004308:	d901      	bls.n	800430e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800430a:	2303      	movs	r3, #3
 800430c:	e15b      	b.n	80045c6 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800430e:	4b26      	ldr	r3, [pc, #152]	; (80043a8 <HAL_RCC_OscConfig+0x2ac>)
 8004310:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004312:	f003 0302 	and.w	r3, r3, #2
 8004316:	2b00      	cmp	r3, #0
 8004318:	d0f0      	beq.n	80042fc <HAL_RCC_OscConfig+0x200>
 800431a:	e015      	b.n	8004348 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800431c:	4b24      	ldr	r3, [pc, #144]	; (80043b0 <HAL_RCC_OscConfig+0x2b4>)
 800431e:	2200      	movs	r2, #0
 8004320:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004322:	f7fe fb4f 	bl	80029c4 <HAL_GetTick>
 8004326:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004328:	e008      	b.n	800433c <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800432a:	f7fe fb4b 	bl	80029c4 <HAL_GetTick>
 800432e:	4602      	mov	r2, r0
 8004330:	693b      	ldr	r3, [r7, #16]
 8004332:	1ad3      	subs	r3, r2, r3
 8004334:	2b02      	cmp	r3, #2
 8004336:	d901      	bls.n	800433c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8004338:	2303      	movs	r3, #3
 800433a:	e144      	b.n	80045c6 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800433c:	4b1a      	ldr	r3, [pc, #104]	; (80043a8 <HAL_RCC_OscConfig+0x2ac>)
 800433e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004340:	f003 0302 	and.w	r3, r3, #2
 8004344:	2b00      	cmp	r3, #0
 8004346:	d1f0      	bne.n	800432a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	f003 0304 	and.w	r3, r3, #4
 8004350:	2b00      	cmp	r3, #0
 8004352:	f000 80a0 	beq.w	8004496 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004356:	2300      	movs	r3, #0
 8004358:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800435a:	4b13      	ldr	r3, [pc, #76]	; (80043a8 <HAL_RCC_OscConfig+0x2ac>)
 800435c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800435e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004362:	2b00      	cmp	r3, #0
 8004364:	d10f      	bne.n	8004386 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004366:	2300      	movs	r3, #0
 8004368:	60bb      	str	r3, [r7, #8]
 800436a:	4b0f      	ldr	r3, [pc, #60]	; (80043a8 <HAL_RCC_OscConfig+0x2ac>)
 800436c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800436e:	4a0e      	ldr	r2, [pc, #56]	; (80043a8 <HAL_RCC_OscConfig+0x2ac>)
 8004370:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004374:	6413      	str	r3, [r2, #64]	; 0x40
 8004376:	4b0c      	ldr	r3, [pc, #48]	; (80043a8 <HAL_RCC_OscConfig+0x2ac>)
 8004378:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800437a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800437e:	60bb      	str	r3, [r7, #8]
 8004380:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004382:	2301      	movs	r3, #1
 8004384:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004386:	4b0b      	ldr	r3, [pc, #44]	; (80043b4 <HAL_RCC_OscConfig+0x2b8>)
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800438e:	2b00      	cmp	r3, #0
 8004390:	d121      	bne.n	80043d6 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004392:	4b08      	ldr	r3, [pc, #32]	; (80043b4 <HAL_RCC_OscConfig+0x2b8>)
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	4a07      	ldr	r2, [pc, #28]	; (80043b4 <HAL_RCC_OscConfig+0x2b8>)
 8004398:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800439c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800439e:	f7fe fb11 	bl	80029c4 <HAL_GetTick>
 80043a2:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80043a4:	e011      	b.n	80043ca <HAL_RCC_OscConfig+0x2ce>
 80043a6:	bf00      	nop
 80043a8:	40023800 	.word	0x40023800
 80043ac:	42470000 	.word	0x42470000
 80043b0:	42470e80 	.word	0x42470e80
 80043b4:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80043b8:	f7fe fb04 	bl	80029c4 <HAL_GetTick>
 80043bc:	4602      	mov	r2, r0
 80043be:	693b      	ldr	r3, [r7, #16]
 80043c0:	1ad3      	subs	r3, r2, r3
 80043c2:	2b02      	cmp	r3, #2
 80043c4:	d901      	bls.n	80043ca <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 80043c6:	2303      	movs	r3, #3
 80043c8:	e0fd      	b.n	80045c6 <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80043ca:	4b81      	ldr	r3, [pc, #516]	; (80045d0 <HAL_RCC_OscConfig+0x4d4>)
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80043d2:	2b00      	cmp	r3, #0
 80043d4:	d0f0      	beq.n	80043b8 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	689b      	ldr	r3, [r3, #8]
 80043da:	2b01      	cmp	r3, #1
 80043dc:	d106      	bne.n	80043ec <HAL_RCC_OscConfig+0x2f0>
 80043de:	4b7d      	ldr	r3, [pc, #500]	; (80045d4 <HAL_RCC_OscConfig+0x4d8>)
 80043e0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80043e2:	4a7c      	ldr	r2, [pc, #496]	; (80045d4 <HAL_RCC_OscConfig+0x4d8>)
 80043e4:	f043 0301 	orr.w	r3, r3, #1
 80043e8:	6713      	str	r3, [r2, #112]	; 0x70
 80043ea:	e01c      	b.n	8004426 <HAL_RCC_OscConfig+0x32a>
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	689b      	ldr	r3, [r3, #8]
 80043f0:	2b05      	cmp	r3, #5
 80043f2:	d10c      	bne.n	800440e <HAL_RCC_OscConfig+0x312>
 80043f4:	4b77      	ldr	r3, [pc, #476]	; (80045d4 <HAL_RCC_OscConfig+0x4d8>)
 80043f6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80043f8:	4a76      	ldr	r2, [pc, #472]	; (80045d4 <HAL_RCC_OscConfig+0x4d8>)
 80043fa:	f043 0304 	orr.w	r3, r3, #4
 80043fe:	6713      	str	r3, [r2, #112]	; 0x70
 8004400:	4b74      	ldr	r3, [pc, #464]	; (80045d4 <HAL_RCC_OscConfig+0x4d8>)
 8004402:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004404:	4a73      	ldr	r2, [pc, #460]	; (80045d4 <HAL_RCC_OscConfig+0x4d8>)
 8004406:	f043 0301 	orr.w	r3, r3, #1
 800440a:	6713      	str	r3, [r2, #112]	; 0x70
 800440c:	e00b      	b.n	8004426 <HAL_RCC_OscConfig+0x32a>
 800440e:	4b71      	ldr	r3, [pc, #452]	; (80045d4 <HAL_RCC_OscConfig+0x4d8>)
 8004410:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004412:	4a70      	ldr	r2, [pc, #448]	; (80045d4 <HAL_RCC_OscConfig+0x4d8>)
 8004414:	f023 0301 	bic.w	r3, r3, #1
 8004418:	6713      	str	r3, [r2, #112]	; 0x70
 800441a:	4b6e      	ldr	r3, [pc, #440]	; (80045d4 <HAL_RCC_OscConfig+0x4d8>)
 800441c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800441e:	4a6d      	ldr	r2, [pc, #436]	; (80045d4 <HAL_RCC_OscConfig+0x4d8>)
 8004420:	f023 0304 	bic.w	r3, r3, #4
 8004424:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	689b      	ldr	r3, [r3, #8]
 800442a:	2b00      	cmp	r3, #0
 800442c:	d015      	beq.n	800445a <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800442e:	f7fe fac9 	bl	80029c4 <HAL_GetTick>
 8004432:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004434:	e00a      	b.n	800444c <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004436:	f7fe fac5 	bl	80029c4 <HAL_GetTick>
 800443a:	4602      	mov	r2, r0
 800443c:	693b      	ldr	r3, [r7, #16]
 800443e:	1ad3      	subs	r3, r2, r3
 8004440:	f241 3288 	movw	r2, #5000	; 0x1388
 8004444:	4293      	cmp	r3, r2
 8004446:	d901      	bls.n	800444c <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8004448:	2303      	movs	r3, #3
 800444a:	e0bc      	b.n	80045c6 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800444c:	4b61      	ldr	r3, [pc, #388]	; (80045d4 <HAL_RCC_OscConfig+0x4d8>)
 800444e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004450:	f003 0302 	and.w	r3, r3, #2
 8004454:	2b00      	cmp	r3, #0
 8004456:	d0ee      	beq.n	8004436 <HAL_RCC_OscConfig+0x33a>
 8004458:	e014      	b.n	8004484 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800445a:	f7fe fab3 	bl	80029c4 <HAL_GetTick>
 800445e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004460:	e00a      	b.n	8004478 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004462:	f7fe faaf 	bl	80029c4 <HAL_GetTick>
 8004466:	4602      	mov	r2, r0
 8004468:	693b      	ldr	r3, [r7, #16]
 800446a:	1ad3      	subs	r3, r2, r3
 800446c:	f241 3288 	movw	r2, #5000	; 0x1388
 8004470:	4293      	cmp	r3, r2
 8004472:	d901      	bls.n	8004478 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8004474:	2303      	movs	r3, #3
 8004476:	e0a6      	b.n	80045c6 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004478:	4b56      	ldr	r3, [pc, #344]	; (80045d4 <HAL_RCC_OscConfig+0x4d8>)
 800447a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800447c:	f003 0302 	and.w	r3, r3, #2
 8004480:	2b00      	cmp	r3, #0
 8004482:	d1ee      	bne.n	8004462 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004484:	7dfb      	ldrb	r3, [r7, #23]
 8004486:	2b01      	cmp	r3, #1
 8004488:	d105      	bne.n	8004496 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800448a:	4b52      	ldr	r3, [pc, #328]	; (80045d4 <HAL_RCC_OscConfig+0x4d8>)
 800448c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800448e:	4a51      	ldr	r2, [pc, #324]	; (80045d4 <HAL_RCC_OscConfig+0x4d8>)
 8004490:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004494:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	699b      	ldr	r3, [r3, #24]
 800449a:	2b00      	cmp	r3, #0
 800449c:	f000 8092 	beq.w	80045c4 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80044a0:	4b4c      	ldr	r3, [pc, #304]	; (80045d4 <HAL_RCC_OscConfig+0x4d8>)
 80044a2:	689b      	ldr	r3, [r3, #8]
 80044a4:	f003 030c 	and.w	r3, r3, #12
 80044a8:	2b08      	cmp	r3, #8
 80044aa:	d05c      	beq.n	8004566 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	699b      	ldr	r3, [r3, #24]
 80044b0:	2b02      	cmp	r3, #2
 80044b2:	d141      	bne.n	8004538 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80044b4:	4b48      	ldr	r3, [pc, #288]	; (80045d8 <HAL_RCC_OscConfig+0x4dc>)
 80044b6:	2200      	movs	r2, #0
 80044b8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80044ba:	f7fe fa83 	bl	80029c4 <HAL_GetTick>
 80044be:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80044c0:	e008      	b.n	80044d4 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80044c2:	f7fe fa7f 	bl	80029c4 <HAL_GetTick>
 80044c6:	4602      	mov	r2, r0
 80044c8:	693b      	ldr	r3, [r7, #16]
 80044ca:	1ad3      	subs	r3, r2, r3
 80044cc:	2b02      	cmp	r3, #2
 80044ce:	d901      	bls.n	80044d4 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 80044d0:	2303      	movs	r3, #3
 80044d2:	e078      	b.n	80045c6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80044d4:	4b3f      	ldr	r3, [pc, #252]	; (80045d4 <HAL_RCC_OscConfig+0x4d8>)
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80044dc:	2b00      	cmp	r3, #0
 80044de:	d1f0      	bne.n	80044c2 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	69da      	ldr	r2, [r3, #28]
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	6a1b      	ldr	r3, [r3, #32]
 80044e8:	431a      	orrs	r2, r3
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044ee:	019b      	lsls	r3, r3, #6
 80044f0:	431a      	orrs	r2, r3
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80044f6:	085b      	lsrs	r3, r3, #1
 80044f8:	3b01      	subs	r3, #1
 80044fa:	041b      	lsls	r3, r3, #16
 80044fc:	431a      	orrs	r2, r3
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004502:	061b      	lsls	r3, r3, #24
 8004504:	4933      	ldr	r1, [pc, #204]	; (80045d4 <HAL_RCC_OscConfig+0x4d8>)
 8004506:	4313      	orrs	r3, r2
 8004508:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800450a:	4b33      	ldr	r3, [pc, #204]	; (80045d8 <HAL_RCC_OscConfig+0x4dc>)
 800450c:	2201      	movs	r2, #1
 800450e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004510:	f7fe fa58 	bl	80029c4 <HAL_GetTick>
 8004514:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004516:	e008      	b.n	800452a <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004518:	f7fe fa54 	bl	80029c4 <HAL_GetTick>
 800451c:	4602      	mov	r2, r0
 800451e:	693b      	ldr	r3, [r7, #16]
 8004520:	1ad3      	subs	r3, r2, r3
 8004522:	2b02      	cmp	r3, #2
 8004524:	d901      	bls.n	800452a <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8004526:	2303      	movs	r3, #3
 8004528:	e04d      	b.n	80045c6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800452a:	4b2a      	ldr	r3, [pc, #168]	; (80045d4 <HAL_RCC_OscConfig+0x4d8>)
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004532:	2b00      	cmp	r3, #0
 8004534:	d0f0      	beq.n	8004518 <HAL_RCC_OscConfig+0x41c>
 8004536:	e045      	b.n	80045c4 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004538:	4b27      	ldr	r3, [pc, #156]	; (80045d8 <HAL_RCC_OscConfig+0x4dc>)
 800453a:	2200      	movs	r2, #0
 800453c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800453e:	f7fe fa41 	bl	80029c4 <HAL_GetTick>
 8004542:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004544:	e008      	b.n	8004558 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004546:	f7fe fa3d 	bl	80029c4 <HAL_GetTick>
 800454a:	4602      	mov	r2, r0
 800454c:	693b      	ldr	r3, [r7, #16]
 800454e:	1ad3      	subs	r3, r2, r3
 8004550:	2b02      	cmp	r3, #2
 8004552:	d901      	bls.n	8004558 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8004554:	2303      	movs	r3, #3
 8004556:	e036      	b.n	80045c6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004558:	4b1e      	ldr	r3, [pc, #120]	; (80045d4 <HAL_RCC_OscConfig+0x4d8>)
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004560:	2b00      	cmp	r3, #0
 8004562:	d1f0      	bne.n	8004546 <HAL_RCC_OscConfig+0x44a>
 8004564:	e02e      	b.n	80045c4 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	699b      	ldr	r3, [r3, #24]
 800456a:	2b01      	cmp	r3, #1
 800456c:	d101      	bne.n	8004572 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 800456e:	2301      	movs	r3, #1
 8004570:	e029      	b.n	80045c6 <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004572:	4b18      	ldr	r3, [pc, #96]	; (80045d4 <HAL_RCC_OscConfig+0x4d8>)
 8004574:	685b      	ldr	r3, [r3, #4]
 8004576:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	69db      	ldr	r3, [r3, #28]
 8004582:	429a      	cmp	r2, r3
 8004584:	d11c      	bne.n	80045c0 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004586:	68fb      	ldr	r3, [r7, #12]
 8004588:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004590:	429a      	cmp	r2, r3
 8004592:	d115      	bne.n	80045c0 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8004594:	68fa      	ldr	r2, [r7, #12]
 8004596:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800459a:	4013      	ands	r3, r2
 800459c:	687a      	ldr	r2, [r7, #4]
 800459e:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80045a0:	4293      	cmp	r3, r2
 80045a2:	d10d      	bne.n	80045c0 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 80045ae:	429a      	cmp	r2, r3
 80045b0:	d106      	bne.n	80045c0 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 80045b2:	68fb      	ldr	r3, [r7, #12]
 80045b4:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80045bc:	429a      	cmp	r2, r3
 80045be:	d001      	beq.n	80045c4 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 80045c0:	2301      	movs	r3, #1
 80045c2:	e000      	b.n	80045c6 <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 80045c4:	2300      	movs	r3, #0
}
 80045c6:	4618      	mov	r0, r3
 80045c8:	3718      	adds	r7, #24
 80045ca:	46bd      	mov	sp, r7
 80045cc:	bd80      	pop	{r7, pc}
 80045ce:	bf00      	nop
 80045d0:	40007000 	.word	0x40007000
 80045d4:	40023800 	.word	0x40023800
 80045d8:	42470060 	.word	0x42470060

080045dc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80045dc:	b580      	push	{r7, lr}
 80045de:	b084      	sub	sp, #16
 80045e0:	af00      	add	r7, sp, #0
 80045e2:	6078      	str	r0, [r7, #4]
 80045e4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	2b00      	cmp	r3, #0
 80045ea:	d101      	bne.n	80045f0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80045ec:	2301      	movs	r3, #1
 80045ee:	e0cc      	b.n	800478a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80045f0:	4b68      	ldr	r3, [pc, #416]	; (8004794 <HAL_RCC_ClockConfig+0x1b8>)
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	f003 030f 	and.w	r3, r3, #15
 80045f8:	683a      	ldr	r2, [r7, #0]
 80045fa:	429a      	cmp	r2, r3
 80045fc:	d90c      	bls.n	8004618 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80045fe:	4b65      	ldr	r3, [pc, #404]	; (8004794 <HAL_RCC_ClockConfig+0x1b8>)
 8004600:	683a      	ldr	r2, [r7, #0]
 8004602:	b2d2      	uxtb	r2, r2
 8004604:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004606:	4b63      	ldr	r3, [pc, #396]	; (8004794 <HAL_RCC_ClockConfig+0x1b8>)
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	f003 030f 	and.w	r3, r3, #15
 800460e:	683a      	ldr	r2, [r7, #0]
 8004610:	429a      	cmp	r2, r3
 8004612:	d001      	beq.n	8004618 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004614:	2301      	movs	r3, #1
 8004616:	e0b8      	b.n	800478a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	f003 0302 	and.w	r3, r3, #2
 8004620:	2b00      	cmp	r3, #0
 8004622:	d020      	beq.n	8004666 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	f003 0304 	and.w	r3, r3, #4
 800462c:	2b00      	cmp	r3, #0
 800462e:	d005      	beq.n	800463c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004630:	4b59      	ldr	r3, [pc, #356]	; (8004798 <HAL_RCC_ClockConfig+0x1bc>)
 8004632:	689b      	ldr	r3, [r3, #8]
 8004634:	4a58      	ldr	r2, [pc, #352]	; (8004798 <HAL_RCC_ClockConfig+0x1bc>)
 8004636:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800463a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	f003 0308 	and.w	r3, r3, #8
 8004644:	2b00      	cmp	r3, #0
 8004646:	d005      	beq.n	8004654 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004648:	4b53      	ldr	r3, [pc, #332]	; (8004798 <HAL_RCC_ClockConfig+0x1bc>)
 800464a:	689b      	ldr	r3, [r3, #8]
 800464c:	4a52      	ldr	r2, [pc, #328]	; (8004798 <HAL_RCC_ClockConfig+0x1bc>)
 800464e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004652:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004654:	4b50      	ldr	r3, [pc, #320]	; (8004798 <HAL_RCC_ClockConfig+0x1bc>)
 8004656:	689b      	ldr	r3, [r3, #8]
 8004658:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	689b      	ldr	r3, [r3, #8]
 8004660:	494d      	ldr	r1, [pc, #308]	; (8004798 <HAL_RCC_ClockConfig+0x1bc>)
 8004662:	4313      	orrs	r3, r2
 8004664:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	f003 0301 	and.w	r3, r3, #1
 800466e:	2b00      	cmp	r3, #0
 8004670:	d044      	beq.n	80046fc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	685b      	ldr	r3, [r3, #4]
 8004676:	2b01      	cmp	r3, #1
 8004678:	d107      	bne.n	800468a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800467a:	4b47      	ldr	r3, [pc, #284]	; (8004798 <HAL_RCC_ClockConfig+0x1bc>)
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004682:	2b00      	cmp	r3, #0
 8004684:	d119      	bne.n	80046ba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004686:	2301      	movs	r3, #1
 8004688:	e07f      	b.n	800478a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	685b      	ldr	r3, [r3, #4]
 800468e:	2b02      	cmp	r3, #2
 8004690:	d003      	beq.n	800469a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004696:	2b03      	cmp	r3, #3
 8004698:	d107      	bne.n	80046aa <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800469a:	4b3f      	ldr	r3, [pc, #252]	; (8004798 <HAL_RCC_ClockConfig+0x1bc>)
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80046a2:	2b00      	cmp	r3, #0
 80046a4:	d109      	bne.n	80046ba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80046a6:	2301      	movs	r3, #1
 80046a8:	e06f      	b.n	800478a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80046aa:	4b3b      	ldr	r3, [pc, #236]	; (8004798 <HAL_RCC_ClockConfig+0x1bc>)
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	f003 0302 	and.w	r3, r3, #2
 80046b2:	2b00      	cmp	r3, #0
 80046b4:	d101      	bne.n	80046ba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80046b6:	2301      	movs	r3, #1
 80046b8:	e067      	b.n	800478a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80046ba:	4b37      	ldr	r3, [pc, #220]	; (8004798 <HAL_RCC_ClockConfig+0x1bc>)
 80046bc:	689b      	ldr	r3, [r3, #8]
 80046be:	f023 0203 	bic.w	r2, r3, #3
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	685b      	ldr	r3, [r3, #4]
 80046c6:	4934      	ldr	r1, [pc, #208]	; (8004798 <HAL_RCC_ClockConfig+0x1bc>)
 80046c8:	4313      	orrs	r3, r2
 80046ca:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80046cc:	f7fe f97a 	bl	80029c4 <HAL_GetTick>
 80046d0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80046d2:	e00a      	b.n	80046ea <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80046d4:	f7fe f976 	bl	80029c4 <HAL_GetTick>
 80046d8:	4602      	mov	r2, r0
 80046da:	68fb      	ldr	r3, [r7, #12]
 80046dc:	1ad3      	subs	r3, r2, r3
 80046de:	f241 3288 	movw	r2, #5000	; 0x1388
 80046e2:	4293      	cmp	r3, r2
 80046e4:	d901      	bls.n	80046ea <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80046e6:	2303      	movs	r3, #3
 80046e8:	e04f      	b.n	800478a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80046ea:	4b2b      	ldr	r3, [pc, #172]	; (8004798 <HAL_RCC_ClockConfig+0x1bc>)
 80046ec:	689b      	ldr	r3, [r3, #8]
 80046ee:	f003 020c 	and.w	r2, r3, #12
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	685b      	ldr	r3, [r3, #4]
 80046f6:	009b      	lsls	r3, r3, #2
 80046f8:	429a      	cmp	r2, r3
 80046fa:	d1eb      	bne.n	80046d4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80046fc:	4b25      	ldr	r3, [pc, #148]	; (8004794 <HAL_RCC_ClockConfig+0x1b8>)
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	f003 030f 	and.w	r3, r3, #15
 8004704:	683a      	ldr	r2, [r7, #0]
 8004706:	429a      	cmp	r2, r3
 8004708:	d20c      	bcs.n	8004724 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800470a:	4b22      	ldr	r3, [pc, #136]	; (8004794 <HAL_RCC_ClockConfig+0x1b8>)
 800470c:	683a      	ldr	r2, [r7, #0]
 800470e:	b2d2      	uxtb	r2, r2
 8004710:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004712:	4b20      	ldr	r3, [pc, #128]	; (8004794 <HAL_RCC_ClockConfig+0x1b8>)
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	f003 030f 	and.w	r3, r3, #15
 800471a:	683a      	ldr	r2, [r7, #0]
 800471c:	429a      	cmp	r2, r3
 800471e:	d001      	beq.n	8004724 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004720:	2301      	movs	r3, #1
 8004722:	e032      	b.n	800478a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	f003 0304 	and.w	r3, r3, #4
 800472c:	2b00      	cmp	r3, #0
 800472e:	d008      	beq.n	8004742 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004730:	4b19      	ldr	r3, [pc, #100]	; (8004798 <HAL_RCC_ClockConfig+0x1bc>)
 8004732:	689b      	ldr	r3, [r3, #8]
 8004734:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	68db      	ldr	r3, [r3, #12]
 800473c:	4916      	ldr	r1, [pc, #88]	; (8004798 <HAL_RCC_ClockConfig+0x1bc>)
 800473e:	4313      	orrs	r3, r2
 8004740:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	f003 0308 	and.w	r3, r3, #8
 800474a:	2b00      	cmp	r3, #0
 800474c:	d009      	beq.n	8004762 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800474e:	4b12      	ldr	r3, [pc, #72]	; (8004798 <HAL_RCC_ClockConfig+0x1bc>)
 8004750:	689b      	ldr	r3, [r3, #8]
 8004752:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	691b      	ldr	r3, [r3, #16]
 800475a:	00db      	lsls	r3, r3, #3
 800475c:	490e      	ldr	r1, [pc, #56]	; (8004798 <HAL_RCC_ClockConfig+0x1bc>)
 800475e:	4313      	orrs	r3, r2
 8004760:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004762:	f000 f821 	bl	80047a8 <HAL_RCC_GetSysClockFreq>
 8004766:	4601      	mov	r1, r0
 8004768:	4b0b      	ldr	r3, [pc, #44]	; (8004798 <HAL_RCC_ClockConfig+0x1bc>)
 800476a:	689b      	ldr	r3, [r3, #8]
 800476c:	091b      	lsrs	r3, r3, #4
 800476e:	f003 030f 	and.w	r3, r3, #15
 8004772:	4a0a      	ldr	r2, [pc, #40]	; (800479c <HAL_RCC_ClockConfig+0x1c0>)
 8004774:	5cd3      	ldrb	r3, [r2, r3]
 8004776:	fa21 f303 	lsr.w	r3, r1, r3
 800477a:	4a09      	ldr	r2, [pc, #36]	; (80047a0 <HAL_RCC_ClockConfig+0x1c4>)
 800477c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800477e:	4b09      	ldr	r3, [pc, #36]	; (80047a4 <HAL_RCC_ClockConfig+0x1c8>)
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	4618      	mov	r0, r3
 8004784:	f7fe f8da 	bl	800293c <HAL_InitTick>

  return HAL_OK;
 8004788:	2300      	movs	r3, #0
}
 800478a:	4618      	mov	r0, r3
 800478c:	3710      	adds	r7, #16
 800478e:	46bd      	mov	sp, r7
 8004790:	bd80      	pop	{r7, pc}
 8004792:	bf00      	nop
 8004794:	40023c00 	.word	0x40023c00
 8004798:	40023800 	.word	0x40023800
 800479c:	080072e8 	.word	0x080072e8
 80047a0:	20000010 	.word	0x20000010
 80047a4:	20000014 	.word	0x20000014

080047a8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80047a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80047aa:	b085      	sub	sp, #20
 80047ac:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80047ae:	2300      	movs	r3, #0
 80047b0:	607b      	str	r3, [r7, #4]
 80047b2:	2300      	movs	r3, #0
 80047b4:	60fb      	str	r3, [r7, #12]
 80047b6:	2300      	movs	r3, #0
 80047b8:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 80047ba:	2300      	movs	r3, #0
 80047bc:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80047be:	4b63      	ldr	r3, [pc, #396]	; (800494c <HAL_RCC_GetSysClockFreq+0x1a4>)
 80047c0:	689b      	ldr	r3, [r3, #8]
 80047c2:	f003 030c 	and.w	r3, r3, #12
 80047c6:	2b04      	cmp	r3, #4
 80047c8:	d007      	beq.n	80047da <HAL_RCC_GetSysClockFreq+0x32>
 80047ca:	2b08      	cmp	r3, #8
 80047cc:	d008      	beq.n	80047e0 <HAL_RCC_GetSysClockFreq+0x38>
 80047ce:	2b00      	cmp	r3, #0
 80047d0:	f040 80b4 	bne.w	800493c <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80047d4:	4b5e      	ldr	r3, [pc, #376]	; (8004950 <HAL_RCC_GetSysClockFreq+0x1a8>)
 80047d6:	60bb      	str	r3, [r7, #8]
       break;
 80047d8:	e0b3      	b.n	8004942 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80047da:	4b5e      	ldr	r3, [pc, #376]	; (8004954 <HAL_RCC_GetSysClockFreq+0x1ac>)
 80047dc:	60bb      	str	r3, [r7, #8]
      break;
 80047de:	e0b0      	b.n	8004942 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80047e0:	4b5a      	ldr	r3, [pc, #360]	; (800494c <HAL_RCC_GetSysClockFreq+0x1a4>)
 80047e2:	685b      	ldr	r3, [r3, #4]
 80047e4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80047e8:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80047ea:	4b58      	ldr	r3, [pc, #352]	; (800494c <HAL_RCC_GetSysClockFreq+0x1a4>)
 80047ec:	685b      	ldr	r3, [r3, #4]
 80047ee:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80047f2:	2b00      	cmp	r3, #0
 80047f4:	d04a      	beq.n	800488c <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80047f6:	4b55      	ldr	r3, [pc, #340]	; (800494c <HAL_RCC_GetSysClockFreq+0x1a4>)
 80047f8:	685b      	ldr	r3, [r3, #4]
 80047fa:	099b      	lsrs	r3, r3, #6
 80047fc:	f04f 0400 	mov.w	r4, #0
 8004800:	f240 11ff 	movw	r1, #511	; 0x1ff
 8004804:	f04f 0200 	mov.w	r2, #0
 8004808:	ea03 0501 	and.w	r5, r3, r1
 800480c:	ea04 0602 	and.w	r6, r4, r2
 8004810:	4629      	mov	r1, r5
 8004812:	4632      	mov	r2, r6
 8004814:	f04f 0300 	mov.w	r3, #0
 8004818:	f04f 0400 	mov.w	r4, #0
 800481c:	0154      	lsls	r4, r2, #5
 800481e:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8004822:	014b      	lsls	r3, r1, #5
 8004824:	4619      	mov	r1, r3
 8004826:	4622      	mov	r2, r4
 8004828:	1b49      	subs	r1, r1, r5
 800482a:	eb62 0206 	sbc.w	r2, r2, r6
 800482e:	f04f 0300 	mov.w	r3, #0
 8004832:	f04f 0400 	mov.w	r4, #0
 8004836:	0194      	lsls	r4, r2, #6
 8004838:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 800483c:	018b      	lsls	r3, r1, #6
 800483e:	1a5b      	subs	r3, r3, r1
 8004840:	eb64 0402 	sbc.w	r4, r4, r2
 8004844:	f04f 0100 	mov.w	r1, #0
 8004848:	f04f 0200 	mov.w	r2, #0
 800484c:	00e2      	lsls	r2, r4, #3
 800484e:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8004852:	00d9      	lsls	r1, r3, #3
 8004854:	460b      	mov	r3, r1
 8004856:	4614      	mov	r4, r2
 8004858:	195b      	adds	r3, r3, r5
 800485a:	eb44 0406 	adc.w	r4, r4, r6
 800485e:	f04f 0100 	mov.w	r1, #0
 8004862:	f04f 0200 	mov.w	r2, #0
 8004866:	0262      	lsls	r2, r4, #9
 8004868:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 800486c:	0259      	lsls	r1, r3, #9
 800486e:	460b      	mov	r3, r1
 8004870:	4614      	mov	r4, r2
 8004872:	4618      	mov	r0, r3
 8004874:	4621      	mov	r1, r4
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	f04f 0400 	mov.w	r4, #0
 800487c:	461a      	mov	r2, r3
 800487e:	4623      	mov	r3, r4
 8004880:	f7fc f9f4 	bl	8000c6c <__aeabi_uldivmod>
 8004884:	4603      	mov	r3, r0
 8004886:	460c      	mov	r4, r1
 8004888:	60fb      	str	r3, [r7, #12]
 800488a:	e049      	b.n	8004920 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800488c:	4b2f      	ldr	r3, [pc, #188]	; (800494c <HAL_RCC_GetSysClockFreq+0x1a4>)
 800488e:	685b      	ldr	r3, [r3, #4]
 8004890:	099b      	lsrs	r3, r3, #6
 8004892:	f04f 0400 	mov.w	r4, #0
 8004896:	f240 11ff 	movw	r1, #511	; 0x1ff
 800489a:	f04f 0200 	mov.w	r2, #0
 800489e:	ea03 0501 	and.w	r5, r3, r1
 80048a2:	ea04 0602 	and.w	r6, r4, r2
 80048a6:	4629      	mov	r1, r5
 80048a8:	4632      	mov	r2, r6
 80048aa:	f04f 0300 	mov.w	r3, #0
 80048ae:	f04f 0400 	mov.w	r4, #0
 80048b2:	0154      	lsls	r4, r2, #5
 80048b4:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80048b8:	014b      	lsls	r3, r1, #5
 80048ba:	4619      	mov	r1, r3
 80048bc:	4622      	mov	r2, r4
 80048be:	1b49      	subs	r1, r1, r5
 80048c0:	eb62 0206 	sbc.w	r2, r2, r6
 80048c4:	f04f 0300 	mov.w	r3, #0
 80048c8:	f04f 0400 	mov.w	r4, #0
 80048cc:	0194      	lsls	r4, r2, #6
 80048ce:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 80048d2:	018b      	lsls	r3, r1, #6
 80048d4:	1a5b      	subs	r3, r3, r1
 80048d6:	eb64 0402 	sbc.w	r4, r4, r2
 80048da:	f04f 0100 	mov.w	r1, #0
 80048de:	f04f 0200 	mov.w	r2, #0
 80048e2:	00e2      	lsls	r2, r4, #3
 80048e4:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 80048e8:	00d9      	lsls	r1, r3, #3
 80048ea:	460b      	mov	r3, r1
 80048ec:	4614      	mov	r4, r2
 80048ee:	195b      	adds	r3, r3, r5
 80048f0:	eb44 0406 	adc.w	r4, r4, r6
 80048f4:	f04f 0100 	mov.w	r1, #0
 80048f8:	f04f 0200 	mov.w	r2, #0
 80048fc:	02a2      	lsls	r2, r4, #10
 80048fe:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8004902:	0299      	lsls	r1, r3, #10
 8004904:	460b      	mov	r3, r1
 8004906:	4614      	mov	r4, r2
 8004908:	4618      	mov	r0, r3
 800490a:	4621      	mov	r1, r4
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	f04f 0400 	mov.w	r4, #0
 8004912:	461a      	mov	r2, r3
 8004914:	4623      	mov	r3, r4
 8004916:	f7fc f9a9 	bl	8000c6c <__aeabi_uldivmod>
 800491a:	4603      	mov	r3, r0
 800491c:	460c      	mov	r4, r1
 800491e:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004920:	4b0a      	ldr	r3, [pc, #40]	; (800494c <HAL_RCC_GetSysClockFreq+0x1a4>)
 8004922:	685b      	ldr	r3, [r3, #4]
 8004924:	0c1b      	lsrs	r3, r3, #16
 8004926:	f003 0303 	and.w	r3, r3, #3
 800492a:	3301      	adds	r3, #1
 800492c:	005b      	lsls	r3, r3, #1
 800492e:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8004930:	68fa      	ldr	r2, [r7, #12]
 8004932:	683b      	ldr	r3, [r7, #0]
 8004934:	fbb2 f3f3 	udiv	r3, r2, r3
 8004938:	60bb      	str	r3, [r7, #8]
      break;
 800493a:	e002      	b.n	8004942 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800493c:	4b04      	ldr	r3, [pc, #16]	; (8004950 <HAL_RCC_GetSysClockFreq+0x1a8>)
 800493e:	60bb      	str	r3, [r7, #8]
      break;
 8004940:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004942:	68bb      	ldr	r3, [r7, #8]
}
 8004944:	4618      	mov	r0, r3
 8004946:	3714      	adds	r7, #20
 8004948:	46bd      	mov	sp, r7
 800494a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800494c:	40023800 	.word	0x40023800
 8004950:	00f42400 	.word	0x00f42400
 8004954:	007a1200 	.word	0x007a1200

08004958 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004958:	b480      	push	{r7}
 800495a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800495c:	4b03      	ldr	r3, [pc, #12]	; (800496c <HAL_RCC_GetHCLKFreq+0x14>)
 800495e:	681b      	ldr	r3, [r3, #0]
}
 8004960:	4618      	mov	r0, r3
 8004962:	46bd      	mov	sp, r7
 8004964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004968:	4770      	bx	lr
 800496a:	bf00      	nop
 800496c:	20000010 	.word	0x20000010

08004970 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004970:	b580      	push	{r7, lr}
 8004972:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004974:	f7ff fff0 	bl	8004958 <HAL_RCC_GetHCLKFreq>
 8004978:	4601      	mov	r1, r0
 800497a:	4b05      	ldr	r3, [pc, #20]	; (8004990 <HAL_RCC_GetPCLK1Freq+0x20>)
 800497c:	689b      	ldr	r3, [r3, #8]
 800497e:	0a9b      	lsrs	r3, r3, #10
 8004980:	f003 0307 	and.w	r3, r3, #7
 8004984:	4a03      	ldr	r2, [pc, #12]	; (8004994 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004986:	5cd3      	ldrb	r3, [r2, r3]
 8004988:	fa21 f303 	lsr.w	r3, r1, r3
}
 800498c:	4618      	mov	r0, r3
 800498e:	bd80      	pop	{r7, pc}
 8004990:	40023800 	.word	0x40023800
 8004994:	080072f8 	.word	0x080072f8

08004998 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004998:	b580      	push	{r7, lr}
 800499a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800499c:	f7ff ffdc 	bl	8004958 <HAL_RCC_GetHCLKFreq>
 80049a0:	4601      	mov	r1, r0
 80049a2:	4b05      	ldr	r3, [pc, #20]	; (80049b8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80049a4:	689b      	ldr	r3, [r3, #8]
 80049a6:	0b5b      	lsrs	r3, r3, #13
 80049a8:	f003 0307 	and.w	r3, r3, #7
 80049ac:	4a03      	ldr	r2, [pc, #12]	; (80049bc <HAL_RCC_GetPCLK2Freq+0x24>)
 80049ae:	5cd3      	ldrb	r3, [r2, r3]
 80049b0:	fa21 f303 	lsr.w	r3, r1, r3
}
 80049b4:	4618      	mov	r0, r3
 80049b6:	bd80      	pop	{r7, pc}
 80049b8:	40023800 	.word	0x40023800
 80049bc:	080072f8 	.word	0x080072f8

080049c0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80049c0:	b580      	push	{r7, lr}
 80049c2:	b082      	sub	sp, #8
 80049c4:	af00      	add	r7, sp, #0
 80049c6:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	2b00      	cmp	r3, #0
 80049cc:	d101      	bne.n	80049d2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80049ce:	2301      	movs	r3, #1
 80049d0:	e056      	b.n	8004a80 <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	2200      	movs	r2, #0
 80049d6:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80049de:	b2db      	uxtb	r3, r3
 80049e0:	2b00      	cmp	r3, #0
 80049e2:	d106      	bne.n	80049f2 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	2200      	movs	r2, #0
 80049e8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80049ec:	6878      	ldr	r0, [r7, #4]
 80049ee:	f7fd fdd3 	bl	8002598 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	2202      	movs	r2, #2
 80049f6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	681a      	ldr	r2, [r3, #0]
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004a08:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	685a      	ldr	r2, [r3, #4]
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	689b      	ldr	r3, [r3, #8]
 8004a12:	431a      	orrs	r2, r3
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	68db      	ldr	r3, [r3, #12]
 8004a18:	431a      	orrs	r2, r3
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	691b      	ldr	r3, [r3, #16]
 8004a1e:	431a      	orrs	r2, r3
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	695b      	ldr	r3, [r3, #20]
 8004a24:	431a      	orrs	r2, r3
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	699b      	ldr	r3, [r3, #24]
 8004a2a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004a2e:	431a      	orrs	r2, r3
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	69db      	ldr	r3, [r3, #28]
 8004a34:	431a      	orrs	r2, r3
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	6a1b      	ldr	r3, [r3, #32]
 8004a3a:	ea42 0103 	orr.w	r1, r2, r3
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	430a      	orrs	r2, r1
 8004a48:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	699b      	ldr	r3, [r3, #24]
 8004a4e:	0c1b      	lsrs	r3, r3, #16
 8004a50:	f003 0104 	and.w	r1, r3, #4
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	430a      	orrs	r2, r1
 8004a5e:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	69da      	ldr	r2, [r3, #28]
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004a6e:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	2200      	movs	r2, #0
 8004a74:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	2201      	movs	r2, #1
 8004a7a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8004a7e:	2300      	movs	r3, #0
}
 8004a80:	4618      	mov	r0, r3
 8004a82:	3708      	adds	r7, #8
 8004a84:	46bd      	mov	sp, r7
 8004a86:	bd80      	pop	{r7, pc}

08004a88 <HAL_SPI_Transmit_IT>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_IT(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 8004a88:	b480      	push	{r7}
 8004a8a:	b087      	sub	sp, #28
 8004a8c:	af00      	add	r7, sp, #0
 8004a8e:	60f8      	str	r0, [r7, #12]
 8004a90:	60b9      	str	r1, [r7, #8]
 8004a92:	4613      	mov	r3, r2
 8004a94:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8004a96:	2300      	movs	r3, #0
 8004a98:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004aa0:	2b01      	cmp	r3, #1
 8004aa2:	d101      	bne.n	8004aa8 <HAL_SPI_Transmit_IT+0x20>
 8004aa4:	2302      	movs	r3, #2
 8004aa6:	e067      	b.n	8004b78 <HAL_SPI_Transmit_IT+0xf0>
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	2201      	movs	r2, #1
 8004aac:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  if ((pData == NULL) || (Size == 0U))
 8004ab0:	68bb      	ldr	r3, [r7, #8]
 8004ab2:	2b00      	cmp	r3, #0
 8004ab4:	d002      	beq.n	8004abc <HAL_SPI_Transmit_IT+0x34>
 8004ab6:	88fb      	ldrh	r3, [r7, #6]
 8004ab8:	2b00      	cmp	r3, #0
 8004aba:	d102      	bne.n	8004ac2 <HAL_SPI_Transmit_IT+0x3a>
  {
    errorcode = HAL_ERROR;
 8004abc:	2301      	movs	r3, #1
 8004abe:	75fb      	strb	r3, [r7, #23]
    goto error;
 8004ac0:	e055      	b.n	8004b6e <HAL_SPI_Transmit_IT+0xe6>
  }

  if (hspi->State != HAL_SPI_STATE_READY)
 8004ac2:	68fb      	ldr	r3, [r7, #12]
 8004ac4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004ac8:	b2db      	uxtb	r3, r3
 8004aca:	2b01      	cmp	r3, #1
 8004acc:	d002      	beq.n	8004ad4 <HAL_SPI_Transmit_IT+0x4c>
  {
    errorcode = HAL_BUSY;
 8004ace:	2302      	movs	r3, #2
 8004ad0:	75fb      	strb	r3, [r7, #23]
    goto error;
 8004ad2:	e04c      	b.n	8004b6e <HAL_SPI_Transmit_IT+0xe6>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004ad4:	68fb      	ldr	r3, [r7, #12]
 8004ad6:	2203      	movs	r2, #3
 8004ad8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004adc:	68fb      	ldr	r3, [r7, #12]
 8004ade:	2200      	movs	r2, #0
 8004ae0:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8004ae2:	68fb      	ldr	r3, [r7, #12]
 8004ae4:	68ba      	ldr	r2, [r7, #8]
 8004ae6:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8004ae8:	68fb      	ldr	r3, [r7, #12]
 8004aea:	88fa      	ldrh	r2, [r7, #6]
 8004aec:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8004aee:	68fb      	ldr	r3, [r7, #12]
 8004af0:	88fa      	ldrh	r2, [r7, #6]
 8004af2:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004af4:	68fb      	ldr	r3, [r7, #12]
 8004af6:	2200      	movs	r2, #0
 8004af8:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8004afa:	68fb      	ldr	r3, [r7, #12]
 8004afc:	2200      	movs	r2, #0
 8004afe:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8004b00:	68fb      	ldr	r3, [r7, #12]
 8004b02:	2200      	movs	r2, #0
 8004b04:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxISR       = NULL;
 8004b06:	68fb      	ldr	r3, [r7, #12]
 8004b08:	2200      	movs	r2, #0
 8004b0a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	68db      	ldr	r3, [r3, #12]
 8004b10:	2b00      	cmp	r3, #0
 8004b12:	d003      	beq.n	8004b1c <HAL_SPI_Transmit_IT+0x94>
  {
    hspi->TxISR = SPI_TxISR_16BIT;
 8004b14:	68fb      	ldr	r3, [r7, #12]
 8004b16:	4a1b      	ldr	r2, [pc, #108]	; (8004b84 <HAL_SPI_Transmit_IT+0xfc>)
 8004b18:	645a      	str	r2, [r3, #68]	; 0x44
 8004b1a:	e002      	b.n	8004b22 <HAL_SPI_Transmit_IT+0x9a>
  }
  else
  {
    hspi->TxISR = SPI_TxISR_8BIT;
 8004b1c:	68fb      	ldr	r3, [r7, #12]
 8004b1e:	4a1a      	ldr	r2, [pc, #104]	; (8004b88 <HAL_SPI_Transmit_IT+0x100>)
 8004b20:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004b22:	68fb      	ldr	r3, [r7, #12]
 8004b24:	689b      	ldr	r3, [r3, #8]
 8004b26:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004b2a:	d107      	bne.n	8004b3c <HAL_SPI_Transmit_IT+0xb4>
  {
    SPI_1LINE_TX(hspi);
 8004b2c:	68fb      	ldr	r3, [r7, #12]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	681a      	ldr	r2, [r3, #0]
 8004b32:	68fb      	ldr	r3, [r7, #12]
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004b3a:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Enable TXE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_ERR));
 8004b3c:	68fb      	ldr	r3, [r7, #12]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	685a      	ldr	r2, [r3, #4]
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	f042 02a0 	orr.w	r2, r2, #160	; 0xa0
 8004b4a:	605a      	str	r2, [r3, #4]


  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004b4c:	68fb      	ldr	r3, [r7, #12]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004b56:	2b40      	cmp	r3, #64	; 0x40
 8004b58:	d008      	beq.n	8004b6c <HAL_SPI_Transmit_IT+0xe4>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004b5a:	68fb      	ldr	r3, [r7, #12]
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	681a      	ldr	r2, [r3, #0]
 8004b60:	68fb      	ldr	r3, [r7, #12]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004b68:	601a      	str	r2, [r3, #0]
 8004b6a:	e000      	b.n	8004b6e <HAL_SPI_Transmit_IT+0xe6>
  }

error :
 8004b6c:	bf00      	nop
  __HAL_UNLOCK(hspi);
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	2200      	movs	r2, #0
 8004b72:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8004b76:	7dfb      	ldrb	r3, [r7, #23]
}
 8004b78:	4618      	mov	r0, r3
 8004b7a:	371c      	adds	r7, #28
 8004b7c:	46bd      	mov	sp, r7
 8004b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b82:	4770      	bx	lr
 8004b84:	08004e0f 	.word	0x08004e0f
 8004b88:	08004dc9 	.word	0x08004dc9

08004b8c <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8004b8c:	b580      	push	{r7, lr}
 8004b8e:	b088      	sub	sp, #32
 8004b90:	af00      	add	r7, sp, #0
 8004b92:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	685b      	ldr	r3, [r3, #4]
 8004b9a:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	689b      	ldr	r3, [r3, #8]
 8004ba2:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8004ba4:	69bb      	ldr	r3, [r7, #24]
 8004ba6:	099b      	lsrs	r3, r3, #6
 8004ba8:	f003 0301 	and.w	r3, r3, #1
 8004bac:	2b00      	cmp	r3, #0
 8004bae:	d10f      	bne.n	8004bd0 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8004bb0:	69bb      	ldr	r3, [r7, #24]
 8004bb2:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	d00a      	beq.n	8004bd0 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8004bba:	69fb      	ldr	r3, [r7, #28]
 8004bbc:	099b      	lsrs	r3, r3, #6
 8004bbe:	f003 0301 	and.w	r3, r3, #1
 8004bc2:	2b00      	cmp	r3, #0
 8004bc4:	d004      	beq.n	8004bd0 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bca:	6878      	ldr	r0, [r7, #4]
 8004bcc:	4798      	blx	r3
    return;
 8004bce:	e0d8      	b.n	8004d82 <HAL_SPI_IRQHandler+0x1f6>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8004bd0:	69bb      	ldr	r3, [r7, #24]
 8004bd2:	085b      	lsrs	r3, r3, #1
 8004bd4:	f003 0301 	and.w	r3, r3, #1
 8004bd8:	2b00      	cmp	r3, #0
 8004bda:	d00a      	beq.n	8004bf2 <HAL_SPI_IRQHandler+0x66>
 8004bdc:	69fb      	ldr	r3, [r7, #28]
 8004bde:	09db      	lsrs	r3, r3, #7
 8004be0:	f003 0301 	and.w	r3, r3, #1
 8004be4:	2b00      	cmp	r3, #0
 8004be6:	d004      	beq.n	8004bf2 <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004bec:	6878      	ldr	r0, [r7, #4]
 8004bee:	4798      	blx	r3
    return;
 8004bf0:	e0c7      	b.n	8004d82 <HAL_SPI_IRQHandler+0x1f6>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8004bf2:	69bb      	ldr	r3, [r7, #24]
 8004bf4:	095b      	lsrs	r3, r3, #5
 8004bf6:	f003 0301 	and.w	r3, r3, #1
 8004bfa:	2b00      	cmp	r3, #0
 8004bfc:	d10c      	bne.n	8004c18 <HAL_SPI_IRQHandler+0x8c>
 8004bfe:	69bb      	ldr	r3, [r7, #24]
 8004c00:	099b      	lsrs	r3, r3, #6
 8004c02:	f003 0301 	and.w	r3, r3, #1
 8004c06:	2b00      	cmp	r3, #0
 8004c08:	d106      	bne.n	8004c18 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8004c0a:	69bb      	ldr	r3, [r7, #24]
 8004c0c:	0a1b      	lsrs	r3, r3, #8
 8004c0e:	f003 0301 	and.w	r3, r3, #1
 8004c12:	2b00      	cmp	r3, #0
 8004c14:	f000 80b5 	beq.w	8004d82 <HAL_SPI_IRQHandler+0x1f6>
 8004c18:	69fb      	ldr	r3, [r7, #28]
 8004c1a:	095b      	lsrs	r3, r3, #5
 8004c1c:	f003 0301 	and.w	r3, r3, #1
 8004c20:	2b00      	cmp	r3, #0
 8004c22:	f000 80ae 	beq.w	8004d82 <HAL_SPI_IRQHandler+0x1f6>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8004c26:	69bb      	ldr	r3, [r7, #24]
 8004c28:	099b      	lsrs	r3, r3, #6
 8004c2a:	f003 0301 	and.w	r3, r3, #1
 8004c2e:	2b00      	cmp	r3, #0
 8004c30:	d023      	beq.n	8004c7a <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004c38:	b2db      	uxtb	r3, r3
 8004c3a:	2b03      	cmp	r3, #3
 8004c3c:	d011      	beq.n	8004c62 <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004c42:	f043 0204 	orr.w	r2, r3, #4
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	655a      	str	r2, [r3, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004c4a:	2300      	movs	r3, #0
 8004c4c:	617b      	str	r3, [r7, #20]
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	68db      	ldr	r3, [r3, #12]
 8004c54:	617b      	str	r3, [r7, #20]
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	689b      	ldr	r3, [r3, #8]
 8004c5c:	617b      	str	r3, [r7, #20]
 8004c5e:	697b      	ldr	r3, [r7, #20]
 8004c60:	e00b      	b.n	8004c7a <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004c62:	2300      	movs	r3, #0
 8004c64:	613b      	str	r3, [r7, #16]
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	68db      	ldr	r3, [r3, #12]
 8004c6c:	613b      	str	r3, [r7, #16]
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	689b      	ldr	r3, [r3, #8]
 8004c74:	613b      	str	r3, [r7, #16]
 8004c76:	693b      	ldr	r3, [r7, #16]
        return;
 8004c78:	e083      	b.n	8004d82 <HAL_SPI_IRQHandler+0x1f6>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8004c7a:	69bb      	ldr	r3, [r7, #24]
 8004c7c:	095b      	lsrs	r3, r3, #5
 8004c7e:	f003 0301 	and.w	r3, r3, #1
 8004c82:	2b00      	cmp	r3, #0
 8004c84:	d014      	beq.n	8004cb0 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004c8a:	f043 0201 	orr.w	r2, r3, #1
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8004c92:	2300      	movs	r3, #0
 8004c94:	60fb      	str	r3, [r7, #12]
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	689b      	ldr	r3, [r3, #8]
 8004c9c:	60fb      	str	r3, [r7, #12]
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	681a      	ldr	r2, [r3, #0]
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004cac:	601a      	str	r2, [r3, #0]
 8004cae:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8004cb0:	69bb      	ldr	r3, [r7, #24]
 8004cb2:	0a1b      	lsrs	r3, r3, #8
 8004cb4:	f003 0301 	and.w	r3, r3, #1
 8004cb8:	2b00      	cmp	r3, #0
 8004cba:	d00c      	beq.n	8004cd6 <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004cc0:	f043 0208 	orr.w	r2, r3, #8
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8004cc8:	2300      	movs	r3, #0
 8004cca:	60bb      	str	r3, [r7, #8]
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	689b      	ldr	r3, [r3, #8]
 8004cd2:	60bb      	str	r3, [r7, #8]
 8004cd4:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004cda:	2b00      	cmp	r3, #0
 8004cdc:	d050      	beq.n	8004d80 <HAL_SPI_IRQHandler+0x1f4>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	685a      	ldr	r2, [r3, #4]
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8004cec:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	2201      	movs	r2, #1
 8004cf2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8004cf6:	69fb      	ldr	r3, [r7, #28]
 8004cf8:	f003 0302 	and.w	r3, r3, #2
 8004cfc:	2b00      	cmp	r3, #0
 8004cfe:	d104      	bne.n	8004d0a <HAL_SPI_IRQHandler+0x17e>
 8004d00:	69fb      	ldr	r3, [r7, #28]
 8004d02:	f003 0301 	and.w	r3, r3, #1
 8004d06:	2b00      	cmp	r3, #0
 8004d08:	d034      	beq.n	8004d74 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	685a      	ldr	r2, [r3, #4]
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	f022 0203 	bic.w	r2, r2, #3
 8004d18:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004d1e:	2b00      	cmp	r3, #0
 8004d20:	d011      	beq.n	8004d46 <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004d26:	4a18      	ldr	r2, [pc, #96]	; (8004d88 <HAL_SPI_IRQHandler+0x1fc>)
 8004d28:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004d2e:	4618      	mov	r0, r3
 8004d30:	f7fe fda6 	bl	8003880 <HAL_DMA_Abort_IT>
 8004d34:	4603      	mov	r3, r0
 8004d36:	2b00      	cmp	r3, #0
 8004d38:	d005      	beq.n	8004d46 <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004d3e:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	655a      	str	r2, [r3, #84]	; 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004d4a:	2b00      	cmp	r3, #0
 8004d4c:	d016      	beq.n	8004d7c <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004d52:	4a0d      	ldr	r2, [pc, #52]	; (8004d88 <HAL_SPI_IRQHandler+0x1fc>)
 8004d54:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004d5a:	4618      	mov	r0, r3
 8004d5c:	f7fe fd90 	bl	8003880 <HAL_DMA_Abort_IT>
 8004d60:	4603      	mov	r3, r0
 8004d62:	2b00      	cmp	r3, #0
 8004d64:	d00a      	beq.n	8004d7c <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004d6a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	655a      	str	r2, [r3, #84]	; 0x54
        if (hspi->hdmatx != NULL)
 8004d72:	e003      	b.n	8004d7c <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8004d74:	6878      	ldr	r0, [r7, #4]
 8004d76:	f000 f809 	bl	8004d8c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8004d7a:	e000      	b.n	8004d7e <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 8004d7c:	bf00      	nop
    return;
 8004d7e:	bf00      	nop
 8004d80:	bf00      	nop
  }
}
 8004d82:	3720      	adds	r7, #32
 8004d84:	46bd      	mov	sp, r7
 8004d86:	bd80      	pop	{r7, pc}
 8004d88:	08004da1 	.word	0x08004da1

08004d8c <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8004d8c:	b480      	push	{r7}
 8004d8e:	b083      	sub	sp, #12
 8004d90:	af00      	add	r7, sp, #0
 8004d92:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8004d94:	bf00      	nop
 8004d96:	370c      	adds	r7, #12
 8004d98:	46bd      	mov	sp, r7
 8004d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d9e:	4770      	bx	lr

08004da0 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004da0:	b580      	push	{r7, lr}
 8004da2:	b084      	sub	sp, #16
 8004da4:	af00      	add	r7, sp, #0
 8004da6:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004dac:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8004dae:	68fb      	ldr	r3, [r7, #12]
 8004db0:	2200      	movs	r2, #0
 8004db2:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 8004db4:	68fb      	ldr	r3, [r7, #12]
 8004db6:	2200      	movs	r2, #0
 8004db8:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8004dba:	68f8      	ldr	r0, [r7, #12]
 8004dbc:	f7ff ffe6 	bl	8004d8c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8004dc0:	bf00      	nop
 8004dc2:	3710      	adds	r7, #16
 8004dc4:	46bd      	mov	sp, r7
 8004dc6:	bd80      	pop	{r7, pc}

08004dc8 <SPI_TxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_TxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 8004dc8:	b580      	push	{r7, lr}
 8004dca:	b082      	sub	sp, #8
 8004dcc:	af00      	add	r7, sp, #0
 8004dce:	6078      	str	r0, [r7, #4]
  *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	330c      	adds	r3, #12
 8004dda:	7812      	ldrb	r2, [r2, #0]
 8004ddc:	701a      	strb	r2, [r3, #0]
  hspi->pTxBuffPtr++;
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004de2:	1c5a      	adds	r2, r3, #1
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount--;
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004dec:	b29b      	uxth	r3, r3
 8004dee:	3b01      	subs	r3, #1
 8004df0:	b29a      	uxth	r2, r3
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	86da      	strh	r2, [r3, #54]	; 0x36

  if (hspi->TxXferCount == 0U)
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004dfa:	b29b      	uxth	r3, r3
 8004dfc:	2b00      	cmp	r3, #0
 8004dfe:	d102      	bne.n	8004e06 <SPI_TxISR_8BIT+0x3e>
    {
      /* Enable CRC Transmission */
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
    }
#endif /* USE_SPI_CRC */
    SPI_CloseTx_ISR(hspi);
 8004e00:	6878      	ldr	r0, [r7, #4]
 8004e02:	f000 f8d3 	bl	8004fac <SPI_CloseTx_ISR>
  }
}
 8004e06:	bf00      	nop
 8004e08:	3708      	adds	r7, #8
 8004e0a:	46bd      	mov	sp, r7
 8004e0c:	bd80      	pop	{r7, pc}

08004e0e <SPI_TxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_TxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 8004e0e:	b580      	push	{r7, lr}
 8004e10:	b082      	sub	sp, #8
 8004e12:	af00      	add	r7, sp, #0
 8004e14:	6078      	str	r0, [r7, #4]
  /* Transmit data in 16 Bit mode */
  hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e1a:	881a      	ldrh	r2, [r3, #0]
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	60da      	str	r2, [r3, #12]
  hspi->pTxBuffPtr += sizeof(uint16_t);
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e26:	1c9a      	adds	r2, r3, #2
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount--;
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004e30:	b29b      	uxth	r3, r3
 8004e32:	3b01      	subs	r3, #1
 8004e34:	b29a      	uxth	r2, r3
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	86da      	strh	r2, [r3, #54]	; 0x36

  if (hspi->TxXferCount == 0U)
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004e3e:	b29b      	uxth	r3, r3
 8004e40:	2b00      	cmp	r3, #0
 8004e42:	d102      	bne.n	8004e4a <SPI_TxISR_16BIT+0x3c>
    {
      /* Enable CRC Transmission */
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
    }
#endif /* USE_SPI_CRC */
    SPI_CloseTx_ISR(hspi);
 8004e44:	6878      	ldr	r0, [r7, #4]
 8004e46:	f000 f8b1 	bl	8004fac <SPI_CloseTx_ISR>
  }
}
 8004e4a:	bf00      	nop
 8004e4c:	3708      	adds	r7, #8
 8004e4e:	46bd      	mov	sp, r7
 8004e50:	bd80      	pop	{r7, pc}

08004e52 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004e52:	b580      	push	{r7, lr}
 8004e54:	b084      	sub	sp, #16
 8004e56:	af00      	add	r7, sp, #0
 8004e58:	60f8      	str	r0, [r7, #12]
 8004e5a:	60b9      	str	r1, [r7, #8]
 8004e5c:	603b      	str	r3, [r7, #0]
 8004e5e:	4613      	mov	r3, r2
 8004e60:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004e62:	e04c      	b.n	8004efe <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004e64:	683b      	ldr	r3, [r7, #0]
 8004e66:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e6a:	d048      	beq.n	8004efe <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8004e6c:	f7fd fdaa 	bl	80029c4 <HAL_GetTick>
 8004e70:	4602      	mov	r2, r0
 8004e72:	69bb      	ldr	r3, [r7, #24]
 8004e74:	1ad3      	subs	r3, r2, r3
 8004e76:	683a      	ldr	r2, [r7, #0]
 8004e78:	429a      	cmp	r2, r3
 8004e7a:	d902      	bls.n	8004e82 <SPI_WaitFlagStateUntilTimeout+0x30>
 8004e7c:	683b      	ldr	r3, [r7, #0]
 8004e7e:	2b00      	cmp	r3, #0
 8004e80:	d13d      	bne.n	8004efe <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004e82:	68fb      	ldr	r3, [r7, #12]
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	685a      	ldr	r2, [r3, #4]
 8004e88:	68fb      	ldr	r3, [r7, #12]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8004e90:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004e92:	68fb      	ldr	r3, [r7, #12]
 8004e94:	685b      	ldr	r3, [r3, #4]
 8004e96:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004e9a:	d111      	bne.n	8004ec0 <SPI_WaitFlagStateUntilTimeout+0x6e>
 8004e9c:	68fb      	ldr	r3, [r7, #12]
 8004e9e:	689b      	ldr	r3, [r3, #8]
 8004ea0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004ea4:	d004      	beq.n	8004eb0 <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004ea6:	68fb      	ldr	r3, [r7, #12]
 8004ea8:	689b      	ldr	r3, [r3, #8]
 8004eaa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004eae:	d107      	bne.n	8004ec0 <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004eb0:	68fb      	ldr	r3, [r7, #12]
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	681a      	ldr	r2, [r3, #0]
 8004eb6:	68fb      	ldr	r3, [r7, #12]
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004ebe:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004ec0:	68fb      	ldr	r3, [r7, #12]
 8004ec2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ec4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004ec8:	d10f      	bne.n	8004eea <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 8004eca:	68fb      	ldr	r3, [r7, #12]
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	681a      	ldr	r2, [r3, #0]
 8004ed0:	68fb      	ldr	r3, [r7, #12]
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004ed8:	601a      	str	r2, [r3, #0]
 8004eda:	68fb      	ldr	r3, [r7, #12]
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	681a      	ldr	r2, [r3, #0]
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004ee8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004eea:	68fb      	ldr	r3, [r7, #12]
 8004eec:	2201      	movs	r2, #1
 8004eee:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004ef2:	68fb      	ldr	r3, [r7, #12]
 8004ef4:	2200      	movs	r2, #0
 8004ef6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8004efa:	2303      	movs	r3, #3
 8004efc:	e00f      	b.n	8004f1e <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004efe:	68fb      	ldr	r3, [r7, #12]
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	689a      	ldr	r2, [r3, #8]
 8004f04:	68bb      	ldr	r3, [r7, #8]
 8004f06:	4013      	ands	r3, r2
 8004f08:	68ba      	ldr	r2, [r7, #8]
 8004f0a:	429a      	cmp	r2, r3
 8004f0c:	bf0c      	ite	eq
 8004f0e:	2301      	moveq	r3, #1
 8004f10:	2300      	movne	r3, #0
 8004f12:	b2db      	uxtb	r3, r3
 8004f14:	461a      	mov	r2, r3
 8004f16:	79fb      	ldrb	r3, [r7, #7]
 8004f18:	429a      	cmp	r2, r3
 8004f1a:	d1a3      	bne.n	8004e64 <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 8004f1c:	2300      	movs	r3, #0
}
 8004f1e:	4618      	mov	r0, r3
 8004f20:	3710      	adds	r7, #16
 8004f22:	46bd      	mov	sp, r7
 8004f24:	bd80      	pop	{r7, pc}
	...

08004f28 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004f28:	b580      	push	{r7, lr}
 8004f2a:	b088      	sub	sp, #32
 8004f2c:	af02      	add	r7, sp, #8
 8004f2e:	60f8      	str	r0, [r7, #12]
 8004f30:	60b9      	str	r1, [r7, #8]
 8004f32:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8004f34:	4b1b      	ldr	r3, [pc, #108]	; (8004fa4 <SPI_EndRxTxTransaction+0x7c>)
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	4a1b      	ldr	r2, [pc, #108]	; (8004fa8 <SPI_EndRxTxTransaction+0x80>)
 8004f3a:	fba2 2303 	umull	r2, r3, r2, r3
 8004f3e:	0d5b      	lsrs	r3, r3, #21
 8004f40:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8004f44:	fb02 f303 	mul.w	r3, r2, r3
 8004f48:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004f4a:	68fb      	ldr	r3, [r7, #12]
 8004f4c:	685b      	ldr	r3, [r3, #4]
 8004f4e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004f52:	d112      	bne.n	8004f7a <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	9300      	str	r3, [sp, #0]
 8004f58:	68bb      	ldr	r3, [r7, #8]
 8004f5a:	2200      	movs	r2, #0
 8004f5c:	2180      	movs	r1, #128	; 0x80
 8004f5e:	68f8      	ldr	r0, [r7, #12]
 8004f60:	f7ff ff77 	bl	8004e52 <SPI_WaitFlagStateUntilTimeout>
 8004f64:	4603      	mov	r3, r0
 8004f66:	2b00      	cmp	r3, #0
 8004f68:	d016      	beq.n	8004f98 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004f6a:	68fb      	ldr	r3, [r7, #12]
 8004f6c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004f6e:	f043 0220 	orr.w	r2, r3, #32
 8004f72:	68fb      	ldr	r3, [r7, #12]
 8004f74:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8004f76:	2303      	movs	r3, #3
 8004f78:	e00f      	b.n	8004f9a <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8004f7a:	697b      	ldr	r3, [r7, #20]
 8004f7c:	2b00      	cmp	r3, #0
 8004f7e:	d00a      	beq.n	8004f96 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8004f80:	697b      	ldr	r3, [r7, #20]
 8004f82:	3b01      	subs	r3, #1
 8004f84:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8004f86:	68fb      	ldr	r3, [r7, #12]
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	689b      	ldr	r3, [r3, #8]
 8004f8c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004f90:	2b80      	cmp	r3, #128	; 0x80
 8004f92:	d0f2      	beq.n	8004f7a <SPI_EndRxTxTransaction+0x52>
 8004f94:	e000      	b.n	8004f98 <SPI_EndRxTxTransaction+0x70>
        break;
 8004f96:	bf00      	nop
  }

  return HAL_OK;
 8004f98:	2300      	movs	r3, #0
}
 8004f9a:	4618      	mov	r0, r3
 8004f9c:	3718      	adds	r7, #24
 8004f9e:	46bd      	mov	sp, r7
 8004fa0:	bd80      	pop	{r7, pc}
 8004fa2:	bf00      	nop
 8004fa4:	20000010 	.word	0x20000010
 8004fa8:	165e9f81 	.word	0x165e9f81

08004fac <SPI_CloseTx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseTx_ISR(SPI_HandleTypeDef *hspi)
{
 8004fac:	b580      	push	{r7, lr}
 8004fae:	b086      	sub	sp, #24
 8004fb0:	af00      	add	r7, sp, #0
 8004fb2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t count = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 8004fb4:	4b2c      	ldr	r3, [pc, #176]	; (8005068 <SPI_CloseTx_ISR+0xbc>)
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	4a2c      	ldr	r2, [pc, #176]	; (800506c <SPI_CloseTx_ISR+0xc0>)
 8004fba:	fba2 2303 	umull	r2, r3, r2, r3
 8004fbe:	0a5b      	lsrs	r3, r3, #9
 8004fc0:	2264      	movs	r2, #100	; 0x64
 8004fc2:	fb02 f303 	mul.w	r3, r2, r3
 8004fc6:	613b      	str	r3, [r7, #16]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004fc8:	f7fd fcfc 	bl	80029c4 <HAL_GetTick>
 8004fcc:	6178      	str	r0, [r7, #20]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 8004fce:	693b      	ldr	r3, [r7, #16]
 8004fd0:	2b00      	cmp	r3, #0
 8004fd2:	d106      	bne.n	8004fe2 <SPI_CloseTx_ISR+0x36>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004fd8:	f043 0220 	orr.w	r2, r3, #32
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8004fe0:	e009      	b.n	8004ff6 <SPI_CloseTx_ISR+0x4a>
    }
    count--;
 8004fe2:	693b      	ldr	r3, [r7, #16]
 8004fe4:	3b01      	subs	r3, #1
 8004fe6:	613b      	str	r3, [r7, #16]
  } while ((hspi->Instance->SR & SPI_FLAG_TXE) == RESET);
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	689b      	ldr	r3, [r3, #8]
 8004fee:	f003 0302 	and.w	r3, r3, #2
 8004ff2:	2b00      	cmp	r3, #0
 8004ff4:	d0eb      	beq.n	8004fce <SPI_CloseTx_ISR+0x22>

  /* Disable TXE and ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_ERR));
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	685a      	ldr	r2, [r3, #4]
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8005004:	605a      	str	r2, [r3, #4]

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8005006:	697a      	ldr	r2, [r7, #20]
 8005008:	2164      	movs	r1, #100	; 0x64
 800500a:	6878      	ldr	r0, [r7, #4]
 800500c:	f7ff ff8c 	bl	8004f28 <SPI_EndRxTxTransaction>
 8005010:	4603      	mov	r3, r0
 8005012:	2b00      	cmp	r3, #0
 8005014:	d005      	beq.n	8005022 <SPI_CloseTx_ISR+0x76>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800501a:	f043 0220 	orr.w	r2, r3, #32
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	689b      	ldr	r3, [r3, #8]
 8005026:	2b00      	cmp	r3, #0
 8005028:	d10a      	bne.n	8005040 <SPI_CloseTx_ISR+0x94>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800502a:	2300      	movs	r3, #0
 800502c:	60fb      	str	r3, [r7, #12]
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	68db      	ldr	r3, [r3, #12]
 8005034:	60fb      	str	r3, [r7, #12]
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	689b      	ldr	r3, [r3, #8]
 800503c:	60fb      	str	r3, [r7, #12]
 800503e:	68fb      	ldr	r3, [r7, #12]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	2201      	movs	r2, #1
 8005044:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800504c:	2b00      	cmp	r3, #0
 800504e:	d003      	beq.n	8005058 <SPI_CloseTx_ISR+0xac>
  {
    /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
    hspi->ErrorCallback(hspi);
#else
    HAL_SPI_ErrorCallback(hspi);
 8005050:	6878      	ldr	r0, [r7, #4]
 8005052:	f7ff fe9b 	bl	8004d8c <HAL_SPI_ErrorCallback>
    hspi->TxCpltCallback(hspi);
#else
    HAL_SPI_TxCpltCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
}
 8005056:	e002      	b.n	800505e <SPI_CloseTx_ISR+0xb2>
    HAL_SPI_TxCpltCallback(hspi);
 8005058:	6878      	ldr	r0, [r7, #4]
 800505a:	f7fd f949 	bl	80022f0 <HAL_SPI_TxCpltCallback>
}
 800505e:	bf00      	nop
 8005060:	3718      	adds	r7, #24
 8005062:	46bd      	mov	sp, r7
 8005064:	bd80      	pop	{r7, pc}
 8005066:	bf00      	nop
 8005068:	20000010 	.word	0x20000010
 800506c:	057619f1 	.word	0x057619f1

08005070 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005070:	b580      	push	{r7, lr}
 8005072:	b082      	sub	sp, #8
 8005074:	af00      	add	r7, sp, #0
 8005076:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	2b00      	cmp	r3, #0
 800507c:	d101      	bne.n	8005082 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800507e:	2301      	movs	r3, #1
 8005080:	e01d      	b.n	80050be <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005088:	b2db      	uxtb	r3, r3
 800508a:	2b00      	cmp	r3, #0
 800508c:	d106      	bne.n	800509c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	2200      	movs	r2, #0
 8005092:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005096:	6878      	ldr	r0, [r7, #4]
 8005098:	f7fd face 	bl	8002638 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	2202      	movs	r2, #2
 80050a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	681a      	ldr	r2, [r3, #0]
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	3304      	adds	r3, #4
 80050ac:	4619      	mov	r1, r3
 80050ae:	4610      	mov	r0, r2
 80050b0:	f000 fa38 	bl	8005524 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	2201      	movs	r2, #1
 80050b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80050bc:	2300      	movs	r3, #0
}
 80050be:	4618      	mov	r0, r3
 80050c0:	3708      	adds	r7, #8
 80050c2:	46bd      	mov	sp, r7
 80050c4:	bd80      	pop	{r7, pc}

080050c6 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80050c6:	b480      	push	{r7}
 80050c8:	b085      	sub	sp, #20
 80050ca:	af00      	add	r7, sp, #0
 80050cc:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	2202      	movs	r2, #2
 80050d2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	689b      	ldr	r3, [r3, #8]
 80050dc:	f003 0307 	and.w	r3, r3, #7
 80050e0:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80050e2:	68fb      	ldr	r3, [r7, #12]
 80050e4:	2b06      	cmp	r3, #6
 80050e6:	d007      	beq.n	80050f8 <HAL_TIM_Base_Start+0x32>
  {
    __HAL_TIM_ENABLE(htim);
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	681a      	ldr	r2, [r3, #0]
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	f042 0201 	orr.w	r2, r2, #1
 80050f6:	601a      	str	r2, [r3, #0]
  }

  /* Change the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	2201      	movs	r2, #1
 80050fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8005100:	2300      	movs	r3, #0
}
 8005102:	4618      	mov	r0, r3
 8005104:	3714      	adds	r7, #20
 8005106:	46bd      	mov	sp, r7
 8005108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800510c:	4770      	bx	lr

0800510e <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800510e:	b480      	push	{r7}
 8005110:	b085      	sub	sp, #20
 8005112:	af00      	add	r7, sp, #0
 8005114:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	68da      	ldr	r2, [r3, #12]
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	f042 0201 	orr.w	r2, r2, #1
 8005124:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	689b      	ldr	r3, [r3, #8]
 800512c:	f003 0307 	and.w	r3, r3, #7
 8005130:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005132:	68fb      	ldr	r3, [r7, #12]
 8005134:	2b06      	cmp	r3, #6
 8005136:	d007      	beq.n	8005148 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	681a      	ldr	r2, [r3, #0]
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	f042 0201 	orr.w	r2, r2, #1
 8005146:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005148:	2300      	movs	r3, #0
}
 800514a:	4618      	mov	r0, r3
 800514c:	3714      	adds	r7, #20
 800514e:	46bd      	mov	sp, r7
 8005150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005154:	4770      	bx	lr

08005156 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005156:	b580      	push	{r7, lr}
 8005158:	b082      	sub	sp, #8
 800515a:	af00      	add	r7, sp, #0
 800515c:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	691b      	ldr	r3, [r3, #16]
 8005164:	f003 0302 	and.w	r3, r3, #2
 8005168:	2b02      	cmp	r3, #2
 800516a:	d122      	bne.n	80051b2 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	68db      	ldr	r3, [r3, #12]
 8005172:	f003 0302 	and.w	r3, r3, #2
 8005176:	2b02      	cmp	r3, #2
 8005178:	d11b      	bne.n	80051b2 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	f06f 0202 	mvn.w	r2, #2
 8005182:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	2201      	movs	r2, #1
 8005188:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	699b      	ldr	r3, [r3, #24]
 8005190:	f003 0303 	and.w	r3, r3, #3
 8005194:	2b00      	cmp	r3, #0
 8005196:	d003      	beq.n	80051a0 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005198:	6878      	ldr	r0, [r7, #4]
 800519a:	f000 f9a5 	bl	80054e8 <HAL_TIM_IC_CaptureCallback>
 800519e:	e005      	b.n	80051ac <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80051a0:	6878      	ldr	r0, [r7, #4]
 80051a2:	f000 f997 	bl	80054d4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80051a6:	6878      	ldr	r0, [r7, #4]
 80051a8:	f000 f9a8 	bl	80054fc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	2200      	movs	r2, #0
 80051b0:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	691b      	ldr	r3, [r3, #16]
 80051b8:	f003 0304 	and.w	r3, r3, #4
 80051bc:	2b04      	cmp	r3, #4
 80051be:	d122      	bne.n	8005206 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	68db      	ldr	r3, [r3, #12]
 80051c6:	f003 0304 	and.w	r3, r3, #4
 80051ca:	2b04      	cmp	r3, #4
 80051cc:	d11b      	bne.n	8005206 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	f06f 0204 	mvn.w	r2, #4
 80051d6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	2202      	movs	r2, #2
 80051dc:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	699b      	ldr	r3, [r3, #24]
 80051e4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80051e8:	2b00      	cmp	r3, #0
 80051ea:	d003      	beq.n	80051f4 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80051ec:	6878      	ldr	r0, [r7, #4]
 80051ee:	f000 f97b 	bl	80054e8 <HAL_TIM_IC_CaptureCallback>
 80051f2:	e005      	b.n	8005200 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80051f4:	6878      	ldr	r0, [r7, #4]
 80051f6:	f000 f96d 	bl	80054d4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80051fa:	6878      	ldr	r0, [r7, #4]
 80051fc:	f000 f97e 	bl	80054fc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	2200      	movs	r2, #0
 8005204:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	691b      	ldr	r3, [r3, #16]
 800520c:	f003 0308 	and.w	r3, r3, #8
 8005210:	2b08      	cmp	r3, #8
 8005212:	d122      	bne.n	800525a <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	68db      	ldr	r3, [r3, #12]
 800521a:	f003 0308 	and.w	r3, r3, #8
 800521e:	2b08      	cmp	r3, #8
 8005220:	d11b      	bne.n	800525a <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	f06f 0208 	mvn.w	r2, #8
 800522a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	2204      	movs	r2, #4
 8005230:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	69db      	ldr	r3, [r3, #28]
 8005238:	f003 0303 	and.w	r3, r3, #3
 800523c:	2b00      	cmp	r3, #0
 800523e:	d003      	beq.n	8005248 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005240:	6878      	ldr	r0, [r7, #4]
 8005242:	f000 f951 	bl	80054e8 <HAL_TIM_IC_CaptureCallback>
 8005246:	e005      	b.n	8005254 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005248:	6878      	ldr	r0, [r7, #4]
 800524a:	f000 f943 	bl	80054d4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800524e:	6878      	ldr	r0, [r7, #4]
 8005250:	f000 f954 	bl	80054fc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	2200      	movs	r2, #0
 8005258:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	691b      	ldr	r3, [r3, #16]
 8005260:	f003 0310 	and.w	r3, r3, #16
 8005264:	2b10      	cmp	r3, #16
 8005266:	d122      	bne.n	80052ae <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	68db      	ldr	r3, [r3, #12]
 800526e:	f003 0310 	and.w	r3, r3, #16
 8005272:	2b10      	cmp	r3, #16
 8005274:	d11b      	bne.n	80052ae <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	f06f 0210 	mvn.w	r2, #16
 800527e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	2208      	movs	r2, #8
 8005284:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	69db      	ldr	r3, [r3, #28]
 800528c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005290:	2b00      	cmp	r3, #0
 8005292:	d003      	beq.n	800529c <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005294:	6878      	ldr	r0, [r7, #4]
 8005296:	f000 f927 	bl	80054e8 <HAL_TIM_IC_CaptureCallback>
 800529a:	e005      	b.n	80052a8 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800529c:	6878      	ldr	r0, [r7, #4]
 800529e:	f000 f919 	bl	80054d4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80052a2:	6878      	ldr	r0, [r7, #4]
 80052a4:	f000 f92a 	bl	80054fc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	2200      	movs	r2, #0
 80052ac:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	691b      	ldr	r3, [r3, #16]
 80052b4:	f003 0301 	and.w	r3, r3, #1
 80052b8:	2b01      	cmp	r3, #1
 80052ba:	d10e      	bne.n	80052da <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	68db      	ldr	r3, [r3, #12]
 80052c2:	f003 0301 	and.w	r3, r3, #1
 80052c6:	2b01      	cmp	r3, #1
 80052c8:	d107      	bne.n	80052da <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	f06f 0201 	mvn.w	r2, #1
 80052d2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80052d4:	6878      	ldr	r0, [r7, #4]
 80052d6:	f7fd f821 	bl	800231c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	691b      	ldr	r3, [r3, #16]
 80052e0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80052e4:	2b80      	cmp	r3, #128	; 0x80
 80052e6:	d10e      	bne.n	8005306 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	68db      	ldr	r3, [r3, #12]
 80052ee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80052f2:	2b80      	cmp	r3, #128	; 0x80
 80052f4:	d107      	bne.n	8005306 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80052fe:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005300:	6878      	ldr	r0, [r7, #4]
 8005302:	f000 faa1 	bl	8005848 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	691b      	ldr	r3, [r3, #16]
 800530c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005310:	2b40      	cmp	r3, #64	; 0x40
 8005312:	d10e      	bne.n	8005332 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	68db      	ldr	r3, [r3, #12]
 800531a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800531e:	2b40      	cmp	r3, #64	; 0x40
 8005320:	d107      	bne.n	8005332 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800532a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800532c:	6878      	ldr	r0, [r7, #4]
 800532e:	f000 f8ef 	bl	8005510 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	691b      	ldr	r3, [r3, #16]
 8005338:	f003 0320 	and.w	r3, r3, #32
 800533c:	2b20      	cmp	r3, #32
 800533e:	d10e      	bne.n	800535e <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	68db      	ldr	r3, [r3, #12]
 8005346:	f003 0320 	and.w	r3, r3, #32
 800534a:	2b20      	cmp	r3, #32
 800534c:	d107      	bne.n	800535e <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	f06f 0220 	mvn.w	r2, #32
 8005356:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005358:	6878      	ldr	r0, [r7, #4]
 800535a:	f000 fa6b 	bl	8005834 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800535e:	bf00      	nop
 8005360:	3708      	adds	r7, #8
 8005362:	46bd      	mov	sp, r7
 8005364:	bd80      	pop	{r7, pc}

08005366 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005366:	b580      	push	{r7, lr}
 8005368:	b084      	sub	sp, #16
 800536a:	af00      	add	r7, sp, #0
 800536c:	6078      	str	r0, [r7, #4]
 800536e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005376:	2b01      	cmp	r3, #1
 8005378:	d101      	bne.n	800537e <HAL_TIM_ConfigClockSource+0x18>
 800537a:	2302      	movs	r3, #2
 800537c:	e0a6      	b.n	80054cc <HAL_TIM_ConfigClockSource+0x166>
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	2201      	movs	r2, #1
 8005382:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	2202      	movs	r2, #2
 800538a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	689b      	ldr	r3, [r3, #8]
 8005394:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005396:	68fb      	ldr	r3, [r7, #12]
 8005398:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800539c:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800539e:	68fb      	ldr	r3, [r7, #12]
 80053a0:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80053a4:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	68fa      	ldr	r2, [r7, #12]
 80053ac:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80053ae:	683b      	ldr	r3, [r7, #0]
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	2b40      	cmp	r3, #64	; 0x40
 80053b4:	d067      	beq.n	8005486 <HAL_TIM_ConfigClockSource+0x120>
 80053b6:	2b40      	cmp	r3, #64	; 0x40
 80053b8:	d80b      	bhi.n	80053d2 <HAL_TIM_ConfigClockSource+0x6c>
 80053ba:	2b10      	cmp	r3, #16
 80053bc:	d073      	beq.n	80054a6 <HAL_TIM_ConfigClockSource+0x140>
 80053be:	2b10      	cmp	r3, #16
 80053c0:	d802      	bhi.n	80053c8 <HAL_TIM_ConfigClockSource+0x62>
 80053c2:	2b00      	cmp	r3, #0
 80053c4:	d06f      	beq.n	80054a6 <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 80053c6:	e078      	b.n	80054ba <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80053c8:	2b20      	cmp	r3, #32
 80053ca:	d06c      	beq.n	80054a6 <HAL_TIM_ConfigClockSource+0x140>
 80053cc:	2b30      	cmp	r3, #48	; 0x30
 80053ce:	d06a      	beq.n	80054a6 <HAL_TIM_ConfigClockSource+0x140>
      break;
 80053d0:	e073      	b.n	80054ba <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80053d2:	2b70      	cmp	r3, #112	; 0x70
 80053d4:	d00d      	beq.n	80053f2 <HAL_TIM_ConfigClockSource+0x8c>
 80053d6:	2b70      	cmp	r3, #112	; 0x70
 80053d8:	d804      	bhi.n	80053e4 <HAL_TIM_ConfigClockSource+0x7e>
 80053da:	2b50      	cmp	r3, #80	; 0x50
 80053dc:	d033      	beq.n	8005446 <HAL_TIM_ConfigClockSource+0xe0>
 80053de:	2b60      	cmp	r3, #96	; 0x60
 80053e0:	d041      	beq.n	8005466 <HAL_TIM_ConfigClockSource+0x100>
      break;
 80053e2:	e06a      	b.n	80054ba <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80053e4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80053e8:	d066      	beq.n	80054b8 <HAL_TIM_ConfigClockSource+0x152>
 80053ea:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80053ee:	d017      	beq.n	8005420 <HAL_TIM_ConfigClockSource+0xba>
      break;
 80053f0:	e063      	b.n	80054ba <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	6818      	ldr	r0, [r3, #0]
 80053f6:	683b      	ldr	r3, [r7, #0]
 80053f8:	6899      	ldr	r1, [r3, #8]
 80053fa:	683b      	ldr	r3, [r7, #0]
 80053fc:	685a      	ldr	r2, [r3, #4]
 80053fe:	683b      	ldr	r3, [r7, #0]
 8005400:	68db      	ldr	r3, [r3, #12]
 8005402:	f000 f989 	bl	8005718 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	689b      	ldr	r3, [r3, #8]
 800540c:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800540e:	68fb      	ldr	r3, [r7, #12]
 8005410:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8005414:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	68fa      	ldr	r2, [r7, #12]
 800541c:	609a      	str	r2, [r3, #8]
      break;
 800541e:	e04c      	b.n	80054ba <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	6818      	ldr	r0, [r3, #0]
 8005424:	683b      	ldr	r3, [r7, #0]
 8005426:	6899      	ldr	r1, [r3, #8]
 8005428:	683b      	ldr	r3, [r7, #0]
 800542a:	685a      	ldr	r2, [r3, #4]
 800542c:	683b      	ldr	r3, [r7, #0]
 800542e:	68db      	ldr	r3, [r3, #12]
 8005430:	f000 f972 	bl	8005718 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	689a      	ldr	r2, [r3, #8]
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005442:	609a      	str	r2, [r3, #8]
      break;
 8005444:	e039      	b.n	80054ba <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	6818      	ldr	r0, [r3, #0]
 800544a:	683b      	ldr	r3, [r7, #0]
 800544c:	6859      	ldr	r1, [r3, #4]
 800544e:	683b      	ldr	r3, [r7, #0]
 8005450:	68db      	ldr	r3, [r3, #12]
 8005452:	461a      	mov	r2, r3
 8005454:	f000 f8e6 	bl	8005624 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	2150      	movs	r1, #80	; 0x50
 800545e:	4618      	mov	r0, r3
 8005460:	f000 f93f 	bl	80056e2 <TIM_ITRx_SetConfig>
      break;
 8005464:	e029      	b.n	80054ba <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	6818      	ldr	r0, [r3, #0]
 800546a:	683b      	ldr	r3, [r7, #0]
 800546c:	6859      	ldr	r1, [r3, #4]
 800546e:	683b      	ldr	r3, [r7, #0]
 8005470:	68db      	ldr	r3, [r3, #12]
 8005472:	461a      	mov	r2, r3
 8005474:	f000 f905 	bl	8005682 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	2160      	movs	r1, #96	; 0x60
 800547e:	4618      	mov	r0, r3
 8005480:	f000 f92f 	bl	80056e2 <TIM_ITRx_SetConfig>
      break;
 8005484:	e019      	b.n	80054ba <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	6818      	ldr	r0, [r3, #0]
 800548a:	683b      	ldr	r3, [r7, #0]
 800548c:	6859      	ldr	r1, [r3, #4]
 800548e:	683b      	ldr	r3, [r7, #0]
 8005490:	68db      	ldr	r3, [r3, #12]
 8005492:	461a      	mov	r2, r3
 8005494:	f000 f8c6 	bl	8005624 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	2140      	movs	r1, #64	; 0x40
 800549e:	4618      	mov	r0, r3
 80054a0:	f000 f91f 	bl	80056e2 <TIM_ITRx_SetConfig>
      break;
 80054a4:	e009      	b.n	80054ba <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	681a      	ldr	r2, [r3, #0]
 80054aa:	683b      	ldr	r3, [r7, #0]
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	4619      	mov	r1, r3
 80054b0:	4610      	mov	r0, r2
 80054b2:	f000 f916 	bl	80056e2 <TIM_ITRx_SetConfig>
      break;
 80054b6:	e000      	b.n	80054ba <HAL_TIM_ConfigClockSource+0x154>
      break;
 80054b8:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	2201      	movs	r2, #1
 80054be:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	2200      	movs	r2, #0
 80054c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80054ca:	2300      	movs	r3, #0
}
 80054cc:	4618      	mov	r0, r3
 80054ce:	3710      	adds	r7, #16
 80054d0:	46bd      	mov	sp, r7
 80054d2:	bd80      	pop	{r7, pc}

080054d4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80054d4:	b480      	push	{r7}
 80054d6:	b083      	sub	sp, #12
 80054d8:	af00      	add	r7, sp, #0
 80054da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80054dc:	bf00      	nop
 80054de:	370c      	adds	r7, #12
 80054e0:	46bd      	mov	sp, r7
 80054e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054e6:	4770      	bx	lr

080054e8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80054e8:	b480      	push	{r7}
 80054ea:	b083      	sub	sp, #12
 80054ec:	af00      	add	r7, sp, #0
 80054ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80054f0:	bf00      	nop
 80054f2:	370c      	adds	r7, #12
 80054f4:	46bd      	mov	sp, r7
 80054f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054fa:	4770      	bx	lr

080054fc <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80054fc:	b480      	push	{r7}
 80054fe:	b083      	sub	sp, #12
 8005500:	af00      	add	r7, sp, #0
 8005502:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005504:	bf00      	nop
 8005506:	370c      	adds	r7, #12
 8005508:	46bd      	mov	sp, r7
 800550a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800550e:	4770      	bx	lr

08005510 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005510:	b480      	push	{r7}
 8005512:	b083      	sub	sp, #12
 8005514:	af00      	add	r7, sp, #0
 8005516:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005518:	bf00      	nop
 800551a:	370c      	adds	r7, #12
 800551c:	46bd      	mov	sp, r7
 800551e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005522:	4770      	bx	lr

08005524 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005524:	b480      	push	{r7}
 8005526:	b085      	sub	sp, #20
 8005528:	af00      	add	r7, sp, #0
 800552a:	6078      	str	r0, [r7, #4]
 800552c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	4a34      	ldr	r2, [pc, #208]	; (8005608 <TIM_Base_SetConfig+0xe4>)
 8005538:	4293      	cmp	r3, r2
 800553a:	d00f      	beq.n	800555c <TIM_Base_SetConfig+0x38>
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005542:	d00b      	beq.n	800555c <TIM_Base_SetConfig+0x38>
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	4a31      	ldr	r2, [pc, #196]	; (800560c <TIM_Base_SetConfig+0xe8>)
 8005548:	4293      	cmp	r3, r2
 800554a:	d007      	beq.n	800555c <TIM_Base_SetConfig+0x38>
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	4a30      	ldr	r2, [pc, #192]	; (8005610 <TIM_Base_SetConfig+0xec>)
 8005550:	4293      	cmp	r3, r2
 8005552:	d003      	beq.n	800555c <TIM_Base_SetConfig+0x38>
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	4a2f      	ldr	r2, [pc, #188]	; (8005614 <TIM_Base_SetConfig+0xf0>)
 8005558:	4293      	cmp	r3, r2
 800555a:	d108      	bne.n	800556e <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800555c:	68fb      	ldr	r3, [r7, #12]
 800555e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005562:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005564:	683b      	ldr	r3, [r7, #0]
 8005566:	685b      	ldr	r3, [r3, #4]
 8005568:	68fa      	ldr	r2, [r7, #12]
 800556a:	4313      	orrs	r3, r2
 800556c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	4a25      	ldr	r2, [pc, #148]	; (8005608 <TIM_Base_SetConfig+0xe4>)
 8005572:	4293      	cmp	r3, r2
 8005574:	d01b      	beq.n	80055ae <TIM_Base_SetConfig+0x8a>
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800557c:	d017      	beq.n	80055ae <TIM_Base_SetConfig+0x8a>
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	4a22      	ldr	r2, [pc, #136]	; (800560c <TIM_Base_SetConfig+0xe8>)
 8005582:	4293      	cmp	r3, r2
 8005584:	d013      	beq.n	80055ae <TIM_Base_SetConfig+0x8a>
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	4a21      	ldr	r2, [pc, #132]	; (8005610 <TIM_Base_SetConfig+0xec>)
 800558a:	4293      	cmp	r3, r2
 800558c:	d00f      	beq.n	80055ae <TIM_Base_SetConfig+0x8a>
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	4a20      	ldr	r2, [pc, #128]	; (8005614 <TIM_Base_SetConfig+0xf0>)
 8005592:	4293      	cmp	r3, r2
 8005594:	d00b      	beq.n	80055ae <TIM_Base_SetConfig+0x8a>
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	4a1f      	ldr	r2, [pc, #124]	; (8005618 <TIM_Base_SetConfig+0xf4>)
 800559a:	4293      	cmp	r3, r2
 800559c:	d007      	beq.n	80055ae <TIM_Base_SetConfig+0x8a>
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	4a1e      	ldr	r2, [pc, #120]	; (800561c <TIM_Base_SetConfig+0xf8>)
 80055a2:	4293      	cmp	r3, r2
 80055a4:	d003      	beq.n	80055ae <TIM_Base_SetConfig+0x8a>
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	4a1d      	ldr	r2, [pc, #116]	; (8005620 <TIM_Base_SetConfig+0xfc>)
 80055aa:	4293      	cmp	r3, r2
 80055ac:	d108      	bne.n	80055c0 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80055ae:	68fb      	ldr	r3, [r7, #12]
 80055b0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80055b4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80055b6:	683b      	ldr	r3, [r7, #0]
 80055b8:	68db      	ldr	r3, [r3, #12]
 80055ba:	68fa      	ldr	r2, [r7, #12]
 80055bc:	4313      	orrs	r3, r2
 80055be:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80055c0:	68fb      	ldr	r3, [r7, #12]
 80055c2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80055c6:	683b      	ldr	r3, [r7, #0]
 80055c8:	695b      	ldr	r3, [r3, #20]
 80055ca:	4313      	orrs	r3, r2
 80055cc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	68fa      	ldr	r2, [r7, #12]
 80055d2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80055d4:	683b      	ldr	r3, [r7, #0]
 80055d6:	689a      	ldr	r2, [r3, #8]
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80055dc:	683b      	ldr	r3, [r7, #0]
 80055de:	681a      	ldr	r2, [r3, #0]
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	4a08      	ldr	r2, [pc, #32]	; (8005608 <TIM_Base_SetConfig+0xe4>)
 80055e8:	4293      	cmp	r3, r2
 80055ea:	d103      	bne.n	80055f4 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80055ec:	683b      	ldr	r3, [r7, #0]
 80055ee:	691a      	ldr	r2, [r3, #16]
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	2201      	movs	r2, #1
 80055f8:	615a      	str	r2, [r3, #20]
}
 80055fa:	bf00      	nop
 80055fc:	3714      	adds	r7, #20
 80055fe:	46bd      	mov	sp, r7
 8005600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005604:	4770      	bx	lr
 8005606:	bf00      	nop
 8005608:	40010000 	.word	0x40010000
 800560c:	40000400 	.word	0x40000400
 8005610:	40000800 	.word	0x40000800
 8005614:	40000c00 	.word	0x40000c00
 8005618:	40014000 	.word	0x40014000
 800561c:	40014400 	.word	0x40014400
 8005620:	40014800 	.word	0x40014800

08005624 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005624:	b480      	push	{r7}
 8005626:	b087      	sub	sp, #28
 8005628:	af00      	add	r7, sp, #0
 800562a:	60f8      	str	r0, [r7, #12]
 800562c:	60b9      	str	r1, [r7, #8]
 800562e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005630:	68fb      	ldr	r3, [r7, #12]
 8005632:	6a1b      	ldr	r3, [r3, #32]
 8005634:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005636:	68fb      	ldr	r3, [r7, #12]
 8005638:	6a1b      	ldr	r3, [r3, #32]
 800563a:	f023 0201 	bic.w	r2, r3, #1
 800563e:	68fb      	ldr	r3, [r7, #12]
 8005640:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005642:	68fb      	ldr	r3, [r7, #12]
 8005644:	699b      	ldr	r3, [r3, #24]
 8005646:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005648:	693b      	ldr	r3, [r7, #16]
 800564a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800564e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	011b      	lsls	r3, r3, #4
 8005654:	693a      	ldr	r2, [r7, #16]
 8005656:	4313      	orrs	r3, r2
 8005658:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800565a:	697b      	ldr	r3, [r7, #20]
 800565c:	f023 030a 	bic.w	r3, r3, #10
 8005660:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005662:	697a      	ldr	r2, [r7, #20]
 8005664:	68bb      	ldr	r3, [r7, #8]
 8005666:	4313      	orrs	r3, r2
 8005668:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800566a:	68fb      	ldr	r3, [r7, #12]
 800566c:	693a      	ldr	r2, [r7, #16]
 800566e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005670:	68fb      	ldr	r3, [r7, #12]
 8005672:	697a      	ldr	r2, [r7, #20]
 8005674:	621a      	str	r2, [r3, #32]
}
 8005676:	bf00      	nop
 8005678:	371c      	adds	r7, #28
 800567a:	46bd      	mov	sp, r7
 800567c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005680:	4770      	bx	lr

08005682 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005682:	b480      	push	{r7}
 8005684:	b087      	sub	sp, #28
 8005686:	af00      	add	r7, sp, #0
 8005688:	60f8      	str	r0, [r7, #12]
 800568a:	60b9      	str	r1, [r7, #8]
 800568c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800568e:	68fb      	ldr	r3, [r7, #12]
 8005690:	6a1b      	ldr	r3, [r3, #32]
 8005692:	f023 0210 	bic.w	r2, r3, #16
 8005696:	68fb      	ldr	r3, [r7, #12]
 8005698:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800569a:	68fb      	ldr	r3, [r7, #12]
 800569c:	699b      	ldr	r3, [r3, #24]
 800569e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80056a0:	68fb      	ldr	r3, [r7, #12]
 80056a2:	6a1b      	ldr	r3, [r3, #32]
 80056a4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80056a6:	697b      	ldr	r3, [r7, #20]
 80056a8:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80056ac:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	031b      	lsls	r3, r3, #12
 80056b2:	697a      	ldr	r2, [r7, #20]
 80056b4:	4313      	orrs	r3, r2
 80056b6:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80056b8:	693b      	ldr	r3, [r7, #16]
 80056ba:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80056be:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80056c0:	68bb      	ldr	r3, [r7, #8]
 80056c2:	011b      	lsls	r3, r3, #4
 80056c4:	693a      	ldr	r2, [r7, #16]
 80056c6:	4313      	orrs	r3, r2
 80056c8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80056ca:	68fb      	ldr	r3, [r7, #12]
 80056cc:	697a      	ldr	r2, [r7, #20]
 80056ce:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80056d0:	68fb      	ldr	r3, [r7, #12]
 80056d2:	693a      	ldr	r2, [r7, #16]
 80056d4:	621a      	str	r2, [r3, #32]
}
 80056d6:	bf00      	nop
 80056d8:	371c      	adds	r7, #28
 80056da:	46bd      	mov	sp, r7
 80056dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056e0:	4770      	bx	lr

080056e2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80056e2:	b480      	push	{r7}
 80056e4:	b085      	sub	sp, #20
 80056e6:	af00      	add	r7, sp, #0
 80056e8:	6078      	str	r0, [r7, #4]
 80056ea:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	689b      	ldr	r3, [r3, #8]
 80056f0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80056f2:	68fb      	ldr	r3, [r7, #12]
 80056f4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80056f8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80056fa:	683a      	ldr	r2, [r7, #0]
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	4313      	orrs	r3, r2
 8005700:	f043 0307 	orr.w	r3, r3, #7
 8005704:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	68fa      	ldr	r2, [r7, #12]
 800570a:	609a      	str	r2, [r3, #8]
}
 800570c:	bf00      	nop
 800570e:	3714      	adds	r7, #20
 8005710:	46bd      	mov	sp, r7
 8005712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005716:	4770      	bx	lr

08005718 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005718:	b480      	push	{r7}
 800571a:	b087      	sub	sp, #28
 800571c:	af00      	add	r7, sp, #0
 800571e:	60f8      	str	r0, [r7, #12]
 8005720:	60b9      	str	r1, [r7, #8]
 8005722:	607a      	str	r2, [r7, #4]
 8005724:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005726:	68fb      	ldr	r3, [r7, #12]
 8005728:	689b      	ldr	r3, [r3, #8]
 800572a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800572c:	697b      	ldr	r3, [r7, #20]
 800572e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005732:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005734:	683b      	ldr	r3, [r7, #0]
 8005736:	021a      	lsls	r2, r3, #8
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	431a      	orrs	r2, r3
 800573c:	68bb      	ldr	r3, [r7, #8]
 800573e:	4313      	orrs	r3, r2
 8005740:	697a      	ldr	r2, [r7, #20]
 8005742:	4313      	orrs	r3, r2
 8005744:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005746:	68fb      	ldr	r3, [r7, #12]
 8005748:	697a      	ldr	r2, [r7, #20]
 800574a:	609a      	str	r2, [r3, #8]
}
 800574c:	bf00      	nop
 800574e:	371c      	adds	r7, #28
 8005750:	46bd      	mov	sp, r7
 8005752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005756:	4770      	bx	lr

08005758 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005758:	b480      	push	{r7}
 800575a:	b085      	sub	sp, #20
 800575c:	af00      	add	r7, sp, #0
 800575e:	6078      	str	r0, [r7, #4]
 8005760:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005768:	2b01      	cmp	r3, #1
 800576a:	d101      	bne.n	8005770 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800576c:	2302      	movs	r3, #2
 800576e:	e050      	b.n	8005812 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	2201      	movs	r2, #1
 8005774:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	2202      	movs	r2, #2
 800577c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	685b      	ldr	r3, [r3, #4]
 8005786:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	689b      	ldr	r3, [r3, #8]
 800578e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005790:	68fb      	ldr	r3, [r7, #12]
 8005792:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005796:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005798:	683b      	ldr	r3, [r7, #0]
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	68fa      	ldr	r2, [r7, #12]
 800579e:	4313      	orrs	r3, r2
 80057a0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	68fa      	ldr	r2, [r7, #12]
 80057a8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	4a1c      	ldr	r2, [pc, #112]	; (8005820 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 80057b0:	4293      	cmp	r3, r2
 80057b2:	d018      	beq.n	80057e6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80057bc:	d013      	beq.n	80057e6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	4a18      	ldr	r2, [pc, #96]	; (8005824 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 80057c4:	4293      	cmp	r3, r2
 80057c6:	d00e      	beq.n	80057e6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	4a16      	ldr	r2, [pc, #88]	; (8005828 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 80057ce:	4293      	cmp	r3, r2
 80057d0:	d009      	beq.n	80057e6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	4a15      	ldr	r2, [pc, #84]	; (800582c <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 80057d8:	4293      	cmp	r3, r2
 80057da:	d004      	beq.n	80057e6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	4a13      	ldr	r2, [pc, #76]	; (8005830 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 80057e2:	4293      	cmp	r3, r2
 80057e4:	d10c      	bne.n	8005800 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80057e6:	68bb      	ldr	r3, [r7, #8]
 80057e8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80057ec:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80057ee:	683b      	ldr	r3, [r7, #0]
 80057f0:	685b      	ldr	r3, [r3, #4]
 80057f2:	68ba      	ldr	r2, [r7, #8]
 80057f4:	4313      	orrs	r3, r2
 80057f6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	68ba      	ldr	r2, [r7, #8]
 80057fe:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	2201      	movs	r2, #1
 8005804:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	2200      	movs	r2, #0
 800580c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005810:	2300      	movs	r3, #0
}
 8005812:	4618      	mov	r0, r3
 8005814:	3714      	adds	r7, #20
 8005816:	46bd      	mov	sp, r7
 8005818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800581c:	4770      	bx	lr
 800581e:	bf00      	nop
 8005820:	40010000 	.word	0x40010000
 8005824:	40000400 	.word	0x40000400
 8005828:	40000800 	.word	0x40000800
 800582c:	40000c00 	.word	0x40000c00
 8005830:	40014000 	.word	0x40014000

08005834 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005834:	b480      	push	{r7}
 8005836:	b083      	sub	sp, #12
 8005838:	af00      	add	r7, sp, #0
 800583a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800583c:	bf00      	nop
 800583e:	370c      	adds	r7, #12
 8005840:	46bd      	mov	sp, r7
 8005842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005846:	4770      	bx	lr

08005848 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005848:	b480      	push	{r7}
 800584a:	b083      	sub	sp, #12
 800584c:	af00      	add	r7, sp, #0
 800584e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005850:	bf00      	nop
 8005852:	370c      	adds	r7, #12
 8005854:	46bd      	mov	sp, r7
 8005856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800585a:	4770      	bx	lr

0800585c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800585c:	b580      	push	{r7, lr}
 800585e:	b082      	sub	sp, #8
 8005860:	af00      	add	r7, sp, #0
 8005862:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	2b00      	cmp	r3, #0
 8005868:	d101      	bne.n	800586e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800586a:	2301      	movs	r3, #1
 800586c:	e03f      	b.n	80058ee <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8005874:	b2db      	uxtb	r3, r3
 8005876:	2b00      	cmp	r3, #0
 8005878:	d106      	bne.n	8005888 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	2200      	movs	r2, #0
 800587e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005882:	6878      	ldr	r0, [r7, #4]
 8005884:	f7fc ff16 	bl	80026b4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	2224      	movs	r2, #36	; 0x24
 800588c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	68da      	ldr	r2, [r3, #12]
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800589e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80058a0:	6878      	ldr	r0, [r7, #4]
 80058a2:	f000 fb97 	bl	8005fd4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	691a      	ldr	r2, [r3, #16]
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80058b4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	695a      	ldr	r2, [r3, #20]
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80058c4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	68da      	ldr	r2, [r3, #12]
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80058d4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	2200      	movs	r2, #0
 80058da:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	2220      	movs	r2, #32
 80058e0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	2220      	movs	r2, #32
 80058e8:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 80058ec:	2300      	movs	r3, #0
}
 80058ee:	4618      	mov	r0, r3
 80058f0:	3708      	adds	r7, #8
 80058f2:	46bd      	mov	sp, r7
 80058f4:	bd80      	pop	{r7, pc}

080058f6 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80058f6:	b580      	push	{r7, lr}
 80058f8:	b088      	sub	sp, #32
 80058fa:	af02      	add	r7, sp, #8
 80058fc:	60f8      	str	r0, [r7, #12]
 80058fe:	60b9      	str	r1, [r7, #8]
 8005900:	603b      	str	r3, [r7, #0]
 8005902:	4613      	mov	r3, r2
 8005904:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 8005906:	2300      	movs	r3, #0
 8005908:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800590a:	68fb      	ldr	r3, [r7, #12]
 800590c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8005910:	b2db      	uxtb	r3, r3
 8005912:	2b20      	cmp	r3, #32
 8005914:	f040 8083 	bne.w	8005a1e <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 8005918:	68bb      	ldr	r3, [r7, #8]
 800591a:	2b00      	cmp	r3, #0
 800591c:	d002      	beq.n	8005924 <HAL_UART_Transmit+0x2e>
 800591e:	88fb      	ldrh	r3, [r7, #6]
 8005920:	2b00      	cmp	r3, #0
 8005922:	d101      	bne.n	8005928 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 8005924:	2301      	movs	r3, #1
 8005926:	e07b      	b.n	8005a20 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8005928:	68fb      	ldr	r3, [r7, #12]
 800592a:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800592e:	2b01      	cmp	r3, #1
 8005930:	d101      	bne.n	8005936 <HAL_UART_Transmit+0x40>
 8005932:	2302      	movs	r3, #2
 8005934:	e074      	b.n	8005a20 <HAL_UART_Transmit+0x12a>
 8005936:	68fb      	ldr	r3, [r7, #12]
 8005938:	2201      	movs	r2, #1
 800593a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800593e:	68fb      	ldr	r3, [r7, #12]
 8005940:	2200      	movs	r2, #0
 8005942:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005944:	68fb      	ldr	r3, [r7, #12]
 8005946:	2221      	movs	r2, #33	; 0x21
 8005948:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 800594c:	f7fd f83a 	bl	80029c4 <HAL_GetTick>
 8005950:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005952:	68fb      	ldr	r3, [r7, #12]
 8005954:	88fa      	ldrh	r2, [r7, #6]
 8005956:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8005958:	68fb      	ldr	r3, [r7, #12]
 800595a:	88fa      	ldrh	r2, [r7, #6]
 800595c:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800595e:	68fb      	ldr	r3, [r7, #12]
 8005960:	2200      	movs	r2, #0
 8005962:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 8005966:	e042      	b.n	80059ee <HAL_UART_Transmit+0xf8>
    {
      huart->TxXferCount--;
 8005968:	68fb      	ldr	r3, [r7, #12]
 800596a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800596c:	b29b      	uxth	r3, r3
 800596e:	3b01      	subs	r3, #1
 8005970:	b29a      	uxth	r2, r3
 8005972:	68fb      	ldr	r3, [r7, #12]
 8005974:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8005976:	68fb      	ldr	r3, [r7, #12]
 8005978:	689b      	ldr	r3, [r3, #8]
 800597a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800597e:	d122      	bne.n	80059c6 <HAL_UART_Transmit+0xd0>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005980:	683b      	ldr	r3, [r7, #0]
 8005982:	9300      	str	r3, [sp, #0]
 8005984:	697b      	ldr	r3, [r7, #20]
 8005986:	2200      	movs	r2, #0
 8005988:	2180      	movs	r1, #128	; 0x80
 800598a:	68f8      	ldr	r0, [r7, #12]
 800598c:	f000 f9b6 	bl	8005cfc <UART_WaitOnFlagUntilTimeout>
 8005990:	4603      	mov	r3, r0
 8005992:	2b00      	cmp	r3, #0
 8005994:	d001      	beq.n	800599a <HAL_UART_Transmit+0xa4>
        {
          return HAL_TIMEOUT;
 8005996:	2303      	movs	r3, #3
 8005998:	e042      	b.n	8005a20 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 800599a:	68bb      	ldr	r3, [r7, #8]
 800599c:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 800599e:	693b      	ldr	r3, [r7, #16]
 80059a0:	881b      	ldrh	r3, [r3, #0]
 80059a2:	461a      	mov	r2, r3
 80059a4:	68fb      	ldr	r3, [r7, #12]
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80059ac:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 80059ae:	68fb      	ldr	r3, [r7, #12]
 80059b0:	691b      	ldr	r3, [r3, #16]
 80059b2:	2b00      	cmp	r3, #0
 80059b4:	d103      	bne.n	80059be <HAL_UART_Transmit+0xc8>
        {
          pData += 2U;
 80059b6:	68bb      	ldr	r3, [r7, #8]
 80059b8:	3302      	adds	r3, #2
 80059ba:	60bb      	str	r3, [r7, #8]
 80059bc:	e017      	b.n	80059ee <HAL_UART_Transmit+0xf8>
        }
        else
        {
          pData += 1U;
 80059be:	68bb      	ldr	r3, [r7, #8]
 80059c0:	3301      	adds	r3, #1
 80059c2:	60bb      	str	r3, [r7, #8]
 80059c4:	e013      	b.n	80059ee <HAL_UART_Transmit+0xf8>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80059c6:	683b      	ldr	r3, [r7, #0]
 80059c8:	9300      	str	r3, [sp, #0]
 80059ca:	697b      	ldr	r3, [r7, #20]
 80059cc:	2200      	movs	r2, #0
 80059ce:	2180      	movs	r1, #128	; 0x80
 80059d0:	68f8      	ldr	r0, [r7, #12]
 80059d2:	f000 f993 	bl	8005cfc <UART_WaitOnFlagUntilTimeout>
 80059d6:	4603      	mov	r3, r0
 80059d8:	2b00      	cmp	r3, #0
 80059da:	d001      	beq.n	80059e0 <HAL_UART_Transmit+0xea>
        {
          return HAL_TIMEOUT;
 80059dc:	2303      	movs	r3, #3
 80059de:	e01f      	b.n	8005a20 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 80059e0:	68bb      	ldr	r3, [r7, #8]
 80059e2:	1c5a      	adds	r2, r3, #1
 80059e4:	60ba      	str	r2, [r7, #8]
 80059e6:	781a      	ldrb	r2, [r3, #0]
 80059e8:	68fb      	ldr	r3, [r7, #12]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 80059ee:	68fb      	ldr	r3, [r7, #12]
 80059f0:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80059f2:	b29b      	uxth	r3, r3
 80059f4:	2b00      	cmp	r3, #0
 80059f6:	d1b7      	bne.n	8005968 <HAL_UART_Transmit+0x72>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80059f8:	683b      	ldr	r3, [r7, #0]
 80059fa:	9300      	str	r3, [sp, #0]
 80059fc:	697b      	ldr	r3, [r7, #20]
 80059fe:	2200      	movs	r2, #0
 8005a00:	2140      	movs	r1, #64	; 0x40
 8005a02:	68f8      	ldr	r0, [r7, #12]
 8005a04:	f000 f97a 	bl	8005cfc <UART_WaitOnFlagUntilTimeout>
 8005a08:	4603      	mov	r3, r0
 8005a0a:	2b00      	cmp	r3, #0
 8005a0c:	d001      	beq.n	8005a12 <HAL_UART_Transmit+0x11c>
    {
      return HAL_TIMEOUT;
 8005a0e:	2303      	movs	r3, #3
 8005a10:	e006      	b.n	8005a20 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005a12:	68fb      	ldr	r3, [r7, #12]
 8005a14:	2220      	movs	r2, #32
 8005a16:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 8005a1a:	2300      	movs	r3, #0
 8005a1c:	e000      	b.n	8005a20 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 8005a1e:	2302      	movs	r3, #2
  }
}
 8005a20:	4618      	mov	r0, r3
 8005a22:	3718      	adds	r7, #24
 8005a24:	46bd      	mov	sp, r7
 8005a26:	bd80      	pop	{r7, pc}

08005a28 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005a28:	b480      	push	{r7}
 8005a2a:	b085      	sub	sp, #20
 8005a2c:	af00      	add	r7, sp, #0
 8005a2e:	60f8      	str	r0, [r7, #12]
 8005a30:	60b9      	str	r1, [r7, #8]
 8005a32:	4613      	mov	r3, r2
 8005a34:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005a36:	68fb      	ldr	r3, [r7, #12]
 8005a38:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8005a3c:	b2db      	uxtb	r3, r3
 8005a3e:	2b20      	cmp	r3, #32
 8005a40:	d140      	bne.n	8005ac4 <HAL_UART_Receive_IT+0x9c>
  {
    if ((pData == NULL) || (Size == 0U))
 8005a42:	68bb      	ldr	r3, [r7, #8]
 8005a44:	2b00      	cmp	r3, #0
 8005a46:	d002      	beq.n	8005a4e <HAL_UART_Receive_IT+0x26>
 8005a48:	88fb      	ldrh	r3, [r7, #6]
 8005a4a:	2b00      	cmp	r3, #0
 8005a4c:	d101      	bne.n	8005a52 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8005a4e:	2301      	movs	r3, #1
 8005a50:	e039      	b.n	8005ac6 <HAL_UART_Receive_IT+0x9e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8005a52:	68fb      	ldr	r3, [r7, #12]
 8005a54:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8005a58:	2b01      	cmp	r3, #1
 8005a5a:	d101      	bne.n	8005a60 <HAL_UART_Receive_IT+0x38>
 8005a5c:	2302      	movs	r3, #2
 8005a5e:	e032      	b.n	8005ac6 <HAL_UART_Receive_IT+0x9e>
 8005a60:	68fb      	ldr	r3, [r7, #12]
 8005a62:	2201      	movs	r2, #1
 8005a64:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 8005a68:	68fb      	ldr	r3, [r7, #12]
 8005a6a:	68ba      	ldr	r2, [r7, #8]
 8005a6c:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 8005a6e:	68fb      	ldr	r3, [r7, #12]
 8005a70:	88fa      	ldrh	r2, [r7, #6]
 8005a72:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8005a74:	68fb      	ldr	r3, [r7, #12]
 8005a76:	88fa      	ldrh	r2, [r7, #6]
 8005a78:	85da      	strh	r2, [r3, #46]	; 0x2e

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005a7a:	68fb      	ldr	r3, [r7, #12]
 8005a7c:	2200      	movs	r2, #0
 8005a7e:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005a80:	68fb      	ldr	r3, [r7, #12]
 8005a82:	2222      	movs	r2, #34	; 0x22
 8005a84:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8005a88:	68fb      	ldr	r3, [r7, #12]
 8005a8a:	2200      	movs	r2, #0
 8005a8c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8005a90:	68fb      	ldr	r3, [r7, #12]
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	68da      	ldr	r2, [r3, #12]
 8005a96:	68fb      	ldr	r3, [r7, #12]
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005a9e:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8005aa0:	68fb      	ldr	r3, [r7, #12]
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	695a      	ldr	r2, [r3, #20]
 8005aa6:	68fb      	ldr	r3, [r7, #12]
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	f042 0201 	orr.w	r2, r2, #1
 8005aae:	615a      	str	r2, [r3, #20]

    /* Enable the UART Data Register not empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8005ab0:	68fb      	ldr	r3, [r7, #12]
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	68da      	ldr	r2, [r3, #12]
 8005ab6:	68fb      	ldr	r3, [r7, #12]
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	f042 0220 	orr.w	r2, r2, #32
 8005abe:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8005ac0:	2300      	movs	r3, #0
 8005ac2:	e000      	b.n	8005ac6 <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 8005ac4:	2302      	movs	r3, #2
  }
}
 8005ac6:	4618      	mov	r0, r3
 8005ac8:	3714      	adds	r7, #20
 8005aca:	46bd      	mov	sp, r7
 8005acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ad0:	4770      	bx	lr
	...

08005ad4 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005ad4:	b580      	push	{r7, lr}
 8005ad6:	b088      	sub	sp, #32
 8005ad8:	af00      	add	r7, sp, #0
 8005ada:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	681b      	ldr	r3, [r3, #0]
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	68db      	ldr	r3, [r3, #12]
 8005aea:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	695b      	ldr	r3, [r3, #20]
 8005af2:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 8005af4:	2300      	movs	r3, #0
 8005af6:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 8005af8:	2300      	movs	r3, #0
 8005afa:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8005afc:	69fb      	ldr	r3, [r7, #28]
 8005afe:	f003 030f 	and.w	r3, r3, #15
 8005b02:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 8005b04:	693b      	ldr	r3, [r7, #16]
 8005b06:	2b00      	cmp	r3, #0
 8005b08:	d10d      	bne.n	8005b26 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005b0a:	69fb      	ldr	r3, [r7, #28]
 8005b0c:	f003 0320 	and.w	r3, r3, #32
 8005b10:	2b00      	cmp	r3, #0
 8005b12:	d008      	beq.n	8005b26 <HAL_UART_IRQHandler+0x52>
 8005b14:	69bb      	ldr	r3, [r7, #24]
 8005b16:	f003 0320 	and.w	r3, r3, #32
 8005b1a:	2b00      	cmp	r3, #0
 8005b1c:	d003      	beq.n	8005b26 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8005b1e:	6878      	ldr	r0, [r7, #4]
 8005b20:	f000 f9d6 	bl	8005ed0 <UART_Receive_IT>
      return;
 8005b24:	e0d1      	b.n	8005cca <HAL_UART_IRQHandler+0x1f6>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8005b26:	693b      	ldr	r3, [r7, #16]
 8005b28:	2b00      	cmp	r3, #0
 8005b2a:	f000 80b0 	beq.w	8005c8e <HAL_UART_IRQHandler+0x1ba>
 8005b2e:	697b      	ldr	r3, [r7, #20]
 8005b30:	f003 0301 	and.w	r3, r3, #1
 8005b34:	2b00      	cmp	r3, #0
 8005b36:	d105      	bne.n	8005b44 <HAL_UART_IRQHandler+0x70>
 8005b38:	69bb      	ldr	r3, [r7, #24]
 8005b3a:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8005b3e:	2b00      	cmp	r3, #0
 8005b40:	f000 80a5 	beq.w	8005c8e <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8005b44:	69fb      	ldr	r3, [r7, #28]
 8005b46:	f003 0301 	and.w	r3, r3, #1
 8005b4a:	2b00      	cmp	r3, #0
 8005b4c:	d00a      	beq.n	8005b64 <HAL_UART_IRQHandler+0x90>
 8005b4e:	69bb      	ldr	r3, [r7, #24]
 8005b50:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005b54:	2b00      	cmp	r3, #0
 8005b56:	d005      	beq.n	8005b64 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005b5c:	f043 0201 	orr.w	r2, r3, #1
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005b64:	69fb      	ldr	r3, [r7, #28]
 8005b66:	f003 0304 	and.w	r3, r3, #4
 8005b6a:	2b00      	cmp	r3, #0
 8005b6c:	d00a      	beq.n	8005b84 <HAL_UART_IRQHandler+0xb0>
 8005b6e:	697b      	ldr	r3, [r7, #20]
 8005b70:	f003 0301 	and.w	r3, r3, #1
 8005b74:	2b00      	cmp	r3, #0
 8005b76:	d005      	beq.n	8005b84 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005b7c:	f043 0202 	orr.w	r2, r3, #2
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005b84:	69fb      	ldr	r3, [r7, #28]
 8005b86:	f003 0302 	and.w	r3, r3, #2
 8005b8a:	2b00      	cmp	r3, #0
 8005b8c:	d00a      	beq.n	8005ba4 <HAL_UART_IRQHandler+0xd0>
 8005b8e:	697b      	ldr	r3, [r7, #20]
 8005b90:	f003 0301 	and.w	r3, r3, #1
 8005b94:	2b00      	cmp	r3, #0
 8005b96:	d005      	beq.n	8005ba4 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005b9c:	f043 0204 	orr.w	r2, r3, #4
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8005ba4:	69fb      	ldr	r3, [r7, #28]
 8005ba6:	f003 0308 	and.w	r3, r3, #8
 8005baa:	2b00      	cmp	r3, #0
 8005bac:	d00f      	beq.n	8005bce <HAL_UART_IRQHandler+0xfa>
 8005bae:	69bb      	ldr	r3, [r7, #24]
 8005bb0:	f003 0320 	and.w	r3, r3, #32
 8005bb4:	2b00      	cmp	r3, #0
 8005bb6:	d104      	bne.n	8005bc2 <HAL_UART_IRQHandler+0xee>
 8005bb8:	697b      	ldr	r3, [r7, #20]
 8005bba:	f003 0301 	and.w	r3, r3, #1
 8005bbe:	2b00      	cmp	r3, #0
 8005bc0:	d005      	beq.n	8005bce <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005bc6:	f043 0208 	orr.w	r2, r3, #8
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005bd2:	2b00      	cmp	r3, #0
 8005bd4:	d078      	beq.n	8005cc8 <HAL_UART_IRQHandler+0x1f4>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005bd6:	69fb      	ldr	r3, [r7, #28]
 8005bd8:	f003 0320 	and.w	r3, r3, #32
 8005bdc:	2b00      	cmp	r3, #0
 8005bde:	d007      	beq.n	8005bf0 <HAL_UART_IRQHandler+0x11c>
 8005be0:	69bb      	ldr	r3, [r7, #24]
 8005be2:	f003 0320 	and.w	r3, r3, #32
 8005be6:	2b00      	cmp	r3, #0
 8005be8:	d002      	beq.n	8005bf0 <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 8005bea:	6878      	ldr	r0, [r7, #4]
 8005bec:	f000 f970 	bl	8005ed0 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	695b      	ldr	r3, [r3, #20]
 8005bf6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005bfa:	2b40      	cmp	r3, #64	; 0x40
 8005bfc:	bf0c      	ite	eq
 8005bfe:	2301      	moveq	r3, #1
 8005c00:	2300      	movne	r3, #0
 8005c02:	b2db      	uxtb	r3, r3
 8005c04:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005c0a:	f003 0308 	and.w	r3, r3, #8
 8005c0e:	2b00      	cmp	r3, #0
 8005c10:	d102      	bne.n	8005c18 <HAL_UART_IRQHandler+0x144>
 8005c12:	68fb      	ldr	r3, [r7, #12]
 8005c14:	2b00      	cmp	r3, #0
 8005c16:	d031      	beq.n	8005c7c <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005c18:	6878      	ldr	r0, [r7, #4]
 8005c1a:	f000 f8b9 	bl	8005d90 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	681b      	ldr	r3, [r3, #0]
 8005c22:	695b      	ldr	r3, [r3, #20]
 8005c24:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005c28:	2b40      	cmp	r3, #64	; 0x40
 8005c2a:	d123      	bne.n	8005c74 <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	695a      	ldr	r2, [r3, #20]
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005c3a:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005c40:	2b00      	cmp	r3, #0
 8005c42:	d013      	beq.n	8005c6c <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005c48:	4a21      	ldr	r2, [pc, #132]	; (8005cd0 <HAL_UART_IRQHandler+0x1fc>)
 8005c4a:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005c50:	4618      	mov	r0, r3
 8005c52:	f7fd fe15 	bl	8003880 <HAL_DMA_Abort_IT>
 8005c56:	4603      	mov	r3, r0
 8005c58:	2b00      	cmp	r3, #0
 8005c5a:	d016      	beq.n	8005c8a <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005c60:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005c62:	687a      	ldr	r2, [r7, #4]
 8005c64:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8005c66:	4610      	mov	r0, r2
 8005c68:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005c6a:	e00e      	b.n	8005c8a <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005c6c:	6878      	ldr	r0, [r7, #4]
 8005c6e:	f000 f83b 	bl	8005ce8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005c72:	e00a      	b.n	8005c8a <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005c74:	6878      	ldr	r0, [r7, #4]
 8005c76:	f000 f837 	bl	8005ce8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005c7a:	e006      	b.n	8005c8a <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005c7c:	6878      	ldr	r0, [r7, #4]
 8005c7e:	f000 f833 	bl	8005ce8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	2200      	movs	r2, #0
 8005c86:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 8005c88:	e01e      	b.n	8005cc8 <HAL_UART_IRQHandler+0x1f4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005c8a:	bf00      	nop
    return;
 8005c8c:	e01c      	b.n	8005cc8 <HAL_UART_IRQHandler+0x1f4>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005c8e:	69fb      	ldr	r3, [r7, #28]
 8005c90:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005c94:	2b00      	cmp	r3, #0
 8005c96:	d008      	beq.n	8005caa <HAL_UART_IRQHandler+0x1d6>
 8005c98:	69bb      	ldr	r3, [r7, #24]
 8005c9a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005c9e:	2b00      	cmp	r3, #0
 8005ca0:	d003      	beq.n	8005caa <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 8005ca2:	6878      	ldr	r0, [r7, #4]
 8005ca4:	f000 f8a6 	bl	8005df4 <UART_Transmit_IT>
    return;
 8005ca8:	e00f      	b.n	8005cca <HAL_UART_IRQHandler+0x1f6>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005caa:	69fb      	ldr	r3, [r7, #28]
 8005cac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005cb0:	2b00      	cmp	r3, #0
 8005cb2:	d00a      	beq.n	8005cca <HAL_UART_IRQHandler+0x1f6>
 8005cb4:	69bb      	ldr	r3, [r7, #24]
 8005cb6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005cba:	2b00      	cmp	r3, #0
 8005cbc:	d005      	beq.n	8005cca <HAL_UART_IRQHandler+0x1f6>
  {
    UART_EndTransmit_IT(huart);
 8005cbe:	6878      	ldr	r0, [r7, #4]
 8005cc0:	f000 f8ee 	bl	8005ea0 <UART_EndTransmit_IT>
    return;
 8005cc4:	bf00      	nop
 8005cc6:	e000      	b.n	8005cca <HAL_UART_IRQHandler+0x1f6>
    return;
 8005cc8:	bf00      	nop
  }
}
 8005cca:	3720      	adds	r7, #32
 8005ccc:	46bd      	mov	sp, r7
 8005cce:	bd80      	pop	{r7, pc}
 8005cd0:	08005dcd 	.word	0x08005dcd

08005cd4 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005cd4:	b480      	push	{r7}
 8005cd6:	b083      	sub	sp, #12
 8005cd8:	af00      	add	r7, sp, #0
 8005cda:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8005cdc:	bf00      	nop
 8005cde:	370c      	adds	r7, #12
 8005ce0:	46bd      	mov	sp, r7
 8005ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ce6:	4770      	bx	lr

08005ce8 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005ce8:	b480      	push	{r7}
 8005cea:	b083      	sub	sp, #12
 8005cec:	af00      	add	r7, sp, #0
 8005cee:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005cf0:	bf00      	nop
 8005cf2:	370c      	adds	r7, #12
 8005cf4:	46bd      	mov	sp, r7
 8005cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cfa:	4770      	bx	lr

08005cfc <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8005cfc:	b580      	push	{r7, lr}
 8005cfe:	b084      	sub	sp, #16
 8005d00:	af00      	add	r7, sp, #0
 8005d02:	60f8      	str	r0, [r7, #12]
 8005d04:	60b9      	str	r1, [r7, #8]
 8005d06:	603b      	str	r3, [r7, #0]
 8005d08:	4613      	mov	r3, r2
 8005d0a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005d0c:	e02c      	b.n	8005d68 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005d0e:	69bb      	ldr	r3, [r7, #24]
 8005d10:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d14:	d028      	beq.n	8005d68 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8005d16:	69bb      	ldr	r3, [r7, #24]
 8005d18:	2b00      	cmp	r3, #0
 8005d1a:	d007      	beq.n	8005d2c <UART_WaitOnFlagUntilTimeout+0x30>
 8005d1c:	f7fc fe52 	bl	80029c4 <HAL_GetTick>
 8005d20:	4602      	mov	r2, r0
 8005d22:	683b      	ldr	r3, [r7, #0]
 8005d24:	1ad3      	subs	r3, r2, r3
 8005d26:	69ba      	ldr	r2, [r7, #24]
 8005d28:	429a      	cmp	r2, r3
 8005d2a:	d21d      	bcs.n	8005d68 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005d2c:	68fb      	ldr	r3, [r7, #12]
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	68da      	ldr	r2, [r3, #12]
 8005d32:	68fb      	ldr	r3, [r7, #12]
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8005d3a:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005d3c:	68fb      	ldr	r3, [r7, #12]
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	695a      	ldr	r2, [r3, #20]
 8005d42:	68fb      	ldr	r3, [r7, #12]
 8005d44:	681b      	ldr	r3, [r3, #0]
 8005d46:	f022 0201 	bic.w	r2, r2, #1
 8005d4a:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8005d4c:	68fb      	ldr	r3, [r7, #12]
 8005d4e:	2220      	movs	r2, #32
 8005d50:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8005d54:	68fb      	ldr	r3, [r7, #12]
 8005d56:	2220      	movs	r2, #32
 8005d58:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8005d5c:	68fb      	ldr	r3, [r7, #12]
 8005d5e:	2200      	movs	r2, #0
 8005d60:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 8005d64:	2303      	movs	r3, #3
 8005d66:	e00f      	b.n	8005d88 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005d68:	68fb      	ldr	r3, [r7, #12]
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	681a      	ldr	r2, [r3, #0]
 8005d6e:	68bb      	ldr	r3, [r7, #8]
 8005d70:	4013      	ands	r3, r2
 8005d72:	68ba      	ldr	r2, [r7, #8]
 8005d74:	429a      	cmp	r2, r3
 8005d76:	bf0c      	ite	eq
 8005d78:	2301      	moveq	r3, #1
 8005d7a:	2300      	movne	r3, #0
 8005d7c:	b2db      	uxtb	r3, r3
 8005d7e:	461a      	mov	r2, r3
 8005d80:	79fb      	ldrb	r3, [r7, #7]
 8005d82:	429a      	cmp	r2, r3
 8005d84:	d0c3      	beq.n	8005d0e <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005d86:	2300      	movs	r3, #0
}
 8005d88:	4618      	mov	r0, r3
 8005d8a:	3710      	adds	r7, #16
 8005d8c:	46bd      	mov	sp, r7
 8005d8e:	bd80      	pop	{r7, pc}

08005d90 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005d90:	b480      	push	{r7}
 8005d92:	b083      	sub	sp, #12
 8005d94:	af00      	add	r7, sp, #0
 8005d96:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	68da      	ldr	r2, [r3, #12]
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8005da6:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	681b      	ldr	r3, [r3, #0]
 8005dac:	695a      	ldr	r2, [r3, #20]
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	681b      	ldr	r3, [r3, #0]
 8005db2:	f022 0201 	bic.w	r2, r2, #1
 8005db6:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	2220      	movs	r2, #32
 8005dbc:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8005dc0:	bf00      	nop
 8005dc2:	370c      	adds	r7, #12
 8005dc4:	46bd      	mov	sp, r7
 8005dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dca:	4770      	bx	lr

08005dcc <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005dcc:	b580      	push	{r7, lr}
 8005dce:	b084      	sub	sp, #16
 8005dd0:	af00      	add	r7, sp, #0
 8005dd2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005dd8:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005dda:	68fb      	ldr	r3, [r7, #12]
 8005ddc:	2200      	movs	r2, #0
 8005dde:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8005de0:	68fb      	ldr	r3, [r7, #12]
 8005de2:	2200      	movs	r2, #0
 8005de4:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005de6:	68f8      	ldr	r0, [r7, #12]
 8005de8:	f7ff ff7e 	bl	8005ce8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005dec:	bf00      	nop
 8005dee:	3710      	adds	r7, #16
 8005df0:	46bd      	mov	sp, r7
 8005df2:	bd80      	pop	{r7, pc}

08005df4 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005df4:	b480      	push	{r7}
 8005df6:	b085      	sub	sp, #20
 8005df8:	af00      	add	r7, sp, #0
 8005dfa:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8005e02:	b2db      	uxtb	r3, r3
 8005e04:	2b21      	cmp	r3, #33	; 0x21
 8005e06:	d144      	bne.n	8005e92 <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	689b      	ldr	r3, [r3, #8]
 8005e0c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005e10:	d11a      	bne.n	8005e48 <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	6a1b      	ldr	r3, [r3, #32]
 8005e16:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005e18:	68fb      	ldr	r3, [r7, #12]
 8005e1a:	881b      	ldrh	r3, [r3, #0]
 8005e1c:	461a      	mov	r2, r3
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	681b      	ldr	r3, [r3, #0]
 8005e22:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005e26:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	691b      	ldr	r3, [r3, #16]
 8005e2c:	2b00      	cmp	r3, #0
 8005e2e:	d105      	bne.n	8005e3c <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	6a1b      	ldr	r3, [r3, #32]
 8005e34:	1c9a      	adds	r2, r3, #2
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	621a      	str	r2, [r3, #32]
 8005e3a:	e00e      	b.n	8005e5a <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	6a1b      	ldr	r3, [r3, #32]
 8005e40:	1c5a      	adds	r2, r3, #1
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	621a      	str	r2, [r3, #32]
 8005e46:	e008      	b.n	8005e5a <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	6a1b      	ldr	r3, [r3, #32]
 8005e4c:	1c59      	adds	r1, r3, #1
 8005e4e:	687a      	ldr	r2, [r7, #4]
 8005e50:	6211      	str	r1, [r2, #32]
 8005e52:	781a      	ldrb	r2, [r3, #0]
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005e5e:	b29b      	uxth	r3, r3
 8005e60:	3b01      	subs	r3, #1
 8005e62:	b29b      	uxth	r3, r3
 8005e64:	687a      	ldr	r2, [r7, #4]
 8005e66:	4619      	mov	r1, r3
 8005e68:	84d1      	strh	r1, [r2, #38]	; 0x26
 8005e6a:	2b00      	cmp	r3, #0
 8005e6c:	d10f      	bne.n	8005e8e <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	681b      	ldr	r3, [r3, #0]
 8005e72:	68da      	ldr	r2, [r3, #12]
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	681b      	ldr	r3, [r3, #0]
 8005e78:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005e7c:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	68da      	ldr	r2, [r3, #12]
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005e8c:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005e8e:	2300      	movs	r3, #0
 8005e90:	e000      	b.n	8005e94 <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8005e92:	2302      	movs	r3, #2
  }
}
 8005e94:	4618      	mov	r0, r3
 8005e96:	3714      	adds	r7, #20
 8005e98:	46bd      	mov	sp, r7
 8005e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e9e:	4770      	bx	lr

08005ea0 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005ea0:	b580      	push	{r7, lr}
 8005ea2:	b082      	sub	sp, #8
 8005ea4:	af00      	add	r7, sp, #0
 8005ea6:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	68da      	ldr	r2, [r3, #12]
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	681b      	ldr	r3, [r3, #0]
 8005eb2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005eb6:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	2220      	movs	r2, #32
 8005ebc:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005ec0:	6878      	ldr	r0, [r7, #4]
 8005ec2:	f7ff ff07 	bl	8005cd4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8005ec6:	2300      	movs	r3, #0
}
 8005ec8:	4618      	mov	r0, r3
 8005eca:	3708      	adds	r7, #8
 8005ecc:	46bd      	mov	sp, r7
 8005ece:	bd80      	pop	{r7, pc}

08005ed0 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8005ed0:	b580      	push	{r7, lr}
 8005ed2:	b084      	sub	sp, #16
 8005ed4:	af00      	add	r7, sp, #0
 8005ed6:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8005ede:	b2db      	uxtb	r3, r3
 8005ee0:	2b22      	cmp	r3, #34	; 0x22
 8005ee2:	d171      	bne.n	8005fc8 <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	689b      	ldr	r3, [r3, #8]
 8005ee8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005eec:	d123      	bne.n	8005f36 <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005ef2:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	691b      	ldr	r3, [r3, #16]
 8005ef8:	2b00      	cmp	r3, #0
 8005efa:	d10e      	bne.n	8005f1a <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	685b      	ldr	r3, [r3, #4]
 8005f02:	b29b      	uxth	r3, r3
 8005f04:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005f08:	b29a      	uxth	r2, r3
 8005f0a:	68fb      	ldr	r3, [r7, #12]
 8005f0c:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005f12:	1c9a      	adds	r2, r3, #2
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	629a      	str	r2, [r3, #40]	; 0x28
 8005f18:	e029      	b.n	8005f6e <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	685b      	ldr	r3, [r3, #4]
 8005f20:	b29b      	uxth	r3, r3
 8005f22:	b2db      	uxtb	r3, r3
 8005f24:	b29a      	uxth	r2, r3
 8005f26:	68fb      	ldr	r3, [r7, #12]
 8005f28:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005f2e:	1c5a      	adds	r2, r3, #1
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	629a      	str	r2, [r3, #40]	; 0x28
 8005f34:	e01b      	b.n	8005f6e <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	691b      	ldr	r3, [r3, #16]
 8005f3a:	2b00      	cmp	r3, #0
 8005f3c:	d10a      	bne.n	8005f54 <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	681b      	ldr	r3, [r3, #0]
 8005f42:	6858      	ldr	r0, [r3, #4]
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005f48:	1c59      	adds	r1, r3, #1
 8005f4a:	687a      	ldr	r2, [r7, #4]
 8005f4c:	6291      	str	r1, [r2, #40]	; 0x28
 8005f4e:	b2c2      	uxtb	r2, r0
 8005f50:	701a      	strb	r2, [r3, #0]
 8005f52:	e00c      	b.n	8005f6e <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	685b      	ldr	r3, [r3, #4]
 8005f5a:	b2da      	uxtb	r2, r3
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005f60:	1c58      	adds	r0, r3, #1
 8005f62:	6879      	ldr	r1, [r7, #4]
 8005f64:	6288      	str	r0, [r1, #40]	; 0x28
 8005f66:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8005f6a:	b2d2      	uxtb	r2, r2
 8005f6c:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005f72:	b29b      	uxth	r3, r3
 8005f74:	3b01      	subs	r3, #1
 8005f76:	b29b      	uxth	r3, r3
 8005f78:	687a      	ldr	r2, [r7, #4]
 8005f7a:	4619      	mov	r1, r3
 8005f7c:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8005f7e:	2b00      	cmp	r3, #0
 8005f80:	d120      	bne.n	8005fc4 <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	68da      	ldr	r2, [r3, #12]
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	f022 0220 	bic.w	r2, r2, #32
 8005f90:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	681b      	ldr	r3, [r3, #0]
 8005f96:	68da      	ldr	r2, [r3, #12]
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	681b      	ldr	r3, [r3, #0]
 8005f9c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005fa0:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	695a      	ldr	r2, [r3, #20]
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	f022 0201 	bic.w	r2, r2, #1
 8005fb0:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	2220      	movs	r2, #32
 8005fb6:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8005fba:	6878      	ldr	r0, [r7, #4]
 8005fbc:	f7fc fa1c 	bl	80023f8 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 8005fc0:	2300      	movs	r3, #0
 8005fc2:	e002      	b.n	8005fca <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 8005fc4:	2300      	movs	r3, #0
 8005fc6:	e000      	b.n	8005fca <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 8005fc8:	2302      	movs	r3, #2
  }
}
 8005fca:	4618      	mov	r0, r3
 8005fcc:	3710      	adds	r7, #16
 8005fce:	46bd      	mov	sp, r7
 8005fd0:	bd80      	pop	{r7, pc}
	...

08005fd4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005fd4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005fd8:	b085      	sub	sp, #20
 8005fda:	af00      	add	r7, sp, #0
 8005fdc:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	681b      	ldr	r3, [r3, #0]
 8005fe2:	691b      	ldr	r3, [r3, #16]
 8005fe4:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	68da      	ldr	r2, [r3, #12]
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	430a      	orrs	r2, r1
 8005ff2:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	689a      	ldr	r2, [r3, #8]
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	691b      	ldr	r3, [r3, #16]
 8005ffc:	431a      	orrs	r2, r3
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	695b      	ldr	r3, [r3, #20]
 8006002:	431a      	orrs	r2, r3
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	69db      	ldr	r3, [r3, #28]
 8006008:	4313      	orrs	r3, r2
 800600a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	681b      	ldr	r3, [r3, #0]
 8006010:	68db      	ldr	r3, [r3, #12]
 8006012:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8006016:	f023 030c 	bic.w	r3, r3, #12
 800601a:	687a      	ldr	r2, [r7, #4]
 800601c:	6812      	ldr	r2, [r2, #0]
 800601e:	68f9      	ldr	r1, [r7, #12]
 8006020:	430b      	orrs	r3, r1
 8006022:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	681b      	ldr	r3, [r3, #0]
 8006028:	695b      	ldr	r3, [r3, #20]
 800602a:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	699a      	ldr	r2, [r3, #24]
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	430a      	orrs	r2, r1
 8006038:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	69db      	ldr	r3, [r3, #28]
 800603e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006042:	f040 818b 	bne.w	800635c <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	4ac1      	ldr	r2, [pc, #772]	; (8006350 <UART_SetConfig+0x37c>)
 800604c:	4293      	cmp	r3, r2
 800604e:	d005      	beq.n	800605c <UART_SetConfig+0x88>
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	4abf      	ldr	r2, [pc, #764]	; (8006354 <UART_SetConfig+0x380>)
 8006056:	4293      	cmp	r3, r2
 8006058:	f040 80bd 	bne.w	80061d6 <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800605c:	f7fe fc9c 	bl	8004998 <HAL_RCC_GetPCLK2Freq>
 8006060:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006062:	68bb      	ldr	r3, [r7, #8]
 8006064:	461d      	mov	r5, r3
 8006066:	f04f 0600 	mov.w	r6, #0
 800606a:	46a8      	mov	r8, r5
 800606c:	46b1      	mov	r9, r6
 800606e:	eb18 0308 	adds.w	r3, r8, r8
 8006072:	eb49 0409 	adc.w	r4, r9, r9
 8006076:	4698      	mov	r8, r3
 8006078:	46a1      	mov	r9, r4
 800607a:	eb18 0805 	adds.w	r8, r8, r5
 800607e:	eb49 0906 	adc.w	r9, r9, r6
 8006082:	f04f 0100 	mov.w	r1, #0
 8006086:	f04f 0200 	mov.w	r2, #0
 800608a:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800608e:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8006092:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8006096:	4688      	mov	r8, r1
 8006098:	4691      	mov	r9, r2
 800609a:	eb18 0005 	adds.w	r0, r8, r5
 800609e:	eb49 0106 	adc.w	r1, r9, r6
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	685b      	ldr	r3, [r3, #4]
 80060a6:	461d      	mov	r5, r3
 80060a8:	f04f 0600 	mov.w	r6, #0
 80060ac:	196b      	adds	r3, r5, r5
 80060ae:	eb46 0406 	adc.w	r4, r6, r6
 80060b2:	461a      	mov	r2, r3
 80060b4:	4623      	mov	r3, r4
 80060b6:	f7fa fdd9 	bl	8000c6c <__aeabi_uldivmod>
 80060ba:	4603      	mov	r3, r0
 80060bc:	460c      	mov	r4, r1
 80060be:	461a      	mov	r2, r3
 80060c0:	4ba5      	ldr	r3, [pc, #660]	; (8006358 <UART_SetConfig+0x384>)
 80060c2:	fba3 2302 	umull	r2, r3, r3, r2
 80060c6:	095b      	lsrs	r3, r3, #5
 80060c8:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80060cc:	68bb      	ldr	r3, [r7, #8]
 80060ce:	461d      	mov	r5, r3
 80060d0:	f04f 0600 	mov.w	r6, #0
 80060d4:	46a9      	mov	r9, r5
 80060d6:	46b2      	mov	sl, r6
 80060d8:	eb19 0309 	adds.w	r3, r9, r9
 80060dc:	eb4a 040a 	adc.w	r4, sl, sl
 80060e0:	4699      	mov	r9, r3
 80060e2:	46a2      	mov	sl, r4
 80060e4:	eb19 0905 	adds.w	r9, r9, r5
 80060e8:	eb4a 0a06 	adc.w	sl, sl, r6
 80060ec:	f04f 0100 	mov.w	r1, #0
 80060f0:	f04f 0200 	mov.w	r2, #0
 80060f4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80060f8:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80060fc:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8006100:	4689      	mov	r9, r1
 8006102:	4692      	mov	sl, r2
 8006104:	eb19 0005 	adds.w	r0, r9, r5
 8006108:	eb4a 0106 	adc.w	r1, sl, r6
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	685b      	ldr	r3, [r3, #4]
 8006110:	461d      	mov	r5, r3
 8006112:	f04f 0600 	mov.w	r6, #0
 8006116:	196b      	adds	r3, r5, r5
 8006118:	eb46 0406 	adc.w	r4, r6, r6
 800611c:	461a      	mov	r2, r3
 800611e:	4623      	mov	r3, r4
 8006120:	f7fa fda4 	bl	8000c6c <__aeabi_uldivmod>
 8006124:	4603      	mov	r3, r0
 8006126:	460c      	mov	r4, r1
 8006128:	461a      	mov	r2, r3
 800612a:	4b8b      	ldr	r3, [pc, #556]	; (8006358 <UART_SetConfig+0x384>)
 800612c:	fba3 1302 	umull	r1, r3, r3, r2
 8006130:	095b      	lsrs	r3, r3, #5
 8006132:	2164      	movs	r1, #100	; 0x64
 8006134:	fb01 f303 	mul.w	r3, r1, r3
 8006138:	1ad3      	subs	r3, r2, r3
 800613a:	00db      	lsls	r3, r3, #3
 800613c:	3332      	adds	r3, #50	; 0x32
 800613e:	4a86      	ldr	r2, [pc, #536]	; (8006358 <UART_SetConfig+0x384>)
 8006140:	fba2 2303 	umull	r2, r3, r2, r3
 8006144:	095b      	lsrs	r3, r3, #5
 8006146:	005b      	lsls	r3, r3, #1
 8006148:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800614c:	4498      	add	r8, r3
 800614e:	68bb      	ldr	r3, [r7, #8]
 8006150:	461d      	mov	r5, r3
 8006152:	f04f 0600 	mov.w	r6, #0
 8006156:	46a9      	mov	r9, r5
 8006158:	46b2      	mov	sl, r6
 800615a:	eb19 0309 	adds.w	r3, r9, r9
 800615e:	eb4a 040a 	adc.w	r4, sl, sl
 8006162:	4699      	mov	r9, r3
 8006164:	46a2      	mov	sl, r4
 8006166:	eb19 0905 	adds.w	r9, r9, r5
 800616a:	eb4a 0a06 	adc.w	sl, sl, r6
 800616e:	f04f 0100 	mov.w	r1, #0
 8006172:	f04f 0200 	mov.w	r2, #0
 8006176:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800617a:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800617e:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8006182:	4689      	mov	r9, r1
 8006184:	4692      	mov	sl, r2
 8006186:	eb19 0005 	adds.w	r0, r9, r5
 800618a:	eb4a 0106 	adc.w	r1, sl, r6
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	685b      	ldr	r3, [r3, #4]
 8006192:	461d      	mov	r5, r3
 8006194:	f04f 0600 	mov.w	r6, #0
 8006198:	196b      	adds	r3, r5, r5
 800619a:	eb46 0406 	adc.w	r4, r6, r6
 800619e:	461a      	mov	r2, r3
 80061a0:	4623      	mov	r3, r4
 80061a2:	f7fa fd63 	bl	8000c6c <__aeabi_uldivmod>
 80061a6:	4603      	mov	r3, r0
 80061a8:	460c      	mov	r4, r1
 80061aa:	461a      	mov	r2, r3
 80061ac:	4b6a      	ldr	r3, [pc, #424]	; (8006358 <UART_SetConfig+0x384>)
 80061ae:	fba3 1302 	umull	r1, r3, r3, r2
 80061b2:	095b      	lsrs	r3, r3, #5
 80061b4:	2164      	movs	r1, #100	; 0x64
 80061b6:	fb01 f303 	mul.w	r3, r1, r3
 80061ba:	1ad3      	subs	r3, r2, r3
 80061bc:	00db      	lsls	r3, r3, #3
 80061be:	3332      	adds	r3, #50	; 0x32
 80061c0:	4a65      	ldr	r2, [pc, #404]	; (8006358 <UART_SetConfig+0x384>)
 80061c2:	fba2 2303 	umull	r2, r3, r2, r3
 80061c6:	095b      	lsrs	r3, r3, #5
 80061c8:	f003 0207 	and.w	r2, r3, #7
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	4442      	add	r2, r8
 80061d2:	609a      	str	r2, [r3, #8]
 80061d4:	e26f      	b.n	80066b6 <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80061d6:	f7fe fbcb 	bl	8004970 <HAL_RCC_GetPCLK1Freq>
 80061da:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80061dc:	68bb      	ldr	r3, [r7, #8]
 80061de:	461d      	mov	r5, r3
 80061e0:	f04f 0600 	mov.w	r6, #0
 80061e4:	46a8      	mov	r8, r5
 80061e6:	46b1      	mov	r9, r6
 80061e8:	eb18 0308 	adds.w	r3, r8, r8
 80061ec:	eb49 0409 	adc.w	r4, r9, r9
 80061f0:	4698      	mov	r8, r3
 80061f2:	46a1      	mov	r9, r4
 80061f4:	eb18 0805 	adds.w	r8, r8, r5
 80061f8:	eb49 0906 	adc.w	r9, r9, r6
 80061fc:	f04f 0100 	mov.w	r1, #0
 8006200:	f04f 0200 	mov.w	r2, #0
 8006204:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8006208:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800620c:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8006210:	4688      	mov	r8, r1
 8006212:	4691      	mov	r9, r2
 8006214:	eb18 0005 	adds.w	r0, r8, r5
 8006218:	eb49 0106 	adc.w	r1, r9, r6
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	685b      	ldr	r3, [r3, #4]
 8006220:	461d      	mov	r5, r3
 8006222:	f04f 0600 	mov.w	r6, #0
 8006226:	196b      	adds	r3, r5, r5
 8006228:	eb46 0406 	adc.w	r4, r6, r6
 800622c:	461a      	mov	r2, r3
 800622e:	4623      	mov	r3, r4
 8006230:	f7fa fd1c 	bl	8000c6c <__aeabi_uldivmod>
 8006234:	4603      	mov	r3, r0
 8006236:	460c      	mov	r4, r1
 8006238:	461a      	mov	r2, r3
 800623a:	4b47      	ldr	r3, [pc, #284]	; (8006358 <UART_SetConfig+0x384>)
 800623c:	fba3 2302 	umull	r2, r3, r3, r2
 8006240:	095b      	lsrs	r3, r3, #5
 8006242:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8006246:	68bb      	ldr	r3, [r7, #8]
 8006248:	461d      	mov	r5, r3
 800624a:	f04f 0600 	mov.w	r6, #0
 800624e:	46a9      	mov	r9, r5
 8006250:	46b2      	mov	sl, r6
 8006252:	eb19 0309 	adds.w	r3, r9, r9
 8006256:	eb4a 040a 	adc.w	r4, sl, sl
 800625a:	4699      	mov	r9, r3
 800625c:	46a2      	mov	sl, r4
 800625e:	eb19 0905 	adds.w	r9, r9, r5
 8006262:	eb4a 0a06 	adc.w	sl, sl, r6
 8006266:	f04f 0100 	mov.w	r1, #0
 800626a:	f04f 0200 	mov.w	r2, #0
 800626e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006272:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8006276:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800627a:	4689      	mov	r9, r1
 800627c:	4692      	mov	sl, r2
 800627e:	eb19 0005 	adds.w	r0, r9, r5
 8006282:	eb4a 0106 	adc.w	r1, sl, r6
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	685b      	ldr	r3, [r3, #4]
 800628a:	461d      	mov	r5, r3
 800628c:	f04f 0600 	mov.w	r6, #0
 8006290:	196b      	adds	r3, r5, r5
 8006292:	eb46 0406 	adc.w	r4, r6, r6
 8006296:	461a      	mov	r2, r3
 8006298:	4623      	mov	r3, r4
 800629a:	f7fa fce7 	bl	8000c6c <__aeabi_uldivmod>
 800629e:	4603      	mov	r3, r0
 80062a0:	460c      	mov	r4, r1
 80062a2:	461a      	mov	r2, r3
 80062a4:	4b2c      	ldr	r3, [pc, #176]	; (8006358 <UART_SetConfig+0x384>)
 80062a6:	fba3 1302 	umull	r1, r3, r3, r2
 80062aa:	095b      	lsrs	r3, r3, #5
 80062ac:	2164      	movs	r1, #100	; 0x64
 80062ae:	fb01 f303 	mul.w	r3, r1, r3
 80062b2:	1ad3      	subs	r3, r2, r3
 80062b4:	00db      	lsls	r3, r3, #3
 80062b6:	3332      	adds	r3, #50	; 0x32
 80062b8:	4a27      	ldr	r2, [pc, #156]	; (8006358 <UART_SetConfig+0x384>)
 80062ba:	fba2 2303 	umull	r2, r3, r2, r3
 80062be:	095b      	lsrs	r3, r3, #5
 80062c0:	005b      	lsls	r3, r3, #1
 80062c2:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80062c6:	4498      	add	r8, r3
 80062c8:	68bb      	ldr	r3, [r7, #8]
 80062ca:	461d      	mov	r5, r3
 80062cc:	f04f 0600 	mov.w	r6, #0
 80062d0:	46a9      	mov	r9, r5
 80062d2:	46b2      	mov	sl, r6
 80062d4:	eb19 0309 	adds.w	r3, r9, r9
 80062d8:	eb4a 040a 	adc.w	r4, sl, sl
 80062dc:	4699      	mov	r9, r3
 80062de:	46a2      	mov	sl, r4
 80062e0:	eb19 0905 	adds.w	r9, r9, r5
 80062e4:	eb4a 0a06 	adc.w	sl, sl, r6
 80062e8:	f04f 0100 	mov.w	r1, #0
 80062ec:	f04f 0200 	mov.w	r2, #0
 80062f0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80062f4:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80062f8:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80062fc:	4689      	mov	r9, r1
 80062fe:	4692      	mov	sl, r2
 8006300:	eb19 0005 	adds.w	r0, r9, r5
 8006304:	eb4a 0106 	adc.w	r1, sl, r6
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	685b      	ldr	r3, [r3, #4]
 800630c:	461d      	mov	r5, r3
 800630e:	f04f 0600 	mov.w	r6, #0
 8006312:	196b      	adds	r3, r5, r5
 8006314:	eb46 0406 	adc.w	r4, r6, r6
 8006318:	461a      	mov	r2, r3
 800631a:	4623      	mov	r3, r4
 800631c:	f7fa fca6 	bl	8000c6c <__aeabi_uldivmod>
 8006320:	4603      	mov	r3, r0
 8006322:	460c      	mov	r4, r1
 8006324:	461a      	mov	r2, r3
 8006326:	4b0c      	ldr	r3, [pc, #48]	; (8006358 <UART_SetConfig+0x384>)
 8006328:	fba3 1302 	umull	r1, r3, r3, r2
 800632c:	095b      	lsrs	r3, r3, #5
 800632e:	2164      	movs	r1, #100	; 0x64
 8006330:	fb01 f303 	mul.w	r3, r1, r3
 8006334:	1ad3      	subs	r3, r2, r3
 8006336:	00db      	lsls	r3, r3, #3
 8006338:	3332      	adds	r3, #50	; 0x32
 800633a:	4a07      	ldr	r2, [pc, #28]	; (8006358 <UART_SetConfig+0x384>)
 800633c:	fba2 2303 	umull	r2, r3, r2, r3
 8006340:	095b      	lsrs	r3, r3, #5
 8006342:	f003 0207 	and.w	r2, r3, #7
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	4442      	add	r2, r8
 800634c:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 800634e:	e1b2      	b.n	80066b6 <UART_SetConfig+0x6e2>
 8006350:	40011000 	.word	0x40011000
 8006354:	40011400 	.word	0x40011400
 8006358:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	681b      	ldr	r3, [r3, #0]
 8006360:	4ad7      	ldr	r2, [pc, #860]	; (80066c0 <UART_SetConfig+0x6ec>)
 8006362:	4293      	cmp	r3, r2
 8006364:	d005      	beq.n	8006372 <UART_SetConfig+0x39e>
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	4ad6      	ldr	r2, [pc, #856]	; (80066c4 <UART_SetConfig+0x6f0>)
 800636c:	4293      	cmp	r3, r2
 800636e:	f040 80d1 	bne.w	8006514 <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 8006372:	f7fe fb11 	bl	8004998 <HAL_RCC_GetPCLK2Freq>
 8006376:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006378:	68bb      	ldr	r3, [r7, #8]
 800637a:	469a      	mov	sl, r3
 800637c:	f04f 0b00 	mov.w	fp, #0
 8006380:	46d0      	mov	r8, sl
 8006382:	46d9      	mov	r9, fp
 8006384:	eb18 0308 	adds.w	r3, r8, r8
 8006388:	eb49 0409 	adc.w	r4, r9, r9
 800638c:	4698      	mov	r8, r3
 800638e:	46a1      	mov	r9, r4
 8006390:	eb18 080a 	adds.w	r8, r8, sl
 8006394:	eb49 090b 	adc.w	r9, r9, fp
 8006398:	f04f 0100 	mov.w	r1, #0
 800639c:	f04f 0200 	mov.w	r2, #0
 80063a0:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 80063a4:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 80063a8:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 80063ac:	4688      	mov	r8, r1
 80063ae:	4691      	mov	r9, r2
 80063b0:	eb1a 0508 	adds.w	r5, sl, r8
 80063b4:	eb4b 0609 	adc.w	r6, fp, r9
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	685b      	ldr	r3, [r3, #4]
 80063bc:	4619      	mov	r1, r3
 80063be:	f04f 0200 	mov.w	r2, #0
 80063c2:	f04f 0300 	mov.w	r3, #0
 80063c6:	f04f 0400 	mov.w	r4, #0
 80063ca:	0094      	lsls	r4, r2, #2
 80063cc:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80063d0:	008b      	lsls	r3, r1, #2
 80063d2:	461a      	mov	r2, r3
 80063d4:	4623      	mov	r3, r4
 80063d6:	4628      	mov	r0, r5
 80063d8:	4631      	mov	r1, r6
 80063da:	f7fa fc47 	bl	8000c6c <__aeabi_uldivmod>
 80063de:	4603      	mov	r3, r0
 80063e0:	460c      	mov	r4, r1
 80063e2:	461a      	mov	r2, r3
 80063e4:	4bb8      	ldr	r3, [pc, #736]	; (80066c8 <UART_SetConfig+0x6f4>)
 80063e6:	fba3 2302 	umull	r2, r3, r3, r2
 80063ea:	095b      	lsrs	r3, r3, #5
 80063ec:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80063f0:	68bb      	ldr	r3, [r7, #8]
 80063f2:	469b      	mov	fp, r3
 80063f4:	f04f 0c00 	mov.w	ip, #0
 80063f8:	46d9      	mov	r9, fp
 80063fa:	46e2      	mov	sl, ip
 80063fc:	eb19 0309 	adds.w	r3, r9, r9
 8006400:	eb4a 040a 	adc.w	r4, sl, sl
 8006404:	4699      	mov	r9, r3
 8006406:	46a2      	mov	sl, r4
 8006408:	eb19 090b 	adds.w	r9, r9, fp
 800640c:	eb4a 0a0c 	adc.w	sl, sl, ip
 8006410:	f04f 0100 	mov.w	r1, #0
 8006414:	f04f 0200 	mov.w	r2, #0
 8006418:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800641c:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8006420:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8006424:	4689      	mov	r9, r1
 8006426:	4692      	mov	sl, r2
 8006428:	eb1b 0509 	adds.w	r5, fp, r9
 800642c:	eb4c 060a 	adc.w	r6, ip, sl
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	685b      	ldr	r3, [r3, #4]
 8006434:	4619      	mov	r1, r3
 8006436:	f04f 0200 	mov.w	r2, #0
 800643a:	f04f 0300 	mov.w	r3, #0
 800643e:	f04f 0400 	mov.w	r4, #0
 8006442:	0094      	lsls	r4, r2, #2
 8006444:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8006448:	008b      	lsls	r3, r1, #2
 800644a:	461a      	mov	r2, r3
 800644c:	4623      	mov	r3, r4
 800644e:	4628      	mov	r0, r5
 8006450:	4631      	mov	r1, r6
 8006452:	f7fa fc0b 	bl	8000c6c <__aeabi_uldivmod>
 8006456:	4603      	mov	r3, r0
 8006458:	460c      	mov	r4, r1
 800645a:	461a      	mov	r2, r3
 800645c:	4b9a      	ldr	r3, [pc, #616]	; (80066c8 <UART_SetConfig+0x6f4>)
 800645e:	fba3 1302 	umull	r1, r3, r3, r2
 8006462:	095b      	lsrs	r3, r3, #5
 8006464:	2164      	movs	r1, #100	; 0x64
 8006466:	fb01 f303 	mul.w	r3, r1, r3
 800646a:	1ad3      	subs	r3, r2, r3
 800646c:	011b      	lsls	r3, r3, #4
 800646e:	3332      	adds	r3, #50	; 0x32
 8006470:	4a95      	ldr	r2, [pc, #596]	; (80066c8 <UART_SetConfig+0x6f4>)
 8006472:	fba2 2303 	umull	r2, r3, r2, r3
 8006476:	095b      	lsrs	r3, r3, #5
 8006478:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800647c:	4498      	add	r8, r3
 800647e:	68bb      	ldr	r3, [r7, #8]
 8006480:	469b      	mov	fp, r3
 8006482:	f04f 0c00 	mov.w	ip, #0
 8006486:	46d9      	mov	r9, fp
 8006488:	46e2      	mov	sl, ip
 800648a:	eb19 0309 	adds.w	r3, r9, r9
 800648e:	eb4a 040a 	adc.w	r4, sl, sl
 8006492:	4699      	mov	r9, r3
 8006494:	46a2      	mov	sl, r4
 8006496:	eb19 090b 	adds.w	r9, r9, fp
 800649a:	eb4a 0a0c 	adc.w	sl, sl, ip
 800649e:	f04f 0100 	mov.w	r1, #0
 80064a2:	f04f 0200 	mov.w	r2, #0
 80064a6:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80064aa:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80064ae:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80064b2:	4689      	mov	r9, r1
 80064b4:	4692      	mov	sl, r2
 80064b6:	eb1b 0509 	adds.w	r5, fp, r9
 80064ba:	eb4c 060a 	adc.w	r6, ip, sl
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	685b      	ldr	r3, [r3, #4]
 80064c2:	4619      	mov	r1, r3
 80064c4:	f04f 0200 	mov.w	r2, #0
 80064c8:	f04f 0300 	mov.w	r3, #0
 80064cc:	f04f 0400 	mov.w	r4, #0
 80064d0:	0094      	lsls	r4, r2, #2
 80064d2:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80064d6:	008b      	lsls	r3, r1, #2
 80064d8:	461a      	mov	r2, r3
 80064da:	4623      	mov	r3, r4
 80064dc:	4628      	mov	r0, r5
 80064de:	4631      	mov	r1, r6
 80064e0:	f7fa fbc4 	bl	8000c6c <__aeabi_uldivmod>
 80064e4:	4603      	mov	r3, r0
 80064e6:	460c      	mov	r4, r1
 80064e8:	461a      	mov	r2, r3
 80064ea:	4b77      	ldr	r3, [pc, #476]	; (80066c8 <UART_SetConfig+0x6f4>)
 80064ec:	fba3 1302 	umull	r1, r3, r3, r2
 80064f0:	095b      	lsrs	r3, r3, #5
 80064f2:	2164      	movs	r1, #100	; 0x64
 80064f4:	fb01 f303 	mul.w	r3, r1, r3
 80064f8:	1ad3      	subs	r3, r2, r3
 80064fa:	011b      	lsls	r3, r3, #4
 80064fc:	3332      	adds	r3, #50	; 0x32
 80064fe:	4a72      	ldr	r2, [pc, #456]	; (80066c8 <UART_SetConfig+0x6f4>)
 8006500:	fba2 2303 	umull	r2, r3, r2, r3
 8006504:	095b      	lsrs	r3, r3, #5
 8006506:	f003 020f 	and.w	r2, r3, #15
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	681b      	ldr	r3, [r3, #0]
 800650e:	4442      	add	r2, r8
 8006510:	609a      	str	r2, [r3, #8]
 8006512:	e0d0      	b.n	80066b6 <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 8006514:	f7fe fa2c 	bl	8004970 <HAL_RCC_GetPCLK1Freq>
 8006518:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800651a:	68bb      	ldr	r3, [r7, #8]
 800651c:	469a      	mov	sl, r3
 800651e:	f04f 0b00 	mov.w	fp, #0
 8006522:	46d0      	mov	r8, sl
 8006524:	46d9      	mov	r9, fp
 8006526:	eb18 0308 	adds.w	r3, r8, r8
 800652a:	eb49 0409 	adc.w	r4, r9, r9
 800652e:	4698      	mov	r8, r3
 8006530:	46a1      	mov	r9, r4
 8006532:	eb18 080a 	adds.w	r8, r8, sl
 8006536:	eb49 090b 	adc.w	r9, r9, fp
 800653a:	f04f 0100 	mov.w	r1, #0
 800653e:	f04f 0200 	mov.w	r2, #0
 8006542:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8006546:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800654a:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800654e:	4688      	mov	r8, r1
 8006550:	4691      	mov	r9, r2
 8006552:	eb1a 0508 	adds.w	r5, sl, r8
 8006556:	eb4b 0609 	adc.w	r6, fp, r9
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	685b      	ldr	r3, [r3, #4]
 800655e:	4619      	mov	r1, r3
 8006560:	f04f 0200 	mov.w	r2, #0
 8006564:	f04f 0300 	mov.w	r3, #0
 8006568:	f04f 0400 	mov.w	r4, #0
 800656c:	0094      	lsls	r4, r2, #2
 800656e:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8006572:	008b      	lsls	r3, r1, #2
 8006574:	461a      	mov	r2, r3
 8006576:	4623      	mov	r3, r4
 8006578:	4628      	mov	r0, r5
 800657a:	4631      	mov	r1, r6
 800657c:	f7fa fb76 	bl	8000c6c <__aeabi_uldivmod>
 8006580:	4603      	mov	r3, r0
 8006582:	460c      	mov	r4, r1
 8006584:	461a      	mov	r2, r3
 8006586:	4b50      	ldr	r3, [pc, #320]	; (80066c8 <UART_SetConfig+0x6f4>)
 8006588:	fba3 2302 	umull	r2, r3, r3, r2
 800658c:	095b      	lsrs	r3, r3, #5
 800658e:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8006592:	68bb      	ldr	r3, [r7, #8]
 8006594:	469b      	mov	fp, r3
 8006596:	f04f 0c00 	mov.w	ip, #0
 800659a:	46d9      	mov	r9, fp
 800659c:	46e2      	mov	sl, ip
 800659e:	eb19 0309 	adds.w	r3, r9, r9
 80065a2:	eb4a 040a 	adc.w	r4, sl, sl
 80065a6:	4699      	mov	r9, r3
 80065a8:	46a2      	mov	sl, r4
 80065aa:	eb19 090b 	adds.w	r9, r9, fp
 80065ae:	eb4a 0a0c 	adc.w	sl, sl, ip
 80065b2:	f04f 0100 	mov.w	r1, #0
 80065b6:	f04f 0200 	mov.w	r2, #0
 80065ba:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80065be:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80065c2:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80065c6:	4689      	mov	r9, r1
 80065c8:	4692      	mov	sl, r2
 80065ca:	eb1b 0509 	adds.w	r5, fp, r9
 80065ce:	eb4c 060a 	adc.w	r6, ip, sl
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	685b      	ldr	r3, [r3, #4]
 80065d6:	4619      	mov	r1, r3
 80065d8:	f04f 0200 	mov.w	r2, #0
 80065dc:	f04f 0300 	mov.w	r3, #0
 80065e0:	f04f 0400 	mov.w	r4, #0
 80065e4:	0094      	lsls	r4, r2, #2
 80065e6:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80065ea:	008b      	lsls	r3, r1, #2
 80065ec:	461a      	mov	r2, r3
 80065ee:	4623      	mov	r3, r4
 80065f0:	4628      	mov	r0, r5
 80065f2:	4631      	mov	r1, r6
 80065f4:	f7fa fb3a 	bl	8000c6c <__aeabi_uldivmod>
 80065f8:	4603      	mov	r3, r0
 80065fa:	460c      	mov	r4, r1
 80065fc:	461a      	mov	r2, r3
 80065fe:	4b32      	ldr	r3, [pc, #200]	; (80066c8 <UART_SetConfig+0x6f4>)
 8006600:	fba3 1302 	umull	r1, r3, r3, r2
 8006604:	095b      	lsrs	r3, r3, #5
 8006606:	2164      	movs	r1, #100	; 0x64
 8006608:	fb01 f303 	mul.w	r3, r1, r3
 800660c:	1ad3      	subs	r3, r2, r3
 800660e:	011b      	lsls	r3, r3, #4
 8006610:	3332      	adds	r3, #50	; 0x32
 8006612:	4a2d      	ldr	r2, [pc, #180]	; (80066c8 <UART_SetConfig+0x6f4>)
 8006614:	fba2 2303 	umull	r2, r3, r2, r3
 8006618:	095b      	lsrs	r3, r3, #5
 800661a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800661e:	4498      	add	r8, r3
 8006620:	68bb      	ldr	r3, [r7, #8]
 8006622:	469b      	mov	fp, r3
 8006624:	f04f 0c00 	mov.w	ip, #0
 8006628:	46d9      	mov	r9, fp
 800662a:	46e2      	mov	sl, ip
 800662c:	eb19 0309 	adds.w	r3, r9, r9
 8006630:	eb4a 040a 	adc.w	r4, sl, sl
 8006634:	4699      	mov	r9, r3
 8006636:	46a2      	mov	sl, r4
 8006638:	eb19 090b 	adds.w	r9, r9, fp
 800663c:	eb4a 0a0c 	adc.w	sl, sl, ip
 8006640:	f04f 0100 	mov.w	r1, #0
 8006644:	f04f 0200 	mov.w	r2, #0
 8006648:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800664c:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8006650:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8006654:	4689      	mov	r9, r1
 8006656:	4692      	mov	sl, r2
 8006658:	eb1b 0509 	adds.w	r5, fp, r9
 800665c:	eb4c 060a 	adc.w	r6, ip, sl
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	685b      	ldr	r3, [r3, #4]
 8006664:	4619      	mov	r1, r3
 8006666:	f04f 0200 	mov.w	r2, #0
 800666a:	f04f 0300 	mov.w	r3, #0
 800666e:	f04f 0400 	mov.w	r4, #0
 8006672:	0094      	lsls	r4, r2, #2
 8006674:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8006678:	008b      	lsls	r3, r1, #2
 800667a:	461a      	mov	r2, r3
 800667c:	4623      	mov	r3, r4
 800667e:	4628      	mov	r0, r5
 8006680:	4631      	mov	r1, r6
 8006682:	f7fa faf3 	bl	8000c6c <__aeabi_uldivmod>
 8006686:	4603      	mov	r3, r0
 8006688:	460c      	mov	r4, r1
 800668a:	461a      	mov	r2, r3
 800668c:	4b0e      	ldr	r3, [pc, #56]	; (80066c8 <UART_SetConfig+0x6f4>)
 800668e:	fba3 1302 	umull	r1, r3, r3, r2
 8006692:	095b      	lsrs	r3, r3, #5
 8006694:	2164      	movs	r1, #100	; 0x64
 8006696:	fb01 f303 	mul.w	r3, r1, r3
 800669a:	1ad3      	subs	r3, r2, r3
 800669c:	011b      	lsls	r3, r3, #4
 800669e:	3332      	adds	r3, #50	; 0x32
 80066a0:	4a09      	ldr	r2, [pc, #36]	; (80066c8 <UART_SetConfig+0x6f4>)
 80066a2:	fba2 2303 	umull	r2, r3, r2, r3
 80066a6:	095b      	lsrs	r3, r3, #5
 80066a8:	f003 020f 	and.w	r2, r3, #15
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	681b      	ldr	r3, [r3, #0]
 80066b0:	4442      	add	r2, r8
 80066b2:	609a      	str	r2, [r3, #8]
}
 80066b4:	e7ff      	b.n	80066b6 <UART_SetConfig+0x6e2>
 80066b6:	bf00      	nop
 80066b8:	3714      	adds	r7, #20
 80066ba:	46bd      	mov	sp, r7
 80066bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80066c0:	40011000 	.word	0x40011000
 80066c4:	40011400 	.word	0x40011400
 80066c8:	51eb851f 	.word	0x51eb851f

080066cc <__errno>:
 80066cc:	4b01      	ldr	r3, [pc, #4]	; (80066d4 <__errno+0x8>)
 80066ce:	6818      	ldr	r0, [r3, #0]
 80066d0:	4770      	bx	lr
 80066d2:	bf00      	nop
 80066d4:	2000001c 	.word	0x2000001c

080066d8 <__libc_init_array>:
 80066d8:	b570      	push	{r4, r5, r6, lr}
 80066da:	4e0d      	ldr	r6, [pc, #52]	; (8006710 <__libc_init_array+0x38>)
 80066dc:	4c0d      	ldr	r4, [pc, #52]	; (8006714 <__libc_init_array+0x3c>)
 80066de:	1ba4      	subs	r4, r4, r6
 80066e0:	10a4      	asrs	r4, r4, #2
 80066e2:	2500      	movs	r5, #0
 80066e4:	42a5      	cmp	r5, r4
 80066e6:	d109      	bne.n	80066fc <__libc_init_array+0x24>
 80066e8:	4e0b      	ldr	r6, [pc, #44]	; (8006718 <__libc_init_array+0x40>)
 80066ea:	4c0c      	ldr	r4, [pc, #48]	; (800671c <__libc_init_array+0x44>)
 80066ec:	f000 fc28 	bl	8006f40 <_init>
 80066f0:	1ba4      	subs	r4, r4, r6
 80066f2:	10a4      	asrs	r4, r4, #2
 80066f4:	2500      	movs	r5, #0
 80066f6:	42a5      	cmp	r5, r4
 80066f8:	d105      	bne.n	8006706 <__libc_init_array+0x2e>
 80066fa:	bd70      	pop	{r4, r5, r6, pc}
 80066fc:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8006700:	4798      	blx	r3
 8006702:	3501      	adds	r5, #1
 8006704:	e7ee      	b.n	80066e4 <__libc_init_array+0xc>
 8006706:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800670a:	4798      	blx	r3
 800670c:	3501      	adds	r5, #1
 800670e:	e7f2      	b.n	80066f6 <__libc_init_array+0x1e>
 8006710:	08007344 	.word	0x08007344
 8006714:	08007344 	.word	0x08007344
 8006718:	08007344 	.word	0x08007344
 800671c:	08007348 	.word	0x08007348

08006720 <memcpy>:
 8006720:	b510      	push	{r4, lr}
 8006722:	1e43      	subs	r3, r0, #1
 8006724:	440a      	add	r2, r1
 8006726:	4291      	cmp	r1, r2
 8006728:	d100      	bne.n	800672c <memcpy+0xc>
 800672a:	bd10      	pop	{r4, pc}
 800672c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006730:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006734:	e7f7      	b.n	8006726 <memcpy+0x6>

08006736 <memset>:
 8006736:	4402      	add	r2, r0
 8006738:	4603      	mov	r3, r0
 800673a:	4293      	cmp	r3, r2
 800673c:	d100      	bne.n	8006740 <memset+0xa>
 800673e:	4770      	bx	lr
 8006740:	f803 1b01 	strb.w	r1, [r3], #1
 8006744:	e7f9      	b.n	800673a <memset+0x4>
	...

08006748 <siprintf>:
 8006748:	b40e      	push	{r1, r2, r3}
 800674a:	b500      	push	{lr}
 800674c:	b09c      	sub	sp, #112	; 0x70
 800674e:	ab1d      	add	r3, sp, #116	; 0x74
 8006750:	9002      	str	r0, [sp, #8]
 8006752:	9006      	str	r0, [sp, #24]
 8006754:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8006758:	4809      	ldr	r0, [pc, #36]	; (8006780 <siprintf+0x38>)
 800675a:	9107      	str	r1, [sp, #28]
 800675c:	9104      	str	r1, [sp, #16]
 800675e:	4909      	ldr	r1, [pc, #36]	; (8006784 <siprintf+0x3c>)
 8006760:	f853 2b04 	ldr.w	r2, [r3], #4
 8006764:	9105      	str	r1, [sp, #20]
 8006766:	6800      	ldr	r0, [r0, #0]
 8006768:	9301      	str	r3, [sp, #4]
 800676a:	a902      	add	r1, sp, #8
 800676c:	f000 f866 	bl	800683c <_svfiprintf_r>
 8006770:	9b02      	ldr	r3, [sp, #8]
 8006772:	2200      	movs	r2, #0
 8006774:	701a      	strb	r2, [r3, #0]
 8006776:	b01c      	add	sp, #112	; 0x70
 8006778:	f85d eb04 	ldr.w	lr, [sp], #4
 800677c:	b003      	add	sp, #12
 800677e:	4770      	bx	lr
 8006780:	2000001c 	.word	0x2000001c
 8006784:	ffff0208 	.word	0xffff0208

08006788 <__ssputs_r>:
 8006788:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800678c:	688e      	ldr	r6, [r1, #8]
 800678e:	429e      	cmp	r6, r3
 8006790:	4682      	mov	sl, r0
 8006792:	460c      	mov	r4, r1
 8006794:	4690      	mov	r8, r2
 8006796:	4699      	mov	r9, r3
 8006798:	d837      	bhi.n	800680a <__ssputs_r+0x82>
 800679a:	898a      	ldrh	r2, [r1, #12]
 800679c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80067a0:	d031      	beq.n	8006806 <__ssputs_r+0x7e>
 80067a2:	6825      	ldr	r5, [r4, #0]
 80067a4:	6909      	ldr	r1, [r1, #16]
 80067a6:	1a6f      	subs	r7, r5, r1
 80067a8:	6965      	ldr	r5, [r4, #20]
 80067aa:	2302      	movs	r3, #2
 80067ac:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80067b0:	fb95 f5f3 	sdiv	r5, r5, r3
 80067b4:	f109 0301 	add.w	r3, r9, #1
 80067b8:	443b      	add	r3, r7
 80067ba:	429d      	cmp	r5, r3
 80067bc:	bf38      	it	cc
 80067be:	461d      	movcc	r5, r3
 80067c0:	0553      	lsls	r3, r2, #21
 80067c2:	d530      	bpl.n	8006826 <__ssputs_r+0x9e>
 80067c4:	4629      	mov	r1, r5
 80067c6:	f000 fb21 	bl	8006e0c <_malloc_r>
 80067ca:	4606      	mov	r6, r0
 80067cc:	b950      	cbnz	r0, 80067e4 <__ssputs_r+0x5c>
 80067ce:	230c      	movs	r3, #12
 80067d0:	f8ca 3000 	str.w	r3, [sl]
 80067d4:	89a3      	ldrh	r3, [r4, #12]
 80067d6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80067da:	81a3      	strh	r3, [r4, #12]
 80067dc:	f04f 30ff 	mov.w	r0, #4294967295
 80067e0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80067e4:	463a      	mov	r2, r7
 80067e6:	6921      	ldr	r1, [r4, #16]
 80067e8:	f7ff ff9a 	bl	8006720 <memcpy>
 80067ec:	89a3      	ldrh	r3, [r4, #12]
 80067ee:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80067f2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80067f6:	81a3      	strh	r3, [r4, #12]
 80067f8:	6126      	str	r6, [r4, #16]
 80067fa:	6165      	str	r5, [r4, #20]
 80067fc:	443e      	add	r6, r7
 80067fe:	1bed      	subs	r5, r5, r7
 8006800:	6026      	str	r6, [r4, #0]
 8006802:	60a5      	str	r5, [r4, #8]
 8006804:	464e      	mov	r6, r9
 8006806:	454e      	cmp	r6, r9
 8006808:	d900      	bls.n	800680c <__ssputs_r+0x84>
 800680a:	464e      	mov	r6, r9
 800680c:	4632      	mov	r2, r6
 800680e:	4641      	mov	r1, r8
 8006810:	6820      	ldr	r0, [r4, #0]
 8006812:	f000 fa93 	bl	8006d3c <memmove>
 8006816:	68a3      	ldr	r3, [r4, #8]
 8006818:	1b9b      	subs	r3, r3, r6
 800681a:	60a3      	str	r3, [r4, #8]
 800681c:	6823      	ldr	r3, [r4, #0]
 800681e:	441e      	add	r6, r3
 8006820:	6026      	str	r6, [r4, #0]
 8006822:	2000      	movs	r0, #0
 8006824:	e7dc      	b.n	80067e0 <__ssputs_r+0x58>
 8006826:	462a      	mov	r2, r5
 8006828:	f000 fb4a 	bl	8006ec0 <_realloc_r>
 800682c:	4606      	mov	r6, r0
 800682e:	2800      	cmp	r0, #0
 8006830:	d1e2      	bne.n	80067f8 <__ssputs_r+0x70>
 8006832:	6921      	ldr	r1, [r4, #16]
 8006834:	4650      	mov	r0, sl
 8006836:	f000 fa9b 	bl	8006d70 <_free_r>
 800683a:	e7c8      	b.n	80067ce <__ssputs_r+0x46>

0800683c <_svfiprintf_r>:
 800683c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006840:	461d      	mov	r5, r3
 8006842:	898b      	ldrh	r3, [r1, #12]
 8006844:	061f      	lsls	r7, r3, #24
 8006846:	b09d      	sub	sp, #116	; 0x74
 8006848:	4680      	mov	r8, r0
 800684a:	460c      	mov	r4, r1
 800684c:	4616      	mov	r6, r2
 800684e:	d50f      	bpl.n	8006870 <_svfiprintf_r+0x34>
 8006850:	690b      	ldr	r3, [r1, #16]
 8006852:	b96b      	cbnz	r3, 8006870 <_svfiprintf_r+0x34>
 8006854:	2140      	movs	r1, #64	; 0x40
 8006856:	f000 fad9 	bl	8006e0c <_malloc_r>
 800685a:	6020      	str	r0, [r4, #0]
 800685c:	6120      	str	r0, [r4, #16]
 800685e:	b928      	cbnz	r0, 800686c <_svfiprintf_r+0x30>
 8006860:	230c      	movs	r3, #12
 8006862:	f8c8 3000 	str.w	r3, [r8]
 8006866:	f04f 30ff 	mov.w	r0, #4294967295
 800686a:	e0c8      	b.n	80069fe <_svfiprintf_r+0x1c2>
 800686c:	2340      	movs	r3, #64	; 0x40
 800686e:	6163      	str	r3, [r4, #20]
 8006870:	2300      	movs	r3, #0
 8006872:	9309      	str	r3, [sp, #36]	; 0x24
 8006874:	2320      	movs	r3, #32
 8006876:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800687a:	2330      	movs	r3, #48	; 0x30
 800687c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006880:	9503      	str	r5, [sp, #12]
 8006882:	f04f 0b01 	mov.w	fp, #1
 8006886:	4637      	mov	r7, r6
 8006888:	463d      	mov	r5, r7
 800688a:	f815 3b01 	ldrb.w	r3, [r5], #1
 800688e:	b10b      	cbz	r3, 8006894 <_svfiprintf_r+0x58>
 8006890:	2b25      	cmp	r3, #37	; 0x25
 8006892:	d13e      	bne.n	8006912 <_svfiprintf_r+0xd6>
 8006894:	ebb7 0a06 	subs.w	sl, r7, r6
 8006898:	d00b      	beq.n	80068b2 <_svfiprintf_r+0x76>
 800689a:	4653      	mov	r3, sl
 800689c:	4632      	mov	r2, r6
 800689e:	4621      	mov	r1, r4
 80068a0:	4640      	mov	r0, r8
 80068a2:	f7ff ff71 	bl	8006788 <__ssputs_r>
 80068a6:	3001      	adds	r0, #1
 80068a8:	f000 80a4 	beq.w	80069f4 <_svfiprintf_r+0x1b8>
 80068ac:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80068ae:	4453      	add	r3, sl
 80068b0:	9309      	str	r3, [sp, #36]	; 0x24
 80068b2:	783b      	ldrb	r3, [r7, #0]
 80068b4:	2b00      	cmp	r3, #0
 80068b6:	f000 809d 	beq.w	80069f4 <_svfiprintf_r+0x1b8>
 80068ba:	2300      	movs	r3, #0
 80068bc:	f04f 32ff 	mov.w	r2, #4294967295
 80068c0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80068c4:	9304      	str	r3, [sp, #16]
 80068c6:	9307      	str	r3, [sp, #28]
 80068c8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80068cc:	931a      	str	r3, [sp, #104]	; 0x68
 80068ce:	462f      	mov	r7, r5
 80068d0:	2205      	movs	r2, #5
 80068d2:	f817 1b01 	ldrb.w	r1, [r7], #1
 80068d6:	4850      	ldr	r0, [pc, #320]	; (8006a18 <_svfiprintf_r+0x1dc>)
 80068d8:	f7f9 fc8a 	bl	80001f0 <memchr>
 80068dc:	9b04      	ldr	r3, [sp, #16]
 80068de:	b9d0      	cbnz	r0, 8006916 <_svfiprintf_r+0xda>
 80068e0:	06d9      	lsls	r1, r3, #27
 80068e2:	bf44      	itt	mi
 80068e4:	2220      	movmi	r2, #32
 80068e6:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80068ea:	071a      	lsls	r2, r3, #28
 80068ec:	bf44      	itt	mi
 80068ee:	222b      	movmi	r2, #43	; 0x2b
 80068f0:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80068f4:	782a      	ldrb	r2, [r5, #0]
 80068f6:	2a2a      	cmp	r2, #42	; 0x2a
 80068f8:	d015      	beq.n	8006926 <_svfiprintf_r+0xea>
 80068fa:	9a07      	ldr	r2, [sp, #28]
 80068fc:	462f      	mov	r7, r5
 80068fe:	2000      	movs	r0, #0
 8006900:	250a      	movs	r5, #10
 8006902:	4639      	mov	r1, r7
 8006904:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006908:	3b30      	subs	r3, #48	; 0x30
 800690a:	2b09      	cmp	r3, #9
 800690c:	d94d      	bls.n	80069aa <_svfiprintf_r+0x16e>
 800690e:	b1b8      	cbz	r0, 8006940 <_svfiprintf_r+0x104>
 8006910:	e00f      	b.n	8006932 <_svfiprintf_r+0xf6>
 8006912:	462f      	mov	r7, r5
 8006914:	e7b8      	b.n	8006888 <_svfiprintf_r+0x4c>
 8006916:	4a40      	ldr	r2, [pc, #256]	; (8006a18 <_svfiprintf_r+0x1dc>)
 8006918:	1a80      	subs	r0, r0, r2
 800691a:	fa0b f000 	lsl.w	r0, fp, r0
 800691e:	4318      	orrs	r0, r3
 8006920:	9004      	str	r0, [sp, #16]
 8006922:	463d      	mov	r5, r7
 8006924:	e7d3      	b.n	80068ce <_svfiprintf_r+0x92>
 8006926:	9a03      	ldr	r2, [sp, #12]
 8006928:	1d11      	adds	r1, r2, #4
 800692a:	6812      	ldr	r2, [r2, #0]
 800692c:	9103      	str	r1, [sp, #12]
 800692e:	2a00      	cmp	r2, #0
 8006930:	db01      	blt.n	8006936 <_svfiprintf_r+0xfa>
 8006932:	9207      	str	r2, [sp, #28]
 8006934:	e004      	b.n	8006940 <_svfiprintf_r+0x104>
 8006936:	4252      	negs	r2, r2
 8006938:	f043 0302 	orr.w	r3, r3, #2
 800693c:	9207      	str	r2, [sp, #28]
 800693e:	9304      	str	r3, [sp, #16]
 8006940:	783b      	ldrb	r3, [r7, #0]
 8006942:	2b2e      	cmp	r3, #46	; 0x2e
 8006944:	d10c      	bne.n	8006960 <_svfiprintf_r+0x124>
 8006946:	787b      	ldrb	r3, [r7, #1]
 8006948:	2b2a      	cmp	r3, #42	; 0x2a
 800694a:	d133      	bne.n	80069b4 <_svfiprintf_r+0x178>
 800694c:	9b03      	ldr	r3, [sp, #12]
 800694e:	1d1a      	adds	r2, r3, #4
 8006950:	681b      	ldr	r3, [r3, #0]
 8006952:	9203      	str	r2, [sp, #12]
 8006954:	2b00      	cmp	r3, #0
 8006956:	bfb8      	it	lt
 8006958:	f04f 33ff 	movlt.w	r3, #4294967295
 800695c:	3702      	adds	r7, #2
 800695e:	9305      	str	r3, [sp, #20]
 8006960:	4d2e      	ldr	r5, [pc, #184]	; (8006a1c <_svfiprintf_r+0x1e0>)
 8006962:	7839      	ldrb	r1, [r7, #0]
 8006964:	2203      	movs	r2, #3
 8006966:	4628      	mov	r0, r5
 8006968:	f7f9 fc42 	bl	80001f0 <memchr>
 800696c:	b138      	cbz	r0, 800697e <_svfiprintf_r+0x142>
 800696e:	2340      	movs	r3, #64	; 0x40
 8006970:	1b40      	subs	r0, r0, r5
 8006972:	fa03 f000 	lsl.w	r0, r3, r0
 8006976:	9b04      	ldr	r3, [sp, #16]
 8006978:	4303      	orrs	r3, r0
 800697a:	3701      	adds	r7, #1
 800697c:	9304      	str	r3, [sp, #16]
 800697e:	7839      	ldrb	r1, [r7, #0]
 8006980:	4827      	ldr	r0, [pc, #156]	; (8006a20 <_svfiprintf_r+0x1e4>)
 8006982:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006986:	2206      	movs	r2, #6
 8006988:	1c7e      	adds	r6, r7, #1
 800698a:	f7f9 fc31 	bl	80001f0 <memchr>
 800698e:	2800      	cmp	r0, #0
 8006990:	d038      	beq.n	8006a04 <_svfiprintf_r+0x1c8>
 8006992:	4b24      	ldr	r3, [pc, #144]	; (8006a24 <_svfiprintf_r+0x1e8>)
 8006994:	bb13      	cbnz	r3, 80069dc <_svfiprintf_r+0x1a0>
 8006996:	9b03      	ldr	r3, [sp, #12]
 8006998:	3307      	adds	r3, #7
 800699a:	f023 0307 	bic.w	r3, r3, #7
 800699e:	3308      	adds	r3, #8
 80069a0:	9303      	str	r3, [sp, #12]
 80069a2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80069a4:	444b      	add	r3, r9
 80069a6:	9309      	str	r3, [sp, #36]	; 0x24
 80069a8:	e76d      	b.n	8006886 <_svfiprintf_r+0x4a>
 80069aa:	fb05 3202 	mla	r2, r5, r2, r3
 80069ae:	2001      	movs	r0, #1
 80069b0:	460f      	mov	r7, r1
 80069b2:	e7a6      	b.n	8006902 <_svfiprintf_r+0xc6>
 80069b4:	2300      	movs	r3, #0
 80069b6:	3701      	adds	r7, #1
 80069b8:	9305      	str	r3, [sp, #20]
 80069ba:	4619      	mov	r1, r3
 80069bc:	250a      	movs	r5, #10
 80069be:	4638      	mov	r0, r7
 80069c0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80069c4:	3a30      	subs	r2, #48	; 0x30
 80069c6:	2a09      	cmp	r2, #9
 80069c8:	d903      	bls.n	80069d2 <_svfiprintf_r+0x196>
 80069ca:	2b00      	cmp	r3, #0
 80069cc:	d0c8      	beq.n	8006960 <_svfiprintf_r+0x124>
 80069ce:	9105      	str	r1, [sp, #20]
 80069d0:	e7c6      	b.n	8006960 <_svfiprintf_r+0x124>
 80069d2:	fb05 2101 	mla	r1, r5, r1, r2
 80069d6:	2301      	movs	r3, #1
 80069d8:	4607      	mov	r7, r0
 80069da:	e7f0      	b.n	80069be <_svfiprintf_r+0x182>
 80069dc:	ab03      	add	r3, sp, #12
 80069de:	9300      	str	r3, [sp, #0]
 80069e0:	4622      	mov	r2, r4
 80069e2:	4b11      	ldr	r3, [pc, #68]	; (8006a28 <_svfiprintf_r+0x1ec>)
 80069e4:	a904      	add	r1, sp, #16
 80069e6:	4640      	mov	r0, r8
 80069e8:	f3af 8000 	nop.w
 80069ec:	f1b0 3fff 	cmp.w	r0, #4294967295
 80069f0:	4681      	mov	r9, r0
 80069f2:	d1d6      	bne.n	80069a2 <_svfiprintf_r+0x166>
 80069f4:	89a3      	ldrh	r3, [r4, #12]
 80069f6:	065b      	lsls	r3, r3, #25
 80069f8:	f53f af35 	bmi.w	8006866 <_svfiprintf_r+0x2a>
 80069fc:	9809      	ldr	r0, [sp, #36]	; 0x24
 80069fe:	b01d      	add	sp, #116	; 0x74
 8006a00:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006a04:	ab03      	add	r3, sp, #12
 8006a06:	9300      	str	r3, [sp, #0]
 8006a08:	4622      	mov	r2, r4
 8006a0a:	4b07      	ldr	r3, [pc, #28]	; (8006a28 <_svfiprintf_r+0x1ec>)
 8006a0c:	a904      	add	r1, sp, #16
 8006a0e:	4640      	mov	r0, r8
 8006a10:	f000 f882 	bl	8006b18 <_printf_i>
 8006a14:	e7ea      	b.n	80069ec <_svfiprintf_r+0x1b0>
 8006a16:	bf00      	nop
 8006a18:	08007308 	.word	0x08007308
 8006a1c:	0800730e 	.word	0x0800730e
 8006a20:	08007312 	.word	0x08007312
 8006a24:	00000000 	.word	0x00000000
 8006a28:	08006789 	.word	0x08006789

08006a2c <_printf_common>:
 8006a2c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006a30:	4691      	mov	r9, r2
 8006a32:	461f      	mov	r7, r3
 8006a34:	688a      	ldr	r2, [r1, #8]
 8006a36:	690b      	ldr	r3, [r1, #16]
 8006a38:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006a3c:	4293      	cmp	r3, r2
 8006a3e:	bfb8      	it	lt
 8006a40:	4613      	movlt	r3, r2
 8006a42:	f8c9 3000 	str.w	r3, [r9]
 8006a46:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006a4a:	4606      	mov	r6, r0
 8006a4c:	460c      	mov	r4, r1
 8006a4e:	b112      	cbz	r2, 8006a56 <_printf_common+0x2a>
 8006a50:	3301      	adds	r3, #1
 8006a52:	f8c9 3000 	str.w	r3, [r9]
 8006a56:	6823      	ldr	r3, [r4, #0]
 8006a58:	0699      	lsls	r1, r3, #26
 8006a5a:	bf42      	ittt	mi
 8006a5c:	f8d9 3000 	ldrmi.w	r3, [r9]
 8006a60:	3302      	addmi	r3, #2
 8006a62:	f8c9 3000 	strmi.w	r3, [r9]
 8006a66:	6825      	ldr	r5, [r4, #0]
 8006a68:	f015 0506 	ands.w	r5, r5, #6
 8006a6c:	d107      	bne.n	8006a7e <_printf_common+0x52>
 8006a6e:	f104 0a19 	add.w	sl, r4, #25
 8006a72:	68e3      	ldr	r3, [r4, #12]
 8006a74:	f8d9 2000 	ldr.w	r2, [r9]
 8006a78:	1a9b      	subs	r3, r3, r2
 8006a7a:	42ab      	cmp	r3, r5
 8006a7c:	dc28      	bgt.n	8006ad0 <_printf_common+0xa4>
 8006a7e:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8006a82:	6822      	ldr	r2, [r4, #0]
 8006a84:	3300      	adds	r3, #0
 8006a86:	bf18      	it	ne
 8006a88:	2301      	movne	r3, #1
 8006a8a:	0692      	lsls	r2, r2, #26
 8006a8c:	d42d      	bmi.n	8006aea <_printf_common+0xbe>
 8006a8e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006a92:	4639      	mov	r1, r7
 8006a94:	4630      	mov	r0, r6
 8006a96:	47c0      	blx	r8
 8006a98:	3001      	adds	r0, #1
 8006a9a:	d020      	beq.n	8006ade <_printf_common+0xb2>
 8006a9c:	6823      	ldr	r3, [r4, #0]
 8006a9e:	68e5      	ldr	r5, [r4, #12]
 8006aa0:	f8d9 2000 	ldr.w	r2, [r9]
 8006aa4:	f003 0306 	and.w	r3, r3, #6
 8006aa8:	2b04      	cmp	r3, #4
 8006aaa:	bf08      	it	eq
 8006aac:	1aad      	subeq	r5, r5, r2
 8006aae:	68a3      	ldr	r3, [r4, #8]
 8006ab0:	6922      	ldr	r2, [r4, #16]
 8006ab2:	bf0c      	ite	eq
 8006ab4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006ab8:	2500      	movne	r5, #0
 8006aba:	4293      	cmp	r3, r2
 8006abc:	bfc4      	itt	gt
 8006abe:	1a9b      	subgt	r3, r3, r2
 8006ac0:	18ed      	addgt	r5, r5, r3
 8006ac2:	f04f 0900 	mov.w	r9, #0
 8006ac6:	341a      	adds	r4, #26
 8006ac8:	454d      	cmp	r5, r9
 8006aca:	d11a      	bne.n	8006b02 <_printf_common+0xd6>
 8006acc:	2000      	movs	r0, #0
 8006ace:	e008      	b.n	8006ae2 <_printf_common+0xb6>
 8006ad0:	2301      	movs	r3, #1
 8006ad2:	4652      	mov	r2, sl
 8006ad4:	4639      	mov	r1, r7
 8006ad6:	4630      	mov	r0, r6
 8006ad8:	47c0      	blx	r8
 8006ada:	3001      	adds	r0, #1
 8006adc:	d103      	bne.n	8006ae6 <_printf_common+0xba>
 8006ade:	f04f 30ff 	mov.w	r0, #4294967295
 8006ae2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006ae6:	3501      	adds	r5, #1
 8006ae8:	e7c3      	b.n	8006a72 <_printf_common+0x46>
 8006aea:	18e1      	adds	r1, r4, r3
 8006aec:	1c5a      	adds	r2, r3, #1
 8006aee:	2030      	movs	r0, #48	; 0x30
 8006af0:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006af4:	4422      	add	r2, r4
 8006af6:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006afa:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006afe:	3302      	adds	r3, #2
 8006b00:	e7c5      	b.n	8006a8e <_printf_common+0x62>
 8006b02:	2301      	movs	r3, #1
 8006b04:	4622      	mov	r2, r4
 8006b06:	4639      	mov	r1, r7
 8006b08:	4630      	mov	r0, r6
 8006b0a:	47c0      	blx	r8
 8006b0c:	3001      	adds	r0, #1
 8006b0e:	d0e6      	beq.n	8006ade <_printf_common+0xb2>
 8006b10:	f109 0901 	add.w	r9, r9, #1
 8006b14:	e7d8      	b.n	8006ac8 <_printf_common+0x9c>
	...

08006b18 <_printf_i>:
 8006b18:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8006b1c:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8006b20:	460c      	mov	r4, r1
 8006b22:	7e09      	ldrb	r1, [r1, #24]
 8006b24:	b085      	sub	sp, #20
 8006b26:	296e      	cmp	r1, #110	; 0x6e
 8006b28:	4617      	mov	r7, r2
 8006b2a:	4606      	mov	r6, r0
 8006b2c:	4698      	mov	r8, r3
 8006b2e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006b30:	f000 80b3 	beq.w	8006c9a <_printf_i+0x182>
 8006b34:	d822      	bhi.n	8006b7c <_printf_i+0x64>
 8006b36:	2963      	cmp	r1, #99	; 0x63
 8006b38:	d036      	beq.n	8006ba8 <_printf_i+0x90>
 8006b3a:	d80a      	bhi.n	8006b52 <_printf_i+0x3a>
 8006b3c:	2900      	cmp	r1, #0
 8006b3e:	f000 80b9 	beq.w	8006cb4 <_printf_i+0x19c>
 8006b42:	2958      	cmp	r1, #88	; 0x58
 8006b44:	f000 8083 	beq.w	8006c4e <_printf_i+0x136>
 8006b48:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006b4c:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8006b50:	e032      	b.n	8006bb8 <_printf_i+0xa0>
 8006b52:	2964      	cmp	r1, #100	; 0x64
 8006b54:	d001      	beq.n	8006b5a <_printf_i+0x42>
 8006b56:	2969      	cmp	r1, #105	; 0x69
 8006b58:	d1f6      	bne.n	8006b48 <_printf_i+0x30>
 8006b5a:	6820      	ldr	r0, [r4, #0]
 8006b5c:	6813      	ldr	r3, [r2, #0]
 8006b5e:	0605      	lsls	r5, r0, #24
 8006b60:	f103 0104 	add.w	r1, r3, #4
 8006b64:	d52a      	bpl.n	8006bbc <_printf_i+0xa4>
 8006b66:	681b      	ldr	r3, [r3, #0]
 8006b68:	6011      	str	r1, [r2, #0]
 8006b6a:	2b00      	cmp	r3, #0
 8006b6c:	da03      	bge.n	8006b76 <_printf_i+0x5e>
 8006b6e:	222d      	movs	r2, #45	; 0x2d
 8006b70:	425b      	negs	r3, r3
 8006b72:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8006b76:	486f      	ldr	r0, [pc, #444]	; (8006d34 <_printf_i+0x21c>)
 8006b78:	220a      	movs	r2, #10
 8006b7a:	e039      	b.n	8006bf0 <_printf_i+0xd8>
 8006b7c:	2973      	cmp	r1, #115	; 0x73
 8006b7e:	f000 809d 	beq.w	8006cbc <_printf_i+0x1a4>
 8006b82:	d808      	bhi.n	8006b96 <_printf_i+0x7e>
 8006b84:	296f      	cmp	r1, #111	; 0x6f
 8006b86:	d020      	beq.n	8006bca <_printf_i+0xb2>
 8006b88:	2970      	cmp	r1, #112	; 0x70
 8006b8a:	d1dd      	bne.n	8006b48 <_printf_i+0x30>
 8006b8c:	6823      	ldr	r3, [r4, #0]
 8006b8e:	f043 0320 	orr.w	r3, r3, #32
 8006b92:	6023      	str	r3, [r4, #0]
 8006b94:	e003      	b.n	8006b9e <_printf_i+0x86>
 8006b96:	2975      	cmp	r1, #117	; 0x75
 8006b98:	d017      	beq.n	8006bca <_printf_i+0xb2>
 8006b9a:	2978      	cmp	r1, #120	; 0x78
 8006b9c:	d1d4      	bne.n	8006b48 <_printf_i+0x30>
 8006b9e:	2378      	movs	r3, #120	; 0x78
 8006ba0:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8006ba4:	4864      	ldr	r0, [pc, #400]	; (8006d38 <_printf_i+0x220>)
 8006ba6:	e055      	b.n	8006c54 <_printf_i+0x13c>
 8006ba8:	6813      	ldr	r3, [r2, #0]
 8006baa:	1d19      	adds	r1, r3, #4
 8006bac:	681b      	ldr	r3, [r3, #0]
 8006bae:	6011      	str	r1, [r2, #0]
 8006bb0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006bb4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006bb8:	2301      	movs	r3, #1
 8006bba:	e08c      	b.n	8006cd6 <_printf_i+0x1be>
 8006bbc:	681b      	ldr	r3, [r3, #0]
 8006bbe:	6011      	str	r1, [r2, #0]
 8006bc0:	f010 0f40 	tst.w	r0, #64	; 0x40
 8006bc4:	bf18      	it	ne
 8006bc6:	b21b      	sxthne	r3, r3
 8006bc8:	e7cf      	b.n	8006b6a <_printf_i+0x52>
 8006bca:	6813      	ldr	r3, [r2, #0]
 8006bcc:	6825      	ldr	r5, [r4, #0]
 8006bce:	1d18      	adds	r0, r3, #4
 8006bd0:	6010      	str	r0, [r2, #0]
 8006bd2:	0628      	lsls	r0, r5, #24
 8006bd4:	d501      	bpl.n	8006bda <_printf_i+0xc2>
 8006bd6:	681b      	ldr	r3, [r3, #0]
 8006bd8:	e002      	b.n	8006be0 <_printf_i+0xc8>
 8006bda:	0668      	lsls	r0, r5, #25
 8006bdc:	d5fb      	bpl.n	8006bd6 <_printf_i+0xbe>
 8006bde:	881b      	ldrh	r3, [r3, #0]
 8006be0:	4854      	ldr	r0, [pc, #336]	; (8006d34 <_printf_i+0x21c>)
 8006be2:	296f      	cmp	r1, #111	; 0x6f
 8006be4:	bf14      	ite	ne
 8006be6:	220a      	movne	r2, #10
 8006be8:	2208      	moveq	r2, #8
 8006bea:	2100      	movs	r1, #0
 8006bec:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006bf0:	6865      	ldr	r5, [r4, #4]
 8006bf2:	60a5      	str	r5, [r4, #8]
 8006bf4:	2d00      	cmp	r5, #0
 8006bf6:	f2c0 8095 	blt.w	8006d24 <_printf_i+0x20c>
 8006bfa:	6821      	ldr	r1, [r4, #0]
 8006bfc:	f021 0104 	bic.w	r1, r1, #4
 8006c00:	6021      	str	r1, [r4, #0]
 8006c02:	2b00      	cmp	r3, #0
 8006c04:	d13d      	bne.n	8006c82 <_printf_i+0x16a>
 8006c06:	2d00      	cmp	r5, #0
 8006c08:	f040 808e 	bne.w	8006d28 <_printf_i+0x210>
 8006c0c:	4665      	mov	r5, ip
 8006c0e:	2a08      	cmp	r2, #8
 8006c10:	d10b      	bne.n	8006c2a <_printf_i+0x112>
 8006c12:	6823      	ldr	r3, [r4, #0]
 8006c14:	07db      	lsls	r3, r3, #31
 8006c16:	d508      	bpl.n	8006c2a <_printf_i+0x112>
 8006c18:	6923      	ldr	r3, [r4, #16]
 8006c1a:	6862      	ldr	r2, [r4, #4]
 8006c1c:	429a      	cmp	r2, r3
 8006c1e:	bfde      	ittt	le
 8006c20:	2330      	movle	r3, #48	; 0x30
 8006c22:	f805 3c01 	strble.w	r3, [r5, #-1]
 8006c26:	f105 35ff 	addle.w	r5, r5, #4294967295
 8006c2a:	ebac 0305 	sub.w	r3, ip, r5
 8006c2e:	6123      	str	r3, [r4, #16]
 8006c30:	f8cd 8000 	str.w	r8, [sp]
 8006c34:	463b      	mov	r3, r7
 8006c36:	aa03      	add	r2, sp, #12
 8006c38:	4621      	mov	r1, r4
 8006c3a:	4630      	mov	r0, r6
 8006c3c:	f7ff fef6 	bl	8006a2c <_printf_common>
 8006c40:	3001      	adds	r0, #1
 8006c42:	d14d      	bne.n	8006ce0 <_printf_i+0x1c8>
 8006c44:	f04f 30ff 	mov.w	r0, #4294967295
 8006c48:	b005      	add	sp, #20
 8006c4a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006c4e:	4839      	ldr	r0, [pc, #228]	; (8006d34 <_printf_i+0x21c>)
 8006c50:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8006c54:	6813      	ldr	r3, [r2, #0]
 8006c56:	6821      	ldr	r1, [r4, #0]
 8006c58:	1d1d      	adds	r5, r3, #4
 8006c5a:	681b      	ldr	r3, [r3, #0]
 8006c5c:	6015      	str	r5, [r2, #0]
 8006c5e:	060a      	lsls	r2, r1, #24
 8006c60:	d50b      	bpl.n	8006c7a <_printf_i+0x162>
 8006c62:	07ca      	lsls	r2, r1, #31
 8006c64:	bf44      	itt	mi
 8006c66:	f041 0120 	orrmi.w	r1, r1, #32
 8006c6a:	6021      	strmi	r1, [r4, #0]
 8006c6c:	b91b      	cbnz	r3, 8006c76 <_printf_i+0x15e>
 8006c6e:	6822      	ldr	r2, [r4, #0]
 8006c70:	f022 0220 	bic.w	r2, r2, #32
 8006c74:	6022      	str	r2, [r4, #0]
 8006c76:	2210      	movs	r2, #16
 8006c78:	e7b7      	b.n	8006bea <_printf_i+0xd2>
 8006c7a:	064d      	lsls	r5, r1, #25
 8006c7c:	bf48      	it	mi
 8006c7e:	b29b      	uxthmi	r3, r3
 8006c80:	e7ef      	b.n	8006c62 <_printf_i+0x14a>
 8006c82:	4665      	mov	r5, ip
 8006c84:	fbb3 f1f2 	udiv	r1, r3, r2
 8006c88:	fb02 3311 	mls	r3, r2, r1, r3
 8006c8c:	5cc3      	ldrb	r3, [r0, r3]
 8006c8e:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8006c92:	460b      	mov	r3, r1
 8006c94:	2900      	cmp	r1, #0
 8006c96:	d1f5      	bne.n	8006c84 <_printf_i+0x16c>
 8006c98:	e7b9      	b.n	8006c0e <_printf_i+0xf6>
 8006c9a:	6813      	ldr	r3, [r2, #0]
 8006c9c:	6825      	ldr	r5, [r4, #0]
 8006c9e:	6961      	ldr	r1, [r4, #20]
 8006ca0:	1d18      	adds	r0, r3, #4
 8006ca2:	6010      	str	r0, [r2, #0]
 8006ca4:	0628      	lsls	r0, r5, #24
 8006ca6:	681b      	ldr	r3, [r3, #0]
 8006ca8:	d501      	bpl.n	8006cae <_printf_i+0x196>
 8006caa:	6019      	str	r1, [r3, #0]
 8006cac:	e002      	b.n	8006cb4 <_printf_i+0x19c>
 8006cae:	066a      	lsls	r2, r5, #25
 8006cb0:	d5fb      	bpl.n	8006caa <_printf_i+0x192>
 8006cb2:	8019      	strh	r1, [r3, #0]
 8006cb4:	2300      	movs	r3, #0
 8006cb6:	6123      	str	r3, [r4, #16]
 8006cb8:	4665      	mov	r5, ip
 8006cba:	e7b9      	b.n	8006c30 <_printf_i+0x118>
 8006cbc:	6813      	ldr	r3, [r2, #0]
 8006cbe:	1d19      	adds	r1, r3, #4
 8006cc0:	6011      	str	r1, [r2, #0]
 8006cc2:	681d      	ldr	r5, [r3, #0]
 8006cc4:	6862      	ldr	r2, [r4, #4]
 8006cc6:	2100      	movs	r1, #0
 8006cc8:	4628      	mov	r0, r5
 8006cca:	f7f9 fa91 	bl	80001f0 <memchr>
 8006cce:	b108      	cbz	r0, 8006cd4 <_printf_i+0x1bc>
 8006cd0:	1b40      	subs	r0, r0, r5
 8006cd2:	6060      	str	r0, [r4, #4]
 8006cd4:	6863      	ldr	r3, [r4, #4]
 8006cd6:	6123      	str	r3, [r4, #16]
 8006cd8:	2300      	movs	r3, #0
 8006cda:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006cde:	e7a7      	b.n	8006c30 <_printf_i+0x118>
 8006ce0:	6923      	ldr	r3, [r4, #16]
 8006ce2:	462a      	mov	r2, r5
 8006ce4:	4639      	mov	r1, r7
 8006ce6:	4630      	mov	r0, r6
 8006ce8:	47c0      	blx	r8
 8006cea:	3001      	adds	r0, #1
 8006cec:	d0aa      	beq.n	8006c44 <_printf_i+0x12c>
 8006cee:	6823      	ldr	r3, [r4, #0]
 8006cf0:	079b      	lsls	r3, r3, #30
 8006cf2:	d413      	bmi.n	8006d1c <_printf_i+0x204>
 8006cf4:	68e0      	ldr	r0, [r4, #12]
 8006cf6:	9b03      	ldr	r3, [sp, #12]
 8006cf8:	4298      	cmp	r0, r3
 8006cfa:	bfb8      	it	lt
 8006cfc:	4618      	movlt	r0, r3
 8006cfe:	e7a3      	b.n	8006c48 <_printf_i+0x130>
 8006d00:	2301      	movs	r3, #1
 8006d02:	464a      	mov	r2, r9
 8006d04:	4639      	mov	r1, r7
 8006d06:	4630      	mov	r0, r6
 8006d08:	47c0      	blx	r8
 8006d0a:	3001      	adds	r0, #1
 8006d0c:	d09a      	beq.n	8006c44 <_printf_i+0x12c>
 8006d0e:	3501      	adds	r5, #1
 8006d10:	68e3      	ldr	r3, [r4, #12]
 8006d12:	9a03      	ldr	r2, [sp, #12]
 8006d14:	1a9b      	subs	r3, r3, r2
 8006d16:	42ab      	cmp	r3, r5
 8006d18:	dcf2      	bgt.n	8006d00 <_printf_i+0x1e8>
 8006d1a:	e7eb      	b.n	8006cf4 <_printf_i+0x1dc>
 8006d1c:	2500      	movs	r5, #0
 8006d1e:	f104 0919 	add.w	r9, r4, #25
 8006d22:	e7f5      	b.n	8006d10 <_printf_i+0x1f8>
 8006d24:	2b00      	cmp	r3, #0
 8006d26:	d1ac      	bne.n	8006c82 <_printf_i+0x16a>
 8006d28:	7803      	ldrb	r3, [r0, #0]
 8006d2a:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006d2e:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006d32:	e76c      	b.n	8006c0e <_printf_i+0xf6>
 8006d34:	08007319 	.word	0x08007319
 8006d38:	0800732a 	.word	0x0800732a

08006d3c <memmove>:
 8006d3c:	4288      	cmp	r0, r1
 8006d3e:	b510      	push	{r4, lr}
 8006d40:	eb01 0302 	add.w	r3, r1, r2
 8006d44:	d807      	bhi.n	8006d56 <memmove+0x1a>
 8006d46:	1e42      	subs	r2, r0, #1
 8006d48:	4299      	cmp	r1, r3
 8006d4a:	d00a      	beq.n	8006d62 <memmove+0x26>
 8006d4c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006d50:	f802 4f01 	strb.w	r4, [r2, #1]!
 8006d54:	e7f8      	b.n	8006d48 <memmove+0xc>
 8006d56:	4283      	cmp	r3, r0
 8006d58:	d9f5      	bls.n	8006d46 <memmove+0xa>
 8006d5a:	1881      	adds	r1, r0, r2
 8006d5c:	1ad2      	subs	r2, r2, r3
 8006d5e:	42d3      	cmn	r3, r2
 8006d60:	d100      	bne.n	8006d64 <memmove+0x28>
 8006d62:	bd10      	pop	{r4, pc}
 8006d64:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006d68:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8006d6c:	e7f7      	b.n	8006d5e <memmove+0x22>
	...

08006d70 <_free_r>:
 8006d70:	b538      	push	{r3, r4, r5, lr}
 8006d72:	4605      	mov	r5, r0
 8006d74:	2900      	cmp	r1, #0
 8006d76:	d045      	beq.n	8006e04 <_free_r+0x94>
 8006d78:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006d7c:	1f0c      	subs	r4, r1, #4
 8006d7e:	2b00      	cmp	r3, #0
 8006d80:	bfb8      	it	lt
 8006d82:	18e4      	addlt	r4, r4, r3
 8006d84:	f000 f8d2 	bl	8006f2c <__malloc_lock>
 8006d88:	4a1f      	ldr	r2, [pc, #124]	; (8006e08 <_free_r+0x98>)
 8006d8a:	6813      	ldr	r3, [r2, #0]
 8006d8c:	4610      	mov	r0, r2
 8006d8e:	b933      	cbnz	r3, 8006d9e <_free_r+0x2e>
 8006d90:	6063      	str	r3, [r4, #4]
 8006d92:	6014      	str	r4, [r2, #0]
 8006d94:	4628      	mov	r0, r5
 8006d96:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006d9a:	f000 b8c8 	b.w	8006f2e <__malloc_unlock>
 8006d9e:	42a3      	cmp	r3, r4
 8006da0:	d90c      	bls.n	8006dbc <_free_r+0x4c>
 8006da2:	6821      	ldr	r1, [r4, #0]
 8006da4:	1862      	adds	r2, r4, r1
 8006da6:	4293      	cmp	r3, r2
 8006da8:	bf04      	itt	eq
 8006daa:	681a      	ldreq	r2, [r3, #0]
 8006dac:	685b      	ldreq	r3, [r3, #4]
 8006dae:	6063      	str	r3, [r4, #4]
 8006db0:	bf04      	itt	eq
 8006db2:	1852      	addeq	r2, r2, r1
 8006db4:	6022      	streq	r2, [r4, #0]
 8006db6:	6004      	str	r4, [r0, #0]
 8006db8:	e7ec      	b.n	8006d94 <_free_r+0x24>
 8006dba:	4613      	mov	r3, r2
 8006dbc:	685a      	ldr	r2, [r3, #4]
 8006dbe:	b10a      	cbz	r2, 8006dc4 <_free_r+0x54>
 8006dc0:	42a2      	cmp	r2, r4
 8006dc2:	d9fa      	bls.n	8006dba <_free_r+0x4a>
 8006dc4:	6819      	ldr	r1, [r3, #0]
 8006dc6:	1858      	adds	r0, r3, r1
 8006dc8:	42a0      	cmp	r0, r4
 8006dca:	d10b      	bne.n	8006de4 <_free_r+0x74>
 8006dcc:	6820      	ldr	r0, [r4, #0]
 8006dce:	4401      	add	r1, r0
 8006dd0:	1858      	adds	r0, r3, r1
 8006dd2:	4282      	cmp	r2, r0
 8006dd4:	6019      	str	r1, [r3, #0]
 8006dd6:	d1dd      	bne.n	8006d94 <_free_r+0x24>
 8006dd8:	6810      	ldr	r0, [r2, #0]
 8006dda:	6852      	ldr	r2, [r2, #4]
 8006ddc:	605a      	str	r2, [r3, #4]
 8006dde:	4401      	add	r1, r0
 8006de0:	6019      	str	r1, [r3, #0]
 8006de2:	e7d7      	b.n	8006d94 <_free_r+0x24>
 8006de4:	d902      	bls.n	8006dec <_free_r+0x7c>
 8006de6:	230c      	movs	r3, #12
 8006de8:	602b      	str	r3, [r5, #0]
 8006dea:	e7d3      	b.n	8006d94 <_free_r+0x24>
 8006dec:	6820      	ldr	r0, [r4, #0]
 8006dee:	1821      	adds	r1, r4, r0
 8006df0:	428a      	cmp	r2, r1
 8006df2:	bf04      	itt	eq
 8006df4:	6811      	ldreq	r1, [r2, #0]
 8006df6:	6852      	ldreq	r2, [r2, #4]
 8006df8:	6062      	str	r2, [r4, #4]
 8006dfa:	bf04      	itt	eq
 8006dfc:	1809      	addeq	r1, r1, r0
 8006dfe:	6021      	streq	r1, [r4, #0]
 8006e00:	605c      	str	r4, [r3, #4]
 8006e02:	e7c7      	b.n	8006d94 <_free_r+0x24>
 8006e04:	bd38      	pop	{r3, r4, r5, pc}
 8006e06:	bf00      	nop
 8006e08:	20000168 	.word	0x20000168

08006e0c <_malloc_r>:
 8006e0c:	b570      	push	{r4, r5, r6, lr}
 8006e0e:	1ccd      	adds	r5, r1, #3
 8006e10:	f025 0503 	bic.w	r5, r5, #3
 8006e14:	3508      	adds	r5, #8
 8006e16:	2d0c      	cmp	r5, #12
 8006e18:	bf38      	it	cc
 8006e1a:	250c      	movcc	r5, #12
 8006e1c:	2d00      	cmp	r5, #0
 8006e1e:	4606      	mov	r6, r0
 8006e20:	db01      	blt.n	8006e26 <_malloc_r+0x1a>
 8006e22:	42a9      	cmp	r1, r5
 8006e24:	d903      	bls.n	8006e2e <_malloc_r+0x22>
 8006e26:	230c      	movs	r3, #12
 8006e28:	6033      	str	r3, [r6, #0]
 8006e2a:	2000      	movs	r0, #0
 8006e2c:	bd70      	pop	{r4, r5, r6, pc}
 8006e2e:	f000 f87d 	bl	8006f2c <__malloc_lock>
 8006e32:	4a21      	ldr	r2, [pc, #132]	; (8006eb8 <_malloc_r+0xac>)
 8006e34:	6814      	ldr	r4, [r2, #0]
 8006e36:	4621      	mov	r1, r4
 8006e38:	b991      	cbnz	r1, 8006e60 <_malloc_r+0x54>
 8006e3a:	4c20      	ldr	r4, [pc, #128]	; (8006ebc <_malloc_r+0xb0>)
 8006e3c:	6823      	ldr	r3, [r4, #0]
 8006e3e:	b91b      	cbnz	r3, 8006e48 <_malloc_r+0x3c>
 8006e40:	4630      	mov	r0, r6
 8006e42:	f000 f863 	bl	8006f0c <_sbrk_r>
 8006e46:	6020      	str	r0, [r4, #0]
 8006e48:	4629      	mov	r1, r5
 8006e4a:	4630      	mov	r0, r6
 8006e4c:	f000 f85e 	bl	8006f0c <_sbrk_r>
 8006e50:	1c43      	adds	r3, r0, #1
 8006e52:	d124      	bne.n	8006e9e <_malloc_r+0x92>
 8006e54:	230c      	movs	r3, #12
 8006e56:	6033      	str	r3, [r6, #0]
 8006e58:	4630      	mov	r0, r6
 8006e5a:	f000 f868 	bl	8006f2e <__malloc_unlock>
 8006e5e:	e7e4      	b.n	8006e2a <_malloc_r+0x1e>
 8006e60:	680b      	ldr	r3, [r1, #0]
 8006e62:	1b5b      	subs	r3, r3, r5
 8006e64:	d418      	bmi.n	8006e98 <_malloc_r+0x8c>
 8006e66:	2b0b      	cmp	r3, #11
 8006e68:	d90f      	bls.n	8006e8a <_malloc_r+0x7e>
 8006e6a:	600b      	str	r3, [r1, #0]
 8006e6c:	50cd      	str	r5, [r1, r3]
 8006e6e:	18cc      	adds	r4, r1, r3
 8006e70:	4630      	mov	r0, r6
 8006e72:	f000 f85c 	bl	8006f2e <__malloc_unlock>
 8006e76:	f104 000b 	add.w	r0, r4, #11
 8006e7a:	1d23      	adds	r3, r4, #4
 8006e7c:	f020 0007 	bic.w	r0, r0, #7
 8006e80:	1ac3      	subs	r3, r0, r3
 8006e82:	d0d3      	beq.n	8006e2c <_malloc_r+0x20>
 8006e84:	425a      	negs	r2, r3
 8006e86:	50e2      	str	r2, [r4, r3]
 8006e88:	e7d0      	b.n	8006e2c <_malloc_r+0x20>
 8006e8a:	428c      	cmp	r4, r1
 8006e8c:	684b      	ldr	r3, [r1, #4]
 8006e8e:	bf16      	itet	ne
 8006e90:	6063      	strne	r3, [r4, #4]
 8006e92:	6013      	streq	r3, [r2, #0]
 8006e94:	460c      	movne	r4, r1
 8006e96:	e7eb      	b.n	8006e70 <_malloc_r+0x64>
 8006e98:	460c      	mov	r4, r1
 8006e9a:	6849      	ldr	r1, [r1, #4]
 8006e9c:	e7cc      	b.n	8006e38 <_malloc_r+0x2c>
 8006e9e:	1cc4      	adds	r4, r0, #3
 8006ea0:	f024 0403 	bic.w	r4, r4, #3
 8006ea4:	42a0      	cmp	r0, r4
 8006ea6:	d005      	beq.n	8006eb4 <_malloc_r+0xa8>
 8006ea8:	1a21      	subs	r1, r4, r0
 8006eaa:	4630      	mov	r0, r6
 8006eac:	f000 f82e 	bl	8006f0c <_sbrk_r>
 8006eb0:	3001      	adds	r0, #1
 8006eb2:	d0cf      	beq.n	8006e54 <_malloc_r+0x48>
 8006eb4:	6025      	str	r5, [r4, #0]
 8006eb6:	e7db      	b.n	8006e70 <_malloc_r+0x64>
 8006eb8:	20000168 	.word	0x20000168
 8006ebc:	2000016c 	.word	0x2000016c

08006ec0 <_realloc_r>:
 8006ec0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006ec2:	4607      	mov	r7, r0
 8006ec4:	4614      	mov	r4, r2
 8006ec6:	460e      	mov	r6, r1
 8006ec8:	b921      	cbnz	r1, 8006ed4 <_realloc_r+0x14>
 8006eca:	4611      	mov	r1, r2
 8006ecc:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8006ed0:	f7ff bf9c 	b.w	8006e0c <_malloc_r>
 8006ed4:	b922      	cbnz	r2, 8006ee0 <_realloc_r+0x20>
 8006ed6:	f7ff ff4b 	bl	8006d70 <_free_r>
 8006eda:	4625      	mov	r5, r4
 8006edc:	4628      	mov	r0, r5
 8006ede:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006ee0:	f000 f826 	bl	8006f30 <_malloc_usable_size_r>
 8006ee4:	42a0      	cmp	r0, r4
 8006ee6:	d20f      	bcs.n	8006f08 <_realloc_r+0x48>
 8006ee8:	4621      	mov	r1, r4
 8006eea:	4638      	mov	r0, r7
 8006eec:	f7ff ff8e 	bl	8006e0c <_malloc_r>
 8006ef0:	4605      	mov	r5, r0
 8006ef2:	2800      	cmp	r0, #0
 8006ef4:	d0f2      	beq.n	8006edc <_realloc_r+0x1c>
 8006ef6:	4631      	mov	r1, r6
 8006ef8:	4622      	mov	r2, r4
 8006efa:	f7ff fc11 	bl	8006720 <memcpy>
 8006efe:	4631      	mov	r1, r6
 8006f00:	4638      	mov	r0, r7
 8006f02:	f7ff ff35 	bl	8006d70 <_free_r>
 8006f06:	e7e9      	b.n	8006edc <_realloc_r+0x1c>
 8006f08:	4635      	mov	r5, r6
 8006f0a:	e7e7      	b.n	8006edc <_realloc_r+0x1c>

08006f0c <_sbrk_r>:
 8006f0c:	b538      	push	{r3, r4, r5, lr}
 8006f0e:	4c06      	ldr	r4, [pc, #24]	; (8006f28 <_sbrk_r+0x1c>)
 8006f10:	2300      	movs	r3, #0
 8006f12:	4605      	mov	r5, r0
 8006f14:	4608      	mov	r0, r1
 8006f16:	6023      	str	r3, [r4, #0]
 8006f18:	f7fb fc78 	bl	800280c <_sbrk>
 8006f1c:	1c43      	adds	r3, r0, #1
 8006f1e:	d102      	bne.n	8006f26 <_sbrk_r+0x1a>
 8006f20:	6823      	ldr	r3, [r4, #0]
 8006f22:	b103      	cbz	r3, 8006f26 <_sbrk_r+0x1a>
 8006f24:	602b      	str	r3, [r5, #0]
 8006f26:	bd38      	pop	{r3, r4, r5, pc}
 8006f28:	20000334 	.word	0x20000334

08006f2c <__malloc_lock>:
 8006f2c:	4770      	bx	lr

08006f2e <__malloc_unlock>:
 8006f2e:	4770      	bx	lr

08006f30 <_malloc_usable_size_r>:
 8006f30:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006f34:	1f18      	subs	r0, r3, #4
 8006f36:	2b00      	cmp	r3, #0
 8006f38:	bfbc      	itt	lt
 8006f3a:	580b      	ldrlt	r3, [r1, r0]
 8006f3c:	18c0      	addlt	r0, r0, r3
 8006f3e:	4770      	bx	lr

08006f40 <_init>:
 8006f40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006f42:	bf00      	nop
 8006f44:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006f46:	bc08      	pop	{r3}
 8006f48:	469e      	mov	lr, r3
 8006f4a:	4770      	bx	lr

08006f4c <_fini>:
 8006f4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006f4e:	bf00      	nop
 8006f50:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006f52:	bc08      	pop	{r3}
 8006f54:	469e      	mov	lr, r3
 8006f56:	4770      	bx	lr
