# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../datapath1.srcs/sources_1/imports/cp123/Alu/Alu.srcs/sources_1/new/ALU.v" \
"../../../../datapath1.srcs/sources_1/imports/cp123/ControlHazards/ControlHazards.srcs/sources_1/new/controlHazards.v" \
"../../../../datapath1.srcs/sources_1/imports/cp123/datamem/datamem.srcs/sources_1/new/datamem.v" \
"../../../../datapath1.srcs/sources_1/new/datapath1.v" \
"../../../../datapath1.srcs/sources_1/imports/cp123/flipFlop/flipFlop.srcs/sources_1/new/flipFlop.v" \
"../../../../datapath1.srcs/sources_1/imports/cp123/fullAdder/fullAdder.srcs/sources_1/new/fullAdder.v" \
"../../../../datapath1.srcs/sources_1/imports/cp123/half_adder/half_adder.srcs/sources_1/new/halfAdder.v" \
"../../../../datapath1.srcs/sources_1/imports/cp123/instMem/instMem.srcs/sources_1/new/instMem.v" \
"../../../../datapath1.srcs/sources_1/imports/cp123/3to1mux/3to1mux.srcs/sources_1/new/mux3to1.v" \
"../../../../datapath1.srcs/sources_1/new/regDecodetoExecute.v" \
"../../../../datapath1.srcs/sources_1/new/regExecutetoMem1.v" \
"../../../../datapath1.srcs/sources_1/new/regFetchtoDecode.v" \
"../../../../datapath1.srcs/sources_1/imports/cp123/regFile/regFile.srcs/sources_1/new/regFile.v" \
"../../../../datapath1.srcs/sources_1/new/regMemtoWB.v" \
"../../../../datapath1.srcs/sources_1/imports/cp123/signExtend/signExtend.srcs/sources_1/new/signExtend.v" \
"../../../../datapath1.srcs/sim_1/new/datapath1_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
