<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3481" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3481{left:782px;bottom:68px;letter-spacing:0.09px;word-spacing:0.01px;}
#t2_3481{left:827px;bottom:68px;letter-spacing:0.11px;}
#t3_3481{left:275px;bottom:1141px;letter-spacing:-0.14px;}
#t4_3481{left:70px;bottom:1088px;letter-spacing:-0.15px;}
#t5_3481{left:96px;bottom:1088px;letter-spacing:-0.15px;word-spacing:-0.42px;}
#t6_3481{left:96px;bottom:1071px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t7_3481{left:96px;bottom:1054px;letter-spacing:-0.15px;word-spacing:-0.41px;}
#t8_3481{left:441px;bottom:1014px;letter-spacing:-0.13px;}
#t9_3481{left:124px;bottom:993px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#ta_3481{left:124px;bottom:976px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tb_3481{left:124px;bottom:959px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tc_3481{left:70px;bottom:935px;letter-spacing:-0.14px;}
#td_3481{left:96px;bottom:935px;letter-spacing:-0.14px;word-spacing:-0.65px;}
#te_3481{left:96px;bottom:918px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tf_3481{left:70px;bottom:894px;letter-spacing:-0.15px;}
#tg_3481{left:96px;bottom:894px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#th_3481{left:96px;bottom:877px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#ti_3481{left:70px;bottom:852px;letter-spacing:-0.18px;word-spacing:-0.45px;}
#tj_3481{left:70px;bottom:836px;letter-spacing:-0.13px;word-spacing:-0.51px;}
#tk_3481{left:70px;bottom:809px;}
#tl_3481{left:96px;bottom:813px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#tm_3481{left:70px;bottom:786px;}
#tn_3481{left:96px;bottom:790px;letter-spacing:-0.16px;word-spacing:-0.48px;}
#to_3481{left:70px;bottom:763px;}
#tp_3481{left:96px;bottom:767px;letter-spacing:-0.19px;word-spacing:-0.42px;}
#tq_3481{left:101px;bottom:733px;letter-spacing:0.12px;word-spacing:0.02px;}
#tr_3481{left:187px;bottom:733px;letter-spacing:0.13px;word-spacing:-0.02px;}
#ts_3481{left:810px;bottom:741px;}
#tt_3481{left:71px;bottom:420px;letter-spacing:-0.14px;}
#tu_3481{left:70px;bottom:401px;letter-spacing:-0.12px;}
#tv_3481{left:473px;bottom:401px;}
#tw_3481{left:481px;bottom:401px;letter-spacing:-0.12px;}
#tx_3481{left:174px;bottom:710px;letter-spacing:-0.17px;}
#ty_3481{left:331px;bottom:710px;letter-spacing:-0.15px;}
#tz_3481{left:442px;bottom:710px;letter-spacing:-0.14px;word-spacing:-0.03px;}
#t10_3481{left:91px;bottom:686px;letter-spacing:-0.15px;}
#t11_3481{left:188px;bottom:686px;letter-spacing:-0.17px;}
#t12_3481{left:318px;bottom:686px;letter-spacing:-0.1px;word-spacing:-0.05px;}
#t13_3481{left:329px;bottom:669px;letter-spacing:-0.16px;}
#t14_3481{left:361px;bottom:676px;}
#t15_3481{left:367px;bottom:669px;}
#t16_3481{left:323px;bottom:652px;letter-spacing:-0.15px;}
#t17_3481{left:370px;bottom:659px;}
#t18_3481{left:70px;bottom:381px;letter-spacing:-0.12px;}
#t19_3481{left:70px;bottom:361px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1a_3481{left:411px;bottom:686px;letter-spacing:-0.21px;}
#t1b_3481{left:461px;bottom:686px;letter-spacing:-0.21px;}
#t1c_3481{left:480px;bottom:693px;}
#t1d_3481{left:70px;bottom:342px;letter-spacing:-0.11px;}
#t1e_3481{left:518px;bottom:686px;letter-spacing:-0.15px;}
#t1f_3481{left:679px;bottom:686px;letter-spacing:-0.13px;}
#t1g_3481{left:112px;bottom:628px;}
#t1h_3481{left:224px;bottom:628px;}
#t1i_3481{left:233px;bottom:635px;}
#t1j_3481{left:70px;bottom:322px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1k_3481{left:346px;bottom:628px;}
#t1l_3481{left:416px;bottom:628px;}
#t1m_3481{left:470px;bottom:628px;}
#t1n_3481{left:521px;bottom:628px;}
#t1o_3481{left:552px;bottom:628px;letter-spacing:-0.12px;}
#t1p_3481{left:112px;bottom:603px;}
#t1q_3481{left:227px;bottom:603px;}
#t1r_3481{left:346px;bottom:603px;}
#t1s_3481{left:416px;bottom:603px;}
#t1t_3481{left:470px;bottom:603px;}
#t1u_3481{left:521px;bottom:603px;}
#t1v_3481{left:552px;bottom:603px;letter-spacing:-0.12px;}
#t1w_3481{left:112px;bottom:579px;}
#t1x_3481{left:227px;bottom:579px;}
#t1y_3481{left:346px;bottom:579px;}
#t1z_3481{left:416px;bottom:579px;}
#t20_3481{left:470px;bottom:579px;}
#t21_3481{left:521px;bottom:579px;}
#t22_3481{left:552px;bottom:579px;letter-spacing:-0.12px;}
#t23_3481{left:112px;bottom:554px;}
#t24_3481{left:228px;bottom:554px;}
#t25_3481{left:346px;bottom:554px;}
#t26_3481{left:416px;bottom:554px;}
#t27_3481{left:470px;bottom:554px;}
#t28_3481{left:522px;bottom:554px;}
#t29_3481{left:552px;bottom:554px;letter-spacing:-0.11px;}
#t2a_3481{left:552px;bottom:538px;letter-spacing:-0.11px;}
#t2b_3481{left:112px;bottom:513px;}
#t2c_3481{left:228px;bottom:513px;}
#t2d_3481{left:346px;bottom:513px;}
#t2e_3481{left:416px;bottom:513px;}
#t2f_3481{left:470px;bottom:513px;}
#t2g_3481{left:522px;bottom:513px;}
#t2h_3481{left:552px;bottom:513px;letter-spacing:-0.11px;}
#t2i_3481{left:552px;bottom:496px;letter-spacing:-0.11px;}
#t2j_3481{left:112px;bottom:472px;}
#t2k_3481{left:227px;bottom:472px;}
#t2l_3481{left:346px;bottom:472px;}
#t2m_3481{left:416px;bottom:472px;}
#t2n_3481{left:470px;bottom:472px;}
#t2o_3481{left:522px;bottom:472px;}
#t2p_3481{left:552px;bottom:472px;letter-spacing:-0.13px;}

.s1_3481{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3481{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3481{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_3481{font-size:17px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_3481{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s6_3481{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_3481{font-size:12px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s8_3481{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s9_3481{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.sa_3481{font-size:14px;font-family:NeoSansIntel-Italic_6wv4;color:#000;}
.sb_3481{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.sc_3481{font-size:11px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.sd_3481{font-size:11px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3481" type="text/css" >

@font-face {
	font-family: NeoSansIntel-Italic_6wv4;
	src: url("fonts/NeoSansIntel-Italic_6wv4.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3481Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3481" style="-webkit-user-select: none;"><object width="935" height="1210" data="3481/3481.svg" type="image/svg+xml" id="pdf3481" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3481" class="t s1_3481">Vol. 3A </span><span id="t2_3481" class="t s1_3481">14-3 </span>
<span id="t3_3481" class="t s2_3481">SYSTEM PROGRAMMING FOR INSTRUCTION SET EXTENSIONS AND PROCESSOR EXTENDED STATES </span>
<span id="t4_3481" class="t s3_3481">2. </span><span id="t5_3481" class="t s3_3481">Set CR4.OSXMMEXCPT[bit 10] = 1. Setting this flag implies that the operating system provides a SIMD </span>
<span id="t6_3481" class="t s3_3481">floating-point exception (#XM) handler (see Section 14.1.5, “Providing a Handler for the SIMD Floating-Point </span>
<span id="t7_3481" class="t s3_3481">Exception (#XM)”). </span>
<span id="t8_3481" class="t s4_3481">NOTE </span>
<span id="t9_3481" class="t s3_3481">The OSFXSR and OSXMMEXCPT bits in control register CR4 must be set by the operating system. </span>
<span id="ta_3481" class="t s3_3481">The processor has no other way of detecting operating-system support for the FXSAVE and </span>
<span id="tb_3481" class="t s3_3481">FXRSTOR instructions or for handling SIMD floating-point exceptions. </span>
<span id="tc_3481" class="t s3_3481">3. </span><span id="td_3481" class="t s3_3481">Clear CR0.EM[bit 2] = 0. This action disables emulation of the x87 FPU, which is required when executing SSE </span>
<span id="te_3481" class="t s3_3481">instructions (see Section 2.5, “Control Registers”). </span>
<span id="tf_3481" class="t s3_3481">4. </span><span id="tg_3481" class="t s3_3481">Set CR0.MP[bit 1] = 1. This setting is required for Intel 64 and IA-32 processors that support the SSE </span>
<span id="th_3481" class="t s3_3481">extensions (see Section 10.2.1, “Configuring the x87 FPU Environment”). </span>
<span id="ti_3481" class="t s3_3481">Table 14-1 and Table 14-2 show the actions of the processor when an SSE instruction is executed, depending on </span>
<span id="tj_3481" class="t s3_3481">the following: </span>
<span id="tk_3481" class="t s5_3481">• </span><span id="tl_3481" class="t s3_3481">OSFXSR and OSXMMEXCPT flags in control register CR4 </span>
<span id="tm_3481" class="t s5_3481">• </span><span id="tn_3481" class="t s3_3481">SSE/SSE2/SSE3/SSSE3/SSE4 feature flags returned by CPUID </span>
<span id="to_3481" class="t s5_3481">• </span><span id="tp_3481" class="t s3_3481">EM, MP, and TS flags in control register CR0 </span>
<span id="tq_3481" class="t s6_3481">Table 14-1. </span><span id="tr_3481" class="t s6_3481">Action Taken for Combinations of OSFXSR, OSXMMEXCPT, SSE, SSE2, SSE3, EM, MP, and TS </span>
<span id="ts_3481" class="t s7_3481">1 </span>
<span id="tt_3481" class="t s8_3481">NOTES: </span>
<span id="tu_3481" class="t s9_3481">1. For execution of any SSE instruction except the PAUSE, PREFETCH</span><span id="tv_3481" class="t sa_3481">h</span><span id="tw_3481" class="t s9_3481">, SFENCE, LFENCE, MFENCE, MOVNTI, and CLFLUSH instructions. </span>
<span id="tx_3481" class="t sb_3481">CR4 </span><span id="ty_3481" class="t sb_3481">CPUID </span><span id="tz_3481" class="t sb_3481">CR0 Flags </span>
<span id="t10_3481" class="t sb_3481">OSFXSR </span><span id="t11_3481" class="t sb_3481">OSXMMEXCPT </span><span id="t12_3481" class="t sb_3481">SSE, SSE2, </span>
<span id="t13_3481" class="t sb_3481">SSE3 </span>
<span id="t14_3481" class="t sc_3481">2 </span>
<span id="t15_3481" class="t sb_3481">, </span>
<span id="t16_3481" class="t sb_3481">SSE4_1 </span>
<span id="t17_3481" class="t sc_3481">3 </span>
<span id="t18_3481" class="t s9_3481">2. Exception conditions due to CR4.OSFXSR or CR4.OSXMMEXCPT do not apply to FISTTP. </span>
<span id="t19_3481" class="t s9_3481">3. Only applies to DPPS, DPPD, ROUNDPS, ROUNDPD, ROUNDSS, ROUNDSD. </span>
<span id="t1a_3481" class="t sb_3481">EM </span><span id="t1b_3481" class="t sb_3481">MP </span>
<span id="t1c_3481" class="t sc_3481">4 </span>
<span id="t1d_3481" class="t s9_3481">4. For processors that support the MMX instructions, the MP flag should be set. </span>
<span id="t1e_3481" class="t sb_3481">TS </span><span id="t1f_3481" class="t sb_3481">Action </span>
<span id="t1g_3481" class="t s9_3481">0 </span><span id="t1h_3481" class="t s9_3481">X </span>
<span id="t1i_3481" class="t sd_3481">5 </span>
<span id="t1j_3481" class="t s9_3481">5. X = Don’t care. </span>
<span id="t1k_3481" class="t s9_3481">X </span><span id="t1l_3481" class="t s9_3481">X </span><span id="t1m_3481" class="t s9_3481">1 </span><span id="t1n_3481" class="t s9_3481">X </span><span id="t1o_3481" class="t s9_3481">#UD exception. </span>
<span id="t1p_3481" class="t s9_3481">1 </span><span id="t1q_3481" class="t s9_3481">X </span><span id="t1r_3481" class="t s9_3481">0 </span><span id="t1s_3481" class="t s9_3481">X </span><span id="t1t_3481" class="t s9_3481">1 </span><span id="t1u_3481" class="t s9_3481">X </span><span id="t1v_3481" class="t s9_3481">#UD exception. </span>
<span id="t1w_3481" class="t s9_3481">1 </span><span id="t1x_3481" class="t s9_3481">X </span><span id="t1y_3481" class="t s9_3481">1 </span><span id="t1z_3481" class="t s9_3481">1 </span><span id="t20_3481" class="t s9_3481">1 </span><span id="t21_3481" class="t s9_3481">X </span><span id="t22_3481" class="t s9_3481">#UD exception. </span>
<span id="t23_3481" class="t s9_3481">1 </span><span id="t24_3481" class="t s9_3481">0 </span><span id="t25_3481" class="t s9_3481">1 </span><span id="t26_3481" class="t s9_3481">0 </span><span id="t27_3481" class="t s9_3481">1 </span><span id="t28_3481" class="t s9_3481">0 </span><span id="t29_3481" class="t s9_3481">Execute instruction; #UD exception if unmasked </span>
<span id="t2a_3481" class="t s9_3481">SIMD floating-point exception is detected. </span>
<span id="t2b_3481" class="t s9_3481">1 </span><span id="t2c_3481" class="t s9_3481">1 </span><span id="t2d_3481" class="t s9_3481">1 </span><span id="t2e_3481" class="t s9_3481">0 </span><span id="t2f_3481" class="t s9_3481">1 </span><span id="t2g_3481" class="t s9_3481">0 </span><span id="t2h_3481" class="t s9_3481">Execute instruction; #XM exception if unmasked </span>
<span id="t2i_3481" class="t s9_3481">SIMD floating-point exception is detected. </span>
<span id="t2j_3481" class="t s9_3481">1 </span><span id="t2k_3481" class="t s9_3481">X </span><span id="t2l_3481" class="t s9_3481">1 </span><span id="t2m_3481" class="t s9_3481">0 </span><span id="t2n_3481" class="t s9_3481">1 </span><span id="t2o_3481" class="t s9_3481">1 </span><span id="t2p_3481" class="t s9_3481">#NM exception. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
