Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Thu Jun 16 08:48:55 2022
| Host         : jokern running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_control_sets -verbose -file fifo_test_control_sets_placed.rpt
| Design       : fifo_test
| Device       : xc7z020
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    13 |
|    Minimum number of control sets                        |    13 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    69 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    13 |
| >= 0 to < 4        |    10 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               2 |            2 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               8 |            8 |
| Yes          | No                    | Yes                    |              97 |           25 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-------------------+------------------+------------------+----------------+--------------+
|  Clock Signal  |   Enable Signal   | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+-------------------+------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | memory[4]_i_1_n_0 |                  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | size1             | rst_IBUF         |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | memory[5]_i_1_n_0 |                  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | memory[6]_i_1_n_0 |                  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | memory[2]_i_1_n_0 |                  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | memory[3]_i_1_n_0 |                  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | memory[0]_i_1_n_0 |                  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | memory[1]_i_1_n_0 |                  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | memory[7]_i_1_n_0 |                  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG |                   | rst_IBUF         |                2 |              2 |         1.00 |
|  clk_IBUF_BUFG | read_point        | rst_IBUF         |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | size[0]_i_1_n_0   | rst_IBUF         |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | write_point       | rst_IBUF         |                8 |             32 |         4.00 |
+----------------+-------------------+------------------+------------------+----------------+--------------+


