#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Mon Dec 11 22:14:30 2023
# Process ID: 10016
# Current directory: C:/Users/Cesar/Documents/GitHub/FPinGA
# Command line: vivado.exe -mode batch -source fft_sim.tcl
# Log file: C:/Users/Cesar/Documents/GitHub/FPinGA/vivado.log
# Journal file: C:/Users/Cesar/Documents/GitHub/FPinGA\vivado.jou
# Running On: DESKTOP-89OFCK6, OS: Windows, CPU Frequency: 3696 MHz, CPU Physical cores: 10, Host memory: 68614 MB
#-----------------------------------------------------------
source fft_sim.tcl
# create_project -force -part  xc7s50csga324-1 ip_2_tb ip_2_tb
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 455.254 ; gain = 158.984
# read_verilog -sv ./sim/fft_tb.sv
# read_ip ./ip/xfft_1/xfft_1.xci
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.1/data/ip'.
WARNING: [Vivado 12-13650] The IP file 'C:/Users/Cesar/Documents/GitHub/FPinGA/ip/xfft_1/xfft_1.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'c:/Users/Cesar/Documents/GitHub/FPinGA/ip/xfft_1/ip/xfft_1'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
# generate_target all [get_ips]
# synth_ip [get_ips]
INFO: [Vivado 12-3435] The given sub-design is up-to-date, no action was taken.  If a regeneration is desired, use the '-force' option: C:/Users/Cesar/Documents/GitHub/FPinGA/ip/xfft_1/xfft_1.xci
INFO: [Vivado 12-3441] generate_netlist_ip - operation complete
# set_property top fft_tb [get_fileset sim_1]
# synth_design -top fft_tb
Command: synth_design -top fft_tb
Starting synth_design
Using part: xc7s50csga324-1
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2688
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1274.145 ; gain = 408.914
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'fft_tb' [C:/Users/Cesar/Documents/GitHub/FPinGA/sim/fft_tb.sv:4]
INFO: [Synth 8-251] Starting Sim [C:/Users/Cesar/Documents/GitHub/FPinGA/sim/fft_tb.sv:48]
INFO: [Synth 8-251] Simulation finished [C:/Users/Cesar/Documents/GitHub/FPinGA/sim/fft_tb.sv:102]
INFO: [Synth 8-6157] synthesizing module 'xfft_1' [C:/Users/Cesar/Documents/GitHub/FPinGA/.Xil/Vivado-10016-DESKTOP-89OFCK6/realtime/xfft_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'xfft_1' (0#1) [C:/Users/Cesar/Documents/GitHub/FPinGA/.Xil/Vivado-10016-DESKTOP-89OFCK6/realtime/xfft_1_stub.v:6]
WARNING: [Synth 8-7071] port 'event_status_channel_halt' of module 'xfft_1' is unconnected for instance 'fft' [C:/Users/Cesar/Documents/GitHub/FPinGA/sim/fft_tb.sv:23]
WARNING: [Synth 8-7023] instance 'fft' of module 'xfft_1' has 18 connections declared, but only 17 given [C:/Users/Cesar/Documents/GitHub/FPinGA/sim/fft_tb.sv:23]
WARNING: [Synth 8-85] always block has no event control specified [C:/Users/Cesar/Documents/GitHub/FPinGA/sim/fft_tb.sv:33]
WARNING: [Synth 8-85] always block has no event control specified [C:/Users/Cesar/Documents/GitHub/FPinGA/sim/fft_tb.sv:38]
INFO: [Synth 8-6155] done synthesizing module 'fft_tb' (0#1) [C:/Users/Cesar/Documents/GitHub/FPinGA/sim/fft_tb.sv:4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1455.293 ; gain = 590.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1455.293 ; gain = 590.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1455.293 ; gain = 590.062
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1455.293 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Cesar/Documents/GitHub/FPinGA/ip/xfft_1/ip/xfft_1/xfft_1/xfft_1_in_context.xdc] for cell 'fft'
Finished Parsing XDC File [c:/Users/Cesar/Documents/GitHub/FPinGA/ip/xfft_1/ip/xfft_1/xfft_1/xfft_1_in_context.xdc] for cell 'fft'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1455.293 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1455.293 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1455.293 ; gain = 590.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1455.293 ; gain = 590.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for fft. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1455.293 ; gain = 590.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1455.293 ; gain = 590.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   11 Bit       Adders := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1455.293 ; gain = 590.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1455.293 ; gain = 590.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1455.293 ; gain = 590.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-5971] Combinational loop found in the design within module (fft_tb) during invertor optimization at instance (i_1) [C:/Users/Cesar/Documents/GitHub/FPinGA/sim/fft_tb.sv:41]
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1455.293 ; gain = 590.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1455.293 ; gain = 590.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1455.293 ; gain = 590.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1455.293 ; gain = 590.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1455.293 ; gain = 590.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1455.293 ; gain = 590.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1455.293 ; gain = 590.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |xfft_1        |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |xfft |     1|
|2     |LUT1 |     2|
|3     |LUT3 |     8|
|4     |LUT5 |     8|
|5     |LUT6 |     4|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1455.293 ; gain = 590.062
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:26 . Memory (MB): peak = 1455.293 ; gain = 590.062
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1455.293 ; gain = 590.062
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Cesar/Documents/GitHub/FPinGA/ip/xfft_1/ip/xfft_1/xfft_1.dcp' for cell 'fft'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.190 . Memory (MB): peak = 1473.379 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 361 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Users/Cesar/Documents/GitHub/FPinGA/ip/xfft_1/ip/xfft_1/xfft_1.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1476.781 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 31 instances were transformed.
  RAM64X1S => RAM64X1S (RAMS64E): 31 instances

Synth Design complete | Checksum: ec180189
INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 5 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 1476.781 ; gain = 991.691
# launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'fft_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Cesar/Documents/GitHub/FPinGA/ip_2_tb/ip_2_tb.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/Cesar/Documents/GitHub/FPinGA/ip_2_tb/ip_2_tb.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'fft_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Cesar/Documents/GitHub/FPinGA/ip_2_tb/ip_2_tb.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj fft_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Cesar/Documents/GitHub/FPinGA/sim/fft_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Cesar/Documents/GitHub/FPinGA/ip_2_tb/ip_2_tb.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj fft_tb_vhdl.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Cesar/Documents/GitHub/FPinGA/ip/xfft_1/ip/xfft_1/sim/xfft_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'xfft_1'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Cesar/Documents/GitHub/FPinGA/ip_2_tb/ip_2_tb.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_15 -L c_mux_bit_v12_0_6 -L c_shift_ram_v12_0_14 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L cmpy_v6_0_21 -L floating_point_v7_0_20 -L xfft_v9_1_9 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot fft_tb_behav xil_defaultlib.fft_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_15 -L c_mux_bit_v12_0_6 -L c_shift_ram_v12_0_14 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L cmpy_v6_0_21 -L floating_point_v7_0_20 -L xfft_v9_1_9 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot fft_tb_behav xil_defaultlib.fft_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-9380] size mismatch in mixed-language port association of VHDL port 's_axis_config_tdata' [C:/Users/Cesar/Documents/GitHub/FPinGA/sim/fft_tb.sv:23]
WARNING: [VRFC 10-5021] port 'event_status_channel_halt' is not connected on this instance [C:/Users/Cesar/Documents/GitHub/FPinGA/sim/fft_tb.sv:23]
WARNING: [VRFC 10-3823] variable 'fft_ready' might have multiple concurrent drivers [C:/Users/Cesar/Documents/GitHub/FPinGA/sim/fft_tb.sv:45]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package xfft_v9_1_9.xfft_v9_1_9_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_signed
Compiling package cmpy_v6_0_21.cmpy_v6_0_21_pkg
Compiling package floating_point_v7_0_20.floating_point_v7_0_20_consts
Compiling package floating_point_v7_0_20.floating_point_v7_0_20_exp_table...
Compiling package floating_point_v7_0_20.floating_point_v7_0_20_pkg
Compiling package xfft_v9_1_9.pkg
Compiling package xfft_v9_1_9.xfft_v9_1_9_axi_pkg
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package unisim.vcomponents
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package xbip_addsub_v3_0_6.xbip_addsub_v3_0_6_viv_comp
Compiling package c_addsub_v12_0_15.c_addsub_v12_0_15_pkg
Compiling package c_addsub_v12_0_15.c_addsub_v12_0_15_pkg_legacy
Compiling package c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv_comp
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_pkg
Compiling package c_mux_bit_v12_0_6.c_mux_bit_v12_0_6_viv_comp
Compiling package xpm.vcomponents
Compiling package ieee.std_logic_textio
Compiling package xfft_v9_1_9.half_sincos_tw_table
Compiling package mult_gen_v12_0_18.dsp_pkg
Compiling package xfft_v9_1_9.quarter_sin_tw_table
Compiling package xfft_v9_1_9.quarter2_sin_tw_table
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_srl_fifo [\glb_srl_fifo(width=11,has_uvpro...]
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_ifx_slave [\glb_ifx_slave(width=11,has_uvpr...]
Compiling architecture synth of entity xfft_v9_1_9.axi_wrapper_input_fifo [\axi_wrapper_input_fifo(c_fifo_w...]
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_srl_fifo [\glb_srl_fifo(width=33,has_uvpro...]
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_ifx_slave [\glb_ifx_slave(width=33,has_uvpr...]
Compiling architecture synth of entity xfft_v9_1_9.axi_wrapper_input_fifo [\axi_wrapper_input_fifo(c_fifo_w...]
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_srl_fifo [\glb_srl_fifo(width=33,has_uvpro...]
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_ifx_master [\glb_ifx_master(width=33,afull_t...]
Compiling architecture synth of entity xfft_v9_1_9.axi_wrapper_output_fifo [\axi_wrapper_output_fifo(c_fifo_...]
Compiling architecture synth of entity xfft_v9_1_9.axi_wrapper [\axi_wrapper(c_nfft_max=10,c_arc...]
Compiling architecture xilinx of entity xfft_v9_1_9.equ_rtl [\equ_rtl(c_xdevicefamily="sparta...]
Compiling architecture xilinx of entity xfft_v9_1_9.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="s...]
Compiling architecture xilinx of entity xfft_v9_1_9.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="s...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="spar...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="spar...]
Compiling architecture fd_v of entity unisim.FD [fd_default]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="spar...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="spar...]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="spar...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="spar...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="spar...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="spar...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="spar...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="spar...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11001010")(0,7)\]
Compiling architecture xilinx of entity xfft_v9_1_9.mux_bus2 [\mux_bus2(c_xdevicefamily="spart...]
Compiling architecture xilinx of entity xfft_v9_1_9.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_1_9.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="spar...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="spar...]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(doa_reg=1,dob_reg=1,ra...]
Compiling architecture xilinx of entity xfft_v9_1_9.dpm [\dpm(c_xdevicefamily="spartan7",...]
Compiling architecture xilinx of entity xfft_v9_1_9.r22_memory [\r22_memory(c_xdevicefamily="spa...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=18...]
Compiling architecture rtl of entity c_addsub_v12_0_15.c_addsub_v12_0_15_lut6_legacy [\c_addsub_v12_0_15_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_fabric_legacy [\c_addsub_v12_0_15_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_legacy [\c_addsub_v12_0_15_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_viv [\c_addsub_v12_0_15_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_9.adder_bypass [\adder_bypass(c_xdevicefamily="s...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=18...]
Compiling architecture rtl of entity c_addsub_v12_0_15.c_addsub_v12_0_15_lut6_legacy [\c_addsub_v12_0_15_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_fabric_legacy [\c_addsub_v12_0_15_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_legacy [\c_addsub_v12_0_15_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_viv [\c_addsub_v12_0_15_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_9.sub_byp [\sub_byp(c_xdevicefamily="sparta...]
Compiling architecture xilinx of entity xfft_v9_1_9.r22_bfly_byp [\r22_bfly_byp(c_xdevicefamily="s...]
Compiling architecture xilinx of entity xfft_v9_1_9.r22_bf [\r22_bf(c_xdevicefamily="spartan...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="spar...]
Compiling architecture synth of entity xfft_v9_1_9.r22_twos_comp_mux [\r22_twos_comp_mux(c_xdevicefami...]
Compiling architecture synth of entity xfft_v9_1_9.r22_twos_comp_mux [\r22_twos_comp_mux(c_xdevicefami...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="spar...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="spar...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="spar...]
Compiling architecture xilinx of entity xfft_v9_1_9.mux_bus2 [\mux_bus2(c_xdevicefamily="spart...]
Compiling architecture xilinx of entity xfft_v9_1_9.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_1_9.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="spar...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="spar...]
Compiling architecture xilinx of entity xfft_v9_1_9.dpm [\dpm(c_xdevicefamily="spartan7",...]
Compiling architecture xilinx of entity xfft_v9_1_9.r22_memory [\r22_memory(c_xdevicefamily="spa...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=19...]
Compiling architecture rtl of entity c_addsub_v12_0_15.c_addsub_v12_0_15_lut6_legacy [\c_addsub_v12_0_15_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_fabric_legacy [\c_addsub_v12_0_15_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_legacy [\c_addsub_v12_0_15_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_viv [\c_addsub_v12_0_15_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_9.adder_bypass [\adder_bypass(c_xdevicefamily="s...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=19...]
Compiling architecture rtl of entity c_addsub_v12_0_15.c_addsub_v12_0_15_lut6_legacy [\c_addsub_v12_0_15_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_fabric_legacy [\c_addsub_v12_0_15_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_legacy [\c_addsub_v12_0_15_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_viv [\c_addsub_v12_0_15_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_9.sub_byp [\sub_byp(c_xdevicefamily="sparta...]
Compiling architecture xilinx of entity xfft_v9_1_9.r22_bfly_byp [\r22_bfly_byp(c_xdevicefamily="s...]
Compiling architecture xilinx of entity xfft_v9_1_9.r22_bf [\r22_bf(c_xdevicefamily="spartan...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=10...]
Compiling architecture rtl of entity c_addsub_v12_0_15.c_addsub_v12_0_15_lut6_legacy [\c_addsub_v12_0_15_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_fabric_legacy [\c_addsub_v12_0_15_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_legacy [\c_addsub_v12_0_15_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_viv [\c_addsub_v12_0_15_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_9.adder [\adder(c_xdevicefamily="spartan7...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000001111...]
Compiling architecture xilinx of entity xfft_v9_1_9.mux_bus4 [\mux_bus4(c_xdevicefamily="spart...]
Compiling architecture vcc_v of entity unisim.VCC [vcc_default]
Compiling architecture xilinx of entity xfft_v9_1_9.twgen_half_sincos [\twgen_half_sincos(c_xdevicefami...]
Compiling architecture xilinx of entity xfft_v9_1_9.twiddle_gen [\twiddle_gen(c_xdevicefamily="sp...]
Compiling architecture xilinx of entity xfft_v9_1_9.r22_tw_gen [\r22_tw_gen(c_xdevicefamily="spa...]
Compiling architecture xilinx of entity cmpy_v6_0_21.delay_line [\delay_line(c_xdevicefamily="spa...]
Compiling architecture xilinx of entity cmpy_v6_0_21.delay_line [\delay_line(c_xdevicefamily="spa...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="spa...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="spa...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="spa...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=18,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="spartan7",...]
Compiling architecture xilinx of entity cmpy_v6_0_21.cmpy_3_dsp48_mult [\cmpy_3_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="spa...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="spa...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,bcascreg=2...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=19,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="spartan7",...]
Compiling architecture xilinx of entity cmpy_v6_0_21.cmpy_3_dsp48_mult [\cmpy_3_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="spartan7",...]
Compiling architecture xilinx of entity cmpy_v6_0_21.cmpy_3_dsp48_mult [\cmpy_3_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity cmpy_v6_0_21.input_negation [\input_negation(c_xdevicefamily=...]
Compiling architecture xilinx of entity cmpy_v6_0_21.delay_line [\delay_line(c_xdevicefamily="spa...]
Compiling architecture xilinx of entity cmpy_v6_0_21.delay_line [\delay_line(c_xdevicefamily="spa...]
Compiling architecture xilinx of entity cmpy_v6_0_21.cmpy_3_dsp48 [\cmpy_3_dsp48(c_xdevicefamily="s...]
Compiling architecture xilinx of entity cmpy_v6_0_21.cmpy_v6_0_21_synth [\cmpy_v6_0_21_synth(c_xdevicefam...]
Compiling architecture xilinx of entity xfft_v9_1_9.cmpy [\cmpy(c_xdevicefamily="spartan7"...]
Compiling architecture xilinx of entity xfft_v9_1_9.mux_bus4 [\mux_bus4(c_xdevicefamily="spart...]
Compiling architecture xilinx of entity xfft_v9_1_9.arith_shift3 [\arith_shift3(c_xdevicefamily="s...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="spar...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="spar...]
Compiling architecture xilinx of entity xfft_v9_1_9.r22_pe [\r22_pe(c_xdevicefamily="spartan...]
Compiling architecture synth of entity xfft_v9_1_9.srl_fifo [\srl_fifo(c_width=1)\]
Compiling architecture xilinx of entity xfft_v9_1_9.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="s...]
Compiling architecture xilinx of entity xfft_v9_1_9.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="s...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="spar...]
Compiling architecture xilinx of entity xfft_v9_1_9.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_1_9.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="spar...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="spar...]
Compiling architecture xilinx of entity xfft_v9_1_9.dpm [\dpm(c_xdevicefamily="spartan7",...]
Compiling architecture xilinx of entity xfft_v9_1_9.r22_memory [\r22_memory(c_xdevicefamily="spa...]
Compiling architecture xilinx of entity xfft_v9_1_9.r22_bf [\r22_bf(c_xdevicefamily="spartan...]
Compiling architecture xilinx of entity xfft_v9_1_9.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_1_9.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="spar...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="spar...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture synth of entity xfft_v9_1_9.r22_srl_memory [\r22_srl_memory(c_xdevicefamily=...]
Compiling architecture xilinx of entity xfft_v9_1_9.r22_memory [\r22_memory(c_xdevicefamily="spa...]
Compiling architecture xilinx of entity xfft_v9_1_9.r22_bf [\r22_bf(c_xdevicefamily="spartan...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=8,...]
Compiling architecture rtl of entity c_addsub_v12_0_15.c_addsub_v12_0_15_lut6_legacy [\c_addsub_v12_0_15_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_fabric_legacy [\c_addsub_v12_0_15_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_legacy [\c_addsub_v12_0_15_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_viv [\c_addsub_v12_0_15_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_9.adder [\adder(c_xdevicefamily="spartan7...]
Compiling architecture xilinx of entity xfft_v9_1_9.mux_bus4 [\mux_bus4(c_xdevicefamily="spart...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="spar...]
Compiling architecture xilinx of entity xfft_v9_1_9.twgen_distmem [\twgen_distmem(theta_width=7,pip...]
Compiling architecture xilinx of entity xfft_v9_1_9.twiddle_gen [\twiddle_gen(c_xdevicefamily="sp...]
Compiling architecture xilinx of entity xfft_v9_1_9.r22_tw_gen [\r22_tw_gen(c_xdevicefamily="spa...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="spar...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="spar...]
Compiling architecture xilinx of entity xfft_v9_1_9.r22_pe [\r22_pe(c_xdevicefamily="spartan...]
Compiling architecture xilinx of entity xfft_v9_1_9.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="s...]
Compiling architecture xilinx of entity xfft_v9_1_9.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="s...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="spar...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="spar...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="spar...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="spar...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="spar...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="spar...]
Compiling architecture xilinx of entity xfft_v9_1_9.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_1_9.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="spar...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="spar...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture synth of entity xfft_v9_1_9.r22_srl_memory [\r22_srl_memory(c_xdevicefamily=...]
Compiling architecture xilinx of entity xfft_v9_1_9.r22_memory [\r22_memory(c_xdevicefamily="spa...]
Compiling architecture xilinx of entity xfft_v9_1_9.r22_bf [\r22_bf(c_xdevicefamily="spartan...]
Compiling architecture rtl of entity c_addsub_v12_0_15.c_addsub_v12_0_15_lut6_legacy [\c_addsub_v12_0_15_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_fabric_legacy [\c_addsub_v12_0_15_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_legacy [\c_addsub_v12_0_15_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_viv [\c_addsub_v12_0_15_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_9.adder [\adder(c_xdevicefamily="spartan7...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="spar...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="spar...]
Compiling architecture xilinx of entity xfft_v9_1_9.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="spar...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="spar...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="spar...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=6,...]
Compiling architecture rtl of entity c_addsub_v12_0_15.c_addsub_v12_0_15_lut6_legacy [\c_addsub_v12_0_15_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_fabric_legacy [\c_addsub_v12_0_15_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_legacy [\c_addsub_v12_0_15_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_viv [\c_addsub_v12_0_15_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_9.adder [\adder(c_xdevicefamily="spartan7...]
Compiling architecture xilinx of entity xfft_v9_1_9.mux_bus4 [\mux_bus4(c_xdevicefamily="spart...]
Compiling architecture xilinx of entity xfft_v9_1_9.twgen_distmem [\twgen_distmem(theta_width=5,pip...]
Compiling architecture xilinx of entity xfft_v9_1_9.twiddle_gen [\twiddle_gen(c_xdevicefamily="sp...]
Compiling architecture xilinx of entity xfft_v9_1_9.r22_tw_gen [\r22_tw_gen(c_xdevicefamily="spa...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="spar...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="spar...]
Compiling architecture xilinx of entity xfft_v9_1_9.r22_pe [\r22_pe(c_xdevicefamily="spartan...]
Compiling architecture xilinx of entity xfft_v9_1_9.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="s...]
Compiling architecture xilinx of entity xfft_v9_1_9.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="s...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="spar...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="spar...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="spar...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="spar...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="spar...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="spar...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="spar...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=17...]
Compiling architecture rtl of entity c_addsub_v12_0_15.c_addsub_v12_0_15_lut6_legacy [\c_addsub_v12_0_15_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_fabric_legacy [\c_addsub_v12_0_15_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_legacy [\c_addsub_v12_0_15_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_viv [\c_addsub_v12_0_15_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_9.adder [\adder(c_xdevicefamily="spartan7...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="spar...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="spar...]
Compiling architecture xilinx of entity xfft_v9_1_9.mux_bus2 [\mux_bus2(c_xdevicefamily="spart...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="spar...]
Compiling architecture xilinx of entity xfft_v9_1_9.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="spar...]
Compiling architecture xilinx of entity xfft_v9_1_9.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="spar...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="spar...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=4,...]
Compiling architecture rtl of entity c_addsub_v12_0_15.c_addsub_v12_0_15_lut6_legacy [\c_addsub_v12_0_15_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_fabric_legacy [\c_addsub_v12_0_15_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_legacy [\c_addsub_v12_0_15_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_viv [\c_addsub_v12_0_15_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_9.adder [\adder(c_xdevicefamily="spartan7...]
Compiling architecture xilinx of entity xfft_v9_1_9.mux_bus4 [\mux_bus4(c_xdevicefamily="spart...]
Compiling architecture xilinx of entity xfft_v9_1_9.twgen_distmem [\twgen_distmem(theta_width=3,pip...]
Compiling architecture xilinx of entity xfft_v9_1_9.twiddle_gen [\twiddle_gen(c_xdevicefamily="sp...]
Compiling architecture xilinx of entity xfft_v9_1_9.r22_tw_gen [\r22_tw_gen(c_xdevicefamily="spa...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="spar...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="spar...]
Compiling architecture xilinx of entity xfft_v9_1_9.r22_pe [\r22_pe(c_xdevicefamily="spartan...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="spar...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="spar...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="spar...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="spar...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="spar...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="spar...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="spar...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="spar...]
Compiling architecture xilinx of entity xfft_v9_1_9.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="spar...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="spar...]
Compiling architecture xilinx of entity xfft_v9_1_9.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="spar...]
Compiling architecture xilinx of entity xfft_v9_1_9.mux_bus4 [\mux_bus4(c_xdevicefamily="spart...]
Compiling architecture xilinx of entity xfft_v9_1_9.arith_shift3 [\arith_shift3(c_xdevicefamily="s...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="spar...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="spar...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="spar...]
Compiling architecture xilinx of entity xfft_v9_1_9.r22_pe [\r22_pe(c_xdevicefamily="spartan...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="spar...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="spar...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="spar...]
Compiling architecture xilinx of entity xfft_v9_1_9.r22_busy [\r22_busy(c_xdevicefamily="spart...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="spar...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=10...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_15.c_addsub_v12_0_15_lut6_legacy [\c_addsub_v12_0_15_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_fabric_legacy [\c_addsub_v12_0_15_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_legacy [\c_addsub_v12_0_15_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_viv [\c_addsub_v12_0_15_viv(c_xdevice...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture xilinx of entity xfft_v9_1_9.equ_rtl [\equ_rtl(c_xdevicefamily="sparta...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture xilinx of entity xfft_v9_1_9.cnt_tc_rtl_a [\cnt_tc_rtl_a(c_xdevicefamily="s...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="spar...]
Compiling architecture xilinx of entity xfft_v9_1_9.r22_flow_ctrl [\r22_flow_ctrl(c_xdevicefamily="...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10101110")(0,7)\]
Compiling architecture xilinx of entity xfft_v9_1_9.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="s...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="spar...]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="spar...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="spar...]
Compiling architecture xilinx of entity xfft_v9_1_9.xfft_v9_1_9_d [\xfft_v9_1_9_d(c_xdevicefamily="...]
Compiling architecture synth of entity xfft_v9_1_9.xfft_v9_1_9_core [\xfft_v9_1_9_core(c_xdevicefamil...]
Compiling architecture synth of entity xfft_v9_1_9.xfft_v9_1_9_viv [\xfft_v9_1_9_viv(c_xdevicefamily...]
Compiling architecture xilinx of entity xfft_v9_1_9.xfft_v9_1_9 [\xfft_v9_1_9(c_xdevicefamily="sp...]
Compiling architecture xfft_1_arch of entity xil_defaultlib.xfft_1 [xfft_1_default]
Compiling module xil_defaultlib.fft_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fft_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:33 . Memory (MB): peak = 1476.781 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '33' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Cesar/Documents/GitHub/FPinGA/ip_2_tb/ip_2_tb.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fft_tb_behav -key {Behavioral:sim_1:Functional:fft_tb} -tclbatch {fft_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source fft_tb.tcl
## current_wave_config
Starting Sim
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fft_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:41 . Memory (MB): peak = 1476.781 ; gain = 0.000
# restart
INFO: [Wavedata 42-604] Simulation restarted
# open_vcd
# log_vcd *
# run all
ERROR: Could not open vcd file fft_tb.vcd. A VCD file by name dump.vcd has already been opened. Only one VCD file is allowed to be open.
Starting Sim
Simulation finished
$finish called at time : 500030 ns : File "C:/Users/Cesar/Documents/GitHub/FPinGA/sim/fft_tb.sv" Line 103
run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:34 . Memory (MB): peak = 1476.781 ; gain = 0.000
# flush_vcd
# close_vcd
INFO: xsimkernel Simulation Memory Usage: 36152 KB (Peak: 36152 KB), Simulation CPU Usage: 34296 ms
INFO: [Common 17-206] Exiting Vivado at Mon Dec 11 22:16:34 2023...
