{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1652453345004 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652453345005 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 13 10:49:04 2022 " "Processing started: Fri May 13 10:49:04 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652453345005 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652453345005 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off somador_de_pontos -c somador_de_pontos " "Command: quartus_map --read_settings_files=on --write_settings_files=off somador_de_pontos -c somador_de_pontos" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652453345005 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1652453345111 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1652453345112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main_pbl.v 1 1 " "Found 1 design units, including 1 entities, in source file main_pbl.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_pbl " "Found entity 1: main_pbl" {  } { { "main_pbl.v" "" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/main_pbl.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652453350200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652453350200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "chaves.v 1 1 " "Found 1 design units, including 1 entities, in source file chaves.v" { { "Info" "ISGN_ENTITY_NAME" "1 chaves " "Found entity 1: chaves" {  } { { "chaves.v" "" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/chaves.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652453350201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652453350201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "entradas_test.v 1 1 " "Found 1 design units, including 1 entities, in source file entradas_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 entradas_test " "Found entity 1: entradas_test" {  } { { "entradas_test.v" "" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/entradas_test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652453350201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652453350201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file full_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.v" "" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/full_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652453350202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652453350202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_one_byte.v 1 1 " "Found 1 design units, including 1 entities, in source file adder_one_byte.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder_one_byte " "Found entity 1: adder_one_byte" {  } { { "adder_one_byte.v" "" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/adder_one_byte.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652453350202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652453350202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "magnitude_comparator_4_bits.v 1 1 " "Found 1 design units, including 1 entities, in source file magnitude_comparator_4_bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 magnitude_comparator_4_bits " "Found entity 1: magnitude_comparator_4_bits" {  } { { "magnitude_comparator_4_bits.v" "" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/magnitude_comparator_4_bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652453350202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652453350202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "magnitude_comparator_8_bits.v 1 1 " "Found 1 design units, including 1 entities, in source file magnitude_comparator_8_bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 magnitude_comparator_8_bits " "Found entity 1: magnitude_comparator_8_bits" {  } { { "magnitude_comparator_8_bits.v" "" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/magnitude_comparator_8_bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652453350203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652453350203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "emitir_sinalizacao.v 1 1 " "Found 1 design units, including 1 entities, in source file emitir_sinalizacao.v" { { "Info" "ISGN_ENTITY_NAME" "1 emitir_sinalizacao " "Found entity 1: emitir_sinalizacao" {  } { { "emitir_sinalizacao.v" "" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/emitir_sinalizacao.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652453350203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652453350203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add3.v 1 1 " "Found 1 design units, including 1 entities, in source file add3.v" { { "Info" "ISGN_ENTITY_NAME" "1 add3 " "Found entity 1: add3" {  } { { "add3.v" "" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/add3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652453350204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652453350204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binary_to_BCD.v 1 1 " "Found 1 design units, including 1 entities, in source file binary_to_BCD.v" { { "Info" "ISGN_ENTITY_NAME" "1 binary_to_BCD " "Found entity 1: binary_to_BCD" {  } { { "binary_to_BCD.v" "" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/binary_to_BCD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652453350204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652453350204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_7_Segments.v 1 1 " "Found 1 design units, including 1 entities, in source file display_7_Segments.v" { { "Info" "ISGN_ENTITY_NAME" "1 display_7_Segments " "Found entity 1: display_7_Segments" {  } { { "display_7_Segments.v" "" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/display_7_Segments.v" 69 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652453350204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652453350204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "refreshcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file refreshcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 refreshcounter " "Found entity 1: refreshcounter" {  } { { "refreshcounter.v" "" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/refreshcounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652453350205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652453350205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "anode_control.v 1 1 " "Found 1 design units, including 1 entities, in source file anode_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 anode_control " "Found entity 1: anode_control" {  } { { "anode_control.v" "" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/anode_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652453350205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652453350205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BCD_control.v 1 1 " "Found 1 design units, including 1 entities, in source file BCD_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCD_control " "Found entity 1: BCD_control" {  } { { "BCD_control.v" "" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/BCD_control.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652453350206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652453350206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_to_display.v 1 1 " "Found 1 design units, including 1 entities, in source file bcd_to_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd_to_display " "Found entity 1: bcd_to_display" {  } { { "bcd_to_display.v" "" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/bcd_to_display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652453350206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652453350206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "clock_divider.v" "" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/clock_divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652453350206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652453350206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflopT.v 1 1 " "Found 1 design units, including 1 entities, in source file flipflopT.v" { { "Info" "ISGN_ENTITY_NAME" "1 flipflopT " "Found entity 1: flipflopT" {  } { { "flipflopT.v" "" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/flipflopT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652453350207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652453350207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frequency_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file frequency_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 frequency_divider " "Found entity 1: frequency_divider" {  } { { "frequency_divider.v" "" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/frequency_divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652453350207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652453350207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_decre_5bits.v 1 1 " "Found 1 design units, including 1 entities, in source file contador_decre_5bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador_decre_5bits " "Found entity 1: contador_decre_5bits" {  } { { "contador_decre_5bits.v" "" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/contador_decre_5bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652453350208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652453350208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflopJK.v 1 1 " "Found 1 design units, including 1 entities, in source file flipflopJK.v" { { "Info" "ISGN_ENTITY_NAME" "1 flipflopJK " "Found entity 1: flipflopJK" {  } { { "flipflopJK.v" "" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/flipflopJK.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652453350208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652453350208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "load_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file load_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 load_counter " "Found entity 1: load_counter" {  } { { "load_counter.v" "" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/load_counter.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652453350208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652453350208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "entradas_sel_tempo.v 1 1 " "Found 1 design units, including 1 entities, in source file entradas_sel_tempo.v" { { "Info" "ISGN_ENTITY_NAME" "1 entradas_sel_tempo " "Found entity 1: entradas_sel_tempo" {  } { { "entradas_sel_tempo.v" "" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/entradas_sel_tempo.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652453350209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652453350209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buzzer_sing.v 1 1 " "Found 1 design units, including 1 entities, in source file buzzer_sing.v" { { "Info" "ISGN_ENTITY_NAME" "1 buzzer_sing " "Found entity 1: buzzer_sing" {  } { { "buzzer_sing.v" "" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/buzzer_sing.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652453350209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652453350209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_sum.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_sum.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_sum " "Found entity 1: mux_sum" {  } { { "mux_sum.v" "" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/mux_sum.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652453350210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652453350210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflopD.v 1 1 " "Found 1 design units, including 1 entities, in source file flipflopD.v" { { "Info" "ISGN_ENTITY_NAME" "1 flipflopD " "Found entity 1: flipflopD" {  } { { "flipflopD.v" "" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/flipflopD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652453350210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652453350210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debou.v 1 1 " "Found 1 design units, including 1 entities, in source file debou.v" { { "Info" "ISGN_ENTITY_NAME" "1 debou " "Found entity 1: debou" {  } { { "debou.v" "" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/debou.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652453350210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652453350210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fd_db.v 1 1 " "Found 1 design units, including 1 entities, in source file fd_db.v" { { "Info" "ISGN_ENTITY_NAME" "1 fd_db " "Found entity 1: fd_db" {  } { { "fd_db.v" "" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/fd_db.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652453350211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652453350211 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clock_dividido main_pbl.v(42) " "Verilog HDL Implicit Net warning at main_pbl.v(42): created implicit net for \"clock_dividido\"" {  } { { "main_pbl.v" "" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/main_pbl.v" 42 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652453350211 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "signal_bou debou.v(16) " "Verilog HDL Implicit Net warning at debou.v(16): created implicit net for \"signal_bou\"" {  } { { "debou.v" "" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/debou.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652453350211 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "frequency_divider.v(5) " "Verilog HDL Instantiation warning at frequency_divider.v(5): instance has no name" {  } { { "frequency_divider.v" "" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/frequency_divider.v" 5 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1652453350211 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "frequency_divider.v(6) " "Verilog HDL Instantiation warning at frequency_divider.v(6): instance has no name" {  } { { "frequency_divider.v" "" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/frequency_divider.v" 6 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1652453350211 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "frequency_divider.v(7) " "Verilog HDL Instantiation warning at frequency_divider.v(7): instance has no name" {  } { { "frequency_divider.v" "" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/frequency_divider.v" 7 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1652453350211 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "frequency_divider.v(8) " "Verilog HDL Instantiation warning at frequency_divider.v(8): instance has no name" {  } { { "frequency_divider.v" "" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/frequency_divider.v" 8 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1652453350211 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "frequency_divider.v(9) " "Verilog HDL Instantiation warning at frequency_divider.v(9): instance has no name" {  } { { "frequency_divider.v" "" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/frequency_divider.v" 9 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1652453350211 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "frequency_divider.v(10) " "Verilog HDL Instantiation warning at frequency_divider.v(10): instance has no name" {  } { { "frequency_divider.v" "" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/frequency_divider.v" 10 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1652453350211 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "frequency_divider.v(11) " "Verilog HDL Instantiation warning at frequency_divider.v(11): instance has no name" {  } { { "frequency_divider.v" "" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/frequency_divider.v" 11 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1652453350211 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "frequency_divider.v(12) " "Verilog HDL Instantiation warning at frequency_divider.v(12): instance has no name" {  } { { "frequency_divider.v" "" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/frequency_divider.v" 12 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1652453350211 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "frequency_divider.v(13) " "Verilog HDL Instantiation warning at frequency_divider.v(13): instance has no name" {  } { { "frequency_divider.v" "" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/frequency_divider.v" 13 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1652453350211 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "frequency_divider.v(14) " "Verilog HDL Instantiation warning at frequency_divider.v(14): instance has no name" {  } { { "frequency_divider.v" "" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/frequency_divider.v" 14 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1652453350211 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "frequency_divider.v(15) " "Verilog HDL Instantiation warning at frequency_divider.v(15): instance has no name" {  } { { "frequency_divider.v" "" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/frequency_divider.v" 15 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1652453350211 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "frequency_divider.v(16) " "Verilog HDL Instantiation warning at frequency_divider.v(16): instance has no name" {  } { { "frequency_divider.v" "" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/frequency_divider.v" 16 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1652453350211 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "fd_db.v(5) " "Verilog HDL Instantiation warning at fd_db.v(5): instance has no name" {  } { { "fd_db.v" "" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/fd_db.v" 5 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1652453350212 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "fd_db.v(6) " "Verilog HDL Instantiation warning at fd_db.v(6): instance has no name" {  } { { "fd_db.v" "" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/fd_db.v" 6 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1652453350212 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "fd_db.v(7) " "Verilog HDL Instantiation warning at fd_db.v(7): instance has no name" {  } { { "fd_db.v" "" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/fd_db.v" 7 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1652453350212 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "fd_db.v(8) " "Verilog HDL Instantiation warning at fd_db.v(8): instance has no name" {  } { { "fd_db.v" "" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/fd_db.v" 8 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1652453350212 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "fd_db.v(9) " "Verilog HDL Instantiation warning at fd_db.v(9): instance has no name" {  } { { "fd_db.v" "" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/fd_db.v" 9 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1652453350212 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "fd_db.v(10) " "Verilog HDL Instantiation warning at fd_db.v(10): instance has no name" {  } { { "fd_db.v" "" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/fd_db.v" 10 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1652453350212 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "fd_db.v(11) " "Verilog HDL Instantiation warning at fd_db.v(11): instance has no name" {  } { { "fd_db.v" "" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/fd_db.v" 11 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1652453350212 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "fd_db.v(12) " "Verilog HDL Instantiation warning at fd_db.v(12): instance has no name" {  } { { "fd_db.v" "" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/fd_db.v" 12 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1652453350212 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "fd_db.v(13) " "Verilog HDL Instantiation warning at fd_db.v(13): instance has no name" {  } { { "fd_db.v" "" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/fd_db.v" 13 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1652453350212 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "fd_db.v(14) " "Verilog HDL Instantiation warning at fd_db.v(14): instance has no name" {  } { { "fd_db.v" "" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/fd_db.v" 14 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1652453350212 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "fd_db.v(15) " "Verilog HDL Instantiation warning at fd_db.v(15): instance has no name" {  } { { "fd_db.v" "" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/fd_db.v" 15 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1652453350212 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "fd_db.v(16) " "Verilog HDL Instantiation warning at fd_db.v(16): instance has no name" {  } { { "fd_db.v" "" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/fd_db.v" 16 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1652453350212 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "fd_db.v(17) " "Verilog HDL Instantiation warning at fd_db.v(17): instance has no name" {  } { { "fd_db.v" "" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/fd_db.v" 17 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1652453350212 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "fd_db.v(18) " "Verilog HDL Instantiation warning at fd_db.v(18): instance has no name" {  } { { "fd_db.v" "" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/fd_db.v" 18 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1652453350212 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "fd_db.v(19) " "Verilog HDL Instantiation warning at fd_db.v(19): instance has no name" {  } { { "fd_db.v" "" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/fd_db.v" 19 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1652453350212 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "fd_db.v(20) " "Verilog HDL Instantiation warning at fd_db.v(20): instance has no name" {  } { { "fd_db.v" "" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/fd_db.v" 20 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1652453350212 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "fd_db.v(21) " "Verilog HDL Instantiation warning at fd_db.v(21): instance has no name" {  } { { "fd_db.v" "" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/fd_db.v" 21 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1652453350212 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "fd_db.v(22) " "Verilog HDL Instantiation warning at fd_db.v(22): instance has no name" {  } { { "fd_db.v" "" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/fd_db.v" 22 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1652453350212 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "fd_db.v(23) " "Verilog HDL Instantiation warning at fd_db.v(23): instance has no name" {  } { { "fd_db.v" "" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/fd_db.v" 23 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1652453350212 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "fd_db.v(24) " "Verilog HDL Instantiation warning at fd_db.v(24): instance has no name" {  } { { "fd_db.v" "" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/fd_db.v" 24 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1652453350212 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "fd_db.v(25) " "Verilog HDL Instantiation warning at fd_db.v(25): instance has no name" {  } { { "fd_db.v" "" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/fd_db.v" 25 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1652453350212 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "debou.v(11) " "Verilog HDL Instantiation warning at debou.v(11): instance has no name" {  } { { "debou.v" "" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/debou.v" 11 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1652453350212 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "debou.v(13) " "Verilog HDL Instantiation warning at debou.v(13): instance has no name" {  } { { "debou.v" "" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/debou.v" 13 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1652453350212 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "debou.v(14) " "Verilog HDL Instantiation warning at debou.v(14): instance has no name" {  } { { "debou.v" "" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/debou.v" 14 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1652453350212 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main_pbl.v(73) " "Verilog HDL Instantiation warning at main_pbl.v(73): instance has no name" {  } { { "main_pbl.v" "" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/main_pbl.v" 73 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1652453350212 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "adder_one_byte.v(49) " "Verilog HDL Instantiation warning at adder_one_byte.v(49): instance has no name" {  } { { "adder_one_byte.v" "" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/adder_one_byte.v" 49 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1652453350213 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main_pbl.v(81) " "Verilog HDL Instantiation warning at main_pbl.v(81): instance has no name" {  } { { "main_pbl.v" "" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/main_pbl.v" 81 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1652453350213 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "buzzer_sing.v(19) " "Verilog HDL Instantiation warning at buzzer_sing.v(19): instance has no name" {  } { { "buzzer_sing.v" "" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/buzzer_sing.v" 19 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1652453350213 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "clock_divider.v(5) " "Verilog HDL Instantiation warning at clock_divider.v(5): instance has no name" {  } { { "clock_divider.v" "" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/clock_divider.v" 5 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1652453350213 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "clock_divider.v(6) " "Verilog HDL Instantiation warning at clock_divider.v(6): instance has no name" {  } { { "clock_divider.v" "" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/clock_divider.v" 6 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1652453350214 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "clock_divider.v(7) " "Verilog HDL Instantiation warning at clock_divider.v(7): instance has no name" {  } { { "clock_divider.v" "" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/clock_divider.v" 7 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1652453350214 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "clock_divider.v(8) " "Verilog HDL Instantiation warning at clock_divider.v(8): instance has no name" {  } { { "clock_divider.v" "" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/clock_divider.v" 8 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1652453350214 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "clock_divider.v(9) " "Verilog HDL Instantiation warning at clock_divider.v(9): instance has no name" {  } { { "clock_divider.v" "" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/clock_divider.v" 9 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1652453350214 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "clock_divider.v(10) " "Verilog HDL Instantiation warning at clock_divider.v(10): instance has no name" {  } { { "clock_divider.v" "" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/clock_divider.v" 10 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1652453350214 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "clock_divider.v(11) " "Verilog HDL Instantiation warning at clock_divider.v(11): instance has no name" {  } { { "clock_divider.v" "" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/clock_divider.v" 11 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1652453350214 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "clock_divider.v(12) " "Verilog HDL Instantiation warning at clock_divider.v(12): instance has no name" {  } { { "clock_divider.v" "" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/clock_divider.v" 12 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1652453350214 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "clock_divider.v(14) " "Verilog HDL Instantiation warning at clock_divider.v(14): instance has no name" {  } { { "clock_divider.v" "" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/clock_divider.v" 14 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1652453350214 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "clock_divider.v(15) " "Verilog HDL Instantiation warning at clock_divider.v(15): instance has no name" {  } { { "clock_divider.v" "" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/clock_divider.v" 15 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1652453350214 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "clock_divider.v(16) " "Verilog HDL Instantiation warning at clock_divider.v(16): instance has no name" {  } { { "clock_divider.v" "" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/clock_divider.v" 16 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1652453350214 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "clock_divider.v(17) " "Verilog HDL Instantiation warning at clock_divider.v(17): instance has no name" {  } { { "clock_divider.v" "" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/clock_divider.v" 17 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1652453350214 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "clock_divider.v(18) " "Verilog HDL Instantiation warning at clock_divider.v(18): instance has no name" {  } { { "clock_divider.v" "" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/clock_divider.v" 18 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1652453350214 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "clock_divider.v(19) " "Verilog HDL Instantiation warning at clock_divider.v(19): instance has no name" {  } { { "clock_divider.v" "" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/clock_divider.v" 19 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1652453350214 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "clock_divider.v(20) " "Verilog HDL Instantiation warning at clock_divider.v(20): instance has no name" {  } { { "clock_divider.v" "" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/clock_divider.v" 20 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1652453350214 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "clock_divider.v(22) " "Verilog HDL Instantiation warning at clock_divider.v(22): instance has no name" {  } { { "clock_divider.v" "" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/clock_divider.v" 22 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1652453350214 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "clock_divider.v(23) " "Verilog HDL Instantiation warning at clock_divider.v(23): instance has no name" {  } { { "clock_divider.v" "" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/clock_divider.v" 23 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1652453350214 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "clock_divider.v(24) " "Verilog HDL Instantiation warning at clock_divider.v(24): instance has no name" {  } { { "clock_divider.v" "" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/clock_divider.v" 24 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1652453350214 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "clock_divider.v(25) " "Verilog HDL Instantiation warning at clock_divider.v(25): instance has no name" {  } { { "clock_divider.v" "" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/clock_divider.v" 25 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1652453350214 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "clock_divider.v(26) " "Verilog HDL Instantiation warning at clock_divider.v(26): instance has no name" {  } { { "clock_divider.v" "" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/clock_divider.v" 26 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1652453350214 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "clock_divider.v(27) " "Verilog HDL Instantiation warning at clock_divider.v(27): instance has no name" {  } { { "clock_divider.v" "" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/clock_divider.v" 27 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1652453350214 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "clock_divider.v(29) " "Verilog HDL Instantiation warning at clock_divider.v(29): instance has no name" {  } { { "clock_divider.v" "" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/clock_divider.v" 29 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1652453350214 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "clock_divider.v(30) " "Verilog HDL Instantiation warning at clock_divider.v(30): instance has no name" {  } { { "clock_divider.v" "" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/clock_divider.v" 30 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1652453350214 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "clock_divider.v(31) " "Verilog HDL Instantiation warning at clock_divider.v(31): instance has no name" {  } { { "clock_divider.v" "" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/clock_divider.v" 31 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1652453350214 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "clock_divider.v(32) " "Verilog HDL Instantiation warning at clock_divider.v(32): instance has no name" {  } { { "clock_divider.v" "" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/clock_divider.v" 32 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1652453350214 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "clock_divider.v(33) " "Verilog HDL Instantiation warning at clock_divider.v(33): instance has no name" {  } { { "clock_divider.v" "" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/clock_divider.v" 33 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1652453350214 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "clock_divider.v(34) " "Verilog HDL Instantiation warning at clock_divider.v(34): instance has no name" {  } { { "clock_divider.v" "" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/clock_divider.v" 34 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1652453350214 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main_pbl " "Elaborating entity \"main_pbl\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1652453350246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency_divider frequency_divider:Divisor_milagroso " "Elaborating entity \"frequency_divider\" for hierarchy \"frequency_divider:Divisor_milagroso\"" {  } { { "main_pbl.v" "Divisor_milagroso" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/main_pbl.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652453350247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipflopT frequency_divider:Divisor_milagroso\|flipflopT:comb_3 " "Elaborating entity \"flipflopT\" for hierarchy \"frequency_divider:Divisor_milagroso\|flipflopT:comb_3\"" {  } { { "frequency_divider.v" "comb_3" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/frequency_divider.v" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652453350248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "refreshcounter refreshcounter:Refreshcounter_wrapper " "Elaborating entity \"refreshcounter\" for hierarchy \"refreshcounter:Refreshcounter_wrapper\"" {  } { { "main_pbl.v" "Refreshcounter_wrapper" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/main_pbl.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652453350249 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 refreshcounter.v(10) " "Verilog HDL assignment warning at refreshcounter.v(10): truncated value with size 32 to match size of target (2)" {  } { { "refreshcounter.v" "" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/refreshcounter.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652453350250 "|main_pbl|refreshcounter:Refreshcounter_wrapper"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debou debou:d1 " "Elaborating entity \"debou\" for hierarchy \"debou:d1\"" {  } { { "main_pbl.v" "d1" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/main_pbl.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652453350250 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "signal_bou debou.v(16) " "Verilog HDL or VHDL warning at debou.v(16): object \"signal_bou\" assigned a value but never read" {  } { { "debou.v" "" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/debou.v" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652453350250 "|main_pbl|debou:d1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "singal_bou debou.v(6) " "Output port \"singal_bou\" at debou.v(6) has no driver" {  } { { "debou.v" "" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/debou.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1652453350251 "|main_pbl|debou:d1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fd_db debou:d1\|fd_db:comb_3 " "Elaborating entity \"fd_db\" for hierarchy \"debou:d1\|fd_db:comb_3\"" {  } { { "debou.v" "comb_3" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/debou.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652453350253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipflopD debou:d1\|flipflopD:comb_4 " "Elaborating entity \"flipflopD\" for hierarchy \"debou:d1\|flipflopD:comb_4\"" {  } { { "debou.v" "comb_4" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/debou.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652453350256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "chaves chaves:keys " "Elaborating entity \"chaves\" for hierarchy \"chaves:keys\"" {  } { { "main_pbl.v" "keys" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/main_pbl.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652453350261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "entradas_sel_tempo entradas_sel_tempo:comb_3 " "Elaborating entity \"entradas_sel_tempo\" for hierarchy \"entradas_sel_tempo:comb_3\"" {  } { { "main_pbl.v" "comb_3" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/main_pbl.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652453350262 ""}
{ "Warning" "WSGN_SEARCH_FILE" "registerT.v 1 1 " "Using design file registerT.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 registerT " "Found entity 1: registerT" {  } { { "registerT.v" "" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/registerT.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652453350264 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1652453350264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerT registerT:registrador " "Elaborating entity \"registerT\" for hierarchy \"registerT:registrador\"" {  } { { "main_pbl.v" "registrador" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/main_pbl.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652453350264 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "b7 registerT.v(31) " "Verilog HDL or VHDL warning at registerT.v(31): object \"b7\" assigned a value but never read" {  } { { "registerT.v" "" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/registerT.v" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652453350264 "|main_pbl|registerT:registrador"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 registerT.v(44) " "Verilog HDL assignment warning at registerT.v(44): truncated value with size 8 to match size of target (1)" {  } { { "registerT.v" "" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/registerT.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652453350264 "|main_pbl|registerT:registrador"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_one_byte adder_one_byte:somador_completo_one_byte " "Elaborating entity \"adder_one_byte\" for hierarchy \"adder_one_byte:somador_completo_one_byte\"" {  } { { "main_pbl.v" "somador_completo_one_byte" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/main_pbl.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652453350264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder adder_one_byte:somador_completo_one_byte\|full_adder:a1 " "Elaborating entity \"full_adder\" for hierarchy \"adder_one_byte:somador_completo_one_byte\|full_adder:a1\"" {  } { { "adder_one_byte.v" "a1" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/adder_one_byte.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652453350265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "magnitude_comparator_8_bits adder_one_byte:somador_completo_one_byte\|magnitude_comparator_8_bits:x " "Elaborating entity \"magnitude_comparator_8_bits\" for hierarchy \"adder_one_byte:somador_completo_one_byte\|magnitude_comparator_8_bits:x\"" {  } { { "adder_one_byte.v" "x" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/adder_one_byte.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652453350266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "magnitude_comparator_4_bits adder_one_byte:somador_completo_one_byte\|magnitude_comparator_8_bits:x\|magnitude_comparator_4_bits:m1 " "Elaborating entity \"magnitude_comparator_4_bits\" for hierarchy \"adder_one_byte:somador_completo_one_byte\|magnitude_comparator_8_bits:x\|magnitude_comparator_4_bits:m1\"" {  } { { "magnitude_comparator_8_bits.v" "m1" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/magnitude_comparator_8_bits.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652453350266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_sum adder_one_byte:somador_completo_one_byte\|mux_sum:comb_12 " "Elaborating entity \"mux_sum\" for hierarchy \"adder_one_byte:somador_completo_one_byte\|mux_sum:comb_12\"" {  } { { "adder_one_byte.v" "comb_12" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/adder_one_byte.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652453350267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "load_counter load_counter:comb_12 " "Elaborating entity \"load_counter\" for hierarchy \"load_counter:comb_12\"" {  } { { "main_pbl.v" "comb_12" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/main_pbl.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652453350267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipflopJK load_counter:comb_12\|flipflopJK:f0 " "Elaborating entity \"flipflopJK\" for hierarchy \"load_counter:comb_12\|flipflopJK:f0\"" {  } { { "load_counter.v" "f0" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/load_counter.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652453350268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buzzer_sing buzzer_sing:singer " "Elaborating entity \"buzzer_sing\" for hierarchy \"buzzer_sing:singer\"" {  } { { "main_pbl.v" "singer" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/main_pbl.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652453350268 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 buzzer_sing.v(6) " "Verilog HDL assignment warning at buzzer_sing.v(6): truncated value with size 8 to match size of target (1)" {  } { { "buzzer_sing.v" "" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/buzzer_sing.v" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652453350269 "|main_pbl|buzzer_sing:singer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "emitir_sinalizacao emitir_sinalizacao:sinalizador " "Elaborating entity \"emitir_sinalizacao\" for hierarchy \"emitir_sinalizacao:sinalizador\"" {  } { { "main_pbl.v" "sinalizador" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/main_pbl.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652453350269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binary_to_BCD binary_to_BCD:bcd " "Elaborating entity \"binary_to_BCD\" for hierarchy \"binary_to_BCD:bcd\"" {  } { { "main_pbl.v" "bcd" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/main_pbl.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652453350270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add3 binary_to_BCD:bcd\|add3:m1 " "Elaborating entity \"add3\" for hierarchy \"binary_to_BCD:bcd\|add3:m1\"" {  } { { "binary_to_BCD.v" "m1" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/binary_to_BCD.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652453350270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "anode_control anode_control:anode_control_wrapper " "Elaborating entity \"anode_control\" for hierarchy \"anode_control:anode_control_wrapper\"" {  } { { "main_pbl.v" "anode_control_wrapper" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/main_pbl.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652453350272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_to_display bcd_to_display:bcd7s_sum1 " "Elaborating entity \"bcd_to_display\" for hierarchy \"bcd_to_display:bcd7s_sum1\"" {  } { { "main_pbl.v" "bcd7s_sum1" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/main_pbl.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652453350273 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "bcd_to_display.v(10) " "Verilog HDL Case Statement warning at bcd_to_display.v(10): incomplete case statement has no default case item" {  } { { "bcd_to_display.v" "" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/bcd_to_display.v" 10 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1652453350273 "|main_pbl|bcd_to_display:bcd_to_display_wrapper"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "anodo bcd_to_display.v(8) " "Verilog HDL Always Construct warning at bcd_to_display.v(8): inferring latch(es) for variable \"anodo\", which holds its previous value in one or more paths through the always construct" {  } { { "bcd_to_display.v" "" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/bcd_to_display.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1652453350273 "|main_pbl|bcd_to_display:bcd_to_display_wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "anodo\[0\] bcd_to_display.v(8) " "Inferred latch for \"anodo\[0\]\" at bcd_to_display.v(8)" {  } { { "bcd_to_display.v" "" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/bcd_to_display.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652453350273 "|main_pbl|bcd_to_display:bcd_to_display_wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "anodo\[1\] bcd_to_display.v(8) " "Inferred latch for \"anodo\[1\]\" at bcd_to_display.v(8)" {  } { { "bcd_to_display.v" "" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/bcd_to_display.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652453350273 "|main_pbl|bcd_to_display:bcd_to_display_wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "anodo\[2\] bcd_to_display.v(8) " "Inferred latch for \"anodo\[2\]\" at bcd_to_display.v(8)" {  } { { "bcd_to_display.v" "" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/bcd_to_display.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652453350273 "|main_pbl|bcd_to_display:bcd_to_display_wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "anodo\[3\] bcd_to_display.v(8) " "Inferred latch for \"anodo\[3\]\" at bcd_to_display.v(8)" {  } { { "bcd_to_display.v" "" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/bcd_to_display.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652453350273 "|main_pbl|bcd_to_display:bcd_to_display_wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "anodo\[4\] bcd_to_display.v(8) " "Inferred latch for \"anodo\[4\]\" at bcd_to_display.v(8)" {  } { { "bcd_to_display.v" "" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/bcd_to_display.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652453350273 "|main_pbl|bcd_to_display:bcd_to_display_wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "anodo\[5\] bcd_to_display.v(8) " "Inferred latch for \"anodo\[5\]\" at bcd_to_display.v(8)" {  } { { "bcd_to_display.v" "" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/bcd_to_display.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652453350273 "|main_pbl|bcd_to_display:bcd_to_display_wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "anodo\[6\] bcd_to_display.v(8) " "Inferred latch for \"anodo\[6\]\" at bcd_to_display.v(8)" {  } { { "bcd_to_display.v" "" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/bcd_to_display.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652453350273 "|main_pbl|bcd_to_display:bcd_to_display_wrapper"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD_control BCD_control:BCD_control_wrapper " "Elaborating entity \"BCD_control\" for hierarchy \"BCD_control:BCD_control_wrapper\"" {  } { { "main_pbl.v" "BCD_control_wrapper" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/main_pbl.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652453350274 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "digit1 BCD_control.v(24) " "Verilog HDL Always Construct warning at BCD_control.v(24): variable \"digit1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "BCD_control.v" "" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/BCD_control.v" 24 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1652453350274 "|main_pbl|BCD_control:BCD_control_wrapper"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "segm1 BCD_control.v(25) " "Verilog HDL Always Construct warning at BCD_control.v(25): variable \"segm1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "BCD_control.v" "" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/BCD_control.v" 25 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1652453350274 "|main_pbl|BCD_control:BCD_control_wrapper"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "digit2 BCD_control.v(29) " "Verilog HDL Always Construct warning at BCD_control.v(29): variable \"digit2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "BCD_control.v" "" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/BCD_control.v" 29 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1652453350274 "|main_pbl|BCD_control:BCD_control_wrapper"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "segm2 BCD_control.v(30) " "Verilog HDL Always Construct warning at BCD_control.v(30): variable \"segm2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "BCD_control.v" "" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/BCD_control.v" 30 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1652453350274 "|main_pbl|BCD_control:BCD_control_wrapper"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "digit3 BCD_control.v(34) " "Verilog HDL Always Construct warning at BCD_control.v(34): variable \"digit3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "BCD_control.v" "" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/BCD_control.v" 34 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1652453350274 "|main_pbl|BCD_control:BCD_control_wrapper"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "segm3 BCD_control.v(35) " "Verilog HDL Always Construct warning at BCD_control.v(35): variable \"segm3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "BCD_control.v" "" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/BCD_control.v" 35 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1652453350274 "|main_pbl|BCD_control:BCD_control_wrapper"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "digit4 BCD_control.v(39) " "Verilog HDL Always Construct warning at BCD_control.v(39): variable \"digit4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "BCD_control.v" "" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/BCD_control.v" 39 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1652453350274 "|main_pbl|BCD_control:BCD_control_wrapper"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "segm4 BCD_control.v(40) " "Verilog HDL Always Construct warning at BCD_control.v(40): variable \"segm4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "BCD_control.v" "" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/BCD_control.v" 40 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1652453350274 "|main_pbl|BCD_control:BCD_control_wrapper"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 0 comb_23 32 1 " "Port \"ordered port 0\" on the entity instantiation of \"comb_23\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "fd_db.v" "comb_23" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/fd_db.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1652453350292 "|main_pbl|debou:d1|fd_db:comb_3|flipflopT:comb_23"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 0 comb_22 32 1 " "Port \"ordered port 0\" on the entity instantiation of \"comb_22\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "fd_db.v" "comb_22" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/fd_db.v" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1652453350292 "|main_pbl|debou:d1|fd_db:comb_3|flipflopT:comb_22"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 0 comb_21 32 1 " "Port \"ordered port 0\" on the entity instantiation of \"comb_21\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "fd_db.v" "comb_21" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/fd_db.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1652453350292 "|main_pbl|debou:d1|fd_db:comb_3|flipflopT:comb_21"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 0 comb_20 32 1 " "Port \"ordered port 0\" on the entity instantiation of \"comb_20\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "fd_db.v" "comb_20" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/fd_db.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1652453350292 "|main_pbl|debou:d1|fd_db:comb_3|flipflopT:comb_20"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 0 comb_19 32 1 " "Port \"ordered port 0\" on the entity instantiation of \"comb_19\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "fd_db.v" "comb_19" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/fd_db.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1652453350292 "|main_pbl|debou:d1|fd_db:comb_3|flipflopT:comb_19"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 0 comb_18 32 1 " "Port \"ordered port 0\" on the entity instantiation of \"comb_18\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "fd_db.v" "comb_18" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/fd_db.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1652453350292 "|main_pbl|debou:d1|fd_db:comb_3|flipflopT:comb_18"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 0 comb_17 32 1 " "Port \"ordered port 0\" on the entity instantiation of \"comb_17\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "fd_db.v" "comb_17" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/fd_db.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1652453350293 "|main_pbl|debou:d1|fd_db:comb_3|flipflopT:comb_17"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 0 comb_16 32 1 " "Port \"ordered port 0\" on the entity instantiation of \"comb_16\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "fd_db.v" "comb_16" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/fd_db.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1652453350293 "|main_pbl|debou:d1|fd_db:comb_3|flipflopT:comb_16"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 0 comb_15 32 1 " "Port \"ordered port 0\" on the entity instantiation of \"comb_15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "fd_db.v" "comb_15" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/fd_db.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1652453350293 "|main_pbl|debou:d1|fd_db:comb_3|flipflopT:comb_15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 0 comb_14 32 1 " "Port \"ordered port 0\" on the entity instantiation of \"comb_14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "fd_db.v" "comb_14" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/fd_db.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1652453350293 "|main_pbl|debou:d1|fd_db:comb_3|flipflopT:comb_14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 0 comb_13 32 1 " "Port \"ordered port 0\" on the entity instantiation of \"comb_13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "fd_db.v" "comb_13" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/fd_db.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1652453350293 "|main_pbl|debou:d1|fd_db:comb_3|flipflopT:comb_13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 0 comb_12 32 1 " "Port \"ordered port 0\" on the entity instantiation of \"comb_12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "fd_db.v" "comb_12" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/fd_db.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1652453350293 "|main_pbl|debou:d1|fd_db:comb_3|flipflopT:comb_12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 0 comb_11 32 1 " "Port \"ordered port 0\" on the entity instantiation of \"comb_11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "fd_db.v" "comb_11" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/fd_db.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1652453350293 "|main_pbl|debou:d1|fd_db:comb_3|flipflopT:comb_11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 0 comb_10 32 1 " "Port \"ordered port 0\" on the entity instantiation of \"comb_10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "fd_db.v" "comb_10" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/fd_db.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1652453350293 "|main_pbl|debou:d1|fd_db:comb_3|flipflopT:comb_10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 0 comb_9 32 1 " "Port \"ordered port 0\" on the entity instantiation of \"comb_9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "fd_db.v" "comb_9" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/fd_db.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1652453350293 "|main_pbl|debou:d1|fd_db:comb_3|flipflopT:comb_9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 0 comb_8 32 1 " "Port \"ordered port 0\" on the entity instantiation of \"comb_8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "fd_db.v" "comb_8" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/fd_db.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1652453350293 "|main_pbl|debou:d1|fd_db:comb_3|flipflopT:comb_8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 0 comb_7 32 1 " "Port \"ordered port 0\" on the entity instantiation of \"comb_7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "fd_db.v" "comb_7" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/fd_db.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1652453350293 "|main_pbl|debou:d1|fd_db:comb_3|flipflopT:comb_7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 0 comb_6 32 1 " "Port \"ordered port 0\" on the entity instantiation of \"comb_6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "fd_db.v" "comb_6" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/fd_db.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1652453350293 "|main_pbl|debou:d1|fd_db:comb_3|flipflopT:comb_6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 0 comb_5 32 1 " "Port \"ordered port 0\" on the entity instantiation of \"comb_5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "fd_db.v" "comb_5" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/fd_db.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1652453350293 "|main_pbl|debou:d1|fd_db:comb_3|flipflopT:comb_5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 0 comb_4 32 1 " "Port \"ordered port 0\" on the entity instantiation of \"comb_4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "fd_db.v" "comb_4" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/fd_db.v" 6 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1652453350293 "|main_pbl|debou:d1|fd_db:comb_3|flipflopT:comb_4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 0 comb_3 32 1 " "Port \"ordered port 0\" on the entity instantiation of \"comb_3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "fd_db.v" "comb_3" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/fd_db.v" 5 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1652453350293 "|main_pbl|debou:d1|fd_db:comb_3|flipflopT:comb_3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 1 comb_3 32 1 " "Port \"ordered port 1\" on the entity instantiation of \"comb_3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "debou.v" "comb_3" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/debou.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1652453350293 "|main_pbl|debou:d1|fd_db:comb_3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 0 comb_23 32 1 " "Port \"ordered port 0\" on the entity instantiation of \"comb_23\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "fd_db.v" "comb_23" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/fd_db.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1652453350293 "|main_pbl|debou:d1|fd_db:comb_3|flipflopT:comb_23"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 0 comb_22 32 1 " "Port \"ordered port 0\" on the entity instantiation of \"comb_22\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "fd_db.v" "comb_22" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/fd_db.v" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1652453350294 "|main_pbl|debou:d1|fd_db:comb_3|flipflopT:comb_22"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 0 comb_21 32 1 " "Port \"ordered port 0\" on the entity instantiation of \"comb_21\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "fd_db.v" "comb_21" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/fd_db.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1652453350294 "|main_pbl|debou:d1|fd_db:comb_3|flipflopT:comb_21"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 0 comb_20 32 1 " "Port \"ordered port 0\" on the entity instantiation of \"comb_20\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "fd_db.v" "comb_20" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/fd_db.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1652453350294 "|main_pbl|debou:d1|fd_db:comb_3|flipflopT:comb_20"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 0 comb_19 32 1 " "Port \"ordered port 0\" on the entity instantiation of \"comb_19\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "fd_db.v" "comb_19" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/fd_db.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1652453350294 "|main_pbl|debou:d1|fd_db:comb_3|flipflopT:comb_19"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 0 comb_18 32 1 " "Port \"ordered port 0\" on the entity instantiation of \"comb_18\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "fd_db.v" "comb_18" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/fd_db.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1652453350294 "|main_pbl|debou:d1|fd_db:comb_3|flipflopT:comb_18"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 0 comb_17 32 1 " "Port \"ordered port 0\" on the entity instantiation of \"comb_17\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "fd_db.v" "comb_17" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/fd_db.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1652453350294 "|main_pbl|debou:d1|fd_db:comb_3|flipflopT:comb_17"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 0 comb_16 32 1 " "Port \"ordered port 0\" on the entity instantiation of \"comb_16\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "fd_db.v" "comb_16" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/fd_db.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1652453350294 "|main_pbl|debou:d1|fd_db:comb_3|flipflopT:comb_16"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 0 comb_15 32 1 " "Port \"ordered port 0\" on the entity instantiation of \"comb_15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "fd_db.v" "comb_15" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/fd_db.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1652453350294 "|main_pbl|debou:d1|fd_db:comb_3|flipflopT:comb_15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 0 comb_14 32 1 " "Port \"ordered port 0\" on the entity instantiation of \"comb_14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "fd_db.v" "comb_14" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/fd_db.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1652453350294 "|main_pbl|debou:d1|fd_db:comb_3|flipflopT:comb_14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 0 comb_13 32 1 " "Port \"ordered port 0\" on the entity instantiation of \"comb_13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "fd_db.v" "comb_13" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/fd_db.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1652453350294 "|main_pbl|debou:d1|fd_db:comb_3|flipflopT:comb_13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 0 comb_12 32 1 " "Port \"ordered port 0\" on the entity instantiation of \"comb_12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "fd_db.v" "comb_12" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/fd_db.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1652453350294 "|main_pbl|debou:d1|fd_db:comb_3|flipflopT:comb_12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 0 comb_11 32 1 " "Port \"ordered port 0\" on the entity instantiation of \"comb_11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "fd_db.v" "comb_11" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/fd_db.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1652453350294 "|main_pbl|debou:d1|fd_db:comb_3|flipflopT:comb_11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 0 comb_10 32 1 " "Port \"ordered port 0\" on the entity instantiation of \"comb_10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "fd_db.v" "comb_10" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/fd_db.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1652453350294 "|main_pbl|debou:d1|fd_db:comb_3|flipflopT:comb_10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 0 comb_9 32 1 " "Port \"ordered port 0\" on the entity instantiation of \"comb_9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "fd_db.v" "comb_9" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/fd_db.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1652453350294 "|main_pbl|debou:d1|fd_db:comb_3|flipflopT:comb_9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 0 comb_8 32 1 " "Port \"ordered port 0\" on the entity instantiation of \"comb_8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "fd_db.v" "comb_8" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/fd_db.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1652453350294 "|main_pbl|debou:d1|fd_db:comb_3|flipflopT:comb_8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 0 comb_7 32 1 " "Port \"ordered port 0\" on the entity instantiation of \"comb_7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "fd_db.v" "comb_7" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/fd_db.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1652453350294 "|main_pbl|debou:d1|fd_db:comb_3|flipflopT:comb_7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 0 comb_6 32 1 " "Port \"ordered port 0\" on the entity instantiation of \"comb_6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "fd_db.v" "comb_6" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/fd_db.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1652453350294 "|main_pbl|debou:d1|fd_db:comb_3|flipflopT:comb_6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 0 comb_5 32 1 " "Port \"ordered port 0\" on the entity instantiation of \"comb_5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "fd_db.v" "comb_5" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/fd_db.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1652453350294 "|main_pbl|debou:d1|fd_db:comb_3|flipflopT:comb_5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 0 comb_4 32 1 " "Port \"ordered port 0\" on the entity instantiation of \"comb_4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "fd_db.v" "comb_4" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/fd_db.v" 6 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1652453350295 "|main_pbl|debou:d1|fd_db:comb_3|flipflopT:comb_4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 0 comb_3 32 1 " "Port \"ordered port 0\" on the entity instantiation of \"comb_3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "fd_db.v" "comb_3" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/fd_db.v" 5 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1652453350295 "|main_pbl|debou:d1|fd_db:comb_3|flipflopT:comb_3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 1 comb_3 32 1 " "Port \"ordered port 1\" on the entity instantiation of \"comb_3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "debou.v" "comb_3" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/debou.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1652453350295 "|main_pbl|debou:d1|fd_db:comb_3"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bcd_to_display:bcd7s_c2\|anodo\[0\] " "LATCH primitive \"bcd_to_display:bcd7s_c2\|anodo\[0\]\" is permanently enabled" {  } { { "bcd_to_display.v" "" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/bcd_to_display.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652453350347 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bcd_to_display:bcd7s_c2\|anodo\[2\] " "LATCH primitive \"bcd_to_display:bcd7s_c2\|anodo\[2\]\" is permanently enabled" {  } { { "bcd_to_display.v" "" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/bcd_to_display.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652453350347 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bcd_to_display:bcd7s_c2\|anodo\[3\] " "LATCH primitive \"bcd_to_display:bcd7s_c2\|anodo\[3\]\" is permanently enabled" {  } { { "bcd_to_display.v" "" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/bcd_to_display.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652453350347 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bcd_to_display:bcd7s_c2\|anodo\[4\] " "LATCH primitive \"bcd_to_display:bcd7s_c2\|anodo\[4\]\" is permanently enabled" {  } { { "bcd_to_display.v" "" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/bcd_to_display.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652453350347 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bcd_to_display:bcd7s_c2\|anodo\[5\] " "LATCH primitive \"bcd_to_display:bcd7s_c2\|anodo\[5\]\" is permanently enabled" {  } { { "bcd_to_display.v" "" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/bcd_to_display.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652453350347 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bcd_to_display:bcd7s_c2\|anodo\[6\] " "LATCH primitive \"bcd_to_display:bcd7s_c2\|anodo\[6\]\" is permanently enabled" {  } { { "bcd_to_display.v" "" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/bcd_to_display.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652453350347 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bcd_to_display:bcd7s_c2\|anodo\[0\] " "LATCH primitive \"bcd_to_display:bcd7s_c2\|anodo\[0\]\" is permanently enabled" {  } { { "bcd_to_display.v" "" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/bcd_to_display.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652453350375 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bcd_to_display:bcd7s_c2\|anodo\[2\] " "LATCH primitive \"bcd_to_display:bcd7s_c2\|anodo\[2\]\" is permanently enabled" {  } { { "bcd_to_display.v" "" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/bcd_to_display.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652453350376 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bcd_to_display:bcd7s_c2\|anodo\[3\] " "LATCH primitive \"bcd_to_display:bcd7s_c2\|anodo\[3\]\" is permanently enabled" {  } { { "bcd_to_display.v" "" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/bcd_to_display.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652453350376 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bcd_to_display:bcd7s_c2\|anodo\[4\] " "LATCH primitive \"bcd_to_display:bcd7s_c2\|anodo\[4\]\" is permanently enabled" {  } { { "bcd_to_display.v" "" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/bcd_to_display.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652453350376 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bcd_to_display:bcd7s_c2\|anodo\[5\] " "LATCH primitive \"bcd_to_display:bcd7s_c2\|anodo\[5\]\" is permanently enabled" {  } { { "bcd_to_display.v" "" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/bcd_to_display.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652453350376 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bcd_to_display:bcd7s_c2\|anodo\[6\] " "LATCH primitive \"bcd_to_display:bcd7s_c2\|anodo\[6\]\" is permanently enabled" {  } { { "bcd_to_display.v" "" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/bcd_to_display.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652453350376 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "37 " "37 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1652453350475 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bcd_to_display:bcd7s_c1\|anodo\[0\] " "Latch bcd_to_display:bcd7s_c1\|anodo\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA binary_to_BCD:bcd_contador\|add3:m5\|WideOr2 " "Ports D and ENA on the latch are fed by the same signal binary_to_BCD:bcd_contador\|add3:m5\|WideOr2" {  } { { "add3.v" "" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/add3.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652453350479 ""}  } { { "bcd_to_display.v" "" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/bcd_to_display.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652453350479 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bcd_to_display:bcd7s_c1\|anodo\[1\] " "Latch bcd_to_display:bcd7s_c1\|anodo\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA binary_to_BCD:bcd_contador\|add3:m5\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal binary_to_BCD:bcd_contador\|add3:m5\|WideOr1" {  } { { "add3.v" "" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/add3.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652453350479 ""}  } { { "bcd_to_display.v" "" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/bcd_to_display.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652453350479 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bcd_to_display:bcd7s_c1\|anodo\[2\] " "Latch bcd_to_display:bcd7s_c1\|anodo\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA binary_to_BCD:bcd_contador\|add3:m5\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal binary_to_BCD:bcd_contador\|add3:m5\|WideOr1" {  } { { "add3.v" "" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/add3.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652453350479 ""}  } { { "bcd_to_display.v" "" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/bcd_to_display.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652453350479 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bcd_to_display:bcd7s_c1\|anodo\[3\] " "Latch bcd_to_display:bcd7s_c1\|anodo\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA binary_to_BCD:bcd_contador\|add3:m5\|WideOr2 " "Ports D and ENA on the latch are fed by the same signal binary_to_BCD:bcd_contador\|add3:m5\|WideOr2" {  } { { "add3.v" "" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/add3.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652453350479 ""}  } { { "bcd_to_display.v" "" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/bcd_to_display.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652453350479 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bcd_to_display:bcd7s_c1\|anodo\[4\] " "Latch bcd_to_display:bcd7s_c1\|anodo\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA binary_to_BCD:bcd_contador\|add3:m5\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal binary_to_BCD:bcd_contador\|add3:m5\|WideOr1" {  } { { "add3.v" "" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/add3.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652453350479 ""}  } { { "bcd_to_display.v" "" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/bcd_to_display.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652453350479 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bcd_to_display:bcd7s_c1\|anodo\[5\] " "Latch bcd_to_display:bcd7s_c1\|anodo\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA binary_to_BCD:bcd_contador\|add3:m5\|WideOr2 " "Ports D and ENA on the latch are fed by the same signal binary_to_BCD:bcd_contador\|add3:m5\|WideOr2" {  } { { "add3.v" "" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/add3.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652453350479 ""}  } { { "bcd_to_display.v" "" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/bcd_to_display.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652453350479 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bcd_to_display:bcd7s_c1\|anodo\[6\] " "Latch bcd_to_display:bcd7s_c1\|anodo\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA binary_to_BCD:bcd_contador\|add3:m5\|WideOr2 " "Ports D and ENA on the latch are fed by the same signal binary_to_BCD:bcd_contador\|add3:m5\|WideOr2" {  } { { "add3.v" "" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/add3.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652453350479 ""}  } { { "bcd_to_display.v" "" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/bcd_to_display.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652453350479 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "segmentos\[7\] VCC " "Pin \"segmentos\[7\]\" is stuck at VCC" {  } { { "main_pbl.v" "" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/main_pbl.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652453350500 "|main_pbl|segmentos[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led GND " "Pin \"led\" is stuck at GND" {  } { { "main_pbl.v" "" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/main_pbl.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652453350500 "|main_pbl|led"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1652453350500 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1652453350558 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ch0 " "No output dependent on input pin \"ch0\"" {  } { { "main_pbl.v" "" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/main_pbl.v" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652453350561 "|main_pbl|ch0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bt1 " "No output dependent on input pin \"bt1\"" {  } { { "main_pbl.v" "" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/main_pbl.v" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652453350561 "|main_pbl|bt1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bt2 " "No output dependent on input pin \"bt2\"" {  } { { "main_pbl.v" "" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/main_pbl.v" 11 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652453350561 "|main_pbl|bt2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bt0 " "No output dependent on input pin \"bt0\"" {  } { { "main_pbl.v" "" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/main_pbl.v" 12 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652453350561 "|main_pbl|bt0"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1652453350561 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "93 " "Implemented 93 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1652453350561 ""} { "Info" "ICUT_CUT_TM_OPINS" "19 " "Implemented 19 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1652453350561 ""} { "Info" "ICUT_CUT_TM_LCELLS" "63 " "Implemented 63 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1652453350561 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1652453350561 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 166 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 166 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "343 " "Peak virtual memory: 343 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652453350589 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 13 10:49:10 2022 " "Processing ended: Fri May 13 10:49:10 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652453350589 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652453350589 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652453350589 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1652453350589 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1652453351179 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652453351180 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 13 10:49:10 2022 " "Processing started: Fri May 13 10:49:10 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652453351180 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1652453351180 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off somador_de_pontos -c somador_de_pontos " "Command: quartus_fit --read_settings_files=off --write_settings_files=off somador_de_pontos -c somador_de_pontos" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1652453351180 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1652453351205 ""}
{ "Info" "0" "" "Project  = somador_de_pontos" {  } {  } 0 0 "Project  = somador_de_pontos" 0 0 "Fitter" 0 0 1652453351206 ""}
{ "Info" "0" "" "Revision = somador_de_pontos" {  } {  } 0 0 "Revision = somador_de_pontos" 0 0 "Fitter" 0 0 1652453351206 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1652453351239 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1652453351239 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "somador_de_pontos EPM240T100C5 " "Selected device EPM240T100C5 for design \"somador_de_pontos\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1652453351241 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1652453351284 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1652453351284 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1652453351306 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1652453351308 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100I5 " "Device EPM240T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1652453351336 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100A5 " "Device EPM240T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1652453351336 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100C5 " "Device EPM570T100C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1652453351336 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100I5 " "Device EPM570T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1652453351336 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100A5 " "Device EPM570T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1652453351336 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1652453351336 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "7 " "The Timing Analyzer is analyzing 7 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1652453351363 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "somador_de_pontos.sdc " "Synopsys Design Constraints File file not found: 'somador_de_pontos.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1652453351363 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1652453351364 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1652453351366 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1652453351366 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 14 clocks " "Found 14 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1652453351366 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1652453351366 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000          clk " "   1.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1652453351366 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000     clk_segs " "   1.000     clk_segs" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1652453351366 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 frequency_divider:Divisor_milagroso\|flipflopT:comb_3\|q " "   1.000 frequency_divider:Divisor_milagroso\|flipflopT:comb_3\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1652453351366 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 frequency_divider:Divisor_milagroso\|flipflopT:comb_4\|q " "   1.000 frequency_divider:Divisor_milagroso\|flipflopT:comb_4\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1652453351366 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 frequency_divider:Divisor_milagroso\|flipflopT:comb_5\|q " "   1.000 frequency_divider:Divisor_milagroso\|flipflopT:comb_5\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1652453351366 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 frequency_divider:Divisor_milagroso\|flipflopT:comb_6\|q " "   1.000 frequency_divider:Divisor_milagroso\|flipflopT:comb_6\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1652453351366 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 frequency_divider:Divisor_milagroso\|flipflopT:comb_7\|q " "   1.000 frequency_divider:Divisor_milagroso\|flipflopT:comb_7\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1652453351366 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 frequency_divider:Divisor_milagroso\|flipflopT:comb_8\|q " "   1.000 frequency_divider:Divisor_milagroso\|flipflopT:comb_8\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1652453351366 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 frequency_divider:Divisor_milagroso\|flipflopT:comb_9\|q " "   1.000 frequency_divider:Divisor_milagroso\|flipflopT:comb_9\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1652453351366 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 frequency_divider:Divisor_milagroso\|flipflopT:comb_10\|q " "   1.000 frequency_divider:Divisor_milagroso\|flipflopT:comb_10\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1652453351366 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 frequency_divider:Divisor_milagroso\|flipflopT:comb_11\|q " "   1.000 frequency_divider:Divisor_milagroso\|flipflopT:comb_11\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1652453351366 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 frequency_divider:Divisor_milagroso\|flipflopT:comb_12\|q " "   1.000 frequency_divider:Divisor_milagroso\|flipflopT:comb_12\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1652453351366 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 frequency_divider:Divisor_milagroso\|flipflopT:comb_13\|q " "   1.000 frequency_divider:Divisor_milagroso\|flipflopT:comb_13\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1652453351366 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 load_counter:comb_12\|flipflopJK:f1\|Qout " "   1.000 load_counter:comb_12\|flipflopJK:f1\|Qout" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1652453351366 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1652453351366 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1652453351368 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1652453351368 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1652453351370 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "bcd_to_display:bcd7s_c1\|Mux7~0 Global clock " "Automatically promoted signal \"bcd_to_display:bcd7s_c1\|Mux7~0\" to use Global clock" {  } { { "bcd_to_display.v" "" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/bcd_to_display.v" 10 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1652453351372 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clk_segs Global clock " "Automatically promoted signal \"clk_segs\" to use Global clock" {  } { { "main_pbl.v" "" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/main_pbl.v" 23 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1652453351372 ""}
{ "Info" "IFYGR_FYGR_PIN_USES_INTERNAL_GLOBAL" "clk_segs " "Pin \"clk_segs\" drives global clock, but is not placed in a dedicated clock pin position" {  } { { "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { clk_segs } } } { "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "clk_segs" } } } } { "main_pbl.v" "" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/main_pbl.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/" { { 0 { 0 ""} 0 808 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 186228 "Pin \"%1!s!\" drives global clock, but is not placed in a dedicated clock pin position" 0 0 "Fitter" 0 -1 1652453351372 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "frequency_divider:Divisor_milagroso\|flipflopT:comb_13\|q Global clock " "Automatically promoted some destinations of signal \"frequency_divider:Divisor_milagroso\|flipflopT:comb_13\|q\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "frequency_divider:Divisor_milagroso\|flipflopT:comb_13\|q " "Destination \"frequency_divider:Divisor_milagroso\|flipflopT:comb_13\|q\" may be non-global or may not use global clock" {  } { { "flipflopT.v" "" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/flipflopT.v" 1 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1652453351372 ""}  } { { "flipflopT.v" "" { Text "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/flipflopT.v" 1 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1652453351372 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1652453351372 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1652453351373 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1652453351381 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1652453351387 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1652453351387 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1652453351387 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1652453351387 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1652453351392 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1652453351394 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1652453351462 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1652453351507 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1652453351508 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1652453351689 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1652453351689 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1652453351702 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X0_Y0 X8_Y5 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5" {  } { { "loc" "" { Generic "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5"} { { 12 { 0 ""} 0 0 9 6 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1652453351758 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1652453351758 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1652453351835 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1652453351835 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1652453351835 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.12 " "Total time spent on timing analysis during the Fitter is 0.12 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1652453351844 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1652453351848 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1652453351853 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/output_files/somador_de_pontos.fit.smsg " "Generated suppressed messages file /home/aluno/Documentos/mi_cd_laraesquivel_macedo8/mi_cd_laraesquivel_macedo7/mi_cd_laraesquivel_macedo5/mi_cd_laraesquivel_macedo 2/mi_cd_laraesquivel_macedo (1)/output_files/somador_de_pontos.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1652453351868 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "972 " "Peak virtual memory: 972 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652453351876 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 13 10:49:11 2022 " "Processing ended: Fri May 13 10:49:11 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652453351876 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652453351876 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652453351876 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1652453351876 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1652453352480 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652453352480 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 13 10:49:12 2022 " "Processing started: Fri May 13 10:49:12 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652453352480 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1652453352480 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off somador_de_pontos -c somador_de_pontos " "Command: quartus_asm --read_settings_files=off --write_settings_files=off somador_de_pontos -c somador_de_pontos" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1652453352481 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1652453352598 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1652453352610 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1652453352611 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "327 " "Peak virtual memory: 327 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652453352661 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 13 10:49:12 2022 " "Processing ended: Fri May 13 10:49:12 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652453352661 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652453352661 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652453352661 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1652453352661 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1652453352776 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1652453353249 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652453353249 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 13 10:49:13 2022 " "Processing started: Fri May 13 10:49:13 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652453353249 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1652453353249 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta somador_de_pontos -c somador_de_pontos " "Command: quartus_sta somador_de_pontos -c somador_de_pontos" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1652453353249 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1652453353277 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1652453353328 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1652453353328 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652453353371 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652453353371 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1652453353424 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1652453353478 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "7 " "The Timing Analyzer is analyzing 7 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1652453353488 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "somador_de_pontos.sdc " "Synopsys Design Constraints File file not found: 'somador_de_pontos.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1652453353500 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1652453353501 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_segs clk_segs " "create_clock -period 1.000 -name clk_segs clk_segs" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1652453353503 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name frequency_divider:Divisor_milagroso\|flipflopT:comb_13\|q frequency_divider:Divisor_milagroso\|flipflopT:comb_13\|q " "create_clock -period 1.000 -name frequency_divider:Divisor_milagroso\|flipflopT:comb_13\|q frequency_divider:Divisor_milagroso\|flipflopT:comb_13\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1652453353503 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name frequency_divider:Divisor_milagroso\|flipflopT:comb_12\|q frequency_divider:Divisor_milagroso\|flipflopT:comb_12\|q " "create_clock -period 1.000 -name frequency_divider:Divisor_milagroso\|flipflopT:comb_12\|q frequency_divider:Divisor_milagroso\|flipflopT:comb_12\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1652453353503 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name frequency_divider:Divisor_milagroso\|flipflopT:comb_11\|q frequency_divider:Divisor_milagroso\|flipflopT:comb_11\|q " "create_clock -period 1.000 -name frequency_divider:Divisor_milagroso\|flipflopT:comb_11\|q frequency_divider:Divisor_milagroso\|flipflopT:comb_11\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1652453353503 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name load_counter:comb_12\|flipflopJK:f1\|Qout load_counter:comb_12\|flipflopJK:f1\|Qout " "create_clock -period 1.000 -name load_counter:comb_12\|flipflopJK:f1\|Qout load_counter:comb_12\|flipflopJK:f1\|Qout" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1652453353503 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name frequency_divider:Divisor_milagroso\|flipflopT:comb_10\|q frequency_divider:Divisor_milagroso\|flipflopT:comb_10\|q " "create_clock -period 1.000 -name frequency_divider:Divisor_milagroso\|flipflopT:comb_10\|q frequency_divider:Divisor_milagroso\|flipflopT:comb_10\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1652453353503 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name frequency_divider:Divisor_milagroso\|flipflopT:comb_9\|q frequency_divider:Divisor_milagroso\|flipflopT:comb_9\|q " "create_clock -period 1.000 -name frequency_divider:Divisor_milagroso\|flipflopT:comb_9\|q frequency_divider:Divisor_milagroso\|flipflopT:comb_9\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1652453353503 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name frequency_divider:Divisor_milagroso\|flipflopT:comb_8\|q frequency_divider:Divisor_milagroso\|flipflopT:comb_8\|q " "create_clock -period 1.000 -name frequency_divider:Divisor_milagroso\|flipflopT:comb_8\|q frequency_divider:Divisor_milagroso\|flipflopT:comb_8\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1652453353503 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name frequency_divider:Divisor_milagroso\|flipflopT:comb_7\|q frequency_divider:Divisor_milagroso\|flipflopT:comb_7\|q " "create_clock -period 1.000 -name frequency_divider:Divisor_milagroso\|flipflopT:comb_7\|q frequency_divider:Divisor_milagroso\|flipflopT:comb_7\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1652453353503 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name frequency_divider:Divisor_milagroso\|flipflopT:comb_6\|q frequency_divider:Divisor_milagroso\|flipflopT:comb_6\|q " "create_clock -period 1.000 -name frequency_divider:Divisor_milagroso\|flipflopT:comb_6\|q frequency_divider:Divisor_milagroso\|flipflopT:comb_6\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1652453353503 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name frequency_divider:Divisor_milagroso\|flipflopT:comb_5\|q frequency_divider:Divisor_milagroso\|flipflopT:comb_5\|q " "create_clock -period 1.000 -name frequency_divider:Divisor_milagroso\|flipflopT:comb_5\|q frequency_divider:Divisor_milagroso\|flipflopT:comb_5\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1652453353503 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name frequency_divider:Divisor_milagroso\|flipflopT:comb_4\|q frequency_divider:Divisor_milagroso\|flipflopT:comb_4\|q " "create_clock -period 1.000 -name frequency_divider:Divisor_milagroso\|flipflopT:comb_4\|q frequency_divider:Divisor_milagroso\|flipflopT:comb_4\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1652453353503 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name frequency_divider:Divisor_milagroso\|flipflopT:comb_3\|q frequency_divider:Divisor_milagroso\|flipflopT:comb_3\|q " "create_clock -period 1.000 -name frequency_divider:Divisor_milagroso\|flipflopT:comb_3\|q frequency_divider:Divisor_milagroso\|flipflopT:comb_3\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1652453353503 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1652453353503 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1652453353503 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1652453353506 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1652453353513 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1652453353514 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.935 " "Worst-case setup slack is -3.935" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652453353514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652453353514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.935             -15.332 clk_segs  " "   -3.935             -15.332 clk_segs " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652453353514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.647             -22.501 load_counter:comb_12\|flipflopJK:f1\|Qout  " "   -3.647             -22.501 load_counter:comb_12\|flipflopJK:f1\|Qout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652453353514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.553              -2.775 frequency_divider:Divisor_milagroso\|flipflopT:comb_13\|q  " "   -1.553              -2.775 frequency_divider:Divisor_milagroso\|flipflopT:comb_13\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652453353514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.466               0.000 frequency_divider:Divisor_milagroso\|flipflopT:comb_3\|q  " "    0.466               0.000 frequency_divider:Divisor_milagroso\|flipflopT:comb_3\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652453353514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.466               0.000 frequency_divider:Divisor_milagroso\|flipflopT:comb_6\|q  " "    0.466               0.000 frequency_divider:Divisor_milagroso\|flipflopT:comb_6\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652453353514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.467               0.000 frequency_divider:Divisor_milagroso\|flipflopT:comb_10\|q  " "    0.467               0.000 frequency_divider:Divisor_milagroso\|flipflopT:comb_10\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652453353514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.467               0.000 frequency_divider:Divisor_milagroso\|flipflopT:comb_8\|q  " "    0.467               0.000 frequency_divider:Divisor_milagroso\|flipflopT:comb_8\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652453353514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.469               0.000 frequency_divider:Divisor_milagroso\|flipflopT:comb_12\|q  " "    0.469               0.000 frequency_divider:Divisor_milagroso\|flipflopT:comb_12\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652453353514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.584               0.000 frequency_divider:Divisor_milagroso\|flipflopT:comb_4\|q  " "    0.584               0.000 frequency_divider:Divisor_milagroso\|flipflopT:comb_4\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652453353514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.818               0.000 frequency_divider:Divisor_milagroso\|flipflopT:comb_9\|q  " "    0.818               0.000 frequency_divider:Divisor_milagroso\|flipflopT:comb_9\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652453353514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.825               0.000 frequency_divider:Divisor_milagroso\|flipflopT:comb_7\|q  " "    0.825               0.000 frequency_divider:Divisor_milagroso\|flipflopT:comb_7\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652453353514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.085               0.000 frequency_divider:Divisor_milagroso\|flipflopT:comb_5\|q  " "    1.085               0.000 frequency_divider:Divisor_milagroso\|flipflopT:comb_5\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652453353514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.367               0.000 frequency_divider:Divisor_milagroso\|flipflopT:comb_11\|q  " "    1.367               0.000 frequency_divider:Divisor_milagroso\|flipflopT:comb_11\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652453353514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.197               0.000 clk  " "    2.197               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652453353514 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652453353514 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -6.021 " "Worst-case hold slack is -6.021" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652453353516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652453353516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.021             -38.189 load_counter:comb_12\|flipflopJK:f1\|Qout  " "   -6.021             -38.189 load_counter:comb_12\|flipflopJK:f1\|Qout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652453353516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.251              -2.251 clk  " "   -2.251              -2.251 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652453353516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.471              -3.392 clk_segs  " "   -1.471              -3.392 clk_segs " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652453353516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.421              -1.421 frequency_divider:Divisor_milagroso\|flipflopT:comb_11\|q  " "   -1.421              -1.421 frequency_divider:Divisor_milagroso\|flipflopT:comb_11\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652453353516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.139              -1.139 frequency_divider:Divisor_milagroso\|flipflopT:comb_5\|q  " "   -1.139              -1.139 frequency_divider:Divisor_milagroso\|flipflopT:comb_5\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652453353516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.879              -0.879 frequency_divider:Divisor_milagroso\|flipflopT:comb_7\|q  " "   -0.879              -0.879 frequency_divider:Divisor_milagroso\|flipflopT:comb_7\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652453353516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.872              -0.872 frequency_divider:Divisor_milagroso\|flipflopT:comb_9\|q  " "   -0.872              -0.872 frequency_divider:Divisor_milagroso\|flipflopT:comb_9\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652453353516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.638              -0.638 frequency_divider:Divisor_milagroso\|flipflopT:comb_4\|q  " "   -0.638              -0.638 frequency_divider:Divisor_milagroso\|flipflopT:comb_4\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652453353516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.523              -0.523 frequency_divider:Divisor_milagroso\|flipflopT:comb_12\|q  " "   -0.523              -0.523 frequency_divider:Divisor_milagroso\|flipflopT:comb_12\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652453353516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.521              -0.521 frequency_divider:Divisor_milagroso\|flipflopT:comb_10\|q  " "   -0.521              -0.521 frequency_divider:Divisor_milagroso\|flipflopT:comb_10\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652453353516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.521              -0.521 frequency_divider:Divisor_milagroso\|flipflopT:comb_8\|q  " "   -0.521              -0.521 frequency_divider:Divisor_milagroso\|flipflopT:comb_8\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652453353516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.520              -0.520 frequency_divider:Divisor_milagroso\|flipflopT:comb_3\|q  " "   -0.520              -0.520 frequency_divider:Divisor_milagroso\|flipflopT:comb_3\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652453353516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.520              -0.520 frequency_divider:Divisor_milagroso\|flipflopT:comb_6\|q  " "   -0.520              -0.520 frequency_divider:Divisor_milagroso\|flipflopT:comb_6\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652453353516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.668               0.000 frequency_divider:Divisor_milagroso\|flipflopT:comb_13\|q  " "    1.668               0.000 frequency_divider:Divisor_milagroso\|flipflopT:comb_13\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652453353516 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652453353516 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1652453353517 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1652453353517 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.289 " "Worst-case minimum pulse width slack is -2.289" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652453353518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652453353518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.289              -2.289 clk  " "   -2.289              -2.289 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652453353518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.289              -2.289 clk_segs  " "   -2.289              -2.289 clk_segs " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652453353518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.331              -9.930 load_counter:comb_12\|flipflopJK:f1\|Qout  " "   -0.331              -9.930 load_counter:comb_12\|flipflopJK:f1\|Qout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652453353518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 frequency_divider:Divisor_milagroso\|flipflopT:comb_10\|q  " "    0.234               0.000 frequency_divider:Divisor_milagroso\|flipflopT:comb_10\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652453353518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 frequency_divider:Divisor_milagroso\|flipflopT:comb_11\|q  " "    0.234               0.000 frequency_divider:Divisor_milagroso\|flipflopT:comb_11\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652453353518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 frequency_divider:Divisor_milagroso\|flipflopT:comb_12\|q  " "    0.234               0.000 frequency_divider:Divisor_milagroso\|flipflopT:comb_12\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652453353518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 frequency_divider:Divisor_milagroso\|flipflopT:comb_13\|q  " "    0.234               0.000 frequency_divider:Divisor_milagroso\|flipflopT:comb_13\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652453353518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 frequency_divider:Divisor_milagroso\|flipflopT:comb_3\|q  " "    0.234               0.000 frequency_divider:Divisor_milagroso\|flipflopT:comb_3\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652453353518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 frequency_divider:Divisor_milagroso\|flipflopT:comb_4\|q  " "    0.234               0.000 frequency_divider:Divisor_milagroso\|flipflopT:comb_4\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652453353518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 frequency_divider:Divisor_milagroso\|flipflopT:comb_5\|q  " "    0.234               0.000 frequency_divider:Divisor_milagroso\|flipflopT:comb_5\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652453353518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 frequency_divider:Divisor_milagroso\|flipflopT:comb_6\|q  " "    0.234               0.000 frequency_divider:Divisor_milagroso\|flipflopT:comb_6\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652453353518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 frequency_divider:Divisor_milagroso\|flipflopT:comb_7\|q  " "    0.234               0.000 frequency_divider:Divisor_milagroso\|flipflopT:comb_7\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652453353518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 frequency_divider:Divisor_milagroso\|flipflopT:comb_8\|q  " "    0.234               0.000 frequency_divider:Divisor_milagroso\|flipflopT:comb_8\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652453353518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 frequency_divider:Divisor_milagroso\|flipflopT:comb_9\|q  " "    0.234               0.000 frequency_divider:Divisor_milagroso\|flipflopT:comb_9\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652453353518 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652453353518 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Timing Analyzer" 0 -1 1652453353545 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1652453353550 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1652453353550 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 4 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "343 " "Peak virtual memory: 343 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652453353562 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 13 10:49:13 2022 " "Processing ended: Fri May 13 10:49:13 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652453353562 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652453353562 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652453353562 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1652453353562 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 176 s " "Quartus Prime Full Compilation was successful. 0 errors, 176 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1652453353632 ""}
