Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,25
design__inferred_latch__count,0
design__instance__count,71
design__instance__area,772.934
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.00001624934157007374
power__switching__total,0.0000037209583751973696
power__leakage__total,0.0000017471039654992637
power__total,0.000021717403797083534
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.2517611190781951
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.2500174305019796
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.24292840648907613
timing__setup__ws__corner:nom_fast_1p32V_m40C,11.410948953165128
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.242928
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,Infinity
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,0
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.25427322078706155
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.25001681987929875
timing__hold__ws__corner:nom_slow_1p08V_125C,0.9330713132906245
timing__setup__ws__corner:nom_slow_1p08V_125C,10.919628177416753
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.933071
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,Infinity
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,0
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.25273095442878524
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.2500171251906392
timing__hold__ws__corner:nom_typ_1p20V_25C,0.48814925705538426
timing__setup__ws__corner:nom_typ_1p20V_25C,11.226872194119393
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.488149
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,Infinity
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,0
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.2517611190781951
clock__skew__worst_setup,0.25001681987929875
timing__hold__ws,0.24292840648907613
timing__setup__ws,10.919628177416753
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.242928
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,inf
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 154.98
design__core__bbox,2.88 3.78 199.2 151.2
design__io,45
design__die__area,31318.4
design__core__area,28941.5
design__instance__count__stdcell,71
design__instance__area__stdcell,772.934
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.0267068
design__instance__utilization__stdcell,0.0267068
design__rows,39
design__rows:CoreSite,39
design__sites,15951
design__sites:CoreSite,15951
design__instance__count__class:buffer,3
design__instance__area__class:buffer,21.7728
design__instance__count__class:inverter,1
design__instance__area__class:inverter,5.4432
design__instance__count__class:sequential_cell,4
design__instance__area__class:sequential_cell,188.698
design__instance__count__class:multi_input_combinational_cell,48
design__instance__area__class:multi_input_combinational_cell,386.467
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,12
design__instance__area__class:timing_repair_buffer,143.338
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,1367.77
design__violations,0
design__instance__count__class:clock_buffer,3
design__instance__area__class:clock_buffer,27.216
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,6
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,94
route__net__special,2
route__drc_errors__iter:0,16
route__wirelength__iter:0,1338
route__drc_errors__iter:1,4
route__wirelength__iter:1,1356
route__drc_errors__iter:2,10
route__wirelength__iter:2,1353
route__drc_errors__iter:3,0
route__wirelength__iter:3,1368
route__drc_errors,0
route__wirelength,1368
route__vias,385
route__vias__singlecut,385
route__vias__multicut,0
design__disconnected_pin__count,13
design__critical_disconnected_pin__count,0
route__wirelength__max,120.015
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,17
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,17
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,17
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,17
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.2
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.2
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.00000266043
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.00000299216
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,2.63321E-7
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.00000299216
design_powergrid__voltage__worst,0.00000299216
design_powergrid__voltage__worst__net:VPWR,1.2
design_powergrid__drop__worst,0.00000299216
design_powergrid__drop__worst__net:VPWR,0.00000266043
design_powergrid__voltage__worst__net:VGND,0.00000299216
design_powergrid__drop__worst__net:VGND,0.00000299216
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,2.7300000000000002258634360270683760774090842460282146930694580078125E-7
ir__drop__worst,0.000002659999999999999943157448500929973533857264555990695953369140625
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
