// Seed: 491467806
module module_0;
  wire  id_2;
  uwire id_3;
  assign id_1 = !id_3;
endmodule
module module_1 (
    input tri0 id_0,
    output logic id_1,
    output supply1 id_2
);
  always @(negedge 1 or negedge id_0)
    repeat (id_0) begin
      id_2 = 1;
      if (1) for (id_2 = id_0; 1; id_1 = 1) id_1 = #1 1;
      else begin
        id_1 <= 1;
      end
    end
  module_0();
  assign id_2 = 1;
  always @(posedge id_0 or posedge id_0) $display;
endmodule
