

================================================================
== Vivado HLS Report for 'matmul_hw'
================================================================
* Date:           Sat Jun  3 12:12:54 2017

* Version:        2016.4 (Build 1733598 on Wed Dec 14 22:59:20 MST 2016)
* Project:        hls_matmul_int
* Solution:       matmul_9b_32x32
* Product family: artix7
* Target device:  xc7a100tcsg324-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.15|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  8202|  8202|  8203|  8203|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- L_col   |  8200|  8200|        17|          8|          1|  1024|    yes   |
        +----------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    690|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|     16|       0|      0|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|   1079|
|Register         |        -|      -|    2971|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|     16|    2971|   1769|
+-----------------+---------+-------+--------+-------+
|Available        |      270|    240|  126800|  63400|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      6|       2|      2|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+---+----+
    |         Instance        |        Module        | BRAM_18K| DSP48E| FF| LUT|
    +-------------------------+----------------------+---------+-------+---+----+
    |matmul_hw_mul_32sdEe_U1  |matmul_hw_mul_32sdEe  |        0|      4|  0|   0|
    |matmul_hw_mul_32sdEe_U2  |matmul_hw_mul_32sdEe  |        0|      4|  0|   0|
    |matmul_hw_mul_32sdEe_U3  |matmul_hw_mul_32sdEe  |        0|      4|  0|   0|
    |matmul_hw_mul_32sdEe_U4  |matmul_hw_mul_32sdEe  |        0|      4|  0|   0|
    +-------------------------+----------------------+---------+-------+---+----+
    |Total                    |                      |        0|     16|  0|   0|
    +-------------------------+----------------------+---------+-------+---+----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |c_Din_A                        |     +    |      0|  0|  16|          32|          32|
    |grp_fu_910_p2                  |     +    |      0|  0|  32|          32|          32|
    |grp_fu_916_p2                  |     +    |      0|  0|  32|          32|          32|
    |grp_fu_922_p2                  |     +    |      0|  0|  32|          32|          32|
    |grp_fu_928_p2                  |     +    |      0|  0|  16|          32|          32|
    |grp_fu_934_p2                  |     +    |      0|  0|  32|          32|          32|
    |grp_fu_940_p2                  |     +    |      0|  0|  16|          32|          32|
    |i_1_fu_958_p2                  |     +    |      0|  0|   6|           6|           1|
    |indvar_flatten_next_fu_952_p2  |     +    |      0|  0|  11|          11|           1|
    |j_1_fu_1226_p2                 |     +    |      0|  0|   6|           6|           1|
    |tmp10_fu_1257_p2               |     +    |      0|  0|  16|          32|          32|
    |tmp13_fu_1271_p2               |     +    |      0|  0|  16|          32|          32|
    |tmp14_fu_1261_p2               |     +    |      0|  0|  16|          32|          32|
    |tmp15_fu_1267_p2               |     +    |      0|  0|  32|          32|          32|
    |tmp16_fu_1314_p2               |     +    |      0|  0|  16|          32|          32|
    |tmp17_fu_1283_p2               |     +    |      0|  0|  16|          32|          32|
    |tmp1_fu_1345_p2                |     +    |      0|  0|  16|          32|          32|
    |tmp24_fu_1308_p2               |     +    |      0|  0|  16|          32|          32|
    |tmp25_fu_1288_p2               |     +    |      0|  0|  16|          32|          32|
    |tmp28_fu_1302_p2               |     +    |      0|  0|  16|          32|          32|
    |tmp29_fu_1292_p2               |     +    |      0|  0|  16|          32|          32|
    |tmp2_fu_1251_p2                |     +    |      0|  0|  16|          32|          32|
    |tmp30_fu_1298_p2               |     +    |      0|  0|  32|          32|          32|
    |tmp3_fu_1231_p2                |     +    |      0|  0|  16|          32|          32|
    |tmp6_fu_1245_p2                |     +    |      0|  0|  16|          32|          32|
    |tmp7_fu_1235_p2                |     +    |      0|  0|  16|          32|          32|
    |tmp8_fu_1241_p2                |     +    |      0|  0|  32|          32|          32|
    |tmp9_fu_1277_p2                |     +    |      0|  0|  16|          32|          32|
    |tmp_19_fu_1030_p2              |     +    |      0|  0|   7|           7|           6|
    |tmp_21_fu_1092_p2              |     +    |      0|  0|   8|           8|           7|
    |tmp_23_fu_1151_p2              |     +    |      0|  0|   8|           8|           8|
    |tmp_25_fu_1212_p2              |     +    |      0|  0|   9|           9|           8|
    |tmp_26_fu_1334_p2              |     +    |      0|  0|  12|          12|          12|
    |exitcond_flatten_fu_946_p2     |   icmp   |      0|  0|   5|          11|          12|
    |exitcond_fu_964_p2             |   icmp   |      0|  0|   3|           6|           7|
    |tmp_10_fu_1106_p2              |    or    |      0|  0|  13|           9|           3|
    |tmp_12_fu_1134_p2              |    or    |      0|  0|  13|           9|           3|
    |tmp_14_fu_1164_p2              |    or    |      0|  0|  13|           9|           3|
    |tmp_16_fu_1192_p2              |    or    |      0|  0|  13|           9|           3|
    |tmp_4_fu_1010_p2               |    or    |      0|  0|  13|           9|           1|
    |tmp_7_fu_1044_p2               |    or    |      0|  0|  13|           9|           2|
    |tmp_9_fu_1072_p2               |    or    |      0|  0|  13|           9|           2|
    |j_mid2_fu_970_p3               |  select  |      0|  0|   6|           1|           1|
    |tmp_mid2_v_fu_978_p3           |  select  |      0|  0|   6|           1|           6|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |Total                          |          |      0|  0| 690|         949|         887|
    +-------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |a_0_Addr_A_orig               |  64|          9|   32|        288|
    |a_1_Addr_A_orig               |  64|          9|   32|        288|
    |a_2_Addr_A_orig               |  64|          9|   32|        288|
    |a_3_Addr_A_orig               |  64|          9|   32|        288|
    |ap_NS_fsm                     |   4|         11|    1|         11|
    |ap_enable_reg_pp0_iter2       |   1|          2|    1|          2|
    |b_0_Addr_A_orig               |  64|          9|   32|        288|
    |b_1_Addr_A_orig               |  64|          9|   32|        288|
    |b_2_Addr_A_orig               |  64|          9|   32|        288|
    |b_3_Addr_A_orig               |  64|          9|   32|        288|
    |c_WEN_A                       |   4|          2|    4|          8|
    |grp_fu_709_p0                 |  64|          9|   32|        288|
    |grp_fu_709_p1                 |  64|          9|   32|        288|
    |grp_fu_710_p0                 |  64|          9|   32|        288|
    |grp_fu_710_p1                 |  64|          9|   32|        288|
    |grp_fu_711_p0                 |  64|          9|   32|        288|
    |grp_fu_711_p1                 |  64|          9|   32|        288|
    |grp_fu_712_p0                 |  64|          9|   32|        288|
    |grp_fu_712_p1                 |  64|          9|   32|        288|
    |i_phi_fu_691_p4               |   6|          2|    6|         12|
    |i_reg_687                     |   6|          2|    6|         12|
    |indvar_flatten_phi_fu_680_p4  |  11|          2|   11|         22|
    |indvar_flatten_reg_676        |  11|          2|   11|         22|
    |j_phi_fu_702_p4               |   6|          2|    6|         12|
    |j_reg_698                     |   6|          2|    6|         12|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         |1079|        171|  564|       4721|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------+----+----+-----+-----------+
    |                         Name                        | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------+----+----+-----+-----------+
    |a_0_load_1_reg_1553                                  |  32|   0|   32|          0|
    |a_0_load_2_reg_1638                                  |  32|   0|   32|          0|
    |a_0_load_3_reg_1718                                  |  32|   0|   32|          0|
    |a_0_load_4_reg_1798                                  |  32|   0|   32|          0|
    |a_0_load_5_reg_1878                                  |  32|   0|   32|          0|
    |a_0_load_6_reg_1958                                  |  32|   0|   32|          0|
    |a_0_load_7_reg_2003                                  |  32|   0|   32|          0|
    |a_0_load_reg_1473                                    |  32|   0|   32|          0|
    |a_1_load_1_reg_1563                                  |  32|   0|   32|          0|
    |a_1_load_2_reg_1648                                  |  32|   0|   32|          0|
    |a_1_load_3_reg_1728                                  |  32|   0|   32|          0|
    |a_1_load_4_reg_1808                                  |  32|   0|   32|          0|
    |a_1_load_5_reg_1888                                  |  32|   0|   32|          0|
    |a_1_load_6_reg_1968                                  |  32|   0|   32|          0|
    |a_1_load_7_reg_2013                                  |  32|   0|   32|          0|
    |a_1_load_reg_1483                                    |  32|   0|   32|          0|
    |a_2_load_1_reg_1573                                  |  32|   0|   32|          0|
    |a_2_load_2_reg_1658                                  |  32|   0|   32|          0|
    |a_2_load_3_reg_1738                                  |  32|   0|   32|          0|
    |a_2_load_4_reg_1818                                  |  32|   0|   32|          0|
    |a_2_load_5_reg_1898                                  |  32|   0|   32|          0|
    |a_2_load_6_reg_1978                                  |  32|   0|   32|          0|
    |a_2_load_7_reg_2023                                  |  32|   0|   32|          0|
    |a_2_load_reg_1493                                    |  32|   0|   32|          0|
    |a_3_load_1_reg_1583                                  |  32|   0|   32|          0|
    |a_3_load_2_reg_1668                                  |  32|   0|   32|          0|
    |a_3_load_3_reg_1748                                  |  32|   0|   32|          0|
    |a_3_load_4_reg_1828                                  |  32|   0|   32|          0|
    |a_3_load_5_reg_1908                                  |  32|   0|   32|          0|
    |a_3_load_6_reg_1988                                  |  32|   0|   32|          0|
    |a_3_load_7_reg_2033                                  |  32|   0|   32|          0|
    |a_3_load_reg_1503                                    |  32|   0|   32|          0|
    |ap_CS_fsm                                            |  10|   0|   10|          0|
    |ap_enable_reg_pp0_iter0                              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                              |   1|   0|    1|          0|
    |ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_1355  |   1|   0|    1|          0|
    |ap_pipeline_reg_pp0_iter1_j_mid2_reg_1364            |   6|   0|    6|          0|
    |ap_pipeline_reg_pp0_iter1_tmp_mid2_v_reg_1376        |   6|   0|    6|          0|
    |b_0_load_1_reg_1558                                  |  32|   0|   32|          0|
    |b_0_load_2_reg_1643                                  |  32|   0|   32|          0|
    |b_0_load_3_reg_1723                                  |  32|   0|   32|          0|
    |b_0_load_4_reg_1803                                  |  32|   0|   32|          0|
    |b_0_load_5_reg_1883                                  |  32|   0|   32|          0|
    |b_0_load_6_reg_1963                                  |  32|   0|   32|          0|
    |b_0_load_7_reg_2008                                  |  32|   0|   32|          0|
    |b_0_load_reg_1478                                    |  32|   0|   32|          0|
    |b_1_load_1_reg_1568                                  |  32|   0|   32|          0|
    |b_1_load_2_reg_1653                                  |  32|   0|   32|          0|
    |b_1_load_3_reg_1733                                  |  32|   0|   32|          0|
    |b_1_load_4_reg_1813                                  |  32|   0|   32|          0|
    |b_1_load_5_reg_1893                                  |  32|   0|   32|          0|
    |b_1_load_6_reg_1973                                  |  32|   0|   32|          0|
    |b_1_load_7_reg_2018                                  |  32|   0|   32|          0|
    |b_1_load_reg_1488                                    |  32|   0|   32|          0|
    |b_2_load_1_reg_1578                                  |  32|   0|   32|          0|
    |b_2_load_2_reg_1663                                  |  32|   0|   32|          0|
    |b_2_load_3_reg_1743                                  |  32|   0|   32|          0|
    |b_2_load_4_reg_1823                                  |  32|   0|   32|          0|
    |b_2_load_5_reg_1903                                  |  32|   0|   32|          0|
    |b_2_load_6_reg_1983                                  |  32|   0|   32|          0|
    |b_2_load_7_reg_2028                                  |  32|   0|   32|          0|
    |b_2_load_reg_1498                                    |  32|   0|   32|          0|
    |b_3_load_1_reg_1588                                  |  32|   0|   32|          0|
    |b_3_load_2_reg_1673                                  |  32|   0|   32|          0|
    |b_3_load_3_reg_1753                                  |  32|   0|   32|          0|
    |b_3_load_4_reg_1833                                  |  32|   0|   32|          0|
    |b_3_load_5_reg_1913                                  |  32|   0|   32|          0|
    |b_3_load_6_reg_1993                                  |  32|   0|   32|          0|
    |b_3_load_7_reg_2038                                  |  32|   0|   32|          0|
    |b_3_load_reg_1508                                    |  32|   0|   32|          0|
    |exitcond_flatten_reg_1355                            |   1|   0|    1|          0|
    |i_reg_687                                            |   6|   0|    6|          0|
    |indvar_flatten_next_reg_1359                         |  11|   0|   11|          0|
    |indvar_flatten_reg_676                               |  11|   0|   11|          0|
    |j_1_reg_1998                                         |   6|   0|    6|          0|
    |j_mid2_reg_1364                                      |   6|   0|    6|          0|
    |j_reg_698                                            |   6|   0|    6|          0|
    |reg_870                                              |  32|   0|   32|          0|
    |reg_874                                              |  32|   0|   32|          0|
    |reg_878                                              |  32|   0|   32|          0|
    |reg_882                                              |  32|   0|   32|          0|
    |reg_886                                              |  32|   0|   32|          0|
    |reg_890                                              |  32|   0|   32|          0|
    |reg_894                                              |  32|   0|   32|          0|
    |reg_898                                              |  32|   0|   32|          0|
    |reg_902                                              |  32|   0|   32|          0|
    |reg_906                                              |  32|   0|   32|          0|
    |tmp11_reg_2048                                       |  32|   0|   32|          0|
    |tmp12_reg_2063                                       |  32|   0|   32|          0|
    |tmp16_reg_2118                                       |  32|   0|   32|          0|
    |tmp18_reg_2068                                       |  32|   0|   32|          0|
    |tmp26_reg_2053                                       |  32|   0|   32|          0|
    |tmp27_reg_2073                                       |  32|   0|   32|          0|
    |tmp2_reg_2108                                        |  32|   0|   32|          0|
    |tmp4_reg_2043                                        |  32|   0|   32|          0|
    |tmp5_reg_2058                                        |  32|   0|   32|          0|
    |tmp9_reg_2113                                        |  32|   0|   32|          0|
    |tmp_2_cast3_reg_1613                                 |   6|   0|    8|          2|
    |tmp_6_13_reg_2083                                    |  32|   0|   32|          0|
    |tmp_6_14_reg_2098                                    |  32|   0|   32|          0|
    |tmp_6_29_reg_2088                                    |  32|   0|   32|          0|
    |tmp_6_30_reg_2103                                    |  32|   0|   32|          0|
    |tmp_6_6_reg_2078                                     |  32|   0|   32|          0|
    |tmp_6_7_reg_2093                                     |  32|   0|   32|          0|
    |tmp_mid2_v_reg_1376                                  |   6|   0|    6|          0|
    |tmp_reg_1382                                         |   6|   0|    9|          3|
    +-----------------------------------------------------+----+----+-----+-----------+
    |Total                                                |2971|   0| 2976|          5|
    +-----------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs |   matmul_hw  | return value |
|ap_rst      |  in |    1| ap_ctrl_hs |   matmul_hw  | return value |
|ap_start    |  in |    1| ap_ctrl_hs |   matmul_hw  | return value |
|ap_done     | out |    1| ap_ctrl_hs |   matmul_hw  | return value |
|ap_idle     | out |    1| ap_ctrl_hs |   matmul_hw  | return value |
|ap_ready    | out |    1| ap_ctrl_hs |   matmul_hw  | return value |
|a_0_Addr_A  | out |   32|    bram    |      a_0     |     array    |
|a_0_EN_A    | out |    1|    bram    |      a_0     |     array    |
|a_0_WEN_A   | out |    4|    bram    |      a_0     |     array    |
|a_0_Din_A   | out |   32|    bram    |      a_0     |     array    |
|a_0_Dout_A  |  in |   32|    bram    |      a_0     |     array    |
|a_0_Clk_A   | out |    1|    bram    |      a_0     |     array    |
|a_0_Rst_A   | out |    1|    bram    |      a_0     |     array    |
|a_1_Addr_A  | out |   32|    bram    |      a_1     |     array    |
|a_1_EN_A    | out |    1|    bram    |      a_1     |     array    |
|a_1_WEN_A   | out |    4|    bram    |      a_1     |     array    |
|a_1_Din_A   | out |   32|    bram    |      a_1     |     array    |
|a_1_Dout_A  |  in |   32|    bram    |      a_1     |     array    |
|a_1_Clk_A   | out |    1|    bram    |      a_1     |     array    |
|a_1_Rst_A   | out |    1|    bram    |      a_1     |     array    |
|a_2_Addr_A  | out |   32|    bram    |      a_2     |     array    |
|a_2_EN_A    | out |    1|    bram    |      a_2     |     array    |
|a_2_WEN_A   | out |    4|    bram    |      a_2     |     array    |
|a_2_Din_A   | out |   32|    bram    |      a_2     |     array    |
|a_2_Dout_A  |  in |   32|    bram    |      a_2     |     array    |
|a_2_Clk_A   | out |    1|    bram    |      a_2     |     array    |
|a_2_Rst_A   | out |    1|    bram    |      a_2     |     array    |
|a_3_Addr_A  | out |   32|    bram    |      a_3     |     array    |
|a_3_EN_A    | out |    1|    bram    |      a_3     |     array    |
|a_3_WEN_A   | out |    4|    bram    |      a_3     |     array    |
|a_3_Din_A   | out |   32|    bram    |      a_3     |     array    |
|a_3_Dout_A  |  in |   32|    bram    |      a_3     |     array    |
|a_3_Clk_A   | out |    1|    bram    |      a_3     |     array    |
|a_3_Rst_A   | out |    1|    bram    |      a_3     |     array    |
|b_0_Addr_A  | out |   32|    bram    |      b_0     |     array    |
|b_0_EN_A    | out |    1|    bram    |      b_0     |     array    |
|b_0_WEN_A   | out |    4|    bram    |      b_0     |     array    |
|b_0_Din_A   | out |   32|    bram    |      b_0     |     array    |
|b_0_Dout_A  |  in |   32|    bram    |      b_0     |     array    |
|b_0_Clk_A   | out |    1|    bram    |      b_0     |     array    |
|b_0_Rst_A   | out |    1|    bram    |      b_0     |     array    |
|b_1_Addr_A  | out |   32|    bram    |      b_1     |     array    |
|b_1_EN_A    | out |    1|    bram    |      b_1     |     array    |
|b_1_WEN_A   | out |    4|    bram    |      b_1     |     array    |
|b_1_Din_A   | out |   32|    bram    |      b_1     |     array    |
|b_1_Dout_A  |  in |   32|    bram    |      b_1     |     array    |
|b_1_Clk_A   | out |    1|    bram    |      b_1     |     array    |
|b_1_Rst_A   | out |    1|    bram    |      b_1     |     array    |
|b_2_Addr_A  | out |   32|    bram    |      b_2     |     array    |
|b_2_EN_A    | out |    1|    bram    |      b_2     |     array    |
|b_2_WEN_A   | out |    4|    bram    |      b_2     |     array    |
|b_2_Din_A   | out |   32|    bram    |      b_2     |     array    |
|b_2_Dout_A  |  in |   32|    bram    |      b_2     |     array    |
|b_2_Clk_A   | out |    1|    bram    |      b_2     |     array    |
|b_2_Rst_A   | out |    1|    bram    |      b_2     |     array    |
|b_3_Addr_A  | out |   32|    bram    |      b_3     |     array    |
|b_3_EN_A    | out |    1|    bram    |      b_3     |     array    |
|b_3_WEN_A   | out |    4|    bram    |      b_3     |     array    |
|b_3_Din_A   | out |   32|    bram    |      b_3     |     array    |
|b_3_Dout_A  |  in |   32|    bram    |      b_3     |     array    |
|b_3_Clk_A   | out |    1|    bram    |      b_3     |     array    |
|b_3_Rst_A   | out |    1|    bram    |      b_3     |     array    |
|c_Addr_A    | out |   32|    bram    |       c      |     array    |
|c_EN_A      | out |    1|    bram    |       c      |     array    |
|c_WEN_A     | out |    4|    bram    |       c      |     array    |
|c_Din_A     | out |   32|    bram    |       c      |     array    |
|c_Dout_A    |  in |   32|    bram    |       c      |     array    |
|c_Clk_A     | out |    1|    bram    |       c      |     array    |
|c_Rst_A     | out |    1|    bram    |       c      |     array    |
+------------+-----+-----+------------+--------------+--------------+

