Release 7.1.04i par H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

THH_LAPTOP::  Tue Mar 27 08:29:38 2007

par -w -intstyle ise -ol high -t 1 digital_pll_sd_dac_map.ncd
digital_pll_sd_dac.ncd digital_pll_sd_dac.pcf 


Constraints file: digital_pll_sd_dac.pcf.
Loading device for application Rf_Device from file '2vp20.nph' in environment
C:/ISE71.
   "digital_pll_sd_dac" is an NCD, version 3.1, device xc2vp20, package ff896,
speed -6

Initializing temperature to 85.000 Celsius. (default - Range: -40.000 to 100.000
Celsius)
Initializing voltage to 1.500 Volts. (default - Range: 1.400 to 1.600 Volts)


Device speed data version:  "PRODUCTION 1.91 2005-07-22".


Device Utilization Summary:

   Number of BUFGMUXs                  1 out of 16      6%
   Number of External IOBs            19 out of 556     3%
      Number of LOCed IOBs             0 out of 19      0%

   Number of SLICEs                   17 out of 9280    1%


Overall effort level (-ol):   High (set by user)
Placer effort level (-pl):    High (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    High (set by user)


Starting Placer

Phase 1.1
Phase 1.1 (Checksum:9896f3) REAL time: 5 secs 

Phase 2.31
Phase 2.31 (Checksum:1312cfe) REAL time: 5 secs 

Phase 3.2
.


Phase 3.2 (Checksum:1c9c37d) REAL time: 9 secs 

Phase 4.30
Phase 4.30 (Checksum:26259fc) REAL time: 9 secs 

Phase 5.3
Phase 5.3 (Checksum:2faf07b) REAL time: 9 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 9 secs 

Phase 7.8
.
.
.
.
.
Phase 7.8 (Checksum:9a5cf3) REAL time: 9 secs 

Phase 8.5
Phase 8.5 (Checksum:4c4b3f8) REAL time: 9 secs 

Phase 9.18
Phase 9.18 (Checksum:55d4a77) REAL time: 10 secs 

Phase 10.5
Phase 10.5 (Checksum:5f5e0f6) REAL time: 10 secs 

Phase 11.27
Phase 11.27 (Checksum:68e7775) REAL time: 10 secs 

Phase 12.24
Phase 12.24 (Checksum:7270df4) REAL time: 10 secs 

Writing design to file digital_pll_sd_dac.ncd


Total REAL time to Placer completion: 10 secs 
Total CPU time to Placer completion: 7 secs 

Starting Router

Phase 1: 133 unrouted;       REAL time: 17 secs 

Phase 2: 112 unrouted;       REAL time: 18 secs 

Phase 3: 4 unrouted;       REAL time: 18 secs 

Phase 4: 4 unrouted; (0)      REAL time: 18 secs 

Phase 5: 4 unrouted; (0)      REAL time: 18 secs 

Phase 6: 0 unrouted; (0)      REAL time: 18 secs 

Phase 7: 0 unrouted; (0)      REAL time: 18 secs 


Total REAL time to Router completion: 18 secs 
Total CPU time to Router completion: 15 secs 

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|         clk_i_BUFGP |     BUFGMUX7S| No   |   16 |  0.092     |  1.292      |
+---------------------+--------------+------+------+------------+-------------+


   The Delay Summary Report


The NUMBER OF SIGNALS NOT COMPLETELY ROUTED for this design is: 0

   The AVERAGE CONNECTION DELAY for this design is:        0.550
   The MAXIMUM PIN DELAY IS:                               3.478
   The AVERAGE CONNECTION DELAY on the 10 WORST NETS is:   1.962

   Listing Pin Delays by value: (nsec)

    d < 1.00   < d < 2.00  < d < 3.00  < d < 4.00  < d < 5.00  d >= 5.00
   ---------   ---------   ---------   ---------   ---------   ---------
         103          20           0           4           0           0

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 33 secs 
Total CPU time to PAR completion: 18 secs 

Peak Memory Usage:  142 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 0
Number of info messages: 0

Writing design to file digital_pll_sd_dac.ncd



PAR done!
