{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1570265875938 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1570265875962 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 05 10:57:55 2019 " "Processing started: Sat Oct 05 10:57:55 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1570265875962 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570265875962 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPUBITWORD -c CPUBITWORD " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPUBITWORD -c CPUBITWORD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570265875962 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 1 0 "Analysis & Synthesis" 0 -1 1570265877001 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "_PC_Counter _PC_COUNTER CPU.v(72) " "Verilog HDL Declaration information at CPU.v(72): object \"_PC_Counter\" differs only in case from object \"_PC_COUNTER\" in the same scope" {  } { { "CPU.v" "" { Text "E:/Pulpit/FinalCPU/CPU.v" 72 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1570265896451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.v" "" { Text "E:/Pulpit/FinalCPU/CPU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570265896495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570265896495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file pc_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC_COUNTER " "Found entity 1: PC_COUNTER" {  } { { "PC_Counter.v" "" { Text "E:/Pulpit/FinalCPU/PC_Counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570265896535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570265896535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcram.v 1 1 " "Found 1 design units, including 1 entities, in source file pcram.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_ROM " "Found entity 1: CPU_ROM" {  } { { "PCRam.v" "" { Text "E:/Pulpit/FinalCPU/PCRam.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570265896596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570265896596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "statereg.v 1 1 " "Found 1 design units, including 1 entities, in source file statereg.v" { { "Info" "ISGN_ENTITY_NAME" "1 STATE_REG " "Found entity 1: STATE_REG" {  } { { "StateReg.v" "" { Text "E:/Pulpit/FinalCPU/StateReg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570265896608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570265896608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exe.v 1 1 " "Found 1 design units, including 1 entities, in source file exe.v" { { "Info" "ISGN_ENTITY_NAME" "1 CONTROL_UNIT " "Found entity 1: CONTROL_UNIT" {  } { { "EXE.v" "" { Text "E:/Pulpit/FinalCPU/EXE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570265896672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570265896672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_bitunit.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu_bitunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 BIT_UNIT " "Found entity 1: BIT_UNIT" {  } { { "CPU_BitUnit.v" "" { Text "E:/Pulpit/FinalCPU/CPU_BitUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570265896705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570265896705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lu.v 1 1 " "Found 1 design units, including 1 entities, in source file lu.v" { { "Info" "ISGN_ENTITY_NAME" "1 LU " "Found entity 1: LU" {  } { { "LU.v" "" { Text "E:/Pulpit/FinalCPU/LU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570265896743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570265896743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "E:/Pulpit/FinalCPU/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570265896781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570265896781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ov_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file ov_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 OV_REG " "Found entity 1: OV_REG" {  } { { "OV_Reg.v" "" { Text "E:/Pulpit/FinalCPU/OV_Reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570265896797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570265896797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_MUX " "Found entity 1: ALU_MUX" {  } { { "ALU_Mux.v" "" { Text "E:/Pulpit/FinalCPU/ALU_Mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570265896820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570265896820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_wordunit.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu_wordunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 WORD_UNIT " "Found entity 1: WORD_UNIT" {  } { { "CPU_WordUnit.v" "" { Text "E:/Pulpit/FinalCPU/CPU_WordUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570265896847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570265896847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "programmer.v 1 1 " "Found 1 design units, including 1 entities, in source file programmer.v" { { "Info" "ISGN_ENTITY_NAME" "1 PROGRAMMER " "Found entity 1: PROGRAMMER" {  } { { "Programmer.v" "" { Text "E:/Pulpit/FinalCPU/Programmer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570265896850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570265896850 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "StatesController.v(32) " "Verilog HDL information at StatesController.v(32): always construct contains both blocking and non-blocking assignments" {  } { { "StatesController.v" "" { Text "E:/Pulpit/FinalCPU/StatesController.v" 32 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1570265896854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "statescontroller.v 1 1 " "Found 1 design units, including 1 entities, in source file statescontroller.v" { { "Info" "ISGN_ENTITY_NAME" "1 STATES_CONTROLLER " "Found entity 1: STATES_CONTROLLER" {  } { { "StatesController.v" "" { Text "E:/Pulpit/FinalCPU/StatesController.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570265896855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570265896855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "globalram.v 0 0 " "Found 0 design units, including 0 entities, in source file globalram.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570265896857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_cache.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu_cache.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_Cache " "Found entity 1: CPU_Cache" {  } { { "CPU_Cache.v" "" { Text "E:/Pulpit/FinalCPU/CPU_Cache.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570265896869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570265896869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cache_desactiver.v 1 1 " "Found 1 design units, including 1 entities, in source file cache_desactiver.v" { { "Info" "ISGN_ENTITY_NAME" "1 Cache_Desactiver " "Found entity 1: Cache_Desactiver" {  } { { "Cache_Desactiver.v" "" { Text "E:/Pulpit/FinalCPU/Cache_Desactiver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570265896877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570265896877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "word_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file word_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 Word_Memory " "Found entity 1: Word_Memory" {  } { { "Word_Memory.v" "" { Text "E:/Pulpit/FinalCPU/Word_Memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570265896900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570265896900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file io_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 IO_Memory " "Found entity 1: IO_Memory" {  } { { "IO_Memory.v" "" { Text "E:/Pulpit/FinalCPU/IO_Memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570265896915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570265896915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "semaphored_bitmemory.v 1 1 " "Found 1 design units, including 1 entities, in source file semaphored_bitmemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 Semaphored_BitMemory " "Found entity 1: Semaphored_BitMemory" {  } { { "Semaphored_BitMemory.v" "" { Text "E:/Pulpit/FinalCPU/Semaphored_BitMemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570265896965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570265896965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "semaphored_memoryarray.v 1 1 " "Found 1 design units, including 1 entities, in source file semaphored_memoryarray.v" { { "Info" "ISGN_ENTITY_NAME" "1 Semaphored_MemoryArray " "Found entity 1: Semaphored_MemoryArray" {  } { { "Semaphored_MemoryArray.v" "" { Text "E:/Pulpit/FinalCPU/Semaphored_MemoryArray.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570265896976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570265896976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parameters.v 0 0 " "Found 0 design units, including 0 entities, in source file parameters.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570265896986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rlo_a.v 1 1 " "Found 1 design units, including 1 entities, in source file rlo_a.v" { { "Info" "ISGN_ENTITY_NAME" "1 RLO_REG " "Found entity 1: RLO_REG" {  } { { "RLO_A.v" "" { Text "E:/Pulpit/FinalCPU/RLO_A.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570265897016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570265897016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rlo_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file rlo_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 ARG_REG " "Found entity 1: ARG_REG" {  } { { "RLO_REG.v" "" { Text "E:/Pulpit/FinalCPU/RLO_REG.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570265897064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570265897064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "accu_a.v 1 1 " "Found 1 design units, including 1 entities, in source file accu_a.v" { { "Info" "ISGN_ENTITY_NAME" "1 ACCU_A " "Found entity 1: ACCU_A" {  } { { "ACCU_A.v" "" { Text "E:/Pulpit/FinalCPU/ACCU_A.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570265897074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570265897074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "accu_b.v 1 1 " "Found 1 design units, including 1 entities, in source file accu_b.v" { { "Info" "ISGN_ENTITY_NAME" "1 ACCU " "Found entity 1: ACCU" {  } { { "ACCU_B.v" "" { Text "E:/Pulpit/FinalCPU/ACCU_B.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570265897105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570265897105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIFO " "Found entity 1: FIFO" {  } { { "FIFO.v" "" { Text "E:/Pulpit/FinalCPU/FIFO.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570265897118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570265897118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_pointer.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo_pointer.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIFO_POINTER " "Found entity 1: FIFO_POINTER" {  } { { "FIFO_POINTER.v" "" { Text "E:/Pulpit/FinalCPU/FIFO_POINTER.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570265897129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570265897129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIFO_COUNTER " "Found entity 1: FIFO_COUNTER" {  } { { "FIFO_COUNTER.v" "" { Text "E:/Pulpit/FinalCPU/FIFO_COUNTER.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570265897165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570265897165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_counter_mux.v 0 0 " "Found 0 design units, including 0 entities, in source file fifo_counter_mux.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570265897167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers.v 1 1 " "Found 1 design units, including 1 entities, in source file registers.v" { { "Info" "ISGN_ENTITY_NAME" "1 REGISTERS " "Found entity 1: REGISTERS" {  } { { "REGISTERS.v" "" { Text "E:/Pulpit/FinalCPU/REGISTERS.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570265897204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570265897204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_router.v 1 1 " "Found 1 design units, including 1 entities, in source file data_router.v" { { "Info" "ISGN_ENTITY_NAME" "1 DATA_ROUTER " "Found entity 1: DATA_ROUTER" {  } { { "DATA_ROUTER.v" "" { Text "E:/Pulpit/FinalCPU/DATA_ROUTER.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570265897255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570265897255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bitrouter.v 0 0 " "Found 0 design units, including 0 entities, in source file bitrouter.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570265897264 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "SEMAPHORE_ROUTER.v(72) " "Verilog HDL information at SEMAPHORE_ROUTER.v(72): always construct contains both blocking and non-blocking assignments" {  } { { "SEMAPHORE_ROUTER.v" "" { Text "E:/Pulpit/FinalCPU/SEMAPHORE_ROUTER.v" 72 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1570265897266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "semaphore_router.v 1 1 " "Found 1 design units, including 1 entities, in source file semaphore_router.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEMAPHORE_ROUTER " "Found entity 1: SEMAPHORE_ROUTER" {  } { { "SEMAPHORE_ROUTER.v" "" { Text "E:/Pulpit/FinalCPU/SEMAPHORE_ROUTER.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570265897266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570265897266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "semaphore_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file semaphore_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEMAPHORE_UNIT " "Found entity 1: SEMAPHORE_UNIT" {  } { { "SEMAPHORE_UNIT.v" "" { Text "E:/Pulpit/FinalCPU/SEMAPHORE_UNIT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570265897304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570265897304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "semaphore_array.v 1 1 " "Found 1 design units, including 1 entities, in source file semaphore_array.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEMAPHORE_ARRAY " "Found entity 1: SEMAPHORE_ARRAY" {  } { { "SEMAPHORE_ARRAY.v" "" { Text "E:/Pulpit/FinalCPU/SEMAPHORE_ARRAY.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570265897306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570265897306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "semaphore_world.v 0 0 " "Found 0 design units, including 0 entities, in source file semaphore_world.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570265897308 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "COMPARATOR_REG.v(16) " "Verilog HDL information at COMPARATOR_REG.v(16): always construct contains both blocking and non-blocking assignments" {  } { { "COMPARATOR_REG.v" "" { Text "E:/Pulpit/FinalCPU/COMPARATOR_REG.v" 16 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1570265897363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file comparator_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 COMPARATOR_REG " "Found entity 1: COMPARATOR_REG" {  } { { "COMPARATOR_REG.v" "" { Text "E:/Pulpit/FinalCPU/COMPARATOR_REG.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570265897363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570265897363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "semaphore_datarouter.v 1 1 " "Found 1 design units, including 1 entities, in source file semaphore_datarouter.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEMAPHORE_DATADECODER " "Found entity 1: SEMAPHORE_DATADECODER" {  } { { "SEMAPHORE_DATAROUTER.v" "" { Text "E:/Pulpit/FinalCPU/SEMAPHORE_DATAROUTER.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570265897421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570265897421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "semaphore_enabler.v 1 1 " "Found 1 design units, including 1 entities, in source file semaphore_enabler.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEMAPHORE_ENABLE_ROUTER " "Found entity 1: SEMAPHORE_ENABLE_ROUTER" {  } { { "SEMAPHORE_ENABLER.v" "" { Text "E:/Pulpit/FinalCPU/SEMAPHORE_ENABLER.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570265897441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570265897441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "semaphore_indatarouter.v 0 0 " "Found 0 design units, including 0 entities, in source file semaphore_indatarouter.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570265897444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "semaphore_availabilityencoder.v 1 1 " "Found 1 design units, including 1 entities, in source file semaphore_availabilityencoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEMAPHORE_BLOCKINGMUX " "Found entity 1: SEMAPHORE_BLOCKINGMUX" {  } { { "SEMAPHORE_AVAILABILITYENCODER.v" "" { Text "E:/Pulpit/FinalCPU/SEMAPHORE_AVAILABILITYENCODER.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570265897456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570265897456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "semaphore_we_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file semaphore_we_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEMAPHORE_WE_CONTROL " "Found entity 1: SEMAPHORE_WE_CONTROL" {  } { { "SEMAPHORE_WE_CONTROLLER.v" "" { Text "E:/Pulpit/FinalCPU/SEMAPHORE_WE_CONTROLLER.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570265897493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570265897493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "semaphore_set_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file semaphore_set_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEMAPHORE_WR_CONTROLLER " "Found entity 1: SEMAPHORE_WR_CONTROLLER" {  } { { "SEMAPHORE_SET_CONTROLLER.v" "" { Text "E:/Pulpit/FinalCPU/SEMAPHORE_SET_CONTROLLER.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570265897524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570265897524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "semaphore_read_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file semaphore_read_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEMAPHORE_READ_CONTROLLER " "Found entity 1: SEMAPHORE_READ_CONTROLLER" {  } { { "SEMAPHORE_READ_CONTROLLER.v" "" { Text "E:/Pulpit/FinalCPU/SEMAPHORE_READ_CONTROLLER.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570265897535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570265897535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "semaphore_data_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file semaphore_data_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEMAPHORE_DATA_CONTROLLER " "Found entity 1: SEMAPHORE_DATA_CONTROLLER" {  } { { "SEMAPHORE_DATA_CONTROLLER.v" "" { Text "E:/Pulpit/FinalCPU/SEMAPHORE_DATA_CONTROLLER.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570265897581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570265897581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.v" "" { Text "E:/Pulpit/FinalCPU/RAM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570265897594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570265897594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "peripherials.v 1 1 " "Found 1 design units, including 1 entities, in source file peripherials.v" { { "Info" "ISGN_ENTITY_NAME" "1 WORD_PERIPHERALS " "Found entity 1: WORD_PERIPHERALS" {  } { { "PERIPHERIALS.v" "" { Text "E:/Pulpit/FinalCPU/PERIPHERIALS.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570265897596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570265897596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "input_registers.v 1 1 " "Found 1 design units, including 1 entities, in source file input_registers.v" { { "Info" "ISGN_ENTITY_NAME" "1 INPUT_REGISTERS " "Found entity 1: INPUT_REGISTERS" {  } { { "INPUT_REGISTERS.v" "" { Text "E:/Pulpit/FinalCPU/INPUT_REGISTERS.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570265897614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570265897614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit_peripherals.v 1 1 " "Found 1 design units, including 1 entities, in source file bit_peripherals.v" { { "Info" "ISGN_ENTITY_NAME" "1 BIT_PERIPHERALS " "Found entity 1: BIT_PERIPHERALS" {  } { { "BIT_PERIPHERALS.v" "" { Text "E:/Pulpit/FinalCPU/BIT_PERIPHERALS.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570265897617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570265897617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_registers.v 1 1 " "Found 1 design units, including 1 entities, in source file output_registers.v" { { "Info" "ISGN_ENTITY_NAME" "1 OUTPUT_REGISTERS " "Found entity 1: OUTPUT_REGISTERS" {  } { { "OUTPUT_REGISTERS.v" "" { Text "E:/Pulpit/FinalCPU/OUTPUT_REGISTERS.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570265897669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570265897669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit_write_arbiter.v 1 1 " "Found 1 design units, including 1 entities, in source file bit_write_arbiter.v" { { "Info" "ISGN_ENTITY_NAME" "1 BIT_WRITE_ARBITER " "Found entity 1: BIT_WRITE_ARBITER" {  } { { "BIT_WRITE_ARBITER.v" "" { Text "E:/Pulpit/FinalCPU/BIT_WRITE_ARBITER.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570265897750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570265897750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cores.v 1 1 " "Found 1 design units, including 1 entities, in source file cores.v" { { "Info" "ISGN_ENTITY_NAME" "1 CORES " "Found entity 1: CORES" {  } { { "CORES.v" "" { Text "E:/Pulpit/FinalCPU/CORES.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570265897753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570265897753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "word_write_arbiter.v 1 1 " "Found 1 design units, including 1 entities, in source file word_write_arbiter.v" { { "Info" "ISGN_ENTITY_NAME" "1 WRITE_ARBITER " "Found entity 1: WRITE_ARBITER" {  } { { "WORD_WRITE_ARBITER.v" "" { Text "E:/Pulpit/FinalCPU/WORD_WRITE_ARBITER.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570265897811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570265897811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "word_read_arbiter.v 1 1 " "Found 1 design units, including 1 entities, in source file word_read_arbiter.v" { { "Info" "ISGN_ENTITY_NAME" "1 READ_ARBITER " "Found entity 1: READ_ARBITER" {  } { { "WORD_READ_ARBITER.v" "" { Text "E:/Pulpit/FinalCPU/WORD_READ_ARBITER.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570265897835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570265897835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit_read_arbiter.v 1 1 " "Found 1 design units, including 1 entities, in source file bit_read_arbiter.v" { { "Info" "ISGN_ENTITY_NAME" "1 BIT_READ_ARBITER " "Found entity 1: BIT_READ_ARBITER" {  } { { "BIT_READ_ARBITER.v" "" { Text "E:/Pulpit/FinalCPU/BIT_READ_ARBITER.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570265897852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570265897852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "write_arbiter.v 0 0 " "Found 0 design units, including 0 entities, in source file write_arbiter.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570265897854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "read_arbiter.v 0 0 " "Found 0 design units, including 0 entities, in source file read_arbiter.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570265897855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core_arbiter.v 1 1 " "Found 1 design units, including 1 entities, in source file core_arbiter.v" { { "Info" "ISGN_ENTITY_NAME" "1 WORDCORE_ARBITER " "Found entity 1: WORDCORE_ARBITER" {  } { { "CORE_ARBITER.v" "" { Text "E:/Pulpit/FinalCPU/CORE_ARBITER.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570265897857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570265897857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_UNIT " "Found entity 1: CPU_UNIT" {  } { { "CPU_UNIT.v" "" { Text "E:/Pulpit/FinalCPU/CPU_UNIT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570265897859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570265897859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "peripherials2.v 1 1 " "Found 1 design units, including 1 entities, in source file peripherials2.v" { { "Info" "ISGN_ENTITY_NAME" "1 PERIPHERALS " "Found entity 1: PERIPHERALS" {  } { { "PERIPHERIALS2.v" "" { Text "E:/Pulpit/FinalCPU/PERIPHERIALS2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570265897863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570265897863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jmp_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file jmp_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 JMP_MUX " "Found entity 1: JMP_MUX" {  } { { "JMP_mux.v" "" { Text "E:/Pulpit/FinalCPU/JMP_mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570265897904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570265897904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bitcore_arbiter.v 1 1 " "Found 1 design units, including 1 entities, in source file bitcore_arbiter.v" { { "Info" "ISGN_ENTITY_NAME" "1 BITCORE_ARBITER " "Found entity 1: BITCORE_ARBITER" {  } { { "BITCORE_ARBITER.v" "" { Text "E:/Pulpit/FinalCPU/BITCORE_ARBITER.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570265897907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570265897907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bitwrite_arbiter.v 1 1 " "Found 1 design units, including 1 entities, in source file bitwrite_arbiter.v" { { "Info" "ISGN_ENTITY_NAME" "1 BITWRITE_ARBITER " "Found entity 1: BITWRITE_ARBITER" {  } { { "BITWRITE_ARBITER.v" "" { Text "E:/Pulpit/FinalCPU/BITWRITE_ARBITER.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570265897956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570265897956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bitread_arbiter.v 1 1 " "Found 1 design units, including 1 entities, in source file bitread_arbiter.v" { { "Info" "ISGN_ENTITY_NAME" "1 BITREAD_ARBITER " "Found entity 1: BITREAD_ARBITER" {  } { { "BITREAD_ARBITER.v" "" { Text "E:/Pulpit/FinalCPU/BITREAD_ARBITER.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570265898007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570265898007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "semaphore_blocker.v 1 1 " "Found 1 design units, including 1 entities, in source file semaphore_blocker.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEMAPHORE_BLOCKER " "Found entity 1: SEMAPHORE_BLOCKER" {  } { { "SEMAPHORE_BLOCKER.v" "" { Text "E:/Pulpit/FinalCPU/SEMAPHORE_BLOCKER.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570265898032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570265898032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "databuss_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file databuss_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 DATABUS_BUFFER " "Found entity 1: DATABUS_BUFFER" {  } { { "DATABUSS_BUFFER.v" "" { Text "E:/Pulpit/FinalCPU/DATABUSS_BUFFER.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570265898043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570265898043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timers.v 1 1 " "Found 1 design units, including 1 entities, in source file timers.v" { { "Info" "ISGN_ENTITY_NAME" "1 TIMERS " "Found entity 1: TIMERS" {  } { { "TIMERS.v" "" { Text "E:/Pulpit/FinalCPU/TIMERS.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570265898059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570265898059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.v 1 1 " "Found 1 design units, including 1 entities, in source file timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 TIMER_COUNTER " "Found entity 1: TIMER_COUNTER" {  } { { "TIMER.v" "" { Text "E:/Pulpit/FinalCPU/TIMER.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570265898071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570265898071 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "TIMER_PRESCALER.v(14) " "Verilog HDL information at TIMER_PRESCALER.v(14): always construct contains both blocking and non-blocking assignments" {  } { { "TIMER_PRESCALER.v" "" { Text "E:/Pulpit/FinalCPU/TIMER_PRESCALER.v" 14 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1570265898079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer_prescaler.v 1 1 " "Found 1 design units, including 1 entities, in source file timer_prescaler.v" { { "Info" "ISGN_ENTITY_NAME" "1 TIMER_Prescaler " "Found entity 1: TIMER_Prescaler" {  } { { "TIMER_PRESCALER.v" "" { Text "E:/Pulpit/FinalCPU/TIMER_PRESCALER.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570265898080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570265898080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file timer_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 TIMER " "Found entity 1: TIMER" {  } { { "TIMER_UNIT.v" "" { Text "E:/Pulpit/FinalCPU/TIMER_UNIT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570265898130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570265898130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file timer_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 TIMERCOUNTER_UNIT " "Found entity 1: TIMERCOUNTER_UNIT" {  } { { "TIMER_COUNTER.v" "" { Text "E:/Pulpit/FinalCPU/TIMER_COUNTER.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570265898139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570265898139 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "_TIMER_CONFIG_EN TIMER.v(32) " "Verilog HDL Implicit Net warning at TIMER.v(32): created implicit net for \"_TIMER_CONFIG_EN\"" {  } { { "TIMER.v" "" { Text "E:/Pulpit/FinalCPU/TIMER.v" 32 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570265898139 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "_TIMER_CONFIG_PRESCALER TIMER.v(33) " "Verilog HDL Implicit Net warning at TIMER.v(33): created implicit net for \"_TIMER_CONFIG_PRESCALER\"" {  } { { "TIMER.v" "" { Text "E:/Pulpit/FinalCPU/TIMER.v" 33 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570265898139 ""}
{ "Warning" "WSGN_SEARCH_FILE" "cpu_world.v 1 1 " "Using design file cpu_world.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_WORLD " "Found entity 1: CPU_WORLD" {  } { { "cpu_world.v" "" { Text "E:/Pulpit/FinalCPU/cpu_world.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570265898605 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 1 0 "Analysis & Synthesis" 0 -1 1570265898605 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU_WORLD " "Elaborating entity \"CPU_WORLD\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1570265898631 ""}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "CLK cpu_world.v(46) " "Verilog HDL warning at cpu_world.v(46): assignments to CLK create a combinational loop" {  } { { "cpu_world.v" "" { Text "E:/Pulpit/FinalCPU/cpu_world.v" 46 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Analysis & Synthesis" 0 -1 1570265898768 "|CPU_WORLD"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_UNIT CPU_UNIT:_CPU_UNIT " "Elaborating entity \"CPU_UNIT\" for hierarchy \"CPU_UNIT:_CPU_UNIT\"" {  } { { "cpu_world.v" "_CPU_UNIT" { Text "E:/Pulpit/FinalCPU/cpu_world.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570265898779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "STATES_CONTROLLER CPU_UNIT:_CPU_UNIT\|STATES_CONTROLLER:_STATES_CONTROLLER " "Elaborating entity \"STATES_CONTROLLER\" for hierarchy \"CPU_UNIT:_CPU_UNIT\|STATES_CONTROLLER:_STATES_CONTROLLER\"" {  } { { "CPU_UNIT.v" "_STATES_CONTROLLER" { Text "E:/Pulpit/FinalCPU/CPU_UNIT.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570265898822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CORES CPU_UNIT:_CPU_UNIT\|CORES:_CORES " "Elaborating entity \"CORES\" for hierarchy \"CPU_UNIT:_CPU_UNIT\|CORES:_CORES\"" {  } { { "CPU_UNIT.v" "_CORES" { Text "E:/Pulpit/FinalCPU/CPU_UNIT.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570265898923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PROGRAMMER CPU_UNIT:_CPU_UNIT\|CORES:_CORES\|PROGRAMMER:_PROGRAMMER " "Elaborating entity \"PROGRAMMER\" for hierarchy \"CPU_UNIT:_CPU_UNIT\|CORES:_CORES\|PROGRAMMER:_PROGRAMMER\"" {  } { { "CORES.v" "_PROGRAMMER" { Text "E:/Pulpit/FinalCPU/CORES.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570265899141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU CPU_UNIT:_CPU_UNIT\|CORES:_CORES\|CPU:generate_CORE_identifier\[1\].CPU_ " "Elaborating entity \"CPU\" for hierarchy \"CPU_UNIT:_CPU_UNIT\|CORES:_CORES\|CPU:generate_CORE_identifier\[1\].CPU_\"" {  } { { "CORES.v" "generate_CORE_identifier\[1\].CPU_" { Text "E:/Pulpit/FinalCPU/CORES.v" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570265899183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DATABUS_BUFFER CPU_UNIT:_CPU_UNIT\|CORES:_CORES\|CPU:generate_CORE_identifier\[1\].CPU_\|DATABUS_BUFFER:_DATABUS_BUFFER " "Elaborating entity \"DATABUS_BUFFER\" for hierarchy \"CPU_UNIT:_CPU_UNIT\|CORES:_CORES\|CPU:generate_CORE_identifier\[1\].CPU_\|DATABUS_BUFFER:_DATABUS_BUFFER\"" {  } { { "CPU.v" "_DATABUS_BUFFER" { Text "E:/Pulpit/FinalCPU/CPU.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570265899226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_COUNTER CPU_UNIT:_CPU_UNIT\|CORES:_CORES\|CPU:generate_CORE_identifier\[1\].CPU_\|PC_COUNTER:_PC_COUNTER " "Elaborating entity \"PC_COUNTER\" for hierarchy \"CPU_UNIT:_CPU_UNIT\|CORES:_CORES\|CPU:generate_CORE_identifier\[1\].CPU_\|PC_COUNTER:_PC_COUNTER\"" {  } { { "CPU.v" "_PC_COUNTER" { Text "E:/Pulpit/FinalCPU/CPU.v" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570265899249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_ROM CPU_UNIT:_CPU_UNIT\|CORES:_CORES\|CPU:generate_CORE_identifier\[1\].CPU_\|CPU_ROM:_CPU_ROM " "Elaborating entity \"CPU_ROM\" for hierarchy \"CPU_UNIT:_CPU_UNIT\|CORES:_CORES\|CPU:generate_CORE_identifier\[1\].CPU_\|CPU_ROM:_CPU_ROM\"" {  } { { "CPU.v" "_CPU_ROM" { Text "E:/Pulpit/FinalCPU/CPU.v" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570265899269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TIMERS CPU_UNIT:_CPU_UNIT\|CORES:_CORES\|CPU:generate_CORE_identifier\[1\].CPU_\|TIMERS:_TIMERS " "Elaborating entity \"TIMERS\" for hierarchy \"CPU_UNIT:_CPU_UNIT\|CORES:_CORES\|CPU:generate_CORE_identifier\[1\].CPU_\|TIMERS:_TIMERS\"" {  } { { "CPU.v" "_TIMERS" { Text "E:/Pulpit/FinalCPU/CPU.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570265899335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TIMER CPU_UNIT:_CPU_UNIT\|CORES:_CORES\|CPU:generate_CORE_identifier\[1\].CPU_\|TIMERS:_TIMERS\|TIMER:TIMER1 " "Elaborating entity \"TIMER\" for hierarchy \"CPU_UNIT:_CPU_UNIT\|CORES:_CORES\|CPU:generate_CORE_identifier\[1\].CPU_\|TIMERS:_TIMERS\|TIMER:TIMER1\"" {  } { { "TIMERS.v" "TIMER1" { Text "E:/Pulpit/FinalCPU/TIMERS.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570265899399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TIMER_Prescaler CPU_UNIT:_CPU_UNIT\|CORES:_CORES\|CPU:generate_CORE_identifier\[1\].CPU_\|TIMERS:_TIMERS\|TIMER:TIMER1\|TIMER_Prescaler:_TIMER_Prescaler " "Elaborating entity \"TIMER_Prescaler\" for hierarchy \"CPU_UNIT:_CPU_UNIT\|CORES:_CORES\|CPU:generate_CORE_identifier\[1\].CPU_\|TIMERS:_TIMERS\|TIMER:TIMER1\|TIMER_Prescaler:_TIMER_Prescaler\"" {  } { { "TIMER_UNIT.v" "_TIMER_Prescaler" { Text "E:/Pulpit/FinalCPU/TIMER_UNIT.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570265899460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TIMERCOUNTER_UNIT CPU_UNIT:_CPU_UNIT\|CORES:_CORES\|CPU:generate_CORE_identifier\[1\].CPU_\|TIMERS:_TIMERS\|TIMER:TIMER1\|TIMERCOUNTER_UNIT:_TIMERCOUNTER_UNIT " "Elaborating entity \"TIMERCOUNTER_UNIT\" for hierarchy \"CPU_UNIT:_CPU_UNIT\|CORES:_CORES\|CPU:generate_CORE_identifier\[1\].CPU_\|TIMERS:_TIMERS\|TIMER:TIMER1\|TIMERCOUNTER_UNIT:_TIMERCOUNTER_UNIT\"" {  } { { "TIMER_UNIT.v" "_TIMERCOUNTER_UNIT" { Text "E:/Pulpit/FinalCPU/TIMER_UNIT.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570265899575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGISTERS CPU_UNIT:_CPU_UNIT\|CORES:_CORES\|CPU:generate_CORE_identifier\[1\].CPU_\|REGISTERS:_REGISTERS " "Elaborating entity \"REGISTERS\" for hierarchy \"CPU_UNIT:_CPU_UNIT\|CORES:_CORES\|CPU:generate_CORE_identifier\[1\].CPU_\|REGISTERS:_REGISTERS\"" {  } { { "CPU.v" "_REGISTERS" { Text "E:/Pulpit/FinalCPU/CPU.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570265899684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO CPU_UNIT:_CPU_UNIT\|CORES:_CORES\|CPU:generate_CORE_identifier\[1\].CPU_\|REGISTERS:_REGISTERS\|FIFO:_STACK " "Elaborating entity \"FIFO\" for hierarchy \"CPU_UNIT:_CPU_UNIT\|CORES:_CORES\|CPU:generate_CORE_identifier\[1\].CPU_\|REGISTERS:_REGISTERS\|FIFO:_STACK\"" {  } { { "REGISTERS.v" "_STACK" { Text "E:/Pulpit/FinalCPU/REGISTERS.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570265899745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO_COUNTER CPU_UNIT:_CPU_UNIT\|CORES:_CORES\|CPU:generate_CORE_identifier\[1\].CPU_\|REGISTERS:_REGISTERS\|FIFO:_STACK\|FIFO_COUNTER:_FIFO_Counter " "Elaborating entity \"FIFO_COUNTER\" for hierarchy \"CPU_UNIT:_CPU_UNIT\|CORES:_CORES\|CPU:generate_CORE_identifier\[1\].CPU_\|REGISTERS:_REGISTERS\|FIFO:_STACK\|FIFO_COUNTER:_FIFO_Counter\"" {  } { { "FIFO.v" "_FIFO_Counter" { Text "E:/Pulpit/FinalCPU/FIFO.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570265899826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO_POINTER CPU_UNIT:_CPU_UNIT\|CORES:_CORES\|CPU:generate_CORE_identifier\[1\].CPU_\|REGISTERS:_REGISTERS\|FIFO:_STACK\|FIFO_POINTER:_RD_Pointer " "Elaborating entity \"FIFO_POINTER\" for hierarchy \"CPU_UNIT:_CPU_UNIT\|CORES:_CORES\|CPU:generate_CORE_identifier\[1\].CPU_\|REGISTERS:_REGISTERS\|FIFO:_STACK\|FIFO_POINTER:_RD_Pointer\"" {  } { { "FIFO.v" "_RD_Pointer" { Text "E:/Pulpit/FinalCPU/FIFO.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570265899959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BIT_UNIT CPU_UNIT:_CPU_UNIT\|CORES:_CORES\|CPU:generate_CORE_identifier\[1\].CPU_\|BIT_UNIT:_BIT_UNIT " "Elaborating entity \"BIT_UNIT\" for hierarchy \"CPU_UNIT:_CPU_UNIT\|CORES:_CORES\|CPU:generate_CORE_identifier\[1\].CPU_\|BIT_UNIT:_BIT_UNIT\"" {  } { { "CPU.v" "_BIT_UNIT" { Text "E:/Pulpit/FinalCPU/CPU.v" 300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570265900013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RLO_REG CPU_UNIT:_CPU_UNIT\|CORES:_CORES\|CPU:generate_CORE_identifier\[1\].CPU_\|BIT_UNIT:_BIT_UNIT\|RLO_REG:_A " "Elaborating entity \"RLO_REG\" for hierarchy \"CPU_UNIT:_CPU_UNIT\|CORES:_CORES\|CPU:generate_CORE_identifier\[1\].CPU_\|BIT_UNIT:_BIT_UNIT\|RLO_REG:_A\"" {  } { { "CPU_BitUnit.v" "_A" { Text "E:/Pulpit/FinalCPU/CPU_BitUnit.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570265900140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ARG_REG CPU_UNIT:_CPU_UNIT\|CORES:_CORES\|CPU:generate_CORE_identifier\[1\].CPU_\|BIT_UNIT:_BIT_UNIT\|ARG_REG:_B " "Elaborating entity \"ARG_REG\" for hierarchy \"CPU_UNIT:_CPU_UNIT\|CORES:_CORES\|CPU:generate_CORE_identifier\[1\].CPU_\|BIT_UNIT:_BIT_UNIT\|ARG_REG:_B\"" {  } { { "CPU_BitUnit.v" "_B" { Text "E:/Pulpit/FinalCPU/CPU_BitUnit.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570265900227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LU CPU_UNIT:_CPU_UNIT\|CORES:_CORES\|CPU:generate_CORE_identifier\[1\].CPU_\|BIT_UNIT:_BIT_UNIT\|LU:_LU " "Elaborating entity \"LU\" for hierarchy \"CPU_UNIT:_CPU_UNIT\|CORES:_CORES\|CPU:generate_CORE_identifier\[1\].CPU_\|BIT_UNIT:_BIT_UNIT\|LU:_LU\"" {  } { { "CPU_BitUnit.v" "_LU" { Text "E:/Pulpit/FinalCPU/CPU_BitUnit.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570265900251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WORD_UNIT CPU_UNIT:_CPU_UNIT\|CORES:_CORES\|CPU:generate_CORE_identifier\[1\].CPU_\|WORD_UNIT:_WORD_UNIT " "Elaborating entity \"WORD_UNIT\" for hierarchy \"CPU_UNIT:_CPU_UNIT\|CORES:_CORES\|CPU:generate_CORE_identifier\[1\].CPU_\|WORD_UNIT:_WORD_UNIT\"" {  } { { "CPU.v" "_WORD_UNIT" { Text "E:/Pulpit/FinalCPU/CPU.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570265900289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ACCU CPU_UNIT:_CPU_UNIT\|CORES:_CORES\|CPU:generate_CORE_identifier\[1\].CPU_\|WORD_UNIT:_WORD_UNIT\|ACCU:_A " "Elaborating entity \"ACCU\" for hierarchy \"CPU_UNIT:_CPU_UNIT\|CORES:_CORES\|CPU:generate_CORE_identifier\[1\].CPU_\|WORD_UNIT:_WORD_UNIT\|ACCU:_A\"" {  } { { "CPU_WordUnit.v" "_A" { Text "E:/Pulpit/FinalCPU/CPU_WordUnit.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570265900318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU CPU_UNIT:_CPU_UNIT\|CORES:_CORES\|CPU:generate_CORE_identifier\[1\].CPU_\|WORD_UNIT:_WORD_UNIT\|ALU:_ALU " "Elaborating entity \"ALU\" for hierarchy \"CPU_UNIT:_CPU_UNIT\|CORES:_CORES\|CPU:generate_CORE_identifier\[1\].CPU_\|WORD_UNIT:_WORD_UNIT\|ALU:_ALU\"" {  } { { "CPU_WordUnit.v" "_ALU" { Text "E:/Pulpit/FinalCPU/CPU_WordUnit.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570265900333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_MUX CPU_UNIT:_CPU_UNIT\|CORES:_CORES\|CPU:generate_CORE_identifier\[1\].CPU_\|WORD_UNIT:_WORD_UNIT\|ALU:_ALU\|ALU_MUX:_ALU_MUX " "Elaborating entity \"ALU_MUX\" for hierarchy \"CPU_UNIT:_CPU_UNIT\|CORES:_CORES\|CPU:generate_CORE_identifier\[1\].CPU_\|WORD_UNIT:_WORD_UNIT\|ALU:_ALU\|ALU_MUX:_ALU_MUX\"" {  } { { "ALU.v" "_ALU_MUX" { Text "E:/Pulpit/FinalCPU/ALU.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570265900419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COMPARATOR_REG CPU_UNIT:_CPU_UNIT\|CORES:_CORES\|CPU:generate_CORE_identifier\[1\].CPU_\|WORD_UNIT:_WORD_UNIT\|ALU:_ALU\|ALU_MUX:_ALU_MUX\|COMPARATOR_REG:_COMPARATOR_REG " "Elaborating entity \"COMPARATOR_REG\" for hierarchy \"CPU_UNIT:_CPU_UNIT\|CORES:_CORES\|CPU:generate_CORE_identifier\[1\].CPU_\|WORD_UNIT:_WORD_UNIT\|ALU:_ALU\|ALU_MUX:_ALU_MUX\|COMPARATOR_REG:_COMPARATOR_REG\"" {  } { { "ALU_Mux.v" "_COMPARATOR_REG" { Text "E:/Pulpit/FinalCPU/ALU_Mux.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570265900434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OV_REG CPU_UNIT:_CPU_UNIT\|CORES:_CORES\|CPU:generate_CORE_identifier\[1\].CPU_\|WORD_UNIT:_WORD_UNIT\|ALU:_ALU\|OV_REG:_OV_REG " "Elaborating entity \"OV_REG\" for hierarchy \"CPU_UNIT:_CPU_UNIT\|CORES:_CORES\|CPU:generate_CORE_identifier\[1\].CPU_\|WORD_UNIT:_WORD_UNIT\|ALU:_ALU\|OV_REG:_OV_REG\"" {  } { { "ALU.v" "_OV_REG" { Text "E:/Pulpit/FinalCPU/ALU.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570265900502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONTROL_UNIT CPU_UNIT:_CPU_UNIT\|CORES:_CORES\|CPU:generate_CORE_identifier\[1\].CPU_\|CONTROL_UNIT:_CONTROL_UNIT " "Elaborating entity \"CONTROL_UNIT\" for hierarchy \"CPU_UNIT:_CPU_UNIT\|CORES:_CORES\|CPU:generate_CORE_identifier\[1\].CPU_\|CONTROL_UNIT:_CONTROL_UNIT\"" {  } { { "CPU.v" "_CONTROL_UNIT" { Text "E:/Pulpit/FinalCPU/CPU.v" 435 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570265900547 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "I_Stage EXE.v(107) " "Verilog HDL or VHDL warning at EXE.v(107): object \"I_Stage\" assigned a value but never read" {  } { { "EXE.v" "" { Text "E:/Pulpit/FinalCPU/EXE.v" 107 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1570265900604 "|CPU_WORLD|CPU_UNIT:_CPU_UNIT|CORES:_CORES|CPU:generate_CORE_identifier[1].CPU_|CONTROL_UNIT:_CONTROL_UNIT"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "II_Stage EXE.v(108) " "Verilog HDL or VHDL warning at EXE.v(108): object \"II_Stage\" assigned a value but never read" {  } { { "EXE.v" "" { Text "E:/Pulpit/FinalCPU/EXE.v" 108 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1570265900604 "|CPU_WORLD|CPU_UNIT:_CPU_UNIT|CORES:_CORES|CPU:generate_CORE_identifier[1].CPU_|CONTROL_UNIT:_CONTROL_UNIT"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "III_Stage EXE.v(109) " "Verilog HDL or VHDL warning at EXE.v(109): object \"III_Stage\" assigned a value but never read" {  } { { "EXE.v" "" { Text "E:/Pulpit/FinalCPU/EXE.v" 109 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1570265900604 "|CPU_WORLD|CPU_UNIT:_CPU_UNIT|CORES:_CORES|CPU:generate_CORE_identifier[1].CPU_|CONTROL_UNIT:_CONTROL_UNIT"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_TIMER1_INT EXE.v(144) " "Verilog HDL or VHDL warning at EXE.v(144): object \"_TIMER1_INT\" assigned a value but never read" {  } { { "EXE.v" "" { Text "E:/Pulpit/FinalCPU/EXE.v" 144 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1570265900604 "|CPU_WORLD|CPU_UNIT:_CPU_UNIT|CORES:_CORES|CPU:generate_CORE_identifier[1].CPU_|CONTROL_UNIT:_CONTROL_UNIT"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "CLR_TIMER1_INT EXE.v(145) " "Verilog HDL warning at EXE.v(145): object CLR_TIMER1_INT used but never assigned" {  } { { "EXE.v" "" { Text "E:/Pulpit/FinalCPU/EXE.v" 145 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1570265900604 "|CPU_WORLD|CPU_UNIT:_CPU_UNIT|CORES:_CORES|CPU:generate_CORE_identifier[1].CPU_|CONTROL_UNIT:_CONTROL_UNIT"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_INT1_INT EXE.v(146) " "Verilog HDL or VHDL warning at EXE.v(146): object \"_INT1_INT\" assigned a value but never read" {  } { { "EXE.v" "" { Text "E:/Pulpit/FinalCPU/EXE.v" 146 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1570265900604 "|CPU_WORLD|CPU_UNIT:_CPU_UNIT|CORES:_CORES|CPU:generate_CORE_identifier[1].CPU_|CONTROL_UNIT:_CONTROL_UNIT"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "CLR_INT1_INT EXE.v(147) " "Verilog HDL warning at EXE.v(147): object CLR_INT1_INT used but never assigned" {  } { { "EXE.v" "" { Text "E:/Pulpit/FinalCPU/EXE.v" 147 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1570265900604 "|CPU_WORLD|CPU_UNIT:_CPU_UNIT|CORES:_CORES|CPU:generate_CORE_identifier[1].CPU_|CONTROL_UNIT:_CONTROL_UNIT"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_INTERRUPT_SIGNAL EXE.v(149) " "Verilog HDL or VHDL warning at EXE.v(149): object \"_INTERRUPT_SIGNAL\" assigned a value but never read" {  } { { "EXE.v" "" { Text "E:/Pulpit/FinalCPU/EXE.v" 149 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1570265900604 "|CPU_WORLD|CPU_UNIT:_CPU_UNIT|CORES:_CORES|CPU:generate_CORE_identifier[1].CPU_|CONTROL_UNIT:_CONTROL_UNIT"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "EXE_CPU_SetStop EXE.v(17) " "Output port \"EXE_CPU_SetStop\" at EXE.v(17) has no driver" {  } { { "EXE.v" "" { Text "E:/Pulpit/FinalCPU/EXE.v" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1570265900604 "|CPU_WORLD|CPU_UNIT:_CPU_UNIT|CORES:_CORES|CPU:generate_CORE_identifier[1].CPU_|CONTROL_UNIT:_CONTROL_UNIT"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "CONTROLUNIT_RAM_WR EXE.v(45) " "Output port \"CONTROLUNIT_RAM_WR\" at EXE.v(45) has no driver" {  } { { "EXE.v" "" { Text "E:/Pulpit/FinalCPU/EXE.v" 45 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1570265900604 "|CPU_WORLD|CPU_UNIT:_CPU_UNIT|CORES:_CORES|CPU:generate_CORE_identifier[1].CPU_|CONTROL_UNIT:_CONTROL_UNIT"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "CONTROLUNIT_RAM_RR EXE.v(46) " "Output port \"CONTROLUNIT_RAM_RR\" at EXE.v(46) has no driver" {  } { { "EXE.v" "" { Text "E:/Pulpit/FinalCPU/EXE.v" 46 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1570265900604 "|CPU_WORLD|CPU_UNIT:_CPU_UNIT|CORES:_CORES|CPU:generate_CORE_identifier[1].CPU_|CONTROL_UNIT:_CONTROL_UNIT"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "BITRAM_WR EXE.v(49) " "Output port \"BITRAM_WR\" at EXE.v(49) has no driver" {  } { { "EXE.v" "" { Text "E:/Pulpit/FinalCPU/EXE.v" 49 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1570265900604 "|CPU_WORLD|CPU_UNIT:_CPU_UNIT|CORES:_CORES|CPU:generate_CORE_identifier[1].CPU_|CONTROL_UNIT:_CONTROL_UNIT"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "BITRAM_RR EXE.v(50) " "Output port \"BITRAM_RR\" at EXE.v(50) has no driver" {  } { { "EXE.v" "" { Text "E:/Pulpit/FinalCPU/EXE.v" 50 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1570265900604 "|CPU_WORLD|CPU_UNIT:_CPU_UNIT|CORES:_CORES|CPU:generate_CORE_identifier[1].CPU_|CONTROL_UNIT:_CONTROL_UNIT"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "EXE_SEMAPHORE_EN EXE.v(53) " "Output port \"EXE_SEMAPHORE_EN\" at EXE.v(53) has no driver" {  } { { "EXE.v" "" { Text "E:/Pulpit/FinalCPU/EXE.v" 53 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1570265900604 "|CPU_WORLD|CPU_UNIT:_CPU_UNIT|CORES:_CORES|CPU:generate_CORE_identifier[1].CPU_|CONTROL_UNIT:_CONTROL_UNIT"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "EXE_SEMAPHORE_CREATE EXE.v(55) " "Output port \"EXE_SEMAPHORE_CREATE\" at EXE.v(55) has no driver" {  } { { "EXE.v" "" { Text "E:/Pulpit/FinalCPU/EXE.v" 55 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1570265900605 "|CPU_WORLD|CPU_UNIT:_CPU_UNIT|CORES:_CORES|CPU:generate_CORE_identifier[1].CPU_|CONTROL_UNIT:_CONTROL_UNIT"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "EXE_SEMAPHORE_ACQUIRE EXE.v(56) " "Output port \"EXE_SEMAPHORE_ACQUIRE\" at EXE.v(56) has no driver" {  } { { "EXE.v" "" { Text "E:/Pulpit/FinalCPU/EXE.v" 56 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1570265900605 "|CPU_WORLD|CPU_UNIT:_CPU_UNIT|CORES:_CORES|CPU:generate_CORE_identifier[1].CPU_|CONTROL_UNIT:_CONTROL_UNIT"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "EXE_SEMAPHORE_RELEASE EXE.v(57) " "Output port \"EXE_SEMAPHORE_RELEASE\" at EXE.v(57) has no driver" {  } { { "EXE.v" "" { Text "E:/Pulpit/FinalCPU/EXE.v" 57 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1570265900605 "|CPU_WORLD|CPU_UNIT:_CPU_UNIT|CORES:_CORES|CPU:generate_CORE_identifier[1].CPU_|CONTROL_UNIT:_CONTROL_UNIT"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "CONTROLUNIT_COMPARATORREG_EN EXE.v(60) " "Output port \"CONTROLUNIT_COMPARATORREG_EN\" at EXE.v(60) has no driver" {  } { { "EXE.v" "" { Text "E:/Pulpit/FinalCPU/EXE.v" 60 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1570265900605 "|CPU_WORLD|CPU_UNIT:_CPU_UNIT|CORES:_CORES|CPU:generate_CORE_identifier[1].CPU_|CONTROL_UNIT:_CONTROL_UNIT"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "CONTROLUNIT_OV_EN EXE.v(63) " "Output port \"CONTROLUNIT_OV_EN\" at EXE.v(63) has no driver" {  } { { "EXE.v" "" { Text "E:/Pulpit/FinalCPU/EXE.v" 63 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1570265900605 "|CPU_WORLD|CPU_UNIT:_CPU_UNIT|CORES:_CORES|CPU:generate_CORE_identifier[1].CPU_|CONTROL_UNIT:_CONTROL_UNIT"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "CONTROLUNIT_WORD_UNIT_B_WE EXE.v(66) " "Output port \"CONTROLUNIT_WORD_UNIT_B_WE\" at EXE.v(66) has no driver" {  } { { "EXE.v" "" { Text "E:/Pulpit/FinalCPU/EXE.v" 66 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1570265900605 "|CPU_WORLD|CPU_UNIT:_CPU_UNIT|CORES:_CORES|CPU:generate_CORE_identifier[1].CPU_|CONTROL_UNIT:_CONTROL_UNIT"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "CONTROLUNIT_WORD_UNIT_A_WE EXE.v(67) " "Output port \"CONTROLUNIT_WORD_UNIT_A_WE\" at EXE.v(67) has no driver" {  } { { "EXE.v" "" { Text "E:/Pulpit/FinalCPU/EXE.v" 67 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1570265900605 "|CPU_WORLD|CPU_UNIT:_CPU_UNIT|CORES:_CORES|CPU:generate_CORE_identifier[1].CPU_|CONTROL_UNIT:_CONTROL_UNIT"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "CONTROLUNIT_BIT_UNIT_A_WE EXE.v(70) " "Output port \"CONTROLUNIT_BIT_UNIT_A_WE\" at EXE.v(70) has no driver" {  } { { "EXE.v" "" { Text "E:/Pulpit/FinalCPU/EXE.v" 70 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1570265900605 "|CPU_WORLD|CPU_UNIT:_CPU_UNIT|CORES:_CORES|CPU:generate_CORE_identifier[1].CPU_|CONTROL_UNIT:_CONTROL_UNIT"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "CONTROLUNIT_REGISTERS_WE EXE.v(73) " "Output port \"CONTROLUNIT_REGISTERS_WE\" at EXE.v(73) has no driver" {  } { { "EXE.v" "" { Text "E:/Pulpit/FinalCPU/EXE.v" 73 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1570265900605 "|CPU_WORLD|CPU_UNIT:_CPU_UNIT|CORES:_CORES|CPU:generate_CORE_identifier[1].CPU_|CONTROL_UNIT:_CONTROL_UNIT"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "CONTROLUNIT_SetBitData EXE.v(74) " "Output port \"CONTROLUNIT_SetBitData\" at EXE.v(74) has no driver" {  } { { "EXE.v" "" { Text "E:/Pulpit/FinalCPU/EXE.v" 74 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1570265900605 "|CPU_WORLD|CPU_UNIT:_CPU_UNIT|CORES:_CORES|CPU:generate_CORE_identifier[1].CPU_|CONTROL_UNIT:_CONTROL_UNIT"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "CONTROLUNIT_FIFO_RD EXE.v(76) " "Output port \"CONTROLUNIT_FIFO_RD\" at EXE.v(76) has no driver" {  } { { "EXE.v" "" { Text "E:/Pulpit/FinalCPU/EXE.v" 76 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1570265900606 "|CPU_WORLD|CPU_UNIT:_CPU_UNIT|CORES:_CORES|CPU:generate_CORE_identifier[1].CPU_|CONTROL_UNIT:_CONTROL_UNIT"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "CONTROLUNIT_FIFO_WR EXE.v(77) " "Output port \"CONTROLUNIT_FIFO_WR\" at EXE.v(77) has no driver" {  } { { "EXE.v" "" { Text "E:/Pulpit/FinalCPU/EXE.v" 77 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1570265900606 "|CPU_WORLD|CPU_UNIT:_CPU_UNIT|CORES:_CORES|CPU:generate_CORE_identifier[1].CPU_|CONTROL_UNIT:_CONTROL_UNIT"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "CONTROLUNIT_CPU_END_Detected EXE.v(80) " "Output port \"CONTROLUNIT_CPU_END_Detected\" at EXE.v(80) has no driver" {  } { { "EXE.v" "" { Text "E:/Pulpit/FinalCPU/EXE.v" 80 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1570265900606 "|CPU_WORLD|CPU_UNIT:_CPU_UNIT|CORES:_CORES|CPU:generate_CORE_identifier[1].CPU_|CONTROL_UNIT:_CONTROL_UNIT"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DATABUSBUFFER_SetBusOutput EXE.v(83) " "Output port \"DATABUSBUFFER_SetBusOutput\" at EXE.v(83) has no driver" {  } { { "EXE.v" "" { Text "E:/Pulpit/FinalCPU/EXE.v" 83 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1570265900606 "|CPU_WORLD|CPU_UNIT:_CPU_UNIT|CORES:_CORES|CPU:generate_CORE_identifier[1].CPU_|CONTROL_UNIT:_CONTROL_UNIT"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TIMER1_EN EXE.v(91) " "Output port \"TIMER1_EN\" at EXE.v(91) has no driver" {  } { { "EXE.v" "" { Text "E:/Pulpit/FinalCPU/EXE.v" 91 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1570265900606 "|CPU_WORLD|CPU_UNIT:_CPU_UNIT|CORES:_CORES|CPU:generate_CORE_identifier[1].CPU_|CONTROL_UNIT:_CONTROL_UNIT"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TIMER_WR_MSB EXE.v(92) " "Output port \"TIMER_WR_MSB\" at EXE.v(92) has no driver" {  } { { "EXE.v" "" { Text "E:/Pulpit/FinalCPU/EXE.v" 92 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1570265900606 "|CPU_WORLD|CPU_UNIT:_CPU_UNIT|CORES:_CORES|CPU:generate_CORE_identifier[1].CPU_|CONTROL_UNIT:_CONTROL_UNIT"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TIMER_WR_LSB EXE.v(93) " "Output port \"TIMER_WR_LSB\" at EXE.v(93) has no driver" {  } { { "EXE.v" "" { Text "E:/Pulpit/FinalCPU/EXE.v" 93 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1570265900606 "|CPU_WORLD|CPU_UNIT:_CPU_UNIT|CORES:_CORES|CPU:generate_CORE_identifier[1].CPU_|CONTROL_UNIT:_CONTROL_UNIT"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TIMER_SET_REGISTER EXE.v(95) " "Output port \"TIMER_SET_REGISTER\" at EXE.v(95) has no driver" {  } { { "EXE.v" "" { Text "E:/Pulpit/FinalCPU/EXE.v" 95 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1570265900606 "|CPU_WORLD|CPU_UNIT:_CPU_UNIT|CORES:_CORES|CPU:generate_CORE_identifier[1].CPU_|CONTROL_UNIT:_CONTROL_UNIT"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TIMER1_OV_Read EXE.v(97) " "Output port \"TIMER1_OV_Read\" at EXE.v(97) has no driver" {  } { { "EXE.v" "" { Text "E:/Pulpit/FinalCPU/EXE.v" 97 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1570265900606 "|CPU_WORLD|CPU_UNIT:_CPU_UNIT|CORES:_CORES|CPU:generate_CORE_identifier[1].CPU_|CONTROL_UNIT:_CONTROL_UNIT"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DATA_BUS EXE.v(100) " "Output port \"DATA_BUS\" at EXE.v(100) has no driver" {  } { { "EXE.v" "" { Text "E:/Pulpit/FinalCPU/EXE.v" 100 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1570265900606 "|CPU_WORLD|CPU_UNIT:_CPU_UNIT|CORES:_CORES|CPU:generate_CORE_identifier[1].CPU_|CONTROL_UNIT:_CONTROL_UNIT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "JMP_MUX CPU_UNIT:_CPU_UNIT\|CORES:_CORES\|CPU:generate_CORE_identifier\[1\].CPU_\|CONTROL_UNIT:_CONTROL_UNIT\|JMP_MUX:_JMP_MUX " "Elaborating entity \"JMP_MUX\" for hierarchy \"CPU_UNIT:_CPU_UNIT\|CORES:_CORES\|CPU:generate_CORE_identifier\[1\].CPU_\|CONTROL_UNIT:_CONTROL_UNIT\|JMP_MUX:_JMP_MUX\"" {  } { { "EXE.v" "_JMP_MUX" { Text "E:/Pulpit/FinalCPU/EXE.v" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570265900607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEMAPHORE_ROUTER CPU_UNIT:_CPU_UNIT\|CORES:_CORES\|SEMAPHORE_ROUTER:generate_PERIPHERALS_identifier\[1\]._SEMAPHORE_ROUTER " "Elaborating entity \"SEMAPHORE_ROUTER\" for hierarchy \"CPU_UNIT:_CPU_UNIT\|CORES:_CORES\|SEMAPHORE_ROUTER:generate_PERIPHERALS_identifier\[1\]._SEMAPHORE_ROUTER\"" {  } { { "CORES.v" "generate_PERIPHERALS_identifier\[1\]._SEMAPHORE_ROUTER" { Text "E:/Pulpit/FinalCPU/CORES.v" 290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570265900686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEMAPHORE_ENABLE_ROUTER CPU_UNIT:_CPU_UNIT\|CORES:_CORES\|SEMAPHORE_ROUTER:generate_PERIPHERALS_identifier\[1\]._SEMAPHORE_ROUTER\|SEMAPHORE_ENABLE_ROUTER:_SEMAPHORE_ENABLE_ROUTER " "Elaborating entity \"SEMAPHORE_ENABLE_ROUTER\" for hierarchy \"CPU_UNIT:_CPU_UNIT\|CORES:_CORES\|SEMAPHORE_ROUTER:generate_PERIPHERALS_identifier\[1\]._SEMAPHORE_ROUTER\|SEMAPHORE_ENABLE_ROUTER:_SEMAPHORE_ENABLE_ROUTER\"" {  } { { "SEMAPHORE_ROUTER.v" "_SEMAPHORE_ENABLE_ROUTER" { Text "E:/Pulpit/FinalCPU/SEMAPHORE_ROUTER.v" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570265900792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEMAPHORE_WE_CONTROL CPU_UNIT:_CPU_UNIT\|CORES:_CORES\|SEMAPHORE_ROUTER:generate_PERIPHERALS_identifier\[1\]._SEMAPHORE_ROUTER\|SEMAPHORE_ENABLE_ROUTER:_SEMAPHORE_ENABLE_ROUTER\|SEMAPHORE_WE_CONTROL:_SEMAPHORE_WE_CONTROL " "Elaborating entity \"SEMAPHORE_WE_CONTROL\" for hierarchy \"CPU_UNIT:_CPU_UNIT\|CORES:_CORES\|SEMAPHORE_ROUTER:generate_PERIPHERALS_identifier\[1\]._SEMAPHORE_ROUTER\|SEMAPHORE_ENABLE_ROUTER:_SEMAPHORE_ENABLE_ROUTER\|SEMAPHORE_WE_CONTROL:_SEMAPHORE_WE_CONTROL\"" {  } { { "SEMAPHORE_ENABLER.v" "_SEMAPHORE_WE_CONTROL" { Text "E:/Pulpit/FinalCPU/SEMAPHORE_ENABLER.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570265900826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEMAPHORE_WR_CONTROLLER CPU_UNIT:_CPU_UNIT\|CORES:_CORES\|SEMAPHORE_ROUTER:generate_PERIPHERALS_identifier\[1\]._SEMAPHORE_ROUTER\|SEMAPHORE_ENABLE_ROUTER:_SEMAPHORE_ENABLE_ROUTER\|SEMAPHORE_WR_CONTROLLER:_SEMAPHORE_WR_CONTROLLER " "Elaborating entity \"SEMAPHORE_WR_CONTROLLER\" for hierarchy \"CPU_UNIT:_CPU_UNIT\|CORES:_CORES\|SEMAPHORE_ROUTER:generate_PERIPHERALS_identifier\[1\]._SEMAPHORE_ROUTER\|SEMAPHORE_ENABLE_ROUTER:_SEMAPHORE_ENABLE_ROUTER\|SEMAPHORE_WR_CONTROLLER:_SEMAPHORE_WR_CONTROLLER\"" {  } { { "SEMAPHORE_ENABLER.v" "_SEMAPHORE_WR_CONTROLLER" { Text "E:/Pulpit/FinalCPU/SEMAPHORE_ENABLER.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570265900844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEMAPHORE_DATA_CONTROLLER CPU_UNIT:_CPU_UNIT\|CORES:_CORES\|SEMAPHORE_ROUTER:generate_PERIPHERALS_identifier\[1\]._SEMAPHORE_ROUTER\|SEMAPHORE_ENABLE_ROUTER:_SEMAPHORE_ENABLE_ROUTER\|SEMAPHORE_DATA_CONTROLLER:_SEMAPHORE_DATA_CONTROLLER " "Elaborating entity \"SEMAPHORE_DATA_CONTROLLER\" for hierarchy \"CPU_UNIT:_CPU_UNIT\|CORES:_CORES\|SEMAPHORE_ROUTER:generate_PERIPHERALS_identifier\[1\]._SEMAPHORE_ROUTER\|SEMAPHORE_ENABLE_ROUTER:_SEMAPHORE_ENABLE_ROUTER\|SEMAPHORE_DATA_CONTROLLER:_SEMAPHORE_DATA_CONTROLLER\"" {  } { { "SEMAPHORE_ENABLER.v" "_SEMAPHORE_DATA_CONTROLLER" { Text "E:/Pulpit/FinalCPU/SEMAPHORE_ENABLER.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570265900858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEMAPHORE_BLOCKINGMUX CPU_UNIT:_CPU_UNIT\|CORES:_CORES\|SEMAPHORE_ROUTER:generate_PERIPHERALS_identifier\[1\]._SEMAPHORE_ROUTER\|SEMAPHORE_BLOCKINGMUX:_SEMAPHORE_BLOCKINGMUX " "Elaborating entity \"SEMAPHORE_BLOCKINGMUX\" for hierarchy \"CPU_UNIT:_CPU_UNIT\|CORES:_CORES\|SEMAPHORE_ROUTER:generate_PERIPHERALS_identifier\[1\]._SEMAPHORE_ROUTER\|SEMAPHORE_BLOCKINGMUX:_SEMAPHORE_BLOCKINGMUX\"" {  } { { "SEMAPHORE_ROUTER.v" "_SEMAPHORE_BLOCKINGMUX" { Text "E:/Pulpit/FinalCPU/SEMAPHORE_ROUTER.v" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570265900949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEMAPHORE_DATADECODER CPU_UNIT:_CPU_UNIT\|CORES:_CORES\|SEMAPHORE_ROUTER:generate_PERIPHERALS_identifier\[1\]._SEMAPHORE_ROUTER\|SEMAPHORE_DATADECODER:_SEMAPHORE_DATADECODER " "Elaborating entity \"SEMAPHORE_DATADECODER\" for hierarchy \"CPU_UNIT:_CPU_UNIT\|CORES:_CORES\|SEMAPHORE_ROUTER:generate_PERIPHERALS_identifier\[1\]._SEMAPHORE_ROUTER\|SEMAPHORE_DATADECODER:_SEMAPHORE_DATADECODER\"" {  } { { "SEMAPHORE_ROUTER.v" "_SEMAPHORE_DATADECODER" { Text "E:/Pulpit/FinalCPU/SEMAPHORE_ROUTER.v" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570265900965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEMAPHORE_ARRAY CPU_UNIT:_CPU_UNIT\|CORES:_CORES\|SEMAPHORE_ARRAY:generate_PERIPHERALS_identifier\[1\]._SEMAPHORE_ARRAY " "Elaborating entity \"SEMAPHORE_ARRAY\" for hierarchy \"CPU_UNIT:_CPU_UNIT\|CORES:_CORES\|SEMAPHORE_ARRAY:generate_PERIPHERALS_identifier\[1\]._SEMAPHORE_ARRAY\"" {  } { { "CORES.v" "generate_PERIPHERALS_identifier\[1\]._SEMAPHORE_ARRAY" { Text "E:/Pulpit/FinalCPU/CORES.v" 307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570265901018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEMAPHORE_UNIT CPU_UNIT:_CPU_UNIT\|CORES:_CORES\|SEMAPHORE_ARRAY:generate_PERIPHERALS_identifier\[1\]._SEMAPHORE_ARRAY\|SEMAPHORE_UNIT:generate_SEMAPHORE_ARRAY_identifier\[0\]._SEMAPHORE_UNIT " "Elaborating entity \"SEMAPHORE_UNIT\" for hierarchy \"CPU_UNIT:_CPU_UNIT\|CORES:_CORES\|SEMAPHORE_ARRAY:generate_PERIPHERALS_identifier\[1\]._SEMAPHORE_ARRAY\|SEMAPHORE_UNIT:generate_SEMAPHORE_ARRAY_identifier\[0\]._SEMAPHORE_UNIT\"" {  } { { "SEMAPHORE_ARRAY.v" "generate_SEMAPHORE_ARRAY_identifier\[0\]._SEMAPHORE_UNIT" { Text "E:/Pulpit/FinalCPU/SEMAPHORE_ARRAY.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570265901197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEMAPHORE_BLOCKER CPU_UNIT:_CPU_UNIT\|CORES:_CORES\|SEMAPHORE_ARRAY:generate_PERIPHERALS_identifier\[1\]._SEMAPHORE_ARRAY\|SEMAPHORE_UNIT:generate_SEMAPHORE_ARRAY_identifier\[0\]._SEMAPHORE_UNIT\|SEMAPHORE_BLOCKER:generate_BLOCKER_identifier\[1\]._SEMAPHORE_BLOCKER " "Elaborating entity \"SEMAPHORE_BLOCKER\" for hierarchy \"CPU_UNIT:_CPU_UNIT\|CORES:_CORES\|SEMAPHORE_ARRAY:generate_PERIPHERALS_identifier\[1\]._SEMAPHORE_ARRAY\|SEMAPHORE_UNIT:generate_SEMAPHORE_ARRAY_identifier\[0\]._SEMAPHORE_UNIT\|SEMAPHORE_BLOCKER:generate_BLOCKER_identifier\[1\]._SEMAPHORE_BLOCKER\"" {  } { { "SEMAPHORE_UNIT.v" "generate_BLOCKER_identifier\[1\]._SEMAPHORE_BLOCKER" { Text "E:/Pulpit/FinalCPU/SEMAPHORE_UNIT.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570265901269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WORDCORE_ARBITER CPU_UNIT:_CPU_UNIT\|CORES:_CORES\|WORDCORE_ARBITER:generate_PERIPHERALS_identifier\[1\]._WORDCORE_ARBITER " "Elaborating entity \"WORDCORE_ARBITER\" for hierarchy \"CPU_UNIT:_CPU_UNIT\|CORES:_CORES\|WORDCORE_ARBITER:generate_PERIPHERALS_identifier\[1\]._WORDCORE_ARBITER\"" {  } { { "CORES.v" "generate_PERIPHERALS_identifier\[1\]._WORDCORE_ARBITER" { Text "E:/Pulpit/FinalCPU/CORES.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570265901344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WRITE_ARBITER CPU_UNIT:_CPU_UNIT\|CORES:_CORES\|WORDCORE_ARBITER:generate_PERIPHERALS_identifier\[1\]._WORDCORE_ARBITER\|WRITE_ARBITER:_WRITE_ARBITER " "Elaborating entity \"WRITE_ARBITER\" for hierarchy \"CPU_UNIT:_CPU_UNIT\|CORES:_CORES\|WORDCORE_ARBITER:generate_PERIPHERALS_identifier\[1\]._WORDCORE_ARBITER\|WRITE_ARBITER:_WRITE_ARBITER\"" {  } { { "CORE_ARBITER.v" "_WRITE_ARBITER" { Text "E:/Pulpit/FinalCPU/CORE_ARBITER.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570265901442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "READ_ARBITER CPU_UNIT:_CPU_UNIT\|CORES:_CORES\|WORDCORE_ARBITER:generate_PERIPHERALS_identifier\[1\]._WORDCORE_ARBITER\|READ_ARBITER:_READ_ARBITER " "Elaborating entity \"READ_ARBITER\" for hierarchy \"CPU_UNIT:_CPU_UNIT\|CORES:_CORES\|WORDCORE_ARBITER:generate_PERIPHERALS_identifier\[1\]._WORDCORE_ARBITER\|READ_ARBITER:_READ_ARBITER\"" {  } { { "CORE_ARBITER.v" "_READ_ARBITER" { Text "E:/Pulpit/FinalCPU/CORE_ARBITER.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570265901472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BITCORE_ARBITER CPU_UNIT:_CPU_UNIT\|CORES:_CORES\|BITCORE_ARBITER:generate_PERIPHERALS_identifier\[1\]._BITCORE_ARBITER " "Elaborating entity \"BITCORE_ARBITER\" for hierarchy \"CPU_UNIT:_CPU_UNIT\|CORES:_CORES\|BITCORE_ARBITER:generate_PERIPHERALS_identifier\[1\]._BITCORE_ARBITER\"" {  } { { "CORES.v" "generate_PERIPHERALS_identifier\[1\]._BITCORE_ARBITER" { Text "E:/Pulpit/FinalCPU/CORES.v" 368 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570265901488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BITWRITE_ARBITER CPU_UNIT:_CPU_UNIT\|CORES:_CORES\|BITCORE_ARBITER:generate_PERIPHERALS_identifier\[1\]._BITCORE_ARBITER\|BITWRITE_ARBITER:_BITWRITE_ARBITER " "Elaborating entity \"BITWRITE_ARBITER\" for hierarchy \"CPU_UNIT:_CPU_UNIT\|CORES:_CORES\|BITCORE_ARBITER:generate_PERIPHERALS_identifier\[1\]._BITCORE_ARBITER\|BITWRITE_ARBITER:_BITWRITE_ARBITER\"" {  } { { "BITCORE_ARBITER.v" "_BITWRITE_ARBITER" { Text "E:/Pulpit/FinalCPU/BITCORE_ARBITER.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570265901502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BITREAD_ARBITER CPU_UNIT:_CPU_UNIT\|CORES:_CORES\|BITCORE_ARBITER:generate_PERIPHERALS_identifier\[1\]._BITCORE_ARBITER\|BITREAD_ARBITER:_BITREAD_ARBITER " "Elaborating entity \"BITREAD_ARBITER\" for hierarchy \"CPU_UNIT:_CPU_UNIT\|CORES:_CORES\|BITCORE_ARBITER:generate_PERIPHERALS_identifier\[1\]._BITCORE_ARBITER\|BITREAD_ARBITER:_BITREAD_ARBITER\"" {  } { { "BITCORE_ARBITER.v" "_BITREAD_ARBITER" { Text "E:/Pulpit/FinalCPU/BITCORE_ARBITER.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570265901576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PERIPHERALS CPU_UNIT:_CPU_UNIT\|PERIPHERALS:_PERIPHERALS " "Elaborating entity \"PERIPHERALS\" for hierarchy \"CPU_UNIT:_CPU_UNIT\|PERIPHERALS:_PERIPHERALS\"" {  } { { "CPU_UNIT.v" "_PERIPHERALS" { Text "E:/Pulpit/FinalCPU/CPU_UNIT.v" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570265901640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WORD_PERIPHERALS CPU_UNIT:_CPU_UNIT\|PERIPHERALS:_PERIPHERALS\|WORD_PERIPHERALS:_WORD_PERIPHERALS " "Elaborating entity \"WORD_PERIPHERALS\" for hierarchy \"CPU_UNIT:_CPU_UNIT\|PERIPHERALS:_PERIPHERALS\|WORD_PERIPHERALS:_WORD_PERIPHERALS\"" {  } { { "PERIPHERIALS2.v" "_WORD_PERIPHERALS" { Text "E:/Pulpit/FinalCPU/PERIPHERIALS2.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570265901775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM CPU_UNIT:_CPU_UNIT\|PERIPHERALS:_PERIPHERALS\|WORD_PERIPHERALS:_WORD_PERIPHERALS\|RAM:_RAM " "Elaborating entity \"RAM\" for hierarchy \"CPU_UNIT:_CPU_UNIT\|PERIPHERALS:_PERIPHERALS\|WORD_PERIPHERALS:_WORD_PERIPHERALS\|RAM:_RAM\"" {  } { { "PERIPHERIALS.v" "_RAM" { Text "E:/Pulpit/FinalCPU/PERIPHERIALS.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570265901836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BIT_PERIPHERALS CPU_UNIT:_CPU_UNIT\|PERIPHERALS:_PERIPHERALS\|BIT_PERIPHERALS:_BIT_PERIPHERALS " "Elaborating entity \"BIT_PERIPHERALS\" for hierarchy \"CPU_UNIT:_CPU_UNIT\|PERIPHERALS:_PERIPHERALS\|BIT_PERIPHERALS:_BIT_PERIPHERALS\"" {  } { { "PERIPHERIALS2.v" "_BIT_PERIPHERALS" { Text "E:/Pulpit/FinalCPU/PERIPHERIALS2.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570265901874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INPUT_REGISTERS CPU_UNIT:_CPU_UNIT\|PERIPHERALS:_PERIPHERALS\|BIT_PERIPHERALS:_BIT_PERIPHERALS\|INPUT_REGISTERS:_INPUT_REGISTERS " "Elaborating entity \"INPUT_REGISTERS\" for hierarchy \"CPU_UNIT:_CPU_UNIT\|PERIPHERALS:_PERIPHERALS\|BIT_PERIPHERALS:_BIT_PERIPHERALS\|INPUT_REGISTERS:_INPUT_REGISTERS\"" {  } { { "BIT_PERIPHERALS.v" "_INPUT_REGISTERS" { Text "E:/Pulpit/FinalCPU/BIT_PERIPHERALS.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570265901940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OUTPUT_REGISTERS CPU_UNIT:_CPU_UNIT\|PERIPHERALS:_PERIPHERALS\|BIT_PERIPHERALS:_BIT_PERIPHERALS\|OUTPUT_REGISTERS:_OUTPUT_REGISTERS " "Elaborating entity \"OUTPUT_REGISTERS\" for hierarchy \"CPU_UNIT:_CPU_UNIT\|PERIPHERALS:_PERIPHERALS\|BIT_PERIPHERALS:_BIT_PERIPHERALS\|OUTPUT_REGISTERS:_OUTPUT_REGISTERS\"" {  } { { "BIT_PERIPHERALS.v" "_OUTPUT_REGISTERS" { Text "E:/Pulpit/FinalCPU/BIT_PERIPHERALS.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570265901955 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "DATA_BUS _CONTROL_UNIT 8 1 " "Port \"DATA_BUS\" on the entity instantiation of \"_CONTROL_UNIT\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "CPU.v" "_CONTROL_UNIT" { Text "E:/Pulpit/FinalCPU/CPU.v" 435 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1570265902231 "|CPU_WORLD|CPU_UNIT:_CPU_UNIT|CORES:_CORES|CPU:generate_CORE_identifier[1].CPU_|CONTROL_UNIT:_CONTROL_UNIT"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PC_Counter _CONTROL_UNIT 6 1 " "Port \"PC_Counter\" on the entity instantiation of \"_CONTROL_UNIT\" is connected to a signal of width 6. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "CPU.v" "_CONTROL_UNIT" { Text "E:/Pulpit/FinalCPU/CPU.v" 435 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1570265902232 "|CPU_WORLD|CPU_UNIT:_CPU_UNIT|CORES:_CORES|CPU:generate_CORE_identifier[1].CPU_|CONTROL_UNIT:_CONTROL_UNIT"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "REGISTERS_ADDR _REGISTERS 2 4 " "Port \"REGISTERS_ADDR\" on the entity instantiation of \"_REGISTERS\" is connected to a signal of width 2. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "CPU.v" "_REGISTERS" { Text "E:/Pulpit/FinalCPU/CPU.v" 259 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1570265902235 "|CPU_WORLD|CPU_UNIT:_CPU_UNIT|CORES:_CORES|CPU:generate_CORE_identifier[1].CPU_|REGISTERS:_REGISTERS"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "PCRam_ProgrammerAddr _CPU_ROM 4 6 " "Port \"PCRam_ProgrammerAddr\" on the entity instantiation of \"_CPU_ROM\" is connected to a signal of width 4. The formal width of the signal in the module is 6.  The extra bits will be driven by GND." {  } { { "CPU.v" "_CPU_ROM" { Text "E:/Pulpit/FinalCPU/CPU.v" 210 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1570265902237 "|CPU_WORLD|CPU_UNIT:_CPU_UNIT|CORES:_CORES|CPU:generate_CORE_identifier[1].CPU_|CPU_ROM:_CPU_ROM"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PC_JMPAddr _PC_COUNTER 8 6 " "Port \"PC_JMPAddr\" on the entity instantiation of \"_PC_COUNTER\" is connected to a signal of width 8. The formal width of the signal in the module is 6.  The extra bits will be ignored." {  } { { "CPU.v" "_PC_COUNTER" { Text "E:/Pulpit/FinalCPU/CPU.v" 181 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1570265902237 "|CPU_WORLD|CPU_UNIT:_CPU_UNIT|CORES:_CORES|CPU:generate_CORE_identifier[1].CPU_|PC_COUNTER:_PC_COUNTER"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU_UNIT:_CPU_UNIT\|CORES:_CORES\|CPU:generate_CORE_identifier\[2\].CPU_\|_DATA_BUS\[7\] " "Net \"CPU_UNIT:_CPU_UNIT\|CORES:_CORES\|CPU:generate_CORE_identifier\[2\].CPU_\|_DATA_BUS\[7\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "_DATA_BUS\[7\]" { Text "E:/Pulpit/FinalCPU/CPU.v" 59 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1570265902238 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU_UNIT:_CPU_UNIT\|CORES:_CORES\|CPU:generate_CORE_identifier\[2\].CPU_\|_DATA_BUS\[6\] " "Net \"CPU_UNIT:_CPU_UNIT\|CORES:_CORES\|CPU:generate_CORE_identifier\[2\].CPU_\|_DATA_BUS\[6\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "_DATA_BUS\[6\]" { Text "E:/Pulpit/FinalCPU/CPU.v" 59 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1570265902238 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU_UNIT:_CPU_UNIT\|CORES:_CORES\|CPU:generate_CORE_identifier\[2\].CPU_\|_DATA_BUS\[5\] " "Net \"CPU_UNIT:_CPU_UNIT\|CORES:_CORES\|CPU:generate_CORE_identifier\[2\].CPU_\|_DATA_BUS\[5\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "_DATA_BUS\[5\]" { Text "E:/Pulpit/FinalCPU/CPU.v" 59 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1570265902238 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU_UNIT:_CPU_UNIT\|CORES:_CORES\|CPU:generate_CORE_identifier\[2\].CPU_\|_DATA_BUS\[4\] " "Net \"CPU_UNIT:_CPU_UNIT\|CORES:_CORES\|CPU:generate_CORE_identifier\[2\].CPU_\|_DATA_BUS\[4\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "_DATA_BUS\[4\]" { Text "E:/Pulpit/FinalCPU/CPU.v" 59 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1570265902238 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU_UNIT:_CPU_UNIT\|CORES:_CORES\|CPU:generate_CORE_identifier\[2\].CPU_\|_DATA_BUS\[3\] " "Net \"CPU_UNIT:_CPU_UNIT\|CORES:_CORES\|CPU:generate_CORE_identifier\[2\].CPU_\|_DATA_BUS\[3\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "_DATA_BUS\[3\]" { Text "E:/Pulpit/FinalCPU/CPU.v" 59 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1570265902238 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU_UNIT:_CPU_UNIT\|CORES:_CORES\|CPU:generate_CORE_identifier\[2\].CPU_\|_DATA_BUS\[2\] " "Net \"CPU_UNIT:_CPU_UNIT\|CORES:_CORES\|CPU:generate_CORE_identifier\[2\].CPU_\|_DATA_BUS\[2\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "_DATA_BUS\[2\]" { Text "E:/Pulpit/FinalCPU/CPU.v" 59 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1570265902238 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU_UNIT:_CPU_UNIT\|CORES:_CORES\|CPU:generate_CORE_identifier\[2\].CPU_\|_DATA_BUS\[1\] " "Net \"CPU_UNIT:_CPU_UNIT\|CORES:_CORES\|CPU:generate_CORE_identifier\[2\].CPU_\|_DATA_BUS\[1\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "_DATA_BUS\[1\]" { Text "E:/Pulpit/FinalCPU/CPU.v" 59 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1570265902238 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1570265902238 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU_UNIT:_CPU_UNIT\|CORES:_CORES\|CPU:generate_CORE_identifier\[1\].CPU_\|_DATA_BUS\[7\] " "Net \"CPU_UNIT:_CPU_UNIT\|CORES:_CORES\|CPU:generate_CORE_identifier\[1\].CPU_\|_DATA_BUS\[7\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "_DATA_BUS\[7\]" { Text "E:/Pulpit/FinalCPU/CPU.v" 59 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1570265902250 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU_UNIT:_CPU_UNIT\|CORES:_CORES\|CPU:generate_CORE_identifier\[1\].CPU_\|_DATA_BUS\[6\] " "Net \"CPU_UNIT:_CPU_UNIT\|CORES:_CORES\|CPU:generate_CORE_identifier\[1\].CPU_\|_DATA_BUS\[6\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "_DATA_BUS\[6\]" { Text "E:/Pulpit/FinalCPU/CPU.v" 59 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1570265902250 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU_UNIT:_CPU_UNIT\|CORES:_CORES\|CPU:generate_CORE_identifier\[1\].CPU_\|_DATA_BUS\[5\] " "Net \"CPU_UNIT:_CPU_UNIT\|CORES:_CORES\|CPU:generate_CORE_identifier\[1\].CPU_\|_DATA_BUS\[5\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "_DATA_BUS\[5\]" { Text "E:/Pulpit/FinalCPU/CPU.v" 59 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1570265902250 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU_UNIT:_CPU_UNIT\|CORES:_CORES\|CPU:generate_CORE_identifier\[1\].CPU_\|_DATA_BUS\[4\] " "Net \"CPU_UNIT:_CPU_UNIT\|CORES:_CORES\|CPU:generate_CORE_identifier\[1\].CPU_\|_DATA_BUS\[4\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "_DATA_BUS\[4\]" { Text "E:/Pulpit/FinalCPU/CPU.v" 59 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1570265902250 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU_UNIT:_CPU_UNIT\|CORES:_CORES\|CPU:generate_CORE_identifier\[1\].CPU_\|_DATA_BUS\[3\] " "Net \"CPU_UNIT:_CPU_UNIT\|CORES:_CORES\|CPU:generate_CORE_identifier\[1\].CPU_\|_DATA_BUS\[3\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "_DATA_BUS\[3\]" { Text "E:/Pulpit/FinalCPU/CPU.v" 59 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1570265902250 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU_UNIT:_CPU_UNIT\|CORES:_CORES\|CPU:generate_CORE_identifier\[1\].CPU_\|_DATA_BUS\[2\] " "Net \"CPU_UNIT:_CPU_UNIT\|CORES:_CORES\|CPU:generate_CORE_identifier\[1\].CPU_\|_DATA_BUS\[2\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "_DATA_BUS\[2\]" { Text "E:/Pulpit/FinalCPU/CPU.v" 59 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1570265902250 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU_UNIT:_CPU_UNIT\|CORES:_CORES\|CPU:generate_CORE_identifier\[1\].CPU_\|_DATA_BUS\[1\] " "Net \"CPU_UNIT:_CPU_UNIT\|CORES:_CORES\|CPU:generate_CORE_identifier\[1\].CPU_\|_DATA_BUS\[1\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "_DATA_BUS\[1\]" { Text "E:/Pulpit/FinalCPU/CPU.v" 59 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1570265902250 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1570265902250 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU_UNIT:_CPU_UNIT\|CORES:_CORES\|CPU:generate_CORE_identifier\[2\].CPU_\|_DATA_BUS\[7\] " "Net \"CPU_UNIT:_CPU_UNIT\|CORES:_CORES\|CPU:generate_CORE_identifier\[2\].CPU_\|_DATA_BUS\[7\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "_DATA_BUS\[7\]" { Text "E:/Pulpit/FinalCPU/CPU.v" 59 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1570265902252 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU_UNIT:_CPU_UNIT\|CORES:_CORES\|CPU:generate_CORE_identifier\[2\].CPU_\|_DATA_BUS\[6\] " "Net \"CPU_UNIT:_CPU_UNIT\|CORES:_CORES\|CPU:generate_CORE_identifier\[2\].CPU_\|_DATA_BUS\[6\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "_DATA_BUS\[6\]" { Text "E:/Pulpit/FinalCPU/CPU.v" 59 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1570265902252 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU_UNIT:_CPU_UNIT\|CORES:_CORES\|CPU:generate_CORE_identifier\[2\].CPU_\|_DATA_BUS\[5\] " "Net \"CPU_UNIT:_CPU_UNIT\|CORES:_CORES\|CPU:generate_CORE_identifier\[2\].CPU_\|_DATA_BUS\[5\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "_DATA_BUS\[5\]" { Text "E:/Pulpit/FinalCPU/CPU.v" 59 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1570265902252 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU_UNIT:_CPU_UNIT\|CORES:_CORES\|CPU:generate_CORE_identifier\[2\].CPU_\|_DATA_BUS\[4\] " "Net \"CPU_UNIT:_CPU_UNIT\|CORES:_CORES\|CPU:generate_CORE_identifier\[2\].CPU_\|_DATA_BUS\[4\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "_DATA_BUS\[4\]" { Text "E:/Pulpit/FinalCPU/CPU.v" 59 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1570265902252 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU_UNIT:_CPU_UNIT\|CORES:_CORES\|CPU:generate_CORE_identifier\[2\].CPU_\|_DATA_BUS\[3\] " "Net \"CPU_UNIT:_CPU_UNIT\|CORES:_CORES\|CPU:generate_CORE_identifier\[2\].CPU_\|_DATA_BUS\[3\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "_DATA_BUS\[3\]" { Text "E:/Pulpit/FinalCPU/CPU.v" 59 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1570265902252 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU_UNIT:_CPU_UNIT\|CORES:_CORES\|CPU:generate_CORE_identifier\[2\].CPU_\|_DATA_BUS\[2\] " "Net \"CPU_UNIT:_CPU_UNIT\|CORES:_CORES\|CPU:generate_CORE_identifier\[2\].CPU_\|_DATA_BUS\[2\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "_DATA_BUS\[2\]" { Text "E:/Pulpit/FinalCPU/CPU.v" 59 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1570265902252 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU_UNIT:_CPU_UNIT\|CORES:_CORES\|CPU:generate_CORE_identifier\[2\].CPU_\|_DATA_BUS\[1\] " "Net \"CPU_UNIT:_CPU_UNIT\|CORES:_CORES\|CPU:generate_CORE_identifier\[2\].CPU_\|_DATA_BUS\[1\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "_DATA_BUS\[1\]" { Text "E:/Pulpit/FinalCPU/CPU.v" 59 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1570265902252 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1570265902252 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CLK " "Net \"CLK\" is missing source, defaulting to GND" {  } { { "cpu_world.v" "CLK" { Text "E:/Pulpit/FinalCPU/cpu_world.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 1 0 "Design Software" 0 -1 1570265902254 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1570265902254 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1570265904300 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "OUTPUTS\[0\] GND " "Pin \"OUTPUTS\[0\]\" is stuck at GND" {  } { { "cpu_world.v" "" { Text "E:/Pulpit/FinalCPU/cpu_world.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 1 0 "Design Software" 0 -1 1570265904376 "|CPU_WORLD|OUTPUTS[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUTPUTS\[1\] GND " "Pin \"OUTPUTS\[1\]\" is stuck at GND" {  } { { "cpu_world.v" "" { Text "E:/Pulpit/FinalCPU/cpu_world.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 1 0 "Design Software" 0 -1 1570265904376 "|CPU_WORLD|OUTPUTS[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUTPUTS\[2\] GND " "Pin \"OUTPUTS\[2\]\" is stuck at GND" {  } { { "cpu_world.v" "" { Text "E:/Pulpit/FinalCPU/cpu_world.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 1 0 "Design Software" 0 -1 1570265904376 "|CPU_WORLD|OUTPUTS[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUTPUTS\[3\] GND " "Pin \"OUTPUTS\[3\]\" is stuck at GND" {  } { { "cpu_world.v" "" { Text "E:/Pulpit/FinalCPU/cpu_world.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 1 0 "Design Software" 0 -1 1570265904376 "|CPU_WORLD|OUTPUTS[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUTPUTS\[4\] GND " "Pin \"OUTPUTS\[4\]\" is stuck at GND" {  } { { "cpu_world.v" "" { Text "E:/Pulpit/FinalCPU/cpu_world.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 1 0 "Design Software" 0 -1 1570265904376 "|CPU_WORLD|OUTPUTS[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUTPUTS\[5\] GND " "Pin \"OUTPUTS\[5\]\" is stuck at GND" {  } { { "cpu_world.v" "" { Text "E:/Pulpit/FinalCPU/cpu_world.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 1 0 "Design Software" 0 -1 1570265904376 "|CPU_WORLD|OUTPUTS[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUTPUTS\[6\] GND " "Pin \"OUTPUTS\[6\]\" is stuck at GND" {  } { { "cpu_world.v" "" { Text "E:/Pulpit/FinalCPU/cpu_world.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 1 0 "Design Software" 0 -1 1570265904376 "|CPU_WORLD|OUTPUTS[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUTPUTS\[7\] GND " "Pin \"OUTPUTS\[7\]\" is stuck at GND" {  } { { "cpu_world.v" "" { Text "E:/Pulpit/FinalCPU/cpu_world.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 1 0 "Design Software" 0 -1 1570265904376 "|CPU_WORLD|OUTPUTS[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUTPUTS\[8\] GND " "Pin \"OUTPUTS\[8\]\" is stuck at GND" {  } { { "cpu_world.v" "" { Text "E:/Pulpit/FinalCPU/cpu_world.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 1 0 "Design Software" 0 -1 1570265904376 "|CPU_WORLD|OUTPUTS[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUTPUTS\[9\] GND " "Pin \"OUTPUTS\[9\]\" is stuck at GND" {  } { { "cpu_world.v" "" { Text "E:/Pulpit/FinalCPU/cpu_world.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 1 0 "Design Software" 0 -1 1570265904376 "|CPU_WORLD|OUTPUTS[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUTPUTS\[10\] GND " "Pin \"OUTPUTS\[10\]\" is stuck at GND" {  } { { "cpu_world.v" "" { Text "E:/Pulpit/FinalCPU/cpu_world.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 1 0 "Design Software" 0 -1 1570265904376 "|CPU_WORLD|OUTPUTS[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUTPUTS\[11\] GND " "Pin \"OUTPUTS\[11\]\" is stuck at GND" {  } { { "cpu_world.v" "" { Text "E:/Pulpit/FinalCPU/cpu_world.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 1 0 "Design Software" 0 -1 1570265904376 "|CPU_WORLD|OUTPUTS[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUTPUTS\[12\] GND " "Pin \"OUTPUTS\[12\]\" is stuck at GND" {  } { { "cpu_world.v" "" { Text "E:/Pulpit/FinalCPU/cpu_world.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 1 0 "Design Software" 0 -1 1570265904376 "|CPU_WORLD|OUTPUTS[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUTPUTS\[13\] GND " "Pin \"OUTPUTS\[13\]\" is stuck at GND" {  } { { "cpu_world.v" "" { Text "E:/Pulpit/FinalCPU/cpu_world.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 1 0 "Design Software" 0 -1 1570265904376 "|CPU_WORLD|OUTPUTS[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUTPUTS\[14\] GND " "Pin \"OUTPUTS\[14\]\" is stuck at GND" {  } { { "cpu_world.v" "" { Text "E:/Pulpit/FinalCPU/cpu_world.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 1 0 "Design Software" 0 -1 1570265904376 "|CPU_WORLD|OUTPUTS[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUTPUTS\[15\] GND " "Pin \"OUTPUTS\[15\]\" is stuck at GND" {  } { { "cpu_world.v" "" { Text "E:/Pulpit/FinalCPU/cpu_world.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 1 0 "Design Software" 0 -1 1570265904376 "|CPU_WORLD|OUTPUTS[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PROGRAMMER_ACK GND " "Pin \"PROGRAMMER_ACK\" is stuck at GND" {  } { { "cpu_world.v" "" { Text "E:/Pulpit/FinalCPU/cpu_world.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 1 0 "Design Software" 0 -1 1570265904376 "|CPU_WORLD|PROGRAMMER_ACK"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1570265904376 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "45 " "45 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1570265904663 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Pulpit/FinalCPU/output_files/CPUBITWORD.map.smsg " "Generated suppressed messages file E:/Pulpit/FinalCPU/output_files/CPUBITWORD.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570265905239 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1570265907577 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570265907577 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "17 " "Implemented 17 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "0 " "Implemented 0 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1570265908898 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1570265908898 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1570265908898 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 69 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 69 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5034 " "Peak virtual memory: 5034 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1570265908977 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 05 10:58:28 2019 " "Processing ended: Sat Oct 05 10:58:28 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1570265908977 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:33 " "Elapsed time: 00:00:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1570265908977 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:50 " "Total CPU time (on all processors): 00:00:50" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1570265908977 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1570265908977 ""}
