<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="All Interfaces">
  <columns>
   <connections preferredWidth="143" />
   <irq preferredWidth="34" />
   <name preferredWidth="217" />
  </columns>
 </systemtable>
 <library
   expandedCategories="Library/Basic Functions/On Chip Memory,Project,Library/DSP,Library/University Program/Generic IO,Library/University Program/Audio &amp; Video/Video,Library/Basic Functions,Library/University Program,Library/University Program/Audio &amp; Video,Library/DSP/Video and Image Processing,Library" />
 <window width="1625" height="966" x="75" y="114" />
 <hdlexample language="VHDL" />
 <generation synthesis="VHDL" />
</preferences>
