Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 3a4e20d372a04bd79609903ea88e3bdb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot riscv_tb_behav xil_defaultlib.riscv_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port data1 [D:/Xilinx/Vivado/2018.2/VivadoProjects/riscv/riscv.srcs/sources_1/new/ex_stage.v:113]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.inst_mem
Compiling module xil_defaultlib.main_control
Compiling module xil_defaultlib.alu_control
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.cla_adder32
Compiling module xil_defaultlib.if_stage
Compiling module xil_defaultlib.if_id_reg
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.id_stage
Compiling module xil_defaultlib.id_ex_reg
Compiling module xil_defaultlib.Shifter
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.branch_judge
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.ex_stage
Compiling module xil_defaultlib.ex_mem_reg
Compiling module xil_defaultlib.mem_wb_reg
Compiling module xil_defaultlib.wb_stage
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.riscv
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.riscv_top
Compiling module xil_defaultlib.riscv_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot riscv_tb_behav
