{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1670354812568 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1670354812569 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 06 16:26:52 2022 " "Processing started: Tue Dec 06 16:26:52 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1670354812569 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1670354812569 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Data_path -c Data_path " "Command: quartus_map --read_settings_files=on --write_settings_files=off Data_path -c Data_path" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1670354812569 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1670354812953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_7_bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador_7_bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Contador_7_bits-arch " "Found design unit 1: Contador_7_bits-arch" {  } { { "contador_7_bits.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_path/contador_7_bits.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670354813627 ""} { "Info" "ISGN_ENTITY_NAME" "1 Contador_7_bits " "Found entity 1: Contador_7_bits" {  } { { "contador_7_bits.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_path/contador_7_bits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670354813627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670354813627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg2bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg2bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg2bits-arch " "Found design unit 1: reg2bits-arch" {  } { { "reg2bits.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_path/reg2bits.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670354813631 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg2bits " "Found entity 1: reg2bits" {  } { { "reg2bits.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_path/reg2bits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670354813631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670354813631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_reg2bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_reg2bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_reg2bits-teste " "Found design unit 1: tb_reg2bits-teste" {  } { { "tb_reg2bits.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_path/tb_reg2bits.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670354813638 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_reg2bits " "Found entity 1: tb_reg2bits" {  } { { "tb_reg2bits.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_path/tb_reg2bits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670354813638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670354813638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Comparador-arch " "Found design unit 1: Comparador-arch" {  } { { "Comparador.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_path/Comparador.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670354813643 ""} { "Info" "ISGN_ENTITY_NAME" "1 Comparador " "Found entity 1: Comparador" {  } { { "Comparador.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_path/Comparador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670354813643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670354813643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_comparador_moeda.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_comparador_moeda.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_Comparador_moeda-teste " "Found design unit 1: tb_Comparador_moeda-teste" {  } { { "tb_Comparador_moeda.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_path/tb_Comparador_moeda.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670354813647 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_Comparador_moeda " "Found entity 1: tb_Comparador_moeda" {  } { { "tb_Comparador_moeda.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_path/tb_Comparador_moeda.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670354813647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670354813647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_path.vhd 2 1 " "Found 2 design units, including 1 entities, in source file data_path.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Data_path-estrutural " "Found design unit 1: Data_path-estrutural" {  } { { "Data_path.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_path/Data_path.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670354813652 ""} { "Info" "ISGN_ENTITY_NAME" "1 Data_path " "Found entity 1: Data_path" {  } { { "Data_path.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_path/Data_path.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670354813652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670354813652 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Data_path " "Elaborating entity \"Data_path\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1670354813815 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "dt_cmp_Q Data_path.vhd(15) " "VHDL Signal Declaration warning at Data_path.vhd(15): used implicit default value for signal \"dt_cmp_Q\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Data_path.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_path/Data_path.vhd" 15 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1670354813910 "|Data_path"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "dt_cnt_Q Data_path.vhd(16) " "VHDL Signal Declaration warning at Data_path.vhd(16): used implicit default value for signal \"dt_cnt_Q\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Data_path.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_path/Data_path.vhd" 16 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1670354813911 "|Data_path"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "dt_reg_Q Data_path.vhd(17) " "VHDL Signal Declaration warning at Data_path.vhd(17): used implicit default value for signal \"dt_reg_Q\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Data_path.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_path/Data_path.vhd" 17 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1670354813911 "|Data_path"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "dt_cmp_Q GND " "Pin \"dt_cmp_Q\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_path/Data_path.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1670354815496 "|Data_path|dt_cmp_Q"} { "Warning" "WMLS_MLS_STUCK_PIN" "dt_cnt_Q\[0\] GND " "Pin \"dt_cnt_Q\[0\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_path/Data_path.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1670354815496 "|Data_path|dt_cnt_Q[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dt_cnt_Q\[1\] GND " "Pin \"dt_cnt_Q\[1\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_path/Data_path.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1670354815496 "|Data_path|dt_cnt_Q[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dt_cnt_Q\[2\] GND " "Pin \"dt_cnt_Q\[2\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_path/Data_path.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1670354815496 "|Data_path|dt_cnt_Q[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dt_cnt_Q\[3\] GND " "Pin \"dt_cnt_Q\[3\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_path/Data_path.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1670354815496 "|Data_path|dt_cnt_Q[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dt_cnt_Q\[4\] GND " "Pin \"dt_cnt_Q\[4\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_path/Data_path.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1670354815496 "|Data_path|dt_cnt_Q[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dt_cnt_Q\[5\] GND " "Pin \"dt_cnt_Q\[5\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_path/Data_path.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1670354815496 "|Data_path|dt_cnt_Q[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dt_cnt_Q\[6\] GND " "Pin \"dt_cnt_Q\[6\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_path/Data_path.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1670354815496 "|Data_path|dt_cnt_Q[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dt_reg_Q\[0\] GND " "Pin \"dt_reg_Q\[0\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_path/Data_path.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1670354815496 "|Data_path|dt_reg_Q[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dt_reg_Q\[1\] GND " "Pin \"dt_reg_Q\[1\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_path/Data_path.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1670354815496 "|Data_path|dt_reg_Q[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1670354815496 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1670354816399 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670354816399 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dt_CLEAR " "No output dependent on input pin \"dt_CLEAR\"" {  } { { "Data_path.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_path/Data_path.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670354817357 "|Data_path|dt_CLEAR"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dt_CLOCK " "No output dependent on input pin \"dt_CLOCK\"" {  } { { "Data_path.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_path/Data_path.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670354817357 "|Data_path|dt_CLOCK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dt_C1 " "No output dependent on input pin \"dt_C1\"" {  } { { "Data_path.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_path/Data_path.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670354817357 "|Data_path|dt_C1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dt_C2 " "No output dependent on input pin \"dt_C2\"" {  } { { "Data_path.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_path/Data_path.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670354817357 "|Data_path|dt_C2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dt_A " "No output dependent on input pin \"dt_A\"" {  } { { "Data_path.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_path/Data_path.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670354817357 "|Data_path|dt_A"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dt_B " "No output dependent on input pin \"dt_B\"" {  } { { "Data_path.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_path/Data_path.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670354817357 "|Data_path|dt_B"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dt_PLAYER_NUM\[0\] " "No output dependent on input pin \"dt_PLAYER_NUM\[0\]\"" {  } { { "Data_path.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_path/Data_path.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670354817357 "|Data_path|dt_PLAYER_NUM[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dt_PLAYER_NUM\[1\] " "No output dependent on input pin \"dt_PLAYER_NUM\[1\]\"" {  } { { "Data_path.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_path/Data_path.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670354817357 "|Data_path|dt_PLAYER_NUM[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dt_PLAYER_ENABLE " "No output dependent on input pin \"dt_PLAYER_ENABLE\"" {  } { { "Data_path.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_path/Data_path.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670354817357 "|Data_path|dt_PLAYER_ENABLE"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1670354817357 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "19 " "Implemented 19 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1670354817359 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1670354817359 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1670354817359 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 25 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4637 " "Peak virtual memory: 4637 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1670354817425 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 06 16:26:57 2022 " "Processing ended: Tue Dec 06 16:26:57 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1670354817425 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1670354817425 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1670354817425 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1670354817425 ""}
