# Compile of Amplifier.vhd failed with 8 errors.
# Compile of Amplifier.vhd failed with 7 errors.
# Compile of Amplifier.vhd failed with 7 errors.
# Compile of Amplifier.vhd failed with 6 errors.
# Compile of Amplifier.vhd failed with 5 errors.
# Compile of Amplifier.vhd failed with 6 errors.
# Compile of Amplifier.vhd failed with 4 errors.
# Compile of Amplifier.vhd failed with 2 errors.
# Compile of Amplifier.vhd failed with 2 errors.
# Compile of Amplifier.vhd was successful with warnings.
vsim -gui work.amplifier(rtl)
# vsim -gui work.amplifier(rtl) 
# Start time: 04:38:42 on Dec 23,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.amplifier(rtl)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /amplifier File: D:/Wendy/PSD/Amplifier.vhd
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /amplifier File: D:/Wendy/PSD/Amplifier.vhd
add wave -position insertpoint sim:/amplifier/*
force -freeze sim:/amplifier/coefficient 010000000 0
# Value length (9) does not equal array index length (8).
# ** UI-Msg: (vsim-4011) Invalid force value: 010000000 0.
# 
force -freeze sim:/amplifier/coefficient 01000000 0
force -freeze sim:/amplifier/amp_in 01100000 0
# Load canceled
step -over
# Load canceled
force -freeze sim:/amplifier/coefficient 01000000 0
vsim -gui work.amplifier(rtl)
# End time: 04:41:45 on Dec 23,2023, Elapsed time: 0:03:03
# Errors: 0, Warnings: 16
# vsim -gui work.amplifier(rtl) 
# Start time: 04:41:45 on Dec 23,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.amplifier(rtl)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /amplifier File: D:/Wendy/PSD/Amplifier.vhd
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /amplifier File: D:/Wendy/PSD/Amplifier.vhd
add wave -position insertpoint sim:/amplifier/*
add wave -position insertpoint sim:/amplifier/*
add wave -position insertpoint sim:/amplifier/*
vsim -gui work.amplifier
# End time: 04:42:06 on Dec 23,2023, Elapsed time: 0:00:21
# Errors: 0, Warnings: 3
# vsim -gui work.amplifier 
# Start time: 04:42:06 on Dec 23,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.amplifier(rtl)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /amplifier File: D:/Wendy/PSD/Amplifier.vhd
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /amplifier File: D:/Wendy/PSD/Amplifier.vhd
add wave -position insertpoint sim:/amplifier/*
add wave -position insertpoint sim:/amplifier/*
force -freeze sim:/amplifier/coefficient 01000000 0
force -freeze sim:/amplifier/amp_in 01000001 0
run
# ** Error (suppressible): (vsim-3706) Floating point value -1e+308 cannot be represented as a 32-bit integer.  Result truncated to -2147483648.
#    Time: 0 ps  Iteration: 0  Instance: /amplifier
# ** Warning: NUMERIC_STD.TO_SIGNED: vector truncated
#    Time: 0 ps  Iteration: 0  Instance: /amplifier
# Compile of Amplifier.vhd failed with 2 errors.
# Compile of Amplifier.vhd failed with 2 errors.
# Compile of Amplifier.vhd was successful with warnings.
vsim -gui work.amplifier
# End time: 04:48:12 on Dec 23,2023, Elapsed time: 0:06:06
# Errors: 1, Warnings: 7
# vsim -gui work.amplifier 
# Start time: 04:48:12 on Dec 23,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.amplifier(rtl)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /amplifier File: D:/Wendy/PSD/Amplifier.vhd
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /amplifier File: D:/Wendy/PSD/Amplifier.vhd
add wave -position insertpoint sim:/amplifier/*
force -freeze sim:/amplifier/coefficient 01000000 0
force -freeze sim:/amplifier/amp_in 11111111 0
run
# ** Error (suppressible): (vsim-3706) Floating point value -1e+308 cannot be represented as a 32-bit integer.  Result truncated to -2147483648.
#    Time: 0 ps  Iteration: 0  Instance: /amplifier
# ** Warning: NUMERIC_STD.TO_SIGNED: vector truncated
#    Time: 0 ps  Iteration: 0  Instance: /amplifier
# Compile of Amplifier.vhd failed with 5 errors.
# Compile of Amplifier.vhd was successful.
vsim -gui work.amplifier
# End time: 04:49:39 on Dec 23,2023, Elapsed time: 0:01:27
# Errors: 1, Warnings: 6
# vsim -gui work.amplifier 
# Start time: 04:49:39 on Dec 23,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.amplifier(rtl)
add wave -position insertpoint sim:/amplifier/*
force -freeze sim:/amplifier/coefficient 001000000 0
# Value length (9) does not equal array index length (8).
# ** UI-Msg: (vsim-4011) Invalid force value: 001000000 0.
# 
force -freeze sim:/amplifier/amp_in 00001100 0
run
# ** Error (suppressible): (vsim-3706) Floating point value -1e+308 cannot be represented as a 32-bit integer.  Result truncated to -2147483648.
#    Time: 0 ps  Iteration: 0  Instance: /amplifier
# ** Warning: NUMERIC_STD.TO_SIGNED: vector truncated
#    Time: 0 ps  Iteration: 0  Instance: /amplifier
# ** Fatal: (vsim-3421) Value 1.#INF for amp_out_real is out of range -1e+308 to 1e+308.
#    Time: 0 ps  Iteration: 0  Process: /amplifier/line__21 File: D:/Wendy/PSD/Amplifier.vhd
# Fatal error in Architecture rtl at D:/Wendy/PSD/Amplifier.vhd line 21
# 
# HDL call sequence:
# Stopped at D:/Wendy/PSD/Amplifier.vhd 21 Architecture rtl
# 
force -freeze sim:/amplifier/coefficient 00100000 0
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at D:/Wendy/PSD/Amplifier.vhd 21 Architecture rtl
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at D:/Wendy/PSD/Amplifier.vhd 21 Architecture rtl
# 
force -freeze sim:/amplifier/coefficient 00100000 0
# Compile of Amplifier.vhd was successful.
vsim -gui work.amplifier
# End time: 04:51:23 on Dec 23,2023, Elapsed time: 0:01:44
# Errors: 2, Warnings: 3
# vsim -gui work.amplifier 
# Start time: 04:51:23 on Dec 23,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.amplifier(rtl)
add wave -position insertpoint sim:/amplifier/*
force -freeze sim:/amplifier/coefficient 00100000 0
force -freeze sim:/amplifier/amp_in 00010000 0
run
# ** Error (suppressible): (vsim-3706) Floating point value -1e+308 cannot be represented as a 32-bit integer.  Result truncated to -2147483648.
#    Time: 0 ps  Iteration: 0  Instance: /amplifier
# ** Warning: NUMERIC_STD.TO_SIGNED: vector truncated
#    Time: 0 ps  Iteration: 0  Instance: /amplifier
# ** Fatal: (vsim-3421) Value 1.#INF for amp_out_real is out of range -1e+308 to 1e+308.
#    Time: 0 ps  Iteration: 0  Process: /amplifier/line__21 File: D:/Wendy/PSD/Amplifier.vhd
# Fatal error in Architecture rtl at D:/Wendy/PSD/Amplifier.vhd line 21
# 
# HDL call sequence:
# Stopped at D:/Wendy/PSD/Amplifier.vhd 21 Architecture rtl
# 
# Compile of Amplifier.vhd was successful.
# Load canceled
# Compile of Amplifier.vhd was successful.
vsim -gui work.amplifier
# End time: 05:02:12 on Dec 23,2023, Elapsed time: 0:10:49
# Errors: 2, Warnings: 4
# vsim -gui work.amplifier 
# Start time: 05:02:12 on Dec 23,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.amplifier(rtl)
add wave -position insertpoint sim:/amplifier/*
run
# ** Error (suppressible): (vsim-3706) Floating point value -1e+308 cannot be represented as a 32-bit integer.  Result truncated to -2147483648.
#    Time: 0 ps  Iteration: 0  Instance: /amplifier
# ** Warning: NUMERIC_STD.TO_SIGNED: vector truncated
#    Time: 0 ps  Iteration: 0  Instance: /amplifier
# ** Fatal: (vsim-3421) Value 1.#INF for amp_out_real is out of range -1e+308 to 1e+308.
#    Time: 0 ps  Iteration: 0  Process: /amplifier/line__25 File: D:/Wendy/PSD/Amplifier.vhd
# Fatal error in Architecture rtl at D:/Wendy/PSD/Amplifier.vhd line 25
# 
# HDL call sequence:
# Stopped at D:/Wendy/PSD/Amplifier.vhd 25 Architecture rtl
# 
force -freeze sim:/amplifier/coefficient 0010000000 0
# Value length (10) does not equal array index length (8).
# ** UI-Msg: (vsim-4011) Invalid force value: 0010000000 0.
# 
force -freeze sim:/amplifier/coefficient 01000000 0
force -freeze sim:/amplifier/amp_in 01000000 0
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at D:/Wendy/PSD/Amplifier.vhd 25 Architecture rtl
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at D:/Wendy/PSD/Amplifier.vhd 25 Architecture rtl
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at D:/Wendy/PSD/Amplifier.vhd 25 Architecture rtl
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at D:/Wendy/PSD/Amplifier.vhd 25 Architecture rtl
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at D:/Wendy/PSD/Amplifier.vhd 25 Architecture rtl
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at D:/Wendy/PSD/Amplifier.vhd 25 Architecture rtl
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at D:/Wendy/PSD/Amplifier.vhd 25 Architecture rtl
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at D:/Wendy/PSD/Amplifier.vhd 25 Architecture rtl
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at D:/Wendy/PSD/Amplifier.vhd 25 Architecture rtl
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at D:/Wendy/PSD/Amplifier.vhd 25 Architecture rtl
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at D:/Wendy/PSD/Amplifier.vhd 25 Architecture rtl
# 
# Compile of Amplifier.vhd was successful.
vsim -gui work.amplifier
# End time: 05:06:16 on Dec 23,2023, Elapsed time: 0:04:04
# Errors: 2, Warnings: 3
# vsim -gui work.amplifier 
# Start time: 05:06:16 on Dec 23,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.amplifier(rtl)
add wave -position insertpoint sim:/amplifier/*
force -freeze sim:/amplifier/coefficient 01000000 0
force -freeze sim:/amplifier/amp_in 01000000 0
run
# ** Error (suppressible): (vsim-3706) Floating point value -1e+308 cannot be represented as a 32-bit integer.  Result truncated to -2147483648.
#    Time: 0 ps  Iteration: 0  Instance: /amplifier
# ** Warning: NUMERIC_STD.TO_SIGNED: vector truncated
#    Time: 0 ps  Iteration: 0  Instance: /amplifier
# ** Fatal: (vsim-3421) Value 1.#INF for amp_out_real is out of range -1e+308 to 1e+308.
#    Time: 0 ps  Iteration: 0  Process: /amplifier/line__25 File: D:/Wendy/PSD/Amplifier.vhd
# Fatal error in Architecture rtl at D:/Wendy/PSD/Amplifier.vhd line 25
# 
# HDL call sequence:
# Stopped at D:/Wendy/PSD/Amplifier.vhd 25 Architecture rtl
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at D:/Wendy/PSD/Amplifier.vhd 25 Architecture rtl
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at D:/Wendy/PSD/Amplifier.vhd 25 Architecture rtl
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at D:/Wendy/PSD/Amplifier.vhd 25 Architecture rtl
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at D:/Wendy/PSD/Amplifier.vhd 25 Architecture rtl
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at D:/Wendy/PSD/Amplifier.vhd 25 Architecture rtl
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at D:/Wendy/PSD/Amplifier.vhd 25 Architecture rtl
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at D:/Wendy/PSD/Amplifier.vhd 25 Architecture rtl
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at D:/Wendy/PSD/Amplifier.vhd 25 Architecture rtl
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at D:/Wendy/PSD/Amplifier.vhd 25 Architecture rtl
# 
# Compile of Amplifier.vhd was successful.
vsim -gui work.amplifier
# End time: 05:06:49 on Dec 23,2023, Elapsed time: 0:00:33
# Errors: 2, Warnings: 3
# vsim -gui work.amplifier 
# Start time: 05:06:49 on Dec 23,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.amplifier(rtl)
add wave -position insertpoint sim:/amplifier/*
force -freeze sim:/amplifier/coefficient 01000000 0
force -freeze sim:/amplifier/amp_in 01000000 0
run
# ** Error (suppressible): (vsim-3706) Floating point value -1e+308 cannot be represented as a 32-bit integer.  Result truncated to -2147483648.
#    Time: 0 ps  Iteration: 0  Instance: /amplifier
# ** Warning: NUMERIC_STD.TO_SIGNED: vector truncated
#    Time: 0 ps  Iteration: 0  Instance: /amplifier
# ** Fatal: (vsim-3421) Value 1.#INF for amp_out_real is out of range -1e+308 to 1e+308.
#    Time: 0 ps  Iteration: 0  Process: /amplifier/line__25 File: D:/Wendy/PSD/Amplifier.vhd
# Fatal error in Architecture rtl at D:/Wendy/PSD/Amplifier.vhd line 25
# 
# HDL call sequence:
# Stopped at D:/Wendy/PSD/Amplifier.vhd 25 Architecture rtl
# 
# Compile of Amplifier.vhd was successful.
vsim -gui work.amplifier
# End time: 05:07:45 on Dec 23,2023, Elapsed time: 0:00:56
# Errors: 2, Warnings: 3
# vsim -gui work.amplifier 
# Start time: 05:07:45 on Dec 23,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.amplifier(rtl)
add wave -position insertpoint sim:/amplifier/*
force -freeze sim:/amplifier/coefficient 01000000 0
force -freeze sim:/amplifier/amp_in 01000000 0
run
# ** Error (suppressible): (vsim-3706) Floating point value -1e+308 cannot be represented as a 32-bit integer.  Result truncated to -2147483648.
#    Time: 0 ps  Iteration: 0  Instance: /amplifier
# ** Warning: NUMERIC_STD.TO_SIGNED: vector truncated
#    Time: 0 ps  Iteration: 0  Instance: /amplifier
# Compile of Amplifier.vhd was successful.
vsim -gui work.amplifier
# End time: 05:09:04 on Dec 23,2023, Elapsed time: 0:01:19
# Errors: 1, Warnings: 3
# vsim -gui work.amplifier 
# Start time: 05:09:04 on Dec 23,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.amplifier(rtl)
add wave -position insertpoint sim:/amplifier/*
noforce sim:/amplifier/coefficient
force -freeze sim:/amplifier/coefficient 00100000 0
force -freeze sim:/amplifier/coefficient 00100000 0
force -freeze sim:/amplifier/amp_in 01110000 0
run
# Compile of Adder.vhd failed with 1 errors.
# Compile of Sample_Delay.vhd failed with 2 errors.
# Compile of Sample_Delay.vhd failed with 1 errors.
run
# Compile of Sample_Delay.vhd failed with 1 errors.
# Compile of Sample_Delay.vhd failed with 1 errors.
# Compile of Sample_Delay.vhd failed with 2 errors.
# Compile of Sample_Delay.vhd failed with 1 errors.
# Compile of Sample_Delay.vhd failed with 1 errors.
# Compile of Sample_Delay.vhd failed with 1 errors.
# Compile of Sample_Delay.vhd failed with 1 errors.
# Compile of Sample_Delay.vhd failed with 2 errors.
# Compile of Sample_Delay.vhd failed with 1 errors.
# Compile of Sample_Delay.vhd failed with 1 errors.
# Compile of Sample_Delay.vhd failed with 3 errors.
# Compile of Sample_Delay.vhd failed with 1 errors.
# Compile of Sample_Delay.vhd failed with 1 errors.
# Compile of Sample_Delay.vhd failed with 1 errors.
# Compile of Sample_Delay.vhd failed with 1 errors.
# Compile of Sample_Delay.vhd failed with 2 errors.
# Compile of Sample_Delay.vhd failed with 1 errors.
# Compile of Sample_Delay.vhd failed with 1 errors.
# Compile of Sample_Delay.vhd failed with 3 errors.
# Compile of Sample_Delay.vhd failed with 2 errors.
# Compile of Sample_Delay.vhd failed with 2 errors.
# Compile of Sample_Delay.vhd failed with 3 errors.
# Compile of Sample_Delay.vhd failed with 2 errors.
# Compile of Sample_Delay.vhd failed with 1 errors.
# Compile of Sample_Delay.vhd was successful.
# Compile of Sample_Delay.vhd failed with 2 errors.
# Compile of Sample_Delay.vhd failed with 2 errors.
# Compile of Sample_Delay.vhd failed with 1 errors.
# Compile of Sample_Delay.vhd failed with 2 errors.
# Compile of Sample_Delay.vhd failed with 1 errors.
# Compile of Sample_Delay.vhd failed with 2 errors.
# Compile of Sample_Delay.vhd failed with 3 errors.
# Compile of Sample_Delay.vhd failed with 2 errors.
# Compile of Sample_Delay.vhd failed with 1 errors.
# Compile of Sample_Delay.vhd failed with 1 errors.
# Compile of Sample_Delay.vhd failed with 1 errors.
# Compile of Sample_Delay.vhd failed with 1 errors.
# Compile of Sample_Delay.vhd failed with 1 errors.
# Compile of Sample_Delay.vhd failed with 1 errors.
# Compile of Sample_Delay.vhd was successful.
vsim -gui work.delay
# End time: 05:58:21 on Dec 23,2023, Elapsed time: 0:49:17
# Errors: 0, Warnings: 44
# vsim -gui work.delay 
# Start time: 05:58:21 on Dec 23,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.delay_pkg
# Loading work.delay(rtl)
add wave -position insertpoint sim:/delay/*
force -freeze sim:/delay/delay_in(7) 00000001 0
force -freeze sim:/delay/delay_in(7) 00000001 0
force -freeze sim:/delay/delay_in(0) 00000001 0
force -freeze sim:/delay/order 0 0
force -freeze sim:/delay/data_current 0 0
run
force -freeze sim:/delay/data_current 7 0
force -freeze sim:/delay/delay_in(7) 00000010 0
run
# Compile of Sample_Delay.vhd was successful.
vsim -gui work.delay
# End time: 06:00:21 on Dec 23,2023, Elapsed time: 0:02:00
# Errors: 0, Warnings: 2
# vsim -gui work.delay 
# Start time: 06:00:21 on Dec 23,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.delay_pkg
# Loading work.delay(rtl)
add wave -position insertpoint sim:/delay/*
force -freeze sim:/delay/data_current 7 0
force -freeze sim:/delay/order 1 0
force -freeze sim:/delay/delay_in(7) 00010000 0
force -freeze sim:/delay/delay_in(7) 00010000 0
force -freeze sim:/delay/delay_in(0) 00010011 0
force -freeze sim:/delay/delay_in(6) 00010001 0
run
