Command: vcs -timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all \
-y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l \
vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a \
+define+RTL +notimingchecks
*** Using c compiler gcc instead of cc ...
                         Chronologic VCS (TM)
         Version T-2022.06_Full64 -- Mon May 13 22:58:14 2024

                    Copyright (c) 1991 - 2022 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

Parsing design file 'TESTBED.v'
Parsing included file 'PATTERN.v'.
Back to file 'TESTBED.v'.
Parsing included file 'huffman.v'.
Back to file 'TESTBED.v'.
Parsing included file 'sort.v'.
Back to file 'TESTBED.v'.
Top Level Modules:
       TESTBED
TimeScale is 1 ns / 10 ps
Starting vcs inline pass...


Note-[VCS_PARAL] Parallel code-gen enabled
  VCS is running with parallel code generation(-j)...

1 module and 0 UDP read.
recompiling module TESTBED
make[1]: Entering directory `/RAID2/COURSE/DCS/DCS111/HW03/2_Verilog/01_RTL/csrc' \

rm -f _cuarc*.so _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod a-x ../simv; fi
g++  -o ../simv      -rdynamic  -Wl,-rpath='$ORIGIN'/simv.daidir -Wl,-rpath=./simv.daidir \
-Wl,-rpath=/usr/cad/synopsys/vcs/2022.06/linux64/lib -L/usr/cad/synopsys/vcs/2022.06/linux64/lib \
-Wl,-rpath-link=./  /usr/lib64/libnuma.so.1   objs/amcQw_d.o   _111500_archive_1.so \
_111520_archive_1.so  SIM_l.o      rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o \
rmar_llvm_0_0.o           -lvirsim -lerrorinf -lsnpsmalloc -lvfs /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a \
-lvcsnew -lsimprofile -luclinative /usr/cad/synopsys/vcs/2022.06/linux64/lib/vcs_tls.o \
-Wl,-whole-archive  -lvcsucli    -Wl,-no-whole-archive        _vcs_pli_stub_.o   \
/usr/cad/synopsys/vcs/2022.06/linux64/lib/vcs_save_restore_new.o /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/LINUX64/pli.a \
-ldl -lm  -lc -lpthread -ldl 
../simv up to date
make[1]: Leaving directory `/RAID2/COURSE/DCS/DCS111/HW03/2_Verilog/01_RTL/csrc' \

Command: /RAID2/COURSE/DCS/DCS111/HW03/2_Verilog/01_RTL/./simv +v2k +libext+.v -a vcs.log +define+RTL +notimingchecks
Chronologic VCS simulator copyright 1991-2022
Contains Synopsys proprietary information.
Compiler version T-2022.06_Full64; Runtime version T-2022.06_Full64;  May 13 22:58 2024
*Verdi* Loading libsscore_vcs201906.so
FSDB Dumper for VCS, Release Verdi_P-2019.06, Linux x86_64/64bit, 05/26/2019
(C) 1996 - 2019 by Synopsys, Inc.
***********************************************************************
*  ERROR -                                                            *
*  The simulator version is newer than the FSDB dumper version which  *
*  may cause abnormal behavior, please contact Synopsys support for   *
*  assistance.                                                        *
***********************************************************************
*Verdi* : Create FSDB file 'huffman.fsdb'
*Verdi* : Begin traversing the scopes, layer (0).
*Verdi* : Enable +mda dumping.
*Verdi* : End of traversing.
[1;35m PATTERN 0 simulation start (../00_TESTBED/pattern1.dat and ../00_TESTBED/golden1.dat were used) [1;0m
[1;32m Pattern 0 Pass [1;33m Latency = 10 Cycles [1;0m
[1;35m PATTERN 1 simulation start (../00_TESTBED/pattern2.dat and ../00_TESTBED/golden2.dat were used) [1;0m
[1;32m Pattern 1 Pass [1;33m Latency = 10 Cycles [1;0m
[1;35m PATTERN 2 simulation start (../00_TESTBED/pattern3.dat and ../00_TESTBED/golden3.dat were used) [1;0m
[1;32m Pattern 2 Pass [1;33m Latency = 10 Cycles [1;0m
[1;35m========================================================
                      Congratulations!!
                     All Pattern Test Pass
                       Cycle time = 20.0 ns
          Your execution cycles = 30  cycles
======================================================== [1;0m
$finish called from file "PATTERN.v", line 300.
$finish at simulation time               695000
           V C S   S i m u l a t i o n   R e p o r t 
Time: 6950000 ps
CPU Time:      0.320 seconds;       Data structure size:   0.0Mb
Mon May 13 22:58:18 2024
CPU time: .515 seconds to compile + .410 seconds to elab + .360 seconds to link + .357 seconds in simulation
