maxjc -cp '/vol/cc/opt/maxeler/maxcompiler-2015.2/lib/MaxCompiler.jar:'/mnt/data/cccad3/fyq14/dfe-snippets/lib/maxpower.jar:/mnt/data/cccad3/fyq14/lib/junit-4.12.jar:/mnt/data/cccad3/fyq14/lib/hamcrest-core-1.3.jar'' -1.6 -d . ../src/ChannelFrequency.maxj ../src/ConvChannelIndex.maxj ../src/ConvolutionAccumulatorKernel.maxj ../src/ConvolutionKernelBase.maxj ../src/ConvolutionLayer.maxj ../src/ConvolutionParameters.maxj ../src/ConvolutionSchedulerKernel.maxj ../src/ConvolutionUnitKernel.maxj ../src/CpuStreamEngineParameters.maxj ../src/DefaultDict.maxj ../src/DfeInputAlligner.maxj ../src/DfeOutputAlligner.maxj ../src/DFEParLoop.maxj ../src/DFESeqLoop.maxj ../src/Dimension.maxj ../src/fpgaConvNetMaxelerKernel.maxj ../src/fpgaConvNetMaxelerManager.maxj ../src/GlobalConfig.maxj ../src/LeNetManager.maxj ../src/MultiSourceAccumulator.maxj ../src/OffsetExprDefaultDict.maxj ../src/OneHotDemux.maxj ../src/PartitionedDemux.maxj ../src/PoolingLayerKernel.maxj ../src/PoolingParameters.maxj ../src/PoolingUnit.maxj ../src/ResourceBenchmarkManager.maxj ../src/ResourceBenchmarkParameters.maxj ../src/SceneAnalysisManager.maxj ../src/SlidingWindow.maxj ../src/TestParameters.maxj ../src/TestPoolingLayerKernel.maxj ../src/TestUtils.maxj ../src/Utils.maxj
Using maxj batch compiler.
jar: /vol/cc/opt/maxeler/maxcompiler-2015.2/lib/MaxIDE/ecj.jar
MAXAPPJCP='.:'/mnt/data/cccad3/fyq14/dfe-snippets/lib/maxpower.jar:/mnt/data/cccad3/fyq14/lib/junit-4.12.jar:/mnt/data/cccad3/fyq14/lib/hamcrest-core-1.3.jar'' MAXSOURCEDIRS='../src' maxJavaRun -v -m 8192 fpgaConvNetMaxelerManager resource_bench DFEModel=MAIA maxFileName=resource_bench_50_25 target='DFE' enableMPCX=true convFoldingFactor=50 kernelFoldingFactor=25
]0; maxJavaRun: fpgaConvNetMaxelerManager resource_bench DFEModel=MAIA maxFileName=resource_bench_50_25 target=DFE enableMPCX=true convFoldingFactor=50 kernelFoldingFactor=25 maxJavaRun : Execute Java program with Maxeler environment

Input classpath     : 
Compiler JAR        : /vol/cc/opt/maxeler/maxcompiler-2015.2/lib/MaxCompiler.jar
                      (from MAXCOMPILERDIR)
MAXAPPJCP           : .:/mnt/data/cccad3/fyq14/dfe-snippets/lib/maxpower.jar:/mnt/data/cccad3/fyq14/lib/junit-4.12.jar:/mnt/data/cccad3/fyq14/lib/hamcrest-core-1.3.jar
MAXSOURCEDIRS       : ../src

.maxJavaRun present : No
Custom Param file   : None
MAXAPPPKG           : 
MAXJVMMEM           : 
MAXEMMAJCP          : 
MAXEMMARUN          : 

----------------------------------------------------------
Java class to run   : fpgaConvNetMaxelerManager
Class arguments     : resource_bench DFEModel=MAIA maxFileName=resource_bench_50_25 target=DFE enableMPCX=true convFoldingFactor=50 kernelFoldingFactor=25
Execution classpath : /vol/cc/opt/maxeler/maxcompiler-2015.2/lib/MaxCompiler.jar:
                      .:
                      /mnt/data/cccad3/fyq14/dfe-snippets/lib/maxpower.jar:
                      /mnt/data/cccad3/fyq14/lib/junit-4.12.jar:
                      /mnt/data/cccad3/fyq14/lib/hamcrest-core-1.3.jar
JVM memory limit    : 8192 MB
----------------------------------------------------------

Tue 18:02: MaxCompiler version: 2015.2
Tue 18:02: Build "resource_bench_50_25" start time: Tue Oct 04 18:02:27 BST 2016
Tue 18:02: Main build process running as user fyq14 on host cccad1.doc.ic.ac.uk
Tue 18:02: Build location: /mnt/data/cccad3/fyq14/runs/low_freq_resoure_bench/build/./resource_bench_50_25_MAIA_DFE
Tue 18:02: Detailed build log available in "_build.log"
Tue 18:02: 
Tue 18:02: ENGINE BUILD PARAMETERS
Tue 18:02: 	         Build name: resource_bench_50_25_MAIA_DFE
Tue 18:02: 	           DFEModel: MAIA                         
Tue 18:02: 	        maxFileName: resource_bench_50_25         
Tue 18:02: 	             target: DFE                          
Tue 18:02: 	         enableMPCX: true                         
Tue 18:02: 	  convFoldingFactor: 50                           
Tue 18:02: 	kernelFoldingFactor: 25                           
Tue 18:02: Instantiating kernel "ConvolutionScheduler_0"
Tue 18:02: Instantiating kernel "ConvolutionAccumulator_0"
Tue 18:02: Instantiating kernel "ConvolutionUnit_0_0"
Tue 18:02: Instantiating kernel "ConvolutionUnit_0_1"
Tue 18:02: Instantiating kernel "ConvolutionUnit_0_2"
Tue 18:02: Instantiating kernel "ConvolutionUnit_0_3"
Tue 18:02: Instantiating kernel "ConvolutionUnit_0_4"
Tue 18:02: Instantiating kernel "ConvolutionUnit_0_5"
Tue 18:02: Instantiating kernel "ConvolutionUnit_0_6"
Tue 18:02: Instantiating kernel "ConvolutionUnit_0_7"
Tue 18:02: Instantiating kernel "ConvolutionUnit_0_8"
Tue 18:02: Instantiating kernel "ConvolutionUnit_0_9"
Tue 18:02: Instantiating kernel "ConvolutionUnit_0_10"
Tue 18:02: Instantiating kernel "ConvolutionUnit_0_11"
Tue 18:02: Instantiating kernel "ConvolutionUnit_0_12"
Tue 18:02: Instantiating kernel "ConvolutionUnit_0_13"
Tue 18:02: Instantiating kernel "ConvolutionUnit_0_14"
Tue 18:02: Instantiating kernel "ConvolutionUnit_0_15"
Tue 18:02: Instantiating kernel "ConvolutionUnit_0_16"
Tue 18:02: Instantiating kernel "ConvolutionUnit_0_17"
Tue 18:02: Instantiating kernel "ConvolutionUnit_0_18"
Tue 18:02: Instantiating kernel "ConvolutionUnit_0_19"
Tue 18:02: Instantiating kernel "ConvolutionUnit_0_20"
Tue 18:02: Instantiating kernel "ConvolutionUnit_0_21"
Tue 18:02: Instantiating kernel "ConvolutionUnit_0_22"
Tue 18:02: Instantiating kernel "ConvolutionUnit_0_23"
Tue 18:02: Instantiating kernel "ConvolutionUnit_0_24"
Tue 18:02: Instantiating kernel "ConvolutionUnit_0_25"
Tue 18:02: Instantiating kernel "ConvolutionUnit_0_26"
Tue 18:02: Instantiating kernel "ConvolutionUnit_0_27"
Tue 18:02: Instantiating kernel "ConvolutionUnit_0_28"
Tue 18:02: Instantiating kernel "ConvolutionUnit_0_29"
Tue 18:02: Instantiating kernel "ConvolutionUnit_0_30"
Tue 18:02: Instantiating kernel "ConvolutionUnit_0_31"
Tue 18:02: Instantiating kernel "ConvolutionUnit_0_32"
Tue 18:02: Instantiating kernel "ConvolutionUnit_0_33"
Tue 18:02: Instantiating kernel "ConvolutionUnit_0_34"
Tue 18:02: Instantiating kernel "ConvolutionUnit_0_35"
Tue 18:02: Instantiating kernel "ConvolutionUnit_0_36"
Tue 18:02: Instantiating kernel "ConvolutionUnit_0_37"
Tue 18:02: Instantiating kernel "ConvolutionUnit_0_38"
Tue 18:02: Instantiating kernel "ConvolutionUnit_0_39"
Tue 18:02: Instantiating kernel "ConvolutionUnit_0_40"
Tue 18:02: Instantiating kernel "ConvolutionUnit_0_41"
Tue 18:02: Instantiating kernel "ConvolutionUnit_0_42"
Tue 18:02: Instantiating kernel "ConvolutionUnit_0_43"
Tue 18:02: Instantiating kernel "ConvolutionUnit_0_44"
Tue 18:02: Instantiating kernel "ConvolutionUnit_0_45"
Tue 18:02: Instantiating kernel "ConvolutionUnit_0_46"
Tue 18:02: Instantiating kernel "ConvolutionUnit_0_47"
Tue 18:02: Instantiating kernel "ConvolutionUnit_0_48"
Tue 18:02: Instantiating kernel "ConvolutionUnit_0_49"
Tue 18:02: Instantiating kernel "DfeInputAlligner"
Tue 18:02: Instantiating kernel "DfeOutputAlligner"
Tue 18:02: 
Tue 18:02: Compiling kernel "ConvolutionScheduler_0"
Tue 18:03: 
Tue 18:03: Compiling kernel "ConvolutionAccumulator_0"
Tue 18:03: 
Tue 18:03: Compiling kernel "ConvolutionUnit_0_0"
Tue 18:03: 
Tue 18:03: Compiling kernel "ConvolutionUnit_0_1"
Tue 18:03: 
Tue 18:03: Compiling kernel "ConvolutionUnit_0_2"
Tue 18:03: 
Tue 18:03: Compiling kernel "ConvolutionUnit_0_3"
Tue 18:03: 
Tue 18:03: Compiling kernel "ConvolutionUnit_0_4"
Tue 18:03: 
Tue 18:03: Compiling kernel "ConvolutionUnit_0_5"
Tue 18:03: 
Tue 18:03: Compiling kernel "ConvolutionUnit_0_6"
Tue 18:03: 
Tue 18:03: Compiling kernel "ConvolutionUnit_0_7"
Tue 18:03: 
Tue 18:03: Compiling kernel "ConvolutionUnit_0_8"
Tue 18:03: 
Tue 18:03: Compiling kernel "ConvolutionUnit_0_9"
Tue 18:03: 
Tue 18:03: Compiling kernel "ConvolutionUnit_0_10"
Tue 18:03: 
Tue 18:03: Compiling kernel "ConvolutionUnit_0_11"
Tue 18:03: 
Tue 18:03: Compiling kernel "ConvolutionUnit_0_12"
Tue 18:03: 
Tue 18:03: Compiling kernel "ConvolutionUnit_0_13"
Tue 18:03: 
Tue 18:03: Compiling kernel "ConvolutionUnit_0_14"
Tue 18:03: 
Tue 18:03: Compiling kernel "ConvolutionUnit_0_15"
Tue 18:03: 
Tue 18:03: Compiling kernel "ConvolutionUnit_0_16"
Tue 18:03: 
Tue 18:03: Compiling kernel "ConvolutionUnit_0_17"
Tue 18:03: 
Tue 18:03: Compiling kernel "ConvolutionUnit_0_18"
Tue 18:03: 
Tue 18:03: Compiling kernel "ConvolutionUnit_0_19"
Tue 18:03: 
Tue 18:03: Compiling kernel "ConvolutionUnit_0_20"
Tue 18:03: 
Tue 18:03: Compiling kernel "ConvolutionUnit_0_21"
Tue 18:03: 
Tue 18:03: Compiling kernel "ConvolutionUnit_0_22"
Tue 18:03: 
Tue 18:03: Compiling kernel "ConvolutionUnit_0_23"
Tue 18:03: 
Tue 18:03: Compiling kernel "ConvolutionUnit_0_24"
Tue 18:04: 
Tue 18:04: Compiling kernel "ConvolutionUnit_0_25"
Tue 18:04: 
Tue 18:04: Compiling kernel "ConvolutionUnit_0_26"
Tue 18:04: 
Tue 18:04: Compiling kernel "ConvolutionUnit_0_27"
Tue 18:04: 
Tue 18:04: Compiling kernel "ConvolutionUnit_0_28"
Tue 18:04: 
Tue 18:04: Compiling kernel "ConvolutionUnit_0_29"
Tue 18:04: 
Tue 18:04: Compiling kernel "ConvolutionUnit_0_30"
Tue 18:04: 
Tue 18:04: Compiling kernel "ConvolutionUnit_0_31"
Tue 18:04: 
Tue 18:04: Compiling kernel "ConvolutionUnit_0_32"
Tue 18:04: 
Tue 18:04: Compiling kernel "ConvolutionUnit_0_33"
Tue 18:04: 
Tue 18:04: Compiling kernel "ConvolutionUnit_0_34"
Tue 18:04: 
Tue 18:04: Compiling kernel "ConvolutionUnit_0_35"
Tue 18:04: 
Tue 18:04: Compiling kernel "ConvolutionUnit_0_36"
Tue 18:04: 
Tue 18:04: Compiling kernel "ConvolutionUnit_0_37"
Tue 18:04: 
Tue 18:04: Compiling kernel "ConvolutionUnit_0_38"
Tue 18:04: 
Tue 18:04: Compiling kernel "ConvolutionUnit_0_39"
Tue 18:04: 
Tue 18:04: Compiling kernel "ConvolutionUnit_0_40"
Tue 18:04: 
Tue 18:04: Compiling kernel "ConvolutionUnit_0_41"
Tue 18:04: 
Tue 18:04: Compiling kernel "ConvolutionUnit_0_42"
Tue 18:04: 
Tue 18:04: Compiling kernel "ConvolutionUnit_0_43"
Tue 18:04: 
Tue 18:04: Compiling kernel "ConvolutionUnit_0_44"
Tue 18:04: 
Tue 18:04: Compiling kernel "ConvolutionUnit_0_45"
Tue 18:04: 
Tue 18:04: Compiling kernel "ConvolutionUnit_0_46"
Tue 18:04: 
Tue 18:04: Compiling kernel "ConvolutionUnit_0_47"
Tue 18:04: 
Tue 18:04: Compiling kernel "ConvolutionUnit_0_48"
Tue 18:04: 
Tue 18:04: Compiling kernel "ConvolutionUnit_0_49"
Tue 18:04: 
Tue 18:04: Compiling kernel "DfeInputAlligner"
Tue 18:04: 
Tue 18:04: Compiling kernel "DfeOutputAlligner"
Tue 18:04: Generating input files (VHDL, netlists, MegaWizard/CoreGen)
Tue 18:05: Running back-end  build (16 phases)
Tue 18:05: (1/16) - Prepare MaxFile Data (GenerateMaxFileDataFile)
Tue 18:05: (2/16) - Prepare for Placement (QuartusMap)
Tue 18:18: (3/16) - Generate Incremental Netlist (QuartusCdb)
Tue 18:18: (4/16) - Generate Resource Report (AlteraResourceUsageBuildPass)
Tue 18:18: (5/16) - Generate Annotated Source Code (AlteraResourceAnnotationBuildPass)
Tue 18:20: (6/16) - Analyse Resource Usage (AlteraResourceCounterPass)
Tue 18:20: 
Tue 18:20: About to start chip vendor Map/Place/Route toolflow. This will take some time.
Tue 18:20: For this compile, we estimate this process may take longer than 1 hour.
Tue 18:20: We recommend running in simulation to verify correctness before building hardware.
Tue 18:20: 
Tue 18:20: PRELIMINARY RESOURCE USAGE
Tue 18:20: Logic utilization:     198760 / 262400   (75.75%)
Tue 18:20: Multipliers (18x18):      750 / 3926     (19.10%)
Tue 18:20: Block memory (bits): 16356159 / 52572160 (31.11%)
Tue 18:20: 
Tue 18:20: (7/16) - Place and Route DFE (AlteraMPPR)
Tue 18:20: Executing MPPR with 1 cost table and 1 thread.
Tue 18:20: MPPR: Starting 1 cost table
Wed 13:49: MPPR: Cost table 1 met timing with score 0 (best score 0)
Wed 13:49: (8/16) - Generate Configuration (QuartusAsm)
Wed 13:56: (9/16) - Convert Programming File (QuartusCpf)
Wed 13:56: (10/16) - Update Checksum (UpdateChecksumBuildPass)
Wed 13:56: (11/16) - Generate Incremental Netlist (QuartusCdb)
Wed 16:42: (12/16) - Generate Configuration (QuartusAsm)
Wed 16:48: (13/16) - Convert Programming File (QuartusCpf)
Wed 16:48: (14/16) - Generate Resource Report (AlteraResourceUsageBuildPass)
Wed 16:48: (15/16) - Generate Annotated Source Code (AlteraResourceAnnotationBuildPass)
Wed 16:50: (16/16) - Generate MaxFile (GenerateMaxFileAltera)
Wed 16:50: 
Wed 16:50: FINAL RESOURCE USAGE
Wed 16:50: Logic utilization:   141265 / 262400 (53.84%)
Wed 16:50:   Primary FFs:       284869 / 524800 (54.28%)
Wed 16:50:   Secondary FFs:      13332 / 524800 (2.54%)
Wed 16:50: Multipliers (18x18):    750 / 3926   (19.10%)
Wed 16:50:   DSP blocks:           750 / 1963   (38.21%)
Wed 16:50: Block memory (M20K):   1351 / 2567   (52.63%)
Wed 16:50: 
Wed 16:50: MaxFile: /mnt/data/cccad3/fyq14/runs/low_freq_resoure_bench/build/resource_bench_50_25_MAIA_DFE/results/resource_bench_50_25.max (MD5Sum: 4c929373167552f104df827b445ad15f)
Wed 16:50: Build completed: Wed Oct 05 16:50:42 BST 2016 (took 22 hours, 48 mins, 15 secs)
maxjc -cp '/vol/cc/opt/maxeler/maxcompiler-2015.2/lib/MaxCompiler.jar:'/mnt/data/cccad3/fyq14/dfe-snippets/lib/maxpower.jar:/mnt/data/cccad3/fyq14/lib/junit-4.12.jar:/mnt/data/cccad3/fyq14/lib/hamcrest-core-1.3.jar'' -1.6 -d . ../src/ChannelFrequency.maxj ../src/ConvChannelIndex.maxj ../src/ConvolutionAccumulatorKernel.maxj ../src/ConvolutionKernelBase.maxj ../src/ConvolutionLayer.maxj ../src/ConvolutionParameters.maxj ../src/ConvolutionSchedulerKernel.maxj ../src/ConvolutionUnitKernel.maxj ../src/CpuStreamEngineParameters.maxj ../src/DefaultDict.maxj ../src/DfeInputAlligner.maxj ../src/DfeOutputAlligner.maxj ../src/DFEParLoop.maxj ../src/DFESeqLoop.maxj ../src/Dimension.maxj ../src/fpgaConvNetMaxelerKernel.maxj ../src/fpgaConvNetMaxelerManager.maxj ../src/GlobalConfig.maxj ../src/LeNetManager.maxj ../src/MultiSourceAccumulator.maxj ../src/OffsetExprDefaultDict.maxj ../src/OneHotDemux.maxj ../src/PartitionedDemux.maxj ../src/PoolingLayerKernel.maxj ../src/PoolingParameters.maxj ../src/PoolingUnit.maxj ../src/ResourceBenchmarkManager.maxj ../src/ResourceBenchmarkParameters.maxj ../src/SceneAnalysisManager.maxj ../src/SlidingWindow.maxj ../src/TestParameters.maxj ../src/TestPoolingLayerKernel.maxj ../src/TestUtils.maxj ../src/Utils.maxj
Using maxj batch compiler.
jar: /vol/cc/opt/maxeler/maxcompiler-2015.2/lib/MaxIDE/ecj.jar
MAXAPPJCP='.:'/mnt/data/cccad3/fyq14/dfe-snippets/lib/maxpower.jar:/mnt/data/cccad3/fyq14/lib/junit-4.12.jar:/mnt/data/cccad3/fyq14/lib/hamcrest-core-1.3.jar'' MAXSOURCEDIRS='../src' maxJavaRun -v -m 8192 fpgaConvNetMaxelerManager resource_bench DFEModel=MAIA maxFileName=resource_bench_50_5 target='DFE' enableMPCX=true convFoldingFactor=50 kernelFoldingFactor=5
]0; maxJavaRun: fpgaConvNetMaxelerManager resource_bench DFEModel=MAIA maxFileName=resource_bench_50_5 target=DFE enableMPCX=true convFoldingFactor=50 kernelFoldingFactor=5 maxJavaRun : Execute Java program with Maxeler environment

Input classpath     : 
Compiler JAR        : /vol/cc/opt/maxeler/maxcompiler-2015.2/lib/MaxCompiler.jar
                      (from MAXCOMPILERDIR)
MAXAPPJCP           : .:/mnt/data/cccad3/fyq14/dfe-snippets/lib/maxpower.jar:/mnt/data/cccad3/fyq14/lib/junit-4.12.jar:/mnt/data/cccad3/fyq14/lib/hamcrest-core-1.3.jar
MAXSOURCEDIRS       : ../src

.maxJavaRun present : No
Custom Param file   : None
MAXAPPPKG           : 
MAXJVMMEM           : 
MAXEMMAJCP          : 
MAXEMMARUN          : 

----------------------------------------------------------
Java class to run   : fpgaConvNetMaxelerManager
Class arguments     : resource_bench DFEModel=MAIA maxFileName=resource_bench_50_5 target=DFE enableMPCX=true convFoldingFactor=50 kernelFoldingFactor=5
Execution classpath : /vol/cc/opt/maxeler/maxcompiler-2015.2/lib/MaxCompiler.jar:
                      .:
                      /mnt/data/cccad3/fyq14/dfe-snippets/lib/maxpower.jar:
                      /mnt/data/cccad3/fyq14/lib/junit-4.12.jar:
                      /mnt/data/cccad3/fyq14/lib/hamcrest-core-1.3.jar
JVM memory limit    : 8192 MB
----------------------------------------------------------

Wed 16:50: MaxCompiler version: 2015.2
Wed 16:50: Build "resource_bench_50_5" start time: Wed Oct 05 16:50:45 BST 2016
Wed 16:50: Main build process running as user fyq14 on host cccad1.doc.ic.ac.uk
Wed 16:50: Build location: /mnt/data/cccad3/fyq14/runs/low_freq_resoure_bench/build/./resource_bench_50_5_MAIA_DFE
Wed 16:50: Detailed build log available in "_build.log"
Wed 16:50: 
Wed 16:50: ENGINE BUILD PARAMETERS
Wed 16:50: 	         Build name: resource_bench_50_5_MAIA_DFE
Wed 16:50: 	           DFEModel: MAIA                        
Wed 16:50: 	        maxFileName: resource_bench_50_5         
Wed 16:50: 	             target: DFE                         
Wed 16:50: 	         enableMPCX: true                        
Wed 16:50: 	  convFoldingFactor: 50                          
Wed 16:50: 	kernelFoldingFactor: 5                           
Wed 16:50: Instantiating kernel "ConvolutionScheduler_0"
Wed 16:50: Instantiating kernel "ConvolutionAccumulator_0"
Wed 16:50: Instantiating kernel "ConvolutionUnit_0_0"
Wed 16:50: Instantiating kernel "ConvolutionUnit_0_1"
Wed 16:50: Instantiating kernel "ConvolutionUnit_0_2"
Wed 16:50: Instantiating kernel "ConvolutionUnit_0_3"
Wed 16:50: Instantiating kernel "ConvolutionUnit_0_4"
Wed 16:50: Instantiating kernel "ConvolutionUnit_0_5"
Wed 16:50: Instantiating kernel "ConvolutionUnit_0_6"
Wed 16:50: Instantiating kernel "ConvolutionUnit_0_7"
Wed 16:50: Instantiating kernel "ConvolutionUnit_0_8"
Wed 16:50: Instantiating kernel "ConvolutionUnit_0_9"
Wed 16:50: Instantiating kernel "ConvolutionUnit_0_10"
Wed 16:50: Instantiating kernel "ConvolutionUnit_0_11"
Wed 16:50: Instantiating kernel "ConvolutionUnit_0_12"
Wed 16:50: Instantiating kernel "ConvolutionUnit_0_13"
Wed 16:50: Instantiating kernel "ConvolutionUnit_0_14"
Wed 16:50: Instantiating kernel "ConvolutionUnit_0_15"
Wed 16:50: Instantiating kernel "ConvolutionUnit_0_16"
Wed 16:50: Instantiating kernel "ConvolutionUnit_0_17"
Wed 16:50: Instantiating kernel "ConvolutionUnit_0_18"
Wed 16:50: Instantiating kernel "ConvolutionUnit_0_19"
Wed 16:50: Instantiating kernel "ConvolutionUnit_0_20"
Wed 16:50: Instantiating kernel "ConvolutionUnit_0_21"
Wed 16:50: Instantiating kernel "ConvolutionUnit_0_22"
Wed 16:50: Instantiating kernel "ConvolutionUnit_0_23"
Wed 16:50: Instantiating kernel "ConvolutionUnit_0_24"
Wed 16:50: Instantiating kernel "ConvolutionUnit_0_25"
Wed 16:50: Instantiating kernel "ConvolutionUnit_0_26"
Wed 16:50: Instantiating kernel "ConvolutionUnit_0_27"
Wed 16:50: Instantiating kernel "ConvolutionUnit_0_28"
Wed 16:50: Instantiating kernel "ConvolutionUnit_0_29"
Wed 16:50: Instantiating kernel "ConvolutionUnit_0_30"
Wed 16:50: Instantiating kernel "ConvolutionUnit_0_31"
Wed 16:50: Instantiating kernel "ConvolutionUnit_0_32"
Wed 16:50: Instantiating kernel "ConvolutionUnit_0_33"
Wed 16:50: Instantiating kernel "ConvolutionUnit_0_34"
Wed 16:50: Instantiating kernel "ConvolutionUnit_0_35"
Wed 16:50: Instantiating kernel "ConvolutionUnit_0_36"
Wed 16:50: Instantiating kernel "ConvolutionUnit_0_37"
Wed 16:50: Instantiating kernel "ConvolutionUnit_0_38"
Wed 16:50: Instantiating kernel "ConvolutionUnit_0_39"
Wed 16:50: Instantiating kernel "ConvolutionUnit_0_40"
Wed 16:50: Instantiating kernel "ConvolutionUnit_0_41"
Wed 16:50: Instantiating kernel "ConvolutionUnit_0_42"
Wed 16:50: Instantiating kernel "ConvolutionUnit_0_43"
Wed 16:50: Instantiating kernel "ConvolutionUnit_0_44"
Wed 16:50: Instantiating kernel "ConvolutionUnit_0_45"
Wed 16:50: Instantiating kernel "ConvolutionUnit_0_46"
Wed 16:50: Instantiating kernel "ConvolutionUnit_0_47"
Wed 16:50: Instantiating kernel "ConvolutionUnit_0_48"
Wed 16:50: Instantiating kernel "ConvolutionUnit_0_49"
Wed 16:50: Instantiating kernel "DfeInputAlligner"
Wed 16:50: Instantiating kernel "DfeOutputAlligner"
Wed 16:50: 
Wed 16:50: Compiling kernel "ConvolutionScheduler_0"
Wed 16:51: 
Wed 16:51: Compiling kernel "ConvolutionAccumulator_0"
Wed 16:51: 
Wed 16:51: Compiling kernel "ConvolutionUnit_0_0"
Wed 16:51: 
Wed 16:51: Compiling kernel "ConvolutionUnit_0_1"
Wed 16:51: 
Wed 16:51: Compiling kernel "ConvolutionUnit_0_2"
Wed 16:51: 
Wed 16:51: Compiling kernel "ConvolutionUnit_0_3"
Wed 16:51: 
Wed 16:51: Compiling kernel "ConvolutionUnit_0_4"
Wed 16:51: 
Wed 16:51: Compiling kernel "ConvolutionUnit_0_5"
Wed 16:51: 
Wed 16:51: Compiling kernel "ConvolutionUnit_0_6"
Wed 16:51: 
Wed 16:51: Compiling kernel "ConvolutionUnit_0_7"
Wed 16:52: 
Wed 16:52: Compiling kernel "ConvolutionUnit_0_8"
Wed 16:52: 
Wed 16:52: Compiling kernel "ConvolutionUnit_0_9"
Wed 16:52: 
Wed 16:52: Compiling kernel "ConvolutionUnit_0_10"
Wed 16:52: 
Wed 16:52: Compiling kernel "ConvolutionUnit_0_11"
Wed 16:52: 
Wed 16:52: Compiling kernel "ConvolutionUnit_0_12"
Wed 16:52: 
Wed 16:52: Compiling kernel "ConvolutionUnit_0_13"
Wed 16:52: 
Wed 16:52: Compiling kernel "ConvolutionUnit_0_14"
Wed 16:52: 
Wed 16:52: Compiling kernel "ConvolutionUnit_0_15"
Wed 16:52: 
Wed 16:52: Compiling kernel "ConvolutionUnit_0_16"
Wed 16:52: 
Wed 16:52: Compiling kernel "ConvolutionUnit_0_17"
Wed 16:52: 
Wed 16:52: Compiling kernel "ConvolutionUnit_0_18"
Wed 16:52: 
Wed 16:52: Compiling kernel "ConvolutionUnit_0_19"
Wed 16:52: 
Wed 16:52: Compiling kernel "ConvolutionUnit_0_20"
Wed 16:52: 
Wed 16:52: Compiling kernel "ConvolutionUnit_0_21"
Wed 16:52: 
Wed 16:52: Compiling kernel "ConvolutionUnit_0_22"
Wed 16:52: 
Wed 16:52: Compiling kernel "ConvolutionUnit_0_23"
Wed 16:52: 
Wed 16:52: Compiling kernel "ConvolutionUnit_0_24"
Wed 16:52: 
Wed 16:52: Compiling kernel "ConvolutionUnit_0_25"
Wed 16:52: 
Wed 16:52: Compiling kernel "ConvolutionUnit_0_26"
Wed 16:52: 
Wed 16:52: Compiling kernel "ConvolutionUnit_0_27"
Wed 16:52: 
Wed 16:52: Compiling kernel "ConvolutionUnit_0_28"
Wed 16:52: 
Wed 16:52: Compiling kernel "ConvolutionUnit_0_29"
Wed 16:52: 
Wed 16:52: Compiling kernel "ConvolutionUnit_0_30"
Wed 16:52: 
Wed 16:52: Compiling kernel "ConvolutionUnit_0_31"
Wed 16:52: 
Wed 16:52: Compiling kernel "ConvolutionUnit_0_32"
Wed 16:52: 
Wed 16:52: Compiling kernel "ConvolutionUnit_0_33"
Wed 16:52: 
Wed 16:52: Compiling kernel "ConvolutionUnit_0_34"
Wed 16:52: 
Wed 16:52: Compiling kernel "ConvolutionUnit_0_35"
Wed 16:52: 
Wed 16:52: Compiling kernel "ConvolutionUnit_0_36"
Wed 16:52: 
Wed 16:52: Compiling kernel "ConvolutionUnit_0_37"
Wed 16:52: 
Wed 16:52: Compiling kernel "ConvolutionUnit_0_38"
Wed 16:52: 
Wed 16:52: Compiling kernel "ConvolutionUnit_0_39"
Wed 16:52: 
Wed 16:52: Compiling kernel "ConvolutionUnit_0_40"
Wed 16:52: 
Wed 16:52: Compiling kernel "ConvolutionUnit_0_41"
Wed 16:52: 
Wed 16:52: Compiling kernel "ConvolutionUnit_0_42"
Wed 16:52: 
Wed 16:52: Compiling kernel "ConvolutionUnit_0_43"
Wed 16:52: 
Wed 16:52: Compiling kernel "ConvolutionUnit_0_44"
Wed 16:52: 
Wed 16:52: Compiling kernel "ConvolutionUnit_0_45"
Wed 16:52: 
Wed 16:52: Compiling kernel "ConvolutionUnit_0_46"
Wed 16:52: 
Wed 16:52: Compiling kernel "ConvolutionUnit_0_47"
Wed 16:52: 
Wed 16:52: Compiling kernel "ConvolutionUnit_0_48"
Wed 16:52: 
Wed 16:52: Compiling kernel "ConvolutionUnit_0_49"
Wed 16:52: 
Wed 16:52: Compiling kernel "DfeInputAlligner"
Wed 16:52: 
Wed 16:52: Compiling kernel "DfeOutputAlligner"
Wed 16:53: Generating input files (VHDL, netlists, MegaWizard/CoreGen)
Wed 16:54: Running back-end  build (16 phases)
Wed 16:54: (1/16) - Prepare MaxFile Data (GenerateMaxFileDataFile)
Wed 16:54: (2/16) - Prepare for Placement (QuartusMap)
Wed 23:58: (3/16) - Generate Incremental Netlist (QuartusCdb)
Thu 00:05: (4/16) - Generate Resource Report (AlteraResourceUsageBuildPass)
Thu 00:05: (5/16) - Generate Annotated Source Code (AlteraResourceAnnotationBuildPass)
Thu 00:07: (6/16) - Analyse Resource Usage (AlteraResourceCounterPass)
Thu 00:07: 
Thu 00:07: About to start chip vendor Map/Place/Route toolflow. This will take some time.
Thu 00:07: For this compile, we estimate this process may take longer than 1 hour.
Thu 00:07: We recommend running in simulation to verify correctness before building hardware.
Thu 00:07: 
Thu 00:07: PRELIMINARY RESOURCE USAGE
Thu 00:07: Logic utilization:     171222 / 262400   (65.25%)
Thu 00:07: Multipliers (18x18):      150 / 3926     (3.82%)
Thu 00:07: Block memory (bits): 16356159 / 52572160 (31.11%)
Thu 00:07: 
Thu 00:07: (7/16) - Place and Route DFE (AlteraMPPR)
Thu 00:07: Executing MPPR with 1 cost table and 1 thread.
Thu 00:07: MPPR: Starting 1 cost table
Thu 11:43: MPPR: Cost table 1 met timing with score 0 (best score 0)
Thu 11:43: (8/16) - Generate Configuration (QuartusAsm)
Thu 11:50: (9/16) - Convert Programming File (QuartusCpf)
Thu 11:50: (10/16) - Update Checksum (UpdateChecksumBuildPass)
Thu 11:50: (11/16) - Generate Incremental Netlist (QuartusCdb)
Thu 14:38: (12/16) - Generate Configuration (QuartusAsm)
Thu 14:43: (13/16) - Convert Programming File (QuartusCpf)
Thu 14:44: (14/16) - Generate Resource Report (AlteraResourceUsageBuildPass)
Thu 14:44: (15/16) - Generate Annotated Source Code (AlteraResourceAnnotationBuildPass)
Thu 14:46: (16/16) - Generate MaxFile (GenerateMaxFileAltera)
Thu 14:46: 
Thu 14:46: FINAL RESOURCE USAGE
Thu 14:46: Logic utilization:   141305 / 262400 (53.85%)
Thu 14:46:   Primary FFs:       271618 / 524800 (51.76%)
Thu 14:46:   Secondary FFs:      11242 / 524800 (2.14%)
Thu 14:46: Multipliers (18x18):    150 / 3926   (3.82%)
Thu 14:46:   DSP blocks:           150 / 1963   (7.64%)
Thu 14:46: Block memory (M20K):   1351 / 2567   (52.63%)
Thu 14:46: 
Thu 14:46: MaxFile: /mnt/data/cccad3/fyq14/runs/low_freq_resoure_bench/build/resource_bench_50_5_MAIA_DFE/results/resource_bench_50_5.max (MD5Sum: 32ad662c2dcf4d05b30952890d9b45b4)
Thu 14:46: Build completed: Thu Oct 06 14:46:34 BST 2016 (took 21 hours, 55 mins, 49 secs)
maxjc -cp '/vol/cc/opt/maxeler/maxcompiler-2015.2/lib/MaxCompiler.jar:'/mnt/data/cccad3/fyq14/dfe-snippets/lib/maxpower.jar:/mnt/data/cccad3/fyq14/lib/junit-4.12.jar:/mnt/data/cccad3/fyq14/lib/hamcrest-core-1.3.jar'' -1.6 -d . ../src/ChannelFrequency.maxj ../src/ConvChannelIndex.maxj ../src/ConvolutionAccumulatorKernel.maxj ../src/ConvolutionKernelBase.maxj ../src/ConvolutionLayer.maxj ../src/ConvolutionParameters.maxj ../src/ConvolutionSchedulerKernel.maxj ../src/ConvolutionUnitKernel.maxj ../src/CpuStreamEngineParameters.maxj ../src/DefaultDict.maxj ../src/DfeInputAlligner.maxj ../src/DfeOutputAlligner.maxj ../src/DFEParLoop.maxj ../src/DFESeqLoop.maxj ../src/Dimension.maxj ../src/fpgaConvNetMaxelerKernel.maxj ../src/fpgaConvNetMaxelerManager.maxj ../src/GlobalConfig.maxj ../src/LeNetManager.maxj ../src/MultiSourceAccumulator.maxj ../src/OffsetExprDefaultDict.maxj ../src/OneHotDemux.maxj ../src/PartitionedDemux.maxj ../src/PoolingLayerKernel.maxj ../src/PoolingParameters.maxj ../src/PoolingUnit.maxj ../src/ResourceBenchmarkManager.maxj ../src/ResourceBenchmarkParameters.maxj ../src/SceneAnalysisManager.maxj ../src/SlidingWindow.maxj ../src/TestParameters.maxj ../src/TestPoolingLayerKernel.maxj ../src/TestUtils.maxj ../src/Utils.maxj
Using maxj batch compiler.
jar: /vol/cc/opt/maxeler/maxcompiler-2015.2/lib/MaxIDE/ecj.jar
MAXAPPJCP='.:'/mnt/data/cccad3/fyq14/dfe-snippets/lib/maxpower.jar:/mnt/data/cccad3/fyq14/lib/junit-4.12.jar:/mnt/data/cccad3/fyq14/lib/hamcrest-core-1.3.jar'' MAXSOURCEDIRS='../src' maxJavaRun -v -m 8192 fpgaConvNetMaxelerManager resource_bench DFEModel=MAIA maxFileName=resource_bench_20_25 target='DFE' enableMPCX=true convFoldingFactor=20 kernelFoldingFactor=25
]0; maxJavaRun: fpgaConvNetMaxelerManager resource_bench DFEModel=MAIA maxFileName=resource_bench_20_25 target=DFE enableMPCX=true convFoldingFactor=20 kernelFoldingFactor=25 maxJavaRun : Execute Java program with Maxeler environment

Input classpath     : 
Compiler JAR        : /vol/cc/opt/maxeler/maxcompiler-2015.2/lib/MaxCompiler.jar
                      (from MAXCOMPILERDIR)
MAXAPPJCP           : .:/mnt/data/cccad3/fyq14/dfe-snippets/lib/maxpower.jar:/mnt/data/cccad3/fyq14/lib/junit-4.12.jar:/mnt/data/cccad3/fyq14/lib/hamcrest-core-1.3.jar
MAXSOURCEDIRS       : ../src

.maxJavaRun present : No
Custom Param file   : None
MAXAPPPKG           : 
MAXJVMMEM           : 
MAXEMMAJCP          : 
MAXEMMARUN          : 

----------------------------------------------------------
Java class to run   : fpgaConvNetMaxelerManager
Class arguments     : resource_bench DFEModel=MAIA maxFileName=resource_bench_20_25 target=DFE enableMPCX=true convFoldingFactor=20 kernelFoldingFactor=25
Execution classpath : /vol/cc/opt/maxeler/maxcompiler-2015.2/lib/MaxCompiler.jar:
                      .:
                      /mnt/data/cccad3/fyq14/dfe-snippets/lib/maxpower.jar:
                      /mnt/data/cccad3/fyq14/lib/junit-4.12.jar:
                      /mnt/data/cccad3/fyq14/lib/hamcrest-core-1.3.jar
JVM memory limit    : 8192 MB
----------------------------------------------------------

Thu 14:46: MaxCompiler version: 2015.2
Thu 14:46: Build "resource_bench_20_25" start time: Thu Oct 06 14:46:38 BST 2016
Thu 14:46: Main build process running as user fyq14 on host cccad1.doc.ic.ac.uk
Thu 14:46: Build location: /mnt/data/cccad3/fyq14/runs/low_freq_resoure_bench/build/./resource_bench_20_25_MAIA_DFE
Thu 14:46: Detailed build log available in "_build.log"
Thu 14:46: 
Thu 14:46: ENGINE BUILD PARAMETERS
Thu 14:46: 	         Build name: resource_bench_20_25_MAIA_DFE
Thu 14:46: 	           DFEModel: MAIA                         
Thu 14:46: 	        maxFileName: resource_bench_20_25         
Thu 14:46: 	             target: DFE                          
Thu 14:46: 	         enableMPCX: true                         
Thu 14:46: 	  convFoldingFactor: 20                           
Thu 14:46: 	kernelFoldingFactor: 25                           
Thu 14:46: Instantiating kernel "ConvolutionScheduler_0"
Thu 14:46: Instantiating kernel "ConvolutionAccumulator_0"
Thu 14:46: Instantiating kernel "ConvolutionUnit_0_0"
Thu 14:46: Instantiating kernel "ConvolutionUnit_0_1"
Thu 14:46: Instantiating kernel "ConvolutionUnit_0_2"
Thu 14:46: Instantiating kernel "ConvolutionUnit_0_3"
Thu 14:46: Instantiating kernel "ConvolutionUnit_0_4"
Thu 14:46: Instantiating kernel "ConvolutionUnit_0_5"
Thu 14:46: Instantiating kernel "ConvolutionUnit_0_6"
Thu 14:46: Instantiating kernel "ConvolutionUnit_0_7"
Thu 14:46: Instantiating kernel "ConvolutionUnit_0_8"
Thu 14:46: Instantiating kernel "ConvolutionUnit_0_9"
Thu 14:46: Instantiating kernel "ConvolutionUnit_0_10"
Thu 14:46: Instantiating kernel "ConvolutionUnit_0_11"
Thu 14:46: Instantiating kernel "ConvolutionUnit_0_12"
Thu 14:46: Instantiating kernel "ConvolutionUnit_0_13"
Thu 14:46: Instantiating kernel "ConvolutionUnit_0_14"
Thu 14:46: Instantiating kernel "ConvolutionUnit_0_15"
Thu 14:46: Instantiating kernel "ConvolutionUnit_0_16"
Thu 14:46: Instantiating kernel "ConvolutionUnit_0_17"
Thu 14:46: Instantiating kernel "ConvolutionUnit_0_18"
Thu 14:46: Instantiating kernel "ConvolutionUnit_0_19"
Thu 14:46: Instantiating kernel "DfeInputAlligner"
Thu 14:46: Instantiating kernel "DfeOutputAlligner"
Thu 14:46: 
Thu 14:46: Compiling kernel "ConvolutionScheduler_0"
Thu 14:47: 
Thu 14:47: Compiling kernel "ConvolutionAccumulator_0"
Thu 14:47: 
Thu 14:47: Compiling kernel "ConvolutionUnit_0_0"
Thu 14:47: 
Thu 14:47: Compiling kernel "ConvolutionUnit_0_1"
Thu 14:47: 
Thu 14:47: Compiling kernel "ConvolutionUnit_0_2"
Thu 14:47: 
Thu 14:47: Compiling kernel "ConvolutionUnit_0_3"
Thu 14:47: 
Thu 14:47: Compiling kernel "ConvolutionUnit_0_4"
Thu 14:47: 
Thu 14:47: Compiling kernel "ConvolutionUnit_0_5"
Thu 14:47: 
Thu 14:47: Compiling kernel "ConvolutionUnit_0_6"
Thu 14:47: 
Thu 14:47: Compiling kernel "ConvolutionUnit_0_7"
Thu 14:47: 
Thu 14:47: Compiling kernel "ConvolutionUnit_0_8"
Thu 14:47: 
Thu 14:47: Compiling kernel "ConvolutionUnit_0_9"
Thu 14:47: 
Thu 14:47: Compiling kernel "ConvolutionUnit_0_10"
Thu 14:47: 
Thu 14:47: Compiling kernel "ConvolutionUnit_0_11"
Thu 14:47: 
Thu 14:47: Compiling kernel "ConvolutionUnit_0_12"
Thu 14:47: 
Thu 14:47: Compiling kernel "ConvolutionUnit_0_13"
Thu 14:47: 
Thu 14:47: Compiling kernel "ConvolutionUnit_0_14"
Thu 14:47: 
Thu 14:47: Compiling kernel "ConvolutionUnit_0_15"
Thu 14:47: 
Thu 14:47: Compiling kernel "ConvolutionUnit_0_16"
Thu 14:47: 
Thu 14:47: Compiling kernel "ConvolutionUnit_0_17"
Thu 14:47: 
Thu 14:47: Compiling kernel "ConvolutionUnit_0_18"
Thu 14:47: 
Thu 14:47: Compiling kernel "ConvolutionUnit_0_19"
Thu 14:47: 
Thu 14:47: Compiling kernel "DfeInputAlligner"
Thu 14:47: 
Thu 14:47: Compiling kernel "DfeOutputAlligner"
Thu 14:47: Generating input files (VHDL, netlists, MegaWizard/CoreGen)
Thu 14:49: Running back-end  build (16 phases)
Thu 14:49: (1/16) - Prepare MaxFile Data (GenerateMaxFileDataFile)
Thu 14:49: (2/16) - Prepare for Placement (QuartusMap)
Thu 15:50: (3/16) - Generate Incremental Netlist (QuartusCdb)
Thu 15:53: (4/16) - Generate Resource Report (AlteraResourceUsageBuildPass)
Thu 15:53: (5/16) - Generate Annotated Source Code (AlteraResourceAnnotationBuildPass)
Thu 15:54: (6/16) - Analyse Resource Usage (AlteraResourceCounterPass)
Thu 15:54: 
Thu 15:54: About to start chip vendor Map/Place/Route toolflow. This will take some time.
Thu 15:54: For this compile, we estimate this process may take up to 1 hour.
Thu 15:54: We recommend running in simulation to verify correctness before building hardware.
Thu 15:54: 
Thu 15:54: PRELIMINARY RESOURCE USAGE
Thu 15:54: Logic utilization:     113229 / 262400   (43.15%)
Thu 15:54: Multipliers (18x18):      500 / 3926     (12.74%)
Thu 15:54: Block memory (bits): 12979660 / 52572160 (24.69%)
Thu 15:54: 
Thu 15:54: (7/16) - Place and Route DFE (AlteraMPPR)
Thu 15:54: Executing MPPR with 1 cost table and 1 thread.
Thu 15:54: MPPR: Starting 1 cost table
Thu 18:59: MPPR: Cost table 1 failed timing with score 6931 (best score 6931)
Thu 18:59: MPPR: Failed to meet timing! Best score: 6931
Thu 18:59: (8/16) - Generate Configuration (QuartusAsm)
Thu 19:03: (9/16) - Convert Programming File (QuartusCpf)
Thu 19:03: (10/16) - Update Checksum (UpdateChecksumBuildPass)
Thu 19:03: (11/16) - Generate Incremental Netlist (QuartusCdb)
Thu 19:50: (12/16) - Generate Configuration (QuartusAsm)
Thu 19:54: (13/16) - Convert Programming File (QuartusCpf)
Thu 19:54: (14/16) - Generate Resource Report (AlteraResourceUsageBuildPass)
Thu 19:54: (15/16) - Generate Annotated Source Code (AlteraResourceAnnotationBuildPass)
Thu 19:55: (16/16) - Generate MaxFile (GenerateMaxFileAltera)
Thu 19:55: 
Thu 19:55: FINAL RESOURCE USAGE
Thu 19:55: Logic utilization:    83962 / 262400 (32.00%)
Thu 19:55:   Primary FFs:       156412 / 524800 (29.80%)
Thu 19:55:   Secondary FFs:       4518 / 524800 (0.86%)
Thu 19:55: Multipliers (18x18):    500 / 3926   (12.74%)
Thu 19:55:   DSP blocks:           500 / 1963   (25.47%)
Thu 19:55: Block memory (M20K):    920 / 2567   (35.84%)
Thu 19:55: 
Thu 19:55: MaxFile: /mnt/data/cccad3/fyq14/runs/low_freq_resoure_bench/build/resource_bench_20_25_MAIA_DFE/results/resource_bench_20_25.max (MD5Sum: a8ac137b216e774787bef7ce0ed4e925)
