Pipelined Radix-2 Singlepath Delay Feedback (R2SDF) FFT Implementation in VHDL
===============================================================================

Implemented and simulated using Xilinx Vivado 2015.4. Uses `ieee_proposed` library for fixed point arithmetic.