library ieee;
use ieee.std_logic_1164.all;

entity lector_memoria is

	port(
		enable : in	std_logic;
		dire_in : in std_logic_vector(17 downto 0);
		dire_out : out std_logic_vector(19 downto 0);
		reset_o,rw	 : out	std_logic 
	);

end entity;

architecture rtl of lector_memoria is

begin
	
	process(dire_in,enable)

end rtl;
