# vsim -c -do "run -all" work.MIPS 
# Start time: 17:31:32 on Oct 31,2019
# Loading work.MIPS
# Loading work.CLOCK
# Loading work.PC
# Loading work.PC_ADDER
# Loading work.INS_MEMORY
# Loading work.Reg_Dst_MUX
# Loading work.REG_FILE
# Loading work.CONTROL
# Loading work.SIGN_EXTEND
# Loading work.ALU_CONTROL
# Loading work.ALU
# Loading work.MUX_32_1
# Loading work.DATA_MEMORY
# Loading work.MUX_32_2
# Loading work.BR_ADDER
# Loading work.JUMP_ADDRESS
# run -all
# SIZE ===           8 
# end_program will save the memory data and exit the verilog program 
# END from regFile ya RAY2
# END from data memory ya RAY2
# ** Note: $stop    : data_memory.v(20)
#    Time: 713 ns  Iteration: 2  Instance: /MIPS/data_memory
# Break in Module DATA_MEMORY at data_memory.v line 20
# Stopped at data_memory.v line 20
