{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 2048, 8, 8], "int8"], ["TENSOR", [192, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 2048, 8, 8, "int8"], [192, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 623, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2048]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[0.0005786462607964106], 0, 1.6236419677734375, 1579166323.55837], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 2048, 8, 8], "int8"], ["TENSOR", [448, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 2048, 8, 8, "int8"], [448, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 1114, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.0013339375688375928], 0, 3.31829571723938, 1579166571.6835697], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 2048, 8, 8], "int8"], ["TENSOR", [384, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 2048, 8, 8, "int8"], [384, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 525, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.001138354380986419], 0, 3.26438045501709, 1579166780.6565068], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 1280, 8, 8], "int8"], ["TENSOR", [192, 1280, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 1280, 8, 8, "int8"], [192, 1280, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 719, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1280]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.0003548935286312849], 0, 1.5830857753753662, 1579166879.6076765], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 1280, 8, 8], "int8"], ["TENSOR", [448, 1280, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 1280, 8, 8, "int8"], [448, 1280, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 1671, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 320]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.0008422533845733041], 0, 3.224752187728882, 1579167269.3610501], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 448, 10, 10], "int8"], ["TENSOR", [384, 448, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 448, 10, 10, "int8"], [384, 448, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 865, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 112]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 8]], ["unroll_kw", "ot", true]]}], "r": [[0.002195558019230769], 0, 1.9611353874206543, 1579167515.645422], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 384, 10, 8], "int8"], ["TENSOR", [384, 384, 3, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 384, 10, 8, "int8"], [384, 384, 3, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 1722, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 48]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", false]]}], "r": [[0.0006543392324536777], 0, 2.690727949142456, 1579167688.7319384], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 1280, 8, 8], "int8"], ["TENSOR", [384, 1280, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 1280, 8, 8, "int8"], [384, 1280, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 1906, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 640]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.000720577065677966], 0, 1.7194843292236328, 1579167832.182987], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 384, 8, 10], "int8"], ["TENSOR", [384, 384, 1, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 384, 8, 10, "int8"], [384, 384, 1, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 950, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 12]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 8]], ["unroll_kw", "ot", true]]}], "r": [[0.0006032984802867383], 0, 1.7126367092132568, 1579168028.1550598], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 192, 17, 17], "int8"], ["TENSOR", [192, 192, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 192, 17, 17, "int8"], [192, 192, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int8"], {"i": 1504, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 12]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 8]], ["unroll_kw", "ot", false]]}], "r": [[0.00048715253990610325], 0, 3.1849007606506348, 1579168285.2972066], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 192, 17, 23], "int8"], ["TENSOR", [192, 192, 1, 7], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 192, 17, 23, "int8"], [192, 192, 1, 7, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 331, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 17]], ["unroll_kw", "ot", true]]}], "r": [[0.0016764372126245848], 0, 1.9619824886322021, 1579168664.435848], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 192, 23, 17], "int8"], ["TENSOR", [192, 192, 7, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 192, 23, 17, "int8"], [192, 192, 7, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 725, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 17]], ["unroll_kw", "ot", false]]}], "r": [[0.001707777081081081], 0, 1.7128498554229736, 1579168752.490591], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 160, 23, 17], "int8"], ["TENSOR", [160, 160, 7, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 160, 23, 17, "int8"], [160, 160, 7, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 536, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 17]], ["unroll_kw", "ot", false]]}], "r": [[0.0011867760666666668], 0, 1.7085959911346436, 1579168989.7449052], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 160, 17, 23], "int8"], ["TENSOR", [192, 160, 1, 7], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 160, 17, 23, "int8"], [192, 160, 1, 7, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 306, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 17]], ["unroll_kw", "ot", true]]}], "r": [[0.0013391909804941484], 0, 2.136369466781616, 1579169301.7978985], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 768, 17, 17], "int8"], ["TENSOR", [160, 768, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 768, 17, 17, "int8"], [160, 768, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 370, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 48]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.000816678074735987], 0, 1.6756093502044678, 1579169489.7835054], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 160, 17, 23], "int8"], ["TENSOR", [160, 160, 1, 7], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 160, 17, 23, "int8"], [160, 160, 1, 7, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 242, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 17]], ["unroll_kw", "ot", true]]}], "r": [[0.0011607433444816055], 0, 2.327131748199463, 1579169758.1050286], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 160, 23, 17], "int8"], ["TENSOR", [192, 160, 7, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 160, 23, 17, "int8"], [192, 160, 7, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 623, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 160]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 17]], ["unroll_kw", "ot", false]]}], "r": [[0.0014439131408250357], 0, 1.6733806133270264, 1579170051.0935214], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 128, 23, 17], "int8"], ["TENSOR", [128, 128, 7, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 128, 23, 17, "int8"], [128, 128, 7, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 255, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 17]], ["unroll_kw", "ot", false]]}], "r": [[0.0007559213168782323], 0, 3.4398350715637207, 1579170391.7676966], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 128, 17, 23], "int8"], ["TENSOR", [192, 128, 1, 7], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 128, 17, 23, "int8"], [192, 128, 1, 7, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 204, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 17]], ["unroll_kw", "ot", true]]}], "r": [[0.0010941257355191257], 0, 2.443563222885132, 1579170514.4343088], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 768, 17, 17], "int8"], ["TENSOR", [128, 768, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 768, 17, 17, "int8"], [128, 768, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 283, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.0006476047190452512], 0, 3.1220526695251465, 1579171014.2473044], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 128, 17, 23], "int8"], ["TENSOR", [128, 128, 1, 7], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 128, 17, 23, "int8"], [128, 128, 1, 7, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 116, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 17]], ["unroll_kw", "ot", true]]}], "r": [[0.0007292382250242484], 0, 3.751573085784912, 1579171100.383165], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 128, 23, 17], "int8"], ["TENSOR", [192, 128, 7, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 128, 23, 17, "int8"], [192, 128, 7, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 191, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 17]], ["unroll_kw", "ot", true]]}], "r": [[0.0011537722391799544], 0, 3.177377700805664, 1579171351.867118], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 96, 35, 35], "int8"], ["TENSOR", [96, 96, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 96, 35, 35, "int8"], [96, 96, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int8"], {"i": 550, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 48]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 17]], ["unroll_kw", "ot", false]]}], "r": [[0.0005601014757709251], 0, 1.807295322418213, 1579171634.7479115], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 288, 35, 35], "int8"], ["TENSOR", [48, 288, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 288, 35, 35, "int8"], [48, 288, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 640, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 24]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 35]], ["tile_oh", "ot", 1]]}], "r": [[0.0007903336006160164], 0, 3.547795534133911, 1579172030.156852], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 256, 35, 35], "int8"], ["TENSOR", [48, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 256, 35, 35, "int8"], [48, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 231, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.0006380646656111462], 0, 1.8914194107055664, 1579172322.7967083], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 192, 35, 35], "int8"], ["TENSOR", [32, 192, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 192, 35, 35, "int8"], [32, 192, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 335, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 192]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 35]], ["tile_oh", "ot", 1]]}], "r": [[0.000180607275948461], 0, 1.8309805393218994, 1579172431.2395377], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 64, 37, 37], "int8"], ["TENSOR", [96, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 64, 37, 37, "int8"], [96, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 318, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 35]], ["unroll_kw", "ot", true]]}], "r": [[0.001469218174743025], 0, 2.3000004291534424, 1579172641.9090369], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 96, 37, 37], "int8"], ["TENSOR", [96, 96, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 96, 37, 37, "int8"], [96, 96, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 546, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 12]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 35]], ["unroll_kw", "ot", true]]}], "r": [[0.0022236982611731843], 0, 3.9157960414886475, 1579172945.1442685], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 192, 35, 35], "int8"], ["TENSOR", [48, 192, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 192, 35, 35, "int8"], [48, 192, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 351, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00046096677528604114], 0, 1.7623233795166016, 1579173241.8496203], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 48, 39, 39], "int8"], ["TENSOR", [64, 48, 5, 5], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 48, 39, 39, "int8"], [64, 48, 5, 5, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 279, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 48]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 35]], ["unroll_kw", "ot", true]]}], "r": [[0.002064724089430894], 0, 3.2009663581848145, 1579173649.304415], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 3, 299, 299], "float32"], ["TENSOR", [32, 3, 3, 3], "float32"], [2, 2], [0, 0], [1, 1], "NCHW", "float32"], {}, ["conv2d", [1, 3, 299, 299, "float32"], [32, 3, 3, 3, "float32"], [2, 2], [0, 0], [1, 1], "NCHW", "float32"], {"i": 23, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 3]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.0005694641497206704], 0, 1.804710865020752, 1579173709.900188], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 32, 149, 149], "int8"], ["TENSOR", [32, 32, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 32, 149, 149, "int8"], [32, 32, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 179, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 49]], ["unroll_kw", "ot", true]]}], "r": [[0.004548933463963964], 0, 2.8209362030029297, 1579173796.8617837], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 32, 149, 149], "int8"], ["TENSOR", [64, 32, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 32, 149, 149, "int8"], [64, 32, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 167, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 21]], ["unroll_kw", "ot", true]]}], "r": [[0.00853383370338983], 0, 2.101917266845703, 1579174135.5796614], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 64, 73, 73], "int8"], ["TENSOR", [80, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 64, 73, 73, "int8"], [80, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 100, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0014098979481065917], 0, 1.6568882465362549, 1579174494.3027682], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 80, 73, 73], "int8"], ["TENSOR", [192, 80, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 80, 73, 73, "int8"], [192, 80, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 259, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 80]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.019615035745098038], 0, 1.9211366176605225, 1579174698.6819963], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 192, 35, 35], "int8"], ["TENSOR", [64, 192, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 192, 35, 35, "int8"], [64, 192, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 387, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 35]], ["tile_oh", "ot", 1]]}], "r": [[0.00034963432252332297], 0, 3.6087193489074707, 1579175094.7283483], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 256, 35, 35], "int8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 256, 35, 35, "int8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 367, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 5]], ["tile_oh", "ot", 2]]}], "r": [[0.0004706853251946214], 0, 3.0592339038848877, 1579175221.9714305], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 288, 35, 35], "int8"], ["TENSOR", [64, 288, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 288, 35, 35, "int8"], [64, 288, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 497, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 35]], ["tile_oh", "ot", 1]]}], "r": [[0.0005231869441303625], 0, 3.5146923065185547, 1579175596.490859], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 288, 35, 35], "int8"], ["TENSOR", [384, 288, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 288, 35, 35, "int8"], [384, 288, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int8"], {"i": 498, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 36]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 17]], ["unroll_kw", "ot", true]]}], "r": [[0.006414624821656051], 0, 2.2130839824676514, 1579175759.5541396], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 768, 17, 17], "int8"], ["TENSOR", [192, 768, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 768, 17, 17, "int8"], [192, 768, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 431, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 768]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.0009809045], 0, 1.6645946502685547, 1579176058.7761564], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 192, 17, 17], "int8"], ["TENSOR", [320, 192, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 192, 17, 17, "int8"], [320, 192, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int8"], {"i": 738, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 48]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 8]], ["unroll_kw", "ot", true]]}], "r": [[0.0007932279629337539], 0, 1.8053710460662842, 1579176341.2285037], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 1280, 8, 8], "int8"], ["TENSOR", [320, 1280, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 1280, 8, 8, "int8"], [320, 1280, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 701, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1280]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.000597167158183242], 0, 3.0818302631378174, 1579176665.9161162], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 2048, 8, 8], "int8"], ["TENSOR", [320, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 2048, 8, 8, "int8"], [320, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int8"], {"i": 467, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2048]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.0009587489457943926], 0, 1.6576263904571533, 1579176942.0980537], "v": 0.1}
