# Lab 02

## 실습 내용

### **1-bit Full Adder (FA) Design & 4-bit Adder Design**

#### **1-bit Full Adder (FA) Design **
: 3 Different Coding Style (Dataflow, Behavior, Case) 
• Synthesizable Verilog (RTL) 및 Test Bench Code 제출 
• Waveform, Display ($display) 화면 캡쳐 후 제출

#### **4-bit Adder Design**
: 1-bit Full Adder (FA) 4개를 사용하여 Design 
- Multi-bit 표현을 사용하여 Design 
- Test Bench Code 포함 시뮬레이션 결과 제출

## 결과

### **Top Module의 DUT/TestBench Code 및 Waveform 검증 & FPGA 동작 사진**

![](https://github.com/Chayejin0428/LogicDesign/blob/master/practice02/fig/wave02.PNG)

![](https://github.com/Chayejin0428/LogicDesign/blob/master/practice02/fig/wave02-2.PNG)




<!--stackedit_data:
eyJoaXN0b3J5IjpbLTIxODQ3OTEzM119
-->