#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Fri Jan 26 12:09:54 2024
# Process ID: 1275369
# Current directory: /shares/zitipoolhome/ub305/project_10/Adder_4_bit/run
# Command line: vivado -mode batch -source run.tcl
# Log file: /shares/zitipoolhome/ub305/project_10/Adder_4_bit/run/vivado.log
# Journal file: /shares/zitipoolhome/ub305/project_10/Adder_4_bit/run/vivado.jou
# Running On: nct-epic, OS: Linux, CPU Frequency: 1199.747 MHz, CPU Physical cores: 32, Host memory: 676204 MB
#-----------------------------------------------------------
source run.tcl
# exec xvlog -sv -f adder_4_bit_compile_list.f -L uvm -define NO_OF_TRANSACTIONS=2000 ;
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/shares/zitipoolhome/ub305/project_10/Adder_4_bit/src/design/half_adder.sv" into library work
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/shares/zitipoolhome/ub305/project_10/Adder_4_bit/src/design/full_adder.sv" into library work
INFO: [VRFC 10-311] analyzing module full_adder
ERROR: [VRFC 10-8336] cannot open Verilog file '../src/design/adder_8_bit.sv'
child process exited abnormally
    while executing
"exec xvlog -sv -f adder_4_bit_compile_list.f -L uvm -define NO_OF_TRANSACTIONS=2000 "
    (file "run.tcl" line 1)
INFO: [Common 17-206] Exiting Vivado at Fri Jan 26 12:10:18 2024...
