$date
	Sat Feb  5 03:59:03 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module reg_file_input_decoder $end
$var wire 1 ! clock $end
$var wire 16 " data_in [15:0] $end
$var wire 10 # wr_addr [9:0] $end
$var wire 2 $ wr_en [1:0] $end
$var wire 2 % wr_low [1:0] $end
$var wire 2 & wr_high [1:0] $end
$var wire 32 ' wen [31:0] $end
$var wire 256 ( data_out [255:0] $end
$var integer 32 ) i [31:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10000 )
b0 (
b0 '
bz &
bz %
bz $
bz #
bz "
1!
$end
#5000
b1 %
b10 &
b11 $
b1111111100010001 "
b1111100000 #
0!
#10000
b10000 )
b11111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010001 (
b10000000000000000000000000000001 '
1!
#15000
b10 %
b1 &
b11101110 "
b11111 #
0!
#20000
b10000 )
b11101110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 (
1!
#25000
b1 %
b10 &
b1111111100010001 "
b1111100000 #
0!
#30000
b10000 )
b11111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010001 (
1!
#35000
b10 %
b1 &
b11101110 "
b11111 #
0!
#40000
b10000 )
b11101110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 (
1!
#45000
0!
#45001
