###################################################################

# Created by write_sdc on Fri Jan  5 17:40:07 2018

###################################################################
set sdc_version 1.9

set_units -time ns -resistance MOhm -capacitance fF -voltage V -current uA
set_operating_conditions ss0p95v125c -library saed32hvt_ss0p95v125c
set_wire_load_mode enclosed
set_max_fanout 1.64 [current_design]
set_wire_load_selection_group predcaps
set_max_area 0
set_ideal_network [get_ports clk]
create_clock [get_ports clk]  -period 3.555  -waveform {0 1.7775}
set_input_delay -clock clk  1.7775  [get_ports srstn]
set_input_delay -clock clk  1.7775  [get_ports conv_start]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a0[31]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a0[30]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a0[29]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a0[28]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a0[27]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a0[26]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a0[25]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a0[24]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a0[23]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a0[22]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a0[21]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a0[20]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a0[19]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a0[18]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a0[17]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a0[16]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a0[15]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a0[14]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a0[13]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a0[12]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a0[11]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a0[10]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a0[9]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a0[8]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a0[7]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a0[6]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a0[5]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a0[4]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a0[3]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a0[2]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a0[1]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a0[0]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a1[31]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a1[30]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a1[29]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a1[28]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a1[27]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a1[26]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a1[25]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a1[24]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a1[23]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a1[22]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a1[21]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a1[20]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a1[19]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a1[18]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a1[17]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a1[16]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a1[15]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a1[14]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a1[13]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a1[12]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a1[11]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a1[10]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a1[9]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a1[8]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a1[7]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a1[6]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a1[5]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a1[4]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a1[3]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a1[2]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a1[1]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a1[0]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a2[31]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a2[30]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a2[29]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a2[28]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a2[27]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a2[26]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a2[25]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a2[24]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a2[23]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a2[22]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a2[21]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a2[20]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a2[19]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a2[18]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a2[17]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a2[16]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a2[15]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a2[14]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a2[13]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a2[12]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a2[11]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a2[10]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a2[9]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a2[8]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a2[7]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a2[6]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a2[5]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a2[4]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a2[3]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a2[2]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a2[1]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a2[0]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a3[31]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a3[30]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a3[29]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a3[28]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a3[27]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a3[26]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a3[25]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a3[24]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a3[23]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a3[22]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a3[21]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a3[20]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a3[19]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a3[18]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a3[17]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a3[16]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a3[15]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a3[14]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a3[13]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a3[12]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a3[11]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a3[10]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a3[9]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a3[8]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a3[7]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a3[6]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a3[5]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a3[4]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a3[3]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a3[2]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a3[1]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a3[0]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a4[31]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a4[30]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a4[29]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a4[28]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a4[27]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a4[26]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a4[25]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a4[24]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a4[23]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a4[22]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a4[21]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a4[20]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a4[19]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a4[18]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a4[17]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a4[16]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a4[15]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a4[14]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a4[13]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a4[12]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a4[11]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a4[10]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a4[9]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a4[8]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a4[7]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a4[6]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a4[5]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a4[4]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a4[3]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a4[2]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a4[1]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a4[0]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a5[31]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a5[30]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a5[29]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a5[28]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a5[27]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a5[26]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a5[25]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a5[24]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a5[23]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a5[22]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a5[21]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a5[20]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a5[19]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a5[18]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a5[17]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a5[16]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a5[15]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a5[14]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a5[13]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a5[12]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a5[11]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a5[10]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a5[9]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a5[8]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a5[7]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a5[6]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a5[5]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a5[4]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a5[3]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a5[2]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a5[1]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a5[0]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a6[31]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a6[30]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a6[29]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a6[28]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a6[27]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a6[26]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a6[25]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a6[24]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a6[23]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a6[22]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a6[21]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a6[20]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a6[19]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a6[18]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a6[17]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a6[16]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a6[15]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a6[14]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a6[13]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a6[12]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a6[11]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a6[10]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a6[9]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a6[8]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a6[7]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a6[6]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a6[5]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a6[4]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a6[3]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a6[2]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a6[1]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a6[0]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a7[31]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a7[30]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a7[29]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a7[28]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a7[27]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a7[26]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a7[25]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a7[24]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a7[23]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a7[22]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a7[21]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a7[20]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a7[19]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a7[18]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a7[17]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a7[16]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a7[15]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a7[14]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a7[13]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a7[12]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a7[11]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a7[10]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a7[9]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a7[8]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a7[7]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a7[6]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a7[5]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a7[4]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a7[3]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a7[2]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a7[1]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a7[0]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a8[31]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a8[30]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a8[29]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a8[28]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a8[27]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a8[26]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a8[25]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a8[24]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a8[23]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a8[22]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a8[21]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a8[20]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a8[19]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a8[18]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a8[17]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a8[16]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a8[15]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a8[14]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a8[13]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a8[12]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a8[11]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a8[10]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a8[9]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a8[8]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a8[7]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a8[6]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a8[5]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a8[4]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a8[3]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a8[2]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a8[1]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a8[0]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a0_1[31]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a0_1[30]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a0_1[29]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a0_1[28]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a0_1[27]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a0_1[26]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a0_1[25]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a0_1[24]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a0_1[23]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a0_1[22]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a0_1[21]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a0_1[20]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a0_1[19]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a0_1[18]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a0_1[17]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a0_1[16]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a0_1[15]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a0_1[14]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a0_1[13]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a0_1[12]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a0_1[11]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a0_1[10]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a0_1[9]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a0_1[8]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a0_1[7]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a0_1[6]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a0_1[5]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a0_1[4]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a0_1[3]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a0_1[2]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a0_1[1]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a0_1[0]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a1_1[31]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a1_1[30]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a1_1[29]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a1_1[28]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a1_1[27]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a1_1[26]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a1_1[25]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a1_1[24]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a1_1[23]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a1_1[22]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a1_1[21]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a1_1[20]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a1_1[19]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a1_1[18]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a1_1[17]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a1_1[16]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a1_1[15]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a1_1[14]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a1_1[13]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a1_1[12]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a1_1[11]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a1_1[10]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a1_1[9]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a1_1[8]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a1_1[7]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a1_1[6]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a1_1[5]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a1_1[4]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a1_1[3]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a1_1[2]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a1_1[1]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a1_1[0]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a2_1[31]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a2_1[30]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a2_1[29]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a2_1[28]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a2_1[27]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a2_1[26]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a2_1[25]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a2_1[24]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a2_1[23]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a2_1[22]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a2_1[21]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a2_1[20]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a2_1[19]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a2_1[18]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a2_1[17]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a2_1[16]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a2_1[15]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a2_1[14]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a2_1[13]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a2_1[12]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a2_1[11]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a2_1[10]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a2_1[9]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a2_1[8]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a2_1[7]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a2_1[6]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a2_1[5]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a2_1[4]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a2_1[3]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a2_1[2]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a2_1[1]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a2_1[0]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a3_1[31]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a3_1[30]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a3_1[29]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a3_1[28]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a3_1[27]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a3_1[26]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a3_1[25]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a3_1[24]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a3_1[23]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a3_1[22]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a3_1[21]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a3_1[20]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a3_1[19]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a3_1[18]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a3_1[17]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a3_1[16]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a3_1[15]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a3_1[14]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a3_1[13]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a3_1[12]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a3_1[11]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a3_1[10]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a3_1[9]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a3_1[8]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a3_1[7]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a3_1[6]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a3_1[5]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a3_1[4]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a3_1[3]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a3_1[2]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a3_1[1]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a3_1[0]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a4_1[31]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a4_1[30]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a4_1[29]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a4_1[28]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a4_1[27]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a4_1[26]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a4_1[25]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a4_1[24]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a4_1[23]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a4_1[22]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a4_1[21]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a4_1[20]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a4_1[19]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a4_1[18]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a4_1[17]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a4_1[16]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a4_1[15]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a4_1[14]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a4_1[13]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a4_1[12]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a4_1[11]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a4_1[10]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a4_1[9]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a4_1[8]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a4_1[7]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a4_1[6]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a4_1[5]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a4_1[4]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a4_1[3]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a4_1[2]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a4_1[1]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a4_1[0]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a5_1[31]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a5_1[30]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a5_1[29]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a5_1[28]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a5_1[27]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a5_1[26]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a5_1[25]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a5_1[24]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a5_1[23]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a5_1[22]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a5_1[21]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a5_1[20]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a5_1[19]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a5_1[18]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a5_1[17]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a5_1[16]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a5_1[15]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a5_1[14]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a5_1[13]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a5_1[12]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a5_1[11]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a5_1[10]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a5_1[9]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a5_1[8]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a5_1[7]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a5_1[6]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a5_1[5]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a5_1[4]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a5_1[3]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a5_1[2]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a5_1[1]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a5_1[0]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a6_1[31]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a6_1[30]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a6_1[29]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a6_1[28]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a6_1[27]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a6_1[26]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a6_1[25]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a6_1[24]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a6_1[23]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a6_1[22]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a6_1[21]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a6_1[20]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a6_1[19]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a6_1[18]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a6_1[17]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a6_1[16]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a6_1[15]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a6_1[14]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a6_1[13]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a6_1[12]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a6_1[11]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a6_1[10]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a6_1[9]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a6_1[8]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a6_1[7]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a6_1[6]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a6_1[5]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a6_1[4]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a6_1[3]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a6_1[2]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a6_1[1]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a6_1[0]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a7_1[31]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a7_1[30]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a7_1[29]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a7_1[28]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a7_1[27]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a7_1[26]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a7_1[25]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a7_1[24]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a7_1[23]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a7_1[22]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a7_1[21]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a7_1[20]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a7_1[19]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a7_1[18]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a7_1[17]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a7_1[16]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a7_1[15]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a7_1[14]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a7_1[13]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a7_1[12]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a7_1[11]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a7_1[10]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a7_1[9]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a7_1[8]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a7_1[7]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a7_1[6]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a7_1[5]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a7_1[4]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a7_1[3]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a7_1[2]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a7_1[1]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a7_1[0]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a8_1[31]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a8_1[30]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a8_1[29]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a8_1[28]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a8_1[27]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a8_1[26]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a8_1[25]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a8_1[24]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a8_1[23]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a8_1[22]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a8_1[21]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a8_1[20]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a8_1[19]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a8_1[18]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a8_1[17]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a8_1[16]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a8_1[15]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a8_1[14]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a8_1[13]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a8_1[12]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a8_1[11]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a8_1[10]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a8_1[9]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a8_1[8]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a8_1[7]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a8_1[6]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a8_1[5]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a8_1[4]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a8_1[3]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a8_1[2]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a8_1[1]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_a8_1[0]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b0[31]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b0[30]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b0[29]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b0[28]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b0[27]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b0[26]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b0[25]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b0[24]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b0[23]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b0[22]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b0[21]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b0[20]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b0[19]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b0[18]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b0[17]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b0[16]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b0[15]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b0[14]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b0[13]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b0[12]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b0[11]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b0[10]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b0[9]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b0[8]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b0[7]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b0[6]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b0[5]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b0[4]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b0[3]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b0[2]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b0[1]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b0[0]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b1[31]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b1[30]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b1[29]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b1[28]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b1[27]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b1[26]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b1[25]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b1[24]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b1[23]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b1[22]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b1[21]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b1[20]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b1[19]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b1[18]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b1[17]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b1[16]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b1[15]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b1[14]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b1[13]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b1[12]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b1[11]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b1[10]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b1[9]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b1[8]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b1[7]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b1[6]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b1[5]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b1[4]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b1[3]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b1[2]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b1[1]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b1[0]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b2[31]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b2[30]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b2[29]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b2[28]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b2[27]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b2[26]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b2[25]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b2[24]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b2[23]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b2[22]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b2[21]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b2[20]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b2[19]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b2[18]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b2[17]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b2[16]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b2[15]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b2[14]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b2[13]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b2[12]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b2[11]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b2[10]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b2[9]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b2[8]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b2[7]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b2[6]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b2[5]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b2[4]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b2[3]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b2[2]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b2[1]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b2[0]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b3[31]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b3[30]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b3[29]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b3[28]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b3[27]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b3[26]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b3[25]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b3[24]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b3[23]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b3[22]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b3[21]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b3[20]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b3[19]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b3[18]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b3[17]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b3[16]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b3[15]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b3[14]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b3[13]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b3[12]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b3[11]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b3[10]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b3[9]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b3[8]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b3[7]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b3[6]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b3[5]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b3[4]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b3[3]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b3[2]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b3[1]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b3[0]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b4[31]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b4[30]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b4[29]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b4[28]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b4[27]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b4[26]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b4[25]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b4[24]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b4[23]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b4[22]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b4[21]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b4[20]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b4[19]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b4[18]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b4[17]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b4[16]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b4[15]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b4[14]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b4[13]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b4[12]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b4[11]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b4[10]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b4[9]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b4[8]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b4[7]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b4[6]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b4[5]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b4[4]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b4[3]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b4[2]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b4[1]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b4[0]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b5[31]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b5[30]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b5[29]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b5[28]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b5[27]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b5[26]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b5[25]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b5[24]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b5[23]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b5[22]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b5[21]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b5[20]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b5[19]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b5[18]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b5[17]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b5[16]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b5[15]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b5[14]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b5[13]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b5[12]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b5[11]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b5[10]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b5[9]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b5[8]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b5[7]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b5[6]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b5[5]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b5[4]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b5[3]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b5[2]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b5[1]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b5[0]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b6[31]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b6[30]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b6[29]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b6[28]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b6[27]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b6[26]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b6[25]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b6[24]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b6[23]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b6[22]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b6[21]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b6[20]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b6[19]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b6[18]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b6[17]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b6[16]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b6[15]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b6[14]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b6[13]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b6[12]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b6[11]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b6[10]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b6[9]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b6[8]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b6[7]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b6[6]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b6[5]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b6[4]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b6[3]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b6[2]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b6[1]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b6[0]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b7[31]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b7[30]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b7[29]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b7[28]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b7[27]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b7[26]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b7[25]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b7[24]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b7[23]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b7[22]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b7[21]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b7[20]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b7[19]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b7[18]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b7[17]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b7[16]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b7[15]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b7[14]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b7[13]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b7[12]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b7[11]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b7[10]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b7[9]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b7[8]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b7[7]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b7[6]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b7[5]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b7[4]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b7[3]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b7[2]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b7[1]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b7[0]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b8[31]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b8[30]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b8[29]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b8[28]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b8[27]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b8[26]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b8[25]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b8[24]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b8[23]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b8[22]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b8[21]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b8[20]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b8[19]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b8[18]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b8[17]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b8[16]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b8[15]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b8[14]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b8[13]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b8[12]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b8[11]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b8[10]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b8[9]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b8[8]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b8[7]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b8[6]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b8[5]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b8[4]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b8[3]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b8[2]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b8[1]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b8[0]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b0_1[31]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b0_1[30]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b0_1[29]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b0_1[28]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b0_1[27]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b0_1[26]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b0_1[25]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b0_1[24]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b0_1[23]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b0_1[22]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b0_1[21]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b0_1[20]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b0_1[19]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b0_1[18]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b0_1[17]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b0_1[16]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b0_1[15]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b0_1[14]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b0_1[13]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b0_1[12]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b0_1[11]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b0_1[10]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b0_1[9]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b0_1[8]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b0_1[7]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b0_1[6]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b0_1[5]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b0_1[4]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b0_1[3]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b0_1[2]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b0_1[1]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b0_1[0]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b1_1[31]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b1_1[30]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b1_1[29]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b1_1[28]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b1_1[27]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b1_1[26]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b1_1[25]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b1_1[24]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b1_1[23]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b1_1[22]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b1_1[21]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b1_1[20]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b1_1[19]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b1_1[18]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b1_1[17]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b1_1[16]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b1_1[15]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b1_1[14]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b1_1[13]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b1_1[12]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b1_1[11]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b1_1[10]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b1_1[9]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b1_1[8]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b1_1[7]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b1_1[6]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b1_1[5]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b1_1[4]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b1_1[3]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b1_1[2]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b1_1[1]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b1_1[0]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b2_1[31]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b2_1[30]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b2_1[29]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b2_1[28]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b2_1[27]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b2_1[26]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b2_1[25]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b2_1[24]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b2_1[23]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b2_1[22]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b2_1[21]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b2_1[20]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b2_1[19]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b2_1[18]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b2_1[17]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b2_1[16]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b2_1[15]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b2_1[14]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b2_1[13]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b2_1[12]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b2_1[11]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b2_1[10]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b2_1[9]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b2_1[8]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b2_1[7]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b2_1[6]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b2_1[5]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b2_1[4]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b2_1[3]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b2_1[2]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b2_1[1]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b2_1[0]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b3_1[31]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b3_1[30]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b3_1[29]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b3_1[28]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b3_1[27]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b3_1[26]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b3_1[25]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b3_1[24]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b3_1[23]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b3_1[22]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b3_1[21]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b3_1[20]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b3_1[19]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b3_1[18]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b3_1[17]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b3_1[16]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b3_1[15]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b3_1[14]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b3_1[13]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b3_1[12]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b3_1[11]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b3_1[10]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b3_1[9]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b3_1[8]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b3_1[7]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b3_1[6]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b3_1[5]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b3_1[4]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b3_1[3]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b3_1[2]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b3_1[1]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b3_1[0]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b4_1[31]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b4_1[30]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b4_1[29]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b4_1[28]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b4_1[27]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b4_1[26]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b4_1[25]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b4_1[24]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b4_1[23]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b4_1[22]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b4_1[21]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b4_1[20]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b4_1[19]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b4_1[18]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b4_1[17]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b4_1[16]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b4_1[15]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b4_1[14]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b4_1[13]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b4_1[12]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b4_1[11]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b4_1[10]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b4_1[9]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b4_1[8]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b4_1[7]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b4_1[6]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b4_1[5]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b4_1[4]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b4_1[3]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b4_1[2]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b4_1[1]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b4_1[0]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b5_1[31]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b5_1[30]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b5_1[29]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b5_1[28]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b5_1[27]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b5_1[26]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b5_1[25]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b5_1[24]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b5_1[23]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b5_1[22]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b5_1[21]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b5_1[20]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b5_1[19]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b5_1[18]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b5_1[17]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b5_1[16]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b5_1[15]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b5_1[14]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b5_1[13]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b5_1[12]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b5_1[11]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b5_1[10]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b5_1[9]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b5_1[8]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b5_1[7]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b5_1[6]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b5_1[5]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b5_1[4]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b5_1[3]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b5_1[2]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b5_1[1]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b5_1[0]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b6_1[31]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b6_1[30]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b6_1[29]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b6_1[28]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b6_1[27]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b6_1[26]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b6_1[25]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b6_1[24]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b6_1[23]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b6_1[22]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b6_1[21]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b6_1[20]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b6_1[19]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b6_1[18]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b6_1[17]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b6_1[16]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b6_1[15]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b6_1[14]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b6_1[13]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b6_1[12]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b6_1[11]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b6_1[10]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b6_1[9]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b6_1[8]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b6_1[7]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b6_1[6]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b6_1[5]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b6_1[4]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b6_1[3]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b6_1[2]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b6_1[1]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b6_1[0]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b7_1[31]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b7_1[30]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b7_1[29]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b7_1[28]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b7_1[27]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b7_1[26]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b7_1[25]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b7_1[24]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b7_1[23]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b7_1[22]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b7_1[21]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b7_1[20]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b7_1[19]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b7_1[18]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b7_1[17]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b7_1[16]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b7_1[15]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b7_1[14]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b7_1[13]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b7_1[12]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b7_1[11]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b7_1[10]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b7_1[9]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b7_1[8]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b7_1[7]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b7_1[6]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b7_1[5]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b7_1[4]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b7_1[3]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b7_1[2]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b7_1[1]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b7_1[0]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b8_1[31]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b8_1[30]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b8_1[29]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b8_1[28]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b8_1[27]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b8_1[26]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b8_1[25]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b8_1[24]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b8_1[23]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b8_1[22]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b8_1[21]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b8_1[20]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b8_1[19]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b8_1[18]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b8_1[17]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b8_1[16]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b8_1[15]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b8_1[14]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b8_1[13]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b8_1[12]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b8_1[11]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b8_1[10]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b8_1[9]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b8_1[8]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b8_1[7]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b8_1[6]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b8_1[5]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b8_1[4]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b8_1[3]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b8_1[2]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b8_1[1]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_b8_1[0]}]
set_input_delay -clock clk  1.7775  [get_ports {conv_sram_rdata_weight[99]}]
set_input_delay -clock clk  1.7775  [get_ports {conv_sram_rdata_weight[98]}]
set_input_delay -clock clk  1.7775  [get_ports {conv_sram_rdata_weight[97]}]
set_input_delay -clock clk  1.7775  [get_ports {conv_sram_rdata_weight[96]}]
set_input_delay -clock clk  1.7775  [get_ports {conv_sram_rdata_weight[95]}]
set_input_delay -clock clk  1.7775  [get_ports {conv_sram_rdata_weight[94]}]
set_input_delay -clock clk  1.7775  [get_ports {conv_sram_rdata_weight[93]}]
set_input_delay -clock clk  1.7775  [get_ports {conv_sram_rdata_weight[92]}]
set_input_delay -clock clk  1.7775  [get_ports {conv_sram_rdata_weight[91]}]
set_input_delay -clock clk  1.7775  [get_ports {conv_sram_rdata_weight[90]}]
set_input_delay -clock clk  1.7775  [get_ports {conv_sram_rdata_weight[89]}]
set_input_delay -clock clk  1.7775  [get_ports {conv_sram_rdata_weight[88]}]
set_input_delay -clock clk  1.7775  [get_ports {conv_sram_rdata_weight[87]}]
set_input_delay -clock clk  1.7775  [get_ports {conv_sram_rdata_weight[86]}]
set_input_delay -clock clk  1.7775  [get_ports {conv_sram_rdata_weight[85]}]
set_input_delay -clock clk  1.7775  [get_ports {conv_sram_rdata_weight[84]}]
set_input_delay -clock clk  1.7775  [get_ports {conv_sram_rdata_weight[83]}]
set_input_delay -clock clk  1.7775  [get_ports {conv_sram_rdata_weight[82]}]
set_input_delay -clock clk  1.7775  [get_ports {conv_sram_rdata_weight[81]}]
set_input_delay -clock clk  1.7775  [get_ports {conv_sram_rdata_weight[80]}]
set_input_delay -clock clk  1.7775  [get_ports {conv_sram_rdata_weight[79]}]
set_input_delay -clock clk  1.7775  [get_ports {conv_sram_rdata_weight[78]}]
set_input_delay -clock clk  1.7775  [get_ports {conv_sram_rdata_weight[77]}]
set_input_delay -clock clk  1.7775  [get_ports {conv_sram_rdata_weight[76]}]
set_input_delay -clock clk  1.7775  [get_ports {conv_sram_rdata_weight[75]}]
set_input_delay -clock clk  1.7775  [get_ports {conv_sram_rdata_weight[74]}]
set_input_delay -clock clk  1.7775  [get_ports {conv_sram_rdata_weight[73]}]
set_input_delay -clock clk  1.7775  [get_ports {conv_sram_rdata_weight[72]}]
set_input_delay -clock clk  1.7775  [get_ports {conv_sram_rdata_weight[71]}]
set_input_delay -clock clk  1.7775  [get_ports {conv_sram_rdata_weight[70]}]
set_input_delay -clock clk  1.7775  [get_ports {conv_sram_rdata_weight[69]}]
set_input_delay -clock clk  1.7775  [get_ports {conv_sram_rdata_weight[68]}]
set_input_delay -clock clk  1.7775  [get_ports {conv_sram_rdata_weight[67]}]
set_input_delay -clock clk  1.7775  [get_ports {conv_sram_rdata_weight[66]}]
set_input_delay -clock clk  1.7775  [get_ports {conv_sram_rdata_weight[65]}]
set_input_delay -clock clk  1.7775  [get_ports {conv_sram_rdata_weight[64]}]
set_input_delay -clock clk  1.7775  [get_ports {conv_sram_rdata_weight[63]}]
set_input_delay -clock clk  1.7775  [get_ports {conv_sram_rdata_weight[62]}]
set_input_delay -clock clk  1.7775  [get_ports {conv_sram_rdata_weight[61]}]
set_input_delay -clock clk  1.7775  [get_ports {conv_sram_rdata_weight[60]}]
set_input_delay -clock clk  1.7775  [get_ports {conv_sram_rdata_weight[59]}]
set_input_delay -clock clk  1.7775  [get_ports {conv_sram_rdata_weight[58]}]
set_input_delay -clock clk  1.7775  [get_ports {conv_sram_rdata_weight[57]}]
set_input_delay -clock clk  1.7775  [get_ports {conv_sram_rdata_weight[56]}]
set_input_delay -clock clk  1.7775  [get_ports {conv_sram_rdata_weight[55]}]
set_input_delay -clock clk  1.7775  [get_ports {conv_sram_rdata_weight[54]}]
set_input_delay -clock clk  1.7775  [get_ports {conv_sram_rdata_weight[53]}]
set_input_delay -clock clk  1.7775  [get_ports {conv_sram_rdata_weight[52]}]
set_input_delay -clock clk  1.7775  [get_ports {conv_sram_rdata_weight[51]}]
set_input_delay -clock clk  1.7775  [get_ports {conv_sram_rdata_weight[50]}]
set_input_delay -clock clk  1.7775  [get_ports {conv_sram_rdata_weight[49]}]
set_input_delay -clock clk  1.7775  [get_ports {conv_sram_rdata_weight[48]}]
set_input_delay -clock clk  1.7775  [get_ports {conv_sram_rdata_weight[47]}]
set_input_delay -clock clk  1.7775  [get_ports {conv_sram_rdata_weight[46]}]
set_input_delay -clock clk  1.7775  [get_ports {conv_sram_rdata_weight[45]}]
set_input_delay -clock clk  1.7775  [get_ports {conv_sram_rdata_weight[44]}]
set_input_delay -clock clk  1.7775  [get_ports {conv_sram_rdata_weight[43]}]
set_input_delay -clock clk  1.7775  [get_ports {conv_sram_rdata_weight[42]}]
set_input_delay -clock clk  1.7775  [get_ports {conv_sram_rdata_weight[41]}]
set_input_delay -clock clk  1.7775  [get_ports {conv_sram_rdata_weight[40]}]
set_input_delay -clock clk  1.7775  [get_ports {conv_sram_rdata_weight[39]}]
set_input_delay -clock clk  1.7775  [get_ports {conv_sram_rdata_weight[38]}]
set_input_delay -clock clk  1.7775  [get_ports {conv_sram_rdata_weight[37]}]
set_input_delay -clock clk  1.7775  [get_ports {conv_sram_rdata_weight[36]}]
set_input_delay -clock clk  1.7775  [get_ports {conv_sram_rdata_weight[35]}]
set_input_delay -clock clk  1.7775  [get_ports {conv_sram_rdata_weight[34]}]
set_input_delay -clock clk  1.7775  [get_ports {conv_sram_rdata_weight[33]}]
set_input_delay -clock clk  1.7775  [get_ports {conv_sram_rdata_weight[32]}]
set_input_delay -clock clk  1.7775  [get_ports {conv_sram_rdata_weight[31]}]
set_input_delay -clock clk  1.7775  [get_ports {conv_sram_rdata_weight[30]}]
set_input_delay -clock clk  1.7775  [get_ports {conv_sram_rdata_weight[29]}]
set_input_delay -clock clk  1.7775  [get_ports {conv_sram_rdata_weight[28]}]
set_input_delay -clock clk  1.7775  [get_ports {conv_sram_rdata_weight[27]}]
set_input_delay -clock clk  1.7775  [get_ports {conv_sram_rdata_weight[26]}]
set_input_delay -clock clk  1.7775  [get_ports {conv_sram_rdata_weight[25]}]
set_input_delay -clock clk  1.7775  [get_ports {conv_sram_rdata_weight[24]}]
set_input_delay -clock clk  1.7775  [get_ports {conv_sram_rdata_weight[23]}]
set_input_delay -clock clk  1.7775  [get_ports {conv_sram_rdata_weight[22]}]
set_input_delay -clock clk  1.7775  [get_ports {conv_sram_rdata_weight[21]}]
set_input_delay -clock clk  1.7775  [get_ports {conv_sram_rdata_weight[20]}]
set_input_delay -clock clk  1.7775  [get_ports {conv_sram_rdata_weight[19]}]
set_input_delay -clock clk  1.7775  [get_ports {conv_sram_rdata_weight[18]}]
set_input_delay -clock clk  1.7775  [get_ports {conv_sram_rdata_weight[17]}]
set_input_delay -clock clk  1.7775  [get_ports {conv_sram_rdata_weight[16]}]
set_input_delay -clock clk  1.7775  [get_ports {conv_sram_rdata_weight[15]}]
set_input_delay -clock clk  1.7775  [get_ports {conv_sram_rdata_weight[14]}]
set_input_delay -clock clk  1.7775  [get_ports {conv_sram_rdata_weight[13]}]
set_input_delay -clock clk  1.7775  [get_ports {conv_sram_rdata_weight[12]}]
set_input_delay -clock clk  1.7775  [get_ports {conv_sram_rdata_weight[11]}]
set_input_delay -clock clk  1.7775  [get_ports {conv_sram_rdata_weight[10]}]
set_input_delay -clock clk  1.7775  [get_ports {conv_sram_rdata_weight[9]}]
set_input_delay -clock clk  1.7775  [get_ports {conv_sram_rdata_weight[8]}]
set_input_delay -clock clk  1.7775  [get_ports {conv_sram_rdata_weight[7]}]
set_input_delay -clock clk  1.7775  [get_ports {conv_sram_rdata_weight[6]}]
set_input_delay -clock clk  1.7775  [get_ports {conv_sram_rdata_weight[5]}]
set_input_delay -clock clk  1.7775  [get_ports {conv_sram_rdata_weight[4]}]
set_input_delay -clock clk  1.7775  [get_ports {conv_sram_rdata_weight[3]}]
set_input_delay -clock clk  1.7775  [get_ports {conv_sram_rdata_weight[2]}]
set_input_delay -clock clk  1.7775  [get_ports {conv_sram_rdata_weight[1]}]
set_input_delay -clock clk  1.7775  [get_ports {conv_sram_rdata_weight[0]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c0[31]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c0[30]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c0[29]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c0[28]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c0[27]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c0[26]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c0[25]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c0[24]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c0[23]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c0[22]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c0[21]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c0[20]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c0[19]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c0[18]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c0[17]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c0[16]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c0[15]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c0[14]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c0[13]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c0[12]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c0[11]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c0[10]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c0[9]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c0[8]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c0[7]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c0[6]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c0[5]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c0[4]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c0[3]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c0[2]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c0[1]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c0[0]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c1[31]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c1[30]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c1[29]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c1[28]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c1[27]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c1[26]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c1[25]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c1[24]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c1[23]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c1[22]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c1[21]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c1[20]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c1[19]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c1[18]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c1[17]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c1[16]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c1[15]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c1[14]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c1[13]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c1[12]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c1[11]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c1[10]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c1[9]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c1[8]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c1[7]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c1[6]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c1[5]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c1[4]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c1[3]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c1[2]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c1[1]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c1[0]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c2[31]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c2[30]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c2[29]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c2[28]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c2[27]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c2[26]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c2[25]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c2[24]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c2[23]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c2[22]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c2[21]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c2[20]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c2[19]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c2[18]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c2[17]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c2[16]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c2[15]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c2[14]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c2[13]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c2[12]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c2[11]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c2[10]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c2[9]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c2[8]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c2[7]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c2[6]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c2[5]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c2[4]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c2[3]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c2[2]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c2[1]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c2[0]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c3[31]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c3[30]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c3[29]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c3[28]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c3[27]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c3[26]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c3[25]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c3[24]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c3[23]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c3[22]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c3[21]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c3[20]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c3[19]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c3[18]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c3[17]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c3[16]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c3[15]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c3[14]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c3[13]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c3[12]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c3[11]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c3[10]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c3[9]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c3[8]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c3[7]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c3[6]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c3[5]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c3[4]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c3[3]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c3[2]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c3[1]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c3[0]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c4[31]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c4[30]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c4[29]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c4[28]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c4[27]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c4[26]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c4[25]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c4[24]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c4[23]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c4[22]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c4[21]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c4[20]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c4[19]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c4[18]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c4[17]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c4[16]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c4[15]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c4[14]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c4[13]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c4[12]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c4[11]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c4[10]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c4[9]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c4[8]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c4[7]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c4[6]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c4[5]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c4[4]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c4[3]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c4[2]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c4[1]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c4[0]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c0_1[31]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c0_1[30]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c0_1[29]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c0_1[28]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c0_1[27]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c0_1[26]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c0_1[25]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c0_1[24]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c0_1[23]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c0_1[22]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c0_1[21]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c0_1[20]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c0_1[19]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c0_1[18]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c0_1[17]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c0_1[16]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c0_1[15]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c0_1[14]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c0_1[13]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c0_1[12]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c0_1[11]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c0_1[10]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c0_1[9]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c0_1[8]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c0_1[7]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c0_1[6]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c0_1[5]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c0_1[4]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c0_1[3]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c0_1[2]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c0_1[1]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c0_1[0]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c1_1[31]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c1_1[30]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c1_1[29]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c1_1[28]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c1_1[27]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c1_1[26]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c1_1[25]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c1_1[24]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c1_1[23]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c1_1[22]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c1_1[21]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c1_1[20]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c1_1[19]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c1_1[18]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c1_1[17]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c1_1[16]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c1_1[15]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c1_1[14]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c1_1[13]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c1_1[12]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c1_1[11]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c1_1[10]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c1_1[9]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c1_1[8]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c1_1[7]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c1_1[6]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c1_1[5]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c1_1[4]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c1_1[3]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c1_1[2]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c1_1[1]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c1_1[0]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c2_1[31]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c2_1[30]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c2_1[29]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c2_1[28]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c2_1[27]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c2_1[26]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c2_1[25]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c2_1[24]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c2_1[23]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c2_1[22]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c2_1[21]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c2_1[20]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c2_1[19]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c2_1[18]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c2_1[17]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c2_1[16]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c2_1[15]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c2_1[14]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c2_1[13]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c2_1[12]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c2_1[11]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c2_1[10]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c2_1[9]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c2_1[8]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c2_1[7]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c2_1[6]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c2_1[5]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c2_1[4]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c2_1[3]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c2_1[2]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c2_1[1]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c2_1[0]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c3_1[31]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c3_1[30]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c3_1[29]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c3_1[28]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c3_1[27]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c3_1[26]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c3_1[25]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c3_1[24]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c3_1[23]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c3_1[22]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c3_1[21]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c3_1[20]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c3_1[19]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c3_1[18]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c3_1[17]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c3_1[16]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c3_1[15]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c3_1[14]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c3_1[13]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c3_1[12]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c3_1[11]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c3_1[10]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c3_1[9]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c3_1[8]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c3_1[7]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c3_1[6]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c3_1[5]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c3_1[4]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c3_1[3]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c3_1[2]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c3_1[1]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c3_1[0]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c4_1[31]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c4_1[30]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c4_1[29]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c4_1[28]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c4_1[27]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c4_1[26]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c4_1[25]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c4_1[24]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c4_1[23]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c4_1[22]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c4_1[21]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c4_1[20]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c4_1[19]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c4_1[18]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c4_1[17]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c4_1[16]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c4_1[15]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c4_1[14]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c4_1[13]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c4_1[12]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c4_1[11]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c4_1[10]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c4_1[9]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c4_1[8]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c4_1[7]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c4_1[6]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c4_1[5]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c4_1[4]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c4_1[3]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c4_1[2]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c4_1[1]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_c4_1[0]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d0[31]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d0[30]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d0[29]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d0[28]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d0[27]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d0[26]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d0[25]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d0[24]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d0[23]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d0[22]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d0[21]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d0[20]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d0[19]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d0[18]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d0[17]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d0[16]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d0[15]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d0[14]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d0[13]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d0[12]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d0[11]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d0[10]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d0[9]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d0[8]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d0[7]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d0[6]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d0[5]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d0[4]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d0[3]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d0[2]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d0[1]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d0[0]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d1[31]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d1[30]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d1[29]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d1[28]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d1[27]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d1[26]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d1[25]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d1[24]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d1[23]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d1[22]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d1[21]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d1[20]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d1[19]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d1[18]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d1[17]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d1[16]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d1[15]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d1[14]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d1[13]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d1[12]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d1[11]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d1[10]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d1[9]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d1[8]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d1[7]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d1[6]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d1[5]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d1[4]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d1[3]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d1[2]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d1[1]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d1[0]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d2[31]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d2[30]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d2[29]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d2[28]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d2[27]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d2[26]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d2[25]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d2[24]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d2[23]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d2[22]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d2[21]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d2[20]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d2[19]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d2[18]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d2[17]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d2[16]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d2[15]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d2[14]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d2[13]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d2[12]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d2[11]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d2[10]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d2[9]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d2[8]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d2[7]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d2[6]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d2[5]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d2[4]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d2[3]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d2[2]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d2[1]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d2[0]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d3[31]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d3[30]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d3[29]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d3[28]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d3[27]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d3[26]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d3[25]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d3[24]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d3[23]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d3[22]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d3[21]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d3[20]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d3[19]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d3[18]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d3[17]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d3[16]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d3[15]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d3[14]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d3[13]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d3[12]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d3[11]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d3[10]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d3[9]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d3[8]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d3[7]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d3[6]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d3[5]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d3[4]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d3[3]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d3[2]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d3[1]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d3[0]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d4[31]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d4[30]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d4[29]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d4[28]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d4[27]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d4[26]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d4[25]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d4[24]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d4[23]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d4[22]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d4[21]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d4[20]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d4[19]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d4[18]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d4[17]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d4[16]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d4[15]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d4[14]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d4[13]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d4[12]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d4[11]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d4[10]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d4[9]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d4[8]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d4[7]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d4[6]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d4[5]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d4[4]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d4[3]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d4[2]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d4[1]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d4[0]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d0_1[31]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d0_1[30]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d0_1[29]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d0_1[28]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d0_1[27]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d0_1[26]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d0_1[25]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d0_1[24]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d0_1[23]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d0_1[22]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d0_1[21]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d0_1[20]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d0_1[19]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d0_1[18]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d0_1[17]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d0_1[16]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d0_1[15]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d0_1[14]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d0_1[13]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d0_1[12]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d0_1[11]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d0_1[10]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d0_1[9]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d0_1[8]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d0_1[7]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d0_1[6]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d0_1[5]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d0_1[4]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d0_1[3]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d0_1[2]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d0_1[1]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d0_1[0]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d1_1[31]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d1_1[30]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d1_1[29]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d1_1[28]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d1_1[27]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d1_1[26]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d1_1[25]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d1_1[24]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d1_1[23]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d1_1[22]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d1_1[21]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d1_1[20]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d1_1[19]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d1_1[18]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d1_1[17]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d1_1[16]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d1_1[15]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d1_1[14]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d1_1[13]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d1_1[12]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d1_1[11]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d1_1[10]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d1_1[9]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d1_1[8]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d1_1[7]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d1_1[6]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d1_1[5]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d1_1[4]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d1_1[3]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d1_1[2]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d1_1[1]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d1_1[0]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d2_1[31]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d2_1[30]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d2_1[29]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d2_1[28]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d2_1[27]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d2_1[26]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d2_1[25]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d2_1[24]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d2_1[23]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d2_1[22]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d2_1[21]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d2_1[20]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d2_1[19]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d2_1[18]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d2_1[17]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d2_1[16]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d2_1[15]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d2_1[14]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d2_1[13]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d2_1[12]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d2_1[11]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d2_1[10]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d2_1[9]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d2_1[8]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d2_1[7]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d2_1[6]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d2_1[5]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d2_1[4]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d2_1[3]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d2_1[2]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d2_1[1]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d2_1[0]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d3_1[31]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d3_1[30]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d3_1[29]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d3_1[28]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d3_1[27]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d3_1[26]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d3_1[25]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d3_1[24]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d3_1[23]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d3_1[22]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d3_1[21]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d3_1[20]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d3_1[19]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d3_1[18]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d3_1[17]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d3_1[16]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d3_1[15]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d3_1[14]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d3_1[13]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d3_1[12]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d3_1[11]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d3_1[10]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d3_1[9]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d3_1[8]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d3_1[7]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d3_1[6]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d3_1[5]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d3_1[4]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d3_1[3]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d3_1[2]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d3_1[1]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d3_1[0]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d4_1[31]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d4_1[30]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d4_1[29]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d4_1[28]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d4_1[27]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d4_1[26]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d4_1[25]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d4_1[24]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d4_1[23]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d4_1[22]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d4_1[21]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d4_1[20]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d4_1[19]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d4_1[18]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d4_1[17]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d4_1[16]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d4_1[15]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d4_1[14]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d4_1[13]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d4_1[12]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d4_1[11]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d4_1[10]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d4_1[9]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d4_1[8]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d4_1[7]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d4_1[6]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d4_1[5]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d4_1[4]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d4_1[3]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d4_1[2]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d4_1[1]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_d4_1[0]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e0[31]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e0[30]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e0[29]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e0[28]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e0[27]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e0[26]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e0[25]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e0[24]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e0[23]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e0[22]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e0[21]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e0[20]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e0[19]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e0[18]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e0[17]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e0[16]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e0[15]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e0[14]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e0[13]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e0[12]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e0[11]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e0[10]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e0[9]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e0[8]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e0[7]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e0[6]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e0[5]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e0[4]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e0[3]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e0[2]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e0[1]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e0[0]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e1[31]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e1[30]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e1[29]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e1[28]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e1[27]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e1[26]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e1[25]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e1[24]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e1[23]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e1[22]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e1[21]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e1[20]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e1[19]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e1[18]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e1[17]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e1[16]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e1[15]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e1[14]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e1[13]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e1[12]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e1[11]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e1[10]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e1[9]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e1[8]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e1[7]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e1[6]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e1[5]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e1[4]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e1[3]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e1[2]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e1[1]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e1[0]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e2[31]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e2[30]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e2[29]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e2[28]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e2[27]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e2[26]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e2[25]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e2[24]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e2[23]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e2[22]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e2[21]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e2[20]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e2[19]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e2[18]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e2[17]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e2[16]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e2[15]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e2[14]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e2[13]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e2[12]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e2[11]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e2[10]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e2[9]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e2[8]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e2[7]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e2[6]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e2[5]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e2[4]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e2[3]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e2[2]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e2[1]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e2[0]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e3[31]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e3[30]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e3[29]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e3[28]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e3[27]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e3[26]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e3[25]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e3[24]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e3[23]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e3[22]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e3[21]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e3[20]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e3[19]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e3[18]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e3[17]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e3[16]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e3[15]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e3[14]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e3[13]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e3[12]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e3[11]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e3[10]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e3[9]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e3[8]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e3[7]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e3[6]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e3[5]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e3[4]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e3[3]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e3[2]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e3[1]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e3[0]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e4[31]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e4[30]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e4[29]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e4[28]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e4[27]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e4[26]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e4[25]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e4[24]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e4[23]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e4[22]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e4[21]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e4[20]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e4[19]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e4[18]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e4[17]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e4[16]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e4[15]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e4[14]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e4[13]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e4[12]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e4[11]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e4[10]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e4[9]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e4[8]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e4[7]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e4[6]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e4[5]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e4[4]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e4[3]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e4[2]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e4[1]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e4[0]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e0_1[31]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e0_1[30]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e0_1[29]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e0_1[28]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e0_1[27]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e0_1[26]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e0_1[25]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e0_1[24]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e0_1[23]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e0_1[22]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e0_1[21]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e0_1[20]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e0_1[19]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e0_1[18]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e0_1[17]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e0_1[16]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e0_1[15]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e0_1[14]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e0_1[13]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e0_1[12]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e0_1[11]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e0_1[10]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e0_1[9]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e0_1[8]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e0_1[7]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e0_1[6]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e0_1[5]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e0_1[4]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e0_1[3]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e0_1[2]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e0_1[1]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e0_1[0]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e1_1[31]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e1_1[30]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e1_1[29]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e1_1[28]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e1_1[27]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e1_1[26]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e1_1[25]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e1_1[24]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e1_1[23]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e1_1[22]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e1_1[21]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e1_1[20]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e1_1[19]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e1_1[18]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e1_1[17]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e1_1[16]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e1_1[15]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e1_1[14]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e1_1[13]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e1_1[12]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e1_1[11]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e1_1[10]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e1_1[9]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e1_1[8]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e1_1[7]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e1_1[6]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e1_1[5]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e1_1[4]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e1_1[3]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e1_1[2]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e1_1[1]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e1_1[0]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e2_1[31]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e2_1[30]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e2_1[29]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e2_1[28]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e2_1[27]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e2_1[26]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e2_1[25]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e2_1[24]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e2_1[23]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e2_1[22]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e2_1[21]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e2_1[20]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e2_1[19]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e2_1[18]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e2_1[17]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e2_1[16]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e2_1[15]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e2_1[14]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e2_1[13]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e2_1[12]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e2_1[11]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e2_1[10]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e2_1[9]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e2_1[8]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e2_1[7]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e2_1[6]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e2_1[5]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e2_1[4]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e2_1[3]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e2_1[2]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e2_1[1]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e2_1[0]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e3_1[31]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e3_1[30]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e3_1[29]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e3_1[28]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e3_1[27]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e3_1[26]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e3_1[25]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e3_1[24]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e3_1[23]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e3_1[22]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e3_1[21]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e3_1[20]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e3_1[19]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e3_1[18]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e3_1[17]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e3_1[16]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e3_1[15]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e3_1[14]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e3_1[13]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e3_1[12]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e3_1[11]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e3_1[10]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e3_1[9]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e3_1[8]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e3_1[7]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e3_1[6]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e3_1[5]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e3_1[4]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e3_1[3]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e3_1[2]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e3_1[1]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e3_1[0]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e4_1[31]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e4_1[30]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e4_1[29]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e4_1[28]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e4_1[27]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e4_1[26]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e4_1[25]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e4_1[24]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e4_1[23]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e4_1[22]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e4_1[21]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e4_1[20]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e4_1[19]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e4_1[18]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e4_1[17]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e4_1[16]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e4_1[15]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e4_1[14]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e4_1[13]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e4_1[12]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e4_1[11]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e4_1[10]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e4_1[9]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e4_1[8]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e4_1[7]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e4_1[6]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e4_1[5]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e4_1[4]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e4_1[3]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e4_1[2]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e4_1[1]}]
set_input_delay -clock clk  1.7775  [get_ports {sram_rdata_e4_1[0]}]
set_input_delay -clock clk  1.7775  [get_ports {fc_sram_rdata_weight[79]}]
set_input_delay -clock clk  1.7775  [get_ports {fc_sram_rdata_weight[78]}]
set_input_delay -clock clk  1.7775  [get_ports {fc_sram_rdata_weight[77]}]
set_input_delay -clock clk  1.7775  [get_ports {fc_sram_rdata_weight[76]}]
set_input_delay -clock clk  1.7775  [get_ports {fc_sram_rdata_weight[75]}]
set_input_delay -clock clk  1.7775  [get_ports {fc_sram_rdata_weight[74]}]
set_input_delay -clock clk  1.7775  [get_ports {fc_sram_rdata_weight[73]}]
set_input_delay -clock clk  1.7775  [get_ports {fc_sram_rdata_weight[72]}]
set_input_delay -clock clk  1.7775  [get_ports {fc_sram_rdata_weight[71]}]
set_input_delay -clock clk  1.7775  [get_ports {fc_sram_rdata_weight[70]}]
set_input_delay -clock clk  1.7775  [get_ports {fc_sram_rdata_weight[69]}]
set_input_delay -clock clk  1.7775  [get_ports {fc_sram_rdata_weight[68]}]
set_input_delay -clock clk  1.7775  [get_ports {fc_sram_rdata_weight[67]}]
set_input_delay -clock clk  1.7775  [get_ports {fc_sram_rdata_weight[66]}]
set_input_delay -clock clk  1.7775  [get_ports {fc_sram_rdata_weight[65]}]
set_input_delay -clock clk  1.7775  [get_ports {fc_sram_rdata_weight[64]}]
set_input_delay -clock clk  1.7775  [get_ports {fc_sram_rdata_weight[63]}]
set_input_delay -clock clk  1.7775  [get_ports {fc_sram_rdata_weight[62]}]
set_input_delay -clock clk  1.7775  [get_ports {fc_sram_rdata_weight[61]}]
set_input_delay -clock clk  1.7775  [get_ports {fc_sram_rdata_weight[60]}]
set_input_delay -clock clk  1.7775  [get_ports {fc_sram_rdata_weight[59]}]
set_input_delay -clock clk  1.7775  [get_ports {fc_sram_rdata_weight[58]}]
set_input_delay -clock clk  1.7775  [get_ports {fc_sram_rdata_weight[57]}]
set_input_delay -clock clk  1.7775  [get_ports {fc_sram_rdata_weight[56]}]
set_input_delay -clock clk  1.7775  [get_ports {fc_sram_rdata_weight[55]}]
set_input_delay -clock clk  1.7775  [get_ports {fc_sram_rdata_weight[54]}]
set_input_delay -clock clk  1.7775  [get_ports {fc_sram_rdata_weight[53]}]
set_input_delay -clock clk  1.7775  [get_ports {fc_sram_rdata_weight[52]}]
set_input_delay -clock clk  1.7775  [get_ports {fc_sram_rdata_weight[51]}]
set_input_delay -clock clk  1.7775  [get_ports {fc_sram_rdata_weight[50]}]
set_input_delay -clock clk  1.7775  [get_ports {fc_sram_rdata_weight[49]}]
set_input_delay -clock clk  1.7775  [get_ports {fc_sram_rdata_weight[48]}]
set_input_delay -clock clk  1.7775  [get_ports {fc_sram_rdata_weight[47]}]
set_input_delay -clock clk  1.7775  [get_ports {fc_sram_rdata_weight[46]}]
set_input_delay -clock clk  1.7775  [get_ports {fc_sram_rdata_weight[45]}]
set_input_delay -clock clk  1.7775  [get_ports {fc_sram_rdata_weight[44]}]
set_input_delay -clock clk  1.7775  [get_ports {fc_sram_rdata_weight[43]}]
set_input_delay -clock clk  1.7775  [get_ports {fc_sram_rdata_weight[42]}]
set_input_delay -clock clk  1.7775  [get_ports {fc_sram_rdata_weight[41]}]
set_input_delay -clock clk  1.7775  [get_ports {fc_sram_rdata_weight[40]}]
set_input_delay -clock clk  1.7775  [get_ports {fc_sram_rdata_weight[39]}]
set_input_delay -clock clk  1.7775  [get_ports {fc_sram_rdata_weight[38]}]
set_input_delay -clock clk  1.7775  [get_ports {fc_sram_rdata_weight[37]}]
set_input_delay -clock clk  1.7775  [get_ports {fc_sram_rdata_weight[36]}]
set_input_delay -clock clk  1.7775  [get_ports {fc_sram_rdata_weight[35]}]
set_input_delay -clock clk  1.7775  [get_ports {fc_sram_rdata_weight[34]}]
set_input_delay -clock clk  1.7775  [get_ports {fc_sram_rdata_weight[33]}]
set_input_delay -clock clk  1.7775  [get_ports {fc_sram_rdata_weight[32]}]
set_input_delay -clock clk  1.7775  [get_ports {fc_sram_rdata_weight[31]}]
set_input_delay -clock clk  1.7775  [get_ports {fc_sram_rdata_weight[30]}]
set_input_delay -clock clk  1.7775  [get_ports {fc_sram_rdata_weight[29]}]
set_input_delay -clock clk  1.7775  [get_ports {fc_sram_rdata_weight[28]}]
set_input_delay -clock clk  1.7775  [get_ports {fc_sram_rdata_weight[27]}]
set_input_delay -clock clk  1.7775  [get_ports {fc_sram_rdata_weight[26]}]
set_input_delay -clock clk  1.7775  [get_ports {fc_sram_rdata_weight[25]}]
set_input_delay -clock clk  1.7775  [get_ports {fc_sram_rdata_weight[24]}]
set_input_delay -clock clk  1.7775  [get_ports {fc_sram_rdata_weight[23]}]
set_input_delay -clock clk  1.7775  [get_ports {fc_sram_rdata_weight[22]}]
set_input_delay -clock clk  1.7775  [get_ports {fc_sram_rdata_weight[21]}]
set_input_delay -clock clk  1.7775  [get_ports {fc_sram_rdata_weight[20]}]
set_input_delay -clock clk  1.7775  [get_ports {fc_sram_rdata_weight[19]}]
set_input_delay -clock clk  1.7775  [get_ports {fc_sram_rdata_weight[18]}]
set_input_delay -clock clk  1.7775  [get_ports {fc_sram_rdata_weight[17]}]
set_input_delay -clock clk  1.7775  [get_ports {fc_sram_rdata_weight[16]}]
set_input_delay -clock clk  1.7775  [get_ports {fc_sram_rdata_weight[15]}]
set_input_delay -clock clk  1.7775  [get_ports {fc_sram_rdata_weight[14]}]
set_input_delay -clock clk  1.7775  [get_ports {fc_sram_rdata_weight[13]}]
set_input_delay -clock clk  1.7775  [get_ports {fc_sram_rdata_weight[12]}]
set_input_delay -clock clk  1.7775  [get_ports {fc_sram_rdata_weight[11]}]
set_input_delay -clock clk  1.7775  [get_ports {fc_sram_rdata_weight[10]}]
set_input_delay -clock clk  1.7775  [get_ports {fc_sram_rdata_weight[9]}]
set_input_delay -clock clk  1.7775  [get_ports {fc_sram_rdata_weight[8]}]
set_input_delay -clock clk  1.7775  [get_ports {fc_sram_rdata_weight[7]}]
set_input_delay -clock clk  1.7775  [get_ports {fc_sram_rdata_weight[6]}]
set_input_delay -clock clk  1.7775  [get_ports {fc_sram_rdata_weight[5]}]
set_input_delay -clock clk  1.7775  [get_ports {fc_sram_rdata_weight[4]}]
set_input_delay -clock clk  1.7775  [get_ports {fc_sram_rdata_weight[3]}]
set_input_delay -clock clk  1.7775  [get_ports {fc_sram_rdata_weight[2]}]
set_input_delay -clock clk  1.7775  [get_ports {fc_sram_rdata_weight[1]}]
set_input_delay -clock clk  1.7775  [get_ports {fc_sram_rdata_weight[0]}]
set_output_delay -clock clk  1.7775  [get_ports {conv_sram_raddr_weight[16]}]
set_output_delay -clock clk  1.7775  [get_ports {conv_sram_raddr_weight[15]}]
set_output_delay -clock clk  1.7775  [get_ports {conv_sram_raddr_weight[14]}]
set_output_delay -clock clk  1.7775  [get_ports {conv_sram_raddr_weight[13]}]
set_output_delay -clock clk  1.7775  [get_ports {conv_sram_raddr_weight[12]}]
set_output_delay -clock clk  1.7775  [get_ports {conv_sram_raddr_weight[11]}]
set_output_delay -clock clk  1.7775  [get_ports {conv_sram_raddr_weight[10]}]
set_output_delay -clock clk  1.7775  [get_ports {conv_sram_raddr_weight[9]}]
set_output_delay -clock clk  1.7775  [get_ports {conv_sram_raddr_weight[8]}]
set_output_delay -clock clk  1.7775  [get_ports {conv_sram_raddr_weight[7]}]
set_output_delay -clock clk  1.7775  [get_ports {conv_sram_raddr_weight[6]}]
set_output_delay -clock clk  1.7775  [get_ports {conv_sram_raddr_weight[5]}]
set_output_delay -clock clk  1.7775  [get_ports {conv_sram_raddr_weight[4]}]
set_output_delay -clock clk  1.7775  [get_ports {conv_sram_raddr_weight[3]}]
set_output_delay -clock clk  1.7775  [get_ports {conv_sram_raddr_weight[2]}]
set_output_delay -clock clk  1.7775  [get_ports {conv_sram_raddr_weight[1]}]
set_output_delay -clock clk  1.7775  [get_ports {conv_sram_raddr_weight[0]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_a0[9]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_a0[8]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_a0[7]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_a0[6]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_a0[5]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_a0[4]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_a0[3]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_a0[2]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_a0[1]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_a0[0]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_a1[9]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_a1[8]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_a1[7]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_a1[6]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_a1[5]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_a1[4]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_a1[3]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_a1[2]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_a1[1]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_a1[0]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_a2[9]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_a2[8]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_a2[7]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_a2[6]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_a2[5]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_a2[4]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_a2[3]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_a2[2]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_a2[1]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_a2[0]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_a3[9]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_a3[8]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_a3[7]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_a3[6]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_a3[5]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_a3[4]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_a3[3]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_a3[2]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_a3[1]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_a3[0]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_a4[9]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_a4[8]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_a4[7]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_a4[6]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_a4[5]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_a4[4]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_a4[3]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_a4[2]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_a4[1]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_a4[0]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_a5[9]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_a5[8]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_a5[7]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_a5[6]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_a5[5]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_a5[4]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_a5[3]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_a5[2]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_a5[1]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_a5[0]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_a6[9]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_a6[8]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_a6[7]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_a6[6]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_a6[5]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_a6[4]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_a6[3]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_a6[2]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_a6[1]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_a6[0]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_a7[9]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_a7[8]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_a7[7]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_a7[6]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_a7[5]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_a7[4]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_a7[3]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_a7[2]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_a7[1]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_a7[0]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_a8[9]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_a8[8]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_a8[7]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_a8[6]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_a8[5]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_a8[4]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_a8[3]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_a8[2]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_a8[1]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_a8[0]}]
set_output_delay -clock clk  1.7775  [get_ports sram_write_enable_b0]
set_output_delay -clock clk  1.7775  [get_ports sram_write_enable_b1]
set_output_delay -clock clk  1.7775  [get_ports sram_write_enable_b2]
set_output_delay -clock clk  1.7775  [get_ports sram_write_enable_b3]
set_output_delay -clock clk  1.7775  [get_ports sram_write_enable_b4]
set_output_delay -clock clk  1.7775  [get_ports sram_write_enable_b5]
set_output_delay -clock clk  1.7775  [get_ports sram_write_enable_b6]
set_output_delay -clock clk  1.7775  [get_ports sram_write_enable_b7]
set_output_delay -clock clk  1.7775  [get_ports sram_write_enable_b8]
set_output_delay -clock clk  1.7775  [get_ports {sram_bytemask_b[3]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_bytemask_b[2]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_bytemask_b[1]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_bytemask_b[0]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_waddr_b[9]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_waddr_b[8]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_waddr_b[7]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_waddr_b[6]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_waddr_b[5]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_waddr_b[4]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_waddr_b[3]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_waddr_b[2]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_waddr_b[1]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_waddr_b[0]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_wdata_b[7]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_wdata_b[6]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_wdata_b[5]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_wdata_b[4]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_wdata_b[3]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_wdata_b[2]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_wdata_b[1]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_wdata_b[0]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_wdata_b_1[7]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_wdata_b_1[6]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_wdata_b_1[5]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_wdata_b_1[4]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_wdata_b_1[3]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_wdata_b_1[2]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_wdata_b_1[1]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_wdata_b_1[0]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_b0[9]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_b0[8]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_b0[7]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_b0[6]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_b0[5]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_b0[4]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_b0[3]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_b0[2]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_b0[1]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_b0[0]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_b1[9]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_b1[8]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_b1[7]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_b1[6]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_b1[5]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_b1[4]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_b1[3]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_b1[2]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_b1[1]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_b1[0]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_b2[9]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_b2[8]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_b2[7]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_b2[6]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_b2[5]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_b2[4]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_b2[3]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_b2[2]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_b2[1]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_b2[0]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_b3[9]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_b3[8]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_b3[7]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_b3[6]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_b3[5]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_b3[4]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_b3[3]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_b3[2]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_b3[1]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_b3[0]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_b4[9]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_b4[8]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_b4[7]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_b4[6]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_b4[5]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_b4[4]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_b4[3]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_b4[2]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_b4[1]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_b4[0]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_b5[9]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_b5[8]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_b5[7]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_b5[6]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_b5[5]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_b5[4]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_b5[3]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_b5[2]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_b5[1]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_b5[0]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_b6[9]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_b6[8]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_b6[7]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_b6[6]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_b6[5]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_b6[4]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_b6[3]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_b6[2]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_b6[1]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_b6[0]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_b7[9]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_b7[8]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_b7[7]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_b7[6]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_b7[5]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_b7[4]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_b7[3]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_b7[2]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_b7[1]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_b7[0]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_b8[9]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_b8[8]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_b8[7]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_b8[6]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_b8[5]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_b8[4]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_b8[3]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_b8[2]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_b8[1]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_b8[0]}]
set_output_delay -clock clk  1.7775  [get_ports sram_write_enable_c0]
set_output_delay -clock clk  1.7775  [get_ports sram_write_enable_c1]
set_output_delay -clock clk  1.7775  [get_ports sram_write_enable_c2]
set_output_delay -clock clk  1.7775  [get_ports sram_write_enable_c3]
set_output_delay -clock clk  1.7775  [get_ports sram_write_enable_c4]
set_output_delay -clock clk  1.7775  [get_ports {sram_bytemask_c[3]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_bytemask_c[2]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_bytemask_c[1]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_bytemask_c[0]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_waddr_c[9]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_waddr_c[8]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_waddr_c[7]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_waddr_c[6]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_waddr_c[5]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_waddr_c[4]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_waddr_c[3]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_waddr_c[2]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_waddr_c[1]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_waddr_c[0]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_wdata_c[7]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_wdata_c[6]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_wdata_c[5]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_wdata_c[4]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_wdata_c[3]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_wdata_c[2]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_wdata_c[1]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_wdata_c[0]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_wdata_c_1[7]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_wdata_c_1[6]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_wdata_c_1[5]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_wdata_c_1[4]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_wdata_c_1[3]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_wdata_c_1[2]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_wdata_c_1[1]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_wdata_c_1[0]}]
set_output_delay -clock clk  1.7775  [get_ports sram_write_enable_d0]
set_output_delay -clock clk  1.7775  [get_ports sram_write_enable_d1]
set_output_delay -clock clk  1.7775  [get_ports sram_write_enable_d2]
set_output_delay -clock clk  1.7775  [get_ports sram_write_enable_d3]
set_output_delay -clock clk  1.7775  [get_ports sram_write_enable_d4]
set_output_delay -clock clk  1.7775  [get_ports {sram_bytemask_d[3]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_bytemask_d[2]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_bytemask_d[1]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_bytemask_d[0]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_waddr_d[9]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_waddr_d[8]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_waddr_d[7]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_waddr_d[6]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_waddr_d[5]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_waddr_d[4]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_waddr_d[3]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_waddr_d[2]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_waddr_d[1]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_waddr_d[0]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_wdata_d[7]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_wdata_d[6]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_wdata_d[5]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_wdata_d[4]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_wdata_d[3]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_wdata_d[2]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_wdata_d[1]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_wdata_d[0]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_wdata_d_1[7]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_wdata_d_1[6]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_wdata_d_1[5]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_wdata_d_1[4]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_wdata_d_1[3]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_wdata_d_1[2]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_wdata_d_1[1]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_wdata_d_1[0]}]
set_output_delay -clock clk  1.7775  [get_ports conv_done]
set_output_delay -clock clk  1.7775  [get_ports mem_sel]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_c0[5]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_c0[4]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_c0[3]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_c0[2]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_c0[1]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_c0[0]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_c1[5]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_c1[4]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_c1[3]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_c1[2]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_c1[1]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_c1[0]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_c2[5]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_c2[4]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_c2[3]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_c2[2]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_c2[1]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_c2[0]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_c3[5]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_c3[4]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_c3[3]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_c3[2]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_c3[1]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_c3[0]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_c4[5]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_c4[4]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_c4[3]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_c4[2]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_c4[1]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_c4[0]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_d0[5]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_d0[4]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_d0[3]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_d0[2]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_d0[1]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_d0[0]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_d1[5]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_d1[4]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_d1[3]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_d1[2]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_d1[1]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_d1[0]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_d2[5]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_d2[4]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_d2[3]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_d2[2]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_d2[1]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_d2[0]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_d3[5]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_d3[4]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_d3[3]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_d3[2]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_d3[1]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_d3[0]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_d4[5]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_d4[4]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_d4[3]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_d4[2]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_d4[1]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_d4[0]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_e0[4]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_e0[3]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_e0[2]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_e0[1]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_e0[0]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_e1[4]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_e1[3]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_e1[2]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_e1[1]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_e1[0]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_e2[4]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_e2[3]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_e2[2]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_e2[1]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_e2[0]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_e3[4]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_e3[3]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_e3[2]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_e3[1]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_e3[0]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_e4[4]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_e4[3]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_e4[2]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_e4[1]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_raddr_e4[0]}]
set_output_delay -clock clk  1.7775  [get_ports sram_write_enable_e0]
set_output_delay -clock clk  1.7775  [get_ports sram_write_enable_e1]
set_output_delay -clock clk  1.7775  [get_ports sram_write_enable_e2]
set_output_delay -clock clk  1.7775  [get_ports sram_write_enable_e3]
set_output_delay -clock clk  1.7775  [get_ports sram_write_enable_e4]
set_output_delay -clock clk  1.7775  [get_ports {sram_bytemask_e[3]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_bytemask_e[2]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_bytemask_e[1]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_bytemask_e[0]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_waddr_e[4]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_waddr_e[3]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_waddr_e[2]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_waddr_e[1]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_waddr_e[0]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_wdata_e[7]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_wdata_e[6]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_wdata_e[5]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_wdata_e[4]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_wdata_e[3]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_wdata_e[2]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_wdata_e[1]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_wdata_e[0]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_wdata_e_1[7]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_wdata_e_1[6]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_wdata_e_1[5]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_wdata_e_1[4]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_wdata_e_1[3]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_wdata_e_1[2]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_wdata_e_1[1]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_wdata_e_1[0]}]
set_output_delay -clock clk  1.7775  [get_ports sram_write_enable_f]
set_output_delay -clock clk  1.7775  [get_ports {sram_bytemask_f[3]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_bytemask_f[2]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_bytemask_f[1]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_bytemask_f[0]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_waddr_f[1]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_waddr_f[0]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_wdata_f[7]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_wdata_f[6]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_wdata_f[5]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_wdata_f[4]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_wdata_f[3]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_wdata_f[2]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_wdata_f[1]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_wdata_f[0]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_wdata_f_1[7]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_wdata_f_1[6]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_wdata_f_1[5]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_wdata_f_1[4]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_wdata_f_1[3]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_wdata_f_1[2]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_wdata_f_1[1]}]
set_output_delay -clock clk  1.7775  [get_ports {sram_wdata_f_1[0]}]
set_output_delay -clock clk  1.7775  [get_ports {fc_sram_raddr_weight[14]}]
set_output_delay -clock clk  1.7775  [get_ports {fc_sram_raddr_weight[13]}]
set_output_delay -clock clk  1.7775  [get_ports {fc_sram_raddr_weight[12]}]
set_output_delay -clock clk  1.7775  [get_ports {fc_sram_raddr_weight[11]}]
set_output_delay -clock clk  1.7775  [get_ports {fc_sram_raddr_weight[10]}]
set_output_delay -clock clk  1.7775  [get_ports {fc_sram_raddr_weight[9]}]
set_output_delay -clock clk  1.7775  [get_ports {fc_sram_raddr_weight[8]}]
set_output_delay -clock clk  1.7775  [get_ports {fc_sram_raddr_weight[7]}]
set_output_delay -clock clk  1.7775  [get_ports {fc_sram_raddr_weight[6]}]
set_output_delay -clock clk  1.7775  [get_ports {fc_sram_raddr_weight[5]}]
set_output_delay -clock clk  1.7775  [get_ports {fc_sram_raddr_weight[4]}]
set_output_delay -clock clk  1.7775  [get_ports {fc_sram_raddr_weight[3]}]
set_output_delay -clock clk  1.7775  [get_ports {fc_sram_raddr_weight[2]}]
set_output_delay -clock clk  1.7775  [get_ports {fc_sram_raddr_weight[1]}]
set_output_delay -clock clk  1.7775  [get_ports {fc_sram_raddr_weight[0]}]
set_output_delay -clock clk  1.7775  [get_ports fc1_done]
set_output_delay -clock clk  1.7775  [get_ports fc2_done]
set_clock_gating_check -rise -setup 0 [get_cells                               \
lenet_1/fc_top/fc_controller/clk_gate_write_e_sram_cnt_reg/main_gate]
set_clock_gating_check -fall -setup 0 [get_cells                               \
lenet_1/fc_top/fc_controller/clk_gate_write_e_sram_cnt_reg/main_gate]
set_clock_gating_check -rise -hold 0 [get_cells                                \
lenet_1/fc_top/fc_controller/clk_gate_write_e_sram_cnt_reg/main_gate]
set_clock_gating_check -fall -hold 0 [get_cells                                \
lenet_1/fc_top/fc_controller/clk_gate_write_e_sram_cnt_reg/main_gate]
set_clock_gating_check -rise -setup 0 [get_cells                               \
lenet_1/fc_top/fc_controller/clk_gate_sram_waddr_reg/main_gate]
set_clock_gating_check -fall -setup 0 [get_cells                               \
lenet_1/fc_top/fc_controller/clk_gate_sram_waddr_reg/main_gate]
set_clock_gating_check -rise -hold 0 [get_cells                                \
lenet_1/fc_top/fc_controller/clk_gate_sram_waddr_reg/main_gate]
set_clock_gating_check -fall -hold 0 [get_cells                                \
lenet_1/fc_top/fc_controller/clk_gate_sram_waddr_reg/main_gate]
set_clock_gating_check -rise -setup 0 [get_cells                               \
lenet_1/conv_top/conv_control/clk_gate_sram_raddr_b6_reg/main_gate]
set_clock_gating_check -fall -setup 0 [get_cells                               \
lenet_1/conv_top/conv_control/clk_gate_sram_raddr_b6_reg/main_gate]
set_clock_gating_check -rise -hold 0 [get_cells                                \
lenet_1/conv_top/conv_control/clk_gate_sram_raddr_b6_reg/main_gate]
set_clock_gating_check -fall -hold 0 [get_cells                                \
lenet_1/conv_top/conv_control/clk_gate_sram_raddr_b6_reg/main_gate]
set_clock_gating_check -rise -setup 0 [get_cells                               \
lenet_1/conv_top/conv_control/clk_gate_sram_raddr_b5_reg/main_gate]
set_clock_gating_check -fall -setup 0 [get_cells                               \
lenet_1/conv_top/conv_control/clk_gate_sram_raddr_b5_reg/main_gate]
set_clock_gating_check -rise -hold 0 [get_cells                                \
lenet_1/conv_top/conv_control/clk_gate_sram_raddr_b5_reg/main_gate]
set_clock_gating_check -fall -hold 0 [get_cells                                \
lenet_1/conv_top/conv_control/clk_gate_sram_raddr_b5_reg/main_gate]
set_clock_gating_check -rise -setup 0 [get_cells                               \
lenet_1/conv_top/conv_control/clk_gate_sram_raddr_b4_reg/main_gate]
set_clock_gating_check -fall -setup 0 [get_cells                               \
lenet_1/conv_top/conv_control/clk_gate_sram_raddr_b4_reg/main_gate]
set_clock_gating_check -rise -hold 0 [get_cells                                \
lenet_1/conv_top/conv_control/clk_gate_sram_raddr_b4_reg/main_gate]
set_clock_gating_check -fall -hold 0 [get_cells                                \
lenet_1/conv_top/conv_control/clk_gate_sram_raddr_b4_reg/main_gate]
set_clock_gating_check -rise -setup 0 [get_cells                               \
lenet_1/conv_top/conv_control/clk_gate_sram_raddr_b3_reg/main_gate]
set_clock_gating_check -fall -setup 0 [get_cells                               \
lenet_1/conv_top/conv_control/clk_gate_sram_raddr_b3_reg/main_gate]
set_clock_gating_check -rise -hold 0 [get_cells                                \
lenet_1/conv_top/conv_control/clk_gate_sram_raddr_b3_reg/main_gate]
set_clock_gating_check -fall -hold 0 [get_cells                                \
lenet_1/conv_top/conv_control/clk_gate_sram_raddr_b3_reg/main_gate]
set_clock_gating_check -rise -setup 0 [get_cells                               \
lenet_1/conv_top/conv_control/clk_gate_sram_raddr_b2_reg/main_gate]
set_clock_gating_check -fall -setup 0 [get_cells                               \
lenet_1/conv_top/conv_control/clk_gate_sram_raddr_b2_reg/main_gate]
set_clock_gating_check -rise -hold 0 [get_cells                                \
lenet_1/conv_top/conv_control/clk_gate_sram_raddr_b2_reg/main_gate]
set_clock_gating_check -fall -hold 0 [get_cells                                \
lenet_1/conv_top/conv_control/clk_gate_sram_raddr_b2_reg/main_gate]
set_clock_gating_check -rise -setup 0 [get_cells                               \
lenet_1/conv_top/conv_control/clk_gate_sram_raddr_b1_reg/main_gate]
set_clock_gating_check -fall -setup 0 [get_cells                               \
lenet_1/conv_top/conv_control/clk_gate_sram_raddr_b1_reg/main_gate]
set_clock_gating_check -rise -hold 0 [get_cells                                \
lenet_1/conv_top/conv_control/clk_gate_sram_raddr_b1_reg/main_gate]
set_clock_gating_check -fall -hold 0 [get_cells                                \
lenet_1/conv_top/conv_control/clk_gate_sram_raddr_b1_reg/main_gate]
set_clock_gating_check -rise -setup 0 [get_cells                               \
lenet_1/conv_top/conv_control/clk_gate_sram_raddr_b0_reg/main_gate]
set_clock_gating_check -fall -setup 0 [get_cells                               \
lenet_1/conv_top/conv_control/clk_gate_sram_raddr_b0_reg/main_gate]
set_clock_gating_check -rise -hold 0 [get_cells                                \
lenet_1/conv_top/conv_control/clk_gate_sram_raddr_b0_reg/main_gate]
set_clock_gating_check -fall -hold 0 [get_cells                                \
lenet_1/conv_top/conv_control/clk_gate_sram_raddr_b0_reg/main_gate]
set_clock_gating_check -rise -setup 0 [get_cells                               \
lenet_1/conv_top/conv_control/clk_gate_sram_raddr_b8_reg/main_gate]
set_clock_gating_check -fall -setup 0 [get_cells                               \
lenet_1/conv_top/conv_control/clk_gate_sram_raddr_b8_reg/main_gate]
set_clock_gating_check -rise -hold 0 [get_cells                                \
lenet_1/conv_top/conv_control/clk_gate_sram_raddr_b8_reg/main_gate]
set_clock_gating_check -fall -hold 0 [get_cells                                \
lenet_1/conv_top/conv_control/clk_gate_sram_raddr_b8_reg/main_gate]
set_clock_gating_check -rise -setup 0 [get_cells                               \
lenet_1/conv_top/conv_control/clk_gate_sram_raddr_b7_reg/main_gate]
set_clock_gating_check -fall -setup 0 [get_cells                               \
lenet_1/conv_top/conv_control/clk_gate_sram_raddr_b7_reg/main_gate]
set_clock_gating_check -rise -hold 0 [get_cells                                \
lenet_1/conv_top/conv_control/clk_gate_sram_raddr_b7_reg/main_gate]
set_clock_gating_check -fall -hold 0 [get_cells                                \
lenet_1/conv_top/conv_control/clk_gate_sram_raddr_b7_reg/main_gate]
set_clock_gating_check -rise -setup 0 [get_cells                               \
lenet_1/conv_top/conv_control/clk_gate_sram_raddr_a6_reg/main_gate]
set_clock_gating_check -fall -setup 0 [get_cells                               \
lenet_1/conv_top/conv_control/clk_gate_sram_raddr_a6_reg/main_gate]
set_clock_gating_check -rise -hold 0 [get_cells                                \
lenet_1/conv_top/conv_control/clk_gate_sram_raddr_a6_reg/main_gate]
set_clock_gating_check -fall -hold 0 [get_cells                                \
lenet_1/conv_top/conv_control/clk_gate_sram_raddr_a6_reg/main_gate]
set_clock_gating_check -rise -setup 0 [get_cells                               \
lenet_1/conv_top/conv_control/clk_gate_sram_raddr_a3_reg/main_gate]
set_clock_gating_check -fall -setup 0 [get_cells                               \
lenet_1/conv_top/conv_control/clk_gate_sram_raddr_a3_reg/main_gate]
set_clock_gating_check -rise -hold 0 [get_cells                                \
lenet_1/conv_top/conv_control/clk_gate_sram_raddr_a3_reg/main_gate]
set_clock_gating_check -fall -hold 0 [get_cells                                \
lenet_1/conv_top/conv_control/clk_gate_sram_raddr_a3_reg/main_gate]
set_clock_gating_check -rise -setup 0 [get_cells                               \
lenet_1/conv_top/conv_control/clk_gate_sram_raddr_a0_reg/main_gate]
set_clock_gating_check -fall -setup 0 [get_cells                               \
lenet_1/conv_top/conv_control/clk_gate_sram_raddr_a0_reg/main_gate]
set_clock_gating_check -rise -hold 0 [get_cells                                \
lenet_1/conv_top/conv_control/clk_gate_sram_raddr_a0_reg/main_gate]
set_clock_gating_check -fall -hold 0 [get_cells                                \
lenet_1/conv_top/conv_control/clk_gate_sram_raddr_a0_reg/main_gate]
set_clock_gating_check -rise -setup 0 [get_cells                               \
lenet_1/conv_top/conv_control/clk_gate_sram_raddr_a5_reg/main_gate]
set_clock_gating_check -fall -setup 0 [get_cells                               \
lenet_1/conv_top/conv_control/clk_gate_sram_raddr_a5_reg/main_gate]
set_clock_gating_check -rise -hold 0 [get_cells                                \
lenet_1/conv_top/conv_control/clk_gate_sram_raddr_a5_reg/main_gate]
set_clock_gating_check -fall -hold 0 [get_cells                                \
lenet_1/conv_top/conv_control/clk_gate_sram_raddr_a5_reg/main_gate]
set_clock_gating_check -rise -setup 0 [get_cells                               \
lenet_1/conv_top/conv_control/clk_gate_sram_raddr_a2_reg/main_gate]
set_clock_gating_check -fall -setup 0 [get_cells                               \
lenet_1/conv_top/conv_control/clk_gate_sram_raddr_a2_reg/main_gate]
set_clock_gating_check -rise -hold 0 [get_cells                                \
lenet_1/conv_top/conv_control/clk_gate_sram_raddr_a2_reg/main_gate]
set_clock_gating_check -fall -hold 0 [get_cells                                \
lenet_1/conv_top/conv_control/clk_gate_sram_raddr_a2_reg/main_gate]
set_clock_gating_check -rise -setup 0 [get_cells                               \
lenet_1/conv_top/conv_control/clk_gate_sram_raddr_a8_reg/main_gate]
set_clock_gating_check -fall -setup 0 [get_cells                               \
lenet_1/conv_top/conv_control/clk_gate_sram_raddr_a8_reg/main_gate]
set_clock_gating_check -rise -hold 0 [get_cells                                \
lenet_1/conv_top/conv_control/clk_gate_sram_raddr_a8_reg/main_gate]
set_clock_gating_check -fall -hold 0 [get_cells                                \
lenet_1/conv_top/conv_control/clk_gate_sram_raddr_a8_reg/main_gate]
set_clock_gating_check -rise -setup 0 [get_cells                               \
lenet_1/conv_top/conv_control/clk_gate_sram_raddr_a4_reg/main_gate]
set_clock_gating_check -fall -setup 0 [get_cells                               \
lenet_1/conv_top/conv_control/clk_gate_sram_raddr_a4_reg/main_gate]
set_clock_gating_check -rise -hold 0 [get_cells                                \
lenet_1/conv_top/conv_control/clk_gate_sram_raddr_a4_reg/main_gate]
set_clock_gating_check -fall -hold 0 [get_cells                                \
lenet_1/conv_top/conv_control/clk_gate_sram_raddr_a4_reg/main_gate]
set_clock_gating_check -rise -setup 0 [get_cells                               \
lenet_1/conv_top/conv_control/clk_gate_sram_raddr_a1_reg/main_gate]
set_clock_gating_check -fall -setup 0 [get_cells                               \
lenet_1/conv_top/conv_control/clk_gate_sram_raddr_a1_reg/main_gate]
set_clock_gating_check -rise -hold 0 [get_cells                                \
lenet_1/conv_top/conv_control/clk_gate_sram_raddr_a1_reg/main_gate]
set_clock_gating_check -fall -hold 0 [get_cells                                \
lenet_1/conv_top/conv_control/clk_gate_sram_raddr_a1_reg/main_gate]
set_clock_gating_check -rise -setup 0 [get_cells                               \
lenet_1/conv_top/conv_control/clk_gate_sram_raddr_a7_reg/main_gate]
set_clock_gating_check -fall -setup 0 [get_cells                               \
lenet_1/conv_top/conv_control/clk_gate_sram_raddr_a7_reg/main_gate]
set_clock_gating_check -rise -hold 0 [get_cells                                \
lenet_1/conv_top/conv_control/clk_gate_sram_raddr_a7_reg/main_gate]
set_clock_gating_check -fall -hold 0 [get_cells                                \
lenet_1/conv_top/conv_control/clk_gate_sram_raddr_a7_reg/main_gate]
set_clock_gating_check -rise -setup 0 [get_cells                               \
lenet_1/conv_top/conv_control/clk_gate_addr_change_reg/main_gate]
set_clock_gating_check -fall -setup 0 [get_cells                               \
lenet_1/conv_top/conv_control/clk_gate_addr_change_reg/main_gate]
set_clock_gating_check -rise -hold 0 [get_cells                                \
lenet_1/conv_top/conv_control/clk_gate_addr_change_reg/main_gate]
set_clock_gating_check -fall -hold 0 [get_cells                                \
lenet_1/conv_top/conv_control/clk_gate_addr_change_reg/main_gate]
set_clock_gating_check -rise -setup 0 [get_cells                               \
lenet_1/conv_top/conv_control/clk_gate_channel_cnt_reg/main_gate]
set_clock_gating_check -fall -setup 0 [get_cells                               \
lenet_1/conv_top/conv_control/clk_gate_channel_cnt_reg/main_gate]
set_clock_gating_check -rise -hold 0 [get_cells                                \
lenet_1/conv_top/conv_control/clk_gate_channel_cnt_reg/main_gate]
set_clock_gating_check -fall -hold 0 [get_cells                                \
lenet_1/conv_top/conv_control/clk_gate_channel_cnt_reg/main_gate]
set_clock_gating_check -rise -setup 0 [get_cells                               \
lenet_1/conv_top/conv_control/clk_gate_delay1_sram_waddr_d_reg/main_gate]
set_clock_gating_check -fall -setup 0 [get_cells                               \
lenet_1/conv_top/conv_control/clk_gate_delay1_sram_waddr_d_reg/main_gate]
set_clock_gating_check -rise -hold 0 [get_cells                                \
lenet_1/conv_top/conv_control/clk_gate_delay1_sram_waddr_d_reg/main_gate]
set_clock_gating_check -fall -hold 0 [get_cells                                \
lenet_1/conv_top/conv_control/clk_gate_delay1_sram_waddr_d_reg/main_gate]
set_clock_gating_check -rise -setup 0 [get_cells                               \
lenet_1/conv_top/conv_control/clk_gate_delay1_sram_waddr_c_reg/main_gate]
set_clock_gating_check -fall -setup 0 [get_cells                               \
lenet_1/conv_top/conv_control/clk_gate_delay1_sram_waddr_c_reg/main_gate]
set_clock_gating_check -rise -hold 0 [get_cells                                \
lenet_1/conv_top/conv_control/clk_gate_delay1_sram_waddr_c_reg/main_gate]
set_clock_gating_check -fall -hold 0 [get_cells                                \
lenet_1/conv_top/conv_control/clk_gate_delay1_sram_waddr_c_reg/main_gate]
set_clock_gating_check -rise -setup 0 [get_cells                               \
lenet_1/conv_top/conv_control/clk_gate_delay1_sram_waddr_b_reg/main_gate]
set_clock_gating_check -fall -setup 0 [get_cells                               \
lenet_1/conv_top/conv_control/clk_gate_delay1_sram_waddr_b_reg/main_gate]
set_clock_gating_check -rise -hold 0 [get_cells                                \
lenet_1/conv_top/conv_control/clk_gate_delay1_sram_waddr_b_reg/main_gate]
set_clock_gating_check -fall -hold 0 [get_cells                                \
lenet_1/conv_top/conv_control/clk_gate_delay1_sram_waddr_b_reg/main_gate]
set_clock_gating_check -rise -setup 0 [get_cells                               \
lenet_1/conv_top/conv_control/clk_gate_sram_raddr_weight_reg_0/main_gate]
set_clock_gating_check -fall -setup 0 [get_cells                               \
lenet_1/conv_top/conv_control/clk_gate_sram_raddr_weight_reg_0/main_gate]
set_clock_gating_check -rise -hold 0 [get_cells                                \
lenet_1/conv_top/conv_control/clk_gate_sram_raddr_weight_reg_0/main_gate]
set_clock_gating_check -fall -hold 0 [get_cells                                \
lenet_1/conv_top/conv_control/clk_gate_sram_raddr_weight_reg_0/main_gate]
set_clock_gating_check -rise -setup 0 [get_cells                               \
lenet_1/conv_top/conv_control/clk_gate_sram_raddr_weight_reg/main_gate]
set_clock_gating_check -fall -setup 0 [get_cells                               \
lenet_1/conv_top/conv_control/clk_gate_sram_raddr_weight_reg/main_gate]
set_clock_gating_check -rise -hold 0 [get_cells                                \
lenet_1/conv_top/conv_control/clk_gate_sram_raddr_weight_reg/main_gate]
set_clock_gating_check -fall -hold 0 [get_cells                                \
lenet_1/conv_top/conv_control/clk_gate_sram_raddr_weight_reg/main_gate]
set_clock_gating_check -rise -setup 0 [get_cells                               \
lenet_1/conv_top/conv_control/clk_gate_weight_cnt_reg/main_gate]
set_clock_gating_check -fall -setup 0 [get_cells                               \
lenet_1/conv_top/conv_control/clk_gate_weight_cnt_reg/main_gate]
set_clock_gating_check -rise -hold 0 [get_cells                                \
lenet_1/conv_top/conv_control/clk_gate_weight_cnt_reg/main_gate]
set_clock_gating_check -fall -hold 0 [get_cells                                \
lenet_1/conv_top/conv_control/clk_gate_weight_cnt_reg/main_gate]
set_clock_gating_check -rise -setup 0 [get_cells                               \
lenet_1/conv_top/conv_control/clk_gate_col_reg/main_gate]
set_clock_gating_check -fall -setup 0 [get_cells                               \
lenet_1/conv_top/conv_control/clk_gate_col_reg/main_gate]
set_clock_gating_check -rise -hold 0 [get_cells                                \
lenet_1/conv_top/conv_control/clk_gate_col_reg/main_gate]
set_clock_gating_check -fall -hold 0 [get_cells                                \
lenet_1/conv_top/conv_control/clk_gate_col_reg/main_gate]
set_clock_gating_check -rise -setup 0 [get_cells                               \
lenet_0/fc_top/fc_controller/clk_gate_write_e_sram_cnt_reg/main_gate]
set_clock_gating_check -fall -setup 0 [get_cells                               \
lenet_0/fc_top/fc_controller/clk_gate_write_e_sram_cnt_reg/main_gate]
set_clock_gating_check -rise -hold 0 [get_cells                                \
lenet_0/fc_top/fc_controller/clk_gate_write_e_sram_cnt_reg/main_gate]
set_clock_gating_check -fall -hold 0 [get_cells                                \
lenet_0/fc_top/fc_controller/clk_gate_write_e_sram_cnt_reg/main_gate]
set_clock_gating_check -rise -setup 0 [get_cells                               \
lenet_0/fc_top/fc_controller/clk_gate_sram_waddr_reg/main_gate]
set_clock_gating_check -fall -setup 0 [get_cells                               \
lenet_0/fc_top/fc_controller/clk_gate_sram_waddr_reg/main_gate]
set_clock_gating_check -rise -hold 0 [get_cells                                \
lenet_0/fc_top/fc_controller/clk_gate_sram_waddr_reg/main_gate]
set_clock_gating_check -fall -hold 0 [get_cells                                \
lenet_0/fc_top/fc_controller/clk_gate_sram_waddr_reg/main_gate]
set_clock_gating_check -rise -setup 0 [get_cells                               \
lenet_0/conv_top/conv_control/clk_gate_sram_raddr_b6_reg/main_gate]
set_clock_gating_check -fall -setup 0 [get_cells                               \
lenet_0/conv_top/conv_control/clk_gate_sram_raddr_b6_reg/main_gate]
set_clock_gating_check -rise -hold 0 [get_cells                                \
lenet_0/conv_top/conv_control/clk_gate_sram_raddr_b6_reg/main_gate]
set_clock_gating_check -fall -hold 0 [get_cells                                \
lenet_0/conv_top/conv_control/clk_gate_sram_raddr_b6_reg/main_gate]
set_clock_gating_check -rise -setup 0 [get_cells                               \
lenet_0/conv_top/conv_control/clk_gate_sram_raddr_b5_reg/main_gate]
set_clock_gating_check -fall -setup 0 [get_cells                               \
lenet_0/conv_top/conv_control/clk_gate_sram_raddr_b5_reg/main_gate]
set_clock_gating_check -rise -hold 0 [get_cells                                \
lenet_0/conv_top/conv_control/clk_gate_sram_raddr_b5_reg/main_gate]
set_clock_gating_check -fall -hold 0 [get_cells                                \
lenet_0/conv_top/conv_control/clk_gate_sram_raddr_b5_reg/main_gate]
set_clock_gating_check -rise -setup 0 [get_cells                               \
lenet_0/conv_top/conv_control/clk_gate_sram_raddr_b4_reg/main_gate]
set_clock_gating_check -fall -setup 0 [get_cells                               \
lenet_0/conv_top/conv_control/clk_gate_sram_raddr_b4_reg/main_gate]
set_clock_gating_check -rise -hold 0 [get_cells                                \
lenet_0/conv_top/conv_control/clk_gate_sram_raddr_b4_reg/main_gate]
set_clock_gating_check -fall -hold 0 [get_cells                                \
lenet_0/conv_top/conv_control/clk_gate_sram_raddr_b4_reg/main_gate]
set_clock_gating_check -rise -setup 0 [get_cells                               \
lenet_0/conv_top/conv_control/clk_gate_sram_raddr_b3_reg/main_gate]
set_clock_gating_check -fall -setup 0 [get_cells                               \
lenet_0/conv_top/conv_control/clk_gate_sram_raddr_b3_reg/main_gate]
set_clock_gating_check -rise -hold 0 [get_cells                                \
lenet_0/conv_top/conv_control/clk_gate_sram_raddr_b3_reg/main_gate]
set_clock_gating_check -fall -hold 0 [get_cells                                \
lenet_0/conv_top/conv_control/clk_gate_sram_raddr_b3_reg/main_gate]
set_clock_gating_check -rise -setup 0 [get_cells                               \
lenet_0/conv_top/conv_control/clk_gate_sram_raddr_b2_reg/main_gate]
set_clock_gating_check -fall -setup 0 [get_cells                               \
lenet_0/conv_top/conv_control/clk_gate_sram_raddr_b2_reg/main_gate]
set_clock_gating_check -rise -hold 0 [get_cells                                \
lenet_0/conv_top/conv_control/clk_gate_sram_raddr_b2_reg/main_gate]
set_clock_gating_check -fall -hold 0 [get_cells                                \
lenet_0/conv_top/conv_control/clk_gate_sram_raddr_b2_reg/main_gate]
set_clock_gating_check -rise -setup 0 [get_cells                               \
lenet_0/conv_top/conv_control/clk_gate_sram_raddr_b1_reg/main_gate]
set_clock_gating_check -fall -setup 0 [get_cells                               \
lenet_0/conv_top/conv_control/clk_gate_sram_raddr_b1_reg/main_gate]
set_clock_gating_check -rise -hold 0 [get_cells                                \
lenet_0/conv_top/conv_control/clk_gate_sram_raddr_b1_reg/main_gate]
set_clock_gating_check -fall -hold 0 [get_cells                                \
lenet_0/conv_top/conv_control/clk_gate_sram_raddr_b1_reg/main_gate]
set_clock_gating_check -rise -setup 0 [get_cells                               \
lenet_0/conv_top/conv_control/clk_gate_sram_raddr_b0_reg/main_gate]
set_clock_gating_check -fall -setup 0 [get_cells                               \
lenet_0/conv_top/conv_control/clk_gate_sram_raddr_b0_reg/main_gate]
set_clock_gating_check -rise -hold 0 [get_cells                                \
lenet_0/conv_top/conv_control/clk_gate_sram_raddr_b0_reg/main_gate]
set_clock_gating_check -fall -hold 0 [get_cells                                \
lenet_0/conv_top/conv_control/clk_gate_sram_raddr_b0_reg/main_gate]
set_clock_gating_check -rise -setup 0 [get_cells                               \
lenet_0/conv_top/conv_control/clk_gate_sram_raddr_b8_reg/main_gate]
set_clock_gating_check -fall -setup 0 [get_cells                               \
lenet_0/conv_top/conv_control/clk_gate_sram_raddr_b8_reg/main_gate]
set_clock_gating_check -rise -hold 0 [get_cells                                \
lenet_0/conv_top/conv_control/clk_gate_sram_raddr_b8_reg/main_gate]
set_clock_gating_check -fall -hold 0 [get_cells                                \
lenet_0/conv_top/conv_control/clk_gate_sram_raddr_b8_reg/main_gate]
set_clock_gating_check -rise -setup 0 [get_cells                               \
lenet_0/conv_top/conv_control/clk_gate_sram_raddr_b7_reg/main_gate]
set_clock_gating_check -fall -setup 0 [get_cells                               \
lenet_0/conv_top/conv_control/clk_gate_sram_raddr_b7_reg/main_gate]
set_clock_gating_check -rise -hold 0 [get_cells                                \
lenet_0/conv_top/conv_control/clk_gate_sram_raddr_b7_reg/main_gate]
set_clock_gating_check -fall -hold 0 [get_cells                                \
lenet_0/conv_top/conv_control/clk_gate_sram_raddr_b7_reg/main_gate]
set_clock_gating_check -rise -setup 0 [get_cells                               \
lenet_0/conv_top/conv_control/clk_gate_sram_raddr_a6_reg/main_gate]
set_clock_gating_check -fall -setup 0 [get_cells                               \
lenet_0/conv_top/conv_control/clk_gate_sram_raddr_a6_reg/main_gate]
set_clock_gating_check -rise -hold 0 [get_cells                                \
lenet_0/conv_top/conv_control/clk_gate_sram_raddr_a6_reg/main_gate]
set_clock_gating_check -fall -hold 0 [get_cells                                \
lenet_0/conv_top/conv_control/clk_gate_sram_raddr_a6_reg/main_gate]
set_clock_gating_check -rise -setup 0 [get_cells                               \
lenet_0/conv_top/conv_control/clk_gate_sram_raddr_a3_reg/main_gate]
set_clock_gating_check -fall -setup 0 [get_cells                               \
lenet_0/conv_top/conv_control/clk_gate_sram_raddr_a3_reg/main_gate]
set_clock_gating_check -rise -hold 0 [get_cells                                \
lenet_0/conv_top/conv_control/clk_gate_sram_raddr_a3_reg/main_gate]
set_clock_gating_check -fall -hold 0 [get_cells                                \
lenet_0/conv_top/conv_control/clk_gate_sram_raddr_a3_reg/main_gate]
set_clock_gating_check -rise -setup 0 [get_cells                               \
lenet_0/conv_top/conv_control/clk_gate_sram_raddr_a0_reg/main_gate]
set_clock_gating_check -fall -setup 0 [get_cells                               \
lenet_0/conv_top/conv_control/clk_gate_sram_raddr_a0_reg/main_gate]
set_clock_gating_check -rise -hold 0 [get_cells                                \
lenet_0/conv_top/conv_control/clk_gate_sram_raddr_a0_reg/main_gate]
set_clock_gating_check -fall -hold 0 [get_cells                                \
lenet_0/conv_top/conv_control/clk_gate_sram_raddr_a0_reg/main_gate]
set_clock_gating_check -rise -setup 0 [get_cells                               \
lenet_0/conv_top/conv_control/clk_gate_sram_raddr_a5_reg/main_gate]
set_clock_gating_check -fall -setup 0 [get_cells                               \
lenet_0/conv_top/conv_control/clk_gate_sram_raddr_a5_reg/main_gate]
set_clock_gating_check -rise -hold 0 [get_cells                                \
lenet_0/conv_top/conv_control/clk_gate_sram_raddr_a5_reg/main_gate]
set_clock_gating_check -fall -hold 0 [get_cells                                \
lenet_0/conv_top/conv_control/clk_gate_sram_raddr_a5_reg/main_gate]
set_clock_gating_check -rise -setup 0 [get_cells                               \
lenet_0/conv_top/conv_control/clk_gate_sram_raddr_a2_reg/main_gate]
set_clock_gating_check -fall -setup 0 [get_cells                               \
lenet_0/conv_top/conv_control/clk_gate_sram_raddr_a2_reg/main_gate]
set_clock_gating_check -rise -hold 0 [get_cells                                \
lenet_0/conv_top/conv_control/clk_gate_sram_raddr_a2_reg/main_gate]
set_clock_gating_check -fall -hold 0 [get_cells                                \
lenet_0/conv_top/conv_control/clk_gate_sram_raddr_a2_reg/main_gate]
set_clock_gating_check -rise -setup 0 [get_cells                               \
lenet_0/conv_top/conv_control/clk_gate_sram_raddr_a8_reg/main_gate]
set_clock_gating_check -fall -setup 0 [get_cells                               \
lenet_0/conv_top/conv_control/clk_gate_sram_raddr_a8_reg/main_gate]
set_clock_gating_check -rise -hold 0 [get_cells                                \
lenet_0/conv_top/conv_control/clk_gate_sram_raddr_a8_reg/main_gate]
set_clock_gating_check -fall -hold 0 [get_cells                                \
lenet_0/conv_top/conv_control/clk_gate_sram_raddr_a8_reg/main_gate]
set_clock_gating_check -rise -setup 0 [get_cells                               \
lenet_0/conv_top/conv_control/clk_gate_sram_raddr_a4_reg/main_gate]
set_clock_gating_check -fall -setup 0 [get_cells                               \
lenet_0/conv_top/conv_control/clk_gate_sram_raddr_a4_reg/main_gate]
set_clock_gating_check -rise -hold 0 [get_cells                                \
lenet_0/conv_top/conv_control/clk_gate_sram_raddr_a4_reg/main_gate]
set_clock_gating_check -fall -hold 0 [get_cells                                \
lenet_0/conv_top/conv_control/clk_gate_sram_raddr_a4_reg/main_gate]
set_clock_gating_check -rise -setup 0 [get_cells                               \
lenet_0/conv_top/conv_control/clk_gate_sram_raddr_a1_reg/main_gate]
set_clock_gating_check -fall -setup 0 [get_cells                               \
lenet_0/conv_top/conv_control/clk_gate_sram_raddr_a1_reg/main_gate]
set_clock_gating_check -rise -hold 0 [get_cells                                \
lenet_0/conv_top/conv_control/clk_gate_sram_raddr_a1_reg/main_gate]
set_clock_gating_check -fall -hold 0 [get_cells                                \
lenet_0/conv_top/conv_control/clk_gate_sram_raddr_a1_reg/main_gate]
set_clock_gating_check -rise -setup 0 [get_cells                               \
lenet_0/conv_top/conv_control/clk_gate_sram_raddr_a7_reg/main_gate]
set_clock_gating_check -fall -setup 0 [get_cells                               \
lenet_0/conv_top/conv_control/clk_gate_sram_raddr_a7_reg/main_gate]
set_clock_gating_check -rise -hold 0 [get_cells                                \
lenet_0/conv_top/conv_control/clk_gate_sram_raddr_a7_reg/main_gate]
set_clock_gating_check -fall -hold 0 [get_cells                                \
lenet_0/conv_top/conv_control/clk_gate_sram_raddr_a7_reg/main_gate]
set_clock_gating_check -rise -setup 0 [get_cells                               \
lenet_0/conv_top/conv_control/clk_gate_addr_change_reg/main_gate]
set_clock_gating_check -fall -setup 0 [get_cells                               \
lenet_0/conv_top/conv_control/clk_gate_addr_change_reg/main_gate]
set_clock_gating_check -rise -hold 0 [get_cells                                \
lenet_0/conv_top/conv_control/clk_gate_addr_change_reg/main_gate]
set_clock_gating_check -fall -hold 0 [get_cells                                \
lenet_0/conv_top/conv_control/clk_gate_addr_change_reg/main_gate]
set_clock_gating_check -rise -setup 0 [get_cells                               \
lenet_0/conv_top/conv_control/clk_gate_channel_cnt_reg/main_gate]
set_clock_gating_check -fall -setup 0 [get_cells                               \
lenet_0/conv_top/conv_control/clk_gate_channel_cnt_reg/main_gate]
set_clock_gating_check -rise -hold 0 [get_cells                                \
lenet_0/conv_top/conv_control/clk_gate_channel_cnt_reg/main_gate]
set_clock_gating_check -fall -hold 0 [get_cells                                \
lenet_0/conv_top/conv_control/clk_gate_channel_cnt_reg/main_gate]
set_clock_gating_check -rise -setup 0 [get_cells                               \
lenet_0/conv_top/conv_control/clk_gate_delay1_sram_waddr_d_reg/main_gate]
set_clock_gating_check -fall -setup 0 [get_cells                               \
lenet_0/conv_top/conv_control/clk_gate_delay1_sram_waddr_d_reg/main_gate]
set_clock_gating_check -rise -hold 0 [get_cells                                \
lenet_0/conv_top/conv_control/clk_gate_delay1_sram_waddr_d_reg/main_gate]
set_clock_gating_check -fall -hold 0 [get_cells                                \
lenet_0/conv_top/conv_control/clk_gate_delay1_sram_waddr_d_reg/main_gate]
set_clock_gating_check -rise -setup 0 [get_cells                               \
lenet_0/conv_top/conv_control/clk_gate_delay1_sram_waddr_c_reg/main_gate]
set_clock_gating_check -fall -setup 0 [get_cells                               \
lenet_0/conv_top/conv_control/clk_gate_delay1_sram_waddr_c_reg/main_gate]
set_clock_gating_check -rise -hold 0 [get_cells                                \
lenet_0/conv_top/conv_control/clk_gate_delay1_sram_waddr_c_reg/main_gate]
set_clock_gating_check -fall -hold 0 [get_cells                                \
lenet_0/conv_top/conv_control/clk_gate_delay1_sram_waddr_c_reg/main_gate]
set_clock_gating_check -rise -setup 0 [get_cells                               \
lenet_0/conv_top/conv_control/clk_gate_delay1_sram_waddr_b_reg/main_gate]
set_clock_gating_check -fall -setup 0 [get_cells                               \
lenet_0/conv_top/conv_control/clk_gate_delay1_sram_waddr_b_reg/main_gate]
set_clock_gating_check -rise -hold 0 [get_cells                                \
lenet_0/conv_top/conv_control/clk_gate_delay1_sram_waddr_b_reg/main_gate]
set_clock_gating_check -fall -hold 0 [get_cells                                \
lenet_0/conv_top/conv_control/clk_gate_delay1_sram_waddr_b_reg/main_gate]
set_clock_gating_check -rise -setup 0 [get_cells                               \
lenet_0/conv_top/conv_control/clk_gate_sram_raddr_weight_reg_0/main_gate]
set_clock_gating_check -fall -setup 0 [get_cells                               \
lenet_0/conv_top/conv_control/clk_gate_sram_raddr_weight_reg_0/main_gate]
set_clock_gating_check -rise -hold 0 [get_cells                                \
lenet_0/conv_top/conv_control/clk_gate_sram_raddr_weight_reg_0/main_gate]
set_clock_gating_check -fall -hold 0 [get_cells                                \
lenet_0/conv_top/conv_control/clk_gate_sram_raddr_weight_reg_0/main_gate]
set_clock_gating_check -rise -setup 0 [get_cells                               \
lenet_0/conv_top/conv_control/clk_gate_sram_raddr_weight_reg/main_gate]
set_clock_gating_check -fall -setup 0 [get_cells                               \
lenet_0/conv_top/conv_control/clk_gate_sram_raddr_weight_reg/main_gate]
set_clock_gating_check -rise -hold 0 [get_cells                                \
lenet_0/conv_top/conv_control/clk_gate_sram_raddr_weight_reg/main_gate]
set_clock_gating_check -fall -hold 0 [get_cells                                \
lenet_0/conv_top/conv_control/clk_gate_sram_raddr_weight_reg/main_gate]
set_clock_gating_check -rise -setup 0 [get_cells                               \
lenet_0/conv_top/conv_control/clk_gate_weight_cnt_reg/main_gate]
set_clock_gating_check -fall -setup 0 [get_cells                               \
lenet_0/conv_top/conv_control/clk_gate_weight_cnt_reg/main_gate]
set_clock_gating_check -rise -hold 0 [get_cells                                \
lenet_0/conv_top/conv_control/clk_gate_weight_cnt_reg/main_gate]
set_clock_gating_check -fall -hold 0 [get_cells                                \
lenet_0/conv_top/conv_control/clk_gate_weight_cnt_reg/main_gate]
set_clock_gating_check -rise -setup 0 [get_cells                               \
lenet_0/conv_top/conv_control/clk_gate_col_reg/main_gate]
set_clock_gating_check -fall -setup 0 [get_cells                               \
lenet_0/conv_top/conv_control/clk_gate_col_reg/main_gate]
set_clock_gating_check -rise -hold 0 [get_cells                                \
lenet_0/conv_top/conv_control/clk_gate_col_reg/main_gate]
set_clock_gating_check -fall -hold 0 [get_cells                                \
lenet_0/conv_top/conv_control/clk_gate_col_reg/main_gate]
