{
  "Top": "lenet5",
  "RtlTop": "lenet5",
  "RtlPrefix": "",
  "RtlSubPrefix": "lenet5_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg484",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "classes": {
      "index": "0",
      "direction": "inout",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_data",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "classes",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "image": {
      "index": "1",
      "direction": "inout",
      "srcType": "float const *",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_data",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "interface",
          "interface": "s_axi_control",
          "name": "",
          "usage": "address",
          "direction": "inout"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_interface -m_axi_addr64=0",
      "config_export -format=ip_catalog"
    ],
    "DirectiveTcl": ["set_directive_top lenet5 -name lenet5"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "lenet5"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "501433",
    "Latency": "501432"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "lenet5",
    "Version": "1.0",
    "DisplayName": "Lenet5",
    "Revision": "",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_lenet5_1_0.zip"
  },
  "Files": {
    "CSource": ["\/home\/idec\/work\/ai_fpga\/codes\/LeNet-5\/LeNet-5.dlr\/native.cpp\/src\/lenet5.cpp"],
    "Vhdl": [
      "impl\/vhdl\/lenet5_c1_out_data_RAM_1WNR_AUTO_1R1W.vhd",
      "impl\/vhdl\/lenet5_c2_out_data_RAM_1WNR_AUTO_1R1W.vhd",
      "impl\/vhdl\/lenet5_control_s_axi.vhd",
      "impl\/vhdl\/lenet5_Convolution2d_float_1.vhd",
      "impl\/vhdl\/lenet5_Convolution2d_float_1_conv2_bias_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/lenet5_Convolution2d_float_1_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3.vhd",
      "impl\/vhdl\/lenet5_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_1bkb.vhd",
      "impl\/vhdl\/lenet5_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6.vhd",
      "impl\/vhdl\/lenet5_Convolution2d_float_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3.vhd",
      "impl\/vhdl\/lenet5_Convolution2d_float_Pipeline_VITIS_LOOP_111_5_VITIS_LOOP_112_6.vhd",
      "impl\/vhdl\/lenet5_Convolution2d_float_s.vhd",
      "impl\/vhdl\/lenet5_Convolution2d_float_s_conv1_bias_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/lenet5_Convolution2d_float_s_conv1_weight_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/lenet5_data_m_axi.vhd",
      "impl\/vhdl\/lenet5_f1_out_data_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/lenet5_f2_out_data_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/lenet5_fadd_32ns_32ns_32_5_full_dsp_1.vhd",
      "impl\/vhdl\/lenet5_fcmp_32ns_32ns_1_2_no_dsp_1.vhd",
      "impl\/vhdl\/lenet5_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/lenet5_fmul_32ns_32ns_32_4_max_dsp_1.vhd",
      "impl\/vhdl\/lenet5_lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2.vhd",
      "impl\/vhdl\/lenet5_lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2_fc1_bias_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/lenet5_lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2_fc1_weight_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/lenet5_lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_26.vhd",
      "impl\/vhdl\/lenet5_lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_26_fc2_bias_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/lenet5_lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_26_fc2_weight_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/lenet5_lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27.vhd",
      "impl\/vhdl\/lenet5_lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27_fc3_bias_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/lenet5_lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27_fc3_weight_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/lenet5_mac_muladd_3ns_5ns_12ns_12_4_1.vhd",
      "impl\/vhdl\/lenet5_mac_muladd_3ns_8ns_4ns_10_4_1.vhd",
      "impl\/vhdl\/lenet5_mac_muladd_3ns_10ns_5ns_12_4_1.vhd",
      "impl\/vhdl\/lenet5_mac_muladd_4ns_7ns_7ns_10_4_1.vhd",
      "impl\/vhdl\/lenet5_mac_muladd_5ns_7ns_4ns_11_4_1.vhd",
      "impl\/vhdl\/lenet5_mac_muladd_7ns_9ns_9ns_16_4_1.vhd",
      "impl\/vhdl\/lenet5_mul_4ns_8ns_11_1_1.vhd",
      "impl\/vhdl\/lenet5_p1_out_data_RAM_1WNR_AUTO_1R1W.vhd",
      "impl\/vhdl\/lenet5_p2_out_data_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/lenet5_Pooling2dMax_float_1_0_1036831949u_1.vhd",
      "impl\/vhdl\/lenet5_Pooling2dMax_float_1_0_1036831949u_s.vhd",
      "impl\/vhdl\/lenet5.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/lenet5_c1_out_data_RAM_1WNR_AUTO_1R1W.v",
      "impl\/verilog\/lenet5_c2_out_data_RAM_1WNR_AUTO_1R1W.v",
      "impl\/verilog\/lenet5_control_s_axi.v",
      "impl\/verilog\/lenet5_Convolution2d_float_1.v",
      "impl\/verilog\/lenet5_Convolution2d_float_1_conv2_bias_ROM_AUTO_1R.dat",
      "impl\/verilog\/lenet5_Convolution2d_float_1_conv2_bias_ROM_AUTO_1R.v",
      "impl\/verilog\/lenet5_Convolution2d_float_1_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3.v",
      "impl\/verilog\/lenet5_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_1bkb.dat",
      "impl\/verilog\/lenet5_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_1bkb.v",
      "impl\/verilog\/lenet5_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6.v",
      "impl\/verilog\/lenet5_Convolution2d_float_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3.v",
      "impl\/verilog\/lenet5_Convolution2d_float_Pipeline_VITIS_LOOP_111_5_VITIS_LOOP_112_6.v",
      "impl\/verilog\/lenet5_Convolution2d_float_s.v",
      "impl\/verilog\/lenet5_Convolution2d_float_s_conv1_bias_ROM_AUTO_1R.dat",
      "impl\/verilog\/lenet5_Convolution2d_float_s_conv1_bias_ROM_AUTO_1R.v",
      "impl\/verilog\/lenet5_Convolution2d_float_s_conv1_weight_ROM_AUTO_1R.dat",
      "impl\/verilog\/lenet5_Convolution2d_float_s_conv1_weight_ROM_AUTO_1R.v",
      "impl\/verilog\/lenet5_data_m_axi.v",
      "impl\/verilog\/lenet5_f1_out_data_RAM_AUTO_1R1W.v",
      "impl\/verilog\/lenet5_f2_out_data_RAM_AUTO_1R1W.v",
      "impl\/verilog\/lenet5_fadd_32ns_32ns_32_5_full_dsp_1.v",
      "impl\/verilog\/lenet5_fcmp_32ns_32ns_1_2_no_dsp_1.v",
      "impl\/verilog\/lenet5_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/lenet5_fmul_32ns_32ns_32_4_max_dsp_1.v",
      "impl\/verilog\/lenet5_lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2.v",
      "impl\/verilog\/lenet5_lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2_fc1_bias_ROM_AUTO_1R.dat",
      "impl\/verilog\/lenet5_lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2_fc1_bias_ROM_AUTO_1R.v",
      "impl\/verilog\/lenet5_lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2_fc1_weight_ROM_AUTO_1R.dat",
      "impl\/verilog\/lenet5_lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2_fc1_weight_ROM_AUTO_1R.v",
      "impl\/verilog\/lenet5_lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_26.v",
      "impl\/verilog\/lenet5_lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_26_fc2_bias_ROM_AUTO_1R.dat",
      "impl\/verilog\/lenet5_lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_26_fc2_bias_ROM_AUTO_1R.v",
      "impl\/verilog\/lenet5_lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_26_fc2_weight_ROM_AUTO_1R.dat",
      "impl\/verilog\/lenet5_lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_26_fc2_weight_ROM_AUTO_1R.v",
      "impl\/verilog\/lenet5_lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27.v",
      "impl\/verilog\/lenet5_lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27_fc3_bias_ROM_AUTO_1R.dat",
      "impl\/verilog\/lenet5_lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27_fc3_bias_ROM_AUTO_1R.v",
      "impl\/verilog\/lenet5_lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27_fc3_weight_ROM_AUTO_1R.dat",
      "impl\/verilog\/lenet5_lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27_fc3_weight_ROM_AUTO_1R.v",
      "impl\/verilog\/lenet5_mac_muladd_3ns_5ns_12ns_12_4_1.v",
      "impl\/verilog\/lenet5_mac_muladd_3ns_8ns_4ns_10_4_1.v",
      "impl\/verilog\/lenet5_mac_muladd_3ns_10ns_5ns_12_4_1.v",
      "impl\/verilog\/lenet5_mac_muladd_4ns_7ns_7ns_10_4_1.v",
      "impl\/verilog\/lenet5_mac_muladd_5ns_7ns_4ns_11_4_1.v",
      "impl\/verilog\/lenet5_mac_muladd_7ns_9ns_9ns_16_4_1.v",
      "impl\/verilog\/lenet5_mul_4ns_8ns_11_1_1.v",
      "impl\/verilog\/lenet5_p1_out_data_RAM_1WNR_AUTO_1R1W.v",
      "impl\/verilog\/lenet5_p2_out_data_RAM_AUTO_1R1W.v",
      "impl\/verilog\/lenet5_Pooling2dMax_float_1_0_1036831949u_1.v",
      "impl\/verilog\/lenet5_Pooling2dMax_float_1_0_1036831949u_s.v",
      "impl\/verilog\/lenet5.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/lenet5_v1_0\/data\/lenet5.mdd",
      "impl\/misc\/drivers\/lenet5_v1_0\/data\/lenet5.tcl",
      "impl\/misc\/drivers\/lenet5_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/lenet5_v1_0\/src\/xlenet5.c",
      "impl\/misc\/drivers\/lenet5_v1_0\/src\/xlenet5.h",
      "impl\/misc\/drivers\/lenet5_v1_0\/src\/xlenet5_hw.h",
      "impl\/misc\/drivers\/lenet5_v1_0\/src\/xlenet5_linux.c",
      "impl\/misc\/drivers\/lenet5_v1_0\/src\/xlenet5_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/lenet5_fadd_32ns_32ns_32_5_full_dsp_1_ip.tcl",
      "impl\/misc\/lenet5_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl",
      "impl\/misc\/lenet5_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl"
    ],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/lenet5.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      {
        "Name": "lenet5_fadd_32ns_32ns_32_5_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 3 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name lenet5_fadd_32ns_32ns_32_5_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "lenet5_fcmp_32ns_32ns_1_2_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 1 CONFIG.c_result_fraction_width 0 CONFIG.component_name lenet5_fcmp_32ns_32ns_1_2_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Compare CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "lenet5_fmul_32ns_32ns_32_4_max_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name lenet5_fmul_32ns_32ns_32_4_max_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "5",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "offsetMasterName": "m_axi_data",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "1",
              "name": "RESERVED_2",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "9",
              "width": "1",
              "name": "RESERVED_3",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED_4",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "3",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "5",
              "width": "1",
              "name": "CHAN2_INT_EN",
              "access": "RW",
              "description": "Enable Channel 2 (ap_local_deadlock) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "6",
              "width": "26",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup"
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup"
            },
            {
              "offset": "2",
              "width": "3",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "5",
              "width": "1",
              "name": "CHAN2_INT_ST",
              "access": "RTOW",
              "description": "Channel 2 (ap_local_deadlock) Interrupt Status. 0 = No Channel 2 input interrupt, 1 = Channel 2 input interrup"
            },
            {
              "offset": "6",
              "width": "26",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "classes",
          "access": "W",
          "description": "Data signal of classes",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "classes",
              "access": "W",
              "description": "Bit 31 to 0 of classes"
            }]
        },
        {
          "offset": "0x18",
          "name": "image_r",
          "access": "W",
          "description": "Data signal of image_r",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "image_r",
              "access": "W",
              "description": "Bit 31 to 0 of image_r"
            }]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "classes"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "24",
          "argName": "image"
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control:m_axi_data",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "m_axi_data": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "32",
      "portPrefix": "m_axi_data_",
      "paramPrefix": "C_M_AXI_DATA_",
      "offsetSlaveName": "s_axi_control",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_WRITE",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_data_ARADDR",
        "m_axi_data_ARBURST",
        "m_axi_data_ARCACHE",
        "m_axi_data_ARID",
        "m_axi_data_ARLEN",
        "m_axi_data_ARLOCK",
        "m_axi_data_ARPROT",
        "m_axi_data_ARQOS",
        "m_axi_data_ARREADY",
        "m_axi_data_ARREGION",
        "m_axi_data_ARSIZE",
        "m_axi_data_ARUSER",
        "m_axi_data_ARVALID",
        "m_axi_data_AWADDR",
        "m_axi_data_AWBURST",
        "m_axi_data_AWCACHE",
        "m_axi_data_AWID",
        "m_axi_data_AWLEN",
        "m_axi_data_AWLOCK",
        "m_axi_data_AWPROT",
        "m_axi_data_AWQOS",
        "m_axi_data_AWREADY",
        "m_axi_data_AWREGION",
        "m_axi_data_AWSIZE",
        "m_axi_data_AWUSER",
        "m_axi_data_AWVALID",
        "m_axi_data_BID",
        "m_axi_data_BREADY",
        "m_axi_data_BRESP",
        "m_axi_data_BUSER",
        "m_axi_data_BVALID",
        "m_axi_data_RDATA",
        "m_axi_data_RID",
        "m_axi_data_RLAST",
        "m_axi_data_RREADY",
        "m_axi_data_RRESP",
        "m_axi_data_RUSER",
        "m_axi_data_RVALID",
        "m_axi_data_WDATA",
        "m_axi_data_WID",
        "m_axi_data_WLAST",
        "m_axi_data_WREADY",
        "m_axi_data_WSTRB",
        "m_axi_data_WUSER",
        "m_axi_data_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "argName": "classes"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "classes"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "argName": "image"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "image"
        }
      ]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "5"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "5"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_local_block": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_data_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_data_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_data_AWADDR": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_data_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_data_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_data_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_data_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_data_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_data_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_data_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_data_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_data_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_data_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_data_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_data_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_data_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_data_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_data_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_data_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_data_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_data_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_data_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_data_ARADDR": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_data_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_data_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_data_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_data_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_data_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_data_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_data_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_data_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_data_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_data_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_data_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_data_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_data_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_data_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_data_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_data_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_data_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_data_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_data_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_data_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_data_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_data_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "lenet5",
      "Instances": [
        {
          "ModuleName": "Convolution2d_float_s",
          "InstanceName": "grp_Convolution2d_float_s_fu_132",
          "Instances": [
            {
              "ModuleName": "Convolution2d_float_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3",
              "InstanceName": "grp_Convolution2d_float_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3_fu_436"
            },
            {
              "ModuleName": "Convolution2d_float_Pipeline_VITIS_LOOP_111_5_VITIS_LOOP_112_6",
              "InstanceName": "grp_Convolution2d_float_Pipeline_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_445"
            }
          ]
        },
        {
          "ModuleName": "Pooling2dMax_float_1_0_1036831949u_1",
          "InstanceName": "grp_Pooling2dMax_float_1_0_1036831949u_1_fu_146"
        },
        {
          "ModuleName": "Convolution2d_float_1",
          "InstanceName": "grp_Convolution2d_float_1_fu_152",
          "Instances": [
            {
              "ModuleName": "Convolution2d_float_1_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3",
              "InstanceName": "grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3_fu_57"
            },
            {
              "ModuleName": "Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6",
              "InstanceName": "grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66"
            }
          ]
        },
        {
          "ModuleName": "Pooling2dMax_float_1_0_1036831949u_s",
          "InstanceName": "grp_Pooling2dMax_float_1_0_1036831949u_s_fu_162"
        },
        {
          "ModuleName": "lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2",
          "InstanceName": "grp_lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2_fu_168"
        },
        {
          "ModuleName": "lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_26",
          "InstanceName": "grp_lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_26_fu_178"
        },
        {
          "ModuleName": "lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27",
          "InstanceName": "grp_lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27_fu_188"
        }
      ]
    },
    "Info": {
      "Convolution2d_float_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Convolution2d_float_Pipeline_VITIS_LOOP_111_5_VITIS_LOOP_112_6": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Convolution2d_float_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Pooling2dMax_float_1_0_1036831949u_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Convolution2d_float_1_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Convolution2d_float_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Pooling2dMax_float_1_0_1036831949u_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_26": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "lenet5": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "Convolution2d_float_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3": {
        "Latency": {
          "LatencyBest": "786",
          "LatencyAvg": "786",
          "LatencyWorst": "786",
          "PipelineII": "786",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.219"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_97_2_VITIS_LOOP_98_3",
            "TripCount": "784",
            "Latency": "784",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "34",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "165",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Convolution2d_float_Pipeline_VITIS_LOOP_111_5_VITIS_LOOP_112_6": {
        "Latency": {
          "LatencyBest": "19722",
          "LatencyAvg": "19722",
          "LatencyWorst": "19722",
          "PipelineII": "19722",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "8.567"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_111_5_VITIS_LOOP_112_6",
            "TripCount": "784",
            "Latency": "19720",
            "PipelineII": "25",
            "PipelineDepth": "146"
          }],
        "Area": {
          "FF": "2693",
          "AVAIL_FF": "106400",
          "UTIL_FF": "2",
          "LUT": "1699",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "3",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Convolution2d_float_s": {
        "Latency": {
          "LatencyBest": "123079",
          "LatencyAvg": "123079",
          "LatencyWorst": "123079",
          "PipelineII": "123079",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "8.567"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_94_1",
            "TripCount": "6",
            "Latency": "123078",
            "PipelineII": "",
            "PipelineDepth": "20513"
          }],
        "Area": {
          "BRAM_18K": "48",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "17",
          "FF": "3642",
          "AVAIL_FF": "106400",
          "UTIL_FF": "3",
          "LUT": "2436",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "4",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Pooling2dMax_float_1_0_1036831949u_1": {
        "Latency": {
          "LatencyBest": "1193",
          "LatencyAvg": "1193",
          "LatencyWorst": "1193",
          "PipelineII": "1193",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.107"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_96_1_VITIS_LOOP_97_2_VITIS_LOOP_98_3",
            "TripCount": "1176",
            "Latency": "1191",
            "PipelineII": "1",
            "PipelineDepth": "17"
          }],
        "Area": {
          "DSP": "1",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "~0",
          "FF": "1097",
          "AVAIL_FF": "106400",
          "UTIL_FF": "1",
          "LUT": "1234",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "2",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Convolution2d_float_1_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3": {
        "Latency": {
          "LatencyBest": "102",
          "LatencyAvg": "102",
          "LatencyWorst": "102",
          "PipelineII": "102",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.620"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_97_2_VITIS_LOOP_98_3",
            "TripCount": "100",
            "Latency": "100",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "32",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "167",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6": {
        "Latency": {
          "LatencyBest": "1340",
          "LatencyAvg": "1340",
          "LatencyWorst": "1340",
          "PipelineII": "1340",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.256"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6",
            "TripCount": "600",
            "Latency": "1338",
            "PipelineII": "2",
            "PipelineDepth": "141"
          }],
        "Area": {
          "BRAM_18K": "96",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "34",
          "DSP": "60",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "27",
          "FF": "9249",
          "AVAIL_FF": "106400",
          "UTIL_FF": "8",
          "LUT": "11939",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "22",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Convolution2d_float_1": {
        "Latency": {
          "LatencyBest": "23153",
          "LatencyAvg": "23153",
          "LatencyWorst": "23153",
          "PipelineII": "23153",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.256"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_94_1",
            "TripCount": "16",
            "Latency": "23152",
            "PipelineII": "",
            "PipelineDepth": "1447"
          }],
        "Area": {
          "BRAM_18K": "96",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "34",
          "DSP": "60",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "27",
          "FF": "9393",
          "AVAIL_FF": "106400",
          "UTIL_FF": "8",
          "LUT": "12328",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "23",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Pooling2dMax_float_1_0_1036831949u_s": {
        "Latency": {
          "LatencyBest": "417",
          "LatencyAvg": "417",
          "LatencyWorst": "417",
          "PipelineII": "417",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.183"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_96_1_VITIS_LOOP_97_2_VITIS_LOOP_98_3",
            "TripCount": "400",
            "Latency": "415",
            "PipelineII": "1",
            "PipelineDepth": "17"
          }],
        "Area": {
          "DSP": "1",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "~0",
          "FF": "960",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "1109",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "2",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2": {
        "Latency": {
          "LatencyBest": "288017",
          "LatencyAvg": "288017",
          "LatencyWorst": "288017",
          "PipelineII": "288017",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.256"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_64_1_VITIS_LOOP_68_2",
            "TripCount": "48000",
            "Latency": "288015",
            "PipelineII": "6",
            "PipelineDepth": "22"
          }],
        "Area": {
          "BRAM_18K": "129",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "46",
          "DSP": "1",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "~0",
          "FF": "502",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "453",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_26": {
        "Latency": {
          "LatencyBest": "60495",
          "LatencyAvg": "60495",
          "LatencyWorst": "60495",
          "PipelineII": "60495",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.256"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_64_1_VITIS_LOOP_68_2",
            "TripCount": "10080",
            "Latency": "60493",
            "PipelineII": "6",
            "PipelineDepth": "20"
          }],
        "Area": {
          "BRAM_18K": "33",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "11",
          "FF": "552",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "539",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "1",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27": {
        "Latency": {
          "LatencyBest": "5060",
          "LatencyAvg": "5060",
          "LatencyWorst": "5060",
          "PipelineII": "5060",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_64_1_VITIS_LOOP_68_2",
            "TripCount": "840",
            "Latency": "5058",
            "PipelineII": "6",
            "PipelineDepth": "20"
          }],
        "Area": {
          "BRAM_18K": "2",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "~0",
          "DSP": "1",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "~0",
          "FF": "438",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "393",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "lenet5": {
        "Latency": {
          "LatencyBest": "501432",
          "LatencyAvg": "501432",
          "LatencyWorst": "501432",
          "PipelineII": "501433",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "8.567"
        },
        "Area": {
          "BRAM_18K": "423",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "151",
          "DSP": "71",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "32",
          "FF": "17856",
          "AVAIL_FF": "106400",
          "UTIL_FF": "16",
          "LUT": "21561",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "40",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2024-07-02 15:31:07 KST",
    "ToolName": "vitis_hls",
    "ToolVersion": "2021.2"
  }
}
