// Seed: 1967106327
module module_0 (
    output wire  id_0,
    output wor   id_1,
    input  wor   id_2,
    output tri0  id_3,
    input  tri   id_4
    , id_10,
    input  wand  id_5
    , id_11,
    output wand  id_6,
    input  uwire id_7,
    output tri1  id_8
);
  wire id_12;
  ;
  assign module_2.id_7 = 0;
endmodule
module module_1 (
    input  wand  id_0,
    output uwire id_1,
    output tri   id_2,
    output uwire id_3
);
  wire id_5;
  and primCall (id_2, id_0, id_6, id_7, id_5);
  wire id_6;
  wire id_7;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_0,
      id_2,
      id_0,
      id_0,
      id_1,
      id_0,
      id_2
  );
endmodule
module module_2 #(
    parameter id_3 = 32'd37
) (
    output tri0 id_0,
    input uwire id_1,
    input tri id_2,
    input wor _id_3,
    output supply1 id_4,
    input uwire id_5,
    input tri1 id_6,
    output wor id_7,
    input uwire id_8,
    input wire id_9,
    input tri id_10,
    input wand id_11,
    input tri0 id_12,
    output wand id_13,
    input tri1 id_14,
    input wand id_15,
    input tri0 id_16,
    input wire id_17,
    input supply1 id_18,
    input wor id_19
);
  wire id_21;
  module_0 modCall_1 (
      id_0,
      id_7,
      id_2,
      id_4,
      id_6,
      id_6,
      id_13,
      id_9,
      id_13
  );
  wire ["" : id_3] id_22;
endmodule
