digraph "CFG for '_Z16matmul_partitionPKfS0_Pfi' function" {
	label="CFG for '_Z16matmul_partitionPKfS0_Pfi' function";

	Node0x64351c0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dedcdb70",label="{%4:\l  %5 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %6 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %7 = tail call i32 @llvm.amdgcn.workgroup.id.y()\l  %8 = tail call i32 @llvm.amdgcn.workitem.id.y(), !range !4\l  %9 = shl nsw i32 %7, 3\l  %10 = add nsw i32 %9, %8\l  %11 = shl nsw i32 %5, 3\l  %12 = add nsw i32 %11, %6\l  %13 = sdiv i32 %3, 8\l  %14 = icmp sgt i32 %3, 7\l  %15 = mul nsw i32 %10, %3\l  br i1 %14, label %16, label %36\l|{<s0>T|<s1>F}}"];
	Node0x64351c0:s0 -> Node0x6437670;
	Node0x64351c0:s1 -> Node0x6437700;
	Node0x6437670 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b9d0f970",label="{%16:\l16:                                               \l  %17 = add i32 %15, %6\l  %18 = getelementptr inbounds [8 x [8 x float]], [8 x [8 x float]]\l... addrspace(3)* @_ZZ16matmul_partitionPKfS0_PfiE2na, i32 0, i32 %8, i32 %6\l  %19 = getelementptr inbounds [8 x [8 x float]], [8 x [8 x float]]\l... addrspace(3)* @_ZZ16matmul_partitionPKfS0_PfiE2nb, i32 0, i32 %8, i32 %6\l  %20 = getelementptr inbounds [8 x [8 x float]], [8 x [8 x float]]\l... addrspace(3)* @_ZZ16matmul_partitionPKfS0_PfiE2na, i32 0, i32 %8, i32 0\l  %21 = getelementptr inbounds [8 x [8 x float]], [8 x [8 x float]]\l... addrspace(3)* @_ZZ16matmul_partitionPKfS0_PfiE2nb, i32 0, i32 0, i32 %6\l  %22 = getelementptr inbounds [8 x [8 x float]], [8 x [8 x float]]\l... addrspace(3)* @_ZZ16matmul_partitionPKfS0_PfiE2na, i32 0, i32 %8, i32 1\l  %23 = getelementptr inbounds [8 x [8 x float]], [8 x [8 x float]]\l... addrspace(3)* @_ZZ16matmul_partitionPKfS0_PfiE2nb, i32 0, i32 1, i32 %6\l  %24 = getelementptr inbounds [8 x [8 x float]], [8 x [8 x float]]\l... addrspace(3)* @_ZZ16matmul_partitionPKfS0_PfiE2na, i32 0, i32 %8, i32 2\l  %25 = getelementptr inbounds [8 x [8 x float]], [8 x [8 x float]]\l... addrspace(3)* @_ZZ16matmul_partitionPKfS0_PfiE2nb, i32 0, i32 2, i32 %6\l  %26 = getelementptr inbounds [8 x [8 x float]], [8 x [8 x float]]\l... addrspace(3)* @_ZZ16matmul_partitionPKfS0_PfiE2na, i32 0, i32 %8, i32 3\l  %27 = getelementptr inbounds [8 x [8 x float]], [8 x [8 x float]]\l... addrspace(3)* @_ZZ16matmul_partitionPKfS0_PfiE2nb, i32 0, i32 3, i32 %6\l  %28 = getelementptr inbounds [8 x [8 x float]], [8 x [8 x float]]\l... addrspace(3)* @_ZZ16matmul_partitionPKfS0_PfiE2na, i32 0, i32 %8, i32 4\l  %29 = getelementptr inbounds [8 x [8 x float]], [8 x [8 x float]]\l... addrspace(3)* @_ZZ16matmul_partitionPKfS0_PfiE2nb, i32 0, i32 4, i32 %6\l  %30 = getelementptr inbounds [8 x [8 x float]], [8 x [8 x float]]\l... addrspace(3)* @_ZZ16matmul_partitionPKfS0_PfiE2na, i32 0, i32 %8, i32 5\l  %31 = getelementptr inbounds [8 x [8 x float]], [8 x [8 x float]]\l... addrspace(3)* @_ZZ16matmul_partitionPKfS0_PfiE2nb, i32 0, i32 5, i32 %6\l  %32 = getelementptr inbounds [8 x [8 x float]], [8 x [8 x float]]\l... addrspace(3)* @_ZZ16matmul_partitionPKfS0_PfiE2na, i32 0, i32 %8, i32 6\l  %33 = getelementptr inbounds [8 x [8 x float]], [8 x [8 x float]]\l... addrspace(3)* @_ZZ16matmul_partitionPKfS0_PfiE2nb, i32 0, i32 6, i32 %6\l  %34 = getelementptr inbounds [8 x [8 x float]], [8 x [8 x float]]\l... addrspace(3)* @_ZZ16matmul_partitionPKfS0_PfiE2na, i32 0, i32 %8, i32 7\l  %35 = getelementptr inbounds [8 x [8 x float]], [8 x [8 x float]]\l... addrspace(3)* @_ZZ16matmul_partitionPKfS0_PfiE2nb, i32 0, i32 7, i32 %6\l  br label %41\l}"];
	Node0x6437670 -> Node0x64379a0;
	Node0x6437700 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dedcdb70",label="{%36:\l36:                                               \l  %37 = phi float [ 0.000000e+00, %4 ], [ %86, %41 ]\l  %38 = add nsw i32 %15, %12\l  %39 = sext i32 %38 to i64\l  %40 = getelementptr inbounds float, float addrspace(1)* %2, i64 %39\l  store float %37, float addrspace(1)* %40, align 4, !tbaa !5\l  ret void\l}"];
	Node0x64379a0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%41:\l41:                                               \l  %42 = phi i32 [ 0, %16 ], [ %87, %41 ]\l  %43 = phi float [ 0.000000e+00, %16 ], [ %86, %41 ]\l  %44 = shl nsw i32 %42, 3\l  %45 = add i32 %17, %44\l  %46 = sext i32 %45 to i64\l  %47 = getelementptr inbounds float, float addrspace(1)* %0, i64 %46\l  %48 = load float, float addrspace(1)* %47, align 4, !tbaa !5,\l... !amdgpu.noclobber !9\l  store float %48, float addrspace(3)* %18, align 4, !tbaa !5\l  %49 = add nuw nsw i32 %44, %8\l  %50 = mul nsw i32 %49, %3\l  %51 = add nsw i32 %50, %12\l  %52 = sext i32 %51 to i64\l  %53 = getelementptr inbounds float, float addrspace(1)* %1, i64 %52\l  %54 = load float, float addrspace(1)* %53, align 4, !tbaa !5,\l... !amdgpu.noclobber !9\l  store float %54, float addrspace(3)* %19, align 4, !tbaa !5\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %55 = load float, float addrspace(3)* %20, align 16, !tbaa !5\l  %56 = load float, float addrspace(3)* %21, align 4, !tbaa !5\l  %57 = fmul contract float %55, %56\l  %58 = fadd contract float %43, %57\l  %59 = load float, float addrspace(3)* %22, align 4, !tbaa !5\l  %60 = load float, float addrspace(3)* %23, align 4, !tbaa !5\l  %61 = fmul contract float %59, %60\l  %62 = fadd contract float %58, %61\l  %63 = load float, float addrspace(3)* %24, align 8, !tbaa !5\l  %64 = load float, float addrspace(3)* %25, align 4, !tbaa !5\l  %65 = fmul contract float %63, %64\l  %66 = fadd contract float %62, %65\l  %67 = load float, float addrspace(3)* %26, align 4, !tbaa !5\l  %68 = load float, float addrspace(3)* %27, align 4, !tbaa !5\l  %69 = fmul contract float %67, %68\l  %70 = fadd contract float %66, %69\l  %71 = load float, float addrspace(3)* %28, align 16, !tbaa !5\l  %72 = load float, float addrspace(3)* %29, align 4, !tbaa !5\l  %73 = fmul contract float %71, %72\l  %74 = fadd contract float %70, %73\l  %75 = load float, float addrspace(3)* %30, align 4, !tbaa !5\l  %76 = load float, float addrspace(3)* %31, align 4, !tbaa !5\l  %77 = fmul contract float %75, %76\l  %78 = fadd contract float %74, %77\l  %79 = load float, float addrspace(3)* %32, align 8, !tbaa !5\l  %80 = load float, float addrspace(3)* %33, align 4, !tbaa !5\l  %81 = fmul contract float %79, %80\l  %82 = fadd contract float %78, %81\l  %83 = load float, float addrspace(3)* %34, align 4, !tbaa !5\l  %84 = load float, float addrspace(3)* %35, align 4, !tbaa !5\l  %85 = fmul contract float %83, %84\l  %86 = fadd contract float %82, %85\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %87 = add nuw nsw i32 %42, 1\l  %88 = icmp eq i32 %87, %13\l  br i1 %88, label %36, label %41, !llvm.loop !10\l|{<s0>T|<s1>F}}"];
	Node0x64379a0:s0 -> Node0x6437700;
	Node0x64379a0:s1 -> Node0x64379a0;
}
