v 20110115 2
C 40000 40000 0 0 0 title-B.sym
T 50200 40800 9 10 1 0 0 0 1
2 8-bit words RO of 12 bit ADC
C 50300 47100 1 0 0 7404-1.sym
{
T 50900 48000 5 10 0 0 0 0 1
device=7404
T 50600 48000 5 10 1 1 0 0 1
refdes=U45
T 50900 50600 5 10 0 0 0 0 1
footprint=DIP14
T 50300 47100 5 10 0 0 0 0 1
slot=1
T 50300 47100 5 10 0 0 0 0 1
net=STOP:2
}
C 50300 42100 1 0 0 7408-1.sym
{
T 51000 43000 5 10 0 0 0 0 1
device=7408
T 50600 43000 5 10 1 1 0 0 1
refdes=U42
T 51000 44400 5 10 0 0 0 0 1
footprint=DIP14
T 50300 42100 5 10 0 0 0 0 1
net=DOUT0:9
T 50300 42100 5 10 0 0 0 0 1
slot=3
T 50300 42100 5 10 0 0 0 0 1
net=START:10
}
C 42300 46900 1 180 0 7408-1.sym
{
T 41600 46000 5 10 0 0 180 0 1
device=7408
T 42000 46000 5 10 1 1 180 0 1
refdes=U42
T 41600 44600 5 10 0 0 180 0 1
footprint=DIP14
T 42300 46900 5 10 0 0 0 0 1
slot=1
}
C 40300 45400 1 270 0 7408-1.sym
{
T 41200 44700 5 10 0 0 270 0 1
device=7408
T 41200 45100 5 10 1 1 270 0 1
refdes=U42
T 42600 44700 5 10 0 0 270 0 1
footprint=DIP14
T 40300 45400 5 10 0 0 0 0 1
net=CS:4
T 40300 45400 5 10 0 0 0 0 1
slot=2
}
C 51600 42300 1 0 0 7432-1.sym
{
T 52200 43200 5 10 0 0 0 0 1
device=7432
T 51900 43200 5 10 1 1 0 0 1
refdes=U41
T 52200 44600 5 10 0 0 0 0 1
footprint=DIP14
T 51600 42300 5 10 0 0 0 0 1
slot=2
T 51600 42300 5 10 0 0 0 0 1
net=OUT_CH0:6
T 51600 42300 5 10 0 0 0 0 1
net=STOP:4
}
C 42500 47900 1 270 0 7432-1.sym
{
T 43400 47300 5 10 0 0 270 0 1
device=7432
T 43400 47900 5 10 1 1 270 0 1
refdes=U41
T 44800 47300 5 10 0 0 270 0 1
footprint=DIP14
T 42500 47900 5 10 0 0 0 0 1
slot=1
}
C 43200 50100 1 270 0 74164-1.sym
{
T 46050 49800 5 10 0 0 270 0 1
device=74164
T 45900 48400 5 10 1 1 270 6 1
refdes=U43
T 46250 49800 5 10 0 0 270 0 1
footprint=DIP14
T 43200 50100 5 10 0 0 0 0 1
net=nCK:8
T 43200 50100 5 10 0 0 0 0 1
net=nCS:1
T 43200 50100 5 10 0 0 0 0 1
net=Vcc:2,9
}
C 40100 50000 1 270 0 74164-1.sym
{
T 42950 49700 5 10 0 0 270 0 1
device=74164
T 42800 48300 5 10 1 1 270 6 1
refdes=U40
T 43150 49700 5 10 0 0 270 0 1
footprint=DIP14
T 40100 50000 5 10 0 0 0 0 1
net=CLK:8
T 40100 50000 5 10 0 0 0 0 1
net=CS:1
T 40100 50000 5 10 0 0 0 0 1
net=Vcc:2,9
}
C 46500 40100 1 0 0 74164-1.sym
{
T 46800 42950 5 10 0 0 0 0 1
device=74164
T 48200 42800 5 10 1 1 0 6 1
refdes=U47
T 46800 43150 5 10 0 0 0 0 1
footprint=DIP14
T 46500 40100 5 10 0 0 0 0 1
net=CLK:8
T 46500 40100 5 10 0 0 0 0 1
net=Vcc:2,9
T 46500 40100 5 10 0 0 0 0 1
net=START:3
}
N 48500 42400 50300 42400 4
N 45200 48100 45200 47900 4
N 45200 47900 43200 47900 4
N 42100 48000 42100 47900 4
N 42100 47900 42800 47900 4
C 42700 40200 1 0 0 40102-1.sym
{
T 43800 45900 5 10 1 1 0 6 1
refdes=U44
T 44700 41050 5 10 0 0 0 0 1
device=40102
T 44700 41250 5 10 0 0 0 0 1
footprint=DIP16
T 42700 40200 5 10 0 0 0 0 1
net=CLK:1
T 42700 40200 5 10 0 0 0 0 1
net=Vcc:9,2,16,4,7
T 42700 40200 5 10 0 0 0 0 1
net=GND:3,8,5,6,10,11,12,13
}
N 40800 44100 42700 44100 4
N 42300 46200 44300 46200 4
N 40600 46400 40600 45400 4
N 44300 47600 50300 47600 4
N 51400 47600 51600 47600 4
N 51600 47600 51600 43000 4
N 42300 46600 43000 46600 4
N 44300 47600 44300 45700 4
N 46500 42400 44500 42400 4
N 44500 42400 44500 40100 4
N 44500 40100 40200 40100 4
N 40200 40100 40200 46400 4
N 40200 46400 41000 46400 4
C 42300 50800 1 270 0 input-1.sym
{
T 42600 50800 5 10 0 0 270 0 1
device=INPUT
T 42500 50500 5 10 1 1 90 0 1
value=CS
}
C 41900 50300 1 0 0 vcc-2.sym
N 42100 50000 42100 50300 4
C 45400 50900 1 270 0 input-1.sym
{
T 45700 50900 5 10 0 0 270 0 1
device=INPUT
T 45600 50500 5 10 1 1 90 0 1
value=nCS
}
C 45000 50200 1 0 0 vcc-2.sym
N 45200 50200 45200 50100 4
C 46500 41900 1 90 0 vcc-2.sym
C 45700 40200 1 0 0 input-1.sym
{
T 45700 40500 5 10 0 0 0 0 1
device=INPUT
}
C 43300 50900 1 270 0 input-1.sym
{
T 43600 50900 5 10 0 0 270 0 1
device=INPUT
}
C 40200 50800 1 270 0 input-1.sym
{
T 40500 50800 5 10 0 0 270 0 1
device=INPUT
}
C 42100 45600 1 0 0 input-1.sym
{
T 42100 45900 5 10 0 0 0 0 1
device=INPUT
}
N 42700 45700 42900 45700 4
C 40900 46200 1 270 0 input-1.sym
{
T 41200 46200 5 10 0 0 270 0 1
device=INPUT
}
T 45800 40200 9 10 1 0 0 0 1
CLK
T 42200 45600 9 10 1 0 0 0 1
CLK
T 40900 46100 9 10 1 0 270 0 1
CS
T 43300 50800 9 10 1 0 270 0 1
nCK
T 40200 50700 9 10 1 0 270 0 1
CLK
C 52900 42700 1 0 0 out-1.sym
{
T 52900 43000 5 10 0 0 0 0 1
device=OUTPUT
T 52900 43000 5 10 1 1 0 0 1
refdes=OUT_CH0
}
C 49700 42700 1 0 0 in-1.sym
{
T 49700 43000 5 10 0 0 0 0 1
device=INPUT
T 49700 43000 5 10 1 1 0 0 1
refdes=DOUT0
}
T 42100 47600 9 12 1 0 0 0 1
A
T 43700 47600 9 12 1 0 0 0 1
B
T 43300 46700 9 12 1 0 0 0 1
C
T 44400 46400 9 12 1 0 0 0 1
nCO
T 40800 46600 9 12 1 0 0 0 1
D
T 48700 42600 9 12 1 0 0 0 1
E
N 40600 50000 42100 50000 4
N 43700 50100 45200 50100 4
C 42200 44600 1 0 0 gnd-1.sym
C 41600 45300 1 0 0 vcc-1.sym
N 42300 44900 42700 44900 4
N 42700 45300 41800 45300 4
N 42700 44500 41800 44500 4
N 41800 44500 41800 45300 4
C 46300 40600 1 0 0 vcc-1.sym
C 42700 42300 1 90 0 vcc-2.sym
C 42700 43500 1 90 0 vcc-2.sym
C 41000 42800 1 0 0 gnd-1.sym
C 41600 41200 1 0 0 gnd-1.sym
N 42700 42100 42700 40900 4
N 41700 41500 41700 41700 4
N 41700 41700 42700 41700 4
N 42700 43300 42700 42900 4
N 41100 43100 42700 43100 4
C 49100 41700 1 0 0 out-1.sym
{
T 49100 42000 5 10 0 0 0 0 1
device=OUTPUT
T 49100 42000 5 10 1 1 0 0 1
refdes=START
}
C 53400 44300 1 0 0 40102-1.sym
{
T 53900 50300 5 10 1 1 0 6 1
refdes=U46
T 55400 45150 5 10 0 0 0 0 1
device=40102
T 55400 45350 5 10 0 0 0 0 1
footprint=DIP16
T 53400 44300 5 10 0 0 0 0 1
net=START:1
T 53400 44300 5 10 0 0 0 0 1
net=FRAME40:14
T 53400 44300 5 10 0 0 0 0 1
net=CTK:9
T 53400 44300 5 10 0 0 0 0 1
net=GND:3
T 53400 44300 5 10 0 0 0 0 1
net=Vcc:15
}
N 49100 41800 49000 41800 4
N 49000 41800 49000 42400 4
C 52800 49700 1 0 0 in-1.sym
{
T 52800 50000 5 10 0 0 0 0 1
device=INPUT
T 52100 49700 5 10 1 1 0 0 1
refdes=START
}
C 55000 49700 1 0 0 out-1.sym
{
T 55000 50000 5 10 0 0 0 0 1
device=OUTPUT
T 55000 50000 5 10 1 1 0 0 1
refdes=FRAME40
}
N 53400 46200 53400 45000 4
N 53400 47000 53400 46600 4
C 53400 48400 1 90 0 vcc-2.sym
C 52500 46500 1 0 0 gnd-1.sym
C 52500 45400 1 0 0 gnd-1.sym
N 52600 45700 53400 45700 4
N 52600 46800 52600 47000 4
N 52600 47000 53400 47000 4
C 51600 43900 1 0 0 out-1.sym
{
T 51600 44200 5 10 0 0 0 0 1
device=OUTPUT
T 51600 44200 5 10 1 1 0 0 1
refdes=STOP
}
N 53400 47400 53400 48600 4
C 52800 49300 1 0 0 in-1.sym
{
T 52800 49600 5 10 0 0 0 0 1
device=INPUT
T 52100 49300 5 10 1 1 0 0 1
refdes=CTK
}
C 52500 48700 1 0 0 gnd-1.sym
N 53400 49000 52600 49000 4
