Analysis & Synthesis report for picorv32-fpga
Sat Nov 23 18:59:34 2024
Quartus Prime Version 23.1std.1 Build 993 05/14/2024 SC Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |top|picorv32:cpu|cpu_state
 10. State Machine - |top|picorv32:cpu|mem_wordsize
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Registers Added for RAM Pass-Through Logic
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for picorv32:cpu|altsyncram:cpuregs_rtl_0|altsyncram_d2k1:auto_generated
 17. Source assignments for picorv32:cpu|altsyncram:cpuregs_rtl_1|altsyncram_d2k1:auto_generated
 18. Parameter Settings for User Entity Instance: picorv32:cpu
 19. Parameter Settings for Inferred Entity Instance: picorv32:cpu|altsyncram:cpuregs_rtl_0
 20. Parameter Settings for Inferred Entity Instance: picorv32:cpu|altsyncram:cpuregs_rtl_1
 21. altsyncram Parameter Settings by Entity Instance
 22. Port Connectivity Checks: "picorv32:cpu"
 23. Post-Synthesis Netlist Statistics for Top Partition
 24. Elapsed Time Per Partition
 25. Analysis & Synthesis Messages
 26. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2024  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+---------------------------------+----------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sat Nov 23 18:59:34 2024              ;
; Quartus Prime Version           ; 23.1std.1 Build 993 05/14/2024 SC Standard Edition ;
; Revision Name                   ; picorv32-fpga                                      ;
; Top-level Entity Name           ; top                                                ;
; Family                          ; Cyclone V                                          ;
; Logic utilization (in ALMs)     ; N/A                                                ;
; Total registers                 ; 8852                                               ;
; Total pins                      ; 10                                                 ;
; Total virtual pins              ; 0                                                  ;
; Total block memory bits         ; 2,048                                              ;
; Total DSP Blocks                ; 0                                                  ;
; Total HSSI RX PCSs              ; 0                                                  ;
; Total HSSI PMA RX Deserializers ; 0                                                  ;
; Total HSSI TX PCSs              ; 0                                                  ;
; Total HSSI PMA TX Serializers   ; 0                                                  ;
; Total PLLs                      ; 0                                                  ;
; Total DLLs                      ; 0                                                  ;
+---------------------------------+----------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA4U23C6       ;                    ;
; Top-level entity name                                                           ; top                ; picorv32-fpga      ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 4.22        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  31.3%      ;
;     Processor 3            ;  31.1%      ;
;     Processor 4            ;  31.1%      ;
;     Processor 5            ;  31.1%      ;
;     Processor 6            ;  31.1%      ;
;     Processor 7            ;  31.1%      ;
;     Processor 8            ;  31.1%      ;
;     Processor 9            ;  27.8%      ;
;     Processor 10           ;  27.8%      ;
;     Processor 11           ;  25.5%      ;
;     Processor 12           ;  23.7%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                        ;
+----------------------------------+-----------------+---------------------------------------+----------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                             ; File Name with Absolute Path                                                           ; Library ;
+----------------------------------+-----------------+---------------------------------------+----------------------------------------------------------------------------------------+---------+
; picorv32.v                       ; yes             ; User Verilog HDL File                 ; /home/abendezu/Documents/picorv32-fpga/picorv32.v                                      ;         ;
; top.v                            ; yes             ; User Verilog HDL File                 ; /home/abendezu/Documents/picorv32-fpga/top.v                                           ;         ;
; leds.hex                         ; yes             ; User Hexadecimal (Intel-Format) File  ; /home/abendezu/Documents/picorv32-fpga/leds.hex                                        ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                          ; /home/abendezu/intelFPGA/23.1std/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                          ; /home/abendezu/intelFPGA/23.1std/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                          ; /home/abendezu/intelFPGA/23.1std/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                          ; /home/abendezu/intelFPGA/23.1std/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal231.inc                   ; yes             ; Megafunction                          ; /home/abendezu/intelFPGA/23.1std/quartus/libraries/megafunctions/aglobal231.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                          ; /home/abendezu/intelFPGA/23.1std/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                          ; /home/abendezu/intelFPGA/23.1std/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                          ; /home/abendezu/intelFPGA/23.1std/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                          ; /home/abendezu/intelFPGA/23.1std/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_d2k1.tdf           ; yes             ; Auto-Generated Megafunction           ; /home/abendezu/Documents/picorv32-fpga/db/altsyncram_d2k1.tdf                          ;         ;
+----------------------------------+-----------------+---------------------------------------+----------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimate of Logic utilization (ALMs needed) ; 6512      ;
;                                             ;           ;
; Combinational ALUT usage for logic          ; 4919      ;
;     -- 7 input functions                    ; 11        ;
;     -- 6 input functions                    ; 4002      ;
;     -- 5 input functions                    ; 306       ;
;     -- 4 input functions                    ; 190       ;
;     -- <=3 input functions                  ; 410       ;
;                                             ;           ;
; Dedicated logic registers                   ; 8852      ;
;                                             ;           ;
; I/O pins                                    ; 10        ;
; Total MLAB memory bits                      ; 0         ;
; Total block memory bits                     ; 2048      ;
;                                             ;           ;
; Total DSP Blocks                            ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 8916      ;
; Total fan-out                               ; 55178     ;
; Average fan-out                             ; 3.98      ;
+---------------------------------------------+-----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                             ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                       ; Entity Name     ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------+-----------------+--------------+
; |top                                      ; 4919 (3815)         ; 8852 (8225)               ; 2048              ; 0          ; 10   ; 0            ; |top                                                                      ; top             ; work         ;
;    |picorv32:cpu|                         ; 1104 (1104)         ; 627 (627)                 ; 2048              ; 0          ; 0    ; 0            ; |top|picorv32:cpu                                                         ; picorv32        ; work         ;
;       |altsyncram:cpuregs_rtl_0|          ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top|picorv32:cpu|altsyncram:cpuregs_rtl_0                                ; altsyncram      ; work         ;
;          |altsyncram_d2k1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top|picorv32:cpu|altsyncram:cpuregs_rtl_0|altsyncram_d2k1:auto_generated ; altsyncram_d2k1 ; work         ;
;       |altsyncram:cpuregs_rtl_1|          ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top|picorv32:cpu|altsyncram:cpuregs_rtl_1                                ; altsyncram      ; work         ;
;          |altsyncram_d2k1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top|picorv32:cpu|altsyncram:cpuregs_rtl_1|altsyncram_d2k1:auto_generated ; altsyncram_d2k1 ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                    ;
+---------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                            ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+---------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; picorv32:cpu|altsyncram:cpuregs_rtl_0|altsyncram_d2k1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024 ; None ;
; picorv32:cpu|altsyncram:cpuregs_rtl_1|altsyncram_d2k1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024 ; None ;
+---------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|picorv32:cpu|cpu_state                                                                                                                                                                                                                ;
+----------------------------+--------------------------+---------------------------+----------------------------+----------------------------+--------------------------+---------------------------+---------------------------+---------------------------+
; Name                       ; cpu_state.cpu_state_trap ; cpu_state.cpu_state_fetch ; cpu_state.cpu_state_ld_rs1 ; cpu_state.cpu_state_ld_rs2 ; cpu_state.cpu_state_exec ; cpu_state.cpu_state_shift ; cpu_state.cpu_state_stmem ; cpu_state.cpu_state_ldmem ;
+----------------------------+--------------------------+---------------------------+----------------------------+----------------------------+--------------------------+---------------------------+---------------------------+---------------------------+
; cpu_state.cpu_state_trap   ; 0                        ; 0                         ; 0                          ; 0                          ; 0                        ; 0                         ; 0                         ; 0                         ;
; cpu_state.cpu_state_stmem  ; 1                        ; 0                         ; 0                          ; 0                          ; 0                        ; 0                         ; 1                         ; 0                         ;
; cpu_state.cpu_state_shift  ; 1                        ; 0                         ; 0                          ; 0                          ; 0                        ; 1                         ; 0                         ; 0                         ;
; cpu_state.cpu_state_exec   ; 1                        ; 0                         ; 0                          ; 0                          ; 1                        ; 0                         ; 0                         ; 0                         ;
; cpu_state.cpu_state_ld_rs2 ; 1                        ; 0                         ; 0                          ; 1                          ; 0                        ; 0                         ; 0                         ; 0                         ;
; cpu_state.cpu_state_ld_rs1 ; 1                        ; 0                         ; 1                          ; 0                          ; 0                        ; 0                         ; 0                         ; 0                         ;
; cpu_state.cpu_state_fetch  ; 1                        ; 1                         ; 0                          ; 0                          ; 0                        ; 0                         ; 0                         ; 0                         ;
; cpu_state.cpu_state_ldmem  ; 1                        ; 0                         ; 0                          ; 0                          ; 0                        ; 0                         ; 0                         ; 1                         ;
+----------------------------+--------------------------+---------------------------+----------------------------+----------------------------+--------------------------+---------------------------+---------------------------+---------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------+
; State Machine - |top|picorv32:cpu|mem_wordsize                        ;
+-----------------+-----------------+-----------------+-----------------+
; Name            ; mem_wordsize.00 ; mem_wordsize.10 ; mem_wordsize.01 ;
+-----------------+-----------------+-----------------+-----------------+
; mem_wordsize.00 ; 0               ; 0               ; 0               ;
; mem_wordsize.01 ; 1               ; 0               ; 1               ;
; mem_wordsize.10 ; 1               ; 1               ; 0               ;
+-----------------+-----------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                   ;
+-----------------------------------------+--------------------------------------------+
; Register name                           ; Reason for Removal                         ;
+-----------------------------------------+--------------------------------------------+
; picorv32:cpu|instr_retirq               ; Stuck at GND due to stuck port data_in     ;
; picorv32:cpu|instr_waitirq              ; Stuck at GND due to stuck port data_in     ;
; picorv32:cpu|decoded_imm_j[0]           ; Stuck at GND due to stuck port data_in     ;
; picorv32:cpu|compressed_instr           ; Stuck at GND due to stuck port data_in     ;
; picorv32:cpu|instr_getq                 ; Stuck at GND due to stuck port data_in     ;
; picorv32:cpu|instr_setq                 ; Stuck at GND due to stuck port data_in     ;
; picorv32:cpu|instr_maskirq              ; Stuck at GND due to stuck port data_in     ;
; picorv32:cpu|instr_timer                ; Stuck at GND due to stuck port data_in     ;
; picorv32:cpu|do_waitirq                 ; Stuck at GND due to stuck port data_in     ;
; picorv32:cpu|latched_compr              ; Stuck at GND due to stuck port data_in     ;
; picorv32:cpu|reg_pc[0]                  ; Merged with picorv32:cpu|reg_next_pc[0]    ;
; picorv32:cpu|decoded_rs2[4]             ; Merged with picorv32:cpu|decoded_imm_j[4]  ;
; picorv32:cpu|decoded_rs2[3]             ; Merged with picorv32:cpu|decoded_imm_j[3]  ;
; picorv32:cpu|decoded_rs2[2]             ; Merged with picorv32:cpu|decoded_imm_j[2]  ;
; picorv32:cpu|decoded_rs2[1]             ; Merged with picorv32:cpu|decoded_imm_j[1]  ;
; picorv32:cpu|decoded_rs2[0]             ; Merged with picorv32:cpu|decoded_imm_j[11] ;
; picorv32:cpu|decoded_rs1[4]             ; Merged with picorv32:cpu|decoded_imm_j[19] ;
; picorv32:cpu|decoded_rs1[3]             ; Merged with picorv32:cpu|decoded_imm_j[18] ;
; picorv32:cpu|decoded_rs1[2]             ; Merged with picorv32:cpu|decoded_imm_j[17] ;
; picorv32:cpu|decoded_rs1[1]             ; Merged with picorv32:cpu|decoded_imm_j[16] ;
; picorv32:cpu|decoded_rs1[0]             ; Merged with picorv32:cpu|decoded_imm_j[15] ;
; picorv32:cpu|decoded_imm_j[21..31]      ; Merged with picorv32:cpu|decoded_imm_j[20] ;
; picorv32:cpu|reg_next_pc[0]             ; Stuck at GND due to stuck port data_in     ;
; picorv32:cpu|cpu_state.cpu_state_ld_rs2 ; Stuck at GND due to stuck port data_in     ;
; picorv32:cpu|latched_is_lu              ; Lost fanout                                ;
; picorv32:cpu|is_lbu_lhu_lw              ; Lost fanout                                ;
; Total Number of Removed Registers = 36  ;                                            ;
+-----------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                        ;
+-------------------------------+---------------------------+----------------------------------------+
; Register name                 ; Reason for Removal        ; Registers Removed due to This Register ;
+-------------------------------+---------------------------+----------------------------------------+
; picorv32:cpu|compressed_instr ; Stuck at GND              ; picorv32:cpu|latched_compr             ;
;                               ; due to stuck port data_in ;                                        ;
+-------------------------------+---------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 8852  ;
; Number of registers using Synchronous Clear  ; 321   ;
; Number of registers using Synchronous Load   ; 89    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 8581  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                         ;
+---------------------------------------+----------------------------+
; Register Name                         ; RAM Name                   ;
+---------------------------------------+----------------------------+
; picorv32:cpu|cpuregs_rtl_0_bypass[0]  ; picorv32:cpu|cpuregs_rtl_0 ;
; picorv32:cpu|cpuregs_rtl_0_bypass[1]  ; picorv32:cpu|cpuregs_rtl_0 ;
; picorv32:cpu|cpuregs_rtl_0_bypass[2]  ; picorv32:cpu|cpuregs_rtl_0 ;
; picorv32:cpu|cpuregs_rtl_0_bypass[3]  ; picorv32:cpu|cpuregs_rtl_0 ;
; picorv32:cpu|cpuregs_rtl_0_bypass[4]  ; picorv32:cpu|cpuregs_rtl_0 ;
; picorv32:cpu|cpuregs_rtl_0_bypass[5]  ; picorv32:cpu|cpuregs_rtl_0 ;
; picorv32:cpu|cpuregs_rtl_0_bypass[6]  ; picorv32:cpu|cpuregs_rtl_0 ;
; picorv32:cpu|cpuregs_rtl_0_bypass[7]  ; picorv32:cpu|cpuregs_rtl_0 ;
; picorv32:cpu|cpuregs_rtl_0_bypass[8]  ; picorv32:cpu|cpuregs_rtl_0 ;
; picorv32:cpu|cpuregs_rtl_0_bypass[9]  ; picorv32:cpu|cpuregs_rtl_0 ;
; picorv32:cpu|cpuregs_rtl_0_bypass[10] ; picorv32:cpu|cpuregs_rtl_0 ;
; picorv32:cpu|cpuregs_rtl_0_bypass[11] ; picorv32:cpu|cpuregs_rtl_0 ;
; picorv32:cpu|cpuregs_rtl_0_bypass[12] ; picorv32:cpu|cpuregs_rtl_0 ;
; picorv32:cpu|cpuregs_rtl_0_bypass[13] ; picorv32:cpu|cpuregs_rtl_0 ;
; picorv32:cpu|cpuregs_rtl_0_bypass[14] ; picorv32:cpu|cpuregs_rtl_0 ;
; picorv32:cpu|cpuregs_rtl_0_bypass[15] ; picorv32:cpu|cpuregs_rtl_0 ;
; picorv32:cpu|cpuregs_rtl_0_bypass[16] ; picorv32:cpu|cpuregs_rtl_0 ;
; picorv32:cpu|cpuregs_rtl_0_bypass[17] ; picorv32:cpu|cpuregs_rtl_0 ;
; picorv32:cpu|cpuregs_rtl_0_bypass[18] ; picorv32:cpu|cpuregs_rtl_0 ;
; picorv32:cpu|cpuregs_rtl_0_bypass[19] ; picorv32:cpu|cpuregs_rtl_0 ;
; picorv32:cpu|cpuregs_rtl_0_bypass[20] ; picorv32:cpu|cpuregs_rtl_0 ;
; picorv32:cpu|cpuregs_rtl_0_bypass[21] ; picorv32:cpu|cpuregs_rtl_0 ;
; picorv32:cpu|cpuregs_rtl_0_bypass[22] ; picorv32:cpu|cpuregs_rtl_0 ;
; picorv32:cpu|cpuregs_rtl_0_bypass[23] ; picorv32:cpu|cpuregs_rtl_0 ;
; picorv32:cpu|cpuregs_rtl_0_bypass[24] ; picorv32:cpu|cpuregs_rtl_0 ;
; picorv32:cpu|cpuregs_rtl_0_bypass[25] ; picorv32:cpu|cpuregs_rtl_0 ;
; picorv32:cpu|cpuregs_rtl_0_bypass[26] ; picorv32:cpu|cpuregs_rtl_0 ;
; picorv32:cpu|cpuregs_rtl_0_bypass[27] ; picorv32:cpu|cpuregs_rtl_0 ;
; picorv32:cpu|cpuregs_rtl_0_bypass[28] ; picorv32:cpu|cpuregs_rtl_0 ;
; picorv32:cpu|cpuregs_rtl_0_bypass[29] ; picorv32:cpu|cpuregs_rtl_0 ;
; picorv32:cpu|cpuregs_rtl_0_bypass[30] ; picorv32:cpu|cpuregs_rtl_0 ;
; picorv32:cpu|cpuregs_rtl_0_bypass[31] ; picorv32:cpu|cpuregs_rtl_0 ;
; picorv32:cpu|cpuregs_rtl_0_bypass[32] ; picorv32:cpu|cpuregs_rtl_0 ;
; picorv32:cpu|cpuregs_rtl_0_bypass[33] ; picorv32:cpu|cpuregs_rtl_0 ;
; picorv32:cpu|cpuregs_rtl_0_bypass[34] ; picorv32:cpu|cpuregs_rtl_0 ;
; picorv32:cpu|cpuregs_rtl_0_bypass[35] ; picorv32:cpu|cpuregs_rtl_0 ;
; picorv32:cpu|cpuregs_rtl_0_bypass[36] ; picorv32:cpu|cpuregs_rtl_0 ;
; picorv32:cpu|cpuregs_rtl_0_bypass[37] ; picorv32:cpu|cpuregs_rtl_0 ;
; picorv32:cpu|cpuregs_rtl_0_bypass[38] ; picorv32:cpu|cpuregs_rtl_0 ;
; picorv32:cpu|cpuregs_rtl_0_bypass[39] ; picorv32:cpu|cpuregs_rtl_0 ;
; picorv32:cpu|cpuregs_rtl_0_bypass[40] ; picorv32:cpu|cpuregs_rtl_0 ;
; picorv32:cpu|cpuregs_rtl_0_bypass[41] ; picorv32:cpu|cpuregs_rtl_0 ;
; picorv32:cpu|cpuregs_rtl_0_bypass[42] ; picorv32:cpu|cpuregs_rtl_0 ;
; picorv32:cpu|cpuregs_rtl_1_bypass[0]  ; picorv32:cpu|cpuregs_rtl_1 ;
; picorv32:cpu|cpuregs_rtl_1_bypass[1]  ; picorv32:cpu|cpuregs_rtl_1 ;
; picorv32:cpu|cpuregs_rtl_1_bypass[2]  ; picorv32:cpu|cpuregs_rtl_1 ;
; picorv32:cpu|cpuregs_rtl_1_bypass[3]  ; picorv32:cpu|cpuregs_rtl_1 ;
; picorv32:cpu|cpuregs_rtl_1_bypass[4]  ; picorv32:cpu|cpuregs_rtl_1 ;
; picorv32:cpu|cpuregs_rtl_1_bypass[5]  ; picorv32:cpu|cpuregs_rtl_1 ;
; picorv32:cpu|cpuregs_rtl_1_bypass[6]  ; picorv32:cpu|cpuregs_rtl_1 ;
; picorv32:cpu|cpuregs_rtl_1_bypass[7]  ; picorv32:cpu|cpuregs_rtl_1 ;
; picorv32:cpu|cpuregs_rtl_1_bypass[8]  ; picorv32:cpu|cpuregs_rtl_1 ;
; picorv32:cpu|cpuregs_rtl_1_bypass[9]  ; picorv32:cpu|cpuregs_rtl_1 ;
; picorv32:cpu|cpuregs_rtl_1_bypass[10] ; picorv32:cpu|cpuregs_rtl_1 ;
; picorv32:cpu|cpuregs_rtl_1_bypass[11] ; picorv32:cpu|cpuregs_rtl_1 ;
; picorv32:cpu|cpuregs_rtl_1_bypass[12] ; picorv32:cpu|cpuregs_rtl_1 ;
; picorv32:cpu|cpuregs_rtl_1_bypass[13] ; picorv32:cpu|cpuregs_rtl_1 ;
; picorv32:cpu|cpuregs_rtl_1_bypass[14] ; picorv32:cpu|cpuregs_rtl_1 ;
; picorv32:cpu|cpuregs_rtl_1_bypass[15] ; picorv32:cpu|cpuregs_rtl_1 ;
; picorv32:cpu|cpuregs_rtl_1_bypass[16] ; picorv32:cpu|cpuregs_rtl_1 ;
; picorv32:cpu|cpuregs_rtl_1_bypass[17] ; picorv32:cpu|cpuregs_rtl_1 ;
; picorv32:cpu|cpuregs_rtl_1_bypass[18] ; picorv32:cpu|cpuregs_rtl_1 ;
; picorv32:cpu|cpuregs_rtl_1_bypass[19] ; picorv32:cpu|cpuregs_rtl_1 ;
; picorv32:cpu|cpuregs_rtl_1_bypass[20] ; picorv32:cpu|cpuregs_rtl_1 ;
; picorv32:cpu|cpuregs_rtl_1_bypass[21] ; picorv32:cpu|cpuregs_rtl_1 ;
; picorv32:cpu|cpuregs_rtl_1_bypass[22] ; picorv32:cpu|cpuregs_rtl_1 ;
; picorv32:cpu|cpuregs_rtl_1_bypass[23] ; picorv32:cpu|cpuregs_rtl_1 ;
; picorv32:cpu|cpuregs_rtl_1_bypass[24] ; picorv32:cpu|cpuregs_rtl_1 ;
; picorv32:cpu|cpuregs_rtl_1_bypass[25] ; picorv32:cpu|cpuregs_rtl_1 ;
; picorv32:cpu|cpuregs_rtl_1_bypass[26] ; picorv32:cpu|cpuregs_rtl_1 ;
; picorv32:cpu|cpuregs_rtl_1_bypass[27] ; picorv32:cpu|cpuregs_rtl_1 ;
; picorv32:cpu|cpuregs_rtl_1_bypass[28] ; picorv32:cpu|cpuregs_rtl_1 ;
; picorv32:cpu|cpuregs_rtl_1_bypass[29] ; picorv32:cpu|cpuregs_rtl_1 ;
; picorv32:cpu|cpuregs_rtl_1_bypass[30] ; picorv32:cpu|cpuregs_rtl_1 ;
; picorv32:cpu|cpuregs_rtl_1_bypass[31] ; picorv32:cpu|cpuregs_rtl_1 ;
; picorv32:cpu|cpuregs_rtl_1_bypass[32] ; picorv32:cpu|cpuregs_rtl_1 ;
; picorv32:cpu|cpuregs_rtl_1_bypass[33] ; picorv32:cpu|cpuregs_rtl_1 ;
; picorv32:cpu|cpuregs_rtl_1_bypass[34] ; picorv32:cpu|cpuregs_rtl_1 ;
; picorv32:cpu|cpuregs_rtl_1_bypass[35] ; picorv32:cpu|cpuregs_rtl_1 ;
; picorv32:cpu|cpuregs_rtl_1_bypass[36] ; picorv32:cpu|cpuregs_rtl_1 ;
; picorv32:cpu|cpuregs_rtl_1_bypass[37] ; picorv32:cpu|cpuregs_rtl_1 ;
; picorv32:cpu|cpuregs_rtl_1_bypass[38] ; picorv32:cpu|cpuregs_rtl_1 ;
; picorv32:cpu|cpuregs_rtl_1_bypass[39] ; picorv32:cpu|cpuregs_rtl_1 ;
; picorv32:cpu|cpuregs_rtl_1_bypass[40] ; picorv32:cpu|cpuregs_rtl_1 ;
; picorv32:cpu|cpuregs_rtl_1_bypass[41] ; picorv32:cpu|cpuregs_rtl_1 ;
; picorv32:cpu|cpuregs_rtl_1_bypass[42] ; picorv32:cpu|cpuregs_rtl_1 ;
+---------------------------------------+----------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------+
; 3:1                ; 23 bits   ; 46 LEs        ; 0 LEs                ; 46 LEs                 ; Yes        ; |top|picorv32:cpu|instr_and       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top|picorv32:cpu|mem_addr[2]     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top|picorv32:cpu|mem_wdata[24]   ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |top|picorv32:cpu|latched_rd[0]   ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |top|picorv32:cpu|reg_op2[4]      ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |top|picorv32:cpu|decoded_imm[6]  ;
; 3:1                ; 19 bits   ; 38 LEs        ; 38 LEs               ; 0 LEs                  ; Yes        ; |top|picorv32:cpu|decoded_imm[16] ;
; 5:1                ; 31 bits   ; 93 LEs        ; 62 LEs               ; 31 LEs                 ; Yes        ; |top|picorv32:cpu|alu_out_q[17]   ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |top|picorv32:cpu|decoded_imm[1]  ;
; 5:1                ; 27 bits   ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; Yes        ; |top|picorv32:cpu|reg_op2[17]     ;
; 256:1              ; 32 bits   ; 5440 LEs      ; 5440 LEs             ; 0 LEs                  ; Yes        ; |top|mem_rdata[22]                ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |top|picorv32:cpu|reg_sh[1]       ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |top|picorv32:cpu|reg_sh[3]       ;
; 8:1                ; 8 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; Yes        ; |top|picorv32:cpu|reg_out[8]      ;
; 10:1               ; 16 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; Yes        ; |top|picorv32:cpu|reg_out[20]     ;
; 13:1               ; 7 bits    ; 56 LEs        ; 42 LEs               ; 14 LEs                 ; Yes        ; |top|picorv32:cpu|reg_out[0]      ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |top|picorv32:cpu|cpuregs_rs2[4]  ;
; 3:1                ; 31 bits   ; 62 LEs        ; 0 LEs                ; 62 LEs                 ; Yes        ; |top|picorv32:cpu|reg_pc[17]      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top|picorv32:cpu|mem_wstrb[3]    ;
; 5:1                ; 30 bits   ; 90 LEs        ; 60 LEs               ; 30 LEs                 ; Yes        ; |top|picorv32:cpu|reg_next_pc[25] ;
; 11:1               ; 2 bits    ; 14 LEs        ; 4 LEs                ; 10 LEs                 ; Yes        ; |top|picorv32:cpu|mem_state[1]    ;
; 14:1               ; 3 bits    ; 27 LEs        ; 18 LEs               ; 9 LEs                  ; Yes        ; |top|picorv32:cpu|reg_op1[28]     ;
; 15:1               ; 3 bits    ; 30 LEs        ; 18 LEs               ; 12 LEs                 ; Yes        ; |top|picorv32:cpu|reg_op1[1]      ;
; 15:1               ; 24 bits   ; 240 LEs       ; 120 LEs              ; 120 LEs                ; Yes        ; |top|picorv32:cpu|reg_op1[24]     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |top|picorv32:cpu|Selector11      ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |top|picorv32:cpu|mem_wordsize    ;
; 15:1               ; 2 bits    ; 20 LEs        ; 12 LEs               ; 8 LEs                  ; No         ; |top|picorv32:cpu|cpu_state       ;
; 16:1               ; 3 bits    ; 30 LEs        ; 18 LEs               ; 12 LEs                 ; No         ; |top|picorv32:cpu|cpu_state       ;
; 16:1               ; 2 bits    ; 20 LEs        ; 12 LEs               ; 8 LEs                  ; No         ; |top|picorv32:cpu|cpu_state       ;
; 3:1                ; 64 bits   ; 128 LEs       ; 0 LEs                ; 128 LEs                ; Yes        ; |top|picorv32:cpu|count_instr[15] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------+


+---------------------------------------------------------------------------------------------+
; Source assignments for picorv32:cpu|altsyncram:cpuregs_rtl_0|altsyncram_d2k1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------+
; Assignment                      ; Value              ; From ; To                            ;
+---------------------------------+--------------------+------+-------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                             ;
+---------------------------------+--------------------+------+-------------------------------+


+---------------------------------------------------------------------------------------------+
; Source assignments for picorv32:cpu|altsyncram:cpuregs_rtl_1|altsyncram_d2k1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------+
; Assignment                      ; Value              ; From ; To                            ;
+---------------------------------+--------------------+------+-------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                             ;
+---------------------------------+--------------------+------+-------------------------------+


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: picorv32:cpu                 ;
+----------------------+----------------------------------+-----------------+
; Parameter Name       ; Value                            ; Type            ;
+----------------------+----------------------------------+-----------------+
; ENABLE_COUNTERS      ; 1                                ; Unsigned Binary ;
; ENABLE_COUNTERS64    ; 1                                ; Unsigned Binary ;
; ENABLE_REGS_16_31    ; 1                                ; Unsigned Binary ;
; ENABLE_REGS_DUALPORT ; 1                                ; Unsigned Binary ;
; LATCHED_MEM_RDATA    ; 0                                ; Unsigned Binary ;
; TWO_STAGE_SHIFT      ; 1                                ; Unsigned Binary ;
; BARREL_SHIFTER       ; 0                                ; Unsigned Binary ;
; TWO_CYCLE_COMPARE    ; 0                                ; Unsigned Binary ;
; TWO_CYCLE_ALU        ; 0                                ; Unsigned Binary ;
; COMPRESSED_ISA       ; 0                                ; Unsigned Binary ;
; CATCH_MISALIGN       ; 1                                ; Unsigned Binary ;
; CATCH_ILLINSN        ; 1                                ; Unsigned Binary ;
; ENABLE_PCPI          ; 0                                ; Unsigned Binary ;
; ENABLE_MUL           ; 0                                ; Unsigned Binary ;
; ENABLE_FAST_MUL      ; 0                                ; Unsigned Binary ;
; ENABLE_DIV           ; 0                                ; Unsigned Binary ;
; ENABLE_IRQ           ; 0                                ; Unsigned Binary ;
; ENABLE_IRQ_QREGS     ; 1                                ; Unsigned Binary ;
; ENABLE_IRQ_TIMER     ; 1                                ; Unsigned Binary ;
; ENABLE_TRACE         ; 0                                ; Unsigned Binary ;
; REGS_INIT_ZERO       ; 0                                ; Unsigned Binary ;
; MASKED_IRQ           ; 00000000000000000000000000000000 ; Unsigned Binary ;
; LATCHED_IRQ          ; 11111111111111111111111111111111 ; Unsigned Binary ;
; PROGADDR_RESET       ; 00000000000000000000000000000000 ; Unsigned Binary ;
; PROGADDR_IRQ         ; 00000000000000000000000000010000 ; Unsigned Binary ;
; STACKADDR            ; 11111111111111111111111111111111 ; Unsigned Binary ;
+----------------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: picorv32:cpu|altsyncram:cpuregs_rtl_0 ;
+------------------------------------+----------------------+----------------------------+
; Parameter Name                     ; Value                ; Type                       ;
+------------------------------------+----------------------+----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                    ;
; WIDTH_A                            ; 32                   ; Untyped                    ;
; WIDTHAD_A                          ; 5                    ; Untyped                    ;
; NUMWORDS_A                         ; 32                   ; Untyped                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                    ;
; WIDTH_B                            ; 32                   ; Untyped                    ;
; WIDTHAD_B                          ; 5                    ; Untyped                    ;
; NUMWORDS_B                         ; 32                   ; Untyped                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                    ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                    ;
; CBXI_PARAMETER                     ; altsyncram_d2k1      ; Untyped                    ;
+------------------------------------+----------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: picorv32:cpu|altsyncram:cpuregs_rtl_1 ;
+------------------------------------+----------------------+----------------------------+
; Parameter Name                     ; Value                ; Type                       ;
+------------------------------------+----------------------+----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                    ;
; WIDTH_A                            ; 32                   ; Untyped                    ;
; WIDTHAD_A                          ; 5                    ; Untyped                    ;
; NUMWORDS_A                         ; 32                   ; Untyped                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                    ;
; WIDTH_B                            ; 32                   ; Untyped                    ;
; WIDTHAD_B                          ; 5                    ; Untyped                    ;
; NUMWORDS_B                         ; 32                   ; Untyped                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                    ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                    ;
; CBXI_PARAMETER                     ; altsyncram_d2k1      ; Untyped                    ;
+------------------------------------+----------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                  ;
+-------------------------------------------+---------------------------------------+
; Name                                      ; Value                                 ;
+-------------------------------------------+---------------------------------------+
; Number of entity instances                ; 2                                     ;
; Entity Instance                           ; picorv32:cpu|altsyncram:cpuregs_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                             ;
;     -- WIDTH_A                            ; 32                                    ;
;     -- NUMWORDS_A                         ; 32                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                          ;
;     -- WIDTH_B                            ; 32                                    ;
;     -- NUMWORDS_B                         ; 32                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                             ;
; Entity Instance                           ; picorv32:cpu|altsyncram:cpuregs_rtl_1 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                             ;
;     -- WIDTH_A                            ; 32                                    ;
;     -- NUMWORDS_A                         ; 32                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                          ;
;     -- WIDTH_B                            ; 32                                    ;
;     -- NUMWORDS_B                         ; 32                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                             ;
+-------------------------------------------+---------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "picorv32:cpu"                                                                                                                                            ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                      ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; mem_instr        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; mem_addr[31..10] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; mem_addr[1..0]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; trap             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; mem_la_read      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; mem_la_write     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; mem_la_addr      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; mem_la_wdata     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; mem_la_wstrb     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; pcpi_valid       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; pcpi_insn        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; pcpi_rs1         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; pcpi_rs2         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; pcpi_wr          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; pcpi_rd          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; pcpi_wait        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; pcpi_ready       ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; irq              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; eoi              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; trace_valid      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; trace_data       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 8852                        ;
;     ENA               ; 8357                        ;
;     ENA SCLR          ; 199                         ;
;     ENA SLD           ; 25                          ;
;     SCLR              ; 122                         ;
;     SLD               ; 64                          ;
;     plain             ; 85                          ;
; arriav_lcell_comb     ; 4919                        ;
;     arith             ; 316                         ;
;         1 data inputs ; 159                         ;
;         2 data inputs ; 64                          ;
;         3 data inputs ; 32                          ;
;         4 data inputs ; 30                          ;
;         5 data inputs ; 31                          ;
;     extend            ; 11                          ;
;         7 data inputs ; 11                          ;
;     normal            ; 4592                        ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 50                          ;
;         3 data inputs ; 103                         ;
;         4 data inputs ; 160                         ;
;         5 data inputs ; 275                         ;
;         6 data inputs ; 4002                        ;
; boundary_port         ; 10                          ;
; stratixv_ram_block    ; 64                          ;
;                       ;                             ;
; Max LUT depth         ; 7.30                        ;
; Average LUT depth     ; 3.85                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:09     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 23.1std.1 Build 993 05/14/2024 SC Standard Edition
    Info: Processing started: Sat Nov 23 18:59:17 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off picorv32-fpga -c picorv32-fpga
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Warning (10335): Unrecognized synthesis attribute "parallel_case" at picorv32.v(331) File: /home/abendezu/Documents/picorv32-fpga/picorv32.v Line: 331
Warning (10335): Unrecognized synthesis attribute "full_case" at picorv32.v(402) File: /home/abendezu/Documents/picorv32-fpga/picorv32.v Line: 402
Warning (10335): Unrecognized synthesis attribute "parallel_case" at picorv32.v(1119) File: /home/abendezu/Documents/picorv32-fpga/picorv32.v Line: 1119
Warning (10335): Unrecognized synthesis attribute "parallel_case" at picorv32.v(1251) File: /home/abendezu/Documents/picorv32-fpga/picorv32.v Line: 1251
Warning (10335): Unrecognized synthesis attribute "full_case" at picorv32.v(1251) File: /home/abendezu/Documents/picorv32-fpga/picorv32.v Line: 1251
Warning (10335): Unrecognized synthesis attribute "parallel_case" at picorv32.v(1268) File: /home/abendezu/Documents/picorv32-fpga/picorv32.v Line: 1268
Warning (10335): Unrecognized synthesis attribute "full_case" at picorv32.v(1268) File: /home/abendezu/Documents/picorv32-fpga/picorv32.v Line: 1268
Warning (10335): Unrecognized synthesis attribute "parallel_case" at picorv32.v(1314) File: /home/abendezu/Documents/picorv32-fpga/picorv32.v Line: 1314
Warning (10335): Unrecognized synthesis attribute "parallel_case" at picorv32.v(1485) File: /home/abendezu/Documents/picorv32-fpga/picorv32.v Line: 1485
Warning (10335): Unrecognized synthesis attribute "full_case" at picorv32.v(1485) File: /home/abendezu/Documents/picorv32-fpga/picorv32.v Line: 1485
Warning (10335): Unrecognized synthesis attribute "parallel_case" at picorv32.v(1497) File: /home/abendezu/Documents/picorv32-fpga/picorv32.v Line: 1497
Warning (10335): Unrecognized synthesis attribute "parallel_case" at picorv32.v(1583) File: /home/abendezu/Documents/picorv32-fpga/picorv32.v Line: 1583
Warning (10335): Unrecognized synthesis attribute "parallel_case" at picorv32.v(1627) File: /home/abendezu/Documents/picorv32-fpga/picorv32.v Line: 1627
Warning (10335): Unrecognized synthesis attribute "full_case" at picorv32.v(1627) File: /home/abendezu/Documents/picorv32-fpga/picorv32.v Line: 1627
Warning (10335): Unrecognized synthesis attribute "parallel_case" at picorv32.v(1735) File: /home/abendezu/Documents/picorv32-fpga/picorv32.v Line: 1735
Warning (10335): Unrecognized synthesis attribute "parallel_case" at picorv32.v(1766) File: /home/abendezu/Documents/picorv32-fpga/picorv32.v Line: 1766
Warning (10335): Unrecognized synthesis attribute "parallel_case" at picorv32.v(1836) File: /home/abendezu/Documents/picorv32-fpga/picorv32.v Line: 1836
Warning (10335): Unrecognized synthesis attribute "full_case" at picorv32.v(1836) File: /home/abendezu/Documents/picorv32-fpga/picorv32.v Line: 1836
Warning (10335): Unrecognized synthesis attribute "parallel_case" at picorv32.v(1844) File: /home/abendezu/Documents/picorv32-fpga/picorv32.v Line: 1844
Warning (10335): Unrecognized synthesis attribute "full_case" at picorv32.v(1844) File: /home/abendezu/Documents/picorv32-fpga/picorv32.v Line: 1844
Warning (10335): Unrecognized synthesis attribute "parallel_case" at picorv32.v(1859) File: /home/abendezu/Documents/picorv32-fpga/picorv32.v Line: 1859
Warning (10335): Unrecognized synthesis attribute "full_case" at picorv32.v(1859) File: /home/abendezu/Documents/picorv32-fpga/picorv32.v Line: 1859
Warning (10335): Unrecognized synthesis attribute "parallel_case" at picorv32.v(1884) File: /home/abendezu/Documents/picorv32-fpga/picorv32.v Line: 1884
Warning (10335): Unrecognized synthesis attribute "full_case" at picorv32.v(1884) File: /home/abendezu/Documents/picorv32-fpga/picorv32.v Line: 1884
Warning (10335): Unrecognized synthesis attribute "parallel_case" at picorv32.v(1901) File: /home/abendezu/Documents/picorv32-fpga/picorv32.v Line: 1901
Warning (10335): Unrecognized synthesis attribute "full_case" at picorv32.v(1901) File: /home/abendezu/Documents/picorv32-fpga/picorv32.v Line: 1901
Info (12021): Found 8 design units, including 8 entities, in source file picorv32.v
    Info (12023): Found entity 1: picorv32 File: /home/abendezu/Documents/picorv32-fpga/picorv32.v Line: 62
    Info (12023): Found entity 2: picorv32_regs File: /home/abendezu/Documents/picorv32-fpga/picorv32.v Line: 2174
    Info (12023): Found entity 3: picorv32_pcpi_mul File: /home/abendezu/Documents/picorv32-fpga/picorv32.v Line: 2197
    Info (12023): Found entity 4: picorv32_pcpi_fast_mul File: /home/abendezu/Documents/picorv32-fpga/picorv32.v Line: 2318
    Info (12023): Found entity 5: picorv32_pcpi_div File: /home/abendezu/Documents/picorv32-fpga/picorv32.v Line: 2420
    Info (12023): Found entity 6: picorv32_axi File: /home/abendezu/Documents/picorv32-fpga/picorv32.v Line: 2517
    Info (12023): Found entity 7: picorv32_axi_adapter File: /home/abendezu/Documents/picorv32-fpga/picorv32.v Line: 2731
    Info (12023): Found entity 8: picorv32_wb File: /home/abendezu/Documents/picorv32-fpga/picorv32.v Line: 2815
Info (12021): Found 1 design units, including 1 entities, in source file top.v
    Info (12023): Found entity 1: top File: /home/abendezu/Documents/picorv32-fpga/top.v Line: 1
Info (12127): Elaborating entity "top" for the top level hierarchy
Warning (10850): Verilog HDL warning at top.v(19): number of words (40) in memory file does not match the number of elements in the address range [0:255] File: /home/abendezu/Documents/picorv32-fpga/top.v Line: 19
Warning (10855): Verilog HDL warning at top.v(18): initial value for variable memory should be constant File: /home/abendezu/Documents/picorv32-fpga/top.v Line: 18
Info (12128): Elaborating entity "picorv32" for hierarchy "picorv32:cpu" File: /home/abendezu/Documents/picorv32-fpga/top.v Line: 33
Warning (10036): Verilog HDL or VHDL warning at picorv32.v(181): object "dbg_insn_addr" assigned a value but never read File: /home/abendezu/Documents/picorv32-fpga/picorv32.v Line: 181
Warning (10036): Verilog HDL or VHDL warning at picorv32.v(183): object "dbg_mem_valid" assigned a value but never read File: /home/abendezu/Documents/picorv32-fpga/picorv32.v Line: 183
Warning (10036): Verilog HDL or VHDL warning at picorv32.v(184): object "dbg_mem_instr" assigned a value but never read File: /home/abendezu/Documents/picorv32-fpga/picorv32.v Line: 184
Warning (10036): Verilog HDL or VHDL warning at picorv32.v(185): object "dbg_mem_ready" assigned a value but never read File: /home/abendezu/Documents/picorv32-fpga/picorv32.v Line: 185
Warning (10036): Verilog HDL or VHDL warning at picorv32.v(186): object "dbg_mem_addr" assigned a value but never read File: /home/abendezu/Documents/picorv32-fpga/picorv32.v Line: 186
Warning (10036): Verilog HDL or VHDL warning at picorv32.v(187): object "dbg_mem_wdata" assigned a value but never read File: /home/abendezu/Documents/picorv32-fpga/picorv32.v Line: 187
Warning (10036): Verilog HDL or VHDL warning at picorv32.v(188): object "dbg_mem_wstrb" assigned a value but never read File: /home/abendezu/Documents/picorv32-fpga/picorv32.v Line: 188
Warning (10036): Verilog HDL or VHDL warning at picorv32.v(189): object "dbg_mem_rdata" assigned a value but never read File: /home/abendezu/Documents/picorv32-fpga/picorv32.v Line: 189
Warning (10036): Verilog HDL or VHDL warning at picorv32.v(375): object "mem_busy" assigned a value but never read File: /home/abendezu/Documents/picorv32-fpga/picorv32.v Line: 375
Warning (10036): Verilog HDL or VHDL warning at picorv32.v(696): object "dbg_rs1val" assigned a value but never read File: /home/abendezu/Documents/picorv32-fpga/picorv32.v Line: 696
Warning (10036): Verilog HDL or VHDL warning at picorv32.v(697): object "dbg_rs2val" assigned a value but never read File: /home/abendezu/Documents/picorv32-fpga/picorv32.v Line: 697
Warning (10036): Verilog HDL or VHDL warning at picorv32.v(698): object "dbg_rs1val_valid" assigned a value but never read File: /home/abendezu/Documents/picorv32-fpga/picorv32.v Line: 698
Warning (10036): Verilog HDL or VHDL warning at picorv32.v(699): object "dbg_rs2val_valid" assigned a value but never read File: /home/abendezu/Documents/picorv32-fpga/picorv32.v Line: 699
Warning (10036): Verilog HDL or VHDL warning at picorv32.v(769): object "dbg_valid_insn" assigned a value but never read File: /home/abendezu/Documents/picorv32-fpga/picorv32.v Line: 769
Warning (10036): Verilog HDL or VHDL warning at picorv32.v(1184): object "dbg_ascii_state" assigned a value but never read File: /home/abendezu/Documents/picorv32-fpga/picorv32.v Line: 1184
Warning (10270): Verilog HDL Case Statement warning at picorv32.v(332): incomplete case statement has no default case item File: /home/abendezu/Documents/picorv32-fpga/picorv32.v Line: 332
Warning (10230): Verilog HDL assignment warning at picorv32.v(617): truncated value with size 32 to match size of target (2) File: /home/abendezu/Documents/picorv32-fpga/picorv32.v Line: 617
Warning (10230): Verilog HDL assignment warning at picorv32.v(1245): truncated value with size 33 to match size of target (32) File: /home/abendezu/Documents/picorv32-fpga/picorv32.v Line: 1245
Warning (10230): Verilog HDL assignment warning at picorv32.v(1250): truncated value with size 32 to match size of target (1) File: /home/abendezu/Documents/picorv32-fpga/picorv32.v Line: 1250
Warning (10763): Verilog HDL warning at picorv32.v(1252): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness File: /home/abendezu/Documents/picorv32-fpga/picorv32.v Line: 1252
Warning (10208): Verilog HDL Case Statement warning at picorv32.v(1252): honored full_case synthesis attribute - differences between design synthesis and simulation may occur File: /home/abendezu/Documents/picorv32-fpga/picorv32.v Line: 1252
Warning (10763): Verilog HDL warning at picorv32.v(1269): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness File: /home/abendezu/Documents/picorv32-fpga/picorv32.v Line: 1269
Warning (10208): Verilog HDL Case Statement warning at picorv32.v(1269): honored full_case synthesis attribute - differences between design synthesis and simulation may occur File: /home/abendezu/Documents/picorv32-fpga/picorv32.v Line: 1269
Warning (10763): Verilog HDL warning at picorv32.v(1315): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness File: /home/abendezu/Documents/picorv32-fpga/picorv32.v Line: 1315
Warning (10270): Verilog HDL Case Statement warning at picorv32.v(1315): incomplete case statement has no default case item File: /home/abendezu/Documents/picorv32-fpga/picorv32.v Line: 1315
Warning (10230): Verilog HDL assignment warning at picorv32.v(1349): truncated value with size 32 to match size of target (5) File: /home/abendezu/Documents/picorv32-fpga/picorv32.v Line: 1349
Warning (10230): Verilog HDL assignment warning at picorv32.v(1404): truncated value with size 32 to match size of target (5) File: /home/abendezu/Documents/picorv32-fpga/picorv32.v Line: 1404
Warning (10763): Verilog HDL warning at picorv32.v(1498): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness File: /home/abendezu/Documents/picorv32-fpga/picorv32.v Line: 1498
Warning (10763): Verilog HDL warning at picorv32.v(1628): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness File: /home/abendezu/Documents/picorv32-fpga/picorv32.v Line: 1628
Warning (10208): Verilog HDL Case Statement warning at picorv32.v(1628): honored full_case synthesis attribute - differences between design synthesis and simulation may occur File: /home/abendezu/Documents/picorv32-fpga/picorv32.v Line: 1628
Warning (10230): Verilog HDL assignment warning at picorv32.v(1731): truncated value with size 32 to match size of target (5) File: /home/abendezu/Documents/picorv32-fpga/picorv32.v Line: 1731
Warning (10230): Verilog HDL assignment warning at picorv32.v(1761): truncated value with size 32 to match size of target (5) File: /home/abendezu/Documents/picorv32-fpga/picorv32.v Line: 1761
Warning (10763): Verilog HDL warning at picorv32.v(1837): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness File: /home/abendezu/Documents/picorv32-fpga/picorv32.v Line: 1837
Warning (10208): Verilog HDL Case Statement warning at picorv32.v(1837): honored full_case synthesis attribute - differences between design synthesis and simulation may occur File: /home/abendezu/Documents/picorv32-fpga/picorv32.v Line: 1837
Warning (10230): Verilog HDL assignment warning at picorv32.v(1842): truncated value with size 32 to match size of target (5) File: /home/abendezu/Documents/picorv32-fpga/picorv32.v Line: 1842
Warning (10763): Verilog HDL warning at picorv32.v(1845): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness File: /home/abendezu/Documents/picorv32-fpga/picorv32.v Line: 1845
Warning (10208): Verilog HDL Case Statement warning at picorv32.v(1845): honored full_case synthesis attribute - differences between design synthesis and simulation may occur File: /home/abendezu/Documents/picorv32-fpga/picorv32.v Line: 1845
Warning (10230): Verilog HDL assignment warning at picorv32.v(1850): truncated value with size 32 to match size of target (5) File: /home/abendezu/Documents/picorv32-fpga/picorv32.v Line: 1850
Warning (10763): Verilog HDL warning at picorv32.v(1860): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness File: /home/abendezu/Documents/picorv32-fpga/picorv32.v Line: 1860
Warning (10208): Verilog HDL Case Statement warning at picorv32.v(1860): honored full_case synthesis attribute - differences between design synthesis and simulation may occur File: /home/abendezu/Documents/picorv32-fpga/picorv32.v Line: 1860
Warning (10763): Verilog HDL warning at picorv32.v(1885): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness File: /home/abendezu/Documents/picorv32-fpga/picorv32.v Line: 1885
Warning (10208): Verilog HDL Case Statement warning at picorv32.v(1885): honored full_case synthesis attribute - differences between design synthesis and simulation may occur File: /home/abendezu/Documents/picorv32-fpga/picorv32.v Line: 1885
Warning (10763): Verilog HDL warning at picorv32.v(1902): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness File: /home/abendezu/Documents/picorv32-fpga/picorv32.v Line: 1902
Warning (10208): Verilog HDL Case Statement warning at picorv32.v(1902): honored full_case synthesis attribute - differences between design synthesis and simulation may occur File: /home/abendezu/Documents/picorv32-fpga/picorv32.v Line: 1902
Warning (10034): Output port "pcpi_insn" at picorv32.v(111) has no driver File: /home/abendezu/Documents/picorv32-fpga/picorv32.v Line: 111
Warning (276020): Inferred RAM node "picorv32:cpu|cpuregs_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "picorv32:cpu|cpuregs_rtl_1" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (19000): Inferred 2 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "picorv32:cpu|cpuregs_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "picorv32:cpu|cpuregs_rtl_1" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (12130): Elaborated megafunction instantiation "picorv32:cpu|altsyncram:cpuregs_rtl_0"
Info (12133): Instantiated megafunction "picorv32:cpu|altsyncram:cpuregs_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "32"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_d2k1.tdf
    Info (12023): Found entity 1: altsyncram_d2k1 File: /home/abendezu/Documents/picorv32-fpga/db/altsyncram_d2k1.tdf Line: 28
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (286030): Timing-Driven Synthesis is running
Info (17049): 2 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file /home/abendezu/Documents/picorv32-fpga/output_files/picorv32-fpga.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 13385 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 8 output pins
    Info (21061): Implemented 13311 logic cells
    Info (21064): Implemented 64 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 77 warnings
    Info: Peak virtual memory: 609 megabytes
    Info: Processing ended: Sat Nov 23 18:59:34 2024
    Info: Elapsed time: 00:00:17
    Info: Total CPU time (on all processors): 00:00:52


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/abendezu/Documents/picorv32-fpga/output_files/picorv32-fpga.map.smsg.


