{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1711508019886 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711508019886 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 27 10:53:39 2024 " "Processing started: Wed Mar 27 10:53:39 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1711508019886 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711508019886 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off up_down_counter -c up_down_counter " "Command: quartus_map --read_settings_files=on --write_settings_files=off up_down_counter -c up_down_counter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711508019886 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1711508020120 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1711508020120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/users/admin/downloads/digital_lab_05_stud/led_top/updn_count.v 1 1 " "Found 1 design units, including 1 entities, in source file c:/users/admin/downloads/digital_lab_05_stud/led_top/updn_count.v" { { "Info" "ISGN_ENTITY_NAME" "1 updn_count " "Found entity 1: updn_count" {  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/updn_count.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/updn_count.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711508025587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711508025587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/users/admin/downloads/digital_lab_05_stud/led_top/rom_d.v 1 1 " "Found 1 design units, including 1 entities, in source file c:/users/admin/downloads/digital_lab_05_stud/led_top/rom_d.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_d " "Found entity 1: rom_d" {  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_d.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_d.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711508025587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711508025587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/users/admin/downloads/digital_lab_05_stud/led_top/rom_c.v 1 1 " "Found 1 design units, including 1 entities, in source file c:/users/admin/downloads/digital_lab_05_stud/led_top/rom_c.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_c " "Found entity 1: rom_c" {  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_c.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_c.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711508025587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711508025587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/users/admin/downloads/digital_lab_05_stud/led_top/rom_b.v 1 1 " "Found 1 design units, including 1 entities, in source file c:/users/admin/downloads/digital_lab_05_stud/led_top/rom_b.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_b " "Found entity 1: rom_b" {  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_b.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_b.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711508025587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711508025587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/users/admin/downloads/digital_lab_05_stud/led_top/rom_a.v 1 1 " "Found 1 design units, including 1 entities, in source file c:/users/admin/downloads/digital_lab_05_stud/led_top/rom_a.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_a " "Found entity 1: rom_a" {  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_a.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_a.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711508025587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711508025587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/users/admin/downloads/digital_lab_05_stud/led_top/led_top.v 1 1 " "Found 1 design units, including 1 entities, in source file c:/users/admin/downloads/digital_lab_05_stud/led_top/led_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_top " "Found entity 1: led_top" {  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/led_top.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/led_top.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711508025587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711508025587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/users/admin/downloads/digital_lab_05_stud/led_top/freq_div.v 1 1 " "Found 1 design units, including 1 entities, in source file c:/users/admin/downloads/digital_lab_05_stud/led_top/freq_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 freq_div " "Found entity 1: freq_div" {  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/freq_div.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/freq_div.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711508025587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711508025587 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "led_top.v(18) " "Verilog HDL Instantiation warning at led_top.v(18): instance has no name" {  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/led_top.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/led_top.v" 18 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1711508025587 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "led_top.v(19) " "Verilog HDL Instantiation warning at led_top.v(19): instance has no name" {  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/led_top.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/led_top.v" 19 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1711508025587 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "led_top.v(20) " "Verilog HDL Instantiation warning at led_top.v(20): instance has no name" {  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/led_top.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/led_top.v" 20 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1711508025587 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "led_top.v(21) " "Verilog HDL Instantiation warning at led_top.v(21): instance has no name" {  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/led_top.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/led_top.v" 21 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1711508025587 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "led_top " "Elaborating entity \"led_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1711508025603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freq_div freq_div:f1 " "Elaborating entity \"freq_div\" for hierarchy \"freq_div:f1\"" {  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/led_top.v" "f1" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/led_top.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711508025603 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 freq_div.v(15) " "Verilog HDL assignment warning at freq_div.v(15): truncated value with size 32 to match size of target (24)" {  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/freq_div.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/freq_div.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711508025603 "|led_top|freq_div:f1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "updn_count updn_count:cnt0 " "Elaborating entity \"updn_count\" for hierarchy \"updn_count:cnt0\"" {  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/led_top.v" "cnt0" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/led_top.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711508025603 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 updn_count.v(20) " "Verilog HDL assignment warning at updn_count.v(20): truncated value with size 32 to match size of target (5)" {  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/updn_count.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/updn_count.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711508025619 "|led_top|updn_count:cnt0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 updn_count.v(24) " "Verilog HDL assignment warning at updn_count.v(24): truncated value with size 32 to match size of target (5)" {  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/updn_count.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/updn_count.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711508025619 "|led_top|updn_count:cnt0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 updn_count.v(25) " "Verilog HDL assignment warning at updn_count.v(25): truncated value with size 32 to match size of target (5)" {  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/updn_count.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/updn_count.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711508025619 "|led_top|updn_count:cnt0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "updn_count updn_count:cnt1 " "Elaborating entity \"updn_count\" for hierarchy \"updn_count:cnt1\"" {  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/led_top.v" "cnt1" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/led_top.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711508025619 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 updn_count.v(20) " "Verilog HDL assignment warning at updn_count.v(20): truncated value with size 32 to match size of target (5)" {  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/updn_count.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/updn_count.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711508025619 "|led_top|updn_count:cnt1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 updn_count.v(24) " "Verilog HDL assignment warning at updn_count.v(24): truncated value with size 32 to match size of target (5)" {  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/updn_count.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/updn_count.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711508025619 "|led_top|updn_count:cnt1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 updn_count.v(25) " "Verilog HDL assignment warning at updn_count.v(25): truncated value with size 32 to match size of target (5)" {  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/updn_count.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/updn_count.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711508025619 "|led_top|updn_count:cnt1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "updn_count updn_count:cnt2 " "Elaborating entity \"updn_count\" for hierarchy \"updn_count:cnt2\"" {  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/led_top.v" "cnt2" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/led_top.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711508025619 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 updn_count.v(20) " "Verilog HDL assignment warning at updn_count.v(20): truncated value with size 32 to match size of target (5)" {  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/updn_count.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/updn_count.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711508025619 "|led_top|updn_count:cnt2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 updn_count.v(24) " "Verilog HDL assignment warning at updn_count.v(24): truncated value with size 32 to match size of target (5)" {  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/updn_count.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/updn_count.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711508025619 "|led_top|updn_count:cnt2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 updn_count.v(25) " "Verilog HDL assignment warning at updn_count.v(25): truncated value with size 32 to match size of target (5)" {  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/updn_count.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/updn_count.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711508025619 "|led_top|updn_count:cnt2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_a rom_a:comb_8 " "Elaborating entity \"rom_a\" for hierarchy \"rom_a:comb_8\"" {  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/led_top.v" "comb_8" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/led_top.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711508025619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_b rom_b:comb_9 " "Elaborating entity \"rom_b\" for hierarchy \"rom_b:comb_9\"" {  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/led_top.v" "comb_9" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/led_top.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711508025619 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "rom_b.v(7) " "Verilog HDL Case Statement warning at rom_b.v(7): incomplete case statement has no default case item" {  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_b.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_b.v" 7 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1711508025619 "|led_top|rom_b:comb_9"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data rom_b.v(6) " "Verilog HDL Always Construct warning at rom_b.v(6): inferring latch(es) for variable \"data\", which holds its previous value in one or more paths through the always construct" {  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_b.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_b.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1711508025619 "|led_top|rom_b:comb_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[0\] rom_b.v(6) " "Inferred latch for \"data\[0\]\" at rom_b.v(6)" {  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_b.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_b.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711508025619 "|led_top|rom_b:comb_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[1\] rom_b.v(6) " "Inferred latch for \"data\[1\]\" at rom_b.v(6)" {  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_b.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_b.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711508025619 "|led_top|rom_b:comb_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[2\] rom_b.v(6) " "Inferred latch for \"data\[2\]\" at rom_b.v(6)" {  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_b.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_b.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711508025619 "|led_top|rom_b:comb_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[3\] rom_b.v(6) " "Inferred latch for \"data\[3\]\" at rom_b.v(6)" {  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_b.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_b.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711508025619 "|led_top|rom_b:comb_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[4\] rom_b.v(6) " "Inferred latch for \"data\[4\]\" at rom_b.v(6)" {  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_b.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_b.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711508025619 "|led_top|rom_b:comb_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[5\] rom_b.v(6) " "Inferred latch for \"data\[5\]\" at rom_b.v(6)" {  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_b.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_b.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711508025619 "|led_top|rom_b:comb_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[6\] rom_b.v(6) " "Inferred latch for \"data\[6\]\" at rom_b.v(6)" {  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_b.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_b.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711508025619 "|led_top|rom_b:comb_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[7\] rom_b.v(6) " "Inferred latch for \"data\[7\]\" at rom_b.v(6)" {  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_b.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_b.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711508025619 "|led_top|rom_b:comb_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[8\] rom_b.v(6) " "Inferred latch for \"data\[8\]\" at rom_b.v(6)" {  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_b.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_b.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711508025619 "|led_top|rom_b:comb_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[9\] rom_b.v(6) " "Inferred latch for \"data\[9\]\" at rom_b.v(6)" {  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_b.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_b.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711508025619 "|led_top|rom_b:comb_9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_c rom_c:comb_10 " "Elaborating entity \"rom_c\" for hierarchy \"rom_c:comb_10\"" {  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/led_top.v" "comb_10" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/led_top.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711508025619 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "rom_c.v(7) " "Verilog HDL Case Statement warning at rom_c.v(7): incomplete case statement has no default case item" {  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_c.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_c.v" 7 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1711508025619 "|led_top|rom_c:comb_10"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data rom_c.v(6) " "Verilog HDL Always Construct warning at rom_c.v(6): inferring latch(es) for variable \"data\", which holds its previous value in one or more paths through the always construct" {  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_c.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_c.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1711508025619 "|led_top|rom_c:comb_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[0\] rom_c.v(6) " "Inferred latch for \"data\[0\]\" at rom_c.v(6)" {  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_c.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_c.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711508025619 "|led_top|rom_c:comb_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[1\] rom_c.v(6) " "Inferred latch for \"data\[1\]\" at rom_c.v(6)" {  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_c.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_c.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711508025619 "|led_top|rom_c:comb_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[2\] rom_c.v(6) " "Inferred latch for \"data\[2\]\" at rom_c.v(6)" {  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_c.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_c.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711508025619 "|led_top|rom_c:comb_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[3\] rom_c.v(6) " "Inferred latch for \"data\[3\]\" at rom_c.v(6)" {  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_c.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_c.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711508025619 "|led_top|rom_c:comb_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[4\] rom_c.v(6) " "Inferred latch for \"data\[4\]\" at rom_c.v(6)" {  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_c.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_c.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711508025619 "|led_top|rom_c:comb_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[5\] rom_c.v(6) " "Inferred latch for \"data\[5\]\" at rom_c.v(6)" {  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_c.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_c.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711508025619 "|led_top|rom_c:comb_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[6\] rom_c.v(6) " "Inferred latch for \"data\[6\]\" at rom_c.v(6)" {  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_c.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_c.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711508025619 "|led_top|rom_c:comb_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[7\] rom_c.v(6) " "Inferred latch for \"data\[7\]\" at rom_c.v(6)" {  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_c.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_c.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711508025619 "|led_top|rom_c:comb_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[8\] rom_c.v(6) " "Inferred latch for \"data\[8\]\" at rom_c.v(6)" {  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_c.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_c.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711508025619 "|led_top|rom_c:comb_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[9\] rom_c.v(6) " "Inferred latch for \"data\[9\]\" at rom_c.v(6)" {  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_c.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_c.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711508025619 "|led_top|rom_c:comb_10"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_d rom_d:comb_11 " "Elaborating entity \"rom_d\" for hierarchy \"rom_d:comb_11\"" {  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/led_top.v" "comb_11" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/led_top.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711508025619 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "rom_d.v(7) " "Verilog HDL Case Statement warning at rom_d.v(7): incomplete case statement has no default case item" {  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_d.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_d.v" 7 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1711508025619 "|led_top|rom_d:comb_11"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data rom_d.v(6) " "Verilog HDL Always Construct warning at rom_d.v(6): inferring latch(es) for variable \"data\", which holds its previous value in one or more paths through the always construct" {  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_d.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_d.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1711508025619 "|led_top|rom_d:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[0\] rom_d.v(6) " "Inferred latch for \"data\[0\]\" at rom_d.v(6)" {  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_d.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_d.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711508025619 "|led_top|rom_d:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[1\] rom_d.v(6) " "Inferred latch for \"data\[1\]\" at rom_d.v(6)" {  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_d.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_d.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711508025619 "|led_top|rom_d:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[2\] rom_d.v(6) " "Inferred latch for \"data\[2\]\" at rom_d.v(6)" {  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_d.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_d.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711508025619 "|led_top|rom_d:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[3\] rom_d.v(6) " "Inferred latch for \"data\[3\]\" at rom_d.v(6)" {  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_d.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_d.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711508025619 "|led_top|rom_d:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[4\] rom_d.v(6) " "Inferred latch for \"data\[4\]\" at rom_d.v(6)" {  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_d.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_d.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711508025619 "|led_top|rom_d:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[5\] rom_d.v(6) " "Inferred latch for \"data\[5\]\" at rom_d.v(6)" {  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_d.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_d.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711508025619 "|led_top|rom_d:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[6\] rom_d.v(6) " "Inferred latch for \"data\[6\]\" at rom_d.v(6)" {  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_d.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_d.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711508025619 "|led_top|rom_d:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[7\] rom_d.v(6) " "Inferred latch for \"data\[7\]\" at rom_d.v(6)" {  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_d.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_d.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711508025619 "|led_top|rom_d:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[8\] rom_d.v(6) " "Inferred latch for \"data\[8\]\" at rom_d.v(6)" {  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_d.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_d.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711508025619 "|led_top|rom_d:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[9\] rom_d.v(6) " "Inferred latch for \"data\[9\]\" at rom_d.v(6)" {  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_d.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_d.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711508025619 "|led_top|rom_d:comb_11"}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "rom_c:comb_10\|data\[9\] rom_c:comb_10\|data\[0\] " "Duplicate LATCH primitive \"rom_c:comb_10\|data\[9\]\" merged with LATCH primitive \"rom_c:comb_10\|data\[0\]\"" {  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_c.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_c.v" 6 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1711508025900 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "rom_c:comb_10\|data\[8\] rom_c:comb_10\|data\[1\] " "Duplicate LATCH primitive \"rom_c:comb_10\|data\[8\]\" merged with LATCH primitive \"rom_c:comb_10\|data\[1\]\"" {  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_c.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_c.v" 6 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1711508025900 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "rom_c:comb_10\|data\[7\] rom_c:comb_10\|data\[2\] " "Duplicate LATCH primitive \"rom_c:comb_10\|data\[7\]\" merged with LATCH primitive \"rom_c:comb_10\|data\[2\]\"" {  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_c.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_c.v" 6 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1711508025900 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "rom_c:comb_10\|data\[6\] rom_c:comb_10\|data\[3\] " "Duplicate LATCH primitive \"rom_c:comb_10\|data\[6\]\" merged with LATCH primitive \"rom_c:comb_10\|data\[3\]\"" {  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_c.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_c.v" 6 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1711508025900 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "rom_c:comb_10\|data\[5\] rom_c:comb_10\|data\[4\] " "Duplicate LATCH primitive \"rom_c:comb_10\|data\[5\]\" merged with LATCH primitive \"rom_c:comb_10\|data\[4\]\"" {  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_c.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_c.v" 6 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1711508025900 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1711508025900 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rom_c:comb_10\|data\[0\] " "Latch rom_c:comb_10\|data\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA updn_count:cnt2\|count\[2\] " "Ports D and ENA on the latch are fed by the same signal updn_count:cnt2\|count\[2\]" {  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/updn_count.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/updn_count.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711508025900 ""}  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_c.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_c.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711508025900 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rom_b:comb_9\|data\[0\] " "Latch rom_b:comb_9\|data\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA updn_count:cnt1\|count\[4\] " "Ports D and ENA on the latch are fed by the same signal updn_count:cnt1\|count\[4\]" {  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/updn_count.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/updn_count.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711508025900 ""}  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_b.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_b.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711508025900 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rom_d:comb_11\|data\[0\] " "Latch rom_d:comb_11\|data\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA updn_count:cnt2\|count\[3\] " "Ports D and ENA on the latch are fed by the same signal updn_count:cnt2\|count\[3\]" {  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/updn_count.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/updn_count.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711508025900 ""}  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_d.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_d.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711508025900 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rom_b:comb_9\|data\[1\] " "Latch rom_b:comb_9\|data\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA updn_count:cnt1\|count\[3\] " "Ports D and ENA on the latch are fed by the same signal updn_count:cnt1\|count\[3\]" {  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/updn_count.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/updn_count.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711508025900 ""}  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_b.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_b.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711508025900 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rom_c:comb_10\|data\[1\] " "Latch rom_c:comb_10\|data\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA updn_count:cnt2\|count\[4\] " "Ports D and ENA on the latch are fed by the same signal updn_count:cnt2\|count\[4\]" {  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/updn_count.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/updn_count.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711508025900 ""}  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_c.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_c.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711508025900 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rom_d:comb_11\|data\[1\] " "Latch rom_d:comb_11\|data\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA updn_count:cnt2\|count\[1\] " "Ports D and ENA on the latch are fed by the same signal updn_count:cnt2\|count\[1\]" {  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/updn_count.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/updn_count.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711508025900 ""}  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_d.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_d.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711508025900 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rom_c:comb_10\|data\[2\] " "Latch rom_c:comb_10\|data\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA updn_count:cnt2\|count\[4\] " "Ports D and ENA on the latch are fed by the same signal updn_count:cnt2\|count\[4\]" {  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/updn_count.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/updn_count.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711508025900 ""}  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_c.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_c.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711508025900 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rom_b:comb_9\|data\[2\] " "Latch rom_b:comb_9\|data\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA updn_count:cnt1\|count\[3\] " "Ports D and ENA on the latch are fed by the same signal updn_count:cnt1\|count\[3\]" {  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/updn_count.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/updn_count.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711508025900 ""}  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_b.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_b.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711508025900 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rom_d:comb_11\|data\[2\] " "Latch rom_d:comb_11\|data\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA updn_count:cnt2\|count\[1\] " "Ports D and ENA on the latch are fed by the same signal updn_count:cnt2\|count\[1\]" {  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/updn_count.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/updn_count.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711508025900 ""}  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_d.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_d.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711508025900 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rom_b:comb_9\|data\[3\] " "Latch rom_b:comb_9\|data\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA updn_count:cnt1\|count\[3\] " "Ports D and ENA on the latch are fed by the same signal updn_count:cnt1\|count\[3\]" {  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/updn_count.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/updn_count.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711508025900 ""}  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_b.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_b.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711508025900 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rom_c:comb_10\|data\[3\] " "Latch rom_c:comb_10\|data\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA updn_count:cnt2\|count\[4\] " "Ports D and ENA on the latch are fed by the same signal updn_count:cnt2\|count\[4\]" {  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/updn_count.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/updn_count.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711508025900 ""}  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_c.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_c.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711508025900 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rom_d:comb_11\|data\[3\] " "Latch rom_d:comb_11\|data\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA updn_count:cnt2\|count\[1\] " "Ports D and ENA on the latch are fed by the same signal updn_count:cnt2\|count\[1\]" {  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/updn_count.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/updn_count.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711508025900 ""}  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_d.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_d.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711508025900 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rom_c:comb_10\|data\[4\] " "Latch rom_c:comb_10\|data\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA updn_count:cnt2\|count\[2\] " "Ports D and ENA on the latch are fed by the same signal updn_count:cnt2\|count\[2\]" {  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/updn_count.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/updn_count.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711508025900 ""}  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_c.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_c.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711508025900 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rom_b:comb_9\|data\[4\] " "Latch rom_b:comb_9\|data\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA updn_count:cnt1\|count\[3\] " "Ports D and ENA on the latch are fed by the same signal updn_count:cnt1\|count\[3\]" {  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/updn_count.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/updn_count.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711508025900 ""}  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_b.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_b.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711508025900 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rom_d:comb_11\|data\[4\] " "Latch rom_d:comb_11\|data\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA updn_count:cnt2\|count\[2\] " "Ports D and ENA on the latch are fed by the same signal updn_count:cnt2\|count\[2\]" {  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/updn_count.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/updn_count.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711508025900 ""}  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_d.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_d.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711508025900 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rom_b:comb_9\|data\[5\] " "Latch rom_b:comb_9\|data\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA updn_count:cnt1\|count\[4\] " "Ports D and ENA on the latch are fed by the same signal updn_count:cnt1\|count\[4\]" {  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/updn_count.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/updn_count.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711508025900 ""}  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_b.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_b.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711508025900 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rom_d:comb_11\|data\[5\] " "Latch rom_d:comb_11\|data\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA updn_count:cnt2\|count\[1\] " "Ports D and ENA on the latch are fed by the same signal updn_count:cnt2\|count\[1\]" {  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/updn_count.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/updn_count.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711508025900 ""}  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_d.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_d.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711508025900 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rom_b:comb_9\|data\[6\] " "Latch rom_b:comb_9\|data\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA updn_count:cnt1\|count\[4\] " "Ports D and ENA on the latch are fed by the same signal updn_count:cnt1\|count\[4\]" {  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/updn_count.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/updn_count.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711508025900 ""}  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_b.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_b.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711508025900 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rom_d:comb_11\|data\[6\] " "Latch rom_d:comb_11\|data\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA updn_count:cnt2\|count\[1\] " "Ports D and ENA on the latch are fed by the same signal updn_count:cnt2\|count\[1\]" {  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/updn_count.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/updn_count.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711508025900 ""}  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_d.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_d.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711508025900 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rom_b:comb_9\|data\[7\] " "Latch rom_b:comb_9\|data\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA updn_count:cnt1\|count\[4\] " "Ports D and ENA on the latch are fed by the same signal updn_count:cnt1\|count\[4\]" {  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/updn_count.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/updn_count.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711508025900 ""}  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_b.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_b.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711508025900 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rom_d:comb_11\|data\[7\] " "Latch rom_d:comb_11\|data\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA updn_count:cnt2\|count\[4\] " "Ports D and ENA on the latch are fed by the same signal updn_count:cnt2\|count\[4\]" {  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/updn_count.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/updn_count.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711508025900 ""}  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_d.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_d.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711508025900 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rom_b:comb_9\|data\[8\] " "Latch rom_b:comb_9\|data\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA updn_count:cnt1\|count\[4\] " "Ports D and ENA on the latch are fed by the same signal updn_count:cnt1\|count\[4\]" {  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/updn_count.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/updn_count.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711508025900 ""}  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_b.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_b.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711508025900 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rom_d:comb_11\|data\[8\] " "Latch rom_d:comb_11\|data\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA updn_count:cnt2\|count\[3\] " "Ports D and ENA on the latch are fed by the same signal updn_count:cnt2\|count\[3\]" {  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/updn_count.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/updn_count.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711508025900 ""}  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_d.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_d.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711508025900 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rom_b:comb_9\|data\[9\] " "Latch rom_b:comb_9\|data\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA updn_count:cnt1\|count\[4\] " "Ports D and ENA on the latch are fed by the same signal updn_count:cnt1\|count\[4\]" {  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/updn_count.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/updn_count.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711508025900 ""}  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_b.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_b.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711508025900 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rom_d:comb_11\|data\[9\] " "Latch rom_d:comb_11\|data\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA updn_count:cnt2\|count\[3\] " "Ports D and ENA on the latch are fed by the same signal updn_count:cnt2\|count\[3\]" {  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/updn_count.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/updn_count.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711508025900 ""}  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_d.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_d.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711508025900 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1711508025962 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1711508026290 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711508026290 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "161 " "Implemented 161 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1711508026322 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1711508026322 ""} { "Info" "ICUT_CUT_TM_LCELLS" "147 " "Implemented 147 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1711508026322 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1711508026322 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 71 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 71 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4792 " "Peak virtual memory: 4792 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1711508026322 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 27 10:53:46 2024 " "Processing ended: Wed Mar 27 10:53:46 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1711508026322 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1711508026322 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1711508026322 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1711508026322 ""}
