

================================================================
== Vitis HLS Report for 'KAN'
================================================================
* Date:           Fri May 30 12:14:54 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        KAN
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.00 ns|  1.852 ns|     0.81 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  3.000 ns|  3.000 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.77>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%input_0_read = read i8 @_ssdm_op_Read.ap_none.i8P0A, i8 %input_0" [KAN.cpp:17]   --->   Operation 3 'read' 'input_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%bit_sel = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %input_0_read, i32 4" [./value_to_index.h:6->lut_0_0_0.cpp:25->KAN.cpp:17]   --->   Operation 4 'bitselect' 'bit_sel' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.12ns)   --->   "%xor_ln6 = xor i1 %bit_sel, i1 1" [./value_to_index.h:6->lut_0_0_0.cpp:25->KAN.cpp:17]   --->   Operation 5 'xor' 'xor_ln6' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%trunc_ln6 = trunc i8 %input_0_read" [./value_to_index.h:6->lut_0_0_0.cpp:25->KAN.cpp:17]   --->   Operation 6 'trunc' 'trunc_ln6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%index = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i4.i1, i1 %xor_ln6, i4 %trunc_ln6, i1 0" [./value_to_index.h:6->lut_0_0_0.cpp:25->KAN.cpp:17]   --->   Operation 7 'bitconcatenate' 'index' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%zext_ln25 = zext i6 %index" [lut_0_0_0.cpp:25->KAN.cpp:17]   --->   Operation 8 'zext' 'zext_ln25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%lut_0_0_0_addr = getelementptr i4 %lut_0_0_0, i64 0, i64 %zext_ln25" [lut_0_0_0.cpp:25->KAN.cpp:17]   --->   Operation 9 'getelementptr' 'lut_0_0_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [2/2] (0.65ns)   --->   "%act_0_0_0 = load i6 %lut_0_0_0_addr" [lut_0_0_0.cpp:25->KAN.cpp:17]   --->   Operation 10 'load' 'act_0_0_0' <Predicate = true> <Delay = 0.65> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 88 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.65> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 4> <Depth = 64> <RAM>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%lut_0_0_1_addr = getelementptr i2 %lut_0_0_1, i64 0, i64 %zext_ln25" [lut_0_0_1.cpp:25->KAN.cpp:18]   --->   Operation 11 'getelementptr' 'lut_0_0_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [2/2] (0.63ns)   --->   "%act_0_0_1 = load i6 %lut_0_0_1_addr" [lut_0_0_1.cpp:25->KAN.cpp:18]   --->   Operation 12 'load' 'act_0_0_1' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 88 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 2> <Depth = 64> <RAM>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%lut_0_0_2_addr = getelementptr i3 %lut_0_0_2, i64 0, i64 %zext_ln25" [lut_0_0_2.cpp:25->KAN.cpp:19]   --->   Operation 13 'getelementptr' 'lut_0_0_2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [2/2] (0.65ns)   --->   "%act_0_0_2 = load i6 %lut_0_0_2_addr" [lut_0_0_2.cpp:25->KAN.cpp:19]   --->   Operation 14 'load' 'act_0_0_2' <Predicate = true> <Delay = 0.65> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 88 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.65> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 64> <RAM>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%lut_0_0_3_addr = getelementptr i2 %lut_0_0_3, i64 0, i64 %zext_ln25" [lut_0_0_3.cpp:25->KAN.cpp:20]   --->   Operation 15 'getelementptr' 'lut_0_0_3_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [2/2] (0.63ns)   --->   "%act_0_0_3 = load i6 %lut_0_0_3_addr" [lut_0_0_3.cpp:25->KAN.cpp:20]   --->   Operation 16 'load' 'act_0_0_3' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 88 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 2> <Depth = 64> <RAM>

State 2 <SV = 1> <Delay = 1.85>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%specpipeline_ln12 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [KAN.cpp:12]   --->   Operation 17 'specpipeline' 'specpipeline_ln12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%spectopmodule_ln6 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [KAN.cpp:6]   --->   Operation 18 'spectopmodule' 'spectopmodule_ln6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %input_0"   --->   Operation 19 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %input_0, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %input_1"   --->   Operation 21 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %input_1, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %input_2"   --->   Operation 23 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %input_2, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %input_3"   --->   Operation 25 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %input_3, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %output_r"   --->   Operation 27 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %output_r, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%specmemcore_ln24 = specmemcore void @_ssdm_op_SpecMemCore, i4 %lut_0_0_0, i64 666, i64 19, i64 18446744073709551615" [lut_0_0_0.cpp:24->KAN.cpp:17]   --->   Operation 29 'specmemcore' 'specmemcore_ln24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%specmemcore_ln24 = specmemcore void @_ssdm_op_SpecMemCore, i2 %lut_0_0_1, i64 666, i64 19, i64 18446744073709551615" [lut_0_0_1.cpp:24->KAN.cpp:18]   --->   Operation 30 'specmemcore' 'specmemcore_ln24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%specmemcore_ln24 = specmemcore void @_ssdm_op_SpecMemCore, i3 %lut_0_0_2, i64 666, i64 19, i64 18446744073709551615" [lut_0_0_2.cpp:24->KAN.cpp:19]   --->   Operation 31 'specmemcore' 'specmemcore_ln24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%specmemcore_ln24 = specmemcore void @_ssdm_op_SpecMemCore, i2 %lut_0_0_3, i64 666, i64 19, i64 18446744073709551615" [lut_0_0_3.cpp:24->KAN.cpp:20]   --->   Operation 32 'specmemcore' 'specmemcore_ln24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/2] (0.65ns)   --->   "%act_0_0_0 = load i6 %lut_0_0_0_addr" [lut_0_0_0.cpp:25->KAN.cpp:17]   --->   Operation 33 'load' 'act_0_0_0' <Predicate = true> <Delay = 0.65> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 88 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.65> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 4> <Depth = 64> <RAM>
ST_2 : Operation 34 [1/2] (0.63ns)   --->   "%act_0_0_1 = load i6 %lut_0_0_1_addr" [lut_0_0_1.cpp:25->KAN.cpp:18]   --->   Operation 34 'load' 'act_0_0_1' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 88 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 2> <Depth = 64> <RAM>
ST_2 : Operation 35 [1/2] (0.65ns)   --->   "%act_0_0_2 = load i6 %lut_0_0_2_addr" [lut_0_0_2.cpp:25->KAN.cpp:19]   --->   Operation 35 'load' 'act_0_0_2' <Predicate = true> <Delay = 0.65> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 88 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.65> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 64> <RAM>
ST_2 : Operation 36 [1/2] (0.63ns)   --->   "%act_0_0_3 = load i6 %lut_0_0_3_addr" [lut_0_0_3.cpp:25->KAN.cpp:20]   --->   Operation 36 'load' 'act_0_0_3' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 88 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 2> <Depth = 64> <RAM>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%sext_ln20 = sext i2 %act_0_0_3" [KAN.cpp:20]   --->   Operation 37 'sext' 'sext_ln20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%sext_ln22 = sext i2 %act_0_0_1" [KAN.cpp:22]   --->   Operation 38 'sext' 'sext_ln22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.70ns)   --->   "%add_ln22 = add i4 %sext_ln22, i4 %act_0_0_0" [KAN.cpp:22]   --->   Operation 39 'add' 'add_ln22' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%sext_ln22_1 = sext i4 %add_ln22" [KAN.cpp:22]   --->   Operation 40 'sext' 'sext_ln22_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%sext_ln22_2 = sext i3 %act_0_0_2" [KAN.cpp:22]   --->   Operation 41 'sext' 'sext_ln22_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22_1 = add i5 %sext_ln22_1, i5 %sext_ln22_2" [KAN.cpp:22]   --->   Operation 42 'add' 'add_ln22_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.24> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 43 [1/1] (0.49ns) (root node of TernaryAdder)   --->   "%add_ln22_2 = add i5 %add_ln22_1, i5 %sext_ln20" [KAN.cpp:22]   --->   Operation 43 'add' 'add_ln22_2' <Predicate = true> <Delay = 0.49> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.24> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%sext_ln22_3 = sext i5 %add_ln22_2" [KAN.cpp:22]   --->   Operation 44 'sext' 'sext_ln22_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%write_ln22 = write void @_ssdm_op_Write.ap_none.i8P0A, i8 %output_r, i8 %sext_ln22_3" [KAN.cpp:22]   --->   Operation 45 'write' 'write_ln22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%ret_ln24 = ret" [KAN.cpp:24]   --->   Operation 46 'ret' 'ret_ln24' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.000ns, clock uncertainty: 0.810ns.

 <State 1>: 0.773ns
The critical path consists of the following:
	wire read operation ('input_0_read', KAN.cpp:17) on port 'input_0' (KAN.cpp:17) [22]  (0.000 ns)
	'xor' operation 1 bit ('xor_ln6', ./value_to_index.h:6->lut_0_0_0.cpp:25->KAN.cpp:17) [28]  (0.122 ns)
	'getelementptr' operation 6 bit ('lut_0_0_0_addr', lut_0_0_0.cpp:25->KAN.cpp:17) [32]  (0.000 ns)
	'load' operation 4 bit ('act_0_0_0', lut_0_0_0.cpp:25->KAN.cpp:17) on array 'lut_0_0_0' [33]  (0.651 ns)

 <State 2>: 1.852ns
The critical path consists of the following:
	'load' operation 4 bit ('act_0_0_0', lut_0_0_0.cpp:25->KAN.cpp:17) on array 'lut_0_0_0' [33]  (0.651 ns)
	'add' operation 4 bit ('add_ln22', KAN.cpp:22) [42]  (0.708 ns)
	'add' operation 5 bit ('add_ln22_1', KAN.cpp:22) [45]  (0.000 ns)
	'add' operation 5 bit ('add_ln22_2', KAN.cpp:22) [46]  (0.493 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
