Classic Timing Analyzer report for hw6
Thu Mar 22 09:31:44 2012
Quartus II Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                 ;
+------------------------------+-------+---------------+----------------------------------+-------------+----------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From        ; To       ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+-------------+----------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 5.717 ns                         ; x           ; count[1] ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 7.290 ns                         ; pr_state[1] ; y        ; clk        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 0.343 ns                         ; rst         ; count[1] ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; 339.33 MHz ( period = 2.947 ns ) ; count[1]    ; count[2] ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;             ;          ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+-------------+----------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C5T144C6        ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                             ;
+-------+------------------------------------------------+-------------+-------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From        ; To          ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-------------+-------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 339.33 MHz ( period = 2.947 ns )               ; count[1]    ; count[2]    ; clk        ; clk      ; None                        ; None                      ; 2.733 ns                ;
; N/A   ; 356.89 MHz ( period = 2.802 ns )               ; count[1]    ; count[1]    ; clk        ; clk      ; None                        ; None                      ; 2.588 ns                ;
; N/A   ; 357.40 MHz ( period = 2.798 ns )               ; count[1]    ; count[0]    ; clk        ; clk      ; None                        ; None                      ; 2.584 ns                ;
; N/A   ; 363.64 MHz ( period = 2.750 ns )               ; input1      ; count[1]    ; clk        ; clk      ; None                        ; None                      ; 1.843 ns                ;
; N/A   ; 371.89 MHz ( period = 2.689 ns )               ; count[2]    ; count[1]    ; clk        ; clk      ; None                        ; None                      ; 2.475 ns                ;
; N/A   ; 372.30 MHz ( period = 2.686 ns )               ; count[2]    ; count[2]    ; clk        ; clk      ; None                        ; None                      ; 2.472 ns                ;
; N/A   ; 372.44 MHz ( period = 2.685 ns )               ; count[2]    ; count[0]    ; clk        ; clk      ; None                        ; None                      ; 2.471 ns                ;
; N/A   ; 373.00 MHz ( period = 2.681 ns )               ; count[0]    ; count[1]    ; clk        ; clk      ; None                        ; None                      ; 2.467 ns                ;
; N/A   ; 373.13 MHz ( period = 2.680 ns )               ; count[1]    ; pr_state[1] ; clk        ; clk      ; None                        ; None                      ; 2.465 ns                ;
; N/A   ; 373.41 MHz ( period = 2.678 ns )               ; count[0]    ; count[2]    ; clk        ; clk      ; None                        ; None                      ; 2.464 ns                ;
; N/A   ; 373.55 MHz ( period = 2.677 ns )               ; count[0]    ; count[0]    ; clk        ; clk      ; None                        ; None                      ; 2.463 ns                ;
; N/A   ; 389.56 MHz ( period = 2.567 ns )               ; count[2]    ; pr_state[1] ; clk        ; clk      ; None                        ; None                      ; 2.352 ns                ;
; N/A   ; 390.78 MHz ( period = 2.559 ns )               ; count[0]    ; pr_state[1] ; clk        ; clk      ; None                        ; None                      ; 2.344 ns                ;
; N/A   ; 393.70 MHz ( period = 2.540 ns )               ; pr_state[0] ; count[1]    ; clk        ; clk      ; None                        ; None                      ; 2.096 ns                ;
; N/A   ; 394.17 MHz ( period = 2.537 ns )               ; pr_state[0] ; count[2]    ; clk        ; clk      ; None                        ; None                      ; 2.093 ns                ;
; N/A   ; 394.32 MHz ( period = 2.536 ns )               ; pr_state[0] ; count[0]    ; clk        ; clk      ; None                        ; None                      ; 2.092 ns                ;
; N/A   ; 408.00 MHz ( period = 2.451 ns )               ; count[1]    ; pr_state[0] ; clk        ; clk      ; None                        ; None                      ; 2.467 ns                ;
; N/A   ; 412.37 MHz ( period = 2.425 ns )               ; input1      ; count[0]    ; clk        ; clk      ; None                        ; None                      ; 1.518 ns                ;
; N/A   ; 412.71 MHz ( period = 2.423 ns )               ; input1      ; count[2]    ; clk        ; clk      ; None                        ; None                      ; 1.516 ns                ;
; N/A   ; 413.56 MHz ( period = 2.418 ns )               ; pr_state[0] ; pr_state[1] ; clk        ; clk      ; None                        ; None                      ; 1.973 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; count[2]    ; pr_state[0] ; clk        ; clk      ; None                        ; None                      ; 2.354 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; count[0]    ; pr_state[0] ; clk        ; clk      ; None                        ; None                      ; 2.346 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; pr_state[0] ; pr_state[0] ; clk        ; clk      ; None                        ; None                      ; 1.975 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; pr_state[1] ; count[1]    ; clk        ; clk      ; None                        ; None                      ; 1.642 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; pr_state[1] ; count[2]    ; clk        ; clk      ; None                        ; None                      ; 1.639 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; pr_state[1] ; count[0]    ; clk        ; clk      ; None                        ; None                      ; 1.638 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; input1      ; pr_state[1] ; clk        ; clk      ; None                        ; None                      ; 0.898 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; pr_state[1] ; pr_state[1] ; clk        ; clk      ; None                        ; None                      ; 1.519 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; pr_state[1] ; pr_state[0] ; clk        ; clk      ; None                        ; None                      ; 1.521 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; input1      ; pr_state[0] ; clk        ; clk      ; None                        ; None                      ; 0.773 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; pr_state[1] ; input1      ; clk        ; clk      ; None                        ; None                      ; 0.722 ns                ;
+-------+------------------------------------------------+-------------+-------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------+
; tsu                                                               ;
+-------+--------------+------------+------+-------------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To          ; To Clock ;
+-------+--------------+------------+------+-------------+----------+
; N/A   ; None         ; 5.717 ns   ; x    ; count[1]    ; clk      ;
; N/A   ; None         ; 4.773 ns   ; x    ; pr_state[1] ; clk      ;
; N/A   ; None         ; 3.834 ns   ; x    ; pr_state[0] ; clk      ;
; N/A   ; None         ; 3.823 ns   ; x    ; count[0]    ; clk      ;
; N/A   ; None         ; 3.821 ns   ; x    ; count[2]    ; clk      ;
; N/A   ; None         ; -0.113 ns  ; rst  ; count[2]    ; clk      ;
; N/A   ; None         ; -0.113 ns  ; rst  ; count[0]    ; clk      ;
; N/A   ; None         ; -0.113 ns  ; rst  ; count[1]    ; clk      ;
+-------+--------------+------------+------+-------------+----------+


+-------------------------------------------------------------------+
; tco                                                               ;
+-------+--------------+------------+-------------+----+------------+
; Slack ; Required tco ; Actual tco ; From        ; To ; From Clock ;
+-------+--------------+------------+-------------+----+------------+
; N/A   ; None         ; 7.290 ns   ; pr_state[1] ; y  ; clk        ;
+-------+--------------+------------+-------------+----+------------+


+-------------------------------------------------------------------------+
; th                                                                      ;
+---------------+-------------+-----------+------+-------------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To          ; To Clock ;
+---------------+-------------+-----------+------+-------------+----------+
; N/A           ; None        ; 0.343 ns  ; rst  ; count[2]    ; clk      ;
; N/A           ; None        ; 0.343 ns  ; rst  ; count[0]    ; clk      ;
; N/A           ; None        ; 0.343 ns  ; rst  ; count[1]    ; clk      ;
; N/A           ; None        ; -3.591 ns ; x    ; count[2]    ; clk      ;
; N/A           ; None        ; -3.593 ns ; x    ; count[0]    ; clk      ;
; N/A           ; None        ; -3.604 ns ; x    ; pr_state[0] ; clk      ;
; N/A           ; None        ; -4.543 ns ; x    ; pr_state[1] ; clk      ;
; N/A           ; None        ; -5.487 ns ; x    ; count[1]    ; clk      ;
+---------------+-------------+-----------+------+-------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition
    Info: Processing started: Thu Mar 22 09:31:44 2012
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off hw6 -c hw6 --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "input1" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "pr_state[0]" as buffer
Info: Clock "clk" has Internal fmax of 339.33 MHz between source register "count[1]" and destination register "count[2]" (period= 2.947 ns)
    Info: + Longest register to register delay is 2.733 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y4_N21; Fanout = 3; REG Node = 'count[1]'
        Info: 2: + IC(0.998 ns) + CELL(0.438 ns) = 1.436 ns; Loc. = LCCOMB_X5_Y5_N12; Fanout = 1; COMB Node = 'Add0~0'
        Info: 3: + IC(0.938 ns) + CELL(0.275 ns) = 2.649 ns; Loc. = LCCOMB_X1_Y4_N10; Fanout = 1; COMB Node = 'count~6'
        Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 2.733 ns; Loc. = LCFF_X1_Y4_N11; Fanout = 3; REG Node = 'count[2]'
        Info: Total cell delay = 0.797 ns ( 29.16 % )
        Info: Total interconnect delay = 1.936 ns ( 70.84 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "clk" to destination register is 2.349 ns
            Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'
            Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 4; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(0.701 ns) + CELL(0.537 ns) = 2.349 ns; Loc. = LCFF_X1_Y4_N11; Fanout = 3; REG Node = 'count[2]'
            Info: Total cell delay = 1.526 ns ( 64.96 % )
            Info: Total interconnect delay = 0.823 ns ( 35.04 % )
        Info: - Longest clock path from clock "clk" to source register is 2.349 ns
            Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'
            Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 4; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(0.701 ns) + CELL(0.537 ns) = 2.349 ns; Loc. = LCFF_X1_Y4_N21; Fanout = 3; REG Node = 'count[1]'
            Info: Total cell delay = 1.526 ns ( 64.96 % )
            Info: Total interconnect delay = 0.823 ns ( 35.04 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
Info: tsu for register "count[1]" (data pin = "x", clock pin = "clk") is 5.717 ns
    Info: + Longest pin to register delay is 8.102 ns
        Info: 1: + IC(0.000 ns) + CELL(0.860 ns) = 0.860 ns; Loc. = PIN_41; Fanout = 4; PIN Node = 'x'
        Info: 2: + IC(5.378 ns) + CELL(0.438 ns) = 6.676 ns; Loc. = LCCOMB_X5_Y5_N18; Fanout = 2; COMB Node = 'process_0~0'
        Info: 3: + IC(0.944 ns) + CELL(0.398 ns) = 8.018 ns; Loc. = LCCOMB_X1_Y4_N20; Fanout = 1; COMB Node = 'count~4'
        Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 8.102 ns; Loc. = LCFF_X1_Y4_N21; Fanout = 3; REG Node = 'count[1]'
        Info: Total cell delay = 1.780 ns ( 21.97 % )
        Info: Total interconnect delay = 6.322 ns ( 78.03 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "clk" to destination register is 2.349 ns
        Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'
        Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 4; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.701 ns) + CELL(0.537 ns) = 2.349 ns; Loc. = LCFF_X1_Y4_N21; Fanout = 3; REG Node = 'count[1]'
        Info: Total cell delay = 1.526 ns ( 64.96 % )
        Info: Total interconnect delay = 0.823 ns ( 35.04 % )
Info: tco from clock "clk" to destination pin "y" through register "pr_state[1]" is 7.290 ns
    Info: + Longest clock path from clock "clk" to source register is 2.348 ns
        Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'
        Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 4; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.700 ns) + CELL(0.537 ns) = 2.348 ns; Loc. = LCFF_X5_Y5_N27; Fanout = 4; REG Node = 'pr_state[1]'
        Info: Total cell delay = 1.526 ns ( 64.99 % )
        Info: Total interconnect delay = 0.822 ns ( 35.01 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 4.692 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X5_Y5_N27; Fanout = 4; REG Node = 'pr_state[1]'
        Info: 2: + IC(1.904 ns) + CELL(2.788 ns) = 4.692 ns; Loc. = PIN_125; Fanout = 0; PIN Node = 'y'
        Info: Total cell delay = 2.788 ns ( 59.42 % )
        Info: Total interconnect delay = 1.904 ns ( 40.58 % )
Info: th for register "count[2]" (data pin = "rst", clock pin = "clk") is 0.343 ns
    Info: + Longest clock path from clock "clk" to destination register is 2.349 ns
        Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'
        Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 4; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.701 ns) + CELL(0.537 ns) = 2.349 ns; Loc. = LCFF_X1_Y4_N11; Fanout = 3; REG Node = 'count[2]'
        Info: Total cell delay = 1.526 ns ( 64.96 % )
        Info: Total interconnect delay = 0.823 ns ( 35.04 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 2.272 ns
        Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_18; Fanout = 4; PIN Node = 'rst'
        Info: 2: + IC(0.633 ns) + CELL(0.660 ns) = 2.272 ns; Loc. = LCFF_X1_Y4_N11; Fanout = 3; REG Node = 'count[2]'
        Info: Total cell delay = 1.639 ns ( 72.14 % )
        Info: Total interconnect delay = 0.633 ns ( 27.86 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 157 megabytes
    Info: Processing ended: Thu Mar 22 09:31:44 2012
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


