

================================================================
== Vitis HLS Report for 'conv1'
================================================================
* Date:           Wed Nov  1 18:49:13 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  10.00 ns|  13.323 ns|     2.70 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +------------+------------+------------+------------+------------+------------+---------+
    |     Latency (cycles)    |    Latency (absolute)   |         Interval        | Pipeline|
    |     min    |     max    |     min    |     max    |     min    |     max    |   Type  |
    +------------+------------+------------+------------+------------+------------+---------+
    |  1446427134|  1446435838|  19.271 sec|  19.271 sec|  1446427134|  1446435838|       no|
    +------------+------------+------------+------------+------------+------------+---------+

    + Detail: 
        * Instance: 
        +------------------------------------+-------------------------+---------+---------+----------+----------+--------+--------+---------+
        |                                    |                         |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
        |              Instance              |          Module         |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
        +------------------------------------+-------------------------+---------+---------+----------+----------+--------+--------+---------+
        |grp_export_output_buffer_c1_fu_938  |export_output_buffer_c1  |   195858|   195922|  1.959 ms|  1.959 ms|  195858|  195922|       no|
        |grp_conv1_Pipeline_KR_KC_fu_965     |conv1_Pipeline_KR_KC     |      336|      336|  4.477 us|  4.477 us|     336|     336|       no|
        +------------------------------------+-------------------------+---------+---------+----------+----------+--------+--------+---------+

        * Loop: 
        +-------------------+------------+------------+---------------------+-----------+-----------+-------+----------+
        |                   |     Latency (cycles)    |      Iteration      |  Initiation Interval  |  Trip |          |
        |     Loop Name     |     min    |     max    |       Latency       |  achieved |   target  | Count | Pipelined|
        +-------------------+------------+------------+---------------------+-----------+-----------+-------+----------+
        |- TILE_ROW         |  1446427133|  1446435837|  85083949 ~ 85084461|          -|          -|     17|        no|
        | + BH              |       18170|       18170|                  790|          -|          -|     23|        no|
        |  ++ PAD           |           4|           4|                    1|          -|          -|      4|        no|
        |  ++ BH.2          |         765|         765|                    3|          -|          -|    255|        no|
        | + TILE_OUT        |    85065776|    85066288|  10633222 ~ 10633286|          -|          -|      8|        no|
        |  ++ LOAD_WEIGHTS  |        2752|        2752|                  344|          -|          -|      8|        no|
        |   +++ K           |         342|         342|                   38|          -|          -|      9|        no|
        |    ++++ K.1       |          36|          36|                    4|          -|          -|      9|        no|
        |  ++ OUT_ROW_COL   |    10434600|    10434600|                  341|          -|          -|  30600|        no|
        +-------------------+------------+------------+---------------------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    847|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    4|    1609|   3770|    -|
|Memory           |      100|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       -|   1769|    -|
|Register         |        -|    -|     886|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |      100|    4|    2495|   6386|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       23|    1|       1|      9|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+-------------------------+---------+----+------+------+-----+
    |              Instance              |          Module         | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +------------------------------------+-------------------------+---------+----+------+------+-----+
    |grp_conv1_Pipeline_KR_KC_fu_965     |conv1_Pipeline_KR_KC     |        0|   3|   327|   806|    0|
    |grp_export_output_buffer_c1_fu_938  |export_output_buffer_c1  |        0|   1|  1282|  2797|    0|
    |mul_3ns_10ns_11_1_1_U94             |mul_3ns_10ns_11_1_1      |        0|   0|     0|    62|    0|
    |mul_7ns_10ns_15_1_1_U95             |mul_7ns_10ns_15_1_1      |        0|   0|     0|    62|    0|
    |mux_8_3_32_1_1_U96                  |mux_8_3_32_1_1           |        0|   0|     0|    43|    0|
    +------------------------------------+-------------------------+---------+----+------+------+-----+
    |Total                               |                         |        0|   4|  1609|  3770|    0|
    +------------------------------------+-------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |                             Memory                             |                                      Module                                      | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |conv1_float_255_255_float_1_9_9_float_float_255_255_in_3_U      |conv1_conv1_float_255_255_float_1_9_9_float_float_255_255_in_3_RAM_AUTO_1R1W      |        4|  0|   0|    0|  1578|   32|     1|        50496|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_in_1_U      |conv1_conv1_float_255_255_float_1_9_9_float_float_255_255_in_3_RAM_AUTO_1R1W      |        4|  0|   0|    0|  1578|   32|     1|        50496|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_in_U        |conv1_conv1_float_255_255_float_1_9_9_float_float_255_255_in_3_RAM_AUTO_1R1W      |        4|  0|   0|    0|  1578|   32|     1|        50496|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_U      |conv1_conv1_float_255_255_float_1_9_9_float_float_255_255_in_3_RAM_AUTO_1R1W      |        4|  0|   0|    0|  1578|   32|     1|        50496|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7_U      |conv1_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7_RAM_AUTO_1R1W      |        8|  0|   0|    0|  4080|   32|     1|       130560|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6_U      |conv1_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7_RAM_AUTO_1R1W      |        8|  0|   0|    0|  4080|   32|     1|       130560|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5_U      |conv1_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7_RAM_AUTO_1R1W      |        8|  0|   0|    0|  4080|   32|     1|       130560|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4_U      |conv1_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7_RAM_AUTO_1R1W      |        8|  0|   0|    0|  4080|   32|     1|       130560|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_U      |conv1_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7_RAM_AUTO_1R1W      |        8|  0|   0|    0|  4080|   32|     1|       130560|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_U      |conv1_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7_RAM_AUTO_1R1W      |        8|  0|   0|    0|  4080|   32|     1|       130560|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_U      |conv1_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7_RAM_AUTO_1R1W      |        8|  0|   0|    0|  4080|   32|     1|       130560|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_U        |conv1_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7_RAM_AUTO_1R1W      |        8|  0|   0|    0|  4080|   32|     1|       130560|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_U  |conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_RAM_AUTO_1bkb  |        2|  0|   0|    0|    40|   32|     1|         1280|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0_U  |conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_RAM_AUTO_1bkb  |        2|  0|   0|    0|    40|   32|     1|         1280|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_1_0_U  |conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_1_0_RAM_AUTO_1cud  |        1|  0|   0|    0|    40|   32|     1|         1280|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_2_0_U  |conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_1_0_RAM_AUTO_1cud  |        1|  0|   0|    0|    40|   32|     1|         1280|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_3_0_U  |conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_1_0_RAM_AUTO_1cud  |        1|  0|   0|    0|    40|   32|     1|         1280|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_4_0_U  |conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_1_0_RAM_AUTO_1cud  |        1|  0|   0|    0|    40|   32|     1|         1280|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_5_0_U  |conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_1_0_RAM_AUTO_1cud  |        1|  0|   0|    0|    40|   32|     1|         1280|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_6_0_U  |conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_1_0_RAM_AUTO_1cud  |        1|  0|   0|    0|    40|   32|     1|         1280|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_7_0_U  |conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_1_0_RAM_AUTO_1cud  |        1|  0|   0|    0|    40|   32|     1|         1280|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_8_0_U  |conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_1_0_RAM_AUTO_1cud  |        1|  0|   0|    0|    40|   32|     1|         1280|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_1_0_U  |conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_1_0_RAM_AUTO_1cud  |        1|  0|   0|    0|    40|   32|     1|         1280|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_2_0_U  |conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_1_0_RAM_AUTO_1cud  |        1|  0|   0|    0|    40|   32|     1|         1280|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_3_0_U  |conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_1_0_RAM_AUTO_1cud  |        1|  0|   0|    0|    40|   32|     1|         1280|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_4_0_U  |conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_1_0_RAM_AUTO_1cud  |        1|  0|   0|    0|    40|   32|     1|         1280|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_5_0_U  |conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_1_0_RAM_AUTO_1cud  |        1|  0|   0|    0|    40|   32|     1|         1280|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_6_0_U  |conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_1_0_RAM_AUTO_1cud  |        1|  0|   0|    0|    40|   32|     1|         1280|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_7_0_U  |conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_1_0_RAM_AUTO_1cud  |        1|  0|   0|    0|    40|   32|     1|         1280|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_8_0_U  |conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_1_0_RAM_AUTO_1cud  |        1|  0|   0|    0|    40|   32|     1|         1280|
    +----------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                                                           |                                                                                  |      100|  0|   0|    0| 39672|  960|    30|      1269504|
    +----------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name         | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+----+---+----+------------+------------+
    |add_ln108_1_fu_1403_p2          |         +|   0|  0|  12|           4|           1|
    |add_ln108_fu_1344_p2            |         +|   0|  0|  71|          64|          64|
    |add_ln110_fu_1419_p2            |         +|   0|  0|  12|           4|           1|
    |add_ln31_fu_1369_p2             |         +|   0|  0|  15|           8|           4|
    |add_ln35_fu_1713_p2             |         +|   0|  0|  14|           7|           4|
    |add_ln39_1_fu_1504_p2           |         +|   0|  0|  22|          15|           1|
    |add_ln39_fu_1510_p2             |         +|   0|  0|  12|           4|           1|
    |add_ln42_1_fu_1774_p2           |         +|   0|  0|  19|          12|           1|
    |add_ln42_fu_1584_p2             |         +|   0|  0|  12|           4|           1|
    |add_ln43_fu_1769_p2             |         +|   0|  0|  15|           8|           1|
    |add_ln82_fu_1052_p2             |         +|   0|  0|  12|           5|           1|
    |add_ln85_1_fu_1078_p2           |         +|   0|  0|  17|          10|          10|
    |add_ln85_fu_1068_p2             |         +|   0|  0|  13|           6|           4|
    |add_ln87_fu_1157_p2             |         +|   0|  0|  71|          64|          64|
    |add_ln88_fu_1182_p2             |         +|   0|  0|  71|          64|          10|
    |add_ln91_fu_1251_p2             |         +|   0|  0|  10|           3|           1|
    |add_ln93_fu_1228_p2             |         +|   0|  0|  18|          11|          11|
    |add_ln94_1_fu_1267_p2           |         +|   0|  0|  18|          11|          11|
    |add_ln94_fu_1257_p2             |         +|   0|  0|  16|           9|           9|
    |arrayidx36612_sum_i_fu_1296_p2  |         +|   0|  0|  16|           9|           3|
    |empty_109_fu_1290_p2            |         +|   0|  0|  15|           8|           1|
    |empty_111_fu_1306_p2            |         +|   0|  0|  18|          11|          11|
    |empty_113_fu_1391_p2            |         +|   0|  0|  13|           6|           6|
    |empty_114_fu_1439_p2            |         +|   0|  0|  13|           6|           6|
    |empty_115_fu_1472_p2            |         +|   0|  0|  12|           4|           1|
    |empty_118_fu_1729_p2            |         +|   0|  0|  13|           6|           6|
    |empty_122_fu_1690_p2            |         +|   0|  0|  17|          12|          12|
    |empty_120_fu_1668_p2            |         -|   0|  0|  17|          12|          12|
    |sub_ln87_fu_1147_p2             |         -|   0|  0|  27|          20|          20|
    |and_ln39_1_fu_1552_p2           |       and|   0|  0|   2|           1|           1|
    |and_ln39_fu_1578_p2             |       and|   0|  0|   2|           1|           1|
    |exitcond275_fu_1284_p2          |      icmp|   0|  0|  15|           8|           2|
    |exitcond337_fu_1466_p2          |      icmp|   0|  0|  12|           4|           4|
    |icmp_ln108_fu_1397_p2           |      icmp|   0|  0|  12|           4|           5|
    |icmp_ln110_fu_1413_p2           |      icmp|   0|  0|  12|           4|           4|
    |icmp_ln31_fu_1028_p2            |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln39_fu_1498_p2            |      icmp|   0|  0|  22|          15|          13|
    |icmp_ln42_fu_1516_p2            |      icmp|   0|  0|  19|          12|          10|
    |icmp_ln43_fu_1572_p2            |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln55_fu_1091_p2            |      icmp|   0|  0|  17|          10|           8|
    |icmp_ln82_fu_1046_p2            |      icmp|   0|  0|  12|           5|           5|
    |icmp_ln91_fu_1245_p2            |      icmp|   0|  0|  12|           3|           4|
    |or_ln42_fu_1590_p2              |        or|   0|  0|   2|           1|           1|
    |or_ln54_fu_1113_p2              |        or|   0|  0|   2|           1|           1|
    |hclamp_fu_1119_p3               |    select|   0|  0|  10|           1|          10|
    |select_ln39_1_fu_1530_p3        |    select|   0|  0|   4|           1|           4|
    |select_ln39_2_fu_1538_p3        |    select|   0|  0|   3|           1|           1|
    |select_ln39_3_fu_1558_p3        |    select|   0|  0|   2|           1|           1|
    |select_ln39_fu_1522_p3          |    select|   0|  0|   4|           1|           1|
    |select_ln42_1_fu_1604_p3        |    select|   0|  0|   4|           1|           4|
    |select_ln42_2_fu_1616_p3        |    select|   0|  0|   3|           1|           3|
    |select_ln42_3_fu_1632_p3        |    select|   0|  0|   2|           1|           1|
    |select_ln42_4_fu_1678_p3        |    select|   0|  0|   2|           1|           2|
    |select_ln42_5_fu_1780_p3        |    select|   0|  0|  11|           1|           1|
    |select_ln42_fu_1596_p3          |    select|   0|  0|   8|           1|           1|
    |select_ln54_fu_1105_p3          |    select|   0|  0|   8|           1|           1|
    |xor_ln39_1_fu_1546_p2           |       xor|   0|  0|   2|           1|           2|
    |xor_ln39_fu_1566_p2             |       xor|   0|  0|   2|           1|           2|
    +--------------------------------+----------+----+---+----+------------+------------+
    |Total                           |          |   0|  0| 847|         506|         375|
    +--------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------------------------------------+-----+-----------+-----+-----------+
    |                                  Name                                 | LUT | Input Size| Bits| Total Bits|
    +-----------------------------------------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                                                              |  219|         48|    1|         48|
    |bh_reg_803                                                             |    9|          2|    5|         10|
    |bout_reg_848                                                           |    9|          2|    4|          8|
    |c_reg_927                                                              |    9|          2|    8|         16|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_in_1_address0      |   20|          4|   11|         44|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_in_1_ce0           |   14|          3|    1|          3|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_in_1_d0            |   14|          3|   32|         96|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_address0      |   20|          4|   11|         44|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_ce0           |   14|          3|    1|          3|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_d0            |   14|          3|   32|         96|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_in_3_address0      |   20|          4|   11|         44|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_in_3_ce0           |   14|          3|    1|          3|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_in_3_d0            |   14|          3|   32|         96|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_in_address0        |   20|          4|   11|         44|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_in_ce0             |   14|          3|    1|          3|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_in_d0              |   14|          3|   32|         96|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address0      |   20|          4|   12|         48|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce0           |   14|          3|    1|          3|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce1           |    9|          2|    1|          2|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_d0            |   14|          3|   32|         96|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_we0           |   14|          3|    1|          3|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_address0      |   20|          4|   12|         48|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_ce0           |   14|          3|    1|          3|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_ce1           |    9|          2|    1|          2|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_d0            |   14|          3|   32|         96|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_we0           |   14|          3|    1|          3|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_address0      |   20|          4|   12|         48|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_ce0           |   14|          3|    1|          3|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_ce1           |    9|          2|    1|          2|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_d0            |   14|          3|   32|         96|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_we0           |   14|          3|    1|          3|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4_address0      |   20|          4|   12|         48|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4_ce0           |   14|          3|    1|          3|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4_ce1           |    9|          2|    1|          2|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4_d0            |   14|          3|   32|         96|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4_we0           |   14|          3|    1|          3|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5_address0      |   20|          4|   12|         48|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5_ce0           |   14|          3|    1|          3|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5_ce1           |    9|          2|    1|          2|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5_d0            |   14|          3|   32|         96|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5_we0           |   14|          3|    1|          3|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6_address0      |   20|          4|   12|         48|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6_ce0           |   14|          3|    1|          3|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6_ce1           |    9|          2|    1|          2|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6_d0            |   14|          3|   32|         96|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6_we0           |   14|          3|    1|          3|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7_address0      |   20|          4|   12|         48|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7_ce0           |   14|          3|    1|          3|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7_ce1           |    9|          2|    1|          2|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7_d0            |   14|          3|   32|         96|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7_we0           |   14|          3|    1|          3|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address0        |   20|          4|   12|         48|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce0             |   14|          3|    1|          3|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce1             |    9|          2|    1|          2|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_d0              |   14|          3|   32|         96|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_we0             |   14|          3|    1|          3|
    |grp_fu_2181_ce                                                         |   14|          3|    1|          3|
    |grp_fu_2181_p0                                                         |   14|          3|   32|         96|
    |grp_fu_2181_p1                                                         |   14|          3|   32|         96|
    |grp_fu_2185_ce                                                         |    9|          2|    1|          2|
    |grp_fu_2189_ce                                                         |    9|          2|    1|          2|
    |h_fu_286                                                               |    9|          2|    8|         16|
    |i1_blk_n_AR                                                            |    9|          2|    1|          2|
    |i1_blk_n_R                                                             |    9|          2|    1|          2|
    |indvar_flatten34_reg_904                                               |    9|          2|   12|         24|
    |indvar_flatten55_reg_882                                               |    9|          2|   15|         30|
    |k_reg_859                                                              |    9|          2|    4|          8|
    |loop_index_i22_reg_870                                                 |    9|          2|    4|          8|
    |loop_index_i_reg_825                                                   |    9|          2|    8|         16|
    |m_axi_i1_ARADDR                                                        |   14|          3|   64|        192|
    |m_axi_i1_ARLEN                                                         |   14|          3|   32|         96|
    |m_axi_i2_AWVALID                                                       |    9|          2|    1|          2|
    |m_axi_i2_BREADY                                                        |    9|          2|    1|          2|
    |m_axi_i2_WVALID                                                        |    9|          2|    1|          2|
    |o_reg_893                                                              |    9|          2|    4|          8|
    |out_reg_836                                                            |    9|          2|    7|         14|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_address0  |   14|          3|    6|         18|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_ce0       |   14|          3|    1|          3|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_ce1       |    9|          2|    1|          2|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_1_0_address0  |   14|          3|    6|         18|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_1_0_ce0       |   14|          3|    1|          3|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_2_0_address0  |   14|          3|    6|         18|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_2_0_ce0       |   14|          3|    1|          3|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_3_0_address0  |   14|          3|    6|         18|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_3_0_ce0       |   14|          3|    1|          3|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_4_0_address0  |   14|          3|    6|         18|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_4_0_ce0       |   14|          3|    1|          3|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_5_0_address0  |   14|          3|    6|         18|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_5_0_ce0       |   14|          3|    1|          3|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_6_0_address0  |   14|          3|    6|         18|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_6_0_ce0       |   14|          3|    1|          3|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_7_0_address0  |   14|          3|    6|         18|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_7_0_ce0       |   14|          3|    1|          3|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_8_0_address0  |   14|          3|    6|         18|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_8_0_ce0       |   14|          3|    1|          3|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0_address0  |   14|          3|    6|         18|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0_ce0       |   14|          3|    1|          3|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0_ce1       |    9|          2|    1|          2|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_1_0_address0  |   14|          3|    6|         18|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_1_0_ce0       |   14|          3|    1|          3|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_2_0_address0  |   14|          3|    6|         18|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_2_0_ce0       |   14|          3|    1|          3|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_3_0_address0  |   14|          3|    6|         18|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_3_0_ce0       |   14|          3|    1|          3|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_4_0_address0  |   14|          3|    6|         18|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_4_0_ce0       |   14|          3|    1|          3|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_5_0_address0  |   14|          3|    6|         18|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_5_0_ce0       |   14|          3|    1|          3|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_6_0_address0  |   14|          3|    6|         18|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_6_0_ce0       |   14|          3|    1|          3|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_7_0_address0  |   14|          3|    6|         18|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_7_0_ce0       |   14|          3|    1|          3|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_8_0_address0  |   14|          3|    6|         18|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_8_0_ce0       |   14|          3|    1|          3|
    |p_reg_814                                                              |    9|          2|    3|          6|
    |r_reg_916                                                              |    9|          2|    4|          8|
    |w1_blk_n_AR                                                            |    9|          2|    1|          2|
    |w1_blk_n_R                                                             |    9|          2|    1|          2|
    +-----------------------------------------------------------------------+-----+-----------+-----+-----------+
    |Total                                                                  | 1769|        379|  937|       2891|
    +-----------------------------------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------------------+----+----+-----+-----------+
    |                                    Name                                    | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------------------+----+----+-----+-----------+
    |add_ln108_1_reg_1931                                                        |   4|   0|    4|          0|
    |add_ln110_reg_1943                                                          |   4|   0|    4|          0|
    |add_ln35_reg_2156                                                           |   7|   0|    7|          0|
    |add_ln39_1_reg_2071                                                         |  15|   0|   15|          0|
    |add_ln82_reg_1835                                                           |   5|   0|    5|          0|
    |add_loc_fu_290                                                              |  32|   0|   32|          0|
    |ap_CS_fsm                                                                   |  47|   0|   47|          0|
    |bh_reg_803                                                                  |   5|   0|    5|          0|
    |bout_reg_848                                                                |   4|   0|    4|          0|
    |c_reg_927                                                                   |   8|   0|    8|          0|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_61_reg_2111          |  12|   0|   12|          0|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_62_reg_2116          |  12|   0|   12|          0|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_63_reg_2121          |  12|   0|   12|          0|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_64_reg_2126          |  12|   0|   12|          0|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_65_reg_2131          |  12|   0|   12|          0|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_66_reg_2136          |  12|   0|   12|          0|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_67_reg_2141          |  12|   0|   12|          0|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_68_reg_2146          |  12|   0|   12|          0|
    |empty_109_reg_1896                                                          |   8|   0|    8|          0|
    |empty_110_reg_1906                                                          |  32|   0|   32|          0|
    |empty_111_reg_1901                                                          |  11|   0|   11|          0|
    |empty_113_reg_1923                                                          |   6|   0|    6|          0|
    |empty_115_reg_2041                                                          |   4|   0|    4|          0|
    |empty_116_reg_2046                                                          |  32|   0|   32|          0|
    |empty_118_reg_2161                                                          |   6|   0|    6|          0|
    |grp_conv1_Pipeline_KR_KC_fu_965_ap_start_reg                                |   1|   0|    1|          0|
    |grp_export_output_buffer_c1_fu_938_ap_start_reg                             |   1|   0|    1|          0|
    |h_2_reg_1815                                                                |   8|   0|    8|          0|
    |h_fu_286                                                                    |   8|   0|    8|          0|
    |i1_addr_1_reg_1851                                                          |  64|   0|   64|          0|
    |i1_addr_read_1_reg_1857                                                     |  32|   0|   32|          0|
    |i1_addr_reg_1845                                                            |  64|   0|   64|          0|
    |icmp_ln42_reg_2076                                                          |   1|   0|    1|          0|
    |indvar_flatten34_reg_904                                                    |  12|   0|   12|          0|
    |indvar_flatten55_reg_882                                                    |  15|   0|   15|          0|
    |k_reg_859                                                                   |   4|   0|    4|          0|
    |left_reg_1869                                                               |  32|   0|   32|          0|
    |loop_index_i22_reg_870                                                      |   4|   0|    4|          0|
    |loop_index_i_reg_825                                                        |   8|   0|    8|          0|
    |lshr_ln_reg_1840                                                            |   3|   0|    3|          0|
    |mul_ln82_reg_1862                                                           |  11|   0|   11|          0|
    |o_reg_893                                                                   |   4|   0|    4|          0|
    |out_reg_836                                                                 |   7|   0|    7|          0|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_addr_reg_1948  |   6|   0|    6|          0|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_1_0_addr_reg_1953  |   6|   0|    6|          0|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_2_0_addr_reg_1958  |   6|   0|    6|          0|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_3_0_addr_reg_1963  |   6|   0|    6|          0|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_4_0_addr_reg_1968  |   6|   0|    6|          0|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_5_0_addr_reg_1973  |   6|   0|    6|          0|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_6_0_addr_reg_1978  |   6|   0|    6|          0|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_7_0_addr_reg_1983  |   6|   0|    6|          0|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_8_0_addr_reg_1988  |   6|   0|    6|          0|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0_addr_reg_1993  |   6|   0|    6|          0|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_1_0_addr_reg_1998  |   6|   0|    6|          0|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_2_0_addr_reg_2003  |   6|   0|    6|          0|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_3_0_addr_reg_2008  |   6|   0|    6|          0|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_4_0_addr_reg_2013  |   6|   0|    6|          0|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_5_0_addr_reg_2018  |   6|   0|    6|          0|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_6_0_addr_reg_2023  |   6|   0|    6|          0|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_7_0_addr_reg_2028  |   6|   0|    6|          0|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_8_0_addr_reg_2033  |   6|   0|    6|          0|
    |p_reg_814                                                                   |   3|   0|    3|          0|
    |r_reg_916                                                                   |   4|   0|    4|          0|
    |right_reg_1877                                                              |  32|   0|   32|          0|
    |select_ln39_1_reg_2081                                                      |   4|   0|    4|          0|
    |select_ln42_1_reg_2095                                                      |   4|   0|    4|          0|
    |select_ln42_2_reg_2101                                                      |   3|   0|    3|          0|
    |select_ln42_4_reg_2106                                                      |   2|   0|    2|          0|
    |select_ln42_reg_2088                                                        |   8|   0|    8|          0|
    |tmp_reg_2166                                                                |  32|   0|   32|          0|
    |trunc_ln110_reg_1936                                                        |   1|   0|    1|          0|
    |trunc_ln58_reg_2151                                                         |   6|   0|    6|          0|
    |trunc_ln82_reg_1828                                                         |   2|   0|    2|          0|
    |w1_addr_reg_1917                                                            |  64|   0|   64|          0|
    |zext_ln31_reg_1823                                                          |   8|   0|   10|          2|
    +----------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                       | 886|   0|  888|          2|
    +----------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+---------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object |    C Type    |
+-----------------------+-----+-----+------------+---------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|          conv1|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|          conv1|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|          conv1|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|          conv1|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|          conv1|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_523_p_din0      |  out|   32|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_523_p_din1      |  out|   32|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_523_p_opcode    |  out|    2|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_523_p_dout0     |   in|   32|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_523_p_ce        |  out|    1|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_527_p_din0      |  out|   32|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_527_p_din1      |  out|   32|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_527_p_dout0     |   in|   32|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_527_p_ce        |  out|    1|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_531_p_din0      |  out|   32|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_531_p_din1      |  out|   32|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_531_p_opcode    |  out|    5|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_531_p_dout0     |   in|    1|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_531_p_ce        |  out|    1|  ap_ctrl_hs|          conv1|  return value|
|m_axi_i1_AWVALID       |  out|    1|       m_axi|             i1|       pointer|
|m_axi_i1_AWREADY       |   in|    1|       m_axi|             i1|       pointer|
|m_axi_i1_AWADDR        |  out|   64|       m_axi|             i1|       pointer|
|m_axi_i1_AWID          |  out|    1|       m_axi|             i1|       pointer|
|m_axi_i1_AWLEN         |  out|   32|       m_axi|             i1|       pointer|
|m_axi_i1_AWSIZE        |  out|    3|       m_axi|             i1|       pointer|
|m_axi_i1_AWBURST       |  out|    2|       m_axi|             i1|       pointer|
|m_axi_i1_AWLOCK        |  out|    2|       m_axi|             i1|       pointer|
|m_axi_i1_AWCACHE       |  out|    4|       m_axi|             i1|       pointer|
|m_axi_i1_AWPROT        |  out|    3|       m_axi|             i1|       pointer|
|m_axi_i1_AWQOS         |  out|    4|       m_axi|             i1|       pointer|
|m_axi_i1_AWREGION      |  out|    4|       m_axi|             i1|       pointer|
|m_axi_i1_AWUSER        |  out|    1|       m_axi|             i1|       pointer|
|m_axi_i1_WVALID        |  out|    1|       m_axi|             i1|       pointer|
|m_axi_i1_WREADY        |   in|    1|       m_axi|             i1|       pointer|
|m_axi_i1_WDATA         |  out|   32|       m_axi|             i1|       pointer|
|m_axi_i1_WSTRB         |  out|    4|       m_axi|             i1|       pointer|
|m_axi_i1_WLAST         |  out|    1|       m_axi|             i1|       pointer|
|m_axi_i1_WID           |  out|    1|       m_axi|             i1|       pointer|
|m_axi_i1_WUSER         |  out|    1|       m_axi|             i1|       pointer|
|m_axi_i1_ARVALID       |  out|    1|       m_axi|             i1|       pointer|
|m_axi_i1_ARREADY       |   in|    1|       m_axi|             i1|       pointer|
|m_axi_i1_ARADDR        |  out|   64|       m_axi|             i1|       pointer|
|m_axi_i1_ARID          |  out|    1|       m_axi|             i1|       pointer|
|m_axi_i1_ARLEN         |  out|   32|       m_axi|             i1|       pointer|
|m_axi_i1_ARSIZE        |  out|    3|       m_axi|             i1|       pointer|
|m_axi_i1_ARBURST       |  out|    2|       m_axi|             i1|       pointer|
|m_axi_i1_ARLOCK        |  out|    2|       m_axi|             i1|       pointer|
|m_axi_i1_ARCACHE       |  out|    4|       m_axi|             i1|       pointer|
|m_axi_i1_ARPROT        |  out|    3|       m_axi|             i1|       pointer|
|m_axi_i1_ARQOS         |  out|    4|       m_axi|             i1|       pointer|
|m_axi_i1_ARREGION      |  out|    4|       m_axi|             i1|       pointer|
|m_axi_i1_ARUSER        |  out|    1|       m_axi|             i1|       pointer|
|m_axi_i1_RVALID        |   in|    1|       m_axi|             i1|       pointer|
|m_axi_i1_RREADY        |  out|    1|       m_axi|             i1|       pointer|
|m_axi_i1_RDATA         |   in|   32|       m_axi|             i1|       pointer|
|m_axi_i1_RLAST         |   in|    1|       m_axi|             i1|       pointer|
|m_axi_i1_RID           |   in|    1|       m_axi|             i1|       pointer|
|m_axi_i1_RFIFONUM      |   in|   13|       m_axi|             i1|       pointer|
|m_axi_i1_RUSER         |   in|    1|       m_axi|             i1|       pointer|
|m_axi_i1_RRESP         |   in|    2|       m_axi|             i1|       pointer|
|m_axi_i1_BVALID        |   in|    1|       m_axi|             i1|       pointer|
|m_axi_i1_BREADY        |  out|    1|       m_axi|             i1|       pointer|
|m_axi_i1_BRESP         |   in|    2|       m_axi|             i1|       pointer|
|m_axi_i1_BID           |   in|    1|       m_axi|             i1|       pointer|
|m_axi_i1_BUSER         |   in|    1|       m_axi|             i1|       pointer|
|input_ftmap            |   in|   64|     ap_none|    input_ftmap|        scalar|
|m_axi_w1_AWVALID       |  out|    1|       m_axi|             w1|       pointer|
|m_axi_w1_AWREADY       |   in|    1|       m_axi|             w1|       pointer|
|m_axi_w1_AWADDR        |  out|   64|       m_axi|             w1|       pointer|
|m_axi_w1_AWID          |  out|    1|       m_axi|             w1|       pointer|
|m_axi_w1_AWLEN         |  out|   32|       m_axi|             w1|       pointer|
|m_axi_w1_AWSIZE        |  out|    3|       m_axi|             w1|       pointer|
|m_axi_w1_AWBURST       |  out|    2|       m_axi|             w1|       pointer|
|m_axi_w1_AWLOCK        |  out|    2|       m_axi|             w1|       pointer|
|m_axi_w1_AWCACHE       |  out|    4|       m_axi|             w1|       pointer|
|m_axi_w1_AWPROT        |  out|    3|       m_axi|             w1|       pointer|
|m_axi_w1_AWQOS         |  out|    4|       m_axi|             w1|       pointer|
|m_axi_w1_AWREGION      |  out|    4|       m_axi|             w1|       pointer|
|m_axi_w1_AWUSER        |  out|    1|       m_axi|             w1|       pointer|
|m_axi_w1_WVALID        |  out|    1|       m_axi|             w1|       pointer|
|m_axi_w1_WREADY        |   in|    1|       m_axi|             w1|       pointer|
|m_axi_w1_WDATA         |  out|   32|       m_axi|             w1|       pointer|
|m_axi_w1_WSTRB         |  out|    4|       m_axi|             w1|       pointer|
|m_axi_w1_WLAST         |  out|    1|       m_axi|             w1|       pointer|
|m_axi_w1_WID           |  out|    1|       m_axi|             w1|       pointer|
|m_axi_w1_WUSER         |  out|    1|       m_axi|             w1|       pointer|
|m_axi_w1_ARVALID       |  out|    1|       m_axi|             w1|       pointer|
|m_axi_w1_ARREADY       |   in|    1|       m_axi|             w1|       pointer|
|m_axi_w1_ARADDR        |  out|   64|       m_axi|             w1|       pointer|
|m_axi_w1_ARID          |  out|    1|       m_axi|             w1|       pointer|
|m_axi_w1_ARLEN         |  out|   32|       m_axi|             w1|       pointer|
|m_axi_w1_ARSIZE        |  out|    3|       m_axi|             w1|       pointer|
|m_axi_w1_ARBURST       |  out|    2|       m_axi|             w1|       pointer|
|m_axi_w1_ARLOCK        |  out|    2|       m_axi|             w1|       pointer|
|m_axi_w1_ARCACHE       |  out|    4|       m_axi|             w1|       pointer|
|m_axi_w1_ARPROT        |  out|    3|       m_axi|             w1|       pointer|
|m_axi_w1_ARQOS         |  out|    4|       m_axi|             w1|       pointer|
|m_axi_w1_ARREGION      |  out|    4|       m_axi|             w1|       pointer|
|m_axi_w1_ARUSER        |  out|    1|       m_axi|             w1|       pointer|
|m_axi_w1_RVALID        |   in|    1|       m_axi|             w1|       pointer|
|m_axi_w1_RREADY        |  out|    1|       m_axi|             w1|       pointer|
|m_axi_w1_RDATA         |   in|   32|       m_axi|             w1|       pointer|
|m_axi_w1_RLAST         |   in|    1|       m_axi|             w1|       pointer|
|m_axi_w1_RID           |   in|    1|       m_axi|             w1|       pointer|
|m_axi_w1_RFIFONUM      |   in|   13|       m_axi|             w1|       pointer|
|m_axi_w1_RUSER         |   in|    1|       m_axi|             w1|       pointer|
|m_axi_w1_RRESP         |   in|    2|       m_axi|             w1|       pointer|
|m_axi_w1_BVALID        |   in|    1|       m_axi|             w1|       pointer|
|m_axi_w1_BREADY        |  out|    1|       m_axi|             w1|       pointer|
|m_axi_w1_BRESP         |   in|    2|       m_axi|             w1|       pointer|
|m_axi_w1_BID           |   in|    1|       m_axi|             w1|       pointer|
|m_axi_w1_BUSER         |   in|    1|       m_axi|             w1|       pointer|
|conv1_weights          |   in|   64|     ap_none|  conv1_weights|        scalar|
|conv1_biases_address0  |  out|    6|   ap_memory|   conv1_biases|         array|
|conv1_biases_ce0       |  out|    1|   ap_memory|   conv1_biases|         array|
|conv1_biases_q0        |   in|   32|   ap_memory|   conv1_biases|         array|
|m_axi_i2_AWVALID       |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_AWREADY       |   in|    1|       m_axi|             i2|       pointer|
|m_axi_i2_AWADDR        |  out|   64|       m_axi|             i2|       pointer|
|m_axi_i2_AWID          |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_AWLEN         |  out|   32|       m_axi|             i2|       pointer|
|m_axi_i2_AWSIZE        |  out|    3|       m_axi|             i2|       pointer|
|m_axi_i2_AWBURST       |  out|    2|       m_axi|             i2|       pointer|
|m_axi_i2_AWLOCK        |  out|    2|       m_axi|             i2|       pointer|
|m_axi_i2_AWCACHE       |  out|    4|       m_axi|             i2|       pointer|
|m_axi_i2_AWPROT        |  out|    3|       m_axi|             i2|       pointer|
|m_axi_i2_AWQOS         |  out|    4|       m_axi|             i2|       pointer|
|m_axi_i2_AWREGION      |  out|    4|       m_axi|             i2|       pointer|
|m_axi_i2_AWUSER        |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_WVALID        |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_WREADY        |   in|    1|       m_axi|             i2|       pointer|
|m_axi_i2_WDATA         |  out|   32|       m_axi|             i2|       pointer|
|m_axi_i2_WSTRB         |  out|    4|       m_axi|             i2|       pointer|
|m_axi_i2_WLAST         |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_WID           |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_WUSER         |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_ARVALID       |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_ARREADY       |   in|    1|       m_axi|             i2|       pointer|
|m_axi_i2_ARADDR        |  out|   64|       m_axi|             i2|       pointer|
|m_axi_i2_ARID          |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_ARLEN         |  out|   32|       m_axi|             i2|       pointer|
|m_axi_i2_ARSIZE        |  out|    3|       m_axi|             i2|       pointer|
|m_axi_i2_ARBURST       |  out|    2|       m_axi|             i2|       pointer|
|m_axi_i2_ARLOCK        |  out|    2|       m_axi|             i2|       pointer|
|m_axi_i2_ARCACHE       |  out|    4|       m_axi|             i2|       pointer|
|m_axi_i2_ARPROT        |  out|    3|       m_axi|             i2|       pointer|
|m_axi_i2_ARQOS         |  out|    4|       m_axi|             i2|       pointer|
|m_axi_i2_ARREGION      |  out|    4|       m_axi|             i2|       pointer|
|m_axi_i2_ARUSER        |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_RVALID        |   in|    1|       m_axi|             i2|       pointer|
|m_axi_i2_RREADY        |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_RDATA         |   in|   32|       m_axi|             i2|       pointer|
|m_axi_i2_RLAST         |   in|    1|       m_axi|             i2|       pointer|
|m_axi_i2_RID           |   in|    1|       m_axi|             i2|       pointer|
|m_axi_i2_RFIFONUM      |   in|   13|       m_axi|             i2|       pointer|
|m_axi_i2_RUSER         |   in|    1|       m_axi|             i2|       pointer|
|m_axi_i2_RRESP         |   in|    2|       m_axi|             i2|       pointer|
|m_axi_i2_BVALID        |   in|    1|       m_axi|             i2|       pointer|
|m_axi_i2_BREADY        |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_BRESP         |   in|    2|       m_axi|             i2|       pointer|
|m_axi_i2_BID           |   in|    1|       m_axi|             i2|       pointer|
|m_axi_i2_BUSER         |   in|    1|       m_axi|             i2|       pointer|
|output_ftmap           |   in|   64|     ap_none|   output_ftmap|        scalar|
+-----------------------+-----+-----+------------+---------------+--------------+

