#pragma once
 /* #define MATRIX_COL_PINS { F4, F5, F6, F7, B1, B3, B2 } */
#undef MATRIX_COL_PINS
#define SWITCH_MATRIX_INPUT_0 \
    /* ( ( <port>, <mask>, <dev> ), ... ) */ \
    ( (F0, 0xf0U, MCU_GPIO), \
      (B0, 0x0eU, MCU_GPIO) ),\
    /* ( ( <port_index>, <port_mask>, <matrix_row_mask> ), ... ) */ \
    ( (0, 0x10U, 0x01U), \
      (0, 0x20U, 0x02U), \
      (0, 0x40U, 0x04U), \
      (0, 0x80U, 0x08U), \
      (1, 0x02U, 0x10U), \
      (1, 0x08U, 0x20U), \
      (1, 0x04U, 0x40U) )

 /* #define MATRIX_ROW_PINS { D4, C6, D7, E6, B4 } */
#undef MATRIX_ROW_PINS
#define SWITCH_MATRIX_OUTPUT_0 \
    /* ( ( <port>, <mask>, <dev> ), ... ) */ \
    ( (D0, 0x90U, MCU_GPIO), \
      (C0, 0x40U, MCU_GPIO), \
      (E0, 0x40U, MCU_GPIO), \
      (B0, 0x10U, MCU_GPIO) ),\
    /* ( ( <port_index>, <port_mask>, <matrix_row_mask> ), ... ) */ \
    ( (0, 0x10U, 0x01U), \
      (1, 0x40U, 0x02U), \
      (0, 0x80U, 0x04U), \
      (2, 0x40U, 0x08U), \
      (3, 0x10U, 0x10U) )

 /* #define MATRIX_COL_PINS_RIGHT { F4, F5, F6, F7, B3, B1, B2 } */
#undef MATRIX_COL_PINS_RIGHT
#define SWITCH_MATRIX_INPUT_1 \
    /* ( ( <port>, <mask>, <dev> ), ... ) */ \
    ( (F0, 0xf0U, MCU_GPIO), \
      (B0, 0x0eU, MCU_GPIO) ),\
    /* ( ( <port_index>, <port_mask>, <matrix_row_mask> ), ... ) */ \
    ( (0, 0x10U, 0x01U), \
      (0, 0x20U, 0x02U), \
      (0, 0x40U, 0x04U), \
      (0, 0x80U, 0x08U), \
      (1, 0x08U, 0x10U), \
      (1, 0x02U, 0x20U), \
      (1, 0x04U, 0x40U) )

 /* #define MATRIX_ROW_PINS_RIGHT { D4, C6, E6, D7, B4 } */
#undef MATRIX_ROW_PINS_RIGHT
#define SWITCH_MATRIX_OUTPUT_1 \
    /* ( ( <port>, <mask>, <dev> ), ... ) */ \
    ( (D0, 0x90U, MCU_GPIO), \
      (C0, 0x40U, MCU_GPIO), \
      (E0, 0x40U, MCU_GPIO), \
      (B0, 0x10U, MCU_GPIO) ),\
    /* ( ( <port_index>, <port_mask>, <matrix_row_mask> ), ... ) */ \
    ( (0, 0x10U, 0x01U), \
      (1, 0x40U, 0x02U), \
      (2, 0x40U, 0x04U), \
      (0, 0x80U, 0x08U), \
      (3, 0x10U, 0x10U) )

