\hypertarget{struct_l_p_c___c_a_n_c_r___type_def}{\section{\-L\-P\-C\-\_\-\-C\-A\-N\-C\-R\-\_\-\-Type\-Def \-Struct \-Reference}
\label{struct_l_p_c___c_a_n_c_r___type_def}\index{\-L\-P\-C\-\_\-\-C\-A\-N\-C\-R\-\_\-\-Type\-Def@{\-L\-P\-C\-\_\-\-C\-A\-N\-C\-R\-\_\-\-Type\-Def}}
}


\-Controller \-Area \-Network \-Central (\-C\-A\-N\-C\-R) register structure definition.  




{\ttfamily \#include $<$\-L\-P\-C17xx.\-h$>$}

\subsection*{\-Public \-Attributes}
\begin{DoxyCompactItemize}
\item 
\hypertarget{struct_l_p_c___c_a_n_c_r___type_def_a8b38016c4e2b002c08b429c1c5782d74}{\hyperlink{group___c_m_s_i_s__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\-\_\-\-\_\-\-I} uint32\-\_\-t {\bfseries \-C\-A\-N\-Tx\-S\-R}}\label{struct_l_p_c___c_a_n_c_r___type_def_a8b38016c4e2b002c08b429c1c5782d74}

\item 
\hypertarget{struct_l_p_c___c_a_n_c_r___type_def_abd917011d5f82b5f4f14d4a5d34581b5}{\hyperlink{group___c_m_s_i_s__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\-\_\-\-\_\-\-I} uint32\-\_\-t {\bfseries \-C\-A\-N\-Rx\-S\-R}}\label{struct_l_p_c___c_a_n_c_r___type_def_abd917011d5f82b5f4f14d4a5d34581b5}

\item 
\hypertarget{struct_l_p_c___c_a_n_c_r___type_def_a0c84a71ed3701140f202c1864d0e8b0b}{\hyperlink{group___c_m_s_i_s__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\-\_\-\-\_\-\-I} uint32\-\_\-t {\bfseries \-C\-A\-N\-M\-S\-R}}\label{struct_l_p_c___c_a_n_c_r___type_def_a0c84a71ed3701140f202c1864d0e8b0b}

\end{DoxyCompactItemize}


\subsection{\-Detailed \-Description}
\-Controller \-Area \-Network \-Central (\-C\-A\-N\-C\-R) register structure definition. 

\-Definition at line 712 of file \-L\-P\-C17xx.\-h.



\-The documentation for this struct was generated from the following file\-:\begin{DoxyCompactItemize}
\item 
\-C\-:/tesis/localwork/workspace/\-Flight\-Computer/src/board/\-L\-P\-C\-Xpresso/\-L\-P\-C17\-X\-X\-\_\-\-C\-M\-S\-I\-S\-\_\-\-Drivers/\-Core/\-C\-M3/\-Device\-Support/\-N\-X\-P/\-L\-P\-C17xx/\hyperlink{_l_p_c17xx_8h}{\-L\-P\-C17xx.\-h}\end{DoxyCompactItemize}
