Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.1 (win64) Build 1538259 Fri Apr  8 15:45:27 MDT 2016
| Date         : Fri Apr 29 12:53:41 2016
| Host         : XHDVENKATE30 running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file microblaze_design_wrapper_control_sets_placed.rpt
| Design       : microblaze_design_wrapper
| Device       : xc7k325t
------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    89 |
| Unused register locations in slices containing registers |   275 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             242 |           88 |
| No           | No                    | Yes                    |              29 |            8 |
| No           | Yes                   | No                     |             397 |          154 |
| Yes          | No                    | No                     |             340 |           93 |
| Yes          | No                    | Yes                    |              14 |            7 |
| Yes          | Yes                   | No                     |             791 |          247 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                  Clock Signal                 |                                                                                                         Enable Signal                                                                                                        |                                                              Set/Reset Signal                                                             | Slice Load Count | Bel Load Count |
+-----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
| ~microblaze_design_i/mdm_1/U0/Ext_JTAG_DRCK   | microblaze_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CE                                                                                                                                                                   | microblaze_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/D                                                                                 |                1 |              1 |
| ~microblaze_design_i/mdm_1/U0/Ext_JTAG_UPDATE |                                                                                                                                                                                                                              | microblaze_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/I0                                                                                |                1 |              1 |
|  microblaze_design_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                                                              | microblaze_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/capture_1                   |                1 |              1 |
|  microblaze_design_i/mdm_1/U0/Ext_JTAG_UPDATE | microblaze_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                 | microblaze_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg_n_2   |                1 |              1 |
|  microblaze_design_i/mdm_1/U0/Ext_JTAG_UPDATE | microblaze_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                 | microblaze_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_cmd_i_reg_n_2   |                1 |              1 |
|  microblaze_design_i/mdm_1/U0/Ext_JTAG_UPDATE | microblaze_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                 | microblaze_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/force_stop_cmd_i_reg_n_2    |                1 |              1 |
|  microblaze_design_i/mdm_1/U0/Ext_JTAG_UPDATE | microblaze_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                 | microblaze_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk_reg_n_2   |                1 |              1 |
|  microblaze_design_i/clk_wiz_1/inst/clk_out1  | microblaze_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                                |                                                                                                                                           |                1 |              1 |
|  microblaze_design_i/clk_wiz_1/inst/clk_out1  | microblaze_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                                 |                                                                                                                                           |                1 |              1 |
|  microblaze_design_i/mdm_1/U0/Ext_JTAG_UPDATE | microblaze_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                                                 | microblaze_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear           |                1 |              2 |
|  microblaze_design_i/clk_wiz_1/inst/clk_out1  | microblaze_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[5].MUXCY_I/E[0]                                                           | microblaze_design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                          |                1 |              2 |
|  microblaze_design_i/clk_wiz_1/inst/clk_out1  | microblaze_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_read_cache_miss_sel_carry_and/MUXCY_I/Read_Req                                                          | microblaze_design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                          |                1 |              2 |
|  microblaze_design_i/mdm_1/U0/Ext_JTAG_UPDATE |                                                                                                                                                                                                                              |                                                                                                                                           |                3 |              3 |
|  microblaze_design_i/clk_wiz_1/inst/clk_out1  | microblaze_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                |                                                                                                                                           |                2 |              4 |
|  microblaze_design_i/clk_wiz_1/inst/clk_out1  | microblaze_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/read_victim_valid_reg_n_2                                                                                                      | microblaze_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/addr_Tag_Bits_reg[15][0] |                2 |              4 |
| ~microblaze_design_i/mdm_1/U0/Ext_JTAG_UPDATE |                                                                                                                                                                                                                              | microblaze_design_i/mdm_1/U0/MDM_Core_I1/sel_n_reset                                                                                      |                1 |              4 |
|  microblaze_design_i/mdm_1/U0/Ext_JTAG_UPDATE | microblaze_design_i/mdm_1/U0/MDM_Core_I1/MDM_SEL                                                                                                                                                                             | microblaze_design_i/mdm_1/U0/MDM_Core_I1/sel_n_reset                                                                                      |                1 |              4 |
|  microblaze_design_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                                                              | microblaze_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/flush_pipe                                                |                3 |              4 |
|  microblaze_design_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                                                              | microblaze_design_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                     |                2 |              4 |
|  microblaze_design_i/clk_wiz_1/inst/clk_out1  | microblaze_design_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                              | microblaze_design_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                              |                1 |              4 |
|  microblaze_design_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                                                              | microblaze_design_i/rst_clk_wiz_1_100M/U0/bus_struct_reset[0]                                                                             |                2 |              4 |
|  microblaze_design_i/mdm_1/U0/Ext_JTAG_DRCK   | microblaze_design_i/mdm_1/U0/MDM_Core_I1/TDI_Shifter0                                                                                                                                                                        | microblaze_design_i/mdm_1/U0/MDM_Core_I1/sel_n_reset                                                                                      |                1 |              4 |
|  microblaze_design_i/clk_wiz_1/inst/clk_out1  | microblaze_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_read_fifo_addr[0]_i_1_n_2    | microblaze_design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                          |                2 |              4 |
|  microblaze_design_i/clk_wiz_1/inst/clk_out1  | microblaze_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/write_req_granted                                       | microblaze_design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                          |                1 |              4 |
|  microblaze_design_i/clk_wiz_1/inst/clk_out1  | microblaze_design_i/fir_0/inst/ap_sig_141                                                                                                                                                                                    | microblaze_design_i/fir_0/inst/fir_fir_io_s_axi_U/i_reg_110_reg[0][0]                                                                     |                2 |              5 |
|  microblaze_design_i/clk_wiz_1/inst/clk_out1  | microblaze_design_i/fir_0/inst/fir_fir_io_s_axi_U/ar_hs                                                                                                                                                                      |                                                                                                                                           |                4 |              5 |
|  microblaze_design_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                                                              | microblaze_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int                                                                                 |                3 |              5 |
|  microblaze_design_i/clk_wiz_1/inst/clk_out1  | microblaze_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_MSR_i_reg[30][0]                                                                                                                          | microblaze_design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                          |                1 |              5 |
|  microblaze_design_i/mdm_1/U0/Ext_JTAG_UPDATE | microblaze_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                 |                                                                                                                                           |                2 |              5 |
|  microblaze_design_i/clk_wiz_1/inst/clk_out1  | microblaze_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_Halted                                                                                                                                    | microblaze_design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                          |                2 |              5 |
|  microblaze_design_i/clk_wiz_1/inst/clk_out1  | microblaze_design_i/fir_0/inst/fir_fir_io_s_axi_U/waddr                                                                                                                                                                      |                                                                                                                                           |                1 |              5 |
|  microblaze_design_i/clk_wiz_1/inst/clk_out1  | microblaze_design_i/fir_0/inst/ap_sig_128                                                                                                                                                                                    |                                                                                                                                           |                2 |              5 |
|  microblaze_design_i/mdm_1/U0/Ext_JTAG_DRCK   | microblaze_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sample_1                                                                                                                                                             |                                                                                                                                           |                1 |              6 |
|  microblaze_design_i/clk_wiz_1/inst/clk_out1  | microblaze_design_i/fir_0/inst/fir_fir_io_s_axi_U/ar_hs                                                                                                                                                                      | microblaze_design_i/fir_0/inst/fir_fir_io_s_axi_U/rdata[31]_i_1_n_2                                                                       |                3 |              6 |
|  microblaze_design_i/mdm_1/U0/Ext_JTAG_DRCK   | microblaze_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/count[0]__0_i_1_n_2                                                                                                                                                  |                                                                                                                                           |                2 |              6 |
|  microblaze_design_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                                                              | microblaze_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]             |                2 |              6 |
|  microblaze_design_i/mdm_1/U0/Ext_JTAG_DRCK   | microblaze_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_status[15]_i_1_n_2                                                                                                                                        |                                                                                                                                           |                1 |              6 |
|  microblaze_design_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                                                              | microblaze_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]             |                2 |              6 |
|  microblaze_design_i/clk_wiz_1/inst/clk_out1  | microblaze_design_i/rst_clk_wiz_1_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                     | microblaze_design_i/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/clear                                                                           |                1 |              6 |
|  microblaze_design_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                                                              | microblaze_design_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                       |                3 |              7 |
|  microblaze_design_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                                                              | microblaze_design_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                              |                3 |              8 |
|  microblaze_design_i/clk_wiz_1/inst/clk_out1  | microblaze_design_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                                                   |                                                                                                                                           |                1 |              8 |
|  microblaze_design_i/clk_wiz_1/inst/clk_out1  | microblaze_design_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                       | microblaze_design_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                              |                2 |              8 |
|  microblaze_design_i/clk_wiz_1/inst/clk_out1  | microblaze_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                                         |                                                                                                                                           |                1 |              8 |
| ~microblaze_design_i/mdm_1/U0/Ext_JTAG_UPDATE | microblaze_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_2                                                                                                                                                   |                                                                                                                                           |                2 |              8 |
|  microblaze_design_i/clk_wiz_1/inst/clk_out1  | microblaze_design_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_2                                                                                                                     | microblaze_design_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                       |                2 |              8 |
|  microblaze_design_i/mdm_1/U0/Ext_JTAG_DRCK   | microblaze_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                                         |                                                                                                                                           |                2 |              8 |
|  microblaze_design_i/mdm_1/U0/Ext_JTAG_DRCK   | microblaze_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/Compare[1].SRLC16E_I/SRL16_En                                |                                                                                                                                           |                7 |              8 |
|  microblaze_design_i/mdm_1/U0/Ext_JTAG_UPDATE | microblaze_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10                                                                                                                                                           |                                                                                                                                           |                1 |              8 |
|  microblaze_design_i/clk_wiz_1/inst/clk_out1  | microblaze_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_FDSE/SR[0] | microblaze_design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                          |                3 |             10 |
|  microblaze_design_i/clk_wiz_1/inst/clk_out1  | microblaze_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_Latch_AS_Logic_1.AND2B1L_I1/E[0]                                                                      | microblaze_design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                          |                2 |             10 |
|  microblaze_design_i/mdm_1/U0/Ext_JTAG_DRCK   | microblaze_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_status[9]_i_1_n_2                                                                                                                                         |                                                                                                                                           |                3 |             10 |
|  microblaze_design_i/clk_wiz_1/inst/clk_out1  | microblaze_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                | microblaze_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SR[0]                                                                 |                2 |             10 |
|  microblaze_design_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                                                              | microblaze_design_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                    |                4 |             13 |
|  microblaze_design_i/clk_wiz_1/inst/clk_out1  | microblaze_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[2].Gen_Instr_DFF/E[0]                                                                            | microblaze_design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                          |                5 |             16 |
|  microblaze_design_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                                                              | microblaze_design_i/fir_0/inst/fir_fir_io_s_axi_U/SR[0]                                                                                   |                5 |             16 |
|  microblaze_design_i/clk_wiz_1/inst/clk_out1  | microblaze_design_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                       | microblaze_design_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                       |                3 |             17 |
|  microblaze_design_i/clk_wiz_1/inst/clk_out1  | microblaze_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                                         | microblaze_design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                          |                7 |             21 |
|  microblaze_design_i/clk_wiz_1/inst/clk_out1  | microblaze_design_i/fir_0/inst/fir_fir_io_s_axi_U/ar_hs                                                                                                                                                                      | microblaze_design_i/fir_0/inst/fir_fir_io_s_axi_U/rdata[25]_i_1_n_2                                                                       |                3 |             21 |
|  microblaze_design_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                                                              | microblaze_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/p_0_in                                                                           |                7 |             22 |
|  microblaze_design_i/mdm_1/U0/Ext_JTAG_DRCK   |                                                                                                                                                                                                                              | microblaze_design_i/mdm_1/U0/MDM_Core_I1/shift_n_reset                                                                                    |                5 |             23 |
|  microblaze_design_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                                                              | microblaze_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SR[0]                                                                 |               10 |             25 |
|  microblaze_design_i/clk_wiz_1/inst/clk_out1  | microblaze_design_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                  | microblaze_design_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                    |                4 |             25 |
|  microblaze_design_i/clk_wiz_1/inst/clk_out1  | microblaze_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[5].MUXCY_I/req_Addr_reg[27][0]                                            | microblaze_design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                          |                5 |             26 |
|  microblaze_design_i/clk_wiz_1/inst/clk_out1  | microblaze_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/addr_Tag_Bits_reg[15][0]                                                                                    |                                                                                                                                           |                6 |             26 |
|  microblaze_design_i/clk_wiz_1/inst/clk_out1  | microblaze_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_addr_strobe_i_carry_or/MUXCY_I/lopt_4                                                                            |                                                                                                                                           |               11 |             28 |
|  microblaze_design_i/clk_wiz_1/inst/clk_out1  | microblaze_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/E[0]                                                                                                   | microblaze_design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                          |                5 |             32 |
|  microblaze_design_i/clk_wiz_1/inst/clk_out1  | microblaze_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                                         | microblaze_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[0]                                                     |               11 |             32 |
|  microblaze_design_i/clk_wiz_1/inst/clk_out1  | microblaze_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                                 | microblaze_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                         |               14 |             32 |
|  microblaze_design_i/clk_wiz_1/inst/clk_out1  | microblaze_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_2                                                                                         | microblaze_design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                          |               10 |             32 |
|  microblaze_design_i/mdm_1/U0/Ext_JTAG_DRCK   | microblaze_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK                                                                                              |                                                                                                                                           |                8 |             32 |
|  microblaze_design_i/clk_wiz_1/inst/clk_out1  | microblaze_design_i/fir_0/inst/fir_fir_io_s_axi_U/int_x[31]_i_1_n_2                                                                                                                                                          | microblaze_design_i/fir_0/inst/fir_fir_io_s_axi_U/SR[0]                                                                                   |                5 |             32 |
|  microblaze_design_i/clk_wiz_1/inst/clk_out1  | microblaze_design_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                         |                                                                                                                                           |                8 |             32 |
|  microblaze_design_i/clk_wiz_1/inst/clk_out1  | microblaze_design_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid[0]                                                                                                             | microblaze_design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                          |                9 |             32 |
|  microblaze_design_i/clk_wiz_1/inst/clk_out1  | microblaze_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/irq                                                                                                                                                                 |                                                                                                                                           |               11 |             32 |
|  microblaze_design_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                                                              | microblaze_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data[0]_i_1_n_2                        |                9 |             32 |
|  microblaze_design_i/clk_wiz_1/inst/clk_out1  | microblaze_design_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                | microblaze_design_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                       |                8 |             32 |
|  microblaze_design_i/clk_wiz_1/inst/clk_out1  | microblaze_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/if_pc_reg[0][0]                                                                                              | microblaze_design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                          |               11 |             32 |
|  microblaze_design_i/clk_wiz_1/inst/clk_out1  | microblaze_design_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                        |                                                                                                                                           |                8 |             33 |
|  microblaze_design_i/clk_wiz_1/inst/clk_out1  | microblaze_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                                         |                                                                                                                                           |                6 |             34 |
|  microblaze_design_i/mdm_1/U0/Ext_JTAG_DRCK   | microblaze_design_i/mdm_1/U0/Dbg_Capture_0                                                                                                                                                                                   |                                                                                                                                           |               11 |             47 |
|  microblaze_design_i/clk_wiz_1/inst/clk_out1  | microblaze_design_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                     |                                                                                                                                           |                8 |             64 |
|  microblaze_design_i/clk_wiz_1/inst/clk_out1  | microblaze_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.Using_Latch_AS_Logic.AND2B1L_I1/if_ready                                                                            |                                                                                                                                           |               11 |             75 |
|  microblaze_design_i/mdm_1/U0/Ext_JTAG_DRCK   |                                                                                                                                                                                                                              |                                                                                                                                           |               29 |             87 |
|  microblaze_design_i/clk_wiz_1/inst/clk_out1  | microblaze_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                                 | microblaze_design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                          |               34 |             94 |
|  microblaze_design_i/clk_wiz_1/inst/clk_out1  | microblaze_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/D[27]                                                                                                                                        |                                                                                                                                           |               16 |            128 |
|  microblaze_design_i/clk_wiz_1/inst/clk_out1  | microblaze_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                                | microblaze_design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                          |               84 |            221 |
|  microblaze_design_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                                                              |                                                                                                                                           |               73 |            245 |
|  microblaze_design_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                                                              | microblaze_design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                          |               99 |            245 |
+-----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


