@INPROCEEDINGS{PLIM20,
    author={S. Roozkhosh, R. Mancuso},
    booktitle={26th IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS 2020)},
    title={The Potential of Programmable Logic in the Middle: Cache Bleaching},
    year={2020},
    address = {Sydney, Australia},
    type={conference},
    month={April},
    durl={files/papers/PLIM_rtas20.pdf},
}

@techreport{Xilinx-MPSoC,
    author    = {Xilinx},
    title     = "{Zynq UltraScale+ MPSoC - All Programmable Heterogeneous MPSoC}",
    year      = "2016",
    url       = "https://www.xilinx.com/products/silicon-devices/soc/zynq-ultrascale-mpsoc.html"
}

@techreport{Xilinx-ILA,
    author    = {Xilinx},
    title     = "{Integrated Logic Analyzer v6.2 LogiCORE IP Product Guide}",
    year      = "2016",
    url       = "https://www.xilinx.com/support/documentation/ip_documentation/ila/v6_2/pg172-ila.pdf"
}

@techreport{Xilinx-ULTRASCALE-TRM,
    author    = {Xilinx},
    title     = "{Zynq UltraScale+ Device Technical Reference Manual}",
    year      = "2019",
    url       = "https://www.xilinx.com/support/documentation/user_guides/ug1085-zynq-ultrascale-trm.pdf"
}

@techreport{ARM-cortex-A53,
    author    = {ARM},
    title     = "{ARM Cortex-A53 MPCore Processor Technical Reference Manual}",
    year      = "2014",
    url       = "http://infocenter.arm.com/help/topic/com.arm.doc.ddi0500d/DDI0500D_cortex_a53_r0p2_trm.pdf"
}

@techreport{ARM-AXI,
    author    = {ARM},
    title     = "{AMBA AXI and ACE Protocol Specification}",
    year      = "2019",
    url       = "https://static.docs.arm.com/ihi0022/g/IHI0022G_amba_axi_protocol_spec.pdf"
}

@INPROCEEDINGS{SD-VBS,
    author={S. K. {Venkata} and I. {Ahn} and D. {Jeon} and A. {Gupta} and C. {Louie} and S. {Garcia} and S. {Belongie} and M. B. {Taylor}},
    booktitle={2009 IEEE International Symposium on Workload Characterization (IISWC)},
    title={{SD-VBS}: The San Diego Vision Benchmark Suite},
    year={2009},
    volume={},
    number={},
    pages={55-64},
}

@article{Farshchi2020BRUBR,
  title={{BRU}: Bandwidth Regulation Unit for Real-Time Multicore Processors},
  author={F. Farshchi and Qijing Huang and H. Yun},
  journal={2020 IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS)},
  year={2020},
  pages={364-375}
}


@inproceedings{gupta2010hardware,
  title={A hardware scheduler for real time multiprocessor system on chip},
  author={Gupta, Nikhil and Mandal, Suman K and Malave, Javier and Mandal, Ayan and Mahapatra, Rabi N},
  booktitle={2010 23rd International Conference on VLSI Design},
  pages={264--269},
  year={2010},
  organization={IEEE}
}

@inproceedings{cho2005scheduler,
  title={Scheduler implementation in MP SoC design},
  author={Cho, Youngchul and Yoo, Sungjoo and Choi, Kiyoung and Zergainoh, Nacer-Eddine and Jerraya, Ahmed Amine},
  booktitle={Proceedings of the 2005 Asia and South Pacific Design Automation Conference},
  pages={151--156},
  year={2005}
}

@article{tang2014hardware,
  title={A hardware scheduler based on task queues for FPGA-based embedded real-time systems},
  author={Tang, Yi and Bergmann, Neil W},
  journal={IEEE Transactions on Computers},
  volume={64},
  number={5},
  pages={1254--1267},
  year={2014},
  publisher={IEEE}
}

@article{usui2016dash,
  title={DASH: Deadline-aware high-performance memory scheduler for heterogeneous systems with hardware accelerators},
  author={Usui, Hiroyuki and Subramanian, Lavanya and Chang, Kevin Kai-Wei and Mutlu, Onur},
  journal={ACM Transactions on Architecture and Code Optimization (TACO)},
  volume={12},
  number={4},
  pages={1--28},
  year={2016},
  publisher={ACM New York, NY, USA}
}

@inproceedings{ferri2011soc,
  title={{SoC-TM}: integrated {HW/SW} support for transactional memory
                  programming on embedded {MPSoCs}},
  author={Ferri, Cesare and Marongiu, Andrea and Lipton, Benjamin and Bahar, R Iris and Moreshet, Tali and Benini, Luca and Herlihy, Maurice},
  booktitle={Proceedings of the seventh IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis},
  pages={39--48},
  year={2011}
}

@article{assayad2010scheduler,
  title={A scheduler synthesis methodology for joint SW/HW design exploration of SoC},
  author={Assayad, Ismail and Yovine, Sergio},
  journal={Design Automation for Embedded Systems},
  volume={14},
  number={2},
  pages={75--103},
  year={2010},
  publisher={Springer}
}

 @inproceedings{morton2004hardware,
  title={A hardware/software kernel for system on chip designs},
  author={Morton, Andrew and Loucks, Wayne M},
  booktitle={Proceedings of the 2004 ACM symposium on Applied computing},
  pages={869--875},
  year={2004}
}

@inproceedings{kuacharoen2003configurable,
  title={A Configurable Hardware Scheduler for Real-Time Systems.},
  author={Kuacharoen, Pramote and Shalan, Mohamed and Mooney, Vincent John},
  booktitle={Engineering of Reconfigurable Systems and Algorithms},
  pages={95--101},
  year={2003},
  organization={Citeseer}
}

@article{zagan2017cpu,
  title={CPU Architecture Based on Static Hardware Scheduler Engine and Multiple Pipeline Registers},
  author={Zagan, Ionel and Gaitan, Vasile Gheorghita},
  journal={International Journal of Electrical and Computer Engineering},
  volume={11},
  number={9},
  pages={988--992},
  year={2017}
}

@inproceedings{akesson2007predator,
  title={Predator: a predictable SDRAM memory controller},
  author={Akesson, Benny and Goossens, Kees and Ringhofer, Markus},
  booktitle={Proceedings of the 5th IEEE/ACM international conference on Hardware/software codesign and system synthesis},
  pages={251--256},
  year={2007}
}

@article{akesson2010predictable,
  title={Predictable and composable system-on-chip memory controllers},
  author={Akesson, Benny},
  journal={Feb},
  volume={24},
  pages={1--244},
  year={2010}
}

@article{paolieri2009analyzable,
  title={An analyzable memory controller for hard real-time {CMPs}},
  author={Paolieri, Marco and Quinones, Eduardo and Cazorla, Francisco J and Valero, Mateo},
  journal={IEEE Embedded Systems Letters},
  volume={1},
  number={4},
  pages={86--90},
  year={2009},
  publisher={IEEE}
}

@article{zhou2016mitts,
  title={{MITTS}: Memory inter-arrival time traffic shaping},
  author={Zhou, Yanqi and Wentzlaff, David},
  journal={ACM SIGARCH Computer Architecture News},
  volume={44},
  number={3},
  pages={532--544},
  year={2016},
  publisher={ACM New York, NY, USA}
}

@inproceedings{valsan2015medusa,
  title =	 {{MEDUSA}: A predictable and high-performance {DRAM}
                  controller for multicore based embedded systems},
  author =	 {Valsan, Prathap Kumar and Yun, Heechul},
  booktitle =	 {2015 IEEE 3rd International Conference on
                  Cyber-Physical Systems, Networks, and Applications},
  pages =	 {86--93},
  year =	 {2015},
  organization = {IEEE}
}

@inproceedings{mutlu2007memory,
  title={Memory performance attacks: Denial of memory service in multi-core systems},
  author={Mutlu, Thomas Moscibroda Onur},
  booktitle={USENIX security},
  year={2007}
}

@inproceedings{moscibroda2008distributed,
  title={Distributed order scheduling and its application to multi-core DRAM controllers},
  author={Moscibroda, Thomas and Mutlu, Onur},
  booktitle={Proceedings of the twenty-seventh ACM symposium on Principles of distributed computing},
  pages={365--374},
  year={2008}
}

@inproceedings{mutlu2007stall,
  title={Stall-time fair memory access scheduling for chip multiprocessors},
  author={Mutlu, Onur and Moscibroda, Thomas},
  booktitle={40th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2007)},
  pages={146--160},
  year={2007},
  organization={IEEE}
}

@inproceedings{mutlu2008parallelism,
  title =	 {Parallelism-aware batch scheduling: Enhancing both
                  performance and fairness of shared DRAM systems},
  author =	 {Mutlu, Onur and Moscibroda, Thomas},
  booktitle =	 {2008 International Symposium on Computer
                  Architecture},
  pages =	 {63--74},
  year =	 {2008},
  organization = {IEEE}
}

@inproceedings{nesbit2006fair,
  title={Fair queuing memory systems},
  author={Nesbit, Kyle J and Aggarwal, Nidhi and Laudon, James and Smith, James E},
  booktitle={2006 39th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO'06)},
  pages={208--222},
  year={2006},
  organization={IEEE}
}

@inproceedings{rafique2007effective,
  title =	 {Effective management of {DRAM} bandwidth in
                  multicore processors},
  author =	 {Rafique, Nauman and Lim, Won-Taek and Thottethodi,
                  Mithuna},
  booktitle =	 {16th International Conference on Parallel
                  Architecture and Compilation Techniques (PACT 2007)},
  pages =	 {245--258},
  year =	 {2007},
  organization = {IEEE}
}

@INPROCEEDINGS{lime_2018,
  author =	 {A. K. {Jain} and S. {Lloyd} and M. {Gokhale}},
  booktitle =	 {2018 IEEE 26th Annual International Symposium on
                  Field-Programmable Custom Computing Machines (FCCM)},
  title =	 {Microscope on Memory: {MPSoC}-Enabled Computer
                  Memory System Assessments},
  year =	 {2018},
  volume =	 {},
  number =	 {},
  pages =	 {173-180},
  doi =		 {10.1109/FCCM.2018.00035}
}

@article{temp_reg_survey,
  author =	 {Maiza, Claire and Rihani, Hamza and Rivas, Juan
                  M. and Goossens, Jo\"{e}l and Altmeyer, Sebastian
                  and Davis, Robert I.},
  title =	 {{A Survey of Timing Verification Techniques for
                  Multi-Core Real-Time Systems}},
  year =	 {2019},
  issue_date =	 {July 2019},
  publisher =	 {Association for Computing Machinery},
  address =	 {New York, NY, USA},
  volume =	 {52},
  number =	 {3},
  issn =	 {0360-0300},
  url =		 {https://doi.org/10.1145/3323212},
  doi =		 {10.1145/3323212},
  journal =	 {ACM Comput. Surv.},
  month =	 jun,
  articleno =	 {56},
  numpages =	 {38},
  keywords =	 {architecture, schedulability analysis, WCET,
                  co-runner interference, timing analysis, multi-core,
                  Real-time systems}
}

@INPROCEEDINGS{litmus-rt,
  author =	 {J. M. {Calandrino} and H. {Leontyev} and A. {Block}
                  and U. C. {Devi} and J. H. {Anderson}},
  booktitle =	 {2006 27th IEEE International Real-Time Systems
                  Symposium (RTSS'06)},
  title =	 {{LITMUS$^{\text{RT}}$} : A Testbed for Empirically
                  Comparing Real-Time Multiprocessor Schedulers},
  year =	 {2006},
  volume =	 {},
  number =	 {},
  pages =	 {111-126},
  doi =		 {10.1109/RTSS.2006.27}
}

@INPROCEEDINGS{cachepart,
  author =	 {H. {Kim} and R. {Rajkumar}},
  booktitle =	 {2016 International Conference on Embedded Software
                  (EMSOFT)},
  title =	 {{Real-time cache management for multi-core
                  virtualization}},
  year =	 {2016},
  volume =	 {},
  number =	 {},
  pages =	 {1-10},
}

@INPROCEEDINGS{xvisor2018,
  author =	 {P. {Modica} and A. {Biondi} and G. {Buttazzo} and
                  A. {Patel}},
  booktitle =	 {2018 IEEE International Conference on Industrial
                  Technology (ICIT)},
  title =	 {{Supporting temporal and spatial isolation in a
                  hypervisor for ARM multicore platforms}},
  year =	 2018,
  pages =	 {1651-1657},
}

@INPROCEEDINGS{determ_virt,
  author =	 {T. Kloda, M. Solieri and R. Mancuso and N. Capodieci
                  and P. Valente and M. Bertogna},
  booktitle =	 {25th IEEE Real-Time and Embedded Technology and
                  Applications Symposium (RTAS 2019)},
  title =	 {{Deterministic Memory Hierarchy and Virtualization
                  for Modern Multi-Core Embedded Systems}},
  year =	 {2019},
  address =	 {Montreal, Canada},
  pages =	 {1--14},
  doi =		 {10.1109/RTAS.2019.00009},
  type =	 {conference},
  month =	 {April},
  durl =	 {files/papers/virt_IDA_rtas19.pdf},
}

@InProceedings{detmem2018,
  author =	 {Farzad Farshchi and Prathap Kumar Valsan and Renato
                  Mancuso and Heechul Yun},
  title =	 {{Deterministic Memory Abstraction and Supporting
                  Multicore System Architecture}},
  booktitle =	 {30th Euromicro Conference on Real-Time Systems
                  (ECRTS 2018)},
  pages =	 {1:1--1:25},
  series =	 {Leibniz International Proceedings in Informatics
                  (LIPIcs)},
  ISBN =	 {978-3-95977-075-0},
  ISSN =	 {1868-8969},
  year =	 {2018},
  month =	 {July},
  volume =	 {106},
  editor =	 {Sebastian Altmeyer},
  publisher =	 {Schloss Dagstuhl--Leibniz-Zentrum fuer Informatik},
  location =	 {Dagstuhl, Germany},
  address =	 {Barcelona, Spain},
  URL =		 {http://drops.dagstuhl.de/opus/volltexte/2018/9001},
  URN =		 {urn:nbn:de:0030-drops-90010},
  doi =		 {10.4230/LIPIcs.ECRTS.2018.1},
}

@INPROCEEDINGS{drambulism2020rtas,
  author =	 {R. {Mirosanlou} and M. {Hassan} and R. {Pellizzoni}},
  booktitle =	 {2020 IEEE Real-Time and Embedded Technology and
                  Applications Symposium (RTAS)},
  title =	 {{DRAMbulism:} Balancing Performance and
                  Predictability through Dynamic Pipelining},
  year =	 {2020},
  volume =	 {},
  number =	 {},
  pages =	 {82-94},
  doi =		 {10.1109/RTAS48715.2020.00-15}
}

@INPROCEEDINGS{memguard2013,
  author =	 {H. {Yun} and G. {Yao} and R. {Pellizzoni} and
                  M. {Caccamo} and L. {Sha}},
  booktitle =	 {2013 IEEE 19th Real-Time and Embedded Technology and
                  Applications Symposium (RTAS)},
  title =	 {{MemGuard: Memory bandwidth reservation system for
                  efficient performance isolation in multi-core
                  platforms}},
  year =	 2013,
  pages =	 {55-64},
}

@INPROCEEDINGS{holistic2019rtas,
  author =	 {M. {Xu} and L. T. X. {Phan} and H. {Choi} and
                  Y. {Lin} and H. {Li} and C. {Lu} and I. {Lee}},
  booktitle =	 {2019 IEEE Real-Time and Embedded Technology and
                  Applications Symposium (RTAS)},
  title =	 {Holistic Resource Allocation for Multicore Real-Time
                  Systems},
  year =	 {2019},
  volume =	 {},
  number =	 {},
  pages =	 {345-356},
  doi =		 {10.1109/RTAS.2019.00036}
}

@ARTICLE{bwlockyun2017,
  author =	 {H. {Yun} and W. {Ali} and S. {Gondi} and
                  S. {Biswas}},
  journal =	 {IEEE Transactions on Computers},
  title =	 {{BWLOCK: A Dynamic Memory Access Control Framework
                  for Soft Real-Time Applications on Multicore
                  Platforms}},
  year =	 2017,
  volume =	 66,
  number =	 7,
  pages =	 {1247-1252},
}

 @MISC{qos-400,
   author =       {ARM},
   title =        {{ARM® CoreLink™ QoS-400 Network Interconnect Advanced Quality of Service}},
   editor =       {Revison r0p2},
   month =        {},
   year =         {2013},
   note = {Accessed on 09.01.2020},
 }

@inproceedings{ewarp2020rtss,
  title =	 {{E-WarP}: a System-wide Framework for Memory
                  Bandwidth Profiling and Management},
  author =	 {Sohal, Parul and Tabish, Rohan and Drepper, Ulrich
                  and Mancuso, Renato},
  booktitle =	 {41st IEEE Real-Time Systems Symposium (RTSS 2020)},
  address =	 {Houston, TX, USA},
  year =	 {2020},
  month =	 {Dec.},
}

@inproceedings{gracioli2019designing,
  title =	 {{Designing mixed criticality applications on modern
                  heterogeneous {MPSoC} platforms}},
  author =	 {Gracioli, Giovani and Tabish, Rohan and Mancuso,
                  Renato and Mirosanlou, Reza and Pellizzoni, Rodolfo
                  and Caccamo, Marco},
  booktitle =	 {31st Euromicro Conference on Real-Time Systems
                  (ECRTS 2019)},
  year =	 {2019},
  organization = {Schloss Dagstuhl-Leibniz-Zentrum fuer Informatik}
}

@INPROCEEDINGS{fred_ssup,
  author =	 {A. {Biondi} and A. {Balsini} and M. {Pagani} and
                  E. {Rossi} and M. {Marinoni} and G. {Buttazzo}},
  booktitle =	 {2016 IEEE Real-Time Systems Symposium (RTSS)},
  title =	 {A Framework for Supporting Real-Time Applications on
                  Dynamic Reconfigurable {FPGAs}},
  year =	 {2016},
  volume =	 {},
  number =	 {},
  pages =	 {1-12},
  doi =		 {10.1109/RTSS.2016.010}
}

@INPROCEEDINGS{fred_hyperconnect,
  author =	 {F. {Restuccia} and A. {Biondi} and M. {Marinoni} and
                  G. {Cicero} and G. {Buttazzo}},
  booktitle =	 {2020 57th ACM/IEEE Design Automation Conference
                  (DAC)},i
  title =	 {{AXI HyperConnect}: A Predictable, Hypervisor-level
                  Interconnect for Hardware Accelerators in {FPGA
                  SoC}},
  year =	 {2020},
  volume =	 {},
  number =	 {},
  pages =	 {1-6},
  doi =		 {10.1109/DAC18072.2020.9218652}
}

@article{fred_abe,
  author =	 {Restuccia, Francesco and Pagani, Marco and Biondi,
                  Alessandro and Marinoni, Mauro and Buttazzo,
                  Giorgio},
  title =	 {Is Your Bus Arbiter Really Fair? Restoring Fairness
                  in {AXI} Interconnects for {FPGA SoCs}},
  year =	 {2019},
  issue_date =	 {October 2019},
  publisher =	 {Association for Computing Machinery},
  address =	 {New York, NY, USA},
  volume =	 {18},
  number =	 {5s},
  issn =	 {1539-9087},
  url =		 {https://doi.org/10.1145/3358183},
  doi =		 {10.1145/3358183},
  journal =	 {ACM Trans. Embed. Comput. Syst.},
  month =	 oct,
  articleno =	 {51},
  numpages =	 {22},
  keywords =	 {AXI BUS, embedded systems, arbitration, FPGA}
}

 @MISC{jailhouse,
   author =       {Kiszka, J. and Sinitsin, V and Schild, H. and contributors},
   title =        {{Jailhouse Hypervisor}},
   editor =       {},
   month =        {},
   year =         {},
   url = {ttps://github.com/siemens/jailhouse},
   note = {Accessed on 09.01.2020},
 }

@MISC{intel_stratix10,
   author = "{Intel, Corp.}",
   title = "Intel's {Stratix 10 FPGA}: Supporting the Smart and
                  Connected Revolution",
   year = "2016",
   month = "October",
   url = "https://newsroom.intel.com/editorials/intels-stratix-10-fpga-supporting-smart-connected-revolution/",
   note = {Accessed on 09.01.2020},
}

@MISC{zynq_ultrascale,
   author = "{Xilinx, Inc.}",
   title = "{Zynq UltraScale+ MPSoC - All Programmable Heterogeneous
                  MPSoC}",
   year = "2016",
   month = "August",
   url = "https://www.xilinx.com/products/silicon-devices/soc/zynq-ultrascale-mpsoc.html",
   note = {Accessed on 09.01.2020},
}

@inproceedings{enzian2020cidr,
  title =	 {Tackling Hardware/Software co-design from a database
                  perspective},
  author =	 {G. Alonso and T. Roscoe and D. Cock and M. Ewaida
                  and Kaan Kara and Dario Korolija and D. Sidler and
                  Ze-ke Wang},
  booktitle =	 {Conference on Innovative Data Systems Research
                  (CIDR)},
  year =	 {2020},
  month =	 {Jan.},
  address =	 {Amsterdam, Netherlands},
}

@MISC{microsemi_polarfire,
   author = "{Microsemi --- Microchip Technology Inc.}",
   title = "{PolarFire SoC - Lowest Power, Multi-Core RISC-V SoC FPGA}",
   year = "2020",
   month = "July",
   url = "https://www.microsemi.com/product-directory/soc-fpgas/5498-polarfire-soc-fpga",
   note = {Accessed on 09.01.2020},
}
