<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [SCHED 204-21] The critical path consists of the following:&#xD;&#xA;&#x9;'mul' operation ('r.V', C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1473->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1514->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1952) (3.36 ns)&#xD;&#xA;&#x9;'add' operation ('__Val2__', C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1477->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1514->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1952) (3.02 ns)&#xD;&#xA;&#x9;'add' operation ('r.V', C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1477->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1514->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1952) (3.02 ns)" projectName="project_1" solutionName="solution1" date="2021-04-27T15:22:24.585+0530" type="Warning"/>
        <logs message="WARNING: [SCHED 204-21] Estimated clock period (9.4ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns)." projectName="project_1" solutionName="solution1" date="2021-04-27T15:22:24.585+0530" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'CvtColor.1' to 'CvtColor_1'." projectName="project_1" solutionName="solution1" date="2021-04-27T15:22:23.644+0530" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'Block_Mat.exit47_pro' to 'Block_Mat_exit47_pro'." projectName="project_1" solutionName="solution1" date="2021-04-27T15:22:23.629+0530" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'Block_Mat.exit47_proc' to 'Block_Mat.exit47_pro' (project_1/cvt_colour.cpp:10)" projectName="project_1" solutionName="solution1" date="2021-04-27T15:22:23.613+0530" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'hls::AXIvideo2Mat&lt;24, 2000, 2000, 4096>' to 'AXIvideo2Mat' (C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_io.h:49:9)" projectName="project_1" solutionName="solution1" date="2021-04-27T15:22:22.641+0530" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'hls::CvtColor&lt;HLS_BGR2GRAY, 4096, 0, 2000, 2000>' to 'CvtColor.1' (C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:409:39)" projectName="project_1" solutionName="solution1" date="2021-04-27T15:22:22.641+0530" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'hls::CvtColor&lt;HLS_GRAY2RGB, 0, 4096, 2000, 2000>' to 'CvtColor' (C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:617:39)" projectName="project_1" solutionName="solution1" date="2021-04-27T15:22:22.625+0530" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'hls::Mat2AXIvideo&lt;24, 2000, 2000, 4096>' to 'Mat2AXIvideo' (C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_io.h:78:50)" projectName="project_1" solutionName="solution1" date="2021-04-27T15:22:22.625+0530" type="Warning"/>
        <logs message="WARNING: [XFORM 203-152] Cannot apply array mapping directives with instance name 'tmp.8': cannot find another array to be merged with." projectName="project_1" solutionName="solution1" date="2021-04-27T15:22:20.710+0530" type="Warning"/>
        <logs message="WARNING: [XFORM 203-152] Cannot apply array mapping directives with instance name 'tmp.5': cannot find another array to be merged with." projectName="project_1" solutionName="solution1" date="2021-04-27T15:22:20.631+0530" type="Warning"/>
        <logs message="WARNING: [XFORM 203-152] Cannot apply array mapping directives with instance name 'tmp.3': cannot find another array to be merged with." projectName="project_1" solutionName="solution1" date="2021-04-27T15:22:20.616+0530" type="Warning"/>
        <logs message="WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_0.data_stream.V' (project_1/cvt_colour.cpp:10)." projectName="project_1" solutionName="solution1" date="2021-04-27T15:22:20.600+0530" type="Warning"/>
        <logs message="WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_1.data_stream.V' (project_1/cvt_colour.cpp:11)." projectName="project_1" solutionName="solution1" date="2021-04-27T15:22:20.600+0530" type="Warning"/>
        <logs message="WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_2.data_stream.V' (project_1/cvt_colour.cpp:12)." projectName="project_1" solutionName="solution1" date="2021-04-27T15:22:20.584+0530" type="Warning"/>
        <logs message="WARNING: [SYNCHK 200-23] C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_axi_io.h:78: variable-indexed range selection may cause suboptimal QoR." projectName="project_1" solutionName="solution1" date="2021-04-27T15:22:20.396+0530" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::cos_K2' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'." projectName="project_1" solutionName="solution1" date="2021-04-27T15:22:17.131+0530" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'second_order_float::cos_K2' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'." projectName="project_1" solutionName="solution1" date="2021-04-27T15:22:17.116+0530" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::sin_K4' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'." projectName="project_1" solutionName="solution1" date="2021-04-27T15:22:17.100+0530" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::sin_K2' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'." projectName="project_1" solutionName="solution1" date="2021-04-27T15:22:17.100+0530" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::sin_cos_K2' can not be recognized(UNKNOWN VARIABLE) in 'sin_or_cos_approximation'." projectName="project_1" solutionName="solution1" date="2021-04-27T15:22:17.084+0530" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::sin_cos_K1' can not be recognized(UNKNOWN VARIABLE) in 'sin_or_cos_approximation'." projectName="project_1" solutionName="solution1" date="2021-04-27T15:22:17.084+0530" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'second_order_float::sin_K0' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'." projectName="project_1" solutionName="solution1" date="2021-04-27T15:22:17.069+0530" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::cos_K1' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'." projectName="project_1" solutionName="solution1" date="2021-04-27T15:22:17.055+0530" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::cos_K0' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'." projectName="project_1" solutionName="solution1" date="2021-04-27T15:22:17.053+0530" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'second_order_float::cos_K0' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'." projectName="project_1" solutionName="solution1" date="2021-04-27T15:22:17.037+0530" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::cos_K3' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'." projectName="project_1" solutionName="solution1" date="2021-04-27T15:22:17.037+0530" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::sin_cos_K3' can not be recognized(UNKNOWN VARIABLE) in 'sin_or_cos_approximation'." projectName="project_1" solutionName="solution1" date="2021-04-27T15:22:17.021+0530" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::sin_cos_K0' can not be recognized(UNKNOWN VARIABLE) in 'sin_or_cos_approximation'." projectName="project_1" solutionName="solution1" date="2021-04-27T15:22:17.021+0530" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'second_order_float::sin_cos_K0' can not be recognized(UNKNOWN VARIABLE) in 'sin_or_cos_approximation'." projectName="project_1" solutionName="solution1" date="2021-04-27T15:22:17.006+0530" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'second_order_float::sin_K2' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'." projectName="project_1" solutionName="solution1" date="2021-04-27T15:22:17.006+0530" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::cos_K4' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'." projectName="project_1" solutionName="solution1" date="2021-04-27T15:22:16.990+0530" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'first_order_fixed_16::sin_cos_K0' can not be recognized(UNKNOWN VARIABLE) in 'sin_or_cos_approximation'." projectName="project_1" solutionName="solution1" date="2021-04-27T15:22:16.990+0530" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'second_order_float::sin_K1' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'." projectName="project_1" solutionName="solution1" date="2021-04-27T15:22:16.990+0530" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'second_order_float::sin_cos_K1' can not be recognized(UNKNOWN VARIABLE) in 'sin_or_cos_approximation'." projectName="project_1" solutionName="solution1" date="2021-04-27T15:22:16.975+0530" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'first_order_fixed_16::sin_cos_K1' can not be recognized(UNKNOWN VARIABLE) in 'sin_or_cos_approximation'." projectName="project_1" solutionName="solution1" date="2021-04-27T15:22:16.959+0530" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::sin_K0' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'." projectName="project_1" solutionName="solution1" date="2021-04-27T15:22:16.959+0530" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::sin_cos_K4' can not be recognized(UNKNOWN VARIABLE) in 'sin_or_cos_approximation'." projectName="project_1" solutionName="solution1" date="2021-04-27T15:22:16.954+0530" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'second_order_float::cos_K1' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'." projectName="project_1" solutionName="solution1" date="2021-04-27T15:22:16.943+0530" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::sin_K1' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'." projectName="project_1" solutionName="solution1" date="2021-04-27T15:22:16.927+0530" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'second_order_float::sin_cos_K2' can not be recognized(UNKNOWN VARIABLE) in 'sin_or_cos_approximation'." projectName="project_1" solutionName="solution1" date="2021-04-27T15:22:16.927+0530" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::sin_K3' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'." projectName="project_1" solutionName="solution1" date="2021-04-27T15:22:16.912+0530" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Skipped source file 'test.bmp'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx." projectName="project_1" solutionName="solution1" date="2021-04-27T15:22:02.024+0530" type="Warning"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xD;&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design&#xD;&#xA;report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.194 . Memory (MB): peak = 1265.176 ; gain = 2.781&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;Implementation tool: Xilinx Vivado v.2017.4&#xD;&#xA;Project:             project_1&#xD;&#xA;Solution:            solution1&#xD;&#xA;Device target:       xc7z020clg400-1&#xD;&#xA;Report date:         Tue Apr 27 15:28:56 +0530 2021&#xD;&#xA;&#xD;&#xA;#=== Post-Implementation Resource usage ===&#xD;&#xA;SLICE:          300&#xD;&#xA;LUT:            726&#xD;&#xA;FF:            1022&#xD;&#xA;DSP:              3&#xD;&#xA;BRAM:             0&#xD;&#xA;SRL:             48&#xD;&#xA;#=== Final timing ===&#xD;&#xA;CP required:    10.000&#xD;&#xA;CP achieved post-synthesis:    7.363&#xD;&#xA;CP achieved post-implementation:    7.836&#xD;&#xA;Timing met" projectName="project_1" solutionName="solution1" date="2021-04-27T15:28:56.839+0530" type="Warning"/>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xD;&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design" projectName="project_1" solutionName="solution1" date="2021-04-27T15:28:53.932+0530" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;INPUT_STREAM_TUSER[0]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;INPUT_STREAM_TUSER[0]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.&#xD;&#xA;Phase 1 Build RT Design | Checksum: 18cba27e7&#xD;&#xA;&#xD;&#xA;Time (s): cpu = 00:00:27 ; elapsed = 00:00:24 . Memory (MB): peak = 1274.535 ; gain = 136.691&#xD;&#xA;Post Restoration Checksum: NetGraph: c691a22f NumContArr: c62885b8 Constraints: 0 Timing: 0&#xD;&#xA;&#xD;&#xA;Phase 2 Router Initialization&#xD;&#xA;&#xD;&#xA;Phase 2.1 Create Timer&#xD;&#xA;Phase 2.1 Create Timer | Checksum: 18cba27e7&#xD;&#xA;&#xD;&#xA;Time (s): cpu = 00:00:27 ; elapsed = 00:00:25 . Memory (MB): peak = 1274.535 ; gain = 136.691&#xD;&#xA;&#xD;&#xA;Phase 2.2 Fix Topology Constraints&#xD;&#xA;Phase 2.2 Fix Topology Constraints | Checksum: 18cba27e7&#xD;&#xA;&#xD;&#xA;Time (s): cpu = 00:00:27 ; elapsed = 00:00:25 . Memory (MB): peak = 1281.441 ; gain = 143.598&#xD;&#xA;&#xD;&#xA;Phase 2.3 Pre Route Cleanup&#xD;&#xA;Phase 2.3 Pre Route Cleanup | Checksum: 18cba27e7&#xD;&#xA;&#xD;&#xA;Time (s): cpu = 00:00:27 ; elapsed = 00:00:25 . Memory (MB): peak = 1281.441 ; gain = 143.598&#xD;&#xA; Number of Nodes with overlaps = 0&#xD;&#xA;&#xD;&#xA;Phase 2.4 Update Timing&#xD;&#xA;Phase 2.4 Update Timing | Checksum: 1aa0d0c20&#xD;&#xA;&#xD;&#xA;Time (s): cpu = 00:00:28 ; elapsed = 00:00:25 . Memory (MB): peak = 1285.121 ; gain = 147.277" projectName="project_1" solutionName="solution1" date="2021-04-27T15:28:48.895+0530" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;INPUT_STREAM_TLAST[0]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;INPUT_STREAM_TLAST[0]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="project_1" solutionName="solution1" date="2021-04-27T15:28:24.662+0530" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;INPUT_STREAM_TDATA[7]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;INPUT_STREAM_TDATA[7]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="project_1" solutionName="solution1" date="2021-04-27T15:28:24.645+0530" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;INPUT_STREAM_TDATA[21]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;INPUT_STREAM_TDATA[21]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="project_1" solutionName="solution1" date="2021-04-27T15:28:24.626+0530" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;INPUT_STREAM_TDATA[15]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;INPUT_STREAM_TDATA[15]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="project_1" solutionName="solution1" date="2021-04-27T15:28:24.608+0530" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;INPUT_STREAM_TDATA[0]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;INPUT_STREAM_TDATA[0]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="project_1" solutionName="solution1" date="2021-04-27T15:28:24.590+0530" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;INPUT_STREAM_TDATA[9]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;INPUT_STREAM_TDATA[9]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="project_1" solutionName="solution1" date="2021-04-27T15:28:24.573+0530" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;INPUT_STREAM_TDATA[16]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;INPUT_STREAM_TDATA[16]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="project_1" solutionName="solution1" date="2021-04-27T15:28:24.556+0530" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;INPUT_STREAM_TDATA[10]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;INPUT_STREAM_TDATA[10]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="project_1" solutionName="solution1" date="2021-04-27T15:28:24.537+0530" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;INPUT_STREAM_TVALID&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;INPUT_STREAM_TVALID&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="project_1" solutionName="solution1" date="2021-04-27T15:28:24.516+0530" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;INPUT_STREAM_TDATA[18]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;INPUT_STREAM_TDATA[18]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="project_1" solutionName="solution1" date="2021-04-27T15:28:24.495+0530" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;INPUT_STREAM_TDATA[17]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;INPUT_STREAM_TDATA[17]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="project_1" solutionName="solution1" date="2021-04-27T15:28:24.469+0530" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;INPUT_STREAM_TDATA[5]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;INPUT_STREAM_TDATA[5]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="project_1" solutionName="solution1" date="2021-04-27T15:28:24.449+0530" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;INPUT_STREAM_TDATA[14]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;INPUT_STREAM_TDATA[14]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="project_1" solutionName="solution1" date="2021-04-27T15:28:24.430+0530" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;INPUT_STREAM_TDATA[2]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;INPUT_STREAM_TDATA[2]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="project_1" solutionName="solution1" date="2021-04-27T15:28:24.411+0530" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;INPUT_STREAM_TDATA[1]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;INPUT_STREAM_TDATA[1]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="project_1" solutionName="solution1" date="2021-04-27T15:28:24.389+0530" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;INPUT_STREAM_TDATA[23]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;INPUT_STREAM_TDATA[23]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="project_1" solutionName="solution1" date="2021-04-27T15:28:24.365+0530" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;rows[31]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;rows[31]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="project_1" solutionName="solution1" date="2021-04-27T15:28:24.345+0530" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;rows[30]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;rows[30]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="project_1" solutionName="solution1" date="2021-04-27T15:28:24.325+0530" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;rows[29]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;rows[29]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="project_1" solutionName="solution1" date="2021-04-27T15:28:24.303+0530" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;rows[28]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;rows[28]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="project_1" solutionName="solution1" date="2021-04-27T15:28:24.282+0530" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;rows[27]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;rows[27]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="project_1" solutionName="solution1" date="2021-04-27T15:28:24.264+0530" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;rows[26]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;rows[26]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="project_1" solutionName="solution1" date="2021-04-27T15:28:24.241+0530" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;rows[25]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;rows[25]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="project_1" solutionName="solution1" date="2021-04-27T15:28:24.223+0530" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;rows[24]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;rows[24]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="project_1" solutionName="solution1" date="2021-04-27T15:28:24.191+0530" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;rows[23]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;rows[23]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="project_1" solutionName="solution1" date="2021-04-27T15:28:24.161+0530" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;rows[22]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;rows[22]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="project_1" solutionName="solution1" date="2021-04-27T15:28:24.113+0530" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;rows[21]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;rows[21]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="project_1" solutionName="solution1" date="2021-04-27T15:28:24.063+0530" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;rows[20]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;rows[20]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="project_1" solutionName="solution1" date="2021-04-27T15:28:24.040+0530" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;rows[19]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;rows[19]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="project_1" solutionName="solution1" date="2021-04-27T15:28:24.019+0530" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;rows[18]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;rows[18]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="project_1" solutionName="solution1" date="2021-04-27T15:28:24.001+0530" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;rows[17]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;rows[17]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="project_1" solutionName="solution1" date="2021-04-27T15:28:23.985+0530" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;rows[16]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;rows[16]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="project_1" solutionName="solution1" date="2021-04-27T15:28:23.966+0530" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;rows[9]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;rows[9]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="project_1" solutionName="solution1" date="2021-04-27T15:28:23.948+0530" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;rows[8]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;rows[8]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="project_1" solutionName="solution1" date="2021-04-27T15:28:23.930+0530" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;rows[15]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;rows[15]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="project_1" solutionName="solution1" date="2021-04-27T15:28:23.912+0530" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;rows[14]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;rows[14]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="project_1" solutionName="solution1" date="2021-04-27T15:28:23.893+0530" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;rows[13]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;rows[13]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="project_1" solutionName="solution1" date="2021-04-27T15:28:23.877+0530" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;rows[12]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;rows[12]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="project_1" solutionName="solution1" date="2021-04-27T15:28:23.862+0530" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;rows[11]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;rows[11]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="project_1" solutionName="solution1" date="2021-04-27T15:28:23.847+0530" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;rows[10]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;rows[10]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="project_1" solutionName="solution1" date="2021-04-27T15:28:23.832+0530" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;INPUT_STREAM_TDATA[8]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;INPUT_STREAM_TDATA[8]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="project_1" solutionName="solution1" date="2021-04-27T15:28:23.817+0530" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;INPUT_STREAM_TDATA[22]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;INPUT_STREAM_TDATA[22]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="project_1" solutionName="solution1" date="2021-04-27T15:28:23.801+0530" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;INPUT_STREAM_TDATA[20]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;INPUT_STREAM_TDATA[20]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="project_1" solutionName="solution1" date="2021-04-27T15:28:23.786+0530" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;INPUT_STREAM_TDATA[13]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;INPUT_STREAM_TDATA[13]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="project_1" solutionName="solution1" date="2021-04-27T15:28:23.770+0530" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;INPUT_STREAM_TDATA[12]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;INPUT_STREAM_TDATA[12]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="project_1" solutionName="solution1" date="2021-04-27T15:28:23.756+0530" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;INPUT_STREAM_TDATA[11]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;INPUT_STREAM_TDATA[11]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="project_1" solutionName="solution1" date="2021-04-27T15:28:23.742+0530" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;INPUT_STREAM_TDATA[6]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;INPUT_STREAM_TDATA[6]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="project_1" solutionName="solution1" date="2021-04-27T15:28:23.728+0530" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;INPUT_STREAM_TDATA[4]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;INPUT_STREAM_TDATA[4]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="project_1" solutionName="solution1" date="2021-04-27T15:28:23.712+0530" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;INPUT_STREAM_TDATA[3]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;INPUT_STREAM_TDATA[3]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="project_1" solutionName="solution1" date="2021-04-27T15:28:23.697+0530" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;INPUT_STREAM_TDATA[19]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;INPUT_STREAM_TDATA[19]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="project_1" solutionName="solution1" date="2021-04-27T15:28:23.682+0530" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;ap_start&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;ap_start&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="project_1" solutionName="solution1" date="2021-04-27T15:28:23.666+0530" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;rows[7]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;rows[7]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="project_1" solutionName="solution1" date="2021-04-27T15:28:23.649+0530" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;rows[6]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;rows[6]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="project_1" solutionName="solution1" date="2021-04-27T15:28:23.634+0530" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;rows[5]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;rows[5]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="project_1" solutionName="solution1" date="2021-04-27T15:28:23.621+0530" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;rows[4]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;rows[4]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="project_1" solutionName="solution1" date="2021-04-27T15:28:23.608+0530" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;rows[3]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;rows[3]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="project_1" solutionName="solution1" date="2021-04-27T15:28:23.597+0530" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;rows[2]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;rows[2]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="project_1" solutionName="solution1" date="2021-04-27T15:28:23.586+0530" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;rows[1]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;rows[1]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="project_1" solutionName="solution1" date="2021-04-27T15:28:23.555+0530" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;rows[0]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;rows[0]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="project_1" solutionName="solution1" date="2021-04-27T15:28:23.542+0530" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;cols[31]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;cols[31]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="project_1" solutionName="solution1" date="2021-04-27T15:28:23.527+0530" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;cols[30]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;cols[30]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="project_1" solutionName="solution1" date="2021-04-27T15:28:23.514+0530" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;cols[29]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;cols[29]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="project_1" solutionName="solution1" date="2021-04-27T15:28:23.500+0530" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;cols[28]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;cols[28]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="project_1" solutionName="solution1" date="2021-04-27T15:28:23.486+0530" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;cols[27]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;cols[27]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="project_1" solutionName="solution1" date="2021-04-27T15:28:23.469+0530" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;cols[26]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;cols[26]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="project_1" solutionName="solution1" date="2021-04-27T15:28:23.456+0530" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;cols[25]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;cols[25]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="project_1" solutionName="solution1" date="2021-04-27T15:28:23.440+0530" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;cols[24]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;cols[24]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="project_1" solutionName="solution1" date="2021-04-27T15:28:23.424+0530" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;cols[23]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;cols[23]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="project_1" solutionName="solution1" date="2021-04-27T15:28:23.401+0530" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;cols[22]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;cols[22]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="project_1" solutionName="solution1" date="2021-04-27T15:28:23.377+0530" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;cols[21]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;cols[21]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="project_1" solutionName="solution1" date="2021-04-27T15:28:23.365+0530" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;cols[20]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;cols[20]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="project_1" solutionName="solution1" date="2021-04-27T15:28:23.331+0530" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;cols[19]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;cols[19]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="project_1" solutionName="solution1" date="2021-04-27T15:28:23.319+0530" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;cols[18]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;cols[18]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="project_1" solutionName="solution1" date="2021-04-27T15:28:23.302+0530" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;cols[17]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;cols[17]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="project_1" solutionName="solution1" date="2021-04-27T15:28:23.292+0530" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;cols[16]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;cols[16]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="project_1" solutionName="solution1" date="2021-04-27T15:28:23.281+0530" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;cols[9]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;cols[9]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="project_1" solutionName="solution1" date="2021-04-27T15:28:23.270+0530" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;cols[8]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;cols[8]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="project_1" solutionName="solution1" date="2021-04-27T15:28:23.257+0530" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;cols[15]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;cols[15]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="project_1" solutionName="solution1" date="2021-04-27T15:28:23.244+0530" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;cols[14]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;cols[14]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="project_1" solutionName="solution1" date="2021-04-27T15:28:23.230+0530" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;cols[13]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;cols[13]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="project_1" solutionName="solution1" date="2021-04-27T15:28:23.218+0530" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;cols[12]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;cols[12]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="project_1" solutionName="solution1" date="2021-04-27T15:28:23.204+0530" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;cols[11]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;cols[11]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="project_1" solutionName="solution1" date="2021-04-27T15:28:23.168+0530" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;cols[10]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;cols[10]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="project_1" solutionName="solution1" date="2021-04-27T15:28:23.133+0530" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;cols[7]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;cols[7]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="project_1" solutionName="solution1" date="2021-04-27T15:28:23.118+0530" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;cols[6]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;cols[6]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="project_1" solutionName="solution1" date="2021-04-27T15:28:23.104+0530" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;cols[5]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;cols[5]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="project_1" solutionName="solution1" date="2021-04-27T15:28:23.091+0530" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;cols[4]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;cols[4]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="project_1" solutionName="solution1" date="2021-04-27T15:28:23.078+0530" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;cols[3]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;cols[3]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="project_1" solutionName="solution1" date="2021-04-27T15:28:23.065+0530" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;cols[2]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;cols[2]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="project_1" solutionName="solution1" date="2021-04-27T15:28:23.053+0530" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;cols[1]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;cols[1]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="project_1" solutionName="solution1" date="2021-04-27T15:28:23.041+0530" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;cols[0]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;cols[0]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="project_1" solutionName="solution1" date="2021-04-27T15:28:23.026+0530" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;ap_rst_n&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;ap_rst_n&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="project_1" solutionName="solution1" date="2021-04-27T15:28:23.013+0530" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;OUTPUT_STREAM_TREADY&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;OUTPUT_STREAM_TREADY&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="project_1" solutionName="solution1" date="2021-04-27T15:28:22.998+0530" type="Warning"/>
        <logs message="WARNING: [Route 35-197] Clock port &quot;ap_clk&quot; does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement." projectName="project_1" solutionName="solution1" date="2021-04-27T15:28:22.985+0530" type="Warning"/>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xD;&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design" projectName="project_1" solutionName="solution1" date="2021-04-27T15:27:42.294+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (Mat2AXIvideo_U0/ap_done_reg_reg) is unused and will be removed from module image_filter." projectName="project_1" solutionName="solution1" date="2021-04-27T15:27:09.694+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (CvtColor_U0/ap_done_reg_reg) is unused and will be removed from module image_filter." projectName="project_1" solutionName="solution1" date="2021-04-27T15:27:09.694+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (CvtColor_1_U0/r_V_1_reg_391_reg[0]) is unused and will be removed from module image_filter." projectName="project_1" solutionName="solution1" date="2021-04-27T15:27:09.679+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (CvtColor_1_U0/r_V_1_reg_391_reg[1]) is unused and will be removed from module image_filter." projectName="project_1" solutionName="solution1" date="2021-04-27T15:27:09.679+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (CvtColor_1_U0/r_V_1_reg_391_reg[2]) is unused and will be removed from module image_filter." projectName="project_1" solutionName="solution1" date="2021-04-27T15:27:09.663+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (CvtColor_1_U0/r_V_1_reg_391_reg[3]) is unused and will be removed from module image_filter." projectName="project_1" solutionName="solution1" date="2021-04-27T15:27:09.663+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (CvtColor_1_U0/r_V_1_reg_391_reg[4]) is unused and will be removed from module image_filter." projectName="project_1" solutionName="solution1" date="2021-04-27T15:27:09.647+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (CvtColor_1_U0/r_V_1_reg_391_reg[5]) is unused and will be removed from module image_filter." projectName="project_1" solutionName="solution1" date="2021-04-27T15:27:09.647+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (CvtColor_1_U0/r_V_1_reg_391_reg[6]) is unused and will be removed from module image_filter." projectName="project_1" solutionName="solution1" date="2021-04-27T15:27:09.647+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (CvtColor_1_U0/r_V_1_reg_391_reg[7]) is unused and will be removed from module image_filter." projectName="project_1" solutionName="solution1" date="2021-04-27T15:27:09.639+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (CvtColor_1_U0/r_V_1_reg_391_reg[8]) is unused and will be removed from module image_filter." projectName="project_1" solutionName="solution1" date="2021-04-27T15:27:09.632+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (CvtColor_1_U0/r_V_1_reg_391_reg[9]) is unused and will be removed from module image_filter." projectName="project_1" solutionName="solution1" date="2021-04-27T15:27:09.625+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (CvtColor_1_U0/r_V_1_reg_391_reg[10]) is unused and will be removed from module image_filter." projectName="project_1" solutionName="solution1" date="2021-04-27T15:27:09.609+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (CvtColor_1_U0/r_V_1_reg_391_reg[11]) is unused and will be removed from module image_filter." projectName="project_1" solutionName="solution1" date="2021-04-27T15:27:09.609+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (CvtColor_1_U0/r_V_1_reg_391_reg[12]) is unused and will be removed from module image_filter." projectName="project_1" solutionName="solution1" date="2021-04-27T15:27:09.593+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (CvtColor_1_U0/r_V_1_reg_391_reg[13]) is unused and will be removed from module image_filter." projectName="project_1" solutionName="solution1" date="2021-04-27T15:27:09.593+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (CvtColor_1_U0/r_V_1_reg_391_reg[14]) is unused and will be removed from module image_filter." projectName="project_1" solutionName="solution1" date="2021-04-27T15:27:09.578+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (CvtColor_1_U0/r_V_1_reg_391_reg[15]) is unused and will be removed from module image_filter." projectName="project_1" solutionName="solution1" date="2021-04-27T15:27:09.578+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (CvtColor_1_U0/r_V_1_reg_391_reg[16]) is unused and will be removed from module image_filter." projectName="project_1" solutionName="solution1" date="2021-04-27T15:27:09.562+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (CvtColor_1_U0/r_V_1_reg_391_reg[17]) is unused and will be removed from module image_filter." projectName="project_1" solutionName="solution1" date="2021-04-27T15:27:09.562+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (CvtColor_1_U0/r_V_1_reg_391_reg[18]) is unused and will be removed from module image_filter." projectName="project_1" solutionName="solution1" date="2021-04-27T15:27:09.546+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (CvtColor_1_U0/r_V_1_reg_391_reg[19]) is unused and will be removed from module image_filter." projectName="project_1" solutionName="solution1" date="2021-04-27T15:27:09.546+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (CvtColor_1_U0/r_V_1_reg_391_reg[20]) is unused and will be removed from module image_filter." projectName="project_1" solutionName="solution1" date="2021-04-27T15:27:09.531+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (CvtColor_1_U0/r_V_1_reg_391_reg[21]) is unused and will be removed from module image_filter." projectName="project_1" solutionName="solution1" date="2021-04-27T15:27:09.531+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (CvtColor_1_U0/r_V_1_reg_391_reg[22]) is unused and will be removed from module image_filter." projectName="project_1" solutionName="solution1" date="2021-04-27T15:27:09.519+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (CvtColor_1_U0/r_V_1_reg_391_reg[23]) is unused and will be removed from module image_filter." projectName="project_1" solutionName="solution1" date="2021-04-27T15:27:09.519+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (CvtColor_1_U0/r_V_1_reg_391_reg[24]) is unused and will be removed from module image_filter." projectName="project_1" solutionName="solution1" date="2021-04-27T15:27:09.515+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (CvtColor_1_U0/r_V_1_reg_391_reg[25]) is unused and will be removed from module image_filter." projectName="project_1" solutionName="solution1" date="2021-04-27T15:27:09.499+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (CvtColor_1_U0/r_V_1_reg_391_reg[26]) is unused and will be removed from module image_filter." projectName="project_1" solutionName="solution1" date="2021-04-27T15:27:09.499+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (CvtColor_1_U0/r_V_1_reg_391_reg[27]) is unused and will be removed from module image_filter." projectName="project_1" solutionName="solution1" date="2021-04-27T15:27:09.483+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (CvtColor_1_U0/r_V_1_reg_391_reg[28]) is unused and will be removed from module image_filter." projectName="project_1" solutionName="solution1" date="2021-04-27T15:27:09.483+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (CvtColor_1_U0/ap_done_reg_reg) is unused and will be removed from module image_filter." projectName="project_1" solutionName="solution1" date="2021-04-27T15:27:09.483+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (AXIvideo2Mat_U0/ap_done_reg_reg) is unused and will be removed from module image_filter." projectName="project_1" solutionName="solution1" date="2021-04-27T15:27:09.471+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (Block_Mat_exit47_pro_U0/ap_CS_fsm_reg[0]) is unused and will be removed from module image_filter." projectName="project_1" solutionName="solution1" date="2021-04-27T15:27:09.470+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (Block_Mat_exit47_pro_U0/ap_done_reg_reg) is unused and will be removed from module image_filter." projectName="project_1" solutionName="solution1" date="2021-04-27T15:27:09.452+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port INPUT_STREAM_TDEST[0]" projectName="project_1" solutionName="solution1" date="2021-04-27T15:27:04.879+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port INPUT_STREAM_TID[0]" projectName="project_1" solutionName="solution1" date="2021-04-27T15:27:04.879+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port INPUT_STREAM_TSTRB[0]" projectName="project_1" solutionName="solution1" date="2021-04-27T15:27:04.864+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port INPUT_STREAM_TSTRB[1]" projectName="project_1" solutionName="solution1" date="2021-04-27T15:27:04.864+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port INPUT_STREAM_TSTRB[2]" projectName="project_1" solutionName="solution1" date="2021-04-27T15:27:04.848+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port INPUT_STREAM_TKEEP[0]" projectName="project_1" solutionName="solution1" date="2021-04-27T15:27:04.848+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port INPUT_STREAM_TKEEP[1]" projectName="project_1" solutionName="solution1" date="2021-04-27T15:27:04.832+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port INPUT_STREAM_TKEEP[2]" projectName="project_1" solutionName="solution1" date="2021-04-27T15:27:04.832+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Mat2AXIvideo has unconnected port img_cols_V_dout[12]" projectName="project_1" solutionName="solution1" date="2021-04-27T15:27:04.817+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Mat2AXIvideo has unconnected port img_cols_V_dout[13]" projectName="project_1" solutionName="solution1" date="2021-04-27T15:27:04.817+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Mat2AXIvideo has unconnected port img_cols_V_dout[14]" projectName="project_1" solutionName="solution1" date="2021-04-27T15:27:04.810+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Mat2AXIvideo has unconnected port img_cols_V_dout[15]" projectName="project_1" solutionName="solution1" date="2021-04-27T15:27:04.801+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Mat2AXIvideo has unconnected port img_cols_V_dout[16]" projectName="project_1" solutionName="solution1" date="2021-04-27T15:27:04.785+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Mat2AXIvideo has unconnected port img_cols_V_dout[17]" projectName="project_1" solutionName="solution1" date="2021-04-27T15:27:04.785+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Mat2AXIvideo has unconnected port img_cols_V_dout[18]" projectName="project_1" solutionName="solution1" date="2021-04-27T15:27:04.781+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Mat2AXIvideo has unconnected port img_cols_V_dout[19]" projectName="project_1" solutionName="solution1" date="2021-04-27T15:27:04.772+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Mat2AXIvideo has unconnected port img_cols_V_dout[20]" projectName="project_1" solutionName="solution1" date="2021-04-27T15:27:04.761+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Mat2AXIvideo has unconnected port img_cols_V_dout[21]" projectName="project_1" solutionName="solution1" date="2021-04-27T15:27:04.746+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Mat2AXIvideo has unconnected port img_cols_V_dout[22]" projectName="project_1" solutionName="solution1" date="2021-04-27T15:27:04.746+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Mat2AXIvideo has unconnected port img_cols_V_dout[23]" projectName="project_1" solutionName="solution1" date="2021-04-27T15:27:04.730+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Mat2AXIvideo has unconnected port img_cols_V_dout[24]" projectName="project_1" solutionName="solution1" date="2021-04-27T15:27:04.730+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Mat2AXIvideo has unconnected port img_cols_V_dout[25]" projectName="project_1" solutionName="solution1" date="2021-04-27T15:27:04.715+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Mat2AXIvideo has unconnected port img_cols_V_dout[26]" projectName="project_1" solutionName="solution1" date="2021-04-27T15:27:04.715+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Mat2AXIvideo has unconnected port img_cols_V_dout[27]" projectName="project_1" solutionName="solution1" date="2021-04-27T15:27:04.710+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Mat2AXIvideo has unconnected port img_cols_V_dout[28]" projectName="project_1" solutionName="solution1" date="2021-04-27T15:27:04.699+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Mat2AXIvideo has unconnected port img_cols_V_dout[29]" projectName="project_1" solutionName="solution1" date="2021-04-27T15:27:04.699+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Mat2AXIvideo has unconnected port img_cols_V_dout[30]" projectName="project_1" solutionName="solution1" date="2021-04-27T15:27:04.683+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Mat2AXIvideo has unconnected port img_cols_V_dout[31]" projectName="project_1" solutionName="solution1" date="2021-04-27T15:27:04.683+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Mat2AXIvideo has unconnected port img_rows_V_dout[12]" projectName="project_1" solutionName="solution1" date="2021-04-27T15:27:04.667+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Mat2AXIvideo has unconnected port img_rows_V_dout[13]" projectName="project_1" solutionName="solution1" date="2021-04-27T15:27:04.667+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Mat2AXIvideo has unconnected port img_rows_V_dout[14]" projectName="project_1" solutionName="solution1" date="2021-04-27T15:27:04.667+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Mat2AXIvideo has unconnected port img_rows_V_dout[15]" projectName="project_1" solutionName="solution1" date="2021-04-27T15:27:04.652+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Mat2AXIvideo has unconnected port img_rows_V_dout[16]" projectName="project_1" solutionName="solution1" date="2021-04-27T15:27:04.652+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Mat2AXIvideo has unconnected port img_rows_V_dout[17]" projectName="project_1" solutionName="solution1" date="2021-04-27T15:27:04.636+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Mat2AXIvideo has unconnected port img_rows_V_dout[18]" projectName="project_1" solutionName="solution1" date="2021-04-27T15:27:04.636+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Mat2AXIvideo has unconnected port img_rows_V_dout[19]" projectName="project_1" solutionName="solution1" date="2021-04-27T15:27:04.620+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Mat2AXIvideo has unconnected port img_rows_V_dout[20]" projectName="project_1" solutionName="solution1" date="2021-04-27T15:27:04.620+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Mat2AXIvideo has unconnected port img_rows_V_dout[21]" projectName="project_1" solutionName="solution1" date="2021-04-27T15:27:04.620+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Mat2AXIvideo has unconnected port img_rows_V_dout[22]" projectName="project_1" solutionName="solution1" date="2021-04-27T15:27:04.609+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Mat2AXIvideo has unconnected port img_rows_V_dout[23]" projectName="project_1" solutionName="solution1" date="2021-04-27T15:27:04.604+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Mat2AXIvideo has unconnected port img_rows_V_dout[24]" projectName="project_1" solutionName="solution1" date="2021-04-27T15:27:04.589+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Mat2AXIvideo has unconnected port img_rows_V_dout[25]" projectName="project_1" solutionName="solution1" date="2021-04-27T15:27:04.589+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Mat2AXIvideo has unconnected port img_rows_V_dout[26]" projectName="project_1" solutionName="solution1" date="2021-04-27T15:27:04.573+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Mat2AXIvideo has unconnected port img_rows_V_dout[27]" projectName="project_1" solutionName="solution1" date="2021-04-27T15:27:04.573+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Mat2AXIvideo has unconnected port img_rows_V_dout[28]" projectName="project_1" solutionName="solution1" date="2021-04-27T15:27:04.573+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Mat2AXIvideo has unconnected port img_rows_V_dout[29]" projectName="project_1" solutionName="solution1" date="2021-04-27T15:27:04.558+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Mat2AXIvideo has unconnected port img_rows_V_dout[30]" projectName="project_1" solutionName="solution1" date="2021-04-27T15:27:04.558+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Mat2AXIvideo has unconnected port img_rows_V_dout[31]" projectName="project_1" solutionName="solution1" date="2021-04-27T15:27:04.542+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element mOutPtr_reg was removed.  [C:/Users/sruth/project_1/solution1/impl/verilog/start_for_Mat2AXIfYi.v:87]" projectName="project_1" solutionName="solution1" date="2021-04-27T15:27:04.542+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element mOutPtr_reg was removed.  [C:/Users/sruth/project_1/solution1/impl/verilog/fifo_w32_d4_A.v:87]" projectName="project_1" solutionName="solution1" date="2021-04-27T15:27:04.542+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element mOutPtr_reg was removed.  [C:/Users/sruth/project_1/solution1/impl/verilog/fifo_w32_d4_A.v:87]" projectName="project_1" solutionName="solution1" date="2021-04-27T15:27:04.526+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element t_V_1_reg_222_reg was removed.  [C:/Users/sruth/project_1/solution1/impl/verilog/Mat2AXIvideo.v:514]" projectName="project_1" solutionName="solution1" date="2021-04-27T15:27:04.526+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element j_i_reg_187_reg was removed.  [C:/Users/sruth/project_1/solution1/impl/verilog/CvtColor.v:181]" projectName="project_1" solutionName="solution1" date="2021-04-27T15:27:04.511+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element j_i_reg_206_reg was removed.  [C:/Users/sruth/project_1/solution1/impl/verilog/CvtColor_1.v:294]&#xD;&#xA;DSP Report: Generating DSP image_filter_mul_bkb_U23/image_filter_mul_bkb_DSP48_0_U/in00, operation Mode is: A*B.&#xD;&#xA;DSP Report: operator image_filter_mul_bkb_U23/image_filter_mul_bkb_DSP48_0_U/in00 is absorbed into DSP image_filter_mul_bkb_U23/image_filter_mul_bkb_DSP48_0_U/in00.&#xD;&#xA;DSP Report: Generating DSP image_filter_mac_cud_U24/image_filter_mac_cud_DSP48_1_U/p, operation Mode is: C'+(A:0x74bc6)*B''.&#xD;&#xA;DSP Report: register B is absorbed into DSP image_filter_mac_cud_U24/image_filter_mac_cud_DSP48_1_U/p.&#xD;&#xA;DSP Report: register B is absorbed into DSP image_filter_mac_cud_U24/image_filter_mac_cud_DSP48_1_U/p.&#xD;&#xA;DSP Report: register r_V_4_i_i_reg_386_reg is absorbed into DSP image_filter_mac_cud_U24/image_filter_mac_cud_DSP48_1_U/p.&#xD;&#xA;DSP Report: operator image_filter_mac_cud_U24/image_filter_mac_cud_DSP48_1_U/p is absorbed into DSP image_filter_mac_cud_U24/image_filter_mac_cud_DSP48_1_U/p.&#xD;&#xA;DSP Report: operator image_filter_mac_cud_U24/image_filter_mac_cud_DSP48_1_U/m is absorbed into DSP image_filter_mac_cud_U24/image_filter_mac_cud_DSP48_1_U/p.&#xD;&#xA;DSP Report: Generating DSP image_filter_mac_dEe_U25/image_filter_mac_dEe_DSP48_2_U/p, operation Mode is: C+(A:0x259168)*B''.&#xD;&#xA;DSP Report: register B is absorbed into DSP image_filter_mac_dEe_U25/image_filter_mac_dEe_DSP48_2_U/p.&#xD;&#xA;DSP Report: register B is absorbed into DSP image_filter_mac_dEe_U25/image_filter_mac_dEe_DSP48_2_U/p.&#xD;&#xA;DSP Report: operator image_filter_mac_dEe_U25/image_filter_mac_dEe_DSP48_2_U/p is absorbed into DSP image_filter_mac_dEe_U25/image_filter_mac_dEe_DSP48_2_U/p.&#xD;&#xA;DSP Report: operator image_filter_mac_dEe_U25/image_filter_mac_dEe_DSP48_2_U/m is absorbed into DSP image_filter_mac_dEe_U25/image_filter_mac_dEe_DSP48_2_U/p." projectName="project_1" solutionName="solution1" date="2021-04-27T15:27:04.511+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element  was removed.  [C:/Users/sruth/project_1/solution1/impl/verilog/image_filter_mac_dEe.v:26]" projectName="project_1" solutionName="solution1" date="2021-04-27T15:27:04.511+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element  was removed.  [C:/Users/sruth/project_1/solution1/impl/verilog/image_filter_mac_dEe.v:26]" projectName="project_1" solutionName="solution1" date="2021-04-27T15:27:04.495+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element  was removed.  [C:/Users/sruth/project_1/solution1/impl/verilog/CvtColor_1.v:188]" projectName="project_1" solutionName="solution1" date="2021-04-27T15:27:04.495+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element  was removed.  [C:/Users/sruth/project_1/solution1/impl/verilog/CvtColor_1.v:188]" projectName="project_1" solutionName="solution1" date="2021-04-27T15:27:04.479+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element r_V_4_i_i_reg_386_reg was removed.  [C:/Users/sruth/project_1/solution1/impl/verilog/CvtColor_1.v:188]" projectName="project_1" solutionName="solution1" date="2021-04-27T15:27:04.479+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element ap_reg_pp0_iter2_tmp_10_reg_371_reg was removed.  [C:/Users/sruth/project_1/solution1/impl/verilog/CvtColor_1.v:309]" projectName="project_1" solutionName="solution1" date="2021-04-27T15:27:04.463+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element tmp_10_reg_371_reg was removed.  [C:/Users/sruth/project_1/solution1/impl/verilog/CvtColor_1.v:350]" projectName="project_1" solutionName="solution1" date="2021-04-27T15:27:04.463+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element ap_reg_pp0_iter2_tmp_11_reg_376_reg was removed.  [C:/Users/sruth/project_1/solution1/impl/verilog/CvtColor_1.v:310]" projectName="project_1" solutionName="solution1" date="2021-04-27T15:27:04.448+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element tmp_11_reg_376_reg was removed.  [C:/Users/sruth/project_1/solution1/impl/verilog/CvtColor_1.v:351]" projectName="project_1" solutionName="solution1" date="2021-04-27T15:27:04.448+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element t_V_2_reg_282_reg was removed.  [C:/Users/sruth/project_1/solution1/impl/verilog/AXIvideo2Mat.v:537]" projectName="project_1" solutionName="solution1" date="2021-04-27T15:27:04.432+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[2] was removed.  [C:/Users/sruth/project_1/solution1/impl/verilog/start_for_CvtColog8j.v:36]" projectName="project_1" solutionName="solution1" date="2021-04-27T15:27:04.432+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[1] was removed.  [C:/Users/sruth/project_1/solution1/impl/verilog/start_for_CvtColog8j.v:36]" projectName="project_1" solutionName="solution1" date="2021-04-27T15:27:04.432+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[0] was removed.  [C:/Users/sruth/project_1/solution1/impl/verilog/start_for_CvtColog8j.v:36]" projectName="project_1" solutionName="solution1" date="2021-04-27T15:27:04.416+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element mOutPtr_reg was removed.  [C:/Users/sruth/project_1/solution1/impl/verilog/start_for_Mat2AXIfYi.v:87]" projectName="project_1" solutionName="solution1" date="2021-04-27T15:27:04.416+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[4] was removed.  [C:/Users/sruth/project_1/solution1/impl/verilog/start_for_Mat2AXIfYi.v:36]" projectName="project_1" solutionName="solution1" date="2021-04-27T15:27:04.416+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[3] was removed.  [C:/Users/sruth/project_1/solution1/impl/verilog/start_for_Mat2AXIfYi.v:36]" projectName="project_1" solutionName="solution1" date="2021-04-27T15:27:04.409+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[2] was removed.  [C:/Users/sruth/project_1/solution1/impl/verilog/start_for_Mat2AXIfYi.v:36]" projectName="project_1" solutionName="solution1" date="2021-04-27T15:27:04.400+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[1] was removed.  [C:/Users/sruth/project_1/solution1/impl/verilog/start_for_Mat2AXIfYi.v:36]" projectName="project_1" solutionName="solution1" date="2021-04-27T15:27:04.385+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[0] was removed.  [C:/Users/sruth/project_1/solution1/impl/verilog/start_for_Mat2AXIfYi.v:36]" projectName="project_1" solutionName="solution1" date="2021-04-27T15:27:04.385+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[3] was removed.  [C:/Users/sruth/project_1/solution1/impl/verilog/start_for_CvtColoeOg.v:36]" projectName="project_1" solutionName="solution1" date="2021-04-27T15:27:04.369+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[2] was removed.  [C:/Users/sruth/project_1/solution1/impl/verilog/start_for_CvtColoeOg.v:36]" projectName="project_1" solutionName="solution1" date="2021-04-27T15:27:04.369+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[1] was removed.  [C:/Users/sruth/project_1/solution1/impl/verilog/start_for_CvtColoeOg.v:36]" projectName="project_1" solutionName="solution1" date="2021-04-27T15:27:04.354+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[0] was removed.  [C:/Users/sruth/project_1/solution1/impl/verilog/start_for_CvtColoeOg.v:36]" projectName="project_1" solutionName="solution1" date="2021-04-27T15:27:04.354+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element mOutPtr_reg was removed.  [C:/Users/sruth/project_1/solution1/impl/verilog/fifo_w32_d4_A.v:87]" projectName="project_1" solutionName="solution1" date="2021-04-27T15:27:04.354+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[4] was removed.  [C:/Users/sruth/project_1/solution1/impl/verilog/fifo_w32_d4_A.v:36]" projectName="project_1" solutionName="solution1" date="2021-04-27T15:27:04.338+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[3] was removed.  [C:/Users/sruth/project_1/solution1/impl/verilog/fifo_w32_d4_A.v:36]" projectName="project_1" solutionName="solution1" date="2021-04-27T15:27:04.338+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[2] was removed.  [C:/Users/sruth/project_1/solution1/impl/verilog/fifo_w32_d4_A.v:36]" projectName="project_1" solutionName="solution1" date="2021-04-27T15:27:04.322+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[1] was removed.  [C:/Users/sruth/project_1/solution1/impl/verilog/fifo_w32_d4_A.v:36]" projectName="project_1" solutionName="solution1" date="2021-04-27T15:27:04.322+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[0] was removed.  [C:/Users/sruth/project_1/solution1/impl/verilog/fifo_w32_d4_A.v:36]" projectName="project_1" solutionName="solution1" date="2021-04-27T15:27:04.309+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[3] was removed.  [C:/Users/sruth/project_1/solution1/impl/verilog/fifo_w32_d3_A.v:36]" projectName="project_1" solutionName="solution1" date="2021-04-27T15:27:04.309+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[2] was removed.  [C:/Users/sruth/project_1/solution1/impl/verilog/fifo_w32_d3_A.v:36]" projectName="project_1" solutionName="solution1" date="2021-04-27T15:27:04.306+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[1] was removed.  [C:/Users/sruth/project_1/solution1/impl/verilog/fifo_w32_d3_A.v:36]" projectName="project_1" solutionName="solution1" date="2021-04-27T15:27:04.291+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[0] was removed.  [C:/Users/sruth/project_1/solution1/impl/verilog/fifo_w32_d3_A.v:36]" projectName="project_1" solutionName="solution1" date="2021-04-27T15:27:04.291+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element t_V_1_reg_222_reg was removed.  [C:/Users/sruth/project_1/solution1/impl/verilog/Mat2AXIvideo.v:514]" projectName="project_1" solutionName="solution1" date="2021-04-27T15:27:04.275+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element j_i_reg_187_reg was removed.  [C:/Users/sruth/project_1/solution1/impl/verilog/CvtColor.v:181]" projectName="project_1" solutionName="solution1" date="2021-04-27T15:27:04.275+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element j_i_reg_206_reg was removed.  [C:/Users/sruth/project_1/solution1/impl/verilog/CvtColor_1.v:294]" projectName="project_1" solutionName="solution1" date="2021-04-27T15:27:04.275+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element t_V_2_reg_282_reg was removed.  [C:/Users/sruth/project_1/solution1/impl/verilog/AXIvideo2Mat.v:537]" projectName="project_1" solutionName="solution1" date="2021-04-27T15:27:04.262+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port INPUT_STREAM_TDEST[0]&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 407.520 ; gain = 162.512&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Report Check Netlist: &#xD;&#xA;+------+------------------+-------+---------+-------+------------------+&#xD;&#xA;|      |Item              |Errors |Warnings |Status |Description       |&#xD;&#xA;+------+------------------+-------+---------+-------+------------------+&#xD;&#xA;|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |&#xD;&#xA;+------+------------------+-------+---------+-------+------------------+&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 407.520 ; gain = 162.512&#xD;&#xA;---------------------------------------------------------------------------------" projectName="project_1" solutionName="solution1" date="2021-04-27T15:26:54.225+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port INPUT_STREAM_TID[0]" projectName="project_1" solutionName="solution1" date="2021-04-27T15:26:49.688+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port INPUT_STREAM_TSTRB[0]" projectName="project_1" solutionName="solution1" date="2021-04-27T15:26:49.680+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port INPUT_STREAM_TSTRB[1]" projectName="project_1" solutionName="solution1" date="2021-04-27T15:26:49.671+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port INPUT_STREAM_TSTRB[2]" projectName="project_1" solutionName="solution1" date="2021-04-27T15:26:49.663+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port INPUT_STREAM_TKEEP[0]" projectName="project_1" solutionName="solution1" date="2021-04-27T15:26:49.655+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port INPUT_STREAM_TKEEP[1]" projectName="project_1" solutionName="solution1" date="2021-04-27T15:26:49.647+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port INPUT_STREAM_TKEEP[2]" projectName="project_1" solutionName="solution1" date="2021-04-27T15:26:49.638+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Mat2AXIvideo has unconnected port img_cols_V_dout[12]" projectName="project_1" solutionName="solution1" date="2021-04-27T15:26:49.628+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Mat2AXIvideo has unconnected port img_cols_V_dout[13]" projectName="project_1" solutionName="solution1" date="2021-04-27T15:26:49.618+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Mat2AXIvideo has unconnected port img_cols_V_dout[14]" projectName="project_1" solutionName="solution1" date="2021-04-27T15:26:49.608+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Mat2AXIvideo has unconnected port img_cols_V_dout[15]" projectName="project_1" solutionName="solution1" date="2021-04-27T15:26:49.599+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Mat2AXIvideo has unconnected port img_cols_V_dout[16]" projectName="project_1" solutionName="solution1" date="2021-04-27T15:26:49.590+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Mat2AXIvideo has unconnected port img_cols_V_dout[17]" projectName="project_1" solutionName="solution1" date="2021-04-27T15:26:49.575+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Mat2AXIvideo has unconnected port img_cols_V_dout[18]" projectName="project_1" solutionName="solution1" date="2021-04-27T15:26:49.567+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Mat2AXIvideo has unconnected port img_cols_V_dout[19]" projectName="project_1" solutionName="solution1" date="2021-04-27T15:26:49.554+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Mat2AXIvideo has unconnected port img_cols_V_dout[20]" projectName="project_1" solutionName="solution1" date="2021-04-27T15:26:49.545+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Mat2AXIvideo has unconnected port img_cols_V_dout[21]" projectName="project_1" solutionName="solution1" date="2021-04-27T15:26:49.537+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Mat2AXIvideo has unconnected port img_cols_V_dout[22]" projectName="project_1" solutionName="solution1" date="2021-04-27T15:26:49.531+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Mat2AXIvideo has unconnected port img_cols_V_dout[23]" projectName="project_1" solutionName="solution1" date="2021-04-27T15:26:49.524+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Mat2AXIvideo has unconnected port img_cols_V_dout[24]" projectName="project_1" solutionName="solution1" date="2021-04-27T15:26:49.516+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Mat2AXIvideo has unconnected port img_cols_V_dout[25]" projectName="project_1" solutionName="solution1" date="2021-04-27T15:26:49.508+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Mat2AXIvideo has unconnected port img_cols_V_dout[26]" projectName="project_1" solutionName="solution1" date="2021-04-27T15:26:49.499+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Mat2AXIvideo has unconnected port img_cols_V_dout[27]" projectName="project_1" solutionName="solution1" date="2021-04-27T15:26:49.491+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Mat2AXIvideo has unconnected port img_cols_V_dout[28]" projectName="project_1" solutionName="solution1" date="2021-04-27T15:26:49.482+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Mat2AXIvideo has unconnected port img_cols_V_dout[29]" projectName="project_1" solutionName="solution1" date="2021-04-27T15:26:49.475+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Mat2AXIvideo has unconnected port img_cols_V_dout[30]" projectName="project_1" solutionName="solution1" date="2021-04-27T15:26:49.466+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Mat2AXIvideo has unconnected port img_cols_V_dout[31]" projectName="project_1" solutionName="solution1" date="2021-04-27T15:26:49.457+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Mat2AXIvideo has unconnected port img_rows_V_dout[12]" projectName="project_1" solutionName="solution1" date="2021-04-27T15:26:49.445+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Mat2AXIvideo has unconnected port img_rows_V_dout[13]" projectName="project_1" solutionName="solution1" date="2021-04-27T15:26:49.435+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Mat2AXIvideo has unconnected port img_rows_V_dout[14]" projectName="project_1" solutionName="solution1" date="2021-04-27T15:26:49.426+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Mat2AXIvideo has unconnected port img_rows_V_dout[15]" projectName="project_1" solutionName="solution1" date="2021-04-27T15:26:49.417+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Mat2AXIvideo has unconnected port img_rows_V_dout[16]" projectName="project_1" solutionName="solution1" date="2021-04-27T15:26:49.409+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Mat2AXIvideo has unconnected port img_rows_V_dout[17]" projectName="project_1" solutionName="solution1" date="2021-04-27T15:26:49.400+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Mat2AXIvideo has unconnected port img_rows_V_dout[18]" projectName="project_1" solutionName="solution1" date="2021-04-27T15:26:49.390+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Mat2AXIvideo has unconnected port img_rows_V_dout[19]" projectName="project_1" solutionName="solution1" date="2021-04-27T15:26:49.381+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Mat2AXIvideo has unconnected port img_rows_V_dout[20]" projectName="project_1" solutionName="solution1" date="2021-04-27T15:26:49.372+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Mat2AXIvideo has unconnected port img_rows_V_dout[21]" projectName="project_1" solutionName="solution1" date="2021-04-27T15:26:49.362+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Mat2AXIvideo has unconnected port img_rows_V_dout[22]" projectName="project_1" solutionName="solution1" date="2021-04-27T15:26:49.353+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Mat2AXIvideo has unconnected port img_rows_V_dout[23]" projectName="project_1" solutionName="solution1" date="2021-04-27T15:26:49.343+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Mat2AXIvideo has unconnected port img_rows_V_dout[24]" projectName="project_1" solutionName="solution1" date="2021-04-27T15:26:49.334+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Mat2AXIvideo has unconnected port img_rows_V_dout[25]" projectName="project_1" solutionName="solution1" date="2021-04-27T15:26:49.324+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Mat2AXIvideo has unconnected port img_rows_V_dout[26]" projectName="project_1" solutionName="solution1" date="2021-04-27T15:26:49.314+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Mat2AXIvideo has unconnected port img_rows_V_dout[27]" projectName="project_1" solutionName="solution1" date="2021-04-27T15:26:49.305+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Mat2AXIvideo has unconnected port img_rows_V_dout[28]" projectName="project_1" solutionName="solution1" date="2021-04-27T15:26:49.296+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Mat2AXIvideo has unconnected port img_rows_V_dout[29]" projectName="project_1" solutionName="solution1" date="2021-04-27T15:26:49.286+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Mat2AXIvideo has unconnected port img_rows_V_dout[30]" projectName="project_1" solutionName="solution1" date="2021-04-27T15:26:49.277+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Mat2AXIvideo has unconnected port img_rows_V_dout[31]" projectName="project_1" solutionName="solution1" date="2021-04-27T15:26:49.269+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element Block_Mat_exit47_pro_U0_ap_ready_count_reg was removed.  [C:/Users/sruth/project_1/solution1/impl/verilog/image_filter.v:669]" projectName="project_1" solutionName="solution1" date="2021-04-27T15:26:49.260+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element AXIvideo2Mat_U0_ap_ready_count_reg was removed.  [C:/Users/sruth/project_1/solution1/impl/verilog/image_filter.v:661]" projectName="project_1" solutionName="solution1" date="2021-04-27T15:26:49.250+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element AXI_video_strm_V_strb_V_1_sel_rd_reg was removed.  [C:/Users/sruth/project_1/solution1/impl/verilog/Mat2AXIvideo.v:394]" projectName="project_1" solutionName="solution1" date="2021-04-27T15:26:49.240+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element AXI_video_strm_V_keep_V_1_sel_rd_reg was removed.  [C:/Users/sruth/project_1/solution1/impl/verilog/Mat2AXIvideo.v:332]" projectName="project_1" solutionName="solution1" date="2021-04-27T15:26:49.231+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element AXI_video_strm_V_id_V_1_sel_rd_reg was removed.  [C:/Users/sruth/project_1/solution1/impl/verilog/Mat2AXIvideo.v:306]" projectName="project_1" solutionName="solution1" date="2021-04-27T15:26:49.222+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element AXI_video_strm_V_dest_V_1_sel_rd_reg was removed.  [C:/Users/sruth/project_1/solution1/impl/verilog/Mat2AXIvideo.v:280]" projectName="project_1" solutionName="solution1" date="2021-04-27T15:26:49.216+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/sruth/project_1/solution1/impl/verilog/CvtColor_1.v:598]" projectName="project_1" solutionName="solution1" date="2021-04-27T15:26:49.206+0530" type="Warning"/>
      </packageLog>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
