
L433RC_FINAL.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a1fc  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000050c  0800a390  0800a390  0000b390  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a89c  0800a89c  0000c340  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800a89c  0800a89c  0000b89c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a8a4  0800a8a4  0000c340  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a8a4  0800a8a4  0000b8a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800a8a8  0800a8a8  0000b8a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000340  20000000  0800a8ac  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000100c  20000340  0800abec  0000c340  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000134c  0800abec  0000c34c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000c340  2**0
                  CONTENTS, READONLY
 12 .debug_info   00015c81  00000000  00000000  0000c370  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000037eb  00000000  00000000  00021ff1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000013d8  00000000  00000000  000257e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000f09  00000000  00000000  00026bb8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000262e8  00000000  00000000  00027ac1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000182b9  00000000  00000000  0004dda9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e1536  00000000  00000000  00066062  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00147598  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000063d0  00000000  00000000  001475dc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000071  00000000  00000000  0014d9ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000340 	.word	0x20000340
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800a374 	.word	0x0800a374

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000344 	.word	0x20000344
 80001cc:	0800a374 	.word	0x0800a374

080001d0 <strcmp>:
 80001d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d8:	2a01      	cmp	r2, #1
 80001da:	bf28      	it	cs
 80001dc:	429a      	cmpcs	r2, r3
 80001de:	d0f7      	beq.n	80001d0 <strcmp>
 80001e0:	1ad0      	subs	r0, r2, r3
 80001e2:	4770      	bx	lr
	...

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <strlen>:
 8000290:	4603      	mov	r3, r0
 8000292:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000296:	2a00      	cmp	r2, #0
 8000298:	d1fb      	bne.n	8000292 <strlen+0x2>
 800029a:	1a18      	subs	r0, r3, r0
 800029c:	3801      	subs	r0, #1
 800029e:	4770      	bx	lr

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	@ 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <adc_init>:
// Public
/*
	Initializes ADC peripheral, performs calibration
	@param adc: Pointer to ADC handle
*/
void adc_init(ADC_HandleTypeDef* adc) {
 8000bc8:	b580      	push	{r7, lr}
 8000bca:	b082      	sub	sp, #8
 8000bcc:	af00      	add	r7, sp, #0
 8000bce:	6078      	str	r0, [r7, #4]
	h_adc = adc;
 8000bd0:	4a06      	ldr	r2, [pc, #24]	@ (8000bec <adc_init+0x24>)
 8000bd2:	687b      	ldr	r3, [r7, #4]
 8000bd4:	6013      	str	r3, [r2, #0]

	HAL_ADCEx_Calibration_Start(h_adc, ADC_SINGLE_ENDED);
 8000bd6:	4b05      	ldr	r3, [pc, #20]	@ (8000bec <adc_init+0x24>)
 8000bd8:	681b      	ldr	r3, [r3, #0]
 8000bda:	217f      	movs	r1, #127	@ 0x7f
 8000bdc:	4618      	mov	r0, r3
 8000bde:	f003 f843 	bl	8003c68 <HAL_ADCEx_Calibration_Start>
}
 8000be2:	bf00      	nop
 8000be4:	3708      	adds	r7, #8
 8000be6:	46bd      	mov	sp, r7
 8000be8:	bd80      	pop	{r7, pc}
 8000bea:	bf00      	nop
 8000bec:	2000035c 	.word	0x2000035c

08000bf0 <adc_set_1v2_source>:
/*
	Enables or Disconnects 1.2V rail on jig pcb
	@param mode: CONNECTED enables 1.2v
	              FLOATING disables 1.2v
*/
void adc_set_1v2_source(esc_power_mode_t mode) {
 8000bf0:	b580      	push	{r7, lr}
 8000bf2:	b082      	sub	sp, #8
 8000bf4:	af00      	add	r7, sp, #0
 8000bf6:	4603      	mov	r3, r0
 8000bf8:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(EN_1V2_GPIO_Port, EN_1V2_Pin, mode);
 8000bfa:	79fb      	ldrb	r3, [r7, #7]
 8000bfc:	461a      	mov	r2, r3
 8000bfe:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000c02:	4803      	ldr	r0, [pc, #12]	@ (8000c10 <adc_set_1v2_source+0x20>)
 8000c04:	f003 fea6 	bl	8004954 <HAL_GPIO_WritePin>
}
 8000c08:	bf00      	nop
 8000c0a:	3708      	adds	r7, #8
 8000c0c:	46bd      	mov	sp, r7
 8000c0e:	bd80      	pop	{r7, pc}
 8000c10:	48000400 	.word	0x48000400

08000c14 <adc_take_measurements>:
	Takes measurements on all ADC channels of specified type
	@param measurements: Pointer to array of adc_measurement_t structs to store results, 
	use NUM_RESISTANCE_CHANNELS or NUM_VOLTAGE_CHANNELS for size.
	@param type: Type of measurement to take (RESISTANCE or VOLTAGE)
*/
void adc_take_measurements(adc_measurement_t* measurements, measurement_type_t type) {
 8000c14:	b580      	push	{r7, lr}
 8000c16:	b088      	sub	sp, #32
 8000c18:	af00      	add	r7, sp, #0
 8000c1a:	6078      	str	r0, [r7, #4]
 8000c1c:	460b      	mov	r3, r1
 8000c1e:	70fb      	strb	r3, [r7, #3]
	int num_channels = 0;
 8000c20:	2300      	movs	r3, #0
 8000c22:	61fb      	str	r3, [r7, #28]
	adc_channel_t* channels = NULL;
 8000c24:	2300      	movs	r3, #0
 8000c26:	61bb      	str	r3, [r7, #24]
	if (type == RESISTANCE) {
 8000c28:	78fb      	ldrb	r3, [r7, #3]
 8000c2a:	2b00      	cmp	r3, #0
 8000c2c:	d104      	bne.n	8000c38 <adc_take_measurements+0x24>
		num_channels = NUM_RESISTANCE_CHANNELS;
 8000c2e:	2309      	movs	r3, #9
 8000c30:	61fb      	str	r3, [r7, #28]
		channels = adc_channels_resistance;
 8000c32:	4b31      	ldr	r3, [pc, #196]	@ (8000cf8 <adc_take_measurements+0xe4>)
 8000c34:	61bb      	str	r3, [r7, #24]
 8000c36:	e006      	b.n	8000c46 <adc_take_measurements+0x32>
	} else if (type == VOLTAGE) {
 8000c38:	78fb      	ldrb	r3, [r7, #3]
 8000c3a:	2b01      	cmp	r3, #1
 8000c3c:	d103      	bne.n	8000c46 <adc_take_measurements+0x32>
		num_channels = NUM_VOLTAGE_CHANNELS;
 8000c3e:	2307      	movs	r3, #7
 8000c40:	61fb      	str	r3, [r7, #28]
		channels = adc_channels_voltage;
 8000c42:	4b2e      	ldr	r3, [pc, #184]	@ (8000cfc <adc_take_measurements+0xe8>)
 8000c44:	61bb      	str	r3, [r7, #24]
	}

	for (int sample = 0; sample < NUM_SAMPLES; sample++) {
 8000c46:	2300      	movs	r3, #0
 8000c48:	617b      	str	r3, [r7, #20]
 8000c4a:	e04c      	b.n	8000ce6 <adc_take_measurements+0xd2>
		for (int net = 0; net < num_channels; net++) {
 8000c4c:	2300      	movs	r3, #0
 8000c4e:	613b      	str	r3, [r7, #16]
 8000c50:	e042      	b.n	8000cd8 <adc_take_measurements+0xc4>
			uint32_t raw_val = adc_read_channel_blocking(channels[net].channel);
 8000c52:	693b      	ldr	r3, [r7, #16]
 8000c54:	00db      	lsls	r3, r3, #3
 8000c56:	69ba      	ldr	r2, [r7, #24]
 8000c58:	4413      	add	r3, r2
 8000c5a:	681b      	ldr	r3, [r3, #0]
 8000c5c:	4618      	mov	r0, r3
 8000c5e:	f000 f867 	bl	8000d30 <adc_read_channel_blocking>
 8000c62:	60f8      	str	r0, [r7, #12]
			measurements[net].measurement += (raw_to_volts(raw_val) / (float)NUM_SAMPLES);
 8000c64:	68f8      	ldr	r0, [r7, #12]
 8000c66:	f000 f84b 	bl	8000d00 <raw_to_volts>
 8000c6a:	eef0 7a40 	vmov.f32	s15, s0
 8000c6e:	eef2 6a04 	vmov.f32	s13, #36	@ 0x41200000  10.0
 8000c72:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8000c76:	693a      	ldr	r2, [r7, #16]
 8000c78:	4613      	mov	r3, r2
 8000c7a:	005b      	lsls	r3, r3, #1
 8000c7c:	4413      	add	r3, r2
 8000c7e:	009b      	lsls	r3, r3, #2
 8000c80:	461a      	mov	r2, r3
 8000c82:	687b      	ldr	r3, [r7, #4]
 8000c84:	4413      	add	r3, r2
 8000c86:	edd3 7a01 	vldr	s15, [r3, #4]
 8000c8a:	693a      	ldr	r2, [r7, #16]
 8000c8c:	4613      	mov	r3, r2
 8000c8e:	005b      	lsls	r3, r3, #1
 8000c90:	4413      	add	r3, r2
 8000c92:	009b      	lsls	r3, r3, #2
 8000c94:	461a      	mov	r2, r3
 8000c96:	687b      	ldr	r3, [r7, #4]
 8000c98:	4413      	add	r3, r2
 8000c9a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000c9e:	edc3 7a01 	vstr	s15, [r3, #4]
			measurements[net].name = channels[net].name;
 8000ca2:	693b      	ldr	r3, [r7, #16]
 8000ca4:	00db      	lsls	r3, r3, #3
 8000ca6:	69ba      	ldr	r2, [r7, #24]
 8000ca8:	18d1      	adds	r1, r2, r3
 8000caa:	693a      	ldr	r2, [r7, #16]
 8000cac:	4613      	mov	r3, r2
 8000cae:	005b      	lsls	r3, r3, #1
 8000cb0:	4413      	add	r3, r2
 8000cb2:	009b      	lsls	r3, r3, #2
 8000cb4:	461a      	mov	r2, r3
 8000cb6:	687b      	ldr	r3, [r7, #4]
 8000cb8:	4413      	add	r3, r2
 8000cba:	684a      	ldr	r2, [r1, #4]
 8000cbc:	601a      	str	r2, [r3, #0]
			measurements[net].type = type;
 8000cbe:	693a      	ldr	r2, [r7, #16]
 8000cc0:	4613      	mov	r3, r2
 8000cc2:	005b      	lsls	r3, r3, #1
 8000cc4:	4413      	add	r3, r2
 8000cc6:	009b      	lsls	r3, r3, #2
 8000cc8:	461a      	mov	r2, r3
 8000cca:	687b      	ldr	r3, [r7, #4]
 8000ccc:	4413      	add	r3, r2
 8000cce:	78fa      	ldrb	r2, [r7, #3]
 8000cd0:	721a      	strb	r2, [r3, #8]
		for (int net = 0; net < num_channels; net++) {
 8000cd2:	693b      	ldr	r3, [r7, #16]
 8000cd4:	3301      	adds	r3, #1
 8000cd6:	613b      	str	r3, [r7, #16]
 8000cd8:	693a      	ldr	r2, [r7, #16]
 8000cda:	69fb      	ldr	r3, [r7, #28]
 8000cdc:	429a      	cmp	r2, r3
 8000cde:	dbb8      	blt.n	8000c52 <adc_take_measurements+0x3e>
	for (int sample = 0; sample < NUM_SAMPLES; sample++) {
 8000ce0:	697b      	ldr	r3, [r7, #20]
 8000ce2:	3301      	adds	r3, #1
 8000ce4:	617b      	str	r3, [r7, #20]
 8000ce6:	697b      	ldr	r3, [r7, #20]
 8000ce8:	2b09      	cmp	r3, #9
 8000cea:	ddaf      	ble.n	8000c4c <adc_take_measurements+0x38>
		}
	}


}
 8000cec:	bf00      	nop
 8000cee:	bf00      	nop
 8000cf0:	3720      	adds	r7, #32
 8000cf2:	46bd      	mov	sp, r7
 8000cf4:	bd80      	pop	{r7, pc}
 8000cf6:	bf00      	nop
 8000cf8:	20000000 	.word	0x20000000
 8000cfc:	20000048 	.word	0x20000048

08000d00 <raw_to_volts>:
	Converts raw ADC value to voltage
	@param raw: Raw ADC value
	@return Voltage corresponding to raw ADC value

*/
static float raw_to_volts(uint32_t raw) {
 8000d00:	b480      	push	{r7}
 8000d02:	b085      	sub	sp, #20
 8000d04:	af00      	add	r7, sp, #0
 8000d06:	6078      	str	r0, [r7, #4]
	float scalar = (float)MAX_VOLTS/(float)MAX_ADC_RAW_VAL;
 8000d08:	4b08      	ldr	r3, [pc, #32]	@ (8000d2c <raw_to_volts+0x2c>)
 8000d0a:	60fb      	str	r3, [r7, #12]
	return (float)raw * scalar;
 8000d0c:	687b      	ldr	r3, [r7, #4]
 8000d0e:	ee07 3a90 	vmov	s15, r3
 8000d12:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000d16:	edd7 7a03 	vldr	s15, [r7, #12]
 8000d1a:	ee67 7a27 	vmul.f32	s15, s14, s15
}
 8000d1e:	eeb0 0a67 	vmov.f32	s0, s15
 8000d22:	3714      	adds	r7, #20
 8000d24:	46bd      	mov	sp, r7
 8000d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d2a:	4770      	bx	lr
 8000d2c:	3a534067 	.word	0x3a534067

08000d30 <adc_read_channel_blocking>:
/*
	Reads one ADC channel (blocking)
	@param channel: ADC channel to read
	@return Raw ADC value read from channel
*/
static uint32_t adc_read_channel_blocking(uint32_t channel) {
 8000d30:	b580      	push	{r7, lr}
 8000d32:	b08a      	sub	sp, #40	@ 0x28
 8000d34:	af00      	add	r7, sp, #0
 8000d36:	6078      	str	r0, [r7, #4]
	ADC_ChannelConfTypeDef sConfig = {0};
 8000d38:	f107 030c 	add.w	r3, r7, #12
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	601a      	str	r2, [r3, #0]
 8000d40:	605a      	str	r2, [r3, #4]
 8000d42:	609a      	str	r2, [r3, #8]
 8000d44:	60da      	str	r2, [r3, #12]
 8000d46:	611a      	str	r2, [r3, #16]
 8000d48:	615a      	str	r2, [r3, #20]
	sConfig.Channel = channel;
 8000d4a:	687b      	ldr	r3, [r7, #4]
 8000d4c:	60fb      	str	r3, [r7, #12]
	sConfig.Rank = ADC_REGULAR_RANK_1;
 8000d4e:	2306      	movs	r3, #6
 8000d50:	613b      	str	r3, [r7, #16]
	sConfig.SamplingTime = ADC_SAMPLETIME_640CYCLES_5;
 8000d52:	2307      	movs	r3, #7
 8000d54:	617b      	str	r3, [r7, #20]
	sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000d56:	237f      	movs	r3, #127	@ 0x7f
 8000d58:	61bb      	str	r3, [r7, #24]
	sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000d5a:	2304      	movs	r3, #4
 8000d5c:	61fb      	str	r3, [r7, #28]
	sConfig.Offset = 0;
 8000d5e:	2300      	movs	r3, #0
 8000d60:	623b      	str	r3, [r7, #32]
	HAL_ADC_ConfigChannel(h_adc, &sConfig);
 8000d62:	4b12      	ldr	r3, [pc, #72]	@ (8000dac <adc_read_channel_blocking+0x7c>)
 8000d64:	681b      	ldr	r3, [r3, #0]
 8000d66:	f107 020c 	add.w	r2, r7, #12
 8000d6a:	4611      	mov	r1, r2
 8000d6c:	4618      	mov	r0, r3
 8000d6e:	f002 f9cb 	bl	8003108 <HAL_ADC_ConfigChannel>

	HAL_ADC_Start(h_adc);
 8000d72:	4b0e      	ldr	r3, [pc, #56]	@ (8000dac <adc_read_channel_blocking+0x7c>)
 8000d74:	681b      	ldr	r3, [r3, #0]
 8000d76:	4618      	mov	r0, r3
 8000d78:	f002 f894 	bl	8002ea4 <HAL_ADC_Start>
	HAL_ADC_PollForConversion(h_adc, HAL_MAX_DELAY);
 8000d7c:	4b0b      	ldr	r3, [pc, #44]	@ (8000dac <adc_read_channel_blocking+0x7c>)
 8000d7e:	681b      	ldr	r3, [r3, #0]
 8000d80:	f04f 31ff 	mov.w	r1, #4294967295
 8000d84:	4618      	mov	r0, r3
 8000d86:	f002 f923 	bl	8002fd0 <HAL_ADC_PollForConversion>
	uint32_t raw = HAL_ADC_GetValue(h_adc);
 8000d8a:	4b08      	ldr	r3, [pc, #32]	@ (8000dac <adc_read_channel_blocking+0x7c>)
 8000d8c:	681b      	ldr	r3, [r3, #0]
 8000d8e:	4618      	mov	r0, r3
 8000d90:	f002 f9ad 	bl	80030ee <HAL_ADC_GetValue>
 8000d94:	6278      	str	r0, [r7, #36]	@ 0x24
	HAL_ADC_Stop(h_adc);
 8000d96:	4b05      	ldr	r3, [pc, #20]	@ (8000dac <adc_read_channel_blocking+0x7c>)
 8000d98:	681b      	ldr	r3, [r3, #0]
 8000d9a:	4618      	mov	r0, r3
 8000d9c:	f002 f8e5 	bl	8002f6a <HAL_ADC_Stop>

	return raw;
 8000da0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8000da2:	4618      	mov	r0, r3
 8000da4:	3728      	adds	r7, #40	@ 0x28
 8000da6:	46bd      	mov	sp, r7
 8000da8:	bd80      	pop	{r7, pc}
 8000daa:	bf00      	nop
 8000dac:	2000035c 	.word	0x2000035c

08000db0 <app_init>:
		if (press_type != PRESS_TYPE_NONE) {
			HAL_GPIO_TogglePin(EN_1V2_GPIO_Port, EN_1V2_Pin);
		}
	}
}
void app_init(ADC_HandleTypeDef* adc, CAN_HandleTypeDef* can, SPI_HandleTypeDef* spi, I2C_HandleTypeDef* i2c) {
 8000db0:	b580      	push	{r7, lr}
 8000db2:	b084      	sub	sp, #16
 8000db4:	af00      	add	r7, sp, #0
 8000db6:	60f8      	str	r0, [r7, #12]
 8000db8:	60b9      	str	r1, [r7, #8]
 8000dba:	607a      	str	r2, [r7, #4]
 8000dbc:	603b      	str	r3, [r7, #0]
	h_adc = adc;
 8000dbe:	4a15      	ldr	r2, [pc, #84]	@ (8000e14 <app_init+0x64>)
 8000dc0:	68fb      	ldr	r3, [r7, #12]
 8000dc2:	6013      	str	r3, [r2, #0]
	h_can = can;
 8000dc4:	4a14      	ldr	r2, [pc, #80]	@ (8000e18 <app_init+0x68>)
 8000dc6:	68bb      	ldr	r3, [r7, #8]
 8000dc8:	6013      	str	r3, [r2, #0]
	h_spi = spi;
 8000dca:	4a14      	ldr	r2, [pc, #80]	@ (8000e1c <app_init+0x6c>)
 8000dcc:	687b      	ldr	r3, [r7, #4]
 8000dce:	6013      	str	r3, [r2, #0]
	h_i2c = i2c;
 8000dd0:	4a13      	ldr	r2, [pc, #76]	@ (8000e20 <app_init+0x70>)
 8000dd2:	683b      	ldr	r3, [r7, #0]
 8000dd4:	6013      	str	r3, [r2, #0]

	h_config = config_init();
 8000dd6:	f000 fa1b 	bl	8001210 <config_init>
 8000dda:	4603      	mov	r3, r0
 8000ddc:	4a11      	ldr	r2, [pc, #68]	@ (8000e24 <app_init+0x74>)
 8000dde:	6013      	str	r3, [r2, #0]
	link_init(spi, &pending_spi_packet, h_config);
 8000de0:	4b10      	ldr	r3, [pc, #64]	@ (8000e24 <app_init+0x74>)
 8000de2:	681b      	ldr	r3, [r3, #0]
 8000de4:	461a      	mov	r2, r3
 8000de6:	4910      	ldr	r1, [pc, #64]	@ (8000e28 <app_init+0x78>)
 8000de8:	6878      	ldr	r0, [r7, #4]
 8000dea:	f000 ffe3 	bl	8001db4 <link_init>
	adc_init(adc);
 8000dee:	68f8      	ldr	r0, [r7, #12]
 8000df0:	f7ff feea 	bl	8000bc8 <adc_init>
	lcd_init(i2c);
 8000df4:	6838      	ldr	r0, [r7, #0]
 8000df6:	f000 fc41 	bl	800167c <lcd_init>
	esc_set_pwr(FLOATING);
 8000dfa:	2000      	movs	r0, #0
 8000dfc:	f000 fbc6 	bl	800158c <esc_set_pwr>
	adc_set_1v2_source(FLOATING);
 8000e00:	2000      	movs	r0, #0
 8000e02:	f7ff fef5 	bl	8000bf0 <adc_set_1v2_source>

	//test_main();

	app_main();
 8000e06:	f000 f811 	bl	8000e2c <app_main>

}
 8000e0a:	bf00      	nop
 8000e0c:	3710      	adds	r7, #16
 8000e0e:	46bd      	mov	sp, r7
 8000e10:	bd80      	pop	{r7, pc}
 8000e12:	bf00      	nop
 8000e14:	20000360 	.word	0x20000360
 8000e18:	20000364 	.word	0x20000364
 8000e1c:	20000368 	.word	0x20000368
 8000e20:	2000036c 	.word	0x2000036c
 8000e24:	20000370 	.word	0x20000370
 8000e28:	20000374 	.word	0x20000374

08000e2c <app_main>:

void app_main(void) {
 8000e2c:	b580      	push	{r7, lr}
 8000e2e:	b082      	sub	sp, #8
 8000e30:	af00      	add	r7, sp, #0
	establish_rpi_connection();
 8000e32:	f000 f83f 	bl	8000eb4 <establish_rpi_connection>
	
	while(1) {
		wait_for_esc_insert();
 8000e36:	f000 f883 	bl	8000f40 <wait_for_esc_insert>

		lcd_printf(LCD_LINE_1, "Press to Start");
 8000e3a:	491c      	ldr	r1, [pc, #112]	@ (8000eac <app_main+0x80>)
 8000e3c:	2000      	movs	r0, #0
 8000e3e:	f000 fc37 	bl	80016b0 <lcd_printf>
		Press_Type_t press_type = PRESS_TYPE_NONE;
 8000e42:	2300      	movs	r3, #0
 8000e44:	71fb      	strb	r3, [r7, #7]

		while(press_type == PRESS_TYPE_NONE) {
 8000e46:	e00d      	b.n	8000e64 <app_main+0x38>
			press_type = wait_on_button(500);
 8000e48:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000e4c:	f000 f984 	bl	8001158 <wait_on_button>
 8000e50:	4603      	mov	r3, r0
 8000e52:	71fb      	strb	r3, [r7, #7]
			if (!esc_is_connected()) {
 8000e54:	f000 fb8a 	bl	800156c <esc_is_connected>
 8000e58:	4603      	mov	r3, r0
 8000e5a:	f083 0301 	eor.w	r3, r3, #1
 8000e5e:	b2db      	uxtb	r3, r3
 8000e60:	2b00      	cmp	r3, #0
 8000e62:	d103      	bne.n	8000e6c <app_main+0x40>
		while(press_type == PRESS_TYPE_NONE) {
 8000e64:	79fb      	ldrb	r3, [r7, #7]
 8000e66:	2b00      	cmp	r3, #0
 8000e68:	d0ee      	beq.n	8000e48 <app_main+0x1c>
 8000e6a:	e000      	b.n	8000e6e <app_main+0x42>
				break;
 8000e6c:	bf00      	nop
			}
		}

		if (!esc_is_connected()) {
 8000e6e:	f000 fb7d 	bl	800156c <esc_is_connected>
 8000e72:	4603      	mov	r3, r0
 8000e74:	f083 0301 	eor.w	r3, r3, #1
 8000e78:	b2db      	uxtb	r3, r3
 8000e7a:	2b00      	cmp	r3, #0
 8000e7c:	d113      	bne.n	8000ea6 <app_main+0x7a>
			continue;
		}

		if (press_type == PRESS_TYPE_SHORT) {
 8000e7e:	79fb      	ldrb	r3, [r7, #7]
 8000e80:	2b01      	cmp	r3, #1
 8000e82:	d108      	bne.n	8000e96 <app_main+0x6a>
			lcd_clear_screen();
 8000e84:	f000 fc7e 	bl	8001784 <lcd_clear_screen>
			lcd_printf(LCD_LINE_1, "Running Tests");
 8000e88:	4909      	ldr	r1, [pc, #36]	@ (8000eb0 <app_main+0x84>)
 8000e8a:	2000      	movs	r0, #0
 8000e8c:	f000 fc10 	bl	80016b0 <lcd_printf>
			resistance_tests();
 8000e90:	f000 f878 	bl	8000f84 <resistance_tests>
 8000e94:	e004      	b.n	8000ea0 <app_main+0x74>
		} else if (press_type == PRESS_TYPE_LONG) {
 8000e96:	79fb      	ldrb	r3, [r7, #7]
 8000e98:	2b02      	cmp	r3, #2
 8000e9a:	d101      	bne.n	8000ea0 <app_main+0x74>
			rpi_press_power_button();
 8000e9c:	f000 ffce 	bl	8001e3c <rpi_press_power_button>
		}

		lcd_clear_screen();
 8000ea0:	f000 fc70 	bl	8001784 <lcd_clear_screen>
 8000ea4:	e7c7      	b.n	8000e36 <app_main+0xa>
			continue;
 8000ea6:	bf00      	nop
	while(1) {
 8000ea8:	e7c5      	b.n	8000e36 <app_main+0xa>
 8000eaa:	bf00      	nop
 8000eac:	0800a3cc 	.word	0x0800a3cc
 8000eb0:	0800a3dc 	.word	0x0800a3dc

08000eb4 <establish_rpi_connection>:
}

/*
	Establish connection with RPI, or skip if button pressed
 */
bool establish_rpi_connection() {
 8000eb4:	b580      	push	{r7, lr}
 8000eb6:	b082      	sub	sp, #8
 8000eb8:	af00      	add	r7, sp, #0
	lcd_clear_screen();
 8000eba:	f000 fc63 	bl	8001784 <lcd_clear_screen>
	lcd_printf(LCD_LINE_1, "Waiting for RPI");
 8000ebe:	491b      	ldr	r1, [pc, #108]	@ (8000f2c <establish_rpi_connection+0x78>)
 8000ec0:	2000      	movs	r0, #0
 8000ec2:	f000 fbf5 	bl	80016b0 <lcd_printf>
	lcd_printf(LCD_LINE_2, "Press to Skip");
 8000ec6:	491a      	ldr	r1, [pc, #104]	@ (8000f30 <establish_rpi_connection+0x7c>)
 8000ec8:	2040      	movs	r0, #64	@ 0x40
 8000eca:	f000 fbf1 	bl	80016b0 <lcd_printf>

	Press_Type_t press_type = PRESS_TYPE_NONE;
 8000ece:	2300      	movs	r3, #0
 8000ed0:	71fb      	strb	r3, [r7, #7]

	while(press_type == PRESS_TYPE_NONE) {
 8000ed2:	e012      	b.n	8000efa <establish_rpi_connection+0x46>
		press_type = wait_on_button(500);
 8000ed4:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000ed8:	f000 f93e 	bl	8001158 <wait_on_button>
 8000edc:	4603      	mov	r3, r0
 8000ede:	71fb      	strb	r3, [r7, #7]
		if (rpi_is_awake()) {
 8000ee0:	f000 ffc2 	bl	8001e68 <rpi_is_awake>
 8000ee4:	4603      	mov	r3, r0
 8000ee6:	2b00      	cmp	r3, #0
 8000ee8:	d007      	beq.n	8000efa <establish_rpi_connection+0x46>
			lcd_clear_screen();
 8000eea:	f000 fc4b 	bl	8001784 <lcd_clear_screen>
			lcd_printf(LCD_LINE_1, "RPI Connected");
 8000eee:	4911      	ldr	r1, [pc, #68]	@ (8000f34 <establish_rpi_connection+0x80>)
 8000ef0:	2000      	movs	r0, #0
 8000ef2:	f000 fbdd 	bl	80016b0 <lcd_printf>
			return true;
 8000ef6:	2301      	movs	r3, #1
 8000ef8:	e013      	b.n	8000f22 <establish_rpi_connection+0x6e>
	while(press_type == PRESS_TYPE_NONE) {
 8000efa:	79fb      	ldrb	r3, [r7, #7]
 8000efc:	2b00      	cmp	r3, #0
 8000efe:	d0e9      	beq.n	8000ed4 <establish_rpi_connection+0x20>
		}
	}

	lcd_clear_screen();
 8000f00:	f000 fc40 	bl	8001784 <lcd_clear_screen>
	lcd_printf(LCD_LINE_1, "RPI Connection");
 8000f04:	490c      	ldr	r1, [pc, #48]	@ (8000f38 <establish_rpi_connection+0x84>)
 8000f06:	2000      	movs	r0, #0
 8000f08:	f000 fbd2 	bl	80016b0 <lcd_printf>
	lcd_printf(LCD_LINE_2, "Skipped");
 8000f0c:	490b      	ldr	r1, [pc, #44]	@ (8000f3c <establish_rpi_connection+0x88>)
 8000f0e:	2040      	movs	r0, #64	@ 0x40
 8000f10:	f000 fbce 	bl	80016b0 <lcd_printf>
	HAL_Delay(1500);
 8000f14:	f240 50dc 	movw	r0, #1500	@ 0x5dc
 8000f18:	f001 fc48 	bl	80027ac <HAL_Delay>
	lcd_clear_screen();
 8000f1c:	f000 fc32 	bl	8001784 <lcd_clear_screen>
	return false;
 8000f20:	2300      	movs	r3, #0
}
 8000f22:	4618      	mov	r0, r3
 8000f24:	3708      	adds	r7, #8
 8000f26:	46bd      	mov	sp, r7
 8000f28:	bd80      	pop	{r7, pc}
 8000f2a:	bf00      	nop
 8000f2c:	0800a3ec 	.word	0x0800a3ec
 8000f30:	0800a3fc 	.word	0x0800a3fc
 8000f34:	0800a40c 	.word	0x0800a40c
 8000f38:	0800a41c 	.word	0x0800a41c
 8000f3c:	0800a42c 	.word	0x0800a42c

08000f40 <wait_for_esc_insert>:

/*
	Wait for ESC to be inserted (blocking)
 */
void wait_for_esc_insert() {
 8000f40:	b580      	push	{r7, lr}
 8000f42:	af00      	add	r7, sp, #0
	if (!esc_is_connected()) {
 8000f44:	f000 fb12 	bl	800156c <esc_is_connected>
 8000f48:	4603      	mov	r3, r0
 8000f4a:	f083 0301 	eor.w	r3, r3, #1
 8000f4e:	b2db      	uxtb	r3, r3
 8000f50:	2b00      	cmp	r3, #0
 8000f52:	d011      	beq.n	8000f78 <wait_for_esc_insert+0x38>
		lcd_clear_screen();
 8000f54:	f000 fc16 	bl	8001784 <lcd_clear_screen>
		lcd_printf(LCD_LINE_1, "Insert ESC");
 8000f58:	4909      	ldr	r1, [pc, #36]	@ (8000f80 <wait_for_esc_insert+0x40>)
 8000f5a:	2000      	movs	r0, #0
 8000f5c:	f000 fba8 	bl	80016b0 <lcd_printf>

		while (!esc_is_connected()) {
 8000f60:	e002      	b.n	8000f68 <wait_for_esc_insert+0x28>
			HAL_Delay(1);
 8000f62:	2001      	movs	r0, #1
 8000f64:	f001 fc22 	bl	80027ac <HAL_Delay>
		while (!esc_is_connected()) {
 8000f68:	f000 fb00 	bl	800156c <esc_is_connected>
 8000f6c:	4603      	mov	r3, r0
 8000f6e:	f083 0301 	eor.w	r3, r3, #1
 8000f72:	b2db      	uxtb	r3, r3
 8000f74:	2b00      	cmp	r3, #0
 8000f76:	d1f4      	bne.n	8000f62 <wait_for_esc_insert+0x22>
		}
	}
	lcd_clear_screen();
 8000f78:	f000 fc04 	bl	8001784 <lcd_clear_screen>
}
 8000f7c:	bf00      	nop
 8000f7e:	bd80      	pop	{r7, pc}
 8000f80:	0800a434 	.word	0x0800a434

08000f84 <resistance_tests>:
	2. Take resistance measurements
	3. Evaluate results
	4. If any failures, display on LCD and wait for ESC removal
	5. If all pass, proceed to voltage tests
 */
void resistance_tests() {
 8000f84:	b580      	push	{r7, lr}
 8000f86:	b09c      	sub	sp, #112	@ 0x70
 8000f88:	af00      	add	r7, sp, #0
	esc_set_pwr(FLOATING);
 8000f8a:	2000      	movs	r0, #0
 8000f8c:	f000 fafe 	bl	800158c <esc_set_pwr>
	esc_set_all_nets_mode(MEASUREMENT);
 8000f90:	2001      	movs	r0, #1
 8000f92:	f000 fb0c 	bl	80015ae <esc_set_all_nets_mode>
	adc_set_1v2_source(CONNECTED);
 8000f96:	2001      	movs	r0, #1
 8000f98:	f7ff fe2a 	bl	8000bf0 <adc_set_1v2_source>


	adc_measurement_t measurements[NUM_RESISTANCE_CHANNELS] = {0};
 8000f9c:	463b      	mov	r3, r7
 8000f9e:	226c      	movs	r2, #108	@ 0x6c
 8000fa0:	2100      	movs	r1, #0
 8000fa2:	4618      	mov	r0, r3
 8000fa4:	f007 f8f8 	bl	8008198 <memset>
	adc_take_measurements(measurements, RESISTANCE);
 8000fa8:	463b      	mov	r3, r7
 8000faa:	2100      	movs	r1, #0
 8000fac:	4618      	mov	r0, r3
 8000fae:	f7ff fe31 	bl	8000c14 <adc_take_measurements>

	bool any_failures = config_evaluate_resistances(measurements);
 8000fb2:	463b      	mov	r3, r7
 8000fb4:	4618      	mov	r0, r3
 8000fb6:	f000 f947 	bl	8001248 <config_evaluate_resistances>
 8000fba:	4603      	mov	r3, r0
 8000fbc:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
	rpi_send_debug_info((uint8_t*)measurements, sizeof(measurements));
 8000fc0:	463b      	mov	r3, r7
 8000fc2:	216c      	movs	r1, #108	@ 0x6c
 8000fc4:	4618      	mov	r0, r3
 8000fc6:	f000 ff29 	bl	8001e1c <rpi_send_debug_info>
	if (any_failures) {
 8000fca:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8000fce:	2b00      	cmp	r3, #0
 8000fd0:	d019      	beq.n	8001006 <resistance_tests+0x82>
		lcd_clear_screen();
 8000fd2:	f000 fbd7 	bl	8001784 <lcd_clear_screen>
		lcd_printf(LCD_LINE_1, "Short Detected");
 8000fd6:	490e      	ldr	r1, [pc, #56]	@ (8001010 <resistance_tests+0x8c>)
 8000fd8:	2000      	movs	r0, #0
 8000fda:	f000 fb69 	bl	80016b0 <lcd_printf>
		lcd_print_failed_nets(measurements, NUM_RESISTANCE_CHANNELS);
 8000fde:	463b      	mov	r3, r7
 8000fe0:	2109      	movs	r1, #9
 8000fe2:	4618      	mov	r0, r3
 8000fe4:	f000 f86c 	bl	80010c0 <lcd_print_failed_nets>
		while (esc_is_connected()) {
 8000fe8:	e007      	b.n	8000ffa <resistance_tests+0x76>
			lcd_print_failed_nets(measurements, NUM_RESISTANCE_CHANNELS);
 8000fea:	463b      	mov	r3, r7
 8000fec:	2109      	movs	r1, #9
 8000fee:	4618      	mov	r0, r3
 8000ff0:	f000 f866 	bl	80010c0 <lcd_print_failed_nets>
			HAL_Delay(1);
 8000ff4:	2001      	movs	r0, #1
 8000ff6:	f001 fbd9 	bl	80027ac <HAL_Delay>
		while (esc_is_connected()) {
 8000ffa:	f000 fab7 	bl	800156c <esc_is_connected>
 8000ffe:	4603      	mov	r3, r0
 8001000:	2b00      	cmp	r3, #0
 8001002:	d1f2      	bne.n	8000fea <resistance_tests+0x66>
		}
		return;
 8001004:	e001      	b.n	800100a <resistance_tests+0x86>
	} else {
		voltage_tests();
 8001006:	f000 f805 	bl	8001014 <voltage_tests>
	}
}
 800100a:	3770      	adds	r7, #112	@ 0x70
 800100c:	46bd      	mov	sp, r7
 800100e:	bd80      	pop	{r7, pc}
 8001010:	0800a440 	.word	0x0800a440

08001014 <voltage_tests>:
	2. Take voltage measurements
	3. Evaluate results
	4. If any failures, display on LCD and wait for ESC removal
	5. If all pass, display success message and wait for ESC removal
 */
void voltage_tests() {
 8001014:	b580      	push	{r7, lr}
 8001016:	b096      	sub	sp, #88	@ 0x58
 8001018:	af00      	add	r7, sp, #0
	adc_set_1v2_source(FLOATING);
 800101a:	2000      	movs	r0, #0
 800101c:	f7ff fde8 	bl	8000bf0 <adc_set_1v2_source>
	esc_set_all_nets_mode(ORIGINAL);
 8001020:	2000      	movs	r0, #0
 8001022:	f000 fac4 	bl	80015ae <esc_set_all_nets_mode>
	// esc_set_pwr(CONNECTED);
	esc_set_pwr(FLOATING); //TODO
 8001026:	2000      	movs	r0, #0
 8001028:	f000 fab0 	bl	800158c <esc_set_pwr>


	adc_measurement_t measurements[NUM_VOLTAGE_CHANNELS] = {0};
 800102c:	463b      	mov	r3, r7
 800102e:	2254      	movs	r2, #84	@ 0x54
 8001030:	2100      	movs	r1, #0
 8001032:	4618      	mov	r0, r3
 8001034:	f007 f8b0 	bl	8008198 <memset>
	adc_take_measurements(measurements, VOLTAGE);
 8001038:	463b      	mov	r3, r7
 800103a:	2101      	movs	r1, #1
 800103c:	4618      	mov	r0, r3
 800103e:	f7ff fde9 	bl	8000c14 <adc_take_measurements>
	bool any_failures = config_evaluate_voltages(measurements);
 8001042:	463b      	mov	r3, r7
 8001044:	4618      	mov	r0, r3
 8001046:	f000 f9ef 	bl	8001428 <config_evaluate_voltages>
 800104a:	4603      	mov	r3, r0
 800104c:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	rpi_send_debug_info((uint8_t*)measurements, sizeof(measurements));
 8001050:	463b      	mov	r3, r7
 8001052:	2154      	movs	r1, #84	@ 0x54
 8001054:	4618      	mov	r0, r3
 8001056:	f000 fee1 	bl	8001e1c <rpi_send_debug_info>
	if (any_failures) {
 800105a:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800105e:	2b00      	cmp	r3, #0
 8001060:	d00b      	beq.n	800107a <voltage_tests+0x66>
		lcd_clear_screen();
 8001062:	f000 fb8f 	bl	8001784 <lcd_clear_screen>
		lcd_printf(LCD_LINE_1, "Voltage Fault");
 8001066:	4913      	ldr	r1, [pc, #76]	@ (80010b4 <voltage_tests+0xa0>)
 8001068:	2000      	movs	r0, #0
 800106a:	f000 fb21 	bl	80016b0 <lcd_printf>
		lcd_print_failed_nets(measurements, NUM_VOLTAGE_CHANNELS);
 800106e:	463b      	mov	r3, r7
 8001070:	2107      	movs	r1, #7
 8001072:	4618      	mov	r0, r3
 8001074:	f000 f824 	bl	80010c0 <lcd_print_failed_nets>
 8001078:	e012      	b.n	80010a0 <voltage_tests+0x8c>
	} else {
		lcd_clear_screen();
 800107a:	f000 fb83 	bl	8001784 <lcd_clear_screen>
		lcd_printf(LCD_LINE_1, "All Tests Pass");
 800107e:	490e      	ldr	r1, [pc, #56]	@ (80010b8 <voltage_tests+0xa4>)
 8001080:	2000      	movs	r0, #0
 8001082:	f000 fb15 	bl	80016b0 <lcd_printf>
		lcd_printf(LCD_LINE_2, "Remove ESC");
 8001086:	490d      	ldr	r1, [pc, #52]	@ (80010bc <voltage_tests+0xa8>)
 8001088:	2040      	movs	r0, #64	@ 0x40
 800108a:	f000 fb11 	bl	80016b0 <lcd_printf>
	}
	while (esc_is_connected()) {
 800108e:	e007      	b.n	80010a0 <voltage_tests+0x8c>
		lcd_print_failed_nets(measurements, NUM_RESISTANCE_CHANNELS);
 8001090:	463b      	mov	r3, r7
 8001092:	2109      	movs	r1, #9
 8001094:	4618      	mov	r0, r3
 8001096:	f000 f813 	bl	80010c0 <lcd_print_failed_nets>
		HAL_Delay(1);
 800109a:	2001      	movs	r0, #1
 800109c:	f001 fb86 	bl	80027ac <HAL_Delay>
	while (esc_is_connected()) {
 80010a0:	f000 fa64 	bl	800156c <esc_is_connected>
 80010a4:	4603      	mov	r3, r0
 80010a6:	2b00      	cmp	r3, #0
 80010a8:	d1f2      	bne.n	8001090 <voltage_tests+0x7c>
	}
	return;
 80010aa:	bf00      	nop

}
 80010ac:	3758      	adds	r7, #88	@ 0x58
 80010ae:	46bd      	mov	sp, r7
 80010b0:	bd80      	pop	{r7, pc}
 80010b2:	bf00      	nop
 80010b4:	0800a450 	.word	0x0800a450
 80010b8:	0800a460 	.word	0x0800a460
 80010bc:	0800a470 	.word	0x0800a470

080010c0 <lcd_print_failed_nets>:

/*
	Print names of failed nets to LCD line 2
 */
void lcd_print_failed_nets(adc_measurement_t* measurements, int num_measurements) {
 80010c0:	b580      	push	{r7, lr}
 80010c2:	b094      	sub	sp, #80	@ 0x50
 80010c4:	af00      	add	r7, sp, #0
 80010c6:	6078      	str	r0, [r7, #4]
 80010c8:	6039      	str	r1, [r7, #0]
	char failed_nets_buf[64];
	failed_nets_buf[0] = '\0';
 80010ca:	2300      	movs	r3, #0
 80010cc:	733b      	strb	r3, [r7, #12]
	for (int i = 0; i < num_measurements; i++) {
 80010ce:	2300      	movs	r3, #0
 80010d0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80010d2:	e02e      	b.n	8001132 <lcd_print_failed_nets+0x72>
		if (measurements[i].result == FAIL) {
 80010d4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80010d6:	4613      	mov	r3, r2
 80010d8:	005b      	lsls	r3, r3, #1
 80010da:	4413      	add	r3, r2
 80010dc:	009b      	lsls	r3, r3, #2
 80010de:	461a      	mov	r2, r3
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	4413      	add	r3, r2
 80010e4:	7a5b      	ldrb	r3, [r3, #9]
 80010e6:	2b01      	cmp	r3, #1
 80010e8:	d120      	bne.n	800112c <lcd_print_failed_nets+0x6c>
			if (failed_nets_buf[0] != '\0') {
 80010ea:	7b3b      	ldrb	r3, [r7, #12]
 80010ec:	2b00      	cmp	r3, #0
 80010ee:	d00e      	beq.n	800110e <lcd_print_failed_nets+0x4e>
				strcat(failed_nets_buf, ",");
 80010f0:	f107 030c 	add.w	r3, r7, #12
 80010f4:	4618      	mov	r0, r3
 80010f6:	f7ff f8cb 	bl	8000290 <strlen>
 80010fa:	4603      	mov	r3, r0
 80010fc:	461a      	mov	r2, r3
 80010fe:	f107 030c 	add.w	r3, r7, #12
 8001102:	4413      	add	r3, r2
 8001104:	4912      	ldr	r1, [pc, #72]	@ (8001150 <lcd_print_failed_nets+0x90>)
 8001106:	461a      	mov	r2, r3
 8001108:	460b      	mov	r3, r1
 800110a:	881b      	ldrh	r3, [r3, #0]
 800110c:	8013      	strh	r3, [r2, #0]
			}
			strcat(failed_nets_buf, measurements[i].name);
 800110e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8001110:	4613      	mov	r3, r2
 8001112:	005b      	lsls	r3, r3, #1
 8001114:	4413      	add	r3, r2
 8001116:	009b      	lsls	r3, r3, #2
 8001118:	461a      	mov	r2, r3
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	4413      	add	r3, r2
 800111e:	681a      	ldr	r2, [r3, #0]
 8001120:	f107 030c 	add.w	r3, r7, #12
 8001124:	4611      	mov	r1, r2
 8001126:	4618      	mov	r0, r3
 8001128:	f007 f83e 	bl	80081a8 <strcat>
	for (int i = 0; i < num_measurements; i++) {
 800112c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800112e:	3301      	adds	r3, #1
 8001130:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001132:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8001134:	683b      	ldr	r3, [r7, #0]
 8001136:	429a      	cmp	r2, r3
 8001138:	dbcc      	blt.n	80010d4 <lcd_print_failed_nets+0x14>
		}
	}
	lcd_printf(LCD_LINE_2, "%s", failed_nets_buf);
 800113a:	f107 030c 	add.w	r3, r7, #12
 800113e:	461a      	mov	r2, r3
 8001140:	4904      	ldr	r1, [pc, #16]	@ (8001154 <lcd_print_failed_nets+0x94>)
 8001142:	2040      	movs	r0, #64	@ 0x40
 8001144:	f000 fab4 	bl	80016b0 <lcd_printf>
}
 8001148:	bf00      	nop
 800114a:	3750      	adds	r7, #80	@ 0x50
 800114c:	46bd      	mov	sp, r7
 800114e:	bd80      	pop	{r7, pc}
 8001150:	0800a47c 	.word	0x0800a47c
 8001154:	0800a480 	.word	0x0800a480

08001158 <wait_on_button>:
    @param timeout: Maximum time to wait for button press (ms)
    @return PRESS_TYPE_SHORT if short press detected
            PRESS_TYPE_LONG if long press detected
            PRESS_TYPE_NONE if timeout expired before press, or if press was a glitch
*/
Press_Type_t wait_on_button(uint32_t timeout) {
 8001158:	b580      	push	{r7, lr}
 800115a:	b086      	sub	sp, #24
 800115c:	af00      	add	r7, sp, #0
 800115e:	6078      	str	r0, [r7, #4]
    bool long_press_detected = false;
 8001160:	2300      	movs	r3, #0
 8001162:	75fb      	strb	r3, [r7, #23]

    uint32_t function_start_tick = HAL_GetTick();
 8001164:	f001 fb16 	bl	8002794 <HAL_GetTick>
 8001168:	6138      	str	r0, [r7, #16]

    while (HAL_GPIO_ReadPin(START_BUTTON_GPIO_Port, START_BUTTON_Pin) == GPIO_PIN_SET) {
 800116a:	e00c      	b.n	8001186 <wait_on_button+0x2e>
        // Spin and wait until button is pressed (active low)

        // Check if the timeout has expired
        if (HAL_GetTick() - function_start_tick >= timeout) {
 800116c:	f001 fb12 	bl	8002794 <HAL_GetTick>
 8001170:	4602      	mov	r2, r0
 8001172:	693b      	ldr	r3, [r7, #16]
 8001174:	1ad3      	subs	r3, r2, r3
 8001176:	687a      	ldr	r2, [r7, #4]
 8001178:	429a      	cmp	r2, r3
 800117a:	d801      	bhi.n	8001180 <wait_on_button+0x28>
            return PRESS_TYPE_NONE;
 800117c:	2300      	movs	r3, #0
 800117e:	e041      	b.n	8001204 <wait_on_button+0xac>
        }

        HAL_Delay(1);
 8001180:	2001      	movs	r0, #1
 8001182:	f001 fb13 	bl	80027ac <HAL_Delay>
    while (HAL_GPIO_ReadPin(START_BUTTON_GPIO_Port, START_BUTTON_Pin) == GPIO_PIN_SET) {
 8001186:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800118a:	4820      	ldr	r0, [pc, #128]	@ (800120c <wait_on_button+0xb4>)
 800118c:	f003 fbca 	bl	8004924 <HAL_GPIO_ReadPin>
 8001190:	4603      	mov	r3, r0
 8001192:	2b01      	cmp	r3, #1
 8001194:	d0ea      	beq.n	800116c <wait_on_button+0x14>
    }

    // Button is low. Start debounce timer.
    HAL_Delay(DEBOUNCE_TIME);
 8001196:	2032      	movs	r0, #50	@ 0x32
 8001198:	f001 fb08 	bl	80027ac <HAL_Delay>

    // If pin is HIGH, it was a glitch.
    if (HAL_GPIO_ReadPin(START_BUTTON_GPIO_Port, START_BUTTON_Pin) == GPIO_PIN_SET) {
 800119c:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80011a0:	481a      	ldr	r0, [pc, #104]	@ (800120c <wait_on_button+0xb4>)
 80011a2:	f003 fbbf 	bl	8004924 <HAL_GPIO_ReadPin>
 80011a6:	4603      	mov	r3, r0
 80011a8:	2b01      	cmp	r3, #1
 80011aa:	d101      	bne.n	80011b0 <wait_on_button+0x58>
        return PRESS_TYPE_NONE;
 80011ac:	2300      	movs	r3, #0
 80011ae:	e029      	b.n	8001204 <wait_on_button+0xac>
    }

    //Press is confirmed. Wait for release
    uint32_t press_start_tick = HAL_GetTick();
 80011b0:	f001 faf0 	bl	8002794 <HAL_GetTick>
 80011b4:	60f8      	str	r0, [r7, #12]

    while (HAL_GPIO_ReadPin(START_BUTTON_GPIO_Port, START_BUTTON_Pin) == GPIO_PIN_RESET) {
 80011b6:	e014      	b.n	80011e2 <wait_on_button+0x8a>
        // Button is still being held down

        uint32_t press_duration = HAL_GetTick() - press_start_tick;
 80011b8:	f001 faec 	bl	8002794 <HAL_GetTick>
 80011bc:	4602      	mov	r2, r0
 80011be:	68fb      	ldr	r3, [r7, #12]
 80011c0:	1ad3      	subs	r3, r2, r3
 80011c2:	60bb      	str	r3, [r7, #8]

        if (!long_press_detected && (press_duration >= LONG_PRESS_TIME)) {
 80011c4:	7dfb      	ldrb	r3, [r7, #23]
 80011c6:	f083 0301 	eor.w	r3, r3, #1
 80011ca:	b2db      	uxtb	r3, r3
 80011cc:	2b00      	cmp	r3, #0
 80011ce:	d005      	beq.n	80011dc <wait_on_button+0x84>
 80011d0:	68bb      	ldr	r3, [r7, #8]
 80011d2:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 80011d6:	d301      	bcc.n	80011dc <wait_on_button+0x84>
            long_press_detected = true;
 80011d8:	2301      	movs	r3, #1
 80011da:	75fb      	strb	r3, [r7, #23]
        }

        HAL_Delay(1);
 80011dc:	2001      	movs	r0, #1
 80011de:	f001 fae5 	bl	80027ac <HAL_Delay>
    while (HAL_GPIO_ReadPin(START_BUTTON_GPIO_Port, START_BUTTON_Pin) == GPIO_PIN_RESET) {
 80011e2:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80011e6:	4809      	ldr	r0, [pc, #36]	@ (800120c <wait_on_button+0xb4>)
 80011e8:	f003 fb9c 	bl	8004924 <HAL_GPIO_ReadPin>
 80011ec:	4603      	mov	r3, r0
 80011ee:	2b00      	cmp	r3, #0
 80011f0:	d0e2      	beq.n	80011b8 <wait_on_button+0x60>
    }

    HAL_Delay(DEBOUNCE_TIME);
 80011f2:	2032      	movs	r0, #50	@ 0x32
 80011f4:	f001 fada 	bl	80027ac <HAL_Delay>

    if (long_press_detected) {
 80011f8:	7dfb      	ldrb	r3, [r7, #23]
 80011fa:	2b00      	cmp	r3, #0
 80011fc:	d001      	beq.n	8001202 <wait_on_button+0xaa>
        return PRESS_TYPE_LONG;
 80011fe:	2302      	movs	r3, #2
 8001200:	e000      	b.n	8001204 <wait_on_button+0xac>
    } else {
        return PRESS_TYPE_SHORT;
 8001202:	2301      	movs	r3, #1
    }
}
 8001204:	4618      	mov	r0, r3
 8001206:	3718      	adds	r7, #24
 8001208:	46bd      	mov	sp, r7
 800120a:	bd80      	pop	{r7, pc}
 800120c:	48000800 	.word	0x48000800

08001210 <config_init>:

/*
	Initializes config with default thresholds and tolerances
	@return Pointer to initialized config_t struct
*/
config_t* config_init() {
 8001210:	b580      	push	{r7, lr}
 8001212:	af00      	add	r7, sp, #0
	memcpy(config.resistance_thresholds, res_thresholds, sizeof(res_thresholds));
 8001214:	4a09      	ldr	r2, [pc, #36]	@ (800123c <config_init+0x2c>)
 8001216:	4b0a      	ldr	r3, [pc, #40]	@ (8001240 <config_init+0x30>)
 8001218:	4610      	mov	r0, r2
 800121a:	4619      	mov	r1, r3
 800121c:	2348      	movs	r3, #72	@ 0x48
 800121e:	461a      	mov	r2, r3
 8001220:	f007 f85b 	bl	80082da <memcpy>
	memcpy(config.voltage_tolerances, voltage_tolerances, sizeof(voltage_tolerances));
 8001224:	4b05      	ldr	r3, [pc, #20]	@ (800123c <config_init+0x2c>)
 8001226:	4a07      	ldr	r2, [pc, #28]	@ (8001244 <config_init+0x34>)
 8001228:	3348      	adds	r3, #72	@ 0x48
 800122a:	4611      	mov	r1, r2
 800122c:	2254      	movs	r2, #84	@ 0x54
 800122e:	4618      	mov	r0, r3
 8001230:	f007 f853 	bl	80082da <memcpy>
	return &config;
 8001234:	4b01      	ldr	r3, [pc, #4]	@ (800123c <config_init+0x2c>)
}
 8001236:	4618      	mov	r0, r3
 8001238:	bd80      	pop	{r7, pc}
 800123a:	bf00      	nop
 800123c:	20000378 	.word	0x20000378
 8001240:	20000080 	.word	0x20000080
 8001244:	200000c8 	.word	0x200000c8

08001248 <config_evaluate_resistances>:
	Evaluates resistance measurements against configured thresholds
	@param measurements: Pointer to array of adc_measurement_t structs with resistance measurements
	@return boolean did_any_fail: true if any measurement failed, false if all passed
	@note: Modifies measurements array to convert raw voltage measurements to resistance values based on voltage divider configuration
*/
bool config_evaluate_resistances(adc_measurement_t* measurements) {
 8001248:	b590      	push	{r4, r7, lr}
 800124a:	b089      	sub	sp, #36	@ 0x24
 800124c:	af00      	add	r7, sp, #0
 800124e:	6078      	str	r0, [r7, #4]
	for (int i = 0; i < NUM_RESISTANCE_CHANNELS; i++) {
 8001250:	2300      	movs	r3, #0
 8001252:	61fb      	str	r3, [r7, #28]
 8001254:	e08e      	b.n	8001374 <config_evaluate_resistances+0x12c>

		//avoid division by zero
		if (measurements[i].measurement >= 1.2f) {
 8001256:	69fa      	ldr	r2, [r7, #28]
 8001258:	4613      	mov	r3, r2
 800125a:	005b      	lsls	r3, r3, #1
 800125c:	4413      	add	r3, r2
 800125e:	009b      	lsls	r3, r3, #2
 8001260:	461a      	mov	r2, r3
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	4413      	add	r3, r2
 8001266:	edd3 7a01 	vldr	s15, [r3, #4]
 800126a:	ed9f 7a68 	vldr	s14, [pc, #416]	@ 800140c <config_evaluate_resistances+0x1c4>
 800126e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001272:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001276:	db09      	blt.n	800128c <config_evaluate_resistances+0x44>
			measurements[i].measurement = 1.2 - 0.0001f;
 8001278:	69fa      	ldr	r2, [r7, #28]
 800127a:	4613      	mov	r3, r2
 800127c:	005b      	lsls	r3, r3, #1
 800127e:	4413      	add	r3, r2
 8001280:	009b      	lsls	r3, r3, #2
 8001282:	461a      	mov	r2, r3
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	4413      	add	r3, r2
 8001288:	4a61      	ldr	r2, [pc, #388]	@ (8001410 <config_evaluate_resistances+0x1c8>)
 800128a:	605a      	str	r2, [r3, #4]
		}

		if (strcmp(measurements[i].name, "SWD") == 0 || strcmp(measurements[i].name, "CAN") == 0) {
 800128c:	69fa      	ldr	r2, [r7, #28]
 800128e:	4613      	mov	r3, r2
 8001290:	005b      	lsls	r3, r3, #1
 8001292:	4413      	add	r3, r2
 8001294:	009b      	lsls	r3, r3, #2
 8001296:	461a      	mov	r2, r3
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	4413      	add	r3, r2
 800129c:	681b      	ldr	r3, [r3, #0]
 800129e:	495d      	ldr	r1, [pc, #372]	@ (8001414 <config_evaluate_resistances+0x1cc>)
 80012a0:	4618      	mov	r0, r3
 80012a2:	f7fe ff95 	bl	80001d0 <strcmp>
 80012a6:	4603      	mov	r3, r0
 80012a8:	2b00      	cmp	r3, #0
 80012aa:	d00f      	beq.n	80012cc <config_evaluate_resistances+0x84>
 80012ac:	69fa      	ldr	r2, [r7, #28]
 80012ae:	4613      	mov	r3, r2
 80012b0:	005b      	lsls	r3, r3, #1
 80012b2:	4413      	add	r3, r2
 80012b4:	009b      	lsls	r3, r3, #2
 80012b6:	461a      	mov	r2, r3
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	4413      	add	r3, r2
 80012bc:	681b      	ldr	r3, [r3, #0]
 80012be:	4956      	ldr	r1, [pc, #344]	@ (8001418 <config_evaluate_resistances+0x1d0>)
 80012c0:	4618      	mov	r0, r3
 80012c2:	f7fe ff85 	bl	80001d0 <strcmp>
 80012c6:	4603      	mov	r3, r0
 80012c8:	2b00      	cmp	r3, #0
 80012ca:	d128      	bne.n	800131e <config_evaluate_resistances+0xd6>
			float gain = measurements[i].measurement / 1.2f;
 80012cc:	69fa      	ldr	r2, [r7, #28]
 80012ce:	4613      	mov	r3, r2
 80012d0:	005b      	lsls	r3, r3, #1
 80012d2:	4413      	add	r3, r2
 80012d4:	009b      	lsls	r3, r3, #2
 80012d6:	461a      	mov	r2, r3
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	4413      	add	r3, r2
 80012dc:	ed93 7a01 	vldr	s14, [r3, #4]
 80012e0:	eddf 6a4a 	vldr	s13, [pc, #296]	@ 800140c <config_evaluate_resistances+0x1c4>
 80012e4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80012e8:	edc7 7a03 	vstr	s15, [r7, #12]
			measurements[i].measurement = 100000.0f * (gain / (1.0f - gain));
 80012ec:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80012f0:	edd7 7a03 	vldr	s15, [r7, #12]
 80012f4:	ee37 7a67 	vsub.f32	s14, s14, s15
 80012f8:	edd7 6a03 	vldr	s13, [r7, #12]
 80012fc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001300:	69fa      	ldr	r2, [r7, #28]
 8001302:	4613      	mov	r3, r2
 8001304:	005b      	lsls	r3, r3, #1
 8001306:	4413      	add	r3, r2
 8001308:	009b      	lsls	r3, r3, #2
 800130a:	461a      	mov	r2, r3
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	4413      	add	r3, r2
 8001310:	ed9f 7a42 	vldr	s14, [pc, #264]	@ 800141c <config_evaluate_resistances+0x1d4>
 8001314:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001318:	edc3 7a01 	vstr	s15, [r3, #4]
		if (strcmp(measurements[i].name, "SWD") == 0 || strcmp(measurements[i].name, "CAN") == 0) {
 800131c:	e027      	b.n	800136e <config_evaluate_resistances+0x126>
		} else {
			float gain = measurements[i].measurement / 1.2f;
 800131e:	69fa      	ldr	r2, [r7, #28]
 8001320:	4613      	mov	r3, r2
 8001322:	005b      	lsls	r3, r3, #1
 8001324:	4413      	add	r3, r2
 8001326:	009b      	lsls	r3, r3, #2
 8001328:	461a      	mov	r2, r3
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	4413      	add	r3, r2
 800132e:	ed93 7a01 	vldr	s14, [r3, #4]
 8001332:	eddf 6a36 	vldr	s13, [pc, #216]	@ 800140c <config_evaluate_resistances+0x1c4>
 8001336:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800133a:	edc7 7a04 	vstr	s15, [r7, #16]
			measurements[i].measurement = 10000.0f * (gain / (1.0f - gain));
 800133e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001342:	edd7 7a04 	vldr	s15, [r7, #16]
 8001346:	ee37 7a67 	vsub.f32	s14, s14, s15
 800134a:	edd7 6a04 	vldr	s13, [r7, #16]
 800134e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001352:	69fa      	ldr	r2, [r7, #28]
 8001354:	4613      	mov	r3, r2
 8001356:	005b      	lsls	r3, r3, #1
 8001358:	4413      	add	r3, r2
 800135a:	009b      	lsls	r3, r3, #2
 800135c:	461a      	mov	r2, r3
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	4413      	add	r3, r2
 8001362:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 8001420 <config_evaluate_resistances+0x1d8>
 8001366:	ee67 7a87 	vmul.f32	s15, s15, s14
 800136a:	edc3 7a01 	vstr	s15, [r3, #4]
	for (int i = 0; i < NUM_RESISTANCE_CHANNELS; i++) {
 800136e:	69fb      	ldr	r3, [r7, #28]
 8001370:	3301      	adds	r3, #1
 8001372:	61fb      	str	r3, [r7, #28]
 8001374:	69fb      	ldr	r3, [r7, #28]
 8001376:	2b08      	cmp	r3, #8
 8001378:	f77f af6d 	ble.w	8001256 <config_evaluate_resistances+0xe>
		}
	}

	uint32_t results = 0;
 800137c:	2300      	movs	r3, #0
 800137e:	61bb      	str	r3, [r7, #24]
	for (int i = 0; i < NUM_RESISTANCE_CHANNELS; i++) {
 8001380:	2300      	movs	r3, #0
 8001382:	617b      	str	r3, [r7, #20]
 8001384:	e034      	b.n	80013f0 <config_evaluate_resistances+0x1a8>
		measurements[i].result = config_evaluate_resistance_threshold(measurements[i].measurement, config.resistance_thresholds[i].threshold);
 8001386:	697a      	ldr	r2, [r7, #20]
 8001388:	4613      	mov	r3, r2
 800138a:	005b      	lsls	r3, r3, #1
 800138c:	4413      	add	r3, r2
 800138e:	009b      	lsls	r3, r3, #2
 8001390:	461a      	mov	r2, r3
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	4413      	add	r3, r2
 8001396:	edd3 7a01 	vldr	s15, [r3, #4]
 800139a:	4a22      	ldr	r2, [pc, #136]	@ (8001424 <config_evaluate_resistances+0x1dc>)
 800139c:	697b      	ldr	r3, [r7, #20]
 800139e:	00db      	lsls	r3, r3, #3
 80013a0:	4413      	add	r3, r2
 80013a2:	3304      	adds	r3, #4
 80013a4:	ed93 7a00 	vldr	s14, [r3]
 80013a8:	697a      	ldr	r2, [r7, #20]
 80013aa:	4613      	mov	r3, r2
 80013ac:	005b      	lsls	r3, r3, #1
 80013ae:	4413      	add	r3, r2
 80013b0:	009b      	lsls	r3, r3, #2
 80013b2:	461a      	mov	r2, r3
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	189c      	adds	r4, r3, r2
 80013b8:	eef0 0a47 	vmov.f32	s1, s14
 80013bc:	eeb0 0a67 	vmov.f32	s0, s15
 80013c0:	f000 f88e 	bl	80014e0 <config_evaluate_resistance_threshold>
 80013c4:	4603      	mov	r3, r0
 80013c6:	7263      	strb	r3, [r4, #9]
		results |= (measurements[i].result << i);
 80013c8:	697a      	ldr	r2, [r7, #20]
 80013ca:	4613      	mov	r3, r2
 80013cc:	005b      	lsls	r3, r3, #1
 80013ce:	4413      	add	r3, r2
 80013d0:	009b      	lsls	r3, r3, #2
 80013d2:	461a      	mov	r2, r3
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	4413      	add	r3, r2
 80013d8:	7a5b      	ldrb	r3, [r3, #9]
 80013da:	461a      	mov	r2, r3
 80013dc:	697b      	ldr	r3, [r7, #20]
 80013de:	fa02 f303 	lsl.w	r3, r2, r3
 80013e2:	461a      	mov	r2, r3
 80013e4:	69bb      	ldr	r3, [r7, #24]
 80013e6:	4313      	orrs	r3, r2
 80013e8:	61bb      	str	r3, [r7, #24]
	for (int i = 0; i < NUM_RESISTANCE_CHANNELS; i++) {
 80013ea:	697b      	ldr	r3, [r7, #20]
 80013ec:	3301      	adds	r3, #1
 80013ee:	617b      	str	r3, [r7, #20]
 80013f0:	697b      	ldr	r3, [r7, #20]
 80013f2:	2b08      	cmp	r3, #8
 80013f4:	ddc7      	ble.n	8001386 <config_evaluate_resistances+0x13e>
	}

	return results;
 80013f6:	69bb      	ldr	r3, [r7, #24]
 80013f8:	2b00      	cmp	r3, #0
 80013fa:	bf14      	ite	ne
 80013fc:	2301      	movne	r3, #1
 80013fe:	2300      	moveq	r3, #0
 8001400:	b2db      	uxtb	r3, r3
}
 8001402:	4618      	mov	r0, r3
 8001404:	3724      	adds	r7, #36	@ 0x24
 8001406:	46bd      	mov	sp, r7
 8001408:	bd90      	pop	{r4, r7, pc}
 800140a:	bf00      	nop
 800140c:	3f99999a 	.word	0x3f99999a
 8001410:	3f999653 	.word	0x3f999653
 8001414:	0800a4c0 	.word	0x0800a4c0
 8001418:	0800a4c4 	.word	0x0800a4c4
 800141c:	47c35000 	.word	0x47c35000
 8001420:	461c4000 	.word	0x461c4000
 8001424:	20000378 	.word	0x20000378

08001428 <config_evaluate_voltages>:
/*
	Evaluates voltage measurements against configured expected values and tolerances
	@param measurements: Pointer to array of adc_measurement_t structs with voltage measurements
	@return boolean did_any_fail: true if any measurement failed, false if all passed
*/
bool config_evaluate_voltages(adc_measurement_t* measurements) {
 8001428:	b590      	push	{r4, r7, lr}
 800142a:	b085      	sub	sp, #20
 800142c:	af00      	add	r7, sp, #0
 800142e:	6078      	str	r0, [r7, #4]
	uint32_t results = 0;
 8001430:	2300      	movs	r3, #0
 8001432:	60fb      	str	r3, [r7, #12]
	for (int i = 0; i < NUM_VOLTAGE_CHANNELS; i++) {
 8001434:	2300      	movs	r3, #0
 8001436:	60bb      	str	r3, [r7, #8]
 8001438:	e043      	b.n	80014c2 <config_evaluate_voltages+0x9a>
		measurements[i].result = config_evaluate_voltage_tolerance(measurements[i].measurement, config.voltage_tolerances[i].expected, config.voltage_tolerances[i].tolerance);
 800143a:	68ba      	ldr	r2, [r7, #8]
 800143c:	4613      	mov	r3, r2
 800143e:	005b      	lsls	r3, r3, #1
 8001440:	4413      	add	r3, r2
 8001442:	009b      	lsls	r3, r3, #2
 8001444:	461a      	mov	r2, r3
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	4413      	add	r3, r2
 800144a:	edd3 7a01 	vldr	s15, [r3, #4]
 800144e:	4923      	ldr	r1, [pc, #140]	@ (80014dc <config_evaluate_voltages+0xb4>)
 8001450:	68ba      	ldr	r2, [r7, #8]
 8001452:	4613      	mov	r3, r2
 8001454:	005b      	lsls	r3, r3, #1
 8001456:	4413      	add	r3, r2
 8001458:	009b      	lsls	r3, r3, #2
 800145a:	440b      	add	r3, r1
 800145c:	334c      	adds	r3, #76	@ 0x4c
 800145e:	ed93 7a00 	vldr	s14, [r3]
 8001462:	491e      	ldr	r1, [pc, #120]	@ (80014dc <config_evaluate_voltages+0xb4>)
 8001464:	68ba      	ldr	r2, [r7, #8]
 8001466:	4613      	mov	r3, r2
 8001468:	005b      	lsls	r3, r3, #1
 800146a:	4413      	add	r3, r2
 800146c:	009b      	lsls	r3, r3, #2
 800146e:	440b      	add	r3, r1
 8001470:	3350      	adds	r3, #80	@ 0x50
 8001472:	edd3 6a00 	vldr	s13, [r3]
 8001476:	68ba      	ldr	r2, [r7, #8]
 8001478:	4613      	mov	r3, r2
 800147a:	005b      	lsls	r3, r3, #1
 800147c:	4413      	add	r3, r2
 800147e:	009b      	lsls	r3, r3, #2
 8001480:	461a      	mov	r2, r3
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	189c      	adds	r4, r3, r2
 8001486:	eeb0 1a66 	vmov.f32	s2, s13
 800148a:	eef0 0a47 	vmov.f32	s1, s14
 800148e:	eeb0 0a67 	vmov.f32	s0, s15
 8001492:	f000 f83e 	bl	8001512 <config_evaluate_voltage_tolerance>
 8001496:	4603      	mov	r3, r0
 8001498:	7263      	strb	r3, [r4, #9]
		results |= (measurements[i].result << i);
 800149a:	68ba      	ldr	r2, [r7, #8]
 800149c:	4613      	mov	r3, r2
 800149e:	005b      	lsls	r3, r3, #1
 80014a0:	4413      	add	r3, r2
 80014a2:	009b      	lsls	r3, r3, #2
 80014a4:	461a      	mov	r2, r3
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	4413      	add	r3, r2
 80014aa:	7a5b      	ldrb	r3, [r3, #9]
 80014ac:	461a      	mov	r2, r3
 80014ae:	68bb      	ldr	r3, [r7, #8]
 80014b0:	fa02 f303 	lsl.w	r3, r2, r3
 80014b4:	461a      	mov	r2, r3
 80014b6:	68fb      	ldr	r3, [r7, #12]
 80014b8:	4313      	orrs	r3, r2
 80014ba:	60fb      	str	r3, [r7, #12]
	for (int i = 0; i < NUM_VOLTAGE_CHANNELS; i++) {
 80014bc:	68bb      	ldr	r3, [r7, #8]
 80014be:	3301      	adds	r3, #1
 80014c0:	60bb      	str	r3, [r7, #8]
 80014c2:	68bb      	ldr	r3, [r7, #8]
 80014c4:	2b06      	cmp	r3, #6
 80014c6:	ddb8      	ble.n	800143a <config_evaluate_voltages+0x12>
	}

	return results;
 80014c8:	68fb      	ldr	r3, [r7, #12]
 80014ca:	2b00      	cmp	r3, #0
 80014cc:	bf14      	ite	ne
 80014ce:	2301      	movne	r3, #1
 80014d0:	2300      	moveq	r3, #0
 80014d2:	b2db      	uxtb	r3, r3
}
 80014d4:	4618      	mov	r0, r3
 80014d6:	3714      	adds	r7, #20
 80014d8:	46bd      	mov	sp, r7
 80014da:	bd90      	pop	{r4, r7, pc}
 80014dc:	20000378 	.word	0x20000378

080014e0 <config_evaluate_resistance_threshold>:
	Measured Resistance must be > threshold to PASS
	@param measurement: Measured resistance value
	@param threshold: Configured resistance threshold
	@return adc_result_t: PASS or FAIL
*/
static adc_result_t config_evaluate_resistance_threshold(float measurement, float threshold) {
 80014e0:	b480      	push	{r7}
 80014e2:	b083      	sub	sp, #12
 80014e4:	af00      	add	r7, sp, #0
 80014e6:	ed87 0a01 	vstr	s0, [r7, #4]
 80014ea:	edc7 0a00 	vstr	s1, [r7]
	if (measurement >= threshold) {
 80014ee:	ed97 7a01 	vldr	s14, [r7, #4]
 80014f2:	edd7 7a00 	vldr	s15, [r7]
 80014f6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80014fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014fe:	db01      	blt.n	8001504 <config_evaluate_resistance_threshold+0x24>
		return PASS;
 8001500:	2300      	movs	r3, #0
 8001502:	e000      	b.n	8001506 <config_evaluate_resistance_threshold+0x26>
	} else {
		return FAIL;
 8001504:	2301      	movs	r3, #1
	}
}
 8001506:	4618      	mov	r0, r3
 8001508:	370c      	adds	r7, #12
 800150a:	46bd      	mov	sp, r7
 800150c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001510:	4770      	bx	lr

08001512 <config_evaluate_voltage_tolerance>:
	@param measurement: Measured voltage value
	@param expected: Configured expected voltage value
	@param tolerance: Configured voltage tolerance
	@return adc_result_t: PASS or FAIL
*/
static adc_result_t config_evaluate_voltage_tolerance(float measurement, float expected, float tolerance) {
 8001512:	b480      	push	{r7}
 8001514:	b085      	sub	sp, #20
 8001516:	af00      	add	r7, sp, #0
 8001518:	ed87 0a03 	vstr	s0, [r7, #12]
 800151c:	edc7 0a02 	vstr	s1, [r7, #8]
 8001520:	ed87 1a01 	vstr	s2, [r7, #4]
	if (measurement >= (expected - tolerance) && measurement <= (expected + tolerance)) {
 8001524:	ed97 7a02 	vldr	s14, [r7, #8]
 8001528:	edd7 7a01 	vldr	s15, [r7, #4]
 800152c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001530:	ed97 7a03 	vldr	s14, [r7, #12]
 8001534:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001538:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800153c:	db0e      	blt.n	800155c <config_evaluate_voltage_tolerance+0x4a>
 800153e:	ed97 7a02 	vldr	s14, [r7, #8]
 8001542:	edd7 7a01 	vldr	s15, [r7, #4]
 8001546:	ee77 7a27 	vadd.f32	s15, s14, s15
 800154a:	ed97 7a03 	vldr	s14, [r7, #12]
 800154e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001552:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001556:	d801      	bhi.n	800155c <config_evaluate_voltage_tolerance+0x4a>
		return PASS;
 8001558:	2300      	movs	r3, #0
 800155a:	e000      	b.n	800155e <config_evaluate_voltage_tolerance+0x4c>
	} else {
		return FAIL;
 800155c:	2301      	movs	r3, #1
	}
}
 800155e:	4618      	mov	r0, r3
 8001560:	3714      	adds	r7, #20
 8001562:	46bd      	mov	sp, r7
 8001564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001568:	4770      	bx	lr
	...

0800156c <esc_is_connected>:
// Public

/*
    Check if ESC is connected
*/
bool esc_is_connected() {
 800156c:	b580      	push	{r7, lr}
 800156e:	af00      	add	r7, sp, #0
	return (HAL_GPIO_ReadPin(ESC_DET_GPIO_Port, ESC_DET_Pin) == GPIO_PIN_RESET);
 8001570:	2110      	movs	r1, #16
 8001572:	4805      	ldr	r0, [pc, #20]	@ (8001588 <esc_is_connected+0x1c>)
 8001574:	f003 f9d6 	bl	8004924 <HAL_GPIO_ReadPin>
 8001578:	4603      	mov	r3, r0
 800157a:	2b00      	cmp	r3, #0
 800157c:	bf0c      	ite	eq
 800157e:	2301      	moveq	r3, #1
 8001580:	2300      	movne	r3, #0
 8001582:	b2db      	uxtb	r3, r3
	//return true; //TODO
}
 8001584:	4618      	mov	r0, r3
 8001586:	bd80      	pop	{r7, pc}
 8001588:	48000400 	.word	0x48000400

0800158c <esc_set_pwr>:
/*
    Set ESC power mode
    @param mode: ESC power mode. CONNECTED or FLOATING

*/
void esc_set_pwr(esc_power_mode_t mode) {
 800158c:	b580      	push	{r7, lr}
 800158e:	b082      	sub	sp, #8
 8001590:	af00      	add	r7, sp, #0
 8001592:	4603      	mov	r3, r0
 8001594:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(ESC_PWR_SEL_GPIO_Port, ESC_PWR_SEL_Pin, mode);
 8001596:	79fb      	ldrb	r3, [r7, #7]
 8001598:	461a      	mov	r2, r3
 800159a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800159e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80015a2:	f003 f9d7 	bl	8004954 <HAL_GPIO_WritePin>
}
 80015a6:	bf00      	nop
 80015a8:	3708      	adds	r7, #8
 80015aa:	46bd      	mov	sp, r7
 80015ac:	bd80      	pop	{r7, pc}

080015ae <esc_set_all_nets_mode>:

/*
    Set mode for all ESC nets
    @param mode: ESC net mode. ORIGINAL or MEASUREMENT
*/
void esc_set_all_nets_mode(esc_net_mode_t mode) {
 80015ae:	b580      	push	{r7, lr}
 80015b0:	b084      	sub	sp, #16
 80015b2:	af00      	add	r7, sp, #0
 80015b4:	4603      	mov	r3, r0
 80015b6:	71fb      	strb	r3, [r7, #7]
	for (esc_net_t net = 0; net < ESC_NET_COUNT; net++) {
 80015b8:	2300      	movs	r3, #0
 80015ba:	73fb      	strb	r3, [r7, #15]
 80015bc:	e008      	b.n	80015d0 <esc_set_all_nets_mode+0x22>
		esc_set_net_mode(net, mode);
 80015be:	79fa      	ldrb	r2, [r7, #7]
 80015c0:	7bfb      	ldrb	r3, [r7, #15]
 80015c2:	4611      	mov	r1, r2
 80015c4:	4618      	mov	r0, r3
 80015c6:	f000 f81d 	bl	8001604 <esc_set_net_mode>
	for (esc_net_t net = 0; net < ESC_NET_COUNT; net++) {
 80015ca:	7bfb      	ldrb	r3, [r7, #15]
 80015cc:	3301      	adds	r3, #1
 80015ce:	73fb      	strb	r3, [r7, #15]
 80015d0:	7bfb      	ldrb	r3, [r7, #15]
 80015d2:	2b0a      	cmp	r3, #10
 80015d4:	d9f3      	bls.n	80015be <esc_set_all_nets_mode+0x10>
	}
}
 80015d6:	bf00      	nop
 80015d8:	bf00      	nop
 80015da:	3710      	adds	r7, #16
 80015dc:	46bd      	mov	sp, r7
 80015de:	bd80      	pop	{r7, pc}

080015e0 <invert>:
/*
    Invert GPIO pin state
    @param state: Current GPIO pin state
    @return Inverted GPIO pin state
*/
static GPIO_PinState invert(GPIO_PinState state) {
 80015e0:	b480      	push	{r7}
 80015e2:	b083      	sub	sp, #12
 80015e4:	af00      	add	r7, sp, #0
 80015e6:	4603      	mov	r3, r0
 80015e8:	71fb      	strb	r3, [r7, #7]
    if (state == GPIO_PIN_RESET) {
 80015ea:	79fb      	ldrb	r3, [r7, #7]
 80015ec:	2b00      	cmp	r3, #0
 80015ee:	d101      	bne.n	80015f4 <invert+0x14>
        return GPIO_PIN_SET;
 80015f0:	2301      	movs	r3, #1
 80015f2:	e000      	b.n	80015f6 <invert+0x16>
    } else {
        return GPIO_PIN_RESET;
 80015f4:	2300      	movs	r3, #0
    }
}
 80015f6:	4618      	mov	r0, r3
 80015f8:	370c      	adds	r7, #12
 80015fa:	46bd      	mov	sp, r7
 80015fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001600:	4770      	bx	lr
	...

08001604 <esc_set_net_mode>:
/*
    Set mode for a specific ESC net
    @param net: ESC net to set mode for
    @param mode: ESC net mode. ORIGINAL or MEASUREMENT
*/
static void esc_set_net_mode(esc_net_t net, esc_net_mode_t mode) {
 8001604:	b5b0      	push	{r4, r5, r7, lr}
 8001606:	b082      	sub	sp, #8
 8001608:	af00      	add	r7, sp, #0
 800160a:	4603      	mov	r3, r0
 800160c:	460a      	mov	r2, r1
 800160e:	71fb      	strb	r3, [r7, #7]
 8001610:	4613      	mov	r3, r2
 8001612:	71bb      	strb	r3, [r7, #6]
    if (mode == ORIGINAL) {
 8001614:	79bb      	ldrb	r3, [r7, #6]
 8001616:	2b00      	cmp	r3, #0
 8001618:	d10e      	bne.n	8001638 <esc_set_net_mode+0x34>
		HAL_GPIO_WritePin(esc_net_ports[net], esc_net_pins[net], esc_nets_original_modes[net]);
 800161a:	79fb      	ldrb	r3, [r7, #7]
 800161c:	4a14      	ldr	r2, [pc, #80]	@ (8001670 <esc_set_net_mode+0x6c>)
 800161e:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8001622:	79fb      	ldrb	r3, [r7, #7]
 8001624:	4a13      	ldr	r2, [pc, #76]	@ (8001674 <esc_set_net_mode+0x70>)
 8001626:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 800162a:	79fb      	ldrb	r3, [r7, #7]
 800162c:	4a12      	ldr	r2, [pc, #72]	@ (8001678 <esc_set_net_mode+0x74>)
 800162e:	5cd3      	ldrb	r3, [r2, r3]
 8001630:	461a      	mov	r2, r3
 8001632:	f003 f98f 	bl	8004954 <HAL_GPIO_WritePin>
	} else if (mode == MEASUREMENT) {
		HAL_GPIO_WritePin(esc_net_ports[net], esc_net_pins[net], invert(esc_nets_original_modes[net]));
	}
}
 8001636:	e016      	b.n	8001666 <esc_set_net_mode+0x62>
	} else if (mode == MEASUREMENT) {
 8001638:	79bb      	ldrb	r3, [r7, #6]
 800163a:	2b01      	cmp	r3, #1
 800163c:	d113      	bne.n	8001666 <esc_set_net_mode+0x62>
		HAL_GPIO_WritePin(esc_net_ports[net], esc_net_pins[net], invert(esc_nets_original_modes[net]));
 800163e:	79fb      	ldrb	r3, [r7, #7]
 8001640:	4a0b      	ldr	r2, [pc, #44]	@ (8001670 <esc_set_net_mode+0x6c>)
 8001642:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8001646:	79fb      	ldrb	r3, [r7, #7]
 8001648:	4a0a      	ldr	r2, [pc, #40]	@ (8001674 <esc_set_net_mode+0x70>)
 800164a:	f832 5013 	ldrh.w	r5, [r2, r3, lsl #1]
 800164e:	79fb      	ldrb	r3, [r7, #7]
 8001650:	4a09      	ldr	r2, [pc, #36]	@ (8001678 <esc_set_net_mode+0x74>)
 8001652:	5cd3      	ldrb	r3, [r2, r3]
 8001654:	4618      	mov	r0, r3
 8001656:	f7ff ffc3 	bl	80015e0 <invert>
 800165a:	4603      	mov	r3, r0
 800165c:	461a      	mov	r2, r3
 800165e:	4629      	mov	r1, r5
 8001660:	4620      	mov	r0, r4
 8001662:	f003 f977 	bl	8004954 <HAL_GPIO_WritePin>
}
 8001666:	bf00      	nop
 8001668:	3708      	adds	r7, #8
 800166a:	46bd      	mov	sp, r7
 800166c:	bdb0      	pop	{r4, r5, r7, pc}
 800166e:	bf00      	nop
 8001670:	20000134 	.word	0x20000134
 8001674:	2000011c 	.word	0x2000011c
 8001678:	20000160 	.word	0x20000160

0800167c <lcd_init>:
/*
	Initialize LCD
	@param i2c: Pointer to I2C handle
*/

void lcd_init(I2C_HandleTypeDef* i2c) {
 800167c:	b580      	push	{r7, lr}
 800167e:	b082      	sub	sp, #8
 8001680:	af00      	add	r7, sp, #0
 8001682:	6078      	str	r0, [r7, #4]
	h_i2c = i2c;
 8001684:	4a09      	ldr	r2, [pc, #36]	@ (80016ac <lcd_init+0x30>)
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	6013      	str	r3, [r2, #0]

    // Wait for display to power ON
    HAL_Delay(STARTUP_DELAY);
 800168a:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800168e:	f001 f88d 	bl	80027ac <HAL_Delay>

    lcd_clear_screen();
 8001692:	f000 f877 	bl	8001784 <lcd_clear_screen>
    lcd_set_contrast(CONTRAST_DEFAULT);
 8001696:	2028      	movs	r0, #40	@ 0x28
 8001698:	f000 f8cb 	bl	8001832 <lcd_set_contrast>
    lcd_set_brightness(BRIGHTNESS_DEFAULT);
 800169c:	2007      	movs	r0, #7
 800169e:	f000 f8da 	bl	8001856 <lcd_set_brightness>
}
 80016a2:	bf00      	nop
 80016a4:	3708      	adds	r7, #8
 80016a6:	46bd      	mov	sp, r7
 80016a8:	bd80      	pop	{r7, pc}
 80016aa:	bf00      	nop
 80016ac:	20000414 	.word	0x20000414

080016b0 <lcd_printf>:
	@param line: LCD line to write to (LCD_LINE_1 or LCD_LINE_2)
	@param msg: Format string (like printf)
	@note If string exceeds display width, it will scroll
*/

void lcd_printf(LCD_Line_t line, const char* msg, ...) {
 80016b0:	b40e      	push	{r1, r2, r3}
 80016b2:	b580      	push	{r7, lr}
 80016b4:	b0a1      	sub	sp, #132	@ 0x84
 80016b6:	af02      	add	r7, sp, #8
 80016b8:	4603      	mov	r3, r0
 80016ba:	71fb      	strb	r3, [r7, #7]
    char formatted_string[PRINTF_MAX_BUFFER];
    char frame_buffer[NUM_CHARS + 1];
    
    
	va_list args;
	va_start(args, msg);
 80016bc:	f107 0388 	add.w	r3, r7, #136	@ 0x88
 80016c0:	60bb      	str	r3, [r7, #8]
	vsnprintf(formatted_string, sizeof(formatted_string), msg, args);
 80016c2:	f107 0020 	add.w	r0, r7, #32
 80016c6:	68bb      	ldr	r3, [r7, #8]
 80016c8:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 80016cc:	2150      	movs	r1, #80	@ 0x50
 80016ce:	f006 fd55 	bl	800817c <vsniprintf>
	va_end(args);

    size_t len = strlen(formatted_string);
 80016d2:	f107 0320 	add.w	r3, r7, #32
 80016d6:	4618      	mov	r0, r3
 80016d8:	f7fe fdda 	bl	8000290 <strlen>
 80016dc:	6738      	str	r0, [r7, #112]	@ 0x70
    
    lcd_set_cursor(line);
 80016de:	79fb      	ldrb	r3, [r7, #7]
 80016e0:	4618      	mov	r0, r3
 80016e2:	f000 f894 	bl	800180e <lcd_set_cursor>

	if (len <= NUM_CHARS) {
 80016e6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80016e8:	2b10      	cmp	r3, #16
 80016ea:	d811      	bhi.n	8001710 <lcd_printf+0x60>
		snprintf(frame_buffer, sizeof(frame_buffer), "%-*.*s", NUM_CHARS, NUM_CHARS, formatted_string);
 80016ec:	f107 000c 	add.w	r0, r7, #12
 80016f0:	f107 0320 	add.w	r3, r7, #32
 80016f4:	9301      	str	r3, [sp, #4]
 80016f6:	2310      	movs	r3, #16
 80016f8:	9300      	str	r3, [sp, #0]
 80016fa:	2310      	movs	r3, #16
 80016fc:	4a20      	ldr	r2, [pc, #128]	@ (8001780 <lcd_printf+0xd0>)
 80016fe:	2111      	movs	r1, #17
 8001700:	f006 fc94 	bl	800802c <sniprintf>
        
		lcd_write_string(frame_buffer);
 8001704:	f107 030c 	add.w	r3, r7, #12
 8001708:	4618      	mov	r0, r3
 800170a:	f000 f863 	bl	80017d4 <lcd_write_string>
			}
		}

		HAL_Delay(SCROLL_PAUSE_MS);
	}
}
 800170e:	e02f      	b.n	8001770 <lcd_printf+0xc0>
		for (size_t i = 0; i <= (len - NUM_CHARS); i++) {
 8001710:	2300      	movs	r3, #0
 8001712:	677b      	str	r3, [r7, #116]	@ 0x74
 8001714:	e023      	b.n	800175e <lcd_printf+0xae>
			strncpy(frame_buffer, &formatted_string[i], NUM_CHARS);
 8001716:	f107 0220 	add.w	r2, r7, #32
 800171a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800171c:	18d1      	adds	r1, r2, r3
 800171e:	f107 030c 	add.w	r3, r7, #12
 8001722:	2210      	movs	r2, #16
 8001724:	4618      	mov	r0, r3
 8001726:	f006 fd4e 	bl	80081c6 <strncpy>
			frame_buffer[NUM_CHARS] = '\0'; 
 800172a:	2300      	movs	r3, #0
 800172c:	773b      	strb	r3, [r7, #28]
			lcd_set_cursor(line);
 800172e:	79fb      	ldrb	r3, [r7, #7]
 8001730:	4618      	mov	r0, r3
 8001732:	f000 f86c 	bl	800180e <lcd_set_cursor>
			lcd_write_string(frame_buffer);
 8001736:	f107 030c 	add.w	r3, r7, #12
 800173a:	4618      	mov	r0, r3
 800173c:	f000 f84a 	bl	80017d4 <lcd_write_string>
			if (i == 0) {
 8001740:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8001742:	2b00      	cmp	r3, #0
 8001744:	d104      	bne.n	8001750 <lcd_printf+0xa0>
				HAL_Delay(SCROLL_PAUSE_MS); 
 8001746:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800174a:	f001 f82f 	bl	80027ac <HAL_Delay>
 800174e:	e003      	b.n	8001758 <lcd_printf+0xa8>
				HAL_Delay(SCROLL_DELAY_MS);
 8001750:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001754:	f001 f82a 	bl	80027ac <HAL_Delay>
		for (size_t i = 0; i <= (len - NUM_CHARS); i++) {
 8001758:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800175a:	3301      	adds	r3, #1
 800175c:	677b      	str	r3, [r7, #116]	@ 0x74
 800175e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8001760:	3b10      	subs	r3, #16
 8001762:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8001764:	429a      	cmp	r2, r3
 8001766:	d9d6      	bls.n	8001716 <lcd_printf+0x66>
		HAL_Delay(SCROLL_PAUSE_MS);
 8001768:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800176c:	f001 f81e 	bl	80027ac <HAL_Delay>
}
 8001770:	bf00      	nop
 8001772:	377c      	adds	r7, #124	@ 0x7c
 8001774:	46bd      	mov	sp, r7
 8001776:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800177a:	b003      	add	sp, #12
 800177c:	4770      	bx	lr
 800177e:	bf00      	nop
 8001780:	0800a4c8 	.word	0x0800a4c8

08001784 <lcd_clear_screen>:


/*
	Clear LCD screen
*/
void lcd_clear_screen() {
 8001784:	b580      	push	{r7, lr}
 8001786:	af00      	add	r7, sp, #0
	lcd_prefix();
 8001788:	f000 f83a 	bl	8001800 <lcd_prefix>
	lcd_write_byte(CLEAR_SCREEN_CMD);
 800178c:	2051      	movs	r0, #81	@ 0x51
 800178e:	f000 f805 	bl	800179c <lcd_write_byte>
	HAL_Delay(2);
 8001792:	2002      	movs	r0, #2
 8001794:	f001 f80a 	bl	80027ac <HAL_Delay>
}
 8001798:	bf00      	nop
 800179a:	bd80      	pop	{r7, pc}

0800179c <lcd_write_byte>:

/*
	Write a byte to the LCD
	@param data: Byte to write
*/
static void lcd_write_byte(uint8_t data) {
 800179c:	b580      	push	{r7, lr}
 800179e:	b086      	sub	sp, #24
 80017a0:	af02      	add	r7, sp, #8
 80017a2:	4603      	mov	r3, r0
 80017a4:	71fb      	strb	r3, [r7, #7]
    uint8_t pData[1];
    pData[0] = data;
 80017a6:	79fb      	ldrb	r3, [r7, #7]
 80017a8:	733b      	strb	r3, [r7, #12]

    uint16_t dev_addr = I2C_ADDR << 1;
 80017aa:	2350      	movs	r3, #80	@ 0x50
 80017ac:	81fb      	strh	r3, [r7, #14]

    HAL_I2C_Master_Transmit(h_i2c, dev_addr, pData, 1, I2C_TIMEOUT);
 80017ae:	4b08      	ldr	r3, [pc, #32]	@ (80017d0 <lcd_write_byte+0x34>)
 80017b0:	6818      	ldr	r0, [r3, #0]
 80017b2:	f107 020c 	add.w	r2, r7, #12
 80017b6:	89f9      	ldrh	r1, [r7, #14]
 80017b8:	230a      	movs	r3, #10
 80017ba:	9300      	str	r3, [sp, #0]
 80017bc:	2301      	movs	r3, #1
 80017be:	f003 f99f 	bl	8004b00 <HAL_I2C_Master_Transmit>

    HAL_Delay(2);
 80017c2:	2002      	movs	r0, #2
 80017c4:	f000 fff2 	bl	80027ac <HAL_Delay>
}
 80017c8:	bf00      	nop
 80017ca:	3710      	adds	r7, #16
 80017cc:	46bd      	mov	sp, r7
 80017ce:	bd80      	pop	{r7, pc}
 80017d0:	20000414 	.word	0x20000414

080017d4 <lcd_write_string>:

/*
	Write a string to the LCD
	@param str: String to write
*/
static void lcd_write_string(char* str) {
 80017d4:	b580      	push	{r7, lr}
 80017d6:	b082      	sub	sp, #8
 80017d8:	af00      	add	r7, sp, #0
 80017da:	6078      	str	r0, [r7, #4]
    while (*str != '\0') {
 80017dc:	e007      	b.n	80017ee <lcd_write_string+0x1a>
    	lcd_write_byte((uint8_t)*str);
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	781b      	ldrb	r3, [r3, #0]
 80017e2:	4618      	mov	r0, r3
 80017e4:	f7ff ffda 	bl	800179c <lcd_write_byte>
        str++;
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	3301      	adds	r3, #1
 80017ec:	607b      	str	r3, [r7, #4]
    while (*str != '\0') {
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	781b      	ldrb	r3, [r3, #0]
 80017f2:	2b00      	cmp	r3, #0
 80017f4:	d1f3      	bne.n	80017de <lcd_write_string+0xa>
    }
}
 80017f6:	bf00      	nop
 80017f8:	bf00      	nop
 80017fa:	3708      	adds	r7, #8
 80017fc:	46bd      	mov	sp, r7
 80017fe:	bd80      	pop	{r7, pc}

08001800 <lcd_prefix>:

/*
	Write the prefix byte to the LCD
*/
static void lcd_prefix() {
 8001800:	b580      	push	{r7, lr}
 8001802:	af00      	add	r7, sp, #0
    lcd_write_byte(PREFIX);
 8001804:	20fe      	movs	r0, #254	@ 0xfe
 8001806:	f7ff ffc9 	bl	800179c <lcd_write_byte>
}
 800180a:	bf00      	nop
 800180c:	bd80      	pop	{r7, pc}

0800180e <lcd_set_cursor>:

/*
	Set cursor position on LCD
	@param position: Position to set cursor to (0-15 for line 1, 64-79 for line 2)
*/
static void lcd_set_cursor(uint8_t position) {
 800180e:	b580      	push	{r7, lr}
 8001810:	b082      	sub	sp, #8
 8001812:	af00      	add	r7, sp, #0
 8001814:	4603      	mov	r3, r0
 8001816:	71fb      	strb	r3, [r7, #7]
	lcd_prefix();
 8001818:	f7ff fff2 	bl	8001800 <lcd_prefix>
	lcd_write_byte(SET_CURSOR_CMD);
 800181c:	2045      	movs	r0, #69	@ 0x45
 800181e:	f7ff ffbd 	bl	800179c <lcd_write_byte>
	lcd_write_byte(position);
 8001822:	79fb      	ldrb	r3, [r7, #7]
 8001824:	4618      	mov	r0, r3
 8001826:	f7ff ffb9 	bl	800179c <lcd_write_byte>
}
 800182a:	bf00      	nop
 800182c:	3708      	adds	r7, #8
 800182e:	46bd      	mov	sp, r7
 8001830:	bd80      	pop	{r7, pc}

08001832 <lcd_set_contrast>:

/*
	Set contrast on LCD
	@param contrast: Contrast level (1-50)
*/
static void lcd_set_contrast(uint8_t contrast) {
 8001832:	b580      	push	{r7, lr}
 8001834:	b082      	sub	sp, #8
 8001836:	af00      	add	r7, sp, #0
 8001838:	4603      	mov	r3, r0
 800183a:	71fb      	strb	r3, [r7, #7]
	lcd_prefix();
 800183c:	f7ff ffe0 	bl	8001800 <lcd_prefix>
	lcd_write_byte(CONTRAST_CMD);
 8001840:	2052      	movs	r0, #82	@ 0x52
 8001842:	f7ff ffab 	bl	800179c <lcd_write_byte>
	lcd_write_byte(contrast);
 8001846:	79fb      	ldrb	r3, [r7, #7]
 8001848:	4618      	mov	r0, r3
 800184a:	f7ff ffa7 	bl	800179c <lcd_write_byte>
}
 800184e:	bf00      	nop
 8001850:	3708      	adds	r7, #8
 8001852:	46bd      	mov	sp, r7
 8001854:	bd80      	pop	{r7, pc}

08001856 <lcd_set_brightness>:

/*
	Set brightness on LCD
	@param brightness: Brightness level (1-8)
*/
static void lcd_set_brightness(uint8_t brightness) {
 8001856:	b580      	push	{r7, lr}
 8001858:	b082      	sub	sp, #8
 800185a:	af00      	add	r7, sp, #0
 800185c:	4603      	mov	r3, r0
 800185e:	71fb      	strb	r3, [r7, #7]
	lcd_prefix();
 8001860:	f7ff ffce 	bl	8001800 <lcd_prefix>
	lcd_write_byte(BRIGHTNESS_CMD);
 8001864:	2053      	movs	r0, #83	@ 0x53
 8001866:	f7ff ff99 	bl	800179c <lcd_write_byte>
	lcd_write_byte(brightness);
 800186a:	79fb      	ldrb	r3, [r7, #7]
 800186c:	4618      	mov	r0, r3
 800186e:	f7ff ff95 	bl	800179c <lcd_write_byte>
}
 8001872:	bf00      	nop
 8001874:	3708      	adds	r7, #8
 8001876:	46bd      	mov	sp, r7
 8001878:	bd80      	pop	{r7, pc}
	...

0800187c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800187c:	b580      	push	{r7, lr}
 800187e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001880:	f000 ff1f 	bl	80026c2 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001884:	f000 f81c 	bl	80018c0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001888:	f000 f9a4 	bl	8001bd4 <MX_GPIO_Init>
  MX_DMA_Init();
 800188c:	f000 f97c 	bl	8001b88 <MX_DMA_Init>
  MX_ADC1_Init();
 8001890:	f000 f86a 	bl	8001968 <MX_ADC1_Init>
  MX_CAN1_Init();
 8001894:	f000 f8cc 	bl	8001a30 <MX_CAN1_Init>
  MX_SPI1_Init();
 8001898:	f000 f93e 	bl	8001b18 <MX_SPI1_Init>
  MX_I2C1_Init();
 800189c:	f000 f8fc 	bl	8001a98 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  app_init(&hadc1, &hcan1, &hspi1, &hi2c1);
 80018a0:	4b03      	ldr	r3, [pc, #12]	@ (80018b0 <main+0x34>)
 80018a2:	4a04      	ldr	r2, [pc, #16]	@ (80018b4 <main+0x38>)
 80018a4:	4904      	ldr	r1, [pc, #16]	@ (80018b8 <main+0x3c>)
 80018a6:	4805      	ldr	r0, [pc, #20]	@ (80018bc <main+0x40>)
 80018a8:	f7ff fa82 	bl	8000db0 <app_init>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80018ac:	bf00      	nop
 80018ae:	e7fd      	b.n	80018ac <main+0x30>
 80018b0:	200004a4 	.word	0x200004a4
 80018b4:	200004f8 	.word	0x200004f8
 80018b8:	2000047c 	.word	0x2000047c
 80018bc:	20000418 	.word	0x20000418

080018c0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80018c0:	b580      	push	{r7, lr}
 80018c2:	b096      	sub	sp, #88	@ 0x58
 80018c4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80018c6:	f107 0314 	add.w	r3, r7, #20
 80018ca:	2244      	movs	r2, #68	@ 0x44
 80018cc:	2100      	movs	r1, #0
 80018ce:	4618      	mov	r0, r3
 80018d0:	f006 fc62 	bl	8008198 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80018d4:	463b      	mov	r3, r7
 80018d6:	2200      	movs	r2, #0
 80018d8:	601a      	str	r2, [r3, #0]
 80018da:	605a      	str	r2, [r3, #4]
 80018dc:	609a      	str	r2, [r3, #8]
 80018de:	60da      	str	r2, [r3, #12]
 80018e0:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80018e2:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80018e6:	f003 fce3 	bl	80052b0 <HAL_PWREx_ControlVoltageScaling>
 80018ea:	4603      	mov	r3, r0
 80018ec:	2b00      	cmp	r3, #0
 80018ee:	d001      	beq.n	80018f4 <SystemClock_Config+0x34>
  {
    Error_Handler();
 80018f0:	f000 fa5a 	bl	8001da8 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 80018f4:	2310      	movs	r3, #16
 80018f6:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80018f8:	2301      	movs	r3, #1
 80018fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 80018fc:	2300      	movs	r3, #0
 80018fe:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8001900:	2360      	movs	r3, #96	@ 0x60
 8001902:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001904:	2302      	movs	r3, #2
 8001906:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8001908:	2301      	movs	r3, #1
 800190a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 800190c:	2301      	movs	r3, #1
 800190e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 40;
 8001910:	2328      	movs	r3, #40	@ 0x28
 8001912:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8001914:	2307      	movs	r3, #7
 8001916:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001918:	2302      	movs	r3, #2
 800191a:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800191c:	2302      	movs	r3, #2
 800191e:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001920:	f107 0314 	add.w	r3, r7, #20
 8001924:	4618      	mov	r0, r3
 8001926:	f003 fd19 	bl	800535c <HAL_RCC_OscConfig>
 800192a:	4603      	mov	r3, r0
 800192c:	2b00      	cmp	r3, #0
 800192e:	d001      	beq.n	8001934 <SystemClock_Config+0x74>
  {
    Error_Handler();
 8001930:	f000 fa3a 	bl	8001da8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001934:	230f      	movs	r3, #15
 8001936:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001938:	2303      	movs	r3, #3
 800193a:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800193c:	2300      	movs	r3, #0
 800193e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001940:	f44f 63a0 	mov.w	r3, #1280	@ 0x500
 8001944:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV4;
 8001946:	f44f 63a0 	mov.w	r3, #1280	@ 0x500
 800194a:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800194c:	463b      	mov	r3, r7
 800194e:	2104      	movs	r1, #4
 8001950:	4618      	mov	r0, r3
 8001952:	f004 f917 	bl	8005b84 <HAL_RCC_ClockConfig>
 8001956:	4603      	mov	r3, r0
 8001958:	2b00      	cmp	r3, #0
 800195a:	d001      	beq.n	8001960 <SystemClock_Config+0xa0>
  {
    Error_Handler();
 800195c:	f000 fa24 	bl	8001da8 <Error_Handler>
  }
}
 8001960:	bf00      	nop
 8001962:	3758      	adds	r7, #88	@ 0x58
 8001964:	46bd      	mov	sp, r7
 8001966:	bd80      	pop	{r7, pc}

08001968 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001968:	b580      	push	{r7, lr}
 800196a:	b086      	sub	sp, #24
 800196c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800196e:	463b      	mov	r3, r7
 8001970:	2200      	movs	r2, #0
 8001972:	601a      	str	r2, [r3, #0]
 8001974:	605a      	str	r2, [r3, #4]
 8001976:	609a      	str	r2, [r3, #8]
 8001978:	60da      	str	r2, [r3, #12]
 800197a:	611a      	str	r2, [r3, #16]
 800197c:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 800197e:	4b29      	ldr	r3, [pc, #164]	@ (8001a24 <MX_ADC1_Init+0xbc>)
 8001980:	4a29      	ldr	r2, [pc, #164]	@ (8001a28 <MX_ADC1_Init+0xc0>)
 8001982:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8001984:	4b27      	ldr	r3, [pc, #156]	@ (8001a24 <MX_ADC1_Init+0xbc>)
 8001986:	2200      	movs	r2, #0
 8001988:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800198a:	4b26      	ldr	r3, [pc, #152]	@ (8001a24 <MX_ADC1_Init+0xbc>)
 800198c:	2200      	movs	r2, #0
 800198e:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001990:	4b24      	ldr	r3, [pc, #144]	@ (8001a24 <MX_ADC1_Init+0xbc>)
 8001992:	2200      	movs	r2, #0
 8001994:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001996:	4b23      	ldr	r3, [pc, #140]	@ (8001a24 <MX_ADC1_Init+0xbc>)
 8001998:	2200      	movs	r2, #0
 800199a:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800199c:	4b21      	ldr	r3, [pc, #132]	@ (8001a24 <MX_ADC1_Init+0xbc>)
 800199e:	2204      	movs	r2, #4
 80019a0:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80019a2:	4b20      	ldr	r3, [pc, #128]	@ (8001a24 <MX_ADC1_Init+0xbc>)
 80019a4:	2200      	movs	r2, #0
 80019a6:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80019a8:	4b1e      	ldr	r3, [pc, #120]	@ (8001a24 <MX_ADC1_Init+0xbc>)
 80019aa:	2200      	movs	r2, #0
 80019ac:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 80019ae:	4b1d      	ldr	r3, [pc, #116]	@ (8001a24 <MX_ADC1_Init+0xbc>)
 80019b0:	2201      	movs	r2, #1
 80019b2:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80019b4:	4b1b      	ldr	r3, [pc, #108]	@ (8001a24 <MX_ADC1_Init+0xbc>)
 80019b6:	2200      	movs	r2, #0
 80019b8:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80019bc:	4b19      	ldr	r3, [pc, #100]	@ (8001a24 <MX_ADC1_Init+0xbc>)
 80019be:	2200      	movs	r2, #0
 80019c0:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80019c2:	4b18      	ldr	r3, [pc, #96]	@ (8001a24 <MX_ADC1_Init+0xbc>)
 80019c4:	2200      	movs	r2, #0
 80019c6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80019c8:	4b16      	ldr	r3, [pc, #88]	@ (8001a24 <MX_ADC1_Init+0xbc>)
 80019ca:	2200      	movs	r2, #0
 80019cc:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80019d0:	4b14      	ldr	r3, [pc, #80]	@ (8001a24 <MX_ADC1_Init+0xbc>)
 80019d2:	2200      	movs	r2, #0
 80019d4:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 80019d6:	4b13      	ldr	r3, [pc, #76]	@ (8001a24 <MX_ADC1_Init+0xbc>)
 80019d8:	2200      	movs	r2, #0
 80019da:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80019de:	4811      	ldr	r0, [pc, #68]	@ (8001a24 <MX_ADC1_Init+0xbc>)
 80019e0:	f001 f91e 	bl	8002c20 <HAL_ADC_Init>
 80019e4:	4603      	mov	r3, r0
 80019e6:	2b00      	cmp	r3, #0
 80019e8:	d001      	beq.n	80019ee <MX_ADC1_Init+0x86>
  {
    Error_Handler();
 80019ea:	f000 f9dd 	bl	8001da8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80019ee:	4b0f      	ldr	r3, [pc, #60]	@ (8001a2c <MX_ADC1_Init+0xc4>)
 80019f0:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80019f2:	2306      	movs	r3, #6
 80019f4:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_640CYCLES_5;
 80019f6:	2307      	movs	r3, #7
 80019f8:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80019fa:	237f      	movs	r3, #127	@ 0x7f
 80019fc:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80019fe:	2304      	movs	r3, #4
 8001a00:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8001a02:	2300      	movs	r3, #0
 8001a04:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001a06:	463b      	mov	r3, r7
 8001a08:	4619      	mov	r1, r3
 8001a0a:	4806      	ldr	r0, [pc, #24]	@ (8001a24 <MX_ADC1_Init+0xbc>)
 8001a0c:	f001 fb7c 	bl	8003108 <HAL_ADC_ConfigChannel>
 8001a10:	4603      	mov	r3, r0
 8001a12:	2b00      	cmp	r3, #0
 8001a14:	d001      	beq.n	8001a1a <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 8001a16:	f000 f9c7 	bl	8001da8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001a1a:	bf00      	nop
 8001a1c:	3718      	adds	r7, #24
 8001a1e:	46bd      	mov	sp, r7
 8001a20:	bd80      	pop	{r7, pc}
 8001a22:	bf00      	nop
 8001a24:	20000418 	.word	0x20000418
 8001a28:	50040000 	.word	0x50040000
 8001a2c:	04300002 	.word	0x04300002

08001a30 <MX_CAN1_Init>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(void)
{
 8001a30:	b580      	push	{r7, lr}
 8001a32:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8001a34:	4b16      	ldr	r3, [pc, #88]	@ (8001a90 <MX_CAN1_Init+0x60>)
 8001a36:	4a17      	ldr	r2, [pc, #92]	@ (8001a94 <MX_CAN1_Init+0x64>)
 8001a38:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 16;
 8001a3a:	4b15      	ldr	r3, [pc, #84]	@ (8001a90 <MX_CAN1_Init+0x60>)
 8001a3c:	2210      	movs	r2, #16
 8001a3e:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8001a40:	4b13      	ldr	r3, [pc, #76]	@ (8001a90 <MX_CAN1_Init+0x60>)
 8001a42:	2200      	movs	r2, #0
 8001a44:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8001a46:	4b12      	ldr	r3, [pc, #72]	@ (8001a90 <MX_CAN1_Init+0x60>)
 8001a48:	2200      	movs	r2, #0
 8001a4a:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_1TQ;
 8001a4c:	4b10      	ldr	r3, [pc, #64]	@ (8001a90 <MX_CAN1_Init+0x60>)
 8001a4e:	2200      	movs	r2, #0
 8001a50:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_1TQ;
 8001a52:	4b0f      	ldr	r3, [pc, #60]	@ (8001a90 <MX_CAN1_Init+0x60>)
 8001a54:	2200      	movs	r2, #0
 8001a56:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8001a58:	4b0d      	ldr	r3, [pc, #52]	@ (8001a90 <MX_CAN1_Init+0x60>)
 8001a5a:	2200      	movs	r2, #0
 8001a5c:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 8001a5e:	4b0c      	ldr	r3, [pc, #48]	@ (8001a90 <MX_CAN1_Init+0x60>)
 8001a60:	2200      	movs	r2, #0
 8001a62:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8001a64:	4b0a      	ldr	r3, [pc, #40]	@ (8001a90 <MX_CAN1_Init+0x60>)
 8001a66:	2200      	movs	r2, #0
 8001a68:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 8001a6a:	4b09      	ldr	r3, [pc, #36]	@ (8001a90 <MX_CAN1_Init+0x60>)
 8001a6c:	2200      	movs	r2, #0
 8001a6e:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8001a70:	4b07      	ldr	r3, [pc, #28]	@ (8001a90 <MX_CAN1_Init+0x60>)
 8001a72:	2200      	movs	r2, #0
 8001a74:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8001a76:	4b06      	ldr	r3, [pc, #24]	@ (8001a90 <MX_CAN1_Init+0x60>)
 8001a78:	2200      	movs	r2, #0
 8001a7a:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8001a7c:	4804      	ldr	r0, [pc, #16]	@ (8001a90 <MX_CAN1_Init+0x60>)
 8001a7e:	f002 f953 	bl	8003d28 <HAL_CAN_Init>
 8001a82:	4603      	mov	r3, r0
 8001a84:	2b00      	cmp	r3, #0
 8001a86:	d001      	beq.n	8001a8c <MX_CAN1_Init+0x5c>
  {
    Error_Handler();
 8001a88:	f000 f98e 	bl	8001da8 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 8001a8c:	bf00      	nop
 8001a8e:	bd80      	pop	{r7, pc}
 8001a90:	2000047c 	.word	0x2000047c
 8001a94:	40006400 	.word	0x40006400

08001a98 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001a98:	b580      	push	{r7, lr}
 8001a9a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001a9c:	4b1b      	ldr	r3, [pc, #108]	@ (8001b0c <MX_I2C1_Init+0x74>)
 8001a9e:	4a1c      	ldr	r2, [pc, #112]	@ (8001b10 <MX_I2C1_Init+0x78>)
 8001aa0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x0060E9FF;
 8001aa2:	4b1a      	ldr	r3, [pc, #104]	@ (8001b0c <MX_I2C1_Init+0x74>)
 8001aa4:	4a1b      	ldr	r2, [pc, #108]	@ (8001b14 <MX_I2C1_Init+0x7c>)
 8001aa6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001aa8:	4b18      	ldr	r3, [pc, #96]	@ (8001b0c <MX_I2C1_Init+0x74>)
 8001aaa:	2200      	movs	r2, #0
 8001aac:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001aae:	4b17      	ldr	r3, [pc, #92]	@ (8001b0c <MX_I2C1_Init+0x74>)
 8001ab0:	2201      	movs	r2, #1
 8001ab2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001ab4:	4b15      	ldr	r3, [pc, #84]	@ (8001b0c <MX_I2C1_Init+0x74>)
 8001ab6:	2200      	movs	r2, #0
 8001ab8:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8001aba:	4b14      	ldr	r3, [pc, #80]	@ (8001b0c <MX_I2C1_Init+0x74>)
 8001abc:	2200      	movs	r2, #0
 8001abe:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001ac0:	4b12      	ldr	r3, [pc, #72]	@ (8001b0c <MX_I2C1_Init+0x74>)
 8001ac2:	2200      	movs	r2, #0
 8001ac4:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001ac6:	4b11      	ldr	r3, [pc, #68]	@ (8001b0c <MX_I2C1_Init+0x74>)
 8001ac8:	2200      	movs	r2, #0
 8001aca:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001acc:	4b0f      	ldr	r3, [pc, #60]	@ (8001b0c <MX_I2C1_Init+0x74>)
 8001ace:	2200      	movs	r2, #0
 8001ad0:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001ad2:	480e      	ldr	r0, [pc, #56]	@ (8001b0c <MX_I2C1_Init+0x74>)
 8001ad4:	f002 ff79 	bl	80049ca <HAL_I2C_Init>
 8001ad8:	4603      	mov	r3, r0
 8001ada:	2b00      	cmp	r3, #0
 8001adc:	d001      	beq.n	8001ae2 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8001ade:	f000 f963 	bl	8001da8 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001ae2:	2100      	movs	r1, #0
 8001ae4:	4809      	ldr	r0, [pc, #36]	@ (8001b0c <MX_I2C1_Init+0x74>)
 8001ae6:	f003 fb3d 	bl	8005164 <HAL_I2CEx_ConfigAnalogFilter>
 8001aea:	4603      	mov	r3, r0
 8001aec:	2b00      	cmp	r3, #0
 8001aee:	d001      	beq.n	8001af4 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8001af0:	f000 f95a 	bl	8001da8 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001af4:	2100      	movs	r1, #0
 8001af6:	4805      	ldr	r0, [pc, #20]	@ (8001b0c <MX_I2C1_Init+0x74>)
 8001af8:	f003 fb7f 	bl	80051fa <HAL_I2CEx_ConfigDigitalFilter>
 8001afc:	4603      	mov	r3, r0
 8001afe:	2b00      	cmp	r3, #0
 8001b00:	d001      	beq.n	8001b06 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8001b02:	f000 f951 	bl	8001da8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001b06:	bf00      	nop
 8001b08:	bd80      	pop	{r7, pc}
 8001b0a:	bf00      	nop
 8001b0c:	200004a4 	.word	0x200004a4
 8001b10:	40005400 	.word	0x40005400
 8001b14:	0060e9ff 	.word	0x0060e9ff

08001b18 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001b18:	b580      	push	{r7, lr}
 8001b1a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001b1c:	4b18      	ldr	r3, [pc, #96]	@ (8001b80 <MX_SPI1_Init+0x68>)
 8001b1e:	4a19      	ldr	r2, [pc, #100]	@ (8001b84 <MX_SPI1_Init+0x6c>)
 8001b20:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_SLAVE;
 8001b22:	4b17      	ldr	r3, [pc, #92]	@ (8001b80 <MX_SPI1_Init+0x68>)
 8001b24:	2200      	movs	r2, #0
 8001b26:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001b28:	4b15      	ldr	r3, [pc, #84]	@ (8001b80 <MX_SPI1_Init+0x68>)
 8001b2a:	2200      	movs	r2, #0
 8001b2c:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001b2e:	4b14      	ldr	r3, [pc, #80]	@ (8001b80 <MX_SPI1_Init+0x68>)
 8001b30:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8001b34:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001b36:	4b12      	ldr	r3, [pc, #72]	@ (8001b80 <MX_SPI1_Init+0x68>)
 8001b38:	2200      	movs	r2, #0
 8001b3a:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001b3c:	4b10      	ldr	r3, [pc, #64]	@ (8001b80 <MX_SPI1_Init+0x68>)
 8001b3e:	2200      	movs	r2, #0
 8001b40:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_HARD_INPUT;
 8001b42:	4b0f      	ldr	r3, [pc, #60]	@ (8001b80 <MX_SPI1_Init+0x68>)
 8001b44:	2200      	movs	r2, #0
 8001b46:	619a      	str	r2, [r3, #24]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001b48:	4b0d      	ldr	r3, [pc, #52]	@ (8001b80 <MX_SPI1_Init+0x68>)
 8001b4a:	2200      	movs	r2, #0
 8001b4c:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001b4e:	4b0c      	ldr	r3, [pc, #48]	@ (8001b80 <MX_SPI1_Init+0x68>)
 8001b50:	2200      	movs	r2, #0
 8001b52:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001b54:	4b0a      	ldr	r3, [pc, #40]	@ (8001b80 <MX_SPI1_Init+0x68>)
 8001b56:	2200      	movs	r2, #0
 8001b58:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8001b5a:	4b09      	ldr	r3, [pc, #36]	@ (8001b80 <MX_SPI1_Init+0x68>)
 8001b5c:	2207      	movs	r2, #7
 8001b5e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001b60:	4b07      	ldr	r3, [pc, #28]	@ (8001b80 <MX_SPI1_Init+0x68>)
 8001b62:	2200      	movs	r2, #0
 8001b64:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8001b66:	4b06      	ldr	r3, [pc, #24]	@ (8001b80 <MX_SPI1_Init+0x68>)
 8001b68:	2200      	movs	r2, #0
 8001b6a:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001b6c:	4804      	ldr	r0, [pc, #16]	@ (8001b80 <MX_SPI1_Init+0x68>)
 8001b6e:	f004 fd31 	bl	80065d4 <HAL_SPI_Init>
 8001b72:	4603      	mov	r3, r0
 8001b74:	2b00      	cmp	r3, #0
 8001b76:	d001      	beq.n	8001b7c <MX_SPI1_Init+0x64>
  {
    Error_Handler();
 8001b78:	f000 f916 	bl	8001da8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001b7c:	bf00      	nop
 8001b7e:	bd80      	pop	{r7, pc}
 8001b80:	200004f8 	.word	0x200004f8
 8001b84:	40013000 	.word	0x40013000

08001b88 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001b88:	b580      	push	{r7, lr}
 8001b8a:	b082      	sub	sp, #8
 8001b8c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001b8e:	4b10      	ldr	r3, [pc, #64]	@ (8001bd0 <MX_DMA_Init+0x48>)
 8001b90:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001b92:	4a0f      	ldr	r2, [pc, #60]	@ (8001bd0 <MX_DMA_Init+0x48>)
 8001b94:	f043 0301 	orr.w	r3, r3, #1
 8001b98:	6493      	str	r3, [r2, #72]	@ 0x48
 8001b9a:	4b0d      	ldr	r3, [pc, #52]	@ (8001bd0 <MX_DMA_Init+0x48>)
 8001b9c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001b9e:	f003 0301 	and.w	r3, r3, #1
 8001ba2:	607b      	str	r3, [r7, #4]
 8001ba4:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8001ba6:	2200      	movs	r2, #0
 8001ba8:	2100      	movs	r1, #0
 8001baa:	200c      	movs	r0, #12
 8001bac:	f002 fa93 	bl	80040d6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8001bb0:	200c      	movs	r0, #12
 8001bb2:	f002 faac 	bl	800410e <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 8001bb6:	2200      	movs	r2, #0
 8001bb8:	2100      	movs	r1, #0
 8001bba:	200d      	movs	r0, #13
 8001bbc:	f002 fa8b 	bl	80040d6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8001bc0:	200d      	movs	r0, #13
 8001bc2:	f002 faa4 	bl	800410e <HAL_NVIC_EnableIRQ>

}
 8001bc6:	bf00      	nop
 8001bc8:	3708      	adds	r7, #8
 8001bca:	46bd      	mov	sp, r7
 8001bcc:	bd80      	pop	{r7, pc}
 8001bce:	bf00      	nop
 8001bd0:	40021000 	.word	0x40021000

08001bd4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001bd4:	b580      	push	{r7, lr}
 8001bd6:	b08a      	sub	sp, #40	@ 0x28
 8001bd8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bda:	f107 0314 	add.w	r3, r7, #20
 8001bde:	2200      	movs	r2, #0
 8001be0:	601a      	str	r2, [r3, #0]
 8001be2:	605a      	str	r2, [r3, #4]
 8001be4:	609a      	str	r2, [r3, #8]
 8001be6:	60da      	str	r2, [r3, #12]
 8001be8:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001bea:	4b6a      	ldr	r3, [pc, #424]	@ (8001d94 <MX_GPIO_Init+0x1c0>)
 8001bec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001bee:	4a69      	ldr	r2, [pc, #420]	@ (8001d94 <MX_GPIO_Init+0x1c0>)
 8001bf0:	f043 0304 	orr.w	r3, r3, #4
 8001bf4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001bf6:	4b67      	ldr	r3, [pc, #412]	@ (8001d94 <MX_GPIO_Init+0x1c0>)
 8001bf8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001bfa:	f003 0304 	and.w	r3, r3, #4
 8001bfe:	613b      	str	r3, [r7, #16]
 8001c00:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001c02:	4b64      	ldr	r3, [pc, #400]	@ (8001d94 <MX_GPIO_Init+0x1c0>)
 8001c04:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c06:	4a63      	ldr	r2, [pc, #396]	@ (8001d94 <MX_GPIO_Init+0x1c0>)
 8001c08:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001c0c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001c0e:	4b61      	ldr	r3, [pc, #388]	@ (8001d94 <MX_GPIO_Init+0x1c0>)
 8001c10:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c12:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001c16:	60fb      	str	r3, [r7, #12]
 8001c18:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c1a:	4b5e      	ldr	r3, [pc, #376]	@ (8001d94 <MX_GPIO_Init+0x1c0>)
 8001c1c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c1e:	4a5d      	ldr	r2, [pc, #372]	@ (8001d94 <MX_GPIO_Init+0x1c0>)
 8001c20:	f043 0301 	orr.w	r3, r3, #1
 8001c24:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001c26:	4b5b      	ldr	r3, [pc, #364]	@ (8001d94 <MX_GPIO_Init+0x1c0>)
 8001c28:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c2a:	f003 0301 	and.w	r3, r3, #1
 8001c2e:	60bb      	str	r3, [r7, #8]
 8001c30:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c32:	4b58      	ldr	r3, [pc, #352]	@ (8001d94 <MX_GPIO_Init+0x1c0>)
 8001c34:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c36:	4a57      	ldr	r2, [pc, #348]	@ (8001d94 <MX_GPIO_Init+0x1c0>)
 8001c38:	f043 0302 	orr.w	r3, r3, #2
 8001c3c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001c3e:	4b55      	ldr	r3, [pc, #340]	@ (8001d94 <MX_GPIO_Init+0x1c0>)
 8001c40:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c42:	f003 0302 	and.w	r3, r3, #2
 8001c46:	607b      	str	r3, [r7, #4]
 8001c48:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001c4a:	4b52      	ldr	r3, [pc, #328]	@ (8001d94 <MX_GPIO_Init+0x1c0>)
 8001c4c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c4e:	4a51      	ldr	r2, [pc, #324]	@ (8001d94 <MX_GPIO_Init+0x1c0>)
 8001c50:	f043 0308 	orr.w	r3, r3, #8
 8001c54:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001c56:	4b4f      	ldr	r3, [pc, #316]	@ (8001d94 <MX_GPIO_Init+0x1c0>)
 8001c58:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c5a:	f003 0308 	and.w	r3, r3, #8
 8001c5e:	603b      	str	r3, [r7, #0]
 8001c60:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, ESC_P3V3_IO_SEL_Pin|ESC_P5V_SEL_Pin|ESC_P3V3_A_SEL_Pin|USER_BTN_Pin
 8001c62:	2200      	movs	r2, #0
 8001c64:	f44f 4176 	mov.w	r1, #62976	@ 0xf600
 8001c68:	484b      	ldr	r0, [pc, #300]	@ (8001d98 <MX_GPIO_Init+0x1c4>)
 8001c6a:	f002 fe73 	bl	8004954 <HAL_GPIO_WritePin>
                          |USER_LED_Pin|SHUTDOWN_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOH, ESC_PVMAIN_SEL_Pin|ESC_P10V_SEL_Pin, GPIO_PIN_RESET);
 8001c6e:	2200      	movs	r2, #0
 8001c70:	2103      	movs	r1, #3
 8001c72:	484a      	ldr	r0, [pc, #296]	@ (8001d9c <MX_GPIO_Init+0x1c8>)
 8001c74:	f002 fe6e 	bl	8004954 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, ESC_SWDIO_SEL_Pin|ESC_P1V2_SEL_Pin|ESC_SWCLK_SEL_Pin|ESC_CAN_N_SEL_Pin
 8001c78:	2200      	movs	r2, #0
 8001c7a:	f24f 4184 	movw	r1, #62596	@ 0xf484
 8001c7e:	4848      	ldr	r0, [pc, #288]	@ (8001da0 <MX_GPIO_Init+0x1cc>)
 8001c80:	f002 fe68 	bl	8004954 <HAL_GPIO_WritePin>
                          |ESC_CAN_P_SEL_Pin|EN_1V2_Pin|ESC_P1V8_SEL_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ESC_PWR_SEL_GPIO_Port, ESC_PWR_SEL_Pin, GPIO_PIN_RESET);
 8001c84:	2200      	movs	r2, #0
 8001c86:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001c8a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001c8e:	f002 fe61 	bl	8004954 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI_INT_GPIO_Port, SPI_INT_Pin, GPIO_PIN_RESET);
 8001c92:	2200      	movs	r2, #0
 8001c94:	2104      	movs	r1, #4
 8001c96:	4843      	ldr	r0, [pc, #268]	@ (8001da4 <MX_GPIO_Init+0x1d0>)
 8001c98:	f002 fe5c 	bl	8004954 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : ESC_P3V3_IO_SEL_Pin ESC_P5V_SEL_Pin ESC_P3V3_A_SEL_Pin USER_BTN_Pin
                           USER_LED_Pin SHUTDOWN_Pin */
  GPIO_InitStruct.Pin = ESC_P3V3_IO_SEL_Pin|ESC_P5V_SEL_Pin|ESC_P3V3_A_SEL_Pin|USER_BTN_Pin
 8001c9c:	f44f 4376 	mov.w	r3, #62976	@ 0xf600
 8001ca0:	617b      	str	r3, [r7, #20]
                          |USER_LED_Pin|SHUTDOWN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ca2:	2301      	movs	r3, #1
 8001ca4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ca6:	2300      	movs	r3, #0
 8001ca8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001caa:	2300      	movs	r3, #0
 8001cac:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001cae:	f107 0314 	add.w	r3, r7, #20
 8001cb2:	4619      	mov	r1, r3
 8001cb4:	4838      	ldr	r0, [pc, #224]	@ (8001d98 <MX_GPIO_Init+0x1c4>)
 8001cb6:	f002 fcbb 	bl	8004630 <HAL_GPIO_Init>

  /*Configure GPIO pins : ESC_PVMAIN_SEL_Pin ESC_P10V_SEL_Pin */
  GPIO_InitStruct.Pin = ESC_PVMAIN_SEL_Pin|ESC_P10V_SEL_Pin;
 8001cba:	2303      	movs	r3, #3
 8001cbc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001cbe:	2301      	movs	r3, #1
 8001cc0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cc2:	2300      	movs	r3, #0
 8001cc4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cc6:	2300      	movs	r3, #0
 8001cc8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8001cca:	f107 0314 	add.w	r3, r7, #20
 8001cce:	4619      	mov	r1, r3
 8001cd0:	4832      	ldr	r0, [pc, #200]	@ (8001d9c <MX_GPIO_Init+0x1c8>)
 8001cd2:	f002 fcad 	bl	8004630 <HAL_GPIO_Init>

  /*Configure GPIO pins : ESC_SWDIO_SEL_Pin ESC_P1V2_SEL_Pin ESC_SWCLK_SEL_Pin ESC_CAN_N_SEL_Pin
                           ESC_CAN_P_SEL_Pin EN_1V2_Pin ESC_P1V8_SEL_Pin */
  GPIO_InitStruct.Pin = ESC_SWDIO_SEL_Pin|ESC_P1V2_SEL_Pin|ESC_SWCLK_SEL_Pin|ESC_CAN_N_SEL_Pin
 8001cd6:	f24f 4384 	movw	r3, #62596	@ 0xf484
 8001cda:	617b      	str	r3, [r7, #20]
                          |ESC_CAN_P_SEL_Pin|EN_1V2_Pin|ESC_P1V8_SEL_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001cdc:	2301      	movs	r3, #1
 8001cde:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ce0:	2300      	movs	r3, #0
 8001ce2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ce4:	2300      	movs	r3, #0
 8001ce6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ce8:	f107 0314 	add.w	r3, r7, #20
 8001cec:	4619      	mov	r1, r3
 8001cee:	482c      	ldr	r0, [pc, #176]	@ (8001da0 <MX_GPIO_Init+0x1cc>)
 8001cf0:	f002 fc9e 	bl	8004630 <HAL_GPIO_Init>

  /*Configure GPIO pin : ESC_PWR_SEL_Pin */
  GPIO_InitStruct.Pin = ESC_PWR_SEL_Pin;
 8001cf4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001cf8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001cfa:	2301      	movs	r3, #1
 8001cfc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cfe:	2300      	movs	r3, #0
 8001d00:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d02:	2300      	movs	r3, #0
 8001d04:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(ESC_PWR_SEL_GPIO_Port, &GPIO_InitStruct);
 8001d06:	f107 0314 	add.w	r3, r7, #20
 8001d0a:	4619      	mov	r1, r3
 8001d0c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001d10:	f002 fc8e 	bl	8004630 <HAL_GPIO_Init>

  /*Configure GPIO pin : START_BUTTON_Pin */
  GPIO_InitStruct.Pin = START_BUTTON_Pin;
 8001d14:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8001d18:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001d1a:	2300      	movs	r3, #0
 8001d1c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d1e:	2300      	movs	r3, #0
 8001d20:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(START_BUTTON_GPIO_Port, &GPIO_InitStruct);
 8001d22:	f107 0314 	add.w	r3, r7, #20
 8001d26:	4619      	mov	r1, r3
 8001d28:	481b      	ldr	r0, [pc, #108]	@ (8001d98 <MX_GPIO_Init+0x1c4>)
 8001d2a:	f002 fc81 	bl	8004630 <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI_INT_Pin */
  GPIO_InitStruct.Pin = SPI_INT_Pin;
 8001d2e:	2304      	movs	r3, #4
 8001d30:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d32:	2301      	movs	r3, #1
 8001d34:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d36:	2300      	movs	r3, #0
 8001d38:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d3a:	2300      	movs	r3, #0
 8001d3c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SPI_INT_GPIO_Port, &GPIO_InitStruct);
 8001d3e:	f107 0314 	add.w	r3, r7, #20
 8001d42:	4619      	mov	r1, r3
 8001d44:	4817      	ldr	r0, [pc, #92]	@ (8001da4 <MX_GPIO_Init+0x1d0>)
 8001d46:	f002 fc73 	bl	8004630 <HAL_GPIO_Init>

  /*Configure GPIO pin : ESC_DET_Pin */
  GPIO_InitStruct.Pin = ESC_DET_Pin;
 8001d4a:	2310      	movs	r3, #16
 8001d4c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001d4e:	2300      	movs	r3, #0
 8001d50:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d52:	2300      	movs	r3, #0
 8001d54:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ESC_DET_GPIO_Port, &GPIO_InitStruct);
 8001d56:	f107 0314 	add.w	r3, r7, #20
 8001d5a:	4619      	mov	r1, r3
 8001d5c:	4810      	ldr	r0, [pc, #64]	@ (8001da0 <MX_GPIO_Init+0x1cc>)
 8001d5e:	f002 fc67 	bl	8004630 <HAL_GPIO_Init>

  /*Configure GPIO pins : OVER_TEMP_Pin OVER_CURRENT_Pin */
  GPIO_InitStruct.Pin = OVER_TEMP_Pin|OVER_CURRENT_Pin;
 8001d62:	2360      	movs	r3, #96	@ 0x60
 8001d64:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001d66:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001d6a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d6c:	2300      	movs	r3, #0
 8001d6e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d70:	f107 0314 	add.w	r3, r7, #20
 8001d74:	4619      	mov	r1, r3
 8001d76:	480a      	ldr	r0, [pc, #40]	@ (8001da0 <MX_GPIO_Init+0x1cc>)
 8001d78:	f002 fc5a 	bl	8004630 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8001d7c:	2200      	movs	r2, #0
 8001d7e:	2100      	movs	r1, #0
 8001d80:	2017      	movs	r0, #23
 8001d82:	f002 f9a8 	bl	80040d6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001d86:	2017      	movs	r0, #23
 8001d88:	f002 f9c1 	bl	800410e <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001d8c:	bf00      	nop
 8001d8e:	3728      	adds	r7, #40	@ 0x28
 8001d90:	46bd      	mov	sp, r7
 8001d92:	bd80      	pop	{r7, pc}
 8001d94:	40021000 	.word	0x40021000
 8001d98:	48000800 	.word	0x48000800
 8001d9c:	48001c00 	.word	0x48001c00
 8001da0:	48000400 	.word	0x48000400
 8001da4:	48000c00 	.word	0x48000c00

08001da8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001da8:	b480      	push	{r7}
 8001daa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001dac:	b672      	cpsid	i
}
 8001dae:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001db0:	bf00      	nop
 8001db2:	e7fd      	b.n	8001db0 <Error_Handler+0x8>

08001db4 <link_init>:
    Initializes RPi SPI link
    @param spi: Pointer to initialized SPI_HandleTypeDef
    @param packet_recieved: Pointer to boolean flag set when packet is recieved
    @param config: Pointer to current config_t struct
*/
void link_init(SPI_HandleTypeDef *spi, bool* packet_recieved, config_t* config) {
 8001db4:	b580      	push	{r7, lr}
 8001db6:	b084      	sub	sp, #16
 8001db8:	af00      	add	r7, sp, #0
 8001dba:	60f8      	str	r0, [r7, #12]
 8001dbc:	60b9      	str	r1, [r7, #8]
 8001dbe:	607a      	str	r2, [r7, #4]
	h_config = config;
 8001dc0:	4a10      	ldr	r2, [pc, #64]	@ (8001e04 <link_init+0x50>)
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	6013      	str	r3, [r2, #0]
    h_spi = spi;
 8001dc6:	4a10      	ldr	r2, [pc, #64]	@ (8001e08 <link_init+0x54>)
 8001dc8:	68fb      	ldr	r3, [r7, #12]
 8001dca:	6013      	str	r3, [r2, #0]
    h_packet_recieved = packet_recieved;
 8001dcc:	4a0f      	ldr	r2, [pc, #60]	@ (8001e0c <link_init+0x58>)
 8001dce:	68bb      	ldr	r3, [r7, #8]
 8001dd0:	6013      	str	r3, [r2, #0]

    memset(spi_tx_buf, 0, BUFFER_SIZE);
 8001dd2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001dd6:	2100      	movs	r1, #0
 8001dd8:	480d      	ldr	r0, [pc, #52]	@ (8001e10 <link_init+0x5c>)
 8001dda:	f006 f9dd 	bl	8008198 <memset>
    memset(spi_rx_buf, 0, BUFFER_SIZE);
 8001dde:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001de2:	2100      	movs	r1, #0
 8001de4:	480b      	ldr	r0, [pc, #44]	@ (8001e14 <link_init+0x60>)
 8001de6:	f006 f9d7 	bl	8008198 <memset>
    memset(rx_copy_buffer, 0, BUFFER_SIZE);
 8001dea:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001dee:	2100      	movs	r1, #0
 8001df0:	4809      	ldr	r0, [pc, #36]	@ (8001e18 <link_init+0x64>)
 8001df2:	f006 f9d1 	bl	8008198 <memset>

    start_listening();
 8001df6:	f000 f877 	bl	8001ee8 <start_listening>
}
 8001dfa:	bf00      	nop
 8001dfc:	3710      	adds	r7, #16
 8001dfe:	46bd      	mov	sp, r7
 8001e00:	bd80      	pop	{r7, pc}
 8001e02:	bf00      	nop
 8001e04:	200011f4 	.word	0x200011f4
 8001e08:	200011ec 	.word	0x200011ec
 8001e0c:	200011f0 	.word	0x200011f0
 8001e10:	200005ec 	.word	0x200005ec
 8001e14:	200009ec 	.word	0x200009ec
 8001e18:	20000dec 	.word	0x20000dec

08001e1c <rpi_send_debug_info>:
/*
    Sends debug information to RPi
    @param data: Pointer to debug data
    @param length: Length of debug data
*/
void rpi_send_debug_info(const uint8_t* data, uint16_t length) {
 8001e1c:	b580      	push	{r7, lr}
 8001e1e:	b082      	sub	sp, #8
 8001e20:	af00      	add	r7, sp, #0
 8001e22:	6078      	str	r0, [r7, #4]
 8001e24:	460b      	mov	r3, r1
 8001e26:	807b      	strh	r3, [r7, #2]
    send_packet_to_pi(DEBUG_INFO, data, length);
 8001e28:	887b      	ldrh	r3, [r7, #2]
 8001e2a:	461a      	mov	r2, r3
 8001e2c:	6879      	ldr	r1, [r7, #4]
 8001e2e:	2082      	movs	r0, #130	@ 0x82
 8001e30:	f000 f872 	bl	8001f18 <send_packet_to_pi>
}
 8001e34:	bf00      	nop
 8001e36:	3708      	adds	r7, #8
 8001e38:	46bd      	mov	sp, r7
 8001e3a:	bd80      	pop	{r7, pc}

08001e3c <rpi_press_power_button>:

/*
    Simulates pressing the RPi power button to turn it on or off
*/
void rpi_press_power_button(void) {
 8001e3c:	b580      	push	{r7, lr}
 8001e3e:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(SHUTDOWN_GPIO_Port, SHUTDOWN_Pin, GPIO_PIN_RESET);
 8001e40:	2200      	movs	r2, #0
 8001e42:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001e46:	4807      	ldr	r0, [pc, #28]	@ (8001e64 <rpi_press_power_button+0x28>)
 8001e48:	f002 fd84 	bl	8004954 <HAL_GPIO_WritePin>
    HAL_Delay(300);
 8001e4c:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 8001e50:	f000 fcac 	bl	80027ac <HAL_Delay>
    HAL_GPIO_WritePin(SHUTDOWN_GPIO_Port, SHUTDOWN_Pin, GPIO_PIN_SET);
 8001e54:	2201      	movs	r2, #1
 8001e56:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001e5a:	4802      	ldr	r0, [pc, #8]	@ (8001e64 <rpi_press_power_button+0x28>)
 8001e5c:	f002 fd7a 	bl	8004954 <HAL_GPIO_WritePin>
}
 8001e60:	bf00      	nop
 8001e62:	bd80      	pop	{r7, pc}
 8001e64:	48000800 	.word	0x48000800

08001e68 <rpi_is_awake>:

/*
    Pings the RPi to check if it is awake
    @return bool: true if RPi responded, false otherwise
*/
bool rpi_is_awake(void) {
 8001e68:	b580      	push	{r7, lr}
 8001e6a:	b082      	sub	sp, #8
 8001e6c:	af00      	add	r7, sp, #0
	const char* text = "ping";
 8001e6e:	4b10      	ldr	r3, [pc, #64]	@ (8001eb0 <rpi_is_awake+0x48>)
 8001e70:	607b      	str	r3, [r7, #4]
	send_packet_to_pi(PING, (const uint8_t*)text, strlen(text));
 8001e72:	6878      	ldr	r0, [r7, #4]
 8001e74:	f7fe fa0c 	bl	8000290 <strlen>
 8001e78:	4603      	mov	r3, r0
 8001e7a:	b29b      	uxth	r3, r3
 8001e7c:	461a      	mov	r2, r3
 8001e7e:	6879      	ldr	r1, [r7, #4]
 8001e80:	2080      	movs	r0, #128	@ 0x80
 8001e82:	f000 f849 	bl	8001f18 <send_packet_to_pi>
	HAL_Delay(10);
 8001e86:	200a      	movs	r0, #10
 8001e88:	f000 fc90 	bl	80027ac <HAL_Delay>
	if (*h_packet_recieved) {
 8001e8c:	4b09      	ldr	r3, [pc, #36]	@ (8001eb4 <rpi_is_awake+0x4c>)
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	781b      	ldrb	r3, [r3, #0]
 8001e92:	b2db      	uxtb	r3, r3
 8001e94:	2b00      	cmp	r3, #0
 8001e96:	d005      	beq.n	8001ea4 <rpi_is_awake+0x3c>
		*h_packet_recieved = false;
 8001e98:	4b06      	ldr	r3, [pc, #24]	@ (8001eb4 <rpi_is_awake+0x4c>)
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	2200      	movs	r2, #0
 8001e9e:	701a      	strb	r2, [r3, #0]
		return true;
 8001ea0:	2301      	movs	r3, #1
 8001ea2:	e000      	b.n	8001ea6 <rpi_is_awake+0x3e>
	}
	return false;
 8001ea4:	2300      	movs	r3, #0
}
 8001ea6:	4618      	mov	r0, r3
 8001ea8:	3708      	adds	r7, #8
 8001eaa:	46bd      	mov	sp, r7
 8001eac:	bd80      	pop	{r7, pc}
 8001eae:	bf00      	nop
 8001eb0:	0800a4d0 	.word	0x0800a4d0
 8001eb4:	200011f0 	.word	0x200011f0

08001eb8 <spi_int_assert>:
// Private

/*
    Asserts the SPI interrupt line to notify RPi of incoming data
*/
void spi_int_assert(void) {
 8001eb8:	b580      	push	{r7, lr}
 8001eba:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(SPI_INT_GPIO_Port, SPI_INT_Pin, GPIO_PIN_SET);
 8001ebc:	2201      	movs	r2, #1
 8001ebe:	2104      	movs	r1, #4
 8001ec0:	4802      	ldr	r0, [pc, #8]	@ (8001ecc <spi_int_assert+0x14>)
 8001ec2:	f002 fd47 	bl	8004954 <HAL_GPIO_WritePin>
}
 8001ec6:	bf00      	nop
 8001ec8:	bd80      	pop	{r7, pc}
 8001eca:	bf00      	nop
 8001ecc:	48000c00 	.word	0x48000c00

08001ed0 <spi_int_deassert>:

/*
    Deasserts the SPI interrupt line
*/
void spi_int_deassert(void) {
 8001ed0:	b580      	push	{r7, lr}
 8001ed2:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(SPI_INT_GPIO_Port, SPI_INT_Pin, GPIO_PIN_RESET);
 8001ed4:	2200      	movs	r2, #0
 8001ed6:	2104      	movs	r1, #4
 8001ed8:	4802      	ldr	r0, [pc, #8]	@ (8001ee4 <spi_int_deassert+0x14>)
 8001eda:	f002 fd3b 	bl	8004954 <HAL_GPIO_WritePin>
}
 8001ede:	bf00      	nop
 8001ee0:	bd80      	pop	{r7, pc}
 8001ee2:	bf00      	nop
 8001ee4:	48000c00 	.word	0x48000c00

08001ee8 <start_listening>:

/*
    Starts listening for incoming SPI data from RPi using DMA (Non-blocki)
*/
void start_listening(void) {
 8001ee8:	b580      	push	{r7, lr}
 8001eea:	af00      	add	r7, sp, #0
	while (HAL_SPI_TransmitReceive_DMA(h_spi, spi_tx_buf, spi_rx_buf, BUFFER_SIZE) != HAL_OK) {}
 8001eec:	bf00      	nop
 8001eee:	4b07      	ldr	r3, [pc, #28]	@ (8001f0c <start_listening+0x24>)
 8001ef0:	6818      	ldr	r0, [r3, #0]
 8001ef2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001ef6:	4a06      	ldr	r2, [pc, #24]	@ (8001f10 <start_listening+0x28>)
 8001ef8:	4906      	ldr	r1, [pc, #24]	@ (8001f14 <start_listening+0x2c>)
 8001efa:	f004 fc0f 	bl	800671c <HAL_SPI_TransmitReceive_DMA>
 8001efe:	4603      	mov	r3, r0
 8001f00:	2b00      	cmp	r3, #0
 8001f02:	d1f4      	bne.n	8001eee <start_listening+0x6>
}
 8001f04:	bf00      	nop
 8001f06:	bf00      	nop
 8001f08:	bd80      	pop	{r7, pc}
 8001f0a:	bf00      	nop
 8001f0c:	200011ec 	.word	0x200011ec
 8001f10:	200009ec 	.word	0x200009ec
 8001f14:	200005ec 	.word	0x200005ec

08001f18 <send_packet_to_pi>:
    Sends packet to RPi over SPI
    @param command: Command type to send
    @param payload: Pointer to payload data
    @param length: Length of payload data
*/
void send_packet_to_pi(tx_commands_t command, const uint8_t* payload, uint16_t length) {
 8001f18:	b580      	push	{r7, lr}
 8001f1a:	b082      	sub	sp, #8
 8001f1c:	af00      	add	r7, sp, #0
 8001f1e:	4603      	mov	r3, r0
 8001f20:	6039      	str	r1, [r7, #0]
 8001f22:	71fb      	strb	r3, [r7, #7]
 8001f24:	4613      	mov	r3, r2
 8001f26:	80bb      	strh	r3, [r7, #4]
    if ((length + 3) > BUFFER_SIZE) {
 8001f28:	88bb      	ldrh	r3, [r7, #4]
 8001f2a:	f240 32fd 	movw	r2, #1021	@ 0x3fd
 8001f2e:	4293      	cmp	r3, r2
 8001f30:	d902      	bls.n	8001f38 <send_packet_to_pi+0x20>
       Error_Handler();
 8001f32:	f7ff ff39 	bl	8001da8 <Error_Handler>
       return;
 8001f36:	e014      	b.n	8001f62 <send_packet_to_pi+0x4a>
    }

    spi_tx_buf[0] = command;
 8001f38:	4a0b      	ldr	r2, [pc, #44]	@ (8001f68 <send_packet_to_pi+0x50>)
 8001f3a:	79fb      	ldrb	r3, [r7, #7]
 8001f3c:	7013      	strb	r3, [r2, #0]
    spi_tx_buf[1] = (length >> 8) & 0xFF;
 8001f3e:	88bb      	ldrh	r3, [r7, #4]
 8001f40:	0a1b      	lsrs	r3, r3, #8
 8001f42:	b29b      	uxth	r3, r3
 8001f44:	b2da      	uxtb	r2, r3
 8001f46:	4b08      	ldr	r3, [pc, #32]	@ (8001f68 <send_packet_to_pi+0x50>)
 8001f48:	705a      	strb	r2, [r3, #1]
    spi_tx_buf[2] = length & 0xFF;
 8001f4a:	88bb      	ldrh	r3, [r7, #4]
 8001f4c:	b2da      	uxtb	r2, r3
 8001f4e:	4b06      	ldr	r3, [pc, #24]	@ (8001f68 <send_packet_to_pi+0x50>)
 8001f50:	709a      	strb	r2, [r3, #2]


    memcpy(&spi_tx_buf[3], payload, length);
 8001f52:	88bb      	ldrh	r3, [r7, #4]
 8001f54:	461a      	mov	r2, r3
 8001f56:	6839      	ldr	r1, [r7, #0]
 8001f58:	4804      	ldr	r0, [pc, #16]	@ (8001f6c <send_packet_to_pi+0x54>)
 8001f5a:	f006 f9be 	bl	80082da <memcpy>

    spi_int_assert();
 8001f5e:	f7ff ffab 	bl	8001eb8 <spi_int_assert>
}
 8001f62:	3708      	adds	r7, #8
 8001f64:	46bd      	mov	sp, r7
 8001f66:	bd80      	pop	{r7, pc}
 8001f68:	200005ec 	.word	0x200005ec
 8001f6c:	200005ef 	.word	0x200005ef

08001f70 <HAL_SPI_TxRxCpltCallback>:

// STM32 HAL_SPI CALLBACKS
void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *spi) {
 8001f70:	b580      	push	{r7, lr}
 8001f72:	b082      	sub	sp, #8
 8001f74:	af00      	add	r7, sp, #0
 8001f76:	6078      	str	r0, [r7, #4]
	spi_int_deassert();
 8001f78:	f7ff ffaa 	bl	8001ed0 <spi_int_deassert>
	*h_packet_recieved = true;
 8001f7c:	4b08      	ldr	r3, [pc, #32]	@ (8001fa0 <HAL_SPI_TxRxCpltCallback+0x30>)
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	2201      	movs	r2, #1
 8001f82:	701a      	strb	r2, [r3, #0]
	memcpy(rx_copy_buffer, spi_rx_buf, BUFFER_SIZE);
 8001f84:	4a07      	ldr	r2, [pc, #28]	@ (8001fa4 <HAL_SPI_TxRxCpltCallback+0x34>)
 8001f86:	4b08      	ldr	r3, [pc, #32]	@ (8001fa8 <HAL_SPI_TxRxCpltCallback+0x38>)
 8001f88:	4610      	mov	r0, r2
 8001f8a:	4619      	mov	r1, r3
 8001f8c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001f90:	461a      	mov	r2, r3
 8001f92:	f006 f9a2 	bl	80082da <memcpy>

}
 8001f96:	bf00      	nop
 8001f98:	3708      	adds	r7, #8
 8001f9a:	46bd      	mov	sp, r7
 8001f9c:	bd80      	pop	{r7, pc}
 8001f9e:	bf00      	nop
 8001fa0:	200011f0 	.word	0x200011f0
 8001fa4:	20000dec 	.word	0x20000dec
 8001fa8:	200009ec 	.word	0x200009ec

08001fac <HAL_SPI_ErrorCallback>:

void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi) {
 8001fac:	b580      	push	{r7, lr}
 8001fae:	b082      	sub	sp, #8
 8001fb0:	af00      	add	r7, sp, #0
 8001fb2:	6078      	str	r0, [r7, #4]
	HAL_SPI_Abort(hspi);
 8001fb4:	6878      	ldr	r0, [r7, #4]
 8001fb6:	f004 fd37 	bl	8006a28 <HAL_SPI_Abort>
	start_listening();
 8001fba:	f7ff ff95 	bl	8001ee8 <start_listening>
}
 8001fbe:	bf00      	nop
 8001fc0:	3708      	adds	r7, #8
 8001fc2:	46bd      	mov	sp, r7
 8001fc4:	bd80      	pop	{r7, pc}
	...

08001fc8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001fc8:	b480      	push	{r7}
 8001fca:	b083      	sub	sp, #12
 8001fcc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001fce:	4b0f      	ldr	r3, [pc, #60]	@ (800200c <HAL_MspInit+0x44>)
 8001fd0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001fd2:	4a0e      	ldr	r2, [pc, #56]	@ (800200c <HAL_MspInit+0x44>)
 8001fd4:	f043 0301 	orr.w	r3, r3, #1
 8001fd8:	6613      	str	r3, [r2, #96]	@ 0x60
 8001fda:	4b0c      	ldr	r3, [pc, #48]	@ (800200c <HAL_MspInit+0x44>)
 8001fdc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001fde:	f003 0301 	and.w	r3, r3, #1
 8001fe2:	607b      	str	r3, [r7, #4]
 8001fe4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001fe6:	4b09      	ldr	r3, [pc, #36]	@ (800200c <HAL_MspInit+0x44>)
 8001fe8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001fea:	4a08      	ldr	r2, [pc, #32]	@ (800200c <HAL_MspInit+0x44>)
 8001fec:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001ff0:	6593      	str	r3, [r2, #88]	@ 0x58
 8001ff2:	4b06      	ldr	r3, [pc, #24]	@ (800200c <HAL_MspInit+0x44>)
 8001ff4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ff6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001ffa:	603b      	str	r3, [r7, #0]
 8001ffc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001ffe:	bf00      	nop
 8002000:	370c      	adds	r7, #12
 8002002:	46bd      	mov	sp, r7
 8002004:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002008:	4770      	bx	lr
 800200a:	bf00      	nop
 800200c:	40021000 	.word	0x40021000

08002010 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002010:	b580      	push	{r7, lr}
 8002012:	b0a4      	sub	sp, #144	@ 0x90
 8002014:	af00      	add	r7, sp, #0
 8002016:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002018:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 800201c:	2200      	movs	r2, #0
 800201e:	601a      	str	r2, [r3, #0]
 8002020:	605a      	str	r2, [r3, #4]
 8002022:	609a      	str	r2, [r3, #8]
 8002024:	60da      	str	r2, [r3, #12]
 8002026:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002028:	f107 031c 	add.w	r3, r7, #28
 800202c:	2260      	movs	r2, #96	@ 0x60
 800202e:	2100      	movs	r1, #0
 8002030:	4618      	mov	r0, r3
 8002032:	f006 f8b1 	bl	8008198 <memset>
  if(hadc->Instance==ADC1)
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	4a40      	ldr	r2, [pc, #256]	@ (800213c <HAL_ADC_MspInit+0x12c>)
 800203c:	4293      	cmp	r3, r2
 800203e:	d179      	bne.n	8002134 <HAL_ADC_MspInit+0x124>

    /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8002040:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8002044:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 8002046:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800204a:	673b      	str	r3, [r7, #112]	@ 0x70
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 800204c:	2301      	movs	r3, #1
 800204e:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8002050:	2301      	movs	r3, #1
 8002052:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1N = 16;
 8002054:	2310      	movs	r3, #16
 8002056:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 8002058:	2307      	movs	r3, #7
 800205a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 800205c:	2302      	movs	r3, #2
 800205e:	633b      	str	r3, [r7, #48]	@ 0x30
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8002060:	2302      	movs	r3, #2
 8002062:	637b      	str	r3, [r7, #52]	@ 0x34
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 8002064:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002068:	63bb      	str	r3, [r7, #56]	@ 0x38
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800206a:	f107 031c 	add.w	r3, r7, #28
 800206e:	4618      	mov	r0, r3
 8002070:	f003 ff74 	bl	8005f5c <HAL_RCCEx_PeriphCLKConfig>
 8002074:	4603      	mov	r3, r0
 8002076:	2b00      	cmp	r3, #0
 8002078:	d001      	beq.n	800207e <HAL_ADC_MspInit+0x6e>
    {
      Error_Handler();
 800207a:	f7ff fe95 	bl	8001da8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 800207e:	4b30      	ldr	r3, [pc, #192]	@ (8002140 <HAL_ADC_MspInit+0x130>)
 8002080:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002082:	4a2f      	ldr	r2, [pc, #188]	@ (8002140 <HAL_ADC_MspInit+0x130>)
 8002084:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8002088:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800208a:	4b2d      	ldr	r3, [pc, #180]	@ (8002140 <HAL_ADC_MspInit+0x130>)
 800208c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800208e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002092:	61bb      	str	r3, [r7, #24]
 8002094:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002096:	4b2a      	ldr	r3, [pc, #168]	@ (8002140 <HAL_ADC_MspInit+0x130>)
 8002098:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800209a:	4a29      	ldr	r2, [pc, #164]	@ (8002140 <HAL_ADC_MspInit+0x130>)
 800209c:	f043 0304 	orr.w	r3, r3, #4
 80020a0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80020a2:	4b27      	ldr	r3, [pc, #156]	@ (8002140 <HAL_ADC_MspInit+0x130>)
 80020a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80020a6:	f003 0304 	and.w	r3, r3, #4
 80020aa:	617b      	str	r3, [r7, #20]
 80020ac:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80020ae:	4b24      	ldr	r3, [pc, #144]	@ (8002140 <HAL_ADC_MspInit+0x130>)
 80020b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80020b2:	4a23      	ldr	r2, [pc, #140]	@ (8002140 <HAL_ADC_MspInit+0x130>)
 80020b4:	f043 0301 	orr.w	r3, r3, #1
 80020b8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80020ba:	4b21      	ldr	r3, [pc, #132]	@ (8002140 <HAL_ADC_MspInit+0x130>)
 80020bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80020be:	f003 0301 	and.w	r3, r3, #1
 80020c2:	613b      	str	r3, [r7, #16]
 80020c4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80020c6:	4b1e      	ldr	r3, [pc, #120]	@ (8002140 <HAL_ADC_MspInit+0x130>)
 80020c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80020ca:	4a1d      	ldr	r2, [pc, #116]	@ (8002140 <HAL_ADC_MspInit+0x130>)
 80020cc:	f043 0302 	orr.w	r3, r3, #2
 80020d0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80020d2:	4b1b      	ldr	r3, [pc, #108]	@ (8002140 <HAL_ADC_MspInit+0x130>)
 80020d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80020d6:	f003 0302 	and.w	r3, r3, #2
 80020da:	60fb      	str	r3, [r7, #12]
 80020dc:	68fb      	ldr	r3, [r7, #12]
    PC4     ------> ADC1_IN13
    PC5     ------> ADC1_IN14
    PB0     ------> ADC1_IN15
    PB1     ------> ADC1_IN16
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 80020de:	233f      	movs	r3, #63	@ 0x3f
 80020e0:	67fb      	str	r3, [r7, #124]	@ 0x7c
                          |GPIO_PIN_4|GPIO_PIN_5;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 80020e2:	230b      	movs	r3, #11
 80020e4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020e8:	2300      	movs	r3, #0
 80020ea:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80020ee:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 80020f2:	4619      	mov	r1, r3
 80020f4:	4813      	ldr	r0, [pc, #76]	@ (8002144 <HAL_ADC_MspInit+0x134>)
 80020f6:	f002 fa9b 	bl	8004630 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 80020fa:	23ff      	movs	r3, #255	@ 0xff
 80020fc:	67fb      	str	r3, [r7, #124]	@ 0x7c
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 80020fe:	230b      	movs	r3, #11
 8002100:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002104:	2300      	movs	r3, #0
 8002106:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800210a:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 800210e:	4619      	mov	r1, r3
 8002110:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002114:	f002 fa8c 	bl	8004630 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8002118:	2303      	movs	r3, #3
 800211a:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 800211c:	230b      	movs	r3, #11
 800211e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002122:	2300      	movs	r3, #0
 8002124:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002128:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 800212c:	4619      	mov	r1, r3
 800212e:	4806      	ldr	r0, [pc, #24]	@ (8002148 <HAL_ADC_MspInit+0x138>)
 8002130:	f002 fa7e 	bl	8004630 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8002134:	bf00      	nop
 8002136:	3790      	adds	r7, #144	@ 0x90
 8002138:	46bd      	mov	sp, r7
 800213a:	bd80      	pop	{r7, pc}
 800213c:	50040000 	.word	0x50040000
 8002140:	40021000 	.word	0x40021000
 8002144:	48000800 	.word	0x48000800
 8002148:	48000400 	.word	0x48000400

0800214c <HAL_CAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcan: CAN handle pointer
  * @retval None
  */
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 800214c:	b580      	push	{r7, lr}
 800214e:	b08a      	sub	sp, #40	@ 0x28
 8002150:	af00      	add	r7, sp, #0
 8002152:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002154:	f107 0314 	add.w	r3, r7, #20
 8002158:	2200      	movs	r2, #0
 800215a:	601a      	str	r2, [r3, #0]
 800215c:	605a      	str	r2, [r3, #4]
 800215e:	609a      	str	r2, [r3, #8]
 8002160:	60da      	str	r2, [r3, #12]
 8002162:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	4a17      	ldr	r2, [pc, #92]	@ (80021c8 <HAL_CAN_MspInit+0x7c>)
 800216a:	4293      	cmp	r3, r2
 800216c:	d128      	bne.n	80021c0 <HAL_CAN_MspInit+0x74>
  {
    /* USER CODE BEGIN CAN1_MspInit 0 */

    /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 800216e:	4b17      	ldr	r3, [pc, #92]	@ (80021cc <HAL_CAN_MspInit+0x80>)
 8002170:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002172:	4a16      	ldr	r2, [pc, #88]	@ (80021cc <HAL_CAN_MspInit+0x80>)
 8002174:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002178:	6593      	str	r3, [r2, #88]	@ 0x58
 800217a:	4b14      	ldr	r3, [pc, #80]	@ (80021cc <HAL_CAN_MspInit+0x80>)
 800217c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800217e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002182:	613b      	str	r3, [r7, #16]
 8002184:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002186:	4b11      	ldr	r3, [pc, #68]	@ (80021cc <HAL_CAN_MspInit+0x80>)
 8002188:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800218a:	4a10      	ldr	r2, [pc, #64]	@ (80021cc <HAL_CAN_MspInit+0x80>)
 800218c:	f043 0302 	orr.w	r3, r3, #2
 8002190:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002192:	4b0e      	ldr	r3, [pc, #56]	@ (80021cc <HAL_CAN_MspInit+0x80>)
 8002194:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002196:	f003 0302 	and.w	r3, r3, #2
 800219a:	60fb      	str	r3, [r7, #12]
 800219c:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PB8     ------> CAN1_RX
    PB9     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800219e:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80021a2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021a4:	2302      	movs	r3, #2
 80021a6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021a8:	2300      	movs	r3, #0
 80021aa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80021ac:	2303      	movs	r3, #3
 80021ae:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 80021b0:	2309      	movs	r3, #9
 80021b2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80021b4:	f107 0314 	add.w	r3, r7, #20
 80021b8:	4619      	mov	r1, r3
 80021ba:	4805      	ldr	r0, [pc, #20]	@ (80021d0 <HAL_CAN_MspInit+0x84>)
 80021bc:	f002 fa38 	bl	8004630 <HAL_GPIO_Init>

    /* USER CODE END CAN1_MspInit 1 */

  }

}
 80021c0:	bf00      	nop
 80021c2:	3728      	adds	r7, #40	@ 0x28
 80021c4:	46bd      	mov	sp, r7
 80021c6:	bd80      	pop	{r7, pc}
 80021c8:	40006400 	.word	0x40006400
 80021cc:	40021000 	.word	0x40021000
 80021d0:	48000400 	.word	0x48000400

080021d4 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80021d4:	b580      	push	{r7, lr}
 80021d6:	b0a2      	sub	sp, #136	@ 0x88
 80021d8:	af00      	add	r7, sp, #0
 80021da:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021dc:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 80021e0:	2200      	movs	r2, #0
 80021e2:	601a      	str	r2, [r3, #0]
 80021e4:	605a      	str	r2, [r3, #4]
 80021e6:	609a      	str	r2, [r3, #8]
 80021e8:	60da      	str	r2, [r3, #12]
 80021ea:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80021ec:	f107 0314 	add.w	r3, r7, #20
 80021f0:	2260      	movs	r2, #96	@ 0x60
 80021f2:	2100      	movs	r1, #0
 80021f4:	4618      	mov	r0, r3
 80021f6:	f005 ffcf 	bl	8008198 <memset>
  if(hi2c->Instance==I2C1)
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	4a20      	ldr	r2, [pc, #128]	@ (8002280 <HAL_I2C_MspInit+0xac>)
 8002200:	4293      	cmp	r3, r2
 8002202:	d139      	bne.n	8002278 <HAL_I2C_MspInit+0xa4>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8002204:	2340      	movs	r3, #64	@ 0x40
 8002206:	617b      	str	r3, [r7, #20]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8002208:	2300      	movs	r3, #0
 800220a:	647b      	str	r3, [r7, #68]	@ 0x44
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800220c:	f107 0314 	add.w	r3, r7, #20
 8002210:	4618      	mov	r0, r3
 8002212:	f003 fea3 	bl	8005f5c <HAL_RCCEx_PeriphCLKConfig>
 8002216:	4603      	mov	r3, r0
 8002218:	2b00      	cmp	r3, #0
 800221a:	d001      	beq.n	8002220 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 800221c:	f7ff fdc4 	bl	8001da8 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002220:	4b18      	ldr	r3, [pc, #96]	@ (8002284 <HAL_I2C_MspInit+0xb0>)
 8002222:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002224:	4a17      	ldr	r2, [pc, #92]	@ (8002284 <HAL_I2C_MspInit+0xb0>)
 8002226:	f043 0301 	orr.w	r3, r3, #1
 800222a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800222c:	4b15      	ldr	r3, [pc, #84]	@ (8002284 <HAL_I2C_MspInit+0xb0>)
 800222e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002230:	f003 0301 	and.w	r3, r3, #1
 8002234:	613b      	str	r3, [r7, #16]
 8002236:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PA9     ------> I2C1_SCL
    PA10     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8002238:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 800223c:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800223e:	2312      	movs	r3, #18
 8002240:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002242:	2300      	movs	r3, #0
 8002244:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002246:	2303      	movs	r3, #3
 8002248:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800224c:	2304      	movs	r3, #4
 800224e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002252:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8002256:	4619      	mov	r1, r3
 8002258:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800225c:	f002 f9e8 	bl	8004630 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002260:	4b08      	ldr	r3, [pc, #32]	@ (8002284 <HAL_I2C_MspInit+0xb0>)
 8002262:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002264:	4a07      	ldr	r2, [pc, #28]	@ (8002284 <HAL_I2C_MspInit+0xb0>)
 8002266:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800226a:	6593      	str	r3, [r2, #88]	@ 0x58
 800226c:	4b05      	ldr	r3, [pc, #20]	@ (8002284 <HAL_I2C_MspInit+0xb0>)
 800226e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002270:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002274:	60fb      	str	r3, [r7, #12]
 8002276:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8002278:	bf00      	nop
 800227a:	3788      	adds	r7, #136	@ 0x88
 800227c:	46bd      	mov	sp, r7
 800227e:	bd80      	pop	{r7, pc}
 8002280:	40005400 	.word	0x40005400
 8002284:	40021000 	.word	0x40021000

08002288 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002288:	b580      	push	{r7, lr}
 800228a:	b08a      	sub	sp, #40	@ 0x28
 800228c:	af00      	add	r7, sp, #0
 800228e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002290:	f107 0314 	add.w	r3, r7, #20
 8002294:	2200      	movs	r2, #0
 8002296:	601a      	str	r2, [r3, #0]
 8002298:	605a      	str	r2, [r3, #4]
 800229a:	609a      	str	r2, [r3, #8]
 800229c:	60da      	str	r2, [r3, #12]
 800229e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	4a53      	ldr	r2, [pc, #332]	@ (80023f4 <HAL_SPI_MspInit+0x16c>)
 80022a6:	4293      	cmp	r3, r2
 80022a8:	f040 80a0 	bne.w	80023ec <HAL_SPI_MspInit+0x164>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80022ac:	4b52      	ldr	r3, [pc, #328]	@ (80023f8 <HAL_SPI_MspInit+0x170>)
 80022ae:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80022b0:	4a51      	ldr	r2, [pc, #324]	@ (80023f8 <HAL_SPI_MspInit+0x170>)
 80022b2:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80022b6:	6613      	str	r3, [r2, #96]	@ 0x60
 80022b8:	4b4f      	ldr	r3, [pc, #316]	@ (80023f8 <HAL_SPI_MspInit+0x170>)
 80022ba:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80022bc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80022c0:	613b      	str	r3, [r7, #16]
 80022c2:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80022c4:	4b4c      	ldr	r3, [pc, #304]	@ (80023f8 <HAL_SPI_MspInit+0x170>)
 80022c6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80022c8:	4a4b      	ldr	r2, [pc, #300]	@ (80023f8 <HAL_SPI_MspInit+0x170>)
 80022ca:	f043 0301 	orr.w	r3, r3, #1
 80022ce:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80022d0:	4b49      	ldr	r3, [pc, #292]	@ (80023f8 <HAL_SPI_MspInit+0x170>)
 80022d2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80022d4:	f003 0301 	and.w	r3, r3, #1
 80022d8:	60fb      	str	r3, [r7, #12]
 80022da:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80022dc:	4b46      	ldr	r3, [pc, #280]	@ (80023f8 <HAL_SPI_MspInit+0x170>)
 80022de:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80022e0:	4a45      	ldr	r2, [pc, #276]	@ (80023f8 <HAL_SPI_MspInit+0x170>)
 80022e2:	f043 0302 	orr.w	r3, r3, #2
 80022e6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80022e8:	4b43      	ldr	r3, [pc, #268]	@ (80023f8 <HAL_SPI_MspInit+0x170>)
 80022ea:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80022ec:	f003 0302 	and.w	r3, r3, #2
 80022f0:	60bb      	str	r3, [r7, #8]
 80022f2:	68bb      	ldr	r3, [r7, #8]
    PA11     ------> SPI1_MISO
    PA12     ------> SPI1_MOSI
    PA15 (JTDI)     ------> SPI1_NSS
    PB3 (JTDO-TRACESWO)     ------> SPI1_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_15;
 80022f4:	f44f 4318 	mov.w	r3, #38912	@ 0x9800
 80022f8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022fa:	2302      	movs	r3, #2
 80022fc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022fe:	2300      	movs	r3, #0
 8002300:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002302:	2303      	movs	r3, #3
 8002304:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002306:	2305      	movs	r3, #5
 8002308:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800230a:	f107 0314 	add.w	r3, r7, #20
 800230e:	4619      	mov	r1, r3
 8002310:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002314:	f002 f98c 	bl	8004630 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002318:	2308      	movs	r3, #8
 800231a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800231c:	2302      	movs	r3, #2
 800231e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002320:	2300      	movs	r3, #0
 8002322:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002324:	2303      	movs	r3, #3
 8002326:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002328:	2305      	movs	r3, #5
 800232a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800232c:	f107 0314 	add.w	r3, r7, #20
 8002330:	4619      	mov	r1, r3
 8002332:	4832      	ldr	r0, [pc, #200]	@ (80023fc <HAL_SPI_MspInit+0x174>)
 8002334:	f002 f97c 	bl	8004630 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA1_Channel2;
 8002338:	4b31      	ldr	r3, [pc, #196]	@ (8002400 <HAL_SPI_MspInit+0x178>)
 800233a:	4a32      	ldr	r2, [pc, #200]	@ (8002404 <HAL_SPI_MspInit+0x17c>)
 800233c:	601a      	str	r2, [r3, #0]
    hdma_spi1_rx.Init.Request = DMA_REQUEST_1;
 800233e:	4b30      	ldr	r3, [pc, #192]	@ (8002400 <HAL_SPI_MspInit+0x178>)
 8002340:	2201      	movs	r2, #1
 8002342:	605a      	str	r2, [r3, #4]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002344:	4b2e      	ldr	r3, [pc, #184]	@ (8002400 <HAL_SPI_MspInit+0x178>)
 8002346:	2200      	movs	r2, #0
 8002348:	609a      	str	r2, [r3, #8]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800234a:	4b2d      	ldr	r3, [pc, #180]	@ (8002400 <HAL_SPI_MspInit+0x178>)
 800234c:	2200      	movs	r2, #0
 800234e:	60da      	str	r2, [r3, #12]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002350:	4b2b      	ldr	r3, [pc, #172]	@ (8002400 <HAL_SPI_MspInit+0x178>)
 8002352:	2280      	movs	r2, #128	@ 0x80
 8002354:	611a      	str	r2, [r3, #16]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002356:	4b2a      	ldr	r3, [pc, #168]	@ (8002400 <HAL_SPI_MspInit+0x178>)
 8002358:	2200      	movs	r2, #0
 800235a:	615a      	str	r2, [r3, #20]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800235c:	4b28      	ldr	r3, [pc, #160]	@ (8002400 <HAL_SPI_MspInit+0x178>)
 800235e:	2200      	movs	r2, #0
 8002360:	619a      	str	r2, [r3, #24]
    hdma_spi1_rx.Init.Mode = DMA_CIRCULAR;
 8002362:	4b27      	ldr	r3, [pc, #156]	@ (8002400 <HAL_SPI_MspInit+0x178>)
 8002364:	2220      	movs	r2, #32
 8002366:	61da      	str	r2, [r3, #28]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002368:	4b25      	ldr	r3, [pc, #148]	@ (8002400 <HAL_SPI_MspInit+0x178>)
 800236a:	2200      	movs	r2, #0
 800236c:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 800236e:	4824      	ldr	r0, [pc, #144]	@ (8002400 <HAL_SPI_MspInit+0x178>)
 8002370:	f001 fee8 	bl	8004144 <HAL_DMA_Init>
 8002374:	4603      	mov	r3, r0
 8002376:	2b00      	cmp	r3, #0
 8002378:	d001      	beq.n	800237e <HAL_SPI_MspInit+0xf6>
    {
      Error_Handler();
 800237a:	f7ff fd15 	bl	8001da8 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmarx,hdma_spi1_rx);
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	4a1f      	ldr	r2, [pc, #124]	@ (8002400 <HAL_SPI_MspInit+0x178>)
 8002382:	659a      	str	r2, [r3, #88]	@ 0x58
 8002384:	4a1e      	ldr	r2, [pc, #120]	@ (8002400 <HAL_SPI_MspInit+0x178>)
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	6293      	str	r3, [r2, #40]	@ 0x28

    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA1_Channel3;
 800238a:	4b1f      	ldr	r3, [pc, #124]	@ (8002408 <HAL_SPI_MspInit+0x180>)
 800238c:	4a1f      	ldr	r2, [pc, #124]	@ (800240c <HAL_SPI_MspInit+0x184>)
 800238e:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Request = DMA_REQUEST_1;
 8002390:	4b1d      	ldr	r3, [pc, #116]	@ (8002408 <HAL_SPI_MspInit+0x180>)
 8002392:	2201      	movs	r2, #1
 8002394:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002396:	4b1c      	ldr	r3, [pc, #112]	@ (8002408 <HAL_SPI_MspInit+0x180>)
 8002398:	2210      	movs	r2, #16
 800239a:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800239c:	4b1a      	ldr	r3, [pc, #104]	@ (8002408 <HAL_SPI_MspInit+0x180>)
 800239e:	2200      	movs	r2, #0
 80023a0:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80023a2:	4b19      	ldr	r3, [pc, #100]	@ (8002408 <HAL_SPI_MspInit+0x180>)
 80023a4:	2280      	movs	r2, #128	@ 0x80
 80023a6:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80023a8:	4b17      	ldr	r3, [pc, #92]	@ (8002408 <HAL_SPI_MspInit+0x180>)
 80023aa:	2200      	movs	r2, #0
 80023ac:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80023ae:	4b16      	ldr	r3, [pc, #88]	@ (8002408 <HAL_SPI_MspInit+0x180>)
 80023b0:	2200      	movs	r2, #0
 80023b2:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_CIRCULAR;
 80023b4:	4b14      	ldr	r3, [pc, #80]	@ (8002408 <HAL_SPI_MspInit+0x180>)
 80023b6:	2220      	movs	r2, #32
 80023b8:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 80023ba:	4b13      	ldr	r3, [pc, #76]	@ (8002408 <HAL_SPI_MspInit+0x180>)
 80023bc:	2200      	movs	r2, #0
 80023be:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 80023c0:	4811      	ldr	r0, [pc, #68]	@ (8002408 <HAL_SPI_MspInit+0x180>)
 80023c2:	f001 febf 	bl	8004144 <HAL_DMA_Init>
 80023c6:	4603      	mov	r3, r0
 80023c8:	2b00      	cmp	r3, #0
 80023ca:	d001      	beq.n	80023d0 <HAL_SPI_MspInit+0x148>
    {
      Error_Handler();
 80023cc:	f7ff fcec 	bl	8001da8 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi1_tx);
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	4a0d      	ldr	r2, [pc, #52]	@ (8002408 <HAL_SPI_MspInit+0x180>)
 80023d4:	655a      	str	r2, [r3, #84]	@ 0x54
 80023d6:	4a0c      	ldr	r2, [pc, #48]	@ (8002408 <HAL_SPI_MspInit+0x180>)
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	6293      	str	r3, [r2, #40]	@ 0x28

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 80023dc:	2200      	movs	r2, #0
 80023de:	2100      	movs	r1, #0
 80023e0:	2023      	movs	r0, #35	@ 0x23
 80023e2:	f001 fe78 	bl	80040d6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 80023e6:	2023      	movs	r0, #35	@ 0x23
 80023e8:	f001 fe91 	bl	800410e <HAL_NVIC_EnableIRQ>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 80023ec:	bf00      	nop
 80023ee:	3728      	adds	r7, #40	@ 0x28
 80023f0:	46bd      	mov	sp, r7
 80023f2:	bd80      	pop	{r7, pc}
 80023f4:	40013000 	.word	0x40013000
 80023f8:	40021000 	.word	0x40021000
 80023fc:	48000400 	.word	0x48000400
 8002400:	2000055c 	.word	0x2000055c
 8002404:	4002001c 	.word	0x4002001c
 8002408:	200005a4 	.word	0x200005a4
 800240c:	40020030 	.word	0x40020030

08002410 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002410:	b480      	push	{r7}
 8002412:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002414:	bf00      	nop
 8002416:	e7fd      	b.n	8002414 <NMI_Handler+0x4>

08002418 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002418:	b480      	push	{r7}
 800241a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800241c:	bf00      	nop
 800241e:	e7fd      	b.n	800241c <HardFault_Handler+0x4>

08002420 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002420:	b480      	push	{r7}
 8002422:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002424:	bf00      	nop
 8002426:	e7fd      	b.n	8002424 <MemManage_Handler+0x4>

08002428 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002428:	b480      	push	{r7}
 800242a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800242c:	bf00      	nop
 800242e:	e7fd      	b.n	800242c <BusFault_Handler+0x4>

08002430 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002430:	b480      	push	{r7}
 8002432:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002434:	bf00      	nop
 8002436:	e7fd      	b.n	8002434 <UsageFault_Handler+0x4>

08002438 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002438:	b480      	push	{r7}
 800243a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800243c:	bf00      	nop
 800243e:	46bd      	mov	sp, r7
 8002440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002444:	4770      	bx	lr

08002446 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002446:	b480      	push	{r7}
 8002448:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800244a:	bf00      	nop
 800244c:	46bd      	mov	sp, r7
 800244e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002452:	4770      	bx	lr

08002454 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002454:	b480      	push	{r7}
 8002456:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002458:	bf00      	nop
 800245a:	46bd      	mov	sp, r7
 800245c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002460:	4770      	bx	lr

08002462 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002462:	b580      	push	{r7, lr}
 8002464:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002466:	f000 f981 	bl	800276c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800246a:	bf00      	nop
 800246c:	bd80      	pop	{r7, pc}
	...

08002470 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8002470:	b580      	push	{r7, lr}
 8002472:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 8002474:	4802      	ldr	r0, [pc, #8]	@ (8002480 <DMA1_Channel2_IRQHandler+0x10>)
 8002476:	f001 fffc 	bl	8004472 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 800247a:	bf00      	nop
 800247c:	bd80      	pop	{r7, pc}
 800247e:	bf00      	nop
 8002480:	2000055c 	.word	0x2000055c

08002484 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8002484:	b580      	push	{r7, lr}
 8002486:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8002488:	4802      	ldr	r0, [pc, #8]	@ (8002494 <DMA1_Channel3_IRQHandler+0x10>)
 800248a:	f001 fff2 	bl	8004472 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 800248e:	bf00      	nop
 8002490:	bd80      	pop	{r7, pc}
 8002492:	bf00      	nop
 8002494:	200005a4 	.word	0x200005a4

08002498 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8002498:	b580      	push	{r7, lr}
 800249a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(OVER_TEMP_Pin);
 800249c:	2020      	movs	r0, #32
 800249e:	f002 fa71 	bl	8004984 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(OVER_CURRENT_Pin);
 80024a2:	2040      	movs	r0, #64	@ 0x40
 80024a4:	f002 fa6e 	bl	8004984 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 80024a8:	bf00      	nop
 80024aa:	bd80      	pop	{r7, pc}

080024ac <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 80024ac:	b580      	push	{r7, lr}
 80024ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 80024b0:	4802      	ldr	r0, [pc, #8]	@ (80024bc <SPI1_IRQHandler+0x10>)
 80024b2:	f004 fbd9 	bl	8006c68 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 80024b6:	bf00      	nop
 80024b8:	bd80      	pop	{r7, pc}
 80024ba:	bf00      	nop
 80024bc:	200004f8 	.word	0x200004f8

080024c0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80024c0:	b480      	push	{r7}
 80024c2:	af00      	add	r7, sp, #0
  return 1;
 80024c4:	2301      	movs	r3, #1
}
 80024c6:	4618      	mov	r0, r3
 80024c8:	46bd      	mov	sp, r7
 80024ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ce:	4770      	bx	lr

080024d0 <_kill>:

int _kill(int pid, int sig)
{
 80024d0:	b580      	push	{r7, lr}
 80024d2:	b082      	sub	sp, #8
 80024d4:	af00      	add	r7, sp, #0
 80024d6:	6078      	str	r0, [r7, #4]
 80024d8:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80024da:	f005 fed1 	bl	8008280 <__errno>
 80024de:	4603      	mov	r3, r0
 80024e0:	2216      	movs	r2, #22
 80024e2:	601a      	str	r2, [r3, #0]
  return -1;
 80024e4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80024e8:	4618      	mov	r0, r3
 80024ea:	3708      	adds	r7, #8
 80024ec:	46bd      	mov	sp, r7
 80024ee:	bd80      	pop	{r7, pc}

080024f0 <_exit>:

void _exit (int status)
{
 80024f0:	b580      	push	{r7, lr}
 80024f2:	b082      	sub	sp, #8
 80024f4:	af00      	add	r7, sp, #0
 80024f6:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80024f8:	f04f 31ff 	mov.w	r1, #4294967295
 80024fc:	6878      	ldr	r0, [r7, #4]
 80024fe:	f7ff ffe7 	bl	80024d0 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002502:	bf00      	nop
 8002504:	e7fd      	b.n	8002502 <_exit+0x12>

08002506 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002506:	b580      	push	{r7, lr}
 8002508:	b086      	sub	sp, #24
 800250a:	af00      	add	r7, sp, #0
 800250c:	60f8      	str	r0, [r7, #12]
 800250e:	60b9      	str	r1, [r7, #8]
 8002510:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002512:	2300      	movs	r3, #0
 8002514:	617b      	str	r3, [r7, #20]
 8002516:	e00a      	b.n	800252e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002518:	f3af 8000 	nop.w
 800251c:	4601      	mov	r1, r0
 800251e:	68bb      	ldr	r3, [r7, #8]
 8002520:	1c5a      	adds	r2, r3, #1
 8002522:	60ba      	str	r2, [r7, #8]
 8002524:	b2ca      	uxtb	r2, r1
 8002526:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002528:	697b      	ldr	r3, [r7, #20]
 800252a:	3301      	adds	r3, #1
 800252c:	617b      	str	r3, [r7, #20]
 800252e:	697a      	ldr	r2, [r7, #20]
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	429a      	cmp	r2, r3
 8002534:	dbf0      	blt.n	8002518 <_read+0x12>
  }

  return len;
 8002536:	687b      	ldr	r3, [r7, #4]
}
 8002538:	4618      	mov	r0, r3
 800253a:	3718      	adds	r7, #24
 800253c:	46bd      	mov	sp, r7
 800253e:	bd80      	pop	{r7, pc}

08002540 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002540:	b580      	push	{r7, lr}
 8002542:	b086      	sub	sp, #24
 8002544:	af00      	add	r7, sp, #0
 8002546:	60f8      	str	r0, [r7, #12]
 8002548:	60b9      	str	r1, [r7, #8]
 800254a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800254c:	2300      	movs	r3, #0
 800254e:	617b      	str	r3, [r7, #20]
 8002550:	e009      	b.n	8002566 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002552:	68bb      	ldr	r3, [r7, #8]
 8002554:	1c5a      	adds	r2, r3, #1
 8002556:	60ba      	str	r2, [r7, #8]
 8002558:	781b      	ldrb	r3, [r3, #0]
 800255a:	4618      	mov	r0, r3
 800255c:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002560:	697b      	ldr	r3, [r7, #20]
 8002562:	3301      	adds	r3, #1
 8002564:	617b      	str	r3, [r7, #20]
 8002566:	697a      	ldr	r2, [r7, #20]
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	429a      	cmp	r2, r3
 800256c:	dbf1      	blt.n	8002552 <_write+0x12>
  }
  return len;
 800256e:	687b      	ldr	r3, [r7, #4]
}
 8002570:	4618      	mov	r0, r3
 8002572:	3718      	adds	r7, #24
 8002574:	46bd      	mov	sp, r7
 8002576:	bd80      	pop	{r7, pc}

08002578 <_close>:

int _close(int file)
{
 8002578:	b480      	push	{r7}
 800257a:	b083      	sub	sp, #12
 800257c:	af00      	add	r7, sp, #0
 800257e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002580:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002584:	4618      	mov	r0, r3
 8002586:	370c      	adds	r7, #12
 8002588:	46bd      	mov	sp, r7
 800258a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800258e:	4770      	bx	lr

08002590 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002590:	b480      	push	{r7}
 8002592:	b083      	sub	sp, #12
 8002594:	af00      	add	r7, sp, #0
 8002596:	6078      	str	r0, [r7, #4]
 8002598:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800259a:	683b      	ldr	r3, [r7, #0]
 800259c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80025a0:	605a      	str	r2, [r3, #4]
  return 0;
 80025a2:	2300      	movs	r3, #0
}
 80025a4:	4618      	mov	r0, r3
 80025a6:	370c      	adds	r7, #12
 80025a8:	46bd      	mov	sp, r7
 80025aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ae:	4770      	bx	lr

080025b0 <_isatty>:

int _isatty(int file)
{
 80025b0:	b480      	push	{r7}
 80025b2:	b083      	sub	sp, #12
 80025b4:	af00      	add	r7, sp, #0
 80025b6:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80025b8:	2301      	movs	r3, #1
}
 80025ba:	4618      	mov	r0, r3
 80025bc:	370c      	adds	r7, #12
 80025be:	46bd      	mov	sp, r7
 80025c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025c4:	4770      	bx	lr

080025c6 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80025c6:	b480      	push	{r7}
 80025c8:	b085      	sub	sp, #20
 80025ca:	af00      	add	r7, sp, #0
 80025cc:	60f8      	str	r0, [r7, #12]
 80025ce:	60b9      	str	r1, [r7, #8]
 80025d0:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80025d2:	2300      	movs	r3, #0
}
 80025d4:	4618      	mov	r0, r3
 80025d6:	3714      	adds	r7, #20
 80025d8:	46bd      	mov	sp, r7
 80025da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025de:	4770      	bx	lr

080025e0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80025e0:	b580      	push	{r7, lr}
 80025e2:	b086      	sub	sp, #24
 80025e4:	af00      	add	r7, sp, #0
 80025e6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80025e8:	4a14      	ldr	r2, [pc, #80]	@ (800263c <_sbrk+0x5c>)
 80025ea:	4b15      	ldr	r3, [pc, #84]	@ (8002640 <_sbrk+0x60>)
 80025ec:	1ad3      	subs	r3, r2, r3
 80025ee:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80025f0:	697b      	ldr	r3, [r7, #20]
 80025f2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80025f4:	4b13      	ldr	r3, [pc, #76]	@ (8002644 <_sbrk+0x64>)
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	2b00      	cmp	r3, #0
 80025fa:	d102      	bne.n	8002602 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80025fc:	4b11      	ldr	r3, [pc, #68]	@ (8002644 <_sbrk+0x64>)
 80025fe:	4a12      	ldr	r2, [pc, #72]	@ (8002648 <_sbrk+0x68>)
 8002600:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002602:	4b10      	ldr	r3, [pc, #64]	@ (8002644 <_sbrk+0x64>)
 8002604:	681a      	ldr	r2, [r3, #0]
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	4413      	add	r3, r2
 800260a:	693a      	ldr	r2, [r7, #16]
 800260c:	429a      	cmp	r2, r3
 800260e:	d207      	bcs.n	8002620 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002610:	f005 fe36 	bl	8008280 <__errno>
 8002614:	4603      	mov	r3, r0
 8002616:	220c      	movs	r2, #12
 8002618:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800261a:	f04f 33ff 	mov.w	r3, #4294967295
 800261e:	e009      	b.n	8002634 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002620:	4b08      	ldr	r3, [pc, #32]	@ (8002644 <_sbrk+0x64>)
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002626:	4b07      	ldr	r3, [pc, #28]	@ (8002644 <_sbrk+0x64>)
 8002628:	681a      	ldr	r2, [r3, #0]
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	4413      	add	r3, r2
 800262e:	4a05      	ldr	r2, [pc, #20]	@ (8002644 <_sbrk+0x64>)
 8002630:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002632:	68fb      	ldr	r3, [r7, #12]
}
 8002634:	4618      	mov	r0, r3
 8002636:	3718      	adds	r7, #24
 8002638:	46bd      	mov	sp, r7
 800263a:	bd80      	pop	{r7, pc}
 800263c:	2000c000 	.word	0x2000c000
 8002640:	00000400 	.word	0x00000400
 8002644:	200011f8 	.word	0x200011f8
 8002648:	20001350 	.word	0x20001350

0800264c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 800264c:	b480      	push	{r7}
 800264e:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8002650:	4b06      	ldr	r3, [pc, #24]	@ (800266c <SystemInit+0x20>)
 8002652:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002656:	4a05      	ldr	r2, [pc, #20]	@ (800266c <SystemInit+0x20>)
 8002658:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800265c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8002660:	bf00      	nop
 8002662:	46bd      	mov	sp, r7
 8002664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002668:	4770      	bx	lr
 800266a:	bf00      	nop
 800266c:	e000ed00 	.word	0xe000ed00

08002670 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8002670:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80026a8 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002674:	f7ff ffea 	bl	800264c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002678:	480c      	ldr	r0, [pc, #48]	@ (80026ac <LoopForever+0x6>)
  ldr r1, =_edata
 800267a:	490d      	ldr	r1, [pc, #52]	@ (80026b0 <LoopForever+0xa>)
  ldr r2, =_sidata
 800267c:	4a0d      	ldr	r2, [pc, #52]	@ (80026b4 <LoopForever+0xe>)
  movs r3, #0
 800267e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002680:	e002      	b.n	8002688 <LoopCopyDataInit>

08002682 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002682:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002684:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002686:	3304      	adds	r3, #4

08002688 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002688:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800268a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800268c:	d3f9      	bcc.n	8002682 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800268e:	4a0a      	ldr	r2, [pc, #40]	@ (80026b8 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002690:	4c0a      	ldr	r4, [pc, #40]	@ (80026bc <LoopForever+0x16>)
  movs r3, #0
 8002692:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002694:	e001      	b.n	800269a <LoopFillZerobss>

08002696 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002696:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002698:	3204      	adds	r2, #4

0800269a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800269a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800269c:	d3fb      	bcc.n	8002696 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800269e:	f005 fdf5 	bl	800828c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80026a2:	f7ff f8eb 	bl	800187c <main>

080026a6 <LoopForever>:

LoopForever:
    b LoopForever
 80026a6:	e7fe      	b.n	80026a6 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80026a8:	2000c000 	.word	0x2000c000
  ldr r0, =_sdata
 80026ac:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80026b0:	20000340 	.word	0x20000340
  ldr r2, =_sidata
 80026b4:	0800a8ac 	.word	0x0800a8ac
  ldr r2, =_sbss
 80026b8:	20000340 	.word	0x20000340
  ldr r4, =_ebss
 80026bc:	2000134c 	.word	0x2000134c

080026c0 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80026c0:	e7fe      	b.n	80026c0 <ADC1_IRQHandler>

080026c2 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80026c2:	b580      	push	{r7, lr}
 80026c4:	b082      	sub	sp, #8
 80026c6:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80026c8:	2300      	movs	r3, #0
 80026ca:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80026cc:	2003      	movs	r0, #3
 80026ce:	f001 fcf7 	bl	80040c0 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80026d2:	200f      	movs	r0, #15
 80026d4:	f000 f80e 	bl	80026f4 <HAL_InitTick>
 80026d8:	4603      	mov	r3, r0
 80026da:	2b00      	cmp	r3, #0
 80026dc:	d002      	beq.n	80026e4 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80026de:	2301      	movs	r3, #1
 80026e0:	71fb      	strb	r3, [r7, #7]
 80026e2:	e001      	b.n	80026e8 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80026e4:	f7ff fc70 	bl	8001fc8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80026e8:	79fb      	ldrb	r3, [r7, #7]
}
 80026ea:	4618      	mov	r0, r3
 80026ec:	3708      	adds	r7, #8
 80026ee:	46bd      	mov	sp, r7
 80026f0:	bd80      	pop	{r7, pc}
	...

080026f4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80026f4:	b580      	push	{r7, lr}
 80026f6:	b084      	sub	sp, #16
 80026f8:	af00      	add	r7, sp, #0
 80026fa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80026fc:	2300      	movs	r3, #0
 80026fe:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8002700:	4b17      	ldr	r3, [pc, #92]	@ (8002760 <HAL_InitTick+0x6c>)
 8002702:	781b      	ldrb	r3, [r3, #0]
 8002704:	2b00      	cmp	r3, #0
 8002706:	d023      	beq.n	8002750 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8002708:	4b16      	ldr	r3, [pc, #88]	@ (8002764 <HAL_InitTick+0x70>)
 800270a:	681a      	ldr	r2, [r3, #0]
 800270c:	4b14      	ldr	r3, [pc, #80]	@ (8002760 <HAL_InitTick+0x6c>)
 800270e:	781b      	ldrb	r3, [r3, #0]
 8002710:	4619      	mov	r1, r3
 8002712:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002716:	fbb3 f3f1 	udiv	r3, r3, r1
 800271a:	fbb2 f3f3 	udiv	r3, r2, r3
 800271e:	4618      	mov	r0, r3
 8002720:	f001 fd03 	bl	800412a <HAL_SYSTICK_Config>
 8002724:	4603      	mov	r3, r0
 8002726:	2b00      	cmp	r3, #0
 8002728:	d10f      	bne.n	800274a <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	2b0f      	cmp	r3, #15
 800272e:	d809      	bhi.n	8002744 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002730:	2200      	movs	r2, #0
 8002732:	6879      	ldr	r1, [r7, #4]
 8002734:	f04f 30ff 	mov.w	r0, #4294967295
 8002738:	f001 fccd 	bl	80040d6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800273c:	4a0a      	ldr	r2, [pc, #40]	@ (8002768 <HAL_InitTick+0x74>)
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	6013      	str	r3, [r2, #0]
 8002742:	e007      	b.n	8002754 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8002744:	2301      	movs	r3, #1
 8002746:	73fb      	strb	r3, [r7, #15]
 8002748:	e004      	b.n	8002754 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 800274a:	2301      	movs	r3, #1
 800274c:	73fb      	strb	r3, [r7, #15]
 800274e:	e001      	b.n	8002754 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002750:	2301      	movs	r3, #1
 8002752:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8002754:	7bfb      	ldrb	r3, [r7, #15]
}
 8002756:	4618      	mov	r0, r3
 8002758:	3710      	adds	r7, #16
 800275a:	46bd      	mov	sp, r7
 800275c:	bd80      	pop	{r7, pc}
 800275e:	bf00      	nop
 8002760:	20000174 	.word	0x20000174
 8002764:	2000016c 	.word	0x2000016c
 8002768:	20000170 	.word	0x20000170

0800276c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800276c:	b480      	push	{r7}
 800276e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002770:	4b06      	ldr	r3, [pc, #24]	@ (800278c <HAL_IncTick+0x20>)
 8002772:	781b      	ldrb	r3, [r3, #0]
 8002774:	461a      	mov	r2, r3
 8002776:	4b06      	ldr	r3, [pc, #24]	@ (8002790 <HAL_IncTick+0x24>)
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	4413      	add	r3, r2
 800277c:	4a04      	ldr	r2, [pc, #16]	@ (8002790 <HAL_IncTick+0x24>)
 800277e:	6013      	str	r3, [r2, #0]
}
 8002780:	bf00      	nop
 8002782:	46bd      	mov	sp, r7
 8002784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002788:	4770      	bx	lr
 800278a:	bf00      	nop
 800278c:	20000174 	.word	0x20000174
 8002790:	200011fc 	.word	0x200011fc

08002794 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002794:	b480      	push	{r7}
 8002796:	af00      	add	r7, sp, #0
  return uwTick;
 8002798:	4b03      	ldr	r3, [pc, #12]	@ (80027a8 <HAL_GetTick+0x14>)
 800279a:	681b      	ldr	r3, [r3, #0]
}
 800279c:	4618      	mov	r0, r3
 800279e:	46bd      	mov	sp, r7
 80027a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027a4:	4770      	bx	lr
 80027a6:	bf00      	nop
 80027a8:	200011fc 	.word	0x200011fc

080027ac <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80027ac:	b580      	push	{r7, lr}
 80027ae:	b084      	sub	sp, #16
 80027b0:	af00      	add	r7, sp, #0
 80027b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80027b4:	f7ff ffee 	bl	8002794 <HAL_GetTick>
 80027b8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80027be:	68fb      	ldr	r3, [r7, #12]
 80027c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80027c4:	d005      	beq.n	80027d2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 80027c6:	4b0a      	ldr	r3, [pc, #40]	@ (80027f0 <HAL_Delay+0x44>)
 80027c8:	781b      	ldrb	r3, [r3, #0]
 80027ca:	461a      	mov	r2, r3
 80027cc:	68fb      	ldr	r3, [r7, #12]
 80027ce:	4413      	add	r3, r2
 80027d0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80027d2:	bf00      	nop
 80027d4:	f7ff ffde 	bl	8002794 <HAL_GetTick>
 80027d8:	4602      	mov	r2, r0
 80027da:	68bb      	ldr	r3, [r7, #8]
 80027dc:	1ad3      	subs	r3, r2, r3
 80027de:	68fa      	ldr	r2, [r7, #12]
 80027e0:	429a      	cmp	r2, r3
 80027e2:	d8f7      	bhi.n	80027d4 <HAL_Delay+0x28>
  {
  }
}
 80027e4:	bf00      	nop
 80027e6:	bf00      	nop
 80027e8:	3710      	adds	r7, #16
 80027ea:	46bd      	mov	sp, r7
 80027ec:	bd80      	pop	{r7, pc}
 80027ee:	bf00      	nop
 80027f0:	20000174 	.word	0x20000174

080027f4 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 80027f4:	b480      	push	{r7}
 80027f6:	b083      	sub	sp, #12
 80027f8:	af00      	add	r7, sp, #0
 80027fa:	6078      	str	r0, [r7, #4]
 80027fc:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	689b      	ldr	r3, [r3, #8]
 8002802:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8002806:	683b      	ldr	r3, [r7, #0]
 8002808:	431a      	orrs	r2, r3
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	609a      	str	r2, [r3, #8]
}
 800280e:	bf00      	nop
 8002810:	370c      	adds	r7, #12
 8002812:	46bd      	mov	sp, r7
 8002814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002818:	4770      	bx	lr

0800281a <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 800281a:	b480      	push	{r7}
 800281c:	b083      	sub	sp, #12
 800281e:	af00      	add	r7, sp, #0
 8002820:	6078      	str	r0, [r7, #4]
 8002822:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	689b      	ldr	r3, [r3, #8]
 8002828:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 800282c:	683b      	ldr	r3, [r7, #0]
 800282e:	431a      	orrs	r2, r3
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	609a      	str	r2, [r3, #8]
}
 8002834:	bf00      	nop
 8002836:	370c      	adds	r7, #12
 8002838:	46bd      	mov	sp, r7
 800283a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800283e:	4770      	bx	lr

08002840 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002840:	b480      	push	{r7}
 8002842:	b083      	sub	sp, #12
 8002844:	af00      	add	r7, sp, #0
 8002846:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	689b      	ldr	r3, [r3, #8]
 800284c:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8002850:	4618      	mov	r0, r3
 8002852:	370c      	adds	r7, #12
 8002854:	46bd      	mov	sp, r7
 8002856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800285a:	4770      	bx	lr

0800285c <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 800285c:	b480      	push	{r7}
 800285e:	b087      	sub	sp, #28
 8002860:	af00      	add	r7, sp, #0
 8002862:	60f8      	str	r0, [r7, #12]
 8002864:	60b9      	str	r1, [r7, #8]
 8002866:	607a      	str	r2, [r7, #4]
 8002868:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800286a:	68fb      	ldr	r3, [r7, #12]
 800286c:	3360      	adds	r3, #96	@ 0x60
 800286e:	461a      	mov	r2, r3
 8002870:	68bb      	ldr	r3, [r7, #8]
 8002872:	009b      	lsls	r3, r3, #2
 8002874:	4413      	add	r3, r2
 8002876:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002878:	697b      	ldr	r3, [r7, #20]
 800287a:	681a      	ldr	r2, [r3, #0]
 800287c:	4b08      	ldr	r3, [pc, #32]	@ (80028a0 <LL_ADC_SetOffset+0x44>)
 800287e:	4013      	ands	r3, r2
 8002880:	687a      	ldr	r2, [r7, #4]
 8002882:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8002886:	683a      	ldr	r2, [r7, #0]
 8002888:	430a      	orrs	r2, r1
 800288a:	4313      	orrs	r3, r2
 800288c:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8002890:	697b      	ldr	r3, [r7, #20]
 8002892:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8002894:	bf00      	nop
 8002896:	371c      	adds	r7, #28
 8002898:	46bd      	mov	sp, r7
 800289a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800289e:	4770      	bx	lr
 80028a0:	03fff000 	.word	0x03fff000

080028a4 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 80028a4:	b480      	push	{r7}
 80028a6:	b085      	sub	sp, #20
 80028a8:	af00      	add	r7, sp, #0
 80028aa:	6078      	str	r0, [r7, #4]
 80028ac:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	3360      	adds	r3, #96	@ 0x60
 80028b2:	461a      	mov	r2, r3
 80028b4:	683b      	ldr	r3, [r7, #0]
 80028b6:	009b      	lsls	r3, r3, #2
 80028b8:	4413      	add	r3, r2
 80028ba:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80028bc:	68fb      	ldr	r3, [r7, #12]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 80028c4:	4618      	mov	r0, r3
 80028c6:	3714      	adds	r7, #20
 80028c8:	46bd      	mov	sp, r7
 80028ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ce:	4770      	bx	lr

080028d0 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 80028d0:	b480      	push	{r7}
 80028d2:	b087      	sub	sp, #28
 80028d4:	af00      	add	r7, sp, #0
 80028d6:	60f8      	str	r0, [r7, #12]
 80028d8:	60b9      	str	r1, [r7, #8]
 80028da:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80028dc:	68fb      	ldr	r3, [r7, #12]
 80028de:	3360      	adds	r3, #96	@ 0x60
 80028e0:	461a      	mov	r2, r3
 80028e2:	68bb      	ldr	r3, [r7, #8]
 80028e4:	009b      	lsls	r3, r3, #2
 80028e6:	4413      	add	r3, r2
 80028e8:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80028ea:	697b      	ldr	r3, [r7, #20]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	431a      	orrs	r2, r3
 80028f6:	697b      	ldr	r3, [r7, #20]
 80028f8:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 80028fa:	bf00      	nop
 80028fc:	371c      	adds	r7, #28
 80028fe:	46bd      	mov	sp, r7
 8002900:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002904:	4770      	bx	lr

08002906 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8002906:	b480      	push	{r7}
 8002908:	b083      	sub	sp, #12
 800290a:	af00      	add	r7, sp, #0
 800290c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	68db      	ldr	r3, [r3, #12]
 8002912:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8002916:	2b00      	cmp	r3, #0
 8002918:	d101      	bne.n	800291e <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 800291a:	2301      	movs	r3, #1
 800291c:	e000      	b.n	8002920 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 800291e:	2300      	movs	r3, #0
}
 8002920:	4618      	mov	r0, r3
 8002922:	370c      	adds	r7, #12
 8002924:	46bd      	mov	sp, r7
 8002926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800292a:	4770      	bx	lr

0800292c <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 800292c:	b480      	push	{r7}
 800292e:	b087      	sub	sp, #28
 8002930:	af00      	add	r7, sp, #0
 8002932:	60f8      	str	r0, [r7, #12]
 8002934:	60b9      	str	r1, [r7, #8]
 8002936:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8002938:	68fb      	ldr	r3, [r7, #12]
 800293a:	3330      	adds	r3, #48	@ 0x30
 800293c:	461a      	mov	r2, r3
 800293e:	68bb      	ldr	r3, [r7, #8]
 8002940:	0a1b      	lsrs	r3, r3, #8
 8002942:	009b      	lsls	r3, r3, #2
 8002944:	f003 030c 	and.w	r3, r3, #12
 8002948:	4413      	add	r3, r2
 800294a:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 800294c:	697b      	ldr	r3, [r7, #20]
 800294e:	681a      	ldr	r2, [r3, #0]
 8002950:	68bb      	ldr	r3, [r7, #8]
 8002952:	f003 031f 	and.w	r3, r3, #31
 8002956:	211f      	movs	r1, #31
 8002958:	fa01 f303 	lsl.w	r3, r1, r3
 800295c:	43db      	mvns	r3, r3
 800295e:	401a      	ands	r2, r3
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	0e9b      	lsrs	r3, r3, #26
 8002964:	f003 011f 	and.w	r1, r3, #31
 8002968:	68bb      	ldr	r3, [r7, #8]
 800296a:	f003 031f 	and.w	r3, r3, #31
 800296e:	fa01 f303 	lsl.w	r3, r1, r3
 8002972:	431a      	orrs	r2, r3
 8002974:	697b      	ldr	r3, [r7, #20]
 8002976:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8002978:	bf00      	nop
 800297a:	371c      	adds	r7, #28
 800297c:	46bd      	mov	sp, r7
 800297e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002982:	4770      	bx	lr

08002984 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8002984:	b480      	push	{r7}
 8002986:	b087      	sub	sp, #28
 8002988:	af00      	add	r7, sp, #0
 800298a:	60f8      	str	r0, [r7, #12]
 800298c:	60b9      	str	r1, [r7, #8]
 800298e:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8002990:	68fb      	ldr	r3, [r7, #12]
 8002992:	3314      	adds	r3, #20
 8002994:	461a      	mov	r2, r3
 8002996:	68bb      	ldr	r3, [r7, #8]
 8002998:	0e5b      	lsrs	r3, r3, #25
 800299a:	009b      	lsls	r3, r3, #2
 800299c:	f003 0304 	and.w	r3, r3, #4
 80029a0:	4413      	add	r3, r2
 80029a2:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80029a4:	697b      	ldr	r3, [r7, #20]
 80029a6:	681a      	ldr	r2, [r3, #0]
 80029a8:	68bb      	ldr	r3, [r7, #8]
 80029aa:	0d1b      	lsrs	r3, r3, #20
 80029ac:	f003 031f 	and.w	r3, r3, #31
 80029b0:	2107      	movs	r1, #7
 80029b2:	fa01 f303 	lsl.w	r3, r1, r3
 80029b6:	43db      	mvns	r3, r3
 80029b8:	401a      	ands	r2, r3
 80029ba:	68bb      	ldr	r3, [r7, #8]
 80029bc:	0d1b      	lsrs	r3, r3, #20
 80029be:	f003 031f 	and.w	r3, r3, #31
 80029c2:	6879      	ldr	r1, [r7, #4]
 80029c4:	fa01 f303 	lsl.w	r3, r1, r3
 80029c8:	431a      	orrs	r2, r3
 80029ca:	697b      	ldr	r3, [r7, #20]
 80029cc:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80029ce:	bf00      	nop
 80029d0:	371c      	adds	r7, #28
 80029d2:	46bd      	mov	sp, r7
 80029d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029d8:	4770      	bx	lr
	...

080029dc <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80029dc:	b480      	push	{r7}
 80029de:	b085      	sub	sp, #20
 80029e0:	af00      	add	r7, sp, #0
 80029e2:	60f8      	str	r0, [r7, #12]
 80029e4:	60b9      	str	r1, [r7, #8]
 80029e6:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80029e8:	68fb      	ldr	r3, [r7, #12]
 80029ea:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 80029ee:	68bb      	ldr	r3, [r7, #8]
 80029f0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80029f4:	43db      	mvns	r3, r3
 80029f6:	401a      	ands	r2, r3
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	f003 0318 	and.w	r3, r3, #24
 80029fe:	4908      	ldr	r1, [pc, #32]	@ (8002a20 <LL_ADC_SetChannelSingleDiff+0x44>)
 8002a00:	40d9      	lsrs	r1, r3
 8002a02:	68bb      	ldr	r3, [r7, #8]
 8002a04:	400b      	ands	r3, r1
 8002a06:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002a0a:	431a      	orrs	r2, r3
 8002a0c:	68fb      	ldr	r3, [r7, #12]
 8002a0e:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8002a12:	bf00      	nop
 8002a14:	3714      	adds	r7, #20
 8002a16:	46bd      	mov	sp, r7
 8002a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a1c:	4770      	bx	lr
 8002a1e:	bf00      	nop
 8002a20:	0007ffff 	.word	0x0007ffff

08002a24 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8002a24:	b480      	push	{r7}
 8002a26:	b083      	sub	sp, #12
 8002a28:	af00      	add	r7, sp, #0
 8002a2a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	689b      	ldr	r3, [r3, #8]
 8002a30:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8002a34:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002a38:	687a      	ldr	r2, [r7, #4]
 8002a3a:	6093      	str	r3, [r2, #8]
}
 8002a3c:	bf00      	nop
 8002a3e:	370c      	adds	r7, #12
 8002a40:	46bd      	mov	sp, r7
 8002a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a46:	4770      	bx	lr

08002a48 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8002a48:	b480      	push	{r7}
 8002a4a:	b083      	sub	sp, #12
 8002a4c:	af00      	add	r7, sp, #0
 8002a4e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	689b      	ldr	r3, [r3, #8]
 8002a54:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002a58:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002a5c:	d101      	bne.n	8002a62 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8002a5e:	2301      	movs	r3, #1
 8002a60:	e000      	b.n	8002a64 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8002a62:	2300      	movs	r3, #0
}
 8002a64:	4618      	mov	r0, r3
 8002a66:	370c      	adds	r7, #12
 8002a68:	46bd      	mov	sp, r7
 8002a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a6e:	4770      	bx	lr

08002a70 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8002a70:	b480      	push	{r7}
 8002a72:	b083      	sub	sp, #12
 8002a74:	af00      	add	r7, sp, #0
 8002a76:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	689b      	ldr	r3, [r3, #8]
 8002a7c:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8002a80:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002a84:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8002a8c:	bf00      	nop
 8002a8e:	370c      	adds	r7, #12
 8002a90:	46bd      	mov	sp, r7
 8002a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a96:	4770      	bx	lr

08002a98 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8002a98:	b480      	push	{r7}
 8002a9a:	b083      	sub	sp, #12
 8002a9c:	af00      	add	r7, sp, #0
 8002a9e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	689b      	ldr	r3, [r3, #8]
 8002aa4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002aa8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002aac:	d101      	bne.n	8002ab2 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8002aae:	2301      	movs	r3, #1
 8002ab0:	e000      	b.n	8002ab4 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8002ab2:	2300      	movs	r3, #0
}
 8002ab4:	4618      	mov	r0, r3
 8002ab6:	370c      	adds	r7, #12
 8002ab8:	46bd      	mov	sp, r7
 8002aba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002abe:	4770      	bx	lr

08002ac0 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8002ac0:	b480      	push	{r7}
 8002ac2:	b083      	sub	sp, #12
 8002ac4:	af00      	add	r7, sp, #0
 8002ac6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	689b      	ldr	r3, [r3, #8]
 8002acc:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002ad0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002ad4:	f043 0201 	orr.w	r2, r3, #1
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8002adc:	bf00      	nop
 8002ade:	370c      	adds	r7, #12
 8002ae0:	46bd      	mov	sp, r7
 8002ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ae6:	4770      	bx	lr

08002ae8 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8002ae8:	b480      	push	{r7}
 8002aea:	b083      	sub	sp, #12
 8002aec:	af00      	add	r7, sp, #0
 8002aee:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	689b      	ldr	r3, [r3, #8]
 8002af4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002af8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002afc:	f043 0202 	orr.w	r2, r3, #2
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8002b04:	bf00      	nop
 8002b06:	370c      	adds	r7, #12
 8002b08:	46bd      	mov	sp, r7
 8002b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b0e:	4770      	bx	lr

08002b10 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8002b10:	b480      	push	{r7}
 8002b12:	b083      	sub	sp, #12
 8002b14:	af00      	add	r7, sp, #0
 8002b16:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	689b      	ldr	r3, [r3, #8]
 8002b1c:	f003 0301 	and.w	r3, r3, #1
 8002b20:	2b01      	cmp	r3, #1
 8002b22:	d101      	bne.n	8002b28 <LL_ADC_IsEnabled+0x18>
 8002b24:	2301      	movs	r3, #1
 8002b26:	e000      	b.n	8002b2a <LL_ADC_IsEnabled+0x1a>
 8002b28:	2300      	movs	r3, #0
}
 8002b2a:	4618      	mov	r0, r3
 8002b2c:	370c      	adds	r7, #12
 8002b2e:	46bd      	mov	sp, r7
 8002b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b34:	4770      	bx	lr

08002b36 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 8002b36:	b480      	push	{r7}
 8002b38:	b083      	sub	sp, #12
 8002b3a:	af00      	add	r7, sp, #0
 8002b3c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	689b      	ldr	r3, [r3, #8]
 8002b42:	f003 0302 	and.w	r3, r3, #2
 8002b46:	2b02      	cmp	r3, #2
 8002b48:	d101      	bne.n	8002b4e <LL_ADC_IsDisableOngoing+0x18>
 8002b4a:	2301      	movs	r3, #1
 8002b4c:	e000      	b.n	8002b50 <LL_ADC_IsDisableOngoing+0x1a>
 8002b4e:	2300      	movs	r3, #0
}
 8002b50:	4618      	mov	r0, r3
 8002b52:	370c      	adds	r7, #12
 8002b54:	46bd      	mov	sp, r7
 8002b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b5a:	4770      	bx	lr

08002b5c <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8002b5c:	b480      	push	{r7}
 8002b5e:	b083      	sub	sp, #12
 8002b60:	af00      	add	r7, sp, #0
 8002b62:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	689b      	ldr	r3, [r3, #8]
 8002b68:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002b6c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002b70:	f043 0204 	orr.w	r2, r3, #4
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8002b78:	bf00      	nop
 8002b7a:	370c      	adds	r7, #12
 8002b7c:	46bd      	mov	sp, r7
 8002b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b82:	4770      	bx	lr

08002b84 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 8002b84:	b480      	push	{r7}
 8002b86:	b083      	sub	sp, #12
 8002b88:	af00      	add	r7, sp, #0
 8002b8a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	689b      	ldr	r3, [r3, #8]
 8002b90:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002b94:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002b98:	f043 0210 	orr.w	r2, r3, #16
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 8002ba0:	bf00      	nop
 8002ba2:	370c      	adds	r7, #12
 8002ba4:	46bd      	mov	sp, r7
 8002ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002baa:	4770      	bx	lr

08002bac <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002bac:	b480      	push	{r7}
 8002bae:	b083      	sub	sp, #12
 8002bb0:	af00      	add	r7, sp, #0
 8002bb2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	689b      	ldr	r3, [r3, #8]
 8002bb8:	f003 0304 	and.w	r3, r3, #4
 8002bbc:	2b04      	cmp	r3, #4
 8002bbe:	d101      	bne.n	8002bc4 <LL_ADC_REG_IsConversionOngoing+0x18>
 8002bc0:	2301      	movs	r3, #1
 8002bc2:	e000      	b.n	8002bc6 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002bc4:	2300      	movs	r3, #0
}
 8002bc6:	4618      	mov	r0, r3
 8002bc8:	370c      	adds	r7, #12
 8002bca:	46bd      	mov	sp, r7
 8002bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bd0:	4770      	bx	lr

08002bd2 <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 8002bd2:	b480      	push	{r7}
 8002bd4:	b083      	sub	sp, #12
 8002bd6:	af00      	add	r7, sp, #0
 8002bd8:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	689b      	ldr	r3, [r3, #8]
 8002bde:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002be2:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002be6:	f043 0220 	orr.w	r2, r3, #32
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 8002bee:	bf00      	nop
 8002bf0:	370c      	adds	r7, #12
 8002bf2:	46bd      	mov	sp, r7
 8002bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bf8:	4770      	bx	lr

08002bfa <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002bfa:	b480      	push	{r7}
 8002bfc:	b083      	sub	sp, #12
 8002bfe:	af00      	add	r7, sp, #0
 8002c00:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	689b      	ldr	r3, [r3, #8]
 8002c06:	f003 0308 	and.w	r3, r3, #8
 8002c0a:	2b08      	cmp	r3, #8
 8002c0c:	d101      	bne.n	8002c12 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8002c0e:	2301      	movs	r3, #1
 8002c10:	e000      	b.n	8002c14 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8002c12:	2300      	movs	r3, #0
}
 8002c14:	4618      	mov	r0, r3
 8002c16:	370c      	adds	r7, #12
 8002c18:	46bd      	mov	sp, r7
 8002c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c1e:	4770      	bx	lr

08002c20 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002c20:	b580      	push	{r7, lr}
 8002c22:	b088      	sub	sp, #32
 8002c24:	af00      	add	r7, sp, #0
 8002c26:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002c28:	2300      	movs	r3, #0
 8002c2a:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8002c2c:	2300      	movs	r3, #0
 8002c2e:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	d101      	bne.n	8002c3a <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8002c36:	2301      	movs	r3, #1
 8002c38:	e126      	b.n	8002e88 <HAL_ADC_Init+0x268>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	691b      	ldr	r3, [r3, #16]
 8002c3e:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	d109      	bne.n	8002c5c <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002c48:	6878      	ldr	r0, [r7, #4]
 8002c4a:	f7ff f9e1 	bl	8002010 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	2200      	movs	r2, #0
 8002c52:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	2200      	movs	r2, #0
 8002c58:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	4618      	mov	r0, r3
 8002c62:	f7ff fef1 	bl	8002a48 <LL_ADC_IsDeepPowerDownEnabled>
 8002c66:	4603      	mov	r3, r0
 8002c68:	2b00      	cmp	r3, #0
 8002c6a:	d004      	beq.n	8002c76 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	4618      	mov	r0, r3
 8002c72:	f7ff fed7 	bl	8002a24 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	4618      	mov	r0, r3
 8002c7c:	f7ff ff0c 	bl	8002a98 <LL_ADC_IsInternalRegulatorEnabled>
 8002c80:	4603      	mov	r3, r0
 8002c82:	2b00      	cmp	r3, #0
 8002c84:	d115      	bne.n	8002cb2 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	4618      	mov	r0, r3
 8002c8c:	f7ff fef0 	bl	8002a70 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002c90:	4b7f      	ldr	r3, [pc, #508]	@ (8002e90 <HAL_ADC_Init+0x270>)
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	099b      	lsrs	r3, r3, #6
 8002c96:	4a7f      	ldr	r2, [pc, #508]	@ (8002e94 <HAL_ADC_Init+0x274>)
 8002c98:	fba2 2303 	umull	r2, r3, r2, r3
 8002c9c:	099b      	lsrs	r3, r3, #6
 8002c9e:	3301      	adds	r3, #1
 8002ca0:	005b      	lsls	r3, r3, #1
 8002ca2:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002ca4:	e002      	b.n	8002cac <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8002ca6:	68fb      	ldr	r3, [r7, #12]
 8002ca8:	3b01      	subs	r3, #1
 8002caa:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	2b00      	cmp	r3, #0
 8002cb0:	d1f9      	bne.n	8002ca6 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	4618      	mov	r0, r3
 8002cb8:	f7ff feee 	bl	8002a98 <LL_ADC_IsInternalRegulatorEnabled>
 8002cbc:	4603      	mov	r3, r0
 8002cbe:	2b00      	cmp	r3, #0
 8002cc0:	d10d      	bne.n	8002cde <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002cc6:	f043 0210 	orr.w	r2, r3, #16
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002cd2:	f043 0201 	orr.w	r2, r3, #1
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8002cda:	2301      	movs	r3, #1
 8002cdc:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	4618      	mov	r0, r3
 8002ce4:	f7ff ff62 	bl	8002bac <LL_ADC_REG_IsConversionOngoing>
 8002ce8:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002cee:	f003 0310 	and.w	r3, r3, #16
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	f040 80bf 	bne.w	8002e76 <HAL_ADC_Init+0x256>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8002cf8:	697b      	ldr	r3, [r7, #20]
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	f040 80bb 	bne.w	8002e76 <HAL_ADC_Init+0x256>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002d04:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8002d08:	f043 0202 	orr.w	r2, r3, #2
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	4618      	mov	r0, r3
 8002d16:	f7ff fefb 	bl	8002b10 <LL_ADC_IsEnabled>
 8002d1a:	4603      	mov	r3, r0
 8002d1c:	2b00      	cmp	r3, #0
 8002d1e:	d10b      	bne.n	8002d38 <HAL_ADC_Init+0x118>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002d20:	485d      	ldr	r0, [pc, #372]	@ (8002e98 <HAL_ADC_Init+0x278>)
 8002d22:	f7ff fef5 	bl	8002b10 <LL_ADC_IsEnabled>
 8002d26:	4603      	mov	r3, r0
 8002d28:	2b00      	cmp	r3, #0
 8002d2a:	d105      	bne.n	8002d38 <HAL_ADC_Init+0x118>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	685b      	ldr	r3, [r3, #4]
 8002d30:	4619      	mov	r1, r3
 8002d32:	485a      	ldr	r0, [pc, #360]	@ (8002e9c <HAL_ADC_Init+0x27c>)
 8002d34:	f7ff fd5e 	bl	80027f4 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	7e5b      	ldrb	r3, [r3, #25]
 8002d3c:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002d42:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8002d48:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8002d4e:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002d56:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002d58:	4313      	orrs	r3, r2
 8002d5a:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002d62:	2b01      	cmp	r3, #1
 8002d64:	d106      	bne.n	8002d74 <HAL_ADC_Init+0x154>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d6a:	3b01      	subs	r3, #1
 8002d6c:	045b      	lsls	r3, r3, #17
 8002d6e:	69ba      	ldr	r2, [r7, #24]
 8002d70:	4313      	orrs	r3, r2
 8002d72:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d78:	2b00      	cmp	r3, #0
 8002d7a:	d009      	beq.n	8002d90 <HAL_ADC_Init+0x170>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d80:	f403 7270 	and.w	r2, r3, #960	@ 0x3c0
                   | hadc->Init.ExternalTrigConvEdge
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d88:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002d8a:	69ba      	ldr	r2, [r7, #24]
 8002d8c:	4313      	orrs	r3, r2
 8002d8e:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	68da      	ldr	r2, [r3, #12]
 8002d96:	4b42      	ldr	r3, [pc, #264]	@ (8002ea0 <HAL_ADC_Init+0x280>)
 8002d98:	4013      	ands	r3, r2
 8002d9a:	687a      	ldr	r2, [r7, #4]
 8002d9c:	6812      	ldr	r2, [r2, #0]
 8002d9e:	69b9      	ldr	r1, [r7, #24]
 8002da0:	430b      	orrs	r3, r1
 8002da2:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	4618      	mov	r0, r3
 8002daa:	f7ff ff26 	bl	8002bfa <LL_ADC_INJ_IsConversionOngoing>
 8002dae:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002db0:	697b      	ldr	r3, [r7, #20]
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	d13d      	bne.n	8002e32 <HAL_ADC_Init+0x212>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002db6:	693b      	ldr	r3, [r7, #16]
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	d13a      	bne.n	8002e32 <HAL_ADC_Init+0x212>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	7e1b      	ldrb	r3, [r3, #24]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8002dc0:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8002dc8:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8002dca:	4313      	orrs	r3, r2
 8002dcc:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	68db      	ldr	r3, [r3, #12]
 8002dd4:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002dd8:	f023 0302 	bic.w	r3, r3, #2
 8002ddc:	687a      	ldr	r2, [r7, #4]
 8002dde:	6812      	ldr	r2, [r2, #0]
 8002de0:	69b9      	ldr	r1, [r7, #24]
 8002de2:	430b      	orrs	r3, r1
 8002de4:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8002dec:	2b01      	cmp	r3, #1
 8002dee:	d118      	bne.n	8002e22 <HAL_ADC_Init+0x202>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	691b      	ldr	r3, [r3, #16]
 8002df6:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8002dfa:	f023 0304 	bic.w	r3, r3, #4
 8002dfe:	687a      	ldr	r2, [r7, #4]
 8002e00:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 8002e02:	687a      	ldr	r2, [r7, #4]
 8002e04:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8002e06:	4311      	orrs	r1, r2
 8002e08:	687a      	ldr	r2, [r7, #4]
 8002e0a:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8002e0c:	4311      	orrs	r1, r2
 8002e0e:	687a      	ldr	r2, [r7, #4]
 8002e10:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8002e12:	430a      	orrs	r2, r1
 8002e14:	431a      	orrs	r2, r3
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	f042 0201 	orr.w	r2, r2, #1
 8002e1e:	611a      	str	r2, [r3, #16]
 8002e20:	e007      	b.n	8002e32 <HAL_ADC_Init+0x212>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	691a      	ldr	r2, [r3, #16]
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	f022 0201 	bic.w	r2, r2, #1
 8002e30:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	691b      	ldr	r3, [r3, #16]
 8002e36:	2b01      	cmp	r3, #1
 8002e38:	d10c      	bne.n	8002e54 <HAL_ADC_Init+0x234>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e40:	f023 010f 	bic.w	r1, r3, #15
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	69db      	ldr	r3, [r3, #28]
 8002e48:	1e5a      	subs	r2, r3, #1
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	430a      	orrs	r2, r1
 8002e50:	631a      	str	r2, [r3, #48]	@ 0x30
 8002e52:	e007      	b.n	8002e64 <HAL_ADC_Init+0x244>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	f022 020f 	bic.w	r2, r2, #15
 8002e62:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002e68:	f023 0303 	bic.w	r3, r3, #3
 8002e6c:	f043 0201 	orr.w	r2, r3, #1
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	655a      	str	r2, [r3, #84]	@ 0x54
 8002e74:	e007      	b.n	8002e86 <HAL_ADC_Init+0x266>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002e7a:	f043 0210 	orr.w	r2, r3, #16
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8002e82:	2301      	movs	r3, #1
 8002e84:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8002e86:	7ffb      	ldrb	r3, [r7, #31]
}
 8002e88:	4618      	mov	r0, r3
 8002e8a:	3720      	adds	r7, #32
 8002e8c:	46bd      	mov	sp, r7
 8002e8e:	bd80      	pop	{r7, pc}
 8002e90:	2000016c 	.word	0x2000016c
 8002e94:	053e2d63 	.word	0x053e2d63
 8002e98:	50040000 	.word	0x50040000
 8002e9c:	50040300 	.word	0x50040300
 8002ea0:	fff0c007 	.word	0xfff0c007

08002ea4 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8002ea4:	b580      	push	{r7, lr}
 8002ea6:	b084      	sub	sp, #16
 8002ea8:	af00      	add	r7, sp, #0
 8002eaa:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	4618      	mov	r0, r3
 8002eb2:	f7ff fe7b 	bl	8002bac <LL_ADC_REG_IsConversionOngoing>
 8002eb6:	4603      	mov	r3, r0
 8002eb8:	2b00      	cmp	r3, #0
 8002eba:	d14f      	bne.n	8002f5c <HAL_ADC_Start+0xb8>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002ec2:	2b01      	cmp	r3, #1
 8002ec4:	d101      	bne.n	8002eca <HAL_ADC_Start+0x26>
 8002ec6:	2302      	movs	r3, #2
 8002ec8:	e04b      	b.n	8002f62 <HAL_ADC_Start+0xbe>
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	2201      	movs	r2, #1
 8002ece:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8002ed2:	6878      	ldr	r0, [r7, #4]
 8002ed4:	f000 fdb6 	bl	8003a44 <ADC_Enable>
 8002ed8:	4603      	mov	r3, r0
 8002eda:	73fb      	strb	r3, [r7, #15]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8002edc:	7bfb      	ldrb	r3, [r7, #15]
 8002ede:	2b00      	cmp	r3, #0
 8002ee0:	d137      	bne.n	8002f52 <HAL_ADC_Start+0xae>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002ee6:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8002eea:	f023 0301 	bic.w	r3, r3, #1
 8002eee:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	655a      	str	r2, [r3, #84]	@ 0x54
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002efa:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002efe:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002f02:	d106      	bne.n	8002f12 <HAL_ADC_Start+0x6e>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f08:	f023 0206 	bic.w	r2, r3, #6
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	659a      	str	r2, [r3, #88]	@ 0x58
 8002f10:	e002      	b.n	8002f18 <HAL_ADC_Start+0x74>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	2200      	movs	r2, #0
 8002f16:	659a      	str	r2, [r3, #88]	@ 0x58
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	221c      	movs	r2, #28
 8002f1e:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	2200      	movs	r2, #0
 8002f24:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
        }

      }
#else
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	68db      	ldr	r3, [r3, #12]
 8002f2e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002f32:	2b00      	cmp	r3, #0
 8002f34:	d007      	beq.n	8002f46 <HAL_ADC_Start+0xa2>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002f3a:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002f3e:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	655a      	str	r2, [r3, #84]	@ 0x54
      }

      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	4618      	mov	r0, r3
 8002f4c:	f7ff fe06 	bl	8002b5c <LL_ADC_REG_StartConversion>
 8002f50:	e006      	b.n	8002f60 <HAL_ADC_Start+0xbc>
#endif /* ADC_MULTIMODE_SUPPORT */
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	2200      	movs	r2, #0
 8002f56:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
 8002f5a:	e001      	b.n	8002f60 <HAL_ADC_Start+0xbc>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8002f5c:	2302      	movs	r3, #2
 8002f5e:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return tmp_hal_status;
 8002f60:	7bfb      	ldrb	r3, [r7, #15]
}
 8002f62:	4618      	mov	r0, r3
 8002f64:	3710      	adds	r7, #16
 8002f66:	46bd      	mov	sp, r7
 8002f68:	bd80      	pop	{r7, pc}

08002f6a <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8002f6a:	b580      	push	{r7, lr}
 8002f6c:	b084      	sub	sp, #16
 8002f6e:	af00      	add	r7, sp, #0
 8002f70:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002f78:	2b01      	cmp	r3, #1
 8002f7a:	d101      	bne.n	8002f80 <HAL_ADC_Stop+0x16>
 8002f7c:	2302      	movs	r3, #2
 8002f7e:	e023      	b.n	8002fc8 <HAL_ADC_Stop+0x5e>
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	2201      	movs	r2, #1
 8002f84:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* 1. Stop potential conversion on going, on ADC groups regular and injected */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 8002f88:	2103      	movs	r1, #3
 8002f8a:	6878      	ldr	r0, [r7, #4]
 8002f8c:	f000 fc9e 	bl	80038cc <ADC_ConversionStop>
 8002f90:	4603      	mov	r3, r0
 8002f92:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8002f94:	7bfb      	ldrb	r3, [r7, #15]
 8002f96:	2b00      	cmp	r3, #0
 8002f98:	d111      	bne.n	8002fbe <HAL_ADC_Stop+0x54>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8002f9a:	6878      	ldr	r0, [r7, #4]
 8002f9c:	f000 fdd8 	bl	8003b50 <ADC_Disable>
 8002fa0:	4603      	mov	r3, r0
 8002fa2:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8002fa4:	7bfb      	ldrb	r3, [r7, #15]
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	d109      	bne.n	8002fbe <HAL_ADC_Stop+0x54>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002fae:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002fb2:	f023 0301 	bic.w	r3, r3, #1
 8002fb6:	f043 0201 	orr.w	r2, r3, #1
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	655a      	str	r2, [r3, #84]	@ 0x54
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	2200      	movs	r2, #0
 8002fc2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8002fc6:	7bfb      	ldrb	r3, [r7, #15]
}
 8002fc8:	4618      	mov	r0, r3
 8002fca:	3710      	adds	r7, #16
 8002fcc:	46bd      	mov	sp, r7
 8002fce:	bd80      	pop	{r7, pc}

08002fd0 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8002fd0:	b580      	push	{r7, lr}
 8002fd2:	b086      	sub	sp, #24
 8002fd4:	af00      	add	r7, sp, #0
 8002fd6:	6078      	str	r0, [r7, #4]
 8002fd8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	695b      	ldr	r3, [r3, #20]
 8002fde:	2b08      	cmp	r3, #8
 8002fe0:	d102      	bne.n	8002fe8 <HAL_ADC_PollForConversion+0x18>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 8002fe2:	2308      	movs	r3, #8
 8002fe4:	617b      	str	r3, [r7, #20]
 8002fe6:	e010      	b.n	800300a <HAL_ADC_PollForConversion+0x3a>
        tmp_Flag_End = (ADC_FLAG_EOC);
      }
    }
#else
    /* Check ADC DMA mode */
    if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	68db      	ldr	r3, [r3, #12]
 8002fee:	f003 0301 	and.w	r3, r3, #1
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	d007      	beq.n	8003006 <HAL_ADC_PollForConversion+0x36>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002ffa:	f043 0220 	orr.w	r2, r3, #32
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_ERROR;
 8003002:	2301      	movs	r3, #1
 8003004:	e06f      	b.n	80030e6 <HAL_ADC_PollForConversion+0x116>
    }
    else
    {
      tmp_Flag_End = (ADC_FLAG_EOC);
 8003006:	2304      	movs	r3, #4
 8003008:	617b      	str	r3, [r7, #20]
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 800300a:	f7ff fbc3 	bl	8002794 <HAL_GetTick>
 800300e:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8003010:	e021      	b.n	8003056 <HAL_ADC_PollForConversion+0x86>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8003012:	683b      	ldr	r3, [r7, #0]
 8003014:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003018:	d01d      	beq.n	8003056 <HAL_ADC_PollForConversion+0x86>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 800301a:	f7ff fbbb 	bl	8002794 <HAL_GetTick>
 800301e:	4602      	mov	r2, r0
 8003020:	693b      	ldr	r3, [r7, #16]
 8003022:	1ad3      	subs	r3, r2, r3
 8003024:	683a      	ldr	r2, [r7, #0]
 8003026:	429a      	cmp	r2, r3
 8003028:	d302      	bcc.n	8003030 <HAL_ADC_PollForConversion+0x60>
 800302a:	683b      	ldr	r3, [r7, #0]
 800302c:	2b00      	cmp	r3, #0
 800302e:	d112      	bne.n	8003056 <HAL_ADC_PollForConversion+0x86>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	681a      	ldr	r2, [r3, #0]
 8003036:	697b      	ldr	r3, [r7, #20]
 8003038:	4013      	ands	r3, r2
 800303a:	2b00      	cmp	r3, #0
 800303c:	d10b      	bne.n	8003056 <HAL_ADC_PollForConversion+0x86>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003042:	f043 0204 	orr.w	r2, r3, #4
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	2200      	movs	r2, #0
 800304e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

          return HAL_TIMEOUT;
 8003052:	2303      	movs	r3, #3
 8003054:	e047      	b.n	80030e6 <HAL_ADC_PollForConversion+0x116>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	681a      	ldr	r2, [r3, #0]
 800305c:	697b      	ldr	r3, [r7, #20]
 800305e:	4013      	ands	r3, r2
 8003060:	2b00      	cmp	r3, #0
 8003062:	d0d6      	beq.n	8003012 <HAL_ADC_PollForConversion+0x42>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003068:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	4618      	mov	r0, r3
 8003076:	f7ff fc46 	bl	8002906 <LL_ADC_REG_IsTriggerSourceSWStart>
 800307a:	4603      	mov	r3, r0
 800307c:	2b00      	cmp	r3, #0
 800307e:	d01c      	beq.n	80030ba <HAL_ADC_PollForConversion+0xea>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	7e5b      	ldrb	r3, [r3, #25]
 8003084:	2b00      	cmp	r3, #0
 8003086:	d118      	bne.n	80030ba <HAL_ADC_PollForConversion+0xea>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	f003 0308 	and.w	r3, r3, #8
 8003092:	2b08      	cmp	r3, #8
 8003094:	d111      	bne.n	80030ba <HAL_ADC_PollForConversion+0xea>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800309a:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	655a      	str	r2, [r3, #84]	@ 0x54

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80030a6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	d105      	bne.n	80030ba <HAL_ADC_PollForConversion+0xea>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80030b2:	f043 0201 	orr.w	r2, r3, #1
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	655a      	str	r2, [r3, #84]	@ 0x54
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
  }
#else
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	68db      	ldr	r3, [r3, #12]
 80030c0:	60fb      	str	r3, [r7, #12]
#endif /* ADC_MULTIMODE_SUPPORT */

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 80030c2:	697b      	ldr	r3, [r7, #20]
 80030c4:	2b08      	cmp	r3, #8
 80030c6:	d104      	bne.n	80030d2 <HAL_ADC_PollForConversion+0x102>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	2208      	movs	r2, #8
 80030ce:	601a      	str	r2, [r3, #0]
 80030d0:	e008      	b.n	80030e4 <HAL_ADC_PollForConversion+0x114>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 80030d2:	68fb      	ldr	r3, [r7, #12]
 80030d4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80030d8:	2b00      	cmp	r3, #0
 80030da:	d103      	bne.n	80030e4 <HAL_ADC_PollForConversion+0x114>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	220c      	movs	r2, #12
 80030e2:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 80030e4:	2300      	movs	r3, #0
}
 80030e6:	4618      	mov	r0, r3
 80030e8:	3718      	adds	r7, #24
 80030ea:	46bd      	mov	sp, r7
 80030ec:	bd80      	pop	{r7, pc}

080030ee <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 80030ee:	b480      	push	{r7}
 80030f0:	b083      	sub	sp, #12
 80030f2:	af00      	add	r7, sp, #0
 80030f4:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 80030fc:	4618      	mov	r0, r3
 80030fe:	370c      	adds	r7, #12
 8003100:	46bd      	mov	sp, r7
 8003102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003106:	4770      	bx	lr

08003108 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8003108:	b580      	push	{r7, lr}
 800310a:	b0b6      	sub	sp, #216	@ 0xd8
 800310c:	af00      	add	r7, sp, #0
 800310e:	6078      	str	r0, [r7, #4]
 8003110:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003112:	2300      	movs	r3, #0
 8003114:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8003118:	2300      	movs	r3, #0
 800311a:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8003122:	2b01      	cmp	r3, #1
 8003124:	d101      	bne.n	800312a <HAL_ADC_ConfigChannel+0x22>
 8003126:	2302      	movs	r3, #2
 8003128:	e3bb      	b.n	80038a2 <HAL_ADC_ConfigChannel+0x79a>
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	2201      	movs	r2, #1
 800312e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	4618      	mov	r0, r3
 8003138:	f7ff fd38 	bl	8002bac <LL_ADC_REG_IsConversionOngoing>
 800313c:	4603      	mov	r3, r0
 800313e:	2b00      	cmp	r3, #0
 8003140:	f040 83a0 	bne.w	8003884 <HAL_ADC_ConfigChannel+0x77c>
  {
#if !defined (USE_FULL_ASSERT)
    uint32_t config_rank = pConfig->Rank;
 8003144:	683b      	ldr	r3, [r7, #0]
 8003146:	685b      	ldr	r3, [r3, #4]
 8003148:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (pConfig->Rank <= 5U)
 800314c:	683b      	ldr	r3, [r7, #0]
 800314e:	685b      	ldr	r3, [r3, #4]
 8003150:	2b05      	cmp	r3, #5
 8003152:	d824      	bhi.n	800319e <HAL_ADC_ConfigChannel+0x96>
    {
      switch (pConfig->Rank)
 8003154:	683b      	ldr	r3, [r7, #0]
 8003156:	685b      	ldr	r3, [r3, #4]
 8003158:	3b02      	subs	r3, #2
 800315a:	2b03      	cmp	r3, #3
 800315c:	d81b      	bhi.n	8003196 <HAL_ADC_ConfigChannel+0x8e>
 800315e:	a201      	add	r2, pc, #4	@ (adr r2, 8003164 <HAL_ADC_ConfigChannel+0x5c>)
 8003160:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003164:	08003175 	.word	0x08003175
 8003168:	0800317d 	.word	0x0800317d
 800316c:	08003185 	.word	0x08003185
 8003170:	0800318d 	.word	0x0800318d
      {
        case 2U:
          config_rank = ADC_REGULAR_RANK_2;
 8003174:	230c      	movs	r3, #12
 8003176:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 800317a:	e010      	b.n	800319e <HAL_ADC_ConfigChannel+0x96>
        case 3U:
          config_rank = ADC_REGULAR_RANK_3;
 800317c:	2312      	movs	r3, #18
 800317e:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8003182:	e00c      	b.n	800319e <HAL_ADC_ConfigChannel+0x96>
        case 4U:
          config_rank = ADC_REGULAR_RANK_4;
 8003184:	2318      	movs	r3, #24
 8003186:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 800318a:	e008      	b.n	800319e <HAL_ADC_ConfigChannel+0x96>
        case 5U:
          config_rank = ADC_REGULAR_RANK_5;
 800318c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003190:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8003194:	e003      	b.n	800319e <HAL_ADC_ConfigChannel+0x96>
        /* case 1U */
        default:
          config_rank = ADC_REGULAR_RANK_1;
 8003196:	2306      	movs	r3, #6
 8003198:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 800319c:	bf00      	nop
      }
    }
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, config_rank, pConfig->Channel);
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	6818      	ldr	r0, [r3, #0]
 80031a2:	683b      	ldr	r3, [r7, #0]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	461a      	mov	r2, r3
 80031a8:	f8d7 10d0 	ldr.w	r1, [r7, #208]	@ 0xd0
 80031ac:	f7ff fbbe 	bl	800292c <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	4618      	mov	r0, r3
 80031b6:	f7ff fcf9 	bl	8002bac <LL_ADC_REG_IsConversionOngoing>
 80031ba:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	4618      	mov	r0, r3
 80031c4:	f7ff fd19 	bl	8002bfa <LL_ADC_INJ_IsConversionOngoing>
 80031c8:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80031cc:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	f040 81a4 	bne.w	800351e <HAL_ADC_ConfigChannel+0x416>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80031d6:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80031da:	2b00      	cmp	r3, #0
 80031dc:	f040 819f 	bne.w	800351e <HAL_ADC_ConfigChannel+0x416>
        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
      }
#else
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	6818      	ldr	r0, [r3, #0]
 80031e4:	683b      	ldr	r3, [r7, #0]
 80031e6:	6819      	ldr	r1, [r3, #0]
 80031e8:	683b      	ldr	r3, [r7, #0]
 80031ea:	689b      	ldr	r3, [r3, #8]
 80031ec:	461a      	mov	r2, r3
 80031ee:	f7ff fbc9 	bl	8002984 <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 80031f2:	683b      	ldr	r3, [r7, #0]
 80031f4:	695a      	ldr	r2, [r3, #20]
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	68db      	ldr	r3, [r3, #12]
 80031fc:	08db      	lsrs	r3, r3, #3
 80031fe:	f003 0303 	and.w	r3, r3, #3
 8003202:	005b      	lsls	r3, r3, #1
 8003204:	fa02 f303 	lsl.w	r3, r2, r3
 8003208:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 800320c:	683b      	ldr	r3, [r7, #0]
 800320e:	691b      	ldr	r3, [r3, #16]
 8003210:	2b04      	cmp	r3, #4
 8003212:	d00a      	beq.n	800322a <HAL_ADC_ConfigChannel+0x122>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	6818      	ldr	r0, [r3, #0]
 8003218:	683b      	ldr	r3, [r7, #0]
 800321a:	6919      	ldr	r1, [r3, #16]
 800321c:	683b      	ldr	r3, [r7, #0]
 800321e:	681a      	ldr	r2, [r3, #0]
 8003220:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003224:	f7ff fb1a 	bl	800285c <LL_ADC_SetOffset>
 8003228:	e179      	b.n	800351e <HAL_ADC_ConfigChannel+0x416>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	2100      	movs	r1, #0
 8003230:	4618      	mov	r0, r3
 8003232:	f7ff fb37 	bl	80028a4 <LL_ADC_GetOffsetChannel>
 8003236:	4603      	mov	r3, r0
 8003238:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800323c:	2b00      	cmp	r3, #0
 800323e:	d10a      	bne.n	8003256 <HAL_ADC_ConfigChannel+0x14e>
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	2100      	movs	r1, #0
 8003246:	4618      	mov	r0, r3
 8003248:	f7ff fb2c 	bl	80028a4 <LL_ADC_GetOffsetChannel>
 800324c:	4603      	mov	r3, r0
 800324e:	0e9b      	lsrs	r3, r3, #26
 8003250:	f003 021f 	and.w	r2, r3, #31
 8003254:	e01e      	b.n	8003294 <HAL_ADC_ConfigChannel+0x18c>
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	2100      	movs	r1, #0
 800325c:	4618      	mov	r0, r3
 800325e:	f7ff fb21 	bl	80028a4 <LL_ADC_GetOffsetChannel>
 8003262:	4603      	mov	r3, r0
 8003264:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003268:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800326c:	fa93 f3a3 	rbit	r3, r3
 8003270:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8003274:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8003278:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 800327c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003280:	2b00      	cmp	r3, #0
 8003282:	d101      	bne.n	8003288 <HAL_ADC_ConfigChannel+0x180>
  {
    return 32U;
 8003284:	2320      	movs	r3, #32
 8003286:	e004      	b.n	8003292 <HAL_ADC_ConfigChannel+0x18a>
  }
  return __builtin_clz(value);
 8003288:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800328c:	fab3 f383 	clz	r3, r3
 8003290:	b2db      	uxtb	r3, r3
 8003292:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003294:	683b      	ldr	r3, [r7, #0]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800329c:	2b00      	cmp	r3, #0
 800329e:	d105      	bne.n	80032ac <HAL_ADC_ConfigChannel+0x1a4>
 80032a0:	683b      	ldr	r3, [r7, #0]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	0e9b      	lsrs	r3, r3, #26
 80032a6:	f003 031f 	and.w	r3, r3, #31
 80032aa:	e018      	b.n	80032de <HAL_ADC_ConfigChannel+0x1d6>
 80032ac:	683b      	ldr	r3, [r7, #0]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032b4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80032b8:	fa93 f3a3 	rbit	r3, r3
 80032bc:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  return result;
 80032c0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80032c4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  if (value == 0U)
 80032c8:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80032cc:	2b00      	cmp	r3, #0
 80032ce:	d101      	bne.n	80032d4 <HAL_ADC_ConfigChannel+0x1cc>
    return 32U;
 80032d0:	2320      	movs	r3, #32
 80032d2:	e004      	b.n	80032de <HAL_ADC_ConfigChannel+0x1d6>
  return __builtin_clz(value);
 80032d4:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80032d8:	fab3 f383 	clz	r3, r3
 80032dc:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80032de:	429a      	cmp	r2, r3
 80032e0:	d106      	bne.n	80032f0 <HAL_ADC_ConfigChannel+0x1e8>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	2200      	movs	r2, #0
 80032e8:	2100      	movs	r1, #0
 80032ea:	4618      	mov	r0, r3
 80032ec:	f7ff faf0 	bl	80028d0 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	2101      	movs	r1, #1
 80032f6:	4618      	mov	r0, r3
 80032f8:	f7ff fad4 	bl	80028a4 <LL_ADC_GetOffsetChannel>
 80032fc:	4603      	mov	r3, r0
 80032fe:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003302:	2b00      	cmp	r3, #0
 8003304:	d10a      	bne.n	800331c <HAL_ADC_ConfigChannel+0x214>
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	2101      	movs	r1, #1
 800330c:	4618      	mov	r0, r3
 800330e:	f7ff fac9 	bl	80028a4 <LL_ADC_GetOffsetChannel>
 8003312:	4603      	mov	r3, r0
 8003314:	0e9b      	lsrs	r3, r3, #26
 8003316:	f003 021f 	and.w	r2, r3, #31
 800331a:	e01e      	b.n	800335a <HAL_ADC_ConfigChannel+0x252>
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	2101      	movs	r1, #1
 8003322:	4618      	mov	r0, r3
 8003324:	f7ff fabe 	bl	80028a4 <LL_ADC_GetOffsetChannel>
 8003328:	4603      	mov	r3, r0
 800332a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800332e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8003332:	fa93 f3a3 	rbit	r3, r3
 8003336:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  return result;
 800333a:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800333e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (value == 0U)
 8003342:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8003346:	2b00      	cmp	r3, #0
 8003348:	d101      	bne.n	800334e <HAL_ADC_ConfigChannel+0x246>
    return 32U;
 800334a:	2320      	movs	r3, #32
 800334c:	e004      	b.n	8003358 <HAL_ADC_ConfigChannel+0x250>
  return __builtin_clz(value);
 800334e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8003352:	fab3 f383 	clz	r3, r3
 8003356:	b2db      	uxtb	r3, r3
 8003358:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800335a:	683b      	ldr	r3, [r7, #0]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003362:	2b00      	cmp	r3, #0
 8003364:	d105      	bne.n	8003372 <HAL_ADC_ConfigChannel+0x26a>
 8003366:	683b      	ldr	r3, [r7, #0]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	0e9b      	lsrs	r3, r3, #26
 800336c:	f003 031f 	and.w	r3, r3, #31
 8003370:	e018      	b.n	80033a4 <HAL_ADC_ConfigChannel+0x29c>
 8003372:	683b      	ldr	r3, [r7, #0]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800337a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800337e:	fa93 f3a3 	rbit	r3, r3
 8003382:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  return result;
 8003386:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800338a:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  if (value == 0U)
 800338e:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003392:	2b00      	cmp	r3, #0
 8003394:	d101      	bne.n	800339a <HAL_ADC_ConfigChannel+0x292>
    return 32U;
 8003396:	2320      	movs	r3, #32
 8003398:	e004      	b.n	80033a4 <HAL_ADC_ConfigChannel+0x29c>
  return __builtin_clz(value);
 800339a:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800339e:	fab3 f383 	clz	r3, r3
 80033a2:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80033a4:	429a      	cmp	r2, r3
 80033a6:	d106      	bne.n	80033b6 <HAL_ADC_ConfigChannel+0x2ae>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	2200      	movs	r2, #0
 80033ae:	2101      	movs	r1, #1
 80033b0:	4618      	mov	r0, r3
 80033b2:	f7ff fa8d 	bl	80028d0 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	2102      	movs	r1, #2
 80033bc:	4618      	mov	r0, r3
 80033be:	f7ff fa71 	bl	80028a4 <LL_ADC_GetOffsetChannel>
 80033c2:	4603      	mov	r3, r0
 80033c4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80033c8:	2b00      	cmp	r3, #0
 80033ca:	d10a      	bne.n	80033e2 <HAL_ADC_ConfigChannel+0x2da>
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	2102      	movs	r1, #2
 80033d2:	4618      	mov	r0, r3
 80033d4:	f7ff fa66 	bl	80028a4 <LL_ADC_GetOffsetChannel>
 80033d8:	4603      	mov	r3, r0
 80033da:	0e9b      	lsrs	r3, r3, #26
 80033dc:	f003 021f 	and.w	r2, r3, #31
 80033e0:	e01e      	b.n	8003420 <HAL_ADC_ConfigChannel+0x318>
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	2102      	movs	r1, #2
 80033e8:	4618      	mov	r0, r3
 80033ea:	f7ff fa5b 	bl	80028a4 <LL_ADC_GetOffsetChannel>
 80033ee:	4603      	mov	r3, r0
 80033f0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033f4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80033f8:	fa93 f3a3 	rbit	r3, r3
 80033fc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  return result;
 8003400:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003404:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  if (value == 0U)
 8003408:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800340c:	2b00      	cmp	r3, #0
 800340e:	d101      	bne.n	8003414 <HAL_ADC_ConfigChannel+0x30c>
    return 32U;
 8003410:	2320      	movs	r3, #32
 8003412:	e004      	b.n	800341e <HAL_ADC_ConfigChannel+0x316>
  return __builtin_clz(value);
 8003414:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003418:	fab3 f383 	clz	r3, r3
 800341c:	b2db      	uxtb	r3, r3
 800341e:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003420:	683b      	ldr	r3, [r7, #0]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003428:	2b00      	cmp	r3, #0
 800342a:	d105      	bne.n	8003438 <HAL_ADC_ConfigChannel+0x330>
 800342c:	683b      	ldr	r3, [r7, #0]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	0e9b      	lsrs	r3, r3, #26
 8003432:	f003 031f 	and.w	r3, r3, #31
 8003436:	e014      	b.n	8003462 <HAL_ADC_ConfigChannel+0x35a>
 8003438:	683b      	ldr	r3, [r7, #0]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800343e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003440:	fa93 f3a3 	rbit	r3, r3
 8003444:	67bb      	str	r3, [r7, #120]	@ 0x78
  return result;
 8003446:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003448:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (value == 0U)
 800344c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003450:	2b00      	cmp	r3, #0
 8003452:	d101      	bne.n	8003458 <HAL_ADC_ConfigChannel+0x350>
    return 32U;
 8003454:	2320      	movs	r3, #32
 8003456:	e004      	b.n	8003462 <HAL_ADC_ConfigChannel+0x35a>
  return __builtin_clz(value);
 8003458:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800345c:	fab3 f383 	clz	r3, r3
 8003460:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8003462:	429a      	cmp	r2, r3
 8003464:	d106      	bne.n	8003474 <HAL_ADC_ConfigChannel+0x36c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	2200      	movs	r2, #0
 800346c:	2102      	movs	r1, #2
 800346e:	4618      	mov	r0, r3
 8003470:	f7ff fa2e 	bl	80028d0 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	2103      	movs	r1, #3
 800347a:	4618      	mov	r0, r3
 800347c:	f7ff fa12 	bl	80028a4 <LL_ADC_GetOffsetChannel>
 8003480:	4603      	mov	r3, r0
 8003482:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003486:	2b00      	cmp	r3, #0
 8003488:	d10a      	bne.n	80034a0 <HAL_ADC_ConfigChannel+0x398>
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	2103      	movs	r1, #3
 8003490:	4618      	mov	r0, r3
 8003492:	f7ff fa07 	bl	80028a4 <LL_ADC_GetOffsetChannel>
 8003496:	4603      	mov	r3, r0
 8003498:	0e9b      	lsrs	r3, r3, #26
 800349a:	f003 021f 	and.w	r2, r3, #31
 800349e:	e017      	b.n	80034d0 <HAL_ADC_ConfigChannel+0x3c8>
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	2103      	movs	r1, #3
 80034a6:	4618      	mov	r0, r3
 80034a8:	f7ff f9fc 	bl	80028a4 <LL_ADC_GetOffsetChannel>
 80034ac:	4603      	mov	r3, r0
 80034ae:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034b0:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80034b2:	fa93 f3a3 	rbit	r3, r3
 80034b6:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 80034b8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80034ba:	677b      	str	r3, [r7, #116]	@ 0x74
  if (value == 0U)
 80034bc:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80034be:	2b00      	cmp	r3, #0
 80034c0:	d101      	bne.n	80034c6 <HAL_ADC_ConfigChannel+0x3be>
    return 32U;
 80034c2:	2320      	movs	r3, #32
 80034c4:	e003      	b.n	80034ce <HAL_ADC_ConfigChannel+0x3c6>
  return __builtin_clz(value);
 80034c6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80034c8:	fab3 f383 	clz	r3, r3
 80034cc:	b2db      	uxtb	r3, r3
 80034ce:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80034d0:	683b      	ldr	r3, [r7, #0]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80034d8:	2b00      	cmp	r3, #0
 80034da:	d105      	bne.n	80034e8 <HAL_ADC_ConfigChannel+0x3e0>
 80034dc:	683b      	ldr	r3, [r7, #0]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	0e9b      	lsrs	r3, r3, #26
 80034e2:	f003 031f 	and.w	r3, r3, #31
 80034e6:	e011      	b.n	800350c <HAL_ADC_ConfigChannel+0x404>
 80034e8:	683b      	ldr	r3, [r7, #0]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034ee:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80034f0:	fa93 f3a3 	rbit	r3, r3
 80034f4:	663b      	str	r3, [r7, #96]	@ 0x60
  return result;
 80034f6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80034f8:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (value == 0U)
 80034fa:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80034fc:	2b00      	cmp	r3, #0
 80034fe:	d101      	bne.n	8003504 <HAL_ADC_ConfigChannel+0x3fc>
    return 32U;
 8003500:	2320      	movs	r3, #32
 8003502:	e003      	b.n	800350c <HAL_ADC_ConfigChannel+0x404>
  return __builtin_clz(value);
 8003504:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003506:	fab3 f383 	clz	r3, r3
 800350a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800350c:	429a      	cmp	r2, r3
 800350e:	d106      	bne.n	800351e <HAL_ADC_ConfigChannel+0x416>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	2200      	movs	r2, #0
 8003516:	2103      	movs	r1, #3
 8003518:	4618      	mov	r0, r3
 800351a:	f7ff f9d9 	bl	80028d0 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	4618      	mov	r0, r3
 8003524:	f7ff faf4 	bl	8002b10 <LL_ADC_IsEnabled>
 8003528:	4603      	mov	r3, r0
 800352a:	2b00      	cmp	r3, #0
 800352c:	f040 8140 	bne.w	80037b0 <HAL_ADC_ConfigChannel+0x6a8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	6818      	ldr	r0, [r3, #0]
 8003534:	683b      	ldr	r3, [r7, #0]
 8003536:	6819      	ldr	r1, [r3, #0]
 8003538:	683b      	ldr	r3, [r7, #0]
 800353a:	68db      	ldr	r3, [r3, #12]
 800353c:	461a      	mov	r2, r3
 800353e:	f7ff fa4d 	bl	80029dc <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8003542:	683b      	ldr	r3, [r7, #0]
 8003544:	68db      	ldr	r3, [r3, #12]
 8003546:	4a8f      	ldr	r2, [pc, #572]	@ (8003784 <HAL_ADC_ConfigChannel+0x67c>)
 8003548:	4293      	cmp	r3, r2
 800354a:	f040 8131 	bne.w	80037b0 <HAL_ADC_ConfigChannel+0x6a8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8003552:	683b      	ldr	r3, [r7, #0]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800355a:	2b00      	cmp	r3, #0
 800355c:	d10b      	bne.n	8003576 <HAL_ADC_ConfigChannel+0x46e>
 800355e:	683b      	ldr	r3, [r7, #0]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	0e9b      	lsrs	r3, r3, #26
 8003564:	3301      	adds	r3, #1
 8003566:	f003 031f 	and.w	r3, r3, #31
 800356a:	2b09      	cmp	r3, #9
 800356c:	bf94      	ite	ls
 800356e:	2301      	movls	r3, #1
 8003570:	2300      	movhi	r3, #0
 8003572:	b2db      	uxtb	r3, r3
 8003574:	e019      	b.n	80035aa <HAL_ADC_ConfigChannel+0x4a2>
 8003576:	683b      	ldr	r3, [r7, #0]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	65bb      	str	r3, [r7, #88]	@ 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800357c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800357e:	fa93 f3a3 	rbit	r3, r3
 8003582:	657b      	str	r3, [r7, #84]	@ 0x54
  return result;
 8003584:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003586:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (value == 0U)
 8003588:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800358a:	2b00      	cmp	r3, #0
 800358c:	d101      	bne.n	8003592 <HAL_ADC_ConfigChannel+0x48a>
    return 32U;
 800358e:	2320      	movs	r3, #32
 8003590:	e003      	b.n	800359a <HAL_ADC_ConfigChannel+0x492>
  return __builtin_clz(value);
 8003592:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003594:	fab3 f383 	clz	r3, r3
 8003598:	b2db      	uxtb	r3, r3
 800359a:	3301      	adds	r3, #1
 800359c:	f003 031f 	and.w	r3, r3, #31
 80035a0:	2b09      	cmp	r3, #9
 80035a2:	bf94      	ite	ls
 80035a4:	2301      	movls	r3, #1
 80035a6:	2300      	movhi	r3, #0
 80035a8:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	d079      	beq.n	80036a2 <HAL_ADC_ConfigChannel+0x59a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80035ae:	683b      	ldr	r3, [r7, #0]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80035b6:	2b00      	cmp	r3, #0
 80035b8:	d107      	bne.n	80035ca <HAL_ADC_ConfigChannel+0x4c2>
 80035ba:	683b      	ldr	r3, [r7, #0]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	0e9b      	lsrs	r3, r3, #26
 80035c0:	3301      	adds	r3, #1
 80035c2:	069b      	lsls	r3, r3, #26
 80035c4:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80035c8:	e015      	b.n	80035f6 <HAL_ADC_ConfigChannel+0x4ee>
 80035ca:	683b      	ldr	r3, [r7, #0]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035d0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80035d2:	fa93 f3a3 	rbit	r3, r3
 80035d6:	64bb      	str	r3, [r7, #72]	@ 0x48
  return result;
 80035d8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80035da:	653b      	str	r3, [r7, #80]	@ 0x50
  if (value == 0U)
 80035dc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d101      	bne.n	80035e6 <HAL_ADC_ConfigChannel+0x4de>
    return 32U;
 80035e2:	2320      	movs	r3, #32
 80035e4:	e003      	b.n	80035ee <HAL_ADC_ConfigChannel+0x4e6>
  return __builtin_clz(value);
 80035e6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80035e8:	fab3 f383 	clz	r3, r3
 80035ec:	b2db      	uxtb	r3, r3
 80035ee:	3301      	adds	r3, #1
 80035f0:	069b      	lsls	r3, r3, #26
 80035f2:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80035f6:	683b      	ldr	r3, [r7, #0]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80035fe:	2b00      	cmp	r3, #0
 8003600:	d109      	bne.n	8003616 <HAL_ADC_ConfigChannel+0x50e>
 8003602:	683b      	ldr	r3, [r7, #0]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	0e9b      	lsrs	r3, r3, #26
 8003608:	3301      	adds	r3, #1
 800360a:	f003 031f 	and.w	r3, r3, #31
 800360e:	2101      	movs	r1, #1
 8003610:	fa01 f303 	lsl.w	r3, r1, r3
 8003614:	e017      	b.n	8003646 <HAL_ADC_ConfigChannel+0x53e>
 8003616:	683b      	ldr	r3, [r7, #0]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800361c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800361e:	fa93 f3a3 	rbit	r3, r3
 8003622:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return result;
 8003624:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003626:	647b      	str	r3, [r7, #68]	@ 0x44
  if (value == 0U)
 8003628:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800362a:	2b00      	cmp	r3, #0
 800362c:	d101      	bne.n	8003632 <HAL_ADC_ConfigChannel+0x52a>
    return 32U;
 800362e:	2320      	movs	r3, #32
 8003630:	e003      	b.n	800363a <HAL_ADC_ConfigChannel+0x532>
  return __builtin_clz(value);
 8003632:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003634:	fab3 f383 	clz	r3, r3
 8003638:	b2db      	uxtb	r3, r3
 800363a:	3301      	adds	r3, #1
 800363c:	f003 031f 	and.w	r3, r3, #31
 8003640:	2101      	movs	r1, #1
 8003642:	fa01 f303 	lsl.w	r3, r1, r3
 8003646:	ea42 0103 	orr.w	r1, r2, r3
 800364a:	683b      	ldr	r3, [r7, #0]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003652:	2b00      	cmp	r3, #0
 8003654:	d10a      	bne.n	800366c <HAL_ADC_ConfigChannel+0x564>
 8003656:	683b      	ldr	r3, [r7, #0]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	0e9b      	lsrs	r3, r3, #26
 800365c:	3301      	adds	r3, #1
 800365e:	f003 021f 	and.w	r2, r3, #31
 8003662:	4613      	mov	r3, r2
 8003664:	005b      	lsls	r3, r3, #1
 8003666:	4413      	add	r3, r2
 8003668:	051b      	lsls	r3, r3, #20
 800366a:	e018      	b.n	800369e <HAL_ADC_ConfigChannel+0x596>
 800366c:	683b      	ldr	r3, [r7, #0]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003672:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003674:	fa93 f3a3 	rbit	r3, r3
 8003678:	633b      	str	r3, [r7, #48]	@ 0x30
  return result;
 800367a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800367c:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (value == 0U)
 800367e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003680:	2b00      	cmp	r3, #0
 8003682:	d101      	bne.n	8003688 <HAL_ADC_ConfigChannel+0x580>
    return 32U;
 8003684:	2320      	movs	r3, #32
 8003686:	e003      	b.n	8003690 <HAL_ADC_ConfigChannel+0x588>
  return __builtin_clz(value);
 8003688:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800368a:	fab3 f383 	clz	r3, r3
 800368e:	b2db      	uxtb	r3, r3
 8003690:	3301      	adds	r3, #1
 8003692:	f003 021f 	and.w	r2, r3, #31
 8003696:	4613      	mov	r3, r2
 8003698:	005b      	lsls	r3, r3, #1
 800369a:	4413      	add	r3, r2
 800369c:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800369e:	430b      	orrs	r3, r1
 80036a0:	e081      	b.n	80037a6 <HAL_ADC_ConfigChannel+0x69e>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80036a2:	683b      	ldr	r3, [r7, #0]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	d107      	bne.n	80036be <HAL_ADC_ConfigChannel+0x5b6>
 80036ae:	683b      	ldr	r3, [r7, #0]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	0e9b      	lsrs	r3, r3, #26
 80036b4:	3301      	adds	r3, #1
 80036b6:	069b      	lsls	r3, r3, #26
 80036b8:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80036bc:	e015      	b.n	80036ea <HAL_ADC_ConfigChannel+0x5e2>
 80036be:	683b      	ldr	r3, [r7, #0]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80036c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80036c6:	fa93 f3a3 	rbit	r3, r3
 80036ca:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 80036cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 80036d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80036d2:	2b00      	cmp	r3, #0
 80036d4:	d101      	bne.n	80036da <HAL_ADC_ConfigChannel+0x5d2>
    return 32U;
 80036d6:	2320      	movs	r3, #32
 80036d8:	e003      	b.n	80036e2 <HAL_ADC_ConfigChannel+0x5da>
  return __builtin_clz(value);
 80036da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80036dc:	fab3 f383 	clz	r3, r3
 80036e0:	b2db      	uxtb	r3, r3
 80036e2:	3301      	adds	r3, #1
 80036e4:	069b      	lsls	r3, r3, #26
 80036e6:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80036ea:	683b      	ldr	r3, [r7, #0]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80036f2:	2b00      	cmp	r3, #0
 80036f4:	d109      	bne.n	800370a <HAL_ADC_ConfigChannel+0x602>
 80036f6:	683b      	ldr	r3, [r7, #0]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	0e9b      	lsrs	r3, r3, #26
 80036fc:	3301      	adds	r3, #1
 80036fe:	f003 031f 	and.w	r3, r3, #31
 8003702:	2101      	movs	r1, #1
 8003704:	fa01 f303 	lsl.w	r3, r1, r3
 8003708:	e017      	b.n	800373a <HAL_ADC_ConfigChannel+0x632>
 800370a:	683b      	ldr	r3, [r7, #0]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003710:	69fb      	ldr	r3, [r7, #28]
 8003712:	fa93 f3a3 	rbit	r3, r3
 8003716:	61bb      	str	r3, [r7, #24]
  return result;
 8003718:	69bb      	ldr	r3, [r7, #24]
 800371a:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 800371c:	6a3b      	ldr	r3, [r7, #32]
 800371e:	2b00      	cmp	r3, #0
 8003720:	d101      	bne.n	8003726 <HAL_ADC_ConfigChannel+0x61e>
    return 32U;
 8003722:	2320      	movs	r3, #32
 8003724:	e003      	b.n	800372e <HAL_ADC_ConfigChannel+0x626>
  return __builtin_clz(value);
 8003726:	6a3b      	ldr	r3, [r7, #32]
 8003728:	fab3 f383 	clz	r3, r3
 800372c:	b2db      	uxtb	r3, r3
 800372e:	3301      	adds	r3, #1
 8003730:	f003 031f 	and.w	r3, r3, #31
 8003734:	2101      	movs	r1, #1
 8003736:	fa01 f303 	lsl.w	r3, r1, r3
 800373a:	ea42 0103 	orr.w	r1, r2, r3
 800373e:	683b      	ldr	r3, [r7, #0]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003746:	2b00      	cmp	r3, #0
 8003748:	d10d      	bne.n	8003766 <HAL_ADC_ConfigChannel+0x65e>
 800374a:	683b      	ldr	r3, [r7, #0]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	0e9b      	lsrs	r3, r3, #26
 8003750:	3301      	adds	r3, #1
 8003752:	f003 021f 	and.w	r2, r3, #31
 8003756:	4613      	mov	r3, r2
 8003758:	005b      	lsls	r3, r3, #1
 800375a:	4413      	add	r3, r2
 800375c:	3b1e      	subs	r3, #30
 800375e:	051b      	lsls	r3, r3, #20
 8003760:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8003764:	e01e      	b.n	80037a4 <HAL_ADC_ConfigChannel+0x69c>
 8003766:	683b      	ldr	r3, [r7, #0]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800376c:	693b      	ldr	r3, [r7, #16]
 800376e:	fa93 f3a3 	rbit	r3, r3
 8003772:	60fb      	str	r3, [r7, #12]
  return result;
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8003778:	697b      	ldr	r3, [r7, #20]
 800377a:	2b00      	cmp	r3, #0
 800377c:	d104      	bne.n	8003788 <HAL_ADC_ConfigChannel+0x680>
    return 32U;
 800377e:	2320      	movs	r3, #32
 8003780:	e006      	b.n	8003790 <HAL_ADC_ConfigChannel+0x688>
 8003782:	bf00      	nop
 8003784:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8003788:	697b      	ldr	r3, [r7, #20]
 800378a:	fab3 f383 	clz	r3, r3
 800378e:	b2db      	uxtb	r3, r3
 8003790:	3301      	adds	r3, #1
 8003792:	f003 021f 	and.w	r2, r3, #31
 8003796:	4613      	mov	r3, r2
 8003798:	005b      	lsls	r3, r3, #1
 800379a:	4413      	add	r3, r2
 800379c:	3b1e      	subs	r3, #30
 800379e:	051b      	lsls	r3, r3, #20
 80037a0:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80037a4:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 80037a6:	683a      	ldr	r2, [r7, #0]
 80037a8:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80037aa:	4619      	mov	r1, r3
 80037ac:	f7ff f8ea 	bl	8002984 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 80037b0:	683b      	ldr	r3, [r7, #0]
 80037b2:	681a      	ldr	r2, [r3, #0]
 80037b4:	4b3d      	ldr	r3, [pc, #244]	@ (80038ac <HAL_ADC_ConfigChannel+0x7a4>)
 80037b6:	4013      	ands	r3, r2
 80037b8:	2b00      	cmp	r3, #0
 80037ba:	d06c      	beq.n	8003896 <HAL_ADC_ConfigChannel+0x78e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80037bc:	483c      	ldr	r0, [pc, #240]	@ (80038b0 <HAL_ADC_ConfigChannel+0x7a8>)
 80037be:	f7ff f83f 	bl	8002840 <LL_ADC_GetCommonPathInternalCh>
 80037c2:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80037c6:	683b      	ldr	r3, [r7, #0]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	4a3a      	ldr	r2, [pc, #232]	@ (80038b4 <HAL_ADC_ConfigChannel+0x7ac>)
 80037cc:	4293      	cmp	r3, r2
 80037ce:	d127      	bne.n	8003820 <HAL_ADC_ConfigChannel+0x718>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80037d0:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80037d4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80037d8:	2b00      	cmp	r3, #0
 80037da:	d121      	bne.n	8003820 <HAL_ADC_ConfigChannel+0x718>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	4a35      	ldr	r2, [pc, #212]	@ (80038b8 <HAL_ADC_ConfigChannel+0x7b0>)
 80037e2:	4293      	cmp	r3, r2
 80037e4:	d157      	bne.n	8003896 <HAL_ADC_ConfigChannel+0x78e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80037e6:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80037ea:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80037ee:	4619      	mov	r1, r3
 80037f0:	482f      	ldr	r0, [pc, #188]	@ (80038b0 <HAL_ADC_ConfigChannel+0x7a8>)
 80037f2:	f7ff f812 	bl	800281a <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80037f6:	4b31      	ldr	r3, [pc, #196]	@ (80038bc <HAL_ADC_ConfigChannel+0x7b4>)
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	099b      	lsrs	r3, r3, #6
 80037fc:	4a30      	ldr	r2, [pc, #192]	@ (80038c0 <HAL_ADC_ConfigChannel+0x7b8>)
 80037fe:	fba2 2303 	umull	r2, r3, r2, r3
 8003802:	099b      	lsrs	r3, r3, #6
 8003804:	1c5a      	adds	r2, r3, #1
 8003806:	4613      	mov	r3, r2
 8003808:	005b      	lsls	r3, r3, #1
 800380a:	4413      	add	r3, r2
 800380c:	009b      	lsls	r3, r3, #2
 800380e:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8003810:	e002      	b.n	8003818 <HAL_ADC_ConfigChannel+0x710>
          {
            wait_loop_index--;
 8003812:	68bb      	ldr	r3, [r7, #8]
 8003814:	3b01      	subs	r3, #1
 8003816:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8003818:	68bb      	ldr	r3, [r7, #8]
 800381a:	2b00      	cmp	r3, #0
 800381c:	d1f9      	bne.n	8003812 <HAL_ADC_ConfigChannel+0x70a>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800381e:	e03a      	b.n	8003896 <HAL_ADC_ConfigChannel+0x78e>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8003820:	683b      	ldr	r3, [r7, #0]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	4a27      	ldr	r2, [pc, #156]	@ (80038c4 <HAL_ADC_ConfigChannel+0x7bc>)
 8003826:	4293      	cmp	r3, r2
 8003828:	d113      	bne.n	8003852 <HAL_ADC_ConfigChannel+0x74a>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800382a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800382e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003832:	2b00      	cmp	r3, #0
 8003834:	d10d      	bne.n	8003852 <HAL_ADC_ConfigChannel+0x74a>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	4a1f      	ldr	r2, [pc, #124]	@ (80038b8 <HAL_ADC_ConfigChannel+0x7b0>)
 800383c:	4293      	cmp	r3, r2
 800383e:	d12a      	bne.n	8003896 <HAL_ADC_ConfigChannel+0x78e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003840:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003844:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003848:	4619      	mov	r1, r3
 800384a:	4819      	ldr	r0, [pc, #100]	@ (80038b0 <HAL_ADC_ConfigChannel+0x7a8>)
 800384c:	f7fe ffe5 	bl	800281a <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003850:	e021      	b.n	8003896 <HAL_ADC_ConfigChannel+0x78e>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8003852:	683b      	ldr	r3, [r7, #0]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	4a1c      	ldr	r2, [pc, #112]	@ (80038c8 <HAL_ADC_ConfigChannel+0x7c0>)
 8003858:	4293      	cmp	r3, r2
 800385a:	d11c      	bne.n	8003896 <HAL_ADC_ConfigChannel+0x78e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800385c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003860:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003864:	2b00      	cmp	r3, #0
 8003866:	d116      	bne.n	8003896 <HAL_ADC_ConfigChannel+0x78e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	4a12      	ldr	r2, [pc, #72]	@ (80038b8 <HAL_ADC_ConfigChannel+0x7b0>)
 800386e:	4293      	cmp	r3, r2
 8003870:	d111      	bne.n	8003896 <HAL_ADC_ConfigChannel+0x78e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003872:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003876:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800387a:	4619      	mov	r1, r3
 800387c:	480c      	ldr	r0, [pc, #48]	@ (80038b0 <HAL_ADC_ConfigChannel+0x7a8>)
 800387e:	f7fe ffcc 	bl	800281a <LL_ADC_SetCommonPathInternalCh>
 8003882:	e008      	b.n	8003896 <HAL_ADC_ConfigChannel+0x78e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003888:	f043 0220 	orr.w	r2, r3, #32
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8003890:	2301      	movs	r3, #1
 8003892:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	2200      	movs	r2, #0
 800389a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 800389e:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 80038a2:	4618      	mov	r0, r3
 80038a4:	37d8      	adds	r7, #216	@ 0xd8
 80038a6:	46bd      	mov	sp, r7
 80038a8:	bd80      	pop	{r7, pc}
 80038aa:	bf00      	nop
 80038ac:	80080000 	.word	0x80080000
 80038b0:	50040300 	.word	0x50040300
 80038b4:	c7520000 	.word	0xc7520000
 80038b8:	50040000 	.word	0x50040000
 80038bc:	2000016c 	.word	0x2000016c
 80038c0:	053e2d63 	.word	0x053e2d63
 80038c4:	cb840000 	.word	0xcb840000
 80038c8:	80000001 	.word	0x80000001

080038cc <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 80038cc:	b580      	push	{r7, lr}
 80038ce:	b088      	sub	sp, #32
 80038d0:	af00      	add	r7, sp, #0
 80038d2:	6078      	str	r0, [r7, #4]
 80038d4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 80038d6:	2300      	movs	r3, #0
 80038d8:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 80038da:	683b      	ldr	r3, [r7, #0]
 80038dc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	4618      	mov	r0, r3
 80038e4:	f7ff f962 	bl	8002bac <LL_ADC_REG_IsConversionOngoing>
 80038e8:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	4618      	mov	r0, r3
 80038f0:	f7ff f983 	bl	8002bfa <LL_ADC_INJ_IsConversionOngoing>
 80038f4:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 80038f6:	693b      	ldr	r3, [r7, #16]
 80038f8:	2b00      	cmp	r3, #0
 80038fa:	d103      	bne.n	8003904 <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	2b00      	cmp	r3, #0
 8003900:	f000 8098 	beq.w	8003a34 <ADC_ConversionStop+0x168>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	68db      	ldr	r3, [r3, #12]
 800390a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800390e:	2b00      	cmp	r3, #0
 8003910:	d02a      	beq.n	8003968 <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	7e5b      	ldrb	r3, [r3, #25]
 8003916:	2b01      	cmp	r3, #1
 8003918:	d126      	bne.n	8003968 <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	7e1b      	ldrb	r3, [r3, #24]
 800391e:	2b01      	cmp	r3, #1
 8003920:	d122      	bne.n	8003968 <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 8003922:	2301      	movs	r3, #1
 8003924:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8003926:	e014      	b.n	8003952 <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 8003928:	69fb      	ldr	r3, [r7, #28]
 800392a:	4a45      	ldr	r2, [pc, #276]	@ (8003a40 <ADC_ConversionStop+0x174>)
 800392c:	4293      	cmp	r3, r2
 800392e:	d90d      	bls.n	800394c <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003934:	f043 0210 	orr.w	r2, r3, #16
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003940:	f043 0201 	orr.w	r2, r3, #1
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 8003948:	2301      	movs	r3, #1
 800394a:	e074      	b.n	8003a36 <ADC_ConversionStop+0x16a>
        }
        Conversion_Timeout_CPU_cycles ++;
 800394c:	69fb      	ldr	r3, [r7, #28]
 800394e:	3301      	adds	r3, #1
 8003950:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800395c:	2b40      	cmp	r3, #64	@ 0x40
 800395e:	d1e3      	bne.n	8003928 <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	2240      	movs	r2, #64	@ 0x40
 8003966:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 8003968:	69bb      	ldr	r3, [r7, #24]
 800396a:	2b02      	cmp	r3, #2
 800396c:	d014      	beq.n	8003998 <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	4618      	mov	r0, r3
 8003974:	f7ff f91a 	bl	8002bac <LL_ADC_REG_IsConversionOngoing>
 8003978:	4603      	mov	r3, r0
 800397a:	2b00      	cmp	r3, #0
 800397c:	d00c      	beq.n	8003998 <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	4618      	mov	r0, r3
 8003984:	f7ff f8d7 	bl	8002b36 <LL_ADC_IsDisableOngoing>
 8003988:	4603      	mov	r3, r0
 800398a:	2b00      	cmp	r3, #0
 800398c:	d104      	bne.n	8003998 <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	4618      	mov	r0, r3
 8003994:	f7ff f8f6 	bl	8002b84 <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 8003998:	69bb      	ldr	r3, [r7, #24]
 800399a:	2b01      	cmp	r3, #1
 800399c:	d014      	beq.n	80039c8 <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	4618      	mov	r0, r3
 80039a4:	f7ff f929 	bl	8002bfa <LL_ADC_INJ_IsConversionOngoing>
 80039a8:	4603      	mov	r3, r0
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	d00c      	beq.n	80039c8 <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	4618      	mov	r0, r3
 80039b4:	f7ff f8bf 	bl	8002b36 <LL_ADC_IsDisableOngoing>
 80039b8:	4603      	mov	r3, r0
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	d104      	bne.n	80039c8 <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	4618      	mov	r0, r3
 80039c4:	f7ff f905 	bl	8002bd2 <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 80039c8:	69bb      	ldr	r3, [r7, #24]
 80039ca:	2b02      	cmp	r3, #2
 80039cc:	d005      	beq.n	80039da <ADC_ConversionStop+0x10e>
 80039ce:	69bb      	ldr	r3, [r7, #24]
 80039d0:	2b03      	cmp	r3, #3
 80039d2:	d105      	bne.n	80039e0 <ADC_ConversionStop+0x114>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 80039d4:	230c      	movs	r3, #12
 80039d6:	617b      	str	r3, [r7, #20]
        break;
 80039d8:	e005      	b.n	80039e6 <ADC_ConversionStop+0x11a>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 80039da:	2308      	movs	r3, #8
 80039dc:	617b      	str	r3, [r7, #20]
        break;
 80039de:	e002      	b.n	80039e6 <ADC_ConversionStop+0x11a>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 80039e0:	2304      	movs	r3, #4
 80039e2:	617b      	str	r3, [r7, #20]
        break;
 80039e4:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 80039e6:	f7fe fed5 	bl	8002794 <HAL_GetTick>
 80039ea:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 80039ec:	e01b      	b.n	8003a26 <ADC_ConversionStop+0x15a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 80039ee:	f7fe fed1 	bl	8002794 <HAL_GetTick>
 80039f2:	4602      	mov	r2, r0
 80039f4:	68bb      	ldr	r3, [r7, #8]
 80039f6:	1ad3      	subs	r3, r2, r3
 80039f8:	2b05      	cmp	r3, #5
 80039fa:	d914      	bls.n	8003a26 <ADC_ConversionStop+0x15a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	689a      	ldr	r2, [r3, #8]
 8003a02:	697b      	ldr	r3, [r7, #20]
 8003a04:	4013      	ands	r3, r2
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d00d      	beq.n	8003a26 <ADC_ConversionStop+0x15a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003a0e:	f043 0210 	orr.w	r2, r3, #16
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003a1a:	f043 0201 	orr.w	r2, r3, #1
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 8003a22:	2301      	movs	r3, #1
 8003a24:	e007      	b.n	8003a36 <ADC_ConversionStop+0x16a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	689a      	ldr	r2, [r3, #8]
 8003a2c:	697b      	ldr	r3, [r7, #20]
 8003a2e:	4013      	ands	r3, r2
 8003a30:	2b00      	cmp	r3, #0
 8003a32:	d1dc      	bne.n	80039ee <ADC_ConversionStop+0x122>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 8003a34:	2300      	movs	r3, #0
}
 8003a36:	4618      	mov	r0, r3
 8003a38:	3720      	adds	r7, #32
 8003a3a:	46bd      	mov	sp, r7
 8003a3c:	bd80      	pop	{r7, pc}
 8003a3e:	bf00      	nop
 8003a40:	a33fffff 	.word	0xa33fffff

08003a44 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8003a44:	b580      	push	{r7, lr}
 8003a46:	b084      	sub	sp, #16
 8003a48:	af00      	add	r7, sp, #0
 8003a4a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8003a4c:	2300      	movs	r3, #0
 8003a4e:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	4618      	mov	r0, r3
 8003a56:	f7ff f85b 	bl	8002b10 <LL_ADC_IsEnabled>
 8003a5a:	4603      	mov	r3, r0
 8003a5c:	2b00      	cmp	r3, #0
 8003a5e:	d169      	bne.n	8003b34 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	689a      	ldr	r2, [r3, #8]
 8003a66:	4b36      	ldr	r3, [pc, #216]	@ (8003b40 <ADC_Enable+0xfc>)
 8003a68:	4013      	ands	r3, r2
 8003a6a:	2b00      	cmp	r3, #0
 8003a6c:	d00d      	beq.n	8003a8a <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003a72:	f043 0210 	orr.w	r2, r3, #16
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003a7e:	f043 0201 	orr.w	r2, r3, #1
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	659a      	str	r2, [r3, #88]	@ 0x58

      return HAL_ERROR;
 8003a86:	2301      	movs	r3, #1
 8003a88:	e055      	b.n	8003b36 <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	4618      	mov	r0, r3
 8003a90:	f7ff f816 	bl	8002ac0 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8003a94:	482b      	ldr	r0, [pc, #172]	@ (8003b44 <ADC_Enable+0x100>)
 8003a96:	f7fe fed3 	bl	8002840 <LL_ADC_GetCommonPathInternalCh>
 8003a9a:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8003a9c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8003aa0:	2b00      	cmp	r3, #0
 8003aa2:	d013      	beq.n	8003acc <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003aa4:	4b28      	ldr	r3, [pc, #160]	@ (8003b48 <ADC_Enable+0x104>)
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	099b      	lsrs	r3, r3, #6
 8003aaa:	4a28      	ldr	r2, [pc, #160]	@ (8003b4c <ADC_Enable+0x108>)
 8003aac:	fba2 2303 	umull	r2, r3, r2, r3
 8003ab0:	099b      	lsrs	r3, r3, #6
 8003ab2:	1c5a      	adds	r2, r3, #1
 8003ab4:	4613      	mov	r3, r2
 8003ab6:	005b      	lsls	r3, r3, #1
 8003ab8:	4413      	add	r3, r2
 8003aba:	009b      	lsls	r3, r3, #2
 8003abc:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8003abe:	e002      	b.n	8003ac6 <ADC_Enable+0x82>
      {
        wait_loop_index--;
 8003ac0:	68bb      	ldr	r3, [r7, #8]
 8003ac2:	3b01      	subs	r3, #1
 8003ac4:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8003ac6:	68bb      	ldr	r3, [r7, #8]
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	d1f9      	bne.n	8003ac0 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8003acc:	f7fe fe62 	bl	8002794 <HAL_GetTick>
 8003ad0:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003ad2:	e028      	b.n	8003b26 <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	4618      	mov	r0, r3
 8003ada:	f7ff f819 	bl	8002b10 <LL_ADC_IsEnabled>
 8003ade:	4603      	mov	r3, r0
 8003ae0:	2b00      	cmp	r3, #0
 8003ae2:	d104      	bne.n	8003aee <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	4618      	mov	r0, r3
 8003aea:	f7fe ffe9 	bl	8002ac0 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003aee:	f7fe fe51 	bl	8002794 <HAL_GetTick>
 8003af2:	4602      	mov	r2, r0
 8003af4:	68fb      	ldr	r3, [r7, #12]
 8003af6:	1ad3      	subs	r3, r2, r3
 8003af8:	2b02      	cmp	r3, #2
 8003afa:	d914      	bls.n	8003b26 <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	f003 0301 	and.w	r3, r3, #1
 8003b06:	2b01      	cmp	r3, #1
 8003b08:	d00d      	beq.n	8003b26 <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003b0e:	f043 0210 	orr.w	r2, r3, #16
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b1a:	f043 0201 	orr.w	r2, r3, #1
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 8003b22:	2301      	movs	r3, #1
 8003b24:	e007      	b.n	8003b36 <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	f003 0301 	and.w	r3, r3, #1
 8003b30:	2b01      	cmp	r3, #1
 8003b32:	d1cf      	bne.n	8003ad4 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003b34:	2300      	movs	r3, #0
}
 8003b36:	4618      	mov	r0, r3
 8003b38:	3710      	adds	r7, #16
 8003b3a:	46bd      	mov	sp, r7
 8003b3c:	bd80      	pop	{r7, pc}
 8003b3e:	bf00      	nop
 8003b40:	8000003f 	.word	0x8000003f
 8003b44:	50040300 	.word	0x50040300
 8003b48:	2000016c 	.word	0x2000016c
 8003b4c:	053e2d63 	.word	0x053e2d63

08003b50 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8003b50:	b580      	push	{r7, lr}
 8003b52:	b084      	sub	sp, #16
 8003b54:	af00      	add	r7, sp, #0
 8003b56:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	4618      	mov	r0, r3
 8003b5e:	f7fe ffea 	bl	8002b36 <LL_ADC_IsDisableOngoing>
 8003b62:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	4618      	mov	r0, r3
 8003b6a:	f7fe ffd1 	bl	8002b10 <LL_ADC_IsEnabled>
 8003b6e:	4603      	mov	r3, r0
 8003b70:	2b00      	cmp	r3, #0
 8003b72:	d047      	beq.n	8003c04 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8003b74:	68fb      	ldr	r3, [r7, #12]
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	d144      	bne.n	8003c04 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	689b      	ldr	r3, [r3, #8]
 8003b80:	f003 030d 	and.w	r3, r3, #13
 8003b84:	2b01      	cmp	r3, #1
 8003b86:	d10c      	bne.n	8003ba2 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	4618      	mov	r0, r3
 8003b8e:	f7fe ffab 	bl	8002ae8 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	2203      	movs	r2, #3
 8003b98:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003b9a:	f7fe fdfb 	bl	8002794 <HAL_GetTick>
 8003b9e:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003ba0:	e029      	b.n	8003bf6 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003ba6:	f043 0210 	orr.w	r2, r3, #16
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	655a      	str	r2, [r3, #84]	@ 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003bb2:	f043 0201 	orr.w	r2, r3, #1
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	659a      	str	r2, [r3, #88]	@ 0x58
      return HAL_ERROR;
 8003bba:	2301      	movs	r3, #1
 8003bbc:	e023      	b.n	8003c06 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8003bbe:	f7fe fde9 	bl	8002794 <HAL_GetTick>
 8003bc2:	4602      	mov	r2, r0
 8003bc4:	68bb      	ldr	r3, [r7, #8]
 8003bc6:	1ad3      	subs	r3, r2, r3
 8003bc8:	2b02      	cmp	r3, #2
 8003bca:	d914      	bls.n	8003bf6 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	689b      	ldr	r3, [r3, #8]
 8003bd2:	f003 0301 	and.w	r3, r3, #1
 8003bd6:	2b00      	cmp	r3, #0
 8003bd8:	d00d      	beq.n	8003bf6 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003bde:	f043 0210 	orr.w	r2, r3, #16
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003bea:	f043 0201 	orr.w	r2, r3, #1
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 8003bf2:	2301      	movs	r3, #1
 8003bf4:	e007      	b.n	8003c06 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	689b      	ldr	r3, [r3, #8]
 8003bfc:	f003 0301 	and.w	r3, r3, #1
 8003c00:	2b00      	cmp	r3, #0
 8003c02:	d1dc      	bne.n	8003bbe <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003c04:	2300      	movs	r3, #0
}
 8003c06:	4618      	mov	r0, r3
 8003c08:	3710      	adds	r7, #16
 8003c0a:	46bd      	mov	sp, r7
 8003c0c:	bd80      	pop	{r7, pc}

08003c0e <LL_ADC_StartCalibration>:
{
 8003c0e:	b480      	push	{r7}
 8003c10:	b083      	sub	sp, #12
 8003c12:	af00      	add	r7, sp, #0
 8003c14:	6078      	str	r0, [r7, #4]
 8003c16:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	689b      	ldr	r3, [r3, #8]
 8003c1c:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 8003c20:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003c24:	683a      	ldr	r2, [r7, #0]
 8003c26:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8003c2a:	4313      	orrs	r3, r2
 8003c2c:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	609a      	str	r2, [r3, #8]
}
 8003c34:	bf00      	nop
 8003c36:	370c      	adds	r7, #12
 8003c38:	46bd      	mov	sp, r7
 8003c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c3e:	4770      	bx	lr

08003c40 <LL_ADC_IsCalibrationOnGoing>:
{
 8003c40:	b480      	push	{r7}
 8003c42:	b083      	sub	sp, #12
 8003c44:	af00      	add	r7, sp, #0
 8003c46:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	689b      	ldr	r3, [r3, #8]
 8003c4c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8003c50:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8003c54:	d101      	bne.n	8003c5a <LL_ADC_IsCalibrationOnGoing+0x1a>
 8003c56:	2301      	movs	r3, #1
 8003c58:	e000      	b.n	8003c5c <LL_ADC_IsCalibrationOnGoing+0x1c>
 8003c5a:	2300      	movs	r3, #0
}
 8003c5c:	4618      	mov	r0, r3
 8003c5e:	370c      	adds	r7, #12
 8003c60:	46bd      	mov	sp, r7
 8003c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c66:	4770      	bx	lr

08003c68 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 8003c68:	b580      	push	{r7, lr}
 8003c6a:	b084      	sub	sp, #16
 8003c6c:	af00      	add	r7, sp, #0
 8003c6e:	6078      	str	r0, [r7, #4]
 8003c70:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8003c72:	2300      	movs	r3, #0
 8003c74:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8003c7c:	2b01      	cmp	r3, #1
 8003c7e:	d101      	bne.n	8003c84 <HAL_ADCEx_Calibration_Start+0x1c>
 8003c80:	2302      	movs	r3, #2
 8003c82:	e04d      	b.n	8003d20 <HAL_ADCEx_Calibration_Start+0xb8>
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	2201      	movs	r2, #1
 8003c88:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8003c8c:	6878      	ldr	r0, [r7, #4]
 8003c8e:	f7ff ff5f 	bl	8003b50 <ADC_Disable>
 8003c92:	4603      	mov	r3, r0
 8003c94:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8003c96:	7bfb      	ldrb	r3, [r7, #15]
 8003c98:	2b00      	cmp	r3, #0
 8003c9a:	d136      	bne.n	8003d0a <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003ca0:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8003ca4:	f023 0302 	bic.w	r3, r3, #2
 8003ca8:	f043 0202 	orr.w	r2, r3, #2
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	655a      	str	r2, [r3, #84]	@ 0x54
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	6839      	ldr	r1, [r7, #0]
 8003cb6:	4618      	mov	r0, r3
 8003cb8:	f7ff ffa9 	bl	8003c0e <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8003cbc:	e014      	b.n	8003ce8 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 8003cbe:	68bb      	ldr	r3, [r7, #8]
 8003cc0:	3301      	adds	r3, #1
 8003cc2:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8003cc4:	68bb      	ldr	r3, [r7, #8]
 8003cc6:	f5b3 2f91 	cmp.w	r3, #296960	@ 0x48800
 8003cca:	d30d      	bcc.n	8003ce8 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003cd0:	f023 0312 	bic.w	r3, r3, #18
 8003cd4:	f043 0210 	orr.w	r2, r3, #16
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	655a      	str	r2, [r3, #84]	@ 0x54
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	2200      	movs	r2, #0
 8003ce0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_ERROR;
 8003ce4:	2301      	movs	r3, #1
 8003ce6:	e01b      	b.n	8003d20 <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	4618      	mov	r0, r3
 8003cee:	f7ff ffa7 	bl	8003c40 <LL_ADC_IsCalibrationOnGoing>
 8003cf2:	4603      	mov	r3, r0
 8003cf4:	2b00      	cmp	r3, #0
 8003cf6:	d1e2      	bne.n	8003cbe <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003cfc:	f023 0303 	bic.w	r3, r3, #3
 8003d00:	f043 0201 	orr.w	r2, r3, #1
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	655a      	str	r2, [r3, #84]	@ 0x54
 8003d08:	e005      	b.n	8003d16 <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003d0e:	f043 0210 	orr.w	r2, r3, #16
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	2200      	movs	r2, #0
 8003d1a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8003d1e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003d20:	4618      	mov	r0, r3
 8003d22:	3710      	adds	r7, #16
 8003d24:	46bd      	mov	sp, r7
 8003d26:	bd80      	pop	{r7, pc}

08003d28 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8003d28:	b580      	push	{r7, lr}
 8003d2a:	b084      	sub	sp, #16
 8003d2c:	af00      	add	r7, sp, #0
 8003d2e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	d101      	bne.n	8003d3a <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8003d36:	2301      	movs	r3, #1
 8003d38:	e0ed      	b.n	8003f16 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003d40:	b2db      	uxtb	r3, r3
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d102      	bne.n	8003d4c <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8003d46:	6878      	ldr	r0, [r7, #4]
 8003d48:	f7fe fa00 	bl	800214c <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	681a      	ldr	r2, [r3, #0]
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	f042 0201 	orr.w	r2, r2, #1
 8003d5a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003d5c:	f7fe fd1a 	bl	8002794 <HAL_GetTick>
 8003d60:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8003d62:	e012      	b.n	8003d8a <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8003d64:	f7fe fd16 	bl	8002794 <HAL_GetTick>
 8003d68:	4602      	mov	r2, r0
 8003d6a:	68fb      	ldr	r3, [r7, #12]
 8003d6c:	1ad3      	subs	r3, r2, r3
 8003d6e:	2b0a      	cmp	r3, #10
 8003d70:	d90b      	bls.n	8003d8a <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d76:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	2205      	movs	r2, #5
 8003d82:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8003d86:	2301      	movs	r3, #1
 8003d88:	e0c5      	b.n	8003f16 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	685b      	ldr	r3, [r3, #4]
 8003d90:	f003 0301 	and.w	r3, r3, #1
 8003d94:	2b00      	cmp	r3, #0
 8003d96:	d0e5      	beq.n	8003d64 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	681a      	ldr	r2, [r3, #0]
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	f022 0202 	bic.w	r2, r2, #2
 8003da6:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003da8:	f7fe fcf4 	bl	8002794 <HAL_GetTick>
 8003dac:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8003dae:	e012      	b.n	8003dd6 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8003db0:	f7fe fcf0 	bl	8002794 <HAL_GetTick>
 8003db4:	4602      	mov	r2, r0
 8003db6:	68fb      	ldr	r3, [r7, #12]
 8003db8:	1ad3      	subs	r3, r2, r3
 8003dba:	2b0a      	cmp	r3, #10
 8003dbc:	d90b      	bls.n	8003dd6 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003dc2:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	2205      	movs	r2, #5
 8003dce:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8003dd2:	2301      	movs	r3, #1
 8003dd4:	e09f      	b.n	8003f16 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	685b      	ldr	r3, [r3, #4]
 8003ddc:	f003 0302 	and.w	r3, r3, #2
 8003de0:	2b00      	cmp	r3, #0
 8003de2:	d1e5      	bne.n	8003db0 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	7e1b      	ldrb	r3, [r3, #24]
 8003de8:	2b01      	cmp	r3, #1
 8003dea:	d108      	bne.n	8003dfe <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	681a      	ldr	r2, [r3, #0]
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8003dfa:	601a      	str	r2, [r3, #0]
 8003dfc:	e007      	b.n	8003e0e <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	681a      	ldr	r2, [r3, #0]
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003e0c:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	7e5b      	ldrb	r3, [r3, #25]
 8003e12:	2b01      	cmp	r3, #1
 8003e14:	d108      	bne.n	8003e28 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	681a      	ldr	r2, [r3, #0]
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003e24:	601a      	str	r2, [r3, #0]
 8003e26:	e007      	b.n	8003e38 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	681a      	ldr	r2, [r3, #0]
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003e36:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	7e9b      	ldrb	r3, [r3, #26]
 8003e3c:	2b01      	cmp	r3, #1
 8003e3e:	d108      	bne.n	8003e52 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	681a      	ldr	r2, [r3, #0]
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	f042 0220 	orr.w	r2, r2, #32
 8003e4e:	601a      	str	r2, [r3, #0]
 8003e50:	e007      	b.n	8003e62 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	681a      	ldr	r2, [r3, #0]
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	f022 0220 	bic.w	r2, r2, #32
 8003e60:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	7edb      	ldrb	r3, [r3, #27]
 8003e66:	2b01      	cmp	r3, #1
 8003e68:	d108      	bne.n	8003e7c <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	681a      	ldr	r2, [r3, #0]
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	f022 0210 	bic.w	r2, r2, #16
 8003e78:	601a      	str	r2, [r3, #0]
 8003e7a:	e007      	b.n	8003e8c <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	681a      	ldr	r2, [r3, #0]
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	f042 0210 	orr.w	r2, r2, #16
 8003e8a:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	7f1b      	ldrb	r3, [r3, #28]
 8003e90:	2b01      	cmp	r3, #1
 8003e92:	d108      	bne.n	8003ea6 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	681a      	ldr	r2, [r3, #0]
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	f042 0208 	orr.w	r2, r2, #8
 8003ea2:	601a      	str	r2, [r3, #0]
 8003ea4:	e007      	b.n	8003eb6 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	681a      	ldr	r2, [r3, #0]
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	f022 0208 	bic.w	r2, r2, #8
 8003eb4:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	7f5b      	ldrb	r3, [r3, #29]
 8003eba:	2b01      	cmp	r3, #1
 8003ebc:	d108      	bne.n	8003ed0 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	681a      	ldr	r2, [r3, #0]
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	f042 0204 	orr.w	r2, r2, #4
 8003ecc:	601a      	str	r2, [r3, #0]
 8003ece:	e007      	b.n	8003ee0 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	681a      	ldr	r2, [r3, #0]
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	f022 0204 	bic.w	r2, r2, #4
 8003ede:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	689a      	ldr	r2, [r3, #8]
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	68db      	ldr	r3, [r3, #12]
 8003ee8:	431a      	orrs	r2, r3
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	691b      	ldr	r3, [r3, #16]
 8003eee:	431a      	orrs	r2, r3
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	695b      	ldr	r3, [r3, #20]
 8003ef4:	ea42 0103 	orr.w	r1, r2, r3
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	685b      	ldr	r3, [r3, #4]
 8003efc:	1e5a      	subs	r2, r3, #1
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	430a      	orrs	r2, r1
 8003f04:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	2200      	movs	r2, #0
 8003f0a:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	2201      	movs	r2, #1
 8003f10:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8003f14:	2300      	movs	r3, #0
}
 8003f16:	4618      	mov	r0, r3
 8003f18:	3710      	adds	r7, #16
 8003f1a:	46bd      	mov	sp, r7
 8003f1c:	bd80      	pop	{r7, pc}
	...

08003f20 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003f20:	b480      	push	{r7}
 8003f22:	b085      	sub	sp, #20
 8003f24:	af00      	add	r7, sp, #0
 8003f26:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	f003 0307 	and.w	r3, r3, #7
 8003f2e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003f30:	4b0c      	ldr	r3, [pc, #48]	@ (8003f64 <__NVIC_SetPriorityGrouping+0x44>)
 8003f32:	68db      	ldr	r3, [r3, #12]
 8003f34:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003f36:	68ba      	ldr	r2, [r7, #8]
 8003f38:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003f3c:	4013      	ands	r3, r2
 8003f3e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003f40:	68fb      	ldr	r3, [r7, #12]
 8003f42:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003f44:	68bb      	ldr	r3, [r7, #8]
 8003f46:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003f48:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003f4c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003f50:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003f52:	4a04      	ldr	r2, [pc, #16]	@ (8003f64 <__NVIC_SetPriorityGrouping+0x44>)
 8003f54:	68bb      	ldr	r3, [r7, #8]
 8003f56:	60d3      	str	r3, [r2, #12]
}
 8003f58:	bf00      	nop
 8003f5a:	3714      	adds	r7, #20
 8003f5c:	46bd      	mov	sp, r7
 8003f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f62:	4770      	bx	lr
 8003f64:	e000ed00 	.word	0xe000ed00

08003f68 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003f68:	b480      	push	{r7}
 8003f6a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003f6c:	4b04      	ldr	r3, [pc, #16]	@ (8003f80 <__NVIC_GetPriorityGrouping+0x18>)
 8003f6e:	68db      	ldr	r3, [r3, #12]
 8003f70:	0a1b      	lsrs	r3, r3, #8
 8003f72:	f003 0307 	and.w	r3, r3, #7
}
 8003f76:	4618      	mov	r0, r3
 8003f78:	46bd      	mov	sp, r7
 8003f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f7e:	4770      	bx	lr
 8003f80:	e000ed00 	.word	0xe000ed00

08003f84 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003f84:	b480      	push	{r7}
 8003f86:	b083      	sub	sp, #12
 8003f88:	af00      	add	r7, sp, #0
 8003f8a:	4603      	mov	r3, r0
 8003f8c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003f8e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f92:	2b00      	cmp	r3, #0
 8003f94:	db0b      	blt.n	8003fae <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003f96:	79fb      	ldrb	r3, [r7, #7]
 8003f98:	f003 021f 	and.w	r2, r3, #31
 8003f9c:	4907      	ldr	r1, [pc, #28]	@ (8003fbc <__NVIC_EnableIRQ+0x38>)
 8003f9e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003fa2:	095b      	lsrs	r3, r3, #5
 8003fa4:	2001      	movs	r0, #1
 8003fa6:	fa00 f202 	lsl.w	r2, r0, r2
 8003faa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003fae:	bf00      	nop
 8003fb0:	370c      	adds	r7, #12
 8003fb2:	46bd      	mov	sp, r7
 8003fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fb8:	4770      	bx	lr
 8003fba:	bf00      	nop
 8003fbc:	e000e100 	.word	0xe000e100

08003fc0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003fc0:	b480      	push	{r7}
 8003fc2:	b083      	sub	sp, #12
 8003fc4:	af00      	add	r7, sp, #0
 8003fc6:	4603      	mov	r3, r0
 8003fc8:	6039      	str	r1, [r7, #0]
 8003fca:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003fcc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003fd0:	2b00      	cmp	r3, #0
 8003fd2:	db0a      	blt.n	8003fea <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003fd4:	683b      	ldr	r3, [r7, #0]
 8003fd6:	b2da      	uxtb	r2, r3
 8003fd8:	490c      	ldr	r1, [pc, #48]	@ (800400c <__NVIC_SetPriority+0x4c>)
 8003fda:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003fde:	0112      	lsls	r2, r2, #4
 8003fe0:	b2d2      	uxtb	r2, r2
 8003fe2:	440b      	add	r3, r1
 8003fe4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003fe8:	e00a      	b.n	8004000 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003fea:	683b      	ldr	r3, [r7, #0]
 8003fec:	b2da      	uxtb	r2, r3
 8003fee:	4908      	ldr	r1, [pc, #32]	@ (8004010 <__NVIC_SetPriority+0x50>)
 8003ff0:	79fb      	ldrb	r3, [r7, #7]
 8003ff2:	f003 030f 	and.w	r3, r3, #15
 8003ff6:	3b04      	subs	r3, #4
 8003ff8:	0112      	lsls	r2, r2, #4
 8003ffa:	b2d2      	uxtb	r2, r2
 8003ffc:	440b      	add	r3, r1
 8003ffe:	761a      	strb	r2, [r3, #24]
}
 8004000:	bf00      	nop
 8004002:	370c      	adds	r7, #12
 8004004:	46bd      	mov	sp, r7
 8004006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800400a:	4770      	bx	lr
 800400c:	e000e100 	.word	0xe000e100
 8004010:	e000ed00 	.word	0xe000ed00

08004014 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004014:	b480      	push	{r7}
 8004016:	b089      	sub	sp, #36	@ 0x24
 8004018:	af00      	add	r7, sp, #0
 800401a:	60f8      	str	r0, [r7, #12]
 800401c:	60b9      	str	r1, [r7, #8]
 800401e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004020:	68fb      	ldr	r3, [r7, #12]
 8004022:	f003 0307 	and.w	r3, r3, #7
 8004026:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004028:	69fb      	ldr	r3, [r7, #28]
 800402a:	f1c3 0307 	rsb	r3, r3, #7
 800402e:	2b04      	cmp	r3, #4
 8004030:	bf28      	it	cs
 8004032:	2304      	movcs	r3, #4
 8004034:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004036:	69fb      	ldr	r3, [r7, #28]
 8004038:	3304      	adds	r3, #4
 800403a:	2b06      	cmp	r3, #6
 800403c:	d902      	bls.n	8004044 <NVIC_EncodePriority+0x30>
 800403e:	69fb      	ldr	r3, [r7, #28]
 8004040:	3b03      	subs	r3, #3
 8004042:	e000      	b.n	8004046 <NVIC_EncodePriority+0x32>
 8004044:	2300      	movs	r3, #0
 8004046:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004048:	f04f 32ff 	mov.w	r2, #4294967295
 800404c:	69bb      	ldr	r3, [r7, #24]
 800404e:	fa02 f303 	lsl.w	r3, r2, r3
 8004052:	43da      	mvns	r2, r3
 8004054:	68bb      	ldr	r3, [r7, #8]
 8004056:	401a      	ands	r2, r3
 8004058:	697b      	ldr	r3, [r7, #20]
 800405a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800405c:	f04f 31ff 	mov.w	r1, #4294967295
 8004060:	697b      	ldr	r3, [r7, #20]
 8004062:	fa01 f303 	lsl.w	r3, r1, r3
 8004066:	43d9      	mvns	r1, r3
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800406c:	4313      	orrs	r3, r2
         );
}
 800406e:	4618      	mov	r0, r3
 8004070:	3724      	adds	r7, #36	@ 0x24
 8004072:	46bd      	mov	sp, r7
 8004074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004078:	4770      	bx	lr
	...

0800407c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800407c:	b580      	push	{r7, lr}
 800407e:	b082      	sub	sp, #8
 8004080:	af00      	add	r7, sp, #0
 8004082:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	3b01      	subs	r3, #1
 8004088:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800408c:	d301      	bcc.n	8004092 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800408e:	2301      	movs	r3, #1
 8004090:	e00f      	b.n	80040b2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004092:	4a0a      	ldr	r2, [pc, #40]	@ (80040bc <SysTick_Config+0x40>)
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	3b01      	subs	r3, #1
 8004098:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800409a:	210f      	movs	r1, #15
 800409c:	f04f 30ff 	mov.w	r0, #4294967295
 80040a0:	f7ff ff8e 	bl	8003fc0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80040a4:	4b05      	ldr	r3, [pc, #20]	@ (80040bc <SysTick_Config+0x40>)
 80040a6:	2200      	movs	r2, #0
 80040a8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80040aa:	4b04      	ldr	r3, [pc, #16]	@ (80040bc <SysTick_Config+0x40>)
 80040ac:	2207      	movs	r2, #7
 80040ae:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80040b0:	2300      	movs	r3, #0
}
 80040b2:	4618      	mov	r0, r3
 80040b4:	3708      	adds	r7, #8
 80040b6:	46bd      	mov	sp, r7
 80040b8:	bd80      	pop	{r7, pc}
 80040ba:	bf00      	nop
 80040bc:	e000e010 	.word	0xe000e010

080040c0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80040c0:	b580      	push	{r7, lr}
 80040c2:	b082      	sub	sp, #8
 80040c4:	af00      	add	r7, sp, #0
 80040c6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80040c8:	6878      	ldr	r0, [r7, #4]
 80040ca:	f7ff ff29 	bl	8003f20 <__NVIC_SetPriorityGrouping>
}
 80040ce:	bf00      	nop
 80040d0:	3708      	adds	r7, #8
 80040d2:	46bd      	mov	sp, r7
 80040d4:	bd80      	pop	{r7, pc}

080040d6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80040d6:	b580      	push	{r7, lr}
 80040d8:	b086      	sub	sp, #24
 80040da:	af00      	add	r7, sp, #0
 80040dc:	4603      	mov	r3, r0
 80040de:	60b9      	str	r1, [r7, #8]
 80040e0:	607a      	str	r2, [r7, #4]
 80040e2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80040e4:	2300      	movs	r3, #0
 80040e6:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80040e8:	f7ff ff3e 	bl	8003f68 <__NVIC_GetPriorityGrouping>
 80040ec:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80040ee:	687a      	ldr	r2, [r7, #4]
 80040f0:	68b9      	ldr	r1, [r7, #8]
 80040f2:	6978      	ldr	r0, [r7, #20]
 80040f4:	f7ff ff8e 	bl	8004014 <NVIC_EncodePriority>
 80040f8:	4602      	mov	r2, r0
 80040fa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80040fe:	4611      	mov	r1, r2
 8004100:	4618      	mov	r0, r3
 8004102:	f7ff ff5d 	bl	8003fc0 <__NVIC_SetPriority>
}
 8004106:	bf00      	nop
 8004108:	3718      	adds	r7, #24
 800410a:	46bd      	mov	sp, r7
 800410c:	bd80      	pop	{r7, pc}

0800410e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800410e:	b580      	push	{r7, lr}
 8004110:	b082      	sub	sp, #8
 8004112:	af00      	add	r7, sp, #0
 8004114:	4603      	mov	r3, r0
 8004116:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004118:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800411c:	4618      	mov	r0, r3
 800411e:	f7ff ff31 	bl	8003f84 <__NVIC_EnableIRQ>
}
 8004122:	bf00      	nop
 8004124:	3708      	adds	r7, #8
 8004126:	46bd      	mov	sp, r7
 8004128:	bd80      	pop	{r7, pc}

0800412a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800412a:	b580      	push	{r7, lr}
 800412c:	b082      	sub	sp, #8
 800412e:	af00      	add	r7, sp, #0
 8004130:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004132:	6878      	ldr	r0, [r7, #4]
 8004134:	f7ff ffa2 	bl	800407c <SysTick_Config>
 8004138:	4603      	mov	r3, r0
}
 800413a:	4618      	mov	r0, r3
 800413c:	3708      	adds	r7, #8
 800413e:	46bd      	mov	sp, r7
 8004140:	bd80      	pop	{r7, pc}
	...

08004144 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004144:	b480      	push	{r7}
 8004146:	b085      	sub	sp, #20
 8004148:	af00      	add	r7, sp, #0
 800414a:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	2b00      	cmp	r3, #0
 8004150:	d101      	bne.n	8004156 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8004152:	2301      	movs	r3, #1
 8004154:	e098      	b.n	8004288 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	461a      	mov	r2, r3
 800415c:	4b4d      	ldr	r3, [pc, #308]	@ (8004294 <HAL_DMA_Init+0x150>)
 800415e:	429a      	cmp	r2, r3
 8004160:	d80f      	bhi.n	8004182 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	461a      	mov	r2, r3
 8004168:	4b4b      	ldr	r3, [pc, #300]	@ (8004298 <HAL_DMA_Init+0x154>)
 800416a:	4413      	add	r3, r2
 800416c:	4a4b      	ldr	r2, [pc, #300]	@ (800429c <HAL_DMA_Init+0x158>)
 800416e:	fba2 2303 	umull	r2, r3, r2, r3
 8004172:	091b      	lsrs	r3, r3, #4
 8004174:	009a      	lsls	r2, r3, #2
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	4a48      	ldr	r2, [pc, #288]	@ (80042a0 <HAL_DMA_Init+0x15c>)
 800417e:	641a      	str	r2, [r3, #64]	@ 0x40
 8004180:	e00e      	b.n	80041a0 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	461a      	mov	r2, r3
 8004188:	4b46      	ldr	r3, [pc, #280]	@ (80042a4 <HAL_DMA_Init+0x160>)
 800418a:	4413      	add	r3, r2
 800418c:	4a43      	ldr	r2, [pc, #268]	@ (800429c <HAL_DMA_Init+0x158>)
 800418e:	fba2 2303 	umull	r2, r3, r2, r3
 8004192:	091b      	lsrs	r3, r3, #4
 8004194:	009a      	lsls	r2, r3, #2
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	4a42      	ldr	r2, [pc, #264]	@ (80042a8 <HAL_DMA_Init+0x164>)
 800419e:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	2202      	movs	r2, #2
 80041a4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 80041b6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80041ba:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 80041c4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	691b      	ldr	r3, [r3, #16]
 80041ca:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80041d0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	699b      	ldr	r3, [r3, #24]
 80041d6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80041dc:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	6a1b      	ldr	r3, [r3, #32]
 80041e2:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80041e4:	68fa      	ldr	r2, [r7, #12]
 80041e6:	4313      	orrs	r3, r2
 80041e8:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	68fa      	ldr	r2, [r7, #12]
 80041f0:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if (hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	689b      	ldr	r3, [r3, #8]
 80041f6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80041fa:	d039      	beq.n	8004270 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004200:	4a27      	ldr	r2, [pc, #156]	@ (80042a0 <HAL_DMA_Init+0x15c>)
 8004202:	4293      	cmp	r3, r2
 8004204:	d11a      	bne.n	800423c <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8004206:	4b29      	ldr	r3, [pc, #164]	@ (80042ac <HAL_DMA_Init+0x168>)
 8004208:	681a      	ldr	r2, [r3, #0]
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800420e:	f003 031c 	and.w	r3, r3, #28
 8004212:	210f      	movs	r1, #15
 8004214:	fa01 f303 	lsl.w	r3, r1, r3
 8004218:	43db      	mvns	r3, r3
 800421a:	4924      	ldr	r1, [pc, #144]	@ (80042ac <HAL_DMA_Init+0x168>)
 800421c:	4013      	ands	r3, r2
 800421e:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8004220:	4b22      	ldr	r3, [pc, #136]	@ (80042ac <HAL_DMA_Init+0x168>)
 8004222:	681a      	ldr	r2, [r3, #0]
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	6859      	ldr	r1, [r3, #4]
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800422c:	f003 031c 	and.w	r3, r3, #28
 8004230:	fa01 f303 	lsl.w	r3, r1, r3
 8004234:	491d      	ldr	r1, [pc, #116]	@ (80042ac <HAL_DMA_Init+0x168>)
 8004236:	4313      	orrs	r3, r2
 8004238:	600b      	str	r3, [r1, #0]
 800423a:	e019      	b.n	8004270 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 800423c:	4b1c      	ldr	r3, [pc, #112]	@ (80042b0 <HAL_DMA_Init+0x16c>)
 800423e:	681a      	ldr	r2, [r3, #0]
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004244:	f003 031c 	and.w	r3, r3, #28
 8004248:	210f      	movs	r1, #15
 800424a:	fa01 f303 	lsl.w	r3, r1, r3
 800424e:	43db      	mvns	r3, r3
 8004250:	4917      	ldr	r1, [pc, #92]	@ (80042b0 <HAL_DMA_Init+0x16c>)
 8004252:	4013      	ands	r3, r2
 8004254:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8004256:	4b16      	ldr	r3, [pc, #88]	@ (80042b0 <HAL_DMA_Init+0x16c>)
 8004258:	681a      	ldr	r2, [r3, #0]
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	6859      	ldr	r1, [r3, #4]
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004262:	f003 031c 	and.w	r3, r3, #28
 8004266:	fa01 f303 	lsl.w	r3, r1, r3
 800426a:	4911      	ldr	r1, [pc, #68]	@ (80042b0 <HAL_DMA_Init+0x16c>)
 800426c:	4313      	orrs	r3, r2
 800426e:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	2200      	movs	r2, #0
 8004274:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	2201      	movs	r2, #1
 800427a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	2200      	movs	r2, #0
 8004282:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8004286:	2300      	movs	r3, #0
}
 8004288:	4618      	mov	r0, r3
 800428a:	3714      	adds	r7, #20
 800428c:	46bd      	mov	sp, r7
 800428e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004292:	4770      	bx	lr
 8004294:	40020407 	.word	0x40020407
 8004298:	bffdfff8 	.word	0xbffdfff8
 800429c:	cccccccd 	.word	0xcccccccd
 80042a0:	40020000 	.word	0x40020000
 80042a4:	bffdfbf8 	.word	0xbffdfbf8
 80042a8:	40020400 	.word	0x40020400
 80042ac:	400200a8 	.word	0x400200a8
 80042b0:	400204a8 	.word	0x400204a8

080042b4 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80042b4:	b580      	push	{r7, lr}
 80042b6:	b086      	sub	sp, #24
 80042b8:	af00      	add	r7, sp, #0
 80042ba:	60f8      	str	r0, [r7, #12]
 80042bc:	60b9      	str	r1, [r7, #8]
 80042be:	607a      	str	r2, [r7, #4]
 80042c0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80042c2:	2300      	movs	r3, #0
 80042c4:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80042c6:	68fb      	ldr	r3, [r7, #12]
 80042c8:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80042cc:	2b01      	cmp	r3, #1
 80042ce:	d101      	bne.n	80042d4 <HAL_DMA_Start_IT+0x20>
 80042d0:	2302      	movs	r3, #2
 80042d2:	e04b      	b.n	800436c <HAL_DMA_Start_IT+0xb8>
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	2201      	movs	r2, #1
 80042d8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80042e2:	b2db      	uxtb	r3, r3
 80042e4:	2b01      	cmp	r3, #1
 80042e6:	d13a      	bne.n	800435e <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	2202      	movs	r2, #2
 80042ec:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80042f0:	68fb      	ldr	r3, [r7, #12]
 80042f2:	2200      	movs	r2, #0
 80042f4:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80042f6:	68fb      	ldr	r3, [r7, #12]
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	681a      	ldr	r2, [r3, #0]
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	f022 0201 	bic.w	r2, r2, #1
 8004304:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004306:	683b      	ldr	r3, [r7, #0]
 8004308:	687a      	ldr	r2, [r7, #4]
 800430a:	68b9      	ldr	r1, [r7, #8]
 800430c:	68f8      	ldr	r0, [r7, #12]
 800430e:	f000 f95f 	bl	80045d0 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8004312:	68fb      	ldr	r3, [r7, #12]
 8004314:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004316:	2b00      	cmp	r3, #0
 8004318:	d008      	beq.n	800432c <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800431a:	68fb      	ldr	r3, [r7, #12]
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	681a      	ldr	r2, [r3, #0]
 8004320:	68fb      	ldr	r3, [r7, #12]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	f042 020e 	orr.w	r2, r2, #14
 8004328:	601a      	str	r2, [r3, #0]
 800432a:	e00f      	b.n	800434c <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	681a      	ldr	r2, [r3, #0]
 8004332:	68fb      	ldr	r3, [r7, #12]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	f022 0204 	bic.w	r2, r2, #4
 800433a:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800433c:	68fb      	ldr	r3, [r7, #12]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	681a      	ldr	r2, [r3, #0]
 8004342:	68fb      	ldr	r3, [r7, #12]
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	f042 020a 	orr.w	r2, r2, #10
 800434a:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800434c:	68fb      	ldr	r3, [r7, #12]
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	681a      	ldr	r2, [r3, #0]
 8004352:	68fb      	ldr	r3, [r7, #12]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	f042 0201 	orr.w	r2, r2, #1
 800435a:	601a      	str	r2, [r3, #0]
 800435c:	e005      	b.n	800436a <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	2200      	movs	r2, #0
 8004362:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8004366:	2302      	movs	r3, #2
 8004368:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 800436a:	7dfb      	ldrb	r3, [r7, #23]
}
 800436c:	4618      	mov	r0, r3
 800436e:	3718      	adds	r7, #24
 8004370:	46bd      	mov	sp, r7
 8004372:	bd80      	pop	{r7, pc}

08004374 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004374:	b480      	push	{r7}
 8004376:	b085      	sub	sp, #20
 8004378:	af00      	add	r7, sp, #0
 800437a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800437c:	2300      	movs	r3, #0
 800437e:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8004386:	b2db      	uxtb	r3, r3
 8004388:	2b02      	cmp	r3, #2
 800438a:	d008      	beq.n	800439e <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	2204      	movs	r2, #4
 8004390:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	2200      	movs	r2, #0
 8004396:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800439a:	2301      	movs	r3, #1
 800439c:	e022      	b.n	80043e4 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	681a      	ldr	r2, [r3, #0]
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	f022 020e 	bic.w	r2, r2, #14
 80043ac:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	681a      	ldr	r2, [r3, #0]
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	f022 0201 	bic.w	r2, r2, #1
 80043bc:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80043c2:	f003 021c 	and.w	r2, r3, #28
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043ca:	2101      	movs	r1, #1
 80043cc:	fa01 f202 	lsl.w	r2, r1, r2
 80043d0:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	2201      	movs	r2, #1
 80043d6:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	2200      	movs	r2, #0
 80043de:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 80043e2:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 80043e4:	4618      	mov	r0, r3
 80043e6:	3714      	adds	r7, #20
 80043e8:	46bd      	mov	sp, r7
 80043ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043ee:	4770      	bx	lr

080043f0 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80043f0:	b580      	push	{r7, lr}
 80043f2:	b084      	sub	sp, #16
 80043f4:	af00      	add	r7, sp, #0
 80043f6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80043f8:	2300      	movs	r3, #0
 80043fa:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8004402:	b2db      	uxtb	r3, r3
 8004404:	2b02      	cmp	r3, #2
 8004406:	d005      	beq.n	8004414 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	2204      	movs	r2, #4
 800440c:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 800440e:	2301      	movs	r3, #1
 8004410:	73fb      	strb	r3, [r7, #15]
 8004412:	e029      	b.n	8004468 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	681a      	ldr	r2, [r3, #0]
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	f022 020e 	bic.w	r2, r2, #14
 8004422:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	681a      	ldr	r2, [r3, #0]
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	f022 0201 	bic.w	r2, r2, #1
 8004432:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004438:	f003 021c 	and.w	r2, r3, #28
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004440:	2101      	movs	r1, #1
 8004442:	fa01 f202 	lsl.w	r2, r1, r2
 8004446:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	2201      	movs	r2, #1
 800444c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	2200      	movs	r2, #0
 8004454:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800445c:	2b00      	cmp	r3, #0
 800445e:	d003      	beq.n	8004468 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004464:	6878      	ldr	r0, [r7, #4]
 8004466:	4798      	blx	r3
    }
  }
  return status;
 8004468:	7bfb      	ldrb	r3, [r7, #15]
}
 800446a:	4618      	mov	r0, r3
 800446c:	3710      	adds	r7, #16
 800446e:	46bd      	mov	sp, r7
 8004470:	bd80      	pop	{r7, pc}

08004472 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004472:	b580      	push	{r7, lr}
 8004474:	b084      	sub	sp, #16
 8004476:	af00      	add	r7, sp, #0
 8004478:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800448e:	f003 031c 	and.w	r3, r3, #28
 8004492:	2204      	movs	r2, #4
 8004494:	409a      	lsls	r2, r3
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	4013      	ands	r3, r2
 800449a:	2b00      	cmp	r3, #0
 800449c:	d026      	beq.n	80044ec <HAL_DMA_IRQHandler+0x7a>
 800449e:	68bb      	ldr	r3, [r7, #8]
 80044a0:	f003 0304 	and.w	r3, r3, #4
 80044a4:	2b00      	cmp	r3, #0
 80044a6:	d021      	beq.n	80044ec <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	f003 0320 	and.w	r3, r3, #32
 80044b2:	2b00      	cmp	r3, #0
 80044b4:	d107      	bne.n	80044c6 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	681a      	ldr	r2, [r3, #0]
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	f022 0204 	bic.w	r2, r2, #4
 80044c4:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80044ca:	f003 021c 	and.w	r2, r3, #28
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044d2:	2104      	movs	r1, #4
 80044d4:	fa01 f202 	lsl.w	r2, r1, r2
 80044d8:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80044de:	2b00      	cmp	r3, #0
 80044e0:	d071      	beq.n	80045c6 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80044e6:	6878      	ldr	r0, [r7, #4]
 80044e8:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 80044ea:	e06c      	b.n	80045c6 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80044f0:	f003 031c 	and.w	r3, r3, #28
 80044f4:	2202      	movs	r2, #2
 80044f6:	409a      	lsls	r2, r3
 80044f8:	68fb      	ldr	r3, [r7, #12]
 80044fa:	4013      	ands	r3, r2
 80044fc:	2b00      	cmp	r3, #0
 80044fe:	d02e      	beq.n	800455e <HAL_DMA_IRQHandler+0xec>
 8004500:	68bb      	ldr	r3, [r7, #8]
 8004502:	f003 0302 	and.w	r3, r3, #2
 8004506:	2b00      	cmp	r3, #0
 8004508:	d029      	beq.n	800455e <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	f003 0320 	and.w	r3, r3, #32
 8004514:	2b00      	cmp	r3, #0
 8004516:	d10b      	bne.n	8004530 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	681a      	ldr	r2, [r3, #0]
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	f022 020a 	bic.w	r2, r2, #10
 8004526:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	2201      	movs	r2, #1
 800452c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004534:	f003 021c 	and.w	r2, r3, #28
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800453c:	2102      	movs	r1, #2
 800453e:	fa01 f202 	lsl.w	r2, r1, r2
 8004542:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	2200      	movs	r2, #0
 8004548:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004550:	2b00      	cmp	r3, #0
 8004552:	d038      	beq.n	80045c6 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004558:	6878      	ldr	r0, [r7, #4]
 800455a:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 800455c:	e033      	b.n	80045c6 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004562:	f003 031c 	and.w	r3, r3, #28
 8004566:	2208      	movs	r2, #8
 8004568:	409a      	lsls	r2, r3
 800456a:	68fb      	ldr	r3, [r7, #12]
 800456c:	4013      	ands	r3, r2
 800456e:	2b00      	cmp	r3, #0
 8004570:	d02a      	beq.n	80045c8 <HAL_DMA_IRQHandler+0x156>
 8004572:	68bb      	ldr	r3, [r7, #8]
 8004574:	f003 0308 	and.w	r3, r3, #8
 8004578:	2b00      	cmp	r3, #0
 800457a:	d025      	beq.n	80045c8 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	681a      	ldr	r2, [r3, #0]
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	f022 020e 	bic.w	r2, r2, #14
 800458a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004590:	f003 021c 	and.w	r2, r3, #28
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004598:	2101      	movs	r1, #1
 800459a:	fa01 f202 	lsl.w	r2, r1, r2
 800459e:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	2201      	movs	r2, #1
 80045a4:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	2201      	movs	r2, #1
 80045aa:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	2200      	movs	r2, #0
 80045b2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80045ba:	2b00      	cmp	r3, #0
 80045bc:	d004      	beq.n	80045c8 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80045c2:	6878      	ldr	r0, [r7, #4]
 80045c4:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80045c6:	bf00      	nop
 80045c8:	bf00      	nop
}
 80045ca:	3710      	adds	r7, #16
 80045cc:	46bd      	mov	sp, r7
 80045ce:	bd80      	pop	{r7, pc}

080045d0 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80045d0:	b480      	push	{r7}
 80045d2:	b085      	sub	sp, #20
 80045d4:	af00      	add	r7, sp, #0
 80045d6:	60f8      	str	r0, [r7, #12]
 80045d8:	60b9      	str	r1, [r7, #8]
 80045da:	607a      	str	r2, [r7, #4]
 80045dc:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80045de:	68fb      	ldr	r3, [r7, #12]
 80045e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80045e2:	f003 021c 	and.w	r2, r3, #28
 80045e6:	68fb      	ldr	r3, [r7, #12]
 80045e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045ea:	2101      	movs	r1, #1
 80045ec:	fa01 f202 	lsl.w	r2, r1, r2
 80045f0:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80045f2:	68fb      	ldr	r3, [r7, #12]
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	683a      	ldr	r2, [r7, #0]
 80045f8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80045fa:	68fb      	ldr	r3, [r7, #12]
 80045fc:	689b      	ldr	r3, [r3, #8]
 80045fe:	2b10      	cmp	r3, #16
 8004600:	d108      	bne.n	8004614 <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8004602:	68fb      	ldr	r3, [r7, #12]
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	687a      	ldr	r2, [r7, #4]
 8004608:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800460a:	68fb      	ldr	r3, [r7, #12]
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	68ba      	ldr	r2, [r7, #8]
 8004610:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8004612:	e007      	b.n	8004624 <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 8004614:	68fb      	ldr	r3, [r7, #12]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	68ba      	ldr	r2, [r7, #8]
 800461a:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800461c:	68fb      	ldr	r3, [r7, #12]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	687a      	ldr	r2, [r7, #4]
 8004622:	60da      	str	r2, [r3, #12]
}
 8004624:	bf00      	nop
 8004626:	3714      	adds	r7, #20
 8004628:	46bd      	mov	sp, r7
 800462a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800462e:	4770      	bx	lr

08004630 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004630:	b480      	push	{r7}
 8004632:	b087      	sub	sp, #28
 8004634:	af00      	add	r7, sp, #0
 8004636:	6078      	str	r0, [r7, #4]
 8004638:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800463a:	2300      	movs	r3, #0
 800463c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800463e:	e154      	b.n	80048ea <HAL_GPIO_Init+0x2ba>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8004640:	683b      	ldr	r3, [r7, #0]
 8004642:	681a      	ldr	r2, [r3, #0]
 8004644:	2101      	movs	r1, #1
 8004646:	697b      	ldr	r3, [r7, #20]
 8004648:	fa01 f303 	lsl.w	r3, r1, r3
 800464c:	4013      	ands	r3, r2
 800464e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8004650:	68fb      	ldr	r3, [r7, #12]
 8004652:	2b00      	cmp	r3, #0
 8004654:	f000 8146 	beq.w	80048e4 <HAL_GPIO_Init+0x2b4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004658:	683b      	ldr	r3, [r7, #0]
 800465a:	685b      	ldr	r3, [r3, #4]
 800465c:	f003 0303 	and.w	r3, r3, #3
 8004660:	2b01      	cmp	r3, #1
 8004662:	d005      	beq.n	8004670 <HAL_GPIO_Init+0x40>
 8004664:	683b      	ldr	r3, [r7, #0]
 8004666:	685b      	ldr	r3, [r3, #4]
 8004668:	f003 0303 	and.w	r3, r3, #3
 800466c:	2b02      	cmp	r3, #2
 800466e:	d130      	bne.n	80046d2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	689b      	ldr	r3, [r3, #8]
 8004674:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8004676:	697b      	ldr	r3, [r7, #20]
 8004678:	005b      	lsls	r3, r3, #1
 800467a:	2203      	movs	r2, #3
 800467c:	fa02 f303 	lsl.w	r3, r2, r3
 8004680:	43db      	mvns	r3, r3
 8004682:	693a      	ldr	r2, [r7, #16]
 8004684:	4013      	ands	r3, r2
 8004686:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8004688:	683b      	ldr	r3, [r7, #0]
 800468a:	68da      	ldr	r2, [r3, #12]
 800468c:	697b      	ldr	r3, [r7, #20]
 800468e:	005b      	lsls	r3, r3, #1
 8004690:	fa02 f303 	lsl.w	r3, r2, r3
 8004694:	693a      	ldr	r2, [r7, #16]
 8004696:	4313      	orrs	r3, r2
 8004698:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	693a      	ldr	r2, [r7, #16]
 800469e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	685b      	ldr	r3, [r3, #4]
 80046a4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80046a6:	2201      	movs	r2, #1
 80046a8:	697b      	ldr	r3, [r7, #20]
 80046aa:	fa02 f303 	lsl.w	r3, r2, r3
 80046ae:	43db      	mvns	r3, r3
 80046b0:	693a      	ldr	r2, [r7, #16]
 80046b2:	4013      	ands	r3, r2
 80046b4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80046b6:	683b      	ldr	r3, [r7, #0]
 80046b8:	685b      	ldr	r3, [r3, #4]
 80046ba:	091b      	lsrs	r3, r3, #4
 80046bc:	f003 0201 	and.w	r2, r3, #1
 80046c0:	697b      	ldr	r3, [r7, #20]
 80046c2:	fa02 f303 	lsl.w	r3, r2, r3
 80046c6:	693a      	ldr	r2, [r7, #16]
 80046c8:	4313      	orrs	r3, r2
 80046ca:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	693a      	ldr	r2, [r7, #16]
 80046d0:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80046d2:	683b      	ldr	r3, [r7, #0]
 80046d4:	685b      	ldr	r3, [r3, #4]
 80046d6:	f003 0303 	and.w	r3, r3, #3
 80046da:	2b03      	cmp	r3, #3
 80046dc:	d017      	beq.n	800470e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	68db      	ldr	r3, [r3, #12]
 80046e2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80046e4:	697b      	ldr	r3, [r7, #20]
 80046e6:	005b      	lsls	r3, r3, #1
 80046e8:	2203      	movs	r2, #3
 80046ea:	fa02 f303 	lsl.w	r3, r2, r3
 80046ee:	43db      	mvns	r3, r3
 80046f0:	693a      	ldr	r2, [r7, #16]
 80046f2:	4013      	ands	r3, r2
 80046f4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80046f6:	683b      	ldr	r3, [r7, #0]
 80046f8:	689a      	ldr	r2, [r3, #8]
 80046fa:	697b      	ldr	r3, [r7, #20]
 80046fc:	005b      	lsls	r3, r3, #1
 80046fe:	fa02 f303 	lsl.w	r3, r2, r3
 8004702:	693a      	ldr	r2, [r7, #16]
 8004704:	4313      	orrs	r3, r2
 8004706:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	693a      	ldr	r2, [r7, #16]
 800470c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800470e:	683b      	ldr	r3, [r7, #0]
 8004710:	685b      	ldr	r3, [r3, #4]
 8004712:	f003 0303 	and.w	r3, r3, #3
 8004716:	2b02      	cmp	r3, #2
 8004718:	d123      	bne.n	8004762 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800471a:	697b      	ldr	r3, [r7, #20]
 800471c:	08da      	lsrs	r2, r3, #3
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	3208      	adds	r2, #8
 8004722:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004726:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8004728:	697b      	ldr	r3, [r7, #20]
 800472a:	f003 0307 	and.w	r3, r3, #7
 800472e:	009b      	lsls	r3, r3, #2
 8004730:	220f      	movs	r2, #15
 8004732:	fa02 f303 	lsl.w	r3, r2, r3
 8004736:	43db      	mvns	r3, r3
 8004738:	693a      	ldr	r2, [r7, #16]
 800473a:	4013      	ands	r3, r2
 800473c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800473e:	683b      	ldr	r3, [r7, #0]
 8004740:	691a      	ldr	r2, [r3, #16]
 8004742:	697b      	ldr	r3, [r7, #20]
 8004744:	f003 0307 	and.w	r3, r3, #7
 8004748:	009b      	lsls	r3, r3, #2
 800474a:	fa02 f303 	lsl.w	r3, r2, r3
 800474e:	693a      	ldr	r2, [r7, #16]
 8004750:	4313      	orrs	r3, r2
 8004752:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8004754:	697b      	ldr	r3, [r7, #20]
 8004756:	08da      	lsrs	r2, r3, #3
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	3208      	adds	r2, #8
 800475c:	6939      	ldr	r1, [r7, #16]
 800475e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8004768:	697b      	ldr	r3, [r7, #20]
 800476a:	005b      	lsls	r3, r3, #1
 800476c:	2203      	movs	r2, #3
 800476e:	fa02 f303 	lsl.w	r3, r2, r3
 8004772:	43db      	mvns	r3, r3
 8004774:	693a      	ldr	r2, [r7, #16]
 8004776:	4013      	ands	r3, r2
 8004778:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800477a:	683b      	ldr	r3, [r7, #0]
 800477c:	685b      	ldr	r3, [r3, #4]
 800477e:	f003 0203 	and.w	r2, r3, #3
 8004782:	697b      	ldr	r3, [r7, #20]
 8004784:	005b      	lsls	r3, r3, #1
 8004786:	fa02 f303 	lsl.w	r3, r2, r3
 800478a:	693a      	ldr	r2, [r7, #16]
 800478c:	4313      	orrs	r3, r2
 800478e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	693a      	ldr	r2, [r7, #16]
 8004794:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8004796:	683b      	ldr	r3, [r7, #0]
 8004798:	685b      	ldr	r3, [r3, #4]
 800479a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800479e:	2b00      	cmp	r3, #0
 80047a0:	f000 80a0 	beq.w	80048e4 <HAL_GPIO_Init+0x2b4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80047a4:	4b58      	ldr	r3, [pc, #352]	@ (8004908 <HAL_GPIO_Init+0x2d8>)
 80047a6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80047a8:	4a57      	ldr	r2, [pc, #348]	@ (8004908 <HAL_GPIO_Init+0x2d8>)
 80047aa:	f043 0301 	orr.w	r3, r3, #1
 80047ae:	6613      	str	r3, [r2, #96]	@ 0x60
 80047b0:	4b55      	ldr	r3, [pc, #340]	@ (8004908 <HAL_GPIO_Init+0x2d8>)
 80047b2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80047b4:	f003 0301 	and.w	r3, r3, #1
 80047b8:	60bb      	str	r3, [r7, #8]
 80047ba:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80047bc:	4a53      	ldr	r2, [pc, #332]	@ (800490c <HAL_GPIO_Init+0x2dc>)
 80047be:	697b      	ldr	r3, [r7, #20]
 80047c0:	089b      	lsrs	r3, r3, #2
 80047c2:	3302      	adds	r3, #2
 80047c4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80047c8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80047ca:	697b      	ldr	r3, [r7, #20]
 80047cc:	f003 0303 	and.w	r3, r3, #3
 80047d0:	009b      	lsls	r3, r3, #2
 80047d2:	220f      	movs	r2, #15
 80047d4:	fa02 f303 	lsl.w	r3, r2, r3
 80047d8:	43db      	mvns	r3, r3
 80047da:	693a      	ldr	r2, [r7, #16]
 80047dc:	4013      	ands	r3, r2
 80047de:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80047e6:	d019      	beq.n	800481c <HAL_GPIO_Init+0x1ec>
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	4a49      	ldr	r2, [pc, #292]	@ (8004910 <HAL_GPIO_Init+0x2e0>)
 80047ec:	4293      	cmp	r3, r2
 80047ee:	d013      	beq.n	8004818 <HAL_GPIO_Init+0x1e8>
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	4a48      	ldr	r2, [pc, #288]	@ (8004914 <HAL_GPIO_Init+0x2e4>)
 80047f4:	4293      	cmp	r3, r2
 80047f6:	d00d      	beq.n	8004814 <HAL_GPIO_Init+0x1e4>
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	4a47      	ldr	r2, [pc, #284]	@ (8004918 <HAL_GPIO_Init+0x2e8>)
 80047fc:	4293      	cmp	r3, r2
 80047fe:	d007      	beq.n	8004810 <HAL_GPIO_Init+0x1e0>
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	4a46      	ldr	r2, [pc, #280]	@ (800491c <HAL_GPIO_Init+0x2ec>)
 8004804:	4293      	cmp	r3, r2
 8004806:	d101      	bne.n	800480c <HAL_GPIO_Init+0x1dc>
 8004808:	2304      	movs	r3, #4
 800480a:	e008      	b.n	800481e <HAL_GPIO_Init+0x1ee>
 800480c:	2307      	movs	r3, #7
 800480e:	e006      	b.n	800481e <HAL_GPIO_Init+0x1ee>
 8004810:	2303      	movs	r3, #3
 8004812:	e004      	b.n	800481e <HAL_GPIO_Init+0x1ee>
 8004814:	2302      	movs	r3, #2
 8004816:	e002      	b.n	800481e <HAL_GPIO_Init+0x1ee>
 8004818:	2301      	movs	r3, #1
 800481a:	e000      	b.n	800481e <HAL_GPIO_Init+0x1ee>
 800481c:	2300      	movs	r3, #0
 800481e:	697a      	ldr	r2, [r7, #20]
 8004820:	f002 0203 	and.w	r2, r2, #3
 8004824:	0092      	lsls	r2, r2, #2
 8004826:	4093      	lsls	r3, r2
 8004828:	693a      	ldr	r2, [r7, #16]
 800482a:	4313      	orrs	r3, r2
 800482c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800482e:	4937      	ldr	r1, [pc, #220]	@ (800490c <HAL_GPIO_Init+0x2dc>)
 8004830:	697b      	ldr	r3, [r7, #20]
 8004832:	089b      	lsrs	r3, r3, #2
 8004834:	3302      	adds	r3, #2
 8004836:	693a      	ldr	r2, [r7, #16]
 8004838:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800483c:	4b38      	ldr	r3, [pc, #224]	@ (8004920 <HAL_GPIO_Init+0x2f0>)
 800483e:	689b      	ldr	r3, [r3, #8]
 8004840:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004842:	68fb      	ldr	r3, [r7, #12]
 8004844:	43db      	mvns	r3, r3
 8004846:	693a      	ldr	r2, [r7, #16]
 8004848:	4013      	ands	r3, r2
 800484a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800484c:	683b      	ldr	r3, [r7, #0]
 800484e:	685b      	ldr	r3, [r3, #4]
 8004850:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004854:	2b00      	cmp	r3, #0
 8004856:	d003      	beq.n	8004860 <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 8004858:	693a      	ldr	r2, [r7, #16]
 800485a:	68fb      	ldr	r3, [r7, #12]
 800485c:	4313      	orrs	r3, r2
 800485e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8004860:	4a2f      	ldr	r2, [pc, #188]	@ (8004920 <HAL_GPIO_Init+0x2f0>)
 8004862:	693b      	ldr	r3, [r7, #16]
 8004864:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8004866:	4b2e      	ldr	r3, [pc, #184]	@ (8004920 <HAL_GPIO_Init+0x2f0>)
 8004868:	68db      	ldr	r3, [r3, #12]
 800486a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800486c:	68fb      	ldr	r3, [r7, #12]
 800486e:	43db      	mvns	r3, r3
 8004870:	693a      	ldr	r2, [r7, #16]
 8004872:	4013      	ands	r3, r2
 8004874:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8004876:	683b      	ldr	r3, [r7, #0]
 8004878:	685b      	ldr	r3, [r3, #4]
 800487a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800487e:	2b00      	cmp	r3, #0
 8004880:	d003      	beq.n	800488a <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 8004882:	693a      	ldr	r2, [r7, #16]
 8004884:	68fb      	ldr	r3, [r7, #12]
 8004886:	4313      	orrs	r3, r2
 8004888:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800488a:	4a25      	ldr	r2, [pc, #148]	@ (8004920 <HAL_GPIO_Init+0x2f0>)
 800488c:	693b      	ldr	r3, [r7, #16]
 800488e:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8004890:	4b23      	ldr	r3, [pc, #140]	@ (8004920 <HAL_GPIO_Init+0x2f0>)
 8004892:	685b      	ldr	r3, [r3, #4]
 8004894:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004896:	68fb      	ldr	r3, [r7, #12]
 8004898:	43db      	mvns	r3, r3
 800489a:	693a      	ldr	r2, [r7, #16]
 800489c:	4013      	ands	r3, r2
 800489e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80048a0:	683b      	ldr	r3, [r7, #0]
 80048a2:	685b      	ldr	r3, [r3, #4]
 80048a4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80048a8:	2b00      	cmp	r3, #0
 80048aa:	d003      	beq.n	80048b4 <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 80048ac:	693a      	ldr	r2, [r7, #16]
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	4313      	orrs	r3, r2
 80048b2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80048b4:	4a1a      	ldr	r2, [pc, #104]	@ (8004920 <HAL_GPIO_Init+0x2f0>)
 80048b6:	693b      	ldr	r3, [r7, #16]
 80048b8:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80048ba:	4b19      	ldr	r3, [pc, #100]	@ (8004920 <HAL_GPIO_Init+0x2f0>)
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	43db      	mvns	r3, r3
 80048c4:	693a      	ldr	r2, [r7, #16]
 80048c6:	4013      	ands	r3, r2
 80048c8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80048ca:	683b      	ldr	r3, [r7, #0]
 80048cc:	685b      	ldr	r3, [r3, #4]
 80048ce:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80048d2:	2b00      	cmp	r3, #0
 80048d4:	d003      	beq.n	80048de <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 80048d6:	693a      	ldr	r2, [r7, #16]
 80048d8:	68fb      	ldr	r3, [r7, #12]
 80048da:	4313      	orrs	r3, r2
 80048dc:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80048de:	4a10      	ldr	r2, [pc, #64]	@ (8004920 <HAL_GPIO_Init+0x2f0>)
 80048e0:	693b      	ldr	r3, [r7, #16]
 80048e2:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80048e4:	697b      	ldr	r3, [r7, #20]
 80048e6:	3301      	adds	r3, #1
 80048e8:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80048ea:	683b      	ldr	r3, [r7, #0]
 80048ec:	681a      	ldr	r2, [r3, #0]
 80048ee:	697b      	ldr	r3, [r7, #20]
 80048f0:	fa22 f303 	lsr.w	r3, r2, r3
 80048f4:	2b00      	cmp	r3, #0
 80048f6:	f47f aea3 	bne.w	8004640 <HAL_GPIO_Init+0x10>
  }
}
 80048fa:	bf00      	nop
 80048fc:	bf00      	nop
 80048fe:	371c      	adds	r7, #28
 8004900:	46bd      	mov	sp, r7
 8004902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004906:	4770      	bx	lr
 8004908:	40021000 	.word	0x40021000
 800490c:	40010000 	.word	0x40010000
 8004910:	48000400 	.word	0x48000400
 8004914:	48000800 	.word	0x48000800
 8004918:	48000c00 	.word	0x48000c00
 800491c:	48001000 	.word	0x48001000
 8004920:	40010400 	.word	0x40010400

08004924 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004924:	b480      	push	{r7}
 8004926:	b085      	sub	sp, #20
 8004928:	af00      	add	r7, sp, #0
 800492a:	6078      	str	r0, [r7, #4]
 800492c:	460b      	mov	r3, r1
 800492e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	691a      	ldr	r2, [r3, #16]
 8004934:	887b      	ldrh	r3, [r7, #2]
 8004936:	4013      	ands	r3, r2
 8004938:	2b00      	cmp	r3, #0
 800493a:	d002      	beq.n	8004942 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800493c:	2301      	movs	r3, #1
 800493e:	73fb      	strb	r3, [r7, #15]
 8004940:	e001      	b.n	8004946 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004942:	2300      	movs	r3, #0
 8004944:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004946:	7bfb      	ldrb	r3, [r7, #15]
}
 8004948:	4618      	mov	r0, r3
 800494a:	3714      	adds	r7, #20
 800494c:	46bd      	mov	sp, r7
 800494e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004952:	4770      	bx	lr

08004954 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004954:	b480      	push	{r7}
 8004956:	b083      	sub	sp, #12
 8004958:	af00      	add	r7, sp, #0
 800495a:	6078      	str	r0, [r7, #4]
 800495c:	460b      	mov	r3, r1
 800495e:	807b      	strh	r3, [r7, #2]
 8004960:	4613      	mov	r3, r2
 8004962:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004964:	787b      	ldrb	r3, [r7, #1]
 8004966:	2b00      	cmp	r3, #0
 8004968:	d003      	beq.n	8004972 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800496a:	887a      	ldrh	r2, [r7, #2]
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8004970:	e002      	b.n	8004978 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8004972:	887a      	ldrh	r2, [r7, #2]
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8004978:	bf00      	nop
 800497a:	370c      	adds	r7, #12
 800497c:	46bd      	mov	sp, r7
 800497e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004982:	4770      	bx	lr

08004984 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004984:	b580      	push	{r7, lr}
 8004986:	b082      	sub	sp, #8
 8004988:	af00      	add	r7, sp, #0
 800498a:	4603      	mov	r3, r0
 800498c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800498e:	4b08      	ldr	r3, [pc, #32]	@ (80049b0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004990:	695a      	ldr	r2, [r3, #20]
 8004992:	88fb      	ldrh	r3, [r7, #6]
 8004994:	4013      	ands	r3, r2
 8004996:	2b00      	cmp	r3, #0
 8004998:	d006      	beq.n	80049a8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800499a:	4a05      	ldr	r2, [pc, #20]	@ (80049b0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800499c:	88fb      	ldrh	r3, [r7, #6]
 800499e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80049a0:	88fb      	ldrh	r3, [r7, #6]
 80049a2:	4618      	mov	r0, r3
 80049a4:	f000 f806 	bl	80049b4 <HAL_GPIO_EXTI_Callback>
  }
}
 80049a8:	bf00      	nop
 80049aa:	3708      	adds	r7, #8
 80049ac:	46bd      	mov	sp, r7
 80049ae:	bd80      	pop	{r7, pc}
 80049b0:	40010400 	.word	0x40010400

080049b4 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80049b4:	b480      	push	{r7}
 80049b6:	b083      	sub	sp, #12
 80049b8:	af00      	add	r7, sp, #0
 80049ba:	4603      	mov	r3, r0
 80049bc:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 80049be:	bf00      	nop
 80049c0:	370c      	adds	r7, #12
 80049c2:	46bd      	mov	sp, r7
 80049c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049c8:	4770      	bx	lr

080049ca <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80049ca:	b580      	push	{r7, lr}
 80049cc:	b082      	sub	sp, #8
 80049ce:	af00      	add	r7, sp, #0
 80049d0:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	2b00      	cmp	r3, #0
 80049d6:	d101      	bne.n	80049dc <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80049d8:	2301      	movs	r3, #1
 80049da:	e08d      	b.n	8004af8 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80049e2:	b2db      	uxtb	r3, r3
 80049e4:	2b00      	cmp	r3, #0
 80049e6:	d106      	bne.n	80049f6 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	2200      	movs	r2, #0
 80049ec:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80049f0:	6878      	ldr	r0, [r7, #4]
 80049f2:	f7fd fbef 	bl	80021d4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	2224      	movs	r2, #36	@ 0x24
 80049fa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	681a      	ldr	r2, [r3, #0]
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	f022 0201 	bic.w	r2, r2, #1
 8004a0c:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	685a      	ldr	r2, [r3, #4]
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8004a1a:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	689a      	ldr	r2, [r3, #8]
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004a2a:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	68db      	ldr	r3, [r3, #12]
 8004a30:	2b01      	cmp	r3, #1
 8004a32:	d107      	bne.n	8004a44 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	689a      	ldr	r2, [r3, #8]
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004a40:	609a      	str	r2, [r3, #8]
 8004a42:	e006      	b.n	8004a52 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	689a      	ldr	r2, [r3, #8]
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8004a50:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	68db      	ldr	r3, [r3, #12]
 8004a56:	2b02      	cmp	r3, #2
 8004a58:	d108      	bne.n	8004a6c <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	685a      	ldr	r2, [r3, #4]
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004a68:	605a      	str	r2, [r3, #4]
 8004a6a:	e007      	b.n	8004a7c <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	685a      	ldr	r2, [r3, #4]
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004a7a:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	685b      	ldr	r3, [r3, #4]
 8004a82:	687a      	ldr	r2, [r7, #4]
 8004a84:	6812      	ldr	r2, [r2, #0]
 8004a86:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8004a8a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004a8e:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	68da      	ldr	r2, [r3, #12]
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004a9e:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	691a      	ldr	r2, [r3, #16]
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	695b      	ldr	r3, [r3, #20]
 8004aa8:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	699b      	ldr	r3, [r3, #24]
 8004ab0:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	430a      	orrs	r2, r1
 8004ab8:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	69d9      	ldr	r1, [r3, #28]
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	6a1a      	ldr	r2, [r3, #32]
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	430a      	orrs	r2, r1
 8004ac8:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	681a      	ldr	r2, [r3, #0]
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	f042 0201 	orr.w	r2, r2, #1
 8004ad8:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	2200      	movs	r2, #0
 8004ade:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	2220      	movs	r2, #32
 8004ae4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	2200      	movs	r2, #0
 8004aec:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	2200      	movs	r2, #0
 8004af2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8004af6:	2300      	movs	r3, #0
}
 8004af8:	4618      	mov	r0, r3
 8004afa:	3708      	adds	r7, #8
 8004afc:	46bd      	mov	sp, r7
 8004afe:	bd80      	pop	{r7, pc}

08004b00 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8004b00:	b580      	push	{r7, lr}
 8004b02:	b088      	sub	sp, #32
 8004b04:	af02      	add	r7, sp, #8
 8004b06:	60f8      	str	r0, [r7, #12]
 8004b08:	607a      	str	r2, [r7, #4]
 8004b0a:	461a      	mov	r2, r3
 8004b0c:	460b      	mov	r3, r1
 8004b0e:	817b      	strh	r3, [r7, #10]
 8004b10:	4613      	mov	r3, r2
 8004b12:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004b14:	68fb      	ldr	r3, [r7, #12]
 8004b16:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004b1a:	b2db      	uxtb	r3, r3
 8004b1c:	2b20      	cmp	r3, #32
 8004b1e:	f040 80fd 	bne.w	8004d1c <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004b22:	68fb      	ldr	r3, [r7, #12]
 8004b24:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004b28:	2b01      	cmp	r3, #1
 8004b2a:	d101      	bne.n	8004b30 <HAL_I2C_Master_Transmit+0x30>
 8004b2c:	2302      	movs	r3, #2
 8004b2e:	e0f6      	b.n	8004d1e <HAL_I2C_Master_Transmit+0x21e>
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	2201      	movs	r2, #1
 8004b34:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8004b38:	f7fd fe2c 	bl	8002794 <HAL_GetTick>
 8004b3c:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8004b3e:	693b      	ldr	r3, [r7, #16]
 8004b40:	9300      	str	r3, [sp, #0]
 8004b42:	2319      	movs	r3, #25
 8004b44:	2201      	movs	r2, #1
 8004b46:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8004b4a:	68f8      	ldr	r0, [r7, #12]
 8004b4c:	f000 f914 	bl	8004d78 <I2C_WaitOnFlagUntilTimeout>
 8004b50:	4603      	mov	r3, r0
 8004b52:	2b00      	cmp	r3, #0
 8004b54:	d001      	beq.n	8004b5a <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8004b56:	2301      	movs	r3, #1
 8004b58:	e0e1      	b.n	8004d1e <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004b5a:	68fb      	ldr	r3, [r7, #12]
 8004b5c:	2221      	movs	r2, #33	@ 0x21
 8004b5e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8004b62:	68fb      	ldr	r3, [r7, #12]
 8004b64:	2210      	movs	r2, #16
 8004b66:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004b6a:	68fb      	ldr	r3, [r7, #12]
 8004b6c:	2200      	movs	r2, #0
 8004b6e:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8004b70:	68fb      	ldr	r3, [r7, #12]
 8004b72:	687a      	ldr	r2, [r7, #4]
 8004b74:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8004b76:	68fb      	ldr	r3, [r7, #12]
 8004b78:	893a      	ldrh	r2, [r7, #8]
 8004b7a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8004b7c:	68fb      	ldr	r3, [r7, #12]
 8004b7e:	2200      	movs	r2, #0
 8004b80:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004b82:	68fb      	ldr	r3, [r7, #12]
 8004b84:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004b86:	b29b      	uxth	r3, r3
 8004b88:	2bff      	cmp	r3, #255	@ 0xff
 8004b8a:	d906      	bls.n	8004b9a <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8004b8c:	68fb      	ldr	r3, [r7, #12]
 8004b8e:	22ff      	movs	r2, #255	@ 0xff
 8004b90:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 8004b92:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004b96:	617b      	str	r3, [r7, #20]
 8004b98:	e007      	b.n	8004baa <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8004b9a:	68fb      	ldr	r3, [r7, #12]
 8004b9c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004b9e:	b29a      	uxth	r2, r3
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 8004ba4:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004ba8:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 8004baa:	68fb      	ldr	r3, [r7, #12]
 8004bac:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004bae:	2b00      	cmp	r3, #0
 8004bb0:	d024      	beq.n	8004bfc <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8004bb2:	68fb      	ldr	r3, [r7, #12]
 8004bb4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004bb6:	781a      	ldrb	r2, [r3, #0]
 8004bb8:	68fb      	ldr	r3, [r7, #12]
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004bbe:	68fb      	ldr	r3, [r7, #12]
 8004bc0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004bc2:	1c5a      	adds	r2, r3, #1
 8004bc4:	68fb      	ldr	r3, [r7, #12]
 8004bc6:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8004bc8:	68fb      	ldr	r3, [r7, #12]
 8004bca:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004bcc:	b29b      	uxth	r3, r3
 8004bce:	3b01      	subs	r3, #1
 8004bd0:	b29a      	uxth	r2, r3
 8004bd2:	68fb      	ldr	r3, [r7, #12]
 8004bd4:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8004bd6:	68fb      	ldr	r3, [r7, #12]
 8004bd8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004bda:	3b01      	subs	r3, #1
 8004bdc:	b29a      	uxth	r2, r3
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 8004be2:	68fb      	ldr	r3, [r7, #12]
 8004be4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004be6:	b2db      	uxtb	r3, r3
 8004be8:	3301      	adds	r3, #1
 8004bea:	b2da      	uxtb	r2, r3
 8004bec:	8979      	ldrh	r1, [r7, #10]
 8004bee:	4b4e      	ldr	r3, [pc, #312]	@ (8004d28 <HAL_I2C_Master_Transmit+0x228>)
 8004bf0:	9300      	str	r3, [sp, #0]
 8004bf2:	697b      	ldr	r3, [r7, #20]
 8004bf4:	68f8      	ldr	r0, [r7, #12]
 8004bf6:	f000 fa83 	bl	8005100 <I2C_TransferConfig>
 8004bfa:	e066      	b.n	8004cca <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 8004bfc:	68fb      	ldr	r3, [r7, #12]
 8004bfe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004c00:	b2da      	uxtb	r2, r3
 8004c02:	8979      	ldrh	r1, [r7, #10]
 8004c04:	4b48      	ldr	r3, [pc, #288]	@ (8004d28 <HAL_I2C_Master_Transmit+0x228>)
 8004c06:	9300      	str	r3, [sp, #0]
 8004c08:	697b      	ldr	r3, [r7, #20]
 8004c0a:	68f8      	ldr	r0, [r7, #12]
 8004c0c:	f000 fa78 	bl	8005100 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8004c10:	e05b      	b.n	8004cca <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004c12:	693a      	ldr	r2, [r7, #16]
 8004c14:	6a39      	ldr	r1, [r7, #32]
 8004c16:	68f8      	ldr	r0, [r7, #12]
 8004c18:	f000 f907 	bl	8004e2a <I2C_WaitOnTXISFlagUntilTimeout>
 8004c1c:	4603      	mov	r3, r0
 8004c1e:	2b00      	cmp	r3, #0
 8004c20:	d001      	beq.n	8004c26 <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 8004c22:	2301      	movs	r3, #1
 8004c24:	e07b      	b.n	8004d1e <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c2a:	781a      	ldrb	r2, [r3, #0]
 8004c2c:	68fb      	ldr	r3, [r7, #12]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004c32:	68fb      	ldr	r3, [r7, #12]
 8004c34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c36:	1c5a      	adds	r2, r3, #1
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8004c3c:	68fb      	ldr	r3, [r7, #12]
 8004c3e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004c40:	b29b      	uxth	r3, r3
 8004c42:	3b01      	subs	r3, #1
 8004c44:	b29a      	uxth	r2, r3
 8004c46:	68fb      	ldr	r3, [r7, #12]
 8004c48:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8004c4a:	68fb      	ldr	r3, [r7, #12]
 8004c4c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004c4e:	3b01      	subs	r3, #1
 8004c50:	b29a      	uxth	r2, r3
 8004c52:	68fb      	ldr	r3, [r7, #12]
 8004c54:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004c5a:	b29b      	uxth	r3, r3
 8004c5c:	2b00      	cmp	r3, #0
 8004c5e:	d034      	beq.n	8004cca <HAL_I2C_Master_Transmit+0x1ca>
 8004c60:	68fb      	ldr	r3, [r7, #12]
 8004c62:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004c64:	2b00      	cmp	r3, #0
 8004c66:	d130      	bne.n	8004cca <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8004c68:	693b      	ldr	r3, [r7, #16]
 8004c6a:	9300      	str	r3, [sp, #0]
 8004c6c:	6a3b      	ldr	r3, [r7, #32]
 8004c6e:	2200      	movs	r2, #0
 8004c70:	2180      	movs	r1, #128	@ 0x80
 8004c72:	68f8      	ldr	r0, [r7, #12]
 8004c74:	f000 f880 	bl	8004d78 <I2C_WaitOnFlagUntilTimeout>
 8004c78:	4603      	mov	r3, r0
 8004c7a:	2b00      	cmp	r3, #0
 8004c7c:	d001      	beq.n	8004c82 <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 8004c7e:	2301      	movs	r3, #1
 8004c80:	e04d      	b.n	8004d1e <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004c82:	68fb      	ldr	r3, [r7, #12]
 8004c84:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004c86:	b29b      	uxth	r3, r3
 8004c88:	2bff      	cmp	r3, #255	@ 0xff
 8004c8a:	d90e      	bls.n	8004caa <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	22ff      	movs	r2, #255	@ 0xff
 8004c90:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8004c92:	68fb      	ldr	r3, [r7, #12]
 8004c94:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004c96:	b2da      	uxtb	r2, r3
 8004c98:	8979      	ldrh	r1, [r7, #10]
 8004c9a:	2300      	movs	r3, #0
 8004c9c:	9300      	str	r3, [sp, #0]
 8004c9e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004ca2:	68f8      	ldr	r0, [r7, #12]
 8004ca4:	f000 fa2c 	bl	8005100 <I2C_TransferConfig>
 8004ca8:	e00f      	b.n	8004cca <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8004caa:	68fb      	ldr	r3, [r7, #12]
 8004cac:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004cae:	b29a      	uxth	r2, r3
 8004cb0:	68fb      	ldr	r3, [r7, #12]
 8004cb2:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004cb8:	b2da      	uxtb	r2, r3
 8004cba:	8979      	ldrh	r1, [r7, #10]
 8004cbc:	2300      	movs	r3, #0
 8004cbe:	9300      	str	r3, [sp, #0]
 8004cc0:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004cc4:	68f8      	ldr	r0, [r7, #12]
 8004cc6:	f000 fa1b 	bl	8005100 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8004cca:	68fb      	ldr	r3, [r7, #12]
 8004ccc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004cce:	b29b      	uxth	r3, r3
 8004cd0:	2b00      	cmp	r3, #0
 8004cd2:	d19e      	bne.n	8004c12 <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004cd4:	693a      	ldr	r2, [r7, #16]
 8004cd6:	6a39      	ldr	r1, [r7, #32]
 8004cd8:	68f8      	ldr	r0, [r7, #12]
 8004cda:	f000 f8ed 	bl	8004eb8 <I2C_WaitOnSTOPFlagUntilTimeout>
 8004cde:	4603      	mov	r3, r0
 8004ce0:	2b00      	cmp	r3, #0
 8004ce2:	d001      	beq.n	8004ce8 <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 8004ce4:	2301      	movs	r3, #1
 8004ce6:	e01a      	b.n	8004d1e <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	2220      	movs	r2, #32
 8004cee:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	6859      	ldr	r1, [r3, #4]
 8004cf6:	68fb      	ldr	r3, [r7, #12]
 8004cf8:	681a      	ldr	r2, [r3, #0]
 8004cfa:	4b0c      	ldr	r3, [pc, #48]	@ (8004d2c <HAL_I2C_Master_Transmit+0x22c>)
 8004cfc:	400b      	ands	r3, r1
 8004cfe:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	2220      	movs	r2, #32
 8004d04:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	2200      	movs	r2, #0
 8004d0c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004d10:	68fb      	ldr	r3, [r7, #12]
 8004d12:	2200      	movs	r2, #0
 8004d14:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8004d18:	2300      	movs	r3, #0
 8004d1a:	e000      	b.n	8004d1e <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 8004d1c:	2302      	movs	r3, #2
  }
}
 8004d1e:	4618      	mov	r0, r3
 8004d20:	3718      	adds	r7, #24
 8004d22:	46bd      	mov	sp, r7
 8004d24:	bd80      	pop	{r7, pc}
 8004d26:	bf00      	nop
 8004d28:	80002000 	.word	0x80002000
 8004d2c:	fe00e800 	.word	0xfe00e800

08004d30 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8004d30:	b480      	push	{r7}
 8004d32:	b083      	sub	sp, #12
 8004d34:	af00      	add	r7, sp, #0
 8004d36:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	699b      	ldr	r3, [r3, #24]
 8004d3e:	f003 0302 	and.w	r3, r3, #2
 8004d42:	2b02      	cmp	r3, #2
 8004d44:	d103      	bne.n	8004d4e <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	2200      	movs	r2, #0
 8004d4c:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	699b      	ldr	r3, [r3, #24]
 8004d54:	f003 0301 	and.w	r3, r3, #1
 8004d58:	2b01      	cmp	r3, #1
 8004d5a:	d007      	beq.n	8004d6c <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	699a      	ldr	r2, [r3, #24]
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	f042 0201 	orr.w	r2, r2, #1
 8004d6a:	619a      	str	r2, [r3, #24]
  }
}
 8004d6c:	bf00      	nop
 8004d6e:	370c      	adds	r7, #12
 8004d70:	46bd      	mov	sp, r7
 8004d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d76:	4770      	bx	lr

08004d78 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8004d78:	b580      	push	{r7, lr}
 8004d7a:	b084      	sub	sp, #16
 8004d7c:	af00      	add	r7, sp, #0
 8004d7e:	60f8      	str	r0, [r7, #12]
 8004d80:	60b9      	str	r1, [r7, #8]
 8004d82:	603b      	str	r3, [r7, #0]
 8004d84:	4613      	mov	r3, r2
 8004d86:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004d88:	e03b      	b.n	8004e02 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004d8a:	69ba      	ldr	r2, [r7, #24]
 8004d8c:	6839      	ldr	r1, [r7, #0]
 8004d8e:	68f8      	ldr	r0, [r7, #12]
 8004d90:	f000 f8d6 	bl	8004f40 <I2C_IsErrorOccurred>
 8004d94:	4603      	mov	r3, r0
 8004d96:	2b00      	cmp	r3, #0
 8004d98:	d001      	beq.n	8004d9e <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8004d9a:	2301      	movs	r3, #1
 8004d9c:	e041      	b.n	8004e22 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004d9e:	683b      	ldr	r3, [r7, #0]
 8004da0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004da4:	d02d      	beq.n	8004e02 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004da6:	f7fd fcf5 	bl	8002794 <HAL_GetTick>
 8004daa:	4602      	mov	r2, r0
 8004dac:	69bb      	ldr	r3, [r7, #24]
 8004dae:	1ad3      	subs	r3, r2, r3
 8004db0:	683a      	ldr	r2, [r7, #0]
 8004db2:	429a      	cmp	r2, r3
 8004db4:	d302      	bcc.n	8004dbc <I2C_WaitOnFlagUntilTimeout+0x44>
 8004db6:	683b      	ldr	r3, [r7, #0]
 8004db8:	2b00      	cmp	r3, #0
 8004dba:	d122      	bne.n	8004e02 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8004dbc:	68fb      	ldr	r3, [r7, #12]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	699a      	ldr	r2, [r3, #24]
 8004dc2:	68bb      	ldr	r3, [r7, #8]
 8004dc4:	4013      	ands	r3, r2
 8004dc6:	68ba      	ldr	r2, [r7, #8]
 8004dc8:	429a      	cmp	r2, r3
 8004dca:	bf0c      	ite	eq
 8004dcc:	2301      	moveq	r3, #1
 8004dce:	2300      	movne	r3, #0
 8004dd0:	b2db      	uxtb	r3, r3
 8004dd2:	461a      	mov	r2, r3
 8004dd4:	79fb      	ldrb	r3, [r7, #7]
 8004dd6:	429a      	cmp	r2, r3
 8004dd8:	d113      	bne.n	8004e02 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004dda:	68fb      	ldr	r3, [r7, #12]
 8004ddc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004dde:	f043 0220 	orr.w	r2, r3, #32
 8004de2:	68fb      	ldr	r3, [r7, #12]
 8004de4:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8004de6:	68fb      	ldr	r3, [r7, #12]
 8004de8:	2220      	movs	r2, #32
 8004dea:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004dee:	68fb      	ldr	r3, [r7, #12]
 8004df0:	2200      	movs	r2, #0
 8004df2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004df6:	68fb      	ldr	r3, [r7, #12]
 8004df8:	2200      	movs	r2, #0
 8004dfa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8004dfe:	2301      	movs	r3, #1
 8004e00:	e00f      	b.n	8004e22 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004e02:	68fb      	ldr	r3, [r7, #12]
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	699a      	ldr	r2, [r3, #24]
 8004e08:	68bb      	ldr	r3, [r7, #8]
 8004e0a:	4013      	ands	r3, r2
 8004e0c:	68ba      	ldr	r2, [r7, #8]
 8004e0e:	429a      	cmp	r2, r3
 8004e10:	bf0c      	ite	eq
 8004e12:	2301      	moveq	r3, #1
 8004e14:	2300      	movne	r3, #0
 8004e16:	b2db      	uxtb	r3, r3
 8004e18:	461a      	mov	r2, r3
 8004e1a:	79fb      	ldrb	r3, [r7, #7]
 8004e1c:	429a      	cmp	r2, r3
 8004e1e:	d0b4      	beq.n	8004d8a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004e20:	2300      	movs	r3, #0
}
 8004e22:	4618      	mov	r0, r3
 8004e24:	3710      	adds	r7, #16
 8004e26:	46bd      	mov	sp, r7
 8004e28:	bd80      	pop	{r7, pc}

08004e2a <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004e2a:	b580      	push	{r7, lr}
 8004e2c:	b084      	sub	sp, #16
 8004e2e:	af00      	add	r7, sp, #0
 8004e30:	60f8      	str	r0, [r7, #12]
 8004e32:	60b9      	str	r1, [r7, #8]
 8004e34:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004e36:	e033      	b.n	8004ea0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004e38:	687a      	ldr	r2, [r7, #4]
 8004e3a:	68b9      	ldr	r1, [r7, #8]
 8004e3c:	68f8      	ldr	r0, [r7, #12]
 8004e3e:	f000 f87f 	bl	8004f40 <I2C_IsErrorOccurred>
 8004e42:	4603      	mov	r3, r0
 8004e44:	2b00      	cmp	r3, #0
 8004e46:	d001      	beq.n	8004e4c <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8004e48:	2301      	movs	r3, #1
 8004e4a:	e031      	b.n	8004eb0 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004e4c:	68bb      	ldr	r3, [r7, #8]
 8004e4e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e52:	d025      	beq.n	8004ea0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004e54:	f7fd fc9e 	bl	8002794 <HAL_GetTick>
 8004e58:	4602      	mov	r2, r0
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	1ad3      	subs	r3, r2, r3
 8004e5e:	68ba      	ldr	r2, [r7, #8]
 8004e60:	429a      	cmp	r2, r3
 8004e62:	d302      	bcc.n	8004e6a <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8004e64:	68bb      	ldr	r3, [r7, #8]
 8004e66:	2b00      	cmp	r3, #0
 8004e68:	d11a      	bne.n	8004ea0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8004e6a:	68fb      	ldr	r3, [r7, #12]
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	699b      	ldr	r3, [r3, #24]
 8004e70:	f003 0302 	and.w	r3, r3, #2
 8004e74:	2b02      	cmp	r3, #2
 8004e76:	d013      	beq.n	8004ea0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004e78:	68fb      	ldr	r3, [r7, #12]
 8004e7a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004e7c:	f043 0220 	orr.w	r2, r3, #32
 8004e80:	68fb      	ldr	r3, [r7, #12]
 8004e82:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	2220      	movs	r2, #32
 8004e88:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004e8c:	68fb      	ldr	r3, [r7, #12]
 8004e8e:	2200      	movs	r2, #0
 8004e90:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004e94:	68fb      	ldr	r3, [r7, #12]
 8004e96:	2200      	movs	r2, #0
 8004e98:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8004e9c:	2301      	movs	r3, #1
 8004e9e:	e007      	b.n	8004eb0 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004ea0:	68fb      	ldr	r3, [r7, #12]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	699b      	ldr	r3, [r3, #24]
 8004ea6:	f003 0302 	and.w	r3, r3, #2
 8004eaa:	2b02      	cmp	r3, #2
 8004eac:	d1c4      	bne.n	8004e38 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004eae:	2300      	movs	r3, #0
}
 8004eb0:	4618      	mov	r0, r3
 8004eb2:	3710      	adds	r7, #16
 8004eb4:	46bd      	mov	sp, r7
 8004eb6:	bd80      	pop	{r7, pc}

08004eb8 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004eb8:	b580      	push	{r7, lr}
 8004eba:	b084      	sub	sp, #16
 8004ebc:	af00      	add	r7, sp, #0
 8004ebe:	60f8      	str	r0, [r7, #12]
 8004ec0:	60b9      	str	r1, [r7, #8]
 8004ec2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004ec4:	e02f      	b.n	8004f26 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004ec6:	687a      	ldr	r2, [r7, #4]
 8004ec8:	68b9      	ldr	r1, [r7, #8]
 8004eca:	68f8      	ldr	r0, [r7, #12]
 8004ecc:	f000 f838 	bl	8004f40 <I2C_IsErrorOccurred>
 8004ed0:	4603      	mov	r3, r0
 8004ed2:	2b00      	cmp	r3, #0
 8004ed4:	d001      	beq.n	8004eda <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8004ed6:	2301      	movs	r3, #1
 8004ed8:	e02d      	b.n	8004f36 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004eda:	f7fd fc5b 	bl	8002794 <HAL_GetTick>
 8004ede:	4602      	mov	r2, r0
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	1ad3      	subs	r3, r2, r3
 8004ee4:	68ba      	ldr	r2, [r7, #8]
 8004ee6:	429a      	cmp	r2, r3
 8004ee8:	d302      	bcc.n	8004ef0 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8004eea:	68bb      	ldr	r3, [r7, #8]
 8004eec:	2b00      	cmp	r3, #0
 8004eee:	d11a      	bne.n	8004f26 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8004ef0:	68fb      	ldr	r3, [r7, #12]
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	699b      	ldr	r3, [r3, #24]
 8004ef6:	f003 0320 	and.w	r3, r3, #32
 8004efa:	2b20      	cmp	r3, #32
 8004efc:	d013      	beq.n	8004f26 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004efe:	68fb      	ldr	r3, [r7, #12]
 8004f00:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004f02:	f043 0220 	orr.w	r2, r3, #32
 8004f06:	68fb      	ldr	r3, [r7, #12]
 8004f08:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8004f0a:	68fb      	ldr	r3, [r7, #12]
 8004f0c:	2220      	movs	r2, #32
 8004f0e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004f12:	68fb      	ldr	r3, [r7, #12]
 8004f14:	2200      	movs	r2, #0
 8004f16:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004f1a:	68fb      	ldr	r3, [r7, #12]
 8004f1c:	2200      	movs	r2, #0
 8004f1e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8004f22:	2301      	movs	r3, #1
 8004f24:	e007      	b.n	8004f36 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004f26:	68fb      	ldr	r3, [r7, #12]
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	699b      	ldr	r3, [r3, #24]
 8004f2c:	f003 0320 	and.w	r3, r3, #32
 8004f30:	2b20      	cmp	r3, #32
 8004f32:	d1c8      	bne.n	8004ec6 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004f34:	2300      	movs	r3, #0
}
 8004f36:	4618      	mov	r0, r3
 8004f38:	3710      	adds	r7, #16
 8004f3a:	46bd      	mov	sp, r7
 8004f3c:	bd80      	pop	{r7, pc}
	...

08004f40 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004f40:	b580      	push	{r7, lr}
 8004f42:	b08a      	sub	sp, #40	@ 0x28
 8004f44:	af00      	add	r7, sp, #0
 8004f46:	60f8      	str	r0, [r7, #12]
 8004f48:	60b9      	str	r1, [r7, #8]
 8004f4a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004f4c:	2300      	movs	r3, #0
 8004f4e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8004f52:	68fb      	ldr	r3, [r7, #12]
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	699b      	ldr	r3, [r3, #24]
 8004f58:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8004f5a:	2300      	movs	r3, #0
 8004f5c:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8004f62:	69bb      	ldr	r3, [r7, #24]
 8004f64:	f003 0310 	and.w	r3, r3, #16
 8004f68:	2b00      	cmp	r3, #0
 8004f6a:	d068      	beq.n	800503e <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004f6c:	68fb      	ldr	r3, [r7, #12]
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	2210      	movs	r2, #16
 8004f72:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8004f74:	e049      	b.n	800500a <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8004f76:	68bb      	ldr	r3, [r7, #8]
 8004f78:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f7c:	d045      	beq.n	800500a <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8004f7e:	f7fd fc09 	bl	8002794 <HAL_GetTick>
 8004f82:	4602      	mov	r2, r0
 8004f84:	69fb      	ldr	r3, [r7, #28]
 8004f86:	1ad3      	subs	r3, r2, r3
 8004f88:	68ba      	ldr	r2, [r7, #8]
 8004f8a:	429a      	cmp	r2, r3
 8004f8c:	d302      	bcc.n	8004f94 <I2C_IsErrorOccurred+0x54>
 8004f8e:	68bb      	ldr	r3, [r7, #8]
 8004f90:	2b00      	cmp	r3, #0
 8004f92:	d13a      	bne.n	800500a <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8004f94:	68fb      	ldr	r3, [r7, #12]
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	685b      	ldr	r3, [r3, #4]
 8004f9a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004f9e:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8004fa0:	68fb      	ldr	r3, [r7, #12]
 8004fa2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004fa6:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8004fa8:	68fb      	ldr	r3, [r7, #12]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	699b      	ldr	r3, [r3, #24]
 8004fae:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004fb2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004fb6:	d121      	bne.n	8004ffc <I2C_IsErrorOccurred+0xbc>
 8004fb8:	697b      	ldr	r3, [r7, #20]
 8004fba:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004fbe:	d01d      	beq.n	8004ffc <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8004fc0:	7cfb      	ldrb	r3, [r7, #19]
 8004fc2:	2b20      	cmp	r3, #32
 8004fc4:	d01a      	beq.n	8004ffc <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8004fc6:	68fb      	ldr	r3, [r7, #12]
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	685a      	ldr	r2, [r3, #4]
 8004fcc:	68fb      	ldr	r3, [r7, #12]
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004fd4:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8004fd6:	f7fd fbdd 	bl	8002794 <HAL_GetTick>
 8004fda:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004fdc:	e00e      	b.n	8004ffc <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8004fde:	f7fd fbd9 	bl	8002794 <HAL_GetTick>
 8004fe2:	4602      	mov	r2, r0
 8004fe4:	69fb      	ldr	r3, [r7, #28]
 8004fe6:	1ad3      	subs	r3, r2, r3
 8004fe8:	2b19      	cmp	r3, #25
 8004fea:	d907      	bls.n	8004ffc <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8004fec:	6a3b      	ldr	r3, [r7, #32]
 8004fee:	f043 0320 	orr.w	r3, r3, #32
 8004ff2:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8004ff4:	2301      	movs	r3, #1
 8004ff6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8004ffa:	e006      	b.n	800500a <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004ffc:	68fb      	ldr	r3, [r7, #12]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	699b      	ldr	r3, [r3, #24]
 8005002:	f003 0320 	and.w	r3, r3, #32
 8005006:	2b20      	cmp	r3, #32
 8005008:	d1e9      	bne.n	8004fde <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	699b      	ldr	r3, [r3, #24]
 8005010:	f003 0320 	and.w	r3, r3, #32
 8005014:	2b20      	cmp	r3, #32
 8005016:	d003      	beq.n	8005020 <I2C_IsErrorOccurred+0xe0>
 8005018:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800501c:	2b00      	cmp	r3, #0
 800501e:	d0aa      	beq.n	8004f76 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8005020:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005024:	2b00      	cmp	r3, #0
 8005026:	d103      	bne.n	8005030 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005028:	68fb      	ldr	r3, [r7, #12]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	2220      	movs	r2, #32
 800502e:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8005030:	6a3b      	ldr	r3, [r7, #32]
 8005032:	f043 0304 	orr.w	r3, r3, #4
 8005036:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8005038:	2301      	movs	r3, #1
 800503a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800503e:	68fb      	ldr	r3, [r7, #12]
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	699b      	ldr	r3, [r3, #24]
 8005044:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8005046:	69bb      	ldr	r3, [r7, #24]
 8005048:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800504c:	2b00      	cmp	r3, #0
 800504e:	d00b      	beq.n	8005068 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8005050:	6a3b      	ldr	r3, [r7, #32]
 8005052:	f043 0301 	orr.w	r3, r3, #1
 8005056:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8005058:	68fb      	ldr	r3, [r7, #12]
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005060:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8005062:	2301      	movs	r3, #1
 8005064:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8005068:	69bb      	ldr	r3, [r7, #24]
 800506a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800506e:	2b00      	cmp	r3, #0
 8005070:	d00b      	beq.n	800508a <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8005072:	6a3b      	ldr	r3, [r7, #32]
 8005074:	f043 0308 	orr.w	r3, r3, #8
 8005078:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800507a:	68fb      	ldr	r3, [r7, #12]
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8005082:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8005084:	2301      	movs	r3, #1
 8005086:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800508a:	69bb      	ldr	r3, [r7, #24]
 800508c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005090:	2b00      	cmp	r3, #0
 8005092:	d00b      	beq.n	80050ac <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8005094:	6a3b      	ldr	r3, [r7, #32]
 8005096:	f043 0302 	orr.w	r3, r3, #2
 800509a:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800509c:	68fb      	ldr	r3, [r7, #12]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80050a4:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80050a6:	2301      	movs	r3, #1
 80050a8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 80050ac:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80050b0:	2b00      	cmp	r3, #0
 80050b2:	d01c      	beq.n	80050ee <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80050b4:	68f8      	ldr	r0, [r7, #12]
 80050b6:	f7ff fe3b 	bl	8004d30 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80050ba:	68fb      	ldr	r3, [r7, #12]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	6859      	ldr	r1, [r3, #4]
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	681a      	ldr	r2, [r3, #0]
 80050c4:	4b0d      	ldr	r3, [pc, #52]	@ (80050fc <I2C_IsErrorOccurred+0x1bc>)
 80050c6:	400b      	ands	r3, r1
 80050c8:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 80050ca:	68fb      	ldr	r3, [r7, #12]
 80050cc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80050ce:	6a3b      	ldr	r3, [r7, #32]
 80050d0:	431a      	orrs	r2, r3
 80050d2:	68fb      	ldr	r3, [r7, #12]
 80050d4:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80050d6:	68fb      	ldr	r3, [r7, #12]
 80050d8:	2220      	movs	r2, #32
 80050da:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80050de:	68fb      	ldr	r3, [r7, #12]
 80050e0:	2200      	movs	r2, #0
 80050e2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80050e6:	68fb      	ldr	r3, [r7, #12]
 80050e8:	2200      	movs	r2, #0
 80050ea:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 80050ee:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 80050f2:	4618      	mov	r0, r3
 80050f4:	3728      	adds	r7, #40	@ 0x28
 80050f6:	46bd      	mov	sp, r7
 80050f8:	bd80      	pop	{r7, pc}
 80050fa:	bf00      	nop
 80050fc:	fe00e800 	.word	0xfe00e800

08005100 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8005100:	b480      	push	{r7}
 8005102:	b087      	sub	sp, #28
 8005104:	af00      	add	r7, sp, #0
 8005106:	60f8      	str	r0, [r7, #12]
 8005108:	607b      	str	r3, [r7, #4]
 800510a:	460b      	mov	r3, r1
 800510c:	817b      	strh	r3, [r7, #10]
 800510e:	4613      	mov	r3, r2
 8005110:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8005112:	897b      	ldrh	r3, [r7, #10]
 8005114:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8005118:	7a7b      	ldrb	r3, [r7, #9]
 800511a:	041b      	lsls	r3, r3, #16
 800511c:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8005120:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8005126:	6a3b      	ldr	r3, [r7, #32]
 8005128:	4313      	orrs	r3, r2
 800512a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800512e:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8005130:	68fb      	ldr	r3, [r7, #12]
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	685a      	ldr	r2, [r3, #4]
 8005136:	6a3b      	ldr	r3, [r7, #32]
 8005138:	0d5b      	lsrs	r3, r3, #21
 800513a:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 800513e:	4b08      	ldr	r3, [pc, #32]	@ (8005160 <I2C_TransferConfig+0x60>)
 8005140:	430b      	orrs	r3, r1
 8005142:	43db      	mvns	r3, r3
 8005144:	ea02 0103 	and.w	r1, r2, r3
 8005148:	68fb      	ldr	r3, [r7, #12]
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	697a      	ldr	r2, [r7, #20]
 800514e:	430a      	orrs	r2, r1
 8005150:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8005152:	bf00      	nop
 8005154:	371c      	adds	r7, #28
 8005156:	46bd      	mov	sp, r7
 8005158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800515c:	4770      	bx	lr
 800515e:	bf00      	nop
 8005160:	03ff63ff 	.word	0x03ff63ff

08005164 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8005164:	b480      	push	{r7}
 8005166:	b083      	sub	sp, #12
 8005168:	af00      	add	r7, sp, #0
 800516a:	6078      	str	r0, [r7, #4]
 800516c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005174:	b2db      	uxtb	r3, r3
 8005176:	2b20      	cmp	r3, #32
 8005178:	d138      	bne.n	80051ec <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005180:	2b01      	cmp	r3, #1
 8005182:	d101      	bne.n	8005188 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8005184:	2302      	movs	r3, #2
 8005186:	e032      	b.n	80051ee <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	2201      	movs	r2, #1
 800518c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	2224      	movs	r2, #36	@ 0x24
 8005194:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	681a      	ldr	r2, [r3, #0]
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	f022 0201 	bic.w	r2, r2, #1
 80051a6:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	681a      	ldr	r2, [r3, #0]
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80051b6:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	6819      	ldr	r1, [r3, #0]
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	683a      	ldr	r2, [r7, #0]
 80051c4:	430a      	orrs	r2, r1
 80051c6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	681a      	ldr	r2, [r3, #0]
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	f042 0201 	orr.w	r2, r2, #1
 80051d6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	2220      	movs	r2, #32
 80051dc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	2200      	movs	r2, #0
 80051e4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80051e8:	2300      	movs	r3, #0
 80051ea:	e000      	b.n	80051ee <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80051ec:	2302      	movs	r3, #2
  }
}
 80051ee:	4618      	mov	r0, r3
 80051f0:	370c      	adds	r7, #12
 80051f2:	46bd      	mov	sp, r7
 80051f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051f8:	4770      	bx	lr

080051fa <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80051fa:	b480      	push	{r7}
 80051fc:	b085      	sub	sp, #20
 80051fe:	af00      	add	r7, sp, #0
 8005200:	6078      	str	r0, [r7, #4]
 8005202:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800520a:	b2db      	uxtb	r3, r3
 800520c:	2b20      	cmp	r3, #32
 800520e:	d139      	bne.n	8005284 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005216:	2b01      	cmp	r3, #1
 8005218:	d101      	bne.n	800521e <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800521a:	2302      	movs	r3, #2
 800521c:	e033      	b.n	8005286 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	2201      	movs	r2, #1
 8005222:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	2224      	movs	r2, #36	@ 0x24
 800522a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	681a      	ldr	r2, [r3, #0]
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	f022 0201 	bic.w	r2, r2, #1
 800523c:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8005246:	68fb      	ldr	r3, [r7, #12]
 8005248:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800524c:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800524e:	683b      	ldr	r3, [r7, #0]
 8005250:	021b      	lsls	r3, r3, #8
 8005252:	68fa      	ldr	r2, [r7, #12]
 8005254:	4313      	orrs	r3, r2
 8005256:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	68fa      	ldr	r2, [r7, #12]
 800525e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	681a      	ldr	r2, [r3, #0]
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	f042 0201 	orr.w	r2, r2, #1
 800526e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	2220      	movs	r2, #32
 8005274:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	2200      	movs	r2, #0
 800527c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8005280:	2300      	movs	r3, #0
 8005282:	e000      	b.n	8005286 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8005284:	2302      	movs	r3, #2
  }
}
 8005286:	4618      	mov	r0, r3
 8005288:	3714      	adds	r7, #20
 800528a:	46bd      	mov	sp, r7
 800528c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005290:	4770      	bx	lr
	...

08005294 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8005294:	b480      	push	{r7}
 8005296:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8005298:	4b04      	ldr	r3, [pc, #16]	@ (80052ac <HAL_PWREx_GetVoltageRange+0x18>)
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 80052a0:	4618      	mov	r0, r3
 80052a2:	46bd      	mov	sp, r7
 80052a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052a8:	4770      	bx	lr
 80052aa:	bf00      	nop
 80052ac:	40007000 	.word	0x40007000

080052b0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80052b0:	b480      	push	{r7}
 80052b2:	b085      	sub	sp, #20
 80052b4:	af00      	add	r7, sp, #0
 80052b6:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80052be:	d130      	bne.n	8005322 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80052c0:	4b23      	ldr	r3, [pc, #140]	@ (8005350 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80052c8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80052cc:	d038      	beq.n	8005340 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80052ce:	4b20      	ldr	r3, [pc, #128]	@ (8005350 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80052d6:	4a1e      	ldr	r2, [pc, #120]	@ (8005350 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80052d8:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80052dc:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80052de:	4b1d      	ldr	r3, [pc, #116]	@ (8005354 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	2232      	movs	r2, #50	@ 0x32
 80052e4:	fb02 f303 	mul.w	r3, r2, r3
 80052e8:	4a1b      	ldr	r2, [pc, #108]	@ (8005358 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80052ea:	fba2 2303 	umull	r2, r3, r2, r3
 80052ee:	0c9b      	lsrs	r3, r3, #18
 80052f0:	3301      	adds	r3, #1
 80052f2:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80052f4:	e002      	b.n	80052fc <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80052f6:	68fb      	ldr	r3, [r7, #12]
 80052f8:	3b01      	subs	r3, #1
 80052fa:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80052fc:	4b14      	ldr	r3, [pc, #80]	@ (8005350 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80052fe:	695b      	ldr	r3, [r3, #20]
 8005300:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005304:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005308:	d102      	bne.n	8005310 <HAL_PWREx_ControlVoltageScaling+0x60>
 800530a:	68fb      	ldr	r3, [r7, #12]
 800530c:	2b00      	cmp	r3, #0
 800530e:	d1f2      	bne.n	80052f6 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8005310:	4b0f      	ldr	r3, [pc, #60]	@ (8005350 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005312:	695b      	ldr	r3, [r3, #20]
 8005314:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005318:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800531c:	d110      	bne.n	8005340 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800531e:	2303      	movs	r3, #3
 8005320:	e00f      	b.n	8005342 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8005322:	4b0b      	ldr	r3, [pc, #44]	@ (8005350 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800532a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800532e:	d007      	beq.n	8005340 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8005330:	4b07      	ldr	r3, [pc, #28]	@ (8005350 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8005338:	4a05      	ldr	r2, [pc, #20]	@ (8005350 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800533a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800533e:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8005340:	2300      	movs	r3, #0
}
 8005342:	4618      	mov	r0, r3
 8005344:	3714      	adds	r7, #20
 8005346:	46bd      	mov	sp, r7
 8005348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800534c:	4770      	bx	lr
 800534e:	bf00      	nop
 8005350:	40007000 	.word	0x40007000
 8005354:	2000016c 	.word	0x2000016c
 8005358:	431bde83 	.word	0x431bde83

0800535c <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800535c:	b580      	push	{r7, lr}
 800535e:	b088      	sub	sp, #32
 8005360:	af00      	add	r7, sp, #0
 8005362:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	2b00      	cmp	r3, #0
 8005368:	d102      	bne.n	8005370 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800536a:	2301      	movs	r3, #1
 800536c:	f000 bc02 	b.w	8005b74 <HAL_RCC_OscConfig+0x818>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005370:	4b96      	ldr	r3, [pc, #600]	@ (80055cc <HAL_RCC_OscConfig+0x270>)
 8005372:	689b      	ldr	r3, [r3, #8]
 8005374:	f003 030c 	and.w	r3, r3, #12
 8005378:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800537a:	4b94      	ldr	r3, [pc, #592]	@ (80055cc <HAL_RCC_OscConfig+0x270>)
 800537c:	68db      	ldr	r3, [r3, #12]
 800537e:	f003 0303 	and.w	r3, r3, #3
 8005382:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	f003 0310 	and.w	r3, r3, #16
 800538c:	2b00      	cmp	r3, #0
 800538e:	f000 80e4 	beq.w	800555a <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8005392:	69bb      	ldr	r3, [r7, #24]
 8005394:	2b00      	cmp	r3, #0
 8005396:	d007      	beq.n	80053a8 <HAL_RCC_OscConfig+0x4c>
 8005398:	69bb      	ldr	r3, [r7, #24]
 800539a:	2b0c      	cmp	r3, #12
 800539c:	f040 808b 	bne.w	80054b6 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80053a0:	697b      	ldr	r3, [r7, #20]
 80053a2:	2b01      	cmp	r3, #1
 80053a4:	f040 8087 	bne.w	80054b6 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80053a8:	4b88      	ldr	r3, [pc, #544]	@ (80055cc <HAL_RCC_OscConfig+0x270>)
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	f003 0302 	and.w	r3, r3, #2
 80053b0:	2b00      	cmp	r3, #0
 80053b2:	d005      	beq.n	80053c0 <HAL_RCC_OscConfig+0x64>
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	699b      	ldr	r3, [r3, #24]
 80053b8:	2b00      	cmp	r3, #0
 80053ba:	d101      	bne.n	80053c0 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 80053bc:	2301      	movs	r3, #1
 80053be:	e3d9      	b.n	8005b74 <HAL_RCC_OscConfig+0x818>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	6a1a      	ldr	r2, [r3, #32]
 80053c4:	4b81      	ldr	r3, [pc, #516]	@ (80055cc <HAL_RCC_OscConfig+0x270>)
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	f003 0308 	and.w	r3, r3, #8
 80053cc:	2b00      	cmp	r3, #0
 80053ce:	d004      	beq.n	80053da <HAL_RCC_OscConfig+0x7e>
 80053d0:	4b7e      	ldr	r3, [pc, #504]	@ (80055cc <HAL_RCC_OscConfig+0x270>)
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80053d8:	e005      	b.n	80053e6 <HAL_RCC_OscConfig+0x8a>
 80053da:	4b7c      	ldr	r3, [pc, #496]	@ (80055cc <HAL_RCC_OscConfig+0x270>)
 80053dc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80053e0:	091b      	lsrs	r3, r3, #4
 80053e2:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80053e6:	4293      	cmp	r3, r2
 80053e8:	d223      	bcs.n	8005432 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	6a1b      	ldr	r3, [r3, #32]
 80053ee:	4618      	mov	r0, r3
 80053f0:	f000 fd54 	bl	8005e9c <RCC_SetFlashLatencyFromMSIRange>
 80053f4:	4603      	mov	r3, r0
 80053f6:	2b00      	cmp	r3, #0
 80053f8:	d001      	beq.n	80053fe <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 80053fa:	2301      	movs	r3, #1
 80053fc:	e3ba      	b.n	8005b74 <HAL_RCC_OscConfig+0x818>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80053fe:	4b73      	ldr	r3, [pc, #460]	@ (80055cc <HAL_RCC_OscConfig+0x270>)
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	4a72      	ldr	r2, [pc, #456]	@ (80055cc <HAL_RCC_OscConfig+0x270>)
 8005404:	f043 0308 	orr.w	r3, r3, #8
 8005408:	6013      	str	r3, [r2, #0]
 800540a:	4b70      	ldr	r3, [pc, #448]	@ (80055cc <HAL_RCC_OscConfig+0x270>)
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	6a1b      	ldr	r3, [r3, #32]
 8005416:	496d      	ldr	r1, [pc, #436]	@ (80055cc <HAL_RCC_OscConfig+0x270>)
 8005418:	4313      	orrs	r3, r2
 800541a:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800541c:	4b6b      	ldr	r3, [pc, #428]	@ (80055cc <HAL_RCC_OscConfig+0x270>)
 800541e:	685b      	ldr	r3, [r3, #4]
 8005420:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	69db      	ldr	r3, [r3, #28]
 8005428:	021b      	lsls	r3, r3, #8
 800542a:	4968      	ldr	r1, [pc, #416]	@ (80055cc <HAL_RCC_OscConfig+0x270>)
 800542c:	4313      	orrs	r3, r2
 800542e:	604b      	str	r3, [r1, #4]
 8005430:	e025      	b.n	800547e <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005432:	4b66      	ldr	r3, [pc, #408]	@ (80055cc <HAL_RCC_OscConfig+0x270>)
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	4a65      	ldr	r2, [pc, #404]	@ (80055cc <HAL_RCC_OscConfig+0x270>)
 8005438:	f043 0308 	orr.w	r3, r3, #8
 800543c:	6013      	str	r3, [r2, #0]
 800543e:	4b63      	ldr	r3, [pc, #396]	@ (80055cc <HAL_RCC_OscConfig+0x270>)
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	6a1b      	ldr	r3, [r3, #32]
 800544a:	4960      	ldr	r1, [pc, #384]	@ (80055cc <HAL_RCC_OscConfig+0x270>)
 800544c:	4313      	orrs	r3, r2
 800544e:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005450:	4b5e      	ldr	r3, [pc, #376]	@ (80055cc <HAL_RCC_OscConfig+0x270>)
 8005452:	685b      	ldr	r3, [r3, #4]
 8005454:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	69db      	ldr	r3, [r3, #28]
 800545c:	021b      	lsls	r3, r3, #8
 800545e:	495b      	ldr	r1, [pc, #364]	@ (80055cc <HAL_RCC_OscConfig+0x270>)
 8005460:	4313      	orrs	r3, r2
 8005462:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005464:	69bb      	ldr	r3, [r7, #24]
 8005466:	2b00      	cmp	r3, #0
 8005468:	d109      	bne.n	800547e <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	6a1b      	ldr	r3, [r3, #32]
 800546e:	4618      	mov	r0, r3
 8005470:	f000 fd14 	bl	8005e9c <RCC_SetFlashLatencyFromMSIRange>
 8005474:	4603      	mov	r3, r0
 8005476:	2b00      	cmp	r3, #0
 8005478:	d001      	beq.n	800547e <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 800547a:	2301      	movs	r3, #1
 800547c:	e37a      	b.n	8005b74 <HAL_RCC_OscConfig+0x818>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800547e:	f000 fc81 	bl	8005d84 <HAL_RCC_GetSysClockFreq>
 8005482:	4602      	mov	r2, r0
 8005484:	4b51      	ldr	r3, [pc, #324]	@ (80055cc <HAL_RCC_OscConfig+0x270>)
 8005486:	689b      	ldr	r3, [r3, #8]
 8005488:	091b      	lsrs	r3, r3, #4
 800548a:	f003 030f 	and.w	r3, r3, #15
 800548e:	4950      	ldr	r1, [pc, #320]	@ (80055d0 <HAL_RCC_OscConfig+0x274>)
 8005490:	5ccb      	ldrb	r3, [r1, r3]
 8005492:	f003 031f 	and.w	r3, r3, #31
 8005496:	fa22 f303 	lsr.w	r3, r2, r3
 800549a:	4a4e      	ldr	r2, [pc, #312]	@ (80055d4 <HAL_RCC_OscConfig+0x278>)
 800549c:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800549e:	4b4e      	ldr	r3, [pc, #312]	@ (80055d8 <HAL_RCC_OscConfig+0x27c>)
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	4618      	mov	r0, r3
 80054a4:	f7fd f926 	bl	80026f4 <HAL_InitTick>
 80054a8:	4603      	mov	r3, r0
 80054aa:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80054ac:	7bfb      	ldrb	r3, [r7, #15]
 80054ae:	2b00      	cmp	r3, #0
 80054b0:	d052      	beq.n	8005558 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 80054b2:	7bfb      	ldrb	r3, [r7, #15]
 80054b4:	e35e      	b.n	8005b74 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	699b      	ldr	r3, [r3, #24]
 80054ba:	2b00      	cmp	r3, #0
 80054bc:	d032      	beq.n	8005524 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80054be:	4b43      	ldr	r3, [pc, #268]	@ (80055cc <HAL_RCC_OscConfig+0x270>)
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	4a42      	ldr	r2, [pc, #264]	@ (80055cc <HAL_RCC_OscConfig+0x270>)
 80054c4:	f043 0301 	orr.w	r3, r3, #1
 80054c8:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80054ca:	f7fd f963 	bl	8002794 <HAL_GetTick>
 80054ce:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80054d0:	e008      	b.n	80054e4 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80054d2:	f7fd f95f 	bl	8002794 <HAL_GetTick>
 80054d6:	4602      	mov	r2, r0
 80054d8:	693b      	ldr	r3, [r7, #16]
 80054da:	1ad3      	subs	r3, r2, r3
 80054dc:	2b02      	cmp	r3, #2
 80054de:	d901      	bls.n	80054e4 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 80054e0:	2303      	movs	r3, #3
 80054e2:	e347      	b.n	8005b74 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80054e4:	4b39      	ldr	r3, [pc, #228]	@ (80055cc <HAL_RCC_OscConfig+0x270>)
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	f003 0302 	and.w	r3, r3, #2
 80054ec:	2b00      	cmp	r3, #0
 80054ee:	d0f0      	beq.n	80054d2 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80054f0:	4b36      	ldr	r3, [pc, #216]	@ (80055cc <HAL_RCC_OscConfig+0x270>)
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	4a35      	ldr	r2, [pc, #212]	@ (80055cc <HAL_RCC_OscConfig+0x270>)
 80054f6:	f043 0308 	orr.w	r3, r3, #8
 80054fa:	6013      	str	r3, [r2, #0]
 80054fc:	4b33      	ldr	r3, [pc, #204]	@ (80055cc <HAL_RCC_OscConfig+0x270>)
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	6a1b      	ldr	r3, [r3, #32]
 8005508:	4930      	ldr	r1, [pc, #192]	@ (80055cc <HAL_RCC_OscConfig+0x270>)
 800550a:	4313      	orrs	r3, r2
 800550c:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800550e:	4b2f      	ldr	r3, [pc, #188]	@ (80055cc <HAL_RCC_OscConfig+0x270>)
 8005510:	685b      	ldr	r3, [r3, #4]
 8005512:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	69db      	ldr	r3, [r3, #28]
 800551a:	021b      	lsls	r3, r3, #8
 800551c:	492b      	ldr	r1, [pc, #172]	@ (80055cc <HAL_RCC_OscConfig+0x270>)
 800551e:	4313      	orrs	r3, r2
 8005520:	604b      	str	r3, [r1, #4]
 8005522:	e01a      	b.n	800555a <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8005524:	4b29      	ldr	r3, [pc, #164]	@ (80055cc <HAL_RCC_OscConfig+0x270>)
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	4a28      	ldr	r2, [pc, #160]	@ (80055cc <HAL_RCC_OscConfig+0x270>)
 800552a:	f023 0301 	bic.w	r3, r3, #1
 800552e:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8005530:	f7fd f930 	bl	8002794 <HAL_GetTick>
 8005534:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8005536:	e008      	b.n	800554a <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8005538:	f7fd f92c 	bl	8002794 <HAL_GetTick>
 800553c:	4602      	mov	r2, r0
 800553e:	693b      	ldr	r3, [r7, #16]
 8005540:	1ad3      	subs	r3, r2, r3
 8005542:	2b02      	cmp	r3, #2
 8005544:	d901      	bls.n	800554a <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8005546:	2303      	movs	r3, #3
 8005548:	e314      	b.n	8005b74 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800554a:	4b20      	ldr	r3, [pc, #128]	@ (80055cc <HAL_RCC_OscConfig+0x270>)
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	f003 0302 	and.w	r3, r3, #2
 8005552:	2b00      	cmp	r3, #0
 8005554:	d1f0      	bne.n	8005538 <HAL_RCC_OscConfig+0x1dc>
 8005556:	e000      	b.n	800555a <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8005558:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	f003 0301 	and.w	r3, r3, #1
 8005562:	2b00      	cmp	r3, #0
 8005564:	d073      	beq.n	800564e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8005566:	69bb      	ldr	r3, [r7, #24]
 8005568:	2b08      	cmp	r3, #8
 800556a:	d005      	beq.n	8005578 <HAL_RCC_OscConfig+0x21c>
 800556c:	69bb      	ldr	r3, [r7, #24]
 800556e:	2b0c      	cmp	r3, #12
 8005570:	d10e      	bne.n	8005590 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8005572:	697b      	ldr	r3, [r7, #20]
 8005574:	2b03      	cmp	r3, #3
 8005576:	d10b      	bne.n	8005590 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005578:	4b14      	ldr	r3, [pc, #80]	@ (80055cc <HAL_RCC_OscConfig+0x270>)
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005580:	2b00      	cmp	r3, #0
 8005582:	d063      	beq.n	800564c <HAL_RCC_OscConfig+0x2f0>
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	685b      	ldr	r3, [r3, #4]
 8005588:	2b00      	cmp	r3, #0
 800558a:	d15f      	bne.n	800564c <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 800558c:	2301      	movs	r3, #1
 800558e:	e2f1      	b.n	8005b74 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	685b      	ldr	r3, [r3, #4]
 8005594:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005598:	d106      	bne.n	80055a8 <HAL_RCC_OscConfig+0x24c>
 800559a:	4b0c      	ldr	r3, [pc, #48]	@ (80055cc <HAL_RCC_OscConfig+0x270>)
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	4a0b      	ldr	r2, [pc, #44]	@ (80055cc <HAL_RCC_OscConfig+0x270>)
 80055a0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80055a4:	6013      	str	r3, [r2, #0]
 80055a6:	e025      	b.n	80055f4 <HAL_RCC_OscConfig+0x298>
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	685b      	ldr	r3, [r3, #4]
 80055ac:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80055b0:	d114      	bne.n	80055dc <HAL_RCC_OscConfig+0x280>
 80055b2:	4b06      	ldr	r3, [pc, #24]	@ (80055cc <HAL_RCC_OscConfig+0x270>)
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	4a05      	ldr	r2, [pc, #20]	@ (80055cc <HAL_RCC_OscConfig+0x270>)
 80055b8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80055bc:	6013      	str	r3, [r2, #0]
 80055be:	4b03      	ldr	r3, [pc, #12]	@ (80055cc <HAL_RCC_OscConfig+0x270>)
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	4a02      	ldr	r2, [pc, #8]	@ (80055cc <HAL_RCC_OscConfig+0x270>)
 80055c4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80055c8:	6013      	str	r3, [r2, #0]
 80055ca:	e013      	b.n	80055f4 <HAL_RCC_OscConfig+0x298>
 80055cc:	40021000 	.word	0x40021000
 80055d0:	0800a4e8 	.word	0x0800a4e8
 80055d4:	2000016c 	.word	0x2000016c
 80055d8:	20000170 	.word	0x20000170
 80055dc:	4ba0      	ldr	r3, [pc, #640]	@ (8005860 <HAL_RCC_OscConfig+0x504>)
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	4a9f      	ldr	r2, [pc, #636]	@ (8005860 <HAL_RCC_OscConfig+0x504>)
 80055e2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80055e6:	6013      	str	r3, [r2, #0]
 80055e8:	4b9d      	ldr	r3, [pc, #628]	@ (8005860 <HAL_RCC_OscConfig+0x504>)
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	4a9c      	ldr	r2, [pc, #624]	@ (8005860 <HAL_RCC_OscConfig+0x504>)
 80055ee:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80055f2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	685b      	ldr	r3, [r3, #4]
 80055f8:	2b00      	cmp	r3, #0
 80055fa:	d013      	beq.n	8005624 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80055fc:	f7fd f8ca 	bl	8002794 <HAL_GetTick>
 8005600:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005602:	e008      	b.n	8005616 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005604:	f7fd f8c6 	bl	8002794 <HAL_GetTick>
 8005608:	4602      	mov	r2, r0
 800560a:	693b      	ldr	r3, [r7, #16]
 800560c:	1ad3      	subs	r3, r2, r3
 800560e:	2b64      	cmp	r3, #100	@ 0x64
 8005610:	d901      	bls.n	8005616 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8005612:	2303      	movs	r3, #3
 8005614:	e2ae      	b.n	8005b74 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005616:	4b92      	ldr	r3, [pc, #584]	@ (8005860 <HAL_RCC_OscConfig+0x504>)
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800561e:	2b00      	cmp	r3, #0
 8005620:	d0f0      	beq.n	8005604 <HAL_RCC_OscConfig+0x2a8>
 8005622:	e014      	b.n	800564e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005624:	f7fd f8b6 	bl	8002794 <HAL_GetTick>
 8005628:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800562a:	e008      	b.n	800563e <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800562c:	f7fd f8b2 	bl	8002794 <HAL_GetTick>
 8005630:	4602      	mov	r2, r0
 8005632:	693b      	ldr	r3, [r7, #16]
 8005634:	1ad3      	subs	r3, r2, r3
 8005636:	2b64      	cmp	r3, #100	@ 0x64
 8005638:	d901      	bls.n	800563e <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800563a:	2303      	movs	r3, #3
 800563c:	e29a      	b.n	8005b74 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800563e:	4b88      	ldr	r3, [pc, #544]	@ (8005860 <HAL_RCC_OscConfig+0x504>)
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005646:	2b00      	cmp	r3, #0
 8005648:	d1f0      	bne.n	800562c <HAL_RCC_OscConfig+0x2d0>
 800564a:	e000      	b.n	800564e <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800564c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	f003 0302 	and.w	r3, r3, #2
 8005656:	2b00      	cmp	r3, #0
 8005658:	d060      	beq.n	800571c <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800565a:	69bb      	ldr	r3, [r7, #24]
 800565c:	2b04      	cmp	r3, #4
 800565e:	d005      	beq.n	800566c <HAL_RCC_OscConfig+0x310>
 8005660:	69bb      	ldr	r3, [r7, #24]
 8005662:	2b0c      	cmp	r3, #12
 8005664:	d119      	bne.n	800569a <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8005666:	697b      	ldr	r3, [r7, #20]
 8005668:	2b02      	cmp	r3, #2
 800566a:	d116      	bne.n	800569a <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800566c:	4b7c      	ldr	r3, [pc, #496]	@ (8005860 <HAL_RCC_OscConfig+0x504>)
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005674:	2b00      	cmp	r3, #0
 8005676:	d005      	beq.n	8005684 <HAL_RCC_OscConfig+0x328>
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	68db      	ldr	r3, [r3, #12]
 800567c:	2b00      	cmp	r3, #0
 800567e:	d101      	bne.n	8005684 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8005680:	2301      	movs	r3, #1
 8005682:	e277      	b.n	8005b74 <HAL_RCC_OscConfig+0x818>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005684:	4b76      	ldr	r3, [pc, #472]	@ (8005860 <HAL_RCC_OscConfig+0x504>)
 8005686:	685b      	ldr	r3, [r3, #4]
 8005688:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	691b      	ldr	r3, [r3, #16]
 8005690:	061b      	lsls	r3, r3, #24
 8005692:	4973      	ldr	r1, [pc, #460]	@ (8005860 <HAL_RCC_OscConfig+0x504>)
 8005694:	4313      	orrs	r3, r2
 8005696:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005698:	e040      	b.n	800571c <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	68db      	ldr	r3, [r3, #12]
 800569e:	2b00      	cmp	r3, #0
 80056a0:	d023      	beq.n	80056ea <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80056a2:	4b6f      	ldr	r3, [pc, #444]	@ (8005860 <HAL_RCC_OscConfig+0x504>)
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	4a6e      	ldr	r2, [pc, #440]	@ (8005860 <HAL_RCC_OscConfig+0x504>)
 80056a8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80056ac:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80056ae:	f7fd f871 	bl	8002794 <HAL_GetTick>
 80056b2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80056b4:	e008      	b.n	80056c8 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80056b6:	f7fd f86d 	bl	8002794 <HAL_GetTick>
 80056ba:	4602      	mov	r2, r0
 80056bc:	693b      	ldr	r3, [r7, #16]
 80056be:	1ad3      	subs	r3, r2, r3
 80056c0:	2b02      	cmp	r3, #2
 80056c2:	d901      	bls.n	80056c8 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80056c4:	2303      	movs	r3, #3
 80056c6:	e255      	b.n	8005b74 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80056c8:	4b65      	ldr	r3, [pc, #404]	@ (8005860 <HAL_RCC_OscConfig+0x504>)
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80056d0:	2b00      	cmp	r3, #0
 80056d2:	d0f0      	beq.n	80056b6 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80056d4:	4b62      	ldr	r3, [pc, #392]	@ (8005860 <HAL_RCC_OscConfig+0x504>)
 80056d6:	685b      	ldr	r3, [r3, #4]
 80056d8:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	691b      	ldr	r3, [r3, #16]
 80056e0:	061b      	lsls	r3, r3, #24
 80056e2:	495f      	ldr	r1, [pc, #380]	@ (8005860 <HAL_RCC_OscConfig+0x504>)
 80056e4:	4313      	orrs	r3, r2
 80056e6:	604b      	str	r3, [r1, #4]
 80056e8:	e018      	b.n	800571c <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80056ea:	4b5d      	ldr	r3, [pc, #372]	@ (8005860 <HAL_RCC_OscConfig+0x504>)
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	4a5c      	ldr	r2, [pc, #368]	@ (8005860 <HAL_RCC_OscConfig+0x504>)
 80056f0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80056f4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80056f6:	f7fd f84d 	bl	8002794 <HAL_GetTick>
 80056fa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80056fc:	e008      	b.n	8005710 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80056fe:	f7fd f849 	bl	8002794 <HAL_GetTick>
 8005702:	4602      	mov	r2, r0
 8005704:	693b      	ldr	r3, [r7, #16]
 8005706:	1ad3      	subs	r3, r2, r3
 8005708:	2b02      	cmp	r3, #2
 800570a:	d901      	bls.n	8005710 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 800570c:	2303      	movs	r3, #3
 800570e:	e231      	b.n	8005b74 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005710:	4b53      	ldr	r3, [pc, #332]	@ (8005860 <HAL_RCC_OscConfig+0x504>)
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005718:	2b00      	cmp	r3, #0
 800571a:	d1f0      	bne.n	80056fe <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	f003 0308 	and.w	r3, r3, #8
 8005724:	2b00      	cmp	r3, #0
 8005726:	d03c      	beq.n	80057a2 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	695b      	ldr	r3, [r3, #20]
 800572c:	2b00      	cmp	r3, #0
 800572e:	d01c      	beq.n	800576a <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005730:	4b4b      	ldr	r3, [pc, #300]	@ (8005860 <HAL_RCC_OscConfig+0x504>)
 8005732:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005736:	4a4a      	ldr	r2, [pc, #296]	@ (8005860 <HAL_RCC_OscConfig+0x504>)
 8005738:	f043 0301 	orr.w	r3, r3, #1
 800573c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005740:	f7fd f828 	bl	8002794 <HAL_GetTick>
 8005744:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005746:	e008      	b.n	800575a <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005748:	f7fd f824 	bl	8002794 <HAL_GetTick>
 800574c:	4602      	mov	r2, r0
 800574e:	693b      	ldr	r3, [r7, #16]
 8005750:	1ad3      	subs	r3, r2, r3
 8005752:	2b02      	cmp	r3, #2
 8005754:	d901      	bls.n	800575a <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8005756:	2303      	movs	r3, #3
 8005758:	e20c      	b.n	8005b74 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800575a:	4b41      	ldr	r3, [pc, #260]	@ (8005860 <HAL_RCC_OscConfig+0x504>)
 800575c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005760:	f003 0302 	and.w	r3, r3, #2
 8005764:	2b00      	cmp	r3, #0
 8005766:	d0ef      	beq.n	8005748 <HAL_RCC_OscConfig+0x3ec>
 8005768:	e01b      	b.n	80057a2 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800576a:	4b3d      	ldr	r3, [pc, #244]	@ (8005860 <HAL_RCC_OscConfig+0x504>)
 800576c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005770:	4a3b      	ldr	r2, [pc, #236]	@ (8005860 <HAL_RCC_OscConfig+0x504>)
 8005772:	f023 0301 	bic.w	r3, r3, #1
 8005776:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800577a:	f7fd f80b 	bl	8002794 <HAL_GetTick>
 800577e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005780:	e008      	b.n	8005794 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005782:	f7fd f807 	bl	8002794 <HAL_GetTick>
 8005786:	4602      	mov	r2, r0
 8005788:	693b      	ldr	r3, [r7, #16]
 800578a:	1ad3      	subs	r3, r2, r3
 800578c:	2b02      	cmp	r3, #2
 800578e:	d901      	bls.n	8005794 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8005790:	2303      	movs	r3, #3
 8005792:	e1ef      	b.n	8005b74 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005794:	4b32      	ldr	r3, [pc, #200]	@ (8005860 <HAL_RCC_OscConfig+0x504>)
 8005796:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800579a:	f003 0302 	and.w	r3, r3, #2
 800579e:	2b00      	cmp	r3, #0
 80057a0:	d1ef      	bne.n	8005782 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	f003 0304 	and.w	r3, r3, #4
 80057aa:	2b00      	cmp	r3, #0
 80057ac:	f000 80a6 	beq.w	80058fc <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80057b0:	2300      	movs	r3, #0
 80057b2:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80057b4:	4b2a      	ldr	r3, [pc, #168]	@ (8005860 <HAL_RCC_OscConfig+0x504>)
 80057b6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80057b8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80057bc:	2b00      	cmp	r3, #0
 80057be:	d10d      	bne.n	80057dc <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80057c0:	4b27      	ldr	r3, [pc, #156]	@ (8005860 <HAL_RCC_OscConfig+0x504>)
 80057c2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80057c4:	4a26      	ldr	r2, [pc, #152]	@ (8005860 <HAL_RCC_OscConfig+0x504>)
 80057c6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80057ca:	6593      	str	r3, [r2, #88]	@ 0x58
 80057cc:	4b24      	ldr	r3, [pc, #144]	@ (8005860 <HAL_RCC_OscConfig+0x504>)
 80057ce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80057d0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80057d4:	60bb      	str	r3, [r7, #8]
 80057d6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80057d8:	2301      	movs	r3, #1
 80057da:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80057dc:	4b21      	ldr	r3, [pc, #132]	@ (8005864 <HAL_RCC_OscConfig+0x508>)
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80057e4:	2b00      	cmp	r3, #0
 80057e6:	d118      	bne.n	800581a <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80057e8:	4b1e      	ldr	r3, [pc, #120]	@ (8005864 <HAL_RCC_OscConfig+0x508>)
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	4a1d      	ldr	r2, [pc, #116]	@ (8005864 <HAL_RCC_OscConfig+0x508>)
 80057ee:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80057f2:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80057f4:	f7fc ffce 	bl	8002794 <HAL_GetTick>
 80057f8:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80057fa:	e008      	b.n	800580e <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80057fc:	f7fc ffca 	bl	8002794 <HAL_GetTick>
 8005800:	4602      	mov	r2, r0
 8005802:	693b      	ldr	r3, [r7, #16]
 8005804:	1ad3      	subs	r3, r2, r3
 8005806:	2b02      	cmp	r3, #2
 8005808:	d901      	bls.n	800580e <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800580a:	2303      	movs	r3, #3
 800580c:	e1b2      	b.n	8005b74 <HAL_RCC_OscConfig+0x818>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800580e:	4b15      	ldr	r3, [pc, #84]	@ (8005864 <HAL_RCC_OscConfig+0x508>)
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005816:	2b00      	cmp	r3, #0
 8005818:	d0f0      	beq.n	80057fc <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	689b      	ldr	r3, [r3, #8]
 800581e:	2b01      	cmp	r3, #1
 8005820:	d108      	bne.n	8005834 <HAL_RCC_OscConfig+0x4d8>
 8005822:	4b0f      	ldr	r3, [pc, #60]	@ (8005860 <HAL_RCC_OscConfig+0x504>)
 8005824:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005828:	4a0d      	ldr	r2, [pc, #52]	@ (8005860 <HAL_RCC_OscConfig+0x504>)
 800582a:	f043 0301 	orr.w	r3, r3, #1
 800582e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005832:	e029      	b.n	8005888 <HAL_RCC_OscConfig+0x52c>
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	689b      	ldr	r3, [r3, #8]
 8005838:	2b05      	cmp	r3, #5
 800583a:	d115      	bne.n	8005868 <HAL_RCC_OscConfig+0x50c>
 800583c:	4b08      	ldr	r3, [pc, #32]	@ (8005860 <HAL_RCC_OscConfig+0x504>)
 800583e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005842:	4a07      	ldr	r2, [pc, #28]	@ (8005860 <HAL_RCC_OscConfig+0x504>)
 8005844:	f043 0304 	orr.w	r3, r3, #4
 8005848:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800584c:	4b04      	ldr	r3, [pc, #16]	@ (8005860 <HAL_RCC_OscConfig+0x504>)
 800584e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005852:	4a03      	ldr	r2, [pc, #12]	@ (8005860 <HAL_RCC_OscConfig+0x504>)
 8005854:	f043 0301 	orr.w	r3, r3, #1
 8005858:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800585c:	e014      	b.n	8005888 <HAL_RCC_OscConfig+0x52c>
 800585e:	bf00      	nop
 8005860:	40021000 	.word	0x40021000
 8005864:	40007000 	.word	0x40007000
 8005868:	4b9a      	ldr	r3, [pc, #616]	@ (8005ad4 <HAL_RCC_OscConfig+0x778>)
 800586a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800586e:	4a99      	ldr	r2, [pc, #612]	@ (8005ad4 <HAL_RCC_OscConfig+0x778>)
 8005870:	f023 0301 	bic.w	r3, r3, #1
 8005874:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005878:	4b96      	ldr	r3, [pc, #600]	@ (8005ad4 <HAL_RCC_OscConfig+0x778>)
 800587a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800587e:	4a95      	ldr	r2, [pc, #596]	@ (8005ad4 <HAL_RCC_OscConfig+0x778>)
 8005880:	f023 0304 	bic.w	r3, r3, #4
 8005884:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	689b      	ldr	r3, [r3, #8]
 800588c:	2b00      	cmp	r3, #0
 800588e:	d016      	beq.n	80058be <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005890:	f7fc ff80 	bl	8002794 <HAL_GetTick>
 8005894:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005896:	e00a      	b.n	80058ae <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005898:	f7fc ff7c 	bl	8002794 <HAL_GetTick>
 800589c:	4602      	mov	r2, r0
 800589e:	693b      	ldr	r3, [r7, #16]
 80058a0:	1ad3      	subs	r3, r2, r3
 80058a2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80058a6:	4293      	cmp	r3, r2
 80058a8:	d901      	bls.n	80058ae <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 80058aa:	2303      	movs	r3, #3
 80058ac:	e162      	b.n	8005b74 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80058ae:	4b89      	ldr	r3, [pc, #548]	@ (8005ad4 <HAL_RCC_OscConfig+0x778>)
 80058b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80058b4:	f003 0302 	and.w	r3, r3, #2
 80058b8:	2b00      	cmp	r3, #0
 80058ba:	d0ed      	beq.n	8005898 <HAL_RCC_OscConfig+0x53c>
 80058bc:	e015      	b.n	80058ea <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80058be:	f7fc ff69 	bl	8002794 <HAL_GetTick>
 80058c2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80058c4:	e00a      	b.n	80058dc <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80058c6:	f7fc ff65 	bl	8002794 <HAL_GetTick>
 80058ca:	4602      	mov	r2, r0
 80058cc:	693b      	ldr	r3, [r7, #16]
 80058ce:	1ad3      	subs	r3, r2, r3
 80058d0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80058d4:	4293      	cmp	r3, r2
 80058d6:	d901      	bls.n	80058dc <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80058d8:	2303      	movs	r3, #3
 80058da:	e14b      	b.n	8005b74 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80058dc:	4b7d      	ldr	r3, [pc, #500]	@ (8005ad4 <HAL_RCC_OscConfig+0x778>)
 80058de:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80058e2:	f003 0302 	and.w	r3, r3, #2
 80058e6:	2b00      	cmp	r3, #0
 80058e8:	d1ed      	bne.n	80058c6 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80058ea:	7ffb      	ldrb	r3, [r7, #31]
 80058ec:	2b01      	cmp	r3, #1
 80058ee:	d105      	bne.n	80058fc <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80058f0:	4b78      	ldr	r3, [pc, #480]	@ (8005ad4 <HAL_RCC_OscConfig+0x778>)
 80058f2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80058f4:	4a77      	ldr	r2, [pc, #476]	@ (8005ad4 <HAL_RCC_OscConfig+0x778>)
 80058f6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80058fa:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	f003 0320 	and.w	r3, r3, #32
 8005904:	2b00      	cmp	r3, #0
 8005906:	d03c      	beq.n	8005982 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800590c:	2b00      	cmp	r3, #0
 800590e:	d01c      	beq.n	800594a <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8005910:	4b70      	ldr	r3, [pc, #448]	@ (8005ad4 <HAL_RCC_OscConfig+0x778>)
 8005912:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005916:	4a6f      	ldr	r2, [pc, #444]	@ (8005ad4 <HAL_RCC_OscConfig+0x778>)
 8005918:	f043 0301 	orr.w	r3, r3, #1
 800591c:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005920:	f7fc ff38 	bl	8002794 <HAL_GetTick>
 8005924:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8005926:	e008      	b.n	800593a <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005928:	f7fc ff34 	bl	8002794 <HAL_GetTick>
 800592c:	4602      	mov	r2, r0
 800592e:	693b      	ldr	r3, [r7, #16]
 8005930:	1ad3      	subs	r3, r2, r3
 8005932:	2b02      	cmp	r3, #2
 8005934:	d901      	bls.n	800593a <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8005936:	2303      	movs	r3, #3
 8005938:	e11c      	b.n	8005b74 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800593a:	4b66      	ldr	r3, [pc, #408]	@ (8005ad4 <HAL_RCC_OscConfig+0x778>)
 800593c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005940:	f003 0302 	and.w	r3, r3, #2
 8005944:	2b00      	cmp	r3, #0
 8005946:	d0ef      	beq.n	8005928 <HAL_RCC_OscConfig+0x5cc>
 8005948:	e01b      	b.n	8005982 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800594a:	4b62      	ldr	r3, [pc, #392]	@ (8005ad4 <HAL_RCC_OscConfig+0x778>)
 800594c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005950:	4a60      	ldr	r2, [pc, #384]	@ (8005ad4 <HAL_RCC_OscConfig+0x778>)
 8005952:	f023 0301 	bic.w	r3, r3, #1
 8005956:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800595a:	f7fc ff1b 	bl	8002794 <HAL_GetTick>
 800595e:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8005960:	e008      	b.n	8005974 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005962:	f7fc ff17 	bl	8002794 <HAL_GetTick>
 8005966:	4602      	mov	r2, r0
 8005968:	693b      	ldr	r3, [r7, #16]
 800596a:	1ad3      	subs	r3, r2, r3
 800596c:	2b02      	cmp	r3, #2
 800596e:	d901      	bls.n	8005974 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8005970:	2303      	movs	r3, #3
 8005972:	e0ff      	b.n	8005b74 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8005974:	4b57      	ldr	r3, [pc, #348]	@ (8005ad4 <HAL_RCC_OscConfig+0x778>)
 8005976:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800597a:	f003 0302 	and.w	r3, r3, #2
 800597e:	2b00      	cmp	r3, #0
 8005980:	d1ef      	bne.n	8005962 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005986:	2b00      	cmp	r3, #0
 8005988:	f000 80f3 	beq.w	8005b72 <HAL_RCC_OscConfig+0x816>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005990:	2b02      	cmp	r3, #2
 8005992:	f040 80c9 	bne.w	8005b28 <HAL_RCC_OscConfig+0x7cc>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8005996:	4b4f      	ldr	r3, [pc, #316]	@ (8005ad4 <HAL_RCC_OscConfig+0x778>)
 8005998:	68db      	ldr	r3, [r3, #12]
 800599a:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800599c:	697b      	ldr	r3, [r7, #20]
 800599e:	f003 0203 	and.w	r2, r3, #3
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80059a6:	429a      	cmp	r2, r3
 80059a8:	d12c      	bne.n	8005a04 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80059aa:	697b      	ldr	r3, [r7, #20]
 80059ac:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80059b4:	3b01      	subs	r3, #1
 80059b6:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80059b8:	429a      	cmp	r2, r3
 80059ba:	d123      	bne.n	8005a04 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80059bc:	697b      	ldr	r3, [r7, #20]
 80059be:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80059c6:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80059c8:	429a      	cmp	r2, r3
 80059ca:	d11b      	bne.n	8005a04 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80059cc:	697b      	ldr	r3, [r7, #20]
 80059ce:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80059d6:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80059d8:	429a      	cmp	r2, r3
 80059da:	d113      	bne.n	8005a04 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80059dc:	697b      	ldr	r3, [r7, #20]
 80059de:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80059e6:	085b      	lsrs	r3, r3, #1
 80059e8:	3b01      	subs	r3, #1
 80059ea:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80059ec:	429a      	cmp	r2, r3
 80059ee:	d109      	bne.n	8005a04 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80059f0:	697b      	ldr	r3, [r7, #20]
 80059f2:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80059fa:	085b      	lsrs	r3, r3, #1
 80059fc:	3b01      	subs	r3, #1
 80059fe:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005a00:	429a      	cmp	r2, r3
 8005a02:	d06b      	beq.n	8005adc <HAL_RCC_OscConfig+0x780>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005a04:	69bb      	ldr	r3, [r7, #24]
 8005a06:	2b0c      	cmp	r3, #12
 8005a08:	d062      	beq.n	8005ad0 <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8005a0a:	4b32      	ldr	r3, [pc, #200]	@ (8005ad4 <HAL_RCC_OscConfig+0x778>)
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8005a12:	2b00      	cmp	r3, #0
 8005a14:	d001      	beq.n	8005a1a <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 8005a16:	2301      	movs	r3, #1
 8005a18:	e0ac      	b.n	8005b74 <HAL_RCC_OscConfig+0x818>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8005a1a:	4b2e      	ldr	r3, [pc, #184]	@ (8005ad4 <HAL_RCC_OscConfig+0x778>)
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	4a2d      	ldr	r2, [pc, #180]	@ (8005ad4 <HAL_RCC_OscConfig+0x778>)
 8005a20:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005a24:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8005a26:	f7fc feb5 	bl	8002794 <HAL_GetTick>
 8005a2a:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005a2c:	e008      	b.n	8005a40 <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005a2e:	f7fc feb1 	bl	8002794 <HAL_GetTick>
 8005a32:	4602      	mov	r2, r0
 8005a34:	693b      	ldr	r3, [r7, #16]
 8005a36:	1ad3      	subs	r3, r2, r3
 8005a38:	2b02      	cmp	r3, #2
 8005a3a:	d901      	bls.n	8005a40 <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 8005a3c:	2303      	movs	r3, #3
 8005a3e:	e099      	b.n	8005b74 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005a40:	4b24      	ldr	r3, [pc, #144]	@ (8005ad4 <HAL_RCC_OscConfig+0x778>)
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005a48:	2b00      	cmp	r3, #0
 8005a4a:	d1f0      	bne.n	8005a2e <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005a4c:	4b21      	ldr	r3, [pc, #132]	@ (8005ad4 <HAL_RCC_OscConfig+0x778>)
 8005a4e:	68da      	ldr	r2, [r3, #12]
 8005a50:	4b21      	ldr	r3, [pc, #132]	@ (8005ad8 <HAL_RCC_OscConfig+0x77c>)
 8005a52:	4013      	ands	r3, r2
 8005a54:	687a      	ldr	r2, [r7, #4]
 8005a56:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8005a58:	687a      	ldr	r2, [r7, #4]
 8005a5a:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8005a5c:	3a01      	subs	r2, #1
 8005a5e:	0112      	lsls	r2, r2, #4
 8005a60:	4311      	orrs	r1, r2
 8005a62:	687a      	ldr	r2, [r7, #4]
 8005a64:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8005a66:	0212      	lsls	r2, r2, #8
 8005a68:	4311      	orrs	r1, r2
 8005a6a:	687a      	ldr	r2, [r7, #4]
 8005a6c:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8005a6e:	0852      	lsrs	r2, r2, #1
 8005a70:	3a01      	subs	r2, #1
 8005a72:	0552      	lsls	r2, r2, #21
 8005a74:	4311      	orrs	r1, r2
 8005a76:	687a      	ldr	r2, [r7, #4]
 8005a78:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8005a7a:	0852      	lsrs	r2, r2, #1
 8005a7c:	3a01      	subs	r2, #1
 8005a7e:	0652      	lsls	r2, r2, #25
 8005a80:	4311      	orrs	r1, r2
 8005a82:	687a      	ldr	r2, [r7, #4]
 8005a84:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8005a86:	06d2      	lsls	r2, r2, #27
 8005a88:	430a      	orrs	r2, r1
 8005a8a:	4912      	ldr	r1, [pc, #72]	@ (8005ad4 <HAL_RCC_OscConfig+0x778>)
 8005a8c:	4313      	orrs	r3, r2
 8005a8e:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8005a90:	4b10      	ldr	r3, [pc, #64]	@ (8005ad4 <HAL_RCC_OscConfig+0x778>)
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	4a0f      	ldr	r2, [pc, #60]	@ (8005ad4 <HAL_RCC_OscConfig+0x778>)
 8005a96:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005a9a:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005a9c:	4b0d      	ldr	r3, [pc, #52]	@ (8005ad4 <HAL_RCC_OscConfig+0x778>)
 8005a9e:	68db      	ldr	r3, [r3, #12]
 8005aa0:	4a0c      	ldr	r2, [pc, #48]	@ (8005ad4 <HAL_RCC_OscConfig+0x778>)
 8005aa2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005aa6:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8005aa8:	f7fc fe74 	bl	8002794 <HAL_GetTick>
 8005aac:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005aae:	e008      	b.n	8005ac2 <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005ab0:	f7fc fe70 	bl	8002794 <HAL_GetTick>
 8005ab4:	4602      	mov	r2, r0
 8005ab6:	693b      	ldr	r3, [r7, #16]
 8005ab8:	1ad3      	subs	r3, r2, r3
 8005aba:	2b02      	cmp	r3, #2
 8005abc:	d901      	bls.n	8005ac2 <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 8005abe:	2303      	movs	r3, #3
 8005ac0:	e058      	b.n	8005b74 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005ac2:	4b04      	ldr	r3, [pc, #16]	@ (8005ad4 <HAL_RCC_OscConfig+0x778>)
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005aca:	2b00      	cmp	r3, #0
 8005acc:	d0f0      	beq.n	8005ab0 <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005ace:	e050      	b.n	8005b72 <HAL_RCC_OscConfig+0x816>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8005ad0:	2301      	movs	r3, #1
 8005ad2:	e04f      	b.n	8005b74 <HAL_RCC_OscConfig+0x818>
 8005ad4:	40021000 	.word	0x40021000
 8005ad8:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005adc:	4b27      	ldr	r3, [pc, #156]	@ (8005b7c <HAL_RCC_OscConfig+0x820>)
 8005ade:	681b      	ldr	r3, [r3, #0]
 8005ae0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005ae4:	2b00      	cmp	r3, #0
 8005ae6:	d144      	bne.n	8005b72 <HAL_RCC_OscConfig+0x816>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8005ae8:	4b24      	ldr	r3, [pc, #144]	@ (8005b7c <HAL_RCC_OscConfig+0x820>)
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	4a23      	ldr	r2, [pc, #140]	@ (8005b7c <HAL_RCC_OscConfig+0x820>)
 8005aee:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005af2:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005af4:	4b21      	ldr	r3, [pc, #132]	@ (8005b7c <HAL_RCC_OscConfig+0x820>)
 8005af6:	68db      	ldr	r3, [r3, #12]
 8005af8:	4a20      	ldr	r2, [pc, #128]	@ (8005b7c <HAL_RCC_OscConfig+0x820>)
 8005afa:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005afe:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8005b00:	f7fc fe48 	bl	8002794 <HAL_GetTick>
 8005b04:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005b06:	e008      	b.n	8005b1a <HAL_RCC_OscConfig+0x7be>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005b08:	f7fc fe44 	bl	8002794 <HAL_GetTick>
 8005b0c:	4602      	mov	r2, r0
 8005b0e:	693b      	ldr	r3, [r7, #16]
 8005b10:	1ad3      	subs	r3, r2, r3
 8005b12:	2b02      	cmp	r3, #2
 8005b14:	d901      	bls.n	8005b1a <HAL_RCC_OscConfig+0x7be>
            {
              return HAL_TIMEOUT;
 8005b16:	2303      	movs	r3, #3
 8005b18:	e02c      	b.n	8005b74 <HAL_RCC_OscConfig+0x818>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005b1a:	4b18      	ldr	r3, [pc, #96]	@ (8005b7c <HAL_RCC_OscConfig+0x820>)
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005b22:	2b00      	cmp	r3, #0
 8005b24:	d0f0      	beq.n	8005b08 <HAL_RCC_OscConfig+0x7ac>
 8005b26:	e024      	b.n	8005b72 <HAL_RCC_OscConfig+0x816>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005b28:	69bb      	ldr	r3, [r7, #24]
 8005b2a:	2b0c      	cmp	r3, #12
 8005b2c:	d01f      	beq.n	8005b6e <HAL_RCC_OscConfig+0x812>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005b2e:	4b13      	ldr	r3, [pc, #76]	@ (8005b7c <HAL_RCC_OscConfig+0x820>)
 8005b30:	681b      	ldr	r3, [r3, #0]
 8005b32:	4a12      	ldr	r2, [pc, #72]	@ (8005b7c <HAL_RCC_OscConfig+0x820>)
 8005b34:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005b38:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005b3a:	f7fc fe2b 	bl	8002794 <HAL_GetTick>
 8005b3e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005b40:	e008      	b.n	8005b54 <HAL_RCC_OscConfig+0x7f8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005b42:	f7fc fe27 	bl	8002794 <HAL_GetTick>
 8005b46:	4602      	mov	r2, r0
 8005b48:	693b      	ldr	r3, [r7, #16]
 8005b4a:	1ad3      	subs	r3, r2, r3
 8005b4c:	2b02      	cmp	r3, #2
 8005b4e:	d901      	bls.n	8005b54 <HAL_RCC_OscConfig+0x7f8>
          {
            return HAL_TIMEOUT;
 8005b50:	2303      	movs	r3, #3
 8005b52:	e00f      	b.n	8005b74 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005b54:	4b09      	ldr	r3, [pc, #36]	@ (8005b7c <HAL_RCC_OscConfig+0x820>)
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005b5c:	2b00      	cmp	r3, #0
 8005b5e:	d1f0      	bne.n	8005b42 <HAL_RCC_OscConfig+0x7e6>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 8005b60:	4b06      	ldr	r3, [pc, #24]	@ (8005b7c <HAL_RCC_OscConfig+0x820>)
 8005b62:	68da      	ldr	r2, [r3, #12]
 8005b64:	4905      	ldr	r1, [pc, #20]	@ (8005b7c <HAL_RCC_OscConfig+0x820>)
 8005b66:	4b06      	ldr	r3, [pc, #24]	@ (8005b80 <HAL_RCC_OscConfig+0x824>)
 8005b68:	4013      	ands	r3, r2
 8005b6a:	60cb      	str	r3, [r1, #12]
 8005b6c:	e001      	b.n	8005b72 <HAL_RCC_OscConfig+0x816>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8005b6e:	2301      	movs	r3, #1
 8005b70:	e000      	b.n	8005b74 <HAL_RCC_OscConfig+0x818>
      }
    }
  }
  return HAL_OK;
 8005b72:	2300      	movs	r3, #0
}
 8005b74:	4618      	mov	r0, r3
 8005b76:	3720      	adds	r7, #32
 8005b78:	46bd      	mov	sp, r7
 8005b7a:	bd80      	pop	{r7, pc}
 8005b7c:	40021000 	.word	0x40021000
 8005b80:	feeefffc 	.word	0xfeeefffc

08005b84 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005b84:	b580      	push	{r7, lr}
 8005b86:	b084      	sub	sp, #16
 8005b88:	af00      	add	r7, sp, #0
 8005b8a:	6078      	str	r0, [r7, #4]
 8005b8c:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	2b00      	cmp	r3, #0
 8005b92:	d101      	bne.n	8005b98 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005b94:	2301      	movs	r3, #1
 8005b96:	e0e7      	b.n	8005d68 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005b98:	4b75      	ldr	r3, [pc, #468]	@ (8005d70 <HAL_RCC_ClockConfig+0x1ec>)
 8005b9a:	681b      	ldr	r3, [r3, #0]
 8005b9c:	f003 0307 	and.w	r3, r3, #7
 8005ba0:	683a      	ldr	r2, [r7, #0]
 8005ba2:	429a      	cmp	r2, r3
 8005ba4:	d910      	bls.n	8005bc8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005ba6:	4b72      	ldr	r3, [pc, #456]	@ (8005d70 <HAL_RCC_ClockConfig+0x1ec>)
 8005ba8:	681b      	ldr	r3, [r3, #0]
 8005baa:	f023 0207 	bic.w	r2, r3, #7
 8005bae:	4970      	ldr	r1, [pc, #448]	@ (8005d70 <HAL_RCC_ClockConfig+0x1ec>)
 8005bb0:	683b      	ldr	r3, [r7, #0]
 8005bb2:	4313      	orrs	r3, r2
 8005bb4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005bb6:	4b6e      	ldr	r3, [pc, #440]	@ (8005d70 <HAL_RCC_ClockConfig+0x1ec>)
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	f003 0307 	and.w	r3, r3, #7
 8005bbe:	683a      	ldr	r2, [r7, #0]
 8005bc0:	429a      	cmp	r2, r3
 8005bc2:	d001      	beq.n	8005bc8 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8005bc4:	2301      	movs	r3, #1
 8005bc6:	e0cf      	b.n	8005d68 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	f003 0302 	and.w	r3, r3, #2
 8005bd0:	2b00      	cmp	r3, #0
 8005bd2:	d010      	beq.n	8005bf6 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	689a      	ldr	r2, [r3, #8]
 8005bd8:	4b66      	ldr	r3, [pc, #408]	@ (8005d74 <HAL_RCC_ClockConfig+0x1f0>)
 8005bda:	689b      	ldr	r3, [r3, #8]
 8005bdc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005be0:	429a      	cmp	r2, r3
 8005be2:	d908      	bls.n	8005bf6 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005be4:	4b63      	ldr	r3, [pc, #396]	@ (8005d74 <HAL_RCC_ClockConfig+0x1f0>)
 8005be6:	689b      	ldr	r3, [r3, #8]
 8005be8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	689b      	ldr	r3, [r3, #8]
 8005bf0:	4960      	ldr	r1, [pc, #384]	@ (8005d74 <HAL_RCC_ClockConfig+0x1f0>)
 8005bf2:	4313      	orrs	r3, r2
 8005bf4:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	f003 0301 	and.w	r3, r3, #1
 8005bfe:	2b00      	cmp	r3, #0
 8005c00:	d04c      	beq.n	8005c9c <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	685b      	ldr	r3, [r3, #4]
 8005c06:	2b03      	cmp	r3, #3
 8005c08:	d107      	bne.n	8005c1a <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005c0a:	4b5a      	ldr	r3, [pc, #360]	@ (8005d74 <HAL_RCC_ClockConfig+0x1f0>)
 8005c0c:	681b      	ldr	r3, [r3, #0]
 8005c0e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005c12:	2b00      	cmp	r3, #0
 8005c14:	d121      	bne.n	8005c5a <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8005c16:	2301      	movs	r3, #1
 8005c18:	e0a6      	b.n	8005d68 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	685b      	ldr	r3, [r3, #4]
 8005c1e:	2b02      	cmp	r3, #2
 8005c20:	d107      	bne.n	8005c32 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005c22:	4b54      	ldr	r3, [pc, #336]	@ (8005d74 <HAL_RCC_ClockConfig+0x1f0>)
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005c2a:	2b00      	cmp	r3, #0
 8005c2c:	d115      	bne.n	8005c5a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8005c2e:	2301      	movs	r3, #1
 8005c30:	e09a      	b.n	8005d68 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	685b      	ldr	r3, [r3, #4]
 8005c36:	2b00      	cmp	r3, #0
 8005c38:	d107      	bne.n	8005c4a <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8005c3a:	4b4e      	ldr	r3, [pc, #312]	@ (8005d74 <HAL_RCC_ClockConfig+0x1f0>)
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	f003 0302 	and.w	r3, r3, #2
 8005c42:	2b00      	cmp	r3, #0
 8005c44:	d109      	bne.n	8005c5a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8005c46:	2301      	movs	r3, #1
 8005c48:	e08e      	b.n	8005d68 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005c4a:	4b4a      	ldr	r3, [pc, #296]	@ (8005d74 <HAL_RCC_ClockConfig+0x1f0>)
 8005c4c:	681b      	ldr	r3, [r3, #0]
 8005c4e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005c52:	2b00      	cmp	r3, #0
 8005c54:	d101      	bne.n	8005c5a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8005c56:	2301      	movs	r3, #1
 8005c58:	e086      	b.n	8005d68 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8005c5a:	4b46      	ldr	r3, [pc, #280]	@ (8005d74 <HAL_RCC_ClockConfig+0x1f0>)
 8005c5c:	689b      	ldr	r3, [r3, #8]
 8005c5e:	f023 0203 	bic.w	r2, r3, #3
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	685b      	ldr	r3, [r3, #4]
 8005c66:	4943      	ldr	r1, [pc, #268]	@ (8005d74 <HAL_RCC_ClockConfig+0x1f0>)
 8005c68:	4313      	orrs	r3, r2
 8005c6a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005c6c:	f7fc fd92 	bl	8002794 <HAL_GetTick>
 8005c70:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005c72:	e00a      	b.n	8005c8a <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005c74:	f7fc fd8e 	bl	8002794 <HAL_GetTick>
 8005c78:	4602      	mov	r2, r0
 8005c7a:	68fb      	ldr	r3, [r7, #12]
 8005c7c:	1ad3      	subs	r3, r2, r3
 8005c7e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005c82:	4293      	cmp	r3, r2
 8005c84:	d901      	bls.n	8005c8a <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8005c86:	2303      	movs	r3, #3
 8005c88:	e06e      	b.n	8005d68 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005c8a:	4b3a      	ldr	r3, [pc, #232]	@ (8005d74 <HAL_RCC_ClockConfig+0x1f0>)
 8005c8c:	689b      	ldr	r3, [r3, #8]
 8005c8e:	f003 020c 	and.w	r2, r3, #12
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	685b      	ldr	r3, [r3, #4]
 8005c96:	009b      	lsls	r3, r3, #2
 8005c98:	429a      	cmp	r2, r3
 8005c9a:	d1eb      	bne.n	8005c74 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	f003 0302 	and.w	r3, r3, #2
 8005ca4:	2b00      	cmp	r3, #0
 8005ca6:	d010      	beq.n	8005cca <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	689a      	ldr	r2, [r3, #8]
 8005cac:	4b31      	ldr	r3, [pc, #196]	@ (8005d74 <HAL_RCC_ClockConfig+0x1f0>)
 8005cae:	689b      	ldr	r3, [r3, #8]
 8005cb0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005cb4:	429a      	cmp	r2, r3
 8005cb6:	d208      	bcs.n	8005cca <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005cb8:	4b2e      	ldr	r3, [pc, #184]	@ (8005d74 <HAL_RCC_ClockConfig+0x1f0>)
 8005cba:	689b      	ldr	r3, [r3, #8]
 8005cbc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	689b      	ldr	r3, [r3, #8]
 8005cc4:	492b      	ldr	r1, [pc, #172]	@ (8005d74 <HAL_RCC_ClockConfig+0x1f0>)
 8005cc6:	4313      	orrs	r3, r2
 8005cc8:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005cca:	4b29      	ldr	r3, [pc, #164]	@ (8005d70 <HAL_RCC_ClockConfig+0x1ec>)
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	f003 0307 	and.w	r3, r3, #7
 8005cd2:	683a      	ldr	r2, [r7, #0]
 8005cd4:	429a      	cmp	r2, r3
 8005cd6:	d210      	bcs.n	8005cfa <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005cd8:	4b25      	ldr	r3, [pc, #148]	@ (8005d70 <HAL_RCC_ClockConfig+0x1ec>)
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	f023 0207 	bic.w	r2, r3, #7
 8005ce0:	4923      	ldr	r1, [pc, #140]	@ (8005d70 <HAL_RCC_ClockConfig+0x1ec>)
 8005ce2:	683b      	ldr	r3, [r7, #0]
 8005ce4:	4313      	orrs	r3, r2
 8005ce6:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005ce8:	4b21      	ldr	r3, [pc, #132]	@ (8005d70 <HAL_RCC_ClockConfig+0x1ec>)
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	f003 0307 	and.w	r3, r3, #7
 8005cf0:	683a      	ldr	r2, [r7, #0]
 8005cf2:	429a      	cmp	r2, r3
 8005cf4:	d001      	beq.n	8005cfa <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8005cf6:	2301      	movs	r3, #1
 8005cf8:	e036      	b.n	8005d68 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	f003 0304 	and.w	r3, r3, #4
 8005d02:	2b00      	cmp	r3, #0
 8005d04:	d008      	beq.n	8005d18 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005d06:	4b1b      	ldr	r3, [pc, #108]	@ (8005d74 <HAL_RCC_ClockConfig+0x1f0>)
 8005d08:	689b      	ldr	r3, [r3, #8]
 8005d0a:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	68db      	ldr	r3, [r3, #12]
 8005d12:	4918      	ldr	r1, [pc, #96]	@ (8005d74 <HAL_RCC_ClockConfig+0x1f0>)
 8005d14:	4313      	orrs	r3, r2
 8005d16:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	681b      	ldr	r3, [r3, #0]
 8005d1c:	f003 0308 	and.w	r3, r3, #8
 8005d20:	2b00      	cmp	r3, #0
 8005d22:	d009      	beq.n	8005d38 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005d24:	4b13      	ldr	r3, [pc, #76]	@ (8005d74 <HAL_RCC_ClockConfig+0x1f0>)
 8005d26:	689b      	ldr	r3, [r3, #8]
 8005d28:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	691b      	ldr	r3, [r3, #16]
 8005d30:	00db      	lsls	r3, r3, #3
 8005d32:	4910      	ldr	r1, [pc, #64]	@ (8005d74 <HAL_RCC_ClockConfig+0x1f0>)
 8005d34:	4313      	orrs	r3, r2
 8005d36:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8005d38:	f000 f824 	bl	8005d84 <HAL_RCC_GetSysClockFreq>
 8005d3c:	4602      	mov	r2, r0
 8005d3e:	4b0d      	ldr	r3, [pc, #52]	@ (8005d74 <HAL_RCC_ClockConfig+0x1f0>)
 8005d40:	689b      	ldr	r3, [r3, #8]
 8005d42:	091b      	lsrs	r3, r3, #4
 8005d44:	f003 030f 	and.w	r3, r3, #15
 8005d48:	490b      	ldr	r1, [pc, #44]	@ (8005d78 <HAL_RCC_ClockConfig+0x1f4>)
 8005d4a:	5ccb      	ldrb	r3, [r1, r3]
 8005d4c:	f003 031f 	and.w	r3, r3, #31
 8005d50:	fa22 f303 	lsr.w	r3, r2, r3
 8005d54:	4a09      	ldr	r2, [pc, #36]	@ (8005d7c <HAL_RCC_ClockConfig+0x1f8>)
 8005d56:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8005d58:	4b09      	ldr	r3, [pc, #36]	@ (8005d80 <HAL_RCC_ClockConfig+0x1fc>)
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	4618      	mov	r0, r3
 8005d5e:	f7fc fcc9 	bl	80026f4 <HAL_InitTick>
 8005d62:	4603      	mov	r3, r0
 8005d64:	72fb      	strb	r3, [r7, #11]

  return status;
 8005d66:	7afb      	ldrb	r3, [r7, #11]
}
 8005d68:	4618      	mov	r0, r3
 8005d6a:	3710      	adds	r7, #16
 8005d6c:	46bd      	mov	sp, r7
 8005d6e:	bd80      	pop	{r7, pc}
 8005d70:	40022000 	.word	0x40022000
 8005d74:	40021000 	.word	0x40021000
 8005d78:	0800a4e8 	.word	0x0800a4e8
 8005d7c:	2000016c 	.word	0x2000016c
 8005d80:	20000170 	.word	0x20000170

08005d84 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005d84:	b480      	push	{r7}
 8005d86:	b089      	sub	sp, #36	@ 0x24
 8005d88:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8005d8a:	2300      	movs	r3, #0
 8005d8c:	61fb      	str	r3, [r7, #28]
 8005d8e:	2300      	movs	r3, #0
 8005d90:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005d92:	4b3e      	ldr	r3, [pc, #248]	@ (8005e8c <HAL_RCC_GetSysClockFreq+0x108>)
 8005d94:	689b      	ldr	r3, [r3, #8]
 8005d96:	f003 030c 	and.w	r3, r3, #12
 8005d9a:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005d9c:	4b3b      	ldr	r3, [pc, #236]	@ (8005e8c <HAL_RCC_GetSysClockFreq+0x108>)
 8005d9e:	68db      	ldr	r3, [r3, #12]
 8005da0:	f003 0303 	and.w	r3, r3, #3
 8005da4:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8005da6:	693b      	ldr	r3, [r7, #16]
 8005da8:	2b00      	cmp	r3, #0
 8005daa:	d005      	beq.n	8005db8 <HAL_RCC_GetSysClockFreq+0x34>
 8005dac:	693b      	ldr	r3, [r7, #16]
 8005dae:	2b0c      	cmp	r3, #12
 8005db0:	d121      	bne.n	8005df6 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8005db2:	68fb      	ldr	r3, [r7, #12]
 8005db4:	2b01      	cmp	r3, #1
 8005db6:	d11e      	bne.n	8005df6 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8005db8:	4b34      	ldr	r3, [pc, #208]	@ (8005e8c <HAL_RCC_GetSysClockFreq+0x108>)
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	f003 0308 	and.w	r3, r3, #8
 8005dc0:	2b00      	cmp	r3, #0
 8005dc2:	d107      	bne.n	8005dd4 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8005dc4:	4b31      	ldr	r3, [pc, #196]	@ (8005e8c <HAL_RCC_GetSysClockFreq+0x108>)
 8005dc6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005dca:	0a1b      	lsrs	r3, r3, #8
 8005dcc:	f003 030f 	and.w	r3, r3, #15
 8005dd0:	61fb      	str	r3, [r7, #28]
 8005dd2:	e005      	b.n	8005de0 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8005dd4:	4b2d      	ldr	r3, [pc, #180]	@ (8005e8c <HAL_RCC_GetSysClockFreq+0x108>)
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	091b      	lsrs	r3, r3, #4
 8005dda:	f003 030f 	and.w	r3, r3, #15
 8005dde:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8005de0:	4a2b      	ldr	r2, [pc, #172]	@ (8005e90 <HAL_RCC_GetSysClockFreq+0x10c>)
 8005de2:	69fb      	ldr	r3, [r7, #28]
 8005de4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005de8:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005dea:	693b      	ldr	r3, [r7, #16]
 8005dec:	2b00      	cmp	r3, #0
 8005dee:	d10d      	bne.n	8005e0c <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8005df0:	69fb      	ldr	r3, [r7, #28]
 8005df2:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005df4:	e00a      	b.n	8005e0c <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8005df6:	693b      	ldr	r3, [r7, #16]
 8005df8:	2b04      	cmp	r3, #4
 8005dfa:	d102      	bne.n	8005e02 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8005dfc:	4b25      	ldr	r3, [pc, #148]	@ (8005e94 <HAL_RCC_GetSysClockFreq+0x110>)
 8005dfe:	61bb      	str	r3, [r7, #24]
 8005e00:	e004      	b.n	8005e0c <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8005e02:	693b      	ldr	r3, [r7, #16]
 8005e04:	2b08      	cmp	r3, #8
 8005e06:	d101      	bne.n	8005e0c <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8005e08:	4b23      	ldr	r3, [pc, #140]	@ (8005e98 <HAL_RCC_GetSysClockFreq+0x114>)
 8005e0a:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8005e0c:	693b      	ldr	r3, [r7, #16]
 8005e0e:	2b0c      	cmp	r3, #12
 8005e10:	d134      	bne.n	8005e7c <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8005e12:	4b1e      	ldr	r3, [pc, #120]	@ (8005e8c <HAL_RCC_GetSysClockFreq+0x108>)
 8005e14:	68db      	ldr	r3, [r3, #12]
 8005e16:	f003 0303 	and.w	r3, r3, #3
 8005e1a:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8005e1c:	68bb      	ldr	r3, [r7, #8]
 8005e1e:	2b02      	cmp	r3, #2
 8005e20:	d003      	beq.n	8005e2a <HAL_RCC_GetSysClockFreq+0xa6>
 8005e22:	68bb      	ldr	r3, [r7, #8]
 8005e24:	2b03      	cmp	r3, #3
 8005e26:	d003      	beq.n	8005e30 <HAL_RCC_GetSysClockFreq+0xac>
 8005e28:	e005      	b.n	8005e36 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8005e2a:	4b1a      	ldr	r3, [pc, #104]	@ (8005e94 <HAL_RCC_GetSysClockFreq+0x110>)
 8005e2c:	617b      	str	r3, [r7, #20]
      break;
 8005e2e:	e005      	b.n	8005e3c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8005e30:	4b19      	ldr	r3, [pc, #100]	@ (8005e98 <HAL_RCC_GetSysClockFreq+0x114>)
 8005e32:	617b      	str	r3, [r7, #20]
      break;
 8005e34:	e002      	b.n	8005e3c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8005e36:	69fb      	ldr	r3, [r7, #28]
 8005e38:	617b      	str	r3, [r7, #20]
      break;
 8005e3a:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005e3c:	4b13      	ldr	r3, [pc, #76]	@ (8005e8c <HAL_RCC_GetSysClockFreq+0x108>)
 8005e3e:	68db      	ldr	r3, [r3, #12]
 8005e40:	091b      	lsrs	r3, r3, #4
 8005e42:	f003 0307 	and.w	r3, r3, #7
 8005e46:	3301      	adds	r3, #1
 8005e48:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8005e4a:	4b10      	ldr	r3, [pc, #64]	@ (8005e8c <HAL_RCC_GetSysClockFreq+0x108>)
 8005e4c:	68db      	ldr	r3, [r3, #12]
 8005e4e:	0a1b      	lsrs	r3, r3, #8
 8005e50:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005e54:	697a      	ldr	r2, [r7, #20]
 8005e56:	fb03 f202 	mul.w	r2, r3, r2
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005e60:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005e62:	4b0a      	ldr	r3, [pc, #40]	@ (8005e8c <HAL_RCC_GetSysClockFreq+0x108>)
 8005e64:	68db      	ldr	r3, [r3, #12]
 8005e66:	0e5b      	lsrs	r3, r3, #25
 8005e68:	f003 0303 	and.w	r3, r3, #3
 8005e6c:	3301      	adds	r3, #1
 8005e6e:	005b      	lsls	r3, r3, #1
 8005e70:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8005e72:	697a      	ldr	r2, [r7, #20]
 8005e74:	683b      	ldr	r3, [r7, #0]
 8005e76:	fbb2 f3f3 	udiv	r3, r2, r3
 8005e7a:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8005e7c:	69bb      	ldr	r3, [r7, #24]
}
 8005e7e:	4618      	mov	r0, r3
 8005e80:	3724      	adds	r7, #36	@ 0x24
 8005e82:	46bd      	mov	sp, r7
 8005e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e88:	4770      	bx	lr
 8005e8a:	bf00      	nop
 8005e8c:	40021000 	.word	0x40021000
 8005e90:	0800a4f8 	.word	0x0800a4f8
 8005e94:	00f42400 	.word	0x00f42400
 8005e98:	007a1200 	.word	0x007a1200

08005e9c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8005e9c:	b580      	push	{r7, lr}
 8005e9e:	b086      	sub	sp, #24
 8005ea0:	af00      	add	r7, sp, #0
 8005ea2:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8005ea4:	2300      	movs	r3, #0
 8005ea6:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8005ea8:	4b2a      	ldr	r3, [pc, #168]	@ (8005f54 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005eaa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005eac:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005eb0:	2b00      	cmp	r3, #0
 8005eb2:	d003      	beq.n	8005ebc <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8005eb4:	f7ff f9ee 	bl	8005294 <HAL_PWREx_GetVoltageRange>
 8005eb8:	6178      	str	r0, [r7, #20]
 8005eba:	e014      	b.n	8005ee6 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8005ebc:	4b25      	ldr	r3, [pc, #148]	@ (8005f54 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005ebe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005ec0:	4a24      	ldr	r2, [pc, #144]	@ (8005f54 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005ec2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005ec6:	6593      	str	r3, [r2, #88]	@ 0x58
 8005ec8:	4b22      	ldr	r3, [pc, #136]	@ (8005f54 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005eca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005ecc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005ed0:	60fb      	str	r3, [r7, #12]
 8005ed2:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8005ed4:	f7ff f9de 	bl	8005294 <HAL_PWREx_GetVoltageRange>
 8005ed8:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8005eda:	4b1e      	ldr	r3, [pc, #120]	@ (8005f54 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005edc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005ede:	4a1d      	ldr	r2, [pc, #116]	@ (8005f54 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005ee0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005ee4:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8005ee6:	697b      	ldr	r3, [r7, #20]
 8005ee8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005eec:	d10b      	bne.n	8005f06 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	2b80      	cmp	r3, #128	@ 0x80
 8005ef2:	d919      	bls.n	8005f28 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	2ba0      	cmp	r3, #160	@ 0xa0
 8005ef8:	d902      	bls.n	8005f00 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8005efa:	2302      	movs	r3, #2
 8005efc:	613b      	str	r3, [r7, #16]
 8005efe:	e013      	b.n	8005f28 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8005f00:	2301      	movs	r3, #1
 8005f02:	613b      	str	r3, [r7, #16]
 8005f04:	e010      	b.n	8005f28 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	2b80      	cmp	r3, #128	@ 0x80
 8005f0a:	d902      	bls.n	8005f12 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8005f0c:	2303      	movs	r3, #3
 8005f0e:	613b      	str	r3, [r7, #16]
 8005f10:	e00a      	b.n	8005f28 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	2b80      	cmp	r3, #128	@ 0x80
 8005f16:	d102      	bne.n	8005f1e <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8005f18:	2302      	movs	r3, #2
 8005f1a:	613b      	str	r3, [r7, #16]
 8005f1c:	e004      	b.n	8005f28 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	2b70      	cmp	r3, #112	@ 0x70
 8005f22:	d101      	bne.n	8005f28 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8005f24:	2301      	movs	r3, #1
 8005f26:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8005f28:	4b0b      	ldr	r3, [pc, #44]	@ (8005f58 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8005f2a:	681b      	ldr	r3, [r3, #0]
 8005f2c:	f023 0207 	bic.w	r2, r3, #7
 8005f30:	4909      	ldr	r1, [pc, #36]	@ (8005f58 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8005f32:	693b      	ldr	r3, [r7, #16]
 8005f34:	4313      	orrs	r3, r2
 8005f36:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8005f38:	4b07      	ldr	r3, [pc, #28]	@ (8005f58 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	f003 0307 	and.w	r3, r3, #7
 8005f40:	693a      	ldr	r2, [r7, #16]
 8005f42:	429a      	cmp	r2, r3
 8005f44:	d001      	beq.n	8005f4a <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8005f46:	2301      	movs	r3, #1
 8005f48:	e000      	b.n	8005f4c <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8005f4a:	2300      	movs	r3, #0
}
 8005f4c:	4618      	mov	r0, r3
 8005f4e:	3718      	adds	r7, #24
 8005f50:	46bd      	mov	sp, r7
 8005f52:	bd80      	pop	{r7, pc}
 8005f54:	40021000 	.word	0x40021000
 8005f58:	40022000 	.word	0x40022000

08005f5c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005f5c:	b580      	push	{r7, lr}
 8005f5e:	b086      	sub	sp, #24
 8005f60:	af00      	add	r7, sp, #0
 8005f62:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8005f64:	2300      	movs	r3, #0
 8005f66:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005f68:	2300      	movs	r3, #0
 8005f6a:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005f74:	2b00      	cmp	r3, #0
 8005f76:	d031      	beq.n	8005fdc <HAL_RCCEx_PeriphCLKConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005f7c:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8005f80:	d01a      	beq.n	8005fb8 <HAL_RCCEx_PeriphCLKConfig+0x5c>
 8005f82:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8005f86:	d814      	bhi.n	8005fb2 <HAL_RCCEx_PeriphCLKConfig+0x56>
 8005f88:	2b00      	cmp	r3, #0
 8005f8a:	d009      	beq.n	8005fa0 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8005f8c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8005f90:	d10f      	bne.n	8005fb2 <HAL_RCCEx_PeriphCLKConfig+0x56>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 8005f92:	4b5d      	ldr	r3, [pc, #372]	@ (8006108 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005f94:	68db      	ldr	r3, [r3, #12]
 8005f96:	4a5c      	ldr	r2, [pc, #368]	@ (8006108 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005f98:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005f9c:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005f9e:	e00c      	b.n	8005fba <HAL_RCCEx_PeriphCLKConfig+0x5e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	3304      	adds	r3, #4
 8005fa4:	2100      	movs	r1, #0
 8005fa6:	4618      	mov	r0, r3
 8005fa8:	f000 fa22 	bl	80063f0 <RCCEx_PLLSAI1_Config>
 8005fac:	4603      	mov	r3, r0
 8005fae:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005fb0:	e003      	b.n	8005fba <HAL_RCCEx_PeriphCLKConfig+0x5e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005fb2:	2301      	movs	r3, #1
 8005fb4:	74fb      	strb	r3, [r7, #19]
      break;
 8005fb6:	e000      	b.n	8005fba <HAL_RCCEx_PeriphCLKConfig+0x5e>
      break;
 8005fb8:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005fba:	7cfb      	ldrb	r3, [r7, #19]
 8005fbc:	2b00      	cmp	r3, #0
 8005fbe:	d10b      	bne.n	8005fd8 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005fc0:	4b51      	ldr	r3, [pc, #324]	@ (8006108 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005fc2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005fc6:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005fce:	494e      	ldr	r1, [pc, #312]	@ (8006108 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005fd0:	4313      	orrs	r3, r2
 8005fd2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8005fd6:	e001      	b.n	8005fdc <HAL_RCCEx_PeriphCLKConfig+0x80>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005fd8:	7cfb      	ldrb	r3, [r7, #19]
 8005fda:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	681b      	ldr	r3, [r3, #0]
 8005fe0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005fe4:	2b00      	cmp	r3, #0
 8005fe6:	f000 809e 	beq.w	8006126 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005fea:	2300      	movs	r3, #0
 8005fec:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8005fee:	4b46      	ldr	r3, [pc, #280]	@ (8006108 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005ff0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005ff2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005ff6:	2b00      	cmp	r3, #0
 8005ff8:	d101      	bne.n	8005ffe <HAL_RCCEx_PeriphCLKConfig+0xa2>
 8005ffa:	2301      	movs	r3, #1
 8005ffc:	e000      	b.n	8006000 <HAL_RCCEx_PeriphCLKConfig+0xa4>
 8005ffe:	2300      	movs	r3, #0
 8006000:	2b00      	cmp	r3, #0
 8006002:	d00d      	beq.n	8006020 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006004:	4b40      	ldr	r3, [pc, #256]	@ (8006108 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006006:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006008:	4a3f      	ldr	r2, [pc, #252]	@ (8006108 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800600a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800600e:	6593      	str	r3, [r2, #88]	@ 0x58
 8006010:	4b3d      	ldr	r3, [pc, #244]	@ (8006108 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006012:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006014:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006018:	60bb      	str	r3, [r7, #8]
 800601a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800601c:	2301      	movs	r3, #1
 800601e:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006020:	4b3a      	ldr	r3, [pc, #232]	@ (800610c <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8006022:	681b      	ldr	r3, [r3, #0]
 8006024:	4a39      	ldr	r2, [pc, #228]	@ (800610c <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8006026:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800602a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800602c:	f7fc fbb2 	bl	8002794 <HAL_GetTick>
 8006030:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8006032:	e009      	b.n	8006048 <HAL_RCCEx_PeriphCLKConfig+0xec>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006034:	f7fc fbae 	bl	8002794 <HAL_GetTick>
 8006038:	4602      	mov	r2, r0
 800603a:	68fb      	ldr	r3, [r7, #12]
 800603c:	1ad3      	subs	r3, r2, r3
 800603e:	2b02      	cmp	r3, #2
 8006040:	d902      	bls.n	8006048 <HAL_RCCEx_PeriphCLKConfig+0xec>
      {
        ret = HAL_TIMEOUT;
 8006042:	2303      	movs	r3, #3
 8006044:	74fb      	strb	r3, [r7, #19]
        break;
 8006046:	e005      	b.n	8006054 <HAL_RCCEx_PeriphCLKConfig+0xf8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8006048:	4b30      	ldr	r3, [pc, #192]	@ (800610c <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006050:	2b00      	cmp	r3, #0
 8006052:	d0ef      	beq.n	8006034 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }

    if(ret == HAL_OK)
 8006054:	7cfb      	ldrb	r3, [r7, #19]
 8006056:	2b00      	cmp	r3, #0
 8006058:	d15a      	bne.n	8006110 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800605a:	4b2b      	ldr	r3, [pc, #172]	@ (8006108 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800605c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006060:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006064:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8006066:	697b      	ldr	r3, [r7, #20]
 8006068:	2b00      	cmp	r3, #0
 800606a:	d01e      	beq.n	80060aa <HAL_RCCEx_PeriphCLKConfig+0x14e>
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006070:	697a      	ldr	r2, [r7, #20]
 8006072:	429a      	cmp	r2, r3
 8006074:	d019      	beq.n	80060aa <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8006076:	4b24      	ldr	r3, [pc, #144]	@ (8006108 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006078:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800607c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006080:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8006082:	4b21      	ldr	r3, [pc, #132]	@ (8006108 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006084:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006088:	4a1f      	ldr	r2, [pc, #124]	@ (8006108 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800608a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800608e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8006092:	4b1d      	ldr	r3, [pc, #116]	@ (8006108 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006094:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006098:	4a1b      	ldr	r2, [pc, #108]	@ (8006108 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800609a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800609e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80060a2:	4a19      	ldr	r2, [pc, #100]	@ (8006108 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80060a4:	697b      	ldr	r3, [r7, #20]
 80060a6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80060aa:	697b      	ldr	r3, [r7, #20]
 80060ac:	f003 0301 	and.w	r3, r3, #1
 80060b0:	2b00      	cmp	r3, #0
 80060b2:	d016      	beq.n	80060e2 <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80060b4:	f7fc fb6e 	bl	8002794 <HAL_GetTick>
 80060b8:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80060ba:	e00b      	b.n	80060d4 <HAL_RCCEx_PeriphCLKConfig+0x178>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80060bc:	f7fc fb6a 	bl	8002794 <HAL_GetTick>
 80060c0:	4602      	mov	r2, r0
 80060c2:	68fb      	ldr	r3, [r7, #12]
 80060c4:	1ad3      	subs	r3, r2, r3
 80060c6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80060ca:	4293      	cmp	r3, r2
 80060cc:	d902      	bls.n	80060d4 <HAL_RCCEx_PeriphCLKConfig+0x178>
          {
            ret = HAL_TIMEOUT;
 80060ce:	2303      	movs	r3, #3
 80060d0:	74fb      	strb	r3, [r7, #19]
            break;
 80060d2:	e006      	b.n	80060e2 <HAL_RCCEx_PeriphCLKConfig+0x186>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80060d4:	4b0c      	ldr	r3, [pc, #48]	@ (8006108 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80060d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80060da:	f003 0302 	and.w	r3, r3, #2
 80060de:	2b00      	cmp	r3, #0
 80060e0:	d0ec      	beq.n	80060bc <HAL_RCCEx_PeriphCLKConfig+0x160>
          }
        }
      }

      if(ret == HAL_OK)
 80060e2:	7cfb      	ldrb	r3, [r7, #19]
 80060e4:	2b00      	cmp	r3, #0
 80060e6:	d10b      	bne.n	8006100 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80060e8:	4b07      	ldr	r3, [pc, #28]	@ (8006108 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80060ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80060ee:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80060f6:	4904      	ldr	r1, [pc, #16]	@ (8006108 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80060f8:	4313      	orrs	r3, r2
 80060fa:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80060fe:	e009      	b.n	8006114 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8006100:	7cfb      	ldrb	r3, [r7, #19]
 8006102:	74bb      	strb	r3, [r7, #18]
 8006104:	e006      	b.n	8006114 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 8006106:	bf00      	nop
 8006108:	40021000 	.word	0x40021000
 800610c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006110:	7cfb      	ldrb	r3, [r7, #19]
 8006112:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006114:	7c7b      	ldrb	r3, [r7, #17]
 8006116:	2b01      	cmp	r3, #1
 8006118:	d105      	bne.n	8006126 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800611a:	4b8d      	ldr	r3, [pc, #564]	@ (8006350 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800611c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800611e:	4a8c      	ldr	r2, [pc, #560]	@ (8006350 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8006120:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006124:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	681b      	ldr	r3, [r3, #0]
 800612a:	f003 0301 	and.w	r3, r3, #1
 800612e:	2b00      	cmp	r3, #0
 8006130:	d00a      	beq.n	8006148 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8006132:	4b87      	ldr	r3, [pc, #540]	@ (8006350 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8006134:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006138:	f023 0203 	bic.w	r2, r3, #3
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	6a1b      	ldr	r3, [r3, #32]
 8006140:	4983      	ldr	r1, [pc, #524]	@ (8006350 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8006142:	4313      	orrs	r3, r2
 8006144:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	f003 0302 	and.w	r3, r3, #2
 8006150:	2b00      	cmp	r3, #0
 8006152:	d00a      	beq.n	800616a <HAL_RCCEx_PeriphCLKConfig+0x20e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8006154:	4b7e      	ldr	r3, [pc, #504]	@ (8006350 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8006156:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800615a:	f023 020c 	bic.w	r2, r3, #12
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006162:	497b      	ldr	r1, [pc, #492]	@ (8006350 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8006164:	4313      	orrs	r3, r2
 8006166:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	681b      	ldr	r3, [r3, #0]
 800616e:	f003 0304 	and.w	r3, r3, #4
 8006172:	2b00      	cmp	r3, #0
 8006174:	d00a      	beq.n	800618c <HAL_RCCEx_PeriphCLKConfig+0x230>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8006176:	4b76      	ldr	r3, [pc, #472]	@ (8006350 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8006178:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800617c:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006184:	4972      	ldr	r1, [pc, #456]	@ (8006350 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8006186:	4313      	orrs	r3, r2
 8006188:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	f003 0320 	and.w	r3, r3, #32
 8006194:	2b00      	cmp	r3, #0
 8006196:	d00a      	beq.n	80061ae <HAL_RCCEx_PeriphCLKConfig+0x252>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8006198:	4b6d      	ldr	r3, [pc, #436]	@ (8006350 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800619a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800619e:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80061a6:	496a      	ldr	r1, [pc, #424]	@ (8006350 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80061a8:	4313      	orrs	r3, r2
 80061aa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80061b6:	2b00      	cmp	r3, #0
 80061b8:	d00a      	beq.n	80061d0 <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80061ba:	4b65      	ldr	r3, [pc, #404]	@ (8006350 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80061bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80061c0:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80061c8:	4961      	ldr	r1, [pc, #388]	@ (8006350 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80061ca:	4313      	orrs	r3, r2
 80061cc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80061d8:	2b00      	cmp	r3, #0
 80061da:	d00a      	beq.n	80061f2 <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80061dc:	4b5c      	ldr	r3, [pc, #368]	@ (8006350 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80061de:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80061e2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80061ea:	4959      	ldr	r1, [pc, #356]	@ (8006350 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80061ec:	4313      	orrs	r3, r2
 80061ee:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80061fa:	2b00      	cmp	r3, #0
 80061fc:	d00a      	beq.n	8006214 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80061fe:	4b54      	ldr	r3, [pc, #336]	@ (8006350 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8006200:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006204:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800620c:	4950      	ldr	r1, [pc, #320]	@ (8006350 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800620e:	4313      	orrs	r3, r2
 8006210:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	681b      	ldr	r3, [r3, #0]
 8006218:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800621c:	2b00      	cmp	r3, #0
 800621e:	d00a      	beq.n	8006236 <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8006220:	4b4b      	ldr	r3, [pc, #300]	@ (8006350 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8006222:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006226:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800622e:	4948      	ldr	r1, [pc, #288]	@ (8006350 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8006230:	4313      	orrs	r3, r2
 8006232:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800623e:	2b00      	cmp	r3, #0
 8006240:	d00a      	beq.n	8006258 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8006242:	4b43      	ldr	r3, [pc, #268]	@ (8006350 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8006244:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006248:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006250:	493f      	ldr	r1, [pc, #252]	@ (8006350 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8006252:	4313      	orrs	r3, r2
 8006254:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	681b      	ldr	r3, [r3, #0]
 800625c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006260:	2b00      	cmp	r3, #0
 8006262:	d028      	beq.n	80062b6 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8006264:	4b3a      	ldr	r3, [pc, #232]	@ (8006350 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8006266:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800626a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006272:	4937      	ldr	r1, [pc, #220]	@ (8006350 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8006274:	4313      	orrs	r3, r2
 8006276:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800627e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006282:	d106      	bne.n	8006292 <HAL_RCCEx_PeriphCLKConfig+0x336>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006284:	4b32      	ldr	r3, [pc, #200]	@ (8006350 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8006286:	68db      	ldr	r3, [r3, #12]
 8006288:	4a31      	ldr	r2, [pc, #196]	@ (8006350 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800628a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800628e:	60d3      	str	r3, [r2, #12]
 8006290:	e011      	b.n	80062b6 <HAL_RCCEx_PeriphCLKConfig+0x35a>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006296:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800629a:	d10c      	bne.n	80062b6 <HAL_RCCEx_PeriphCLKConfig+0x35a>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	3304      	adds	r3, #4
 80062a0:	2101      	movs	r1, #1
 80062a2:	4618      	mov	r0, r3
 80062a4:	f000 f8a4 	bl	80063f0 <RCCEx_PLLSAI1_Config>
 80062a8:	4603      	mov	r3, r0
 80062aa:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80062ac:	7cfb      	ldrb	r3, [r7, #19]
 80062ae:	2b00      	cmp	r3, #0
 80062b0:	d001      	beq.n	80062b6 <HAL_RCCEx_PeriphCLKConfig+0x35a>
        {
          /* set overall return value */
          status = ret;
 80062b2:	7cfb      	ldrb	r3, [r7, #19]
 80062b4:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	681b      	ldr	r3, [r3, #0]
 80062ba:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80062be:	2b00      	cmp	r3, #0
 80062c0:	d028      	beq.n	8006314 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80062c2:	4b23      	ldr	r3, [pc, #140]	@ (8006350 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80062c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80062c8:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80062d0:	491f      	ldr	r1, [pc, #124]	@ (8006350 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80062d2:	4313      	orrs	r3, r2
 80062d4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80062dc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80062e0:	d106      	bne.n	80062f0 <HAL_RCCEx_PeriphCLKConfig+0x394>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80062e2:	4b1b      	ldr	r3, [pc, #108]	@ (8006350 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80062e4:	68db      	ldr	r3, [r3, #12]
 80062e6:	4a1a      	ldr	r2, [pc, #104]	@ (8006350 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80062e8:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80062ec:	60d3      	str	r3, [r2, #12]
 80062ee:	e011      	b.n	8006314 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80062f4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80062f8:	d10c      	bne.n	8006314 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	3304      	adds	r3, #4
 80062fe:	2101      	movs	r1, #1
 8006300:	4618      	mov	r0, r3
 8006302:	f000 f875 	bl	80063f0 <RCCEx_PLLSAI1_Config>
 8006306:	4603      	mov	r3, r0
 8006308:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800630a:	7cfb      	ldrb	r3, [r7, #19]
 800630c:	2b00      	cmp	r3, #0
 800630e:	d001      	beq.n	8006314 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
      {
        /* set overall return value */
        status = ret;
 8006310:	7cfb      	ldrb	r3, [r7, #19]
 8006312:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	681b      	ldr	r3, [r3, #0]
 8006318:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800631c:	2b00      	cmp	r3, #0
 800631e:	d02b      	beq.n	8006378 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8006320:	4b0b      	ldr	r3, [pc, #44]	@ (8006350 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8006322:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006326:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800632e:	4908      	ldr	r1, [pc, #32]	@ (8006350 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8006330:	4313      	orrs	r3, r2
 8006332:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800633a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800633e:	d109      	bne.n	8006354 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006340:	4b03      	ldr	r3, [pc, #12]	@ (8006350 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8006342:	68db      	ldr	r3, [r3, #12]
 8006344:	4a02      	ldr	r2, [pc, #8]	@ (8006350 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8006346:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800634a:	60d3      	str	r3, [r2, #12]
 800634c:	e014      	b.n	8006378 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 800634e:	bf00      	nop
 8006350:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006358:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800635c:	d10c      	bne.n	8006378 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	3304      	adds	r3, #4
 8006362:	2101      	movs	r1, #1
 8006364:	4618      	mov	r0, r3
 8006366:	f000 f843 	bl	80063f0 <RCCEx_PLLSAI1_Config>
 800636a:	4603      	mov	r3, r0
 800636c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800636e:	7cfb      	ldrb	r3, [r7, #19]
 8006370:	2b00      	cmp	r3, #0
 8006372:	d001      	beq.n	8006378 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      {
        /* set overall return value */
        status = ret;
 8006374:	7cfb      	ldrb	r3, [r7, #19]
 8006376:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	681b      	ldr	r3, [r3, #0]
 800637c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006380:	2b00      	cmp	r3, #0
 8006382:	d01c      	beq.n	80063be <HAL_RCCEx_PeriphCLKConfig+0x462>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8006384:	4b19      	ldr	r3, [pc, #100]	@ (80063ec <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006386:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800638a:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006392:	4916      	ldr	r1, [pc, #88]	@ (80063ec <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006394:	4313      	orrs	r3, r2
 8006396:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800639e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80063a2:	d10c      	bne.n	80063be <HAL_RCCEx_PeriphCLKConfig+0x462>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	3304      	adds	r3, #4
 80063a8:	2102      	movs	r1, #2
 80063aa:	4618      	mov	r0, r3
 80063ac:	f000 f820 	bl	80063f0 <RCCEx_PLLSAI1_Config>
 80063b0:	4603      	mov	r3, r0
 80063b2:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80063b4:	7cfb      	ldrb	r3, [r7, #19]
 80063b6:	2b00      	cmp	r3, #0
 80063b8:	d001      	beq.n	80063be <HAL_RCCEx_PeriphCLKConfig+0x462>
      {
        /* set overall return value */
        status = ret;
 80063ba:	7cfb      	ldrb	r3, [r7, #19]
 80063bc:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80063c6:	2b00      	cmp	r3, #0
 80063c8:	d00a      	beq.n	80063e0 <HAL_RCCEx_PeriphCLKConfig+0x484>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80063ca:	4b08      	ldr	r3, [pc, #32]	@ (80063ec <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80063cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80063d0:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80063d8:	4904      	ldr	r1, [pc, #16]	@ (80063ec <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80063da:	4313      	orrs	r3, r2
 80063dc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80063e0:	7cbb      	ldrb	r3, [r7, #18]
}
 80063e2:	4618      	mov	r0, r3
 80063e4:	3718      	adds	r7, #24
 80063e6:	46bd      	mov	sp, r7
 80063e8:	bd80      	pop	{r7, pc}
 80063ea:	bf00      	nop
 80063ec:	40021000 	.word	0x40021000

080063f0 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80063f0:	b580      	push	{r7, lr}
 80063f2:	b084      	sub	sp, #16
 80063f4:	af00      	add	r7, sp, #0
 80063f6:	6078      	str	r0, [r7, #4]
 80063f8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80063fa:	2300      	movs	r3, #0
 80063fc:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80063fe:	4b74      	ldr	r3, [pc, #464]	@ (80065d0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006400:	68db      	ldr	r3, [r3, #12]
 8006402:	f003 0303 	and.w	r3, r3, #3
 8006406:	2b00      	cmp	r3, #0
 8006408:	d018      	beq.n	800643c <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800640a:	4b71      	ldr	r3, [pc, #452]	@ (80065d0 <RCCEx_PLLSAI1_Config+0x1e0>)
 800640c:	68db      	ldr	r3, [r3, #12]
 800640e:	f003 0203 	and.w	r2, r3, #3
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	681b      	ldr	r3, [r3, #0]
 8006416:	429a      	cmp	r2, r3
 8006418:	d10d      	bne.n	8006436 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	681b      	ldr	r3, [r3, #0]
       ||
 800641e:	2b00      	cmp	r3, #0
 8006420:	d009      	beq.n	8006436 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8006422:	4b6b      	ldr	r3, [pc, #428]	@ (80065d0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006424:	68db      	ldr	r3, [r3, #12]
 8006426:	091b      	lsrs	r3, r3, #4
 8006428:	f003 0307 	and.w	r3, r3, #7
 800642c:	1c5a      	adds	r2, r3, #1
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	685b      	ldr	r3, [r3, #4]
       ||
 8006432:	429a      	cmp	r2, r3
 8006434:	d047      	beq.n	80064c6 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8006436:	2301      	movs	r3, #1
 8006438:	73fb      	strb	r3, [r7, #15]
 800643a:	e044      	b.n	80064c6 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	2b03      	cmp	r3, #3
 8006442:	d018      	beq.n	8006476 <RCCEx_PLLSAI1_Config+0x86>
 8006444:	2b03      	cmp	r3, #3
 8006446:	d825      	bhi.n	8006494 <RCCEx_PLLSAI1_Config+0xa4>
 8006448:	2b01      	cmp	r3, #1
 800644a:	d002      	beq.n	8006452 <RCCEx_PLLSAI1_Config+0x62>
 800644c:	2b02      	cmp	r3, #2
 800644e:	d009      	beq.n	8006464 <RCCEx_PLLSAI1_Config+0x74>
 8006450:	e020      	b.n	8006494 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8006452:	4b5f      	ldr	r3, [pc, #380]	@ (80065d0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006454:	681b      	ldr	r3, [r3, #0]
 8006456:	f003 0302 	and.w	r3, r3, #2
 800645a:	2b00      	cmp	r3, #0
 800645c:	d11d      	bne.n	800649a <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 800645e:	2301      	movs	r3, #1
 8006460:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006462:	e01a      	b.n	800649a <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8006464:	4b5a      	ldr	r3, [pc, #360]	@ (80065d0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800646c:	2b00      	cmp	r3, #0
 800646e:	d116      	bne.n	800649e <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8006470:	2301      	movs	r3, #1
 8006472:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006474:	e013      	b.n	800649e <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8006476:	4b56      	ldr	r3, [pc, #344]	@ (80065d0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006478:	681b      	ldr	r3, [r3, #0]
 800647a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800647e:	2b00      	cmp	r3, #0
 8006480:	d10f      	bne.n	80064a2 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8006482:	4b53      	ldr	r3, [pc, #332]	@ (80065d0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006484:	681b      	ldr	r3, [r3, #0]
 8006486:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800648a:	2b00      	cmp	r3, #0
 800648c:	d109      	bne.n	80064a2 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 800648e:	2301      	movs	r3, #1
 8006490:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8006492:	e006      	b.n	80064a2 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8006494:	2301      	movs	r3, #1
 8006496:	73fb      	strb	r3, [r7, #15]
      break;
 8006498:	e004      	b.n	80064a4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800649a:	bf00      	nop
 800649c:	e002      	b.n	80064a4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800649e:	bf00      	nop
 80064a0:	e000      	b.n	80064a4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80064a2:	bf00      	nop
    }

    if(status == HAL_OK)
 80064a4:	7bfb      	ldrb	r3, [r7, #15]
 80064a6:	2b00      	cmp	r3, #0
 80064a8:	d10d      	bne.n	80064c6 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80064aa:	4b49      	ldr	r3, [pc, #292]	@ (80065d0 <RCCEx_PLLSAI1_Config+0x1e0>)
 80064ac:	68db      	ldr	r3, [r3, #12]
 80064ae:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	6819      	ldr	r1, [r3, #0]
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	685b      	ldr	r3, [r3, #4]
 80064ba:	3b01      	subs	r3, #1
 80064bc:	011b      	lsls	r3, r3, #4
 80064be:	430b      	orrs	r3, r1
 80064c0:	4943      	ldr	r1, [pc, #268]	@ (80065d0 <RCCEx_PLLSAI1_Config+0x1e0>)
 80064c2:	4313      	orrs	r3, r2
 80064c4:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80064c6:	7bfb      	ldrb	r3, [r7, #15]
 80064c8:	2b00      	cmp	r3, #0
 80064ca:	d17c      	bne.n	80065c6 <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80064cc:	4b40      	ldr	r3, [pc, #256]	@ (80065d0 <RCCEx_PLLSAI1_Config+0x1e0>)
 80064ce:	681b      	ldr	r3, [r3, #0]
 80064d0:	4a3f      	ldr	r2, [pc, #252]	@ (80065d0 <RCCEx_PLLSAI1_Config+0x1e0>)
 80064d2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80064d6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80064d8:	f7fc f95c 	bl	8002794 <HAL_GetTick>
 80064dc:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80064de:	e009      	b.n	80064f4 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80064e0:	f7fc f958 	bl	8002794 <HAL_GetTick>
 80064e4:	4602      	mov	r2, r0
 80064e6:	68bb      	ldr	r3, [r7, #8]
 80064e8:	1ad3      	subs	r3, r2, r3
 80064ea:	2b02      	cmp	r3, #2
 80064ec:	d902      	bls.n	80064f4 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80064ee:	2303      	movs	r3, #3
 80064f0:	73fb      	strb	r3, [r7, #15]
        break;
 80064f2:	e005      	b.n	8006500 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80064f4:	4b36      	ldr	r3, [pc, #216]	@ (80065d0 <RCCEx_PLLSAI1_Config+0x1e0>)
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80064fc:	2b00      	cmp	r3, #0
 80064fe:	d1ef      	bne.n	80064e0 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8006500:	7bfb      	ldrb	r3, [r7, #15]
 8006502:	2b00      	cmp	r3, #0
 8006504:	d15f      	bne.n	80065c6 <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8006506:	683b      	ldr	r3, [r7, #0]
 8006508:	2b00      	cmp	r3, #0
 800650a:	d110      	bne.n	800652e <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800650c:	4b30      	ldr	r3, [pc, #192]	@ (80065d0 <RCCEx_PLLSAI1_Config+0x1e0>)
 800650e:	691b      	ldr	r3, [r3, #16]
 8006510:	f023 4378 	bic.w	r3, r3, #4160749568	@ 0xf8000000
 8006514:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8006518:	687a      	ldr	r2, [r7, #4]
 800651a:	6892      	ldr	r2, [r2, #8]
 800651c:	0211      	lsls	r1, r2, #8
 800651e:	687a      	ldr	r2, [r7, #4]
 8006520:	68d2      	ldr	r2, [r2, #12]
 8006522:	06d2      	lsls	r2, r2, #27
 8006524:	430a      	orrs	r2, r1
 8006526:	492a      	ldr	r1, [pc, #168]	@ (80065d0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006528:	4313      	orrs	r3, r2
 800652a:	610b      	str	r3, [r1, #16]
 800652c:	e027      	b.n	800657e <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 800652e:	683b      	ldr	r3, [r7, #0]
 8006530:	2b01      	cmp	r3, #1
 8006532:	d112      	bne.n	800655a <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8006534:	4b26      	ldr	r3, [pc, #152]	@ (80065d0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006536:	691b      	ldr	r3, [r3, #16]
 8006538:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 800653c:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8006540:	687a      	ldr	r2, [r7, #4]
 8006542:	6892      	ldr	r2, [r2, #8]
 8006544:	0211      	lsls	r1, r2, #8
 8006546:	687a      	ldr	r2, [r7, #4]
 8006548:	6912      	ldr	r2, [r2, #16]
 800654a:	0852      	lsrs	r2, r2, #1
 800654c:	3a01      	subs	r2, #1
 800654e:	0552      	lsls	r2, r2, #21
 8006550:	430a      	orrs	r2, r1
 8006552:	491f      	ldr	r1, [pc, #124]	@ (80065d0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006554:	4313      	orrs	r3, r2
 8006556:	610b      	str	r3, [r1, #16]
 8006558:	e011      	b.n	800657e <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800655a:	4b1d      	ldr	r3, [pc, #116]	@ (80065d0 <RCCEx_PLLSAI1_Config+0x1e0>)
 800655c:	691b      	ldr	r3, [r3, #16]
 800655e:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8006562:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8006566:	687a      	ldr	r2, [r7, #4]
 8006568:	6892      	ldr	r2, [r2, #8]
 800656a:	0211      	lsls	r1, r2, #8
 800656c:	687a      	ldr	r2, [r7, #4]
 800656e:	6952      	ldr	r2, [r2, #20]
 8006570:	0852      	lsrs	r2, r2, #1
 8006572:	3a01      	subs	r2, #1
 8006574:	0652      	lsls	r2, r2, #25
 8006576:	430a      	orrs	r2, r1
 8006578:	4915      	ldr	r1, [pc, #84]	@ (80065d0 <RCCEx_PLLSAI1_Config+0x1e0>)
 800657a:	4313      	orrs	r3, r2
 800657c:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800657e:	4b14      	ldr	r3, [pc, #80]	@ (80065d0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006580:	681b      	ldr	r3, [r3, #0]
 8006582:	4a13      	ldr	r2, [pc, #76]	@ (80065d0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006584:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8006588:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800658a:	f7fc f903 	bl	8002794 <HAL_GetTick>
 800658e:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8006590:	e009      	b.n	80065a6 <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8006592:	f7fc f8ff 	bl	8002794 <HAL_GetTick>
 8006596:	4602      	mov	r2, r0
 8006598:	68bb      	ldr	r3, [r7, #8]
 800659a:	1ad3      	subs	r3, r2, r3
 800659c:	2b02      	cmp	r3, #2
 800659e:	d902      	bls.n	80065a6 <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 80065a0:	2303      	movs	r3, #3
 80065a2:	73fb      	strb	r3, [r7, #15]
          break;
 80065a4:	e005      	b.n	80065b2 <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80065a6:	4b0a      	ldr	r3, [pc, #40]	@ (80065d0 <RCCEx_PLLSAI1_Config+0x1e0>)
 80065a8:	681b      	ldr	r3, [r3, #0]
 80065aa:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80065ae:	2b00      	cmp	r3, #0
 80065b0:	d0ef      	beq.n	8006592 <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 80065b2:	7bfb      	ldrb	r3, [r7, #15]
 80065b4:	2b00      	cmp	r3, #0
 80065b6:	d106      	bne.n	80065c6 <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80065b8:	4b05      	ldr	r3, [pc, #20]	@ (80065d0 <RCCEx_PLLSAI1_Config+0x1e0>)
 80065ba:	691a      	ldr	r2, [r3, #16]
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	699b      	ldr	r3, [r3, #24]
 80065c0:	4903      	ldr	r1, [pc, #12]	@ (80065d0 <RCCEx_PLLSAI1_Config+0x1e0>)
 80065c2:	4313      	orrs	r3, r2
 80065c4:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80065c6:	7bfb      	ldrb	r3, [r7, #15]
}
 80065c8:	4618      	mov	r0, r3
 80065ca:	3710      	adds	r7, #16
 80065cc:	46bd      	mov	sp, r7
 80065ce:	bd80      	pop	{r7, pc}
 80065d0:	40021000 	.word	0x40021000

080065d4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80065d4:	b580      	push	{r7, lr}
 80065d6:	b084      	sub	sp, #16
 80065d8:	af00      	add	r7, sp, #0
 80065da:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	2b00      	cmp	r3, #0
 80065e0:	d101      	bne.n	80065e6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80065e2:	2301      	movs	r3, #1
 80065e4:	e095      	b.n	8006712 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80065ea:	2b00      	cmp	r3, #0
 80065ec:	d108      	bne.n	8006600 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	685b      	ldr	r3, [r3, #4]
 80065f2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80065f6:	d009      	beq.n	800660c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	2200      	movs	r2, #0
 80065fc:	61da      	str	r2, [r3, #28]
 80065fe:	e005      	b.n	800660c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	2200      	movs	r2, #0
 8006604:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	2200      	movs	r2, #0
 800660a:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	2200      	movs	r2, #0
 8006610:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8006618:	b2db      	uxtb	r3, r3
 800661a:	2b00      	cmp	r3, #0
 800661c:	d106      	bne.n	800662c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	2200      	movs	r2, #0
 8006622:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8006626:	6878      	ldr	r0, [r7, #4]
 8006628:	f7fb fe2e 	bl	8002288 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	2202      	movs	r2, #2
 8006630:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	681b      	ldr	r3, [r3, #0]
 8006638:	681a      	ldr	r2, [r3, #0]
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	681b      	ldr	r3, [r3, #0]
 800663e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006642:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	68db      	ldr	r3, [r3, #12]
 8006648:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800664c:	d902      	bls.n	8006654 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800664e:	2300      	movs	r3, #0
 8006650:	60fb      	str	r3, [r7, #12]
 8006652:	e002      	b.n	800665a <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8006654:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8006658:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	68db      	ldr	r3, [r3, #12]
 800665e:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8006662:	d007      	beq.n	8006674 <HAL_SPI_Init+0xa0>
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	68db      	ldr	r3, [r3, #12]
 8006668:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800666c:	d002      	beq.n	8006674 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	2200      	movs	r2, #0
 8006672:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	685b      	ldr	r3, [r3, #4]
 8006678:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	689b      	ldr	r3, [r3, #8]
 8006680:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8006684:	431a      	orrs	r2, r3
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	691b      	ldr	r3, [r3, #16]
 800668a:	f003 0302 	and.w	r3, r3, #2
 800668e:	431a      	orrs	r2, r3
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	695b      	ldr	r3, [r3, #20]
 8006694:	f003 0301 	and.w	r3, r3, #1
 8006698:	431a      	orrs	r2, r3
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	699b      	ldr	r3, [r3, #24]
 800669e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80066a2:	431a      	orrs	r2, r3
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	69db      	ldr	r3, [r3, #28]
 80066a8:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80066ac:	431a      	orrs	r2, r3
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	6a1b      	ldr	r3, [r3, #32]
 80066b2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80066b6:	ea42 0103 	orr.w	r1, r2, r3
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80066be:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	681b      	ldr	r3, [r3, #0]
 80066c6:	430a      	orrs	r2, r1
 80066c8:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	699b      	ldr	r3, [r3, #24]
 80066ce:	0c1b      	lsrs	r3, r3, #16
 80066d0:	f003 0204 	and.w	r2, r3, #4
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80066d8:	f003 0310 	and.w	r3, r3, #16
 80066dc:	431a      	orrs	r2, r3
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80066e2:	f003 0308 	and.w	r3, r3, #8
 80066e6:	431a      	orrs	r2, r3
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	68db      	ldr	r3, [r3, #12]
 80066ec:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 80066f0:	ea42 0103 	orr.w	r1, r2, r3
 80066f4:	68fb      	ldr	r3, [r7, #12]
 80066f6:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	681b      	ldr	r3, [r3, #0]
 80066fe:	430a      	orrs	r2, r1
 8006700:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	2200      	movs	r2, #0
 8006706:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	2201      	movs	r2, #1
 800670c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8006710:	2300      	movs	r3, #0
}
 8006712:	4618      	mov	r0, r3
 8006714:	3710      	adds	r7, #16
 8006716:	46bd      	mov	sp, r7
 8006718:	bd80      	pop	{r7, pc}
	...

0800671c <HAL_SPI_TransmitReceive_DMA>:
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_DMA(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                              uint16_t Size)
{
 800671c:	b580      	push	{r7, lr}
 800671e:	b086      	sub	sp, #24
 8006720:	af00      	add	r7, sp, #0
 8006722:	60f8      	str	r0, [r7, #12]
 8006724:	60b9      	str	r1, [r7, #8]
 8006726:	607a      	str	r2, [r7, #4]
 8006728:	807b      	strh	r3, [r7, #2]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800672a:	68fb      	ldr	r3, [r7, #12]
 800672c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8006730:	75fb      	strb	r3, [r7, #23]
  tmp_mode            = hspi->Init.Mode;
 8006732:	68fb      	ldr	r3, [r7, #12]
 8006734:	685b      	ldr	r3, [r3, #4]
 8006736:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) ||
 8006738:	7dfb      	ldrb	r3, [r7, #23]
 800673a:	2b01      	cmp	r3, #1
 800673c:	d00c      	beq.n	8006758 <HAL_SPI_TransmitReceive_DMA+0x3c>
 800673e:	693b      	ldr	r3, [r7, #16]
 8006740:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006744:	d106      	bne.n	8006754 <HAL_SPI_TransmitReceive_DMA+0x38>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8006746:	68fb      	ldr	r3, [r7, #12]
 8006748:	689b      	ldr	r3, [r3, #8]
 800674a:	2b00      	cmp	r3, #0
 800674c:	d102      	bne.n	8006754 <HAL_SPI_TransmitReceive_DMA+0x38>
 800674e:	7dfb      	ldrb	r3, [r7, #23]
 8006750:	2b04      	cmp	r3, #4
 8006752:	d001      	beq.n	8006758 <HAL_SPI_TransmitReceive_DMA+0x3c>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8006754:	2302      	movs	r3, #2
 8006756:	e158      	b.n	8006a0a <HAL_SPI_TransmitReceive_DMA+0x2ee>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8006758:	68bb      	ldr	r3, [r7, #8]
 800675a:	2b00      	cmp	r3, #0
 800675c:	d005      	beq.n	800676a <HAL_SPI_TransmitReceive_DMA+0x4e>
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	2b00      	cmp	r3, #0
 8006762:	d002      	beq.n	800676a <HAL_SPI_TransmitReceive_DMA+0x4e>
 8006764:	887b      	ldrh	r3, [r7, #2]
 8006766:	2b00      	cmp	r3, #0
 8006768:	d101      	bne.n	800676e <HAL_SPI_TransmitReceive_DMA+0x52>
  {
    return HAL_ERROR;
 800676a:	2301      	movs	r3, #1
 800676c:	e14d      	b.n	8006a0a <HAL_SPI_TransmitReceive_DMA+0x2ee>
  }

  /* Process locked */
  __HAL_LOCK(hspi);
 800676e:	68fb      	ldr	r3, [r7, #12]
 8006770:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8006774:	2b01      	cmp	r3, #1
 8006776:	d101      	bne.n	800677c <HAL_SPI_TransmitReceive_DMA+0x60>
 8006778:	2302      	movs	r3, #2
 800677a:	e146      	b.n	8006a0a <HAL_SPI_TransmitReceive_DMA+0x2ee>
 800677c:	68fb      	ldr	r3, [r7, #12]
 800677e:	2201      	movs	r2, #1
 8006780:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8006784:	68fb      	ldr	r3, [r7, #12]
 8006786:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800678a:	b2db      	uxtb	r3, r3
 800678c:	2b04      	cmp	r3, #4
 800678e:	d003      	beq.n	8006798 <HAL_SPI_TransmitReceive_DMA+0x7c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8006790:	68fb      	ldr	r3, [r7, #12]
 8006792:	2205      	movs	r2, #5
 8006794:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006798:	68fb      	ldr	r3, [r7, #12]
 800679a:	2200      	movs	r2, #0
 800679c:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 800679e:	68fb      	ldr	r3, [r7, #12]
 80067a0:	68ba      	ldr	r2, [r7, #8]
 80067a2:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 80067a4:	68fb      	ldr	r3, [r7, #12]
 80067a6:	887a      	ldrh	r2, [r7, #2]
 80067a8:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 80067aa:	68fb      	ldr	r3, [r7, #12]
 80067ac:	887a      	ldrh	r2, [r7, #2]
 80067ae:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80067b0:	68fb      	ldr	r3, [r7, #12]
 80067b2:	687a      	ldr	r2, [r7, #4]
 80067b4:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 80067b6:	68fb      	ldr	r3, [r7, #12]
 80067b8:	887a      	ldrh	r2, [r7, #2]
 80067ba:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 80067be:	68fb      	ldr	r3, [r7, #12]
 80067c0:	887a      	ldrh	r2, [r7, #2]
 80067c2:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /* Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80067c6:	68fb      	ldr	r3, [r7, #12]
 80067c8:	2200      	movs	r2, #0
 80067ca:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 80067cc:	68fb      	ldr	r3, [r7, #12]
 80067ce:	2200      	movs	r2, #0
 80067d0:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Reset the threshold bit */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX | SPI_CR2_LDMARX);
 80067d2:	68fb      	ldr	r3, [r7, #12]
 80067d4:	681b      	ldr	r3, [r3, #0]
 80067d6:	685a      	ldr	r2, [r3, #4]
 80067d8:	68fb      	ldr	r3, [r7, #12]
 80067da:	681b      	ldr	r3, [r3, #0]
 80067dc:	f422 42c0 	bic.w	r2, r2, #24576	@ 0x6000
 80067e0:	605a      	str	r2, [r3, #4]

  /* The packing mode management is enabled by the DMA settings according the spi data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80067e2:	68fb      	ldr	r3, [r7, #12]
 80067e4:	68db      	ldr	r3, [r3, #12]
 80067e6:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80067ea:	d908      	bls.n	80067fe <HAL_SPI_TransmitReceive_DMA+0xe2>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80067ec:	68fb      	ldr	r3, [r7, #12]
 80067ee:	681b      	ldr	r3, [r3, #0]
 80067f0:	685a      	ldr	r2, [r3, #4]
 80067f2:	68fb      	ldr	r3, [r7, #12]
 80067f4:	681b      	ldr	r3, [r3, #0]
 80067f6:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80067fa:	605a      	str	r2, [r3, #4]
 80067fc:	e06f      	b.n	80068de <HAL_SPI_TransmitReceive_DMA+0x1c2>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80067fe:	68fb      	ldr	r3, [r7, #12]
 8006800:	681b      	ldr	r3, [r3, #0]
 8006802:	685a      	ldr	r2, [r3, #4]
 8006804:	68fb      	ldr	r3, [r7, #12]
 8006806:	681b      	ldr	r3, [r3, #0]
 8006808:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800680c:	605a      	str	r2, [r3, #4]

    if (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800680e:	68fb      	ldr	r3, [r7, #12]
 8006810:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006812:	699b      	ldr	r3, [r3, #24]
 8006814:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006818:	d126      	bne.n	8006868 <HAL_SPI_TransmitReceive_DMA+0x14c>
    {
      if ((hspi->TxXferSize & 0x1U) == 0x0U)
 800681a:	68fb      	ldr	r3, [r7, #12]
 800681c:	8f9b      	ldrh	r3, [r3, #60]	@ 0x3c
 800681e:	f003 0301 	and.w	r3, r3, #1
 8006822:	2b00      	cmp	r3, #0
 8006824:	d10f      	bne.n	8006846 <HAL_SPI_TransmitReceive_DMA+0x12a>
      {
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8006826:	68fb      	ldr	r3, [r7, #12]
 8006828:	681b      	ldr	r3, [r3, #0]
 800682a:	685a      	ldr	r2, [r3, #4]
 800682c:	68fb      	ldr	r3, [r7, #12]
 800682e:	681b      	ldr	r3, [r3, #0]
 8006830:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8006834:	605a      	str	r2, [r3, #4]
        hspi->TxXferCount = hspi->TxXferCount >> 1U;
 8006836:	68fb      	ldr	r3, [r7, #12]
 8006838:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800683a:	b29b      	uxth	r3, r3
 800683c:	085b      	lsrs	r3, r3, #1
 800683e:	b29a      	uxth	r2, r3
 8006840:	68fb      	ldr	r3, [r7, #12]
 8006842:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006844:	e010      	b.n	8006868 <HAL_SPI_TransmitReceive_DMA+0x14c>
      }
      else
      {
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8006846:	68fb      	ldr	r3, [r7, #12]
 8006848:	681b      	ldr	r3, [r3, #0]
 800684a:	685a      	ldr	r2, [r3, #4]
 800684c:	68fb      	ldr	r3, [r7, #12]
 800684e:	681b      	ldr	r3, [r3, #0]
 8006850:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006854:	605a      	str	r2, [r3, #4]
        hspi->TxXferCount = (hspi->TxXferCount >> 1U) + 1U;
 8006856:	68fb      	ldr	r3, [r7, #12]
 8006858:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800685a:	b29b      	uxth	r3, r3
 800685c:	085b      	lsrs	r3, r3, #1
 800685e:	b29b      	uxth	r3, r3
 8006860:	3301      	adds	r3, #1
 8006862:	b29a      	uxth	r2, r3
 8006864:	68fb      	ldr	r3, [r7, #12]
 8006866:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }

    if (hspi->hdmarx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8006868:	68fb      	ldr	r3, [r7, #12]
 800686a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800686c:	699b      	ldr	r3, [r3, #24]
 800686e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006872:	d134      	bne.n	80068de <HAL_SPI_TransmitReceive_DMA+0x1c2>
    {
      /* Set RX Fifo threshold according the reception data length: 16bit */
      CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006874:	68fb      	ldr	r3, [r7, #12]
 8006876:	681b      	ldr	r3, [r3, #0]
 8006878:	685a      	ldr	r2, [r3, #4]
 800687a:	68fb      	ldr	r3, [r7, #12]
 800687c:	681b      	ldr	r3, [r3, #0]
 800687e:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8006882:	605a      	str	r2, [r3, #4]

      if ((hspi->RxXferCount & 0x1U) == 0x0U)
 8006884:	68fb      	ldr	r3, [r7, #12]
 8006886:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800688a:	b29b      	uxth	r3, r3
 800688c:	f003 0301 	and.w	r3, r3, #1
 8006890:	2b00      	cmp	r3, #0
 8006892:	d111      	bne.n	80068b8 <HAL_SPI_TransmitReceive_DMA+0x19c>
      {
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 8006894:	68fb      	ldr	r3, [r7, #12]
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	685a      	ldr	r2, [r3, #4]
 800689a:	68fb      	ldr	r3, [r7, #12]
 800689c:	681b      	ldr	r3, [r3, #0]
 800689e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80068a2:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = hspi->RxXferCount >> 1U;
 80068a4:	68fb      	ldr	r3, [r7, #12]
 80068a6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80068aa:	b29b      	uxth	r3, r3
 80068ac:	085b      	lsrs	r3, r3, #1
 80068ae:	b29a      	uxth	r2, r3
 80068b0:	68fb      	ldr	r3, [r7, #12]
 80068b2:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 80068b6:	e012      	b.n	80068de <HAL_SPI_TransmitReceive_DMA+0x1c2>
      }
      else
      {
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 80068b8:	68fb      	ldr	r3, [r7, #12]
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	685a      	ldr	r2, [r3, #4]
 80068be:	68fb      	ldr	r3, [r7, #12]
 80068c0:	681b      	ldr	r3, [r3, #0]
 80068c2:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80068c6:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = (hspi->RxXferCount >> 1U) + 1U;
 80068c8:	68fb      	ldr	r3, [r7, #12]
 80068ca:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80068ce:	b29b      	uxth	r3, r3
 80068d0:	085b      	lsrs	r3, r3, #1
 80068d2:	b29b      	uxth	r3, r3
 80068d4:	3301      	adds	r3, #1
 80068d6:	b29a      	uxth	r2, r3
 80068d8:	68fb      	ldr	r3, [r7, #12]
 80068da:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
      }
    }
  }

  /* Check if we are in Rx only or in Rx/Tx Mode and configure the DMA transfer complete callback */
  if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 80068de:	68fb      	ldr	r3, [r7, #12]
 80068e0:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80068e4:	b2db      	uxtb	r3, r3
 80068e6:	2b04      	cmp	r3, #4
 80068e8:	d108      	bne.n	80068fc <HAL_SPI_TransmitReceive_DMA+0x1e0>
  {
    /* Set the SPI Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 80068ea:	68fb      	ldr	r3, [r7, #12]
 80068ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80068ee:	4a49      	ldr	r2, [pc, #292]	@ (8006a14 <HAL_SPI_TransmitReceive_DMA+0x2f8>)
 80068f0:	631a      	str	r2, [r3, #48]	@ 0x30
    hspi->hdmarx->XferCpltCallback     = SPI_DMAReceiveCplt;
 80068f2:	68fb      	ldr	r3, [r7, #12]
 80068f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80068f6:	4a48      	ldr	r2, [pc, #288]	@ (8006a18 <HAL_SPI_TransmitReceive_DMA+0x2fc>)
 80068f8:	62da      	str	r2, [r3, #44]	@ 0x2c
 80068fa:	e007      	b.n	800690c <HAL_SPI_TransmitReceive_DMA+0x1f0>
  }
  else
  {
    /* Set the SPI Tx/Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 80068fc:	68fb      	ldr	r3, [r7, #12]
 80068fe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006900:	4a46      	ldr	r2, [pc, #280]	@ (8006a1c <HAL_SPI_TransmitReceive_DMA+0x300>)
 8006902:	631a      	str	r2, [r3, #48]	@ 0x30
    hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 8006904:	68fb      	ldr	r3, [r7, #12]
 8006906:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006908:	4a45      	ldr	r2, [pc, #276]	@ (8006a20 <HAL_SPI_TransmitReceive_DMA+0x304>)
 800690a:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 800690c:	68fb      	ldr	r3, [r7, #12]
 800690e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006910:	4a44      	ldr	r2, [pc, #272]	@ (8006a24 <HAL_SPI_TransmitReceive_DMA+0x308>)
 8006912:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 8006914:	68fb      	ldr	r3, [r7, #12]
 8006916:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006918:	2200      	movs	r2, #0
 800691a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 800691c:	68fb      	ldr	r3, [r7, #12]
 800691e:	6d98      	ldr	r0, [r3, #88]	@ 0x58
 8006920:	68fb      	ldr	r3, [r7, #12]
 8006922:	681b      	ldr	r3, [r3, #0]
 8006924:	330c      	adds	r3, #12
 8006926:	4619      	mov	r1, r3
 8006928:	68fb      	ldr	r3, [r7, #12]
 800692a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800692c:	461a      	mov	r2, r3
                                 hspi->RxXferCount))
 800692e:	68fb      	ldr	r3, [r7, #12]
 8006930:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006934:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8006936:	f7fd fcbd 	bl	80042b4 <HAL_DMA_Start_IT>
 800693a:	4603      	mov	r3, r0
 800693c:	2b00      	cmp	r3, #0
 800693e:	d00b      	beq.n	8006958 <HAL_SPI_TransmitReceive_DMA+0x23c>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8006940:	68fb      	ldr	r3, [r7, #12]
 8006942:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006944:	f043 0210 	orr.w	r2, r3, #16
 8006948:	68fb      	ldr	r3, [r7, #12]
 800694a:	661a      	str	r2, [r3, #96]	@ 0x60
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 800694c:	68fb      	ldr	r3, [r7, #12]
 800694e:	2200      	movs	r2, #0
 8006950:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 8006954:	2301      	movs	r3, #1
 8006956:	e058      	b.n	8006a0a <HAL_SPI_TransmitReceive_DMA+0x2ee>
  }

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8006958:	68fb      	ldr	r3, [r7, #12]
 800695a:	681b      	ldr	r3, [r3, #0]
 800695c:	685a      	ldr	r2, [r3, #4]
 800695e:	68fb      	ldr	r3, [r7, #12]
 8006960:	681b      	ldr	r3, [r3, #0]
 8006962:	f042 0201 	orr.w	r2, r2, #1
 8006966:	605a      	str	r2, [r3, #4]

  /* Set the SPI Tx DMA transfer complete callback as NULL because the communication closing
  is performed in DMA reception complete callback  */
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 8006968:	68fb      	ldr	r3, [r7, #12]
 800696a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800696c:	2200      	movs	r2, #0
 800696e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->hdmatx->XferCpltCallback     = NULL;
 8006970:	68fb      	ldr	r3, [r7, #12]
 8006972:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006974:	2200      	movs	r2, #0
 8006976:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi->hdmatx->XferErrorCallback    = NULL;
 8006978:	68fb      	ldr	r3, [r7, #12]
 800697a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800697c:	2200      	movs	r2, #0
 800697e:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi->hdmatx->XferAbortCallback    = NULL;
 8006980:	68fb      	ldr	r3, [r7, #12]
 8006982:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006984:	2200      	movs	r2, #0
 8006986:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Enable the Tx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8006988:	68fb      	ldr	r3, [r7, #12]
 800698a:	6d58      	ldr	r0, [r3, #84]	@ 0x54
 800698c:	68fb      	ldr	r3, [r7, #12]
 800698e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006990:	4619      	mov	r1, r3
 8006992:	68fb      	ldr	r3, [r7, #12]
 8006994:	681b      	ldr	r3, [r3, #0]
 8006996:	330c      	adds	r3, #12
 8006998:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 800699a:	68fb      	ldr	r3, [r7, #12]
 800699c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800699e:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 80069a0:	f7fd fc88 	bl	80042b4 <HAL_DMA_Start_IT>
 80069a4:	4603      	mov	r3, r0
 80069a6:	2b00      	cmp	r3, #0
 80069a8:	d00b      	beq.n	80069c2 <HAL_SPI_TransmitReceive_DMA+0x2a6>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80069aa:	68fb      	ldr	r3, [r7, #12]
 80069ac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80069ae:	f043 0210 	orr.w	r2, r3, #16
 80069b2:	68fb      	ldr	r3, [r7, #12]
 80069b4:	661a      	str	r2, [r3, #96]	@ 0x60
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 80069b6:	68fb      	ldr	r3, [r7, #12]
 80069b8:	2200      	movs	r2, #0
 80069ba:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 80069be:	2301      	movs	r3, #1
 80069c0:	e023      	b.n	8006a0a <HAL_SPI_TransmitReceive_DMA+0x2ee>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80069c2:	68fb      	ldr	r3, [r7, #12]
 80069c4:	681b      	ldr	r3, [r3, #0]
 80069c6:	681b      	ldr	r3, [r3, #0]
 80069c8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80069cc:	2b40      	cmp	r3, #64	@ 0x40
 80069ce:	d007      	beq.n	80069e0 <HAL_SPI_TransmitReceive_DMA+0x2c4>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80069d0:	68fb      	ldr	r3, [r7, #12]
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	681a      	ldr	r2, [r3, #0]
 80069d6:	68fb      	ldr	r3, [r7, #12]
 80069d8:	681b      	ldr	r3, [r3, #0]
 80069da:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80069de:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80069e0:	68fb      	ldr	r3, [r7, #12]
 80069e2:	2200      	movs	r2, #0
 80069e4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 80069e8:	68fb      	ldr	r3, [r7, #12]
 80069ea:	681b      	ldr	r3, [r3, #0]
 80069ec:	685a      	ldr	r2, [r3, #4]
 80069ee:	68fb      	ldr	r3, [r7, #12]
 80069f0:	681b      	ldr	r3, [r3, #0]
 80069f2:	f042 0220 	orr.w	r2, r2, #32
 80069f6:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 80069f8:	68fb      	ldr	r3, [r7, #12]
 80069fa:	681b      	ldr	r3, [r3, #0]
 80069fc:	685a      	ldr	r2, [r3, #4]
 80069fe:	68fb      	ldr	r3, [r7, #12]
 8006a00:	681b      	ldr	r3, [r3, #0]
 8006a02:	f042 0202 	orr.w	r2, r2, #2
 8006a06:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8006a08:	2300      	movs	r3, #0
}
 8006a0a:	4618      	mov	r0, r3
 8006a0c:	3718      	adds	r7, #24
 8006a0e:	46bd      	mov	sp, r7
 8006a10:	bd80      	pop	{r7, pc}
 8006a12:	bf00      	nop
 8006a14:	08006fdd 	.word	0x08006fdd
 8006a18:	08006ea5 	.word	0x08006ea5
 8006a1c:	08006ff9 	.word	0x08006ff9
 8006a20:	08006f4d 	.word	0x08006f4d
 8006a24:	08007015 	.word	0x08007015

08006a28 <HAL_SPI_Abort>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Abort(SPI_HandleTypeDef *hspi)
{
 8006a28:	b580      	push	{r7, lr}
 8006a2a:	b08a      	sub	sp, #40	@ 0x28
 8006a2c:	af02      	add	r7, sp, #8
 8006a2e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef errorcode;
  __IO uint32_t count;
  __IO uint32_t resetcount;

  /* Initialized local variable  */
  errorcode = HAL_OK;
 8006a30:	2300      	movs	r3, #0
 8006a32:	77fb      	strb	r3, [r7, #31]
  resetcount = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 8006a34:	4b88      	ldr	r3, [pc, #544]	@ (8006c58 <HAL_SPI_Abort+0x230>)
 8006a36:	681b      	ldr	r3, [r3, #0]
 8006a38:	4a88      	ldr	r2, [pc, #544]	@ (8006c5c <HAL_SPI_Abort+0x234>)
 8006a3a:	fba2 2303 	umull	r2, r3, r2, r3
 8006a3e:	0a5b      	lsrs	r3, r3, #9
 8006a40:	2264      	movs	r2, #100	@ 0x64
 8006a42:	fb02 f303 	mul.w	r3, r2, r3
 8006a46:	617b      	str	r3, [r7, #20]
  count = resetcount;
 8006a48:	697b      	ldr	r3, [r7, #20]
 8006a4a:	61bb      	str	r3, [r7, #24]

  /* Clear ERRIE interrupt to avoid error interrupts generation during Abort procedure */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_ERRIE);
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	681b      	ldr	r3, [r3, #0]
 8006a50:	685a      	ldr	r2, [r3, #4]
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	681b      	ldr	r3, [r3, #0]
 8006a56:	f022 0220 	bic.w	r2, r2, #32
 8006a5a:	605a      	str	r2, [r3, #4]

  /* Disable TXEIE, RXNEIE and ERRIE(mode fault event, overrun error, TI frame error) interrupts */
  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_TXEIE))
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	681b      	ldr	r3, [r3, #0]
 8006a60:	685b      	ldr	r3, [r3, #4]
 8006a62:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006a66:	2b80      	cmp	r3, #128	@ 0x80
 8006a68:	d117      	bne.n	8006a9a <HAL_SPI_Abort+0x72>
  {
    hspi->TxISR = SPI_AbortTx_ISR;
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	4a7c      	ldr	r2, [pc, #496]	@ (8006c60 <HAL_SPI_Abort+0x238>)
 8006a6e:	651a      	str	r2, [r3, #80]	@ 0x50
    /* Wait HAL_SPI_STATE_ABORT state */
    do
    {
      if (count == 0U)
 8006a70:	69bb      	ldr	r3, [r7, #24]
 8006a72:	2b00      	cmp	r3, #0
 8006a74:	d106      	bne.n	8006a84 <HAL_SPI_Abort+0x5c>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006a7a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	661a      	str	r2, [r3, #96]	@ 0x60
        break;
 8006a82:	e008      	b.n	8006a96 <HAL_SPI_Abort+0x6e>
      }
      count--;
 8006a84:	69bb      	ldr	r3, [r7, #24]
 8006a86:	3b01      	subs	r3, #1
 8006a88:	61bb      	str	r3, [r7, #24]
    } while (hspi->State != HAL_SPI_STATE_ABORT);
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8006a90:	b2db      	uxtb	r3, r3
 8006a92:	2b07      	cmp	r3, #7
 8006a94:	d1ec      	bne.n	8006a70 <HAL_SPI_Abort+0x48>
    /* Reset Timeout Counter */
    count = resetcount;
 8006a96:	697b      	ldr	r3, [r7, #20]
 8006a98:	61bb      	str	r3, [r7, #24]
  }

  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_RXNEIE))
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	681b      	ldr	r3, [r3, #0]
 8006a9e:	685b      	ldr	r3, [r3, #4]
 8006aa0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006aa4:	2b40      	cmp	r3, #64	@ 0x40
 8006aa6:	d117      	bne.n	8006ad8 <HAL_SPI_Abort+0xb0>
  {
    hspi->RxISR = SPI_AbortRx_ISR;
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	4a6e      	ldr	r2, [pc, #440]	@ (8006c64 <HAL_SPI_Abort+0x23c>)
 8006aac:	64da      	str	r2, [r3, #76]	@ 0x4c
    /* Wait HAL_SPI_STATE_ABORT state */
    do
    {
      if (count == 0U)
 8006aae:	69bb      	ldr	r3, [r7, #24]
 8006ab0:	2b00      	cmp	r3, #0
 8006ab2:	d106      	bne.n	8006ac2 <HAL_SPI_Abort+0x9a>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006ab8:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	661a      	str	r2, [r3, #96]	@ 0x60
        break;
 8006ac0:	e008      	b.n	8006ad4 <HAL_SPI_Abort+0xac>
      }
      count--;
 8006ac2:	69bb      	ldr	r3, [r7, #24]
 8006ac4:	3b01      	subs	r3, #1
 8006ac6:	61bb      	str	r3, [r7, #24]
    } while (hspi->State != HAL_SPI_STATE_ABORT);
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8006ace:	b2db      	uxtb	r3, r3
 8006ad0:	2b07      	cmp	r3, #7
 8006ad2:	d1ec      	bne.n	8006aae <HAL_SPI_Abort+0x86>
    /* Reset Timeout Counter */
    count = resetcount;
 8006ad4:	697b      	ldr	r3, [r7, #20]
 8006ad6:	61bb      	str	r3, [r7, #24]
  }

  /* Disable the SPI DMA Tx request if enabled */
  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_TXDMAEN))
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	681b      	ldr	r3, [r3, #0]
 8006adc:	685b      	ldr	r3, [r3, #4]
 8006ade:	f003 0302 	and.w	r3, r3, #2
 8006ae2:	2b02      	cmp	r3, #2
 8006ae4:	d141      	bne.n	8006b6a <HAL_SPI_Abort+0x142>
  {
    /* Abort the SPI DMA Tx Stream/Channel : use blocking DMA Abort API (no callback) */
    if (hspi->hdmatx != NULL)
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006aea:	2b00      	cmp	r3, #0
 8006aec:	d03d      	beq.n	8006b6a <HAL_SPI_Abort+0x142>
    {
      /* Set the SPI DMA Abort callback :
      will lead to call HAL_SPI_AbortCpltCallback() at end of DMA abort procedure */
      hspi->hdmatx->XferAbortCallback = NULL;
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006af2:	2200      	movs	r2, #0
 8006af4:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Abort DMA Tx Handle linked to SPI Peripheral */
      if (HAL_DMA_Abort(hspi->hdmatx) != HAL_OK)
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006afa:	4618      	mov	r0, r3
 8006afc:	f7fd fc3a 	bl	8004374 <HAL_DMA_Abort>
 8006b00:	4603      	mov	r3, r0
 8006b02:	2b00      	cmp	r3, #0
 8006b04:	d002      	beq.n	8006b0c <HAL_SPI_Abort+0xe4>
      {
        hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	2240      	movs	r2, #64	@ 0x40
 8006b0a:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Disable Tx DMA Request */
      CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN));
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	681b      	ldr	r3, [r3, #0]
 8006b10:	685a      	ldr	r2, [r3, #4]
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	681b      	ldr	r3, [r3, #0]
 8006b16:	f022 0202 	bic.w	r2, r2, #2
 8006b1a:	605a      	str	r2, [r3, #4]

      if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 8006b1c:	f7fb fe3a 	bl	8002794 <HAL_GetTick>
 8006b20:	4603      	mov	r3, r0
 8006b22:	461a      	mov	r2, r3
 8006b24:	2164      	movs	r1, #100	@ 0x64
 8006b26:	6878      	ldr	r0, [r7, #4]
 8006b28:	f000 fc20 	bl	800736c <SPI_EndRxTxTransaction>
 8006b2c:	4603      	mov	r3, r0
 8006b2e:	2b00      	cmp	r3, #0
 8006b30:	d002      	beq.n	8006b38 <HAL_SPI_Abort+0x110>
      {
        hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	2240      	movs	r2, #64	@ 0x40
 8006b36:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Disable SPI Peripheral */
      __HAL_SPI_DISABLE(hspi);
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	681b      	ldr	r3, [r3, #0]
 8006b3c:	681a      	ldr	r2, [r3, #0]
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006b46:	601a      	str	r2, [r3, #0]

      /* Empty the FRLVL fifo */
      if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, SPI_DEFAULT_TIMEOUT,
 8006b48:	f7fb fe24 	bl	8002794 <HAL_GetTick>
 8006b4c:	4603      	mov	r3, r0
 8006b4e:	9300      	str	r3, [sp, #0]
 8006b50:	2364      	movs	r3, #100	@ 0x64
 8006b52:	2200      	movs	r2, #0
 8006b54:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8006b58:	6878      	ldr	r0, [r7, #4]
 8006b5a:	f000 fb19 	bl	8007190 <SPI_WaitFifoStateUntilTimeout>
 8006b5e:	4603      	mov	r3, r0
 8006b60:	2b00      	cmp	r3, #0
 8006b62:	d002      	beq.n	8006b6a <HAL_SPI_Abort+0x142>
                                        HAL_GetTick()) != HAL_OK)
      {
        hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	2240      	movs	r2, #64	@ 0x40
 8006b68:	661a      	str	r2, [r3, #96]	@ 0x60
      }
    }
  }

  /* Disable the SPI DMA Rx request if enabled */
  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_RXDMAEN))
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	681b      	ldr	r3, [r3, #0]
 8006b6e:	685b      	ldr	r3, [r3, #4]
 8006b70:	f003 0301 	and.w	r3, r3, #1
 8006b74:	2b01      	cmp	r3, #1
 8006b76:	d143      	bne.n	8006c00 <HAL_SPI_Abort+0x1d8>
  {
    /* Abort the SPI DMA Rx Stream/Channel : use blocking DMA Abort API (no callback) */
    if (hspi->hdmarx != NULL)
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006b7c:	2b00      	cmp	r3, #0
 8006b7e:	d03f      	beq.n	8006c00 <HAL_SPI_Abort+0x1d8>
    {
      /* Set the SPI DMA Abort callback :
      will lead to call HAL_SPI_AbortCpltCallback() at end of DMA abort procedure */
      hspi->hdmarx->XferAbortCallback = NULL;
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006b84:	2200      	movs	r2, #0
 8006b86:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Abort DMA Rx Handle linked to SPI Peripheral */
      if (HAL_DMA_Abort(hspi->hdmarx) != HAL_OK)
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006b8c:	4618      	mov	r0, r3
 8006b8e:	f7fd fbf1 	bl	8004374 <HAL_DMA_Abort>
 8006b92:	4603      	mov	r3, r0
 8006b94:	2b00      	cmp	r3, #0
 8006b96:	d002      	beq.n	8006b9e <HAL_SPI_Abort+0x176>
      {
        hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	2240      	movs	r2, #64	@ 0x40
 8006b9c:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Disable peripheral */
      __HAL_SPI_DISABLE(hspi);
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	681b      	ldr	r3, [r3, #0]
 8006ba2:	681a      	ldr	r2, [r3, #0]
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	681b      	ldr	r3, [r3, #0]
 8006ba8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006bac:	601a      	str	r2, [r3, #0]

      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 8006bae:	f7fb fdf1 	bl	8002794 <HAL_GetTick>
 8006bb2:	4603      	mov	r3, r0
 8006bb4:	9300      	str	r3, [sp, #0]
 8006bb6:	2364      	movs	r3, #100	@ 0x64
 8006bb8:	2200      	movs	r2, #0
 8006bba:	2180      	movs	r1, #128	@ 0x80
 8006bbc:	6878      	ldr	r0, [r7, #4]
 8006bbe:	f000 fa5f 	bl	8007080 <SPI_WaitFlagStateUntilTimeout>
 8006bc2:	4603      	mov	r3, r0
 8006bc4:	2b00      	cmp	r3, #0
 8006bc6:	d002      	beq.n	8006bce <HAL_SPI_Abort+0x1a6>
      {
        hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	2240      	movs	r2, #64	@ 0x40
 8006bcc:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Empty the FRLVL fifo */
      if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, SPI_DEFAULT_TIMEOUT,
 8006bce:	f7fb fde1 	bl	8002794 <HAL_GetTick>
 8006bd2:	4603      	mov	r3, r0
 8006bd4:	9300      	str	r3, [sp, #0]
 8006bd6:	2364      	movs	r3, #100	@ 0x64
 8006bd8:	2200      	movs	r2, #0
 8006bda:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8006bde:	6878      	ldr	r0, [r7, #4]
 8006be0:	f000 fad6 	bl	8007190 <SPI_WaitFifoStateUntilTimeout>
 8006be4:	4603      	mov	r3, r0
 8006be6:	2b00      	cmp	r3, #0
 8006be8:	d002      	beq.n	8006bf0 <HAL_SPI_Abort+0x1c8>
                                        HAL_GetTick()) != HAL_OK)
      {
        hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	2240      	movs	r2, #64	@ 0x40
 8006bee:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Disable Rx DMA Request */
      CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_RXDMAEN));
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	681b      	ldr	r3, [r3, #0]
 8006bf4:	685a      	ldr	r2, [r3, #4]
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	681b      	ldr	r3, [r3, #0]
 8006bfa:	f022 0201 	bic.w	r2, r2, #1
 8006bfe:	605a      	str	r2, [r3, #4]
    }
  }
  /* Reset Tx and Rx transfer counters */
  hspi->RxXferCount = 0U;
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	2200      	movs	r2, #0
 8006c04:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxXferCount = 0U;
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	2200      	movs	r2, #0
 8006c0c:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Check error during Abort procedure */
  if (hspi->ErrorCode == HAL_SPI_ERROR_ABORT)
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006c12:	2b40      	cmp	r3, #64	@ 0x40
 8006c14:	d102      	bne.n	8006c1c <HAL_SPI_Abort+0x1f4>
  {
    /* return HAL_Error in case of error during Abort procedure */
    errorcode = HAL_ERROR;
 8006c16:	2301      	movs	r3, #1
 8006c18:	77fb      	strb	r3, [r7, #31]
 8006c1a:	e002      	b.n	8006c22 <HAL_SPI_Abort+0x1fa>
  }
  else
  {
    /* Reset errorCode */
    hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	2200      	movs	r2, #0
 8006c20:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear the Error flags in the SR register */
  __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006c22:	2300      	movs	r3, #0
 8006c24:	613b      	str	r3, [r7, #16]
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	681b      	ldr	r3, [r3, #0]
 8006c2a:	68db      	ldr	r3, [r3, #12]
 8006c2c:	613b      	str	r3, [r7, #16]
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	681b      	ldr	r3, [r3, #0]
 8006c32:	689b      	ldr	r3, [r3, #8]
 8006c34:	613b      	str	r3, [r7, #16]
 8006c36:	693b      	ldr	r3, [r7, #16]
  __HAL_SPI_CLEAR_FREFLAG(hspi);
 8006c38:	2300      	movs	r3, #0
 8006c3a:	60fb      	str	r3, [r7, #12]
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	681b      	ldr	r3, [r3, #0]
 8006c40:	689b      	ldr	r3, [r3, #8]
 8006c42:	60fb      	str	r3, [r7, #12]
 8006c44:	68fb      	ldr	r3, [r7, #12]

  /* Restore hspi->state to ready */
  hspi->State = HAL_SPI_STATE_READY;
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	2201      	movs	r2, #1
 8006c4a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return errorcode;
 8006c4e:	7ffb      	ldrb	r3, [r7, #31]
}
 8006c50:	4618      	mov	r0, r3
 8006c52:	3720      	adds	r7, #32
 8006c54:	46bd      	mov	sp, r7
 8006c56:	bd80      	pop	{r7, pc}
 8006c58:	2000016c 	.word	0x2000016c
 8006c5c:	057619f1 	.word	0x057619f1
 8006c60:	080074b9 	.word	0x080074b9
 8006c64:	080073f9 	.word	0x080073f9

08006c68 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8006c68:	b580      	push	{r7, lr}
 8006c6a:	b088      	sub	sp, #32
 8006c6c:	af00      	add	r7, sp, #0
 8006c6e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	681b      	ldr	r3, [r3, #0]
 8006c74:	685b      	ldr	r3, [r3, #4]
 8006c76:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	681b      	ldr	r3, [r3, #0]
 8006c7c:	689b      	ldr	r3, [r3, #8]
 8006c7e:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8006c80:	69bb      	ldr	r3, [r7, #24]
 8006c82:	099b      	lsrs	r3, r3, #6
 8006c84:	f003 0301 	and.w	r3, r3, #1
 8006c88:	2b00      	cmp	r3, #0
 8006c8a:	d10f      	bne.n	8006cac <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8006c8c:	69bb      	ldr	r3, [r7, #24]
 8006c8e:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8006c92:	2b00      	cmp	r3, #0
 8006c94:	d00a      	beq.n	8006cac <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8006c96:	69fb      	ldr	r3, [r7, #28]
 8006c98:	099b      	lsrs	r3, r3, #6
 8006c9a:	f003 0301 	and.w	r3, r3, #1
 8006c9e:	2b00      	cmp	r3, #0
 8006ca0:	d004      	beq.n	8006cac <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006ca6:	6878      	ldr	r0, [r7, #4]
 8006ca8:	4798      	blx	r3
    return;
 8006caa:	e0d7      	b.n	8006e5c <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8006cac:	69bb      	ldr	r3, [r7, #24]
 8006cae:	085b      	lsrs	r3, r3, #1
 8006cb0:	f003 0301 	and.w	r3, r3, #1
 8006cb4:	2b00      	cmp	r3, #0
 8006cb6:	d00a      	beq.n	8006cce <HAL_SPI_IRQHandler+0x66>
 8006cb8:	69fb      	ldr	r3, [r7, #28]
 8006cba:	09db      	lsrs	r3, r3, #7
 8006cbc:	f003 0301 	and.w	r3, r3, #1
 8006cc0:	2b00      	cmp	r3, #0
 8006cc2:	d004      	beq.n	8006cce <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006cc8:	6878      	ldr	r0, [r7, #4]
 8006cca:	4798      	blx	r3
    return;
 8006ccc:	e0c6      	b.n	8006e5c <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8006cce:	69bb      	ldr	r3, [r7, #24]
 8006cd0:	095b      	lsrs	r3, r3, #5
 8006cd2:	f003 0301 	and.w	r3, r3, #1
 8006cd6:	2b00      	cmp	r3, #0
 8006cd8:	d10c      	bne.n	8006cf4 <HAL_SPI_IRQHandler+0x8c>
 8006cda:	69bb      	ldr	r3, [r7, #24]
 8006cdc:	099b      	lsrs	r3, r3, #6
 8006cde:	f003 0301 	and.w	r3, r3, #1
 8006ce2:	2b00      	cmp	r3, #0
 8006ce4:	d106      	bne.n	8006cf4 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8006ce6:	69bb      	ldr	r3, [r7, #24]
 8006ce8:	0a1b      	lsrs	r3, r3, #8
 8006cea:	f003 0301 	and.w	r3, r3, #1
 8006cee:	2b00      	cmp	r3, #0
 8006cf0:	f000 80b4 	beq.w	8006e5c <HAL_SPI_IRQHandler+0x1f4>
 8006cf4:	69fb      	ldr	r3, [r7, #28]
 8006cf6:	095b      	lsrs	r3, r3, #5
 8006cf8:	f003 0301 	and.w	r3, r3, #1
 8006cfc:	2b00      	cmp	r3, #0
 8006cfe:	f000 80ad 	beq.w	8006e5c <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8006d02:	69bb      	ldr	r3, [r7, #24]
 8006d04:	099b      	lsrs	r3, r3, #6
 8006d06:	f003 0301 	and.w	r3, r3, #1
 8006d0a:	2b00      	cmp	r3, #0
 8006d0c:	d023      	beq.n	8006d56 <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8006d14:	b2db      	uxtb	r3, r3
 8006d16:	2b03      	cmp	r3, #3
 8006d18:	d011      	beq.n	8006d3e <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006d1e:	f043 0204 	orr.w	r2, r3, #4
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	661a      	str	r2, [r3, #96]	@ 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006d26:	2300      	movs	r3, #0
 8006d28:	617b      	str	r3, [r7, #20]
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	681b      	ldr	r3, [r3, #0]
 8006d2e:	68db      	ldr	r3, [r3, #12]
 8006d30:	617b      	str	r3, [r7, #20]
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	681b      	ldr	r3, [r3, #0]
 8006d36:	689b      	ldr	r3, [r3, #8]
 8006d38:	617b      	str	r3, [r7, #20]
 8006d3a:	697b      	ldr	r3, [r7, #20]
 8006d3c:	e00b      	b.n	8006d56 <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006d3e:	2300      	movs	r3, #0
 8006d40:	613b      	str	r3, [r7, #16]
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	681b      	ldr	r3, [r3, #0]
 8006d46:	68db      	ldr	r3, [r3, #12]
 8006d48:	613b      	str	r3, [r7, #16]
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	681b      	ldr	r3, [r3, #0]
 8006d4e:	689b      	ldr	r3, [r3, #8]
 8006d50:	613b      	str	r3, [r7, #16]
 8006d52:	693b      	ldr	r3, [r7, #16]
        return;
 8006d54:	e082      	b.n	8006e5c <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8006d56:	69bb      	ldr	r3, [r7, #24]
 8006d58:	095b      	lsrs	r3, r3, #5
 8006d5a:	f003 0301 	and.w	r3, r3, #1
 8006d5e:	2b00      	cmp	r3, #0
 8006d60:	d014      	beq.n	8006d8c <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006d66:	f043 0201 	orr.w	r2, r3, #1
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8006d6e:	2300      	movs	r3, #0
 8006d70:	60fb      	str	r3, [r7, #12]
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	681b      	ldr	r3, [r3, #0]
 8006d76:	689b      	ldr	r3, [r3, #8]
 8006d78:	60fb      	str	r3, [r7, #12]
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	681b      	ldr	r3, [r3, #0]
 8006d7e:	681a      	ldr	r2, [r3, #0]
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	681b      	ldr	r3, [r3, #0]
 8006d84:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006d88:	601a      	str	r2, [r3, #0]
 8006d8a:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8006d8c:	69bb      	ldr	r3, [r7, #24]
 8006d8e:	0a1b      	lsrs	r3, r3, #8
 8006d90:	f003 0301 	and.w	r3, r3, #1
 8006d94:	2b00      	cmp	r3, #0
 8006d96:	d00c      	beq.n	8006db2 <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006d9c:	f043 0208 	orr.w	r2, r3, #8
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8006da4:	2300      	movs	r3, #0
 8006da6:	60bb      	str	r3, [r7, #8]
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	681b      	ldr	r3, [r3, #0]
 8006dac:	689b      	ldr	r3, [r3, #8]
 8006dae:	60bb      	str	r3, [r7, #8]
 8006db0:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006db6:	2b00      	cmp	r3, #0
 8006db8:	d04f      	beq.n	8006e5a <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	681b      	ldr	r3, [r3, #0]
 8006dbe:	685a      	ldr	r2, [r3, #4]
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	681b      	ldr	r3, [r3, #0]
 8006dc4:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8006dc8:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	2201      	movs	r2, #1
 8006dce:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8006dd2:	69fb      	ldr	r3, [r7, #28]
 8006dd4:	f003 0302 	and.w	r3, r3, #2
 8006dd8:	2b00      	cmp	r3, #0
 8006dda:	d104      	bne.n	8006de6 <HAL_SPI_IRQHandler+0x17e>
 8006ddc:	69fb      	ldr	r3, [r7, #28]
 8006dde:	f003 0301 	and.w	r3, r3, #1
 8006de2:	2b00      	cmp	r3, #0
 8006de4:	d034      	beq.n	8006e50 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	681b      	ldr	r3, [r3, #0]
 8006dea:	685a      	ldr	r2, [r3, #4]
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	681b      	ldr	r3, [r3, #0]
 8006df0:	f022 0203 	bic.w	r2, r2, #3
 8006df4:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006dfa:	2b00      	cmp	r3, #0
 8006dfc:	d011      	beq.n	8006e22 <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006e02:	4a18      	ldr	r2, [pc, #96]	@ (8006e64 <HAL_SPI_IRQHandler+0x1fc>)
 8006e04:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006e0a:	4618      	mov	r0, r3
 8006e0c:	f7fd faf0 	bl	80043f0 <HAL_DMA_Abort_IT>
 8006e10:	4603      	mov	r3, r0
 8006e12:	2b00      	cmp	r3, #0
 8006e14:	d005      	beq.n	8006e22 <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006e1a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	661a      	str	r2, [r3, #96]	@ 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006e26:	2b00      	cmp	r3, #0
 8006e28:	d016      	beq.n	8006e58 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006e2e:	4a0d      	ldr	r2, [pc, #52]	@ (8006e64 <HAL_SPI_IRQHandler+0x1fc>)
 8006e30:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006e36:	4618      	mov	r0, r3
 8006e38:	f7fd fada 	bl	80043f0 <HAL_DMA_Abort_IT>
 8006e3c:	4603      	mov	r3, r0
 8006e3e:	2b00      	cmp	r3, #0
 8006e40:	d00a      	beq.n	8006e58 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006e46:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	661a      	str	r2, [r3, #96]	@ 0x60
        if (hspi->hdmatx != NULL)
 8006e4e:	e003      	b.n	8006e58 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8006e50:	6878      	ldr	r0, [r7, #4]
 8006e52:	f7fb f8ab 	bl	8001fac <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8006e56:	e000      	b.n	8006e5a <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 8006e58:	bf00      	nop
    return;
 8006e5a:	bf00      	nop
  }
}
 8006e5c:	3720      	adds	r7, #32
 8006e5e:	46bd      	mov	sp, r7
 8006e60:	bd80      	pop	{r7, pc}
 8006e62:	bf00      	nop
 8006e64:	08007055 	.word	0x08007055

08006e68 <HAL_SPI_RxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8006e68:	b480      	push	{r7}
 8006e6a:	b083      	sub	sp, #12
 8006e6c:	af00      	add	r7, sp, #0
 8006e6e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 8006e70:	bf00      	nop
 8006e72:	370c      	adds	r7, #12
 8006e74:	46bd      	mov	sp, r7
 8006e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e7a:	4770      	bx	lr

08006e7c <HAL_SPI_RxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8006e7c:	b480      	push	{r7}
 8006e7e:	b083      	sub	sp, #12
 8006e80:	af00      	add	r7, sp, #0
 8006e82:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxHalfCpltCallback() should be implemented in the user file
   */
}
 8006e84:	bf00      	nop
 8006e86:	370c      	adds	r7, #12
 8006e88:	46bd      	mov	sp, r7
 8006e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e8e:	4770      	bx	lr

08006e90 <HAL_SPI_TxRxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8006e90:	b480      	push	{r7}
 8006e92:	b083      	sub	sp, #12
 8006e94:	af00      	add	r7, sp, #0
 8006e96:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxHalfCpltCallback() should be implemented in the user file
   */
}
 8006e98:	bf00      	nop
 8006e9a:	370c      	adds	r7, #12
 8006e9c:	46bd      	mov	sp, r7
 8006e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ea2:	4770      	bx	lr

08006ea4 <SPI_DMAReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8006ea4:	b580      	push	{r7, lr}
 8006ea6:	b084      	sub	sp, #16
 8006ea8:	af00      	add	r7, sp, #0
 8006eaa:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006eb0:	60fb      	str	r3, [r7, #12]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006eb2:	f7fb fc6f 	bl	8002794 <HAL_GetTick>
 8006eb6:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	681b      	ldr	r3, [r3, #0]
 8006ebc:	681b      	ldr	r3, [r3, #0]
 8006ebe:	f003 0320 	and.w	r3, r3, #32
 8006ec2:	2b20      	cmp	r3, #32
 8006ec4:	d03c      	beq.n	8006f40 <SPI_DMAReceiveCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8006ec6:	68fb      	ldr	r3, [r7, #12]
 8006ec8:	681b      	ldr	r3, [r3, #0]
 8006eca:	685a      	ldr	r2, [r3, #4]
 8006ecc:	68fb      	ldr	r3, [r7, #12]
 8006ece:	681b      	ldr	r3, [r3, #0]
 8006ed0:	f022 0220 	bic.w	r2, r2, #32
 8006ed4:	605a      	str	r2, [r3, #4]
      }
    }
#endif /* USE_SPI_CRC */

    /* Check if we are in Master RX 2 line mode */
    if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 8006ed6:	68fb      	ldr	r3, [r7, #12]
 8006ed8:	689b      	ldr	r3, [r3, #8]
 8006eda:	2b00      	cmp	r3, #0
 8006edc:	d10d      	bne.n	8006efa <SPI_DMAReceiveCplt+0x56>
 8006ede:	68fb      	ldr	r3, [r7, #12]
 8006ee0:	685b      	ldr	r3, [r3, #4]
 8006ee2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006ee6:	d108      	bne.n	8006efa <SPI_DMAReceiveCplt+0x56>
    {
      /* Disable Rx/Tx DMA Request (done by default to handle the case master rx direction 2 lines) */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8006ee8:	68fb      	ldr	r3, [r7, #12]
 8006eea:	681b      	ldr	r3, [r3, #0]
 8006eec:	685a      	ldr	r2, [r3, #4]
 8006eee:	68fb      	ldr	r3, [r7, #12]
 8006ef0:	681b      	ldr	r3, [r3, #0]
 8006ef2:	f022 0203 	bic.w	r2, r2, #3
 8006ef6:	605a      	str	r2, [r3, #4]
 8006ef8:	e007      	b.n	8006f0a <SPI_DMAReceiveCplt+0x66>
    }
    else
    {
      /* Normal case */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8006efa:	68fb      	ldr	r3, [r7, #12]
 8006efc:	681b      	ldr	r3, [r3, #0]
 8006efe:	685a      	ldr	r2, [r3, #4]
 8006f00:	68fb      	ldr	r3, [r7, #12]
 8006f02:	681b      	ldr	r3, [r3, #0]
 8006f04:	f022 0201 	bic.w	r2, r2, #1
 8006f08:	605a      	str	r2, [r3, #4]
    }

    /* Check the end of the transaction */
    if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8006f0a:	68ba      	ldr	r2, [r7, #8]
 8006f0c:	2164      	movs	r1, #100	@ 0x64
 8006f0e:	68f8      	ldr	r0, [r7, #12]
 8006f10:	f000 f9d4 	bl	80072bc <SPI_EndRxTransaction>
 8006f14:	4603      	mov	r3, r0
 8006f16:	2b00      	cmp	r3, #0
 8006f18:	d002      	beq.n	8006f20 <SPI_DMAReceiveCplt+0x7c>
    {
      hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006f1a:	68fb      	ldr	r3, [r7, #12]
 8006f1c:	2220      	movs	r2, #32
 8006f1e:	661a      	str	r2, [r3, #96]	@ 0x60
    }

    hspi->RxXferCount = 0U;
 8006f20:	68fb      	ldr	r3, [r7, #12]
 8006f22:	2200      	movs	r2, #0
 8006f24:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
    hspi->State = HAL_SPI_STATE_READY;
 8006f28:	68fb      	ldr	r3, [r7, #12]
 8006f2a:	2201      	movs	r2, #1
 8006f2c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006f30:	68fb      	ldr	r3, [r7, #12]
 8006f32:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006f34:	2b00      	cmp	r3, #0
 8006f36:	d003      	beq.n	8006f40 <SPI_DMAReceiveCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8006f38:	68f8      	ldr	r0, [r7, #12]
 8006f3a:	f7fb f837 	bl	8001fac <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8006f3e:	e002      	b.n	8006f46 <SPI_DMAReceiveCplt+0xa2>
  }
  /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxCpltCallback(hspi);
#else
  HAL_SPI_RxCpltCallback(hspi);
 8006f40:	68f8      	ldr	r0, [r7, #12]
 8006f42:	f7ff ff91 	bl	8006e68 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8006f46:	3710      	adds	r7, #16
 8006f48:	46bd      	mov	sp, r7
 8006f4a:	bd80      	pop	{r7, pc}

08006f4c <SPI_DMATransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8006f4c:	b580      	push	{r7, lr}
 8006f4e:	b084      	sub	sp, #16
 8006f50:	af00      	add	r7, sp, #0
 8006f52:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006f58:	60fb      	str	r3, [r7, #12]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006f5a:	f7fb fc1b 	bl	8002794 <HAL_GetTick>
 8006f5e:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	681b      	ldr	r3, [r3, #0]
 8006f64:	681b      	ldr	r3, [r3, #0]
 8006f66:	f003 0320 	and.w	r3, r3, #32
 8006f6a:	2b20      	cmp	r3, #32
 8006f6c:	d030      	beq.n	8006fd0 <SPI_DMATransmitReceiveCplt+0x84>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8006f6e:	68fb      	ldr	r3, [r7, #12]
 8006f70:	681b      	ldr	r3, [r3, #0]
 8006f72:	685a      	ldr	r2, [r3, #4]
 8006f74:	68fb      	ldr	r3, [r7, #12]
 8006f76:	681b      	ldr	r3, [r3, #0]
 8006f78:	f022 0220 	bic.w	r2, r2, #32
 8006f7c:	605a      	str	r2, [r3, #4]
      }
    }
#endif /* USE_SPI_CRC */

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8006f7e:	68ba      	ldr	r2, [r7, #8]
 8006f80:	2164      	movs	r1, #100	@ 0x64
 8006f82:	68f8      	ldr	r0, [r7, #12]
 8006f84:	f000 f9f2 	bl	800736c <SPI_EndRxTxTransaction>
 8006f88:	4603      	mov	r3, r0
 8006f8a:	2b00      	cmp	r3, #0
 8006f8c:	d005      	beq.n	8006f9a <SPI_DMATransmitReceiveCplt+0x4e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006f8e:	68fb      	ldr	r3, [r7, #12]
 8006f90:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006f92:	f043 0220 	orr.w	r2, r3, #32
 8006f96:	68fb      	ldr	r3, [r7, #12]
 8006f98:	661a      	str	r2, [r3, #96]	@ 0x60
    }

    /* Disable Rx/Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8006f9a:	68fb      	ldr	r3, [r7, #12]
 8006f9c:	681b      	ldr	r3, [r3, #0]
 8006f9e:	685a      	ldr	r2, [r3, #4]
 8006fa0:	68fb      	ldr	r3, [r7, #12]
 8006fa2:	681b      	ldr	r3, [r3, #0]
 8006fa4:	f022 0203 	bic.w	r2, r2, #3
 8006fa8:	605a      	str	r2, [r3, #4]

    hspi->TxXferCount = 0U;
 8006faa:	68fb      	ldr	r3, [r7, #12]
 8006fac:	2200      	movs	r2, #0
 8006fae:	87da      	strh	r2, [r3, #62]	@ 0x3e
    hspi->RxXferCount = 0U;
 8006fb0:	68fb      	ldr	r3, [r7, #12]
 8006fb2:	2200      	movs	r2, #0
 8006fb4:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
    hspi->State = HAL_SPI_STATE_READY;
 8006fb8:	68fb      	ldr	r3, [r7, #12]
 8006fba:	2201      	movs	r2, #1
 8006fbc:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006fc0:	68fb      	ldr	r3, [r7, #12]
 8006fc2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006fc4:	2b00      	cmp	r3, #0
 8006fc6:	d003      	beq.n	8006fd0 <SPI_DMATransmitReceiveCplt+0x84>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8006fc8:	68f8      	ldr	r0, [r7, #12]
 8006fca:	f7fa ffef 	bl	8001fac <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8006fce:	e002      	b.n	8006fd6 <SPI_DMATransmitReceiveCplt+0x8a>
  }
  /* Call user TxRx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxCpltCallback(hspi);
#else
  HAL_SPI_TxRxCpltCallback(hspi);
 8006fd0:	68f8      	ldr	r0, [r7, #12]
 8006fd2:	f7fa ffcd 	bl	8001f70 <HAL_SPI_TxRxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8006fd6:	3710      	adds	r7, #16
 8006fd8:	46bd      	mov	sp, r7
 8006fda:	bd80      	pop	{r7, pc}

08006fdc <SPI_DMAHalfReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8006fdc:	b580      	push	{r7, lr}
 8006fde:	b084      	sub	sp, #16
 8006fe0:	af00      	add	r7, sp, #0
 8006fe2:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006fe8:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxHalfCpltCallback(hspi);
#else
  HAL_SPI_RxHalfCpltCallback(hspi);
 8006fea:	68f8      	ldr	r0, [r7, #12]
 8006fec:	f7ff ff46 	bl	8006e7c <HAL_SPI_RxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8006ff0:	bf00      	nop
 8006ff2:	3710      	adds	r7, #16
 8006ff4:	46bd      	mov	sp, r7
 8006ff6:	bd80      	pop	{r7, pc}

08006ff8 <SPI_DMAHalfTransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8006ff8:	b580      	push	{r7, lr}
 8006ffa:	b084      	sub	sp, #16
 8006ffc:	af00      	add	r7, sp, #0
 8006ffe:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007004:	60fb      	str	r3, [r7, #12]

  /* Call user TxRx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxRxHalfCpltCallback(hspi);
 8007006:	68f8      	ldr	r0, [r7, #12]
 8007008:	f7ff ff42 	bl	8006e90 <HAL_SPI_TxRxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800700c:	bf00      	nop
 800700e:	3710      	adds	r7, #16
 8007010:	46bd      	mov	sp, r7
 8007012:	bd80      	pop	{r7, pc}

08007014 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 8007014:	b580      	push	{r7, lr}
 8007016:	b084      	sub	sp, #16
 8007018:	af00      	add	r7, sp, #0
 800701a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007020:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8007022:	68fb      	ldr	r3, [r7, #12]
 8007024:	681b      	ldr	r3, [r3, #0]
 8007026:	685a      	ldr	r2, [r3, #4]
 8007028:	68fb      	ldr	r3, [r7, #12]
 800702a:	681b      	ldr	r3, [r3, #0]
 800702c:	f022 0203 	bic.w	r2, r2, #3
 8007030:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8007032:	68fb      	ldr	r3, [r7, #12]
 8007034:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007036:	f043 0210 	orr.w	r2, r3, #16
 800703a:	68fb      	ldr	r3, [r7, #12]
 800703c:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State = HAL_SPI_STATE_READY;
 800703e:	68fb      	ldr	r3, [r7, #12]
 8007040:	2201      	movs	r2, #1
 8007042:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8007046:	68f8      	ldr	r0, [r7, #12]
 8007048:	f7fa ffb0 	bl	8001fac <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800704c:	bf00      	nop
 800704e:	3710      	adds	r7, #16
 8007050:	46bd      	mov	sp, r7
 8007052:	bd80      	pop	{r7, pc}

08007054 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007054:	b580      	push	{r7, lr}
 8007056:	b084      	sub	sp, #16
 8007058:	af00      	add	r7, sp, #0
 800705a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007060:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8007062:	68fb      	ldr	r3, [r7, #12]
 8007064:	2200      	movs	r2, #0
 8007066:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxXferCount = 0U;
 800706a:	68fb      	ldr	r3, [r7, #12]
 800706c:	2200      	movs	r2, #0
 800706e:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8007070:	68f8      	ldr	r0, [r7, #12]
 8007072:	f7fa ff9b 	bl	8001fac <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8007076:	bf00      	nop
 8007078:	3710      	adds	r7, #16
 800707a:	46bd      	mov	sp, r7
 800707c:	bd80      	pop	{r7, pc}
	...

08007080 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8007080:	b580      	push	{r7, lr}
 8007082:	b088      	sub	sp, #32
 8007084:	af00      	add	r7, sp, #0
 8007086:	60f8      	str	r0, [r7, #12]
 8007088:	60b9      	str	r1, [r7, #8]
 800708a:	603b      	str	r3, [r7, #0]
 800708c:	4613      	mov	r3, r2
 800708e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8007090:	f7fb fb80 	bl	8002794 <HAL_GetTick>
 8007094:	4602      	mov	r2, r0
 8007096:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007098:	1a9b      	subs	r3, r3, r2
 800709a:	683a      	ldr	r2, [r7, #0]
 800709c:	4413      	add	r3, r2
 800709e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80070a0:	f7fb fb78 	bl	8002794 <HAL_GetTick>
 80070a4:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80070a6:	4b39      	ldr	r3, [pc, #228]	@ (800718c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80070a8:	681b      	ldr	r3, [r3, #0]
 80070aa:	015b      	lsls	r3, r3, #5
 80070ac:	0d1b      	lsrs	r3, r3, #20
 80070ae:	69fa      	ldr	r2, [r7, #28]
 80070b0:	fb02 f303 	mul.w	r3, r2, r3
 80070b4:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80070b6:	e054      	b.n	8007162 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80070b8:	683b      	ldr	r3, [r7, #0]
 80070ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 80070be:	d050      	beq.n	8007162 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80070c0:	f7fb fb68 	bl	8002794 <HAL_GetTick>
 80070c4:	4602      	mov	r2, r0
 80070c6:	69bb      	ldr	r3, [r7, #24]
 80070c8:	1ad3      	subs	r3, r2, r3
 80070ca:	69fa      	ldr	r2, [r7, #28]
 80070cc:	429a      	cmp	r2, r3
 80070ce:	d902      	bls.n	80070d6 <SPI_WaitFlagStateUntilTimeout+0x56>
 80070d0:	69fb      	ldr	r3, [r7, #28]
 80070d2:	2b00      	cmp	r3, #0
 80070d4:	d13d      	bne.n	8007152 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80070d6:	68fb      	ldr	r3, [r7, #12]
 80070d8:	681b      	ldr	r3, [r3, #0]
 80070da:	685a      	ldr	r2, [r3, #4]
 80070dc:	68fb      	ldr	r3, [r7, #12]
 80070de:	681b      	ldr	r3, [r3, #0]
 80070e0:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80070e4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80070e6:	68fb      	ldr	r3, [r7, #12]
 80070e8:	685b      	ldr	r3, [r3, #4]
 80070ea:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80070ee:	d111      	bne.n	8007114 <SPI_WaitFlagStateUntilTimeout+0x94>
 80070f0:	68fb      	ldr	r3, [r7, #12]
 80070f2:	689b      	ldr	r3, [r3, #8]
 80070f4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80070f8:	d004      	beq.n	8007104 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80070fa:	68fb      	ldr	r3, [r7, #12]
 80070fc:	689b      	ldr	r3, [r3, #8]
 80070fe:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007102:	d107      	bne.n	8007114 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8007104:	68fb      	ldr	r3, [r7, #12]
 8007106:	681b      	ldr	r3, [r3, #0]
 8007108:	681a      	ldr	r2, [r3, #0]
 800710a:	68fb      	ldr	r3, [r7, #12]
 800710c:	681b      	ldr	r3, [r3, #0]
 800710e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007112:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007114:	68fb      	ldr	r3, [r7, #12]
 8007116:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007118:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800711c:	d10f      	bne.n	800713e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800711e:	68fb      	ldr	r3, [r7, #12]
 8007120:	681b      	ldr	r3, [r3, #0]
 8007122:	681a      	ldr	r2, [r3, #0]
 8007124:	68fb      	ldr	r3, [r7, #12]
 8007126:	681b      	ldr	r3, [r3, #0]
 8007128:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800712c:	601a      	str	r2, [r3, #0]
 800712e:	68fb      	ldr	r3, [r7, #12]
 8007130:	681b      	ldr	r3, [r3, #0]
 8007132:	681a      	ldr	r2, [r3, #0]
 8007134:	68fb      	ldr	r3, [r7, #12]
 8007136:	681b      	ldr	r3, [r3, #0]
 8007138:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800713c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800713e:	68fb      	ldr	r3, [r7, #12]
 8007140:	2201      	movs	r2, #1
 8007142:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8007146:	68fb      	ldr	r3, [r7, #12]
 8007148:	2200      	movs	r2, #0
 800714a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800714e:	2303      	movs	r3, #3
 8007150:	e017      	b.n	8007182 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8007152:	697b      	ldr	r3, [r7, #20]
 8007154:	2b00      	cmp	r3, #0
 8007156:	d101      	bne.n	800715c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8007158:	2300      	movs	r3, #0
 800715a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800715c:	697b      	ldr	r3, [r7, #20]
 800715e:	3b01      	subs	r3, #1
 8007160:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007162:	68fb      	ldr	r3, [r7, #12]
 8007164:	681b      	ldr	r3, [r3, #0]
 8007166:	689a      	ldr	r2, [r3, #8]
 8007168:	68bb      	ldr	r3, [r7, #8]
 800716a:	4013      	ands	r3, r2
 800716c:	68ba      	ldr	r2, [r7, #8]
 800716e:	429a      	cmp	r2, r3
 8007170:	bf0c      	ite	eq
 8007172:	2301      	moveq	r3, #1
 8007174:	2300      	movne	r3, #0
 8007176:	b2db      	uxtb	r3, r3
 8007178:	461a      	mov	r2, r3
 800717a:	79fb      	ldrb	r3, [r7, #7]
 800717c:	429a      	cmp	r2, r3
 800717e:	d19b      	bne.n	80070b8 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8007180:	2300      	movs	r3, #0
}
 8007182:	4618      	mov	r0, r3
 8007184:	3720      	adds	r7, #32
 8007186:	46bd      	mov	sp, r7
 8007188:	bd80      	pop	{r7, pc}
 800718a:	bf00      	nop
 800718c:	2000016c 	.word	0x2000016c

08007190 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8007190:	b580      	push	{r7, lr}
 8007192:	b08a      	sub	sp, #40	@ 0x28
 8007194:	af00      	add	r7, sp, #0
 8007196:	60f8      	str	r0, [r7, #12]
 8007198:	60b9      	str	r1, [r7, #8]
 800719a:	607a      	str	r2, [r7, #4]
 800719c:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800719e:	2300      	movs	r3, #0
 80071a0:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 80071a2:	f7fb faf7 	bl	8002794 <HAL_GetTick>
 80071a6:	4602      	mov	r2, r0
 80071a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80071aa:	1a9b      	subs	r3, r3, r2
 80071ac:	683a      	ldr	r2, [r7, #0]
 80071ae:	4413      	add	r3, r2
 80071b0:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 80071b2:	f7fb faef 	bl	8002794 <HAL_GetTick>
 80071b6:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 80071b8:	68fb      	ldr	r3, [r7, #12]
 80071ba:	681b      	ldr	r3, [r3, #0]
 80071bc:	330c      	adds	r3, #12
 80071be:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80071c0:	4b3d      	ldr	r3, [pc, #244]	@ (80072b8 <SPI_WaitFifoStateUntilTimeout+0x128>)
 80071c2:	681a      	ldr	r2, [r3, #0]
 80071c4:	4613      	mov	r3, r2
 80071c6:	009b      	lsls	r3, r3, #2
 80071c8:	4413      	add	r3, r2
 80071ca:	00da      	lsls	r2, r3, #3
 80071cc:	1ad3      	subs	r3, r2, r3
 80071ce:	0d1b      	lsrs	r3, r3, #20
 80071d0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80071d2:	fb02 f303 	mul.w	r3, r2, r3
 80071d6:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 80071d8:	e060      	b.n	800729c <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80071da:	68bb      	ldr	r3, [r7, #8]
 80071dc:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 80071e0:	d107      	bne.n	80071f2 <SPI_WaitFifoStateUntilTimeout+0x62>
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	2b00      	cmp	r3, #0
 80071e6:	d104      	bne.n	80071f2 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 80071e8:	69fb      	ldr	r3, [r7, #28]
 80071ea:	781b      	ldrb	r3, [r3, #0]
 80071ec:	b2db      	uxtb	r3, r3
 80071ee:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 80071f0:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 80071f2:	683b      	ldr	r3, [r7, #0]
 80071f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80071f8:	d050      	beq.n	800729c <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80071fa:	f7fb facb 	bl	8002794 <HAL_GetTick>
 80071fe:	4602      	mov	r2, r0
 8007200:	6a3b      	ldr	r3, [r7, #32]
 8007202:	1ad3      	subs	r3, r2, r3
 8007204:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007206:	429a      	cmp	r2, r3
 8007208:	d902      	bls.n	8007210 <SPI_WaitFifoStateUntilTimeout+0x80>
 800720a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800720c:	2b00      	cmp	r3, #0
 800720e:	d13d      	bne.n	800728c <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8007210:	68fb      	ldr	r3, [r7, #12]
 8007212:	681b      	ldr	r3, [r3, #0]
 8007214:	685a      	ldr	r2, [r3, #4]
 8007216:	68fb      	ldr	r3, [r7, #12]
 8007218:	681b      	ldr	r3, [r3, #0]
 800721a:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800721e:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007220:	68fb      	ldr	r3, [r7, #12]
 8007222:	685b      	ldr	r3, [r3, #4]
 8007224:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007228:	d111      	bne.n	800724e <SPI_WaitFifoStateUntilTimeout+0xbe>
 800722a:	68fb      	ldr	r3, [r7, #12]
 800722c:	689b      	ldr	r3, [r3, #8]
 800722e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007232:	d004      	beq.n	800723e <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007234:	68fb      	ldr	r3, [r7, #12]
 8007236:	689b      	ldr	r3, [r3, #8]
 8007238:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800723c:	d107      	bne.n	800724e <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800723e:	68fb      	ldr	r3, [r7, #12]
 8007240:	681b      	ldr	r3, [r3, #0]
 8007242:	681a      	ldr	r2, [r3, #0]
 8007244:	68fb      	ldr	r3, [r7, #12]
 8007246:	681b      	ldr	r3, [r3, #0]
 8007248:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800724c:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800724e:	68fb      	ldr	r3, [r7, #12]
 8007250:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007252:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007256:	d10f      	bne.n	8007278 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8007258:	68fb      	ldr	r3, [r7, #12]
 800725a:	681b      	ldr	r3, [r3, #0]
 800725c:	681a      	ldr	r2, [r3, #0]
 800725e:	68fb      	ldr	r3, [r7, #12]
 8007260:	681b      	ldr	r3, [r3, #0]
 8007262:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8007266:	601a      	str	r2, [r3, #0]
 8007268:	68fb      	ldr	r3, [r7, #12]
 800726a:	681b      	ldr	r3, [r3, #0]
 800726c:	681a      	ldr	r2, [r3, #0]
 800726e:	68fb      	ldr	r3, [r7, #12]
 8007270:	681b      	ldr	r3, [r3, #0]
 8007272:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8007276:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8007278:	68fb      	ldr	r3, [r7, #12]
 800727a:	2201      	movs	r2, #1
 800727c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8007280:	68fb      	ldr	r3, [r7, #12]
 8007282:	2200      	movs	r2, #0
 8007284:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8007288:	2303      	movs	r3, #3
 800728a:	e010      	b.n	80072ae <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800728c:	69bb      	ldr	r3, [r7, #24]
 800728e:	2b00      	cmp	r3, #0
 8007290:	d101      	bne.n	8007296 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8007292:	2300      	movs	r3, #0
 8007294:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8007296:	69bb      	ldr	r3, [r7, #24]
 8007298:	3b01      	subs	r3, #1
 800729a:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 800729c:	68fb      	ldr	r3, [r7, #12]
 800729e:	681b      	ldr	r3, [r3, #0]
 80072a0:	689a      	ldr	r2, [r3, #8]
 80072a2:	68bb      	ldr	r3, [r7, #8]
 80072a4:	4013      	ands	r3, r2
 80072a6:	687a      	ldr	r2, [r7, #4]
 80072a8:	429a      	cmp	r2, r3
 80072aa:	d196      	bne.n	80071da <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 80072ac:	2300      	movs	r3, #0
}
 80072ae:	4618      	mov	r0, r3
 80072b0:	3728      	adds	r7, #40	@ 0x28
 80072b2:	46bd      	mov	sp, r7
 80072b4:	bd80      	pop	{r7, pc}
 80072b6:	bf00      	nop
 80072b8:	2000016c 	.word	0x2000016c

080072bc <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80072bc:	b580      	push	{r7, lr}
 80072be:	b086      	sub	sp, #24
 80072c0:	af02      	add	r7, sp, #8
 80072c2:	60f8      	str	r0, [r7, #12]
 80072c4:	60b9      	str	r1, [r7, #8]
 80072c6:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80072c8:	68fb      	ldr	r3, [r7, #12]
 80072ca:	685b      	ldr	r3, [r3, #4]
 80072cc:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80072d0:	d111      	bne.n	80072f6 <SPI_EndRxTransaction+0x3a>
 80072d2:	68fb      	ldr	r3, [r7, #12]
 80072d4:	689b      	ldr	r3, [r3, #8]
 80072d6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80072da:	d004      	beq.n	80072e6 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80072dc:	68fb      	ldr	r3, [r7, #12]
 80072de:	689b      	ldr	r3, [r3, #8]
 80072e0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80072e4:	d107      	bne.n	80072f6 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80072e6:	68fb      	ldr	r3, [r7, #12]
 80072e8:	681b      	ldr	r3, [r3, #0]
 80072ea:	681a      	ldr	r2, [r3, #0]
 80072ec:	68fb      	ldr	r3, [r7, #12]
 80072ee:	681b      	ldr	r3, [r3, #0]
 80072f0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80072f4:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	9300      	str	r3, [sp, #0]
 80072fa:	68bb      	ldr	r3, [r7, #8]
 80072fc:	2200      	movs	r2, #0
 80072fe:	2180      	movs	r1, #128	@ 0x80
 8007300:	68f8      	ldr	r0, [r7, #12]
 8007302:	f7ff febd 	bl	8007080 <SPI_WaitFlagStateUntilTimeout>
 8007306:	4603      	mov	r3, r0
 8007308:	2b00      	cmp	r3, #0
 800730a:	d007      	beq.n	800731c <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800730c:	68fb      	ldr	r3, [r7, #12]
 800730e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007310:	f043 0220 	orr.w	r2, r3, #32
 8007314:	68fb      	ldr	r3, [r7, #12]
 8007316:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8007318:	2303      	movs	r3, #3
 800731a:	e023      	b.n	8007364 <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800731c:	68fb      	ldr	r3, [r7, #12]
 800731e:	685b      	ldr	r3, [r3, #4]
 8007320:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007324:	d11d      	bne.n	8007362 <SPI_EndRxTransaction+0xa6>
 8007326:	68fb      	ldr	r3, [r7, #12]
 8007328:	689b      	ldr	r3, [r3, #8]
 800732a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800732e:	d004      	beq.n	800733a <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007330:	68fb      	ldr	r3, [r7, #12]
 8007332:	689b      	ldr	r3, [r3, #8]
 8007334:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007338:	d113      	bne.n	8007362 <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	9300      	str	r3, [sp, #0]
 800733e:	68bb      	ldr	r3, [r7, #8]
 8007340:	2200      	movs	r2, #0
 8007342:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8007346:	68f8      	ldr	r0, [r7, #12]
 8007348:	f7ff ff22 	bl	8007190 <SPI_WaitFifoStateUntilTimeout>
 800734c:	4603      	mov	r3, r0
 800734e:	2b00      	cmp	r3, #0
 8007350:	d007      	beq.n	8007362 <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007352:	68fb      	ldr	r3, [r7, #12]
 8007354:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007356:	f043 0220 	orr.w	r2, r3, #32
 800735a:	68fb      	ldr	r3, [r7, #12]
 800735c:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 800735e:	2303      	movs	r3, #3
 8007360:	e000      	b.n	8007364 <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 8007362:	2300      	movs	r3, #0
}
 8007364:	4618      	mov	r0, r3
 8007366:	3710      	adds	r7, #16
 8007368:	46bd      	mov	sp, r7
 800736a:	bd80      	pop	{r7, pc}

0800736c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800736c:	b580      	push	{r7, lr}
 800736e:	b086      	sub	sp, #24
 8007370:	af02      	add	r7, sp, #8
 8007372:	60f8      	str	r0, [r7, #12]
 8007374:	60b9      	str	r1, [r7, #8]
 8007376:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	9300      	str	r3, [sp, #0]
 800737c:	68bb      	ldr	r3, [r7, #8]
 800737e:	2200      	movs	r2, #0
 8007380:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8007384:	68f8      	ldr	r0, [r7, #12]
 8007386:	f7ff ff03 	bl	8007190 <SPI_WaitFifoStateUntilTimeout>
 800738a:	4603      	mov	r3, r0
 800738c:	2b00      	cmp	r3, #0
 800738e:	d007      	beq.n	80073a0 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007390:	68fb      	ldr	r3, [r7, #12]
 8007392:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007394:	f043 0220 	orr.w	r2, r3, #32
 8007398:	68fb      	ldr	r3, [r7, #12]
 800739a:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800739c:	2303      	movs	r3, #3
 800739e:	e027      	b.n	80073f0 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	9300      	str	r3, [sp, #0]
 80073a4:	68bb      	ldr	r3, [r7, #8]
 80073a6:	2200      	movs	r2, #0
 80073a8:	2180      	movs	r1, #128	@ 0x80
 80073aa:	68f8      	ldr	r0, [r7, #12]
 80073ac:	f7ff fe68 	bl	8007080 <SPI_WaitFlagStateUntilTimeout>
 80073b0:	4603      	mov	r3, r0
 80073b2:	2b00      	cmp	r3, #0
 80073b4:	d007      	beq.n	80073c6 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80073b6:	68fb      	ldr	r3, [r7, #12]
 80073b8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80073ba:	f043 0220 	orr.w	r2, r3, #32
 80073be:	68fb      	ldr	r3, [r7, #12]
 80073c0:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80073c2:	2303      	movs	r3, #3
 80073c4:	e014      	b.n	80073f0 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	9300      	str	r3, [sp, #0]
 80073ca:	68bb      	ldr	r3, [r7, #8]
 80073cc:	2200      	movs	r2, #0
 80073ce:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 80073d2:	68f8      	ldr	r0, [r7, #12]
 80073d4:	f7ff fedc 	bl	8007190 <SPI_WaitFifoStateUntilTimeout>
 80073d8:	4603      	mov	r3, r0
 80073da:	2b00      	cmp	r3, #0
 80073dc:	d007      	beq.n	80073ee <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80073de:	68fb      	ldr	r3, [r7, #12]
 80073e0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80073e2:	f043 0220 	orr.w	r2, r3, #32
 80073e6:	68fb      	ldr	r3, [r7, #12]
 80073e8:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80073ea:	2303      	movs	r3, #3
 80073ec:	e000      	b.n	80073f0 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 80073ee:	2300      	movs	r3, #0
}
 80073f0:	4618      	mov	r0, r3
 80073f2:	3710      	adds	r7, #16
 80073f4:	46bd      	mov	sp, r7
 80073f6:	bd80      	pop	{r7, pc}

080073f8 <SPI_AbortRx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_AbortRx_ISR(SPI_HandleTypeDef *hspi)
{
 80073f8:	b580      	push	{r7, lr}
 80073fa:	b086      	sub	sp, #24
 80073fc:	af02      	add	r7, sp, #8
 80073fe:	6078      	str	r0, [r7, #4]
  __IO uint32_t count;

  /* Disable SPI Peripheral */
  __HAL_SPI_DISABLE(hspi);
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	681b      	ldr	r3, [r3, #0]
 8007404:	681a      	ldr	r2, [r3, #0]
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	681b      	ldr	r3, [r3, #0]
 800740a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800740e:	601a      	str	r2, [r3, #0]

  count = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 8007410:	4b27      	ldr	r3, [pc, #156]	@ (80074b0 <SPI_AbortRx_ISR+0xb8>)
 8007412:	681b      	ldr	r3, [r3, #0]
 8007414:	4a27      	ldr	r2, [pc, #156]	@ (80074b4 <SPI_AbortRx_ISR+0xbc>)
 8007416:	fba2 2303 	umull	r2, r3, r2, r3
 800741a:	0a5b      	lsrs	r3, r3, #9
 800741c:	2264      	movs	r2, #100	@ 0x64
 800741e:	fb02 f303 	mul.w	r3, r2, r3
 8007422:	60fb      	str	r3, [r7, #12]

  /* Disable RXNEIE interrupt */
  CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_RXNEIE));
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	681b      	ldr	r3, [r3, #0]
 8007428:	685a      	ldr	r2, [r3, #4]
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	681b      	ldr	r3, [r3, #0]
 800742e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007432:	605a      	str	r2, [r3, #4]

  /* Check RXNEIE is disabled */
  do
  {
    if (count == 0U)
 8007434:	68fb      	ldr	r3, [r7, #12]
 8007436:	2b00      	cmp	r3, #0
 8007438:	d106      	bne.n	8007448 <SPI_AbortRx_ISR+0x50>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800743e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	661a      	str	r2, [r3, #96]	@ 0x60
      break;
 8007446:	e009      	b.n	800745c <SPI_AbortRx_ISR+0x64>
    }
    count--;
 8007448:	68fb      	ldr	r3, [r7, #12]
 800744a:	3b01      	subs	r3, #1
 800744c:	60fb      	str	r3, [r7, #12]
  } while (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_RXNEIE));
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	681b      	ldr	r3, [r3, #0]
 8007452:	685b      	ldr	r3, [r3, #4]
 8007454:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007458:	2b40      	cmp	r3, #64	@ 0x40
 800745a:	d0eb      	beq.n	8007434 <SPI_AbortRx_ISR+0x3c>

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 800745c:	f7fb f99a 	bl	8002794 <HAL_GetTick>
 8007460:	4603      	mov	r3, r0
 8007462:	9300      	str	r3, [sp, #0]
 8007464:	2364      	movs	r3, #100	@ 0x64
 8007466:	2200      	movs	r2, #0
 8007468:	2180      	movs	r1, #128	@ 0x80
 800746a:	6878      	ldr	r0, [r7, #4]
 800746c:	f7ff fe08 	bl	8007080 <SPI_WaitFlagStateUntilTimeout>
 8007470:	4603      	mov	r3, r0
 8007472:	2b00      	cmp	r3, #0
 8007474:	d002      	beq.n	800747c <SPI_AbortRx_ISR+0x84>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	2240      	movs	r2, #64	@ 0x40
 800747a:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Empty the FRLVL fifo */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, SPI_DEFAULT_TIMEOUT,
 800747c:	f7fb f98a 	bl	8002794 <HAL_GetTick>
 8007480:	4603      	mov	r3, r0
 8007482:	9300      	str	r3, [sp, #0]
 8007484:	2364      	movs	r3, #100	@ 0x64
 8007486:	2200      	movs	r2, #0
 8007488:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800748c:	6878      	ldr	r0, [r7, #4]
 800748e:	f7ff fe7f 	bl	8007190 <SPI_WaitFifoStateUntilTimeout>
 8007492:	4603      	mov	r3, r0
 8007494:	2b00      	cmp	r3, #0
 8007496:	d002      	beq.n	800749e <SPI_AbortRx_ISR+0xa6>
                                    HAL_GetTick()) != HAL_OK)
  {
    hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	2240      	movs	r2, #64	@ 0x40
 800749c:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  hspi->State = HAL_SPI_STATE_ABORT;
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	2207      	movs	r2, #7
 80074a2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
}
 80074a6:	bf00      	nop
 80074a8:	3710      	adds	r7, #16
 80074aa:	46bd      	mov	sp, r7
 80074ac:	bd80      	pop	{r7, pc}
 80074ae:	bf00      	nop
 80074b0:	2000016c 	.word	0x2000016c
 80074b4:	057619f1 	.word	0x057619f1

080074b8 <SPI_AbortTx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_AbortTx_ISR(SPI_HandleTypeDef *hspi)
{
 80074b8:	b580      	push	{r7, lr}
 80074ba:	b086      	sub	sp, #24
 80074bc:	af02      	add	r7, sp, #8
 80074be:	6078      	str	r0, [r7, #4]
  __IO uint32_t count;

  count = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 80074c0:	4b4c      	ldr	r3, [pc, #304]	@ (80075f4 <SPI_AbortTx_ISR+0x13c>)
 80074c2:	681b      	ldr	r3, [r3, #0]
 80074c4:	4a4c      	ldr	r2, [pc, #304]	@ (80075f8 <SPI_AbortTx_ISR+0x140>)
 80074c6:	fba2 2303 	umull	r2, r3, r2, r3
 80074ca:	0a5b      	lsrs	r3, r3, #9
 80074cc:	2264      	movs	r2, #100	@ 0x64
 80074ce:	fb02 f303 	mul.w	r3, r2, r3
 80074d2:	60fb      	str	r3, [r7, #12]

  /* Disable TXEIE interrupt */
  CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXEIE));
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	681b      	ldr	r3, [r3, #0]
 80074d8:	685a      	ldr	r2, [r3, #4]
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	681b      	ldr	r3, [r3, #0]
 80074de:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80074e2:	605a      	str	r2, [r3, #4]

  /* Check TXEIE is disabled */
  do
  {
    if (count == 0U)
 80074e4:	68fb      	ldr	r3, [r7, #12]
 80074e6:	2b00      	cmp	r3, #0
 80074e8:	d106      	bne.n	80074f8 <SPI_AbortTx_ISR+0x40>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80074ee:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	661a      	str	r2, [r3, #96]	@ 0x60
      break;
 80074f6:	e009      	b.n	800750c <SPI_AbortTx_ISR+0x54>
    }
    count--;
 80074f8:	68fb      	ldr	r3, [r7, #12]
 80074fa:	3b01      	subs	r3, #1
 80074fc:	60fb      	str	r3, [r7, #12]
  } while (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_TXEIE));
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	681b      	ldr	r3, [r3, #0]
 8007502:	685b      	ldr	r3, [r3, #4]
 8007504:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007508:	2b80      	cmp	r3, #128	@ 0x80
 800750a:	d0eb      	beq.n	80074e4 <SPI_AbortTx_ISR+0x2c>

  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 800750c:	f7fb f942 	bl	8002794 <HAL_GetTick>
 8007510:	4603      	mov	r3, r0
 8007512:	461a      	mov	r2, r3
 8007514:	2164      	movs	r1, #100	@ 0x64
 8007516:	6878      	ldr	r0, [r7, #4]
 8007518:	f7ff ff28 	bl	800736c <SPI_EndRxTxTransaction>
 800751c:	4603      	mov	r3, r0
 800751e:	2b00      	cmp	r3, #0
 8007520:	d002      	beq.n	8007528 <SPI_AbortTx_ISR+0x70>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	2240      	movs	r2, #64	@ 0x40
 8007526:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Disable SPI Peripheral */
  __HAL_SPI_DISABLE(hspi);
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	681b      	ldr	r3, [r3, #0]
 800752c:	681a      	ldr	r2, [r3, #0]
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	681b      	ldr	r3, [r3, #0]
 8007532:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007536:	601a      	str	r2, [r3, #0]

  /* Empty the FRLVL fifo */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, SPI_DEFAULT_TIMEOUT,
 8007538:	f7fb f92c 	bl	8002794 <HAL_GetTick>
 800753c:	4603      	mov	r3, r0
 800753e:	9300      	str	r3, [sp, #0]
 8007540:	2364      	movs	r3, #100	@ 0x64
 8007542:	2200      	movs	r2, #0
 8007544:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8007548:	6878      	ldr	r0, [r7, #4]
 800754a:	f7ff fe21 	bl	8007190 <SPI_WaitFifoStateUntilTimeout>
 800754e:	4603      	mov	r3, r0
 8007550:	2b00      	cmp	r3, #0
 8007552:	d002      	beq.n	800755a <SPI_AbortTx_ISR+0xa2>
                                    HAL_GetTick()) != HAL_OK)
  {
    hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	2240      	movs	r2, #64	@ 0x40
 8007558:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Check case of Full-Duplex Mode and disable directly RXNEIE interrupt */
  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_RXNEIE))
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	681b      	ldr	r3, [r3, #0]
 800755e:	685b      	ldr	r3, [r3, #4]
 8007560:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007564:	2b40      	cmp	r3, #64	@ 0x40
 8007566:	d13c      	bne.n	80075e2 <SPI_AbortTx_ISR+0x12a>
  {
    /* Disable RXNEIE interrupt */
    CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_RXNEIE));
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	681b      	ldr	r3, [r3, #0]
 800756c:	685a      	ldr	r2, [r3, #4]
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	681b      	ldr	r3, [r3, #0]
 8007572:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007576:	605a      	str	r2, [r3, #4]

    /* Check RXNEIE is disabled */
    do
    {
      if (count == 0U)
 8007578:	68fb      	ldr	r3, [r7, #12]
 800757a:	2b00      	cmp	r3, #0
 800757c:	d106      	bne.n	800758c <SPI_AbortTx_ISR+0xd4>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007582:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	661a      	str	r2, [r3, #96]	@ 0x60
        break;
 800758a:	e009      	b.n	80075a0 <SPI_AbortTx_ISR+0xe8>
      }
      count--;
 800758c:	68fb      	ldr	r3, [r7, #12]
 800758e:	3b01      	subs	r3, #1
 8007590:	60fb      	str	r3, [r7, #12]
    } while (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_RXNEIE));
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	681b      	ldr	r3, [r3, #0]
 8007596:	685b      	ldr	r3, [r3, #4]
 8007598:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800759c:	2b40      	cmp	r3, #64	@ 0x40
 800759e:	d0eb      	beq.n	8007578 <SPI_AbortTx_ISR+0xc0>

    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 80075a0:	f7fb f8f8 	bl	8002794 <HAL_GetTick>
 80075a4:	4603      	mov	r3, r0
 80075a6:	9300      	str	r3, [sp, #0]
 80075a8:	2364      	movs	r3, #100	@ 0x64
 80075aa:	2200      	movs	r2, #0
 80075ac:	2180      	movs	r1, #128	@ 0x80
 80075ae:	6878      	ldr	r0, [r7, #4]
 80075b0:	f7ff fd66 	bl	8007080 <SPI_WaitFlagStateUntilTimeout>
 80075b4:	4603      	mov	r3, r0
 80075b6:	2b00      	cmp	r3, #0
 80075b8:	d002      	beq.n	80075c0 <SPI_AbortTx_ISR+0x108>
    {
      hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	2240      	movs	r2, #64	@ 0x40
 80075be:	661a      	str	r2, [r3, #96]	@ 0x60
    }

    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, SPI_DEFAULT_TIMEOUT,
 80075c0:	f7fb f8e8 	bl	8002794 <HAL_GetTick>
 80075c4:	4603      	mov	r3, r0
 80075c6:	9300      	str	r3, [sp, #0]
 80075c8:	2364      	movs	r3, #100	@ 0x64
 80075ca:	2200      	movs	r2, #0
 80075cc:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 80075d0:	6878      	ldr	r0, [r7, #4]
 80075d2:	f7ff fddd 	bl	8007190 <SPI_WaitFifoStateUntilTimeout>
 80075d6:	4603      	mov	r3, r0
 80075d8:	2b00      	cmp	r3, #0
 80075da:	d002      	beq.n	80075e2 <SPI_AbortTx_ISR+0x12a>
                                      HAL_GetTick()) != HAL_OK)
    {
      hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	2240      	movs	r2, #64	@ 0x40
 80075e0:	661a      	str	r2, [r3, #96]	@ 0x60
    }
  }
  hspi->State = HAL_SPI_STATE_ABORT;
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	2207      	movs	r2, #7
 80075e6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
}
 80075ea:	bf00      	nop
 80075ec:	3710      	adds	r7, #16
 80075ee:	46bd      	mov	sp, r7
 80075f0:	bd80      	pop	{r7, pc}
 80075f2:	bf00      	nop
 80075f4:	2000016c 	.word	0x2000016c
 80075f8:	057619f1 	.word	0x057619f1

080075fc <__cvt>:
 80075fc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007600:	ec57 6b10 	vmov	r6, r7, d0
 8007604:	2f00      	cmp	r7, #0
 8007606:	460c      	mov	r4, r1
 8007608:	4619      	mov	r1, r3
 800760a:	463b      	mov	r3, r7
 800760c:	bfbb      	ittet	lt
 800760e:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8007612:	461f      	movlt	r7, r3
 8007614:	2300      	movge	r3, #0
 8007616:	232d      	movlt	r3, #45	@ 0x2d
 8007618:	700b      	strb	r3, [r1, #0]
 800761a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800761c:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8007620:	4691      	mov	r9, r2
 8007622:	f023 0820 	bic.w	r8, r3, #32
 8007626:	bfbc      	itt	lt
 8007628:	4632      	movlt	r2, r6
 800762a:	4616      	movlt	r6, r2
 800762c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8007630:	d005      	beq.n	800763e <__cvt+0x42>
 8007632:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8007636:	d100      	bne.n	800763a <__cvt+0x3e>
 8007638:	3401      	adds	r4, #1
 800763a:	2102      	movs	r1, #2
 800763c:	e000      	b.n	8007640 <__cvt+0x44>
 800763e:	2103      	movs	r1, #3
 8007640:	ab03      	add	r3, sp, #12
 8007642:	9301      	str	r3, [sp, #4]
 8007644:	ab02      	add	r3, sp, #8
 8007646:	9300      	str	r3, [sp, #0]
 8007648:	ec47 6b10 	vmov	d0, r6, r7
 800764c:	4653      	mov	r3, sl
 800764e:	4622      	mov	r2, r4
 8007650:	f000 feda 	bl	8008408 <_dtoa_r>
 8007654:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8007658:	4605      	mov	r5, r0
 800765a:	d119      	bne.n	8007690 <__cvt+0x94>
 800765c:	f019 0f01 	tst.w	r9, #1
 8007660:	d00e      	beq.n	8007680 <__cvt+0x84>
 8007662:	eb00 0904 	add.w	r9, r0, r4
 8007666:	2200      	movs	r2, #0
 8007668:	2300      	movs	r3, #0
 800766a:	4630      	mov	r0, r6
 800766c:	4639      	mov	r1, r7
 800766e:	f7f9 fa3b 	bl	8000ae8 <__aeabi_dcmpeq>
 8007672:	b108      	cbz	r0, 8007678 <__cvt+0x7c>
 8007674:	f8cd 900c 	str.w	r9, [sp, #12]
 8007678:	2230      	movs	r2, #48	@ 0x30
 800767a:	9b03      	ldr	r3, [sp, #12]
 800767c:	454b      	cmp	r3, r9
 800767e:	d31e      	bcc.n	80076be <__cvt+0xc2>
 8007680:	9b03      	ldr	r3, [sp, #12]
 8007682:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007684:	1b5b      	subs	r3, r3, r5
 8007686:	4628      	mov	r0, r5
 8007688:	6013      	str	r3, [r2, #0]
 800768a:	b004      	add	sp, #16
 800768c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007690:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8007694:	eb00 0904 	add.w	r9, r0, r4
 8007698:	d1e5      	bne.n	8007666 <__cvt+0x6a>
 800769a:	7803      	ldrb	r3, [r0, #0]
 800769c:	2b30      	cmp	r3, #48	@ 0x30
 800769e:	d10a      	bne.n	80076b6 <__cvt+0xba>
 80076a0:	2200      	movs	r2, #0
 80076a2:	2300      	movs	r3, #0
 80076a4:	4630      	mov	r0, r6
 80076a6:	4639      	mov	r1, r7
 80076a8:	f7f9 fa1e 	bl	8000ae8 <__aeabi_dcmpeq>
 80076ac:	b918      	cbnz	r0, 80076b6 <__cvt+0xba>
 80076ae:	f1c4 0401 	rsb	r4, r4, #1
 80076b2:	f8ca 4000 	str.w	r4, [sl]
 80076b6:	f8da 3000 	ldr.w	r3, [sl]
 80076ba:	4499      	add	r9, r3
 80076bc:	e7d3      	b.n	8007666 <__cvt+0x6a>
 80076be:	1c59      	adds	r1, r3, #1
 80076c0:	9103      	str	r1, [sp, #12]
 80076c2:	701a      	strb	r2, [r3, #0]
 80076c4:	e7d9      	b.n	800767a <__cvt+0x7e>

080076c6 <__exponent>:
 80076c6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80076c8:	2900      	cmp	r1, #0
 80076ca:	bfba      	itte	lt
 80076cc:	4249      	neglt	r1, r1
 80076ce:	232d      	movlt	r3, #45	@ 0x2d
 80076d0:	232b      	movge	r3, #43	@ 0x2b
 80076d2:	2909      	cmp	r1, #9
 80076d4:	7002      	strb	r2, [r0, #0]
 80076d6:	7043      	strb	r3, [r0, #1]
 80076d8:	dd29      	ble.n	800772e <__exponent+0x68>
 80076da:	f10d 0307 	add.w	r3, sp, #7
 80076de:	461d      	mov	r5, r3
 80076e0:	270a      	movs	r7, #10
 80076e2:	461a      	mov	r2, r3
 80076e4:	fbb1 f6f7 	udiv	r6, r1, r7
 80076e8:	fb07 1416 	mls	r4, r7, r6, r1
 80076ec:	3430      	adds	r4, #48	@ 0x30
 80076ee:	f802 4c01 	strb.w	r4, [r2, #-1]
 80076f2:	460c      	mov	r4, r1
 80076f4:	2c63      	cmp	r4, #99	@ 0x63
 80076f6:	f103 33ff 	add.w	r3, r3, #4294967295
 80076fa:	4631      	mov	r1, r6
 80076fc:	dcf1      	bgt.n	80076e2 <__exponent+0x1c>
 80076fe:	3130      	adds	r1, #48	@ 0x30
 8007700:	1e94      	subs	r4, r2, #2
 8007702:	f803 1c01 	strb.w	r1, [r3, #-1]
 8007706:	1c41      	adds	r1, r0, #1
 8007708:	4623      	mov	r3, r4
 800770a:	42ab      	cmp	r3, r5
 800770c:	d30a      	bcc.n	8007724 <__exponent+0x5e>
 800770e:	f10d 0309 	add.w	r3, sp, #9
 8007712:	1a9b      	subs	r3, r3, r2
 8007714:	42ac      	cmp	r4, r5
 8007716:	bf88      	it	hi
 8007718:	2300      	movhi	r3, #0
 800771a:	3302      	adds	r3, #2
 800771c:	4403      	add	r3, r0
 800771e:	1a18      	subs	r0, r3, r0
 8007720:	b003      	add	sp, #12
 8007722:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007724:	f813 6b01 	ldrb.w	r6, [r3], #1
 8007728:	f801 6f01 	strb.w	r6, [r1, #1]!
 800772c:	e7ed      	b.n	800770a <__exponent+0x44>
 800772e:	2330      	movs	r3, #48	@ 0x30
 8007730:	3130      	adds	r1, #48	@ 0x30
 8007732:	7083      	strb	r3, [r0, #2]
 8007734:	70c1      	strb	r1, [r0, #3]
 8007736:	1d03      	adds	r3, r0, #4
 8007738:	e7f1      	b.n	800771e <__exponent+0x58>
	...

0800773c <_printf_float>:
 800773c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007740:	b08d      	sub	sp, #52	@ 0x34
 8007742:	460c      	mov	r4, r1
 8007744:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8007748:	4616      	mov	r6, r2
 800774a:	461f      	mov	r7, r3
 800774c:	4605      	mov	r5, r0
 800774e:	f000 fd4d 	bl	80081ec <_localeconv_r>
 8007752:	6803      	ldr	r3, [r0, #0]
 8007754:	9304      	str	r3, [sp, #16]
 8007756:	4618      	mov	r0, r3
 8007758:	f7f8 fd9a 	bl	8000290 <strlen>
 800775c:	2300      	movs	r3, #0
 800775e:	930a      	str	r3, [sp, #40]	@ 0x28
 8007760:	f8d8 3000 	ldr.w	r3, [r8]
 8007764:	9005      	str	r0, [sp, #20]
 8007766:	3307      	adds	r3, #7
 8007768:	f023 0307 	bic.w	r3, r3, #7
 800776c:	f103 0208 	add.w	r2, r3, #8
 8007770:	f894 a018 	ldrb.w	sl, [r4, #24]
 8007774:	f8d4 b000 	ldr.w	fp, [r4]
 8007778:	f8c8 2000 	str.w	r2, [r8]
 800777c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007780:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8007784:	9307      	str	r3, [sp, #28]
 8007786:	f8cd 8018 	str.w	r8, [sp, #24]
 800778a:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800778e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007792:	4b9c      	ldr	r3, [pc, #624]	@ (8007a04 <_printf_float+0x2c8>)
 8007794:	f04f 32ff 	mov.w	r2, #4294967295
 8007798:	f7f9 f9d8 	bl	8000b4c <__aeabi_dcmpun>
 800779c:	bb70      	cbnz	r0, 80077fc <_printf_float+0xc0>
 800779e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80077a2:	4b98      	ldr	r3, [pc, #608]	@ (8007a04 <_printf_float+0x2c8>)
 80077a4:	f04f 32ff 	mov.w	r2, #4294967295
 80077a8:	f7f9 f9b2 	bl	8000b10 <__aeabi_dcmple>
 80077ac:	bb30      	cbnz	r0, 80077fc <_printf_float+0xc0>
 80077ae:	2200      	movs	r2, #0
 80077b0:	2300      	movs	r3, #0
 80077b2:	4640      	mov	r0, r8
 80077b4:	4649      	mov	r1, r9
 80077b6:	f7f9 f9a1 	bl	8000afc <__aeabi_dcmplt>
 80077ba:	b110      	cbz	r0, 80077c2 <_printf_float+0x86>
 80077bc:	232d      	movs	r3, #45	@ 0x2d
 80077be:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80077c2:	4a91      	ldr	r2, [pc, #580]	@ (8007a08 <_printf_float+0x2cc>)
 80077c4:	4b91      	ldr	r3, [pc, #580]	@ (8007a0c <_printf_float+0x2d0>)
 80077c6:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80077ca:	bf8c      	ite	hi
 80077cc:	4690      	movhi	r8, r2
 80077ce:	4698      	movls	r8, r3
 80077d0:	2303      	movs	r3, #3
 80077d2:	6123      	str	r3, [r4, #16]
 80077d4:	f02b 0304 	bic.w	r3, fp, #4
 80077d8:	6023      	str	r3, [r4, #0]
 80077da:	f04f 0900 	mov.w	r9, #0
 80077de:	9700      	str	r7, [sp, #0]
 80077e0:	4633      	mov	r3, r6
 80077e2:	aa0b      	add	r2, sp, #44	@ 0x2c
 80077e4:	4621      	mov	r1, r4
 80077e6:	4628      	mov	r0, r5
 80077e8:	f000 f9d2 	bl	8007b90 <_printf_common>
 80077ec:	3001      	adds	r0, #1
 80077ee:	f040 808d 	bne.w	800790c <_printf_float+0x1d0>
 80077f2:	f04f 30ff 	mov.w	r0, #4294967295
 80077f6:	b00d      	add	sp, #52	@ 0x34
 80077f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80077fc:	4642      	mov	r2, r8
 80077fe:	464b      	mov	r3, r9
 8007800:	4640      	mov	r0, r8
 8007802:	4649      	mov	r1, r9
 8007804:	f7f9 f9a2 	bl	8000b4c <__aeabi_dcmpun>
 8007808:	b140      	cbz	r0, 800781c <_printf_float+0xe0>
 800780a:	464b      	mov	r3, r9
 800780c:	2b00      	cmp	r3, #0
 800780e:	bfbc      	itt	lt
 8007810:	232d      	movlt	r3, #45	@ 0x2d
 8007812:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8007816:	4a7e      	ldr	r2, [pc, #504]	@ (8007a10 <_printf_float+0x2d4>)
 8007818:	4b7e      	ldr	r3, [pc, #504]	@ (8007a14 <_printf_float+0x2d8>)
 800781a:	e7d4      	b.n	80077c6 <_printf_float+0x8a>
 800781c:	6863      	ldr	r3, [r4, #4]
 800781e:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8007822:	9206      	str	r2, [sp, #24]
 8007824:	1c5a      	adds	r2, r3, #1
 8007826:	d13b      	bne.n	80078a0 <_printf_float+0x164>
 8007828:	2306      	movs	r3, #6
 800782a:	6063      	str	r3, [r4, #4]
 800782c:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8007830:	2300      	movs	r3, #0
 8007832:	6022      	str	r2, [r4, #0]
 8007834:	9303      	str	r3, [sp, #12]
 8007836:	ab0a      	add	r3, sp, #40	@ 0x28
 8007838:	e9cd a301 	strd	sl, r3, [sp, #4]
 800783c:	ab09      	add	r3, sp, #36	@ 0x24
 800783e:	9300      	str	r3, [sp, #0]
 8007840:	6861      	ldr	r1, [r4, #4]
 8007842:	ec49 8b10 	vmov	d0, r8, r9
 8007846:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800784a:	4628      	mov	r0, r5
 800784c:	f7ff fed6 	bl	80075fc <__cvt>
 8007850:	9b06      	ldr	r3, [sp, #24]
 8007852:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007854:	2b47      	cmp	r3, #71	@ 0x47
 8007856:	4680      	mov	r8, r0
 8007858:	d129      	bne.n	80078ae <_printf_float+0x172>
 800785a:	1cc8      	adds	r0, r1, #3
 800785c:	db02      	blt.n	8007864 <_printf_float+0x128>
 800785e:	6863      	ldr	r3, [r4, #4]
 8007860:	4299      	cmp	r1, r3
 8007862:	dd41      	ble.n	80078e8 <_printf_float+0x1ac>
 8007864:	f1aa 0a02 	sub.w	sl, sl, #2
 8007868:	fa5f fa8a 	uxtb.w	sl, sl
 800786c:	3901      	subs	r1, #1
 800786e:	4652      	mov	r2, sl
 8007870:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8007874:	9109      	str	r1, [sp, #36]	@ 0x24
 8007876:	f7ff ff26 	bl	80076c6 <__exponent>
 800787a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800787c:	1813      	adds	r3, r2, r0
 800787e:	2a01      	cmp	r2, #1
 8007880:	4681      	mov	r9, r0
 8007882:	6123      	str	r3, [r4, #16]
 8007884:	dc02      	bgt.n	800788c <_printf_float+0x150>
 8007886:	6822      	ldr	r2, [r4, #0]
 8007888:	07d2      	lsls	r2, r2, #31
 800788a:	d501      	bpl.n	8007890 <_printf_float+0x154>
 800788c:	3301      	adds	r3, #1
 800788e:	6123      	str	r3, [r4, #16]
 8007890:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8007894:	2b00      	cmp	r3, #0
 8007896:	d0a2      	beq.n	80077de <_printf_float+0xa2>
 8007898:	232d      	movs	r3, #45	@ 0x2d
 800789a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800789e:	e79e      	b.n	80077de <_printf_float+0xa2>
 80078a0:	9a06      	ldr	r2, [sp, #24]
 80078a2:	2a47      	cmp	r2, #71	@ 0x47
 80078a4:	d1c2      	bne.n	800782c <_printf_float+0xf0>
 80078a6:	2b00      	cmp	r3, #0
 80078a8:	d1c0      	bne.n	800782c <_printf_float+0xf0>
 80078aa:	2301      	movs	r3, #1
 80078ac:	e7bd      	b.n	800782a <_printf_float+0xee>
 80078ae:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80078b2:	d9db      	bls.n	800786c <_printf_float+0x130>
 80078b4:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 80078b8:	d118      	bne.n	80078ec <_printf_float+0x1b0>
 80078ba:	2900      	cmp	r1, #0
 80078bc:	6863      	ldr	r3, [r4, #4]
 80078be:	dd0b      	ble.n	80078d8 <_printf_float+0x19c>
 80078c0:	6121      	str	r1, [r4, #16]
 80078c2:	b913      	cbnz	r3, 80078ca <_printf_float+0x18e>
 80078c4:	6822      	ldr	r2, [r4, #0]
 80078c6:	07d0      	lsls	r0, r2, #31
 80078c8:	d502      	bpl.n	80078d0 <_printf_float+0x194>
 80078ca:	3301      	adds	r3, #1
 80078cc:	440b      	add	r3, r1
 80078ce:	6123      	str	r3, [r4, #16]
 80078d0:	65a1      	str	r1, [r4, #88]	@ 0x58
 80078d2:	f04f 0900 	mov.w	r9, #0
 80078d6:	e7db      	b.n	8007890 <_printf_float+0x154>
 80078d8:	b913      	cbnz	r3, 80078e0 <_printf_float+0x1a4>
 80078da:	6822      	ldr	r2, [r4, #0]
 80078dc:	07d2      	lsls	r2, r2, #31
 80078de:	d501      	bpl.n	80078e4 <_printf_float+0x1a8>
 80078e0:	3302      	adds	r3, #2
 80078e2:	e7f4      	b.n	80078ce <_printf_float+0x192>
 80078e4:	2301      	movs	r3, #1
 80078e6:	e7f2      	b.n	80078ce <_printf_float+0x192>
 80078e8:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80078ec:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80078ee:	4299      	cmp	r1, r3
 80078f0:	db05      	blt.n	80078fe <_printf_float+0x1c2>
 80078f2:	6823      	ldr	r3, [r4, #0]
 80078f4:	6121      	str	r1, [r4, #16]
 80078f6:	07d8      	lsls	r0, r3, #31
 80078f8:	d5ea      	bpl.n	80078d0 <_printf_float+0x194>
 80078fa:	1c4b      	adds	r3, r1, #1
 80078fc:	e7e7      	b.n	80078ce <_printf_float+0x192>
 80078fe:	2900      	cmp	r1, #0
 8007900:	bfd4      	ite	le
 8007902:	f1c1 0202 	rsble	r2, r1, #2
 8007906:	2201      	movgt	r2, #1
 8007908:	4413      	add	r3, r2
 800790a:	e7e0      	b.n	80078ce <_printf_float+0x192>
 800790c:	6823      	ldr	r3, [r4, #0]
 800790e:	055a      	lsls	r2, r3, #21
 8007910:	d407      	bmi.n	8007922 <_printf_float+0x1e6>
 8007912:	6923      	ldr	r3, [r4, #16]
 8007914:	4642      	mov	r2, r8
 8007916:	4631      	mov	r1, r6
 8007918:	4628      	mov	r0, r5
 800791a:	47b8      	blx	r7
 800791c:	3001      	adds	r0, #1
 800791e:	d12b      	bne.n	8007978 <_printf_float+0x23c>
 8007920:	e767      	b.n	80077f2 <_printf_float+0xb6>
 8007922:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8007926:	f240 80dd 	bls.w	8007ae4 <_printf_float+0x3a8>
 800792a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800792e:	2200      	movs	r2, #0
 8007930:	2300      	movs	r3, #0
 8007932:	f7f9 f8d9 	bl	8000ae8 <__aeabi_dcmpeq>
 8007936:	2800      	cmp	r0, #0
 8007938:	d033      	beq.n	80079a2 <_printf_float+0x266>
 800793a:	4a37      	ldr	r2, [pc, #220]	@ (8007a18 <_printf_float+0x2dc>)
 800793c:	2301      	movs	r3, #1
 800793e:	4631      	mov	r1, r6
 8007940:	4628      	mov	r0, r5
 8007942:	47b8      	blx	r7
 8007944:	3001      	adds	r0, #1
 8007946:	f43f af54 	beq.w	80077f2 <_printf_float+0xb6>
 800794a:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800794e:	4543      	cmp	r3, r8
 8007950:	db02      	blt.n	8007958 <_printf_float+0x21c>
 8007952:	6823      	ldr	r3, [r4, #0]
 8007954:	07d8      	lsls	r0, r3, #31
 8007956:	d50f      	bpl.n	8007978 <_printf_float+0x23c>
 8007958:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800795c:	4631      	mov	r1, r6
 800795e:	4628      	mov	r0, r5
 8007960:	47b8      	blx	r7
 8007962:	3001      	adds	r0, #1
 8007964:	f43f af45 	beq.w	80077f2 <_printf_float+0xb6>
 8007968:	f04f 0900 	mov.w	r9, #0
 800796c:	f108 38ff 	add.w	r8, r8, #4294967295
 8007970:	f104 0a1a 	add.w	sl, r4, #26
 8007974:	45c8      	cmp	r8, r9
 8007976:	dc09      	bgt.n	800798c <_printf_float+0x250>
 8007978:	6823      	ldr	r3, [r4, #0]
 800797a:	079b      	lsls	r3, r3, #30
 800797c:	f100 8103 	bmi.w	8007b86 <_printf_float+0x44a>
 8007980:	68e0      	ldr	r0, [r4, #12]
 8007982:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007984:	4298      	cmp	r0, r3
 8007986:	bfb8      	it	lt
 8007988:	4618      	movlt	r0, r3
 800798a:	e734      	b.n	80077f6 <_printf_float+0xba>
 800798c:	2301      	movs	r3, #1
 800798e:	4652      	mov	r2, sl
 8007990:	4631      	mov	r1, r6
 8007992:	4628      	mov	r0, r5
 8007994:	47b8      	blx	r7
 8007996:	3001      	adds	r0, #1
 8007998:	f43f af2b 	beq.w	80077f2 <_printf_float+0xb6>
 800799c:	f109 0901 	add.w	r9, r9, #1
 80079a0:	e7e8      	b.n	8007974 <_printf_float+0x238>
 80079a2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80079a4:	2b00      	cmp	r3, #0
 80079a6:	dc39      	bgt.n	8007a1c <_printf_float+0x2e0>
 80079a8:	4a1b      	ldr	r2, [pc, #108]	@ (8007a18 <_printf_float+0x2dc>)
 80079aa:	2301      	movs	r3, #1
 80079ac:	4631      	mov	r1, r6
 80079ae:	4628      	mov	r0, r5
 80079b0:	47b8      	blx	r7
 80079b2:	3001      	adds	r0, #1
 80079b4:	f43f af1d 	beq.w	80077f2 <_printf_float+0xb6>
 80079b8:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 80079bc:	ea59 0303 	orrs.w	r3, r9, r3
 80079c0:	d102      	bne.n	80079c8 <_printf_float+0x28c>
 80079c2:	6823      	ldr	r3, [r4, #0]
 80079c4:	07d9      	lsls	r1, r3, #31
 80079c6:	d5d7      	bpl.n	8007978 <_printf_float+0x23c>
 80079c8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80079cc:	4631      	mov	r1, r6
 80079ce:	4628      	mov	r0, r5
 80079d0:	47b8      	blx	r7
 80079d2:	3001      	adds	r0, #1
 80079d4:	f43f af0d 	beq.w	80077f2 <_printf_float+0xb6>
 80079d8:	f04f 0a00 	mov.w	sl, #0
 80079dc:	f104 0b1a 	add.w	fp, r4, #26
 80079e0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80079e2:	425b      	negs	r3, r3
 80079e4:	4553      	cmp	r3, sl
 80079e6:	dc01      	bgt.n	80079ec <_printf_float+0x2b0>
 80079e8:	464b      	mov	r3, r9
 80079ea:	e793      	b.n	8007914 <_printf_float+0x1d8>
 80079ec:	2301      	movs	r3, #1
 80079ee:	465a      	mov	r2, fp
 80079f0:	4631      	mov	r1, r6
 80079f2:	4628      	mov	r0, r5
 80079f4:	47b8      	blx	r7
 80079f6:	3001      	adds	r0, #1
 80079f8:	f43f aefb 	beq.w	80077f2 <_printf_float+0xb6>
 80079fc:	f10a 0a01 	add.w	sl, sl, #1
 8007a00:	e7ee      	b.n	80079e0 <_printf_float+0x2a4>
 8007a02:	bf00      	nop
 8007a04:	7fefffff 	.word	0x7fefffff
 8007a08:	0800a52c 	.word	0x0800a52c
 8007a0c:	0800a528 	.word	0x0800a528
 8007a10:	0800a534 	.word	0x0800a534
 8007a14:	0800a530 	.word	0x0800a530
 8007a18:	0800a538 	.word	0x0800a538
 8007a1c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8007a1e:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8007a22:	4553      	cmp	r3, sl
 8007a24:	bfa8      	it	ge
 8007a26:	4653      	movge	r3, sl
 8007a28:	2b00      	cmp	r3, #0
 8007a2a:	4699      	mov	r9, r3
 8007a2c:	dc36      	bgt.n	8007a9c <_printf_float+0x360>
 8007a2e:	f04f 0b00 	mov.w	fp, #0
 8007a32:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007a36:	f104 021a 	add.w	r2, r4, #26
 8007a3a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8007a3c:	9306      	str	r3, [sp, #24]
 8007a3e:	eba3 0309 	sub.w	r3, r3, r9
 8007a42:	455b      	cmp	r3, fp
 8007a44:	dc31      	bgt.n	8007aaa <_printf_float+0x36e>
 8007a46:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007a48:	459a      	cmp	sl, r3
 8007a4a:	dc3a      	bgt.n	8007ac2 <_printf_float+0x386>
 8007a4c:	6823      	ldr	r3, [r4, #0]
 8007a4e:	07da      	lsls	r2, r3, #31
 8007a50:	d437      	bmi.n	8007ac2 <_printf_float+0x386>
 8007a52:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007a54:	ebaa 0903 	sub.w	r9, sl, r3
 8007a58:	9b06      	ldr	r3, [sp, #24]
 8007a5a:	ebaa 0303 	sub.w	r3, sl, r3
 8007a5e:	4599      	cmp	r9, r3
 8007a60:	bfa8      	it	ge
 8007a62:	4699      	movge	r9, r3
 8007a64:	f1b9 0f00 	cmp.w	r9, #0
 8007a68:	dc33      	bgt.n	8007ad2 <_printf_float+0x396>
 8007a6a:	f04f 0800 	mov.w	r8, #0
 8007a6e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007a72:	f104 0b1a 	add.w	fp, r4, #26
 8007a76:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007a78:	ebaa 0303 	sub.w	r3, sl, r3
 8007a7c:	eba3 0309 	sub.w	r3, r3, r9
 8007a80:	4543      	cmp	r3, r8
 8007a82:	f77f af79 	ble.w	8007978 <_printf_float+0x23c>
 8007a86:	2301      	movs	r3, #1
 8007a88:	465a      	mov	r2, fp
 8007a8a:	4631      	mov	r1, r6
 8007a8c:	4628      	mov	r0, r5
 8007a8e:	47b8      	blx	r7
 8007a90:	3001      	adds	r0, #1
 8007a92:	f43f aeae 	beq.w	80077f2 <_printf_float+0xb6>
 8007a96:	f108 0801 	add.w	r8, r8, #1
 8007a9a:	e7ec      	b.n	8007a76 <_printf_float+0x33a>
 8007a9c:	4642      	mov	r2, r8
 8007a9e:	4631      	mov	r1, r6
 8007aa0:	4628      	mov	r0, r5
 8007aa2:	47b8      	blx	r7
 8007aa4:	3001      	adds	r0, #1
 8007aa6:	d1c2      	bne.n	8007a2e <_printf_float+0x2f2>
 8007aa8:	e6a3      	b.n	80077f2 <_printf_float+0xb6>
 8007aaa:	2301      	movs	r3, #1
 8007aac:	4631      	mov	r1, r6
 8007aae:	4628      	mov	r0, r5
 8007ab0:	9206      	str	r2, [sp, #24]
 8007ab2:	47b8      	blx	r7
 8007ab4:	3001      	adds	r0, #1
 8007ab6:	f43f ae9c 	beq.w	80077f2 <_printf_float+0xb6>
 8007aba:	9a06      	ldr	r2, [sp, #24]
 8007abc:	f10b 0b01 	add.w	fp, fp, #1
 8007ac0:	e7bb      	b.n	8007a3a <_printf_float+0x2fe>
 8007ac2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007ac6:	4631      	mov	r1, r6
 8007ac8:	4628      	mov	r0, r5
 8007aca:	47b8      	blx	r7
 8007acc:	3001      	adds	r0, #1
 8007ace:	d1c0      	bne.n	8007a52 <_printf_float+0x316>
 8007ad0:	e68f      	b.n	80077f2 <_printf_float+0xb6>
 8007ad2:	9a06      	ldr	r2, [sp, #24]
 8007ad4:	464b      	mov	r3, r9
 8007ad6:	4442      	add	r2, r8
 8007ad8:	4631      	mov	r1, r6
 8007ada:	4628      	mov	r0, r5
 8007adc:	47b8      	blx	r7
 8007ade:	3001      	adds	r0, #1
 8007ae0:	d1c3      	bne.n	8007a6a <_printf_float+0x32e>
 8007ae2:	e686      	b.n	80077f2 <_printf_float+0xb6>
 8007ae4:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8007ae8:	f1ba 0f01 	cmp.w	sl, #1
 8007aec:	dc01      	bgt.n	8007af2 <_printf_float+0x3b6>
 8007aee:	07db      	lsls	r3, r3, #31
 8007af0:	d536      	bpl.n	8007b60 <_printf_float+0x424>
 8007af2:	2301      	movs	r3, #1
 8007af4:	4642      	mov	r2, r8
 8007af6:	4631      	mov	r1, r6
 8007af8:	4628      	mov	r0, r5
 8007afa:	47b8      	blx	r7
 8007afc:	3001      	adds	r0, #1
 8007afe:	f43f ae78 	beq.w	80077f2 <_printf_float+0xb6>
 8007b02:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007b06:	4631      	mov	r1, r6
 8007b08:	4628      	mov	r0, r5
 8007b0a:	47b8      	blx	r7
 8007b0c:	3001      	adds	r0, #1
 8007b0e:	f43f ae70 	beq.w	80077f2 <_printf_float+0xb6>
 8007b12:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8007b16:	2200      	movs	r2, #0
 8007b18:	2300      	movs	r3, #0
 8007b1a:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007b1e:	f7f8 ffe3 	bl	8000ae8 <__aeabi_dcmpeq>
 8007b22:	b9c0      	cbnz	r0, 8007b56 <_printf_float+0x41a>
 8007b24:	4653      	mov	r3, sl
 8007b26:	f108 0201 	add.w	r2, r8, #1
 8007b2a:	4631      	mov	r1, r6
 8007b2c:	4628      	mov	r0, r5
 8007b2e:	47b8      	blx	r7
 8007b30:	3001      	adds	r0, #1
 8007b32:	d10c      	bne.n	8007b4e <_printf_float+0x412>
 8007b34:	e65d      	b.n	80077f2 <_printf_float+0xb6>
 8007b36:	2301      	movs	r3, #1
 8007b38:	465a      	mov	r2, fp
 8007b3a:	4631      	mov	r1, r6
 8007b3c:	4628      	mov	r0, r5
 8007b3e:	47b8      	blx	r7
 8007b40:	3001      	adds	r0, #1
 8007b42:	f43f ae56 	beq.w	80077f2 <_printf_float+0xb6>
 8007b46:	f108 0801 	add.w	r8, r8, #1
 8007b4a:	45d0      	cmp	r8, sl
 8007b4c:	dbf3      	blt.n	8007b36 <_printf_float+0x3fa>
 8007b4e:	464b      	mov	r3, r9
 8007b50:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8007b54:	e6df      	b.n	8007916 <_printf_float+0x1da>
 8007b56:	f04f 0800 	mov.w	r8, #0
 8007b5a:	f104 0b1a 	add.w	fp, r4, #26
 8007b5e:	e7f4      	b.n	8007b4a <_printf_float+0x40e>
 8007b60:	2301      	movs	r3, #1
 8007b62:	4642      	mov	r2, r8
 8007b64:	e7e1      	b.n	8007b2a <_printf_float+0x3ee>
 8007b66:	2301      	movs	r3, #1
 8007b68:	464a      	mov	r2, r9
 8007b6a:	4631      	mov	r1, r6
 8007b6c:	4628      	mov	r0, r5
 8007b6e:	47b8      	blx	r7
 8007b70:	3001      	adds	r0, #1
 8007b72:	f43f ae3e 	beq.w	80077f2 <_printf_float+0xb6>
 8007b76:	f108 0801 	add.w	r8, r8, #1
 8007b7a:	68e3      	ldr	r3, [r4, #12]
 8007b7c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8007b7e:	1a5b      	subs	r3, r3, r1
 8007b80:	4543      	cmp	r3, r8
 8007b82:	dcf0      	bgt.n	8007b66 <_printf_float+0x42a>
 8007b84:	e6fc      	b.n	8007980 <_printf_float+0x244>
 8007b86:	f04f 0800 	mov.w	r8, #0
 8007b8a:	f104 0919 	add.w	r9, r4, #25
 8007b8e:	e7f4      	b.n	8007b7a <_printf_float+0x43e>

08007b90 <_printf_common>:
 8007b90:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007b94:	4616      	mov	r6, r2
 8007b96:	4698      	mov	r8, r3
 8007b98:	688a      	ldr	r2, [r1, #8]
 8007b9a:	690b      	ldr	r3, [r1, #16]
 8007b9c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007ba0:	4293      	cmp	r3, r2
 8007ba2:	bfb8      	it	lt
 8007ba4:	4613      	movlt	r3, r2
 8007ba6:	6033      	str	r3, [r6, #0]
 8007ba8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8007bac:	4607      	mov	r7, r0
 8007bae:	460c      	mov	r4, r1
 8007bb0:	b10a      	cbz	r2, 8007bb6 <_printf_common+0x26>
 8007bb2:	3301      	adds	r3, #1
 8007bb4:	6033      	str	r3, [r6, #0]
 8007bb6:	6823      	ldr	r3, [r4, #0]
 8007bb8:	0699      	lsls	r1, r3, #26
 8007bba:	bf42      	ittt	mi
 8007bbc:	6833      	ldrmi	r3, [r6, #0]
 8007bbe:	3302      	addmi	r3, #2
 8007bc0:	6033      	strmi	r3, [r6, #0]
 8007bc2:	6825      	ldr	r5, [r4, #0]
 8007bc4:	f015 0506 	ands.w	r5, r5, #6
 8007bc8:	d106      	bne.n	8007bd8 <_printf_common+0x48>
 8007bca:	f104 0a19 	add.w	sl, r4, #25
 8007bce:	68e3      	ldr	r3, [r4, #12]
 8007bd0:	6832      	ldr	r2, [r6, #0]
 8007bd2:	1a9b      	subs	r3, r3, r2
 8007bd4:	42ab      	cmp	r3, r5
 8007bd6:	dc26      	bgt.n	8007c26 <_printf_common+0x96>
 8007bd8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8007bdc:	6822      	ldr	r2, [r4, #0]
 8007bde:	3b00      	subs	r3, #0
 8007be0:	bf18      	it	ne
 8007be2:	2301      	movne	r3, #1
 8007be4:	0692      	lsls	r2, r2, #26
 8007be6:	d42b      	bmi.n	8007c40 <_printf_common+0xb0>
 8007be8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8007bec:	4641      	mov	r1, r8
 8007bee:	4638      	mov	r0, r7
 8007bf0:	47c8      	blx	r9
 8007bf2:	3001      	adds	r0, #1
 8007bf4:	d01e      	beq.n	8007c34 <_printf_common+0xa4>
 8007bf6:	6823      	ldr	r3, [r4, #0]
 8007bf8:	6922      	ldr	r2, [r4, #16]
 8007bfa:	f003 0306 	and.w	r3, r3, #6
 8007bfe:	2b04      	cmp	r3, #4
 8007c00:	bf02      	ittt	eq
 8007c02:	68e5      	ldreq	r5, [r4, #12]
 8007c04:	6833      	ldreq	r3, [r6, #0]
 8007c06:	1aed      	subeq	r5, r5, r3
 8007c08:	68a3      	ldr	r3, [r4, #8]
 8007c0a:	bf0c      	ite	eq
 8007c0c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007c10:	2500      	movne	r5, #0
 8007c12:	4293      	cmp	r3, r2
 8007c14:	bfc4      	itt	gt
 8007c16:	1a9b      	subgt	r3, r3, r2
 8007c18:	18ed      	addgt	r5, r5, r3
 8007c1a:	2600      	movs	r6, #0
 8007c1c:	341a      	adds	r4, #26
 8007c1e:	42b5      	cmp	r5, r6
 8007c20:	d11a      	bne.n	8007c58 <_printf_common+0xc8>
 8007c22:	2000      	movs	r0, #0
 8007c24:	e008      	b.n	8007c38 <_printf_common+0xa8>
 8007c26:	2301      	movs	r3, #1
 8007c28:	4652      	mov	r2, sl
 8007c2a:	4641      	mov	r1, r8
 8007c2c:	4638      	mov	r0, r7
 8007c2e:	47c8      	blx	r9
 8007c30:	3001      	adds	r0, #1
 8007c32:	d103      	bne.n	8007c3c <_printf_common+0xac>
 8007c34:	f04f 30ff 	mov.w	r0, #4294967295
 8007c38:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007c3c:	3501      	adds	r5, #1
 8007c3e:	e7c6      	b.n	8007bce <_printf_common+0x3e>
 8007c40:	18e1      	adds	r1, r4, r3
 8007c42:	1c5a      	adds	r2, r3, #1
 8007c44:	2030      	movs	r0, #48	@ 0x30
 8007c46:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8007c4a:	4422      	add	r2, r4
 8007c4c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8007c50:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8007c54:	3302      	adds	r3, #2
 8007c56:	e7c7      	b.n	8007be8 <_printf_common+0x58>
 8007c58:	2301      	movs	r3, #1
 8007c5a:	4622      	mov	r2, r4
 8007c5c:	4641      	mov	r1, r8
 8007c5e:	4638      	mov	r0, r7
 8007c60:	47c8      	blx	r9
 8007c62:	3001      	adds	r0, #1
 8007c64:	d0e6      	beq.n	8007c34 <_printf_common+0xa4>
 8007c66:	3601      	adds	r6, #1
 8007c68:	e7d9      	b.n	8007c1e <_printf_common+0x8e>
	...

08007c6c <_printf_i>:
 8007c6c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007c70:	7e0f      	ldrb	r7, [r1, #24]
 8007c72:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007c74:	2f78      	cmp	r7, #120	@ 0x78
 8007c76:	4691      	mov	r9, r2
 8007c78:	4680      	mov	r8, r0
 8007c7a:	460c      	mov	r4, r1
 8007c7c:	469a      	mov	sl, r3
 8007c7e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8007c82:	d807      	bhi.n	8007c94 <_printf_i+0x28>
 8007c84:	2f62      	cmp	r7, #98	@ 0x62
 8007c86:	d80a      	bhi.n	8007c9e <_printf_i+0x32>
 8007c88:	2f00      	cmp	r7, #0
 8007c8a:	f000 80d1 	beq.w	8007e30 <_printf_i+0x1c4>
 8007c8e:	2f58      	cmp	r7, #88	@ 0x58
 8007c90:	f000 80b8 	beq.w	8007e04 <_printf_i+0x198>
 8007c94:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007c98:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8007c9c:	e03a      	b.n	8007d14 <_printf_i+0xa8>
 8007c9e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8007ca2:	2b15      	cmp	r3, #21
 8007ca4:	d8f6      	bhi.n	8007c94 <_printf_i+0x28>
 8007ca6:	a101      	add	r1, pc, #4	@ (adr r1, 8007cac <_printf_i+0x40>)
 8007ca8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007cac:	08007d05 	.word	0x08007d05
 8007cb0:	08007d19 	.word	0x08007d19
 8007cb4:	08007c95 	.word	0x08007c95
 8007cb8:	08007c95 	.word	0x08007c95
 8007cbc:	08007c95 	.word	0x08007c95
 8007cc0:	08007c95 	.word	0x08007c95
 8007cc4:	08007d19 	.word	0x08007d19
 8007cc8:	08007c95 	.word	0x08007c95
 8007ccc:	08007c95 	.word	0x08007c95
 8007cd0:	08007c95 	.word	0x08007c95
 8007cd4:	08007c95 	.word	0x08007c95
 8007cd8:	08007e17 	.word	0x08007e17
 8007cdc:	08007d43 	.word	0x08007d43
 8007ce0:	08007dd1 	.word	0x08007dd1
 8007ce4:	08007c95 	.word	0x08007c95
 8007ce8:	08007c95 	.word	0x08007c95
 8007cec:	08007e39 	.word	0x08007e39
 8007cf0:	08007c95 	.word	0x08007c95
 8007cf4:	08007d43 	.word	0x08007d43
 8007cf8:	08007c95 	.word	0x08007c95
 8007cfc:	08007c95 	.word	0x08007c95
 8007d00:	08007dd9 	.word	0x08007dd9
 8007d04:	6833      	ldr	r3, [r6, #0]
 8007d06:	1d1a      	adds	r2, r3, #4
 8007d08:	681b      	ldr	r3, [r3, #0]
 8007d0a:	6032      	str	r2, [r6, #0]
 8007d0c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007d10:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007d14:	2301      	movs	r3, #1
 8007d16:	e09c      	b.n	8007e52 <_printf_i+0x1e6>
 8007d18:	6833      	ldr	r3, [r6, #0]
 8007d1a:	6820      	ldr	r0, [r4, #0]
 8007d1c:	1d19      	adds	r1, r3, #4
 8007d1e:	6031      	str	r1, [r6, #0]
 8007d20:	0606      	lsls	r6, r0, #24
 8007d22:	d501      	bpl.n	8007d28 <_printf_i+0xbc>
 8007d24:	681d      	ldr	r5, [r3, #0]
 8007d26:	e003      	b.n	8007d30 <_printf_i+0xc4>
 8007d28:	0645      	lsls	r5, r0, #25
 8007d2a:	d5fb      	bpl.n	8007d24 <_printf_i+0xb8>
 8007d2c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8007d30:	2d00      	cmp	r5, #0
 8007d32:	da03      	bge.n	8007d3c <_printf_i+0xd0>
 8007d34:	232d      	movs	r3, #45	@ 0x2d
 8007d36:	426d      	negs	r5, r5
 8007d38:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007d3c:	4858      	ldr	r0, [pc, #352]	@ (8007ea0 <_printf_i+0x234>)
 8007d3e:	230a      	movs	r3, #10
 8007d40:	e011      	b.n	8007d66 <_printf_i+0xfa>
 8007d42:	6821      	ldr	r1, [r4, #0]
 8007d44:	6833      	ldr	r3, [r6, #0]
 8007d46:	0608      	lsls	r0, r1, #24
 8007d48:	f853 5b04 	ldr.w	r5, [r3], #4
 8007d4c:	d402      	bmi.n	8007d54 <_printf_i+0xe8>
 8007d4e:	0649      	lsls	r1, r1, #25
 8007d50:	bf48      	it	mi
 8007d52:	b2ad      	uxthmi	r5, r5
 8007d54:	2f6f      	cmp	r7, #111	@ 0x6f
 8007d56:	4852      	ldr	r0, [pc, #328]	@ (8007ea0 <_printf_i+0x234>)
 8007d58:	6033      	str	r3, [r6, #0]
 8007d5a:	bf14      	ite	ne
 8007d5c:	230a      	movne	r3, #10
 8007d5e:	2308      	moveq	r3, #8
 8007d60:	2100      	movs	r1, #0
 8007d62:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8007d66:	6866      	ldr	r6, [r4, #4]
 8007d68:	60a6      	str	r6, [r4, #8]
 8007d6a:	2e00      	cmp	r6, #0
 8007d6c:	db05      	blt.n	8007d7a <_printf_i+0x10e>
 8007d6e:	6821      	ldr	r1, [r4, #0]
 8007d70:	432e      	orrs	r6, r5
 8007d72:	f021 0104 	bic.w	r1, r1, #4
 8007d76:	6021      	str	r1, [r4, #0]
 8007d78:	d04b      	beq.n	8007e12 <_printf_i+0x1a6>
 8007d7a:	4616      	mov	r6, r2
 8007d7c:	fbb5 f1f3 	udiv	r1, r5, r3
 8007d80:	fb03 5711 	mls	r7, r3, r1, r5
 8007d84:	5dc7      	ldrb	r7, [r0, r7]
 8007d86:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007d8a:	462f      	mov	r7, r5
 8007d8c:	42bb      	cmp	r3, r7
 8007d8e:	460d      	mov	r5, r1
 8007d90:	d9f4      	bls.n	8007d7c <_printf_i+0x110>
 8007d92:	2b08      	cmp	r3, #8
 8007d94:	d10b      	bne.n	8007dae <_printf_i+0x142>
 8007d96:	6823      	ldr	r3, [r4, #0]
 8007d98:	07df      	lsls	r7, r3, #31
 8007d9a:	d508      	bpl.n	8007dae <_printf_i+0x142>
 8007d9c:	6923      	ldr	r3, [r4, #16]
 8007d9e:	6861      	ldr	r1, [r4, #4]
 8007da0:	4299      	cmp	r1, r3
 8007da2:	bfde      	ittt	le
 8007da4:	2330      	movle	r3, #48	@ 0x30
 8007da6:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007daa:	f106 36ff 	addle.w	r6, r6, #4294967295
 8007dae:	1b92      	subs	r2, r2, r6
 8007db0:	6122      	str	r2, [r4, #16]
 8007db2:	f8cd a000 	str.w	sl, [sp]
 8007db6:	464b      	mov	r3, r9
 8007db8:	aa03      	add	r2, sp, #12
 8007dba:	4621      	mov	r1, r4
 8007dbc:	4640      	mov	r0, r8
 8007dbe:	f7ff fee7 	bl	8007b90 <_printf_common>
 8007dc2:	3001      	adds	r0, #1
 8007dc4:	d14a      	bne.n	8007e5c <_printf_i+0x1f0>
 8007dc6:	f04f 30ff 	mov.w	r0, #4294967295
 8007dca:	b004      	add	sp, #16
 8007dcc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007dd0:	6823      	ldr	r3, [r4, #0]
 8007dd2:	f043 0320 	orr.w	r3, r3, #32
 8007dd6:	6023      	str	r3, [r4, #0]
 8007dd8:	4832      	ldr	r0, [pc, #200]	@ (8007ea4 <_printf_i+0x238>)
 8007dda:	2778      	movs	r7, #120	@ 0x78
 8007ddc:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8007de0:	6823      	ldr	r3, [r4, #0]
 8007de2:	6831      	ldr	r1, [r6, #0]
 8007de4:	061f      	lsls	r7, r3, #24
 8007de6:	f851 5b04 	ldr.w	r5, [r1], #4
 8007dea:	d402      	bmi.n	8007df2 <_printf_i+0x186>
 8007dec:	065f      	lsls	r7, r3, #25
 8007dee:	bf48      	it	mi
 8007df0:	b2ad      	uxthmi	r5, r5
 8007df2:	6031      	str	r1, [r6, #0]
 8007df4:	07d9      	lsls	r1, r3, #31
 8007df6:	bf44      	itt	mi
 8007df8:	f043 0320 	orrmi.w	r3, r3, #32
 8007dfc:	6023      	strmi	r3, [r4, #0]
 8007dfe:	b11d      	cbz	r5, 8007e08 <_printf_i+0x19c>
 8007e00:	2310      	movs	r3, #16
 8007e02:	e7ad      	b.n	8007d60 <_printf_i+0xf4>
 8007e04:	4826      	ldr	r0, [pc, #152]	@ (8007ea0 <_printf_i+0x234>)
 8007e06:	e7e9      	b.n	8007ddc <_printf_i+0x170>
 8007e08:	6823      	ldr	r3, [r4, #0]
 8007e0a:	f023 0320 	bic.w	r3, r3, #32
 8007e0e:	6023      	str	r3, [r4, #0]
 8007e10:	e7f6      	b.n	8007e00 <_printf_i+0x194>
 8007e12:	4616      	mov	r6, r2
 8007e14:	e7bd      	b.n	8007d92 <_printf_i+0x126>
 8007e16:	6833      	ldr	r3, [r6, #0]
 8007e18:	6825      	ldr	r5, [r4, #0]
 8007e1a:	6961      	ldr	r1, [r4, #20]
 8007e1c:	1d18      	adds	r0, r3, #4
 8007e1e:	6030      	str	r0, [r6, #0]
 8007e20:	062e      	lsls	r6, r5, #24
 8007e22:	681b      	ldr	r3, [r3, #0]
 8007e24:	d501      	bpl.n	8007e2a <_printf_i+0x1be>
 8007e26:	6019      	str	r1, [r3, #0]
 8007e28:	e002      	b.n	8007e30 <_printf_i+0x1c4>
 8007e2a:	0668      	lsls	r0, r5, #25
 8007e2c:	d5fb      	bpl.n	8007e26 <_printf_i+0x1ba>
 8007e2e:	8019      	strh	r1, [r3, #0]
 8007e30:	2300      	movs	r3, #0
 8007e32:	6123      	str	r3, [r4, #16]
 8007e34:	4616      	mov	r6, r2
 8007e36:	e7bc      	b.n	8007db2 <_printf_i+0x146>
 8007e38:	6833      	ldr	r3, [r6, #0]
 8007e3a:	1d1a      	adds	r2, r3, #4
 8007e3c:	6032      	str	r2, [r6, #0]
 8007e3e:	681e      	ldr	r6, [r3, #0]
 8007e40:	6862      	ldr	r2, [r4, #4]
 8007e42:	2100      	movs	r1, #0
 8007e44:	4630      	mov	r0, r6
 8007e46:	f7f8 f9d3 	bl	80001f0 <memchr>
 8007e4a:	b108      	cbz	r0, 8007e50 <_printf_i+0x1e4>
 8007e4c:	1b80      	subs	r0, r0, r6
 8007e4e:	6060      	str	r0, [r4, #4]
 8007e50:	6863      	ldr	r3, [r4, #4]
 8007e52:	6123      	str	r3, [r4, #16]
 8007e54:	2300      	movs	r3, #0
 8007e56:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007e5a:	e7aa      	b.n	8007db2 <_printf_i+0x146>
 8007e5c:	6923      	ldr	r3, [r4, #16]
 8007e5e:	4632      	mov	r2, r6
 8007e60:	4649      	mov	r1, r9
 8007e62:	4640      	mov	r0, r8
 8007e64:	47d0      	blx	sl
 8007e66:	3001      	adds	r0, #1
 8007e68:	d0ad      	beq.n	8007dc6 <_printf_i+0x15a>
 8007e6a:	6823      	ldr	r3, [r4, #0]
 8007e6c:	079b      	lsls	r3, r3, #30
 8007e6e:	d413      	bmi.n	8007e98 <_printf_i+0x22c>
 8007e70:	68e0      	ldr	r0, [r4, #12]
 8007e72:	9b03      	ldr	r3, [sp, #12]
 8007e74:	4298      	cmp	r0, r3
 8007e76:	bfb8      	it	lt
 8007e78:	4618      	movlt	r0, r3
 8007e7a:	e7a6      	b.n	8007dca <_printf_i+0x15e>
 8007e7c:	2301      	movs	r3, #1
 8007e7e:	4632      	mov	r2, r6
 8007e80:	4649      	mov	r1, r9
 8007e82:	4640      	mov	r0, r8
 8007e84:	47d0      	blx	sl
 8007e86:	3001      	adds	r0, #1
 8007e88:	d09d      	beq.n	8007dc6 <_printf_i+0x15a>
 8007e8a:	3501      	adds	r5, #1
 8007e8c:	68e3      	ldr	r3, [r4, #12]
 8007e8e:	9903      	ldr	r1, [sp, #12]
 8007e90:	1a5b      	subs	r3, r3, r1
 8007e92:	42ab      	cmp	r3, r5
 8007e94:	dcf2      	bgt.n	8007e7c <_printf_i+0x210>
 8007e96:	e7eb      	b.n	8007e70 <_printf_i+0x204>
 8007e98:	2500      	movs	r5, #0
 8007e9a:	f104 0619 	add.w	r6, r4, #25
 8007e9e:	e7f5      	b.n	8007e8c <_printf_i+0x220>
 8007ea0:	0800a53a 	.word	0x0800a53a
 8007ea4:	0800a54b 	.word	0x0800a54b

08007ea8 <std>:
 8007ea8:	2300      	movs	r3, #0
 8007eaa:	b510      	push	{r4, lr}
 8007eac:	4604      	mov	r4, r0
 8007eae:	e9c0 3300 	strd	r3, r3, [r0]
 8007eb2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007eb6:	6083      	str	r3, [r0, #8]
 8007eb8:	8181      	strh	r1, [r0, #12]
 8007eba:	6643      	str	r3, [r0, #100]	@ 0x64
 8007ebc:	81c2      	strh	r2, [r0, #14]
 8007ebe:	6183      	str	r3, [r0, #24]
 8007ec0:	4619      	mov	r1, r3
 8007ec2:	2208      	movs	r2, #8
 8007ec4:	305c      	adds	r0, #92	@ 0x5c
 8007ec6:	f000 f967 	bl	8008198 <memset>
 8007eca:	4b0d      	ldr	r3, [pc, #52]	@ (8007f00 <std+0x58>)
 8007ecc:	6263      	str	r3, [r4, #36]	@ 0x24
 8007ece:	4b0d      	ldr	r3, [pc, #52]	@ (8007f04 <std+0x5c>)
 8007ed0:	62a3      	str	r3, [r4, #40]	@ 0x28
 8007ed2:	4b0d      	ldr	r3, [pc, #52]	@ (8007f08 <std+0x60>)
 8007ed4:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8007ed6:	4b0d      	ldr	r3, [pc, #52]	@ (8007f0c <std+0x64>)
 8007ed8:	6323      	str	r3, [r4, #48]	@ 0x30
 8007eda:	4b0d      	ldr	r3, [pc, #52]	@ (8007f10 <std+0x68>)
 8007edc:	6224      	str	r4, [r4, #32]
 8007ede:	429c      	cmp	r4, r3
 8007ee0:	d006      	beq.n	8007ef0 <std+0x48>
 8007ee2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8007ee6:	4294      	cmp	r4, r2
 8007ee8:	d002      	beq.n	8007ef0 <std+0x48>
 8007eea:	33d0      	adds	r3, #208	@ 0xd0
 8007eec:	429c      	cmp	r4, r3
 8007eee:	d105      	bne.n	8007efc <std+0x54>
 8007ef0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8007ef4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007ef8:	f000 b9ec 	b.w	80082d4 <__retarget_lock_init_recursive>
 8007efc:	bd10      	pop	{r4, pc}
 8007efe:	bf00      	nop
 8007f00:	08008099 	.word	0x08008099
 8007f04:	080080bb 	.word	0x080080bb
 8007f08:	080080f3 	.word	0x080080f3
 8007f0c:	08008117 	.word	0x08008117
 8007f10:	20001200 	.word	0x20001200

08007f14 <stdio_exit_handler>:
 8007f14:	4a02      	ldr	r2, [pc, #8]	@ (8007f20 <stdio_exit_handler+0xc>)
 8007f16:	4903      	ldr	r1, [pc, #12]	@ (8007f24 <stdio_exit_handler+0x10>)
 8007f18:	4803      	ldr	r0, [pc, #12]	@ (8007f28 <stdio_exit_handler+0x14>)
 8007f1a:	f000 b869 	b.w	8007ff0 <_fwalk_sglue>
 8007f1e:	bf00      	nop
 8007f20:	20000178 	.word	0x20000178
 8007f24:	08009c55 	.word	0x08009c55
 8007f28:	20000188 	.word	0x20000188

08007f2c <cleanup_stdio>:
 8007f2c:	6841      	ldr	r1, [r0, #4]
 8007f2e:	4b0c      	ldr	r3, [pc, #48]	@ (8007f60 <cleanup_stdio+0x34>)
 8007f30:	4299      	cmp	r1, r3
 8007f32:	b510      	push	{r4, lr}
 8007f34:	4604      	mov	r4, r0
 8007f36:	d001      	beq.n	8007f3c <cleanup_stdio+0x10>
 8007f38:	f001 fe8c 	bl	8009c54 <_fflush_r>
 8007f3c:	68a1      	ldr	r1, [r4, #8]
 8007f3e:	4b09      	ldr	r3, [pc, #36]	@ (8007f64 <cleanup_stdio+0x38>)
 8007f40:	4299      	cmp	r1, r3
 8007f42:	d002      	beq.n	8007f4a <cleanup_stdio+0x1e>
 8007f44:	4620      	mov	r0, r4
 8007f46:	f001 fe85 	bl	8009c54 <_fflush_r>
 8007f4a:	68e1      	ldr	r1, [r4, #12]
 8007f4c:	4b06      	ldr	r3, [pc, #24]	@ (8007f68 <cleanup_stdio+0x3c>)
 8007f4e:	4299      	cmp	r1, r3
 8007f50:	d004      	beq.n	8007f5c <cleanup_stdio+0x30>
 8007f52:	4620      	mov	r0, r4
 8007f54:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007f58:	f001 be7c 	b.w	8009c54 <_fflush_r>
 8007f5c:	bd10      	pop	{r4, pc}
 8007f5e:	bf00      	nop
 8007f60:	20001200 	.word	0x20001200
 8007f64:	20001268 	.word	0x20001268
 8007f68:	200012d0 	.word	0x200012d0

08007f6c <global_stdio_init.part.0>:
 8007f6c:	b510      	push	{r4, lr}
 8007f6e:	4b0b      	ldr	r3, [pc, #44]	@ (8007f9c <global_stdio_init.part.0+0x30>)
 8007f70:	4c0b      	ldr	r4, [pc, #44]	@ (8007fa0 <global_stdio_init.part.0+0x34>)
 8007f72:	4a0c      	ldr	r2, [pc, #48]	@ (8007fa4 <global_stdio_init.part.0+0x38>)
 8007f74:	601a      	str	r2, [r3, #0]
 8007f76:	4620      	mov	r0, r4
 8007f78:	2200      	movs	r2, #0
 8007f7a:	2104      	movs	r1, #4
 8007f7c:	f7ff ff94 	bl	8007ea8 <std>
 8007f80:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8007f84:	2201      	movs	r2, #1
 8007f86:	2109      	movs	r1, #9
 8007f88:	f7ff ff8e 	bl	8007ea8 <std>
 8007f8c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8007f90:	2202      	movs	r2, #2
 8007f92:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007f96:	2112      	movs	r1, #18
 8007f98:	f7ff bf86 	b.w	8007ea8 <std>
 8007f9c:	20001338 	.word	0x20001338
 8007fa0:	20001200 	.word	0x20001200
 8007fa4:	08007f15 	.word	0x08007f15

08007fa8 <__sfp_lock_acquire>:
 8007fa8:	4801      	ldr	r0, [pc, #4]	@ (8007fb0 <__sfp_lock_acquire+0x8>)
 8007faa:	f000 b994 	b.w	80082d6 <__retarget_lock_acquire_recursive>
 8007fae:	bf00      	nop
 8007fb0:	20001341 	.word	0x20001341

08007fb4 <__sfp_lock_release>:
 8007fb4:	4801      	ldr	r0, [pc, #4]	@ (8007fbc <__sfp_lock_release+0x8>)
 8007fb6:	f000 b98f 	b.w	80082d8 <__retarget_lock_release_recursive>
 8007fba:	bf00      	nop
 8007fbc:	20001341 	.word	0x20001341

08007fc0 <__sinit>:
 8007fc0:	b510      	push	{r4, lr}
 8007fc2:	4604      	mov	r4, r0
 8007fc4:	f7ff fff0 	bl	8007fa8 <__sfp_lock_acquire>
 8007fc8:	6a23      	ldr	r3, [r4, #32]
 8007fca:	b11b      	cbz	r3, 8007fd4 <__sinit+0x14>
 8007fcc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007fd0:	f7ff bff0 	b.w	8007fb4 <__sfp_lock_release>
 8007fd4:	4b04      	ldr	r3, [pc, #16]	@ (8007fe8 <__sinit+0x28>)
 8007fd6:	6223      	str	r3, [r4, #32]
 8007fd8:	4b04      	ldr	r3, [pc, #16]	@ (8007fec <__sinit+0x2c>)
 8007fda:	681b      	ldr	r3, [r3, #0]
 8007fdc:	2b00      	cmp	r3, #0
 8007fde:	d1f5      	bne.n	8007fcc <__sinit+0xc>
 8007fe0:	f7ff ffc4 	bl	8007f6c <global_stdio_init.part.0>
 8007fe4:	e7f2      	b.n	8007fcc <__sinit+0xc>
 8007fe6:	bf00      	nop
 8007fe8:	08007f2d 	.word	0x08007f2d
 8007fec:	20001338 	.word	0x20001338

08007ff0 <_fwalk_sglue>:
 8007ff0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007ff4:	4607      	mov	r7, r0
 8007ff6:	4688      	mov	r8, r1
 8007ff8:	4614      	mov	r4, r2
 8007ffa:	2600      	movs	r6, #0
 8007ffc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008000:	f1b9 0901 	subs.w	r9, r9, #1
 8008004:	d505      	bpl.n	8008012 <_fwalk_sglue+0x22>
 8008006:	6824      	ldr	r4, [r4, #0]
 8008008:	2c00      	cmp	r4, #0
 800800a:	d1f7      	bne.n	8007ffc <_fwalk_sglue+0xc>
 800800c:	4630      	mov	r0, r6
 800800e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008012:	89ab      	ldrh	r3, [r5, #12]
 8008014:	2b01      	cmp	r3, #1
 8008016:	d907      	bls.n	8008028 <_fwalk_sglue+0x38>
 8008018:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800801c:	3301      	adds	r3, #1
 800801e:	d003      	beq.n	8008028 <_fwalk_sglue+0x38>
 8008020:	4629      	mov	r1, r5
 8008022:	4638      	mov	r0, r7
 8008024:	47c0      	blx	r8
 8008026:	4306      	orrs	r6, r0
 8008028:	3568      	adds	r5, #104	@ 0x68
 800802a:	e7e9      	b.n	8008000 <_fwalk_sglue+0x10>

0800802c <sniprintf>:
 800802c:	b40c      	push	{r2, r3}
 800802e:	b530      	push	{r4, r5, lr}
 8008030:	4b18      	ldr	r3, [pc, #96]	@ (8008094 <sniprintf+0x68>)
 8008032:	1e0c      	subs	r4, r1, #0
 8008034:	681d      	ldr	r5, [r3, #0]
 8008036:	b09d      	sub	sp, #116	@ 0x74
 8008038:	da08      	bge.n	800804c <sniprintf+0x20>
 800803a:	238b      	movs	r3, #139	@ 0x8b
 800803c:	602b      	str	r3, [r5, #0]
 800803e:	f04f 30ff 	mov.w	r0, #4294967295
 8008042:	b01d      	add	sp, #116	@ 0x74
 8008044:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008048:	b002      	add	sp, #8
 800804a:	4770      	bx	lr
 800804c:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8008050:	f8ad 3014 	strh.w	r3, [sp, #20]
 8008054:	f04f 0300 	mov.w	r3, #0
 8008058:	931b      	str	r3, [sp, #108]	@ 0x6c
 800805a:	bf14      	ite	ne
 800805c:	f104 33ff 	addne.w	r3, r4, #4294967295
 8008060:	4623      	moveq	r3, r4
 8008062:	9304      	str	r3, [sp, #16]
 8008064:	9307      	str	r3, [sp, #28]
 8008066:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800806a:	9002      	str	r0, [sp, #8]
 800806c:	9006      	str	r0, [sp, #24]
 800806e:	f8ad 3016 	strh.w	r3, [sp, #22]
 8008072:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8008074:	ab21      	add	r3, sp, #132	@ 0x84
 8008076:	a902      	add	r1, sp, #8
 8008078:	4628      	mov	r0, r5
 800807a:	9301      	str	r3, [sp, #4]
 800807c:	f001 fc6a 	bl	8009954 <_svfiprintf_r>
 8008080:	1c43      	adds	r3, r0, #1
 8008082:	bfbc      	itt	lt
 8008084:	238b      	movlt	r3, #139	@ 0x8b
 8008086:	602b      	strlt	r3, [r5, #0]
 8008088:	2c00      	cmp	r4, #0
 800808a:	d0da      	beq.n	8008042 <sniprintf+0x16>
 800808c:	9b02      	ldr	r3, [sp, #8]
 800808e:	2200      	movs	r2, #0
 8008090:	701a      	strb	r2, [r3, #0]
 8008092:	e7d6      	b.n	8008042 <sniprintf+0x16>
 8008094:	20000184 	.word	0x20000184

08008098 <__sread>:
 8008098:	b510      	push	{r4, lr}
 800809a:	460c      	mov	r4, r1
 800809c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80080a0:	f000 f8ca 	bl	8008238 <_read_r>
 80080a4:	2800      	cmp	r0, #0
 80080a6:	bfab      	itete	ge
 80080a8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80080aa:	89a3      	ldrhlt	r3, [r4, #12]
 80080ac:	181b      	addge	r3, r3, r0
 80080ae:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80080b2:	bfac      	ite	ge
 80080b4:	6563      	strge	r3, [r4, #84]	@ 0x54
 80080b6:	81a3      	strhlt	r3, [r4, #12]
 80080b8:	bd10      	pop	{r4, pc}

080080ba <__swrite>:
 80080ba:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80080be:	461f      	mov	r7, r3
 80080c0:	898b      	ldrh	r3, [r1, #12]
 80080c2:	05db      	lsls	r3, r3, #23
 80080c4:	4605      	mov	r5, r0
 80080c6:	460c      	mov	r4, r1
 80080c8:	4616      	mov	r6, r2
 80080ca:	d505      	bpl.n	80080d8 <__swrite+0x1e>
 80080cc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80080d0:	2302      	movs	r3, #2
 80080d2:	2200      	movs	r2, #0
 80080d4:	f000 f89e 	bl	8008214 <_lseek_r>
 80080d8:	89a3      	ldrh	r3, [r4, #12]
 80080da:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80080de:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80080e2:	81a3      	strh	r3, [r4, #12]
 80080e4:	4632      	mov	r2, r6
 80080e6:	463b      	mov	r3, r7
 80080e8:	4628      	mov	r0, r5
 80080ea:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80080ee:	f000 b8b5 	b.w	800825c <_write_r>

080080f2 <__sseek>:
 80080f2:	b510      	push	{r4, lr}
 80080f4:	460c      	mov	r4, r1
 80080f6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80080fa:	f000 f88b 	bl	8008214 <_lseek_r>
 80080fe:	1c43      	adds	r3, r0, #1
 8008100:	89a3      	ldrh	r3, [r4, #12]
 8008102:	bf15      	itete	ne
 8008104:	6560      	strne	r0, [r4, #84]	@ 0x54
 8008106:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800810a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800810e:	81a3      	strheq	r3, [r4, #12]
 8008110:	bf18      	it	ne
 8008112:	81a3      	strhne	r3, [r4, #12]
 8008114:	bd10      	pop	{r4, pc}

08008116 <__sclose>:
 8008116:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800811a:	f000 b86b 	b.w	80081f4 <_close_r>

0800811e <_vsniprintf_r>:
 800811e:	b530      	push	{r4, r5, lr}
 8008120:	4614      	mov	r4, r2
 8008122:	2c00      	cmp	r4, #0
 8008124:	b09b      	sub	sp, #108	@ 0x6c
 8008126:	4605      	mov	r5, r0
 8008128:	461a      	mov	r2, r3
 800812a:	da05      	bge.n	8008138 <_vsniprintf_r+0x1a>
 800812c:	238b      	movs	r3, #139	@ 0x8b
 800812e:	6003      	str	r3, [r0, #0]
 8008130:	f04f 30ff 	mov.w	r0, #4294967295
 8008134:	b01b      	add	sp, #108	@ 0x6c
 8008136:	bd30      	pop	{r4, r5, pc}
 8008138:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800813c:	f8ad 300c 	strh.w	r3, [sp, #12]
 8008140:	f04f 0300 	mov.w	r3, #0
 8008144:	9319      	str	r3, [sp, #100]	@ 0x64
 8008146:	bf14      	ite	ne
 8008148:	f104 33ff 	addne.w	r3, r4, #4294967295
 800814c:	4623      	moveq	r3, r4
 800814e:	9302      	str	r3, [sp, #8]
 8008150:	9305      	str	r3, [sp, #20]
 8008152:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8008156:	9100      	str	r1, [sp, #0]
 8008158:	9104      	str	r1, [sp, #16]
 800815a:	f8ad 300e 	strh.w	r3, [sp, #14]
 800815e:	4669      	mov	r1, sp
 8008160:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 8008162:	f001 fbf7 	bl	8009954 <_svfiprintf_r>
 8008166:	1c43      	adds	r3, r0, #1
 8008168:	bfbc      	itt	lt
 800816a:	238b      	movlt	r3, #139	@ 0x8b
 800816c:	602b      	strlt	r3, [r5, #0]
 800816e:	2c00      	cmp	r4, #0
 8008170:	d0e0      	beq.n	8008134 <_vsniprintf_r+0x16>
 8008172:	9b00      	ldr	r3, [sp, #0]
 8008174:	2200      	movs	r2, #0
 8008176:	701a      	strb	r2, [r3, #0]
 8008178:	e7dc      	b.n	8008134 <_vsniprintf_r+0x16>
	...

0800817c <vsniprintf>:
 800817c:	b507      	push	{r0, r1, r2, lr}
 800817e:	9300      	str	r3, [sp, #0]
 8008180:	4613      	mov	r3, r2
 8008182:	460a      	mov	r2, r1
 8008184:	4601      	mov	r1, r0
 8008186:	4803      	ldr	r0, [pc, #12]	@ (8008194 <vsniprintf+0x18>)
 8008188:	6800      	ldr	r0, [r0, #0]
 800818a:	f7ff ffc8 	bl	800811e <_vsniprintf_r>
 800818e:	b003      	add	sp, #12
 8008190:	f85d fb04 	ldr.w	pc, [sp], #4
 8008194:	20000184 	.word	0x20000184

08008198 <memset>:
 8008198:	4402      	add	r2, r0
 800819a:	4603      	mov	r3, r0
 800819c:	4293      	cmp	r3, r2
 800819e:	d100      	bne.n	80081a2 <memset+0xa>
 80081a0:	4770      	bx	lr
 80081a2:	f803 1b01 	strb.w	r1, [r3], #1
 80081a6:	e7f9      	b.n	800819c <memset+0x4>

080081a8 <strcat>:
 80081a8:	b510      	push	{r4, lr}
 80081aa:	4602      	mov	r2, r0
 80081ac:	7814      	ldrb	r4, [r2, #0]
 80081ae:	4613      	mov	r3, r2
 80081b0:	3201      	adds	r2, #1
 80081b2:	2c00      	cmp	r4, #0
 80081b4:	d1fa      	bne.n	80081ac <strcat+0x4>
 80081b6:	3b01      	subs	r3, #1
 80081b8:	f811 2b01 	ldrb.w	r2, [r1], #1
 80081bc:	f803 2f01 	strb.w	r2, [r3, #1]!
 80081c0:	2a00      	cmp	r2, #0
 80081c2:	d1f9      	bne.n	80081b8 <strcat+0x10>
 80081c4:	bd10      	pop	{r4, pc}

080081c6 <strncpy>:
 80081c6:	b510      	push	{r4, lr}
 80081c8:	3901      	subs	r1, #1
 80081ca:	4603      	mov	r3, r0
 80081cc:	b132      	cbz	r2, 80081dc <strncpy+0x16>
 80081ce:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 80081d2:	f803 4b01 	strb.w	r4, [r3], #1
 80081d6:	3a01      	subs	r2, #1
 80081d8:	2c00      	cmp	r4, #0
 80081da:	d1f7      	bne.n	80081cc <strncpy+0x6>
 80081dc:	441a      	add	r2, r3
 80081de:	2100      	movs	r1, #0
 80081e0:	4293      	cmp	r3, r2
 80081e2:	d100      	bne.n	80081e6 <strncpy+0x20>
 80081e4:	bd10      	pop	{r4, pc}
 80081e6:	f803 1b01 	strb.w	r1, [r3], #1
 80081ea:	e7f9      	b.n	80081e0 <strncpy+0x1a>

080081ec <_localeconv_r>:
 80081ec:	4800      	ldr	r0, [pc, #0]	@ (80081f0 <_localeconv_r+0x4>)
 80081ee:	4770      	bx	lr
 80081f0:	200002c4 	.word	0x200002c4

080081f4 <_close_r>:
 80081f4:	b538      	push	{r3, r4, r5, lr}
 80081f6:	4d06      	ldr	r5, [pc, #24]	@ (8008210 <_close_r+0x1c>)
 80081f8:	2300      	movs	r3, #0
 80081fa:	4604      	mov	r4, r0
 80081fc:	4608      	mov	r0, r1
 80081fe:	602b      	str	r3, [r5, #0]
 8008200:	f7fa f9ba 	bl	8002578 <_close>
 8008204:	1c43      	adds	r3, r0, #1
 8008206:	d102      	bne.n	800820e <_close_r+0x1a>
 8008208:	682b      	ldr	r3, [r5, #0]
 800820a:	b103      	cbz	r3, 800820e <_close_r+0x1a>
 800820c:	6023      	str	r3, [r4, #0]
 800820e:	bd38      	pop	{r3, r4, r5, pc}
 8008210:	2000133c 	.word	0x2000133c

08008214 <_lseek_r>:
 8008214:	b538      	push	{r3, r4, r5, lr}
 8008216:	4d07      	ldr	r5, [pc, #28]	@ (8008234 <_lseek_r+0x20>)
 8008218:	4604      	mov	r4, r0
 800821a:	4608      	mov	r0, r1
 800821c:	4611      	mov	r1, r2
 800821e:	2200      	movs	r2, #0
 8008220:	602a      	str	r2, [r5, #0]
 8008222:	461a      	mov	r2, r3
 8008224:	f7fa f9cf 	bl	80025c6 <_lseek>
 8008228:	1c43      	adds	r3, r0, #1
 800822a:	d102      	bne.n	8008232 <_lseek_r+0x1e>
 800822c:	682b      	ldr	r3, [r5, #0]
 800822e:	b103      	cbz	r3, 8008232 <_lseek_r+0x1e>
 8008230:	6023      	str	r3, [r4, #0]
 8008232:	bd38      	pop	{r3, r4, r5, pc}
 8008234:	2000133c 	.word	0x2000133c

08008238 <_read_r>:
 8008238:	b538      	push	{r3, r4, r5, lr}
 800823a:	4d07      	ldr	r5, [pc, #28]	@ (8008258 <_read_r+0x20>)
 800823c:	4604      	mov	r4, r0
 800823e:	4608      	mov	r0, r1
 8008240:	4611      	mov	r1, r2
 8008242:	2200      	movs	r2, #0
 8008244:	602a      	str	r2, [r5, #0]
 8008246:	461a      	mov	r2, r3
 8008248:	f7fa f95d 	bl	8002506 <_read>
 800824c:	1c43      	adds	r3, r0, #1
 800824e:	d102      	bne.n	8008256 <_read_r+0x1e>
 8008250:	682b      	ldr	r3, [r5, #0]
 8008252:	b103      	cbz	r3, 8008256 <_read_r+0x1e>
 8008254:	6023      	str	r3, [r4, #0]
 8008256:	bd38      	pop	{r3, r4, r5, pc}
 8008258:	2000133c 	.word	0x2000133c

0800825c <_write_r>:
 800825c:	b538      	push	{r3, r4, r5, lr}
 800825e:	4d07      	ldr	r5, [pc, #28]	@ (800827c <_write_r+0x20>)
 8008260:	4604      	mov	r4, r0
 8008262:	4608      	mov	r0, r1
 8008264:	4611      	mov	r1, r2
 8008266:	2200      	movs	r2, #0
 8008268:	602a      	str	r2, [r5, #0]
 800826a:	461a      	mov	r2, r3
 800826c:	f7fa f968 	bl	8002540 <_write>
 8008270:	1c43      	adds	r3, r0, #1
 8008272:	d102      	bne.n	800827a <_write_r+0x1e>
 8008274:	682b      	ldr	r3, [r5, #0]
 8008276:	b103      	cbz	r3, 800827a <_write_r+0x1e>
 8008278:	6023      	str	r3, [r4, #0]
 800827a:	bd38      	pop	{r3, r4, r5, pc}
 800827c:	2000133c 	.word	0x2000133c

08008280 <__errno>:
 8008280:	4b01      	ldr	r3, [pc, #4]	@ (8008288 <__errno+0x8>)
 8008282:	6818      	ldr	r0, [r3, #0]
 8008284:	4770      	bx	lr
 8008286:	bf00      	nop
 8008288:	20000184 	.word	0x20000184

0800828c <__libc_init_array>:
 800828c:	b570      	push	{r4, r5, r6, lr}
 800828e:	4d0d      	ldr	r5, [pc, #52]	@ (80082c4 <__libc_init_array+0x38>)
 8008290:	4c0d      	ldr	r4, [pc, #52]	@ (80082c8 <__libc_init_array+0x3c>)
 8008292:	1b64      	subs	r4, r4, r5
 8008294:	10a4      	asrs	r4, r4, #2
 8008296:	2600      	movs	r6, #0
 8008298:	42a6      	cmp	r6, r4
 800829a:	d109      	bne.n	80082b0 <__libc_init_array+0x24>
 800829c:	4d0b      	ldr	r5, [pc, #44]	@ (80082cc <__libc_init_array+0x40>)
 800829e:	4c0c      	ldr	r4, [pc, #48]	@ (80082d0 <__libc_init_array+0x44>)
 80082a0:	f002 f868 	bl	800a374 <_init>
 80082a4:	1b64      	subs	r4, r4, r5
 80082a6:	10a4      	asrs	r4, r4, #2
 80082a8:	2600      	movs	r6, #0
 80082aa:	42a6      	cmp	r6, r4
 80082ac:	d105      	bne.n	80082ba <__libc_init_array+0x2e>
 80082ae:	bd70      	pop	{r4, r5, r6, pc}
 80082b0:	f855 3b04 	ldr.w	r3, [r5], #4
 80082b4:	4798      	blx	r3
 80082b6:	3601      	adds	r6, #1
 80082b8:	e7ee      	b.n	8008298 <__libc_init_array+0xc>
 80082ba:	f855 3b04 	ldr.w	r3, [r5], #4
 80082be:	4798      	blx	r3
 80082c0:	3601      	adds	r6, #1
 80082c2:	e7f2      	b.n	80082aa <__libc_init_array+0x1e>
 80082c4:	0800a8a4 	.word	0x0800a8a4
 80082c8:	0800a8a4 	.word	0x0800a8a4
 80082cc:	0800a8a4 	.word	0x0800a8a4
 80082d0:	0800a8a8 	.word	0x0800a8a8

080082d4 <__retarget_lock_init_recursive>:
 80082d4:	4770      	bx	lr

080082d6 <__retarget_lock_acquire_recursive>:
 80082d6:	4770      	bx	lr

080082d8 <__retarget_lock_release_recursive>:
 80082d8:	4770      	bx	lr

080082da <memcpy>:
 80082da:	440a      	add	r2, r1
 80082dc:	4291      	cmp	r1, r2
 80082de:	f100 33ff 	add.w	r3, r0, #4294967295
 80082e2:	d100      	bne.n	80082e6 <memcpy+0xc>
 80082e4:	4770      	bx	lr
 80082e6:	b510      	push	{r4, lr}
 80082e8:	f811 4b01 	ldrb.w	r4, [r1], #1
 80082ec:	f803 4f01 	strb.w	r4, [r3, #1]!
 80082f0:	4291      	cmp	r1, r2
 80082f2:	d1f9      	bne.n	80082e8 <memcpy+0xe>
 80082f4:	bd10      	pop	{r4, pc}

080082f6 <quorem>:
 80082f6:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80082fa:	6903      	ldr	r3, [r0, #16]
 80082fc:	690c      	ldr	r4, [r1, #16]
 80082fe:	42a3      	cmp	r3, r4
 8008300:	4607      	mov	r7, r0
 8008302:	db7e      	blt.n	8008402 <quorem+0x10c>
 8008304:	3c01      	subs	r4, #1
 8008306:	f101 0814 	add.w	r8, r1, #20
 800830a:	00a3      	lsls	r3, r4, #2
 800830c:	f100 0514 	add.w	r5, r0, #20
 8008310:	9300      	str	r3, [sp, #0]
 8008312:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008316:	9301      	str	r3, [sp, #4]
 8008318:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800831c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008320:	3301      	adds	r3, #1
 8008322:	429a      	cmp	r2, r3
 8008324:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8008328:	fbb2 f6f3 	udiv	r6, r2, r3
 800832c:	d32e      	bcc.n	800838c <quorem+0x96>
 800832e:	f04f 0a00 	mov.w	sl, #0
 8008332:	46c4      	mov	ip, r8
 8008334:	46ae      	mov	lr, r5
 8008336:	46d3      	mov	fp, sl
 8008338:	f85c 3b04 	ldr.w	r3, [ip], #4
 800833c:	b298      	uxth	r0, r3
 800833e:	fb06 a000 	mla	r0, r6, r0, sl
 8008342:	0c02      	lsrs	r2, r0, #16
 8008344:	0c1b      	lsrs	r3, r3, #16
 8008346:	fb06 2303 	mla	r3, r6, r3, r2
 800834a:	f8de 2000 	ldr.w	r2, [lr]
 800834e:	b280      	uxth	r0, r0
 8008350:	b292      	uxth	r2, r2
 8008352:	1a12      	subs	r2, r2, r0
 8008354:	445a      	add	r2, fp
 8008356:	f8de 0000 	ldr.w	r0, [lr]
 800835a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800835e:	b29b      	uxth	r3, r3
 8008360:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8008364:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8008368:	b292      	uxth	r2, r2
 800836a:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800836e:	45e1      	cmp	r9, ip
 8008370:	f84e 2b04 	str.w	r2, [lr], #4
 8008374:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8008378:	d2de      	bcs.n	8008338 <quorem+0x42>
 800837a:	9b00      	ldr	r3, [sp, #0]
 800837c:	58eb      	ldr	r3, [r5, r3]
 800837e:	b92b      	cbnz	r3, 800838c <quorem+0x96>
 8008380:	9b01      	ldr	r3, [sp, #4]
 8008382:	3b04      	subs	r3, #4
 8008384:	429d      	cmp	r5, r3
 8008386:	461a      	mov	r2, r3
 8008388:	d32f      	bcc.n	80083ea <quorem+0xf4>
 800838a:	613c      	str	r4, [r7, #16]
 800838c:	4638      	mov	r0, r7
 800838e:	f001 f97d 	bl	800968c <__mcmp>
 8008392:	2800      	cmp	r0, #0
 8008394:	db25      	blt.n	80083e2 <quorem+0xec>
 8008396:	4629      	mov	r1, r5
 8008398:	2000      	movs	r0, #0
 800839a:	f858 2b04 	ldr.w	r2, [r8], #4
 800839e:	f8d1 c000 	ldr.w	ip, [r1]
 80083a2:	fa1f fe82 	uxth.w	lr, r2
 80083a6:	fa1f f38c 	uxth.w	r3, ip
 80083aa:	eba3 030e 	sub.w	r3, r3, lr
 80083ae:	4403      	add	r3, r0
 80083b0:	0c12      	lsrs	r2, r2, #16
 80083b2:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80083b6:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80083ba:	b29b      	uxth	r3, r3
 80083bc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80083c0:	45c1      	cmp	r9, r8
 80083c2:	f841 3b04 	str.w	r3, [r1], #4
 80083c6:	ea4f 4022 	mov.w	r0, r2, asr #16
 80083ca:	d2e6      	bcs.n	800839a <quorem+0xa4>
 80083cc:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80083d0:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80083d4:	b922      	cbnz	r2, 80083e0 <quorem+0xea>
 80083d6:	3b04      	subs	r3, #4
 80083d8:	429d      	cmp	r5, r3
 80083da:	461a      	mov	r2, r3
 80083dc:	d30b      	bcc.n	80083f6 <quorem+0x100>
 80083de:	613c      	str	r4, [r7, #16]
 80083e0:	3601      	adds	r6, #1
 80083e2:	4630      	mov	r0, r6
 80083e4:	b003      	add	sp, #12
 80083e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80083ea:	6812      	ldr	r2, [r2, #0]
 80083ec:	3b04      	subs	r3, #4
 80083ee:	2a00      	cmp	r2, #0
 80083f0:	d1cb      	bne.n	800838a <quorem+0x94>
 80083f2:	3c01      	subs	r4, #1
 80083f4:	e7c6      	b.n	8008384 <quorem+0x8e>
 80083f6:	6812      	ldr	r2, [r2, #0]
 80083f8:	3b04      	subs	r3, #4
 80083fa:	2a00      	cmp	r2, #0
 80083fc:	d1ef      	bne.n	80083de <quorem+0xe8>
 80083fe:	3c01      	subs	r4, #1
 8008400:	e7ea      	b.n	80083d8 <quorem+0xe2>
 8008402:	2000      	movs	r0, #0
 8008404:	e7ee      	b.n	80083e4 <quorem+0xee>
	...

08008408 <_dtoa_r>:
 8008408:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800840c:	69c7      	ldr	r7, [r0, #28]
 800840e:	b097      	sub	sp, #92	@ 0x5c
 8008410:	ed8d 0b04 	vstr	d0, [sp, #16]
 8008414:	ec55 4b10 	vmov	r4, r5, d0
 8008418:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800841a:	9107      	str	r1, [sp, #28]
 800841c:	4681      	mov	r9, r0
 800841e:	920c      	str	r2, [sp, #48]	@ 0x30
 8008420:	9311      	str	r3, [sp, #68]	@ 0x44
 8008422:	b97f      	cbnz	r7, 8008444 <_dtoa_r+0x3c>
 8008424:	2010      	movs	r0, #16
 8008426:	f000 fe09 	bl	800903c <malloc>
 800842a:	4602      	mov	r2, r0
 800842c:	f8c9 001c 	str.w	r0, [r9, #28]
 8008430:	b920      	cbnz	r0, 800843c <_dtoa_r+0x34>
 8008432:	4ba9      	ldr	r3, [pc, #676]	@ (80086d8 <_dtoa_r+0x2d0>)
 8008434:	21ef      	movs	r1, #239	@ 0xef
 8008436:	48a9      	ldr	r0, [pc, #676]	@ (80086dc <_dtoa_r+0x2d4>)
 8008438:	f001 fc5e 	bl	8009cf8 <__assert_func>
 800843c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8008440:	6007      	str	r7, [r0, #0]
 8008442:	60c7      	str	r7, [r0, #12]
 8008444:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8008448:	6819      	ldr	r1, [r3, #0]
 800844a:	b159      	cbz	r1, 8008464 <_dtoa_r+0x5c>
 800844c:	685a      	ldr	r2, [r3, #4]
 800844e:	604a      	str	r2, [r1, #4]
 8008450:	2301      	movs	r3, #1
 8008452:	4093      	lsls	r3, r2
 8008454:	608b      	str	r3, [r1, #8]
 8008456:	4648      	mov	r0, r9
 8008458:	f000 fee6 	bl	8009228 <_Bfree>
 800845c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8008460:	2200      	movs	r2, #0
 8008462:	601a      	str	r2, [r3, #0]
 8008464:	1e2b      	subs	r3, r5, #0
 8008466:	bfb9      	ittee	lt
 8008468:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800846c:	9305      	strlt	r3, [sp, #20]
 800846e:	2300      	movge	r3, #0
 8008470:	6033      	strge	r3, [r6, #0]
 8008472:	9f05      	ldr	r7, [sp, #20]
 8008474:	4b9a      	ldr	r3, [pc, #616]	@ (80086e0 <_dtoa_r+0x2d8>)
 8008476:	bfbc      	itt	lt
 8008478:	2201      	movlt	r2, #1
 800847a:	6032      	strlt	r2, [r6, #0]
 800847c:	43bb      	bics	r3, r7
 800847e:	d112      	bne.n	80084a6 <_dtoa_r+0x9e>
 8008480:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8008482:	f242 730f 	movw	r3, #9999	@ 0x270f
 8008486:	6013      	str	r3, [r2, #0]
 8008488:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800848c:	4323      	orrs	r3, r4
 800848e:	f000 855a 	beq.w	8008f46 <_dtoa_r+0xb3e>
 8008492:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8008494:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 80086f4 <_dtoa_r+0x2ec>
 8008498:	2b00      	cmp	r3, #0
 800849a:	f000 855c 	beq.w	8008f56 <_dtoa_r+0xb4e>
 800849e:	f10a 0303 	add.w	r3, sl, #3
 80084a2:	f000 bd56 	b.w	8008f52 <_dtoa_r+0xb4a>
 80084a6:	ed9d 7b04 	vldr	d7, [sp, #16]
 80084aa:	2200      	movs	r2, #0
 80084ac:	ec51 0b17 	vmov	r0, r1, d7
 80084b0:	2300      	movs	r3, #0
 80084b2:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 80084b6:	f7f8 fb17 	bl	8000ae8 <__aeabi_dcmpeq>
 80084ba:	4680      	mov	r8, r0
 80084bc:	b158      	cbz	r0, 80084d6 <_dtoa_r+0xce>
 80084be:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80084c0:	2301      	movs	r3, #1
 80084c2:	6013      	str	r3, [r2, #0]
 80084c4:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80084c6:	b113      	cbz	r3, 80084ce <_dtoa_r+0xc6>
 80084c8:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 80084ca:	4b86      	ldr	r3, [pc, #536]	@ (80086e4 <_dtoa_r+0x2dc>)
 80084cc:	6013      	str	r3, [r2, #0]
 80084ce:	f8df a228 	ldr.w	sl, [pc, #552]	@ 80086f8 <_dtoa_r+0x2f0>
 80084d2:	f000 bd40 	b.w	8008f56 <_dtoa_r+0xb4e>
 80084d6:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 80084da:	aa14      	add	r2, sp, #80	@ 0x50
 80084dc:	a915      	add	r1, sp, #84	@ 0x54
 80084de:	4648      	mov	r0, r9
 80084e0:	f001 f984 	bl	80097ec <__d2b>
 80084e4:	f3c7 560a 	ubfx	r6, r7, #20, #11
 80084e8:	9002      	str	r0, [sp, #8]
 80084ea:	2e00      	cmp	r6, #0
 80084ec:	d078      	beq.n	80085e0 <_dtoa_r+0x1d8>
 80084ee:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80084f0:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 80084f4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80084f8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80084fc:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8008500:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8008504:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8008508:	4619      	mov	r1, r3
 800850a:	2200      	movs	r2, #0
 800850c:	4b76      	ldr	r3, [pc, #472]	@ (80086e8 <_dtoa_r+0x2e0>)
 800850e:	f7f7 fecb 	bl	80002a8 <__aeabi_dsub>
 8008512:	a36b      	add	r3, pc, #428	@ (adr r3, 80086c0 <_dtoa_r+0x2b8>)
 8008514:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008518:	f7f8 f87e 	bl	8000618 <__aeabi_dmul>
 800851c:	a36a      	add	r3, pc, #424	@ (adr r3, 80086c8 <_dtoa_r+0x2c0>)
 800851e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008522:	f7f7 fec3 	bl	80002ac <__adddf3>
 8008526:	4604      	mov	r4, r0
 8008528:	4630      	mov	r0, r6
 800852a:	460d      	mov	r5, r1
 800852c:	f7f8 f80a 	bl	8000544 <__aeabi_i2d>
 8008530:	a367      	add	r3, pc, #412	@ (adr r3, 80086d0 <_dtoa_r+0x2c8>)
 8008532:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008536:	f7f8 f86f 	bl	8000618 <__aeabi_dmul>
 800853a:	4602      	mov	r2, r0
 800853c:	460b      	mov	r3, r1
 800853e:	4620      	mov	r0, r4
 8008540:	4629      	mov	r1, r5
 8008542:	f7f7 feb3 	bl	80002ac <__adddf3>
 8008546:	4604      	mov	r4, r0
 8008548:	460d      	mov	r5, r1
 800854a:	f7f8 fb15 	bl	8000b78 <__aeabi_d2iz>
 800854e:	2200      	movs	r2, #0
 8008550:	4607      	mov	r7, r0
 8008552:	2300      	movs	r3, #0
 8008554:	4620      	mov	r0, r4
 8008556:	4629      	mov	r1, r5
 8008558:	f7f8 fad0 	bl	8000afc <__aeabi_dcmplt>
 800855c:	b140      	cbz	r0, 8008570 <_dtoa_r+0x168>
 800855e:	4638      	mov	r0, r7
 8008560:	f7f7 fff0 	bl	8000544 <__aeabi_i2d>
 8008564:	4622      	mov	r2, r4
 8008566:	462b      	mov	r3, r5
 8008568:	f7f8 fabe 	bl	8000ae8 <__aeabi_dcmpeq>
 800856c:	b900      	cbnz	r0, 8008570 <_dtoa_r+0x168>
 800856e:	3f01      	subs	r7, #1
 8008570:	2f16      	cmp	r7, #22
 8008572:	d852      	bhi.n	800861a <_dtoa_r+0x212>
 8008574:	4b5d      	ldr	r3, [pc, #372]	@ (80086ec <_dtoa_r+0x2e4>)
 8008576:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800857a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800857e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8008582:	f7f8 fabb 	bl	8000afc <__aeabi_dcmplt>
 8008586:	2800      	cmp	r0, #0
 8008588:	d049      	beq.n	800861e <_dtoa_r+0x216>
 800858a:	3f01      	subs	r7, #1
 800858c:	2300      	movs	r3, #0
 800858e:	9310      	str	r3, [sp, #64]	@ 0x40
 8008590:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8008592:	1b9b      	subs	r3, r3, r6
 8008594:	1e5a      	subs	r2, r3, #1
 8008596:	bf45      	ittet	mi
 8008598:	f1c3 0301 	rsbmi	r3, r3, #1
 800859c:	9300      	strmi	r3, [sp, #0]
 800859e:	2300      	movpl	r3, #0
 80085a0:	2300      	movmi	r3, #0
 80085a2:	9206      	str	r2, [sp, #24]
 80085a4:	bf54      	ite	pl
 80085a6:	9300      	strpl	r3, [sp, #0]
 80085a8:	9306      	strmi	r3, [sp, #24]
 80085aa:	2f00      	cmp	r7, #0
 80085ac:	db39      	blt.n	8008622 <_dtoa_r+0x21a>
 80085ae:	9b06      	ldr	r3, [sp, #24]
 80085b0:	970d      	str	r7, [sp, #52]	@ 0x34
 80085b2:	443b      	add	r3, r7
 80085b4:	9306      	str	r3, [sp, #24]
 80085b6:	2300      	movs	r3, #0
 80085b8:	9308      	str	r3, [sp, #32]
 80085ba:	9b07      	ldr	r3, [sp, #28]
 80085bc:	2b09      	cmp	r3, #9
 80085be:	d863      	bhi.n	8008688 <_dtoa_r+0x280>
 80085c0:	2b05      	cmp	r3, #5
 80085c2:	bfc4      	itt	gt
 80085c4:	3b04      	subgt	r3, #4
 80085c6:	9307      	strgt	r3, [sp, #28]
 80085c8:	9b07      	ldr	r3, [sp, #28]
 80085ca:	f1a3 0302 	sub.w	r3, r3, #2
 80085ce:	bfcc      	ite	gt
 80085d0:	2400      	movgt	r4, #0
 80085d2:	2401      	movle	r4, #1
 80085d4:	2b03      	cmp	r3, #3
 80085d6:	d863      	bhi.n	80086a0 <_dtoa_r+0x298>
 80085d8:	e8df f003 	tbb	[pc, r3]
 80085dc:	2b375452 	.word	0x2b375452
 80085e0:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 80085e4:	441e      	add	r6, r3
 80085e6:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80085ea:	2b20      	cmp	r3, #32
 80085ec:	bfc1      	itttt	gt
 80085ee:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 80085f2:	409f      	lslgt	r7, r3
 80085f4:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 80085f8:	fa24 f303 	lsrgt.w	r3, r4, r3
 80085fc:	bfd6      	itet	le
 80085fe:	f1c3 0320 	rsble	r3, r3, #32
 8008602:	ea47 0003 	orrgt.w	r0, r7, r3
 8008606:	fa04 f003 	lslle.w	r0, r4, r3
 800860a:	f7f7 ff8b 	bl	8000524 <__aeabi_ui2d>
 800860e:	2201      	movs	r2, #1
 8008610:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8008614:	3e01      	subs	r6, #1
 8008616:	9212      	str	r2, [sp, #72]	@ 0x48
 8008618:	e776      	b.n	8008508 <_dtoa_r+0x100>
 800861a:	2301      	movs	r3, #1
 800861c:	e7b7      	b.n	800858e <_dtoa_r+0x186>
 800861e:	9010      	str	r0, [sp, #64]	@ 0x40
 8008620:	e7b6      	b.n	8008590 <_dtoa_r+0x188>
 8008622:	9b00      	ldr	r3, [sp, #0]
 8008624:	1bdb      	subs	r3, r3, r7
 8008626:	9300      	str	r3, [sp, #0]
 8008628:	427b      	negs	r3, r7
 800862a:	9308      	str	r3, [sp, #32]
 800862c:	2300      	movs	r3, #0
 800862e:	930d      	str	r3, [sp, #52]	@ 0x34
 8008630:	e7c3      	b.n	80085ba <_dtoa_r+0x1b2>
 8008632:	2301      	movs	r3, #1
 8008634:	9309      	str	r3, [sp, #36]	@ 0x24
 8008636:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008638:	eb07 0b03 	add.w	fp, r7, r3
 800863c:	f10b 0301 	add.w	r3, fp, #1
 8008640:	2b01      	cmp	r3, #1
 8008642:	9303      	str	r3, [sp, #12]
 8008644:	bfb8      	it	lt
 8008646:	2301      	movlt	r3, #1
 8008648:	e006      	b.n	8008658 <_dtoa_r+0x250>
 800864a:	2301      	movs	r3, #1
 800864c:	9309      	str	r3, [sp, #36]	@ 0x24
 800864e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008650:	2b00      	cmp	r3, #0
 8008652:	dd28      	ble.n	80086a6 <_dtoa_r+0x29e>
 8008654:	469b      	mov	fp, r3
 8008656:	9303      	str	r3, [sp, #12]
 8008658:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800865c:	2100      	movs	r1, #0
 800865e:	2204      	movs	r2, #4
 8008660:	f102 0514 	add.w	r5, r2, #20
 8008664:	429d      	cmp	r5, r3
 8008666:	d926      	bls.n	80086b6 <_dtoa_r+0x2ae>
 8008668:	6041      	str	r1, [r0, #4]
 800866a:	4648      	mov	r0, r9
 800866c:	f000 fd9c 	bl	80091a8 <_Balloc>
 8008670:	4682      	mov	sl, r0
 8008672:	2800      	cmp	r0, #0
 8008674:	d142      	bne.n	80086fc <_dtoa_r+0x2f4>
 8008676:	4b1e      	ldr	r3, [pc, #120]	@ (80086f0 <_dtoa_r+0x2e8>)
 8008678:	4602      	mov	r2, r0
 800867a:	f240 11af 	movw	r1, #431	@ 0x1af
 800867e:	e6da      	b.n	8008436 <_dtoa_r+0x2e>
 8008680:	2300      	movs	r3, #0
 8008682:	e7e3      	b.n	800864c <_dtoa_r+0x244>
 8008684:	2300      	movs	r3, #0
 8008686:	e7d5      	b.n	8008634 <_dtoa_r+0x22c>
 8008688:	2401      	movs	r4, #1
 800868a:	2300      	movs	r3, #0
 800868c:	9307      	str	r3, [sp, #28]
 800868e:	9409      	str	r4, [sp, #36]	@ 0x24
 8008690:	f04f 3bff 	mov.w	fp, #4294967295
 8008694:	2200      	movs	r2, #0
 8008696:	f8cd b00c 	str.w	fp, [sp, #12]
 800869a:	2312      	movs	r3, #18
 800869c:	920c      	str	r2, [sp, #48]	@ 0x30
 800869e:	e7db      	b.n	8008658 <_dtoa_r+0x250>
 80086a0:	2301      	movs	r3, #1
 80086a2:	9309      	str	r3, [sp, #36]	@ 0x24
 80086a4:	e7f4      	b.n	8008690 <_dtoa_r+0x288>
 80086a6:	f04f 0b01 	mov.w	fp, #1
 80086aa:	f8cd b00c 	str.w	fp, [sp, #12]
 80086ae:	465b      	mov	r3, fp
 80086b0:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 80086b4:	e7d0      	b.n	8008658 <_dtoa_r+0x250>
 80086b6:	3101      	adds	r1, #1
 80086b8:	0052      	lsls	r2, r2, #1
 80086ba:	e7d1      	b.n	8008660 <_dtoa_r+0x258>
 80086bc:	f3af 8000 	nop.w
 80086c0:	636f4361 	.word	0x636f4361
 80086c4:	3fd287a7 	.word	0x3fd287a7
 80086c8:	8b60c8b3 	.word	0x8b60c8b3
 80086cc:	3fc68a28 	.word	0x3fc68a28
 80086d0:	509f79fb 	.word	0x509f79fb
 80086d4:	3fd34413 	.word	0x3fd34413
 80086d8:	0800a569 	.word	0x0800a569
 80086dc:	0800a580 	.word	0x0800a580
 80086e0:	7ff00000 	.word	0x7ff00000
 80086e4:	0800a539 	.word	0x0800a539
 80086e8:	3ff80000 	.word	0x3ff80000
 80086ec:	0800a6d0 	.word	0x0800a6d0
 80086f0:	0800a5d8 	.word	0x0800a5d8
 80086f4:	0800a565 	.word	0x0800a565
 80086f8:	0800a538 	.word	0x0800a538
 80086fc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8008700:	6018      	str	r0, [r3, #0]
 8008702:	9b03      	ldr	r3, [sp, #12]
 8008704:	2b0e      	cmp	r3, #14
 8008706:	f200 80a1 	bhi.w	800884c <_dtoa_r+0x444>
 800870a:	2c00      	cmp	r4, #0
 800870c:	f000 809e 	beq.w	800884c <_dtoa_r+0x444>
 8008710:	2f00      	cmp	r7, #0
 8008712:	dd33      	ble.n	800877c <_dtoa_r+0x374>
 8008714:	4b9c      	ldr	r3, [pc, #624]	@ (8008988 <_dtoa_r+0x580>)
 8008716:	f007 020f 	and.w	r2, r7, #15
 800871a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800871e:	ed93 7b00 	vldr	d7, [r3]
 8008722:	05f8      	lsls	r0, r7, #23
 8008724:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8008728:	ea4f 1427 	mov.w	r4, r7, asr #4
 800872c:	d516      	bpl.n	800875c <_dtoa_r+0x354>
 800872e:	4b97      	ldr	r3, [pc, #604]	@ (800898c <_dtoa_r+0x584>)
 8008730:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8008734:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8008738:	f7f8 f898 	bl	800086c <__aeabi_ddiv>
 800873c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008740:	f004 040f 	and.w	r4, r4, #15
 8008744:	2603      	movs	r6, #3
 8008746:	4d91      	ldr	r5, [pc, #580]	@ (800898c <_dtoa_r+0x584>)
 8008748:	b954      	cbnz	r4, 8008760 <_dtoa_r+0x358>
 800874a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800874e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008752:	f7f8 f88b 	bl	800086c <__aeabi_ddiv>
 8008756:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800875a:	e028      	b.n	80087ae <_dtoa_r+0x3a6>
 800875c:	2602      	movs	r6, #2
 800875e:	e7f2      	b.n	8008746 <_dtoa_r+0x33e>
 8008760:	07e1      	lsls	r1, r4, #31
 8008762:	d508      	bpl.n	8008776 <_dtoa_r+0x36e>
 8008764:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8008768:	e9d5 2300 	ldrd	r2, r3, [r5]
 800876c:	f7f7 ff54 	bl	8000618 <__aeabi_dmul>
 8008770:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8008774:	3601      	adds	r6, #1
 8008776:	1064      	asrs	r4, r4, #1
 8008778:	3508      	adds	r5, #8
 800877a:	e7e5      	b.n	8008748 <_dtoa_r+0x340>
 800877c:	f000 80af 	beq.w	80088de <_dtoa_r+0x4d6>
 8008780:	427c      	negs	r4, r7
 8008782:	4b81      	ldr	r3, [pc, #516]	@ (8008988 <_dtoa_r+0x580>)
 8008784:	4d81      	ldr	r5, [pc, #516]	@ (800898c <_dtoa_r+0x584>)
 8008786:	f004 020f 	and.w	r2, r4, #15
 800878a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800878e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008792:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8008796:	f7f7 ff3f 	bl	8000618 <__aeabi_dmul>
 800879a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800879e:	1124      	asrs	r4, r4, #4
 80087a0:	2300      	movs	r3, #0
 80087a2:	2602      	movs	r6, #2
 80087a4:	2c00      	cmp	r4, #0
 80087a6:	f040 808f 	bne.w	80088c8 <_dtoa_r+0x4c0>
 80087aa:	2b00      	cmp	r3, #0
 80087ac:	d1d3      	bne.n	8008756 <_dtoa_r+0x34e>
 80087ae:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80087b0:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 80087b4:	2b00      	cmp	r3, #0
 80087b6:	f000 8094 	beq.w	80088e2 <_dtoa_r+0x4da>
 80087ba:	4b75      	ldr	r3, [pc, #468]	@ (8008990 <_dtoa_r+0x588>)
 80087bc:	2200      	movs	r2, #0
 80087be:	4620      	mov	r0, r4
 80087c0:	4629      	mov	r1, r5
 80087c2:	f7f8 f99b 	bl	8000afc <__aeabi_dcmplt>
 80087c6:	2800      	cmp	r0, #0
 80087c8:	f000 808b 	beq.w	80088e2 <_dtoa_r+0x4da>
 80087cc:	9b03      	ldr	r3, [sp, #12]
 80087ce:	2b00      	cmp	r3, #0
 80087d0:	f000 8087 	beq.w	80088e2 <_dtoa_r+0x4da>
 80087d4:	f1bb 0f00 	cmp.w	fp, #0
 80087d8:	dd34      	ble.n	8008844 <_dtoa_r+0x43c>
 80087da:	4620      	mov	r0, r4
 80087dc:	4b6d      	ldr	r3, [pc, #436]	@ (8008994 <_dtoa_r+0x58c>)
 80087de:	2200      	movs	r2, #0
 80087e0:	4629      	mov	r1, r5
 80087e2:	f7f7 ff19 	bl	8000618 <__aeabi_dmul>
 80087e6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80087ea:	f107 38ff 	add.w	r8, r7, #4294967295
 80087ee:	3601      	adds	r6, #1
 80087f0:	465c      	mov	r4, fp
 80087f2:	4630      	mov	r0, r6
 80087f4:	f7f7 fea6 	bl	8000544 <__aeabi_i2d>
 80087f8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80087fc:	f7f7 ff0c 	bl	8000618 <__aeabi_dmul>
 8008800:	4b65      	ldr	r3, [pc, #404]	@ (8008998 <_dtoa_r+0x590>)
 8008802:	2200      	movs	r2, #0
 8008804:	f7f7 fd52 	bl	80002ac <__adddf3>
 8008808:	4605      	mov	r5, r0
 800880a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800880e:	2c00      	cmp	r4, #0
 8008810:	d16a      	bne.n	80088e8 <_dtoa_r+0x4e0>
 8008812:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008816:	4b61      	ldr	r3, [pc, #388]	@ (800899c <_dtoa_r+0x594>)
 8008818:	2200      	movs	r2, #0
 800881a:	f7f7 fd45 	bl	80002a8 <__aeabi_dsub>
 800881e:	4602      	mov	r2, r0
 8008820:	460b      	mov	r3, r1
 8008822:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8008826:	462a      	mov	r2, r5
 8008828:	4633      	mov	r3, r6
 800882a:	f7f8 f985 	bl	8000b38 <__aeabi_dcmpgt>
 800882e:	2800      	cmp	r0, #0
 8008830:	f040 8298 	bne.w	8008d64 <_dtoa_r+0x95c>
 8008834:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008838:	462a      	mov	r2, r5
 800883a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800883e:	f7f8 f95d 	bl	8000afc <__aeabi_dcmplt>
 8008842:	bb38      	cbnz	r0, 8008894 <_dtoa_r+0x48c>
 8008844:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8008848:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800884c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800884e:	2b00      	cmp	r3, #0
 8008850:	f2c0 8157 	blt.w	8008b02 <_dtoa_r+0x6fa>
 8008854:	2f0e      	cmp	r7, #14
 8008856:	f300 8154 	bgt.w	8008b02 <_dtoa_r+0x6fa>
 800885a:	4b4b      	ldr	r3, [pc, #300]	@ (8008988 <_dtoa_r+0x580>)
 800885c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8008860:	ed93 7b00 	vldr	d7, [r3]
 8008864:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008866:	2b00      	cmp	r3, #0
 8008868:	ed8d 7b00 	vstr	d7, [sp]
 800886c:	f280 80e5 	bge.w	8008a3a <_dtoa_r+0x632>
 8008870:	9b03      	ldr	r3, [sp, #12]
 8008872:	2b00      	cmp	r3, #0
 8008874:	f300 80e1 	bgt.w	8008a3a <_dtoa_r+0x632>
 8008878:	d10c      	bne.n	8008894 <_dtoa_r+0x48c>
 800887a:	4b48      	ldr	r3, [pc, #288]	@ (800899c <_dtoa_r+0x594>)
 800887c:	2200      	movs	r2, #0
 800887e:	ec51 0b17 	vmov	r0, r1, d7
 8008882:	f7f7 fec9 	bl	8000618 <__aeabi_dmul>
 8008886:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800888a:	f7f8 f94b 	bl	8000b24 <__aeabi_dcmpge>
 800888e:	2800      	cmp	r0, #0
 8008890:	f000 8266 	beq.w	8008d60 <_dtoa_r+0x958>
 8008894:	2400      	movs	r4, #0
 8008896:	4625      	mov	r5, r4
 8008898:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800889a:	4656      	mov	r6, sl
 800889c:	ea6f 0803 	mvn.w	r8, r3
 80088a0:	2700      	movs	r7, #0
 80088a2:	4621      	mov	r1, r4
 80088a4:	4648      	mov	r0, r9
 80088a6:	f000 fcbf 	bl	8009228 <_Bfree>
 80088aa:	2d00      	cmp	r5, #0
 80088ac:	f000 80bd 	beq.w	8008a2a <_dtoa_r+0x622>
 80088b0:	b12f      	cbz	r7, 80088be <_dtoa_r+0x4b6>
 80088b2:	42af      	cmp	r7, r5
 80088b4:	d003      	beq.n	80088be <_dtoa_r+0x4b6>
 80088b6:	4639      	mov	r1, r7
 80088b8:	4648      	mov	r0, r9
 80088ba:	f000 fcb5 	bl	8009228 <_Bfree>
 80088be:	4629      	mov	r1, r5
 80088c0:	4648      	mov	r0, r9
 80088c2:	f000 fcb1 	bl	8009228 <_Bfree>
 80088c6:	e0b0      	b.n	8008a2a <_dtoa_r+0x622>
 80088c8:	07e2      	lsls	r2, r4, #31
 80088ca:	d505      	bpl.n	80088d8 <_dtoa_r+0x4d0>
 80088cc:	e9d5 2300 	ldrd	r2, r3, [r5]
 80088d0:	f7f7 fea2 	bl	8000618 <__aeabi_dmul>
 80088d4:	3601      	adds	r6, #1
 80088d6:	2301      	movs	r3, #1
 80088d8:	1064      	asrs	r4, r4, #1
 80088da:	3508      	adds	r5, #8
 80088dc:	e762      	b.n	80087a4 <_dtoa_r+0x39c>
 80088de:	2602      	movs	r6, #2
 80088e0:	e765      	b.n	80087ae <_dtoa_r+0x3a6>
 80088e2:	9c03      	ldr	r4, [sp, #12]
 80088e4:	46b8      	mov	r8, r7
 80088e6:	e784      	b.n	80087f2 <_dtoa_r+0x3ea>
 80088e8:	4b27      	ldr	r3, [pc, #156]	@ (8008988 <_dtoa_r+0x580>)
 80088ea:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80088ec:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80088f0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80088f4:	4454      	add	r4, sl
 80088f6:	2900      	cmp	r1, #0
 80088f8:	d054      	beq.n	80089a4 <_dtoa_r+0x59c>
 80088fa:	4929      	ldr	r1, [pc, #164]	@ (80089a0 <_dtoa_r+0x598>)
 80088fc:	2000      	movs	r0, #0
 80088fe:	f7f7 ffb5 	bl	800086c <__aeabi_ddiv>
 8008902:	4633      	mov	r3, r6
 8008904:	462a      	mov	r2, r5
 8008906:	f7f7 fccf 	bl	80002a8 <__aeabi_dsub>
 800890a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800890e:	4656      	mov	r6, sl
 8008910:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008914:	f7f8 f930 	bl	8000b78 <__aeabi_d2iz>
 8008918:	4605      	mov	r5, r0
 800891a:	f7f7 fe13 	bl	8000544 <__aeabi_i2d>
 800891e:	4602      	mov	r2, r0
 8008920:	460b      	mov	r3, r1
 8008922:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008926:	f7f7 fcbf 	bl	80002a8 <__aeabi_dsub>
 800892a:	3530      	adds	r5, #48	@ 0x30
 800892c:	4602      	mov	r2, r0
 800892e:	460b      	mov	r3, r1
 8008930:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8008934:	f806 5b01 	strb.w	r5, [r6], #1
 8008938:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800893c:	f7f8 f8de 	bl	8000afc <__aeabi_dcmplt>
 8008940:	2800      	cmp	r0, #0
 8008942:	d172      	bne.n	8008a2a <_dtoa_r+0x622>
 8008944:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008948:	4911      	ldr	r1, [pc, #68]	@ (8008990 <_dtoa_r+0x588>)
 800894a:	2000      	movs	r0, #0
 800894c:	f7f7 fcac 	bl	80002a8 <__aeabi_dsub>
 8008950:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8008954:	f7f8 f8d2 	bl	8000afc <__aeabi_dcmplt>
 8008958:	2800      	cmp	r0, #0
 800895a:	f040 80b4 	bne.w	8008ac6 <_dtoa_r+0x6be>
 800895e:	42a6      	cmp	r6, r4
 8008960:	f43f af70 	beq.w	8008844 <_dtoa_r+0x43c>
 8008964:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8008968:	4b0a      	ldr	r3, [pc, #40]	@ (8008994 <_dtoa_r+0x58c>)
 800896a:	2200      	movs	r2, #0
 800896c:	f7f7 fe54 	bl	8000618 <__aeabi_dmul>
 8008970:	4b08      	ldr	r3, [pc, #32]	@ (8008994 <_dtoa_r+0x58c>)
 8008972:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8008976:	2200      	movs	r2, #0
 8008978:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800897c:	f7f7 fe4c 	bl	8000618 <__aeabi_dmul>
 8008980:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008984:	e7c4      	b.n	8008910 <_dtoa_r+0x508>
 8008986:	bf00      	nop
 8008988:	0800a6d0 	.word	0x0800a6d0
 800898c:	0800a6a8 	.word	0x0800a6a8
 8008990:	3ff00000 	.word	0x3ff00000
 8008994:	40240000 	.word	0x40240000
 8008998:	401c0000 	.word	0x401c0000
 800899c:	40140000 	.word	0x40140000
 80089a0:	3fe00000 	.word	0x3fe00000
 80089a4:	4631      	mov	r1, r6
 80089a6:	4628      	mov	r0, r5
 80089a8:	f7f7 fe36 	bl	8000618 <__aeabi_dmul>
 80089ac:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80089b0:	9413      	str	r4, [sp, #76]	@ 0x4c
 80089b2:	4656      	mov	r6, sl
 80089b4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80089b8:	f7f8 f8de 	bl	8000b78 <__aeabi_d2iz>
 80089bc:	4605      	mov	r5, r0
 80089be:	f7f7 fdc1 	bl	8000544 <__aeabi_i2d>
 80089c2:	4602      	mov	r2, r0
 80089c4:	460b      	mov	r3, r1
 80089c6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80089ca:	f7f7 fc6d 	bl	80002a8 <__aeabi_dsub>
 80089ce:	3530      	adds	r5, #48	@ 0x30
 80089d0:	f806 5b01 	strb.w	r5, [r6], #1
 80089d4:	4602      	mov	r2, r0
 80089d6:	460b      	mov	r3, r1
 80089d8:	42a6      	cmp	r6, r4
 80089da:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80089de:	f04f 0200 	mov.w	r2, #0
 80089e2:	d124      	bne.n	8008a2e <_dtoa_r+0x626>
 80089e4:	4baf      	ldr	r3, [pc, #700]	@ (8008ca4 <_dtoa_r+0x89c>)
 80089e6:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80089ea:	f7f7 fc5f 	bl	80002ac <__adddf3>
 80089ee:	4602      	mov	r2, r0
 80089f0:	460b      	mov	r3, r1
 80089f2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80089f6:	f7f8 f89f 	bl	8000b38 <__aeabi_dcmpgt>
 80089fa:	2800      	cmp	r0, #0
 80089fc:	d163      	bne.n	8008ac6 <_dtoa_r+0x6be>
 80089fe:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8008a02:	49a8      	ldr	r1, [pc, #672]	@ (8008ca4 <_dtoa_r+0x89c>)
 8008a04:	2000      	movs	r0, #0
 8008a06:	f7f7 fc4f 	bl	80002a8 <__aeabi_dsub>
 8008a0a:	4602      	mov	r2, r0
 8008a0c:	460b      	mov	r3, r1
 8008a0e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008a12:	f7f8 f873 	bl	8000afc <__aeabi_dcmplt>
 8008a16:	2800      	cmp	r0, #0
 8008a18:	f43f af14 	beq.w	8008844 <_dtoa_r+0x43c>
 8008a1c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8008a1e:	1e73      	subs	r3, r6, #1
 8008a20:	9313      	str	r3, [sp, #76]	@ 0x4c
 8008a22:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8008a26:	2b30      	cmp	r3, #48	@ 0x30
 8008a28:	d0f8      	beq.n	8008a1c <_dtoa_r+0x614>
 8008a2a:	4647      	mov	r7, r8
 8008a2c:	e03b      	b.n	8008aa6 <_dtoa_r+0x69e>
 8008a2e:	4b9e      	ldr	r3, [pc, #632]	@ (8008ca8 <_dtoa_r+0x8a0>)
 8008a30:	f7f7 fdf2 	bl	8000618 <__aeabi_dmul>
 8008a34:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008a38:	e7bc      	b.n	80089b4 <_dtoa_r+0x5ac>
 8008a3a:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8008a3e:	4656      	mov	r6, sl
 8008a40:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008a44:	4620      	mov	r0, r4
 8008a46:	4629      	mov	r1, r5
 8008a48:	f7f7 ff10 	bl	800086c <__aeabi_ddiv>
 8008a4c:	f7f8 f894 	bl	8000b78 <__aeabi_d2iz>
 8008a50:	4680      	mov	r8, r0
 8008a52:	f7f7 fd77 	bl	8000544 <__aeabi_i2d>
 8008a56:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008a5a:	f7f7 fddd 	bl	8000618 <__aeabi_dmul>
 8008a5e:	4602      	mov	r2, r0
 8008a60:	460b      	mov	r3, r1
 8008a62:	4620      	mov	r0, r4
 8008a64:	4629      	mov	r1, r5
 8008a66:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8008a6a:	f7f7 fc1d 	bl	80002a8 <__aeabi_dsub>
 8008a6e:	f806 4b01 	strb.w	r4, [r6], #1
 8008a72:	9d03      	ldr	r5, [sp, #12]
 8008a74:	eba6 040a 	sub.w	r4, r6, sl
 8008a78:	42a5      	cmp	r5, r4
 8008a7a:	4602      	mov	r2, r0
 8008a7c:	460b      	mov	r3, r1
 8008a7e:	d133      	bne.n	8008ae8 <_dtoa_r+0x6e0>
 8008a80:	f7f7 fc14 	bl	80002ac <__adddf3>
 8008a84:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008a88:	4604      	mov	r4, r0
 8008a8a:	460d      	mov	r5, r1
 8008a8c:	f7f8 f854 	bl	8000b38 <__aeabi_dcmpgt>
 8008a90:	b9c0      	cbnz	r0, 8008ac4 <_dtoa_r+0x6bc>
 8008a92:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008a96:	4620      	mov	r0, r4
 8008a98:	4629      	mov	r1, r5
 8008a9a:	f7f8 f825 	bl	8000ae8 <__aeabi_dcmpeq>
 8008a9e:	b110      	cbz	r0, 8008aa6 <_dtoa_r+0x69e>
 8008aa0:	f018 0f01 	tst.w	r8, #1
 8008aa4:	d10e      	bne.n	8008ac4 <_dtoa_r+0x6bc>
 8008aa6:	9902      	ldr	r1, [sp, #8]
 8008aa8:	4648      	mov	r0, r9
 8008aaa:	f000 fbbd 	bl	8009228 <_Bfree>
 8008aae:	2300      	movs	r3, #0
 8008ab0:	7033      	strb	r3, [r6, #0]
 8008ab2:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8008ab4:	3701      	adds	r7, #1
 8008ab6:	601f      	str	r7, [r3, #0]
 8008ab8:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8008aba:	2b00      	cmp	r3, #0
 8008abc:	f000 824b 	beq.w	8008f56 <_dtoa_r+0xb4e>
 8008ac0:	601e      	str	r6, [r3, #0]
 8008ac2:	e248      	b.n	8008f56 <_dtoa_r+0xb4e>
 8008ac4:	46b8      	mov	r8, r7
 8008ac6:	4633      	mov	r3, r6
 8008ac8:	461e      	mov	r6, r3
 8008aca:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008ace:	2a39      	cmp	r2, #57	@ 0x39
 8008ad0:	d106      	bne.n	8008ae0 <_dtoa_r+0x6d8>
 8008ad2:	459a      	cmp	sl, r3
 8008ad4:	d1f8      	bne.n	8008ac8 <_dtoa_r+0x6c0>
 8008ad6:	2230      	movs	r2, #48	@ 0x30
 8008ad8:	f108 0801 	add.w	r8, r8, #1
 8008adc:	f88a 2000 	strb.w	r2, [sl]
 8008ae0:	781a      	ldrb	r2, [r3, #0]
 8008ae2:	3201      	adds	r2, #1
 8008ae4:	701a      	strb	r2, [r3, #0]
 8008ae6:	e7a0      	b.n	8008a2a <_dtoa_r+0x622>
 8008ae8:	4b6f      	ldr	r3, [pc, #444]	@ (8008ca8 <_dtoa_r+0x8a0>)
 8008aea:	2200      	movs	r2, #0
 8008aec:	f7f7 fd94 	bl	8000618 <__aeabi_dmul>
 8008af0:	2200      	movs	r2, #0
 8008af2:	2300      	movs	r3, #0
 8008af4:	4604      	mov	r4, r0
 8008af6:	460d      	mov	r5, r1
 8008af8:	f7f7 fff6 	bl	8000ae8 <__aeabi_dcmpeq>
 8008afc:	2800      	cmp	r0, #0
 8008afe:	d09f      	beq.n	8008a40 <_dtoa_r+0x638>
 8008b00:	e7d1      	b.n	8008aa6 <_dtoa_r+0x69e>
 8008b02:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008b04:	2a00      	cmp	r2, #0
 8008b06:	f000 80ea 	beq.w	8008cde <_dtoa_r+0x8d6>
 8008b0a:	9a07      	ldr	r2, [sp, #28]
 8008b0c:	2a01      	cmp	r2, #1
 8008b0e:	f300 80cd 	bgt.w	8008cac <_dtoa_r+0x8a4>
 8008b12:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8008b14:	2a00      	cmp	r2, #0
 8008b16:	f000 80c1 	beq.w	8008c9c <_dtoa_r+0x894>
 8008b1a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8008b1e:	9c08      	ldr	r4, [sp, #32]
 8008b20:	9e00      	ldr	r6, [sp, #0]
 8008b22:	9a00      	ldr	r2, [sp, #0]
 8008b24:	441a      	add	r2, r3
 8008b26:	9200      	str	r2, [sp, #0]
 8008b28:	9a06      	ldr	r2, [sp, #24]
 8008b2a:	2101      	movs	r1, #1
 8008b2c:	441a      	add	r2, r3
 8008b2e:	4648      	mov	r0, r9
 8008b30:	9206      	str	r2, [sp, #24]
 8008b32:	f000 fc2d 	bl	8009390 <__i2b>
 8008b36:	4605      	mov	r5, r0
 8008b38:	b166      	cbz	r6, 8008b54 <_dtoa_r+0x74c>
 8008b3a:	9b06      	ldr	r3, [sp, #24]
 8008b3c:	2b00      	cmp	r3, #0
 8008b3e:	dd09      	ble.n	8008b54 <_dtoa_r+0x74c>
 8008b40:	42b3      	cmp	r3, r6
 8008b42:	9a00      	ldr	r2, [sp, #0]
 8008b44:	bfa8      	it	ge
 8008b46:	4633      	movge	r3, r6
 8008b48:	1ad2      	subs	r2, r2, r3
 8008b4a:	9200      	str	r2, [sp, #0]
 8008b4c:	9a06      	ldr	r2, [sp, #24]
 8008b4e:	1af6      	subs	r6, r6, r3
 8008b50:	1ad3      	subs	r3, r2, r3
 8008b52:	9306      	str	r3, [sp, #24]
 8008b54:	9b08      	ldr	r3, [sp, #32]
 8008b56:	b30b      	cbz	r3, 8008b9c <_dtoa_r+0x794>
 8008b58:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008b5a:	2b00      	cmp	r3, #0
 8008b5c:	f000 80c6 	beq.w	8008cec <_dtoa_r+0x8e4>
 8008b60:	2c00      	cmp	r4, #0
 8008b62:	f000 80c0 	beq.w	8008ce6 <_dtoa_r+0x8de>
 8008b66:	4629      	mov	r1, r5
 8008b68:	4622      	mov	r2, r4
 8008b6a:	4648      	mov	r0, r9
 8008b6c:	f000 fcc8 	bl	8009500 <__pow5mult>
 8008b70:	9a02      	ldr	r2, [sp, #8]
 8008b72:	4601      	mov	r1, r0
 8008b74:	4605      	mov	r5, r0
 8008b76:	4648      	mov	r0, r9
 8008b78:	f000 fc20 	bl	80093bc <__multiply>
 8008b7c:	9902      	ldr	r1, [sp, #8]
 8008b7e:	4680      	mov	r8, r0
 8008b80:	4648      	mov	r0, r9
 8008b82:	f000 fb51 	bl	8009228 <_Bfree>
 8008b86:	9b08      	ldr	r3, [sp, #32]
 8008b88:	1b1b      	subs	r3, r3, r4
 8008b8a:	9308      	str	r3, [sp, #32]
 8008b8c:	f000 80b1 	beq.w	8008cf2 <_dtoa_r+0x8ea>
 8008b90:	9a08      	ldr	r2, [sp, #32]
 8008b92:	4641      	mov	r1, r8
 8008b94:	4648      	mov	r0, r9
 8008b96:	f000 fcb3 	bl	8009500 <__pow5mult>
 8008b9a:	9002      	str	r0, [sp, #8]
 8008b9c:	2101      	movs	r1, #1
 8008b9e:	4648      	mov	r0, r9
 8008ba0:	f000 fbf6 	bl	8009390 <__i2b>
 8008ba4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008ba6:	4604      	mov	r4, r0
 8008ba8:	2b00      	cmp	r3, #0
 8008baa:	f000 81d8 	beq.w	8008f5e <_dtoa_r+0xb56>
 8008bae:	461a      	mov	r2, r3
 8008bb0:	4601      	mov	r1, r0
 8008bb2:	4648      	mov	r0, r9
 8008bb4:	f000 fca4 	bl	8009500 <__pow5mult>
 8008bb8:	9b07      	ldr	r3, [sp, #28]
 8008bba:	2b01      	cmp	r3, #1
 8008bbc:	4604      	mov	r4, r0
 8008bbe:	f300 809f 	bgt.w	8008d00 <_dtoa_r+0x8f8>
 8008bc2:	9b04      	ldr	r3, [sp, #16]
 8008bc4:	2b00      	cmp	r3, #0
 8008bc6:	f040 8097 	bne.w	8008cf8 <_dtoa_r+0x8f0>
 8008bca:	9b05      	ldr	r3, [sp, #20]
 8008bcc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008bd0:	2b00      	cmp	r3, #0
 8008bd2:	f040 8093 	bne.w	8008cfc <_dtoa_r+0x8f4>
 8008bd6:	9b05      	ldr	r3, [sp, #20]
 8008bd8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8008bdc:	0d1b      	lsrs	r3, r3, #20
 8008bde:	051b      	lsls	r3, r3, #20
 8008be0:	b133      	cbz	r3, 8008bf0 <_dtoa_r+0x7e8>
 8008be2:	9b00      	ldr	r3, [sp, #0]
 8008be4:	3301      	adds	r3, #1
 8008be6:	9300      	str	r3, [sp, #0]
 8008be8:	9b06      	ldr	r3, [sp, #24]
 8008bea:	3301      	adds	r3, #1
 8008bec:	9306      	str	r3, [sp, #24]
 8008bee:	2301      	movs	r3, #1
 8008bf0:	9308      	str	r3, [sp, #32]
 8008bf2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008bf4:	2b00      	cmp	r3, #0
 8008bf6:	f000 81b8 	beq.w	8008f6a <_dtoa_r+0xb62>
 8008bfa:	6923      	ldr	r3, [r4, #16]
 8008bfc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8008c00:	6918      	ldr	r0, [r3, #16]
 8008c02:	f000 fb79 	bl	80092f8 <__hi0bits>
 8008c06:	f1c0 0020 	rsb	r0, r0, #32
 8008c0a:	9b06      	ldr	r3, [sp, #24]
 8008c0c:	4418      	add	r0, r3
 8008c0e:	f010 001f 	ands.w	r0, r0, #31
 8008c12:	f000 8082 	beq.w	8008d1a <_dtoa_r+0x912>
 8008c16:	f1c0 0320 	rsb	r3, r0, #32
 8008c1a:	2b04      	cmp	r3, #4
 8008c1c:	dd73      	ble.n	8008d06 <_dtoa_r+0x8fe>
 8008c1e:	9b00      	ldr	r3, [sp, #0]
 8008c20:	f1c0 001c 	rsb	r0, r0, #28
 8008c24:	4403      	add	r3, r0
 8008c26:	9300      	str	r3, [sp, #0]
 8008c28:	9b06      	ldr	r3, [sp, #24]
 8008c2a:	4403      	add	r3, r0
 8008c2c:	4406      	add	r6, r0
 8008c2e:	9306      	str	r3, [sp, #24]
 8008c30:	9b00      	ldr	r3, [sp, #0]
 8008c32:	2b00      	cmp	r3, #0
 8008c34:	dd05      	ble.n	8008c42 <_dtoa_r+0x83a>
 8008c36:	9902      	ldr	r1, [sp, #8]
 8008c38:	461a      	mov	r2, r3
 8008c3a:	4648      	mov	r0, r9
 8008c3c:	f000 fcba 	bl	80095b4 <__lshift>
 8008c40:	9002      	str	r0, [sp, #8]
 8008c42:	9b06      	ldr	r3, [sp, #24]
 8008c44:	2b00      	cmp	r3, #0
 8008c46:	dd05      	ble.n	8008c54 <_dtoa_r+0x84c>
 8008c48:	4621      	mov	r1, r4
 8008c4a:	461a      	mov	r2, r3
 8008c4c:	4648      	mov	r0, r9
 8008c4e:	f000 fcb1 	bl	80095b4 <__lshift>
 8008c52:	4604      	mov	r4, r0
 8008c54:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8008c56:	2b00      	cmp	r3, #0
 8008c58:	d061      	beq.n	8008d1e <_dtoa_r+0x916>
 8008c5a:	9802      	ldr	r0, [sp, #8]
 8008c5c:	4621      	mov	r1, r4
 8008c5e:	f000 fd15 	bl	800968c <__mcmp>
 8008c62:	2800      	cmp	r0, #0
 8008c64:	da5b      	bge.n	8008d1e <_dtoa_r+0x916>
 8008c66:	2300      	movs	r3, #0
 8008c68:	9902      	ldr	r1, [sp, #8]
 8008c6a:	220a      	movs	r2, #10
 8008c6c:	4648      	mov	r0, r9
 8008c6e:	f000 fafd 	bl	800926c <__multadd>
 8008c72:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008c74:	9002      	str	r0, [sp, #8]
 8008c76:	f107 38ff 	add.w	r8, r7, #4294967295
 8008c7a:	2b00      	cmp	r3, #0
 8008c7c:	f000 8177 	beq.w	8008f6e <_dtoa_r+0xb66>
 8008c80:	4629      	mov	r1, r5
 8008c82:	2300      	movs	r3, #0
 8008c84:	220a      	movs	r2, #10
 8008c86:	4648      	mov	r0, r9
 8008c88:	f000 faf0 	bl	800926c <__multadd>
 8008c8c:	f1bb 0f00 	cmp.w	fp, #0
 8008c90:	4605      	mov	r5, r0
 8008c92:	dc6f      	bgt.n	8008d74 <_dtoa_r+0x96c>
 8008c94:	9b07      	ldr	r3, [sp, #28]
 8008c96:	2b02      	cmp	r3, #2
 8008c98:	dc49      	bgt.n	8008d2e <_dtoa_r+0x926>
 8008c9a:	e06b      	b.n	8008d74 <_dtoa_r+0x96c>
 8008c9c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8008c9e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8008ca2:	e73c      	b.n	8008b1e <_dtoa_r+0x716>
 8008ca4:	3fe00000 	.word	0x3fe00000
 8008ca8:	40240000 	.word	0x40240000
 8008cac:	9b03      	ldr	r3, [sp, #12]
 8008cae:	1e5c      	subs	r4, r3, #1
 8008cb0:	9b08      	ldr	r3, [sp, #32]
 8008cb2:	42a3      	cmp	r3, r4
 8008cb4:	db09      	blt.n	8008cca <_dtoa_r+0x8c2>
 8008cb6:	1b1c      	subs	r4, r3, r4
 8008cb8:	9b03      	ldr	r3, [sp, #12]
 8008cba:	2b00      	cmp	r3, #0
 8008cbc:	f6bf af30 	bge.w	8008b20 <_dtoa_r+0x718>
 8008cc0:	9b00      	ldr	r3, [sp, #0]
 8008cc2:	9a03      	ldr	r2, [sp, #12]
 8008cc4:	1a9e      	subs	r6, r3, r2
 8008cc6:	2300      	movs	r3, #0
 8008cc8:	e72b      	b.n	8008b22 <_dtoa_r+0x71a>
 8008cca:	9b08      	ldr	r3, [sp, #32]
 8008ccc:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8008cce:	9408      	str	r4, [sp, #32]
 8008cd0:	1ae3      	subs	r3, r4, r3
 8008cd2:	441a      	add	r2, r3
 8008cd4:	9e00      	ldr	r6, [sp, #0]
 8008cd6:	9b03      	ldr	r3, [sp, #12]
 8008cd8:	920d      	str	r2, [sp, #52]	@ 0x34
 8008cda:	2400      	movs	r4, #0
 8008cdc:	e721      	b.n	8008b22 <_dtoa_r+0x71a>
 8008cde:	9c08      	ldr	r4, [sp, #32]
 8008ce0:	9e00      	ldr	r6, [sp, #0]
 8008ce2:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8008ce4:	e728      	b.n	8008b38 <_dtoa_r+0x730>
 8008ce6:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8008cea:	e751      	b.n	8008b90 <_dtoa_r+0x788>
 8008cec:	9a08      	ldr	r2, [sp, #32]
 8008cee:	9902      	ldr	r1, [sp, #8]
 8008cf0:	e750      	b.n	8008b94 <_dtoa_r+0x78c>
 8008cf2:	f8cd 8008 	str.w	r8, [sp, #8]
 8008cf6:	e751      	b.n	8008b9c <_dtoa_r+0x794>
 8008cf8:	2300      	movs	r3, #0
 8008cfa:	e779      	b.n	8008bf0 <_dtoa_r+0x7e8>
 8008cfc:	9b04      	ldr	r3, [sp, #16]
 8008cfe:	e777      	b.n	8008bf0 <_dtoa_r+0x7e8>
 8008d00:	2300      	movs	r3, #0
 8008d02:	9308      	str	r3, [sp, #32]
 8008d04:	e779      	b.n	8008bfa <_dtoa_r+0x7f2>
 8008d06:	d093      	beq.n	8008c30 <_dtoa_r+0x828>
 8008d08:	9a00      	ldr	r2, [sp, #0]
 8008d0a:	331c      	adds	r3, #28
 8008d0c:	441a      	add	r2, r3
 8008d0e:	9200      	str	r2, [sp, #0]
 8008d10:	9a06      	ldr	r2, [sp, #24]
 8008d12:	441a      	add	r2, r3
 8008d14:	441e      	add	r6, r3
 8008d16:	9206      	str	r2, [sp, #24]
 8008d18:	e78a      	b.n	8008c30 <_dtoa_r+0x828>
 8008d1a:	4603      	mov	r3, r0
 8008d1c:	e7f4      	b.n	8008d08 <_dtoa_r+0x900>
 8008d1e:	9b03      	ldr	r3, [sp, #12]
 8008d20:	2b00      	cmp	r3, #0
 8008d22:	46b8      	mov	r8, r7
 8008d24:	dc20      	bgt.n	8008d68 <_dtoa_r+0x960>
 8008d26:	469b      	mov	fp, r3
 8008d28:	9b07      	ldr	r3, [sp, #28]
 8008d2a:	2b02      	cmp	r3, #2
 8008d2c:	dd1e      	ble.n	8008d6c <_dtoa_r+0x964>
 8008d2e:	f1bb 0f00 	cmp.w	fp, #0
 8008d32:	f47f adb1 	bne.w	8008898 <_dtoa_r+0x490>
 8008d36:	4621      	mov	r1, r4
 8008d38:	465b      	mov	r3, fp
 8008d3a:	2205      	movs	r2, #5
 8008d3c:	4648      	mov	r0, r9
 8008d3e:	f000 fa95 	bl	800926c <__multadd>
 8008d42:	4601      	mov	r1, r0
 8008d44:	4604      	mov	r4, r0
 8008d46:	9802      	ldr	r0, [sp, #8]
 8008d48:	f000 fca0 	bl	800968c <__mcmp>
 8008d4c:	2800      	cmp	r0, #0
 8008d4e:	f77f ada3 	ble.w	8008898 <_dtoa_r+0x490>
 8008d52:	4656      	mov	r6, sl
 8008d54:	2331      	movs	r3, #49	@ 0x31
 8008d56:	f806 3b01 	strb.w	r3, [r6], #1
 8008d5a:	f108 0801 	add.w	r8, r8, #1
 8008d5e:	e59f      	b.n	80088a0 <_dtoa_r+0x498>
 8008d60:	9c03      	ldr	r4, [sp, #12]
 8008d62:	46b8      	mov	r8, r7
 8008d64:	4625      	mov	r5, r4
 8008d66:	e7f4      	b.n	8008d52 <_dtoa_r+0x94a>
 8008d68:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8008d6c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008d6e:	2b00      	cmp	r3, #0
 8008d70:	f000 8101 	beq.w	8008f76 <_dtoa_r+0xb6e>
 8008d74:	2e00      	cmp	r6, #0
 8008d76:	dd05      	ble.n	8008d84 <_dtoa_r+0x97c>
 8008d78:	4629      	mov	r1, r5
 8008d7a:	4632      	mov	r2, r6
 8008d7c:	4648      	mov	r0, r9
 8008d7e:	f000 fc19 	bl	80095b4 <__lshift>
 8008d82:	4605      	mov	r5, r0
 8008d84:	9b08      	ldr	r3, [sp, #32]
 8008d86:	2b00      	cmp	r3, #0
 8008d88:	d05c      	beq.n	8008e44 <_dtoa_r+0xa3c>
 8008d8a:	6869      	ldr	r1, [r5, #4]
 8008d8c:	4648      	mov	r0, r9
 8008d8e:	f000 fa0b 	bl	80091a8 <_Balloc>
 8008d92:	4606      	mov	r6, r0
 8008d94:	b928      	cbnz	r0, 8008da2 <_dtoa_r+0x99a>
 8008d96:	4b82      	ldr	r3, [pc, #520]	@ (8008fa0 <_dtoa_r+0xb98>)
 8008d98:	4602      	mov	r2, r0
 8008d9a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8008d9e:	f7ff bb4a 	b.w	8008436 <_dtoa_r+0x2e>
 8008da2:	692a      	ldr	r2, [r5, #16]
 8008da4:	3202      	adds	r2, #2
 8008da6:	0092      	lsls	r2, r2, #2
 8008da8:	f105 010c 	add.w	r1, r5, #12
 8008dac:	300c      	adds	r0, #12
 8008dae:	f7ff fa94 	bl	80082da <memcpy>
 8008db2:	2201      	movs	r2, #1
 8008db4:	4631      	mov	r1, r6
 8008db6:	4648      	mov	r0, r9
 8008db8:	f000 fbfc 	bl	80095b4 <__lshift>
 8008dbc:	f10a 0301 	add.w	r3, sl, #1
 8008dc0:	9300      	str	r3, [sp, #0]
 8008dc2:	eb0a 030b 	add.w	r3, sl, fp
 8008dc6:	9308      	str	r3, [sp, #32]
 8008dc8:	9b04      	ldr	r3, [sp, #16]
 8008dca:	f003 0301 	and.w	r3, r3, #1
 8008dce:	462f      	mov	r7, r5
 8008dd0:	9306      	str	r3, [sp, #24]
 8008dd2:	4605      	mov	r5, r0
 8008dd4:	9b00      	ldr	r3, [sp, #0]
 8008dd6:	9802      	ldr	r0, [sp, #8]
 8008dd8:	4621      	mov	r1, r4
 8008dda:	f103 3bff 	add.w	fp, r3, #4294967295
 8008dde:	f7ff fa8a 	bl	80082f6 <quorem>
 8008de2:	4603      	mov	r3, r0
 8008de4:	3330      	adds	r3, #48	@ 0x30
 8008de6:	9003      	str	r0, [sp, #12]
 8008de8:	4639      	mov	r1, r7
 8008dea:	9802      	ldr	r0, [sp, #8]
 8008dec:	9309      	str	r3, [sp, #36]	@ 0x24
 8008dee:	f000 fc4d 	bl	800968c <__mcmp>
 8008df2:	462a      	mov	r2, r5
 8008df4:	9004      	str	r0, [sp, #16]
 8008df6:	4621      	mov	r1, r4
 8008df8:	4648      	mov	r0, r9
 8008dfa:	f000 fc63 	bl	80096c4 <__mdiff>
 8008dfe:	68c2      	ldr	r2, [r0, #12]
 8008e00:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008e02:	4606      	mov	r6, r0
 8008e04:	bb02      	cbnz	r2, 8008e48 <_dtoa_r+0xa40>
 8008e06:	4601      	mov	r1, r0
 8008e08:	9802      	ldr	r0, [sp, #8]
 8008e0a:	f000 fc3f 	bl	800968c <__mcmp>
 8008e0e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008e10:	4602      	mov	r2, r0
 8008e12:	4631      	mov	r1, r6
 8008e14:	4648      	mov	r0, r9
 8008e16:	920c      	str	r2, [sp, #48]	@ 0x30
 8008e18:	9309      	str	r3, [sp, #36]	@ 0x24
 8008e1a:	f000 fa05 	bl	8009228 <_Bfree>
 8008e1e:	9b07      	ldr	r3, [sp, #28]
 8008e20:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8008e22:	9e00      	ldr	r6, [sp, #0]
 8008e24:	ea42 0103 	orr.w	r1, r2, r3
 8008e28:	9b06      	ldr	r3, [sp, #24]
 8008e2a:	4319      	orrs	r1, r3
 8008e2c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008e2e:	d10d      	bne.n	8008e4c <_dtoa_r+0xa44>
 8008e30:	2b39      	cmp	r3, #57	@ 0x39
 8008e32:	d027      	beq.n	8008e84 <_dtoa_r+0xa7c>
 8008e34:	9a04      	ldr	r2, [sp, #16]
 8008e36:	2a00      	cmp	r2, #0
 8008e38:	dd01      	ble.n	8008e3e <_dtoa_r+0xa36>
 8008e3a:	9b03      	ldr	r3, [sp, #12]
 8008e3c:	3331      	adds	r3, #49	@ 0x31
 8008e3e:	f88b 3000 	strb.w	r3, [fp]
 8008e42:	e52e      	b.n	80088a2 <_dtoa_r+0x49a>
 8008e44:	4628      	mov	r0, r5
 8008e46:	e7b9      	b.n	8008dbc <_dtoa_r+0x9b4>
 8008e48:	2201      	movs	r2, #1
 8008e4a:	e7e2      	b.n	8008e12 <_dtoa_r+0xa0a>
 8008e4c:	9904      	ldr	r1, [sp, #16]
 8008e4e:	2900      	cmp	r1, #0
 8008e50:	db04      	blt.n	8008e5c <_dtoa_r+0xa54>
 8008e52:	9807      	ldr	r0, [sp, #28]
 8008e54:	4301      	orrs	r1, r0
 8008e56:	9806      	ldr	r0, [sp, #24]
 8008e58:	4301      	orrs	r1, r0
 8008e5a:	d120      	bne.n	8008e9e <_dtoa_r+0xa96>
 8008e5c:	2a00      	cmp	r2, #0
 8008e5e:	ddee      	ble.n	8008e3e <_dtoa_r+0xa36>
 8008e60:	9902      	ldr	r1, [sp, #8]
 8008e62:	9300      	str	r3, [sp, #0]
 8008e64:	2201      	movs	r2, #1
 8008e66:	4648      	mov	r0, r9
 8008e68:	f000 fba4 	bl	80095b4 <__lshift>
 8008e6c:	4621      	mov	r1, r4
 8008e6e:	9002      	str	r0, [sp, #8]
 8008e70:	f000 fc0c 	bl	800968c <__mcmp>
 8008e74:	2800      	cmp	r0, #0
 8008e76:	9b00      	ldr	r3, [sp, #0]
 8008e78:	dc02      	bgt.n	8008e80 <_dtoa_r+0xa78>
 8008e7a:	d1e0      	bne.n	8008e3e <_dtoa_r+0xa36>
 8008e7c:	07da      	lsls	r2, r3, #31
 8008e7e:	d5de      	bpl.n	8008e3e <_dtoa_r+0xa36>
 8008e80:	2b39      	cmp	r3, #57	@ 0x39
 8008e82:	d1da      	bne.n	8008e3a <_dtoa_r+0xa32>
 8008e84:	2339      	movs	r3, #57	@ 0x39
 8008e86:	f88b 3000 	strb.w	r3, [fp]
 8008e8a:	4633      	mov	r3, r6
 8008e8c:	461e      	mov	r6, r3
 8008e8e:	3b01      	subs	r3, #1
 8008e90:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8008e94:	2a39      	cmp	r2, #57	@ 0x39
 8008e96:	d04e      	beq.n	8008f36 <_dtoa_r+0xb2e>
 8008e98:	3201      	adds	r2, #1
 8008e9a:	701a      	strb	r2, [r3, #0]
 8008e9c:	e501      	b.n	80088a2 <_dtoa_r+0x49a>
 8008e9e:	2a00      	cmp	r2, #0
 8008ea0:	dd03      	ble.n	8008eaa <_dtoa_r+0xaa2>
 8008ea2:	2b39      	cmp	r3, #57	@ 0x39
 8008ea4:	d0ee      	beq.n	8008e84 <_dtoa_r+0xa7c>
 8008ea6:	3301      	adds	r3, #1
 8008ea8:	e7c9      	b.n	8008e3e <_dtoa_r+0xa36>
 8008eaa:	9a00      	ldr	r2, [sp, #0]
 8008eac:	9908      	ldr	r1, [sp, #32]
 8008eae:	f802 3c01 	strb.w	r3, [r2, #-1]
 8008eb2:	428a      	cmp	r2, r1
 8008eb4:	d028      	beq.n	8008f08 <_dtoa_r+0xb00>
 8008eb6:	9902      	ldr	r1, [sp, #8]
 8008eb8:	2300      	movs	r3, #0
 8008eba:	220a      	movs	r2, #10
 8008ebc:	4648      	mov	r0, r9
 8008ebe:	f000 f9d5 	bl	800926c <__multadd>
 8008ec2:	42af      	cmp	r7, r5
 8008ec4:	9002      	str	r0, [sp, #8]
 8008ec6:	f04f 0300 	mov.w	r3, #0
 8008eca:	f04f 020a 	mov.w	r2, #10
 8008ece:	4639      	mov	r1, r7
 8008ed0:	4648      	mov	r0, r9
 8008ed2:	d107      	bne.n	8008ee4 <_dtoa_r+0xadc>
 8008ed4:	f000 f9ca 	bl	800926c <__multadd>
 8008ed8:	4607      	mov	r7, r0
 8008eda:	4605      	mov	r5, r0
 8008edc:	9b00      	ldr	r3, [sp, #0]
 8008ede:	3301      	adds	r3, #1
 8008ee0:	9300      	str	r3, [sp, #0]
 8008ee2:	e777      	b.n	8008dd4 <_dtoa_r+0x9cc>
 8008ee4:	f000 f9c2 	bl	800926c <__multadd>
 8008ee8:	4629      	mov	r1, r5
 8008eea:	4607      	mov	r7, r0
 8008eec:	2300      	movs	r3, #0
 8008eee:	220a      	movs	r2, #10
 8008ef0:	4648      	mov	r0, r9
 8008ef2:	f000 f9bb 	bl	800926c <__multadd>
 8008ef6:	4605      	mov	r5, r0
 8008ef8:	e7f0      	b.n	8008edc <_dtoa_r+0xad4>
 8008efa:	f1bb 0f00 	cmp.w	fp, #0
 8008efe:	bfcc      	ite	gt
 8008f00:	465e      	movgt	r6, fp
 8008f02:	2601      	movle	r6, #1
 8008f04:	4456      	add	r6, sl
 8008f06:	2700      	movs	r7, #0
 8008f08:	9902      	ldr	r1, [sp, #8]
 8008f0a:	9300      	str	r3, [sp, #0]
 8008f0c:	2201      	movs	r2, #1
 8008f0e:	4648      	mov	r0, r9
 8008f10:	f000 fb50 	bl	80095b4 <__lshift>
 8008f14:	4621      	mov	r1, r4
 8008f16:	9002      	str	r0, [sp, #8]
 8008f18:	f000 fbb8 	bl	800968c <__mcmp>
 8008f1c:	2800      	cmp	r0, #0
 8008f1e:	dcb4      	bgt.n	8008e8a <_dtoa_r+0xa82>
 8008f20:	d102      	bne.n	8008f28 <_dtoa_r+0xb20>
 8008f22:	9b00      	ldr	r3, [sp, #0]
 8008f24:	07db      	lsls	r3, r3, #31
 8008f26:	d4b0      	bmi.n	8008e8a <_dtoa_r+0xa82>
 8008f28:	4633      	mov	r3, r6
 8008f2a:	461e      	mov	r6, r3
 8008f2c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008f30:	2a30      	cmp	r2, #48	@ 0x30
 8008f32:	d0fa      	beq.n	8008f2a <_dtoa_r+0xb22>
 8008f34:	e4b5      	b.n	80088a2 <_dtoa_r+0x49a>
 8008f36:	459a      	cmp	sl, r3
 8008f38:	d1a8      	bne.n	8008e8c <_dtoa_r+0xa84>
 8008f3a:	2331      	movs	r3, #49	@ 0x31
 8008f3c:	f108 0801 	add.w	r8, r8, #1
 8008f40:	f88a 3000 	strb.w	r3, [sl]
 8008f44:	e4ad      	b.n	80088a2 <_dtoa_r+0x49a>
 8008f46:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8008f48:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8008fa4 <_dtoa_r+0xb9c>
 8008f4c:	b11b      	cbz	r3, 8008f56 <_dtoa_r+0xb4e>
 8008f4e:	f10a 0308 	add.w	r3, sl, #8
 8008f52:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8008f54:	6013      	str	r3, [r2, #0]
 8008f56:	4650      	mov	r0, sl
 8008f58:	b017      	add	sp, #92	@ 0x5c
 8008f5a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008f5e:	9b07      	ldr	r3, [sp, #28]
 8008f60:	2b01      	cmp	r3, #1
 8008f62:	f77f ae2e 	ble.w	8008bc2 <_dtoa_r+0x7ba>
 8008f66:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008f68:	9308      	str	r3, [sp, #32]
 8008f6a:	2001      	movs	r0, #1
 8008f6c:	e64d      	b.n	8008c0a <_dtoa_r+0x802>
 8008f6e:	f1bb 0f00 	cmp.w	fp, #0
 8008f72:	f77f aed9 	ble.w	8008d28 <_dtoa_r+0x920>
 8008f76:	4656      	mov	r6, sl
 8008f78:	9802      	ldr	r0, [sp, #8]
 8008f7a:	4621      	mov	r1, r4
 8008f7c:	f7ff f9bb 	bl	80082f6 <quorem>
 8008f80:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8008f84:	f806 3b01 	strb.w	r3, [r6], #1
 8008f88:	eba6 020a 	sub.w	r2, r6, sl
 8008f8c:	4593      	cmp	fp, r2
 8008f8e:	ddb4      	ble.n	8008efa <_dtoa_r+0xaf2>
 8008f90:	9902      	ldr	r1, [sp, #8]
 8008f92:	2300      	movs	r3, #0
 8008f94:	220a      	movs	r2, #10
 8008f96:	4648      	mov	r0, r9
 8008f98:	f000 f968 	bl	800926c <__multadd>
 8008f9c:	9002      	str	r0, [sp, #8]
 8008f9e:	e7eb      	b.n	8008f78 <_dtoa_r+0xb70>
 8008fa0:	0800a5d8 	.word	0x0800a5d8
 8008fa4:	0800a55c 	.word	0x0800a55c

08008fa8 <_free_r>:
 8008fa8:	b538      	push	{r3, r4, r5, lr}
 8008faa:	4605      	mov	r5, r0
 8008fac:	2900      	cmp	r1, #0
 8008fae:	d041      	beq.n	8009034 <_free_r+0x8c>
 8008fb0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008fb4:	1f0c      	subs	r4, r1, #4
 8008fb6:	2b00      	cmp	r3, #0
 8008fb8:	bfb8      	it	lt
 8008fba:	18e4      	addlt	r4, r4, r3
 8008fbc:	f000 f8e8 	bl	8009190 <__malloc_lock>
 8008fc0:	4a1d      	ldr	r2, [pc, #116]	@ (8009038 <_free_r+0x90>)
 8008fc2:	6813      	ldr	r3, [r2, #0]
 8008fc4:	b933      	cbnz	r3, 8008fd4 <_free_r+0x2c>
 8008fc6:	6063      	str	r3, [r4, #4]
 8008fc8:	6014      	str	r4, [r2, #0]
 8008fca:	4628      	mov	r0, r5
 8008fcc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008fd0:	f000 b8e4 	b.w	800919c <__malloc_unlock>
 8008fd4:	42a3      	cmp	r3, r4
 8008fd6:	d908      	bls.n	8008fea <_free_r+0x42>
 8008fd8:	6820      	ldr	r0, [r4, #0]
 8008fda:	1821      	adds	r1, r4, r0
 8008fdc:	428b      	cmp	r3, r1
 8008fde:	bf01      	itttt	eq
 8008fe0:	6819      	ldreq	r1, [r3, #0]
 8008fe2:	685b      	ldreq	r3, [r3, #4]
 8008fe4:	1809      	addeq	r1, r1, r0
 8008fe6:	6021      	streq	r1, [r4, #0]
 8008fe8:	e7ed      	b.n	8008fc6 <_free_r+0x1e>
 8008fea:	461a      	mov	r2, r3
 8008fec:	685b      	ldr	r3, [r3, #4]
 8008fee:	b10b      	cbz	r3, 8008ff4 <_free_r+0x4c>
 8008ff0:	42a3      	cmp	r3, r4
 8008ff2:	d9fa      	bls.n	8008fea <_free_r+0x42>
 8008ff4:	6811      	ldr	r1, [r2, #0]
 8008ff6:	1850      	adds	r0, r2, r1
 8008ff8:	42a0      	cmp	r0, r4
 8008ffa:	d10b      	bne.n	8009014 <_free_r+0x6c>
 8008ffc:	6820      	ldr	r0, [r4, #0]
 8008ffe:	4401      	add	r1, r0
 8009000:	1850      	adds	r0, r2, r1
 8009002:	4283      	cmp	r3, r0
 8009004:	6011      	str	r1, [r2, #0]
 8009006:	d1e0      	bne.n	8008fca <_free_r+0x22>
 8009008:	6818      	ldr	r0, [r3, #0]
 800900a:	685b      	ldr	r3, [r3, #4]
 800900c:	6053      	str	r3, [r2, #4]
 800900e:	4408      	add	r0, r1
 8009010:	6010      	str	r0, [r2, #0]
 8009012:	e7da      	b.n	8008fca <_free_r+0x22>
 8009014:	d902      	bls.n	800901c <_free_r+0x74>
 8009016:	230c      	movs	r3, #12
 8009018:	602b      	str	r3, [r5, #0]
 800901a:	e7d6      	b.n	8008fca <_free_r+0x22>
 800901c:	6820      	ldr	r0, [r4, #0]
 800901e:	1821      	adds	r1, r4, r0
 8009020:	428b      	cmp	r3, r1
 8009022:	bf04      	itt	eq
 8009024:	6819      	ldreq	r1, [r3, #0]
 8009026:	685b      	ldreq	r3, [r3, #4]
 8009028:	6063      	str	r3, [r4, #4]
 800902a:	bf04      	itt	eq
 800902c:	1809      	addeq	r1, r1, r0
 800902e:	6021      	streq	r1, [r4, #0]
 8009030:	6054      	str	r4, [r2, #4]
 8009032:	e7ca      	b.n	8008fca <_free_r+0x22>
 8009034:	bd38      	pop	{r3, r4, r5, pc}
 8009036:	bf00      	nop
 8009038:	20001348 	.word	0x20001348

0800903c <malloc>:
 800903c:	4b02      	ldr	r3, [pc, #8]	@ (8009048 <malloc+0xc>)
 800903e:	4601      	mov	r1, r0
 8009040:	6818      	ldr	r0, [r3, #0]
 8009042:	f000 b825 	b.w	8009090 <_malloc_r>
 8009046:	bf00      	nop
 8009048:	20000184 	.word	0x20000184

0800904c <sbrk_aligned>:
 800904c:	b570      	push	{r4, r5, r6, lr}
 800904e:	4e0f      	ldr	r6, [pc, #60]	@ (800908c <sbrk_aligned+0x40>)
 8009050:	460c      	mov	r4, r1
 8009052:	6831      	ldr	r1, [r6, #0]
 8009054:	4605      	mov	r5, r0
 8009056:	b911      	cbnz	r1, 800905e <sbrk_aligned+0x12>
 8009058:	f000 fe3e 	bl	8009cd8 <_sbrk_r>
 800905c:	6030      	str	r0, [r6, #0]
 800905e:	4621      	mov	r1, r4
 8009060:	4628      	mov	r0, r5
 8009062:	f000 fe39 	bl	8009cd8 <_sbrk_r>
 8009066:	1c43      	adds	r3, r0, #1
 8009068:	d103      	bne.n	8009072 <sbrk_aligned+0x26>
 800906a:	f04f 34ff 	mov.w	r4, #4294967295
 800906e:	4620      	mov	r0, r4
 8009070:	bd70      	pop	{r4, r5, r6, pc}
 8009072:	1cc4      	adds	r4, r0, #3
 8009074:	f024 0403 	bic.w	r4, r4, #3
 8009078:	42a0      	cmp	r0, r4
 800907a:	d0f8      	beq.n	800906e <sbrk_aligned+0x22>
 800907c:	1a21      	subs	r1, r4, r0
 800907e:	4628      	mov	r0, r5
 8009080:	f000 fe2a 	bl	8009cd8 <_sbrk_r>
 8009084:	3001      	adds	r0, #1
 8009086:	d1f2      	bne.n	800906e <sbrk_aligned+0x22>
 8009088:	e7ef      	b.n	800906a <sbrk_aligned+0x1e>
 800908a:	bf00      	nop
 800908c:	20001344 	.word	0x20001344

08009090 <_malloc_r>:
 8009090:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009094:	1ccd      	adds	r5, r1, #3
 8009096:	f025 0503 	bic.w	r5, r5, #3
 800909a:	3508      	adds	r5, #8
 800909c:	2d0c      	cmp	r5, #12
 800909e:	bf38      	it	cc
 80090a0:	250c      	movcc	r5, #12
 80090a2:	2d00      	cmp	r5, #0
 80090a4:	4606      	mov	r6, r0
 80090a6:	db01      	blt.n	80090ac <_malloc_r+0x1c>
 80090a8:	42a9      	cmp	r1, r5
 80090aa:	d904      	bls.n	80090b6 <_malloc_r+0x26>
 80090ac:	230c      	movs	r3, #12
 80090ae:	6033      	str	r3, [r6, #0]
 80090b0:	2000      	movs	r0, #0
 80090b2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80090b6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800918c <_malloc_r+0xfc>
 80090ba:	f000 f869 	bl	8009190 <__malloc_lock>
 80090be:	f8d8 3000 	ldr.w	r3, [r8]
 80090c2:	461c      	mov	r4, r3
 80090c4:	bb44      	cbnz	r4, 8009118 <_malloc_r+0x88>
 80090c6:	4629      	mov	r1, r5
 80090c8:	4630      	mov	r0, r6
 80090ca:	f7ff ffbf 	bl	800904c <sbrk_aligned>
 80090ce:	1c43      	adds	r3, r0, #1
 80090d0:	4604      	mov	r4, r0
 80090d2:	d158      	bne.n	8009186 <_malloc_r+0xf6>
 80090d4:	f8d8 4000 	ldr.w	r4, [r8]
 80090d8:	4627      	mov	r7, r4
 80090da:	2f00      	cmp	r7, #0
 80090dc:	d143      	bne.n	8009166 <_malloc_r+0xd6>
 80090de:	2c00      	cmp	r4, #0
 80090e0:	d04b      	beq.n	800917a <_malloc_r+0xea>
 80090e2:	6823      	ldr	r3, [r4, #0]
 80090e4:	4639      	mov	r1, r7
 80090e6:	4630      	mov	r0, r6
 80090e8:	eb04 0903 	add.w	r9, r4, r3
 80090ec:	f000 fdf4 	bl	8009cd8 <_sbrk_r>
 80090f0:	4581      	cmp	r9, r0
 80090f2:	d142      	bne.n	800917a <_malloc_r+0xea>
 80090f4:	6821      	ldr	r1, [r4, #0]
 80090f6:	1a6d      	subs	r5, r5, r1
 80090f8:	4629      	mov	r1, r5
 80090fa:	4630      	mov	r0, r6
 80090fc:	f7ff ffa6 	bl	800904c <sbrk_aligned>
 8009100:	3001      	adds	r0, #1
 8009102:	d03a      	beq.n	800917a <_malloc_r+0xea>
 8009104:	6823      	ldr	r3, [r4, #0]
 8009106:	442b      	add	r3, r5
 8009108:	6023      	str	r3, [r4, #0]
 800910a:	f8d8 3000 	ldr.w	r3, [r8]
 800910e:	685a      	ldr	r2, [r3, #4]
 8009110:	bb62      	cbnz	r2, 800916c <_malloc_r+0xdc>
 8009112:	f8c8 7000 	str.w	r7, [r8]
 8009116:	e00f      	b.n	8009138 <_malloc_r+0xa8>
 8009118:	6822      	ldr	r2, [r4, #0]
 800911a:	1b52      	subs	r2, r2, r5
 800911c:	d420      	bmi.n	8009160 <_malloc_r+0xd0>
 800911e:	2a0b      	cmp	r2, #11
 8009120:	d917      	bls.n	8009152 <_malloc_r+0xc2>
 8009122:	1961      	adds	r1, r4, r5
 8009124:	42a3      	cmp	r3, r4
 8009126:	6025      	str	r5, [r4, #0]
 8009128:	bf18      	it	ne
 800912a:	6059      	strne	r1, [r3, #4]
 800912c:	6863      	ldr	r3, [r4, #4]
 800912e:	bf08      	it	eq
 8009130:	f8c8 1000 	streq.w	r1, [r8]
 8009134:	5162      	str	r2, [r4, r5]
 8009136:	604b      	str	r3, [r1, #4]
 8009138:	4630      	mov	r0, r6
 800913a:	f000 f82f 	bl	800919c <__malloc_unlock>
 800913e:	f104 000b 	add.w	r0, r4, #11
 8009142:	1d23      	adds	r3, r4, #4
 8009144:	f020 0007 	bic.w	r0, r0, #7
 8009148:	1ac2      	subs	r2, r0, r3
 800914a:	bf1c      	itt	ne
 800914c:	1a1b      	subne	r3, r3, r0
 800914e:	50a3      	strne	r3, [r4, r2]
 8009150:	e7af      	b.n	80090b2 <_malloc_r+0x22>
 8009152:	6862      	ldr	r2, [r4, #4]
 8009154:	42a3      	cmp	r3, r4
 8009156:	bf0c      	ite	eq
 8009158:	f8c8 2000 	streq.w	r2, [r8]
 800915c:	605a      	strne	r2, [r3, #4]
 800915e:	e7eb      	b.n	8009138 <_malloc_r+0xa8>
 8009160:	4623      	mov	r3, r4
 8009162:	6864      	ldr	r4, [r4, #4]
 8009164:	e7ae      	b.n	80090c4 <_malloc_r+0x34>
 8009166:	463c      	mov	r4, r7
 8009168:	687f      	ldr	r7, [r7, #4]
 800916a:	e7b6      	b.n	80090da <_malloc_r+0x4a>
 800916c:	461a      	mov	r2, r3
 800916e:	685b      	ldr	r3, [r3, #4]
 8009170:	42a3      	cmp	r3, r4
 8009172:	d1fb      	bne.n	800916c <_malloc_r+0xdc>
 8009174:	2300      	movs	r3, #0
 8009176:	6053      	str	r3, [r2, #4]
 8009178:	e7de      	b.n	8009138 <_malloc_r+0xa8>
 800917a:	230c      	movs	r3, #12
 800917c:	6033      	str	r3, [r6, #0]
 800917e:	4630      	mov	r0, r6
 8009180:	f000 f80c 	bl	800919c <__malloc_unlock>
 8009184:	e794      	b.n	80090b0 <_malloc_r+0x20>
 8009186:	6005      	str	r5, [r0, #0]
 8009188:	e7d6      	b.n	8009138 <_malloc_r+0xa8>
 800918a:	bf00      	nop
 800918c:	20001348 	.word	0x20001348

08009190 <__malloc_lock>:
 8009190:	4801      	ldr	r0, [pc, #4]	@ (8009198 <__malloc_lock+0x8>)
 8009192:	f7ff b8a0 	b.w	80082d6 <__retarget_lock_acquire_recursive>
 8009196:	bf00      	nop
 8009198:	20001340 	.word	0x20001340

0800919c <__malloc_unlock>:
 800919c:	4801      	ldr	r0, [pc, #4]	@ (80091a4 <__malloc_unlock+0x8>)
 800919e:	f7ff b89b 	b.w	80082d8 <__retarget_lock_release_recursive>
 80091a2:	bf00      	nop
 80091a4:	20001340 	.word	0x20001340

080091a8 <_Balloc>:
 80091a8:	b570      	push	{r4, r5, r6, lr}
 80091aa:	69c6      	ldr	r6, [r0, #28]
 80091ac:	4604      	mov	r4, r0
 80091ae:	460d      	mov	r5, r1
 80091b0:	b976      	cbnz	r6, 80091d0 <_Balloc+0x28>
 80091b2:	2010      	movs	r0, #16
 80091b4:	f7ff ff42 	bl	800903c <malloc>
 80091b8:	4602      	mov	r2, r0
 80091ba:	61e0      	str	r0, [r4, #28]
 80091bc:	b920      	cbnz	r0, 80091c8 <_Balloc+0x20>
 80091be:	4b18      	ldr	r3, [pc, #96]	@ (8009220 <_Balloc+0x78>)
 80091c0:	4818      	ldr	r0, [pc, #96]	@ (8009224 <_Balloc+0x7c>)
 80091c2:	216b      	movs	r1, #107	@ 0x6b
 80091c4:	f000 fd98 	bl	8009cf8 <__assert_func>
 80091c8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80091cc:	6006      	str	r6, [r0, #0]
 80091ce:	60c6      	str	r6, [r0, #12]
 80091d0:	69e6      	ldr	r6, [r4, #28]
 80091d2:	68f3      	ldr	r3, [r6, #12]
 80091d4:	b183      	cbz	r3, 80091f8 <_Balloc+0x50>
 80091d6:	69e3      	ldr	r3, [r4, #28]
 80091d8:	68db      	ldr	r3, [r3, #12]
 80091da:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80091de:	b9b8      	cbnz	r0, 8009210 <_Balloc+0x68>
 80091e0:	2101      	movs	r1, #1
 80091e2:	fa01 f605 	lsl.w	r6, r1, r5
 80091e6:	1d72      	adds	r2, r6, #5
 80091e8:	0092      	lsls	r2, r2, #2
 80091ea:	4620      	mov	r0, r4
 80091ec:	f000 fda2 	bl	8009d34 <_calloc_r>
 80091f0:	b160      	cbz	r0, 800920c <_Balloc+0x64>
 80091f2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80091f6:	e00e      	b.n	8009216 <_Balloc+0x6e>
 80091f8:	2221      	movs	r2, #33	@ 0x21
 80091fa:	2104      	movs	r1, #4
 80091fc:	4620      	mov	r0, r4
 80091fe:	f000 fd99 	bl	8009d34 <_calloc_r>
 8009202:	69e3      	ldr	r3, [r4, #28]
 8009204:	60f0      	str	r0, [r6, #12]
 8009206:	68db      	ldr	r3, [r3, #12]
 8009208:	2b00      	cmp	r3, #0
 800920a:	d1e4      	bne.n	80091d6 <_Balloc+0x2e>
 800920c:	2000      	movs	r0, #0
 800920e:	bd70      	pop	{r4, r5, r6, pc}
 8009210:	6802      	ldr	r2, [r0, #0]
 8009212:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8009216:	2300      	movs	r3, #0
 8009218:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800921c:	e7f7      	b.n	800920e <_Balloc+0x66>
 800921e:	bf00      	nop
 8009220:	0800a569 	.word	0x0800a569
 8009224:	0800a5e9 	.word	0x0800a5e9

08009228 <_Bfree>:
 8009228:	b570      	push	{r4, r5, r6, lr}
 800922a:	69c6      	ldr	r6, [r0, #28]
 800922c:	4605      	mov	r5, r0
 800922e:	460c      	mov	r4, r1
 8009230:	b976      	cbnz	r6, 8009250 <_Bfree+0x28>
 8009232:	2010      	movs	r0, #16
 8009234:	f7ff ff02 	bl	800903c <malloc>
 8009238:	4602      	mov	r2, r0
 800923a:	61e8      	str	r0, [r5, #28]
 800923c:	b920      	cbnz	r0, 8009248 <_Bfree+0x20>
 800923e:	4b09      	ldr	r3, [pc, #36]	@ (8009264 <_Bfree+0x3c>)
 8009240:	4809      	ldr	r0, [pc, #36]	@ (8009268 <_Bfree+0x40>)
 8009242:	218f      	movs	r1, #143	@ 0x8f
 8009244:	f000 fd58 	bl	8009cf8 <__assert_func>
 8009248:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800924c:	6006      	str	r6, [r0, #0]
 800924e:	60c6      	str	r6, [r0, #12]
 8009250:	b13c      	cbz	r4, 8009262 <_Bfree+0x3a>
 8009252:	69eb      	ldr	r3, [r5, #28]
 8009254:	6862      	ldr	r2, [r4, #4]
 8009256:	68db      	ldr	r3, [r3, #12]
 8009258:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800925c:	6021      	str	r1, [r4, #0]
 800925e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8009262:	bd70      	pop	{r4, r5, r6, pc}
 8009264:	0800a569 	.word	0x0800a569
 8009268:	0800a5e9 	.word	0x0800a5e9

0800926c <__multadd>:
 800926c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009270:	690d      	ldr	r5, [r1, #16]
 8009272:	4607      	mov	r7, r0
 8009274:	460c      	mov	r4, r1
 8009276:	461e      	mov	r6, r3
 8009278:	f101 0c14 	add.w	ip, r1, #20
 800927c:	2000      	movs	r0, #0
 800927e:	f8dc 3000 	ldr.w	r3, [ip]
 8009282:	b299      	uxth	r1, r3
 8009284:	fb02 6101 	mla	r1, r2, r1, r6
 8009288:	0c1e      	lsrs	r6, r3, #16
 800928a:	0c0b      	lsrs	r3, r1, #16
 800928c:	fb02 3306 	mla	r3, r2, r6, r3
 8009290:	b289      	uxth	r1, r1
 8009292:	3001      	adds	r0, #1
 8009294:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8009298:	4285      	cmp	r5, r0
 800929a:	f84c 1b04 	str.w	r1, [ip], #4
 800929e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80092a2:	dcec      	bgt.n	800927e <__multadd+0x12>
 80092a4:	b30e      	cbz	r6, 80092ea <__multadd+0x7e>
 80092a6:	68a3      	ldr	r3, [r4, #8]
 80092a8:	42ab      	cmp	r3, r5
 80092aa:	dc19      	bgt.n	80092e0 <__multadd+0x74>
 80092ac:	6861      	ldr	r1, [r4, #4]
 80092ae:	4638      	mov	r0, r7
 80092b0:	3101      	adds	r1, #1
 80092b2:	f7ff ff79 	bl	80091a8 <_Balloc>
 80092b6:	4680      	mov	r8, r0
 80092b8:	b928      	cbnz	r0, 80092c6 <__multadd+0x5a>
 80092ba:	4602      	mov	r2, r0
 80092bc:	4b0c      	ldr	r3, [pc, #48]	@ (80092f0 <__multadd+0x84>)
 80092be:	480d      	ldr	r0, [pc, #52]	@ (80092f4 <__multadd+0x88>)
 80092c0:	21ba      	movs	r1, #186	@ 0xba
 80092c2:	f000 fd19 	bl	8009cf8 <__assert_func>
 80092c6:	6922      	ldr	r2, [r4, #16]
 80092c8:	3202      	adds	r2, #2
 80092ca:	f104 010c 	add.w	r1, r4, #12
 80092ce:	0092      	lsls	r2, r2, #2
 80092d0:	300c      	adds	r0, #12
 80092d2:	f7ff f802 	bl	80082da <memcpy>
 80092d6:	4621      	mov	r1, r4
 80092d8:	4638      	mov	r0, r7
 80092da:	f7ff ffa5 	bl	8009228 <_Bfree>
 80092de:	4644      	mov	r4, r8
 80092e0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80092e4:	3501      	adds	r5, #1
 80092e6:	615e      	str	r6, [r3, #20]
 80092e8:	6125      	str	r5, [r4, #16]
 80092ea:	4620      	mov	r0, r4
 80092ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80092f0:	0800a5d8 	.word	0x0800a5d8
 80092f4:	0800a5e9 	.word	0x0800a5e9

080092f8 <__hi0bits>:
 80092f8:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80092fc:	4603      	mov	r3, r0
 80092fe:	bf36      	itet	cc
 8009300:	0403      	lslcc	r3, r0, #16
 8009302:	2000      	movcs	r0, #0
 8009304:	2010      	movcc	r0, #16
 8009306:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800930a:	bf3c      	itt	cc
 800930c:	021b      	lslcc	r3, r3, #8
 800930e:	3008      	addcc	r0, #8
 8009310:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009314:	bf3c      	itt	cc
 8009316:	011b      	lslcc	r3, r3, #4
 8009318:	3004      	addcc	r0, #4
 800931a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800931e:	bf3c      	itt	cc
 8009320:	009b      	lslcc	r3, r3, #2
 8009322:	3002      	addcc	r0, #2
 8009324:	2b00      	cmp	r3, #0
 8009326:	db05      	blt.n	8009334 <__hi0bits+0x3c>
 8009328:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800932c:	f100 0001 	add.w	r0, r0, #1
 8009330:	bf08      	it	eq
 8009332:	2020      	moveq	r0, #32
 8009334:	4770      	bx	lr

08009336 <__lo0bits>:
 8009336:	6803      	ldr	r3, [r0, #0]
 8009338:	4602      	mov	r2, r0
 800933a:	f013 0007 	ands.w	r0, r3, #7
 800933e:	d00b      	beq.n	8009358 <__lo0bits+0x22>
 8009340:	07d9      	lsls	r1, r3, #31
 8009342:	d421      	bmi.n	8009388 <__lo0bits+0x52>
 8009344:	0798      	lsls	r0, r3, #30
 8009346:	bf49      	itett	mi
 8009348:	085b      	lsrmi	r3, r3, #1
 800934a:	089b      	lsrpl	r3, r3, #2
 800934c:	2001      	movmi	r0, #1
 800934e:	6013      	strmi	r3, [r2, #0]
 8009350:	bf5c      	itt	pl
 8009352:	6013      	strpl	r3, [r2, #0]
 8009354:	2002      	movpl	r0, #2
 8009356:	4770      	bx	lr
 8009358:	b299      	uxth	r1, r3
 800935a:	b909      	cbnz	r1, 8009360 <__lo0bits+0x2a>
 800935c:	0c1b      	lsrs	r3, r3, #16
 800935e:	2010      	movs	r0, #16
 8009360:	b2d9      	uxtb	r1, r3
 8009362:	b909      	cbnz	r1, 8009368 <__lo0bits+0x32>
 8009364:	3008      	adds	r0, #8
 8009366:	0a1b      	lsrs	r3, r3, #8
 8009368:	0719      	lsls	r1, r3, #28
 800936a:	bf04      	itt	eq
 800936c:	091b      	lsreq	r3, r3, #4
 800936e:	3004      	addeq	r0, #4
 8009370:	0799      	lsls	r1, r3, #30
 8009372:	bf04      	itt	eq
 8009374:	089b      	lsreq	r3, r3, #2
 8009376:	3002      	addeq	r0, #2
 8009378:	07d9      	lsls	r1, r3, #31
 800937a:	d403      	bmi.n	8009384 <__lo0bits+0x4e>
 800937c:	085b      	lsrs	r3, r3, #1
 800937e:	f100 0001 	add.w	r0, r0, #1
 8009382:	d003      	beq.n	800938c <__lo0bits+0x56>
 8009384:	6013      	str	r3, [r2, #0]
 8009386:	4770      	bx	lr
 8009388:	2000      	movs	r0, #0
 800938a:	4770      	bx	lr
 800938c:	2020      	movs	r0, #32
 800938e:	4770      	bx	lr

08009390 <__i2b>:
 8009390:	b510      	push	{r4, lr}
 8009392:	460c      	mov	r4, r1
 8009394:	2101      	movs	r1, #1
 8009396:	f7ff ff07 	bl	80091a8 <_Balloc>
 800939a:	4602      	mov	r2, r0
 800939c:	b928      	cbnz	r0, 80093aa <__i2b+0x1a>
 800939e:	4b05      	ldr	r3, [pc, #20]	@ (80093b4 <__i2b+0x24>)
 80093a0:	4805      	ldr	r0, [pc, #20]	@ (80093b8 <__i2b+0x28>)
 80093a2:	f240 1145 	movw	r1, #325	@ 0x145
 80093a6:	f000 fca7 	bl	8009cf8 <__assert_func>
 80093aa:	2301      	movs	r3, #1
 80093ac:	6144      	str	r4, [r0, #20]
 80093ae:	6103      	str	r3, [r0, #16]
 80093b0:	bd10      	pop	{r4, pc}
 80093b2:	bf00      	nop
 80093b4:	0800a5d8 	.word	0x0800a5d8
 80093b8:	0800a5e9 	.word	0x0800a5e9

080093bc <__multiply>:
 80093bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80093c0:	4617      	mov	r7, r2
 80093c2:	690a      	ldr	r2, [r1, #16]
 80093c4:	693b      	ldr	r3, [r7, #16]
 80093c6:	429a      	cmp	r2, r3
 80093c8:	bfa8      	it	ge
 80093ca:	463b      	movge	r3, r7
 80093cc:	4689      	mov	r9, r1
 80093ce:	bfa4      	itt	ge
 80093d0:	460f      	movge	r7, r1
 80093d2:	4699      	movge	r9, r3
 80093d4:	693d      	ldr	r5, [r7, #16]
 80093d6:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80093da:	68bb      	ldr	r3, [r7, #8]
 80093dc:	6879      	ldr	r1, [r7, #4]
 80093de:	eb05 060a 	add.w	r6, r5, sl
 80093e2:	42b3      	cmp	r3, r6
 80093e4:	b085      	sub	sp, #20
 80093e6:	bfb8      	it	lt
 80093e8:	3101      	addlt	r1, #1
 80093ea:	f7ff fedd 	bl	80091a8 <_Balloc>
 80093ee:	b930      	cbnz	r0, 80093fe <__multiply+0x42>
 80093f0:	4602      	mov	r2, r0
 80093f2:	4b41      	ldr	r3, [pc, #260]	@ (80094f8 <__multiply+0x13c>)
 80093f4:	4841      	ldr	r0, [pc, #260]	@ (80094fc <__multiply+0x140>)
 80093f6:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80093fa:	f000 fc7d 	bl	8009cf8 <__assert_func>
 80093fe:	f100 0414 	add.w	r4, r0, #20
 8009402:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8009406:	4623      	mov	r3, r4
 8009408:	2200      	movs	r2, #0
 800940a:	4573      	cmp	r3, lr
 800940c:	d320      	bcc.n	8009450 <__multiply+0x94>
 800940e:	f107 0814 	add.w	r8, r7, #20
 8009412:	f109 0114 	add.w	r1, r9, #20
 8009416:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800941a:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800941e:	9302      	str	r3, [sp, #8]
 8009420:	1beb      	subs	r3, r5, r7
 8009422:	3b15      	subs	r3, #21
 8009424:	f023 0303 	bic.w	r3, r3, #3
 8009428:	3304      	adds	r3, #4
 800942a:	3715      	adds	r7, #21
 800942c:	42bd      	cmp	r5, r7
 800942e:	bf38      	it	cc
 8009430:	2304      	movcc	r3, #4
 8009432:	9301      	str	r3, [sp, #4]
 8009434:	9b02      	ldr	r3, [sp, #8]
 8009436:	9103      	str	r1, [sp, #12]
 8009438:	428b      	cmp	r3, r1
 800943a:	d80c      	bhi.n	8009456 <__multiply+0x9a>
 800943c:	2e00      	cmp	r6, #0
 800943e:	dd03      	ble.n	8009448 <__multiply+0x8c>
 8009440:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8009444:	2b00      	cmp	r3, #0
 8009446:	d055      	beq.n	80094f4 <__multiply+0x138>
 8009448:	6106      	str	r6, [r0, #16]
 800944a:	b005      	add	sp, #20
 800944c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009450:	f843 2b04 	str.w	r2, [r3], #4
 8009454:	e7d9      	b.n	800940a <__multiply+0x4e>
 8009456:	f8b1 a000 	ldrh.w	sl, [r1]
 800945a:	f1ba 0f00 	cmp.w	sl, #0
 800945e:	d01f      	beq.n	80094a0 <__multiply+0xe4>
 8009460:	46c4      	mov	ip, r8
 8009462:	46a1      	mov	r9, r4
 8009464:	2700      	movs	r7, #0
 8009466:	f85c 2b04 	ldr.w	r2, [ip], #4
 800946a:	f8d9 3000 	ldr.w	r3, [r9]
 800946e:	fa1f fb82 	uxth.w	fp, r2
 8009472:	b29b      	uxth	r3, r3
 8009474:	fb0a 330b 	mla	r3, sl, fp, r3
 8009478:	443b      	add	r3, r7
 800947a:	f8d9 7000 	ldr.w	r7, [r9]
 800947e:	0c12      	lsrs	r2, r2, #16
 8009480:	0c3f      	lsrs	r7, r7, #16
 8009482:	fb0a 7202 	mla	r2, sl, r2, r7
 8009486:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800948a:	b29b      	uxth	r3, r3
 800948c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009490:	4565      	cmp	r5, ip
 8009492:	f849 3b04 	str.w	r3, [r9], #4
 8009496:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800949a:	d8e4      	bhi.n	8009466 <__multiply+0xaa>
 800949c:	9b01      	ldr	r3, [sp, #4]
 800949e:	50e7      	str	r7, [r4, r3]
 80094a0:	9b03      	ldr	r3, [sp, #12]
 80094a2:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80094a6:	3104      	adds	r1, #4
 80094a8:	f1b9 0f00 	cmp.w	r9, #0
 80094ac:	d020      	beq.n	80094f0 <__multiply+0x134>
 80094ae:	6823      	ldr	r3, [r4, #0]
 80094b0:	4647      	mov	r7, r8
 80094b2:	46a4      	mov	ip, r4
 80094b4:	f04f 0a00 	mov.w	sl, #0
 80094b8:	f8b7 b000 	ldrh.w	fp, [r7]
 80094bc:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 80094c0:	fb09 220b 	mla	r2, r9, fp, r2
 80094c4:	4452      	add	r2, sl
 80094c6:	b29b      	uxth	r3, r3
 80094c8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80094cc:	f84c 3b04 	str.w	r3, [ip], #4
 80094d0:	f857 3b04 	ldr.w	r3, [r7], #4
 80094d4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80094d8:	f8bc 3000 	ldrh.w	r3, [ip]
 80094dc:	fb09 330a 	mla	r3, r9, sl, r3
 80094e0:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 80094e4:	42bd      	cmp	r5, r7
 80094e6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80094ea:	d8e5      	bhi.n	80094b8 <__multiply+0xfc>
 80094ec:	9a01      	ldr	r2, [sp, #4]
 80094ee:	50a3      	str	r3, [r4, r2]
 80094f0:	3404      	adds	r4, #4
 80094f2:	e79f      	b.n	8009434 <__multiply+0x78>
 80094f4:	3e01      	subs	r6, #1
 80094f6:	e7a1      	b.n	800943c <__multiply+0x80>
 80094f8:	0800a5d8 	.word	0x0800a5d8
 80094fc:	0800a5e9 	.word	0x0800a5e9

08009500 <__pow5mult>:
 8009500:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009504:	4615      	mov	r5, r2
 8009506:	f012 0203 	ands.w	r2, r2, #3
 800950a:	4607      	mov	r7, r0
 800950c:	460e      	mov	r6, r1
 800950e:	d007      	beq.n	8009520 <__pow5mult+0x20>
 8009510:	4c25      	ldr	r4, [pc, #148]	@ (80095a8 <__pow5mult+0xa8>)
 8009512:	3a01      	subs	r2, #1
 8009514:	2300      	movs	r3, #0
 8009516:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800951a:	f7ff fea7 	bl	800926c <__multadd>
 800951e:	4606      	mov	r6, r0
 8009520:	10ad      	asrs	r5, r5, #2
 8009522:	d03d      	beq.n	80095a0 <__pow5mult+0xa0>
 8009524:	69fc      	ldr	r4, [r7, #28]
 8009526:	b97c      	cbnz	r4, 8009548 <__pow5mult+0x48>
 8009528:	2010      	movs	r0, #16
 800952a:	f7ff fd87 	bl	800903c <malloc>
 800952e:	4602      	mov	r2, r0
 8009530:	61f8      	str	r0, [r7, #28]
 8009532:	b928      	cbnz	r0, 8009540 <__pow5mult+0x40>
 8009534:	4b1d      	ldr	r3, [pc, #116]	@ (80095ac <__pow5mult+0xac>)
 8009536:	481e      	ldr	r0, [pc, #120]	@ (80095b0 <__pow5mult+0xb0>)
 8009538:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800953c:	f000 fbdc 	bl	8009cf8 <__assert_func>
 8009540:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8009544:	6004      	str	r4, [r0, #0]
 8009546:	60c4      	str	r4, [r0, #12]
 8009548:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800954c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8009550:	b94c      	cbnz	r4, 8009566 <__pow5mult+0x66>
 8009552:	f240 2171 	movw	r1, #625	@ 0x271
 8009556:	4638      	mov	r0, r7
 8009558:	f7ff ff1a 	bl	8009390 <__i2b>
 800955c:	2300      	movs	r3, #0
 800955e:	f8c8 0008 	str.w	r0, [r8, #8]
 8009562:	4604      	mov	r4, r0
 8009564:	6003      	str	r3, [r0, #0]
 8009566:	f04f 0900 	mov.w	r9, #0
 800956a:	07eb      	lsls	r3, r5, #31
 800956c:	d50a      	bpl.n	8009584 <__pow5mult+0x84>
 800956e:	4631      	mov	r1, r6
 8009570:	4622      	mov	r2, r4
 8009572:	4638      	mov	r0, r7
 8009574:	f7ff ff22 	bl	80093bc <__multiply>
 8009578:	4631      	mov	r1, r6
 800957a:	4680      	mov	r8, r0
 800957c:	4638      	mov	r0, r7
 800957e:	f7ff fe53 	bl	8009228 <_Bfree>
 8009582:	4646      	mov	r6, r8
 8009584:	106d      	asrs	r5, r5, #1
 8009586:	d00b      	beq.n	80095a0 <__pow5mult+0xa0>
 8009588:	6820      	ldr	r0, [r4, #0]
 800958a:	b938      	cbnz	r0, 800959c <__pow5mult+0x9c>
 800958c:	4622      	mov	r2, r4
 800958e:	4621      	mov	r1, r4
 8009590:	4638      	mov	r0, r7
 8009592:	f7ff ff13 	bl	80093bc <__multiply>
 8009596:	6020      	str	r0, [r4, #0]
 8009598:	f8c0 9000 	str.w	r9, [r0]
 800959c:	4604      	mov	r4, r0
 800959e:	e7e4      	b.n	800956a <__pow5mult+0x6a>
 80095a0:	4630      	mov	r0, r6
 80095a2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80095a6:	bf00      	nop
 80095a8:	0800a69c 	.word	0x0800a69c
 80095ac:	0800a569 	.word	0x0800a569
 80095b0:	0800a5e9 	.word	0x0800a5e9

080095b4 <__lshift>:
 80095b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80095b8:	460c      	mov	r4, r1
 80095ba:	6849      	ldr	r1, [r1, #4]
 80095bc:	6923      	ldr	r3, [r4, #16]
 80095be:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80095c2:	68a3      	ldr	r3, [r4, #8]
 80095c4:	4607      	mov	r7, r0
 80095c6:	4691      	mov	r9, r2
 80095c8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80095cc:	f108 0601 	add.w	r6, r8, #1
 80095d0:	42b3      	cmp	r3, r6
 80095d2:	db0b      	blt.n	80095ec <__lshift+0x38>
 80095d4:	4638      	mov	r0, r7
 80095d6:	f7ff fde7 	bl	80091a8 <_Balloc>
 80095da:	4605      	mov	r5, r0
 80095dc:	b948      	cbnz	r0, 80095f2 <__lshift+0x3e>
 80095de:	4602      	mov	r2, r0
 80095e0:	4b28      	ldr	r3, [pc, #160]	@ (8009684 <__lshift+0xd0>)
 80095e2:	4829      	ldr	r0, [pc, #164]	@ (8009688 <__lshift+0xd4>)
 80095e4:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80095e8:	f000 fb86 	bl	8009cf8 <__assert_func>
 80095ec:	3101      	adds	r1, #1
 80095ee:	005b      	lsls	r3, r3, #1
 80095f0:	e7ee      	b.n	80095d0 <__lshift+0x1c>
 80095f2:	2300      	movs	r3, #0
 80095f4:	f100 0114 	add.w	r1, r0, #20
 80095f8:	f100 0210 	add.w	r2, r0, #16
 80095fc:	4618      	mov	r0, r3
 80095fe:	4553      	cmp	r3, sl
 8009600:	db33      	blt.n	800966a <__lshift+0xb6>
 8009602:	6920      	ldr	r0, [r4, #16]
 8009604:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009608:	f104 0314 	add.w	r3, r4, #20
 800960c:	f019 091f 	ands.w	r9, r9, #31
 8009610:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009614:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8009618:	d02b      	beq.n	8009672 <__lshift+0xbe>
 800961a:	f1c9 0e20 	rsb	lr, r9, #32
 800961e:	468a      	mov	sl, r1
 8009620:	2200      	movs	r2, #0
 8009622:	6818      	ldr	r0, [r3, #0]
 8009624:	fa00 f009 	lsl.w	r0, r0, r9
 8009628:	4310      	orrs	r0, r2
 800962a:	f84a 0b04 	str.w	r0, [sl], #4
 800962e:	f853 2b04 	ldr.w	r2, [r3], #4
 8009632:	459c      	cmp	ip, r3
 8009634:	fa22 f20e 	lsr.w	r2, r2, lr
 8009638:	d8f3      	bhi.n	8009622 <__lshift+0x6e>
 800963a:	ebac 0304 	sub.w	r3, ip, r4
 800963e:	3b15      	subs	r3, #21
 8009640:	f023 0303 	bic.w	r3, r3, #3
 8009644:	3304      	adds	r3, #4
 8009646:	f104 0015 	add.w	r0, r4, #21
 800964a:	4560      	cmp	r0, ip
 800964c:	bf88      	it	hi
 800964e:	2304      	movhi	r3, #4
 8009650:	50ca      	str	r2, [r1, r3]
 8009652:	b10a      	cbz	r2, 8009658 <__lshift+0xa4>
 8009654:	f108 0602 	add.w	r6, r8, #2
 8009658:	3e01      	subs	r6, #1
 800965a:	4638      	mov	r0, r7
 800965c:	612e      	str	r6, [r5, #16]
 800965e:	4621      	mov	r1, r4
 8009660:	f7ff fde2 	bl	8009228 <_Bfree>
 8009664:	4628      	mov	r0, r5
 8009666:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800966a:	f842 0f04 	str.w	r0, [r2, #4]!
 800966e:	3301      	adds	r3, #1
 8009670:	e7c5      	b.n	80095fe <__lshift+0x4a>
 8009672:	3904      	subs	r1, #4
 8009674:	f853 2b04 	ldr.w	r2, [r3], #4
 8009678:	f841 2f04 	str.w	r2, [r1, #4]!
 800967c:	459c      	cmp	ip, r3
 800967e:	d8f9      	bhi.n	8009674 <__lshift+0xc0>
 8009680:	e7ea      	b.n	8009658 <__lshift+0xa4>
 8009682:	bf00      	nop
 8009684:	0800a5d8 	.word	0x0800a5d8
 8009688:	0800a5e9 	.word	0x0800a5e9

0800968c <__mcmp>:
 800968c:	690a      	ldr	r2, [r1, #16]
 800968e:	4603      	mov	r3, r0
 8009690:	6900      	ldr	r0, [r0, #16]
 8009692:	1a80      	subs	r0, r0, r2
 8009694:	b530      	push	{r4, r5, lr}
 8009696:	d10e      	bne.n	80096b6 <__mcmp+0x2a>
 8009698:	3314      	adds	r3, #20
 800969a:	3114      	adds	r1, #20
 800969c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80096a0:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80096a4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80096a8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80096ac:	4295      	cmp	r5, r2
 80096ae:	d003      	beq.n	80096b8 <__mcmp+0x2c>
 80096b0:	d205      	bcs.n	80096be <__mcmp+0x32>
 80096b2:	f04f 30ff 	mov.w	r0, #4294967295
 80096b6:	bd30      	pop	{r4, r5, pc}
 80096b8:	42a3      	cmp	r3, r4
 80096ba:	d3f3      	bcc.n	80096a4 <__mcmp+0x18>
 80096bc:	e7fb      	b.n	80096b6 <__mcmp+0x2a>
 80096be:	2001      	movs	r0, #1
 80096c0:	e7f9      	b.n	80096b6 <__mcmp+0x2a>
	...

080096c4 <__mdiff>:
 80096c4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80096c8:	4689      	mov	r9, r1
 80096ca:	4606      	mov	r6, r0
 80096cc:	4611      	mov	r1, r2
 80096ce:	4648      	mov	r0, r9
 80096d0:	4614      	mov	r4, r2
 80096d2:	f7ff ffdb 	bl	800968c <__mcmp>
 80096d6:	1e05      	subs	r5, r0, #0
 80096d8:	d112      	bne.n	8009700 <__mdiff+0x3c>
 80096da:	4629      	mov	r1, r5
 80096dc:	4630      	mov	r0, r6
 80096de:	f7ff fd63 	bl	80091a8 <_Balloc>
 80096e2:	4602      	mov	r2, r0
 80096e4:	b928      	cbnz	r0, 80096f2 <__mdiff+0x2e>
 80096e6:	4b3f      	ldr	r3, [pc, #252]	@ (80097e4 <__mdiff+0x120>)
 80096e8:	f240 2137 	movw	r1, #567	@ 0x237
 80096ec:	483e      	ldr	r0, [pc, #248]	@ (80097e8 <__mdiff+0x124>)
 80096ee:	f000 fb03 	bl	8009cf8 <__assert_func>
 80096f2:	2301      	movs	r3, #1
 80096f4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80096f8:	4610      	mov	r0, r2
 80096fa:	b003      	add	sp, #12
 80096fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009700:	bfbc      	itt	lt
 8009702:	464b      	movlt	r3, r9
 8009704:	46a1      	movlt	r9, r4
 8009706:	4630      	mov	r0, r6
 8009708:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800970c:	bfba      	itte	lt
 800970e:	461c      	movlt	r4, r3
 8009710:	2501      	movlt	r5, #1
 8009712:	2500      	movge	r5, #0
 8009714:	f7ff fd48 	bl	80091a8 <_Balloc>
 8009718:	4602      	mov	r2, r0
 800971a:	b918      	cbnz	r0, 8009724 <__mdiff+0x60>
 800971c:	4b31      	ldr	r3, [pc, #196]	@ (80097e4 <__mdiff+0x120>)
 800971e:	f240 2145 	movw	r1, #581	@ 0x245
 8009722:	e7e3      	b.n	80096ec <__mdiff+0x28>
 8009724:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8009728:	6926      	ldr	r6, [r4, #16]
 800972a:	60c5      	str	r5, [r0, #12]
 800972c:	f109 0310 	add.w	r3, r9, #16
 8009730:	f109 0514 	add.w	r5, r9, #20
 8009734:	f104 0e14 	add.w	lr, r4, #20
 8009738:	f100 0b14 	add.w	fp, r0, #20
 800973c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8009740:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8009744:	9301      	str	r3, [sp, #4]
 8009746:	46d9      	mov	r9, fp
 8009748:	f04f 0c00 	mov.w	ip, #0
 800974c:	9b01      	ldr	r3, [sp, #4]
 800974e:	f85e 0b04 	ldr.w	r0, [lr], #4
 8009752:	f853 af04 	ldr.w	sl, [r3, #4]!
 8009756:	9301      	str	r3, [sp, #4]
 8009758:	fa1f f38a 	uxth.w	r3, sl
 800975c:	4619      	mov	r1, r3
 800975e:	b283      	uxth	r3, r0
 8009760:	1acb      	subs	r3, r1, r3
 8009762:	0c00      	lsrs	r0, r0, #16
 8009764:	4463      	add	r3, ip
 8009766:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800976a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800976e:	b29b      	uxth	r3, r3
 8009770:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8009774:	4576      	cmp	r6, lr
 8009776:	f849 3b04 	str.w	r3, [r9], #4
 800977a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800977e:	d8e5      	bhi.n	800974c <__mdiff+0x88>
 8009780:	1b33      	subs	r3, r6, r4
 8009782:	3b15      	subs	r3, #21
 8009784:	f023 0303 	bic.w	r3, r3, #3
 8009788:	3415      	adds	r4, #21
 800978a:	3304      	adds	r3, #4
 800978c:	42a6      	cmp	r6, r4
 800978e:	bf38      	it	cc
 8009790:	2304      	movcc	r3, #4
 8009792:	441d      	add	r5, r3
 8009794:	445b      	add	r3, fp
 8009796:	461e      	mov	r6, r3
 8009798:	462c      	mov	r4, r5
 800979a:	4544      	cmp	r4, r8
 800979c:	d30e      	bcc.n	80097bc <__mdiff+0xf8>
 800979e:	f108 0103 	add.w	r1, r8, #3
 80097a2:	1b49      	subs	r1, r1, r5
 80097a4:	f021 0103 	bic.w	r1, r1, #3
 80097a8:	3d03      	subs	r5, #3
 80097aa:	45a8      	cmp	r8, r5
 80097ac:	bf38      	it	cc
 80097ae:	2100      	movcc	r1, #0
 80097b0:	440b      	add	r3, r1
 80097b2:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80097b6:	b191      	cbz	r1, 80097de <__mdiff+0x11a>
 80097b8:	6117      	str	r7, [r2, #16]
 80097ba:	e79d      	b.n	80096f8 <__mdiff+0x34>
 80097bc:	f854 1b04 	ldr.w	r1, [r4], #4
 80097c0:	46e6      	mov	lr, ip
 80097c2:	0c08      	lsrs	r0, r1, #16
 80097c4:	fa1c fc81 	uxtah	ip, ip, r1
 80097c8:	4471      	add	r1, lr
 80097ca:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80097ce:	b289      	uxth	r1, r1
 80097d0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80097d4:	f846 1b04 	str.w	r1, [r6], #4
 80097d8:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80097dc:	e7dd      	b.n	800979a <__mdiff+0xd6>
 80097de:	3f01      	subs	r7, #1
 80097e0:	e7e7      	b.n	80097b2 <__mdiff+0xee>
 80097e2:	bf00      	nop
 80097e4:	0800a5d8 	.word	0x0800a5d8
 80097e8:	0800a5e9 	.word	0x0800a5e9

080097ec <__d2b>:
 80097ec:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80097f0:	460f      	mov	r7, r1
 80097f2:	2101      	movs	r1, #1
 80097f4:	ec59 8b10 	vmov	r8, r9, d0
 80097f8:	4616      	mov	r6, r2
 80097fa:	f7ff fcd5 	bl	80091a8 <_Balloc>
 80097fe:	4604      	mov	r4, r0
 8009800:	b930      	cbnz	r0, 8009810 <__d2b+0x24>
 8009802:	4602      	mov	r2, r0
 8009804:	4b23      	ldr	r3, [pc, #140]	@ (8009894 <__d2b+0xa8>)
 8009806:	4824      	ldr	r0, [pc, #144]	@ (8009898 <__d2b+0xac>)
 8009808:	f240 310f 	movw	r1, #783	@ 0x30f
 800980c:	f000 fa74 	bl	8009cf8 <__assert_func>
 8009810:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8009814:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8009818:	b10d      	cbz	r5, 800981e <__d2b+0x32>
 800981a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800981e:	9301      	str	r3, [sp, #4]
 8009820:	f1b8 0300 	subs.w	r3, r8, #0
 8009824:	d023      	beq.n	800986e <__d2b+0x82>
 8009826:	4668      	mov	r0, sp
 8009828:	9300      	str	r3, [sp, #0]
 800982a:	f7ff fd84 	bl	8009336 <__lo0bits>
 800982e:	e9dd 1200 	ldrd	r1, r2, [sp]
 8009832:	b1d0      	cbz	r0, 800986a <__d2b+0x7e>
 8009834:	f1c0 0320 	rsb	r3, r0, #32
 8009838:	fa02 f303 	lsl.w	r3, r2, r3
 800983c:	430b      	orrs	r3, r1
 800983e:	40c2      	lsrs	r2, r0
 8009840:	6163      	str	r3, [r4, #20]
 8009842:	9201      	str	r2, [sp, #4]
 8009844:	9b01      	ldr	r3, [sp, #4]
 8009846:	61a3      	str	r3, [r4, #24]
 8009848:	2b00      	cmp	r3, #0
 800984a:	bf0c      	ite	eq
 800984c:	2201      	moveq	r2, #1
 800984e:	2202      	movne	r2, #2
 8009850:	6122      	str	r2, [r4, #16]
 8009852:	b1a5      	cbz	r5, 800987e <__d2b+0x92>
 8009854:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8009858:	4405      	add	r5, r0
 800985a:	603d      	str	r5, [r7, #0]
 800985c:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8009860:	6030      	str	r0, [r6, #0]
 8009862:	4620      	mov	r0, r4
 8009864:	b003      	add	sp, #12
 8009866:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800986a:	6161      	str	r1, [r4, #20]
 800986c:	e7ea      	b.n	8009844 <__d2b+0x58>
 800986e:	a801      	add	r0, sp, #4
 8009870:	f7ff fd61 	bl	8009336 <__lo0bits>
 8009874:	9b01      	ldr	r3, [sp, #4]
 8009876:	6163      	str	r3, [r4, #20]
 8009878:	3020      	adds	r0, #32
 800987a:	2201      	movs	r2, #1
 800987c:	e7e8      	b.n	8009850 <__d2b+0x64>
 800987e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8009882:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8009886:	6038      	str	r0, [r7, #0]
 8009888:	6918      	ldr	r0, [r3, #16]
 800988a:	f7ff fd35 	bl	80092f8 <__hi0bits>
 800988e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8009892:	e7e5      	b.n	8009860 <__d2b+0x74>
 8009894:	0800a5d8 	.word	0x0800a5d8
 8009898:	0800a5e9 	.word	0x0800a5e9

0800989c <__ssputs_r>:
 800989c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80098a0:	688e      	ldr	r6, [r1, #8]
 80098a2:	461f      	mov	r7, r3
 80098a4:	42be      	cmp	r6, r7
 80098a6:	680b      	ldr	r3, [r1, #0]
 80098a8:	4682      	mov	sl, r0
 80098aa:	460c      	mov	r4, r1
 80098ac:	4690      	mov	r8, r2
 80098ae:	d82d      	bhi.n	800990c <__ssputs_r+0x70>
 80098b0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80098b4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80098b8:	d026      	beq.n	8009908 <__ssputs_r+0x6c>
 80098ba:	6965      	ldr	r5, [r4, #20]
 80098bc:	6909      	ldr	r1, [r1, #16]
 80098be:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80098c2:	eba3 0901 	sub.w	r9, r3, r1
 80098c6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80098ca:	1c7b      	adds	r3, r7, #1
 80098cc:	444b      	add	r3, r9
 80098ce:	106d      	asrs	r5, r5, #1
 80098d0:	429d      	cmp	r5, r3
 80098d2:	bf38      	it	cc
 80098d4:	461d      	movcc	r5, r3
 80098d6:	0553      	lsls	r3, r2, #21
 80098d8:	d527      	bpl.n	800992a <__ssputs_r+0x8e>
 80098da:	4629      	mov	r1, r5
 80098dc:	f7ff fbd8 	bl	8009090 <_malloc_r>
 80098e0:	4606      	mov	r6, r0
 80098e2:	b360      	cbz	r0, 800993e <__ssputs_r+0xa2>
 80098e4:	6921      	ldr	r1, [r4, #16]
 80098e6:	464a      	mov	r2, r9
 80098e8:	f7fe fcf7 	bl	80082da <memcpy>
 80098ec:	89a3      	ldrh	r3, [r4, #12]
 80098ee:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80098f2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80098f6:	81a3      	strh	r3, [r4, #12]
 80098f8:	6126      	str	r6, [r4, #16]
 80098fa:	6165      	str	r5, [r4, #20]
 80098fc:	444e      	add	r6, r9
 80098fe:	eba5 0509 	sub.w	r5, r5, r9
 8009902:	6026      	str	r6, [r4, #0]
 8009904:	60a5      	str	r5, [r4, #8]
 8009906:	463e      	mov	r6, r7
 8009908:	42be      	cmp	r6, r7
 800990a:	d900      	bls.n	800990e <__ssputs_r+0x72>
 800990c:	463e      	mov	r6, r7
 800990e:	6820      	ldr	r0, [r4, #0]
 8009910:	4632      	mov	r2, r6
 8009912:	4641      	mov	r1, r8
 8009914:	f000 f9c6 	bl	8009ca4 <memmove>
 8009918:	68a3      	ldr	r3, [r4, #8]
 800991a:	1b9b      	subs	r3, r3, r6
 800991c:	60a3      	str	r3, [r4, #8]
 800991e:	6823      	ldr	r3, [r4, #0]
 8009920:	4433      	add	r3, r6
 8009922:	6023      	str	r3, [r4, #0]
 8009924:	2000      	movs	r0, #0
 8009926:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800992a:	462a      	mov	r2, r5
 800992c:	f000 fa28 	bl	8009d80 <_realloc_r>
 8009930:	4606      	mov	r6, r0
 8009932:	2800      	cmp	r0, #0
 8009934:	d1e0      	bne.n	80098f8 <__ssputs_r+0x5c>
 8009936:	6921      	ldr	r1, [r4, #16]
 8009938:	4650      	mov	r0, sl
 800993a:	f7ff fb35 	bl	8008fa8 <_free_r>
 800993e:	230c      	movs	r3, #12
 8009940:	f8ca 3000 	str.w	r3, [sl]
 8009944:	89a3      	ldrh	r3, [r4, #12]
 8009946:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800994a:	81a3      	strh	r3, [r4, #12]
 800994c:	f04f 30ff 	mov.w	r0, #4294967295
 8009950:	e7e9      	b.n	8009926 <__ssputs_r+0x8a>
	...

08009954 <_svfiprintf_r>:
 8009954:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009958:	4698      	mov	r8, r3
 800995a:	898b      	ldrh	r3, [r1, #12]
 800995c:	061b      	lsls	r3, r3, #24
 800995e:	b09d      	sub	sp, #116	@ 0x74
 8009960:	4607      	mov	r7, r0
 8009962:	460d      	mov	r5, r1
 8009964:	4614      	mov	r4, r2
 8009966:	d510      	bpl.n	800998a <_svfiprintf_r+0x36>
 8009968:	690b      	ldr	r3, [r1, #16]
 800996a:	b973      	cbnz	r3, 800998a <_svfiprintf_r+0x36>
 800996c:	2140      	movs	r1, #64	@ 0x40
 800996e:	f7ff fb8f 	bl	8009090 <_malloc_r>
 8009972:	6028      	str	r0, [r5, #0]
 8009974:	6128      	str	r0, [r5, #16]
 8009976:	b930      	cbnz	r0, 8009986 <_svfiprintf_r+0x32>
 8009978:	230c      	movs	r3, #12
 800997a:	603b      	str	r3, [r7, #0]
 800997c:	f04f 30ff 	mov.w	r0, #4294967295
 8009980:	b01d      	add	sp, #116	@ 0x74
 8009982:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009986:	2340      	movs	r3, #64	@ 0x40
 8009988:	616b      	str	r3, [r5, #20]
 800998a:	2300      	movs	r3, #0
 800998c:	9309      	str	r3, [sp, #36]	@ 0x24
 800998e:	2320      	movs	r3, #32
 8009990:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009994:	f8cd 800c 	str.w	r8, [sp, #12]
 8009998:	2330      	movs	r3, #48	@ 0x30
 800999a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8009b38 <_svfiprintf_r+0x1e4>
 800999e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80099a2:	f04f 0901 	mov.w	r9, #1
 80099a6:	4623      	mov	r3, r4
 80099a8:	469a      	mov	sl, r3
 80099aa:	f813 2b01 	ldrb.w	r2, [r3], #1
 80099ae:	b10a      	cbz	r2, 80099b4 <_svfiprintf_r+0x60>
 80099b0:	2a25      	cmp	r2, #37	@ 0x25
 80099b2:	d1f9      	bne.n	80099a8 <_svfiprintf_r+0x54>
 80099b4:	ebba 0b04 	subs.w	fp, sl, r4
 80099b8:	d00b      	beq.n	80099d2 <_svfiprintf_r+0x7e>
 80099ba:	465b      	mov	r3, fp
 80099bc:	4622      	mov	r2, r4
 80099be:	4629      	mov	r1, r5
 80099c0:	4638      	mov	r0, r7
 80099c2:	f7ff ff6b 	bl	800989c <__ssputs_r>
 80099c6:	3001      	adds	r0, #1
 80099c8:	f000 80a7 	beq.w	8009b1a <_svfiprintf_r+0x1c6>
 80099cc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80099ce:	445a      	add	r2, fp
 80099d0:	9209      	str	r2, [sp, #36]	@ 0x24
 80099d2:	f89a 3000 	ldrb.w	r3, [sl]
 80099d6:	2b00      	cmp	r3, #0
 80099d8:	f000 809f 	beq.w	8009b1a <_svfiprintf_r+0x1c6>
 80099dc:	2300      	movs	r3, #0
 80099de:	f04f 32ff 	mov.w	r2, #4294967295
 80099e2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80099e6:	f10a 0a01 	add.w	sl, sl, #1
 80099ea:	9304      	str	r3, [sp, #16]
 80099ec:	9307      	str	r3, [sp, #28]
 80099ee:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80099f2:	931a      	str	r3, [sp, #104]	@ 0x68
 80099f4:	4654      	mov	r4, sl
 80099f6:	2205      	movs	r2, #5
 80099f8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80099fc:	484e      	ldr	r0, [pc, #312]	@ (8009b38 <_svfiprintf_r+0x1e4>)
 80099fe:	f7f6 fbf7 	bl	80001f0 <memchr>
 8009a02:	9a04      	ldr	r2, [sp, #16]
 8009a04:	b9d8      	cbnz	r0, 8009a3e <_svfiprintf_r+0xea>
 8009a06:	06d0      	lsls	r0, r2, #27
 8009a08:	bf44      	itt	mi
 8009a0a:	2320      	movmi	r3, #32
 8009a0c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009a10:	0711      	lsls	r1, r2, #28
 8009a12:	bf44      	itt	mi
 8009a14:	232b      	movmi	r3, #43	@ 0x2b
 8009a16:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009a1a:	f89a 3000 	ldrb.w	r3, [sl]
 8009a1e:	2b2a      	cmp	r3, #42	@ 0x2a
 8009a20:	d015      	beq.n	8009a4e <_svfiprintf_r+0xfa>
 8009a22:	9a07      	ldr	r2, [sp, #28]
 8009a24:	4654      	mov	r4, sl
 8009a26:	2000      	movs	r0, #0
 8009a28:	f04f 0c0a 	mov.w	ip, #10
 8009a2c:	4621      	mov	r1, r4
 8009a2e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009a32:	3b30      	subs	r3, #48	@ 0x30
 8009a34:	2b09      	cmp	r3, #9
 8009a36:	d94b      	bls.n	8009ad0 <_svfiprintf_r+0x17c>
 8009a38:	b1b0      	cbz	r0, 8009a68 <_svfiprintf_r+0x114>
 8009a3a:	9207      	str	r2, [sp, #28]
 8009a3c:	e014      	b.n	8009a68 <_svfiprintf_r+0x114>
 8009a3e:	eba0 0308 	sub.w	r3, r0, r8
 8009a42:	fa09 f303 	lsl.w	r3, r9, r3
 8009a46:	4313      	orrs	r3, r2
 8009a48:	9304      	str	r3, [sp, #16]
 8009a4a:	46a2      	mov	sl, r4
 8009a4c:	e7d2      	b.n	80099f4 <_svfiprintf_r+0xa0>
 8009a4e:	9b03      	ldr	r3, [sp, #12]
 8009a50:	1d19      	adds	r1, r3, #4
 8009a52:	681b      	ldr	r3, [r3, #0]
 8009a54:	9103      	str	r1, [sp, #12]
 8009a56:	2b00      	cmp	r3, #0
 8009a58:	bfbb      	ittet	lt
 8009a5a:	425b      	neglt	r3, r3
 8009a5c:	f042 0202 	orrlt.w	r2, r2, #2
 8009a60:	9307      	strge	r3, [sp, #28]
 8009a62:	9307      	strlt	r3, [sp, #28]
 8009a64:	bfb8      	it	lt
 8009a66:	9204      	strlt	r2, [sp, #16]
 8009a68:	7823      	ldrb	r3, [r4, #0]
 8009a6a:	2b2e      	cmp	r3, #46	@ 0x2e
 8009a6c:	d10a      	bne.n	8009a84 <_svfiprintf_r+0x130>
 8009a6e:	7863      	ldrb	r3, [r4, #1]
 8009a70:	2b2a      	cmp	r3, #42	@ 0x2a
 8009a72:	d132      	bne.n	8009ada <_svfiprintf_r+0x186>
 8009a74:	9b03      	ldr	r3, [sp, #12]
 8009a76:	1d1a      	adds	r2, r3, #4
 8009a78:	681b      	ldr	r3, [r3, #0]
 8009a7a:	9203      	str	r2, [sp, #12]
 8009a7c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009a80:	3402      	adds	r4, #2
 8009a82:	9305      	str	r3, [sp, #20]
 8009a84:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8009b48 <_svfiprintf_r+0x1f4>
 8009a88:	7821      	ldrb	r1, [r4, #0]
 8009a8a:	2203      	movs	r2, #3
 8009a8c:	4650      	mov	r0, sl
 8009a8e:	f7f6 fbaf 	bl	80001f0 <memchr>
 8009a92:	b138      	cbz	r0, 8009aa4 <_svfiprintf_r+0x150>
 8009a94:	9b04      	ldr	r3, [sp, #16]
 8009a96:	eba0 000a 	sub.w	r0, r0, sl
 8009a9a:	2240      	movs	r2, #64	@ 0x40
 8009a9c:	4082      	lsls	r2, r0
 8009a9e:	4313      	orrs	r3, r2
 8009aa0:	3401      	adds	r4, #1
 8009aa2:	9304      	str	r3, [sp, #16]
 8009aa4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009aa8:	4824      	ldr	r0, [pc, #144]	@ (8009b3c <_svfiprintf_r+0x1e8>)
 8009aaa:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009aae:	2206      	movs	r2, #6
 8009ab0:	f7f6 fb9e 	bl	80001f0 <memchr>
 8009ab4:	2800      	cmp	r0, #0
 8009ab6:	d036      	beq.n	8009b26 <_svfiprintf_r+0x1d2>
 8009ab8:	4b21      	ldr	r3, [pc, #132]	@ (8009b40 <_svfiprintf_r+0x1ec>)
 8009aba:	bb1b      	cbnz	r3, 8009b04 <_svfiprintf_r+0x1b0>
 8009abc:	9b03      	ldr	r3, [sp, #12]
 8009abe:	3307      	adds	r3, #7
 8009ac0:	f023 0307 	bic.w	r3, r3, #7
 8009ac4:	3308      	adds	r3, #8
 8009ac6:	9303      	str	r3, [sp, #12]
 8009ac8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009aca:	4433      	add	r3, r6
 8009acc:	9309      	str	r3, [sp, #36]	@ 0x24
 8009ace:	e76a      	b.n	80099a6 <_svfiprintf_r+0x52>
 8009ad0:	fb0c 3202 	mla	r2, ip, r2, r3
 8009ad4:	460c      	mov	r4, r1
 8009ad6:	2001      	movs	r0, #1
 8009ad8:	e7a8      	b.n	8009a2c <_svfiprintf_r+0xd8>
 8009ada:	2300      	movs	r3, #0
 8009adc:	3401      	adds	r4, #1
 8009ade:	9305      	str	r3, [sp, #20]
 8009ae0:	4619      	mov	r1, r3
 8009ae2:	f04f 0c0a 	mov.w	ip, #10
 8009ae6:	4620      	mov	r0, r4
 8009ae8:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009aec:	3a30      	subs	r2, #48	@ 0x30
 8009aee:	2a09      	cmp	r2, #9
 8009af0:	d903      	bls.n	8009afa <_svfiprintf_r+0x1a6>
 8009af2:	2b00      	cmp	r3, #0
 8009af4:	d0c6      	beq.n	8009a84 <_svfiprintf_r+0x130>
 8009af6:	9105      	str	r1, [sp, #20]
 8009af8:	e7c4      	b.n	8009a84 <_svfiprintf_r+0x130>
 8009afa:	fb0c 2101 	mla	r1, ip, r1, r2
 8009afe:	4604      	mov	r4, r0
 8009b00:	2301      	movs	r3, #1
 8009b02:	e7f0      	b.n	8009ae6 <_svfiprintf_r+0x192>
 8009b04:	ab03      	add	r3, sp, #12
 8009b06:	9300      	str	r3, [sp, #0]
 8009b08:	462a      	mov	r2, r5
 8009b0a:	4b0e      	ldr	r3, [pc, #56]	@ (8009b44 <_svfiprintf_r+0x1f0>)
 8009b0c:	a904      	add	r1, sp, #16
 8009b0e:	4638      	mov	r0, r7
 8009b10:	f7fd fe14 	bl	800773c <_printf_float>
 8009b14:	1c42      	adds	r2, r0, #1
 8009b16:	4606      	mov	r6, r0
 8009b18:	d1d6      	bne.n	8009ac8 <_svfiprintf_r+0x174>
 8009b1a:	89ab      	ldrh	r3, [r5, #12]
 8009b1c:	065b      	lsls	r3, r3, #25
 8009b1e:	f53f af2d 	bmi.w	800997c <_svfiprintf_r+0x28>
 8009b22:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009b24:	e72c      	b.n	8009980 <_svfiprintf_r+0x2c>
 8009b26:	ab03      	add	r3, sp, #12
 8009b28:	9300      	str	r3, [sp, #0]
 8009b2a:	462a      	mov	r2, r5
 8009b2c:	4b05      	ldr	r3, [pc, #20]	@ (8009b44 <_svfiprintf_r+0x1f0>)
 8009b2e:	a904      	add	r1, sp, #16
 8009b30:	4638      	mov	r0, r7
 8009b32:	f7fe f89b 	bl	8007c6c <_printf_i>
 8009b36:	e7ed      	b.n	8009b14 <_svfiprintf_r+0x1c0>
 8009b38:	0800a642 	.word	0x0800a642
 8009b3c:	0800a64c 	.word	0x0800a64c
 8009b40:	0800773d 	.word	0x0800773d
 8009b44:	0800989d 	.word	0x0800989d
 8009b48:	0800a648 	.word	0x0800a648

08009b4c <__sflush_r>:
 8009b4c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009b50:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009b54:	0716      	lsls	r6, r2, #28
 8009b56:	4605      	mov	r5, r0
 8009b58:	460c      	mov	r4, r1
 8009b5a:	d454      	bmi.n	8009c06 <__sflush_r+0xba>
 8009b5c:	684b      	ldr	r3, [r1, #4]
 8009b5e:	2b00      	cmp	r3, #0
 8009b60:	dc02      	bgt.n	8009b68 <__sflush_r+0x1c>
 8009b62:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8009b64:	2b00      	cmp	r3, #0
 8009b66:	dd48      	ble.n	8009bfa <__sflush_r+0xae>
 8009b68:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009b6a:	2e00      	cmp	r6, #0
 8009b6c:	d045      	beq.n	8009bfa <__sflush_r+0xae>
 8009b6e:	2300      	movs	r3, #0
 8009b70:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8009b74:	682f      	ldr	r7, [r5, #0]
 8009b76:	6a21      	ldr	r1, [r4, #32]
 8009b78:	602b      	str	r3, [r5, #0]
 8009b7a:	d030      	beq.n	8009bde <__sflush_r+0x92>
 8009b7c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8009b7e:	89a3      	ldrh	r3, [r4, #12]
 8009b80:	0759      	lsls	r1, r3, #29
 8009b82:	d505      	bpl.n	8009b90 <__sflush_r+0x44>
 8009b84:	6863      	ldr	r3, [r4, #4]
 8009b86:	1ad2      	subs	r2, r2, r3
 8009b88:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8009b8a:	b10b      	cbz	r3, 8009b90 <__sflush_r+0x44>
 8009b8c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8009b8e:	1ad2      	subs	r2, r2, r3
 8009b90:	2300      	movs	r3, #0
 8009b92:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009b94:	6a21      	ldr	r1, [r4, #32]
 8009b96:	4628      	mov	r0, r5
 8009b98:	47b0      	blx	r6
 8009b9a:	1c43      	adds	r3, r0, #1
 8009b9c:	89a3      	ldrh	r3, [r4, #12]
 8009b9e:	d106      	bne.n	8009bae <__sflush_r+0x62>
 8009ba0:	6829      	ldr	r1, [r5, #0]
 8009ba2:	291d      	cmp	r1, #29
 8009ba4:	d82b      	bhi.n	8009bfe <__sflush_r+0xb2>
 8009ba6:	4a2a      	ldr	r2, [pc, #168]	@ (8009c50 <__sflush_r+0x104>)
 8009ba8:	40ca      	lsrs	r2, r1
 8009baa:	07d6      	lsls	r6, r2, #31
 8009bac:	d527      	bpl.n	8009bfe <__sflush_r+0xb2>
 8009bae:	2200      	movs	r2, #0
 8009bb0:	6062      	str	r2, [r4, #4]
 8009bb2:	04d9      	lsls	r1, r3, #19
 8009bb4:	6922      	ldr	r2, [r4, #16]
 8009bb6:	6022      	str	r2, [r4, #0]
 8009bb8:	d504      	bpl.n	8009bc4 <__sflush_r+0x78>
 8009bba:	1c42      	adds	r2, r0, #1
 8009bbc:	d101      	bne.n	8009bc2 <__sflush_r+0x76>
 8009bbe:	682b      	ldr	r3, [r5, #0]
 8009bc0:	b903      	cbnz	r3, 8009bc4 <__sflush_r+0x78>
 8009bc2:	6560      	str	r0, [r4, #84]	@ 0x54
 8009bc4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009bc6:	602f      	str	r7, [r5, #0]
 8009bc8:	b1b9      	cbz	r1, 8009bfa <__sflush_r+0xae>
 8009bca:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009bce:	4299      	cmp	r1, r3
 8009bd0:	d002      	beq.n	8009bd8 <__sflush_r+0x8c>
 8009bd2:	4628      	mov	r0, r5
 8009bd4:	f7ff f9e8 	bl	8008fa8 <_free_r>
 8009bd8:	2300      	movs	r3, #0
 8009bda:	6363      	str	r3, [r4, #52]	@ 0x34
 8009bdc:	e00d      	b.n	8009bfa <__sflush_r+0xae>
 8009bde:	2301      	movs	r3, #1
 8009be0:	4628      	mov	r0, r5
 8009be2:	47b0      	blx	r6
 8009be4:	4602      	mov	r2, r0
 8009be6:	1c50      	adds	r0, r2, #1
 8009be8:	d1c9      	bne.n	8009b7e <__sflush_r+0x32>
 8009bea:	682b      	ldr	r3, [r5, #0]
 8009bec:	2b00      	cmp	r3, #0
 8009bee:	d0c6      	beq.n	8009b7e <__sflush_r+0x32>
 8009bf0:	2b1d      	cmp	r3, #29
 8009bf2:	d001      	beq.n	8009bf8 <__sflush_r+0xac>
 8009bf4:	2b16      	cmp	r3, #22
 8009bf6:	d11e      	bne.n	8009c36 <__sflush_r+0xea>
 8009bf8:	602f      	str	r7, [r5, #0]
 8009bfa:	2000      	movs	r0, #0
 8009bfc:	e022      	b.n	8009c44 <__sflush_r+0xf8>
 8009bfe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009c02:	b21b      	sxth	r3, r3
 8009c04:	e01b      	b.n	8009c3e <__sflush_r+0xf2>
 8009c06:	690f      	ldr	r7, [r1, #16]
 8009c08:	2f00      	cmp	r7, #0
 8009c0a:	d0f6      	beq.n	8009bfa <__sflush_r+0xae>
 8009c0c:	0793      	lsls	r3, r2, #30
 8009c0e:	680e      	ldr	r6, [r1, #0]
 8009c10:	bf08      	it	eq
 8009c12:	694b      	ldreq	r3, [r1, #20]
 8009c14:	600f      	str	r7, [r1, #0]
 8009c16:	bf18      	it	ne
 8009c18:	2300      	movne	r3, #0
 8009c1a:	eba6 0807 	sub.w	r8, r6, r7
 8009c1e:	608b      	str	r3, [r1, #8]
 8009c20:	f1b8 0f00 	cmp.w	r8, #0
 8009c24:	dde9      	ble.n	8009bfa <__sflush_r+0xae>
 8009c26:	6a21      	ldr	r1, [r4, #32]
 8009c28:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8009c2a:	4643      	mov	r3, r8
 8009c2c:	463a      	mov	r2, r7
 8009c2e:	4628      	mov	r0, r5
 8009c30:	47b0      	blx	r6
 8009c32:	2800      	cmp	r0, #0
 8009c34:	dc08      	bgt.n	8009c48 <__sflush_r+0xfc>
 8009c36:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009c3a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009c3e:	81a3      	strh	r3, [r4, #12]
 8009c40:	f04f 30ff 	mov.w	r0, #4294967295
 8009c44:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009c48:	4407      	add	r7, r0
 8009c4a:	eba8 0800 	sub.w	r8, r8, r0
 8009c4e:	e7e7      	b.n	8009c20 <__sflush_r+0xd4>
 8009c50:	20400001 	.word	0x20400001

08009c54 <_fflush_r>:
 8009c54:	b538      	push	{r3, r4, r5, lr}
 8009c56:	690b      	ldr	r3, [r1, #16]
 8009c58:	4605      	mov	r5, r0
 8009c5a:	460c      	mov	r4, r1
 8009c5c:	b913      	cbnz	r3, 8009c64 <_fflush_r+0x10>
 8009c5e:	2500      	movs	r5, #0
 8009c60:	4628      	mov	r0, r5
 8009c62:	bd38      	pop	{r3, r4, r5, pc}
 8009c64:	b118      	cbz	r0, 8009c6e <_fflush_r+0x1a>
 8009c66:	6a03      	ldr	r3, [r0, #32]
 8009c68:	b90b      	cbnz	r3, 8009c6e <_fflush_r+0x1a>
 8009c6a:	f7fe f9a9 	bl	8007fc0 <__sinit>
 8009c6e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009c72:	2b00      	cmp	r3, #0
 8009c74:	d0f3      	beq.n	8009c5e <_fflush_r+0xa>
 8009c76:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8009c78:	07d0      	lsls	r0, r2, #31
 8009c7a:	d404      	bmi.n	8009c86 <_fflush_r+0x32>
 8009c7c:	0599      	lsls	r1, r3, #22
 8009c7e:	d402      	bmi.n	8009c86 <_fflush_r+0x32>
 8009c80:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009c82:	f7fe fb28 	bl	80082d6 <__retarget_lock_acquire_recursive>
 8009c86:	4628      	mov	r0, r5
 8009c88:	4621      	mov	r1, r4
 8009c8a:	f7ff ff5f 	bl	8009b4c <__sflush_r>
 8009c8e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009c90:	07da      	lsls	r2, r3, #31
 8009c92:	4605      	mov	r5, r0
 8009c94:	d4e4      	bmi.n	8009c60 <_fflush_r+0xc>
 8009c96:	89a3      	ldrh	r3, [r4, #12]
 8009c98:	059b      	lsls	r3, r3, #22
 8009c9a:	d4e1      	bmi.n	8009c60 <_fflush_r+0xc>
 8009c9c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009c9e:	f7fe fb1b 	bl	80082d8 <__retarget_lock_release_recursive>
 8009ca2:	e7dd      	b.n	8009c60 <_fflush_r+0xc>

08009ca4 <memmove>:
 8009ca4:	4288      	cmp	r0, r1
 8009ca6:	b510      	push	{r4, lr}
 8009ca8:	eb01 0402 	add.w	r4, r1, r2
 8009cac:	d902      	bls.n	8009cb4 <memmove+0x10>
 8009cae:	4284      	cmp	r4, r0
 8009cb0:	4623      	mov	r3, r4
 8009cb2:	d807      	bhi.n	8009cc4 <memmove+0x20>
 8009cb4:	1e43      	subs	r3, r0, #1
 8009cb6:	42a1      	cmp	r1, r4
 8009cb8:	d008      	beq.n	8009ccc <memmove+0x28>
 8009cba:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009cbe:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009cc2:	e7f8      	b.n	8009cb6 <memmove+0x12>
 8009cc4:	4402      	add	r2, r0
 8009cc6:	4601      	mov	r1, r0
 8009cc8:	428a      	cmp	r2, r1
 8009cca:	d100      	bne.n	8009cce <memmove+0x2a>
 8009ccc:	bd10      	pop	{r4, pc}
 8009cce:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009cd2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009cd6:	e7f7      	b.n	8009cc8 <memmove+0x24>

08009cd8 <_sbrk_r>:
 8009cd8:	b538      	push	{r3, r4, r5, lr}
 8009cda:	4d06      	ldr	r5, [pc, #24]	@ (8009cf4 <_sbrk_r+0x1c>)
 8009cdc:	2300      	movs	r3, #0
 8009cde:	4604      	mov	r4, r0
 8009ce0:	4608      	mov	r0, r1
 8009ce2:	602b      	str	r3, [r5, #0]
 8009ce4:	f7f8 fc7c 	bl	80025e0 <_sbrk>
 8009ce8:	1c43      	adds	r3, r0, #1
 8009cea:	d102      	bne.n	8009cf2 <_sbrk_r+0x1a>
 8009cec:	682b      	ldr	r3, [r5, #0]
 8009cee:	b103      	cbz	r3, 8009cf2 <_sbrk_r+0x1a>
 8009cf0:	6023      	str	r3, [r4, #0]
 8009cf2:	bd38      	pop	{r3, r4, r5, pc}
 8009cf4:	2000133c 	.word	0x2000133c

08009cf8 <__assert_func>:
 8009cf8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8009cfa:	4614      	mov	r4, r2
 8009cfc:	461a      	mov	r2, r3
 8009cfe:	4b09      	ldr	r3, [pc, #36]	@ (8009d24 <__assert_func+0x2c>)
 8009d00:	681b      	ldr	r3, [r3, #0]
 8009d02:	4605      	mov	r5, r0
 8009d04:	68d8      	ldr	r0, [r3, #12]
 8009d06:	b14c      	cbz	r4, 8009d1c <__assert_func+0x24>
 8009d08:	4b07      	ldr	r3, [pc, #28]	@ (8009d28 <__assert_func+0x30>)
 8009d0a:	9100      	str	r1, [sp, #0]
 8009d0c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009d10:	4906      	ldr	r1, [pc, #24]	@ (8009d2c <__assert_func+0x34>)
 8009d12:	462b      	mov	r3, r5
 8009d14:	f000 f870 	bl	8009df8 <fiprintf>
 8009d18:	f000 f880 	bl	8009e1c <abort>
 8009d1c:	4b04      	ldr	r3, [pc, #16]	@ (8009d30 <__assert_func+0x38>)
 8009d1e:	461c      	mov	r4, r3
 8009d20:	e7f3      	b.n	8009d0a <__assert_func+0x12>
 8009d22:	bf00      	nop
 8009d24:	20000184 	.word	0x20000184
 8009d28:	0800a65d 	.word	0x0800a65d
 8009d2c:	0800a66a 	.word	0x0800a66a
 8009d30:	0800a698 	.word	0x0800a698

08009d34 <_calloc_r>:
 8009d34:	b570      	push	{r4, r5, r6, lr}
 8009d36:	fba1 5402 	umull	r5, r4, r1, r2
 8009d3a:	b934      	cbnz	r4, 8009d4a <_calloc_r+0x16>
 8009d3c:	4629      	mov	r1, r5
 8009d3e:	f7ff f9a7 	bl	8009090 <_malloc_r>
 8009d42:	4606      	mov	r6, r0
 8009d44:	b928      	cbnz	r0, 8009d52 <_calloc_r+0x1e>
 8009d46:	4630      	mov	r0, r6
 8009d48:	bd70      	pop	{r4, r5, r6, pc}
 8009d4a:	220c      	movs	r2, #12
 8009d4c:	6002      	str	r2, [r0, #0]
 8009d4e:	2600      	movs	r6, #0
 8009d50:	e7f9      	b.n	8009d46 <_calloc_r+0x12>
 8009d52:	462a      	mov	r2, r5
 8009d54:	4621      	mov	r1, r4
 8009d56:	f7fe fa1f 	bl	8008198 <memset>
 8009d5a:	e7f4      	b.n	8009d46 <_calloc_r+0x12>

08009d5c <__ascii_mbtowc>:
 8009d5c:	b082      	sub	sp, #8
 8009d5e:	b901      	cbnz	r1, 8009d62 <__ascii_mbtowc+0x6>
 8009d60:	a901      	add	r1, sp, #4
 8009d62:	b142      	cbz	r2, 8009d76 <__ascii_mbtowc+0x1a>
 8009d64:	b14b      	cbz	r3, 8009d7a <__ascii_mbtowc+0x1e>
 8009d66:	7813      	ldrb	r3, [r2, #0]
 8009d68:	600b      	str	r3, [r1, #0]
 8009d6a:	7812      	ldrb	r2, [r2, #0]
 8009d6c:	1e10      	subs	r0, r2, #0
 8009d6e:	bf18      	it	ne
 8009d70:	2001      	movne	r0, #1
 8009d72:	b002      	add	sp, #8
 8009d74:	4770      	bx	lr
 8009d76:	4610      	mov	r0, r2
 8009d78:	e7fb      	b.n	8009d72 <__ascii_mbtowc+0x16>
 8009d7a:	f06f 0001 	mvn.w	r0, #1
 8009d7e:	e7f8      	b.n	8009d72 <__ascii_mbtowc+0x16>

08009d80 <_realloc_r>:
 8009d80:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009d84:	4607      	mov	r7, r0
 8009d86:	4614      	mov	r4, r2
 8009d88:	460d      	mov	r5, r1
 8009d8a:	b921      	cbnz	r1, 8009d96 <_realloc_r+0x16>
 8009d8c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009d90:	4611      	mov	r1, r2
 8009d92:	f7ff b97d 	b.w	8009090 <_malloc_r>
 8009d96:	b92a      	cbnz	r2, 8009da4 <_realloc_r+0x24>
 8009d98:	f7ff f906 	bl	8008fa8 <_free_r>
 8009d9c:	4625      	mov	r5, r4
 8009d9e:	4628      	mov	r0, r5
 8009da0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009da4:	f000 f841 	bl	8009e2a <_malloc_usable_size_r>
 8009da8:	4284      	cmp	r4, r0
 8009daa:	4606      	mov	r6, r0
 8009dac:	d802      	bhi.n	8009db4 <_realloc_r+0x34>
 8009dae:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8009db2:	d8f4      	bhi.n	8009d9e <_realloc_r+0x1e>
 8009db4:	4621      	mov	r1, r4
 8009db6:	4638      	mov	r0, r7
 8009db8:	f7ff f96a 	bl	8009090 <_malloc_r>
 8009dbc:	4680      	mov	r8, r0
 8009dbe:	b908      	cbnz	r0, 8009dc4 <_realloc_r+0x44>
 8009dc0:	4645      	mov	r5, r8
 8009dc2:	e7ec      	b.n	8009d9e <_realloc_r+0x1e>
 8009dc4:	42b4      	cmp	r4, r6
 8009dc6:	4622      	mov	r2, r4
 8009dc8:	4629      	mov	r1, r5
 8009dca:	bf28      	it	cs
 8009dcc:	4632      	movcs	r2, r6
 8009dce:	f7fe fa84 	bl	80082da <memcpy>
 8009dd2:	4629      	mov	r1, r5
 8009dd4:	4638      	mov	r0, r7
 8009dd6:	f7ff f8e7 	bl	8008fa8 <_free_r>
 8009dda:	e7f1      	b.n	8009dc0 <_realloc_r+0x40>

08009ddc <__ascii_wctomb>:
 8009ddc:	4603      	mov	r3, r0
 8009dde:	4608      	mov	r0, r1
 8009de0:	b141      	cbz	r1, 8009df4 <__ascii_wctomb+0x18>
 8009de2:	2aff      	cmp	r2, #255	@ 0xff
 8009de4:	d904      	bls.n	8009df0 <__ascii_wctomb+0x14>
 8009de6:	228a      	movs	r2, #138	@ 0x8a
 8009de8:	601a      	str	r2, [r3, #0]
 8009dea:	f04f 30ff 	mov.w	r0, #4294967295
 8009dee:	4770      	bx	lr
 8009df0:	700a      	strb	r2, [r1, #0]
 8009df2:	2001      	movs	r0, #1
 8009df4:	4770      	bx	lr
	...

08009df8 <fiprintf>:
 8009df8:	b40e      	push	{r1, r2, r3}
 8009dfa:	b503      	push	{r0, r1, lr}
 8009dfc:	4601      	mov	r1, r0
 8009dfe:	ab03      	add	r3, sp, #12
 8009e00:	4805      	ldr	r0, [pc, #20]	@ (8009e18 <fiprintf+0x20>)
 8009e02:	f853 2b04 	ldr.w	r2, [r3], #4
 8009e06:	6800      	ldr	r0, [r0, #0]
 8009e08:	9301      	str	r3, [sp, #4]
 8009e0a:	f000 f83f 	bl	8009e8c <_vfiprintf_r>
 8009e0e:	b002      	add	sp, #8
 8009e10:	f85d eb04 	ldr.w	lr, [sp], #4
 8009e14:	b003      	add	sp, #12
 8009e16:	4770      	bx	lr
 8009e18:	20000184 	.word	0x20000184

08009e1c <abort>:
 8009e1c:	b508      	push	{r3, lr}
 8009e1e:	2006      	movs	r0, #6
 8009e20:	f000 fa08 	bl	800a234 <raise>
 8009e24:	2001      	movs	r0, #1
 8009e26:	f7f8 fb63 	bl	80024f0 <_exit>

08009e2a <_malloc_usable_size_r>:
 8009e2a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009e2e:	1f18      	subs	r0, r3, #4
 8009e30:	2b00      	cmp	r3, #0
 8009e32:	bfbc      	itt	lt
 8009e34:	580b      	ldrlt	r3, [r1, r0]
 8009e36:	18c0      	addlt	r0, r0, r3
 8009e38:	4770      	bx	lr

08009e3a <__sfputc_r>:
 8009e3a:	6893      	ldr	r3, [r2, #8]
 8009e3c:	3b01      	subs	r3, #1
 8009e3e:	2b00      	cmp	r3, #0
 8009e40:	b410      	push	{r4}
 8009e42:	6093      	str	r3, [r2, #8]
 8009e44:	da08      	bge.n	8009e58 <__sfputc_r+0x1e>
 8009e46:	6994      	ldr	r4, [r2, #24]
 8009e48:	42a3      	cmp	r3, r4
 8009e4a:	db01      	blt.n	8009e50 <__sfputc_r+0x16>
 8009e4c:	290a      	cmp	r1, #10
 8009e4e:	d103      	bne.n	8009e58 <__sfputc_r+0x1e>
 8009e50:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009e54:	f000 b932 	b.w	800a0bc <__swbuf_r>
 8009e58:	6813      	ldr	r3, [r2, #0]
 8009e5a:	1c58      	adds	r0, r3, #1
 8009e5c:	6010      	str	r0, [r2, #0]
 8009e5e:	7019      	strb	r1, [r3, #0]
 8009e60:	4608      	mov	r0, r1
 8009e62:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009e66:	4770      	bx	lr

08009e68 <__sfputs_r>:
 8009e68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009e6a:	4606      	mov	r6, r0
 8009e6c:	460f      	mov	r7, r1
 8009e6e:	4614      	mov	r4, r2
 8009e70:	18d5      	adds	r5, r2, r3
 8009e72:	42ac      	cmp	r4, r5
 8009e74:	d101      	bne.n	8009e7a <__sfputs_r+0x12>
 8009e76:	2000      	movs	r0, #0
 8009e78:	e007      	b.n	8009e8a <__sfputs_r+0x22>
 8009e7a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009e7e:	463a      	mov	r2, r7
 8009e80:	4630      	mov	r0, r6
 8009e82:	f7ff ffda 	bl	8009e3a <__sfputc_r>
 8009e86:	1c43      	adds	r3, r0, #1
 8009e88:	d1f3      	bne.n	8009e72 <__sfputs_r+0xa>
 8009e8a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08009e8c <_vfiprintf_r>:
 8009e8c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009e90:	460d      	mov	r5, r1
 8009e92:	b09d      	sub	sp, #116	@ 0x74
 8009e94:	4614      	mov	r4, r2
 8009e96:	4698      	mov	r8, r3
 8009e98:	4606      	mov	r6, r0
 8009e9a:	b118      	cbz	r0, 8009ea4 <_vfiprintf_r+0x18>
 8009e9c:	6a03      	ldr	r3, [r0, #32]
 8009e9e:	b90b      	cbnz	r3, 8009ea4 <_vfiprintf_r+0x18>
 8009ea0:	f7fe f88e 	bl	8007fc0 <__sinit>
 8009ea4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009ea6:	07d9      	lsls	r1, r3, #31
 8009ea8:	d405      	bmi.n	8009eb6 <_vfiprintf_r+0x2a>
 8009eaa:	89ab      	ldrh	r3, [r5, #12]
 8009eac:	059a      	lsls	r2, r3, #22
 8009eae:	d402      	bmi.n	8009eb6 <_vfiprintf_r+0x2a>
 8009eb0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009eb2:	f7fe fa10 	bl	80082d6 <__retarget_lock_acquire_recursive>
 8009eb6:	89ab      	ldrh	r3, [r5, #12]
 8009eb8:	071b      	lsls	r3, r3, #28
 8009eba:	d501      	bpl.n	8009ec0 <_vfiprintf_r+0x34>
 8009ebc:	692b      	ldr	r3, [r5, #16]
 8009ebe:	b99b      	cbnz	r3, 8009ee8 <_vfiprintf_r+0x5c>
 8009ec0:	4629      	mov	r1, r5
 8009ec2:	4630      	mov	r0, r6
 8009ec4:	f000 f938 	bl	800a138 <__swsetup_r>
 8009ec8:	b170      	cbz	r0, 8009ee8 <_vfiprintf_r+0x5c>
 8009eca:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009ecc:	07dc      	lsls	r4, r3, #31
 8009ece:	d504      	bpl.n	8009eda <_vfiprintf_r+0x4e>
 8009ed0:	f04f 30ff 	mov.w	r0, #4294967295
 8009ed4:	b01d      	add	sp, #116	@ 0x74
 8009ed6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009eda:	89ab      	ldrh	r3, [r5, #12]
 8009edc:	0598      	lsls	r0, r3, #22
 8009ede:	d4f7      	bmi.n	8009ed0 <_vfiprintf_r+0x44>
 8009ee0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009ee2:	f7fe f9f9 	bl	80082d8 <__retarget_lock_release_recursive>
 8009ee6:	e7f3      	b.n	8009ed0 <_vfiprintf_r+0x44>
 8009ee8:	2300      	movs	r3, #0
 8009eea:	9309      	str	r3, [sp, #36]	@ 0x24
 8009eec:	2320      	movs	r3, #32
 8009eee:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009ef2:	f8cd 800c 	str.w	r8, [sp, #12]
 8009ef6:	2330      	movs	r3, #48	@ 0x30
 8009ef8:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800a0a8 <_vfiprintf_r+0x21c>
 8009efc:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009f00:	f04f 0901 	mov.w	r9, #1
 8009f04:	4623      	mov	r3, r4
 8009f06:	469a      	mov	sl, r3
 8009f08:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009f0c:	b10a      	cbz	r2, 8009f12 <_vfiprintf_r+0x86>
 8009f0e:	2a25      	cmp	r2, #37	@ 0x25
 8009f10:	d1f9      	bne.n	8009f06 <_vfiprintf_r+0x7a>
 8009f12:	ebba 0b04 	subs.w	fp, sl, r4
 8009f16:	d00b      	beq.n	8009f30 <_vfiprintf_r+0xa4>
 8009f18:	465b      	mov	r3, fp
 8009f1a:	4622      	mov	r2, r4
 8009f1c:	4629      	mov	r1, r5
 8009f1e:	4630      	mov	r0, r6
 8009f20:	f7ff ffa2 	bl	8009e68 <__sfputs_r>
 8009f24:	3001      	adds	r0, #1
 8009f26:	f000 80a7 	beq.w	800a078 <_vfiprintf_r+0x1ec>
 8009f2a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009f2c:	445a      	add	r2, fp
 8009f2e:	9209      	str	r2, [sp, #36]	@ 0x24
 8009f30:	f89a 3000 	ldrb.w	r3, [sl]
 8009f34:	2b00      	cmp	r3, #0
 8009f36:	f000 809f 	beq.w	800a078 <_vfiprintf_r+0x1ec>
 8009f3a:	2300      	movs	r3, #0
 8009f3c:	f04f 32ff 	mov.w	r2, #4294967295
 8009f40:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009f44:	f10a 0a01 	add.w	sl, sl, #1
 8009f48:	9304      	str	r3, [sp, #16]
 8009f4a:	9307      	str	r3, [sp, #28]
 8009f4c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009f50:	931a      	str	r3, [sp, #104]	@ 0x68
 8009f52:	4654      	mov	r4, sl
 8009f54:	2205      	movs	r2, #5
 8009f56:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009f5a:	4853      	ldr	r0, [pc, #332]	@ (800a0a8 <_vfiprintf_r+0x21c>)
 8009f5c:	f7f6 f948 	bl	80001f0 <memchr>
 8009f60:	9a04      	ldr	r2, [sp, #16]
 8009f62:	b9d8      	cbnz	r0, 8009f9c <_vfiprintf_r+0x110>
 8009f64:	06d1      	lsls	r1, r2, #27
 8009f66:	bf44      	itt	mi
 8009f68:	2320      	movmi	r3, #32
 8009f6a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009f6e:	0713      	lsls	r3, r2, #28
 8009f70:	bf44      	itt	mi
 8009f72:	232b      	movmi	r3, #43	@ 0x2b
 8009f74:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009f78:	f89a 3000 	ldrb.w	r3, [sl]
 8009f7c:	2b2a      	cmp	r3, #42	@ 0x2a
 8009f7e:	d015      	beq.n	8009fac <_vfiprintf_r+0x120>
 8009f80:	9a07      	ldr	r2, [sp, #28]
 8009f82:	4654      	mov	r4, sl
 8009f84:	2000      	movs	r0, #0
 8009f86:	f04f 0c0a 	mov.w	ip, #10
 8009f8a:	4621      	mov	r1, r4
 8009f8c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009f90:	3b30      	subs	r3, #48	@ 0x30
 8009f92:	2b09      	cmp	r3, #9
 8009f94:	d94b      	bls.n	800a02e <_vfiprintf_r+0x1a2>
 8009f96:	b1b0      	cbz	r0, 8009fc6 <_vfiprintf_r+0x13a>
 8009f98:	9207      	str	r2, [sp, #28]
 8009f9a:	e014      	b.n	8009fc6 <_vfiprintf_r+0x13a>
 8009f9c:	eba0 0308 	sub.w	r3, r0, r8
 8009fa0:	fa09 f303 	lsl.w	r3, r9, r3
 8009fa4:	4313      	orrs	r3, r2
 8009fa6:	9304      	str	r3, [sp, #16]
 8009fa8:	46a2      	mov	sl, r4
 8009faa:	e7d2      	b.n	8009f52 <_vfiprintf_r+0xc6>
 8009fac:	9b03      	ldr	r3, [sp, #12]
 8009fae:	1d19      	adds	r1, r3, #4
 8009fb0:	681b      	ldr	r3, [r3, #0]
 8009fb2:	9103      	str	r1, [sp, #12]
 8009fb4:	2b00      	cmp	r3, #0
 8009fb6:	bfbb      	ittet	lt
 8009fb8:	425b      	neglt	r3, r3
 8009fba:	f042 0202 	orrlt.w	r2, r2, #2
 8009fbe:	9307      	strge	r3, [sp, #28]
 8009fc0:	9307      	strlt	r3, [sp, #28]
 8009fc2:	bfb8      	it	lt
 8009fc4:	9204      	strlt	r2, [sp, #16]
 8009fc6:	7823      	ldrb	r3, [r4, #0]
 8009fc8:	2b2e      	cmp	r3, #46	@ 0x2e
 8009fca:	d10a      	bne.n	8009fe2 <_vfiprintf_r+0x156>
 8009fcc:	7863      	ldrb	r3, [r4, #1]
 8009fce:	2b2a      	cmp	r3, #42	@ 0x2a
 8009fd0:	d132      	bne.n	800a038 <_vfiprintf_r+0x1ac>
 8009fd2:	9b03      	ldr	r3, [sp, #12]
 8009fd4:	1d1a      	adds	r2, r3, #4
 8009fd6:	681b      	ldr	r3, [r3, #0]
 8009fd8:	9203      	str	r2, [sp, #12]
 8009fda:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009fde:	3402      	adds	r4, #2
 8009fe0:	9305      	str	r3, [sp, #20]
 8009fe2:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800a0b8 <_vfiprintf_r+0x22c>
 8009fe6:	7821      	ldrb	r1, [r4, #0]
 8009fe8:	2203      	movs	r2, #3
 8009fea:	4650      	mov	r0, sl
 8009fec:	f7f6 f900 	bl	80001f0 <memchr>
 8009ff0:	b138      	cbz	r0, 800a002 <_vfiprintf_r+0x176>
 8009ff2:	9b04      	ldr	r3, [sp, #16]
 8009ff4:	eba0 000a 	sub.w	r0, r0, sl
 8009ff8:	2240      	movs	r2, #64	@ 0x40
 8009ffa:	4082      	lsls	r2, r0
 8009ffc:	4313      	orrs	r3, r2
 8009ffe:	3401      	adds	r4, #1
 800a000:	9304      	str	r3, [sp, #16]
 800a002:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a006:	4829      	ldr	r0, [pc, #164]	@ (800a0ac <_vfiprintf_r+0x220>)
 800a008:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a00c:	2206      	movs	r2, #6
 800a00e:	f7f6 f8ef 	bl	80001f0 <memchr>
 800a012:	2800      	cmp	r0, #0
 800a014:	d03f      	beq.n	800a096 <_vfiprintf_r+0x20a>
 800a016:	4b26      	ldr	r3, [pc, #152]	@ (800a0b0 <_vfiprintf_r+0x224>)
 800a018:	bb1b      	cbnz	r3, 800a062 <_vfiprintf_r+0x1d6>
 800a01a:	9b03      	ldr	r3, [sp, #12]
 800a01c:	3307      	adds	r3, #7
 800a01e:	f023 0307 	bic.w	r3, r3, #7
 800a022:	3308      	adds	r3, #8
 800a024:	9303      	str	r3, [sp, #12]
 800a026:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a028:	443b      	add	r3, r7
 800a02a:	9309      	str	r3, [sp, #36]	@ 0x24
 800a02c:	e76a      	b.n	8009f04 <_vfiprintf_r+0x78>
 800a02e:	fb0c 3202 	mla	r2, ip, r2, r3
 800a032:	460c      	mov	r4, r1
 800a034:	2001      	movs	r0, #1
 800a036:	e7a8      	b.n	8009f8a <_vfiprintf_r+0xfe>
 800a038:	2300      	movs	r3, #0
 800a03a:	3401      	adds	r4, #1
 800a03c:	9305      	str	r3, [sp, #20]
 800a03e:	4619      	mov	r1, r3
 800a040:	f04f 0c0a 	mov.w	ip, #10
 800a044:	4620      	mov	r0, r4
 800a046:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a04a:	3a30      	subs	r2, #48	@ 0x30
 800a04c:	2a09      	cmp	r2, #9
 800a04e:	d903      	bls.n	800a058 <_vfiprintf_r+0x1cc>
 800a050:	2b00      	cmp	r3, #0
 800a052:	d0c6      	beq.n	8009fe2 <_vfiprintf_r+0x156>
 800a054:	9105      	str	r1, [sp, #20]
 800a056:	e7c4      	b.n	8009fe2 <_vfiprintf_r+0x156>
 800a058:	fb0c 2101 	mla	r1, ip, r1, r2
 800a05c:	4604      	mov	r4, r0
 800a05e:	2301      	movs	r3, #1
 800a060:	e7f0      	b.n	800a044 <_vfiprintf_r+0x1b8>
 800a062:	ab03      	add	r3, sp, #12
 800a064:	9300      	str	r3, [sp, #0]
 800a066:	462a      	mov	r2, r5
 800a068:	4b12      	ldr	r3, [pc, #72]	@ (800a0b4 <_vfiprintf_r+0x228>)
 800a06a:	a904      	add	r1, sp, #16
 800a06c:	4630      	mov	r0, r6
 800a06e:	f7fd fb65 	bl	800773c <_printf_float>
 800a072:	4607      	mov	r7, r0
 800a074:	1c78      	adds	r0, r7, #1
 800a076:	d1d6      	bne.n	800a026 <_vfiprintf_r+0x19a>
 800a078:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a07a:	07d9      	lsls	r1, r3, #31
 800a07c:	d405      	bmi.n	800a08a <_vfiprintf_r+0x1fe>
 800a07e:	89ab      	ldrh	r3, [r5, #12]
 800a080:	059a      	lsls	r2, r3, #22
 800a082:	d402      	bmi.n	800a08a <_vfiprintf_r+0x1fe>
 800a084:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a086:	f7fe f927 	bl	80082d8 <__retarget_lock_release_recursive>
 800a08a:	89ab      	ldrh	r3, [r5, #12]
 800a08c:	065b      	lsls	r3, r3, #25
 800a08e:	f53f af1f 	bmi.w	8009ed0 <_vfiprintf_r+0x44>
 800a092:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a094:	e71e      	b.n	8009ed4 <_vfiprintf_r+0x48>
 800a096:	ab03      	add	r3, sp, #12
 800a098:	9300      	str	r3, [sp, #0]
 800a09a:	462a      	mov	r2, r5
 800a09c:	4b05      	ldr	r3, [pc, #20]	@ (800a0b4 <_vfiprintf_r+0x228>)
 800a09e:	a904      	add	r1, sp, #16
 800a0a0:	4630      	mov	r0, r6
 800a0a2:	f7fd fde3 	bl	8007c6c <_printf_i>
 800a0a6:	e7e4      	b.n	800a072 <_vfiprintf_r+0x1e6>
 800a0a8:	0800a642 	.word	0x0800a642
 800a0ac:	0800a64c 	.word	0x0800a64c
 800a0b0:	0800773d 	.word	0x0800773d
 800a0b4:	08009e69 	.word	0x08009e69
 800a0b8:	0800a648 	.word	0x0800a648

0800a0bc <__swbuf_r>:
 800a0bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a0be:	460e      	mov	r6, r1
 800a0c0:	4614      	mov	r4, r2
 800a0c2:	4605      	mov	r5, r0
 800a0c4:	b118      	cbz	r0, 800a0ce <__swbuf_r+0x12>
 800a0c6:	6a03      	ldr	r3, [r0, #32]
 800a0c8:	b90b      	cbnz	r3, 800a0ce <__swbuf_r+0x12>
 800a0ca:	f7fd ff79 	bl	8007fc0 <__sinit>
 800a0ce:	69a3      	ldr	r3, [r4, #24]
 800a0d0:	60a3      	str	r3, [r4, #8]
 800a0d2:	89a3      	ldrh	r3, [r4, #12]
 800a0d4:	071a      	lsls	r2, r3, #28
 800a0d6:	d501      	bpl.n	800a0dc <__swbuf_r+0x20>
 800a0d8:	6923      	ldr	r3, [r4, #16]
 800a0da:	b943      	cbnz	r3, 800a0ee <__swbuf_r+0x32>
 800a0dc:	4621      	mov	r1, r4
 800a0de:	4628      	mov	r0, r5
 800a0e0:	f000 f82a 	bl	800a138 <__swsetup_r>
 800a0e4:	b118      	cbz	r0, 800a0ee <__swbuf_r+0x32>
 800a0e6:	f04f 37ff 	mov.w	r7, #4294967295
 800a0ea:	4638      	mov	r0, r7
 800a0ec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a0ee:	6823      	ldr	r3, [r4, #0]
 800a0f0:	6922      	ldr	r2, [r4, #16]
 800a0f2:	1a98      	subs	r0, r3, r2
 800a0f4:	6963      	ldr	r3, [r4, #20]
 800a0f6:	b2f6      	uxtb	r6, r6
 800a0f8:	4283      	cmp	r3, r0
 800a0fa:	4637      	mov	r7, r6
 800a0fc:	dc05      	bgt.n	800a10a <__swbuf_r+0x4e>
 800a0fe:	4621      	mov	r1, r4
 800a100:	4628      	mov	r0, r5
 800a102:	f7ff fda7 	bl	8009c54 <_fflush_r>
 800a106:	2800      	cmp	r0, #0
 800a108:	d1ed      	bne.n	800a0e6 <__swbuf_r+0x2a>
 800a10a:	68a3      	ldr	r3, [r4, #8]
 800a10c:	3b01      	subs	r3, #1
 800a10e:	60a3      	str	r3, [r4, #8]
 800a110:	6823      	ldr	r3, [r4, #0]
 800a112:	1c5a      	adds	r2, r3, #1
 800a114:	6022      	str	r2, [r4, #0]
 800a116:	701e      	strb	r6, [r3, #0]
 800a118:	6962      	ldr	r2, [r4, #20]
 800a11a:	1c43      	adds	r3, r0, #1
 800a11c:	429a      	cmp	r2, r3
 800a11e:	d004      	beq.n	800a12a <__swbuf_r+0x6e>
 800a120:	89a3      	ldrh	r3, [r4, #12]
 800a122:	07db      	lsls	r3, r3, #31
 800a124:	d5e1      	bpl.n	800a0ea <__swbuf_r+0x2e>
 800a126:	2e0a      	cmp	r6, #10
 800a128:	d1df      	bne.n	800a0ea <__swbuf_r+0x2e>
 800a12a:	4621      	mov	r1, r4
 800a12c:	4628      	mov	r0, r5
 800a12e:	f7ff fd91 	bl	8009c54 <_fflush_r>
 800a132:	2800      	cmp	r0, #0
 800a134:	d0d9      	beq.n	800a0ea <__swbuf_r+0x2e>
 800a136:	e7d6      	b.n	800a0e6 <__swbuf_r+0x2a>

0800a138 <__swsetup_r>:
 800a138:	b538      	push	{r3, r4, r5, lr}
 800a13a:	4b29      	ldr	r3, [pc, #164]	@ (800a1e0 <__swsetup_r+0xa8>)
 800a13c:	4605      	mov	r5, r0
 800a13e:	6818      	ldr	r0, [r3, #0]
 800a140:	460c      	mov	r4, r1
 800a142:	b118      	cbz	r0, 800a14c <__swsetup_r+0x14>
 800a144:	6a03      	ldr	r3, [r0, #32]
 800a146:	b90b      	cbnz	r3, 800a14c <__swsetup_r+0x14>
 800a148:	f7fd ff3a 	bl	8007fc0 <__sinit>
 800a14c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a150:	0719      	lsls	r1, r3, #28
 800a152:	d422      	bmi.n	800a19a <__swsetup_r+0x62>
 800a154:	06da      	lsls	r2, r3, #27
 800a156:	d407      	bmi.n	800a168 <__swsetup_r+0x30>
 800a158:	2209      	movs	r2, #9
 800a15a:	602a      	str	r2, [r5, #0]
 800a15c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a160:	81a3      	strh	r3, [r4, #12]
 800a162:	f04f 30ff 	mov.w	r0, #4294967295
 800a166:	e033      	b.n	800a1d0 <__swsetup_r+0x98>
 800a168:	0758      	lsls	r0, r3, #29
 800a16a:	d512      	bpl.n	800a192 <__swsetup_r+0x5a>
 800a16c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a16e:	b141      	cbz	r1, 800a182 <__swsetup_r+0x4a>
 800a170:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a174:	4299      	cmp	r1, r3
 800a176:	d002      	beq.n	800a17e <__swsetup_r+0x46>
 800a178:	4628      	mov	r0, r5
 800a17a:	f7fe ff15 	bl	8008fa8 <_free_r>
 800a17e:	2300      	movs	r3, #0
 800a180:	6363      	str	r3, [r4, #52]	@ 0x34
 800a182:	89a3      	ldrh	r3, [r4, #12]
 800a184:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800a188:	81a3      	strh	r3, [r4, #12]
 800a18a:	2300      	movs	r3, #0
 800a18c:	6063      	str	r3, [r4, #4]
 800a18e:	6923      	ldr	r3, [r4, #16]
 800a190:	6023      	str	r3, [r4, #0]
 800a192:	89a3      	ldrh	r3, [r4, #12]
 800a194:	f043 0308 	orr.w	r3, r3, #8
 800a198:	81a3      	strh	r3, [r4, #12]
 800a19a:	6923      	ldr	r3, [r4, #16]
 800a19c:	b94b      	cbnz	r3, 800a1b2 <__swsetup_r+0x7a>
 800a19e:	89a3      	ldrh	r3, [r4, #12]
 800a1a0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800a1a4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a1a8:	d003      	beq.n	800a1b2 <__swsetup_r+0x7a>
 800a1aa:	4621      	mov	r1, r4
 800a1ac:	4628      	mov	r0, r5
 800a1ae:	f000 f883 	bl	800a2b8 <__smakebuf_r>
 800a1b2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a1b6:	f013 0201 	ands.w	r2, r3, #1
 800a1ba:	d00a      	beq.n	800a1d2 <__swsetup_r+0x9a>
 800a1bc:	2200      	movs	r2, #0
 800a1be:	60a2      	str	r2, [r4, #8]
 800a1c0:	6962      	ldr	r2, [r4, #20]
 800a1c2:	4252      	negs	r2, r2
 800a1c4:	61a2      	str	r2, [r4, #24]
 800a1c6:	6922      	ldr	r2, [r4, #16]
 800a1c8:	b942      	cbnz	r2, 800a1dc <__swsetup_r+0xa4>
 800a1ca:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800a1ce:	d1c5      	bne.n	800a15c <__swsetup_r+0x24>
 800a1d0:	bd38      	pop	{r3, r4, r5, pc}
 800a1d2:	0799      	lsls	r1, r3, #30
 800a1d4:	bf58      	it	pl
 800a1d6:	6962      	ldrpl	r2, [r4, #20]
 800a1d8:	60a2      	str	r2, [r4, #8]
 800a1da:	e7f4      	b.n	800a1c6 <__swsetup_r+0x8e>
 800a1dc:	2000      	movs	r0, #0
 800a1de:	e7f7      	b.n	800a1d0 <__swsetup_r+0x98>
 800a1e0:	20000184 	.word	0x20000184

0800a1e4 <_raise_r>:
 800a1e4:	291f      	cmp	r1, #31
 800a1e6:	b538      	push	{r3, r4, r5, lr}
 800a1e8:	4605      	mov	r5, r0
 800a1ea:	460c      	mov	r4, r1
 800a1ec:	d904      	bls.n	800a1f8 <_raise_r+0x14>
 800a1ee:	2316      	movs	r3, #22
 800a1f0:	6003      	str	r3, [r0, #0]
 800a1f2:	f04f 30ff 	mov.w	r0, #4294967295
 800a1f6:	bd38      	pop	{r3, r4, r5, pc}
 800a1f8:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800a1fa:	b112      	cbz	r2, 800a202 <_raise_r+0x1e>
 800a1fc:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800a200:	b94b      	cbnz	r3, 800a216 <_raise_r+0x32>
 800a202:	4628      	mov	r0, r5
 800a204:	f000 f830 	bl	800a268 <_getpid_r>
 800a208:	4622      	mov	r2, r4
 800a20a:	4601      	mov	r1, r0
 800a20c:	4628      	mov	r0, r5
 800a20e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a212:	f000 b817 	b.w	800a244 <_kill_r>
 800a216:	2b01      	cmp	r3, #1
 800a218:	d00a      	beq.n	800a230 <_raise_r+0x4c>
 800a21a:	1c59      	adds	r1, r3, #1
 800a21c:	d103      	bne.n	800a226 <_raise_r+0x42>
 800a21e:	2316      	movs	r3, #22
 800a220:	6003      	str	r3, [r0, #0]
 800a222:	2001      	movs	r0, #1
 800a224:	e7e7      	b.n	800a1f6 <_raise_r+0x12>
 800a226:	2100      	movs	r1, #0
 800a228:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800a22c:	4620      	mov	r0, r4
 800a22e:	4798      	blx	r3
 800a230:	2000      	movs	r0, #0
 800a232:	e7e0      	b.n	800a1f6 <_raise_r+0x12>

0800a234 <raise>:
 800a234:	4b02      	ldr	r3, [pc, #8]	@ (800a240 <raise+0xc>)
 800a236:	4601      	mov	r1, r0
 800a238:	6818      	ldr	r0, [r3, #0]
 800a23a:	f7ff bfd3 	b.w	800a1e4 <_raise_r>
 800a23e:	bf00      	nop
 800a240:	20000184 	.word	0x20000184

0800a244 <_kill_r>:
 800a244:	b538      	push	{r3, r4, r5, lr}
 800a246:	4d07      	ldr	r5, [pc, #28]	@ (800a264 <_kill_r+0x20>)
 800a248:	2300      	movs	r3, #0
 800a24a:	4604      	mov	r4, r0
 800a24c:	4608      	mov	r0, r1
 800a24e:	4611      	mov	r1, r2
 800a250:	602b      	str	r3, [r5, #0]
 800a252:	f7f8 f93d 	bl	80024d0 <_kill>
 800a256:	1c43      	adds	r3, r0, #1
 800a258:	d102      	bne.n	800a260 <_kill_r+0x1c>
 800a25a:	682b      	ldr	r3, [r5, #0]
 800a25c:	b103      	cbz	r3, 800a260 <_kill_r+0x1c>
 800a25e:	6023      	str	r3, [r4, #0]
 800a260:	bd38      	pop	{r3, r4, r5, pc}
 800a262:	bf00      	nop
 800a264:	2000133c 	.word	0x2000133c

0800a268 <_getpid_r>:
 800a268:	f7f8 b92a 	b.w	80024c0 <_getpid>

0800a26c <__swhatbuf_r>:
 800a26c:	b570      	push	{r4, r5, r6, lr}
 800a26e:	460c      	mov	r4, r1
 800a270:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a274:	2900      	cmp	r1, #0
 800a276:	b096      	sub	sp, #88	@ 0x58
 800a278:	4615      	mov	r5, r2
 800a27a:	461e      	mov	r6, r3
 800a27c:	da0d      	bge.n	800a29a <__swhatbuf_r+0x2e>
 800a27e:	89a3      	ldrh	r3, [r4, #12]
 800a280:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800a284:	f04f 0100 	mov.w	r1, #0
 800a288:	bf14      	ite	ne
 800a28a:	2340      	movne	r3, #64	@ 0x40
 800a28c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800a290:	2000      	movs	r0, #0
 800a292:	6031      	str	r1, [r6, #0]
 800a294:	602b      	str	r3, [r5, #0]
 800a296:	b016      	add	sp, #88	@ 0x58
 800a298:	bd70      	pop	{r4, r5, r6, pc}
 800a29a:	466a      	mov	r2, sp
 800a29c:	f000 f848 	bl	800a330 <_fstat_r>
 800a2a0:	2800      	cmp	r0, #0
 800a2a2:	dbec      	blt.n	800a27e <__swhatbuf_r+0x12>
 800a2a4:	9901      	ldr	r1, [sp, #4]
 800a2a6:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800a2aa:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800a2ae:	4259      	negs	r1, r3
 800a2b0:	4159      	adcs	r1, r3
 800a2b2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a2b6:	e7eb      	b.n	800a290 <__swhatbuf_r+0x24>

0800a2b8 <__smakebuf_r>:
 800a2b8:	898b      	ldrh	r3, [r1, #12]
 800a2ba:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a2bc:	079d      	lsls	r5, r3, #30
 800a2be:	4606      	mov	r6, r0
 800a2c0:	460c      	mov	r4, r1
 800a2c2:	d507      	bpl.n	800a2d4 <__smakebuf_r+0x1c>
 800a2c4:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800a2c8:	6023      	str	r3, [r4, #0]
 800a2ca:	6123      	str	r3, [r4, #16]
 800a2cc:	2301      	movs	r3, #1
 800a2ce:	6163      	str	r3, [r4, #20]
 800a2d0:	b003      	add	sp, #12
 800a2d2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a2d4:	ab01      	add	r3, sp, #4
 800a2d6:	466a      	mov	r2, sp
 800a2d8:	f7ff ffc8 	bl	800a26c <__swhatbuf_r>
 800a2dc:	9f00      	ldr	r7, [sp, #0]
 800a2de:	4605      	mov	r5, r0
 800a2e0:	4639      	mov	r1, r7
 800a2e2:	4630      	mov	r0, r6
 800a2e4:	f7fe fed4 	bl	8009090 <_malloc_r>
 800a2e8:	b948      	cbnz	r0, 800a2fe <__smakebuf_r+0x46>
 800a2ea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a2ee:	059a      	lsls	r2, r3, #22
 800a2f0:	d4ee      	bmi.n	800a2d0 <__smakebuf_r+0x18>
 800a2f2:	f023 0303 	bic.w	r3, r3, #3
 800a2f6:	f043 0302 	orr.w	r3, r3, #2
 800a2fa:	81a3      	strh	r3, [r4, #12]
 800a2fc:	e7e2      	b.n	800a2c4 <__smakebuf_r+0xc>
 800a2fe:	89a3      	ldrh	r3, [r4, #12]
 800a300:	6020      	str	r0, [r4, #0]
 800a302:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a306:	81a3      	strh	r3, [r4, #12]
 800a308:	9b01      	ldr	r3, [sp, #4]
 800a30a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800a30e:	b15b      	cbz	r3, 800a328 <__smakebuf_r+0x70>
 800a310:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a314:	4630      	mov	r0, r6
 800a316:	f000 f81d 	bl	800a354 <_isatty_r>
 800a31a:	b128      	cbz	r0, 800a328 <__smakebuf_r+0x70>
 800a31c:	89a3      	ldrh	r3, [r4, #12]
 800a31e:	f023 0303 	bic.w	r3, r3, #3
 800a322:	f043 0301 	orr.w	r3, r3, #1
 800a326:	81a3      	strh	r3, [r4, #12]
 800a328:	89a3      	ldrh	r3, [r4, #12]
 800a32a:	431d      	orrs	r5, r3
 800a32c:	81a5      	strh	r5, [r4, #12]
 800a32e:	e7cf      	b.n	800a2d0 <__smakebuf_r+0x18>

0800a330 <_fstat_r>:
 800a330:	b538      	push	{r3, r4, r5, lr}
 800a332:	4d07      	ldr	r5, [pc, #28]	@ (800a350 <_fstat_r+0x20>)
 800a334:	2300      	movs	r3, #0
 800a336:	4604      	mov	r4, r0
 800a338:	4608      	mov	r0, r1
 800a33a:	4611      	mov	r1, r2
 800a33c:	602b      	str	r3, [r5, #0]
 800a33e:	f7f8 f927 	bl	8002590 <_fstat>
 800a342:	1c43      	adds	r3, r0, #1
 800a344:	d102      	bne.n	800a34c <_fstat_r+0x1c>
 800a346:	682b      	ldr	r3, [r5, #0]
 800a348:	b103      	cbz	r3, 800a34c <_fstat_r+0x1c>
 800a34a:	6023      	str	r3, [r4, #0]
 800a34c:	bd38      	pop	{r3, r4, r5, pc}
 800a34e:	bf00      	nop
 800a350:	2000133c 	.word	0x2000133c

0800a354 <_isatty_r>:
 800a354:	b538      	push	{r3, r4, r5, lr}
 800a356:	4d06      	ldr	r5, [pc, #24]	@ (800a370 <_isatty_r+0x1c>)
 800a358:	2300      	movs	r3, #0
 800a35a:	4604      	mov	r4, r0
 800a35c:	4608      	mov	r0, r1
 800a35e:	602b      	str	r3, [r5, #0]
 800a360:	f7f8 f926 	bl	80025b0 <_isatty>
 800a364:	1c43      	adds	r3, r0, #1
 800a366:	d102      	bne.n	800a36e <_isatty_r+0x1a>
 800a368:	682b      	ldr	r3, [r5, #0]
 800a36a:	b103      	cbz	r3, 800a36e <_isatty_r+0x1a>
 800a36c:	6023      	str	r3, [r4, #0]
 800a36e:	bd38      	pop	{r3, r4, r5, pc}
 800a370:	2000133c 	.word	0x2000133c

0800a374 <_init>:
 800a374:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a376:	bf00      	nop
 800a378:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a37a:	bc08      	pop	{r3}
 800a37c:	469e      	mov	lr, r3
 800a37e:	4770      	bx	lr

0800a380 <_fini>:
 800a380:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a382:	bf00      	nop
 800a384:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a386:	bc08      	pop	{r3}
 800a388:	469e      	mov	lr, r3
 800a38a:	4770      	bx	lr
