// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        dst_0,
        dst_0_ap_vld,
        dst_31,
        dst_31_ap_vld,
        dst_30,
        dst_30_ap_vld,
        dst_29,
        dst_29_ap_vld,
        dst_28,
        dst_28_ap_vld,
        dst_27,
        dst_27_ap_vld,
        dst_26,
        dst_26_ap_vld,
        dst_25,
        dst_25_ap_vld,
        dst_24,
        dst_24_ap_vld,
        dst_23,
        dst_23_ap_vld,
        dst_22,
        dst_22_ap_vld,
        dst_21,
        dst_21_ap_vld,
        dst_20,
        dst_20_ap_vld,
        dst_19,
        dst_19_ap_vld,
        dst_18,
        dst_18_ap_vld,
        dst_17,
        dst_17_ap_vld,
        dst_16,
        dst_16_ap_vld,
        dst_15,
        dst_15_ap_vld,
        dst_14,
        dst_14_ap_vld,
        dst_13,
        dst_13_ap_vld,
        dst_12,
        dst_12_ap_vld,
        dst_11,
        dst_11_ap_vld,
        dst_10,
        dst_10_ap_vld,
        dst_9,
        dst_9_ap_vld,
        dst_8,
        dst_8_ap_vld,
        dst_7,
        dst_7_ap_vld,
        dst_6,
        dst_6_ap_vld,
        dst_5,
        dst_5_ap_vld,
        dst_4,
        dst_4_ap_vld,
        dst_3,
        dst_3_ap_vld,
        dst_2,
        dst_2_ap_vld,
        dst_1,
        dst_1_ap_vld,
        src_0_val,
        src_1_val,
        src_2_val,
        src_3_val,
        src_4_val,
        src_5_val,
        src_6_val,
        src_7_val,
        src_8_val,
        src_9_val,
        src_10_val,
        src_11_val,
        src_12_val,
        src_13_val,
        src_14_val,
        src_15_val,
        src_16_val,
        conv3_i12_i_i,
        sh_prom_i9_i_i,
        sh_prom_i_i_i,
        empty_39,
        oMin,
        oMax,
        empty_40,
        cutoff,
        empty_41,
        empty_42,
        empty_43,
        empty
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [31:0] dst_0;
output   dst_0_ap_vld;
output  [31:0] dst_31;
output   dst_31_ap_vld;
output  [31:0] dst_30;
output   dst_30_ap_vld;
output  [31:0] dst_29;
output   dst_29_ap_vld;
output  [31:0] dst_28;
output   dst_28_ap_vld;
output  [31:0] dst_27;
output   dst_27_ap_vld;
output  [31:0] dst_26;
output   dst_26_ap_vld;
output  [31:0] dst_25;
output   dst_25_ap_vld;
output  [31:0] dst_24;
output   dst_24_ap_vld;
output  [31:0] dst_23;
output   dst_23_ap_vld;
output  [31:0] dst_22;
output   dst_22_ap_vld;
output  [31:0] dst_21;
output   dst_21_ap_vld;
output  [31:0] dst_20;
output   dst_20_ap_vld;
output  [31:0] dst_19;
output   dst_19_ap_vld;
output  [31:0] dst_18;
output   dst_18_ap_vld;
output  [31:0] dst_17;
output   dst_17_ap_vld;
output  [31:0] dst_16;
output   dst_16_ap_vld;
output  [31:0] dst_15;
output   dst_15_ap_vld;
output  [31:0] dst_14;
output   dst_14_ap_vld;
output  [31:0] dst_13;
output   dst_13_ap_vld;
output  [31:0] dst_12;
output   dst_12_ap_vld;
output  [31:0] dst_11;
output   dst_11_ap_vld;
output  [31:0] dst_10;
output   dst_10_ap_vld;
output  [31:0] dst_9;
output   dst_9_ap_vld;
output  [31:0] dst_8;
output   dst_8_ap_vld;
output  [31:0] dst_7;
output   dst_7_ap_vld;
output  [31:0] dst_6;
output   dst_6_ap_vld;
output  [31:0] dst_5;
output   dst_5_ap_vld;
output  [31:0] dst_4;
output   dst_4_ap_vld;
output  [31:0] dst_3;
output   dst_3_ap_vld;
output  [31:0] dst_2;
output   dst_2_ap_vld;
output  [31:0] dst_1;
output   dst_1_ap_vld;
input  [31:0] src_0_val;
input  [31:0] src_1_val;
input  [31:0] src_2_val;
input  [31:0] src_3_val;
input  [31:0] src_4_val;
input  [31:0] src_5_val;
input  [31:0] src_6_val;
input  [31:0] src_7_val;
input  [31:0] src_8_val;
input  [31:0] src_9_val;
input  [31:0] src_10_val;
input  [31:0] src_11_val;
input  [31:0] src_12_val;
input  [31:0] src_13_val;
input  [31:0] src_14_val;
input  [31:0] src_15_val;
input  [31:0] src_16_val;
input  [31:0] conv3_i12_i_i;
input  [31:0] sh_prom_i9_i_i;
input  [31:0] sh_prom_i_i_i;
input  [0:0] empty_39;
input  [31:0] oMin;
input  [31:0] oMax;
input  [26:0] empty_40;
input  [31:0] cutoff;
input  [27:0] empty_41;
input  [28:0] empty_42;
input  [29:0] empty_43;
input  [30:0] empty;

reg ap_idle;
reg dst_0_ap_vld;
reg dst_31_ap_vld;
reg dst_30_ap_vld;
reg dst_29_ap_vld;
reg dst_28_ap_vld;
reg dst_27_ap_vld;
reg dst_26_ap_vld;
reg dst_25_ap_vld;
reg dst_24_ap_vld;
reg dst_23_ap_vld;
reg dst_22_ap_vld;
reg dst_21_ap_vld;
reg dst_20_ap_vld;
reg dst_19_ap_vld;
reg dst_18_ap_vld;
reg dst_17_ap_vld;
reg dst_16_ap_vld;
reg dst_15_ap_vld;
reg dst_14_ap_vld;
reg dst_13_ap_vld;
reg dst_12_ap_vld;
reg dst_11_ap_vld;
reg dst_10_ap_vld;
reg dst_9_ap_vld;
reg dst_8_ap_vld;
reg dst_7_ap_vld;
reg dst_6_ap_vld;
reg dst_5_ap_vld;
reg dst_4_ap_vld;
reg dst_3_ap_vld;
reg dst_2_ap_vld;
reg dst_1_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_idle_pp0;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln73_fu_1510_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire   [4:0] p_ZL8idst7_32_0_address0;
wire   [6:0] p_ZL8idst7_32_0_q0;
wire   [4:0] p_ZL8idst7_32_1_address0;
wire  signed [7:0] p_ZL8idst7_32_1_q0;
wire   [4:0] p_ZL8idst7_32_2_address0;
wire  signed [7:0] p_ZL8idst7_32_2_q0;
wire   [4:0] p_ZL8idst7_32_3_address0;
wire  signed [7:0] p_ZL8idst7_32_3_q0;
wire   [4:0] p_ZL8idst7_32_4_address0;
wire  signed [7:0] p_ZL8idst7_32_4_q0;
wire   [4:0] p_ZL8idst7_32_5_address0;
wire  signed [7:0] p_ZL8idst7_32_5_q0;
wire   [4:0] p_ZL8idst7_32_6_address0;
wire  signed [7:0] p_ZL8idst7_32_6_q0;
wire   [4:0] p_ZL8idst7_32_7_address0;
wire  signed [7:0] p_ZL8idst7_32_7_q0;
wire   [4:0] p_ZL8idst7_32_8_address0;
wire  signed [7:0] p_ZL8idst7_32_8_q0;
wire   [4:0] p_ZL8idst7_32_9_address0;
wire  signed [7:0] p_ZL8idst7_32_9_q0;
wire   [4:0] p_ZL8idst7_32_10_address0;
wire  signed [7:0] p_ZL8idst7_32_10_q0;
wire   [4:0] p_ZL8idst7_32_11_address0;
wire  signed [7:0] p_ZL8idst7_32_11_q0;
wire   [4:0] p_ZL8idst7_32_12_address0;
wire  signed [7:0] p_ZL8idst7_32_12_q0;
wire   [4:0] p_ZL8idst7_32_13_address0;
wire  signed [7:0] p_ZL8idst7_32_13_q0;
wire   [4:0] p_ZL8idst7_32_14_address0;
wire  signed [7:0] p_ZL8idst7_32_14_q0;
wire   [4:0] p_ZL8idst7_32_15_address0;
wire  signed [7:0] p_ZL8idst7_32_15_q0;
wire   [4:0] p_ZL8idst7_32_16_address0;
wire  signed [7:0] p_ZL8idst7_32_16_q0;
wire   [4:0] p_ZL8idst7_32_17_address0;
wire  signed [7:0] p_ZL8idst7_32_17_q0;
wire   [4:0] p_ZL8idst7_32_18_address0;
wire  signed [7:0] p_ZL8idst7_32_18_q0;
wire   [4:0] p_ZL8idst7_32_19_address0;
wire  signed [7:0] p_ZL8idst7_32_19_q0;
wire   [4:0] p_ZL8idst7_32_20_address0;
wire  signed [7:0] p_ZL8idst7_32_20_q0;
wire   [4:0] p_ZL8idst7_32_21_address0;
wire  signed [7:0] p_ZL8idst7_32_21_q0;
wire   [4:0] p_ZL8idst7_32_22_address0;
wire  signed [7:0] p_ZL8idst7_32_22_q0;
wire   [4:0] p_ZL8idst7_32_23_address0;
wire  signed [7:0] p_ZL8idst7_32_23_q0;
wire   [4:0] p_ZL8idst7_32_24_address0;
wire  signed [7:0] p_ZL8idst7_32_24_q0;
wire   [4:0] p_ZL8idst7_32_25_address0;
wire   [7:0] p_ZL8idst7_32_25_q0;
wire   [4:0] p_ZL8idst7_32_26_address0;
wire   [7:0] p_ZL8idst7_32_26_q0;
wire   [4:0] p_ZL8idst7_32_27_address0;
wire   [7:0] p_ZL8idst7_32_27_q0;
wire   [4:0] p_ZL8idst7_32_28_address0;
wire   [7:0] p_ZL8idst7_32_28_q0;
wire   [4:0] p_ZL8idst7_32_29_address0;
wire   [7:0] p_ZL8idst7_32_29_q0;
wire   [4:0] p_ZL8idst7_32_30_address0;
wire   [7:0] p_ZL8idst7_32_30_q0;
wire   [4:0] p_ZL8idst7_32_31_address0;
wire   [7:0] p_ZL8idst7_32_31_q0;
wire    ap_block_pp0_stage0_11001;
wire   [32:0] sh_prom_i_i_i_cast_fu_1298_p1;
reg   [32:0] sh_prom_i_i_i_cast_reg_2286;
wire   [32:0] sh_prom_i9_i_i_cast_fu_1302_p1;
reg   [32:0] sh_prom_i9_i_i_cast_reg_2291;
wire  signed [32:0] conv3_i12_i_i_cast_fu_1306_p1;
reg  signed [32:0] conv3_i12_i_i_cast_reg_2296;
wire   [0:0] icmp200_fu_1310_p2;
reg   [0:0] icmp200_reg_2301;
wire   [0:0] cmp_i_i_30_fu_1316_p2;
reg   [0:0] cmp_i_i_30_reg_2306;
wire   [0:0] cmp_i_i_29_fu_1322_p2;
reg   [0:0] cmp_i_i_29_reg_2311;
wire   [0:0] cmp_i_i_28_fu_1328_p2;
reg   [0:0] cmp_i_i_28_reg_2316;
wire   [0:0] cmp_i_i_27_fu_1334_p2;
reg   [0:0] cmp_i_i_27_reg_2321;
wire   [0:0] cmp_i_i_26_fu_1340_p2;
reg   [0:0] cmp_i_i_26_reg_2326;
wire   [0:0] cmp_i_i_25_fu_1346_p2;
reg   [0:0] cmp_i_i_25_reg_2331;
wire   [0:0] cmp_i_i_24_fu_1352_p2;
reg   [0:0] cmp_i_i_24_reg_2336;
wire   [0:0] cmp_i_i_23_fu_1358_p2;
reg   [0:0] cmp_i_i_23_reg_2341;
wire   [0:0] cmp_i_i_22_fu_1364_p2;
reg   [0:0] cmp_i_i_22_reg_2346;
wire   [0:0] cmp_i_i_21_fu_1370_p2;
reg   [0:0] cmp_i_i_21_reg_2351;
wire   [0:0] cmp_i_i_20_fu_1376_p2;
reg   [0:0] cmp_i_i_20_reg_2356;
wire   [0:0] cmp_i_i_19_fu_1382_p2;
reg   [0:0] cmp_i_i_19_reg_2361;
wire   [0:0] cmp_i_i_18_fu_1388_p2;
reg   [0:0] cmp_i_i_18_reg_2366;
wire   [0:0] cmp_i_i_17_fu_1394_p2;
reg   [0:0] cmp_i_i_17_reg_2371;
wire   [0:0] cmp_i_i_16_fu_1400_p2;
reg   [0:0] cmp_i_i_16_reg_2376;
wire   [0:0] icmp197_fu_1406_p2;
reg   [0:0] icmp197_reg_2381;
wire   [0:0] cmp_i_i_14_fu_1412_p2;
reg   [0:0] cmp_i_i_14_reg_2386;
wire   [0:0] cmp_i_i_13_fu_1418_p2;
reg   [0:0] cmp_i_i_13_reg_2391;
wire   [0:0] cmp_i_i_12_fu_1424_p2;
reg   [0:0] cmp_i_i_12_reg_2396;
wire   [0:0] cmp_i_i_11_fu_1430_p2;
reg   [0:0] cmp_i_i_11_reg_2401;
wire   [0:0] cmp_i_i_10_fu_1436_p2;
reg   [0:0] cmp_i_i_10_reg_2406;
wire   [0:0] cmp_i_i_9_fu_1442_p2;
reg   [0:0] cmp_i_i_9_reg_2411;
wire   [0:0] cmp_i_i_8_fu_1448_p2;
reg   [0:0] cmp_i_i_8_reg_2416;
wire   [0:0] icmp194_fu_1454_p2;
reg   [0:0] icmp194_reg_2421;
wire   [0:0] cmp_i_i_6_fu_1460_p2;
reg   [0:0] cmp_i_i_6_reg_2426;
wire   [0:0] cmp_i_i_5_fu_1466_p2;
reg   [0:0] cmp_i_i_5_reg_2431;
wire   [0:0] cmp_i_i_4_fu_1472_p2;
reg   [0:0] cmp_i_i_4_reg_2436;
wire   [0:0] icmp191_fu_1478_p2;
reg   [0:0] icmp191_reg_2441;
wire   [0:0] cmp_i_i_2_fu_1484_p2;
reg   [0:0] cmp_i_i_2_reg_2446;
wire   [0:0] icmp_fu_1490_p2;
reg   [0:0] icmp_reg_2451;
wire   [0:0] cmp_i_i_fu_1496_p2;
reg   [0:0] cmp_i_i_reg_2456;
wire   [63:0] zext_ln73_fu_1522_p1;
reg   [63:0] zext_ln73_reg_2465;
reg   [63:0] zext_ln73_reg_2465_pp0_iter1_reg;
reg   [63:0] zext_ln73_reg_2465_pp0_iter2_reg;
reg   [63:0] zext_ln73_reg_2465_pp0_iter3_reg;
reg   [63:0] zext_ln73_reg_2465_pp0_iter4_reg;
wire   [4:0] trunc_ln73_fu_1531_p1;
reg   [4:0] trunc_ln73_reg_2496;
reg   [4:0] trunc_ln73_reg_2496_pp0_iter1_reg;
reg   [4:0] trunc_ln73_reg_2496_pp0_iter2_reg;
reg   [4:0] trunc_ln73_reg_2496_pp0_iter3_reg;
reg   [4:0] trunc_ln73_reg_2496_pp0_iter4_reg;
reg   [4:0] trunc_ln73_reg_2496_pp0_iter5_reg;
reg   [4:0] trunc_ln73_reg_2496_pp0_iter6_reg;
reg   [4:0] trunc_ln73_reg_2496_pp0_iter7_reg;
wire   [31:0] sum_18_fu_1563_p3;
reg   [31:0] sum_18_reg_2525;
wire   [31:0] sum_19_fu_1575_p2;
reg   [31:0] sum_19_reg_2530;
wire   [31:0] mul_ln83_2_fu_1182_p2;
reg   [31:0] mul_ln83_2_reg_2535;
wire   [31:0] mul_ln83_3_fu_1186_p2;
reg   [31:0] mul_ln83_3_reg_2540;
wire   [31:0] sum_28_fu_1649_p3;
reg   [31:0] sum_28_reg_2565;
wire   [31:0] mul_ln83_6_fu_1198_p2;
reg   [31:0] mul_ln83_6_reg_2571;
wire   [31:0] mul_ln83_7_fu_1202_p2;
reg   [31:0] mul_ln83_7_reg_2576;
wire   [31:0] sum_36_fu_1717_p3;
reg   [31:0] sum_36_reg_2601;
wire   [31:0] mul_ln83_10_fu_1214_p2;
reg   [31:0] mul_ln83_10_reg_2607;
wire   [31:0] mul_ln83_11_fu_1218_p2;
reg   [31:0] mul_ln83_11_reg_2612;
wire   [31:0] sum_44_fu_1785_p3;
reg   [31:0] sum_44_reg_2637;
wire   [31:0] mul_ln83_14_fu_1230_p2;
reg   [31:0] mul_ln83_14_reg_2643;
wire   [31:0] mul_ln83_15_fu_1234_p2;
reg   [31:0] mul_ln83_15_reg_2648;
wire   [31:0] sum_52_fu_1853_p3;
reg   [31:0] sum_52_reg_2673;
wire   [31:0] mul_ln83_18_fu_1246_p2;
reg   [31:0] mul_ln83_18_reg_2679;
wire   [31:0] mul_ln83_19_fu_1250_p2;
reg   [31:0] mul_ln83_19_reg_2684;
wire   [31:0] sum_60_fu_1921_p3;
reg   [31:0] sum_60_reg_2744;
wire   [31:0] mul_ln83_22_fu_1262_p2;
reg   [31:0] mul_ln83_22_reg_2750;
wire   [31:0] mul_ln83_23_fu_1266_p2;
reg   [31:0] mul_ln83_23_reg_2755;
reg  signed [7:0] p_ZL8idst7_32_25_load_reg_2760;
reg  signed [7:0] p_ZL8idst7_32_26_load_reg_2765;
reg  signed [7:0] p_ZL8idst7_32_27_load_reg_2770;
reg  signed [7:0] p_ZL8idst7_32_28_load_reg_2775;
reg   [7:0] p_ZL8idst7_32_29_load_reg_2780;
reg  signed [7:0] p_ZL8idst7_32_29_load_reg_2780_pp0_iter7_reg;
reg   [7:0] p_ZL8idst7_32_30_load_reg_2785;
reg  signed [7:0] p_ZL8idst7_32_30_load_reg_2785_pp0_iter7_reg;
reg   [7:0] p_ZL8idst7_32_31_load_reg_2790;
reg  signed [7:0] p_ZL8idst7_32_31_load_reg_2790_pp0_iter7_reg;
wire   [31:0] sum_68_fu_1987_p3;
reg   [31:0] sum_68_reg_2795;
wire   [31:0] mul_ln83_26_fu_1278_p2;
reg   [31:0] mul_ln83_26_reg_2801;
wire   [31:0] mul_ln83_27_fu_1282_p2;
reg   [31:0] mul_ln83_27_reg_2806;
wire   [31:0] sum_76_fu_2051_p3;
reg   [31:0] sum_76_reg_2811;
wire   [31:0] mul_ln83_30_fu_1294_p2;
reg   [31:0] mul_ln83_30_reg_2817;
wire    ap_block_pp0_stage0;
reg   [5:0] j_fu_352;
wire   [5:0] add_ln73_fu_1516_p2;
wire    ap_loop_init;
reg   [5:0] ap_sig_allocacmp_j_2;
wire   [31:0] select_ln8_fu_2123_p3;
wire    ap_block_pp0_stage0_01001;
reg    ap_predicate_pred1019_state10;
reg    ap_predicate_pred1026_state10;
reg    ap_predicate_pred1032_state10;
reg    ap_predicate_pred1038_state10;
reg    ap_predicate_pred1044_state10;
reg    ap_predicate_pred1050_state10;
reg    ap_predicate_pred1056_state10;
reg    ap_predicate_pred1062_state10;
reg    ap_predicate_pred1068_state10;
reg    ap_predicate_pred1074_state10;
reg    ap_predicate_pred1080_state10;
reg    ap_predicate_pred1086_state10;
reg    ap_predicate_pred1092_state10;
reg    ap_predicate_pred1098_state10;
reg    ap_predicate_pred1104_state10;
reg    ap_predicate_pred1110_state10;
reg    ap_predicate_pred1116_state10;
reg    ap_predicate_pred1122_state10;
reg    ap_predicate_pred1128_state10;
reg    ap_predicate_pred1134_state10;
reg    ap_predicate_pred1140_state10;
reg    ap_predicate_pred1146_state10;
reg    ap_predicate_pred1152_state10;
reg    ap_predicate_pred1158_state10;
reg    ap_predicate_pred1164_state10;
reg    ap_predicate_pred1170_state10;
reg    ap_predicate_pred1176_state10;
reg    ap_predicate_pred1182_state10;
reg    ap_predicate_pred1188_state10;
reg    ap_predicate_pred1194_state10;
reg    ap_predicate_pred1200_state10;
reg    ap_predicate_pred1206_state10;
reg    p_ZL8idst7_32_0_ce0_local;
reg    p_ZL8idst7_32_1_ce0_local;
reg    p_ZL8idst7_32_2_ce0_local;
reg    p_ZL8idst7_32_3_ce0_local;
reg    p_ZL8idst7_32_4_ce0_local;
reg    p_ZL8idst7_32_5_ce0_local;
reg    p_ZL8idst7_32_6_ce0_local;
reg    p_ZL8idst7_32_7_ce0_local;
reg    p_ZL8idst7_32_8_ce0_local;
reg    p_ZL8idst7_32_9_ce0_local;
reg    p_ZL8idst7_32_10_ce0_local;
reg    p_ZL8idst7_32_11_ce0_local;
reg    p_ZL8idst7_32_12_ce0_local;
reg    p_ZL8idst7_32_13_ce0_local;
reg    p_ZL8idst7_32_14_ce0_local;
reg    p_ZL8idst7_32_15_ce0_local;
reg    p_ZL8idst7_32_16_ce0_local;
reg    p_ZL8idst7_32_17_ce0_local;
reg    p_ZL8idst7_32_18_ce0_local;
reg    p_ZL8idst7_32_19_ce0_local;
reg    p_ZL8idst7_32_20_ce0_local;
reg    p_ZL8idst7_32_21_ce0_local;
reg    p_ZL8idst7_32_22_ce0_local;
reg    p_ZL8idst7_32_23_ce0_local;
reg    p_ZL8idst7_32_24_ce0_local;
reg    p_ZL8idst7_32_25_ce0_local;
reg    p_ZL8idst7_32_26_ce0_local;
reg    p_ZL8idst7_32_27_ce0_local;
reg    p_ZL8idst7_32_28_ce0_local;
reg    p_ZL8idst7_32_29_ce0_local;
reg    p_ZL8idst7_32_30_ce0_local;
reg    p_ZL8idst7_32_31_ce0_local;
wire   [6:0] sum_fu_1170_p0;
wire   [31:0] sum_fu_1170_p2;
wire   [31:0] mul_ln83_fu_1174_p2;
wire   [31:0] sum_16_fu_1545_p3;
wire   [31:0] sum_17_fu_1557_p2;
wire   [31:0] mul_ln83_1_fu_1178_p2;
wire   [31:0] sum_20_fu_1591_p3;
wire   [31:0] sum_21_fu_1596_p2;
wire   [31:0] sum_22_fu_1601_p3;
wire   [31:0] sum_23_fu_1608_p2;
wire   [31:0] mul_ln83_4_fu_1190_p2;
wire   [31:0] sum_24_fu_1613_p3;
wire   [31:0] sum_25_fu_1625_p2;
wire   [31:0] mul_ln83_5_fu_1194_p2;
wire   [31:0] sum_26_fu_1631_p3;
wire   [31:0] sum_27_fu_1643_p2;
wire   [31:0] sum_29_fu_1666_p2;
wire   [31:0] sum_30_fu_1670_p3;
wire   [31:0] sum_31_fu_1676_p2;
wire   [31:0] mul_ln83_8_fu_1206_p2;
wire   [31:0] sum_32_fu_1681_p3;
wire   [31:0] sum_33_fu_1693_p2;
wire   [31:0] mul_ln83_9_fu_1210_p2;
wire   [31:0] sum_34_fu_1699_p3;
wire   [31:0] sum_35_fu_1711_p2;
wire   [31:0] sum_37_fu_1734_p2;
wire   [31:0] sum_38_fu_1738_p3;
wire   [31:0] sum_39_fu_1744_p2;
wire   [31:0] mul_ln83_12_fu_1222_p2;
wire   [31:0] sum_40_fu_1749_p3;
wire   [31:0] sum_41_fu_1761_p2;
wire   [31:0] mul_ln83_13_fu_1226_p2;
wire   [31:0] sum_42_fu_1767_p3;
wire   [31:0] sum_43_fu_1779_p2;
wire   [31:0] sum_45_fu_1802_p2;
wire   [31:0] sum_46_fu_1806_p3;
wire   [31:0] sum_47_fu_1812_p2;
wire   [31:0] mul_ln83_16_fu_1238_p2;
wire   [31:0] sum_48_fu_1817_p3;
wire   [31:0] sum_49_fu_1829_p2;
wire   [31:0] mul_ln83_17_fu_1242_p2;
wire   [31:0] sum_50_fu_1835_p3;
wire   [31:0] sum_51_fu_1847_p2;
wire   [31:0] sum_53_fu_1870_p2;
wire   [31:0] sum_54_fu_1874_p3;
wire   [31:0] sum_55_fu_1880_p2;
wire   [31:0] mul_ln83_20_fu_1254_p2;
wire   [31:0] sum_56_fu_1885_p3;
wire   [31:0] sum_57_fu_1897_p2;
wire   [31:0] mul_ln83_21_fu_1258_p2;
wire   [31:0] sum_58_fu_1903_p3;
wire   [31:0] sum_59_fu_1915_p2;
wire   [31:0] sum_61_fu_1938_p2;
wire   [31:0] sum_62_fu_1942_p3;
wire   [31:0] sum_63_fu_1948_p2;
wire   [31:0] mul_ln83_24_fu_1270_p2;
wire   [31:0] sum_64_fu_1953_p3;
wire   [31:0] sum_65_fu_1964_p2;
wire   [31:0] mul_ln83_25_fu_1274_p2;
wire   [31:0] sum_66_fu_1970_p3;
wire   [31:0] sum_67_fu_1981_p2;
wire   [31:0] sum_69_fu_2002_p2;
wire   [31:0] sum_70_fu_2006_p3;
wire   [31:0] sum_71_fu_2012_p2;
wire   [31:0] mul_ln83_28_fu_1286_p2;
wire   [31:0] sum_72_fu_2017_p3;
wire   [31:0] sum_73_fu_2028_p2;
wire   [31:0] mul_ln83_29_fu_1290_p2;
wire   [31:0] sum_74_fu_2034_p3;
wire   [31:0] sum_75_fu_2045_p2;
wire   [31:0] sum_77_fu_2062_p2;
wire   [31:0] sum_78_fu_2066_p3;
wire  signed [32:0] sext_ln87_fu_2072_p1;
wire   [32:0] add_ln87_fu_2076_p2;
wire   [32:0] shl_ln87_fu_2081_p2;
wire   [32:0] ashr_ln87_fu_2086_p2;
wire   [31:0] trunc_ln87_fu_2091_p1;
wire   [31:0] trunc_ln87_1_fu_2095_p1;
wire   [31:0] scaled_fu_2099_p3;
wire   [0:0] icmp_ln9_fu_2111_p2;
wire   [0:0] icmp_ln8_fu_2106_p2;
wire   [31:0] select_ln9_fu_2116_p3;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire   [31:0] sum_fu_1170_p00;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 j_fu_352 = 6'd0;
#0 ap_done_reg = 1'b0;
end

IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_0_ROM_AUTO_1R #(
    .DataWidth( 7 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL8idst7_32_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL8idst7_32_0_address0),
    .ce0(p_ZL8idst7_32_0_ce0_local),
    .q0(p_ZL8idst7_32_0_q0)
);

IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_1_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL8idst7_32_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL8idst7_32_1_address0),
    .ce0(p_ZL8idst7_32_1_ce0_local),
    .q0(p_ZL8idst7_32_1_q0)
);

IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_2_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL8idst7_32_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL8idst7_32_2_address0),
    .ce0(p_ZL8idst7_32_2_ce0_local),
    .q0(p_ZL8idst7_32_2_q0)
);

IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_3_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL8idst7_32_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL8idst7_32_3_address0),
    .ce0(p_ZL8idst7_32_3_ce0_local),
    .q0(p_ZL8idst7_32_3_q0)
);

IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_4_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL8idst7_32_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL8idst7_32_4_address0),
    .ce0(p_ZL8idst7_32_4_ce0_local),
    .q0(p_ZL8idst7_32_4_q0)
);

IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_5_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL8idst7_32_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL8idst7_32_5_address0),
    .ce0(p_ZL8idst7_32_5_ce0_local),
    .q0(p_ZL8idst7_32_5_q0)
);

IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_6_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL8idst7_32_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL8idst7_32_6_address0),
    .ce0(p_ZL8idst7_32_6_ce0_local),
    .q0(p_ZL8idst7_32_6_q0)
);

IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_7_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL8idst7_32_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL8idst7_32_7_address0),
    .ce0(p_ZL8idst7_32_7_ce0_local),
    .q0(p_ZL8idst7_32_7_q0)
);

IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_8_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL8idst7_32_8_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL8idst7_32_8_address0),
    .ce0(p_ZL8idst7_32_8_ce0_local),
    .q0(p_ZL8idst7_32_8_q0)
);

IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_9_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL8idst7_32_9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL8idst7_32_9_address0),
    .ce0(p_ZL8idst7_32_9_ce0_local),
    .q0(p_ZL8idst7_32_9_q0)
);

IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_10_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL8idst7_32_10_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL8idst7_32_10_address0),
    .ce0(p_ZL8idst7_32_10_ce0_local),
    .q0(p_ZL8idst7_32_10_q0)
);

IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_11_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL8idst7_32_11_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL8idst7_32_11_address0),
    .ce0(p_ZL8idst7_32_11_ce0_local),
    .q0(p_ZL8idst7_32_11_q0)
);

IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_12_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL8idst7_32_12_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL8idst7_32_12_address0),
    .ce0(p_ZL8idst7_32_12_ce0_local),
    .q0(p_ZL8idst7_32_12_q0)
);

IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_13_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL8idst7_32_13_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL8idst7_32_13_address0),
    .ce0(p_ZL8idst7_32_13_ce0_local),
    .q0(p_ZL8idst7_32_13_q0)
);

IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_14_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL8idst7_32_14_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL8idst7_32_14_address0),
    .ce0(p_ZL8idst7_32_14_ce0_local),
    .q0(p_ZL8idst7_32_14_q0)
);

IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_15_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL8idst7_32_15_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL8idst7_32_15_address0),
    .ce0(p_ZL8idst7_32_15_ce0_local),
    .q0(p_ZL8idst7_32_15_q0)
);

IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_16_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL8idst7_32_16_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL8idst7_32_16_address0),
    .ce0(p_ZL8idst7_32_16_ce0_local),
    .q0(p_ZL8idst7_32_16_q0)
);

IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_17_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL8idst7_32_17_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL8idst7_32_17_address0),
    .ce0(p_ZL8idst7_32_17_ce0_local),
    .q0(p_ZL8idst7_32_17_q0)
);

IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_18_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL8idst7_32_18_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL8idst7_32_18_address0),
    .ce0(p_ZL8idst7_32_18_ce0_local),
    .q0(p_ZL8idst7_32_18_q0)
);

IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_19_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL8idst7_32_19_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL8idst7_32_19_address0),
    .ce0(p_ZL8idst7_32_19_ce0_local),
    .q0(p_ZL8idst7_32_19_q0)
);

IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_20_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL8idst7_32_20_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL8idst7_32_20_address0),
    .ce0(p_ZL8idst7_32_20_ce0_local),
    .q0(p_ZL8idst7_32_20_q0)
);

IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_21_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL8idst7_32_21_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL8idst7_32_21_address0),
    .ce0(p_ZL8idst7_32_21_ce0_local),
    .q0(p_ZL8idst7_32_21_q0)
);

IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_22_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL8idst7_32_22_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL8idst7_32_22_address0),
    .ce0(p_ZL8idst7_32_22_ce0_local),
    .q0(p_ZL8idst7_32_22_q0)
);

IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_23_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL8idst7_32_23_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL8idst7_32_23_address0),
    .ce0(p_ZL8idst7_32_23_ce0_local),
    .q0(p_ZL8idst7_32_23_q0)
);

IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_24_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL8idst7_32_24_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL8idst7_32_24_address0),
    .ce0(p_ZL8idst7_32_24_ce0_local),
    .q0(p_ZL8idst7_32_24_q0)
);

IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_25_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL8idst7_32_25_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL8idst7_32_25_address0),
    .ce0(p_ZL8idst7_32_25_ce0_local),
    .q0(p_ZL8idst7_32_25_q0)
);

IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_26_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL8idst7_32_26_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL8idst7_32_26_address0),
    .ce0(p_ZL8idst7_32_26_ce0_local),
    .q0(p_ZL8idst7_32_26_q0)
);

IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_27_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL8idst7_32_27_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL8idst7_32_27_address0),
    .ce0(p_ZL8idst7_32_27_ce0_local),
    .q0(p_ZL8idst7_32_27_q0)
);

IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_28_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL8idst7_32_28_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL8idst7_32_28_address0),
    .ce0(p_ZL8idst7_32_28_ce0_local),
    .q0(p_ZL8idst7_32_28_q0)
);

IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_29_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL8idst7_32_29_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL8idst7_32_29_address0),
    .ce0(p_ZL8idst7_32_29_ce0_local),
    .q0(p_ZL8idst7_32_29_q0)
);

IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_30_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL8idst7_32_30_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL8idst7_32_30_address0),
    .ce0(p_ZL8idst7_32_30_ce0_local),
    .q0(p_ZL8idst7_32_30_q0)
);

IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_31_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL8idst7_32_31_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL8idst7_32_31_address0),
    .ce0(p_ZL8idst7_32_31_ce0_local),
    .q0(p_ZL8idst7_32_31_q0)
);

IDST7_mul_7ns_32s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_7ns_32s_32_1_1_U176(
    .din0(sum_fu_1170_p0),
    .din1(src_0_val),
    .dout(sum_fu_1170_p2)
);

IDST7_mul_8s_32s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_8s_32s_32_1_1_U177(
    .din0(p_ZL8idst7_32_1_q0),
    .din1(src_1_val),
    .dout(mul_ln83_fu_1174_p2)
);

IDST7_mul_8s_32s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_8s_32s_32_1_1_U178(
    .din0(p_ZL8idst7_32_2_q0),
    .din1(src_2_val),
    .dout(mul_ln83_1_fu_1178_p2)
);

IDST7_mul_8s_32s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_8s_32s_32_1_1_U179(
    .din0(p_ZL8idst7_32_3_q0),
    .din1(src_3_val),
    .dout(mul_ln83_2_fu_1182_p2)
);

IDST7_mul_8s_32s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_8s_32s_32_1_1_U180(
    .din0(p_ZL8idst7_32_4_q0),
    .din1(src_4_val),
    .dout(mul_ln83_3_fu_1186_p2)
);

IDST7_mul_8s_32s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_8s_32s_32_1_1_U181(
    .din0(p_ZL8idst7_32_5_q0),
    .din1(src_5_val),
    .dout(mul_ln83_4_fu_1190_p2)
);

IDST7_mul_8s_32s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_8s_32s_32_1_1_U182(
    .din0(p_ZL8idst7_32_6_q0),
    .din1(src_6_val),
    .dout(mul_ln83_5_fu_1194_p2)
);

IDST7_mul_8s_32s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_8s_32s_32_1_1_U183(
    .din0(p_ZL8idst7_32_7_q0),
    .din1(src_7_val),
    .dout(mul_ln83_6_fu_1198_p2)
);

IDST7_mul_8s_32s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_8s_32s_32_1_1_U184(
    .din0(p_ZL8idst7_32_8_q0),
    .din1(src_8_val),
    .dout(mul_ln83_7_fu_1202_p2)
);

IDST7_mul_8s_32s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_8s_32s_32_1_1_U185(
    .din0(p_ZL8idst7_32_9_q0),
    .din1(src_9_val),
    .dout(mul_ln83_8_fu_1206_p2)
);

IDST7_mul_8s_32s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_8s_32s_32_1_1_U186(
    .din0(p_ZL8idst7_32_10_q0),
    .din1(src_10_val),
    .dout(mul_ln83_9_fu_1210_p2)
);

IDST7_mul_8s_32s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_8s_32s_32_1_1_U187(
    .din0(p_ZL8idst7_32_11_q0),
    .din1(src_11_val),
    .dout(mul_ln83_10_fu_1214_p2)
);

IDST7_mul_8s_32s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_8s_32s_32_1_1_U188(
    .din0(p_ZL8idst7_32_12_q0),
    .din1(src_12_val),
    .dout(mul_ln83_11_fu_1218_p2)
);

IDST7_mul_8s_32s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_8s_32s_32_1_1_U189(
    .din0(p_ZL8idst7_32_13_q0),
    .din1(src_13_val),
    .dout(mul_ln83_12_fu_1222_p2)
);

IDST7_mul_8s_32s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_8s_32s_32_1_1_U190(
    .din0(p_ZL8idst7_32_14_q0),
    .din1(src_14_val),
    .dout(mul_ln83_13_fu_1226_p2)
);

IDST7_mul_8s_32s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_8s_32s_32_1_1_U191(
    .din0(p_ZL8idst7_32_15_q0),
    .din1(src_15_val),
    .dout(mul_ln83_14_fu_1230_p2)
);

IDST7_mul_8s_32s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_8s_32s_32_1_1_U192(
    .din0(p_ZL8idst7_32_16_q0),
    .din1(src_16_val),
    .dout(mul_ln83_15_fu_1234_p2)
);

IDST7_mul_8s_32s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_8s_32s_32_1_1_U193(
    .din0(p_ZL8idst7_32_17_q0),
    .din1(src_16_val),
    .dout(mul_ln83_16_fu_1238_p2)
);

IDST7_mul_8s_32s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_8s_32s_32_1_1_U194(
    .din0(p_ZL8idst7_32_18_q0),
    .din1(src_16_val),
    .dout(mul_ln83_17_fu_1242_p2)
);

IDST7_mul_8s_32s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_8s_32s_32_1_1_U195(
    .din0(p_ZL8idst7_32_19_q0),
    .din1(src_16_val),
    .dout(mul_ln83_18_fu_1246_p2)
);

IDST7_mul_8s_32s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_8s_32s_32_1_1_U196(
    .din0(p_ZL8idst7_32_20_q0),
    .din1(src_16_val),
    .dout(mul_ln83_19_fu_1250_p2)
);

IDST7_mul_8s_32s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_8s_32s_32_1_1_U197(
    .din0(p_ZL8idst7_32_21_q0),
    .din1(src_16_val),
    .dout(mul_ln83_20_fu_1254_p2)
);

IDST7_mul_8s_32s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_8s_32s_32_1_1_U198(
    .din0(p_ZL8idst7_32_22_q0),
    .din1(src_16_val),
    .dout(mul_ln83_21_fu_1258_p2)
);

IDST7_mul_8s_32s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_8s_32s_32_1_1_U199(
    .din0(p_ZL8idst7_32_23_q0),
    .din1(src_16_val),
    .dout(mul_ln83_22_fu_1262_p2)
);

IDST7_mul_8s_32s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_8s_32s_32_1_1_U200(
    .din0(p_ZL8idst7_32_24_q0),
    .din1(src_16_val),
    .dout(mul_ln83_23_fu_1266_p2)
);

IDST7_mul_8s_32s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_8s_32s_32_1_1_U201(
    .din0(p_ZL8idst7_32_25_load_reg_2760),
    .din1(src_16_val),
    .dout(mul_ln83_24_fu_1270_p2)
);

IDST7_mul_8s_32s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_8s_32s_32_1_1_U202(
    .din0(p_ZL8idst7_32_26_load_reg_2765),
    .din1(src_16_val),
    .dout(mul_ln83_25_fu_1274_p2)
);

IDST7_mul_8s_32s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_8s_32s_32_1_1_U203(
    .din0(p_ZL8idst7_32_27_load_reg_2770),
    .din1(src_16_val),
    .dout(mul_ln83_26_fu_1278_p2)
);

IDST7_mul_8s_32s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_8s_32s_32_1_1_U204(
    .din0(p_ZL8idst7_32_28_load_reg_2775),
    .din1(src_16_val),
    .dout(mul_ln83_27_fu_1282_p2)
);

IDST7_mul_8s_32s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_8s_32s_32_1_1_U205(
    .din0(p_ZL8idst7_32_29_load_reg_2780_pp0_iter7_reg),
    .din1(src_16_val),
    .dout(mul_ln83_28_fu_1286_p2)
);

IDST7_mul_8s_32s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_8s_32s_32_1_1_U206(
    .din0(p_ZL8idst7_32_30_load_reg_2785_pp0_iter7_reg),
    .din1(src_16_val),
    .dout(mul_ln83_29_fu_1290_p2)
);

IDST7_mul_8s_32s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_8s_32s_32_1_1_U207(
    .din0(p_ZL8idst7_32_31_load_reg_2790_pp0_iter7_reg),
    .din1(src_16_val),
    .dout(mul_ln83_30_fu_1294_p2)
);

IDST7_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter8_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln73_fu_1510_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            j_fu_352 <= add_ln73_fu_1516_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            j_fu_352 <= 6'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        cmp_i_i_10_reg_2406 <= cmp_i_i_10_fu_1436_p2;
        cmp_i_i_11_reg_2401 <= cmp_i_i_11_fu_1430_p2;
        cmp_i_i_12_reg_2396 <= cmp_i_i_12_fu_1424_p2;
        cmp_i_i_13_reg_2391 <= cmp_i_i_13_fu_1418_p2;
        cmp_i_i_14_reg_2386 <= cmp_i_i_14_fu_1412_p2;
        cmp_i_i_16_reg_2376 <= cmp_i_i_16_fu_1400_p2;
        cmp_i_i_17_reg_2371 <= cmp_i_i_17_fu_1394_p2;
        cmp_i_i_18_reg_2366 <= cmp_i_i_18_fu_1388_p2;
        cmp_i_i_19_reg_2361 <= cmp_i_i_19_fu_1382_p2;
        cmp_i_i_20_reg_2356 <= cmp_i_i_20_fu_1376_p2;
        cmp_i_i_21_reg_2351 <= cmp_i_i_21_fu_1370_p2;
        cmp_i_i_22_reg_2346 <= cmp_i_i_22_fu_1364_p2;
        cmp_i_i_23_reg_2341 <= cmp_i_i_23_fu_1358_p2;
        cmp_i_i_24_reg_2336 <= cmp_i_i_24_fu_1352_p2;
        cmp_i_i_25_reg_2331 <= cmp_i_i_25_fu_1346_p2;
        cmp_i_i_26_reg_2326 <= cmp_i_i_26_fu_1340_p2;
        cmp_i_i_27_reg_2321 <= cmp_i_i_27_fu_1334_p2;
        cmp_i_i_28_reg_2316 <= cmp_i_i_28_fu_1328_p2;
        cmp_i_i_29_reg_2311 <= cmp_i_i_29_fu_1322_p2;
        cmp_i_i_2_reg_2446 <= cmp_i_i_2_fu_1484_p2;
        cmp_i_i_30_reg_2306 <= cmp_i_i_30_fu_1316_p2;
        cmp_i_i_4_reg_2436 <= cmp_i_i_4_fu_1472_p2;
        cmp_i_i_5_reg_2431 <= cmp_i_i_5_fu_1466_p2;
        cmp_i_i_6_reg_2426 <= cmp_i_i_6_fu_1460_p2;
        cmp_i_i_8_reg_2416 <= cmp_i_i_8_fu_1448_p2;
        cmp_i_i_9_reg_2411 <= cmp_i_i_9_fu_1442_p2;
        cmp_i_i_reg_2456 <= cmp_i_i_fu_1496_p2;
        conv3_i12_i_i_cast_reg_2296 <= conv3_i12_i_i_cast_fu_1306_p1;
        icmp191_reg_2441 <= icmp191_fu_1478_p2;
        icmp194_reg_2421 <= icmp194_fu_1454_p2;
        icmp197_reg_2381 <= icmp197_fu_1406_p2;
        icmp200_reg_2301 <= icmp200_fu_1310_p2;
        icmp_reg_2451 <= icmp_fu_1490_p2;
        mul_ln83_2_reg_2535 <= mul_ln83_2_fu_1182_p2;
        mul_ln83_3_reg_2540 <= mul_ln83_3_fu_1186_p2;
        sh_prom_i9_i_i_cast_reg_2291[31 : 0] <= sh_prom_i9_i_i_cast_fu_1302_p1[31 : 0];
        sh_prom_i_i_i_cast_reg_2286[31 : 0] <= sh_prom_i_i_i_cast_fu_1298_p1[31 : 0];
        sum_18_reg_2525 <= sum_18_fu_1563_p3;
        sum_19_reg_2530 <= sum_19_fu_1575_p2;
        trunc_ln73_reg_2496 <= trunc_ln73_fu_1531_p1;
        trunc_ln73_reg_2496_pp0_iter1_reg <= trunc_ln73_reg_2496;
        zext_ln73_reg_2465[5 : 0] <= zext_ln73_fu_1522_p1[5 : 0];
        zext_ln73_reg_2465_pp0_iter1_reg[5 : 0] <= zext_ln73_reg_2465[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
        ap_predicate_pred1019_state10 <= (trunc_ln73_reg_2496_pp0_iter7_reg == 5'd30);
        ap_predicate_pred1026_state10 <= (trunc_ln73_reg_2496_pp0_iter7_reg == 5'd29);
        ap_predicate_pred1032_state10 <= (trunc_ln73_reg_2496_pp0_iter7_reg == 5'd28);
        ap_predicate_pred1038_state10 <= (trunc_ln73_reg_2496_pp0_iter7_reg == 5'd27);
        ap_predicate_pred1044_state10 <= (trunc_ln73_reg_2496_pp0_iter7_reg == 5'd26);
        ap_predicate_pred1050_state10 <= (trunc_ln73_reg_2496_pp0_iter7_reg == 5'd25);
        ap_predicate_pred1056_state10 <= (trunc_ln73_reg_2496_pp0_iter7_reg == 5'd24);
        ap_predicate_pred1062_state10 <= (trunc_ln73_reg_2496_pp0_iter7_reg == 5'd23);
        ap_predicate_pred1068_state10 <= (trunc_ln73_reg_2496_pp0_iter7_reg == 5'd22);
        ap_predicate_pred1074_state10 <= (trunc_ln73_reg_2496_pp0_iter7_reg == 5'd21);
        ap_predicate_pred1080_state10 <= (trunc_ln73_reg_2496_pp0_iter7_reg == 5'd20);
        ap_predicate_pred1086_state10 <= (trunc_ln73_reg_2496_pp0_iter7_reg == 5'd19);
        ap_predicate_pred1092_state10 <= (trunc_ln73_reg_2496_pp0_iter7_reg == 5'd18);
        ap_predicate_pred1098_state10 <= (trunc_ln73_reg_2496_pp0_iter7_reg == 5'd17);
        ap_predicate_pred1104_state10 <= (trunc_ln73_reg_2496_pp0_iter7_reg == 5'd16);
        ap_predicate_pred1110_state10 <= (trunc_ln73_reg_2496_pp0_iter7_reg == 5'd15);
        ap_predicate_pred1116_state10 <= (trunc_ln73_reg_2496_pp0_iter7_reg == 5'd14);
        ap_predicate_pred1122_state10 <= (trunc_ln73_reg_2496_pp0_iter7_reg == 5'd13);
        ap_predicate_pred1128_state10 <= (trunc_ln73_reg_2496_pp0_iter7_reg == 5'd12);
        ap_predicate_pred1134_state10 <= (trunc_ln73_reg_2496_pp0_iter7_reg == 5'd11);
        ap_predicate_pred1140_state10 <= (trunc_ln73_reg_2496_pp0_iter7_reg == 5'd10);
        ap_predicate_pred1146_state10 <= (trunc_ln73_reg_2496_pp0_iter7_reg == 5'd9);
        ap_predicate_pred1152_state10 <= (trunc_ln73_reg_2496_pp0_iter7_reg == 5'd8);
        ap_predicate_pred1158_state10 <= (trunc_ln73_reg_2496_pp0_iter7_reg == 5'd7);
        ap_predicate_pred1164_state10 <= (trunc_ln73_reg_2496_pp0_iter7_reg == 5'd6);
        ap_predicate_pred1170_state10 <= (trunc_ln73_reg_2496_pp0_iter7_reg == 5'd5);
        ap_predicate_pred1176_state10 <= (trunc_ln73_reg_2496_pp0_iter7_reg == 5'd4);
        ap_predicate_pred1182_state10 <= (trunc_ln73_reg_2496_pp0_iter7_reg == 5'd3);
        ap_predicate_pred1188_state10 <= (trunc_ln73_reg_2496_pp0_iter7_reg == 5'd2);
        ap_predicate_pred1194_state10 <= (trunc_ln73_reg_2496_pp0_iter7_reg == 5'd1);
        ap_predicate_pred1200_state10 <= (trunc_ln73_reg_2496_pp0_iter7_reg == 5'd0);
        ap_predicate_pred1206_state10 <= (trunc_ln73_reg_2496_pp0_iter7_reg == 5'd31);
        mul_ln83_10_reg_2607 <= mul_ln83_10_fu_1214_p2;
        mul_ln83_11_reg_2612 <= mul_ln83_11_fu_1218_p2;
        mul_ln83_14_reg_2643 <= mul_ln83_14_fu_1230_p2;
        mul_ln83_15_reg_2648 <= mul_ln83_15_fu_1234_p2;
        mul_ln83_18_reg_2679 <= mul_ln83_18_fu_1246_p2;
        mul_ln83_19_reg_2684 <= mul_ln83_19_fu_1250_p2;
        mul_ln83_22_reg_2750 <= mul_ln83_22_fu_1262_p2;
        mul_ln83_23_reg_2755 <= mul_ln83_23_fu_1266_p2;
        mul_ln83_26_reg_2801 <= mul_ln83_26_fu_1278_p2;
        mul_ln83_27_reg_2806 <= mul_ln83_27_fu_1282_p2;
        mul_ln83_30_reg_2817 <= mul_ln83_30_fu_1294_p2;
        mul_ln83_6_reg_2571 <= mul_ln83_6_fu_1198_p2;
        mul_ln83_7_reg_2576 <= mul_ln83_7_fu_1202_p2;
        p_ZL8idst7_32_25_load_reg_2760 <= p_ZL8idst7_32_25_q0;
        p_ZL8idst7_32_26_load_reg_2765 <= p_ZL8idst7_32_26_q0;
        p_ZL8idst7_32_27_load_reg_2770 <= p_ZL8idst7_32_27_q0;
        p_ZL8idst7_32_28_load_reg_2775 <= p_ZL8idst7_32_28_q0;
        p_ZL8idst7_32_29_load_reg_2780 <= p_ZL8idst7_32_29_q0;
        p_ZL8idst7_32_29_load_reg_2780_pp0_iter7_reg <= p_ZL8idst7_32_29_load_reg_2780;
        p_ZL8idst7_32_30_load_reg_2785 <= p_ZL8idst7_32_30_q0;
        p_ZL8idst7_32_30_load_reg_2785_pp0_iter7_reg <= p_ZL8idst7_32_30_load_reg_2785;
        p_ZL8idst7_32_31_load_reg_2790 <= p_ZL8idst7_32_31_q0;
        p_ZL8idst7_32_31_load_reg_2790_pp0_iter7_reg <= p_ZL8idst7_32_31_load_reg_2790;
        sum_28_reg_2565 <= sum_28_fu_1649_p3;
        sum_36_reg_2601 <= sum_36_fu_1717_p3;
        sum_44_reg_2637 <= sum_44_fu_1785_p3;
        sum_52_reg_2673 <= sum_52_fu_1853_p3;
        sum_60_reg_2744 <= sum_60_fu_1921_p3;
        sum_68_reg_2795 <= sum_68_fu_1987_p3;
        sum_76_reg_2811 <= sum_76_fu_2051_p3;
        trunc_ln73_reg_2496_pp0_iter2_reg <= trunc_ln73_reg_2496_pp0_iter1_reg;
        trunc_ln73_reg_2496_pp0_iter3_reg <= trunc_ln73_reg_2496_pp0_iter2_reg;
        trunc_ln73_reg_2496_pp0_iter4_reg <= trunc_ln73_reg_2496_pp0_iter3_reg;
        trunc_ln73_reg_2496_pp0_iter5_reg <= trunc_ln73_reg_2496_pp0_iter4_reg;
        trunc_ln73_reg_2496_pp0_iter6_reg <= trunc_ln73_reg_2496_pp0_iter5_reg;
        trunc_ln73_reg_2496_pp0_iter7_reg <= trunc_ln73_reg_2496_pp0_iter6_reg;
        zext_ln73_reg_2465_pp0_iter2_reg[5 : 0] <= zext_ln73_reg_2465_pp0_iter1_reg[5 : 0];
        zext_ln73_reg_2465_pp0_iter3_reg[5 : 0] <= zext_ln73_reg_2465_pp0_iter2_reg[5 : 0];
        zext_ln73_reg_2465_pp0_iter4_reg[5 : 0] <= zext_ln73_reg_2465_pp0_iter3_reg[5 : 0];
    end
end

always @ (*) begin
    if (((icmp_ln73_fu_1510_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter8_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_j_2 = 6'd0;
    end else begin
        ap_sig_allocacmp_j_2 = j_fu_352;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (ap_predicate_pred1200_state10 == 1'b1))) begin
        dst_0_ap_vld = 1'b1;
    end else begin
        dst_0_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (ap_predicate_pred1140_state10 == 1'b1))) begin
        dst_10_ap_vld = 1'b1;
    end else begin
        dst_10_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (ap_predicate_pred1134_state10 == 1'b1))) begin
        dst_11_ap_vld = 1'b1;
    end else begin
        dst_11_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (ap_predicate_pred1128_state10 == 1'b1))) begin
        dst_12_ap_vld = 1'b1;
    end else begin
        dst_12_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (ap_predicate_pred1122_state10 == 1'b1))) begin
        dst_13_ap_vld = 1'b1;
    end else begin
        dst_13_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (ap_predicate_pred1116_state10 == 1'b1))) begin
        dst_14_ap_vld = 1'b1;
    end else begin
        dst_14_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (ap_predicate_pred1110_state10 == 1'b1))) begin
        dst_15_ap_vld = 1'b1;
    end else begin
        dst_15_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (ap_predicate_pred1104_state10 == 1'b1))) begin
        dst_16_ap_vld = 1'b1;
    end else begin
        dst_16_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (ap_predicate_pred1098_state10 == 1'b1))) begin
        dst_17_ap_vld = 1'b1;
    end else begin
        dst_17_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (ap_predicate_pred1092_state10 == 1'b1))) begin
        dst_18_ap_vld = 1'b1;
    end else begin
        dst_18_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (ap_predicate_pred1086_state10 == 1'b1))) begin
        dst_19_ap_vld = 1'b1;
    end else begin
        dst_19_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (ap_predicate_pred1194_state10 == 1'b1))) begin
        dst_1_ap_vld = 1'b1;
    end else begin
        dst_1_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (ap_predicate_pred1080_state10 == 1'b1))) begin
        dst_20_ap_vld = 1'b1;
    end else begin
        dst_20_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (ap_predicate_pred1074_state10 == 1'b1))) begin
        dst_21_ap_vld = 1'b1;
    end else begin
        dst_21_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (ap_predicate_pred1068_state10 == 1'b1))) begin
        dst_22_ap_vld = 1'b1;
    end else begin
        dst_22_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (ap_predicate_pred1062_state10 == 1'b1))) begin
        dst_23_ap_vld = 1'b1;
    end else begin
        dst_23_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (ap_predicate_pred1056_state10 == 1'b1))) begin
        dst_24_ap_vld = 1'b1;
    end else begin
        dst_24_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (ap_predicate_pred1050_state10 == 1'b1))) begin
        dst_25_ap_vld = 1'b1;
    end else begin
        dst_25_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (ap_predicate_pred1044_state10 == 1'b1))) begin
        dst_26_ap_vld = 1'b1;
    end else begin
        dst_26_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (ap_predicate_pred1038_state10 == 1'b1))) begin
        dst_27_ap_vld = 1'b1;
    end else begin
        dst_27_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (ap_predicate_pred1032_state10 == 1'b1))) begin
        dst_28_ap_vld = 1'b1;
    end else begin
        dst_28_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (ap_predicate_pred1026_state10 == 1'b1))) begin
        dst_29_ap_vld = 1'b1;
    end else begin
        dst_29_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (ap_predicate_pred1188_state10 == 1'b1))) begin
        dst_2_ap_vld = 1'b1;
    end else begin
        dst_2_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (ap_predicate_pred1019_state10 == 1'b1))) begin
        dst_30_ap_vld = 1'b1;
    end else begin
        dst_30_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (ap_predicate_pred1206_state10 == 1'b1))) begin
        dst_31_ap_vld = 1'b1;
    end else begin
        dst_31_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (ap_predicate_pred1182_state10 == 1'b1))) begin
        dst_3_ap_vld = 1'b1;
    end else begin
        dst_3_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (ap_predicate_pred1176_state10 == 1'b1))) begin
        dst_4_ap_vld = 1'b1;
    end else begin
        dst_4_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (ap_predicate_pred1170_state10 == 1'b1))) begin
        dst_5_ap_vld = 1'b1;
    end else begin
        dst_5_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (ap_predicate_pred1164_state10 == 1'b1))) begin
        dst_6_ap_vld = 1'b1;
    end else begin
        dst_6_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (ap_predicate_pred1158_state10 == 1'b1))) begin
        dst_7_ap_vld = 1'b1;
    end else begin
        dst_7_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (ap_predicate_pred1152_state10 == 1'b1))) begin
        dst_8_ap_vld = 1'b1;
    end else begin
        dst_8_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (ap_predicate_pred1146_state10 == 1'b1))) begin
        dst_9_ap_vld = 1'b1;
    end else begin
        dst_9_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZL8idst7_32_0_ce0_local = 1'b1;
    end else begin
        p_ZL8idst7_32_0_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_ZL8idst7_32_10_ce0_local = 1'b1;
    end else begin
        p_ZL8idst7_32_10_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_ZL8idst7_32_11_ce0_local = 1'b1;
    end else begin
        p_ZL8idst7_32_11_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_ZL8idst7_32_12_ce0_local = 1'b1;
    end else begin
        p_ZL8idst7_32_12_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        p_ZL8idst7_32_13_ce0_local = 1'b1;
    end else begin
        p_ZL8idst7_32_13_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        p_ZL8idst7_32_14_ce0_local = 1'b1;
    end else begin
        p_ZL8idst7_32_14_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        p_ZL8idst7_32_15_ce0_local = 1'b1;
    end else begin
        p_ZL8idst7_32_15_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        p_ZL8idst7_32_16_ce0_local = 1'b1;
    end else begin
        p_ZL8idst7_32_16_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        p_ZL8idst7_32_17_ce0_local = 1'b1;
    end else begin
        p_ZL8idst7_32_17_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        p_ZL8idst7_32_18_ce0_local = 1'b1;
    end else begin
        p_ZL8idst7_32_18_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        p_ZL8idst7_32_19_ce0_local = 1'b1;
    end else begin
        p_ZL8idst7_32_19_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZL8idst7_32_1_ce0_local = 1'b1;
    end else begin
        p_ZL8idst7_32_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        p_ZL8idst7_32_20_ce0_local = 1'b1;
    end else begin
        p_ZL8idst7_32_20_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        p_ZL8idst7_32_21_ce0_local = 1'b1;
    end else begin
        p_ZL8idst7_32_21_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        p_ZL8idst7_32_22_ce0_local = 1'b1;
    end else begin
        p_ZL8idst7_32_22_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        p_ZL8idst7_32_23_ce0_local = 1'b1;
    end else begin
        p_ZL8idst7_32_23_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        p_ZL8idst7_32_24_ce0_local = 1'b1;
    end else begin
        p_ZL8idst7_32_24_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        p_ZL8idst7_32_25_ce0_local = 1'b1;
    end else begin
        p_ZL8idst7_32_25_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        p_ZL8idst7_32_26_ce0_local = 1'b1;
    end else begin
        p_ZL8idst7_32_26_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        p_ZL8idst7_32_27_ce0_local = 1'b1;
    end else begin
        p_ZL8idst7_32_27_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        p_ZL8idst7_32_28_ce0_local = 1'b1;
    end else begin
        p_ZL8idst7_32_28_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        p_ZL8idst7_32_29_ce0_local = 1'b1;
    end else begin
        p_ZL8idst7_32_29_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZL8idst7_32_2_ce0_local = 1'b1;
    end else begin
        p_ZL8idst7_32_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        p_ZL8idst7_32_30_ce0_local = 1'b1;
    end else begin
        p_ZL8idst7_32_30_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        p_ZL8idst7_32_31_ce0_local = 1'b1;
    end else begin
        p_ZL8idst7_32_31_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZL8idst7_32_3_ce0_local = 1'b1;
    end else begin
        p_ZL8idst7_32_3_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZL8idst7_32_4_ce0_local = 1'b1;
    end else begin
        p_ZL8idst7_32_4_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZL8idst7_32_5_ce0_local = 1'b1;
    end else begin
        p_ZL8idst7_32_5_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZL8idst7_32_6_ce0_local = 1'b1;
    end else begin
        p_ZL8idst7_32_6_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZL8idst7_32_7_ce0_local = 1'b1;
    end else begin
        p_ZL8idst7_32_7_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZL8idst7_32_8_ce0_local = 1'b1;
    end else begin
        p_ZL8idst7_32_8_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_ZL8idst7_32_9_ce0_local = 1'b1;
    end else begin
        p_ZL8idst7_32_9_ce0_local = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln73_fu_1516_p2 = (ap_sig_allocacmp_j_2 + 6'd1);

assign add_ln87_fu_2076_p2 = ($signed(sext_ln87_fu_2072_p1) + $signed(conv3_i12_i_i_cast_reg_2296));

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_ready = ap_ready_sig;

assign ashr_ln87_fu_2086_p2 = $signed(add_ln87_fu_2076_p2) >>> sh_prom_i_i_i_cast_reg_2286;

assign cmp_i_i_10_fu_1436_p2 = (($signed(cutoff) > $signed(32'd10)) ? 1'b1 : 1'b0);

assign cmp_i_i_11_fu_1430_p2 = (($signed(cutoff) > $signed(32'd11)) ? 1'b1 : 1'b0);

assign cmp_i_i_12_fu_1424_p2 = (($signed(cutoff) > $signed(32'd12)) ? 1'b1 : 1'b0);

assign cmp_i_i_13_fu_1418_p2 = (($signed(cutoff) > $signed(32'd13)) ? 1'b1 : 1'b0);

assign cmp_i_i_14_fu_1412_p2 = (($signed(cutoff) > $signed(32'd14)) ? 1'b1 : 1'b0);

assign cmp_i_i_16_fu_1400_p2 = (($signed(cutoff) > $signed(32'd16)) ? 1'b1 : 1'b0);

assign cmp_i_i_17_fu_1394_p2 = (($signed(cutoff) > $signed(32'd17)) ? 1'b1 : 1'b0);

assign cmp_i_i_18_fu_1388_p2 = (($signed(cutoff) > $signed(32'd18)) ? 1'b1 : 1'b0);

assign cmp_i_i_19_fu_1382_p2 = (($signed(cutoff) > $signed(32'd19)) ? 1'b1 : 1'b0);

assign cmp_i_i_20_fu_1376_p2 = (($signed(cutoff) > $signed(32'd20)) ? 1'b1 : 1'b0);

assign cmp_i_i_21_fu_1370_p2 = (($signed(cutoff) > $signed(32'd21)) ? 1'b1 : 1'b0);

assign cmp_i_i_22_fu_1364_p2 = (($signed(cutoff) > $signed(32'd22)) ? 1'b1 : 1'b0);

assign cmp_i_i_23_fu_1358_p2 = (($signed(cutoff) > $signed(32'd23)) ? 1'b1 : 1'b0);

assign cmp_i_i_24_fu_1352_p2 = (($signed(cutoff) > $signed(32'd24)) ? 1'b1 : 1'b0);

assign cmp_i_i_25_fu_1346_p2 = (($signed(cutoff) > $signed(32'd25)) ? 1'b1 : 1'b0);

assign cmp_i_i_26_fu_1340_p2 = (($signed(cutoff) > $signed(32'd26)) ? 1'b1 : 1'b0);

assign cmp_i_i_27_fu_1334_p2 = (($signed(cutoff) > $signed(32'd27)) ? 1'b1 : 1'b0);

assign cmp_i_i_28_fu_1328_p2 = (($signed(cutoff) > $signed(32'd28)) ? 1'b1 : 1'b0);

assign cmp_i_i_29_fu_1322_p2 = (($signed(cutoff) > $signed(32'd29)) ? 1'b1 : 1'b0);

assign cmp_i_i_2_fu_1484_p2 = (($signed(cutoff) > $signed(32'd2)) ? 1'b1 : 1'b0);

assign cmp_i_i_30_fu_1316_p2 = (($signed(cutoff) > $signed(32'd30)) ? 1'b1 : 1'b0);

assign cmp_i_i_4_fu_1472_p2 = (($signed(cutoff) > $signed(32'd4)) ? 1'b1 : 1'b0);

assign cmp_i_i_5_fu_1466_p2 = (($signed(cutoff) > $signed(32'd5)) ? 1'b1 : 1'b0);

assign cmp_i_i_6_fu_1460_p2 = (($signed(cutoff) > $signed(32'd6)) ? 1'b1 : 1'b0);

assign cmp_i_i_8_fu_1448_p2 = (($signed(cutoff) > $signed(32'd8)) ? 1'b1 : 1'b0);

assign cmp_i_i_9_fu_1442_p2 = (($signed(cutoff) > $signed(32'd9)) ? 1'b1 : 1'b0);

assign cmp_i_i_fu_1496_p2 = (($signed(cutoff) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign conv3_i12_i_i_cast_fu_1306_p1 = $signed(conv3_i12_i_i);

assign dst_0 = select_ln8_fu_2123_p3;

assign dst_1 = select_ln8_fu_2123_p3;

assign dst_10 = select_ln8_fu_2123_p3;

assign dst_11 = select_ln8_fu_2123_p3;

assign dst_12 = select_ln8_fu_2123_p3;

assign dst_13 = select_ln8_fu_2123_p3;

assign dst_14 = select_ln8_fu_2123_p3;

assign dst_15 = select_ln8_fu_2123_p3;

assign dst_16 = select_ln8_fu_2123_p3;

assign dst_17 = select_ln8_fu_2123_p3;

assign dst_18 = select_ln8_fu_2123_p3;

assign dst_19 = select_ln8_fu_2123_p3;

assign dst_2 = select_ln8_fu_2123_p3;

assign dst_20 = select_ln8_fu_2123_p3;

assign dst_21 = select_ln8_fu_2123_p3;

assign dst_22 = select_ln8_fu_2123_p3;

assign dst_23 = select_ln8_fu_2123_p3;

assign dst_24 = select_ln8_fu_2123_p3;

assign dst_25 = select_ln8_fu_2123_p3;

assign dst_26 = select_ln8_fu_2123_p3;

assign dst_27 = select_ln8_fu_2123_p3;

assign dst_28 = select_ln8_fu_2123_p3;

assign dst_29 = select_ln8_fu_2123_p3;

assign dst_3 = select_ln8_fu_2123_p3;

assign dst_30 = select_ln8_fu_2123_p3;

assign dst_31 = select_ln8_fu_2123_p3;

assign dst_4 = select_ln8_fu_2123_p3;

assign dst_5 = select_ln8_fu_2123_p3;

assign dst_6 = select_ln8_fu_2123_p3;

assign dst_7 = select_ln8_fu_2123_p3;

assign dst_8 = select_ln8_fu_2123_p3;

assign dst_9 = select_ln8_fu_2123_p3;

assign icmp191_fu_1478_p2 = (($signed(empty_43) > $signed(30'd0)) ? 1'b1 : 1'b0);

assign icmp194_fu_1454_p2 = (($signed(empty_42) > $signed(29'd0)) ? 1'b1 : 1'b0);

assign icmp197_fu_1406_p2 = (($signed(empty_41) > $signed(28'd0)) ? 1'b1 : 1'b0);

assign icmp200_fu_1310_p2 = (($signed(empty_40) > $signed(27'd0)) ? 1'b1 : 1'b0);

assign icmp_fu_1490_p2 = (($signed(empty) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln73_fu_1510_p2 = ((ap_sig_allocacmp_j_2 == 6'd32) ? 1'b1 : 1'b0);

assign icmp_ln8_fu_2106_p2 = (($signed(scaled_fu_2099_p3) < $signed(oMin)) ? 1'b1 : 1'b0);

assign icmp_ln9_fu_2111_p2 = (($signed(scaled_fu_2099_p3) > $signed(oMax)) ? 1'b1 : 1'b0);

assign p_ZL8idst7_32_0_address0 = zext_ln73_fu_1522_p1;

assign p_ZL8idst7_32_10_address0 = zext_ln73_reg_2465_pp0_iter1_reg;

assign p_ZL8idst7_32_11_address0 = zext_ln73_reg_2465_pp0_iter1_reg;

assign p_ZL8idst7_32_12_address0 = zext_ln73_reg_2465_pp0_iter1_reg;

assign p_ZL8idst7_32_13_address0 = zext_ln73_reg_2465_pp0_iter2_reg;

assign p_ZL8idst7_32_14_address0 = zext_ln73_reg_2465_pp0_iter2_reg;

assign p_ZL8idst7_32_15_address0 = zext_ln73_reg_2465_pp0_iter2_reg;

assign p_ZL8idst7_32_16_address0 = zext_ln73_reg_2465_pp0_iter2_reg;

assign p_ZL8idst7_32_17_address0 = zext_ln73_reg_2465_pp0_iter3_reg;

assign p_ZL8idst7_32_18_address0 = zext_ln73_reg_2465_pp0_iter3_reg;

assign p_ZL8idst7_32_19_address0 = zext_ln73_reg_2465_pp0_iter3_reg;

assign p_ZL8idst7_32_1_address0 = zext_ln73_fu_1522_p1;

assign p_ZL8idst7_32_20_address0 = zext_ln73_reg_2465_pp0_iter3_reg;

assign p_ZL8idst7_32_21_address0 = zext_ln73_reg_2465_pp0_iter4_reg;

assign p_ZL8idst7_32_22_address0 = zext_ln73_reg_2465_pp0_iter4_reg;

assign p_ZL8idst7_32_23_address0 = zext_ln73_reg_2465_pp0_iter4_reg;

assign p_ZL8idst7_32_24_address0 = zext_ln73_reg_2465_pp0_iter4_reg;

assign p_ZL8idst7_32_25_address0 = zext_ln73_reg_2465_pp0_iter4_reg;

assign p_ZL8idst7_32_26_address0 = zext_ln73_reg_2465_pp0_iter4_reg;

assign p_ZL8idst7_32_27_address0 = zext_ln73_reg_2465_pp0_iter4_reg;

assign p_ZL8idst7_32_28_address0 = zext_ln73_reg_2465_pp0_iter4_reg;

assign p_ZL8idst7_32_29_address0 = zext_ln73_reg_2465_pp0_iter4_reg;

assign p_ZL8idst7_32_2_address0 = zext_ln73_fu_1522_p1;

assign p_ZL8idst7_32_30_address0 = zext_ln73_reg_2465_pp0_iter4_reg;

assign p_ZL8idst7_32_31_address0 = zext_ln73_reg_2465_pp0_iter4_reg;

assign p_ZL8idst7_32_3_address0 = zext_ln73_fu_1522_p1;

assign p_ZL8idst7_32_4_address0 = zext_ln73_fu_1522_p1;

assign p_ZL8idst7_32_5_address0 = zext_ln73_reg_2465;

assign p_ZL8idst7_32_6_address0 = zext_ln73_reg_2465;

assign p_ZL8idst7_32_7_address0 = zext_ln73_reg_2465;

assign p_ZL8idst7_32_8_address0 = zext_ln73_reg_2465;

assign p_ZL8idst7_32_9_address0 = zext_ln73_reg_2465_pp0_iter1_reg;

assign scaled_fu_2099_p3 = ((empty_39[0:0] == 1'b1) ? trunc_ln87_fu_2091_p1 : trunc_ln87_1_fu_2095_p1);

assign select_ln8_fu_2123_p3 = ((icmp_ln8_fu_2106_p2[0:0] == 1'b1) ? oMin : select_ln9_fu_2116_p3);

assign select_ln9_fu_2116_p3 = ((icmp_ln9_fu_2111_p2[0:0] == 1'b1) ? oMax : scaled_fu_2099_p3);

assign sext_ln87_fu_2072_p1 = $signed(sum_78_fu_2066_p3);

assign sh_prom_i9_i_i_cast_fu_1302_p1 = sh_prom_i9_i_i;

assign sh_prom_i_i_i_cast_fu_1298_p1 = sh_prom_i_i_i;

assign shl_ln87_fu_2081_p2 = add_ln87_fu_2076_p2 << sh_prom_i9_i_i_cast_reg_2291;

assign sum_16_fu_1545_p3 = ((cmp_i_i_reg_2456[0:0] == 1'b1) ? sum_fu_1170_p2 : 32'd0);

assign sum_17_fu_1557_p2 = (mul_ln83_fu_1174_p2 + sum_16_fu_1545_p3);

assign sum_18_fu_1563_p3 = ((icmp_reg_2451[0:0] == 1'b1) ? sum_17_fu_1557_p2 : sum_16_fu_1545_p3);

assign sum_19_fu_1575_p2 = (mul_ln83_1_fu_1178_p2 + sum_18_fu_1563_p3);

assign sum_20_fu_1591_p3 = ((cmp_i_i_2_reg_2446[0:0] == 1'b1) ? sum_19_reg_2530 : sum_18_reg_2525);

assign sum_21_fu_1596_p2 = (mul_ln83_2_reg_2535 + sum_20_fu_1591_p3);

assign sum_22_fu_1601_p3 = ((icmp191_reg_2441[0:0] == 1'b1) ? sum_21_fu_1596_p2 : sum_20_fu_1591_p3);

assign sum_23_fu_1608_p2 = (mul_ln83_3_reg_2540 + sum_22_fu_1601_p3);

assign sum_24_fu_1613_p3 = ((cmp_i_i_4_reg_2436[0:0] == 1'b1) ? sum_23_fu_1608_p2 : sum_22_fu_1601_p3);

assign sum_25_fu_1625_p2 = (mul_ln83_4_fu_1190_p2 + sum_24_fu_1613_p3);

assign sum_26_fu_1631_p3 = ((cmp_i_i_5_reg_2431[0:0] == 1'b1) ? sum_25_fu_1625_p2 : sum_24_fu_1613_p3);

assign sum_27_fu_1643_p2 = (mul_ln83_5_fu_1194_p2 + sum_26_fu_1631_p3);

assign sum_28_fu_1649_p3 = ((cmp_i_i_6_reg_2426[0:0] == 1'b1) ? sum_27_fu_1643_p2 : sum_26_fu_1631_p3);

assign sum_29_fu_1666_p2 = (mul_ln83_6_reg_2571 + sum_28_reg_2565);

assign sum_30_fu_1670_p3 = ((icmp194_reg_2421[0:0] == 1'b1) ? sum_29_fu_1666_p2 : sum_28_reg_2565);

assign sum_31_fu_1676_p2 = (mul_ln83_7_reg_2576 + sum_30_fu_1670_p3);

assign sum_32_fu_1681_p3 = ((cmp_i_i_8_reg_2416[0:0] == 1'b1) ? sum_31_fu_1676_p2 : sum_30_fu_1670_p3);

assign sum_33_fu_1693_p2 = (mul_ln83_8_fu_1206_p2 + sum_32_fu_1681_p3);

assign sum_34_fu_1699_p3 = ((cmp_i_i_9_reg_2411[0:0] == 1'b1) ? sum_33_fu_1693_p2 : sum_32_fu_1681_p3);

assign sum_35_fu_1711_p2 = (mul_ln83_9_fu_1210_p2 + sum_34_fu_1699_p3);

assign sum_36_fu_1717_p3 = ((cmp_i_i_10_reg_2406[0:0] == 1'b1) ? sum_35_fu_1711_p2 : sum_34_fu_1699_p3);

assign sum_37_fu_1734_p2 = (mul_ln83_10_reg_2607 + sum_36_reg_2601);

assign sum_38_fu_1738_p3 = ((cmp_i_i_11_reg_2401[0:0] == 1'b1) ? sum_37_fu_1734_p2 : sum_36_reg_2601);

assign sum_39_fu_1744_p2 = (mul_ln83_11_reg_2612 + sum_38_fu_1738_p3);

assign sum_40_fu_1749_p3 = ((cmp_i_i_12_reg_2396[0:0] == 1'b1) ? sum_39_fu_1744_p2 : sum_38_fu_1738_p3);

assign sum_41_fu_1761_p2 = (mul_ln83_12_fu_1222_p2 + sum_40_fu_1749_p3);

assign sum_42_fu_1767_p3 = ((cmp_i_i_13_reg_2391[0:0] == 1'b1) ? sum_41_fu_1761_p2 : sum_40_fu_1749_p3);

assign sum_43_fu_1779_p2 = (mul_ln83_13_fu_1226_p2 + sum_42_fu_1767_p3);

assign sum_44_fu_1785_p3 = ((cmp_i_i_14_reg_2386[0:0] == 1'b1) ? sum_43_fu_1779_p2 : sum_42_fu_1767_p3);

assign sum_45_fu_1802_p2 = (mul_ln83_14_reg_2643 + sum_44_reg_2637);

assign sum_46_fu_1806_p3 = ((icmp197_reg_2381[0:0] == 1'b1) ? sum_45_fu_1802_p2 : sum_44_reg_2637);

assign sum_47_fu_1812_p2 = (mul_ln83_15_reg_2648 + sum_46_fu_1806_p3);

assign sum_48_fu_1817_p3 = ((cmp_i_i_16_reg_2376[0:0] == 1'b1) ? sum_47_fu_1812_p2 : sum_46_fu_1806_p3);

assign sum_49_fu_1829_p2 = (mul_ln83_16_fu_1238_p2 + sum_48_fu_1817_p3);

assign sum_50_fu_1835_p3 = ((cmp_i_i_17_reg_2371[0:0] == 1'b1) ? sum_49_fu_1829_p2 : sum_48_fu_1817_p3);

assign sum_51_fu_1847_p2 = (mul_ln83_17_fu_1242_p2 + sum_50_fu_1835_p3);

assign sum_52_fu_1853_p3 = ((cmp_i_i_18_reg_2366[0:0] == 1'b1) ? sum_51_fu_1847_p2 : sum_50_fu_1835_p3);

assign sum_53_fu_1870_p2 = (mul_ln83_18_reg_2679 + sum_52_reg_2673);

assign sum_54_fu_1874_p3 = ((cmp_i_i_19_reg_2361[0:0] == 1'b1) ? sum_53_fu_1870_p2 : sum_52_reg_2673);

assign sum_55_fu_1880_p2 = (mul_ln83_19_reg_2684 + sum_54_fu_1874_p3);

assign sum_56_fu_1885_p3 = ((cmp_i_i_20_reg_2356[0:0] == 1'b1) ? sum_55_fu_1880_p2 : sum_54_fu_1874_p3);

assign sum_57_fu_1897_p2 = (mul_ln83_20_fu_1254_p2 + sum_56_fu_1885_p3);

assign sum_58_fu_1903_p3 = ((cmp_i_i_21_reg_2351[0:0] == 1'b1) ? sum_57_fu_1897_p2 : sum_56_fu_1885_p3);

assign sum_59_fu_1915_p2 = (mul_ln83_21_fu_1258_p2 + sum_58_fu_1903_p3);

assign sum_60_fu_1921_p3 = ((cmp_i_i_22_reg_2346[0:0] == 1'b1) ? sum_59_fu_1915_p2 : sum_58_fu_1903_p3);

assign sum_61_fu_1938_p2 = (mul_ln83_22_reg_2750 + sum_60_reg_2744);

assign sum_62_fu_1942_p3 = ((cmp_i_i_23_reg_2341[0:0] == 1'b1) ? sum_61_fu_1938_p2 : sum_60_reg_2744);

assign sum_63_fu_1948_p2 = (mul_ln83_23_reg_2755 + sum_62_fu_1942_p3);

assign sum_64_fu_1953_p3 = ((cmp_i_i_24_reg_2336[0:0] == 1'b1) ? sum_63_fu_1948_p2 : sum_62_fu_1942_p3);

assign sum_65_fu_1964_p2 = (mul_ln83_24_fu_1270_p2 + sum_64_fu_1953_p3);

assign sum_66_fu_1970_p3 = ((cmp_i_i_25_reg_2331[0:0] == 1'b1) ? sum_65_fu_1964_p2 : sum_64_fu_1953_p3);

assign sum_67_fu_1981_p2 = (mul_ln83_25_fu_1274_p2 + sum_66_fu_1970_p3);

assign sum_68_fu_1987_p3 = ((cmp_i_i_26_reg_2326[0:0] == 1'b1) ? sum_67_fu_1981_p2 : sum_66_fu_1970_p3);

assign sum_69_fu_2002_p2 = (mul_ln83_26_reg_2801 + sum_68_reg_2795);

assign sum_70_fu_2006_p3 = ((cmp_i_i_27_reg_2321[0:0] == 1'b1) ? sum_69_fu_2002_p2 : sum_68_reg_2795);

assign sum_71_fu_2012_p2 = (mul_ln83_27_reg_2806 + sum_70_fu_2006_p3);

assign sum_72_fu_2017_p3 = ((cmp_i_i_28_reg_2316[0:0] == 1'b1) ? sum_71_fu_2012_p2 : sum_70_fu_2006_p3);

assign sum_73_fu_2028_p2 = (mul_ln83_28_fu_1286_p2 + sum_72_fu_2017_p3);

assign sum_74_fu_2034_p3 = ((cmp_i_i_29_reg_2311[0:0] == 1'b1) ? sum_73_fu_2028_p2 : sum_72_fu_2017_p3);

assign sum_75_fu_2045_p2 = (mul_ln83_29_fu_1290_p2 + sum_74_fu_2034_p3);

assign sum_76_fu_2051_p3 = ((cmp_i_i_30_reg_2306[0:0] == 1'b1) ? sum_75_fu_2045_p2 : sum_74_fu_2034_p3);

assign sum_77_fu_2062_p2 = (mul_ln83_30_reg_2817 + sum_76_reg_2811);

assign sum_78_fu_2066_p3 = ((icmp200_reg_2301[0:0] == 1'b1) ? sum_77_fu_2062_p2 : sum_76_reg_2811);

assign sum_fu_1170_p0 = sum_fu_1170_p00;

assign sum_fu_1170_p00 = p_ZL8idst7_32_0_q0;

assign trunc_ln73_fu_1531_p1 = ap_sig_allocacmp_j_2[4:0];

assign trunc_ln87_1_fu_2095_p1 = ashr_ln87_fu_2086_p2[31:0];

assign trunc_ln87_fu_2091_p1 = shl_ln87_fu_2081_p2[31:0];

assign zext_ln73_fu_1522_p1 = ap_sig_allocacmp_j_2;

always @ (posedge ap_clk) begin
    sh_prom_i_i_i_cast_reg_2286[32] <= 1'b0;
    sh_prom_i9_i_i_cast_reg_2291[32] <= 1'b0;
    zext_ln73_reg_2465[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln73_reg_2465_pp0_iter1_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln73_reg_2465_pp0_iter2_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln73_reg_2465_pp0_iter3_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln73_reg_2465_pp0_iter4_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
end

endmodule //IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1
