Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Sep  2 16:46:54 2020
| Host         : LAPTOP-5KE3GPT6 running 64-bit major release  (build 9200)
| Command      : report_methodology -file wujian100_open_top_methodology_drc_routed.rpt -pb wujian100_open_top_methodology_drc_routed.pb -rpx wujian100_open_top_methodology_drc_routed.rpx
| Design       : wujian100_open_top
| Device       : xc7a200tfbg484-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 65
+-----------+------------------+------------------------------------------------+------------+
| Rule      | Severity         | Description                                    | Violations |
+-----------+------------------+------------------------------------------------+------------+
| TIMING-6  | Critical Warning | No common primary clock between related clocks | 2          |
| TIMING-7  | Critical Warning | No common node between related clocks          | 2          |
| LUTAR-1   | Warning          | LUT drives async reset alert                   | 2          |
| TIMING-18 | Warning          | Missing input or output delay                  | 59         |
+-----------+------------------+------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-6#1 Critical Warning
No common primary clock between related clocks  
The clocks EHS and JTAG_CLK are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks EHS] -to [get_clocks JTAG_CLK]
Related violations: <none>

TIMING-6#2 Critical Warning
No common primary clock between related clocks  
The clocks JTAG_CLK and EHS are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks JTAG_CLK] -to [get_clocks EHS]
Related violations: <none>

TIMING-7#1 Critical Warning
No common node between related clocks  
The clocks EHS and JTAG_CLK are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks EHS] -to [get_clocks JTAG_CLK]
Related violations: <none>

TIMING-7#2 Critical Warning
No common node between related clocks  
The clocks JTAG_CLK and EHS are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks JTAG_CLK] -to [get_clocks EHS]
Related violations: <none>

LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_, with 2 or more inputs, drives asynchronous preset/clear pin(s) x_cpu_top/CPU/x_cr_had_top/A15d/A1862d/A10b_reg/CLR, x_cpu_top/CPU/x_cr_had_top/A15d/A1862d/A10c_reg/CLR, x_cpu_top/CPU/x_cr_had_top/A15d/A1862d/A18596_reg/CLR, x_cpu_top/CPU/x_cr_had_top/A15d/A1862d/A18597_reg/CLR, x_cpu_top/CPU/x_cr_had_top/A15d/A74/A10b_reg/CLR, x_cpu_top/CPU/x_cr_had_top/A15d/A74/A10c_reg/CLR, x_cpu_top/CPU/x_cr_had_top/A15d/A74/A18596_reg/CLR, x_cpu_top/CPU/x_cr_had_top/A15d/A74/A18597_reg/CLR, x_cpu_top/CPU/x_cr_had_top/A15d/A75/A10b_reg/CLR, x_cpu_top/CPU/x_cr_had_top/A15d/A75/A10c_reg/CLR, x_cpu_top/CPU/x_cr_had_top/A15d/A75/A18596_reg/CLR, x_cpu_top/CPU/x_cr_had_top/A15d/A75/A18597_reg/CLR, x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[0]/CLR, x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[1]/CLR, x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[2]/CLR (the first 15 of 11865 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/w_ram_write_tmp_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) x_aou_top/x_gpio_sec_top/x_gpio0/x_gpio_top/U_GPIO_CTRL/SUPPORT_INT_LEVEL_SYNC_PROC.int_level_sync_in_ff1_reg[0]/CLR, x_aou_top/x_gpio_sec_top/x_gpio0/x_gpio_top/U_GPIO_CTRL/SUPPORT_INT_LEVEL_SYNC_PROC.int_level_sync_in_ff1_reg[10]/CLR, x_aou_top/x_gpio_sec_top/x_gpio0/x_gpio_top/U_GPIO_CTRL/SUPPORT_INT_LEVEL_SYNC_PROC.int_level_sync_in_ff1_reg[11]/CLR, x_aou_top/x_gpio_sec_top/x_gpio0/x_gpio_top/U_GPIO_CTRL/SUPPORT_INT_LEVEL_SYNC_PROC.int_level_sync_in_ff1_reg[12]/CLR, x_aou_top/x_gpio_sec_top/x_gpio0/x_gpio_top/U_GPIO_CTRL/SUPPORT_INT_LEVEL_SYNC_PROC.int_level_sync_in_ff1_reg[13]/CLR, x_aou_top/x_gpio_sec_top/x_gpio0/x_gpio_top/U_GPIO_CTRL/SUPPORT_INT_LEVEL_SYNC_PROC.int_level_sync_in_ff1_reg[14]/CLR, x_aou_top/x_gpio_sec_top/x_gpio0/x_gpio_top/U_GPIO_CTRL/SUPPORT_INT_LEVEL_SYNC_PROC.int_level_sync_in_ff1_reg[15]/CLR, x_aou_top/x_gpio_sec_top/x_gpio0/x_gpio_top/U_GPIO_CTRL/SUPPORT_INT_LEVEL_SYNC_PROC.int_level_sync_in_ff1_reg[16]/CLR, x_aou_top/x_gpio_sec_top/x_gpio0/x_gpio_top/U_GPIO_CTRL/SUPPORT_INT_LEVEL_SYNC_PROC.int_level_sync_in_ff1_reg[17]/CLR, x_aou_top/x_gpio_sec_top/x_gpio0/x_gpio_top/U_GPIO_CTRL/SUPPORT_INT_LEVEL_SYNC_PROC.int_level_sync_in_ff1_reg[18]/CLR, x_aou_top/x_gpio_sec_top/x_gpio0/x_gpio_top/U_GPIO_CTRL/SUPPORT_INT_LEVEL_SYNC_PROC.int_level_sync_in_ff1_reg[19]/CLR, x_aou_top/x_gpio_sec_top/x_gpio0/x_gpio_top/U_GPIO_CTRL/SUPPORT_INT_LEVEL_SYNC_PROC.int_level_sync_in_ff1_reg[1]/CLR, x_aou_top/x_gpio_sec_top/x_gpio0/x_gpio_top/U_GPIO_CTRL/SUPPORT_INT_LEVEL_SYNC_PROC.int_level_sync_in_ff1_reg[20]/CLR, x_aou_top/x_gpio_sec_top/x_gpio0/x_gpio_top/U_GPIO_CTRL/SUPPORT_INT_LEVEL_SYNC_PROC.int_level_sync_in_ff1_reg[21]/CLR, x_aou_top/x_gpio_sec_top/x_gpio0/x_gpio_top/U_GPIO_CTRL/SUPPORT_INT_LEVEL_SYNC_PROC.int_level_sync_in_ff1_reg[22]/CLR (the first 15 of 601 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on PAD_GPIO_0 relative to clock(s) EHS
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on PAD_GPIO_1 relative to clock(s) EHS
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on PAD_GPIO_10 relative to clock(s) EHS
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on PAD_GPIO_11 relative to clock(s) EHS
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on PAD_GPIO_12 relative to clock(s) EHS
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on PAD_GPIO_13 relative to clock(s) EHS
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on PAD_GPIO_14 relative to clock(s) EHS
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on PAD_GPIO_15 relative to clock(s) EHS
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on PAD_GPIO_16 relative to clock(s) EHS
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on PAD_GPIO_17 relative to clock(s) EHS
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on PAD_GPIO_18 relative to clock(s) EHS
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on PAD_GPIO_19 relative to clock(s) EHS
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on PAD_GPIO_2 relative to clock(s) EHS
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on PAD_GPIO_20 relative to clock(s) EHS
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on PAD_GPIO_21 relative to clock(s) EHS
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on PAD_GPIO_22 relative to clock(s) EHS
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An input delay is missing on PAD_GPIO_23 relative to clock(s) EHS
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An input delay is missing on PAD_GPIO_24 relative to clock(s) EHS
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An input delay is missing on PAD_GPIO_25 relative to clock(s) EHS
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An input delay is missing on PAD_GPIO_26 relative to clock(s) EHS
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An input delay is missing on PAD_GPIO_27 relative to clock(s) EHS
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An input delay is missing on PAD_GPIO_28 relative to clock(s) EHS
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An input delay is missing on PAD_GPIO_29 relative to clock(s) EHS
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An input delay is missing on PAD_GPIO_3 relative to clock(s) EHS
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An input delay is missing on PAD_GPIO_30 relative to clock(s) EHS
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An input delay is missing on PAD_GPIO_31 relative to clock(s) EHS
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An input delay is missing on PAD_GPIO_4 relative to clock(s) EHS
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An input delay is missing on PAD_GPIO_5 relative to clock(s) EHS
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An input delay is missing on PAD_GPIO_6 relative to clock(s) EHS
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An input delay is missing on PAD_GPIO_7 relative to clock(s) EHS
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An input delay is missing on PAD_GPIO_8 relative to clock(s) EHS
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An input delay is missing on PAD_GPIO_9 relative to clock(s) EHS
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An input delay is missing on PAD_JTAG_TMS relative to clock(s) JTAG_CLK
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An input delay is missing on PAD_MCURST relative to clock(s) EHS, JTAG_CLK
Related violations: <none>

TIMING-18#35 Warning
Missing input or output delay  
An input delay is missing on PAD_PWM_CH0 relative to clock(s) EHS
Related violations: <none>

TIMING-18#36 Warning
Missing input or output delay  
An input delay is missing on PAD_PWM_CH1 relative to clock(s) EHS
Related violations: <none>

TIMING-18#37 Warning
Missing input or output delay  
An input delay is missing on PAD_PWM_CH10 relative to clock(s) EHS
Related violations: <none>

TIMING-18#38 Warning
Missing input or output delay  
An input delay is missing on PAD_PWM_CH11 relative to clock(s) EHS
Related violations: <none>

TIMING-18#39 Warning
Missing input or output delay  
An input delay is missing on PAD_PWM_CH2 relative to clock(s) EHS
Related violations: <none>

TIMING-18#40 Warning
Missing input or output delay  
An input delay is missing on PAD_PWM_CH3 relative to clock(s) EHS
Related violations: <none>

TIMING-18#41 Warning
Missing input or output delay  
An input delay is missing on PAD_PWM_CH4 relative to clock(s) EHS
Related violations: <none>

TIMING-18#42 Warning
Missing input or output delay  
An input delay is missing on PAD_PWM_CH5 relative to clock(s) EHS
Related violations: <none>

TIMING-18#43 Warning
Missing input or output delay  
An input delay is missing on PAD_PWM_CH6 relative to clock(s) EHS
Related violations: <none>

TIMING-18#44 Warning
Missing input or output delay  
An input delay is missing on PAD_PWM_CH7 relative to clock(s) EHS
Related violations: <none>

TIMING-18#45 Warning
Missing input or output delay  
An input delay is missing on PAD_PWM_CH8 relative to clock(s) EHS
Related violations: <none>

TIMING-18#46 Warning
Missing input or output delay  
An input delay is missing on PAD_PWM_CH9 relative to clock(s) EHS
Related violations: <none>

TIMING-18#47 Warning
Missing input or output delay  
An input delay is missing on PAD_PWM_FAULT relative to clock(s) EHS
Related violations: <none>

TIMING-18#48 Warning
Missing input or output delay  
An input delay is missing on PAD_USI0_NSS relative to clock(s) EHS
Related violations: <none>

TIMING-18#49 Warning
Missing input or output delay  
An input delay is missing on PAD_USI0_SCLK relative to clock(s) EHS
Related violations: <none>

TIMING-18#50 Warning
Missing input or output delay  
An input delay is missing on PAD_USI0_SD0 relative to clock(s) EHS
Related violations: <none>

TIMING-18#51 Warning
Missing input or output delay  
An input delay is missing on PAD_USI0_SD1 relative to clock(s) EHS
Related violations: <none>

TIMING-18#52 Warning
Missing input or output delay  
An input delay is missing on PAD_USI1_NSS relative to clock(s) EHS
Related violations: <none>

TIMING-18#53 Warning
Missing input or output delay  
An input delay is missing on PAD_USI1_SCLK relative to clock(s) EHS
Related violations: <none>

TIMING-18#54 Warning
Missing input or output delay  
An input delay is missing on PAD_USI1_SD0 relative to clock(s) EHS
Related violations: <none>

TIMING-18#55 Warning
Missing input or output delay  
An input delay is missing on PAD_USI1_SD1 relative to clock(s) EHS
Related violations: <none>

TIMING-18#56 Warning
Missing input or output delay  
An input delay is missing on PAD_USI2_NSS relative to clock(s) EHS
Related violations: <none>

TIMING-18#57 Warning
Missing input or output delay  
An input delay is missing on PAD_USI2_SCLK relative to clock(s) EHS
Related violations: <none>

TIMING-18#58 Warning
Missing input or output delay  
An input delay is missing on PAD_USI2_SD0 relative to clock(s) EHS
Related violations: <none>

TIMING-18#59 Warning
Missing input or output delay  
An input delay is missing on PAD_USI2_SD1 relative to clock(s) EHS
Related violations: <none>


