Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Fri Dec 15 02:21:55 2023
| Host         : DESKTOP-UB104BU running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xc7a35ti
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   226 |
|    Minimum number of control sets                        |   226 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   128 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   226 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     6 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     3 |
| >= 12 to < 14      |    11 |
| >= 14 to < 16      |     1 |
| >= 16              |   199 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              49 |           25 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             614 |          273 |
| Yes          | No                    | No                     |             164 |           75 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             437 |          184 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------+---------------------------------------+------------------------------------+------------------+----------------+--------------+
|    Clock Signal   |             Enable Signal             |          Set/Reset Signal          | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------+---------------------------------------+------------------------------------+------------------+----------------+--------------+
|  clk_divider0/CLK |                                       |                                    |                1 |              1 |         1.00 |
|  clk_divider0/CLK |                                       | vs0/clk_wait1                      |                2 |              2 |         1.00 |
|  clk_IBUF_BUFG    | BALL_HPOS_R_NXT                       | BALL_VPOS_TOP_NXT[7]_i_1_n_0       |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG    | BALL_HPOS_R_NXT                       | BALL_HPOS_R_NXT[4]_i_1_n_0         |                4 |              4 |         1.00 |
|  clk_IBUF_BUFG    | BALL_HPOS_R_NXT                       | BALL_HPOS_R_NXT[3]_i_1_n_0         |                4 |              4 |         1.00 |
|  clk_IBUF_BUFG    | now_s1[3]_i_1_n_0                     | btn_db0/SR[0]                      |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG    | now_s2[3]_i_2_n_0                     | btn_db0/SR[0]                      |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG    | speed_x[4]_i_1_n_0                    |                                    |                4 |              5 |         1.25 |
|  clk_IBUF_BUFG    | clk_ball[31]_i_2_n_0                  | clk_ball[31]_i_1_n_0               |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG    |                                       | vs0/clk_wait1                      |                7 |              7 |         1.00 |
|  clk_IBUF_BUFG    |                                       | clk_divider0/counter[7]_i_1_n_0    |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG    | btn_db1/pika20_reg                    | btn_db1/jumping0_in[0]             |                5 |              9 |         1.80 |
|  clk_divider0/CLK | vs0/v_count_reg[9]_i_2_n_0            | vs0/v_count_reg[9]_i_1_n_0         |                4 |             10 |         2.50 |
|  clk_divider0/CLK | vs0/pixel_tick                        | vs0/h_count_reg[9]_i_1_n_0         |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG    | BALL_HPOS_R[8]_i_1_n_0                |                                    |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG    | ram1/RAM_reg_0_15_0_0_i_1_n_0         |                                    |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG    | ram1/RAM_reg_0_31_0_0_i_1_n_0         |                                    |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG    | ram2/RAM_reg_0_15_0_0_i_1__0_n_0      |                                    |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG    | ram6/RAM_reg_0_15_0_0_i_1__4_n_0      |                                    |                4 |             12 |         3.00 |
|  clk_IBUF_BUFG    | ram6/RAM_reg_0_63_0_0_i_1_n_0         |                                    |                4 |             12 |         3.00 |
|  clk_IBUF_BUFG    | vs0/pixel_tick                        | vs0/mod2_reg_reg_0[0]              |                6 |             12 |         2.00 |
|  clk_IBUF_BUFG    | ram5/RAM_reg_0_15_0_0_i_1__3_n_0      |                                    |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG    | ram3/RAM_reg_0_15_0_0_i_1__1_n_0      |                                    |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG    | ram3/RAM_reg_0_15_0_0__0_i_1_n_0      |                                    |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG    | ram2/RAM_reg_0_31_0_0_i_1__0_n_0      |                                    |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG    | ram4/RAM_reg_0_15_0_0_i_1__2_n_0      |                                    |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG    |                                       | vs0/SR[0]                          |                4 |             15 |         3.75 |
|  clk_IBUF_BUFG    |                                       | btn_db2/counter[0]_i_1__3_n_0      |                5 |             19 |         3.80 |
|  clk_IBUF_BUFG    |                                       | btn_db0/counter[0]_i_1__2_n_0      |                5 |             19 |         3.80 |
|  clk_IBUF_BUFG    | ram2/RAM_reg_0_127_0_0_i_1__0_n_0     |                                    |                6 |             24 |         4.00 |
|  clk_IBUF_BUFG    | ram1/RAM_reg_0_127_0_0_i_1_n_0        |                                    |                6 |             24 |         4.00 |
|  clk_IBUF_BUFG    | ram4/RAM_reg_0_127_0_0_i_1__2_n_0     |                                    |                6 |             24 |         4.00 |
|  clk_IBUF_BUFG    | ram5/RAM_reg_0_127_0_0_i_1__3_n_0     |                                    |                6 |             24 |         4.00 |
|  clk_IBUF_BUFG    | ram3/RAM_reg_0_127_0_0_i_1__1_n_0     |                                    |                6 |             24 |         4.00 |
|  clk_IBUF_BUFG    |                                       | clk_pika[0]_i_1_n_0                |                7 |             26 |         3.71 |
|  clk_IBUF_BUFG    |                                       | clk_pika_bot[0]_i_1_n_0            |                7 |             26 |         3.71 |
|  clk_IBUF_BUFG    | clk_ball[25]_i_1_n_0                  | clk_ball[31]_i_1_n_0               |               12 |             26 |         2.17 |
|  clk_IBUF_BUFG    | speed_x[4]_i_1_n_0                    | speed_x[31]_i_1_n_0                |               10 |             27 |         2.70 |
|  clk_IBUF_BUFG    |                                       | btn_db1/clear                      |                8 |             30 |         3.75 |
|  clk_IBUF_BUFG    |                                       | btn_db3/clear                      |                8 |             30 |         3.75 |
|  clk_IBUF_BUFG    | BALL_HPOS_R_NXT                       | btn_db0/clk_wait_reg_22_sn_1       |               13 |             30 |         2.31 |
|  clk_IBUF_BUFG    |                                       | clk_cloud2[0]_i_1_n_0              |                8 |             30 |         3.75 |
|  clk_IBUF_BUFG    | speed_y[31]_i_2_n_0                   | clk_ball1                          |               19 |             30 |         1.58 |
|  clk_IBUF_BUFG    |                                       | btn_db0/clk_wait_reg_22_sn_1       |               14 |             31 |         2.21 |
|  clk_IBUF_BUFG    | btn_db0/BALL_HPOS_R                   | btn_db0/clk_wait_reg_22_sn_1       |               18 |             31 |         1.72 |
|  clk_IBUF_BUFG    | usr_led_OBUF[3]                       | btn_db3/smash_cnt_down_reg_14_sn_1 |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG    |                                       | clk_wait[0]_i_1_n_0                |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG    | PIKA_BOT_HPOS_R                       | btn_db0/clk_wait_reg_22_sn_1       |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG    |                                       | clk_cloud1[0]_i_1_n_0              |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG    | ram4/RAM_reg_512_767_0_0_i_1__2_n_0   |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram5/RAM_reg_256_511_0_0_i_1__3_n_0   |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram5/RAM_reg_0_255_0_0_i_1__3_n_0     |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram5/RAM_reg_512_767_0_0_i_1__3_n_0   |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram1/RAM_reg_0_255_0_0_i_1_n_0        |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram1/RAM_reg_1024_1279_0_0_i_1_n_0    |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram1/RAM_reg_1536_1791_0_0_i_1_n_0    |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram1/RAM_reg_1280_1535_0_0_i_1_n_0    |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram3/RAM_reg_1792_2047_0_0_i_1__1_n_0 |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram1/RAM_reg_2048_2303_0_0_i_1_n_0    |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram1/RAM_reg_2560_2815_0_0_i_1_n_0    |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram1/RAM_reg_1792_2047_0_0_i_1_n_0    |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram1/RAM_reg_2304_2559_0_0_i_1_n_0    |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram1/RAM_reg_256_511_0_0_i_1_n_0      |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram1/RAM_reg_2816_3071_0_0_i_1_n_0    |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram1/RAM_reg_3328_3583_0_0_i_1_n_0    |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram1/RAM_reg_3072_3327_0_0_i_1_n_0    |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram1/RAM_reg_3584_3839_0_0_i_1_n_0    |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram1/RAM_reg_4096_4351_0_0_i_1_n_0    |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram1/RAM_reg_4352_4607_0_0_i_1_n_0    |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram1/RAM_reg_4608_4863_0_0_i_1_n_0    |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram1/RAM_reg_3840_4095_0_0_i_1_n_0    |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram1/RAM_reg_5120_5375_0_0_i_1_n_0    |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram1/RAM_reg_512_767_0_0_i_1_n_0      |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram1/RAM_reg_4864_5119_0_0_i_1_n_0    |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram1/RAM_reg_5376_5631_0_0_i_1_n_0    |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram1/RAM_reg_5632_5887_0_0_i_1_n_0    |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram1/RAM_reg_5888_6143_0_0_i_1_n_0    |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram1/RAM_reg_6400_6655_0_0_i_1_n_0    |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram1/RAM_reg_6144_6399_0_0_i_1_n_0    |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram1/RAM_reg_6656_6911_0_0_i_1_n_0    |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram1/RAM_reg_7680_7935_0_0_i_1_n_0    |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram1/RAM_reg_7168_7423_0_0_i_1_n_0    |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram1/RAM_reg_7424_7679_0_0_i_1_n_0    |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram1/RAM_reg_6912_7167_0_0_i_1_n_0    |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram1/RAM_reg_768_1023_0_0_i_1_n_0     |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram1/RAM_reg_8192_8447_0_0_i_1_n_0    |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram1/RAM_reg_7936_8191_0_0_i_1_n_0    |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram6/RAM_reg_12800_13055_0_0_i_1_n_0  |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram6/RAM_reg_11776_12031_0_0_i_1_n_0  |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram6/RAM_reg_12032_12287_0_0_i_1_n_0  |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram6/RAM_reg_12288_12543_0_0_i_1_n_0  |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram6/RAM_reg_12544_12799_0_0_i_1_n_0  |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram6/RAM_reg_13568_13823_0_0_i_1_n_0  |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram6/RAM_reg_1280_1535_0_0_i_1__2_n_0 |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram6/RAM_reg_13312_13567_0_0_i_1_n_0  |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram6/RAM_reg_13056_13311_0_0_i_1_n_0  |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram6/RAM_reg_14336_14591_0_0_i_1_n_0  |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram6/RAM_reg_14080_14335_0_0_i_1_n_0  |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram6/RAM_reg_13824_14079_0_0_i_1_n_0  |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram6/RAM_reg_14592_14847_0_0_i_1_n_0  |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram6/RAM_reg_15360_15615_0_0_i_1_n_0  |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram6/RAM_reg_1536_1791_0_0_i_1__2_n_0 |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram6/RAM_reg_15616_15871_0_0_i_1_n_0  |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram6/RAM_reg_14848_15103_0_0_i_1_n_0  |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram6/RAM_reg_15104_15359_0_0_i_1_n_0  |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram6/RAM_reg_16384_16639_0_0_i_1_n_0  |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram6/RAM_reg_15872_16127_0_0_i_1_n_0  |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram6/RAM_reg_16640_16895_0_0_i_1_n_0  |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram6/RAM_reg_16128_16383_0_0_i_1_n_0  |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram6/RAM_reg_17152_17407_0_0_i_1_n_0  |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram6/RAM_reg_17920_18175_0_0_i_1_n_0  |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram6/RAM_reg_16896_17151_0_0_i_1_n_0  |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram6/RAM_reg_17408_17663_0_0_i_1_n_0  |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram6/RAM_reg_17664_17919_0_0_i_1_n_0  |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram6/RAM_reg_18688_18943_0_0_i_1_n_0  |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram6/RAM_reg_18432_18687_0_0_i_1_n_0  |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram6/RAM_reg_18176_18431_0_0_i_1_n_0  |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram6/RAM_reg_1792_2047_0_0_i_1__2_n_0 |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram6/RAM_reg_19712_19967_0_0_i_1_n_0  |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram6/RAM_reg_19456_19711_0_0_i_1_n_0  |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram6/RAM_reg_19968_20223_0_0_i_1_n_0  |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram6/RAM_reg_19200_19455_0_0_i_1_n_0  |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram6/RAM_reg_18944_19199_0_0_i_1_n_0  |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram6/RAM_reg_20224_20479_0_0_i_1_n_0  |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram6/RAM_reg_20480_20735_0_0_i_1_n_0  |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram6/RAM_reg_2048_2303_0_0_i_1__2_n_0 |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram6/RAM_reg_2304_2559_0_0_i_1__2_n_0 |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram6/RAM_reg_3072_3327_0_0_i_1__2_n_0 |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram6/RAM_reg_256_511_0_0_i_1__4_n_0   |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram6/RAM_reg_3328_3583_0_0_i_1__2_n_0 |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram6/RAM_reg_2816_3071_0_0_i_1__2_n_0 |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram6/RAM_reg_2560_2815_0_0_i_1__2_n_0 |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram6/RAM_reg_4096_4351_0_0_i_1__2_n_0 |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram6/RAM_reg_4352_4607_0_0_i_1__1_n_0 |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram6/RAM_reg_3840_4095_0_0_i_1__2_n_0 |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram6/RAM_reg_3584_3839_0_0_i_1__2_n_0 |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram6/RAM_reg_4864_5119_0_0_i_1__1_n_0 |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram6/RAM_reg_4608_4863_0_0_i_1__1_n_0 |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram6/RAM_reg_5120_5375_0_0_i_1__1_n_0 |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram6/RAM_reg_512_767_0_0_i_1__4_n_0   |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram6/RAM_reg_5376_5631_0_0_i_1__1_n_0 |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram6/RAM_reg_5888_6143_0_0_i_1__1_n_0 |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram6/RAM_reg_5632_5887_0_0_i_1__1_n_0 |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram6/RAM_reg_6144_6399_0_0_i_1__1_n_0 |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram6/RAM_reg_6400_6655_0_0_i_1__1_n_0 |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram6/RAM_reg_7680_7935_0_0_i_1__1_n_0 |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram6/RAM_reg_6912_7167_0_0_i_1__1_n_0 |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram6/RAM_reg_7168_7423_0_0_i_1__1_n_0 |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram6/RAM_reg_7424_7679_0_0_i_1__1_n_0 |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram6/RAM_reg_6656_6911_0_0_i_1__1_n_0 |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram6/RAM_reg_8448_8703_0_0_i_1_n_0    |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram6/RAM_reg_768_1023_0_0_i_1__2_n_0  |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram6/RAM_reg_7936_8191_0_0_i_1__1_n_0 |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram6/RAM_reg_8192_8447_0_0_i_1__1_n_0 |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram6/RAM_reg_9728_9983_0_0_i_1_n_0    |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram6/RAM_reg_8704_8959_0_0_i_1_n_0    |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram6/RAM_reg_8960_9215_0_0_i_1_n_0    |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram6/RAM_reg_9216_9471_0_0_i_1_n_0    |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram6/RAM_reg_9472_9727_0_0_i_1_n_0    |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram6/RAM_reg_9984_10239_0_0_i_1_n_0   |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram2/RAM_reg_1024_1279_0_0_i_1__0_n_0 |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram2/RAM_reg_1280_1535_0_0_i_1__0_n_0 |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram2/RAM_reg_0_255_0_0_i_1__0_n_0     |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    |                                       |                                    |               24 |             48 |         2.00 |
|  clk_IBUF_BUFG    | ram3/RAM_reg_0_255_0_0_i_1__1_n_0     |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram2/RAM_reg_1536_1791_0_0_i_1__0_n_0 |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram3/RAM_reg_2048_2303_0_0_i_1__1_n_0 |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram2/RAM_reg_2560_2815_0_0_i_1__0_n_0 |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram2/RAM_reg_2304_2559_0_0_i_1__0_n_0 |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram2/RAM_reg_2048_2303_0_0_i_1__0_n_0 |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram2/RAM_reg_2816_3071_0_0_i_1__0_n_0 |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram2/RAM_reg_3328_3583_0_0_i_1__0_n_0 |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram2/RAM_reg_256_511_0_0_i_1__0_n_0   |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram2/RAM_reg_3072_3327_0_0_i_1__0_n_0 |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram2/RAM_reg_4096_4351_0_0_i_1__0_n_0 |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram2/RAM_reg_3584_3839_0_0_i_1__0_n_0 |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram2/RAM_reg_3840_4095_0_0_i_1__0_n_0 |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram2/RAM_reg_4352_4607_0_0_i_1__0_n_0 |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram2/RAM_reg_4608_4863_0_0_i_1__0_n_0 |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram2/RAM_reg_512_767_0_0_i_1__0_n_0   |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram2/RAM_reg_5120_5375_0_0_i_1__0_n_0 |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram2/RAM_reg_4864_5119_0_0_i_1__0_n_0 |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram2/RAM_reg_5888_6143_0_0_i_1__0_n_0 |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram2/RAM_reg_5376_5631_0_0_i_1__0_n_0 |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram2/RAM_reg_6144_6399_0_0_i_1__0_n_0 |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram2/RAM_reg_6400_6655_0_0_i_1__0_n_0 |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram2/RAM_reg_5632_5887_0_0_i_1__0_n_0 |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram2/RAM_reg_7168_7423_0_0_i_1__0_n_0 |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram2/RAM_reg_6912_7167_0_0_i_1__0_n_0 |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram2/RAM_reg_7424_7679_0_0_i_1__0_n_0 |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram2/RAM_reg_6656_6911_0_0_i_1__0_n_0 |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram2/RAM_reg_768_1023_0_0_i_1__0_n_0  |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram2/RAM_reg_7936_8191_0_0_i_1__0_n_0 |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram2/RAM_reg_8192_8447_0_0_i_1__0_n_0 |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram2/RAM_reg_1792_2047_0_0_i_1__0_n_0 |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram6/RAM_reg_0_255_0_0_i_1__4_n_0     |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram6/RAM_reg_10240_10495_0_0_i_1_n_0  |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram3/RAM_reg_1024_1279_0_0_i_1__1_n_0 |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram3/RAM_reg_1536_1791_0_0_i_1__1_n_0 |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram6/RAM_reg_11264_11519_0_0_i_1_n_0  |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram6/RAM_reg_1024_1279_0_0_i_1__2_n_0 |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram6/RAM_reg_11008_11263_0_0_i_1_n_0  |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram6/RAM_reg_10752_11007_0_0_i_1_n_0  |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram6/RAM_reg_10496_10751_0_0_i_1_n_0  |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram6/RAM_reg_11520_11775_0_0_i_1_n_0  |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram3/RAM_reg_1280_1535_0_0_i_1__1_n_0 |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram3/RAM_reg_2816_3071_0_0_i_1__1_n_0 |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram3/RAM_reg_2304_2559_0_0_i_1__1_n_0 |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram3/RAM_reg_2560_2815_0_0_i_1__1_n_0 |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram3/RAM_reg_256_511_0_0_i_1__1_n_0   |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram3/RAM_reg_4096_4351_0_0_i_1__1_n_0 |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram3/RAM_reg_3072_3327_0_0_i_1__1_n_0 |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram3/RAM_reg_3328_3583_0_0_i_1__1_n_0 |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram3/RAM_reg_3840_4095_0_0_i_1__1_n_0 |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram3/RAM_reg_3584_3839_0_0_i_1__1_n_0 |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram3/RAM_reg_512_767_0_0_i_1__1_n_0   |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram3/RAM_reg_768_1023_0_0_i_1__1_n_0  |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram4/RAM_reg_0_255_0_0_i_1__2_n_0     |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram4/RAM_reg_256_511_0_0_i_1__2_n_0   |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram2/RAM_reg_7680_7935_0_0_i_1__0_n_0 |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | BALL_HPOS_R[8]_i_1_n_0                | btn_db0/clk_wait_reg_22_sn_1       |               37 |             52 |         1.41 |
|  clk_IBUF_BUFG    | BALL_HPOS_R_NXT                       |                                    |               42 |             53 |         1.26 |
|  clk_IBUF_BUFG    |                                       | usr_sw_IBUF[3]                     |               57 |             72 |         1.26 |
|  clk_IBUF_BUFG    | BALL_VPOS_TOP_CAL                     |                                    |               24 |             96 |         4.00 |
|  clk_IBUF_BUFG    | vs0/p_70_in                           | vs0/clk_wait1                      |               28 |            110 |         3.93 |
|  clk_IBUF_BUFG    |                                       | vs0/h_count_reg_reg[9]_2           |              123 |            235 |         1.91 |
+-------------------+---------------------------------------+------------------------------------+------------------+----------------+--------------+


