Running: /pkg/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle pa -incremental -L work -L unisims_ver -L unimacro_ver -L xilinxcorelib_ver -L secureip -o test_io_tb.exe --prj /home/saul/projects/digital/DIGIMP/TEST_IO_BUF/FPGA/test_io/test_io.sim/sim_1/behav/test_io_tb.prj -top work.test_io_tb -top work.glbl 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "/home/saul/projects/digital/DIGIMP/TEST_IO_BUF/FPGA/test_io/test_io.srcs/sources_1/imports/TEST_IO_BUF/test_io.v" into library work
Analyzing Verilog file "/home/saul/projects/digital/DIGIMP/TEST_IO_BUF/FPGA/test_io/test_io.srcs/sim_1/imports/TEST_IO_BUF/test_io_tb.v" into library work
Analyzing Verilog file "/pkg/Xilinx/14.7/ISE_DS/PlanAhead/data/verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 94672 KB
Fuse CPU Usage: 920 ms
Compiling module tri_buf
Compiling module top
Compiling module test_io_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 4 Verilog Units
Built simulation executable test_io_tb.exe
Fuse Memory Usage: 654856 KB
Fuse CPU Usage: 930 ms
GCC CPU Usage: 260 ms
