

================================================================
== Vivado HLS Report for 'findCharacteristicPo'
================================================================
* Date:           Tue Aug 18 15:43:41 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        HLS_SURF_Simplified
* Solution:       solution3
* Product family: zynq
* Target device:  xc7z020clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+----------+---------+----------+---------+
    |       Latency      |      Interval      | Pipeline|
    |   min   |    max   |   min   |    max   |   Type  |
    +---------+----------+---------+----------+---------+
    |  1404223|  30855526|  1404223|  30855526|   none  |
    +---------+----------+---------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------+---------+----------+--------------+-----------+-----------+------+----------+
        |                               |       Latency      |   Iteration  |  Initiation Interval  | Trip |          |
        |           Loop Name           |   min   |    max   |    Latency   |  achieved |   target  | Count| Pipelined|
        +-------------------------------+---------+----------+--------------+-----------+-----------+------+----------+
        |- findCharacteristicPoint_r0   |  1404216|  30855519| 2376 ~ 52209 |          -|          -|   591|    no    |
        | + findCharacteristicPoint_c0  |     2373|     52206|    3 ~ 66    |          -|          -|   791|    no    |
        +-------------------------------+---------+----------+--------------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 75
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	70  / (exitcond1)
	3  / (!exitcond1)
3 --> 
	4  / true
4 --> 
	5  / (!exitcond)
	2  / (exitcond)
5 --> 
	69  / (!or_cond5) | (icmp)
	6  / (!icmp & or_cond5)
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / (tmp_23)
	69  / (!tmp_23)
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / (tmp_33)
	69  / (!tmp_33)
12 --> 
	13  / true
13 --> 
	14  / (tmp_42)
	69  / (!tmp_42)
14 --> 
	15  / true
15 --> 
	16  / (tmp_53)
	69  / (!tmp_53)
16 --> 
	17  / true
17 --> 
	18  / (tmp_62)
	69  / (!tmp_62)
18 --> 
	19  / true
19 --> 
	20  / (tmp_71)
	69  / (!tmp_71)
20 --> 
	21  / true
21 --> 
	22  / (tmp_80)
	69  / (!tmp_80)
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / (tmp_89)
	69  / (!tmp_89)
25 --> 
	26  / true
26 --> 
	27  / (tmp_98)
	69  / (!tmp_98)
27 --> 
	28  / true
28 --> 
	29  / (tmp_107)
	69  / (!tmp_107)
29 --> 
	30  / true
30 --> 
	31  / (tmp_116)
	69  / (!tmp_116)
31 --> 
	32  / true
32 --> 
	33  / (tmp_125)
	69  / (!tmp_125)
33 --> 
	34  / true
34 --> 
	35  / (tmp_131)
	69  / (!tmp_131)
35 --> 
	36  / true
36 --> 
	37  / (tmp_136)
	69  / (!tmp_136)
37 --> 
	38  / true
38 --> 
	39  / (tmp_141)
	69  / (!tmp_141)
39 --> 
	40  / true
40 --> 
	41  / (tmp_146)
	69  / (!tmp_146)
41 --> 
	42  / true
42 --> 
	43  / (tmp_151)
	69  / (!tmp_151)
43 --> 
	44  / true
44 --> 
	45  / (tmp_156)
	69  / (!tmp_156)
45 --> 
	46  / true
46 --> 
	47  / (tmp_161)
	69  / (!tmp_161)
47 --> 
	48  / true
48 --> 
	49  / (tmp_166)
	69  / (!tmp_166)
49 --> 
	50  / true
50 --> 
	51  / (tmp_171)
	69  / (!tmp_171)
51 --> 
	52  / true
52 --> 
	53  / (tmp_176)
	69  / (!tmp_176)
53 --> 
	54  / true
54 --> 
	55  / (tmp_181)
	69  / (!tmp_181)
55 --> 
	56  / true
56 --> 
	57  / (tmp_186)
	69  / (!tmp_186)
57 --> 
	58  / true
58 --> 
	59  / (tmp_191)
	69  / (!tmp_191)
59 --> 
	60  / true
60 --> 
	61  / (tmp_196)
	69  / (!tmp_196)
61 --> 
	62  / true
62 --> 
	63  / (tmp_201)
	69  / (!tmp_201)
63 --> 
	64  / true
64 --> 
	65  / true
65 --> 
	66  / true
66 --> 
	67  / true
67 --> 
	68  / true
68 --> 
	69  / true
69 --> 
	4  / true
70 --> 
	71  / true
71 --> 
	72  / true
72 --> 
	73  / true
73 --> 
	74  / true
74 --> 
	75  / true
75 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.79>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%p_Val2_s = alloca i6"   --->   Operation 76 'alloca' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %det2_V6, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str101, i32 0, i32 0, [1 x i8]* @p_str102, [1 x i8]* @p_str103, [1 x i8]* @p_str104, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str105, [1 x i8]* @p_str106)"   --->   Operation 77 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %det1_V3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str94, i32 0, i32 0, [1 x i8]* @p_str95, [1 x i8]* @p_str96, [1 x i8]* @p_str97, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str98, [1 x i8]* @p_str99)"   --->   Operation 78 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %det0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str87, i32 0, i32 0, [1 x i8]* @p_str88, [1 x i8]* @p_str89, [1 x i8]* @p_str90, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str91, [1 x i8]* @p_str92)"   --->   Operation 79 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %keyPoints_V, [6 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 32, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind"   --->   Operation 80 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %pointNumber, [6 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 32, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind"   --->   Operation 81 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([30 x i8]* @p_str10)" [mSURF.cpp:399]   --->   Operation 82 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.79ns)   --->   "store i6 0, i6* %p_Val2_s"   --->   Operation 83 'store' <Predicate = true> <Delay = 0.79>
ST_1 : Operation 84 [1/1] (0.46ns)   --->   "br label %branch9" [mSURF.cpp:419]   --->   Operation 84 'br' <Predicate = true> <Delay = 0.46>

State 2 <SV = 1> <Delay = 8.75>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%rIndex = phi i32 [ -1, %codeRepl ], [ %rIndex_1, %1 ]" [mSURF.cpp:421]   --->   Operation 85 'phi' 'rIndex' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%val_assign = phi i10 [ 0, %codeRepl ], [ %r, %1 ]" [mSURF.cpp:419]   --->   Operation 86 'phi' 'val_assign' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 591, i64 591, i64 591)"   --->   Operation 87 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (1.94ns)   --->   "%exitcond1 = icmp eq i10 %val_assign, -433" [mSURF.cpp:419]   --->   Operation 88 'icmp' 'exitcond1' <Predicate = true> <Delay = 1.94> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (1.41ns)   --->   "%r = add i10 %val_assign, 1" [mSURF.cpp:419]   --->   Operation 89 'add' 'r' <Predicate = true> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %0, label %4" [mSURF.cpp:419]   --->   Operation 90 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([27 x i8]* @p_str11) nounwind" [mSURF.cpp:420]   --->   Operation 91 'specloopname' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([27 x i8]* @p_str11)" [mSURF.cpp:420]   --->   Operation 92 'specregionbegin' 'tmp_s' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str16) nounwind" [mSURF.cpp:421]   --->   Operation 93 'specpipeline' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_3 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %rIndex, i32 1, i32 31)" [mSURF.cpp:421]   --->   Operation 94 'partselect' 'tmp_3' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (1.96ns)   --->   "%icmp1 = icmp slt i31 %tmp_3, 1" [mSURF.cpp:421]   --->   Operation 95 'icmp' 'icmp1' <Predicate = (!exitcond1)> <Delay = 1.96> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 96 [1/1] (1.89ns)   --->   "%rIndex_2 = add nsw i32 %rIndex, 1" [mSURF.cpp:423]   --->   Operation 96 'add' 'rIndex_2' <Predicate = (!exitcond1)> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 97 [1/1] (0.70ns)   --->   "%rIndex_1 = select i1 %icmp1, i32 %rIndex_2, i32 0" [mSURF.cpp:421]   --->   Operation 97 'select' 'rIndex_1' <Predicate = (!exitcond1)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 98 [1/1] (1.94ns)   --->   "%tmp_2 = icmp ult i10 %val_assign, 3" [mSURF.cpp:433]   --->   Operation 98 'icmp' 'tmp_2' <Predicate = (!exitcond1)> <Delay = 1.94> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%p_Val2_load = load i6* %p_Val2_s" [mSURF.cpp:434]   --->   Operation 99 'load' 'p_Val2_load' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "br i1 %tmp_2, label %3, label %_ZrsILi6ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0" [mSURF.cpp:433]   --->   Operation 100 'br' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_84 = trunc i6 %p_Val2_load to i2" [mSURF.cpp:437]   --->   Operation 101 'trunc' 'tmp_84' <Predicate = (!exitcond1 & !tmp_2)> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%MSB_V_1_load = load i6* @MSB_V_1, align 1" [mSURF.cpp:437]   --->   Operation 102 'load' 'MSB_V_1_load' <Predicate = (!exitcond1 & !tmp_2)> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%p_Result_1 = call i6 @llvm.part.set.i6.i2(i6 %MSB_V_1_load, i2 %tmp_84, i32 4, i32 5)" [mSURF.cpp:437]   --->   Operation 103 'partset' 'p_Result_1' <Predicate = (!exitcond1 & !tmp_2)> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "store i6 %p_Result_1, i6* @MSB_V_1, align 1" [mSURF.cpp:437]   --->   Operation 104 'store' <Predicate = (!exitcond1 & !tmp_2)> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%r_V = call i4 @_ssdm_op_PartSelect.i4.i6.i32.i32(i6 %p_Val2_load, i32 2, i32 5)" [mSURF.cpp:438]   --->   Operation 105 'partselect' 'r_V' <Predicate = (!exitcond1 & !tmp_2)> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_93 = trunc i6 %MSB_V_1_load to i4" [mSURF.cpp:437]   --->   Operation 106 'trunc' 'tmp_93' <Predicate = (!exitcond1 & !tmp_2)> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.78ns)   --->   "%tmp_1 = or i4 %tmp_93, %r_V" [mSURF.cpp:437]   --->   Operation 107 'or' 'tmp_1' <Predicate = (!exitcond1 & !tmp_2)> <Delay = 0.78> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%ret_V_3 = call i6 @_ssdm_op_BitConcatenate.i6.i2.i4(i2 %tmp_84, i4 %tmp_1)" [mSURF.cpp:438]   --->   Operation 108 'bitconcatenate' 'ret_V_3' <Predicate = (!exitcond1 & !tmp_2)> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.79ns)   --->   "store i6 %ret_V_3, i6* %p_Val2_s" [mSURF.cpp:438]   --->   Operation 109 'store' <Predicate = (!exitcond1 & !tmp_2)> <Delay = 0.79>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "br label %2"   --->   Operation 110 'br' <Predicate = (!exitcond1 & !tmp_2)> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_5 = trunc i10 %val_assign to i2" [mSURF.cpp:419]   --->   Operation 111 'trunc' 'tmp_5' <Predicate = (!exitcond1 & tmp_2)> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%Lo_assign = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 %tmp_5, i1 false)" [mSURF.cpp:434]   --->   Operation 112 'bitconcatenate' 'Lo_assign' <Predicate = (!exitcond1 & tmp_2)> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%Hi_assign = or i3 %Lo_assign, 1" [mSURF.cpp:434]   --->   Operation 113 'or' 'Hi_assign' <Predicate = (!exitcond1 & tmp_2)> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node tmp_25)   --->   "%tmp_6 = trunc i10 %val_assign to i6" [mSURF.cpp:434]   --->   Operation 114 'trunc' 'tmp_6' <Predicate = (!exitcond1 & tmp_2)> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.98ns)   --->   "%tmp_7 = icmp ugt i3 %Lo_assign, %Hi_assign" [mSURF.cpp:434]   --->   Operation 115 'icmp' 'tmp_7' <Predicate = (!exitcond1 & tmp_2)> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 116 [1/1] (0.76ns)   --->   "%tmp_9 = sub i3 -3, %Lo_assign" [mSURF.cpp:434]   --->   Operation 116 'sub' 'tmp_9' <Predicate = (!exitcond1 & tmp_2)> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node tmp_18)   --->   "%tmp_11 = select i1 %tmp_7, i3 %Lo_assign, i3 %Hi_assign" [mSURF.cpp:434]   --->   Operation 117 'select' 'tmp_11' <Predicate = (!exitcond1 & tmp_2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node p_demorgan)   --->   "%tmp_14 = select i1 %tmp_7, i3 %Hi_assign, i3 %Lo_assign" [mSURF.cpp:434]   --->   Operation 118 'select' 'tmp_14' <Predicate = (!exitcond1 & tmp_2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node tmp_25)   --->   "%tmp_15 = select i1 %tmp_7, i3 %tmp_9, i3 %Lo_assign" [mSURF.cpp:434]   --->   Operation 119 'select' 'tmp_15' <Predicate = (!exitcond1 & tmp_2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 120 [1/1] (0.79ns) (out node of the LUT)   --->   "%tmp_18 = sub i3 -3, %tmp_11" [mSURF.cpp:434]   --->   Operation 120 'sub' 'tmp_18' <Predicate = (!exitcond1 & tmp_2)> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node tmp_25)   --->   "%tmp_19 = zext i3 %tmp_15 to i6" [mSURF.cpp:434]   --->   Operation 121 'zext' 'tmp_19' <Predicate = (!exitcond1 & tmp_2)> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node p_demorgan)   --->   "%tmp_20 = zext i3 %tmp_14 to i6" [mSURF.cpp:434]   --->   Operation 122 'zext' 'tmp_20' <Predicate = (!exitcond1 & tmp_2)> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node p_demorgan)   --->   "%tmp_24 = zext i3 %tmp_18 to i6" [mSURF.cpp:434]   --->   Operation 123 'zext' 'tmp_24' <Predicate = (!exitcond1 & tmp_2)> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (2.41ns) (out node of the LUT)   --->   "%tmp_25 = shl i6 %tmp_6, %tmp_19" [mSURF.cpp:434]   --->   Operation 124 'shl' 'tmp_25' <Predicate = (!exitcond1 & tmp_2)> <Delay = 2.41> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node tmp_75)   --->   "%tmp_26 = call i6 @llvm.part.select.i6(i6 %tmp_25, i32 5, i32 0)" [mSURF.cpp:434]   --->   Operation 125 'partselect' 'tmp_26' <Predicate = (!exitcond1 & tmp_2)> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node tmp_75)   --->   "%tmp_28 = select i1 %tmp_7, i6 %tmp_26, i6 %tmp_25" [mSURF.cpp:434]   --->   Operation 126 'select' 'tmp_28' <Predicate = (!exitcond1 & tmp_2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node p_demorgan)   --->   "%tmp_31 = shl i6 -1, %tmp_20" [mSURF.cpp:434]   --->   Operation 127 'shl' 'tmp_31' <Predicate = (!exitcond1 & tmp_2)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node p_demorgan)   --->   "%tmp_37 = lshr i6 -1, %tmp_24" [mSURF.cpp:434]   --->   Operation 128 'lshr' 'tmp_37' <Predicate = (!exitcond1 & tmp_2)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 129 [1/1] (1.72ns) (out node of the LUT)   --->   "%p_demorgan = and i6 %tmp_31, %tmp_37" [mSURF.cpp:434]   --->   Operation 129 'and' 'p_demorgan' <Predicate = (!exitcond1 & tmp_2)> <Delay = 1.72> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node tmp_75)   --->   "%tmp_46 = xor i6 %p_demorgan, -1" [mSURF.cpp:434]   --->   Operation 130 'xor' 'tmp_46' <Predicate = (!exitcond1 & tmp_2)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node tmp_75)   --->   "%tmp_57 = and i6 %p_Val2_load, %tmp_46" [mSURF.cpp:434]   --->   Operation 131 'and' 'tmp_57' <Predicate = (!exitcond1 & tmp_2)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node tmp_75)   --->   "%tmp_66 = and i6 %tmp_28, %p_demorgan" [mSURF.cpp:434]   --->   Operation 132 'and' 'tmp_66' <Predicate = (!exitcond1 & tmp_2)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 133 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_75 = or i6 %tmp_57, %tmp_66" [mSURF.cpp:434]   --->   Operation 133 'or' 'tmp_75' <Predicate = (!exitcond1 & tmp_2)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 134 [1/1] (0.79ns)   --->   "store i6 %tmp_75, i6* %p_Val2_s" [mSURF.cpp:434]   --->   Operation 134 'store' <Predicate = (!exitcond1 & tmp_2)> <Delay = 0.79>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "br label %2" [mSURF.cpp:435]   --->   Operation 135 'br' <Predicate = (!exitcond1 & tmp_2)> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_111 = trunc i32 %rIndex_1 to i14" [mSURF.cpp:454]   --->   Operation 136 'trunc' 'tmp_111' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 137 [1/1] (8.75ns)   --->   "%pointNumber_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %pointNumber, i32 1)" [mSURF.cpp:531]   --->   Operation 137 'writereq' 'pointNumber_req' <Predicate = (exitcond1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.07>
ST_3 : Operation 138 [1/1] (0.00ns)   --->   "%p_Val2_load_1 = load i6* %p_Val2_s" [mSURF.cpp:447]   --->   Operation 138 'load' 'p_Val2_load_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 139 [1/1] (0.00ns)   --->   "%tmp_102 = trunc i6 %p_Val2_load_1 to i2" [mSURF.cpp:447]   --->   Operation 139 'trunc' 'tmp_102' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 140 [1/1] (0.00ns)   --->   "store i2 %tmp_102, i2* @bRow_V_0, align 1" [mSURF.cpp:447]   --->   Operation 140 'store' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 141 [1/1] (0.00ns)   --->   "%p_Result_3 = call i2 @_ssdm_op_PartSelect.i2.i6.i32.i32(i6 %p_Val2_load_1, i32 2, i32 3)" [mSURF.cpp:448]   --->   Operation 141 'partselect' 'p_Result_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 142 [1/1] (0.00ns)   --->   "store i2 %p_Result_3, i2* @bRow_V_1, align 1" [mSURF.cpp:448]   --->   Operation 142 'store' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 143 [1/1] (0.00ns)   --->   "%p_Result_4 = call i2 @_ssdm_op_PartSelect.i2.i6.i32.i32(i6 %p_Val2_load_1, i32 4, i32 5)" [mSURF.cpp:449]   --->   Operation 143 'partselect' 'p_Result_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 144 [1/1] (0.00ns)   --->   "store i2 %p_Result_4, i2* @bRow_V_2, align 1" [mSURF.cpp:449]   --->   Operation 144 'store' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 145 [1/1] (5.55ns) (root node of the DSP)   --->   "%tmp_29 = mul i14 791, %tmp_111" [mSURF.cpp:454]   --->   Operation 145 'mul' 'tmp_29' <Predicate = true> <Delay = 5.55> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 146 [1/1] (1.52ns)   --->   "%tmp_34 = add i14 2373, %tmp_29" [mSURF.cpp:463]   --->   Operation 146 'add' 'tmp_34' <Predicate = true> <Delay = 1.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 147 [1/1] (1.52ns)   --->   "%tmp_35 = add i14 4746, %tmp_29" [mSURF.cpp:473]   --->   Operation 147 'add' 'tmp_35' <Predicate = true> <Delay = 1.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 148 [1/1] (1.94ns)   --->   "%tmp_4 = icmp ult i10 %val_assign, 6" [mSURF.cpp:470]   --->   Operation 148 'icmp' 'tmp_4' <Predicate = true> <Delay = 1.94> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 149 [1/1] (0.00ns)   --->   "%tmp_120 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %val_assign, i32 3, i32 9)" [mSURF.cpp:485]   --->   Operation 149 'partselect' 'tmp_120' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 150 [1/1] (1.06ns)   --->   "%icmp = icmp eq i7 %tmp_120, 0" [mSURF.cpp:485]   --->   Operation 150 'icmp' 'icmp' <Predicate = true> <Delay = 1.06> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 151 [1/1] (1.94ns)   --->   "%notlhs1 = icmp ult i10 %val_assign, -439" [mSURF.cpp:485]   --->   Operation 151 'icmp' 'notlhs1' <Predicate = true> <Delay = 1.94> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 152 [1/1] (1.41ns)   --->   "%val_assign_1_trunc = add i10 4, %val_assign" [mSURF.cpp:419]   --->   Operation 152 'add' 'val_assign_1_trunc' <Predicate = true> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 153 [1/1] (1.94ns)   --->   "%notlhs = icmp ult i10 %val_assign, -436" [mSURF.cpp:460]   --->   Operation 153 'icmp' 'notlhs' <Predicate = true> <Delay = 1.94> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 154 [1/1] (0.46ns)   --->   "br label %branch21" [mSURF.cpp:451]   --->   Operation 154 'br' <Predicate = true> <Delay = 0.46>

State 4 <SV = 3> <Delay = 6.17>
ST_4 : Operation 155 [1/1] (0.00ns)   --->   "%c = phi i10 [ 0, %2 ], [ %c_1, %._crit_edge13.0 ]" [mSURF.cpp:451]   --->   Operation 155 'phi' 'c' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 156 [1/1] (0.00ns)   --->   "%c_cast = zext i10 %c to i11" [mSURF.cpp:451]   --->   Operation 156 'zext' 'c_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 157 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 791, i64 791, i64 791)"   --->   Operation 157 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 158 [1/1] (1.94ns)   --->   "%exitcond = icmp eq i10 %c, -233" [mSURF.cpp:451]   --->   Operation 158 'icmp' 'exitcond' <Predicate = true> <Delay = 1.94> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 159 [1/1] (1.41ns)   --->   "%c_1 = add i10 %c, 1" [mSURF.cpp:451]   --->   Operation 159 'add' 'c_1' <Predicate = true> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 160 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %1, label %5" [mSURF.cpp:451]   --->   Operation 160 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 161 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([27 x i8]* @p_str12) nounwind" [mSURF.cpp:452]   --->   Operation 161 'specloopname' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 162 [1/1] (0.00ns)   --->   "%tmp_6_cast1 = zext i10 %c to i13" [mSURF.cpp:454]   --->   Operation 162 'zext' 'tmp_6_cast1' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 163 [1/1] (0.00ns)   --->   "%tmp_6_cast2 = zext i10 %c to i12" [mSURF.cpp:454]   --->   Operation 163 'zext' 'tmp_6_cast2' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 164 [1/1] (0.00ns)   --->   "%tmp_6_cast = zext i10 %c to i14" [mSURF.cpp:454]   --->   Operation 164 'zext' 'tmp_6_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 165 [1/1] (1.52ns)   --->   "%tmp_38 = add i14 %tmp_29, %tmp_6_cast" [mSURF.cpp:454]   --->   Operation 165 'add' 'tmp_38' <Predicate = (!exitcond)> <Delay = 1.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 166 [1/1] (0.00ns)   --->   "%tmp_40_cast = sext i14 %tmp_38 to i64" [mSURF.cpp:454]   --->   Operation 166 'sext' 'tmp_40_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 167 [1/1] (0.00ns)   --->   "%N1_addr = getelementptr [7119 x float]* @N1, i64 0, i64 %tmp_40_cast" [mSURF.cpp:454]   --->   Operation 167 'getelementptr' 'N1_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 168 [1/1] (1.52ns)   --->   "%tmp_40 = add i14 %tmp_34, %tmp_6_cast" [mSURF.cpp:463]   --->   Operation 168 'add' 'tmp_40' <Predicate = (!exitcond)> <Delay = 1.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 169 [1/1] (0.00ns)   --->   "%tmp_43_cast = sext i14 %tmp_40 to i64" [mSURF.cpp:463]   --->   Operation 169 'sext' 'tmp_43_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 170 [1/1] (0.00ns)   --->   "%N1_addr_1 = getelementptr [7119 x float]* @N1, i64 0, i64 %tmp_43_cast" [mSURF.cpp:463]   --->   Operation 170 'getelementptr' 'N1_addr_1' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 171 [1/1] (1.52ns)   --->   "%tmp_43 = add i14 %tmp_35, %tmp_6_cast" [mSURF.cpp:473]   --->   Operation 171 'add' 'tmp_43' <Predicate = (!exitcond)> <Delay = 1.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 172 [1/1] (0.00ns)   --->   "%tmp_44_cast = sext i14 %tmp_43 to i64" [mSURF.cpp:473]   --->   Operation 172 'sext' 'tmp_44_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 173 [1/1] (0.00ns)   --->   "%N1_addr_2 = getelementptr [7119 x float]* @N1, i64 0, i64 %tmp_44_cast" [mSURF.cpp:473]   --->   Operation 173 'getelementptr' 'N1_addr_2' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 174 [1/1] (3.40ns)   --->   "%tmp_129 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %det0_V)" [mSURF.cpp:454]   --->   Operation 174 'read' 'tmp_129' <Predicate = (!exitcond)> <Delay = 3.40> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_4 : Operation 175 [1/1] (2.77ns)   --->   "store float %tmp_129, float* %N1_addr, align 4" [mSURF.cpp:454]   --->   Operation 175 'store' <Predicate = (!exitcond)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7119> <RAM>
ST_4 : Operation 176 [1/1] (0.00ns)   --->   "br i1 %tmp_2, label %._crit_edge7.0, label %6" [mSURF.cpp:460]   --->   Operation 176 'br' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 177 [1/1] (1.94ns)   --->   "%notrhs = icmp ugt i10 %c, 2" [mSURF.cpp:460]   --->   Operation 177 'icmp' 'notrhs' <Predicate = (!tmp_2 & !exitcond)> <Delay = 1.94> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 178 [1/1] (1.94ns)   --->   "%tmp_8 = icmp ult i10 %c, -236" [mSURF.cpp:460]   --->   Operation 178 'icmp' 'tmp_8' <Predicate = (!tmp_2 & !exitcond)> <Delay = 1.94> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node or_cond3)   --->   "%tmp1 = and i1 %notlhs, %tmp_8" [mSURF.cpp:460]   --->   Operation 179 'and' 'tmp1' <Predicate = (!tmp_2 & !exitcond)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 180 [1/1] (0.80ns) (out node of the LUT)   --->   "%or_cond3 = and i1 %tmp1, %notrhs" [mSURF.cpp:460]   --->   Operation 180 'and' 'or_cond3' <Predicate = (!tmp_2 & !exitcond)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 181 [1/1] (0.00ns)   --->   "br i1 %or_cond3, label %7, label %._crit_edge7.0" [mSURF.cpp:460]   --->   Operation 181 'br' <Predicate = (!tmp_2 & !exitcond)> <Delay = 0.00>
ST_4 : Operation 182 [1/1] (3.40ns)   --->   "%tmp_134 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %det1_V3)" [mSURF.cpp:463]   --->   Operation 182 'read' 'tmp_134' <Predicate = (!tmp_2 & !exitcond & or_cond3)> <Delay = 3.40> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_4 : Operation 183 [1/1] (2.77ns)   --->   "store float %tmp_134, float* %N1_addr_1, align 4" [mSURF.cpp:463]   --->   Operation 183 'store' <Predicate = (!tmp_2 & !exitcond & or_cond3)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7119> <RAM>
ST_4 : Operation 184 [1/1] (0.00ns)   --->   "br label %._crit_edge7.0" [mSURF.cpp:467]   --->   Operation 184 'br' <Predicate = (!tmp_2 & !exitcond & or_cond3)> <Delay = 0.00>
ST_4 : Operation 185 [1/1] (0.00ns)   --->   "br i1 %tmp_4, label %._crit_edge10.0, label %8" [mSURF.cpp:470]   --->   Operation 185 'br' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 186 [1/1] (1.94ns)   --->   "%notrhs1 = icmp ugt i10 %c, 5" [mSURF.cpp:470]   --->   Operation 186 'icmp' 'notrhs1' <Predicate = (!exitcond & !tmp_4)> <Delay = 1.94> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 187 [1/1] (1.94ns)   --->   "%tmp_10 = icmp ult i10 %c, -239" [mSURF.cpp:470]   --->   Operation 187 'icmp' 'tmp_10' <Predicate = (!exitcond & !tmp_4)> <Delay = 1.94> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node or_cond4)   --->   "%tmp2 = and i1 %notlhs1, %tmp_10" [mSURF.cpp:470]   --->   Operation 188 'and' 'tmp2' <Predicate = (!exitcond & !tmp_4)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 189 [1/1] (0.80ns) (out node of the LUT)   --->   "%or_cond4 = and i1 %tmp2, %notrhs1" [mSURF.cpp:470]   --->   Operation 189 'and' 'or_cond4' <Predicate = (!exitcond & !tmp_4)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 190 [1/1] (0.00ns)   --->   "br i1 %or_cond4, label %9, label %._crit_edge10.0" [mSURF.cpp:470]   --->   Operation 190 'br' <Predicate = (!exitcond & !tmp_4)> <Delay = 0.00>
ST_4 : Operation 191 [1/1] (0.00ns)   --->   "%empty_26 = call i32 (...)* @_ssdm_op_SpecRegionEnd([27 x i8]* @p_str11, i32 %tmp_s)" [mSURF.cpp:520]   --->   Operation 191 'specregionend' 'empty_26' <Predicate = (exitcond)> <Delay = 0.00>
ST_4 : Operation 192 [1/1] (0.00ns)   --->   "br label %branch9" [mSURF.cpp:419]   --->   Operation 192 'br' <Predicate = (exitcond)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 6.17>
ST_5 : Operation 193 [1/1] (3.40ns)   --->   "%tmp_139 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %det2_V6)" [mSURF.cpp:473]   --->   Operation 193 'read' 'tmp_139' <Predicate = (!tmp_4 & or_cond4)> <Delay = 3.40> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_5 : Operation 194 [1/1] (2.77ns)   --->   "store float %tmp_139, float* %N1_addr_2, align 4" [mSURF.cpp:473]   --->   Operation 194 'store' <Predicate = (!tmp_4 & or_cond4)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7119> <RAM>
ST_5 : Operation 195 [1/1] (0.00ns)   --->   "br label %._crit_edge10.0" [mSURF.cpp:478]   --->   Operation 195 'br' <Predicate = (!tmp_4 & or_cond4)> <Delay = 0.00>
ST_5 : Operation 196 [1/1] (0.00ns)   --->   "br i1 %icmp, label %._crit_edge13.0, label %10" [mSURF.cpp:485]   --->   Operation 196 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 197 [1/1] (0.00ns)   --->   "%tmp_144 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %c, i32 3, i32 9)" [mSURF.cpp:485]   --->   Operation 197 'partselect' 'tmp_144' <Predicate = (!icmp)> <Delay = 0.00>
ST_5 : Operation 198 [1/1] (1.06ns)   --->   "%icmp2 = icmp ne i7 %tmp_144, 0" [mSURF.cpp:485]   --->   Operation 198 'icmp' 'icmp2' <Predicate = (!icmp)> <Delay = 1.06> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 199 [1/1] (1.94ns)   --->   "%tmp_12 = icmp ult i10 %c, -239" [mSURF.cpp:485]   --->   Operation 199 'icmp' 'tmp_12' <Predicate = (!icmp)> <Delay = 1.94> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 200 [1/1] (0.00ns) (grouped into LUT with out node or_cond5)   --->   "%tmp3 = and i1 %notlhs1, %tmp_12" [mSURF.cpp:485]   --->   Operation 200 'and' 'tmp3' <Predicate = (!icmp)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 201 [1/1] (0.80ns) (out node of the LUT)   --->   "%or_cond5 = and i1 %tmp3, %icmp2" [mSURF.cpp:485]   --->   Operation 201 'and' 'or_cond5' <Predicate = (!icmp)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 202 [1/1] (0.00ns)   --->   "br i1 %or_cond5, label %11, label %._crit_edge13.0" [mSURF.cpp:485]   --->   Operation 202 'br' <Predicate = (!icmp)> <Delay = 0.00>
ST_5 : Operation 203 [1/1] (0.00ns)   --->   "%bRow_V_1_load = load i2* @bRow_V_1, align 1" [mSURF.cpp:487]   --->   Operation 203 'load' 'bRow_V_1_load' <Predicate = (!icmp & or_cond5)> <Delay = 0.00>
ST_5 : Operation 204 [1/1] (0.00ns)   --->   "%tmp_15_cast = zext i2 %bRow_V_1_load to i13" [mSURF.cpp:487]   --->   Operation 204 'zext' 'tmp_15_cast' <Predicate = (!icmp & or_cond5)> <Delay = 0.00>
ST_5 : Operation 205 [1/1] (4.66ns)   --->   "%tmp_44 = mul i13 791, %tmp_15_cast" [mSURF.cpp:487]   --->   Operation 205 'mul' 'tmp_44' <Predicate = (!icmp & or_cond5)> <Delay = 4.66> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 206 [1/1] (0.00ns)   --->   "%tmp_149 = trunc i13 %tmp_44 to i12" [mSURF.cpp:487]   --->   Operation 206 'trunc' 'tmp_149' <Predicate = (!icmp & or_cond5)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 5.84>
ST_6 : Operation 207 [1/1] (1.41ns)   --->   "%tmp_13 = add i11 -1, %c_cast" [mSURF.cpp:487]   --->   Operation 207 'add' 'tmp_13' <Predicate = true> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 208 [1/1] (0.00ns)   --->   "%tmp_14_cast = sext i11 %tmp_13 to i14" [mSURF.cpp:487]   --->   Operation 208 'sext' 'tmp_14_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 209 [1/1] (1.53ns)   --->   "%tmp_49 = add i13 2373, %tmp_44" [mSURF.cpp:487]   --->   Operation 209 'add' 'tmp_49' <Predicate = true> <Delay = 1.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 210 [1/1] (0.00ns)   --->   "%tmp_51_cast = zext i13 %tmp_49 to i14" [mSURF.cpp:487]   --->   Operation 210 'zext' 'tmp_51_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 211 [1/1] (1.53ns)   --->   "%tmp_51 = add i14 %tmp_51_cast, %tmp_14_cast" [mSURF.cpp:487]   --->   Operation 211 'add' 'tmp_51' <Predicate = true> <Delay = 1.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 212 [1/1] (0.00ns)   --->   "%tmp_54_cast = zext i14 %tmp_51 to i64" [mSURF.cpp:487]   --->   Operation 212 'zext' 'tmp_54_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 213 [1/1] (0.00ns)   --->   "%N1_addr_3 = getelementptr [7119 x float]* @N1, i64 0, i64 %tmp_54_cast" [mSURF.cpp:487]   --->   Operation 213 'getelementptr' 'N1_addr_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 214 [2/2] (2.77ns)   --->   "%N1_load = load float* %N1_addr_3, align 4" [mSURF.cpp:487]   --->   Operation 214 'load' 'N1_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7119> <RAM>

State 7 <SV = 6> <Delay = 2.77>
ST_7 : Operation 215 [1/2] (2.77ns)   --->   "%N1_load = load float* %N1_addr_3, align 4" [mSURF.cpp:487]   --->   Operation 215 'load' 'N1_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7119> <RAM>

State 8 <SV = 7> <Delay = 6.84>
ST_8 : Operation 216 [1/1] (0.00ns)   --->   "%tmp_49_cast = zext i13 %tmp_44 to i14" [mSURF.cpp:487]   --->   Operation 216 'zext' 'tmp_49_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 217 [1/1] (1.53ns)   --->   "%tmp_54 = add i14 %tmp_49_cast, %tmp_14_cast" [mSURF.cpp:497]   --->   Operation 217 'add' 'tmp_54' <Predicate = true> <Delay = 1.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 218 [1/1] (0.00ns)   --->   "%tmp_55_cast = sext i14 %tmp_54 to i64" [mSURF.cpp:497]   --->   Operation 218 'sext' 'tmp_55_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 219 [1/1] (0.00ns)   --->   "%N1_addr_8 = getelementptr [7119 x float]* @N1, i64 0, i64 %tmp_55_cast" [mSURF.cpp:497]   --->   Operation 219 'getelementptr' 'N1_addr_8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 220 [1/1] (1.54ns)   --->   "%tmp_55 = add i12 %tmp_149, %tmp_6_cast2" [mSURF.cpp:497]   --->   Operation 220 'add' 'tmp_55' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 221 [1/1] (0.00ns)   --->   "%tmp_58_cast = zext i12 %tmp_55 to i64" [mSURF.cpp:497]   --->   Operation 221 'zext' 'tmp_58_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 222 [1/1] (0.00ns)   --->   "%N1_addr_9 = getelementptr [7119 x float]* @N1, i64 0, i64 %tmp_58_cast" [mSURF.cpp:497]   --->   Operation 222 'getelementptr' 'N1_addr_9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 223 [1/1] (1.53ns)   --->   "%tmp_58 = add i13 %tmp_49, %tmp_6_cast1" [mSURF.cpp:500]   --->   Operation 223 'add' 'tmp_58' <Predicate = true> <Delay = 1.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 224 [1/1] (0.00ns)   --->   "%tmp_60_cast = zext i13 %tmp_58 to i64" [mSURF.cpp:500]   --->   Operation 224 'zext' 'tmp_60_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 225 [1/1] (0.00ns)   --->   "%N1_addr_17 = getelementptr [7119 x float]* @N1, i64 0, i64 %tmp_60_cast" [mSURF.cpp:500]   --->   Operation 225 'getelementptr' 'N1_addr_17' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 226 [1/1] (1.53ns)   --->   "%tmp_60 = add i13 -3446, %tmp_44" [mSURF.cpp:503]   --->   Operation 226 'add' 'tmp_60' <Predicate = true> <Delay = 1.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 227 [1/1] (0.00ns)   --->   "%tmp_63_cast = zext i13 %tmp_60 to i14" [mSURF.cpp:503]   --->   Operation 227 'zext' 'tmp_63_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 228 [1/1] (1.53ns)   --->   "%tmp_63 = add i14 %tmp_63_cast, %tmp_14_cast" [mSURF.cpp:503]   --->   Operation 228 'add' 'tmp_63' <Predicate = true> <Delay = 1.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 229 [1/1] (0.00ns)   --->   "%tmp_64_cast = zext i14 %tmp_63 to i64" [mSURF.cpp:503]   --->   Operation 229 'zext' 'tmp_64_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 230 [1/1] (0.00ns)   --->   "%N1_addr_25 = getelementptr [7119 x float]* @N1, i64 0, i64 %tmp_64_cast" [mSURF.cpp:503]   --->   Operation 230 'getelementptr' 'N1_addr_25' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 231 [1/1] (1.53ns)   --->   "%tmp_64 = add i13 %tmp_60, %tmp_6_cast1" [mSURF.cpp:503]   --->   Operation 231 'add' 'tmp_64' <Predicate = true> <Delay = 1.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 232 [1/1] (0.00ns)   --->   "%tmp_67_cast = zext i13 %tmp_64 to i64" [mSURF.cpp:503]   --->   Operation 232 'zext' 'tmp_67_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 233 [1/1] (0.00ns)   --->   "%N1_addr_26 = getelementptr [7119 x float]* @N1, i64 0, i64 %tmp_67_cast" [mSURF.cpp:503]   --->   Operation 233 'getelementptr' 'N1_addr_26' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 234 [1/1] (0.00ns)   --->   "%N1_load_to_int = bitcast float %N1_load to i32" [mSURF.cpp:489]   --->   Operation 234 'bitcast' 'N1_load_to_int' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 235 [1/1] (0.00ns)   --->   "%tmp_16 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %N1_load_to_int, i32 23, i32 30)" [mSURF.cpp:489]   --->   Operation 235 'partselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 236 [1/1] (0.00ns)   --->   "%tmp_154 = trunc i32 %N1_load_to_int to i23" [mSURF.cpp:489]   --->   Operation 236 'trunc' 'tmp_154' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 237 [1/1] (1.31ns)   --->   "%notlhs2 = icmp ne i8 %tmp_16, -1" [mSURF.cpp:489]   --->   Operation 237 'icmp' 'notlhs2' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 238 [1/1] (2.02ns)   --->   "%notrhs3 = icmp eq i23 %tmp_154, 0" [mSURF.cpp:489]   --->   Operation 238 'icmp' 'notrhs3' <Predicate = true> <Delay = 2.02> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 239 [1/1] (0.00ns) (grouped into LUT with out node tmp_23)   --->   "%tmp_21 = or i1 %notrhs3, %notlhs2" [mSURF.cpp:489]   --->   Operation 239 'or' 'tmp_21' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 240 [1/1] (5.24ns)   --->   "%tmp_22 = fcmp ogt float %N1_load, 1.000000e+04" [mSURF.cpp:489]   --->   Operation 240 'fcmp' 'tmp_22' <Predicate = true> <Delay = 5.24> <Core = "FCmp">   --->   Core 110 'FCmp' <Latency = 0> <II = 1> <Delay = 5.24> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 241 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_23 = and i1 %tmp_21, %tmp_22" [mSURF.cpp:489]   --->   Operation 241 'and' 'tmp_23' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 242 [1/1] (0.00ns)   --->   "br i1 %tmp_23, label %12, label %._crit_edge16.0" [mSURF.cpp:489]   --->   Operation 242 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 243 [1/1] (0.00ns)   --->   "%bRow_V_0_load = load i2* @bRow_V_0, align 1" [mSURF.cpp:496]   --->   Operation 243 'load' 'bRow_V_0_load' <Predicate = (tmp_23)> <Delay = 0.00>
ST_8 : Operation 244 [1/1] (0.00ns)   --->   "%tmp_19_cast = zext i2 %bRow_V_0_load to i13" [mSURF.cpp:496]   --->   Operation 244 'zext' 'tmp_19_cast' <Predicate = (tmp_23)> <Delay = 0.00>
ST_8 : Operation 245 [1/1] (4.66ns)   --->   "%tmp_73 = mul i13 791, %tmp_19_cast" [mSURF.cpp:496]   --->   Operation 245 'mul' 'tmp_73' <Predicate = (tmp_23)> <Delay = 4.66> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 246 [1/1] (0.00ns)   --->   "%tmp_159 = trunc i13 %tmp_73 to i12" [mSURF.cpp:496]   --->   Operation 246 'trunc' 'tmp_159' <Predicate = (tmp_23)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 5.72>
ST_9 : Operation 247 [1/1] (1.41ns)   --->   "%tmp_17 = add i11 -2, %c_cast" [mSURF.cpp:495]   --->   Operation 247 'add' 'tmp_17' <Predicate = true> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 248 [1/1] (0.00ns)   --->   "%tmp_18_cast = sext i11 %tmp_17 to i14" [mSURF.cpp:497]   --->   Operation 248 'sext' 'tmp_18_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 249 [1/1] (1.53ns)   --->   "%tmp_67 = add i14 %tmp_49_cast, %tmp_18_cast" [mSURF.cpp:497]   --->   Operation 249 'add' 'tmp_67' <Predicate = true> <Delay = 1.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 250 [1/1] (0.00ns)   --->   "%tmp_69_cast = sext i14 %tmp_67 to i64" [mSURF.cpp:497]   --->   Operation 250 'sext' 'tmp_69_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 251 [1/1] (0.00ns)   --->   "%N1_addr_7 = getelementptr [7119 x float]* @N1, i64 0, i64 %tmp_69_cast" [mSURF.cpp:497]   --->   Operation 251 'getelementptr' 'N1_addr_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 252 [1/1] (1.53ns)   --->   "%tmp_69 = add i14 %tmp_51_cast, %tmp_18_cast" [mSURF.cpp:500]   --->   Operation 252 'add' 'tmp_69' <Predicate = true> <Delay = 1.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 253 [1/1] (0.00ns)   --->   "%tmp_72_cast = zext i14 %tmp_69 to i64" [mSURF.cpp:500]   --->   Operation 253 'zext' 'tmp_72_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 254 [1/1] (0.00ns)   --->   "%N1_addr_16 = getelementptr [7119 x float]* @N1, i64 0, i64 %tmp_72_cast" [mSURF.cpp:500]   --->   Operation 254 'getelementptr' 'N1_addr_16' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 255 [1/1] (1.53ns)   --->   "%tmp_72 = add i14 %tmp_63_cast, %tmp_18_cast" [mSURF.cpp:503]   --->   Operation 255 'add' 'tmp_72' <Predicate = true> <Delay = 1.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 256 [1/1] (0.00ns)   --->   "%tmp_73_cast = zext i14 %tmp_72 to i64" [mSURF.cpp:503]   --->   Operation 256 'zext' 'tmp_73_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 257 [1/1] (0.00ns)   --->   "%N1_addr_24 = getelementptr [7119 x float]* @N1, i64 0, i64 %tmp_73_cast" [mSURF.cpp:503]   --->   Operation 257 'getelementptr' 'N1_addr_24' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 258 [1/1] (0.00ns)   --->   "%tmp_76_cast = zext i13 %tmp_73 to i14" [mSURF.cpp:496]   --->   Operation 258 'zext' 'tmp_76_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 259 [1/1] (1.53ns)   --->   "%tmp_76 = add i14 %tmp_76_cast, %tmp_18_cast" [mSURF.cpp:496]   --->   Operation 259 'add' 'tmp_76' <Predicate = true> <Delay = 1.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 260 [1/1] (0.00ns)   --->   "%tmp_78_cast = sext i14 %tmp_76 to i64" [mSURF.cpp:496]   --->   Operation 260 'sext' 'tmp_78_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 261 [1/1] (0.00ns)   --->   "%N1_addr_4 = getelementptr [7119 x float]* @N1, i64 0, i64 %tmp_78_cast" [mSURF.cpp:496]   --->   Operation 261 'getelementptr' 'N1_addr_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 262 [1/1] (1.53ns)   --->   "%tmp_78 = add i14 %tmp_76_cast, %tmp_14_cast" [mSURF.cpp:496]   --->   Operation 262 'add' 'tmp_78' <Predicate = true> <Delay = 1.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 263 [1/1] (0.00ns)   --->   "%tmp_81_cast = sext i14 %tmp_78 to i64" [mSURF.cpp:496]   --->   Operation 263 'sext' 'tmp_81_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 264 [1/1] (0.00ns)   --->   "%N1_addr_5 = getelementptr [7119 x float]* @N1, i64 0, i64 %tmp_81_cast" [mSURF.cpp:496]   --->   Operation 264 'getelementptr' 'N1_addr_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 265 [2/2] (2.77ns)   --->   "%N1_load_1 = load float* %N1_addr_4, align 4" [mSURF.cpp:496]   --->   Operation 265 'load' 'N1_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7119> <RAM>

State 10 <SV = 9> <Delay = 8.01>
ST_10 : Operation 266 [1/2] (2.77ns)   --->   "%N1_load_1 = load float* %N1_addr_4, align 4" [mSURF.cpp:496]   --->   Operation 266 'load' 'N1_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7119> <RAM>
ST_10 : Operation 267 [1/1] (0.00ns)   --->   "%N1_load_1_to_int = bitcast float %N1_load_1 to i32" [mSURF.cpp:496]   --->   Operation 267 'bitcast' 'N1_load_1_to_int' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 268 [1/1] (0.00ns)   --->   "%tmp_27 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %N1_load_1_to_int, i32 23, i32 30)" [mSURF.cpp:496]   --->   Operation 268 'partselect' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 269 [1/1] (0.00ns)   --->   "%tmp_164 = trunc i32 %N1_load_1_to_int to i23" [mSURF.cpp:496]   --->   Operation 269 'trunc' 'tmp_164' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 270 [1/1] (1.31ns)   --->   "%notlhs4 = icmp ne i8 %tmp_27, -1" [mSURF.cpp:496]   --->   Operation 270 'icmp' 'notlhs4' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 271 [1/1] (2.02ns)   --->   "%notrhs5 = icmp eq i23 %tmp_164, 0" [mSURF.cpp:496]   --->   Operation 271 'icmp' 'notrhs5' <Predicate = true> <Delay = 2.02> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 272 [1/1] (5.24ns)   --->   "%tmp_32 = fcmp ogt float %N1_load, %N1_load_1" [mSURF.cpp:496]   --->   Operation 272 'fcmp' 'tmp_32' <Predicate = true> <Delay = 5.24> <Core = "FCmp">   --->   Core 110 'FCmp' <Latency = 0> <II = 1> <Delay = 5.24> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.07>
ST_11 : Operation 273 [1/1] (1.54ns)   --->   "%tmp_81 = add i12 %tmp_159, %tmp_6_cast2" [mSURF.cpp:496]   --->   Operation 273 'add' 'tmp_81' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 274 [1/1] (0.00ns)   --->   "%tmp_82_cast = zext i12 %tmp_81 to i64" [mSURF.cpp:496]   --->   Operation 274 'zext' 'tmp_82_cast' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 275 [1/1] (0.00ns)   --->   "%N1_addr_6 = getelementptr [7119 x float]* @N1, i64 0, i64 %tmp_82_cast" [mSURF.cpp:496]   --->   Operation 275 'getelementptr' 'N1_addr_6' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 276 [1/1] (1.53ns)   --->   "%tmp_82 = add i13 2373, %tmp_73" [mSURF.cpp:499]   --->   Operation 276 'add' 'tmp_82' <Predicate = true> <Delay = 1.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 277 [1/1] (0.00ns)   --->   "%tmp_85_cast = zext i13 %tmp_82 to i14" [mSURF.cpp:499]   --->   Operation 277 'zext' 'tmp_85_cast' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 278 [1/1] (1.53ns)   --->   "%tmp_85 = add i14 %tmp_85_cast, %tmp_18_cast" [mSURF.cpp:499]   --->   Operation 278 'add' 'tmp_85' <Predicate = true> <Delay = 1.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 279 [1/1] (0.00ns)   --->   "%tmp_87_cast = zext i14 %tmp_85 to i64" [mSURF.cpp:499]   --->   Operation 279 'zext' 'tmp_87_cast' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 280 [1/1] (0.00ns)   --->   "%N1_addr_13 = getelementptr [7119 x float]* @N1, i64 0, i64 %tmp_87_cast" [mSURF.cpp:499]   --->   Operation 280 'getelementptr' 'N1_addr_13' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 281 [1/1] (1.53ns)   --->   "%tmp_87 = add i14 %tmp_85_cast, %tmp_14_cast" [mSURF.cpp:499]   --->   Operation 281 'add' 'tmp_87' <Predicate = true> <Delay = 1.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 282 [1/1] (0.00ns)   --->   "%tmp_90_cast = zext i14 %tmp_87 to i64" [mSURF.cpp:499]   --->   Operation 282 'zext' 'tmp_90_cast' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 283 [1/1] (0.00ns)   --->   "%N1_addr_14 = getelementptr [7119 x float]* @N1, i64 0, i64 %tmp_90_cast" [mSURF.cpp:499]   --->   Operation 283 'getelementptr' 'N1_addr_14' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 284 [1/1] (1.53ns)   --->   "%tmp_90 = add i13 %tmp_82, %tmp_6_cast1" [mSURF.cpp:499]   --->   Operation 284 'add' 'tmp_90' <Predicate = true> <Delay = 1.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 285 [1/1] (0.00ns)   --->   "%tmp_91_cast = zext i13 %tmp_90 to i64" [mSURF.cpp:499]   --->   Operation 285 'zext' 'tmp_91_cast' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 286 [1/1] (0.00ns)   --->   "%N1_addr_15 = getelementptr [7119 x float]* @N1, i64 0, i64 %tmp_91_cast" [mSURF.cpp:499]   --->   Operation 286 'getelementptr' 'N1_addr_15' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 287 [1/1] (1.53ns)   --->   "%tmp_91 = add i13 -3446, %tmp_73" [mSURF.cpp:502]   --->   Operation 287 'add' 'tmp_91' <Predicate = true> <Delay = 1.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 288 [1/1] (0.00ns)   --->   "%tmp_94_cast = zext i13 %tmp_91 to i14" [mSURF.cpp:502]   --->   Operation 288 'zext' 'tmp_94_cast' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 289 [1/1] (1.53ns)   --->   "%tmp_94 = add i14 %tmp_94_cast, %tmp_18_cast" [mSURF.cpp:502]   --->   Operation 289 'add' 'tmp_94' <Predicate = true> <Delay = 1.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 290 [1/1] (0.00ns)   --->   "%tmp_96_cast = zext i14 %tmp_94 to i64" [mSURF.cpp:502]   --->   Operation 290 'zext' 'tmp_96_cast' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 291 [1/1] (0.00ns)   --->   "%N1_addr_21 = getelementptr [7119 x float]* @N1, i64 0, i64 %tmp_96_cast" [mSURF.cpp:502]   --->   Operation 291 'getelementptr' 'N1_addr_21' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 292 [1/1] (1.53ns)   --->   "%tmp_96 = add i14 %tmp_94_cast, %tmp_14_cast" [mSURF.cpp:502]   --->   Operation 292 'add' 'tmp_96' <Predicate = true> <Delay = 1.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 293 [1/1] (0.00ns)   --->   "%tmp_99_cast = zext i14 %tmp_96 to i64" [mSURF.cpp:502]   --->   Operation 293 'zext' 'tmp_99_cast' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 294 [1/1] (0.00ns)   --->   "%N1_addr_22 = getelementptr [7119 x float]* @N1, i64 0, i64 %tmp_99_cast" [mSURF.cpp:502]   --->   Operation 294 'getelementptr' 'N1_addr_22' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 295 [1/1] (1.53ns)   --->   "%tmp_99 = add i13 %tmp_91, %tmp_6_cast1" [mSURF.cpp:502]   --->   Operation 295 'add' 'tmp_99' <Predicate = true> <Delay = 1.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 296 [1/1] (0.00ns)   --->   "%tmp_100_cast = zext i13 %tmp_99 to i64" [mSURF.cpp:502]   --->   Operation 296 'zext' 'tmp_100_cast' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 297 [1/1] (0.00ns)   --->   "%N1_addr_23 = getelementptr [7119 x float]* @N1, i64 0, i64 %tmp_100_cast" [mSURF.cpp:502]   --->   Operation 297 'getelementptr' 'N1_addr_23' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 298 [1/1] (0.00ns) (grouped into LUT with out node tmp_33)   --->   "%tmp_30 = or i1 %notrhs5, %notlhs4" [mSURF.cpp:496]   --->   Operation 298 'or' 'tmp_30' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 299 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_33 = and i1 %tmp_30, %tmp_32" [mSURF.cpp:496]   --->   Operation 299 'and' 'tmp_33' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 300 [1/1] (0.00ns)   --->   "br i1 %tmp_33, label %13, label %._crit_edge17.0" [mSURF.cpp:496]   --->   Operation 300 'br' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 301 [2/2] (2.77ns)   --->   "%N1_load_2 = load float* %N1_addr_5, align 4" [mSURF.cpp:496]   --->   Operation 301 'load' 'N1_load_2' <Predicate = (tmp_33)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7119> <RAM>

State 12 <SV = 11> <Delay = 8.01>
ST_12 : Operation 302 [1/2] (2.77ns)   --->   "%N1_load_2 = load float* %N1_addr_5, align 4" [mSURF.cpp:496]   --->   Operation 302 'load' 'N1_load_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7119> <RAM>
ST_12 : Operation 303 [1/1] (0.00ns)   --->   "%N1_load_2_to_int = bitcast float %N1_load_2 to i32" [mSURF.cpp:496]   --->   Operation 303 'bitcast' 'N1_load_2_to_int' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 304 [1/1] (0.00ns)   --->   "%tmp_36 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %N1_load_2_to_int, i32 23, i32 30)" [mSURF.cpp:496]   --->   Operation 304 'partselect' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 305 [1/1] (0.00ns)   --->   "%tmp_169 = trunc i32 %N1_load_2_to_int to i23" [mSURF.cpp:496]   --->   Operation 305 'trunc' 'tmp_169' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 306 [1/1] (1.31ns)   --->   "%notlhs6 = icmp ne i8 %tmp_36, -1" [mSURF.cpp:496]   --->   Operation 306 'icmp' 'notlhs6' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 307 [1/1] (2.02ns)   --->   "%notrhs7 = icmp eq i23 %tmp_169, 0" [mSURF.cpp:496]   --->   Operation 307 'icmp' 'notrhs7' <Predicate = true> <Delay = 2.02> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 308 [1/1] (5.24ns)   --->   "%tmp_41 = fcmp ogt float %N1_load, %N1_load_2" [mSURF.cpp:496]   --->   Operation 308 'fcmp' 'tmp_41' <Predicate = true> <Delay = 5.24> <Core = "FCmp">   --->   Core 110 'FCmp' <Latency = 0> <II = 1> <Delay = 5.24> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 2.77>
ST_13 : Operation 309 [1/1] (0.00ns) (grouped into LUT with out node tmp_42)   --->   "%tmp_39 = or i1 %notrhs7, %notlhs6" [mSURF.cpp:496]   --->   Operation 309 'or' 'tmp_39' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 310 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_42 = and i1 %tmp_39, %tmp_41" [mSURF.cpp:496]   --->   Operation 310 'and' 'tmp_42' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 311 [1/1] (0.00ns)   --->   "br i1 %tmp_42, label %14, label %._crit_edge17.0" [mSURF.cpp:496]   --->   Operation 311 'br' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 312 [2/2] (2.77ns)   --->   "%N1_load_3 = load float* %N1_addr_6, align 4" [mSURF.cpp:496]   --->   Operation 312 'load' 'N1_load_3' <Predicate = (tmp_42)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7119> <RAM>

State 14 <SV = 13> <Delay = 8.01>
ST_14 : Operation 313 [1/2] (2.77ns)   --->   "%N1_load_3 = load float* %N1_addr_6, align 4" [mSURF.cpp:496]   --->   Operation 313 'load' 'N1_load_3' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7119> <RAM>
ST_14 : Operation 314 [1/1] (0.00ns)   --->   "%N1_load_3_to_int = bitcast float %N1_load_3 to i32" [mSURF.cpp:496]   --->   Operation 314 'bitcast' 'N1_load_3_to_int' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 315 [1/1] (0.00ns)   --->   "%tmp_45 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %N1_load_3_to_int, i32 23, i32 30)" [mSURF.cpp:496]   --->   Operation 315 'partselect' 'tmp_45' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 316 [1/1] (0.00ns)   --->   "%tmp_174 = trunc i32 %N1_load_3_to_int to i23" [mSURF.cpp:496]   --->   Operation 316 'trunc' 'tmp_174' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 317 [1/1] (1.31ns)   --->   "%notlhs8 = icmp ne i8 %tmp_45, -1" [mSURF.cpp:496]   --->   Operation 317 'icmp' 'notlhs8' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 318 [1/1] (2.02ns)   --->   "%notrhs9 = icmp eq i23 %tmp_174, 0" [mSURF.cpp:496]   --->   Operation 318 'icmp' 'notrhs9' <Predicate = true> <Delay = 2.02> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 319 [1/1] (5.24ns)   --->   "%tmp_52 = fcmp ogt float %N1_load, %N1_load_3" [mSURF.cpp:496]   --->   Operation 319 'fcmp' 'tmp_52' <Predicate = true> <Delay = 5.24> <Core = "FCmp">   --->   Core 110 'FCmp' <Latency = 0> <II = 1> <Delay = 5.24> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 2.77>
ST_15 : Operation 320 [1/1] (0.00ns) (grouped into LUT with out node tmp_53)   --->   "%tmp_50 = or i1 %notrhs9, %notlhs8" [mSURF.cpp:496]   --->   Operation 320 'or' 'tmp_50' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 321 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_53 = and i1 %tmp_50, %tmp_52" [mSURF.cpp:496]   --->   Operation 321 'and' 'tmp_53' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 322 [1/1] (0.00ns)   --->   "br i1 %tmp_53, label %15, label %._crit_edge17.0" [mSURF.cpp:496]   --->   Operation 322 'br' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 323 [2/2] (2.77ns)   --->   "%N1_load_4 = load float* %N1_addr_7, align 4" [mSURF.cpp:497]   --->   Operation 323 'load' 'N1_load_4' <Predicate = (tmp_53)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7119> <RAM>

State 16 <SV = 15> <Delay = 8.01>
ST_16 : Operation 324 [1/2] (2.77ns)   --->   "%N1_load_4 = load float* %N1_addr_7, align 4" [mSURF.cpp:497]   --->   Operation 324 'load' 'N1_load_4' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7119> <RAM>
ST_16 : Operation 325 [1/1] (0.00ns)   --->   "%N1_load_4_to_int = bitcast float %N1_load_4 to i32" [mSURF.cpp:497]   --->   Operation 325 'bitcast' 'N1_load_4_to_int' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 326 [1/1] (0.00ns)   --->   "%tmp_56 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %N1_load_4_to_int, i32 23, i32 30)" [mSURF.cpp:497]   --->   Operation 326 'partselect' 'tmp_56' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 327 [1/1] (0.00ns)   --->   "%tmp_179 = trunc i32 %N1_load_4_to_int to i23" [mSURF.cpp:497]   --->   Operation 327 'trunc' 'tmp_179' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 328 [1/1] (1.31ns)   --->   "%notlhs3 = icmp ne i8 %tmp_56, -1" [mSURF.cpp:497]   --->   Operation 328 'icmp' 'notlhs3' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 329 [1/1] (2.02ns)   --->   "%notrhs4 = icmp eq i23 %tmp_179, 0" [mSURF.cpp:497]   --->   Operation 329 'icmp' 'notrhs4' <Predicate = true> <Delay = 2.02> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 330 [1/1] (5.24ns)   --->   "%tmp_61 = fcmp ogt float %N1_load, %N1_load_4" [mSURF.cpp:497]   --->   Operation 330 'fcmp' 'tmp_61' <Predicate = true> <Delay = 5.24> <Core = "FCmp">   --->   Core 110 'FCmp' <Latency = 0> <II = 1> <Delay = 5.24> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 2.77>
ST_17 : Operation 331 [1/1] (0.00ns) (grouped into LUT with out node tmp_62)   --->   "%tmp_59 = or i1 %notrhs4, %notlhs3" [mSURF.cpp:497]   --->   Operation 331 'or' 'tmp_59' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 332 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_62 = and i1 %tmp_59, %tmp_61" [mSURF.cpp:497]   --->   Operation 332 'and' 'tmp_62' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 333 [1/1] (0.00ns)   --->   "br i1 %tmp_62, label %16, label %._crit_edge17.0" [mSURF.cpp:497]   --->   Operation 333 'br' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 334 [2/2] (2.77ns)   --->   "%N1_load_5 = load float* %N1_addr_8, align 4" [mSURF.cpp:497]   --->   Operation 334 'load' 'N1_load_5' <Predicate = (tmp_62)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7119> <RAM>

State 18 <SV = 17> <Delay = 8.01>
ST_18 : Operation 335 [1/2] (2.77ns)   --->   "%N1_load_5 = load float* %N1_addr_8, align 4" [mSURF.cpp:497]   --->   Operation 335 'load' 'N1_load_5' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7119> <RAM>
ST_18 : Operation 336 [1/1] (0.00ns)   --->   "%N1_load_5_to_int = bitcast float %N1_load_5 to i32" [mSURF.cpp:497]   --->   Operation 336 'bitcast' 'N1_load_5_to_int' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 337 [1/1] (0.00ns)   --->   "%tmp_65 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %N1_load_5_to_int, i32 23, i32 30)" [mSURF.cpp:497]   --->   Operation 337 'partselect' 'tmp_65' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 338 [1/1] (0.00ns)   --->   "%tmp_184 = trunc i32 %N1_load_5_to_int to i23" [mSURF.cpp:497]   --->   Operation 338 'trunc' 'tmp_184' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 339 [1/1] (1.31ns)   --->   "%notlhs5 = icmp ne i8 %tmp_65, -1" [mSURF.cpp:497]   --->   Operation 339 'icmp' 'notlhs5' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 340 [1/1] (2.02ns)   --->   "%notrhs6 = icmp eq i23 %tmp_184, 0" [mSURF.cpp:497]   --->   Operation 340 'icmp' 'notrhs6' <Predicate = true> <Delay = 2.02> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 341 [1/1] (5.24ns)   --->   "%tmp_70 = fcmp ogt float %N1_load, %N1_load_5" [mSURF.cpp:497]   --->   Operation 341 'fcmp' 'tmp_70' <Predicate = true> <Delay = 5.24> <Core = "FCmp">   --->   Core 110 'FCmp' <Latency = 0> <II = 1> <Delay = 5.24> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 2.77>
ST_19 : Operation 342 [1/1] (0.00ns) (grouped into LUT with out node tmp_71)   --->   "%tmp_68 = or i1 %notrhs6, %notlhs5" [mSURF.cpp:497]   --->   Operation 342 'or' 'tmp_68' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 343 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_71 = and i1 %tmp_68, %tmp_70" [mSURF.cpp:497]   --->   Operation 343 'and' 'tmp_71' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 344 [1/1] (0.00ns)   --->   "br i1 %tmp_71, label %17, label %._crit_edge17.0" [mSURF.cpp:497]   --->   Operation 344 'br' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 345 [2/2] (2.77ns)   --->   "%N1_load_6 = load float* %N1_addr_9, align 4" [mSURF.cpp:497]   --->   Operation 345 'load' 'N1_load_6' <Predicate = (tmp_71)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7119> <RAM>

State 20 <SV = 19> <Delay = 8.01>
ST_20 : Operation 346 [1/2] (2.77ns)   --->   "%N1_load_6 = load float* %N1_addr_9, align 4" [mSURF.cpp:497]   --->   Operation 346 'load' 'N1_load_6' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7119> <RAM>
ST_20 : Operation 347 [1/1] (0.00ns)   --->   "%N1_load_6_to_int = bitcast float %N1_load_6 to i32" [mSURF.cpp:497]   --->   Operation 347 'bitcast' 'N1_load_6_to_int' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 348 [1/1] (0.00ns)   --->   "%tmp_74 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %N1_load_6_to_int, i32 23, i32 30)" [mSURF.cpp:497]   --->   Operation 348 'partselect' 'tmp_74' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 349 [1/1] (0.00ns)   --->   "%tmp_189 = trunc i32 %N1_load_6_to_int to i23" [mSURF.cpp:497]   --->   Operation 349 'trunc' 'tmp_189' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 350 [1/1] (1.31ns)   --->   "%notlhs7 = icmp ne i8 %tmp_74, -1" [mSURF.cpp:497]   --->   Operation 350 'icmp' 'notlhs7' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 351 [1/1] (2.02ns)   --->   "%notrhs8 = icmp eq i23 %tmp_189, 0" [mSURF.cpp:497]   --->   Operation 351 'icmp' 'notrhs8' <Predicate = true> <Delay = 2.02> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 352 [1/1] (5.24ns)   --->   "%tmp_79 = fcmp ogt float %N1_load, %N1_load_6" [mSURF.cpp:497]   --->   Operation 352 'fcmp' 'tmp_79' <Predicate = true> <Delay = 5.24> <Core = "FCmp">   --->   Core 110 'FCmp' <Latency = 0> <II = 1> <Delay = 5.24> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 6.20>
ST_21 : Operation 353 [1/1] (0.00ns) (grouped into LUT with out node tmp_80)   --->   "%tmp_77 = or i1 %notrhs8, %notlhs7" [mSURF.cpp:497]   --->   Operation 353 'or' 'tmp_77' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 354 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_80 = and i1 %tmp_77, %tmp_79" [mSURF.cpp:497]   --->   Operation 354 'and' 'tmp_80' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 355 [1/1] (0.00ns)   --->   "br i1 %tmp_80, label %18, label %._crit_edge17.0" [mSURF.cpp:497]   --->   Operation 355 'br' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 356 [1/1] (0.00ns)   --->   "%bRow_V_2_load = load i2* @bRow_V_2, align 1" [mSURF.cpp:498]   --->   Operation 356 'load' 'bRow_V_2_load' <Predicate = (tmp_80)> <Delay = 0.00>
ST_21 : Operation 357 [1/1] (0.00ns)   --->   "%tmp_26_cast = zext i2 %bRow_V_2_load to i13" [mSURF.cpp:498]   --->   Operation 357 'zext' 'tmp_26_cast' <Predicate = (tmp_80)> <Delay = 0.00>
ST_21 : Operation 358 [1/1] (4.66ns)   --->   "%tmp_100 = mul i13 791, %tmp_26_cast" [mSURF.cpp:498]   --->   Operation 358 'mul' 'tmp_100' <Predicate = (tmp_80)> <Delay = 4.66> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 359 [1/1] (0.00ns)   --->   "%tmp_194 = trunc i13 %tmp_100 to i12" [mSURF.cpp:498]   --->   Operation 359 'trunc' 'tmp_194' <Predicate = (tmp_80)> <Delay = 0.00>
ST_21 : Operation 360 [1/1] (1.54ns)   --->   "%tmp_108 = add i12 %tmp_6_cast2, %tmp_194" [mSURF.cpp:498]   --->   Operation 360 'add' 'tmp_108' <Predicate = (tmp_80)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 4.30>
ST_22 : Operation 361 [1/1] (0.00ns)   --->   "%tmp_103_cast = zext i13 %tmp_100 to i14" [mSURF.cpp:498]   --->   Operation 361 'zext' 'tmp_103_cast' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 362 [1/1] (1.53ns)   --->   "%tmp_103 = add i14 %tmp_18_cast, %tmp_103_cast" [mSURF.cpp:498]   --->   Operation 362 'add' 'tmp_103' <Predicate = true> <Delay = 1.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 363 [1/1] (0.00ns)   --->   "%tmp_105_cast = sext i14 %tmp_103 to i64" [mSURF.cpp:498]   --->   Operation 363 'sext' 'tmp_105_cast' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 364 [1/1] (0.00ns)   --->   "%N1_addr_10 = getelementptr [7119 x float]* @N1, i64 0, i64 %tmp_105_cast" [mSURF.cpp:498]   --->   Operation 364 'getelementptr' 'N1_addr_10' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 365 [1/1] (1.53ns)   --->   "%tmp_105 = add i14 %tmp_14_cast, %tmp_103_cast" [mSURF.cpp:498]   --->   Operation 365 'add' 'tmp_105' <Predicate = true> <Delay = 1.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 366 [1/1] (0.00ns)   --->   "%tmp_108_cast = sext i14 %tmp_105 to i64" [mSURF.cpp:498]   --->   Operation 366 'sext' 'tmp_108_cast' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 367 [1/1] (0.00ns)   --->   "%N1_addr_11 = getelementptr [7119 x float]* @N1, i64 0, i64 %tmp_108_cast" [mSURF.cpp:498]   --->   Operation 367 'getelementptr' 'N1_addr_11' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 368 [2/2] (2.77ns)   --->   "%N1_load_7 = load float* %N1_addr_10, align 4" [mSURF.cpp:498]   --->   Operation 368 'load' 'N1_load_7' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7119> <RAM>

State 23 <SV = 22> <Delay = 8.01>
ST_23 : Operation 369 [1/2] (2.77ns)   --->   "%N1_load_7 = load float* %N1_addr_10, align 4" [mSURF.cpp:498]   --->   Operation 369 'load' 'N1_load_7' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7119> <RAM>
ST_23 : Operation 370 [1/1] (0.00ns)   --->   "%N1_load_7_to_int = bitcast float %N1_load_7 to i32" [mSURF.cpp:498]   --->   Operation 370 'bitcast' 'N1_load_7_to_int' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 371 [1/1] (0.00ns)   --->   "%tmp_83 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %N1_load_7_to_int, i32 23, i32 30)" [mSURF.cpp:498]   --->   Operation 371 'partselect' 'tmp_83' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 372 [1/1] (0.00ns)   --->   "%tmp_199 = trunc i32 %N1_load_7_to_int to i23" [mSURF.cpp:498]   --->   Operation 372 'trunc' 'tmp_199' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 373 [1/1] (1.31ns)   --->   "%notlhs9 = icmp ne i8 %tmp_83, -1" [mSURF.cpp:498]   --->   Operation 373 'icmp' 'notlhs9' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 374 [1/1] (2.02ns)   --->   "%notrhs2 = icmp eq i23 %tmp_199, 0" [mSURF.cpp:498]   --->   Operation 374 'icmp' 'notrhs2' <Predicate = true> <Delay = 2.02> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 375 [1/1] (5.24ns)   --->   "%tmp_88 = fcmp ogt float %N1_load, %N1_load_7" [mSURF.cpp:498]   --->   Operation 375 'fcmp' 'tmp_88' <Predicate = true> <Delay = 5.24> <Core = "FCmp">   --->   Core 110 'FCmp' <Latency = 0> <II = 1> <Delay = 5.24> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 3.07>
ST_24 : Operation 376 [1/1] (0.00ns)   --->   "%tmp_109_cast = zext i12 %tmp_108 to i64" [mSURF.cpp:498]   --->   Operation 376 'zext' 'tmp_109_cast' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 377 [1/1] (0.00ns)   --->   "%N1_addr_12 = getelementptr [7119 x float]* @N1, i64 0, i64 %tmp_109_cast" [mSURF.cpp:498]   --->   Operation 377 'getelementptr' 'N1_addr_12' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 378 [1/1] (1.53ns)   --->   "%tmp_109 = add i13 2373, %tmp_100" [mSURF.cpp:501]   --->   Operation 378 'add' 'tmp_109' <Predicate = true> <Delay = 1.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 379 [1/1] (0.00ns)   --->   "%tmp_112_cast = zext i13 %tmp_109 to i14" [mSURF.cpp:501]   --->   Operation 379 'zext' 'tmp_112_cast' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 380 [1/1] (1.53ns)   --->   "%tmp_112 = add i14 %tmp_18_cast, %tmp_112_cast" [mSURF.cpp:501]   --->   Operation 380 'add' 'tmp_112' <Predicate = true> <Delay = 1.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 381 [1/1] (0.00ns)   --->   "%tmp_114_cast = zext i14 %tmp_112 to i64" [mSURF.cpp:501]   --->   Operation 381 'zext' 'tmp_114_cast' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 382 [1/1] (0.00ns)   --->   "%N1_addr_18 = getelementptr [7119 x float]* @N1, i64 0, i64 %tmp_114_cast" [mSURF.cpp:501]   --->   Operation 382 'getelementptr' 'N1_addr_18' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 383 [1/1] (1.53ns)   --->   "%tmp_114 = add i14 %tmp_14_cast, %tmp_112_cast" [mSURF.cpp:501]   --->   Operation 383 'add' 'tmp_114' <Predicate = true> <Delay = 1.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 384 [1/1] (0.00ns)   --->   "%tmp_117_cast = zext i14 %tmp_114 to i64" [mSURF.cpp:501]   --->   Operation 384 'zext' 'tmp_117_cast' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 385 [1/1] (0.00ns)   --->   "%N1_addr_19 = getelementptr [7119 x float]* @N1, i64 0, i64 %tmp_117_cast" [mSURF.cpp:501]   --->   Operation 385 'getelementptr' 'N1_addr_19' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 386 [1/1] (1.53ns)   --->   "%tmp_117 = add i13 %tmp_6_cast1, %tmp_109" [mSURF.cpp:501]   --->   Operation 386 'add' 'tmp_117' <Predicate = true> <Delay = 1.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 387 [1/1] (0.00ns)   --->   "%tmp_118_cast = zext i13 %tmp_117 to i64" [mSURF.cpp:501]   --->   Operation 387 'zext' 'tmp_118_cast' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 388 [1/1] (0.00ns)   --->   "%N1_addr_20 = getelementptr [7119 x float]* @N1, i64 0, i64 %tmp_118_cast" [mSURF.cpp:501]   --->   Operation 388 'getelementptr' 'N1_addr_20' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 389 [1/1] (1.53ns)   --->   "%tmp_118 = add i13 -3446, %tmp_100" [mSURF.cpp:504]   --->   Operation 389 'add' 'tmp_118' <Predicate = true> <Delay = 1.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 390 [1/1] (0.00ns)   --->   "%tmp_121_cast = zext i13 %tmp_118 to i14" [mSURF.cpp:504]   --->   Operation 390 'zext' 'tmp_121_cast' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 391 [1/1] (1.53ns)   --->   "%tmp_121 = add i14 %tmp_18_cast, %tmp_121_cast" [mSURF.cpp:504]   --->   Operation 391 'add' 'tmp_121' <Predicate = true> <Delay = 1.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 392 [1/1] (0.00ns)   --->   "%tmp_123_cast = zext i14 %tmp_121 to i64" [mSURF.cpp:504]   --->   Operation 392 'zext' 'tmp_123_cast' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 393 [1/1] (0.00ns)   --->   "%N1_addr_27 = getelementptr [7119 x float]* @N1, i64 0, i64 %tmp_123_cast" [mSURF.cpp:504]   --->   Operation 393 'getelementptr' 'N1_addr_27' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 394 [1/1] (1.53ns)   --->   "%tmp_123 = add i14 %tmp_14_cast, %tmp_121_cast" [mSURF.cpp:504]   --->   Operation 394 'add' 'tmp_123' <Predicate = true> <Delay = 1.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 395 [1/1] (0.00ns)   --->   "%tmp_126_cast = zext i14 %tmp_123 to i64" [mSURF.cpp:504]   --->   Operation 395 'zext' 'tmp_126_cast' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 396 [1/1] (0.00ns)   --->   "%N1_addr_28 = getelementptr [7119 x float]* @N1, i64 0, i64 %tmp_126_cast" [mSURF.cpp:504]   --->   Operation 396 'getelementptr' 'N1_addr_28' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 397 [1/1] (1.53ns)   --->   "%tmp_126 = add i13 %tmp_6_cast1, %tmp_118" [mSURF.cpp:504]   --->   Operation 397 'add' 'tmp_126' <Predicate = true> <Delay = 1.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 398 [1/1] (0.00ns)   --->   "%tmp_127_cast = zext i13 %tmp_126 to i64" [mSURF.cpp:504]   --->   Operation 398 'zext' 'tmp_127_cast' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 399 [1/1] (0.00ns)   --->   "%N1_addr_29 = getelementptr [7119 x float]* @N1, i64 0, i64 %tmp_127_cast" [mSURF.cpp:504]   --->   Operation 399 'getelementptr' 'N1_addr_29' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 400 [1/1] (0.00ns) (grouped into LUT with out node tmp_89)   --->   "%tmp_86 = or i1 %notrhs2, %notlhs9" [mSURF.cpp:498]   --->   Operation 400 'or' 'tmp_86' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 401 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_89 = and i1 %tmp_86, %tmp_88" [mSURF.cpp:498]   --->   Operation 401 'and' 'tmp_89' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 402 [1/1] (0.00ns)   --->   "br i1 %tmp_89, label %19, label %._crit_edge17.0" [mSURF.cpp:498]   --->   Operation 402 'br' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 403 [2/2] (2.77ns)   --->   "%N1_load_8 = load float* %N1_addr_11, align 4" [mSURF.cpp:498]   --->   Operation 403 'load' 'N1_load_8' <Predicate = (tmp_89)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7119> <RAM>

State 25 <SV = 24> <Delay = 8.01>
ST_25 : Operation 404 [1/2] (2.77ns)   --->   "%N1_load_8 = load float* %N1_addr_11, align 4" [mSURF.cpp:498]   --->   Operation 404 'load' 'N1_load_8' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7119> <RAM>
ST_25 : Operation 405 [1/1] (0.00ns)   --->   "%N1_load_8_to_int = bitcast float %N1_load_8 to i32" [mSURF.cpp:498]   --->   Operation 405 'bitcast' 'N1_load_8_to_int' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 406 [1/1] (0.00ns)   --->   "%tmp_92 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %N1_load_8_to_int, i32 23, i32 30)" [mSURF.cpp:498]   --->   Operation 406 'partselect' 'tmp_92' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 407 [1/1] (0.00ns)   --->   "%tmp_204 = trunc i32 %N1_load_8_to_int to i23" [mSURF.cpp:498]   --->   Operation 407 'trunc' 'tmp_204' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 408 [1/1] (1.31ns)   --->   "%notlhs10 = icmp ne i8 %tmp_92, -1" [mSURF.cpp:498]   --->   Operation 408 'icmp' 'notlhs10' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 409 [1/1] (2.02ns)   --->   "%notrhs10 = icmp eq i23 %tmp_204, 0" [mSURF.cpp:498]   --->   Operation 409 'icmp' 'notrhs10' <Predicate = true> <Delay = 2.02> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 410 [1/1] (5.24ns)   --->   "%tmp_97 = fcmp ogt float %N1_load, %N1_load_8" [mSURF.cpp:498]   --->   Operation 410 'fcmp' 'tmp_97' <Predicate = true> <Delay = 5.24> <Core = "FCmp">   --->   Core 110 'FCmp' <Latency = 0> <II = 1> <Delay = 5.24> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 2.77>
ST_26 : Operation 411 [1/1] (0.00ns) (grouped into LUT with out node tmp_98)   --->   "%tmp_95 = or i1 %notrhs10, %notlhs10" [mSURF.cpp:498]   --->   Operation 411 'or' 'tmp_95' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 412 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_98 = and i1 %tmp_95, %tmp_97" [mSURF.cpp:498]   --->   Operation 412 'and' 'tmp_98' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 413 [1/1] (0.00ns)   --->   "br i1 %tmp_98, label %20, label %._crit_edge17.0" [mSURF.cpp:498]   --->   Operation 413 'br' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 414 [2/2] (2.77ns)   --->   "%N1_load_9 = load float* %N1_addr_12, align 4" [mSURF.cpp:498]   --->   Operation 414 'load' 'N1_load_9' <Predicate = (tmp_98)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7119> <RAM>

State 27 <SV = 26> <Delay = 8.01>
ST_27 : Operation 415 [1/2] (2.77ns)   --->   "%N1_load_9 = load float* %N1_addr_12, align 4" [mSURF.cpp:498]   --->   Operation 415 'load' 'N1_load_9' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7119> <RAM>
ST_27 : Operation 416 [1/1] (0.00ns)   --->   "%N1_load_9_to_int = bitcast float %N1_load_9 to i32" [mSURF.cpp:498]   --->   Operation 416 'bitcast' 'N1_load_9_to_int' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 417 [1/1] (0.00ns)   --->   "%tmp_101 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %N1_load_9_to_int, i32 23, i32 30)" [mSURF.cpp:498]   --->   Operation 417 'partselect' 'tmp_101' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 418 [1/1] (0.00ns)   --->   "%tmp_205 = trunc i32 %N1_load_9_to_int to i23" [mSURF.cpp:498]   --->   Operation 418 'trunc' 'tmp_205' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 419 [1/1] (1.31ns)   --->   "%notlhs11 = icmp ne i8 %tmp_101, -1" [mSURF.cpp:498]   --->   Operation 419 'icmp' 'notlhs11' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 420 [1/1] (2.02ns)   --->   "%notrhs11 = icmp eq i23 %tmp_205, 0" [mSURF.cpp:498]   --->   Operation 420 'icmp' 'notrhs11' <Predicate = true> <Delay = 2.02> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 421 [1/1] (5.24ns)   --->   "%tmp_106 = fcmp ogt float %N1_load, %N1_load_9" [mSURF.cpp:498]   --->   Operation 421 'fcmp' 'tmp_106' <Predicate = true> <Delay = 5.24> <Core = "FCmp">   --->   Core 110 'FCmp' <Latency = 0> <II = 1> <Delay = 5.24> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 2.77>
ST_28 : Operation 422 [1/1] (0.00ns) (grouped into LUT with out node tmp_107)   --->   "%tmp_104 = or i1 %notrhs11, %notlhs11" [mSURF.cpp:498]   --->   Operation 422 'or' 'tmp_104' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 423 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_107 = and i1 %tmp_104, %tmp_106" [mSURF.cpp:498]   --->   Operation 423 'and' 'tmp_107' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 424 [1/1] (0.00ns)   --->   "br i1 %tmp_107, label %21, label %._crit_edge17.0" [mSURF.cpp:498]   --->   Operation 424 'br' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 425 [2/2] (2.77ns)   --->   "%N1_load_10 = load float* %N1_addr_13, align 4" [mSURF.cpp:499]   --->   Operation 425 'load' 'N1_load_10' <Predicate = (tmp_107)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7119> <RAM>

State 29 <SV = 28> <Delay = 8.01>
ST_29 : Operation 426 [1/2] (2.77ns)   --->   "%N1_load_10 = load float* %N1_addr_13, align 4" [mSURF.cpp:499]   --->   Operation 426 'load' 'N1_load_10' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7119> <RAM>
ST_29 : Operation 427 [1/1] (0.00ns)   --->   "%N1_load_10_to_int = bitcast float %N1_load_10 to i32" [mSURF.cpp:499]   --->   Operation 427 'bitcast' 'N1_load_10_to_int' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 428 [1/1] (0.00ns)   --->   "%tmp_110 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %N1_load_10_to_int, i32 23, i32 30)" [mSURF.cpp:499]   --->   Operation 428 'partselect' 'tmp_110' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 429 [1/1] (0.00ns)   --->   "%tmp_206 = trunc i32 %N1_load_10_to_int to i23" [mSURF.cpp:499]   --->   Operation 429 'trunc' 'tmp_206' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 430 [1/1] (1.31ns)   --->   "%notlhs12 = icmp ne i8 %tmp_110, -1" [mSURF.cpp:499]   --->   Operation 430 'icmp' 'notlhs12' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 431 [1/1] (2.02ns)   --->   "%notrhs12 = icmp eq i23 %tmp_206, 0" [mSURF.cpp:499]   --->   Operation 431 'icmp' 'notrhs12' <Predicate = true> <Delay = 2.02> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 432 [1/1] (5.24ns)   --->   "%tmp_115 = fcmp ogt float %N1_load, %N1_load_10" [mSURF.cpp:499]   --->   Operation 432 'fcmp' 'tmp_115' <Predicate = true> <Delay = 5.24> <Core = "FCmp">   --->   Core 110 'FCmp' <Latency = 0> <II = 1> <Delay = 5.24> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 2.77>
ST_30 : Operation 433 [1/1] (0.00ns) (grouped into LUT with out node tmp_116)   --->   "%tmp_113 = or i1 %notrhs12, %notlhs12" [mSURF.cpp:499]   --->   Operation 433 'or' 'tmp_113' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 434 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_116 = and i1 %tmp_113, %tmp_115" [mSURF.cpp:499]   --->   Operation 434 'and' 'tmp_116' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 435 [1/1] (0.00ns)   --->   "br i1 %tmp_116, label %22, label %._crit_edge17.0" [mSURF.cpp:499]   --->   Operation 435 'br' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 436 [2/2] (2.77ns)   --->   "%N1_load_11 = load float* %N1_addr_14, align 4" [mSURF.cpp:499]   --->   Operation 436 'load' 'N1_load_11' <Predicate = (tmp_116)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7119> <RAM>

State 31 <SV = 30> <Delay = 8.01>
ST_31 : Operation 437 [1/2] (2.77ns)   --->   "%N1_load_11 = load float* %N1_addr_14, align 4" [mSURF.cpp:499]   --->   Operation 437 'load' 'N1_load_11' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7119> <RAM>
ST_31 : Operation 438 [1/1] (0.00ns)   --->   "%N1_load_11_to_int = bitcast float %N1_load_11 to i32" [mSURF.cpp:499]   --->   Operation 438 'bitcast' 'N1_load_11_to_int' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 439 [1/1] (0.00ns)   --->   "%tmp_119 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %N1_load_11_to_int, i32 23, i32 30)" [mSURF.cpp:499]   --->   Operation 439 'partselect' 'tmp_119' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 440 [1/1] (0.00ns)   --->   "%tmp_207 = trunc i32 %N1_load_11_to_int to i23" [mSURF.cpp:499]   --->   Operation 440 'trunc' 'tmp_207' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 441 [1/1] (1.31ns)   --->   "%notlhs13 = icmp ne i8 %tmp_119, -1" [mSURF.cpp:499]   --->   Operation 441 'icmp' 'notlhs13' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 442 [1/1] (2.02ns)   --->   "%notrhs13 = icmp eq i23 %tmp_207, 0" [mSURF.cpp:499]   --->   Operation 442 'icmp' 'notrhs13' <Predicate = true> <Delay = 2.02> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 443 [1/1] (5.24ns)   --->   "%tmp_124 = fcmp ogt float %N1_load, %N1_load_11" [mSURF.cpp:499]   --->   Operation 443 'fcmp' 'tmp_124' <Predicate = true> <Delay = 5.24> <Core = "FCmp">   --->   Core 110 'FCmp' <Latency = 0> <II = 1> <Delay = 5.24> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 2.77>
ST_32 : Operation 444 [1/1] (0.00ns) (grouped into LUT with out node tmp_125)   --->   "%tmp_122 = or i1 %notrhs13, %notlhs13" [mSURF.cpp:499]   --->   Operation 444 'or' 'tmp_122' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 445 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_125 = and i1 %tmp_122, %tmp_124" [mSURF.cpp:499]   --->   Operation 445 'and' 'tmp_125' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 446 [1/1] (0.00ns)   --->   "br i1 %tmp_125, label %23, label %._crit_edge17.0" [mSURF.cpp:499]   --->   Operation 446 'br' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 447 [2/2] (2.77ns)   --->   "%N1_load_12 = load float* %N1_addr_15, align 4" [mSURF.cpp:499]   --->   Operation 447 'load' 'N1_load_12' <Predicate = (tmp_125)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7119> <RAM>

State 33 <SV = 32> <Delay = 8.01>
ST_33 : Operation 448 [1/2] (2.77ns)   --->   "%N1_load_12 = load float* %N1_addr_15, align 4" [mSURF.cpp:499]   --->   Operation 448 'load' 'N1_load_12' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7119> <RAM>
ST_33 : Operation 449 [1/1] (0.00ns)   --->   "%N1_load_12_to_int = bitcast float %N1_load_12 to i32" [mSURF.cpp:499]   --->   Operation 449 'bitcast' 'N1_load_12_to_int' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 450 [1/1] (0.00ns)   --->   "%tmp_127 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %N1_load_12_to_int, i32 23, i32 30)" [mSURF.cpp:499]   --->   Operation 450 'partselect' 'tmp_127' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 451 [1/1] (0.00ns)   --->   "%tmp_208 = trunc i32 %N1_load_12_to_int to i23" [mSURF.cpp:499]   --->   Operation 451 'trunc' 'tmp_208' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 452 [1/1] (1.31ns)   --->   "%notlhs14 = icmp ne i8 %tmp_127, -1" [mSURF.cpp:499]   --->   Operation 452 'icmp' 'notlhs14' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 453 [1/1] (2.02ns)   --->   "%notrhs14 = icmp eq i23 %tmp_208, 0" [mSURF.cpp:499]   --->   Operation 453 'icmp' 'notrhs14' <Predicate = true> <Delay = 2.02> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 454 [1/1] (5.24ns)   --->   "%tmp_130 = fcmp ogt float %N1_load, %N1_load_12" [mSURF.cpp:499]   --->   Operation 454 'fcmp' 'tmp_130' <Predicate = true> <Delay = 5.24> <Core = "FCmp">   --->   Core 110 'FCmp' <Latency = 0> <II = 1> <Delay = 5.24> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 2.77>
ST_34 : Operation 455 [1/1] (0.00ns) (grouped into LUT with out node tmp_131)   --->   "%tmp_128 = or i1 %notrhs14, %notlhs14" [mSURF.cpp:499]   --->   Operation 455 'or' 'tmp_128' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 456 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_131 = and i1 %tmp_128, %tmp_130" [mSURF.cpp:499]   --->   Operation 456 'and' 'tmp_131' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 457 [1/1] (0.00ns)   --->   "br i1 %tmp_131, label %24, label %._crit_edge17.0" [mSURF.cpp:499]   --->   Operation 457 'br' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 458 [2/2] (2.77ns)   --->   "%N1_load_13 = load float* %N1_addr_16, align 4" [mSURF.cpp:500]   --->   Operation 458 'load' 'N1_load_13' <Predicate = (tmp_131)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7119> <RAM>

State 35 <SV = 34> <Delay = 8.01>
ST_35 : Operation 459 [1/2] (2.77ns)   --->   "%N1_load_13 = load float* %N1_addr_16, align 4" [mSURF.cpp:500]   --->   Operation 459 'load' 'N1_load_13' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7119> <RAM>
ST_35 : Operation 460 [1/1] (0.00ns)   --->   "%N1_load_13_to_int = bitcast float %N1_load_13 to i32" [mSURF.cpp:500]   --->   Operation 460 'bitcast' 'N1_load_13_to_int' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 461 [1/1] (0.00ns)   --->   "%tmp_132 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %N1_load_13_to_int, i32 23, i32 30)" [mSURF.cpp:500]   --->   Operation 461 'partselect' 'tmp_132' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 462 [1/1] (0.00ns)   --->   "%tmp_209 = trunc i32 %N1_load_13_to_int to i23" [mSURF.cpp:500]   --->   Operation 462 'trunc' 'tmp_209' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 463 [1/1] (1.31ns)   --->   "%notlhs15 = icmp ne i8 %tmp_132, -1" [mSURF.cpp:500]   --->   Operation 463 'icmp' 'notlhs15' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 464 [1/1] (2.02ns)   --->   "%notrhs15 = icmp eq i23 %tmp_209, 0" [mSURF.cpp:500]   --->   Operation 464 'icmp' 'notrhs15' <Predicate = true> <Delay = 2.02> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 465 [1/1] (5.24ns)   --->   "%tmp_135 = fcmp ogt float %N1_load, %N1_load_13" [mSURF.cpp:500]   --->   Operation 465 'fcmp' 'tmp_135' <Predicate = true> <Delay = 5.24> <Core = "FCmp">   --->   Core 110 'FCmp' <Latency = 0> <II = 1> <Delay = 5.24> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 2.77>
ST_36 : Operation 466 [1/1] (0.00ns) (grouped into LUT with out node tmp_136)   --->   "%tmp_133 = or i1 %notrhs15, %notlhs15" [mSURF.cpp:500]   --->   Operation 466 'or' 'tmp_133' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 467 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_136 = and i1 %tmp_133, %tmp_135" [mSURF.cpp:500]   --->   Operation 467 'and' 'tmp_136' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 468 [1/1] (0.00ns)   --->   "br i1 %tmp_136, label %25, label %._crit_edge17.0" [mSURF.cpp:500]   --->   Operation 468 'br' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 469 [2/2] (2.77ns)   --->   "%N1_load_14 = load float* %N1_addr_17, align 4" [mSURF.cpp:500]   --->   Operation 469 'load' 'N1_load_14' <Predicate = (tmp_136)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7119> <RAM>

State 37 <SV = 36> <Delay = 8.01>
ST_37 : Operation 470 [1/2] (2.77ns)   --->   "%N1_load_14 = load float* %N1_addr_17, align 4" [mSURF.cpp:500]   --->   Operation 470 'load' 'N1_load_14' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7119> <RAM>
ST_37 : Operation 471 [1/1] (0.00ns)   --->   "%N1_load_14_to_int = bitcast float %N1_load_14 to i32" [mSURF.cpp:500]   --->   Operation 471 'bitcast' 'N1_load_14_to_int' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 472 [1/1] (0.00ns)   --->   "%tmp_137 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %N1_load_14_to_int, i32 23, i32 30)" [mSURF.cpp:500]   --->   Operation 472 'partselect' 'tmp_137' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 473 [1/1] (0.00ns)   --->   "%tmp_210 = trunc i32 %N1_load_14_to_int to i23" [mSURF.cpp:500]   --->   Operation 473 'trunc' 'tmp_210' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 474 [1/1] (1.31ns)   --->   "%notlhs16 = icmp ne i8 %tmp_137, -1" [mSURF.cpp:500]   --->   Operation 474 'icmp' 'notlhs16' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 475 [1/1] (2.02ns)   --->   "%notrhs16 = icmp eq i23 %tmp_210, 0" [mSURF.cpp:500]   --->   Operation 475 'icmp' 'notrhs16' <Predicate = true> <Delay = 2.02> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 476 [1/1] (5.24ns)   --->   "%tmp_140 = fcmp ogt float %N1_load, %N1_load_14" [mSURF.cpp:500]   --->   Operation 476 'fcmp' 'tmp_140' <Predicate = true> <Delay = 5.24> <Core = "FCmp">   --->   Core 110 'FCmp' <Latency = 0> <II = 1> <Delay = 5.24> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 2.77>
ST_38 : Operation 477 [1/1] (0.00ns) (grouped into LUT with out node tmp_141)   --->   "%tmp_138 = or i1 %notrhs16, %notlhs16" [mSURF.cpp:500]   --->   Operation 477 'or' 'tmp_138' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 478 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_141 = and i1 %tmp_138, %tmp_140" [mSURF.cpp:500]   --->   Operation 478 'and' 'tmp_141' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 479 [1/1] (0.00ns)   --->   "br i1 %tmp_141, label %26, label %._crit_edge17.0" [mSURF.cpp:500]   --->   Operation 479 'br' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 480 [2/2] (2.77ns)   --->   "%N1_load_15 = load float* %N1_addr_18, align 4" [mSURF.cpp:501]   --->   Operation 480 'load' 'N1_load_15' <Predicate = (tmp_141)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7119> <RAM>

State 39 <SV = 38> <Delay = 8.01>
ST_39 : Operation 481 [1/2] (2.77ns)   --->   "%N1_load_15 = load float* %N1_addr_18, align 4" [mSURF.cpp:501]   --->   Operation 481 'load' 'N1_load_15' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7119> <RAM>
ST_39 : Operation 482 [1/1] (0.00ns)   --->   "%N1_load_15_to_int = bitcast float %N1_load_15 to i32" [mSURF.cpp:501]   --->   Operation 482 'bitcast' 'N1_load_15_to_int' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 483 [1/1] (0.00ns)   --->   "%tmp_142 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %N1_load_15_to_int, i32 23, i32 30)" [mSURF.cpp:501]   --->   Operation 483 'partselect' 'tmp_142' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 484 [1/1] (0.00ns)   --->   "%tmp_211 = trunc i32 %N1_load_15_to_int to i23" [mSURF.cpp:501]   --->   Operation 484 'trunc' 'tmp_211' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 485 [1/1] (1.31ns)   --->   "%notlhs17 = icmp ne i8 %tmp_142, -1" [mSURF.cpp:501]   --->   Operation 485 'icmp' 'notlhs17' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 486 [1/1] (2.02ns)   --->   "%notrhs17 = icmp eq i23 %tmp_211, 0" [mSURF.cpp:501]   --->   Operation 486 'icmp' 'notrhs17' <Predicate = true> <Delay = 2.02> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 487 [1/1] (5.24ns)   --->   "%tmp_145 = fcmp ogt float %N1_load, %N1_load_15" [mSURF.cpp:501]   --->   Operation 487 'fcmp' 'tmp_145' <Predicate = true> <Delay = 5.24> <Core = "FCmp">   --->   Core 110 'FCmp' <Latency = 0> <II = 1> <Delay = 5.24> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 2.77>
ST_40 : Operation 488 [1/1] (0.00ns) (grouped into LUT with out node tmp_146)   --->   "%tmp_143 = or i1 %notrhs17, %notlhs17" [mSURF.cpp:501]   --->   Operation 488 'or' 'tmp_143' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 489 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_146 = and i1 %tmp_143, %tmp_145" [mSURF.cpp:501]   --->   Operation 489 'and' 'tmp_146' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 490 [1/1] (0.00ns)   --->   "br i1 %tmp_146, label %27, label %._crit_edge17.0" [mSURF.cpp:501]   --->   Operation 490 'br' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 491 [2/2] (2.77ns)   --->   "%N1_load_16 = load float* %N1_addr_19, align 4" [mSURF.cpp:501]   --->   Operation 491 'load' 'N1_load_16' <Predicate = (tmp_146)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7119> <RAM>

State 41 <SV = 40> <Delay = 8.01>
ST_41 : Operation 492 [1/2] (2.77ns)   --->   "%N1_load_16 = load float* %N1_addr_19, align 4" [mSURF.cpp:501]   --->   Operation 492 'load' 'N1_load_16' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7119> <RAM>
ST_41 : Operation 493 [1/1] (0.00ns)   --->   "%N1_load_16_to_int = bitcast float %N1_load_16 to i32" [mSURF.cpp:501]   --->   Operation 493 'bitcast' 'N1_load_16_to_int' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 494 [1/1] (0.00ns)   --->   "%tmp_147 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %N1_load_16_to_int, i32 23, i32 30)" [mSURF.cpp:501]   --->   Operation 494 'partselect' 'tmp_147' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 495 [1/1] (0.00ns)   --->   "%tmp_212 = trunc i32 %N1_load_16_to_int to i23" [mSURF.cpp:501]   --->   Operation 495 'trunc' 'tmp_212' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 496 [1/1] (1.31ns)   --->   "%notlhs18 = icmp ne i8 %tmp_147, -1" [mSURF.cpp:501]   --->   Operation 496 'icmp' 'notlhs18' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 497 [1/1] (2.02ns)   --->   "%notrhs18 = icmp eq i23 %tmp_212, 0" [mSURF.cpp:501]   --->   Operation 497 'icmp' 'notrhs18' <Predicate = true> <Delay = 2.02> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 498 [1/1] (5.24ns)   --->   "%tmp_150 = fcmp ogt float %N1_load, %N1_load_16" [mSURF.cpp:501]   --->   Operation 498 'fcmp' 'tmp_150' <Predicate = true> <Delay = 5.24> <Core = "FCmp">   --->   Core 110 'FCmp' <Latency = 0> <II = 1> <Delay = 5.24> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 2.77>
ST_42 : Operation 499 [1/1] (0.00ns) (grouped into LUT with out node tmp_151)   --->   "%tmp_148 = or i1 %notrhs18, %notlhs18" [mSURF.cpp:501]   --->   Operation 499 'or' 'tmp_148' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 500 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_151 = and i1 %tmp_148, %tmp_150" [mSURF.cpp:501]   --->   Operation 500 'and' 'tmp_151' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 501 [1/1] (0.00ns)   --->   "br i1 %tmp_151, label %28, label %._crit_edge17.0" [mSURF.cpp:501]   --->   Operation 501 'br' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 502 [2/2] (2.77ns)   --->   "%N1_load_17 = load float* %N1_addr_20, align 4" [mSURF.cpp:501]   --->   Operation 502 'load' 'N1_load_17' <Predicate = (tmp_151)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7119> <RAM>

State 43 <SV = 42> <Delay = 8.01>
ST_43 : Operation 503 [1/2] (2.77ns)   --->   "%N1_load_17 = load float* %N1_addr_20, align 4" [mSURF.cpp:501]   --->   Operation 503 'load' 'N1_load_17' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7119> <RAM>
ST_43 : Operation 504 [1/1] (0.00ns)   --->   "%N1_load_17_to_int = bitcast float %N1_load_17 to i32" [mSURF.cpp:501]   --->   Operation 504 'bitcast' 'N1_load_17_to_int' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 505 [1/1] (0.00ns)   --->   "%tmp_152 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %N1_load_17_to_int, i32 23, i32 30)" [mSURF.cpp:501]   --->   Operation 505 'partselect' 'tmp_152' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 506 [1/1] (0.00ns)   --->   "%tmp_213 = trunc i32 %N1_load_17_to_int to i23" [mSURF.cpp:501]   --->   Operation 506 'trunc' 'tmp_213' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 507 [1/1] (1.31ns)   --->   "%notlhs19 = icmp ne i8 %tmp_152, -1" [mSURF.cpp:501]   --->   Operation 507 'icmp' 'notlhs19' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 508 [1/1] (2.02ns)   --->   "%notrhs19 = icmp eq i23 %tmp_213, 0" [mSURF.cpp:501]   --->   Operation 508 'icmp' 'notrhs19' <Predicate = true> <Delay = 2.02> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 509 [1/1] (5.24ns)   --->   "%tmp_155 = fcmp ogt float %N1_load, %N1_load_17" [mSURF.cpp:501]   --->   Operation 509 'fcmp' 'tmp_155' <Predicate = true> <Delay = 5.24> <Core = "FCmp">   --->   Core 110 'FCmp' <Latency = 0> <II = 1> <Delay = 5.24> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 2.77>
ST_44 : Operation 510 [1/1] (0.00ns) (grouped into LUT with out node tmp_156)   --->   "%tmp_153 = or i1 %notrhs19, %notlhs19" [mSURF.cpp:501]   --->   Operation 510 'or' 'tmp_153' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 511 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_156 = and i1 %tmp_153, %tmp_155" [mSURF.cpp:501]   --->   Operation 511 'and' 'tmp_156' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 512 [1/1] (0.00ns)   --->   "br i1 %tmp_156, label %29, label %._crit_edge17.0" [mSURF.cpp:501]   --->   Operation 512 'br' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 513 [2/2] (2.77ns)   --->   "%N1_load_18 = load float* %N1_addr_21, align 4" [mSURF.cpp:502]   --->   Operation 513 'load' 'N1_load_18' <Predicate = (tmp_156)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7119> <RAM>

State 45 <SV = 44> <Delay = 8.01>
ST_45 : Operation 514 [1/2] (2.77ns)   --->   "%N1_load_18 = load float* %N1_addr_21, align 4" [mSURF.cpp:502]   --->   Operation 514 'load' 'N1_load_18' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7119> <RAM>
ST_45 : Operation 515 [1/1] (0.00ns)   --->   "%N1_load_18_to_int = bitcast float %N1_load_18 to i32" [mSURF.cpp:502]   --->   Operation 515 'bitcast' 'N1_load_18_to_int' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 516 [1/1] (0.00ns)   --->   "%tmp_157 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %N1_load_18_to_int, i32 23, i32 30)" [mSURF.cpp:502]   --->   Operation 516 'partselect' 'tmp_157' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 517 [1/1] (0.00ns)   --->   "%tmp_214 = trunc i32 %N1_load_18_to_int to i23" [mSURF.cpp:502]   --->   Operation 517 'trunc' 'tmp_214' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 518 [1/1] (1.31ns)   --->   "%notlhs20 = icmp ne i8 %tmp_157, -1" [mSURF.cpp:502]   --->   Operation 518 'icmp' 'notlhs20' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 519 [1/1] (2.02ns)   --->   "%notrhs20 = icmp eq i23 %tmp_214, 0" [mSURF.cpp:502]   --->   Operation 519 'icmp' 'notrhs20' <Predicate = true> <Delay = 2.02> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 520 [1/1] (5.24ns)   --->   "%tmp_160 = fcmp ogt float %N1_load, %N1_load_18" [mSURF.cpp:502]   --->   Operation 520 'fcmp' 'tmp_160' <Predicate = true> <Delay = 5.24> <Core = "FCmp">   --->   Core 110 'FCmp' <Latency = 0> <II = 1> <Delay = 5.24> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 2.77>
ST_46 : Operation 521 [1/1] (0.00ns) (grouped into LUT with out node tmp_161)   --->   "%tmp_158 = or i1 %notrhs20, %notlhs20" [mSURF.cpp:502]   --->   Operation 521 'or' 'tmp_158' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 522 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_161 = and i1 %tmp_158, %tmp_160" [mSURF.cpp:502]   --->   Operation 522 'and' 'tmp_161' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 523 [1/1] (0.00ns)   --->   "br i1 %tmp_161, label %30, label %._crit_edge17.0" [mSURF.cpp:502]   --->   Operation 523 'br' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 524 [2/2] (2.77ns)   --->   "%N1_load_19 = load float* %N1_addr_22, align 4" [mSURF.cpp:502]   --->   Operation 524 'load' 'N1_load_19' <Predicate = (tmp_161)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7119> <RAM>

State 47 <SV = 46> <Delay = 8.01>
ST_47 : Operation 525 [1/2] (2.77ns)   --->   "%N1_load_19 = load float* %N1_addr_22, align 4" [mSURF.cpp:502]   --->   Operation 525 'load' 'N1_load_19' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7119> <RAM>
ST_47 : Operation 526 [1/1] (0.00ns)   --->   "%N1_load_19_to_int = bitcast float %N1_load_19 to i32" [mSURF.cpp:502]   --->   Operation 526 'bitcast' 'N1_load_19_to_int' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 527 [1/1] (0.00ns)   --->   "%tmp_162 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %N1_load_19_to_int, i32 23, i32 30)" [mSURF.cpp:502]   --->   Operation 527 'partselect' 'tmp_162' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 528 [1/1] (0.00ns)   --->   "%tmp_215 = trunc i32 %N1_load_19_to_int to i23" [mSURF.cpp:502]   --->   Operation 528 'trunc' 'tmp_215' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 529 [1/1] (1.31ns)   --->   "%notlhs21 = icmp ne i8 %tmp_162, -1" [mSURF.cpp:502]   --->   Operation 529 'icmp' 'notlhs21' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 530 [1/1] (2.02ns)   --->   "%notrhs21 = icmp eq i23 %tmp_215, 0" [mSURF.cpp:502]   --->   Operation 530 'icmp' 'notrhs21' <Predicate = true> <Delay = 2.02> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 531 [1/1] (5.24ns)   --->   "%tmp_165 = fcmp ogt float %N1_load, %N1_load_19" [mSURF.cpp:502]   --->   Operation 531 'fcmp' 'tmp_165' <Predicate = true> <Delay = 5.24> <Core = "FCmp">   --->   Core 110 'FCmp' <Latency = 0> <II = 1> <Delay = 5.24> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 2.77>
ST_48 : Operation 532 [1/1] (0.00ns) (grouped into LUT with out node tmp_166)   --->   "%tmp_163 = or i1 %notrhs21, %notlhs21" [mSURF.cpp:502]   --->   Operation 532 'or' 'tmp_163' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 533 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_166 = and i1 %tmp_163, %tmp_165" [mSURF.cpp:502]   --->   Operation 533 'and' 'tmp_166' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 534 [1/1] (0.00ns)   --->   "br i1 %tmp_166, label %31, label %._crit_edge17.0" [mSURF.cpp:502]   --->   Operation 534 'br' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 535 [2/2] (2.77ns)   --->   "%N1_load_20 = load float* %N1_addr_23, align 4" [mSURF.cpp:502]   --->   Operation 535 'load' 'N1_load_20' <Predicate = (tmp_166)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7119> <RAM>

State 49 <SV = 48> <Delay = 8.01>
ST_49 : Operation 536 [1/2] (2.77ns)   --->   "%N1_load_20 = load float* %N1_addr_23, align 4" [mSURF.cpp:502]   --->   Operation 536 'load' 'N1_load_20' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7119> <RAM>
ST_49 : Operation 537 [1/1] (0.00ns)   --->   "%N1_load_20_to_int = bitcast float %N1_load_20 to i32" [mSURF.cpp:502]   --->   Operation 537 'bitcast' 'N1_load_20_to_int' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 538 [1/1] (0.00ns)   --->   "%tmp_167 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %N1_load_20_to_int, i32 23, i32 30)" [mSURF.cpp:502]   --->   Operation 538 'partselect' 'tmp_167' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 539 [1/1] (0.00ns)   --->   "%tmp_216 = trunc i32 %N1_load_20_to_int to i23" [mSURF.cpp:502]   --->   Operation 539 'trunc' 'tmp_216' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 540 [1/1] (1.31ns)   --->   "%notlhs22 = icmp ne i8 %tmp_167, -1" [mSURF.cpp:502]   --->   Operation 540 'icmp' 'notlhs22' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 541 [1/1] (2.02ns)   --->   "%notrhs22 = icmp eq i23 %tmp_216, 0" [mSURF.cpp:502]   --->   Operation 541 'icmp' 'notrhs22' <Predicate = true> <Delay = 2.02> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 542 [1/1] (5.24ns)   --->   "%tmp_170 = fcmp ogt float %N1_load, %N1_load_20" [mSURF.cpp:502]   --->   Operation 542 'fcmp' 'tmp_170' <Predicate = true> <Delay = 5.24> <Core = "FCmp">   --->   Core 110 'FCmp' <Latency = 0> <II = 1> <Delay = 5.24> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 2.77>
ST_50 : Operation 543 [1/1] (0.00ns) (grouped into LUT with out node tmp_171)   --->   "%tmp_168 = or i1 %notrhs22, %notlhs22" [mSURF.cpp:502]   --->   Operation 543 'or' 'tmp_168' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 544 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_171 = and i1 %tmp_168, %tmp_170" [mSURF.cpp:502]   --->   Operation 544 'and' 'tmp_171' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 545 [1/1] (0.00ns)   --->   "br i1 %tmp_171, label %32, label %._crit_edge17.0" [mSURF.cpp:502]   --->   Operation 545 'br' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 546 [2/2] (2.77ns)   --->   "%N1_load_21 = load float* %N1_addr_24, align 4" [mSURF.cpp:503]   --->   Operation 546 'load' 'N1_load_21' <Predicate = (tmp_171)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7119> <RAM>

State 51 <SV = 50> <Delay = 8.01>
ST_51 : Operation 547 [1/2] (2.77ns)   --->   "%N1_load_21 = load float* %N1_addr_24, align 4" [mSURF.cpp:503]   --->   Operation 547 'load' 'N1_load_21' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7119> <RAM>
ST_51 : Operation 548 [1/1] (0.00ns)   --->   "%N1_load_21_to_int = bitcast float %N1_load_21 to i32" [mSURF.cpp:503]   --->   Operation 548 'bitcast' 'N1_load_21_to_int' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 549 [1/1] (0.00ns)   --->   "%tmp_172 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %N1_load_21_to_int, i32 23, i32 30)" [mSURF.cpp:503]   --->   Operation 549 'partselect' 'tmp_172' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 550 [1/1] (0.00ns)   --->   "%tmp_217 = trunc i32 %N1_load_21_to_int to i23" [mSURF.cpp:503]   --->   Operation 550 'trunc' 'tmp_217' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 551 [1/1] (1.31ns)   --->   "%notlhs23 = icmp ne i8 %tmp_172, -1" [mSURF.cpp:503]   --->   Operation 551 'icmp' 'notlhs23' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 552 [1/1] (2.02ns)   --->   "%notrhs23 = icmp eq i23 %tmp_217, 0" [mSURF.cpp:503]   --->   Operation 552 'icmp' 'notrhs23' <Predicate = true> <Delay = 2.02> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 553 [1/1] (5.24ns)   --->   "%tmp_175 = fcmp ogt float %N1_load, %N1_load_21" [mSURF.cpp:503]   --->   Operation 553 'fcmp' 'tmp_175' <Predicate = true> <Delay = 5.24> <Core = "FCmp">   --->   Core 110 'FCmp' <Latency = 0> <II = 1> <Delay = 5.24> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 2.77>
ST_52 : Operation 554 [1/1] (0.00ns) (grouped into LUT with out node tmp_176)   --->   "%tmp_173 = or i1 %notrhs23, %notlhs23" [mSURF.cpp:503]   --->   Operation 554 'or' 'tmp_173' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 555 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_176 = and i1 %tmp_173, %tmp_175" [mSURF.cpp:503]   --->   Operation 555 'and' 'tmp_176' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 556 [1/1] (0.00ns)   --->   "br i1 %tmp_176, label %33, label %._crit_edge17.0" [mSURF.cpp:503]   --->   Operation 556 'br' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 557 [2/2] (2.77ns)   --->   "%N1_load_22 = load float* %N1_addr_25, align 4" [mSURF.cpp:503]   --->   Operation 557 'load' 'N1_load_22' <Predicate = (tmp_176)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7119> <RAM>

State 53 <SV = 52> <Delay = 8.01>
ST_53 : Operation 558 [1/2] (2.77ns)   --->   "%N1_load_22 = load float* %N1_addr_25, align 4" [mSURF.cpp:503]   --->   Operation 558 'load' 'N1_load_22' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7119> <RAM>
ST_53 : Operation 559 [1/1] (0.00ns)   --->   "%N1_load_22_to_int = bitcast float %N1_load_22 to i32" [mSURF.cpp:503]   --->   Operation 559 'bitcast' 'N1_load_22_to_int' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 560 [1/1] (0.00ns)   --->   "%tmp_177 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %N1_load_22_to_int, i32 23, i32 30)" [mSURF.cpp:503]   --->   Operation 560 'partselect' 'tmp_177' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 561 [1/1] (0.00ns)   --->   "%tmp_218 = trunc i32 %N1_load_22_to_int to i23" [mSURF.cpp:503]   --->   Operation 561 'trunc' 'tmp_218' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 562 [1/1] (1.31ns)   --->   "%notlhs24 = icmp ne i8 %tmp_177, -1" [mSURF.cpp:503]   --->   Operation 562 'icmp' 'notlhs24' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 563 [1/1] (2.02ns)   --->   "%notrhs24 = icmp eq i23 %tmp_218, 0" [mSURF.cpp:503]   --->   Operation 563 'icmp' 'notrhs24' <Predicate = true> <Delay = 2.02> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 564 [1/1] (5.24ns)   --->   "%tmp_180 = fcmp ogt float %N1_load, %N1_load_22" [mSURF.cpp:503]   --->   Operation 564 'fcmp' 'tmp_180' <Predicate = true> <Delay = 5.24> <Core = "FCmp">   --->   Core 110 'FCmp' <Latency = 0> <II = 1> <Delay = 5.24> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 2.77>
ST_54 : Operation 565 [1/1] (0.00ns) (grouped into LUT with out node tmp_181)   --->   "%tmp_178 = or i1 %notrhs24, %notlhs24" [mSURF.cpp:503]   --->   Operation 565 'or' 'tmp_178' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 566 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_181 = and i1 %tmp_178, %tmp_180" [mSURF.cpp:503]   --->   Operation 566 'and' 'tmp_181' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 567 [1/1] (0.00ns)   --->   "br i1 %tmp_181, label %34, label %._crit_edge17.0" [mSURF.cpp:503]   --->   Operation 567 'br' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 568 [2/2] (2.77ns)   --->   "%N1_load_23 = load float* %N1_addr_26, align 4" [mSURF.cpp:503]   --->   Operation 568 'load' 'N1_load_23' <Predicate = (tmp_181)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7119> <RAM>

State 55 <SV = 54> <Delay = 8.01>
ST_55 : Operation 569 [1/2] (2.77ns)   --->   "%N1_load_23 = load float* %N1_addr_26, align 4" [mSURF.cpp:503]   --->   Operation 569 'load' 'N1_load_23' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7119> <RAM>
ST_55 : Operation 570 [1/1] (0.00ns)   --->   "%N1_load_23_to_int = bitcast float %N1_load_23 to i32" [mSURF.cpp:503]   --->   Operation 570 'bitcast' 'N1_load_23_to_int' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 571 [1/1] (0.00ns)   --->   "%tmp_182 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %N1_load_23_to_int, i32 23, i32 30)" [mSURF.cpp:503]   --->   Operation 571 'partselect' 'tmp_182' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 572 [1/1] (0.00ns)   --->   "%tmp_219 = trunc i32 %N1_load_23_to_int to i23" [mSURF.cpp:503]   --->   Operation 572 'trunc' 'tmp_219' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 573 [1/1] (1.31ns)   --->   "%notlhs25 = icmp ne i8 %tmp_182, -1" [mSURF.cpp:503]   --->   Operation 573 'icmp' 'notlhs25' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 574 [1/1] (2.02ns)   --->   "%notrhs25 = icmp eq i23 %tmp_219, 0" [mSURF.cpp:503]   --->   Operation 574 'icmp' 'notrhs25' <Predicate = true> <Delay = 2.02> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 575 [1/1] (5.24ns)   --->   "%tmp_185 = fcmp ogt float %N1_load, %N1_load_23" [mSURF.cpp:503]   --->   Operation 575 'fcmp' 'tmp_185' <Predicate = true> <Delay = 5.24> <Core = "FCmp">   --->   Core 110 'FCmp' <Latency = 0> <II = 1> <Delay = 5.24> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 2.77>
ST_56 : Operation 576 [1/1] (0.00ns) (grouped into LUT with out node tmp_186)   --->   "%tmp_183 = or i1 %notrhs25, %notlhs25" [mSURF.cpp:503]   --->   Operation 576 'or' 'tmp_183' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 577 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_186 = and i1 %tmp_183, %tmp_185" [mSURF.cpp:503]   --->   Operation 577 'and' 'tmp_186' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 578 [1/1] (0.00ns)   --->   "br i1 %tmp_186, label %35, label %._crit_edge17.0" [mSURF.cpp:503]   --->   Operation 578 'br' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 579 [2/2] (2.77ns)   --->   "%N1_load_24 = load float* %N1_addr_27, align 4" [mSURF.cpp:504]   --->   Operation 579 'load' 'N1_load_24' <Predicate = (tmp_186)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7119> <RAM>

State 57 <SV = 56> <Delay = 8.01>
ST_57 : Operation 580 [1/2] (2.77ns)   --->   "%N1_load_24 = load float* %N1_addr_27, align 4" [mSURF.cpp:504]   --->   Operation 580 'load' 'N1_load_24' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7119> <RAM>
ST_57 : Operation 581 [1/1] (0.00ns)   --->   "%N1_load_24_to_int = bitcast float %N1_load_24 to i32" [mSURF.cpp:504]   --->   Operation 581 'bitcast' 'N1_load_24_to_int' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 582 [1/1] (0.00ns)   --->   "%tmp_187 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %N1_load_24_to_int, i32 23, i32 30)" [mSURF.cpp:504]   --->   Operation 582 'partselect' 'tmp_187' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 583 [1/1] (0.00ns)   --->   "%tmp_220 = trunc i32 %N1_load_24_to_int to i23" [mSURF.cpp:504]   --->   Operation 583 'trunc' 'tmp_220' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 584 [1/1] (1.31ns)   --->   "%notlhs26 = icmp ne i8 %tmp_187, -1" [mSURF.cpp:504]   --->   Operation 584 'icmp' 'notlhs26' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 585 [1/1] (2.02ns)   --->   "%notrhs26 = icmp eq i23 %tmp_220, 0" [mSURF.cpp:504]   --->   Operation 585 'icmp' 'notrhs26' <Predicate = true> <Delay = 2.02> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 586 [1/1] (5.24ns)   --->   "%tmp_190 = fcmp ogt float %N1_load, %N1_load_24" [mSURF.cpp:504]   --->   Operation 586 'fcmp' 'tmp_190' <Predicate = true> <Delay = 5.24> <Core = "FCmp">   --->   Core 110 'FCmp' <Latency = 0> <II = 1> <Delay = 5.24> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 2.77>
ST_58 : Operation 587 [1/1] (0.00ns) (grouped into LUT with out node tmp_191)   --->   "%tmp_188 = or i1 %notrhs26, %notlhs26" [mSURF.cpp:504]   --->   Operation 587 'or' 'tmp_188' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 588 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_191 = and i1 %tmp_188, %tmp_190" [mSURF.cpp:504]   --->   Operation 588 'and' 'tmp_191' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 589 [1/1] (0.00ns)   --->   "br i1 %tmp_191, label %36, label %._crit_edge17.0" [mSURF.cpp:504]   --->   Operation 589 'br' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 590 [2/2] (2.77ns)   --->   "%N1_load_25 = load float* %N1_addr_28, align 4" [mSURF.cpp:504]   --->   Operation 590 'load' 'N1_load_25' <Predicate = (tmp_191)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7119> <RAM>

State 59 <SV = 58> <Delay = 8.01>
ST_59 : Operation 591 [1/2] (2.77ns)   --->   "%N1_load_25 = load float* %N1_addr_28, align 4" [mSURF.cpp:504]   --->   Operation 591 'load' 'N1_load_25' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7119> <RAM>
ST_59 : Operation 592 [1/1] (0.00ns)   --->   "%N1_load_25_to_int = bitcast float %N1_load_25 to i32" [mSURF.cpp:504]   --->   Operation 592 'bitcast' 'N1_load_25_to_int' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 593 [1/1] (0.00ns)   --->   "%tmp_192 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %N1_load_25_to_int, i32 23, i32 30)" [mSURF.cpp:504]   --->   Operation 593 'partselect' 'tmp_192' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 594 [1/1] (0.00ns)   --->   "%tmp_221 = trunc i32 %N1_load_25_to_int to i23" [mSURF.cpp:504]   --->   Operation 594 'trunc' 'tmp_221' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 595 [1/1] (1.31ns)   --->   "%notlhs27 = icmp ne i8 %tmp_192, -1" [mSURF.cpp:504]   --->   Operation 595 'icmp' 'notlhs27' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 596 [1/1] (2.02ns)   --->   "%notrhs27 = icmp eq i23 %tmp_221, 0" [mSURF.cpp:504]   --->   Operation 596 'icmp' 'notrhs27' <Predicate = true> <Delay = 2.02> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 597 [1/1] (5.24ns)   --->   "%tmp_195 = fcmp ogt float %N1_load, %N1_load_25" [mSURF.cpp:504]   --->   Operation 597 'fcmp' 'tmp_195' <Predicate = true> <Delay = 5.24> <Core = "FCmp">   --->   Core 110 'FCmp' <Latency = 0> <II = 1> <Delay = 5.24> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 2.77>
ST_60 : Operation 598 [1/1] (0.00ns) (grouped into LUT with out node tmp_196)   --->   "%tmp_193 = or i1 %notrhs27, %notlhs27" [mSURF.cpp:504]   --->   Operation 598 'or' 'tmp_193' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 599 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_196 = and i1 %tmp_193, %tmp_195" [mSURF.cpp:504]   --->   Operation 599 'and' 'tmp_196' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 600 [1/1] (0.00ns)   --->   "br i1 %tmp_196, label %37, label %._crit_edge17.0" [mSURF.cpp:504]   --->   Operation 600 'br' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 601 [2/2] (2.77ns)   --->   "%N1_load_26 = load float* %N1_addr_29, align 4" [mSURF.cpp:504]   --->   Operation 601 'load' 'N1_load_26' <Predicate = (tmp_196)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7119> <RAM>

State 61 <SV = 60> <Delay = 8.01>
ST_61 : Operation 602 [1/2] (2.77ns)   --->   "%N1_load_26 = load float* %N1_addr_29, align 4" [mSURF.cpp:504]   --->   Operation 602 'load' 'N1_load_26' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7119> <RAM>
ST_61 : Operation 603 [1/1] (0.00ns)   --->   "%N1_load_26_to_int = bitcast float %N1_load_26 to i32" [mSURF.cpp:504]   --->   Operation 603 'bitcast' 'N1_load_26_to_int' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 604 [1/1] (0.00ns)   --->   "%tmp_197 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %N1_load_26_to_int, i32 23, i32 30)" [mSURF.cpp:504]   --->   Operation 604 'partselect' 'tmp_197' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 605 [1/1] (0.00ns)   --->   "%tmp_222 = trunc i32 %N1_load_26_to_int to i23" [mSURF.cpp:504]   --->   Operation 605 'trunc' 'tmp_222' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 606 [1/1] (1.31ns)   --->   "%notlhs28 = icmp ne i8 %tmp_197, -1" [mSURF.cpp:504]   --->   Operation 606 'icmp' 'notlhs28' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 607 [1/1] (2.02ns)   --->   "%notrhs28 = icmp eq i23 %tmp_222, 0" [mSURF.cpp:504]   --->   Operation 607 'icmp' 'notrhs28' <Predicate = true> <Delay = 2.02> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 608 [1/1] (5.24ns)   --->   "%tmp_200 = fcmp ogt float %N1_load, %N1_load_26" [mSURF.cpp:504]   --->   Operation 608 'fcmp' 'tmp_200' <Predicate = true> <Delay = 5.24> <Core = "FCmp">   --->   Core 110 'FCmp' <Latency = 0> <II = 1> <Delay = 5.24> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 8.75>
ST_62 : Operation 609 [1/1] (0.00ns) (grouped into LUT with out node tmp_201)   --->   "%tmp_198 = or i1 %notrhs28, %notlhs28" [mSURF.cpp:504]   --->   Operation 609 'or' 'tmp_198' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 610 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_201 = and i1 %tmp_198, %tmp_200" [mSURF.cpp:504]   --->   Operation 610 'and' 'tmp_201' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 611 [1/1] (0.00ns)   --->   "br i1 %tmp_201, label %38, label %._crit_edge17.0" [mSURF.cpp:504]   --->   Operation 611 'br' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 612 [1/1] (1.41ns)   --->   "%val_assign_2_trunc = add i10 %c, 4" [mSURF.cpp:451]   --->   Operation 612 'add' 'val_assign_2_trunc' <Predicate = (tmp_201)> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 613 [1/1] (0.00ns)   --->   "%tmpPointNum_load_1 = load i32* @tmpPointNum, align 4" [mSURF.cpp:510]   --->   Operation 613 'load' 'tmpPointNum_load_1' <Predicate = (tmp_201)> <Delay = 0.00>
ST_62 : Operation 614 [1/1] (0.00ns)   --->   "%tmp_47 = sext i32 %tmpPointNum_load_1 to i64" [mSURF.cpp:510]   --->   Operation 614 'sext' 'tmp_47' <Predicate = (tmp_201)> <Delay = 0.00>
ST_62 : Operation 615 [1/1] (0.00ns)   --->   "%keyPoints_V_addr = getelementptr i32* %keyPoints_V, i64 %tmp_47" [mSURF.cpp:510]   --->   Operation 615 'getelementptr' 'keyPoints_V_addr' <Predicate = (tmp_201)> <Delay = 0.00>
ST_62 : Operation 616 [1/1] (8.75ns)   --->   "%keyPoints_V_addr_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %keyPoints_V_addr, i32 1)" [mSURF.cpp:510]   --->   Operation 616 'writereq' 'keyPoints_V_addr_req' <Predicate = (tmp_201)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_62 : Operation 617 [1/1] (1.89ns)   --->   "%tmp_48 = add nsw i32 %tmpPointNum_load_1, 1" [mSURF.cpp:515]   --->   Operation 617 'add' 'tmp_48' <Predicate = (tmp_201)> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 618 [1/1] (0.46ns)   --->   "store i32 %tmp_48, i32* @tmpPointNum, align 4" [mSURF.cpp:515]   --->   Operation 618 'store' <Predicate = (tmp_201)> <Delay = 0.46>

State 63 <SV = 62> <Delay = 8.75>
ST_63 : Operation 619 [1/1] (0.00ns)   --->   "%val_assign_2_trunc_c = zext i10 %val_assign_2_trunc to i15" [mSURF.cpp:451]   --->   Operation 619 'zext' 'val_assign_2_trunc_c' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 620 [1/1] (0.00ns)   --->   "%tmp_202 = call i27 @_ssdm_op_BitConcatenate.i27.i10.i15.i2(i10 %val_assign_1_trunc, i15 %val_assign_2_trunc_c, i2 0)" [mSURF.cpp:419]   --->   Operation 620 'bitconcatenate' 'tmp_202' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 621 [1/1] (0.00ns)   --->   "%p_Result_s = zext i27 %tmp_202 to i32" [mSURF.cpp:509]   --->   Operation 621 'zext' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 622 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %keyPoints_V_addr, i32 %p_Result_s, i4 -1)" [mSURF.cpp:510]   --->   Operation 622 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 64 <SV = 63> <Delay = 8.75>
ST_64 : Operation 623 [5/5] (8.75ns)   --->   "%keyPoints_V_addr_res = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %keyPoints_V_addr)" [mSURF.cpp:510]   --->   Operation 623 'writeresp' 'keyPoints_V_addr_res' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 65 <SV = 64> <Delay = 8.75>
ST_65 : Operation 624 [4/5] (8.75ns)   --->   "%keyPoints_V_addr_res = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %keyPoints_V_addr)" [mSURF.cpp:510]   --->   Operation 624 'writeresp' 'keyPoints_V_addr_res' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 66 <SV = 65> <Delay = 8.75>
ST_66 : Operation 625 [3/5] (8.75ns)   --->   "%keyPoints_V_addr_res = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %keyPoints_V_addr)" [mSURF.cpp:510]   --->   Operation 625 'writeresp' 'keyPoints_V_addr_res' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 67 <SV = 66> <Delay = 8.75>
ST_67 : Operation 626 [2/5] (8.75ns)   --->   "%keyPoints_V_addr_res = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %keyPoints_V_addr)" [mSURF.cpp:510]   --->   Operation 626 'writeresp' 'keyPoints_V_addr_res' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 68 <SV = 67> <Delay = 8.75>
ST_68 : Operation 627 [1/5] (8.75ns)   --->   "%keyPoints_V_addr_res = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %keyPoints_V_addr)" [mSURF.cpp:510]   --->   Operation 627 'writeresp' 'keyPoints_V_addr_res' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_68 : Operation 628 [1/1] (0.00ns)   --->   "br label %._crit_edge17.0" [mSURF.cpp:516]   --->   Operation 628 'br' <Predicate = true> <Delay = 0.00>

State 69 <SV = 68> <Delay = 0.00>
ST_69 : Operation 629 [1/1] (0.00ns)   --->   "br label %._crit_edge16.0" [mSURF.cpp:517]   --->   Operation 629 'br' <Predicate = (!icmp & or_cond5 & tmp_23)> <Delay = 0.00>
ST_69 : Operation 630 [1/1] (0.00ns)   --->   "br label %._crit_edge13.0" [mSURF.cpp:518]   --->   Operation 630 'br' <Predicate = (!icmp & or_cond5)> <Delay = 0.00>
ST_69 : Operation 631 [1/1] (0.00ns)   --->   "br label %branch21"   --->   Operation 631 'br' <Predicate = true> <Delay = 0.00>

State 70 <SV = 2> <Delay = 8.75>
ST_70 : Operation 632 [1/1] (0.00ns)   --->   "%tmpPointNum_load = load i32* @tmpPointNum, align 4" [mSURF.cpp:531]   --->   Operation 632 'load' 'tmpPointNum_load' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 633 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %pointNumber, i32 %tmpPointNum_load, i4 -1)" [mSURF.cpp:531]   --->   Operation 633 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_70 : Operation 634 [1/1] (0.46ns)   --->   "store i32 0, i32* @tmpPointNum, align 4" [mSURF.cpp:532]   --->   Operation 634 'store' <Predicate = true> <Delay = 0.46>

State 71 <SV = 3> <Delay = 8.75>
ST_71 : Operation 635 [5/5] (8.75ns)   --->   "%pointNumber_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %pointNumber)" [mSURF.cpp:531]   --->   Operation 635 'writeresp' 'pointNumber_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 72 <SV = 4> <Delay = 8.75>
ST_72 : Operation 636 [4/5] (8.75ns)   --->   "%pointNumber_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %pointNumber)" [mSURF.cpp:531]   --->   Operation 636 'writeresp' 'pointNumber_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 73 <SV = 5> <Delay = 8.75>
ST_73 : Operation 637 [3/5] (8.75ns)   --->   "%pointNumber_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %pointNumber)" [mSURF.cpp:531]   --->   Operation 637 'writeresp' 'pointNumber_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 74 <SV = 6> <Delay = 8.75>
ST_74 : Operation 638 [2/5] (8.75ns)   --->   "%pointNumber_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %pointNumber)" [mSURF.cpp:531]   --->   Operation 638 'writeresp' 'pointNumber_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 75 <SV = 7> <Delay = 8.75>
ST_75 : Operation 639 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([30 x i8]* @p_str10, i32 %tmp)" [mSURF.cpp:521]   --->   Operation 639 'specregionend' 'empty' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 640 [1/5] (8.75ns)   --->   "%pointNumber_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %pointNumber)" [mSURF.cpp:531]   --->   Operation 640 'writeresp' 'pointNumber_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_75 : Operation 641 [1/1] (0.00ns)   --->   "ret void" [mSURF.cpp:533]   --->   Operation 641 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 0.794ns
The critical path consists of the following:
	'alloca' operation ('p_Val2_s') [12]  (0 ns)
	'store' operation of constant 0 on local variable 'p_Val2_s' [19]  (0.794 ns)

 <State 2>: 8.75ns
The critical path consists of the following:
	bus request on port 'pointNumber' (mSURF.cpp:531) [585]  (8.75 ns)

 <State 3>: 7.08ns
The critical path consists of the following:
	'mul' operation of DSP[85] ('tmp_29', mSURF.cpp:454) [85]  (5.55 ns)
	'add' operation ('tmp_34', mSURF.cpp:463) [86]  (1.53 ns)

 <State 4>: 6.17ns
The critical path consists of the following:
	fifo read on port 'det0_V' (mSURF.cpp:454) [116]  (3.4 ns)
	'store' operation (mSURF.cpp:454) of variable 'tmp', mSURF.cpp:454 on array 'N1' [117]  (2.77 ns)

 <State 5>: 6.17ns
The critical path consists of the following:
	fifo read on port 'det2_V6' (mSURF.cpp:473) [138]  (3.4 ns)
	'store' operation (mSURF.cpp:473) of variable 'tmp', mSURF.cpp:473 on array 'N1' [139]  (2.77 ns)

 <State 6>: 5.84ns
The critical path consists of the following:
	'add' operation ('tmp_49', mSURF.cpp:487) [158]  (1.54 ns)
	'add' operation ('tmp_51', mSURF.cpp:487) [160]  (1.54 ns)
	'getelementptr' operation ('N1_addr_3', mSURF.cpp:487) [162]  (0 ns)
	'load' operation ('N1_load', mSURF.cpp:487) on array 'N1' [180]  (2.77 ns)

 <State 7>: 2.77ns
The critical path consists of the following:
	'load' operation ('N1_load', mSURF.cpp:487) on array 'N1' [180]  (2.77 ns)

 <State 8>: 6.85ns
The critical path consists of the following:
	'fcmp' operation ('tmp_22', mSURF.cpp:489) [187]  (5.25 ns)
	'and' operation ('tmp_23', mSURF.cpp:489) [188]  (0.8 ns)
	blocking operation 0.8 ns on control path)

 <State 9>: 5.72ns
The critical path consists of the following:
	'add' operation ('tmp_17', mSURF.cpp:495) [191]  (1.42 ns)
	'add' operation ('tmp_76', mSURF.cpp:496) [207]  (1.54 ns)
	'getelementptr' operation ('N1_addr_4', mSURF.cpp:496) [209]  (0 ns)
	'load' operation ('N1_load_1', mSURF.cpp:496) on array 'N1' [238]  (2.77 ns)

 <State 10>: 8.02ns
The critical path consists of the following:
	'load' operation ('N1_load_1', mSURF.cpp:496) on array 'N1' [238]  (2.77 ns)
	'fcmp' operation ('tmp_32', mSURF.cpp:496) [245]  (5.25 ns)

 <State 11>: 3.07ns
The critical path consists of the following:
	'add' operation ('tmp_82', mSURF.cpp:499) [216]  (1.54 ns)
	'add' operation ('tmp_85', mSURF.cpp:499) [218]  (1.54 ns)

 <State 12>: 8.02ns
The critical path consists of the following:
	'load' operation ('N1_load_2', mSURF.cpp:496) on array 'N1' [249]  (2.77 ns)
	'fcmp' operation ('tmp_41', mSURF.cpp:496) [256]  (5.25 ns)

 <State 13>: 2.77ns
The critical path consists of the following:
	'load' operation ('N1_load_3', mSURF.cpp:496) on array 'N1' [260]  (2.77 ns)

 <State 14>: 8.02ns
The critical path consists of the following:
	'load' operation ('N1_load_3', mSURF.cpp:496) on array 'N1' [260]  (2.77 ns)
	'fcmp' operation ('tmp_52', mSURF.cpp:496) [267]  (5.25 ns)

 <State 15>: 2.77ns
The critical path consists of the following:
	'load' operation ('N1_load_4', mSURF.cpp:497) on array 'N1' [271]  (2.77 ns)

 <State 16>: 8.02ns
The critical path consists of the following:
	'load' operation ('N1_load_4', mSURF.cpp:497) on array 'N1' [271]  (2.77 ns)
	'fcmp' operation ('tmp_61', mSURF.cpp:497) [278]  (5.25 ns)

 <State 17>: 2.77ns
The critical path consists of the following:
	'load' operation ('N1_load_5', mSURF.cpp:497) on array 'N1' [282]  (2.77 ns)

 <State 18>: 8.02ns
The critical path consists of the following:
	'load' operation ('N1_load_5', mSURF.cpp:497) on array 'N1' [282]  (2.77 ns)
	'fcmp' operation ('tmp_70', mSURF.cpp:497) [289]  (5.25 ns)

 <State 19>: 2.77ns
The critical path consists of the following:
	'load' operation ('N1_load_6', mSURF.cpp:497) on array 'N1' [293]  (2.77 ns)

 <State 20>: 8.02ns
The critical path consists of the following:
	'load' operation ('N1_load_6', mSURF.cpp:497) on array 'N1' [293]  (2.77 ns)
	'fcmp' operation ('tmp_79', mSURF.cpp:497) [300]  (5.25 ns)

 <State 21>: 6.21ns
The critical path consists of the following:
	'load' operation ('bRow_V_2_load', mSURF.cpp:498) on static variable 'bRow_V_2' [304]  (0 ns)
	'mul' operation ('tmp_100', mSURF.cpp:498) [306]  (4.66 ns)
	'add' operation ('tmp_108', mSURF.cpp:498) [315]  (1.55 ns)

 <State 22>: 4.31ns
The critical path consists of the following:
	'add' operation ('tmp_103', mSURF.cpp:498) [309]  (1.54 ns)
	'getelementptr' operation ('N1_addr_10', mSURF.cpp:498) [311]  (0 ns)
	'load' operation ('N1_load_7', mSURF.cpp:498) on array 'N1' [340]  (2.77 ns)

 <State 23>: 8.02ns
The critical path consists of the following:
	'load' operation ('N1_load_7', mSURF.cpp:498) on array 'N1' [340]  (2.77 ns)
	'fcmp' operation ('tmp_88', mSURF.cpp:498) [347]  (5.25 ns)

 <State 24>: 3.07ns
The critical path consists of the following:
	'add' operation ('tmp_109', mSURF.cpp:501) [318]  (1.54 ns)
	'add' operation ('tmp_112', mSURF.cpp:501) [320]  (1.54 ns)

 <State 25>: 8.02ns
The critical path consists of the following:
	'load' operation ('N1_load_8', mSURF.cpp:498) on array 'N1' [351]  (2.77 ns)
	'fcmp' operation ('tmp_97', mSURF.cpp:498) [358]  (5.25 ns)

 <State 26>: 2.77ns
The critical path consists of the following:
	'load' operation ('N1_load_9', mSURF.cpp:498) on array 'N1' [362]  (2.77 ns)

 <State 27>: 8.02ns
The critical path consists of the following:
	'load' operation ('N1_load_9', mSURF.cpp:498) on array 'N1' [362]  (2.77 ns)
	'fcmp' operation ('tmp_106', mSURF.cpp:498) [369]  (5.25 ns)

 <State 28>: 2.77ns
The critical path consists of the following:
	'load' operation ('N1_load_10', mSURF.cpp:499) on array 'N1' [373]  (2.77 ns)

 <State 29>: 8.02ns
The critical path consists of the following:
	'load' operation ('N1_load_10', mSURF.cpp:499) on array 'N1' [373]  (2.77 ns)
	'fcmp' operation ('tmp_115', mSURF.cpp:499) [380]  (5.25 ns)

 <State 30>: 2.77ns
The critical path consists of the following:
	'load' operation ('N1_load_11', mSURF.cpp:499) on array 'N1' [384]  (2.77 ns)

 <State 31>: 8.02ns
The critical path consists of the following:
	'load' operation ('N1_load_11', mSURF.cpp:499) on array 'N1' [384]  (2.77 ns)
	'fcmp' operation ('tmp_124', mSURF.cpp:499) [391]  (5.25 ns)

 <State 32>: 2.77ns
The critical path consists of the following:
	'load' operation ('N1_load_12', mSURF.cpp:499) on array 'N1' [395]  (2.77 ns)

 <State 33>: 8.02ns
The critical path consists of the following:
	'load' operation ('N1_load_12', mSURF.cpp:499) on array 'N1' [395]  (2.77 ns)
	'fcmp' operation ('tmp_130', mSURF.cpp:499) [402]  (5.25 ns)

 <State 34>: 2.77ns
The critical path consists of the following:
	'load' operation ('N1_load_13', mSURF.cpp:500) on array 'N1' [406]  (2.77 ns)

 <State 35>: 8.02ns
The critical path consists of the following:
	'load' operation ('N1_load_13', mSURF.cpp:500) on array 'N1' [406]  (2.77 ns)
	'fcmp' operation ('tmp_135', mSURF.cpp:500) [413]  (5.25 ns)

 <State 36>: 2.77ns
The critical path consists of the following:
	'load' operation ('N1_load_14', mSURF.cpp:500) on array 'N1' [417]  (2.77 ns)

 <State 37>: 8.02ns
The critical path consists of the following:
	'load' operation ('N1_load_14', mSURF.cpp:500) on array 'N1' [417]  (2.77 ns)
	'fcmp' operation ('tmp_140', mSURF.cpp:500) [424]  (5.25 ns)

 <State 38>: 2.77ns
The critical path consists of the following:
	'load' operation ('N1_load_15', mSURF.cpp:501) on array 'N1' [428]  (2.77 ns)

 <State 39>: 8.02ns
The critical path consists of the following:
	'load' operation ('N1_load_15', mSURF.cpp:501) on array 'N1' [428]  (2.77 ns)
	'fcmp' operation ('tmp_145', mSURF.cpp:501) [435]  (5.25 ns)

 <State 40>: 2.77ns
The critical path consists of the following:
	'load' operation ('N1_load_16', mSURF.cpp:501) on array 'N1' [439]  (2.77 ns)

 <State 41>: 8.02ns
The critical path consists of the following:
	'load' operation ('N1_load_16', mSURF.cpp:501) on array 'N1' [439]  (2.77 ns)
	'fcmp' operation ('tmp_150', mSURF.cpp:501) [446]  (5.25 ns)

 <State 42>: 2.77ns
The critical path consists of the following:
	'load' operation ('N1_load_17', mSURF.cpp:501) on array 'N1' [450]  (2.77 ns)

 <State 43>: 8.02ns
The critical path consists of the following:
	'load' operation ('N1_load_17', mSURF.cpp:501) on array 'N1' [450]  (2.77 ns)
	'fcmp' operation ('tmp_155', mSURF.cpp:501) [457]  (5.25 ns)

 <State 44>: 2.77ns
The critical path consists of the following:
	'load' operation ('N1_load_18', mSURF.cpp:502) on array 'N1' [461]  (2.77 ns)

 <State 45>: 8.02ns
The critical path consists of the following:
	'load' operation ('N1_load_18', mSURF.cpp:502) on array 'N1' [461]  (2.77 ns)
	'fcmp' operation ('tmp_160', mSURF.cpp:502) [468]  (5.25 ns)

 <State 46>: 2.77ns
The critical path consists of the following:
	'load' operation ('N1_load_19', mSURF.cpp:502) on array 'N1' [472]  (2.77 ns)

 <State 47>: 8.02ns
The critical path consists of the following:
	'load' operation ('N1_load_19', mSURF.cpp:502) on array 'N1' [472]  (2.77 ns)
	'fcmp' operation ('tmp_165', mSURF.cpp:502) [479]  (5.25 ns)

 <State 48>: 2.77ns
The critical path consists of the following:
	'load' operation ('N1_load_20', mSURF.cpp:502) on array 'N1' [483]  (2.77 ns)

 <State 49>: 8.02ns
The critical path consists of the following:
	'load' operation ('N1_load_20', mSURF.cpp:502) on array 'N1' [483]  (2.77 ns)
	'fcmp' operation ('tmp_170', mSURF.cpp:502) [490]  (5.25 ns)

 <State 50>: 2.77ns
The critical path consists of the following:
	'load' operation ('N1_load_21', mSURF.cpp:503) on array 'N1' [494]  (2.77 ns)

 <State 51>: 8.02ns
The critical path consists of the following:
	'load' operation ('N1_load_21', mSURF.cpp:503) on array 'N1' [494]  (2.77 ns)
	'fcmp' operation ('tmp_175', mSURF.cpp:503) [501]  (5.25 ns)

 <State 52>: 2.77ns
The critical path consists of the following:
	'load' operation ('N1_load_22', mSURF.cpp:503) on array 'N1' [505]  (2.77 ns)

 <State 53>: 8.02ns
The critical path consists of the following:
	'load' operation ('N1_load_22', mSURF.cpp:503) on array 'N1' [505]  (2.77 ns)
	'fcmp' operation ('tmp_180', mSURF.cpp:503) [512]  (5.25 ns)

 <State 54>: 2.77ns
The critical path consists of the following:
	'load' operation ('N1_load_23', mSURF.cpp:503) on array 'N1' [516]  (2.77 ns)

 <State 55>: 8.02ns
The critical path consists of the following:
	'load' operation ('N1_load_23', mSURF.cpp:503) on array 'N1' [516]  (2.77 ns)
	'fcmp' operation ('tmp_185', mSURF.cpp:503) [523]  (5.25 ns)

 <State 56>: 2.77ns
The critical path consists of the following:
	'load' operation ('N1_load_24', mSURF.cpp:504) on array 'N1' [527]  (2.77 ns)

 <State 57>: 8.02ns
The critical path consists of the following:
	'load' operation ('N1_load_24', mSURF.cpp:504) on array 'N1' [527]  (2.77 ns)
	'fcmp' operation ('tmp_190', mSURF.cpp:504) [534]  (5.25 ns)

 <State 58>: 2.77ns
The critical path consists of the following:
	'load' operation ('N1_load_25', mSURF.cpp:504) on array 'N1' [538]  (2.77 ns)

 <State 59>: 8.02ns
The critical path consists of the following:
	'load' operation ('N1_load_25', mSURF.cpp:504) on array 'N1' [538]  (2.77 ns)
	'fcmp' operation ('tmp_195', mSURF.cpp:504) [545]  (5.25 ns)

 <State 60>: 2.77ns
The critical path consists of the following:
	'load' operation ('N1_load_26', mSURF.cpp:504) on array 'N1' [549]  (2.77 ns)

 <State 61>: 8.02ns
The critical path consists of the following:
	'load' operation ('N1_load_26', mSURF.cpp:504) on array 'N1' [549]  (2.77 ns)
	'fcmp' operation ('tmp_200', mSURF.cpp:504) [556]  (5.25 ns)

 <State 62>: 8.75ns
The critical path consists of the following:
	'load' operation ('tmpPointNum_load_1', mSURF.cpp:510) on static variable 'tmpPointNum' [564]  (0 ns)
	'getelementptr' operation ('keyPoints_V_addr', mSURF.cpp:510) [566]  (0 ns)
	bus request on port 'keyPoints_V' (mSURF.cpp:510) [567]  (8.75 ns)

 <State 63>: 8.75ns
The critical path consists of the following:
	bus write on port 'keyPoints_V' (mSURF.cpp:510) [568]  (8.75 ns)

 <State 64>: 8.75ns
The critical path consists of the following:
	bus access on port 'keyPoints_V' (mSURF.cpp:510) [569]  (8.75 ns)

 <State 65>: 8.75ns
The critical path consists of the following:
	bus access on port 'keyPoints_V' (mSURF.cpp:510) [569]  (8.75 ns)

 <State 66>: 8.75ns
The critical path consists of the following:
	bus access on port 'keyPoints_V' (mSURF.cpp:510) [569]  (8.75 ns)

 <State 67>: 8.75ns
The critical path consists of the following:
	bus access on port 'keyPoints_V' (mSURF.cpp:510) [569]  (8.75 ns)

 <State 68>: 8.75ns
The critical path consists of the following:
	bus access on port 'keyPoints_V' (mSURF.cpp:510) [569]  (8.75 ns)

 <State 69>: 0ns
The critical path consists of the following:

 <State 70>: 8.75ns
The critical path consists of the following:
	'load' operation ('tmpPointNum_load', mSURF.cpp:531) on static variable 'tmpPointNum' [584]  (0 ns)
	bus write on port 'pointNumber' (mSURF.cpp:531) [586]  (8.75 ns)

 <State 71>: 8.75ns
The critical path consists of the following:
	bus access on port 'pointNumber' (mSURF.cpp:531) [587]  (8.75 ns)

 <State 72>: 8.75ns
The critical path consists of the following:
	bus access on port 'pointNumber' (mSURF.cpp:531) [587]  (8.75 ns)

 <State 73>: 8.75ns
The critical path consists of the following:
	bus access on port 'pointNumber' (mSURF.cpp:531) [587]  (8.75 ns)

 <State 74>: 8.75ns
The critical path consists of the following:
	bus access on port 'pointNumber' (mSURF.cpp:531) [587]  (8.75 ns)

 <State 75>: 8.75ns
The critical path consists of the following:
	bus access on port 'pointNumber' (mSURF.cpp:531) [587]  (8.75 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
