<module name="OCP_System_Reg_PRM" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="PRM_REVISION" acronym="PRM_REVISION" offset="0x4" width="32" description="This register contains the IP revision code for the PRM part of the PRCM">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x000000" description="Reads returns 0." range="" rwaccess="R"/>
    <bitfield id="REV" width="8" begin="7" end="0" resetval="0x10" description="IP revision[7:4] Major revision[3:0] Minor revisionExamples: 0x10 for 1.0, 0x21 for 2.1" range="" rwaccess="R"/>
  </register>
  <register id="PRM_SYSCONFIG" acronym="PRM_SYSCONFIG" offset="0x14" width="32" description="This register controls the various parameters of the interface">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x00000000" description="Write 0s for future compatibility. Reads returns 0." range="" rwaccess="R"/>
    <bitfield id="AUTOIDLE" width="1" begin="0" end="0" resetval="0x1" description="Internal clock gating strategy (for the CM part of the PRCM)" range="" rwaccess="RW">
      <bitenum value="0" token="AUTOIDLE_0" description="Interface clock is free-running"/>
      <bitenum value="1" token="AUTOIDLE_1" description="Automatic clock gating strategy is enabled, based on the interface activity."/>
    </bitfield>
  </register>
  <register id="PRM_IRQSTATUS_MPU" acronym="PRM_IRQSTATUS_MPU" offset="0x18" width="32" description="This interrupt status register regroups all the status of the module internal events that can generate an interrupt. Write 1 to a given bit resets this bit. This registers applies on the interrupt line 0 mapped to the MPU interrupt controller.">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0x00" description="Write 0s for future compatibility. Reads returns 0." range="" rwaccess="R"/>
    <bitfield id="VC_BYPASS_ACK_ST" width="1" begin="28" end="28" resetval="0" description="Voltage controller's acknowledge to the bypass interface status. It is cleared by software." range="" rwaccess="RW dual">
      <bitenum value="0" token="VC_BYPASS_ACK_ST_0_r" description="Voltage controller's acknowledge to the bypass interface event is false."/>
      <bitenum value="0" token="VC_BYPASS_ACK_ST_0_w" description="Status bit unchanged."/>
      <bitenum value="1" token="VC_BYPASS_ACK_ST_1_r" description="Voltage controller's acknowledge to the bypass interface event is true (pending)."/>
      <bitenum value="1" token="VC_BYPASS_ACK_ST_1_w" description="Status bit is cleared to 0."/>
    </bitfield>
    <bitfield id="VC_VP1_ACK_ST" width="1" begin="27" end="27" resetval="0" description="Voltage controller's acknowledge to the VDD1 voltage processor status. It is cleared by software." range="" rwaccess="RW dual">
      <bitenum value="0" token="VC_VP1_ACK_ST_0_r" description="Voltage controller's acknowledge to the VDD1 voltage processor event is false."/>
      <bitenum value="0" token="VC_VP1_ACK_ST_0_w" description="Status bit unchanged."/>
      <bitenum value="1" token="VC_VP1_ACK_ST_1_r" description="Voltage controller's acknowledge to the VDD1 voltage processor event is true (pending)."/>
      <bitenum value="1" token="VC_VP1_ACK_ST_1_w" description="Status bit is cleared to 0."/>
    </bitfield>
    <bitfield id="ABB_LDO_TRANXDONE_ST" width="1" begin="26" end="26" resetval="0" description="ABB LDO transaction completion status. This status is set when a software-initiated transaction is completed in ABB LDO (active mode transition only). It is cleared by software." range="" rwaccess="RW dual">
      <bitenum value="0" token="ABB_LDO_TRANXDONE_ST_0_r" description="ABB LDO transaction done event is false."/>
      <bitenum value="0" token="ABB_LDO_TRANXDONE_ST_0_w" description="Status bit unchanged."/>
      <bitenum value="1" token="ABB_LDO_TRANXDONE_ST_1_r" description="ABB LDO transaction done event is true (pending)."/>
      <bitenum value="1" token="ABB_LDO_TRANXDONE_ST_1_w" description="Status bit is cleared to 0."/>
    </bitfield>
    <bitfield id="SND_PERIPH_DPLL_ST" width="1" begin="25" end="25" resetval="0x0" description="DPLL5 recalibration event status" range="" rwaccess="RW">
      <bitenum value="0" token="SND_PERIPH_DPLL_ST_0_r" description="DPLL5 recalibration event is false"/>
      <bitenum value="0" token="SND_PERIPH_DPLL_ST_0_w" description="Status bit unchanged"/>
      <bitenum value="1" token="SND_PERIPH_DPLL_ST_1_r" description="DPLL5 recalibration event is true (pending)"/>
      <bitenum value="1" token="SND_PERIPH_DPLL_ST_1_w" description="Status bit is cleared to 0."/>
    </bitfield>
    <bitfield id="VC_TIMEOUTERR_ST" width="1" begin="24" end="24" resetval="0x0" description="Voltage Controller timeout error event status" range="" rwaccess="RW">
      <bitenum value="0" token="VC_TIMEOUTERR_ST_0_r" description="Voltage Controller timeout error event is false"/>
      <bitenum value="0" token="VC_TIMEOUTERR_ST_0_w" description="Status bit unchanged"/>
      <bitenum value="1" token="VC_TIMEOUTERR_ST_1_r" description="Voltage Controller timeout error event is true (pending)"/>
      <bitenum value="1" token="VC_TIMEOUTERR_ST_1_w" description="Status bit is cleared to 0."/>
    </bitfield>
    <bitfield id="VC_RAERR_ST" width="1" begin="23" end="23" resetval="0x0" description="Voltage Controller register address acknowledge error event status" range="" rwaccess="RW">
      <bitenum value="0" token="VC_RAERR_ST_0_r" description="Voltage Controller register address acknowledge error event is false"/>
      <bitenum value="0" token="VC_RAERR_ST_0_w" description="Status bit unchanged"/>
      <bitenum value="1" token="VC_RAERR_ST_1_r" description="Voltage Controller register address acknowledge error event is true (pending)"/>
      <bitenum value="1" token="VC_RAERR_ST_1_w" description="Status bit is cleared to 0."/>
    </bitfield>
    <bitfield id="VC_SAERR_ST" width="1" begin="22" end="22" resetval="0x0" description="Voltage Controller slave address acknowledge error event status" range="" rwaccess="RW">
      <bitenum value="0" token="VC_SAERR_ST_0_r" description="Voltage Controller slave address acknowledge error event is false"/>
      <bitenum value="0" token="VC_SAERR_ST_0_w" description="Status bit unchanged"/>
      <bitenum value="1" token="VC_SAERR_ST_1_r" description="Voltage Controller slave address acknowledge error event is true (pending)"/>
      <bitenum value="1" token="VC_SAERR_ST_1_w" description="Status bit is cleared to 0."/>
    </bitfield>
    <bitfield id="VP2_TRANXDONE_ST" width="1" begin="21" end="21" resetval="0x0" description="Voltage Processor 2 transaction completion status. This status is set when a transaction is completed in the voltage processor. It is cleared by software." range="" rwaccess="RW">
      <bitenum value="0" token="VP2_TRANXDONE_ST_0_r" description="Voltage Processor 2 transaction done event is false"/>
      <bitenum value="0" token="VP2_TRANXDONE_ST_0_w" description="Status bit unchanged"/>
      <bitenum value="1" token="VP2_TRANXDONE_ST_1_r" description="Voltage Processor 2 transaction done event is true (pending)"/>
      <bitenum value="1" token="VP2_TRANXDONE_ST_1_w" description="Status bit is cleared to 0."/>
    </bitfield>
    <bitfield id="VP2_EQVALUE_ST" width="1" begin="20" end="20" resetval="0x0" description="Voltage Processor 2 voltage value change event. This status is set when an update has been requested but the new voltage value is the same as the current SMPS voltage value. It is cleared by software." range="" rwaccess="RW">
      <bitenum value="0" token="VP2_EQVALUE_ST_0_r" description="Voltage Processor 2 no voltage value change event is false"/>
      <bitenum value="0" token="VP2_EQVALUE_ST_0_w" description="Status bit unchanged"/>
      <bitenum value="1" token="VP2_EQVALUE_ST_1_r" description="Voltage Processor 2 no voltage value change event is true (pending)"/>
      <bitenum value="1" token="VP2_EQVALUE_ST_1_w" description="Status bit is cleared to 0."/>
    </bitfield>
    <bitfield id="VP2_NOSMPSACK_ST" width="1" begin="19" end="19" resetval="0x0" description="Voltage Processor 2 timeout event status. This status is set when the timeout occured before the SMPS acknowledge. It is cleared by SW." range="" rwaccess="RW">
      <bitenum value="0" token="VP2_NOSMPSACK_ST_0_r" description="Voltage Processor 2 timeout event is false"/>
      <bitenum value="0" token="VP2_NOSMPSACK_ST_0_w" description="Status bit unchanged"/>
      <bitenum value="1" token="VP2_NOSMPSACK_ST_1_r" description="Voltage Processor 2 timeout event is true (pending)"/>
      <bitenum value="1" token="VP2_NOSMPSACK_ST_1_w" description="Status bit is cleared to 0."/>
    </bitfield>
    <bitfield id="VP2_MAXVDD_ST" width="1" begin="18" end="18" resetval="0x0" description="Voltage Processor 2 voltage higher limit event status. This status is set when the voltage higher limit is reached. It is cleared by SW." range="" rwaccess="RW">
      <bitenum value="0" token="VP2_MAXVDD_ST_0_r" description="Voltage Processor 2 voltage higher limit event is false"/>
      <bitenum value="0" token="VP2_MAXVDD_ST_0_w" description="Status bit unchanged"/>
      <bitenum value="1" token="VP2_MAXVDD_ST_1_r" description="Voltage Processor 2 voltage higher limit event is true (pending)"/>
      <bitenum value="1" token="VP2_MAXVDD_ST_1_w" description="Status bit is cleared to 0."/>
    </bitfield>
    <bitfield id="VP2_MINVDD_ST" width="1" begin="17" end="17" resetval="0x0" description="Voltage Processor 2 voltage lower limit event status. This status is set when the voltage lower limit is reached. It is cleared by SW." range="" rwaccess="RW">
      <bitenum value="0" token="VP2_MINVDD_ST_0_r" description="Voltage Processor 2 voltage lower limit event is false"/>
      <bitenum value="0" token="VP2_MINVDD_ST_0_w" description="Status bit unchanged"/>
      <bitenum value="1" token="VP2_MINVDD_ST_1_r" description="Voltage Processor 2 voltage lower limit event is true (pending)"/>
      <bitenum value="1" token="VP2_MINVDD_ST_1_w" description="Status bit is cleared to 0."/>
    </bitfield>
    <bitfield id="VP2_OPPCHANGEDONE_ST" width="1" begin="16" end="16" resetval="0x0" description="Voltage Processor 2 OPP change done status." range="" rwaccess="RW">
      <bitenum value="0" token="VP2_OPPCHANGEDONE_ST_0_r" description="Voltage Processor 2 OPP change done event is false"/>
      <bitenum value="0" token="VP2_OPPCHANGEDONE_ST_0_w" description="Status bit unchanged"/>
      <bitenum value="1" token="VP2_OPPCHANGEDONE_ST_1_r" description="Voltage Processor 2 OPP change done event is true (pending)"/>
      <bitenum value="1" token="VP2_OPPCHANGEDONE_ST_1_w" description="Status bit is cleared to 0."/>
    </bitfield>
    <bitfield id="VP1_TRANXDONE_ST" width="1" begin="15" end="15" resetval="0x0" description="Voltage Processor 1 transaction completion status. This status is set when a transaction is completed in the voltage processor. It is cleared by SW." range="" rwaccess="RW">
      <bitenum value="0" token="VP1_TRANXDONE_ST_0_r" description="Voltage Processor 1 transaction done event is false"/>
      <bitenum value="0" token="VP1_TRANXDONE_ST_0_w" description="Status bit unchanged"/>
      <bitenum value="1" token="VP1_TRANXDONE_ST_1_r" description="Voltage Processor 1 transaction done event is true (pending)"/>
      <bitenum value="1" token="VP1_TRANXDONE_ST_1_w" description="Status bit is cleared to 0."/>
    </bitfield>
    <bitfield id="VP1_EQVALUE_ST" width="1" begin="14" end="14" resetval="0x0" description="Voltage Processor 1 voltage value change event. This status is set when an update has been requested but the new voltage value is the same as the current SMPS voltage value. It is cleared by SW." range="" rwaccess="RW">
      <bitenum value="0" token="VP1_EQVALUE_ST_0_r" description="Voltage Processor 1 no voltage value change event is false"/>
      <bitenum value="0" token="VP1_EQVALUE_ST_0_w" description="Status bit unchanged"/>
      <bitenum value="1" token="VP1_EQVALUE_ST_1_r" description="Voltage Processor 1 no voltage value change event is true (pending)"/>
      <bitenum value="1" token="VP1_EQVALUE_ST_1_w" description="Status bit is cleared to 0."/>
    </bitfield>
    <bitfield id="VP1_NOSMPSACK_ST" width="1" begin="13" end="13" resetval="0x0" description="Voltage Processor 1 timeout event status. This status is set when the timeout occured before the SMPS acknowledge. It is cleared by SW." range="" rwaccess="RW">
      <bitenum value="0" token="VP1_NOSMPSACK_ST_0_r" description="Voltage Processor 1 timeout event is false"/>
      <bitenum value="0" token="VP1_NOSMPSACK_ST_0_w" description="Status bit unchanged"/>
      <bitenum value="1" token="VP1_NOSMPSACK_ST_1_r" description="Voltage Processor 1 timeout event is true (pending)"/>
      <bitenum value="1" token="VP1_NOSMPSACK_ST_1_w" description="Status bit is cleared to 0."/>
    </bitfield>
    <bitfield id="VP1_MAXVDD_ST" width="1" begin="12" end="12" resetval="0x0" description="Voltage Processor 1 voltage higher limit event status. This status is set when the voltage higher limit is reached. It is cleared by SW." range="" rwaccess="RW">
      <bitenum value="0" token="VP1_MAXVDD_ST_0_r" description="Voltage Processor 1 voltage higher limit event is false"/>
      <bitenum value="0" token="VP1_MAXVDD_ST_0_w" description="Status bit unchanged"/>
      <bitenum value="1" token="VP1_MAXVDD_ST_1_r" description="Voltage Processor 1 voltage higher limit event is true (pending)"/>
      <bitenum value="1" token="VP1_MAXVDD_ST_1_w" description="Status bit is cleared to 0."/>
    </bitfield>
    <bitfield id="VP1_MINVDD_ST" width="1" begin="11" end="11" resetval="0x0" description="Voltage Processor 1 voltage lower limit event status. This status is set when the voltage lower limit is reached. It is cleared by SW." range="" rwaccess="RW">
      <bitenum value="0" token="VP1_MINVDD_ST_0_r" description="Voltage Processor 1 voltage lower limit event is false"/>
      <bitenum value="0" token="VP1_MINVDD_ST_0_w" description="Status bit unchanged"/>
      <bitenum value="1" token="VP1_MINVDD_ST_1_r" description="Voltage Processor 1 voltage lower limit event is true (pending)"/>
      <bitenum value="1" token="VP1_MINVDD_ST_1_w" description="Status bit is cleared to 0."/>
    </bitfield>
    <bitfield id="VP1_OPPCHANGEDONE_ST" width="1" begin="10" end="10" resetval="0x0" description="Voltage Processor 1 OPP change done status." range="" rwaccess="RW">
      <bitenum value="0" token="VP1_OPPCHANGEDONE_ST_0_r" description="Voltage Processor 1 OPP change done event is false"/>
      <bitenum value="0" token="VP1_OPPCHANGEDONE_ST_0_w" description="Status bit unchanged"/>
      <bitenum value="1" token="VP1_OPPCHANGEDONE_ST_1_r" description="Voltage Processor 1 OPP change done event is true (pending)"/>
      <bitenum value="1" token="VP1_OPPCHANGEDONE_ST_1_w" description="Status bit is cleared to 0."/>
    </bitfield>
    <bitfield id="IO_ST" width="1" begin="9" end="9" resetval="0x0" description="IO pad event status" range="" rwaccess="RW">
      <bitenum value="0" token="IO_ST_0_r" description="IO pad event is false"/>
      <bitenum value="0" token="IO_ST_0_w" description="Status bit unchanged"/>
      <bitenum value="1" token="IO_ST_1_r" description="IO pad event is true (pending)"/>
      <bitenum value="1" token="IO_ST_1_w" description="Status bit is cleared to 0."/>
    </bitfield>
    <bitfield id="IVA2_DPLL_ST" width="1" begin="8" end="8" resetval="0x0" description="IVA2 DPLL recalibration event status" range="" rwaccess="RW">
      <bitenum value="0" token="IVA2_DPLL_ST_0_r" description="IVA2 DPLL recalibration event is false"/>
      <bitenum value="0" token="IVA2_DPLL_ST_0_w" description="Status bit unchanged"/>
      <bitenum value="1" token="IVA2_DPLL_ST_1_r" description="IVA2 DPLL recalibration event is true (pending)"/>
      <bitenum value="1" token="IVA2_DPLL_ST_1_w" description="Status bit is cleared to 0."/>
    </bitfield>
    <bitfield id="MPU_DPLL_ST" width="1" begin="7" end="7" resetval="0x0" description="DPLL1 recalibration event status" range="" rwaccess="RW">
      <bitenum value="0" token="MPU_DPLL_ST_0_r" description="DPLL1 recalibration event is false"/>
      <bitenum value="0" token="MPU_DPLL_ST_0_w" description="Status bit unchanged"/>
      <bitenum value="1" token="MPU_DPLL_ST_1_r" description="DPLL1 recalibration event is true (pending)"/>
      <bitenum value="1" token="MPU_DPLL_ST_1_w" description="Status bit is cleared to 0."/>
    </bitfield>
    <bitfield id="PERIPH_DPLL_ST" width="1" begin="6" end="6" resetval="0x0" description="DPLL4 recalibration event status" range="" rwaccess="RW">
      <bitenum value="0" token="PERIPH_DPLL_ST_0_r" description="DPLL4 recalibration event is false"/>
      <bitenum value="0" token="PERIPH_DPLL_ST_0_w" description="Status bit unchanged"/>
      <bitenum value="1" token="PERIPH_DPLL_ST_1_r" description="DPLL4 recalibration event is true (pending)"/>
      <bitenum value="1" token="PERIPH_DPLL_ST_1_w" description="Status bit is cleared to 0."/>
    </bitfield>
    <bitfield id="CORE_DPLL_ST" width="1" begin="5" end="5" resetval="0x0" description="DPLL3 recalibration event status" range="" rwaccess="RW">
      <bitenum value="0" token="CORE_DPLL_ST_0_r" description="DPLL3 recalibration event is false"/>
      <bitenum value="0" token="CORE_DPLL_ST_0_w" description="Status bit unchanged"/>
      <bitenum value="1" token="CORE_DPLL_ST_1_r" description="DPLL3 recalibration event is true (pending)"/>
      <bitenum value="1" token="CORE_DPLL_ST_1_w" description="Status bit is cleared to 0."/>
    </bitfield>
    <bitfield id="TRANSITION_ST" width="1" begin="4" end="4" resetval="0x0" description="Software supervised transition completed event status" range="" rwaccess="RW">
      <bitenum value="0" token="TRANSITION_ST_0_r" description="Software supervised transition completed event is false"/>
      <bitenum value="0" token="TRANSITION_ST_0_w" description="Status bit unchanged"/>
      <bitenum value="1" token="TRANSITION_ST_1_r" description="Software supervised transition completed event is true (pending)"/>
      <bitenum value="1" token="TRANSITION_ST_1_w" description="Status bit is cleared to 0."/>
    </bitfield>
    <bitfield id="EVGENOFF_ST" width="1" begin="3" end="3" resetval="0x0" description="Event Generator endOFFtime status" range="" rwaccess="RW">
      <bitenum value="0" token="EVGENOFF_ST_0_r" description="End of OFF time event is false"/>
      <bitenum value="0" token="EVGENOFF_ST_0_w" description="Status bit unchanged"/>
      <bitenum value="1" token="EVGENOFF_ST_1_r" description="End of OFF time event is true (pending)"/>
      <bitenum value="1" token="EVGENOFF_ST_1_w" description="Status bit is cleared to 0."/>
    </bitfield>
    <bitfield id="EVGENON_ST" width="1" begin="2" end="2" resetval="0x0" description="Event Generator endONtime status" range="" rwaccess="RW">
      <bitenum value="0" token="EVGENON_ST_0_r" description="End of ON time event is false"/>
      <bitenum value="0" token="EVGENON_ST_0_w" description="Status bit unchanged"/>
      <bitenum value="1" token="EVGENON_ST_1_r" description="End of ON time event is true (pending)"/>
      <bitenum value="1" token="EVGENON_ST_1_w" description="Status bit is cleared to 0."/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="1" end="1" resetval="0x0" description="Write 0s for future compatibility. Reads returns 0." range="" rwaccess="R"/>
    <bitfield id="WKUP_ST" width="1" begin="0" end="0" resetval="0x0" description="MPU peripherals group wake-up event status" range="" rwaccess="RW">
      <bitenum value="0" token="WKUP_ST_0_r" description="Wake-up event is false"/>
      <bitenum value="0" token="WKUP_ST_0_w" description="Status bit unchanged"/>
      <bitenum value="1" token="WKUP_ST_1_r" description="Wake-up event is true (pending)"/>
      <bitenum value="1" token="WKUP_ST_1_w" description="Status bit is cleared to 0."/>
    </bitfield>
  </register>
  <register id="PRM_IRQENABLE_MPU" acronym="PRM_IRQENABLE_MPU" offset="0x1C" width="32" description="The interrupt enable register allows masking/unmasking the module internal sources of interrupt, on a event-by-event basis. This registers applies on the interrupt line 0 mapped to the MPU interrupt controller.">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0x00" description="Write 0s for future compatibility. Reads returns 0." range="" rwaccess="R"/>
    <bitfield id="VC_BYPASS_ACK_EN" width="1" begin="28" end="28" resetval="0" description="Voltage controller's acknowledge to the bypass interface mask." range="" rwaccess="RWdual">
      <bitenum value="0" token="VC_BYPASS_ACK_EN_0" description="Voltage controller's acknowledge to the bypass interface event is masked."/>
      <bitenum value="1" token="VC_BYPASS_ACK_EN_1" description="Voltage controller's acknowledge to the bypass interface event generates an interrupt."/>
    </bitfield>
    <bitfield id="VC_VP1_ACK_EN" width="1" begin="27" end="27" resetval="0" description="Voltage controller's acknowledge to the VDD1 voltage processor mask." range="" rwaccess="RWdual">
      <bitenum value="0" token="VC_VP1_ACK_EN_0" description="Voltage controller's acknowledge to the VDD1 voltage processor event is masked."/>
      <bitenum value="1" token="VC_VP1_ACK_EN_1" description="Voltage controller's acknowledge to the VDD1 voltage processor event generates an interrupt."/>
    </bitfield>
    <bitfield id="ABB_LDO_TRANXDONE_EN" width="1" begin="26" end="26" resetval="0" description="ABB LDO transaction done mask." range="" rwaccess="RWdual">
      <bitenum value="0" token="ABB_LDO_TRANXDONE_EN_0" description="ABB LDO transaction done event is masked."/>
      <bitenum value="1" token="ABB_LDO_TRANXDONE_EN_1" description="ABB LDO transaction done event generates an interrupt."/>
    </bitfield>
    <bitfield id="SND_PERIPH_DPLL_RECAL_EN" width="1" begin="25" end="25" resetval="0x0" description="DPLL5 recalibration mask" range="" rwaccess="RW">
      <bitenum value="0" token="SND_PERIPH_DPLL_RECAL_EN_0" description="DPLL5 recalibration event is masked"/>
      <bitenum value="1" token="SND_PERIPH_DPLL_RECAL_EN_1" description="DPLL5 recalibration event generates an interrupt"/>
    </bitfield>
    <bitfield id="VC_TIMEOUTERR_EN" width="1" begin="24" end="24" resetval="0x0" description="Voltage Controller timeout error mask." range="" rwaccess="RW">
      <bitenum value="0" token="VC_TIMEOUTERR_EN_0" description="Voltage Controller timeout error event is masked"/>
      <bitenum value="1" token="VC_TIMEOUTERR_EN_1" description="Voltage Controller timeout error event generates an interrupt"/>
    </bitfield>
    <bitfield id="VC_RAERR_EN" width="1" begin="23" end="23" resetval="0x0" description="Voltage Controller register address acknowledge error mask." range="" rwaccess="RW">
      <bitenum value="0" token="VC_RAERR_EN_0" description="Voltage Controller register address acknowledge error event is masked"/>
      <bitenum value="1" token="VC_RAERR_EN_1" description="Voltage Controller register address acknowledge error event generates an interrupt"/>
    </bitfield>
    <bitfield id="VC_SAERR_EN" width="1" begin="22" end="22" resetval="0x0" description="Voltage Controller slave address acknowledge error mask." range="" rwaccess="RW">
      <bitenum value="0" token="VC_SAERR_EN_0" description="Voltage Controller slave address acknowledge error event is masked"/>
      <bitenum value="1" token="VC_SAERR_EN_1" description="Voltage Controller slave address acknowledge error event generates an interrupt"/>
    </bitfield>
    <bitfield id="VP2_TRANXDONE_EN" width="1" begin="21" end="21" resetval="0x0" description="Voltage Processor 2 transaction done mask." range="" rwaccess="RW">
      <bitenum value="0" token="VP2_TRANXDONE_EN_0" description="Voltage Processor 2 transaction done event is masked"/>
      <bitenum value="1" token="VP2_TRANXDONE_EN_1" description="Voltage Processor 2 transaction done event generates an interrupt"/>
    </bitfield>
    <bitfield id="VP2_EQVALUE_EN" width="1" begin="20" end="20" resetval="0x0" description="Voltage Processor 2 voltage value change mask." range="" rwaccess="RW">
      <bitenum value="0" token="VP2_EQVALUE_EN_0" description="Voltage Processor 2 voltage value change event is masked"/>
      <bitenum value="1" token="VP2_EQVALUE_EN_1" description="Voltage Processor 2 voltage value change event generates an interrupt"/>
    </bitfield>
    <bitfield id="VP2_NOSMPSACK_EN" width="1" begin="19" end="19" resetval="0x0" description="Voltage Processor 2 timeout mask." range="" rwaccess="RW">
      <bitenum value="0" token="VP2_NOSMPSACK_EN_0" description="Voltage Processor 2 timeout event is masked"/>
      <bitenum value="1" token="VP2_NOSMPSACK_EN_1" description="Voltage Processor 2 timeout event generates an interrupt"/>
    </bitfield>
    <bitfield id="VP2_MAXVDD_EN" width="1" begin="18" end="18" resetval="0x0" description="Voltage Processor 2 higher voltage limit mask." range="" rwaccess="RW">
      <bitenum value="0" token="VP2_MAXVDD_EN_0" description="Voltage Processor 2 higher voltage limit event is masked"/>
      <bitenum value="1" token="VP2_MAXVDD_EN_1" description="Voltage Processor 2 higher voltage limit event generates an interrupt"/>
    </bitfield>
    <bitfield id="VP2_MINVDD_EN" width="1" begin="17" end="17" resetval="0x0" description="Voltage Processor 2 lower voltage limit mask." range="" rwaccess="RW">
      <bitenum value="0" token="VP2_MINVDD_EN_0" description="Voltage Processor 2 lower voltage limit event is masked"/>
      <bitenum value="1" token="VP2_MINVDD_EN_1" description="Voltage Processor 2 lower voltage limit event generates an interrupt"/>
    </bitfield>
    <bitfield id="VP2_OPPCHANGEDONE_EN" width="1" begin="16" end="16" resetval="0x0" description="Voltage Processor 2 OPP change done mask." range="" rwaccess="RW">
      <bitenum value="0" token="VP2_OPPCHANGEDONE_EN_0" description="Voltage Processor 2 OPPChangeDone event is masked"/>
      <bitenum value="1" token="VP2_OPPCHANGEDONE_EN_1" description="Voltage Processor 2 OPPChangeDone event generates an interrupt"/>
    </bitfield>
    <bitfield id="VP1_TRANXDONE_EN" width="1" begin="15" end="15" resetval="0x0" description="Voltage Processor 1 transaction done mask." range="" rwaccess="RW">
      <bitenum value="0" token="VP1_TRANXDONE_EN_0" description="Voltage Processor 1 transaction done event is masked"/>
      <bitenum value="1" token="VP1_TRANXDONE_EN_1" description="Voltage Processor 1 transaction done event generates an interrupt"/>
    </bitfield>
    <bitfield id="VP1_EQVALUE_EN" width="1" begin="14" end="14" resetval="0x0" description="Voltage Processor 1 voltage value change mask." range="" rwaccess="RW">
      <bitenum value="0" token="VP1_EQVALUE_EN_0" description="Voltage Processor 1 voltage value change event is masked"/>
      <bitenum value="1" token="VP1_EQVALUE_EN_1" description="Voltage Processor 1 voltage value change event generates an interrupt"/>
    </bitfield>
    <bitfield id="VP1_NOSMPSACK_EN" width="1" begin="13" end="13" resetval="0x0" description="Voltage Processor 1 timeout mask." range="" rwaccess="RW">
      <bitenum value="0" token="VP1_NOSMPSACK_EN_0" description="Voltage Processor 1 timeout event is masked"/>
      <bitenum value="1" token="VP1_NOSMPSACK_EN_1" description="Voltage Processor 1 timeout event generates an interrupt"/>
    </bitfield>
    <bitfield id="VP1_MAXVDD_EN" width="1" begin="12" end="12" resetval="0x0" description="Voltage Processor 1 voltage higher limit mask." range="" rwaccess="RW">
      <bitenum value="0" token="VP1_MAXVDD_EN_0" description="Voltage Processor 1 voltage higher limit event is masked"/>
      <bitenum value="1" token="VP1_MAXVDD_EN_1" description="Voltage Processor 1 voltage higher limit event generates an interrupt"/>
    </bitfield>
    <bitfield id="VP1_MINVDD_EN" width="1" begin="11" end="11" resetval="0x0" description="Voltage Processor 1 voltage lower limit mask." range="" rwaccess="RW">
      <bitenum value="0" token="VP1_MINVDD_EN_0" description="Voltage Processor 1 voltage lower limit event is masked"/>
      <bitenum value="1" token="VP1_MINVDD_EN_1" description="Voltage Processor 1 voltage lower limit event generates an interrupt"/>
    </bitfield>
    <bitfield id="VP1_OPPCHANGEDONE_EN" width="1" begin="10" end="10" resetval="0x0" description="Voltage Processor 1 OPP change done mask." range="" rwaccess="RW">
      <bitenum value="0" token="VP1_OPPCHANGEDONE_EN_0" description="Voltage Processor 1 OPPChangeDone event is masked"/>
      <bitenum value="1" token="VP1_OPPCHANGEDONE_EN_1" description="Voltage Processor 1 OPPChangeDone event generates an interrupt"/>
    </bitfield>
    <bitfield id="IO_EN" width="1" begin="9" end="9" resetval="0x0" description="IO pad event mask" range="" rwaccess="RW">
      <bitenum value="0" token="IO_EN_0" description="IO pad event is masked"/>
      <bitenum value="1" token="IO_EN_1" description="IO pad event generates an interrupt"/>
    </bitfield>
    <bitfield id="IVA2_DPLL_RECAL_EN" width="1" begin="8" end="8" resetval="0x0" description="IVA2 DPLL recalibration mask" range="" rwaccess="RW">
      <bitenum value="0" token="IVA2_DPLL_RECAL_EN_0" description="IVA2 DPLL recalibration event is masked"/>
      <bitenum value="1" token="IVA2_DPLL_RECAL_EN_1" description="IVA2 DPLL recalibration event generates an interrupt"/>
    </bitfield>
    <bitfield id="MPU_DPLL_RECAL_EN" width="1" begin="7" end="7" resetval="0x0" description="DPLL1 recalibration mask" range="" rwaccess="RW">
      <bitenum value="0" token="MPU_DPLL_RECAL_EN_0" description="DPLL1 recalibration event is masked"/>
      <bitenum value="1" token="MPU_DPLL_RECAL_EN_1" description="DPLL1 recalibration event generates an interrupt"/>
    </bitfield>
    <bitfield id="PERIPH_DPLL_RECAL_EN" width="1" begin="6" end="6" resetval="0x0" description="DPLL4 recalibration mask" range="" rwaccess="RW">
      <bitenum value="0" token="PERIPH_DPLL_RECAL_EN_0" description="DPLL4 recalibration event is masked"/>
      <bitenum value="1" token="PERIPH_DPLL_RECAL_EN_1" description="DPLL4 recalibration event generates an interrupt"/>
    </bitfield>
    <bitfield id="CORE_DPLL_RECAL_EN" width="1" begin="5" end="5" resetval="0x0" description="DPLL3 recalibration mask" range="" rwaccess="RW">
      <bitenum value="0" token="CORE_DPLL_RECAL_EN_0" description="DPLL3 recalibration event is masked"/>
      <bitenum value="1" token="CORE_DPLL_RECAL_EN_1" description="DPLL3 recalibration event generates an interrupt"/>
    </bitfield>
    <bitfield id="TRANSITION_EN" width="1" begin="4" end="4" resetval="0x0" description="Software supervised transition completed event mask" range="" rwaccess="RW">
      <bitenum value="0" token="TRANSITION_EN_0" description="Software supervised transition completed event is masked."/>
      <bitenum value="1" token="TRANSITION_EN_1" description="Software supervised transition completed event generates an interrupt."/>
    </bitfield>
    <bitfield id="EVGENOFF_EN" width="1" begin="3" end="3" resetval="0x0" description="Event Generator endOFFtime mask" range="" rwaccess="RW">
      <bitenum value="0" token="EVGENOFF_EN_0" description="End of OFF time event is masked"/>
      <bitenum value="1" token="EVGENOFF_EN_1" description="End of OFF time event generates an interrupt"/>
    </bitfield>
    <bitfield id="EVGENON_EN" width="1" begin="2" end="2" resetval="0x0" description="Event Generator endONtime mask" range="" rwaccess="RW">
      <bitenum value="0" token="EVGENON_EN_0" description="End of ON time event is masked"/>
      <bitenum value="1" token="EVGENON_EN_1" description="End of ON time event generates an interrupt"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="1" end="1" resetval="0x0" description="Write 0s for future compatibility. Reads returns 0." range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="0" end="0" resetval="0x0" description="MPU peripherals group wake-up event mask" range="" rwaccess="RW">
      <bitenum value="0" token="WKUP_EN_0" description="MPU peripherals group wake-up event is masked"/>
      <bitenum value="1" token="WKUP_EN_1" description="MPU peripherals group wake-up event generates an interrupt"/>
    </bitfield>
  </register>
</module>
