component Secuencias
	port (
		clk: in STD_LOGIC;
		P: in STD_LOGIC;
		X: in STD_LOGIC;
		N: out STD_LOGIC_VECTOR (2 downto 0);
		T: out STD_LOGIC);
end component;


instance_name : Secuencias
( clk => ,
 N => ,
 P => ,
 T => ,
 X => );
