Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Tue Dec 12 18:30:40 2023
| Host         : seshanpc running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_timing -file obj/post_synth_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.515ns  (required time - arrival time)
  Source:                 main/graph/mem_req_out2_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            main/gmem/data_mem/ram_data_b_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        8.334ns  (logic 1.907ns (22.882%)  route 6.427ns (77.118%))
  Logic Levels:           8  (LUT3=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 12.660 - 10.000 ) 
    Source Clock Delay      (SCD):    2.920ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     2.240    clk_100mhz_IBUF
                         BUFG (Prop_bufg_I_O)         0.096     2.336 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3052, unplaced)      0.584     2.920    main/graph/clk_100mhz_IBUF_BUFG
                         FDRE                                         r  main/graph/mem_req_out2_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456     3.376 r  main/graph/mem_req_out2_reg[12]/Q
                         net (fo=82, unplaced)        1.060     4.436    main/graph/mem_req_out2[12]
                         LUT6 (Prop_lut6_I0_O)        0.295     4.731 r  main/graph/ram_data_b[13]_i_629/O
                         net (fo=84, unplaced)        0.997     5.728    main/graph/ram_data_b[13]_i_629_n_0
                         LUT3 (Prop_lut3_I0_O)        0.124     5.852 r  main/graph/ram_data_b[13]_i_660/O
                         net (fo=80, unplaced)        0.996     6.848    main/graph/ram_data_b[13]_i_660_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     6.972 r  main/graph/ram_data_b[10]_i_343/O
                         net (fo=1, unplaced)         0.902     7.874    main/graph/ram_data_b[10]_i_343_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.998 r  main/graph/ram_data_b[10]_i_118/O
                         net (fo=1, unplaced)         0.665     8.663    main/graph/ram_data_b[10]_i_118_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     8.787 r  main/graph/ram_data_b[10]_i_35/O
                         net (fo=1, unplaced)         0.000     8.787    main/graph/ram_data_b[10]_i_35_n_0
                         MUXF7 (Prop_muxf7_I0_O)      0.238     9.025 r  main/graph/ram_data_b_reg[10]_i_10/O
                         net (fo=1, unplaced)         0.905     9.930    main/graph/ram_data_b_reg[10]_i_10_n_0
                         LUT6 (Prop_lut6_I0_O)        0.298    10.228 r  main/graph/ram_data_b[10]_i_3/O
                         net (fo=1, unplaced)         0.902    11.130    main/graph/ram_data_b[10]_i_3_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    11.254 r  main/graph/ram_data_b[10]_i_1/O
                         net (fo=1, unplaced)         0.000    11.254    main/gmem/data_mem/ram_data_b_reg[14]_0[10]
                         FDRE                                         r  main/gmem/data_mem/ram_data_b_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    12.130    clk_100mhz_IBUF
                         BUFG (Prop_bufg_I_O)         0.091    12.221 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3052, unplaced)      0.439    12.660    main/gmem/data_mem/clk_100mhz_IBUF_BUFG
                         FDRE                                         r  main/gmem/data_mem/ram_data_b_reg[10]/C
                         clock pessimism              0.115    12.775    
                         clock uncertainty           -0.035    12.740    
                         FDRE (Setup_fdre_C_D)        0.029    12.769    main/gmem/data_mem/ram_data_b_reg[10]
  -------------------------------------------------------------------
                         required time                         12.769    
                         arrival time                         -11.254    
  -------------------------------------------------------------------
                         slack                                  1.515    




