module partsel_00601(ctrl, s0, s1, s2, s3, x0, x1, x2, x3, y);
  input [3:0] ctrl;
  input [2:0] s0;
  input [2:0] s1;
  input [2:0] s2;
  input [2:0] s3;
  input [31:0] x0;
  input signed [31:0] x1;
  input [31:0] x2;
  input signed [31:0] x3;
  wire [5:26] x4;
  wire [31:4] x5;
  wire signed [1:29] x6;
  wire signed [24:0] x7;
  wire signed [30:7] x8;
  wire [4:29] x9;
  wire [2:30] x10;
  wire signed [0:31] x11;
  wire [7:25] x12;
  wire [7:27] x13;
  wire [27:5] x14;
  wire [25:1] x15;
  output [127:0] y;
  wire [31:0] y0;
  wire signed [31:0] y1;
  wire [31:0] y2;
  wire signed [31:0] y3;
  assign y = {y0,y1,y2,y3};
  localparam signed [30:4] p0 = 923434163;
  localparam signed [28:7] p1 = 672963281;
  localparam [27:4] p2 = 285063558;
  localparam signed [30:0] p3 = 79696322;
  assign x4 = (((ctrl[2] && !ctrl[0] && ctrl[1] ? p1[10 + s1] : (x0[9 +: 3] - {p0[10 +: 3], x0[29 + s3 +: 2]})) + x1[10 +: 3]) | p0[20]);
  assign x5 = (({2{(x2[19 -: 1] ^ {(x0[19 + s3] + p3[16]), p3})}} ^ ((p1[21] | x3) + p0[11 + s2 +: 4])) & p3[9 + s1 +: 5]);
  assign x6 = (p0[22 -: 2] - {2{(x5[19 + s3 -: 1] + p2[19 +: 3])}});
  assign x7 = x0;
  assign x8 = {2{x6[20]}};
  assign x9 = (p0[15] & p3[11 + s2]);
  assign x10 = x9[15 + s2 -: 2];
  assign x11 = (!ctrl[3] && ctrl[0] && ctrl[0] ? {2{p2}} : ({2{{((x0[8 +: 1] - p0[9 + s2]) + (x9[16 + s2 +: 4] & (x4[18 -: 3] & x4[19 -: 3]))), (x6[13 -: 3] | ((x6[19 -: 1] & p0[19 + s2]) ^ x1[11 + s0 +: 4]))}}} - p1));
  assign x12 = x0;
  assign x13 = ({(!ctrl[2] || ctrl[1] && ctrl[3] ? ((p2[13 + s3] + p1[23 -: 1]) - x6[15]) : x2[15 + s1]), (p2[9] + p3[13 +: 2])} | p3[17 + s2 +: 3]);
  assign x14 = p2[15 + s0 +: 2];
  assign x15 = (x4[13 + s1 -: 6] + p2);
  assign y0 = p0[17 + s3 +: 7];
  assign y1 = p1;
  assign y2 = (p2 | p0[6 + s0]);
  assign y3 = ({x15[19 + s0 -: 7], {{2{p1[10 +: 1]}}, x0[8 +: 1]}} + (ctrl[3] || ctrl[1] || ctrl[0] ? {2{x6}} : (x13[12 +: 3] ^ x11[19 + s3 +: 2])));
endmodule
