```verilog
always @(negedge clk or posedge reset) begin
    if (reset) begin
        q <= 8'b00110100; // Reset to 0x34
    end else begin
        q <= d;
    end
end

endmodule
```