

================================================================
== Vitis HLS Report for 'filt'
================================================================
* Date:           Thu Apr 11 01:03:42 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        FIR_Test_Vitis
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  20.00 ns|  14.600 ns|     5.40 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_22_1  |        ?|        ?|         ?|          -|          -|     ?|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 114
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 114 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.82>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [filt.cpp:10]   --->   Operation 115 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_12" [filt.cpp:3]   --->   Operation 116 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%specinterface_ln3 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_13, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0" [filt.cpp:3]   --->   Operation 117 'specinterface' 'specinterface_ln3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 99, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 118 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 119 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y_V_data_V, i4 %y_V_keep_V, i4 %y_V_strb_V, i1 %y_V_user_V, i1 %y_V_last_V, i1 %y_V_id_V, i1 %y_V_dest_V, void @empty_3, i32 1, i32 1, void @empty_4, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 120 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %y_V_data_V"   --->   Operation 121 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %y_V_keep_V"   --->   Operation 122 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %y_V_strb_V"   --->   Operation 123 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %y_V_user_V"   --->   Operation 124 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %y_V_last_V"   --->   Operation 125 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %y_V_id_V"   --->   Operation 126 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %y_V_dest_V"   --->   Operation 127 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %c, void @empty_5, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_6, void @empty_7, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_8, i32 4294967295, i32 0"   --->   Operation 128 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %c, void @empty_9, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_8, i32 4294967295, i32 0"   --->   Operation 129 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x_V_data_V, i4 %x_V_keep_V, i4 %x_V_strb_V, i1 %x_V_user_V, i1 %x_V_last_V, i1 %x_V_id_V, i1 %x_V_dest_V, void @empty_3, i32 1, i32 1, void @empty_4, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 130 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %x_V_data_V"   --->   Operation 131 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %x_V_keep_V"   --->   Operation 132 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %x_V_strb_V"   --->   Operation 133 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %x_V_user_V"   --->   Operation 134 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %x_V_last_V"   --->   Operation 135 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %x_V_id_V"   --->   Operation 136 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %x_V_dest_V"   --->   Operation 137 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (1.00ns)   --->   "%c_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %c"   --->   Operation 138 'read' 'c_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln22 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %y_V_data_V, i4 %y_V_keep_V, i4 %y_V_strb_V, i1 %y_V_user_V, i1 %y_V_last_V, i1 %y_V_id_V, i1 %y_V_dest_V, void @empty_10" [filt.cpp:22]   --->   Operation 139 'specaxissidechannel' 'specaxissidechannel_ln22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln22 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %x_V_data_V, i4 %x_V_keep_V, i4 %x_V_strb_V, i1 %x_V_user_V, i1 %x_V_last_V, i1 %x_V_id_V, i1 %x_V_dest_V, void @empty_11" [filt.cpp:22]   --->   Operation 140 'specaxissidechannel' 'specaxissidechannel_ln22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %c_read, i32 2, i32 63" [filt.cpp:51]   --->   Operation 141 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%sext_ln51 = sext i62 %trunc_ln" [filt.cpp:51]   --->   Operation 142 'sext' 'sext_ln51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln51" [filt.cpp:51]   --->   Operation 143 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (1.82ns)   --->   "%store_ln10 = store i32 0, i32 %i" [filt.cpp:10]   --->   Operation 144 'store' 'store_ln10' <Predicate = true> <Delay = 1.82>
ST_1 : Operation 145 [1/1] (1.58ns)   --->   "%br_ln22 = br void %VITIS_LOOP_29_2" [filt.cpp:22]   --->   Operation 145 'br' 'br_ln22' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 1.00>
ST_2 : Operation 146 [1/1] (1.00ns)   --->   "%empty = read i44 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %x_V_data_V, i4 %x_V_keep_V, i4 %x_V_strb_V, i1 %x_V_user_V, i1 %x_V_last_V, i1 %x_V_id_V, i1 %x_V_dest_V" [filt.cpp:23]   --->   Operation 146 'read' 'empty' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 147 [1/1] (0.00ns)   --->   "%tmp_data = extractvalue i44 %empty" [filt.cpp:23]   --->   Operation 147 'extractvalue' 'tmp_data' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 148 [1/1] (0.00ns)   --->   "%tmp_keep = extractvalue i44 %empty" [filt.cpp:23]   --->   Operation 148 'extractvalue' 'tmp_keep' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 149 [1/1] (0.00ns)   --->   "%tmp_strb = extractvalue i44 %empty" [filt.cpp:23]   --->   Operation 149 'extractvalue' 'tmp_strb' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_user = extractvalue i44 %empty" [filt.cpp:23]   --->   Operation 150 'extractvalue' 'tmp_user' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 151 [1/1] (0.00ns)   --->   "%tmp_last = extractvalue i44 %empty" [filt.cpp:23]   --->   Operation 151 'extractvalue' 'tmp_last' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_id = extractvalue i44 %empty" [filt.cpp:23]   --->   Operation 152 'extractvalue' 'tmp_id' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 153 [1/1] (0.00ns)   --->   "%tmp_dest = extractvalue i44 %empty" [filt.cpp:23]   --->   Operation 153 'extractvalue' 'tmp_dest' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.72>
ST_3 : Operation 154 [1/1] (0.00ns)   --->   "%read_coefs = phi i1 0, void %entry, i1 %spec_select287320, void %if.end42" [filt.cpp:70]   --->   Operation 154 'phi' 'read_coefs' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 155 [1/1] (0.00ns)   --->   "%i_1 = load i32 %i" [filt.cpp:72]   --->   Operation 155 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 156 [1/1] (0.00ns)   --->   "%empty_21 = wait i32 @_ssdm_op_Wait"   --->   Operation 156 'wait' 'empty_21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 157 [2/2] (6.72ns)   --->   "%targetBlock = call i1 @filt_Pipeline_VITIS_LOOP_29_2, i32 %i_1, i32 %tmp_data, i32 %gmem, i1 %read_coefs, i64 %c_read, i32 %x_V_data_V, i4 %x_V_keep_V, i4 %x_V_strb_V, i1 %x_V_user_V, i1 %x_V_last_V, i1 %x_V_id_V, i1 %x_V_dest_V" [filt.cpp:72]   --->   Operation 157 'call' 'targetBlock' <Predicate = true> <Delay = 6.72> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 158 [1/2] (0.00ns)   --->   "%targetBlock = call i1 @filt_Pipeline_VITIS_LOOP_29_2, i32 %i_1, i32 %tmp_data, i32 %gmem, i1 %read_coefs, i64 %c_read, i32 %x_V_data_V, i4 %x_V_keep_V, i4 %x_V_strb_V, i1 %x_V_user_V, i1 %x_V_last_V, i1 %x_V_id_V, i1 %x_V_dest_V" [filt.cpp:72]   --->   Operation 158 'call' 'targetBlock' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 14.6>
ST_5 : Operation 159 [1/1] (0.00ns)   --->   "%output_signal = phi i1 0, void %entry, i1 %output_signal_1313319, void %if.end42"   --->   Operation 159 'phi' 'output_signal' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 160 [1/1] (0.00ns)   --->   "%specloopname_ln22 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [filt.cpp:22]   --->   Operation 160 'specloopname' 'specloopname_ln22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 161 [1/1] (0.00ns)   --->   "%empty_22 = wait i32 @_ssdm_op_Wait"   --->   Operation 161 'wait' 'empty_22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 162 [1/1] (0.00ns)   --->   "%br_ln72 = br i1 %targetBlock, void %if.then, void %while.end" [filt.cpp:72]   --->   Operation 162 'br' 'br_ln72' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 163 [1/1] (1.00ns)   --->   "%empty_23 = read i44 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %x_V_data_V, i4 %x_V_keep_V, i4 %x_V_strb_V, i1 %x_V_user_V, i1 %x_V_last_V, i1 %x_V_id_V, i1 %x_V_dest_V" [filt.cpp:33]   --->   Operation 163 'read' 'empty_23' <Predicate = (!targetBlock)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 164 [1/1] (0.00ns)   --->   "%tmp_data_4 = extractvalue i44 %empty_23" [filt.cpp:33]   --->   Operation 164 'extractvalue' 'tmp_data_4' <Predicate = (!targetBlock)> <Delay = 0.00>
ST_5 : Operation 165 [1/1] (0.00ns)   --->   "%tmp_keep_1 = extractvalue i44 %empty_23" [filt.cpp:33]   --->   Operation 165 'extractvalue' 'tmp_keep_1' <Predicate = (!targetBlock)> <Delay = 0.00>
ST_5 : Operation 166 [1/1] (0.00ns)   --->   "%tmp_strb_1 = extractvalue i44 %empty_23" [filt.cpp:33]   --->   Operation 166 'extractvalue' 'tmp_strb_1' <Predicate = (!targetBlock)> <Delay = 0.00>
ST_5 : Operation 167 [1/1] (0.00ns)   --->   "%tmp_user_1 = extractvalue i44 %empty_23" [filt.cpp:33]   --->   Operation 167 'extractvalue' 'tmp_user_1' <Predicate = (!targetBlock)> <Delay = 0.00>
ST_5 : Operation 168 [1/1] (0.00ns)   --->   "%tmp_last_1 = extractvalue i44 %empty_23" [filt.cpp:33]   --->   Operation 168 'extractvalue' 'tmp_last_1' <Predicate = (!targetBlock)> <Delay = 0.00>
ST_5 : Operation 169 [1/1] (0.00ns)   --->   "%tmp_id_1 = extractvalue i44 %empty_23" [filt.cpp:33]   --->   Operation 169 'extractvalue' 'tmp_id_1' <Predicate = (!targetBlock)> <Delay = 0.00>
ST_5 : Operation 170 [1/1] (0.00ns)   --->   "%tmp_dest_1 = extractvalue i44 %empty_23" [filt.cpp:33]   --->   Operation 170 'extractvalue' 'tmp_dest_1' <Predicate = (!targetBlock)> <Delay = 0.00>
ST_5 : Operation 171 [1/1] (1.58ns)   --->   "%br_ln46 = br void %for.inc" [filt.cpp:46]   --->   Operation 171 'br' 'br_ln46' <Predicate = (!targetBlock)> <Delay = 1.58>
ST_5 : Operation 172 [1/1] (1.58ns)   --->   "%br_ln46 = br i1 %output_signal, void %if.end31, void %for.inc" [filt.cpp:46]   --->   Operation 172 'br' 'br_ln46' <Predicate = (targetBlock)> <Delay = 1.58>
ST_5 : Operation 173 [1/1] (2.55ns)   --->   "%read_coefs_2 = icmp_eq  i32 %tmp_data, i32 48879" [filt.cpp:70]   --->   Operation 173 'icmp' 'read_coefs_2' <Predicate = (targetBlock & !output_signal)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 174 [1/1] (2.55ns)   --->   "%add_ln72 = add i32 %i_1, i32 4294967295" [filt.cpp:72]   --->   Operation 174 'add' 'add_ln72' <Predicate = (targetBlock & !output_signal)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 175 [1/1] (0.69ns)   --->   "%i_3 = select i1 %read_coefs_2, i32 %add_ln72, i32 %i_1" [filt.cpp:70]   --->   Operation 175 'select' 'i_3' <Predicate = (targetBlock & !output_signal)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 176 [1/1] (0.00ns)   --->   "%br_ln77 = br i1 %tmp_last, void %if.end31.if.end42_crit_edge, void %while.end43" [filt.cpp:77]   --->   Operation 176 'br' 'br_ln77' <Predicate = (targetBlock & !output_signal)> <Delay = 0.00>
ST_5 : Operation 177 [1/1] (1.82ns)   --->   "%store_ln10 = store i32 %i_3, i32 %i" [filt.cpp:10]   --->   Operation 177 'store' 'store_ln10' <Predicate = (targetBlock & !output_signal & !tmp_last)> <Delay = 1.82>
ST_5 : Operation 178 [1/1] (1.58ns)   --->   "%br_ln77 = br void %if.end42" [filt.cpp:77]   --->   Operation 178 'br' 'br_ln77' <Predicate = (targetBlock & !output_signal & !tmp_last)> <Delay = 1.58>
ST_5 : Operation 179 [8/8] (14.6ns)   --->   "%empty_24 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 99" [filt.cpp:51]   --->   Operation 179 'readreq' 'empty_24' <Predicate = (output_signal) | (!targetBlock)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 14.6>
ST_6 : Operation 180 [1/1] (0.00ns)   --->   "%tmp_data_1311 = phi i32 %tmp_data_4, void %if.then, i32 %tmp_data, void %while.end"   --->   Operation 180 'phi' 'tmp_data_1311' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 181 [1/1] (0.00ns)   --->   "%tmp_keep_1310 = phi i4 %tmp_keep_1, void %if.then, i4 %tmp_keep, void %while.end"   --->   Operation 181 'phi' 'tmp_keep_1310' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 182 [1/1] (0.00ns)   --->   "%tmp_strb_1309 = phi i4 %tmp_strb_1, void %if.then, i4 %tmp_strb, void %while.end"   --->   Operation 182 'phi' 'tmp_strb_1309' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 183 [1/1] (0.00ns)   --->   "%tmp_user_1308 = phi i1 %tmp_user_1, void %if.then, i1 %tmp_user, void %while.end"   --->   Operation 183 'phi' 'tmp_user_1308' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 184 [1/1] (0.00ns)   --->   "%tmp_last_1306 = phi i1 %tmp_last_1, void %if.then, i1 %tmp_last, void %while.end"   --->   Operation 184 'phi' 'tmp_last_1306' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 185 [1/1] (0.00ns)   --->   "%tmp_id_1305 = phi i1 %tmp_id_1, void %if.then, i1 %tmp_id, void %while.end"   --->   Operation 185 'phi' 'tmp_id_1305' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 186 [1/1] (0.00ns)   --->   "%tmp_dest_1304 = phi i1 %tmp_dest_1, void %if.then, i1 %tmp_dest, void %while.end"   --->   Operation 186 'phi' 'tmp_dest_1304' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 187 [7/8] (14.6ns)   --->   "%empty_24 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 99" [filt.cpp:51]   --->   Operation 187 'readreq' 'empty_24' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 14.6>
ST_7 : Operation 188 [6/8] (14.6ns)   --->   "%empty_24 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 99" [filt.cpp:51]   --->   Operation 188 'readreq' 'empty_24' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 14.6>
ST_8 : Operation 189 [5/8] (14.6ns)   --->   "%empty_24 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 99" [filt.cpp:51]   --->   Operation 189 'readreq' 'empty_24' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 14.6>
ST_9 : Operation 190 [4/8] (14.6ns)   --->   "%empty_24 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 99" [filt.cpp:51]   --->   Operation 190 'readreq' 'empty_24' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 14.6>
ST_10 : Operation 191 [3/8] (14.6ns)   --->   "%empty_24 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 99" [filt.cpp:51]   --->   Operation 191 'readreq' 'empty_24' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 14.6>
ST_11 : Operation 192 [2/8] (14.6ns)   --->   "%empty_24 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 99" [filt.cpp:51]   --->   Operation 192 'readreq' 'empty_24' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 14.6>
ST_12 : Operation 193 [1/8] (14.6ns)   --->   "%empty_24 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 99" [filt.cpp:51]   --->   Operation 193 'readreq' 'empty_24' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 14.6>
ST_13 : Operation 194 [1/1] (14.6ns)   --->   "%gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:51]   --->   Operation 194 'read' 'gmem_addr_read' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 14.6>
ST_14 : Operation 195 [1/1] (14.6ns)   --->   "%gmem_addr_read_1 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:51]   --->   Operation 195 'read' 'gmem_addr_read_1' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 196 [1/1] (8.51ns)   --->   "%mul_ln54 = mul i32 %gmem_addr_read, i32 %tmp_data_1311" [filt.cpp:54]   --->   Operation 196 'mul' 'mul_ln54' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 14.6>
ST_15 : Operation 197 [2/2] (3.25ns)   --->   "%signal_shift_reg_load = load i32 97" [filt.cpp:50]   --->   Operation 197 'load' 'signal_shift_reg_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_15 : Operation 198 [1/1] (14.6ns)   --->   "%gmem_addr_read_2 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:51]   --->   Operation 198 'read' 'gmem_addr_read_2' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 199 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_1 = load i32 96" [filt.cpp:50]   --->   Operation 199 'load' 'signal_shift_reg_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 16 <SV = 15> <Delay = 14.6>
ST_16 : Operation 200 [1/2] (3.25ns)   --->   "%signal_shift_reg_load = load i32 97" [filt.cpp:50]   --->   Operation 200 'load' 'signal_shift_reg_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_16 : Operation 201 [1/1] (14.6ns)   --->   "%gmem_addr_read_3 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:51]   --->   Operation 201 'read' 'gmem_addr_read_3' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 202 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_1 = load i32 96" [filt.cpp:50]   --->   Operation 202 'load' 'signal_shift_reg_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_16 : Operation 203 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_2 = load i32 95" [filt.cpp:50]   --->   Operation 203 'load' 'signal_shift_reg_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_16 : Operation 204 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_3 = load i32 94" [filt.cpp:50]   --->   Operation 204 'load' 'signal_shift_reg_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 17 <SV = 16> <Delay = 14.6>
ST_17 : Operation 205 [1/1] (14.6ns)   --->   "%gmem_addr_read_4 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:51]   --->   Operation 205 'read' 'gmem_addr_read_4' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 206 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_2 = load i32 95" [filt.cpp:50]   --->   Operation 206 'load' 'signal_shift_reg_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_17 : Operation 207 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_3 = load i32 94" [filt.cpp:50]   --->   Operation 207 'load' 'signal_shift_reg_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_17 : Operation 208 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_4 = load i32 93" [filt.cpp:50]   --->   Operation 208 'load' 'signal_shift_reg_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_17 : Operation 209 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_5 = load i32 92" [filt.cpp:50]   --->   Operation 209 'load' 'signal_shift_reg_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 18 <SV = 17> <Delay = 14.6>
ST_18 : Operation 210 [1/1] (14.6ns)   --->   "%gmem_addr_read_5 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:51]   --->   Operation 210 'read' 'gmem_addr_read_5' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 211 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_4 = load i32 93" [filt.cpp:50]   --->   Operation 211 'load' 'signal_shift_reg_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_18 : Operation 212 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_5 = load i32 92" [filt.cpp:50]   --->   Operation 212 'load' 'signal_shift_reg_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_18 : Operation 213 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_6 = load i32 91" [filt.cpp:50]   --->   Operation 213 'load' 'signal_shift_reg_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_18 : Operation 214 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_7 = load i32 90" [filt.cpp:50]   --->   Operation 214 'load' 'signal_shift_reg_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 19 <SV = 18> <Delay = 14.6>
ST_19 : Operation 215 [1/1] (14.6ns)   --->   "%gmem_addr_read_6 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:51]   --->   Operation 215 'read' 'gmem_addr_read_6' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 216 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_6 = load i32 91" [filt.cpp:50]   --->   Operation 216 'load' 'signal_shift_reg_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_19 : Operation 217 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_7 = load i32 90" [filt.cpp:50]   --->   Operation 217 'load' 'signal_shift_reg_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_19 : Operation 218 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_8 = load i32 89" [filt.cpp:50]   --->   Operation 218 'load' 'signal_shift_reg_load_8' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_19 : Operation 219 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_9 = load i32 88" [filt.cpp:50]   --->   Operation 219 'load' 'signal_shift_reg_load_9' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 20 <SV = 19> <Delay = 14.6>
ST_20 : Operation 220 [1/1] (14.6ns)   --->   "%gmem_addr_read_7 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:51]   --->   Operation 220 'read' 'gmem_addr_read_7' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 221 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_8 = load i32 89" [filt.cpp:50]   --->   Operation 221 'load' 'signal_shift_reg_load_8' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_20 : Operation 222 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_9 = load i32 88" [filt.cpp:50]   --->   Operation 222 'load' 'signal_shift_reg_load_9' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_20 : Operation 223 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_10 = load i32 87" [filt.cpp:50]   --->   Operation 223 'load' 'signal_shift_reg_load_10' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_20 : Operation 224 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_11 = load i32 86" [filt.cpp:50]   --->   Operation 224 'load' 'signal_shift_reg_load_11' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 21 <SV = 20> <Delay = 14.6>
ST_21 : Operation 225 [1/1] (14.6ns)   --->   "%gmem_addr_read_8 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:51]   --->   Operation 225 'read' 'gmem_addr_read_8' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 226 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_10 = load i32 87" [filt.cpp:50]   --->   Operation 226 'load' 'signal_shift_reg_load_10' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_21 : Operation 227 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_11 = load i32 86" [filt.cpp:50]   --->   Operation 227 'load' 'signal_shift_reg_load_11' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_21 : Operation 228 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_12 = load i32 85" [filt.cpp:50]   --->   Operation 228 'load' 'signal_shift_reg_load_12' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_21 : Operation 229 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_13 = load i32 84" [filt.cpp:50]   --->   Operation 229 'load' 'signal_shift_reg_load_13' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 22 <SV = 21> <Delay = 14.6>
ST_22 : Operation 230 [1/1] (14.6ns)   --->   "%gmem_addr_read_9 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:51]   --->   Operation 230 'read' 'gmem_addr_read_9' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 231 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_12 = load i32 85" [filt.cpp:50]   --->   Operation 231 'load' 'signal_shift_reg_load_12' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_22 : Operation 232 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_13 = load i32 84" [filt.cpp:50]   --->   Operation 232 'load' 'signal_shift_reg_load_13' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_22 : Operation 233 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_14 = load i32 83" [filt.cpp:50]   --->   Operation 233 'load' 'signal_shift_reg_load_14' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_22 : Operation 234 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_15 = load i32 82" [filt.cpp:50]   --->   Operation 234 'load' 'signal_shift_reg_load_15' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 23 <SV = 22> <Delay = 14.6>
ST_23 : Operation 235 [1/1] (14.6ns)   --->   "%gmem_addr_read_10 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:51]   --->   Operation 235 'read' 'gmem_addr_read_10' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 236 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_14 = load i32 83" [filt.cpp:50]   --->   Operation 236 'load' 'signal_shift_reg_load_14' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_23 : Operation 237 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_15 = load i32 82" [filt.cpp:50]   --->   Operation 237 'load' 'signal_shift_reg_load_15' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_23 : Operation 238 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_16 = load i32 81" [filt.cpp:50]   --->   Operation 238 'load' 'signal_shift_reg_load_16' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_23 : Operation 239 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_17 = load i32 80" [filt.cpp:50]   --->   Operation 239 'load' 'signal_shift_reg_load_17' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 24 <SV = 23> <Delay = 14.6>
ST_24 : Operation 240 [1/1] (14.6ns)   --->   "%gmem_addr_read_11 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:51]   --->   Operation 240 'read' 'gmem_addr_read_11' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 241 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_16 = load i32 81" [filt.cpp:50]   --->   Operation 241 'load' 'signal_shift_reg_load_16' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_24 : Operation 242 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_17 = load i32 80" [filt.cpp:50]   --->   Operation 242 'load' 'signal_shift_reg_load_17' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_24 : Operation 243 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_18 = load i32 79" [filt.cpp:50]   --->   Operation 243 'load' 'signal_shift_reg_load_18' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_24 : Operation 244 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_19 = load i32 78" [filt.cpp:50]   --->   Operation 244 'load' 'signal_shift_reg_load_19' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 25 <SV = 24> <Delay = 14.6>
ST_25 : Operation 245 [1/1] (14.6ns)   --->   "%gmem_addr_read_12 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:51]   --->   Operation 245 'read' 'gmem_addr_read_12' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 246 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_18 = load i32 79" [filt.cpp:50]   --->   Operation 246 'load' 'signal_shift_reg_load_18' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_25 : Operation 247 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_19 = load i32 78" [filt.cpp:50]   --->   Operation 247 'load' 'signal_shift_reg_load_19' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_25 : Operation 248 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_20 = load i32 77" [filt.cpp:50]   --->   Operation 248 'load' 'signal_shift_reg_load_20' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_25 : Operation 249 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_21 = load i32 76" [filt.cpp:50]   --->   Operation 249 'load' 'signal_shift_reg_load_21' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 26 <SV = 25> <Delay = 14.6>
ST_26 : Operation 250 [1/1] (14.6ns)   --->   "%gmem_addr_read_13 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:51]   --->   Operation 250 'read' 'gmem_addr_read_13' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 251 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_20 = load i32 77" [filt.cpp:50]   --->   Operation 251 'load' 'signal_shift_reg_load_20' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_26 : Operation 252 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_21 = load i32 76" [filt.cpp:50]   --->   Operation 252 'load' 'signal_shift_reg_load_21' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_26 : Operation 253 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_22 = load i32 75" [filt.cpp:50]   --->   Operation 253 'load' 'signal_shift_reg_load_22' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_26 : Operation 254 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_23 = load i32 74" [filt.cpp:50]   --->   Operation 254 'load' 'signal_shift_reg_load_23' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 27 <SV = 26> <Delay = 14.6>
ST_27 : Operation 255 [1/1] (14.6ns)   --->   "%gmem_addr_read_14 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:51]   --->   Operation 255 'read' 'gmem_addr_read_14' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 256 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_22 = load i32 75" [filt.cpp:50]   --->   Operation 256 'load' 'signal_shift_reg_load_22' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_27 : Operation 257 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_23 = load i32 74" [filt.cpp:50]   --->   Operation 257 'load' 'signal_shift_reg_load_23' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_27 : Operation 258 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_24 = load i32 73" [filt.cpp:50]   --->   Operation 258 'load' 'signal_shift_reg_load_24' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_27 : Operation 259 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_25 = load i32 72" [filt.cpp:50]   --->   Operation 259 'load' 'signal_shift_reg_load_25' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 28 <SV = 27> <Delay = 14.6>
ST_28 : Operation 260 [1/1] (14.6ns)   --->   "%gmem_addr_read_15 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:51]   --->   Operation 260 'read' 'gmem_addr_read_15' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 261 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_24 = load i32 73" [filt.cpp:50]   --->   Operation 261 'load' 'signal_shift_reg_load_24' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_28 : Operation 262 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_25 = load i32 72" [filt.cpp:50]   --->   Operation 262 'load' 'signal_shift_reg_load_25' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_28 : Operation 263 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_26 = load i32 71" [filt.cpp:50]   --->   Operation 263 'load' 'signal_shift_reg_load_26' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_28 : Operation 264 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_27 = load i32 70" [filt.cpp:50]   --->   Operation 264 'load' 'signal_shift_reg_load_27' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 29 <SV = 28> <Delay = 14.6>
ST_29 : Operation 265 [1/1] (14.6ns)   --->   "%gmem_addr_read_16 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:51]   --->   Operation 265 'read' 'gmem_addr_read_16' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 266 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_26 = load i32 71" [filt.cpp:50]   --->   Operation 266 'load' 'signal_shift_reg_load_26' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_29 : Operation 267 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_27 = load i32 70" [filt.cpp:50]   --->   Operation 267 'load' 'signal_shift_reg_load_27' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_29 : Operation 268 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_28 = load i32 69" [filt.cpp:50]   --->   Operation 268 'load' 'signal_shift_reg_load_28' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_29 : Operation 269 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_29 = load i32 68" [filt.cpp:50]   --->   Operation 269 'load' 'signal_shift_reg_load_29' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 30 <SV = 29> <Delay = 14.6>
ST_30 : Operation 270 [1/1] (14.6ns)   --->   "%gmem_addr_read_17 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:51]   --->   Operation 270 'read' 'gmem_addr_read_17' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 271 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_28 = load i32 69" [filt.cpp:50]   --->   Operation 271 'load' 'signal_shift_reg_load_28' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_30 : Operation 272 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_29 = load i32 68" [filt.cpp:50]   --->   Operation 272 'load' 'signal_shift_reg_load_29' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_30 : Operation 273 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_30 = load i32 67" [filt.cpp:50]   --->   Operation 273 'load' 'signal_shift_reg_load_30' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_30 : Operation 274 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_31 = load i32 66" [filt.cpp:50]   --->   Operation 274 'load' 'signal_shift_reg_load_31' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 31 <SV = 30> <Delay = 14.6>
ST_31 : Operation 275 [1/1] (14.6ns)   --->   "%gmem_addr_read_18 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:51]   --->   Operation 275 'read' 'gmem_addr_read_18' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 276 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_30 = load i32 67" [filt.cpp:50]   --->   Operation 276 'load' 'signal_shift_reg_load_30' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_31 : Operation 277 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_31 = load i32 66" [filt.cpp:50]   --->   Operation 277 'load' 'signal_shift_reg_load_31' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_31 : Operation 278 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_32 = load i32 65" [filt.cpp:50]   --->   Operation 278 'load' 'signal_shift_reg_load_32' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_31 : Operation 279 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_33 = load i32 64" [filt.cpp:50]   --->   Operation 279 'load' 'signal_shift_reg_load_33' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 32 <SV = 31> <Delay = 14.6>
ST_32 : Operation 280 [1/1] (14.6ns)   --->   "%gmem_addr_read_19 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:51]   --->   Operation 280 'read' 'gmem_addr_read_19' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 281 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_32 = load i32 65" [filt.cpp:50]   --->   Operation 281 'load' 'signal_shift_reg_load_32' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_32 : Operation 282 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_33 = load i32 64" [filt.cpp:50]   --->   Operation 282 'load' 'signal_shift_reg_load_33' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_32 : Operation 283 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_34 = load i32 63" [filt.cpp:50]   --->   Operation 283 'load' 'signal_shift_reg_load_34' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_32 : Operation 284 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_35 = load i32 62" [filt.cpp:50]   --->   Operation 284 'load' 'signal_shift_reg_load_35' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 33 <SV = 32> <Delay = 14.6>
ST_33 : Operation 285 [1/1] (14.6ns)   --->   "%gmem_addr_read_20 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:51]   --->   Operation 285 'read' 'gmem_addr_read_20' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 286 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_34 = load i32 63" [filt.cpp:50]   --->   Operation 286 'load' 'signal_shift_reg_load_34' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_33 : Operation 287 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_35 = load i32 62" [filt.cpp:50]   --->   Operation 287 'load' 'signal_shift_reg_load_35' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_33 : Operation 288 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_36 = load i32 61" [filt.cpp:50]   --->   Operation 288 'load' 'signal_shift_reg_load_36' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_33 : Operation 289 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_37 = load i32 60" [filt.cpp:50]   --->   Operation 289 'load' 'signal_shift_reg_load_37' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 34 <SV = 33> <Delay = 14.6>
ST_34 : Operation 290 [1/1] (14.6ns)   --->   "%gmem_addr_read_21 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:51]   --->   Operation 290 'read' 'gmem_addr_read_21' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 291 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_36 = load i32 61" [filt.cpp:50]   --->   Operation 291 'load' 'signal_shift_reg_load_36' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_34 : Operation 292 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_37 = load i32 60" [filt.cpp:50]   --->   Operation 292 'load' 'signal_shift_reg_load_37' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_34 : Operation 293 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_38 = load i32 59" [filt.cpp:50]   --->   Operation 293 'load' 'signal_shift_reg_load_38' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_34 : Operation 294 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_39 = load i32 58" [filt.cpp:50]   --->   Operation 294 'load' 'signal_shift_reg_load_39' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 35 <SV = 34> <Delay = 14.6>
ST_35 : Operation 295 [1/1] (14.6ns)   --->   "%gmem_addr_read_22 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:51]   --->   Operation 295 'read' 'gmem_addr_read_22' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 296 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_38 = load i32 59" [filt.cpp:50]   --->   Operation 296 'load' 'signal_shift_reg_load_38' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_35 : Operation 297 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_39 = load i32 58" [filt.cpp:50]   --->   Operation 297 'load' 'signal_shift_reg_load_39' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_35 : Operation 298 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_40 = load i32 57" [filt.cpp:50]   --->   Operation 298 'load' 'signal_shift_reg_load_40' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_35 : Operation 299 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_41 = load i32 56" [filt.cpp:50]   --->   Operation 299 'load' 'signal_shift_reg_load_41' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 36 <SV = 35> <Delay = 14.6>
ST_36 : Operation 300 [1/1] (14.6ns)   --->   "%gmem_addr_read_23 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:51]   --->   Operation 300 'read' 'gmem_addr_read_23' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 301 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_40 = load i32 57" [filt.cpp:50]   --->   Operation 301 'load' 'signal_shift_reg_load_40' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_36 : Operation 302 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_41 = load i32 56" [filt.cpp:50]   --->   Operation 302 'load' 'signal_shift_reg_load_41' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_36 : Operation 303 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_42 = load i32 55" [filt.cpp:50]   --->   Operation 303 'load' 'signal_shift_reg_load_42' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_36 : Operation 304 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_43 = load i32 54" [filt.cpp:50]   --->   Operation 304 'load' 'signal_shift_reg_load_43' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 37 <SV = 36> <Delay = 14.6>
ST_37 : Operation 305 [1/1] (14.6ns)   --->   "%gmem_addr_read_24 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:51]   --->   Operation 305 'read' 'gmem_addr_read_24' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 306 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_42 = load i32 55" [filt.cpp:50]   --->   Operation 306 'load' 'signal_shift_reg_load_42' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_37 : Operation 307 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_43 = load i32 54" [filt.cpp:50]   --->   Operation 307 'load' 'signal_shift_reg_load_43' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_37 : Operation 308 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_44 = load i32 53" [filt.cpp:50]   --->   Operation 308 'load' 'signal_shift_reg_load_44' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_37 : Operation 309 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_45 = load i32 52" [filt.cpp:50]   --->   Operation 309 'load' 'signal_shift_reg_load_45' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 38 <SV = 37> <Delay = 14.6>
ST_38 : Operation 310 [1/1] (14.6ns)   --->   "%gmem_addr_read_25 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:51]   --->   Operation 310 'read' 'gmem_addr_read_25' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 311 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_44 = load i32 53" [filt.cpp:50]   --->   Operation 311 'load' 'signal_shift_reg_load_44' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_38 : Operation 312 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_45 = load i32 52" [filt.cpp:50]   --->   Operation 312 'load' 'signal_shift_reg_load_45' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_38 : Operation 313 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_46 = load i32 51" [filt.cpp:50]   --->   Operation 313 'load' 'signal_shift_reg_load_46' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_38 : Operation 314 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_47 = load i32 50" [filt.cpp:50]   --->   Operation 314 'load' 'signal_shift_reg_load_47' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 39 <SV = 38> <Delay = 14.6>
ST_39 : Operation 315 [1/1] (14.6ns)   --->   "%gmem_addr_read_26 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:51]   --->   Operation 315 'read' 'gmem_addr_read_26' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 316 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_46 = load i32 51" [filt.cpp:50]   --->   Operation 316 'load' 'signal_shift_reg_load_46' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_39 : Operation 317 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_47 = load i32 50" [filt.cpp:50]   --->   Operation 317 'load' 'signal_shift_reg_load_47' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_39 : Operation 318 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_48 = load i32 49" [filt.cpp:50]   --->   Operation 318 'load' 'signal_shift_reg_load_48' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_39 : Operation 319 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_49 = load i32 48" [filt.cpp:50]   --->   Operation 319 'load' 'signal_shift_reg_load_49' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 40 <SV = 39> <Delay = 14.6>
ST_40 : Operation 320 [1/1] (14.6ns)   --->   "%gmem_addr_read_27 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:51]   --->   Operation 320 'read' 'gmem_addr_read_27' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 321 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_48 = load i32 49" [filt.cpp:50]   --->   Operation 321 'load' 'signal_shift_reg_load_48' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_40 : Operation 322 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_49 = load i32 48" [filt.cpp:50]   --->   Operation 322 'load' 'signal_shift_reg_load_49' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_40 : Operation 323 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_50 = load i32 47" [filt.cpp:50]   --->   Operation 323 'load' 'signal_shift_reg_load_50' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_40 : Operation 324 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_51 = load i32 46" [filt.cpp:50]   --->   Operation 324 'load' 'signal_shift_reg_load_51' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 41 <SV = 40> <Delay = 14.6>
ST_41 : Operation 325 [1/1] (14.6ns)   --->   "%gmem_addr_read_28 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:51]   --->   Operation 325 'read' 'gmem_addr_read_28' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 326 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_50 = load i32 47" [filt.cpp:50]   --->   Operation 326 'load' 'signal_shift_reg_load_50' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_41 : Operation 327 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_51 = load i32 46" [filt.cpp:50]   --->   Operation 327 'load' 'signal_shift_reg_load_51' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_41 : Operation 328 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_52 = load i32 45" [filt.cpp:50]   --->   Operation 328 'load' 'signal_shift_reg_load_52' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_41 : Operation 329 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_53 = load i32 44" [filt.cpp:50]   --->   Operation 329 'load' 'signal_shift_reg_load_53' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 42 <SV = 41> <Delay = 14.6>
ST_42 : Operation 330 [1/1] (14.6ns)   --->   "%gmem_addr_read_29 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:51]   --->   Operation 330 'read' 'gmem_addr_read_29' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_42 : Operation 331 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_52 = load i32 45" [filt.cpp:50]   --->   Operation 331 'load' 'signal_shift_reg_load_52' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_42 : Operation 332 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_53 = load i32 44" [filt.cpp:50]   --->   Operation 332 'load' 'signal_shift_reg_load_53' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_42 : Operation 333 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_54 = load i32 43" [filt.cpp:50]   --->   Operation 333 'load' 'signal_shift_reg_load_54' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_42 : Operation 334 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_55 = load i32 42" [filt.cpp:50]   --->   Operation 334 'load' 'signal_shift_reg_load_55' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 43 <SV = 42> <Delay = 14.6>
ST_43 : Operation 335 [1/1] (14.6ns)   --->   "%gmem_addr_read_30 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:51]   --->   Operation 335 'read' 'gmem_addr_read_30' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_43 : Operation 336 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_54 = load i32 43" [filt.cpp:50]   --->   Operation 336 'load' 'signal_shift_reg_load_54' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_43 : Operation 337 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_55 = load i32 42" [filt.cpp:50]   --->   Operation 337 'load' 'signal_shift_reg_load_55' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_43 : Operation 338 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_56 = load i32 41" [filt.cpp:50]   --->   Operation 338 'load' 'signal_shift_reg_load_56' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_43 : Operation 339 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_57 = load i32 40" [filt.cpp:50]   --->   Operation 339 'load' 'signal_shift_reg_load_57' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 44 <SV = 43> <Delay = 14.6>
ST_44 : Operation 340 [1/1] (14.6ns)   --->   "%gmem_addr_read_31 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:51]   --->   Operation 340 'read' 'gmem_addr_read_31' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 341 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_56 = load i32 41" [filt.cpp:50]   --->   Operation 341 'load' 'signal_shift_reg_load_56' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_44 : Operation 342 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_57 = load i32 40" [filt.cpp:50]   --->   Operation 342 'load' 'signal_shift_reg_load_57' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_44 : Operation 343 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_58 = load i32 39" [filt.cpp:50]   --->   Operation 343 'load' 'signal_shift_reg_load_58' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_44 : Operation 344 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_59 = load i32 38" [filt.cpp:50]   --->   Operation 344 'load' 'signal_shift_reg_load_59' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 45 <SV = 44> <Delay = 14.6>
ST_45 : Operation 345 [1/1] (14.6ns)   --->   "%gmem_addr_read_32 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:51]   --->   Operation 345 'read' 'gmem_addr_read_32' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 346 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_58 = load i32 39" [filt.cpp:50]   --->   Operation 346 'load' 'signal_shift_reg_load_58' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_45 : Operation 347 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_59 = load i32 38" [filt.cpp:50]   --->   Operation 347 'load' 'signal_shift_reg_load_59' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_45 : Operation 348 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_60 = load i32 37" [filt.cpp:50]   --->   Operation 348 'load' 'signal_shift_reg_load_60' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_45 : Operation 349 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_61 = load i32 36" [filt.cpp:50]   --->   Operation 349 'load' 'signal_shift_reg_load_61' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 46 <SV = 45> <Delay = 14.6>
ST_46 : Operation 350 [1/1] (14.6ns)   --->   "%gmem_addr_read_33 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:51]   --->   Operation 350 'read' 'gmem_addr_read_33' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_46 : Operation 351 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_60 = load i32 37" [filt.cpp:50]   --->   Operation 351 'load' 'signal_shift_reg_load_60' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_46 : Operation 352 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_61 = load i32 36" [filt.cpp:50]   --->   Operation 352 'load' 'signal_shift_reg_load_61' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_46 : Operation 353 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_62 = load i32 35" [filt.cpp:50]   --->   Operation 353 'load' 'signal_shift_reg_load_62' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_46 : Operation 354 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_63 = load i32 34" [filt.cpp:50]   --->   Operation 354 'load' 'signal_shift_reg_load_63' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 47 <SV = 46> <Delay = 14.6>
ST_47 : Operation 355 [1/1] (14.6ns)   --->   "%gmem_addr_read_34 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:51]   --->   Operation 355 'read' 'gmem_addr_read_34' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 356 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_62 = load i32 35" [filt.cpp:50]   --->   Operation 356 'load' 'signal_shift_reg_load_62' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_47 : Operation 357 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_63 = load i32 34" [filt.cpp:50]   --->   Operation 357 'load' 'signal_shift_reg_load_63' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_47 : Operation 358 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_64 = load i32 33" [filt.cpp:50]   --->   Operation 358 'load' 'signal_shift_reg_load_64' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_47 : Operation 359 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_65 = load i32 32" [filt.cpp:50]   --->   Operation 359 'load' 'signal_shift_reg_load_65' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 48 <SV = 47> <Delay = 14.6>
ST_48 : Operation 360 [1/1] (14.6ns)   --->   "%gmem_addr_read_35 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:51]   --->   Operation 360 'read' 'gmem_addr_read_35' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_48 : Operation 361 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_64 = load i32 33" [filt.cpp:50]   --->   Operation 361 'load' 'signal_shift_reg_load_64' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_48 : Operation 362 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_65 = load i32 32" [filt.cpp:50]   --->   Operation 362 'load' 'signal_shift_reg_load_65' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_48 : Operation 363 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_66 = load i32 31" [filt.cpp:50]   --->   Operation 363 'load' 'signal_shift_reg_load_66' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_48 : Operation 364 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_67 = load i32 30" [filt.cpp:50]   --->   Operation 364 'load' 'signal_shift_reg_load_67' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 49 <SV = 48> <Delay = 14.6>
ST_49 : Operation 365 [1/1] (14.6ns)   --->   "%gmem_addr_read_36 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:51]   --->   Operation 365 'read' 'gmem_addr_read_36' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_49 : Operation 366 [1/1] (8.51ns)   --->   "%mul_ln51_62 = mul i32 %signal_shift_reg_load_63, i32 %gmem_addr_read_35" [filt.cpp:51]   --->   Operation 366 'mul' 'mul_ln51_62' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 367 [1/1] (8.51ns)   --->   "%mul_ln51_63 = mul i32 %signal_shift_reg_load_64, i32 %gmem_addr_read_34" [filt.cpp:51]   --->   Operation 367 'mul' 'mul_ln51_63' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 368 [1/1] (8.51ns)   --->   "%mul_ln51_64 = mul i32 %signal_shift_reg_load_65, i32 %gmem_addr_read_33" [filt.cpp:51]   --->   Operation 368 'mul' 'mul_ln51_64' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 369 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_66 = load i32 31" [filt.cpp:50]   --->   Operation 369 'load' 'signal_shift_reg_load_66' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_49 : Operation 370 [1/1] (8.51ns)   --->   "%mul_ln51_65 = mul i32 %signal_shift_reg_load_66, i32 %gmem_addr_read_32" [filt.cpp:51]   --->   Operation 370 'mul' 'mul_ln51_65' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 371 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_67 = load i32 30" [filt.cpp:50]   --->   Operation 371 'load' 'signal_shift_reg_load_67' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_49 : Operation 372 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_68 = load i32 29" [filt.cpp:50]   --->   Operation 372 'load' 'signal_shift_reg_load_68' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_49 : Operation 373 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_69 = load i32 28" [filt.cpp:50]   --->   Operation 373 'load' 'signal_shift_reg_load_69' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_49 : Operation 374 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln54_61 = add i32 %mul_ln51_63, i32 %mul_ln51_64" [filt.cpp:54]   --->   Operation 374 'add' 'add_ln54_61' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 375 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln54_62 = add i32 %add_ln54_61, i32 %mul_ln51_62" [filt.cpp:54]   --->   Operation 375 'add' 'add_ln54_62' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 50 <SV = 49> <Delay = 14.6>
ST_50 : Operation 376 [1/1] (14.6ns)   --->   "%gmem_addr_read_37 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:51]   --->   Operation 376 'read' 'gmem_addr_read_37' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_50 : Operation 377 [1/1] (8.51ns)   --->   "%mul_ln51_66 = mul i32 %signal_shift_reg_load_67, i32 %gmem_addr_read_31" [filt.cpp:51]   --->   Operation 377 'mul' 'mul_ln51_66' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 378 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_68 = load i32 29" [filt.cpp:50]   --->   Operation 378 'load' 'signal_shift_reg_load_68' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_50 : Operation 379 [1/1] (8.51ns)   --->   "%mul_ln51_67 = mul i32 %signal_shift_reg_load_68, i32 %gmem_addr_read_30" [filt.cpp:51]   --->   Operation 379 'mul' 'mul_ln51_67' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 380 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_69 = load i32 28" [filt.cpp:50]   --->   Operation 380 'load' 'signal_shift_reg_load_69' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_50 : Operation 381 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_70 = load i32 27" [filt.cpp:50]   --->   Operation 381 'load' 'signal_shift_reg_load_70' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_50 : Operation 382 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_71 = load i32 26" [filt.cpp:50]   --->   Operation 382 'load' 'signal_shift_reg_load_71' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_50 : Operation 383 [1/1] (2.55ns)   --->   "%add_ln54_64 = add i32 %mul_ln51_66, i32 %mul_ln51_67" [filt.cpp:54]   --->   Operation 383 'add' 'add_ln54_64' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 14.6>
ST_51 : Operation 384 [1/1] (14.6ns)   --->   "%gmem_addr_read_38 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:51]   --->   Operation 384 'read' 'gmem_addr_read_38' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_51 : Operation 385 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_70 = load i32 27" [filt.cpp:50]   --->   Operation 385 'load' 'signal_shift_reg_load_70' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_51 : Operation 386 [1/1] (8.51ns)   --->   "%mul_ln51_69 = mul i32 %signal_shift_reg_load_70, i32 %gmem_addr_read_28" [filt.cpp:51]   --->   Operation 386 'mul' 'mul_ln51_69' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 387 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_71 = load i32 26" [filt.cpp:50]   --->   Operation 387 'load' 'signal_shift_reg_load_71' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_51 : Operation 388 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_72 = load i32 25" [filt.cpp:50]   --->   Operation 388 'load' 'signal_shift_reg_load_72' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_51 : Operation 389 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_73 = load i32 24" [filt.cpp:50]   --->   Operation 389 'load' 'signal_shift_reg_load_73' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 52 <SV = 51> <Delay = 14.6>
ST_52 : Operation 390 [1/1] (14.6ns)   --->   "%gmem_addr_read_39 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:51]   --->   Operation 390 'read' 'gmem_addr_read_39' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_52 : Operation 391 [1/1] (8.51ns)   --->   "%mul_ln51_59 = mul i32 %signal_shift_reg_load_60, i32 %gmem_addr_read_38" [filt.cpp:51]   --->   Operation 391 'mul' 'mul_ln51_59' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 392 [1/1] (8.51ns)   --->   "%mul_ln51_60 = mul i32 %signal_shift_reg_load_61, i32 %gmem_addr_read_37" [filt.cpp:51]   --->   Operation 392 'mul' 'mul_ln51_60' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 393 [1/1] (8.51ns)   --->   "%mul_ln51_61 = mul i32 %signal_shift_reg_load_62, i32 %gmem_addr_read_36" [filt.cpp:51]   --->   Operation 393 'mul' 'mul_ln51_61' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 394 [1/1] (8.51ns)   --->   "%mul_ln51_68 = mul i32 %signal_shift_reg_load_69, i32 %gmem_addr_read_29" [filt.cpp:51]   --->   Operation 394 'mul' 'mul_ln51_68' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 395 [1/1] (8.51ns)   --->   "%mul_ln51_70 = mul i32 %signal_shift_reg_load_71, i32 %gmem_addr_read_27" [filt.cpp:51]   --->   Operation 395 'mul' 'mul_ln51_70' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 396 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_72 = load i32 25" [filt.cpp:50]   --->   Operation 396 'load' 'signal_shift_reg_load_72' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_52 : Operation 397 [1/1] (8.51ns)   --->   "%mul_ln51_71 = mul i32 %signal_shift_reg_load_72, i32 %gmem_addr_read_26" [filt.cpp:51]   --->   Operation 397 'mul' 'mul_ln51_71' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 398 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_73 = load i32 24" [filt.cpp:50]   --->   Operation 398 'load' 'signal_shift_reg_load_73' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_52 : Operation 399 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_74 = load i32 23" [filt.cpp:50]   --->   Operation 399 'load' 'signal_shift_reg_load_74' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_52 : Operation 400 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_75 = load i32 22" [filt.cpp:50]   --->   Operation 400 'load' 'signal_shift_reg_load_75' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_52 : Operation 401 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln54_59 = add i32 %mul_ln51_60, i32 %mul_ln51_61" [filt.cpp:54]   --->   Operation 401 'add' 'add_ln54_59' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 402 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln54_60 = add i32 %add_ln54_59, i32 %mul_ln51_59" [filt.cpp:54]   --->   Operation 402 'add' 'add_ln54_60' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 403 [1/1] (2.55ns)   --->   "%add_ln54_67 = add i32 %mul_ln51_70, i32 %mul_ln51_71" [filt.cpp:54]   --->   Operation 403 'add' 'add_ln54_67' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 14.6>
ST_53 : Operation 404 [1/1] (14.6ns)   --->   "%gmem_addr_read_40 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:51]   --->   Operation 404 'read' 'gmem_addr_read_40' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_53 : Operation 405 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_74 = load i32 23" [filt.cpp:50]   --->   Operation 405 'load' 'signal_shift_reg_load_74' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_53 : Operation 406 [1/1] (8.51ns)   --->   "%mul_ln51_73 = mul i32 %signal_shift_reg_load_74, i32 %gmem_addr_read_24" [filt.cpp:51]   --->   Operation 406 'mul' 'mul_ln51_73' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 407 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_75 = load i32 22" [filt.cpp:50]   --->   Operation 407 'load' 'signal_shift_reg_load_75' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_53 : Operation 408 [1/1] (8.51ns)   --->   "%mul_ln51_74 = mul i32 %signal_shift_reg_load_75, i32 %gmem_addr_read_23" [filt.cpp:51]   --->   Operation 408 'mul' 'mul_ln51_74' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 409 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_76 = load i32 21" [filt.cpp:50]   --->   Operation 409 'load' 'signal_shift_reg_load_76' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_53 : Operation 410 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_77 = load i32 20" [filt.cpp:50]   --->   Operation 410 'load' 'signal_shift_reg_load_77' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_53 : Operation 411 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln54_63 = add i32 %add_ln54_62, i32 %add_ln54_60" [filt.cpp:54]   --->   Operation 411 'add' 'add_ln54_63' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 412 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln54_65 = add i32 %add_ln54_64, i32 %mul_ln51_65" [filt.cpp:54]   --->   Operation 412 'add' 'add_ln54_65' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 413 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln54_66 = add i32 %mul_ln51_68, i32 %mul_ln51_69" [filt.cpp:54]   --->   Operation 413 'add' 'add_ln54_66' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 414 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln54_68 = add i32 %add_ln54_67, i32 %add_ln54_66" [filt.cpp:54]   --->   Operation 414 'add' 'add_ln54_68' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 415 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln54_69 = add i32 %add_ln54_68, i32 %add_ln54_65" [filt.cpp:54]   --->   Operation 415 'add' 'add_ln54_69' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 416 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln54_70 = add i32 %add_ln54_69, i32 %add_ln54_63" [filt.cpp:54]   --->   Operation 416 'add' 'add_ln54_70' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 417 [1/1] (2.55ns)   --->   "%add_ln54_72 = add i32 %mul_ln51_73, i32 %mul_ln51_74" [filt.cpp:54]   --->   Operation 417 'add' 'add_ln54_72' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 14.6>
ST_54 : Operation 418 [1/1] (14.6ns)   --->   "%gmem_addr_read_41 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:51]   --->   Operation 418 'read' 'gmem_addr_read_41' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_54 : Operation 419 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_76 = load i32 21" [filt.cpp:50]   --->   Operation 419 'load' 'signal_shift_reg_load_76' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_54 : Operation 420 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_77 = load i32 20" [filt.cpp:50]   --->   Operation 420 'load' 'signal_shift_reg_load_77' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_54 : Operation 421 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_78 = load i32 19" [filt.cpp:50]   --->   Operation 421 'load' 'signal_shift_reg_load_78' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_54 : Operation 422 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_79 = load i32 18" [filt.cpp:50]   --->   Operation 422 'load' 'signal_shift_reg_load_79' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 55 <SV = 54> <Delay = 14.6>
ST_55 : Operation 423 [1/1] (14.6ns)   --->   "%gmem_addr_read_42 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:51]   --->   Operation 423 'read' 'gmem_addr_read_42' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_55 : Operation 424 [1/1] (8.51ns)   --->   "%mul_ln51_56 = mul i32 %signal_shift_reg_load_57, i32 %gmem_addr_read_41" [filt.cpp:51]   --->   Operation 424 'mul' 'mul_ln51_56' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 425 [1/1] (8.51ns)   --->   "%mul_ln51_57 = mul i32 %signal_shift_reg_load_58, i32 %gmem_addr_read_40" [filt.cpp:51]   --->   Operation 425 'mul' 'mul_ln51_57' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 426 [1/1] (8.51ns)   --->   "%mul_ln51_58 = mul i32 %signal_shift_reg_load_59, i32 %gmem_addr_read_39" [filt.cpp:51]   --->   Operation 426 'mul' 'mul_ln51_58' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 427 [1/1] (8.51ns)   --->   "%mul_ln51_75 = mul i32 %signal_shift_reg_load_76, i32 %gmem_addr_read_22" [filt.cpp:51]   --->   Operation 427 'mul' 'mul_ln51_75' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 428 [1/1] (8.51ns)   --->   "%mul_ln51_76 = mul i32 %signal_shift_reg_load_77, i32 %gmem_addr_read_21" [filt.cpp:51]   --->   Operation 428 'mul' 'mul_ln51_76' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 429 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_78 = load i32 19" [filt.cpp:50]   --->   Operation 429 'load' 'signal_shift_reg_load_78' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_55 : Operation 430 [1/1] (8.51ns)   --->   "%mul_ln51_77 = mul i32 %signal_shift_reg_load_78, i32 %gmem_addr_read_20" [filt.cpp:51]   --->   Operation 430 'mul' 'mul_ln51_77' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 431 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_79 = load i32 18" [filt.cpp:50]   --->   Operation 431 'load' 'signal_shift_reg_load_79' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_55 : Operation 432 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_80 = load i32 17" [filt.cpp:50]   --->   Operation 432 'load' 'signal_shift_reg_load_80' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_55 : Operation 433 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_81 = load i32 16" [filt.cpp:50]   --->   Operation 433 'load' 'signal_shift_reg_load_81' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_55 : Operation 434 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln54_55 = add i32 %mul_ln51_57, i32 %mul_ln51_58" [filt.cpp:54]   --->   Operation 434 'add' 'add_ln54_55' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_55 : Operation 435 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln54_56 = add i32 %add_ln54_55, i32 %mul_ln51_56" [filt.cpp:54]   --->   Operation 435 'add' 'add_ln54_56' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 56 <SV = 55> <Delay = 14.6>
ST_56 : Operation 436 [1/1] (14.6ns)   --->   "%gmem_addr_read_43 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:51]   --->   Operation 436 'read' 'gmem_addr_read_43' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_56 : Operation 437 [1/1] (8.51ns)   --->   "%mul_ln51_72 = mul i32 %signal_shift_reg_load_73, i32 %gmem_addr_read_25" [filt.cpp:51]   --->   Operation 437 'mul' 'mul_ln51_72' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 438 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_80 = load i32 17" [filt.cpp:50]   --->   Operation 438 'load' 'signal_shift_reg_load_80' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_56 : Operation 439 [1/1] (8.51ns)   --->   "%mul_ln51_79 = mul i32 %signal_shift_reg_load_80, i32 %gmem_addr_read_18" [filt.cpp:51]   --->   Operation 439 'mul' 'mul_ln51_79' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 440 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_81 = load i32 16" [filt.cpp:50]   --->   Operation 440 'load' 'signal_shift_reg_load_81' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_56 : Operation 441 [1/1] (8.51ns)   --->   "%mul_ln51_80 = mul i32 %signal_shift_reg_load_81, i32 %gmem_addr_read_17" [filt.cpp:51]   --->   Operation 441 'mul' 'mul_ln51_80' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 442 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_82 = load i32 15" [filt.cpp:50]   --->   Operation 442 'load' 'signal_shift_reg_load_82' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_56 : Operation 443 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_83 = load i32 14" [filt.cpp:50]   --->   Operation 443 'load' 'signal_shift_reg_load_83' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_56 : Operation 444 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln54_73 = add i32 %add_ln54_72, i32 %mul_ln51_72" [filt.cpp:54]   --->   Operation 444 'add' 'add_ln54_73' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_56 : Operation 445 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln54_74 = add i32 %mul_ln51_76, i32 %mul_ln51_77" [filt.cpp:54]   --->   Operation 445 'add' 'add_ln54_74' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_56 : Operation 446 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln54_75 = add i32 %add_ln54_74, i32 %mul_ln51_75" [filt.cpp:54]   --->   Operation 446 'add' 'add_ln54_75' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_56 : Operation 447 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln54_76 = add i32 %add_ln54_75, i32 %add_ln54_73" [filt.cpp:54]   --->   Operation 447 'add' 'add_ln54_76' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_56 : Operation 448 [1/1] (2.55ns)   --->   "%add_ln54_77 = add i32 %mul_ln51_79, i32 %mul_ln51_80" [filt.cpp:54]   --->   Operation 448 'add' 'add_ln54_77' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 14.6>
ST_57 : Operation 449 [1/1] (14.6ns)   --->   "%gmem_addr_read_44 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:51]   --->   Operation 449 'read' 'gmem_addr_read_44' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_57 : Operation 450 [1/1] (8.51ns)   --->   "%mul_ln51_54 = mul i32 %signal_shift_reg_load_55, i32 %gmem_addr_read_43" [filt.cpp:51]   --->   Operation 450 'mul' 'mul_ln51_54' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 451 [1/1] (8.51ns)   --->   "%mul_ln51_55 = mul i32 %signal_shift_reg_load_56, i32 %gmem_addr_read_42" [filt.cpp:51]   --->   Operation 451 'mul' 'mul_ln51_55' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 452 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_82 = load i32 15" [filt.cpp:50]   --->   Operation 452 'load' 'signal_shift_reg_load_82' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_57 : Operation 453 [1/1] (8.51ns)   --->   "%mul_ln51_81 = mul i32 %signal_shift_reg_load_82, i32 %gmem_addr_read_16" [filt.cpp:51]   --->   Operation 453 'mul' 'mul_ln51_81' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 454 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_83 = load i32 14" [filt.cpp:50]   --->   Operation 454 'load' 'signal_shift_reg_load_83' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_57 : Operation 455 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_84 = load i32 13" [filt.cpp:50]   --->   Operation 455 'load' 'signal_shift_reg_load_84' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_57 : Operation 456 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_85 = load i32 12" [filt.cpp:50]   --->   Operation 456 'load' 'signal_shift_reg_load_85' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_57 : Operation 457 [1/1] (2.55ns)   --->   "%add_ln54_53 = add i32 %mul_ln51_54, i32 %mul_ln51_55" [filt.cpp:54]   --->   Operation 457 'add' 'add_ln54_53' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 14.6>
ST_58 : Operation 458 [1/1] (14.6ns)   --->   "%gmem_addr_read_45 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:51]   --->   Operation 458 'read' 'gmem_addr_read_45' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_58 : Operation 459 [1/1] (8.51ns)   --->   "%mul_ln51_53 = mul i32 %signal_shift_reg_load_54, i32 %gmem_addr_read_44" [filt.cpp:51]   --->   Operation 459 'mul' 'mul_ln51_53' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 460 [1/1] (8.51ns)   --->   "%mul_ln51_82 = mul i32 %signal_shift_reg_load_83, i32 %gmem_addr_read_15" [filt.cpp:51]   --->   Operation 460 'mul' 'mul_ln51_82' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 461 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_84 = load i32 13" [filt.cpp:50]   --->   Operation 461 'load' 'signal_shift_reg_load_84' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_58 : Operation 462 [1/1] (8.51ns)   --->   "%mul_ln51_83 = mul i32 %signal_shift_reg_load_84, i32 %gmem_addr_read_14" [filt.cpp:51]   --->   Operation 462 'mul' 'mul_ln51_83' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 463 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_85 = load i32 12" [filt.cpp:50]   --->   Operation 463 'load' 'signal_shift_reg_load_85' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_58 : Operation 464 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_86 = load i32 11" [filt.cpp:50]   --->   Operation 464 'load' 'signal_shift_reg_load_86' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_58 : Operation 465 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_87 = load i32 10" [filt.cpp:50]   --->   Operation 465 'load' 'signal_shift_reg_load_87' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_58 : Operation 466 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln54_54 = add i32 %add_ln54_53, i32 %mul_ln51_53" [filt.cpp:54]   --->   Operation 466 'add' 'add_ln54_54' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_58 : Operation 467 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln54_57 = add i32 %add_ln54_56, i32 %add_ln54_54" [filt.cpp:54]   --->   Operation 467 'add' 'add_ln54_57' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 59 <SV = 58> <Delay = 14.6>
ST_59 : Operation 468 [1/1] (14.6ns)   --->   "%gmem_addr_read_46 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:51]   --->   Operation 468 'read' 'gmem_addr_read_46' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_59 : Operation 469 [1/1] (8.51ns)   --->   "%mul_ln51_52 = mul i32 %signal_shift_reg_load_53, i32 %gmem_addr_read_45" [filt.cpp:51]   --->   Operation 469 'mul' 'mul_ln51_52' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 470 [1/1] (8.51ns)   --->   "%mul_ln51_78 = mul i32 %signal_shift_reg_load_79, i32 %gmem_addr_read_19" [filt.cpp:51]   --->   Operation 470 'mul' 'mul_ln51_78' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 471 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_86 = load i32 11" [filt.cpp:50]   --->   Operation 471 'load' 'signal_shift_reg_load_86' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_59 : Operation 472 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_87 = load i32 10" [filt.cpp:50]   --->   Operation 472 'load' 'signal_shift_reg_load_87' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_59 : Operation 473 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_88 = load i32 9" [filt.cpp:50]   --->   Operation 473 'load' 'signal_shift_reg_load_88' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_59 : Operation 474 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_89 = load i32 8" [filt.cpp:50]   --->   Operation 474 'load' 'signal_shift_reg_load_89' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_59 : Operation 475 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln54_78 = add i32 %add_ln54_77, i32 %mul_ln51_78" [filt.cpp:54]   --->   Operation 475 'add' 'add_ln54_78' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_59 : Operation 476 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln54_79 = add i32 %mul_ln51_82, i32 %mul_ln51_83" [filt.cpp:54]   --->   Operation 476 'add' 'add_ln54_79' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_59 : Operation 477 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln54_80 = add i32 %add_ln54_79, i32 %mul_ln51_81" [filt.cpp:54]   --->   Operation 477 'add' 'add_ln54_80' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_59 : Operation 478 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln54_81 = add i32 %add_ln54_80, i32 %add_ln54_78" [filt.cpp:54]   --->   Operation 478 'add' 'add_ln54_81' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 60 <SV = 59> <Delay = 14.6>
ST_60 : Operation 479 [1/1] (14.6ns)   --->   "%gmem_addr_read_47 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:51]   --->   Operation 479 'read' 'gmem_addr_read_47' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_60 : Operation 480 [1/1] (8.51ns)   --->   "%mul_ln51_84 = mul i32 %signal_shift_reg_load_85, i32 %gmem_addr_read_13" [filt.cpp:51]   --->   Operation 480 'mul' 'mul_ln51_84' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 481 [1/1] (8.51ns)   --->   "%mul_ln51_85 = mul i32 %signal_shift_reg_load_86, i32 %gmem_addr_read_12" [filt.cpp:51]   --->   Operation 481 'mul' 'mul_ln51_85' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 482 [1/1] (8.51ns)   --->   "%mul_ln51_86 = mul i32 %signal_shift_reg_load_87, i32 %gmem_addr_read_11" [filt.cpp:51]   --->   Operation 482 'mul' 'mul_ln51_86' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 483 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_88 = load i32 9" [filt.cpp:50]   --->   Operation 483 'load' 'signal_shift_reg_load_88' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_60 : Operation 484 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_89 = load i32 8" [filt.cpp:50]   --->   Operation 484 'load' 'signal_shift_reg_load_89' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_60 : Operation 485 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_90 = load i32 7" [filt.cpp:50]   --->   Operation 485 'load' 'signal_shift_reg_load_90' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_60 : Operation 486 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_91 = load i32 6" [filt.cpp:50]   --->   Operation 486 'load' 'signal_shift_reg_load_91' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_60 : Operation 487 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln54_83 = add i32 %mul_ln51_85, i32 %mul_ln51_86" [filt.cpp:54]   --->   Operation 487 'add' 'add_ln54_83' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_60 : Operation 488 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln54_84 = add i32 %add_ln54_83, i32 %mul_ln51_84" [filt.cpp:54]   --->   Operation 488 'add' 'add_ln54_84' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 61 <SV = 60> <Delay = 14.6>
ST_61 : Operation 489 [1/1] (14.6ns)   --->   "%gmem_addr_read_48 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:51]   --->   Operation 489 'read' 'gmem_addr_read_48' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_61 : Operation 490 [1/1] (8.51ns)   --->   "%mul_ln51_50 = mul i32 %signal_shift_reg_load_51, i32 %gmem_addr_read_47" [filt.cpp:51]   --->   Operation 490 'mul' 'mul_ln51_50' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 491 [1/1] (8.51ns)   --->   "%mul_ln51_51 = mul i32 %signal_shift_reg_load_52, i32 %gmem_addr_read_46" [filt.cpp:51]   --->   Operation 491 'mul' 'mul_ln51_51' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 492 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_90 = load i32 7" [filt.cpp:50]   --->   Operation 492 'load' 'signal_shift_reg_load_90' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_61 : Operation 493 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_91 = load i32 6" [filt.cpp:50]   --->   Operation 493 'load' 'signal_shift_reg_load_91' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_61 : Operation 494 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_92 = load i32 5" [filt.cpp:50]   --->   Operation 494 'load' 'signal_shift_reg_load_92' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_61 : Operation 495 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_93 = load i32 4" [filt.cpp:50]   --->   Operation 495 'load' 'signal_shift_reg_load_93' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_61 : Operation 496 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln54_50 = add i32 %mul_ln51_51, i32 %mul_ln51_52" [filt.cpp:54]   --->   Operation 496 'add' 'add_ln54_50' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_61 : Operation 497 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln54_51 = add i32 %add_ln54_50, i32 %mul_ln51_50" [filt.cpp:54]   --->   Operation 497 'add' 'add_ln54_51' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 62 <SV = 61> <Delay = 14.6>
ST_62 : Operation 498 [1/1] (14.6ns)   --->   "%gmem_addr_read_49 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:51]   --->   Operation 498 'read' 'gmem_addr_read_49' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_62 : Operation 499 [1/1] (8.51ns)   --->   "%mul_ln51_87 = mul i32 %signal_shift_reg_load_88, i32 %gmem_addr_read_10" [filt.cpp:51]   --->   Operation 499 'mul' 'mul_ln51_87' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 500 [1/1] (8.51ns)   --->   "%mul_ln51_88 = mul i32 %signal_shift_reg_load_89, i32 %gmem_addr_read_9" [filt.cpp:51]   --->   Operation 500 'mul' 'mul_ln51_88' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 501 [1/1] (8.51ns)   --->   "%mul_ln51_89 = mul i32 %signal_shift_reg_load_90, i32 %gmem_addr_read_8" [filt.cpp:51]   --->   Operation 501 'mul' 'mul_ln51_89' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 502 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_92 = load i32 5" [filt.cpp:50]   --->   Operation 502 'load' 'signal_shift_reg_load_92' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_62 : Operation 503 [1/1] (8.51ns)   --->   "%mul_ln51_91 = mul i32 %signal_shift_reg_load_92, i32 %gmem_addr_read_6" [filt.cpp:51]   --->   Operation 503 'mul' 'mul_ln51_91' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 504 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_93 = load i32 4" [filt.cpp:50]   --->   Operation 504 'load' 'signal_shift_reg_load_93' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_62 : Operation 505 [1/1] (8.51ns)   --->   "%mul_ln51_92 = mul i32 %signal_shift_reg_load_93, i32 %gmem_addr_read_5" [filt.cpp:51]   --->   Operation 505 'mul' 'mul_ln51_92' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 506 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_94 = load i32 3" [filt.cpp:50]   --->   Operation 506 'load' 'signal_shift_reg_load_94' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_62 : Operation 507 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_95 = load i32 2" [filt.cpp:50]   --->   Operation 507 'load' 'signal_shift_reg_load_95' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_62 : Operation 508 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln54_85 = add i32 %mul_ln51_88, i32 %mul_ln51_89" [filt.cpp:54]   --->   Operation 508 'add' 'add_ln54_85' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_62 : Operation 509 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln54_86 = add i32 %add_ln54_85, i32 %mul_ln51_87" [filt.cpp:54]   --->   Operation 509 'add' 'add_ln54_86' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_62 : Operation 510 [1/1] (2.55ns)   --->   "%add_ln54_88 = add i32 %mul_ln51_91, i32 %mul_ln51_92" [filt.cpp:54]   --->   Operation 510 'add' 'add_ln54_88' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 14.6>
ST_63 : Operation 511 [1/1] (14.6ns)   --->   "%gmem_addr_read_50 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:51]   --->   Operation 511 'read' 'gmem_addr_read_50' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_63 : Operation 512 [1/1] (8.51ns)   --->   "%mul_ln51_48 = mul i32 %signal_shift_reg_load_49, i32 %gmem_addr_read_49" [filt.cpp:51]   --->   Operation 512 'mul' 'mul_ln51_48' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 513 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_94 = load i32 3" [filt.cpp:50]   --->   Operation 513 'load' 'signal_shift_reg_load_94' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_63 : Operation 514 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_95 = load i32 2" [filt.cpp:50]   --->   Operation 514 'load' 'signal_shift_reg_load_95' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_63 : Operation 515 [1/1] (8.51ns)   --->   "%mul_ln51_94 = mul i32 %signal_shift_reg_load_95, i32 %gmem_addr_read_3" [filt.cpp:51]   --->   Operation 515 'mul' 'mul_ln51_94' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 516 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_96 = load i32 1" [filt.cpp:50]   --->   Operation 516 'load' 'signal_shift_reg_load_96' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_63 : Operation 517 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_97 = load i32 0" [filt.cpp:50]   --->   Operation 517 'load' 'signal_shift_reg_load_97' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_63 : Operation 518 [1/1] (3.25ns)   --->   "%store_ln55 = store i32 %tmp_data_1311, i32 0" [filt.cpp:55]   --->   Operation 518 'store' 'store_ln55' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_63 : Operation 519 [1/1] (2.55ns)   --->   "%icmp_ln70 = icmp_eq  i32 %tmp_data_1311, i32 48879" [filt.cpp:70]   --->   Operation 519 'icmp' 'icmp_ln70' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 14.6>
ST_64 : Operation 520 [1/1] (3.25ns)   --->   "%store_ln50 = store i32 %signal_shift_reg_load, i32 98" [filt.cpp:50]   --->   Operation 520 'store' 'store_ln50' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_64 : Operation 521 [1/1] (14.6ns)   --->   "%gmem_addr_read_51 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:51]   --->   Operation 521 'read' 'gmem_addr_read_51' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_64 : Operation 522 [1/1] (3.25ns)   --->   "%store_ln50 = store i32 %signal_shift_reg_load_1, i32 97" [filt.cpp:50]   --->   Operation 522 'store' 'store_ln50' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_64 : Operation 523 [1/1] (8.51ns)   --->   "%mul_ln51_47 = mul i32 %signal_shift_reg_load_48, i32 %gmem_addr_read_50" [filt.cpp:51]   --->   Operation 523 'mul' 'mul_ln51_47' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 524 [1/1] (8.51ns)   --->   "%mul_ln51_49 = mul i32 %signal_shift_reg_load_50, i32 %gmem_addr_read_48" [filt.cpp:51]   --->   Operation 524 'mul' 'mul_ln51_49' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 525 [1/1] (8.51ns)   --->   "%mul_ln51_90 = mul i32 %signal_shift_reg_load_91, i32 %gmem_addr_read_7" [filt.cpp:51]   --->   Operation 525 'mul' 'mul_ln51_90' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 526 [1/1] (8.51ns)   --->   "%mul_ln51_93 = mul i32 %signal_shift_reg_load_94, i32 %gmem_addr_read_4" [filt.cpp:51]   --->   Operation 526 'mul' 'mul_ln51_93' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 527 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_96 = load i32 1" [filt.cpp:50]   --->   Operation 527 'load' 'signal_shift_reg_load_96' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_64 : Operation 528 [1/1] (8.51ns)   --->   "%mul_ln51_95 = mul i32 %signal_shift_reg_load_96, i32 %gmem_addr_read_2" [filt.cpp:51]   --->   Operation 528 'mul' 'mul_ln51_95' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 529 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_97 = load i32 0" [filt.cpp:50]   --->   Operation 529 'load' 'signal_shift_reg_load_97' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_64 : Operation 530 [1/1] (8.51ns)   --->   "%mul_ln51_96 = mul i32 %signal_shift_reg_load_97, i32 %gmem_addr_read_1" [filt.cpp:51]   --->   Operation 530 'mul' 'mul_ln51_96' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 531 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln54_48 = add i32 %mul_ln51_48, i32 %mul_ln51_49" [filt.cpp:54]   --->   Operation 531 'add' 'add_ln54_48' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_64 : Operation 532 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln54_49 = add i32 %add_ln54_48, i32 %mul_ln51_47" [filt.cpp:54]   --->   Operation 532 'add' 'add_ln54_49' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_64 : Operation 533 [1/1] (2.55ns)   --->   "%add_ln54_91 = add i32 %mul_ln51_95, i32 %mul_ln51_96" [filt.cpp:54]   --->   Operation 533 'add' 'add_ln54_91' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 14.6>
ST_65 : Operation 534 [1/1] (14.6ns)   --->   "%gmem_addr_read_52 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:51]   --->   Operation 534 'read' 'gmem_addr_read_52' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_65 : Operation 535 [1/1] (3.25ns)   --->   "%store_ln50 = store i32 %signal_shift_reg_load_2, i32 96" [filt.cpp:50]   --->   Operation 535 'store' 'store_ln50' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_65 : Operation 536 [1/1] (3.25ns)   --->   "%store_ln50 = store i32 %signal_shift_reg_load_3, i32 95" [filt.cpp:50]   --->   Operation 536 'store' 'store_ln50' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_65 : Operation 537 [1/1] (8.51ns)   --->   "%mul_ln51_46 = mul i32 %signal_shift_reg_load_47, i32 %gmem_addr_read_51" [filt.cpp:51]   --->   Operation 537 'mul' 'mul_ln51_46' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 538 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln54_52 = add i32 %add_ln54_51, i32 %add_ln54_49" [filt.cpp:54]   --->   Operation 538 'add' 'add_ln54_52' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_65 : Operation 539 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln54_58 = add i32 %add_ln54_57, i32 %add_ln54_52" [filt.cpp:54]   --->   Operation 539 'add' 'add_ln54_58' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_65 : Operation 540 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln54_87 = add i32 %add_ln54_86, i32 %add_ln54_84" [filt.cpp:54]   --->   Operation 540 'add' 'add_ln54_87' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_65 : Operation 541 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln54_89 = add i32 %add_ln54_88, i32 %mul_ln51_90" [filt.cpp:54]   --->   Operation 541 'add' 'add_ln54_89' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_65 : Operation 542 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln54_90 = add i32 %mul_ln51_93, i32 %mul_ln51_94" [filt.cpp:54]   --->   Operation 542 'add' 'add_ln54_90' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_65 : Operation 543 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln54_92 = add i32 %add_ln54_91, i32 %add_ln54_90" [filt.cpp:54]   --->   Operation 543 'add' 'add_ln54_92' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_65 : Operation 544 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln54_93 = add i32 %add_ln54_92, i32 %add_ln54_89" [filt.cpp:54]   --->   Operation 544 'add' 'add_ln54_93' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_65 : Operation 545 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln54_94 = add i32 %add_ln54_93, i32 %add_ln54_87" [filt.cpp:54]   --->   Operation 545 'add' 'add_ln54_94' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 66 <SV = 65> <Delay = 14.6>
ST_66 : Operation 546 [1/1] (14.6ns)   --->   "%gmem_addr_read_53 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:51]   --->   Operation 546 'read' 'gmem_addr_read_53' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_66 : Operation 547 [1/1] (3.25ns)   --->   "%store_ln50 = store i32 %signal_shift_reg_load_4, i32 94" [filt.cpp:50]   --->   Operation 547 'store' 'store_ln50' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_66 : Operation 548 [1/1] (3.25ns)   --->   "%store_ln50 = store i32 %signal_shift_reg_load_5, i32 93" [filt.cpp:50]   --->   Operation 548 'store' 'store_ln50' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_66 : Operation 549 [1/1] (8.51ns)   --->   "%mul_ln51_45 = mul i32 %signal_shift_reg_load_46, i32 %gmem_addr_read_52" [filt.cpp:51]   --->   Operation 549 'mul' 'mul_ln51_45' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 550 [1/1] (2.55ns)   --->   "%add_ln54_42 = add i32 %mul_ln51_45, i32 %mul_ln51_46" [filt.cpp:54]   --->   Operation 550 'add' 'add_ln54_42' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 551 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln54_71 = add i32 %add_ln54_70, i32 %add_ln54_58" [filt.cpp:54]   --->   Operation 551 'add' 'add_ln54_71' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_66 : Operation 552 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln54_82 = add i32 %add_ln54_81, i32 %add_ln54_76" [filt.cpp:54]   --->   Operation 552 'add' 'add_ln54_82' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_66 : Operation 553 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln54_95 = add i32 %add_ln54_94, i32 %add_ln54_82" [filt.cpp:54]   --->   Operation 553 'add' 'add_ln54_95' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_66 : Operation 554 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln54_96 = add i32 %add_ln54_95, i32 %add_ln54_71" [filt.cpp:54]   --->   Operation 554 'add' 'add_ln54_96' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 67 <SV = 66> <Delay = 14.6>
ST_67 : Operation 555 [1/1] (14.6ns)   --->   "%gmem_addr_read_54 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:51]   --->   Operation 555 'read' 'gmem_addr_read_54' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_67 : Operation 556 [1/1] (3.25ns)   --->   "%store_ln50 = store i32 %signal_shift_reg_load_6, i32 92" [filt.cpp:50]   --->   Operation 556 'store' 'store_ln50' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_67 : Operation 557 [1/1] (3.25ns)   --->   "%store_ln50 = store i32 %signal_shift_reg_load_7, i32 91" [filt.cpp:50]   --->   Operation 557 'store' 'store_ln50' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_67 : Operation 558 [1/1] (8.51ns)   --->   "%mul_ln51_44 = mul i32 %signal_shift_reg_load_45, i32 %gmem_addr_read_53" [filt.cpp:51]   --->   Operation 558 'mul' 'mul_ln51_44' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 14.6>
ST_68 : Operation 559 [1/1] (14.6ns)   --->   "%gmem_addr_read_55 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:51]   --->   Operation 559 'read' 'gmem_addr_read_55' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_68 : Operation 560 [1/1] (3.25ns)   --->   "%store_ln50 = store i32 %signal_shift_reg_load_8, i32 90" [filt.cpp:50]   --->   Operation 560 'store' 'store_ln50' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_68 : Operation 561 [1/1] (3.25ns)   --->   "%store_ln50 = store i32 %signal_shift_reg_load_9, i32 89" [filt.cpp:50]   --->   Operation 561 'store' 'store_ln50' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_68 : Operation 562 [1/1] (8.51ns)   --->   "%mul_ln51_43 = mul i32 %signal_shift_reg_load_44, i32 %gmem_addr_read_54" [filt.cpp:51]   --->   Operation 562 'mul' 'mul_ln51_43' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 563 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln54_41 = add i32 %mul_ln51_43, i32 %mul_ln51_44" [filt.cpp:54]   --->   Operation 563 'add' 'add_ln54_41' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_68 : Operation 564 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln54_43 = add i32 %add_ln54_42, i32 %add_ln54_41" [filt.cpp:54]   --->   Operation 564 'add' 'add_ln54_43' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 69 <SV = 68> <Delay = 14.6>
ST_69 : Operation 565 [1/1] (14.6ns)   --->   "%gmem_addr_read_56 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:51]   --->   Operation 565 'read' 'gmem_addr_read_56' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_69 : Operation 566 [1/1] (3.25ns)   --->   "%store_ln50 = store i32 %signal_shift_reg_load_10, i32 88" [filt.cpp:50]   --->   Operation 566 'store' 'store_ln50' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_69 : Operation 567 [1/1] (3.25ns)   --->   "%store_ln50 = store i32 %signal_shift_reg_load_11, i32 87" [filt.cpp:50]   --->   Operation 567 'store' 'store_ln50' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_69 : Operation 568 [1/1] (8.51ns)   --->   "%mul_ln51_42 = mul i32 %signal_shift_reg_load_43, i32 %gmem_addr_read_55" [filt.cpp:51]   --->   Operation 568 'mul' 'mul_ln51_42' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 14.6>
ST_70 : Operation 569 [1/1] (14.6ns)   --->   "%gmem_addr_read_57 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:51]   --->   Operation 569 'read' 'gmem_addr_read_57' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_70 : Operation 570 [1/1] (3.25ns)   --->   "%store_ln50 = store i32 %signal_shift_reg_load_12, i32 86" [filt.cpp:50]   --->   Operation 570 'store' 'store_ln50' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_70 : Operation 571 [1/1] (3.25ns)   --->   "%store_ln50 = store i32 %signal_shift_reg_load_13, i32 85" [filt.cpp:50]   --->   Operation 571 'store' 'store_ln50' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_70 : Operation 572 [1/1] (8.51ns)   --->   "%mul_ln51_41 = mul i32 %signal_shift_reg_load_42, i32 %gmem_addr_read_56" [filt.cpp:51]   --->   Operation 572 'mul' 'mul_ln51_41' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 573 [1/1] (2.55ns)   --->   "%add_ln54_39 = add i32 %mul_ln51_41, i32 %mul_ln51_42" [filt.cpp:54]   --->   Operation 573 'add' 'add_ln54_39' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 14.6>
ST_71 : Operation 574 [1/1] (14.6ns)   --->   "%gmem_addr_read_58 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:51]   --->   Operation 574 'read' 'gmem_addr_read_58' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_71 : Operation 575 [1/1] (3.25ns)   --->   "%store_ln50 = store i32 %signal_shift_reg_load_14, i32 84" [filt.cpp:50]   --->   Operation 575 'store' 'store_ln50' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_71 : Operation 576 [1/1] (3.25ns)   --->   "%store_ln50 = store i32 %signal_shift_reg_load_15, i32 83" [filt.cpp:50]   --->   Operation 576 'store' 'store_ln50' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_71 : Operation 577 [1/1] (8.51ns)   --->   "%mul_ln51_40 = mul i32 %signal_shift_reg_load_41, i32 %gmem_addr_read_57" [filt.cpp:51]   --->   Operation 577 'mul' 'mul_ln51_40' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 578 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln54_40 = add i32 %add_ln54_39, i32 %mul_ln51_40" [filt.cpp:54]   --->   Operation 578 'add' 'add_ln54_40' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_71 : Operation 579 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln54_44 = add i32 %add_ln54_43, i32 %add_ln54_40" [filt.cpp:54]   --->   Operation 579 'add' 'add_ln54_44' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 72 <SV = 71> <Delay = 14.6>
ST_72 : Operation 580 [1/1] (14.6ns)   --->   "%gmem_addr_read_59 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:51]   --->   Operation 580 'read' 'gmem_addr_read_59' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_72 : Operation 581 [1/1] (3.25ns)   --->   "%store_ln50 = store i32 %signal_shift_reg_load_16, i32 82" [filt.cpp:50]   --->   Operation 581 'store' 'store_ln50' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_72 : Operation 582 [1/1] (3.25ns)   --->   "%store_ln50 = store i32 %signal_shift_reg_load_17, i32 81" [filt.cpp:50]   --->   Operation 582 'store' 'store_ln50' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 73 <SV = 72> <Delay = 14.6>
ST_73 : Operation 583 [1/1] (14.6ns)   --->   "%gmem_addr_read_60 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:51]   --->   Operation 583 'read' 'gmem_addr_read_60' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_73 : Operation 584 [1/1] (3.25ns)   --->   "%store_ln50 = store i32 %signal_shift_reg_load_18, i32 80" [filt.cpp:50]   --->   Operation 584 'store' 'store_ln50' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_73 : Operation 585 [1/1] (3.25ns)   --->   "%store_ln50 = store i32 %signal_shift_reg_load_19, i32 79" [filt.cpp:50]   --->   Operation 585 'store' 'store_ln50' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_73 : Operation 586 [1/1] (8.51ns)   --->   "%mul_ln51_38 = mul i32 %signal_shift_reg_load_39, i32 %gmem_addr_read_59" [filt.cpp:51]   --->   Operation 586 'mul' 'mul_ln51_38' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 14.6>
ST_74 : Operation 587 [1/1] (14.6ns)   --->   "%gmem_addr_read_61 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:51]   --->   Operation 587 'read' 'gmem_addr_read_61' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_74 : Operation 588 [1/1] (3.25ns)   --->   "%store_ln50 = store i32 %signal_shift_reg_load_20, i32 78" [filt.cpp:50]   --->   Operation 588 'store' 'store_ln50' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_74 : Operation 589 [1/1] (3.25ns)   --->   "%store_ln50 = store i32 %signal_shift_reg_load_21, i32 77" [filt.cpp:50]   --->   Operation 589 'store' 'store_ln50' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_74 : Operation 590 [1/1] (8.51ns)   --->   "%mul_ln51_37 = mul i32 %signal_shift_reg_load_38, i32 %gmem_addr_read_60" [filt.cpp:51]   --->   Operation 590 'mul' 'mul_ln51_37' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 591 [1/1] (8.51ns)   --->   "%mul_ln51_39 = mul i32 %signal_shift_reg_load_40, i32 %gmem_addr_read_58" [filt.cpp:51]   --->   Operation 591 'mul' 'mul_ln51_39' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 592 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln54_36 = add i32 %mul_ln51_38, i32 %mul_ln51_39" [filt.cpp:54]   --->   Operation 592 'add' 'add_ln54_36' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_74 : Operation 593 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln54_37 = add i32 %add_ln54_36, i32 %mul_ln51_37" [filt.cpp:54]   --->   Operation 593 'add' 'add_ln54_37' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 75 <SV = 74> <Delay = 14.6>
ST_75 : Operation 594 [1/1] (14.6ns)   --->   "%gmem_addr_read_62 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:51]   --->   Operation 594 'read' 'gmem_addr_read_62' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_75 : Operation 595 [1/1] (3.25ns)   --->   "%store_ln50 = store i32 %signal_shift_reg_load_22, i32 76" [filt.cpp:50]   --->   Operation 595 'store' 'store_ln50' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_75 : Operation 596 [1/1] (3.25ns)   --->   "%store_ln50 = store i32 %signal_shift_reg_load_23, i32 75" [filt.cpp:50]   --->   Operation 596 'store' 'store_ln50' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_75 : Operation 597 [1/1] (8.51ns)   --->   "%mul_ln51_36 = mul i32 %signal_shift_reg_load_37, i32 %gmem_addr_read_61" [filt.cpp:51]   --->   Operation 597 'mul' 'mul_ln51_36' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 14.6>
ST_76 : Operation 598 [1/1] (14.6ns)   --->   "%gmem_addr_read_63 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:51]   --->   Operation 598 'read' 'gmem_addr_read_63' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_76 : Operation 599 [1/1] (3.25ns)   --->   "%store_ln50 = store i32 %signal_shift_reg_load_24, i32 74" [filt.cpp:50]   --->   Operation 599 'store' 'store_ln50' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_76 : Operation 600 [1/1] (3.25ns)   --->   "%store_ln50 = store i32 %signal_shift_reg_load_25, i32 73" [filt.cpp:50]   --->   Operation 600 'store' 'store_ln50' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 77 <SV = 76> <Delay = 14.6>
ST_77 : Operation 601 [1/1] (14.6ns)   --->   "%gmem_addr_read_64 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:51]   --->   Operation 601 'read' 'gmem_addr_read_64' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_77 : Operation 602 [1/1] (3.25ns)   --->   "%store_ln50 = store i32 %signal_shift_reg_load_26, i32 72" [filt.cpp:50]   --->   Operation 602 'store' 'store_ln50' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_77 : Operation 603 [1/1] (3.25ns)   --->   "%store_ln50 = store i32 %signal_shift_reg_load_27, i32 71" [filt.cpp:50]   --->   Operation 603 'store' 'store_ln50' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_77 : Operation 604 [1/1] (8.51ns)   --->   "%mul_ln51_34 = mul i32 %signal_shift_reg_load_35, i32 %gmem_addr_read_63" [filt.cpp:51]   --->   Operation 604 'mul' 'mul_ln51_34' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 605 [1/1] (8.51ns)   --->   "%mul_ln51_35 = mul i32 %signal_shift_reg_load_36, i32 %gmem_addr_read_62" [filt.cpp:51]   --->   Operation 605 'mul' 'mul_ln51_35' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 606 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln54_34 = add i32 %mul_ln51_35, i32 %mul_ln51_36" [filt.cpp:54]   --->   Operation 606 'add' 'add_ln54_34' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 607 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln54_35 = add i32 %add_ln54_34, i32 %mul_ln51_34" [filt.cpp:54]   --->   Operation 607 'add' 'add_ln54_35' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 78 <SV = 77> <Delay = 14.6>
ST_78 : Operation 608 [1/1] (14.6ns)   --->   "%gmem_addr_read_65 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:51]   --->   Operation 608 'read' 'gmem_addr_read_65' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_78 : Operation 609 [1/1] (3.25ns)   --->   "%store_ln50 = store i32 %signal_shift_reg_load_28, i32 70" [filt.cpp:50]   --->   Operation 609 'store' 'store_ln50' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_78 : Operation 610 [1/1] (3.25ns)   --->   "%store_ln50 = store i32 %signal_shift_reg_load_29, i32 69" [filt.cpp:50]   --->   Operation 610 'store' 'store_ln50' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_78 : Operation 611 [1/1] (8.51ns)   --->   "%mul_ln51_33 = mul i32 %signal_shift_reg_load_34, i32 %gmem_addr_read_64" [filt.cpp:51]   --->   Operation 611 'mul' 'mul_ln51_33' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 612 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln54_38 = add i32 %add_ln54_37, i32 %add_ln54_35" [filt.cpp:54]   --->   Operation 612 'add' 'add_ln54_38' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 613 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln54_45 = add i32 %add_ln54_44, i32 %add_ln54_38" [filt.cpp:54]   --->   Operation 613 'add' 'add_ln54_45' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 79 <SV = 78> <Delay = 14.6>
ST_79 : Operation 614 [1/1] (14.6ns)   --->   "%gmem_addr_read_66 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:51]   --->   Operation 614 'read' 'gmem_addr_read_66' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_79 : Operation 615 [1/1] (3.25ns)   --->   "%store_ln50 = store i32 %signal_shift_reg_load_30, i32 68" [filt.cpp:50]   --->   Operation 615 'store' 'store_ln50' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_79 : Operation 616 [1/1] (3.25ns)   --->   "%store_ln50 = store i32 %signal_shift_reg_load_31, i32 67" [filt.cpp:50]   --->   Operation 616 'store' 'store_ln50' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_79 : Operation 617 [1/1] (8.51ns)   --->   "%mul_ln51_32 = mul i32 %signal_shift_reg_load_33, i32 %gmem_addr_read_65" [filt.cpp:51]   --->   Operation 617 'mul' 'mul_ln51_32' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 79> <Delay = 14.6>
ST_80 : Operation 618 [1/1] (14.6ns)   --->   "%gmem_addr_read_67 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:51]   --->   Operation 618 'read' 'gmem_addr_read_67' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_80 : Operation 619 [1/1] (3.25ns)   --->   "%store_ln50 = store i32 %signal_shift_reg_load_32, i32 66" [filt.cpp:50]   --->   Operation 619 'store' 'store_ln50' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_80 : Operation 620 [1/1] (8.51ns)   --->   "%mul_ln51_31 = mul i32 %signal_shift_reg_load_32, i32 %gmem_addr_read_66" [filt.cpp:51]   --->   Operation 620 'mul' 'mul_ln51_31' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 621 [1/1] (3.25ns)   --->   "%store_ln50 = store i32 %signal_shift_reg_load_33, i32 65" [filt.cpp:50]   --->   Operation 621 'store' 'store_ln50' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_80 : Operation 622 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln54_30 = add i32 %mul_ln51_32, i32 %mul_ln51_33" [filt.cpp:54]   --->   Operation 622 'add' 'add_ln54_30' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_80 : Operation 623 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln54_31 = add i32 %add_ln54_30, i32 %mul_ln51_31" [filt.cpp:54]   --->   Operation 623 'add' 'add_ln54_31' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 81 <SV = 80> <Delay = 14.6>
ST_81 : Operation 624 [1/1] (14.6ns)   --->   "%gmem_addr_read_68 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:51]   --->   Operation 624 'read' 'gmem_addr_read_68' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_81 : Operation 625 [1/1] (8.51ns)   --->   "%mul_ln51_30 = mul i32 %signal_shift_reg_load_31, i32 %gmem_addr_read_67" [filt.cpp:51]   --->   Operation 625 'mul' 'mul_ln51_30' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 626 [1/1] (3.25ns)   --->   "%store_ln50 = store i32 %signal_shift_reg_load_34, i32 64" [filt.cpp:50]   --->   Operation 626 'store' 'store_ln50' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_81 : Operation 627 [1/1] (3.25ns)   --->   "%store_ln50 = store i32 %signal_shift_reg_load_35, i32 63" [filt.cpp:50]   --->   Operation 627 'store' 'store_ln50' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 82 <SV = 81> <Delay = 14.6>
ST_82 : Operation 628 [1/1] (14.6ns)   --->   "%gmem_addr_read_69 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:51]   --->   Operation 628 'read' 'gmem_addr_read_69' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_82 : Operation 629 [1/1] (8.51ns)   --->   "%mul_ln51_29 = mul i32 %signal_shift_reg_load_30, i32 %gmem_addr_read_68" [filt.cpp:51]   --->   Operation 629 'mul' 'mul_ln51_29' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 630 [1/1] (3.25ns)   --->   "%store_ln50 = store i32 %signal_shift_reg_load_36, i32 62" [filt.cpp:50]   --->   Operation 630 'store' 'store_ln50' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_82 : Operation 631 [1/1] (3.25ns)   --->   "%store_ln50 = store i32 %signal_shift_reg_load_37, i32 61" [filt.cpp:50]   --->   Operation 631 'store' 'store_ln50' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_82 : Operation 632 [1/1] (2.55ns)   --->   "%add_ln54_28 = add i32 %mul_ln51_29, i32 %mul_ln51_30" [filt.cpp:54]   --->   Operation 632 'add' 'add_ln54_28' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 82> <Delay = 14.6>
ST_83 : Operation 633 [1/1] (14.6ns)   --->   "%gmem_addr_read_70 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:51]   --->   Operation 633 'read' 'gmem_addr_read_70' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_83 : Operation 634 [1/1] (8.51ns)   --->   "%mul_ln51_28 = mul i32 %signal_shift_reg_load_29, i32 %gmem_addr_read_69" [filt.cpp:51]   --->   Operation 634 'mul' 'mul_ln51_28' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 635 [1/1] (3.25ns)   --->   "%store_ln50 = store i32 %signal_shift_reg_load_38, i32 60" [filt.cpp:50]   --->   Operation 635 'store' 'store_ln50' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_83 : Operation 636 [1/1] (3.25ns)   --->   "%store_ln50 = store i32 %signal_shift_reg_load_39, i32 59" [filt.cpp:50]   --->   Operation 636 'store' 'store_ln50' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_83 : Operation 637 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln54_29 = add i32 %add_ln54_28, i32 %mul_ln51_28" [filt.cpp:54]   --->   Operation 637 'add' 'add_ln54_29' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_83 : Operation 638 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln54_32 = add i32 %add_ln54_31, i32 %add_ln54_29" [filt.cpp:54]   --->   Operation 638 'add' 'add_ln54_32' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 84 <SV = 83> <Delay = 14.6>
ST_84 : Operation 639 [1/1] (14.6ns)   --->   "%gmem_addr_read_71 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:51]   --->   Operation 639 'read' 'gmem_addr_read_71' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_84 : Operation 640 [1/1] (8.51ns)   --->   "%mul_ln51_27 = mul i32 %signal_shift_reg_load_28, i32 %gmem_addr_read_70" [filt.cpp:51]   --->   Operation 640 'mul' 'mul_ln51_27' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 641 [1/1] (3.25ns)   --->   "%store_ln50 = store i32 %signal_shift_reg_load_40, i32 58" [filt.cpp:50]   --->   Operation 641 'store' 'store_ln50' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_84 : Operation 642 [1/1] (3.25ns)   --->   "%store_ln50 = store i32 %signal_shift_reg_load_41, i32 57" [filt.cpp:50]   --->   Operation 642 'store' 'store_ln50' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 85 <SV = 84> <Delay = 14.6>
ST_85 : Operation 643 [1/1] (14.6ns)   --->   "%gmem_addr_read_72 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:51]   --->   Operation 643 'read' 'gmem_addr_read_72' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_85 : Operation 644 [1/1] (8.51ns)   --->   "%mul_ln51_26 = mul i32 %signal_shift_reg_load_27, i32 %gmem_addr_read_71" [filt.cpp:51]   --->   Operation 644 'mul' 'mul_ln51_26' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 645 [1/1] (3.25ns)   --->   "%store_ln50 = store i32 %signal_shift_reg_load_42, i32 56" [filt.cpp:50]   --->   Operation 645 'store' 'store_ln50' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_85 : Operation 646 [1/1] (3.25ns)   --->   "%store_ln50 = store i32 %signal_shift_reg_load_43, i32 55" [filt.cpp:50]   --->   Operation 646 'store' 'store_ln50' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 86 <SV = 85> <Delay = 14.6>
ST_86 : Operation 647 [1/1] (14.6ns)   --->   "%gmem_addr_read_73 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:51]   --->   Operation 647 'read' 'gmem_addr_read_73' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_86 : Operation 648 [1/1] (8.51ns)   --->   "%mul_ln51_25 = mul i32 %signal_shift_reg_load_26, i32 %gmem_addr_read_72" [filt.cpp:51]   --->   Operation 648 'mul' 'mul_ln51_25' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 649 [1/1] (3.25ns)   --->   "%store_ln50 = store i32 %signal_shift_reg_load_44, i32 54" [filt.cpp:50]   --->   Operation 649 'store' 'store_ln50' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_86 : Operation 650 [1/1] (3.25ns)   --->   "%store_ln50 = store i32 %signal_shift_reg_load_45, i32 53" [filt.cpp:50]   --->   Operation 650 'store' 'store_ln50' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_86 : Operation 651 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln54_25 = add i32 %mul_ln51_26, i32 %mul_ln51_27" [filt.cpp:54]   --->   Operation 651 'add' 'add_ln54_25' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_86 : Operation 652 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln54_26 = add i32 %add_ln54_25, i32 %mul_ln51_25" [filt.cpp:54]   --->   Operation 652 'add' 'add_ln54_26' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 87 <SV = 86> <Delay = 14.6>
ST_87 : Operation 653 [1/1] (14.6ns)   --->   "%gmem_addr_read_74 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:51]   --->   Operation 653 'read' 'gmem_addr_read_74' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_87 : Operation 654 [1/1] (8.51ns)   --->   "%mul_ln51_24 = mul i32 %signal_shift_reg_load_25, i32 %gmem_addr_read_73" [filt.cpp:51]   --->   Operation 654 'mul' 'mul_ln51_24' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 655 [1/1] (3.25ns)   --->   "%store_ln50 = store i32 %signal_shift_reg_load_46, i32 52" [filt.cpp:50]   --->   Operation 655 'store' 'store_ln50' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_87 : Operation 656 [1/1] (3.25ns)   --->   "%store_ln50 = store i32 %signal_shift_reg_load_47, i32 51" [filt.cpp:50]   --->   Operation 656 'store' 'store_ln50' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 88 <SV = 87> <Delay = 14.6>
ST_88 : Operation 657 [1/1] (14.6ns)   --->   "%gmem_addr_read_75 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:51]   --->   Operation 657 'read' 'gmem_addr_read_75' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_88 : Operation 658 [1/1] (8.51ns)   --->   "%mul_ln51_23 = mul i32 %signal_shift_reg_load_24, i32 %gmem_addr_read_74" [filt.cpp:51]   --->   Operation 658 'mul' 'mul_ln51_23' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 659 [1/1] (3.25ns)   --->   "%store_ln50 = store i32 %signal_shift_reg_load_48, i32 50" [filt.cpp:50]   --->   Operation 659 'store' 'store_ln50' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_88 : Operation 660 [1/1] (3.25ns)   --->   "%store_ln50 = store i32 %signal_shift_reg_load_49, i32 49" [filt.cpp:50]   --->   Operation 660 'store' 'store_ln50' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_88 : Operation 661 [1/1] (2.55ns)   --->   "%add_ln54_23 = add i32 %mul_ln51_23, i32 %mul_ln51_24" [filt.cpp:54]   --->   Operation 661 'add' 'add_ln54_23' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 88> <Delay = 14.6>
ST_89 : Operation 662 [1/1] (14.6ns)   --->   "%gmem_addr_read_76 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:51]   --->   Operation 662 'read' 'gmem_addr_read_76' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_89 : Operation 663 [1/1] (8.51ns)   --->   "%mul_ln51_22 = mul i32 %signal_shift_reg_load_23, i32 %gmem_addr_read_75" [filt.cpp:51]   --->   Operation 663 'mul' 'mul_ln51_22' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 664 [1/1] (3.25ns)   --->   "%store_ln50 = store i32 %signal_shift_reg_load_50, i32 48" [filt.cpp:50]   --->   Operation 664 'store' 'store_ln50' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_89 : Operation 665 [1/1] (3.25ns)   --->   "%store_ln50 = store i32 %signal_shift_reg_load_51, i32 47" [filt.cpp:50]   --->   Operation 665 'store' 'store_ln50' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_89 : Operation 666 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln54_24 = add i32 %add_ln54_23, i32 %mul_ln51_22" [filt.cpp:54]   --->   Operation 666 'add' 'add_ln54_24' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_89 : Operation 667 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln54_27 = add i32 %add_ln54_26, i32 %add_ln54_24" [filt.cpp:54]   --->   Operation 667 'add' 'add_ln54_27' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 90 <SV = 89> <Delay = 14.6>
ST_90 : Operation 668 [1/1] (14.6ns)   --->   "%gmem_addr_read_77 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:51]   --->   Operation 668 'read' 'gmem_addr_read_77' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_90 : Operation 669 [1/1] (8.51ns)   --->   "%mul_ln51_21 = mul i32 %signal_shift_reg_load_22, i32 %gmem_addr_read_76" [filt.cpp:51]   --->   Operation 669 'mul' 'mul_ln51_21' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 670 [1/1] (3.25ns)   --->   "%store_ln50 = store i32 %signal_shift_reg_load_52, i32 46" [filt.cpp:50]   --->   Operation 670 'store' 'store_ln50' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_90 : Operation 671 [1/1] (3.25ns)   --->   "%store_ln50 = store i32 %signal_shift_reg_load_53, i32 45" [filt.cpp:50]   --->   Operation 671 'store' 'store_ln50' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_90 : Operation 672 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln54_33 = add i32 %add_ln54_32, i32 %add_ln54_27" [filt.cpp:54]   --->   Operation 672 'add' 'add_ln54_33' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_90 : Operation 673 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln54_46 = add i32 %add_ln54_45, i32 %add_ln54_33" [filt.cpp:54]   --->   Operation 673 'add' 'add_ln54_46' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 91 <SV = 90> <Delay = 14.6>
ST_91 : Operation 674 [1/1] (14.6ns)   --->   "%gmem_addr_read_78 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:51]   --->   Operation 674 'read' 'gmem_addr_read_78' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_91 : Operation 675 [1/1] (8.51ns)   --->   "%mul_ln51_20 = mul i32 %signal_shift_reg_load_21, i32 %gmem_addr_read_77" [filt.cpp:51]   --->   Operation 675 'mul' 'mul_ln51_20' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 676 [1/1] (3.25ns)   --->   "%store_ln50 = store i32 %signal_shift_reg_load_54, i32 44" [filt.cpp:50]   --->   Operation 676 'store' 'store_ln50' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_91 : Operation 677 [1/1] (3.25ns)   --->   "%store_ln50 = store i32 %signal_shift_reg_load_55, i32 43" [filt.cpp:50]   --->   Operation 677 'store' 'store_ln50' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 92 <SV = 91> <Delay = 14.6>
ST_92 : Operation 678 [1/1] (14.6ns)   --->   "%gmem_addr_read_79 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:51]   --->   Operation 678 'read' 'gmem_addr_read_79' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_92 : Operation 679 [1/1] (8.51ns)   --->   "%mul_ln51_19 = mul i32 %signal_shift_reg_load_20, i32 %gmem_addr_read_78" [filt.cpp:51]   --->   Operation 679 'mul' 'mul_ln51_19' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 680 [1/1] (3.25ns)   --->   "%store_ln50 = store i32 %signal_shift_reg_load_56, i32 42" [filt.cpp:50]   --->   Operation 680 'store' 'store_ln50' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_92 : Operation 681 [1/1] (3.25ns)   --->   "%store_ln50 = store i32 %signal_shift_reg_load_57, i32 41" [filt.cpp:50]   --->   Operation 681 'store' 'store_ln50' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_92 : Operation 682 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln54_18 = add i32 %mul_ln51_20, i32 %mul_ln51_21" [filt.cpp:54]   --->   Operation 682 'add' 'add_ln54_18' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_92 : Operation 683 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln54_19 = add i32 %add_ln54_18, i32 %mul_ln51_19" [filt.cpp:54]   --->   Operation 683 'add' 'add_ln54_19' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 93 <SV = 92> <Delay = 14.6>
ST_93 : Operation 684 [1/1] (14.6ns)   --->   "%gmem_addr_read_80 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:51]   --->   Operation 684 'read' 'gmem_addr_read_80' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_93 : Operation 685 [1/1] (8.51ns)   --->   "%mul_ln51_18 = mul i32 %signal_shift_reg_load_19, i32 %gmem_addr_read_79" [filt.cpp:51]   --->   Operation 685 'mul' 'mul_ln51_18' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 686 [1/1] (3.25ns)   --->   "%store_ln50 = store i32 %signal_shift_reg_load_58, i32 40" [filt.cpp:50]   --->   Operation 686 'store' 'store_ln50' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_93 : Operation 687 [1/1] (3.25ns)   --->   "%store_ln50 = store i32 %signal_shift_reg_load_59, i32 39" [filt.cpp:50]   --->   Operation 687 'store' 'store_ln50' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 94 <SV = 93> <Delay = 14.6>
ST_94 : Operation 688 [1/1] (14.6ns)   --->   "%gmem_addr_read_81 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:51]   --->   Operation 688 'read' 'gmem_addr_read_81' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_94 : Operation 689 [1/1] (8.51ns)   --->   "%mul_ln51_17 = mul i32 %signal_shift_reg_load_18, i32 %gmem_addr_read_80" [filt.cpp:51]   --->   Operation 689 'mul' 'mul_ln51_17' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 690 [1/1] (3.25ns)   --->   "%store_ln50 = store i32 %signal_shift_reg_load_60, i32 38" [filt.cpp:50]   --->   Operation 690 'store' 'store_ln50' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_94 : Operation 691 [1/1] (3.25ns)   --->   "%store_ln50 = store i32 %signal_shift_reg_load_61, i32 37" [filt.cpp:50]   --->   Operation 691 'store' 'store_ln50' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_94 : Operation 692 [1/1] (2.55ns)   --->   "%add_ln54_16 = add i32 %mul_ln51_17, i32 %mul_ln51_18" [filt.cpp:54]   --->   Operation 692 'add' 'add_ln54_16' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 94> <Delay = 14.6>
ST_95 : Operation 693 [1/1] (14.6ns)   --->   "%gmem_addr_read_82 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:51]   --->   Operation 693 'read' 'gmem_addr_read_82' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_95 : Operation 694 [1/1] (8.51ns)   --->   "%mul_ln51_16 = mul i32 %signal_shift_reg_load_17, i32 %gmem_addr_read_81" [filt.cpp:51]   --->   Operation 694 'mul' 'mul_ln51_16' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 695 [1/1] (3.25ns)   --->   "%store_ln50 = store i32 %signal_shift_reg_load_62, i32 36" [filt.cpp:50]   --->   Operation 695 'store' 'store_ln50' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_95 : Operation 696 [1/1] (3.25ns)   --->   "%store_ln50 = store i32 %signal_shift_reg_load_63, i32 35" [filt.cpp:50]   --->   Operation 696 'store' 'store_ln50' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_95 : Operation 697 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln54_17 = add i32 %add_ln54_16, i32 %mul_ln51_16" [filt.cpp:54]   --->   Operation 697 'add' 'add_ln54_17' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_95 : Operation 698 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln54_20 = add i32 %add_ln54_19, i32 %add_ln54_17" [filt.cpp:54]   --->   Operation 698 'add' 'add_ln54_20' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 96 <SV = 95> <Delay = 14.6>
ST_96 : Operation 699 [1/1] (14.6ns)   --->   "%gmem_addr_read_83 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:51]   --->   Operation 699 'read' 'gmem_addr_read_83' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_96 : Operation 700 [1/1] (8.51ns)   --->   "%mul_ln51_15 = mul i32 %signal_shift_reg_load_16, i32 %gmem_addr_read_82" [filt.cpp:51]   --->   Operation 700 'mul' 'mul_ln51_15' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 701 [1/1] (3.25ns)   --->   "%store_ln50 = store i32 %signal_shift_reg_load_64, i32 34" [filt.cpp:50]   --->   Operation 701 'store' 'store_ln50' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_96 : Operation 702 [1/1] (3.25ns)   --->   "%store_ln50 = store i32 %signal_shift_reg_load_65, i32 33" [filt.cpp:50]   --->   Operation 702 'store' 'store_ln50' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 97 <SV = 96> <Delay = 14.6>
ST_97 : Operation 703 [1/1] (14.6ns)   --->   "%gmem_addr_read_84 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:51]   --->   Operation 703 'read' 'gmem_addr_read_84' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_97 : Operation 704 [1/1] (8.51ns)   --->   "%mul_ln51_14 = mul i32 %signal_shift_reg_load_15, i32 %gmem_addr_read_83" [filt.cpp:51]   --->   Operation 704 'mul' 'mul_ln51_14' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 705 [1/1] (3.25ns)   --->   "%store_ln50 = store i32 %signal_shift_reg_load_66, i32 32" [filt.cpp:50]   --->   Operation 705 'store' 'store_ln50' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_97 : Operation 706 [1/1] (3.25ns)   --->   "%store_ln50 = store i32 %signal_shift_reg_load_67, i32 31" [filt.cpp:50]   --->   Operation 706 'store' 'store_ln50' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 98 <SV = 97> <Delay = 14.6>
ST_98 : Operation 707 [1/1] (14.6ns)   --->   "%gmem_addr_read_85 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:51]   --->   Operation 707 'read' 'gmem_addr_read_85' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_98 : Operation 708 [1/1] (8.51ns)   --->   "%mul_ln51_13 = mul i32 %signal_shift_reg_load_14, i32 %gmem_addr_read_84" [filt.cpp:51]   --->   Operation 708 'mul' 'mul_ln51_13' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 709 [1/1] (3.25ns)   --->   "%store_ln50 = store i32 %signal_shift_reg_load_68, i32 30" [filt.cpp:50]   --->   Operation 709 'store' 'store_ln50' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_98 : Operation 710 [1/1] (3.25ns)   --->   "%store_ln50 = store i32 %signal_shift_reg_load_69, i32 29" [filt.cpp:50]   --->   Operation 710 'store' 'store_ln50' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_98 : Operation 711 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln54_13 = add i32 %mul_ln51_14, i32 %mul_ln51_15" [filt.cpp:54]   --->   Operation 711 'add' 'add_ln54_13' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_98 : Operation 712 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln54_14 = add i32 %add_ln54_13, i32 %mul_ln51_13" [filt.cpp:54]   --->   Operation 712 'add' 'add_ln54_14' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 99 <SV = 98> <Delay = 14.6>
ST_99 : Operation 713 [1/1] (14.6ns)   --->   "%gmem_addr_read_86 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:51]   --->   Operation 713 'read' 'gmem_addr_read_86' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_99 : Operation 714 [1/1] (8.51ns)   --->   "%mul_ln51_12 = mul i32 %signal_shift_reg_load_13, i32 %gmem_addr_read_85" [filt.cpp:51]   --->   Operation 714 'mul' 'mul_ln51_12' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 715 [1/1] (3.25ns)   --->   "%store_ln50 = store i32 %signal_shift_reg_load_70, i32 28" [filt.cpp:50]   --->   Operation 715 'store' 'store_ln50' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_99 : Operation 716 [1/1] (3.25ns)   --->   "%store_ln50 = store i32 %signal_shift_reg_load_71, i32 27" [filt.cpp:50]   --->   Operation 716 'store' 'store_ln50' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 100 <SV = 99> <Delay = 14.6>
ST_100 : Operation 717 [1/1] (14.6ns)   --->   "%gmem_addr_read_87 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:51]   --->   Operation 717 'read' 'gmem_addr_read_87' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_100 : Operation 718 [1/1] (8.51ns)   --->   "%mul_ln51_11 = mul i32 %signal_shift_reg_load_12, i32 %gmem_addr_read_86" [filt.cpp:51]   --->   Operation 718 'mul' 'mul_ln51_11' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 719 [1/1] (3.25ns)   --->   "%store_ln50 = store i32 %signal_shift_reg_load_72, i32 26" [filt.cpp:50]   --->   Operation 719 'store' 'store_ln50' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_100 : Operation 720 [1/1] (3.25ns)   --->   "%store_ln50 = store i32 %signal_shift_reg_load_73, i32 25" [filt.cpp:50]   --->   Operation 720 'store' 'store_ln50' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 101 <SV = 100> <Delay = 14.6>
ST_101 : Operation 721 [1/1] (14.6ns)   --->   "%gmem_addr_read_88 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:51]   --->   Operation 721 'read' 'gmem_addr_read_88' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_101 : Operation 722 [1/1] (8.51ns)   --->   "%mul_ln51_10 = mul i32 %signal_shift_reg_load_11, i32 %gmem_addr_read_87" [filt.cpp:51]   --->   Operation 722 'mul' 'mul_ln51_10' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 723 [1/1] (3.25ns)   --->   "%store_ln50 = store i32 %signal_shift_reg_load_74, i32 24" [filt.cpp:50]   --->   Operation 723 'store' 'store_ln50' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_101 : Operation 724 [1/1] (3.25ns)   --->   "%store_ln50 = store i32 %signal_shift_reg_load_75, i32 23" [filt.cpp:50]   --->   Operation 724 'store' 'store_ln50' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_101 : Operation 725 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln54_11 = add i32 %mul_ln51_11, i32 %mul_ln51_12" [filt.cpp:54]   --->   Operation 725 'add' 'add_ln54_11' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_101 : Operation 726 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln54_12 = add i32 %add_ln54_11, i32 %mul_ln51_10" [filt.cpp:54]   --->   Operation 726 'add' 'add_ln54_12' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 102 <SV = 101> <Delay = 14.6>
ST_102 : Operation 727 [1/1] (14.6ns)   --->   "%gmem_addr_read_89 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:51]   --->   Operation 727 'read' 'gmem_addr_read_89' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_102 : Operation 728 [1/1] (8.51ns)   --->   "%mul_ln51_9 = mul i32 %signal_shift_reg_load_10, i32 %gmem_addr_read_88" [filt.cpp:51]   --->   Operation 728 'mul' 'mul_ln51_9' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 729 [1/1] (3.25ns)   --->   "%store_ln50 = store i32 %signal_shift_reg_load_76, i32 22" [filt.cpp:50]   --->   Operation 729 'store' 'store_ln50' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_102 : Operation 730 [1/1] (3.25ns)   --->   "%store_ln50 = store i32 %signal_shift_reg_load_77, i32 21" [filt.cpp:50]   --->   Operation 730 'store' 'store_ln50' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_102 : Operation 731 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln54_15 = add i32 %add_ln54_14, i32 %add_ln54_12" [filt.cpp:54]   --->   Operation 731 'add' 'add_ln54_15' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_102 : Operation 732 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln54_21 = add i32 %add_ln54_20, i32 %add_ln54_15" [filt.cpp:54]   --->   Operation 732 'add' 'add_ln54_21' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 103 <SV = 102> <Delay = 14.6>
ST_103 : Operation 733 [1/1] (14.6ns)   --->   "%gmem_addr_read_90 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:51]   --->   Operation 733 'read' 'gmem_addr_read_90' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_103 : Operation 734 [1/1] (8.51ns)   --->   "%mul_ln51_8 = mul i32 %signal_shift_reg_load_9, i32 %gmem_addr_read_89" [filt.cpp:51]   --->   Operation 734 'mul' 'mul_ln51_8' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 735 [1/1] (3.25ns)   --->   "%store_ln50 = store i32 %signal_shift_reg_load_78, i32 20" [filt.cpp:50]   --->   Operation 735 'store' 'store_ln50' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_103 : Operation 736 [1/1] (3.25ns)   --->   "%store_ln50 = store i32 %signal_shift_reg_load_79, i32 19" [filt.cpp:50]   --->   Operation 736 'store' 'store_ln50' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 104 <SV = 103> <Delay = 14.6>
ST_104 : Operation 737 [1/1] (14.6ns)   --->   "%gmem_addr_read_91 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:51]   --->   Operation 737 'read' 'gmem_addr_read_91' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_104 : Operation 738 [1/1] (8.51ns)   --->   "%mul_ln51_7 = mul i32 %signal_shift_reg_load_8, i32 %gmem_addr_read_90" [filt.cpp:51]   --->   Operation 738 'mul' 'mul_ln51_7' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 739 [1/1] (3.25ns)   --->   "%store_ln50 = store i32 %signal_shift_reg_load_80, i32 18" [filt.cpp:50]   --->   Operation 739 'store' 'store_ln50' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_104 : Operation 740 [1/1] (3.25ns)   --->   "%store_ln50 = store i32 %signal_shift_reg_load_81, i32 17" [filt.cpp:50]   --->   Operation 740 'store' 'store_ln50' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_104 : Operation 741 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln54_7 = add i32 %mul_ln51_8, i32 %mul_ln51_9" [filt.cpp:54]   --->   Operation 741 'add' 'add_ln54_7' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_104 : Operation 742 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln54_8 = add i32 %add_ln54_7, i32 %mul_ln51_7" [filt.cpp:54]   --->   Operation 742 'add' 'add_ln54_8' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 105 <SV = 104> <Delay = 14.6>
ST_105 : Operation 743 [1/1] (14.6ns)   --->   "%gmem_addr_read_92 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:51]   --->   Operation 743 'read' 'gmem_addr_read_92' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_105 : Operation 744 [1/1] (8.51ns)   --->   "%mul_ln51_6 = mul i32 %signal_shift_reg_load_7, i32 %gmem_addr_read_91" [filt.cpp:51]   --->   Operation 744 'mul' 'mul_ln51_6' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 745 [1/1] (3.25ns)   --->   "%store_ln50 = store i32 %signal_shift_reg_load_82, i32 16" [filt.cpp:50]   --->   Operation 745 'store' 'store_ln50' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_105 : Operation 746 [1/1] (3.25ns)   --->   "%store_ln50 = store i32 %signal_shift_reg_load_83, i32 15" [filt.cpp:50]   --->   Operation 746 'store' 'store_ln50' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 106 <SV = 105> <Delay = 14.6>
ST_106 : Operation 747 [1/1] (14.6ns)   --->   "%gmem_addr_read_93 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:51]   --->   Operation 747 'read' 'gmem_addr_read_93' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_106 : Operation 748 [1/1] (8.51ns)   --->   "%mul_ln51_5 = mul i32 %signal_shift_reg_load_6, i32 %gmem_addr_read_92" [filt.cpp:51]   --->   Operation 748 'mul' 'mul_ln51_5' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 749 [1/1] (3.25ns)   --->   "%store_ln50 = store i32 %signal_shift_reg_load_84, i32 14" [filt.cpp:50]   --->   Operation 749 'store' 'store_ln50' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_106 : Operation 750 [1/1] (3.25ns)   --->   "%store_ln50 = store i32 %signal_shift_reg_load_85, i32 13" [filt.cpp:50]   --->   Operation 750 'store' 'store_ln50' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_106 : Operation 751 [1/1] (2.55ns)   --->   "%add_ln54_5 = add i32 %mul_ln51_5, i32 %mul_ln51_6" [filt.cpp:54]   --->   Operation 751 'add' 'add_ln54_5' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 106> <Delay = 14.6>
ST_107 : Operation 752 [1/1] (14.6ns)   --->   "%gmem_addr_read_94 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:51]   --->   Operation 752 'read' 'gmem_addr_read_94' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_107 : Operation 753 [1/1] (8.51ns)   --->   "%mul_ln51_4 = mul i32 %signal_shift_reg_load_5, i32 %gmem_addr_read_93" [filt.cpp:51]   --->   Operation 753 'mul' 'mul_ln51_4' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 754 [1/1] (3.25ns)   --->   "%store_ln50 = store i32 %signal_shift_reg_load_86, i32 12" [filt.cpp:50]   --->   Operation 754 'store' 'store_ln50' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_107 : Operation 755 [1/1] (3.25ns)   --->   "%store_ln50 = store i32 %signal_shift_reg_load_87, i32 11" [filt.cpp:50]   --->   Operation 755 'store' 'store_ln50' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_107 : Operation 756 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln54_6 = add i32 %add_ln54_5, i32 %mul_ln51_4" [filt.cpp:54]   --->   Operation 756 'add' 'add_ln54_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_107 : Operation 757 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln54_9 = add i32 %add_ln54_8, i32 %add_ln54_6" [filt.cpp:54]   --->   Operation 757 'add' 'add_ln54_9' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 108 <SV = 107> <Delay = 14.6>
ST_108 : Operation 758 [1/1] (14.6ns)   --->   "%gmem_addr_read_95 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:51]   --->   Operation 758 'read' 'gmem_addr_read_95' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_108 : Operation 759 [1/1] (8.51ns)   --->   "%mul_ln51_3 = mul i32 %signal_shift_reg_load_4, i32 %gmem_addr_read_94" [filt.cpp:51]   --->   Operation 759 'mul' 'mul_ln51_3' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 760 [1/1] (3.25ns)   --->   "%store_ln50 = store i32 %signal_shift_reg_load_88, i32 10" [filt.cpp:50]   --->   Operation 760 'store' 'store_ln50' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_108 : Operation 761 [1/1] (3.25ns)   --->   "%store_ln50 = store i32 %signal_shift_reg_load_89, i32 9" [filt.cpp:50]   --->   Operation 761 'store' 'store_ln50' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 109 <SV = 108> <Delay = 14.6>
ST_109 : Operation 762 [1/1] (14.6ns)   --->   "%gmem_addr_read_96 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:51]   --->   Operation 762 'read' 'gmem_addr_read_96' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_109 : Operation 763 [1/1] (8.51ns)   --->   "%mul_ln51_2 = mul i32 %signal_shift_reg_load_3, i32 %gmem_addr_read_95" [filt.cpp:51]   --->   Operation 763 'mul' 'mul_ln51_2' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 764 [1/1] (3.25ns)   --->   "%store_ln50 = store i32 %signal_shift_reg_load_90, i32 8" [filt.cpp:50]   --->   Operation 764 'store' 'store_ln50' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_109 : Operation 765 [1/1] (3.25ns)   --->   "%store_ln50 = store i32 %signal_shift_reg_load_91, i32 7" [filt.cpp:50]   --->   Operation 765 'store' 'store_ln50' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 110 <SV = 109> <Delay = 14.6>
ST_110 : Operation 766 [1/1] (14.6ns)   --->   "%gmem_addr_read_97 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:51]   --->   Operation 766 'read' 'gmem_addr_read_97' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_110 : Operation 767 [1/1] (8.51ns)   --->   "%mul_ln51_1 = mul i32 %signal_shift_reg_load_2, i32 %gmem_addr_read_96" [filt.cpp:51]   --->   Operation 767 'mul' 'mul_ln51_1' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 768 [1/1] (3.25ns)   --->   "%store_ln50 = store i32 %signal_shift_reg_load_92, i32 6" [filt.cpp:50]   --->   Operation 768 'store' 'store_ln50' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_110 : Operation 769 [1/1] (3.25ns)   --->   "%store_ln50 = store i32 %signal_shift_reg_load_93, i32 5" [filt.cpp:50]   --->   Operation 769 'store' 'store_ln50' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_110 : Operation 770 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln54_2 = add i32 %mul_ln51_2, i32 %mul_ln51_3" [filt.cpp:54]   --->   Operation 770 'add' 'add_ln54_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_110 : Operation 771 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln54_3 = add i32 %add_ln54_2, i32 %mul_ln51_1" [filt.cpp:54]   --->   Operation 771 'add' 'add_ln54_3' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 111 <SV = 110> <Delay = 14.6>
ST_111 : Operation 772 [1/1] (14.6ns)   --->   "%gmem_addr_read_98 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:51]   --->   Operation 772 'read' 'gmem_addr_read_98' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_111 : Operation 773 [1/1] (8.51ns)   --->   "%mul_ln51 = mul i32 %signal_shift_reg_load_1, i32 %gmem_addr_read_97" [filt.cpp:51]   --->   Operation 773 'mul' 'mul_ln51' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 774 [1/1] (3.25ns)   --->   "%store_ln50 = store i32 %signal_shift_reg_load_94, i32 4" [filt.cpp:50]   --->   Operation 774 'store' 'store_ln50' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_111 : Operation 775 [1/1] (3.25ns)   --->   "%store_ln50 = store i32 %signal_shift_reg_load_95, i32 3" [filt.cpp:50]   --->   Operation 775 'store' 'store_ln50' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_111 : Operation 776 [1/1] (2.55ns)   --->   "%add_ln54 = add i32 %mul_ln54, i32 %mul_ln51" [filt.cpp:54]   --->   Operation 776 'add' 'add_ln54' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 111> <Delay = 12.8>
ST_112 : Operation 777 [1/1] (8.51ns)   --->   "%accumulate = mul i32 %signal_shift_reg_load, i32 %gmem_addr_read_98" [filt.cpp:51]   --->   Operation 777 'mul' 'accumulate' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 778 [1/1] (3.25ns)   --->   "%store_ln50 = store i32 %signal_shift_reg_load_96, i32 2" [filt.cpp:50]   --->   Operation 778 'store' 'store_ln50' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_112 : Operation 779 [1/1] (3.25ns)   --->   "%store_ln50 = store i32 %signal_shift_reg_load_97, i32 1" [filt.cpp:50]   --->   Operation 779 'store' 'store_ln50' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_112 : Operation 780 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln54_1 = add i32 %add_ln54, i32 %accumulate" [filt.cpp:54]   --->   Operation 780 'add' 'add_ln54_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_112 : Operation 781 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln54_4 = add i32 %add_ln54_3, i32 %add_ln54_1" [filt.cpp:54]   --->   Operation 781 'add' 'add_ln54_4' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 113 <SV = 112> <Delay = 9.74>
ST_113 : Operation 782 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln54_10 = add i32 %add_ln54_9, i32 %add_ln54_4" [filt.cpp:54]   --->   Operation 782 'add' 'add_ln54_10' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_113 : Operation 783 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln54_22 = add i32 %add_ln54_21, i32 %add_ln54_10" [filt.cpp:54]   --->   Operation 783 'add' 'add_ln54_22' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_113 : Operation 784 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln54_47 = add i32 %add_ln54_46, i32 %add_ln54_22" [filt.cpp:54]   --->   Operation 784 'add' 'add_ln54_47' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_113 : Operation 785 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%accumulate_2 = add i32 %add_ln54_96, i32 %add_ln54_47" [filt.cpp:54]   --->   Operation 785 'add' 'accumulate_2' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_113 : Operation 786 [2/2] (1.00ns)   --->   "%write_ln65 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %y_V_data_V, i4 %y_V_keep_V, i4 %y_V_strb_V, i1 %y_V_user_V, i1 %y_V_last_V, i1 %y_V_id_V, i1 %y_V_dest_V, i32 %accumulate_2, i4 %tmp_keep_1310, i4 %tmp_strb_1309, i1 %tmp_user_1308, i1 %tmp_last_1306, i1 %tmp_id_1305, i1 %tmp_dest_1304" [filt.cpp:65]   --->   Operation 786 'write' 'write_ln65' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 114 <SV = 113> <Delay = 7.19>
ST_114 : Operation 787 [1/2] (1.00ns)   --->   "%write_ln65 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %y_V_data_V, i4 %y_V_keep_V, i4 %y_V_strb_V, i1 %y_V_user_V, i1 %y_V_last_V, i1 %y_V_id_V, i1 %y_V_dest_V, i32 %accumulate_2, i4 %tmp_keep_1310, i4 %tmp_strb_1309, i1 %tmp_user_1308, i1 %tmp_last_1306, i1 %tmp_id_1305, i1 %tmp_dest_1304" [filt.cpp:65]   --->   Operation 787 'write' 'write_ln65' <Predicate = (output_signal) | (!targetBlock)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_114 : Operation 788 [1/1] (0.99ns)   --->   "%select_ln70 = select i1 %icmp_ln70, i32 4294967295, i32 0" [filt.cpp:70]   --->   Operation 788 'select' 'select_ln70' <Predicate = (output_signal) | (!targetBlock)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_114 : Operation 789 [1/1] (0.00ns)   --->   "%br_ln77 = br i1 %tmp_last_1306, void %for.inc.if.end42_crit_edge, void %while.end43" [filt.cpp:77]   --->   Operation 789 'br' 'br_ln77' <Predicate = (output_signal) | (!targetBlock)> <Delay = 0.00>
ST_114 : Operation 790 [1/1] (1.82ns)   --->   "%store_ln10 = store i32 %select_ln70, i32 %i" [filt.cpp:10]   --->   Operation 790 'store' 'store_ln10' <Predicate = (output_signal & !tmp_last_1306) | (!targetBlock & !tmp_last_1306)> <Delay = 1.82>
ST_114 : Operation 791 [1/1] (1.58ns)   --->   "%br_ln77 = br void %if.end42" [filt.cpp:77]   --->   Operation 791 'br' 'br_ln77' <Predicate = (output_signal & !tmp_last_1306) | (!targetBlock & !tmp_last_1306)> <Delay = 1.58>
ST_114 : Operation 792 [1/1] (0.00ns)   --->   "%spec_select287320 = phi i1 %icmp_ln70, void %for.inc.if.end42_crit_edge, i1 %read_coefs_2, void %if.end31.if.end42_crit_edge"   --->   Operation 792 'phi' 'spec_select287320' <Predicate = (output_signal & !tmp_last_1306) | (targetBlock & !output_signal & !tmp_last) | (!targetBlock & !tmp_last_1306)> <Delay = 0.00>
ST_114 : Operation 793 [1/1] (0.00ns)   --->   "%output_signal_1313319 = phi i1 1, void %for.inc.if.end42_crit_edge, i1 0, void %if.end31.if.end42_crit_edge"   --->   Operation 793 'phi' 'output_signal_1313319' <Predicate = (output_signal & !tmp_last_1306) | (targetBlock & !output_signal & !tmp_last) | (!targetBlock & !tmp_last_1306)> <Delay = 0.00>
ST_114 : Operation 794 [1/1] (0.00ns)   --->   "%i_load = load i32 %i" [filt.cpp:74]   --->   Operation 794 'load' 'i_load' <Predicate = (output_signal & !tmp_last_1306) | (targetBlock & !output_signal & !tmp_last) | (!targetBlock & !tmp_last_1306)> <Delay = 0.00>
ST_114 : Operation 795 [1/1] (2.55ns)   --->   "%i_4 = add i32 %i_load, i32 1" [filt.cpp:74]   --->   Operation 795 'add' 'i_4' <Predicate = (output_signal & !tmp_last_1306) | (targetBlock & !output_signal & !tmp_last) | (!targetBlock & !tmp_last_1306)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 796 [1/1] (1.82ns)   --->   "%store_ln10 = store i32 %i_4, i32 %i" [filt.cpp:10]   --->   Operation 796 'store' 'store_ln10' <Predicate = (output_signal & !tmp_last_1306) | (targetBlock & !output_signal & !tmp_last) | (!targetBlock & !tmp_last_1306)> <Delay = 1.82>
ST_114 : Operation 797 [1/1] (0.00ns)   --->   "%br_ln22 = br void %VITIS_LOOP_29_2" [filt.cpp:22]   --->   Operation 797 'br' 'br_ln22' <Predicate = (output_signal & !tmp_last_1306) | (targetBlock & !output_signal & !tmp_last) | (!targetBlock & !tmp_last_1306)> <Delay = 0.00>
ST_114 : Operation 798 [1/1] (0.00ns)   --->   "%ret_ln81 = ret" [filt.cpp:81]   --->   Operation 798 'ret' 'ret_ln81' <Predicate = (output_signal & tmp_last_1306) | (targetBlock & !output_signal & tmp_last) | (!targetBlock & tmp_last_1306)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 20.000ns, clock uncertainty: 5.400ns.

 <State 1>: 1.827ns
The critical path consists of the following:
	'alloca' operation 32 bit ('i', filt.cpp:10) [17]  (0.000 ns)
	'store' operation 0 bit ('store_ln10', filt.cpp:10) of constant 0 on local variable 'i', filt.cpp:10 [46]  (1.827 ns)

 <State 2>: 1.000ns
The critical path consists of the following:
	axis read operation ('empty', filt.cpp:23) on port 'x_V_data_V' (filt.cpp:23) [53]  (1.000 ns)

 <State 3>: 6.728ns
The critical path consists of the following:
	'phi' operation 1 bit ('read_coefs', filt.cpp:70) with incoming values : ('read_coefs', filt.cpp:70) ('icmp_ln70', filt.cpp:70) [49]  (0.000 ns)
	'call' operation 1 bit ('targetBlock', filt.cpp:72) to 'filt_Pipeline_VITIS_LOOP_29_2' [62]  (6.728 ns)

 <State 4>: 0.000ns
The critical path consists of the following:

 <State 5>: 14.600ns
The critical path consists of the following:
	'phi' operation 1 bit ('output_signal') [50]  (0.000 ns)
	bus request operation ('empty_24', filt.cpp:51) on port 'gmem' (filt.cpp:51) [95]  (14.600 ns)

 <State 6>: 14.600ns
The critical path consists of the following:
	bus request operation ('empty_24', filt.cpp:51) on port 'gmem' (filt.cpp:51) [95]  (14.600 ns)

 <State 7>: 14.600ns
The critical path consists of the following:
	bus request operation ('empty_24', filt.cpp:51) on port 'gmem' (filt.cpp:51) [95]  (14.600 ns)

 <State 8>: 14.600ns
The critical path consists of the following:
	bus request operation ('empty_24', filt.cpp:51) on port 'gmem' (filt.cpp:51) [95]  (14.600 ns)

 <State 9>: 14.600ns
The critical path consists of the following:
	bus request operation ('empty_24', filt.cpp:51) on port 'gmem' (filt.cpp:51) [95]  (14.600 ns)

 <State 10>: 14.600ns
The critical path consists of the following:
	bus request operation ('empty_24', filt.cpp:51) on port 'gmem' (filt.cpp:51) [95]  (14.600 ns)

 <State 11>: 14.600ns
The critical path consists of the following:
	bus request operation ('empty_24', filt.cpp:51) on port 'gmem' (filt.cpp:51) [95]  (14.600 ns)

 <State 12>: 14.600ns
The critical path consists of the following:
	bus request operation ('empty_24', filt.cpp:51) on port 'gmem' (filt.cpp:51) [95]  (14.600 ns)

 <State 13>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read', filt.cpp:51) on port 'gmem' (filt.cpp:51) [96]  (14.600 ns)

 <State 14>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_1', filt.cpp:51) on port 'gmem' (filt.cpp:51) [97]  (14.600 ns)

 <State 15>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_2', filt.cpp:51) on port 'gmem' (filt.cpp:51) [98]  (14.600 ns)

 <State 16>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_3', filt.cpp:51) on port 'gmem' (filt.cpp:51) [99]  (14.600 ns)

 <State 17>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_4', filt.cpp:51) on port 'gmem' (filt.cpp:51) [100]  (14.600 ns)

 <State 18>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_5', filt.cpp:51) on port 'gmem' (filt.cpp:51) [101]  (14.600 ns)

 <State 19>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_6', filt.cpp:51) on port 'gmem' (filt.cpp:51) [102]  (14.600 ns)

 <State 20>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_7', filt.cpp:51) on port 'gmem' (filt.cpp:51) [103]  (14.600 ns)

 <State 21>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_8', filt.cpp:51) on port 'gmem' (filt.cpp:51) [104]  (14.600 ns)

 <State 22>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_9', filt.cpp:51) on port 'gmem' (filt.cpp:51) [105]  (14.600 ns)

 <State 23>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_10', filt.cpp:51) on port 'gmem' (filt.cpp:51) [106]  (14.600 ns)

 <State 24>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_11', filt.cpp:51) on port 'gmem' (filt.cpp:51) [107]  (14.600 ns)

 <State 25>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_12', filt.cpp:51) on port 'gmem' (filt.cpp:51) [108]  (14.600 ns)

 <State 26>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_13', filt.cpp:51) on port 'gmem' (filt.cpp:51) [109]  (14.600 ns)

 <State 27>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_14', filt.cpp:51) on port 'gmem' (filt.cpp:51) [110]  (14.600 ns)

 <State 28>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_15', filt.cpp:51) on port 'gmem' (filt.cpp:51) [111]  (14.600 ns)

 <State 29>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_16', filt.cpp:51) on port 'gmem' (filt.cpp:51) [112]  (14.600 ns)

 <State 30>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_17', filt.cpp:51) on port 'gmem' (filt.cpp:51) [113]  (14.600 ns)

 <State 31>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_18', filt.cpp:51) on port 'gmem' (filt.cpp:51) [114]  (14.600 ns)

 <State 32>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_19', filt.cpp:51) on port 'gmem' (filt.cpp:51) [115]  (14.600 ns)

 <State 33>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_20', filt.cpp:51) on port 'gmem' (filt.cpp:51) [116]  (14.600 ns)

 <State 34>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_21', filt.cpp:51) on port 'gmem' (filt.cpp:51) [117]  (14.600 ns)

 <State 35>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_22', filt.cpp:51) on port 'gmem' (filt.cpp:51) [118]  (14.600 ns)

 <State 36>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_23', filt.cpp:51) on port 'gmem' (filt.cpp:51) [119]  (14.600 ns)

 <State 37>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_24', filt.cpp:51) on port 'gmem' (filt.cpp:51) [120]  (14.600 ns)

 <State 38>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_25', filt.cpp:51) on port 'gmem' (filt.cpp:51) [121]  (14.600 ns)

 <State 39>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_26', filt.cpp:51) on port 'gmem' (filt.cpp:51) [122]  (14.600 ns)

 <State 40>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_27', filt.cpp:51) on port 'gmem' (filt.cpp:51) [123]  (14.600 ns)

 <State 41>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_28', filt.cpp:51) on port 'gmem' (filt.cpp:51) [124]  (14.600 ns)

 <State 42>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_29', filt.cpp:51) on port 'gmem' (filt.cpp:51) [125]  (14.600 ns)

 <State 43>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_30', filt.cpp:51) on port 'gmem' (filt.cpp:51) [126]  (14.600 ns)

 <State 44>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_31', filt.cpp:51) on port 'gmem' (filt.cpp:51) [127]  (14.600 ns)

 <State 45>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_32', filt.cpp:51) on port 'gmem' (filt.cpp:51) [128]  (14.600 ns)

 <State 46>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_33', filt.cpp:51) on port 'gmem' (filt.cpp:51) [129]  (14.600 ns)

 <State 47>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_34', filt.cpp:51) on port 'gmem' (filt.cpp:51) [130]  (14.600 ns)

 <State 48>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_35', filt.cpp:51) on port 'gmem' (filt.cpp:51) [131]  (14.600 ns)

 <State 49>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_36', filt.cpp:51) on port 'gmem' (filt.cpp:51) [132]  (14.600 ns)

 <State 50>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_37', filt.cpp:51) on port 'gmem' (filt.cpp:51) [133]  (14.600 ns)

 <State 51>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_38', filt.cpp:51) on port 'gmem' (filt.cpp:51) [134]  (14.600 ns)

 <State 52>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_39', filt.cpp:51) on port 'gmem' (filt.cpp:51) [135]  (14.600 ns)

 <State 53>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_40', filt.cpp:51) on port 'gmem' (filt.cpp:51) [136]  (14.600 ns)

 <State 54>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_41', filt.cpp:51) on port 'gmem' (filt.cpp:51) [137]  (14.600 ns)

 <State 55>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_42', filt.cpp:51) on port 'gmem' (filt.cpp:51) [138]  (14.600 ns)

 <State 56>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_43', filt.cpp:51) on port 'gmem' (filt.cpp:51) [139]  (14.600 ns)

 <State 57>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_44', filt.cpp:51) on port 'gmem' (filt.cpp:51) [140]  (14.600 ns)

 <State 58>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_45', filt.cpp:51) on port 'gmem' (filt.cpp:51) [141]  (14.600 ns)

 <State 59>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_46', filt.cpp:51) on port 'gmem' (filt.cpp:51) [142]  (14.600 ns)

 <State 60>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_47', filt.cpp:51) on port 'gmem' (filt.cpp:51) [143]  (14.600 ns)

 <State 61>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_48', filt.cpp:51) on port 'gmem' (filt.cpp:51) [144]  (14.600 ns)

 <State 62>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_49', filt.cpp:51) on port 'gmem' (filt.cpp:51) [145]  (14.600 ns)

 <State 63>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_50', filt.cpp:51) on port 'gmem' (filt.cpp:51) [146]  (14.600 ns)

 <State 64>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_51', filt.cpp:51) on port 'gmem' (filt.cpp:51) [147]  (14.600 ns)

 <State 65>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_52', filt.cpp:51) on port 'gmem' (filt.cpp:51) [148]  (14.600 ns)

 <State 66>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_53', filt.cpp:51) on port 'gmem' (filt.cpp:51) [149]  (14.600 ns)

 <State 67>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_54', filt.cpp:51) on port 'gmem' (filt.cpp:51) [150]  (14.600 ns)

 <State 68>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_55', filt.cpp:51) on port 'gmem' (filt.cpp:51) [151]  (14.600 ns)

 <State 69>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_56', filt.cpp:51) on port 'gmem' (filt.cpp:51) [152]  (14.600 ns)

 <State 70>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_57', filt.cpp:51) on port 'gmem' (filt.cpp:51) [153]  (14.600 ns)

 <State 71>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_58', filt.cpp:51) on port 'gmem' (filt.cpp:51) [154]  (14.600 ns)

 <State 72>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_59', filt.cpp:51) on port 'gmem' (filt.cpp:51) [155]  (14.600 ns)

 <State 73>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_60', filt.cpp:51) on port 'gmem' (filt.cpp:51) [156]  (14.600 ns)

 <State 74>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_61', filt.cpp:51) on port 'gmem' (filt.cpp:51) [157]  (14.600 ns)

 <State 75>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_62', filt.cpp:51) on port 'gmem' (filt.cpp:51) [158]  (14.600 ns)

 <State 76>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_63', filt.cpp:51) on port 'gmem' (filt.cpp:51) [159]  (14.600 ns)

 <State 77>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_64', filt.cpp:51) on port 'gmem' (filt.cpp:51) [160]  (14.600 ns)

 <State 78>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_65', filt.cpp:51) on port 'gmem' (filt.cpp:51) [161]  (14.600 ns)

 <State 79>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_66', filt.cpp:51) on port 'gmem' (filt.cpp:51) [162]  (14.600 ns)

 <State 80>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_67', filt.cpp:51) on port 'gmem' (filt.cpp:51) [163]  (14.600 ns)

 <State 81>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_68', filt.cpp:51) on port 'gmem' (filt.cpp:51) [164]  (14.600 ns)

 <State 82>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_69', filt.cpp:51) on port 'gmem' (filt.cpp:51) [165]  (14.600 ns)

 <State 83>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_70', filt.cpp:51) on port 'gmem' (filt.cpp:51) [166]  (14.600 ns)

 <State 84>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_71', filt.cpp:51) on port 'gmem' (filt.cpp:51) [167]  (14.600 ns)

 <State 85>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_72', filt.cpp:51) on port 'gmem' (filt.cpp:51) [168]  (14.600 ns)

 <State 86>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_73', filt.cpp:51) on port 'gmem' (filt.cpp:51) [169]  (14.600 ns)

 <State 87>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_74', filt.cpp:51) on port 'gmem' (filt.cpp:51) [170]  (14.600 ns)

 <State 88>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_75', filt.cpp:51) on port 'gmem' (filt.cpp:51) [171]  (14.600 ns)

 <State 89>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_76', filt.cpp:51) on port 'gmem' (filt.cpp:51) [172]  (14.600 ns)

 <State 90>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_77', filt.cpp:51) on port 'gmem' (filt.cpp:51) [173]  (14.600 ns)

 <State 91>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_78', filt.cpp:51) on port 'gmem' (filt.cpp:51) [174]  (14.600 ns)

 <State 92>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_79', filt.cpp:51) on port 'gmem' (filt.cpp:51) [175]  (14.600 ns)

 <State 93>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_80', filt.cpp:51) on port 'gmem' (filt.cpp:51) [176]  (14.600 ns)

 <State 94>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_81', filt.cpp:51) on port 'gmem' (filt.cpp:51) [177]  (14.600 ns)

 <State 95>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_82', filt.cpp:51) on port 'gmem' (filt.cpp:51) [178]  (14.600 ns)

 <State 96>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_83', filt.cpp:51) on port 'gmem' (filt.cpp:51) [179]  (14.600 ns)

 <State 97>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_84', filt.cpp:51) on port 'gmem' (filt.cpp:51) [180]  (14.600 ns)

 <State 98>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_85', filt.cpp:51) on port 'gmem' (filt.cpp:51) [181]  (14.600 ns)

 <State 99>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_86', filt.cpp:51) on port 'gmem' (filt.cpp:51) [182]  (14.600 ns)

 <State 100>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_87', filt.cpp:51) on port 'gmem' (filt.cpp:51) [183]  (14.600 ns)

 <State 101>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_88', filt.cpp:51) on port 'gmem' (filt.cpp:51) [184]  (14.600 ns)

 <State 102>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_89', filt.cpp:51) on port 'gmem' (filt.cpp:51) [185]  (14.600 ns)

 <State 103>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_90', filt.cpp:51) on port 'gmem' (filt.cpp:51) [186]  (14.600 ns)

 <State 104>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_91', filt.cpp:51) on port 'gmem' (filt.cpp:51) [187]  (14.600 ns)

 <State 105>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_92', filt.cpp:51) on port 'gmem' (filt.cpp:51) [188]  (14.600 ns)

 <State 106>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_93', filt.cpp:51) on port 'gmem' (filt.cpp:51) [189]  (14.600 ns)

 <State 107>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_94', filt.cpp:51) on port 'gmem' (filt.cpp:51) [190]  (14.600 ns)

 <State 108>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_95', filt.cpp:51) on port 'gmem' (filt.cpp:51) [191]  (14.600 ns)

 <State 109>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_96', filt.cpp:51) on port 'gmem' (filt.cpp:51) [192]  (14.600 ns)

 <State 110>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_97', filt.cpp:51) on port 'gmem' (filt.cpp:51) [193]  (14.600 ns)

 <State 111>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_98', filt.cpp:51) on port 'gmem' (filt.cpp:51) [194]  (14.600 ns)

 <State 112>: 12.881ns
The critical path consists of the following:
	'mul' operation 32 bit ('accumulate', filt.cpp:51) [195]  (8.510 ns)
	'add' operation 32 bit ('add_ln54_1', filt.cpp:54) [489]  (0.000 ns)
	'add' operation 32 bit ('add_ln54_4', filt.cpp:54) [492]  (4.371 ns)

 <State 113>: 9.742ns
The critical path consists of the following:
	'add' operation 32 bit ('add_ln54_10', filt.cpp:54) [498]  (0.000 ns)
	'add' operation 32 bit ('add_ln54_22', filt.cpp:54) [510]  (4.371 ns)
	'add' operation 32 bit ('add_ln54_47', filt.cpp:54) [535]  (0.000 ns)
	'add' operation 32 bit ('accumulate', filt.cpp:54) [585]  (4.371 ns)
	axis write operation ('write_ln65', filt.cpp:65) on port 'y_V_data_V' (filt.cpp:65) [587]  (1.000 ns)

 <State 114>: 7.198ns
The critical path consists of the following:
	'select' operation 32 bit ('select_ln70', filt.cpp:70) [589]  (0.993 ns)
	'store' operation 0 bit ('store_ln10', filt.cpp:10) of variable 'select_ln70', filt.cpp:70 on local variable 'i', filt.cpp:10 [592]  (1.827 ns)
	'load' operation 32 bit ('i_load', filt.cpp:74) on local variable 'i', filt.cpp:10 [597]  (0.000 ns)
	'add' operation 32 bit ('i', filt.cpp:74) [598]  (2.552 ns)
	'store' operation 0 bit ('store_ln10', filt.cpp:10) of variable 'i', filt.cpp:74 on local variable 'i', filt.cpp:10 [599]  (1.827 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
