{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1715541362048 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715541362048 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 12 21:16:01 2024 " "Processing started: Sun May 12 21:16:01 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1715541362048 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715541362048 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off AXI_detector_v1_0 -c AXI_detector_v1_0 " "Command: quartus_map --read_settings_files=on --write_settings_files=off AXI_detector_v1_0 -c AXI_detector_v1_0" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715541362048 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1715541362400 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1715541362400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/adria/documents/feina/coincidence_detector/pynq_project/detector.ip_user_files/bd/design_1/ipshared/85ee/src/pos_edge_det.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/adria/documents/feina/coincidence_detector/pynq_project/detector.ip_user_files/bd/design_1/ipshared/85ee/src/pos_edge_det.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pos_edge_det " "Found entity 1: pos_edge_det" {  } { { "../pynq_project/detector.ip_user_files/bd/design_1/ipshared/85ee/src/pos_edge_det.sv" "" { Text "C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/detector.ip_user_files/bd/design_1/ipshared/85ee/src/pos_edge_det.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715541368241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715541368241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/adria/documents/feina/coincidence_detector/pynq_project/detector.ip_user_files/bd/design_1/ipshared/85ee/src/detector_top_wrapper_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/adria/documents/feina/coincidence_detector/pynq_project/detector.ip_user_files/bd/design_1/ipshared/85ee/src/detector_top_wrapper_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 detector_top_wrapper_v " "Found entity 1: detector_top_wrapper_v" {  } { { "../pynq_project/detector.ip_user_files/bd/design_1/ipshared/85ee/src/detector_top_wrapper_v.v" "" { Text "C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/detector.ip_user_files/bd/design_1/ipshared/85ee/src/detector_top_wrapper_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715541368243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715541368243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/adria/documents/feina/coincidence_detector/pynq_project/detector.ip_user_files/bd/design_1/ipshared/85ee/src/detector_top_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/adria/documents/feina/coincidence_detector/pynq_project/detector.ip_user_files/bd/design_1/ipshared/85ee/src/detector_top_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 detector_top_wrapper_sv " "Found entity 1: detector_top_wrapper_sv" {  } { { "../pynq_project/detector.ip_user_files/bd/design_1/ipshared/85ee/src/detector_top_wrapper.sv" "" { Text "C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/detector.ip_user_files/bd/design_1/ipshared/85ee/src/detector_top_wrapper.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715541368244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715541368244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/adria/documents/feina/coincidence_detector/pynq_project/detector.ip_user_files/bd/design_1/ipshared/85ee/src/detector_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/adria/documents/feina/coincidence_detector/pynq_project/detector.ip_user_files/bd/design_1/ipshared/85ee/src/detector_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 detector_top " "Found entity 1: detector_top" {  } { { "../pynq_project/detector.ip_user_files/bd/design_1/ipshared/85ee/src/detector_top.sv" "" { Text "C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/detector.ip_user_files/bd/design_1/ipshared/85ee/src/detector_top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715541368246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715541368246 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "detector.sv(70) " "Verilog HDL information at detector.sv(70): always construct contains both blocking and non-blocking assignments" {  } { { "../pynq_project/detector.ip_user_files/bd/design_1/ipshared/85ee/src/detector.sv" "" { Text "C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/detector.ip_user_files/bd/design_1/ipshared/85ee/src/detector.sv" 70 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1715541368248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/adria/documents/feina/coincidence_detector/pynq_project/detector.ip_user_files/bd/design_1/ipshared/85ee/src/detector.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/adria/documents/feina/coincidence_detector/pynq_project/detector.ip_user_files/bd/design_1/ipshared/85ee/src/detector.sv" { { "Info" "ISGN_ENTITY_NAME" "1 detector " "Found entity 1: detector" {  } { { "../pynq_project/detector.ip_user_files/bd/design_1/ipshared/85ee/src/detector.sv" "" { Text "C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/detector.ip_user_files/bd/design_1/ipshared/85ee/src/detector.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715541368248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715541368248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/adria/documents/feina/coincidence_detector/pynq_project/detector.ip_user_files/bd/design_1/ipshared/85ee/src/delaygenerator.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/adria/documents/feina/coincidence_detector/pynq_project/detector.ip_user_files/bd/design_1/ipshared/85ee/src/delaygenerator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DelayGenerator " "Found entity 1: DelayGenerator" {  } { { "../pynq_project/detector.ip_user_files/bd/design_1/ipshared/85ee/src/DelayGenerator.sv" "" { Text "C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/detector.ip_user_files/bd/design_1/ipshared/85ee/src/DelayGenerator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715541368250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715541368250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/adria/documents/feina/coincidence_detector/pynq_project/detector.ip_user_files/bd/design_1/ipshared/85ee/hdl/axi_detector_v1_0_s00_axi.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/adria/documents/feina/coincidence_detector/pynq_project/detector.ip_user_files/bd/design_1/ipshared/85ee/hdl/axi_detector_v1_0_s00_axi.v" { { "Info" "ISGN_ENTITY_NAME" "1 AXI_detector_v1_0_S00_AXI " "Found entity 1: AXI_detector_v1_0_S00_AXI" {  } { { "../pynq_project/detector.ip_user_files/bd/design_1/ipshared/85ee/hdl/AXI_detector_v1_0_S00_AXI.v" "" { Text "C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/detector.ip_user_files/bd/design_1/ipshared/85ee/hdl/AXI_detector_v1_0_S00_AXI.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715541368252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715541368252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/adria/documents/feina/coincidence_detector/pynq_project/detector.ip_user_files/bd/design_1/ipshared/85ee/hdl/axi_detector_v1_0.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/adria/documents/feina/coincidence_detector/pynq_project/detector.ip_user_files/bd/design_1/ipshared/85ee/hdl/axi_detector_v1_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 AXI_detector_v1_0 " "Found entity 1: AXI_detector_v1_0" {  } { { "../pynq_project/detector.ip_user_files/bd/design_1/ipshared/85ee/hdl/AXI_detector_v1_0.v" "" { Text "C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/detector.ip_user_files/bd/design_1/ipshared/85ee/hdl/AXI_detector_v1_0.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715541368255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715541368255 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "S_AXI_ACLK AXI_detector_v1_0.v(110) " "Verilog HDL Implicit Net warning at AXI_detector_v1_0.v(110): created implicit net for \"S_AXI_ACLK\"" {  } { { "../pynq_project/detector.ip_user_files/bd/design_1/ipshared/85ee/hdl/AXI_detector_v1_0.v" "" { Text "C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/detector.ip_user_files/bd/design_1/ipshared/85ee/hdl/AXI_detector_v1_0.v" 110 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715541368255 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "S_AXI_ARESETN AXI_detector_v1_0.v(111) " "Verilog HDL Implicit Net warning at AXI_detector_v1_0.v(111): created implicit net for \"S_AXI_ARESETN\"" {  } { { "../pynq_project/detector.ip_user_files/bd/design_1/ipshared/85ee/hdl/AXI_detector_v1_0.v" "" { Text "C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/detector.ip_user_files/bd/design_1/ipshared/85ee/hdl/AXI_detector_v1_0.v" 111 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715541368255 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "C_S_AXI_DATA_WIDTH AXI_detector_v1_0.v(97) " "Verilog HDL error at AXI_detector_v1_0.v(97): object \"C_S_AXI_DATA_WIDTH\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "../pynq_project/detector.ip_user_files/bd/design_1/ipshared/85ee/hdl/AXI_detector_v1_0.v" "" { Text "C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/detector.ip_user_files/bd/design_1/ipshared/85ee/hdl/AXI_detector_v1_0.v" 97 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1715541368258 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "C_S_AXI_DATA_WIDTH AXI_detector_v1_0.v(98) " "Verilog HDL error at AXI_detector_v1_0.v(98): object \"C_S_AXI_DATA_WIDTH\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "../pynq_project/detector.ip_user_files/bd/design_1/ipshared/85ee/hdl/AXI_detector_v1_0.v" "" { Text "C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/detector.ip_user_files/bd/design_1/ipshared/85ee/hdl/AXI_detector_v1_0.v" 98 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1715541368258 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "C_S_AXI_DATA_WIDTH AXI_detector_v1_0.v(100) " "Verilog HDL error at AXI_detector_v1_0.v(100): object \"C_S_AXI_DATA_WIDTH\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "../pynq_project/detector.ip_user_files/bd/design_1/ipshared/85ee/hdl/AXI_detector_v1_0.v" "" { Text "C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/detector.ip_user_files/bd/design_1/ipshared/85ee/hdl/AXI_detector_v1_0.v" 100 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1715541368258 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "C_S_AXI_DATA_WIDTH AXI_detector_v1_0.v(101) " "Verilog HDL error at AXI_detector_v1_0.v(101): object \"C_S_AXI_DATA_WIDTH\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "../pynq_project/detector.ip_user_files/bd/design_1/ipshared/85ee/hdl/AXI_detector_v1_0.v" "" { Text "C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/detector.ip_user_files/bd/design_1/ipshared/85ee/hdl/AXI_detector_v1_0.v" 101 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1715541368258 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "C_S_AXI_DATA_WIDTH AXI_detector_v1_0.v(102) " "Verilog HDL error at AXI_detector_v1_0.v(102): object \"C_S_AXI_DATA_WIDTH\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "../pynq_project/detector.ip_user_files/bd/design_1/ipshared/85ee/hdl/AXI_detector_v1_0.v" "" { Text "C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/detector.ip_user_files/bd/design_1/ipshared/85ee/hdl/AXI_detector_v1_0.v" 102 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1715541368258 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "C_S_AXI_DATA_WIDTH AXI_detector_v1_0.v(106) " "Verilog HDL error at AXI_detector_v1_0.v(106): object \"C_S_AXI_DATA_WIDTH\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "../pynq_project/detector.ip_user_files/bd/design_1/ipshared/85ee/hdl/AXI_detector_v1_0.v" "" { Text "C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/detector.ip_user_files/bd/design_1/ipshared/85ee/hdl/AXI_detector_v1_0.v" 106 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1715541368258 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "C_S_AXI_DATA_WIDTH AXI_detector_v1_0.v(107) " "Verilog HDL error at AXI_detector_v1_0.v(107): object \"C_S_AXI_DATA_WIDTH\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "../pynq_project/detector.ip_user_files/bd/design_1/ipshared/85ee/hdl/AXI_detector_v1_0.v" "" { Text "C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/detector.ip_user_files/bd/design_1/ipshared/85ee/hdl/AXI_detector_v1_0.v" 107 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1715541368258 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/adria/Documents/Feina/coincidence_detector/pynq_quartus/output_files/AXI_detector_v1_0.map.smsg " "Generated suppressed messages file C:/Users/adria/Documents/Feina/coincidence_detector/pynq_quartus/output_files/AXI_detector_v1_0.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715541368274 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 7 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 7 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4767 " "Peak virtual memory: 4767 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1715541368309 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun May 12 21:16:08 2024 " "Processing ended: Sun May 12 21:16:08 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1715541368309 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1715541368309 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1715541368309 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1715541368309 ""}
