
==========================================================================
resizer report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
resizer report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
resizer report_worst_slack
--------------------------------------------------------------------------
worst slack 0.61

==========================================================================
resizer report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: shift_reg[2]$_SDFFE_PP0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: shift_reg[2]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ shift_reg[2]$_SDFFE_PP0P_/CK (DFF_X1)
     2    4.32    0.01    0.08    0.08 v shift_reg[2]$_SDFFE_PP0P_/Q (DFF_X1)
                                         shift_reg[2] (net)
                  0.01    0.00    0.08 v _100_/A2 (NAND2_X1)
     1    1.73    0.01    0.02    0.10 ^ _100_/ZN (NAND2_X1)
                                         _041_ (net)
                  0.01    0.00    0.10 ^ _101_/B2 (AOI21_X1)
     1    1.44    0.01    0.01    0.11 v _101_/ZN (AOI21_X1)
                                         _010_ (net)
                  0.01    0.00    0.11 v shift_reg[2]$_SDFFE_PP0P_/D (DFF_X1)
                                  0.11   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ shift_reg[2]$_SDFFE_PP0P_/CK (DFF_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.11   data arrival time
-----------------------------------------------------------------------------
                                  0.11   slack (MET)



==========================================================================
resizer report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: enable (input port clocked by core_clock)
Endpoint: pattern_detected$_SDFF_PP0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    7.02    0.00    0.00    0.20 ^ enable (in)
                                         enable (net)
                  0.00    0.00    0.20 ^ _068_/A (BUF_X4)
     7   18.04    0.01    0.02    0.22 ^ _068_/Z (BUF_X4)
                                         _015_ (net)
                  0.01    0.00    0.23 ^ _070_/A (INV_X4)
     7   12.00    0.01    0.01    0.24 v _070_/ZN (INV_X4)
                                         _017_ (net)
                  0.01    0.00    0.24 v _086_/A1 (NOR2_X1)
     1    1.78    0.02    0.02    0.26 ^ _086_/ZN (NOR2_X1)
                                         _030_ (net)
                  0.02    0.00    0.26 ^ _090_/A2 (NAND3_X1)
     1    1.71    0.01    0.02    0.28 v _090_/ZN (NAND3_X1)
                                         _034_ (net)
                  0.01    0.00    0.28 v _092_/A3 (NOR4_X1)
     1    1.52    0.04    0.07    0.35 ^ _092_/ZN (NOR4_X1)
                                         _003_ (net)
                  0.04    0.00    0.35 ^ pattern_detected$_SDFF_PP0_/D (DFF_X1)
                                  0.35   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ pattern_detected$_SDFF_PP0_/CK (DFF_X1)
                         -0.04    0.96   library setup time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -0.35   data arrival time
-----------------------------------------------------------------------------
                                  0.61   slack (MET)



==========================================================================
resizer report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: enable (input port clocked by core_clock)
Endpoint: pattern_detected$_SDFF_PP0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    7.02    0.00    0.00    0.20 ^ enable (in)
                                         enable (net)
                  0.00    0.00    0.20 ^ _068_/A (BUF_X4)
     7   18.04    0.01    0.02    0.22 ^ _068_/Z (BUF_X4)
                                         _015_ (net)
                  0.01    0.00    0.23 ^ _070_/A (INV_X4)
     7   12.00    0.01    0.01    0.24 v _070_/ZN (INV_X4)
                                         _017_ (net)
                  0.01    0.00    0.24 v _086_/A1 (NOR2_X1)
     1    1.78    0.02    0.02    0.26 ^ _086_/ZN (NOR2_X1)
                                         _030_ (net)
                  0.02    0.00    0.26 ^ _090_/A2 (NAND3_X1)
     1    1.71    0.01    0.02    0.28 v _090_/ZN (NAND3_X1)
                                         _034_ (net)
                  0.01    0.00    0.28 v _092_/A3 (NOR4_X1)
     1    1.52    0.04    0.07    0.35 ^ _092_/ZN (NOR4_X1)
                                         _003_ (net)
                  0.04    0.00    0.35 ^ pattern_detected$_SDFF_PP0_/D (DFF_X1)
                                  0.35   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ pattern_detected$_SDFF_PP0_/CK (DFF_X1)
                         -0.04    0.96   library setup time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -0.35   data arrival time
-----------------------------------------------------------------------------
                                  0.61   slack (MET)



==========================================================================
resizer report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
resizer max_slew_check_slack
--------------------------------------------------------------------------
0.15806806087493896

==========================================================================
resizer max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
resizer max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7962

==========================================================================
resizer max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_capacitance_check_slack
--------------------------------------------------------------------------
8.946666717529297

==========================================================================
resizer max_capacitance_check_limit
--------------------------------------------------------------------------
10.47130012512207

==========================================================================
resizer max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8544

==========================================================================
resizer max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
resizer max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
resizer max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
resizer setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
resizer hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
resizer report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: bit_count[0]$_SDFFE_PP0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: pattern_detected$_SDFF_PP0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ bit_count[0]$_SDFFE_PP0P_/CK (DFF_X1)
   0.10    0.10 ^ bit_count[0]$_SDFFE_PP0P_/Q (DFF_X1)
   0.03    0.13 ^ _112_/CO (HA_X1)
   0.01    0.14 v _064_/ZN (INV_X1)
   0.03    0.17 v _113_/CO (HA_X1)
   0.03    0.20 ^ _086_/ZN (NOR2_X1)
   0.02    0.22 v _090_/ZN (NAND3_X1)
   0.07    0.29 ^ _092_/ZN (NOR4_X1)
   0.00    0.29 ^ pattern_detected$_SDFF_PP0_/D (DFF_X1)
           0.29   data arrival time

   1.00    1.00   clock core_clock (rise edge)
   0.00    1.00   clock network delay (ideal)
   0.00    1.00   clock reconvergence pessimism
           1.00 ^ pattern_detected$_SDFF_PP0_/CK (DFF_X1)
  -0.04    0.96   library setup time
           0.96   data required time
---------------------------------------------------------
           0.96   data required time
          -0.29   data arrival time
---------------------------------------------------------
           0.67   slack (MET)



==========================================================================
resizer report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: shift_reg[2]$_SDFFE_PP0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: shift_reg[2]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ shift_reg[2]$_SDFFE_PP0P_/CK (DFF_X1)
   0.08    0.08 v shift_reg[2]$_SDFFE_PP0P_/Q (DFF_X1)
   0.02    0.10 ^ _100_/ZN (NAND2_X1)
   0.01    0.11 v _101_/ZN (AOI21_X1)
   0.00    0.11 v shift_reg[2]$_SDFFE_PP0P_/D (DFF_X1)
           0.11   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ shift_reg[2]$_SDFFE_PP0P_/CK (DFF_X1)
   0.00    0.00   library hold time
           0.00   data required time
---------------------------------------------------------
           0.00   data required time
          -0.11   data arrival time
---------------------------------------------------------
           0.11   slack (MET)



==========================================================================
resizer critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path delay
--------------------------------------------------------------------------
0.3539

==========================================================================
resizer critical path slack
--------------------------------------------------------------------------
0.6060

==========================================================================
resizer slack div critical path delay
--------------------------------------------------------------------------
171.234812

==========================================================================
resizer report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             7.86e-05   1.84e-06   9.28e-07   8.14e-05  79.0%
Combinational          1.07e-05   9.33e-06   1.50e-06   2.16e-05  21.0%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  8.94e-05   1.12e-05   2.43e-06   1.03e-04 100.0%
                          86.8%      10.8%       2.4%
