#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Tue Apr  2 15:51:53 2019
# Process ID: 7264
# Current directory: N:/GitHub/Y3-VHDL/ENG631_CW1_T16_Milestone2/ENG631_CW1_T16_Milestone2.runs/synth_1
# Command line: vivado.exe -log TopComponent.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source TopComponent.tcl
# Log file: N:/GitHub/Y3-VHDL/ENG631_CW1_T16_Milestone2/ENG631_CW1_T16_Milestone2.runs/synth_1/TopComponent.vds
# Journal file: N:/GitHub/Y3-VHDL/ENG631_CW1_T16_Milestone2/ENG631_CW1_T16_Milestone2.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source TopComponent.tcl -notrace
Command: synth_design -top TopComponent -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9640 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 387.324 ; gain = 97.527
---------------------------------------------------------------------------------
WARNING: [Synth 8-2519] partially associated formal outcount cannot have actual OPEN [N:/GitHub/Y3-VHDL/ENG631_CW1_T16_Milestone2/ENG631_CW1_T16_Milestone2.srcs/sources_1/new/T16_M2_Top_Component.vhd:230]
WARNING: [Synth 8-2519] partially associated formal outcount cannot have actual OPEN [N:/GitHub/Y3-VHDL/ENG631_CW1_T16_Milestone2/ENG631_CW1_T16_Milestone2.srcs/sources_1/new/T16_M2_Top_Component.vhd:235]
WARNING: [Synth 8-2519] partially associated formal orandomnumber cannot have actual OPEN [N:/GitHub/Y3-VHDL/ENG631_CW1_T16_Milestone2/ENG631_CW1_T16_Milestone2.srcs/sources_1/new/T16_M2_Top_Component.vhd:239]
INFO: [Synth 8-638] synthesizing module 'TopComponent' [N:/GitHub/Y3-VHDL/ENG631_CW1_T16_Milestone2/ENG631_CW1_T16_Milestone2.srcs/sources_1/new/T16_M2_Top_Component.vhd:17]
INFO: [Synth 8-3491] module 'ClockManager' declared at 'N:/GitHub/Y3-VHDL/ENG631_CW1_T16_Milestone2/ENG631_CW1_T16_Milestone2.runs/synth_1/.Xil/Vivado-7264-W0D4D8497C199D6/realtime/ClockManager_stub.vhdl:5' bound to instance 'compClockManager' of component 'ClockManager' [N:/GitHub/Y3-VHDL/ENG631_CW1_T16_Milestone2/ENG631_CW1_T16_Milestone2.srcs/sources_1/new/T16_M2_Top_Component.vhd:205]
INFO: [Synth 8-638] synthesizing module 'ClockManager' [N:/GitHub/Y3-VHDL/ENG631_CW1_T16_Milestone2/ENG631_CW1_T16_Milestone2.runs/synth_1/.Xil/Vivado-7264-W0D4D8497C199D6/realtime/ClockManager_stub.vhdl:15]
	Parameter MaxCount bound to: 100000000 - type: integer 
INFO: [Synth 8-3491] module 'ClockDivider' declared at 'N:/GitHub/Y3-VHDL/ENG631_CW1_T16_Milestone2/ENG631_CW1_T16_Milestone2.srcs/sources_1/new/T16_M2_Clock_Divider.vhd:6' bound to instance 'compClock1Hz' of component 'ClockDivider' [N:/GitHub/Y3-VHDL/ENG631_CW1_T16_Milestone2/ENG631_CW1_T16_Milestone2.srcs/sources_1/new/T16_M2_Top_Component.vhd:209]
INFO: [Synth 8-638] synthesizing module 'ClockDivider' [N:/GitHub/Y3-VHDL/ENG631_CW1_T16_Milestone2/ENG631_CW1_T16_Milestone2.srcs/sources_1/new/T16_M2_Clock_Divider.vhd:13]
	Parameter MaxCount bound to: 100000000 - type: integer 
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [N:/GitHub/Y3-VHDL/ENG631_CW1_T16_Milestone2/ENG631_CW1_T16_Milestone2.srcs/sources_1/new/T16_M2_Clock_Divider.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'ClockDivider' (1#1) [N:/GitHub/Y3-VHDL/ENG631_CW1_T16_Milestone2/ENG631_CW1_T16_Milestone2.srcs/sources_1/new/T16_M2_Clock_Divider.vhd:13]
	Parameter MaxCount bound to: 50000000 - type: integer 
INFO: [Synth 8-3491] module 'ClockDivider' declared at 'N:/GitHub/Y3-VHDL/ENG631_CW1_T16_Milestone2/ENG631_CW1_T16_Milestone2.srcs/sources_1/new/T16_M2_Clock_Divider.vhd:6' bound to instance 'compClock2Hz' of component 'ClockDivider' [N:/GitHub/Y3-VHDL/ENG631_CW1_T16_Milestone2/ENG631_CW1_T16_Milestone2.srcs/sources_1/new/T16_M2_Top_Component.vhd:214]
INFO: [Synth 8-638] synthesizing module 'ClockDivider__parameterized1' [N:/GitHub/Y3-VHDL/ENG631_CW1_T16_Milestone2/ENG631_CW1_T16_Milestone2.srcs/sources_1/new/T16_M2_Clock_Divider.vhd:13]
	Parameter MaxCount bound to: 50000000 - type: integer 
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [N:/GitHub/Y3-VHDL/ENG631_CW1_T16_Milestone2/ENG631_CW1_T16_Milestone2.srcs/sources_1/new/T16_M2_Clock_Divider.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'ClockDivider__parameterized1' (1#1) [N:/GitHub/Y3-VHDL/ENG631_CW1_T16_Milestone2/ENG631_CW1_T16_Milestone2.srcs/sources_1/new/T16_M2_Clock_Divider.vhd:13]
	Parameter MaxCount bound to: 100000 - type: integer 
INFO: [Synth 8-3491] module 'ClockDivider' declared at 'N:/GitHub/Y3-VHDL/ENG631_CW1_T16_Milestone2/ENG631_CW1_T16_Milestone2.srcs/sources_1/new/T16_M2_Clock_Divider.vhd:6' bound to instance 'compClock250Hz' of component 'ClockDivider' [N:/GitHub/Y3-VHDL/ENG631_CW1_T16_Milestone2/ENG631_CW1_T16_Milestone2.srcs/sources_1/new/T16_M2_Top_Component.vhd:219]
INFO: [Synth 8-638] synthesizing module 'ClockDivider__parameterized3' [N:/GitHub/Y3-VHDL/ENG631_CW1_T16_Milestone2/ENG631_CW1_T16_Milestone2.srcs/sources_1/new/T16_M2_Clock_Divider.vhd:13]
	Parameter MaxCount bound to: 100000 - type: integer 
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [N:/GitHub/Y3-VHDL/ENG631_CW1_T16_Milestone2/ENG631_CW1_T16_Milestone2.srcs/sources_1/new/T16_M2_Clock_Divider.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'ClockDivider__parameterized3' (1#1) [N:/GitHub/Y3-VHDL/ENG631_CW1_T16_Milestone2/ENG631_CW1_T16_Milestone2.srcs/sources_1/new/T16_M2_Clock_Divider.vhd:13]
	Parameter MaxCount bound to: 6250000 - type: integer 
INFO: [Synth 8-3491] module 'ClockDivider' declared at 'N:/GitHub/Y3-VHDL/ENG631_CW1_T16_Milestone2/ENG631_CW1_T16_Milestone2.srcs/sources_1/new/T16_M2_Clock_Divider.vhd:6' bound to instance 'compClock16Hz' of component 'ClockDivider' [N:/GitHub/Y3-VHDL/ENG631_CW1_T16_Milestone2/ENG631_CW1_T16_Milestone2.srcs/sources_1/new/T16_M2_Top_Component.vhd:223]
INFO: [Synth 8-638] synthesizing module 'ClockDivider__parameterized5' [N:/GitHub/Y3-VHDL/ENG631_CW1_T16_Milestone2/ENG631_CW1_T16_Milestone2.srcs/sources_1/new/T16_M2_Clock_Divider.vhd:13]
	Parameter MaxCount bound to: 6250000 - type: integer 
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [N:/GitHub/Y3-VHDL/ENG631_CW1_T16_Milestone2/ENG631_CW1_T16_Milestone2.srcs/sources_1/new/T16_M2_Clock_Divider.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'ClockDivider__parameterized5' (1#1) [N:/GitHub/Y3-VHDL/ENG631_CW1_T16_Milestone2/ENG631_CW1_T16_Milestone2.srcs/sources_1/new/T16_M2_Clock_Divider.vhd:13]
	Parameter genMaxCount bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'Counter' declared at 'N:/GitHub/Y3-VHDL/ENG631_CW1_T16_Milestone2/ENG631_CW1_T16_Milestone2.srcs/sources_1/new/T16_M2_Counter.vhd:7' bound to instance 'compFCounter' of component 'Counter' [N:/GitHub/Y3-VHDL/ENG631_CW1_T16_Milestone2/ENG631_CW1_T16_Milestone2.srcs/sources_1/new/T16_M2_Top_Component.vhd:228]
INFO: [Synth 8-638] synthesizing module 'Counter' [N:/GitHub/Y3-VHDL/ENG631_CW1_T16_Milestone2/ENG631_CW1_T16_Milestone2.srcs/sources_1/new/T16_M2_Counter.vhd:14]
	Parameter genMaxCount bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Counter' (2#1) [N:/GitHub/Y3-VHDL/ENG631_CW1_T16_Milestone2/ENG631_CW1_T16_Milestone2.srcs/sources_1/new/T16_M2_Counter.vhd:14]
	Parameter genMaxCount bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'Counter' declared at 'N:/GitHub/Y3-VHDL/ENG631_CW1_T16_Milestone2/ENG631_CW1_T16_Milestone2.srcs/sources_1/new/T16_M2_Counter.vhd:7' bound to instance 'compSegmentCounter' of component 'Counter' [N:/GitHub/Y3-VHDL/ENG631_CW1_T16_Milestone2/ENG631_CW1_T16_Milestone2.srcs/sources_1/new/T16_M2_Top_Component.vhd:233]
INFO: [Synth 8-638] synthesizing module 'Counter__parameterized1' [N:/GitHub/Y3-VHDL/ENG631_CW1_T16_Milestone2/ENG631_CW1_T16_Milestone2.srcs/sources_1/new/T16_M2_Counter.vhd:14]
	Parameter genMaxCount bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Counter__parameterized1' (2#1) [N:/GitHub/Y3-VHDL/ENG631_CW1_T16_Milestone2/ENG631_CW1_T16_Milestone2.srcs/sources_1/new/T16_M2_Counter.vhd:14]
INFO: [Synth 8-3491] module 'RandomNumberGenerator' declared at 'N:/GitHub/Y3-VHDL/ENG631_CW1_T16_Milestone2/ENG631_CW1_T16_Milestone2.srcs/sources_1/new/T16_M2_Random_Number_Generator.vhd:6' bound to instance 'compRNG' of component 'RandomNumberGenerator' [N:/GitHub/Y3-VHDL/ENG631_CW1_T16_Milestone2/ENG631_CW1_T16_Milestone2.srcs/sources_1/new/T16_M2_Top_Component.vhd:238]
INFO: [Synth 8-638] synthesizing module 'RandomNumberGenerator' [N:/GitHub/Y3-VHDL/ENG631_CW1_T16_Milestone2/ENG631_CW1_T16_Milestone2.srcs/sources_1/new/T16_M2_Random_Number_Generator.vhd:14]
WARNING: [Synth 8-6014] Unused sequential element newBit_reg was removed.  [N:/GitHub/Y3-VHDL/ENG631_CW1_T16_Milestone2/ENG631_CW1_T16_Milestone2.srcs/sources_1/new/T16_M2_Random_Number_Generator.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'RandomNumberGenerator' (3#1) [N:/GitHub/Y3-VHDL/ENG631_CW1_T16_Milestone2/ENG631_CW1_T16_Milestone2.srcs/sources_1/new/T16_M2_Random_Number_Generator.vhd:14]
INFO: [Synth 8-3491] module 'Debouncer' declared at 'N:/GitHub/Y3-VHDL/ENG631_CW1_T16_Milestone2/ENG631_CW1_T16_Milestone2.srcs/sources_1/new/T16_M2_Debouncer.vhd:6' bound to instance 'compResetDebouncer' of component 'Debouncer' [N:/GitHub/Y3-VHDL/ENG631_CW1_T16_Milestone2/ENG631_CW1_T16_Milestone2.srcs/sources_1/new/T16_M2_Top_Component.vhd:242]
INFO: [Synth 8-638] synthesizing module 'Debouncer' [N:/GitHub/Y3-VHDL/ENG631_CW1_T16_Milestone2/ENG631_CW1_T16_Milestone2.srcs/sources_1/new/T16_M2_Debouncer.vhd:12]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [N:/GitHub/Y3-VHDL/ENG631_CW1_T16_Milestone2/ENG631_CW1_T16_Milestone2.srcs/sources_1/new/T16_M2_Debouncer.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'Debouncer' (4#1) [N:/GitHub/Y3-VHDL/ENG631_CW1_T16_Milestone2/ENG631_CW1_T16_Milestone2.srcs/sources_1/new/T16_M2_Debouncer.vhd:12]
INFO: [Synth 8-3491] module 'Debouncer' declared at 'N:/GitHub/Y3-VHDL/ENG631_CW1_T16_Milestone2/ENG631_CW1_T16_Milestone2.srcs/sources_1/new/T16_M2_Debouncer.vhd:6' bound to instance 'compOnOffDebouncer' of component 'Debouncer' [N:/GitHub/Y3-VHDL/ENG631_CW1_T16_Milestone2/ENG631_CW1_T16_Milestone2.srcs/sources_1/new/T16_M2_Top_Component.vhd:246]
INFO: [Synth 8-3491] module 'SegmentSelector' declared at 'N:/GitHub/Y3-VHDL/ENG631_CW1_T16_Milestone2/ENG631_CW1_T16_Milestone2.srcs/sources_1/new/T16_M2_Segment_Selector.vhd:7' bound to instance 'compSegSelect' of component 'SegmentSelector' [N:/GitHub/Y3-VHDL/ENG631_CW1_T16_Milestone2/ENG631_CW1_T16_Milestone2.srcs/sources_1/new/T16_M2_Top_Component.vhd:250]
INFO: [Synth 8-638] synthesizing module 'SegmentSelector' [N:/GitHub/Y3-VHDL/ENG631_CW1_T16_Milestone2/ENG631_CW1_T16_Milestone2.srcs/sources_1/new/T16_M2_Segment_Selector.vhd:12]
INFO: [Synth 8-226] default block is never used [N:/GitHub/Y3-VHDL/ENG631_CW1_T16_Milestone2/ENG631_CW1_T16_Milestone2.srcs/sources_1/new/T16_M2_Segment_Selector.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'SegmentSelector' (5#1) [N:/GitHub/Y3-VHDL/ENG631_CW1_T16_Milestone2/ENG631_CW1_T16_Milestone2.srcs/sources_1/new/T16_M2_Segment_Selector.vhd:12]
INFO: [Synth 8-3491] module 'StudentNumber' declared at 'N:/GitHub/Y3-VHDL/ENG631_CW1_T16_Milestone2/ENG631_CW1_T16_Milestone2.srcs/sources_1/new/T16_M2_Student_Number.vhd:6' bound to instance 'compStudentNumber' of component 'StudentNumber' [N:/GitHub/Y3-VHDL/ENG631_CW1_T16_Milestone2/ENG631_CW1_T16_Milestone2.srcs/sources_1/new/T16_M2_Top_Component.vhd:254]
INFO: [Synth 8-638] synthesizing module 'StudentNumber' [N:/GitHub/Y3-VHDL/ENG631_CW1_T16_Milestone2/ENG631_CW1_T16_Milestone2.srcs/sources_1/new/T16_M2_Student_Number.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'StudentNumber' (6#1) [N:/GitHub/Y3-VHDL/ENG631_CW1_T16_Milestone2/ENG631_CW1_T16_Milestone2.srcs/sources_1/new/T16_M2_Student_Number.vhd:16]
INFO: [Synth 8-3491] module 'BitSplitter' declared at 'N:/GitHub/Y3-VHDL/ENG631_CW1_T16_Milestone2/ENG631_CW1_T16_Milestone2.srcs/sources_1/new/T16_M2_Bit_Splitter.vhd:6' bound to instance 'compBinaryDisplay' of component 'BitSplitter' [N:/GitHub/Y3-VHDL/ENG631_CW1_T16_Milestone2/ENG631_CW1_T16_Milestone2.srcs/sources_1/new/T16_M2_Top_Component.vhd:258]
INFO: [Synth 8-638] synthesizing module 'BitSplitter' [N:/GitHub/Y3-VHDL/ENG631_CW1_T16_Milestone2/ENG631_CW1_T16_Milestone2.srcs/sources_1/new/T16_M2_Bit_Splitter.vhd:14]
INFO: [Synth 8-226] default block is never used [N:/GitHub/Y3-VHDL/ENG631_CW1_T16_Milestone2/ENG631_CW1_T16_Milestone2.srcs/sources_1/new/T16_M2_Bit_Splitter.vhd:38]
INFO: [Synth 8-226] default block is never used [N:/GitHub/Y3-VHDL/ENG631_CW1_T16_Milestone2/ENG631_CW1_T16_Milestone2.srcs/sources_1/new/T16_M2_Bit_Splitter.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'BitSplitter' (7#1) [N:/GitHub/Y3-VHDL/ENG631_CW1_T16_Milestone2/ENG631_CW1_T16_Milestone2.srcs/sources_1/new/T16_M2_Bit_Splitter.vhd:14]
INFO: [Synth 8-3491] module 'T16_M2_Switch_Change_Reset' declared at 'N:/GitHub/Y3-VHDL/ENG631_CW1_T16_Milestone2/ENG631_CW1_T16_Milestone2.srcs/sources_1/new/T16_M2_Switch_Change_Reset.vhd:6' bound to instance 'compChangeReset' of component 'T16_M2_Switch_Change_Reset' [N:/GitHub/Y3-VHDL/ENG631_CW1_T16_Milestone2/ENG631_CW1_T16_Milestone2.srcs/sources_1/new/T16_M2_Top_Component.vhd:262]
INFO: [Synth 8-638] synthesizing module 'T16_M2_Switch_Change_Reset' [N:/GitHub/Y3-VHDL/ENG631_CW1_T16_Milestone2/ENG631_CW1_T16_Milestone2.srcs/sources_1/new/T16_M2_Switch_Change_Reset.vhd:12]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [N:/GitHub/Y3-VHDL/ENG631_CW1_T16_Milestone2/ENG631_CW1_T16_Milestone2.srcs/sources_1/new/T16_M2_Switch_Change_Reset.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'T16_M2_Switch_Change_Reset' (8#1) [N:/GitHub/Y3-VHDL/ENG631_CW1_T16_Milestone2/ENG631_CW1_T16_Milestone2.srcs/sources_1/new/T16_M2_Switch_Change_Reset.vhd:12]
INFO: [Synth 8-3491] module 'T16_M2_On_Off_Switch' declared at 'N:/GitHub/Y3-VHDL/ENG631_CW1_T16_Milestone2/ENG631_CW1_T16_Milestone2.srcs/sources_1/new/T16_M2_On_Off_Switch.vhd:6' bound to instance 'compOnOff' of component 'T16_M2_On_Off_Switch' [N:/GitHub/Y3-VHDL/ENG631_CW1_T16_Milestone2/ENG631_CW1_T16_Milestone2.srcs/sources_1/new/T16_M2_Top_Component.vhd:267]
INFO: [Synth 8-638] synthesizing module 'T16_M2_On_Off_Switch' [N:/GitHub/Y3-VHDL/ENG631_CW1_T16_Milestone2/ENG631_CW1_T16_Milestone2.srcs/sources_1/new/T16_M2_On_Off_Switch.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'T16_M2_On_Off_Switch' (9#1) [N:/GitHub/Y3-VHDL/ENG631_CW1_T16_Milestone2/ENG631_CW1_T16_Milestone2.srcs/sources_1/new/T16_M2_On_Off_Switch.vhd:12]
INFO: [Synth 8-3491] module 'modemA' declared at 'N:/GitHub/Y3-VHDL/ENG631_CW1_T16_Milestone2/ENG631_CW1_T16_Milestone2.srcs/sources_1/new/modemA.vhd:34' bound to instance 'modemA1' of component 'modemA' [N:/GitHub/Y3-VHDL/ENG631_CW1_T16_Milestone2/ENG631_CW1_T16_Milestone2.srcs/sources_1/new/T16_M2_Top_Component.vhd:270]
INFO: [Synth 8-638] synthesizing module 'modemA' [N:/GitHub/Y3-VHDL/ENG631_CW1_T16_Milestone2/ENG631_CW1_T16_Milestone2.srcs/sources_1/new/modemA.vhd:42]
WARNING: [Synth 8-614] signal 'toggle' is read in the process but is not in the sensitivity list [N:/GitHub/Y3-VHDL/ENG631_CW1_T16_Milestone2/ENG631_CW1_T16_Milestone2.srcs/sources_1/new/modemA.vhd:96]
WARNING: [Synth 8-614] signal 'inData' is read in the process but is not in the sensitivity list [N:/GitHub/Y3-VHDL/ENG631_CW1_T16_Milestone2/ENG631_CW1_T16_Milestone2.srcs/sources_1/new/modemA.vhd:96]
WARNING: [Synth 8-614] signal 'sigoutdata' is read in the process but is not in the sensitivity list [N:/GitHub/Y3-VHDL/ENG631_CW1_T16_Milestone2/ENG631_CW1_T16_Milestone2.srcs/sources_1/new/modemA.vhd:96]
WARNING: [Synth 8-614] signal 'wholeOut' is read in the process but is not in the sensitivity list [N:/GitHub/Y3-VHDL/ENG631_CW1_T16_Milestone2/ENG631_CW1_T16_Milestone2.srcs/sources_1/new/modemA.vhd:96]
WARNING: [Synth 8-614] signal 'toggle' is read in the process but is not in the sensitivity list [N:/GitHub/Y3-VHDL/ENG631_CW1_T16_Milestone2/ENG631_CW1_T16_Milestone2.srcs/sources_1/new/modemA.vhd:111]
INFO: [Synth 8-3491] module 'ModulatorA' declared at 'N:/GitHub/Y3-VHDL/ENG631_CW1_T16_Milestone2/ENG631_CW1_T16_Milestone2.srcs/sources_1/new/Modulator.vhd:5' bound to instance 'modulator' of component 'ModulatorA' [N:/GitHub/Y3-VHDL/ENG631_CW1_T16_Milestone2/ENG631_CW1_T16_Milestone2.srcs/sources_1/new/modemA.vhd:120]
INFO: [Synth 8-638] synthesizing module 'ModulatorA' [N:/GitHub/Y3-VHDL/ENG631_CW1_T16_Milestone2/ENG631_CW1_T16_Milestone2.srcs/sources_1/new/Modulator.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'ModulatorA' (10#1) [N:/GitHub/Y3-VHDL/ENG631_CW1_T16_Milestone2/ENG631_CW1_T16_Milestone2.srcs/sources_1/new/Modulator.vhd:13]
INFO: [Synth 8-3491] module 'DemodulatorA' declared at 'N:/GitHub/Y3-VHDL/ENG631_CW1_T16_Milestone2/ENG631_CW1_T16_Milestone2.srcs/sources_1/new/Demodulator.vhd:5' bound to instance 'demodulator' of component 'DemodulatorA' [N:/GitHub/Y3-VHDL/ENG631_CW1_T16_Milestone2/ENG631_CW1_T16_Milestone2.srcs/sources_1/new/modemA.vhd:122]
INFO: [Synth 8-638] synthesizing module 'DemodulatorA' [N:/GitHub/Y3-VHDL/ENG631_CW1_T16_Milestone2/ENG631_CW1_T16_Milestone2.srcs/sources_1/new/Demodulator.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'DemodulatorA' (11#1) [N:/GitHub/Y3-VHDL/ENG631_CW1_T16_Milestone2/ENG631_CW1_T16_Milestone2.srcs/sources_1/new/Demodulator.vhd:12]
INFO: [Synth 8-3491] module 'compError' declared at 'N:/GitHub/Y3-VHDL/ENG631_CW1_T16_Milestone2/ENG631_CW1_T16_Milestone2.srcs/sources_1/new/compError.vhd:7' bound to instance 'errorI' of component 'compError' [N:/GitHub/Y3-VHDL/ENG631_CW1_T16_Milestone2/ENG631_CW1_T16_Milestone2.srcs/sources_1/new/modemA.vhd:125]
INFO: [Synth 8-638] synthesizing module 'compError' [N:/GitHub/Y3-VHDL/ENG631_CW1_T16_Milestone2/ENG631_CW1_T16_Milestone2.srcs/sources_1/new/compError.vhd:17]
INFO: [Synth 8-3491] module 'RandomNumberGenerator' declared at 'N:/GitHub/Y3-VHDL/ENG631_CW1_T16_Milestone2/ENG631_CW1_T16_Milestone2.srcs/sources_1/new/T16_M2_Random_Number_Generator.vhd:6' bound to instance 'rng64Bit' of component 'RandomNumberGenerator' [N:/GitHub/Y3-VHDL/ENG631_CW1_T16_Milestone2/ENG631_CW1_T16_Milestone2.srcs/sources_1/new/compError.vhd:39]
INFO: [Synth 8-226] default block is never used [N:/GitHub/Y3-VHDL/ENG631_CW1_T16_Milestone2/ENG631_CW1_T16_Milestone2.srcs/sources_1/new/compError.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'compError' (12#1) [N:/GitHub/Y3-VHDL/ENG631_CW1_T16_Milestone2/ENG631_CW1_T16_Milestone2.srcs/sources_1/new/compError.vhd:17]
INFO: [Synth 8-3491] module 'compError' declared at 'N:/GitHub/Y3-VHDL/ENG631_CW1_T16_Milestone2/ENG631_CW1_T16_Milestone2.srcs/sources_1/new/compError.vhd:7' bound to instance 'errorQ' of component 'compError' [N:/GitHub/Y3-VHDL/ENG631_CW1_T16_Milestone2/ENG631_CW1_T16_Milestone2.srcs/sources_1/new/modemA.vhd:127]
INFO: [Synth 8-256] done synthesizing module 'modemA' (13#1) [N:/GitHub/Y3-VHDL/ENG631_CW1_T16_Milestone2/ENG631_CW1_T16_Milestone2.srcs/sources_1/new/modemA.vhd:42]
INFO: [Synth 8-226] default block is never used [N:/GitHub/Y3-VHDL/ENG631_CW1_T16_Milestone2/ENG631_CW1_T16_Milestone2.srcs/sources_1/new/T16_M2_Top_Component.vhd:279]
INFO: [Synth 8-256] done synthesizing module 'TopComponent' (14#1) [N:/GitHub/Y3-VHDL/ENG631_CW1_T16_Milestone2/ENG631_CW1_T16_Milestone2.srcs/sources_1/new/T16_M2_Top_Component.vhd:17]
WARNING: [Synth 8-3331] design modemA has unconnected port inClock2hz
WARNING: [Synth 8-3331] design TopComponent has unconnected port inFast
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 439.875 ; gain = 150.078
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 439.875 ; gain = 150.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 439.875 ; gain = 150.078
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [n:/GitHub/Y3-VHDL/ENG631_CW1_T16_Milestone2/ENG631_CW1_T16_Milestone2.srcs/sources_1/ip/ClockManager/ClockManager/ClockManager_in_context.xdc] for cell 'compClockManager'
Finished Parsing XDC File [n:/GitHub/Y3-VHDL/ENG631_CW1_T16_Milestone2/ENG631_CW1_T16_Milestone2.srcs/sources_1/ip/ClockManager/ClockManager/ClockManager_in_context.xdc] for cell 'compClockManager'
Parsing XDC File [N:/GitHub/Y3-VHDL/ENG631_CW1_T16_Milestone2/ENG631_CW1_T16_Milestone2.srcs/constrs_1/new/IO.xdc]
Finished Parsing XDC File [N:/GitHub/Y3-VHDL/ENG631_CW1_T16_Milestone2/ENG631_CW1_T16_Milestone2.srcs/constrs_1/new/IO.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [N:/GitHub/Y3-VHDL/ENG631_CW1_T16_Milestone2/ENG631_CW1_T16_Milestone2.srcs/constrs_1/new/IO.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TopComponent_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TopComponent_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 779.078 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 779.078 ; gain = 489.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 779.078 ; gain = 489.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for inClock. (constraint file  n:/GitHub/Y3-VHDL/ENG631_CW1_T16_Milestone2/ENG631_CW1_T16_Milestone2.srcs/sources_1/ip/ClockManager/ClockManager/ClockManager_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for inClock. (constraint file  n:/GitHub/Y3-VHDL/ENG631_CW1_T16_Milestone2/ENG631_CW1_T16_Milestone2.srcs/sources_1/ip/ClockManager/ClockManager/ClockManager_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for compClockManager. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 779.078 ; gain = 489.281
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "Output" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "outData" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [N:/GitHub/Y3-VHDL/ENG631_CW1_T16_Milestone2/ENG631_CW1_T16_Milestone2.srcs/sources_1/new/compError.vhd:45]
WARNING: [Synth 8-327] inferring latch for variable 'outData_reg' [N:/GitHub/Y3-VHDL/ENG631_CW1_T16_Milestone2/ENG631_CW1_T16_Milestone2.srcs/sources_1/new/modemA.vhd:103]
WARNING: [Synth 8-327] inferring latch for variable 'wholeOut_reg' [N:/GitHub/Y3-VHDL/ENG631_CW1_T16_Milestone2/ENG631_CW1_T16_Milestone2.srcs/sources_1/new/modemA.vhd:102]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:25 . Memory (MB): peak = 779.078 ; gain = 489.281
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 2     
	   2 Input     27 Bit       Adders := 1     
	   2 Input     26 Bit       Adders := 1     
	   2 Input     23 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 2     
	               29 Bit    Registers := 4     
	               20 Bit    Registers := 3     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 12    
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 4     
	   8 Input      8 Bit        Muxes := 5     
	   4 Input      8 Bit        Muxes := 2     
	   6 Input      4 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module TopComponent 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ClockDivider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
+---Registers : 
	               29 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 1     
Module ClockDivider__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 1     
+---Registers : 
	               29 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
Module ClockDivider__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               29 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
Module ClockDivider__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     23 Bit       Adders := 1     
+---Registers : 
	               29 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
Module RandomNumberGenerator 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               20 Bit    Registers := 1     
Module Debouncer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 1     
Module StudentNumber 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      4 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module BitSplitter 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module T16_M2_Switch_Change_Reset 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module T16_M2_On_Off_Switch 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module ModulatorA 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   8 Input      8 Bit        Muxes := 4     
Module DemodulatorA 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module compError 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
Module modemA 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "compResetDebouncer/Output" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "compOnOffDebouncer/Output" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
WARNING: [Synth 8-3331] design TopComponent has unconnected port inFast
INFO: [Synth 8-3886] merging instance 'compClock1Hz/counter_reg[28]' (FDC) to 'compClock250Hz/counter_reg[28]'
INFO: [Synth 8-3886] merging instance 'compClock1Hz/counter_reg[27]' (FDC) to 'compClock250Hz/counter_reg[28]'
INFO: [Synth 8-3886] merging instance 'modemA1/modulator/sigOutQ_reg[0]' (FD) to 'modemA1/modulator/sigOutQ_reg[1]'
INFO: [Synth 8-3886] merging instance 'modemA1/modulator/sigOutQ_reg[1]' (FD) to 'modemA1/modulator/sigOutQ_reg[2]'
INFO: [Synth 8-3886] merging instance 'modemA1/modulator/sigOutQ_reg[2]' (FD) to 'modemA1/modulator/sigOutQ_reg[3]'
INFO: [Synth 8-3886] merging instance 'modemA1/modulator/sigOutQ_reg[3]' (FD) to 'modemA1/modulator/sigOutQ_reg[4]'
INFO: [Synth 8-3886] merging instance 'modemA1/modulator/sigOutQ_reg[4]' (FD) to 'modemA1/modulator/sigOutI_reg[0]'
INFO: [Synth 8-3886] merging instance 'modemA1/modulator/sigOutQ_reg[5]' (FD) to 'modemA1/modulator/sigOutI_reg[5]'
INFO: [Synth 8-3886] merging instance 'modemA1/modulator/sigOutI_reg[0]' (FD) to 'modemA1/modulator/sigOutI_reg[1]'
INFO: [Synth 8-3886] merging instance 'modemA1/modulator/sigOutI_reg[1]' (FD) to 'modemA1/modulator/sigOutI_reg[2]'
INFO: [Synth 8-3886] merging instance 'modemA1/modulator/sigOutI_reg[2]' (FD) to 'modemA1/modulator/sigOutI_reg[3]'
INFO: [Synth 8-3886] merging instance 'modemA1/modulator/sigOutI_reg[3]' (FD) to 'modemA1/modulator/sigOutI_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\modemA1/modulator/sigOutI_reg[4] )
INFO: [Synth 8-3886] merging instance 'compClock16Hz/counter_reg[26]' (FDC) to 'compClock250Hz/counter_reg[28]'
INFO: [Synth 8-3886] merging instance 'compClock16Hz/counter_reg[28]' (FDC) to 'compClock250Hz/counter_reg[28]'
INFO: [Synth 8-3886] merging instance 'compClock16Hz/counter_reg[27]' (FDC) to 'compClock250Hz/counter_reg[28]'
INFO: [Synth 8-3886] merging instance 'compClock16Hz/counter_reg[25]' (FDC) to 'compClock250Hz/counter_reg[28]'
INFO: [Synth 8-3886] merging instance 'compClock16Hz/counter_reg[23]' (FDC) to 'compClock250Hz/counter_reg[28]'
INFO: [Synth 8-3886] merging instance 'compClock16Hz/counter_reg[24]' (FDC) to 'compClock250Hz/counter_reg[28]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\modemA1/demodulator/count_reg[3] )
INFO: [Synth 8-3886] merging instance 'compClock2Hz/counter_reg[26]' (FDC) to 'compClock250Hz/counter_reg[28]'
INFO: [Synth 8-3886] merging instance 'compClock2Hz/counter_reg[28]' (FDC) to 'compClock250Hz/counter_reg[28]'
INFO: [Synth 8-3886] merging instance 'compClock2Hz/counter_reg[27]' (FDC) to 'compClock250Hz/counter_reg[28]'
INFO: [Synth 8-3886] merging instance 'compClock250Hz/counter_reg[26]' (FDC) to 'compClock250Hz/counter_reg[28]'
INFO: [Synth 8-3886] merging instance 'compClock250Hz/counter_reg[28]' (FDC) to 'compClock250Hz/counter_reg[27]'
INFO: [Synth 8-3886] merging instance 'compClock250Hz/counter_reg[27]' (FDC) to 'compClock250Hz/counter_reg[25]'
INFO: [Synth 8-3886] merging instance 'compClock250Hz/counter_reg[25]' (FDC) to 'compClock250Hz/counter_reg[24]'
INFO: [Synth 8-3886] merging instance 'compClock250Hz/counter_reg[23]' (FDC) to 'compClock250Hz/counter_reg[24]'
INFO: [Synth 8-3886] merging instance 'compClock250Hz/counter_reg[24]' (FDC) to 'compClock250Hz/counter_reg[22]'
INFO: [Synth 8-3886] merging instance 'compClock250Hz/counter_reg[17]' (FDC) to 'compClock250Hz/counter_reg[22]'
INFO: [Synth 8-3886] merging instance 'compClock250Hz/counter_reg[18]' (FDC) to 'compClock250Hz/counter_reg[22]'
INFO: [Synth 8-3886] merging instance 'compClock250Hz/counter_reg[19]' (FDC) to 'compClock250Hz/counter_reg[22]'
INFO: [Synth 8-3886] merging instance 'compClock250Hz/counter_reg[20]' (FDC) to 'compClock250Hz/counter_reg[22]'
INFO: [Synth 8-3886] merging instance 'compClock250Hz/counter_reg[21]' (FDC) to 'compClock250Hz/counter_reg[22]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\compClock250Hz/counter_reg[22] )
INFO: [Synth 8-3886] merging instance 'modemA1/errorQ/sigResult_reg[1]' (FD) to 'modemA1/errorQ/sigResult_reg[2]'
INFO: [Synth 8-3886] merging instance 'modemA1/modulator/sigOutI_reg[4]' (FD) to 'modemA1/errorQ/sigResult_reg[2]'
INFO: [Synth 8-3886] merging instance 'modemA1/errorQ/sigResult_reg[2]' (FD) to 'modemA1/errorQ/sigResult_reg[3]'
INFO: [Synth 8-3886] merging instance 'modemA1/errorQ/sigResult_reg[3]' (FD) to 'modemA1/errorQ/sigResult_reg[4]'
INFO: [Synth 8-3886] merging instance 'modemA1/errorQ/sigResult_reg[4]' (FD) to 'modemA1/errorI/sigResult_reg[1]'
INFO: [Synth 8-3886] merging instance 'modemA1/errorQ/sigResult_reg[5]' (FD) to 'modemA1/errorI/sigResult_reg[5]'
INFO: [Synth 8-3886] merging instance 'modemA1/errorI/sigResult_reg[1]' (FD) to 'modemA1/errorI/sigResult_reg[2]'
INFO: [Synth 8-3886] merging instance 'modemA1/errorI/sigResult_reg[2]' (FD) to 'modemA1/errorI/sigResult_reg[3]'
INFO: [Synth 8-3886] merging instance 'modemA1/errorI/sigResult_reg[3]' (FD) to 'modemA1/errorI/sigResult_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\modemA1/errorI/sigResult_reg[4] )
WARNING: [Synth 8-3332] Sequential element (modemA1/demodulator/count_reg[3]) is unused and will be removed from module TopComponent.
WARNING: [Synth 8-3332] Sequential element (modemA1/errorQ/rng64Bit/sSeed_reg[19]) is unused and will be removed from module TopComponent.
WARNING: [Synth 8-3332] Sequential element (modemA1/errorQ/rng64Bit/sSeed_reg[18]) is unused and will be removed from module TopComponent.
WARNING: [Synth 8-3332] Sequential element (modemA1/errorQ/rng64Bit/sSeed_reg[17]) is unused and will be removed from module TopComponent.
WARNING: [Synth 8-3332] Sequential element (modemA1/errorQ/rng64Bit/sSeed_reg[16]) is unused and will be removed from module TopComponent.
WARNING: [Synth 8-3332] Sequential element (modemA1/errorQ/rng64Bit/sSeed_reg[15]) is unused and will be removed from module TopComponent.
WARNING: [Synth 8-3332] Sequential element (modemA1/errorQ/rng64Bit/sSeed_reg[14]) is unused and will be removed from module TopComponent.
WARNING: [Synth 8-3332] Sequential element (modemA1/errorQ/rng64Bit/sSeed_reg[13]) is unused and will be removed from module TopComponent.
WARNING: [Synth 8-3332] Sequential element (modemA1/errorQ/rng64Bit/sSeed_reg[12]) is unused and will be removed from module TopComponent.
WARNING: [Synth 8-3332] Sequential element (modemA1/errorQ/rng64Bit/sSeed_reg[11]) is unused and will be removed from module TopComponent.
WARNING: [Synth 8-3332] Sequential element (modemA1/errorQ/rng64Bit/sSeed_reg[10]) is unused and will be removed from module TopComponent.
WARNING: [Synth 8-3332] Sequential element (modemA1/errorQ/rng64Bit/sSeed_reg[9]) is unused and will be removed from module TopComponent.
WARNING: [Synth 8-3332] Sequential element (modemA1/errorQ/rng64Bit/sSeed_reg[8]) is unused and will be removed from module TopComponent.
WARNING: [Synth 8-3332] Sequential element (modemA1/errorQ/rng64Bit/sSeed_reg[7]) is unused and will be removed from module TopComponent.
WARNING: [Synth 8-3332] Sequential element (modemA1/errorQ/rng64Bit/sSeed_reg[6]) is unused and will be removed from module TopComponent.
WARNING: [Synth 8-3332] Sequential element (modemA1/errorQ/rng64Bit/sSeed_reg[5]) is unused and will be removed from module TopComponent.
WARNING: [Synth 8-3332] Sequential element (modemA1/errorQ/rng64Bit/sSeed_reg[4]) is unused and will be removed from module TopComponent.
WARNING: [Synth 8-3332] Sequential element (modemA1/errorQ/rng64Bit/sSeed_reg[3]) is unused and will be removed from module TopComponent.
WARNING: [Synth 8-3332] Sequential element (modemA1/errorQ/rng64Bit/sSeed_reg[2]) is unused and will be removed from module TopComponent.
WARNING: [Synth 8-3332] Sequential element (modemA1/errorQ/rng64Bit/sSeed_reg[1]) is unused and will be removed from module TopComponent.
WARNING: [Synth 8-3332] Sequential element (modemA1/errorQ/rng64Bit/sSeed_reg[0]) is unused and will be removed from module TopComponent.
WARNING: [Synth 8-3332] Sequential element (modemA1/errorI/rng64Bit/sSeed_reg[19]) is unused and will be removed from module TopComponent.
WARNING: [Synth 8-3332] Sequential element (modemA1/errorI/rng64Bit/sSeed_reg[18]) is unused and will be removed from module TopComponent.
WARNING: [Synth 8-3332] Sequential element (modemA1/errorI/rng64Bit/sSeed_reg[17]) is unused and will be removed from module TopComponent.
WARNING: [Synth 8-3332] Sequential element (modemA1/errorI/rng64Bit/sSeed_reg[16]) is unused and will be removed from module TopComponent.
WARNING: [Synth 8-3332] Sequential element (modemA1/errorI/rng64Bit/sSeed_reg[15]) is unused and will be removed from module TopComponent.
WARNING: [Synth 8-3332] Sequential element (modemA1/errorI/rng64Bit/sSeed_reg[14]) is unused and will be removed from module TopComponent.
WARNING: [Synth 8-3332] Sequential element (modemA1/errorI/rng64Bit/sSeed_reg[13]) is unused and will be removed from module TopComponent.
WARNING: [Synth 8-3332] Sequential element (modemA1/errorI/rng64Bit/sSeed_reg[12]) is unused and will be removed from module TopComponent.
WARNING: [Synth 8-3332] Sequential element (modemA1/errorI/rng64Bit/sSeed_reg[11]) is unused and will be removed from module TopComponent.
WARNING: [Synth 8-3332] Sequential element (modemA1/errorI/rng64Bit/sSeed_reg[10]) is unused and will be removed from module TopComponent.
WARNING: [Synth 8-3332] Sequential element (modemA1/errorI/rng64Bit/sSeed_reg[9]) is unused and will be removed from module TopComponent.
WARNING: [Synth 8-3332] Sequential element (modemA1/errorI/rng64Bit/sSeed_reg[8]) is unused and will be removed from module TopComponent.
WARNING: [Synth 8-3332] Sequential element (modemA1/errorI/rng64Bit/sSeed_reg[7]) is unused and will be removed from module TopComponent.
WARNING: [Synth 8-3332] Sequential element (modemA1/errorI/rng64Bit/sSeed_reg[6]) is unused and will be removed from module TopComponent.
WARNING: [Synth 8-3332] Sequential element (modemA1/errorI/rng64Bit/sSeed_reg[5]) is unused and will be removed from module TopComponent.
WARNING: [Synth 8-3332] Sequential element (modemA1/errorI/rng64Bit/sSeed_reg[4]) is unused and will be removed from module TopComponent.
WARNING: [Synth 8-3332] Sequential element (modemA1/errorI/rng64Bit/sSeed_reg[3]) is unused and will be removed from module TopComponent.
WARNING: [Synth 8-3332] Sequential element (modemA1/errorI/rng64Bit/sSeed_reg[2]) is unused and will be removed from module TopComponent.
WARNING: [Synth 8-3332] Sequential element (modemA1/errorI/rng64Bit/sSeed_reg[1]) is unused and will be removed from module TopComponent.
WARNING: [Synth 8-3332] Sequential element (modemA1/errorI/rng64Bit/sSeed_reg[0]) is unused and will be removed from module TopComponent.
WARNING: [Synth 8-3332] Sequential element (compClock250Hz/counter_reg[22]) is unused and will be removed from module TopComponent.
WARNING: [Synth 8-3332] Sequential element (modemA1/errorI/sigResult_reg[4]) is unused and will be removed from module TopComponent.
INFO: [Synth 8-3886] merging instance 'modemA1/errorQ/sigResult_reg[0]' (FD) to 'modemA1/errorI/sigResult_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\modemA1/errorI/sigResult_reg[0] )
WARNING: [Synth 8-3332] Sequential element (modemA1/errorI/sigResult_reg[0]) is unused and will be removed from module TopComponent.
INFO: [Synth 8-3886] merging instance 'i_0/compFCounter/sigCounter_reg[5]' (FDC) to 'i_0/compFCounter/sigCounter_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_0/compFCounter/sigCounter_reg[8]' (FDC) to 'i_0/compFCounter/sigCounter_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_0/compFCounter/sigCounter_reg[7]' (FDC) to 'i_0/compFCounter/sigCounter_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_0/compFCounter/sigCounter_reg[9]' (FDC) to 'i_0/compFCounter/sigCounter_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_0/compFCounter/sigCounter_reg[6]' (FDC) to 'i_0/compFCounter/sigCounter_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_0/compFCounter/sigCounter_reg[12]' (FDC) to 'i_0/compFCounter/sigCounter_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_0/compFCounter/sigCounter_reg[13]' (FDC) to 'i_0/compFCounter/sigCounter_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_0/compFCounter/sigCounter_reg[11]' (FDC) to 'i_0/compFCounter/sigCounter_reg[10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\compFCounter/sigCounter_reg[10] )
INFO: [Synth 8-3886] merging instance 'i_0/compSegmentCounter/sigCounter_reg[10]' (FDC) to 'i_0/compSegmentCounter/sigCounter_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_0/compSegmentCounter/sigCounter_reg[6]' (FDC) to 'i_0/compSegmentCounter/sigCounter_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_0/compSegmentCounter/sigCounter_reg[4]' (FDC) to 'i_0/compSegmentCounter/sigCounter_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_0/compSegmentCounter/sigCounter_reg[8]' (FDC) to 'i_0/compSegmentCounter/sigCounter_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_0/compSegmentCounter/sigCounter_reg[13]' (FDC) to 'i_0/compSegmentCounter/sigCounter_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_0/compSegmentCounter/sigCounter_reg[7]' (FDC) to 'i_0/compSegmentCounter/sigCounter_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_0/compSegmentCounter/sigCounter_reg[3]' (FDC) to 'i_0/compSegmentCounter/sigCounter_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_0/compSegmentCounter/sigCounter_reg[9]' (FDC) to 'i_0/compSegmentCounter/sigCounter_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_0/compSegmentCounter/sigCounter_reg[12]' (FDC) to 'i_0/compSegmentCounter/sigCounter_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_0/compSegmentCounter/sigCounter_reg[5]' (FDC) to 'i_0/compSegmentCounter/sigCounter_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\compSegmentCounter/sigCounter_reg[11] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:28 . Memory (MB): peak = 779.078 ; gain = 489.281
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'compClockManager/out100mhz' to pin 'compClockManager/bbstub_out100mhz/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:40 . Memory (MB): peak = 779.078 ; gain = 489.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-620] skipping inversion-propagation across instance 'i_0/i_3' with timing assertions on output pin 'O'
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:40 . Memory (MB): peak = 787.938 ; gain = 498.141
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-5971] Combinational loop found in the design within module (TopComponent) during invertor optimization at instance (i_3) [N:/GitHub/Y3-VHDL/ENG631_CW1_T16_Milestone2/ENG631_CW1_T16_Milestone2.srcs/sources_1/new/Modulator.vhd:38]
WARNING: [Synth 8-3332] Sequential element (modemA1/demodulator/accumulatorQ_reg[9]) is unused and will be removed from module TopComponent.
WARNING: [Synth 8-3332] Sequential element (modemA1/demodulator/accumulatorQ_reg[8]) is unused and will be removed from module TopComponent.
WARNING: [Synth 8-3332] Sequential element (modemA1/demodulator/accumulatorQ_reg[7]) is unused and will be removed from module TopComponent.
WARNING: [Synth 8-3332] Sequential element (modemA1/demodulator/accumulatorQ_reg[6]) is unused and will be removed from module TopComponent.
WARNING: [Synth 8-3332] Sequential element (modemA1/demodulator/accumulatorQ_reg[5]) is unused and will be removed from module TopComponent.
WARNING: [Synth 8-3332] Sequential element (modemA1/demodulator/accumulatorQ_reg[4]) is unused and will be removed from module TopComponent.
WARNING: [Synth 8-3332] Sequential element (modemA1/demodulator/accumulatorQ_reg[3]) is unused and will be removed from module TopComponent.
WARNING: [Synth 8-3332] Sequential element (modemA1/demodulator/accumulatorQ_reg[2]) is unused and will be removed from module TopComponent.
WARNING: [Synth 8-3332] Sequential element (modemA1/demodulator/accumulatorQ_reg[1]) is unused and will be removed from module TopComponent.
WARNING: [Synth 8-3332] Sequential element (modemA1/demodulator/accumulatorQ_reg[0]) is unused and will be removed from module TopComponent.
WARNING: [Synth 8-3332] Sequential element (modemA1/demodulator/accumulatorI_reg[9]) is unused and will be removed from module TopComponent.
WARNING: [Synth 8-3332] Sequential element (modemA1/demodulator/accumulatorI_reg[8]) is unused and will be removed from module TopComponent.
WARNING: [Synth 8-3332] Sequential element (modemA1/demodulator/accumulatorI_reg[7]) is unused and will be removed from module TopComponent.
WARNING: [Synth 8-3332] Sequential element (modemA1/demodulator/accumulatorI_reg[6]) is unused and will be removed from module TopComponent.
WARNING: [Synth 8-3332] Sequential element (modemA1/demodulator/accumulatorI_reg[5]) is unused and will be removed from module TopComponent.
WARNING: [Synth 8-3332] Sequential element (modemA1/demodulator/accumulatorI_reg[4]) is unused and will be removed from module TopComponent.
WARNING: [Synth 8-3332] Sequential element (modemA1/demodulator/accumulatorI_reg[3]) is unused and will be removed from module TopComponent.
WARNING: [Synth 8-3332] Sequential element (modemA1/demodulator/accumulatorI_reg[2]) is unused and will be removed from module TopComponent.
WARNING: [Synth 8-3332] Sequential element (modemA1/demodulator/accumulatorI_reg[1]) is unused and will be removed from module TopComponent.
WARNING: [Synth 8-3332] Sequential element (modemA1/demodulator/accumulatorI_reg[0]) is unused and will be removed from module TopComponent.
INFO: [Synth 8-620] skipping inversion-propagation across instance 'i_3' with timing assertions on output pin 'O'
INFO: [Synth 8-3886] merging instance 'modemA1/wholeOut_reg[1]' (LD) to 'modemA1/wholeOut_reg[3]'
INFO: [Synth 8-3886] merging instance 'modemA1/wholeOut_reg[0]' (LD) to 'modemA1/wholeOut_reg[2]'
INFO: [Synth 8-3886] merging instance 'modemA1/outData_reg[1]' (LD) to 'modemA1/outData_reg[3]'
INFO: [Synth 8-3886] merging instance 'modemA1/outData_reg[0]' (LD) to 'modemA1/outData_reg[2]'
INFO: [Synth 8-620] skipping inversion-propagation across instance 'i_3' with timing assertions on output pin 'O'
WARNING: [Synth 8-3332] Sequential element (compClock2Hz/counter_reg[25]) is unused and will be removed from module TopComponent.
WARNING: [Synth 8-3332] Sequential element (compClock2Hz/counter_reg[24]) is unused and will be removed from module TopComponent.
WARNING: [Synth 8-3332] Sequential element (compClock2Hz/counter_reg[23]) is unused and will be removed from module TopComponent.
WARNING: [Synth 8-3332] Sequential element (compClock2Hz/counter_reg[22]) is unused and will be removed from module TopComponent.
WARNING: [Synth 8-3332] Sequential element (compClock2Hz/counter_reg[21]) is unused and will be removed from module TopComponent.
WARNING: [Synth 8-3332] Sequential element (compClock2Hz/counter_reg[20]) is unused and will be removed from module TopComponent.
WARNING: [Synth 8-3332] Sequential element (compClock2Hz/counter_reg[19]) is unused and will be removed from module TopComponent.
WARNING: [Synth 8-3332] Sequential element (compClock2Hz/counter_reg[18]) is unused and will be removed from module TopComponent.
WARNING: [Synth 8-3332] Sequential element (compClock2Hz/counter_reg[17]) is unused and will be removed from module TopComponent.
WARNING: [Synth 8-3332] Sequential element (compClock2Hz/counter_reg[16]) is unused and will be removed from module TopComponent.
WARNING: [Synth 8-3332] Sequential element (compClock2Hz/counter_reg[15]) is unused and will be removed from module TopComponent.
WARNING: [Synth 8-3332] Sequential element (compClock2Hz/counter_reg[14]) is unused and will be removed from module TopComponent.
WARNING: [Synth 8-3332] Sequential element (compClock2Hz/counter_reg[13]) is unused and will be removed from module TopComponent.
WARNING: [Synth 8-3332] Sequential element (compClock2Hz/counter_reg[12]) is unused and will be removed from module TopComponent.
WARNING: [Synth 8-3332] Sequential element (compClock2Hz/counter_reg[11]) is unused and will be removed from module TopComponent.
WARNING: [Synth 8-3332] Sequential element (compClock2Hz/counter_reg[10]) is unused and will be removed from module TopComponent.
WARNING: [Synth 8-3332] Sequential element (compClock2Hz/counter_reg[9]) is unused and will be removed from module TopComponent.
WARNING: [Synth 8-3332] Sequential element (compClock2Hz/counter_reg[8]) is unused and will be removed from module TopComponent.
WARNING: [Synth 8-3332] Sequential element (compClock2Hz/counter_reg[7]) is unused and will be removed from module TopComponent.
WARNING: [Synth 8-3332] Sequential element (compClock2Hz/counter_reg[6]) is unused and will be removed from module TopComponent.
WARNING: [Synth 8-3332] Sequential element (compClock2Hz/counter_reg[5]) is unused and will be removed from module TopComponent.
WARNING: [Synth 8-3332] Sequential element (compClock2Hz/counter_reg[4]) is unused and will be removed from module TopComponent.
WARNING: [Synth 8-3332] Sequential element (compClock2Hz/counter_reg[3]) is unused and will be removed from module TopComponent.
WARNING: [Synth 8-3332] Sequential element (compClock2Hz/counter_reg[2]) is unused and will be removed from module TopComponent.
WARNING: [Synth 8-3332] Sequential element (compClock2Hz/counter_reg[1]) is unused and will be removed from module TopComponent.
WARNING: [Synth 8-3332] Sequential element (compClock2Hz/counter_reg[0]) is unused and will be removed from module TopComponent.
WARNING: [Synth 8-3332] Sequential element (compClock2Hz/clockOut_reg) is unused and will be removed from module TopComponent.
WARNING: [Synth 8-3332] Sequential element (compBinaryDisplay/sigDataScroll_reg) is unused and will be removed from module TopComponent.
INFO: [Synth 8-620] skipping inversion-propagation across instance 'i_3' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance 'i_3' with timing assertions on output pin 'O'
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:00:40 . Memory (MB): peak = 791.664 ; gain = 501.867
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:41 . Memory (MB): peak = 791.664 ; gain = 501.867
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:41 . Memory (MB): peak = 791.664 ; gain = 501.867
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:41 . Memory (MB): peak = 791.664 ; gain = 501.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:41 . Memory (MB): peak = 791.664 ; gain = 501.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:41 . Memory (MB): peak = 791.664 ; gain = 501.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:00:41 . Memory (MB): peak = 791.664 ; gain = 501.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |ClockManager  |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------------------+------+
|      |Cell                |Count |
+------+--------------------+------+
|1     |ClockManager_bbox_0 |     1|
|2     |CARRY4              |    50|
|3     |LUT1                |     5|
|4     |LUT2                |    34|
|5     |LUT3                |    10|
|6     |LUT4                |    91|
|7     |LUT5                |    79|
|8     |LUT6                |   106|
|9     |MUXF7               |     2|
|10    |FDCE                |    91|
|11    |FDPE                |    10|
|12    |FDRE                |    99|
|13    |LD                  |     4|
|14    |IBUF                |     5|
|15    |OBUF                |    13|
+------+--------------------+------+

Report Instance Areas: 
+------+---------------------+-----------------------------+------+
|      |Instance             |Module                       |Cells |
+------+---------------------+-----------------------------+------+
|1     |top                  |                             |   601|
|2     |  compChangeReset    |T16_M2_Switch_Change_Reset   |     5|
|3     |  compClock16Hz      |ClockDivider__parameterized5 |    59|
|4     |  compClock1Hz       |ClockDivider                 |    71|
|5     |  compClock250Hz     |ClockDivider__parameterized3 |    44|
|6     |  compFCounter       |Counter                      |    13|
|7     |  compOnOff          |T16_M2_On_Off_Switch         |     2|
|8     |  compOnOffDebouncer |Debouncer                    |   100|
|9     |  compRNG            |RandomNumberGenerator        |    21|
|10    |  compResetDebouncer |Debouncer_0                  |   100|
|11    |  compSegmentCounter |Counter__parameterized1      |    24|
|12    |  compStudentNumber  |StudentNumber                |    15|
|13    |  modemA1            |modemA                       |   126|
|14    |    demodulator      |DemodulatorA                 |    94|
|15    |    errorI           |compError                    |     5|
|16    |    errorQ           |compError_1                  |     2|
|17    |    modulator        |ModulatorA                   |    21|
+------+---------------------+-----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:42 . Memory (MB): peak = 791.664 ; gain = 501.867
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 95 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:32 . Memory (MB): peak = 791.664 ; gain = 162.664
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:00:42 . Memory (MB): peak = 791.664 ; gain = 501.867
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 61 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  LD => LDCE: 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
159 Infos, 112 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:45 . Memory (MB): peak = 791.664 ; gain = 513.340
INFO: [Common 17-1381] The checkpoint 'N:/GitHub/Y3-VHDL/ENG631_CW1_T16_Milestone2/ENG631_CW1_T16_Milestone2.runs/synth_1/TopComponent.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TopComponent_utilization_synth.rpt -pb TopComponent_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 791.664 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Apr  2 15:52:48 2019...
