// Seed: 3989903373
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_6 = id_2;
  wor  id_7;
  id_8(
      id_1, id_3, id_7, id_3, id_3
  );
  assign id_3 = 1'd0;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    output wire id_0
);
  id_2(
      1 + 1
  );
  assign id_2 = id_2;
  wire id_3;
  assign id_3.id_3 = id_3;
  always @(id_2);
  module_0 modCall_1 (
      id_3,
      id_2,
      id_2,
      id_2,
      id_3
  );
endmodule
