#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Mon Jun 06 21:46:27 2016
# Process ID: 8716
# Log file: C:/Users/Administrator/Desktop/lab45/lab4_1/vivado.log
# Journal file: C:/Users/Administrator/Desktop/lab45/lab4_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Administrator/Desktop/lab45/lab4_1/lab4_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.2/data/ip'.
open_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 727.289 ; gain = 154.434
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Administrator/Desktop/lab45/lab4_1/lab4_1.srcs/sources_1/new/MUX21.v" into library work [C:/Users/Administrator/Desktop/lab45/lab4_1/lab4_1.srcs/sources_1/new/MUX21.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Administrator/Desktop/lab45/lab4_1/lab4_1.srcs/sources_1/new/adder.v" into library work [C:/Users/Administrator/Desktop/lab45/lab4_1/lab4_1.srcs/sources_1/new/adder.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Administrator/Desktop/lab45/lab4_1/lab4_1.srcs/sources_1/new/lab4_1.v" into library work [C:/Users/Administrator/Desktop/lab45/lab4_1/lab4_1.srcs/sources_1/new/lab4_1.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Administrator/Desktop/lab45/lab4_1/lab4_1.srcs/sources_1/new/register.v" into library work [C:/Users/Administrator/Desktop/lab45/lab4_1/lab4_1.srcs/sources_1/new/register.v:1]
[Mon Jun 06 21:46:47 2016] Launched synth_1...
Run output will be captured here: C:/Users/Administrator/Desktop/lab45/lab4_1/lab4_1.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7vx485tffg1157-1
INFO: [Netlist 29-17] Analyzing 14 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.2
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 1247.254 ; gain = 502.344
exit
INFO: [Common 17-206] Exiting Vivado at Mon Jun 06 21:48:39 2016...
