// Seed: 3250839792
module module_0 (
    output tri1 id_0,
    input  tri0 module_0
);
  assign id_0 = -1;
  logic [7:0] id_3;
  assign id_3[-1] = 1;
endmodule
module module_0 (
    output wand id_0,
    input wand id_1,
    output supply0 id_2,
    output wor id_3,
    input tri0 id_4,
    input uwire id_5,
    output wor id_6,
    output uwire id_7,
    output tri1 id_8,
    input wor id_9,
    input supply0 id_10,
    output supply1 id_11,
    output wire id_12,
    input supply1 id_13,
    output supply0 id_14,
    output tri1 id_15,
    output uwire module_1,
    input wire id_17,
    output wor id_18,
    output supply1 id_19,
    output wor id_20,
    input wor id_21,
    output wire id_22,
    output tri id_23,
    input wor id_24,
    input wor id_25
);
  assign id_23 = -1;
  module_0 modCall_1 (
      id_0,
      id_9
  );
endmodule
